{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 04 22:11:46 2019 " "Info: Processing started: Thu Apr 04 22:11:46 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Processor -c Processor " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "Processor EP2S130F1020C3 " "Info: Automatically selected device EP2S130F1020C3 for design Processor" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Info: Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 0 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Info: Found following RAM instances in design that are actually implemented ROM function because the write is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a15 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a15\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a47 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a47\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a31 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a31\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a63 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a63\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a143 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a143\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a175 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a175\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a159 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a159\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a191 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a191\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a79 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a79\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a111 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a111\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a95 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a95\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a127 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a127\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a207 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a207\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a239 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a239\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a223 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a223\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a255 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a255\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a14 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a14\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a142 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a142\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a78 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a78\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a206 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a206\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a46 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a46\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a174 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a174\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a110 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a110\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a238 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a238\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a30 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a30\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a158 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a158\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a94 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a94\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a222 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a222\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a62 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a62\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a190 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a190\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a126 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a126\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a254 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a254\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a13 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a13\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a45 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a45\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a29 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a29\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a61 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a61\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a141 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a141\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a173 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a173\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a157 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a157\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a189 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a189\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a77 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a77\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a109 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a109\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a93 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a93\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a125 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a125\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a205 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a205\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a237 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a237\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a221 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a221\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a253 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a253\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a12 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a12\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a140 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a140\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a76 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a76\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a204 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a204\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a44 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a44\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a172 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a172\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a108 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a108\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a236 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a236\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a28 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a28\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a156 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a156\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a92 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a92\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a220 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a220\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a60 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a60\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a188 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a188\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a124 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a124\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a252 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a252\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a11 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a11\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a43 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a43\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a27 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a27\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a59 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a59\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a139 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a139\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a171 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a171\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a155 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a155\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a187 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a187\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a75 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a75\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a107 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a107\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a91 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a91\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a123 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a123\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a203 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a203\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a235 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a235\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a219 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a219\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a251 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a251\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a10 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a10\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a138 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a138\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a74 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a74\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a202 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a202\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a42 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a42\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a170 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a170\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a106 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a106\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a234 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a234\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a26 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a26\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a154 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a154\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a90 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a90\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a218 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a218\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a58 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a58\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a186 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a186\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a122 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a122\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a250 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a250\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a9 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a9\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a41 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a41\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a25 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a25\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a57 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a57\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a137 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a137\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a169 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a169\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a153 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a153\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a185 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a185\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a73 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a73\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a105 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a105\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a89 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a89\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a121 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a121\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a201 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a201\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a233 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a233\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a217 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a217\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a249 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a249\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a8 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a8\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a136 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a136\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a72 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a72\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a200 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a200\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a40 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a40\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a168 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a168\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a104 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a104\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a232 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a232\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a24 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a24\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a152 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a152\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a88 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a88\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a216 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a216\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a56 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a56\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a184 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a184\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a120 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a120\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a248 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a248\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a7 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a7\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a39 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a39\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a23 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a23\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a55 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a55\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a135 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a135\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a167 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a167\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a151 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a151\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a183 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a183\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a71 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a71\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a103 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a103\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a87 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a87\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a119 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a119\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a199 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a199\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a231 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a231\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a215 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a215\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a247 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a247\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a6 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a6\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a134 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a134\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a70 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a70\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a198 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a198\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a38 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a38\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a166 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a166\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a102 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a102\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a230 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a230\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a22 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a22\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a150 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a150\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a86 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a86\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a214 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a214\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a54 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a54\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a182 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a182\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a118 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a118\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a246 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a246\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a5 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a5\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a37 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a37\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a21 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a21\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a53 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a53\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a133 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a133\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a165 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a165\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a149 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a149\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a181 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a181\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a69 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a69\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a101 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a101\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a85 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a85\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a117 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a117\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a197 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a197\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a229 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a229\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a213 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a213\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a245 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a245\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a4 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a4\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a132 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a132\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a68 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a68\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a196 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a196\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a36 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a36\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a164 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a164\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a100 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a100\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a228 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a228\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a20 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a20\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a148 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a148\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a84 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a84\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a212 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a212\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a52 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a52\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a180 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a180\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a116 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a116\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a244 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a244\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a3 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a3\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a35 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a35\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a19 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a19\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a51 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a51\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a131 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a131\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a163 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a163\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a147 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a147\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a179 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a179\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a67 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a67\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a99 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a99\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a83 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a83\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a115 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a115\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a195 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a195\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a227 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a227\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a211 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a211\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a243 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a243\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a2 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a2\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a130 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a130\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a66 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a66\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a194 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a194\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a34 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a34\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a162 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a162\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a98 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a98\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a226 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a226\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a18 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a18\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a146 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a146\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a82 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a82\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a210 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a210\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a50 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a50\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a178 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a178\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a114 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a114\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a242 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a242\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a1 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a1\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a33 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a33\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a17 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a17\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a49 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a49\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a129 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a129\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a161 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a161\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a145 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a145\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a177 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a177\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a65 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a65\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a97 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a97\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a81 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a81\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a113 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a113\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a193 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a193\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a225 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a225\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a209 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a209\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a241 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a241\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a0 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a0\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a128 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a128\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a64 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a64\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a192 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a192\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a32 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a32\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a160 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a160\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a96 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a96\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a224 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a224\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a16 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a16\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a144 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a144\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a80 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a80\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a208 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a208\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a48 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a48\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a176 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a176\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a112 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a112\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a240 " "Info: Atom \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a240\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1}  } {  } 0 0 "Found following RAM instances in design that are actually implemented ROM function because the write is always disabled" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "HC230F1020C " "Info: Device HC230F1020C is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S60F1020C3 " "Info: Device EP2S60F1020C3 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S60F1020C3ES " "Info: Device EP2S60F1020C3ES is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S90F1020C3 " "Info: Device EP2S90F1020C3 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S180F1020C3 " "Info: Device EP2S180F1020C3 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ H19 " "Info: Pin ~DATA0~ is reserved at location H19" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "197 197 " "Warning: No exact pin location assignment(s) for 197 pins of 197 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COMMAND_BUS\[15\] " "Info: Pin COMMAND_BUS\[15\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { COMMAND_BUS[15] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 728 960 1171 744 "COMMAND_BUS\[15..0\]" "" } { 720 728 966 736 "COMMAND_BUS\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { COMMAND_BUS[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COMMAND_BUS\[14\] " "Info: Pin COMMAND_BUS\[14\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { COMMAND_BUS[14] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 728 960 1171 744 "COMMAND_BUS\[15..0\]" "" } { 720 728 966 736 "COMMAND_BUS\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { COMMAND_BUS[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COMMAND_BUS\[13\] " "Info: Pin COMMAND_BUS\[13\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { COMMAND_BUS[13] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 728 960 1171 744 "COMMAND_BUS\[15..0\]" "" } { 720 728 966 736 "COMMAND_BUS\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { COMMAND_BUS[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COMMAND_BUS\[12\] " "Info: Pin COMMAND_BUS\[12\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { COMMAND_BUS[12] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 728 960 1171 744 "COMMAND_BUS\[15..0\]" "" } { 720 728 966 736 "COMMAND_BUS\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { COMMAND_BUS[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COMMAND_BUS\[11\] " "Info: Pin COMMAND_BUS\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { COMMAND_BUS[11] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 728 960 1171 744 "COMMAND_BUS\[15..0\]" "" } { 720 728 966 736 "COMMAND_BUS\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { COMMAND_BUS[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COMMAND_BUS\[10\] " "Info: Pin COMMAND_BUS\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { COMMAND_BUS[10] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 728 960 1171 744 "COMMAND_BUS\[15..0\]" "" } { 720 728 966 736 "COMMAND_BUS\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { COMMAND_BUS[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COMMAND_BUS\[9\] " "Info: Pin COMMAND_BUS\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { COMMAND_BUS[9] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 728 960 1171 744 "COMMAND_BUS\[15..0\]" "" } { 720 728 966 736 "COMMAND_BUS\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { COMMAND_BUS[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COMMAND_BUS\[8\] " "Info: Pin COMMAND_BUS\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { COMMAND_BUS[8] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 728 960 1171 744 "COMMAND_BUS\[15..0\]" "" } { 720 728 966 736 "COMMAND_BUS\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { COMMAND_BUS[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COMMAND_BUS\[7\] " "Info: Pin COMMAND_BUS\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { COMMAND_BUS[7] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 728 960 1171 744 "COMMAND_BUS\[15..0\]" "" } { 720 728 966 736 "COMMAND_BUS\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { COMMAND_BUS[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COMMAND_BUS\[6\] " "Info: Pin COMMAND_BUS\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { COMMAND_BUS[6] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 728 960 1171 744 "COMMAND_BUS\[15..0\]" "" } { 720 728 966 736 "COMMAND_BUS\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { COMMAND_BUS[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COMMAND_BUS\[5\] " "Info: Pin COMMAND_BUS\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { COMMAND_BUS[5] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 728 960 1171 744 "COMMAND_BUS\[15..0\]" "" } { 720 728 966 736 "COMMAND_BUS\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { COMMAND_BUS[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COMMAND_BUS\[4\] " "Info: Pin COMMAND_BUS\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { COMMAND_BUS[4] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 728 960 1171 744 "COMMAND_BUS\[15..0\]" "" } { 720 728 966 736 "COMMAND_BUS\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { COMMAND_BUS[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COMMAND_BUS\[3\] " "Info: Pin COMMAND_BUS\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { COMMAND_BUS[3] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 728 960 1171 744 "COMMAND_BUS\[15..0\]" "" } { 720 728 966 736 "COMMAND_BUS\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { COMMAND_BUS[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COMMAND_BUS\[2\] " "Info: Pin COMMAND_BUS\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { COMMAND_BUS[2] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 728 960 1171 744 "COMMAND_BUS\[15..0\]" "" } { 720 728 966 736 "COMMAND_BUS\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { COMMAND_BUS[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COMMAND_BUS\[1\] " "Info: Pin COMMAND_BUS\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { COMMAND_BUS[1] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 728 960 1171 744 "COMMAND_BUS\[15..0\]" "" } { 720 728 966 736 "COMMAND_BUS\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { COMMAND_BUS[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COMMAND_BUS\[0\] " "Info: Pin COMMAND_BUS\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { COMMAND_BUS[0] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 728 960 1171 744 "COMMAND_BUS\[15..0\]" "" } { 720 728 966 736 "COMMAND_BUS\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { COMMAND_BUS[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_BUS\[15\] " "Info: Pin DATA_BUS\[15\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { DATA_BUS[15] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 632 960 1143 648 "DATA_BUS\[15..0\]" "" } { 624 680 960 640 "DATA_BUS\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_BUS[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_BUS\[14\] " "Info: Pin DATA_BUS\[14\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { DATA_BUS[14] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 632 960 1143 648 "DATA_BUS\[15..0\]" "" } { 624 680 960 640 "DATA_BUS\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_BUS[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_BUS\[13\] " "Info: Pin DATA_BUS\[13\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { DATA_BUS[13] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 632 960 1143 648 "DATA_BUS\[15..0\]" "" } { 624 680 960 640 "DATA_BUS\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_BUS[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_BUS\[12\] " "Info: Pin DATA_BUS\[12\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { DATA_BUS[12] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 632 960 1143 648 "DATA_BUS\[15..0\]" "" } { 624 680 960 640 "DATA_BUS\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_BUS[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_BUS\[11\] " "Info: Pin DATA_BUS\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { DATA_BUS[11] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 632 960 1143 648 "DATA_BUS\[15..0\]" "" } { 624 680 960 640 "DATA_BUS\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_BUS[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_BUS\[10\] " "Info: Pin DATA_BUS\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { DATA_BUS[10] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 632 960 1143 648 "DATA_BUS\[15..0\]" "" } { 624 680 960 640 "DATA_BUS\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_BUS[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_BUS\[9\] " "Info: Pin DATA_BUS\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { DATA_BUS[9] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 632 960 1143 648 "DATA_BUS\[15..0\]" "" } { 624 680 960 640 "DATA_BUS\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_BUS[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_BUS\[8\] " "Info: Pin DATA_BUS\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { DATA_BUS[8] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 632 960 1143 648 "DATA_BUS\[15..0\]" "" } { 624 680 960 640 "DATA_BUS\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_BUS[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_BUS\[7\] " "Info: Pin DATA_BUS\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { DATA_BUS[7] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 632 960 1143 648 "DATA_BUS\[15..0\]" "" } { 624 680 960 640 "DATA_BUS\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_BUS[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_BUS\[6\] " "Info: Pin DATA_BUS\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { DATA_BUS[6] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 632 960 1143 648 "DATA_BUS\[15..0\]" "" } { 624 680 960 640 "DATA_BUS\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_BUS[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_BUS\[5\] " "Info: Pin DATA_BUS\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { DATA_BUS[5] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 632 960 1143 648 "DATA_BUS\[15..0\]" "" } { 624 680 960 640 "DATA_BUS\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_BUS[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_BUS\[4\] " "Info: Pin DATA_BUS\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { DATA_BUS[4] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 632 960 1143 648 "DATA_BUS\[15..0\]" "" } { 624 680 960 640 "DATA_BUS\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_BUS[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_BUS\[3\] " "Info: Pin DATA_BUS\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { DATA_BUS[3] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 632 960 1143 648 "DATA_BUS\[15..0\]" "" } { 624 680 960 640 "DATA_BUS\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_BUS[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_BUS\[2\] " "Info: Pin DATA_BUS\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { DATA_BUS[2] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 632 960 1143 648 "DATA_BUS\[15..0\]" "" } { 624 680 960 640 "DATA_BUS\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_BUS[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_BUS\[1\] " "Info: Pin DATA_BUS\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { DATA_BUS[1] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 632 960 1143 648 "DATA_BUS\[15..0\]" "" } { 624 680 960 640 "DATA_BUS\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_BUS[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_BUS\[0\] " "Info: Pin DATA_BUS\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { DATA_BUS[0] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 632 960 1143 648 "DATA_BUS\[15..0\]" "" } { 624 680 960 640 "DATA_BUS\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_BUS[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ResultOut\[15\] " "Info: Pin ResultOut\[15\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { ResultOut[15] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 1016 -744 -568 1032 "ResultOut\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ResultOut[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ResultOut\[14\] " "Info: Pin ResultOut\[14\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { ResultOut[14] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 1016 -744 -568 1032 "ResultOut\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ResultOut[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ResultOut\[13\] " "Info: Pin ResultOut\[13\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { ResultOut[13] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 1016 -744 -568 1032 "ResultOut\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ResultOut[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ResultOut\[12\] " "Info: Pin ResultOut\[12\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { ResultOut[12] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 1016 -744 -568 1032 "ResultOut\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ResultOut[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ResultOut\[11\] " "Info: Pin ResultOut\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { ResultOut[11] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 1016 -744 -568 1032 "ResultOut\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ResultOut[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ResultOut\[10\] " "Info: Pin ResultOut\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { ResultOut[10] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 1016 -744 -568 1032 "ResultOut\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ResultOut[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ResultOut\[9\] " "Info: Pin ResultOut\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { ResultOut[9] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 1016 -744 -568 1032 "ResultOut\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ResultOut[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ResultOut\[8\] " "Info: Pin ResultOut\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { ResultOut[8] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 1016 -744 -568 1032 "ResultOut\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ResultOut[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ResultOut\[7\] " "Info: Pin ResultOut\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { ResultOut[7] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 1016 -744 -568 1032 "ResultOut\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ResultOut[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ResultOut\[6\] " "Info: Pin ResultOut\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { ResultOut[6] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 1016 -744 -568 1032 "ResultOut\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ResultOut[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ResultOut\[5\] " "Info: Pin ResultOut\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { ResultOut[5] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 1016 -744 -568 1032 "ResultOut\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ResultOut[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ResultOut\[4\] " "Info: Pin ResultOut\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { ResultOut[4] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 1016 -744 -568 1032 "ResultOut\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ResultOut[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ResultOut\[3\] " "Info: Pin ResultOut\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { ResultOut[3] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 1016 -744 -568 1032 "ResultOut\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ResultOut[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ResultOut\[2\] " "Info: Pin ResultOut\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { ResultOut[2] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 1016 -744 -568 1032 "ResultOut\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ResultOut[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ResultOut\[1\] " "Info: Pin ResultOut\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { ResultOut[1] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 1016 -744 -568 1032 "ResultOut\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ResultOut[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ResultOut\[0\] " "Info: Pin ResultOut\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { ResultOut[0] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 1016 -744 -568 1032 "ResultOut\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ResultOut[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROM_IN " "Info: Pin ROM_IN not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { ROM_IN } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 1168 -328 -152 1184 "ROM_IN" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROM_IN } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CONTROL_BUS\[15\] " "Info: Pin CONTROL_BUS\[15\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { CONTROL_BUS[15] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 664 960 1168 680 "CONTROL_BUS\[15..0\]" "" } { 672 -136 -120 900 "CONTROL_BUS\[1\]" "" } { 656 784 963 672 "CONTROL_BUS\[15..0\]" "" } { 672 -120 -104 884 "CONTROL_BUS\[2\]" "" } { 552 -56 -40 676 "CONTROL_BUS\[3\]" "" } { 536 -72 -56 676 "CONTROL_BUS\[4\]" "" } { 520 -88 -72 676 "CONTROL_BUS\[5\]" "" } { 672 768 784 824 "CONTROL_BUS\[8\]" "" } { 672 400 416 889 "CONTROL_BUS\[6\]" "" } { 672 416 432 876 "CONTROL_BUS\[7\]" "" } { 496 432 448 672 "CONTROL_BUS\[9\]" "" } { 512 448 464 677 "CONTROL_BUS\[10\]" "" } { 528 464 480 672 "CONTROL_BUS\[11\]" "" } { 672 -152 -136 916 "CONTROL_BUS\[0\]" "" } { 704 -744 -536 720 "CONTROL_BUS\[7\]" "" } { 720 -744 -552 736 "CONTROL_BUS\[6\]" "" } { 736 -744 -568 752 "CONTROL_BUS\[8\]" "" } { 752 -744 -464 768 "CONTROL_BUS\[2\]" "" } { 768 -744 -592 784 "CONTROL_BUS\[1\]" "" } { 544 480 496 672 "CONTROL_BUS\[12\]" "" } { 560 496 512 672 "CONTROL_BUS\[13\]" "" } { 864 -744 -464 880 "CONTROL_BUS\[5\]" "" } { 912 -744 -624 928 "CONTROL_BUS\[3\]" "" } { 816 -744 -608 832 "CONTROL_BUS\[12\]" "" } { 800 -744 -624 816 "CONTROL_BUS\[10\]" "" } { 784 -744 -640 800 "CONTROL_BUS\[9\]" "" } { 832 -744 -584 848 "CONTROL_BUS\[13\]" "" } { 848 -744 -600 864 "CONTROL_BUS\[11\]" "" } { 896 -744 -608 912 "CONTROL_BUS\[0\]" "" } { 880 -744 -520 896 "CONTROL_BUS\[4\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CONTROL_BUS[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CONTROL_BUS\[14\] " "Info: Pin CONTROL_BUS\[14\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { CONTROL_BUS[14] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 664 960 1168 680 "CONTROL_BUS\[15..0\]" "" } { 672 -136 -120 900 "CONTROL_BUS\[1\]" "" } { 656 784 963 672 "CONTROL_BUS\[15..0\]" "" } { 672 -120 -104 884 "CONTROL_BUS\[2\]" "" } { 552 -56 -40 676 "CONTROL_BUS\[3\]" "" } { 536 -72 -56 676 "CONTROL_BUS\[4\]" "" } { 520 -88 -72 676 "CONTROL_BUS\[5\]" "" } { 672 768 784 824 "CONTROL_BUS\[8\]" "" } { 672 400 416 889 "CONTROL_BUS\[6\]" "" } { 672 416 432 876 "CONTROL_BUS\[7\]" "" } { 496 432 448 672 "CONTROL_BUS\[9\]" "" } { 512 448 464 677 "CONTROL_BUS\[10\]" "" } { 528 464 480 672 "CONTROL_BUS\[11\]" "" } { 672 -152 -136 916 "CONTROL_BUS\[0\]" "" } { 704 -744 -536 720 "CONTROL_BUS\[7\]" "" } { 720 -744 -552 736 "CONTROL_BUS\[6\]" "" } { 736 -744 -568 752 "CONTROL_BUS\[8\]" "" } { 752 -744 -464 768 "CONTROL_BUS\[2\]" "" } { 768 -744 -592 784 "CONTROL_BUS\[1\]" "" } { 544 480 496 672 "CONTROL_BUS\[12\]" "" } { 560 496 512 672 "CONTROL_BUS\[13\]" "" } { 864 -744 -464 880 "CONTROL_BUS\[5\]" "" } { 912 -744 -624 928 "CONTROL_BUS\[3\]" "" } { 816 -744 -608 832 "CONTROL_BUS\[12\]" "" } { 800 -744 -624 816 "CONTROL_BUS\[10\]" "" } { 784 -744 -640 800 "CONTROL_BUS\[9\]" "" } { 832 -744 -584 848 "CONTROL_BUS\[13\]" "" } { 848 -744 -600 864 "CONTROL_BUS\[11\]" "" } { 896 -744 -608 912 "CONTROL_BUS\[0\]" "" } { 880 -744 -520 896 "CONTROL_BUS\[4\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CONTROL_BUS[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CONTROL_BUS\[13\] " "Info: Pin CONTROL_BUS\[13\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { CONTROL_BUS[13] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 664 960 1168 680 "CONTROL_BUS\[15..0\]" "" } { 672 -136 -120 900 "CONTROL_BUS\[1\]" "" } { 656 784 963 672 "CONTROL_BUS\[15..0\]" "" } { 672 -120 -104 884 "CONTROL_BUS\[2\]" "" } { 552 -56 -40 676 "CONTROL_BUS\[3\]" "" } { 536 -72 -56 676 "CONTROL_BUS\[4\]" "" } { 520 -88 -72 676 "CONTROL_BUS\[5\]" "" } { 672 768 784 824 "CONTROL_BUS\[8\]" "" } { 672 400 416 889 "CONTROL_BUS\[6\]" "" } { 672 416 432 876 "CONTROL_BUS\[7\]" "" } { 496 432 448 672 "CONTROL_BUS\[9\]" "" } { 512 448 464 677 "CONTROL_BUS\[10\]" "" } { 528 464 480 672 "CONTROL_BUS\[11\]" "" } { 672 -152 -136 916 "CONTROL_BUS\[0\]" "" } { 704 -744 -536 720 "CONTROL_BUS\[7\]" "" } { 720 -744 -552 736 "CONTROL_BUS\[6\]" "" } { 736 -744 -568 752 "CONTROL_BUS\[8\]" "" } { 752 -744 -464 768 "CONTROL_BUS\[2\]" "" } { 768 -744 -592 784 "CONTROL_BUS\[1\]" "" } { 544 480 496 672 "CONTROL_BUS\[12\]" "" } { 560 496 512 672 "CONTROL_BUS\[13\]" "" } { 864 -744 -464 880 "CONTROL_BUS\[5\]" "" } { 912 -744 -624 928 "CONTROL_BUS\[3\]" "" } { 816 -744 -608 832 "CONTROL_BUS\[12\]" "" } { 800 -744 -624 816 "CONTROL_BUS\[10\]" "" } { 784 -744 -640 800 "CONTROL_BUS\[9\]" "" } { 832 -744 -584 848 "CONTROL_BUS\[13\]" "" } { 848 -744 -600 864 "CONTROL_BUS\[11\]" "" } { 896 -744 -608 912 "CONTROL_BUS\[0\]" "" } { 880 -744 -520 896 "CONTROL_BUS\[4\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CONTROL_BUS[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CONTROL_BUS\[12\] " "Info: Pin CONTROL_BUS\[12\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { CONTROL_BUS[12] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 664 960 1168 680 "CONTROL_BUS\[15..0\]" "" } { 672 -136 -120 900 "CONTROL_BUS\[1\]" "" } { 656 784 963 672 "CONTROL_BUS\[15..0\]" "" } { 672 -120 -104 884 "CONTROL_BUS\[2\]" "" } { 552 -56 -40 676 "CONTROL_BUS\[3\]" "" } { 536 -72 -56 676 "CONTROL_BUS\[4\]" "" } { 520 -88 -72 676 "CONTROL_BUS\[5\]" "" } { 672 768 784 824 "CONTROL_BUS\[8\]" "" } { 672 400 416 889 "CONTROL_BUS\[6\]" "" } { 672 416 432 876 "CONTROL_BUS\[7\]" "" } { 496 432 448 672 "CONTROL_BUS\[9\]" "" } { 512 448 464 677 "CONTROL_BUS\[10\]" "" } { 528 464 480 672 "CONTROL_BUS\[11\]" "" } { 672 -152 -136 916 "CONTROL_BUS\[0\]" "" } { 704 -744 -536 720 "CONTROL_BUS\[7\]" "" } { 720 -744 -552 736 "CONTROL_BUS\[6\]" "" } { 736 -744 -568 752 "CONTROL_BUS\[8\]" "" } { 752 -744 -464 768 "CONTROL_BUS\[2\]" "" } { 768 -744 -592 784 "CONTROL_BUS\[1\]" "" } { 544 480 496 672 "CONTROL_BUS\[12\]" "" } { 560 496 512 672 "CONTROL_BUS\[13\]" "" } { 864 -744 -464 880 "CONTROL_BUS\[5\]" "" } { 912 -744 -624 928 "CONTROL_BUS\[3\]" "" } { 816 -744 -608 832 "CONTROL_BUS\[12\]" "" } { 800 -744 -624 816 "CONTROL_BUS\[10\]" "" } { 784 -744 -640 800 "CONTROL_BUS\[9\]" "" } { 832 -744 -584 848 "CONTROL_BUS\[13\]" "" } { 848 -744 -600 864 "CONTROL_BUS\[11\]" "" } { 896 -744 -608 912 "CONTROL_BUS\[0\]" "" } { 880 -744 -520 896 "CONTROL_BUS\[4\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CONTROL_BUS[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CONTROL_BUS\[11\] " "Info: Pin CONTROL_BUS\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { CONTROL_BUS[11] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 664 960 1168 680 "CONTROL_BUS\[15..0\]" "" } { 672 -136 -120 900 "CONTROL_BUS\[1\]" "" } { 656 784 963 672 "CONTROL_BUS\[15..0\]" "" } { 672 -120 -104 884 "CONTROL_BUS\[2\]" "" } { 552 -56 -40 676 "CONTROL_BUS\[3\]" "" } { 536 -72 -56 676 "CONTROL_BUS\[4\]" "" } { 520 -88 -72 676 "CONTROL_BUS\[5\]" "" } { 672 768 784 824 "CONTROL_BUS\[8\]" "" } { 672 400 416 889 "CONTROL_BUS\[6\]" "" } { 672 416 432 876 "CONTROL_BUS\[7\]" "" } { 496 432 448 672 "CONTROL_BUS\[9\]" "" } { 512 448 464 677 "CONTROL_BUS\[10\]" "" } { 528 464 480 672 "CONTROL_BUS\[11\]" "" } { 672 -152 -136 916 "CONTROL_BUS\[0\]" "" } { 704 -744 -536 720 "CONTROL_BUS\[7\]" "" } { 720 -744 -552 736 "CONTROL_BUS\[6\]" "" } { 736 -744 -568 752 "CONTROL_BUS\[8\]" "" } { 752 -744 -464 768 "CONTROL_BUS\[2\]" "" } { 768 -744 -592 784 "CONTROL_BUS\[1\]" "" } { 544 480 496 672 "CONTROL_BUS\[12\]" "" } { 560 496 512 672 "CONTROL_BUS\[13\]" "" } { 864 -744 -464 880 "CONTROL_BUS\[5\]" "" } { 912 -744 -624 928 "CONTROL_BUS\[3\]" "" } { 816 -744 -608 832 "CONTROL_BUS\[12\]" "" } { 800 -744 -624 816 "CONTROL_BUS\[10\]" "" } { 784 -744 -640 800 "CONTROL_BUS\[9\]" "" } { 832 -744 -584 848 "CONTROL_BUS\[13\]" "" } { 848 -744 -600 864 "CONTROL_BUS\[11\]" "" } { 896 -744 -608 912 "CONTROL_BUS\[0\]" "" } { 880 -744 -520 896 "CONTROL_BUS\[4\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CONTROL_BUS[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CONTROL_BUS\[10\] " "Info: Pin CONTROL_BUS\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { CONTROL_BUS[10] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 664 960 1168 680 "CONTROL_BUS\[15..0\]" "" } { 672 -136 -120 900 "CONTROL_BUS\[1\]" "" } { 656 784 963 672 "CONTROL_BUS\[15..0\]" "" } { 672 -120 -104 884 "CONTROL_BUS\[2\]" "" } { 552 -56 -40 676 "CONTROL_BUS\[3\]" "" } { 536 -72 -56 676 "CONTROL_BUS\[4\]" "" } { 520 -88 -72 676 "CONTROL_BUS\[5\]" "" } { 672 768 784 824 "CONTROL_BUS\[8\]" "" } { 672 400 416 889 "CONTROL_BUS\[6\]" "" } { 672 416 432 876 "CONTROL_BUS\[7\]" "" } { 496 432 448 672 "CONTROL_BUS\[9\]" "" } { 512 448 464 677 "CONTROL_BUS\[10\]" "" } { 528 464 480 672 "CONTROL_BUS\[11\]" "" } { 672 -152 -136 916 "CONTROL_BUS\[0\]" "" } { 704 -744 -536 720 "CONTROL_BUS\[7\]" "" } { 720 -744 -552 736 "CONTROL_BUS\[6\]" "" } { 736 -744 -568 752 "CONTROL_BUS\[8\]" "" } { 752 -744 -464 768 "CONTROL_BUS\[2\]" "" } { 768 -744 -592 784 "CONTROL_BUS\[1\]" "" } { 544 480 496 672 "CONTROL_BUS\[12\]" "" } { 560 496 512 672 "CONTROL_BUS\[13\]" "" } { 864 -744 -464 880 "CONTROL_BUS\[5\]" "" } { 912 -744 -624 928 "CONTROL_BUS\[3\]" "" } { 816 -744 -608 832 "CONTROL_BUS\[12\]" "" } { 800 -744 -624 816 "CONTROL_BUS\[10\]" "" } { 784 -744 -640 800 "CONTROL_BUS\[9\]" "" } { 832 -744 -584 848 "CONTROL_BUS\[13\]" "" } { 848 -744 -600 864 "CONTROL_BUS\[11\]" "" } { 896 -744 -608 912 "CONTROL_BUS\[0\]" "" } { 880 -744 -520 896 "CONTROL_BUS\[4\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CONTROL_BUS[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CONTROL_BUS\[9\] " "Info: Pin CONTROL_BUS\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { CONTROL_BUS[9] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 664 960 1168 680 "CONTROL_BUS\[15..0\]" "" } { 672 -136 -120 900 "CONTROL_BUS\[1\]" "" } { 656 784 963 672 "CONTROL_BUS\[15..0\]" "" } { 672 -120 -104 884 "CONTROL_BUS\[2\]" "" } { 552 -56 -40 676 "CONTROL_BUS\[3\]" "" } { 536 -72 -56 676 "CONTROL_BUS\[4\]" "" } { 520 -88 -72 676 "CONTROL_BUS\[5\]" "" } { 672 768 784 824 "CONTROL_BUS\[8\]" "" } { 672 400 416 889 "CONTROL_BUS\[6\]" "" } { 672 416 432 876 "CONTROL_BUS\[7\]" "" } { 496 432 448 672 "CONTROL_BUS\[9\]" "" } { 512 448 464 677 "CONTROL_BUS\[10\]" "" } { 528 464 480 672 "CONTROL_BUS\[11\]" "" } { 672 -152 -136 916 "CONTROL_BUS\[0\]" "" } { 704 -744 -536 720 "CONTROL_BUS\[7\]" "" } { 720 -744 -552 736 "CONTROL_BUS\[6\]" "" } { 736 -744 -568 752 "CONTROL_BUS\[8\]" "" } { 752 -744 -464 768 "CONTROL_BUS\[2\]" "" } { 768 -744 -592 784 "CONTROL_BUS\[1\]" "" } { 544 480 496 672 "CONTROL_BUS\[12\]" "" } { 560 496 512 672 "CONTROL_BUS\[13\]" "" } { 864 -744 -464 880 "CONTROL_BUS\[5\]" "" } { 912 -744 -624 928 "CONTROL_BUS\[3\]" "" } { 816 -744 -608 832 "CONTROL_BUS\[12\]" "" } { 800 -744 -624 816 "CONTROL_BUS\[10\]" "" } { 784 -744 -640 800 "CONTROL_BUS\[9\]" "" } { 832 -744 -584 848 "CONTROL_BUS\[13\]" "" } { 848 -744 -600 864 "CONTROL_BUS\[11\]" "" } { 896 -744 -608 912 "CONTROL_BUS\[0\]" "" } { 880 -744 -520 896 "CONTROL_BUS\[4\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CONTROL_BUS[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CONTROL_BUS\[8\] " "Info: Pin CONTROL_BUS\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { CONTROL_BUS[8] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 664 960 1168 680 "CONTROL_BUS\[15..0\]" "" } { 672 -136 -120 900 "CONTROL_BUS\[1\]" "" } { 656 784 963 672 "CONTROL_BUS\[15..0\]" "" } { 672 -120 -104 884 "CONTROL_BUS\[2\]" "" } { 552 -56 -40 676 "CONTROL_BUS\[3\]" "" } { 536 -72 -56 676 "CONTROL_BUS\[4\]" "" } { 520 -88 -72 676 "CONTROL_BUS\[5\]" "" } { 672 768 784 824 "CONTROL_BUS\[8\]" "" } { 672 400 416 889 "CONTROL_BUS\[6\]" "" } { 672 416 432 876 "CONTROL_BUS\[7\]" "" } { 496 432 448 672 "CONTROL_BUS\[9\]" "" } { 512 448 464 677 "CONTROL_BUS\[10\]" "" } { 528 464 480 672 "CONTROL_BUS\[11\]" "" } { 672 -152 -136 916 "CONTROL_BUS\[0\]" "" } { 704 -744 -536 720 "CONTROL_BUS\[7\]" "" } { 720 -744 -552 736 "CONTROL_BUS\[6\]" "" } { 736 -744 -568 752 "CONTROL_BUS\[8\]" "" } { 752 -744 -464 768 "CONTROL_BUS\[2\]" "" } { 768 -744 -592 784 "CONTROL_BUS\[1\]" "" } { 544 480 496 672 "CONTROL_BUS\[12\]" "" } { 560 496 512 672 "CONTROL_BUS\[13\]" "" } { 864 -744 -464 880 "CONTROL_BUS\[5\]" "" } { 912 -744 -624 928 "CONTROL_BUS\[3\]" "" } { 816 -744 -608 832 "CONTROL_BUS\[12\]" "" } { 800 -744 -624 816 "CONTROL_BUS\[10\]" "" } { 784 -744 -640 800 "CONTROL_BUS\[9\]" "" } { 832 -744 -584 848 "CONTROL_BUS\[13\]" "" } { 848 -744 -600 864 "CONTROL_BUS\[11\]" "" } { 896 -744 -608 912 "CONTROL_BUS\[0\]" "" } { 880 -744 -520 896 "CONTROL_BUS\[4\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CONTROL_BUS[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CONTROL_BUS\[7\] " "Info: Pin CONTROL_BUS\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { CONTROL_BUS[7] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 664 960 1168 680 "CONTROL_BUS\[15..0\]" "" } { 672 -136 -120 900 "CONTROL_BUS\[1\]" "" } { 656 784 963 672 "CONTROL_BUS\[15..0\]" "" } { 672 -120 -104 884 "CONTROL_BUS\[2\]" "" } { 552 -56 -40 676 "CONTROL_BUS\[3\]" "" } { 536 -72 -56 676 "CONTROL_BUS\[4\]" "" } { 520 -88 -72 676 "CONTROL_BUS\[5\]" "" } { 672 768 784 824 "CONTROL_BUS\[8\]" "" } { 672 400 416 889 "CONTROL_BUS\[6\]" "" } { 672 416 432 876 "CONTROL_BUS\[7\]" "" } { 496 432 448 672 "CONTROL_BUS\[9\]" "" } { 512 448 464 677 "CONTROL_BUS\[10\]" "" } { 528 464 480 672 "CONTROL_BUS\[11\]" "" } { 672 -152 -136 916 "CONTROL_BUS\[0\]" "" } { 704 -744 -536 720 "CONTROL_BUS\[7\]" "" } { 720 -744 -552 736 "CONTROL_BUS\[6\]" "" } { 736 -744 -568 752 "CONTROL_BUS\[8\]" "" } { 752 -744 -464 768 "CONTROL_BUS\[2\]" "" } { 768 -744 -592 784 "CONTROL_BUS\[1\]" "" } { 544 480 496 672 "CONTROL_BUS\[12\]" "" } { 560 496 512 672 "CONTROL_BUS\[13\]" "" } { 864 -744 -464 880 "CONTROL_BUS\[5\]" "" } { 912 -744 -624 928 "CONTROL_BUS\[3\]" "" } { 816 -744 -608 832 "CONTROL_BUS\[12\]" "" } { 800 -744 -624 816 "CONTROL_BUS\[10\]" "" } { 784 -744 -640 800 "CONTROL_BUS\[9\]" "" } { 832 -744 -584 848 "CONTROL_BUS\[13\]" "" } { 848 -744 -600 864 "CONTROL_BUS\[11\]" "" } { 896 -744 -608 912 "CONTROL_BUS\[0\]" "" } { 880 -744 -520 896 "CONTROL_BUS\[4\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CONTROL_BUS[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CONTROL_BUS\[6\] " "Info: Pin CONTROL_BUS\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { CONTROL_BUS[6] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 664 960 1168 680 "CONTROL_BUS\[15..0\]" "" } { 672 -136 -120 900 "CONTROL_BUS\[1\]" "" } { 656 784 963 672 "CONTROL_BUS\[15..0\]" "" } { 672 -120 -104 884 "CONTROL_BUS\[2\]" "" } { 552 -56 -40 676 "CONTROL_BUS\[3\]" "" } { 536 -72 -56 676 "CONTROL_BUS\[4\]" "" } { 520 -88 -72 676 "CONTROL_BUS\[5\]" "" } { 672 768 784 824 "CONTROL_BUS\[8\]" "" } { 672 400 416 889 "CONTROL_BUS\[6\]" "" } { 672 416 432 876 "CONTROL_BUS\[7\]" "" } { 496 432 448 672 "CONTROL_BUS\[9\]" "" } { 512 448 464 677 "CONTROL_BUS\[10\]" "" } { 528 464 480 672 "CONTROL_BUS\[11\]" "" } { 672 -152 -136 916 "CONTROL_BUS\[0\]" "" } { 704 -744 -536 720 "CONTROL_BUS\[7\]" "" } { 720 -744 -552 736 "CONTROL_BUS\[6\]" "" } { 736 -744 -568 752 "CONTROL_BUS\[8\]" "" } { 752 -744 -464 768 "CONTROL_BUS\[2\]" "" } { 768 -744 -592 784 "CONTROL_BUS\[1\]" "" } { 544 480 496 672 "CONTROL_BUS\[12\]" "" } { 560 496 512 672 "CONTROL_BUS\[13\]" "" } { 864 -744 -464 880 "CONTROL_BUS\[5\]" "" } { 912 -744 -624 928 "CONTROL_BUS\[3\]" "" } { 816 -744 -608 832 "CONTROL_BUS\[12\]" "" } { 800 -744 -624 816 "CONTROL_BUS\[10\]" "" } { 784 -744 -640 800 "CONTROL_BUS\[9\]" "" } { 832 -744 -584 848 "CONTROL_BUS\[13\]" "" } { 848 -744 -600 864 "CONTROL_BUS\[11\]" "" } { 896 -744 -608 912 "CONTROL_BUS\[0\]" "" } { 880 -744 -520 896 "CONTROL_BUS\[4\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CONTROL_BUS[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CONTROL_BUS\[5\] " "Info: Pin CONTROL_BUS\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { CONTROL_BUS[5] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 664 960 1168 680 "CONTROL_BUS\[15..0\]" "" } { 672 -136 -120 900 "CONTROL_BUS\[1\]" "" } { 656 784 963 672 "CONTROL_BUS\[15..0\]" "" } { 672 -120 -104 884 "CONTROL_BUS\[2\]" "" } { 552 -56 -40 676 "CONTROL_BUS\[3\]" "" } { 536 -72 -56 676 "CONTROL_BUS\[4\]" "" } { 520 -88 -72 676 "CONTROL_BUS\[5\]" "" } { 672 768 784 824 "CONTROL_BUS\[8\]" "" } { 672 400 416 889 "CONTROL_BUS\[6\]" "" } { 672 416 432 876 "CONTROL_BUS\[7\]" "" } { 496 432 448 672 "CONTROL_BUS\[9\]" "" } { 512 448 464 677 "CONTROL_BUS\[10\]" "" } { 528 464 480 672 "CONTROL_BUS\[11\]" "" } { 672 -152 -136 916 "CONTROL_BUS\[0\]" "" } { 704 -744 -536 720 "CONTROL_BUS\[7\]" "" } { 720 -744 -552 736 "CONTROL_BUS\[6\]" "" } { 736 -744 -568 752 "CONTROL_BUS\[8\]" "" } { 752 -744 -464 768 "CONTROL_BUS\[2\]" "" } { 768 -744 -592 784 "CONTROL_BUS\[1\]" "" } { 544 480 496 672 "CONTROL_BUS\[12\]" "" } { 560 496 512 672 "CONTROL_BUS\[13\]" "" } { 864 -744 -464 880 "CONTROL_BUS\[5\]" "" } { 912 -744 -624 928 "CONTROL_BUS\[3\]" "" } { 816 -744 -608 832 "CONTROL_BUS\[12\]" "" } { 800 -744 -624 816 "CONTROL_BUS\[10\]" "" } { 784 -744 -640 800 "CONTROL_BUS\[9\]" "" } { 832 -744 -584 848 "CONTROL_BUS\[13\]" "" } { 848 -744 -600 864 "CONTROL_BUS\[11\]" "" } { 896 -744 -608 912 "CONTROL_BUS\[0\]" "" } { 880 -744 -520 896 "CONTROL_BUS\[4\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CONTROL_BUS[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CONTROL_BUS\[4\] " "Info: Pin CONTROL_BUS\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { CONTROL_BUS[4] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 664 960 1168 680 "CONTROL_BUS\[15..0\]" "" } { 672 -136 -120 900 "CONTROL_BUS\[1\]" "" } { 656 784 963 672 "CONTROL_BUS\[15..0\]" "" } { 672 -120 -104 884 "CONTROL_BUS\[2\]" "" } { 552 -56 -40 676 "CONTROL_BUS\[3\]" "" } { 536 -72 -56 676 "CONTROL_BUS\[4\]" "" } { 520 -88 -72 676 "CONTROL_BUS\[5\]" "" } { 672 768 784 824 "CONTROL_BUS\[8\]" "" } { 672 400 416 889 "CONTROL_BUS\[6\]" "" } { 672 416 432 876 "CONTROL_BUS\[7\]" "" } { 496 432 448 672 "CONTROL_BUS\[9\]" "" } { 512 448 464 677 "CONTROL_BUS\[10\]" "" } { 528 464 480 672 "CONTROL_BUS\[11\]" "" } { 672 -152 -136 916 "CONTROL_BUS\[0\]" "" } { 704 -744 -536 720 "CONTROL_BUS\[7\]" "" } { 720 -744 -552 736 "CONTROL_BUS\[6\]" "" } { 736 -744 -568 752 "CONTROL_BUS\[8\]" "" } { 752 -744 -464 768 "CONTROL_BUS\[2\]" "" } { 768 -744 -592 784 "CONTROL_BUS\[1\]" "" } { 544 480 496 672 "CONTROL_BUS\[12\]" "" } { 560 496 512 672 "CONTROL_BUS\[13\]" "" } { 864 -744 -464 880 "CONTROL_BUS\[5\]" "" } { 912 -744 -624 928 "CONTROL_BUS\[3\]" "" } { 816 -744 -608 832 "CONTROL_BUS\[12\]" "" } { 800 -744 -624 816 "CONTROL_BUS\[10\]" "" } { 784 -744 -640 800 "CONTROL_BUS\[9\]" "" } { 832 -744 -584 848 "CONTROL_BUS\[13\]" "" } { 848 -744 -600 864 "CONTROL_BUS\[11\]" "" } { 896 -744 -608 912 "CONTROL_BUS\[0\]" "" } { 880 -744 -520 896 "CONTROL_BUS\[4\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CONTROL_BUS[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CONTROL_BUS\[3\] " "Info: Pin CONTROL_BUS\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { CONTROL_BUS[3] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 664 960 1168 680 "CONTROL_BUS\[15..0\]" "" } { 672 -136 -120 900 "CONTROL_BUS\[1\]" "" } { 656 784 963 672 "CONTROL_BUS\[15..0\]" "" } { 672 -120 -104 884 "CONTROL_BUS\[2\]" "" } { 552 -56 -40 676 "CONTROL_BUS\[3\]" "" } { 536 -72 -56 676 "CONTROL_BUS\[4\]" "" } { 520 -88 -72 676 "CONTROL_BUS\[5\]" "" } { 672 768 784 824 "CONTROL_BUS\[8\]" "" } { 672 400 416 889 "CONTROL_BUS\[6\]" "" } { 672 416 432 876 "CONTROL_BUS\[7\]" "" } { 496 432 448 672 "CONTROL_BUS\[9\]" "" } { 512 448 464 677 "CONTROL_BUS\[10\]" "" } { 528 464 480 672 "CONTROL_BUS\[11\]" "" } { 672 -152 -136 916 "CONTROL_BUS\[0\]" "" } { 704 -744 -536 720 "CONTROL_BUS\[7\]" "" } { 720 -744 -552 736 "CONTROL_BUS\[6\]" "" } { 736 -744 -568 752 "CONTROL_BUS\[8\]" "" } { 752 -744 -464 768 "CONTROL_BUS\[2\]" "" } { 768 -744 -592 784 "CONTROL_BUS\[1\]" "" } { 544 480 496 672 "CONTROL_BUS\[12\]" "" } { 560 496 512 672 "CONTROL_BUS\[13\]" "" } { 864 -744 -464 880 "CONTROL_BUS\[5\]" "" } { 912 -744 -624 928 "CONTROL_BUS\[3\]" "" } { 816 -744 -608 832 "CONTROL_BUS\[12\]" "" } { 800 -744 -624 816 "CONTROL_BUS\[10\]" "" } { 784 -744 -640 800 "CONTROL_BUS\[9\]" "" } { 832 -744 -584 848 "CONTROL_BUS\[13\]" "" } { 848 -744 -600 864 "CONTROL_BUS\[11\]" "" } { 896 -744 -608 912 "CONTROL_BUS\[0\]" "" } { 880 -744 -520 896 "CONTROL_BUS\[4\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CONTROL_BUS[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CONTROL_BUS\[2\] " "Info: Pin CONTROL_BUS\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { CONTROL_BUS[2] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 664 960 1168 680 "CONTROL_BUS\[15..0\]" "" } { 672 -136 -120 900 "CONTROL_BUS\[1\]" "" } { 656 784 963 672 "CONTROL_BUS\[15..0\]" "" } { 672 -120 -104 884 "CONTROL_BUS\[2\]" "" } { 552 -56 -40 676 "CONTROL_BUS\[3\]" "" } { 536 -72 -56 676 "CONTROL_BUS\[4\]" "" } { 520 -88 -72 676 "CONTROL_BUS\[5\]" "" } { 672 768 784 824 "CONTROL_BUS\[8\]" "" } { 672 400 416 889 "CONTROL_BUS\[6\]" "" } { 672 416 432 876 "CONTROL_BUS\[7\]" "" } { 496 432 448 672 "CONTROL_BUS\[9\]" "" } { 512 448 464 677 "CONTROL_BUS\[10\]" "" } { 528 464 480 672 "CONTROL_BUS\[11\]" "" } { 672 -152 -136 916 "CONTROL_BUS\[0\]" "" } { 704 -744 -536 720 "CONTROL_BUS\[7\]" "" } { 720 -744 -552 736 "CONTROL_BUS\[6\]" "" } { 736 -744 -568 752 "CONTROL_BUS\[8\]" "" } { 752 -744 -464 768 "CONTROL_BUS\[2\]" "" } { 768 -744 -592 784 "CONTROL_BUS\[1\]" "" } { 544 480 496 672 "CONTROL_BUS\[12\]" "" } { 560 496 512 672 "CONTROL_BUS\[13\]" "" } { 864 -744 -464 880 "CONTROL_BUS\[5\]" "" } { 912 -744 -624 928 "CONTROL_BUS\[3\]" "" } { 816 -744 -608 832 "CONTROL_BUS\[12\]" "" } { 800 -744 -624 816 "CONTROL_BUS\[10\]" "" } { 784 -744 -640 800 "CONTROL_BUS\[9\]" "" } { 832 -744 -584 848 "CONTROL_BUS\[13\]" "" } { 848 -744 -600 864 "CONTROL_BUS\[11\]" "" } { 896 -744 -608 912 "CONTROL_BUS\[0\]" "" } { 880 -744 -520 896 "CONTROL_BUS\[4\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CONTROL_BUS[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CONTROL_BUS\[1\] " "Info: Pin CONTROL_BUS\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { CONTROL_BUS[1] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 664 960 1168 680 "CONTROL_BUS\[15..0\]" "" } { 672 -136 -120 900 "CONTROL_BUS\[1\]" "" } { 656 784 963 672 "CONTROL_BUS\[15..0\]" "" } { 672 -120 -104 884 "CONTROL_BUS\[2\]" "" } { 552 -56 -40 676 "CONTROL_BUS\[3\]" "" } { 536 -72 -56 676 "CONTROL_BUS\[4\]" "" } { 520 -88 -72 676 "CONTROL_BUS\[5\]" "" } { 672 768 784 824 "CONTROL_BUS\[8\]" "" } { 672 400 416 889 "CONTROL_BUS\[6\]" "" } { 672 416 432 876 "CONTROL_BUS\[7\]" "" } { 496 432 448 672 "CONTROL_BUS\[9\]" "" } { 512 448 464 677 "CONTROL_BUS\[10\]" "" } { 528 464 480 672 "CONTROL_BUS\[11\]" "" } { 672 -152 -136 916 "CONTROL_BUS\[0\]" "" } { 704 -744 -536 720 "CONTROL_BUS\[7\]" "" } { 720 -744 -552 736 "CONTROL_BUS\[6\]" "" } { 736 -744 -568 752 "CONTROL_BUS\[8\]" "" } { 752 -744 -464 768 "CONTROL_BUS\[2\]" "" } { 768 -744 -592 784 "CONTROL_BUS\[1\]" "" } { 544 480 496 672 "CONTROL_BUS\[12\]" "" } { 560 496 512 672 "CONTROL_BUS\[13\]" "" } { 864 -744 -464 880 "CONTROL_BUS\[5\]" "" } { 912 -744 -624 928 "CONTROL_BUS\[3\]" "" } { 816 -744 -608 832 "CONTROL_BUS\[12\]" "" } { 800 -744 -624 816 "CONTROL_BUS\[10\]" "" } { 784 -744 -640 800 "CONTROL_BUS\[9\]" "" } { 832 -744 -584 848 "CONTROL_BUS\[13\]" "" } { 848 -744 -600 864 "CONTROL_BUS\[11\]" "" } { 896 -744 -608 912 "CONTROL_BUS\[0\]" "" } { 880 -744 -520 896 "CONTROL_BUS\[4\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CONTROL_BUS[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CONTROL_BUS\[0\] " "Info: Pin CONTROL_BUS\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { CONTROL_BUS[0] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 664 960 1168 680 "CONTROL_BUS\[15..0\]" "" } { 672 -136 -120 900 "CONTROL_BUS\[1\]" "" } { 656 784 963 672 "CONTROL_BUS\[15..0\]" "" } { 672 -120 -104 884 "CONTROL_BUS\[2\]" "" } { 552 -56 -40 676 "CONTROL_BUS\[3\]" "" } { 536 -72 -56 676 "CONTROL_BUS\[4\]" "" } { 520 -88 -72 676 "CONTROL_BUS\[5\]" "" } { 672 768 784 824 "CONTROL_BUS\[8\]" "" } { 672 400 416 889 "CONTROL_BUS\[6\]" "" } { 672 416 432 876 "CONTROL_BUS\[7\]" "" } { 496 432 448 672 "CONTROL_BUS\[9\]" "" } { 512 448 464 677 "CONTROL_BUS\[10\]" "" } { 528 464 480 672 "CONTROL_BUS\[11\]" "" } { 672 -152 -136 916 "CONTROL_BUS\[0\]" "" } { 704 -744 -536 720 "CONTROL_BUS\[7\]" "" } { 720 -744 -552 736 "CONTROL_BUS\[6\]" "" } { 736 -744 -568 752 "CONTROL_BUS\[8\]" "" } { 752 -744 -464 768 "CONTROL_BUS\[2\]" "" } { 768 -744 -592 784 "CONTROL_BUS\[1\]" "" } { 544 480 496 672 "CONTROL_BUS\[12\]" "" } { 560 496 512 672 "CONTROL_BUS\[13\]" "" } { 864 -744 -464 880 "CONTROL_BUS\[5\]" "" } { 912 -744 -624 928 "CONTROL_BUS\[3\]" "" } { 816 -744 -608 832 "CONTROL_BUS\[12\]" "" } { 800 -744 -624 816 "CONTROL_BUS\[10\]" "" } { 784 -744 -640 800 "CONTROL_BUS\[9\]" "" } { 832 -744 -584 848 "CONTROL_BUS\[13\]" "" } { 848 -744 -600 864 "CONTROL_BUS\[11\]" "" } { 896 -744 -608 912 "CONTROL_BUS\[0\]" "" } { 880 -744 -520 896 "CONTROL_BUS\[4\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CONTROL_BUS[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS_BUS\[15\] " "Info: Pin ADDRESS_BUS\[15\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { ADDRESS_BUS[15] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 696 960 1168 712 "ADDRESS_BUS\[15..0\]" "" } { 688 504 963 704 "ADDRESS_BUS\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESS_BUS[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS_BUS\[14\] " "Info: Pin ADDRESS_BUS\[14\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { ADDRESS_BUS[14] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 696 960 1168 712 "ADDRESS_BUS\[15..0\]" "" } { 688 504 963 704 "ADDRESS_BUS\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESS_BUS[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS_BUS\[13\] " "Info: Pin ADDRESS_BUS\[13\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { ADDRESS_BUS[13] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 696 960 1168 712 "ADDRESS_BUS\[15..0\]" "" } { 688 504 963 704 "ADDRESS_BUS\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESS_BUS[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS_BUS\[12\] " "Info: Pin ADDRESS_BUS\[12\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { ADDRESS_BUS[12] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 696 960 1168 712 "ADDRESS_BUS\[15..0\]" "" } { 688 504 963 704 "ADDRESS_BUS\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESS_BUS[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS_BUS\[11\] " "Info: Pin ADDRESS_BUS\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { ADDRESS_BUS[11] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 696 960 1168 712 "ADDRESS_BUS\[15..0\]" "" } { 688 504 963 704 "ADDRESS_BUS\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESS_BUS[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS_BUS\[10\] " "Info: Pin ADDRESS_BUS\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { ADDRESS_BUS[10] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 696 960 1168 712 "ADDRESS_BUS\[15..0\]" "" } { 688 504 963 704 "ADDRESS_BUS\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESS_BUS[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS_BUS\[9\] " "Info: Pin ADDRESS_BUS\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { ADDRESS_BUS[9] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 696 960 1168 712 "ADDRESS_BUS\[15..0\]" "" } { 688 504 963 704 "ADDRESS_BUS\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESS_BUS[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS_BUS\[8\] " "Info: Pin ADDRESS_BUS\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { ADDRESS_BUS[8] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 696 960 1168 712 "ADDRESS_BUS\[15..0\]" "" } { 688 504 963 704 "ADDRESS_BUS\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESS_BUS[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS_BUS\[7\] " "Info: Pin ADDRESS_BUS\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { ADDRESS_BUS[7] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 696 960 1168 712 "ADDRESS_BUS\[15..0\]" "" } { 688 504 963 704 "ADDRESS_BUS\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESS_BUS[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS_BUS\[6\] " "Info: Pin ADDRESS_BUS\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { ADDRESS_BUS[6] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 696 960 1168 712 "ADDRESS_BUS\[15..0\]" "" } { 688 504 963 704 "ADDRESS_BUS\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESS_BUS[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS_BUS\[5\] " "Info: Pin ADDRESS_BUS\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { ADDRESS_BUS[5] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 696 960 1168 712 "ADDRESS_BUS\[15..0\]" "" } { 688 504 963 704 "ADDRESS_BUS\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESS_BUS[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS_BUS\[4\] " "Info: Pin ADDRESS_BUS\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { ADDRESS_BUS[4] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 696 960 1168 712 "ADDRESS_BUS\[15..0\]" "" } { 688 504 963 704 "ADDRESS_BUS\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESS_BUS[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS_BUS\[3\] " "Info: Pin ADDRESS_BUS\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { ADDRESS_BUS[3] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 696 960 1168 712 "ADDRESS_BUS\[15..0\]" "" } { 688 504 963 704 "ADDRESS_BUS\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESS_BUS[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS_BUS\[2\] " "Info: Pin ADDRESS_BUS\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { ADDRESS_BUS[2] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 696 960 1168 712 "ADDRESS_BUS\[15..0\]" "" } { 688 504 963 704 "ADDRESS_BUS\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESS_BUS[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS_BUS\[1\] " "Info: Pin ADDRESS_BUS\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { ADDRESS_BUS[1] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 696 960 1168 712 "ADDRESS_BUS\[15..0\]" "" } { 688 504 963 704 "ADDRESS_BUS\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESS_BUS[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS_BUS\[0\] " "Info: Pin ADDRESS_BUS\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { ADDRESS_BUS[0] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 696 960 1168 712 "ADDRESS_BUS\[15..0\]" "" } { 688 504 963 704 "ADDRESS_BUS\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESS_BUS[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HIT_BUS\[1\] " "Info: Pin HIT_BUS\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { HIT_BUS[1] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 760 960 1136 776 "HIT_BUS\[1..0\]" "" } { 504 224 240 768 "HIT_BUS\[1\]" "" } { 752 280 960 768 "HIT_BUS\[1..0\]" "" } { 768 265 280 864 "HIT_BUS\[0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { HIT_BUS[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HIT_BUS\[0\] " "Info: Pin HIT_BUS\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { HIT_BUS[0] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 760 960 1136 776 "HIT_BUS\[1..0\]" "" } { 504 224 240 768 "HIT_BUS\[1\]" "" } { 752 280 960 768 "HIT_BUS\[1..0\]" "" } { 768 265 280 864 "HIT_BUS\[0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { HIT_BUS[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROM_OUT " "Info: Pin ROM_OUT not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { ROM_OUT } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 1192 -328 -152 1208 "ROM_OUT" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROM_OUT } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROM_OUTENAB " "Info: Pin ROM_OUTENAB not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { ROM_OUTENAB } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 1216 -328 -151 1232 "ROM_OUTENAB" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROM_OUTENAB } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_CACHE_READENABLE " "Info: Pin RAM_CACHE_READENABLE not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { RAM_CACHE_READENABLE } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 1288 -328 -86 1304 "RAM_CACHE_READENABLE" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM_CACHE_READENABLE } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROM_CACHE_READENABLE " "Info: Pin ROM_CACHE_READENABLE not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { ROM_CACHE_READENABLE } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 1264 -328 -85 1280 "ROM_CACHE_READENABLE" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROM_CACHE_READENABLE } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_INCLK " "Info: Pin RAM_INCLK not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { RAM_INCLK } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 416 -504 -328 432 "RAM_INCLK" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM_INCLK } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_OUTCLK " "Info: Pin RAM_OUTCLK not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { RAM_OUTCLK } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 440 -504 -328 456 "RAM_OUTCLK" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM_OUTCLK } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_OUTENAB " "Info: Pin RAM_OUTENAB not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { RAM_OUTENAB } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 464 -504 -328 480 "RAM_OUTENAB" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM_OUTENAB } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_CacheWriteEnable " "Info: Pin RAM_CacheWriteEnable not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { RAM_CacheWriteEnable } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 536 -504 -289 552 "RAM_CacheWriteEnable" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM_CacheWriteEnable } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_CACHE_WRITE_ENABLE " "Info: Pin RAM_CACHE_WRITE_ENABLE not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { RAM_CACHE_WRITE_ENABLE } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 1240 -328 -75 1256 "RAM_CACHE_WRITE_ENABLE" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM_CACHE_WRITE_ENABLE } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_MEMENAB " "Info: Pin RAM_MEMENAB not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { RAM_MEMENAB } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 512 -504 -327 528 "RAM_MEMENAB" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM_MEMENAB } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GRPEnableOut " "Info: Pin GRPEnableOut not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { GRPEnableOut } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 1032 -744 -568 1048 "GRPEnableOut" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { GRPEnableOut } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_WRITE_ENABLE " "Info: Pin RAM_WRITE_ENABLE not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { RAM_WRITE_ENABLE } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 488 -504 -296 504 "RAM_WRITE_ENABLE" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM_WRITE_ENABLE } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPR_ENWRITE " "Info: Pin GPR_ENWRITE not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { GPR_ENWRITE } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 1376 -312 -136 1392 "GPR_ENWRITE" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPR_ENWRITE } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluResult\[15\] " "Info: Pin AluResult\[15\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { AluResult[15] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 1000 -744 -568 1016 "AluResult\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluResult[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluResult\[14\] " "Info: Pin AluResult\[14\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { AluResult[14] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 1000 -744 -568 1016 "AluResult\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluResult[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluResult\[13\] " "Info: Pin AluResult\[13\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { AluResult[13] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 1000 -744 -568 1016 "AluResult\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluResult[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluResult\[12\] " "Info: Pin AluResult\[12\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { AluResult[12] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 1000 -744 -568 1016 "AluResult\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluResult[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluResult\[11\] " "Info: Pin AluResult\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { AluResult[11] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 1000 -744 -568 1016 "AluResult\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluResult[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluResult\[10\] " "Info: Pin AluResult\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { AluResult[10] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 1000 -744 -568 1016 "AluResult\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluResult[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluResult\[9\] " "Info: Pin AluResult\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { AluResult[9] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 1000 -744 -568 1016 "AluResult\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluResult[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluResult\[8\] " "Info: Pin AluResult\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { AluResult[8] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 1000 -744 -568 1016 "AluResult\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluResult[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluResult\[7\] " "Info: Pin AluResult\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { AluResult[7] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 1000 -744 -568 1016 "AluResult\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluResult[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluResult\[6\] " "Info: Pin AluResult\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { AluResult[6] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 1000 -744 -568 1016 "AluResult\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluResult[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluResult\[5\] " "Info: Pin AluResult\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { AluResult[5] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 1000 -744 -568 1016 "AluResult\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluResult[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluResult\[4\] " "Info: Pin AluResult\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { AluResult[4] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 1000 -744 -568 1016 "AluResult\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluResult[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluResult\[3\] " "Info: Pin AluResult\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { AluResult[3] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 1000 -744 -568 1016 "AluResult\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluResult[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluResult\[2\] " "Info: Pin AluResult\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { AluResult[2] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 1000 -744 -568 1016 "AluResult\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluResult[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluResult\[1\] " "Info: Pin AluResult\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { AluResult[1] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 1000 -744 -568 1016 "AluResult\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluResult[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluResult\[0\] " "Info: Pin AluResult\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { AluResult[0] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 1000 -744 -568 1016 "AluResult\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluResult[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Com0\[15\] " "Info: Pin Com0\[15\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { Com0[15] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 936 -744 -568 952 "Com0\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Com0[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Com0\[14\] " "Info: Pin Com0\[14\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { Com0[14] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 936 -744 -568 952 "Com0\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Com0[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Com0\[13\] " "Info: Pin Com0\[13\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { Com0[13] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 936 -744 -568 952 "Com0\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Com0[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Com0\[12\] " "Info: Pin Com0\[12\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { Com0[12] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 936 -744 -568 952 "Com0\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Com0[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Com0\[11\] " "Info: Pin Com0\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { Com0[11] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 936 -744 -568 952 "Com0\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Com0[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Com0\[10\] " "Info: Pin Com0\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { Com0[10] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 936 -744 -568 952 "Com0\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Com0[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Com0\[9\] " "Info: Pin Com0\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { Com0[9] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 936 -744 -568 952 "Com0\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Com0[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Com0\[8\] " "Info: Pin Com0\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { Com0[8] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 936 -744 -568 952 "Com0\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Com0[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Com0\[7\] " "Info: Pin Com0\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { Com0[7] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 936 -744 -568 952 "Com0\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Com0[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Com0\[6\] " "Info: Pin Com0\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { Com0[6] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 936 -744 -568 952 "Com0\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Com0[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Com0\[5\] " "Info: Pin Com0\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { Com0[5] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 936 -744 -568 952 "Com0\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Com0[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Com0\[4\] " "Info: Pin Com0\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { Com0[4] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 936 -744 -568 952 "Com0\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Com0[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Com0\[3\] " "Info: Pin Com0\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { Com0[3] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 936 -744 -568 952 "Com0\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Com0[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Com0\[2\] " "Info: Pin Com0\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { Com0[2] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 936 -744 -568 952 "Com0\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Com0[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Com0\[1\] " "Info: Pin Com0\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { Com0[1] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 936 -744 -568 952 "Com0\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Com0[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Com0\[0\] " "Info: Pin Com0\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { Com0[0] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 936 -744 -568 952 "Com0\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Com0[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Com1\[15\] " "Info: Pin Com1\[15\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { Com1[15] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 952 -744 -568 968 "Com1\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Com1[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Com1\[14\] " "Info: Pin Com1\[14\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { Com1[14] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 952 -744 -568 968 "Com1\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Com1[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Com1\[13\] " "Info: Pin Com1\[13\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { Com1[13] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 952 -744 -568 968 "Com1\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Com1[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Com1\[12\] " "Info: Pin Com1\[12\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { Com1[12] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 952 -744 -568 968 "Com1\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Com1[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Com1\[11\] " "Info: Pin Com1\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { Com1[11] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 952 -744 -568 968 "Com1\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Com1[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Com1\[10\] " "Info: Pin Com1\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { Com1[10] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 952 -744 -568 968 "Com1\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Com1[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Com1\[9\] " "Info: Pin Com1\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { Com1[9] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 952 -744 -568 968 "Com1\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Com1[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Com1\[8\] " "Info: Pin Com1\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { Com1[8] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 952 -744 -568 968 "Com1\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Com1[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Com1\[7\] " "Info: Pin Com1\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { Com1[7] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 952 -744 -568 968 "Com1\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Com1[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Com1\[6\] " "Info: Pin Com1\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { Com1[6] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 952 -744 -568 968 "Com1\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Com1[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Com1\[5\] " "Info: Pin Com1\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { Com1[5] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 952 -744 -568 968 "Com1\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Com1[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Com1\[4\] " "Info: Pin Com1\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { Com1[4] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 952 -744 -568 968 "Com1\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Com1[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Com1\[3\] " "Info: Pin Com1\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { Com1[3] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 952 -744 -568 968 "Com1\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Com1[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Com1\[2\] " "Info: Pin Com1\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { Com1[2] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 952 -744 -568 968 "Com1\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Com1[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Com1\[1\] " "Info: Pin Com1\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { Com1[1] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 952 -744 -568 968 "Com1\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Com1[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Com1\[0\] " "Info: Pin Com1\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { Com1[0] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 952 -744 -568 968 "Com1\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Com1[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataReg0\[15\] " "Info: Pin DataReg0\[15\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { DataReg0[15] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 968 -744 -568 984 "DataReg0\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataReg0[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataReg0\[14\] " "Info: Pin DataReg0\[14\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { DataReg0[14] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 968 -744 -568 984 "DataReg0\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataReg0[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataReg0\[13\] " "Info: Pin DataReg0\[13\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { DataReg0[13] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 968 -744 -568 984 "DataReg0\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataReg0[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataReg0\[12\] " "Info: Pin DataReg0\[12\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { DataReg0[12] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 968 -744 -568 984 "DataReg0\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataReg0[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataReg0\[11\] " "Info: Pin DataReg0\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { DataReg0[11] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 968 -744 -568 984 "DataReg0\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataReg0[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataReg0\[10\] " "Info: Pin DataReg0\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { DataReg0[10] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 968 -744 -568 984 "DataReg0\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataReg0[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataReg0\[9\] " "Info: Pin DataReg0\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { DataReg0[9] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 968 -744 -568 984 "DataReg0\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataReg0[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataReg0\[8\] " "Info: Pin DataReg0\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { DataReg0[8] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 968 -744 -568 984 "DataReg0\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataReg0[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataReg0\[7\] " "Info: Pin DataReg0\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { DataReg0[7] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 968 -744 -568 984 "DataReg0\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataReg0[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataReg0\[6\] " "Info: Pin DataReg0\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { DataReg0[6] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 968 -744 -568 984 "DataReg0\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataReg0[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataReg0\[5\] " "Info: Pin DataReg0\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { DataReg0[5] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 968 -744 -568 984 "DataReg0\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataReg0[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataReg0\[4\] " "Info: Pin DataReg0\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { DataReg0[4] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 968 -744 -568 984 "DataReg0\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataReg0[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataReg0\[3\] " "Info: Pin DataReg0\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { DataReg0[3] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 968 -744 -568 984 "DataReg0\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataReg0[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataReg0\[2\] " "Info: Pin DataReg0\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { DataReg0[2] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 968 -744 -568 984 "DataReg0\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataReg0[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataReg0\[1\] " "Info: Pin DataReg0\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { DataReg0[1] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 968 -744 -568 984 "DataReg0\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataReg0[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataReg0\[0\] " "Info: Pin DataReg0\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { DataReg0[0] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 968 -744 -568 984 "DataReg0\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataReg0[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataReg1\[15\] " "Info: Pin DataReg1\[15\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { DataReg1[15] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 984 -744 -568 1000 "DataReg1\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataReg1[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataReg1\[14\] " "Info: Pin DataReg1\[14\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { DataReg1[14] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 984 -744 -568 1000 "DataReg1\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataReg1[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataReg1\[13\] " "Info: Pin DataReg1\[13\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { DataReg1[13] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 984 -744 -568 1000 "DataReg1\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataReg1[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataReg1\[12\] " "Info: Pin DataReg1\[12\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { DataReg1[12] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 984 -744 -568 1000 "DataReg1\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataReg1[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataReg1\[11\] " "Info: Pin DataReg1\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { DataReg1[11] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 984 -744 -568 1000 "DataReg1\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataReg1[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataReg1\[10\] " "Info: Pin DataReg1\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { DataReg1[10] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 984 -744 -568 1000 "DataReg1\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataReg1[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataReg1\[9\] " "Info: Pin DataReg1\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { DataReg1[9] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 984 -744 -568 1000 "DataReg1\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataReg1[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataReg1\[8\] " "Info: Pin DataReg1\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { DataReg1[8] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 984 -744 -568 1000 "DataReg1\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataReg1[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataReg1\[7\] " "Info: Pin DataReg1\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { DataReg1[7] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 984 -744 -568 1000 "DataReg1\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataReg1[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataReg1\[6\] " "Info: Pin DataReg1\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { DataReg1[6] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 984 -744 -568 1000 "DataReg1\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataReg1[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataReg1\[5\] " "Info: Pin DataReg1\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { DataReg1[5] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 984 -744 -568 1000 "DataReg1\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataReg1[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataReg1\[4\] " "Info: Pin DataReg1\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { DataReg1[4] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 984 -744 -568 1000 "DataReg1\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataReg1[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataReg1\[3\] " "Info: Pin DataReg1\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { DataReg1[3] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 984 -744 -568 1000 "DataReg1\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataReg1[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataReg1\[2\] " "Info: Pin DataReg1\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { DataReg1[2] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 984 -744 -568 1000 "DataReg1\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataReg1[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataReg1\[1\] " "Info: Pin DataReg1\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { DataReg1[1] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 984 -744 -568 1000 "DataReg1\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataReg1[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataReg1\[0\] " "Info: Pin DataReg1\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { DataReg1[0] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 984 -744 -568 1000 "DataReg1\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataReg1[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPR_Addr\[3\] " "Info: Pin GPR_Addr\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { GPR_Addr[3] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 1360 -312 -136 1376 "GPR_Addr\[3..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPR_Addr[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPR_Addr\[2\] " "Info: Pin GPR_Addr\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { GPR_Addr[2] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 1360 -312 -136 1376 "GPR_Addr\[3..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPR_Addr[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPR_Addr\[1\] " "Info: Pin GPR_Addr\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { GPR_Addr[1] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 1360 -312 -136 1376 "GPR_Addr\[3..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPR_Addr[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPR_Addr\[0\] " "Info: Pin GPR_Addr\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { GPR_Addr[0] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 1360 -312 -136 1376 "GPR_Addr\[3..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPR_Addr[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IP\[15\] " "Info: Pin IP\[15\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { IP[15] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 680 -736 -560 696 "IP\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IP[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IP\[14\] " "Info: Pin IP\[14\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { IP[14] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 680 -736 -560 696 "IP\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IP[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IP\[13\] " "Info: Pin IP\[13\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { IP[13] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 680 -736 -560 696 "IP\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IP[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IP\[12\] " "Info: Pin IP\[12\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { IP[12] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 680 -736 -560 696 "IP\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IP[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IP\[11\] " "Info: Pin IP\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { IP[11] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 680 -736 -560 696 "IP\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IP[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IP\[10\] " "Info: Pin IP\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { IP[10] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 680 -736 -560 696 "IP\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IP[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IP\[9\] " "Info: Pin IP\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { IP[9] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 680 -736 -560 696 "IP\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IP[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IP\[8\] " "Info: Pin IP\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { IP[8] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 680 -736 -560 696 "IP\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IP[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IP\[7\] " "Info: Pin IP\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { IP[7] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 680 -736 -560 696 "IP\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IP[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IP\[6\] " "Info: Pin IP\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { IP[6] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 680 -736 -560 696 "IP\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IP[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IP\[5\] " "Info: Pin IP\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { IP[5] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 680 -736 -560 696 "IP\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IP[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IP\[4\] " "Info: Pin IP\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { IP[4] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 680 -736 -560 696 "IP\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IP[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IP\[3\] " "Info: Pin IP\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { IP[3] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 680 -736 -560 696 "IP\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IP[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IP\[2\] " "Info: Pin IP\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { IP[2] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 680 -736 -560 696 "IP\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IP[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IP\[1\] " "Info: Pin IP\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { IP[1] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 680 -736 -560 696 "IP\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IP[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IP\[0\] " "Info: Pin IP\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { IP[0] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 680 -736 -560 696 "IP\[15..0\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IP[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Info: Pin CLK not assigned to an exact location on the device" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { CLK } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 680 -1248 -1080 696 "CLK" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Processor:inst3\|inst7  " "Info: Automatically promoted node Processor:inst3\|inst7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTROL_BUS\[9\] " "Info: Destination node CONTROL_BUS\[9\]" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { CONTROL_BUS[9] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 664 960 1168 680 "CONTROL_BUS\[15..0\]" "" } { 672 -136 -120 900 "CONTROL_BUS\[1\]" "" } { 656 784 963 672 "CONTROL_BUS\[15..0\]" "" } { 672 -120 -104 884 "CONTROL_BUS\[2\]" "" } { 552 -56 -40 676 "CONTROL_BUS\[3\]" "" } { 536 -72 -56 676 "CONTROL_BUS\[4\]" "" } { 520 -88 -72 676 "CONTROL_BUS\[5\]" "" } { 672 768 784 824 "CONTROL_BUS\[8\]" "" } { 672 400 416 889 "CONTROL_BUS\[6\]" "" } { 672 416 432 876 "CONTROL_BUS\[7\]" "" } { 496 432 448 672 "CONTROL_BUS\[9\]" "" } { 512 448 464 677 "CONTROL_BUS\[10\]" "" } { 528 464 480 672 "CONTROL_BUS\[11\]" "" } { 672 -152 -136 916 "CONTROL_BUS\[0\]" "" } { 704 -744 -536 720 "CONTROL_BUS\[7\]" "" } { 720 -744 -552 736 "CONTROL_BUS\[6\]" "" } { 736 -744 -568 752 "CONTROL_BUS\[8\]" "" } { 752 -744 -464 768 "CONTROL_BUS\[2\]" "" } { 768 -744 -592 784 "CONTROL_BUS\[1\]" "" } { 544 480 496 672 "CONTROL_BUS\[12\]" "" } { 560 496 512 672 "CONTROL_BUS\[13\]" "" } { 864 -744 -464 880 "CONTROL_BUS\[5\]" "" } { 912 -744 -624 928 "CONTROL_BUS\[3\]" "" } { 816 -744 -608 832 "CONTROL_BUS\[12\]" "" } { 800 -744 -624 816 "CONTROL_BUS\[10\]" "" } { 784 -744 -640 800 "CONTROL_BUS\[9\]" "" } { 832 -744 -584 848 "CONTROL_BUS\[13\]" "" } { 848 -744 -600 864 "CONTROL_BUS\[11\]" "" } { 896 -744 -608 912 "CONTROL_BUS\[0\]" "" } { 880 -744 -520 896 "CONTROL_BUS\[4\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CONTROL_BUS[9] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM_INCLK " "Info: Destination node RAM_INCLK" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { RAM_INCLK } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 416 -504 -328 432 "RAM_INCLK" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM_INCLK } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "Processor.bdf" "" { Schematic "D:/SIFO/Processor.bdf" { { 288 1224 1288 336 "inst7" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Processor:inst3|inst7 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Processor:inst3\|LoadToCacheAlgorithm:inst\|inst11  " "Info: Automatically promoted node Processor:inst3\|LoadToCacheAlgorithm:inst\|inst11 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ROM_IN " "Info: Destination node ROM_IN" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { ROM_IN } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 1168 -328 -152 1184 "ROM_IN" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROM_IN } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTROL_BUS\[7\] " "Info: Destination node CONTROL_BUS\[7\]" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { CONTROL_BUS[7] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 664 960 1168 680 "CONTROL_BUS\[15..0\]" "" } { 672 -136 -120 900 "CONTROL_BUS\[1\]" "" } { 656 784 963 672 "CONTROL_BUS\[15..0\]" "" } { 672 -120 -104 884 "CONTROL_BUS\[2\]" "" } { 552 -56 -40 676 "CONTROL_BUS\[3\]" "" } { 536 -72 -56 676 "CONTROL_BUS\[4\]" "" } { 520 -88 -72 676 "CONTROL_BUS\[5\]" "" } { 672 768 784 824 "CONTROL_BUS\[8\]" "" } { 672 400 416 889 "CONTROL_BUS\[6\]" "" } { 672 416 432 876 "CONTROL_BUS\[7\]" "" } { 496 432 448 672 "CONTROL_BUS\[9\]" "" } { 512 448 464 677 "CONTROL_BUS\[10\]" "" } { 528 464 480 672 "CONTROL_BUS\[11\]" "" } { 672 -152 -136 916 "CONTROL_BUS\[0\]" "" } { 704 -744 -536 720 "CONTROL_BUS\[7\]" "" } { 720 -744 -552 736 "CONTROL_BUS\[6\]" "" } { 736 -744 -568 752 "CONTROL_BUS\[8\]" "" } { 752 -744 -464 768 "CONTROL_BUS\[2\]" "" } { 768 -744 -592 784 "CONTROL_BUS\[1\]" "" } { 544 480 496 672 "CONTROL_BUS\[12\]" "" } { 560 496 512 672 "CONTROL_BUS\[13\]" "" } { 864 -744 -464 880 "CONTROL_BUS\[5\]" "" } { 912 -744 -624 928 "CONTROL_BUS\[3\]" "" } { 816 -744 -608 832 "CONTROL_BUS\[12\]" "" } { 800 -744 -624 816 "CONTROL_BUS\[10\]" "" } { 784 -744 -640 800 "CONTROL_BUS\[9\]" "" } { 832 -744 -584 848 "CONTROL_BUS\[13\]" "" } { 848 -744 -600 864 "CONTROL_BUS\[11\]" "" } { 896 -744 -608 912 "CONTROL_BUS\[0\]" "" } { 880 -744 -520 896 "CONTROL_BUS\[4\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CONTROL_BUS[7] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "LoadToCacheAlgorithm.bdf" "" { Schematic "D:/SIFO/LoadToCacheAlgorithm.bdf" { { 232 576 640 280 "inst11" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Processor:inst3|LoadToCacheAlgorithm:inst|inst11 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Processor:inst3\|LoadToCacheAlgorithm:inst\|inst12  " "Info: Automatically promoted node Processor:inst3\|LoadToCacheAlgorithm:inst\|inst12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTROL_BUS\[6\] " "Info: Destination node CONTROL_BUS\[6\]" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { CONTROL_BUS[6] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 664 960 1168 680 "CONTROL_BUS\[15..0\]" "" } { 672 -136 -120 900 "CONTROL_BUS\[1\]" "" } { 656 784 963 672 "CONTROL_BUS\[15..0\]" "" } { 672 -120 -104 884 "CONTROL_BUS\[2\]" "" } { 552 -56 -40 676 "CONTROL_BUS\[3\]" "" } { 536 -72 -56 676 "CONTROL_BUS\[4\]" "" } { 520 -88 -72 676 "CONTROL_BUS\[5\]" "" } { 672 768 784 824 "CONTROL_BUS\[8\]" "" } { 672 400 416 889 "CONTROL_BUS\[6\]" "" } { 672 416 432 876 "CONTROL_BUS\[7\]" "" } { 496 432 448 672 "CONTROL_BUS\[9\]" "" } { 512 448 464 677 "CONTROL_BUS\[10\]" "" } { 528 464 480 672 "CONTROL_BUS\[11\]" "" } { 672 -152 -136 916 "CONTROL_BUS\[0\]" "" } { 704 -744 -536 720 "CONTROL_BUS\[7\]" "" } { 720 -744 -552 736 "CONTROL_BUS\[6\]" "" } { 736 -744 -568 752 "CONTROL_BUS\[8\]" "" } { 752 -744 -464 768 "CONTROL_BUS\[2\]" "" } { 768 -744 -592 784 "CONTROL_BUS\[1\]" "" } { 544 480 496 672 "CONTROL_BUS\[12\]" "" } { 560 496 512 672 "CONTROL_BUS\[13\]" "" } { 864 -744 -464 880 "CONTROL_BUS\[5\]" "" } { 912 -744 -624 928 "CONTROL_BUS\[3\]" "" } { 816 -744 -608 832 "CONTROL_BUS\[12\]" "" } { 800 -744 -624 816 "CONTROL_BUS\[10\]" "" } { 784 -744 -640 800 "CONTROL_BUS\[9\]" "" } { 832 -744 -584 848 "CONTROL_BUS\[13\]" "" } { 848 -744 -600 864 "CONTROL_BUS\[11\]" "" } { 896 -744 -608 912 "CONTROL_BUS\[0\]" "" } { 880 -744 -520 896 "CONTROL_BUS\[4\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CONTROL_BUS[6] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ROM_OUT " "Info: Destination node ROM_OUT" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { ROM_OUT } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 1192 -328 -152 1208 "ROM_OUT" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROM_OUT } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "LoadToCacheAlgorithm.bdf" "" { Schematic "D:/SIFO/LoadToCacheAlgorithm.bdf" { { 280 576 640 328 "inst12" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Processor:inst3|LoadToCacheAlgorithm:inst|inst12 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Processor:inst3\|LoadToCacheAlgorithm:inst\|inst19  " "Info: Automatically promoted node Processor:inst3\|LoadToCacheAlgorithm:inst\|inst19 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTROL_BUS\[10\] " "Info: Destination node CONTROL_BUS\[10\]" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { CONTROL_BUS[10] } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 664 960 1168 680 "CONTROL_BUS\[15..0\]" "" } { 672 -136 -120 900 "CONTROL_BUS\[1\]" "" } { 656 784 963 672 "CONTROL_BUS\[15..0\]" "" } { 672 -120 -104 884 "CONTROL_BUS\[2\]" "" } { 552 -56 -40 676 "CONTROL_BUS\[3\]" "" } { 536 -72 -56 676 "CONTROL_BUS\[4\]" "" } { 520 -88 -72 676 "CONTROL_BUS\[5\]" "" } { 672 768 784 824 "CONTROL_BUS\[8\]" "" } { 672 400 416 889 "CONTROL_BUS\[6\]" "" } { 672 416 432 876 "CONTROL_BUS\[7\]" "" } { 496 432 448 672 "CONTROL_BUS\[9\]" "" } { 512 448 464 677 "CONTROL_BUS\[10\]" "" } { 528 464 480 672 "CONTROL_BUS\[11\]" "" } { 672 -152 -136 916 "CONTROL_BUS\[0\]" "" } { 704 -744 -536 720 "CONTROL_BUS\[7\]" "" } { 720 -744 -552 736 "CONTROL_BUS\[6\]" "" } { 736 -744 -568 752 "CONTROL_BUS\[8\]" "" } { 752 -744 -464 768 "CONTROL_BUS\[2\]" "" } { 768 -744 -592 784 "CONTROL_BUS\[1\]" "" } { 544 480 496 672 "CONTROL_BUS\[12\]" "" } { 560 496 512 672 "CONTROL_BUS\[13\]" "" } { 864 -744 -464 880 "CONTROL_BUS\[5\]" "" } { 912 -744 -624 928 "CONTROL_BUS\[3\]" "" } { 816 -744 -608 832 "CONTROL_BUS\[12\]" "" } { 800 -744 -624 816 "CONTROL_BUS\[10\]" "" } { 784 -744 -640 800 "CONTROL_BUS\[9\]" "" } { 832 -744 -584 848 "CONTROL_BUS\[13\]" "" } { 848 -744 -600 864 "CONTROL_BUS\[11\]" "" } { 896 -744 -608 912 "CONTROL_BUS\[0\]" "" } { 880 -744 -520 896 "CONTROL_BUS\[4\]" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CONTROL_BUS[10] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM_OUTCLK " "Info: Destination node RAM_OUTCLK" {  } { { "d:/altera/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/quartus/bin/pin_planner.ppl" { RAM_OUTCLK } } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 440 -504 -328 456 "RAM_OUTCLK" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM_OUTCLK } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "LoadToCacheAlgorithm.bdf" "" { Schematic "D:/SIFO/LoadToCacheAlgorithm.bdf" { { 568 576 640 616 "inst19" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Processor:inst3|LoadToCacheAlgorithm:inst|inst19 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Cache:inst5\|Line:inst3\|String:inst7\|lpm_decode6:inst2\|lpm_decode:lpm_decode_component\|decode_m5h:auto_generated\|dffe1a\[7\]  " "Info: Automatically promoted node Cache:inst5\|Line:inst3\|String:inst7\|lpm_decode6:inst2\|lpm_decode:lpm_decode_component\|decode_m5h:auto_generated\|dffe1a\[7\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Cache:inst5\|Line:inst3\|String:inst7\|inst4 " "Info: Destination node Cache:inst5\|Line:inst3\|String:inst7\|inst4" {  } { { "String.bdf" "" { Schematic "D:/SIFO/String.bdf" { { 504 664 728 584 "inst4" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cache:inst5|Line:inst3|String:inst7|inst4 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "db/decode_m5h.tdf" "" { Text "D:/SIFO/db/decode_m5h.tdf" 29 8 0 } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cache:inst5|Line:inst3|String:inst7|lpm_decode6:inst2|lpm_decode:lpm_decode_component|decode_m5h:auto_generated|dffe1a[7] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Cache:inst5\|Line:inst3\|String:inst8\|lpm_decode6:inst2\|lpm_decode:lpm_decode_component\|decode_m5h:auto_generated\|dffe1a\[7\]  " "Info: Automatically promoted node Cache:inst5\|Line:inst3\|String:inst8\|lpm_decode6:inst2\|lpm_decode:lpm_decode_component\|decode_m5h:auto_generated\|dffe1a\[7\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Cache:inst5\|Line:inst3\|String:inst8\|inst4 " "Info: Destination node Cache:inst5\|Line:inst3\|String:inst8\|inst4" {  } { { "String.bdf" "" { Schematic "D:/SIFO/String.bdf" { { 504 664 728 584 "inst4" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cache:inst5|Line:inst3|String:inst8|inst4 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "db/decode_m5h.tdf" "" { Text "D:/SIFO/db/decode_m5h.tdf" 29 8 0 } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cache:inst5|Line:inst3|String:inst8|lpm_decode6:inst2|lpm_decode:lpm_decode_component|decode_m5h:auto_generated|dffe1a[7] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Cache:inst5\|Line:inst3\|String:inst9\|lpm_decode6:inst2\|lpm_decode:lpm_decode_component\|decode_m5h:auto_generated\|dffe1a\[7\]  " "Info: Automatically promoted node Cache:inst5\|Line:inst3\|String:inst9\|lpm_decode6:inst2\|lpm_decode:lpm_decode_component\|decode_m5h:auto_generated\|dffe1a\[7\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Cache:inst5\|Line:inst3\|String:inst9\|inst4 " "Info: Destination node Cache:inst5\|Line:inst3\|String:inst9\|inst4" {  } { { "String.bdf" "" { Schematic "D:/SIFO/String.bdf" { { 504 664 728 584 "inst4" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cache:inst5|Line:inst3|String:inst9|inst4 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "db/decode_m5h.tdf" "" { Text "D:/SIFO/db/decode_m5h.tdf" 29 8 0 } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cache:inst5|Line:inst3|String:inst9|lpm_decode6:inst2|lpm_decode:lpm_decode_component|decode_m5h:auto_generated|dffe1a[7] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Cache:inst5\|Line:inst\|String:inst7\|lpm_decode6:inst2\|lpm_decode:lpm_decode_component\|decode_m5h:auto_generated\|dffe1a\[7\]  " "Info: Automatically promoted node Cache:inst5\|Line:inst\|String:inst7\|lpm_decode6:inst2\|lpm_decode:lpm_decode_component\|decode_m5h:auto_generated\|dffe1a\[7\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Cache:inst5\|Line:inst\|String:inst7\|inst4 " "Info: Destination node Cache:inst5\|Line:inst\|String:inst7\|inst4" {  } { { "String.bdf" "" { Schematic "D:/SIFO/String.bdf" { { 504 664 728 584 "inst4" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cache:inst5|Line:inst|String:inst7|inst4 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "db/decode_m5h.tdf" "" { Text "D:/SIFO/db/decode_m5h.tdf" 29 8 0 } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cache:inst5|Line:inst|String:inst7|lpm_decode6:inst2|lpm_decode:lpm_decode_component|decode_m5h:auto_generated|dffe1a[7] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Cache:inst5\|Line:inst\|String:inst8\|lpm_decode6:inst2\|lpm_decode:lpm_decode_component\|decode_m5h:auto_generated\|dffe1a\[7\]  " "Info: Automatically promoted node Cache:inst5\|Line:inst\|String:inst8\|lpm_decode6:inst2\|lpm_decode:lpm_decode_component\|decode_m5h:auto_generated\|dffe1a\[7\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Cache:inst5\|Line:inst\|String:inst8\|inst4 " "Info: Destination node Cache:inst5\|Line:inst\|String:inst8\|inst4" {  } { { "String.bdf" "" { Schematic "D:/SIFO/String.bdf" { { 504 664 728 584 "inst4" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cache:inst5|Line:inst|String:inst8|inst4 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "db/decode_m5h.tdf" "" { Text "D:/SIFO/db/decode_m5h.tdf" 29 8 0 } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cache:inst5|Line:inst|String:inst8|lpm_decode6:inst2|lpm_decode:lpm_decode_component|decode_m5h:auto_generated|dffe1a[7] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Cache:inst5\|Line:inst\|String:inst9\|lpm_decode6:inst2\|lpm_decode:lpm_decode_component\|decode_m5h:auto_generated\|dffe1a\[7\]  " "Info: Automatically promoted node Cache:inst5\|Line:inst\|String:inst9\|lpm_decode6:inst2\|lpm_decode:lpm_decode_component\|decode_m5h:auto_generated\|dffe1a\[7\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Cache:inst5\|Line:inst\|String:inst9\|inst4 " "Info: Destination node Cache:inst5\|Line:inst\|String:inst9\|inst4" {  } { { "String.bdf" "" { Schematic "D:/SIFO/String.bdf" { { 504 664 728 584 "inst4" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cache:inst5|Line:inst|String:inst9|inst4 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "db/decode_m5h.tdf" "" { Text "D:/SIFO/db/decode_m5h.tdf" 29 8 0 } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cache:inst5|Line:inst|String:inst9|lpm_decode6:inst2|lpm_decode:lpm_decode_component|decode_m5h:auto_generated|dffe1a[7] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Cache:inst5\|Line:inst\|String:inst\|lpm_decode6:inst2\|lpm_decode:lpm_decode_component\|decode_m5h:auto_generated\|dffe1a\[7\]  " "Info: Automatically promoted node Cache:inst5\|Line:inst\|String:inst\|lpm_decode6:inst2\|lpm_decode:lpm_decode_component\|decode_m5h:auto_generated\|dffe1a\[7\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Cache:inst5\|Line:inst\|String:inst\|inst4 " "Info: Destination node Cache:inst5\|Line:inst\|String:inst\|inst4" {  } { { "String.bdf" "" { Schematic "D:/SIFO/String.bdf" { { 504 664 728 584 "inst4" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cache:inst5|Line:inst|String:inst|inst4 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "db/decode_m5h.tdf" "" { Text "D:/SIFO/db/decode_m5h.tdf" 29 8 0 } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cache:inst5|Line:inst|String:inst|lpm_decode6:inst2|lpm_decode:lpm_decode_component|decode_m5h:auto_generated|dffe1a[7] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Cache:inst6\|Line:inst3\|String:inst7\|lpm_decode6:inst2\|lpm_decode:lpm_decode_component\|decode_m5h:auto_generated\|dffe1a\[7\]  " "Info: Automatically promoted node Cache:inst6\|Line:inst3\|String:inst7\|lpm_decode6:inst2\|lpm_decode:lpm_decode_component\|decode_m5h:auto_generated\|dffe1a\[7\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Cache:inst6\|Line:inst3\|String:inst7\|inst4 " "Info: Destination node Cache:inst6\|Line:inst3\|String:inst7\|inst4" {  } { { "String.bdf" "" { Schematic "D:/SIFO/String.bdf" { { 504 664 728 584 "inst4" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cache:inst6|Line:inst3|String:inst7|inst4 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "db/decode_m5h.tdf" "" { Text "D:/SIFO/db/decode_m5h.tdf" 29 8 0 } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cache:inst6|Line:inst3|String:inst7|lpm_decode6:inst2|lpm_decode:lpm_decode_component|decode_m5h:auto_generated|dffe1a[7] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Cache:inst6\|Line:inst3\|String:inst8\|lpm_decode6:inst2\|lpm_decode:lpm_decode_component\|decode_m5h:auto_generated\|dffe1a\[7\]  " "Info: Automatically promoted node Cache:inst6\|Line:inst3\|String:inst8\|lpm_decode6:inst2\|lpm_decode:lpm_decode_component\|decode_m5h:auto_generated\|dffe1a\[7\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Cache:inst6\|Line:inst3\|String:inst8\|inst4 " "Info: Destination node Cache:inst6\|Line:inst3\|String:inst8\|inst4" {  } { { "String.bdf" "" { Schematic "D:/SIFO/String.bdf" { { 504 664 728 584 "inst4" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cache:inst6|Line:inst3|String:inst8|inst4 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "db/decode_m5h.tdf" "" { Text "D:/SIFO/db/decode_m5h.tdf" 29 8 0 } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cache:inst6|Line:inst3|String:inst8|lpm_decode6:inst2|lpm_decode:lpm_decode_component|decode_m5h:auto_generated|dffe1a[7] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Cache:inst6\|Line:inst3\|String:inst9\|lpm_decode6:inst2\|lpm_decode:lpm_decode_component\|decode_m5h:auto_generated\|dffe1a\[7\]  " "Info: Automatically promoted node Cache:inst6\|Line:inst3\|String:inst9\|lpm_decode6:inst2\|lpm_decode:lpm_decode_component\|decode_m5h:auto_generated\|dffe1a\[7\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Cache:inst6\|Line:inst3\|String:inst9\|inst4 " "Info: Destination node Cache:inst6\|Line:inst3\|String:inst9\|inst4" {  } { { "String.bdf" "" { Schematic "D:/SIFO/String.bdf" { { 504 664 728 584 "inst4" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cache:inst6|Line:inst3|String:inst9|inst4 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "db/decode_m5h.tdf" "" { Text "D:/SIFO/db/decode_m5h.tdf" 29 8 0 } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cache:inst6|Line:inst3|String:inst9|lpm_decode6:inst2|lpm_decode:lpm_decode_component|decode_m5h:auto_generated|dffe1a[7] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Cache:inst6\|Line:inst\|String:inst7\|lpm_decode6:inst2\|lpm_decode:lpm_decode_component\|decode_m5h:auto_generated\|dffe1a\[7\]  " "Info: Automatically promoted node Cache:inst6\|Line:inst\|String:inst7\|lpm_decode6:inst2\|lpm_decode:lpm_decode_component\|decode_m5h:auto_generated\|dffe1a\[7\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Cache:inst6\|Line:inst\|String:inst7\|inst4 " "Info: Destination node Cache:inst6\|Line:inst\|String:inst7\|inst4" {  } { { "String.bdf" "" { Schematic "D:/SIFO/String.bdf" { { 504 664 728 584 "inst4" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cache:inst6|Line:inst|String:inst7|inst4 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "db/decode_m5h.tdf" "" { Text "D:/SIFO/db/decode_m5h.tdf" 29 8 0 } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cache:inst6|Line:inst|String:inst7|lpm_decode6:inst2|lpm_decode:lpm_decode_component|decode_m5h:auto_generated|dffe1a[7] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Cache:inst6\|Line:inst\|String:inst8\|lpm_decode6:inst2\|lpm_decode:lpm_decode_component\|decode_m5h:auto_generated\|dffe1a\[7\]  " "Info: Automatically promoted node Cache:inst6\|Line:inst\|String:inst8\|lpm_decode6:inst2\|lpm_decode:lpm_decode_component\|decode_m5h:auto_generated\|dffe1a\[7\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Cache:inst6\|Line:inst\|String:inst8\|inst4 " "Info: Destination node Cache:inst6\|Line:inst\|String:inst8\|inst4" {  } { { "String.bdf" "" { Schematic "D:/SIFO/String.bdf" { { 504 664 728 584 "inst4" "" } } } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cache:inst6|Line:inst|String:inst8|inst4 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "db/decode_m5h.tdf" "" { Text "D:/SIFO/db/decode_m5h.tdf" 29 8 0 } } { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cache:inst6|Line:inst|String:inst8|lpm_decode6:inst2|lpm_decode:lpm_decode_component|decode_m5h:auto_generated|dffe1a[7] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "197 unused 3.3V 1 196 0 " "Info: Number of I/O pins in group: 197 (unused VREF, 3.3V VCCIO, 1 input, 196 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 94 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  94 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 94 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  94 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 85 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  85 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 86 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  86 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 94 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  94 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 94 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  94 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 86 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  86 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 84 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  84 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "11 does not use undetermined 0 6 " "Info: I/O bank number 11 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "12 does not use undetermined 0 6 " "Info: I/O bank number 12 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:08 " "Info: Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:37 " "Info: Fitter placement operations ending: elapsed time is 00:00:37" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register Cache:inst5\|Line:inst\|String:inst9\|lpm_dff2:TAG_REG\|lpm_ff:lpm_ff_component\|dffs\[10\] register Processor:inst3\|lpm_dff1:inst24\|lpm_ff:lpm_ff_component\|dffs\[8\] -24.684 ns " "Info: Slack time is -24.684 ns between source register \"Cache:inst5\|Line:inst\|String:inst9\|lpm_dff2:TAG_REG\|lpm_ff:lpm_ff_component\|dffs\[10\]\" and destination register \"Processor:inst3\|lpm_dff1:inst24\|lpm_ff:lpm_ff_component\|dffs\[8\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-16.213 ns + Largest register register " "Info: + Largest register to register requirement is -16.213 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 5.888 ns   Shortest register " "Info:   Shortest clock path from clock \"CLK\" to destination register is 5.888 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.825 ns) 0.825 ns CLK 1 CLK Unassigned 21 " "Info: 1: + IC(0.000 ns) + CELL(0.825 ns) = 0.825 ns; Loc. = Unassigned; Fanout = 21; CLK Node = 'CLK'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 680 -1248 -1080 696 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.452 ns) + CELL(0.748 ns) 5.025 ns Processor:inst3\|LoadFromRam:inst18\|LoadToDataReg:inst16\|lpm_decode2:inst8\|lpm_decode:lpm_decode_component\|decode_ojh:auto_generated\|dffe1a\[2\] 2 REG Unassigned 16 " "Info: 2: + IC(3.452 ns) + CELL(0.748 ns) = 5.025 ns; Loc. = Unassigned; Fanout = 16; REG Node = 'Processor:inst3\|LoadFromRam:inst18\|LoadToDataReg:inst16\|lpm_decode2:inst8\|lpm_decode:lpm_decode_component\|decode_ojh:auto_generated\|dffe1a\[2\]'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { CLK Processor:inst3|LoadFromRam:inst18|LoadToDataReg:inst16|lpm_decode2:inst8|lpm_decode:lpm_decode_component|decode_ojh:auto_generated|dffe1a[2] } "NODE_NAME" } } { "db/decode_ojh.tdf" "" { Text "D:/SIFO/db/decode_ojh.tdf" 30 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.214 ns) + CELL(0.649 ns) 5.888 ns Processor:inst3\|lpm_dff1:inst24\|lpm_ff:lpm_ff_component\|dffs\[8\] 3 REG Unassigned 2 " "Info: 3: + IC(0.214 ns) + CELL(0.649 ns) = 5.888 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'Processor:inst3\|lpm_dff1:inst24\|lpm_ff:lpm_ff_component\|dffs\[8\]'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.863 ns" { Processor:inst3|LoadFromRam:inst18|LoadToDataReg:inst16|lpm_decode2:inst8|lpm_decode:lpm_decode_component|decode_ojh:auto_generated|dffe1a[2] Processor:inst3|lpm_dff1:inst24|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.222 ns ( 37.74 % ) " "Info: Total cell delay = 2.222 ns ( 37.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.666 ns ( 62.26 % ) " "Info: Total interconnect delay = 3.666 ns ( 62.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 680 -1248 -1080 696 "CLK" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 5.888 ns   Longest register " "Info:   Longest clock path from clock \"CLK\" to destination register is 5.888 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.825 ns) 0.825 ns CLK 1 CLK Unassigned 21 " "Info: 1: + IC(0.000 ns) + CELL(0.825 ns) = 0.825 ns; Loc. = Unassigned; Fanout = 21; CLK Node = 'CLK'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 680 -1248 -1080 696 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.452 ns) + CELL(0.748 ns) 5.025 ns Processor:inst3\|LoadFromRam:inst18\|LoadToDataReg:inst16\|lpm_decode2:inst8\|lpm_decode:lpm_decode_component\|decode_ojh:auto_generated\|dffe1a\[2\] 2 REG Unassigned 16 " "Info: 2: + IC(3.452 ns) + CELL(0.748 ns) = 5.025 ns; Loc. = Unassigned; Fanout = 16; REG Node = 'Processor:inst3\|LoadFromRam:inst18\|LoadToDataReg:inst16\|lpm_decode2:inst8\|lpm_decode:lpm_decode_component\|decode_ojh:auto_generated\|dffe1a\[2\]'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { CLK Processor:inst3|LoadFromRam:inst18|LoadToDataReg:inst16|lpm_decode2:inst8|lpm_decode:lpm_decode_component|decode_ojh:auto_generated|dffe1a[2] } "NODE_NAME" } } { "db/decode_ojh.tdf" "" { Text "D:/SIFO/db/decode_ojh.tdf" 30 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.214 ns) + CELL(0.649 ns) 5.888 ns Processor:inst3\|lpm_dff1:inst24\|lpm_ff:lpm_ff_component\|dffs\[8\] 3 REG Unassigned 2 " "Info: 3: + IC(0.214 ns) + CELL(0.649 ns) = 5.888 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'Processor:inst3\|lpm_dff1:inst24\|lpm_ff:lpm_ff_component\|dffs\[8\]'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.863 ns" { Processor:inst3|LoadFromRam:inst18|LoadToDataReg:inst16|lpm_decode2:inst8|lpm_decode:lpm_decode_component|decode_ojh:auto_generated|dffe1a[2] Processor:inst3|lpm_dff1:inst24|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.222 ns ( 37.74 % ) " "Info: Total cell delay = 2.222 ns ( 37.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.666 ns ( 62.26 % ) " "Info: Total interconnect delay = 3.666 ns ( 62.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 680 -1248 -1080 696 "CLK" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 15.887 ns   Shortest register " "Info:   Shortest clock path from clock \"CLK\" to source register is 15.887 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.825 ns) 0.825 ns CLK 1 CLK Unassigned 21 " "Info: 1: + IC(0.000 ns) + CELL(0.825 ns) = 0.825 ns; Loc. = Unassigned; Fanout = 21; CLK Node = 'CLK'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 680 -1248 -1080 696 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.286 ns) + CELL(0.748 ns) 4.859 ns Processor:inst3\|LoadFromRam:inst18\|LoadToDataReg:inst16\|lpm_decode2:inst8\|lpm_decode:lpm_decode_component\|decode_ojh:auto_generated\|dffe1a\[4\] 2 REG Unassigned 3 " "Info: 2: + IC(3.286 ns) + CELL(0.748 ns) = 4.859 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'Processor:inst3\|LoadFromRam:inst18\|LoadToDataReg:inst16\|lpm_decode2:inst8\|lpm_decode:lpm_decode_component\|decode_ojh:auto_generated\|dffe1a\[4\]'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.034 ns" { CLK Processor:inst3|LoadFromRam:inst18|LoadToDataReg:inst16|lpm_decode2:inst8|lpm_decode:lpm_decode_component|decode_ojh:auto_generated|dffe1a[4] } "NODE_NAME" } } { "db/decode_ojh.tdf" "" { Text "D:/SIFO/db/decode_ojh.tdf" 30 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.452 ns) + CELL(0.374 ns) 5.685 ns Processor:inst3\|inst8 3 COMB Unassigned 3 " "Info: 3: + IC(0.452 ns) + CELL(0.374 ns) = 5.685 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'Processor:inst3\|inst8'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.826 ns" { Processor:inst3|LoadFromRam:inst18|LoadToDataReg:inst16|lpm_decode2:inst8|lpm_decode:lpm_decode_component|decode_ojh:auto_generated|dffe1a[4] Processor:inst3|inst8 } "NODE_NAME" } } { "Processor.bdf" "" { Schematic "D:/SIFO/Processor.bdf" { { 336 1224 1288 384 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.903 ns) + CELL(0.374 ns) 6.962 ns Cache:inst5\|Demux4:inst6\|AND4_1:inst7\|inst 4 COMB Unassigned 12 " "Info: 4: + IC(0.903 ns) + CELL(0.374 ns) = 6.962 ns; Loc. = Unassigned; Fanout = 12; COMB Node = 'Cache:inst5\|Demux4:inst6\|AND4_1:inst7\|inst'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.277 ns" { Processor:inst3|inst8 Cache:inst5|Demux4:inst6|AND4_1:inst7|inst } "NODE_NAME" } } { "AND4_1.bdf" "" { Schematic "D:/SIFO/AND4_1.bdf" { { 216 504 568 264 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.397 ns) 7.733 ns Cache:inst5\|Line:inst\|Where_Write:inst14\|inst16 5 COMB Unassigned 9 " "Info: 5: + IC(0.374 ns) + CELL(0.397 ns) = 7.733 ns; Loc. = Unassigned; Fanout = 9; COMB Node = 'Cache:inst5\|Line:inst\|Where_Write:inst14\|inst16'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.771 ns" { Cache:inst5|Demux4:inst6|AND4_1:inst7|inst Cache:inst5|Line:inst|Where_Write:inst14|inst16 } "NODE_NAME" } } { "Where_Write.bdf" "" { Schematic "D:/SIFO/Where_Write.bdf" { { 240 864 928 288 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(0.748 ns) 9.381 ns Cache:inst5\|Line:inst\|String:inst9\|lpm_decode6:inst2\|lpm_decode:lpm_decode_component\|decode_m5h:auto_generated\|dffe1a\[7\] 6 REG Unassigned 2 " "Info: 6: + IC(0.900 ns) + CELL(0.748 ns) = 9.381 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'Cache:inst5\|Line:inst\|String:inst9\|lpm_decode6:inst2\|lpm_decode:lpm_decode_component\|decode_m5h:auto_generated\|dffe1a\[7\]'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.648 ns" { Cache:inst5|Line:inst|Where_Write:inst14|inst16 Cache:inst5|Line:inst|String:inst9|lpm_decode6:inst2|lpm_decode:lpm_decode_component|decode_m5h:auto_generated|dffe1a[7] } "NODE_NAME" } } { "db/decode_m5h.tdf" "" { Text "D:/SIFO/db/decode_m5h.tdf" 29 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.248 ns) + CELL(0.000 ns) 13.629 ns Cache:inst5\|Line:inst\|String:inst9\|lpm_decode6:inst2\|lpm_decode:lpm_decode_component\|decode_m5h:auto_generated\|dffe1a\[7\]~clkctrl 7 COMB Unassigned 29 " "Info: 7: + IC(4.248 ns) + CELL(0.000 ns) = 13.629 ns; Loc. = Unassigned; Fanout = 29; COMB Node = 'Cache:inst5\|Line:inst\|String:inst9\|lpm_decode6:inst2\|lpm_decode:lpm_decode_component\|decode_m5h:auto_generated\|dffe1a\[7\]~clkctrl'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.248 ns" { Cache:inst5|Line:inst|String:inst9|lpm_decode6:inst2|lpm_decode:lpm_decode_component|decode_m5h:auto_generated|dffe1a[7] Cache:inst5|Line:inst|String:inst9|lpm_decode6:inst2|lpm_decode:lpm_decode_component|decode_m5h:auto_generated|dffe1a[7]~clkctrl } "NODE_NAME" } } { "db/decode_m5h.tdf" "" { Text "D:/SIFO/db/decode_m5h.tdf" 29 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.609 ns) + CELL(0.649 ns) 15.887 ns Cache:inst5\|Line:inst\|String:inst9\|lpm_dff2:TAG_REG\|lpm_ff:lpm_ff_component\|dffs\[10\] 8 REG Unassigned 2 " "Info: 8: + IC(1.609 ns) + CELL(0.649 ns) = 15.887 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'Cache:inst5\|Line:inst\|String:inst9\|lpm_dff2:TAG_REG\|lpm_ff:lpm_ff_component\|dffs\[10\]'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.258 ns" { Cache:inst5|Line:inst|String:inst9|lpm_decode6:inst2|lpm_decode:lpm_decode_component|decode_m5h:auto_generated|dffe1a[7]~clkctrl Cache:inst5|Line:inst|String:inst9|lpm_dff2:TAG_REG|lpm_ff:lpm_ff_component|dffs[10] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.115 ns ( 25.90 % ) " "Info: Total cell delay = 4.115 ns ( 25.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.772 ns ( 74.10 % ) " "Info: Total interconnect delay = 11.772 ns ( 74.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 680 -1248 -1080 696 "CLK" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 22.907 ns   Longest register " "Info:   Longest clock path from clock \"CLK\" to source register is 22.907 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.825 ns) 0.825 ns CLK 1 CLK Unassigned 21 " "Info: 1: + IC(0.000 ns) + CELL(0.825 ns) = 0.825 ns; Loc. = Unassigned; Fanout = 21; CLK Node = 'CLK'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 680 -1248 -1080 696 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.480 ns) + CELL(0.748 ns) 5.053 ns Processor:inst3\|lpm_dff3:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\] 2 REG Unassigned 3 " "Info: 2: + IC(3.480 ns) + CELL(0.748 ns) = 5.053 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'Processor:inst3\|lpm_dff3:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.228 ns" { CLK Processor:inst3|lpm_dff3:inst1|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.374 ns) 5.827 ns Processor:inst3\|LoadFromRam:inst18\|inst3 3 COMB Unassigned 48 " "Info: 3: + IC(0.400 ns) + CELL(0.374 ns) = 5.827 ns; Loc. = Unassigned; Fanout = 48; COMB Node = 'Processor:inst3\|LoadFromRam:inst18\|inst3'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.774 ns" { Processor:inst3|lpm_dff3:inst1|lpm_ff:lpm_ff_component|dffs[0] Processor:inst3|LoadFromRam:inst18|inst3 } "NODE_NAME" } } { "LoadFromRam.bdf" "" { Schematic "D:/SIFO/LoadFromRam.bdf" { { 320 1016 1080 368 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.022 ns) + CELL(0.397 ns) 6.246 ns Processor:inst3\|LoadFromRam:inst18\|LoadToCommandReg:inst\|inst4 4 COMB Unassigned 8 " "Info: 4: + IC(0.022 ns) + CELL(0.397 ns) = 6.246 ns; Loc. = Unassigned; Fanout = 8; COMB Node = 'Processor:inst3\|LoadFromRam:inst18\|LoadToCommandReg:inst\|inst4'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.419 ns" { Processor:inst3|LoadFromRam:inst18|inst3 Processor:inst3|LoadFromRam:inst18|LoadToCommandReg:inst|inst4 } "NODE_NAME" } } { "LoadToCommandReg.bdf" "" { Schematic "D:/SIFO/LoadToCommandReg.bdf" { { 224 200 264 272 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.311 ns) + CELL(0.748 ns) 7.305 ns Processor:inst3\|LoadFromRam:inst18\|LoadToCommandReg:inst\|lpm_decode5:inst2\|lpm_decode:lpm_decode_component\|decode_jjh:auto_generated\|dffe1a\[2\] 5 REG Unassigned 1 " "Info: 5: + IC(0.311 ns) + CELL(0.748 ns) = 7.305 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'Processor:inst3\|LoadFromRam:inst18\|LoadToCommandReg:inst\|lpm_decode5:inst2\|lpm_decode:lpm_decode_component\|decode_jjh:auto_generated\|dffe1a\[2\]'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.059 ns" { Processor:inst3|LoadFromRam:inst18|LoadToCommandReg:inst|inst4 Processor:inst3|LoadFromRam:inst18|LoadToCommandReg:inst|lpm_decode5:inst2|lpm_decode:lpm_decode_component|decode_jjh:auto_generated|dffe1a[2] } "NODE_NAME" } } { "db/decode_jjh.tdf" "" { Text "D:/SIFO/db/decode_jjh.tdf" 30 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.156 ns) + CELL(0.374 ns) 7.835 ns Processor:inst3\|LoadFromRam:inst18\|inst4 6 COMB Unassigned 1 " "Info: 6: + IC(0.156 ns) + CELL(0.374 ns) = 7.835 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Processor:inst3\|LoadFromRam:inst18\|inst4'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.530 ns" { Processor:inst3|LoadFromRam:inst18|LoadToCommandReg:inst|lpm_decode5:inst2|lpm_decode:lpm_decode_component|decode_jjh:auto_generated|dffe1a[2] Processor:inst3|LoadFromRam:inst18|inst4 } "NODE_NAME" } } { "LoadFromRam.bdf" "" { Schematic "D:/SIFO/LoadFromRam.bdf" { { 256 656 720 304 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.211 ns) + CELL(0.748 ns) 8.794 ns Processor:inst3\|lpm_counter10:inst14\|lpm_counter:lpm_counter_component\|cntr_nlh:auto_generated\|safe_q\[0\] 7 REG Unassigned 30 " "Info: 7: + IC(0.211 ns) + CELL(0.748 ns) = 8.794 ns; Loc. = Unassigned; Fanout = 30; REG Node = 'Processor:inst3\|lpm_counter10:inst14\|lpm_counter:lpm_counter_component\|cntr_nlh:auto_generated\|safe_q\[0\]'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.959 ns" { Processor:inst3|LoadFromRam:inst18|inst4 Processor:inst3|lpm_counter10:inst14|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_nlh.tdf" "" { Text "D:/SIFO/db/cntr_nlh.tdf" 48 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.161 ns) 9.684 ns Processor:inst3\|LoadToCacheAlgorithm:inst\|lpm_and7:inst8\|lpm_and:lpm_and_component\|and_node\[0\]\[2\] 8 COMB Unassigned 4 " "Info: 8: + IC(0.729 ns) + CELL(0.161 ns) = 9.684 ns; Loc. = Unassigned; Fanout = 4; COMB Node = 'Processor:inst3\|LoadToCacheAlgorithm:inst\|lpm_and7:inst8\|lpm_and:lpm_and_component\|and_node\[0\]\[2\]'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.890 ns" { Processor:inst3|lpm_counter10:inst14|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[0] Processor:inst3|LoadToCacheAlgorithm:inst|lpm_and7:inst8|lpm_and:lpm_and_component|and_node[0][2] } "NODE_NAME" } } { "lpm_and.tdf" "" { Text "d:/altera/quartus/quartus/libraries/megafunctions/lpm_and.tdf" 66 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.490 ns) + CELL(0.397 ns) 10.571 ns Processor:inst3\|inst8 9 COMB Unassigned 3 " "Info: 9: + IC(0.490 ns) + CELL(0.397 ns) = 10.571 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'Processor:inst3\|inst8'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.887 ns" { Processor:inst3|LoadToCacheAlgorithm:inst|lpm_and7:inst8|lpm_and:lpm_and_component|and_node[0][2] Processor:inst3|inst8 } "NODE_NAME" } } { "Processor.bdf" "" { Schematic "D:/SIFO/Processor.bdf" { { 336 1224 1288 384 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.903 ns) + CELL(0.374 ns) 11.848 ns Cache:inst5\|Demux4:inst6\|AND4_1:inst7\|inst 10 COMB Unassigned 12 " "Info: 10: + IC(0.903 ns) + CELL(0.374 ns) = 11.848 ns; Loc. = Unassigned; Fanout = 12; COMB Node = 'Cache:inst5\|Demux4:inst6\|AND4_1:inst7\|inst'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.277 ns" { Processor:inst3|inst8 Cache:inst5|Demux4:inst6|AND4_1:inst7|inst } "NODE_NAME" } } { "AND4_1.bdf" "" { Schematic "D:/SIFO/AND4_1.bdf" { { 216 504 568 264 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.311 ns) + CELL(0.748 ns) 12.907 ns Cache:inst5\|Line:inst\|INC_AGE:inst6\|inst19 11 REG Unassigned 2 " "Info: 11: + IC(0.311 ns) + CELL(0.748 ns) = 12.907 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'Cache:inst5\|Line:inst\|INC_AGE:inst6\|inst19'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.059 ns" { Cache:inst5|Demux4:inst6|AND4_1:inst7|inst Cache:inst5|Line:inst|INC_AGE:inst6|inst19 } "NODE_NAME" } } { "INC_AGE.bdf" "" { Schematic "D:/SIFO/INC_AGE.bdf" { { 208 1056 1120 288 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.566 ns) + CELL(0.748 ns) 14.221 ns Cache:inst5\|Line:inst\|String:inst9\|lpm_dff3:AGE_REG\|lpm_ff:lpm_ff_component\|dffs\[0\] 12 REG Unassigned 3 " "Info: 12: + IC(0.566 ns) + CELL(0.748 ns) = 14.221 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'Cache:inst5\|Line:inst\|String:inst9\|lpm_dff3:AGE_REG\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.314 ns" { Cache:inst5|Line:inst|INC_AGE:inst6|inst19 Cache:inst5|Line:inst|String:inst9|lpm_dff3:AGE_REG|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.161 ns) 14.753 ns Cache:inst5\|Line:inst\|Where_Write:inst14\|inst16 13 COMB Unassigned 9 " "Info: 13: + IC(0.371 ns) + CELL(0.161 ns) = 14.753 ns; Loc. = Unassigned; Fanout = 9; COMB Node = 'Cache:inst5\|Line:inst\|Where_Write:inst14\|inst16'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.532 ns" { Cache:inst5|Line:inst|String:inst9|lpm_dff3:AGE_REG|lpm_ff:lpm_ff_component|dffs[0] Cache:inst5|Line:inst|Where_Write:inst14|inst16 } "NODE_NAME" } } { "Where_Write.bdf" "" { Schematic "D:/SIFO/Where_Write.bdf" { { 240 864 928 288 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(0.748 ns) 16.401 ns Cache:inst5\|Line:inst\|String:inst9\|lpm_decode6:inst2\|lpm_decode:lpm_decode_component\|decode_m5h:auto_generated\|dffe1a\[7\] 14 REG Unassigned 2 " "Info: 14: + IC(0.900 ns) + CELL(0.748 ns) = 16.401 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'Cache:inst5\|Line:inst\|String:inst9\|lpm_decode6:inst2\|lpm_decode:lpm_decode_component\|decode_m5h:auto_generated\|dffe1a\[7\]'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.648 ns" { Cache:inst5|Line:inst|Where_Write:inst14|inst16 Cache:inst5|Line:inst|String:inst9|lpm_decode6:inst2|lpm_decode:lpm_decode_component|decode_m5h:auto_generated|dffe1a[7] } "NODE_NAME" } } { "db/decode_m5h.tdf" "" { Text "D:/SIFO/db/decode_m5h.tdf" 29 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.248 ns) + CELL(0.000 ns) 20.649 ns Cache:inst5\|Line:inst\|String:inst9\|lpm_decode6:inst2\|lpm_decode:lpm_decode_component\|decode_m5h:auto_generated\|dffe1a\[7\]~clkctrl 15 COMB Unassigned 29 " "Info: 15: + IC(4.248 ns) + CELL(0.000 ns) = 20.649 ns; Loc. = Unassigned; Fanout = 29; COMB Node = 'Cache:inst5\|Line:inst\|String:inst9\|lpm_decode6:inst2\|lpm_decode:lpm_decode_component\|decode_m5h:auto_generated\|dffe1a\[7\]~clkctrl'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.248 ns" { Cache:inst5|Line:inst|String:inst9|lpm_decode6:inst2|lpm_decode:lpm_decode_component|decode_m5h:auto_generated|dffe1a[7] Cache:inst5|Line:inst|String:inst9|lpm_decode6:inst2|lpm_decode:lpm_decode_component|decode_m5h:auto_generated|dffe1a[7]~clkctrl } "NODE_NAME" } } { "db/decode_m5h.tdf" "" { Text "D:/SIFO/db/decode_m5h.tdf" 29 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.609 ns) + CELL(0.649 ns) 22.907 ns Cache:inst5\|Line:inst\|String:inst9\|lpm_dff2:TAG_REG\|lpm_ff:lpm_ff_component\|dffs\[10\] 16 REG Unassigned 2 " "Info: 16: + IC(1.609 ns) + CELL(0.649 ns) = 22.907 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'Cache:inst5\|Line:inst\|String:inst9\|lpm_dff2:TAG_REG\|lpm_ff:lpm_ff_component\|dffs\[10\]'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.258 ns" { Cache:inst5|Line:inst|String:inst9|lpm_decode6:inst2|lpm_decode:lpm_decode_component|decode_m5h:auto_generated|dffe1a[7]~clkctrl Cache:inst5|Line:inst|String:inst9|lpm_dff2:TAG_REG|lpm_ff:lpm_ff_component|dffs[10] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.200 ns ( 35.80 % ) " "Info: Total cell delay = 8.200 ns ( 35.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.707 ns ( 64.20 % ) " "Info: Total interconnect delay = 14.707 ns ( 64.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "MainSchema.bdf" "" { Schematic "D:/SIFO/MainSchema.bdf" { { 680 -1248 -1080 696 "CLK" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.099 ns   " "Info:   Micro clock to output delay of source is 0.099 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/altera/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.095 ns   " "Info:   Micro setup delay of destination is 0.095 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/altera/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.471 ns - Longest register register " "Info: - Longest register to register delay is 8.471 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Cache:inst5\|Line:inst\|String:inst9\|lpm_dff2:TAG_REG\|lpm_ff:lpm_ff_component\|dffs\[10\] 1 REG Unassigned 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'Cache:inst5\|Line:inst\|String:inst9\|lpm_dff2:TAG_REG\|lpm_ff:lpm_ff_component\|dffs\[10\]'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cache:inst5|Line:inst|String:inst9|lpm_dff2:TAG_REG|lpm_ff:lpm_ff_component|dffs[10] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.397 ns) 0.827 ns Cache:inst5\|Line:inst\|Hit_Detection:inst10\|inst5~6 2 COMB Unassigned 1 " "Info: 2: + IC(0.430 ns) + CELL(0.397 ns) = 0.827 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Cache:inst5\|Line:inst\|Hit_Detection:inst10\|inst5~6'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.827 ns" { Cache:inst5|Line:inst|String:inst9|lpm_dff2:TAG_REG|lpm_ff:lpm_ff_component|dffs[10] Cache:inst5|Line:inst|Hit_Detection:inst10|inst5~6 } "NODE_NAME" } } { "Hit_Detection.bdf" "" { Schematic "D:/SIFO/Hit_Detection.bdf" { { 248 680 744 296 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.364 ns) + CELL(0.055 ns) 1.246 ns Cache:inst5\|Line:inst\|Hit_Detection:inst10\|inst5~4 3 COMB Unassigned 1 " "Info: 3: + IC(0.364 ns) + CELL(0.055 ns) = 1.246 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Cache:inst5\|Line:inst\|Hit_Detection:inst10\|inst5~4'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.419 ns" { Cache:inst5|Line:inst|Hit_Detection:inst10|inst5~6 Cache:inst5|Line:inst|Hit_Detection:inst10|inst5~4 } "NODE_NAME" } } { "Hit_Detection.bdf" "" { Schematic "D:/SIFO/Hit_Detection.bdf" { { 248 680 744 296 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.161 ns) 1.665 ns Cache:inst5\|Line:inst\|Hit_Detection:inst10\|inst5 4 COMB Unassigned 129 " "Info: 4: + IC(0.258 ns) + CELL(0.161 ns) = 1.665 ns; Loc. = Unassigned; Fanout = 129; COMB Node = 'Cache:inst5\|Line:inst\|Hit_Detection:inst10\|inst5'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.419 ns" { Cache:inst5|Line:inst|Hit_Detection:inst10|inst5~4 Cache:inst5|Line:inst|Hit_Detection:inst10|inst5 } "NODE_NAME" } } { "Hit_Detection.bdf" "" { Schematic "D:/SIFO/Hit_Detection.bdf" { { 248 680 744 296 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.891 ns) + CELL(0.161 ns) 2.717 ns Cache:inst5\|lpm_mux4:inst18\|lpm_mux:lpm_mux_component\|mux_dpc:auto_generated\|l1_w8_n0_mux_dataout~5 5 COMB Unassigned 1 " "Info: 5: + IC(0.891 ns) + CELL(0.161 ns) = 2.717 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Cache:inst5\|lpm_mux4:inst18\|lpm_mux:lpm_mux_component\|mux_dpc:auto_generated\|l1_w8_n0_mux_dataout~5'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { Cache:inst5|Line:inst|Hit_Detection:inst10|inst5 Cache:inst5|lpm_mux4:inst18|lpm_mux:lpm_mux_component|mux_dpc:auto_generated|l1_w8_n0_mux_dataout~5 } "NODE_NAME" } } { "db/mux_dpc.tdf" "" { Text "D:/SIFO/db/mux_dpc.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.285 ns) 3.891 ns Cache:inst5\|lpm_mux4:inst18\|lpm_mux:lpm_mux_component\|mux_dpc:auto_generated\|l1_w8_n0_mux_dataout~6 6 COMB Unassigned 1 " "Info: 6: + IC(0.889 ns) + CELL(0.285 ns) = 3.891 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Cache:inst5\|lpm_mux4:inst18\|lpm_mux:lpm_mux_component\|mux_dpc:auto_generated\|l1_w8_n0_mux_dataout~6'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.174 ns" { Cache:inst5|lpm_mux4:inst18|lpm_mux:lpm_mux_component|mux_dpc:auto_generated|l1_w8_n0_mux_dataout~5 Cache:inst5|lpm_mux4:inst18|lpm_mux:lpm_mux_component|mux_dpc:auto_generated|l1_w8_n0_mux_dataout~6 } "NODE_NAME" } } { "db/mux_dpc.tdf" "" { Text "D:/SIFO/db/mux_dpc.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.097 ns) + CELL(0.397 ns) 5.385 ns Cache:inst5\|lpm_mux4:inst18\|lpm_mux:lpm_mux_component\|mux_dpc:auto_generated\|l1_w8_n0_mux_dataout~22 7 COMB Unassigned 1 " "Info: 7: + IC(1.097 ns) + CELL(0.397 ns) = 5.385 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Cache:inst5\|lpm_mux4:inst18\|lpm_mux:lpm_mux_component\|mux_dpc:auto_generated\|l1_w8_n0_mux_dataout~22'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { Cache:inst5|lpm_mux4:inst18|lpm_mux:lpm_mux_component|mux_dpc:auto_generated|l1_w8_n0_mux_dataout~6 Cache:inst5|lpm_mux4:inst18|lpm_mux:lpm_mux_component|mux_dpc:auto_generated|l1_w8_n0_mux_dataout~22 } "NODE_NAME" } } { "db/mux_dpc.tdf" "" { Text "D:/SIFO/db/mux_dpc.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.063 ns) + CELL(0.055 ns) 6.503 ns Cache:inst5\|lpm_bustri0:inst19\|lpm_bustri:lpm_bustri_component\|dout\[8\]~40 8 COMB Unassigned 3 " "Info: 8: + IC(1.063 ns) + CELL(0.055 ns) = 6.503 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'Cache:inst5\|lpm_bustri0:inst19\|lpm_bustri:lpm_bustri_component\|dout\[8\]~40'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { Cache:inst5|lpm_mux4:inst18|lpm_mux:lpm_mux_component|mux_dpc:auto_generated|l1_w8_n0_mux_dataout~22 Cache:inst5|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|dout[8]~40 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/altera/quartus/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.655 ns) + CELL(0.374 ns) 7.532 ns Cache:inst5\|lpm_bustri0:inst19\|lpm_bustri:lpm_bustri_component\|dout\[8\]~56 9 COMB Unassigned 94 " "Info: 9: + IC(0.655 ns) + CELL(0.374 ns) = 7.532 ns; Loc. = Unassigned; Fanout = 94; COMB Node = 'Cache:inst5\|lpm_bustri0:inst19\|lpm_bustri:lpm_bustri_component\|dout\[8\]~56'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.029 ns" { Cache:inst5|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|dout[8]~40 Cache:inst5|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|dout[8]~56 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/altera/quartus/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.777 ns) + CELL(0.162 ns) 8.471 ns Processor:inst3\|lpm_dff1:inst24\|lpm_ff:lpm_ff_component\|dffs\[8\] 10 REG Unassigned 2 " "Info: 10: + IC(0.777 ns) + CELL(0.162 ns) = 8.471 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'Processor:inst3\|lpm_dff1:inst24\|lpm_ff:lpm_ff_component\|dffs\[8\]'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.939 ns" { Cache:inst5|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|dout[8]~56 Processor:inst3|lpm_dff1:inst24|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.047 ns ( 24.16 % ) " "Info: Total cell delay = 2.047 ns ( 24.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.424 ns ( 75.84 % ) " "Info: Total interconnect delay = 6.424 ns ( 75.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.471 ns" { Cache:inst5|Line:inst|String:inst9|lpm_dff2:TAG_REG|lpm_ff:lpm_ff_component|dffs[10] Cache:inst5|Line:inst|Hit_Detection:inst10|inst5~6 Cache:inst5|Line:inst|Hit_Detection:inst10|inst5~4 Cache:inst5|Line:inst|Hit_Detection:inst10|inst5 Cache:inst5|lpm_mux4:inst18|lpm_mux:lpm_mux_component|mux_dpc:auto_generated|l1_w8_n0_mux_dataout~5 Cache:inst5|lpm_mux4:inst18|lpm_mux:lpm_mux_component|mux_dpc:auto_generated|l1_w8_n0_mux_dataout~6 Cache:inst5|lpm_mux4:inst18|lpm_mux:lpm_mux_component|mux_dpc:auto_generated|l1_w8_n0_mux_dataout~22 Cache:inst5|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|dout[8]~40 Cache:inst5|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|dout[8]~56 Processor:inst3|lpm_dff1:inst24|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.471 ns" { Cache:inst5|Line:inst|String:inst9|lpm_dff2:TAG_REG|lpm_ff:lpm_ff_component|dffs[10] Cache:inst5|Line:inst|Hit_Detection:inst10|inst5~6 Cache:inst5|Line:inst|Hit_Detection:inst10|inst5~4 Cache:inst5|Line:inst|Hit_Detection:inst10|inst5 Cache:inst5|lpm_mux4:inst18|lpm_mux:lpm_mux_component|mux_dpc:auto_generated|l1_w8_n0_mux_dataout~5 Cache:inst5|lpm_mux4:inst18|lpm_mux:lpm_mux_component|mux_dpc:auto_generated|l1_w8_n0_mux_dataout~6 Cache:inst5|lpm_mux4:inst18|lpm_mux:lpm_mux_component|mux_dpc:auto_generated|l1_w8_n0_mux_dataout~22 Cache:inst5|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|dout[8]~40 Cache:inst5|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|dout[8]~56 Processor:inst3|lpm_dff1:inst24|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "8.471 ns register register " "Info: Estimated most critical path is register to register delay of 8.471 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Cache:inst5\|Line:inst\|String:inst9\|lpm_dff2:TAG_REG\|lpm_ff:lpm_ff_component\|dffs\[10\] 1 REG LAB_X43_Y45 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X43_Y45; Fanout = 2; REG Node = 'Cache:inst5\|Line:inst\|String:inst9\|lpm_dff2:TAG_REG\|lpm_ff:lpm_ff_component\|dffs\[10\]'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cache:inst5|Line:inst|String:inst9|lpm_dff2:TAG_REG|lpm_ff:lpm_ff_component|dffs[10] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.397 ns) 0.827 ns Cache:inst5\|Line:inst\|Hit_Detection:inst10\|inst5~6 2 COMB LAB_X42_Y43 1 " "Info: 2: + IC(0.430 ns) + CELL(0.397 ns) = 0.827 ns; Loc. = LAB_X42_Y43; Fanout = 1; COMB Node = 'Cache:inst5\|Line:inst\|Hit_Detection:inst10\|inst5~6'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.827 ns" { Cache:inst5|Line:inst|String:inst9|lpm_dff2:TAG_REG|lpm_ff:lpm_ff_component|dffs[10] Cache:inst5|Line:inst|Hit_Detection:inst10|inst5~6 } "NODE_NAME" } } { "Hit_Detection.bdf" "" { Schematic "D:/SIFO/Hit_Detection.bdf" { { 248 680 744 296 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.364 ns) + CELL(0.055 ns) 1.246 ns Cache:inst5\|Line:inst\|Hit_Detection:inst10\|inst5~4 3 COMB LAB_X42_Y43 1 " "Info: 3: + IC(0.364 ns) + CELL(0.055 ns) = 1.246 ns; Loc. = LAB_X42_Y43; Fanout = 1; COMB Node = 'Cache:inst5\|Line:inst\|Hit_Detection:inst10\|inst5~4'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.419 ns" { Cache:inst5|Line:inst|Hit_Detection:inst10|inst5~6 Cache:inst5|Line:inst|Hit_Detection:inst10|inst5~4 } "NODE_NAME" } } { "Hit_Detection.bdf" "" { Schematic "D:/SIFO/Hit_Detection.bdf" { { 248 680 744 296 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.161 ns) 1.665 ns Cache:inst5\|Line:inst\|Hit_Detection:inst10\|inst5 4 COMB LAB_X42_Y43 129 " "Info: 4: + IC(0.258 ns) + CELL(0.161 ns) = 1.665 ns; Loc. = LAB_X42_Y43; Fanout = 129; COMB Node = 'Cache:inst5\|Line:inst\|Hit_Detection:inst10\|inst5'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.419 ns" { Cache:inst5|Line:inst|Hit_Detection:inst10|inst5~4 Cache:inst5|Line:inst|Hit_Detection:inst10|inst5 } "NODE_NAME" } } { "Hit_Detection.bdf" "" { Schematic "D:/SIFO/Hit_Detection.bdf" { { 248 680 744 296 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.891 ns) + CELL(0.161 ns) 2.717 ns Cache:inst5\|lpm_mux4:inst18\|lpm_mux:lpm_mux_component\|mux_dpc:auto_generated\|l1_w8_n0_mux_dataout~5 5 COMB LAB_X44_Y46 1 " "Info: 5: + IC(0.891 ns) + CELL(0.161 ns) = 2.717 ns; Loc. = LAB_X44_Y46; Fanout = 1; COMB Node = 'Cache:inst5\|lpm_mux4:inst18\|lpm_mux:lpm_mux_component\|mux_dpc:auto_generated\|l1_w8_n0_mux_dataout~5'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { Cache:inst5|Line:inst|Hit_Detection:inst10|inst5 Cache:inst5|lpm_mux4:inst18|lpm_mux:lpm_mux_component|mux_dpc:auto_generated|l1_w8_n0_mux_dataout~5 } "NODE_NAME" } } { "db/mux_dpc.tdf" "" { Text "D:/SIFO/db/mux_dpc.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.285 ns) 3.891 ns Cache:inst5\|lpm_mux4:inst18\|lpm_mux:lpm_mux_component\|mux_dpc:auto_generated\|l1_w8_n0_mux_dataout~6 6 COMB LAB_X43_Y41 1 " "Info: 6: + IC(0.889 ns) + CELL(0.285 ns) = 3.891 ns; Loc. = LAB_X43_Y41; Fanout = 1; COMB Node = 'Cache:inst5\|lpm_mux4:inst18\|lpm_mux:lpm_mux_component\|mux_dpc:auto_generated\|l1_w8_n0_mux_dataout~6'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.174 ns" { Cache:inst5|lpm_mux4:inst18|lpm_mux:lpm_mux_component|mux_dpc:auto_generated|l1_w8_n0_mux_dataout~5 Cache:inst5|lpm_mux4:inst18|lpm_mux:lpm_mux_component|mux_dpc:auto_generated|l1_w8_n0_mux_dataout~6 } "NODE_NAME" } } { "db/mux_dpc.tdf" "" { Text "D:/SIFO/db/mux_dpc.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.097 ns) + CELL(0.397 ns) 5.385 ns Cache:inst5\|lpm_mux4:inst18\|lpm_mux:lpm_mux_component\|mux_dpc:auto_generated\|l1_w8_n0_mux_dataout~22 7 COMB LAB_X55_Y40 1 " "Info: 7: + IC(1.097 ns) + CELL(0.397 ns) = 5.385 ns; Loc. = LAB_X55_Y40; Fanout = 1; COMB Node = 'Cache:inst5\|lpm_mux4:inst18\|lpm_mux:lpm_mux_component\|mux_dpc:auto_generated\|l1_w8_n0_mux_dataout~22'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { Cache:inst5|lpm_mux4:inst18|lpm_mux:lpm_mux_component|mux_dpc:auto_generated|l1_w8_n0_mux_dataout~6 Cache:inst5|lpm_mux4:inst18|lpm_mux:lpm_mux_component|mux_dpc:auto_generated|l1_w8_n0_mux_dataout~22 } "NODE_NAME" } } { "db/mux_dpc.tdf" "" { Text "D:/SIFO/db/mux_dpc.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.063 ns) + CELL(0.055 ns) 6.503 ns Cache:inst5\|lpm_bustri0:inst19\|lpm_bustri:lpm_bustri_component\|dout\[8\]~40 8 COMB LAB_X50_Y44 3 " "Info: 8: + IC(1.063 ns) + CELL(0.055 ns) = 6.503 ns; Loc. = LAB_X50_Y44; Fanout = 3; COMB Node = 'Cache:inst5\|lpm_bustri0:inst19\|lpm_bustri:lpm_bustri_component\|dout\[8\]~40'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { Cache:inst5|lpm_mux4:inst18|lpm_mux:lpm_mux_component|mux_dpc:auto_generated|l1_w8_n0_mux_dataout~22 Cache:inst5|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|dout[8]~40 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/altera/quartus/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.655 ns) + CELL(0.374 ns) 7.532 ns Cache:inst5\|lpm_bustri0:inst19\|lpm_bustri:lpm_bustri_component\|dout\[8\]~56 9 COMB LAB_X48_Y42 94 " "Info: 9: + IC(0.655 ns) + CELL(0.374 ns) = 7.532 ns; Loc. = LAB_X48_Y42; Fanout = 94; COMB Node = 'Cache:inst5\|lpm_bustri0:inst19\|lpm_bustri:lpm_bustri_component\|dout\[8\]~56'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.029 ns" { Cache:inst5|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|dout[8]~40 Cache:inst5|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|dout[8]~56 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/altera/quartus/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.777 ns) + CELL(0.162 ns) 8.471 ns Processor:inst3\|lpm_dff1:inst24\|lpm_ff:lpm_ff_component\|dffs\[8\] 10 REG LAB_X47_Y41 2 " "Info: 10: + IC(0.777 ns) + CELL(0.162 ns) = 8.471 ns; Loc. = LAB_X47_Y41; Fanout = 2; REG Node = 'Processor:inst3\|lpm_dff1:inst24\|lpm_ff:lpm_ff_component\|dffs\[8\]'" {  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.939 ns" { Cache:inst5|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|dout[8]~56 Processor:inst3|lpm_dff1:inst24|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.047 ns ( 24.16 % ) " "Info: Total cell delay = 2.047 ns ( 24.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.424 ns ( 75.84 % ) " "Info: Total interconnect delay = 6.424 ns ( 75.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.471 ns" { Cache:inst5|Line:inst|String:inst9|lpm_dff2:TAG_REG|lpm_ff:lpm_ff_component|dffs[10] Cache:inst5|Line:inst|Hit_Detection:inst10|inst5~6 Cache:inst5|Line:inst|Hit_Detection:inst10|inst5~4 Cache:inst5|Line:inst|Hit_Detection:inst10|inst5 Cache:inst5|lpm_mux4:inst18|lpm_mux:lpm_mux_component|mux_dpc:auto_generated|l1_w8_n0_mux_dataout~5 Cache:inst5|lpm_mux4:inst18|lpm_mux:lpm_mux_component|mux_dpc:auto_generated|l1_w8_n0_mux_dataout~6 Cache:inst5|lpm_mux4:inst18|lpm_mux:lpm_mux_component|mux_dpc:auto_generated|l1_w8_n0_mux_dataout~22 Cache:inst5|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|dout[8]~40 Cache:inst5|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|dout[8]~56 Processor:inst3|lpm_dff1:inst24|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_VERY_LARGE_HOLD_REQUIREMENTS_DETECTED" "31 18326 " "Info: 31 (of 18326) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers. Also, check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." {  } {  } 0 0 "%1!d! (of %2!d!) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers. Also, check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Info: Average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "30 X45_Y38 X55_Y49 " "Info: Peak interconnect usage is 30% of the available device resources in the region that extends from location X45_Y38 to location X55_Y49" {  } {  } 