<profile>

<section name = "Vivado HLS Report for 'mnist_nn_predict'" level="0">
<item name = "Date">Mon May 10 08:06:01 2021
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">mnist</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg400-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">10.00</item>
<item name = "Clock uncertainty (ns)">1.25</item>
<item name = "Estimated clock period (ns)">8.588</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">476633, 476633, 476633, 476633, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">452096, 452096, 7064, -, -, 64, no</column>
<column name=" + Loop 1.1">7056, 7056, 9, -, -, 784, no</column>
<column name="- Loop 2">1728, 1728, 27, -, -, 64, no</column>
<column name="- Loop 3">18688, 18688, 584, -, -, 32, no</column>
<column name=" + Loop 3.1">576, 576, 9, -, -, 64, no</column>
<column name="- Loop 4">864, 864, 27, -, -, 32, no</column>
<column name="- Loop 5">2960, 2960, 296, -, -, 10, no</column>
<column name=" + Loop 5.1">288, 288, 9, -, -, 32, no</column>
<column name="- Loop 6">270, 270, 27, -, -, 10, no</column>
<column name="- Loop 7">20, 20, 2, -, -, 10, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 253</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">0, 12, 1278, 2661</column>
<column name="Memory">137, -, 96, 10</column>
<column name="Multiplexer">-, -, -, 94</column>
<column name="Register">-, -, 908, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">48, 5, 2, 5</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="mnist_nn_predict_CRTL_BUS_s_axi_U">mnist_nn_predict_CRTL_BUS_s_axi, 0, 0, 36, 40</column>
<column name="mnist_nn_predict_fadd_32ns_32ns_32_4_full_dsp_1_U1">mnist_nn_predict_fadd_32ns_32ns_32_4_full_dsp_1, 0, 2, 227, 404</column>
<column name="mnist_nn_predict_fdiv_32ns_32ns_32_12_1_U3">mnist_nn_predict_fdiv_32ns_32ns_32_12_1, 0, 0, 563, 991</column>
<column name="mnist_nn_predict_fexp_32ns_32ns_32_8_full_dsp_1_U4">mnist_nn_predict_fexp_32ns_32ns_32_8_full_dsp_1, 0, 7, 324, 906</column>
<column name="mnist_nn_predict_fmul_32ns_32ns_32_3_max_dsp_1_U2">mnist_nn_predict_fmul_32ns_32ns_32_3_max_dsp_1, 0, 3, 128, 320</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="bias1_U">mnist_nn_predict_bias1, 1, 0, 0, 64, 32, 1, 2048</column>
<column name="bias2_U">mnist_nn_predict_bias2, 1, 0, 0, 32, 32, 1, 1024</column>
<column name="bias3_U">mnist_nn_predict_bias3, 0, 32, 5, 10, 32, 1, 320</column>
<column name="output1_U">mnist_nn_predict_output1, 1, 0, 0, 64, 32, 1, 2048</column>
<column name="output2_U">mnist_nn_predict_output2, 1, 0, 0, 32, 32, 1, 1024</column>
<column name="output3_U">mnist_nn_predict_output3, 0, 64, 5, 10, 32, 1, 320</column>
<column name="weight1_U">mnist_nn_predict_weight1, 128, 0, 0, 50176, 32, 1, 1605632</column>
<column name="weight2_U">mnist_nn_predict_weight2, 4, 0, 0, 2048, 32, 1, 65536</column>
<column name="weight3_U">mnist_nn_predict_weight3, 1, 0, 0, 320, 32, 1, 10240</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_1_fu_658_p2">+, 0, 0, 6, 6, 1</column>
<column name="i_2_fu_749_p2">+, 0, 0, 6, 4, 1</column>
<column name="i_fu_567_p2">+, 0, 0, 7, 7, 1</column>
<column name="j_3_fu_535_p2">+, 0, 0, 10, 10, 1</column>
<column name="j_4_fu_627_p2">+, 0, 0, 7, 7, 1</column>
<column name="j_5_fu_718_p2">+, 0, 0, 6, 6, 1</column>
<column name="k_4_fu_519_p2">+, 0, 0, 7, 7, 1</column>
<column name="k_5_fu_599_p2">+, 0, 0, 6, 6, 1</column>
<column name="k_6_fu_780_p2">+, 0, 0, 6, 4, 1</column>
<column name="k_7_fu_690_p2">+, 0, 0, 6, 4, 1</column>
<column name="next_mul_fu_507_p2">+, 0, 0, 16, 16, 10</column>
<column name="tmp_11_fu_642_p2">+, 0, 0, 13, 13, 13</column>
<column name="tmp_13_fu_733_p2">+, 0, 0, 10, 10, 10</column>
<column name="tmp_9_fu_550_p2">+, 0, 0, 16, 16, 16</column>
<column name="exitcond1_fu_774_p2">icmp, 0, 0, 2, 4, 4</column>
<column name="exitcond2_fu_712_p2">icmp, 0, 0, 3, 6, 7</column>
<column name="exitcond3_fu_684_p2">icmp, 0, 0, 2, 4, 4</column>
<column name="exitcond4_fu_621_p2">icmp, 0, 0, 4, 7, 8</column>
<column name="exitcond5_fu_593_p2">icmp, 0, 0, 3, 6, 7</column>
<column name="exitcond6_fu_529_p2">icmp, 0, 0, 5, 10, 9</column>
<column name="exitcond7_fu_513_p2">icmp, 0, 0, 4, 7, 8</column>
<column name="exitcond8_fu_652_p2">icmp, 0, 0, 3, 6, 7</column>
<column name="exitcond9_fu_743_p2">icmp, 0, 0, 2, 4, 4</column>
<column name="exitcond_fu_561_p2">icmp, 0, 0, 4, 7, 8</column>
<column name="tmp_12_neg_i1_fu_673_p2">xor, 0, 0, 33, 32, 33</column>
<column name="tmp_12_neg_i2_fu_763_p2">xor, 0, 0, 33, 32, 33</column>
<column name="tmp_12_neg_i_fu_582_p2">xor, 0, 0, 33, 32, 33</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">11, 133, 1, 133</column>
<column name="grp_fu_443_p0">4, 5, 32, 160</column>
<column name="grp_fu_443_p1">4, 6, 32, 192</column>
<column name="grp_fu_451_p0">3, 4, 32, 128</column>
<column name="grp_fu_451_p1">3, 4, 32, 128</column>
<column name="grp_fu_460_p1">3, 4, 32, 128</column>
<column name="i_i1_reg_421">3, 2, 4, 8</column>
<column name="i_i9_reg_376">3, 2, 6, 12</column>
<column name="i_i_reg_331">3, 2, 7, 14</column>
<column name="j_1_reg_353">3, 2, 7, 14</column>
<column name="j_2_reg_398">3, 2, 6, 12</column>
<column name="j_reg_320">3, 2, 10, 20</column>
<column name="k_1_reg_342">3, 2, 6, 12</column>
<column name="k_2_reg_387">3, 2, 4, 8</column>
<column name="k_3_reg_432">3, 2, 4, 8</column>
<column name="k_reg_285">3, 2, 7, 14</column>
<column name="output1_address0">4, 5, 6, 30</column>
<column name="output1_d0">3, 3, 32, 96</column>
<column name="output2_address0">4, 5, 5, 25</column>
<column name="output2_d0">3, 3, 32, 96</column>
<column name="output3_address0">4, 5, 4, 20</column>
<column name="output3_d0">3, 3, 32, 96</column>
<column name="output_r_WEN_A">3, 2, 4, 8</column>
<column name="phi_mul_reg_296">3, 2, 16, 32</column>
<column name="z1_reg_308">3, 2, 32, 64</column>
<column name="z2_reg_364">3, 2, 32, 64</column>
<column name="z3_reg_409">3, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">132, 0, 132, 0</column>
<column name="bias1_load_reg_843">32, 0, 32, 0</column>
<column name="bias2_load_reg_913">32, 0, 32, 0</column>
<column name="bias3_load_reg_983">32, 0, 32, 0</column>
<column name="i_1_reg_921">6, 0, 6, 0</column>
<column name="i_2_reg_991">4, 0, 4, 0</column>
<column name="i_i1_reg_421">4, 0, 4, 0</column>
<column name="i_i9_reg_376">6, 0, 6, 0</column>
<column name="i_i_reg_331">7, 0, 7, 0</column>
<column name="i_reg_851">7, 0, 7, 0</column>
<column name="input_load_reg_838">32, 0, 32, 0</column>
<column name="j_1_reg_353">7, 0, 7, 0</column>
<column name="j_2_reg_398">6, 0, 6, 0</column>
<column name="j_3_reg_813">10, 0, 10, 0</column>
<column name="j_4_reg_888">7, 0, 7, 0</column>
<column name="j_5_reg_958">6, 0, 6, 0</column>
<column name="j_reg_320">10, 0, 10, 0</column>
<column name="k_1_reg_342">6, 0, 6, 0</column>
<column name="k_2_reg_387">4, 0, 4, 0</column>
<column name="k_3_reg_432">4, 0, 4, 0</column>
<column name="k_4_reg_799">7, 0, 7, 0</column>
<column name="k_5_reg_869">6, 0, 6, 0</column>
<column name="k_6_reg_1014">4, 0, 4, 0</column>
<column name="k_7_reg_939">4, 0, 4, 0</column>
<column name="k_reg_285">7, 0, 7, 0</column>
<column name="next_mul_reg_791">16, 0, 16, 0</column>
<column name="output1_addr_2_reg_856">6, 0, 6, 0</column>
<column name="output2_addr_2_reg_926">5, 0, 5, 0</column>
<column name="output3_addr_2_reg_996">4, 0, 4, 0</column>
<column name="output3_load_1_reg_1001">32, 0, 32, 0</column>
<column name="phi_mul_reg_296">16, 0, 16, 0</column>
<column name="reg_465">32, 0, 32, 0</column>
<column name="reg_470">32, 0, 32, 0</column>
<column name="reg_478">32, 0, 32, 0</column>
<column name="reg_485">32, 0, 32, 0</column>
<column name="reg_490">32, 0, 32, 0</column>
<column name="reg_495">32, 0, 32, 0</column>
<column name="reg_502">32, 0, 32, 0</column>
<column name="tmp_12_cast_reg_880">6, 0, 13, 7</column>
<column name="tmp_15_cast_reg_950">4, 0, 10, 6</column>
<column name="tmp_1_reg_874">6, 0, 64, 58</column>
<column name="tmp_3_reg_1019">4, 0, 64, 60</column>
<column name="tmp_8_reg_944">4, 0, 64, 60</column>
<column name="tmp_reg_804">7, 0, 64, 57</column>
<column name="weight1_load_reg_833">32, 0, 32, 0</column>
<column name="weight2_load_reg_908">32, 0, 32, 0</column>
<column name="weight3_load_reg_978">32, 0, 32, 0</column>
<column name="z1_reg_308">32, 0, 32, 0</column>
<column name="z2_reg_364">32, 0, 32, 0</column>
<column name="z3_reg_409">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_CRTL_BUS_AWVALID">in, 1, s_axi, CRTL_BUS, return void</column>
<column name="s_axi_CRTL_BUS_AWREADY">out, 1, s_axi, CRTL_BUS, return void</column>
<column name="s_axi_CRTL_BUS_AWADDR">in, 4, s_axi, CRTL_BUS, return void</column>
<column name="s_axi_CRTL_BUS_WVALID">in, 1, s_axi, CRTL_BUS, return void</column>
<column name="s_axi_CRTL_BUS_WREADY">out, 1, s_axi, CRTL_BUS, return void</column>
<column name="s_axi_CRTL_BUS_WDATA">in, 32, s_axi, CRTL_BUS, return void</column>
<column name="s_axi_CRTL_BUS_WSTRB">in, 4, s_axi, CRTL_BUS, return void</column>
<column name="s_axi_CRTL_BUS_ARVALID">in, 1, s_axi, CRTL_BUS, return void</column>
<column name="s_axi_CRTL_BUS_ARREADY">out, 1, s_axi, CRTL_BUS, return void</column>
<column name="s_axi_CRTL_BUS_ARADDR">in, 4, s_axi, CRTL_BUS, return void</column>
<column name="s_axi_CRTL_BUS_RVALID">out, 1, s_axi, CRTL_BUS, return void</column>
<column name="s_axi_CRTL_BUS_RREADY">in, 1, s_axi, CRTL_BUS, return void</column>
<column name="s_axi_CRTL_BUS_RDATA">out, 32, s_axi, CRTL_BUS, return void</column>
<column name="s_axi_CRTL_BUS_RRESP">out, 2, s_axi, CRTL_BUS, return void</column>
<column name="s_axi_CRTL_BUS_BVALID">out, 1, s_axi, CRTL_BUS, return void</column>
<column name="s_axi_CRTL_BUS_BREADY">in, 1, s_axi, CRTL_BUS, return void</column>
<column name="s_axi_CRTL_BUS_BRESP">out, 2, s_axi, CRTL_BUS, return void</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, mnist_nn_predict, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, mnist_nn_predict, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, mnist_nn_predict, return value</column>
<column name="input_r_Addr_A">out, 32, bram, input_r, array</column>
<column name="input_r_EN_A">out, 1, bram, input_r, array</column>
<column name="input_r_WEN_A">out, 4, bram, input_r, array</column>
<column name="input_r_Din_A">out, 32, bram, input_r, array</column>
<column name="input_r_Dout_A">in, 32, bram, input_r, array</column>
<column name="input_r_Clk_A">out, 1, bram, input_r, array</column>
<column name="input_r_Rst_A">out, 1, bram, input_r, array</column>
<column name="output_r_Addr_A">out, 32, bram, output_r, array</column>
<column name="output_r_EN_A">out, 1, bram, output_r, array</column>
<column name="output_r_WEN_A">out, 4, bram, output_r, array</column>
<column name="output_r_Din_A">out, 32, bram, output_r, array</column>
<column name="output_r_Dout_A">in, 32, bram, output_r, array</column>
<column name="output_r_Clk_A">out, 1, bram, output_r, array</column>
<column name="output_r_Rst_A">out, 1, bram, output_r, array</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">8.59</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'z1', mnist/src/hls_mnist.cpp:73">fadd, 8.59, 8.59, -, -, -, -, -, -, -, -, -, -, -</column>
</table>
</item>
</section>
</profile>
