{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1672413495844 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1672413495844 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 30 18:18:15 2022 " "Processing started: Fri Dec 30 18:18:15 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1672413495844 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672413495844 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu32 -c alu32 " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu32 -c alu32" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672413495844 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1672413496094 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1672413496094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3x2_64.v 1 1 " "Found 1 design units, including 1 entities, in source file mux3x2_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux3x2_64 " "Found entity 1: mux3x2_64" {  } { { "mux3x2_64.v" "" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/mux3x2_64.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672413504035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672413504035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3x2_32.v 1 1 " "Found 1 design units, including 1 entities, in source file mux3x2_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux3x2_32 " "Found entity 1: mux3x2_32" {  } { { "mux3x2_32.v" "" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/mux3x2_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672413504036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672413504036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1_32.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2x1_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x1_32 " "Found entity 1: mux2x1_32" {  } { { "mux2x1_32.v" "" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/mux2x1_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672413504037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672413504037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "mux2x1.v" "" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/mux2x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672413504037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672413504037 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "mult32.v(29) " "Verilog HDL Module Instantiation warning at mult32.v(29): ignored dangling comma in List of Port Connections" {  } { { "mult32.v" "" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/mult32.v" 29 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1672413504038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult32.v 1 1 " "Found 1 design units, including 1 entities, in source file mult32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult32 " "Found entity 1: mult32" {  } { { "mult32.v" "" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/mult32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672413504039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672413504039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672413504039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672413504039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.v" "" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672413504040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672413504040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3x8.v 1 1 " "Found 1 design units, including 1 entities, in source file mux3x8.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux3x8 " "Found entity 1: mux3x8" {  } { { "mux3x8.v" "" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/mux3x8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672413504040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672413504040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu32.v 1 1 " "Found 1 design units, including 1 entities, in source file alu32.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu32 " "Found entity 1: alu32" {  } { { "alu32.v" "" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/alu32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672413504041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672413504041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add32.v 1 1 " "Found 1 design units, including 1 entities, in source file add32.v" { { "Info" "ISGN_ENTITY_NAME" "1 add32 " "Found entity 1: add32" {  } { { "add32.v" "" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/add32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672413504042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672413504042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.v" "" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672413504042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672413504042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub32.v 1 1 " "Found 1 design units, including 1 entities, in source file sub32.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub32 " "Found entity 1: sub32" {  } { { "sub32.v" "" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/sub32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672413504043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672413504043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor32.v 1 1 " "Found 1 design units, including 1 entities, in source file xor32.v" { { "Info" "ISGN_ENTITY_NAME" "1 xor32 " "Found entity 1: xor32" {  } { { "xor32.v" "" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/xor32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672413504044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672413504044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and32.v 1 1 " "Found 1 design units, including 1 entities, in source file and32.v" { { "Info" "ISGN_ENTITY_NAME" "1 and32 " "Found entity 1: and32" {  } { { "and32.v" "" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/and32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672413504044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672413504044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or32.v 1 1 " "Found 1 design units, including 1 entities, in source file or32.v" { { "Info" "ISGN_ENTITY_NAME" "1 or32 " "Found entity 1: or32" {  } { { "or32.v" "" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/or32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672413504045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672413504045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nor32.v 1 1 " "Found 1 design units, including 1 entities, in source file nor32.v" { { "Info" "ISGN_ENTITY_NAME" "1 nor32 " "Found entity 1: nor32" {  } { { "nor32.v" "" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/nor32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672413504045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672413504045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slt32.v 1 1 " "Found 1 design units, including 1 entities, in source file slt32.v" { { "Info" "ISGN_ENTITY_NAME" "1 slt32 " "Found entity 1: slt32" {  } { { "slt32.v" "" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/slt32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672413504046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672413504046 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu32 " "Elaborating entity \"alu32\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1672413504342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add32 add32:add0 " "Elaborating entity \"add32\" for hierarchy \"add32:add0\"" {  } { { "alu32.v" "add0" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/alu32.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672413504398 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "cout add32.v(6) " "Output port \"cout\" at add32.v(6) has no driver" {  } { { "add32.v" "" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/add32.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1672413504465 "|alu32|add32:add0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder add32:add0\|full_adder:fa1 " "Elaborating entity \"full_adder\" for hierarchy \"add32:add0\|full_adder:fa1\"" {  } { { "add32.v" "fa1" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/add32.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672413504467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub32 sub32:sub0 " "Elaborating entity \"sub32\" for hierarchy \"sub32:sub0\"" {  } { { "alu32.v" "sub0" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/alu32.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672413504507 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ccout sub32.v(6) " "Output port \"ccout\" at sub32.v(6) has no driver" {  } { { "sub32.v" "" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/sub32.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1672413504545 "|alu32|sub32:sub0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult32 mult32:mult0 " "Elaborating entity \"mult32\" for hierarchy \"mult32:mult0\"" {  } { { "alu32.v" "mult0" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/alu32.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672413504601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control mult32:mult0\|control:c0 " "Elaborating entity \"control\" for hierarchy \"mult32:mult0\|control:c0\"" {  } { { "mult32.v" "c0" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/mult32.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672413504877 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control.v(79) " "Verilog HDL Case Statement warning at control.v(79): incomplete case statement has no default case item" {  } { { "control.v" "" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/control.v" 79 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1672413504880 "|alu32|mult32:mult0|control:c0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "control.v(79) " "Verilog HDL Case Statement information at control.v(79): all case item expressions in this case statement are onehot" {  } { { "control.v" "" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/control.v" 79 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1672413504881 "|alu32|mult32:mult0|control:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath mult32:mult0\|datapath:dp0 " "Elaborating entity \"datapath\" for hierarchy \"mult32:mult0\|datapath:dp0\"" {  } { { "mult32.v" "dp0" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/mult32.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672413504893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor32 xor32:xor0 " "Elaborating entity \"xor32\" for hierarchy \"xor32:xor0\"" {  } { { "alu32.v" "xor0" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/alu32.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672413504938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and32 and32:and00 " "Elaborating entity \"and32\" for hierarchy \"and32:and00\"" {  } { { "alu32.v" "and00" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/alu32.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672413505000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or32 or32:or0 " "Elaborating entity \"or32\" for hierarchy \"or32:or0\"" {  } { { "alu32.v" "or0" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/alu32.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672413505034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slt32 slt32:slt0 " "Elaborating entity \"slt32\" for hierarchy \"slt32:slt0\"" {  } { { "alu32.v" "slt0" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/alu32.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672413505094 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 slt32.v(11) " "Verilog HDL warning at slt32.v(11): actual bit length 32 differs from formal bit length 1" {  } { { "slt32.v" "" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/slt32.v" 11 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1672413505136 "|alu32|slt32:slt0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out\[31..1\] slt32.v(4) " "Output port \"out\[31..1\]\" at slt32.v(4) has no driver" {  } { { "slt32.v" "" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/slt32.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1672413505136 "|alu32|slt32:slt0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nor32 nor32:nor0 " "Elaborating entity \"nor32\" for hierarchy \"nor32:nor0\"" {  } { { "alu32.v" "nor0" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/alu32.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672413505185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3x8 mux3x8:mux_0 " "Elaborating entity \"mux3x8\" for hierarchy \"mux3x8:mux_0\"" {  } { { "alu32.v" "mux_0" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/alu32.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672413505199 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 fa1 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"fa1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "add32.v" "fa1" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/add32.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1672413505358 "|alu32|add32:add0|full_adder:fa1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 4 add_1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"add_1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sub32.v" "add_1" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/sub32.v" 47 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1672413505358 "|alu32|sub32:sub0|add32:add_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 fa1 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"fa1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "add32.v" "fa1" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/add32.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1672413505360 "|alu32|add32:add0|full_adder:fa1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 add_10 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"add_10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "sub32.v" "add_10" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/sub32.v" 46 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1672413505360 "|alu32|sub32:sub0|add32:add_10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 4 add_10 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"add_10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sub32.v" "add_10" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/sub32.v" 46 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1672413505360 "|alu32|sub32:sub0|add32:add_10"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[31\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[31\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[31\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1672413505361 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[30\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[30\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[30\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1672413505361 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[29\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[29\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[29\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1672413505361 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[28\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[28\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[28\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1672413505361 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[27\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[27\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[27\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1672413505361 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[26\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[26\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[26\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1672413505361 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[25\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[25\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[25\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1672413505361 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[24\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[24\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[24\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1672413505361 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[23\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[23\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[23\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1672413505361 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[22\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[22\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[22\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1672413505361 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[21\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[21\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[21\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1672413505361 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[20\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[20\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[20\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1672413505361 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[19\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[19\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[19\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1672413505361 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[18\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[18\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[18\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1672413505361 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[17\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[17\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[17\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1672413505361 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[16\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[16\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[16\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1672413505361 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[15\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[15\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[15\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1672413505361 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[14\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[14\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[14\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1672413505361 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[13\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[13\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[13\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1672413505361 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[12\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[12\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[12\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1672413505361 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[11\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[11\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[11\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1672413505361 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[10\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[10\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[10\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1672413505361 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[9\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[9\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[9\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1672413505361 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[8\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[8\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[8\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1672413505361 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[7\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[7\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[7\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1672413505361 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[6\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[6\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[6\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1672413505361 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[5\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[5\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[5\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1672413505361 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[4\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[4\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[4\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1672413505361 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[3\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[3\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[3\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1672413505361 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[2\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[2\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[2\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1672413505361 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[1\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[1\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[1\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1672413505361 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1672413505361 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[31\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[31\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[31\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1672413505364 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[30\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[30\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[30\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1672413505364 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[29\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[29\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[29\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1672413505364 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[28\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[28\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[28\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1672413505364 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[27\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[27\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[27\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1672413505364 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[26\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[26\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[26\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1672413505364 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[25\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[25\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[25\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1672413505364 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[24\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[24\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[24\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1672413505364 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[23\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[23\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[23\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1672413505364 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[22\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[22\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[22\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1672413505364 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[21\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[21\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[21\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1672413505364 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[20\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[20\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[20\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1672413505364 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[19\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[19\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[19\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1672413505364 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[18\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[18\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[18\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1672413505364 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[17\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[17\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[17\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1672413505364 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[16\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[16\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[16\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1672413505364 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[15\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[15\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[15\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1672413505364 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[14\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[14\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[14\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1672413505364 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[13\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[13\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[13\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1672413505364 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[12\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[12\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[12\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1672413505364 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[11\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[11\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[11\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1672413505364 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[10\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[10\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[10\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1672413505364 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[9\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[9\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[9\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1672413505364 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[8\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[8\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[8\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1672413505364 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[7\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[7\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[7\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1672413505364 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[6\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[6\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[6\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1672413505364 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[5\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[5\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[5\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1672413505364 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[4\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[4\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[4\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1672413505364 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[3\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[3\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[3\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1672413505364 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[2\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[2\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[2\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1672413505364 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slt32:slt0\|sub32:sub_1\|cout\[1\] " "Net \"slt32:slt0\|sub32:sub_1\|cout\[1\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[1\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1672413505364 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1672413505364 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 fa1 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"fa1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "add32.v" "fa1" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/add32.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1672413505371 "|alu32|add32:add0|full_adder:fa1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 fa1 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"fa1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "add32.v" "fa1" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/add32.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1672413505374 "|alu32|add32:add0|full_adder:fa1"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sub32:sub0\|cout\[31\] " "Net \"sub32:sub0\|cout\[31\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[31\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1672413505376 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sub32:sub0\|cout\[30\] " "Net \"sub32:sub0\|cout\[30\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[30\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1672413505376 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sub32:sub0\|cout\[29\] " "Net \"sub32:sub0\|cout\[29\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[29\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1672413505376 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sub32:sub0\|cout\[28\] " "Net \"sub32:sub0\|cout\[28\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[28\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1672413505376 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sub32:sub0\|cout\[27\] " "Net \"sub32:sub0\|cout\[27\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[27\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1672413505376 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sub32:sub0\|cout\[26\] " "Net \"sub32:sub0\|cout\[26\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[26\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1672413505376 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sub32:sub0\|cout\[25\] " "Net \"sub32:sub0\|cout\[25\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[25\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1672413505376 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sub32:sub0\|cout\[24\] " "Net \"sub32:sub0\|cout\[24\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[24\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1672413505376 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sub32:sub0\|cout\[23\] " "Net \"sub32:sub0\|cout\[23\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[23\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1672413505376 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sub32:sub0\|cout\[22\] " "Net \"sub32:sub0\|cout\[22\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[22\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1672413505376 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sub32:sub0\|cout\[21\] " "Net \"sub32:sub0\|cout\[21\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[21\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1672413505376 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sub32:sub0\|cout\[20\] " "Net \"sub32:sub0\|cout\[20\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[20\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1672413505376 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sub32:sub0\|cout\[19\] " "Net \"sub32:sub0\|cout\[19\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[19\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1672413505376 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sub32:sub0\|cout\[18\] " "Net \"sub32:sub0\|cout\[18\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[18\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1672413505376 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sub32:sub0\|cout\[17\] " "Net \"sub32:sub0\|cout\[17\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[17\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1672413505376 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sub32:sub0\|cout\[16\] " "Net \"sub32:sub0\|cout\[16\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[16\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1672413505376 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sub32:sub0\|cout\[15\] " "Net \"sub32:sub0\|cout\[15\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[15\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1672413505376 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sub32:sub0\|cout\[14\] " "Net \"sub32:sub0\|cout\[14\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[14\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1672413505376 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sub32:sub0\|cout\[13\] " "Net \"sub32:sub0\|cout\[13\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[13\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1672413505376 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sub32:sub0\|cout\[12\] " "Net \"sub32:sub0\|cout\[12\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[12\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1672413505376 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sub32:sub0\|cout\[11\] " "Net \"sub32:sub0\|cout\[11\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[11\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1672413505376 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sub32:sub0\|cout\[10\] " "Net \"sub32:sub0\|cout\[10\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[10\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1672413505376 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sub32:sub0\|cout\[9\] " "Net \"sub32:sub0\|cout\[9\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[9\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1672413505376 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sub32:sub0\|cout\[8\] " "Net \"sub32:sub0\|cout\[8\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[8\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1672413505376 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sub32:sub0\|cout\[7\] " "Net \"sub32:sub0\|cout\[7\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[7\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1672413505376 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sub32:sub0\|cout\[6\] " "Net \"sub32:sub0\|cout\[6\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[6\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1672413505376 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sub32:sub0\|cout\[5\] " "Net \"sub32:sub0\|cout\[5\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[5\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1672413505376 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sub32:sub0\|cout\[4\] " "Net \"sub32:sub0\|cout\[4\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[4\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1672413505376 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sub32:sub0\|cout\[3\] " "Net \"sub32:sub0\|cout\[3\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[3\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1672413505376 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sub32:sub0\|cout\[2\] " "Net \"sub32:sub0\|cout\[2\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[2\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1672413505376 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sub32:sub0\|cout\[1\] " "Net \"sub32:sub0\|cout\[1\]\" is missing source, defaulting to GND" {  } { { "sub32.v" "cout\[1\]" { Text "/home/eren/OneDrive_e.cakar2019@gtu.edu.tr/CSE Homeworks/cse331/hw3/correct previous hw/alu/sub32.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1672413505376 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1672413505376 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1672413508030 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1672413508681 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1672413509488 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1672413510344 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672413510344 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "381 " "Implemented 381 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "69 " "Implemented 69 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1672413512182 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1672413512182 ""} { "Info" "ICUT_CUT_TM_LCELLS" "280 " "Implemented 280 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1672413512182 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1672413512182 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 111 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 111 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "493 " "Peak virtual memory: 493 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1672413512199 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 30 18:18:32 2022 " "Processing ended: Fri Dec 30 18:18:32 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1672413512199 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1672413512199 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1672413512199 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1672413512199 ""}
