#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Nov 14 10:37:35 2019
# Process ID: 14736
# Current directory: C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.runs/synth_1
# Command line: vivado.exe -log ddrtovga_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ddrtovga_top.tcl
# Log file: C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.runs/synth_1/ddrtovga_top.vds
# Journal file: C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source ddrtovga_top.tcl -notrace
Command: synth_design -top ddrtovga_top -part xc7k325tffg900-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15256 
WARNING: [Synth 8-2507] parameter declaration becomes local in data_convert with formal parameter declaration list [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/data_convert.v:47]
WARNING: [Synth 8-2507] parameter declaration becomes local in data_convert with formal parameter declaration list [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/data_convert.v:48]
WARNING: [Synth 8-2507] parameter declaration becomes local in data_convert with formal parameter declaration list [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/data_convert.v:49]
WARNING: [Synth 8-2507] parameter declaration becomes local in data_convert with formal parameter declaration list [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/data_convert.v:50]
WARNING: [Synth 8-2507] parameter declaration becomes local in data_convert with formal parameter declaration list [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/data_convert.v:51]
WARNING: [Synth 8-2507] parameter declaration becomes local in data_convert with formal parameter declaration list [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/data_convert.v:53]
WARNING: [Synth 8-2507] parameter declaration becomes local in data_convert with formal parameter declaration list [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/data_convert.v:54]
WARNING: [Synth 8-2507] parameter declaration becomes local in data_convert with formal parameter declaration list [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/data_convert.v:55]
WARNING: [Synth 8-2507] parameter declaration becomes local in data_convert with formal parameter declaration list [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/data_convert.v:56]
WARNING: [Synth 8-2507] parameter declaration becomes local in data_convert with formal parameter declaration list [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/data_convert.v:57]
WARNING: [Synth 8-2507] parameter declaration becomes local in sd_read_photo with formal parameter declaration list [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/imports/new/sd_read_photo.v:18]
WARNING: [Synth 8-2507] parameter declaration becomes local in sd_read_photo with formal parameter declaration list [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/imports/new/sd_read_photo.v:21]
WARNING: [Synth 8-2507] parameter declaration becomes local in sd_read_photo with formal parameter declaration list [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/imports/new/sd_read_photo.v:26]
WARNING: [Synth 8-2507] parameter declaration becomes local in sd_read_photo with formal parameter declaration list [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/imports/new/sd_read_photo.v:27]
WARNING: [Synth 8-2507] parameter declaration becomes local in sd_read_photo with formal parameter declaration list [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/imports/new/sd_read_photo.v:28]
WARNING: [Synth 8-2507] parameter declaration becomes local in sd_read_photo with formal parameter declaration list [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/imports/new/sd_read_photo.v:36]
WARNING: [Synth 8-2507] parameter declaration becomes local in uart_tx with formal parameter declaration list [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/uart_tx.v:47]
WARNING: [Synth 8-2507] parameter declaration becomes local in uart_tx with formal parameter declaration list [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/uart_tx.v:48]
WARNING: [Synth 8-2507] parameter declaration becomes local in uart_tx with formal parameter declaration list [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/uart_tx.v:49]
WARNING: [Synth 8-2507] parameter declaration becomes local in uart_tx with formal parameter declaration list [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/uart_tx.v:50]
WARNING: [Synth 8-2507] parameter declaration becomes local in uart_tx with formal parameter declaration list [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/uart_tx.v:51]
WARNING: [Synth 8-2507] parameter declaration becomes local in ddrtovga_top with formal parameter declaration list [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/ddrtovga_top.v:181]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 511.559 ; gain = 108.191
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ddrtovga_top' [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/ddrtovga_top.v:24]
	Parameter RESOLUTION bound to: 1024 - type: integer 
	Parameter NUM bound to: 2'b01 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/ddrtovga_top.v:148]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/ddrtovga_top.v:149]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/ddrtovga_top.v:150]
INFO: [Synth 8-6157] synthesizing module 'BUFGP' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:757]
INFO: [Synth 8-6155] done synthesizing module 'BUFGP' (1#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:757]
INFO: [Synth 8-6157] synthesizing module 'clk_convert' [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.runs/synth_1/.Xil/Vivado-14736-DESKTOP-NM2AVR9/realtime/clk_convert_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_convert' (2#1) [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.runs/synth_1/.Xil/Vivado-14736-DESKTOP-NM2AVR9/realtime/clk_convert_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'vga_disp' [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/vga_disp.v:23]
	Parameter H_SYNC bound to: 13'b0000000101100 
	Parameter H_BACK bound to: 13'b0000010010100 
	Parameter H_DISP bound to: 13'b0011110000000 
	Parameter H_FRONT bound to: 13'b0000001011000 
	Parameter H_TOTAL bound to: 13'b0100010011000 
	Parameter V_SYNC bound to: 13'b0000000000101 
	Parameter V_BACK bound to: 13'b0000000100100 
	Parameter V_DISP bound to: 13'b0010000111000 
	Parameter V_FRONT bound to: 13'b0000000000100 
	Parameter V_TOTAL bound to: 13'b0010001100101 
	Parameter RED_R bound to: 5'b11111 
	Parameter RED_G bound to: 6'b000000 
	Parameter RED_B bound to: 5'b00000 
	Parameter GREEN_R bound to: 5'b00000 
	Parameter GREEN_G bound to: 6'b111111 
	Parameter GREEN_B bound to: 5'b00000 
	Parameter BLUE_R bound to: 5'b00000 
	Parameter BLUE_G bound to: 6'b000000 
	Parameter BLUE_B bound to: 5'b11111 
	Parameter WHITE_R bound to: 5'b11111 
	Parameter WHITE_G bound to: 6'b111111 
	Parameter WHITE_B bound to: 5'b11111 
INFO: [Synth 8-6155] done synthesizing module 'vga_disp' (3#1) [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/vga_disp.v:23]
INFO: [Synth 8-6157] synthesizing module 'top_sd_photo' [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/imports/new/top_sd_photo.v:2]
	Parameter RESOLUTION bound to: 1024 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/imports/new/top_sd_photo.v:28]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/imports/new/top_sd_photo.v:29]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/imports/new/top_sd_photo.v:111]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/imports/new/top_sd_photo.v:120]
INFO: [Synth 8-6157] synthesizing module 'sd_read_photo' [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/imports/new/sd_read_photo.v:3]
	Parameter RESOLUTION bound to: 1024 - type: integer 
	Parameter PHOTO_BASE_ADDR bound to: 8192 - type: integer 
	Parameter PHOTO_SECCTION_ADDR0 bound to: 24832 - type: integer 
	Parameter PHOTO_SECCTION_ADDR1 bound to: 9472 - type: integer 
	Parameter PHOTO_SECCTION_ADDR2 bound to: 10496 - type: integer 
	Parameter PHOTO_SECCTION_ADDR3 bound to: 11520 - type: integer 
	Parameter RD_SECTION_NUM bound to: 8192 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/imports/new/sd_read_photo.v:39]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/imports/new/sd_read_photo.v:40]
WARNING: [Synth 8-6014] Unused sequential element enable_reg was removed.  [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/imports/new/sd_read_photo.v:54]
INFO: [Synth 8-6155] done synthesizing module 'sd_read_photo' (4#1) [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/imports/new/sd_read_photo.v:3]
INFO: [Synth 8-6157] synthesizing module 'sd_ctrl_top' [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/imports/new/sd_ctrl_top.v:2]
INFO: [Synth 8-6157] synthesizing module 'sd_init' [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/imports/new/sd_init.v:3]
	Parameter CMD0 bound to: 48'b010000000000000000000000000000000000000010010101 
	Parameter CMD8 bound to: 48'b010010000000000000000000000000011010101010000111 
	Parameter CMD55 bound to: 48'b011101110000000000000000000000000000000011111111 
	Parameter ACMD41 bound to: 48'b011010010100000000000000000000000000000011111111 
	Parameter DIV_FREQ bound to: 200 - type: integer 
	Parameter POWER_ON_NUM bound to: 5000 - type: integer 
	Parameter OVER_TIME_NUM bound to: 25000 - type: integer 
	Parameter st_idle bound to: 7'b0000001 
	Parameter st_send_cmd0 bound to: 7'b0000010 
	Parameter st_wait_cmd0 bound to: 7'b0000100 
	Parameter st_send_cmd8 bound to: 7'b0001000 
	Parameter st_send_cmd55 bound to: 7'b0010000 
	Parameter st_send_acmd41 bound to: 7'b0100000 
	Parameter st_init_done bound to: 7'b1000000 
INFO: [Synth 8-6155] done synthesizing module 'sd_init' (5#1) [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/imports/new/sd_init.v:3]
INFO: [Synth 8-6157] synthesizing module 'sd_write' [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/imports/new/sd_write.v:3]
	Parameter HEAD_BYTE bound to: 8'b11111110 
WARNING: [Synth 8-6014] Unused sequential element res_data_reg was removed.  [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/imports/new/sd_write.v:65]
INFO: [Synth 8-6155] done synthesizing module 'sd_write' (6#1) [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/imports/new/sd_write.v:3]
INFO: [Synth 8-6157] synthesizing module 'sd_read' [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/imports/new/sd_read.v:2]
WARNING: [Synth 8-6014] Unused sequential element res_data_reg was removed.  [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/imports/new/sd_read.v:64]
INFO: [Synth 8-6155] done synthesizing module 'sd_read' (7#1) [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/imports/new/sd_read.v:2]
INFO: [Synth 8-6155] done synthesizing module 'sd_ctrl_top' (8#1) [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/imports/new/sd_ctrl_top.v:2]
INFO: [Synth 8-6155] done synthesizing module 'top_sd_photo' (9#1) [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/imports/new/top_sd_photo.v:2]
INFO: [Synth 8-6157] synthesizing module 'sd_fifo' [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.runs/synth_1/.Xil/Vivado-14736-DESKTOP-NM2AVR9/realtime/sd_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'sd_fifo' (10#1) [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.runs/synth_1/.Xil/Vivado-14736-DESKTOP-NM2AVR9/realtime/sd_fifo_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ddr3_controller' [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/ddr3_controller.v:23]
	Parameter MEM_DATA_BITS bound to: 256 - type: integer 
	Parameter ADDR_BITS bound to: 29 - type: integer 
	Parameter RESOLUTION bound to: 1024 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/ddr3_controller.v:65]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/ddr3_controller.v:66]
INFO: [Synth 8-6157] synthesizing module 'ddr3_sig_generator' [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/imports/modelsim/ddr3_sig_generator.v:4]
	Parameter MEM_DATA_BITS bound to: 256 - type: integer 
	Parameter ADDR_BITS bound to: 29 - type: integer 
	Parameter RESOLUTION bound to: 1024 - type: integer 
	Parameter IDEL bound to: 4'b0000 
	Parameter READ bound to: 4'b0001 
	Parameter READ_WAIT bound to: 4'b0010 
	Parameter READ_END bound to: 4'b0011 
	Parameter WRITE bound to: 4'b0100 
	Parameter WRITE_END bound to: 4'b0101 
	Parameter READ_FULL bound to: 4'b0110 
	Parameter READ_FULL_INIT bound to: 4'b0111 
	Parameter READ_FULL_END bound to: 4'b1000 
WARNING: [Synth 8-6014] Unused sequential element rd_burst_addr_full_reg was removed.  [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/imports/modelsim/ddr3_sig_generator.v:328]
INFO: [Synth 8-6155] done synthesizing module 'ddr3_sig_generator' (11#1) [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/imports/modelsim/ddr3_sig_generator.v:4]
INFO: [Synth 8-6157] synthesizing module 'req_generator' [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/req_generator.v:23]
	Parameter MEM_DATA_BITS bound to: 256 - type: integer 
	Parameter ADDR_BITS bound to: 29 - type: integer 
	Parameter RESOLUTION bound to: 1024 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'req_generator' (12#1) [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/req_generator.v:23]
INFO: [Synth 8-6157] synthesizing module 'DDR3_CONTROL' [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.runs/synth_1/.Xil/Vivado-14736-DESKTOP-NM2AVR9/realtime/DDR3_CONTROL_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'DDR3_CONTROL' (13#1) [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.runs/synth_1/.Xil/Vivado-14736-DESKTOP-NM2AVR9/realtime/DDR3_CONTROL_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ddr3_controller' (14#1) [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/ddr3_controller.v:23]
INFO: [Synth 8-6157] synthesizing module 'fifo_series' [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/fifo_series.v:23]
INFO: [Synth 8-6157] synthesizing module 'ddr_fifo_small' [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.runs/synth_1/.Xil/Vivado-14736-DESKTOP-NM2AVR9/realtime/ddr_fifo_small_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ddr_fifo_small' (15#1) [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.runs/synth_1/.Xil/Vivado-14736-DESKTOP-NM2AVR9/realtime/ddr_fifo_small_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ddr_fifo_big' [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.runs/synth_1/.Xil/Vivado-14736-DESKTOP-NM2AVR9/realtime/ddr_fifo_big_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ddr_fifo_big' (16#1) [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.runs/synth_1/.Xil/Vivado-14736-DESKTOP-NM2AVR9/realtime/ddr_fifo_big_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_series' (17#1) [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/fifo_series.v:23]
INFO: [Synth 8-6157] synthesizing module 'fifo_256to16_series' [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/fifo_256to16_series.v:23]
	Parameter IDLE bound to: 3'b000 
	Parameter READ bound to: 3'b001 
	Parameter WAIT0 bound to: 3'b010 
	Parameter SHIFT bound to: 3'b011 
	Parameter WAIT1 bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'fifo_256_ddr' [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.runs/synth_1/.Xil/Vivado-14736-DESKTOP-NM2AVR9/realtime/fifo_256_ddr_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_256_ddr' (18#1) [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.runs/synth_1/.Xil/Vivado-14736-DESKTOP-NM2AVR9/realtime/fifo_256_ddr_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'fifo_16_out' [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.runs/synth_1/.Xil/Vivado-14736-DESKTOP-NM2AVR9/realtime/fifo_16_out_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_16_out' (19#1) [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.runs/synth_1/.Xil/Vivado-14736-DESKTOP-NM2AVR9/realtime/fifo_16_out_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_256to16_series' (20#1) [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/fifo_256to16_series.v:23]
WARNING: [Synth 8-350] instance 'fifo_data_full' of module 'fifo_256to16_series' requires 11 connections, but only 10 given [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/ddrtovga_top.v:380]
INFO: [Synth 8-6157] synthesizing module 'data_convert' [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/data_convert.v:23]
	Parameter X_START_ADDR bound to: 448 - type: integer 
	Parameter Y_START_ADDR bound to: 28 - type: integer 
	Parameter RESOLUTION bound to: 1024 - type: integer 
	Parameter SUB bound to: 2 - type: integer 
	Parameter NUM bound to: 16 - type: integer 
	Parameter H_SYNC bound to: 13'b0000000101100 
	Parameter H_BACK bound to: 13'b0000010010100 
	Parameter H_DISP bound to: 13'b0011110000000 
	Parameter H_FRONT bound to: 13'b0000001011000 
	Parameter H_TOTAL bound to: 13'b0100010011000 
	Parameter V_SYNC bound to: 13'b0000000000101 
	Parameter V_BACK bound to: 13'b0000000100100 
	Parameter V_DISP bound to: 13'b0010000111000 
	Parameter V_FRONT bound to: 13'b0000000000100 
	Parameter V_TOTAL bound to: 13'b0010001100101 
INFO: [Synth 8-6155] done synthesizing module 'data_convert' (21#1) [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/data_convert.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart_top' [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/uart_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart_data_convert' [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/uart_data_convert.v:23]
	Parameter CLKS_PER_BIT bound to: 87 - type: integer 
	Parameter NUM bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_data_convert' (22#1) [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/uart_data_convert.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/uart_tx.v:35]
	Parameter CLKS_PER_BIT bound to: 87 - type: integer 
	Parameter s_IDLE bound to: 3'b000 
	Parameter s_TX_START_BIT bound to: 3'b001 
	Parameter s_TX_DATA_BITS bound to: 3'b010 
	Parameter s_TX_STOP_BIT bound to: 3'b011 
	Parameter s_CLEANUP bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (23#1) [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/uart_tx.v:35]
INFO: [Synth 8-6155] done synthesizing module 'uart_top' (24#1) [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/uart_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'fmc_data_compare' [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/fmc_data_compare.v:23]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/fmc_data_compare.v:31]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/fmc_data_compare.v:33]
INFO: [Synth 8-6155] done synthesizing module 'fmc_data_compare' (25#1) [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/fmc_data_compare.v:23]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_fmc_fifo'. This will prevent further optimization [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/ddrtovga_top.v:455]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'fifo_data_full'. This will prevent further optimization [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/ddrtovga_top.v:380]
WARNING: [Synth 8-6014] Unused sequential element fmc_vsync_r_reg was removed.  [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/ddrtovga_top.v:445]
WARNING: [Synth 8-6014] Unused sequential element frm_cnt_r_reg was removed.  [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/ddrtovga_top.v:446]
WARNING: [Synth 8-3848] Net ddr_fifo_full_b_dout in module/entity ddrtovga_top does not have driver. [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/ddrtovga_top.v:129]
INFO: [Synth 8-6155] done synthesizing module 'ddrtovga_top' (26#1) [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/ddrtovga_top.v:24]
WARNING: [Synth 8-3331] design req_generator has unconnected port rd_burst_finish
WARNING: [Synth 8-3331] design ddr3_sig_generator has unconnected port app_rd_data_end
WARNING: [Synth 8-3331] design ddr3_sig_generator has unconnected port ui_clk_sync_rst
WARNING: [Synth 8-3331] design vga_disp has unconnected port data_valid
WARNING: [Synth 8-3331] design ddrtovga_top has unconnected port fmc_vsync
WARNING: [Synth 8-3331] design ddrtovga_top has unconnected port frm_cnt
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 561.504 ; gain = 158.137
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_fifo_full_dout[255] to constant 0 [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/ddrtovga_top.v:426]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_fifo_full_dout[254] to constant 0 [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/ddrtovga_top.v:426]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_fifo_full_dout[253] to constant 0 [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/ddrtovga_top.v:426]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_fifo_full_dout[252] to constant 0 [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/ddrtovga_top.v:426]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_fifo_full_dout[251] to constant 0 [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/ddrtovga_top.v:426]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_fifo_full_dout[250] to constant 0 [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/ddrtovga_top.v:426]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_fifo_full_dout[249] to constant 0 [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/ddrtovga_top.v:426]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_fifo_full_dout[248] to constant 0 [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/ddrtovga_top.v:426]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_fifo_full_dout[247] to constant 0 [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/ddrtovga_top.v:426]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_fifo_full_dout[246] to constant 0 [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/ddrtovga_top.v:426]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_fifo_full_dout[245] to constant 0 [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/ddrtovga_top.v:426]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_fifo_full_dout[244] to constant 0 [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/ddrtovga_top.v:426]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_fifo_full_dout[243] to constant 0 [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/ddrtovga_top.v:426]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_fifo_full_dout[242] to constant 0 [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/ddrtovga_top.v:426]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_fifo_full_dout[241] to constant 0 [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/ddrtovga_top.v:426]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_fifo_full_dout[240] to constant 0 [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/ddrtovga_top.v:426]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_fifo_full_dout[239] to constant 0 [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/ddrtovga_top.v:426]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_fifo_full_dout[238] to constant 0 [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/ddrtovga_top.v:426]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_fifo_full_dout[237] to constant 0 [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/ddrtovga_top.v:426]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_fifo_full_dout[236] to constant 0 [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/ddrtovga_top.v:426]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_fifo_full_dout[235] to constant 0 [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/ddrtovga_top.v:426]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_fifo_full_dout[234] to constant 0 [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/ddrtovga_top.v:426]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_fifo_full_dout[233] to constant 0 [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/ddrtovga_top.v:426]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_fifo_full_dout[232] to constant 0 [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/ddrtovga_top.v:426]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_fifo_full_dout[231] to constant 0 [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/ddrtovga_top.v:426]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_fifo_full_dout[230] to constant 0 [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/ddrtovga_top.v:426]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_fifo_full_dout[229] to constant 0 [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/ddrtovga_top.v:426]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_fifo_full_dout[228] to constant 0 [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/ddrtovga_top.v:426]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_fifo_full_dout[227] to constant 0 [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/ddrtovga_top.v:426]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_fifo_full_dout[226] to constant 0 [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/ddrtovga_top.v:426]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_fifo_full_dout[225] to constant 0 [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/ddrtovga_top.v:426]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_fifo_full_dout[224] to constant 0 [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/ddrtovga_top.v:426]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_fifo_full_dout[223] to constant 0 [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/ddrtovga_top.v:426]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_fifo_full_dout[222] to constant 0 [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/ddrtovga_top.v:426]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_fifo_full_dout[221] to constant 0 [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/ddrtovga_top.v:426]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_fifo_full_dout[220] to constant 0 [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/ddrtovga_top.v:426]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_fifo_full_dout[219] to constant 0 [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/ddrtovga_top.v:426]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_fifo_full_dout[218] to constant 0 [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/ddrtovga_top.v:426]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_fifo_full_dout[217] to constant 0 [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/ddrtovga_top.v:426]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_fifo_full_dout[216] to constant 0 [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/ddrtovga_top.v:426]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_fifo_full_dout[215] to constant 0 [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/ddrtovga_top.v:426]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_fifo_full_dout[214] to constant 0 [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/ddrtovga_top.v:426]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_fifo_full_dout[213] to constant 0 [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/ddrtovga_top.v:426]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_fifo_full_dout[212] to constant 0 [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/ddrtovga_top.v:426]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_fifo_full_dout[211] to constant 0 [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/ddrtovga_top.v:426]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_fifo_full_dout[210] to constant 0 [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/ddrtovga_top.v:426]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_fifo_full_dout[209] to constant 0 [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/ddrtovga_top.v:426]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_fifo_full_dout[208] to constant 0 [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/ddrtovga_top.v:426]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_fifo_full_dout[207] to constant 0 [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/ddrtovga_top.v:426]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_fifo_full_dout[206] to constant 0 [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/ddrtovga_top.v:426]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_fifo_full_dout[205] to constant 0 [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/ddrtovga_top.v:426]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_fifo_full_dout[204] to constant 0 [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/ddrtovga_top.v:426]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_fifo_full_dout[203] to constant 0 [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/ddrtovga_top.v:426]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_fifo_full_dout[202] to constant 0 [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/ddrtovga_top.v:426]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_fifo_full_dout[201] to constant 0 [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/ddrtovga_top.v:426]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_fifo_full_dout[200] to constant 0 [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/ddrtovga_top.v:426]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_fifo_full_dout[199] to constant 0 [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/ddrtovga_top.v:426]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_fifo_full_dout[198] to constant 0 [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/ddrtovga_top.v:426]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_fifo_full_dout[197] to constant 0 [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/ddrtovga_top.v:426]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_fifo_full_dout[196] to constant 0 [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/ddrtovga_top.v:426]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_fifo_full_dout[195] to constant 0 [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/ddrtovga_top.v:426]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_fifo_full_dout[194] to constant 0 [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/ddrtovga_top.v:426]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_fifo_full_dout[193] to constant 0 [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/ddrtovga_top.v:426]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_fifo_full_dout[192] to constant 0 [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/ddrtovga_top.v:426]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_fifo_full_dout[191] to constant 0 [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/ddrtovga_top.v:426]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_fifo_full_dout[190] to constant 0 [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/ddrtovga_top.v:426]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_fifo_full_dout[189] to constant 0 [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/ddrtovga_top.v:426]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_fifo_full_dout[188] to constant 0 [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/ddrtovga_top.v:426]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_fifo_full_dout[187] to constant 0 [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/ddrtovga_top.v:426]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_fifo_full_dout[186] to constant 0 [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/ddrtovga_top.v:426]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_fifo_full_dout[185] to constant 0 [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/ddrtovga_top.v:426]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_fifo_full_dout[184] to constant 0 [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/ddrtovga_top.v:426]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_fifo_full_dout[183] to constant 0 [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/ddrtovga_top.v:426]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_fifo_full_dout[182] to constant 0 [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/ddrtovga_top.v:426]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_fifo_full_dout[181] to constant 0 [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/ddrtovga_top.v:426]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_fifo_full_dout[180] to constant 0 [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/ddrtovga_top.v:426]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_fifo_full_dout[179] to constant 0 [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/ddrtovga_top.v:426]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_fifo_full_dout[178] to constant 0 [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/ddrtovga_top.v:426]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_fifo_full_dout[177] to constant 0 [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/ddrtovga_top.v:426]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_fifo_full_dout[176] to constant 0 [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/ddrtovga_top.v:426]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_fifo_full_dout[175] to constant 0 [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/ddrtovga_top.v:426]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_fifo_full_dout[174] to constant 0 [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/ddrtovga_top.v:426]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_fifo_full_dout[173] to constant 0 [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/ddrtovga_top.v:426]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_fifo_full_dout[172] to constant 0 [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/ddrtovga_top.v:426]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_fifo_full_dout[171] to constant 0 [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/ddrtovga_top.v:426]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_fifo_full_dout[170] to constant 0 [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/ddrtovga_top.v:426]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_fifo_full_dout[169] to constant 0 [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/ddrtovga_top.v:426]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_fifo_full_dout[168] to constant 0 [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/ddrtovga_top.v:426]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_fifo_full_dout[167] to constant 0 [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/ddrtovga_top.v:426]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_fifo_full_dout[166] to constant 0 [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/ddrtovga_top.v:426]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_fifo_full_dout[165] to constant 0 [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/ddrtovga_top.v:426]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_fifo_full_dout[164] to constant 0 [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/ddrtovga_top.v:426]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_fifo_full_dout[163] to constant 0 [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/ddrtovga_top.v:426]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_fifo_full_dout[162] to constant 0 [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/ddrtovga_top.v:426]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_fifo_full_dout[161] to constant 0 [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/ddrtovga_top.v:426]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_fifo_full_dout[160] to constant 0 [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/ddrtovga_top.v:426]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_fifo_full_dout[159] to constant 0 [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/ddrtovga_top.v:426]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_fifo_full_dout[158] to constant 0 [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/ddrtovga_top.v:426]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_fifo_full_dout[157] to constant 0 [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/ddrtovga_top.v:426]
WARNING: [Synth 8-3295] tying undriven pin uart:ddr_fifo_full_dout[156] to constant 0 [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/new/ddrtovga_top.v:426]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 561.504 ; gain = 158.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 561.504 ; gain = 158.137
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/ip/clk_convert/clk_convert/clk_convert_in_context.xdc] for cell 'clk_generate'
Finished Parsing XDC File [c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/ip/clk_convert/clk_convert/clk_convert_in_context.xdc] for cell 'clk_generate'
Parsing XDC File [c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc] for cell 'ddr3_top/u_DDR3_CONTROL'
Finished Parsing XDC File [c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc] for cell 'ddr3_top/u_DDR3_CONTROL'
Parsing XDC File [c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/ip/sd_fifo/sd_fifo/sd_fifo_in_context.xdc] for cell 'write_fifo'
Finished Parsing XDC File [c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/ip/sd_fifo/sd_fifo/sd_fifo_in_context.xdc] for cell 'write_fifo'
Parsing XDC File [c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/ip/ddr_fifo_big/ddr_fifo_big/ddr_fifo_big_in_context.xdc] for cell 'fifo_data_sample/read_fifo_2'
Finished Parsing XDC File [c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/ip/ddr_fifo_big/ddr_fifo_big/ddr_fifo_big_in_context.xdc] for cell 'fifo_data_sample/read_fifo_2'
Parsing XDC File [c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/ip/ddr_fifo_small/ddr_fifo_small/sd_fifo_in_context.xdc] for cell 'fifo_data_sample/read_fifo_1'
Finished Parsing XDC File [c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/ip/ddr_fifo_small/ddr_fifo_small/sd_fifo_in_context.xdc] for cell 'fifo_data_sample/read_fifo_1'
Parsing XDC File [c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/ip/fifo_256_ddr/fifo_256_ddr/fifo_256_ddr_in_context.xdc] for cell 'fifo_data_full/read_fifo_1'
Finished Parsing XDC File [c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/ip/fifo_256_ddr/fifo_256_ddr/fifo_256_ddr_in_context.xdc] for cell 'fifo_data_full/read_fifo_1'
Parsing XDC File [c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/ip/fifo_16_out/fifo_16_out/fifo_16_out_in_context.xdc] for cell 'fifo_data_full/read_fifo_2'
Finished Parsing XDC File [c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/ip/fifo_16_out/fifo_16_out/fifo_16_out_in_context.xdc] for cell 'fifo_data_full/read_fifo_2'
Parsing XDC File [c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/ip/fifo_16_out/fifo_16_out/fifo_16_out_in_context.xdc] for cell 'u_fmc_fifo'
Finished Parsing XDC File [c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/sources_1/ip/fifo_16_out/fifo_16_out/fifo_16_out_in_context.xdc] for cell 'u_fmc_fifo'
Parsing XDC File [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/constrs_1/new/ddrtovga.xdc]
Finished Parsing XDC File [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/constrs_1/new/ddrtovga.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/constrs_1/new/ddrtovga.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ddrtovga_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ddrtovga_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.runs/synth_1/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 984.070 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 984.070 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  BUFGP => BUFGP (BUFG, IBUF): 1 instances

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 984.070 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 984.070 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'write_fifo' at clock pin 'rd_clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'fifo_data_full/read_fifo_1' at clock pin 'rd_clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'fifo_data_full/read_fifo_2' at clock pin 'wr_clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'fifo_data_sample/read_fifo_1' at clock pin 'rd_clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'fifo_data_sample/read_fifo_2' at clock pin 'rd_clk' is different from the actual clock period '6.734', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 984.070 ; gain = 580.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 984.070 ; gain = 580.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[14]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[14]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 33).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 35).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 36).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 37).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 38).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 39).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 40).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 41).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 42).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 43).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 44).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 45).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 46).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 47).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 48).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 49).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 50).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 51).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 52).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[2]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 53).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[2]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 54).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[3]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 55).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[3]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 56).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 57).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 58).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 59).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 60).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 61).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 62).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 63).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 64).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 65).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 66).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 67).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 68).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 69).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 70).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[16]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 71).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[16]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 72).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[17]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 73).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[17]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 74).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[18]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 75).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[18]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 76).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[19]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 77).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[19]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 78).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 79).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 80).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[20]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 81).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[20]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 82).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[21]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 83).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[21]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 84).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[22]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 85).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[22]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 86).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[23]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 87).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[23]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 88).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[24]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 89).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[24]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 90).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[25]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 91).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[25]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 92).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[26]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 93).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[26]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 94).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[27]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 95).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[27]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 96).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[28]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 97).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[28]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 98).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[29]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 99).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[29]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 100).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 101).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 102).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[30]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 103).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[30]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 104).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[31]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 105).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[31]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 106).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 107).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 108).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 109).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 110).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 111).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 112).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 113).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 114).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 115).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 116).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 117).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 118).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 119).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 120).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 121).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 122).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 123).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 124).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[2]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 125).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[2]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 126).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[3]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 127).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[3]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 128).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 129).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 130).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 131).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 132).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[2]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 133).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[2]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 134).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[3]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 135).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[3]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 136).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 137).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 138).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 139).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 140).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 141).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 142).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 143).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 144).
Applied set_property IO_BUFFER_TYPE = NONE for clk_ori_n. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 145).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_ori_n. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 146).
Applied set_property IO_BUFFER_TYPE = NONE for clk_ori_p. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 147).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_ori_p. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 148).
Applied set_property IO_BUFFER_TYPE = NONE for rst_n. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 149).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rst_n. (constraint file  c:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.srcs/DDR3_CONTROL/ip/DDR3_CONTROL/DDR3_CONTROL/DDR3_CONTROL_in_context.xdc, line 150).
Applied set_property DONT_TOUCH = true for clk_generate. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_top/u_DDR3_CONTROL. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for write_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fifo_data_sample/read_fifo_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fifo_data_sample/read_fifo_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fifo_data_full/read_fifo_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fifo_data_full/read_fifo_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_fmc_fifo. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 984.070 ; gain = 580.703
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "counter_v" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'rd_flow_cnt_reg' in module 'sd_read_photo'
INFO: [Synth 8-5544] ROM "rd_start_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_sec_addr0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_sec_addr0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'sd_init'
INFO: [Synth 8-5546] ROM "div_clk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "res_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "over_time_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "over_time_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sd_init_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "res_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "wr_ctrl_cnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "wr_ctrl_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr_ctrl_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "wr_busy" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wr_data_t" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wr_req" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "detect_done_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "detect_done_flag" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "res_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rx_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "rx_data_cnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sd_mosi" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_busy" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_data_flag" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "in00" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'ddr3_sig_generator'
INFO: [Synth 8-5546] ROM "app_en_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "app_cmd" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "app_ref_req" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_burst_addr_tem_full" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_burst_addr_tem" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_burst_addr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "burst_addr_time_counter" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_reg' in module 'fifo_256to16_series'
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'r_SM_Main_reg' in module 'uart_tx'
INFO: [Synth 8-5544] ROM "r_Clock_Count" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_SM_Main" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_SM_Main" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_SM_Main" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clk_sd" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-6159] Found Keep on FSM register 'rd_flow_cnt_reg' in module 'sd_read_photo', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE0 |                               01 |                               01
                 iSTATE1 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                 st_idle |                         00000001 |                         00000001
            st_send_cmd0 |                         00000010 |                         00000010
            st_wait_cmd0 |                         00000100 |                         00000100
            st_send_cmd8 |                         00001000 |                         00001000
           st_send_cmd55 |                         00010000 |                         00010000
          st_send_acmd41 |                         00100000 |                         00100000
            st_init_done |                         01000000 |                         01000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cur_state_reg' in module 'sd_init'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDEL |                        000000010 |                             0000
                    READ |                        000100000 |                             0001
               READ_WAIT |                        000010000 |                             0010
                READ_END |                        000000001 |                             0011
          READ_FULL_INIT |                        001000000 |                             0111
               READ_FULL |                        010000000 |                             0110
           READ_FULL_END |                        100000000 |                             1000
                   WRITE |                        000000100 |                             0100
               WRITE_END |                        000001000 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'ddr3_sig_generator'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                    READ |                              001 |                              001
                   WAIT0 |                              010 |                              010
                   WAIT1 |                              011 |                              100
                   SHIFT |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_state_reg' using encoding 'sequential' in module 'fifo_256to16_series'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_IDLE |                              000 |                              000
          s_TX_START_BIT |                              001 |                              001
          s_TX_DATA_BITS |                              010 |                              010
           s_TX_STOP_BIT |                              011 |                              011
               s_CLEANUP |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_SM_Main_reg' using encoding 'sequential' in module 'uart_tx'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 984.070 ; gain = 580.703
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     29 Bit       Adders := 1     
	   2 Input     26 Bit       Adders := 1     
	   2 Input     22 Bit       Adders := 3     
	   2 Input     21 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 6     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 13    
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 6     
	               48 Bit    Registers := 3     
	               32 Bit    Registers := 3     
	               29 Bit    Registers := 4     
	               26 Bit    Registers := 1     
	               22 Bit    Registers := 3     
	               21 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 7     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 60    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 8     
	   5 Input    256 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 2     
	   9 Input     29 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 3     
	   2 Input     21 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 4     
	   4 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 4     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
	  20 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   5 Input      8 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 12    
	   8 Input      6 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 8     
	   8 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 8     
	  10 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 100   
	   4 Input      1 Bit        Muxes := 14    
	   8 Input      1 Bit        Muxes := 18    
	   3 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ddrtovga_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module vga_disp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module sd_read_photo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     26 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 4     
	   4 Input     17 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module sd_init 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 4     
+---Registers : 
	               48 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 5     
	   8 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	   8 Input      1 Bit        Muxes := 7     
Module sd_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               48 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   8 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 25    
	   8 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
Module sd_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               48 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 21    
	   4 Input      1 Bit        Muxes := 9     
Module sd_ctrl_top 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 7     
Module top_sd_photo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ddr3_sig_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     29 Bit       Adders := 1     
	   2 Input     22 Bit       Adders := 3     
	   2 Input     21 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	               29 Bit    Registers := 4     
	               22 Bit    Registers := 3     
	               21 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 2     
	   2 Input     29 Bit        Muxes := 2     
	   9 Input     29 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 3     
	   2 Input     21 Bit        Muxes := 2     
	  20 Input      9 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 5     
Module req_generator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module fifo_series 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module fifo_256to16_series 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input    256 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 3     
Module data_convert 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 3     
+---Registers : 
	              256 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
Module uart_data_convert 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   5 Input      3 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 8     
Module fmc_data_compare 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "counter_v" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_sd_init/res_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_sd_write/res_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "u_sd_write/wr_ctrl_cnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "u_sd_write/wr_req" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "u_sd_read/rx_data_cnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "u_sd_read/res_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_sd_init/div_clk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_sd_init/over_time_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_sd_write/detect_done_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_sd_write/wr_ctrl_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_sd_read/rx_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "in00" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ddr3_FSM/app_en_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "clk_sd" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-3331] design vga_disp has unconnected port data_valid
WARNING: [Synth 8-3331] design ddrtovga_top has unconnected port fmc_vsync
WARNING: [Synth 8-3331] design ddrtovga_top has unconnected port frm_cnt
INFO: [Synth 8-3886] merging instance 'uart/convert/reg_a_reg[7]' (FDCE) to 'uart/convert/reg_a_reg[6]'
INFO: [Synth 8-3886] merging instance 'uart/convert/reg_b_reg[7]' (FDCE) to 'uart/convert/reg_b_reg[6]'
INFO: [Synth 8-3886] merging instance 'uart/convert/reg_a_reg[6]' (FDCE) to 'uart/convert/reg_a_reg[5]'
INFO: [Synth 8-3886] merging instance 'uart/convert/reg_b_reg[6]' (FDCE) to 'uart/convert/reg_b_reg[5]'
INFO: [Synth 8-3886] merging instance 'uart/convert/reg_a_reg[5]' (FDCE) to 'uart/convert/reg_a_reg[4]'
INFO: [Synth 8-3886] merging instance 'uart/convert/reg_b_reg[5]' (FDCE) to 'uart/convert/reg_b_reg[4]'
INFO: [Synth 8-3886] merging instance 'uart/convert/reg_a_reg[4]' (FDCE) to 'uart/convert/reg_a_reg[3]'
INFO: [Synth 8-3886] merging instance 'uart/convert/reg_b_reg[4]' (FDCE) to 'uart/convert/reg_b_reg[3]'
INFO: [Synth 8-3886] merging instance 'uart/convert/reg_a_reg[3]' (FDCE) to 'uart/convert/reg_a_reg[2]'
INFO: [Synth 8-3886] merging instance 'uart/convert/reg_b_reg[3]' (FDCE) to 'uart/convert/reg_b_reg[2]'
INFO: [Synth 8-3886] merging instance 'uart/convert/reg_a_reg[2]' (FDCE) to 'uart/convert/reg_a_reg[1]'
INFO: [Synth 8-3886] merging instance 'uart/convert/reg_b_reg[2]' (FDCE) to 'uart/convert/reg_b_reg[1]'
INFO: [Synth 8-3886] merging instance 'uart/convert/reg_a_reg[1]' (FDCE) to 'uart/convert/reg_a_reg[0]'
INFO: [Synth 8-3886] merging instance 'uart/convert/reg_b_reg[1]' (FDCE) to 'uart/convert/reg_b_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uart/\convert/reg_a_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uart/\convert/reg_b_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uart/\uart_test/r_Clock_Count_reg[7] )
INFO: [Synth 8-3886] merging instance 'ddr3_top/ddr3_FSM/rd_burst_addr_reg[0]' (FDCE) to 'ddr3_top/ddr3_FSM/rd_burst_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'ddr3_top/ddr3_FSM/rd_burst_addr_reg[1]' (FDCE) to 'ddr3_top/ddr3_FSM/rd_burst_addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'ddr3_top/ddr3_FSM/rd_burst_addr_reg[2]' (FDCE) to 'ddr3_top/ddr3_FSM/rd_burst_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'ddr3_top/ddr3_FSM/rd_burst_addr_reg[3]' (FDCE) to 'ddr3_top/ddr3_FSM/rd_burst_addr_reg[4]'
INFO: [Synth 8-3886] merging instance 'ddr3_top/ddr3_FSM/rd_burst_addr_reg[4]' (FDCE) to 'ddr3_top/ddr3_FSM/rd_burst_addr_reg[5]'
INFO: [Synth 8-3886] merging instance 'ddr3_top/ddr3_FSM/rd_burst_addr_reg[5]' (FDCE) to 'ddr3_top/ddr3_FSM/rd_burst_addr_reg[6]'
INFO: [Synth 8-3886] merging instance 'ddr3_top/ddr3_FSM/rd_burst_addr_reg[6]' (FDCE) to 'ddr3_top/ddr3_FSM/rd_burst_addr_reg[7]'
INFO: [Synth 8-3886] merging instance 'ddr3_top/ddr3_FSM/rd_burst_addr_reg[7]' (FDCE) to 'ddr3_top/ddr3_FSM/rd_burst_addr_reg[8]'
INFO: [Synth 8-3886] merging instance 'ddr3_top/ddr3_FSM/rd_burst_addr_reg[8]' (FDCE) to 'ddr3_top/ddr3_FSM/rd_burst_addr_reg[9]'
INFO: [Synth 8-3886] merging instance 'ddr3_top/ddr3_FSM/rd_burst_addr_reg[9]' (FDCE) to 'ddr3_top/ddr3_FSM/rd_burst_addr_reg[10]'
INFO: [Synth 8-3886] merging instance 'ddr3_top/ddr3_FSM/rd_burst_addr_reg[10]' (FDCE) to 'ddr3_top/ddr3_FSM/rd_burst_addr_reg[11]'
INFO: [Synth 8-3886] merging instance 'ddr3_top/ddr3_FSM/rd_burst_addr_reg[11]' (FDCE) to 'ddr3_top/ddr3_FSM/rd_burst_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'ddr3_top/ddr3_FSM/rd_burst_addr_reg[12]' (FDCE) to 'ddr3_top/ddr3_FSM/rd_burst_addr_reg[13]'
INFO: [Synth 8-3886] merging instance 'ddr3_top/ddr3_FSM/rd_burst_addr_reg[13]' (FDCE) to 'ddr3_top/ddr3_FSM/rd_burst_addr_reg[14]'
INFO: [Synth 8-3886] merging instance 'ddr3_top/ddr3_FSM/rd_burst_addr_reg[14]' (FDCE) to 'ddr3_top/ddr3_FSM/rd_burst_addr_reg[15]'
INFO: [Synth 8-3886] merging instance 'ddr3_top/ddr3_FSM/rd_burst_addr_reg[15]' (FDCE) to 'ddr3_top/ddr3_FSM/rd_burst_addr_reg[16]'
INFO: [Synth 8-3886] merging instance 'ddr3_top/ddr3_FSM/rd_burst_addr_reg[16]' (FDCE) to 'ddr3_top/ddr3_FSM/rd_burst_addr_reg[17]'
INFO: [Synth 8-3886] merging instance 'ddr3_top/ddr3_FSM/rd_burst_addr_reg[17]' (FDCE) to 'ddr3_top/ddr3_FSM/rd_burst_addr_reg[18]'
INFO: [Synth 8-3886] merging instance 'ddr3_top/ddr3_FSM/rd_burst_addr_reg[18]' (FDCE) to 'ddr3_top/ddr3_FSM/rd_burst_addr_reg[20]'
INFO: [Synth 8-3886] merging instance 'ddr3_top/ddr3_FSM/rd_burst_addr_reg[20]' (FDCE) to 'ddr3_top/ddr3_FSM/rd_burst_addr_reg[21]'
INFO: [Synth 8-3886] merging instance 'ddr3_top/ddr3_FSM/rd_burst_addr_reg[21]' (FDCE) to 'ddr3_top/ddr3_FSM/rd_burst_addr_reg[22]'
INFO: [Synth 8-3886] merging instance 'ddr3_top/ddr3_FSM/rd_burst_addr_reg[22]' (FDCE) to 'ddr3_top/ddr3_FSM/rd_burst_addr_reg[23]'
INFO: [Synth 8-3886] merging instance 'ddr3_top/ddr3_FSM/rd_burst_addr_reg[23]' (FDCE) to 'ddr3_top/ddr3_FSM/rd_burst_addr_reg[24]'
INFO: [Synth 8-3886] merging instance 'ddr3_top/ddr3_FSM/rd_burst_addr_reg[24]' (FDCE) to 'ddr3_top/ddr3_FSM/rd_burst_addr_reg[25]'
INFO: [Synth 8-3886] merging instance 'ddr3_top/ddr3_FSM/rd_burst_addr_reg[25]' (FDCE) to 'ddr3_top/ddr3_FSM/rd_burst_addr_reg[26]'
INFO: [Synth 8-3886] merging instance 'ddr3_top/ddr3_FSM/rd_burst_addr_reg[26]' (FDCE) to 'ddr3_top/ddr3_FSM/rd_burst_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'ddr3_top/ddr3_FSM/rd_burst_addr_reg[27]' (FDCE) to 'ddr3_top/ddr3_FSM/rd_burst_addr_reg[28]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr3_top/\ddr3_FSM/rd_burst_addr_reg[28] )
INFO: [Synth 8-3886] merging instance 'sd_read/u_sd_ctrl_top/u_sd_write/cmd_wr_reg[47]' (FDCE) to 'sd_read/u_sd_ctrl_top/u_sd_write/cmd_wr_reg[45]'
INFO: [Synth 8-3886] merging instance 'sd_read/u_sd_ctrl_top/u_sd_write/cmd_wr_reg[46]' (FDCE) to 'sd_read/u_sd_ctrl_top/u_sd_write/cmd_wr_reg[44]'
INFO: [Synth 8-3886] merging instance 'sd_read/u_sd_ctrl_top/u_sd_write/cmd_wr_reg[45]' (FDCE) to 'sd_read/u_sd_ctrl_top/u_sd_write/cmd_wr_reg[42]'
INFO: [Synth 8-3886] merging instance 'sd_read/u_sd_ctrl_top/u_sd_write/cmd_wr_reg[44]' (FDCE) to 'sd_read/u_sd_ctrl_top/u_sd_write/cmd_wr_reg[43]'
INFO: [Synth 8-3886] merging instance 'sd_read/u_sd_ctrl_top/u_sd_write/cmd_wr_reg[43]' (FDCE) to 'sd_read/u_sd_ctrl_top/u_sd_write/cmd_wr_reg[7]'
INFO: [Synth 8-3886] merging instance 'sd_read/u_sd_ctrl_top/u_sd_write/cmd_wr_reg[42]' (FDCE) to 'sd_read/u_sd_ctrl_top/u_sd_write/cmd_wr_reg[41]'
INFO: [Synth 8-3886] merging instance 'sd_read/u_sd_ctrl_top/u_sd_write/cmd_wr_reg[41]' (FDCE) to 'sd_read/u_sd_ctrl_top/u_sd_write/cmd_wr_reg[40]'
INFO: [Synth 8-3886] merging instance 'sd_read/u_sd_ctrl_top/u_sd_write/cmd_wr_reg[40]' (FDCE) to 'sd_read/u_sd_ctrl_top/u_sd_write/cmd_wr_reg[39]'
INFO: [Synth 8-3886] merging instance 'sd_read/u_sd_ctrl_top/u_sd_write/cmd_wr_reg[39]' (FDCE) to 'sd_read/u_sd_ctrl_top/u_sd_write/cmd_wr_reg[38]'
INFO: [Synth 8-3886] merging instance 'sd_read/u_sd_ctrl_top/u_sd_write/cmd_wr_reg[38]' (FDCE) to 'sd_read/u_sd_ctrl_top/u_sd_write/cmd_wr_reg[37]'
INFO: [Synth 8-3886] merging instance 'sd_read/u_sd_ctrl_top/u_sd_write/cmd_wr_reg[37]' (FDCE) to 'sd_read/u_sd_ctrl_top/u_sd_write/cmd_wr_reg[36]'
INFO: [Synth 8-3886] merging instance 'sd_read/u_sd_ctrl_top/u_sd_write/cmd_wr_reg[36]' (FDCE) to 'sd_read/u_sd_ctrl_top/u_sd_write/cmd_wr_reg[35]'
INFO: [Synth 8-3886] merging instance 'sd_read/u_sd_ctrl_top/u_sd_write/cmd_wr_reg[35]' (FDCE) to 'sd_read/u_sd_ctrl_top/u_sd_write/cmd_wr_reg[34]'
INFO: [Synth 8-3886] merging instance 'sd_read/u_sd_ctrl_top/u_sd_write/cmd_wr_reg[34]' (FDCE) to 'sd_read/u_sd_ctrl_top/u_sd_write/cmd_wr_reg[33]'
INFO: [Synth 8-3886] merging instance 'sd_read/u_sd_ctrl_top/u_sd_write/cmd_wr_reg[33]' (FDCE) to 'sd_read/u_sd_ctrl_top/u_sd_write/cmd_wr_reg[32]'
INFO: [Synth 8-3886] merging instance 'sd_read/u_sd_ctrl_top/u_sd_write/cmd_wr_reg[32]' (FDCE) to 'sd_read/u_sd_ctrl_top/u_sd_write/cmd_wr_reg[31]'
INFO: [Synth 8-3886] merging instance 'sd_read/u_sd_ctrl_top/u_sd_write/cmd_wr_reg[31]' (FDCE) to 'sd_read/u_sd_ctrl_top/u_sd_write/cmd_wr_reg[30]'
INFO: [Synth 8-3886] merging instance 'sd_read/u_sd_ctrl_top/u_sd_write/cmd_wr_reg[30]' (FDCE) to 'sd_read/u_sd_ctrl_top/u_sd_write/cmd_wr_reg[29]'
INFO: [Synth 8-3886] merging instance 'sd_read/u_sd_ctrl_top/u_sd_write/cmd_wr_reg[29]' (FDCE) to 'sd_read/u_sd_ctrl_top/u_sd_write/cmd_wr_reg[28]'
INFO: [Synth 8-3886] merging instance 'sd_read/u_sd_ctrl_top/u_sd_write/cmd_wr_reg[28]' (FDCE) to 'sd_read/u_sd_ctrl_top/u_sd_write/cmd_wr_reg[27]'
INFO: [Synth 8-3886] merging instance 'sd_read/u_sd_ctrl_top/u_sd_write/cmd_wr_reg[27]' (FDCE) to 'sd_read/u_sd_ctrl_top/u_sd_write/cmd_wr_reg[26]'
INFO: [Synth 8-3886] merging instance 'sd_read/u_sd_ctrl_top/u_sd_write/cmd_wr_reg[26]' (FDCE) to 'sd_read/u_sd_ctrl_top/u_sd_write/cmd_wr_reg[25]'
INFO: [Synth 8-3886] merging instance 'sd_read/u_sd_ctrl_top/u_sd_write/cmd_wr_reg[25]' (FDCE) to 'sd_read/u_sd_ctrl_top/u_sd_write/cmd_wr_reg[24]'
INFO: [Synth 8-3886] merging instance 'sd_read/u_sd_ctrl_top/u_sd_write/cmd_wr_reg[24]' (FDCE) to 'sd_read/u_sd_ctrl_top/u_sd_write/cmd_wr_reg[23]'
INFO: [Synth 8-3886] merging instance 'sd_read/u_sd_ctrl_top/u_sd_write/cmd_wr_reg[23]' (FDCE) to 'sd_read/u_sd_ctrl_top/u_sd_write/cmd_wr_reg[22]'
INFO: [Synth 8-3886] merging instance 'sd_read/u_sd_ctrl_top/u_sd_write/cmd_wr_reg[22]' (FDCE) to 'sd_read/u_sd_ctrl_top/u_sd_write/cmd_wr_reg[21]'
INFO: [Synth 8-3886] merging instance 'sd_read/u_sd_ctrl_top/u_sd_write/cmd_wr_reg[21]' (FDCE) to 'sd_read/u_sd_ctrl_top/u_sd_write/cmd_wr_reg[20]'
INFO: [Synth 8-3886] merging instance 'sd_read/u_sd_ctrl_top/u_sd_write/cmd_wr_reg[20]' (FDCE) to 'sd_read/u_sd_ctrl_top/u_sd_write/cmd_wr_reg[19]'
INFO: [Synth 8-3886] merging instance 'sd_read/u_sd_ctrl_top/u_sd_write/cmd_wr_reg[19]' (FDCE) to 'sd_read/u_sd_ctrl_top/u_sd_write/cmd_wr_reg[18]'
INFO: [Synth 8-3886] merging instance 'sd_read/u_sd_ctrl_top/u_sd_write/cmd_wr_reg[18]' (FDCE) to 'sd_read/u_sd_ctrl_top/u_sd_write/cmd_wr_reg[17]'
INFO: [Synth 8-3886] merging instance 'sd_read/u_sd_ctrl_top/u_sd_write/cmd_wr_reg[17]' (FDCE) to 'sd_read/u_sd_ctrl_top/u_sd_write/cmd_wr_reg[16]'
INFO: [Synth 8-3886] merging instance 'sd_read/u_sd_ctrl_top/u_sd_write/cmd_wr_reg[16]' (FDCE) to 'sd_read/u_sd_ctrl_top/u_sd_write/cmd_wr_reg[15]'
INFO: [Synth 8-3886] merging instance 'sd_read/u_sd_ctrl_top/u_sd_write/cmd_wr_reg[15]' (FDCE) to 'sd_read/u_sd_ctrl_top/u_sd_write/cmd_wr_reg[14]'
INFO: [Synth 8-3886] merging instance 'sd_read/u_sd_ctrl_top/u_sd_write/cmd_wr_reg[14]' (FDCE) to 'sd_read/u_sd_ctrl_top/u_sd_write/cmd_wr_reg[13]'
INFO: [Synth 8-3886] merging instance 'sd_read/u_sd_ctrl_top/u_sd_write/cmd_wr_reg[13]' (FDCE) to 'sd_read/u_sd_ctrl_top/u_sd_write/cmd_wr_reg[12]'
INFO: [Synth 8-3886] merging instance 'sd_read/u_sd_ctrl_top/u_sd_write/cmd_wr_reg[12]' (FDCE) to 'sd_read/u_sd_ctrl_top/u_sd_write/cmd_wr_reg[11]'
INFO: [Synth 8-3886] merging instance 'sd_read/u_sd_ctrl_top/u_sd_write/cmd_wr_reg[11]' (FDCE) to 'sd_read/u_sd_ctrl_top/u_sd_write/cmd_wr_reg[10]'
INFO: [Synth 8-3886] merging instance 'sd_read/u_sd_ctrl_top/u_sd_write/cmd_wr_reg[10]' (FDCE) to 'sd_read/u_sd_ctrl_top/u_sd_write/cmd_wr_reg[9]'
INFO: [Synth 8-3886] merging instance 'sd_read/u_sd_ctrl_top/u_sd_write/cmd_wr_reg[9]' (FDCE) to 'sd_read/u_sd_ctrl_top/u_sd_write/cmd_wr_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sd_read/\u_sd_ctrl_top/u_sd_write/cmd_wr_reg[8] )
INFO: [Synth 8-3886] merging instance 'sd_read/u_sd_ctrl_top/u_sd_write/cmd_wr_reg[7]' (FDCE) to 'sd_read/u_sd_ctrl_top/u_sd_write/cmd_wr_reg[6]'
INFO: [Synth 8-3886] merging instance 'sd_read/u_sd_ctrl_top/u_sd_write/cmd_wr_reg[6]' (FDCE) to 'sd_read/u_sd_ctrl_top/u_sd_write/cmd_wr_reg[5]'
INFO: [Synth 8-3886] merging instance 'sd_read/u_sd_ctrl_top/u_sd_write/cmd_wr_reg[5]' (FDCE) to 'sd_read/u_sd_ctrl_top/u_sd_write/cmd_wr_reg[4]'
INFO: [Synth 8-3886] merging instance 'sd_read/u_sd_ctrl_top/u_sd_write/cmd_wr_reg[4]' (FDCE) to 'sd_read/u_sd_ctrl_top/u_sd_write/cmd_wr_reg[3]'
INFO: [Synth 8-3886] merging instance 'sd_read/u_sd_ctrl_top/u_sd_write/cmd_wr_reg[3]' (FDCE) to 'sd_read/u_sd_ctrl_top/u_sd_write/cmd_wr_reg[2]'
INFO: [Synth 8-3886] merging instance 'sd_read/u_sd_ctrl_top/u_sd_write/cmd_wr_reg[2]' (FDCE) to 'sd_read/u_sd_ctrl_top/u_sd_write/cmd_wr_reg[1]'
INFO: [Synth 8-3886] merging instance 'sd_read/u_sd_ctrl_top/u_sd_write/cmd_wr_reg[1]' (FDCE) to 'sd_read/u_sd_ctrl_top/u_sd_write/cmd_wr_reg[0]'
INFO: [Synth 8-3886] merging instance 'sd_read/u_sd_ctrl_top/u_sd_write/wr_data_t_reg[15]' (FDCE) to 'sd_read/u_sd_ctrl_top/u_sd_write/wr_data_t_reg[0]'
INFO: [Synth 8-3886] merging instance 'sd_read/u_sd_ctrl_top/u_sd_write/wr_data_t_reg[14]' (FDCE) to 'sd_read/u_sd_ctrl_top/u_sd_write/wr_data_t_reg[0]'
INFO: [Synth 8-3886] merging instance 'sd_read/u_sd_ctrl_top/u_sd_write/wr_data_t_reg[13]' (FDCE) to 'sd_read/u_sd_ctrl_top/u_sd_write/wr_data_t_reg[0]'
INFO: [Synth 8-3886] merging instance 'sd_read/u_sd_ctrl_top/u_sd_write/wr_data_t_reg[12]' (FDCE) to 'sd_read/u_sd_ctrl_top/u_sd_write/wr_data_t_reg[0]'
INFO: [Synth 8-3886] merging instance 'sd_read/u_sd_ctrl_top/u_sd_write/wr_data_t_reg[11]' (FDCE) to 'sd_read/u_sd_ctrl_top/u_sd_write/wr_data_t_reg[0]'
INFO: [Synth 8-3886] merging instance 'sd_read/u_sd_ctrl_top/u_sd_write/wr_data_t_reg[10]' (FDCE) to 'sd_read/u_sd_ctrl_top/u_sd_write/wr_data_t_reg[0]'
INFO: [Synth 8-3886] merging instance 'sd_read/u_sd_ctrl_top/u_sd_write/wr_data_t_reg[9]' (FDCE) to 'sd_read/u_sd_ctrl_top/u_sd_write/wr_data_t_reg[0]'
INFO: [Synth 8-3886] merging instance 'sd_read/u_sd_ctrl_top/u_sd_write/wr_data_t_reg[8]' (FDCE) to 'sd_read/u_sd_ctrl_top/u_sd_write/wr_data_t_reg[0]'
INFO: [Synth 8-3886] merging instance 'sd_read/u_sd_ctrl_top/u_sd_write/wr_data_t_reg[7]' (FDCE) to 'sd_read/u_sd_ctrl_top/u_sd_write/wr_data_t_reg[0]'
INFO: [Synth 8-3886] merging instance 'sd_read/u_sd_ctrl_top/u_sd_write/wr_data_t_reg[6]' (FDCE) to 'sd_read/u_sd_ctrl_top/u_sd_write/wr_data_t_reg[0]'
INFO: [Synth 8-3886] merging instance 'sd_read/u_sd_ctrl_top/u_sd_write/wr_data_t_reg[5]' (FDCE) to 'sd_read/u_sd_ctrl_top/u_sd_write/wr_data_t_reg[0]'
INFO: [Synth 8-3886] merging instance 'sd_read/u_sd_ctrl_top/u_sd_write/wr_data_t_reg[4]' (FDCE) to 'sd_read/u_sd_ctrl_top/u_sd_write/wr_data_t_reg[0]'
INFO: [Synth 8-3886] merging instance 'sd_read/u_sd_ctrl_top/u_sd_write/wr_data_t_reg[3]' (FDCE) to 'sd_read/u_sd_ctrl_top/u_sd_write/wr_data_t_reg[0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sd_read/\u_sd_ctrl_top/u_sd_write/wr_data_t_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sd_read/\u_sd_ctrl_top/u_sd_read/cmd_rd_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sd_read/\u_sd_ctrl_top/u_sd_write/wr_en_d0_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sd_read/\u_sd_ctrl_top/u_sd_init/cur_state_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p1080/\counter_v_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p1080/\counter_h_reg[12] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 984.070 ; gain = 580.703
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_generate/clk_in1' to pin 'ddr3_top/u_DDR3_CONTROL/bbstub_ui_clk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_generate/clk_100m' to pin 'clk_generate/bbstub_clk_100m/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'clk_generate/clk_in1' to 'ddr3_top/i_5/ddr3_FSM/burst_addr_time_counter_reg[27]/C'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_generate/clk_10m' to pin 'clk_generate/bbstub_clk_10m/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'clk_generate/clk_in1' to 'ddr3_top/i_5/ddr3_FSM/burst_addr_time_counter_reg[27]/C'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_generate/clk_50m' to pin 'clk_generate/bbstub_clk_50m/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'clk_generate/clk_in1' to 'ddr3_top/i_5/ddr3_FSM/burst_addr_time_counter_reg[27]/C'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_generate/clk_50m_n' to pin 'clk_generate/bbstub_clk_50m_n/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'clk_generate/clk_in1' to 'ddr3_top/i_5/ddr3_FSM/burst_addr_time_counter_reg[27]/C'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_generate/clk_vga' to pin 'clk_generate/bbstub_clk_vga/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'clk_generate/clk_in1' to 'ddr3_top/i_5/ddr3_FSM/burst_addr_time_counter_reg[27]/C'
INFO: [Synth 8-5578] Moved timing constraint from pin 'ddr3_top/u_DDR3_CONTROL/ui_clk' to pin 'ddr3_top/u_DDR3_CONTROL/bbstub_ui_clk/O'
INFO: [Synth 8-5819] Moved 7 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 984.070 ; gain = 580.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1018.637 ; gain = 615.270
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1029.688 ; gain = 626.320
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1029.688 ; gain = 626.320
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1029.688 ; gain = 626.320
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1029.688 ; gain = 626.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1029.688 ; gain = 626.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1029.688 ; gain = 626.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1029.688 ; gain = 626.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------+--------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name  | RTL Name                                         | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------+--------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|ddrtovga_top | sd_read/u_sd_ctrl_top/u_sd_init/res_data_reg[40] | 21     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|ddrtovga_top | sd_read/u_sd_ctrl_top/u_sd_init/res_data_reg[16] | 17     | 1     | YES          | NO                 | YES               | 1      | 0       | 
+-------------+--------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |fifo_256_ddr   |         1|
|2     |fifo_16_out    |         2|
|3     |clk_convert    |         1|
|4     |sd_fifo        |         1|
|5     |DDR3_CONTROL   |         1|
|6     |ddr_fifo_small |         1|
|7     |ddr_fifo_big   |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |DDR3_CONTROL   |     1|
|2     |clk_convert    |     1|
|3     |ddr_fifo_big   |     1|
|4     |ddr_fifo_small |     1|
|5     |fifo_16_out    |     1|
|6     |fifo_16_out__2 |     1|
|7     |fifo_256_ddr   |     1|
|8     |sd_fifo        |     1|
|9     |BUFG           |     3|
|10    |CARRY4         |   112|
|11    |LUT1           |    52|
|12    |LUT2           |   823|
|13    |LUT3           |   549|
|14    |LUT4           |   126|
|15    |LUT5           |   101|
|16    |LUT6           |   535|
|17    |MUXF7          |     4|
|18    |SRL16E         |     1|
|19    |SRLC32E        |     1|
|20    |FDCE           |  1512|
|21    |FDPE           |    15|
|22    |FDRE           |   263|
|23    |BUFGP          |     1|
|24    |IBUF           |    20|
|25    |OBUF           |    28|
+------+---------------+------+

Report Instance Areas: 
+------+---------------------+--------------------+------+
|      |Instance             |Module              |Cells |
+------+---------------------+--------------------+------+
|1     |top                  |                    |  5534|
|2     |  fifo_data_full     |fifo_256to16_series |   864|
|3     |  u_fmc_data_compare |fmc_data_compare    |   109|
|4     |  ddr3_top           |ddr3_controller     |  1397|
|5     |    ddr3_FSM         |ddr3_sig_generator  |  1082|
|6     |    init_signal      |req_generator       |     4|
|7     |  ddr_data_convert   |data_convert        |  1109|
|8     |  fifo_data_sample   |fifo_series         |   521|
|9     |  p1080              |vga_disp            |   186|
|10    |  sd_read            |top_sd_photo        |   917|
|11    |    u_sd_ctrl_top    |sd_ctrl_top         |   428|
|12    |      u_sd_init      |sd_init             |   236|
|13    |      u_sd_read      |sd_read             |   192|
|14    |    u_sd_read_photo  |sd_read_photo       |   221|
|15    |  uart               |uart_top            |    70|
|16    |    convert          |uart_data_convert   |    31|
|17    |    uart_test        |uart_tx             |    39|
+------+---------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1029.688 ; gain = 626.320
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 1029.688 ; gain = 203.754
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1029.688 ; gain = 626.320
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 117 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1029.688 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  BUFGP => BUFGP (BUFG, IBUF): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
285 Infos, 144 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 1029.688 ; gain = 626.320
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1029.688 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/gyz/Desktop/ddrtovga/fmc_imput2/my_ddr_to_vga/my_ddr_to_vga.runs/synth_1/ddrtovga_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ddrtovga_top_utilization_synth.rpt -pb ddrtovga_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov 14 10:38:34 2019...
