scenario: Reset Verification
description: Assert reset signal for one clock cycle and verify all digits (q[15:0]) initialize to 0x0000 and enable signals (ena[3:1]) are deasserted

scenario: Single Digit Counting
description: Let counter run from 0000 to 0009, verify ones digit (q[3:0]) counts properly and rolls over to 0, while checking ena[1] assertion at count 9

scenario: Tens Digit Transition
description: Count from 0009 to 0010, verify proper tens digit (q[7:4]) increment and ones digit rollover, with ena[2] signal timing

scenario: Hundreds Digit Transition
description: Count from 0099 to 0100, verify proper hundreds digit (q[11:8]) increment and lower digits rollover, with ena[3] signal timing

scenario: Thousands Digit Transition
description: Count from 0999 to 1000, verify proper thousands digit (q[15:12]) increment and all lower digits rollover

scenario: Maximum Value Rollover
description: Count from 9999 to 0000, verify proper rollover of all digits and correct enable signal behavior

scenario: BCD Range Verification
description: Verify each digit (q[3:0], q[7:4], q[11:8], q[15:12]) never exceeds value 9 during extended counting sequence

scenario: Enable Signal Timing
description: Verify ena[3:1] signals assert only when corresponding digits should increment on next clock cycle
