Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sat Dec  7 00:20:25 2024
| Host         : LAPTOP-JUPAP5OS running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file system_control_sets_placed.rpt
| Design       : system
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    36 |
|    Minimum number of control sets                        |    36 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    97 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    36 |
| >= 0 to < 4        |     8 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |    19 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              28 |           19 |
| No           | No                    | Yes                    |               7 |            5 |
| No           | Yes                   | No                     |              40 |           11 |
| Yes          | No                    | No                     |              28 |           16 |
| Yes          | No                    | Yes                    |              20 |            9 |
| Yes          | Yes                   | No                     |             140 |           39 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------+-----------------------------------------------+----------------------------------------------+------------------+----------------+--------------+
|            Clock Signal            |                 Enable Signal                 |               Set/Reset Signal               | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------+-----------------------------------------------+----------------------------------------------+------------------+----------------+--------------+
|  baud_BUFG                         | receiver/data_out[6]                          |                                              |                1 |              1 |         1.00 |
|  baud_BUFG                         | receiver/data_out[7]                          |                                              |                1 |              1 |         1.00 |
|  baud_BUFG                         | receiver/data_out[0]                          |                                              |                1 |              1 |         1.00 |
|  baud_BUFG                         | receiver/data_out[1]                          |                                              |                1 |              1 |         1.00 |
|  baud_BUFG                         | receiver/data_out[2]                          |                                              |                1 |              1 |         1.00 |
|  baud_BUFG                         | receiver/data_out[3]                          |                                              |                1 |              1 |         1.00 |
|  baud_BUFG                         | receiver/data_out[4]                          |                                              |                1 |              1 |         1.00 |
|  baud_BUFG                         | receiver/data_out[5]                          |                                              |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                     | vga_inst/baud_sync_inst/en2_reg_0             |                                              |                4 |              4 |         1.00 |
|  vga_inst/rom1/data_reg[7]_i_2_n_0 |                                               |                                              |                5 |              7 |         1.40 |
|  baud_BUFG                         |                                               |                                              |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG                     | vga_inst/baud_sync_inst/index_reg[2]_1[0]     | vga_inst/baud_sync_inst/btnD[0]              |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                     | vga_inst/baud_sync_inst/index_reg[30]_1[0]    | vga_inst/baud_sync_inst/btnD_6[0]            |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                     | vga_inst/baud_sync_inst/index_reg[30][0]      | vga_inst/baud_sync_inst/btnD_8[0]            |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                     | vga_inst/baud_sync_inst/index_reg[1]_0[0]     | vga_inst/baud_sync_inst/btnD_1[0]            |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                     |                                               | btnD_IBUF                                    |                5 |              7 |         1.40 |
|  clk_IBUF_BUFG                     | vga_inst/baud_sync_inst/index_reg[2]_3[0]     | vga_inst/baud_sync_inst/btnD_4[0]            |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                     | vga_inst/baud_sync_inst/index_reg[30]_0[0]    | vga_inst/baud_sync_inst/btnD_9[0]            |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                     | vga_inst/baud_sync_inst/index_reg[1]_4[0]     | vga_inst/baud_sync_inst/btnD_10[0]           |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                     | vga_inst/baud_sync_inst/index_reg[2]_2[0]     | vga_inst/baud_sync_inst/btnD_0[0]            |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                     | vga_inst/baud_sync_inst/E[0]                  | vga_inst/baud_sync_inst/line_num_reg[0]_2[0] |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                     | vga_inst/baud_sync_inst/index_reg[1][0]       | vga_inst/baud_sync_inst/SR[0]                |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                     | vga_inst/baud_sync_inst/index_reg[1]_1[0]     | vga_inst/baud_sync_inst/btnD_5[0]            |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                     | vga_inst/baud_sync_inst/index_reg[1]_2[0]     | vga_inst/baud_sync_inst/btnD_2[0]            |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                     | vga_inst/baud_sync_inst/index_reg[1]_5[0]     | vga_inst/baud_sync_inst/btnD_11[0]           |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG                     | vga_inst/baud_sync_inst/index_reg[1]_3[0]     | vga_inst/baud_sync_inst/btnD_7[0]            |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG                     | vga_inst/baud_sync_inst/index_reg[2][0]       | vga_inst/baud_sync_inst/line_num_reg[0]_1[0] |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                     | vga_inst/baud_sync_inst/index_reg[2]_0[0]     | vga_inst/baud_sync_inst/btnD_3[0]            |                2 |              7 |         3.50 |
|  baud_BUFG                         |                                               | receiver/count[7]_i_1_n_0                    |                3 |              8 |         2.67 |
|  baud_BUFG                         | receiver/E[0]                                 |                                              |                2 |              8 |         4.00 |
|  baud_BUFG                         | en0                                           |                                              |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                     | vga_inst/vga_sync_unit/h_count_reg[9]_i_1_n_0 | btnD_IBUF                                    |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG                     | vga_inst/vga_sync_unit/v_count_reg0           | btnD_IBUF                                    |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG                     |                                               |                                              |               11 |             14 |         1.27 |
|  clk_IBUF_BUFG                     | vga_inst/baud_sync_inst/en2_reg_0             | vga_inst/baud_sync_inst/line_num_reg[0]      |                7 |             28 |         4.00 |
|  clk_IBUF_BUFG                     |                                               | baudrate_gen/clear                           |                8 |             32 |         4.00 |
+------------------------------------+-----------------------------------------------+----------------------------------------------+------------------+----------------+--------------+


