use assassyn::module_builder;
use eir::{backend, builder::SysBuilder, xform};

module_builder!(
  mem_sink()(rdata:bits<32>) {
    log("rdata: {}", rdata);
  }
);

fn sram_sys() -> SysBuilder {
  module_builder!(
    driver(sink, mem)() {
      cnt = array(int<32>, 1);
      v = cnt[0];
      write = v.slice(0, 0);
      write = write.cast(bits<1>);
      wdata = v.cast(bits<32>);
      plused = v.add(1);
      waddr = plused.slice(0, 9);
      waddr = waddr.cast(uint<10>);
      raddr = v.slice(0, 9);
      raddr = raddr.cast(uint<10>);
      addr = default raddr.case(write, waddr);
      async_call mem { addr: addr, write: write, wdata: wdata, r: sink };
      cnt[0] = plused;
    }
  );

  let mut sys = SysBuilder::new("sram");
  let sink = mem_sink_builder(&mut sys);
  let memory = sys.create_memory(
    "sram",
    32,
    1024,
    1..=1,
    None,
  );
  let _driver = driver_builder(&mut sys, sink, memory);
  sys
}

pub fn sram() {
  let mut sys = sram_sys();

  println!("{}", sys);

  eir::builder::verify(&sys);
  let o0 = xform::Config {
    rewrite_wait_until: false,
  };
  eir::xform::basic(&mut sys, &o0);
  eir::builder::verify(&sys);

  println!("{}", sys);

  let config = backend::common::Config {
    override_dump: true,
    temp_dir: true,
    sim_threshold: 200,
    idle_threshold: 200,
  };

  eir::backend::verilog::elaborate(&sys, &config).unwrap();

  eir::test_utils::run_simulator(&sys, &config, None);
}
