#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001d916ea78d0 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v000001d916f3cac0_0 .net "PC", 31 0, L_000001d916fbec50;  1 drivers
v000001d916f3cc00_0 .net "cycles_consumed", 31 0, v000001d916f3d7e0_0;  1 drivers
v000001d916f3cca0_0 .var "input_clk", 0 0;
v000001d916f3d4c0_0 .var "rst", 0 0;
S_000001d916c49f80 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_000001d916ea78d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_000001d916e7ccb0 .functor NOR 1, v000001d916f3cca0_0, v000001d916f2a240_0, C4<0>, C4<0>;
L_000001d916e7c1c0 .functor AND 1, v000001d916f0d840_0, v000001d916f0cda0_0, C4<1>, C4<1>;
L_000001d916e7cd20 .functor AND 1, L_000001d916e7c1c0, L_000001d916f3d560, C4<1>, C4<1>;
L_000001d916e7b970 .functor AND 1, v000001d916eff2a0_0, v000001d916efe6c0_0, C4<1>, C4<1>;
L_000001d916e7c310 .functor AND 1, L_000001d916e7b970, L_000001d916f3d6a0, C4<1>, C4<1>;
L_000001d916e7ba50 .functor AND 1, v000001d916f2a6a0_0, v000001d916f292a0_0, C4<1>, C4<1>;
L_000001d916e7bdd0 .functor AND 1, L_000001d916e7ba50, L_000001d916f3df60, C4<1>, C4<1>;
L_000001d916e7c460 .functor AND 1, v000001d916f0d840_0, v000001d916f0cda0_0, C4<1>, C4<1>;
L_000001d916e7c4d0 .functor AND 1, L_000001d916e7c460, L_000001d916f3e000, C4<1>, C4<1>;
L_000001d916e7c8c0 .functor AND 1, v000001d916eff2a0_0, v000001d916efe6c0_0, C4<1>, C4<1>;
L_000001d916e7c540 .functor AND 1, L_000001d916e7c8c0, L_000001d916f3e0a0, C4<1>, C4<1>;
L_000001d916e7c5b0 .functor AND 1, v000001d916f2a6a0_0, v000001d916f292a0_0, C4<1>, C4<1>;
L_000001d916e7c690 .functor AND 1, L_000001d916e7c5b0, L_000001d916f3f400, C4<1>, C4<1>;
L_000001d916f44490 .functor NOT 1, L_000001d916e7ccb0, C4<0>, C4<0>, C4<0>;
L_000001d916f44570 .functor NOT 1, L_000001d916e7ccb0, C4<0>, C4<0>, C4<0>;
L_000001d916faaf90 .functor NOT 1, L_000001d916e7ccb0, C4<0>, C4<0>, C4<0>;
L_000001d916fabb60 .functor NOT 1, L_000001d916e7ccb0, C4<0>, C4<0>, C4<0>;
L_000001d916fabcb0 .functor NOT 1, L_000001d916e7ccb0, C4<0>, C4<0>, C4<0>;
L_000001d916fbec50 .functor BUFZ 32, v000001d916f27540_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d916f2ad80_0 .net "EX1_ALU_OPER1", 31 0, L_000001d916f45ca0;  1 drivers
v000001d916f2a920_0 .net "EX1_ALU_OPER2", 31 0, L_000001d916faba10;  1 drivers
v000001d916f2aa60_0 .net "EX1_PC", 31 0, v000001d916f0f140_0;  1 drivers
v000001d916f2b820_0 .net "EX1_PFC", 31 0, v000001d916f0f820_0;  1 drivers
v000001d916f2c540_0 .net "EX1_PFC_to_IF", 31 0, L_000001d916f41d40;  1 drivers
v000001d916f2b140_0 .net "EX1_forward_to_B", 31 0, v000001d916f0f1e0_0;  1 drivers
v000001d916f2ae20_0 .net "EX1_is_beq", 0 0, v000001d916f0fe60_0;  1 drivers
v000001d916f2b460_0 .net "EX1_is_bne", 0 0, v000001d916f0f6e0_0;  1 drivers
v000001d916f2bf00_0 .net "EX1_is_jal", 0 0, v000001d916f0fd20_0;  1 drivers
v000001d916f2cea0_0 .net "EX1_is_jr", 0 0, v000001d916f0f460_0;  1 drivers
v000001d916f2a9c0_0 .net "EX1_is_oper2_immed", 0 0, v000001d916f0f320_0;  1 drivers
v000001d916f2cb80_0 .net "EX1_memread", 0 0, v000001d916f10180_0;  1 drivers
v000001d916f2b000_0 .net "EX1_memwrite", 0 0, v000001d916f0f780_0;  1 drivers
v000001d916f2bfa0_0 .net "EX1_opcode", 11 0, v000001d916f0f8c0_0;  1 drivers
v000001d916f2b8c0_0 .net "EX1_predicted", 0 0, v000001d916f0ff00_0;  1 drivers
v000001d916f2af60_0 .net "EX1_rd_ind", 4 0, v000001d916f0f960_0;  1 drivers
v000001d916f2c220_0 .net "EX1_rd_indzero", 0 0, v000001d916f0fa00_0;  1 drivers
v000001d916f2c680_0 .net "EX1_regwrite", 0 0, v000001d916f10040_0;  1 drivers
v000001d916f2b0a0_0 .net "EX1_rs1", 31 0, v000001d916f102c0_0;  1 drivers
v000001d916f2b1e0_0 .net "EX1_rs1_ind", 4 0, v000001d916f104a0_0;  1 drivers
v000001d916f2b280_0 .net "EX1_rs2", 31 0, v000001d916f10540_0;  1 drivers
v000001d916f2c0e0_0 .net "EX1_rs2_ind", 4 0, v000001d916f0d8e0_0;  1 drivers
v000001d916f2c720_0 .net "EX1_rs2_out", 31 0, L_000001d916faa6d0;  1 drivers
v000001d916f2bdc0_0 .net "EX2_ALU_OPER1", 31 0, v000001d916f0cb20_0;  1 drivers
v000001d916f2be60_0 .net "EX2_ALU_OPER2", 31 0, v000001d916f0ec40_0;  1 drivers
v000001d916f2c7c0_0 .net "EX2_ALU_OUT", 31 0, L_000001d916f43dc0;  1 drivers
v000001d916f2b500_0 .net "EX2_PC", 31 0, v000001d916f0e6a0_0;  1 drivers
v000001d916f2b5a0_0 .net "EX2_PFC_to_IF", 31 0, v000001d916f0cc60_0;  1 drivers
v000001d916f2ab00_0 .net "EX2_forward_to_B", 31 0, v000001d916f0df20_0;  1 drivers
v000001d916f2bc80_0 .net "EX2_is_beq", 0 0, v000001d916f0ece0_0;  1 drivers
v000001d916f2b640_0 .net "EX2_is_bne", 0 0, v000001d916f0eba0_0;  1 drivers
v000001d916f2ac40_0 .net "EX2_is_jal", 0 0, v000001d916f0e060_0;  1 drivers
v000001d916f2b6e0_0 .net "EX2_is_jr", 0 0, v000001d916f0e880_0;  1 drivers
v000001d916f2ace0_0 .net "EX2_is_oper2_immed", 0 0, v000001d916f0e4c0_0;  1 drivers
v000001d916f2bd20_0 .net "EX2_memread", 0 0, v000001d916f0e420_0;  1 drivers
v000001d916f2c2c0_0 .net "EX2_memwrite", 0 0, v000001d916f0e560_0;  1 drivers
v000001d916f2c360_0 .net "EX2_opcode", 11 0, v000001d916f0e740_0;  1 drivers
v000001d916f2b780_0 .net "EX2_predicted", 0 0, v000001d916f0ed80_0;  1 drivers
v000001d916f2b960_0 .net "EX2_rd_ind", 4 0, v000001d916f0cbc0_0;  1 drivers
v000001d916f2bbe0_0 .net "EX2_rd_indzero", 0 0, v000001d916f0cda0_0;  1 drivers
v000001d916f2cc20_0 .net "EX2_regwrite", 0 0, v000001d916f0d840_0;  1 drivers
v000001d916f2aec0_0 .net "EX2_rs1", 31 0, v000001d916f0d700_0;  1 drivers
v000001d916f2ba00_0 .net "EX2_rs1_ind", 4 0, v000001d916f0e600_0;  1 drivers
v000001d916f2baa0_0 .net "EX2_rs2_ind", 4 0, v000001d916f0e920_0;  1 drivers
v000001d916f2c040_0 .net "EX2_rs2_out", 31 0, v000001d916f18b10_0;  1 drivers
v000001d916f2bb40_0 .net "ID_INST", 31 0, v000001d916f18390_0;  1 drivers
v000001d916f2c900_0 .net "ID_PC", 31 0, v000001d916f27ea0_0;  1 drivers
v000001d916f2c180_0 .net "ID_PFC_to_EX", 31 0, L_000001d916f3eaa0;  1 drivers
v000001d916f2c400_0 .net "ID_PFC_to_IF", 31 0, L_000001d916f40da0;  1 drivers
v000001d916f2c4a0_0 .net "ID_forward_to_B", 31 0, L_000001d916f40940;  1 drivers
v000001d916f2c860_0 .net "ID_is_beq", 0 0, L_000001d916f40120;  1 drivers
v000001d916f2c9a0_0 .net "ID_is_bne", 0 0, L_000001d916f401c0;  1 drivers
v000001d916f2ca40_0 .net "ID_is_j", 0 0, L_000001d916f43280;  1 drivers
v000001d916f2cae0_0 .net "ID_is_jal", 0 0, L_000001d916f431e0;  1 drivers
v000001d916f2ccc0_0 .net "ID_is_jr", 0 0, L_000001d916f42ba0;  1 drivers
v000001d916f2ce00_0 .net "ID_is_oper2_immed", 0 0, L_000001d916f45300;  1 drivers
v000001d916f2cd60_0 .net "ID_memread", 0 0, L_000001d916f42ce0;  1 drivers
v000001d916f2cf40_0 .net "ID_memwrite", 0 0, L_000001d916f43000;  1 drivers
v000001d916f2cfe0_0 .net "ID_opcode", 11 0, v000001d916f26280_0;  1 drivers
v000001d916f2d1c0_0 .net "ID_predicted", 0 0, v000001d916f13110_0;  1 drivers
v000001d916f2d3a0_0 .net "ID_rd_ind", 4 0, v000001d916f268c0_0;  1 drivers
v000001d916f2d120_0 .net "ID_regwrite", 0 0, L_000001d916f41ac0;  1 drivers
v000001d916f2d260_0 .net "ID_rs1", 31 0, v000001d916f15550_0;  1 drivers
v000001d916f2d300_0 .net "ID_rs1_ind", 4 0, v000001d916f261e0_0;  1 drivers
v000001d916f2d800_0 .net "ID_rs2", 31 0, v000001d916f15690_0;  1 drivers
v000001d916f2d440_0 .net "ID_rs2_ind", 4 0, v000001d916f279a0_0;  1 drivers
v000001d916f2d4e0_0 .net "IF_INST", 31 0, L_000001d916f450d0;  1 drivers
v000001d916f2d580_0 .net "IF_pc", 31 0, v000001d916f27540_0;  1 drivers
v000001d916f2d620_0 .net "MEM_ALU_OUT", 31 0, v000001d916efdc20_0;  1 drivers
v000001d916f2d6c0_0 .net "MEM_Data_mem_out", 31 0, v000001d916f28440_0;  1 drivers
v000001d916f2d760_0 .net "MEM_memread", 0 0, v000001d916efd7c0_0;  1 drivers
v000001d916f3db00_0 .net "MEM_memwrite", 0 0, v000001d916eff0c0_0;  1 drivers
v000001d916f3bf80_0 .net "MEM_opcode", 11 0, v000001d916efd360_0;  1 drivers
v000001d916f3c980_0 .net "MEM_rd_ind", 4 0, v000001d916eff160_0;  1 drivers
v000001d916f3d920_0 .net "MEM_rd_indzero", 0 0, v000001d916efe6c0_0;  1 drivers
v000001d916f3c160_0 .net "MEM_regwrite", 0 0, v000001d916eff2a0_0;  1 drivers
v000001d916f3d060_0 .net "MEM_rs2", 31 0, v000001d916eff520_0;  1 drivers
v000001d916f3d9c0_0 .net "PC", 31 0, L_000001d916fbec50;  alias, 1 drivers
v000001d916f3c2a0_0 .net "STALL_ID1_FLUSH", 0 0, v000001d916f13430_0;  1 drivers
v000001d916f3c340_0 .net "STALL_ID2_FLUSH", 0 0, v000001d916f125d0_0;  1 drivers
v000001d916f3c200_0 .net "STALL_IF_FLUSH", 0 0, v000001d916f11f90_0;  1 drivers
v000001d916f3c020_0 .net "WB_ALU_OUT", 31 0, v000001d916f28bc0_0;  1 drivers
v000001d916f3ce80_0 .net "WB_Data_mem_out", 31 0, v000001d916f29a20_0;  1 drivers
v000001d916f3ca20_0 .net "WB_memread", 0 0, v000001d916f290c0_0;  1 drivers
v000001d916f3e1e0_0 .net "WB_rd_ind", 4 0, v000001d916f29340_0;  1 drivers
v000001d916f3dba0_0 .net "WB_rd_indzero", 0 0, v000001d916f292a0_0;  1 drivers
v000001d916f3d740_0 .net "WB_regwrite", 0 0, v000001d916f2a6a0_0;  1 drivers
v000001d916f3c7a0_0 .net "Wrong_prediction", 0 0, L_000001d916fabe70;  1 drivers
v000001d916f3c700_0 .net *"_ivl_1", 0 0, L_000001d916e7c1c0;  1 drivers
v000001d916f3cf20_0 .net *"_ivl_13", 0 0, L_000001d916e7ba50;  1 drivers
v000001d916f3c480_0 .net *"_ivl_14", 0 0, L_000001d916f3df60;  1 drivers
v000001d916f3e140_0 .net *"_ivl_19", 0 0, L_000001d916e7c460;  1 drivers
v000001d916f3dc40_0 .net *"_ivl_2", 0 0, L_000001d916f3d560;  1 drivers
v000001d916f3e460_0 .net *"_ivl_20", 0 0, L_000001d916f3e000;  1 drivers
v000001d916f3e280_0 .net *"_ivl_25", 0 0, L_000001d916e7c8c0;  1 drivers
v000001d916f3c5c0_0 .net *"_ivl_26", 0 0, L_000001d916f3e0a0;  1 drivers
v000001d916f3da60_0 .net *"_ivl_31", 0 0, L_000001d916e7c5b0;  1 drivers
v000001d916f3cd40_0 .net *"_ivl_32", 0 0, L_000001d916f3f400;  1 drivers
v000001d916f3cfc0_0 .net *"_ivl_40", 31 0, L_000001d916f43320;  1 drivers
L_000001d916f60c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d916f3d2e0_0 .net *"_ivl_43", 26 0, L_000001d916f60c58;  1 drivers
L_000001d916f60ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d916f3e320_0 .net/2u *"_ivl_44", 31 0, L_000001d916f60ca0;  1 drivers
v000001d916f3c3e0_0 .net *"_ivl_52", 31 0, L_000001d916fb2bd0;  1 drivers
L_000001d916f60d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d916f3d380_0 .net *"_ivl_55", 26 0, L_000001d916f60d30;  1 drivers
L_000001d916f60d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d916f3de20_0 .net/2u *"_ivl_56", 31 0, L_000001d916f60d78;  1 drivers
v000001d916f3d600_0 .net *"_ivl_7", 0 0, L_000001d916e7b970;  1 drivers
v000001d916f3e3c0_0 .net *"_ivl_8", 0 0, L_000001d916f3d6a0;  1 drivers
v000001d916f3d100_0 .net "alu_selA", 1 0, L_000001d916f3d880;  1 drivers
v000001d916f3d420_0 .net "alu_selB", 1 0, L_000001d916f40e40;  1 drivers
v000001d916f3d1a0_0 .net "clk", 0 0, L_000001d916e7ccb0;  1 drivers
v000001d916f3d7e0_0 .var "cycles_consumed", 31 0;
v000001d916f3e640_0 .net "exhaz", 0 0, L_000001d916e7c310;  1 drivers
v000001d916f3dce0_0 .net "exhaz2", 0 0, L_000001d916e7c540;  1 drivers
v000001d916f3cde0_0 .net "hlt", 0 0, v000001d916f2a240_0;  1 drivers
v000001d916f3cb60_0 .net "idhaz", 0 0, L_000001d916e7cd20;  1 drivers
v000001d916f3c660_0 .net "idhaz2", 0 0, L_000001d916e7c4d0;  1 drivers
v000001d916f3c840_0 .net "if_id_write", 0 0, v000001d916f127b0_0;  1 drivers
v000001d916f3dec0_0 .net "input_clk", 0 0, v000001d916f3cca0_0;  1 drivers
v000001d916f3d240_0 .net "is_branch_and_taken", 0 0, L_000001d916f44c00;  1 drivers
v000001d916f3c520_0 .net "memhaz", 0 0, L_000001d916e7bdd0;  1 drivers
v000001d916f3e500_0 .net "memhaz2", 0 0, L_000001d916e7c690;  1 drivers
v000001d916f3c8e0_0 .net "pc_src", 2 0, L_000001d916f3f5e0;  1 drivers
v000001d916f3bee0_0 .net "pc_write", 0 0, v000001d916f12fd0_0;  1 drivers
v000001d916f3e5a0_0 .net "rst", 0 0, v000001d916f3d4c0_0;  1 drivers
v000001d916f3dd80_0 .net "store_rs2_forward", 1 0, L_000001d916f3f720;  1 drivers
v000001d916f3c0c0_0 .net "wdata_to_reg_file", 31 0, L_000001d916fabd90;  1 drivers
E_000001d916e9b390/0 .event negedge, v000001d916f12850_0;
E_000001d916e9b390/1 .event posedge, v000001d916efec60_0;
E_000001d916e9b390 .event/or E_000001d916e9b390/0, E_000001d916e9b390/1;
L_000001d916f3d560 .cmp/eq 5, v000001d916f0cbc0_0, v000001d916f104a0_0;
L_000001d916f3d6a0 .cmp/eq 5, v000001d916eff160_0, v000001d916f104a0_0;
L_000001d916f3df60 .cmp/eq 5, v000001d916f29340_0, v000001d916f104a0_0;
L_000001d916f3e000 .cmp/eq 5, v000001d916f0cbc0_0, v000001d916f0d8e0_0;
L_000001d916f3e0a0 .cmp/eq 5, v000001d916eff160_0, v000001d916f0d8e0_0;
L_000001d916f3f400 .cmp/eq 5, v000001d916f29340_0, v000001d916f0d8e0_0;
L_000001d916f43320 .concat [ 5 27 0 0], v000001d916f268c0_0, L_000001d916f60c58;
L_000001d916f433c0 .cmp/ne 32, L_000001d916f43320, L_000001d916f60ca0;
L_000001d916fb2bd0 .concat [ 5 27 0 0], v000001d916f0cbc0_0, L_000001d916f60d30;
L_000001d916fb2770 .cmp/ne 32, L_000001d916fb2bd0, L_000001d916f60d78;
S_000001d916c596a0 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_000001d916c49f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_000001d916e7bb30 .functor NOT 1, L_000001d916e7c310, C4<0>, C4<0>, C4<0>;
L_000001d916e7c000 .functor AND 1, L_000001d916e7bdd0, L_000001d916e7bb30, C4<1>, C4<1>;
L_000001d916e7c0e0 .functor OR 1, L_000001d916e7cd20, L_000001d916e7c000, C4<0>, C4<0>;
L_000001d916e7c150 .functor OR 1, L_000001d916e7cd20, L_000001d916e7c310, C4<0>, C4<0>;
v000001d916e96e00_0 .net *"_ivl_12", 0 0, L_000001d916e7c150;  1 drivers
v000001d916e95b40_0 .net *"_ivl_2", 0 0, L_000001d916e7bb30;  1 drivers
v000001d916e96220_0 .net *"_ivl_5", 0 0, L_000001d916e7c000;  1 drivers
v000001d916e967c0_0 .net *"_ivl_7", 0 0, L_000001d916e7c0e0;  1 drivers
v000001d916e96f40_0 .net "alu_selA", 1 0, L_000001d916f3d880;  alias, 1 drivers
v000001d916e96fe0_0 .net "exhaz", 0 0, L_000001d916e7c310;  alias, 1 drivers
v000001d916e96a40_0 .net "idhaz", 0 0, L_000001d916e7cd20;  alias, 1 drivers
v000001d916e96540_0 .net "memhaz", 0 0, L_000001d916e7bdd0;  alias, 1 drivers
L_000001d916f3d880 .concat8 [ 1 1 0 0], L_000001d916e7c0e0, L_000001d916e7c150;
S_000001d916c16000 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_000001d916c49f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_000001d916e7c770 .functor NOT 1, L_000001d916e7c540, C4<0>, C4<0>, C4<0>;
L_000001d916e7c7e0 .functor AND 1, L_000001d916e7c690, L_000001d916e7c770, C4<1>, C4<1>;
L_000001d916e7cd90 .functor OR 1, L_000001d916e7c4d0, L_000001d916e7c7e0, C4<0>, C4<0>;
L_000001d916e7ce70 .functor NOT 1, v000001d916f0f320_0, C4<0>, C4<0>, C4<0>;
L_000001d916e7cb60 .functor AND 1, L_000001d916e7cd90, L_000001d916e7ce70, C4<1>, C4<1>;
L_000001d916e7c850 .functor OR 1, L_000001d916e7c4d0, L_000001d916e7c540, C4<0>, C4<0>;
L_000001d916e7c930 .functor NOT 1, v000001d916f0f320_0, C4<0>, C4<0>, C4<0>;
L_000001d916e7cbd0 .functor AND 1, L_000001d916e7c850, L_000001d916e7c930, C4<1>, C4<1>;
v000001d916e97120_0 .net "EX1_is_oper2_immed", 0 0, v000001d916f0f320_0;  alias, 1 drivers
v000001d916e971c0_0 .net *"_ivl_11", 0 0, L_000001d916e7cb60;  1 drivers
v000001d916e97300_0 .net *"_ivl_16", 0 0, L_000001d916e7c850;  1 drivers
v000001d916e95f00_0 .net *"_ivl_17", 0 0, L_000001d916e7c930;  1 drivers
v000001d916e965e0_0 .net *"_ivl_2", 0 0, L_000001d916e7c770;  1 drivers
v000001d916e958c0_0 .net *"_ivl_20", 0 0, L_000001d916e7cbd0;  1 drivers
v000001d916e95960_0 .net *"_ivl_5", 0 0, L_000001d916e7c7e0;  1 drivers
v000001d916e962c0_0 .net *"_ivl_7", 0 0, L_000001d916e7cd90;  1 drivers
v000001d916e97440_0 .net *"_ivl_8", 0 0, L_000001d916e7ce70;  1 drivers
v000001d916e956e0_0 .net "alu_selB", 1 0, L_000001d916f40e40;  alias, 1 drivers
v000001d916e95a00_0 .net "exhaz", 0 0, L_000001d916e7c540;  alias, 1 drivers
v000001d916e95c80_0 .net "idhaz", 0 0, L_000001d916e7c4d0;  alias, 1 drivers
v000001d916e95be0_0 .net "memhaz", 0 0, L_000001d916e7c690;  alias, 1 drivers
L_000001d916f40e40 .concat8 [ 1 1 0 0], L_000001d916e7cb60, L_000001d916e7cbd0;
S_000001d916c16190 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_000001d916c49f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_000001d916e7d260 .functor NOT 1, L_000001d916e7c540, C4<0>, C4<0>, C4<0>;
L_000001d916e7d490 .functor AND 1, L_000001d916e7c690, L_000001d916e7d260, C4<1>, C4<1>;
L_000001d916e7d340 .functor OR 1, L_000001d916e7c4d0, L_000001d916e7d490, C4<0>, C4<0>;
L_000001d916e7d420 .functor OR 1, L_000001d916e7c4d0, L_000001d916e7c540, C4<0>, C4<0>;
v000001d916e95aa0_0 .net *"_ivl_12", 0 0, L_000001d916e7d420;  1 drivers
v000001d916e95fa0_0 .net *"_ivl_2", 0 0, L_000001d916e7d260;  1 drivers
v000001d916e960e0_0 .net *"_ivl_5", 0 0, L_000001d916e7d490;  1 drivers
v000001d916e96180_0 .net *"_ivl_7", 0 0, L_000001d916e7d340;  1 drivers
v000001d916e96360_0 .net "exhaz", 0 0, L_000001d916e7c540;  alias, 1 drivers
v000001d916e22610_0 .net "idhaz", 0 0, L_000001d916e7c4d0;  alias, 1 drivers
v000001d916e21170_0 .net "memhaz", 0 0, L_000001d916e7c690;  alias, 1 drivers
v000001d916e213f0_0 .net "store_rs2_forward", 1 0, L_000001d916f3f720;  alias, 1 drivers
L_000001d916f3f720 .concat8 [ 1 1 0 0], L_000001d916e7d340, L_000001d916e7d420;
S_000001d916d569c0 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 157, 7 2 0, S_000001d916c49f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v000001d916e21850_0 .net "EX_ALU_OUT", 31 0, L_000001d916f43dc0;  alias, 1 drivers
v000001d916dfd5f0_0 .net "EX_memread", 0 0, v000001d916f0e420_0;  alias, 1 drivers
v000001d916dfdff0_0 .net "EX_memwrite", 0 0, v000001d916f0e560_0;  alias, 1 drivers
v000001d916efd860_0 .net "EX_opcode", 11 0, v000001d916f0e740_0;  alias, 1 drivers
v000001d916efd5e0_0 .net "EX_rd_ind", 4 0, v000001d916f0cbc0_0;  alias, 1 drivers
v000001d916efd900_0 .net "EX_rd_indzero", 0 0, L_000001d916fb2770;  1 drivers
v000001d916efd040_0 .net "EX_regwrite", 0 0, v000001d916f0d840_0;  alias, 1 drivers
v000001d916efd9a0_0 .net "EX_rs2_out", 31 0, v000001d916f18b10_0;  alias, 1 drivers
v000001d916efdc20_0 .var "MEM_ALU_OUT", 31 0;
v000001d916efd7c0_0 .var "MEM_memread", 0 0;
v000001d916eff0c0_0 .var "MEM_memwrite", 0 0;
v000001d916efd360_0 .var "MEM_opcode", 11 0;
v000001d916eff160_0 .var "MEM_rd_ind", 4 0;
v000001d916efe6c0_0 .var "MEM_rd_indzero", 0 0;
v000001d916eff2a0_0 .var "MEM_regwrite", 0 0;
v000001d916eff520_0 .var "MEM_rs2", 31 0;
v000001d916efe3a0_0 .net "clk", 0 0, L_000001d916fabb60;  1 drivers
v000001d916efec60_0 .net "rst", 0 0, v000001d916f3d4c0_0;  alias, 1 drivers
E_000001d916e9ab90 .event posedge, v000001d916efec60_0, v000001d916efe3a0_0;
S_000001d916d56b50 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_000001d916c49f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_000001d916c21470 .param/l "add" 0 9 6, C4<000000100000>;
P_000001d916c214a8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001d916c214e0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001d916c21518 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001d916c21550 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001d916c21588 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001d916c215c0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001d916c215f8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001d916c21630 .param/l "j" 0 9 19, C4<000010000000>;
P_000001d916c21668 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001d916c216a0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001d916c216d8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001d916c21710 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001d916c21748 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001d916c21780 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001d916c217b8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001d916c217f0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001d916c21828 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001d916c21860 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001d916c21898 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001d916c218d0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001d916c21908 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001d916c21940 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001d916c21978 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001d916c219b0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001d916faa820 .functor XOR 1, L_000001d916faa5f0, v000001d916f0ed80_0, C4<0>, C4<0>;
L_000001d916faa890 .functor NOT 1, L_000001d916faa820, C4<0>, C4<0>, C4<0>;
L_000001d916fabe00 .functor OR 1, v000001d916f3d4c0_0, L_000001d916faa890, C4<0>, C4<0>;
L_000001d916fabe70 .functor NOT 1, L_000001d916fabe00, C4<0>, C4<0>, C4<0>;
v000001d916f03fd0_0 .net "ALU_OP", 3 0, v000001d916f01910_0;  1 drivers
v000001d916f04bb0_0 .net "BranchDecision", 0 0, L_000001d916faa5f0;  1 drivers
v000001d916f03df0_0 .net "CF", 0 0, v000001d916f02950_0;  1 drivers
v000001d916f03cb0_0 .net "EX_opcode", 11 0, v000001d916f0e740_0;  alias, 1 drivers
v000001d916f04110_0 .net "Wrong_prediction", 0 0, L_000001d916fabe70;  alias, 1 drivers
v000001d916f03d50_0 .net "ZF", 0 0, L_000001d916faad60;  1 drivers
L_000001d916f60ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001d916f04390_0 .net/2u *"_ivl_0", 31 0, L_000001d916f60ce8;  1 drivers
v000001d916f037b0_0 .net *"_ivl_11", 0 0, L_000001d916fabe00;  1 drivers
v000001d916f04250_0 .net *"_ivl_2", 31 0, L_000001d916f42a60;  1 drivers
v000001d916f04570_0 .net *"_ivl_6", 0 0, L_000001d916faa820;  1 drivers
v000001d916f04890_0 .net *"_ivl_8", 0 0, L_000001d916faa890;  1 drivers
v000001d916f03e90_0 .net "alu_out", 31 0, L_000001d916f43dc0;  alias, 1 drivers
v000001d916f042f0_0 .net "alu_outw", 31 0, v000001d916f01870_0;  1 drivers
v000001d916f038f0_0 .net "is_beq", 0 0, v000001d916f0ece0_0;  alias, 1 drivers
v000001d916f04430_0 .net "is_bne", 0 0, v000001d916f0eba0_0;  alias, 1 drivers
v000001d916f04d90_0 .net "is_jal", 0 0, v000001d916f0e060_0;  alias, 1 drivers
v000001d916f03f30_0 .net "oper1", 31 0, v000001d916f0cb20_0;  alias, 1 drivers
v000001d916f044d0_0 .net "oper2", 31 0, v000001d916f0ec40_0;  alias, 1 drivers
v000001d916f041b0_0 .net "pc", 31 0, v000001d916f0e6a0_0;  alias, 1 drivers
v000001d916f04070_0 .net "predicted", 0 0, v000001d916f0ed80_0;  alias, 1 drivers
v000001d916f03850_0 .net "rst", 0 0, v000001d916f3d4c0_0;  alias, 1 drivers
L_000001d916f42a60 .arith/sum 32, v000001d916f0e6a0_0, L_000001d916f60ce8;
L_000001d916f43dc0 .functor MUXZ 32, v000001d916f01870_0, L_000001d916f42a60, v000001d916f0e060_0, C4<>;
S_000001d916c39ad0 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_000001d916d56b50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_000001d916faa3c0 .functor AND 1, v000001d916f0ece0_0, L_000001d916faa350, C4<1>, C4<1>;
L_000001d916faa430 .functor NOT 1, L_000001d916faa350, C4<0>, C4<0>, C4<0>;
L_000001d916faa510 .functor AND 1, v000001d916f0eba0_0, L_000001d916faa430, C4<1>, C4<1>;
L_000001d916faa5f0 .functor OR 1, L_000001d916faa3c0, L_000001d916faa510, C4<0>, C4<0>;
v000001d916f01190_0 .net "BranchDecision", 0 0, L_000001d916faa5f0;  alias, 1 drivers
v000001d916f02a90_0 .net *"_ivl_2", 0 0, L_000001d916faa430;  1 drivers
v000001d916f01ff0_0 .net "is_beq", 0 0, v000001d916f0ece0_0;  alias, 1 drivers
v000001d916f02450_0 .net "is_beq_taken", 0 0, L_000001d916faa3c0;  1 drivers
v000001d916f01230_0 .net "is_bne", 0 0, v000001d916f0eba0_0;  alias, 1 drivers
v000001d916f024f0_0 .net "is_bne_taken", 0 0, L_000001d916faa510;  1 drivers
v000001d916f01af0_0 .net "is_eq", 0 0, L_000001d916faa350;  1 drivers
v000001d916f012d0_0 .net "oper1", 31 0, v000001d916f0cb20_0;  alias, 1 drivers
v000001d916f02270_0 .net "oper2", 31 0, v000001d916f0ec40_0;  alias, 1 drivers
S_000001d916c39c60 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_000001d916c39ad0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_000001d916fab000 .functor XOR 1, L_000001d916f43c80, L_000001d916f436e0, C4<0>, C4<0>;
L_000001d916faac10 .functor XOR 1, L_000001d916f43960, L_000001d916f43780, C4<0>, C4<0>;
L_000001d916fab930 .functor XOR 1, L_000001d916f43b40, L_000001d916f43be0, C4<0>, C4<0>;
L_000001d916fab070 .functor XOR 1, L_000001d916f438c0, L_000001d916f43820, C4<0>, C4<0>;
L_000001d916faa040 .functor XOR 1, L_000001d916f43a00, L_000001d916f43d20, C4<0>, C4<0>;
L_000001d916faab30 .functor XOR 1, L_000001d916f43aa0, L_000001d916faed50, C4<0>, C4<0>;
L_000001d916fab0e0 .functor XOR 1, L_000001d916fafa70, L_000001d916faeb70, C4<0>, C4<0>;
L_000001d916faa900 .functor XOR 1, L_000001d916fae170, L_000001d916faecb0, C4<0>, C4<0>;
L_000001d916fab230 .functor XOR 1, L_000001d916faf930, L_000001d916fafbb0, C4<0>, C4<0>;
L_000001d916fab5b0 .functor XOR 1, L_000001d916fae8f0, L_000001d916fae990, C4<0>, C4<0>;
L_000001d916fab2a0 .functor XOR 1, L_000001d916fae3f0, L_000001d916fb06f0, C4<0>, C4<0>;
L_000001d916fab770 .functor XOR 1, L_000001d916faf4d0, L_000001d916fafed0, C4<0>, C4<0>;
L_000001d916fab460 .functor XOR 1, L_000001d916faf390, L_000001d916faea30, C4<0>, C4<0>;
L_000001d916fa9f60 .functor XOR 1, L_000001d916fb0650, L_000001d916fb0470, C4<0>, C4<0>;
L_000001d916faa4a0 .functor XOR 1, L_000001d916fae530, L_000001d916fadf90, C4<0>, C4<0>;
L_000001d916faa740 .functor XOR 1, L_000001d916faef30, L_000001d916faf430, C4<0>, C4<0>;
L_000001d916fab4d0 .functor XOR 1, L_000001d916faec10, L_000001d916fae030, C4<0>, C4<0>;
L_000001d916faa270 .functor XOR 1, L_000001d916faefd0, L_000001d916faf2f0, C4<0>, C4<0>;
L_000001d916faaa50 .functor XOR 1, L_000001d916fae850, L_000001d916fb0150, C4<0>, C4<0>;
L_000001d916faa2e0 .functor XOR 1, L_000001d916fafc50, L_000001d916faf1b0, C4<0>, C4<0>;
L_000001d916fab620 .functor XOR 1, L_000001d916fae710, L_000001d916fafb10, C4<0>, C4<0>;
L_000001d916fab700 .functor XOR 1, L_000001d916fafcf0, L_000001d916fae670, C4<0>, C4<0>;
L_000001d916fab7e0 .functor XOR 1, L_000001d916faf610, L_000001d916faf6b0, C4<0>, C4<0>;
L_000001d916fab850 .functor XOR 1, L_000001d916faf070, L_000001d916fafd90, C4<0>, C4<0>;
L_000001d916fab8c0 .functor XOR 1, L_000001d916fb01f0, L_000001d916faead0, C4<0>, C4<0>;
L_000001d916faa7b0 .functor XOR 1, L_000001d916fafe30, L_000001d916faff70, C4<0>, C4<0>;
L_000001d916fabaf0 .functor XOR 1, L_000001d916faf250, L_000001d916faedf0, C4<0>, C4<0>;
L_000001d916fa9fd0 .functor XOR 1, L_000001d916fb0010, L_000001d916faee90, C4<0>, C4<0>;
L_000001d916faa0b0 .functor XOR 1, L_000001d916fae0d0, L_000001d916fb00b0, C4<0>, C4<0>;
L_000001d916faa580 .functor XOR 1, L_000001d916fae210, L_000001d916faf110, C4<0>, C4<0>;
L_000001d916faa120 .functor XOR 1, L_000001d916faf570, L_000001d916faf750, C4<0>, C4<0>;
L_000001d916faa190 .functor XOR 1, L_000001d916fae7b0, L_000001d916faf890, C4<0>, C4<0>;
L_000001d916faa350/0/0 .functor OR 1, L_000001d916fb0290, L_000001d916fae490, L_000001d916faf9d0, L_000001d916fb0330;
L_000001d916faa350/0/4 .functor OR 1, L_000001d916fb03d0, L_000001d916fb0510, L_000001d916fb05b0, L_000001d916fae2b0;
L_000001d916faa350/0/8 .functor OR 1, L_000001d916fae350, L_000001d916fae5d0, L_000001d916fb2590, L_000001d916fb14b0;
L_000001d916faa350/0/12 .functor OR 1, L_000001d916fb1eb0, L_000001d916fb29f0, L_000001d916fb19b0, L_000001d916fb1c30;
L_000001d916faa350/0/16 .functor OR 1, L_000001d916fb1730, L_000001d916fb23b0, L_000001d916fb2450, L_000001d916fb17d0;
L_000001d916faa350/0/20 .functor OR 1, L_000001d916fb1d70, L_000001d916fb1410, L_000001d916fb0e70, L_000001d916fb10f0;
L_000001d916faa350/0/24 .functor OR 1, L_000001d916fb24f0, L_000001d916fb2630, L_000001d916fb26d0, L_000001d916fb2270;
L_000001d916faa350/0/28 .functor OR 1, L_000001d916fb1690, L_000001d916fb2ef0, L_000001d916fb2a90, L_000001d916fb2b30;
L_000001d916faa350/1/0 .functor OR 1, L_000001d916faa350/0/0, L_000001d916faa350/0/4, L_000001d916faa350/0/8, L_000001d916faa350/0/12;
L_000001d916faa350/1/4 .functor OR 1, L_000001d916faa350/0/16, L_000001d916faa350/0/20, L_000001d916faa350/0/24, L_000001d916faa350/0/28;
L_000001d916faa350 .functor NOR 1, L_000001d916faa350/1/0, L_000001d916faa350/1/4, C4<0>, C4<0>;
v000001d916efe940_0 .net *"_ivl_0", 0 0, L_000001d916fab000;  1 drivers
v000001d916efd400_0 .net *"_ivl_101", 0 0, L_000001d916fae030;  1 drivers
v000001d916efeee0_0 .net *"_ivl_102", 0 0, L_000001d916faa270;  1 drivers
v000001d916eff200_0 .net *"_ivl_105", 0 0, L_000001d916faefd0;  1 drivers
v000001d916efdf40_0 .net *"_ivl_107", 0 0, L_000001d916faf2f0;  1 drivers
v000001d916efcf00_0 .net *"_ivl_108", 0 0, L_000001d916faaa50;  1 drivers
v000001d916efe120_0 .net *"_ivl_11", 0 0, L_000001d916f43780;  1 drivers
v000001d916efda40_0 .net *"_ivl_111", 0 0, L_000001d916fae850;  1 drivers
v000001d916eff3e0_0 .net *"_ivl_113", 0 0, L_000001d916fb0150;  1 drivers
v000001d916efebc0_0 .net *"_ivl_114", 0 0, L_000001d916faa2e0;  1 drivers
v000001d916eff660_0 .net *"_ivl_117", 0 0, L_000001d916fafc50;  1 drivers
v000001d916eff340_0 .net *"_ivl_119", 0 0, L_000001d916faf1b0;  1 drivers
v000001d916efcfa0_0 .net *"_ivl_12", 0 0, L_000001d916fab930;  1 drivers
v000001d916eff480_0 .net *"_ivl_120", 0 0, L_000001d916fab620;  1 drivers
v000001d916efdcc0_0 .net *"_ivl_123", 0 0, L_000001d916fae710;  1 drivers
v000001d916efdae0_0 .net *"_ivl_125", 0 0, L_000001d916fafb10;  1 drivers
v000001d916efe260_0 .net *"_ivl_126", 0 0, L_000001d916fab700;  1 drivers
v000001d916efdd60_0 .net *"_ivl_129", 0 0, L_000001d916fafcf0;  1 drivers
v000001d916efe760_0 .net *"_ivl_131", 0 0, L_000001d916fae670;  1 drivers
v000001d916eff5c0_0 .net *"_ivl_132", 0 0, L_000001d916fab7e0;  1 drivers
v000001d916efd4a0_0 .net *"_ivl_135", 0 0, L_000001d916faf610;  1 drivers
v000001d916efd0e0_0 .net *"_ivl_137", 0 0, L_000001d916faf6b0;  1 drivers
v000001d916efef80_0 .net *"_ivl_138", 0 0, L_000001d916fab850;  1 drivers
v000001d916efd180_0 .net *"_ivl_141", 0 0, L_000001d916faf070;  1 drivers
v000001d916efe440_0 .net *"_ivl_143", 0 0, L_000001d916fafd90;  1 drivers
v000001d916efed00_0 .net *"_ivl_144", 0 0, L_000001d916fab8c0;  1 drivers
v000001d916efd720_0 .net *"_ivl_147", 0 0, L_000001d916fb01f0;  1 drivers
v000001d916efe800_0 .net *"_ivl_149", 0 0, L_000001d916faead0;  1 drivers
v000001d916efeda0_0 .net *"_ivl_15", 0 0, L_000001d916f43b40;  1 drivers
v000001d916efee40_0 .net *"_ivl_150", 0 0, L_000001d916faa7b0;  1 drivers
v000001d916eff020_0 .net *"_ivl_153", 0 0, L_000001d916fafe30;  1 drivers
v000001d916efe580_0 .net *"_ivl_155", 0 0, L_000001d916faff70;  1 drivers
v000001d916efde00_0 .net *"_ivl_156", 0 0, L_000001d916fabaf0;  1 drivers
v000001d916efdea0_0 .net *"_ivl_159", 0 0, L_000001d916faf250;  1 drivers
v000001d916efeb20_0 .net *"_ivl_161", 0 0, L_000001d916faedf0;  1 drivers
v000001d916efd220_0 .net *"_ivl_162", 0 0, L_000001d916fa9fd0;  1 drivers
v000001d916efd2c0_0 .net *"_ivl_165", 0 0, L_000001d916fb0010;  1 drivers
v000001d916efd540_0 .net *"_ivl_167", 0 0, L_000001d916faee90;  1 drivers
v000001d916efd680_0 .net *"_ivl_168", 0 0, L_000001d916faa0b0;  1 drivers
v000001d916efdb80_0 .net *"_ivl_17", 0 0, L_000001d916f43be0;  1 drivers
v000001d916efdfe0_0 .net *"_ivl_171", 0 0, L_000001d916fae0d0;  1 drivers
v000001d916efe1c0_0 .net *"_ivl_173", 0 0, L_000001d916fb00b0;  1 drivers
v000001d916efe300_0 .net *"_ivl_174", 0 0, L_000001d916faa580;  1 drivers
v000001d916efe4e0_0 .net *"_ivl_177", 0 0, L_000001d916fae210;  1 drivers
v000001d916efe620_0 .net *"_ivl_179", 0 0, L_000001d916faf110;  1 drivers
v000001d916efe8a0_0 .net *"_ivl_18", 0 0, L_000001d916fab070;  1 drivers
v000001d916efe9e0_0 .net *"_ivl_180", 0 0, L_000001d916faa120;  1 drivers
v000001d916efea80_0 .net *"_ivl_183", 0 0, L_000001d916faf570;  1 drivers
v000001d916effc00_0 .net *"_ivl_185", 0 0, L_000001d916faf750;  1 drivers
v000001d916effca0_0 .net *"_ivl_186", 0 0, L_000001d916faa190;  1 drivers
v000001d916effa20_0 .net *"_ivl_190", 0 0, L_000001d916fae7b0;  1 drivers
v000001d916f00ce0_0 .net *"_ivl_192", 0 0, L_000001d916faf890;  1 drivers
v000001d916f00b00_0 .net *"_ivl_194", 0 0, L_000001d916fb0290;  1 drivers
v000001d916eff700_0 .net *"_ivl_196", 0 0, L_000001d916fae490;  1 drivers
v000001d916f00560_0 .net *"_ivl_198", 0 0, L_000001d916faf9d0;  1 drivers
v000001d916effb60_0 .net *"_ivl_200", 0 0, L_000001d916fb0330;  1 drivers
v000001d916f004c0_0 .net *"_ivl_202", 0 0, L_000001d916fb03d0;  1 drivers
v000001d916f00a60_0 .net *"_ivl_204", 0 0, L_000001d916fb0510;  1 drivers
v000001d916f00920_0 .net *"_ivl_206", 0 0, L_000001d916fb05b0;  1 drivers
v000001d916f00740_0 .net *"_ivl_208", 0 0, L_000001d916fae2b0;  1 drivers
v000001d916effac0_0 .net *"_ivl_21", 0 0, L_000001d916f438c0;  1 drivers
v000001d916f00d80_0 .net *"_ivl_210", 0 0, L_000001d916fae350;  1 drivers
v000001d916f00880_0 .net *"_ivl_212", 0 0, L_000001d916fae5d0;  1 drivers
v000001d916f00420_0 .net *"_ivl_214", 0 0, L_000001d916fb2590;  1 drivers
v000001d916f00600_0 .net *"_ivl_216", 0 0, L_000001d916fb14b0;  1 drivers
v000001d916f00ba0_0 .net *"_ivl_218", 0 0, L_000001d916fb1eb0;  1 drivers
v000001d916eff840_0 .net *"_ivl_220", 0 0, L_000001d916fb29f0;  1 drivers
v000001d916effd40_0 .net *"_ivl_222", 0 0, L_000001d916fb19b0;  1 drivers
v000001d916f002e0_0 .net *"_ivl_224", 0 0, L_000001d916fb1c30;  1 drivers
v000001d916f006a0_0 .net *"_ivl_226", 0 0, L_000001d916fb1730;  1 drivers
v000001d916effde0_0 .net *"_ivl_228", 0 0, L_000001d916fb23b0;  1 drivers
v000001d916f00c40_0 .net *"_ivl_23", 0 0, L_000001d916f43820;  1 drivers
v000001d916eff7a0_0 .net *"_ivl_230", 0 0, L_000001d916fb2450;  1 drivers
v000001d916effe80_0 .net *"_ivl_232", 0 0, L_000001d916fb17d0;  1 drivers
v000001d916f007e0_0 .net *"_ivl_234", 0 0, L_000001d916fb1d70;  1 drivers
v000001d916f00100_0 .net *"_ivl_236", 0 0, L_000001d916fb1410;  1 drivers
v000001d916f00380_0 .net *"_ivl_238", 0 0, L_000001d916fb0e70;  1 drivers
v000001d916f009c0_0 .net *"_ivl_24", 0 0, L_000001d916faa040;  1 drivers
v000001d916f001a0_0 .net *"_ivl_240", 0 0, L_000001d916fb10f0;  1 drivers
v000001d916eff8e0_0 .net *"_ivl_242", 0 0, L_000001d916fb24f0;  1 drivers
v000001d916eff980_0 .net *"_ivl_244", 0 0, L_000001d916fb2630;  1 drivers
v000001d916efff20_0 .net *"_ivl_246", 0 0, L_000001d916fb26d0;  1 drivers
v000001d916efffc0_0 .net *"_ivl_248", 0 0, L_000001d916fb2270;  1 drivers
v000001d916f00060_0 .net *"_ivl_250", 0 0, L_000001d916fb1690;  1 drivers
v000001d916f00240_0 .net *"_ivl_252", 0 0, L_000001d916fb2ef0;  1 drivers
v000001d916e21710_0 .net *"_ivl_254", 0 0, L_000001d916fb2a90;  1 drivers
v000001d916f03670_0 .net *"_ivl_256", 0 0, L_000001d916fb2b30;  1 drivers
v000001d916f029f0_0 .net *"_ivl_27", 0 0, L_000001d916f43a00;  1 drivers
v000001d916f03170_0 .net *"_ivl_29", 0 0, L_000001d916f43d20;  1 drivers
v000001d916f02590_0 .net *"_ivl_3", 0 0, L_000001d916f43c80;  1 drivers
v000001d916f035d0_0 .net *"_ivl_30", 0 0, L_000001d916faab30;  1 drivers
v000001d916f019b0_0 .net *"_ivl_33", 0 0, L_000001d916f43aa0;  1 drivers
v000001d916f01c30_0 .net *"_ivl_35", 0 0, L_000001d916faed50;  1 drivers
v000001d916f02770_0 .net *"_ivl_36", 0 0, L_000001d916fab0e0;  1 drivers
v000001d916f030d0_0 .net *"_ivl_39", 0 0, L_000001d916fafa70;  1 drivers
v000001d916f014b0_0 .net *"_ivl_41", 0 0, L_000001d916faeb70;  1 drivers
v000001d916f033f0_0 .net *"_ivl_42", 0 0, L_000001d916faa900;  1 drivers
v000001d916f02f90_0 .net *"_ivl_45", 0 0, L_000001d916fae170;  1 drivers
v000001d916f03530_0 .net *"_ivl_47", 0 0, L_000001d916faecb0;  1 drivers
v000001d916f023b0_0 .net *"_ivl_48", 0 0, L_000001d916fab230;  1 drivers
v000001d916f02c70_0 .net *"_ivl_5", 0 0, L_000001d916f436e0;  1 drivers
v000001d916f01730_0 .net *"_ivl_51", 0 0, L_000001d916faf930;  1 drivers
v000001d916f02810_0 .net *"_ivl_53", 0 0, L_000001d916fafbb0;  1 drivers
v000001d916f02bd0_0 .net *"_ivl_54", 0 0, L_000001d916fab5b0;  1 drivers
v000001d916f02db0_0 .net *"_ivl_57", 0 0, L_000001d916fae8f0;  1 drivers
v000001d916f02d10_0 .net *"_ivl_59", 0 0, L_000001d916fae990;  1 drivers
v000001d916f02630_0 .net *"_ivl_6", 0 0, L_000001d916faac10;  1 drivers
v000001d916f01e10_0 .net *"_ivl_60", 0 0, L_000001d916fab2a0;  1 drivers
v000001d916f01eb0_0 .net *"_ivl_63", 0 0, L_000001d916fae3f0;  1 drivers
v000001d916f02b30_0 .net *"_ivl_65", 0 0, L_000001d916fb06f0;  1 drivers
v000001d916f010f0_0 .net *"_ivl_66", 0 0, L_000001d916fab770;  1 drivers
v000001d916f02e50_0 .net *"_ivl_69", 0 0, L_000001d916faf4d0;  1 drivers
v000001d916f03210_0 .net *"_ivl_71", 0 0, L_000001d916fafed0;  1 drivers
v000001d916f015f0_0 .net *"_ivl_72", 0 0, L_000001d916fab460;  1 drivers
v000001d916f02ef0_0 .net *"_ivl_75", 0 0, L_000001d916faf390;  1 drivers
v000001d916f03030_0 .net *"_ivl_77", 0 0, L_000001d916faea30;  1 drivers
v000001d916f032b0_0 .net *"_ivl_78", 0 0, L_000001d916fa9f60;  1 drivers
v000001d916f01f50_0 .net *"_ivl_81", 0 0, L_000001d916fb0650;  1 drivers
v000001d916f02130_0 .net *"_ivl_83", 0 0, L_000001d916fb0470;  1 drivers
v000001d916f01cd0_0 .net *"_ivl_84", 0 0, L_000001d916faa4a0;  1 drivers
v000001d916f026d0_0 .net *"_ivl_87", 0 0, L_000001d916fae530;  1 drivers
v000001d916f03350_0 .net *"_ivl_89", 0 0, L_000001d916fadf90;  1 drivers
v000001d916f01410_0 .net *"_ivl_9", 0 0, L_000001d916f43960;  1 drivers
v000001d916f017d0_0 .net *"_ivl_90", 0 0, L_000001d916faa740;  1 drivers
v000001d916f01a50_0 .net *"_ivl_93", 0 0, L_000001d916faef30;  1 drivers
v000001d916f01550_0 .net *"_ivl_95", 0 0, L_000001d916faf430;  1 drivers
v000001d916f00f10_0 .net *"_ivl_96", 0 0, L_000001d916fab4d0;  1 drivers
v000001d916f03490_0 .net *"_ivl_99", 0 0, L_000001d916faec10;  1 drivers
v000001d916f00fb0_0 .net "a", 31 0, v000001d916f0cb20_0;  alias, 1 drivers
v000001d916f028b0_0 .net "b", 31 0, v000001d916f0ec40_0;  alias, 1 drivers
v000001d916f01690_0 .net "out", 0 0, L_000001d916faa350;  alias, 1 drivers
v000001d916f01050_0 .net "temp", 31 0, L_000001d916faf7f0;  1 drivers
L_000001d916f43c80 .part v000001d916f0cb20_0, 0, 1;
L_000001d916f436e0 .part v000001d916f0ec40_0, 0, 1;
L_000001d916f43960 .part v000001d916f0cb20_0, 1, 1;
L_000001d916f43780 .part v000001d916f0ec40_0, 1, 1;
L_000001d916f43b40 .part v000001d916f0cb20_0, 2, 1;
L_000001d916f43be0 .part v000001d916f0ec40_0, 2, 1;
L_000001d916f438c0 .part v000001d916f0cb20_0, 3, 1;
L_000001d916f43820 .part v000001d916f0ec40_0, 3, 1;
L_000001d916f43a00 .part v000001d916f0cb20_0, 4, 1;
L_000001d916f43d20 .part v000001d916f0ec40_0, 4, 1;
L_000001d916f43aa0 .part v000001d916f0cb20_0, 5, 1;
L_000001d916faed50 .part v000001d916f0ec40_0, 5, 1;
L_000001d916fafa70 .part v000001d916f0cb20_0, 6, 1;
L_000001d916faeb70 .part v000001d916f0ec40_0, 6, 1;
L_000001d916fae170 .part v000001d916f0cb20_0, 7, 1;
L_000001d916faecb0 .part v000001d916f0ec40_0, 7, 1;
L_000001d916faf930 .part v000001d916f0cb20_0, 8, 1;
L_000001d916fafbb0 .part v000001d916f0ec40_0, 8, 1;
L_000001d916fae8f0 .part v000001d916f0cb20_0, 9, 1;
L_000001d916fae990 .part v000001d916f0ec40_0, 9, 1;
L_000001d916fae3f0 .part v000001d916f0cb20_0, 10, 1;
L_000001d916fb06f0 .part v000001d916f0ec40_0, 10, 1;
L_000001d916faf4d0 .part v000001d916f0cb20_0, 11, 1;
L_000001d916fafed0 .part v000001d916f0ec40_0, 11, 1;
L_000001d916faf390 .part v000001d916f0cb20_0, 12, 1;
L_000001d916faea30 .part v000001d916f0ec40_0, 12, 1;
L_000001d916fb0650 .part v000001d916f0cb20_0, 13, 1;
L_000001d916fb0470 .part v000001d916f0ec40_0, 13, 1;
L_000001d916fae530 .part v000001d916f0cb20_0, 14, 1;
L_000001d916fadf90 .part v000001d916f0ec40_0, 14, 1;
L_000001d916faef30 .part v000001d916f0cb20_0, 15, 1;
L_000001d916faf430 .part v000001d916f0ec40_0, 15, 1;
L_000001d916faec10 .part v000001d916f0cb20_0, 16, 1;
L_000001d916fae030 .part v000001d916f0ec40_0, 16, 1;
L_000001d916faefd0 .part v000001d916f0cb20_0, 17, 1;
L_000001d916faf2f0 .part v000001d916f0ec40_0, 17, 1;
L_000001d916fae850 .part v000001d916f0cb20_0, 18, 1;
L_000001d916fb0150 .part v000001d916f0ec40_0, 18, 1;
L_000001d916fafc50 .part v000001d916f0cb20_0, 19, 1;
L_000001d916faf1b0 .part v000001d916f0ec40_0, 19, 1;
L_000001d916fae710 .part v000001d916f0cb20_0, 20, 1;
L_000001d916fafb10 .part v000001d916f0ec40_0, 20, 1;
L_000001d916fafcf0 .part v000001d916f0cb20_0, 21, 1;
L_000001d916fae670 .part v000001d916f0ec40_0, 21, 1;
L_000001d916faf610 .part v000001d916f0cb20_0, 22, 1;
L_000001d916faf6b0 .part v000001d916f0ec40_0, 22, 1;
L_000001d916faf070 .part v000001d916f0cb20_0, 23, 1;
L_000001d916fafd90 .part v000001d916f0ec40_0, 23, 1;
L_000001d916fb01f0 .part v000001d916f0cb20_0, 24, 1;
L_000001d916faead0 .part v000001d916f0ec40_0, 24, 1;
L_000001d916fafe30 .part v000001d916f0cb20_0, 25, 1;
L_000001d916faff70 .part v000001d916f0ec40_0, 25, 1;
L_000001d916faf250 .part v000001d916f0cb20_0, 26, 1;
L_000001d916faedf0 .part v000001d916f0ec40_0, 26, 1;
L_000001d916fb0010 .part v000001d916f0cb20_0, 27, 1;
L_000001d916faee90 .part v000001d916f0ec40_0, 27, 1;
L_000001d916fae0d0 .part v000001d916f0cb20_0, 28, 1;
L_000001d916fb00b0 .part v000001d916f0ec40_0, 28, 1;
L_000001d916fae210 .part v000001d916f0cb20_0, 29, 1;
L_000001d916faf110 .part v000001d916f0ec40_0, 29, 1;
L_000001d916faf570 .part v000001d916f0cb20_0, 30, 1;
L_000001d916faf750 .part v000001d916f0ec40_0, 30, 1;
LS_000001d916faf7f0_0_0 .concat8 [ 1 1 1 1], L_000001d916fab000, L_000001d916faac10, L_000001d916fab930, L_000001d916fab070;
LS_000001d916faf7f0_0_4 .concat8 [ 1 1 1 1], L_000001d916faa040, L_000001d916faab30, L_000001d916fab0e0, L_000001d916faa900;
LS_000001d916faf7f0_0_8 .concat8 [ 1 1 1 1], L_000001d916fab230, L_000001d916fab5b0, L_000001d916fab2a0, L_000001d916fab770;
LS_000001d916faf7f0_0_12 .concat8 [ 1 1 1 1], L_000001d916fab460, L_000001d916fa9f60, L_000001d916faa4a0, L_000001d916faa740;
LS_000001d916faf7f0_0_16 .concat8 [ 1 1 1 1], L_000001d916fab4d0, L_000001d916faa270, L_000001d916faaa50, L_000001d916faa2e0;
LS_000001d916faf7f0_0_20 .concat8 [ 1 1 1 1], L_000001d916fab620, L_000001d916fab700, L_000001d916fab7e0, L_000001d916fab850;
LS_000001d916faf7f0_0_24 .concat8 [ 1 1 1 1], L_000001d916fab8c0, L_000001d916faa7b0, L_000001d916fabaf0, L_000001d916fa9fd0;
LS_000001d916faf7f0_0_28 .concat8 [ 1 1 1 1], L_000001d916faa0b0, L_000001d916faa580, L_000001d916faa120, L_000001d916faa190;
LS_000001d916faf7f0_1_0 .concat8 [ 4 4 4 4], LS_000001d916faf7f0_0_0, LS_000001d916faf7f0_0_4, LS_000001d916faf7f0_0_8, LS_000001d916faf7f0_0_12;
LS_000001d916faf7f0_1_4 .concat8 [ 4 4 4 4], LS_000001d916faf7f0_0_16, LS_000001d916faf7f0_0_20, LS_000001d916faf7f0_0_24, LS_000001d916faf7f0_0_28;
L_000001d916faf7f0 .concat8 [ 16 16 0 0], LS_000001d916faf7f0_1_0, LS_000001d916faf7f0_1_4;
L_000001d916fae7b0 .part v000001d916f0cb20_0, 31, 1;
L_000001d916faf890 .part v000001d916f0ec40_0, 31, 1;
L_000001d916fb0290 .part L_000001d916faf7f0, 0, 1;
L_000001d916fae490 .part L_000001d916faf7f0, 1, 1;
L_000001d916faf9d0 .part L_000001d916faf7f0, 2, 1;
L_000001d916fb0330 .part L_000001d916faf7f0, 3, 1;
L_000001d916fb03d0 .part L_000001d916faf7f0, 4, 1;
L_000001d916fb0510 .part L_000001d916faf7f0, 5, 1;
L_000001d916fb05b0 .part L_000001d916faf7f0, 6, 1;
L_000001d916fae2b0 .part L_000001d916faf7f0, 7, 1;
L_000001d916fae350 .part L_000001d916faf7f0, 8, 1;
L_000001d916fae5d0 .part L_000001d916faf7f0, 9, 1;
L_000001d916fb2590 .part L_000001d916faf7f0, 10, 1;
L_000001d916fb14b0 .part L_000001d916faf7f0, 11, 1;
L_000001d916fb1eb0 .part L_000001d916faf7f0, 12, 1;
L_000001d916fb29f0 .part L_000001d916faf7f0, 13, 1;
L_000001d916fb19b0 .part L_000001d916faf7f0, 14, 1;
L_000001d916fb1c30 .part L_000001d916faf7f0, 15, 1;
L_000001d916fb1730 .part L_000001d916faf7f0, 16, 1;
L_000001d916fb23b0 .part L_000001d916faf7f0, 17, 1;
L_000001d916fb2450 .part L_000001d916faf7f0, 18, 1;
L_000001d916fb17d0 .part L_000001d916faf7f0, 19, 1;
L_000001d916fb1d70 .part L_000001d916faf7f0, 20, 1;
L_000001d916fb1410 .part L_000001d916faf7f0, 21, 1;
L_000001d916fb0e70 .part L_000001d916faf7f0, 22, 1;
L_000001d916fb10f0 .part L_000001d916faf7f0, 23, 1;
L_000001d916fb24f0 .part L_000001d916faf7f0, 24, 1;
L_000001d916fb2630 .part L_000001d916faf7f0, 25, 1;
L_000001d916fb26d0 .part L_000001d916faf7f0, 26, 1;
L_000001d916fb2270 .part L_000001d916faf7f0, 27, 1;
L_000001d916fb1690 .part L_000001d916faf7f0, 28, 1;
L_000001d916fb2ef0 .part L_000001d916faf7f0, 29, 1;
L_000001d916fb2a90 .part L_000001d916faf7f0, 30, 1;
L_000001d916fb2b30 .part L_000001d916faf7f0, 31, 1;
S_000001d916c7c8c0 .scope module, "alu" "ALU" 8 18, 12 1 0, S_000001d916d56b50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_000001d916e9b1d0 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_000001d916faad60 .functor NOT 1, L_000001d916f42060, C4<0>, C4<0>, C4<0>;
v000001d916f02310_0 .net "A", 31 0, v000001d916f0cb20_0;  alias, 1 drivers
v000001d916f01370_0 .net "ALUOP", 3 0, v000001d916f01910_0;  alias, 1 drivers
v000001d916f01d70_0 .net "B", 31 0, v000001d916f0ec40_0;  alias, 1 drivers
v000001d916f02950_0 .var "CF", 0 0;
v000001d916f02090_0 .net "ZF", 0 0, L_000001d916faad60;  alias, 1 drivers
v000001d916f021d0_0 .net *"_ivl_1", 0 0, L_000001d916f42060;  1 drivers
v000001d916f01870_0 .var "res", 31 0;
E_000001d916e9af50 .event anyedge, v000001d916f01370_0, v000001d916f00fb0_0, v000001d916f028b0_0, v000001d916f02950_0;
L_000001d916f42060 .reduce/or v000001d916f01870_0;
S_000001d916c7ca50 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_000001d916d56b50;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_000001d916eafd30 .param/l "add" 0 9 6, C4<000000100000>;
P_000001d916eafd68 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001d916eafda0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001d916eafdd8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001d916eafe10 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001d916eafe48 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001d916eafe80 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001d916eafeb8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001d916eafef0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001d916eaff28 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001d916eaff60 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001d916eaff98 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001d916eaffd0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001d916eb0008 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001d916eb0040 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001d916eb0078 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001d916eb00b0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001d916eb00e8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001d916eb0120 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001d916eb0158 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001d916eb0190 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001d916eb01c8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001d916eb0200 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001d916eb0238 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001d916eb0270 .param/l "xori" 0 9 12, C4<001110000000>;
v000001d916f01910_0 .var "ALU_OP", 3 0;
v000001d916f01b90_0 .net "opcode", 11 0, v000001d916f0e740_0;  alias, 1 drivers
E_000001d916e9aa50 .event anyedge, v000001d916efd860_0;
S_000001d916c83170 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_000001d916c49f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v000001d916f10220_0 .net "EX1_forward_to_B", 31 0, v000001d916f0f1e0_0;  alias, 1 drivers
v000001d916f0fbe0_0 .net "EX_PFC", 31 0, v000001d916f0f820_0;  alias, 1 drivers
v000001d916f0f500_0 .net "EX_PFC_to_IF", 31 0, L_000001d916f41d40;  alias, 1 drivers
v000001d916f0fdc0_0 .net "alu_selA", 1 0, L_000001d916f3d880;  alias, 1 drivers
v000001d916f0f3c0_0 .net "alu_selB", 1 0, L_000001d916f40e40;  alias, 1 drivers
v000001d916f0f5a0_0 .net "ex_haz", 31 0, v000001d916efdc20_0;  alias, 1 drivers
v000001d916f0faa0_0 .net "id_haz", 31 0, L_000001d916f43dc0;  alias, 1 drivers
v000001d916f0f640_0 .net "is_jr", 0 0, v000001d916f0f460_0;  alias, 1 drivers
v000001d916f0f000_0 .net "mem_haz", 31 0, L_000001d916fabd90;  alias, 1 drivers
v000001d916f105e0_0 .net "oper1", 31 0, L_000001d916f45ca0;  alias, 1 drivers
v000001d916f0fc80_0 .net "oper2", 31 0, L_000001d916faba10;  alias, 1 drivers
v000001d916f0f280_0 .net "pc", 31 0, v000001d916f0f140_0;  alias, 1 drivers
v000001d916f10360_0 .net "rs1", 31 0, v000001d916f102c0_0;  alias, 1 drivers
v000001d916f0f0a0_0 .net "rs2_in", 31 0, v000001d916f10540_0;  alias, 1 drivers
v000001d916f0ef60_0 .net "rs2_out", 31 0, L_000001d916faa6d0;  alias, 1 drivers
v000001d916f0ffa0_0 .net "store_rs2_forward", 1 0, L_000001d916f3f720;  alias, 1 drivers
L_000001d916f41d40 .functor MUXZ 32, v000001d916f0f820_0, L_000001d916f45ca0, v000001d916f0f460_0, C4<>;
S_000001d916c83300 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_000001d916c83170;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001d916e9b010 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001d916f45060 .functor NOT 1, L_000001d916f42240, C4<0>, C4<0>, C4<0>;
L_000001d916f446c0 .functor NOT 1, L_000001d916f42e20, C4<0>, C4<0>, C4<0>;
L_000001d916f454c0 .functor NOT 1, L_000001d916f42ec0, C4<0>, C4<0>, C4<0>;
L_000001d916f45610 .functor NOT 1, L_000001d916f430a0, C4<0>, C4<0>, C4<0>;
L_000001d916f44b20 .functor AND 32, L_000001d916f453e0, v000001d916f102c0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d916f45680 .functor AND 32, L_000001d916f448f0, L_000001d916fabd90, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d916f43fc0 .functor OR 32, L_000001d916f44b20, L_000001d916f45680, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d916f44030 .functor AND 32, L_000001d916f455a0, v000001d916efdc20_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d916f440a0 .functor OR 32, L_000001d916f43fc0, L_000001d916f44030, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d916f45d10 .functor AND 32, L_000001d916f43f50, L_000001d916f43dc0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d916f45ca0 .functor OR 32, L_000001d916f440a0, L_000001d916f45d10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d916f049d0_0 .net *"_ivl_1", 0 0, L_000001d916f42240;  1 drivers
v000001d916f04a70_0 .net *"_ivl_13", 0 0, L_000001d916f42ec0;  1 drivers
v000001d916f04b10_0 .net *"_ivl_14", 0 0, L_000001d916f454c0;  1 drivers
v000001d916f04cf0_0 .net *"_ivl_19", 0 0, L_000001d916f42380;  1 drivers
v000001d916f094e0_0 .net *"_ivl_2", 0 0, L_000001d916f45060;  1 drivers
v000001d916f0a5c0_0 .net *"_ivl_23", 0 0, L_000001d916f42420;  1 drivers
v000001d916f0a160_0 .net *"_ivl_27", 0 0, L_000001d916f430a0;  1 drivers
v000001d916f09620_0 .net *"_ivl_28", 0 0, L_000001d916f45610;  1 drivers
v000001d916f096c0_0 .net *"_ivl_33", 0 0, L_000001d916f41340;  1 drivers
v000001d916f098a0_0 .net *"_ivl_37", 0 0, L_000001d916f41de0;  1 drivers
v000001d916f09da0_0 .net *"_ivl_40", 31 0, L_000001d916f44b20;  1 drivers
v000001d916f09d00_0 .net *"_ivl_42", 31 0, L_000001d916f45680;  1 drivers
v000001d916f08f40_0 .net *"_ivl_44", 31 0, L_000001d916f43fc0;  1 drivers
v000001d916f0a200_0 .net *"_ivl_46", 31 0, L_000001d916f44030;  1 drivers
v000001d916f09760_0 .net *"_ivl_48", 31 0, L_000001d916f440a0;  1 drivers
v000001d916f09800_0 .net *"_ivl_50", 31 0, L_000001d916f45d10;  1 drivers
v000001d916f0a020_0 .net *"_ivl_7", 0 0, L_000001d916f42e20;  1 drivers
v000001d916f0a0c0_0 .net *"_ivl_8", 0 0, L_000001d916f446c0;  1 drivers
v000001d916f09260_0 .net "ina", 31 0, v000001d916f102c0_0;  alias, 1 drivers
v000001d916f08fe0_0 .net "inb", 31 0, L_000001d916fabd90;  alias, 1 drivers
v000001d916f0a2a0_0 .net "inc", 31 0, v000001d916efdc20_0;  alias, 1 drivers
v000001d916f09940_0 .net "ind", 31 0, L_000001d916f43dc0;  alias, 1 drivers
v000001d916f0a480_0 .net "out", 31 0, L_000001d916f45ca0;  alias, 1 drivers
v000001d916f09300_0 .net "s0", 31 0, L_000001d916f453e0;  1 drivers
v000001d916f09080_0 .net "s1", 31 0, L_000001d916f448f0;  1 drivers
v000001d916f099e0_0 .net "s2", 31 0, L_000001d916f455a0;  1 drivers
v000001d916f0a520_0 .net "s3", 31 0, L_000001d916f43f50;  1 drivers
v000001d916f0a340_0 .net "sel", 1 0, L_000001d916f3d880;  alias, 1 drivers
L_000001d916f42240 .part L_000001d916f3d880, 1, 1;
LS_000001d916f422e0_0_0 .concat [ 1 1 1 1], L_000001d916f45060, L_000001d916f45060, L_000001d916f45060, L_000001d916f45060;
LS_000001d916f422e0_0_4 .concat [ 1 1 1 1], L_000001d916f45060, L_000001d916f45060, L_000001d916f45060, L_000001d916f45060;
LS_000001d916f422e0_0_8 .concat [ 1 1 1 1], L_000001d916f45060, L_000001d916f45060, L_000001d916f45060, L_000001d916f45060;
LS_000001d916f422e0_0_12 .concat [ 1 1 1 1], L_000001d916f45060, L_000001d916f45060, L_000001d916f45060, L_000001d916f45060;
LS_000001d916f422e0_0_16 .concat [ 1 1 1 1], L_000001d916f45060, L_000001d916f45060, L_000001d916f45060, L_000001d916f45060;
LS_000001d916f422e0_0_20 .concat [ 1 1 1 1], L_000001d916f45060, L_000001d916f45060, L_000001d916f45060, L_000001d916f45060;
LS_000001d916f422e0_0_24 .concat [ 1 1 1 1], L_000001d916f45060, L_000001d916f45060, L_000001d916f45060, L_000001d916f45060;
LS_000001d916f422e0_0_28 .concat [ 1 1 1 1], L_000001d916f45060, L_000001d916f45060, L_000001d916f45060, L_000001d916f45060;
LS_000001d916f422e0_1_0 .concat [ 4 4 4 4], LS_000001d916f422e0_0_0, LS_000001d916f422e0_0_4, LS_000001d916f422e0_0_8, LS_000001d916f422e0_0_12;
LS_000001d916f422e0_1_4 .concat [ 4 4 4 4], LS_000001d916f422e0_0_16, LS_000001d916f422e0_0_20, LS_000001d916f422e0_0_24, LS_000001d916f422e0_0_28;
L_000001d916f422e0 .concat [ 16 16 0 0], LS_000001d916f422e0_1_0, LS_000001d916f422e0_1_4;
L_000001d916f42e20 .part L_000001d916f3d880, 0, 1;
LS_000001d916f418e0_0_0 .concat [ 1 1 1 1], L_000001d916f446c0, L_000001d916f446c0, L_000001d916f446c0, L_000001d916f446c0;
LS_000001d916f418e0_0_4 .concat [ 1 1 1 1], L_000001d916f446c0, L_000001d916f446c0, L_000001d916f446c0, L_000001d916f446c0;
LS_000001d916f418e0_0_8 .concat [ 1 1 1 1], L_000001d916f446c0, L_000001d916f446c0, L_000001d916f446c0, L_000001d916f446c0;
LS_000001d916f418e0_0_12 .concat [ 1 1 1 1], L_000001d916f446c0, L_000001d916f446c0, L_000001d916f446c0, L_000001d916f446c0;
LS_000001d916f418e0_0_16 .concat [ 1 1 1 1], L_000001d916f446c0, L_000001d916f446c0, L_000001d916f446c0, L_000001d916f446c0;
LS_000001d916f418e0_0_20 .concat [ 1 1 1 1], L_000001d916f446c0, L_000001d916f446c0, L_000001d916f446c0, L_000001d916f446c0;
LS_000001d916f418e0_0_24 .concat [ 1 1 1 1], L_000001d916f446c0, L_000001d916f446c0, L_000001d916f446c0, L_000001d916f446c0;
LS_000001d916f418e0_0_28 .concat [ 1 1 1 1], L_000001d916f446c0, L_000001d916f446c0, L_000001d916f446c0, L_000001d916f446c0;
LS_000001d916f418e0_1_0 .concat [ 4 4 4 4], LS_000001d916f418e0_0_0, LS_000001d916f418e0_0_4, LS_000001d916f418e0_0_8, LS_000001d916f418e0_0_12;
LS_000001d916f418e0_1_4 .concat [ 4 4 4 4], LS_000001d916f418e0_0_16, LS_000001d916f418e0_0_20, LS_000001d916f418e0_0_24, LS_000001d916f418e0_0_28;
L_000001d916f418e0 .concat [ 16 16 0 0], LS_000001d916f418e0_1_0, LS_000001d916f418e0_1_4;
L_000001d916f42ec0 .part L_000001d916f3d880, 1, 1;
LS_000001d916f43460_0_0 .concat [ 1 1 1 1], L_000001d916f454c0, L_000001d916f454c0, L_000001d916f454c0, L_000001d916f454c0;
LS_000001d916f43460_0_4 .concat [ 1 1 1 1], L_000001d916f454c0, L_000001d916f454c0, L_000001d916f454c0, L_000001d916f454c0;
LS_000001d916f43460_0_8 .concat [ 1 1 1 1], L_000001d916f454c0, L_000001d916f454c0, L_000001d916f454c0, L_000001d916f454c0;
LS_000001d916f43460_0_12 .concat [ 1 1 1 1], L_000001d916f454c0, L_000001d916f454c0, L_000001d916f454c0, L_000001d916f454c0;
LS_000001d916f43460_0_16 .concat [ 1 1 1 1], L_000001d916f454c0, L_000001d916f454c0, L_000001d916f454c0, L_000001d916f454c0;
LS_000001d916f43460_0_20 .concat [ 1 1 1 1], L_000001d916f454c0, L_000001d916f454c0, L_000001d916f454c0, L_000001d916f454c0;
LS_000001d916f43460_0_24 .concat [ 1 1 1 1], L_000001d916f454c0, L_000001d916f454c0, L_000001d916f454c0, L_000001d916f454c0;
LS_000001d916f43460_0_28 .concat [ 1 1 1 1], L_000001d916f454c0, L_000001d916f454c0, L_000001d916f454c0, L_000001d916f454c0;
LS_000001d916f43460_1_0 .concat [ 4 4 4 4], LS_000001d916f43460_0_0, LS_000001d916f43460_0_4, LS_000001d916f43460_0_8, LS_000001d916f43460_0_12;
LS_000001d916f43460_1_4 .concat [ 4 4 4 4], LS_000001d916f43460_0_16, LS_000001d916f43460_0_20, LS_000001d916f43460_0_24, LS_000001d916f43460_0_28;
L_000001d916f43460 .concat [ 16 16 0 0], LS_000001d916f43460_1_0, LS_000001d916f43460_1_4;
L_000001d916f42380 .part L_000001d916f3d880, 0, 1;
LS_000001d916f42f60_0_0 .concat [ 1 1 1 1], L_000001d916f42380, L_000001d916f42380, L_000001d916f42380, L_000001d916f42380;
LS_000001d916f42f60_0_4 .concat [ 1 1 1 1], L_000001d916f42380, L_000001d916f42380, L_000001d916f42380, L_000001d916f42380;
LS_000001d916f42f60_0_8 .concat [ 1 1 1 1], L_000001d916f42380, L_000001d916f42380, L_000001d916f42380, L_000001d916f42380;
LS_000001d916f42f60_0_12 .concat [ 1 1 1 1], L_000001d916f42380, L_000001d916f42380, L_000001d916f42380, L_000001d916f42380;
LS_000001d916f42f60_0_16 .concat [ 1 1 1 1], L_000001d916f42380, L_000001d916f42380, L_000001d916f42380, L_000001d916f42380;
LS_000001d916f42f60_0_20 .concat [ 1 1 1 1], L_000001d916f42380, L_000001d916f42380, L_000001d916f42380, L_000001d916f42380;
LS_000001d916f42f60_0_24 .concat [ 1 1 1 1], L_000001d916f42380, L_000001d916f42380, L_000001d916f42380, L_000001d916f42380;
LS_000001d916f42f60_0_28 .concat [ 1 1 1 1], L_000001d916f42380, L_000001d916f42380, L_000001d916f42380, L_000001d916f42380;
LS_000001d916f42f60_1_0 .concat [ 4 4 4 4], LS_000001d916f42f60_0_0, LS_000001d916f42f60_0_4, LS_000001d916f42f60_0_8, LS_000001d916f42f60_0_12;
LS_000001d916f42f60_1_4 .concat [ 4 4 4 4], LS_000001d916f42f60_0_16, LS_000001d916f42f60_0_20, LS_000001d916f42f60_0_24, LS_000001d916f42f60_0_28;
L_000001d916f42f60 .concat [ 16 16 0 0], LS_000001d916f42f60_1_0, LS_000001d916f42f60_1_4;
L_000001d916f42420 .part L_000001d916f3d880, 1, 1;
LS_000001d916f421a0_0_0 .concat [ 1 1 1 1], L_000001d916f42420, L_000001d916f42420, L_000001d916f42420, L_000001d916f42420;
LS_000001d916f421a0_0_4 .concat [ 1 1 1 1], L_000001d916f42420, L_000001d916f42420, L_000001d916f42420, L_000001d916f42420;
LS_000001d916f421a0_0_8 .concat [ 1 1 1 1], L_000001d916f42420, L_000001d916f42420, L_000001d916f42420, L_000001d916f42420;
LS_000001d916f421a0_0_12 .concat [ 1 1 1 1], L_000001d916f42420, L_000001d916f42420, L_000001d916f42420, L_000001d916f42420;
LS_000001d916f421a0_0_16 .concat [ 1 1 1 1], L_000001d916f42420, L_000001d916f42420, L_000001d916f42420, L_000001d916f42420;
LS_000001d916f421a0_0_20 .concat [ 1 1 1 1], L_000001d916f42420, L_000001d916f42420, L_000001d916f42420, L_000001d916f42420;
LS_000001d916f421a0_0_24 .concat [ 1 1 1 1], L_000001d916f42420, L_000001d916f42420, L_000001d916f42420, L_000001d916f42420;
LS_000001d916f421a0_0_28 .concat [ 1 1 1 1], L_000001d916f42420, L_000001d916f42420, L_000001d916f42420, L_000001d916f42420;
LS_000001d916f421a0_1_0 .concat [ 4 4 4 4], LS_000001d916f421a0_0_0, LS_000001d916f421a0_0_4, LS_000001d916f421a0_0_8, LS_000001d916f421a0_0_12;
LS_000001d916f421a0_1_4 .concat [ 4 4 4 4], LS_000001d916f421a0_0_16, LS_000001d916f421a0_0_20, LS_000001d916f421a0_0_24, LS_000001d916f421a0_0_28;
L_000001d916f421a0 .concat [ 16 16 0 0], LS_000001d916f421a0_1_0, LS_000001d916f421a0_1_4;
L_000001d916f430a0 .part L_000001d916f3d880, 0, 1;
LS_000001d916f424c0_0_0 .concat [ 1 1 1 1], L_000001d916f45610, L_000001d916f45610, L_000001d916f45610, L_000001d916f45610;
LS_000001d916f424c0_0_4 .concat [ 1 1 1 1], L_000001d916f45610, L_000001d916f45610, L_000001d916f45610, L_000001d916f45610;
LS_000001d916f424c0_0_8 .concat [ 1 1 1 1], L_000001d916f45610, L_000001d916f45610, L_000001d916f45610, L_000001d916f45610;
LS_000001d916f424c0_0_12 .concat [ 1 1 1 1], L_000001d916f45610, L_000001d916f45610, L_000001d916f45610, L_000001d916f45610;
LS_000001d916f424c0_0_16 .concat [ 1 1 1 1], L_000001d916f45610, L_000001d916f45610, L_000001d916f45610, L_000001d916f45610;
LS_000001d916f424c0_0_20 .concat [ 1 1 1 1], L_000001d916f45610, L_000001d916f45610, L_000001d916f45610, L_000001d916f45610;
LS_000001d916f424c0_0_24 .concat [ 1 1 1 1], L_000001d916f45610, L_000001d916f45610, L_000001d916f45610, L_000001d916f45610;
LS_000001d916f424c0_0_28 .concat [ 1 1 1 1], L_000001d916f45610, L_000001d916f45610, L_000001d916f45610, L_000001d916f45610;
LS_000001d916f424c0_1_0 .concat [ 4 4 4 4], LS_000001d916f424c0_0_0, LS_000001d916f424c0_0_4, LS_000001d916f424c0_0_8, LS_000001d916f424c0_0_12;
LS_000001d916f424c0_1_4 .concat [ 4 4 4 4], LS_000001d916f424c0_0_16, LS_000001d916f424c0_0_20, LS_000001d916f424c0_0_24, LS_000001d916f424c0_0_28;
L_000001d916f424c0 .concat [ 16 16 0 0], LS_000001d916f424c0_1_0, LS_000001d916f424c0_1_4;
L_000001d916f41340 .part L_000001d916f3d880, 1, 1;
LS_000001d916f40f80_0_0 .concat [ 1 1 1 1], L_000001d916f41340, L_000001d916f41340, L_000001d916f41340, L_000001d916f41340;
LS_000001d916f40f80_0_4 .concat [ 1 1 1 1], L_000001d916f41340, L_000001d916f41340, L_000001d916f41340, L_000001d916f41340;
LS_000001d916f40f80_0_8 .concat [ 1 1 1 1], L_000001d916f41340, L_000001d916f41340, L_000001d916f41340, L_000001d916f41340;
LS_000001d916f40f80_0_12 .concat [ 1 1 1 1], L_000001d916f41340, L_000001d916f41340, L_000001d916f41340, L_000001d916f41340;
LS_000001d916f40f80_0_16 .concat [ 1 1 1 1], L_000001d916f41340, L_000001d916f41340, L_000001d916f41340, L_000001d916f41340;
LS_000001d916f40f80_0_20 .concat [ 1 1 1 1], L_000001d916f41340, L_000001d916f41340, L_000001d916f41340, L_000001d916f41340;
LS_000001d916f40f80_0_24 .concat [ 1 1 1 1], L_000001d916f41340, L_000001d916f41340, L_000001d916f41340, L_000001d916f41340;
LS_000001d916f40f80_0_28 .concat [ 1 1 1 1], L_000001d916f41340, L_000001d916f41340, L_000001d916f41340, L_000001d916f41340;
LS_000001d916f40f80_1_0 .concat [ 4 4 4 4], LS_000001d916f40f80_0_0, LS_000001d916f40f80_0_4, LS_000001d916f40f80_0_8, LS_000001d916f40f80_0_12;
LS_000001d916f40f80_1_4 .concat [ 4 4 4 4], LS_000001d916f40f80_0_16, LS_000001d916f40f80_0_20, LS_000001d916f40f80_0_24, LS_000001d916f40f80_0_28;
L_000001d916f40f80 .concat [ 16 16 0 0], LS_000001d916f40f80_1_0, LS_000001d916f40f80_1_4;
L_000001d916f41de0 .part L_000001d916f3d880, 0, 1;
LS_000001d916f42b00_0_0 .concat [ 1 1 1 1], L_000001d916f41de0, L_000001d916f41de0, L_000001d916f41de0, L_000001d916f41de0;
LS_000001d916f42b00_0_4 .concat [ 1 1 1 1], L_000001d916f41de0, L_000001d916f41de0, L_000001d916f41de0, L_000001d916f41de0;
LS_000001d916f42b00_0_8 .concat [ 1 1 1 1], L_000001d916f41de0, L_000001d916f41de0, L_000001d916f41de0, L_000001d916f41de0;
LS_000001d916f42b00_0_12 .concat [ 1 1 1 1], L_000001d916f41de0, L_000001d916f41de0, L_000001d916f41de0, L_000001d916f41de0;
LS_000001d916f42b00_0_16 .concat [ 1 1 1 1], L_000001d916f41de0, L_000001d916f41de0, L_000001d916f41de0, L_000001d916f41de0;
LS_000001d916f42b00_0_20 .concat [ 1 1 1 1], L_000001d916f41de0, L_000001d916f41de0, L_000001d916f41de0, L_000001d916f41de0;
LS_000001d916f42b00_0_24 .concat [ 1 1 1 1], L_000001d916f41de0, L_000001d916f41de0, L_000001d916f41de0, L_000001d916f41de0;
LS_000001d916f42b00_0_28 .concat [ 1 1 1 1], L_000001d916f41de0, L_000001d916f41de0, L_000001d916f41de0, L_000001d916f41de0;
LS_000001d916f42b00_1_0 .concat [ 4 4 4 4], LS_000001d916f42b00_0_0, LS_000001d916f42b00_0_4, LS_000001d916f42b00_0_8, LS_000001d916f42b00_0_12;
LS_000001d916f42b00_1_4 .concat [ 4 4 4 4], LS_000001d916f42b00_0_16, LS_000001d916f42b00_0_20, LS_000001d916f42b00_0_24, LS_000001d916f42b00_0_28;
L_000001d916f42b00 .concat [ 16 16 0 0], LS_000001d916f42b00_1_0, LS_000001d916f42b00_1_4;
S_000001d916c38230 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001d916c83300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001d916f453e0 .functor AND 32, L_000001d916f422e0, L_000001d916f418e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001d916f04610_0 .net "in1", 31 0, L_000001d916f422e0;  1 drivers
v000001d916f03710_0 .net "in2", 31 0, L_000001d916f418e0;  1 drivers
v000001d916f03990_0 .net "out", 31 0, L_000001d916f453e0;  alias, 1 drivers
S_000001d916c383c0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001d916c83300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001d916f448f0 .functor AND 32, L_000001d916f43460, L_000001d916f42f60, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001d916f03a30_0 .net "in1", 31 0, L_000001d916f43460;  1 drivers
v000001d916f03ad0_0 .net "in2", 31 0, L_000001d916f42f60;  1 drivers
v000001d916f03b70_0 .net "out", 31 0, L_000001d916f448f0;  alias, 1 drivers
S_000001d916c71570 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001d916c83300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001d916f455a0 .functor AND 32, L_000001d916f421a0, L_000001d916f424c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001d916f046b0_0 .net "in1", 31 0, L_000001d916f421a0;  1 drivers
v000001d916f03c10_0 .net "in2", 31 0, L_000001d916f424c0;  1 drivers
v000001d916f04750_0 .net "out", 31 0, L_000001d916f455a0;  alias, 1 drivers
S_000001d916f06530 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001d916c83300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001d916f43f50 .functor AND 32, L_000001d916f40f80, L_000001d916f42b00, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001d916f04c50_0 .net "in1", 31 0, L_000001d916f40f80;  1 drivers
v000001d916f047f0_0 .net "in2", 31 0, L_000001d916f42b00;  1 drivers
v000001d916f04930_0 .net "out", 31 0, L_000001d916f43f50;  alias, 1 drivers
S_000001d916f06080 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_000001d916c83170;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001d916e9b990 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001d916f45df0 .functor NOT 1, L_000001d916f42560, C4<0>, C4<0>, C4<0>;
L_000001d916f45c30 .functor NOT 1, L_000001d916f41020, C4<0>, C4<0>, C4<0>;
L_000001d916f45ae0 .functor NOT 1, L_000001d916f42d80, C4<0>, C4<0>, C4<0>;
L_000001d916e7c700 .functor NOT 1, L_000001d916f435a0, C4<0>, C4<0>, C4<0>;
L_000001d916fab540 .functor AND 32, L_000001d916f45d80, v000001d916f0f1e0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d916faac80 .functor AND 32, L_000001d916f45b50, L_000001d916fabd90, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d916faa660 .functor OR 32, L_000001d916fab540, L_000001d916faac80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d916faa970 .functor AND 32, L_000001d916f45bc0, v000001d916efdc20_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d916faadd0 .functor OR 32, L_000001d916faa660, L_000001d916faa970, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d916faae40 .functor AND 32, L_000001d916fab9a0, L_000001d916f43dc0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d916faba10 .functor OR 32, L_000001d916faadd0, L_000001d916faae40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d916f09c60_0 .net *"_ivl_1", 0 0, L_000001d916f42560;  1 drivers
v000001d916f08720_0 .net *"_ivl_13", 0 0, L_000001d916f42d80;  1 drivers
v000001d916f089a0_0 .net *"_ivl_14", 0 0, L_000001d916f45ae0;  1 drivers
v000001d916f087c0_0 .net *"_ivl_19", 0 0, L_000001d916f41fc0;  1 drivers
v000001d916f06740_0 .net *"_ivl_2", 0 0, L_000001d916f45df0;  1 drivers
v000001d916f08e00_0 .net *"_ivl_23", 0 0, L_000001d916f41980;  1 drivers
v000001d916f08c20_0 .net *"_ivl_27", 0 0, L_000001d916f435a0;  1 drivers
v000001d916f07140_0 .net *"_ivl_28", 0 0, L_000001d916e7c700;  1 drivers
v000001d916f08400_0 .net *"_ivl_33", 0 0, L_000001d916f426a0;  1 drivers
v000001d916f08a40_0 .net *"_ivl_37", 0 0, L_000001d916f41b60;  1 drivers
v000001d916f08ea0_0 .net *"_ivl_40", 31 0, L_000001d916fab540;  1 drivers
v000001d916f08220_0 .net *"_ivl_42", 31 0, L_000001d916faac80;  1 drivers
v000001d916f08ae0_0 .net *"_ivl_44", 31 0, L_000001d916faa660;  1 drivers
v000001d916f07dc0_0 .net *"_ivl_46", 31 0, L_000001d916faa970;  1 drivers
v000001d916f067e0_0 .net *"_ivl_48", 31 0, L_000001d916faadd0;  1 drivers
v000001d916f071e0_0 .net *"_ivl_50", 31 0, L_000001d916faae40;  1 drivers
v000001d916f07460_0 .net *"_ivl_7", 0 0, L_000001d916f41020;  1 drivers
v000001d916f07000_0 .net *"_ivl_8", 0 0, L_000001d916f45c30;  1 drivers
v000001d916f07780_0 .net "ina", 31 0, v000001d916f0f1e0_0;  alias, 1 drivers
v000001d916f07280_0 .net "inb", 31 0, L_000001d916fabd90;  alias, 1 drivers
v000001d916f08360_0 .net "inc", 31 0, v000001d916efdc20_0;  alias, 1 drivers
v000001d916f06880_0 .net "ind", 31 0, L_000001d916f43dc0;  alias, 1 drivers
v000001d916f06d80_0 .net "out", 31 0, L_000001d916faba10;  alias, 1 drivers
v000001d916f07be0_0 .net "s0", 31 0, L_000001d916f45d80;  1 drivers
v000001d916f084a0_0 .net "s1", 31 0, L_000001d916f45b50;  1 drivers
v000001d916f06f60_0 .net "s2", 31 0, L_000001d916f45bc0;  1 drivers
v000001d916f08040_0 .net "s3", 31 0, L_000001d916fab9a0;  1 drivers
v000001d916f08540_0 .net "sel", 1 0, L_000001d916f40e40;  alias, 1 drivers
L_000001d916f42560 .part L_000001d916f40e40, 1, 1;
LS_000001d916f41c00_0_0 .concat [ 1 1 1 1], L_000001d916f45df0, L_000001d916f45df0, L_000001d916f45df0, L_000001d916f45df0;
LS_000001d916f41c00_0_4 .concat [ 1 1 1 1], L_000001d916f45df0, L_000001d916f45df0, L_000001d916f45df0, L_000001d916f45df0;
LS_000001d916f41c00_0_8 .concat [ 1 1 1 1], L_000001d916f45df0, L_000001d916f45df0, L_000001d916f45df0, L_000001d916f45df0;
LS_000001d916f41c00_0_12 .concat [ 1 1 1 1], L_000001d916f45df0, L_000001d916f45df0, L_000001d916f45df0, L_000001d916f45df0;
LS_000001d916f41c00_0_16 .concat [ 1 1 1 1], L_000001d916f45df0, L_000001d916f45df0, L_000001d916f45df0, L_000001d916f45df0;
LS_000001d916f41c00_0_20 .concat [ 1 1 1 1], L_000001d916f45df0, L_000001d916f45df0, L_000001d916f45df0, L_000001d916f45df0;
LS_000001d916f41c00_0_24 .concat [ 1 1 1 1], L_000001d916f45df0, L_000001d916f45df0, L_000001d916f45df0, L_000001d916f45df0;
LS_000001d916f41c00_0_28 .concat [ 1 1 1 1], L_000001d916f45df0, L_000001d916f45df0, L_000001d916f45df0, L_000001d916f45df0;
LS_000001d916f41c00_1_0 .concat [ 4 4 4 4], LS_000001d916f41c00_0_0, LS_000001d916f41c00_0_4, LS_000001d916f41c00_0_8, LS_000001d916f41c00_0_12;
LS_000001d916f41c00_1_4 .concat [ 4 4 4 4], LS_000001d916f41c00_0_16, LS_000001d916f41c00_0_20, LS_000001d916f41c00_0_24, LS_000001d916f41c00_0_28;
L_000001d916f41c00 .concat [ 16 16 0 0], LS_000001d916f41c00_1_0, LS_000001d916f41c00_1_4;
L_000001d916f41020 .part L_000001d916f40e40, 0, 1;
LS_000001d916f43140_0_0 .concat [ 1 1 1 1], L_000001d916f45c30, L_000001d916f45c30, L_000001d916f45c30, L_000001d916f45c30;
LS_000001d916f43140_0_4 .concat [ 1 1 1 1], L_000001d916f45c30, L_000001d916f45c30, L_000001d916f45c30, L_000001d916f45c30;
LS_000001d916f43140_0_8 .concat [ 1 1 1 1], L_000001d916f45c30, L_000001d916f45c30, L_000001d916f45c30, L_000001d916f45c30;
LS_000001d916f43140_0_12 .concat [ 1 1 1 1], L_000001d916f45c30, L_000001d916f45c30, L_000001d916f45c30, L_000001d916f45c30;
LS_000001d916f43140_0_16 .concat [ 1 1 1 1], L_000001d916f45c30, L_000001d916f45c30, L_000001d916f45c30, L_000001d916f45c30;
LS_000001d916f43140_0_20 .concat [ 1 1 1 1], L_000001d916f45c30, L_000001d916f45c30, L_000001d916f45c30, L_000001d916f45c30;
LS_000001d916f43140_0_24 .concat [ 1 1 1 1], L_000001d916f45c30, L_000001d916f45c30, L_000001d916f45c30, L_000001d916f45c30;
LS_000001d916f43140_0_28 .concat [ 1 1 1 1], L_000001d916f45c30, L_000001d916f45c30, L_000001d916f45c30, L_000001d916f45c30;
LS_000001d916f43140_1_0 .concat [ 4 4 4 4], LS_000001d916f43140_0_0, LS_000001d916f43140_0_4, LS_000001d916f43140_0_8, LS_000001d916f43140_0_12;
LS_000001d916f43140_1_4 .concat [ 4 4 4 4], LS_000001d916f43140_0_16, LS_000001d916f43140_0_20, LS_000001d916f43140_0_24, LS_000001d916f43140_0_28;
L_000001d916f43140 .concat [ 16 16 0 0], LS_000001d916f43140_1_0, LS_000001d916f43140_1_4;
L_000001d916f42d80 .part L_000001d916f40e40, 1, 1;
LS_000001d916f43640_0_0 .concat [ 1 1 1 1], L_000001d916f45ae0, L_000001d916f45ae0, L_000001d916f45ae0, L_000001d916f45ae0;
LS_000001d916f43640_0_4 .concat [ 1 1 1 1], L_000001d916f45ae0, L_000001d916f45ae0, L_000001d916f45ae0, L_000001d916f45ae0;
LS_000001d916f43640_0_8 .concat [ 1 1 1 1], L_000001d916f45ae0, L_000001d916f45ae0, L_000001d916f45ae0, L_000001d916f45ae0;
LS_000001d916f43640_0_12 .concat [ 1 1 1 1], L_000001d916f45ae0, L_000001d916f45ae0, L_000001d916f45ae0, L_000001d916f45ae0;
LS_000001d916f43640_0_16 .concat [ 1 1 1 1], L_000001d916f45ae0, L_000001d916f45ae0, L_000001d916f45ae0, L_000001d916f45ae0;
LS_000001d916f43640_0_20 .concat [ 1 1 1 1], L_000001d916f45ae0, L_000001d916f45ae0, L_000001d916f45ae0, L_000001d916f45ae0;
LS_000001d916f43640_0_24 .concat [ 1 1 1 1], L_000001d916f45ae0, L_000001d916f45ae0, L_000001d916f45ae0, L_000001d916f45ae0;
LS_000001d916f43640_0_28 .concat [ 1 1 1 1], L_000001d916f45ae0, L_000001d916f45ae0, L_000001d916f45ae0, L_000001d916f45ae0;
LS_000001d916f43640_1_0 .concat [ 4 4 4 4], LS_000001d916f43640_0_0, LS_000001d916f43640_0_4, LS_000001d916f43640_0_8, LS_000001d916f43640_0_12;
LS_000001d916f43640_1_4 .concat [ 4 4 4 4], LS_000001d916f43640_0_16, LS_000001d916f43640_0_20, LS_000001d916f43640_0_24, LS_000001d916f43640_0_28;
L_000001d916f43640 .concat [ 16 16 0 0], LS_000001d916f43640_1_0, LS_000001d916f43640_1_4;
L_000001d916f41fc0 .part L_000001d916f40e40, 0, 1;
LS_000001d916f42600_0_0 .concat [ 1 1 1 1], L_000001d916f41fc0, L_000001d916f41fc0, L_000001d916f41fc0, L_000001d916f41fc0;
LS_000001d916f42600_0_4 .concat [ 1 1 1 1], L_000001d916f41fc0, L_000001d916f41fc0, L_000001d916f41fc0, L_000001d916f41fc0;
LS_000001d916f42600_0_8 .concat [ 1 1 1 1], L_000001d916f41fc0, L_000001d916f41fc0, L_000001d916f41fc0, L_000001d916f41fc0;
LS_000001d916f42600_0_12 .concat [ 1 1 1 1], L_000001d916f41fc0, L_000001d916f41fc0, L_000001d916f41fc0, L_000001d916f41fc0;
LS_000001d916f42600_0_16 .concat [ 1 1 1 1], L_000001d916f41fc0, L_000001d916f41fc0, L_000001d916f41fc0, L_000001d916f41fc0;
LS_000001d916f42600_0_20 .concat [ 1 1 1 1], L_000001d916f41fc0, L_000001d916f41fc0, L_000001d916f41fc0, L_000001d916f41fc0;
LS_000001d916f42600_0_24 .concat [ 1 1 1 1], L_000001d916f41fc0, L_000001d916f41fc0, L_000001d916f41fc0, L_000001d916f41fc0;
LS_000001d916f42600_0_28 .concat [ 1 1 1 1], L_000001d916f41fc0, L_000001d916f41fc0, L_000001d916f41fc0, L_000001d916f41fc0;
LS_000001d916f42600_1_0 .concat [ 4 4 4 4], LS_000001d916f42600_0_0, LS_000001d916f42600_0_4, LS_000001d916f42600_0_8, LS_000001d916f42600_0_12;
LS_000001d916f42600_1_4 .concat [ 4 4 4 4], LS_000001d916f42600_0_16, LS_000001d916f42600_0_20, LS_000001d916f42600_0_24, LS_000001d916f42600_0_28;
L_000001d916f42600 .concat [ 16 16 0 0], LS_000001d916f42600_1_0, LS_000001d916f42600_1_4;
L_000001d916f41980 .part L_000001d916f40e40, 1, 1;
LS_000001d916f43500_0_0 .concat [ 1 1 1 1], L_000001d916f41980, L_000001d916f41980, L_000001d916f41980, L_000001d916f41980;
LS_000001d916f43500_0_4 .concat [ 1 1 1 1], L_000001d916f41980, L_000001d916f41980, L_000001d916f41980, L_000001d916f41980;
LS_000001d916f43500_0_8 .concat [ 1 1 1 1], L_000001d916f41980, L_000001d916f41980, L_000001d916f41980, L_000001d916f41980;
LS_000001d916f43500_0_12 .concat [ 1 1 1 1], L_000001d916f41980, L_000001d916f41980, L_000001d916f41980, L_000001d916f41980;
LS_000001d916f43500_0_16 .concat [ 1 1 1 1], L_000001d916f41980, L_000001d916f41980, L_000001d916f41980, L_000001d916f41980;
LS_000001d916f43500_0_20 .concat [ 1 1 1 1], L_000001d916f41980, L_000001d916f41980, L_000001d916f41980, L_000001d916f41980;
LS_000001d916f43500_0_24 .concat [ 1 1 1 1], L_000001d916f41980, L_000001d916f41980, L_000001d916f41980, L_000001d916f41980;
LS_000001d916f43500_0_28 .concat [ 1 1 1 1], L_000001d916f41980, L_000001d916f41980, L_000001d916f41980, L_000001d916f41980;
LS_000001d916f43500_1_0 .concat [ 4 4 4 4], LS_000001d916f43500_0_0, LS_000001d916f43500_0_4, LS_000001d916f43500_0_8, LS_000001d916f43500_0_12;
LS_000001d916f43500_1_4 .concat [ 4 4 4 4], LS_000001d916f43500_0_16, LS_000001d916f43500_0_20, LS_000001d916f43500_0_24, LS_000001d916f43500_0_28;
L_000001d916f43500 .concat [ 16 16 0 0], LS_000001d916f43500_1_0, LS_000001d916f43500_1_4;
L_000001d916f435a0 .part L_000001d916f40e40, 0, 1;
LS_000001d916f413e0_0_0 .concat [ 1 1 1 1], L_000001d916e7c700, L_000001d916e7c700, L_000001d916e7c700, L_000001d916e7c700;
LS_000001d916f413e0_0_4 .concat [ 1 1 1 1], L_000001d916e7c700, L_000001d916e7c700, L_000001d916e7c700, L_000001d916e7c700;
LS_000001d916f413e0_0_8 .concat [ 1 1 1 1], L_000001d916e7c700, L_000001d916e7c700, L_000001d916e7c700, L_000001d916e7c700;
LS_000001d916f413e0_0_12 .concat [ 1 1 1 1], L_000001d916e7c700, L_000001d916e7c700, L_000001d916e7c700, L_000001d916e7c700;
LS_000001d916f413e0_0_16 .concat [ 1 1 1 1], L_000001d916e7c700, L_000001d916e7c700, L_000001d916e7c700, L_000001d916e7c700;
LS_000001d916f413e0_0_20 .concat [ 1 1 1 1], L_000001d916e7c700, L_000001d916e7c700, L_000001d916e7c700, L_000001d916e7c700;
LS_000001d916f413e0_0_24 .concat [ 1 1 1 1], L_000001d916e7c700, L_000001d916e7c700, L_000001d916e7c700, L_000001d916e7c700;
LS_000001d916f413e0_0_28 .concat [ 1 1 1 1], L_000001d916e7c700, L_000001d916e7c700, L_000001d916e7c700, L_000001d916e7c700;
LS_000001d916f413e0_1_0 .concat [ 4 4 4 4], LS_000001d916f413e0_0_0, LS_000001d916f413e0_0_4, LS_000001d916f413e0_0_8, LS_000001d916f413e0_0_12;
LS_000001d916f413e0_1_4 .concat [ 4 4 4 4], LS_000001d916f413e0_0_16, LS_000001d916f413e0_0_20, LS_000001d916f413e0_0_24, LS_000001d916f413e0_0_28;
L_000001d916f413e0 .concat [ 16 16 0 0], LS_000001d916f413e0_1_0, LS_000001d916f413e0_1_4;
L_000001d916f426a0 .part L_000001d916f40e40, 1, 1;
LS_000001d916f42740_0_0 .concat [ 1 1 1 1], L_000001d916f426a0, L_000001d916f426a0, L_000001d916f426a0, L_000001d916f426a0;
LS_000001d916f42740_0_4 .concat [ 1 1 1 1], L_000001d916f426a0, L_000001d916f426a0, L_000001d916f426a0, L_000001d916f426a0;
LS_000001d916f42740_0_8 .concat [ 1 1 1 1], L_000001d916f426a0, L_000001d916f426a0, L_000001d916f426a0, L_000001d916f426a0;
LS_000001d916f42740_0_12 .concat [ 1 1 1 1], L_000001d916f426a0, L_000001d916f426a0, L_000001d916f426a0, L_000001d916f426a0;
LS_000001d916f42740_0_16 .concat [ 1 1 1 1], L_000001d916f426a0, L_000001d916f426a0, L_000001d916f426a0, L_000001d916f426a0;
LS_000001d916f42740_0_20 .concat [ 1 1 1 1], L_000001d916f426a0, L_000001d916f426a0, L_000001d916f426a0, L_000001d916f426a0;
LS_000001d916f42740_0_24 .concat [ 1 1 1 1], L_000001d916f426a0, L_000001d916f426a0, L_000001d916f426a0, L_000001d916f426a0;
LS_000001d916f42740_0_28 .concat [ 1 1 1 1], L_000001d916f426a0, L_000001d916f426a0, L_000001d916f426a0, L_000001d916f426a0;
LS_000001d916f42740_1_0 .concat [ 4 4 4 4], LS_000001d916f42740_0_0, LS_000001d916f42740_0_4, LS_000001d916f42740_0_8, LS_000001d916f42740_0_12;
LS_000001d916f42740_1_4 .concat [ 4 4 4 4], LS_000001d916f42740_0_16, LS_000001d916f42740_0_20, LS_000001d916f42740_0_24, LS_000001d916f42740_0_28;
L_000001d916f42740 .concat [ 16 16 0 0], LS_000001d916f42740_1_0, LS_000001d916f42740_1_4;
L_000001d916f41b60 .part L_000001d916f40e40, 0, 1;
LS_000001d916f41a20_0_0 .concat [ 1 1 1 1], L_000001d916f41b60, L_000001d916f41b60, L_000001d916f41b60, L_000001d916f41b60;
LS_000001d916f41a20_0_4 .concat [ 1 1 1 1], L_000001d916f41b60, L_000001d916f41b60, L_000001d916f41b60, L_000001d916f41b60;
LS_000001d916f41a20_0_8 .concat [ 1 1 1 1], L_000001d916f41b60, L_000001d916f41b60, L_000001d916f41b60, L_000001d916f41b60;
LS_000001d916f41a20_0_12 .concat [ 1 1 1 1], L_000001d916f41b60, L_000001d916f41b60, L_000001d916f41b60, L_000001d916f41b60;
LS_000001d916f41a20_0_16 .concat [ 1 1 1 1], L_000001d916f41b60, L_000001d916f41b60, L_000001d916f41b60, L_000001d916f41b60;
LS_000001d916f41a20_0_20 .concat [ 1 1 1 1], L_000001d916f41b60, L_000001d916f41b60, L_000001d916f41b60, L_000001d916f41b60;
LS_000001d916f41a20_0_24 .concat [ 1 1 1 1], L_000001d916f41b60, L_000001d916f41b60, L_000001d916f41b60, L_000001d916f41b60;
LS_000001d916f41a20_0_28 .concat [ 1 1 1 1], L_000001d916f41b60, L_000001d916f41b60, L_000001d916f41b60, L_000001d916f41b60;
LS_000001d916f41a20_1_0 .concat [ 4 4 4 4], LS_000001d916f41a20_0_0, LS_000001d916f41a20_0_4, LS_000001d916f41a20_0_8, LS_000001d916f41a20_0_12;
LS_000001d916f41a20_1_4 .concat [ 4 4 4 4], LS_000001d916f41a20_0_16, LS_000001d916f41a20_0_20, LS_000001d916f41a20_0_24, LS_000001d916f41a20_0_28;
L_000001d916f41a20 .concat [ 16 16 0 0], LS_000001d916f41a20_1_0, LS_000001d916f41a20_1_4;
S_000001d916f063a0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001d916f06080;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001d916f45d80 .functor AND 32, L_000001d916f41c00, L_000001d916f43140, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001d916f0a3e0_0 .net "in1", 31 0, L_000001d916f41c00;  1 drivers
v000001d916f093a0_0 .net "in2", 31 0, L_000001d916f43140;  1 drivers
v000001d916f09e40_0 .net "out", 31 0, L_000001d916f45d80;  alias, 1 drivers
S_000001d916f05ef0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001d916f06080;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001d916f45b50 .functor AND 32, L_000001d916f43640, L_000001d916f42600, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001d916f09a80_0 .net "in1", 31 0, L_000001d916f43640;  1 drivers
v000001d916f09580_0 .net "in2", 31 0, L_000001d916f42600;  1 drivers
v000001d916f09f80_0 .net "out", 31 0, L_000001d916f45b50;  alias, 1 drivers
S_000001d916f05720 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001d916f06080;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001d916f45bc0 .functor AND 32, L_000001d916f43500, L_000001d916f413e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001d916f09120_0 .net "in1", 31 0, L_000001d916f43500;  1 drivers
v000001d916f09ee0_0 .net "in2", 31 0, L_000001d916f413e0;  1 drivers
v000001d916f09b20_0 .net "out", 31 0, L_000001d916f45bc0;  alias, 1 drivers
S_000001d916f05d60 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001d916f06080;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001d916fab9a0 .functor AND 32, L_000001d916f42740, L_000001d916f41a20, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001d916f09440_0 .net "in1", 31 0, L_000001d916f42740;  1 drivers
v000001d916f091c0_0 .net "in2", 31 0, L_000001d916f41a20;  1 drivers
v000001d916f09bc0_0 .net "out", 31 0, L_000001d916fab9a0;  alias, 1 drivers
S_000001d916f06210 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_000001d916c83170;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001d916e9b6d0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001d916faba80 .functor NOT 1, L_000001d916f427e0, C4<0>, C4<0>, C4<0>;
L_000001d916faaba0 .functor NOT 1, L_000001d916f41ca0, C4<0>, C4<0>, C4<0>;
L_000001d916faa200 .functor NOT 1, L_000001d916f429c0, C4<0>, C4<0>, C4<0>;
L_000001d916fab380 .functor NOT 1, L_000001d916f42880, C4<0>, C4<0>, C4<0>;
L_000001d916fab3f0 .functor AND 32, L_000001d916fab1c0, v000001d916f10540_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d916fab690 .functor AND 32, L_000001d916faaeb0, L_000001d916fabd90, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d916faaf20 .functor OR 32, L_000001d916fab3f0, L_000001d916fab690, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d916fab150 .functor AND 32, L_000001d916fab310, v000001d916efdc20_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d916faa9e0 .functor OR 32, L_000001d916faaf20, L_000001d916fab150, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d916faacf0 .functor AND 32, L_000001d916faaac0, L_000001d916f43dc0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d916faa6d0 .functor OR 32, L_000001d916faa9e0, L_000001d916faacf0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d916f08cc0_0 .net *"_ivl_1", 0 0, L_000001d916f427e0;  1 drivers
v000001d916f076e0_0 .net *"_ivl_13", 0 0, L_000001d916f429c0;  1 drivers
v000001d916f06920_0 .net *"_ivl_14", 0 0, L_000001d916faa200;  1 drivers
v000001d916f078c0_0 .net *"_ivl_19", 0 0, L_000001d916f41200;  1 drivers
v000001d916f07960_0 .net *"_ivl_2", 0 0, L_000001d916faba80;  1 drivers
v000001d916f08900_0 .net *"_ivl_23", 0 0, L_000001d916f415c0;  1 drivers
v000001d916f08680_0 .net *"_ivl_27", 0 0, L_000001d916f42880;  1 drivers
v000001d916f08d60_0 .net *"_ivl_28", 0 0, L_000001d916fab380;  1 drivers
v000001d916f07a00_0 .net *"_ivl_33", 0 0, L_000001d916f41f20;  1 drivers
v000001d916f069c0_0 .net *"_ivl_37", 0 0, L_000001d916f41660;  1 drivers
v000001d916f06a60_0 .net *"_ivl_40", 31 0, L_000001d916fab3f0;  1 drivers
v000001d916f06b00_0 .net *"_ivl_42", 31 0, L_000001d916fab690;  1 drivers
v000001d916f07f00_0 .net *"_ivl_44", 31 0, L_000001d916faaf20;  1 drivers
v000001d916f07aa0_0 .net *"_ivl_46", 31 0, L_000001d916fab150;  1 drivers
v000001d916f06ba0_0 .net *"_ivl_48", 31 0, L_000001d916faa9e0;  1 drivers
v000001d916f07b40_0 .net *"_ivl_50", 31 0, L_000001d916faacf0;  1 drivers
v000001d916f07c80_0 .net *"_ivl_7", 0 0, L_000001d916f41ca0;  1 drivers
v000001d916f07d20_0 .net *"_ivl_8", 0 0, L_000001d916faaba0;  1 drivers
v000001d916f06c40_0 .net "ina", 31 0, v000001d916f10540_0;  alias, 1 drivers
v000001d916f07e60_0 .net "inb", 31 0, L_000001d916fabd90;  alias, 1 drivers
v000001d916f06ce0_0 .net "inc", 31 0, v000001d916efdc20_0;  alias, 1 drivers
v000001d916f07fa0_0 .net "ind", 31 0, L_000001d916f43dc0;  alias, 1 drivers
v000001d916f080e0_0 .net "out", 31 0, L_000001d916faa6d0;  alias, 1 drivers
v000001d916f08180_0 .net "s0", 31 0, L_000001d916fab1c0;  1 drivers
v000001d916f082c0_0 .net "s1", 31 0, L_000001d916faaeb0;  1 drivers
v000001d916f100e0_0 .net "s2", 31 0, L_000001d916fab310;  1 drivers
v000001d916f0fb40_0 .net "s3", 31 0, L_000001d916faaac0;  1 drivers
v000001d916f10400_0 .net "sel", 1 0, L_000001d916f3f720;  alias, 1 drivers
L_000001d916f427e0 .part L_000001d916f3f720, 1, 1;
LS_000001d916f40ee0_0_0 .concat [ 1 1 1 1], L_000001d916faba80, L_000001d916faba80, L_000001d916faba80, L_000001d916faba80;
LS_000001d916f40ee0_0_4 .concat [ 1 1 1 1], L_000001d916faba80, L_000001d916faba80, L_000001d916faba80, L_000001d916faba80;
LS_000001d916f40ee0_0_8 .concat [ 1 1 1 1], L_000001d916faba80, L_000001d916faba80, L_000001d916faba80, L_000001d916faba80;
LS_000001d916f40ee0_0_12 .concat [ 1 1 1 1], L_000001d916faba80, L_000001d916faba80, L_000001d916faba80, L_000001d916faba80;
LS_000001d916f40ee0_0_16 .concat [ 1 1 1 1], L_000001d916faba80, L_000001d916faba80, L_000001d916faba80, L_000001d916faba80;
LS_000001d916f40ee0_0_20 .concat [ 1 1 1 1], L_000001d916faba80, L_000001d916faba80, L_000001d916faba80, L_000001d916faba80;
LS_000001d916f40ee0_0_24 .concat [ 1 1 1 1], L_000001d916faba80, L_000001d916faba80, L_000001d916faba80, L_000001d916faba80;
LS_000001d916f40ee0_0_28 .concat [ 1 1 1 1], L_000001d916faba80, L_000001d916faba80, L_000001d916faba80, L_000001d916faba80;
LS_000001d916f40ee0_1_0 .concat [ 4 4 4 4], LS_000001d916f40ee0_0_0, LS_000001d916f40ee0_0_4, LS_000001d916f40ee0_0_8, LS_000001d916f40ee0_0_12;
LS_000001d916f40ee0_1_4 .concat [ 4 4 4 4], LS_000001d916f40ee0_0_16, LS_000001d916f40ee0_0_20, LS_000001d916f40ee0_0_24, LS_000001d916f40ee0_0_28;
L_000001d916f40ee0 .concat [ 16 16 0 0], LS_000001d916f40ee0_1_0, LS_000001d916f40ee0_1_4;
L_000001d916f41ca0 .part L_000001d916f3f720, 0, 1;
LS_000001d916f410c0_0_0 .concat [ 1 1 1 1], L_000001d916faaba0, L_000001d916faaba0, L_000001d916faaba0, L_000001d916faaba0;
LS_000001d916f410c0_0_4 .concat [ 1 1 1 1], L_000001d916faaba0, L_000001d916faaba0, L_000001d916faaba0, L_000001d916faaba0;
LS_000001d916f410c0_0_8 .concat [ 1 1 1 1], L_000001d916faaba0, L_000001d916faaba0, L_000001d916faaba0, L_000001d916faaba0;
LS_000001d916f410c0_0_12 .concat [ 1 1 1 1], L_000001d916faaba0, L_000001d916faaba0, L_000001d916faaba0, L_000001d916faaba0;
LS_000001d916f410c0_0_16 .concat [ 1 1 1 1], L_000001d916faaba0, L_000001d916faaba0, L_000001d916faaba0, L_000001d916faaba0;
LS_000001d916f410c0_0_20 .concat [ 1 1 1 1], L_000001d916faaba0, L_000001d916faaba0, L_000001d916faaba0, L_000001d916faaba0;
LS_000001d916f410c0_0_24 .concat [ 1 1 1 1], L_000001d916faaba0, L_000001d916faaba0, L_000001d916faaba0, L_000001d916faaba0;
LS_000001d916f410c0_0_28 .concat [ 1 1 1 1], L_000001d916faaba0, L_000001d916faaba0, L_000001d916faaba0, L_000001d916faaba0;
LS_000001d916f410c0_1_0 .concat [ 4 4 4 4], LS_000001d916f410c0_0_0, LS_000001d916f410c0_0_4, LS_000001d916f410c0_0_8, LS_000001d916f410c0_0_12;
LS_000001d916f410c0_1_4 .concat [ 4 4 4 4], LS_000001d916f410c0_0_16, LS_000001d916f410c0_0_20, LS_000001d916f410c0_0_24, LS_000001d916f410c0_0_28;
L_000001d916f410c0 .concat [ 16 16 0 0], LS_000001d916f410c0_1_0, LS_000001d916f410c0_1_4;
L_000001d916f429c0 .part L_000001d916f3f720, 1, 1;
LS_000001d916f41160_0_0 .concat [ 1 1 1 1], L_000001d916faa200, L_000001d916faa200, L_000001d916faa200, L_000001d916faa200;
LS_000001d916f41160_0_4 .concat [ 1 1 1 1], L_000001d916faa200, L_000001d916faa200, L_000001d916faa200, L_000001d916faa200;
LS_000001d916f41160_0_8 .concat [ 1 1 1 1], L_000001d916faa200, L_000001d916faa200, L_000001d916faa200, L_000001d916faa200;
LS_000001d916f41160_0_12 .concat [ 1 1 1 1], L_000001d916faa200, L_000001d916faa200, L_000001d916faa200, L_000001d916faa200;
LS_000001d916f41160_0_16 .concat [ 1 1 1 1], L_000001d916faa200, L_000001d916faa200, L_000001d916faa200, L_000001d916faa200;
LS_000001d916f41160_0_20 .concat [ 1 1 1 1], L_000001d916faa200, L_000001d916faa200, L_000001d916faa200, L_000001d916faa200;
LS_000001d916f41160_0_24 .concat [ 1 1 1 1], L_000001d916faa200, L_000001d916faa200, L_000001d916faa200, L_000001d916faa200;
LS_000001d916f41160_0_28 .concat [ 1 1 1 1], L_000001d916faa200, L_000001d916faa200, L_000001d916faa200, L_000001d916faa200;
LS_000001d916f41160_1_0 .concat [ 4 4 4 4], LS_000001d916f41160_0_0, LS_000001d916f41160_0_4, LS_000001d916f41160_0_8, LS_000001d916f41160_0_12;
LS_000001d916f41160_1_4 .concat [ 4 4 4 4], LS_000001d916f41160_0_16, LS_000001d916f41160_0_20, LS_000001d916f41160_0_24, LS_000001d916f41160_0_28;
L_000001d916f41160 .concat [ 16 16 0 0], LS_000001d916f41160_1_0, LS_000001d916f41160_1_4;
L_000001d916f41200 .part L_000001d916f3f720, 0, 1;
LS_000001d916f41700_0_0 .concat [ 1 1 1 1], L_000001d916f41200, L_000001d916f41200, L_000001d916f41200, L_000001d916f41200;
LS_000001d916f41700_0_4 .concat [ 1 1 1 1], L_000001d916f41200, L_000001d916f41200, L_000001d916f41200, L_000001d916f41200;
LS_000001d916f41700_0_8 .concat [ 1 1 1 1], L_000001d916f41200, L_000001d916f41200, L_000001d916f41200, L_000001d916f41200;
LS_000001d916f41700_0_12 .concat [ 1 1 1 1], L_000001d916f41200, L_000001d916f41200, L_000001d916f41200, L_000001d916f41200;
LS_000001d916f41700_0_16 .concat [ 1 1 1 1], L_000001d916f41200, L_000001d916f41200, L_000001d916f41200, L_000001d916f41200;
LS_000001d916f41700_0_20 .concat [ 1 1 1 1], L_000001d916f41200, L_000001d916f41200, L_000001d916f41200, L_000001d916f41200;
LS_000001d916f41700_0_24 .concat [ 1 1 1 1], L_000001d916f41200, L_000001d916f41200, L_000001d916f41200, L_000001d916f41200;
LS_000001d916f41700_0_28 .concat [ 1 1 1 1], L_000001d916f41200, L_000001d916f41200, L_000001d916f41200, L_000001d916f41200;
LS_000001d916f41700_1_0 .concat [ 4 4 4 4], LS_000001d916f41700_0_0, LS_000001d916f41700_0_4, LS_000001d916f41700_0_8, LS_000001d916f41700_0_12;
LS_000001d916f41700_1_4 .concat [ 4 4 4 4], LS_000001d916f41700_0_16, LS_000001d916f41700_0_20, LS_000001d916f41700_0_24, LS_000001d916f41700_0_28;
L_000001d916f41700 .concat [ 16 16 0 0], LS_000001d916f41700_1_0, LS_000001d916f41700_1_4;
L_000001d916f415c0 .part L_000001d916f3f720, 1, 1;
LS_000001d916f41480_0_0 .concat [ 1 1 1 1], L_000001d916f415c0, L_000001d916f415c0, L_000001d916f415c0, L_000001d916f415c0;
LS_000001d916f41480_0_4 .concat [ 1 1 1 1], L_000001d916f415c0, L_000001d916f415c0, L_000001d916f415c0, L_000001d916f415c0;
LS_000001d916f41480_0_8 .concat [ 1 1 1 1], L_000001d916f415c0, L_000001d916f415c0, L_000001d916f415c0, L_000001d916f415c0;
LS_000001d916f41480_0_12 .concat [ 1 1 1 1], L_000001d916f415c0, L_000001d916f415c0, L_000001d916f415c0, L_000001d916f415c0;
LS_000001d916f41480_0_16 .concat [ 1 1 1 1], L_000001d916f415c0, L_000001d916f415c0, L_000001d916f415c0, L_000001d916f415c0;
LS_000001d916f41480_0_20 .concat [ 1 1 1 1], L_000001d916f415c0, L_000001d916f415c0, L_000001d916f415c0, L_000001d916f415c0;
LS_000001d916f41480_0_24 .concat [ 1 1 1 1], L_000001d916f415c0, L_000001d916f415c0, L_000001d916f415c0, L_000001d916f415c0;
LS_000001d916f41480_0_28 .concat [ 1 1 1 1], L_000001d916f415c0, L_000001d916f415c0, L_000001d916f415c0, L_000001d916f415c0;
LS_000001d916f41480_1_0 .concat [ 4 4 4 4], LS_000001d916f41480_0_0, LS_000001d916f41480_0_4, LS_000001d916f41480_0_8, LS_000001d916f41480_0_12;
LS_000001d916f41480_1_4 .concat [ 4 4 4 4], LS_000001d916f41480_0_16, LS_000001d916f41480_0_20, LS_000001d916f41480_0_24, LS_000001d916f41480_0_28;
L_000001d916f41480 .concat [ 16 16 0 0], LS_000001d916f41480_1_0, LS_000001d916f41480_1_4;
L_000001d916f42880 .part L_000001d916f3f720, 0, 1;
LS_000001d916f417a0_0_0 .concat [ 1 1 1 1], L_000001d916fab380, L_000001d916fab380, L_000001d916fab380, L_000001d916fab380;
LS_000001d916f417a0_0_4 .concat [ 1 1 1 1], L_000001d916fab380, L_000001d916fab380, L_000001d916fab380, L_000001d916fab380;
LS_000001d916f417a0_0_8 .concat [ 1 1 1 1], L_000001d916fab380, L_000001d916fab380, L_000001d916fab380, L_000001d916fab380;
LS_000001d916f417a0_0_12 .concat [ 1 1 1 1], L_000001d916fab380, L_000001d916fab380, L_000001d916fab380, L_000001d916fab380;
LS_000001d916f417a0_0_16 .concat [ 1 1 1 1], L_000001d916fab380, L_000001d916fab380, L_000001d916fab380, L_000001d916fab380;
LS_000001d916f417a0_0_20 .concat [ 1 1 1 1], L_000001d916fab380, L_000001d916fab380, L_000001d916fab380, L_000001d916fab380;
LS_000001d916f417a0_0_24 .concat [ 1 1 1 1], L_000001d916fab380, L_000001d916fab380, L_000001d916fab380, L_000001d916fab380;
LS_000001d916f417a0_0_28 .concat [ 1 1 1 1], L_000001d916fab380, L_000001d916fab380, L_000001d916fab380, L_000001d916fab380;
LS_000001d916f417a0_1_0 .concat [ 4 4 4 4], LS_000001d916f417a0_0_0, LS_000001d916f417a0_0_4, LS_000001d916f417a0_0_8, LS_000001d916f417a0_0_12;
LS_000001d916f417a0_1_4 .concat [ 4 4 4 4], LS_000001d916f417a0_0_16, LS_000001d916f417a0_0_20, LS_000001d916f417a0_0_24, LS_000001d916f417a0_0_28;
L_000001d916f417a0 .concat [ 16 16 0 0], LS_000001d916f417a0_1_0, LS_000001d916f417a0_1_4;
L_000001d916f41f20 .part L_000001d916f3f720, 1, 1;
LS_000001d916f41520_0_0 .concat [ 1 1 1 1], L_000001d916f41f20, L_000001d916f41f20, L_000001d916f41f20, L_000001d916f41f20;
LS_000001d916f41520_0_4 .concat [ 1 1 1 1], L_000001d916f41f20, L_000001d916f41f20, L_000001d916f41f20, L_000001d916f41f20;
LS_000001d916f41520_0_8 .concat [ 1 1 1 1], L_000001d916f41f20, L_000001d916f41f20, L_000001d916f41f20, L_000001d916f41f20;
LS_000001d916f41520_0_12 .concat [ 1 1 1 1], L_000001d916f41f20, L_000001d916f41f20, L_000001d916f41f20, L_000001d916f41f20;
LS_000001d916f41520_0_16 .concat [ 1 1 1 1], L_000001d916f41f20, L_000001d916f41f20, L_000001d916f41f20, L_000001d916f41f20;
LS_000001d916f41520_0_20 .concat [ 1 1 1 1], L_000001d916f41f20, L_000001d916f41f20, L_000001d916f41f20, L_000001d916f41f20;
LS_000001d916f41520_0_24 .concat [ 1 1 1 1], L_000001d916f41f20, L_000001d916f41f20, L_000001d916f41f20, L_000001d916f41f20;
LS_000001d916f41520_0_28 .concat [ 1 1 1 1], L_000001d916f41f20, L_000001d916f41f20, L_000001d916f41f20, L_000001d916f41f20;
LS_000001d916f41520_1_0 .concat [ 4 4 4 4], LS_000001d916f41520_0_0, LS_000001d916f41520_0_4, LS_000001d916f41520_0_8, LS_000001d916f41520_0_12;
LS_000001d916f41520_1_4 .concat [ 4 4 4 4], LS_000001d916f41520_0_16, LS_000001d916f41520_0_20, LS_000001d916f41520_0_24, LS_000001d916f41520_0_28;
L_000001d916f41520 .concat [ 16 16 0 0], LS_000001d916f41520_1_0, LS_000001d916f41520_1_4;
L_000001d916f41660 .part L_000001d916f3f720, 0, 1;
LS_000001d916f42920_0_0 .concat [ 1 1 1 1], L_000001d916f41660, L_000001d916f41660, L_000001d916f41660, L_000001d916f41660;
LS_000001d916f42920_0_4 .concat [ 1 1 1 1], L_000001d916f41660, L_000001d916f41660, L_000001d916f41660, L_000001d916f41660;
LS_000001d916f42920_0_8 .concat [ 1 1 1 1], L_000001d916f41660, L_000001d916f41660, L_000001d916f41660, L_000001d916f41660;
LS_000001d916f42920_0_12 .concat [ 1 1 1 1], L_000001d916f41660, L_000001d916f41660, L_000001d916f41660, L_000001d916f41660;
LS_000001d916f42920_0_16 .concat [ 1 1 1 1], L_000001d916f41660, L_000001d916f41660, L_000001d916f41660, L_000001d916f41660;
LS_000001d916f42920_0_20 .concat [ 1 1 1 1], L_000001d916f41660, L_000001d916f41660, L_000001d916f41660, L_000001d916f41660;
LS_000001d916f42920_0_24 .concat [ 1 1 1 1], L_000001d916f41660, L_000001d916f41660, L_000001d916f41660, L_000001d916f41660;
LS_000001d916f42920_0_28 .concat [ 1 1 1 1], L_000001d916f41660, L_000001d916f41660, L_000001d916f41660, L_000001d916f41660;
LS_000001d916f42920_1_0 .concat [ 4 4 4 4], LS_000001d916f42920_0_0, LS_000001d916f42920_0_4, LS_000001d916f42920_0_8, LS_000001d916f42920_0_12;
LS_000001d916f42920_1_4 .concat [ 4 4 4 4], LS_000001d916f42920_0_16, LS_000001d916f42920_0_20, LS_000001d916f42920_0_24, LS_000001d916f42920_0_28;
L_000001d916f42920 .concat [ 16 16 0 0], LS_000001d916f42920_1_0, LS_000001d916f42920_1_4;
S_000001d916f058b0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001d916f06210;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001d916fab1c0 .functor AND 32, L_000001d916f40ee0, L_000001d916f410c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001d916f07320_0 .net "in1", 31 0, L_000001d916f40ee0;  1 drivers
v000001d916f073c0_0 .net "in2", 31 0, L_000001d916f410c0;  1 drivers
v000001d916f07820_0 .net "out", 31 0, L_000001d916fab1c0;  alias, 1 drivers
S_000001d916f05a40 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001d916f06210;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001d916faaeb0 .functor AND 32, L_000001d916f41160, L_000001d916f41700, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001d916f06e20_0 .net "in1", 31 0, L_000001d916f41160;  1 drivers
v000001d916f070a0_0 .net "in2", 31 0, L_000001d916f41700;  1 drivers
v000001d916f07500_0 .net "out", 31 0, L_000001d916faaeb0;  alias, 1 drivers
S_000001d916f05bd0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001d916f06210;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001d916fab310 .functor AND 32, L_000001d916f41480, L_000001d916f417a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001d916f075a0_0 .net "in1", 31 0, L_000001d916f41480;  1 drivers
v000001d916f08860_0 .net "in2", 31 0, L_000001d916f417a0;  1 drivers
v000001d916f06ec0_0 .net "out", 31 0, L_000001d916fab310;  alias, 1 drivers
S_000001d916f0af10 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001d916f06210;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001d916faaac0 .functor AND 32, L_000001d916f41520, L_000001d916f42920, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001d916f08b80_0 .net "in1", 31 0, L_000001d916f41520;  1 drivers
v000001d916f07640_0 .net "in2", 31 0, L_000001d916f42920;  1 drivers
v000001d916f085e0_0 .net "out", 31 0, L_000001d916faaac0;  alias, 1 drivers
S_000001d916f0c1d0 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_000001d916c49f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_000001d916f10710 .param/l "add" 0 9 6, C4<000000100000>;
P_000001d916f10748 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001d916f10780 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001d916f107b8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001d916f107f0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001d916f10828 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001d916f10860 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001d916f10898 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001d916f108d0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001d916f10908 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001d916f10940 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001d916f10978 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001d916f109b0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001d916f109e8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001d916f10a20 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001d916f10a58 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001d916f10a90 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001d916f10ac8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001d916f10b00 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001d916f10b38 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001d916f10b70 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001d916f10ba8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001d916f10be0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001d916f10c18 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001d916f10c50 .param/l "xori" 0 9 12, C4<001110000000>;
v000001d916f0f140_0 .var "EX1_PC", 31 0;
v000001d916f0f820_0 .var "EX1_PFC", 31 0;
v000001d916f0f1e0_0 .var "EX1_forward_to_B", 31 0;
v000001d916f0fe60_0 .var "EX1_is_beq", 0 0;
v000001d916f0f6e0_0 .var "EX1_is_bne", 0 0;
v000001d916f0fd20_0 .var "EX1_is_jal", 0 0;
v000001d916f0f460_0 .var "EX1_is_jr", 0 0;
v000001d916f0f320_0 .var "EX1_is_oper2_immed", 0 0;
v000001d916f10180_0 .var "EX1_memread", 0 0;
v000001d916f0f780_0 .var "EX1_memwrite", 0 0;
v000001d916f0f8c0_0 .var "EX1_opcode", 11 0;
v000001d916f0ff00_0 .var "EX1_predicted", 0 0;
v000001d916f0f960_0 .var "EX1_rd_ind", 4 0;
v000001d916f0fa00_0 .var "EX1_rd_indzero", 0 0;
v000001d916f10040_0 .var "EX1_regwrite", 0 0;
v000001d916f102c0_0 .var "EX1_rs1", 31 0;
v000001d916f104a0_0 .var "EX1_rs1_ind", 4 0;
v000001d916f10540_0 .var "EX1_rs2", 31 0;
v000001d916f0d8e0_0 .var "EX1_rs2_ind", 4 0;
v000001d916f0c760_0 .net "FLUSH", 0 0, v000001d916f13430_0;  alias, 1 drivers
v000001d916f0e9c0_0 .net "ID_PC", 31 0, v000001d916f27ea0_0;  alias, 1 drivers
v000001d916f0dde0_0 .net "ID_PFC_to_EX", 31 0, L_000001d916f3eaa0;  alias, 1 drivers
v000001d916f0ee20_0 .net "ID_forward_to_B", 31 0, L_000001d916f40940;  alias, 1 drivers
v000001d916f0d200_0 .net "ID_is_beq", 0 0, L_000001d916f40120;  alias, 1 drivers
v000001d916f0ea60_0 .net "ID_is_bne", 0 0, L_000001d916f401c0;  alias, 1 drivers
v000001d916f0e380_0 .net "ID_is_jal", 0 0, L_000001d916f431e0;  alias, 1 drivers
v000001d916f0dfc0_0 .net "ID_is_jr", 0 0, L_000001d916f42ba0;  alias, 1 drivers
v000001d916f0cf80_0 .net "ID_is_oper2_immed", 0 0, L_000001d916f45300;  alias, 1 drivers
v000001d916f0d7a0_0 .net "ID_memread", 0 0, L_000001d916f42ce0;  alias, 1 drivers
v000001d916f0cd00_0 .net "ID_memwrite", 0 0, L_000001d916f43000;  alias, 1 drivers
v000001d916f0eb00_0 .net "ID_opcode", 11 0, v000001d916f26280_0;  alias, 1 drivers
v000001d916f0e7e0_0 .net "ID_predicted", 0 0, v000001d916f13110_0;  alias, 1 drivers
v000001d916f0eec0_0 .net "ID_rd_ind", 4 0, v000001d916f268c0_0;  alias, 1 drivers
v000001d916f0ce40_0 .net "ID_rd_indzero", 0 0, L_000001d916f433c0;  1 drivers
v000001d916f0dd40_0 .net "ID_regwrite", 0 0, L_000001d916f41ac0;  alias, 1 drivers
v000001d916f0c800_0 .net "ID_rs1", 31 0, v000001d916f15550_0;  alias, 1 drivers
v000001d916f0e1a0_0 .net "ID_rs1_ind", 4 0, v000001d916f261e0_0;  alias, 1 drivers
v000001d916f0d340_0 .net "ID_rs2", 31 0, v000001d916f15690_0;  alias, 1 drivers
v000001d916f0d520_0 .net "ID_rs2_ind", 4 0, v000001d916f279a0_0;  alias, 1 drivers
v000001d916f0cee0_0 .net "clk", 0 0, L_000001d916f44570;  1 drivers
v000001d916f0db60_0 .net "rst", 0 0, v000001d916f3d4c0_0;  alias, 1 drivers
E_000001d916e9bf50 .event posedge, v000001d916efec60_0, v000001d916f0cee0_0;
S_000001d916f0beb0 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_000001d916c49f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_000001d916f10c90 .param/l "add" 0 9 6, C4<000000100000>;
P_000001d916f10cc8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001d916f10d00 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001d916f10d38 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001d916f10d70 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001d916f10da8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001d916f10de0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001d916f10e18 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001d916f10e50 .param/l "j" 0 9 19, C4<000010000000>;
P_000001d916f10e88 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001d916f10ec0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001d916f10ef8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001d916f10f30 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001d916f10f68 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001d916f10fa0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001d916f10fd8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001d916f11010 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001d916f11048 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001d916f11080 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001d916f110b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001d916f110f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001d916f11128 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001d916f11160 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001d916f11198 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001d916f111d0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001d916f0d3e0_0 .net "EX1_ALU_OPER1", 31 0, L_000001d916f45ca0;  alias, 1 drivers
v000001d916f0de80_0 .net "EX1_ALU_OPER2", 31 0, L_000001d916faba10;  alias, 1 drivers
v000001d916f0dac0_0 .net "EX1_PC", 31 0, v000001d916f0f140_0;  alias, 1 drivers
v000001d916f0d480_0 .net "EX1_PFC_to_IF", 31 0, L_000001d916f41d40;  alias, 1 drivers
v000001d916f0d160_0 .net "EX1_forward_to_B", 31 0, v000001d916f0f1e0_0;  alias, 1 drivers
v000001d916f0e100_0 .net "EX1_is_beq", 0 0, v000001d916f0fe60_0;  alias, 1 drivers
v000001d916f0e240_0 .net "EX1_is_bne", 0 0, v000001d916f0f6e0_0;  alias, 1 drivers
v000001d916f0d020_0 .net "EX1_is_jal", 0 0, v000001d916f0fd20_0;  alias, 1 drivers
v000001d916f0d0c0_0 .net "EX1_is_jr", 0 0, v000001d916f0f460_0;  alias, 1 drivers
v000001d916f0da20_0 .net "EX1_is_oper2_immed", 0 0, v000001d916f0f320_0;  alias, 1 drivers
v000001d916f0dc00_0 .net "EX1_memread", 0 0, v000001d916f10180_0;  alias, 1 drivers
v000001d916f0d2a0_0 .net "EX1_memwrite", 0 0, v000001d916f0f780_0;  alias, 1 drivers
v000001d916f0c8a0_0 .net "EX1_opcode", 11 0, v000001d916f0f8c0_0;  alias, 1 drivers
v000001d916f0c940_0 .net "EX1_predicted", 0 0, v000001d916f0ff00_0;  alias, 1 drivers
v000001d916f0d5c0_0 .net "EX1_rd_ind", 4 0, v000001d916f0f960_0;  alias, 1 drivers
v000001d916f0dca0_0 .net "EX1_rd_indzero", 0 0, v000001d916f0fa00_0;  alias, 1 drivers
v000001d916f0d980_0 .net "EX1_regwrite", 0 0, v000001d916f10040_0;  alias, 1 drivers
v000001d916f0d660_0 .net "EX1_rs1", 31 0, v000001d916f102c0_0;  alias, 1 drivers
v000001d916f0c9e0_0 .net "EX1_rs1_ind", 4 0, v000001d916f104a0_0;  alias, 1 drivers
v000001d916f0ca80_0 .net "EX1_rs2_ind", 4 0, v000001d916f0d8e0_0;  alias, 1 drivers
v000001d916f0e2e0_0 .net "EX1_rs2_out", 31 0, L_000001d916faa6d0;  alias, 1 drivers
v000001d916f0cb20_0 .var "EX2_ALU_OPER1", 31 0;
v000001d916f0ec40_0 .var "EX2_ALU_OPER2", 31 0;
v000001d916f0e6a0_0 .var "EX2_PC", 31 0;
v000001d916f0cc60_0 .var "EX2_PFC_to_IF", 31 0;
v000001d916f0df20_0 .var "EX2_forward_to_B", 31 0;
v000001d916f0ece0_0 .var "EX2_is_beq", 0 0;
v000001d916f0eba0_0 .var "EX2_is_bne", 0 0;
v000001d916f0e060_0 .var "EX2_is_jal", 0 0;
v000001d916f0e880_0 .var "EX2_is_jr", 0 0;
v000001d916f0e4c0_0 .var "EX2_is_oper2_immed", 0 0;
v000001d916f0e420_0 .var "EX2_memread", 0 0;
v000001d916f0e560_0 .var "EX2_memwrite", 0 0;
v000001d916f0e740_0 .var "EX2_opcode", 11 0;
v000001d916f0ed80_0 .var "EX2_predicted", 0 0;
v000001d916f0cbc0_0 .var "EX2_rd_ind", 4 0;
v000001d916f0cda0_0 .var "EX2_rd_indzero", 0 0;
v000001d916f0d840_0 .var "EX2_regwrite", 0 0;
v000001d916f0d700_0 .var "EX2_rs1", 31 0;
v000001d916f0e600_0 .var "EX2_rs1_ind", 4 0;
v000001d916f0e920_0 .var "EX2_rs2_ind", 4 0;
v000001d916f18b10_0 .var "EX2_rs2_out", 31 0;
v000001d916f18a70_0 .net "FLUSH", 0 0, v000001d916f125d0_0;  alias, 1 drivers
v000001d916f18bb0_0 .net "clk", 0 0, L_000001d916faaf90;  1 drivers
v000001d916f18c50_0 .net "rst", 0 0, v000001d916f3d4c0_0;  alias, 1 drivers
E_000001d916e9c510 .event posedge, v000001d916efec60_0, v000001d916f18bb0_0;
S_000001d916f0b0a0 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_000001d916c49f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_000001d916f19220 .param/l "add" 0 9 6, C4<000000100000>;
P_000001d916f19258 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001d916f19290 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001d916f192c8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001d916f19300 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001d916f19338 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001d916f19370 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001d916f193a8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001d916f193e0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001d916f19418 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001d916f19450 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001d916f19488 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001d916f194c0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001d916f194f8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001d916f19530 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001d916f19568 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001d916f195a0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001d916f195d8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001d916f19610 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001d916f19648 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001d916f19680 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001d916f196b8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001d916f196f0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001d916f19728 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001d916f19760 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001d916f44d50 .functor OR 1, L_000001d916f40120, L_000001d916f401c0, C4<0>, C4<0>;
L_000001d916f44c00 .functor AND 1, L_000001d916f44d50, L_000001d916f45220, C4<1>, C4<1>;
L_000001d916f45760 .functor OR 1, L_000001d916f40120, L_000001d916f401c0, C4<0>, C4<0>;
L_000001d916f44c70 .functor AND 1, L_000001d916f45760, L_000001d916f45220, C4<1>, C4<1>;
L_000001d916f44ce0 .functor OR 1, L_000001d916f40120, L_000001d916f401c0, C4<0>, C4<0>;
L_000001d916f44340 .functor AND 1, L_000001d916f44ce0, v000001d916f13110_0, C4<1>, C4<1>;
v000001d916f166d0_0 .net "EX1_memread", 0 0, v000001d916f10180_0;  alias, 1 drivers
v000001d916f16310_0 .net "EX1_opcode", 11 0, v000001d916f0f8c0_0;  alias, 1 drivers
v000001d916f17210_0 .net "EX1_rd_ind", 4 0, v000001d916f0f960_0;  alias, 1 drivers
v000001d916f16d10_0 .net "EX1_rd_indzero", 0 0, v000001d916f0fa00_0;  alias, 1 drivers
v000001d916f17170_0 .net "EX2_memread", 0 0, v000001d916f0e420_0;  alias, 1 drivers
v000001d916f16f90_0 .net "EX2_opcode", 11 0, v000001d916f0e740_0;  alias, 1 drivers
v000001d916f18930_0 .net "EX2_rd_ind", 4 0, v000001d916f0cbc0_0;  alias, 1 drivers
v000001d916f16b30_0 .net "EX2_rd_indzero", 0 0, v000001d916f0cda0_0;  alias, 1 drivers
v000001d916f18430_0 .net "ID_EX1_flush", 0 0, v000001d916f13430_0;  alias, 1 drivers
v000001d916f16810_0 .net "ID_EX2_flush", 0 0, v000001d916f125d0_0;  alias, 1 drivers
v000001d916f184d0_0 .net "ID_is_beq", 0 0, L_000001d916f40120;  alias, 1 drivers
v000001d916f17e90_0 .net "ID_is_bne", 0 0, L_000001d916f401c0;  alias, 1 drivers
v000001d916f187f0_0 .net "ID_is_j", 0 0, L_000001d916f43280;  alias, 1 drivers
v000001d916f18570_0 .net "ID_is_jal", 0 0, L_000001d916f431e0;  alias, 1 drivers
v000001d916f16950_0 .net "ID_is_jr", 0 0, L_000001d916f42ba0;  alias, 1 drivers
v000001d916f17850_0 .net "ID_opcode", 11 0, v000001d916f26280_0;  alias, 1 drivers
v000001d916f163b0_0 .net "ID_rs1_ind", 4 0, v000001d916f261e0_0;  alias, 1 drivers
v000001d916f17cb0_0 .net "ID_rs2_ind", 4 0, v000001d916f279a0_0;  alias, 1 drivers
v000001d916f17670_0 .net "IF_ID_flush", 0 0, v000001d916f11f90_0;  alias, 1 drivers
v000001d916f17b70_0 .net "IF_ID_write", 0 0, v000001d916f127b0_0;  alias, 1 drivers
v000001d916f17030_0 .net "PC_src", 2 0, L_000001d916f3f5e0;  alias, 1 drivers
v000001d916f169f0_0 .net "PFC_to_EX", 31 0, L_000001d916f3eaa0;  alias, 1 drivers
v000001d916f16450_0 .net "PFC_to_IF", 31 0, L_000001d916f40da0;  alias, 1 drivers
v000001d916f170d0_0 .net "WB_rd_ind", 4 0, v000001d916f29340_0;  alias, 1 drivers
v000001d916f17df0_0 .net "Wrong_prediction", 0 0, L_000001d916fabe70;  alias, 1 drivers
v000001d916f16270_0 .net *"_ivl_11", 0 0, L_000001d916f44c70;  1 drivers
v000001d916f164f0_0 .net *"_ivl_13", 9 0, L_000001d916f3f4a0;  1 drivers
v000001d916f16c70_0 .net *"_ivl_15", 9 0, L_000001d916f3fae0;  1 drivers
v000001d916f16590_0 .net *"_ivl_16", 9 0, L_000001d916f406c0;  1 drivers
v000001d916f17f30_0 .net *"_ivl_19", 9 0, L_000001d916f3f860;  1 drivers
v000001d916f18610_0 .net *"_ivl_20", 9 0, L_000001d916f40bc0;  1 drivers
v000001d916f16a90_0 .net *"_ivl_25", 0 0, L_000001d916f44ce0;  1 drivers
v000001d916f16bd0_0 .net *"_ivl_27", 0 0, L_000001d916f44340;  1 drivers
v000001d916f17fd0_0 .net *"_ivl_29", 9 0, L_000001d916f40c60;  1 drivers
v000001d916f16630_0 .net *"_ivl_3", 0 0, L_000001d916f44d50;  1 drivers
L_000001d916f601f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v000001d916f186b0_0 .net/2u *"_ivl_30", 9 0, L_000001d916f601f0;  1 drivers
v000001d916f172b0_0 .net *"_ivl_32", 9 0, L_000001d916f3e960;  1 drivers
v000001d916f17490_0 .net *"_ivl_35", 9 0, L_000001d916f3edc0;  1 drivers
v000001d916f17350_0 .net *"_ivl_37", 9 0, L_000001d916f3e6e0;  1 drivers
v000001d916f17990_0 .net *"_ivl_38", 9 0, L_000001d916f40580;  1 drivers
v000001d916f182f0_0 .net *"_ivl_40", 9 0, L_000001d916f40d00;  1 drivers
L_000001d916f60238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d916f16770_0 .net/2s *"_ivl_45", 21 0, L_000001d916f60238;  1 drivers
L_000001d916f60280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d916f17710_0 .net/2s *"_ivl_50", 21 0, L_000001d916f60280;  1 drivers
v000001d916f178f0_0 .net *"_ivl_9", 0 0, L_000001d916f45760;  1 drivers
v000001d916f18110_0 .net "clk", 0 0, L_000001d916e7ccb0;  alias, 1 drivers
v000001d916f18750_0 .net "forward_to_B", 31 0, L_000001d916f40940;  alias, 1 drivers
v000001d916f18890_0 .net "imm", 31 0, v000001d916f14fb0_0;  1 drivers
v000001d916f168b0_0 .net "inst", 31 0, v000001d916f18390_0;  alias, 1 drivers
v000001d916f16db0_0 .net "is_branch_and_taken", 0 0, L_000001d916f44c00;  alias, 1 drivers
v000001d916f17a30_0 .net "is_oper2_immed", 0 0, L_000001d916f45300;  alias, 1 drivers
v000001d916f173f0_0 .net "mem_read", 0 0, L_000001d916f42ce0;  alias, 1 drivers
v000001d916f16e50_0 .net "mem_write", 0 0, L_000001d916f43000;  alias, 1 drivers
v000001d916f16ef0_0 .net "pc", 31 0, v000001d916f27ea0_0;  alias, 1 drivers
v000001d916f17530_0 .net "pc_write", 0 0, v000001d916f12fd0_0;  alias, 1 drivers
v000001d916f175d0_0 .net "predicted", 0 0, L_000001d916f45220;  1 drivers
v000001d916f181b0_0 .net "predicted_to_EX", 0 0, v000001d916f13110_0;  alias, 1 drivers
v000001d916f177b0_0 .net "reg_write", 0 0, L_000001d916f41ac0;  alias, 1 drivers
v000001d916f17ad0_0 .net "reg_write_from_wb", 0 0, v000001d916f2a6a0_0;  alias, 1 drivers
v000001d916f18250_0 .net "rs1", 31 0, v000001d916f15550_0;  alias, 1 drivers
v000001d916f17c10_0 .net "rs2", 31 0, v000001d916f15690_0;  alias, 1 drivers
v000001d916f17d50_0 .net "rst", 0 0, v000001d916f3d4c0_0;  alias, 1 drivers
v000001d916f18070_0 .net "wr_reg_data", 31 0, L_000001d916fabd90;  alias, 1 drivers
L_000001d916f40940 .functor MUXZ 32, v000001d916f15690_0, v000001d916f14fb0_0, L_000001d916f45300, C4<>;
L_000001d916f3f4a0 .part v000001d916f27ea0_0, 0, 10;
L_000001d916f3fae0 .part v000001d916f18390_0, 0, 10;
L_000001d916f406c0 .arith/sum 10, L_000001d916f3f4a0, L_000001d916f3fae0;
L_000001d916f3f860 .part v000001d916f18390_0, 0, 10;
L_000001d916f40bc0 .functor MUXZ 10, L_000001d916f3f860, L_000001d916f406c0, L_000001d916f44c70, C4<>;
L_000001d916f40c60 .part v000001d916f27ea0_0, 0, 10;
L_000001d916f3e960 .arith/sum 10, L_000001d916f40c60, L_000001d916f601f0;
L_000001d916f3edc0 .part v000001d916f27ea0_0, 0, 10;
L_000001d916f3e6e0 .part v000001d916f18390_0, 0, 10;
L_000001d916f40580 .arith/sum 10, L_000001d916f3edc0, L_000001d916f3e6e0;
L_000001d916f40d00 .functor MUXZ 10, L_000001d916f40580, L_000001d916f3e960, L_000001d916f44340, C4<>;
L_000001d916f40da0 .concat8 [ 10 22 0 0], L_000001d916f40bc0, L_000001d916f60238;
L_000001d916f3eaa0 .concat8 [ 10 22 0 0], L_000001d916f40d00, L_000001d916f60280;
S_000001d916f0b230 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_000001d916f0b0a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_000001d916f197a0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001d916f197d8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001d916f19810 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001d916f19848 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001d916f19880 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001d916f198b8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001d916f198f0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001d916f19928 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001d916f19960 .param/l "j" 0 9 19, C4<000010000000>;
P_000001d916f19998 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001d916f199d0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001d916f19a08 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001d916f19a40 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001d916f19a78 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001d916f19ab0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001d916f19ae8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001d916f19b20 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001d916f19b58 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001d916f19b90 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001d916f19bc8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001d916f19c00 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001d916f19c38 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001d916f19c70 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001d916f19ca8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001d916f19ce0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001d916f44f80 .functor OR 1, L_000001d916f45220, L_000001d916f3f540, C4<0>, C4<0>;
L_000001d916f44880 .functor OR 1, L_000001d916f44f80, L_000001d916f3fc20, C4<0>, C4<0>;
v000001d916f12e90_0 .net "EX1_opcode", 11 0, v000001d916f0f8c0_0;  alias, 1 drivers
v000001d916f134d0_0 .net "EX2_opcode", 11 0, v000001d916f0e740_0;  alias, 1 drivers
v000001d916f113b0_0 .net "ID_opcode", 11 0, v000001d916f26280_0;  alias, 1 drivers
v000001d916f12710_0 .net "PC_src", 2 0, L_000001d916f3f5e0;  alias, 1 drivers
v000001d916f11db0_0 .net "Wrong_prediction", 0 0, L_000001d916fabe70;  alias, 1 drivers
L_000001d916f603e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v000001d916f12b70_0 .net/2u *"_ivl_0", 2 0, L_000001d916f603e8;  1 drivers
v000001d916f12f30_0 .net *"_ivl_10", 0 0, L_000001d916f3f0e0;  1 drivers
L_000001d916f60508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v000001d916f11950_0 .net/2u *"_ivl_12", 2 0, L_000001d916f60508;  1 drivers
L_000001d916f60550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001d916f11450_0 .net/2u *"_ivl_14", 11 0, L_000001d916f60550;  1 drivers
v000001d916f128f0_0 .net *"_ivl_16", 0 0, L_000001d916f3f540;  1 drivers
v000001d916f12df0_0 .net *"_ivl_19", 0 0, L_000001d916f44f80;  1 drivers
L_000001d916f60430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v000001d916f11590_0 .net/2u *"_ivl_2", 11 0, L_000001d916f60430;  1 drivers
L_000001d916f60598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001d916f12c10_0 .net/2u *"_ivl_20", 11 0, L_000001d916f60598;  1 drivers
v000001d916f12ad0_0 .net *"_ivl_22", 0 0, L_000001d916f3fc20;  1 drivers
v000001d916f11630_0 .net *"_ivl_25", 0 0, L_000001d916f44880;  1 drivers
L_000001d916f605e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000001d916f11810_0 .net/2u *"_ivl_26", 2 0, L_000001d916f605e0;  1 drivers
L_000001d916f60628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001d916f12170_0 .net/2u *"_ivl_28", 2 0, L_000001d916f60628;  1 drivers
v000001d916f119f0_0 .net *"_ivl_30", 2 0, L_000001d916f3fb80;  1 drivers
v000001d916f132f0_0 .net *"_ivl_32", 2 0, L_000001d916f3f220;  1 drivers
v000001d916f13070_0 .net *"_ivl_34", 2 0, L_000001d916f3f360;  1 drivers
v000001d916f13570_0 .net *"_ivl_4", 0 0, L_000001d916f3f040;  1 drivers
L_000001d916f60478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000001d916f116d0_0 .net/2u *"_ivl_6", 2 0, L_000001d916f60478;  1 drivers
L_000001d916f604c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001d916f139d0_0 .net/2u *"_ivl_8", 11 0, L_000001d916f604c0;  1 drivers
v000001d916f131b0_0 .net "clk", 0 0, L_000001d916e7ccb0;  alias, 1 drivers
v000001d916f13610_0 .net "predicted", 0 0, L_000001d916f45220;  alias, 1 drivers
v000001d916f12cb0_0 .net "predicted_to_EX", 0 0, v000001d916f13110_0;  alias, 1 drivers
v000001d916f136b0_0 .net "rst", 0 0, v000001d916f3d4c0_0;  alias, 1 drivers
v000001d916f13390_0 .net "state", 1 0, v000001d916f11310_0;  1 drivers
L_000001d916f3f040 .cmp/eq 12, v000001d916f26280_0, L_000001d916f60430;
L_000001d916f3f0e0 .cmp/eq 12, v000001d916f0f8c0_0, L_000001d916f604c0;
L_000001d916f3f540 .cmp/eq 12, v000001d916f26280_0, L_000001d916f60550;
L_000001d916f3fc20 .cmp/eq 12, v000001d916f26280_0, L_000001d916f60598;
L_000001d916f3fb80 .functor MUXZ 3, L_000001d916f60628, L_000001d916f605e0, L_000001d916f44880, C4<>;
L_000001d916f3f220 .functor MUXZ 3, L_000001d916f3fb80, L_000001d916f60508, L_000001d916f3f0e0, C4<>;
L_000001d916f3f360 .functor MUXZ 3, L_000001d916f3f220, L_000001d916f60478, L_000001d916f3f040, C4<>;
L_000001d916f3f5e0 .functor MUXZ 3, L_000001d916f3f360, L_000001d916f603e8, L_000001d916fabe70, C4<>;
S_000001d916f0c4f0 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_000001d916f0b230;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_000001d916f19d20 .param/l "add" 0 9 6, C4<000000100000>;
P_000001d916f19d58 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001d916f19d90 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001d916f19dc8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001d916f19e00 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001d916f19e38 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001d916f19e70 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001d916f19ea8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001d916f19ee0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001d916f19f18 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001d916f19f50 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001d916f19f88 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001d916f19fc0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001d916f19ff8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001d916f1a030 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001d916f1a068 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001d916f1a0a0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001d916f1a0d8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001d916f1a110 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001d916f1a148 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001d916f1a180 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001d916f1a1b8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001d916f1a1f0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001d916f1a228 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001d916f1a260 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001d916f44dc0 .functor OR 1, L_000001d916f40760, L_000001d916f3ef00, C4<0>, C4<0>;
L_000001d916f44e30 .functor OR 1, L_000001d916f3efa0, L_000001d916f408a0, C4<0>, C4<0>;
L_000001d916f45290 .functor AND 1, L_000001d916f44dc0, L_000001d916f44e30, C4<1>, C4<1>;
L_000001d916f44ea0 .functor NOT 1, L_000001d916f45290, C4<0>, C4<0>, C4<0>;
L_000001d916f443b0 .functor OR 1, v000001d916f3d4c0_0, L_000001d916f44ea0, C4<0>, C4<0>;
L_000001d916f45220 .functor NOT 1, L_000001d916f443b0, C4<0>, C4<0>, C4<0>;
v000001d916f18ed0_0 .net "EX_opcode", 11 0, v000001d916f0e740_0;  alias, 1 drivers
v000001d916f18d90_0 .net "ID_opcode", 11 0, v000001d916f26280_0;  alias, 1 drivers
v000001d916f18e30_0 .net "Wrong_prediction", 0 0, L_000001d916fabe70;  alias, 1 drivers
L_000001d916f602c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001d916f18f70_0 .net/2u *"_ivl_0", 11 0, L_000001d916f602c8;  1 drivers
L_000001d916f60358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001d916f19010_0 .net/2u *"_ivl_10", 1 0, L_000001d916f60358;  1 drivers
v000001d916f190b0_0 .net *"_ivl_12", 0 0, L_000001d916f3efa0;  1 drivers
L_000001d916f603a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000001d916f19150_0 .net/2u *"_ivl_14", 1 0, L_000001d916f603a0;  1 drivers
v000001d916f12a30_0 .net *"_ivl_16", 0 0, L_000001d916f408a0;  1 drivers
v000001d916f11770_0 .net *"_ivl_19", 0 0, L_000001d916f44e30;  1 drivers
v000001d916f11b30_0 .net *"_ivl_2", 0 0, L_000001d916f40760;  1 drivers
v000001d916f11d10_0 .net *"_ivl_21", 0 0, L_000001d916f45290;  1 drivers
v000001d916f12670_0 .net *"_ivl_22", 0 0, L_000001d916f44ea0;  1 drivers
v000001d916f13250_0 .net *"_ivl_25", 0 0, L_000001d916f443b0;  1 drivers
L_000001d916f60310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001d916f11bd0_0 .net/2u *"_ivl_4", 11 0, L_000001d916f60310;  1 drivers
v000001d916f12350_0 .net *"_ivl_6", 0 0, L_000001d916f3ef00;  1 drivers
v000001d916f11270_0 .net *"_ivl_9", 0 0, L_000001d916f44dc0;  1 drivers
v000001d916f12850_0 .net "clk", 0 0, L_000001d916e7ccb0;  alias, 1 drivers
v000001d916f114f0_0 .net "predicted", 0 0, L_000001d916f45220;  alias, 1 drivers
v000001d916f13110_0 .var "predicted_to_EX", 0 0;
v000001d916f12990_0 .net "rst", 0 0, v000001d916f3d4c0_0;  alias, 1 drivers
v000001d916f11310_0 .var "state", 1 0;
E_000001d916e9ba90 .event posedge, v000001d916f12850_0, v000001d916efec60_0;
L_000001d916f40760 .cmp/eq 12, v000001d916f26280_0, L_000001d916f602c8;
L_000001d916f3ef00 .cmp/eq 12, v000001d916f26280_0, L_000001d916f60310;
L_000001d916f3efa0 .cmp/eq 2, v000001d916f11310_0, L_000001d916f60358;
L_000001d916f408a0 .cmp/eq 2, v000001d916f11310_0, L_000001d916f603a0;
S_000001d916f0b3c0 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_000001d916f0b0a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_000001d916f1c2b0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001d916f1c2e8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001d916f1c320 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001d916f1c358 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001d916f1c390 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001d916f1c3c8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001d916f1c400 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001d916f1c438 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001d916f1c470 .param/l "j" 0 9 19, C4<000010000000>;
P_000001d916f1c4a8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001d916f1c4e0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001d916f1c518 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001d916f1c550 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001d916f1c588 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001d916f1c5c0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001d916f1c5f8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001d916f1c630 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001d916f1c668 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001d916f1c6a0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001d916f1c6d8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001d916f1c710 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001d916f1c748 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001d916f1c780 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001d916f1c7b8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001d916f1c7f0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001d916f13750_0 .net "EX1_memread", 0 0, v000001d916f10180_0;  alias, 1 drivers
v000001d916f118b0_0 .net "EX1_rd_ind", 4 0, v000001d916f0f960_0;  alias, 1 drivers
v000001d916f13930_0 .net "EX1_rd_indzero", 0 0, v000001d916f0fa00_0;  alias, 1 drivers
v000001d916f11e50_0 .net "EX2_memread", 0 0, v000001d916f0e420_0;  alias, 1 drivers
v000001d916f11a90_0 .net "EX2_rd_ind", 4 0, v000001d916f0cbc0_0;  alias, 1 drivers
v000001d916f11ef0_0 .net "EX2_rd_indzero", 0 0, v000001d916f0cda0_0;  alias, 1 drivers
v000001d916f13430_0 .var "ID_EX1_flush", 0 0;
v000001d916f125d0_0 .var "ID_EX2_flush", 0 0;
v000001d916f137f0_0 .net "ID_opcode", 11 0, v000001d916f26280_0;  alias, 1 drivers
v000001d916f13890_0 .net "ID_rs1_ind", 4 0, v000001d916f261e0_0;  alias, 1 drivers
v000001d916f11c70_0 .net "ID_rs2_ind", 4 0, v000001d916f279a0_0;  alias, 1 drivers
v000001d916f127b0_0 .var "IF_ID_Write", 0 0;
v000001d916f11f90_0 .var "IF_ID_flush", 0 0;
v000001d916f12fd0_0 .var "PC_Write", 0 0;
v000001d916f12d50_0 .net "Wrong_prediction", 0 0, L_000001d916fabe70;  alias, 1 drivers
E_000001d916e9b9d0/0 .event anyedge, v000001d916f04110_0, v000001d916f10180_0, v000001d916f0fa00_0, v000001d916f0e1a0_0;
E_000001d916e9b9d0/1 .event anyedge, v000001d916f0f960_0, v000001d916f0d520_0, v000001d916dfd5f0_0, v000001d916f0cda0_0;
E_000001d916e9b9d0/2 .event anyedge, v000001d916efd5e0_0, v000001d916f0eb00_0;
E_000001d916e9b9d0 .event/or E_000001d916e9b9d0/0, E_000001d916e9b9d0/1, E_000001d916e9b9d0/2;
S_000001d916f0b550 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_000001d916f0b0a0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_000001d916f1c830 .param/l "add" 0 9 6, C4<000000100000>;
P_000001d916f1c868 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001d916f1c8a0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001d916f1c8d8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001d916f1c910 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001d916f1c948 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001d916f1c980 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001d916f1c9b8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001d916f1c9f0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001d916f1ca28 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001d916f1ca60 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001d916f1ca98 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001d916f1cad0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001d916f1cb08 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001d916f1cb40 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001d916f1cb78 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001d916f1cbb0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001d916f1cbe8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001d916f1cc20 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001d916f1cc58 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001d916f1cc90 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001d916f1ccc8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001d916f1cd00 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001d916f1cd38 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001d916f1cd70 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001d916f44650 .functor OR 1, L_000001d916f3f900, L_000001d916f40300, C4<0>, C4<0>;
L_000001d916f45450 .functor OR 1, L_000001d916f44650, L_000001d916f3f9a0, C4<0>, C4<0>;
L_000001d916f44960 .functor OR 1, L_000001d916f45450, L_000001d916f3fa40, C4<0>, C4<0>;
L_000001d916f44420 .functor OR 1, L_000001d916f44960, L_000001d916f3fd60, C4<0>, C4<0>;
L_000001d916f44ab0 .functor OR 1, L_000001d916f44420, L_000001d916f3fe00, C4<0>, C4<0>;
L_000001d916f45840 .functor OR 1, L_000001d916f44ab0, L_000001d916f3fea0, C4<0>, C4<0>;
L_000001d916f44ff0 .functor OR 1, L_000001d916f45840, L_000001d916f3ff40, C4<0>, C4<0>;
L_000001d916f45300 .functor OR 1, L_000001d916f44ff0, L_000001d916f3ffe0, C4<0>, C4<0>;
L_000001d916f45370 .functor OR 1, L_000001d916f41840, L_000001d916f42c40, C4<0>, C4<0>;
L_000001d916f45990 .functor OR 1, L_000001d916f45370, L_000001d916f42100, C4<0>, C4<0>;
L_000001d916f43ee0 .functor OR 1, L_000001d916f45990, L_000001d916f412a0, C4<0>, C4<0>;
L_000001d916f445e0 .functor OR 1, L_000001d916f43ee0, L_000001d916f41e80, C4<0>, C4<0>;
v000001d916f12030_0 .net "ID_opcode", 11 0, v000001d916f26280_0;  alias, 1 drivers
L_000001d916f60670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v000001d916f120d0_0 .net/2u *"_ivl_0", 11 0, L_000001d916f60670;  1 drivers
L_000001d916f60700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v000001d916f123f0_0 .net/2u *"_ivl_10", 11 0, L_000001d916f60700;  1 drivers
L_000001d916f60bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001d916f12210_0 .net/2u *"_ivl_102", 11 0, L_000001d916f60bc8;  1 drivers
L_000001d916f60c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001d916f122b0_0 .net/2u *"_ivl_106", 11 0, L_000001d916f60c10;  1 drivers
v000001d916f12490_0 .net *"_ivl_12", 0 0, L_000001d916f3f9a0;  1 drivers
v000001d916f12530_0 .net *"_ivl_15", 0 0, L_000001d916f45450;  1 drivers
L_000001d916f60748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v000001d916f146f0_0 .net/2u *"_ivl_16", 11 0, L_000001d916f60748;  1 drivers
v000001d916f14bf0_0 .net *"_ivl_18", 0 0, L_000001d916f3fa40;  1 drivers
v000001d916f13a70_0 .net *"_ivl_2", 0 0, L_000001d916f3f900;  1 drivers
v000001d916f13e30_0 .net *"_ivl_21", 0 0, L_000001d916f44960;  1 drivers
L_000001d916f60790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001d916f13cf0_0 .net/2u *"_ivl_22", 11 0, L_000001d916f60790;  1 drivers
v000001d916f13bb0_0 .net *"_ivl_24", 0 0, L_000001d916f3fd60;  1 drivers
v000001d916f13c50_0 .net *"_ivl_27", 0 0, L_000001d916f44420;  1 drivers
L_000001d916f607d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001d916f14510_0 .net/2u *"_ivl_28", 11 0, L_000001d916f607d8;  1 drivers
v000001d916f14790_0 .net *"_ivl_30", 0 0, L_000001d916f3fe00;  1 drivers
v000001d916f16130_0 .net *"_ivl_33", 0 0, L_000001d916f44ab0;  1 drivers
L_000001d916f60820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001d916f14290_0 .net/2u *"_ivl_34", 11 0, L_000001d916f60820;  1 drivers
v000001d916f13ed0_0 .net *"_ivl_36", 0 0, L_000001d916f3fea0;  1 drivers
v000001d916f145b0_0 .net *"_ivl_39", 0 0, L_000001d916f45840;  1 drivers
L_000001d916f606b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v000001d916f15050_0 .net/2u *"_ivl_4", 11 0, L_000001d916f606b8;  1 drivers
L_000001d916f60868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v000001d916f15ff0_0 .net/2u *"_ivl_40", 11 0, L_000001d916f60868;  1 drivers
v000001d916f140b0_0 .net *"_ivl_42", 0 0, L_000001d916f3ff40;  1 drivers
v000001d916f13b10_0 .net *"_ivl_45", 0 0, L_000001d916f44ff0;  1 drivers
L_000001d916f608b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v000001d916f13d90_0 .net/2u *"_ivl_46", 11 0, L_000001d916f608b0;  1 drivers
v000001d916f14f10_0 .net *"_ivl_48", 0 0, L_000001d916f3ffe0;  1 drivers
L_000001d916f608f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001d916f14650_0 .net/2u *"_ivl_52", 11 0, L_000001d916f608f8;  1 drivers
L_000001d916f60940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001d916f15370_0 .net/2u *"_ivl_56", 11 0, L_000001d916f60940;  1 drivers
v000001d916f15730_0 .net *"_ivl_6", 0 0, L_000001d916f40300;  1 drivers
L_000001d916f60988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001d916f14150_0 .net/2u *"_ivl_60", 11 0, L_000001d916f60988;  1 drivers
L_000001d916f609d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001d916f13f70_0 .net/2u *"_ivl_64", 11 0, L_000001d916f609d0;  1 drivers
L_000001d916f60a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001d916f14830_0 .net/2u *"_ivl_68", 11 0, L_000001d916f60a18;  1 drivers
L_000001d916f60a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001d916f155f0_0 .net/2u *"_ivl_72", 11 0, L_000001d916f60a60;  1 drivers
v000001d916f15cd0_0 .net *"_ivl_74", 0 0, L_000001d916f41840;  1 drivers
L_000001d916f60aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001d916f15410_0 .net/2u *"_ivl_76", 11 0, L_000001d916f60aa8;  1 drivers
v000001d916f152d0_0 .net *"_ivl_78", 0 0, L_000001d916f42c40;  1 drivers
v000001d916f14010_0 .net *"_ivl_81", 0 0, L_000001d916f45370;  1 drivers
L_000001d916f60af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001d916f141f0_0 .net/2u *"_ivl_82", 11 0, L_000001d916f60af0;  1 drivers
v000001d916f14970_0 .net *"_ivl_84", 0 0, L_000001d916f42100;  1 drivers
v000001d916f148d0_0 .net *"_ivl_87", 0 0, L_000001d916f45990;  1 drivers
L_000001d916f60b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001d916f14330_0 .net/2u *"_ivl_88", 11 0, L_000001d916f60b38;  1 drivers
v000001d916f15a50_0 .net *"_ivl_9", 0 0, L_000001d916f44650;  1 drivers
v000001d916f14ab0_0 .net *"_ivl_90", 0 0, L_000001d916f412a0;  1 drivers
v000001d916f143d0_0 .net *"_ivl_93", 0 0, L_000001d916f43ee0;  1 drivers
L_000001d916f60b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001d916f15d70_0 .net/2u *"_ivl_94", 11 0, L_000001d916f60b80;  1 drivers
v000001d916f14a10_0 .net *"_ivl_96", 0 0, L_000001d916f41e80;  1 drivers
v000001d916f161d0_0 .net *"_ivl_99", 0 0, L_000001d916f445e0;  1 drivers
v000001d916f15e10_0 .net "is_beq", 0 0, L_000001d916f40120;  alias, 1 drivers
v000001d916f14b50_0 .net "is_bne", 0 0, L_000001d916f401c0;  alias, 1 drivers
v000001d916f14c90_0 .net "is_j", 0 0, L_000001d916f43280;  alias, 1 drivers
v000001d916f15eb0_0 .net "is_jal", 0 0, L_000001d916f431e0;  alias, 1 drivers
v000001d916f15af0_0 .net "is_jr", 0 0, L_000001d916f42ba0;  alias, 1 drivers
v000001d916f14470_0 .net "is_oper2_immed", 0 0, L_000001d916f45300;  alias, 1 drivers
v000001d916f14d30_0 .net "memread", 0 0, L_000001d916f42ce0;  alias, 1 drivers
v000001d916f14e70_0 .net "memwrite", 0 0, L_000001d916f43000;  alias, 1 drivers
v000001d916f14dd0_0 .net "regwrite", 0 0, L_000001d916f41ac0;  alias, 1 drivers
L_000001d916f3f900 .cmp/eq 12, v000001d916f26280_0, L_000001d916f60670;
L_000001d916f40300 .cmp/eq 12, v000001d916f26280_0, L_000001d916f606b8;
L_000001d916f3f9a0 .cmp/eq 12, v000001d916f26280_0, L_000001d916f60700;
L_000001d916f3fa40 .cmp/eq 12, v000001d916f26280_0, L_000001d916f60748;
L_000001d916f3fd60 .cmp/eq 12, v000001d916f26280_0, L_000001d916f60790;
L_000001d916f3fe00 .cmp/eq 12, v000001d916f26280_0, L_000001d916f607d8;
L_000001d916f3fea0 .cmp/eq 12, v000001d916f26280_0, L_000001d916f60820;
L_000001d916f3ff40 .cmp/eq 12, v000001d916f26280_0, L_000001d916f60868;
L_000001d916f3ffe0 .cmp/eq 12, v000001d916f26280_0, L_000001d916f608b0;
L_000001d916f40120 .cmp/eq 12, v000001d916f26280_0, L_000001d916f608f8;
L_000001d916f401c0 .cmp/eq 12, v000001d916f26280_0, L_000001d916f60940;
L_000001d916f42ba0 .cmp/eq 12, v000001d916f26280_0, L_000001d916f60988;
L_000001d916f431e0 .cmp/eq 12, v000001d916f26280_0, L_000001d916f609d0;
L_000001d916f43280 .cmp/eq 12, v000001d916f26280_0, L_000001d916f60a18;
L_000001d916f41840 .cmp/eq 12, v000001d916f26280_0, L_000001d916f60a60;
L_000001d916f42c40 .cmp/eq 12, v000001d916f26280_0, L_000001d916f60aa8;
L_000001d916f42100 .cmp/eq 12, v000001d916f26280_0, L_000001d916f60af0;
L_000001d916f412a0 .cmp/eq 12, v000001d916f26280_0, L_000001d916f60b38;
L_000001d916f41e80 .cmp/eq 12, v000001d916f26280_0, L_000001d916f60b80;
L_000001d916f41ac0 .reduce/nor L_000001d916f445e0;
L_000001d916f42ce0 .cmp/eq 12, v000001d916f26280_0, L_000001d916f60bc8;
L_000001d916f43000 .cmp/eq 12, v000001d916f26280_0, L_000001d916f60c10;
S_000001d916f0a740 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_000001d916f0b0a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_000001d916f24dc0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001d916f24df8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001d916f24e30 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001d916f24e68 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001d916f24ea0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001d916f24ed8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001d916f24f10 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001d916f24f48 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001d916f24f80 .param/l "j" 0 9 19, C4<000010000000>;
P_000001d916f24fb8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001d916f24ff0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001d916f25028 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001d916f25060 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001d916f25098 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001d916f250d0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001d916f25108 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001d916f25140 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001d916f25178 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001d916f251b0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001d916f251e8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001d916f25220 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001d916f25258 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001d916f25290 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001d916f252c8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001d916f25300 .param/l "xori" 0 9 12, C4<001110000000>;
v000001d916f14fb0_0 .var "Immed", 31 0;
v000001d916f150f0_0 .net "Inst", 31 0, v000001d916f18390_0;  alias, 1 drivers
v000001d916f15190_0 .net "opcode", 11 0, v000001d916f26280_0;  alias, 1 drivers
E_000001d916e9b810 .event anyedge, v000001d916f0eb00_0, v000001d916f150f0_0;
S_000001d916f0a8d0 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_000001d916f0b0a0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v000001d916f15550_0 .var "Read_data1", 31 0;
v000001d916f15690_0 .var "Read_data2", 31 0;
v000001d916f157d0_0 .net "Read_reg1", 4 0, v000001d916f261e0_0;  alias, 1 drivers
v000001d916f15870_0 .net "Read_reg2", 4 0, v000001d916f279a0_0;  alias, 1 drivers
v000001d916f15910_0 .net "Write_data", 31 0, L_000001d916fabd90;  alias, 1 drivers
v000001d916f159b0_0 .net "Write_en", 0 0, v000001d916f2a6a0_0;  alias, 1 drivers
v000001d916f15b90_0 .net "Write_reg", 4 0, v000001d916f29340_0;  alias, 1 drivers
v000001d916f15c30_0 .net "clk", 0 0, L_000001d916e7ccb0;  alias, 1 drivers
v000001d916f15f50_0 .var/i "i", 31 0;
v000001d916f16090 .array "reg_file", 0 31, 31 0;
v000001d916f189d0_0 .net "rst", 0 0, v000001d916f3d4c0_0;  alias, 1 drivers
E_000001d916e9c2d0 .event posedge, v000001d916f12850_0;
S_000001d916f0b6e0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_000001d916f0a8d0;
 .timescale 0 0;
v000001d916f154b0_0 .var/i "i", 31 0;
S_000001d916f0b870 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_000001d916c49f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_000001d916f25340 .param/l "add" 0 9 6, C4<000000100000>;
P_000001d916f25378 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001d916f253b0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001d916f253e8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001d916f25420 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001d916f25458 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001d916f25490 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001d916f254c8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001d916f25500 .param/l "j" 0 9 19, C4<000010000000>;
P_000001d916f25538 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001d916f25570 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001d916f255a8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001d916f255e0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001d916f25618 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001d916f25650 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001d916f25688 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001d916f256c0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001d916f256f8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001d916f25730 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001d916f25768 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001d916f257a0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001d916f257d8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001d916f25810 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001d916f25848 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001d916f25880 .param/l "xori" 0 9 12, C4<001110000000>;
v000001d916f18390_0 .var "ID_INST", 31 0;
v000001d916f27ea0_0 .var "ID_PC", 31 0;
v000001d916f26280_0 .var "ID_opcode", 11 0;
v000001d916f268c0_0 .var "ID_rd_ind", 4 0;
v000001d916f261e0_0 .var "ID_rs1_ind", 4 0;
v000001d916f279a0_0 .var "ID_rs2_ind", 4 0;
v000001d916f26f00_0 .net "IF_FLUSH", 0 0, v000001d916f11f90_0;  alias, 1 drivers
v000001d916f26a00_0 .net "IF_INST", 31 0, L_000001d916f450d0;  alias, 1 drivers
v000001d916f277c0_0 .net "IF_PC", 31 0, v000001d916f27540_0;  alias, 1 drivers
v000001d916f25920_0 .net "clk", 0 0, L_000001d916f44490;  1 drivers
v000001d916f27f40_0 .net "if_id_Write", 0 0, v000001d916f127b0_0;  alias, 1 drivers
v000001d916f27860_0 .net "rst", 0 0, v000001d916f3d4c0_0;  alias, 1 drivers
E_000001d916e9c4d0 .event posedge, v000001d916efec60_0, v000001d916f25920_0;
S_000001d916f0ba00 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_000001d916c49f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v000001d916f29020_0 .net "EX1_PFC", 31 0, L_000001d916f41d40;  alias, 1 drivers
v000001d916f29d40_0 .net "EX2_PFC", 31 0, v000001d916f0cc60_0;  alias, 1 drivers
v000001d916f28940_0 .net "ID_PFC", 31 0, L_000001d916f40da0;  alias, 1 drivers
v000001d916f28760_0 .net "PC_src", 2 0, L_000001d916f3f5e0;  alias, 1 drivers
v000001d916f2a420_0 .net "PC_write", 0 0, v000001d916f12fd0_0;  alias, 1 drivers
L_000001d916f60088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001d916f29f20_0 .net/2u *"_ivl_0", 31 0, L_000001d916f60088;  1 drivers
v000001d916f28120_0 .net "clk", 0 0, L_000001d916e7ccb0;  alias, 1 drivers
v000001d916f2a4c0_0 .net "inst", 31 0, L_000001d916f450d0;  alias, 1 drivers
v000001d916f281c0_0 .net "inst_mem_in", 31 0, v000001d916f27540_0;  alias, 1 drivers
v000001d916f29700_0 .net "pc_reg_in", 31 0, L_000001d916f442d0;  1 drivers
v000001d916f28c60_0 .net "rst", 0 0, v000001d916f3d4c0_0;  alias, 1 drivers
L_000001d916f3ea00 .arith/sum 32, v000001d916f27540_0, L_000001d916f60088;
S_000001d916f0aa60 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_000001d916f0ba00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_000001d916f450d0 .functor BUFZ 32, L_000001d916f3f180, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d916f25b00_0 .net "Data_Out", 31 0, L_000001d916f450d0;  alias, 1 drivers
v000001d916f25a60 .array "InstMem", 0 1023, 31 0;
v000001d916f272c0_0 .net *"_ivl_0", 31 0, L_000001d916f3f180;  1 drivers
v000001d916f26820_0 .net *"_ivl_3", 9 0, L_000001d916f40800;  1 drivers
v000001d916f26140_0 .net *"_ivl_4", 11 0, L_000001d916f3fcc0;  1 drivers
L_000001d916f601a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d916f27b80_0 .net *"_ivl_7", 1 0, L_000001d916f601a8;  1 drivers
v000001d916f26320_0 .net "addr", 31 0, v000001d916f27540_0;  alias, 1 drivers
v000001d916f26dc0_0 .net "clk", 0 0, L_000001d916e7ccb0;  alias, 1 drivers
v000001d916f28080_0 .var/i "i", 31 0;
L_000001d916f3f180 .array/port v000001d916f25a60, L_000001d916f3fcc0;
L_000001d916f40800 .part v000001d916f27540_0, 0, 10;
L_000001d916f3fcc0 .concat [ 10 2 0 0], L_000001d916f40800, L_000001d916f601a8;
S_000001d916f0abf0 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_000001d916f0ba00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_000001d916e9bf90 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v000001d916f26c80_0 .net "DataIn", 31 0, L_000001d916f442d0;  alias, 1 drivers
v000001d916f27540_0 .var "DataOut", 31 0;
v000001d916f265a0_0 .net "PC_Write", 0 0, v000001d916f12fd0_0;  alias, 1 drivers
v000001d916f26be0_0 .net "clk", 0 0, L_000001d916e7ccb0;  alias, 1 drivers
v000001d916f26d20_0 .net "rst", 0 0, v000001d916f3d4c0_0;  alias, 1 drivers
S_000001d916f0ad80 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_000001d916f0ba00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_000001d916e9bfd0 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_000001d916e7d2d0 .functor NOT 1, L_000001d916f3ee60, C4<0>, C4<0>, C4<0>;
L_000001d916e7d500 .functor NOT 1, L_000001d916f404e0, C4<0>, C4<0>, C4<0>;
L_000001d916e7d3b0 .functor AND 1, L_000001d916e7d2d0, L_000001d916e7d500, C4<1>, C4<1>;
L_000001d916e7d1f0 .functor NOT 1, L_000001d916f3f7c0, C4<0>, C4<0>, C4<0>;
L_000001d916e1bbb0 .functor AND 1, L_000001d916e7d3b0, L_000001d916e7d1f0, C4<1>, C4<1>;
L_000001d916e1bf30 .functor AND 32, L_000001d916f40080, L_000001d916f3ea00, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d916e1bd00 .functor NOT 1, L_000001d916f3e820, C4<0>, C4<0>, C4<0>;
L_000001d916e1b750 .functor NOT 1, L_000001d916f3ec80, C4<0>, C4<0>, C4<0>;
L_000001d916f44730 .functor AND 1, L_000001d916e1bd00, L_000001d916e1b750, C4<1>, C4<1>;
L_000001d916f458b0 .functor AND 1, L_000001d916f44730, L_000001d916f3ed20, C4<1>, C4<1>;
L_000001d916f45140 .functor AND 32, L_000001d916f3ebe0, L_000001d916f40da0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d916f451b0 .functor OR 32, L_000001d916e1bf30, L_000001d916f45140, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d916f449d0 .functor NOT 1, L_000001d916f3e780, C4<0>, C4<0>, C4<0>;
L_000001d916f45a00 .functor AND 1, L_000001d916f449d0, L_000001d916f409e0, C4<1>, C4<1>;
L_000001d916f456f0 .functor NOT 1, L_000001d916f3eb40, C4<0>, C4<0>, C4<0>;
L_000001d916f45a70 .functor AND 1, L_000001d916f45a00, L_000001d916f456f0, C4<1>, C4<1>;
L_000001d916f447a0 .functor AND 32, L_000001d916f403a0, v000001d916f27540_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d916f44110 .functor OR 32, L_000001d916f451b0, L_000001d916f447a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d916f44f10 .functor NOT 1, L_000001d916f40620, C4<0>, C4<0>, C4<0>;
L_000001d916f44a40 .functor AND 1, L_000001d916f44f10, L_000001d916f3e8c0, C4<1>, C4<1>;
L_000001d916f44810 .functor AND 1, L_000001d916f44a40, L_000001d916f40a80, C4<1>, C4<1>;
L_000001d916f441f0 .functor AND 32, L_000001d916f40440, L_000001d916f41d40, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d916f44b90 .functor OR 32, L_000001d916f44110, L_000001d916f441f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d916f44180 .functor NOT 1, L_000001d916f40b20, C4<0>, C4<0>, C4<0>;
L_000001d916f45920 .functor AND 1, L_000001d916f3f680, L_000001d916f44180, C4<1>, C4<1>;
L_000001d916f45530 .functor NOT 1, L_000001d916f40260, C4<0>, C4<0>, C4<0>;
L_000001d916f457d0 .functor AND 1, L_000001d916f45920, L_000001d916f45530, C4<1>, C4<1>;
L_000001d916f44260 .functor AND 32, L_000001d916f3f2c0, v000001d916f0cc60_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d916f442d0 .functor OR 32, L_000001d916f44b90, L_000001d916f44260, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d916f270e0_0 .net *"_ivl_1", 0 0, L_000001d916f3ee60;  1 drivers
v000001d916f27900_0 .net *"_ivl_11", 0 0, L_000001d916f3f7c0;  1 drivers
v000001d916f27e00_0 .net *"_ivl_12", 0 0, L_000001d916e7d1f0;  1 drivers
v000001d916f26960_0 .net *"_ivl_14", 0 0, L_000001d916e1bbb0;  1 drivers
v000001d916f26b40_0 .net *"_ivl_16", 31 0, L_000001d916f40080;  1 drivers
v000001d916f27c20_0 .net *"_ivl_18", 31 0, L_000001d916e1bf30;  1 drivers
v000001d916f27cc0_0 .net *"_ivl_2", 0 0, L_000001d916e7d2d0;  1 drivers
v000001d916f27180_0 .net *"_ivl_21", 0 0, L_000001d916f3e820;  1 drivers
v000001d916f26640_0 .net *"_ivl_22", 0 0, L_000001d916e1bd00;  1 drivers
v000001d916f26e60_0 .net *"_ivl_25", 0 0, L_000001d916f3ec80;  1 drivers
v000001d916f274a0_0 .net *"_ivl_26", 0 0, L_000001d916e1b750;  1 drivers
v000001d916f27a40_0 .net *"_ivl_28", 0 0, L_000001d916f44730;  1 drivers
v000001d916f263c0_0 .net *"_ivl_31", 0 0, L_000001d916f3ed20;  1 drivers
v000001d916f27ae0_0 .net *"_ivl_32", 0 0, L_000001d916f458b0;  1 drivers
v000001d916f26fa0_0 .net *"_ivl_34", 31 0, L_000001d916f3ebe0;  1 drivers
v000001d916f25ba0_0 .net *"_ivl_36", 31 0, L_000001d916f45140;  1 drivers
v000001d916f27d60_0 .net *"_ivl_38", 31 0, L_000001d916f451b0;  1 drivers
v000001d916f260a0_0 .net *"_ivl_41", 0 0, L_000001d916f3e780;  1 drivers
v000001d916f26460_0 .net *"_ivl_42", 0 0, L_000001d916f449d0;  1 drivers
v000001d916f27fe0_0 .net *"_ivl_45", 0 0, L_000001d916f409e0;  1 drivers
v000001d916f25c40_0 .net *"_ivl_46", 0 0, L_000001d916f45a00;  1 drivers
v000001d916f27220_0 .net *"_ivl_49", 0 0, L_000001d916f3eb40;  1 drivers
v000001d916f27360_0 .net *"_ivl_5", 0 0, L_000001d916f404e0;  1 drivers
v000001d916f275e0_0 .net *"_ivl_50", 0 0, L_000001d916f456f0;  1 drivers
v000001d916f25ce0_0 .net *"_ivl_52", 0 0, L_000001d916f45a70;  1 drivers
v000001d916f27400_0 .net *"_ivl_54", 31 0, L_000001d916f403a0;  1 drivers
v000001d916f27680_0 .net *"_ivl_56", 31 0, L_000001d916f447a0;  1 drivers
v000001d916f25d80_0 .net *"_ivl_58", 31 0, L_000001d916f44110;  1 drivers
v000001d916f27720_0 .net *"_ivl_6", 0 0, L_000001d916e7d500;  1 drivers
v000001d916f259c0_0 .net *"_ivl_61", 0 0, L_000001d916f40620;  1 drivers
v000001d916f25e20_0 .net *"_ivl_62", 0 0, L_000001d916f44f10;  1 drivers
v000001d916f26500_0 .net *"_ivl_65", 0 0, L_000001d916f3e8c0;  1 drivers
v000001d916f25ec0_0 .net *"_ivl_66", 0 0, L_000001d916f44a40;  1 drivers
v000001d916f25f60_0 .net *"_ivl_69", 0 0, L_000001d916f40a80;  1 drivers
v000001d916f26000_0 .net *"_ivl_70", 0 0, L_000001d916f44810;  1 drivers
v000001d916f26780_0 .net *"_ivl_72", 31 0, L_000001d916f40440;  1 drivers
v000001d916f266e0_0 .net *"_ivl_74", 31 0, L_000001d916f441f0;  1 drivers
v000001d916f26aa0_0 .net *"_ivl_76", 31 0, L_000001d916f44b90;  1 drivers
v000001d916f29660_0 .net *"_ivl_79", 0 0, L_000001d916f3f680;  1 drivers
v000001d916f28260_0 .net *"_ivl_8", 0 0, L_000001d916e7d3b0;  1 drivers
v000001d916f29480_0 .net *"_ivl_81", 0 0, L_000001d916f40b20;  1 drivers
v000001d916f29ac0_0 .net *"_ivl_82", 0 0, L_000001d916f44180;  1 drivers
v000001d916f29520_0 .net *"_ivl_84", 0 0, L_000001d916f45920;  1 drivers
v000001d916f29b60_0 .net *"_ivl_87", 0 0, L_000001d916f40260;  1 drivers
v000001d916f295c0_0 .net *"_ivl_88", 0 0, L_000001d916f45530;  1 drivers
v000001d916f28f80_0 .net *"_ivl_90", 0 0, L_000001d916f457d0;  1 drivers
v000001d916f28300_0 .net *"_ivl_92", 31 0, L_000001d916f3f2c0;  1 drivers
v000001d916f2a380_0 .net *"_ivl_94", 31 0, L_000001d916f44260;  1 drivers
v000001d916f29160_0 .net "ina", 31 0, L_000001d916f3ea00;  1 drivers
v000001d916f29e80_0 .net "inb", 31 0, L_000001d916f40da0;  alias, 1 drivers
v000001d916f286c0_0 .net "inc", 31 0, v000001d916f27540_0;  alias, 1 drivers
v000001d916f2a7e0_0 .net "ind", 31 0, L_000001d916f41d40;  alias, 1 drivers
v000001d916f2a600_0 .net "ine", 31 0, v000001d916f0cc60_0;  alias, 1 drivers
L_000001d916f600d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d916f28b20_0 .net "inf", 31 0, L_000001d916f600d0;  1 drivers
L_000001d916f60118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d916f29de0_0 .net "ing", 31 0, L_000001d916f60118;  1 drivers
L_000001d916f60160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d916f2a880_0 .net "inh", 31 0, L_000001d916f60160;  1 drivers
v000001d916f283a0_0 .net "out", 31 0, L_000001d916f442d0;  alias, 1 drivers
v000001d916f28d00_0 .net "sel", 2 0, L_000001d916f3f5e0;  alias, 1 drivers
L_000001d916f3ee60 .part L_000001d916f3f5e0, 2, 1;
L_000001d916f404e0 .part L_000001d916f3f5e0, 1, 1;
L_000001d916f3f7c0 .part L_000001d916f3f5e0, 0, 1;
LS_000001d916f40080_0_0 .concat [ 1 1 1 1], L_000001d916e1bbb0, L_000001d916e1bbb0, L_000001d916e1bbb0, L_000001d916e1bbb0;
LS_000001d916f40080_0_4 .concat [ 1 1 1 1], L_000001d916e1bbb0, L_000001d916e1bbb0, L_000001d916e1bbb0, L_000001d916e1bbb0;
LS_000001d916f40080_0_8 .concat [ 1 1 1 1], L_000001d916e1bbb0, L_000001d916e1bbb0, L_000001d916e1bbb0, L_000001d916e1bbb0;
LS_000001d916f40080_0_12 .concat [ 1 1 1 1], L_000001d916e1bbb0, L_000001d916e1bbb0, L_000001d916e1bbb0, L_000001d916e1bbb0;
LS_000001d916f40080_0_16 .concat [ 1 1 1 1], L_000001d916e1bbb0, L_000001d916e1bbb0, L_000001d916e1bbb0, L_000001d916e1bbb0;
LS_000001d916f40080_0_20 .concat [ 1 1 1 1], L_000001d916e1bbb0, L_000001d916e1bbb0, L_000001d916e1bbb0, L_000001d916e1bbb0;
LS_000001d916f40080_0_24 .concat [ 1 1 1 1], L_000001d916e1bbb0, L_000001d916e1bbb0, L_000001d916e1bbb0, L_000001d916e1bbb0;
LS_000001d916f40080_0_28 .concat [ 1 1 1 1], L_000001d916e1bbb0, L_000001d916e1bbb0, L_000001d916e1bbb0, L_000001d916e1bbb0;
LS_000001d916f40080_1_0 .concat [ 4 4 4 4], LS_000001d916f40080_0_0, LS_000001d916f40080_0_4, LS_000001d916f40080_0_8, LS_000001d916f40080_0_12;
LS_000001d916f40080_1_4 .concat [ 4 4 4 4], LS_000001d916f40080_0_16, LS_000001d916f40080_0_20, LS_000001d916f40080_0_24, LS_000001d916f40080_0_28;
L_000001d916f40080 .concat [ 16 16 0 0], LS_000001d916f40080_1_0, LS_000001d916f40080_1_4;
L_000001d916f3e820 .part L_000001d916f3f5e0, 2, 1;
L_000001d916f3ec80 .part L_000001d916f3f5e0, 1, 1;
L_000001d916f3ed20 .part L_000001d916f3f5e0, 0, 1;
LS_000001d916f3ebe0_0_0 .concat [ 1 1 1 1], L_000001d916f458b0, L_000001d916f458b0, L_000001d916f458b0, L_000001d916f458b0;
LS_000001d916f3ebe0_0_4 .concat [ 1 1 1 1], L_000001d916f458b0, L_000001d916f458b0, L_000001d916f458b0, L_000001d916f458b0;
LS_000001d916f3ebe0_0_8 .concat [ 1 1 1 1], L_000001d916f458b0, L_000001d916f458b0, L_000001d916f458b0, L_000001d916f458b0;
LS_000001d916f3ebe0_0_12 .concat [ 1 1 1 1], L_000001d916f458b0, L_000001d916f458b0, L_000001d916f458b0, L_000001d916f458b0;
LS_000001d916f3ebe0_0_16 .concat [ 1 1 1 1], L_000001d916f458b0, L_000001d916f458b0, L_000001d916f458b0, L_000001d916f458b0;
LS_000001d916f3ebe0_0_20 .concat [ 1 1 1 1], L_000001d916f458b0, L_000001d916f458b0, L_000001d916f458b0, L_000001d916f458b0;
LS_000001d916f3ebe0_0_24 .concat [ 1 1 1 1], L_000001d916f458b0, L_000001d916f458b0, L_000001d916f458b0, L_000001d916f458b0;
LS_000001d916f3ebe0_0_28 .concat [ 1 1 1 1], L_000001d916f458b0, L_000001d916f458b0, L_000001d916f458b0, L_000001d916f458b0;
LS_000001d916f3ebe0_1_0 .concat [ 4 4 4 4], LS_000001d916f3ebe0_0_0, LS_000001d916f3ebe0_0_4, LS_000001d916f3ebe0_0_8, LS_000001d916f3ebe0_0_12;
LS_000001d916f3ebe0_1_4 .concat [ 4 4 4 4], LS_000001d916f3ebe0_0_16, LS_000001d916f3ebe0_0_20, LS_000001d916f3ebe0_0_24, LS_000001d916f3ebe0_0_28;
L_000001d916f3ebe0 .concat [ 16 16 0 0], LS_000001d916f3ebe0_1_0, LS_000001d916f3ebe0_1_4;
L_000001d916f3e780 .part L_000001d916f3f5e0, 2, 1;
L_000001d916f409e0 .part L_000001d916f3f5e0, 1, 1;
L_000001d916f3eb40 .part L_000001d916f3f5e0, 0, 1;
LS_000001d916f403a0_0_0 .concat [ 1 1 1 1], L_000001d916f45a70, L_000001d916f45a70, L_000001d916f45a70, L_000001d916f45a70;
LS_000001d916f403a0_0_4 .concat [ 1 1 1 1], L_000001d916f45a70, L_000001d916f45a70, L_000001d916f45a70, L_000001d916f45a70;
LS_000001d916f403a0_0_8 .concat [ 1 1 1 1], L_000001d916f45a70, L_000001d916f45a70, L_000001d916f45a70, L_000001d916f45a70;
LS_000001d916f403a0_0_12 .concat [ 1 1 1 1], L_000001d916f45a70, L_000001d916f45a70, L_000001d916f45a70, L_000001d916f45a70;
LS_000001d916f403a0_0_16 .concat [ 1 1 1 1], L_000001d916f45a70, L_000001d916f45a70, L_000001d916f45a70, L_000001d916f45a70;
LS_000001d916f403a0_0_20 .concat [ 1 1 1 1], L_000001d916f45a70, L_000001d916f45a70, L_000001d916f45a70, L_000001d916f45a70;
LS_000001d916f403a0_0_24 .concat [ 1 1 1 1], L_000001d916f45a70, L_000001d916f45a70, L_000001d916f45a70, L_000001d916f45a70;
LS_000001d916f403a0_0_28 .concat [ 1 1 1 1], L_000001d916f45a70, L_000001d916f45a70, L_000001d916f45a70, L_000001d916f45a70;
LS_000001d916f403a0_1_0 .concat [ 4 4 4 4], LS_000001d916f403a0_0_0, LS_000001d916f403a0_0_4, LS_000001d916f403a0_0_8, LS_000001d916f403a0_0_12;
LS_000001d916f403a0_1_4 .concat [ 4 4 4 4], LS_000001d916f403a0_0_16, LS_000001d916f403a0_0_20, LS_000001d916f403a0_0_24, LS_000001d916f403a0_0_28;
L_000001d916f403a0 .concat [ 16 16 0 0], LS_000001d916f403a0_1_0, LS_000001d916f403a0_1_4;
L_000001d916f40620 .part L_000001d916f3f5e0, 2, 1;
L_000001d916f3e8c0 .part L_000001d916f3f5e0, 1, 1;
L_000001d916f40a80 .part L_000001d916f3f5e0, 0, 1;
LS_000001d916f40440_0_0 .concat [ 1 1 1 1], L_000001d916f44810, L_000001d916f44810, L_000001d916f44810, L_000001d916f44810;
LS_000001d916f40440_0_4 .concat [ 1 1 1 1], L_000001d916f44810, L_000001d916f44810, L_000001d916f44810, L_000001d916f44810;
LS_000001d916f40440_0_8 .concat [ 1 1 1 1], L_000001d916f44810, L_000001d916f44810, L_000001d916f44810, L_000001d916f44810;
LS_000001d916f40440_0_12 .concat [ 1 1 1 1], L_000001d916f44810, L_000001d916f44810, L_000001d916f44810, L_000001d916f44810;
LS_000001d916f40440_0_16 .concat [ 1 1 1 1], L_000001d916f44810, L_000001d916f44810, L_000001d916f44810, L_000001d916f44810;
LS_000001d916f40440_0_20 .concat [ 1 1 1 1], L_000001d916f44810, L_000001d916f44810, L_000001d916f44810, L_000001d916f44810;
LS_000001d916f40440_0_24 .concat [ 1 1 1 1], L_000001d916f44810, L_000001d916f44810, L_000001d916f44810, L_000001d916f44810;
LS_000001d916f40440_0_28 .concat [ 1 1 1 1], L_000001d916f44810, L_000001d916f44810, L_000001d916f44810, L_000001d916f44810;
LS_000001d916f40440_1_0 .concat [ 4 4 4 4], LS_000001d916f40440_0_0, LS_000001d916f40440_0_4, LS_000001d916f40440_0_8, LS_000001d916f40440_0_12;
LS_000001d916f40440_1_4 .concat [ 4 4 4 4], LS_000001d916f40440_0_16, LS_000001d916f40440_0_20, LS_000001d916f40440_0_24, LS_000001d916f40440_0_28;
L_000001d916f40440 .concat [ 16 16 0 0], LS_000001d916f40440_1_0, LS_000001d916f40440_1_4;
L_000001d916f3f680 .part L_000001d916f3f5e0, 2, 1;
L_000001d916f40b20 .part L_000001d916f3f5e0, 1, 1;
L_000001d916f40260 .part L_000001d916f3f5e0, 0, 1;
LS_000001d916f3f2c0_0_0 .concat [ 1 1 1 1], L_000001d916f457d0, L_000001d916f457d0, L_000001d916f457d0, L_000001d916f457d0;
LS_000001d916f3f2c0_0_4 .concat [ 1 1 1 1], L_000001d916f457d0, L_000001d916f457d0, L_000001d916f457d0, L_000001d916f457d0;
LS_000001d916f3f2c0_0_8 .concat [ 1 1 1 1], L_000001d916f457d0, L_000001d916f457d0, L_000001d916f457d0, L_000001d916f457d0;
LS_000001d916f3f2c0_0_12 .concat [ 1 1 1 1], L_000001d916f457d0, L_000001d916f457d0, L_000001d916f457d0, L_000001d916f457d0;
LS_000001d916f3f2c0_0_16 .concat [ 1 1 1 1], L_000001d916f457d0, L_000001d916f457d0, L_000001d916f457d0, L_000001d916f457d0;
LS_000001d916f3f2c0_0_20 .concat [ 1 1 1 1], L_000001d916f457d0, L_000001d916f457d0, L_000001d916f457d0, L_000001d916f457d0;
LS_000001d916f3f2c0_0_24 .concat [ 1 1 1 1], L_000001d916f457d0, L_000001d916f457d0, L_000001d916f457d0, L_000001d916f457d0;
LS_000001d916f3f2c0_0_28 .concat [ 1 1 1 1], L_000001d916f457d0, L_000001d916f457d0, L_000001d916f457d0, L_000001d916f457d0;
LS_000001d916f3f2c0_1_0 .concat [ 4 4 4 4], LS_000001d916f3f2c0_0_0, LS_000001d916f3f2c0_0_4, LS_000001d916f3f2c0_0_8, LS_000001d916f3f2c0_0_12;
LS_000001d916f3f2c0_1_4 .concat [ 4 4 4 4], LS_000001d916f3f2c0_0_16, LS_000001d916f3f2c0_0_20, LS_000001d916f3f2c0_0_24, LS_000001d916f3f2c0_0_28;
L_000001d916f3f2c0 .concat [ 16 16 0 0], LS_000001d916f3f2c0_1_0, LS_000001d916f3f2c0_1_4;
S_000001d916f0bb90 .scope module, "mem_stage" "MEM_stage" 3 165, 29 3 0, S_000001d916c49f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v000001d916f284e0_0 .net "Write_Data", 31 0, v000001d916eff520_0;  alias, 1 drivers
v000001d916f297a0_0 .net "addr", 31 0, v000001d916efdc20_0;  alias, 1 drivers
v000001d916f2a060_0 .net "clk", 0 0, L_000001d916e7ccb0;  alias, 1 drivers
v000001d916f29840_0 .net "mem_out", 31 0, v000001d916f28440_0;  alias, 1 drivers
v000001d916f29980_0 .net "mem_read", 0 0, v000001d916efd7c0_0;  alias, 1 drivers
v000001d916f28580_0 .net "mem_write", 0 0, v000001d916eff0c0_0;  alias, 1 drivers
S_000001d916f0bd20 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_000001d916f0bb90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v000001d916f2a560 .array "DataMem", 1023 0, 31 0;
v000001d916f289e0_0 .net "Data_In", 31 0, v000001d916eff520_0;  alias, 1 drivers
v000001d916f28440_0 .var "Data_Out", 31 0;
v000001d916f2a100_0 .net "Write_en", 0 0, v000001d916eff0c0_0;  alias, 1 drivers
v000001d916f2a2e0_0 .net "addr", 31 0, v000001d916efdc20_0;  alias, 1 drivers
v000001d916f28800_0 .net "clk", 0 0, L_000001d916e7ccb0;  alias, 1 drivers
v000001d916f28da0_0 .var/i "i", 31 0;
S_000001d916f0c040 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 169, 31 2 0, S_000001d916c49f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_000001d916f2f8e0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001d916f2f918 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001d916f2f950 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001d916f2f988 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001d916f2f9c0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001d916f2f9f8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001d916f2fa30 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001d916f2fa68 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001d916f2faa0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001d916f2fad8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001d916f2fb10 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001d916f2fb48 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001d916f2fb80 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001d916f2fbb8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001d916f2fbf0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001d916f2fc28 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001d916f2fc60 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001d916f2fc98 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001d916f2fcd0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001d916f2fd08 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001d916f2fd40 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001d916f2fd78 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001d916f2fdb0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001d916f2fde8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001d916f2fe20 .param/l "xori" 0 9 12, C4<001110000000>;
v000001d916f28620_0 .net "MEM_ALU_OUT", 31 0, v000001d916efdc20_0;  alias, 1 drivers
v000001d916f288a0_0 .net "MEM_Data_mem_out", 31 0, v000001d916f28440_0;  alias, 1 drivers
v000001d916f29c00_0 .net "MEM_memread", 0 0, v000001d916efd7c0_0;  alias, 1 drivers
v000001d916f29ca0_0 .net "MEM_opcode", 11 0, v000001d916efd360_0;  alias, 1 drivers
v000001d916f2a1a0_0 .net "MEM_rd_ind", 4 0, v000001d916eff160_0;  alias, 1 drivers
v000001d916f293e0_0 .net "MEM_rd_indzero", 0 0, v000001d916efe6c0_0;  alias, 1 drivers
v000001d916f298e0_0 .net "MEM_regwrite", 0 0, v000001d916eff2a0_0;  alias, 1 drivers
v000001d916f28bc0_0 .var "WB_ALU_OUT", 31 0;
v000001d916f29a20_0 .var "WB_Data_mem_out", 31 0;
v000001d916f290c0_0 .var "WB_memread", 0 0;
v000001d916f29340_0 .var "WB_rd_ind", 4 0;
v000001d916f292a0_0 .var "WB_rd_indzero", 0 0;
v000001d916f2a6a0_0 .var "WB_regwrite", 0 0;
v000001d916f29fc0_0 .net "clk", 0 0, L_000001d916fabcb0;  1 drivers
v000001d916f2a240_0 .var "hlt", 0 0;
v000001d916f28e40_0 .net "rst", 0 0, v000001d916f3d4c0_0;  alias, 1 drivers
E_000001d916e9c410 .event posedge, v000001d916efec60_0, v000001d916f29fc0_0;
S_000001d916f0c360 .scope module, "wb_stage" "WB_stage" 3 177, 32 3 0, S_000001d916c49f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_000001d916fabbd0 .functor AND 32, v000001d916f29a20_0, L_000001d916fb28b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d916fabc40 .functor NOT 1, v000001d916f290c0_0, C4<0>, C4<0>, C4<0>;
L_000001d916fabd20 .functor AND 32, v000001d916f28bc0_0, L_000001d916fb2810, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d916fabd90 .functor OR 32, L_000001d916fabbd0, L_000001d916fabd20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d916f28a80_0 .net "Write_Data_RegFile", 31 0, L_000001d916fabd90;  alias, 1 drivers
v000001d916f2a740_0 .net *"_ivl_0", 31 0, L_000001d916fb28b0;  1 drivers
v000001d916f28ee0_0 .net *"_ivl_2", 31 0, L_000001d916fabbd0;  1 drivers
v000001d916f29200_0 .net *"_ivl_4", 0 0, L_000001d916fabc40;  1 drivers
v000001d916f2b3c0_0 .net *"_ivl_6", 31 0, L_000001d916fb2810;  1 drivers
v000001d916f2b320_0 .net *"_ivl_8", 31 0, L_000001d916fabd20;  1 drivers
v000001d916f2c5e0_0 .net "alu_out", 31 0, v000001d916f28bc0_0;  alias, 1 drivers
v000001d916f2d080_0 .net "mem_out", 31 0, v000001d916f29a20_0;  alias, 1 drivers
v000001d916f2aba0_0 .net "mem_read", 0 0, v000001d916f290c0_0;  alias, 1 drivers
LS_000001d916fb28b0_0_0 .concat [ 1 1 1 1], v000001d916f290c0_0, v000001d916f290c0_0, v000001d916f290c0_0, v000001d916f290c0_0;
LS_000001d916fb28b0_0_4 .concat [ 1 1 1 1], v000001d916f290c0_0, v000001d916f290c0_0, v000001d916f290c0_0, v000001d916f290c0_0;
LS_000001d916fb28b0_0_8 .concat [ 1 1 1 1], v000001d916f290c0_0, v000001d916f290c0_0, v000001d916f290c0_0, v000001d916f290c0_0;
LS_000001d916fb28b0_0_12 .concat [ 1 1 1 1], v000001d916f290c0_0, v000001d916f290c0_0, v000001d916f290c0_0, v000001d916f290c0_0;
LS_000001d916fb28b0_0_16 .concat [ 1 1 1 1], v000001d916f290c0_0, v000001d916f290c0_0, v000001d916f290c0_0, v000001d916f290c0_0;
LS_000001d916fb28b0_0_20 .concat [ 1 1 1 1], v000001d916f290c0_0, v000001d916f290c0_0, v000001d916f290c0_0, v000001d916f290c0_0;
LS_000001d916fb28b0_0_24 .concat [ 1 1 1 1], v000001d916f290c0_0, v000001d916f290c0_0, v000001d916f290c0_0, v000001d916f290c0_0;
LS_000001d916fb28b0_0_28 .concat [ 1 1 1 1], v000001d916f290c0_0, v000001d916f290c0_0, v000001d916f290c0_0, v000001d916f290c0_0;
LS_000001d916fb28b0_1_0 .concat [ 4 4 4 4], LS_000001d916fb28b0_0_0, LS_000001d916fb28b0_0_4, LS_000001d916fb28b0_0_8, LS_000001d916fb28b0_0_12;
LS_000001d916fb28b0_1_4 .concat [ 4 4 4 4], LS_000001d916fb28b0_0_16, LS_000001d916fb28b0_0_20, LS_000001d916fb28b0_0_24, LS_000001d916fb28b0_0_28;
L_000001d916fb28b0 .concat [ 16 16 0 0], LS_000001d916fb28b0_1_0, LS_000001d916fb28b0_1_4;
LS_000001d916fb2810_0_0 .concat [ 1 1 1 1], L_000001d916fabc40, L_000001d916fabc40, L_000001d916fabc40, L_000001d916fabc40;
LS_000001d916fb2810_0_4 .concat [ 1 1 1 1], L_000001d916fabc40, L_000001d916fabc40, L_000001d916fabc40, L_000001d916fabc40;
LS_000001d916fb2810_0_8 .concat [ 1 1 1 1], L_000001d916fabc40, L_000001d916fabc40, L_000001d916fabc40, L_000001d916fabc40;
LS_000001d916fb2810_0_12 .concat [ 1 1 1 1], L_000001d916fabc40, L_000001d916fabc40, L_000001d916fabc40, L_000001d916fabc40;
LS_000001d916fb2810_0_16 .concat [ 1 1 1 1], L_000001d916fabc40, L_000001d916fabc40, L_000001d916fabc40, L_000001d916fabc40;
LS_000001d916fb2810_0_20 .concat [ 1 1 1 1], L_000001d916fabc40, L_000001d916fabc40, L_000001d916fabc40, L_000001d916fabc40;
LS_000001d916fb2810_0_24 .concat [ 1 1 1 1], L_000001d916fabc40, L_000001d916fabc40, L_000001d916fabc40, L_000001d916fabc40;
LS_000001d916fb2810_0_28 .concat [ 1 1 1 1], L_000001d916fabc40, L_000001d916fabc40, L_000001d916fabc40, L_000001d916fabc40;
LS_000001d916fb2810_1_0 .concat [ 4 4 4 4], LS_000001d916fb2810_0_0, LS_000001d916fb2810_0_4, LS_000001d916fb2810_0_8, LS_000001d916fb2810_0_12;
LS_000001d916fb2810_1_4 .concat [ 4 4 4 4], LS_000001d916fb2810_0_16, LS_000001d916fb2810_0_20, LS_000001d916fb2810_0_24, LS_000001d916fb2810_0_28;
L_000001d916fb2810 .concat [ 16 16 0 0], LS_000001d916fb2810_1_0, LS_000001d916fb2810_1_4;
    .scope S_000001d916f0abf0;
T_0 ;
    %wait E_000001d916e9ba90;
    %load/vec4 v000001d916f26d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001d916f27540_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001d916f265a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001d916f26c80_0;
    %assign/vec4 v000001d916f27540_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001d916f0aa60;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d916f28080_0, 0, 32;
T_1.0 ;
    %load/vec4 v000001d916f28080_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001d916f28080_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d916f25a60, 0, 4;
    %load/vec4 v000001d916f28080_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d916f28080_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 537133056, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d916f25a60, 0, 4;
    %pushi/vec4 537001984, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d916f25a60, 0, 4;
    %pushi/vec4 537067521, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d916f25a60, 0, 4;
    %pushi/vec4 537264173, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d916f25a60, 0, 4;
    %pushi/vec4 201326598, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d916f25a60, 0, 4;
    %pushi/vec4 134217741, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d916f25a60, 0, 4;
    %pushi/vec4 6301728, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d916f25a60, 0, 4;
    %pushi/vec4 4397088, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d916f25a60, 0, 4;
    %pushi/vec4 10489888, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d916f25a60, 0, 4;
    %pushi/vec4 545521665, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d916f25a60, 0, 4;
    %pushi/vec4 277217282, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d916f25a60, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d916f25a60, 0, 4;
    %pushi/vec4 65011720, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d916f25a60, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d916f25a60, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d916f25a60, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d916f25a60, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d916f25a60, 0, 4;
    %end;
    .thread T_1;
    .scope S_000001d916f0b870;
T_2 ;
    %wait E_000001d916e9c4d0;
    %load/vec4 v000001d916f27860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001d916f27ea0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d916f18390_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d916f268c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d916f279a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d916f261e0_0, 0;
    %assign/vec4 v000001d916f26280_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001d916f27f40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v000001d916f26f00_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001d916f27ea0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d916f18390_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d916f268c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d916f279a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d916f261e0_0, 0;
    %assign/vec4 v000001d916f26280_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000001d916f27f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v000001d916f26a00_0;
    %assign/vec4 v000001d916f18390_0, 0;
    %load/vec4 v000001d916f277c0_0;
    %assign/vec4 v000001d916f27ea0_0, 0;
    %load/vec4 v000001d916f26a00_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001d916f279a0_0, 0;
    %load/vec4 v000001d916f26a00_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001d916f26280_0, 4, 5;
    %load/vec4 v000001d916f26a00_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v000001d916f26a00_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001d916f26280_0, 4, 5;
    %load/vec4 v000001d916f26a00_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001d916f26a00_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001d916f26a00_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001d916f26a00_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v000001d916f26a00_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v000001d916f26a00_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v000001d916f261e0_0, 0;
    %load/vec4 v000001d916f26a00_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v000001d916f26a00_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v000001d916f268c0_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v000001d916f26a00_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v000001d916f268c0_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v000001d916f26a00_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001d916f268c0_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001d916f0a8d0;
T_3 ;
    %wait E_000001d916e9ba90;
    %load/vec4 v000001d916f189d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d916f15f50_0, 0, 32;
T_3.2 ;
    %load/vec4 v000001d916f15f50_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001d916f15f50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d916f16090, 0, 4;
    %load/vec4 v000001d916f15f50_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d916f15f50_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001d916f15b90_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v000001d916f159b0_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000001d916f15910_0;
    %load/vec4 v000001d916f15b90_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d916f16090, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d916f16090, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001d916f0a8d0;
T_4 ;
    %wait E_000001d916e9c2d0;
    %load/vec4 v000001d916f15b90_0;
    %load/vec4 v000001d916f157d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v000001d916f15b90_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v000001d916f159b0_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001d916f15910_0;
    %assign/vec4 v000001d916f15550_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001d916f157d0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001d916f16090, 4;
    %assign/vec4 v000001d916f15550_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001d916f0a8d0;
T_5 ;
    %wait E_000001d916e9c2d0;
    %load/vec4 v000001d916f15b90_0;
    %load/vec4 v000001d916f15870_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v000001d916f15b90_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v000001d916f159b0_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001d916f15910_0;
    %assign/vec4 v000001d916f15690_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001d916f15870_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001d916f16090, 4;
    %assign/vec4 v000001d916f15690_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001d916f0a8d0;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_000001d916f0b6e0;
    %jmp t_0;
    .scope S_000001d916f0b6e0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d916f154b0_0, 0, 32;
T_6.0 ;
    %load/vec4 v000001d916f154b0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v000001d916f154b0_0;
    %ix/getv/s 4, v000001d916f154b0_0;
    %load/vec4a v000001d916f16090, 4;
    %ix/getv/s 4, v000001d916f154b0_0;
    %load/vec4a v000001d916f16090, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001d916f154b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d916f154b0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_000001d916f0a8d0;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_000001d916f0a740;
T_7 ;
    %wait E_000001d916e9b810;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d916f14fb0_0, 0, 32;
    %load/vec4 v000001d916f15190_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001d916f15190_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001d916f150f0_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001d916f14fb0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001d916f15190_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001d916f15190_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001d916f15190_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001d916f150f0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001d916f14fb0_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v000001d916f150f0_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v000001d916f150f0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001d916f14fb0_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001d916f0c4f0;
T_8 ;
    %wait E_000001d916e9ba90;
    %load/vec4 v000001d916f12990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001d916f11310_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001d916f18ed0_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001d916f18ed0_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v000001d916f11310_0;
    %load/vec4 v000001d916f18e30_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001d916f11310_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001d916f11310_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001d916f11310_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001d916f11310_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001d916f11310_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001d916f11310_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001d916f0c4f0;
T_9 ;
    %wait E_000001d916e9ba90;
    %load/vec4 v000001d916f12990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d916f13110_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001d916f114f0_0;
    %assign/vec4 v000001d916f13110_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001d916f0b3c0;
T_10 ;
    %wait E_000001d916e9b9d0;
    %load/vec4 v000001d916f12d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d916f12fd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d916f127b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d916f11f90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d916f13430_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d916f125d0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001d916f13750_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v000001d916f13930_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v000001d916f13890_0;
    %load/vec4 v000001d916f118b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v000001d916f11c70_0;
    %load/vec4 v000001d916f118b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v000001d916f11e50_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v000001d916f11ef0_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v000001d916f13890_0;
    %load/vec4 v000001d916f11a90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v000001d916f11c70_0;
    %load/vec4 v000001d916f11a90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d916f12fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d916f127b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d916f11f90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d916f13430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d916f125d0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v000001d916f137f0_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d916f12fd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d916f127b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d916f11f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d916f13430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d916f125d0_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d916f12fd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d916f127b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d916f11f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d916f13430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d916f125d0_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001d916f0c1d0;
T_11 ;
    %wait E_000001d916e9bf50;
    %load/vec4 v000001d916f0db60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001d916f0fa00_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d916f0f1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d916f0fd20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d916f0f460_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d916f0f6e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d916f0fe60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d916f0f320_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d916f0ff00_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d916f0f820_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d916f0f780_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d916f10180_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d916f10040_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d916f10540_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d916f102c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d916f0f140_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d916f0f960_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d916f0d8e0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d916f104a0_0, 0;
    %assign/vec4 v000001d916f0f8c0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001d916f0c760_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000001d916f0eb00_0;
    %assign/vec4 v000001d916f0f8c0_0, 0;
    %load/vec4 v000001d916f0e1a0_0;
    %assign/vec4 v000001d916f104a0_0, 0;
    %load/vec4 v000001d916f0d520_0;
    %assign/vec4 v000001d916f0d8e0_0, 0;
    %load/vec4 v000001d916f0eec0_0;
    %assign/vec4 v000001d916f0f960_0, 0;
    %load/vec4 v000001d916f0e9c0_0;
    %assign/vec4 v000001d916f0f140_0, 0;
    %load/vec4 v000001d916f0c800_0;
    %assign/vec4 v000001d916f102c0_0, 0;
    %load/vec4 v000001d916f0d340_0;
    %assign/vec4 v000001d916f10540_0, 0;
    %load/vec4 v000001d916f0dd40_0;
    %assign/vec4 v000001d916f10040_0, 0;
    %load/vec4 v000001d916f0d7a0_0;
    %assign/vec4 v000001d916f10180_0, 0;
    %load/vec4 v000001d916f0cd00_0;
    %assign/vec4 v000001d916f0f780_0, 0;
    %load/vec4 v000001d916f0dde0_0;
    %assign/vec4 v000001d916f0f820_0, 0;
    %load/vec4 v000001d916f0e7e0_0;
    %assign/vec4 v000001d916f0ff00_0, 0;
    %load/vec4 v000001d916f0cf80_0;
    %assign/vec4 v000001d916f0f320_0, 0;
    %load/vec4 v000001d916f0d200_0;
    %assign/vec4 v000001d916f0fe60_0, 0;
    %load/vec4 v000001d916f0ea60_0;
    %assign/vec4 v000001d916f0f6e0_0, 0;
    %load/vec4 v000001d916f0dfc0_0;
    %assign/vec4 v000001d916f0f460_0, 0;
    %load/vec4 v000001d916f0e380_0;
    %assign/vec4 v000001d916f0fd20_0, 0;
    %load/vec4 v000001d916f0ee20_0;
    %assign/vec4 v000001d916f0f1e0_0, 0;
    %load/vec4 v000001d916f0ce40_0;
    %assign/vec4 v000001d916f0fa00_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001d916f0fa00_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d916f0f1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d916f0fd20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d916f0f460_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d916f0f6e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d916f0fe60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d916f0f320_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d916f0ff00_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d916f0f820_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d916f0f780_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d916f10180_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d916f10040_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d916f10540_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d916f102c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d916f0f140_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d916f0f960_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d916f0d8e0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d916f104a0_0, 0;
    %assign/vec4 v000001d916f0f8c0_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001d916f0beb0;
T_12 ;
    %wait E_000001d916e9c510;
    %load/vec4 v000001d916f18c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001d916f0cda0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d916f0cc60_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d916f0df20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d916f0e060_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d916f0e880_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d916f0eba0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d916f0ece0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d916f0e4c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d916f0ed80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d916f0e560_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d916f0e420_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d916f0d840_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d916f18b10_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d916f0d700_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d916f0e6a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d916f0cbc0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d916f0e920_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d916f0e600_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001d916f0e740_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d916f0ec40_0, 0;
    %assign/vec4 v000001d916f0cb20_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001d916f18a70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000001d916f0d3e0_0;
    %assign/vec4 v000001d916f0cb20_0, 0;
    %load/vec4 v000001d916f0de80_0;
    %assign/vec4 v000001d916f0ec40_0, 0;
    %load/vec4 v000001d916f0c8a0_0;
    %assign/vec4 v000001d916f0e740_0, 0;
    %load/vec4 v000001d916f0c9e0_0;
    %assign/vec4 v000001d916f0e600_0, 0;
    %load/vec4 v000001d916f0ca80_0;
    %assign/vec4 v000001d916f0e920_0, 0;
    %load/vec4 v000001d916f0d5c0_0;
    %assign/vec4 v000001d916f0cbc0_0, 0;
    %load/vec4 v000001d916f0dac0_0;
    %assign/vec4 v000001d916f0e6a0_0, 0;
    %load/vec4 v000001d916f0d660_0;
    %assign/vec4 v000001d916f0d700_0, 0;
    %load/vec4 v000001d916f0e2e0_0;
    %assign/vec4 v000001d916f18b10_0, 0;
    %load/vec4 v000001d916f0d980_0;
    %assign/vec4 v000001d916f0d840_0, 0;
    %load/vec4 v000001d916f0dc00_0;
    %assign/vec4 v000001d916f0e420_0, 0;
    %load/vec4 v000001d916f0d2a0_0;
    %assign/vec4 v000001d916f0e560_0, 0;
    %load/vec4 v000001d916f0c940_0;
    %assign/vec4 v000001d916f0ed80_0, 0;
    %load/vec4 v000001d916f0da20_0;
    %assign/vec4 v000001d916f0e4c0_0, 0;
    %load/vec4 v000001d916f0e100_0;
    %assign/vec4 v000001d916f0ece0_0, 0;
    %load/vec4 v000001d916f0e240_0;
    %assign/vec4 v000001d916f0eba0_0, 0;
    %load/vec4 v000001d916f0d0c0_0;
    %assign/vec4 v000001d916f0e880_0, 0;
    %load/vec4 v000001d916f0d020_0;
    %assign/vec4 v000001d916f0e060_0, 0;
    %load/vec4 v000001d916f0d160_0;
    %assign/vec4 v000001d916f0df20_0, 0;
    %load/vec4 v000001d916f0d480_0;
    %assign/vec4 v000001d916f0cc60_0, 0;
    %load/vec4 v000001d916f0dca0_0;
    %assign/vec4 v000001d916f0cda0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001d916f0cda0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d916f0cc60_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d916f0df20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d916f0e060_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d916f0e880_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d916f0eba0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d916f0ece0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d916f0e4c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d916f0ed80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d916f0e560_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d916f0e420_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d916f0d840_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d916f18b10_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d916f0d700_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d916f0e6a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d916f0cbc0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d916f0e920_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d916f0e600_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001d916f0e740_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d916f0ec40_0, 0;
    %assign/vec4 v000001d916f0cb20_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001d916c7ca50;
T_13 ;
    %wait E_000001d916e9aa50;
    %load/vec4 v000001d916f01b90_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d916f01910_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d916f01910_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d916f01910_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d916f01910_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d916f01910_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d916f01910_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d916f01910_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d916f01910_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001d916f01910_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001d916f01910_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001d916f01910_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001d916f01910_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001d916f01910_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001d916f01910_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001d916f01910_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001d916f01910_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001d916f01910_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001d916f01910_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001d916f01910_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001d916f01910_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001d916f01910_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001d916f01910_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001d916c7c8c0;
T_14 ;
    %wait E_000001d916e9af50;
    %load/vec4 v000001d916f01370_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v000001d916f02310_0;
    %pad/u 33;
    %load/vec4 v000001d916f01d70_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v000001d916f01870_0, 0;
    %assign/vec4 v000001d916f02950_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v000001d916f02310_0;
    %pad/u 33;
    %load/vec4 v000001d916f01d70_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v000001d916f01870_0, 0;
    %assign/vec4 v000001d916f02950_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v000001d916f02310_0;
    %pad/u 33;
    %load/vec4 v000001d916f01d70_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v000001d916f01870_0, 0;
    %assign/vec4 v000001d916f02950_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v000001d916f02310_0;
    %pad/u 33;
    %load/vec4 v000001d916f01d70_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v000001d916f01870_0, 0;
    %assign/vec4 v000001d916f02950_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v000001d916f02310_0;
    %pad/u 33;
    %load/vec4 v000001d916f01d70_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v000001d916f01870_0, 0;
    %assign/vec4 v000001d916f02950_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v000001d916f02310_0;
    %pad/u 33;
    %load/vec4 v000001d916f01d70_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v000001d916f01870_0, 0;
    %assign/vec4 v000001d916f02950_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v000001d916f01d70_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v000001d916f02950_0;
    %load/vec4 v000001d916f01d70_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001d916f02310_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v000001d916f01d70_0;
    %sub;
    %part/u 1;
    %load/vec4 v000001d916f01d70_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v000001d916f02950_0, 0;
    %load/vec4 v000001d916f02310_0;
    %ix/getv 4, v000001d916f01d70_0;
    %shiftl 4;
    %assign/vec4 v000001d916f01870_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v000001d916f01d70_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v000001d916f02950_0;
    %load/vec4 v000001d916f01d70_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001d916f02310_0;
    %load/vec4 v000001d916f01d70_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v000001d916f01d70_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v000001d916f02950_0, 0;
    %load/vec4 v000001d916f02310_0;
    %ix/getv 4, v000001d916f01d70_0;
    %shiftr 4;
    %assign/vec4 v000001d916f01870_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d916f02950_0, 0;
    %load/vec4 v000001d916f02310_0;
    %load/vec4 v000001d916f01d70_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v000001d916f01870_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d916f02950_0, 0;
    %load/vec4 v000001d916f01d70_0;
    %load/vec4 v000001d916f02310_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v000001d916f01870_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001d916d569c0;
T_15 ;
    %wait E_000001d916e9ab90;
    %load/vec4 v000001d916efec60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v000001d916efe6c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d916eff2a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d916eff0c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d916efd7c0_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001d916efd360_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d916eff160_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d916eff520_0, 0;
    %assign/vec4 v000001d916efdc20_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000001d916e21850_0;
    %assign/vec4 v000001d916efdc20_0, 0;
    %load/vec4 v000001d916efd9a0_0;
    %assign/vec4 v000001d916eff520_0, 0;
    %load/vec4 v000001d916efd5e0_0;
    %assign/vec4 v000001d916eff160_0, 0;
    %load/vec4 v000001d916efd860_0;
    %assign/vec4 v000001d916efd360_0, 0;
    %load/vec4 v000001d916dfd5f0_0;
    %assign/vec4 v000001d916efd7c0_0, 0;
    %load/vec4 v000001d916dfdff0_0;
    %assign/vec4 v000001d916eff0c0_0, 0;
    %load/vec4 v000001d916efd040_0;
    %assign/vec4 v000001d916eff2a0_0, 0;
    %load/vec4 v000001d916efd900_0;
    %assign/vec4 v000001d916efe6c0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001d916f0bd20;
T_16 ;
    %wait E_000001d916e9c2d0;
    %load/vec4 v000001d916f2a100_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v000001d916f289e0_0;
    %load/vec4 v000001d916f2a2e0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d916f2a560, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000001d916f0bd20;
T_17 ;
    %wait E_000001d916e9c2d0;
    %load/vec4 v000001d916f2a2e0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001d916f2a560, 4;
    %assign/vec4 v000001d916f28440_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_000001d916f0bd20;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d916f28da0_0, 0, 32;
T_18.0 ;
    %load/vec4 v000001d916f28da0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001d916f28da0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d916f2a560, 0, 4;
    %load/vec4 v000001d916f28da0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d916f28da0_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %end;
    .thread T_18;
    .scope S_000001d916f0bd20;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d916f28da0_0, 0, 32;
T_19.0 ;
    %load/vec4 v000001d916f28da0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v000001d916f28da0_0;
    %load/vec4a v000001d916f2a560, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v000001d916f28da0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001d916f28da0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d916f28da0_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_000001d916f0c040;
T_20 ;
    %wait E_000001d916e9c410;
    %load/vec4 v000001d916f28e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v000001d916f292a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d916f2a240_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d916f2a6a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d916f290c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d916f29340_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d916f29a20_0, 0;
    %assign/vec4 v000001d916f28bc0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000001d916f28620_0;
    %assign/vec4 v000001d916f28bc0_0, 0;
    %load/vec4 v000001d916f288a0_0;
    %assign/vec4 v000001d916f29a20_0, 0;
    %load/vec4 v000001d916f29c00_0;
    %assign/vec4 v000001d916f290c0_0, 0;
    %load/vec4 v000001d916f2a1a0_0;
    %assign/vec4 v000001d916f29340_0, 0;
    %load/vec4 v000001d916f298e0_0;
    %assign/vec4 v000001d916f2a6a0_0, 0;
    %load/vec4 v000001d916f293e0_0;
    %assign/vec4 v000001d916f292a0_0, 0;
    %load/vec4 v000001d916f29ca0_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v000001d916f2a240_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000001d916c49f80;
T_21 ;
    %wait E_000001d916e9b390;
    %load/vec4 v000001d916f3e5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d916f3d7e0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000001d916f3d7e0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001d916f3d7e0_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000001d916ea78d0;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d916f3cca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d916f3d4c0_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_000001d916ea78d0;
T_23 ;
    %delay 1, 0;
    %load/vec4 v000001d916f3cca0_0;
    %inv;
    %assign/vec4 v000001d916f3cca0_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_000001d916ea78d0;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./Fibonacci(Silicore_BenchMark)/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d916f3d4c0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d916f3d4c0_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v000001d916f3cc00_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
