# vsim -c -do "run -all; exit" "+EXEC=./firmware32.hex" testbench 
# Start time: 14:18:34 on Feb 05,2021
# Loading sv_std.std
# Loading work.dbg_pkg
# Loading work.tb_testbench_sv_unit
# Loading work.testbench
# Loading work.rtl_top_test_sv_unit
# Loading work.top
# Loading work.rtl_core_top_sv_unit
# Loading work.riscv_32i
# Loading work.rtl_comb_stages_sv_unit
# Loading work.pc_gen
# Loading work.rtl_ff_stages_sv_unit
# Loading work.pc_if
# Loading work.IF_comb
# Loading work.if_id
# Loading work.instn_decode
# Loading work.ID_comb
# Loading work.regfile
# Loading work.id_ex
# Loading work.EX_comb
# Loading work.alu
# Loading work.ex_mem
# Loading work.MEM_comb
# Loading work.mem_wb
# Loading work.WB_comb
# Loading work.rtl_controller_sv_unit
# Loading work.controller
# Loading work.maindec
# Loading work.aludec
# Loading work.rtl_branch_compute_sv_unit
# Loading work.branch_compute
# Loading work.rtl_hazard_unit_sv_unit
# Loading work.hazard_unit
# Loading work.rtl_memory_impl_sv_unit
# Loading work.mem_bus
# Loading work.unified_L1_cache
# Loading work.imem
# Loading work.dmem
# run -all
# testbench.dut.L1_cache found +EXEC=./firmware32.hex
#  
#  
# ==> Console [0x00400004] print - writes to the addr treated as a console print msg <==
#  
#  
# Hello world
# 
# 
# ** Note: $stop    : tb_testbench.sv(156)
#    Time: 659630 ps  Iteration: 3  Instance: /testbench
# Break in Module testbench at tb_testbench.sv line 156
# Stopped at tb_testbench.sv line 156
#  exit
# End time: 14:18:37 on Feb 05,2021, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
