$date
	Sat May 17 16:43:46 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module diff_test $end
$var wire 5 ! q [4:0] $end
$var reg 1 " clk $end
$var reg 5 # d [4:0] $end
$var reg 1 $ reset $end
$scope module u_diff $end
$var wire 1 " clk $end
$var wire 5 % d [4:0] $end
$var wire 1 $ reset $end
$var reg 5 & q [4:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 &
b101 %
0$
b101 #
0"
b0 !
$end
#10000
1"
#15000
1$
#20000
0"
b110 #
b110 %
#30000
b110 !
b110 &
1"
#40000
0"
b1000 #
b1000 %
#50000
b1000 !
b1000 &
1"
#60000
0"
b1111 #
b1111 %
#70000
b1111 !
b1111 &
1"
#80000
0"
b11 #
b11 %
#90000
b11 !
b11 &
1"
#100000
0"
