module ripple_tb;
  reg clk, rst;
  wire [3:0] q;
  
  ripple DUT(
    .clk(clk),
    .rst(rst),
    .q(q));
  
  initial clk = 0;
  always #5 clk = ~clk;
  
  initial begin
    $monitor("clk=%b, rst=%b, q=%b",clk,rst,q);
    rst=1;
    #12;
    rst=0;
    #150;
    $finish;
  end
  initial begin
    $dumpfile("dump.vcd");
    $dumpvars(0,ripple_tb);
  end
endmodule
