
*** Running vivado
    with args -log counter_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source counter_1.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source counter_1.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1101.754 ; gain = 0.000
Command: synth_design -top counter_1 -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19740
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1101.754 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'counter_1' [C:/Users/Kaushalg/OneDrive/Documents/VivadoCodes/count_1s/count_1s.srcs/sources_1/new/counter_1.v:23]
INFO: [Synth 8-6157] synthesizing module 'Controller' [C:/Users/Kaushalg/OneDrive/Documents/VivadoCodes/count_1s/count_1s.srcs/sources_1/new/Controller.v:23]
	Parameter S_idle bound to: 2'b00 
	Parameter S_1 bound to: 2'b01 
	Parameter S_2 bound to: 2'b10 
	Parameter S_3 bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'mux_4x1' [C:/Users/Kaushalg/OneDrive/Documents/VivadoCodes/count_1s/count_1s.srcs/sources_1/new/mux_4x1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1' (1#1) [C:/Users/Kaushalg/OneDrive/Documents/VivadoCodes/count_1s/count_1s.srcs/sources_1/new/mux_4x1.v:23]
INFO: [Synth 8-6157] synthesizing module 'Dff' [C:/Users/Kaushalg/OneDrive/Documents/VivadoCodes/count_1s/count_1s.srcs/sources_1/new/Dff.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Dff' (2#1) [C:/Users/Kaushalg/OneDrive/Documents/VivadoCodes/count_1s/count_1s.srcs/sources_1/new/Dff.v:23]
INFO: [Synth 8-6157] synthesizing module 'decoder2x4' [C:/Users/Kaushalg/OneDrive/Documents/VivadoCodes/count_1s/count_1s.srcs/sources_1/new/decoder2x4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'decoder2x4' (3#1) [C:/Users/Kaushalg/OneDrive/Documents/VivadoCodes/count_1s/count_1s.srcs/sources_1/new/decoder2x4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Controller' (4#1) [C:/Users/Kaushalg/OneDrive/Documents/VivadoCodes/count_1s/count_1s.srcs/sources_1/new/Controller.v:23]
INFO: [Synth 8-6157] synthesizing module 'Datapath' [C:/Users/Kaushalg/OneDrive/Documents/VivadoCodes/count_1s/count_1s.srcs/sources_1/new/Datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'Shiftreg' [C:/Users/Kaushalg/OneDrive/Documents/VivadoCodes/count_1s/count_1s.srcs/sources_1/new/Shiftreg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Shiftreg' (5#1) [C:/Users/Kaushalg/OneDrive/Documents/VivadoCodes/count_1s/count_1s.srcs/sources_1/new/Shiftreg.v:23]
INFO: [Synth 8-6157] synthesizing module 'Counter' [C:/Users/Kaushalg/OneDrive/Documents/VivadoCodes/count_1s/count_1s.srcs/sources_1/new/Counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Counter' (6#1) [C:/Users/Kaushalg/OneDrive/Documents/VivadoCodes/count_1s/count_1s.srcs/sources_1/new/Counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'flipflopdata' [C:/Users/Kaushalg/OneDrive/Documents/VivadoCodes/count_1s/count_1s.srcs/sources_1/new/flipflopdata.v:23]
INFO: [Synth 8-6155] done synthesizing module 'flipflopdata' (7#1) [C:/Users/Kaushalg/OneDrive/Documents/VivadoCodes/count_1s/count_1s.srcs/sources_1/new/flipflopdata.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Datapath' (8#1) [C:/Users/Kaushalg/OneDrive/Documents/VivadoCodes/count_1s/count_1s.srcs/sources_1/new/Datapath.v:23]
INFO: [Synth 8-6155] done synthesizing module 'counter_1' (9#1) [C:/Users/Kaushalg/OneDrive/Documents/VivadoCodes/count_1s/count_1s.srcs/sources_1/new/counter_1.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1101.754 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1101.754 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1101.754 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1101.754 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 1101.754 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 1101.754 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 1101.754 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 1101.754 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 1101.754 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 1101.754 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 1101.754 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 1101.754 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 1101.754 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     1|
|4     |LUT3 |     5|
|5     |LUT4 |     9|
|6     |LUT5 |     1|
|7     |LUT6 |     3|
|8     |FDCE |     2|
|9     |FDRE |    13|
|10    |IBUF |    11|
|11    |OBUF |     5|
+------+-----+------+

Report Instance Areas: 
+------+-------------+-------------+------+
|      |Instance     |Module       |Cells |
+------+-------------+-------------+------+
|1     |top          |             |    52|
|2     |  M1         |Controller   |    17|
|3     |    FF0      |Dff          |     6|
|4     |    FF1      |Dff_0        |    11|
|5     |  M2         |Datapath     |    18|
|6     |    DUT1     |Shiftreg     |    10|
|7     |    DUT2     |Counter      |     7|
|8     |    flipflop |flipflopdata |     1|
+------+-------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 1101.754 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 1101.754 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 1101.754 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1101.754 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1161.410 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:46 . Memory (MB): peak = 1161.410 ; gain = 59.656
INFO: [Common 17-1381] The checkpoint 'C:/Users/Kaushalg/OneDrive/Documents/VivadoCodes/count_1s/count_1s.runs/synth_1/counter_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file counter_1_utilization_synth.rpt -pb counter_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May 12 17:43:13 2021...
