.comment from next-pnr
.device 5k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000000100
000000111000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000000100
000001011000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000

.io_tile 13 0
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
001000000000000000
000000000000000000
010000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000010000000000000
000000110000000000

.io_tile 14 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000

.io_tile 15 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001010000000000
000000001000000000
000000000000000000
000000000000000000

.io_tile 16 0
000000000000000000
000100000000010000
000000000000000000
001000000000000001
000000000000000000
000000000000000000
000100000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 0
000010000000000010
000101010000000000
000001111000100000
000000001000000001
000000000000000010
000000000000010000
001000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000110000
000000000000000100
000000000000001001
000000000000000010
000000000000000000

.io_tile 19 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000010000000011110
000001010000010100
001001010000011100
000000001000000000
110000000000000000
100100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 20 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
010000000000000000
010100000000000000
010000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 22 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000011000
000000000000000010
001100000000000001
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 23 0
000010000000000010
000111110000000000
000000000000011000
000000000000000001
000000000000000010
000000000000010000
001000000000000100
000000000000000000
100000000000000000
100100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 24 0
000000000000000010
000100000000000000
000000000000000000
000011010000000001
000000000000000010
000000000000110000
001000000000000100
000000000000000000
000010000000000000
000001110000000000
000000000000100010
000000000000010000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.ipcon_tile 0 1
000000010000100000000111100111111010110000110010001000
000000010000000000000010001001110000110000110000000000
011000000000000111100111110001101110110000110010001000
000000000000000000000011100011100000110000110000000000
000000000000000111000011101001111000110000110000001000
000000000000000111000111100111010000110000110010000000
000000000000000001000010001101101100110000110000001000
000000000000000000100110010111100000110000110010000000
000000000000000111100111001011011100110000110000001000
000000000000001001000000000101110000110000110010000000
000010100000000000000010100101001010110000110010001000
000001000000000000000010001001010000110000110000000000
000000000000000111000010111111001010110000110000001000
000000000000000000000011101011100000110000110010000000
000000000000000111000011100111011110110000110010001000
000000000000001001100110101101110000110000110000000000

.logic_tile 1 1
000000000000000000000011100011001110100000010000000000
000000000000000111000111101101001000101000000001000000
000000000000000000000111000101001000101000000000000000
000000000000000111000011100011111111010000100010000000
000000000000101000000011100011011001100000010000000000
000000000000001011000100001101011000101000000010000000
000000000000001000000011100001111100110000010000000000
000000000000001011000000001001111100100000000010000000
000000000001011111100000000011001010101000010000000000
000000000000000011100000000011001011001000000010000000
000000000000001000000000000101011101100000010000000000
000000000000001011000011100011101010010100000010000000
000001000000100001000010001001001100100000000000000000
000000000000000111000011101101101111110100000010000000
000000000000000000000000010111001011101000010010000000
000000000000000000000011010011011111000000100000000000

.logic_tile 2 1
000000000000001111100000001001101011101000010000000000
000000000001000111000000000011101011001000000010000000
000000000000001001000110111101111101100000000010000000
000000000000001111100111110001111001110000100000000000
000000000000001000000000001001101111101001000000000000
000000000000001111000011110001101011100000000010000000
000000001010000000000011111011000000000001000000000000
000000000001000000000111101101000000000000000001000000
000000000000001000000000000101100000000000000010000000
000000000000001011000011110011100000000010000000000000
000000001110001001000000001101111000100000010000000000
000000000000000111000011111001111111010100000010000000
000001000000001000000000010001011101101000010000000000
000010000000001111000011110001001011000100000010000000
000001001100000000000000000101101101110000010000000100
000010100000000000000000001101111001010000000000000000

.logic_tile 3 1
000000000000000000000000000000011011000000100010000000
000000000000000000000010010000011001000000000000000000
000000000000000111100000001000000001000000000000000000
000010100001010000100011101101001101000000100000000010
000000000000000001000000000000011010010000000000000000
000000000000000000000000000000011001000000000010000000
000000000000000000000000010000011001010000000000000000
000000000000000000000011110000011011000000000010000000
000000000000000000000000000101111001100000000010000000
000000000000000000000000000101101110110100000000000000
000000000000000000000111000001000001000000000000000000
000000000000100000000100000000101011000001000000000001
000000000000000111100111000101111000111000000000000000
000000000000000000100000000111101111010000000010000000
000010000001000111100000001000000001000000100000000000
000001000000000000100000001101001101000000000001000000

.logic_tile 4 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 5 1
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000101000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010100000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 1
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100001010000000000000000000000000000
000000000110100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000

.logic_tile 7 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.logic_tile 8 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000

.logic_tile 10 1
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000011001000000000000000000000000000000000000000000000
000011000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001110100000000000000000000000000000000000000000
000000000000000000000000000000001000000010000000000000
000000000000000000000000000000010000000000000001000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000

.logic_tile 13 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.logic_tile 15 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000001011111110001001000110000000
000000000000010000000000001001010000001010000011100100
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 17 1
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
011000000000000111000111110000000000000000000000000000
000000000000001001100110100000000000000000000000000000
000000000000000000000000010111000000000000000101000000
000000000000000000000010000000000000000001000011000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000010000000000000000000001001111000100000000000000000
000001000000000000000000001001101011110000100000000000
000000000000001000000000000001011001101000010000000000
000000000000000111000000001011001001000100000000000000
010000000110000000000000000000000000000000000000000000
100000001100000000000000000000000000000000000000000000

.logic_tile 18 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 1
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000001110000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000111101110000000000000000001
000000000000000000000000000000010000001000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001010000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000010111101110000100000000000000
000000000000000000000011000000010000000000000010000000
000000000110000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000

.logic_tile 22 1
000000000000000000000000001111100000000001000010000000
000000000000000000000000001111000000000000000000000000
000000000000000000000000000011100000000000000000000000
000000100000000000000000000000101100000001000010000000
000000000000000000000000000000001101010000000000000001
000100000000000000000000000000001101000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000110000111100000000011101100000000000000000000
000000000000000000100000000000100000000001000010000000
000000000000000000000111110000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000011101100000000000010000000
000000000000000000000000000000100000001000000000000000
000000001000001000000111001000011110000100000010000000
000000000000001111000100000111010000000000000000000000

.logic_tile 23 1
000000000000000111100010010001000000000000000000000001
000000000000000000000011110000001011000000010000000000
000010100001000011100111010011111111101000000000000000
000000000000000000100011010001001000100000010000100000
000000000000000111000110100001011101110000010000000000
000000000000000000000100000111011100010000000000000001
000000100000000000000000000011101001101000010000000000
000000000000000000000011111001011011000000010000100000
000000000110000000000000000001011110100000000000000000
000000000000000000000000000101001111110100000001000000
000000000000100000000010010101000000000000000000000000
000000000000011111000011010000101000000001000010000000
000000000000000111100010001001011001101000000000000000
000000100000010000000100000011011111010000100000000001
000000000000000011100010001011111000101000010000000000
000000001000001111100000000111111000000100000010000000

.logic_tile 24 1
000000000010000111100000011011011010101000010010000000
000010100000000000000011110011001010000000010000000000
000000000000100000000000000001101111101001000000000000
000000000000011001000011100011111010010000000001000000
000001000110000111100010001101001100101000000000000000
000000000000001001100100000101001001100100000000000100
000000000000001111100111101111101100100000000000000000
000000000000001111100000000101001100110000010001000000
000000000010000111100000000111111010100000010010000000
000000100000001001100000001101101110100000100000000000
000000000000000001000000000011111011101000010000000000
000000000000001001000010000011111010000100000001000000
000000000000000111100010000001011011100001010000000100
000000000000000000100100000111001000010000000000000000
000000000000000111000010010111101001101000010000000000
000000000000000000100111010011111100000000100001000000

.ipcon_tile 25 1
000000011010001111100111101111001100110000110000001000
000000010000001011100111101001110000110000110001000000
011000000000001111100011110111101000110000110000001000
000000000001000111000011100111110000110000110010000000
000000000000000111000011111011101010110000110010001000
000000000000000111100011110101010000110000110000000000
000000000000000111000111001001011010110000110010001000
000000000000000111000100001001010000110000110000000000
000000000001000000000111101001001010110000110000001000
000000000000100000000010110001000000110000110001000000
000000000000000111000111001101001110110000110010001000
000000000000000000000100001011110000110000110000000000
000000000000000000000111010101101000110000110010001000
000000000000001101000111100101010000110000110000000000
000001001100000111100111101011011110110000110010001000
000000100000000000100000000001100000110000110000000000

.ipcon_tile 0 2
000000000000000111100011100101001110110000110000001000
000000000000000000100110000011110000110000110000000010
011000000000000000000000000111001110110000110000001000
000000000000001111000010010001010000110000110001000000
000000000001000111100000001111011010110000110000001000
000000000010000000000010010001010000110000110000000010
000000000000000111100000000011111110110000110000001000
000000000000000000000011100011100000110000110000000010
000000000000001111100111101001011100110000110000001000
000000000010001111100000000011110000110000110000000010
000000000000000111000010001111101010110000110000001000
000000000000001001100110010011100000110000110000000010
000000000000001001000011110011011110110000110000001000
000000000000000011000010101001110000110000110000000010
000000000000000101100010001001111010110000110010001000
000000000000000001000010000111100000110000110000000000

.logic_tile 1 2
000000000000000000000000000101101010000000000000000000
000000000000000000000000000000010000000001000000100000
000000000001010000000000000011000000000000000000000000
000000001100100000000000000000101011000000010000100000
000000000100000000000000010000001011000000100000000000
000001000000000000000011110000011100000000000000000000
000000000110000000000000000000001110010000000000000000
000000000001001111000000000000001011000000000000000000
000000000000000000000000000000001010000000000010000000
000000000000000000000011100111010000000010000000000000
000000000000011000000000000011000000000000000000000000
000000000000100111000000000000101011000001000000000000
000000000000000001000000000000001011010000000000000000
000000001010000000000000000000011100000000000000000000
000000000000000000000000000000000001000000000000000000
000000000000000000000000001101001010000000100000000000

.logic_tile 2 2
000000000000000000000011100001011100000000000000000000
000000000000000000000000000000110000000001000000100000
000000001110000000000000001000000000000000000000000000
000000000000000000000000001011001100000000100000100000
000000000000000000000000000011100000000001000000000000
000000001110000000000000000011100000000000000000000100
000000000000100000000000000000000001000000000000000000
000000000000010000000000000011001101000010000000000100
000010000000000001000000000011111110000000000010000000
000001000000001001000000000000110000001000000000000000
000000000000000000000011101000001100000100000010000000
000000000000000000000100001011000000000000000000000000
000000000000000000000000000001011100000000000000000000
000000000000000000010000000000110000001000000000100010
000000000000100000000000001000000001000000100000000000
000000000000010000000010001011001111000000000010000000

.logic_tile 3 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000010000000000000000100000000000000000000000000000000
000000000110000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100001000000000000000011000000000000100000000000
000001000000100000000000000000001011000000000001000000
000000000000000000000000000000001010010000000000000000
000000000000000000000000000000011100000000000001000000

.logic_tile 4 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 2
000000000101000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001110000000000000000000000000000
000000000000110000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000001001000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101011110000000000100000000
000000000000000000000000000000010000000001000000000000
010010000000000000000000010000000000000000000000000000
100001000000000000000010000000000000000000000000000000

.logic_tile 9 2
000000000000000000000110001000000001000000100100000000
000000000000000000000011101001001101000000000000000001
011000000000000001100000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
010000000000000000000010001001000000000000010110000000
010000000000000000000100001001101011000001110000000000
000010000000000000000000010001101110010000100100000000
000001000001000000000011110000111110101000000000000100
000000000000000000000000010000000000000000000000000000
000000000000000000010010000000000000000000000000000000
000000000000001000000000011011011000001001000100000100
000000000000000111000010001101110000000101000000000000
000000000000001000000111001000000001000000000100000001
000000000000000001000000000011001001000010000000000000
010000000000000000000000001001100001000000010100000001
100000100000000000000011100001101111000010110000000000

.logic_tile 10 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000010000000000001000000000000000000100000000
000000000000100000000000001101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000001110010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000011000000000000100000000001
000000000000000000000010100000001101000000000001000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.logic_tile 13 2
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010101100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000100000000000000000001000000000000000100000000
000000000000000000000000000000000000000001000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.logic_tile 14 2
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011100001010000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000001000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000001000000100110000000
000000000000000000000000000000001011000000000010000001
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000001110000000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
110000000000000000000000010000000000000000000000000000
110000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001011000000000001000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000001010000000000000000000000000000000000000000
100000000000100000000000000000000000000000000000000000

.logic_tile 16 2
000000000000000000000000000101111000000100000000000000
000000000000000000000000000000100000000000000000000101
011000000100000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000010000000000000000100000000000000000000000000000000
000000001110000001100000010000000000000000000000000000
000000000000000000100010010000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101011010000000000000000100
000000000000000001000000000000100000000001000001000000
000000001010100000000000001000000000000000000100100111
000000000000000000000000000011000000000010000010000010
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 17 2
000000000000100000000000000101001010000010000000000000
000000000001010000000011110111010000000011000000100000
011000000000000000000010100011011110010000000000000000
000000000000001101000100000111111100000000000000000000
010000000000000000000000010000011000010000000000000000
010000000000001101000011100000011110000000000000000000
000000000110000000010010100111100001000000100000000000
000000000000000000000100000111101100000000000000000000
000000000000000101100110011101011101101100000000000000
000000000001000000000010101101111000111100000000100000
000000000000000001100010110000001100000000100000000000
000000100000000000000110000011011010000000000000000000
000000001001011001100000001011000000000010000100000000
000000000000100101000000001011100000000000000000000000
010000000000000000000110100111100001000000000000100001
100000000000000000000000000111101100000000010000100110

.logic_tile 18 2
000000000000000000000000001001100000000001000100000000
000000100000000000000000000011000000000000000000000000
011000000000000101000010101011100000000001000100000000
000000000001001101100110111001000000000000000000000000
110000000000000000000000001000000001000000000100000000
110000000001010000000000000011001001000000100000000000
000000100000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000011111000000000000100000000
100000000000000000000000000000000000001000000000000000

.ramt_tile 19 2
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000100000010000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000010000001
000000000000000000000000000000000000000000000000000101
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 2
000010000010100000000000000000000000000000000000000000
000001000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 2
000000000000100000000000000111111100000000000000000000
000001000000000000000000000000110000000001000001000000
000000000000000111100000001000000001000000000000000000
000010000000010000100000001011001111000000100001000000
000000100000000000000000000000011000010000000000000000
000000001000000000000000000000001101000000000000100000
000000000000001000000000000000011111000100000000000000
000001000000000111000000000000011101000000000000000001
000000000000100000000000010000011010000100000010000000
000000000001000000000011110000001101000000000000000000
000000100000000000000111001111100000000001000010000000
000000000000000000010100001011100000000000000000000000
000000000000000000000000000000011010010000000010000000
000000000000000000000000000000001101000000000000000000
000000000000100000000010010011000001000000100000000000
000000000000000000000011110000101000000000000000000010

.logic_tile 24 2
000000000001000000000011100001000001000000000000000000
000000000000000000000111100000101100000000010000000000
000000000000000000000000000001000000000001000000000000
000000000000000000000000001001100000000000000000000000
000000000000000000000000000000001000000000100000000000
000010100000000000000000000000011001000000000000000000
000000000100000000000000000000011100000100000000000000
000000000000000000000011100000001001000000000000000010
000001000110000000000000000101101000000000000000000000
000010000000000000000000000000110000000001000000000010
000000000000000000000000001000000000000000000000000000
000000000000000001000000001101001001000000100000000000
000000000000000000000010000001000000000000000000000001
000000000010100000000000000000101111000000010000000000
000000000000000000000000000000001110000100000000000000
000000000000000000000000001001010000000000000000000000

.ipcon_tile 25 2
000010100001110000000111100011001010110000110010001000
000001000000110111000111111001110000110000110000000000
011000000000000101100011000111101100110000110000001000
000000000000000111000100001111000000110000110001000000
000010100001000101100000011111101100110000110010001000
000000000000100000000011110001000000110000110000000000
000000000000000000000011101111111100110000110010001000
000000000000000000000111111001100000110000110000000000
000011100111011101000111001001011100110000110010001000
000001000000100111100000001011110000110000110000000000
000000000000001011000111111001011010110000110000001000
000010100000001011100011011101010000110000110010000000
000000000000000111000111000111111000110000110010001000
000000001100000000000011111111100000110000110000000000
000000000000001011000111011111001010110000110000001000
000001000000000011100111100011000000110000110000100000

.ipcon_tile 0 3
000000000000000001000111110011011000110000110000001000
000000000000000000000111100111000000110000110000000001
000000000000000011100000000011101010110000110000001000
000000000000000000100000000101010000110000110000000001
000000000000001000000010010001011100110000110010001000
000001000000001111000111100011000000110000110000000000
000000000000000111100111000101101110110000110010001000
000000000000000000000100000111010000110000110000000000
000000000000001111100000010011101000110000110000001000
000000000000000101100011101011110000110000110000100000
000000000000000001000010010111111110110000110000001000
000000000000001001000110101111010000110000110000000100
000000000000001111000111111101011110110000110000001001
000000000000000101100111101011100000110000110000000000
000000000000000001000010011001011010110000110000001000
000000001100001001100010101111110000110000110000100000

.logic_tile 1 3
000000000000000000000000000000011100000000000000000000
000000000000000000000000001101010000000100000000000000
000000000000000111000000001000001010000000000000100000
000000000000000000000000000001010000000010000000000000
000000000000000000000111100011000000000000000000000000
000000001000000000000100001101000000000001000000100000
000000000110000000000000001000001010000000000000100000
000000000000000000000000000001010000000100000000000000
000000000000000111000000000011000000000000000000000000
000000000000000000100000000000001011000000010000100000
000000000000000000000111100111001010000000000000000000
000010100000000000000000000000010000000001000000000100
000000100000000011000000000011100000000000000000000000
000000001000100000100000000000101011000001000000000000
000000000000000000000000000111001010000000000000000000
000000000000000000000000000000010000001000000010000000

.logic_tile 2 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100100000000000000011111010000000000000000000
000000000000010000000000000000110000001000000000000100
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000010000000011100101111100000000000010000000
000000000000100000000100000000110000000001000000000000
000000100001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001100000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 3
000000000000000111100010100000000001000000100110000000
000000000000000000000111100000001111000000000000000000
011000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000010000000000111100000001001000100000110000000
110000000000000000000100001001011101010100100000000000
000000000010000000000000000011101110001101000100000000
000000000000000000000000000001110000000100000001000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000010011111111010100000100000000
000000001110000000000011000000111110100000010001000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000111000000000000000000000000000000
000000000000001001000100000000000000000000000000000000

.ramb_tile 6 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000

.logic_tile 7 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000001010000000010100000000000000000000000000000
000000000000100000000100000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001001000000000000100000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000111000000000000000100000010
000000000000000101000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.logic_tile 8 3
000000001010000000000110100001000000000000000100000000
000000000000000000000100000000100000000001000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000111101000011010000010000000000000
110000000000100000000100001011011100000000000001000001
000001000000000000000000000000000000000000000000000000
000010000000000000000010100000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000100001010000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 9 3
000000000000000001100000000000011000000100000100000000
000010100000000000100000000000010000000000000001000000
011000000000100111000010100111000001000001010000000000
000000000001010000100100000001001101000000100000000010
110000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000010001000000000000000000110000000
000000000000000000000000001111000000000010000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000110000000000000011000000001000010100010000000
000000000000000000000010100101001000000010000000000000

.logic_tile 10 3
000000000000000101000000011101100000000001110100000001
000000000000000000000010001001101110000000100000000000
011010100000001111100000011111111010001000000100000000
000001000000000001100011111101110000001101000000000000
110000000000001000000111101000011011000000100100000000
010010000000000001000110110011011000010100100000000000
000000001100000111100011111101000001000001010100000001
000010100001010000000011101011101011000010010010000000
000000000000000000000000000101111001010000100100000000
000000000000000000000010000000101110101000000000000000
000000100001011000000110000000011101010000000100000000
000001000000100011000011100101011011010110000000000000
000000000000000001100000000001001011000000100000000000
000000000000001001000000000000011010001001010000000000
010000000000000001100110000001000001000001010100000000
100010000000000000000100000111101011000001100000000000

.logic_tile 11 3
000000000100000000000000000111000000000000000100000000
000000000000000000000000000000100000000001000010000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000001000000000000000000000000000000000000000
110000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000001100010100100010000000
000000000000000000000000000000011010000000000011100000
000000000000000000000111100000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.logic_tile 12 3
000000001000000000000010110001001010000100000000000000
000000000000000000000110000000110000000000000000000000
011000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
010000000000001000000000000000001011010100100000000001
010000000000001101000010110000001111000000000000100000
000000000000000000000000000111000000000000110000000000
000000000001010000000000000111001011000000100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000001000000000000000000000000001100000100000110000000
000010101000000000000000000000010000000000000000000100
000000000000000001000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
100000000000000000000100000000000000000000000000000000

.logic_tile 13 3
000000000000000000000110100000000000000000000000000000
000010100000000000000000000000000000000000000000000000
011000000000001000000000001001111100000010000000000001
000000000000000001000000000011011101000000000000000000
010000000100001000000010111000001110000000000010000000
110000000000000101000111100011010000000100000000000000
000000000000000101000000001111011010000101000100000000
000000100001000000100000001011101011001001000010000000
000000000000000000000110001101011111010000100100000000
000000000000000000000000000101101000010100000000000001
000001001110100001100010110101111110010100100100000000
000000100001010111000110001101001001100000010001000000
000000000100000000000110001101001011000001010100000000
000000000000000000000010101011011010000011010001000000
000000000000100001100000000000000000000000000000000000
000000000001010001000000000000000000000000000000000000

.logic_tile 14 3
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
011000000000000000000000000111100000000000000110000000
000000000000000000000000000000100000000001000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000100111100000000001000000000000000100000000
000000000000010000000000000000100000000001000010000000
000000000000000000000000000000000001000000100110000000
000000000000000000000011100000001100000000000010000000
000000000001001000010000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000011010000100000110000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 3
000000000110000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
011000000000000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000111101101101111110100010100000000
000000000000000001000000000111101010110110110000000000
000000000000000000000000000001100001000010100000000010
000000000001010000000000000000101111000000010000000000
000001000000000000000000000000000000000000000000000000
000010101110000000000000000000000000000000000000000000
000000001000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000011000000000000000000000000000000
100000000000001111000000000000000000000000000000000000

.logic_tile 16 3
000000000000001001100110001000000000000000000000000000
000000001011010001000110111101001010000000100000000000
011000000000000000000000000000011000000000000000000000
000000000000001001000000000111001001010000000000000000
110000001100001111000010100000001010000100000110000000
010000000000001001100110110000000000000000000000000000
000000000100000000000111001001001011000110100000000000
000000000000000000000111111101111110001111110000000000
000000000000000000000000000000000000000000000000000000
000000000001011001000010000000000000000000000000000000
000000000000000000000010001011001010010111100000000000
000000000000000000000000001111011011001011100000000000
000000000100001000000000000001001010000010000000000000
000010100000000001000000000000000000001001000001000000
000000000000000000000000001001011000101111010000000100
000000000000001101000010111011001001111111100010000000

.logic_tile 17 3
000001000000001001100110011000000001000000000000000000
000000101110001111000010000111001111000010000000000000
011000000000001000000000000001011000010000000000000000
000000000000000001000010101001111011000000000000000000
110000000000000000000010101000000000000000000100000000
110000000001010000000010100001001101000000100000000000
000001000000100000000000000000011000000000000100000000
000000000000000000000000001011000000000100000000000000
000000000000000000000110110001000000000010000000000000
000000000000000000000010101101000000000000000000000000
000000000000000000000000000001011000000010000000000000
000000000000000000000000001001110000000000000000000000
000001000110000000000011100101000001000010100000100000
000010000010000000000100000000101110000001000000000000
010000000000000001100110000001001010000100000100000000
100000001110000000000000000001010000001001000010000000

.logic_tile 18 3
000000000000000000000000010000000001000000001000000000
000000000000000000000010100000001011000000000000001000
000000000000100000000010100000000001000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000101000110100000001000001100111000000000
000000000010000101000010100000001001110011000000000000
000000000000000000000110100101001000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000001101000001100111000000000
000000100111000000000000000000100000110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001010110011000000000000
000000000000000000000000000101001000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000010101001000001100110000000000
000000000000000000000010010000000000110011000000000000

.ramb_tile 19 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000100000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 3
000000000000000000000111100111000000000000000110000011
000000000000000000000000000000000000000001000010100100
011000000010000000000000000001100000001100110000000000
000000000000000000000011110000101001110011000010000000
000000001010000000000110000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000001000000100100000000
000000000000010000000000000000001110000000000000000000
000000000110000000000000000000000001000010000100100000
000010100000000000000000000000001100000000000000100000
000011100000001000000000000000011100000010000100000000
000011100000000001000000000000000000000000000000000000
000000001010001000000000000111100000000000000000000000
000000000001010111000000001101000000000010000000000000
010000000000000000000000000000000000000000000000000000
100000000000001001000000000000000000000000000000000000

.logic_tile 21 3
000001000111010000000011100000000000000000000000000000
000010000000000111000100000000000000000000000000000000
011010100000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010001000000000000000010000000000000000000000000000000
110010000000000000000000000000000000000000000000000000
000000000100000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000010101100000000000000100000000
000000000000000000000011100000100000000001000000000100
000000000000000000000000000011011111000000100000000000
000000000000000000000000000000101000101000010010000000
000000000000000000000000000101101001111001010000000000
000000000000000000000000000001111111111111110001000000
010000000000000101000011000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 22 3
000000000000000000000000010111011111000010000000000000
000000000000000000000011010000101010100001010001000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010010100000100000000000000000001110000100000100000000
010001000000000000000000000000000000000000000000000100
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000010000000000000000011100000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010011000000000000000100000000
000000001010001111000010000000100000000001000000000001
010000000000001000000000000000000000000000000000000000
100000000001011111000000000000000000000000000000000000

.logic_tile 23 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000001010000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000001000000000000011011100000000000000000001
000000000000001011000000000000100000001000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000001110000000000000000011011100000100000000000000
000000000000000000000000000000100000000000000000000100

.logic_tile 24 3
000000000000000000000000010011011000000000000000000000
000000000001010000000011100000110000001000000000000100
000000000000000000000011100000000001000000000000000000
000000000000000000000100001101001001000000100000000000
000000000000000000000000010101011000000000000000000001
000001000000000000000011110000110000000001000000000000
000000000000000000000000000000000001000000000000000000
000000000000000000000000001011001001000010000000000001
000000001000110000000111000001100000000001000000000001
000000000111110000000100001001100000000000000000000000
000000000000000111000000001000000001000000000000000000
000000000000000000100000000011001001000010000000000010
000000001001010000000000000001100000000000000000000001
000000001110100000000000001001100000000010000000000000
000000000000000000000000001000000001000000000000000000
000000000000000000000000001001001100000000100000000010

.ipcon_tile 25 3
000000000000000000000111111001011100110000110000101000
000000001100000111000011100101100000110000110000000000
000000000000000111100111101011101110110000110000001000
000000000000000111100000000001010000110000110000000100
000000000000010000000000001011011010110000110000101000
000000000000000000000011101111110000110000110000000000
000000000000000111100111101111101000110000110000001000
000000000000000111100011101011010000110000110001000000
000010100000001111100111000101101010110000110000001000
000001000000000011000000000111010000110000110000100000
000000000000000111000110000001101100110000110000001100
000000000000000111100111000011000000110000110000000000
000000100010000111100111000001111110110000110000001000
000001001100010000000100000001100000110000110000100000
000000000000001011100110011101111100110000110000001000
000000000000001011100110011111110000110000110010000000

.ipcon_tile 0 4
000000000000000000000000000000011010110000110000001000
000001000000000000000000000000000000110000110000000010
000000000000000000000000000000011000110000110000001000
000000000000001111000000000000000000110000110000000010
000000000000000000000000000000011010110000110000001000
000000000000000000000000000000000000110000110000000010
000000000000000000000000000000011000110000110000001000
000000000000001111000000000000000000110000110000000010
000000010000000000000000000000011100110000110000001000
000000010000000000000000000000010000110000110000100000
000000010000000000000011100000011110110000110000001000
000000010000000000000000000000010000110000110000000010
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000010
000000010000000000000011100000000000110000110000001001
000000010000000000000000000000000000110000110000000000

.logic_tile 1 4
000000000000010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000110001000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 4
000000000001011000000000000111100000000000000100000000
000010000000000001000000000000100000000001000000000000
011000000000000000000000000111100000000001000000000000
000000000000000000000000001101100000000000000000000000
010000000000000000000010010000000000000000000000000000
110000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010100010000000000000000001010010000000000000000
000000010000000000000000000000011000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
010010010000000000000110000001000000000000000100000000
100001010000000000000010000000000000000001000000000000

.logic_tile 4 4
000000000000000000000000000011100000000000000100000000
000000000000000000000011110000100000000001000000000000
011001000000000000000110101000000000000000000000000000
000000100000000000000000001011001011000000100000000000
010000100000000000000110000000000001000000000000000000
010000000000000000000010000011001011000000100000000000
000000000110000000000111100011000000000000000100000000
000000000000000000000100000000000000000001000000000000
000000010010001000000000000000000001000000000000000000
000000010000000001000000001101001011000000100000000000
000000010000000000000110000000001010000100000100000000
000000010000000000000000000000010000000000000000000000
000000010000000000000000001000000001000000000000000000
000000010000000000000000000111001011000000100000000000
010000010000000001100000001000000000000000000100000000
100000010000000000000000001001000000000010000000000000

.logic_tile 5 4
000001000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
011000000110000011000000000000000000000000000000000000
000010100000000000100000000000000000000000000000000000
010000000000000000000111100111101010000000000000000000
110000000000000000000011110000010000001000000000000000
000010100000000101100000001000011100010000000010000000
000011000000000000000000000001001110010110000000000000
000000010000100000000000000000000001000000100100000001
000000010101000000000000000000001010000000000000000000
000000010000001000000000000000000000000000000000000000
000000010000001011000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000
000000010000001011000000000000000000000000000000000000
010010111000001000000000000000000000000000000000000000
100001010000000001000000000000000000000000000000000000

.ramt_tile 6 4
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000110000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010010000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000001000000000000000000001000000000000000000100000000
000010000000000000000000001111000000000010000000000100
000000000000000000000011100000001110000100000100000000
000000000000000000000100000000000000000000000000000000
000001010000101000000000010000011100000100000100000000
000000010001000111000011110000010000000000000000000000
000100010000000000000110101000000000000000000100000000
000000010000000000000000001111000000000010000000000000
000000010110000101100000010111000000000001010000000000
000000010000001011000010001011001100000010010010000000
000000011010000001000110010111111010010000100000000000
000010110000000000000010100000011111000001010000000000

.logic_tile 8 4
000001000000001111000110101000011111010100000000000000
000000000000001101100000000101001001000110000000000000
011000000110001101100111010101111100101001000000000000
000000000001000001000111111001001000111111100000000000
000000000000001111100111101011011100000010100010000000
000000000000001111100100000011111010000001000010000000
000000000000001111000000010011111110000010100000000000
000000000000000101000011101011011100000010000011100000
000000011010001011100010000000000000000000000100000000
000000010000000001100000000011000000000010000000000000
000010110000000000000010000001101011000000000000000000
000001010000000101000000000000011011101000010000000000
000000010000000000000000001001101011100001010000000000
000000010000000000000000000101001100111011110011000000
000000011010001000000010001001011101111000100000000000
000000010000000001000000001001001010110110110000000000

.logic_tile 9 4
000000000000000000000000001101101100000110000000000000
000000000000000000000011110001101111000001000000000100
011000000000000011000000001000000000000000100000000000
000000000001011101100000000111001010000010100010000000
010010001010000000000000001101111011000110000010000000
010000000000001011000000000111011000000010000000000000
000000001110001001000010000000011100010000000000000000
000000000000001011000011111111011101010000100000000000
000010110000001001000110101101111101000010000011000000
000001010000000101000000000101101000000011000000000000
000010010000000001000000001001111010000110000000000100
000001010000000000000011111101011110000010000010000000
000000010001001000000010010001111110000110000100000000
000000010000001111000011100000000000000001000000000000
010000010110100001000010000011011110000101000000000000
100000010000010001100000001011010000000110000000000000

.logic_tile 10 4
000000001000011000000111100111101000000110000000000000
000000000000101111000110101001011100000010000000000000
011010000000000111000110110011101011000110000000000000
000001000000000101000011011001001000000010000000000001
000000100100001101000111101001011111000010100000000000
000000001110000101000111101001101000000001000000000000
000000000000001101000010100000000001000000100100000000
000000000000000001000000000000001001000000000000000000
000000110000001000000111100111101110000100000000000000
000001010000000111000000000000011000101000000000000000
000000010000000000000000001101101010000110000000000000
000000010000001101000000000111011101000001000001000000
000000010000000000000000010101101011010110000000000000
000000010010000000000010100000001111000000000000000000
000000010000000000000110101101101010000110000000000000
000000010000001101000000000111111011000001000001000000

.logic_tile 11 4
000000000000001101100111111011000001000010100000000000
000000000000000101100110001111101000000000100000000000
011000000001001111100000000111000001000000000110000000
000000000001001101100000000001001011000010000000100010
000000001010000111100011101000011010000010000010000000
000000000000000000100100000011001111000110000000000000
000000000101001000000111010001001011000000000000000000
000000000001001011000111110000101000101001000000000000
000000010000000011100110001011011010111110110000000000
000000010000000000100011111101001000010110110000000000
000100010000000000000000000011001011111001110000000100
000000010000000001000000001001111111111101110000000000
000100011100000011000110100000001110000000000000000000
000000010000000000000010001001011010010010100000000000
010000010000010000000110000111011101000000100000000010
100000010000100000000011100000101010000000000000000000

.logic_tile 12 4
000000000000001000000000001111001100001001000100000000
000000000000000001000000001001110000001010000000000000
011000001001001001100111110001101111000010000000000000
000000000000010101000110000000001000001001000000000000
110001000000000000000000011101111111001001000000000000
010000100000000000000010101111001101000100000000000000
000000000000001111100000000111011110000000000000000000
000000000000001011100011000000000000001000000000000000
000010110000000000000010000011000000000000010110000000
000000011100001001000011100001101100000010110000000001
000000010000000000000010000101100001000000010000000000
000000010001010000000010001101001101000010100000000000
000000010000000111100011100001101100001001000100000000
000000010000000000100110001111110000000101000000000000
010000111001000011100010001111011111101001010000000000
100000010001001001000000000111001011010001110000000000

.logic_tile 13 4
000000000000000000000000000101000001000001000100000000
000000000000000000000000001011001110000011010000000000
011100000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000100000000001000000000000000000000000000000000000000
000000001100000001000000000000000000000000000000000000
000000000000100000000000000001100000000010000000000000
000000000000010000000000000000101111000000000000000000
000000011110100000000000000000000000000000000000000000
000000010000000000000010100000000000000000000000000000
000001011100100000000000000001100000000000100000000000
000010010000000000000000000000101110000000000000000000
000000010001000000000000000000000000000000000000000000
000000010000000101000011100000000000000000000000000000
010000010000000101100000000000000000000000000000000000
100000011000000000000000000000000000000000000000000000

.logic_tile 14 4
000000000000000000000000001111000000000000100010000000
000000000000000000000000001111001110000000000001000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000001111000000000000000000000001
110010100000000000000000001111001110000001000000000000
000000000000100000000000000111101110000000000010000000
000010000000010000000000000111100000001000000001000000
000000010000000001000000000000000000000000000000000000
000000011110000000100000000000000000000000000000000000
000001010000000000000000000000000000000000100100000000
000010110001010000000000000000001100000000000000000000
000010010110000101000011000000000000000000000000000000
000001010000001011100000000000000000000000000000000000
110000011100000111000010000000000000000000000000000000
110000010000010000000000000000000000000000000000000000

.logic_tile 15 4
000000000000000001000010110101111110110000000100000000
000000000000000000000011110101111001111001000000000000
011000000000100011100111000101001000110000000100000000
000000000000010000100100001101011010110010100010000000
110000000000000001100000010001111100101101010100000000
010000000000001001100010001001111010001000000000000000
000010100000001000000000011101001001101000100100000000
000001000001000001000010000111011010010100100000000000
000000010000000000000110000001001110111101110100000000
000000010000000000000011101001001010101000010000000000
000000010000100000000110000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000010000001000000000010111001000101101010100000000
000010011110000001000011000101111001101110010000000000
010000010000001000000000011101001000101000100100000000
100000010001001011000011010001011101010100100000000000

.logic_tile 16 4
000000000001011111100000000000000001000000100010000000
000000000000100101000011111001001110000000000000000000
011000000010000001000000000000000000000000000000000000
000000100000000000100000000000000000000000000000000000
000000000000000000000110010000000001000000100100000000
000000000000000000000010000000001101000000000000000000
000000000000000000000000010011000000000000000110000000
000000000000000000000010000000000000000001000001100000
000001010000001000000000000001011010000100000010100000
000010010000001111000000000000010000000000000000000000
000000010000000000000000011001001010010111100000000000
000000010000000000000011110001011011000111010000000000
000000010000000000000110000101011110010111100000000000
000000010001010000000100001101101111000111010000000000
010000010110100001100000000000000000000000000000000000
100000010000010101000000000000000000000000000000000000

.logic_tile 17 4
000000000001011000000000000000000000000000000000000000
000000000000101111000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
110000000000100000000000000000000000000000100100000000
110010100001000000000000000000001000000000000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010001000000000000000000000000000000000100000000
000000010000100000000000000111000000000010000000000100
000000010000100000000111000000000000000000000000000000
000000010000011001000100000000000000000000000000000000
010000010000000000000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.logic_tile 18 4
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
011000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100100000
000000000000000000000000000000001111000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011000000000000000000000000000000000000000000000
000000010001010000000010110000000000000000000000000000
010000010000000000000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.ramt_tile 19 4
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010010000000010000000000000000000000000000000000
000001010001000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000

.logic_tile 21 4
000000000000000000000000010000000000000000100100000000
000000000000000000000011110000001010000000000010000000
011000000000000000000000001101001110111001110010000000
000000000000000000000000000111011010111101110000000000
010000000001010101000000000000000000000000000000000000
010000100000101011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000001010000000000000111000000000000000000000000000000
000010110000000000000100000000000000000000000000000000
010000010000000000000000000000000000000000000000000000
100000010000000011000000000000000000000000000000000000

.logic_tile 22 4
000000000001010000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
011000000000000001100000000000000000000000000000000000
000000000100000000000010100000000000000000000000000000
010000000000000000000000001000011001010000000000000000
010000000000000000000000001111001001010010100000000010
000000100000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000001000000000000000000100000000
000000010000000000000000001111000000000010000000000000
000000010010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
010000010000000000000111110000000000000000000000000000
100000011000000000000011000000000000000000000000000000

.logic_tile 23 4
000000000000000000000000000000000000000000000000000000
000001000000000000000011100000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000100000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000111100000000000000100000000
000000010000000000000000000000100000000001000000000100
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
010000010000000000000000010000000000000000000000000000
100000010000000000000011000000000000000000000000000000

.logic_tile 24 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 4
000000000000000000000000000000011000110000110000101000
000000000000000000000011100000000000110000110000000000
000000000000000111000000000000011010110000110000001000
000000000000000000100000000000000000110000110001000000
000010100000000000000000000000011000110000110000001000
000000001011010000000011100000000000110000110000100000
000000000000000111000000000000011010110000110000101000
000000000000000000100000000000000000110000110000000000
000000010000000000000000000000001010110000110010001000
000000010000000000000000000000010000110000110000000000
000000010000000000000000000000001000110000110000001000
000000010000000000000000000000010000110000110000100000
000010110000010000000000000000000000110000110000001000
000011010000000000000000000000000000110000110010000000
000010010000000000000000000000000000110000110000001000
000001010000000000000000000000000000110000110010000000

.dsp0_tile 0 5
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 5
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 5
000000000000001101000000000001001010000110100000000001
000000000000001011000010110001001001000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000001101000100000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000001110000101000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000001101001000000110100010000000
000000010000000000000000000101111010000000000000000010

.logic_tile 4 5
000000000000000101000000000111011010000010100010000001
000000000000000000000010101001001101000001000000000100
011010100000000000000010001011011100110100000000000001
000001000000000101000110101001101110101000000011000011
010000000000000011100111110000011100000100000100000000
110000000000001001000110010000000000000000000010000000
000000000000000000000010000011001010000010100010000000
000000101110000001000000001101101110000001000000000000
000000010010000000000010000111001101000010000000000000
000000010000000001000010111011011000000011000010000000
000001010001000011100000000111101110001001000100000000
000011011110001111000000000101110000001010000001000000
000000010000000000000110100111001111000110000000000000
000000010000001101000010110011011001000001000001000010
000000010000010000000010000101101100000110000010000000
000000010000100000000100000111111000000010000010000000

.logic_tile 5 5
000000000000000000000111101000000000000000000100000000
000000000000000000000000001001000000000010000010000000
011000000110000000000000000000000000000000000000000000
000000001100000000000011110000000000000000000000000000
000000000000000000000000000001000000000000000100000000
000000000001010000000000000000100000000001000010000000
000000000000000000000000000011111110000010000010100001
000000000000000000000000000000110000000000000000100001
000000010000000000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011100000000000011010000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000010111011010000000011000000000000000000000000000000
000001010000000000000000000000000000000000000000000000

.ramb_tile 6 5
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000011110000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000001011000000000000000000000000000000000
000010010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 5
000000000100100001100000010000000000000000100100000000
000000000000000000100010010000001110000000000000000000
011000000000000000000000001011011011000010000000000000
000000000000000101000000001111001010000000000000000000
000000000010000000000010101011011110100000000000000000
000000000001000000000000000001001011000000000001000000
000000000000001101000110010000011010010000000000000000
000000000000000001000110010000011000000000000001000000
000001010000001001100000000000000001000000100100000000
000010010001010001000000000000001100000000000000000000
000001010000001101100111100111111011001000000000000100
000010010000000101000000000001111011000000000000000000
000000010000000101100000000011100000000000000100000000
000000110001001111000000000000000000000001000000000000
000000010110000000000110110000001001000000100010000000
000000010000001111000010000111011101000110100000000010

.logic_tile 8 5
000000000000011000000011100101001110010100100000000000
000010100000100101000110110000111001000000010000000001
000000000000001101000000010001011011100001010010000000
000000000000000101000010101111001110111011110010000000
000000000000001101000000010101000000000000100000000000
000000000000001001100010011011001010000010110001000000
000000000000001111100000001011100000000000000000000000
000000000000001101000000000011000000000010000010000100
000000011011010000000000010101111111111000100000000100
000000010001100000000011101011001000110110110000000000
000000010000001001000000000001111100111001100000000000
000010111000000101000010001001101111111001010011000100
000000010000100111100000010111111000000011000000000000
000000010001000000100011101001100000000001000000000000
000000011010001000000000001011101110111100110000000000
000000010000100101000011100111101111011100100001000100

.logic_tile 9 5
000000001010001000000010100101101010010110100100000000
000000000000001011000000000000111101100000000010000001
011000000000100101000111010001101100000110000000000000
000001000000010000000011000000101001001000000000100000
010000000000000001100111001111111010000001000000000000
000000000001010000100010011111100000001011000001000100
000000000000000000000000010111111101010100000000000000
000000100000000101000010100000101000001001000000100001
000010110000000000000111010011101100001000000000000001
000001010000000111000011010111010000000000000010000001
000000010000000001000010100101011111010100100000000100
000000010000101101000100000000011101000000010000000100
000000010000000111100011110111101110000010100000000000
000010010000100000000011111101011111000010000010100000
110000011000001000000111101001001111000110100000000000
100000010000000001000110110111011001000000000000000000

.logic_tile 10 5
000000000000001111100010010101000001000001010000000000
000000000000001111100010010001101100000001100000000000
000010100001011101000110100011111010010100000000000000
000001000000100101000000000000001111100000010000000000
000000000000100001100011100001000001000000010000000000
000000000100000101000010101001001000000010100000000000
000000000110000101000110000111101010111101110000000010
000000000000001111000100001001011010111100010000000000
000000010000000000000111011000011000000110000000000000
000000010000000000000010001101011101000100000000000000
000000010000001000000000000101001110101001110000000010
000000010000000111000000000111111011111101110000000000
000000110000001000000111010001101100111001110000000000
000001111100000001000010010101011011110101110000000001
000010110000000111100000000001011001000000000000000000
000001010000000000100000000000101010101001000000000000

.logic_tile 11 5
000000001111111011100000010001011111010100000000000000
000000001100100101000010000000001110100000010000000000
000001000000001011100010100101001010010000110000000001
000010000000001111100000000101101011100000010000000000
000100000110100101100110001001111011110111110000000000
000000000000010101000111111111001000110110100000000000
000001000000000001100110101101101110000110000000000000
000010100010101111000010101001100000000100000000000000
000000110110000000000011001001100001000000010000000001
000001010000000000000000000101101101000010100000000000
000000010000000000000000010000001001000110000000000000
000001010000000000000011111011011011000100000000000000
000000010000100001100000010111101010011100000000000100
000000010000000000100011011101111000010100000000000000
000000010000001111100110010001111110111101110000000010
000000011010000101100110011111011101111000110000000000

.logic_tile 12 5
000000001000001111000010110111011100001000000000000000
000000001110000101100011011011100000001001000000000000
000000000000000000000110001011101010000001010000000000
000000000000001111000010101101111001010010100000000001
000000000000000101000110100001011100000000100000000010
000000000000000101000000000000011010100000010000000000
000000000000000000000000010001011001000110000000000000
000000100000000001000011110101101100000010000001000000
000000010000001001000110001011111011000010100000000000
000010011001010001100011111001001000000010000000000000
000010110000001111100110011111100001000001010000000000
000001011000100111100110001001101101000010000010000000
000001010000000000000000011011001100001101000000000000
000010010000000000000010010011010000000100000000000000
000000010000000000000010000001001100000010000000000000
000000011100000000000100000000001001000001010000000000

.logic_tile 13 5
000000000001010000000111100001001111000000100100000000
000000000000100000000100000000111111101000010001000000
011000000001011000000000001000001100010000000100000000
000000000000101111000000000101011111010110000000000000
110010100000000111000010101111101010000001000000000100
110001000000000101000100000101000000001000000011100001
000000000111001001100111000101001011010010100000000000
000000000000001101100111110000101101101001010001100001
000001010000000000000000001000000000000010000000000000
000000011010000000000011011101000000000000000000000100
000000010000000000010011000000011111010100000100000100
000000010000000000000111101111001011010000100010000100
000000010000101000000011101000001011000100000000000000
000000010010001111000110110101001000000010000000000000
000000011110100111000011100011100000000001110110000000
000000010001000001100100001111101110000000010000000000

.logic_tile 14 5
000000000000000000000000000111100001000000000010000001
000000000000000000000000000000001001000000010000100000
011000000001010000000000010101111101101011110000000000
000000000001100000000011011011101011111001110000000010
010001000000001000000010001101101111111100010100000000
110000000000000001000000001011101001111110100000100000
000000001000000000000011110111000000000010000000000001
000000000000000000000010100000100000000000000000000010
000001010000000000000111010101001110010000000010000010
000010010000000000000010000000001111100000010000000111
000001010000000000000000010000000000000000000000000000
000000010001010001000010000000000000000000000000000000
000000010000000000000110000101000001000001000000000000
000000010000000001000100001011001100000011000000000000
110000010000001111100000000000000000000000000000000000
110000010000000011000000000000000000000000000000000000

.logic_tile 15 5
000010101001010000000000000000011011010000000100000001
000001000000100000000000000000011001000000000001000000
011000000000000000000000000000000000000000000000000000
000010000000000000000011100000000000000000000000000000
010001000110000000000111100000000000000000000000000000
110010100000000000000100000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000100000000000000011100000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010110000000000000000000000000000000000000000000
010000010000000000000000000000000000000000000000000000
100000110000000000000000000000000000000000000000000000

.logic_tile 16 5
000000000000001000000010100000011000000100000100000000
000000000000001111000010100000010000000000000001100000
011000000000000111100111000111001000010111100000000000
000000000000000000100100001111111001000111010000000000
110100000000000001100110011101100000000000000010000000
000000000000000000000011101101100000000010000001000000
000000000010000000000110001111101000010111100000000000
000010000000000000000010001011111001000111010000000000
000010110000000000000110000101001000010111100010000000
000001010000000000000110000111111001001011100000000000
000000010100000000010110000101001100000000000010000000
000000010000000000000100000000110000000001000000100000
000001010000100001100110110001100000000000000010100000
000000110000010000100010010101000000000010000000000000
000000010000000000000110100001001000010111100000000000
000000010000000000000000001011011001000111010000000000

.logic_tile 17 5
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000101100000000000000100000010
000000001100000000000000000000100000000001000010000101
000000000000000000000000011011001110101111010100000000
000000000000000000000011110011011100011111110000000000
000000010001001111000000001011111110001110000100000000
000000010000001011000010100111010000001001000000000000
000000010000000101100111000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011000000000000010000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
010000010000000001000000001101001100001111000100000000
100000010000000000100010001011010000001101000000000000

.logic_tile 18 5
000000000000000000000110000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
011000000000001001100000000011101101000001000000000000
000000000000000111000000001011001110000000100000000000
000000000000001001100010100000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000001101010001000000100000000
000000000000000000000000001111010000000000000000000000
000000010000001000000010000101001000111111110100000000
000000011010000011000100001111011010111101110001000000
000000010000001000000000000011011100000001000000000000
000000010000001011000000001011000000000110000000000000
000000010000000000000011100111011000001100000010000000
000000010000001001000110000011000000001000000000000000
010000010000000000000000000000000000000000000000000000
100000010000001001000000000000000000000000000000000000

.ramb_tile 19 5
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000100000000000000000000000000000
000001010000000000000000000000000000000000
000001010000000000000000000000000000000000
000010010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000001000000001000000011100101011011111111110100000000
000010100000001111000100000011011111111101110001000000
000001010110000001000000000000000000000000000000000000
000000010000000000100000000000000000000000000000000000
000000010000010000000010000000000000000000000000000000
000000010000000000000100000000000000000000000000000000
000000010000000111000000000111111101101100000100000000
000000110001000000100000000111011111001100000000000000
010000010100000000000111010000000001000000100100000100
100000010000000001000010000000001010000000000000000000

.logic_tile 21 5
000000000000000000000000000011100000000001000000000000
000000000001000111000000000011000000000000000000000000
011000001110000000000000000000001011000100000000000000
000000000000000000000000000000001111000000000000000000
110000000000100101000000000000000000000000000000000000
010000000000010000100000000000000000000000000000000000
000000100000000001100000000000000000000000000000000000
000001001000000000100010000000000000000000000000000000
000000010000000000000000000000000000000000000100000000
000010110000001111000011101111000000000010000010000000
000010010000000001000000001001011010010111110000000000
000000010000000000000000001101001110001011110000000000
000000011000001000000010000000000000000000000000000000
000000010000000001000000000000000000000000000000000000
010000010000000000000000010000000000000000000000000000
100000010000000000000010100000000000000000000000000000

.logic_tile 22 5
000000000000001000000000001000001110000000000100000000
000001000000000111000000000011000000000010000000000001
011000001100000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000001110000001000000000001111111100111100010000000100
000011110000011011000000001111101000111100000000000000
000000010000101011100010010000000000000000000000000000
000000010001000011100110100000000000000000000000000000
000000010000001101100111000101111001011111110000000100
000000010000000001000000000011011101111111110010000000
010000010000001101100011101111101111100000000000000000
100000010000000101000011101011001110000000000000000000

.logic_tile 23 5
000000000000000000000000010000000000000010000000000000
000000000000000000000011010101000000000000000000000001
011001000000000001100000001001100000000000000100000000
000000000000001111000010111101001101000010000000000000
010000000100000001100111100000011000000010000000000000
110000000000000000000100000000000000000000000000000100
000000000000000000000000010011100000000010000000000000
000000100000000000000011010000000000000000000000000000
000001010000000000000111100011011011000100000100000000
000010010100000000000100000000111001000000000000000000
000000110000001000000000011000001000000100000100000000
000000010000000001000010001111011101000000000000000000
000001010000001000000000000111001100000000000100000000
000010110000001011000000001001010000000010000000000000
000000010000000000000000010011100000000010000000000000
000000010000000000000011010000100000000000000000000100

.logic_tile 24 5
000000000000000000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
011000000000001101000000000111011000000100000100000000
000000000000001111100000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000010000000000000000001000011011010110100010000001
000010010000000000000000000001011100010100100000000001
000000010000001000000000000001000001001100110000000000
000000010000000111000000000000001000110011000000000000
000000010000010001100000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
010000010000000000000000001011111001101011110000000000
100001010000000000000000001101001000011111110010000000

.dsp0_tile 25 5
000010100000010000000000000000000000110000110000001000
000001000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000010000000000000000000000000110000110000000000
000010100000000000000000000000000000110000110000001000
000000001110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000011100000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010001010000000000000000000000110000110000001000
000000010000100000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 6
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 6
000000000000000000000111111001101100100000000000000000
000000000000000000000011110111001101000000000000000000
011000000000000011100010100000000000000000000000000000
000000001110000000100000000000000000000000000000000000
010000000000000001100000000111001101100000000000000000
010000000000001101100000000011111111000000000000000000
000000000000000000000111100101000001000001000000000000
000000000000000000000110010101001001000011100000100000
000010000000000101000010101001000000000001110100000000
000000000000001011100110111101101110000000010000100000
000000000000000101000000001000011011010000000100000000
000000001100000000100000001101011110010010100000100000
000000000000000001000011100111000001000001010110000000
000000000000000001000011011111001011000001100000000000
000000000000001101000010100011011111100000000000000000
000000000000000011100100001011111100000000000010000000

.logic_tile 4 6
000000000000000101000000000001011110000100000010000000
000000000000000000000000001101010000001101000010000000
011000000000010000000000000000000001000000100100000001
000000000000100101000010100000001110000000000010000100
000000000100001000000010111000000000000000000100000001
000000000000000001000010000111000000000010000000000100
000000000000000000000000000011000000000000000100000000
000000000000000000000000000000000000000001000010000100
000000000000001001100000000001001101010100000000000000
000000000000000101000000000000001001001001000000000000
000000000000000000010000000001100000000000100000000000
000000000000000000000010110001001011000010110000000000
000000001110001000000000000000001010000100000100000101
000000000000001001000000000000000000000000000000000100
000000000000001001100000010011100000000001000000000000
000000000110000001000010000001101110000011010000000000

.logic_tile 5 6
000001000000000000000000000011000000000001000010000000
000010100000010000000000001101001100000011100000000001
011000000001001000000110101111011010001000000000100000
000000000000100001000000000111010000001101000000000000
110000000000001000000110101000000000000000000110000000
000000000000000001000010000001000000000010000010000000
000010000000001000000111000000000001000000100110000000
000001000000000111000100000000001001000000000000000000
000001000000001001100000010011101100010100100000000100
000010100000001001100011000000101101000000010000000001
000000000000000000000110000000011111000000100000000000
000000000000000000000100000000011010000000000000000010
000000001110000111100000000000001010000100000100000000
000000000000010000000000000000010000000000000000000010
000000000001010000000111000000000000000000100100000000
000000100000100011000100000000001010000000000010000100

.ramt_tile 6 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000010100110000000000000000000000000000000
000000000000000000000000000000000000000000
000010101100000000000000000000000000000000
000000000000000000000000000000000000000000
000010100101010000000000000000000000000000
000001001110100000000000000000000000000000

.logic_tile 7 6
000000000000000001100000001001011010000010000000000000
000000000000000000100011100101000000000000000000000100
011000000000001101000000001001011000001000000000000000
000000000000001011000000001111100000001100000000000000
110000000000000000000000010111100000000000100000000000
000000000000000000000010011001101101000000000001000001
000000000000001001100111100000000000000000000100000000
000000000000001001100000001101000000000010000010000100
000000000000101000000000010000011000000000000000000101
000000000000010001000011010011000000000100000000000000
000010101011010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001011000000000010000000
000001000000100000000000010000000000000000000000000000
000010100011000000000011000000000000000000000000000000

.logic_tile 8 6
000000000000100000000000000000000000000000000000000000
000000100000010000000010100000000000000000000000000000
011000000001000000000000010000001000000100000100000000
000000000000000000000011100000010000000000000000000000
000000000000000000000110010101000000000000000100000000
000000100000000101000110010000000000000001000000000000
000010100001000001100000000000011000000100000110000000
000001000000100000100000000000010000000000000010100101
000000000110000000000000000000000000000000000100000000
000000000001010000000000001101000000000010000000000000
000000000001010000000000000000000000000000000000000000
000001000010100000000000000000000000000000000000000000
000000001000000000000000000101000000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000001010000000000000101100000000000000100000000
000000000010100000000000000000000000000001000000000000

.logic_tile 9 6
000000001100000000000000010000011101010110000000000000
000000000001001001000011111111001011000000000000000001
011010000000000000000010100001011110000111000000000000
000001000000000000000010101111101100000011000001000000
010000001001011000000000011101001110000110000000000000
000000000000100111000011111101111110001011000000000100
000010100001010011100110111011000000000001100010000000
000000100001100000000010101001101010000001010001000000
000000000000000011100110110011001011000100000010000000
000000100001010000100010100000101001001001010001000000
000000000000010011100000000111101101010110100110000010
000000000000000000000000000000111100001000000000000000
000000001000000011100010010111011010000111000000000001
000000000000000000100011001001111110000011000000000000
000000000000011011100110011001011011010111100000000000
000000100000000111100010100111001111001011100000000000

.logic_tile 10 6
000011100000000000000110101101000001000000000000000000
000001000000001001000000001111101100000010000000000000
011000000000101000000000000011111011000110000000000001
000000000000000011000000001011001011000010000000000000
000000000010000001100000000001000000000000000100000000
000010001110001101000010000000100000000001000000000100
000000100110001011100111101000000000000000000110000000
000000000000000101100110000101000000000010000000000000
000010100000100001000010000111101101100011110000000000
000000000000000000000100000101001011110111110000000000
000000000000001011100110010011111001000000000000000000
000000000100001001100111000000101101001000000000000000
000000000001001000000000000101000000000000000100000000
000000000000010011000000000000000000000001000000000000
000000000000000000000111001001011100000010100000000000
000000000000000001000100000011001110000001000010000000

.logic_tile 11 6
000000100000000000000111000011011010000001000010000000
000001000001010000000100000011100000001011000010100000
011000000000001000000000000000011100010000000000000000
000000000000000101000000001001011111000000000000000000
110000000000000111100000001000001111010000000000000000
000000000000100000100010011111011101000000000000000000
000001100000001000000111110011100000000001000000000000
000010000000001001000111101111101011000000000000000000
000000000000001000000111100111100000000000000110000000
000000000000000111000100000000100000000001000010000000
000000000000001000000000000000011110000100000100000000
000000000010101001010010010000000000000000000010000000
000010000000000000000000001111100000000000000000000100
000000000000000000000010011101001010000010000011000010
000000000000000111100111111011111000001000000000000000
000000000000000001100111111101000000001001000000000010

.logic_tile 12 6
000001000000000000000010110111101100000001000000100000
000010000001000000000010111011110000000000000000000000
011000000000000000000000001111101110111101110000000000
000000000000000101000000001101111001111100100000000000
110000000001000001000000000000001010000100000010000011
100000000000100111000000000011000000000110000000000011
000000000001000000000000000001001101101001010010000001
000000000001001001000010100101101010101000010000000000
000001000000000000000111101111011100000000000000000000
000010000001001111000111100011100000001000000000000000
000010000001011011100111101111011000111101010000000000
000000000000000111100000001011101110111001110000000000
000000000000001000000011100000000000000000100100000011
000000000000001001000111100000001010000000000010000000
010000000000000111000111110000011111000000000000000100
000000000000000000000011011111001111000000100000000000

.logic_tile 13 6
000000000101010001000010100000000001000010000000000000
000000000100000000000110010000001100000000000000000000
011000000000000000000110011000000000000000000100000000
000000000000001101000011101101001001000000100000000000
010010001110000001100010110001011010000000000100000000
110000000000000000000011000000010000001000000000000100
000000000000101000000000011011111100011111110000000000
000000000100011111000011001111011011111111110010000000
000000000111000000000010010001111010000010000000000000
000000000000110000000110000101101101000000000000000000
000000000000000000000000010001011000000000000000000000
000000000000001001000010000111111101000010000000000000
000000000000100011100000000000011111000000000000000000
000000000000010011100000000111001110010000000000000000
010001000000011001100000001001100000000001000100000000
100010100000000001000010011101000000000000000000000000

.logic_tile 14 6
000010000000100000000000010101100001000000001000000000
000000100000010111000011110000001110000000000000000000
000000000000010000000000000111001000001100111000100000
000000000000000000000000000000101110110011000000000000
000000101000000111100000000011101000001100111000000000
000000000000000000000011110000101100110011000000000001
000000000000001000000111000001001000001100111000000000
000000000000101011000111100000001011110011000000000000
000000000000000000000000000011101001001100111000000000
000000001111000111000011110000001011110011000000000000
000001000000000111000011100011001001001100111000000000
000010100000000000000000000000101110110011000001000000
000001000000001000000010000101101000001100111000000000
000000001110001011000000000000101001110011000000000000
000000000010000001000000000101001001001100111000000000
000000000000000001000011110000001111110011000010000000

.logic_tile 15 6
000000000000000111100000000001100001000001110100000000
000000000010001001100000000011001010000000100000000010
011000000000001111000000010000001101010000000100100000
000000000000100101100010101011011000010110000000000000
110000001111010000000110110011011010001011100000000000
110010100001110000000011110001001011010111100000000000
000000000000101111100111010000000000000010000010000000
000000000001010111100111100001001111000010100000000000
000000001010000001000011000011001011001011100000000000
000000000110001011000011000001011001010111100000000000
000000100000000000000000000001011001000111010000000000
000000000000100000000010010011001011101011010000000000
000010001110101000000111001111011000001001000100000000
000001000000000011000010001101000000001010000000100000
000000000000000001000000000111111101010000000100000000
000001001000000000000000000000011000101001000000100000

.logic_tile 16 6
000010100001110000000011101000001010000000000100000000
000000000001110000000111111111000000000010000010100000
011000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
010001000000001000000011101111111010001111110000000000
010000000000000001000100001101011011000110100000000000
000001000000100000000010010000000000000000000000000000
000010000000000000000111100000000000000000000000000000
000000000000000111100000001111001100111110100000000000
000000000000000000100000001111001111111101110000100000
000000000000000000010000010011111011010110000000000000
000000000000000000000011101001111111111111000000000000
000010000000000000000111100000000000000000000000000000
000000000000000001000100000000000000000000000000000000
010000000000001000000010010000000000000000000000000000
100010000000000101000010100000000000000000000000000000

.logic_tile 17 6
000000001000100111000000000011000000000000001000000000
000000000000010000100000000000100000000000000000001000
000000000000100000000000000000000000000000001000000000
000000000000010000000000000000001111000000000000000000
000000001010000000000000000000001001001100111000000000
000000000000100000000000000000001110110011000001000000
000000000000000000000000010000001001001100111000000000
000000000000000000000011010000001111110011000001000000
000000000000100000000111000111001000001100111000000000
000000000001010000000000000000000000110011000000000000
000000000000000000000000000111101000001100111000000000
000000000000000000000000000000100000110011000001000000
000001000001000000000000000101101000001100111000000000
000010000000000111000010010000100000110011000000000000
000000000000000001000010000000001000001100111000000000
000000000000000000000010010000001000110011000000000010

.logic_tile 18 6
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
011000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000001000000000000000011100011011000000000000000000001
000010000000001111000100000111001000010000000000000000
000000000000000001000000010101100000000000000110000011
000000000000000000000011100000000000000001000010000101
000000100000000011100000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000001010001000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
010000001011010000000011100101011111000000100010000000
100000000000000000000100000101111011000000000000000000

.ramt_tile 19 6
000000000000100000000000000000000000000000
000010100000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000010100000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000001000000000000000000000000000000000
000000000001000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000

.logic_tile 20 6
000000000000000000000000000101100000000001000010000000
000000000001010000000011111101000000000000000000100000
011000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
110000000000000000000110000011101101101111000000000000
110000000000000000000011111101111100111111010000000000
000000000000001111100111101001111110110011110100000000
000000000000000001000100000111111011111011110001000000
000000000000000000000011101111011100111111110110000000
000000000000000000000100001101111001110110100000000000
000000001110001000000111101101000000000010000010100010
000000000000000001000000000101100000000000000000000000
000000000001010000000111110000000000000000000000000000
000000000000000000000010000000000000000000000000000000
010000000001011000000110000101011101111110110000000000
110000000000001011000000001011101101010110110000000000

.logic_tile 21 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000101000011100000000001000000100100000000
000000000010000000000000000000001011000000000000000000
000000000001010001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000010111011111101001000100000010
000000000011010000000010011111011000000110000000000000
000000000110000000000111101000001110000000000100000000
000000000000000000000000001111011010010000000000000001
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000010000000010111000000010011000000000000000100000000
000001000000100000100011010000100000000001000000000000
010000000000000000000010001000000000000000000100000000
100000000000000000000100001001000000000010000000000000

.logic_tile 22 6
000010100000000111000000000011100000000000001000000000
000000000000010101000011110000100000000000000000001000
011000000000000000000000000001000000000000001000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000001001001100111000000000
010000000000000000000000000000001100110011000000000000
000000000000000001100000000101101000001100110000000000
000000000000001101000000000000000000110011000000000000
000010000000011000000110000001001110000000000100000000
000001000000000011000000000000010000001000000000000000
000000000000001000000010000000000000000000000100000000
000000000000000001000110001011001000000000100000000000
000000100000000000000000010101100000000010000000000000
000000000000000000000010000000000000000000000000000000
010000000001000000000000000011101101111110100000000000
100000000000000000000000000001101101111100100000100000

.logic_tile 23 6
000000000000010000000010100000000001000000001000000000
000000001110100000000000000000001110000000000000001000
000000000011010000000000010101000001000000001000000000
000000000000000000000010100000001100000000000000000000
000001000000000001100000000011001000001100111000000000
000000100000000000100000000000101110110011000000000000
000000100000000000000000000111001000001100111000000000
000001000000000000000000000000101100110011000000000000
000000000000000101100110100011101001001100111000000000
000000000000000000000000000000001111110011000000000000
000000000000001001000000000011101001001100111000000000
000000000000000101000000000000001100110011000000000000
000000000000000001000010000001001000001100111000000000
000000000000000000000000000000101110110011000000000000
000000000000000101100110100001101001001100111000000000
000000000000000000000000000000101100110011000000000000

.logic_tile 24 6
000000000000000001100110101001011000000010000000000000
000000000000000000000010010011011011000000000000000000
011000000000001101100110010000011000010000000100000000
000000000000000101000011100000011001000000000000000000
010000000000000101000010110011111110000100000000000000
010000000000001101000110100101001111000000000000000000
000000000000000101000000000000011000010000000100000000
000000000000000000000000000000011011000000000000000000
000000000000001000000000010000011001010000000100000000
000000000000000001000010000000001001000000000000000000
000000000000001001100000000101111000000000000100000000
000000000000000001000000000000010000001000000000000000
000000000000000000000110000101000000000000010010000000
000000000000000000000000000011001101000000000000000000
010000000000000000000000000001111000000000000100000000
100000000000000001000000000000100000001000000000000000

.dsp1_tile 25 6
000010100000000000000000000000000000110000110000001000
000000001110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010100000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 7
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011010000000000001100111111000011000000000000100000010
000001000000000000000111100001010000000100000000000001
010000000000000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001001100110000000000
000000000000000000000000000011001001110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 2 7
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000010111111100001000000010000000
000000000110000000000011011111111000000000000000000000
110000000000001000000000001000001010000000000100000000
010000000000000111000011100101000000000010000000000000
000000000001010101000000001101100000000000000100000000
000000000000100000100011111101000000000001000000000100
000001000000000000000000010000000000000000000000000000
000000000000010000000011100000000000000000000000000000
000000000000000000000000000101100000000000000100000000
000000000000000000000010110000001011000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000010100001111010000100000100000010
000000000000000000000100000000100000000000000000000000

.logic_tile 3 7
000000100000000000000010100001000000000000000100000000
000001000100000000000000000000100000000001000000100100
011000000000001000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000011100000000000000000000101100000000000100000000000
000000000000000000000010000000001100000000000000000000
000000000000000000000110000001111100000000000010000000
000000000000000111000100000000010000001000000001000100
000000000010001000000110100000001100000100000110000100
000000000000000101000000000000010000000000000010000100
000000000000011000000000000011100000000000000000000000
000000000000100011000010000111001011000000100000000000
000000000000100000000000001000000000000000000100000101
000000000001000001000000001101000000000010000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 7
000000000000001000000000000000000001000000000000000000
000000000000000001000000000011001001000010000000000000
011010000000001101100111101000000000000000000101000000
000001001100000101000011110101000000000010000001000000
110000000001000000000110000000000001000000100110000000
000000000110100101000000000000001010000000000000000000
000010000000010101000111100000011001010100000000000000
000001001100100101000100001011001001000110000000000000
000000000000101000000010001101101010000010000000000000
000000000001001011000000000101001111000000000000000000
000001000000000000000000001011111001100000000111000001
000000100000000000000010000001111111000000000010000101
000000000000001000000110001000000000000000000000000000
000000000000000101000100001011001000000000100000000000
000110100100000000000000010101101011000000100000000000
000101000000000000000011000111111000000000000000000000

.logic_tile 5 7
000001100011100000000111000101001000000101000000000000
000010100111110000000100000111110000001001000000000000
011010100001010000000111100000000000000000000110000000
000001000000100101000011110111000000000010000000000000
110000000000000000000110100000000000000000000110000000
000010100000000101000010111101000000000010000000000000
000010100000001000000010100000001100000100000110000000
000001001100000101000100000000000000000000000000000010
000000000000001000000011100101100001000000000010000000
000000000000001001000100000000001111000001000000000000
000000000000000000010000000001111110000100000000000000
000000000000000000000000000101010000000000000000000000
000000000100101011100000000000000001000000100101000000
000000000001000001100000000000001011000000000000000010
000000000000000000000110000000011001010000000010000000
000000000000000000000100001011011001010100000000000000

.ramb_tile 6 7
000001001110000000000000000000000000000000
000000100001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000

.logic_tile 7 7
000001000000101000000000000101011010101001010100000000
000000000000011011000010111001111101110110100001000100
011000000001110111100111000011111011000000000000000000
000000000010010000000100000000111010101000010000000000
110000000000000111100000010011111010101001010110000000
110010100001010000000011001011011000111001010001000100
000000000001000000000010011111111010111001010100100001
000000000000000111000011110101111101111001110001100000
000000000000000001100110010101111000111000110100000100
000000001100000000000011101011101110110110110001000100
000000000000001001100000011000011010010000000000000000
000000000000001101000010000101011111010000100000000000
000001000000000001000010010011011011101001010110000101
000010000000000000000010001011011100111001010000000000
000000001000000000000110101011001011111100010110000000
000000000000000000000000001001101011111100000000100100

.logic_tile 8 7
000000000110000111000000001011101010101001000100000001
000000000000000000100010101001011101011101000000000101
011000100001010111000000000001100001000011010110000000
000010100001100101000011111011101110000011000000100000
010000000000101101000000000001001011111000100100000000
000000000000001111000011011011001111101000010000100000
000010000010000000000000001001011101010110100000000000
000001000010001101000011100101101000000001000000000000
000000001000000001100110110011011011010110000000000000
000010100010000000100010010000011000000000000000000000
000001000000001111100111101011101101100000110000000000
000000000000000111000100000001011111110000110010000000
000000000000100101100111100101111001010110100000000001
000000100000010000000010010101001100000010000000000000
110000000000001000000111101111001110101000010000000000
100001000000000001000010001011011111010000100000000000

.logic_tile 9 7
000000001110000011100000001000000000000000000100000000
000000001100000000100000000001000000000010000001000000
011010100000001011000111010000000000000000100100000000
000001000000001011000110010000001110000000000000000000
110010000000000011100000010001111101010111100000000000
000011001010000000000011001111001001000111010000000000
000000000000000000000000000000000001000000100100000000
000000000010000000000000000000001101000000000000000010
000000000010000000000000000000000000000000000100000000
000000000000100000000011111011000000000010000001000000
000000001110001011100010000000000000000000100100000000
000000000000001001100000000000001000000000000000100001
000000000000001000000011101111111000010110100000000000
000000000001000101000100000011011010000010000000000000
000001000000000000000000000000000000000000100110000000
000000000000001101000000000000001011000000000000000000

.logic_tile 10 7
000000001100010101000000000101100001000000100000000000
000000000001100101000010010001101001000001110000000000
011010000000000000000010100111011111111101010000000000
000001000000101001000010100001111100111110010000000000
010011000110000000000111100111011110001001000100100000
010001000000000000000000001101010000000101000000000000
000000000001010111000000011001011101101010100000000000
000000000000000000000011111011011111010100100000000000
000001001100100001000000001011111000111101110000000000
000010000000010000000000000001011110110100110000000000
000000000000000101100110010101100000000000000101000001
000000000000000000000010000000000000000001000000000000
000001000100000111000111100000011110010000000000000000
000010000100011011000000000000001110000000000000000000
000000000000100000000011111011111000010000110000000000
000000000001001001000011011001101100011001110000000000

.logic_tile 11 7
000000000001010011000111110001111110000000000000000000
000000100110000001100111000000111000000000010000000000
011000100000000101000010000101000001000000000000000001
000000000000000000000100000011101001000000010000000000
010000100000000101000010000000011001000000000000000000
000000000001000000000100000001011100000100000000000000
000010100000000101000111100111111101111011110101000110
000000000000001101100000000001111100110011110000000000
000000000000100111000000001111011011101001010000000000
000000100000000000100000000101101110101000010000000001
000000000000001001000111110000001000010000000000000000
000000000000000011000111010000011001000000000010100000
000000100000100000000000010101101111111000000000000000
000001000000010000000011000101011010111100000000000000
110000000010000001100110111000011011010000100110000010
100000000000010000100011000001011101010100100000000000

.logic_tile 12 7
000000000000000101000000001011111011110000010000000000
000000000000000000000000000011001110110000110000000000
011000000000100101000000001111111100101001010000000010
000000000001000000000000000011001011101000010000000000
110000000000010000000000011001011101110000100000000000
000010100000100000000010101011001110110000000000000001
000001001001000000000000001111101101101001010000000010
000000101010100101000000000011011110101000010000000000
000001000000000000000000010000000000000000100110000000
000010100000000111000010010000001100000000000000000000
000000000000100101000000001111011111111000000000000001
000000000000011101100010000011101110111100000000000000
000010100000000000000110001001111101101000000000000000
000000100000000000000100000111001101010110000000000010
000000000000000001000000000000001100000100000100000000
000000000000001101100000000000000000000000000000000010

.logic_tile 13 7
000000000000101000000000010111100000000000001000000000
000000001010000011000011100000100000000000000000001000
000000000000000000000111100001000001000000001000000000
000100000000000000000100000000101001000000000000000000
000000000001000101000000010111101000001100111000000000
000000000000100101000011100000001001110011000010000000
000000000000000000000010100101001000001100111000000000
000000000000000000000000000000001011110011000000000000
000010100000000000010000000101001001001100111000000000
000000001100000000000000000000101011110011000000000000
000010100000110000000000000001001000001100111000000001
000001000001010000000000000000101111110011000000000000
000010100000100000000000010101001000001100111000000000
000011000001000000000011000000101000110011000000000001
000000000001000000000000000001001000001100111000000000
000000000000000001000010000000101010110011000000000001

.logic_tile 14 7
000001000001010111000000000111001001001100111000000000
000010001110110000000000000000001000110011000000010000
000000000000001000000000000111001000001100111000000000
000000000000101111000000000000101010110011000000000000
000010000001010000000000000101101001001100111000000000
000001001110001111000011100000001110110011000001000000
000000100001000000000011000111001000001100111000000000
000001001000000001000100000000001000110011000000000000
000001000000001000000011100101001001001100111000000000
000010100000000111000111100000101101110011000010000000
000010000000000000000000010011001000001100111000000000
000001000000000000000011010000001101110011000000000000
000000000001101111100011100111001001001100111000000000
000010100001101111000010000000101011110011000010000000
000000000001010001000000010011001001001100111000000000
000000000000100000100011110000101111110011000010000000

.logic_tile 15 7
000010100011011000000110101101101110000101000110000000
000000000000000101000010101001000000000110000000100000
011000000000001101100000010101100000000001100100000000
000000000000000111000011110011001110000010100000000001
110001000110000101100000011011001001001111110000000000
100010000110001111000011110001111101001001010000000000
000000000000000101000111101111100000000001100100000100
000000000000000101000000000011001110000010100000100100
000010000000011001000010100111000001000000100110000000
000001000000100111100000001001001011000001110000000000
000000000000000111100000000111011101001111110000000000
000000000000000000100010010101111000001001010000000000
000010100000000000000010100101001101011110100000000000
000000000000000101000000000001111101101110000000000000
010000000000000001100000001011001010010110110000000000
000000000000001001000000000111001101100010110000000000

.logic_tile 16 7
000001000000000111100010000011111111001111110000000000
000000000000001101100100001101001100000110100000100000
011000000000000101000000000001000001000001000110000000
000000000000000000000000000101001000000011100000100100
110000001110000000000010100000000000000000000000000000
100000000000000001000110100000000000000000000000000000
000000000110001001100000000011101011011110100000000000
000000000001000111000000001011111111101110000000000000
000000000001100101100011100111001100010110110000000000
000000100100100000000000001111011011010001110000000000
000000000000100101100000010101011100001111110000000000
000000000001000111000010100011101000001001010000000000
000000001100001000000110101000011010010100100100000000
000000000000000111000000000101001000000100000000100001
010000000010001000000000010001000000000000100100000000
000000000000000111000011101101001001000001110000100000

.logic_tile 17 7
000010000000000000000000000000001001001100111000000000
000000000001000000000000000000001110110011000010010000
000000000000000111100000000111001000001100111000000000
000000000000000000000000000000000000110011000000000000
000000100000010000000000000111001000001100111000000000
000001000000000000000000000000100000110011000001000000
000000000000000111100000000000001001001100111000000000
000000000010000000100000000000001110110011000000000000
000000001111000011100000000000001001001100111010000000
000000000100000000000000000000001010110011000000000000
000000000000000000000000000000001000001100111000000000
000000000001010000000000000000001100110011000000000000
000000000000000111000000000111101000001100111000000000
000000000000000000100010000000100000110011000000000000
000000101100000001000000000000001001001100111000000000
000000000000000001100011100000001000110011000000000000

.logic_tile 18 7
000000000000000000000000000111100000000000000100100000
000000000000000000000000000000100000000001000000000000
011010000000000000000000001011101101010000000000000001
000001000000000000000000000101001011010000100000000100
000000000001000000000000000101111011001000000010000000
000000000000000000000000000011011100010000000000000000
000000000000001000000000010000000000000000000000000000
000000000000001011000011100000000000000000000000000000
000000000001011000000000000000000000000000000000000000
000000000000100001000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000001001110000000000011000000000000000000000000000000

.ramb_tile 19 7
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000001110000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000001000000100000000000000000000000000000
000010000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 7
000000000100000000000010010001101000111111010100100000
000010100000000001000111110101011000111111110000000000
011000001110000111100110000001011101100000000000000000
000000000000000000100011100101111100110000010000000000
000000000000001111000000001111111101010111110010000000
000000000000010111100000001001101101010001110010000000
000010100000100001100000000101100001000000000110000000
000001000000000000000011010111001001000000100001000000
000000000000000001100011000101100000000000000110000101
000000100110000000000000000000100000000001000001000100
000010000000000011100000000111100000000000000100000000
000000000000000000100011100000000000000001000000000000
000000001000001000000000001011011111010100100110000100
000000000000000101000000001011011001010100010000100110
010000000000000011100000010000000000000000000100000000
100000000000000000000010001011000000000010000010000000

.logic_tile 21 7
000000001010000000000000000001111011000010000000000000
000010000000000000000000000000111011000000000000000000
011000100001001000000010100000011100000100000100000001
000000000000001011000110100000010000000000000000000001
010000000000100000000111100101111001000000100010000010
110000000000010000000100000000111111000000000000100001
000000000000000101100010100000000000000000100100100000
000000000000000000000010100000001111000000000000000000
000000000000000000000011101101111000000000000000000000
000000000000000000000100001101110000000001000000000000
000000000001010000000110001000011001010000000000000000
000000000000000000000011111001011101000000000000000100
000010000000000000000000001000000000000000000100000000
000000001010000000000010000001000000000010000000000001
000000000000000000000110000101111010000000000000000000
000000000000000000000000000000101101000001000000000000

.logic_tile 22 7
000000000000000000000000001011011001000010000000000000
000000000000000000000000000101011000000000000001000001
011000000000000011100010100000000000000000000000000000
000000000000000101100100000000000000000000000000000000
010000000001000000000111101001101110000000000110000000
110000001100100000000100000111000000000010000000000000
000100000001000101000110000000000001000010000000000000
000000000000000000000100000000001101000000000000000000
000000000000000001000000011001100001000000000100000000
000000001010000000000010100111001011000010000000100000
000000000000000000000110000101111001000000000000000001
000000000000000000000000000011001001000000010001000000
000000000000000000000000000111111000000110000000000110
000000000000000101000000000000000000001000000000000000
000000000000000111100000001011011110000100000100000000
000000000000001111000000000001100000000000000000000010

.logic_tile 23 7
000000000001010000000000000011001001001100111000000000
000000000000000000000000000000101110110011000000010000
000000000000010000000000010011101001001100111000000000
000000000000000000000011000000001101110011000000000000
000011100000000000000110100011101000001100111000000000
000011001010000000000000000000101011110011000000000000
000000000000001000000000000111001001001100111000000000
000000001000001011000000000000001101110011000000000000
000000000000000001000110100011101001001100111000000000
000000000000000000000000000000001001110011000000100000
000000000001001111100111110011101001001100111000000000
000000000000100101000110100000101100110011000000000000
000000000000000101100000000011001001001100111000000000
000000000000000000000000000000001111110011000000000100
000000000000000111100111100111101001001100111000000000
000000000000000000000100000000101010110011000000100000

.logic_tile 24 7
000010000000001101100110100111111010000010000000000000
000001000000000101000000000101010000000000000000000000
011000000000000000000000010000011000000000000100000000
000000000000000000000011101001010000000100000000000000
110000000000000001100000000000000000000000000000000000
110000001110000000000000000000000000000000000000000000
000000000000000101100000010001011000000000000100000000
000000000000000000000010000000010000001000000000000000
000010100000000000000000000001000001000000000100000000
000001000000000000000000000000001001000000010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000111101000000001000000000100000000
000000000000100000000100000101001001000000100000000000
010000000000001000000000000000000000000000000000000000
100000000000000001000000000000000000000000000000000000

.dsp2_tile 25 7
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010100000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000010000000000000000000000000000000110000110000000000
000010000000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 8
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 8
000000000001010111100000000000000000000000000000000000
000010000000001111000000000000000000000000000000000000
011000000000000000000000000000011010000010000000000010
000000000000000000000000000000000000000000000000000000
110000000000000000000011111000000000000000000100000000
010010000000000000000110010111001000000010000000000000
000000000000000001100000000000000000000010000000000000
000000000000000000100000000000001011000000000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000001000000000000000000100000000
000000000000000000000000000111001011000010000000000000
000000000000000101100000000111100000000000000100000000
000000000000000000000000000001000000000001000000000000

.logic_tile 2 8
000000000000000000000110010000000000000000000000000000
000000000000000000000110010000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
110000100000000000000000000000000000000000000000000000
010001000000000000000000000000000000000000000000000000
000000000000010001100000000101101000000000000100100011
000000000000100000100000000000010000001000000010000011
000000000000000000000000000000000000000000000000000000
000000001010000000000011110000000000000000000000000000
000000000000000000000000000000000001000000000000000000
000000001100000000000000001001001111000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 3 8
000000000000001111000000000000011110000000000110000000
000000000000000111000010101001010000000100000000000100
011000000000010000000000000001001110000000000110000000
000000000000100000000000000000110000001000000010000000
110000000000000111000000000101101111000100000000000000
000010000100000000000000001011011100000000000000000000
000000000000000001000000000001011011000000000110000011
000000000000000001000000000001101100000000010010000000
000010001110011000000011001000001100000100000000000000
000000000000000001000010001011010000000110000000000010
000000000000000001000000000111101100000010000010000000
000000000000000001000011110000101110000000000010000010
000000000000101000000110100000011101000000000000000000
000000000001010101000010000101001010000010000000000000
000000000000000000000110010001001000000000000100000001
000000000000000000000010000000010000001000000000000001

.logic_tile 4 8
000000000000010000000110000000011011010000000110000110
000001000000000000000000000000011011000000000000000100
011000000000000111000011110000000000000000100100000000
000000000000010000100110100000001101000000000010000000
110000000000000111000000001000000000000000000100000001
000001000000100000000000000011000000000010000010000000
000100000000000101000010101101000000000000000000000000
000000000000000000000010100001001111000000010000000000
000000100000000000000110101101100000000001000101000001
000001000000000000000010111001100000000000000011000000
000010000000001000000000000111001101111001010000000000
000001000000000101000000000111111001110000100010000000
000000000000100000000111000101101000000000000110000000
000000000001000111000110000000110000001000000000000111
000010000000001000000000011000011011010100100000000100
000001000000000001000010000111001111010110100000000010

.logic_tile 5 8
000010000010100000000000000000000000000000100100000000
000000000000000111000000000000001111000000000010000000
011000000000000101000000000001000000000000000100100001
000000000000000101000000000000000000000001000000000010
000000000000100011100000000000001010000100000110000101
000000000000010101100000000000000000000000000001000100
000000000000001000000000000000001011000000100000000000
000000001100000111000011100111001011000110100000000000
000001000000100001000111000111111000100000000000000000
000000100110011111000000000111001100000000000000000000
000001000000000000000000011001011000000000000000000000
000010101100000000000010000101001100000100000000000000
000000000000101111000110000000000001000000100110000000
000000000001010001100000000000001111000000000000000000
000000000000001000000110001011100000000001000000000000
000000000000001001000000001101101101000011010000000000

.ramt_tile 6 8
000001000000000000000000000000000000000000
000000100001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 8
000000000000000111100110001001101110111110110100000011
000000000000000000100010000101011111110110110010000000
011000000010001001100000000011111111000110100000000000
000010001110001111000010010001001110000110000000000000
010000000100000000000000000101011010000000000000000000
000010101100000101000000000000011110101000010000000000
000010000000001111100000000111111100000011100000000000
000000000000000011000011110001001110000011000000000000
000011000000000000000000001001001110111110110100000000
000011000000000000000000001111111111110110110000000100
000000100000111001000000000011111111000110100000000000
000001000000100101010011110001001010000110000000000000
000011101000000111100110101011101111110000000110000000
000011001101001111000010001001011101110110100010000000
110000000000011111100111100001011001101101010100000010
100000000010001111100000001111101100001100000010000001

.logic_tile 8 8
000000000001010101100011100001000000000000000000100000
000000000001100000000000000000101110000001000000000000
011010000100001011100111010111011111111111110110000010
000011100010001001100111110001101100111001010000000000
010000000000000000000010111101011101000110000000000000
000000001110000000000011000101111100001011000000000000
000011100001111001000111111000011010000000000000000001
000001001000001111100111101111010000000010000010000000
000000000000011000000111000101111110001000000000000000
000000000000101011000111111011010000001100000000000010
000011101000001011100011101011011111111000100100000100
000010000000000001100100000001001011101000010010000000
000000000000010001000110000011011000101111010100000000
000000000000100000000000001111111011111111100000000101
110000000000000001000000011001111001101001000110000100
100000001010000000000011111001101000011101000000000000

.logic_tile 9 8
000000000001010000000011000011111110000110000100000010
000000000001100000000000000000111111101001000001000000
011000000000001000000011101101001101101111010100000100
000000000000001011000110101011101110111111010000100100
010010000110010000000110101011111010111110110110000011
000010000000100101000010101001111011111001110000000000
000000000000001001000010110101101011111110110100000011
000000000000000101000011110101011101111110100000000000
000000001010001001000000010101101001000110100000000000
000000000000001111000011100111011100000110000000000000
000010100100000001000010011011101100101111010110000010
000001001010000001100111111001111011001111100000000100
000000000010110111100111000011101101000010100100000000
000000000010100000100000000000101011100001010010000001
110001000000001000000000001001101011111110110100000000
100010000000000001000010000011011101111110100010100100

.logic_tile 10 8
000000000100001000000000010000000000000010000000000000
000000000000000001000011100011001101000000000000000000
011000000001011000000000001001111100110000010000000000
000000000000100001000000000011001111110000110000000001
000010000100000101000000000011000000000010000010000000
000000000000000000000010000000001001000000000000000000
000000000000000001100000001111111010110110110100000000
000000000001010000000010011101001111111001010010000010
000010100001000111100000010111000000000000000000000000
000000000001100001100010001001001111000000100000000000
000000100001001101100000000101001100000010000000000000
000000000010000101000000000000010000000000000000000000
000000000100010000000111000101000000000000000000000000
000000000000100001000010001111101001000000100000000000
000000000001000101100000001001011110110110110100000000
000000000000001011000000000111001111111001010000100001

.logic_tile 11 8
000000000000000000000000010111001101000000000000000000
000010100000000000000010100000111011000000010000000000
011000000000000000000000001001000000000010000000000000
000001000010100000000000000111100000000000000000000001
110000000000000000000000000111000000000000000110000000
000000000000001111000011100000000000000001000010000000
000000000000000011100111100101111010000001000000000000
000000000000000000000100001111100000000000000000000000
000100000000000001000010000101011110000000000000000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000010111001001111000000000000000
000000001000000000000010110011111111101000000000000101
000000000000001000000110001011001010110000000000000100
000000000000011011000110001011011111110100000000000000
000010000000001000000000010000000000000000000100000000
000000001010001001000010110111000000000010000011000000

.logic_tile 12 8
000010100000001111000010011001001111101001010000000000
000001000000000111000111110101101000101000010000000001
011001000000001111000000000001011101010000100000000001
000010101000000101100010110000001000101000000000000000
000000000000000111000000000101001100101011110100000000
000000000000000101000010110101011110111011110010000000
000000101110000101100011110011000000000010000000000000
000000000000000000000111110000100000000000000000000000
000000000000100000000111000101011111000010000000000000
000000000000000000000010010000101001000000000000000010
000000001100000000000110000001001001010100000000000000
000000000000001111000000000000011011100000010000000010
000000001010001111100000001000011100010000000000000000
000000000100001001100000001101011000010110000000100000
000000100000000001000111011111111110101011110100000010
000001000000000001000010011111101000110111110000000000

.logic_tile 13 8
000000000000100000000110100101101001001100111000000000
000000000000010000000000000000001110110011000000010010
000000000000000000000000000111101001001100111000000000
000000100110001101000000000000001110110011000000000000
000010100000000101000010100011101001001100111000000000
000001001110000000100100000000001000110011000000000001
000000100000101000000000000111101001001100111000000000
000001001101001011000000000000001111110011000000000000
000000000000100000000000000001001001001100111000000001
000000000001010000000010110000101110110011000000000000
000001000000000011100000000011001001001100111000000000
000000100000000000100000000000101100110011000000000000
000001001010000000000000000011101000001100111000000100
000000000001010000000000000000001011110011000000000000
000000000000000011100000000101001001001100111000000000
000000000000001101100010110000001100110011000000000001

.logic_tile 14 8
000000000100100001000011100101001000001100111000000000
000000000001000000000000000000101111110011000010010000
000000000000000000000000000111101000001100111010000000
000000000000000000000011110000001001110011000000000000
000000000110000000000000000011101000001100111000000000
000000001010000000000010010000101101110011000001000000
000000000000000111100111000111001001001100111000000000
000000000000001001100100000000001010110011000001000000
000001000000010000000000010111101001001100111000000000
000010001000000111000011100000001001110011000000000000
000000000000000000000010000011001000001100111000000000
000001000000000000000100000000001000110011000000000000
000000000000000111100111100111001001001100111000000000
000001000100101001100011100000001010110011000010000000
000000000000001001000000000101101000001100111010000000
000000000000001011000000000000101111110011000000000000

.logic_tile 15 8
000000001000001111000010001000011100000000100000100000
000000000000000111000010100011001000010100100000000000
011000000001001000000000000011001100010100100100100000
000000001110100101000000000000101000000000010000100000
110000000000001000000000001111101000010110110000000000
100000000000001111000010010001111111100010110000000000
000000000000001101100010100111011010000111010000000000
000000000110000111000010100011101010101011010000000000
000000000000001001000110011101100000000001100100000000
000000000110000101100010000111101100000010100001100100
000000000011000111100000000011001110000100000100000100
000000001010100001100000001011000000001101000001000000
000000000000000011100110100101100000000001100110000100
000000000001010000000000001001001100000001010000000010
010000000000000011100000000101101100000101000100000101
000000000000000000000011111101100000000110000000100000

.logic_tile 16 8
000000000010000111000010101111011100001001000000000000
000000000000000001100000000011010000000100000010000001
011000000000000000000110000001111110010100100110000000
000000000100000101000100000000011010001000000000100000
110000000000001000000110000101001000010000100100000000
100000000000000001000011110000011101000001010000000100
000100000000001011100011100001000000000010000000000001
000000000000000111000100000000001110000000000010000010
000000000110000101110000010000001011000100000100000011
000000000000001111000011011111001010000110100000000000
000000100000000000000111111011001011011110100000000000
000001000000001001000011001001011111011101000000000000
000001000001001000000010000101101101001011100000000000
000010000000001011000000001101001101010111100000000000
010000100000100000000011110101100000000001110000000000
000000001011010000000111000001101011000000010000100000

.logic_tile 17 8
000000000110000000000000000101101000001100111000000000
000000000000000000000000000000100000110011000000010000
000000000000000000000000000111001000001100111000000000
000010100000001001000000000000100000110011000000000000
000010100000000000000000000000001000001100111000000000
000001001010000000000011100000001101110011000000000000
000000000000000000000000000111101000001100111000000000
000000001010000000000011100000000000110011000010000000
000000000000000000000000010000001001001100111000000000
000000000000000000000011000000001000110011000001000000
000000000000010000000000010011101000001100111000000000
000000101100000000000011000000100000110011000000000000
000000000110000000000111000111101000001100111000000000
000010100001000000000000000000100000110011000000000000
000000000000000001000000010000001000001100111000000000
000000000000000000000011010000001011110011000000100000

.logic_tile 18 8
000000000001011000000000011011101011001011100000000000
000000001010000001000010101011001011010111100000000000
011010000000011011100000000001100000000001000100000000
000000000000100001100010010111101011000011010010000110
110000000000001000000000011111111100000111010000000000
100000000000000101000010001011101001010111100000000000
000000000000001101100111110011111000000001000100000000
000000000000001111000110100111000000001011000000000100
000001000111000000000000000011111011010010100000000000
000010101110000000000000000111011101110011110000000000
000000001110001011100000000001000001000000100110000000
000000000010001011000011110111001000000010110000000001
000010100000000111100000001011111011000111010000000000
000000000000001111000000001011001010010111100000000000
010001000000100000000000010000000000000000000000000000
000010100001010000000011110000000000000000000000000000

.ramt_tile 19 8
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 8
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
011010100000010000000010100001011011000000000010000000
000000000100100101000000000000001001000001000010100100
110000000100000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001100000000000000100000000
000000000010000000000000000000000000000001000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000100000000000000000000000000000000000000000000000
100001000000000000000000000000000000000000000000000000

.logic_tile 21 8
000000000000000111100000000000000000000000000000000000
000000001100000101100000000000000000000000000000000000
011010100000000000000000001111111110000000000000100000
000000000000000111000000000101100000000100000000100100
000000000000000000000000001000011011000000000000000010
000000000000000000000000001111001110000100000010000101
000000001100000000000010011011011001000100000000000000
000000000000000101000111001111001100000000000001000000
000001000000000001000000000001011011000000000000000000
000010101010001111000000000000011101001001010000000000
000000001111000101000110000001011111000000000000000010
000000000000100000000110000000001101001000000000100010
000000000000000001100000010111101101100000000100000000
000000000000000000000011000111001011010110100000000000
010010000000001001100110010000000000000000100100000000
100000000000100001100110000000001111000000000000000000

.logic_tile 22 8
000000100000000000000111100000000000000000000000000000
000001000000000000000100000000000000000000000000000000
011000000001000000000000001000000000001100110000000000
000000000100100000000000001011001111110011000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000001100011000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
010000000001100000000000000111000000000000000100000000
100000000001010000000000000000001001000000010000000010

.logic_tile 23 8
000000000000000000000000001000001000001100110000000000
000000000000000000000011101111001101110011000000010000
011000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000001100000100000100000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
010000000000000000000110000000000000000010000000000000
100000000000000000000000000000001111000000000000000000

.logic_tile 24 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 8
000000000000000000000000000000000000110000110000001000
000000001010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 9
000000000000000000000000000000000001000010000000000010
000000000000000000000000000000001011000000000000000000
000000000000000000000000000000000000000010000000000010
000000000000000000000010101101000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000011000000010000000000100
000001000000000000000000000000010000000000000000000000

.logic_tile 2 9
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000001010101000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001011000000110000000000000
000000000000000000000000000000100000000001000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 9
000100000000101000000111100101001001000010000000000000
000100000001010001000110101101011000000000000000000000
011000000000000001100000011001001010000001000000000100
000000001010000111000010001011001100000000000000000000
010000000000001001000010011001101000000000000100000000
000000000000001011000010010001011011000001000000000000
000000000000010000000000000001001100000000000100000000
000000000000000000000000000000100000001000000000000000
000000100000001001000110010011011100000000000000000100
000001000000000001000010000001011010000010000000000100
000000000001010000000010000001000000000001000000000000
000000000000000000000000000101100000000000000000000000
000000100000010000000000000001101001000000000101000100
000001000000000000000000001101011000000000010010000001
000000000000000000000000000001101100000010000000000000
000000000100000000000000001011111011000000000000000001

.logic_tile 4 9
000000001100100000000000001000000001000000100000000000
000000000001000000000000000001001100000000000000000000
011000000001001001100110001111001100110010010000000000
000000001010101001100000000001101010100110010000000000
000000000100101000000000001000000000000000000100000000
000000000001001111000000000111000000000010000000000000
000000000000000001100000000011101100000010000010000000
000000000000000000000000000000010000000000000000000000
000000000000001000000000010000011110000100000110000000
000000000000000001000010000000010000000000000000000000
000000000000010000000110101000000000000000000100000000
000000000000100101000000001011000000000010000000000000
000001000000000000000110010001111111000010000000000000
000010100000000000000010101011101010000000000000000000
000000000000001101100000010000000000000000100100000000
000000000000000001000010100000001111000000000000000000

.logic_tile 5 9
000000000000100011100010100111011011001001010000000000
000000000001010000000000000101001000000101010001000000
011000000001010101000010100000011000000100000100000000
000000000000100101000011100000010000000000000001000000
010000001010001001000111101101111111010000100000000001
110000000000000101000100000001011011111000100000000000
000100000000000101100110110000000001000000100100000000
000110100000001101000011100000001011000000000000000010
000001000000000000000000001101111000010000100000000000
000010100000000000000010110001011101111000100001000000
000010100000000000000000000000001111000010100000000000
000001000000010000000000000101011000000000100001000000
000000000000000000000111101001011011000000110000000000
000000000000001101000000000001101110101000110001000000
010000000001000111100000000101111001001001010000000000
100000000000100000000010000001001010001001100001000000

.ramb_tile 6 9
000000001110001000000011110011101000000000
000000010000000101000110100000010000000100
011000000001010000000110110111101010000000
000000000000101111000011100000010000000000
110001000100000000000011101111101000000000
110000000000000000000100000101010000010000
000000000001011101100010011001101010000000
000000000000100101000110101101010000010000
000001000000000000000010000011001000000000
000000100000000000000100001001110000010000
000001000000100111000000001101101010000010
000000001000001111000000001001110000000000
000000001110001000000111100111001000000100
000010100000001011000000000001010000000000
110000000000000101100000001001101010001000
010001000010101001100000000101110000000000

.logic_tile 7 9
000000000001001000000011100000001110000100000110000000
000000000110101011000000000000000000000000000000000000
011010000000001000000111101011111101000110100000000000
000000100000001011000100000101011110001001000000000000
110001000000000000000111101000000000000000000100000000
000010000000000111000100001101000000000010000010000000
000000100000001011100011100001011001000010000010000000
000001000110011001000000000101001101000000000000000000
000000000000000011100000000001000000000000000100000000
000010100000000000000000000000100000000001000010000000
000010000000000011100111101011101011000110100000000000
000000000000101001000111110101011111000001010000000000
000001001010000000000000001001111101001000000101000000
000010100000000001000000000101101111000000000000000111
000000000000001000000010000011111101000110000000000000
000000000000001111000011110011011010001011000000000000

.logic_tile 8 9
000000001000010111100010101001001100111111110100000000
000000000001100011100010100101101000111001010001000100
011000000000000111100000010001101101101111010100000100
000000001010000101100011111001101010111111100000000001
010000001100101101100010101001001101101111010100000010
000000000001010111000011100011101111111111010000100000
000000000001001101100110100111011010101011110101000010
000000100000000001000000001001011100110111110000000000
000000100000100111100000001111101010000110100000000000
000001000000010001100000000001001111000001010000000000
000000000000001000000000000001001101111111110100000001
000000100000010011000000001001101000110110100010100000
000000000000000011100111100001001100111110110100000000
000000000000000000100100000101001011111001110010100001
110000000011001000000110000001101111010110100000000000
100000000001101011000000001101011110000010000000000000

.logic_tile 9 9
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
011000100000001111000000011001111100000011100010000000
000001100000001011000010001101001011000011000000000000
110000001110001000000000011111011011010110100010000000
110000000100001111000011000011111000000001000000000000
000110000000001111000110001001111101000010100000000000
000100100000000111100011110101001011000011010000000010
000000000010000000000000001000000001000000100010000000
000000100000000000000000000101001101000010100000000000
000000000010001000000111001000011110010000000000000000
000000000101001001000010010001011010000000000000000000
000000001010100000000011111011111111101000010100000100
000010000001010000000111101101101001111000110000000000
010100000000000000000010000001011010000100000000000000
000001000000100001000100000000100000000000000000000000

.logic_tile 10 9
000001001000000000000000001000000000000000000100000000
000010000000000000000000000111000000000010000000000010
011000000000001101100000000011111010101000000000000000
000000000000001001000000000111101011010110000000000001
110001001111000000000000001000000000000000000101000000
000010100011100000000010100111000000000010000000000000
000000000000000001100000001001111010110000010000000000
000000000110000000100010101101001110110000110000000000
000000101100000000000000001000000000000000000101000000
000001000000000000000000000111000000000010000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000011001111001011000000000000000000
000001000001011000000000011001101111111000000000000000
000010100000101111000010110001001010111100000000000001
000000000000000001000000000111100000000000000101000000
000000000000000000000000000000000000000001000001000000

.logic_tile 11 9
000000000001000000000111111101011100101111010100000000
000010100000100101000011110011011001111111100001000001
011000000000001101000111000011111011110100000000000000
000000001000000101000000001111111000110000000000000000
010000000000001111100010101101111000111000000000000000
000000000000000101000000000101011011111100000000000000
000100000000100101000111001001011011111000000000000000
000100000001010101000000000101011000111100000000000000
000000001110000000000111110011101101111011110111000000
000000100111000000000011110101111100110011110000000000
000000000000000000000111110011101101101011110110000000
000000000000001111000010111001011101111011110000000001
000000000000010000000000011111111101111111110101000010
000000100000000000000010010011011000110110100000100000
110010000000001000000000001000000001000010000000000000
100000000100001111000000000101001000000000000000000000

.logic_tile 12 9
000010000000000000000111011111001001101001010000000010
000000000001000000000111100011111110101000010000000000
011000000000000111000000011000001000010100000000000000
000000001010000000000011100011011100010000100000000000
110000100000100001100110000000000001000000000100000000
110001000110000000100100000111001010000000100000000000
000001100000000001100000001011111000001101000000000000
000010001000000000100000000011110000001000000000000000
000000000010000111100000000000000000000000000100000000
000000000000000101000000000111001010000000100000000010
000010000000001111000000000000001100000010000000000000
000000100000001001000010110000000000000000000000000000
000000000000000001000011100000000000000000000100000000
000000000000000000000110000111001011000000100000000000
010000000000100001100000000111111101101001010010000000
100000000000010000100000001111001000010100100000000000

.logic_tile 13 9
000000000000001101100110101000001000001100110000000000
000000000000000011000010110101001100110011000000010000
011000000001000101000000000101000000000010000000000000
000000000110000000100000000000000000000000000000000000
010000000000001101000010000101101010000100000110100000
110000000000001111100100000000001000101000010010000000
000010000001100101100111000000000001000010000000000000
000110100001011101000110110000001011000000000000000000
000001000001011000000000000000000000000010000000000000
000010100000000011000000001001000000000000000000000000
000000000000000000000000001101001001100000000000000000
000000000010000000000000000001011011000000000000000010
000000000111000001000000000001000000000001010100100000
000000000000100000000000000111001000000010010000000010
000000000000000000000000000001011010010100000100000000
000100000000000000000000000000011001100000010001100000

.logic_tile 14 9
000000000000000101100000000111101000001100111000000000
000000001010000011100000000000001000110011000010010000
011000000000000111100111100001101001001100111000000000
000001000000001011000011000000101001110011000010000000
110000000000110000000000000011101001001100111000000000
000000000000100111000000000000101000110011000010000000
000000000000000000000000000111101000001100111010000000
000000000000000000000000000000001000110011000000000000
000000100011000000000000000111001000001100111000000000
000001000000100000000011010000101101110011000000000000
000000000000001000000111000011101001001100111000000000
000001000000000011000100000000001000110011000010000000
000100000000000000000000011111101000001100110000000000
000010100110000000000011111111100000110011000010000000
000000100000010111100010010000000000000000000100000000
000000000000101111000011010101000000000010000001100000

.logic_tile 15 9
000000000000011000000111111101111110010110110000000000
000000000000000011000011110001101011100010110000000000
011000000000001111100000010000001100000000100100000000
000000000000000101000010011001001010000110101000100100
110000000000001000000110010101001100000001000000000000
100000000100001001000111111011101011000101000000000000
000001000000000001100110010101100001000000100110000000
000000000000000001000011100101101010000010110000000100
000000000000011001000010011000001011010100100100000000
000000100000100001100111101001001111000000100000000100
000000000000000000000111101001001100100000000000000000
000000000000000000000010001011011101000000000000000000
000000000000001000000000011111001010101001110100000100
000000000000010111000010000101101001111111110000000000
010010000000000000000010100101011101001111110000000000
000001001010000001000100000111111000001001010000000000

.logic_tile 16 9
000000000000000001100010100101101000010110000000000000
000000001110000000000000001011011100111111000000000000
011010000000000101000000010001111010010010100000000000
000000100000000111000010001111001001110011110000000000
110000000000000111100010100001001010000101000110000010
100000000101010101000000001111000000000110000000000000
000000001100000111100000000001111100000100000100000000
000000000000000111000000000101100000001110000000000001
000000000000001111000000001001101010000101000100000000
000000000000000101000011111011000000000110001010000000
000000000000111101100000000101011001001111110000000000
000000100100100011000010111001001111000110100000000000
000010000000000000000010011011111110010110110000000000
000000000000000000000111100001001011100010110000000000
010000000100011001100000010111100000000000100110000010
000000000000000111000011110101001100000010110000000001

.logic_tile 17 9
000100000000100000000011100101001000001100111000000000
000000001010000000000000000000100000110011000000010000
011011100000100000000000010111101000001100111000000000
000011000001000000000010110000000000110011000000000000
110000000000010000000000000000001001001100111010000000
100000000000000000000011110000001001110011000000000000
000000000000000001000000010101101000001100111000000000
000000000000000000000010010000000000110011000001000000
000010100111001000000011100011001000001100111010000000
000000000100101001000000000000100000110011000000000000
000000001110000000000110101000001000001100110000000000
000001000000010000000000001111000000110011000000000000
000001001101010000000000000101101000010100100100000001
000000000000000000000000000000111100001000000000000010
010000000000000001000000000111101101000100000100000100
000000000000000000100010010000001101001001010000000000

.logic_tile 18 9
000011100000000101100000000000000000000000000000000000
000010000000000111000000000000000000000000000000000000
011000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000001000111100000000000000000000000000100000010
110000000110100000100000000101000000000010000000100000
000100000000011000000111100000000000000000000000000000
000100000000100111000100000000000000000000000000000000
000000100111010000000000000000000000000000000000000000
000001001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000001010000000010000000011010000100000100000100
000010100000100000000100000000000000000000000000000000
010000000001000000000000000001011011011110100000000000
100000001110000000000000000001011001011101000000000000

.ramb_tile 19 9
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000100000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 9
000000000000000111100000011111011111000110100000000000
000000000100000000100011110101011100001111110000000000
011001000000010111100000001001101010101001010010000001
000000000000000111100011111111101000111001010000000000
010000000000010101000111101001100000000010000000000000
010000000000101101000100001101000000000000000000000000
000010100000000001000111100000011001000010000100000000
000000000100001101100000000000011010000000000000000000
000011001100100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000001000001010000000000000000000000000000000000000000
000010100000000001000000000000000000000000000000000000
000010000000000000000000000001101011100000000010000000
000000000000001111000000001101001000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000011110000000000000000000000000000

.logic_tile 21 9
000000101100001001000011101001011101000110100000000000
000001000000000101000110010001001010001111110000000000
011010100100011111000110010011101101000001000000000000
000000000100001111000011111011101011000001010000000000
000000000000001000000110100101101010010000110100000000
000000000000000111000010111001011110110000110000000000
000000001100011001000000001011101100111111110100000000
000000000000100111000011111011011111111110110000100000
000000001000000111100111010111111000010000100100000000
000000000000000111000011000000011110000000010000100000
000001000000000001100010010001001110011100000100000001
000000001010000011100010000111001010111100000000000000
000000100000001001100010011011011001010111100000000000
000001000000000001100010001001001110001011100000000000
010000000001011011100000011111001010011110100000000000
100000000000000011000011111111111001101110000000000000

.logic_tile 22 9
000000000000000001000111000000001000000100000111100010
000000000100001111100110110000010000000000000000100011
011000000000001101000111101001011011010111100000000000
000000000000001011100100001001001100000111010000000000
000000100001110101100010111111001111000110100000000000
000001000000000000000110000101011101001111110000000000
000000000000001111000010101101111001000110100000000000
000000000100011111100110000101001100001111110000000000
000000000000000001100110000001101101010000110100000000
000000000000000000000000001001001111110000110000100000
000001000001010111000011101101011110011100000100000000
000000100000100111000110001111011101111100000000000000
000000000000000000000000001001011011101001010000000000
000000101010001001000010000011011110110110100000000110
010000000000100001100011111101011010001001010100000000
100000000001010000100110101011111011010110100001000000

.logic_tile 23 9
000000000010001111100000000011111110000001000000000000
000000000000001111000010101101111000000010100001000000
011000000000001111000011100000000000000000100100000000
000000000100011111000000000000001100000000000000000000
110000000000000000000110000111011010000100000000000000
010000000000000000000000000001111100001100000001000000
000000000000000001000000001111011110000110100000000000
000000000000000000000010110001011000001111110000000000
000000000000001111000000011111001110100000000000000000
000000001100000011100011000101101111000000000000000000
000000000000000001000110111011111111100000000000000000
000000001000010111100010101011101110000000000000000000
000000000000000001100110111001111100010111100000000000
000010000000000111000010100011101001001011100000000000
010000000000001101100010110001100000000000000100000000
100000000000000101000011010000000000000001000001000000

.logic_tile 24 9
000000000000100000000110000101000000000000001000000000
000000000110000000000000000000100000000000000000001000
011000000000001000000000000000000001000000001000000000
000000000010000001000000000000001010000000000000000000
110000000001000000000000000111001000001100111100000000
110000000000100000000011110000100000110011000000000000
000000000000001000000000000000001000001100111100000000
000000000000000111000000000000001001110011000001000000
000000000000000000000000000000001001001100111110000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000111101000001100111110000000
000000000000000000000000000000000000110011000000000000
000000000000000000000111010111101000001100111100000000
000000000000000000000010000000100000110011000000000010
010011000000000001100110010111101000001100111100000000
100010100000000000000010000000100000110011000000000000

.ipcon_tile 25 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000010000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000001001110000000000000000000000000110000110000001000
000010100000000000000000000000000000110000110000000000

.dsp0_tile 0 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 10
000000000000000000000111100000000000000000000000000000
000000000000000001000100000000000000000000000000000000
011010000000000001000000010101000000000001010100000000
000001000000000000100011110101001001000010010000100000
010100000000000001000010000000000000000000000000000000
110000000000000111100000000000000000000000000000000000
000010000000010000000000000000011001010000100100100000
000000001010000000000000001001011000010100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001100000000000000000000000000000000000000000
000000001111110000000000000000000000000000000000000000
000000000000100000000000000111001000001001000100000000
000000000000010000000010010001110000001010000000100000
000100000001000000000000000000000000000000000000000000
000000001010100000000000000000000000000000000000000000

.logic_tile 4 10
000000000000001001100000000000000000000000100100000000
000000000000001001000000000000001000000000000000000000
011010100000001000000000010001100001000010000000000000
000001000000001001000010010000101010000000010000000000
000000000000000101000000000000000001000000100100000000
000001000000000000000000000000001000000000000000000000
000000000001011000010000010000001110000100000100000000
000000000000101111000011010000010000000000000000000100
000000000000001000000000001000000000000000000100000101
000000000000000101000000001011000000000010000000000000
000000000000010001000110011011001010111111100000000000
000000000100000000000010101011001000111111110000000000
000000001101010000000110101000000000000000000100000000
000000000000000000000000001111000000000010000010000000
000010100000000000000110101001011001110011000000000000
000001000000000000000000000011001011000000000000000000

.logic_tile 5 10
000000000000001000000111100001111111100010000000000000
000000000000000101000010101001101011001000100000000000
011000000000001000000010111111011110001001000010000000
000000001010000101000010100101001111000101000000000001
000000000000001000000110111000001010000000000010000010
000000000000001111000010101011011000000010000011100001
000100000001001101100111000101011100001001000000000001
000000000000100111000100000101100000000101000000000000
000000001110000001000111000011101100000000000010000000
000000000000000000000000000000010000001000000010000100
000010100000001111100000011000000000000000000110000111
000001000000000001000010011111000000000010000011100001
000010000000000101100000011001000001000001010000000000
000000000000000000000010000001101100000010010000000010
010000000000000001100000010001111100001001000000000001
110000000000000001000010110011100000000101000000000000

.ramt_tile 6 10
000000000001000111000000010111111110000000
000000000100100111100011000000010000000000
011000100001010000000000000111111100000000
000010100000100000000010010000110000000000
010000000000000000000000001011111110000000
010000000000000000000011100101010000010000
000010100000000001000010000101111100000001
000001000110000000000100000011110000000000
000000000000000001000111100001011110000000
000000000000000000000100000111010000010000
000001100000000111000010010001011100000000
000000000001011001000011011011010000000000
000000000010100001000000001101011110000000
000000000001010000100000001001110000000000
110001000000000001000010011111111100000001
010010000100000001000011011011010000000000

.logic_tile 7 10
000000000000100000000000000111101010010100000010000010
000000000000010000000000001011001010010000100010000000
011000000000000101100011110000011000000100000100000000
000000000000000111000010000000000000000000000000000000
000000100000101001100000000000011000000100000110000000
000001000000010101000000000000010000000000000001000000
000000000000011000000000011011011101000000010000000000
000000001010110001000010100001101010000010110010000001
000000000000000001100000010000000000000000000110000000
000000000000000000100011101111000000000010000000000000
000000000001000000000000000011011100000001110000000000
000010000000101111000010001111101100000000100010000101
000000000001010000000010011000000000000000000100000000
000000000000010000000010101011000000000010000000000000
000011000001000000000000001001101101000000100000000010
000000000010101111000000000111111011101000010010000000

.logic_tile 8 10
000000000110000111100000000000000000000000100100000000
000000000000010000000000000000001110000000000001000000
011000100001000111100000000000000001000000100100000000
000001000010000000100000000000001000000000000000000000
000000001100000001100000010101000000000000000100000000
000010100000000000000011110000100000000001000000000000
000001000001100000000000000000000000000000000100000000
000000000000000000000000001111000000000010000000000000
000001000100000111100111000000001100000100000100000000
000010100000000000100100000000010000000000000000000000
000000000000000000000000000111101010010000100000000000
000010000001010000000000000011101110101000000010000001
000000000000000111000111110001000000000000000100000000
000000000000010111100011000000000000000001000000000000
000100000000101000000111100111101111010100000000000000
000000000001000001000100000011111110100000010010000000

.logic_tile 9 10
000000000000000000000011100000000000000000000000000000
000000001110000000000000000000000000000000000000000000
011000000001000101000000010000000000000000000000000000
000000000010000000100011110000000000000000000000000000
110100000010000000000010100000000000000000000000000000
010000000000010000000111100000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000101000000100000000000010000000000000000000000000000
000000100011010000000011110000000000000000000000000000
000000000000000000000000000111001011101001010000000000
000000000000000000000000001101011000111001010001000000
000000001100000111000000001000001001010000100000000000
000000000000000000000000001111011001010100000000100000
010000100000100000000111100000000001000000100100000000
000000000000000000000100000000001011000000000000000000

.logic_tile 10 10
000010101010000000000111000000001000010000000000000000
000000000000000000000011100111011101000000000000000000
011000001010000101000111000101000001000010000010000000
000010000000000000000100001111101011000011010000000000
000000000010000111100010000011011000000000000010000000
000000101110000000100110000000110000000001000000100000
000000001100000000000000010011001011000110100010000000
000000000000000000000010000000011100001000000000000001
000001000001001000000010111001100000000000000010000000
000000000000100101000111011011101001000000010010000001
000000000000000011110000000000000000000000000000000000
000010100000000000100011110000000000000000000000000000
000000000001000111000000000001101011101111010100000000
000001001100100000100011110101011111011111000000000100
000000000000000101100011110101011111000010100001000000
000000000000000000000011110000101111001001000000000010

.logic_tile 11 10
000100000110100101000111101111011100101011110101000000
000000000000001001000011100111001100111011110000000000
011000000000000000000011110001111100000110100000000000
000001000000000000000010000000111101000000010000000000
000000000000001000000000011001101100000110000000000001
000000000000000101000011110101110000001010000010000000
000000000000001001000010101001001111111111010110000000
000001000000001101100011100101111111111111000000000000
000000000000000001000111001101001001110011110110000000
000001000000000111100000001101011100100011110000000000
000000001000000001000111111001001100111110110101000000
000001000001001111000111011011001000110110110000000000
000010101010001111000110000101111110001111000100000000
000000000000001011100100000111100000001011000000000000
000110100000010111000000000011111010110111110100000000
000000001010001001100010001101011100101001010000000101

.logic_tile 12 10
000000000000010001000010010111001111101001010010000001
000000100000001001100111011111011010010001110000000010
011010100000001000000011100101111100000010000000000000
000000000000000111000100001001110000000111000010100000
000011100000100101100011111111111100111110110110000000
000010000001010001000010001111101101110110110000000000
000000000000000111100111100111111000101111010100000000
000000001000000000000011110101001000111111100001000000
000000000000000111100110010111011000101001010011000000
000000001100001011100110011111011010011101000010000000
000000000000000111000000011011011100111110110110000000
000000000000000001000011101101001101110110110010000000
000000000000001000000010010001001010000010000001000000
000000000011011011000111110001110000001011000000000100
000001100000000111000010000101001001101111010101000001
000011100000001001000111100011111110011111000000000000

.logic_tile 13 10
000001000001010000000110101101011110000000000100000100
000010000000000000000000000001000000000010000000000000
011000001110101000000000001001111110000000000100000000
000001000011000011000000000111010000000001000000000000
010000000000000001000111001111111100000000000100000000
110000000000100101000111100001000000000010000000000000
000000000000000000000000001001101100000000000100100000
000000000000000111000000000111000000000001000000000000
000000000111000000000000000101001000010000100000000000
000000001000100001000010000000111111101000000000000000
000000000001010001000000001101011000000100000100000000
000000000000100000000000000111000000000000000000100000
000000000000000000000011101101111110000000000100000000
000000000001000000000100000001000000000010000000000000
000010000001000000000010001011011000000100000100000000
000000001000000011000000000111100000000000000000000001

.logic_tile 14 10
000000000000000000000111010101101100001001000110000101
000000000000001111000111001011000000001010000000000000
011000000000001000000111000001000000000000010000000000
000000000000101001000111110111001001000001110000000000
010001000000000011000011101101101111110100010000000001
110000001100001101000000000101101100110100100000000000
000000000000101111100000001001011100001111010000000000
000000000011000111100011001001111111001101000000000000
000010100000000001000000001111000000000000010000000000
000001100011010000000011100101001010000010110000000000
000000101111001000000111000001100001000000010101000000
000000000000000011000010000011101110000001110000000010
000000100000111001100000000011011100010100000110000000
000000000000110011000010110000011110100000010000000000
000001000110001000000000000011111000111000110000000000
000010100000000001000000000101001110101000010010000010

.logic_tile 15 10
000001000110000000000000010011100000000000000110000010
000110000110000000000010100000000000000001000000000010
011001000000001000000110100011011000001101000000000100
000000000000001001000000000101000000000100000000000000
110000000000010000000000000101001101101001010000000001
100000001010101011000010010011101111101110000000000000
000011100000000000000000010000011100000100000100000001
000000000000000101000011100000010000000000001000000100
000000000110100101100111100101111100010000000000000010
000010000000001001100000000000011100101001000000000000
000011001100100101100111111000000000000000000110000001
000010100001010000000110001001000000000010000000000000
000000000000000000000000001101101100101001110000000001
000000000000000000000000000001111100101111110000000010
010010000001110000000111100001000000000000000100000101
000000000000110000000000000000100000000001000000000000

.logic_tile 16 10
000000000001010000000000011000000000000000000110000000
000000000000100101000011111011000000000010000000000001
011000000000000000000000001000011010010000000000000100
000000000100000011000011000101001110010110000000000000
110010000000000001000000001000001110000000100000000000
100001001100000011000000001001001010010100100001000000
000000100000001111100000000000000000000000100100000000
000001000010001011000000000000001010000000000000000100
000010100000000001000000010111100001000000100000000000
000001000000000000000011000000101110000000000000100000
000001000100000000000010010001101101111000000010000000
000010100000000000000110000111011010110110100000100010
000010100000001000000000010111001110110100010010000000
000001000000001011000011011001101101111000010000000010
010000000000000001000000001001000000000001100100000010
000000000000000000000010001011001100000010100000100000

.logic_tile 17 10
000010001011000000000000000000001100000100000110000001
000001000000100000000000000000010000000000000000000000
011000000000001000000000010000011110000100000100000001
000000000000000001000010000000010000000000000000000000
110110000000000000000000000000000000000000000000000000
010001000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000100000100111000010010011000000000000000100000000
000001000000010000100011100000000000000001000000000100
000000000000100000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001000000000000010000000
010000000000000000000110000001100000000000000100000100
100000000000000000000000000000100000000001000000000000

.logic_tile 18 10
000000000001000000000000010000000000000000100100000001
000000000000001111000011000000001000000000000000000000
011001000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
010000100001010000000000000000000000000000000000000000
010001000100100000000000000000000000000000000000000000
000000000000000000000000000000000001000000100110000000
000000000000100000000011110000001011000000000000000000
000000000000010000000000000000011000000100000100000001
000000000000100000000000000000000000000000000000000000
000010101110000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010010000000000000000000000000000000000000000000000000
100000000100000000000000000000000000000000000000000000

.ramt_tile 19 10
000000000000010000000000000000000000000000
000000000100000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100110000000000000000000000000000000
000001000000000000000000000000000000000000

.logic_tile 20 10
000000000000000011100000000001000001000000000100100000
000000001010000000100000000000001011000000010000000000
011000000000000000000011100111001100101001010010000001
000000001000000000000111111101101000111001010000100000
000010100000100000000000000000000000000000000000000000
000000000001000000000010100000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000100000000100000000000000000000000000000000
000001000100001000000000000000011000000100000110000010
000000000000000001000010000000010000000000000011000001
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000001100100000000011101111100000000000010100000000
000000000000000000000000001001101101000000000000100000
010010000000000000000010010000011110000100000110000010
100000000000000000000011000000010000000000000010000001

.logic_tile 21 10
000000000001010111000010010001011100000000000000000100
000000000000100001100011010000101001100000000001000000
011010100000001000000111100000000000000000000000000000
000000000000000101000100000000000000000000000000000000
110000000110000000000011101001011010010111100000000000
110000000000000111000100000101011100001011100000000000
000000000000000011100000000000011000000100000100000000
000000000000000000100010000000000000000000000000000000
000001001011000000000110000011001010010111100000000000
000000100000101001000000001101101100000111010000000000
000010100000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000010100000000000000010001001011000111000110000000001
000000000000000000000000000111111000110000110011000100
010000000000000111000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 22 10
000000000000010000000111111111011001000111010000000010
000000000010000000000011110111001111010111100000000000
011000000000001111100000000111011110101001010000000001
000000000000001011000010110011111010110110100000000000
010000000000000101000111110101101001001011100000000000
110000000100011001100111100011011000101011010000000000
000000100001101111000000000001111010010111100000000000
000001000000000001100000001101001111001011100000000000
000010000000000011100010000000000000000000000100000000
000010001010001111100000000101000000000010000000000000
000000000000000111000110101111000000000001010000000000
000000000110000111000000000111001101000001000000000000
000000000000000101000111010111011101010111100000000000
000000000000010111000011011001001100000111010000000100
000000000001001101100111101000011000000100000000000000
000000000000000101000000001011011101010100000000000000

.logic_tile 23 10
000000000000000000000111101011111101100000000000000000
000000000000000000000100001011011100000000000000000000
011000000000100000000000000000001110000100000100000000
000000000011011111000011110000010000000000000000000000
010000000010001001100011101111011011100000000000000000
110000000000000111000000000101001001000000000000000000
000000100000000101000000000011001110100000000000000000
000001000000000101000000001111001101000000000010000000
000000000000111101000110100011000000000000000100000000
000000000100000101100000000000000000000001000000000000
000000000000001101100110111000000000000000000100000000
000000000000000101000010101111000000000010000000000000
000000000001001101100111011001001010110011110000000000
000000001010100001000110100001101010010010100000000000
000000000000000001000000010111100000000000000100000000
000000000110000000000011110000000000000001000000000000

.logic_tile 24 10
000000000000001001100000000000001000001100111100000000
000000000000000001000000000000001000110011000001010000
011001000000000000000000000000001000001100111100000000
000000100000000000000000000000001000110011000001000000
110000000000000000000110000000001000001100111100000000
110000000000000000000000000000001101110011000001000000
000000000000001000000110000101001000001100111100000000
000000000000000001000000000000100000110011000001000000
000000000000000000000000010101101000001100111100000000
000000000000000000000010000000000000110011000000000001
000000100000000000000000010111101000001100111100000001
000000000000100000000010000000000000110011000000000000
000000000000000000000010100000001001001100111100000000
000000000000000000000100000000001101110011000000000100
010000000000000001100000000101101000001100111100000000
100000000010000000000000000000100000110011000000000000

.dsp0_tile 25 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000001000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000100000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 11
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000100000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
010000100000000000000111100000000000000000000000000000
110001000000000000000100000000000000000000000000000000
000000000000000000000000000111100000000000000100000000
000000000000001111000000000000000000000001000000000001
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000001000000000000000000000001000000100100000000
000000001010100000000000000000001010000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000001100000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 3 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000110000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110010100000000011110000000000011010000100000100000000
110001001100000000100000000000010000000000000010000000

.logic_tile 4 11
000000000001000011100010101001001011100010000000000000
000000000000101101000000001001001010000100010000000000
011000000001000011100110111101101011100010000000000000
000000001010101101000010010101101101001000100000000000
000000000000000011100110000000000000000000000110000010
000010000000000001100110000111000000000010000011000001
000000100000000111000110001101001110100010000000000000
000001000100000001100110100001111011000100010000000000
000100000001001001100110000101111111000100000000000011
000100000000100001000000000000111100000000000010000101
000000000000000000000110110000001100010110100000000000
000000000000000001000011000011001101000110100000000000
000000000000000101000110101001011000000010000000000000
000000000000000111000000000001111000000000000000000000
110000000000000001100010010111111100010000100000000000
110000000000000000000110000000111110101000000000100010

.logic_tile 5 11
000000000000000000000111000111111010010000000010000001
000000000000000000000011100000001001100001010000000000
011000100000001000000000000111111000000001010010000000
000001001000000101000000001011001011000001100001000000
000001000010010000000000011101011101010000100010000000
000000000000000000000010100001111100101000000000100000
000000000000000000000000011000000001000000000000000001
000000001010000101000010001111001010000010000000000000
000000000010100101000011101101101011000000100000000000
000000000001001101000000000001111111101000010000000100
000000000000000000000010000001111100010000100010000000
000010101110000101000110011101011100010100000000000000
000000000001000000000000010111000000000000000101000000
000000000110100000000011110000100000000001000000000000
000000000000000101000110110000001101000100000000000000
000000000000001101000011101001001010010100100001000000

.ramb_tile 6 11
000001000000000000000000000101111010000000
000010110000000000000010010000010000000000
011010000000001011000110110101011000100000
000000001010001111000011100000010000000000
010010000000001101100111101111111010000000
010000000000100101100000001101010000000000
000000000110011000000011111011111000000001
000000000000101011000011101001010000000000
000100000001011000000000000111011010000000
000100001000101111000000001111110000000000
000010001010001000000110010011011000000000
000001000000000011000110010101010000000000
000000000000000000000110011001111010000000
000000000000000000000111111011010000000000
010010100000000000000000001101011000000000
010001001100100001000000001011110000000000

.logic_tile 7 11
000010000000001001100000011101101101001001000000000000
000000000000000101100010101011101110001010000000100000
011001000000001101100011110111111110000001010000000000
000000100000100101000010011101101100000001100000000000
110001001100000101000110010001100000000010000110000000
010000100000000000000110010111100000000000000000000110
000000000000101011100000000101001101001101000000000000
000010100000011001100010100011001100001000000000000000
000000000000000111100000000011101100000000100000000000
000000100010101101100011111101001001010100100000000000
000000001010010111100000000111111000000100000000000100
000000000000100000100010110001001100010100100000000000
000000000000000001000000001011011010010000100000000000
000001001000100000000000000111001000101000000000000000
010000000000000111100111100111111001010000100000000001
110001000000000000100100000011011000010100000000000000

.logic_tile 8 11
000000000000001000000010111111011110000000010000000000
000000000000001101000011001011001011000001110011000000
011000100000000000000000000011101101000011110000000000
000000000010000000000010101011011100010011110001000000
110000001110000000000011001011001001010000000000000010
110000100000000101000010111111011101101001000000100000
000010100000000111000000010001000000000000000100000001
000000000000000001100011100000000000000001000000000000
000000100000100001000110111101001110101001010000000000
000000000001000111100011110111111101111001010000000010
000000000000001101100000001011011100010000000000000000
000000000000001011000010010111011010100001010000000001
000000000000000000000010000101111111010111100000000000
000000000000001111000011111001011010001011100000000100
010000000000010101100111011011111001010000100000000000
100001000000001001000111010111111011101000000000000001

.logic_tile 9 11
000000000000000111000000000101011000010100100010000000
000000000000001111100000001011101110010110100000000000
011010000010001011100111000000000001000000100110100000
000000000010010001100000000000001100000000000000000010
000001001000100000000000011001111110001000000000000000
000000100001010000000010110101101000000000000000000000
000000000000000001100010100001100000000000100010000000
000000000000000111000000000000001111000000000000100000
000010100000000000000000001000001111000000000010000000
000000001100000000000010000011011111010100100010000000
000000000000000001000000010011100000000000100000000000
000000000000001111000010000000101000000000000010000110
000000000000000001000000001101101111000100000000000000
000000001010000000100011010111011011000000000000000000
010101001010001111000110001001011011100000000100000001
000010000000000001100000000111001001000000000000000000

.logic_tile 10 11
000000000000000111100111101101011001010000000001000000
000000000000000000000010010001101011110100000000000000
011000001011001101100111010000011100000100000100000000
000000000000010101000110000000000000000000000001000000
010001000000000000000000010000000001000000100100000100
010010100000000111000011110000001101000000000000000000
000000000000110000000111000000000000000000100110000000
000010100110010111000000000000001000000000000010000000
000000100000000000000000000101011011000100000000000010
000001000100000000000000000000001111101000010000000000
000000001000001000000000011001100001000000010100100000
000010100000100001000011011001101110000001110000000000
000001000000100001000000000001000001000001010000000000
000000000000000000000000000111101111000010010000100000
000000000000100000000011100000001110000010000000000010
000000000000010111000000000000000000000000000000000000

.logic_tile 11 11
000000000000001011100010000111111011100001010000000000
000000100100000001000100001101111101010000000000000000
011000000000101001100011110001001111111101010010000000
000000000000011101000011010101001101111101110000000010
000000000001000011100010101000011001010010100000000100
000000000000100111100100001111011001000010000010000000
000000100000000000000000011111101010000001000000000000
000001000001010111000011010011001001000010100000000000
000010000000101001100000001111111111101000010000000000
000000101011010011100000001011011001001000000000100000
000000001000100001000111010011001010001011100000000000
000000001101000000000011100011011111010111100000000000
000000000000000011000000000001011010000110000100000000
000000000000000000100011100000000000001000000000000000
000000001011010011100011010001100001000010100000100000
000010100001010101100010000000001000000001000000000010

.logic_tile 12 11
000000001110100101100000010011101100010010100000000000
000001001110001101100011010011111110110011110000000000
011000000110000011100110000001001110000000000110100011
000001000000001101000000000000010000001000000001100001
000000000000001001000110100000011110010110100100000000
000000000000000001000000001101001010010000000000000000
000000000001010000000010100000000000000010100010000000
000000001000000000000110000001001010000010000000000100
000000001000100101000010101001111010001101000000000000
000010100001001111100100000001110000001000000000000000
000000000000000000000010000011111010010110100010000000
000000001010100101010000000000011101000000010010000000
000000000001010001100011100001101101000110100000000000
000000000101001001100100000000101110000000010000000000
000000000000000001000000000000001001000010100100000000
000000000000001111000000000111011000000110100000000000

.logic_tile 13 11
000010000110101000000111110111101100001101000000000000
000000000110011011000010101001010000000100000000000000
011000001011000011100011110001000001000001110100100000
000010100001110000100111000101001000000000100000000000
010000000000001111000010000111101101101001010010000001
110000000000000001000000000111001111011101000000100000
000000100000000111000000011000001100010100000000000100
000000000000000000000010100111011001010000100000000000
000000000110000101100010011111111011110001110000000000
000000001011000000000011101001011101110111110000000010
000001000111000000000000000001000001000000010100100000
000010100000000000000010011111001111000010110010100000
000000000000000101000010000111100000000001110000000000
000010000000010000100010011111001010000000100000000000
000000100000000000000010111001011010000110000000000000
000001000010001101000110001001100000001010000000000000

.logic_tile 14 11
000000000000000000000111000101000001000010000000000010
000000000110001011000100001111001111000011010000000000
011001000000000011100000000001001010010000100100000001
000010100000000000100011100000011011101000000000000000
110001000000000111000010111000000001000010100000000000
100010100000001001000010100111001101000010000001100000
000000001110000000000110111001101101111111000000000000
000000001111010000000010000011101110111111010001000001
000000000100000001000000000001101001101001010000000000
000000100100001001000000000101011011011101000010100001
000000000000000111100011011001111011011110100000000000
000000000001010000100110101111111101101110000000000000
000000000000000111100111100011011000101101010000000000
000000000000000000100100000101001110011100000000100000
010000000000011001100111001000000000000000000100000001
000000000000100101000111101101000000000010000000000000

.logic_tile 15 11
000100000000001000000000000000011010000100000100000000
000000001000000111000000000000010000000000000000100000
011010000000100011100111000001111011000110100000000000
000000000000010000100111110111111101001111110000000000
110001000001000111000111000011101110000110100001000000
100011000000100000000100000101101000001111110000000000
000000000000000111000011111111111101110110110000000000
000000000000000000000111100001011110010001110000000000
000010000000000000000110001011101110000110100000000000
000010000000010011000011000011101101001111110000000000
000000000000000000000011110111101111111110110000100100
000000001000000001000011101011101001111101010000000000
000000000000000011000000001111101111010111100000000000
000000000000000101100000000101101111000111010000000000
010001000100001111000011101011001010010111100001000000
000000101010000111100010011011011110001011100000000000

.logic_tile 16 11
000000000000000000000011111111101000010111100000000000
000000000000001101000010000111011000001011100000000000
011001000000000001100111001000011100000000100000000000
000000100000000000000100000001001001010100100000000000
000000000000111101100011111011011100011110100000000000
000000001010010111000011100101011110011101000000000000
000011000000000111000000000001000000000010000010000000
000010101010000001100000000111100000000011000000100000
000000000000000011000000000101001010111111010010000001
000000101101000000000011101111011010011111100000000000
000000000000011000000110000111100001000010100100000000
000000000000001111000010000000101010000000010000000000
000010001010011001000011101001111100101001010000000001
000001000000100001100000000011111011100010110010000000
000000000000000001000011001011011100000110000000000000
000000000100000111100000000001110000000101000000000000

.logic_tile 17 11
000000000110000000000000000000000000000000000000000000
000010001100000000000011100000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000100000000000000000000000000000000000000000000000
010001000000100000000000000000000000000000000000000000
000000001110100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000010000000000001000000000000000000100000001
000000001010100000000000000011000000000010000000000000
000000000000001000000000000000000000000000000000000000
000000100000000101000000000000000000000000000000000000
000001001010011000000000000000000000000000000000000000
000000101010001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000111000000000010000010000000

.logic_tile 18 11
000000000001011111000000001000000000000000000110000000
000000001111110001000011100101001010000000100000100000
011000000000001111100000000001000001001100110000000000
000000000110001111000000000000001000110011000000000000
010001000000000001100000000000000000000000000000000000
010010100000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000001000000000000000000000001011100000010000010000000
000000100000000000000000000000000000000000000010000001
000010100001010001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000011010000000000000001111010000000000100000000
100010000000010000000000000000000000001000000000100000

.ramb_tile 19 11
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000010000101000000000000000000000000000000
000000001110100000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 11
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
011000000001010000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000100000000000000000111000000000000000000000000000000
000000000000000111000100000000000000000000000000000000
000000000000000000000000011111011011101001010010000000
000000000001010000000011011011101011110110100000000101
000000100001000000000000010000000000000000000000000000
000101000000000000000011000000000000000000000000000000
000000000000010000000000010111100000000000000100000000
000000000000000000000011100000100000000001000010000000
010000000000000000000000000000000000000000000000000000
100000000000000000000011110000000000000000000000000000

.logic_tile 21 11
000000000000001000000011101001100000000001000000000000
000000000000000111000011101101000000000000000000100000
011000000000000111100000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
010000100000010001000011100111111100001000000000100000
010001000000000000000100000101101000101000000000000000
000000000000000000000111000000011110000100000100000000
000000001010000101000100000000000000000000000010000100
000000000000000000000000011111001000000110100000000000
000000001110000111000010101001011010001111110000000010
000011000000100001100000001011001100000001000000000000
000001000000000000000000000101100000000110000000000000
000010100000001000000000010111001111010111100000000000
000000001100001011000011101101011011000111010000000000
000000000000000101000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 22 11
000000000100110000000000000000000000000000000000000000
000000000110100000000000000000000000000000000000000000
011000000000000000000011100101100001000010000000000000
000000000000000000000100000000001011000000000000000101
110000000000000000000000010000000000000000000100000000
110000000000000000000011100011000000000010000000000000
000100100000000011100000000000000000000000000000000000
000001000000000000100011100000000000000000000000000000
000010100010000000000000000000000000000000000000000000
000001000001000111000000000000000000000000000000000000
000000000001001000000110011000000000000000000100000000
000000000000101011000010101111000000000010000000000100
000000000000000011100111101000011100000100000000000000
000000000001010000100100001011011110010100000000000000
010000001111010000000010101111111100010111100000000000
100000000000000000000111101001101011000111010000000000

.logic_tile 23 11
000000000000000101100000011111000000000001000000100000
000000000110000000000010001101100000000000000000000000
011000100000001111100010111001101010001100000000000000
000001000000000111100111110111000000000100000000000000
110000000000000111100000000001101011010000100000000000
110000000000000000000010100000111001000000010000000000
000000000000000001000111100001011010000100000000000000
000000000000000000100000000000100000001001000001000000
000000000000001000000110100001000000000000000100000000
000000001100000101000000000000000000000001000000000000
000001000000000000000000000111001100100000000000000000
000000001010000000000000001111001101000000000000000000
000000000000000101100010010000011000000100000100000000
000010000110000000000110100000000000000000000000000000
000000000001001000000110100101111110000000000000000000
000000000000100001000000000000110000001000000000100000

.logic_tile 24 11
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001100110011000010010000
011000000000000000000000000101001000001100111100000000
000000100000000000000000000000000000110011000001000000
010010000000000001100110110101001000001100111100000000
110001000000000000000010000000100000110011000000000000
000000000000001000000110000111001000001100111100000000
000001000000000001000000000000100000110011000001000000
000000000000011000000000000101101000001100111100000000
000000000000100001000000000000000000110011000000000100
000000000000000001100000010000001001001100111100000100
000000000000000000000010000000001100110011000000000000
000000000000000000000110000000001001001100111100000000
000000000000000000000000000000001101110011000000000000
010000000000000000000000000101101000001100111100000000
100000000000000000000000000000100000110011000000000000

.dsp1_tile 25 11
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000000100000000000000000000000110000110000001000
000000000001010000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 12
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 12
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
011000000000000000000000000111111100000110000000000000
000000000000000000000000000000010000000001000001000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000010011000001000011100100000000
000001001010000000100011101001001100000001000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000011100000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000110000000000000000000000000000000000000000000
000000000000010101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 12
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000001010000000000000000000000000000000000000000000
000000000000010101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000000000100
000000000001000000000000000000000000000000000000000000
000000000100100000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010010100000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 3 12
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
011000101110000000000011101000011010000010100000000000
000001000000000000000000001111001110000110000001000000
010000000010000000000000000000000000000000000000000000
010000000110000000000000000000000000000000000000000000
000000000000010111000111101111000001000001010100100000
000000000000001001100000000101101101000001100000000000
000000000100000011100000001011111110001000000100000000
000000000000000000000000001101100000001110000000100000
000000000000000000000010000000000001000000000000000111
000000000000000000000010000011001001000010000000100000
000001000000000000000010000000000000000000000000000000
000000000000000001000011110000000000000000000000000000
000000000000001000000000000000011101000110100000000000
000000000110000111000011101111011111000000100000000000

.logic_tile 4 12
000000000001001101100011100001100000000000000100000000
000001001010000111100010100000100000000001000000000000
011000101111010101100110001001001100001001000000000000
000001001100000111000100001111000000001000000000000000
000000001111011000010011100111101111110010110000000000
000000000000001001000000001101011101100001110000000000
000000000001010000000000010011011000101000010000000000
000000000000000101000011101001101111101001000000000000
000000000000000000000000010000001010000100000100000000
000000000000001111000010000000000000000000000000000000
000010100000000000000000011111101001000000100000000100
000000000000000000000011000101111011101000010000000000
000000000000000001100000010001101110000110000001000000
000000000000000011000011000000001110000001000000000000
000000000001000000000110000000000000000000100101000000
000000000000100001000010000000001000000000000000000000

.logic_tile 5 12
000100000000000111100110110000000000000000000100000000
000000000000000111000111111001000000000010000010000000
011000000000010000000000011001111100000001000000000100
000000000000111111000010001011100000000000000000000001
000000000000000000000111101000000000000010000000000000
000001000000010000000100000001000000000000000001000000
000000000000001111000000010001011011111110010000000000
000000000100000001000011101011001011101101000000000000
000100000001000000000111101000001110000100000000000000
000100000000100000000000001011001011000000000000000000
000000000000000000000111000111100000000000000100000000
000000100000000001000111110000000000000001000010000000
000000000000010111000110000001011010000011000000000000
000000000000010001100000000111000000000001000000000000
000000000000000001000000000111000001000010110100000100
000000000000001111000000001001101110000011110000000000

.ramt_tile 6 12
000000001000000000000000000101011010000000
000000000010000000000000000000110000000000
011000000001100111000110110011011000000000
000010100000110000000111010000110000000000
110001000000000000000010011001111010000000
110000100001010000000011101011010000000000
000010100000000101100000010101111000100000
000000000000001001100011010011010000000000
000000000000000001000010000001111010000000
000010000000100111100011110111110000000000
000010100000000000000000001011011000000000
000000001010000001000010000101010000000000
000000000000000001000111000111111010000000
000000000000000000000100001101010000000000
110001000000000001000000000111111000000000
010000000000000111100000001011010000000000

.logic_tile 7 12
000110000000000011100010111101011001010000100000000000
000001000000000000000010101001101011010100000011000000
011001001001000011000000010111000001000000010110000010
000010000000100000000011100101001010000010110000100001
110100000000000101000000000000011010010000100110000011
110000000101010001000010010111011100010100000001000000
000000100000100001000111001000001110010000000110000011
000000000000000101000110101111001001010010100001000000
000000001000000000000000000001000000000001010100000000
000000000010000011000000000101001110000001100010000101
000001000000010000000110010011101001000100000000000100
000000000000001001000010011111011110010100100000000000
000000100110000111000111111011100000000001010110000000
000000000000001111000011100101101110000010010001000010
000000000010000000000000011011111100010100000000000000
000000000111000111000010110111011110010000100000000000

.logic_tile 8 12
000000000001100000000110100111101001000010000001000000
000000000001010000000000000011011001010110100000000000
011001100000100001100000010111001100000000000000000000
000011101010010011100011110000010000001000000000000000
010000001000100001100111100101101110000110000010000100
110000000001001111000110010000110000001000000000100000
000000000000000000000000000000000001000010000000000010
000000000000000000000010101111001011000000000001000000
000000000000001001000000000101001101000000010010000100
000000000000001011100011101111101111000001110000000000
000001001000010111000000000111101111000000100000000000
000000000001110000100000000011011100101000010010000000
000000000001001011100011101111111000111111110110000000
000000000000000101000110100001101010111001010001000000
010000000001010111100111100000000000000000100000000000
000000000000000101000110010111001010000010100010100000

.logic_tile 9 12
000010001010000111100000000000011100000100000001000000
000010000000000111100010100111000000000110000000000000
011000000000000111100010011000000000000000100000000001
000000000000010000000110001111001011000010100000000010
000000001010000000000000001001011001001011010000000000
000001000000110000000010110111001001001011100000000000
000000000000000000000011101111101100000010000000000000
000000000110000000000000000001111101000000000000000000
000000000000001000000111110000001110000010000000000001
000010000000001011000111100000000000000000000000000000
000001000000000111000000000001001100000100100000000000
000010000000000000100011100000001110000000000010000000
000000000000000001100000011111011000111111110100000000
000000000000010001000010001011111001110111110010000000
010000100000000001000111000101101101110010110000000000
000000001010000001000110000111101110100001110010000000

.logic_tile 10 12
000010100010000001100000000000000001000010000000000000
000001000000000000000000000000001100000000000000000000
011000100001000000000110100000011010000000100110000001
000000000000000000000100000001011110010000100000000010
010001000001010111100011001000000000000010000000000000
110000000000100000000000000101000000000000000000000000
000000000001000011100111001111011110000111110000000010
000000000010000000000000001011001111010111110000000000
000000000110000000000000000000011000000010000000000000
000000000000000000000000000000010000000000000000000000
000000100000100001000011100101000000000010000000000000
000000000110010111100000000000000000000000000000000100
000010000000001001000000000011100000000010000000000000
000001100100001111000011110000000000000000000000000000
010000101011001001100000000000000001000010000000000000
000001000000101011100000000000001110000000000000000000

.logic_tile 11 12
000000000000001001000000011001001111100011110000000000
000000000000000001100010000111001100101001010000000000
011010001000001111000000000001011001010110100100000000
000000000101000001000000000000001011001001010000000000
000000000000000000000000011001011100101011010000000000
000000100100101101000011110011011111001011010000000000
000000001000000111000000010000000001000000100010000000
000000000000000000000011101101001110000000000010000001
000000000000000000000010011101001111010010100000000000
000000000001011011000111100111001010010100100000000000
000001000000001001100111001111001001101100000000000000
000010000100100011000100000001111101110100000000000000
000000000110001000000010001011101110001111000100000000
000000000000001011000110001111010000001110000000000000
000000000000101011100011110011001101111111010100000000
000001000111000111100011101011101111111111110000100000

.logic_tile 12 12
000010000000000111100000001011101110000000000000000001
000000000000000000000010111011100000000100000000000000
011000000000000000000010110000011110000110100000000001
000010000100001001000110101101011000000100000011000000
010000001101000000000011100011100000000000010100000001
110000000000100000000010010011001001000001110000000000
000110000000000000000000010000001101010000000100000000
000000000000100101000011111011001111010010100001000000
000000000000000000000011110001000001000000000010000000
000000000000000011000011110000001111000000010010100001
000000000010101111100010001011011000001101000101000000
000000100000010001000010010101000000000100000000100000
000000001000000000000000000101111001010000000000000000
000010100000001001000000000000111100101001000000000000
000000100001010000000011111001101100000110000000000000
000011101001100000000110001001110000000101000000000000

.logic_tile 13 12
000010101000011101100110001111111010101111110000000000
000001000000000111000010010101111001001001010000000000
011000100000001101000000001101011110111111110110000000
000000000100000101100000000101101001111011110000000000
000000000000000000000111011111001101010110110000000000
000010100000101111000010000101011101010001110000000000
000000000000000001000000011000001100000000000000000000
000000001110001111000011100011010000000100000000000000
000001001101001111100010010001101011010000110000000000
000010000000000001000111100111001100110000010000000000
000010100001011001000000000111101101101011110010100000
000001000000100101100010111111101110111011110000000000
000001000000010111000000010101000000000010000000100001
000000101010101111100011000001100000000011000000000000
000000100000010001000011010001111100100001010001000000
000000000000100111000010010011011000110001110000000010

.logic_tile 14 12
000010000000010101000110001011100000000001010100000100
000001000000000000000010011101101001000001100000000000
011000000000001000000000001000001100010000000000000000
000000000000010111000000000111001110010110000000000000
110001100001010001000011100000001001010000100101000100
010001001110110000000100001001011110010100000000000000
000000000001100000000010110101011110001000000000000000
000000000010011101000111100111010000001101000000000000
000000000000001001100111010001001100000110000000000000
000000001110000011000011110111010000000001000000000000
000000000000010000000111000011101000010000000101100000
000000001100100001000100000000011100100001010010100000
000000000000011001000000001000011011010110000000000000
000000000000100111100000000001011111000010000000000000
000000000000011011100011100101001001010000000100000000
000000001000101111100100000000111010100001010000000010

.logic_tile 15 12
000010100000000011100111100001001110000110100000000000
000001000001010000100011001011001111001111110001000000
011001001010000001100000010000000001000000100100000011
000000100010000000000010100000001011000000000001000000
110001000000000011100000000000011000000110000000000000
100000100000000000000011110111000000000010000011000000
000000001000010000000000010000001000000100000110000101
000000000001000000000010000000010000000000000000000000
000000001100000111100000010011000000000000000110000100
000000100000000000000011010000000000000001000000000000
000000000100000111100111100001111100101111110000000000
000000000000000000100010101101111111001001010000000000
000000000000001101100010001011111100111000000000000000
000000000000100101000110011001011010111001010010000000
010011100001010000000000000000000000000000100100000100
000001000000110000000000000000001001000000000000000010

.logic_tile 16 12
000000000000010101000010010101100000000000000010100000
000000000000100000000111111101100000000001000001100101
011010000000000000000000010001111100010111100000000000
000000000010001001000010001001001011000111010000000000
010000000000101000000111100000000000000000000000000000
010000000110011011000111100000000000000000000000000000
000011100001011111000110000001111010111000100010000001
000010101000011011100010110111101010110100100000000000
000000000000011000000000000001011010000100000110000010
000000000000101101000000000000001111101000010011000000
000010100000001011100000010101101101111110110010000000
000011100010001101000011101001101110110110110010000000
000000000000001000000010011111011100000111000000000000
000000000000001101000011111011100000000010000000000000
000000000001110000000000001001101011101011100000000000
000000001000001011000011101101111111101011010000000000

.logic_tile 17 12
000001000000000000000000000000000000000000000000000000
000000101000000000000000000000000000000000000000000000
011000000000100000000000001000000000000000000100000010
000000000000000101000000000101000000000010000000000101
110010000000001000000000000111000000000000000100000000
010001000000001011000000000000000000000001000000000101
000000001101011000000010100000011010000010000000000010
000000000000000011000000000000010000000000000000000000
000000100000100000000000010000000000000000000000000000
000001000000010000000011100000000000000000000000000000
000000000001000000000000000000011000000010000000000001
000000000000000000000000000000000000000000000000000000
000001001110000000000000000000000000000000000000000000
000010000000000001000000000000000000000000000000000000
010000000000110000000000000000000000000000100100000010
100000000100000000000000000000001010000000000000000101

.logic_tile 18 12
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
011000100001010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000100000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100001000000000000000000000000000000100100000001
000011100000100000000000000000001011000000000000000110
000000000011010000000000000111100000000000000100000000
000000001110000000000000000000000000000001000000100000
000000000001010000000000000000000000000000000000000000
000010000000100000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010101110000000000000000000000000000000
000011000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000001110000000000000000000000000000000

.logic_tile 20 12
000000000000000000000000000011001110101001010000000000
000100000000010000000011110111011010110110100001100011
011000000000001000000111000000000000000000000000000000
000010000000001111000100000000000000000000000000000000
010000000000000011100111100101101111010111010000100000
010000000000001001100100001111101000111111100000000000
000000100000001000000000010000000000000000000000000000
000001001010000001000010000000000000000000000000000000
000010100000000001000000000001100000000000000100000000
000000000001000000000000000000100000000001000000000000
001000000000000000000000001101001110111110100000000000
000000000000000000000000001111111110111110010000000000
000000000000000111100010110000001010000100000100000000
000000000000000101000011100000000000000000000000000000
010000000000000001100000000111100001000001000000000100
100000000000000000000010001111001010000001010000000000

.logic_tile 21 12
000001000001010000000000000000000000000000100100000000
000000100000000111000000000000001000000000000000000000
011000101100000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
110000000000001000000010000000000000000000000000000000
010000000001011011000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001101110000000000011010000000000000000000000000000
000000001001000000000011010000000000000000000000000000
000000000001011001000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000001011101100101001010010000100
000000000000000000000000000011011011110110100000000000
010000000000000000000000000000000000000000100100000000
100001001000000000000000000000001010000000000000000000

.logic_tile 22 12
000010000000001000000000000000011111010000000000000000
000000000000000101000011110000011001000000000000000000
011000000100010111100000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
110000000000000000000000010000000000000010000100000001
110000000000010000000010010000001101000000000000000010
000001000000001111000110001101100000000001010000000000
000010100000000011100000000011001011000001110000000000
000000000000011111100000011111011111000000010000000000
000000000000000001000010001101101100010000100000000000
000000000000001001000000000101100001000010000000000100
000001000100000101000000000000001000000000000000000010
000010000000000011100110010111011010000100000000000000
000001001000000111000011111001001100001100000000000000
011000001100000000000000001001001110010111100000000000
100000000000001101000010111111001100000111010000000000

.logic_tile 23 12
000000000000000111100000001001111001100000000000000000
000000000000000111000011100001101001000000000000000000
011000000000001001100110010000001110000100000100000000
000000000010001001100110010000000000000000000000000000
010000000000001000000000001111001100100000000000000000
010000000000000001000000001101011101000000000000000000
000000000000000101000011111111111101100000000000000000
000000000000000000000110001111001101000000000000000000
000000000000000000000110111101111100001000000000000000
000100000000000000000010101111100000001001000000000000
000000000000001001100110100001000000000000000100000000
000000000000000101000011110000000000000001000000000000
000011000000001101000110011001011111010111100000000000
000000000000000101100010001001011101000111010000000000
000000000000000101100111010111011010100000000000000000
000000000000000000000010100101101111000000000000000000

.logic_tile 24 12
000000000000000000000110010101001000001100111100100000
000000000000000000000010000000000000110011000000010000
011000000000001000000000000111001000001100111110000000
000000000010000001000000000000000000110011000001000000
110000000000001000000000000000001000001100111100000000
110000000000000001000000000000001001110011000001000000
000000000000000000000110010000001000001100111100000000
000000000000000000000010000000001001110011000000000001
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000100
000000000000000001100000000000001001001100111110000000
000000000000000000000000000000001100110011000000000000
000000000000000001100110000101101000001100111100000000
000000000000000000000100000000100000110011000000000000
010000000000000000000000000101101000001100110100000000
100010000000000000000000000000100000110011000000100000

.dsp2_tile 25 12
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000001000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000100000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000001100100000000000000000000000110000110000000000
000010000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 13
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 13
000000000000001000000000000000000001000000001000000000
000000000000001111000000000000001110000000000000001000
011000000000001001100000000111100001000000001000000000
000000000000001111000000000000101010000000000000000000
000000000000000000000000010011101001001100111000000000
000000000000000000000010000000101101110011000000000000
000000000000000000000000000111101000001100111000000000
000000000000000101000000000000101111110011000000000000
000000000000100000000000001001101000001100110000000000
000000000000000000000000001111000000110011000000000000
000000000000000000000111011001001110001010000100000000
000000000000000000000010000111010000000110000000000000
000000000000000000000111010000001011000110000100000000
000000000000000000000110101111011000010100000000000000
000010000000001101100111001000011100000010000000000000
000000000000000001000000000001011111000000000000000000

.logic_tile 2 13
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000010000000110000000000001001100110000000000
000000000000000000000100001011001100110011000000000000
000000000000000000000110100111011000000010100100000000
000000000000000000000000000000111011100000010000000000
000000000000000000000110101011111010000100000000000000
000000000000000000000000000011010000000000000010000101
000000000000000000000111110000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000001001100000000000001100000010000100000000
000000000000001001000000000001011111010010100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 13
000100000000000000000011101011001001101111000000000000
000100000000001101000000000001111011010110100000000000
011000000001010101000000000000000000000000000000000000
000000000110100111100000000000000000000000000000000000
000000000100001000000000001101000000000010100000000000
000001000000001001000011100111101111000001100000000000
000000000000001001100010001001000001000000010000100000
000000000000001001100000001011001000000000000000000000
000001000000001000000010010000001011000110000000000000
000000000000000001000011001111001010000010100001000000
000001000000000000000010100000000000000000000000000000
000000100000000000000100000000000000000000000000000000
000000000011000000000111010111011010000110100000000000
000000000000100101000111010000101111000000010001000000
000010100001000111100000000011001100001111000100000000
000000000100100000000000000111100000001011000000000100

.logic_tile 4 13
000001000000001101100010111011011000110010110000000000
000000100000000001100011100001001011100001110000000000
011001000000011111100011100111011011111011110100000000
000010000100101011000000001101001011111111110000000100
000000000000000111100011100101100001000011110100000000
000000000000000000100011001111001101000001110000000001
000000000000010001100111111001001011101000010000000000
000000000000101101000010001001001000101001000000000000
000000100000000001000000010001001000010010100100000000
000000000100000000000010110000011101101001010001000000
000000000000000000000000011101011010100011110000000000
000000000000000000000011010111111100101001010000000000
000010000001000011100110000111100001000000100000000000
000000000000100000100000000101001011000001000000000000
000000000001000000000000000000001000000100000101000000
000000001110100111000000000000010000000000000000000100

.logic_tile 5 13
000000000000000011100010000000001000000100000100000000
000000000000000000000100000000010000000000000000000000
011000000001010011100010001000000000000000000101000000
000000000000000000100100001001000000000010000000000000
000000000001010111000110001101001100010100000000000010
000010000001000001100000001101001011010000100010000000
000000100001000000000111000000000001000000100100000000
000001001010101001000000000000001010000000000000000000
000000000000011101100000001101001111010000000000000100
000000000000100001000000000111001011010110000000000000
000000000000010000010010110011111011000000100000000000
000000000100100000000011010101111101101000010010000000
000011000000001000000000000000000000000000100100000000
000000000000000001000000000000001010000000000000000000
000000000000010101000010000111101101010000000000000000
000000000000100000000100000001101000101001000010000000

.ramb_tile 6 13
000001000000000011100111010101111100000000
000010111000000000100111110000010000000000
011000000000011111000000000011111110000000
000000001100001101000000000000010000000000
110001100000000111000111111111111100000000
110000001111000000000111011101010000000000
000000000001110001000111000001011110000000
000000000001110011100000000001110000000000
000001000000000000000000000111111100000100
000000100000100001000000000101110000000000
000000000000001000000010100101111110000010
000001001100000011000100001001010000000000
000000000100000000000111100001111100000100
000010000000000000000100000011010000000000
010000001010001000000010100101011110000100
010000000000001111000110011101110000000000

.logic_tile 7 13
000000000000000000000111101111000001000000010100000011
000000000100000000000111100011001000000001110011000000
011000000000101011000111000011101001010000100110000011
000010000001000001100111000000011000101000000000000100
010001001001000001000011101011011000010100000000000010
110000000000100000000100000111011110100000010000000000
000001000000000000000010000011111010010000100110000101
000010000100000000000000000000011101101000000000000000
000000000010000011100010001111001101010000000000000000
000010100000000000100010010111101001100001010000000000
000010000001011111100010001111011000010000000011100000
000000001111010011000000001011111001101001000000000000
000010100000010101100010101011011100000000010000000100
000000000000001111000111101111001101000010110001000000
000001000000000111100110011101011100001001000100000010
000000100100000000000111101111000000000101000000100101

.logic_tile 8 13
000001000000000111100111110000000000000010000000000001
000010100000010000100011100111000000000000000000000000
011010001110011111000111000000000000000000000100000000
000000000000010001000111001001000000000010000000000000
000000000000000001100011100111100001000011010100000000
000010000000000000000100001111101000000011110000100000
000010100100000000000000000011001011001000000010000000
000001000001010000000000001011001001001110000000000000
000000000000100101000010000001011101101100000000000000
000010000000001111000011101011011101111000000000000000
000010100000000000000110010101001000101000000000100000
000000000000000000000010010111111100010000100000000000
000000000000000001100110101001101110000100000000000001
000000000000001001100010001001111100010100100000000011
000000000111001000000000011011101101100011110000000000
000000000000101111000011100001111110010110100000000000

.logic_tile 9 13
000001000000000111100010100011011010101000010000000000
000010001000010000100010110011111011000000100000100000
011000001010001001100010101101111110100000000001000000
000010000010101011000111101101001110110000010000000000
000000000000010111100010100001011110111100010011100011
000000000000000000000110011011011010111100000001000000
000010000000000101000000011011011100100000010000000000
000000001000000000100011101101011100101000000000000000
000000000110100101000110110001111011100001010000000000
000000000000010111000011100011111111010000000000000000
000010000111011000000000011001101110000000000010000000
000110000000000011000010110111111011001000000000000000
000000001000000000000110010111011010100000010000000000
000000000100000111000110101001111100100000100010000000
000000000000001101100110101011111000011101000100000011
000000000001001111000011110001001001011110100000000000

.logic_tile 10 13
000001100100010000000000000011100001000000001000000000
000011100000000101000010100000101100000000000000001000
000010100000100011100000000011001001001100111000000000
000000000000010000100000000000101010110011000001000000
000000000101011000000000000101001000001100111000000000
000001000000100111000000000000001111110011000000000000
000010100000000000000010100101101001001100111000000000
000000000000000101000010100000101110110011000000000000
000000000001001000000000010101101001001100111000000000
000000000000100111000011110000101110110011000000000000
000000000000100000000011000001001001001100111000000000
000000000000010001000100000000001000110011000000000000
000010100001010000000011010111001000001100111000000000
000001001000100000000110100000101100110011000000000000
000000000000001001000000000001001001001100111000000000
000100000000101111000010010000101111110011000000000000

.logic_tile 11 13
000000000000000111100000000001001101100000000000000000
000001000000000000100000000011001000111000000000000000
011000001000001000000110000011001101100000010000000000
000001000100100101000000000011011011010100000000000000
110100000000000001100000010011100000000010000000000000
110100000000100000000011100000100000000000000000000000
000000000000001001100000010000000000000010000100000100
000000000000000001000010101011000000000000000000000000
000001000101100011100110001111011101110010110000000000
000000100011110111100011110111011111100001110000000000
000010000000000000000111100000011111000100100000000000
000000000000000000000000001101001101000000000000000000
000000000011000000000111001000011010000100000000000010
000000000001101111000100000101001010000000000000000000
010001000100000111100010000000000001000000100100000010
100010100000000000100000001011001001000010000010000000

.logic_tile 12 13
000010000000000000000011110101000000000010000000000000
000000000001010111000011010000100000000000000001000000
011100000000000011100000000101111101111011110100100000
000000000000001101100000001111011000110011110000000000
000000000001010011100111100101111110001000000000000000
000000000000000000000011111101000000001110000000000000
000000001011000011000000001000011111000110000000000000
000000000100000101000000000011001110000010100010000000
000000000000010000000111000001001110010110100100000000
000000001110000000000110100000101010001000000000000000
000000001000001001000000000000001001010010100001000000
000000000000001101100010001011011100000010000000000000
000000100001010000000000000011100001000010000000000000
000001000000000001000011110001001000000011010000000000
000000000001011111100000000011101100000011000100000000
000000000001010001100000000111010000000111000000000000

.logic_tile 13 13
000010100000101101000000011001111111101000000000000000
000000000000001111100011101111001101011000000000000000
011000001110001011100000010001011010010111100000000000
000000000000000001100011000011011000001011100000000000
010000000000000001100110101101111110101101010010000000
010000000000001111000000001001101011011100000000000010
000010101000011101100111110000000001000000100000000000
000000000001011101000111110111001100000000000000000000
000000001000100001000011100111111011011110100000000000
000000000001000000100100000111101100011101000000000000
000000100000000111100000000000000000000000100110000001
000001000000001001000011110000001010000000000000000000
000010101110001001000000001111101101101001010010000001
000000001100001001100000001001011010011101000001000000
000011100000111000000010000001101010000110000000000000
000010001000001001000010000000000000000001000011000000

.logic_tile 14 13
000001000000001000000000011101101100101011110100000010
000010000000000001000011110101111001111011110000000000
011000000000100001100000010011001110000110000000000000
000000001111001111000010110000010000000001000010000000
000000100000001000000111000000011001000110100010000000
000000000000000101000100000000001101000000000001000000
000000100001110001000111111011101111001011100000000000
000001000000010000000011001111001100010111100000000000
000001000000011001000011100011001110001001000000000000
000000001110000101000000000001000000000101000000000000
000000000000001101000011111001101111001011100000000000
000000000000001111100010100111101100101011010000000000
000000000000000111000110000101011100010000000010000000
000000000000000111000000000000011011101001010010000000
000010001100000000000000000001111010010000000000000000
000001000000000111000011110000011110101001000000000000

.logic_tile 15 13
000010100000001111000010101001001100010111100000000000
000001001110001001000110001101111000001011100000000000
011001000000001000000011100011100000000000000110000000
000000101100000001000000000000000000000001000010000000
110000001010011000000111110001000000000000000110000000
100000001100001001000111010000000000000001000000000000
000000000000100000000011100000011110000100000100000000
000010000011001111000000000000000000000000000000000001
000000100000010000000010000101111100000111010000000000
000001000000000001000000001101011001101011010000000000
000000100000001000000010010111111000000110000000000100
000001000000001111000011010000100000000001000001000000
000000000000000000000011100001101010010111100000000000
000000000000000000000000001111111000000111010000000000
010001000000010111000110000011011101010111100000000000
000000101010000000100000000101011001001011100000000000

.logic_tile 16 13
000000000000000000000110000001001100001100110000000000
000000001010000000000000000000100000110011000000000000
011100000000010000000000000111011011101001110000000000
000000001010100000000000001111111110010000110011000010
000000000000001000000000000000000000000000000000000000
000000001100000001000000000000000000000000000000000000
000010000001000000000010100011100000000000000100000000
000000001000110000000100000000001010000000010000000000
000000000000000111000110110000000000000000000000000000
000000000000000000100010100000000000000000000000000000
000000000000000000000010000000011100000000000100000000
000000001111001001000000001011000000000100000000000000
000010000000100001000011100011100000000010000000000101
000001000000000000000011100111100000000000000010000010
010000100010101000000000000011101100000000000100000000
100001000000001011000000000000010000001000000000000000

.logic_tile 17 13
000000000000010000000110100001000000000000001000000000
000000000000000000000000000000101111000000000000000000
000001000000000101000011100011101001001100111000000000
000000000000000000000100000000001000110011000000000000
000000001010000111000010100101101001001100111000000000
000000000000000000100000000000101011110011000000000000
000000001100100101100110100101101000001100111000000000
000000000000000000000010000000001111110011000000000000
000000000001001000000110100011001000001100111000000000
000000001110000101000000000000101010110011000000000000
000000000000001101100000000011001001001100111000000000
000010101110000101000000000000001001110011000000000000
000000100000100000000010000011101000001100111000000000
000001000001000000000110000000001011110011000000000000
000000000000000000000110100111101001001100111000000000
000000000000000000000010010000101111110011000000000000

.logic_tile 18 13
000010000000010101100011110111111000000000000100000000
000001000000000000000111010000100000001000000000000000
011000001110000101100000010101011010101111100000000000
000000000000000000000010101011001001101111010000000000
000000000000000011100000000000000000000000100100000000
000001001110000000000000000000001001000000000000000001
000000000010001111100110101000000001000000000100000000
000000000000000101100000001111001010000000100000000000
000000000000000111000111100001011110000000000100000000
000001000000100000000000000000010000001000000000000000
000000000000010000000000000001100001000000000100000000
000000000000100000000000000000101111000000010000000000
000000000000000000000000000000001100000100000010000100
000000000000000000000000001001000000000110000000100000
010010100000000000000000010101100001000000000100000000
100001000000000000000011010000101111000000010000000000

.ramb_tile 19 13
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000010100000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000

.logic_tile 20 13
000001000000000000000011100101101000111000110000000000
000000000110001111000000001111011000110000110001000000
011000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000111101000000000000000000100000000
110000000000011111000000001101000000000010000001000100
000000000000001001000010000101100000000010000010000000
000000001100001111000000000000001010000000000001100000
000001100000000000000000000000000000000000000000000000
000011100000000000000010000000000000000000000000000000
000000000000000000010000000000001100000100000100000001
000000001010010000000010000000010000000000000001000000
000011000000100000000010000101101110101001010000000110
000010101111010000000010000001011111110110100000000000
010000000000010000000000000000011100000010000010000000
100000000110000000000000000000010000000000000000000010

.logic_tile 21 13
000000000000000000000010100000000000000000100100000000
000000000000000000000100000000001111000000000011000100
011010000000011000000000000000000000000000000000000010
000001000000001011000000001001001101000010000010000100
000000001110000000000011100011001000000000000000000001
000000000000000000000010110000110000001000000000000010
000000000000010000000000000000011100000100000100000001
000000000010000000000000000000000000000000000001100100
000010000110000101100110101011001110000100000010000001
000000000000000000100000001011110000000000000000100111
000000000001010000000010111001100000000000010100000000
000000001011010111000010101011001100000000000000000000
000010101110000101000010000111101100000000000010000000
000000000000000000000110100000111110000000010000000011
010010101010000000000111010101011110100000000100000000
100000000100000000000110101101111111101001010000000010

.logic_tile 22 13
000000100000000111100000010011011011001001010100000000
000001000100000000100011000011011011101001010000000001
011010100000000000000000001000000000000010000000000000
000000000000000000000000000011001000000000000000000100
000000000000000000000000010101100000000001000100000000
000000000000000000000011110111001111000010100000000100
000000000000000000000110000000000000000000000100000000
000000000000000101000010101101000000000010000000000101
000000100000001111100000000000000000000000000000000000
000001000110000101000000000000000000000000000000000000
000010100000000111000000000000000000000000000000000000
000000000000101001100000000000000000000000000000000000
000000000000000111100011000000000001000000100110000100
000000000000001101000000000000001100000000000000000011
010000000000000101100000001001011110010110000000000000
100000000000000101000000000111101110111111000000000000

.logic_tile 23 13
000000100000000101100000001111001100010010100000000000
000000000000000000000000001011111010110011110000000000
011000000000001000000000000000000000000000000000000000
000000000100100001000000000000000000000000000000000000
110000000001010101000111000000000000000000000000000000
110000001100100001000100000000000000000000000000000000
000000000001000000000000000000011110000100000100000000
000000000000000000000000000000000000000000000000100000
000000000000000000000010100000000000000000000100000000
000000000000000000000100001101000000000010000000000000
000000000000000000000000000000000000000000100100000000
000000000000100000000010000000001000000000000000000000
000000000000000000000111101101001111001011100000000000
000000000000000001000110000001001101010111100000000100
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 24 13
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000011000000001100110110100000
000000000000000000000000000000101000110011000000000010
110000000000010000000000000000000000000000000000000000
110000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010010100000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.dsp3_tile 25 13
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000000001000000000000000000000000000110000110000000000

.ipcon_tile 0 14
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 14
000000000000000000000011100000000001000000001000000000
000000000000000000000011100000001110000000000000001000
000000000000001000000000010111000000000000001000000000
000000000000000111000011100000001011000000000000000000
000000000000000000000000000101001001001100111000000000
000000000000001111000011100000101001110011000010000000
000000000000000000000000010001001001001100111000000000
000000000000000000000011110000101011110011000000000010
000000010000000000000000000101001000001100111000000000
000000010000000000000000000000001001110011000010000000
000000010000000000000000000001101000001100111000000000
000000010000000000000010100000001011110011000010000000
000000010000000101100000000001001000001100111000000000
000000010000000000000000000000101001110011000000000010
000000010000000101100000000011101000001100111000000000
000000010000000000100000000000101011110011000000000000

.logic_tile 2 14
000000000000000000000000001000000000000010000000000000
000000000000000000000011101001000000000000000000000000
011000000000000000000000010101000000000000000100000000
000000000000000000000011000011100000000001000000000000
010000000000000000000010000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000011101000001100000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000001000000110100000000000000000000000000000
000000010000000101000000000000000000000000000000000000
000000010001000101100110100000000000000010000000000000
000000010000100000100000000000001110000000000000000000
010000010000000000000000001011101110000010000000000000
100000010110000000000000001011011100000000000000000000

.logic_tile 3 14
000000000000000101100111010111001101000010000000000100
000000000100000000000011111011001100000000000000000000
011010100001001000000110000001111100000010000000000100
000001000000100001000000001011011000000000000000000000
110000000000000000000110010001001110000000000100000000
110000000000000000000010000000110000001000000001000000
000000000001000000000000001000000000000000000100000000
000000000000100000000000000111001001000000100001000000
000000110000001101000010100001000000000001000110000000
000001010000010111100110110011100000000000000000000000
000010010001000000000000000111111100000010000000000000
000001011010101101000010111011111011000000000000000000
000010010000000000000011111001101010000010000000000000
000000010000001101000011101111111011000000000000100000
010000010001000000000010100000001000000000000100000000
100000010100101111000100001001010000000100000001000000

.logic_tile 4 14
000000000001101000000010011011111110000011010000000000
000000000100101101000111100111001101000010110000000000
011000000000000111000111100101111000101011010000000000
000000000000000000000011110101011111000111100000000000
000000000000001000000110100000000000000000100100000000
000010000010000111000100000000001011000000000010000000
000000000001010111100000010000001000000100000110000000
000000000110100000100010110000010000000000000000000000
000100110000000001100000000001011010101001000000000000
000001010000010000000011101111111110100000000000000000
000000110001010111000000010000000001000000100100000000
000001010100000000000010000000001001000000000000000000
000000010000000111000010011011001111101001010000000000
000000010010000000000011100111011001100001000000000000
000000010000000011100000001001011100001011000100000000
000000010000000001100000000001010000001111000010000000

.logic_tile 5 14
000000000000101000000110011011111000001001000100000100
000000000000000011000110010011000000000101000000000000
011010000000000011100000001001001010010000100000000000
000000000000000000000010100101011100101000000001000000
110000000000000011100010100101101011010000000001000000
010000000000000001000011001001101010010010100010000001
000000000000011101100000000000011111010000000100000000
000000000000100011000010001101001000010110000001000000
000000010100000101000010000101101000000100000001000000
000000010000000000000010001111111010010100100010000000
000001010000001111000000001001101110000100000000000000
000000110000001011100000001101101010101000010010000000
000011110000100111000111100111111011000000010000000000
000010010000000000100000000001001001000001110010000000
000010110000000011100000000000000000000010000000000000
000001010000001001100000001011000000000000000000100001

.ramt_tile 6 14
000000000000000000000000000001111100000000
000000001000000000000011100000110000000000
011000000001000001000111000101011010000000
000000001100100000100111110000010000000000
010000000010010111100111000111011100100000
110000000000000000000110010011110000000000
000100000000000111000110100001011010000000
000000000000000001000000000011110000000000
000000010100000001000000000111111100001000
000000010000100001000000000111110000000000
000010010000010000000011101101111010000000
000001010000101001000000000101010000000000
000000010010000001000010000001111100000000
000000010000000000100110011111010000100000
110010111100000000000000000001111010000000
010001010000000000000010001101110000000000

.logic_tile 7 14
000000000110000101100000001001111011000000100000000000
000000000000001001000000000011101110101000010000000001
011000100000000000000111110011111000010000000000000001
000001001011000111000011010111001111010010100000000000
110000001010000111000000000111001011000001010000000001
010000000000000001100010000011111010000010010000000000
000000000000100011100000000111011010001001000010000010
000000000101000111000000000001001011001010000000000010
000001010010001000000000001101011101010000000010000000
000011010000011001000011111111101010010110000000000001
000010110000000101000111100101111001010100000001000001
000011010110000001000000001101011001100000010000000000
000001010100000111100000010101011100001001000100000011
000010110000001101100010100101010000000101000010000000
000000010000001101000011101001000001000001010110000000
000000010000000111100000000111001101000001100011000010

.logic_tile 8 14
000000000010000000000000001101001101110000010001000000
000000000000000000000000001111111010100000000000000000
011000000000000001000000010000001100000010000000000000
000000000000000000100011110000010000000000000000000001
000000101010100000000000000000000001000000100100000000
000001100000000000000011000000001011000000000000000000
000100000000100001000011101111111001100000000000000000
000000000001000000100111111011111000110000100001000000
000001010000011001100010110000011010000010000010000000
000000010000110111100011110000010000000000000000000000
000001010000000000000010100111000000000000000110000000
000000011010000000000000000000100000000001000000000000
000100010000000000000010000000000000000000000100000000
000010010000000000000000000011000000000010000000000100
000000111000010000000011100000000000000010000000000000
000001010100000000000000000000001100000000000010000000

.logic_tile 9 14
000001000100100000000000000001100000000000001000000000
000010100000010000000011100000001101000000000000000000
000000000000001111100011100001001000001100111000000000
000001000000001111100000000000101101110011000000000000
000001000000000000000011110101101001001100111000000000
000000000001010000000110110000101000110011000000000000
000000000000100111000000010101001001001100111000000000
000000000000001001000011010000101001110011000000000000
000000010111001000000111010111101000001100111000000000
000010111110100111000011000000101100110011000000000001
000000010000000000000000000111101001001100111000000000
000001010000100000000000000000101110110011000000000000
000101011110110011100000000101001001001100111000000100
000000010000000000000000000000101010110011000000000000
000000010000000000000111000111001001001100111000000000
000000010100000001000010000000001010110011000000000000

.logic_tile 10 14
000010100000101000000000010111101000001100111000000000
000000000000010111000010110000001000110011000000010000
000000000000000000000111100111101001001100111000000000
000001000000000000000100000000101111110011000000000000
000000001001000011100000010011001000001100111000000000
000001000110100000000011000000001010110011000000000000
000000000000001000000000010011101001001100111001000000
000000000000000111000011000000101011110011000000000000
000010110000000111000000000101101000001100111000000000
000000011100010000100000000000001110110011000000000000
000000110000101000000000010111101001001100111000100000
000000110000011011000011100000001001110011000000000000
000010011001011011000000000111001000001100111000000000
000000011100000101000000000000001001110011000000000000
000000010001001111000111110011101000001100111000000000
000000110000100101100111000000001011110011000001000000

.logic_tile 11 14
000001000000000000000110000000000000000010000000000000
000010101110000000000000000000001100000000000000000000
011000100001100000000011111000011100010110000100100000
000011100000010111000110101101011001010110100000000000
000000000000100000000000010001101101111110000000000000
000000001101010000000010100011101010101101000000000000
000010000000000101100111110101101100100000110000000000
000100001110000111100110000111001111110000100000000000
000000010110011111100111000000000000000010000000000000
000010010010101011100011110000001101000000000000000000
000010110000000011100000000111111001111000000000000000
000000010000000000000011001101001110010000000000000010
000001010000000111100000010011111011100000000000000000
000010110000000111000010000111001001110100000000000000
000100010000000011100000000011011010001001000000100000
000000010000000001000000001011110000000101000010000000

.logic_tile 12 14
000100000001011011100010000001011100000010000100000000
000000000110101111100011100000000000001001000000000000
011000000000000011000011001011011110101111010100000011
000000000000000000000000001011101001111111100000000000
000001000001010011100111111001101101111110110100000000
000000000000001001000110000101001110111101010000000000
000000000000000111100111001001011111101111010100000000
000000000100000000100100001001001110111111010000000001
000000110010000011000000011111011110011110100110000000
000000010100000000000011110011011001111111110000000000
000000011110001011000110100111001010101001000001000000
000000010000001011100100001101001010100000000000000000
000000010000001001000000011101001010100000010000000000
000000011111011101000010111101011010010100000000000000
000000011010000111000000010000001010000110000000000000
000000010000000011000011110101011111000010100010000000

.logic_tile 13 14
000000001010001001100000000101101110010110000000000000
000000000000000011000000000000101110000001000000000000
011000000001000111100000000000000000000000000100100000
000000000100101001000011100101000000000010000011000010
010010100001010111000010101011100000000001000000000000
110000000110101111100000001001101100000010100000000000
000000000001000111100000010001011000100000000000000000
000000000110000001100011100111001100111000000000000000
000000110000000111100110001001101101111110110000000000
000001010110001111100000000111011010111101010001000000
000000010000001001100010001000000000000000100110000000
000001010000000101000100000011001000000000000010000111
000000010000001001100000000111100001000010100010100000
000000010000000011100000000000101100000001000001000000
010010010000000101100000010101000001000010000000000000
000000010100000000000010100111001010000011100000000000

.logic_tile 14 14
000010000000000101100000000101011100110100010010000000
000001001010000111000000001101001101110100100000000010
011010100011010111100110100000011110000010000000000000
000001001000000000000000000000000000000000000010000000
110000000000001111000011101011111110100001010000000100
100000000000000101000100001111011101110001110010000010
000010000000000101100000000001000000000000000100000010
000000000000000000000000000000000000000001000010000001
000000010000000001000000010001111111110010100000000000
000000011010001001100011010011001101110011110000000000
000000110000000011100000010101111100010111100000000000
000011110010000011000011100011001000000111010000000000
000000010000000000000000001001001111000110100000000000
000001011110000000000010011111011010001111110000000000
010000010001011001100010011011001011111000110000000100
000000010000100011100011101001101100101000010010000010

.logic_tile 15 14
000010000000000101000111000001100000000000001000000000
000000000000000111000100000000101000000000000000000000
000000000000000000000111100011001000001100111000000001
000000000000000000000000000000100000110011000000000000
000000000000000000000010100000001001001100111010000000
000000000000000000000010100000001110110011000000000000
000000000000000000000000010000001000001100111000000000
000000001110000000000011000000001000110011000000000000
000000010001100000000000010000001000001100111000000000
000010110000100000000010110000001011110011000000000010
000000010000100000000000000000001000001100111000000000
000000010011010000000000000000001011110011000000000010
000000011000000000000000000001001000001100111000000000
000000011100000000000000000000100000110011000000100000
000000010001110011100000000000001001001100111000000000
000001010000010000000000000000001011110011000000100000

.logic_tile 16 14
000110000001010001000010001011000000000001000100000000
000010000000000000000111001001100000000000000000000000
011000001100100000000111001000000000000010100000000000
000000100001010000000110010101001011000010000001000000
000000000001010111000111111001111101001111110000000000
000000000000100000000110000011111110000110100000000000
000010000000001000000000011001011110001001000000000000
000000000100000001000011011101110000001101000000000001
000010110000000001000110100111101100010111100000000000
000000011100000000000000000101101011000111010000000000
000000010000101011100111100000000001000000000100000000
000000010000000011000110100001001110000000100000000000
000000010000000000000111100001000001000000000100000000
000000010000000000000000000000001101000000010000000000
010010110000001111000111001000001110000110100000000000
100000010000000101000010110011011001000000100000000000

.logic_tile 17 14
000000000000011111100111100001001000001100111000000000
000000000000100101000000000000101110110011000000010000
000001000000011000000000010001101001001100111000000000
000000000000101011000011000000101100110011000000000000
000010000000000000000000010001001000001100111000000000
000001001110001001000011010000001101110011000000000000
000010100000000101100000000001001000001100111000000000
000000000000100000000000000000001100110011000000000000
000000010001011001000000010101001001001100111000000000
000000010000100101000010100000101010110011000000000000
000000010001000101100110100011101001001100111000000000
000000010010100000000010000000101110110011000000000000
000001010001110101100000000011101001001100111000000000
000000010000100000000000000000101000110011000000000000
000000010000001000000000000011001000001100111000000000
000000011000000101000000000000001010110011000000000000

.logic_tile 18 14
000000000000001101000011110000000001000000000100000000
000000000000000101000111101111001011000000100000000000
011000000001000101100011110001001110000000000100000000
000000000000100000000010100000010000001000000000000000
000000000000000101100000010000001010010000000100000000
000000001100000000000010100000011111000000000000000000
000000000000100000000110100011100000000000100100000000
000010000000000000000000000001101001000000110001000000
000000010000000000000000000000011000000000000100000000
000000010100000000000000001111000000000100000000000000
000010010000000000000000010101001110000000000100000000
000000010000000000000010000000010000001000000000000000
000000010000000000000111000111111001101001110000000000
000000010000000000000000001001011110011111110000000000
010010110001110001000000000001101110000000000100000000
100001010001011001100000000000110000001000000000000000

.ramt_tile 19 14
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000100000000000000000000000000000000
000001010000000000000000000000000000000000
000010010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000100000000000000000000000000000
000010010000010000000000000000000000000000
000000010000100000000000000000000000000000

.logic_tile 20 14
000000000000001000000110000000000000000010000000000000
000000000000001001000100000111000000000000000000100100
011000100000000111000000000000000000000000000000000000
000001000100001001000000000000000000000000000000000000
110000000000001000000000001101001001001011110000000000
110000000000001001000000000111011010011111110000000000
000100000000000101000111000101100000000000000100000000
000000000000000000000100000000100000000001000000000000
000000010000000000000110000000000000000000000000000000
000001011010000000000000000000000000000000000000000000
000000010001000000000000000001001111110110110000000000
000000010000100000000000001001001000111101010000000000
000000010000000101100011001001001100011111110000000000
000000010000000000000000000001111000011001110000000000
010000010001000101100000000000011110000010000000000000
100000010000100000000000000000000000000000000000100100

.logic_tile 21 14
000000000000100000000110001001011010000000000010000011
000000000010000000000111111011110000000010000000100010
011010000000100000000000010000000000000000100100000000
000001000000000000000010100000001101000000000000000000
110000000001000001100000001000011111000000000000000000
110000000000000000100000001001001101000110100000000000
000000000001010101000000011111100000000000000000000000
000000000000000000000010011101100000000001000000100001
000000010000000000000110000111000000000000000100000000
000000011000000000000100000000100000000001000000000000
000000010000000000000000010101000000000000000100000000
000000010110000000000010100000000000000001000000000000
000000011110000000000010000111011111000010000000000000
000000011000001001000010001001011010000000000000100000
000000010000011000000110100011100001000000000000000010
000000010000000101000011111001101011000000010010000110

.logic_tile 22 14
000000000000000000000000010000011010000000000000000000
000000000000000000000011101011011011000100000001100001
011000000000000000000000000000001110000000000010000010
000000000000000000000000000111010000000100000000000101
010000000000000001000010100111000000000000100000100000
010000000000001101000000000000001111000000000010100100
000011100000010000000000000111101011000000000000100000
000000000110000000000010100000111011000000010000000110
000000010000001000000000010101000000000000000100000000
000000010000000011000010000000000000000001000000000000
000010110000000000000000000011001011111001010000000000
000000010000000000000000000101001111111111110010000000
000000010000001000000110000000001110000100000000000110
000000010000001001000100000000001111000000000000000000
010000010100000000000110000111000000000010000010000100
100000011110000000000010000000101110000000000001000010

.logic_tile 23 14
000000000000000000000000010000000000000000000100000000
000000000000000000000011011001000000000010000001100000
011010000000000000000000000011000000000000000100000000
000000000000000000000000000000000000000001000000000000
010000000000000101100111000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000110001011000000000000100010000000
000000010000000001000100001011101010000000000000100001
000010110001010000000000010000000000000000000000000000
000000010000000000000010010000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
010000010000000000000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.logic_tile 24 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000

.ipcon_tile 25 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 0 15
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 15
000000000000000000000111100001001000001100111000000000
000000000000000000000000000000101111110011000000010000
000010000000000000000000010101001000001100111000000000
000000000000000000000010010000101010110011000000000010
000000000000001000000111100011101000001100111000000000
000000000000001001000000000000101011110011000000000000
000000000000000000000000000011101000001100111000000000
000000000000000000000000000000001001110011000000000000
000000010000000101100000010001001000001100111000000000
000010010110000000000010100000101101110011000000000000
000000010000001000000110100101001000001100111000000000
000000010000000101000000000000101110110011000000000000
000000010001111000000110100001001001001100111000000000
000000010000000101000000000000101001110011000000000010
000000010000000000000000000101001000001100111000000000
000000010000000000000000000000101100110011000000000000

.logic_tile 2 15
000000000000001000000110100001101010000000000100000000
000000000000000101000000000000000000001000000000000000
011000000000000101100110101000000000000000000100000000
000000000100000000000000001001001010000000100000000000
010000000000001000000111110101101010000000000100000000
110000000000001011000110100000000000001000000000000000
000000000000001000000000000001000000000001000100000000
000000000000000101000000000101000000000000000000000000
000000010000000000000000000001001010000000000100000000
000000010000000000000000000000100000001000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000001000001010000000000100000000
000000010000000000000000001111000000000100000000000000
010000010000000000000110000000000000000000000100000000
100000010000000000000100001101001010000000100000000000

.logic_tile 3 15
000000000001010000000000001011001110101000010000000000
000000000000000001000000001001101000010010100000000000
011010000000000000000000010000000001000010000000000000
000000000000000000000010000000001100000000000010000000
010000000000100000000010000000001110000010000000000000
110000000000000000000000000000010000000000000010000000
000010000000000111000000010000000001000000100100000000
000000000000000000100011100000001011000000000000000000
000000010000000000000111000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000110101000000000000000000000000000000000000
000000010001010111000000000000000000000000000000000000
000000010100110000000000011111001101110010110000000000
000000010000011001000011000101011100010010110000000000
010010010000000000000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.logic_tile 4 15
000000000000000000000010100101101100001101000000000010
000000100000000000000010100101101100001000000000000000
011000000000000111000000011000001100010110000100000000
000010000000001111000011100011011010010110100010000000
000000000000001001000000010000000001000000100100000000
000000000000100101000010000000001000000000000000000000
000000000000001101000000010011001011000000100000000000
000000001010000111000011001101001000010100100000000000
000000010000011111100000001001011110001001000000000000
000000010000001101000011111001101100001010000000000001
000000010000000011000111001101101101000001110000000000
000000011010000000000000000111001010000000010000000000
000010110000010000000000000011100000000010000001000000
000000010000100000000010000000100000000000000000000000
000010110001010000000000001011001000010000100000000000
000001010111110011000000000111011111010100000000000100

.logic_tile 5 15
000000000010001011000110011001111100000100000000000001
000000000000001001000010100011111010101000010000000000
011010100000000000000110000001101100110111110110100010
000000000000000000000010010111111101101011110010000001
000000000001001011100110000111101010000000010000000001
000000000000000011000000000111101011000001110010000001
000000000000010000000011100000000000000000100100000000
000000001110100000000000000000001000000000000000000000
000000010000000101100111100000000001000000100100000000
000001010000100000100010000000001011000000000000000000
000000010000001011100010100011111111000100000000000010
000000010100000011100000001001011100010100100000000000
000000010000000101100010000101001100000000100000000000
000001010000001101100100001001001000010100100010100000
000000010000000000000110100000001110000100000100000000
000000010000000000000010000000010000000000000000100000

.ramb_tile 6 15
000000000000001000000111010101011100000000
000000010000100011000111110000010000000000
011000001001010000000000010001111110000000
000000001111111111000011110000010000000000
010010100000001011100011100011011100100000
010000001000001101000011101101010000000000
000001000000000001000000010111011110100000
000010000000000000100011011001110000000000
000000010000000001000000000111111100000000
000000011110100000100000000101110000000000
000010010000000111000110000111111110000000
000000010000000000000100001101010000000000
000000010000000000000010000011111100000000
000000010000000000000000000001010000000000
010001010000010111100110001001111110000000
110000110000100000100110001101110000000000

.logic_tile 7 15
000001000000000000000000000101101010001000000100100000
000000000001000000000000001101010000001110000001000001
011000000000001000000111100111011010001101000110000011
000000001100001111000100000011000000000100000001000000
110000001000000000000010010000000001000010000000000000
110000001110100001000011000000001101000000000000000000
000000000001011111000111001000011111010000000110000010
000000000000100011000000001001001010010110000011000001
000000010000000001000010010101011011000000100110000001
000000010000000000000011000000001000101000010011000101
000010010000100000000000010000001100000010000000000000
000000010000010000000011010000010000000000000000000000
000101011100000111000111000000000001000010000000000000
000000010000100000100000000000001111000000000000000000
000000010000000111100111000000011011010000000100000001
000000010000000000000100001011011010010110000010000000

.logic_tile 8 15
000000000000100000000011010000000000000010000000000000
000000000001001001000011111101000000000000000000000000
011000000000000000000111010011100000000010000000000000
000000000000000000000111100000000000000000000000000000
000000000110100000000010000111100000000010000000000000
000010100000010000000000000000100000000000000000000000
000000000110000111000000001000000000000010000000000000
000000000100000000000000001001000000000000000010000000
000000011000000000000010110000000000000010000000000000
000000011100000000000011010001000000000000000010000000
000010010000010101000000000000000000000000100100000000
000000010110000001000000000000001001000000000000100000
000000011110100000000000000111001101100000010000000000
000000010001010001000000001011011001101000000001000000
010000010000000000000000000001001101101000010010000000
110000010010000000000011010111111100000000100000000000

.logic_tile 9 15
000000000110010000000000000111001001001100111001000000
000010100000100000000000000000001101110011000000010000
000000000000000000000000000101101001001100111000000100
000000000110100000000000000000001010110011000000000000
000000100000100001000000000011001000001100111010000000
000011000110010000100000000000101100110011000000000000
000000100000100101100111100111101000001100111000000000
000001000000010111100100000000101111110011000000000000
000000010000010111100010000011001001001100111000000000
000001010110100111000100000000001100110011000010000000
000000011000001001000010000111001001001100111000000000
000010110000001011000010010000001100110011000010000000
000000010001001111000000010111101001001100111000000100
000010011100100011000011100000101011110011000000000000
000010110000000000000010000101001001001100111000000000
000000010001000000000111010000001101110011000000000000

.logic_tile 10 15
000000000000000000000000000111001000001100111000000010
000000001110010000000000000000101100110011000000010000
000000001000011111000000010001101001001100111000000000
000010100001011111000011100000001100110011000000000001
000010000000000000000000000111101001001100111000000000
000000000000001011000000000000101001110011000000000100
000000001010010000000000000111101000001100111000000000
000000000110000000000000000000101010110011000001000000
000000010000001101100000010111101000001100111000000000
000000010000000111000011000000001110110011000000000000
000000010000100011100111100011001000001100111000000000
000000011000010000100011110000101100110011000001000000
000010110000010111100010000011101000001100111000000000
000001011000100000100011100000101111110011000000000000
000000010010001000000111000011101001001100111000000000
000010011010101101000110010000101000110011000000000010

.logic_tile 11 15
000010100001011111100000000001111100101000010000000000
000001000100101001000000001101101101010110000000000000
011000001010000001100111110000011110000010000000000000
000000000000000011000011100000010000000000000000000000
000000000000001000000110000001011110101000000000000000
000000000100000001000010001111001100100000010000000001
000100000000100000000011111011011011101111000000000000
000000000000010000000110001111111001010110100000000000
000010110100001111000000001101101100111001110000100000
000001010000000111000010011001101110111101110000100000
000000110000000011100000010001101110100001010000000000
000001010000000000000011000001011110010000000000000000
000011010000001001000010001101001110101000000000000000
000000010110001001000010001011111000100000010000000000
000000010001001111000111101000011110010110000100000000
000000011011011001000010010001001010010110100000000010

.logic_tile 12 15
000000000000000000000010001011101011111000000000000000
000000000000000001000110111111001100010000000000000000
011010101010010111100000000111101001111011110100000000
000000000110001111100011100111011011110011110000000000
000010000100001001100010100111011001111111110001000010
000000000000000111000111110011101001110110100000000100
000000000000000000000010101111111101101000010000000000
000000000000000001000110010101101100000100000000000000
000011111000101111100000010001001100111111110100000000
000010010001010001100010111011101000110110100000000000
000010010001011001000000000101001111001000000000000000
000001011000000001000000000111101110101000000000100000
000010010001011101100000010011111011100000000000000000
000001010001101011000010100101001000110100000000000000
000000110001000111100111000101100000000010100000100001
000000010000100001000000000000101011000001000001000000

.logic_tile 13 15
000000101000000111100000000011100000000010000010000000
000001000000000000000010110011100000000011000000100010
000000000000111111000010110011101000010111100000000000
000000001010011111000010101101011010000111010000000000
000000000000010101000110111001111010010111100000000000
000000000000101001000011110101011010001011100000000000
000000001110000101000000011111111000001101000000000000
000000000100100000000011100011110000001100000010000010
000000010000001111000000001101001100000001000000000010
000000010000000101100000000101000000000000000000000000
000000010110001111100110000001111111111110110010000000
000010110000001101000000000001001111111001110010000000
000000010001010001000000001000011000010000100000000000
000000010000001001000000001111001011010100100010000010
000100010001000001000010010101101111010010100000000000
000100010000100000000010010111001001110011110000000000

.logic_tile 14 15
000010000000011001100000001111101101000110100000000000
000000000000001111000011100111101001001111110000000000
000000000010000000000110001001011010010111100000000000
000010100000000000000011110011111100001011100000000000
000000000000000111000111110111001110100111010000000000
000000000000000001000010000001011010101011010000000000
000001000010100111000011111000000001000010100010000000
000000000000010000000110001101001001000010000001000000
000000110100000001100000000001001010000110000000000000
000001010000000011100000000000010000000001000001100000
000010110000000001100010000101011101000110100010000000
000011010001000000100010100011111111001111110000000000
000000010000001101000000000011001011010111100000000000
000001010100001001000010100111001010000111010000000000
000000011000000101000000001011001011001011100000000000
000000010000000000000010001011001100101011010000000000

.logic_tile 15 15
000000000000000000000010000001001000001100111000000100
000000000000000000000000000000100000110011000000010000
000000001110000000000000000011101000001100111000000100
000000000000000000000000000000100000110011000000000000
000000000000000000000111000111001000001100111010000000
000000000110000000000100000000100000110011000000000000
000000000000010000000000000111101000001100111000000000
000000000000000000000000000000000000110011000000000010
000000110000000000000000000000001001001100111000000000
000001010000000000000010000000001111110011000000000010
000000010000100000000110100101001000001100111000000000
000000010001010000000110000000100000110011000000000010
000010110000000000000000010011101000001100111000000000
000000010000000000000011010000100000110011000000000000
000000010000000011000110100011001000001100111000000000
000000011010000000000000000000100000110011000000100000

.logic_tile 16 15
000010101001011000000010100101011010000110000000000000
000000001100101011000010010000110000000001000001000000
011000100000000000000010110000000000000000000000000000
000000000010000000000011110000000000000000000000000000
110000001010010000000000001101111000011110100000000000
100000000000000000000010111111011100101110000000000000
000001000000000011100000000101111000000110100000000000
000000100000001111100010110111011111001111110000000000
000100010000000000000110010000001000000100000110000001
000000010000000111000010000000010000000000000000000100
000000010000000101100000000000001100000110000010000000
000000011110000000100000001011010000000010000000000000
000000010000000000000000001011101110010111100000000000
000000010000001101000010011111011001000111010001000000
010001010000000000000010000001000000000000000101000000
000000110100100000000100000000000000000001000000000100

.logic_tile 17 15
000010100000001000000000000111001001001100111000000000
000001000000001111000000000000101100110011000000010000
000000000000000111100000000111101000001100111000000000
000000000000000000100000000000001101110011000000000000
000000000100000000000011100011001001001100111000000000
000000000010000000000100000000001011110011000000000000
000100001100100000000111100111101001001100111000000000
000000000000000000000100000000101110110011000000000000
000000010000001101100010100011101000001100111000000000
000000011010000101000100000000101100110011000000000000
000000110000010101000010110101001001001100111000000000
000000010000100001100010100000101000110011000000000000
000000010000010000000000010111101000001100111000000000
000000010110000000000010100000101000110011000000000000
000010110000001101100010110011101001001100111000000000
000000010000000101000110010000101100110011000000000000

.logic_tile 18 15
000000000000001101100110100000011011010000000100000000
000000000000000011000000000000011000000000000000000000
011000000000001101100110101000000000000000000100000000
000000000000000101000010011101001011000000100000000000
000010100000001000000000010101011010000000000100000000
000000000000000101000010100000010000001000000000000000
000000000010001000000000011001011000110010110000000000
000000000110000111000011010101011100110111110010000000
000000010000000011100000000001011010000000000100000000
000000010000000000100000000000110000001000000000000000
000010010000000000000000000000000001000000000100000000
000010010000000000000000000001001011000000100000000000
000000010000000000000000000001111010000000000100000000
000000010000000000000000000000110000001000000000000000
010000011100100000000000001000000001000000000100000000
100000010000000000000000001101001000000000100010000000

.ramb_tile 19 15
000000000001110000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010001000000000000000000000000000000
000000011010110000000000000000000000000000

.logic_tile 20 15
000000000000000000000110001111101100111101110100000100
000000000000001001000110101101011111111111110000000000
011000000000001000000111011111011000111000110000000000
000000000000000001000011011101011110110000110001100000
000000000000000111100000000111111011010100000100000000
000000000000000000000010010000111010001000000000000000
000000000000101101000111110101000000000000010100000000
000000000000001111000011001001001011000000000000000000
000001010000000000000111100101001000000000000100000000
000000010110000111000011100000111100100000000000000000
000000010000000000000000010000001100000000000100000000
000000010000010000000010001001011011010000000000000000
000000010000001111100110000101100000000001000100000000
000010010000000011000000000001101001000001010000000000
010000010110000000000000001001111101000010000000000000
100000010000000111000011111001011010000000000001000000

.logic_tile 21 15
000000000000000000000111110101101111000010000000000100
000000000000000001000110100001011111000000000000000000
011000000011000000000000010000011000000010000010000000
000000000000100101000011010000000000000000000000100000
000000001000001000000010101101011110000100000100000000
000000000000001011000010110111100000001100000000000000
000000100001011000000000010000000000000000000000000000
000001000100000001000011000000000000000000000000000000
000000010000000000000000010000011100000000000100000000
000000010000000000000011001101001101010000000000000000
000000010000000111000110000001111001110110110000000000
000000011010010001000000000101101011111110100000000000
000000010000001000000000011011101110000010000000000000
000000010000001111000010000011101001000000000000100000
010000010001001001100011100011001010001000000100000000
100000010100101101000000001001110000000000000000000000

.logic_tile 22 15
000000000110000000000110000001000000000000000000000000
000000000000000111000000000001100000000001000000000000
011000000000000000000111000000000000000000000000000000
000000001010000000000100000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000100000000010100001000000000000000100000000
000000000111010000000000000000000000000001000000000000
000000110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000110001000000000000000000000000000000000000000000
000001010100100000000000000000000000000000000000000000
000000010000000000000000001001100000000000010100000000
000000010000000000000000001101101010000000000000000000
010001010000100000000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.logic_tile 23 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 25 15
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000011110000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 16
000000000000000000000000000111101000001100111000000000
000000000000000000000000000000101101110011000000010010
000000000000000000000000000101001001001100111000100000
000000000000000000000000000000101111110011000000000000
000000000000000000000111000111101001001100111000100000
000000000000000000000100000000101110110011000000000000
000000000000000000000000000011101000001100110000100000
000000000000000000000000001011100000110011000000000000
000000000000000000000110110000000000000000000000000000
000000000000000000000110110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000100011100000000000000000000000000000

.logic_tile 2 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000001000000000000000000000000000000000000
000000000000000000000000010000001110000100000100000100
000000000000000000000011010000010000000000001100000000
110010000001000000000000000000000000000000000000000000
010000000000100000000000000000000000000000000000000000

.logic_tile 3 16
000000000000000000000000010111000001000000100000000000
000000000000000000000011110011001111000010100000000000
011000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010000000000000000000010100000000000000000000000000000
010000000000010000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000001000101001000000000010000000001000000100100000000
000010100100000011000010110000001110000000000010000000
000010100001000000000000000000001010000100000100000000
000000000000100000000000000000010000000000000010000000
000010000001010000000000000000000000000000000000000000
000010000000000001000000000000000000000000000000000000
010000000000000011100010001111101100000001000000000000
100000000000000000000000001001111110000011000000000000

.logic_tile 4 16
000000000000000000000010101101111001000000100000000000
000000000000001111000010000111111011100000010000000000
011010000001010101000010110011101100010000000100000000
000000000000000111100110000000111001100001010010000000
010010100000000011100011110011011111000000100000000000
010000000000000000000011000000001001000000000000000000
000000000000001101000110110001001111000000010000000000
000000000000001111000011001011001000000001110000000100
000000000000000001000011011111000000000000100000000000
000010000010100000100011000001101010000001000000000000
000000000001000000000000010011001010010000100100000000
000000000000100000000010110000111011101000000010100000
000000000000100001000111010111011010101111000000000000
000001000001000001000011101111101010010110100000000000
000000000000001111100000000101101100000000100100000001
000000000000000001100000000000011110101000010010100001

.logic_tile 5 16
000000000000000111000111101111001011000000100000000000
000000000000000000000111100001011010010100100010000000
011000000000010001100000000111101000001001000000000010
000000000100000101000011000101011110001010000000000100
110000000000000111100000000011111001010000000100000101
010000000000010001100011100000101111101001000000000101
000000000000011001000000010001001010010000100000000000
000000000000001001000010010111101100101000000001000000
000110100001011001000000011001001110100000000000000000
000000001000000011000011001001111110110000100000000000
000000000000100000000010001001101100001001000000000000
000000001011000000000010010101001000001010000000000000
000000000000000001000000000001011010010100000000000000
000000001000100011100011110011011010010000100000000001
000010100000000101000111000000011100000010000001000000
000001000000000000100100000000010000000000000000000000

.ramt_tile 6 16
000000000000000000000111100001011000100000
000000000110000000000100000000110000000000
011000000000001000000011100001111010000000
000000000000001111000010010000110000010000
110000000000000000000000001111011000000000
010000100000001001000010000111110000000100
000000000000000000000011100011111010000000
000000000000001001000000000101010000000001
000000000000000000000000010111011000000000
000000000000000000000011000111010000010000
000000000110000111100000011111111010000000
000000000000001001000011000101110000000100
000000001110000001000010000011111000000100
000000000000001001000010001111010000000000
010000001111000001000111000011111010000000
010000000110100000000100001101110000000000

.logic_tile 7 16
000000000000000001100010100101100000000000001000000000
000000000000000101100010100000101011000000000000001000
000000100000000000000010100101100001000000001000000000
000001101011000101000000000000001111000000000000000000
000000000101001101000011110101000001000000001000000000
000010000111001001000110010000001000000000000000000000
000000000000000101000000000101000000000000001000000000
000001000000000000000010100000001100000000000000000000
000001101000000111000000000001000000000000001000000000
000000000001000000100000000000101001000000000000000000
000000000000000000000000000011100001000000001000000000
000000000000000000000010010000101001000000000000000000
000101001000000000000010000101000000000000001000000000
000010000000100000000000000000101000000000000000000000
000000000001010000000000010111000000000000001000000000
000000000000000000000011100000101000000000000000000000

.logic_tile 8 16
000001000000110111100011100111100001000000001000000000
000000100000110000000010100000101001000000000000001000
000000100000000000000000010111100000000000001000000000
000001001010000000000011100000001000000000000000000000
000000001110100101000000000101000001000000001000000000
000000000000010101000000000000001100000000000000000000
000011000100000000000000000011100000000000001000000000
000010101010000000000000000000101100000000000000000000
000000000010000001100011000111000000000000001000000000
000000100110000000100100000000101111000000000000000000
000010000001001000000000000111100000000000001000000000
000000000010101001000011100000101101000000000000000000
000001001000001000000110010111000000000000001000000000
000000000000001001000110010000001001000000000000000000
000001000000000001100110010101000000000000001000000000
000000101000000000100110010000001001000000000000000000

.logic_tile 9 16
000000101010011111100000000001101001001100111000000000
000001000110001111100000000000101100110011000000010010
000000001110001000000010000101101000001100111000000000
000000001010001011000100000000001101110011000000000000
000101101100110000000000000001001000001100111000000000
000111000001110000000010010000001101110011000000000001
000000000000000001000111100111101000001100111000000000
000010100000000000100100000000101011110011000000000000
000010000000000000000011000111001001001100111000000000
000000001010000000000111100000101000110011000010000000
000000000000010000000010010011101001001100111000000000
000010100000001001000011000000101101110011000000000000
000000000000100000000000000111101001001100111000000000
000000000000000000000010000000101011110011000010000000
000001001010100000000111000001001001001100111000100000
000010100001001011000011110000001110110011000000000000

.logic_tile 10 16
000000000000000011000010100011001001001100111000000000
000000000000000000100100000000001110110011000000010001
000000000000000000000000000101101000001100111010000000
000000000000000000000000000000001000110011000000000000
000001100000101111100000000111001000001100111000000000
000011100001011111000000000000001010110011000000000000
000000101010010111000000010011001001001100111000000001
000000001010000000000010110000001110110011000000000000
000001001100010101100000010001001000001100111000000000
000000000000000011000010100000101110110011000000000000
000000000000000001000000000111001000001100111000000000
000000000000000000100011010000101010110011000000000000
000001000000001001000011100011101001001100111000000000
000000001011010101000000000000001101110011000000000000
000000000000000111000000000011001001001100110000000000
000000000000000001000000000000101011110011000000000000

.logic_tile 11 16
000000000000100000000110000011000000000010000000000000
000000000000001001000000000000100000000000000000000000
011000101000101011100000000000011100000010000000000000
000001100000000001100000000000010000000000000000000000
000010000000010000000111100000000000000010000000000000
000001001100100111000100000000001011000000000000000000
000000000000000011100000011001001100100011110000000000
000000001010000000100010000001001111101001010000000000
000010001000000111000111111101001000101100000000000000
000011100001000111100011010101011100111000000000000000
000000000001011000000000010011011001010010100100000001
000000000100000111000011010000101011101001010000000000
000000000000111111000111100111011110101001000000000000
000000100000000111100111100111001111010000000000000000
000000000000001000000000010011101111100001010000000000
000001000101011001000010010011011111010000000000000000

.logic_tile 12 16
000000001100001001100010011001000001000001000000100000
000000000000001011000111111101001110000001010000000000
000000000000000101000111110001011001010111100000000000
000000000000001101100111110111111100000111010000000000
000001001010100101000000001001100001000001000000000000
000010001011000001000010001101001100000001010000000000
000000100000001000000111001001011010010111100000000000
000000001010000001000100001001111001001011100000000000
000010000001000101100010000011101010100001010000000000
000001001100101111000000000101101110100000000000000000
000010000001000101100111000001100000000001010010000000
000001000010110011000100001011001111000001110010000000
000000000000000111000000010111001100010000100000000000
000000000000000111000011100000001100000000010000100000
000010000001010001000000001001011100010110100000000000
000000000100000000100000000101001011101001000000000000

.logic_tile 13 16
000101000000000111100000010101100001000000001000000000
000000100000000011100011110000101000000000000000000000
000010100000101000000000000001001000001100111000000000
000000001100010111000000000000001101110011000000000000
000010100000001011100000000101101001001100111000000000
000000000000001111000000000000001110110011000000000000
000010100000000111000000010011101000001100111010000000
000001000000000111100011000000001111110011000000000000
000000000000101000000010000001001000001100111000000000
000000001011011111000000000000001001110011000000000100
000000000001000000000000000011001001001100111000000000
000000000000000001000000000000001110110011000000000000
000000000000000000000000010111101001001100111000000000
000000000000000000000011110000101010110011000000000001
000000100010000111000000010101001000001100111000000000
000000000110000001100011100000001010110011000000000000

.logic_tile 14 16
000000000000010111000000010011000000000000000100000010
000000001010100000000011100000100000000001000000000100
011001000000001111100000011111101110000010000000000000
000010100000000001000011100001110000000111000010000000
110000101100101111100010110000000000000000000110000000
100001000000011011100111010011000000000010000000000100
000000000000010011100000000101011000000110000010000000
000000000000000000000011100000100000000001000001000000
000000100000001101000110000011001011010111100000000000
000001000000001101000100000101001101000111010000000000
000000000001000000000000010101111000101001010010000010
000000001011010000000011001101011000011101000000000000
000010000000000000000011000000011010000100000100000100
000000000000000000000000000000010000000000000010000000
010000000100000000000111100001000000000000000110000100
000000000000100000000000000000100000000001000000000000

.logic_tile 15 16
000010000001010000000000000011001000001100111000000000
000000000000000000000000000000000000110011000000010000
000000001011000000000000000000001000001100111000000000
000010000110000000000000000000001101110011000000000000
000000000000001000000000010000001001001100111000000000
000000000000000101000010100000001101110011000000000000
000000000000100000000111010101101000001100111000100000
000000000000000000000110100000100000110011000000000000
000000000000000101000010000101001000001100111000000000
000000100000000000000000000000100000110011000000100000
000000000000000000000000000000001001001100111000000000
000000000000000000000010100000001011110011000000000000
000000000000100000000000000101001000001100111000000000
000000000000010000000000000000000000110011000000000000
000010101100000000000000000000001001001100111000000001
000000000000000101000000000000001110110011000000000000

.logic_tile 16 16
000000000000000011100010000000011011000110100010000001
000000000000000000100111100000001101000000000000000100
011000000000000000000111001101001101101001010000000001
000000001000000000000000001001011101010001110001000010
010000000000001011100011101001011110110110110000000000
110000000000000011000100000011001101010001110000000000
000000000001001000000010000011000000000000000100000000
000000000010100001000100000000000000000001000000100010
000000000001010000000000000111001011010111100000000000
000000000000100011000011110111101011000111010000000000
000010100011000111100110100000001000000100000100000000
000000000010001111100110110000010000000000000011000000
000000000000000101100000001011111101010111100000000000
000000000000000000100010111111101011001011100000000000
010010000000000000000010000000000000000000000110000000
100001001000001101000100001001000000000010000010000000

.logic_tile 17 16
000000000100000111000000000111001001001100111000000000
000000001010000000100010110000001010110011000000010000
000000100000000000000011100011101001001100111000000000
000000000000000000000010110000101100110011000000000000
000000000000000101000010100111101000001100111000000000
000000000100000111100100000000101011110011000000000000
000010100010110101000010100001101000001100111000000000
000010000000001101100100000000101000110011000000000000
000010100000000000000000000001101000001100111000000000
000000000000000000000000000000101010110011000000000000
000010100000000101000000010101101000001100111000000000
000001000000000000000010100000101010110011000000000000
000000000000000000000000000111101000001100111000000000
000000000000000111000000000000001001110011000000000000
000000000000001011100000010111101001001100111000000000
000000000000000011100011010000001010110011000000000000

.logic_tile 18 16
000000000100001101100000001101101101010110110000000000
000000000010010011000010111011001110011111110000000000
011011000001010000000011111101011110010111100000000000
000010000000100000000111110101101111111111010000000000
000011000000011101000111000101111011111110100000000000
000010101010101111100111110001101110111110010000000000
000000000000000000000000000011001110010000100100000000
000000000110000111000011100000101010000000010000000001
000110000000000011100000011000001010010100000110000000
000000000000000000000010001001001010000100000000000000
000000000000000000000000010000001000010000100100000000
000000000100000000000011100111011010000000100010000000
000001000001001001100000010001001010000000000100000000
000000100000100001000011100000010000001000000000000000
010000000001000001000000001000000000000010000000000000
100000000110000000000000001001000000000000000000100000

.ramt_tile 19 16
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100001000000000000000000000000000000
000001000000000000000000000000000000000000

.logic_tile 20 16
000000000000001000000000000000001100000010000000000000
000000000000000111000000000000010000000000000001000000
011000000000000101000000000000011010000100000100000000
000000000000000000000000000000000000000000000000000100
110000000000000011100010000001100001000010000000000000
110000000000000000000000000001001101000000000000100000
000000000000000001000000000111000000000000000100000000
000010100000000000000000000000000000000001000000000100
000000001100001011100110100000000000000000100100000100
000000000001011011000000000000001100000000000000000000
000000000000000101100000010000000000000000100100000100
000000000000000000000011000000001100000000000000000000
000000000000000001000011100000000000000000000000000000
000000001000000000000100000000000000000000000000000000
010000100001000000000000001101001011011111110000000000
100011000000100000000010010011101111010110110001000000

.logic_tile 21 16
000000000001100000000111011001100000000001000000000000
000000000000100000000011111101100000000000000010000001
011000000000000000000111000000000000000000000000000000
000010000000000000000100000000000000000000000000000000
010000000000000101000010001011101001111110110000000000
010000000010000000100111110101011101111100100000000000
000000000000000011100010011000000000000000000100000000
000000000000010000100010011011000000000010000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000010100000000111000110000111000000000000000100000000
000001000000000000000010010000100000000001000001000000
000000000000000000000010001101101010000010000000000000
000000000000000000000000001111111010000000000000100000
000000000000001000000111101000001010000010000000000000
000000000100000111000100000111010000000000000000000001

.logic_tile 22 16
000000100000000000000000000000000000000000000000000000
000001000000000000000011100000000000000000000000000000
011000100000000000000000000000011110000100000100000001
000001000000000000000000000000000000000000000001000000
010000000001000000000000000000000000000000000000000000
010000000000100000000000000000000000000000000000000000
000010100001010111100000000000011010000100000110000000
000000000100000000100000000000000000000000000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000001000011100000000000000000000000000000000000
100000000100100000000000000000000000000000000000000000

.logic_tile 23 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 17
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 17
000000000000000000000110000101100000000000001000000000
000000000000000000000000000000000000000000000000001000
011000000000000000000000000001100000000000001000000000
000000000000001101000000000000000000000000000000000000
110000000000000000000000000111001000001100111101000000
010000000000000000000000000000100000110011000000000000
000000000001001000000000010000001000001100110100000000
000000000000100001000011101001000000110011000010000000
000000000000000000000000010101111010001100110101000000
000000000000000001000011110000100000110011000000000000
000000000000000000000000000011011110000100000000000000
000000000000000000000000000000000000001001000001000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
010000000000000011100000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000

.logic_tile 3 17
000000000000001000000000010011101011101000010100000000
000000000000000111000010010011101101110100010000000000
011000000001000001100010110001011100101001010010000000
000000001010100111000110001111001110010010000000000000
000010000000010011100011101011101111110010110000000000
000000000110000101100010000011001000100001110000000000
000000000000000001100000010001011111010110100100000001
000000000000001101000010000000111110001000000000000000
000000100001101000000000000000000000000000000000000000
000000000000100001000000000000000000000000000000000000
000010100000000011100110101111111010111001010110000000
000000000110000011000011100101001010110000000010000001
000000000000000000000000010101011001000011110111000101
000000000000000101000010000101111001010011110010100010
000000000000001101100010001011001011001110000000000000
000000000000000011100100000001011011001100000000000000

.logic_tile 4 17
000100100000001101000110000001011010000001010000000000
000101000000010111000011111001101101000001000000000000
011000000001000101000000010111011101110110110100000001
000000000100100000100011010111011101111001010000000000
000001000100000101000000000001011110000100000000000000
000000100100000011100000000000000000000001000000000000
000000000000001001000000000011111001111110000000000000
000000000000001001100010000001011011101101000000000000
000000000001011101100010011101011000001111000110000000
000000000110000011000010001111000000001101000000000000
000010000001001000000011010000011010000100000100000000
000001000000100111000011010000000000000000000000000000
000010000100001011100000000000001100010110000110000000
000010000000000001110000000011001010010110100000000000
000000000000001000000011100001000000000000000000000100
000000000000001111000100001011000000000010000011000011

.logic_tile 5 17
000010000000101000000110011101111100110011000000000000
000010100010011011000010100101111000000000000000000000
011000001100001001100110001001101011110000010000000000
000000000000001111000010111111001100010000000000000000
110000000100101111100111011101011101100000000000000000
110000000000011111000010110001101100111000000000000000
000000000000001001000010010101001100000100000110000000
000000100000000001000011010000111110101000010010100000
000000100110001111000000001001001101100010000000000000
000001000000000001000011101111101011001000100000000000
000000001110000011100111111011011001100000000000000000
000000000010000111100111101001011010000000000000000000
000010100110001111100011100001101010000000000010000000
000000000110011011000111111001001110100001000000000000
000001100000000001100010000011111111100010000000000000
000010100110100001100011111111101110000100010000000000

.ramb_tile 6 17
000000000100100000000000000000000000000000
000010100001010000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000011100000100000000000000000000000000000
000010000111010000000000000000000000000000
000000000000000000000000000000000000000000
000010101010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000100000000000000000000000000000
000010000001000000000000000000000000000000
000100101000000000000000000000000000000000
000101000000000000010000000000000000000000

.logic_tile 7 17
000000000001001111100000000101000001000000001000000000
000000001100100111100000000000101101000000000000010000
000010000000100111100000000011100001000000001000000000
000000000001001001100011100000001100000000000000000000
000010000000000000000000000001000000000000001000000000
000001000000100000000010010000001000000000000000000000
000000000000000111000000000011000001000000001000000000
000000000000000111000000000000101000000000000000000000
000000000000100011000010000111000001000000001000000000
000010100000000000000011000000001010000000000000000000
000001000000000111100000000111000000000000001000000000
000010000000000001000011110000001100000000000000000000
000000100011110111000000000101100001000000001000000000
000000000000011001100000000000001000000000000000000000
000101100000000000000000000001100000000000001000000000
000010100000000000000000000000101101000000000000000000

.logic_tile 8 17
001001000000100000000111000011000000000000001000000000
000000000001000000000100000000101101000000000000010000
000001000000001000000000000001100000000000001000000000
000000000000001011000011100000001010000000000000000000
000000000010101000000000000011100001000000001000000000
000100000000010011000000000000101011000000000000000000
000010000000000000000011100111000001000000001000000000
000000000100010111000000000000101010000000000000000000
000000000111100000000111110111000000000000001000000000
000010100001110111000111000000001100000000000000000000
000000000000001000000010000001100000000000001000000000
000010000100010011000000000000101111000000000000000000
000100000100000000000010100111100001000000001000000000
000100001111010101000010100000101100000000000000000000
000010000000000000000010100111100000000000001000000000
000000000000100000000010100000101001000000000000000000

.logic_tile 9 17
000010100000100000000010000001001001001100111000000000
000001100001010000000100000000101100110011000000010000
000010101100000000000000010101001001001100111001000000
000000000000100000000011110000001111110011000000000000
000000001001010111100010000111101001001100111010000000
000000000000100000000100000000001101110011000000000000
000010000001010000000000000111101000001100111000000000
000000000000101111000010010000101100110011000010000000
000000000100100111000000000101101000001100111000000000
000000000001010000100011110000001101110011000000000000
000000000000101000000010000001101001001100111000000000
000000000001000111000111100000101011110011000000000000
000000000111000000000010010011101000001100111000000000
000010001100100000000011100000101111110011000000000000
000001100000000000000111110101001000001100110000000000
000011000010001001000011001111100000110011000000000000

.logic_tile 10 17
000100000001110000000000001011111000110000010000000000
000000000110010000000010010101101001010000000000000000
011010000000001101100010111101101001101000000000000000
000000000000000101000010101001111101011000000000000000
000001000001010111100111000011111011101000000000000000
000010000000000000100010001001111001010000100000000000
000000000010000101000110100000001010000010000000000000
000000000000000101000010100000000000000000000000000000
000000000000110001100010000000001010000100000100000000
000000001010010000100000000000010000000000000000000000
000000001110100011000011101001011001101000010000000000
000000000011010000000100000101101101001000000000000001
000010100000100001000000011011001100100000000000100000
000001100000000000000011011111011001110000010000000000
010000001110000000000011100111001011101111110000000000
000000000010000000000100001111011100101111010000000000

.logic_tile 11 17
000101000000000001100000001111101101101111000000000000
000010100000000111000000001111111101101001010000000000
011000001100100000000000001001101101101110010000000000
000000000001010000000011111111101011010110000000000000
000010100001011101100010110101101101010110100000000000
000000000110100001000110000101111001101001000000000000
000000000110001000000010110001011110111111100100000000
000010001100000001000011111101001000101111010000000010
000000000001011011100111111101011100101000010000000000
000010100100001111100110011011011100100001010000000000
000000000000001001010111100011011100101000010000000000
000000000000001111100110010011101111000100000000000000
000010100000000000000010010101100001000011110100000000
000000000000000000000011111101001011000010110000100000
000010100001001001000111101111000001000011000100000000
000000000000001101000110000011101110000011100000000010

.logic_tile 12 17
000010000001010101000010100011101111000110100000000000
000001000000000000100100000000011010000000010010000000
011000000000000111100110001101111110101111010100000000
000000000110101001000000000111101001111111100000000000
000010000000000000000000000011011000100000010010000000
000000000000001001000010001111001101010000010000000000
000000000000000111100111101111000001000000100000100000
000000000000000000000011111101001001000000110000000000
000001000001000001100011111011001101101001000000000000
000000000001100111000111000001011010010000000000000000
000000000000000011000111000000001101000000000000000000
000000000110000000000010000001001101000110100000000000
000010001110001111000011111111101010000010000010000000
000000001110000101100111110101110000000111000000000000
000000000000000001000111100111111100000110100000000000
000000000000000001100110010111111010001111110000000000

.logic_tile 13 17
000010000000001000000111010101101000001100111000000000
000101101010001111000011100000101001110011000000010000
000010100001000011100111110111101001001100111000000000
000001000010100000000111110000101010110011000010000000
000000000000000000000000000111001000001100111000000000
000000000100000000000011000000101110110011000000000000
000000000000001001000111110101101000001100111000000000
000000000000001011000011100000101001110011000000000000
000000000000000000000000000101001001001100111000000100
000000000000100000000000000000101001110011000000000000
000010100001010000000000000001001001001100111000000010
000000001110100000000000000000001001110011000000000000
000000001010000011000111110111101001001100111000000010
000000000000000000000011100000101010110011000000000000
000010100000110000000011100111001001001100111000000000
000001000000000000000110000000101000110011000000000000

.logic_tile 14 17
000010000001010000000110110001101011000110100000000000
000010100000001001000010101001011101001111110000000000
000000001111010111100000011011001110111101100000000100
000000000010001111000011001111001110111110100010000010
000000001010001001000111111101111111101111010000000001
000100001100000001000011100011111011111111100001000000
000010000000010001000110011001011000000110100000000000
000000000000000001000011010111011100101001010000000000
000001000000000111000110101001101001010111100000000000
000000100000001111000000000001011110000111010000100000
000000000000000000000110001111101111001000000000000000
000000000000000011000110011011111000101000000000100000
000000001010100001000010100101101011001000000000000000
000000100000000111000011101101001010010100000000000010
000010000000001011100010000011001010100111010000000000
000000000000001111000010001011001111101011010000000000

.logic_tile 15 17
000010100000000001000111110101001000001100111000000000
000000000000000000000111100000000000110011000000010001
011000000000100000000000000101001000001100111000000000
000000001111000000000000000000100000110011000000000000
010000000001000000000011100111001000001100111000000000
010000000000100001000100000000100000110011000000000000
000000000010010111100110000111001000001100111000000000
000000000000100000000000000000100000110011000000000000
000000000001010000000000000011101000001100111000000000
000000000110000000000000000000100000110011000000000000
000000001010000000000110000111101000001100110000000000
000000001010000000000100000000000000110011000000000100
000001100010100000000110111001001001001111110000000000
000001000001000000000010100101011111000110100000000000
010000000100000101100011000000011010000010000100000000
100000000100010000000100000000010000000000000010000010

.logic_tile 16 17
000100000000000000000011111001011100001001000010000000
000000000000000000000111000001100000001101000000000000
011100000001011000000000000001000000000000000100000001
000000000010111111000000000000100000000001000000000000
110001000000000000000000000111000000000000000100000000
100000000000000000000000000000100000000001000001000000
000001000000111000000000000011000000000000000100000000
000000001100000011000000000000100000000001001001000100
000000000001010000000000000000011010000100000100000001
000000000000000000000011110000000000000000000000000000
000000100000000111000011100000011110000100000100000000
000001000000000000100000000000010000000000000000000100
000000000000000000000000000000001110000100000100000000
000000001010000001000011100000000000000000000001000010
010010100000000000000111001000000000000000000100000001
000000000000010000000000001011000000000010000010000100

.logic_tile 17 17
000000000000000000000010100000001000001100110000000000
000010000000010101000000000000000000110011000000010001
011000000001000000000000000001111110000000000100000000
000000000000000101000000000000010000001000000000000000
000000000001010000000000000000011011010000000100000000
000000000000000000000010100000011111000000000000000000
000010000000000101000010100111100000000000000100000000
000001000000000000000010100000101011000000010000000000
000000000000000000000000001000000001000000000100000000
000000000000000000000000001111001011000000100000000000
000000000000100000000000000001011110000000000100000000
000010000001000000000000000000010000001000000000000000
000010100000000000000000000000001001010000000100000000
000000001010000000000000000000011111000000000000000000
010000000001010000000011100101111110000000000100000000
100000001010100000000000000000010000001000000000000000

.logic_tile 18 17
000000000000010000000010000101111111101001010000000000
000000000000100000000110011111011010110110100001000001
011000000000001111100111001101001101111111010000000000
000000001010000001000100001001001000101011010000000000
010000000000000011100000000101001011101011110000000000
010000000001010001100010000101101100011111100000000000
000000000000100001000111100101011010101011110010000000
000000000110010111000000001101011001111001110000000000
000001000000000000000000000000000000000000000100000000
000010000110000001000000000111000000000010000000000010
000000100000001000000000000001100000000010000000000000
000101000000001101000000000000000000000000000000100000
000000000001000001000011100000000000000000000000000000
000000000000100000000100000000000000000000000000000000
000100000000001000000000000000000001000010000010000000
000000000000001111000010000000001110000000000000000000

.ramb_tile 19 17
000000100000001000000011000000011100000000
000001010000001111000000000000000000000000
011000000000000000000011000000011110000000
000000000000000000000100000000000000000000
110000000000100000000000000000011110000000
110000000000000000000000000000010000000000
000000000000000111000110100000011100000000
000000000000000000000000000000010000000000
000000100100000000000111100000011100000000
000001000000000000000100000001000000000000
000010100100000011100000011000011110000000
000000000000000000000011001001000000000000
000000000100100000000011101000001100000000
000000000000000000000000000101010000000000
110000000000000011100000010000011010000000
110000000000000000000011001001010000000000

.logic_tile 20 17
000010100000000001000000010000000001000000001000000000
000000000000000000000011110000001010000000000000001000
011000000001001000000000000000000001000000001000000000
000000000000100011000000000000001111000000000000000000
010000100100010000000010000000001000001100111100000000
110001000000000001000000000000001101110011000000000000
000000000010000001100000010000001000001100110100000000
000000000000001111000011111011000000110011000000000000
000000000000000000000110011011101010010011110000000000
000000000000000000000010000001101111100010100000000000
000010100000000000000010100101100000001100110110000000
000000000110000000000110010000001000110011000000000000
000000000000000000000010000101111010000100000000000000
000000000000000000000010000000010000001001000001000000
010100000000000000000000000001011100111110110000000000
100000001010000000000011110101111111110100110000000000

.logic_tile 21 17
000000000000001000000010110001001011011111010000000000
000000000000000001000011001011101001101111010000000000
011010100000001000000110100001011110001000000100000000
000001000110000001000011101101100000000000000000000000
000010100000001111000000000111111011100000000100000000
000001000000000011000010001001111111010110100000000010
000010100001111001100111100111011001000010000000100000
000010000000000101000111101111001101000000000000000000
000000000000000000000010010001101110010100000100000000
000000000000000000000011100000101000001000000000000000
000010000000011001000110001111011101100110010000000000
000001000000001011100000000011101010101000000000000000
000000000000011101100110101011011100010111100000000000
000000000000101101100010011101101010111111100000000000
010010000000000111000110110001011010000000000100000000
100000000100000000100010000000100000001000000000000000

.logic_tile 22 17
000000000000100000000011101101111001111001010000000000
000000000001010000000010010011101001111111110000000001
011000000000000001100000010000000001000000100100000000
000000000000001101000011010000001011000000000000000000
010000000000000001100111000000000000000000000000000000
010000000000000000000110110000000000000000000000000000
000100000000000000000111000101011001101001000000000000
000000001010000000000110111001001100110110010000000000
000000000000000000000000000000000000000000000000000000
000000000010000001000000000000000000000000000000000000
000000100000000001000000000101011110000000000000000000
000001000000001111000000000000101110100000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
010010100000010001000000000101101101000100010000000000
100001000000000000000000001101101100000100100000000000

.logic_tile 23 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000001010000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000011100000000010000100000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000011100000100000110000110
100000000110000000000000000000000000000000000010000010

.logic_tile 24 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 17
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000001001010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 18
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 18
000000000100000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
011000000000000000000000001000001100010000100010000000
000000000000000000000000000101001110010100100000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000001000000000000111100000000010000100000000
000000000000100011000000000000000000000000000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000001001000000000000000000000000000000000000
010000000000001000000000000000000000000000000000000000
100000000000000001000000000000000000000000000000000000

.logic_tile 3 18
000001001100001000000110110001011100011111100000000000
000000000000000011000111000001101010101111100000000000
011000000000010101000110000111011000100000110000000000
000000000000000111100110111111101110000000110010000000
010000100000001101000010100001100000000010000000000000
000001000000001011100110111101001000000001010000000000
000010100001000101000111001011011010001001110000000000
000000000000100001100000001111101011010110110000000000
000000000000100000000000011101011000001000000000000000
000000000000010000000010110101111011000000000000000000
000010100000010011100000001101101000101101010100000000
000000000110000000000010110101111010111110100000000000
000011100000001000000110011101001000000011110000000000
000000000000000001000010001011111000001011100000000000
000000000000010000000000011101011001110110110000000000
000000000000000000000010001001111000101001110000000000

.logic_tile 4 18
000000000001011000000111101011101100001000000110000000
000000000110001011000111111111010000001110000011000000
011000000000010111000000011011111111101000010000000000
000000001100100000100011011101001110010010100000000000
110000100000000000000000011011011001111110000000000000
110001000000010000000010001101001101101101000000000000
000000100000000000000010011011111010100000110010000000
000001000000000001000010000111111011110000100000000000
000001000000000111000011000101111100000000100110000000
000000100000000001100000000000001000101000010010000001
000000000000000101000011001001001100001100000000000000
000000000100000001100010001011100000001000000000000000
000000000001100000000111001011011001111110000000000000
000000000000100000000100000111001100101101000000000000
000000000000000011100010001001100000000001110100000100
000000001110000111000100000011101001000000010011000000

.logic_tile 5 18
000000000000101111000010000000000001000010000000000000
000000001010011111000010100000001001000000000010000000
011000000000000011100010001111001101111011110110000000
000000000000000000000111100001011001111111110000000000
000000000000101001000111100001011010110010110000000000
000001000000001111000100000011011000010010110000000000
000000000000000000000000000101001110010110000000000000
000000000000000000000011111111111001010110100000000010
000000001011000000000011111111101010110110100000000000
000000000000101111000010001011101100111100000000000000
000000000000001111000110001001011110001111000100000000
000000000000000001100010001011100000001101000000000010
000000001100000111100010000011101111100010000000000000
000000000000001001000011100101001111000100010000000000
000000000000000111000010000011111101101001010000000000
000000000000000000000010011011011111100001000000000000

.ramt_tile 6 18
000001000000100000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000001000000010000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000101000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 18
000000001101011111000000010111100001000000001000000000
000000000000011111000011100000001010000000000000010000
000000000000000000000010000111100000000000001000000000
000000000000000000010111100000001000000000000000000000
000000100001100000000000000011100000000000001000000000
000001100000110000000000000000001100000000000000000000
000110100000000111000111000101100000000000001000000000
000000000000000000000100000000101111000000000000000000
000100001010000000000111100011100000000000001000000000
000000000000101111000010010000101001000000000000000000
000000000001000101100110100001100000000000001000000000
000010000000000000100100000000101101000000000000000000
000000100001100000000000000111100000000000001000000000
000010100100010000000011110000101101000000000000000000
000000000000000111100000010001000001000000001000000000
000000000000000001000011100000001001000000000000000000

.logic_tile 8 18
000000000000101000010000000111000000000000001000000000
000001000110010111000000000000001101000000000000010000
000010100110100000000111010111000001000000001000000000
000000000010000000000011100000101111000000000000000000
000010100001010000000000000011000001000000001000000000
000010100001000000000000000000001110000000000000000000
000001000100000000000000000001100001000000001000000000
000000100000000000000010000000101100000000000000000000
000010100000010011100000000001100000000000001000000000
000001000000010000000010100000101110000000000000000000
000000000000001101000111000111100001000000001000000000
000000000000000101000000000000101011000000000000000000
000000000000000101100111110111000000000000001000000000
000000000000000101000011010000101000000000000000000000
000000000000000111100010100011100001000000001000000000
000000000000000000000010100000001101000000000000000000

.logic_tile 9 18
000001000000110000000011100001000000000010000000000000
000000101011010000000100000000100000000000000001000000
011000000000000000000000000111000000000010000000000000
000000000000000000000000000000000000000000000001000000
000100101111011000000000000111000000000010000000000000
000111001011001001000000000000100000000000000000000100
000001000000000000000000000000001100000010000000000000
000010100000000000000000000000010000000000000000000001
000000000000100011000011100000000000000010000000000000
000000001100001011100010000000001100000000000001000000
000001000000000000000011000111100000000011110100000100
000010100000000000000100000101101101000010110000000000
000001001001110001000000000011000000000010000010000000
000000000000000000100011110000000000000000000000000000
000000000000000000000011101000000000000010000010000000
000000000000010000000100001011000000000000000000000000

.logic_tile 10 18
000101000001110011100111001001011110101000000000000000
000110000000000001000110110101001110100100000000000000
011000000000000000000011101000000001000000000010000000
000001000000000000000000001001001010000010000001000100
010010000011010000000000000111000000000010000000000100
010000001010100000000010000000100000000000000000000000
000000000000000011100010110000011100000100000000000000
000000000000000101100011000000001001000000000000000010
000000001000001001000000000111011101010110100110100000
000000001010011001000000000001011011100000001000100000
000000000001000000000011100000000000000010000000000000
000000000110001101000000000000001011000000000000000010
000010101010001011100000000101100000000010000000000000
000001000100011111000011100000100000000000000000000010
110000001100000111100000000111001101110000010000000000
110000000000000001000000000011001110010000000000000000

.logic_tile 11 18
000000001000100111000111110011001011010110100100000100
000000000000011111000111110000101010101000010000000000
011000000000001101000011100001001010000000000000000100
000010001000000111000000001001000000001000000000000000
000000000000010111100011100000011000010110000100000000
000000000001010001000010011011001001010110100000000010
000010000000001111000111101111100001000000110000000000
000000000000000001000111101101101100000000100000000000
000001000001010000000111101001101000101001000000000000
000010100000000000000011010001111110100000000000000000
000000000000000111000110000101100000000011110100000000
000000000000000000100000001111101011000010110000000100
000100000000000011100010010101111100010100000000000000
000100000000000001100010010101011111000100000000100000
000000100000000011100111000101011110010111100000000000
000001000000000000000100000001101110001011100000000000

.logic_tile 12 18
000000000000000111100000000111011011010100000000000100
000000000000000111100011100101001111001000000000000000
000000000000010111000000011001011100010111100000000000
000000000000100111000011100011011111000111010000000000
000000000000000111100010101011101100010111100000000000
000000000000000000000110111101011100001011100000000000
000000000000001000000111100000001010010000100000000000
000000000100000001000100001011011011000000100000000000
000000100001011101100011110011101100010111100000000000
000001001000100111000010000001001111001011100000000000
000000000000000001000010110111001000000110100000000000
000000000000000000000010100111011000001111110000000010
000010101111010111100111101111011000000000010001000000
000001000000100111100010001001001101010000100000000000
000000000000000000000111101000011000000000000000000000
000000000000000000000100001011001110000110100000100000

.logic_tile 13 18
000001000000000000000111110001001001001100111010000000
000000100000000011000011010000101001110011000000010000
000010100000001111000111100001101000001100111000000000
000001000000100011100111100000001100110011000000000000
000010100000000000000011110001101000001100111000000000
000001000000000001000011000000001001110011000000000000
000000000001000101100000000001001000001100111000000000
000000001000000000100000000000001010110011000010000000
000000000000010111000000000101001001001100111000000000
000000001000100001100000000000101100110011000000000001
000010000001000000000000000101101001001100111000000000
000000001000100001000000000000001110110011000000000000
000000000000000000000000000001101000001100111000000000
000000000000000000000000000000101100110011000000000000
000000100000010000000000000101001001001100111000000000
000000000000100001000011110000101111110011000000000000

.logic_tile 14 18
000000000000001000000010001111011100000110100000000000
000000100000000111000110111111001010001111110001000000
000000000100000000000110110111011110000100000010000000
000000000100000000000010001111000000001100000000000000
000000000001100111000000010101101111000000010000000000
000000001100110000000010101001111001100000010000000010
000000000001001111000010010101111101000110100000000000
000000000000100111000111100111001010001111110001000000
000000000000100000000111000111001011010111100000000000
000000000000000000000100001111011101000111010000000000
000001000000001001000011101011100000000001000000000000
000000100000001011000010000111001001000010100000000000
000000000000001011100010010011011100010111100000000000
000000001010001111000011001111111000000111010000000000
000000000000001001100110001011111010010111100000000000
000000001010000001000100001001011110000111010010000000

.logic_tile 15 18
000000000011010000000011101111111100000000010000000000
000000000001001001000010000011111000010000100000000010
011000100000000111000011100101111110000110100000000000
000011000000000000100010010111001001001111110000000000
110000000010000111000111110001111100010111100000000000
010000000001000000100111101001001100001011100000000000
000000001000000111000110000011111001001111100000000000
000000000000001001100000001111111001011111110000000000
000000000000000001100000011011111011010111100000000000
000000000000001111000011100101001111001011100000000000
000000000000001001000111011101100000000001000000000000
000000000100000001000111010111101011000001010001000000
000000000100001000000000010000000000000000000100000000
000010000110001111000011001101000000000010000010000000
010001001110001001000010000101000001000001000000000000
100010100000000011000110000011001100000010100000000000

.logic_tile 16 18
000000100000000101000000011001011010000000010000000100
000001000000000000100010100111001001100000010000000000
011000000000001111000000000111100001000000000100000000
000000000010011111100000000000101000000000010000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000001000000000001000000001000000000100000000
000000001100000011000000000011001000000000100000000000
000010000000100001000110100000000000000000000000000000
000000000001010000100010000000000000000000000000000000
000000000000000101100000000011011000000000000000000000
000000001010000000000000000000101100000000010000100000
000000000100000000000000000011011000000000000100000000
000000000000000000000000000000100000001000000000000000
010001000001010111000110111000000001000000000100000000
100010100000000000000010101111001000000000100000000000

.logic_tile 17 18
000000000000000101100110100111100001000000001000000000
000010000000000000000000000000101111000000000000000000
000000001100000000000110110011101000001100111000000000
000000000000000000000010100000101101110011000000000000
000000000000000000000000010101001001001100111000000000
000000000110000000000011000000101100110011000000000000
000010000000000111000000000001101001001100111000000000
000000000110010000000000000000101110110011000000000000
000001000000000000000010000011101001001100111000000000
000000000000001001000011000000101110110011000000000000
000000000000001000000011110101101000001100111000000000
000000000000000101000010100000001001110011000000000000
000000000000000000000000000001101000001100111000000000
000001000000100000000000000000101101110011000000000000
000000001000011101100010000011001000001100111000000000
000000000100110111000110010000001000110011000000000000

.logic_tile 18 18
000000000000100000010011110000000000000000000000000000
000000001100000000000010100000000000000000000000000000
011000000000001000000000000111100000000010000000000000
000000000000000101000000000000000000000000000000100000
000000000000010101100000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000000000100000000
000000001111010000000000000000101001000000010000000000
000011100000000000000000000000011000010000000100000000
000001000000000000000000000000001001000000000000000000
000000000000000000000000000000001000000000000100000000
000000000000000000000000000101010000000100000000000000
010000100000000001000000000000000000000000000000000000
100001000000000000000000000000000000000000000000000000

.ramt_tile 19 18
000000000000000000000000000111011100000010
000000000000000000000011100000010000000000
011000100000001001100011100101111110000010
000001000000001011100000000000010000000000
010000000000000000000110010111111100000000
010000000000000000000110010000010000000001
000000000000000111100000000011011110000000
000000000000000000100000000000110000000001
000000100001010000000000000111011100000100
000001000000100000000010001101110000000000
000000100000000000000110000011111110000000
000001000000000000000110001101110000010000
000000000000000000000111001001111100000000
000000000000000001000110000111110000010000
010000000000001111100110001111011110000000
010000000000000011100100000001110000000000

.logic_tile 20 18
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000000000000000000000001000
011000000000010111000000000111100000000000001000000000
000000000000100000100000000000000000000000000000000000
110000000100000000000000000101101000001100111000000000
110000001110010000000000000000100000110011000000000000
000000100010000000000010100101101000001100111000000000
000001000000011111000110110000100000110011000000000000
000010100000000101000000000101101000001100110010000000
000000000000000000000000000000000000110011000000000000
000000000000000000000010100111100000000010000100000000
000000000110000000000000000000000000000000000000000000
000000100000000000000111100011000000000010000000000000
000001000000000000000100000000000000000000000001100000
010000000000000001100000001000000000000010000000000000
100000000000000000000000001011000000000000000001000000

.logic_tile 21 18
000000000001010000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
011010000000000000000000001001011010101001010000000000
000000000000000000000000000011111011111001010001000000
110100000000000000000010010000000000000000000000000000
010100001100000000000011110000000000000000000000000000
000100000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100001010000000000010000000000000000000000000000
000001000000100000000011100000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
010000000010000000000000000000001010000100000100000000
100000000000000000000000000000010000000000000000000010

.logic_tile 22 18
000000000000010011100111010000011011010000000000000010
000000000000100000100011010000011010000000000000000100
011000000000000000000110001101001101010111100000000001
000000000000001101000100000111011010001011100000000000
110000001100100101000110100000011010000100000100000000
110000000000010000000100000000010000000000000000000000
000010000000011101000000000001001100111000110000000000
000000001110000001000010000001101100110000110000000000
000000000000000011100111010001000000000000000100000000
000000100000000001100010000000100000000001000000000000
000001000000001000000000000000001010000000000010000100
000010000000001101000010111011010000000100000001000000
000001000000000000000110001000000001000000000000000000
000010100000000000000000000001001101000010000000000000
010000000000001000000000000000011101000100000000000000
100000000000000101000000000000001001000000000000000000

.logic_tile 23 18
000000000000001111100000000000000000000000000000000000
000000000000001111100000000000000000000000000000000000
011000100000000101100000001111111010101001010000000001
000000000000000000000000000001111000101001110000000000
010000000000001000000111100000000000000000000000000000
110000000000000101000100000000000000000000000000000000
000000000000000000000010101001000000000001000000000000
000000000000000000000010101101000000000000000000000000
000000000000000000000110000000001100000100000100000000
000000000000000000000000000000010000000000000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000100000000000000010000111100000000001110000000000
100001000000000000000100001011101010000011110010000000

.logic_tile 24 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000001010000000000000000000000000000000100000011
000000000100000000000000000011000000000010000011100001
010000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000011010000000000000000000000000000000000000000
000000000110100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010010100000000000000000000000000000000000000000000000
100000000110000000000000000000000000000000000000000000

.dsp3_tile 25 18
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 19
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 19
000000000000000000000000000000000000000000000000000000
000000000000000111010000000000000000000000000000000000
011000000000000000000000000011011111000010110000000000
000000000000000111000000000101001101000011110000000000
010000000000000000000000000000000000000000000000000000
000000000000000001000011100000000000000000000000000000
000000000000000000000000001011011001000000000100000000
000000001010000000000011011101001101000000100000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000011100001001110000000000100000000
000000000000000000000100000000000000000001000000000010
000100000000000001100000000000001010000100000100000000
000100000000000000000000000111010000000000000000000000
000010000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 19
000000000000000111100010000000011101000000000000000000
000000000000000000000100001101011111010000000000000000
011000000000000101000000001001111010001011000100100000
000000000000000101000000001101010000000011000011100100
000000000100110011100010101011111110000000000000000000
000000001010000000100100000101110000000001000000000000
000010000000000101100110011000000001000000100000000000
000000000000000001000010101111001010000000000000100000
000010100000000000000000000000000000000000000111000000
000000000000000000000010001011000000000010000011000101
000000100000001000000010000000011101000010000010000000
000101000000000001000000000000001000000000000010100001
000000000000000101100000010101101110000100000000000000
000000000000000000100010000111110000000000000000000000
000000000000000000000010100101011010101111010000000000
000000000000000000000110101001001000010111100000000000

.logic_tile 4 19
000010100000000000000000010000000000000000000000000000
000000000100000000000010000000000000000000000000000000
011010100001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000010011001010000010000000000000
000000000000000000000011010000110000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001100000000110100000000000000000000000000000
000000000000110000000100000000000000000000000000000000
000000000100001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000100000000010100000000000000010100110000000
000000000001010000000100001001001111000010000010000010
110000000000000000000000000000000000000000000000000000
010000001010000000000000000000000000000000000000000000

.logic_tile 5 19
000000000110011000000000000101001100000100000010000000
000000100000110001000011110000010000000001000000000000
011010100000000001000111001111111101110010110000000000
000000000000000000100000000001001110100001110000000000
110010100000101011100000010000000000000010000000000000
110000000000010111000011010000001001000000000010000000
000000000000001000000000011011101111101100000000000000
000010000000000001000010001111001000110100000000000001
000000000001010000000011110001101110001000000110000001
000010100000110000000111101011110000001101000000000100
000000000001010000000010011001001000000000000000000001
000000000000001001000011101101011011010010000000000000
000000000001010001100111011101111100110011000000000000
000000000001010000000110111011011010000000000000000000
000000000000100111000000010000000001000010000000000000
000000001001011111100011000000001101000000000011000000

.ramb_tile 6 19
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000001000000000000000000000000000000
000000000100100000000000000000000000000000
000000000000000000000000000000000000000000
000001001100000000000000000000000000000000
000001000001010000000000000000000000000000
000010000000100000000000000000000000000000
000001001010000000000000000000000000000000
000010100110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 19
000011001010000000000111100111100000000000001000000000
000010100000100000000100000000101011000000000000010000
000000000000000000000000010011000001000000001000000000
000000000000000000000011010000101011000000000000000000
000001000000000000000011100101000001000000001000000000
000010001000010000000111100000101110000000000000000000
000001100000000000000000010011100000000000001000000000
000000000000000000000011100000101001000000000000000000
000000000110000111100000000011100001000000001000000000
000000000000100000000010100000101100000000000000000000
000000000000000000000010110001100001000000001000000000
000000000010101001000011100000101110000000000000000000
000010101011100000000110110111000000000000001000000000
000010100000000000000111100000101111000000000000000000
000001000000000101000000000000001000111100001000000000
000000100000001111000010100000001100111100000000000000

.logic_tile 8 19
000001001010110000000000000101100001000000001000000000
000000100000010000000000000000101001000000000000010000
000000000000000111000010110111000000000000001000000000
000000000000000000000111100000101011000000000000000000
000100100000000000000000000011100001000000001000000000
000101000000000000000010110000001010000000000000000000
000000000000000101000000000011100001000000001000000000
000000000000000000100010110000101101000000000000000000
000001001100000101100000000001100001000000001000000000
000000100001000000000011000000101100000000000000000000
000000001110011101000011100111000001000000001000000000
000000001010001011000111110000001111000000000000000000
000000000111010111100110100001100001000000001000000000
000001000001000000100000000000001111000000000000000000
000010100001010000000111110011000000000000001000000000
000001000100100000000111110000101100000000000000000000

.logic_tile 9 19
000010000000000000000111101011011000001001000100000000
000010000001010000000100001011000000000101000001000110
011000000000000011100000001000001010010100000100000001
000000001110000000000010010001011001010000100000000011
110001000110010000000111000000000000000010000010000000
010000000100110000000000000000001110000000000000000000
000000000001000000000111101011100001000000010100100100
000000000000000000000011000001001101000001110001000000
000000000000100101100000011111111010000000000000000000
000000100101010000100011001101010000000100000000100000
000000000000001000000111100111000000000010000010000000
000000000000001101000010000000100000000000000000000000
000001000001001001000010000000001110000010000010000000
000000101010101111100100000000000000000000000000000000
000010101101000000000000000000011000000010000010000000
000010100000001101000000000000010000000000000000000000

.logic_tile 10 19
000000000000000001000000001111011111101111000000000000
000000000000000101100000000101101110101001010000000000
011001000000011111100110010011101011100000110000000000
000000100000000101100011100001111001110000100000000000
000001000000101111000011101011000000000011000000000000
000010000001000001000100000001100000000010000000000000
000000000000101111100010101111101101000010000000000000
000000000101001011000000000011111000000000000000000000
000000100001010001100110000111011011100000010000000000
000010000000000000000010000101001100100000100000000000
000000000000001001000000010001001110000000000000000000
000000000110001111000011100101001000010010100000000000
000000100010000111000000011011000001000011110110000000
000001000000000011100011111101001001000010110000000000
000010000000101111100111100101011101100011110000000000
000001001011000111000100001111111110010110100000000000

.logic_tile 11 19
000000001010111111000000000101000001000000001000000000
000000000000011111000000000000101100000000000000000000
000000000000000000000000000101001001001100111000000000
000000001010001001000011100000001011110011000000000001
000010000001010111000000000011101000001100111010000000
000001001110000001100011110000001110110011000000000001
000000000000000000000000010111101000001100111000000000
000000000000000000000011000000101000110011000001000000
000000000001000000000011100011001000001100111000000000
000010101110100000000000000000101000110011000001000000
000000000000000111000000000111101000001100111000000100
000000000000000111100000000000001111110011000000000000
000011001000000001000000010111101001001100111000000000
000001000000000000000011110000101000110011000000100000
000000000000000111000111000001101000001100111000000000
000000000100000000000010000000101010110011000000100001

.logic_tile 12 19
000000001100000000000111101001101110010111110000000000
000000000000000000000000000111111011010011110000000100
011000000000000001100110001000000000000000000000000000
000001000010000000000011110001001101000000100000000000
110001000001111000000011001011100001000001000000000000
110010101101111111000100000011101011000010100000000000
000000000000000000000111000111100000000000000110000000
000000000010000000000000000000000000000001001000000000
000000001010000000000011000111001001010111100000000000
000000000000000000000000000111011111001011100000000000
000000000000011000000010001000001010000100000010000101
000000000000000001000000000111010000000000000011000000
000000000000000101100010010101011000000000000000000000
000000001101000111000010110000000000001000000000000000
010010100000011001000111101001100000000001000000000000
000000001100001111000000000001100000000000000000000000

.logic_tile 13 19
000010100000000000000000010101101000001100111000000000
000001000000001111000011000000101010110011000000010000
000000001100000101000111100001001000001100111000000000
000000000000100111000000000000001010110011000000000000
000000100000001011100011010011101001001100111000000000
000000000001001111000011110000101000110011000000000000
000000000000001011100000000111001001001100111000000000
000000000000000111000010000000001010110011000000000100
000000000001010000000010000011001000001100111000000000
000001000111000000000000000000101011110011000000000000
000000000001000001000111010001001001001100110000000000
000001000000100000100010000000101001110011000000100000
000010100000000011100011101001101010010111100000000000
000000000000000000100100000101011111000111010000000000
000000100000000000000000001000011101010100000000000000
000000000000000000000010010011011111000100000000000000

.logic_tile 14 19
000010100001000000000111100011011011010110100000000000
000001000000110000000111111011011011111011110000000100
011000001100000000000010100000000000000000000000000000
000000000000000000000100001001001011000000100000000000
010010000000010000000000010000011010000100000100000000
010000001110000000000011100000010000000000001000000000
000000000000001011100011001000000000000000000100000001
000000000000000001100111100111000000000010001000000110
000000000000000001100111100000001011010000000000000000
000000001010000101000110000000011100000000000000000000
000000000000000000000000000111111111010000100000000000
000000000000000001000000000000011001000000010000000001
000000001010000000000000001101111110001111100000000100
000000000100000000000000001101001101011111100000000000
010000000000000101000010000011011010000000000000000000
000000000000000001100100000000001101001001010000100000

.logic_tile 15 19
000010100000000111100000000111001011000010000100000000
000001000110000111000000000000011001000001010010000000
011010000000000001100000001111111011000100000000000000
000001000000001101000011110101111011001100000001000000
000010100000001111000110010111011010000000000000000000
000001000000001111100010000000101100000000010000000000
000001000000100011100110011001000000000001000100000000
000000100010001101000010000001000000000011000000000100
000110000000001000000000001111001110000000000000000000
000001000000000111000000000001100000001000000000100000
000000000000000000000000000101001011001101000000000000
000000000000000001000000000101011110001100000000000000
000001001000011000000000001111100001000001000000000000
000010000000100001000011100101101100000000010000000000
010000000001000111000011110011011110000110100000000000
000000000100000011100011110111001000001111110000000000

.logic_tile 16 19
000000000000000000000000000000011010000000000100000000
000000000000000000000000001111000000000100000000000000
011010000001100001000111101111111101010111100000000000
000000000000100000100100000001101001001011100000000000
000010100001010000000111100000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000001000000000111101000001100000000000100000000
000001000000100111000000000101010000000100000000000000
000000000000010000000111010000011010000000000100000000
000000000000000000000010100111000000000100000000000000
000011100000001000000000000101011010110000110000000000
000000000000000111000000000111111101111010110000000001
000000000000001101100110100000000000000000000000000000
000000000000000111000000000000000000000000000000000000
010000000000000000000111000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 17 19
000000100011001011100110100111101001001100111000000000
000001000000100101100000000000101111110011000000010000
000000001100001000000000000001101000001100111000000000
000010000000000101000000000000001100110011000000000000
000010000000010001100111100001001000001100111000000000
000000000110000001100100000000101011110011000000000000
000000000000000000000000000001001000001100111000000000
000000000000000000000000000000001010110011000000000000
000000000000000101100110100011101001001100111000000000
000000000000010000100000000000101110110011000000000001
000010000000000001000111010101001000001100111000000000
000010001100000000000110100000001101110011000000000000
000000000000010101100000000001001000001100111000000000
000000000110000000000000000000001110110011000000000000
000000000000000101100110100011101001001100111000000000
000000000000000000100011100000101100110011000000000000

.logic_tile 18 19
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
011010000000000000000000011000011000000000000100000000
000001000000000000000011001101010000000100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001110101100110110101111000000000000100000000
000000000100010000000010100000010000001000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000001000000001000000000100000000
000000000110000000000000001101001001000000100000000000
010010100000000000000000000001011000000000000100000000
100001000000000000000000000000010000001000000000000000

.ramb_tile 19 19
000001000000100000000000000000000000000000
000000000110000000000000000000000000000000
000000001010100000000000000000000000000000
000000000001000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000110100000000000000000000000000000
000000000001010000000000000000000000000000
000000100110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 19
000000000000000000000000000000000001000000001000000000
000000000000000000000010000000001011000000000000001000
011000000000000101000000000011100001000000001000000000
000000000000000000000000000000001000000000000000000000
010000000000000000000010100111101001001100111000000000
010000000000000000000010100000101100110011000000000000
000000000000000111100111100111101001001100111000000000
000000000000000000000000000000101110110011000000000000
000000000000000000000110001000001001001100110010000000
000000000000000000000000000101001100110011000000000000
000000000000001000000000001111111011000010000000000000
000010000000000111000000000001111111000000000001000000
000000000000010000000110110111001010010000000100000000
000000000000000000000010000000111111101001000000000000
010000000000001000000110010101001110001001000100000000
100000000001000111000010001011110000001010000000000000

.logic_tile 21 19
000000000000000000000011100000000000000000100100000000
000000001100000000000000000000001010000000000001000000
011000000000000101100010100101100000000000000100000000
000000000000000000000000000000100000000001000000000010
010000000000000001000111110000000000000000000000000000
110000000000000000000011000000000000000000000000000000
000000000000000111100010000011100000000000000010000000
000000000100000000000000001101101001000000100001000100
000000000000011000000000000101011001111110100000000000
000000000000100011000010000011111010001001000000000000
000000100000000000000000010000000000000000000000000000
000001000000000000000010000000000000000000000000000000
000000000000100000000000000001101110000000000000000000
000000000001011111000000000000000000001000000000100000
000000000000000000000000000011000000000000000100000000
000000001010000000000000000000100000000001000000100000

.logic_tile 22 19
000000000000000000000011100011111100000001000100000000
000000000000000111000010110011100000001011000000000101
011000000001111000000010111101001100100001010100000000
000000000000000101000010101101111001000010100000100000
000000000000000000000110001111101001101001000000000000
000000000000000111000010001101111111000110100000000000
000100000000001001100010111001011100101001000000000000
000000000100000111000111001001111010010000000000000000
000000000000000000000000010000000001000000100100000000
000000000000001111000010000000001001000000000000000000
000000000000000101000110100111011111101000010000000000
000000000000000000000010001101001010110100010000000000
000000000001010011000000000001101000000000000000000100
000000000000000000000000000001110000001000000000100010
010000000001000001000110000001111011101110010000000000
100000000000100000100010000101001111100110010000000000

.logic_tile 23 19
000000000000000001000000000000000000000000000000000000
000000000000000000100011100000000000000000000000000000
011000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000000000111000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000001000000111000000000000000000000000000000
000000000111010001000011100000000000000000000000000000
000000000000000000000000000101111000000000000000000000
000000000000000000000000000101111001010000000000000000
000001000000000000000000000111111011010110100000000000
000000000000000000000000000001011010001001010000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000110010000000000000000000000000000
010000000000000001100000000000000000000000000100000000
100000000000000000100000001111000000000010000000000000

.logic_tile 24 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000101000000000000000000000000000000000000
000010000000000000100000000000000000000000000000000000
110000000000000000000000000000011000000100000110000000
110000000000000000000000000000000000000000000001000000
000000000000000101100000000101100001000010100000000000
000000000000000000000000000000001000000000010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100100000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.ipcon_tile 25 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 20
000000000000000000000000001011001101000000000100000000
000000000000000000000000000101011110010000000000000000
011000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
010000000000001000000110101011001111010000000100000000
110000000000000001000100000111011010000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000001000010011011001101000000000100000000
000000000000000000000010000101011110000100000000000000
000000000000000000000000000011011001000010000000000000
000000000000000000000000000101101111000000000010000000
000000000000000000000000011111001101000000010100000000
000000000000000000000010100101101110000000000000000000
010000000000000011100000010000000000000000000000000000
000000000000000000100010000000000000000000000000000000

.logic_tile 2 20
000000000000000000000000010000000000000000000000000000
000001000000000000000010100000000000000000000000000000
011000000000000101100111000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000001000000000000000010100001100000000001000000000000
000000100000000000000000000011100000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000001001001110001101000100000000
000000000000000000000000000101100000001111000010000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001101011001000000100000000000
000000000000001001000000000111101000000000000000000000

.logic_tile 3 20
000000001110001000000000010000011011010000000110100001
000000000000010001000011010000001110000000000000000010
011000000000000000000110010101011011000001000100000000
000000000000000000000011000101111101000000000000000000
010011000000000000000011110011101011000000000100000000
010010100110000001000010101011101011000010000000000000
000000000000001001100111001001000000000010000000000000
000000000000000001000100001001001111000000000000000000
000000000000100000000111011011001011000000000000000000
000000000000000001000011001001101011000010000000000000
000000000000000000000010000000011111010000000000000100
000000000000000000000000000000001111000000000000000000
000001000000100000000000011000000001000000000100000000
000000000011010000000010001001001010000000100000000100
010000000000000101100000000101101101000000000100000000
000000000000000000100011101101101101000010000000000000

.logic_tile 4 20
000000000000100000000000010001111110000100000011000000
000000000000010000000010000000010000001001000010100000
011000000000000111000010100101111100001001000000000100
000000000000000000000110101111000000000001000000000000
000000100001000000000000001111111100000110000100000000
000001000000100000000010101111110000000100000010000000
000000000000011001000011100000000000000000000000000000
000000000000100001100000000000000000000000000000000000
000001000000001000000000000111100001000000000000000000
000000100100001001000000001001001001000001000000000000
000010100000010000000011101101111100001000000010000101
000001000000001001000110110101110000000000000010100001
000000000000000101000000010001101010100000000000000000
000010000000000000100011000011111110000000000000000000
010000000000110000000111100000000000000000000000000000
000000001100101101000111110000000000000000000000000000

.logic_tile 5 20
000000000000000000000011110111011001101011010000000000
000000000000000000000011000011111111001011010000000000
011000000000011000000011110111001100000010000000000000
000000000000101111000110100000111100000000000001000010
000000000000000000000000000101011110010000100100000001
000000001000010000000011000111111101101000010000000010
000000000000000000000000001000000000000000000000000000
000000000000000000000000001011001001000010000000000010
000001000000101011000000011101011100000001000010000000
000010100000000111000010001001101001000000000000100000
000010100000000001000011100000000000000000000000000000
000001000000000000100100000000000000000000000000000000
000000001100101001000010000011100001000000010000000000
000010000001010001000011111001001001000000110000000000
000010100000000000000111010001111111101001010000000001
000000000000000000000110000111011001010010000000000000

.ramt_tile 6 20
000000001010010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000101010000000000000000000000000000000
000000000000100000000000000000000000000000
000000001000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000001000001000000000000000000000000000000
000010000000000000000000000000000000000000
000000001000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 20
000001000000001101000111000111001000001100111000000000
000010000000000001100100000000101011110011000000010000
011000000000000000000010100000001000111100001000000000
000000000000000000000000000000000000111100000000000000
110001000110101001100111101111100001000001110100100001
010000000000000011000100001111101100000000100000000110
000000000000000000000000011111001110001001100000000000
000000001010000001000010001101101000000110100000000000
000001100000011101100111011101101000001000000110000110
000011000011010111000011101011010000001101000001000010
000010101110000000000000010011100000000001110110000000
000000001110000001000011010101101101000000100000100101
000000000000101111100010010111001100001011000000000000
000000100000010101000011110111001100000001000000000000
000000000000000000000110111001001010000011000000000000
000000001000100000000111011001001000001100000000000000

.logic_tile 8 20
000001000001000000000011100000001000111100001000000000
000010000001000000010011110000001111111100000000010000
011000000001010000000110100011001000000100000000000000
000000001100001111000000000111101001000000000000000000
010001000000001000000110100000000000000010000000000000
010000100000000011000000000111000000000000000000000000
000000000000000000000111100000000001000010000000000000
000000000000000000000110110000001011000000000000000110
000000000110000000000000010111011000001000000000000000
000010100000010000000011101101011101000110100000000000
000000001100000000000000010011111110010100000100000000
000001000000000000000011000000101010100000010001000010
000100000001011001000010001000000000000010000000000000
000100000000001111000100001101000000000000000000000000
000000000001000101100000000001100000000010000000000000
000000000000010000100000000000000000000000000000000000

.logic_tile 9 20
000010000100110101000000000001111011000001010000000000
000001000000110101000010110111001001000010000000000000
011000000000001111100000010001001110110110100000000000
000001000000000101000010000101011110110000110000000000
000000100000110000000010111101000000000011000110000000
000000000110011101000011110001101001000011010000000000
000000001110001101100000011011011100110111110100100000
000000001100001001000010000111011111010110100000000000
000000001110101001000000010011011101100010000000000000
000000000001000001000011111101011010000100010000000000
000010000000001000000011000011000000000010000010000000
000001000010000001000011010000100000000000000000000000
000011000000000001100111100000001010000100000000000000
000010000000001111000010010001000000000010000000000000
000000000000001000000111001111111100000100000000000000
000000000000100011000100001101101000100000000000000000

.logic_tile 10 20
000010000001111000000111100111011011000000110000000000
000000001100010001000000001111011111000000010000000000
011001000000001001000000001011101100101001000000000000
000010000000000001100000000101111001010000000000000000
000001000100001000000000001000011101001100110000000000
000000000000001111000000000001001011110011000000000000
000000001100001101000111100001001111110110110110000000
000010000000001111000110001111001000110110100000000000
000001000001001000000000010000001010000010000000000010
000000000100101011000010000000000000000000000000000000
000001001111000011100000010101111111110110110100000000
000000000000101111000010001111001000010110110000000100
000010100000100011100010000011101010001100110000000000
000000000000010001100011100000000000110011000000000000
000000000001011101100110011011011101100011110000000000
000000000010101111100011110111001111010110100000000000

.logic_tile 11 20
000100000000000000000000000101101001001100111010000000
000010100001010000000000000000001100110011000000010001
000010001000000000000000010011001001001100111000000000
000000000100000000000011100000001100110011000000000101
000000001000011111100000010011101000001100111000000000
000000000000101011100011010000101110110011000001000000
000000000000001000000111010111001000001100111000000000
000000000000000111000010110000101011110011000000000100
000001000000000001000000000101101001001100111000000001
000010000000000001000000000000101001110011000000000000
000000100000001111100011100111101000001100111000000000
000001000000000011100100000000001100110011000000000100
000001000001100111000111000111101001001100111010000000
000010000000110000100100000000001011110011000000000010
000000001110000011100000000101001000001100111010000100
000000000000000001100000000000001010110011000000000000

.logic_tile 12 20
000010101111000101000110010000001101010100000000000100
000001000100000000000011101101011111000100000000000000
011000000001010101000110001101000001000000100000000100
000000000000100000100011110001101001000000110000000000
010000000001000111100011110000000000000000000100000100
010000000000000000100011011011000000000010001010000000
000010101100000101000111001000011010000000000000000000
000000000000000000000110100011000000000100000000000000
000001000100001101100110101001001101000111110000000100
000010000000000101100011110011101001010111110000000000
000010000000001001000000001101101111001111110000000100
000100000000001011000000000111101011000111110000000000
000001000000001101100000001001001010001111100000000000
000000000000001011100000000011011110011111100010000000
010100000000001000000010000101001100010100000000000000
000000001010001011000100000000001110001000000000000000

.logic_tile 13 20
000000000001000000000000001011101101010111100000000000
000000000000000101000010100101001000001011100000000000
011000000000000000000000000000011110000000000000000000
000000000110001001000011110101000000000100000000000000
110000000000101000000111110011001110010111100000000000
110000000110010011000110100011011000001011100000000001
000010000000000111000000001001100001000000100000000000
000000001010000000000000000011101110000000110000000000
000010000000000111100110010111101100000110100000000000
000000000100001111000110100011101001001111110000000000
000000000000001111000000000101000000000000000100000000
000000000000000101000011110000100000000001001000000000
000000000000110001000011101011001110010111100000000000
000000000000111111000111101011001110001011100000000000
010000001000001001100000000011011100110011110000000000
000000000100000001100010011011101011010010100000000000

.logic_tile 14 20
000010100001000000000000000000000000000000000000000100
000001000110100000000010101101001001000010000000000000
011000000010001000000111001101111101000110100000000000
000000000000000001000100000101101101001111110000000000
110000000000000000000110000111000000000000000110100000
010000000000000000000010110000101110000000010000000000
000000000000001001000111100001001010000000000100000000
000000000000001011100000000000110000001000000000000010
000000100000000000000000010000011111010000000110000000
000001000000000000000011110000001000000000000000000000
000000000000001000000111100101011000000010000000000000
000000001100001001000000001101101111000000000000000001
000000100000000001000000011000011001000000000000000000
000001000100000000100010000101011111000100000000000010
010001000000000011100011100111100001000001000000000000
000000100000001111100100001101001010000001010000000000

.logic_tile 15 20
000000100000000101100000001001001110000001000000000000
000001000000000101000000001001010000001001000000000000
011000000000000000000000000001001111110110100000000000
000000000000000000000011110111011010110100010000000000
010001100001010101000011100011100000000000000100100000
110001000000101101100100000000000000000001001000000100
000001000000001001000000000000000000000000000000000000
000000100000000001100010000000000000000000000000000000
000010100001000000000000001000000000000000000100000000
000010000000100001000000000011000000000010001000000000
000000001100000111000011100011111010010111100000000000
000000000000000001100011101111101010000111010000000010
000000000000000000000110010011111110010111100010000000
000000000000001101000111010101101100111111100000000000
010000000000001000000000000000000001000000100100000000
000000000000000111000000000000001011000000001000100001

.logic_tile 16 20
000000000001000000000000000011100000000000000100000000
000000000000100000000000000000001010000000010000000000
011000000000000000000000000011101010000000000100000000
000000000000000000000000000000100000001000000000000000
000000000000000011100000000111000000000001000100000000
000000000000000000100000000101000000000000000000000000
000000000000000000000000000000001010010000000100000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101001110000000100000000000
000000000001001101100000010101011100000000000100000000
000000000000110101000010100000000000001000000000000000
000000000000001101100110110000011110010000000100000000
000000000000000101000010100000001010000000000000000000
010000001100000000000000000101001110000000000100000000
100000000000000101000000000000010000001000000000000000

.logic_tile 17 20
000000000000001101100110110101001000001100111000000000
000000001010000011000010100000101001110011000000010000
000000000000101101100000010101001001001100111000000000
000000000001011111000011000000101010110011000000000000
000000000000001111100111000001001001001100111000000000
000000001100000101100010000000101001110011000000000000
000000000000011000010110100101101000001100111000000000
000000000000000101000000000000101101110011000000000000
000000000000000101000010000001101000001100111000000000
000000000000000000000000000000001111110011000000000000
000001000000000000000000000001101000001100111000000000
000010100000000000000000000000001010110011000000000000
000010000000000000000010000001001000001100111000000000
000000000110000000000000000000001010110011000000000000
000000001110000000000000000001001000001100111000000000
000000000000100000000000000000001100110011000000000000

.logic_tile 18 20
000000000000000000000000010000000000000000000000000000
000000001010000000000011010000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000100000000000000000000000000000000000000000000000
010011000000000000000000000000000000000000000000000000
000010100000000000000000000000001110000100000100100001
000000000100000000000000000000010000000000000000100000
000000000000100111000000000011000000000000000100000000
000000000000000000000000000000000000000001000000100000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.ramt_tile 19 20
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000001100100000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 20
000000000001000000000011100000000001000000100100000000
000000000000000000000000000000001000000000000011000000
011010100000000000000000001101011011000000000010000010
000001001010000111000000001101101111010000000000000100
110000000000000000000011111101101000000000000000000000
110000000000000000000010000101111110000000010000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000010000101101001000001000000000100
000000000000000000000010001011111010000000000010000000
000010100000000000000000010000000000000000000000000000
000001000000000000000011100000000000000000000000000000
000000000001000001000010100101001111010000100010000110
000000000000100000000010000000111101101000010010000110
010000000000010000000000000000000000000000100000000110
100000000000100000000010001001001101000000000000000001

.logic_tile 22 20
000000000001010111000110000101000000000000000100000000
000000000000101001000000000000000000000001000000000000
011000000000000011100110110111011010010111100000000000
000000000100000111000011000111111001000111010000000000
110000000000000001100011100000011100000100000100000000
010000000000000101000000000000000000000000000000000000
000000000000001101000110000001111001000000010010000000
000000000110000011100100000001101000000000000010000001
000000000000000000000010001001101111010111100000000000
000000000000000000000010000011111110000111010000000000
000010000000001111000000000000001010000100000010000100
000001000000001011000000001011010000000000000000000101
000010100000001111100010110111111110100000000000000000
000001000000000001000110100001101010000000000010000000
010000000000001001100000010101101111101001010000000000
100000000000000001000011001011001010001001010000000000

.logic_tile 23 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000011101000000000000000000100000000
000000000010000000000000000101000000000010000000000010
110011000000000000000011101000000000000000000100000000
110000000000000000000100001101000000000010000000000000
000000000000001000000010000000001101010000000000000000
000000000000001011000111110000001101000000000000000000
000001000001011000000000000000011000000100000100000000
000000000000000111000000000000010000000000000000000000
000000000001010001000010001101000000000010000000000000
000000000000000000000100001101101111000011010000000000
000000000000000000000010110000000000000000000000000000
000000001110000000000110000000000000000000000000000000
010000100000000000000000000000000001000000100110000100
100000000000000000000000000000001100000000000000000000

.logic_tile 24 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000110100000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000010000000000000000000011000000000000000000100000000
000000000000000000000011101101000000000010000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000001000000000000000000
000000000010000000000000001011001011000010000000000000
000000000000000000000000000101011111101001010100000000
000000000000000000000000001101001111001001010001000000
010000000000001000000010000000000000000000000000000000
100000001110000111000000000000000000000000000000000000

.ipcon_tile 25 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 21
000000000000000001100000011001101011100000000100000000
000000000000000000000010001011011110000000000000000000
011000000000000011100000001111111100100000000100000000
000000000000000000000000000001011110000000000000000000
110000000000000001000000001000011001000000100000000000
010000000000000000000010101011001110000000000010100000
000000000000000011100000000000001000010000000100000000
000000000000000000000000000000011011000000000000000000
000000000000001000000000011111011000000000000100000000
000000000000000001000011101011101010010000000000000000
000000000000000000000000000011111111000000000100000000
000000000000000000000010001101101000000000100000000000
000000000000100000000000000001000000000010000011000001
000000000001010001000010000000001100000000000010100011
010000000000000001000000000011111010001000000100000000
000000000000000000000000001101101111000000000000000000

.logic_tile 3 21
000001001110000101000110010000000000000000000100000000
000010100000000111100011001011001011000000100001000000
011000000000000000000010100011111000000001000000000000
000000000000000000000110101011011000000000000000000000
110010101111011101100010100001011001000010000000000000
110000000000000101000110000101111110000000000000000000
000000000000000101100110110001001001000000010100000000
000000000000000000000011111101011011000000000000000000
000001000000000000000110111000000001000010000010000000
000010100000000000000010010101001110000000000010100011
000000000000000000000000000001001001000000000100000000
000000000000001101000000001101011011000000010000000000
000000000000001000000010001000001000000010000001000100
000000000000000001000100001101010000000000000010100110
010000000000000001100000000101111010000010000000000000
000000000000000000000000000111101010000000000000000000

.logic_tile 4 21
000000101100100001100010110101011011000000100100000000
000001000001000000000110100011101010000000000010000000
011000000001010101000110100111001011000010000000000000
000000000000001101000000000011101110000000000000000000
010000000000000101000111111000001100000000000100000000
110000000000001101100011000101010000000100000000000001
000000000000001111100111000011011000000010000000000000
000000000000000111000100000101101110000000000000000000
000000000110000001100010111101101010100000000100000000
000000000000001001100110000101011100000000000000000001
000000000000000000000000011111111010100000000000000100
000000000000001111000010100001011001010010100000000000
000000000000101000000111001000000001000000000100000000
000000001111010001000000000101001100000000100000000001
010000000010001001000000001011101000100000000000000000
000000000000000001000000001001111000000000000000000000

.logic_tile 5 21
000000001110000000000000000011001111010000000000000000
000000001100000000000010100000111011101000000010000000
011000000001011111000111110011111111110100000000100000
000000000000100111100010101101001100010000000000000000
010000000000000011100000000001101101000000100100000000
000001000000000000100010011111101000000000000000000000
000010100000000000000010000111101101000000100001000000
000000000000000000000100000000101111000001000000000000
000010100000001111000010110011101111010000000000000000
000001000000000111100110000000011011101000000000100000
000000000000001101000110001001001011000010000000000000
000000000100101011100000000001101110000000000000000001
000000000000001111100110101111011100000010000000000000
000000000000001101100110111001011101000000000000000000
000010000000000001100111000001101110000000000100000000
000001000000001111100110000000000000001000000000000001

.ramb_tile 6 21
000001000010100000000000000000000000000000
000010100001010000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000100000000000000000000000000000
000100000000000000000000000000000000000000
000100000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010101110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000

.logic_tile 7 21
000000000001011111000110001000000000000000100000000000
000000000001010111100000000011001000000010000010000000
000000000000000111000111011101011001100000000000000000
000000000000000111000011101101011110000000000000000000
000010101011001011100000000001011110000100000000000000
000000000000100011100010110000010000000001000000000100
000000000000001001100010010101111100100010000000000000
000000001110001111000110000101111111000100010000000000
000000000111001101100110110101001111100001000000000000
000000000110000001100010000111101110000000000000000000
000000000000000000000000000111001101000010000000000000
000000000000000001000010101011111010000000010000000000
000000000001100101100110100001111001000000100000000000
000000000000111001000111110011101111100000000000000000
000000000000001101100110010001111010100000000000000000
000000000000000001100010111001001100000100000000000000

.logic_tile 8 21
000010000000100000000000010000011110000010000000000000
000010000001011101000010000000010000000000000000100000
011000000000000000000111000101101001100000000000000000
000000001100001101000000000111111001001000000000000000
010100001011000011100000000011001111100010000000000000
100110100000100000100010110101111110000100010000000000
000000000001010000000110000111101100000100000000000000
000000000100100000000100000000110000000001000000000000
000011100000000000000010110000000000000010000000000010
000001000000000101000110010011000000000000000000000100
000000000000100011100000010000001110000010000000000000
000000000001010000000010000000000000000000000000000100
000000001110000101000000001101011100101111010100000000
000000001010000101000011001011101000101111110011000110
000000000001010001100010010001100000000010000000000000
000000000000000000100011010000000000000000000010000010

.logic_tile 9 21
000000000000000001100011011011011111111111010101000001
000000000000001011100111011101001110101111010010000000
011010000000101001100111110001111110000000000010000000
000001001001000001000011100000010000001000000011100011
010001000000000000000110100001011011000000100000000000
100000100100000000000000000111011101000000000000000000
000001100000110101000010101101011100001000000000000000
000011100000001111100111010001100000000110000000100000
000010100000000101000000000011100000000010000000000000
000001000000000000000010000000101001000000000000000010
000000000000000111100111110001011011101011010000000000
000000000001011111000010001001001001001011010000000000
000101000000000011000111001111001110110010110000000000
000100100001010001100111101001101000010010110000000000
000000000000001111000110001111001101000010000010000000
000000000000000111100000000011111010000000000000100000

.logic_tile 10 21
000001000010000001000110010000000000000000100100000100
000000101010000000100111110000001011000000000001000100
011000000000001011100000001011011100011100000000000000
000000001010001111100000000101101010111100000000000000
010000000001011101100010101001011011110100000000000000
010010000110001111000100000111011111111100000000000000
000000000000100101000000001111101100000000000000000000
000000000001010001100011110001110000000100000000000001
000010100001000001100111000011001001000111010000000000
000000000001111101000010010101111010101011010000000000
000000100000001001000000000011001010001111110000000000
000001001100000001100000001011001111000110100010000000
000001000000000000000000000000011100010100100000000000
000010000000000000000010000000001011000000000010000000
010001001100100111000111100111111000110000110000000000
000000100001010000000000000001101100100000110000000000

.logic_tile 11 21
000010100001010000000000000101001000001100111000000000
000001000101000000000000000000001100110011000000010000
000000100000001111100000010101001000001100111010000000
000001000000101011000011100000101110110011000000000000
000000000001011000000010010101101001001100111000000000
000000000000101111000111100000101011110011000001000000
000000000000001101100010000001101000001100111000000010
000000000001000111100010010000001011110011000000000100
000110101000010000000111110101101001001100111000000100
000001001110001111000010110000001010110011000000000000
000000000000100111100000000001101001001100111000000100
000000000111000000000000000000101000110011000000000000
000000000010001000000011100011101000001100111000000100
000000001110001101000100000000001111110011000000000100
000000000000000000000000000011001000001100111000000100
000000000000000000000000000000101101110011000000000000

.logic_tile 12 21
000000000000000001100111101101101011110000110010000000
000000000000000011100011101101111100010000110000000000
011000100000001000000111000101001000000000000000000000
000000000000000111000100000000010000001000000000000000
010000000001001111100111101101011101010110000000000000
110001001100100101000110001111001110111111000000000000
000000100000000000000111100001011010011111100000000001
000001000110000000000010000001011011101111000000000000
000010000000000011100000010101011000010000110000000000
000000100001000000000010001001111101110000110000000000
000000000000001111000000000000000001000000100110000100
000000001000000001000000000000001110000000001010000000
000010100000000001000000010001001100101001110000000000
000000000000000000000011101001101110000000110000000000
010010100001111111100111100001101000010000110010000000
000000001000101111000000001101011111110000110000000000

.logic_tile 13 21
000000000000001001100000000111011111010000100000000000
000000000000000001000000000000001101000000010000000000
011000000000000000000010101000000000000000000100000000
000000000000000111000110101101000000000010001000000000
110001000110000101000011100111111011010100000000100000
110010000000000000100100000000101010001000000000000000
000100000011001101000000010001100000000000000100000000
000000001011110001100011000000000000000001001000000010
000000000000000000000010100011001111010000100000000000
000000000000000000000000000000101001000000010000000000
000000100110001111100011111101011110001001010000000000
000001000100001101100110001001001111000000000000100000
000001000000001000000011110011111101010111100000000000
000010100000001011000010111101011100001011100000000000
010000000000010111100000000001000001000001000000000000
000000000110000101100010010001001111000001010010000000

.logic_tile 14 21
000000000000000101100010101101000000000001000100100000
000000000000000000000110001001000000000000000000000000
011000000001000000000000011000000000000000100010000000
000000000000001101000011010011001111000000000000000000
010000000000001011100000000111011100000000000100000000
010000000000000001000010110000100000001000000000000000
000000000001100000000000001011011110000100000000000000
000000000000100000000010111011111011101000000000000001
000010100000000101000010010001000001000000100010000000
000010000000000000000111100000001000000000000000000000
000000100000000001100011100000011110000000100000000000
000001000010000000100011110000001001000000000000000010
000000000001000000000000010101111110000000000000000000
000000000100100000000010000000110000000001000000000100
010010000001000101000110000011101010000110100000000000
000000000000100000100110111011101100001111110000000010

.logic_tile 15 21
000000000001001101000110000101000000000000000100000000
000000000000100001100010100000100000000001001000000000
011000000100001101100011001000000000000000000100000000
000000001010000101000010111001000000000010001000000001
010000000000000101000111101001000000000000000000100000
110000000000000000000110011101000000000001000000000000
000000000000000000000010110001001110000100000000100000
000000000000001101000010100000010000000000000000000000
000000000000001000000000010111111111000001000000000000
000000000000001001000010000101101111000000000000000000
000001000000000000000010100001111001000010000000000000
000010100100000000000000001001101000000000000000000000
000000100000000000000011100101111100000010000000000000
000001000000010000000000000011111101000000000000000000
010000000000000000000110011000001000000000000000000000
000000000000000101000010000101010000000010000000000010

.logic_tile 16 21
000010000000100000000111110000000000000000100100000000
000001000000000000000111000000001010000000000001000001
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010010100000000111000010000011000000000000000110000001
010000000000000000000000000000100000000001000000000000
000000000000101000000000000000000001000000100100000000
000000000000000011000010000000001011000000000000000010
000000000000010000000010000000000000000000000100000000
000000000110000000000000001101000000000010000000000010
000000000000000000000000000000000001000000100100000001
000000000000000000000000000000001010000000000000000000
000000000000100001000000000001000000000000000100000001
000000000100010000000000000000100000000001000010000000
010001000000000000000000000111000000000000000100000000
100000000000010000000000000000000000000001000010000001

.logic_tile 17 21
000000000000000000000000010101101001001100111000000000
000100001110000000000010100000101010110011000000010000
000000000000010101100110100101001001001100111000000000
000000000000000000000010110000001101110011000000000000
000000000001011001000110100001101000001100111000000000
000000000000000101000000000000001101110011000000000000
000000000000001101000010110001101001001100111000000000
000000000000000101100110100000101001110011000000000000
000000000000010000000000010111101000001100111000000000
000000000000000000000010100000101011110011000000000000
000000000000000000000110110011101001001100111000000000
000000000000000000000010100000101010110011000000000000
000000000000001000000000000111001000001100111000000000
000000000000000101000000000000001001110011000000000000
000000000000000000000000010101101000001100111000000000
000000000000000000000010010000101010110011000000000000

.logic_tile 18 21
000000000000000000000010100101100000000001000100000000
000000000000000000000000001111100000000000000000000000
011000000000000000000000000111101110000000000100000000
000100000000000000000000000000110000001000000000000000
000000000000000101100000010101000000000001000100000000
000000000000000000000010101111100000000000000000000000
000100000000000101100000010011000000000001110010000000
000000000100000000000010100011101111000011010000000000
000000000000010011100000000000001001001100110000000000
000000000000100000100011110000011110110011000000000000
000000000000001000000000000111011100000000000100000000
000000000000000001000000000000100000001000000000100000
000000000000000000000011101000000000000000000100000000
000000000000000000000110110101001111000000100000000000
010000000000000001100110000101001110000000000100000000
100000000000000000000100000000010000001000000000000000

.ramb_tile 19 21
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000001000000000000000000000000000000000000
000000001100000000000000000000000000000000
000010100000010000000000000000000000000000
000001000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 21
000010100000100000000000000000000000000000100100000000
000000000001000000000000000000001010000000000000100100
011000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000101010001000010000000011000000100000100000001
110010000100100000000000000000000000000000000000000000
000010100000010000000000000000001010000100000110000000
000010000000100000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000001010000000000000000001100000100000100000000
100000000000100000000000000000000000000000000000000011

.logic_tile 21 21
000000000000100101000110010011011010000000000010000000
000000000000110000000110100000110000000001000000100101
011010000000000011100000000000000000000000000100000000
000001001010000000100010010111000000000010000000000000
110000000000000001100010100001011010010110000000000000
110000000000000000000100000101011011111111000010000000
000000000000000000000000011000000001000000000010000001
000000000000000000000011000001001011000010000000100001
000000000000000000000110100000011010000000000000000110
000000000000010000000100000111010000000010000000000100
000000000001001000000110000000011000000100000100000000
000000001110100001000000000000010000000000000000000000
000000001000000101100011000001011101010111100000000000
000000000000000101100000001001111100000111010000000000
010000001110000001000000000111100000000000000100000000
100000000000000000000000000000000000000001000000000000

.logic_tile 22 21
000001000000000000000000000011101101001011100000000000
000000100000000000000011110101011100010111100000000000
011000000000001111100111011011100001000001010000000000
000000000000001001100011010111101001000010110011000010
010000000000001011100000000101011001000110100000000000
010000000000000101100000001111001010001111110000000000
000000100000001101000111011101100001000001010000000000
000001000000000001000010100111101101000010110001000100
000000000000000000000110111000000000000000000100000100
000000000000000000000010001001000000000010000000000000
000010100000001011100110000111111001001001010000000000
000001000000001001000110110111101101000000000000000000
000000000000001000000011100111000000000000000100000100
000000000000000001000111110000100000000001000010000000
010000000001000000000110001011101101010000000000000000
100000000000101111000000000101111011110000000000000000

.logic_tile 23 21
000000000000000011100000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
011000000000000000000000000000000000000000100100000000
000000000000000000000000000000001000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000010000000010001101101111101000010000000000
000001000010000000000000000011111110111000100000000000
000000000000000000000000010000011100000100000110000000
000000000000000000000011100000010000000000000000000100
000000100010000001100010000000001000000100000100000000
000001000000000000000000000000010000000000000010000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010010000000000000000000000000000000000000000000000000
100000001100000001000000000000000000000000000000000000

.logic_tile 24 21
000000000000000011100000001101101110000110000000000000
000000000000001101000000000011000000000101000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000100000001000000000000000000000000000000000000000
000000000010000001000000000000000000000000000000000000
000000000000000011100000000000001100001100110000000000
000000000000000000100000000001000000110011000000000000
000000000001011000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000001110000001000100000000000000000000000000000000
010010100000000000000000000000000000000000100100000100
100000000000000000000000000000001000000000000000000000

.ipcon_tile 25 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000001001010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 22
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001011110000010000011000001
000000000000000000000000000000110000000000000010000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000010001000001010000000000100000000
000000100000000000000000000101011111010000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 3 22
000100000000001000000010000101001010001001000000000001
000000000000001011000111101011010000000100000000000000
011000000000001011100011110001000001000000000100000000
000000000000000011000111010000101000000000010000000000
010000000000100001100010101011101000000000000100000000
000000000001011101000110001111011000000001000010100000
000000000000000001100111010011011011000000000000000000
000000000000000000000011000000011011001000000000100000
000000000000000000000010011001100000000001010010000000
000000000000001001000110100001101010000000010010000100
000000000000001001000000000101011100000000000000000000
000000000000000001000000000000101101101001000000000010
000000100000000000000110001101000001000001000000000000
000001000000000000000000000111101010000011100000100000
000000000000000001000010000001101111000000000100000000
000000000000000000100000000000111000100000000010000000

.logic_tile 4 22
000000000000000000000110111001101011000000000100000000
000000000000000000000011000111101011000000010000000000
011000000000000000000011100000011010000000000100000000
000000000000001101000000001001010000000100000000000000
010001000001001000000010000000011010010000100010000100
000010000000001111000010111001001011010000000011000010
000000000000001101000111001000011011000100000000000000
000000000000000101100000000101001100010100100000000000
000001000000000000000011101001101011000000000100000000
000000100000100000000000001101101110000000100000000000
000010100000000001000000001000011001000010100000000000
000000001100000000000000000011001010010000100000000000
000001001110000111100000000101001100000000100000000000
000010100000000000000000001001111011010000110000100000
000000000000000001000000000101101110000000000100000001
000000000110000000000000000000100000001000000000100000

.logic_tile 5 22
000000000000000000000110000101001110101000000000000000
000000000000000000000010101001111011011000000000000000
011000000000001111000000000011111111000010000000000000
000001000000000101100000000000101100000000000011000101
010001000110000001100111110101001001000010100101000100
100000100000001111000010000000111010001001010000000010
000000000000000101000000000001111100000110000000000000
000000000000000000000000000101001110001011000000000000
000000000001000111000111001000011110000100000000000000
000000000000100000100100000111000000000000000000000010
000010000000000111000110011011111110101000110000000000
000001000000001111000011100011101101111100110000000000
000000000000001000000011100011111000101001010000000000
000000001010000001000011101111101010000100000010000000
000010000001010111100000000111100000000000000000000000
000001000000100111100000000011000000000010000000000000

.ramt_tile 6 22
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000001001010000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000

.logic_tile 7 22
000000000110100001000011100111001101111111000110100000
000000000001001101100110111001001011111111010011000000
011010000110011000000010110000000001000010000000000000
000000000000000001000110000000001001000000000000000010
010000000000000101000000000111001010100010000000000000
100000000001010111100010110001001110000100010000000000
000000100001001000000110010101001000111111110110100000
000000000000101111000011101111011101010110110000100110
000000000000000101100110001011101000000000000000000000
000010000000001111000011110011111100001001010000000000
000000001100011001100111001001101110111111100101000111
000000000000100111000000000011011011111110100001100001
000000000000101011000110101001011010101001000000000000
000001000000010001000010100111011101101000000000000000
000000000000000111100000001011011001000001000000000000
000000001100000000100010000101011111000010100000000000

.logic_tile 8 22
000000000000001001100000000001011010000001000000000000
000000000000000111100000000011001000000110000000000000
011010000000001101100000000111111000100000000000000000
000010100000000001000011100101111101110000100000000000
010000000000001000000111110101111011101000010000000000
100000100000000101000010111111011111000100000000000000
000000000000000000000110000101011111101000010000000000
000000000110000111000010101011111000000000100000000000
000011000000000000000111000011100001000011110100000001
000001000000011111000111111011001011000011010001100010
000000000001111001100000011111011111101000010000000000
000000001000110101000010001111011110000000100000000000
000100101000000011100111001111001011110011110100100100
000100100000000000000110111011111100110111110000100010
000000100001011000000010110111011000010010100000000000
000000001110100001000011000001001111110011110000000000

.logic_tile 9 22
000100000000000001100000010011001101110111110110000000
000000001001000000000010011001101001111001110001000110
011000000000000001100011110011011001111111100110000001
000010000000001101000110000001101111111110100001000110
010000000000000000000000001101111001101000010000000000
100000001100000111000010110011001011000100000000000000
000000000000001001100010110111001101001111110000000000
000001000000000111000110100101101001000111110000000000
000000000000010001000011111111111011110000010000000000
000000000000100111100011001101011100100000000000000000
000000000000001111100011100101111101101011110100000101
000000100010101011100111101111011111011111110011100010
000001000000001111000111011111011101100000000000000000
000000100000000001100110001101011100110000010000000000
000000000000100111000000001111011110101011010000000000
000010101011000001000011110011001011000111010000000000

.logic_tile 10 22
000000000010001000000000011111001011101001000000000000
000100000000001111000010001001111111100000000000000000
011000000000000001100111110111101100100000010000000000
000000100001011111000010001111101010010100000000000000
010000001001011111100000000101001100010000100000000000
100010100000101001100010000001101010000000010000000000
000000000001011101100010110000011110000000000000000000
000000001000101111000011011111010000000100000000000000
000100101100101001100000001101111001110110100000000000
000001000000001001100000000101011000110100010000000000
000000000000001000000110001101111101111111110110000000
000000000000000001000010001011101111010110110010100010
000010100000001000000000001111011010101111010110000000
000000000000000001000010011001011001101111110011100010
000000000000000000000010110011111111101000010000000000
000000100010000000000111011111111000000000100000000000

.logic_tile 11 22
000010000000000000000000000101101000001100111000000000
000100000000000000000000000000001100110011000000010000
000000000000001000000000000001101000001100111000000000
000000001000100111000010110000001101110011000000100001
000001000000010000000000000101101001001100111000000000
000000101110101101000000000000101101110011000000000000
000000000001010000000000010011101001001100111010000000
000010000010000001000010110000001111110011000000000100
000010100000010011000011000101001001001100111000000000
000001000000101101000000000000001110110011000000000000
000000100100001001000000000001101001001100111000000000
000000000010001011000010110000101110110011000000000000
000000001010000000000111100011101001001100111000000100
000000000000000000000100000000001111110011000000000000
000000000001010011100011100111001000001100110000000000
000000000000000001100010000000101100110011000000000010

.logic_tile 12 22
000000000000001101000000000001101110000000000000000000
000000000000000001000011100000110000001000000000000000
011000100100001011000111001001011110000000000001000000
000000000100101011000010100111101010001001010000000000
010010100000011000000111101101011100001111110000000000
110000000001000011000110000001101000000111110000000000
000000100000000000000000000000000000000000100100000001
000000000000001011000000000000001011000000001010000000
000000000001010000000010011001011110000111110010000000
000000000000100001000011100001011100010111110000000000
000010100001000011000000011000000000000000000000000000
000000000000000000100010001001001101000000100001000000
000000000000000000000000001101111000101011010000000000
000000100000000111000010011111001101001011100000000000
010010000000100011100111101001111100010110000010000000
000000001010001001100010011111111110111111000000000000

.logic_tile 13 22
000000000000001111100111011001111010010111100000000000
000000000000000001100010001111111110001011100000000000
011000000001010111000111000111111011010111100000000000
000000000000000000000100000001011000000111010000000000
110000001110001111000011101101101011010111100000000000
110000000000000011000000001011001010000111010000000000
000010101000111111000111010001001001001000000000000000
000000000111011111000111001111011111101000000000000010
000000000000000111000011100101101000010111100000000000
000000000000000111000110000101011011000111010000000000
000000100000000000000011000000001100000100000100000000
000000100010001111000110010000010000000000001000000000
000000000000000001000111100011000000000000000100000001
000000000000000000100011110000000000000001001000000000
010010100000000111000010010011101101010111110000000000
000001001000000000000111011011001101011011110000000000

.logic_tile 14 22
000010100000100101000000000001100000000000000000000100
000000000000000000100011100011000000000001000000000000
011000100000000101000000001000000000000000100000100000
000000000000000000100000000111001000000000000000000000
010000000010000000000110000111000000000000000100100000
010000000000000000000000000000101101000000010000000010
000000000000011101100000010101101010000000000100000000
000000000000000001000010100000010000001000000000000000
000010000000010001100000000101101100000000000100000000
000000000000101101100011100000000000001000000000000000
000000000001000001100000011000001110000000000100000000
000000000000000000000010000011010000000100000000000010
000000000001010000000110011101100000000001000100000001
000000000000000000000110001011100000000000000000000000
010011100000000000000000001111000000000000000000000000
000000000000001101000000000011100000000010000000100000

.logic_tile 15 22
000000000110100101100111100001111001100000000000000000
000000000000000000000011101011011000000000000000100000
011010000000100101000010100111100000000001000100000000
000000000001000101000100000011100000000000000000000000
010000000000000001000000000000011100000000000000000000
010000000110000101000000000101001100000110100000000000
000000001110001000000110100111101111000010000000000000
000000000000001011000000000111011101000000000000000100
000000000000000001100111110101111110000000000100000100
000000000000000101000111000000000000001000000000100000
000000100000000001000110000111011010000010000000000000
000011100100000000000010101001011000000000000000000000
000000000010001001100010101011000000000000000000000010
000000000110001001100000001011100000000010000000000000
010000000001111101000010001000000000000000000100000000
000000000001010001100000001011001010000000100000000101

.logic_tile 16 22
000000000000000000000000000000011111000000000000000100
000000000000001101000010111011001100000000100000000000
011000000000001000000111100000000000000000000000000000
000000000000000111000000000000000000000000000000000000
010010000000110000000111010000000001000000100110000000
110000000000100000000110100000001000000000000000000000
000000001100000000000000000001001100000000000010100000
000000000000001101000000000000000000000001000000000000
000000000000000001100000000101101100000000000000000010
000000000000000101100010000000000000000001000000000000
000000000000001000000000000000001110000100000100000000
000000000000001011000000000000010000000000000000100000
000000100000000000000010000001101010010100000000000000
000001000000000000000000000000111100001000000000100000
000000000000000000000000000001000001000000000000000000
000000001010001111000010110000101111000001000000000010

.logic_tile 17 22
000000000000001000000010100000001000001100110000000100
000000000100001111000000000000000000110011000000010000
011010100000000000000010101000000001000000000100100000
000000000000000000000000000101001011000000100000000000
000000000000000000000000001111101010100010110000000001
000000000000000101000011101101111000101001110000000101
000001000000000000000011110000000000000000000000000000
000000000000000001000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000001000000000000000000000000000001000000000100000000
000010000000000000000000000101001011000000100000000000
000000000000000000000000000101101000000000000100000000
000000000000000000000000000000110000001000000000000000
010000000000000000000000011000000001000010000100000000
100000000000000000000010101001001011000010100000000000

.logic_tile 18 22
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
011000000000000001100000000111011110001100110000000000
000000000000000111000000000000110000110011000000000000
010000000000000001100010100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000001010011100000010000000000000000000000000000
000000000000000000100011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000111011110001100110000000000
000001000000000000000000000000110000110011000000000000
000000000000000000000010001000011011010000000110000000
000000000000000000000000000101011000010110000000000010
010000000000000000000110000101011001000000100110000000
100000000000000000000000000000001000101000010000000010

.ramt_tile 19 22
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100100000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000

.logic_tile 20 22
000010100000000000000000010000000000000000000000000000
000001000000000000000011000000000000000000000000000000
011000000001010000000000000000000000000000000000000000
000000001100100000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000001101001101000010110000000000000000000000000000
000011100000001000000000010111111100001001010100100000
000001000000001001000011010101101100101001010000000000
000000000000000101000000010000011100010000100010000000
000000000000000000000011001001001110010100100000000011
000000000000001101100000000111101101001001010100000000
000000000100000101000000001101111011101001010000100000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000010001111001000001001000000000000
100000000110000000000000000101010000001101000000000101

.logic_tile 21 22
000000000000000000000011110000000000000000000000000000
000000000000000000000010000000000000000000000000000000
011000000000010101000111100001011011010111100000000000
000000000000000000000100000011111000000111010000000000
010001000000000000000011110001101000000100000000000010
110010100000001101000111010000110000000000000010000001
000001000000010001100111001111011100101000010000000000
000000001100000000000100001111001101110100010000000000
000000100000100001000011101101001011010111100000000000
000001000111000000000100000101101110000111010000000000
000000000000000000000000001000000001000000000000000000
000000000110001111000000001111001001000010000000000100
000000001110000101100000000001100000000000000000000100
000000000000000000100000000111100000000010000000000110
010000000000001011100000000000000001000000100100000001
100000001100001011100010000000001110000000000000100000

.logic_tile 22 22
000000000000000011100010010101100001000000100100000010
000000000000000000100010100101001101000001110000000010
011000100000011111100111010111011010000110100000000000
000001000000100001100110000000011001000000010000000000
000000000000000001100000000111011011000100000100000000
000000000000000000000000000000101000001001010000000001
000000000000001001000010011111001001010111100000100000
000000000100000011000010101111011110001011100000000000
000000000000001000000000001001101000000110000000000000
000000000000101001000000000101010000001010000000000000
000000000001001101100010001011101100010111100000000000
000000000000101001000110000011101000000111010000000010
000000001100001001000000001101111101010111100000000000
000000000000000101100010000111111100000111010000000000
010000000001011111000010100111111001010000110100000000
100000000110001001100011110111111001110000110000100000

.logic_tile 23 22
000000000000000101000000010011101101001011100000000000
000000000000000000000010001001001011101011010000000000
011000100000000000000111100101001100101000010000000000
000001000000000000000100000111001000110100010000000000
110000000000011001000000010000001110000100000100000000
010000000000000011000010100000010000000000000000000000
000001000000000000000111000000011111000110100000000000
000000100000000111000100000001011010000100000000000000
000000000000000001100010110101000000000000000100000000
000000000110000111000111100000100000000001000000100000
000000000000000101100000000011100000000000000100000000
000000000000000000100011100000100000000001000000000000
000000000000000000000010000101011000010000100000000000
000000000000000101000110110000011111101000010001100010
010010100000000000000111000000000000000000100100000000
100000000000000000000000000000001101000000000000000010

.logic_tile 24 22
000000000000000000000011100001001010000101000100000000
000000000000000101000100000001110000001001000001000111
011000000011000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000010000000001101000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000001000000100000000000000101001100010100100110000000
000000100000000000000000000000111010000000010010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000100000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.ipcon_tile 25 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 23
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000101000000000000000100000000
010000000000000000000000000000000000000001001110000011

.logic_tile 3 23
000100000000000101000110010000011011010010100000000000
000100000000001101100010011101001000010000000000000000
000000000000000111000111101111011000110110010000000000
000000000000000101100010111011001110111001010000000000
000000000000000001000010101001011000100000000000000000
000000000000000000100110001101011100010010100000000010
000000000000001000000010000001111100000100000000000000
000000000000000111000000000000001011101000000000000000
000000000000001000000000000001100001000000110000000000
000000000000000001000000000111001000000010110000000000
000000000000001000000110100001011001000000000000000000
000000000000000001000000000000111001100001010000100000
000000000000000101100000000001011010000010000000000000
000000000000000001000000000000101000101001000000000010
000000000000000000000000011101011011101000000000000000
000000000000000000000010001111011001011000000000100000

.logic_tile 4 23
000000000000000101100010110011100001000000100000000000
000000000000001101000111000111001011000010110000000010
011000000000000000000000011000011000000100000000000000
000000000000000101000011101011010000000000000000000000
000000000000000101000000000000001001010100000000000100
000000000000000101000000000111011100010000100000000000
000000000001000000000010101001001100001000000000000100
000000000000101101000110001101001110000110100000000000
000000000000000000000000010001011010000100000000000000
000000000000001111000011111001000000001110000000000000
000000000000001001100010000000001001010000000000000000
000000000000000001000000000001011110010010100000000000
000000000000001111000000000000001011010100100100000000
000000000000000001100000000101001000010110100000100000
000000000000001000000000001011000001000010100000000000
000000000000001001000010001111101101000010010000000000

.logic_tile 5 23
000000000001000101000011111011011100101000010000000000
000000000000000000000111011111101110001000000000000000
011000000000000101000110000001011110000001000010000000
000000000000000000000000000101101000000000000000000000
010100000001001101000110001011101100001001000000000000
100101000000000111000011110101100000000100000000000000
000000000000010001000000001111111100110000010000000000
000001000000100000000000000001001011100010110000000000
000000000000001001100111010111111110010111100000000000
000000001000000001100011001001011011000111010000000010
000000000111010001100110010111001101111101110100000110
000000000001011001000111001111101100111110100000000010
000000100000000111100010010001101001110000010000000000
000000000000000000000010000101111101100000010010000000
000010100000010001000010000011011100000000000000000000
000001000000101111000011110000100000000001000000000000

.ramb_tile 6 23
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100100100000000000000000000000000000
000011000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 23
000000000000101000000010100011101010000011110100100000
000000000001011011000000000001011011100011110001100100
011000000000001101000011111001111100000100000000000000
000000000000000001100011100111010000001100000000000000
010000000000100000000011100101111001010100000010000001
100000000001010000000110110000111011001000000000000110
000010001010100011000111001111111111001111110000000000
000011000110001001100011101001011110000110100000000000
000000000000000000000110010000001001001100110000000000
000000000000000000000010000000011010110011000000000000
000001000001001011000110010000011001010110100110000111
000010001110100101000010001011011111010010100000100101
000000100000100000000000010111011010010110100000000000
000001000001010000000011111101101000010010100000000000
000001000000001001100111111011101101111111110100000011
000010001010000011000010100001011101101001110000100100

.logic_tile 8 23
000000001000000111100110010011101100101000000000000000
000000000000000000100110101101101111010000100000000000
011010100001010000000000000000011010000010000000000100
000000000001001101000011100000000000000000000000100000
010000000000001101000011101011011011101001000000000000
100000000000000001100011111001101111010000000000000000
000000000000011101100110101001001110110110110100000000
000000000000000101000000000011111010111101110011000011
000000000100100011100110001001011100100000010000000000
000000000001000000000100001101011011100000100000000000
000010100000000001100110100101011100010000100000000000
000000000000001111000000000011001001000000100000000000
000100001110100101100110001101011101100000010000000000
000100000001010000110011110101111001100000100000000000
000000100000000000000110100001101110000110000000000000
000001000100000000000000001111000000000100000000000000

.logic_tile 9 23
000000000000011011100000010001011001101101010000000000
000000000000101111000010110001001010001100000001000000
011001000000001111100010000101011001000001000000000000
000010100000000111100100001011101001000001010000000000
010110100000000011100110001111101100111011110111100100
100100000000000000100010001011001101010111110001000110
000000001000010011100011110101011011011110100000000000
000000000001000000000011101111001011101111010000000000
000010000000010001100010011011111110100000000000000000
000000000000100001000010001101111110110000100000000000
000000000110000000000110010000001110000010000000000000
000100000000000000000010000000010000000000000000100000
000000000000100011100010110001111100100000010000000000
000000000001010000000011101011111110100000100000000000
000000000001111000000000000011001000000110000010000100
000010100000111111000010001101010000000100000000000000

.logic_tile 10 23
000000000000001000000111000101101011110110110110100001
000000000000001001000100000101001010111110110010000000
011010000000101001100110111000001101000000000000000000
000001001010001001100010000011011011000100000000000001
010010100000001111100110011001111001101000010000000000
100001000000000001000010011101011101000000100010000000
000000000010001001100010010001111011101000000000000000
000000000000000001000111111101111001011000000000000000
000000000000000000000000001011101000000000000000000000
000000000000000000000010001111111000000110100000000000
000011101000000101100010011001011010111000000000000000
000000000000000000100010101001011010100000000000000000
000000001110101000000000010111011110110110110100000100
000000100001000101000010100101111011111110110010100101
000000000000000000000010011101111000101000000000000000
000001000000000000000010001001101110100000010000000000

.logic_tile 11 23
000000000001001011100000000001111011101111010110000001
000000000000100001000010100001101100101111110001000100
011000000000001101000110110011000000001100110000000000
000000000000000001000010000000000000110011000000000000
010000000000011111100110000101101011000000100000000000
100000000001001011100010111001111010000000110000000000
000000000100001001000110010111011110111111000000000000
000010000010001111000011111011101110101001000000000000
000000000001010000000010100001011101010000110000000000
000000000000100111000110001011011011110000110000000000
000010100000001001100010010111111000110100000000000000
000000000110000101000011110001101010111100000000000000
000010100000001000000011110111011100101011110110000010
000000000000000001000011110101101011011111110010000100
000000000100000001000110101011111001001011100000000000
000000001010000000100100001101111000101011010000000000

.logic_tile 12 23
000000000110001101100111110001011100000000000000000000
000000000001011111000010000000110000001000000010000000
000000000000101001100110010001001001000100000000000100
000000000000000011000010100011011001001100000000000000
000010100000000000000000000001011011010111100000000000
000001000000000000000010100011001000001011100000000000
000001000000000001000011110011111110000000000000000000
000010001011001111100111010000100000000001000000000000
000010001000000001000110011101011000000001000000000000
000001000001000001000011010011101111000001010000000000
000000000000011000000011100001111010101000000000000000
000000000000001001000010111011111111011100000000000000
000001001110000000000111101101111110000001000000000000
000010000000000000000010011111010000000000000000100000
000000000001000111000010011101101101100000010000000000
000000001000000000000010101101011111101000000000000000

.logic_tile 13 23
000000000000101000000000000111000000000000000100100000
000000000101011011000000000000000000000001001010000000
011000000000000000000111100101011101010000100000000000
000000000000000101000100000000111101000000010000100000
110000001110000000000110000001111010010111100000000000
010000001100000000000010011111101000000111010000000000
000000000000001000000000010000000000000000100100000000
000000000000001011000011100000001011000000001000000000
000000000000100000000000000101100000000000000100000000
000000001111000111000011110000100000000001001000000001
000010000000000000000110000000000001000000100100000000
000000000000000000000010010000001110000000001001000001
000000000001010000000111100000000000000000000100000000
000000000000101001000010100011000000000010001000000000
010000000000000000000000000001011000010100000000000000
000000000000001001000000000000001111001000000000000000

.logic_tile 14 23
000000000000000101010110100001011100000000000000000100
000000001100001101100010111001100000000100000000000000
011000000000001111100111110001101010000000000100000000
000000000000000101000010100000000000001000000000000010
110000000001000001100010100001001011000000010010000000
010000000000000101000000001111001010000001010000000000
000000100000000101100010100001111101001001000000000000
000000000000001101000110101111111010000010000000000000
000000000000000001100010000011011011000010000000000000
000000001000000000000010011101011011000000000010000000
000000000000000011100000010111100001000000000100000000
000000000000000000000010000000001000000000010000100000
000010000111010111000010001000000001000000000110000000
000000000000100000100110101011001001000000100000000000
010000000000000001100000001001001110000110100000000000
000000000000000000000000001001001101001111110000100000

.logic_tile 15 23
000000000000001101000010111111011100000010000000000000
000100000000000011100111100011101010000000000000000000
011000000001100111100111110001101100001001000010100001
000000001111110011100111000101010000001101000010100100
010000000000000101000110110101011000000000000000000100
010000000000000001000011010011111101000000100000000000
000000000000000101000000010111111111000010000000000000
000000000000001011000010100111101110000000000000000000
000000000000001111100111000001011001100000000000000000
000000000010000111000011101111001001000000000000000000
000010100000000001100000001001011100000000100000000000
000000000110000101100011101101011101000000000000000000
000000001010101000000110010101100000000000000100000000
000000000000000101000010010000000000000001001000100000
010000000000101011100010100101011010100000000000000000
000000000001011001000000001001101100000000000000000000

.logic_tile 16 23
000000000000001000000111000111001010000000000100000000
000000000000000101000100000000000000001000000000000000
011000000000001101100000011011011101000010000000000000
000000000000000101000010100101001011000000000000000000
011000000000001000000011111101000000000001000100000001
110000000000010001000010001001100000000000000000000000
000001000000101111000111000101101110000000000100000000
000000000000000001100110110000010000001000000000100000
000000000001010111100000000001011010000000000110000000
000000000100101101100000000000100000001000000000000000
000000000000000000000110011001111011000000010010000000
000000000000101101000010001011011000000000000000000010
000010000000001001100110001000001100000000000100000000
000001000000000101000000001011000000000100000000000010
010000000000000000000000000001001110000000000000000000
000000000000010000000000000000000000001000000000000000

.logic_tile 17 23
000000000000000000000000000000000001000000100100000000
000000000100000000000011100000001001000000001000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
010010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 18 23
000000000000010111000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000001010000000010000000000000000000000100000000
000000000100000000000000000001000000000010000010000001
001000000010000000000000000111000000000000000110000000
000000000000000000000000000000000000000001000000000001
000000000001000000000000000101100000000000000100000000
000000000000100000000000000000100000000001000010000000
000000000000000000000011100000000000000000000000000000
000000000000000111000000000000000000000000000000000000
010000000001000000000000001000000000000000000100000000
100000000000101001000000000111000000000010000010000010

.ramb_tile 19 23
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 23
000000000000100111100000010011011110000000010000000000
000000100001010000100010011101111010010000100000000000
011000000001010001100000000101100000000000000110000000
000100000000000000100000000000100000000001000000000100
110000100000000001100010101111111001010111100000000000
010001000000000000100100001011101110001011100000000000
000100000000000111000111101000011011010000100010100000
000000000000000000000000001011001110010100100010100000
000000000000000000000110100001000000000000000100000000
000000000000000001000011110000000000000001000010000000
000010000000000000000011101000001101010000000010000000
000001000000000000000011110111001101010110100000000100
000000000001010000000000000111111100001001000010000110
000000000000000000000000001001010000001101000000000000
010000000000001101100110100000011110000100000100000000
100000000000000011000110000000010000000000000010000000

.logic_tile 21 23
000000000001000001000011100000000000000000000100000000
000000000000000000100000001111000000000010000000000000
011010000001001000000110001101111010001001010000000000
000000000110100001000010101001101010000000000000000000
010001000000001000000011100001000000000000000100000000
110010100000000111000100000000000000000001000000000010
000000000000001011100010100111100000000000000100000000
000001000000000101000100000000000000000001000000000000
000000000000000001000000000011100000000000000100000000
000000000000000000000010000000100000000001000000000000
000000100001010000000010000111100000000000000100000000
000001001010000000000100000000100000000001000000000000
000000000000000000000111001011011011010111100000000000
000000000000000000000100000101001000000111010010000000
010000000000000111100110100001101101010111100000000000
100000000000000000100010101001111111001011100000000000

.logic_tile 22 23
000000000110000000000011100111111111010100100100000001
000000001110010000000100000000101011001000000000000000
011010000000001001100111100011101100000010000000000000
000100001100001111000011101001010000000111000000000000
000001000000000001100000001111001100000001000100000000
000000000000001101000000001101110000001011000000000000
000000000000000000000111101000011001010100000100000000
000000000100000000000000001001011000000110000000000101
000010000000011101100110100001100000000000100100000001
000000000000010111000011110101101100000001110000000001
000000000000100000000000000111000000000010100000000000
000000000001011001000000000111101001000001100000000000
000000001100000111100010001011011000000101000100000100
000000000000001111000110010001010000000110000010000001
010000100000000000000000011000001110010100000100000000
100000001010001011000010101001001010000110000000000000

.logic_tile 23 23
000000000000001000000000010000001100000100000100000000
000000000000000111000010000000000000000000000001000000
011000000000001111100111100001000001000010100000000000
000000000000000101100110110101001000000001100000000000
110010001100001000000111001011111010000110100000000000
110001000000000011000110110011001101001111110000000000
000000000100000001100011110001111101010010100000000000
000000000000001001000011000000111000000001000000000000
000000000000000111000011001000000000000000000100000000
000000001100010000100011100001000000000010000000000000
000000000000001001000000001011111011010111100000000000
000000000000000001000010001101111001001011100000000000
000010100000000000000010000101011000000110000000000000
000000000000000000000000001101100000000101000000000000
010010100000001000000000001101101000001000000000000000
100000000000100111000000000111011101000000000000000000

.logic_tile 24 23
000000000000000111100000000001000000000000000100000000
000000000000000000100000000000000000000001000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100001000000000000000000000001000000100100000000
000001000000000000000000000000001010000000000001000000
010001000000000000000000000000000000000000000000000000
100010100000000000000000000000000000000000000000000000

.dsp0_tile 25 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000110000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 24
000001001100000001000110001011111100001001000000000000
000000100000000000100000000111010000001010000000000000
000000000000000101000000000000001011010000000000000000
000000000000000101100010111101001010010010100000000000
000000000000000011000000000111011000000100000000000001
000000000000000000100010110000001010101000010000000000
000000000001001001000110011000011001010000100000000000
000000000000100001000111111011001100000010100000000000
000000001110000000000000000011100001000000010000000000
000000000000000000000010000111101110000010110000000000
000000000000000001100010000101111011010000100000000000
000000000000000000000000000000011011101000000000000000
000000000000001101000000000101101000001000000000000000
000000000000000001000000000101010000001101000000000000
000000000000000101100000010001101101011100000000000000
000000000000000000000010000001111111000100000000000100

.logic_tile 4 24
000000000001000001100000001000001010000100000000000000
000000000000000000000010111001001011010100100000000000
000000000000000011100000000011011010001001000000000000
000000000110000000000010110011100000001010000000000000
000000000000000000000111000000001100010000000000000000
000000000000001101000100001001011011010110000001000000
000000000000000011100111000101100001000001110000000000
000000000000001101000100000001101010000000100000000000
000000001110000101100110010001100001000000010000000000
000000000000000000000010101111001111000010110000000000
000000000001001000000110001111001100001101000000000000
000000000000100001000000000001110000001000000000000000
000000000000000000000110100000011101010000100000000001
000000000000000000000000001101011001010100000000000000
000000000000000000000110100011111010001001000000000000
000000000000000000000000000001010000001010000000000000

.logic_tile 5 24
000000000000000111000000000101100000000000000000000000
000000001100000011100011100000101001000001000010000000
000000000000001111100000010011011110000010000000000000
000000000000001101100010001101010000000111000000000000
000000001110000000000011111101001110000111000000000000
000000000000000000000011000001100000000001000000000000
000010000000000000000000001000001110010010100000000000
000001000000000000000010001011011011000010000000000000
000000001100001000000010000001101101100001010000000000
000000000000000111000000001101011001010000100010000000
000010000000000000000010000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000101000000000111000010000001000000000000000000000000
000100100000100111100000000111000000000001000000000000
000000000000000000000010000001011100000110100000000000
000000000110000000000000000000011011000000010001000000

.ramt_tile 6 24
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 24
000000000000101111100000000001101111010110110000000000
000000100000000001010000000101101111100010110000000000
011000000000001101100010110101101101001111100000000000
000000000000000001100111000011011111011111100000000000
010000000000000111000110100101001011001001000000000000
110010100000000101000110100001101110000010000000000000
000000000000000111100011111000011000010000000000000000
000000000000001101100111011101011010010010100000000000
000000001000000111000000011001111100011001000100000000
000000000000001111000010110001011100010110000000100000
000000000000000000000011111101001110010100000000000000
000100000000011111000110000101001000001000000000000000
000000001110000001100000010111011001010001110100000000
000000000000000001000011110011101101100000010010000010
010000000000000101100110011101111101111111000000000000
000000000000000001000011011101101110101001000000000000

.logic_tile 8 24
000000000000100001000111100111101010000100000000000000
000000000001010000100110010000010000001001000000000001
011000000000010000000110001001101111101001010000000000
000000000000001101000100001011011100000000100000000000
010000000000000101000111011000000000000000000000000000
010010000000100111100110001101001101000000100000000000
000000000001000000000010101101001010100000010000000000
000000000000100000000011101001101001101000000000000000
000001000000101000000000000101000000000000000101000000
000000100001001001000010010000100000000001000000000010
000000000000100111000010101011011100100000000000000000
000000000000010001100111111001001010111000000000000000
000000000100100000000111100101100001000011110001000000
000000000101000000000000001011101011000001110000000000
010000000001011111100000000111111100010100000000000000
000000100000101101100000000001011001000100000000000000

.logic_tile 9 24
000000000001000111100111100101011101000011110000000000
000000000000000000100110110011001001000011100000000000
011000000010000000000010111001111010100000010000000000
000000000000001101000111011101011001010000010000000000
010000000001000101000111111111011101110011110101000110
100000000001010111100111110101111110111011110010100010
000001100000001111100010110101101000110000010000000000
000011000000000011100011000001111001010000000000000000
000000000000000101000011101011001100101011010000000000
000010000000000111100110011111101101000111010000000010
000000000000000101000110001101011010101000010000000000
000000000100001111100000000111111111000000010000000000
000000000000000000000010011001011010101000000000000000
000000000000000000000010001101101010100000010000000000
000000000000000001100111000111011101000001000000000000
000000000001001111000000001101101001000110000000000000

.logic_tile 10 24
000010000000001000000011101011111000110000010000000000
000000000000000101000000001101101111010000000000000000
011000000000000101000010111111011101101000010000000000
000000000000001101100111111101101101001000000000000000
010000000000000111000010001011101111100000000000000000
100000000100000000100000000001111010110100000000000000
000000000000101001000010001011011100111110100110100101
000000000001010001000010000101111101111101110000100000
000000001010000000000110000001011111000001000000000000
000000001110000000000011110001101111000110000000000000
000000000000001000000110011101001111101000000000000000
000000100001010101000110001001111101100100000000000000
000000000110000000000111100011111111101000000000000000
000010000000000000000010001111101001010000100000000000
000000000000000011100110100111101011101000010000000000
000010100100000001000000001111001101000100000000000000

.logic_tile 11 24
000000000110001001000011110101001111000000000000000000
000000000000000001100111110111011001000110100000000000
011000000000000000000110110011011111010110000000000000
000001000000000000000011011111111010111111000000000000
010000000000100101100110000011111110101001010000000000
100010100000011101000000001101111001001000000000000000
000000000010001000000111000011100000000000000000000000
000000000000001111000110000000101001000001000000000000
000000000000000101100110101011011110110110110110000000
000000000000000000000011101111101010111110110001100000
000000000001000111000111100111011011010110100000000000
000010000000100000100111110011111100111111100001000000
000000000000000001000011101111111000111111000100100101
000000001000000000000010001111111000111111010011100000
000001000000001000000111110000001111000000000000000000
000000001010000001000010000001011011010000000000000000

.logic_tile 12 24
000000000000001000000010100011011101001111110000000000
000000000000001111000111100001101111001111010000000000
000000000000000001100000001111000000000001000000000000
000000000000001001000000000101100000000000000000000000
000000000000001000000010011101011111011111110000000100
000000000000000001000011010001111111001111010000000000
000000000010000000000000000001011100000001000000000000
000001000000000001000000000101111001000110000000000000
000000000000010011100111000000000000000000000010000000
000000000000100000100010101101001111000000100000000000
000000000000000101100000010111111110000000000000000000
000000000000000000000011001011010000001000000000000000
000010000000001111000010010001101100000000000000000000
000000000000000101000011101011001001000110100001000000
000000000000000111000010010111011110000111110010000000
000000000000000000000010100111011111101011110000000000

.logic_tile 13 24
000000000000000000000011100001011010000000000000000000
000000000000010000000010100000100000001000000000000000
011000000000000000000111000001111010000011100000000000
000001000000000000000111100101111001000011110001000000
010000000000000000000110110000000000000000000100000000
110000000000000001000110000111000000000010001010000000
000000000000011000000010100000001001010100000000000000
000000001000100111000100001011011001000100000000000000
000000100000000000000011110101000001000001000000000000
000000000000000000000011001111101111000010100000100000
000000000000001000000000001000000000000000000000000000
000000000000000011000000000111001001000000100000000000
000000000000000111000110000000000001000000100100000000
000000000000000000100000000000001100000000001000000000
010000000000000000000010100011000000000000000100000000
000000000000000001000000000000100000000001001000100000

.logic_tile 14 24
000000000000001000000000010000011010010000000100000000
000000000000000001000010000000011000000000000001000000
011000000000000000000010100001011100100010110000000000
000000000000000000000100001101101101010110110000000000
110000000000000000000000010000001100000000000100000000
010000000000001101000010101001010000000100000000000000
000000000000010000000110111000011010000000000000100000
000000000000100000000010101011010000000010000000000000
000000000000001000000110010000011010000000000000000000
000000000000000011000111110001010000000010000000000010
000000000000001000000110000000000000000000000000000000
000000000000000101000000000111001010000010000000100000
000010100000011000000000000001100000000001000011000111
000000000000000101000000000011100000000011000011100011
010000000000000000000000000000011011010000000100000000
000000001010000000000000000000011101000000000000100000

.logic_tile 15 24
000001000000001000000111110000000000000000000100100000
000000000000000001000010010011001000000000100000000000
011000000000001000000000010001011001000010000000000000
000000000000000001000010011101111011000000000000000000
110010100010000101000110110111101101101110000000000000
110001000000001101100010101011111100011110100000000000
000000000000000000000010110101011010000010000000000000
000000000000000000000110001001111110000000000000000000
000000001100000000000010101000011110000000000100000100
000000000000001101000110110001000000000100000000000000
000000000100001000000010101101000000000001000000000001
000000001110000101000100001011000000000000000000000000
000000000000001000000111100101011010000000000100000000
000000000010000101000100000000010000001000000000000000
010000000000000000000111010001111111000000000000000010
000000000000001111000010100000011110001000000000000000

.logic_tile 16 24
000000000001010000000010110000011100000100000010000000
000000000000100000000011110111010000000000000000000000
011000000010000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000010000011000000000000010000100
000000000000000000000010001001000000000010000000000000
000000000000000000000000001000000001000000000100000001
000000000000000000000000001011001100000000100000000010
000001000000001000000110000000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000000000101000000000101111110000000000100000000
000000001110000000100000000000110000001000000000100100
010000000000000000000000000000001111010000000100000000
000000000000000000000010000000001101000000000000000100

.logic_tile 17 24
000000000010010000000000000000000000000000000000000000
000000000000110000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000110000000000100000000000000000000000000000000
000000000000100000000000000111000000000000000100000001
000000000000000000000000000000000000000001000001000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 18 24
000010100000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000001000001010000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000111000111100000000000000000000000000000
000000001010000000000000000000000000000000000000000000
010000000000000000000000000000001110000100000100000000
100000000000000000000000000000000000000000000010000010

.ramt_tile 19 24
000000000000100000000000000000000000000000
000010100001000000000000000000000000000000
000010000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100010000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100100000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 24
000000000000000111100000000000000000000000000000000000
000100000000000000000011100000000000000000000000000000
011000000000000000000111010111011001001000000000100000
000000000000000000000010000001111001101000000000000000
010000000000000001000000000000000000000000100100000000
010000000000000111000010000000001010000000000000000000
000000000000000001000000001011111010010111100000000000
000000000000000000000000000011101010000111010000000000
000000000000000000000010001011001010010111100000000001
000000000000000000000010001111111110001011100000000000
000001000000000001100000000111100000000000000100000000
000000000000000001000011110000000000000001000000000000
000000100000000101100110110101001111010111100000000000
000001000000000000000010001011011010000111010000000000
010000000001100001000011100011100000000000000100000000
100000000000100000000100000000000000000001000000000000

.logic_tile 21 24
000000001000000001000011110001011101000000010000000000
000010000000000111100111000001101010100000010000000000
011000000000001000000011101000000000000000000100000000
000000000000000011000110110111000000000010000000000000
110000000000000001000111101000000000000000000110000000
110000000000001001100010001001000000000010000000000000
000000100000000001100000000011011000010111100000000000
000001001010001111000010000111001010000111010000000000
000000000001010000000000001001111010010111100000000000
000000000000100111000000000011111001000111010000000000
000000000000000001000011101111100001000000100000000000
000000000000001001000100001011001111000000110000000000
000000000000001000000010001111011010010111100000000000
000000000001010011000011110001101001001011100000000000
010000000000000011100000010101001010000110100000000000
100000000000000101000010000001101011001111110000000000

.logic_tile 22 24
000000000000000000000000000111111111000110000000000000
000000000000000111000000000000101101000001010000000000
011000100000000000000111100111111011000010000000000000
000001000110000111000011101101111010000000000000000000
110000000000000001000000001101011000000010000000000000
110000000000000101000010101001011000000000000000000000
000000000001000000000010101101000001000010100000000000
000000000000101101000000001011001111000010010000000001
000000000000001000000011001000011111000110100000000000
000000000000001011000000000001011110000100000000000000
000000100100000000000110100000001100000100000100000001
000001000000000000000011100000000000000000000000000001
000000000001010111000010000000000000000000000100000000
000000000000000000000000000111000000000010000000000000
010010100000001101100111010000000000000000000100000000
100010000000000101000111011011000000000010000000000010

.logic_tile 23 24
000010000000000000000000000000000000000000001000000000
000001000000000000000000000000001100000000000000001000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000001100000000000000000000
000010100000000000000000000111001000001100111000000000
000000000000000000000000000000001110110011000000000000
000000000001010000000000000111001001001100111000100000
000000000110000111000011110000001010110011000000000000
000001000000100111000000010011101000001100111000000000
000000000101000001100010010000101110110011000000000000
000000000000000000000110000111001001001100111000000000
000000000000000101000100000000001110110011000000000000
000000001110001111000000000011001000001100111000000000
000000001100001001100000000000001101110011000000000000
000000000000000000000000000111001001001100111000000000
000000000000001101000000000000001011110011000000000000

.logic_tile 24 24
000000000000001000000111011101111000000110100000000000
000000000000000011000111010011001111001111110000000000
011000000000000111100111100000000000000000000000000000
000000000000001101100100000000000000000000000000000000
010000000000001000000000001000000000000000000100000000
010000000000000001000000000111000000000010000000000000
000000000000000000000111010001001101000001000000000000
000000000000000001000010000101011011000110000001000000
000000000000000000000000010000000001000000100100000000
000000000000000000000010000000001000000000000000000000
000000000000001000000000001000000000000000000100000000
000000000000000001000000001001000000000010000001000000
000000000000000000000111001001000000000001000000000000
000000000000000000000000001101100000000000000000000000
010000000000010111100000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.dsp1_tile 25 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000010000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000001111000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 25
000000000000000000000000011101111000001001000000000000
000000000000000000000010000111100000000111000000000010
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000011101110001101000000000000
000000000000000000000000001111010000001000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000101000000000000000000000000000000000000
000000000000000101100000001111001110001000000000000000
000000000000000000000000000011100000001110000000000000
000010101110000101100010000101100000000001110000000000
000000000000000000000010101001101100000000100000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 25
000001000000000001100111100101011110001101000000000000
000000000000000000100100000011100000000100000000000000
000000000000000000000000000000011100010000000000000000
000000000000000000000000001111001000010010100000000000
000000000000000000000000010101000001000000010000000000
000000000000010000000011000011101011000010110000000000
000000000000001000000110000000001100010000000000100000
000000000000000001000000000111011001010110000000000000
000000000000100000000000011011101110001000000000000000
000000000001010101000010000111010000001110000000000000
000000000000001111000000001111101110001101000000000000
000000000000001011000000000011010000001000000000000000
000000000000001000000110111101011010001000000000000000
000001000000000101000010101101100000001110000000000000
000000000000000101100110101111101110001000000000000000
000000000000000101000000000011110000001101000000000000

.logic_tile 5 25
000000000000000011100111110101111011000100000000000000
000000000000000000100111000000011010101000010000000000
000000000000000000000111111000011110010110000000000000
000000000000000111000011101111011000000010000000000000
000000000000000000000111111001000001000010100000000000
000000000000000000000011111001101111000010010000000000
000000000000000111100010011101001000000111000000000000
000000000000001101100110001011110000000010000000000000
000000000000000011100011100111011001000110100000000000
000001000000000000100000000000011111000000010000000000
000000000000000000000011100000011011010010100000000000
000000000000000000000000000011011101000010000000000000
000100000000001001100000000011011110010100000000000000
000100000000000111000000000000101110100000010000000000
000000000000001000000011100000011001010010100000000000
000000000000000001000010001101001101000010000000000000

.ramb_tile 6 25
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000001100001000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000

.logic_tile 7 25
000001000110000000000010101000001100000000000010000000
000010100000000111000000001001010000000010000000000000
000000000000000111000011111001011010000010000000000000
000000000000001111000110010001000000001011000000000000
000000001000000000000111100000000000000000000000000000
000000000000001001000100000000000000000000000000000000
000000000000000011100000010001000000000010000000000000
000000000000000000100011010101001100000011010000000000
000000000000100001000010010101111101110000000000000000
000000000001000000000011010111101111110000100000000000
000000001000100001100000001000011000000000000000000000
000010000000000000000000001001000000000010000000000000
000000000000001111100110000001001110010010100000000000
000000000000101011000000000000101111100000000000000000
000000000000000000000110000101001100000100000010000001
000000000000000000000000000000110000000000000011000101

.logic_tile 8 25
000000001110000111100010100000011101000010100000000000
000000000000000000100000001011011001000110000000000000
011000000000001000000110111111011010110011110100100100
000000000000010111000011110011011001111011110011000000
010001000000000011100011100101001101000110100000000000
100000100001000001100000000000001100001000000000000000
000001000000001000000010100101000000000000000000000000
000010000000001111000000000001000000000001000000000000
000000000000000011100000010001000001000000100000000000
000000000001010000100011000000001100000000000000000000
000000001000000011100010011011101010101001010000000000
000000100000000001000010001001111111000100000000000000
000000000000000001100110001000011010000100000000000000
000000000001000000000010000001000000000000000000000000
000001000000000001000000001111011110101001010000000000
000010000000000000000000001001101111000100000000100000

.logic_tile 9 25
000000000000001111100010100111001110000010100000000000
000000000000000011000010100000101001001001000000000000
011000000000000000000000000111011000111111100110100101
000000001100000000000010100001011100111101010010000000
010000000000000101000000000001001101101111010110100101
100000000000000000000011101011101101101111110001000110
000000000000000001100011101001001110100010110000000000
000000000000000000000100000111001011010110110000000000
000010000000000001000110011111101100110111110100000010
000001100000000000100010001101111010111001110010100011
000000000000001000000000010000000001000000000000000000
000000000100000101000010100111001110000010000000000000
000000000000000001100111001000001111010110000000000000
000000000000101111000111100111011100000010000000000000
000001000000100101100000010101101111110000010000000000
000000000000011111000011101101011111100000010000000000

.logic_tile 10 25
000000001100000001000010100011111010000111000000000000
000000000000000101100010100011100000000001000000000000
011000000001010101000011111111101010100001010010000000
000000000000101111000111001111101011101001010000000000
010010000000000111100110000011101000000010100000000000
100001000000001101100010000000111111001001000000000000
000000000000000000000110001001111110000001000000000000
000000000000000001000000001001101101000110000000000000
000000000000000011100010000011011110111111010110000011
000000000000000001100000001001001011011111100000100000
000000000001001001100010001001011100101011110100000000
000000000000000101000000000011001100101111110011100000
000000000000000101100011101001001011000000100000000000
000000000001010000000100001001001000000000110000000000
000000000000001001000110100111011011110110110110000100
000010000000000001100010000011011000111110110001100000

.logic_tile 11 25
000000000000000111100110001101011011100000010000000000
000010100000001001000000000011001001010000110000000000
000000000000001000000000011011011010000001000000000000
000000000000000101000011111111111011001001000000000000
000000000001011101000000011101111011101000000000000000
000010100000101011000010001001011000010100100000000000
000000000000001001100010011001111011101001000000000000
000000000000001011000010000111101010101000000000000000
000010000000100000000010011011101001000000100000000000
000000000001010000000010101101111110000000110000000000
000000000000000111100011100000000001000000100000000000
000000000000001001000000000001001100000000000000000000
000000000000100000000000010001000000000000100000000000
000010100000010000000011100000001000000000000000000000
000000000000001101100010000111101010011100000000000000
000010000000000111000011001111101101111100000000000000

.logic_tile 12 25
000000001010001101000111010001111010000100000000000000
000000001110100001100011100000010000000000000000000000
000000000000001111100111001011101010011111100000000000
000000000000101011000011000111101110010111100000000000
000000000001110011100000001111111111010111110000000000
000000000000111101100000001011011001101011010000000000
000000000000000011100010110111011010100000010000000000
000000000000000000100111111111101010101000010000000000
000000000000000000000111110111001100110000000000000000
000001000001000000000011011011111000110100000000000010
000000000000001000000010001011111101010111110000000000
000000000000000101000011000111101101010111100000000000
000000000000001001100111101001101000010000100000000000
000000100001010101000010001101111110000000010001000000
000000000000001000000000010001101001010100000000000000
000000000000000011000010100001011001001000000001000000

.logic_tile 13 25
000001000000010000000000001000000001000000000000000000
000010100000100000000011101001001110000000100000000000
000000001000000000000011110000001110000100000000000000
000000000000000111000111000111000000000000000000000000
000000000000100000000000010101001011010110100000000000
000000000001011101000011010011011001000110100000000000
000000000010001000000000001001011100111000000000000000
000000000000001111000010111101111101010100000000000000
000000000000010001100011101000000001000000000000000000
000000000000100111000100001001001100000000100000000000
000000000000000000000000011111011000010110100000000000
000000001110100001000011111001111011000110100001000000
000000000000000111000110001000000001000000000000000000
000000000000001111000000001001001000000000100000000000
000000000101000101100000000001011101111000000000000000
000000000000000000100000000011111010010100000000000000

.logic_tile 14 25
000000000000001000000000001000000000000000000100000000
000000000000000001010000001101000000000010001000000000
011000000000000111100110011111111010001111100000000000
000000000000000000000011001111011010101111010001000000
110000000110001001000000000000001100000100000110000001
110000001110001111000010010000010000000000001000000000
000000000010000111000010000000000001000000100110000001
000000000000000000000010010000001100000000001000100000
000000001110000000000111000001101011000110100000000000
000000000000000000000000000001111010001111110000100000
000000000000000001000000000001100001000000100010000000
000000000001010000000000000000101011000000000000100010
000000000000000000000011000000011000010000000000000000
000000000000000000000000000000001010000000000000000000
010000000000000111100000010001100001000000000010000100
000000000000000000100010000000101011000000010010100010

.logic_tile 15 25
000000000000000000000010010000001000000100000100000000
000000000000000000000111110000010000000000001000000000
011000000000001011000110101000000000000000000100000000
000000000000000001100000000001000000000010001000000000
010000000000001111100000001111111010000110100000000000
010000000000000001100000001111111010001111110000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000001100000000000000000010001101010000001000000000000
000011100000000000000010001011100000000110000000000000
000000000000000000000000000001111010000001000010000000
000000000000000000000000001001000000001001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000111010000000001000000100000000001
000000000000000000000011110101001011000000000000000000

.logic_tile 16 25
000100000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000001010000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000001000000000000000000100000001
000000001110100000000000001101000000000010001000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000010100000100000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 25
000000000000000111000000001000000000000000000110000000
000000000000000000100000001001000000000010000010000000
011000000100000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
010010100000000000000011100000000000000000000000000000
110001000000000000000100000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000001010000000000000001000000000000000100000000
000000000000100000000000000000000000000001000010000000
000000000010000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000010000000
000010100000010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 18 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000001110000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000111000000000010000010000001
000000000000000000000011100000000000000000000000000000
000000000000000000000111110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000100110000000
100000000000000001000000000000001101000000000000000000

.ramb_tile 19 25
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 25
000001000000100111100111100011111000010111100000000000
000010000001000001000000001101011000001011100000000000
011000000000101011100010100111101101010111100000000000
000000000000001011000000000001101000000111010000000000
000000000010000111000111001000011101010010100000000000
000000001100000000100100001101001110000010000000000000
000011000000001101000011111011011000000101000100000000
000000000000000001000110001001100000000110000010000000
000000000000100000000000011000001001000110100000000000
000000000010011001000010000011011110000000100000000000
000010000000000111100111100101111001000100000100000000
000000000000001111100100000000001010001001010010000010
000001000000000000000000000000011101010010100000000000
000010000000000000000000000101011110000010000000000000
010000000000000001000111101001100000000000100100000000
100000000000010000000100001101001000000001110011000000

.logic_tile 21 25
000000000000100011100010111111001011000110100000000000
000000000000011111100111100101011001001111110000000000
011000000100000101000111010101011011000000010000000000
000000000000000101100111100001011000100000010000000000
000010100001000101100000000000011011010010100000000000
000000000000100101000011101001011111000010000000000000
000000000000000111100111010001101111011100000100000000
000010000000000000100011000011011110111100000000100000
000010100000001001100111111001100000000011100000000000
000001000000000001000110001111101000000010000000000000
000000000000011000000000000011001110010100100110000100
000000000000000001000000000000101101000000010000000000
000000000000001001000011011111000000000001100110000000
000000000000001101000010010011101110000001010000000000
010000000000001000000010100011001110011100000100000000
100000000000100011000000001001011010111100000000100000

.logic_tile 22 25
000000000000000101000011101000011101000010100000000000
000000000000000000000110101101001101000110000000000000
011000000000000001000111110001001011100000000000000000
000000000000000000100010100001111000000000000000000000
000000000001000111000110010000001111000110100000000000
000010000000000001000010001011001011000000100000000000
000000000000000101100010101001101110000010000000000000
000000000000000101000110101111101111000000000000000000
000000000000001000000000000001011010000000100100000000
000000000000000001000010000000101010001001010000000000
000000100000000111100000001101000000000001000100000000
000001000000000000100010010111001011000011100000100000
000010000000000001000011010101011001000010000000000001
000000000000000101000011101111011010000000000000000000
010000000000000000000000000011001011010100100100000000
100000000000001111000011110000001011000000010000000101

.logic_tile 23 25
000000000000001011100000000101101000001100111000000000
000000000001000011000000000000101000110011000000110000
000000000000000000000000000001101000001100111000000000
000000000000000000000010010000101011110011000001000000
000000000000000000000111100101101000001100111000000000
000000000000000000000011110000101011110011000001000000
000000000001000000000011100001101001001100111000000000
000000000000100111000110010000101010110011000000100000
000000000110000000000111100101101001001100111010000000
000000000000000000000100000000101011110011000000000000
000000100000000000000111100001101000001100111000000000
000001000000000000000100000000101101110011000001000000
000000000001010000000000000001001001001100111000000000
000000000001010000000000000000001001110011000000100000
000000000000000000000000000001101001001100111000000000
000000000000000000000000000000101101110011000001000000

.logic_tile 24 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000001111000000000000000000000000000000000000
000000000000000001100010110000000000000000000000000000
110001000000000000000011100000000000000000000000000000
110010000000010000000100000000000000000000000000000000
000001000001010001100000000111001011010110100000000000
000010100110000000000000000000011100101001000000000000
000010100000000000000000001011100001000000100110000000
000001000000000000000000000101001001000001110000000000
000000000000000101100000001001100001000011010000000000
000000000000000000100000000111001000000001000000000000
000000000000000001000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000001010000000000000000000000000000000000000000
100000000000000001000000000000000000000000000000000000

.dsp2_tile 25 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000001001010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 26
000000000000100000000000000000000000000000000000000000
000000000001010000000011110000000000000000000000000000
011000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000011100001000001010000000000
000000010000000000000010001011001100000010110000100000
000000010000000101100000000000000000000000000000000000
000000010000001001000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000011000001000010000100000000
000000010000000000000000000000101001000000000000000000

.logic_tile 3 26
000000000000000000000000010000000001000010000100000000
000000000000000000000011011001001001000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
110000000000000000000011110011100000000010000000000000
010000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000000111000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000010100000000000000000000000000000
000000010000000001100000010011101000000010000100000000
000000010000000000000010000000110000000000000000000000
000000010000001000000000000101000000001100110000000000
000000010000000001000000001101100000110011000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 26
000000000000000000000000001101001100001101000000000000
000000000000000000000000001011010000000100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011101010100000000000000
000000000000000111000000000111011011010000100000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000011100000000000110100000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000110110011111110000010100000000000
000000010000000000000010101111101010000010010000000000
000000010000000011100000010000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000000010000000001000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 26
000000000000000101000111010111111100001000000000000000
000000000000000000000111110111110000001110000000000000
000000000000000111100000000001001100000110000000000000
000000000000000000100000001001110000001010000000000000
000000000000000000000000000000011011000010100000000000
000000000000000000000000001011011111000110000000000000
000000000000000000000010010011100000000000010000000000
000000000000000000000011110001101111000010110000000000
000001010000000000000111010111011111010000000000000000
000010110000000000000011100000111110100001010000000000
000010010000000001000110011011000000000010000000000000
000000010000000000000011000011101101000011010000000000
000000010000000001100000011000011110010000000000000000
000000010000000000000010000111011110010010100000000000
000000010000000001100010010101101101010110000000000000
000000010000000000000111000000111000000001000000000000

.ramt_tile 6 26
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000011110000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 26
000000000000000101000000011000001101010000000000000000
000000000000000000010011011111001010010110000000000000
000000000000000011100000000001001101000110100000000000
000000000000000000000010100000111101000000010000000000
000000000000000001100010100101111000000110100010000000
000000000000000001100000000000001100001000000000000000
000000000000000111000000000101100000000000010000000000
000000001100000001000000000011001111000010110000000000
000000010000100001100010011001000000000001110000000000
000000010001010001000110110101001011000000010000000000
000000010000000000000010000111111010001001000000000000
000000010000000000000000000001100000001010000000000000
000100010000000000000000011000001011000000100000000000
000100010000000000000010000111001001010100100000000000
000000010010000001100110001101000000000011100000000000
000000010000000000000000000001001101000010000000000000

.logic_tile 8 26
000000000000000001100010000000001000000000100000000000
000000000000001101100010101001011101010100100000000000
000000000000001000000000010101001000001101000000000000
000000000000001001000010100101110000000100000000000000
000000000000000000000010011001000001000010100000000000
000000000000000101000111010001001011000010010000000000
000000000000000111100111000000011010010110000000000000
000000000000000000100110111101001111000010000000000000
000001011100000000000110011101100000000000010000000000
000010110000000000000010000111101000000001110000000000
000000010000100000000000000111001110001101000000000000
000000010000000000000000001001100000001000000000000000
000001010000000111100110001101100001000010000000000000
000000110000000000000010010111101001000011100000000000
000000010000100011100000000011000000000001010000000000
000000010000000000000000001011101001000010010000000000

.logic_tile 9 26
000000000000000111100111110011000001000000010000000000
000000000000000000000110000011101001000010110000000000
000000000000001101100000000001111111000000000000000000
000000000000001111100010100000011000101000010000100000
000001000000000000000111001001000000000000010000000000
000000100000000101000000000111101101000010110000000000
000000000000001101100000011101101011001000000000000100
000000000000000101100010101101011100011100000000000000
000000011100001000000111011001111010100000110010000000
000000010000001001000010101111001011000000100000000000
000000010000000001100000000011101000001000000000000010
000001010000000001000000000111010000001110000000000000
000001010000000000000000001101001100001001000000000000
000010010000001101000000001001010000001010000000000000
000000010000000101100110000011101000001011000000000000
000000010000000000000000000001010000000010000000000000

.logic_tile 10 26
000001000000000011100000011001011000101001000000000000
000010100110000000100011110111011001010100000000000000
000000000000001011100110000111011100001000000000000000
000000000000000011100000000111010000001110000000000000
000000000000000000000110000101001010010000000000000000
000010100000000101000010100000011110101001000000000000
000000000000000000000010011101101100000010000000000000
000000000000000000000010000111100000001011000000000000
000000010000000000000000010000001010010000100000000000
000000010000000001000010010111001011010100000000000000
000000010000000000000000011101001110001001000000000000
000000010000000000000010001101100000001010000000000000
000001011110001001000000000000011001010010100000000000
000010110000001001000000001011001011000010000000000000
000000010000000111000000000000011001000000100000000000
000000010000000001000000000000001000000000000000000000

.logic_tile 11 26
000010000000000011000000001001000001000001010000000000
000001000000001101000000000011001001000000100000000001
000000000000000101000010100001011100001000000000000100
000000000000000000100110110001000000001100000000000000
000000000000001111000000001001011110001001000000000100
000000000000001011000000000011000000000010000000000000
000000001010001000000000011000001110000100000000000000
000000000000000011000011101001001000010100100000000010
000000010000000000000011110101101010000100000000000001
000000010000000000000110010000100000000000000000000000
000000010000001000000000000101001101000010100000000000
000000010000001111000010110000011010100000010000000000
000000010000000101000011100001001101101100000000000010
000000010000000000100100000001011101000100000000000000
000000010000000000000000001111011000100000000000000010
000000010000000001000000000001111000101001000000000000

.logic_tile 12 26
000000000000000000000110011000001110000000000000000000
000000000000000000000011001111010000000010000000000000
000000000000001000000000001101111001110000000000000000
000000000000001011000000001101101111110100000000000000
000000000000100000000000010111000000000000000000000000
000000000000000000000010001011100000000010000000000000
000000000000000000000010001000000000000000000000000000
000000000000000000000010001101001111000010000000000000
000000010000000000000111000000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000000010000000000000000000111011010101001010000000000
000000010000000000000000001101111110000000010000000010
000000010110000000000111010000001110000000100000000000
000000010000001111000011100000011001000000000000000000
000000010000000001000111010101111110110000010000000000
000000010000000000100110001001101101010000100000000000

.logic_tile 13 26
000000000000000000000000001001101101110000000000000000
000000000000000000000000001101111101110000100000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000111100111100000000000000000000000
000000000000100000000100000111100000000010000000000000
000000010000000000000110000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000011100000000000000000000000000000
000000010000001000000000001111100000000000000000000000
000000010000000011000000001111000000000001000000000000
000000010001011000000111100000000000000000000000000000
000000010000001111000100000000000000000000000000000000

.logic_tile 14 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000001000000000000000000110100000
000000000000000000000000001101000000000010000000000001
010000000000000000000010000000000000000000000000000000
110000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000101011011010100100000000000
000000010000000000000000000000011111101001010001000000
010000010000000000000111000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.logic_tile 15 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 26
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000011001000000000000000000000000000000000000
000000010000000000000000000000011011010000000100000000
000000011100000000000000000000001110000000000000000100
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
010000010000000001000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.logic_tile 18 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000001000000000000001100000100000100000101
000000010000000000000011100000000000000000000000000000
000000010000000000000000010000000000000000000000000000
000000010000000000000010110000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
010000010000000000000000000011100000000000000100000011
100000010000000000000000000000100000000001000000000000

.ramt_tile 19 26
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000100000000000000000000000000000
000000010001010000000000000000000000000000
000000010000000000000000000000000000000000
000000010000010000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 26
000000000000001000000000010101111000000110000000000000
000000000000000001000010000000111111000001010000000000
011000000000000111000011111011111010000111000000000000
000010000000001111100110001101110000000010000000000000
000001000000000001000000010001111011010110000000000000
000000100000000101000011000000011010000001000000000000
000000000000000111100111110001001100010100100100000000
000000000000000001100111110000111011001000000010000000
000000010000001000000000010000001010010100100100000000
000000010000001011000011010001011100000000100010000000
000000010000000000000010001111000000000001100100000000
000000010000000000000110001011001011000010100010000001
000001010000000001100010001101101010001000000000000000
000000110000000101000010000001001100010100000000000000
010000010000000000000000000001101010001001010100000000
100000010000000000000000001111101110010110100000100000

.logic_tile 21 26
000000000000000000000111110000000000000000100100100000
000000000000000000000011010000001100000000000000000000
011000000000001101000111011011011100000110100000000000
000000000000001011100011110001101101001111110000000000
010000000000000000000110101001011111000110100000000000
010000000000000000000000001101111000001111110000000000
000000000000001000000111000001111001010111100000000000
000000000000000101000000001111011110001011100000000000
000000010001000000000111010000000000000000100100000000
000000010000000101000110110000001111000000000000000000
000000010000000011100000001011111111010111100000000000
000000010000000011000000001001001100001011100000000000
000000010000000000000110010000000000000000000100000000
000000010000000000000110111101000000000010000000000000
010000010000001001000000011000000000000000000100000000
100000010000001011100010000101000000000010000000000000

.logic_tile 22 26
000000000000000011100111011111001000000010000000000000
000000000100001001100011000101111101000000000000000000
011000000000001011100110000001011011000010000000000000
000100000000001011100000000101011110000000000000000000
110000000000100101000010110001011110000010000000000000
110000000001011101000110001001011100000000000000000000
000000000000001101000010101000000000000000000100000000
000000000000000001000000001011000000000010000000000010
000000010000001111000000010101001110100000000000000000
000000010000000111100011100111101011000000000000000000
000000010000000011100110101001100000000011100000000100
000000010000000000000100001001001100000010000000000000
000000010000001001100011111001111101000110100010000000
000000010000000001000111000111001111001111110000000000
010000010000001001000011101000001010000110000000000101
100000010000000011000011110101000000000010000011100000

.logic_tile 23 26
000000000000000000000000000011101001001100111000000000
000000000000000000000000000000001100110011000000010000
000000000000000000000000000111101000001100111000000000
000000000000001111000000000000101111110011000010000000
000000000010001000000000010111001001001100111000000000
000000000000001011000011000000101000110011000001000000
000000000000000000000000000111001000001100111000100000
000000000000000001000000000000101011110011000000000000
000001010000000000000111100011001000001100111000000000
000010110000000000000100000000101111110011000001000000
000000010000000001100000000111101000001100111000000000
000000010000000001100000000000001111110011000001000000
000000010000000000000010000101101000001100111000000000
000000010000000000000010000000001111110011000000100000
000000011010000111100111100011101000001100111000000000
000000010000000000100100000000001010110011000000100000

.logic_tile 24 26
000000000000000000000111110000000000000000000000000000
000000000000000000000111000000000000000000000000000000
011000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010010100000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000111100000000000000100000000
000000010000000000000000000000000000000001000000100000
000000010000000000000000000000001000000100000100000100
000000010000000000000000000000010000000000000000000000
010000010000100111000000000000000001000000100100000000
100000010001010001100000000000001110000000000001100000

.dsp3_tile 25 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000010110000000000000000000000000000110000110000001000
000001010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 27
000000000000000000000000010000000000000010000000000000
000000000000000000000011110000001111000000000000000000
011000000000000001100010100000000000000000000000000000
000000000000000000100000000000000000000000000000000000
010000000000000000000000000000000001000010000000000000
010000000000000000000000000000001110000000000000000000
000000000000000000000000000000000000000010000100000000
000000000000000000000000000111001101000000000000000000
000000010000000000000110100000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000010000100000000
000000010000000000000000000111001111000000000000000000
000000010000000000000110011001111000100000000000000000
000000010000000001000010100111011111000000000000000000
000000010000000001100000000000000001000010000000000000
000000010000000000000000000000001001000000000000000000

.logic_tile 3 27
000000000000000111000000000000000000000000001000000000
000000000000000000100010100000001001000000000000001000
000000000000000000000000000101100000000000001000000000
000000000000001111000000000000101000000000000000000000
000000000000001111000010110101001001001100111000000000
000000000000000101100010100000101000110011000000000000
000000000000000000000110100101001000001100111000000000
000000000000001111000000000000001010110011000000000000
000000110000000000000000000111101001001100111000000000
000000010000000000000000000000001000110011000000000000
000000010000000000000000010111001001001100111000000000
000000010000000000000010100000001010110011000000000000
000000010000000101100000000001001000001100111000000000
000000010000000000000000000000001011110011000000000000
000000010000001000000000000011101000001100111000000000
000000010000000101000000000000101000110011000000000000

.logic_tile 4 27
000000000000000000000110010000011000000010000100000000
000000000000000000000010000000011011000000000000000000
011000000000000101100110100000000000000010000000000000
000000000000000000000000000000001001000000000000000000
010000000000000000000010000000011110010100100000000000
010000000000000000000000000000011011000000000001000000
000000000000001000000110001000001010000010000100000000
000000000000000101000000000001010000000000000000000000
000000010000001000000000000000000001000010000000000000
000000010000000001000000000000001011000000000000000000
000000010000000000000000000011011010100000000000000000
000000010000000000000000000111011001000000000000000000
000000010000001000000000000000000000000010000000000000
000000010000001001000000000000001100000000000000000000
000000010000000000000000000000001011000010000100000000
000000010000000000000010110000011010000000000000000000

.logic_tile 5 27
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
011010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
010000000000001000000000000000000000000000000000000000
010000000000001111000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
010000010000000000000000000000011010000010000100000000
100000010000000000000000000000011010000000000000000000

.ramb_tile 6 27
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000010010000000000000000000000000000000000
000001010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 27
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010101010010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000011110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010000100000010000000000000000000000000000000000

.logic_tile 8 27
000001000000000000000000000101011010010000100000000000
000010100000000000000000000000111010101000000000000000
000000000000000101000111011001111011001111100000000000
000000000000000000000111000011111101001001100000000000
000000000000000101000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000010000000010110101011010000100000000000000
000000000001100000000010010000011011101000010000000000
000001011100001000000000001101000000000000010000000000
000000110000001001000000000011101100000010110000000000
000000010000001001100110000011000001000000010000000000
000000010000001001100000001101001000000001110010000000
000000010000000000000110000101000001000000010000000000
000000010000000000000100001111101011000010110000000000
000000010000000000000000001101001110111001010000000000
000000010000000000000000001001011011100110000000000000

.logic_tile 9 27
000000000000000101100110111000011010000100000000000000
000000000000000000000010010101011011010100100000000000
000000000000001111100000000001001010001010000000000000
000000101100000101000000001011110000000110000000000000
000000000000000001000111110000011001000000100000000000
000000000000000101000110000011001110010100100000000000
000000000110000001100110000101011000001101000000000000
000000000000000000100010101101000000000100000000000000
000000110000001001100011100000001010010000100000000000
000000010000001001000000001101001100010100000010000000
000010110000000000000011100101000000000001110000000000
000001010000000000000100000111001001000000100000000000
000000010000001000000000001001011101101111100000000000
000000010000000001000000001101011111011111100000000010
000000010000000001100010000000001010000100000000000000
000000010000000000100000000111001100000110100010000000

.logic_tile 10 27
000000001100001101100000000000011110010000000000000000
000000000000000001000000000011011010010010100000000000
000000000000001101100000011011011000001000000000000000
000000000000000101000011001101100000001101000000000000
000000000000000101000110111001111111100000100000000000
000000000000000000000010100011001011010000100000000010
000000000000000000000011111101000001000000010000000000
000000000000000101000011001111001010000001110000000000
000000010000001000000000010001011101010000000000000100
000000010000001001000011100000001001101001000000000000
000000010000001001000110001101011011010100000000000000
000010110000000001000000001011111110100100000000000010
000000010000000000000000010101011010001001000000000000
000000010000000000000010100001110000000101000000000000
000000010000001000000000001001000000000000010000000010
000000010000000111000011111101001111000001110000000000

.logic_tile 11 27
000000000000000111100110111000001011000010100000000000
000000000000000000100011100001011010010000100000000000
011000000000001101000000000000000000000000000100000000
000000000000000111000010110001000000000010000001000000
010000000000000001100110010011011001010000100000000000
010000000000000000000010000000101100000001010000000000
000000000000001011100000000000011011010000100000000000
000000000001000111100000001011001000010100000000000000
000000010000001000000111100000001111000000000010000000
000000010000000111000100000101011001000010000001000100
000000010000101000000000000001101100001101000000000000
000000010000011001000000001001000000000100000000000000
000000010010000000000000000101100001000000010000000000
000000010000000000000010111101001010000010110000000000
010000010000000000000000000001101010000001000000000000
100000010000000000000000001001010000000111000000000100

.logic_tile 12 27
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 27
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 27
000000000000000101000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000011100000000111111100010000100000000001
000000010000001101100000000000001111000000010000000110
000000010000000000000000000001011101111111000000000000
000000010000000000000010000001001100010110000000100010
000000011000000011100000000000000000000000000000000000
000000010000000000100000000000000000000000000000000000

.logic_tile 15 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000100101000110000000000000000000000000000000
000000000100110000100000000000000000000000000000000000
110000000000000011100000000001100000001100110000000000
110000000000000000000010110000101101110011000000000000
000000000000000000000000001000001010000000000100000000
000000000001010000000000000001000000000100000000000000
000000010000000000000000010000001010010000000100000000
000000010000000000000010100000011010000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000110110000000000000000000000000000
000000010000000000000010000000000000000000000000000000
010000010000000000000000000000001010000000000100000000
100000010000000000000000001111000000000100000000000000

.logic_tile 16 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
010000000000000000000111100000000000000010000010000111
110000000000000000000100000000000000000000000011100110
000000000000000000000110100001100000000011110010000100
000000000000000000000000000011001110000001110000100100
000000010000000001000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000010000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000000010000000000000000000000001101000100000100000000
000000010000000001000000000000001101000000000000000000
010000010000000000000000000001111010110111110000000000
100000010000000000000000000011011110111001110010000000

.logic_tile 17 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000011100000100000100100000
000000000000000000010000000000000000000000000010000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000010000000000000000000000001000000100100000001
000000000000000000000000000000001110000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000001000000000000000000000000000000000000000
000000010000001011000000000000000000000000000000000000
000000010000000000000111100000000000000000000000000000
000000010000000000000000000000000000000000000000000000
010000010010000000000000000000000000000000000000000000
100000010000000011000000000000000000000000000000000000

.ramb_tile 19 27
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000100000000000000000000000000000
000001100001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000001010000000000000000000000000000000000
000010010000000000000000000000000000000000
000010010000000000000000000000000000000000
000001010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 27
000000000000000001100000011001001011001000000000100000
000010100000000000100011000011011001101000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
010000000000001000000000010000000000000000000000000000
010000000000001111000010010000000000000000000000000000
000000000000000000000110100000011110000100000100000001
000000000000000000000100000000000000000000000000000000
000000010110000000000000001000000000000000000100000000
000000010000000000000000001101000000000010000000000000
000000010000001000000000000000000000000000000000000000
000000010000000001000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
010000010000000101100000000000000000000000100110000001
100000010000010000100000000000001010000000000000000000

.logic_tile 21 27
000000000000000011100110100111111111000000010000000000
000000000000001101000000001101101100100000010000000000
011000000000001101000010110101111000010111100000000000
000000000000000101100011011101111000001011100000000000
110000000000000011100010111011011110001001010000100000
110000000000100011000111001011001000000000000000000000
000000000000000000000010101011011110010111100000000000
000000000000000101000100000001101110001011100001000000
000000010000001001100010000101101001010111100000000000
000000010000000111000110001011011110001011100000000000
000000010000001000000000010000000000000000100100000000
000000010000000001000011100000001010000000000000000010
000001010000001011100010000001101010000110100000000000
000010010000000011100000000101111110001111110000000000
010000010000000101100000010011011000010010100000000000
100000010000000001100010000000001101000001000000000000

.logic_tile 22 27
000000000000001000000111110001101010010100100100000000
000000000000000111000111110000101001001000000000000000
011000000000000001100110110001000001000000100100100001
000000000000001101000011101101101110000001110000000000
000001000000101111100000001001000000000001000100000000
000000100000011111000010001001101000000011100000000000
000000000000001111000010100011111001000010000000000000
000000000000001011100010001111001000000000000000000000
000000010000000000000110101101100000000001100100000000
000000010000000000000000001011001001000001010000100000
000000010000001000000000011001011110000001000100000001
000000010000000001000010001101110000000111000000000000
000001010000001000000000010000001111000110100000000000
000010010000000101000010000101001011000000100000000000
010000010000001000000110000101111010000110000000000000
100000010000001011000000001011010000001010000000000000

.logic_tile 23 27
000000000000000000000000000111001001001100111000000000
000000000000000000000000000000101000110011000000010000
000000000000001101100011100111101000001100111000000000
000000000000000101000000000000001011110011000000000000
000000000000001000000000010111101001001100111000000000
000000000000000101000010100000001110110011000000000000
000000000000000000000000000111101001001100111000000000
000000000000000000000000000000001000110011000000000000
000000010001000000000000000101001001001100111000000000
000000010000000000000010110000001110110011000010000000
000000010000000101000000000111101001001100111000000000
000000010001000000100000000000001100110011000000000000
000000010000000000000000010111001000001100111000000000
000000010000000000000011110000101101110011000000000000
000010010000010111100000001111101000001100110000000000
000000010000001101000000001001000000110011000000100000

.logic_tile 24 27
000000000000000101100000001001001100000110000000000000
000000001110000000000000001001010000000101000001000000
011000000000000000000011000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000001
000000000000000000000010010000001100000000000001000000
000010110000000000000011100001100000000000000100000000
000001011100000000000100000000100000000001000001000000
000000010000000011100000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000111000000000000000000000000000000
000000010000000000000100000000000000000000000000000000
010000010000000000000000000000000001000000100100000000
100000010000000000000000000000001011000000000010100000

.ipcon_tile 25 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000001010010000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000010010000000000000000000000000000110000110000001000
000001010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 28
000000000000001000000110010101001000001100111000000000
000000000000000001000010010000101110110011000000010000
011000000000001011100110000101101001001100111000000000
000000000000000001000000000000101100110011000000000000
010000000000000000000000000111101001001100111000000000
010000000000000000000010000000001011110011000000000000
000000000000000001100010000001101000001100110000000000
000000000000000000100000001101000000110011000000000000
000000000000000000000000010001100000000010000000000000
000000000000000000000010100000100000000000000000000000
000000000000000101100000000001000001000010000100000000
000000000000000000000000000000001000000000000000000000
000000000000100101100000000111100001000011100011000010
000000000001010000000000001011101010000011110010100010
000000000000001000000000010000000001000010000100000000
000000000000000101000010011001001000000000000000000000

.logic_tile 4 28
000000000000000101100000001001000000000010000100000000
000000000000100000000010101001000000000000000000000000
011000000000000000000110110000011010000010000000000000
000000000000000000000011110000000000000000000000000000
010000000000001000000000011101011001100000000000000000
010000000000000001000010100101011111000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000010000000000000
000000000010000000000000000000001111000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000011000000010000100000000
000000000000000000000000001101010000000000000000000000

.logic_tile 5 28
000000000000000000000111100001000000000000001000000000
000010100000000000000100000000100000000000000000001000
011000000000000000000010100000000001000000001000000000
000000000000000000000000000000001001000000000000000000
010000000000000000000010000000001001001100111000000000
110000000000000000000000000000001100110011000000000000
000000000000000000000000000111101000001100110000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000110000000001111000100000100000000
000000001000000000000000000000011110000000000000000000
000000000000001000000000001111111100000000000000000000
000000000000000001000000001001100000000001000010000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
010000000000000011100110000000011110000000000100000000
100000000000000000100000001011000000000010000000000000

.ramt_tile 6 28
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 28
000000000000001000000000000000000000000000000000000000
000000000000000111000011110000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
110000000000000000000000010011100000001100110000000000
110000000000000000000010000000001001110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000001100111110011000000000000100100000000
000010100000000000000110100000001011000000000010000000
000000000000000000000011100000011101000000000000000100
000000000000000000000100000001011101000110100000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 9 28
000000000110000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
011000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010000000000000111000000000000000000000000000000000000
010000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000001000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000011100000000001000010000000000000
000000000010000000000000001111001100000000000000000000
010000000000000000000000000101001111000000100101000000
100000000000000000000000000000011001000001011000000000

.logic_tile 10 28
000000001000000000000000010101100001000011010010000000
000000000000000000000010001001101001000011000011000000
011000000000001000000111011001101000110110100010000000
000000000000000111000110101101111111010110100000000000
010000000000000111000110000101100000000000000110000000
110000000000000000100000000000000000000001000010000000
000001000000001000000000011001100000000011000000000000
000010000000001001000011101011100000000010000000000000
000000000000000000000000000000011000000100000000000000
000000000000000000000000000101010000000110000000000100
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
010000000000000000000000001001101000100000000000000000
100000000000000000000000001101011111000000000000000000

.logic_tile 11 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000110110000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000011011010100100000000100
000000000000000000000000000000001001000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011000000100000100000001
000000000000000000000000000000010000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 12 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
010000000000000000000111100000001110000010000100000000
110000000000000000000100000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 13 28
000000000000001000000000011000000000001100110000000000
000100000000000001000011101101001011110011000000000000
011000000000000001100010110101011010001100110000000000
000000000000000000100110010000110000110011000000000000
010000000000000000000110010000000000000000000000000000
010000000000000000000010100000000000000000000000000000
000001000000000101000111101001001110001000000100000000
000010000000000000100000000001000000001101000000000000
000000000000000000000000001001101010000010000000000000
000000000000000000000000000101111011000000000000000000
000010100000000000000000001001100001000001110000000000
000000000000000000000000000111101000000011100010100000
000010000000100001100000000000000000000000000000000000
000001000000010000000000000000000000000000000000000000
010000000000001000000000001001101011111001010010000000
100000000000000111000000000111111000010111100000000000

.logic_tile 14 28
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
110000001000000111000000010000000000000000000000000000
110000000000000000100011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101011100000000100100000000
000000000000000000000000000000011011000000000000000000

.logic_tile 15 28
000000000000000000000010110001100000000000001000000000
000000000000000000000010010000100000000000000000001000
000000000000000000000010100001000001000000001000000000
000000000000000000000000000000101011000000000000000000
000000000000000000000000010101101000001100111000000000
000000000000000000000010010000001001110011000000000000
000000000000000000000000010001001001001100111000000000
000000000000000101000010010000101100110011000000000000
000000000000000000000000000101001001001100111000000000
000000000000000000000000000000101100110011000000000000
000000000000000101000000000001001000001100111000000000
000000000000000101000000000000101001110011000000000000
000000000000000000000000010101001001001100111000000000
000000000000000000000010100000101110110011000000000000
000000000000000101100000000001001000001100111000000000
000000000000000000000000000000101111110011000000000000

.logic_tile 16 28
000000000000000001100000000000011111000100000100000000
000000000000001101000000000111011011000000000000000000
011000000000000101000110001101001111000010000000000000
000000000000010000100010100001011010000000000000000000
010000000000000101000010100000000000000010000000000000
110000000000000000100000000011000000000000000000000000
000000000000000000000110111111111001000000000000000000
000000000000001101000010100111111101000001000000000000
000000000000001000000110000111011001011111110010000000
000000000000000001000000000011111101111111110000000010
000000000000000000000110010000000001000010000000000000
000000000000000000000110000000001001000000000000000000
000000000000000111000110000001001100001000000000000000
000000000000000000100110000001010000000000000000000000
000000000000101000000111001111000001000000000100000000
000000000000001001000011111111001011000010000000000000

.logic_tile 17 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 28
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000101100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100001110000000000000000000000000000000000000000000
000001100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000011100000011100000100000100000000
110000000000000000000000000000010000000000000010000010
000000000000000000000000000000000000000000000100100000
000000000000000001000000001011000000000010000000100000
000000000000000000000011110000000000000000000100000000
000000000000000000000110111011000000000010000000100000
000000000000000000000011000000000001000000100100000000
000000000000000000000000000000001010000000000000100010
000000000000000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010000000000000000000000000000001010000100000100000000
100000000000000000000000000000010000000000000000000010

.logic_tile 21 28
000000000000000000000011100000011110000100000100000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000011100000001100000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000001000000000000000000100000000
000000000000000000000000001101000000000010000000000000
000000001100000000000010000000001000000100000100000000
000000000000000000000000000000010000000000000000100000
010000000000001000000000000000000000000000100100000000
100000000000000101000000000000001100000000000000000000

.logic_tile 22 28
000000000000001111100000000000000000000000000000000000
000000000000001111100011100000000000000000000000000000
011000000000000001110111111001000000000001100100100000
000000000000000000100110000111101000000010100000000001
000000100000001000000000010111000000000001000100100000
000000000000000011000010010001001111000011010000000000
000000000000000000000010010101111111000010100000000000
000000000000000000000010010000111011001001000000000000
000000000000001000000000000101000001000001000100000000
000000000000000111000000000001001001000011010000000000
000000000000000000000110000001001101010100000100000000
000000000000000101000000000000001101001001000000000010
000000000000000000000110001000001011000110100000000000
000000000000000001000000000011011011000000100000000000
010000000000000000000111101101100001000011100000000000
100000000000001111000100001001101000000001000000000000

.logic_tile 23 28
000000000000000000000000011000001010000000000000000100
000000000000000000000010100001010000000100000000000000
011000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
010000000000000000000111110000000000000000000100000000
110000000000000000000010001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000010000000000000000000000000000
000000000001010000000010010000000000000000000000000000
010000000000000000000000000000000000000000000100000001
100000000000000000000000001111000000000010000000000000

.logic_tile 24 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000100100000000
000000000000000000000000000000001111000000000001000100
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.ipcon_tile 25 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000010100000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 29
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 29
000000000000000000000011110000000001000000001000000000
000000000000000000000010000000001011000000000000001000
011000000000000111100000000001100000000000001000000000
000000000000001101000000000000000000000000000000000000
010000000000000000000010000000001000001100111100000000
110000000000000000000000000000001001110011000000000000
000000000000000000000110000000001000001100110100000000
000000000000000000000000001011000000110011000000000000
000000000000000000000110000000001000000010000000000000
000000000000000000000000000000010000000000000000000000
000010100000000000000000001101100000000001010000000000
000000000000000000000000000001101001000010110000100000
000000000000000000000000000001011000000100000000000000
000000000000000000000000000000100000001001000001000000
010000000000001000000000001101100000001100110100000000
100000000000000011000000000111100000110011000000000000

.ramb_tile 6 29
000000000000000111000111110000011000000000
000000010000000000110011110000000000000000
011000000000001001000000010000001100000000
000000000000000101100011110000000000000000
010010100000000000000011100000001100000000
010001000000000000000100000000010000000000
000000000000001001000000000000011010000000
000000000000000101100000000000000000000000
000000000000000000000010000000001100000000
000000000000001001000100001101010000000000
000000000001000000000000000000011010000000
000000000000100000000000000001000000000000
000000000000000000000000001000011010000000
000000000000000000000000001001000000000000
010000000000000000000000000000011000000000
110000000000000000000000001001000000000000

.logic_tile 7 29
000000000000001000000000001000011001000100000100000000
000000000000000001000010010011011010010100100000000000
011000000000000000000110000000011010010000000100000000
000000000000000000000000000000001110000000000000000000
010000000000000001100110000000001101010000000100000000
010000000000000000000000000101001010010110000000000000
000000000000001111000000000101101100010100000100000000
000000000000000001100000000000011111100000010000000000
000000000000000101000010111000011111000100000100000000
000000000000000000100110001011011010010100100000000000
000000000000000101000010101101100001000000010110000000
000000000000001101100110110101001101000010110000000000
000000000000000000000000000011100001000001010100000000
000000000000001101000010110001001010000010010000000000
010000000000000000000000010101011010001001000100000000
100000000000000000000010001011100000000101000000000000

.logic_tile 8 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110001000000000001000011100000000000000000000000000000
110010000000000000000100000000000000000000000000000000
000000000000000000000000000101001011010100000000000000
000000000000000000000000000000011101101000010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000001000010000100000000
100000000000000000000000000000001001000000000001000000

.logic_tile 9 29
000000000000010000000000010000000001000000001000000000
000000000000100000000010000000001111000000000000001000
011000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
110000000000000000000000000000001000001100111100000000
110000000000000000000000000000001001110011000001000000
000000000000000000000110100000001000001100110100000000
000000000000000000000000000000001101110011000001000000
000000000000000011100110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000110000111100000001100110100000000
100000000000000000000000000011100000110011000001000000

.logic_tile 10 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 29
000000000000000000000110000001000000000000001000000000
000000000000000000000110100000100000000000000000001000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000011101000001100111000000000
000000100000000000000000000000000000110011000000000000
000000000000000000000000000111101000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000001000001000001100110000000000
000000000000000000000000001011000000110011000000000000
000000000000000101100000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 29
000000000000000000000010110001000000000000001000000000
000000000000000000000010100000100000000000000000001000
011000000000001001100000000011000000000000001000000000
000000000000000101000000000000101100000000000000000000
110000000000000000000110100001101000001100111000000000
110000000000000000000010000000001110110011000000000000
000000000000000000000000000111101000001100111000000000
000000000000000000000000000000101100110011000000000000
000000000000000011100110010011001001001100110000000000
000000000000000000000010010000001101110011000000000000
000000000100001000000000010000001000010000000100000000
000000000000000001000010001111011011010110000000000000
000000000000000011100011111101000001000000010100000000
000000000000000000000010000011101000000010110000000010
010000000000000000000110000101000000000001010100000000
100000000000000000000000001011101011000010010000000000

.logic_tile 14 29
000000000000000000000110001000000000000010000000000000
000000000000000000000010001101000000000000000000000000
011000000000000000000010101101101100100000000010000000
000000000000000000000000001001111001000000000000000000
010000000000000000000011100000001111000000000100000000
010000000000000000000100001101011100000010000000000000
000000000000000000000110001011101010000100000100000000
000000000000000000000000001011010000000000000000000000
000000000000000000000000010001100000000010000000000000
000000000000000000000010000000100000000000000000000000
000000000000001000000110100011000000000010000000000000
000000000000001011000000000000100000000000000000000000
000000000000000000000000010001000000000010000000000000
000000000000000000000010100000100000000000000000000000
000000000000001000000000001101011100000000000100000000
000000000000000101000000000111100000000001000000000000

.logic_tile 15 29
000000000000000000000000000011001001001100111000000000
000000000000000000000000000000001100110011000000010000
000000000000000101100000000011101001001100111000000000
000000000000000000000000000000001101110011000000000000
000000000000001000000000000001101001001100111000000000
000000000000000101000000000000001100110011000000000000
000000000000001000000000010011101000001100111000000000
000000000000000101000010100000001101110011000000000000
000000000000000101100110100101001001001100111000000000
000000000000000000000000000000001100110011000000000000
000000000000000000000110100011101000001100111000000000
000000000000000001000000000000001111110011000000000000
000000000000000000000000010101101001001100111000000000
000000000000000000000010100000001100110011000000000000
000000000000000000000000000011101001001100111000000000
000000000000000000000000000000001011110011000000000000

.logic_tile 16 29
000000000000000000000110100001101010000010000000000000
000000000000000000000000001101110000000000000000000000
011000000000000101100110000000000000000000000100000000
000000000000000000000000001011001010000000100000000000
110000000000001101100110010011011000000000000100000000
010000000000000101000010000000100000001000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001001101000000100000000000
000000000000000000000011110111101100000000000100000000
000000000000000000000110110000010000001000000000000000
000000000001000000000000000000001110000000000100000000
000000000000000000000000001011010000000100000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010000000000001000000000000000001010010000000100000000
100000000000001001000000000000001101000000000000000000

.logic_tile 17 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 29
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 29
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
011000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000100100000010
000000000000000000000000000000001111000000000000100000
000000000010000000000000000101100000000000000100000000
000000000000000000000000000000000000000001000000100000
000000100000000000000011100001100000000000000100000000
000000000000000000000100000000000000000001000000100000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 23 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000001000000000000000000000000011010000100000110000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 24 29
000000000000000000000000000000011000000100000100100000
000000000000000000000000000000000000000000000000100000
011000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101100000000000000110000000
000000000000000000000000000000100000000001000001000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.ipcon_tile 25 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000011010000010000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.ramt_tile 6 30
000000000000000000000000000011011110000000
000000000000000000000000000000100000000000
011000000000001111100000010111111100000000
000000000000000101100011010000100000000000
010000000000000011100011100101111110000000
110000000000000000000000000000000000000000
000000000000000000000000000001111100000000
000000000000000001000000000000100000000000
000000000000000000000011100001111110000000
000000000000000000000100001111000000000000
000000000000001000000110000011111100000000
000000000000001001000110001111100000000000
000000000000000000000110011111011110000000
000000000000001011000110010001000000000000
110000000000001001000110101101011100000000
110000000000001001000100001011000000000000

.logic_tile 7 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000011100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 30
000000000000000000000110000000001001001100110000000000
000000000000000000000000000101001101110011000000010000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000001000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000001000000000000111100001000000100100000000
000000000000001011000000000111001010000000000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000001000000000000000001000000010000000000000
000000000000000001000000000000010000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 16 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.logic_tile 17 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.io_tile 1 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
000000000000000000
000000000000000000
000010000000000000
000001110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
001000000000000000
000000000000000000
000000000000000000
000100000000000000
100000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000011010000000000

.io_tile 13 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000011110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 14 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000001110000110010
000000001000010000
001000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000010010
000000000000010000
000001011000000100
000000001000011001
000000000000000010
000000000000000000

.io_tile 19 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000101110
000000000000110100
001001010000000100
000000001000000000
000000000000000000
000000000000000000
000001110000110010
000000001000110000
000000000000000100
000000000000000001
000010000000000010
000010110000000000

.io_tile 20 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ram_data 19 17
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 29
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 13
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 15
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 9
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 11
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.sym 0 clk12_$glb_clk
.sym 5 $abc$35683$n232_$glb_sr
.sym 6 $abc$35683$n3003_$glb_ce
.sym 7 sys_rst_$glb_sr
.sym 8 $abc$35683$n3062_$glb_ce
.sym 9 clk12_$glb_clk
.sym 10 $abc$35683$n3001_$glb_ce
.sym 11 $abc$35683$n229_$glb_sr
.sym 12 $abc$35683$n3021_$glb_ce
.sym 15 spram_datain01[0]
.sym 16 spram_datain01[5]
.sym 18 spram_datain11[10]
.sym 19 spram_datain11[9]
.sym 20 spram_datain11[2]
.sym 21 spram_datain11[6]
.sym 22 spram_datain11[13]
.sym 23 spram_datain01[7]
.sym 24 spram_datain11[5]
.sym 26 spram_datain01[4]
.sym 27 spram_datain11[0]
.sym 28 spram_datain11[11]
.sym 29 spram_datain11[3]
.sym 30 spram_datain01[1]
.sym 32 spram_datain11[12]
.sym 35 spram_datain01[6]
.sym 36 spram_datain11[4]
.sym 38 spram_datain11[1]
.sym 39 spram_datain11[14]
.sym 40 spram_datain11[15]
.sym 41 spram_datain01[3]
.sym 42 spram_datain01[2]
.sym 43 spram_datain11[8]
.sym 44 spram_datain11[7]
.sym 45 spram_datain01[0]
.sym 46 spram_datain11[8]
.sym 47 spram_datain11[0]
.sym 48 spram_datain01[1]
.sym 49 spram_datain11[9]
.sym 50 spram_datain11[1]
.sym 51 spram_datain01[2]
.sym 52 spram_datain11[10]
.sym 53 spram_datain11[2]
.sym 54 spram_datain01[3]
.sym 55 spram_datain11[11]
.sym 56 spram_datain11[3]
.sym 57 spram_datain01[4]
.sym 58 spram_datain11[12]
.sym 59 spram_datain11[4]
.sym 60 spram_datain01[5]
.sym 61 spram_datain11[13]
.sym 62 spram_datain11[5]
.sym 63 spram_datain01[6]
.sym 64 spram_datain11[14]
.sym 65 spram_datain11[6]
.sym 66 spram_datain01[7]
.sym 67 spram_datain11[15]
.sym 68 spram_datain11[7]
.sym 101 $abc$35683$n2966_1
.sym 102 $abc$35683$n2958
.sym 103 $abc$35683$n2962
.sym 104 $abc$35683$n2949
.sym 105 $abc$35683$n2953
.sym 106 $abc$35683$n3410
.sym 107 $abc$35683$n2945_1
.sym 108 $abc$35683$n2941
.sym 116 spram_datain01[4]
.sym 117 spram_datain11[11]
.sym 118 spram_datain01[8]
.sym 119 spram_datain11[15]
.sym 120 spram_datain01[15]
.sym 121 spram_datain01[11]
.sym 122 spram_datain11[8]
.sym 123 spram_datain11[4]
.sym 131 spram_dataout11[0]
.sym 132 spram_dataout11[1]
.sym 133 spram_dataout11[2]
.sym 134 spram_dataout11[3]
.sym 135 spram_dataout11[4]
.sym 136 spram_dataout11[5]
.sym 137 spram_dataout11[6]
.sym 138 spram_dataout11[7]
.sym 158 slave_sel_r[2]
.sym 203 spram_datain01[9]
.sym 204 $abc$35683$n2945_1
.sym 206 spram_datain01[5]
.sym 207 spram_dataout11[6]
.sym 208 spram_datain11[10]
.sym 209 spram_datain11[9]
.sym 210 spram_datain11[2]
.sym 211 spram_dataout11[0]
.sym 213 spram_dataout11[1]
.sym 214 $abc$35683$n2941
.sym 215 spram_dataout01[5]
.sym 217 $abc$35683$n2966_1
.sym 222 spram_dataout11[5]
.sym 224 slave_sel_r[2]
.sym 225 spram_datain01[2]
.sym 226 spram_datain11[5]
.sym 227 spram_dataout11[7]
.sym 228 spram_datain11[7]
.sym 230 spram_datain01[1]
.sym 231 spram_datain11[14]
.sym 237 spram_dataout11[2]
.sym 247 spram_dataout11[3]
.sym 249 spram_dataout11[4]
.sym 255 spram_dataout11[8]
.sym 257 spram_datain01[6]
.sym 259 spram_dataout11[10]
.sym 261 spram_dataout11[11]
.sym 264 spram_dataout11[12]
.sym 266 spram_dataout11[13]
.sym 267 spram_dataout01[15]
.sym 268 spram_dataout11[14]
.sym 270 spram_datain01[0]
.sym 272 array_muxed0[1]
.sym 273 spram_datain01[4]
.sym 275 spram_datain11[0]
.sym 276 spram_datain11[11]
.sym 277 spram_datain11[3]
.sym 278 array_muxed0[1]
.sym 279 array_muxed0[5]
.sym 280 spram_datain01[14]
.sym 281 spram_dataout01[8]
.sym 282 array_muxed0[4]
.sym 283 spram_dataout01[9]
.sym 284 array_muxed0[0]
.sym 286 spram_dataout01[10]
.sym 288 spram_dataout01[11]
.sym 289 array_muxed0[7]
.sym 290 spram_datain01[3]
.sym 291 array_muxed1[16]
.sym 292 spram_dataout01[13]
.sym 293 array_muxed0[7]
.sym 296 spram_dataout01[12]
.sym 297 spram_dataout01[14]
.sym 307 spram_datain11[6]
.sym 308 spram_datain11[13]
.sym 309 spram_datain01[7]
.sym 319 spram_datain11[12]
.sym 325 spram_dataout01[4]
.sym 328 spram_datain01[10]
.sym 330 array_muxed0[2]
.sym 331 spram_dataout01[7]
.sym 332 array_muxed0[9]
.sym 335 spram_datain11[1]
.sym 339 spram_dataout01[12]
.sym 350 spram_dataout01[5]
.sym 354 spram_datain01[9]
.sym 359 clk12_$glb_clk
.sym 365 array_muxed0[9]
.sym 366 array_muxed0[0]
.sym 367 array_muxed0[4]
.sym 368 array_muxed0[10]
.sym 370 array_muxed0[7]
.sym 373 spram_datain01[13]
.sym 374 array_muxed0[0]
.sym 377 spram_datain01[15]
.sym 378 spram_datain01[10]
.sym 380 array_muxed0[8]
.sym 381 array_muxed0[11]
.sym 383 array_muxed0[6]
.sym 384 array_muxed0[12]
.sym 385 array_muxed0[13]
.sym 386 array_muxed0[3]
.sym 387 spram_datain01[12]
.sym 388 array_muxed0[2]
.sym 389 array_muxed0[1]
.sym 390 spram_datain01[8]
.sym 391 spram_datain01[9]
.sym 392 array_muxed0[1]
.sym 393 spram_datain01[11]
.sym 394 spram_datain01[14]
.sym 395 array_muxed0[5]
.sym 396 array_muxed0[8]
.sym 397 array_muxed0[0]
.sym 398 spram_datain01[8]
.sym 399 array_muxed0[9]
.sym 400 array_muxed0[1]
.sym 401 spram_datain01[9]
.sym 402 array_muxed0[10]
.sym 403 array_muxed0[2]
.sym 404 spram_datain01[10]
.sym 405 array_muxed0[11]
.sym 406 array_muxed0[3]
.sym 407 spram_datain01[11]
.sym 408 array_muxed0[12]
.sym 409 array_muxed0[4]
.sym 410 spram_datain01[12]
.sym 411 array_muxed0[13]
.sym 412 array_muxed0[5]
.sym 413 spram_datain01[13]
.sym 414 array_muxed0[0]
.sym 415 array_muxed0[6]
.sym 416 spram_datain01[14]
.sym 417 array_muxed0[1]
.sym 418 array_muxed0[7]
.sym 419 spram_datain01[15]
.sym 451 spram_maskwren11[2]
.sym 452 spram_datain01[0]
.sym 453 spram_datain01[3]
.sym 454 spram_datain11[0]
.sym 455 spram_datain11[3]
.sym 456 spram_datain01[12]
.sym 457 spram_maskwren01[2]
.sym 458 spram_datain11[12]
.sym 466 spram_dataout11[8]
.sym 467 spram_dataout11[9]
.sym 468 spram_dataout11[10]
.sym 469 spram_dataout11[11]
.sym 470 spram_dataout11[12]
.sym 471 spram_dataout11[13]
.sym 472 spram_dataout11[14]
.sym 473 spram_dataout11[15]
.sym 514 spram_datain11[6]
.sym 517 spram_datain11[13]
.sym 519 spram_datain01[15]
.sym 523 array_muxed0[9]
.sym 526 spram_datain01[7]
.sym 532 array_muxed1[24]
.sym 536 array_muxed0[13]
.sym 537 array_muxed0[4]
.sym 538 spram_dataout11[15]
.sym 542 spram_dataout11[9]
.sym 543 array_muxed0[6]
.sym 548 array_muxed0[10]
.sym 549 array_muxed0[8]
.sym 550 array_muxed0[11]
.sym 559 array_muxed0[14]
.sym 561 spram_datain01[13]
.sym 562 array_muxed0[12]
.sym 563 spram_dataout01[14]
.sym 564 array_muxed0[3]
.sym 565 spram_datain01[12]
.sym 566 spram_dataout01[6]
.sym 568 array_muxed1[27]
.sym 570 spram_dataout01[0]
.sym 572 spram_dataout01[1]
.sym 592 array_muxed0[12]
.sym 593 $PACKER_VCC_NET
.sym 594 array_muxed0[6]
.sym 596 array_muxed0[2]
.sym 599 spram_maskwren11[0]
.sym 601 $PACKER_VCC_NET
.sym 602 array_muxed0[3]
.sym 604 array_muxed0[13]
.sym 606 array_muxed0[9]
.sym 607 spram_maskwren11[2]
.sym 608 array_muxed0[10]
.sym 609 spram_maskwren01[0]
.sym 611 array_muxed0[11]
.sym 612 array_muxed0[4]
.sym 613 spram_maskwren01[2]
.sym 614 spram_wren0
.sym 615 spram_maskwren11[2]
.sym 616 spram_maskwren11[0]
.sym 617 spram_maskwren01[0]
.sym 618 array_muxed0[5]
.sym 619 array_muxed0[8]
.sym 620 spram_wren0
.sym 621 spram_maskwren01[2]
.sym 622 array_muxed0[7]
.sym 623 spram_maskwren11[0]
.sym 624 array_muxed0[10]
.sym 625 array_muxed0[2]
.sym 626 spram_maskwren11[0]
.sym 627 array_muxed0[11]
.sym 628 array_muxed0[3]
.sym 629 spram_maskwren11[2]
.sym 630 array_muxed0[12]
.sym 631 array_muxed0[4]
.sym 632 spram_maskwren11[2]
.sym 633 array_muxed0[13]
.sym 634 array_muxed0[5]
.sym 635 spram_maskwren01[0]
.sym 636 spram_wren0
.sym 637 array_muxed0[6]
.sym 638 spram_maskwren01[0]
.sym 639 spram_wren0
.sym 640 array_muxed0[7]
.sym 641 spram_maskwren01[2]
.sym 642 $PACKER_VCC_NET
.sym 643 array_muxed0[8]
.sym 644 spram_maskwren01[2]
.sym 645 $PACKER_VCC_NET
.sym 646 array_muxed0[9]
.sym 693 spram_dataout01[0]
.sym 694 spram_dataout01[1]
.sym 695 spram_dataout01[2]
.sym 696 spram_dataout01[3]
.sym 697 spram_dataout01[4]
.sym 698 spram_dataout01[5]
.sym 699 spram_dataout01[6]
.sym 700 spram_dataout01[7]
.sym 743 $PACKER_VCC_NET
.sym 745 array_muxed1[19]
.sym 746 array_muxed0[13]
.sym 749 spram_maskwren11[0]
.sym 752 array_muxed0[6]
.sym 754 spram_dataout01[2]
.sym 756 spram_dataout01[3]
.sym 759 spram_maskwren11[0]
.sym 760 array_muxed2[3]
.sym 764 spram_datain11[12]
.sym 769 spram_maskwren01[0]
.sym 777 array_muxed0[10]
.sym 779 array_muxed0[5]
.sym 785 array_muxed0[14]
.sym 789 array_muxed0[11]
.sym 792 spram_wren0
.sym 794 array_muxed1[20]
.sym 795 spram_dataout01[15]
.sym 797 array_muxed0[8]
.sym 798 spram_wren0
.sym 812 $PACKER_VCC_NET
.sym 822 $PACKER_GND_NET
.sym 830 $PACKER_GND_NET
.sym 841 $PACKER_VCC_NET
.sym 849 $PACKER_VCC_NET
.sym 852 $PACKER_GND_NET
.sym 855 $PACKER_GND_NET
.sym 858 $PACKER_GND_NET
.sym 861 $PACKER_GND_NET
.sym 864 $PACKER_VCC_NET
.sym 867 $PACKER_VCC_NET
.sym 920 spram_dataout01[8]
.sym 921 spram_dataout01[9]
.sym 922 spram_dataout01[10]
.sym 923 spram_dataout01[11]
.sym 924 spram_dataout01[12]
.sym 925 spram_dataout01[13]
.sym 926 spram_dataout01[14]
.sym 927 spram_dataout01[15]
.sym 932 basesoc_picorv328[10]
.sym 942 basesoc_counter[0]
.sym 968 array_muxed0[2]
.sym 1002 $PACKER_GND_NET
.sym 1201 $abc$35683$n3443
.sym 1222 $abc$35683$n3443
.sym 1229 array_muxed0[0]
.sym 1337 count[0]
.sym 1341 $abc$35683$n5695
.sym 1545 count[16]
.sym 1546 $abc$35683$n192
.sym 1547 count[6]
.sym 1550 $abc$35683$n190
.sym 1551 $abc$35683$n194
.sym 1566 picorv32.decoded_imm_uj[10]
.sym 1594 $PACKER_VCC_NET
.sym 1615 $abc$35683$n2829_1
.sym 1636 $PACKER_VCC_NET
.sym 1753 count[19]
.sym 1754 count[18]
.sym 1760 count[17]
.sym 1813 $abc$35683$n3002
.sym 1850 picorv32.mem_rdata_q[12]
.sym 1851 count[6]
.sym 1855 $PACKER_VCC_NET
.sym 2082 $abc$35683$n5731
.sym 2083 array_muxed0[0]
.sym 2084 $abc$35683$n5733
.sym 2086 count[17]
.sym 2087 $abc$35683$n5729
.sym 2252 basesoc_uart_phy_rx_reg[5]
.sym 2294 picorv32.mem_rdata_q[13]
.sym 2397 $abc$35683$n3080
.sym 2400 picorv32.reg_sh[1]
.sym 2407 picorv32.cpuregs_wrdata[9]
.sym 2606 $abc$35683$n4396
.sym 2607 $abc$35683$n4398
.sym 2608 $abc$35683$n4400
.sym 2609 picorv32.reg_sh[4]
.sym 2610 picorv32.reg_sh[2]
.sym 2611 $abc$35683$n3039
.sym 2653 basesoc_picorv328[23]
.sym 2656 picorv32.cpu_state[4]
.sym 2668 $abc$35683$n3080
.sym 2701 picorv32.mem_rdata_q[12]
.sym 2706 $PACKER_VCC_NET
.sym 2707 count[6]
.sym 2710 picorv32.cpu_state[4]
.sym 2815 $abc$35683$n5699
.sym 2816 $abc$35683$n5701
.sym 2817 $abc$35683$n5703
.sym 2818 $abc$35683$n5705
.sym 2819 $abc$35683$n5707
.sym 2820 $abc$35683$n5709
.sym 2823 picorv32.cpuregs_wrdata[31]
.sym 2824 $abc$35683$n5641
.sym 2835 $abc$35683$n4299
.sym 2842 picorv32.cpuregs_rs1[20]
.sym 2843 picorv32.decoded_imm[11]
.sym 2861 $abc$35683$n3568
.sym 2872 $PACKER_VCC_NET
.sym 2904 $abc$35683$n3664
.sym 2908 $abc$35683$n3660
.sym 2912 $abc$35683$n5729
.sym 2914 $abc$35683$n5731
.sym 2916 $abc$35683$n5733
.sym 2919 count[17]
.sym 3025 $abc$35683$n5711
.sym 3026 $abc$35683$n5713
.sym 3027 $abc$35683$n5715
.sym 3028 $abc$35683$n5717
.sym 3029 $abc$35683$n5719
.sym 3030 $abc$35683$n5721
.sym 3031 $abc$35683$n5723
.sym 3032 $abc$35683$n5725
.sym 3051 basesoc_picorv323[8]
.sym 3067 picorv32.cpuregs_rs1[29]
.sym 3089 count[5]
.sym 3091 count[3]
.sym 3111 count[2]
.sym 3144 picorv32.mem_rdata_q[13]
.sym 3145 $abc$35683$n4258_1
.sym 3250 $abc$35683$n5727
.sym 3251 $abc$35683$n5729
.sym 3252 $abc$35683$n5731
.sym 3253 $abc$35683$n5733
.sym 3298 $abc$35683$n3578_1
.sym 3301 basesoc_picorv323[4]
.sym 3312 picorv32.cpu_state[4]
.sym 3485 $abc$35683$n4807
.sym 3552 $PACKER_VCC_NET
.sym 3553 picorv32.mem_rdata_q[12]
.sym 3554 picorv32.cpu_state[4]
.sym 3562 $PACKER_VCC_NET
.sym 3674 $abc$35683$n4450_1
.sym 3696 basesoc_uart_rx_fifo_consume[2]
.sym 3722 $abc$35683$n2829
.sym 3929 basesoc_uart_rx_fifo_consume[1]
.sym 3970 picorv32.mem_rdata_q[13]
.sym 3973 $abc$35683$n4258_1
.sym 4085 picorv32.instr_sltiu
.sym 4087 picorv32.instr_slt
.sym 4089 picorv32.instr_slti
.sym 4090 $abc$35683$n2880
.sym 4091 picorv32.instr_sltu
.sym 4120 picorv32.is_sb_sh_sw
.sym 4191 picorv32.is_lui_auipc_jal
.sym 4193 picorv32.mem_rdata_q[13]
.sym 4337 $abc$35683$n3004
.sym 4338 picorv32.cpu_state[2]
.sym 4378 $abc$35683$n3081
.sym 4423 $PACKER_VCC_NET
.sym 4424 picorv32.mem_rdata_q[12]
.sym 4564 $abc$35683$n4259_1
.sym 4583 $abc$35683$n4261_1
.sym 4604 $abc$35683$n3004
.sym 4636 $abc$35683$n4259_1
.sym 4808 picorv32.mem_wordsize[1]
.sym 4809 basesoc_picorv327[2]
.sym 4829 $abc$35683$n2891_1
.sym 5021 picorv32.decoded_imm[0]
.sym 5209 basesoc_picorv323[3]
.sym 5925 $abc$35683$n2974
.sym 6673 $abc$35683$n3419_1
.sym 6674 $abc$35683$n2987_1
.sym 6675 $abc$35683$n2969
.sym 6676 spram_datain11[9]
.sym 6677 spram_datain01[9]
.sym 6678 $abc$35683$n2978_1
.sym 6679 $abc$35683$n3428
.sym 6680 $abc$35683$n3423_1
.sym 6695 array_muxed1[28]
.sym 6715 spram_dataout11[10]
.sym 6717 spram_dataout11[11]
.sym 6718 array_muxed0[14]
.sym 6719 spram_dataout11[12]
.sym 6721 spram_dataout11[13]
.sym 6722 spram_dataout01[12]
.sym 6723 spram_dataout01[14]
.sym 6726 array_muxed0[14]
.sym 6727 spram_dataout11[8]
.sym 6730 spram_dataout01[15]
.sym 6731 spram_dataout11[14]
.sym 6732 slave_sel_r[2]
.sym 6735 spram_dataout01[8]
.sym 6737 spram_dataout01[13]
.sym 6739 spram_dataout01[10]
.sym 6740 spram_dataout11[9]
.sym 6741 spram_dataout01[11]
.sym 6742 spram_dataout11[15]
.sym 6745 spram_dataout01[9]
.sym 6748 array_muxed0[14]
.sym 6749 slave_sel_r[2]
.sym 6750 spram_dataout11[10]
.sym 6751 spram_dataout01[10]
.sym 6754 slave_sel_r[2]
.sym 6755 array_muxed0[14]
.sym 6756 spram_dataout01[11]
.sym 6757 spram_dataout11[11]
.sym 6760 array_muxed0[14]
.sym 6761 slave_sel_r[2]
.sym 6762 spram_dataout11[12]
.sym 6763 spram_dataout01[12]
.sym 6766 array_muxed0[14]
.sym 6767 spram_dataout11[13]
.sym 6768 slave_sel_r[2]
.sym 6769 spram_dataout01[13]
.sym 6772 spram_dataout11[14]
.sym 6773 slave_sel_r[2]
.sym 6774 array_muxed0[14]
.sym 6775 spram_dataout01[14]
.sym 6778 slave_sel_r[2]
.sym 6779 array_muxed0[14]
.sym 6780 spram_dataout11[8]
.sym 6781 spram_dataout01[8]
.sym 6784 spram_dataout01[15]
.sym 6785 array_muxed0[14]
.sym 6786 spram_dataout11[15]
.sym 6787 slave_sel_r[2]
.sym 6790 slave_sel_r[2]
.sym 6791 spram_dataout11[9]
.sym 6792 spram_dataout01[9]
.sym 6793 array_muxed0[14]
.sym 6825 spram_maskwren01[0]
.sym 6826 spram_datain11[1]
.sym 6827 spram_datain11[7]
.sym 6828 spram_datain01[1]
.sym 6829 spram_datain11[6]
.sym 6830 spram_datain01[7]
.sym 6831 spram_maskwren11[0]
.sym 6832 spram_datain01[6]
.sym 6837 $abc$35683$n3414_1
.sym 6838 $abc$35683$n3428
.sym 6839 $abc$35683$n3410
.sym 6840 spram_dataout01[1]
.sym 6841 $abc$35683$n2958
.sym 6842 array_muxed0[14]
.sym 6843 $abc$35683$n2962
.sym 6844 spram_dataout01[6]
.sym 6845 $abc$35683$n2949
.sym 6846 $abc$35683$n2987_1
.sym 6847 $abc$35683$n2953
.sym 6848 spram_dataout01[0]
.sym 6858 spram_dataout11[9]
.sym 6860 spram_dataout11[15]
.sym 6867 spram_maskwren11[0]
.sym 6870 array_muxed1[31]
.sym 6871 spram_maskwren01[0]
.sym 6873 array_muxed2[2]
.sym 6874 spram_datain11[1]
.sym 6875 array_muxed1[25]
.sym 6890 $abc$35683$n3423_1
.sym 6912 array_muxed0[14]
.sym 6914 array_muxed1[20]
.sym 6920 array_muxed1[27]
.sym 6922 array_muxed1[24]
.sym 6927 array_muxed1[31]
.sym 6936 array_muxed1[20]
.sym 6938 array_muxed0[14]
.sym 6942 array_muxed1[27]
.sym 6943 array_muxed0[14]
.sym 6949 array_muxed1[24]
.sym 6950 array_muxed0[14]
.sym 6955 array_muxed0[14]
.sym 6956 array_muxed1[31]
.sym 6959 array_muxed1[31]
.sym 6962 array_muxed0[14]
.sym 6966 array_muxed1[27]
.sym 6967 array_muxed0[14]
.sym 6973 array_muxed1[24]
.sym 6974 array_muxed0[14]
.sym 6977 array_muxed0[14]
.sym 6979 array_muxed1[20]
.sym 7009 spram_datain11[14]
.sym 7011 spram_datain01[14]
.sym 7021 array_muxed0[11]
.sym 7025 spram_datain01[6]
.sym 7026 array_muxed1[20]
.sym 7027 array_muxed0[8]
.sym 7030 spram_wren0
.sym 7032 spram_datain11[7]
.sym 7034 spram_datain01[1]
.sym 7043 spram_datain11[14]
.sym 7054 array_muxed1[16]
.sym 7060 array_muxed0[14]
.sym 7066 array_muxed1[19]
.sym 7072 array_muxed2[3]
.sym 7074 array_muxed1[28]
.sym 7082 array_muxed0[14]
.sym 7085 array_muxed2[3]
.sym 7088 array_muxed1[16]
.sym 7091 array_muxed0[14]
.sym 7094 array_muxed0[14]
.sym 7095 array_muxed1[19]
.sym 7100 array_muxed1[16]
.sym 7103 array_muxed0[14]
.sym 7107 array_muxed1[19]
.sym 7108 array_muxed0[14]
.sym 7113 array_muxed1[28]
.sym 7115 array_muxed0[14]
.sym 7119 array_muxed2[3]
.sym 7120 array_muxed0[14]
.sym 7125 array_muxed1[28]
.sym 7127 array_muxed0[14]
.sym 7168 array_muxed0[10]
.sym 7169 array_muxed0[5]
.sym 7170 spram_datain01[14]
.sym 7173 array_muxed0[1]
.sym 7185 array_muxed1[24]
.sym 7310 sys_rst
.sym 7312 count[0]
.sym 7314 array_muxed0[4]
.sym 7315 array_muxed0[7]
.sym 7316 array_muxed0[7]
.sym 7319 array_muxed1[16]
.sym 7330 $abc$35683$n6748
.sym 7459 count[16]
.sym 7460 count[19]
.sym 7462 array_muxed0[12]
.sym 7463 array_muxed0[3]
.sym 7469 $abc$35683$n2939_1
.sym 7470 array_muxed1[27]
.sym 7472 $abc$35683$n2951_1
.sym 7475 $abc$35683$n5723
.sym 7479 $abc$35683$n5727
.sym 7480 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 7597 $abc$35683$n2836
.sym 7598 $abc$35683$n182
.sym 7599 $abc$35683$n184
.sym 7601 $abc$35683$n188
.sym 7603 $abc$35683$n186
.sym 7606 count[18]
.sym 7614 array_muxed1[20]
.sym 7619 array_muxed0[8]
.sym 7630 count[0]
.sym 7642 $abc$35683$n5695
.sym 7643 $abc$35683$n2829_1
.sym 7644 $PACKER_VCC_NET
.sym 7648 $PACKER_VCC_NET
.sym 7654 count[0]
.sym 7676 $abc$35683$n5695
.sym 7679 $abc$35683$n2829_1
.sym 7700 count[0]
.sym 7702 $PACKER_VCC_NET
.sym 7716 $PACKER_VCC_NET
.sym 7717 clk12_$glb_clk
.sym 7718 sys_rst_$glb_sr
.sym 7746 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 7748 $abc$35683$n2828
.sym 7751 $abc$35683$n2839_1
.sym 7755 picorv32.mem_rdata_q[12]
.sym 7764 $abc$35683$n2836
.sym 7769 $abc$35683$n184
.sym 7772 array_muxed1[24]
.sym 7784 $abc$35683$n5731
.sym 7785 $abc$35683$n5733
.sym 7794 $abc$35683$n182
.sym 7795 $abc$35683$n5729
.sym 7797 $abc$35683$n188
.sym 7802 $PACKER_VCC_NET
.sym 7813 $abc$35683$n2828
.sym 7826 $abc$35683$n188
.sym 7829 $abc$35683$n2828
.sym 7831 $abc$35683$n5731
.sym 7837 $abc$35683$n182
.sym 7853 $abc$35683$n2828
.sym 7855 $abc$35683$n5729
.sym 7859 $abc$35683$n5733
.sym 7860 $abc$35683$n2828
.sym 7863 $PACKER_VCC_NET
.sym 7864 clk12_$glb_clk
.sym 7896 $abc$35683$n2966
.sym 7902 $abc$35683$n5731
.sym 7906 $abc$35683$n2864
.sym 7907 $abc$35683$n5729
.sym 7909 picorv32.instr_auipc
.sym 7910 $abc$35683$n3001
.sym 7913 $abc$35683$n5733
.sym 7914 $abc$35683$n6748
.sym 7916 $abc$35683$n5707
.sym 7918 $abc$35683$n2829_1
.sym 7919 $abc$35683$n2966
.sym 7921 $abc$35683$n5713
.sym 7937 $abc$35683$n190
.sym 7941 $abc$35683$n192
.sym 7946 $abc$35683$n194
.sym 7966 $abc$35683$n194
.sym 7970 $abc$35683$n192
.sym 8009 $abc$35683$n190
.sym 8045 picorv32.instr_maskirq
.sym 8046 picorv32.decoded_imm[12]
.sym 8054 picorv32.mem_rdata_q[13]
.sym 8059 picorv32.instr_jal
.sym 8061 picorv32.mem_rdata_q[14]
.sym 8062 $abc$35683$n5723
.sym 8065 picorv32.is_alu_reg_imm
.sym 8066 $abc$35683$n5727
.sym 8067 picorv32.is_alu_reg_reg
.sym 8187 basesoc_uart_phy_rx_reg[5]
.sym 8189 basesoc_uart_phy_rx_reg[6]
.sym 8211 picorv32.mem_rdata_q[14]
.sym 8335 basesoc_uart_phy_source_payload_data[6]
.sym 8340 array_muxed1[28]
.sym 8344 $abc$35683$n3786
.sym 8351 $abc$35683$n2767
.sym 8356 basesoc_uart_phy_source_payload_data[6]
.sym 8357 $abc$35683$n2758
.sym 8358 $PACKER_GND_NET
.sym 8361 $abc$35683$n5701
.sym 8362 $abc$35683$n184
.sym 8364 array_muxed1[24]
.sym 8365 basesoc_picorv328[17]
.sym 8374 $abc$35683$n3658
.sym 8389 picorv32.cpu_state[4]
.sym 8390 $abc$35683$n3080
.sym 8392 picorv32.reg_sh[1]
.sym 8394 picorv32.cpu_state[4]
.sym 8401 picorv32.reg_sh[0]
.sym 8412 picorv32.reg_sh[0]
.sym 8414 picorv32.cpu_state[4]
.sym 8429 $abc$35683$n3658
.sym 8430 picorv32.cpu_state[4]
.sym 8431 picorv32.reg_sh[1]
.sym 8451 $abc$35683$n3080
.sym 8452 clk12_$glb_clk
.sym 8479 $abc$35683$n4392
.sym 8480 picorv32.reg_sh[3]
.sym 8481 $abc$35683$n3038
.sym 8483 picorv32.reg_sh[0]
.sym 8487 $abc$35683$n5678
.sym 8492 $abc$35683$n3658
.sym 8494 $abc$35683$n3576_1
.sym 8498 array_muxed0[0]
.sym 8502 $abc$35683$n6748
.sym 8503 $abc$35683$n5707
.sym 8504 $abc$35683$n5713
.sym 8508 $abc$35683$n2966
.sym 8511 $abc$35683$n2829_1
.sym 8519 $abc$35683$n3664
.sym 8523 $abc$35683$n3660
.sym 8524 picorv32.reg_sh[4]
.sym 8529 $abc$35683$n4396
.sym 8531 picorv32.reg_sh[1]
.sym 8541 picorv32.reg_sh[2]
.sym 8542 $PACKER_VCC_NET
.sym 8545 picorv32.reg_sh[3]
.sym 8546 picorv32.cpu_state[4]
.sym 8547 $abc$35683$n4400
.sym 8548 picorv32.reg_sh[0]
.sym 8550 $PACKER_VCC_NET
.sym 8551 $nextpnr_ICESTORM_LC_22$O
.sym 8554 picorv32.reg_sh[0]
.sym 8557 $auto$alumacc.cc:474:replace_alu$6026.C[2]
.sym 8559 $PACKER_VCC_NET
.sym 8560 picorv32.reg_sh[1]
.sym 8563 $auto$alumacc.cc:474:replace_alu$6026.C[3]
.sym 8565 $PACKER_VCC_NET
.sym 8566 picorv32.reg_sh[2]
.sym 8567 $auto$alumacc.cc:474:replace_alu$6026.C[2]
.sym 8569 $auto$alumacc.cc:474:replace_alu$6026.C[4]
.sym 8571 $PACKER_VCC_NET
.sym 8572 picorv32.reg_sh[3]
.sym 8573 $auto$alumacc.cc:474:replace_alu$6026.C[3]
.sym 8576 $PACKER_VCC_NET
.sym 8577 picorv32.reg_sh[4]
.sym 8579 $auto$alumacc.cc:474:replace_alu$6026.C[4]
.sym 8582 $abc$35683$n4400
.sym 8583 $abc$35683$n3664
.sym 8585 picorv32.cpu_state[4]
.sym 8588 picorv32.cpu_state[4]
.sym 8590 $abc$35683$n3660
.sym 8591 $abc$35683$n4396
.sym 8594 picorv32.reg_sh[4]
.sym 8596 picorv32.reg_sh[3]
.sym 8597 picorv32.reg_sh[2]
.sym 8599 clk12_$glb_clk
.sym 8625 count[9]
.sym 8626 count[1]
.sym 8631 count[14]
.sym 8632 $abc$35683$n2835
.sym 8634 $abc$35683$n3781
.sym 8644 picorv32.alu_out_q[5]
.sym 8647 $abc$35683$n4258_1
.sym 8649 $abc$35683$n5727
.sym 8650 $abc$35683$n5723
.sym 8651 $abc$35683$n3038
.sym 8653 picorv32.is_alu_reg_imm
.sym 8655 picorv32.is_alu_reg_reg
.sym 8657 picorv32.mem_rdata_q[14]
.sym 8658 picorv32.is_alu_reg_imm
.sym 8668 $PACKER_VCC_NET
.sym 8669 count[6]
.sym 8670 count[5]
.sym 8672 count[2]
.sym 8674 count[4]
.sym 8676 $PACKER_VCC_NET
.sym 8680 count[3]
.sym 8688 count[7]
.sym 8691 count[1]
.sym 8695 count[0]
.sym 8698 $nextpnr_ICESTORM_LC_10$O
.sym 8701 count[0]
.sym 8704 $auto$alumacc.cc:474:replace_alu$5945.C[2]
.sym 8706 count[1]
.sym 8707 $PACKER_VCC_NET
.sym 8710 $auto$alumacc.cc:474:replace_alu$5945.C[3]
.sym 8712 $PACKER_VCC_NET
.sym 8713 count[2]
.sym 8714 $auto$alumacc.cc:474:replace_alu$5945.C[2]
.sym 8716 $auto$alumacc.cc:474:replace_alu$5945.C[4]
.sym 8718 $PACKER_VCC_NET
.sym 8719 count[3]
.sym 8720 $auto$alumacc.cc:474:replace_alu$5945.C[3]
.sym 8722 $auto$alumacc.cc:474:replace_alu$5945.C[5]
.sym 8724 count[4]
.sym 8725 $PACKER_VCC_NET
.sym 8726 $auto$alumacc.cc:474:replace_alu$5945.C[4]
.sym 8728 $auto$alumacc.cc:474:replace_alu$5945.C[6]
.sym 8730 count[5]
.sym 8731 $PACKER_VCC_NET
.sym 8732 $auto$alumacc.cc:474:replace_alu$5945.C[5]
.sym 8734 $auto$alumacc.cc:474:replace_alu$5945.C[7]
.sym 8736 count[6]
.sym 8737 $PACKER_VCC_NET
.sym 8738 $auto$alumacc.cc:474:replace_alu$5945.C[6]
.sym 8740 $auto$alumacc.cc:474:replace_alu$5945.C[8]
.sym 8742 count[7]
.sym 8743 $PACKER_VCC_NET
.sym 8744 $auto$alumacc.cc:474:replace_alu$5945.C[7]
.sym 8772 count[13]
.sym 8773 count[15]
.sym 8774 count[12]
.sym 8775 count[8]
.sym 8776 count[11]
.sym 8778 count[7]
.sym 8779 count[10]
.sym 8781 $abc$35683$n4778
.sym 8784 count[4]
.sym 8786 $abc$35683$n5705
.sym 8790 $abc$35683$n5699
.sym 8792 picorv32.alu_out_q[23]
.sym 8794 $abc$35683$n5703
.sym 8799 picorv32.mem_rdata_q[14]
.sym 8808 $auto$alumacc.cc:474:replace_alu$5945.C[8]
.sym 8816 $PACKER_VCC_NET
.sym 8819 count[14]
.sym 8821 count[9]
.sym 8824 $PACKER_VCC_NET
.sym 8830 count[15]
.sym 8831 count[12]
.sym 8833 count[11]
.sym 8836 count[10]
.sym 8837 count[13]
.sym 8840 count[8]
.sym 8845 $auto$alumacc.cc:474:replace_alu$5945.C[9]
.sym 8847 $PACKER_VCC_NET
.sym 8848 count[8]
.sym 8849 $auto$alumacc.cc:474:replace_alu$5945.C[8]
.sym 8851 $auto$alumacc.cc:474:replace_alu$5945.C[10]
.sym 8853 $PACKER_VCC_NET
.sym 8854 count[9]
.sym 8855 $auto$alumacc.cc:474:replace_alu$5945.C[9]
.sym 8857 $auto$alumacc.cc:474:replace_alu$5945.C[11]
.sym 8859 count[10]
.sym 8860 $PACKER_VCC_NET
.sym 8861 $auto$alumacc.cc:474:replace_alu$5945.C[10]
.sym 8863 $auto$alumacc.cc:474:replace_alu$5945.C[12]
.sym 8865 count[11]
.sym 8866 $PACKER_VCC_NET
.sym 8867 $auto$alumacc.cc:474:replace_alu$5945.C[11]
.sym 8869 $auto$alumacc.cc:474:replace_alu$5945.C[13]
.sym 8871 $PACKER_VCC_NET
.sym 8872 count[12]
.sym 8873 $auto$alumacc.cc:474:replace_alu$5945.C[12]
.sym 8875 $auto$alumacc.cc:474:replace_alu$5945.C[14]
.sym 8877 $PACKER_VCC_NET
.sym 8878 count[13]
.sym 8879 $auto$alumacc.cc:474:replace_alu$5945.C[13]
.sym 8881 $auto$alumacc.cc:474:replace_alu$5945.C[15]
.sym 8883 $PACKER_VCC_NET
.sym 8884 count[14]
.sym 8885 $auto$alumacc.cc:474:replace_alu$5945.C[14]
.sym 8887 $auto$alumacc.cc:474:replace_alu$5945.C[16]
.sym 8889 $PACKER_VCC_NET
.sym 8890 count[15]
.sym 8891 $auto$alumacc.cc:474:replace_alu$5945.C[15]
.sym 8925 rst1
.sym 8928 picorv32.cpuregs_wrdata[24]
.sym 8934 $PACKER_VCC_NET
.sym 8939 $PACKER_VCC_NET
.sym 8945 basesoc_uart_phy_source_payload_data[6]
.sym 8952 basesoc_picorv328[17]
.sym 8954 $PACKER_GND_NET
.sym 8955 $auto$alumacc.cc:474:replace_alu$5945.C[16]
.sym 8971 count[17]
.sym 8978 count[16]
.sym 8979 count[19]
.sym 8982 $PACKER_VCC_NET
.sym 8989 count[18]
.sym 8990 $PACKER_VCC_NET
.sym 8992 $auto$alumacc.cc:474:replace_alu$5945.C[17]
.sym 8994 $PACKER_VCC_NET
.sym 8995 count[16]
.sym 8996 $auto$alumacc.cc:474:replace_alu$5945.C[16]
.sym 8998 $auto$alumacc.cc:474:replace_alu$5945.C[18]
.sym 9000 count[17]
.sym 9001 $PACKER_VCC_NET
.sym 9002 $auto$alumacc.cc:474:replace_alu$5945.C[17]
.sym 9004 $auto$alumacc.cc:474:replace_alu$5945.C[19]
.sym 9006 $PACKER_VCC_NET
.sym 9007 count[18]
.sym 9008 $auto$alumacc.cc:474:replace_alu$5945.C[18]
.sym 9011 count[19]
.sym 9012 $PACKER_VCC_NET
.sym 9014 $auto$alumacc.cc:474:replace_alu$5945.C[19]
.sym 9068 basesoc_uart_rx_fifo_consume[2]
.sym 9069 basesoc_uart_rx_fifo_consume[3]
.sym 9070 basesoc_uart_rx_fifo_consume[0]
.sym 9071 $abc$35683$n2829
.sym 9088 $abc$35683$n3036
.sym 9090 $abc$35683$n6748
.sym 9098 rst1
.sym 9214 $abc$35683$n2853
.sym 9217 basesoc_uart_rx_fifo_consume[1]
.sym 9221 picorv32.cpu_state[3]
.sym 9226 $abc$35683$n4259_1
.sym 9228 $abc$35683$n3081
.sym 9229 picorv32.cpu_state[5]
.sym 9230 $PACKER_VCC_NET
.sym 9231 picorv32.cpu_state[3]
.sym 9234 $abc$35683$n4259_1
.sym 9236 basesoc_picorv327[23]
.sym 9237 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 9238 basesoc_uart_rx_fifo_do_read
.sym 9239 $abc$35683$n3038
.sym 9241 picorv32.is_alu_reg_imm
.sym 9243 picorv32.is_alu_reg_reg
.sym 9245 picorv32.mem_rdata_q[14]
.sym 9247 picorv32.is_alu_reg_imm
.sym 9361 $abc$35683$n3462
.sym 9363 picorv32.instr_sw
.sym 9365 picorv32.is_slli_srli_srai
.sym 9366 picorv32.is_sll_srl_sra
.sym 9375 basesoc_picorv328[19]
.sym 9381 $abc$35683$n2853
.sym 9388 picorv32.mem_rdata_q[14]
.sym 9509 $abc$35683$n3478
.sym 9512 picorv32.is_slti_blt_slt
.sym 9514 $abc$35683$n2879_1
.sym 9519 picorv32.is_lui_auipc_jal
.sym 9521 picorv32.cpu_state[4]
.sym 9522 $PACKER_VCC_NET
.sym 9523 $abc$35683$n3051
.sym 9524 basesoc_picorv328[29]
.sym 9531 $abc$35683$n4259_1
.sym 9539 $abc$35683$n3486
.sym 9552 picorv32.instr_slti
.sym 9556 picorv32.instr_sltiu
.sym 9559 $abc$35683$n3004
.sym 9561 picorv32.mem_rdata_q[13]
.sym 9565 picorv32.mem_rdata_q[14]
.sym 9566 picorv32.instr_slt
.sym 9567 picorv32.is_alu_reg_imm
.sym 9574 $abc$35683$n3478
.sym 9577 picorv32.mem_rdata_q[12]
.sym 9578 picorv32.instr_sltu
.sym 9581 picorv32.mem_rdata_q[13]
.sym 9582 picorv32.mem_rdata_q[14]
.sym 9583 picorv32.mem_rdata_q[12]
.sym 9584 picorv32.is_alu_reg_imm
.sym 9593 picorv32.mem_rdata_q[12]
.sym 9594 picorv32.mem_rdata_q[14]
.sym 9595 picorv32.mem_rdata_q[13]
.sym 9596 $abc$35683$n3478
.sym 9605 picorv32.mem_rdata_q[13]
.sym 9606 picorv32.mem_rdata_q[14]
.sym 9607 picorv32.mem_rdata_q[12]
.sym 9608 picorv32.is_alu_reg_imm
.sym 9611 picorv32.instr_sltiu
.sym 9612 picorv32.instr_slt
.sym 9613 picorv32.instr_sltu
.sym 9614 picorv32.instr_slti
.sym 9617 picorv32.mem_rdata_q[13]
.sym 9618 $abc$35683$n3478
.sym 9619 picorv32.mem_rdata_q[12]
.sym 9620 picorv32.mem_rdata_q[14]
.sym 9627 $abc$35683$n3004
.sym 9628 clk12_$glb_clk
.sym 9629 $abc$35683$n232_$glb_sr
.sym 9654 picorv32.instr_and
.sym 9655 picorv32.instr_andi
.sym 9656 $abc$35683$n3486
.sym 9657 picorv32.instr_sll
.sym 9658 picorv32.instr_bltu
.sym 9659 picorv32.instr_xor
.sym 9660 $abc$35683$n4259_1
.sym 9661 picorv32.instr_or
.sym 9668 $abc$35683$n2880
.sym 9683 $abc$35683$n6748
.sym 9686 rst1
.sym 9805 $abc$35683$n2891_1
.sym 9807 picorv32.instr_slli
.sym 9809 $abc$35683$n4260
.sym 9813 $abc$35683$n4258_1
.sym 9814 $abc$35683$n4259_1
.sym 9823 picorv32.instr_srl
.sym 9955 por_rst
.sym 9960 $abc$35683$n4295_1
.sym 9961 $abc$35683$n4442_1
.sym 10112 por_rst
.sym 10116 basesoc_picorv327[29]
.sym 10117 $PACKER_VCC_NET
.sym 10128 $abc$35683$n2975
.sym 10250 basesoc_picorv327[27]
.sym 10255 $abc$35683$n4393_1
.sym 10393 $abc$35683$n2975
.sym 10396 $abc$35683$n198
.sym 10536 reset_delay[3]
.sym 10538 reset_delay[2]
.sym 10539 $abc$35683$n202
.sym 10541 $abc$35683$n200
.sym 10542 $abc$35683$n2799
.sym 10543 reset_delay[1]
.sym 10696 $abc$35683$n2974
.sym 10704 $abc$35683$n2974
.sym 10838 sys_rst
.sym 10848 sys_rst
.sym 11229 spram_datain01[2]
.sym 11230 spram_datain11[5]
.sym 11231 spram_datain11[10]
.sym 11232 spram_datain11[2]
.sym 11233 $abc$35683$n3414_1
.sym 11234 spram_datain01[10]
.sym 11235 $abc$35683$n2982
.sym 11236 spram_datain01[5]
.sym 11271 slave_sel_r[2]
.sym 11272 spram_dataout11[7]
.sym 11275 spram_dataout01[0]
.sym 11276 spram_dataout01[3]
.sym 11277 spram_dataout01[1]
.sym 11278 slave_sel_r[2]
.sym 11279 spram_dataout01[6]
.sym 11281 spram_dataout11[5]
.sym 11285 array_muxed0[14]
.sym 11286 array_muxed0[14]
.sym 11287 array_muxed1[25]
.sym 11289 spram_dataout01[5]
.sym 11291 spram_dataout11[6]
.sym 11292 spram_dataout01[7]
.sym 11293 spram_dataout11[3]
.sym 11295 spram_dataout11[0]
.sym 11297 spram_dataout11[1]
.sym 11304 spram_dataout11[6]
.sym 11305 slave_sel_r[2]
.sym 11306 array_muxed0[14]
.sym 11307 spram_dataout01[6]
.sym 11310 spram_dataout01[3]
.sym 11311 array_muxed0[14]
.sym 11312 slave_sel_r[2]
.sym 11313 spram_dataout11[3]
.sym 11316 spram_dataout01[0]
.sym 11317 slave_sel_r[2]
.sym 11318 array_muxed0[14]
.sym 11319 spram_dataout11[0]
.sym 11322 array_muxed0[14]
.sym 11323 array_muxed1[25]
.sym 11328 array_muxed1[25]
.sym 11329 array_muxed0[14]
.sym 11334 slave_sel_r[2]
.sym 11335 array_muxed0[14]
.sym 11336 spram_dataout11[1]
.sym 11337 spram_dataout01[1]
.sym 11340 slave_sel_r[2]
.sym 11341 spram_dataout11[7]
.sym 11342 array_muxed0[14]
.sym 11343 spram_dataout01[7]
.sym 11346 spram_dataout11[5]
.sym 11347 array_muxed0[14]
.sym 11348 slave_sel_r[2]
.sym 11349 spram_dataout01[5]
.sym 11363 spram_datain01[13]
.sym 11364 spram_datain11[13]
.sym 11369 $abc$35683$n3419_1
.sym 11370 $abc$35683$n2982
.sym 11371 $abc$35683$n2978_1
.sym 11372 array_muxed0[14]
.sym 11373 spram_dataout11[5]
.sym 11375 $abc$35683$n2969
.sym 11376 spram_datain01[2]
.sym 11378 array_muxed0[14]
.sym 11379 slave_sel_r[2]
.sym 11380 spram_dataout11[7]
.sym 11386 spram_dataout01[7]
.sym 11392 array_muxed0[9]
.sym 11394 array_muxed1[17]
.sym 11396 array_muxed1[18]
.sym 11398 spram_maskwren11[0]
.sym 11401 spram_dataout01[2]
.sym 11403 spram_dataout01[3]
.sym 11405 array_muxed0[6]
.sym 11410 array_muxed1[22]
.sym 11414 array_muxed1[21]
.sym 11421 array_muxed1[23]
.sym 11437 array_muxed2[2]
.sym 11450 array_muxed1[23]
.sym 11451 array_muxed1[17]
.sym 11457 array_muxed0[14]
.sym 11464 array_muxed1[22]
.sym 11468 array_muxed2[2]
.sym 11470 array_muxed0[14]
.sym 11473 array_muxed0[14]
.sym 11475 array_muxed1[17]
.sym 11479 array_muxed1[23]
.sym 11480 array_muxed0[14]
.sym 11485 array_muxed1[17]
.sym 11487 array_muxed0[14]
.sym 11492 array_muxed0[14]
.sym 11494 array_muxed1[22]
.sym 11497 array_muxed0[14]
.sym 11500 array_muxed1[23]
.sym 11504 array_muxed2[2]
.sym 11506 array_muxed0[14]
.sym 11509 array_muxed0[14]
.sym 11511 array_muxed1[22]
.sym 11524 array_muxed0[11]
.sym 11526 $abc$35683$n186
.sym 11532 array_muxed0[13]
.sym 11538 array_muxed0[6]
.sym 11548 $abc$35683$n6748
.sym 11549 $abc$35683$n2966_1
.sym 11550 $abc$35683$n2941
.sym 11572 array_muxed1[30]
.sym 11579 array_muxed0[14]
.sym 11597 array_muxed0[14]
.sym 11599 array_muxed1[30]
.sym 11609 array_muxed1[30]
.sym 11611 array_muxed0[14]
.sym 11639 spiflash_bus_dat_r[25]
.sym 11640 $abc$35683$n2965_1
.sym 11643 $abc$35683$n2940_1
.sym 11646 spiflash_bus_dat_r[26]
.sym 11652 array_muxed2[2]
.sym 11654 array_muxed2[3]
.sym 11656 array_muxed1[25]
.sym 11657 array_muxed1[31]
.sym 11658 $abc$35683$n6748
.sym 11660 array_muxed1[30]
.sym 11670 array_muxed1[17]
.sym 11672 array_muxed1[18]
.sym 11674 array_muxed1[29]
.sym 11762 $abc$35683$n2964
.sym 11769 $abc$35683$n2939_1
.sym 11777 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 11781 $abc$35683$n3423_1
.sym 11786 array_muxed1[19]
.sym 11787 $abc$35683$n2900
.sym 11788 array_muxed1[22]
.sym 11796 picorv32.mem_rdata_latched[25]
.sym 11885 $abc$35683$n2899_1
.sym 11887 $abc$35683$n2901
.sym 11888 picorv32.mem_rdata_latched[25]
.sym 11889 array_muxed1[18]
.sym 11890 array_muxed1[29]
.sym 11891 array_muxed1[20]
.sym 11892 $abc$35683$n2837
.sym 11899 $abc$35683$n2898_1
.sym 11903 $abc$35683$n2839_1
.sym 11905 $abc$35683$n2956
.sym 11909 picorv32.mem_rdata_q[26]
.sym 11913 picorv32.mem_rdata_q[25]
.sym 11914 basesoc_picorv328[29]
.sym 11915 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 11916 array_muxed1[21]
.sym 11917 picorv32.mem_rdata_latched[2]
.sym 11918 array_muxed1[23]
.sym 12008 picorv32.mem_rdata_q[25]
.sym 12010 $abc$35683$n3441
.sym 12011 $abc$35683$n2829_1
.sym 12012 picorv32.mem_rdata_q[12]
.sym 12013 $abc$35683$n3450
.sym 12014 picorv32.mem_rdata_q[26]
.sym 12022 $abc$35683$n3522
.sym 12025 $abc$35683$n2837
.sym 12029 $abc$35683$n2983
.sym 12033 picorv32.mem_rdata_q[12]
.sym 12036 $abc$35683$n6748
.sym 12037 picorv32.mem_rdata_latched[4]
.sym 12039 basesoc_picorv328[20]
.sym 12040 $abc$35683$n2832_1
.sym 12041 picorv32.mem_rdata_q[25]
.sym 12042 sys_rst
.sym 12043 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 12050 count[0]
.sym 12055 $abc$35683$n5723
.sym 12057 $abc$35683$n5707
.sym 12059 $abc$35683$n5727
.sym 12062 $abc$35683$n2828
.sym 12063 $abc$35683$n5713
.sym 12067 $PACKER_VCC_NET
.sym 12071 $abc$35683$n190
.sym 12075 $abc$35683$n192
.sym 12080 $abc$35683$n194
.sym 12088 $abc$35683$n192
.sym 12089 $abc$35683$n194
.sym 12090 count[0]
.sym 12091 $abc$35683$n190
.sym 12094 $abc$35683$n2828
.sym 12097 $abc$35683$n5707
.sym 12100 $abc$35683$n5713
.sym 12101 $abc$35683$n2828
.sym 12113 $abc$35683$n2828
.sym 12114 $abc$35683$n5727
.sym 12125 $abc$35683$n5723
.sym 12127 $abc$35683$n2828
.sym 12128 $PACKER_VCC_NET
.sym 12129 clk12_$glb_clk
.sym 12131 picorv32.is_alu_reg_imm
.sym 12132 picorv32.is_alu_reg_reg
.sym 12133 $abc$35683$n3472
.sym 12134 picorv32.is_sb_sh_sw
.sym 12135 $abc$35683$n3002
.sym 12136 $abc$35683$n2864
.sym 12137 $abc$35683$n3446_1
.sym 12138 picorv32.is_lb_lh_lw_lbu_lhu
.sym 12141 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 12145 picorv32.decoded_imm_uj[10]
.sym 12146 $abc$35683$n2829_1
.sym 12147 picorv32.instr_jal
.sym 12151 $abc$35683$n5713
.sym 12153 $abc$35683$n5707
.sym 12155 picorv32.mem_rdata_q[13]
.sym 12157 $abc$35683$n2829_1
.sym 12159 picorv32.mem_rdata_q[12]
.sym 12161 picorv32.mem_rdata_q[13]
.sym 12162 array_muxed1[17]
.sym 12163 picorv32.mem_rdata_q[26]
.sym 12164 picorv32.is_alu_reg_imm
.sym 12174 $abc$35683$n3441
.sym 12175 $abc$35683$n2829_1
.sym 12185 $abc$35683$n3450
.sym 12190 $abc$35683$n3002
.sym 12202 sys_rst
.sym 12224 $abc$35683$n3450
.sym 12226 $abc$35683$n3441
.sym 12235 $abc$35683$n2829_1
.sym 12237 sys_rst
.sym 12251 $abc$35683$n3002
.sym 12252 clk12_$glb_clk
.sym 12253 $abc$35683$n232_$glb_sr
.sym 12254 $abc$35683$n3465
.sym 12255 $abc$35683$n3464
.sym 12256 picorv32.instr_setq
.sym 12257 picorv32.instr_getq
.sym 12258 $abc$35683$n3467
.sym 12259 $abc$35683$n3471_1
.sym 12260 picorv32.instr_maskirq
.sym 12261 $abc$35683$n2882
.sym 12267 picorv32.mem_rdata_q[14]
.sym 12269 picorv32.is_sb_sh_sw
.sym 12272 picorv32.instr_lui
.sym 12273 picorv32.is_alu_reg_imm
.sym 12274 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 12275 picorv32.is_alu_reg_reg
.sym 12278 array_muxed1[19]
.sym 12279 $abc$35683$n3467
.sym 12280 $abc$35683$n3040
.sym 12281 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 12282 basesoc_picorv323[6]
.sym 12284 array_muxed1[22]
.sym 12286 $abc$35683$n2900
.sym 12287 picorv32.mem_rdata_q[12]
.sym 12298 count[0]
.sym 12300 $abc$35683$n2828
.sym 12365 count[0]
.sym 12367 $abc$35683$n2828
.sym 12378 array_muxed1[22]
.sym 12380 array_muxed1[17]
.sym 12383 array_muxed1[19]
.sym 12389 picorv32.decoded_rs1[4]
.sym 12390 picorv32.instr_maskirq
.sym 12392 $abc$35683$n3948
.sym 12396 $abc$35683$n3944
.sym 12397 picorv32.mem_rdata_q[27]
.sym 12398 $abc$35683$n3959
.sym 12399 picorv32.mem_rdata_q[14]
.sym 12400 $abc$35683$n3952
.sym 12404 picorv32.is_alu_reg_reg
.sym 12405 $abc$35683$n3467
.sym 12406 basesoc_picorv328[29]
.sym 12408 array_muxed1[21]
.sym 12409 picorv32.instr_maskirq
.sym 12410 array_muxed1[23]
.sym 12412 $abc$35683$n3040
.sym 12507 picorv32.decoded_rs2[5]
.sym 12512 picorv32.mem_do_rinst
.sym 12513 $abc$35683$n3534_1
.sym 12515 basesoc_picorv328[17]
.sym 12520 $abc$35683$n3522
.sym 12521 $abc$35683$n3782
.sym 12522 $PACKER_GND_NET
.sym 12523 $abc$35683$n2758
.sym 12524 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 12526 basesoc_picorv328[20]
.sym 12528 $abc$35683$n6748
.sym 12531 $abc$35683$n2832_1
.sym 12533 picorv32.mem_rdata_q[12]
.sym 12534 sys_rst
.sym 12535 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 12552 $abc$35683$n2767
.sym 12553 basesoc_uart_phy_rx_reg[7]
.sym 12570 basesoc_uart_phy_rx_reg[6]
.sym 12593 basesoc_uart_phy_rx_reg[6]
.sym 12606 basesoc_uart_phy_rx_reg[7]
.sym 12620 $abc$35683$n2767
.sym 12621 clk12_$glb_clk
.sym 12622 sys_rst_$glb_sr
.sym 12624 $abc$35683$n3658
.sym 12626 array_muxed1[21]
.sym 12627 array_muxed1[23]
.sym 12628 $abc$35683$n3040
.sym 12630 $abc$35683$n3662
.sym 12638 $abc$35683$n3940
.sym 12639 picorv32.cpuregs_wrdata[9]
.sym 12640 picorv32.decoded_rs2[5]
.sym 12641 basesoc_uart_phy_rx_reg[7]
.sym 12644 picorv32.cpuregs_wrdata[8]
.sym 12647 picorv32.cpu_state[3]
.sym 12648 $abc$35683$n3001
.sym 12649 $abc$35683$n2829_1
.sym 12650 basesoc_uart_phy_rx_reg[5]
.sym 12651 picorv32.mem_rdata_q[12]
.sym 12652 picorv32.mem_rdata_q[13]
.sym 12653 picorv32.decoded_rs2[0]
.sym 12654 $abc$35683$n4259_1
.sym 12655 $abc$35683$n4260
.sym 12656 picorv32.mem_rdata_q[12]
.sym 12657 picorv32.is_alu_reg_imm
.sym 12658 picorv32.mem_rdata_q[13]
.sym 12677 basesoc_uart_phy_rx_reg[6]
.sym 12691 $abc$35683$n2758
.sym 12721 basesoc_uart_phy_rx_reg[6]
.sym 12743 $abc$35683$n2758
.sym 12744 clk12_$glb_clk
.sym 12745 sys_rst_$glb_sr
.sym 12746 $abc$35683$n4457
.sym 12748 $abc$35683$n3656
.sym 12749 $abc$35683$n2832_1
.sym 12750 $abc$35683$n3664
.sym 12752 $abc$35683$n3660
.sym 12753 picorv32.alu_out_q[19]
.sym 12754 $abc$35683$n3173
.sym 12758 picorv32.latched_branch
.sym 12759 $abc$35683$n6689
.sym 12762 basesoc_picorv323[7]
.sym 12769 $abc$35683$n5603
.sym 12770 $abc$35683$n2900
.sym 12771 $abc$35683$n3467
.sym 12772 $abc$35683$n3467
.sym 12773 $abc$35683$n4456_1
.sym 12776 $abc$35683$n3040
.sym 12777 picorv32.alu_out_q[19]
.sym 12778 picorv32.cpu_state[2]
.sym 12779 picorv32.mem_rdata_q[12]
.sym 12780 picorv32.is_slli_srli_srai
.sym 12781 $abc$35683$n3574
.sym 12788 $abc$35683$n4392
.sym 12794 $abc$35683$n3662
.sym 12798 $abc$35683$n4398
.sym 12802 $abc$35683$n3039
.sym 12805 $abc$35683$n3656
.sym 12806 $PACKER_VCC_NET
.sym 12807 picorv32.reg_sh[1]
.sym 12808 picorv32.reg_sh[0]
.sym 12813 picorv32.cpu_state[4]
.sym 12826 $PACKER_VCC_NET
.sym 12828 picorv32.reg_sh[0]
.sym 12833 picorv32.cpu_state[4]
.sym 12834 $abc$35683$n4398
.sym 12835 $abc$35683$n3662
.sym 12838 picorv32.reg_sh[0]
.sym 12839 picorv32.reg_sh[1]
.sym 12841 $abc$35683$n3039
.sym 12850 $abc$35683$n4392
.sym 12852 picorv32.cpu_state[4]
.sym 12853 $abc$35683$n3656
.sym 12867 clk12_$glb_clk
.sym 12869 $abc$35683$n2833
.sym 12870 $abc$35683$n2902
.sym 12871 count[5]
.sym 12872 count[2]
.sym 12873 count[4]
.sym 12874 $abc$35683$n2834
.sym 12875 $abc$35683$n2900
.sym 12876 count[3]
.sym 12883 picorv32.cpuregs_wrdata[12]
.sym 12888 picorv32.cpu_state[0]
.sym 12889 $abc$35683$n3038
.sym 12894 picorv32.instr_maskirq
.sym 12896 $abc$35683$n3038
.sym 12897 $abc$35683$n3467
.sym 12899 picorv32.cpu_state[4]
.sym 12901 picorv32.cpu_state[3]
.sym 12902 basesoc_picorv328[29]
.sym 12903 $abc$35683$n4374_1
.sym 12904 picorv32.is_alu_reg_reg
.sym 12912 $abc$35683$n2966
.sym 12916 $abc$35683$n184
.sym 12921 $abc$35683$n2829_1
.sym 12927 count[1]
.sym 12930 count[4]
.sym 12933 count[3]
.sym 12935 $abc$35683$n186
.sym 12937 count[2]
.sym 12943 $abc$35683$n184
.sym 12949 count[1]
.sym 12950 $abc$35683$n2829_1
.sym 12981 $abc$35683$n186
.sym 12985 count[3]
.sym 12986 count[4]
.sym 12987 count[1]
.sym 12988 count[2]
.sym 12989 $abc$35683$n2966
.sym 12990 clk12_$glb_clk
.sym 12991 sys_rst_$glb_sr
.sym 12992 $abc$35683$n4467_1
.sym 12993 $abc$35683$n6715
.sym 12994 $abc$35683$n6711
.sym 12995 basesoc_uart_phy_rx_reg[0]
.sym 12998 $abc$35683$n4468
.sym 13006 basesoc_picorv327[11]
.sym 13009 array_muxed1[24]
.sym 13013 $abc$35683$n5701
.sym 13016 $abc$35683$n6748
.sym 13018 basesoc_picorv327[21]
.sym 13019 basesoc_picorv328[20]
.sym 13020 sys_rst
.sym 13021 $abc$35683$n4258_1
.sym 13023 $PACKER_VCC_NET
.sym 13024 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 13025 sys_rst
.sym 13026 picorv32.mem_rdata_q[12]
.sym 13027 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 13033 $abc$35683$n5711
.sym 13036 $abc$35683$n5717
.sym 13038 $abc$35683$n5721
.sym 13040 $abc$35683$n5725
.sym 13041 $abc$35683$n2829_1
.sym 13043 $abc$35683$n5715
.sym 13044 $PACKER_VCC_NET
.sym 13045 $abc$35683$n5719
.sym 13064 $abc$35683$n5709
.sym 13067 $abc$35683$n5721
.sym 13069 $abc$35683$n2829_1
.sym 13072 $abc$35683$n5725
.sym 13074 $abc$35683$n2829_1
.sym 13079 $abc$35683$n5719
.sym 13081 $abc$35683$n2829_1
.sym 13084 $abc$35683$n2829_1
.sym 13085 $abc$35683$n5711
.sym 13091 $abc$35683$n5717
.sym 13093 $abc$35683$n2829_1
.sym 13102 $abc$35683$n5709
.sym 13105 $abc$35683$n2829_1
.sym 13108 $abc$35683$n5715
.sym 13110 $abc$35683$n2829_1
.sym 13112 $PACKER_VCC_NET
.sym 13113 clk12_$glb_clk
.sym 13114 sys_rst_$glb_sr
.sym 13115 $abc$35683$n3058
.sym 13119 basesoc_uart_phy_source_payload_data[5]
.sym 13120 basesoc_uart_phy_source_payload_data[0]
.sym 13122 $abc$35683$n5437
.sym 13123 $abc$35683$n6709
.sym 13128 picorv32.cpuregs_wrdata[20]
.sym 13131 $abc$35683$n4469
.sym 13132 basesoc_uart_phy_rx_reg[1]
.sym 13138 $abc$35683$n5561
.sym 13139 picorv32.cpu_state[3]
.sym 13140 picorv32.mem_do_prefetch
.sym 13141 $abc$35683$n4259_1
.sym 13142 picorv32.is_alu_reg_imm
.sym 13143 basesoc_uart_phy_rx_reg[5]
.sym 13145 picorv32.mem_rdata_q[13]
.sym 13146 picorv32.mem_do_prefetch
.sym 13147 $abc$35683$n4260
.sym 13148 picorv32.mem_rdata_q[12]
.sym 13149 picorv32.mem_rdata_q[12]
.sym 13150 picorv32.mem_rdata_q[13]
.sym 13176 $abc$35683$n6748
.sym 13182 $PACKER_GND_NET
.sym 13228 $PACKER_GND_NET
.sym 13236 clk12_$glb_clk
.sym 13237 $abc$35683$n6748
.sym 13238 picorv32.cpu_state[6]
.sym 13239 $abc$35683$n4448_1
.sym 13240 $abc$35683$n4449
.sym 13241 picorv32.alu_out_q[15]
.sym 13243 picorv32.cpu_state[5]
.sym 13244 picorv32.cpu_state[3]
.sym 13245 $abc$35683$n3041
.sym 13247 $abc$35683$n6721
.sym 13252 basesoc_picorv327[15]
.sym 13255 picorv32.cpuregs_rs1[25]
.sym 13259 $abc$35683$n2758
.sym 13263 $abc$35683$n3467
.sym 13264 $abc$35683$n3467
.sym 13265 picorv32.cpu_state[4]
.sym 13266 $abc$35683$n4259_1
.sym 13267 $abc$35683$n4434_1
.sym 13269 $abc$35683$n4456_1
.sym 13270 picorv32.cpu_state[2]
.sym 13271 picorv32.mem_rdata_q[12]
.sym 13272 picorv32.is_slli_srli_srai
.sym 13273 $abc$35683$n3051
.sym 13282 basesoc_uart_rx_fifo_consume[3]
.sym 13283 basesoc_uart_rx_fifo_consume[1]
.sym 13291 basesoc_uart_rx_fifo_consume[0]
.sym 13293 $PACKER_VCC_NET
.sym 13295 sys_rst
.sym 13297 $abc$35683$n2829
.sym 13305 basesoc_uart_rx_fifo_consume[2]
.sym 13308 basesoc_uart_rx_fifo_do_read
.sym 13311 $nextpnr_ICESTORM_LC_16$O
.sym 13313 basesoc_uart_rx_fifo_consume[0]
.sym 13317 $auto$alumacc.cc:474:replace_alu$5999.C[2]
.sym 13319 basesoc_uart_rx_fifo_consume[1]
.sym 13323 $auto$alumacc.cc:474:replace_alu$5999.C[3]
.sym 13325 basesoc_uart_rx_fifo_consume[2]
.sym 13327 $auto$alumacc.cc:474:replace_alu$5999.C[2]
.sym 13330 basesoc_uart_rx_fifo_consume[3]
.sym 13333 $auto$alumacc.cc:474:replace_alu$5999.C[3]
.sym 13337 $PACKER_VCC_NET
.sym 13339 basesoc_uart_rx_fifo_consume[0]
.sym 13343 sys_rst
.sym 13345 basesoc_uart_rx_fifo_do_read
.sym 13358 $abc$35683$n2829
.sym 13359 clk12_$glb_clk
.sym 13360 sys_rst_$glb_sr
.sym 13361 $abc$35683$n3654
.sym 13362 $abc$35683$n5444
.sym 13363 $abc$35683$n3638
.sym 13364 $abc$35683$n5443
.sym 13365 $abc$35683$n3054
.sym 13366 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 13367 $abc$35683$n5442
.sym 13368 $abc$35683$n3047
.sym 13369 basesoc_uart_rx_fifo_consume[0]
.sym 13373 picorv32.alu_out_q[17]
.sym 13374 picorv32.cpu_state[3]
.sym 13375 basesoc_picorv327[20]
.sym 13378 basesoc_picorv327[21]
.sym 13379 picorv32.alu_out_q[27]
.sym 13381 basesoc_uart_rx_fifo_consume[3]
.sym 13382 $abc$35683$n4448_1
.sym 13386 picorv32.instr_sub
.sym 13387 $abc$35683$n4374_1
.sym 13389 $abc$35683$n3038
.sym 13390 $abc$35683$n4259_1
.sym 13391 picorv32.cpu_state[4]
.sym 13392 picorv32.is_alu_reg_reg
.sym 13393 picorv32.cpu_state[3]
.sym 13394 $abc$35683$n3467
.sym 13395 $abc$35683$n3050
.sym 13396 $abc$35683$n3004
.sym 13404 $abc$35683$n2853
.sym 13414 basesoc_uart_rx_fifo_consume[0]
.sym 13418 basesoc_uart_rx_fifo_do_read
.sym 13426 sys_rst
.sym 13430 basesoc_uart_rx_fifo_consume[1]
.sym 13441 basesoc_uart_rx_fifo_consume[0]
.sym 13443 sys_rst
.sym 13444 basesoc_uart_rx_fifo_do_read
.sym 13460 basesoc_uart_rx_fifo_consume[1]
.sym 13481 $abc$35683$n2853
.sym 13482 clk12_$glb_clk
.sym 13483 sys_rst_$glb_sr
.sym 13484 $abc$35683$n2878
.sym 13485 picorv32.cpu_state[4]
.sym 13486 $abc$35683$n3049
.sym 13487 $abc$35683$n3050
.sym 13488 picorv32.is_lui_auipc_jal
.sym 13489 $abc$35683$n3051
.sym 13490 $abc$35683$n3048
.sym 13491 $abc$35683$n3055
.sym 13492 picorv32.mem_do_rinst
.sym 13496 basesoc_picorv328[28]
.sym 13497 $abc$35683$n4259_1
.sym 13506 basesoc_picorv328[17]
.sym 13507 basesoc_uart_phy_source_payload_data[6]
.sym 13508 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 13509 picorv32.is_lui_auipc_jal
.sym 13510 basesoc_picorv327[21]
.sym 13511 picorv32.mem_rdata_q[12]
.sym 13512 sys_rst
.sym 13514 picorv32.mem_rdata_q[12]
.sym 13515 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 13517 $abc$35683$n4258_1
.sym 13519 picorv32.cpu_state[4]
.sym 13525 picorv32.is_alu_reg_imm
.sym 13529 picorv32.mem_rdata_q[14]
.sym 13533 $abc$35683$n3467
.sym 13535 picorv32.is_alu_reg_reg
.sym 13539 picorv32.is_sb_sh_sw
.sym 13541 picorv32.mem_rdata_q[12]
.sym 13548 picorv32.mem_rdata_q[13]
.sym 13550 $abc$35683$n3462
.sym 13554 $abc$35683$n3463
.sym 13564 $abc$35683$n3467
.sym 13565 picorv32.mem_rdata_q[12]
.sym 13566 picorv32.mem_rdata_q[13]
.sym 13567 $abc$35683$n3463
.sym 13576 picorv32.is_sb_sh_sw
.sym 13577 picorv32.mem_rdata_q[12]
.sym 13578 picorv32.mem_rdata_q[13]
.sym 13579 picorv32.mem_rdata_q[14]
.sym 13589 picorv32.is_alu_reg_imm
.sym 13591 $abc$35683$n3462
.sym 13594 $abc$35683$n3462
.sym 13597 picorv32.is_alu_reg_reg
.sym 13604 $abc$35683$n3003_$glb_ce
.sym 13605 clk12_$glb_clk
.sym 13607 picorv32.instr_sub
.sym 13608 picorv32.instr_blt
.sym 13609 picorv32.instr_addi
.sym 13610 $abc$35683$n2881
.sym 13611 $abc$35683$n3488
.sym 13612 $abc$35683$n3463
.sym 13613 picorv32.instr_sra
.sym 13614 picorv32.instr_add
.sym 13616 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 13622 $abc$35683$n6675
.sym 13624 basesoc_picorv327[24]
.sym 13625 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 13631 $abc$35683$n4260
.sym 13632 $abc$35683$n4259_1
.sym 13633 picorv32.mem_rdata_q[13]
.sym 13634 picorv32.is_alu_reg_imm
.sym 13635 picorv32.is_alu_reg_imm
.sym 13636 picorv32.instr_sra
.sym 13637 picorv32.mem_rdata_q[12]
.sym 13638 picorv32.mem_rdata_q[13]
.sym 13639 $abc$35683$n4320
.sym 13640 picorv32.mem_rdata_q[12]
.sym 13641 picorv32.mem_rdata_q[12]
.sym 13650 picorv32.instr_slt
.sym 13652 picorv32.instr_bltu
.sym 13653 $abc$35683$n2880
.sym 13655 picorv32.is_alu_reg_reg
.sym 13659 picorv32.instr_sw
.sym 13660 picorv32.instr_slti
.sym 13664 $abc$35683$n3467
.sym 13673 picorv32.instr_blt
.sym 13676 picorv32.instr_lb
.sym 13693 $abc$35683$n3467
.sym 13694 picorv32.is_alu_reg_reg
.sym 13711 picorv32.instr_slti
.sym 13712 picorv32.instr_slt
.sym 13714 picorv32.instr_blt
.sym 13723 picorv32.instr_lb
.sym 13724 picorv32.instr_sw
.sym 13725 $abc$35683$n2880
.sym 13726 picorv32.instr_bltu
.sym 13728 clk12_$glb_clk
.sym 13730 picorv32.instr_srl
.sym 13731 $abc$35683$n2889
.sym 13732 $abc$35683$n2886
.sym 13733 picorv32.instr_ori
.sym 13734 $abc$35683$n4258_1
.sym 13735 picorv32.instr_xori
.sym 13736 $abc$35683$n4260
.sym 13737 $abc$35683$n2887_1
.sym 13742 basesoc_uart_rx_fifo_do_read
.sym 13744 picorv32.is_slti_blt_slt
.sym 13746 $abc$35683$n4256_1
.sym 13747 $abc$35683$n3038
.sym 13749 picorv32.instr_sub
.sym 13750 $abc$35683$n3003
.sym 13751 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 13754 $abc$35683$n4434_1
.sym 13756 $abc$35683$n3467
.sym 13758 $abc$35683$n4259_1
.sym 13759 $abc$35683$n4260
.sym 13760 $abc$35683$n3463
.sym 13761 $abc$35683$n3467
.sym 13762 picorv32.instr_lb
.sym 13764 $abc$35683$n3466
.sym 13765 $abc$35683$n4456_1
.sym 13772 picorv32.instr_andi
.sym 13773 $abc$35683$n3486
.sym 13776 picorv32.mem_rdata_q[14]
.sym 13780 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 13781 $abc$35683$n3478
.sym 13784 picorv32.mem_rdata_q[14]
.sym 13787 picorv32.instr_and
.sym 13789 $abc$35683$n3004
.sym 13793 picorv32.mem_rdata_q[13]
.sym 13795 picorv32.is_alu_reg_imm
.sym 13797 picorv32.mem_rdata_q[12]
.sym 13800 picorv32.mem_rdata_q[12]
.sym 13804 picorv32.mem_rdata_q[13]
.sym 13805 picorv32.mem_rdata_q[14]
.sym 13806 picorv32.mem_rdata_q[12]
.sym 13807 $abc$35683$n3478
.sym 13810 picorv32.mem_rdata_q[14]
.sym 13811 picorv32.mem_rdata_q[12]
.sym 13812 picorv32.is_alu_reg_imm
.sym 13813 picorv32.mem_rdata_q[13]
.sym 13816 picorv32.mem_rdata_q[13]
.sym 13818 picorv32.mem_rdata_q[12]
.sym 13819 picorv32.mem_rdata_q[14]
.sym 13824 $abc$35683$n3478
.sym 13825 $abc$35683$n3486
.sym 13828 picorv32.mem_rdata_q[13]
.sym 13829 picorv32.mem_rdata_q[12]
.sym 13830 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 13831 picorv32.mem_rdata_q[14]
.sym 13834 $abc$35683$n3478
.sym 13835 picorv32.mem_rdata_q[13]
.sym 13836 picorv32.mem_rdata_q[14]
.sym 13837 picorv32.mem_rdata_q[12]
.sym 13841 picorv32.instr_andi
.sym 13842 picorv32.instr_and
.sym 13846 $abc$35683$n3478
.sym 13847 picorv32.mem_rdata_q[13]
.sym 13848 picorv32.mem_rdata_q[12]
.sym 13849 picorv32.mem_rdata_q[14]
.sym 13850 $abc$35683$n3004
.sym 13851 clk12_$glb_clk
.sym 13852 $abc$35683$n232_$glb_sr
.sym 13853 $abc$35683$n4495
.sym 13854 picorv32.instr_srai
.sym 13855 picorv32.instr_lb
.sym 13856 $abc$35683$n3466
.sym 13857 $abc$35683$n4295_1
.sym 13858 $abc$35683$n4436_1
.sym 13859 $abc$35683$n4434_1
.sym 13860 picorv32.instr_srli
.sym 13866 $abc$35683$n4260
.sym 13868 picorv32.mem_rdata_q[14]
.sym 13871 $abc$35683$n3486
.sym 13877 $abc$35683$n2891_1
.sym 13878 $abc$35683$n4295_1
.sym 13879 $abc$35683$n4374_1
.sym 13880 por_rst
.sym 13885 $abc$35683$n4260
.sym 13886 $abc$35683$n4259_1
.sym 13897 picorv32.instr_sll
.sym 13904 $abc$35683$n3486
.sym 13907 picorv32.is_alu_reg_imm
.sym 13921 $abc$35683$n3467
.sym 13924 picorv32.instr_slli
.sym 13952 picorv32.instr_sll
.sym 13954 picorv32.instr_slli
.sym 13963 picorv32.is_alu_reg_imm
.sym 13965 $abc$35683$n3467
.sym 13966 $abc$35683$n3486
.sym 13973 $abc$35683$n3003_$glb_ce
.sym 13974 clk12_$glb_clk
.sym 13976 $abc$35683$n4408_1
.sym 13977 $abc$35683$n4293
.sym 13978 $abc$35683$n4406_1
.sym 13979 $abc$35683$n4379
.sym 13980 $abc$35683$n4333_1
.sym 13981 $abc$35683$n4456_1
.sym 13982 $abc$35683$n4378_1
.sym 13983 $abc$35683$n4374_1
.sym 13984 $abc$35683$n2891_1
.sym 13993 picorv32.instr_srli
.sym 13998 $abc$35683$n2891_1
.sym 13999 $abc$35683$n3486
.sym 14005 $abc$35683$n2891_1
.sym 14006 basesoc_picorv327[21]
.sym 14008 sys_rst
.sym 14021 $abc$35683$n6748
.sym 14026 rst1
.sym 14093 rst1
.sym 14097 clk12_$glb_clk
.sym 14098 $abc$35683$n6748
.sym 14099 $abc$35683$n4380
.sym 14100 $abc$35683$n4407
.sym 14101 $abc$35683$n4435
.sym 14102 $abc$35683$n4332
.sym 14103 $abc$35683$n4329
.sym 14104 $abc$35683$n4334_1
.sym 14105 $abc$35683$n4328_1
.sym 14106 $abc$35683$n4320
.sym 14111 basesoc_picorv323[4]
.sym 14112 basesoc_picorv323[3]
.sym 14115 basesoc_picorv323[4]
.sym 14130 $abc$35683$n4320
.sym 14134 por_rst
.sym 14222 $abc$35683$n4375
.sym 14224 $abc$35683$n4325_1
.sym 14227 $abc$35683$n4376_1
.sym 14228 $abc$35683$n4321_1
.sym 14237 $abc$35683$n4292_1
.sym 14253 $PACKER_VCC_NET
.sym 14345 $abc$35683$n208
.sym 14347 reset_delay[0]
.sym 14348 reset_delay[6]
.sym 14350 $abc$35683$n196
.sym 14351 $abc$35683$n6289
.sym 14373 por_rst
.sym 14388 $abc$35683$n2975
.sym 14393 $abc$35683$n198
.sym 14404 por_rst
.sym 14406 sys_rst
.sym 14407 $abc$35683$n196
.sym 14443 por_rst
.sym 14444 $abc$35683$n196
.sym 14445 sys_rst
.sym 14462 por_rst
.sym 14463 $abc$35683$n198
.sym 14465 $abc$35683$n2975
.sym 14466 clk12_$glb_clk
.sym 14470 $abc$35683$n6290
.sym 14471 $abc$35683$n6291
.sym 14472 $abc$35683$n6292
.sym 14473 $abc$35683$n6293
.sym 14474 $abc$35683$n6294
.sym 14475 $abc$35683$n6295
.sym 14484 $abc$35683$n2975
.sym 14492 sys_rst
.sym 14511 $abc$35683$n2974
.sym 14514 $abc$35683$n196
.sym 14516 $abc$35683$n198
.sym 14528 $abc$35683$n6291
.sym 14533 por_rst
.sym 14535 $abc$35683$n6290
.sym 14536 $abc$35683$n202
.sym 14538 $abc$35683$n200
.sym 14544 $abc$35683$n202
.sym 14556 $abc$35683$n200
.sym 14560 por_rst
.sym 14562 $abc$35683$n6291
.sym 14572 por_rst
.sym 14574 $abc$35683$n6290
.sym 14578 $abc$35683$n200
.sym 14579 $abc$35683$n196
.sym 14580 $abc$35683$n202
.sym 14581 $abc$35683$n198
.sym 14586 $abc$35683$n198
.sym 14588 $abc$35683$n2974
.sym 14589 clk12_$glb_clk
.sym 14591 $abc$35683$n6296
.sym 14592 $abc$35683$n6297
.sym 14593 $abc$35683$n6298
.sym 14594 $abc$35683$n6299
.sym 14595 reset_delay[11]
.sym 14596 $abc$35683$n212
.sym 14597 sys_rst
.sym 14598 $abc$35683$n218
.sym 14727 sys_rst
.sym 14860 $abc$35683$n2817
.sym 15076 array_muxed0[6]
.sym 15078 $abc$35683$n3464
.sym 15104 array_muxed1[26]
.sym 15107 slave_sel_r[2]
.sym 15108 array_muxed1[18]
.sym 15111 spram_dataout01[4]
.sym 15116 array_muxed0[14]
.sym 15125 array_muxed1[21]
.sym 15127 spram_dataout11[2]
.sym 15129 spram_dataout01[2]
.sym 15131 spram_dataout11[4]
.sym 15137 array_muxed1[18]
.sym 15138 array_muxed0[14]
.sym 15141 array_muxed0[14]
.sym 15143 array_muxed1[21]
.sym 15149 array_muxed1[26]
.sym 15150 array_muxed0[14]
.sym 15155 array_muxed0[14]
.sym 15156 array_muxed1[18]
.sym 15159 spram_dataout01[4]
.sym 15160 array_muxed0[14]
.sym 15161 spram_dataout11[4]
.sym 15162 slave_sel_r[2]
.sym 15166 array_muxed1[26]
.sym 15167 array_muxed0[14]
.sym 15171 spram_dataout11[2]
.sym 15172 array_muxed0[14]
.sym 15173 spram_dataout01[2]
.sym 15174 slave_sel_r[2]
.sym 15177 array_muxed0[14]
.sym 15179 array_muxed1[21]
.sym 15199 $abc$35683$n232
.sym 15206 spram_datain11[10]
.sym 15208 spram_datain11[2]
.sym 15211 $abc$35683$n6748
.sym 15213 spram_dataout01[4]
.sym 15225 array_muxed0[14]
.sym 15227 array_muxed0[10]
.sym 15235 spram_datain11[5]
.sym 15239 array_muxed1[26]
.sym 15244 $abc$35683$n2940
.sym 15250 spram_datain01[10]
.sym 15276 array_muxed1[29]
.sym 15282 array_muxed0[14]
.sym 15335 array_muxed0[14]
.sym 15336 array_muxed1[29]
.sym 15342 array_muxed0[14]
.sym 15343 array_muxed1[29]
.sym 15358 $abc$35683$n2833
.sym 15360 array_muxed0[9]
.sym 15364 array_muxed1[29]
.sym 15371 $abc$35683$n2945_1
.sym 15381 spiflash_bus_dat_r[24]
.sym 15470 spiflash_bus_dat_r[28]
.sym 15471 $abc$35683$n2957_1
.sym 15472 $abc$35683$n2961
.sym 15473 spiflash_bus_dat_r[29]
.sym 15474 $abc$35683$n2948
.sym 15475 spiflash_bus_dat_r[30]
.sym 15476 $abc$35683$n2952
.sym 15477 spiflash_bus_dat_r[27]
.sym 15480 $abc$35683$n2902
.sym 15493 array_muxed0[13]
.sym 15497 $abc$35683$n2939_1
.sym 15499 $abc$35683$n2964
.sym 15511 spiflash_bus_dat_r[25]
.sym 15521 slave_sel_r[1]
.sym 15522 $abc$35683$n2940
.sym 15541 spiflash_bus_dat_r[24]
.sym 15542 spiflash_bus_dat_r[26]
.sym 15545 spiflash_bus_dat_r[24]
.sym 15550 slave_sel_r[1]
.sym 15551 spiflash_bus_dat_r[26]
.sym 15570 spiflash_bus_dat_r[25]
.sym 15571 slave_sel_r[1]
.sym 15587 spiflash_bus_dat_r[25]
.sym 15590 $abc$35683$n2940
.sym 15591 clk12_$glb_clk
.sym 15592 sys_rst_$glb_sr
.sym 15593 $abc$35683$n2960
.sym 15594 $abc$35683$n2898_1
.sym 15595 array_muxed1[4]
.sym 15596 $abc$35683$n2943_1
.sym 15597 $abc$35683$n2947_1
.sym 15598 array_muxed1[27]
.sym 15599 $abc$35683$n2951_1
.sym 15600 $abc$35683$n2956
.sym 15605 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 15607 slave_sel_r[1]
.sym 15614 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 15616 picorv32.mem_rdata_latched[2]
.sym 15620 picorv32.mem_rdata_latched[5]
.sym 15621 basesoc_picorv323[4]
.sym 15622 basesoc_picorv323[2]
.sym 15626 $abc$35683$n2960
.sym 15628 $PACKER_VCC_NET
.sym 15634 $abc$35683$n2966_1
.sym 15635 $abc$35683$n2965_1
.sym 15636 $abc$35683$n2901
.sym 15642 $abc$35683$n2899_1
.sym 15645 $abc$35683$n2941
.sym 15646 $abc$35683$n2940_1
.sym 15667 $abc$35683$n2966_1
.sym 15668 $abc$35683$n2965_1
.sym 15669 $abc$35683$n2901
.sym 15670 $abc$35683$n2899_1
.sym 15709 $abc$35683$n2940_1
.sym 15710 $abc$35683$n2941
.sym 15711 $abc$35683$n2899_1
.sym 15712 $abc$35683$n2901
.sym 15716 picorv32.mem_rdata_latched[31]
.sym 15717 picorv32.mem_rdata_q[30]
.sym 15718 picorv32.mem_rdata_q[29]
.sym 15719 picorv32.mem_rdata_q[28]
.sym 15720 picorv32.mem_rdata_latched[30]
.sym 15721 picorv32.mem_rdata_latched[29]
.sym 15722 picorv32.mem_rdata_q[31]
.sym 15723 picorv32.mem_rdata_latched[26]
.sym 15726 $abc$35683$n3040
.sym 15728 $abc$35683$n2964
.sym 15730 picorv32.mem_rdata_latched[4]
.sym 15731 $abc$35683$n2943_1
.sym 15733 $abc$35683$n2956
.sym 15735 $abc$35683$n2960
.sym 15736 $abc$35683$n2983
.sym 15739 $abc$35683$n2832_1
.sym 15741 array_muxed0[2]
.sym 15742 $abc$35683$n2830
.sym 15743 basesoc_picorv328[9]
.sym 15744 picorv32.mem_rdata_latched[6]
.sym 15745 picorv32.mem_rdata_q[31]
.sym 15747 basesoc_picorv323[13]
.sym 15748 $abc$35683$n3002
.sym 15750 $abc$35683$n2864
.sym 15751 picorv32.mem_rdata_q[30]
.sym 15759 $abc$35683$n2983
.sym 15760 basesoc_picorv328[18]
.sym 15762 $abc$35683$n2900
.sym 15764 $abc$35683$n2939_1
.sym 15765 picorv32.mem_rdata_q[25]
.sym 15766 $abc$35683$n2898_1
.sym 15771 basesoc_picorv323[13]
.sym 15772 $abc$35683$n3522
.sym 15773 $abc$35683$n2833
.sym 15774 $abc$35683$n2836
.sym 15775 $abc$35683$n182
.sym 15776 $abc$35683$n184
.sym 15778 $abc$35683$n188
.sym 15781 basesoc_picorv323[4]
.sym 15782 basesoc_picorv323[2]
.sym 15783 $abc$35683$n2902
.sym 15784 basesoc_picorv328[20]
.sym 15785 basesoc_picorv328[29]
.sym 15786 $abc$35683$n188
.sym 15788 $abc$35683$n186
.sym 15790 $abc$35683$n188
.sym 15791 $abc$35683$n2900
.sym 15792 $abc$35683$n182
.sym 15793 $abc$35683$n2836
.sym 15802 $abc$35683$n2833
.sym 15803 $abc$35683$n2902
.sym 15804 $abc$35683$n186
.sym 15805 $abc$35683$n184
.sym 15808 picorv32.mem_rdata_q[25]
.sym 15809 $abc$35683$n2898_1
.sym 15810 $abc$35683$n2939_1
.sym 15814 $abc$35683$n3522
.sym 15815 basesoc_picorv328[18]
.sym 15816 basesoc_picorv323[2]
.sym 15820 basesoc_picorv323[13]
.sym 15822 basesoc_picorv328[29]
.sym 15823 $abc$35683$n3522
.sym 15826 basesoc_picorv328[20]
.sym 15827 basesoc_picorv323[4]
.sym 15828 $abc$35683$n3522
.sym 15832 $abc$35683$n184
.sym 15833 $abc$35683$n182
.sym 15834 $abc$35683$n188
.sym 15835 $abc$35683$n186
.sym 15836 $abc$35683$n2983
.sym 15837 clk12_$glb_clk
.sym 15839 $abc$35683$n3442
.sym 15840 picorv32.decoded_imm_uj[10]
.sym 15841 picorv32.decoded_imm_uj[9]
.sym 15842 picorv32.mem_rdata_latched[12]
.sym 15843 $abc$35683$n2937
.sym 15844 picorv32.instr_jal
.sym 15845 $abc$35683$n3453
.sym 15846 $abc$35683$n3515
.sym 15854 basesoc_picorv328[18]
.sym 15858 picorv32.mem_rdata_latched[31]
.sym 15860 picorv32.mem_rdata_q[13]
.sym 15862 basesoc_picorv328[14]
.sym 15863 picorv32.mem_rdata_q[29]
.sym 15864 picorv32.mem_rdata_latched[5]
.sym 15865 picorv32.mem_rdata_q[28]
.sym 15866 picorv32.instr_jal
.sym 15867 picorv32.mem_rdata_q[26]
.sym 15868 picorv32.mem_rdata_latched[4]
.sym 15869 $abc$35683$n3473_1
.sym 15870 $abc$35683$n3443
.sym 15871 picorv32.mem_rdata_q[31]
.sym 15872 $abc$35683$n3443
.sym 15873 $abc$35683$n3522
.sym 15874 picorv32.is_sb_sh_sw
.sym 15883 picorv32.mem_rdata_latched[25]
.sym 15884 $abc$35683$n2839_1
.sym 15890 picorv32.mem_rdata_latched[5]
.sym 15892 picorv32.mem_rdata_latched[2]
.sym 15895 picorv32.mem_rdata_latched[26]
.sym 15896 $abc$35683$n3442
.sym 15899 picorv32.mem_rdata_latched[12]
.sym 15900 picorv32.mem_rdata_latched[4]
.sym 15902 $abc$35683$n2830
.sym 15904 picorv32.mem_rdata_latched[6]
.sym 15914 picorv32.mem_rdata_latched[25]
.sym 15926 picorv32.mem_rdata_latched[2]
.sym 15927 $abc$35683$n3442
.sym 15932 $abc$35683$n2839_1
.sym 15934 $abc$35683$n2830
.sym 15940 picorv32.mem_rdata_latched[12]
.sym 15943 picorv32.mem_rdata_latched[6]
.sym 15944 picorv32.mem_rdata_latched[4]
.sym 15945 picorv32.mem_rdata_latched[5]
.sym 15949 picorv32.mem_rdata_latched[26]
.sym 15960 clk12_$glb_clk
.sym 15962 picorv32.instr_jalr
.sym 15963 picorv32.decoded_imm_uj[19]
.sym 15964 picorv32.instr_retirq
.sym 15965 $abc$35683$n3444
.sym 15966 picorv32.instr_auipc
.sym 15967 $abc$35683$n3139_1
.sym 15968 picorv32.instr_lui
.sym 15969 $abc$35683$n725
.sym 15970 picorv32.decoded_imm_uj[15]
.sym 15971 picorv32.instr_jal
.sym 15972 picorv32.is_sb_sh_sw
.sym 15974 $abc$35683$n2993
.sym 15976 picorv32.mem_rdata_latched[13]
.sym 15977 picorv32.mem_rdata_latched[25]
.sym 15978 $abc$35683$n3432
.sym 15979 $abc$35683$n3040
.sym 15982 $abc$35683$n3131_1
.sym 15983 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 15984 picorv32.mem_rdata_q[12]
.sym 15985 picorv32.decoded_imm_uj[9]
.sym 15988 $abc$35683$n2983
.sym 15989 picorv32.mem_rdata_q[30]
.sym 15991 picorv32.instr_lui
.sym 15992 picorv32.is_lb_lh_lw_lbu_lhu
.sym 15995 picorv32.instr_jalr
.sym 15996 $abc$35683$n3040
.sym 15997 $abc$35683$n2939_1
.sym 16003 $abc$35683$n2907_1
.sym 16004 picorv32.mem_rdata_latched[4]
.sym 16005 $abc$35683$n3441
.sym 16012 picorv32.mem_rdata_latched[4]
.sym 16015 picorv32.mem_rdata_q[31]
.sym 16016 picorv32.mem_rdata_latched[6]
.sym 16019 picorv32.is_alu_reg_imm
.sym 16021 picorv32.mem_rdata_q[30]
.sym 16022 $abc$35683$n232
.sym 16023 picorv32.mem_rdata_q[29]
.sym 16024 picorv32.mem_rdata_latched[5]
.sym 16025 $abc$35683$n3001
.sym 16027 picorv32.instr_jalr
.sym 16029 $abc$35683$n3473_1
.sym 16030 $abc$35683$n3444
.sym 16033 $abc$35683$n3446_1
.sym 16034 picorv32.is_lb_lh_lw_lbu_lhu
.sym 16036 $abc$35683$n3441
.sym 16039 $abc$35683$n3446_1
.sym 16043 $abc$35683$n3441
.sym 16045 $abc$35683$n3444
.sym 16048 picorv32.mem_rdata_q[30]
.sym 16049 picorv32.mem_rdata_q[31]
.sym 16050 picorv32.mem_rdata_q[29]
.sym 16051 $abc$35683$n3473_1
.sym 16054 picorv32.mem_rdata_latched[4]
.sym 16055 $abc$35683$n3441
.sym 16056 picorv32.mem_rdata_latched[5]
.sym 16057 picorv32.mem_rdata_latched[6]
.sym 16060 $abc$35683$n3001
.sym 16063 $abc$35683$n232
.sym 16067 picorv32.is_lb_lh_lw_lbu_lhu
.sym 16068 picorv32.instr_jalr
.sym 16069 picorv32.is_alu_reg_imm
.sym 16072 picorv32.mem_rdata_latched[4]
.sym 16074 picorv32.mem_rdata_latched[6]
.sym 16075 picorv32.mem_rdata_latched[5]
.sym 16079 $abc$35683$n2907_1
.sym 16081 $abc$35683$n3441
.sym 16082 $abc$35683$n3001_$glb_ce
.sym 16083 clk12_$glb_clk
.sym 16085 $abc$35683$n2989
.sym 16086 $abc$35683$n2988
.sym 16087 picorv32.decoded_rs1[5]
.sym 16088 $abc$35683$n2990_1
.sym 16089 picorv32.decoded_rs1[4]
.sym 16090 picorv32.decoded_rs1[2]
.sym 16091 $abc$35683$n3535
.sym 16092 picorv32.decoded_rs1[3]
.sym 16097 $abc$35683$n2920_1
.sym 16098 $abc$35683$n2907_1
.sym 16099 $abc$35683$n2864
.sym 16100 picorv32.mem_rdata_q[25]
.sym 16101 picorv32.is_alu_reg_reg
.sym 16102 $abc$35683$n3040
.sym 16103 picorv32.mem_rdata_q[15]
.sym 16104 picorv32.instr_jalr
.sym 16105 picorv32.is_sb_sh_sw
.sym 16106 picorv32.mem_rdata_q[26]
.sym 16107 $abc$35683$n2907_1
.sym 16109 picorv32.latched_rd[2]
.sym 16110 $abc$35683$n2767
.sym 16111 picorv32.latched_rd[0]
.sym 16112 basesoc_picorv323[4]
.sym 16113 picorv32.latched_rd[5]
.sym 16114 picorv32.mem_rdata_q[13]
.sym 16116 $PACKER_VCC_NET
.sym 16117 picorv32.latched_rd[0]
.sym 16118 basesoc_picorv323[2]
.sym 16119 $abc$35683$n725
.sym 16120 picorv32.is_lb_lh_lw_lbu_lhu
.sym 16126 $abc$35683$n3465
.sym 16128 $abc$35683$n3472
.sym 16129 picorv32.mem_rdata_q[27]
.sym 16130 picorv32.mem_rdata_q[26]
.sym 16131 $abc$35683$n3471_1
.sym 16132 picorv32.instr_maskirq
.sym 16134 picorv32.mem_rdata_q[25]
.sym 16135 picorv32.mem_rdata_q[29]
.sym 16136 picorv32.instr_retirq
.sym 16137 picorv32.mem_rdata_q[28]
.sym 16142 $abc$35683$n3465
.sym 16143 picorv32.mem_rdata_q[31]
.sym 16144 picorv32.instr_setq
.sym 16145 picorv32.instr_getq
.sym 16149 picorv32.mem_rdata_q[30]
.sym 16159 picorv32.mem_rdata_q[28]
.sym 16160 picorv32.mem_rdata_q[25]
.sym 16161 picorv32.mem_rdata_q[26]
.sym 16162 picorv32.mem_rdata_q[27]
.sym 16165 picorv32.mem_rdata_q[30]
.sym 16166 $abc$35683$n3465
.sym 16167 picorv32.mem_rdata_q[31]
.sym 16168 picorv32.mem_rdata_q[29]
.sym 16171 picorv32.mem_rdata_q[26]
.sym 16172 $abc$35683$n3471_1
.sym 16173 picorv32.mem_rdata_q[28]
.sym 16174 picorv32.mem_rdata_q[27]
.sym 16178 $abc$35683$n3472
.sym 16180 $abc$35683$n3465
.sym 16183 $abc$35683$n3465
.sym 16184 picorv32.mem_rdata_q[31]
.sym 16185 picorv32.mem_rdata_q[29]
.sym 16186 picorv32.mem_rdata_q[30]
.sym 16189 picorv32.mem_rdata_q[25]
.sym 16190 $abc$35683$n3472
.sym 16195 picorv32.mem_rdata_q[28]
.sym 16196 $abc$35683$n3471_1
.sym 16197 picorv32.mem_rdata_q[26]
.sym 16198 picorv32.mem_rdata_q[27]
.sym 16201 picorv32.instr_getq
.sym 16202 picorv32.instr_maskirq
.sym 16203 picorv32.instr_retirq
.sym 16204 picorv32.instr_setq
.sym 16205 $abc$35683$n3003_$glb_ce
.sym 16206 clk12_$glb_clk
.sym 16208 picorv32.decoded_rs1[1]
.sym 16209 $abc$35683$n2983_1
.sym 16210 picorv32.decoded_rs1[0]
.sym 16211 picorv32.decoded_rs2[3]
.sym 16212 picorv32.decoded_rs2[1]
.sym 16213 $abc$35683$n255
.sym 16214 picorv32.decoded_rs2[0]
.sym 16215 $abc$35683$n2893
.sym 16216 array_muxed0[6]
.sym 16220 $abc$35683$n3071
.sym 16222 basesoc_ctrl_storage[16]
.sym 16223 $abc$35683$n2990_1
.sym 16224 picorv32.mem_rdata_q[25]
.sym 16227 picorv32.latched_rd[5]
.sym 16230 $abc$35683$n3946
.sym 16232 basesoc_picorv328[22]
.sym 16233 basesoc_picorv323[3]
.sym 16234 basesoc_picorv323[13]
.sym 16235 basesoc_picorv328[9]
.sym 16236 basesoc_picorv323[1]
.sym 16239 picorv32.decoded_imm[22]
.sym 16240 picorv32.mem_rdata_q[14]
.sym 16241 picorv32.instr_maskirq
.sym 16243 $abc$35683$n2882
.sym 16249 basesoc_picorv323[3]
.sym 16252 $abc$35683$n3522
.sym 16254 basesoc_picorv323[1]
.sym 16255 basesoc_picorv328[17]
.sym 16257 basesoc_picorv323[6]
.sym 16258 basesoc_picorv328[22]
.sym 16260 $abc$35683$n2983
.sym 16275 basesoc_picorv328[19]
.sym 16288 basesoc_picorv323[6]
.sym 16289 basesoc_picorv328[22]
.sym 16290 $abc$35683$n3522
.sym 16300 $abc$35683$n3522
.sym 16302 basesoc_picorv323[1]
.sym 16303 basesoc_picorv328[17]
.sym 16318 basesoc_picorv323[3]
.sym 16319 basesoc_picorv328[19]
.sym 16321 $abc$35683$n3522
.sym 16328 $abc$35683$n2983
.sym 16329 clk12_$glb_clk
.sym 16331 $abc$35683$n3415_1
.sym 16332 $abc$35683$n3406_1
.sym 16333 $abc$35683$n3786
.sym 16334 $abc$35683$n3424_1
.sym 16335 $abc$35683$n3569_1
.sym 16336 $abc$35683$n3209
.sym 16337 $abc$35683$n3570_1
.sym 16338 basesoc_picorv323[13]
.sym 16339 sys_rst
.sym 16341 $abc$35683$n3464
.sym 16342 sys_rst
.sym 16343 $abc$35683$n3001
.sym 16344 picorv32.decoded_rs2[0]
.sym 16346 basesoc_uart_phy_rx_reg[5]
.sym 16347 $abc$35683$n3782
.sym 16350 picorv32.decoded_imm[19]
.sym 16351 picorv32.latched_rd[2]
.sym 16354 picorv32.latched_rd[4]
.sym 16355 picorv32.is_sb_sh_sw
.sym 16356 $abc$35683$n3569_1
.sym 16357 picorv32.decoded_rs2[3]
.sym 16358 $abc$35683$n3522
.sym 16359 picorv32.decoded_rs2[1]
.sym 16360 $PACKER_VCC_NET
.sym 16361 basesoc_picorv328[19]
.sym 16362 basesoc_picorv323[5]
.sym 16363 $abc$35683$n4258_1
.sym 16364 picorv32.mem_rdata_q[13]
.sym 16365 basesoc_picorv327[19]
.sym 16387 picorv32.decoded_rs2[5]
.sym 16401 $abc$35683$n3001
.sym 16450 picorv32.decoded_rs2[5]
.sym 16452 clk12_$glb_clk
.sym 16453 $abc$35683$n3001
.sym 16454 picorv32.decoded_rs2[4]
.sym 16455 $abc$35683$n3174
.sym 16456 $abc$35683$n4359
.sym 16457 $abc$35683$n4358
.sym 16458 picorv32.decoded_rs2[2]
.sym 16459 $abc$35683$n3578_1
.sym 16460 $abc$35683$n3173
.sym 16461 $abc$35683$n5678
.sym 16462 $abc$35683$n3821
.sym 16465 basesoc_picorv327[17]
.sym 16466 basesoc_picorv323[6]
.sym 16468 $abc$35683$n3574
.sym 16470 $abc$35683$n3582_1
.sym 16471 picorv32.cpu_state[2]
.sym 16473 picorv32.cpuregs_wrdata[10]
.sym 16474 picorv32.alu_out_q[19]
.sym 16475 picorv32.cpuregs_wrdata[11]
.sym 16477 $abc$35683$n3786
.sym 16478 basesoc_picorv327[13]
.sym 16479 picorv32.decoded_imm[28]
.sym 16480 $abc$35683$n3040
.sym 16481 basesoc_picorv327[5]
.sym 16482 basesoc_picorv328[13]
.sym 16483 basesoc_picorv328[21]
.sym 16484 picorv32.is_lb_lh_lw_lbu_lhu
.sym 16485 $abc$35683$n4260
.sym 16486 $abc$35683$n2983
.sym 16487 picorv32.instr_jalr
.sym 16489 basesoc_picorv327[13]
.sym 16497 $abc$35683$n2983
.sym 16502 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 16507 basesoc_picorv328[21]
.sym 16508 $abc$35683$n3572_1
.sym 16510 basesoc_picorv323[7]
.sym 16512 picorv32.cpu_state[3]
.sym 16517 picorv32.decoded_rs2[3]
.sym 16518 $abc$35683$n3522
.sym 16519 picorv32.decoded_rs2[1]
.sym 16521 $abc$35683$n3576_1
.sym 16522 basesoc_picorv323[5]
.sym 16523 basesoc_picorv328[23]
.sym 16525 picorv32.is_slli_srli_srai
.sym 16534 picorv32.is_slli_srli_srai
.sym 16536 picorv32.decoded_rs2[1]
.sym 16537 $abc$35683$n3572_1
.sym 16546 basesoc_picorv328[21]
.sym 16547 basesoc_picorv323[5]
.sym 16548 $abc$35683$n3522
.sym 16552 basesoc_picorv323[7]
.sym 16553 $abc$35683$n3522
.sym 16555 basesoc_picorv328[23]
.sym 16558 picorv32.cpu_state[3]
.sym 16560 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 16570 $abc$35683$n3576_1
.sym 16572 picorv32.is_slli_srli_srai
.sym 16573 picorv32.decoded_rs2[3]
.sym 16574 $abc$35683$n2983
.sym 16575 clk12_$glb_clk
.sym 16577 $abc$35683$n4424_1
.sym 16578 picorv32.alu_out_q[1]
.sym 16579 picorv32.alu_out_q[13]
.sym 16580 $abc$35683$n4423
.sym 16581 picorv32.alu_out_q[5]
.sym 16582 $abc$35683$n4298_1
.sym 16583 $abc$35683$n4297_1
.sym 16584 $abc$35683$n3781
.sym 16585 picorv32.cpuregs_wrdata[3]
.sym 16589 $abc$35683$n3023
.sym 16590 $abc$35683$n231
.sym 16591 $abc$35683$n3572_1
.sym 16592 basesoc_picorv327[7]
.sym 16594 $abc$35683$n6560
.sym 16595 $abc$35683$n4374_1
.sym 16596 $abc$35683$n3572_1
.sym 16597 picorv32.latched_rd[1]
.sym 16598 picorv32.cpu_state[4]
.sym 16600 picorv32.cpu_state[3]
.sym 16601 picorv32.is_lb_lh_lw_lbu_lhu
.sym 16603 $abc$35683$n2767
.sym 16604 $abc$35683$n725
.sym 16605 basesoc_picorv323[2]
.sym 16606 picorv32.mem_rdata_q[13]
.sym 16607 $abc$35683$n3578_1
.sym 16608 $abc$35683$n3781
.sym 16609 $abc$35683$n4265_1
.sym 16610 $abc$35683$n4406_1
.sym 16611 basesoc_picorv323[4]
.sym 16612 picorv32.alu_out_q[1]
.sym 16618 $abc$35683$n2833
.sym 16621 $abc$35683$n4259_1
.sym 16622 $abc$35683$n4260
.sym 16623 $abc$35683$n2834
.sym 16626 picorv32.decoded_rs2[4]
.sym 16628 picorv32.decoded_rs2[0]
.sym 16630 picorv32.decoded_rs2[2]
.sym 16631 $abc$35683$n3578_1
.sym 16633 basesoc_picorv328[19]
.sym 16634 $abc$35683$n4457
.sym 16636 $abc$35683$n4456_1
.sym 16637 basesoc_picorv327[19]
.sym 16641 $abc$35683$n2835
.sym 16642 $abc$35683$n4458_1
.sym 16644 $abc$35683$n3574
.sym 16645 picorv32.is_slli_srli_srai
.sym 16647 $abc$35683$n3568
.sym 16651 $abc$35683$n4260
.sym 16652 basesoc_picorv327[19]
.sym 16653 basesoc_picorv328[19]
.sym 16654 $abc$35683$n4259_1
.sym 16663 $abc$35683$n3568
.sym 16664 picorv32.decoded_rs2[0]
.sym 16665 picorv32.is_slli_srli_srai
.sym 16669 $abc$35683$n2835
.sym 16670 $abc$35683$n2833
.sym 16671 $abc$35683$n2834
.sym 16675 picorv32.is_slli_srli_srai
.sym 16677 $abc$35683$n3578_1
.sym 16678 picorv32.decoded_rs2[4]
.sym 16688 $abc$35683$n3574
.sym 16689 picorv32.is_slli_srli_srai
.sym 16690 picorv32.decoded_rs2[2]
.sym 16693 $abc$35683$n4458_1
.sym 16694 $abc$35683$n4456_1
.sym 16696 $abc$35683$n4457
.sym 16698 clk12_$glb_clk
.sym 16700 $abc$35683$n4458_1
.sym 16701 $abc$35683$n4410_1
.sym 16702 $abc$35683$n5643
.sym 16703 $abc$35683$n3830
.sym 16704 $abc$35683$n4425
.sym 16705 $abc$35683$n3848
.sym 16706 $abc$35683$n4409
.sym 16707 picorv32.alu_out_q[11]
.sym 16708 $abc$35683$n232
.sym 16712 basesoc_picorv328[13]
.sym 16714 sys_rst
.sym 16716 basesoc_picorv327[1]
.sym 16717 basesoc_picorv328[20]
.sym 16718 $abc$35683$n4258_1
.sym 16720 $PACKER_VCC_NET
.sym 16722 basesoc_picorv328[20]
.sym 16723 picorv32.cpuregs_wrdata[29]
.sym 16724 basesoc_picorv328[15]
.sym 16725 picorv32.mem_rdata_q[14]
.sym 16726 $abc$35683$n4420_1
.sym 16727 picorv32.decoded_imm[22]
.sym 16728 picorv32.mem_rdata_q[14]
.sym 16730 basesoc_picorv328[23]
.sym 16731 $abc$35683$n2882
.sym 16732 basesoc_picorv323[1]
.sym 16733 $abc$35683$n5661
.sym 16734 picorv32.instr_maskirq
.sym 16735 basesoc_picorv328[22]
.sym 16742 count[1]
.sym 16743 $abc$35683$n5701
.sym 16744 $abc$35683$n2829_1
.sym 16745 count[4]
.sym 16748 count[3]
.sym 16751 count[5]
.sym 16752 count[2]
.sym 16757 $abc$35683$n5703
.sym 16758 count[15]
.sym 16759 count[12]
.sym 16760 count[8]
.sym 16761 count[11]
.sym 16763 count[7]
.sym 16765 count[13]
.sym 16767 $abc$35683$n5705
.sym 16768 $PACKER_VCC_NET
.sym 16769 $abc$35683$n5699
.sym 16772 count[10]
.sym 16774 count[12]
.sym 16775 count[13]
.sym 16776 count[11]
.sym 16777 count[15]
.sym 16780 count[8]
.sym 16781 count[4]
.sym 16782 count[1]
.sym 16783 count[7]
.sym 16787 $abc$35683$n2829_1
.sym 16789 $abc$35683$n5705
.sym 16792 $abc$35683$n5699
.sym 16794 $abc$35683$n2829_1
.sym 16798 $abc$35683$n5703
.sym 16799 $abc$35683$n2829_1
.sym 16804 count[8]
.sym 16805 count[10]
.sym 16806 count[5]
.sym 16807 count[7]
.sym 16810 count[10]
.sym 16811 count[3]
.sym 16812 count[2]
.sym 16813 count[5]
.sym 16816 $abc$35683$n2829_1
.sym 16819 $abc$35683$n5701
.sym 16820 $PACKER_VCC_NET
.sym 16821 clk12_$glb_clk
.sym 16822 sys_rst_$glb_sr
.sym 16823 $abc$35683$n3604
.sym 16824 picorv32.alu_out_q[21]
.sym 16825 $abc$35683$n5639
.sym 16826 $abc$35683$n3616
.sym 16827 $abc$35683$n3626
.sym 16828 $abc$35683$n3628
.sym 16829 $abc$35683$n6709
.sym 16830 $abc$35683$n3614
.sym 16831 picorv32.cpuregs_wrdata[22]
.sym 16832 $abc$35683$n4772
.sym 16836 $abc$35683$n5646
.sym 16837 $abc$35683$n3630
.sym 16838 $abc$35683$n3830
.sym 16839 picorv32.cpuregs_wrdata[29]
.sym 16840 picorv32.alu_out_q[11]
.sym 16842 basesoc_picorv323[0]
.sym 16843 picorv32.mem_do_prefetch
.sym 16845 $abc$35683$n4259_1
.sym 16847 picorv32.is_sb_sh_sw
.sym 16848 $abc$35683$n4258_1
.sym 16849 basesoc_picorv328[29]
.sym 16850 $abc$35683$n3023
.sym 16851 $abc$35683$n232
.sym 16852 picorv32.instr_sub
.sym 16853 basesoc_picorv328[19]
.sym 16854 $abc$35683$n3614
.sym 16855 $abc$35683$n4258_1
.sym 16856 basesoc_picorv327[19]
.sym 16857 picorv32.mem_rdata_q[13]
.sym 16858 $abc$35683$n2897_1
.sym 16864 $abc$35683$n4258_1
.sym 16870 $abc$35683$n4468
.sym 16875 $abc$35683$n2767
.sym 16877 $abc$35683$n4259_1
.sym 16878 basesoc_uart_phy_rx_reg[1]
.sym 16883 basesoc_picorv327[21]
.sym 16884 $abc$35683$n4260
.sym 16885 basesoc_picorv328[22]
.sym 16888 basesoc_picorv328[21]
.sym 16890 basesoc_picorv328[20]
.sym 16897 $abc$35683$n4468
.sym 16898 basesoc_picorv327[21]
.sym 16899 $abc$35683$n4258_1
.sym 16900 basesoc_picorv328[21]
.sym 16905 basesoc_picorv328[22]
.sym 16912 basesoc_picorv328[20]
.sym 16917 basesoc_uart_phy_rx_reg[1]
.sym 16933 $abc$35683$n4259_1
.sym 16934 basesoc_picorv328[21]
.sym 16935 $abc$35683$n4260
.sym 16936 basesoc_picorv327[21]
.sym 16943 $abc$35683$n2767
.sym 16944 clk12_$glb_clk
.sym 16945 sys_rst_$glb_sr
.sym 16946 $abc$35683$n5438
.sym 16947 basesoc_picorv328[23]
.sym 16948 $abc$35683$n4437
.sym 16949 $abc$35683$n3608
.sym 16950 $abc$35683$n4439
.sym 16951 basesoc_picorv328[22]
.sym 16952 $abc$35683$n4438_1
.sym 16953 basesoc_picorv328[29]
.sym 16954 picorv32.cpuregs_wrdata[0]
.sym 16959 $abc$35683$n3847
.sym 16960 $abc$35683$n3051
.sym 16961 picorv32.cpu_state[4]
.sym 16962 $abc$35683$n6715
.sym 16963 $abc$35683$n3829
.sym 16964 $abc$35683$n6711
.sym 16965 $abc$35683$n4259_1
.sym 16968 picorv32.cpuregs_wrdata[26]
.sym 16970 basesoc_picorv327[13]
.sym 16971 picorv32.cpu_state[3]
.sym 16972 $abc$35683$n4260
.sym 16973 $abc$35683$n3051
.sym 16974 basesoc_picorv328[21]
.sym 16975 picorv32.instr_jalr
.sym 16976 picorv32.is_lb_lh_lw_lbu_lhu
.sym 16977 $abc$35683$n3040
.sym 16979 picorv32.decoded_imm[28]
.sym 16980 basesoc_picorv327[5]
.sym 16981 picorv32.alu_out_q[15]
.sym 16989 $abc$35683$n2758
.sym 16994 $abc$35683$n3041
.sym 16998 basesoc_uart_phy_rx_reg[0]
.sym 17003 picorv32.mem_do_prefetch
.sym 17005 $abc$35683$n3040
.sym 17011 $abc$35683$n232
.sym 17016 basesoc_uart_phy_rx_reg[5]
.sym 17018 $abc$35683$n2897_1
.sym 17020 picorv32.mem_do_prefetch
.sym 17021 $abc$35683$n232
.sym 17022 $abc$35683$n2897_1
.sym 17046 basesoc_uart_phy_rx_reg[5]
.sym 17053 basesoc_uart_phy_rx_reg[0]
.sym 17062 $abc$35683$n3041
.sym 17063 $abc$35683$n2897_1
.sym 17064 $abc$35683$n232
.sym 17065 $abc$35683$n3040
.sym 17066 $abc$35683$n2758
.sym 17067 clk12_$glb_clk
.sym 17068 sys_rst_$glb_sr
.sym 17069 $abc$35683$n4476
.sym 17070 picorv32.alu_out_q[23]
.sym 17071 $abc$35683$n3165
.sym 17072 $abc$35683$n4477
.sym 17073 picorv32.alu_out_q[17]
.sym 17074 $abc$35683$n5637
.sym 17075 picorv32.alu_out_q[27]
.sym 17076 $abc$35683$n3081
.sym 17081 picorv32.cpuregs_wrdata[17]
.sym 17083 basesoc_uart_phy_source_payload_data[0]
.sym 17085 $abc$35683$n4808
.sym 17086 basesoc_picorv328[29]
.sym 17088 picorv32.instr_sub
.sym 17089 picorv32.instr_maskirq
.sym 17090 picorv32.cpu_state[4]
.sym 17091 basesoc_uart_phy_source_payload_data[5]
.sym 17092 $abc$35683$n4259_1
.sym 17093 $abc$35683$n4265_1
.sym 17094 $abc$35683$n4495
.sym 17095 $abc$35683$n3608
.sym 17097 picorv32.cpu_state[3]
.sym 17098 picorv32.is_lb_lh_lw_lbu_lhu
.sym 17099 picorv32.mem_rdata_q[13]
.sym 17101 basesoc_picorv323[4]
.sym 17102 $abc$35683$n4406_1
.sym 17103 basesoc_picorv323[2]
.sym 17104 $abc$35683$n725
.sym 17110 $abc$35683$n4258_1
.sym 17112 $abc$35683$n4437
.sym 17114 $abc$35683$n4260
.sym 17115 picorv32.cpu_state[5]
.sym 17116 picorv32.cpu_state[3]
.sym 17117 $abc$35683$n3047
.sym 17118 $abc$35683$n3058
.sym 17119 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 17120 $abc$35683$n3023
.sym 17121 picorv32.mem_do_prefetch
.sym 17122 $abc$35683$n3054
.sym 17123 picorv32.cpu_state[5]
.sym 17124 picorv32.cpu_state[3]
.sym 17126 picorv32.cpu_state[6]
.sym 17130 basesoc_picorv327[17]
.sym 17131 $abc$35683$n4259_1
.sym 17132 $abc$35683$n3050
.sym 17133 $abc$35683$n3081
.sym 17134 basesoc_picorv328[17]
.sym 17136 $abc$35683$n4449
.sym 17138 $abc$35683$n4434_1
.sym 17139 picorv32.is_sb_sh_sw
.sym 17141 $abc$35683$n4256_1
.sym 17143 picorv32.cpu_state[6]
.sym 17144 $abc$35683$n3081
.sym 17145 $abc$35683$n3050
.sym 17146 $abc$35683$n3058
.sym 17149 $abc$35683$n4449
.sym 17150 $abc$35683$n4258_1
.sym 17151 basesoc_picorv328[17]
.sym 17152 basesoc_picorv327[17]
.sym 17155 basesoc_picorv327[17]
.sym 17156 $abc$35683$n4259_1
.sym 17157 $abc$35683$n4260
.sym 17158 basesoc_picorv328[17]
.sym 17162 $abc$35683$n4437
.sym 17163 $abc$35683$n4434_1
.sym 17164 $abc$35683$n4256_1
.sym 17173 $abc$35683$n3054
.sym 17174 picorv32.is_sb_sh_sw
.sym 17175 $abc$35683$n3058
.sym 17176 picorv32.cpu_state[5]
.sym 17179 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 17180 $abc$35683$n3023
.sym 17181 picorv32.cpu_state[3]
.sym 17182 $abc$35683$n3047
.sym 17185 picorv32.cpu_state[5]
.sym 17186 picorv32.cpu_state[6]
.sym 17187 picorv32.cpu_state[3]
.sym 17188 picorv32.mem_do_prefetch
.sym 17190 clk12_$glb_clk
.sym 17192 basesoc_picorv328[17]
.sym 17193 $abc$35683$n4496_1
.sym 17194 $abc$35683$n4506_1
.sym 17195 $abc$35683$n4505_1
.sym 17196 basesoc_picorv328[28]
.sym 17197 $abc$35683$n4447
.sym 17198 $abc$35683$n4497_1
.sym 17199 basesoc_picorv328[19]
.sym 17205 $PACKER_VCC_NET
.sym 17206 picorv32.cpu_state[5]
.sym 17208 basesoc_picorv327[22]
.sym 17209 $abc$35683$n3081
.sym 17210 $abc$35683$n3159_1
.sym 17212 $abc$35683$n4820
.sym 17214 $abc$35683$n4258_1
.sym 17215 basesoc_picorv327[9]
.sym 17216 picorv32.instr_sub
.sym 17217 picorv32.mem_rdata_q[14]
.sym 17218 $abc$35683$n4378_1
.sym 17219 $abc$35683$n2882
.sym 17220 basesoc_picorv327[27]
.sym 17222 $abc$35683$n4420_1
.sym 17223 picorv32.cpu_state[5]
.sym 17225 picorv32.mem_rdata_q[14]
.sym 17226 $abc$35683$n3081
.sym 17227 $abc$35683$n4256_1
.sym 17233 picorv32.mem_do_prefetch
.sym 17235 picorv32.is_alu_reg_imm
.sym 17236 picorv32.mem_do_rinst
.sym 17237 picorv32.cpu_state[2]
.sym 17238 $abc$35683$n3051
.sym 17239 $abc$35683$n3048
.sym 17240 $abc$35683$n3081
.sym 17241 picorv32.mem_rdata_q[12]
.sym 17242 picorv32.cpu_state[4]
.sym 17243 $abc$35683$n3049
.sym 17244 $abc$35683$n3050
.sym 17245 picorv32.instr_jalr
.sym 17246 $abc$35683$n3051
.sym 17248 picorv32.mem_rdata_q[13]
.sym 17251 picorv32.is_sb_sh_sw
.sym 17254 $abc$35683$n3038
.sym 17255 picorv32.is_sll_srl_sra
.sym 17257 $abc$35683$n3654
.sym 17259 $abc$35683$n3638
.sym 17260 $abc$35683$n5443
.sym 17263 $abc$35683$n5442
.sym 17266 picorv32.mem_do_prefetch
.sym 17267 picorv32.mem_do_rinst
.sym 17268 picorv32.cpu_state[4]
.sym 17269 $abc$35683$n3038
.sym 17272 $abc$35683$n3638
.sym 17273 $abc$35683$n5443
.sym 17274 $abc$35683$n3654
.sym 17275 picorv32.cpu_state[2]
.sym 17278 $abc$35683$n3050
.sym 17279 $abc$35683$n3051
.sym 17280 picorv32.mem_do_prefetch
.sym 17284 $abc$35683$n5442
.sym 17285 picorv32.is_sb_sh_sw
.sym 17286 $abc$35683$n3049
.sym 17287 $abc$35683$n3051
.sym 17290 $abc$35683$n3051
.sym 17291 $abc$35683$n3049
.sym 17292 $abc$35683$n3050
.sym 17293 $abc$35683$n3081
.sym 17296 picorv32.instr_jalr
.sym 17297 picorv32.mem_rdata_q[13]
.sym 17298 picorv32.mem_rdata_q[12]
.sym 17299 picorv32.is_alu_reg_imm
.sym 17302 picorv32.is_sll_srl_sra
.sym 17303 $abc$35683$n3049
.sym 17304 picorv32.mem_do_prefetch
.sym 17305 picorv32.mem_do_rinst
.sym 17308 $abc$35683$n3081
.sym 17309 $abc$35683$n3050
.sym 17310 $abc$35683$n3051
.sym 17311 $abc$35683$n3048
.sym 17312 $abc$35683$n3003_$glb_ce
.sym 17313 clk12_$glb_clk
.sym 17317 $abc$35683$n2888
.sym 17321 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 17327 $abc$35683$n4259_1
.sym 17328 picorv32.cpu_state[3]
.sym 17330 $abc$35683$n4505_1
.sym 17331 $abc$35683$n5444
.sym 17332 basesoc_picorv328[19]
.sym 17334 basesoc_picorv328[17]
.sym 17335 picorv32.decoded_imm[19]
.sym 17337 basesoc_uart_rx_fifo_consume[1]
.sym 17338 $abc$35683$n4320
.sym 17339 picorv32.is_sb_sh_sw
.sym 17340 basesoc_picorv327[19]
.sym 17342 picorv32.mem_rdata_q[13]
.sym 17343 $abc$35683$n3004
.sym 17344 picorv32.instr_sub
.sym 17346 basesoc_picorv323[2]
.sym 17347 $abc$35683$n4258_1
.sym 17348 $abc$35683$n232
.sym 17349 basesoc_picorv328[19]
.sym 17350 $abc$35683$n4259_1
.sym 17357 $abc$35683$n3056_1
.sym 17359 $abc$35683$n232
.sym 17360 $abc$35683$n3054
.sym 17361 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 17365 picorv32.cpu_state[2]
.sym 17367 $abc$35683$n2881
.sym 17368 picorv32.is_lb_lh_lw_lbu_lhu
.sym 17369 picorv32.is_slli_srli_srai
.sym 17370 picorv32.is_sll_srl_sra
.sym 17371 $abc$35683$n3055
.sym 17374 $abc$35683$n725
.sym 17376 picorv32.is_lui_auipc_jal
.sym 17379 $abc$35683$n2882
.sym 17381 picorv32.is_sb_sh_sw
.sym 17382 $abc$35683$n3049
.sym 17386 $abc$35683$n2877_1
.sym 17387 $abc$35683$n2879_1
.sym 17389 $abc$35683$n2881
.sym 17391 $abc$35683$n2879_1
.sym 17392 $abc$35683$n2882
.sym 17395 picorv32.is_sll_srl_sra
.sym 17396 $abc$35683$n3054
.sym 17398 $abc$35683$n3055
.sym 17401 picorv32.is_slli_srli_srai
.sym 17402 $abc$35683$n2882
.sym 17404 $abc$35683$n2877_1
.sym 17407 $abc$35683$n2877_1
.sym 17409 picorv32.is_lb_lh_lw_lbu_lhu
.sym 17413 $abc$35683$n725
.sym 17421 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 17422 picorv32.is_lui_auipc_jal
.sym 17425 picorv32.is_sb_sh_sw
.sym 17426 picorv32.is_sll_srl_sra
.sym 17428 $abc$35683$n3049
.sym 17431 $abc$35683$n232
.sym 17432 picorv32.cpu_state[2]
.sym 17433 $abc$35683$n3056_1
.sym 17434 picorv32.is_slli_srli_srai
.sym 17436 clk12_$glb_clk
.sym 17438 $abc$35683$n3004
.sym 17439 $abc$35683$n4466
.sym 17440 picorv32.is_compare
.sym 17442 $abc$35683$n4257
.sym 17443 $abc$35683$n4256_1
.sym 17444 $abc$35683$n2877_1
.sym 17446 picorv32.is_lui_auipc_jal
.sym 17450 basesoc_picorv328[24]
.sym 17451 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 17452 $abc$35683$n3051
.sym 17454 picorv32.cpu_state[4]
.sym 17455 basesoc_picorv328[18]
.sym 17456 $abc$35683$n4260
.sym 17457 $abc$35683$n4259_1
.sym 17460 picorv32.is_lui_auipc_jal
.sym 17461 $abc$35683$n3056_1
.sym 17462 $abc$35683$n3003
.sym 17463 $abc$35683$n4260
.sym 17464 picorv32.cpu_state[3]
.sym 17465 basesoc_picorv323[4]
.sym 17466 basesoc_picorv327[13]
.sym 17467 picorv32.is_lui_auipc_jal
.sym 17468 picorv32.is_lb_lh_lw_lbu_lhu
.sym 17469 $abc$35683$n3051
.sym 17471 basesoc_picorv327[5]
.sym 17472 $abc$35683$n4436_1
.sym 17473 basesoc_picorv323[2]
.sym 17479 picorv32.instr_sub
.sym 17481 $abc$35683$n3004
.sym 17485 picorv32.is_alu_reg_reg
.sym 17486 picorv32.instr_add
.sym 17487 picorv32.mem_rdata_q[14]
.sym 17489 $abc$35683$n3478
.sym 17490 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 17491 $abc$35683$n3488
.sym 17492 $abc$35683$n3463
.sym 17494 picorv32.mem_rdata_q[12]
.sym 17495 picorv32.mem_rdata_q[14]
.sym 17497 picorv32.is_alu_reg_imm
.sym 17498 picorv32.mem_rdata_q[13]
.sym 17502 picorv32.mem_rdata_q[13]
.sym 17505 picorv32.instr_addi
.sym 17508 $abc$35683$n3464
.sym 17509 $abc$35683$n3466
.sym 17514 $abc$35683$n3464
.sym 17515 $abc$35683$n3488
.sym 17518 picorv32.mem_rdata_q[14]
.sym 17519 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 17520 picorv32.mem_rdata_q[13]
.sym 17521 picorv32.mem_rdata_q[12]
.sym 17524 picorv32.is_alu_reg_imm
.sym 17525 picorv32.mem_rdata_q[13]
.sym 17526 picorv32.mem_rdata_q[12]
.sym 17527 picorv32.mem_rdata_q[14]
.sym 17530 picorv32.instr_add
.sym 17531 picorv32.instr_sub
.sym 17532 picorv32.instr_addi
.sym 17536 picorv32.is_alu_reg_reg
.sym 17537 picorv32.mem_rdata_q[13]
.sym 17538 picorv32.mem_rdata_q[12]
.sym 17539 picorv32.mem_rdata_q[14]
.sym 17544 $abc$35683$n3466
.sym 17545 $abc$35683$n3464
.sym 17548 picorv32.is_alu_reg_reg
.sym 17550 $abc$35683$n3463
.sym 17554 $abc$35683$n3478
.sym 17555 picorv32.mem_rdata_q[12]
.sym 17556 picorv32.mem_rdata_q[13]
.sym 17557 picorv32.mem_rdata_q[14]
.sym 17558 $abc$35683$n3004
.sym 17559 clk12_$glb_clk
.sym 17560 $abc$35683$n232_$glb_sr
.sym 17561 picorv32.instr_beq
.sym 17562 $abc$35683$n2885_1
.sym 17563 picorv32.instr_bge
.sym 17564 $abc$35683$n2890_1
.sym 17565 picorv32.instr_bgeu
.sym 17566 $abc$35683$n4420_1
.sym 17567 picorv32.instr_bne
.sym 17568 $abc$35683$n2883
.sym 17573 $abc$35683$n3036
.sym 17574 picorv32.cpu_state[4]
.sym 17575 $abc$35683$n3880
.sym 17576 $abc$35683$n3038
.sym 17577 $abc$35683$n4260
.sym 17578 picorv32.cpu_state[3]
.sym 17580 $abc$35683$n3004
.sym 17582 $abc$35683$n3148
.sym 17583 $abc$35683$n4259_1
.sym 17584 $abc$35683$n4260
.sym 17585 $abc$35683$n4265_1
.sym 17586 picorv32.is_lb_lh_lw_lbu_lhu
.sym 17587 picorv32.instr_lh
.sym 17588 basesoc_picorv323[2]
.sym 17589 $abc$35683$n4406_1
.sym 17590 $abc$35683$n4495
.sym 17591 $abc$35683$n4256_1
.sym 17596 picorv32.mem_rdata_q[13]
.sym 17602 picorv32.is_alu_reg_imm
.sym 17603 picorv32.instr_srai
.sym 17604 picorv32.mem_rdata_q[12]
.sym 17605 picorv32.instr_ori
.sym 17608 picorv32.instr_sra
.sym 17609 picorv32.instr_srli
.sym 17610 picorv32.instr_and
.sym 17611 picorv32.instr_andi
.sym 17612 picorv32.mem_rdata_q[13]
.sym 17613 $abc$35683$n3466
.sym 17615 picorv32.instr_xor
.sym 17616 picorv32.mem_rdata_q[14]
.sym 17617 picorv32.instr_or
.sym 17620 $abc$35683$n3478
.sym 17621 $abc$35683$n2890_1
.sym 17622 $abc$35683$n2891_1
.sym 17626 picorv32.instr_srl
.sym 17629 $abc$35683$n3004
.sym 17631 picorv32.instr_xori
.sym 17635 $abc$35683$n3478
.sym 17637 $abc$35683$n3466
.sym 17641 $abc$35683$n2890_1
.sym 17642 $abc$35683$n2891_1
.sym 17643 picorv32.instr_srai
.sym 17644 picorv32.instr_sra
.sym 17647 picorv32.instr_andi
.sym 17648 picorv32.instr_ori
.sym 17649 picorv32.instr_xori
.sym 17650 picorv32.instr_srli
.sym 17653 picorv32.mem_rdata_q[13]
.sym 17654 picorv32.is_alu_reg_imm
.sym 17655 picorv32.mem_rdata_q[14]
.sym 17656 picorv32.mem_rdata_q[12]
.sym 17659 picorv32.instr_xor
.sym 17661 picorv32.instr_xori
.sym 17665 picorv32.mem_rdata_q[13]
.sym 17666 picorv32.is_alu_reg_imm
.sym 17667 picorv32.mem_rdata_q[14]
.sym 17668 picorv32.mem_rdata_q[12]
.sym 17671 picorv32.instr_or
.sym 17674 picorv32.instr_ori
.sym 17677 picorv32.instr_srl
.sym 17678 picorv32.instr_or
.sym 17679 picorv32.instr_and
.sym 17680 picorv32.instr_xor
.sym 17681 $abc$35683$n3004
.sym 17682 clk12_$glb_clk
.sym 17683 $abc$35683$n232_$glb_sr
.sym 17684 picorv32.instr_lw
.sym 17685 picorv32.instr_lhu
.sym 17686 $abc$35683$n4442_1
.sym 17687 $abc$35683$n4422_1
.sym 17688 picorv32.instr_lbu
.sym 17689 $abc$35683$n4394
.sym 17690 $abc$35683$n4265_1
.sym 17691 picorv32.instr_lh
.sym 17696 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 17697 picorv32.mem_rdata_q[12]
.sym 17702 picorv32.cpu_state[4]
.sym 17704 picorv32.is_lui_auipc_jal
.sym 17706 $abc$35683$n4258_1
.sym 17708 picorv32.is_lbu_lhu_lw
.sym 17709 $abc$35683$n4378_1
.sym 17711 basesoc_picorv327[27]
.sym 17712 basesoc_picorv323[1]
.sym 17713 $abc$35683$n4258_1
.sym 17714 $abc$35683$n4420_1
.sym 17715 $abc$35683$n3004
.sym 17717 picorv32.mem_rdata_q[14]
.sym 17718 basesoc_picorv323[3]
.sym 17719 $abc$35683$n4256_1
.sym 17725 picorv32.mem_rdata_q[12]
.sym 17727 $abc$35683$n3463
.sym 17728 picorv32.mem_rdata_q[14]
.sym 17729 picorv32.instr_sra
.sym 17730 picorv32.is_alu_reg_imm
.sym 17731 $abc$35683$n3467
.sym 17732 basesoc_picorv327[31]
.sym 17733 $abc$35683$n4408_1
.sym 17734 picorv32.instr_srai
.sym 17735 basesoc_picorv323[4]
.sym 17736 $abc$35683$n4379
.sym 17738 $abc$35683$n4436_1
.sym 17739 picorv32.mem_rdata_q[13]
.sym 17740 picorv32.mem_rdata_q[12]
.sym 17741 picorv32.mem_rdata_q[14]
.sym 17743 $abc$35683$n4442_1
.sym 17744 basesoc_picorv323[3]
.sym 17745 $abc$35683$n4295_1
.sym 17746 picorv32.is_lb_lh_lw_lbu_lhu
.sym 17752 $abc$35683$n3466
.sym 17754 $abc$35683$n4435
.sym 17756 picorv32.mem_rdata_q[13]
.sym 17758 $abc$35683$n4442_1
.sym 17759 $abc$35683$n4408_1
.sym 17761 basesoc_picorv323[4]
.sym 17765 $abc$35683$n3463
.sym 17766 picorv32.is_alu_reg_imm
.sym 17770 picorv32.mem_rdata_q[13]
.sym 17771 picorv32.is_lb_lh_lw_lbu_lhu
.sym 17772 picorv32.mem_rdata_q[12]
.sym 17773 picorv32.mem_rdata_q[14]
.sym 17777 picorv32.mem_rdata_q[14]
.sym 17778 picorv32.mem_rdata_q[13]
.sym 17779 picorv32.mem_rdata_q[12]
.sym 17782 picorv32.instr_sra
.sym 17783 basesoc_picorv327[31]
.sym 17784 picorv32.instr_srai
.sym 17789 $abc$35683$n4379
.sym 17790 basesoc_picorv323[3]
.sym 17791 $abc$35683$n4295_1
.sym 17794 $abc$35683$n4435
.sym 17795 basesoc_picorv323[4]
.sym 17796 $abc$35683$n4436_1
.sym 17801 $abc$35683$n3467
.sym 17802 picorv32.is_alu_reg_imm
.sym 17803 $abc$35683$n3466
.sym 17804 $abc$35683$n3003_$glb_ce
.sym 17805 clk12_$glb_clk
.sym 17807 $abc$35683$n4355
.sym 17808 $abc$35683$n4294_1
.sym 17809 $abc$35683$n4281
.sym 17810 $abc$35683$n4351
.sym 17811 $abc$35683$n4289_1
.sym 17812 $abc$35683$n4357
.sym 17813 picorv32.is_lbu_lhu_lw
.sym 17814 $abc$35683$n4296
.sym 17818 sys_rst
.sym 17820 basesoc_picorv327[8]
.sym 17821 $abc$35683$n3878
.sym 17825 picorv32.instr_lb
.sym 17826 picorv32.mem_rdata_q[12]
.sym 17828 basesoc_picorv327[31]
.sym 17829 $abc$35683$n4295_1
.sym 17830 $abc$35683$n4442_1
.sym 17831 $abc$35683$n4375
.sym 17834 basesoc_picorv323[2]
.sym 17838 $abc$35683$n4266
.sym 17839 basesoc_picorv327[19]
.sym 17840 $abc$35683$n4435
.sym 17848 $abc$35683$n4380
.sym 17849 $abc$35683$n4407
.sym 17850 $abc$35683$n4442_1
.sym 17851 $abc$35683$n4379
.sym 17852 $abc$35683$n4295_1
.sym 17853 basesoc_picorv323[1]
.sym 17854 $abc$35683$n4328_1
.sym 17855 basesoc_picorv323[4]
.sym 17857 $abc$35683$n4375
.sym 17858 basesoc_picorv323[2]
.sym 17859 $abc$35683$n4332
.sym 17860 basesoc_picorv323[3]
.sym 17863 $abc$35683$n4256_1
.sym 17864 $abc$35683$n4408_1
.sym 17868 $abc$35683$n4333_1
.sym 17871 $abc$35683$n4296
.sym 17872 basesoc_picorv323[1]
.sym 17873 $abc$35683$n4294_1
.sym 17878 $abc$35683$n4378_1
.sym 17881 $abc$35683$n4332
.sym 17883 $abc$35683$n4295_1
.sym 17884 basesoc_picorv323[3]
.sym 17887 $abc$35683$n4296
.sym 17888 $abc$35683$n4294_1
.sym 17889 basesoc_picorv323[1]
.sym 17890 $abc$35683$n4295_1
.sym 17893 $abc$35683$n4256_1
.sym 17894 $abc$35683$n4407
.sym 17895 $abc$35683$n4408_1
.sym 17896 basesoc_picorv323[4]
.sym 17900 $abc$35683$n4295_1
.sym 17901 basesoc_picorv323[2]
.sym 17902 $abc$35683$n4333_1
.sym 17905 $abc$35683$n4294_1
.sym 17906 basesoc_picorv323[1]
.sym 17907 $abc$35683$n4295_1
.sym 17912 $abc$35683$n4442_1
.sym 17913 basesoc_picorv323[4]
.sym 17914 $abc$35683$n4328_1
.sym 17918 $abc$35683$n4379
.sym 17919 $abc$35683$n4380
.sym 17920 basesoc_picorv323[3]
.sym 17923 $abc$35683$n4378_1
.sym 17924 $abc$35683$n4375
.sym 17925 basesoc_picorv323[4]
.sym 17926 $abc$35683$n4256_1
.sym 17930 $abc$35683$n4352
.sym 17931 $abc$35683$n4286_1
.sym 17932 $abc$35683$n4393_1
.sym 17933 $abc$35683$n4282_1
.sym 17934 $abc$35683$n4290
.sym 17935 $abc$35683$n4331_1
.sym 17936 $abc$35683$n4421
.sym 17937 $abc$35683$n4356
.sym 17938 basesoc_picorv327[17]
.sym 17947 basesoc_picorv327[31]
.sym 17948 $abc$35683$n5452
.sym 17949 basesoc_picorv323[1]
.sym 17950 picorv32.cpu_state[2]
.sym 17953 $abc$35683$n3373
.sym 17960 basesoc_picorv327[9]
.sym 17961 basesoc_picorv323[2]
.sym 17965 basesoc_picorv323[4]
.sym 17972 basesoc_picorv323[4]
.sym 17974 $abc$35683$n4332
.sym 17975 $abc$35683$n4333_1
.sym 17976 $abc$35683$n4376_1
.sym 17977 $abc$35683$n4321_1
.sym 17980 basesoc_picorv323[3]
.sym 17981 $abc$35683$n4325_1
.sym 17983 $abc$35683$n4329
.sym 17984 basesoc_picorv323[1]
.sym 17985 $abc$35683$n4292_1
.sym 17986 $abc$35683$n4296
.sym 17989 $abc$35683$n4256_1
.sym 17992 $abc$35683$n4334_1
.sym 17994 basesoc_picorv323[2]
.sym 17995 $abc$35683$n4380
.sym 17996 $abc$35683$n4330_1
.sym 18000 $abc$35683$n4331_1
.sym 18001 $abc$35683$n4328_1
.sym 18004 $abc$35683$n4331_1
.sym 18005 $abc$35683$n4334_1
.sym 18007 basesoc_picorv323[2]
.sym 18010 $abc$35683$n4325_1
.sym 18012 $abc$35683$n4329
.sym 18013 basesoc_picorv323[3]
.sym 18017 $abc$35683$n4380
.sym 18018 basesoc_picorv323[3]
.sym 18019 $abc$35683$n4376_1
.sym 18022 basesoc_picorv323[2]
.sym 18024 $abc$35683$n4334_1
.sym 18025 $abc$35683$n4333_1
.sym 18028 $abc$35683$n4330_1
.sym 18029 basesoc_picorv323[2]
.sym 18030 $abc$35683$n4331_1
.sym 18035 basesoc_picorv323[1]
.sym 18036 $abc$35683$n4292_1
.sym 18037 $abc$35683$n4296
.sym 18040 basesoc_picorv323[3]
.sym 18041 $abc$35683$n4329
.sym 18043 $abc$35683$n4332
.sym 18046 basesoc_picorv323[4]
.sym 18047 $abc$35683$n4321_1
.sym 18048 $abc$35683$n4328_1
.sym 18049 $abc$35683$n4256_1
.sym 18053 $abc$35683$n4353
.sym 18054 $abc$35683$n4330_1
.sym 18055 $abc$35683$n4274_1
.sym 18056 $abc$35683$n4266
.sym 18057 $abc$35683$n4283_1
.sym 18058 $abc$35683$n4327_1
.sym 18059 $abc$35683$n4354
.sym 18060 $abc$35683$n4278
.sym 18061 basesoc_picorv327[23]
.sym 18065 $abc$35683$n4295_1
.sym 18066 $abc$35683$n2891_1
.sym 18074 $abc$35683$n2891_1
.sym 18075 basesoc_picorv327[22]
.sym 18081 basesoc_picorv323[2]
.sym 18096 $abc$35683$n4325_1
.sym 18099 $abc$35683$n4376_1
.sym 18108 basesoc_picorv323[3]
.sym 18110 $abc$35683$n4322_1
.sym 18115 $abc$35683$n4327_1
.sym 18119 $abc$35683$n4330_1
.sym 18120 $abc$35683$n4326
.sym 18121 basesoc_picorv323[2]
.sym 18123 $abc$35683$n4377
.sym 18127 $abc$35683$n4377
.sym 18128 basesoc_picorv323[3]
.sym 18130 $abc$35683$n4376_1
.sym 18139 basesoc_picorv323[2]
.sym 18140 $abc$35683$n4327_1
.sym 18142 $abc$35683$n4326
.sym 18157 $abc$35683$n4327_1
.sym 18158 basesoc_picorv323[2]
.sym 18160 $abc$35683$n4330_1
.sym 18163 $abc$35683$n4325_1
.sym 18164 basesoc_picorv323[3]
.sym 18165 $abc$35683$n4322_1
.sym 18176 $abc$35683$n4322_1
.sym 18178 $abc$35683$n4326
.sym 18181 $abc$35683$n4377
.sym 18190 $abc$35683$n2891_1
.sym 18194 $abc$35683$n2891_1
.sym 18196 basesoc_picorv323[3]
.sym 18197 basesoc_picorv327[21]
.sym 18198 basesoc_picorv327[1]
.sym 18200 basesoc_picorv323[1]
.sym 18203 $PACKER_VCC_NET
.sym 18206 $PACKER_VCC_NET
.sym 18209 basesoc_picorv323[1]
.sym 18219 por_rst
.sym 18223 $abc$35683$n6294
.sym 18227 reset_delay[0]
.sym 18228 $PACKER_VCC_NET
.sym 18235 $abc$35683$n2974
.sym 18238 $abc$35683$n196
.sym 18239 $abc$35683$n6289
.sym 18241 $abc$35683$n208
.sym 18250 por_rst
.sym 18252 $abc$35683$n6294
.sym 18263 $abc$35683$n196
.sym 18268 $abc$35683$n208
.sym 18281 $abc$35683$n6289
.sym 18283 por_rst
.sym 18286 $PACKER_VCC_NET
.sym 18287 reset_delay[0]
.sym 18296 $abc$35683$n2974
.sym 18297 clk12_$glb_clk
.sym 18299 $abc$35683$n210
.sym 18300 reset_delay[5]
.sym 18301 $abc$35683$n2974
.sym 18302 $abc$35683$n206
.sym 18303 reset_delay[4]
.sym 18304 $abc$35683$n2798_1
.sym 18305 reset_delay[7]
.sym 18306 $abc$35683$n204
.sym 18313 basesoc_picorv323[0]
.sym 18324 sys_rst
.sym 18341 $PACKER_VCC_NET
.sym 18342 reset_delay[0]
.sym 18344 $PACKER_VCC_NET
.sym 18348 reset_delay[3]
.sym 18349 $PACKER_VCC_NET
.sym 18350 reset_delay[2]
.sym 18351 reset_delay[6]
.sym 18352 $PACKER_VCC_NET
.sym 18355 reset_delay[1]
.sym 18362 reset_delay[7]
.sym 18365 reset_delay[5]
.sym 18368 reset_delay[4]
.sym 18372 $nextpnr_ICESTORM_LC_3$O
.sym 18375 reset_delay[0]
.sym 18378 $auto$alumacc.cc:474:replace_alu$5924.C[2]
.sym 18380 reset_delay[1]
.sym 18381 $PACKER_VCC_NET
.sym 18384 $auto$alumacc.cc:474:replace_alu$5924.C[3]
.sym 18386 reset_delay[2]
.sym 18387 $PACKER_VCC_NET
.sym 18388 $auto$alumacc.cc:474:replace_alu$5924.C[2]
.sym 18390 $auto$alumacc.cc:474:replace_alu$5924.C[4]
.sym 18392 $PACKER_VCC_NET
.sym 18393 reset_delay[3]
.sym 18394 $auto$alumacc.cc:474:replace_alu$5924.C[3]
.sym 18396 $auto$alumacc.cc:474:replace_alu$5924.C[5]
.sym 18398 reset_delay[4]
.sym 18399 $PACKER_VCC_NET
.sym 18400 $auto$alumacc.cc:474:replace_alu$5924.C[4]
.sym 18402 $auto$alumacc.cc:474:replace_alu$5924.C[6]
.sym 18404 reset_delay[5]
.sym 18405 $PACKER_VCC_NET
.sym 18406 $auto$alumacc.cc:474:replace_alu$5924.C[5]
.sym 18408 $auto$alumacc.cc:474:replace_alu$5924.C[7]
.sym 18410 $PACKER_VCC_NET
.sym 18411 reset_delay[6]
.sym 18412 $auto$alumacc.cc:474:replace_alu$5924.C[6]
.sym 18414 $auto$alumacc.cc:474:replace_alu$5924.C[8]
.sym 18416 reset_delay[7]
.sym 18417 $PACKER_VCC_NET
.sym 18418 $auto$alumacc.cc:474:replace_alu$5924.C[7]
.sym 18422 $abc$35683$n214
.sym 18423 reset_delay[8]
.sym 18424 $abc$35683$n2797
.sym 18426 reset_delay[10]
.sym 18427 reset_delay[9]
.sym 18429 $abc$35683$n216
.sym 18435 $PACKER_VCC_NET
.sym 18440 $PACKER_VCC_NET
.sym 18458 $auto$alumacc.cc:474:replace_alu$5924.C[8]
.sym 18463 $abc$35683$n6296
.sym 18465 $abc$35683$n2974
.sym 18466 $abc$35683$n6299
.sym 18467 reset_delay[11]
.sym 18468 por_rst
.sym 18470 $abc$35683$n218
.sym 18473 $PACKER_VCC_NET
.sym 18476 $abc$35683$n2798_1
.sym 18478 $PACKER_VCC_NET
.sym 18481 $abc$35683$n2797
.sym 18484 reset_delay[9]
.sym 18488 reset_delay[8]
.sym 18491 reset_delay[10]
.sym 18493 $abc$35683$n2799
.sym 18495 $auto$alumacc.cc:474:replace_alu$5924.C[9]
.sym 18497 $PACKER_VCC_NET
.sym 18498 reset_delay[8]
.sym 18499 $auto$alumacc.cc:474:replace_alu$5924.C[8]
.sym 18501 $auto$alumacc.cc:474:replace_alu$5924.C[10]
.sym 18503 $PACKER_VCC_NET
.sym 18504 reset_delay[9]
.sym 18505 $auto$alumacc.cc:474:replace_alu$5924.C[9]
.sym 18507 $auto$alumacc.cc:474:replace_alu$5924.C[11]
.sym 18509 reset_delay[10]
.sym 18510 $PACKER_VCC_NET
.sym 18511 $auto$alumacc.cc:474:replace_alu$5924.C[10]
.sym 18514 $PACKER_VCC_NET
.sym 18515 reset_delay[11]
.sym 18517 $auto$alumacc.cc:474:replace_alu$5924.C[11]
.sym 18521 $abc$35683$n218
.sym 18527 $abc$35683$n6296
.sym 18528 por_rst
.sym 18532 $abc$35683$n2797
.sym 18533 $abc$35683$n2799
.sym 18534 $abc$35683$n2798_1
.sym 18538 $abc$35683$n6299
.sym 18540 por_rst
.sym 18542 $abc$35683$n2974
.sym 18543 clk12_$glb_clk
.sym 18560 por_rst
.sym 18906 picorv32.instr_jalr
.sym 18913 array_muxed0[10]
.sym 19034 spiflash_bus_dat_r[24]
.sym 19072 array_muxed0[1]
.sym 19076 slave_sel_r[1]
.sym 19080 basesoc_picorv328[26]
.sym 19083 picorv32.mem_wordsize[1]
.sym 19085 array_muxed1[16]
.sym 19178 array_muxed1[14]
.sym 19180 array_muxed1[26]
.sym 19181 array_muxed1[25]
.sym 19183 array_muxed1[30]
.sym 19188 $abc$35683$n4351
.sym 19195 array_muxed0[4]
.sym 19196 array_muxed0[14]
.sym 19204 $abc$35683$n2898_1
.sym 19207 $abc$35683$n2962
.sym 19208 $abc$35683$n2958
.sym 19209 $abc$35683$n3522
.sym 19211 $abc$35683$n2953
.sym 19212 $abc$35683$n2949
.sym 19303 $abc$35683$n2944
.sym 19304 basesoc_picorv323[10]
.sym 19305 spiflash_bus_dat_r[31]
.sym 19312 $abc$35683$n3569_1
.sym 19318 array_muxed0[14]
.sym 19320 array_muxed1[14]
.sym 19321 $abc$35683$n2983
.sym 19323 picorv32.mem_rdata_latched[5]
.sym 19324 array_muxed1[26]
.sym 19326 $abc$35683$n2951_1
.sym 19328 basesoc_picorv323[14]
.sym 19330 $abc$35683$n2960
.sym 19332 $abc$35683$n2898_1
.sym 19335 $abc$35683$n3522
.sym 19344 $abc$35683$n2940
.sym 19349 spiflash_bus_dat_r[26]
.sym 19352 slave_sel_r[1]
.sym 19353 spiflash_bus_dat_r[29]
.sym 19357 slave_sel_r[1]
.sym 19358 spiflash_bus_dat_r[28]
.sym 19365 spiflash_bus_dat_r[27]
.sym 19371 spiflash_bus_dat_r[30]
.sym 19376 spiflash_bus_dat_r[27]
.sym 19381 spiflash_bus_dat_r[27]
.sym 19383 slave_sel_r[1]
.sym 19387 spiflash_bus_dat_r[28]
.sym 19389 slave_sel_r[1]
.sym 19394 spiflash_bus_dat_r[28]
.sym 19399 spiflash_bus_dat_r[29]
.sym 19401 slave_sel_r[1]
.sym 19408 spiflash_bus_dat_r[29]
.sym 19411 spiflash_bus_dat_r[30]
.sym 19413 slave_sel_r[1]
.sym 19417 spiflash_bus_dat_r[26]
.sym 19421 $abc$35683$n2940
.sym 19422 clk12_$glb_clk
.sym 19423 sys_rst_$glb_sr
.sym 19424 picorv32.mem_rdata_q[23]
.sym 19426 picorv32.mem_rdata_q[3]
.sym 19427 $abc$35683$n3522
.sym 19435 picorv32.instr_jalr
.sym 19437 $PACKER_GND_NET
.sym 19438 $abc$35683$n2940
.sym 19439 basesoc_picorv323[10]
.sym 19440 $abc$35683$n2940
.sym 19445 basesoc_picorv328[9]
.sym 19448 basesoc_picorv323[2]
.sym 19449 basesoc_picorv323[11]
.sym 19451 basesoc_picorv323[6]
.sym 19454 $abc$35683$n2838_1
.sym 19455 picorv32.mem_rdata_q[30]
.sym 19457 picorv32.mem_rdata_q[29]
.sym 19458 $abc$35683$n2898_1
.sym 19466 $abc$35683$n2957_1
.sym 19467 $abc$35683$n2961
.sym 19469 $abc$35683$n2948
.sym 19471 $abc$35683$n2952
.sym 19472 $abc$35683$n2838_1
.sym 19473 basesoc_picorv323[11]
.sym 19474 $abc$35683$n2945_1
.sym 19475 $abc$35683$n2944
.sym 19476 $abc$35683$n2983
.sym 19477 $abc$35683$n2962
.sym 19480 $abc$35683$n2958
.sym 19481 $abc$35683$n2953
.sym 19483 $abc$35683$n2901
.sym 19484 $abc$35683$n2949
.sym 19485 $abc$35683$n2839_1
.sym 19486 basesoc_picorv323[4]
.sym 19489 $abc$35683$n2899_1
.sym 19491 $abc$35683$n2901
.sym 19492 $abc$35683$n3522
.sym 19496 basesoc_picorv328[27]
.sym 19498 $abc$35683$n2961
.sym 19499 $abc$35683$n2899_1
.sym 19500 $abc$35683$n2901
.sym 19501 $abc$35683$n2962
.sym 19504 $abc$35683$n2838_1
.sym 19505 $abc$35683$n2901
.sym 19506 $abc$35683$n2899_1
.sym 19507 $abc$35683$n2839_1
.sym 19513 basesoc_picorv323[4]
.sym 19516 $abc$35683$n2944
.sym 19517 $abc$35683$n2901
.sym 19518 $abc$35683$n2899_1
.sym 19519 $abc$35683$n2945_1
.sym 19522 $abc$35683$n2901
.sym 19523 $abc$35683$n2899_1
.sym 19524 $abc$35683$n2948
.sym 19525 $abc$35683$n2949
.sym 19528 basesoc_picorv323[11]
.sym 19529 basesoc_picorv328[27]
.sym 19531 $abc$35683$n3522
.sym 19534 $abc$35683$n2953
.sym 19535 $abc$35683$n2899_1
.sym 19536 $abc$35683$n2952
.sym 19537 $abc$35683$n2901
.sym 19540 $abc$35683$n2899_1
.sym 19541 $abc$35683$n2958
.sym 19542 $abc$35683$n2957_1
.sym 19543 $abc$35683$n2901
.sym 19544 $abc$35683$n2983
.sym 19545 clk12_$glb_clk
.sym 19547 picorv32.mem_rdata_latched[28]
.sym 19548 basesoc_picorv323[14]
.sym 19549 picorv32.decoded_imm_uj[7]
.sym 19550 picorv32.decoded_imm_uj[6]
.sym 19551 picorv32.mem_rdata_latched[27]
.sym 19552 $abc$35683$n229
.sym 19553 picorv32.decoded_rd[5]
.sym 19554 picorv32.decoded_imm_uj[8]
.sym 19558 $PACKER_VCC_NET
.sym 19560 $abc$35683$n3473_1
.sym 19561 picorv32.mem_rdata_latched[4]
.sym 19562 $abc$35683$n3522
.sym 19563 $abc$35683$n2898_1
.sym 19564 $abc$35683$n3443
.sym 19565 array_muxed1[4]
.sym 19567 picorv32.mem_rdata_latched[5]
.sym 19568 picorv32.instr_jal
.sym 19569 $abc$35683$n2947_1
.sym 19572 $abc$35683$n3001
.sym 19573 picorv32.mem_rdata_latched[2]
.sym 19574 picorv32.mem_rdata_q[27]
.sym 19575 picorv32.mem_rdata_q[31]
.sym 19577 basesoc_picorv328[26]
.sym 19578 picorv32.decoded_imm_uj[8]
.sym 19579 $abc$35683$n2986
.sym 19582 basesoc_picorv328[27]
.sym 19589 $abc$35683$n2898_1
.sym 19592 $abc$35683$n2947_1
.sym 19594 $abc$35683$n2951_1
.sym 19596 picorv32.mem_rdata_latched[31]
.sym 19598 picorv32.mem_rdata_q[29]
.sym 19599 $abc$35683$n2943_1
.sym 19604 picorv32.mem_rdata_latched[28]
.sym 19605 picorv32.mem_rdata_q[30]
.sym 19610 picorv32.mem_rdata_q[26]
.sym 19612 $abc$35683$n2964
.sym 19616 picorv32.mem_rdata_latched[30]
.sym 19617 picorv32.mem_rdata_latched[29]
.sym 19618 picorv32.mem_rdata_q[31]
.sym 19621 $abc$35683$n2943_1
.sym 19622 $abc$35683$n2898_1
.sym 19624 picorv32.mem_rdata_q[31]
.sym 19629 picorv32.mem_rdata_latched[30]
.sym 19633 picorv32.mem_rdata_latched[29]
.sym 19640 picorv32.mem_rdata_latched[28]
.sym 19646 $abc$35683$n2898_1
.sym 19647 $abc$35683$n2951_1
.sym 19648 picorv32.mem_rdata_q[30]
.sym 19651 $abc$35683$n2898_1
.sym 19652 $abc$35683$n2947_1
.sym 19653 picorv32.mem_rdata_q[29]
.sym 19660 picorv32.mem_rdata_latched[31]
.sym 19663 $abc$35683$n2898_1
.sym 19664 picorv32.mem_rdata_q[26]
.sym 19665 $abc$35683$n2964
.sym 19668 clk12_$glb_clk
.sym 19670 picorv32.mem_rdata_latched[14]
.sym 19671 picorv32.decoded_imm_uj[14]
.sym 19672 picorv32.decoded_imm_uj[12]
.sym 19673 picorv32.decoded_imm_uj[30]
.sym 19674 $abc$35683$n2993
.sym 19675 $abc$35683$n2954
.sym 19676 picorv32.decoded_imm_uj[15]
.sym 19677 $abc$35683$n3131_1
.sym 19682 picorv32.mem_rdata_latched[31]
.sym 19683 $abc$35683$n2863_1
.sym 19684 $abc$35683$n2964
.sym 19685 picorv32.decoded_imm_uj[6]
.sym 19686 picorv32.mem_rdata_q[30]
.sym 19687 picorv32.decoded_imm_uj[8]
.sym 19688 picorv32.instr_lui
.sym 19689 picorv32.mem_rdata_latched[28]
.sym 19690 picorv32.mem_rdata_q[28]
.sym 19693 picorv32.decoded_imm_uj[7]
.sym 19694 picorv32.mem_rdata_latched[17]
.sym 19695 picorv32.instr_lui
.sym 19696 picorv32.instr_jal
.sym 19697 $abc$35683$n725
.sym 19698 picorv32.mem_rdata_latched[27]
.sym 19700 picorv32.mem_rdata_latched[5]
.sym 19702 $abc$35683$n3438
.sym 19703 picorv32.instr_retirq
.sym 19704 $abc$35683$n2898_1
.sym 19711 $abc$35683$n3442
.sym 19715 picorv32.mem_rdata_q[12]
.sym 19716 $abc$35683$n3450
.sym 19717 picorv32.mem_rdata_latched[3]
.sym 19718 $abc$35683$n3432
.sym 19719 picorv32.mem_rdata_latched[31]
.sym 19722 picorv32.mem_rdata_latched[12]
.sym 19723 picorv32.mem_rdata_latched[30]
.sym 19724 picorv32.mem_rdata_latched[29]
.sym 19726 picorv32.mem_rdata_latched[13]
.sym 19727 $abc$35683$n3443
.sym 19730 $abc$35683$n2898_1
.sym 19733 picorv32.mem_rdata_latched[2]
.sym 19735 picorv32.mem_rdata_latched[14]
.sym 19738 picorv32.mem_rdata_latched[25]
.sym 19741 $abc$35683$n3443
.sym 19744 $abc$35683$n3443
.sym 19746 picorv32.mem_rdata_latched[3]
.sym 19750 picorv32.mem_rdata_latched[30]
.sym 19758 picorv32.mem_rdata_latched[29]
.sym 19762 $abc$35683$n2898_1
.sym 19764 $abc$35683$n3432
.sym 19765 picorv32.mem_rdata_q[12]
.sym 19768 picorv32.mem_rdata_latched[29]
.sym 19769 picorv32.mem_rdata_latched[30]
.sym 19770 picorv32.mem_rdata_latched[25]
.sym 19771 picorv32.mem_rdata_latched[31]
.sym 19774 $abc$35683$n3450
.sym 19775 picorv32.mem_rdata_latched[2]
.sym 19776 $abc$35683$n3443
.sym 19777 picorv32.mem_rdata_latched[3]
.sym 19780 picorv32.mem_rdata_latched[2]
.sym 19782 $abc$35683$n3442
.sym 19786 picorv32.mem_rdata_latched[14]
.sym 19787 picorv32.mem_rdata_latched[13]
.sym 19788 $abc$35683$n3450
.sym 19789 picorv32.mem_rdata_latched[12]
.sym 19790 $abc$35683$n3001_$glb_ce
.sym 19791 clk12_$glb_clk
.sym 19793 picorv32.mem_rdata_q[19]
.sym 19794 picorv32.mem_rdata_q[27]
.sym 19795 picorv32.mem_rdata_q[14]
.sym 19796 picorv32.mem_rdata_latched[19]
.sym 19797 $abc$35683$n3763
.sym 19798 $abc$35683$n2991
.sym 19799 picorv32.mem_rdata_q[15]
.sym 19800 picorv32.mem_rdata_latched[15]
.sym 19802 picorv32.decoded_imm[23]
.sym 19803 picorv32.decoded_imm[23]
.sym 19805 $abc$35683$n2767
.sym 19806 picorv32.latched_rd[2]
.sym 19807 picorv32.instr_jal
.sym 19808 picorv32.decoded_imm_uj[30]
.sym 19809 picorv32.cpu_state[2]
.sym 19810 picorv32.latched_rd[0]
.sym 19811 picorv32.mem_rdata_q[13]
.sym 19812 picorv32.latched_rd[5]
.sym 19813 picorv32.mem_rdata_latched[3]
.sym 19814 picorv32.decoded_imm_uj[14]
.sym 19815 $abc$35683$n2960
.sym 19816 picorv32.decoded_imm_uj[12]
.sym 19817 picorv32.instr_auipc
.sym 19819 $abc$35683$n2972
.sym 19820 $abc$35683$n3522
.sym 19824 picorv32.instr_jal
.sym 19825 picorv32.mem_wordsize[0]
.sym 19827 basesoc_ctrl_reset_reset_r
.sym 19828 $abc$35683$n3782
.sym 19837 $abc$35683$n3444
.sym 19839 picorv32.mem_rdata_latched[6]
.sym 19840 $abc$35683$n3446_1
.sym 19841 picorv32.cpu_state[2]
.sym 19843 picorv32.mem_rdata_latched[4]
.sym 19847 picorv32.instr_jal
.sym 19848 $abc$35683$n3453
.sym 19849 $abc$35683$n3515
.sym 19852 picorv32.instr_setq
.sym 19853 picorv32.mem_rdata_latched[19]
.sym 19854 $abc$35683$n3763
.sym 19858 picorv32.latched_rd[5]
.sym 19860 picorv32.mem_rdata_latched[5]
.sym 19861 $abc$35683$n3040
.sym 19862 picorv32.instr_auipc
.sym 19864 picorv32.instr_lui
.sym 19869 $abc$35683$n3515
.sym 19870 $abc$35683$n3453
.sym 19875 picorv32.mem_rdata_latched[19]
.sym 19879 $abc$35683$n3763
.sym 19885 picorv32.mem_rdata_latched[6]
.sym 19886 picorv32.mem_rdata_latched[4]
.sym 19887 picorv32.mem_rdata_latched[5]
.sym 19891 $abc$35683$n3446_1
.sym 19892 $abc$35683$n3453
.sym 19897 picorv32.latched_rd[5]
.sym 19898 $abc$35683$n3040
.sym 19899 picorv32.cpu_state[2]
.sym 19900 picorv32.instr_setq
.sym 19904 $abc$35683$n3453
.sym 19906 $abc$35683$n3444
.sym 19909 picorv32.instr_auipc
.sym 19911 picorv32.instr_lui
.sym 19912 picorv32.instr_jal
.sym 19913 $abc$35683$n3001_$glb_ce
.sym 19914 clk12_$glb_clk
.sym 19916 $abc$35683$n3946
.sym 19917 basesoc_ctrl_storage[16]
.sym 19918 $abc$35683$n3950
.sym 19919 basesoc_ctrl_storage[23]
.sym 19920 $abc$35683$n3944
.sym 19921 $abc$35683$n3959
.sym 19922 $abc$35683$n3952
.sym 19923 $abc$35683$n3948
.sym 19924 picorv32.instr_auipc
.sym 19927 picorv32.instr_jalr
.sym 19928 array_muxed0[2]
.sym 19929 $abc$35683$n2992
.sym 19930 $abc$35683$n3139_1
.sym 19931 $abc$35683$n2864
.sym 19932 picorv32.decoded_imm_uj[19]
.sym 19933 $abc$35683$n2830
.sym 19934 picorv32.instr_retirq
.sym 19935 picorv32.mem_rdata_latched[6]
.sym 19936 picorv32.decoded_imm[22]
.sym 19937 picorv32.cpu_state[2]
.sym 19938 picorv32.instr_auipc
.sym 19939 picorv32.mem_rdata_q[14]
.sym 19940 picorv32.mem_rdata_q[14]
.sym 19941 picorv32.latched_rd[1]
.sym 19942 picorv32.mem_rdata_latched[24]
.sym 19943 picorv32.latched_rd[3]
.sym 19944 basesoc_picorv323[2]
.sym 19945 picorv32.latched_rd[4]
.sym 19948 $abc$35683$n3534_1
.sym 19949 picorv32.instr_lui
.sym 19950 basesoc_picorv323[6]
.sym 19951 picorv32.cpu_state[0]
.sym 19961 $abc$35683$n3763
.sym 19962 $abc$35683$n2991
.sym 19964 picorv32.decoded_rs1[3]
.sym 19965 picorv32.latched_rd[5]
.sym 19970 picorv32.decoded_rs1[2]
.sym 19973 $abc$35683$n2989
.sym 19975 picorv32.decoded_rs1[5]
.sym 19977 $abc$35683$n3001
.sym 19980 $abc$35683$n3948
.sym 19983 $abc$35683$n3950
.sym 19984 $abc$35683$n2990_1
.sym 19985 picorv32.decoded_rs1[4]
.sym 19986 $abc$35683$n3959
.sym 19987 $abc$35683$n3952
.sym 19990 $abc$35683$n3763
.sym 19992 $abc$35683$n3001
.sym 19996 $abc$35683$n2991
.sym 19997 $abc$35683$n2990_1
.sym 19998 picorv32.latched_rd[5]
.sym 19999 $abc$35683$n2989
.sym 20002 $abc$35683$n3959
.sym 20009 $abc$35683$n3001
.sym 20011 picorv32.decoded_rs1[5]
.sym 20017 $abc$35683$n3952
.sym 20020 $abc$35683$n3948
.sym 20026 picorv32.decoded_rs1[5]
.sym 20027 picorv32.decoded_rs1[3]
.sym 20028 picorv32.decoded_rs1[2]
.sym 20029 picorv32.decoded_rs1[4]
.sym 20034 $abc$35683$n3950
.sym 20037 clk12_$glb_clk
.sym 20039 $abc$35683$n2974_1
.sym 20040 picorv32.cpuregs_rs1[6]
.sym 20041 $abc$35683$n3534_1
.sym 20042 $abc$35683$n3938
.sym 20043 $abc$35683$n3001
.sym 20044 $abc$35683$n3782
.sym 20045 $abc$35683$n3934
.sym 20046 $abc$35683$n3932
.sym 20047 picorv32.decoded_imm_uj[27]
.sym 20049 $abc$35683$n4466
.sym 20050 $abc$35683$n3786
.sym 20051 $abc$35683$n5555
.sym 20052 picorv32.mem_rdata_q[29]
.sym 20053 picorv32.latched_rd[4]
.sym 20054 $PACKER_VCC_NET
.sym 20055 picorv32.instr_jal
.sym 20056 basesoc_dat_w[7]
.sym 20057 $PACKER_VCC_NET
.sym 20058 picorv32.mem_rdata_q[26]
.sym 20059 $abc$35683$n3094
.sym 20061 picorv32.mem_rdata_q[13]
.sym 20062 picorv32.mem_rdata_q[28]
.sym 20063 picorv32.decoded_rs2[1]
.sym 20064 $abc$35683$n3001
.sym 20065 $abc$35683$n2896
.sym 20066 basesoc_picorv323[13]
.sym 20068 picorv32.decoded_imm[8]
.sym 20069 picorv32.mem_rdata_latched[22]
.sym 20071 $abc$35683$n3576_1
.sym 20072 picorv32.cpuregs_rs1[18]
.sym 20073 basesoc_picorv328[26]
.sym 20080 $abc$35683$n3946
.sym 20081 $abc$35683$n2983_1
.sym 20084 $abc$35683$n3944
.sym 20086 $abc$35683$n3952
.sym 20089 $abc$35683$n2988
.sym 20092 picorv32.latched_rd[4]
.sym 20094 picorv32.latched_rd[0]
.sym 20096 $abc$35683$n2974_1
.sym 20101 picorv32.latched_rd[1]
.sym 20102 $abc$35683$n3934
.sym 20103 $abc$35683$n2893
.sym 20107 $abc$35683$n3938
.sym 20111 $abc$35683$n3932
.sym 20115 $abc$35683$n3946
.sym 20120 $abc$35683$n3952
.sym 20121 picorv32.latched_rd[4]
.sym 20127 $abc$35683$n3944
.sym 20134 $abc$35683$n3938
.sym 20137 $abc$35683$n3934
.sym 20143 $abc$35683$n2893
.sym 20144 $abc$35683$n2974_1
.sym 20145 $abc$35683$n2983_1
.sym 20146 $abc$35683$n2988
.sym 20149 $abc$35683$n3932
.sym 20155 picorv32.latched_rd[1]
.sym 20156 $abc$35683$n3946
.sym 20157 picorv32.latched_rd[0]
.sym 20158 $abc$35683$n3944
.sym 20160 clk12_$glb_clk
.sym 20162 $abc$35683$n3936
.sym 20163 $abc$35683$n3574
.sym 20164 $abc$35683$n3576_1
.sym 20165 $abc$35683$n3941
.sym 20166 $abc$35683$n3586
.sym 20167 $abc$35683$n3582_1
.sym 20168 $abc$35683$n3821
.sym 20169 $abc$35683$n3940
.sym 20174 $abc$35683$n5665
.sym 20175 $abc$35683$n5564
.sym 20176 $abc$35683$n2939_1
.sym 20177 basesoc_picorv328[13]
.sym 20179 $abc$35683$n2983
.sym 20181 picorv32.mem_rdata_latched[23]
.sym 20182 picorv32.decoded_imm[28]
.sym 20183 picorv32.cpuregs_rs1[6]
.sym 20184 $abc$35683$n3045
.sym 20185 $abc$35683$n3534_1
.sym 20186 $abc$35683$n3569_1
.sym 20187 $abc$35683$n3586
.sym 20189 picorv32.decoded_imm[29]
.sym 20190 $abc$35683$n4259_1
.sym 20192 $abc$35683$n3782
.sym 20193 picorv32.decoded_imm[17]
.sym 20194 $abc$35683$n4259_1
.sym 20195 $abc$35683$n4258_1
.sym 20196 picorv32.instr_retirq
.sym 20203 picorv32.decoded_rs2[4]
.sym 20204 picorv32.latched_rd[2]
.sym 20206 picorv32.decoded_rs2[3]
.sym 20207 picorv32.decoded_rs2[2]
.sym 20208 picorv32.latched_rd[5]
.sym 20209 $abc$35683$n3934
.sym 20210 picorv32.decoded_rs2[5]
.sym 20211 picorv32.latched_rd[1]
.sym 20212 picorv32.latched_rd[0]
.sym 20213 picorv32.latched_rd[3]
.sym 20214 $abc$35683$n3938
.sym 20215 picorv32.latched_rd[4]
.sym 20216 $abc$35683$n3936
.sym 20217 picorv32.decoded_rs2[0]
.sym 20218 $abc$35683$n3932
.sym 20219 $abc$35683$n3415_1
.sym 20220 $abc$35683$n3406_1
.sym 20222 $abc$35683$n3424_1
.sym 20223 picorv32.decoded_rs2[1]
.sym 20225 basesoc_picorv323[5]
.sym 20226 $abc$35683$n3940
.sym 20227 basesoc_picorv328[13]
.sym 20228 $abc$35683$n3703
.sym 20230 $abc$35683$n3941
.sym 20232 $abc$35683$n3209
.sym 20233 $abc$35683$n3570_1
.sym 20234 picorv32.mem_wordsize[1]
.sym 20236 $abc$35683$n3934
.sym 20237 picorv32.latched_rd[2]
.sym 20238 $abc$35683$n3936
.sym 20239 picorv32.latched_rd[1]
.sym 20242 picorv32.latched_rd[4]
.sym 20243 $abc$35683$n3932
.sym 20244 $abc$35683$n3940
.sym 20245 picorv32.latched_rd[0]
.sym 20248 $abc$35683$n3703
.sym 20254 picorv32.latched_rd[5]
.sym 20255 $abc$35683$n3938
.sym 20256 picorv32.latched_rd[3]
.sym 20257 $abc$35683$n3941
.sym 20261 picorv32.decoded_rs2[0]
.sym 20262 picorv32.decoded_rs2[1]
.sym 20263 $abc$35683$n3570_1
.sym 20266 $abc$35683$n3406_1
.sym 20268 $abc$35683$n3424_1
.sym 20269 $abc$35683$n3415_1
.sym 20272 picorv32.decoded_rs2[2]
.sym 20273 picorv32.decoded_rs2[3]
.sym 20274 picorv32.decoded_rs2[4]
.sym 20275 picorv32.decoded_rs2[5]
.sym 20279 picorv32.mem_wordsize[1]
.sym 20280 basesoc_picorv328[13]
.sym 20281 basesoc_picorv323[5]
.sym 20283 clk12_$glb_clk
.sym 20284 $abc$35683$n3209
.sym 20285 $abc$35683$n3807
.sym 20286 $abc$35683$n3703
.sym 20287 $abc$35683$n6689
.sym 20288 $abc$35683$n4381
.sym 20289 $abc$35683$n3459
.sym 20290 $abc$35683$n5676
.sym 20291 $abc$35683$n3458_1
.sym 20292 picorv32.alu_out_q[7]
.sym 20294 array_muxed0[10]
.sym 20296 $abc$35683$n3604
.sym 20299 $abc$35683$n3791
.sym 20302 picorv32.alu_out_q[1]
.sym 20303 $abc$35683$n3786
.sym 20304 $abc$35683$n3936
.sym 20306 $abc$35683$n3574
.sym 20307 $abc$35683$n3569_1
.sym 20308 $abc$35683$n3576_1
.sym 20309 $abc$35683$n3782
.sym 20310 $abc$35683$n3786
.sym 20313 $abc$35683$n3522
.sym 20314 $abc$35683$n3569_1
.sym 20316 $abc$35683$n3839
.sym 20317 picorv32.mem_wordsize[0]
.sym 20320 picorv32.mem_wordsize[1]
.sym 20326 picorv32.cpu_state[2]
.sym 20327 picorv32.cpuregs_wrdata[4]
.sym 20328 $abc$35683$n3786
.sym 20329 basesoc_picorv323[5]
.sym 20330 $abc$35683$n4258_1
.sym 20331 $abc$35683$n3040
.sym 20333 $abc$35683$n3940
.sym 20334 $abc$35683$n3936
.sym 20337 basesoc_picorv323[5]
.sym 20338 $abc$35683$n3569_1
.sym 20340 $abc$35683$n6560
.sym 20342 picorv32.latched_branch
.sym 20344 $abc$35683$n4359
.sym 20348 $abc$35683$n4260
.sym 20350 picorv32.instr_jalr
.sym 20351 $abc$35683$n3174
.sym 20352 basesoc_picorv327[5]
.sym 20354 $abc$35683$n4259_1
.sym 20356 picorv32.instr_retirq
.sym 20357 $abc$35683$n5678
.sym 20360 $abc$35683$n3940
.sym 20365 picorv32.instr_retirq
.sym 20366 picorv32.cpu_state[2]
.sym 20368 picorv32.latched_branch
.sym 20371 basesoc_picorv323[5]
.sym 20372 $abc$35683$n4259_1
.sym 20373 $abc$35683$n4260
.sym 20374 basesoc_picorv327[5]
.sym 20377 basesoc_picorv323[5]
.sym 20378 $abc$35683$n4359
.sym 20379 basesoc_picorv327[5]
.sym 20380 $abc$35683$n4258_1
.sym 20386 $abc$35683$n3936
.sym 20389 $abc$35683$n3569_1
.sym 20390 $abc$35683$n5678
.sym 20391 $abc$35683$n6560
.sym 20392 $abc$35683$n3786
.sym 20396 $abc$35683$n3040
.sym 20397 $abc$35683$n3174
.sym 20398 picorv32.instr_jalr
.sym 20403 picorv32.cpuregs_wrdata[4]
.sym 20406 clk12_$glb_clk
.sym 20408 $abc$35683$n3827
.sym 20409 $abc$35683$n5641
.sym 20410 picorv32.cpuregs_rs1[30]
.sym 20411 $abc$35683$n3789
.sym 20412 picorv32.cpuregs_rs1[18]
.sym 20413 picorv32.cpuregs_rs1[16]
.sym 20414 $abc$35683$n5645
.sym 20415 $abc$35683$n3606_1
.sym 20416 $abc$35683$n4382
.sym 20417 picorv32.cpuregs_wrdata[4]
.sym 20419 $abc$35683$n4442_1
.sym 20420 basesoc_picorv323[3]
.sym 20421 basesoc_picorv328[15]
.sym 20424 picorv32.cpuregs_wrdata[6]
.sym 20425 basesoc_picorv323[7]
.sym 20426 $abc$35683$n2882
.sym 20428 picorv32.latched_rd[0]
.sym 20429 picorv32.cpuregs_wrdata[9]
.sym 20430 picorv32.cpu_state[2]
.sym 20431 basesoc_picorv328[9]
.sym 20432 $abc$35683$n3786
.sym 20433 $abc$35683$n3534_1
.sym 20434 $abc$35683$n6613
.sym 20435 picorv32.cpu_state[0]
.sym 20436 basesoc_picorv323[2]
.sym 20437 picorv32.mem_rdata_q[14]
.sym 20438 picorv32.decoded_imm[24]
.sym 20439 $abc$35683$n4777
.sym 20440 $abc$35683$n4459
.sym 20441 basesoc_picorv323[6]
.sym 20442 picorv32.alu_out_q[7]
.sym 20449 $abc$35683$n4424_1
.sym 20450 $abc$35683$n4360
.sym 20451 picorv32.cpuregs_wrdata[17]
.sym 20452 $abc$35683$n4358
.sym 20453 basesoc_picorv327[13]
.sym 20454 basesoc_picorv328[13]
.sym 20456 basesoc_picorv327[13]
.sym 20458 $abc$35683$n4258_1
.sym 20459 $abc$35683$n4299
.sym 20460 $abc$35683$n4260
.sym 20461 $abc$35683$n4425
.sym 20462 $abc$35683$n4298_1
.sym 20463 $abc$35683$n4297_1
.sym 20464 basesoc_picorv327[1]
.sym 20466 $abc$35683$n4259_1
.sym 20467 $abc$35683$n4351
.sym 20471 $abc$35683$n4420_1
.sym 20474 $abc$35683$n4265_1
.sym 20476 $abc$35683$n4423
.sym 20477 basesoc_picorv323[1]
.sym 20482 basesoc_picorv327[13]
.sym 20483 $abc$35683$n4259_1
.sym 20484 $abc$35683$n4260
.sym 20485 basesoc_picorv328[13]
.sym 20488 $abc$35683$n4299
.sym 20489 $abc$35683$n4265_1
.sym 20490 $abc$35683$n4297_1
.sym 20491 $abc$35683$n4298_1
.sym 20494 $abc$35683$n4423
.sym 20495 $abc$35683$n4425
.sym 20496 $abc$35683$n4420_1
.sym 20500 basesoc_picorv327[13]
.sym 20501 $abc$35683$n4424_1
.sym 20502 basesoc_picorv328[13]
.sym 20503 $abc$35683$n4258_1
.sym 20507 $abc$35683$n4360
.sym 20508 $abc$35683$n4351
.sym 20509 $abc$35683$n4358
.sym 20512 basesoc_picorv323[1]
.sym 20513 $abc$35683$n4260
.sym 20514 $abc$35683$n4259_1
.sym 20515 basesoc_picorv327[1]
.sym 20518 $abc$35683$n4258_1
.sym 20519 basesoc_picorv323[1]
.sym 20520 basesoc_picorv327[1]
.sym 20527 picorv32.cpuregs_wrdata[17]
.sym 20529 clk12_$glb_clk
.sym 20531 array_muxed1[16]
.sym 20532 $abc$35683$n3630
.sym 20533 picorv32.cpuregs_rs1[29]
.sym 20534 array_muxed1[24]
.sym 20535 picorv32.cpuregs_rs1[28]
.sym 20536 picorv32.cpuregs_rs1[21]
.sym 20537 $abc$35683$n3612
.sym 20538 $abc$35683$n6613
.sym 20539 $PACKER_VCC_NET
.sym 20540 $abc$35683$n4360
.sym 20542 $abc$35683$n4281
.sym 20543 $abc$35683$n3569_1
.sym 20544 basesoc_picorv323[5]
.sym 20545 picorv32.cpuregs_wrdata[17]
.sym 20547 $abc$35683$n3023
.sym 20548 $abc$35683$n3606_1
.sym 20549 $abc$35683$n2897_1
.sym 20550 $abc$35683$n232
.sym 20554 $abc$35683$n3568
.sym 20555 picorv32.cpuregs_rs1[23]
.sym 20556 picorv32.alu_out_q[13]
.sym 20557 $abc$35683$n3810
.sym 20558 picorv32.irq_active
.sym 20559 picorv32.cpuregs_rs1[18]
.sym 20560 picorv32.decoded_imm[8]
.sym 20561 $abc$35683$n5647
.sym 20562 $abc$35683$n3081
.sym 20564 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 20565 basesoc_picorv328[26]
.sym 20566 picorv32.cpuregs_wrdata[27]
.sym 20572 $abc$35683$n4411
.sym 20574 picorv32.cpuregs_wrdata[28]
.sym 20575 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 20577 $abc$35683$n4406_1
.sym 20578 basesoc_picorv328[11]
.sym 20579 picorv32.cpuregs_wrdata[29]
.sym 20580 $abc$35683$n4260
.sym 20583 picorv32.cpuregs_wrdata[22]
.sym 20585 $abc$35683$n4259_1
.sym 20586 $abc$35683$n4778
.sym 20589 $abc$35683$n4410_1
.sym 20590 basesoc_picorv328[19]
.sym 20593 basesoc_picorv327[19]
.sym 20594 $abc$35683$n4409
.sym 20597 picorv32.instr_sub
.sym 20598 basesoc_picorv327[11]
.sym 20599 $abc$35683$n4777
.sym 20600 $abc$35683$n4459
.sym 20601 $abc$35683$n4258_1
.sym 20605 $abc$35683$n4258_1
.sym 20606 basesoc_picorv327[19]
.sym 20607 basesoc_picorv328[19]
.sym 20608 $abc$35683$n4459
.sym 20611 $abc$35683$n4260
.sym 20612 $abc$35683$n4259_1
.sym 20613 basesoc_picorv327[11]
.sym 20614 basesoc_picorv328[11]
.sym 20619 picorv32.cpuregs_wrdata[22]
.sym 20626 picorv32.cpuregs_wrdata[28]
.sym 20629 $abc$35683$n4777
.sym 20630 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 20631 picorv32.instr_sub
.sym 20632 $abc$35683$n4778
.sym 20637 picorv32.cpuregs_wrdata[29]
.sym 20641 $abc$35683$n4258_1
.sym 20642 $abc$35683$n4410_1
.sym 20643 basesoc_picorv328[11]
.sym 20644 basesoc_picorv327[11]
.sym 20647 $abc$35683$n4406_1
.sym 20648 $abc$35683$n4411
.sym 20650 $abc$35683$n4409
.sym 20652 clk12_$glb_clk
.sym 20654 $abc$35683$n3602_1
.sym 20655 picorv32.cpu_state[0]
.sym 20656 picorv32.cpuregs_rs1[24]
.sym 20657 $abc$35683$n5635
.sym 20658 $abc$35683$n4837
.sym 20659 $abc$35683$n3618
.sym 20660 picorv32.cpuregs_rs1[23]
.sym 20661 $abc$35683$n3810
.sym 20662 $abc$35683$n4411
.sym 20664 $abc$35683$n4351
.sym 20667 $abc$35683$n3612
.sym 20668 picorv32.cpuregs_wrdata[28]
.sym 20669 basesoc_picorv328[21]
.sym 20670 $abc$35683$n3051
.sym 20671 picorv32.alu_out_q[15]
.sym 20672 $abc$35683$n5643
.sym 20673 basesoc_picorv327[13]
.sym 20674 basesoc_picorv328[11]
.sym 20676 $abc$35683$n4260
.sym 20678 basesoc_picorv328[16]
.sym 20679 basesoc_picorv328[24]
.sym 20680 $abc$35683$n3586
.sym 20681 picorv32.decoded_imm[17]
.sym 20682 picorv32.decoded_imm[29]
.sym 20683 $abc$35683$n3569_1
.sym 20684 $abc$35683$n3782
.sym 20685 basesoc_picorv327[23]
.sym 20686 $abc$35683$n4259_1
.sym 20687 basesoc_picorv328[20]
.sym 20688 picorv32.cpu_state[2]
.sym 20689 $abc$35683$n4392_1
.sym 20697 $abc$35683$n5643
.sym 20698 $abc$35683$n3830
.sym 20699 picorv32.cpuregs_wrdata[23]
.sym 20700 $abc$35683$n5661
.sym 20701 $abc$35683$n3829
.sym 20703 $abc$35683$n4467_1
.sym 20704 $abc$35683$n3786
.sym 20705 $abc$35683$n5639
.sym 20707 $abc$35683$n3847
.sym 20708 $abc$35683$n3848
.sym 20709 $abc$35683$n3781
.sym 20711 $abc$35683$n3569_1
.sym 20712 $abc$35683$n5561
.sym 20713 $abc$35683$n4469
.sym 20716 $abc$35683$n4466
.sym 20718 basesoc_picorv328[19]
.sym 20721 $abc$35683$n5647
.sym 20723 $abc$35683$n3786
.sym 20728 $abc$35683$n3786
.sym 20729 $abc$35683$n3781
.sym 20730 $abc$35683$n3569_1
.sym 20731 $abc$35683$n5561
.sym 20734 $abc$35683$n4466
.sym 20736 $abc$35683$n4467_1
.sym 20737 $abc$35683$n4469
.sym 20742 picorv32.cpuregs_wrdata[23]
.sym 20746 $abc$35683$n5639
.sym 20747 $abc$35683$n3569_1
.sym 20748 $abc$35683$n5661
.sym 20749 $abc$35683$n3786
.sym 20752 $abc$35683$n3829
.sym 20753 $abc$35683$n3830
.sym 20754 $abc$35683$n3569_1
.sym 20755 $abc$35683$n3786
.sym 20758 $abc$35683$n3786
.sym 20759 $abc$35683$n3848
.sym 20760 $abc$35683$n3847
.sym 20761 $abc$35683$n3569_1
.sym 20765 basesoc_picorv328[19]
.sym 20770 $abc$35683$n3786
.sym 20771 $abc$35683$n3569_1
.sym 20772 $abc$35683$n5647
.sym 20773 $abc$35683$n5643
.sym 20775 clk12_$glb_clk
.sym 20777 picorv32.cpuregs_rs1[27]
.sym 20778 picorv32.cpuregs_rs1[19]
.sym 20779 basesoc_picorv328[27]
.sym 20780 picorv32.cpuregs_rs1[25]
.sym 20781 $abc$35683$n4478
.sym 20782 $abc$35683$n3624
.sym 20783 $abc$35683$n3620
.sym 20784 $abc$35683$n6721
.sym 20789 $abc$35683$n3578_1
.sym 20790 picorv32.cpuregs_rs1[23]
.sym 20793 picorv32.alu_out_q[21]
.sym 20794 basesoc_picorv323[4]
.sym 20795 picorv32.cpuregs_wrdata[23]
.sym 20796 basesoc_picorv323[2]
.sym 20798 picorv32.cpu_state[0]
.sym 20801 picorv32.mem_wordsize[0]
.sym 20802 $abc$35683$n3786
.sym 20803 basesoc_picorv327[10]
.sym 20804 $abc$35683$n3081
.sym 20805 $abc$35683$n4337_1
.sym 20806 $abc$35683$n3626
.sym 20807 basesoc_picorv328[29]
.sym 20808 picorv32.alu_out_q[23]
.sym 20809 $abc$35683$n4440_1
.sym 20810 $abc$35683$n4442_1
.sym 20811 basesoc_picorv328[8]
.sym 20812 picorv32.cpuregs_rs1[19]
.sym 20818 $abc$35683$n5636
.sym 20820 $abc$35683$n3081
.sym 20821 $abc$35683$n3616
.sym 20822 $abc$35683$n4258_1
.sym 20823 $abc$35683$n5637
.sym 20824 $abc$35683$n4438_1
.sym 20825 $abc$35683$n3081
.sym 20827 basesoc_picorv328[15]
.sym 20828 picorv32.decoded_imm[22]
.sym 20829 $abc$35683$n3614
.sym 20830 $abc$35683$n4259_1
.sym 20831 $abc$35683$n3628
.sym 20832 $abc$35683$n2882
.sym 20833 $abc$35683$n5437
.sym 20835 $abc$35683$n4440_1
.sym 20836 $abc$35683$n3051
.sym 20837 $abc$35683$n3786
.sym 20840 picorv32.decoded_imm[23]
.sym 20842 picorv32.decoded_imm[29]
.sym 20843 $abc$35683$n3569_1
.sym 20844 basesoc_picorv327[15]
.sym 20845 $abc$35683$n4260
.sym 20846 $abc$35683$n4439
.sym 20847 $abc$35683$n3036
.sym 20851 $abc$35683$n3036
.sym 20852 $abc$35683$n2882
.sym 20853 $abc$35683$n5437
.sym 20854 $abc$35683$n3081
.sym 20858 picorv32.decoded_imm[23]
.sym 20859 $abc$35683$n3616
.sym 20860 $abc$35683$n3051
.sym 20864 $abc$35683$n4440_1
.sym 20865 $abc$35683$n4438_1
.sym 20866 $abc$35683$n4439
.sym 20869 $abc$35683$n3786
.sym 20870 $abc$35683$n5636
.sym 20871 $abc$35683$n5637
.sym 20872 $abc$35683$n3569_1
.sym 20875 $abc$35683$n4258_1
.sym 20876 basesoc_picorv327[15]
.sym 20877 basesoc_picorv328[15]
.sym 20882 $abc$35683$n3051
.sym 20883 picorv32.decoded_imm[22]
.sym 20884 $abc$35683$n3614
.sym 20887 $abc$35683$n4260
.sym 20888 basesoc_picorv327[15]
.sym 20889 basesoc_picorv328[15]
.sym 20890 $abc$35683$n4259_1
.sym 20894 $abc$35683$n3628
.sym 20895 picorv32.decoded_imm[29]
.sym 20896 $abc$35683$n3051
.sym 20897 $abc$35683$n3081
.sym 20898 clk12_$glb_clk
.sym 20900 $abc$35683$n3164
.sym 20901 $abc$35683$n4498
.sym 20902 $abc$35683$n4488
.sym 20903 basesoc_picorv328[8]
.sym 20904 $abc$35683$n3161
.sym 20905 $abc$35683$n3160
.sym 20906 $abc$35683$n3159_1
.sym 20907 $abc$35683$n3163
.sym 20912 $abc$35683$n5636
.sym 20914 basesoc_picorv328[22]
.sym 20915 picorv32.instr_maskirq
.sym 20916 basesoc_picorv328[23]
.sym 20917 basesoc_picorv323[1]
.sym 20918 $abc$35683$n5605
.sym 20920 picorv32.instr_sub
.sym 20922 $abc$35683$n5661
.sym 20923 basesoc_picorv323[1]
.sym 20924 basesoc_picorv328[27]
.sym 20925 picorv32.mem_rdata_q[14]
.sym 20926 basesoc_picorv327[29]
.sym 20927 $abc$35683$n3051
.sym 20928 picorv32.cpuregs_wrdata[19]
.sym 20929 basesoc_picorv323[3]
.sym 20930 picorv32.decoded_imm[24]
.sym 20933 $abc$35683$n3051
.sym 20934 basesoc_picorv327[18]
.sym 20935 basesoc_picorv328[29]
.sym 20941 $abc$35683$n232
.sym 20942 basesoc_picorv328[23]
.sym 20943 $abc$35683$n4258_1
.sym 20944 $abc$35683$n4477
.sym 20946 $abc$35683$n4447
.sym 20947 $abc$35683$n4260
.sym 20949 $abc$35683$n4450_1
.sym 20950 $abc$35683$n4496_1
.sym 20953 $abc$35683$n4478
.sym 20954 picorv32.cpuregs_wrdata[19]
.sym 20955 basesoc_picorv327[23]
.sym 20957 $abc$35683$n4495
.sym 20958 $abc$35683$n4498
.sym 20959 $abc$35683$n3165
.sym 20960 picorv32.cpu_state[2]
.sym 20961 $abc$35683$n4259_1
.sym 20963 $abc$35683$n4378_1
.sym 20964 $abc$35683$n4442_1
.sym 20965 $abc$35683$n4476
.sym 20966 basesoc_picorv323[4]
.sym 20969 basesoc_picorv327[23]
.sym 20972 $abc$35683$n4448_1
.sym 20974 $abc$35683$n4258_1
.sym 20975 $abc$35683$n4477
.sym 20976 $abc$35683$n3165
.sym 20977 $abc$35683$n4478
.sym 20980 $abc$35683$n4476
.sym 20981 basesoc_picorv323[4]
.sym 20982 $abc$35683$n4442_1
.sym 20983 $abc$35683$n4378_1
.sym 20987 basesoc_picorv328[23]
.sym 20989 basesoc_picorv327[23]
.sym 20992 basesoc_picorv328[23]
.sym 20993 $abc$35683$n4259_1
.sym 20994 basesoc_picorv327[23]
.sym 20995 $abc$35683$n4260
.sym 20998 $abc$35683$n4448_1
.sym 20999 $abc$35683$n4450_1
.sym 21001 $abc$35683$n4447
.sym 21007 picorv32.cpuregs_wrdata[19]
.sym 21010 $abc$35683$n4495
.sym 21012 $abc$35683$n4496_1
.sym 21013 $abc$35683$n4498
.sym 21016 picorv32.cpu_state[2]
.sym 21017 $abc$35683$n232
.sym 21021 clk12_$glb_clk
.sym 21023 $abc$35683$n6666
.sym 21024 picorv32.alu_out_q[3]
.sym 21025 $abc$35683$n4336_1
.sym 21026 $abc$35683$n5456
.sym 21027 $abc$35683$n4487
.sym 21028 picorv32.alu_out_q[25]
.sym 21029 $abc$35683$n3162
.sym 21030 $abc$35683$n4486
.sym 21031 $PACKER_VCC_NET
.sym 21032 $abc$35683$n4813
.sym 21035 basesoc_picorv328[9]
.sym 21037 $abc$35683$n4259_1
.sym 21038 basesoc_picorv328[8]
.sym 21039 $abc$35683$n4258_1
.sym 21040 basesoc_picorv328[29]
.sym 21041 picorv32.instr_sub
.sym 21042 basesoc_picorv328[9]
.sym 21043 basesoc_picorv323[2]
.sym 21045 $abc$35683$n232
.sym 21046 picorv32.instr_sub
.sym 21047 picorv32.cpuregs_rs1[23]
.sym 21048 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 21050 picorv32.irq_active
.sym 21051 picorv32.cpuregs_rs1[18]
.sym 21052 basesoc_picorv327[8]
.sym 21053 picorv32.decoded_imm[8]
.sym 21055 $abc$35683$n4814
.sym 21056 $abc$35683$n3036
.sym 21058 $abc$35683$n3081
.sym 21064 picorv32.decoded_imm[28]
.sym 21066 basesoc_picorv323[4]
.sym 21067 picorv32.decoded_imm[19]
.sym 21069 $abc$35683$n4260
.sym 21070 $abc$35683$n3608
.sym 21074 $abc$35683$n4506_1
.sym 21076 $abc$35683$n3626
.sym 21078 $abc$35683$n4497_1
.sym 21079 basesoc_picorv328[29]
.sym 21080 $abc$35683$n4442_1
.sym 21081 $abc$35683$n4259_1
.sym 21083 $abc$35683$n3604
.sym 21084 basesoc_picorv328[27]
.sym 21085 $abc$35683$n3051
.sym 21086 basesoc_picorv327[29]
.sym 21087 $abc$35683$n4281
.sym 21091 $abc$35683$n3081
.sym 21092 $abc$35683$n4258_1
.sym 21093 basesoc_picorv327[27]
.sym 21095 picorv32.decoded_imm[17]
.sym 21097 picorv32.decoded_imm[17]
.sym 21098 $abc$35683$n3051
.sym 21100 $abc$35683$n3604
.sym 21103 $abc$35683$n4497_1
.sym 21104 basesoc_picorv328[27]
.sym 21105 $abc$35683$n4258_1
.sym 21106 basesoc_picorv327[27]
.sym 21109 basesoc_picorv328[29]
.sym 21110 $abc$35683$n4259_1
.sym 21111 basesoc_picorv327[29]
.sym 21112 $abc$35683$n4260
.sym 21115 $abc$35683$n4258_1
.sym 21116 basesoc_picorv327[29]
.sym 21117 $abc$35683$n4506_1
.sym 21118 basesoc_picorv328[29]
.sym 21122 $abc$35683$n3626
.sym 21123 picorv32.decoded_imm[28]
.sym 21124 $abc$35683$n3051
.sym 21127 $abc$35683$n4281
.sym 21128 basesoc_picorv323[4]
.sym 21130 $abc$35683$n4442_1
.sym 21133 basesoc_picorv327[27]
.sym 21134 $abc$35683$n4259_1
.sym 21135 basesoc_picorv328[27]
.sym 21136 $abc$35683$n4260
.sym 21139 $abc$35683$n3051
.sym 21140 $abc$35683$n3608
.sym 21141 picorv32.decoded_imm[19]
.sym 21143 $abc$35683$n3081
.sym 21144 clk12_$glb_clk
.sym 21146 $abc$35683$n3167
.sym 21147 $abc$35683$n4511_1
.sym 21148 $abc$35683$n6646
.sym 21149 $abc$35683$n4510
.sym 21150 basesoc_picorv328[24]
.sym 21151 $abc$35683$n3166
.sym 21152 $abc$35683$n3168
.sym 21153 $abc$35683$n6675
.sym 21158 basesoc_picorv328[17]
.sym 21159 $abc$35683$n3003
.sym 21161 $abc$35683$n4436_1
.sym 21162 basesoc_picorv323[4]
.sym 21163 $abc$35683$n6670
.sym 21164 basesoc_picorv323[2]
.sym 21165 $abc$35683$n4260
.sym 21166 $abc$35683$n3040
.sym 21167 picorv32.alu_out_q[3]
.sym 21168 basesoc_picorv328[28]
.sym 21170 $abc$35683$n4259_1
.sym 21171 basesoc_picorv328[24]
.sym 21172 basesoc_picorv327[23]
.sym 21173 $abc$35683$n4392_1
.sym 21175 basesoc_picorv328[28]
.sym 21176 picorv32.cpu_state[5]
.sym 21177 $abc$35683$n4258_1
.sym 21178 picorv32.cpu_state[3]
.sym 21179 $abc$35683$n4485
.sym 21180 $abc$35683$n3081
.sym 21181 picorv32.decoded_imm[17]
.sym 21189 $abc$35683$n2888
.sym 21197 $abc$35683$n725
.sym 21206 picorv32.instr_jalr
.sym 21207 $abc$35683$n3003
.sym 21214 $abc$35683$n2881
.sym 21233 picorv32.instr_jalr
.sym 21235 $abc$35683$n725
.sym 21256 $abc$35683$n2888
.sym 21258 $abc$35683$n2881
.sym 21267 clk12_$glb_clk
.sym 21268 $abc$35683$n3003
.sym 21269 $abc$35683$n4492
.sym 21270 $abc$35683$n3880
.sym 21271 picorv32.cpu_state[1]
.sym 21272 $abc$35683$n4335
.sym 21273 $abc$35683$n3036
.sym 21275 $abc$35683$n2876_1
.sym 21276 $abc$35683$n4491
.sym 21284 picorv32.cpu_state[3]
.sym 21286 $abc$35683$n6675
.sym 21288 $abc$35683$n3167
.sym 21290 basesoc_picorv327[2]
.sym 21291 picorv32.is_lui_auipc_jal
.sym 21295 $abc$35683$n4256_1
.sym 21297 $abc$35683$n4442_1
.sym 21302 $abc$35683$n4421
.sym 21304 picorv32.mem_wordsize[0]
.sym 21312 picorv32.is_compare
.sym 21315 $abc$35683$n232
.sym 21316 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 21317 $abc$35683$n2883
.sym 21320 $abc$35683$n2888
.sym 21322 $abc$35683$n4257
.sym 21323 $abc$35683$n4442_1
.sym 21325 $abc$35683$n4259_1
.sym 21326 $abc$35683$n2878
.sym 21330 $abc$35683$n4355
.sym 21332 $abc$35683$n4260
.sym 21333 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 21335 $abc$35683$n2889
.sym 21336 basesoc_picorv323[4]
.sym 21338 $abc$35683$n4258_1
.sym 21340 $abc$35683$n3003
.sym 21341 $abc$35683$n2880
.sym 21344 $abc$35683$n232
.sym 21346 $abc$35683$n3003
.sym 21349 basesoc_picorv323[4]
.sym 21350 $abc$35683$n4442_1
.sym 21352 $abc$35683$n4355
.sym 21355 $abc$35683$n2880
.sym 21356 $abc$35683$n3003
.sym 21358 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 21367 picorv32.is_compare
.sym 21368 $abc$35683$n4258_1
.sym 21369 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 21373 $abc$35683$n4257
.sym 21374 $abc$35683$n4259_1
.sym 21376 $abc$35683$n4260
.sym 21379 $abc$35683$n2878
.sym 21380 $abc$35683$n2883
.sym 21381 $abc$35683$n2889
.sym 21382 $abc$35683$n2888
.sym 21390 clk12_$glb_clk
.sym 21391 $abc$35683$n232_$glb_sr
.sym 21392 $abc$35683$n4504
.sym 21393 $abc$35683$n4392_1
.sym 21394 picorv32.instr_sb
.sym 21395 $abc$35683$n4261_1
.sym 21396 $abc$35683$n4485
.sym 21397 $abc$35683$n3869
.sym 21398 $abc$35683$n2884
.sym 21399 picorv32.instr_sh
.sym 21404 $abc$35683$n3004
.sym 21406 $abc$35683$n4256_1
.sym 21407 basesoc_picorv323[3]
.sym 21408 $abc$35683$n3081
.sym 21410 picorv32.is_compare
.sym 21411 basesoc_picorv323[1]
.sym 21412 picorv32.cpu_state[5]
.sym 21413 $abc$35683$n6677
.sym 21415 $abc$35683$n4258_1
.sym 21416 $abc$35683$n4355
.sym 21417 basesoc_picorv323[3]
.sym 21418 basesoc_picorv327[18]
.sym 21419 basesoc_picorv327[26]
.sym 21420 $PACKER_VCC_NET
.sym 21422 basesoc_picorv327[29]
.sym 21423 $abc$35683$n4256_1
.sym 21424 basesoc_picorv327[29]
.sym 21425 picorv32.mem_rdata_q[14]
.sym 21427 picorv32.cpu_state[4]
.sym 21434 $abc$35683$n2885_1
.sym 21435 $abc$35683$n2886
.sym 21436 $abc$35683$n4422_1
.sym 21437 picorv32.instr_lbu
.sym 21438 $abc$35683$n4256_1
.sym 21440 $abc$35683$n2887_1
.sym 21441 picorv32.instr_lw
.sym 21442 picorv32.instr_lhu
.sym 21443 picorv32.mem_rdata_q[13]
.sym 21444 $abc$35683$n3004
.sym 21445 picorv32.mem_rdata_q[12]
.sym 21446 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 21448 basesoc_picorv323[4]
.sym 21449 picorv32.mem_rdata_q[14]
.sym 21450 picorv32.instr_blt
.sym 21451 picorv32.instr_bge
.sym 21452 $abc$35683$n3466
.sym 21453 $abc$35683$n3486
.sym 21455 $abc$35683$n2884
.sym 21457 picorv32.instr_beq
.sym 21460 picorv32.instr_lh
.sym 21461 picorv32.instr_bgeu
.sym 21462 $abc$35683$n4421
.sym 21466 picorv32.mem_rdata_q[14]
.sym 21467 picorv32.mem_rdata_q[13]
.sym 21468 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 21469 picorv32.mem_rdata_q[12]
.sym 21472 picorv32.instr_blt
.sym 21473 picorv32.instr_lh
.sym 21474 picorv32.instr_bgeu
.sym 21475 picorv32.instr_lhu
.sym 21478 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 21481 $abc$35683$n3466
.sym 21484 picorv32.instr_lw
.sym 21485 picorv32.instr_bge
.sym 21486 picorv32.instr_beq
.sym 21487 picorv32.instr_lbu
.sym 21490 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 21491 picorv32.mem_rdata_q[12]
.sym 21492 picorv32.mem_rdata_q[14]
.sym 21493 picorv32.mem_rdata_q[13]
.sym 21496 $abc$35683$n4256_1
.sym 21497 $abc$35683$n4421
.sym 21498 $abc$35683$n4422_1
.sym 21499 basesoc_picorv323[4]
.sym 21502 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 21504 $abc$35683$n3486
.sym 21508 $abc$35683$n2887_1
.sym 21509 $abc$35683$n2884
.sym 21510 $abc$35683$n2885_1
.sym 21511 $abc$35683$n2886
.sym 21512 $abc$35683$n3004
.sym 21513 clk12_$glb_clk
.sym 21514 $abc$35683$n232_$glb_sr
.sym 21515 $abc$35683$n3872
.sym 21516 $abc$35683$n3878
.sym 21517 picorv32.mem_wordsize[1]
.sym 21518 $abc$35683$n3871
.sym 21519 $abc$35683$n3907
.sym 21520 $abc$35683$n5504
.sym 21521 $abc$35683$n3940_1
.sym 21522 $abc$35683$n3941_1
.sym 21527 picorv32.instr_beq
.sym 21528 picorv32.is_sb_sh_sw
.sym 21530 $abc$35683$n3004
.sym 21531 picorv32.mem_rdata_q[13]
.sym 21536 $abc$35683$n4259_1
.sym 21537 basesoc_picorv327[6]
.sym 21539 $abc$35683$n4393_1
.sym 21540 picorv32.instr_bge
.sym 21542 basesoc_picorv323[0]
.sym 21544 picorv32.instr_bgeu
.sym 21545 picorv32.instr_lh
.sym 21546 basesoc_picorv323[1]
.sym 21547 picorv32.cpuregs_rs1[23]
.sym 21548 picorv32.instr_bne
.sym 21549 basesoc_picorv327[30]
.sym 21550 $abc$35683$n3878
.sym 21558 basesoc_picorv323[4]
.sym 21559 $abc$35683$n3466
.sym 21560 $abc$35683$n4289_1
.sym 21563 picorv32.mem_rdata_q[13]
.sym 21564 picorv32.mem_rdata_q[12]
.sym 21566 $abc$35683$n4281
.sym 21567 $abc$35683$n4256_1
.sym 21568 $abc$35683$n4295_1
.sym 21569 $abc$35683$n4357
.sym 21571 picorv32.is_lb_lh_lw_lbu_lhu
.sym 21575 $abc$35683$n4266
.sym 21577 basesoc_picorv323[3]
.sym 21581 $abc$35683$n3486
.sym 21585 picorv32.mem_rdata_q[14]
.sym 21589 picorv32.mem_rdata_q[14]
.sym 21590 picorv32.mem_rdata_q[13]
.sym 21591 picorv32.is_lb_lh_lw_lbu_lhu
.sym 21592 picorv32.mem_rdata_q[12]
.sym 21595 $abc$35683$n3466
.sym 21598 picorv32.is_lb_lh_lw_lbu_lhu
.sym 21601 basesoc_picorv323[4]
.sym 21603 $abc$35683$n4256_1
.sym 21604 $abc$35683$n4295_1
.sym 21607 $abc$35683$n4295_1
.sym 21609 basesoc_picorv323[3]
.sym 21610 $abc$35683$n4357
.sym 21613 picorv32.is_lb_lh_lw_lbu_lhu
.sym 21614 picorv32.mem_rdata_q[13]
.sym 21615 picorv32.mem_rdata_q[14]
.sym 21616 picorv32.mem_rdata_q[12]
.sym 21619 basesoc_picorv323[3]
.sym 21621 $abc$35683$n4295_1
.sym 21622 $abc$35683$n4289_1
.sym 21625 basesoc_picorv323[4]
.sym 21626 $abc$35683$n4281
.sym 21627 $abc$35683$n4256_1
.sym 21628 $abc$35683$n4266
.sym 21632 picorv32.is_lb_lh_lw_lbu_lhu
.sym 21634 $abc$35683$n3486
.sym 21635 $abc$35683$n3003_$glb_ce
.sym 21636 clk12_$glb_clk
.sym 21638 $abc$35683$n3867
.sym 21639 $abc$35683$n3877
.sym 21640 $abc$35683$n3868
.sym 21641 $abc$35683$n5505
.sym 21642 $abc$35683$n5506
.sym 21643 picorv32.mem_wordsize[0]
.sym 21644 $abc$35683$n3993
.sym 21645 $abc$35683$n3994_1
.sym 21650 basesoc_picorv327[13]
.sym 21651 $abc$35683$n3940_1
.sym 21652 picorv32.is_lui_auipc_jal
.sym 21655 $abc$35683$n2891_1
.sym 21656 $abc$35683$n4442_1
.sym 21658 $abc$35683$n3051
.sym 21659 basesoc_picorv327[9]
.sym 21660 basesoc_picorv327[5]
.sym 21661 picorv32.cpu_state[3]
.sym 21664 picorv32.cpu_state[5]
.sym 21665 basesoc_picorv327[16]
.sym 21668 picorv32.cpu_state[5]
.sym 21669 $abc$35683$n3056_1
.sym 21670 basesoc_picorv327[3]
.sym 21671 picorv32.instr_srl
.sym 21679 $abc$35683$n4352
.sym 21680 $abc$35683$n4293
.sym 21681 basesoc_picorv323[2]
.sym 21682 $abc$35683$n4282_1
.sym 21683 picorv32.instr_lbu
.sym 21685 basesoc_picorv327[31]
.sym 21687 picorv32.instr_lw
.sym 21688 picorv32.instr_lhu
.sym 21691 $abc$35683$n4290
.sym 21693 $abc$35683$n4256_1
.sym 21694 $abc$35683$n4356
.sym 21695 basesoc_picorv323[4]
.sym 21697 basesoc_picorv327[29]
.sym 21699 $abc$35683$n4289_1
.sym 21700 $abc$35683$n4357
.sym 21702 basesoc_picorv323[0]
.sym 21703 $abc$35683$n4355
.sym 21704 basesoc_picorv323[3]
.sym 21707 $abc$35683$n4295_1
.sym 21709 basesoc_picorv327[30]
.sym 21712 basesoc_picorv323[3]
.sym 21713 $abc$35683$n4357
.sym 21714 $abc$35683$n4356
.sym 21718 basesoc_picorv323[0]
.sym 21721 basesoc_picorv327[31]
.sym 21724 basesoc_picorv323[3]
.sym 21726 $abc$35683$n4289_1
.sym 21727 $abc$35683$n4282_1
.sym 21730 $abc$35683$n4256_1
.sym 21731 $abc$35683$n4352
.sym 21732 $abc$35683$n4355
.sym 21733 basesoc_picorv323[4]
.sym 21736 basesoc_picorv323[2]
.sym 21737 $abc$35683$n4293
.sym 21739 $abc$35683$n4290
.sym 21742 $abc$35683$n4293
.sym 21744 $abc$35683$n4295_1
.sym 21745 basesoc_picorv323[2]
.sym 21748 picorv32.instr_lhu
.sym 21750 picorv32.instr_lbu
.sym 21751 picorv32.instr_lw
.sym 21754 basesoc_picorv327[30]
.sym 21755 basesoc_picorv327[29]
.sym 21756 basesoc_picorv323[0]
.sym 21759 clk12_$glb_clk
.sym 21761 $abc$35683$n4120
.sym 21762 $abc$35683$n4287
.sym 21763 $abc$35683$n4288_1
.sym 21764 $abc$35683$n4291_1
.sym 21765 $abc$35683$n3919
.sym 21767 $abc$35683$n3920
.sym 21768 $abc$35683$n4292_1
.sym 21774 $abc$35683$n3993
.sym 21777 $abc$35683$n4244
.sym 21782 $abc$35683$n3877
.sym 21786 $abc$35683$n4295_1
.sym 21789 $abc$35683$n4421
.sym 21791 picorv32.mem_wordsize[0]
.sym 21792 basesoc_uart_tx_fifo_wrport_we
.sym 21793 basesoc_picorv327[13]
.sym 21795 basesoc_picorv327[10]
.sym 21803 $abc$35683$n4286_1
.sym 21804 $abc$35683$n4274_1
.sym 21807 basesoc_picorv323[1]
.sym 21808 $abc$35683$n4354
.sym 21810 $abc$35683$n4353
.sym 21813 basesoc_picorv323[3]
.sym 21814 $abc$35683$n4283_1
.sym 21815 basesoc_picorv323[1]
.sym 21817 basesoc_picorv323[2]
.sym 21819 $abc$35683$n4287
.sym 21820 $abc$35683$n4288_1
.sym 21821 $abc$35683$n4282_1
.sym 21822 $abc$35683$n4290
.sym 21825 $abc$35683$n4356
.sym 21829 $abc$35683$n4291_1
.sym 21833 $abc$35683$n4292_1
.sym 21835 $abc$35683$n4354
.sym 21837 basesoc_picorv323[3]
.sym 21838 $abc$35683$n4353
.sym 21841 $abc$35683$n4287
.sym 21842 $abc$35683$n4288_1
.sym 21844 basesoc_picorv323[1]
.sym 21847 $abc$35683$n4274_1
.sym 21849 basesoc_picorv323[3]
.sym 21850 $abc$35683$n4282_1
.sym 21853 $abc$35683$n4286_1
.sym 21854 basesoc_picorv323[2]
.sym 21855 $abc$35683$n4283_1
.sym 21859 $abc$35683$n4291_1
.sym 21860 basesoc_picorv323[1]
.sym 21861 $abc$35683$n4292_1
.sym 21865 basesoc_picorv323[1]
.sym 21866 $abc$35683$n4291_1
.sym 21868 $abc$35683$n4288_1
.sym 21871 basesoc_picorv323[3]
.sym 21873 $abc$35683$n4354
.sym 21874 $abc$35683$n4356
.sym 21877 $abc$35683$n4286_1
.sym 21878 $abc$35683$n4290
.sym 21880 basesoc_picorv323[2]
.sym 21884 $abc$35683$n4267_1
.sym 21885 $abc$35683$n4269
.sym 21886 $abc$35683$n4285_1
.sym 21887 $abc$35683$n4280_1
.sym 21888 $abc$35683$n4270_1
.sym 21889 $abc$35683$n4284
.sym 21890 $abc$35683$n4268_1
.sym 21891 $abc$35683$n4279_1
.sym 21905 picorv32.is_lbu_lhu_lw
.sym 21906 basesoc_picorv327[7]
.sym 21907 basesoc_picorv327[27]
.sym 21910 por_rst
.sym 21912 basesoc_picorv327[24]
.sym 21916 basesoc_picorv327[18]
.sym 21917 basesoc_picorv323[3]
.sym 21918 basesoc_picorv327[28]
.sym 21926 $abc$35683$n4287
.sym 21928 basesoc_picorv323[3]
.sym 21935 basesoc_picorv323[2]
.sym 21937 $abc$35683$n4283_1
.sym 21940 $abc$35683$n4278
.sym 21941 $abc$35683$n4275
.sym 21943 $abc$35683$n4274_1
.sym 21945 basesoc_picorv323[1]
.sym 21946 basesoc_picorv323[1]
.sym 21949 $abc$35683$n4267_1
.sym 21951 $abc$35683$n4285_1
.sym 21952 $abc$35683$n4280_1
.sym 21953 $abc$35683$n4271_1
.sym 21954 $abc$35683$n4284
.sym 21956 $abc$35683$n4279_1
.sym 21958 $abc$35683$n4275
.sym 21959 basesoc_picorv323[2]
.sym 21961 $abc$35683$n4271_1
.sym 21964 $abc$35683$n4285_1
.sym 21966 $abc$35683$n4287
.sym 21967 basesoc_picorv323[1]
.sym 21970 $abc$35683$n4275
.sym 21971 basesoc_picorv323[2]
.sym 21972 $abc$35683$n4278
.sym 21976 $abc$35683$n4267_1
.sym 21978 basesoc_picorv323[3]
.sym 21979 $abc$35683$n4274_1
.sym 21982 $abc$35683$n4284
.sym 21983 basesoc_picorv323[1]
.sym 21985 $abc$35683$n4285_1
.sym 21988 basesoc_picorv323[1]
.sym 21989 $abc$35683$n4284
.sym 21991 $abc$35683$n4280_1
.sym 21994 $abc$35683$n4278
.sym 21995 basesoc_picorv323[2]
.sym 21997 $abc$35683$n4283_1
.sym 22000 basesoc_picorv323[1]
.sym 22001 $abc$35683$n4279_1
.sym 22003 $abc$35683$n4280_1
.sym 22007 $abc$35683$n4275
.sym 22008 $abc$35683$n4276_1
.sym 22009 $abc$35683$n4272
.sym 22010 $abc$35683$n4323
.sym 22011 $abc$35683$n4271_1
.sym 22012 $abc$35683$n4273_1
.sym 22013 $abc$35683$n4324_1
.sym 22014 $abc$35683$n4277_1
.sym 22019 sys_rst
.sym 22022 $abc$35683$n3056_1
.sym 22023 basesoc_picorv327[2]
.sym 22024 basesoc_picorv327[20]
.sym 22026 sys_rst
.sym 22027 basesoc_picorv327[19]
.sym 22028 basesoc_picorv327[14]
.sym 22029 basesoc_picorv323[2]
.sym 22030 basesoc_picorv327[19]
.sym 22033 basesoc_picorv327[7]
.sym 22037 $abc$35683$n2730
.sym 22038 basesoc_picorv323[1]
.sym 22042 basesoc_picorv323[0]
.sym 22056 basesoc_picorv323[2]
.sym 22063 $abc$35683$n4279_1
.sym 22067 $abc$35683$n4323
.sym 22070 $abc$35683$n4324_1
.sym 22071 $abc$35683$n4277_1
.sym 22073 basesoc_picorv323[1]
.sym 22074 $abc$35683$n4326
.sym 22077 basesoc_picorv323[3]
.sym 22081 $abc$35683$n4324_1
.sym 22082 basesoc_picorv323[2]
.sym 22084 $abc$35683$n4323
.sym 22093 basesoc_picorv323[1]
.sym 22095 $abc$35683$n4279_1
.sym 22096 $abc$35683$n4277_1
.sym 22111 $abc$35683$n4326
.sym 22112 $abc$35683$n4324_1
.sym 22113 basesoc_picorv323[2]
.sym 22114 basesoc_picorv323[3]
.sym 22137 basesoc_uart_phy_tx_bitcount[1]
.sym 22145 basesoc_picorv327[5]
.sym 22151 basesoc_picorv327[9]
.sym 22152 basesoc_picorv327[11]
.sym 22165 $abc$35683$n2818
.sym 22173 $abc$35683$n2974
.sym 22174 $abc$35683$n206
.sym 22176 $abc$35683$n6293
.sym 22178 $abc$35683$n6295
.sym 22182 por_rst
.sym 22183 $abc$35683$n6292
.sym 22186 $abc$35683$n204
.sym 22187 $abc$35683$n210
.sym 22195 $abc$35683$n208
.sym 22201 sys_rst
.sym 22206 por_rst
.sym 22207 $abc$35683$n6295
.sym 22212 $abc$35683$n206
.sym 22218 por_rst
.sym 22219 sys_rst
.sym 22222 $abc$35683$n6293
.sym 22225 por_rst
.sym 22230 $abc$35683$n204
.sym 22234 $abc$35683$n208
.sym 22235 $abc$35683$n210
.sym 22236 $abc$35683$n206
.sym 22237 $abc$35683$n204
.sym 22242 $abc$35683$n210
.sym 22248 $abc$35683$n6292
.sym 22249 por_rst
.sym 22250 $abc$35683$n2974
.sym 22251 clk12_$glb_clk
.sym 22255 $abc$35683$n6143
.sym 22256 $abc$35683$n6145
.sym 22257 basesoc_uart_phy_tx_bitcount[2]
.sym 22258 $abc$35683$n3206
.sym 22260 basesoc_uart_phy_tx_bitcount[3]
.sym 22272 $abc$35683$n2727
.sym 22284 basesoc_uart_tx_fifo_wrport_we
.sym 22295 $abc$35683$n6297
.sym 22296 $abc$35683$n2974
.sym 22300 por_rst
.sym 22301 $abc$35683$n218
.sym 22302 $abc$35683$n214
.sym 22304 $abc$35683$n6298
.sym 22307 $abc$35683$n212
.sym 22325 $abc$35683$n216
.sym 22327 por_rst
.sym 22328 $abc$35683$n6297
.sym 22336 $abc$35683$n212
.sym 22339 $abc$35683$n212
.sym 22340 $abc$35683$n214
.sym 22341 $abc$35683$n216
.sym 22342 $abc$35683$n218
.sym 22353 $abc$35683$n216
.sym 22359 $abc$35683$n214
.sym 22369 $abc$35683$n6298
.sym 22372 por_rst
.sym 22373 $abc$35683$n2974
.sym 22374 clk12_$glb_clk
.sym 22378 basesoc_uart_tx_fifo_produce[2]
.sym 22379 basesoc_uart_tx_fifo_produce[3]
.sym 22380 $abc$35683$n6752
.sym 22381 $abc$35683$n2818
.sym 22382 $abc$35683$n2817
.sym 22383 basesoc_uart_tx_fifo_produce[0]
.sym 22392 $PACKER_VCC_NET
.sym 22396 basesoc_uart_phy_tx_bitcount[0]
.sym 22401 $abc$35683$n2727
.sym 22405 $PACKER_VCC_NET
.sym 22503 basesoc_uart_tx_fifo_produce[1]
.sym 22511 sys_rst
.sym 22635 basesoc_dat_w[7]
.sym 22649 $abc$35683$n2818
.sym 22741 picorv32.mem_rdata_q[14]
.sym 22745 array_muxed0[1]
.sym 22746 picorv32.mem_wordsize[1]
.sym 22860 $abc$35683$n3703
.sym 22863 $abc$35683$n3410
.sym 22864 $abc$35683$n2987_1
.sym 22867 array_muxed0[14]
.sym 22872 $abc$35683$n3414_1
.sym 22873 $abc$35683$n3428
.sym 22881 $abc$35683$n229
.sym 22912 basesoc_picorv323[9]
.sym 23020 array_muxed1[16]
.sym 23028 spram_wren0
.sym 23032 array_muxed0[8]
.sym 23033 $abc$35683$n2982
.sym 23051 basesoc_picorv328[25]
.sym 23052 basesoc_picorv328[26]
.sym 23053 basesoc_picorv323[10]
.sym 23061 $abc$35683$n2983
.sym 23072 $abc$35683$n3522
.sym 23077 basesoc_picorv323[9]
.sym 23078 basesoc_picorv328[30]
.sym 23081 basesoc_picorv323[14]
.sym 23085 basesoc_picorv323[14]
.sym 23095 basesoc_picorv328[26]
.sym 23097 $abc$35683$n3522
.sym 23098 basesoc_picorv323[10]
.sym 23101 basesoc_picorv328[25]
.sym 23102 $abc$35683$n3522
.sym 23104 basesoc_picorv323[9]
.sym 23114 $abc$35683$n3522
.sym 23115 basesoc_picorv328[30]
.sym 23116 basesoc_picorv323[14]
.sym 23129 $abc$35683$n2983
.sym 23130 clk12_$glb_clk
.sym 23142 $abc$35683$n3782
.sym 23145 $abc$35683$n2838_1
.sym 23146 array_muxed0[10]
.sym 23148 array_muxed0[5]
.sym 23150 $abc$35683$n2898_1
.sym 23155 basesoc_picorv328[25]
.sym 23156 spiflash_bus_dat_r[31]
.sym 23159 $PACKER_GND_NET
.sym 23164 basesoc_picorv328[30]
.sym 23166 $abc$35683$n229
.sym 23167 $abc$35683$n3522
.sym 23178 basesoc_picorv328[10]
.sym 23183 slave_sel_r[1]
.sym 23184 $abc$35683$n2940
.sym 23186 spiflash_bus_dat_r[30]
.sym 23193 basesoc_picorv323[2]
.sym 23197 picorv32.mem_wordsize[1]
.sym 23201 spiflash_bus_dat_r[31]
.sym 23219 spiflash_bus_dat_r[31]
.sym 23221 slave_sel_r[1]
.sym 23224 basesoc_picorv328[10]
.sym 23226 picorv32.mem_wordsize[1]
.sym 23227 basesoc_picorv323[2]
.sym 23232 spiflash_bus_dat_r[30]
.sym 23252 $abc$35683$n2940
.sym 23253 clk12_$glb_clk
.sym 23254 sys_rst_$glb_sr
.sym 23264 picorv32.mem_wordsize[0]
.sym 23265 picorv32.mem_wordsize[0]
.sym 23267 $abc$35683$n3001
.sym 23269 array_muxed0[7]
.sym 23270 $abc$35683$n2940
.sym 23271 slave_sel_r[1]
.sym 23272 $abc$35683$n2986
.sym 23273 array_muxed0[4]
.sym 23277 picorv32.mem_wordsize[1]
.sym 23278 picorv32.mem_rdata_latched[2]
.sym 23280 picorv32.decoded_rd[5]
.sym 23285 picorv32.decoded_imm_uj[30]
.sym 23299 picorv32.mem_rdata_latched[3]
.sym 23302 picorv32.mem_rdata_latched[23]
.sym 23318 picorv32.mem_wordsize[0]
.sym 23327 picorv32.mem_wordsize[1]
.sym 23329 picorv32.mem_rdata_latched[23]
.sym 23342 picorv32.mem_rdata_latched[3]
.sym 23348 picorv32.mem_wordsize[0]
.sym 23350 picorv32.mem_wordsize[1]
.sym 23376 clk12_$glb_clk
.sym 23390 picorv32.mem_rdata_q[23]
.sym 23391 picorv32.mem_rdata_latched[17]
.sym 23392 array_muxed0[12]
.sym 23393 picorv32.mem_rdata_latched[3]
.sym 23394 array_muxed0[3]
.sym 23395 $abc$35683$n3438
.sym 23396 picorv32.mem_rdata_q[3]
.sym 23397 $abc$35683$n2951_1
.sym 23398 picorv32.mem_rdata_latched[23]
.sym 23399 picorv32.mem_rdata_latched[5]
.sym 23400 picorv32.instr_jal
.sym 23401 $abc$35683$n2939_1
.sym 23403 picorv32.decoded_imm_uj[15]
.sym 23404 picorv32.mem_rdata_q[27]
.sym 23405 $abc$35683$n3522
.sym 23406 picorv32.is_sb_sh_sw
.sym 23410 picorv32.mem_rdata_latched[28]
.sym 23423 picorv32.mem_rdata_latched[27]
.sym 23426 picorv32.mem_rdata_latched[26]
.sym 23427 picorv32.mem_rdata_latched[28]
.sym 23429 $PACKER_GND_NET
.sym 23430 picorv32.mem_rdata_q[28]
.sym 23431 $abc$35683$n2863_1
.sym 23434 basesoc_picorv323[6]
.sym 23435 $abc$35683$n2960
.sym 23436 $abc$35683$n2898_1
.sym 23437 picorv32.mem_rdata_q[27]
.sym 23442 $abc$35683$n2956
.sym 23444 basesoc_picorv328[14]
.sym 23447 picorv32.mem_wordsize[1]
.sym 23450 $abc$35683$n725
.sym 23452 picorv32.mem_rdata_q[28]
.sym 23453 $abc$35683$n2898_1
.sym 23454 $abc$35683$n2960
.sym 23458 picorv32.mem_wordsize[1]
.sym 23459 basesoc_picorv328[14]
.sym 23461 basesoc_picorv323[6]
.sym 23464 picorv32.mem_rdata_latched[27]
.sym 23472 picorv32.mem_rdata_latched[26]
.sym 23477 $abc$35683$n2956
.sym 23478 picorv32.mem_rdata_q[27]
.sym 23479 $abc$35683$n2898_1
.sym 23484 $abc$35683$n2863_1
.sym 23485 $abc$35683$n725
.sym 23491 $PACKER_GND_NET
.sym 23496 picorv32.mem_rdata_latched[28]
.sym 23498 $abc$35683$n3001_$glb_ce
.sym 23499 clk12_$glb_clk
.sym 23512 basesoc_picorv328[27]
.sym 23513 $abc$35683$n2898_1
.sym 23515 $abc$35683$n2960
.sym 23516 picorv32.instr_jal
.sym 23517 picorv32.mem_wordsize[0]
.sym 23518 $abc$35683$n2972
.sym 23519 picorv32.decoded_imm_uj[7]
.sym 23520 basesoc_ctrl_reset_reset_r
.sym 23521 $abc$35683$n2951_1
.sym 23524 array_muxed0[8]
.sym 23525 picorv32.mem_rdata_latched[16]
.sym 23530 picorv32.mem_rdata_latched[27]
.sym 23531 basesoc_ctrl_storage[23]
.sym 23532 picorv32.mem_rdata_q[27]
.sym 23534 picorv32.mem_rdata_q[14]
.sym 23545 $abc$35683$n2898_1
.sym 23546 picorv32.mem_rdata_latched[27]
.sym 23548 picorv32.latched_rd[1]
.sym 23549 picorv32.cpu_state[2]
.sym 23550 picorv32.mem_rdata_latched[28]
.sym 23552 picorv32.mem_rdata_q[14]
.sym 23553 picorv32.mem_rdata_latched[12]
.sym 23554 $abc$35683$n2937
.sym 23557 picorv32.mem_rdata_latched[15]
.sym 23558 picorv32.mem_rdata_latched[31]
.sym 23561 $abc$35683$n3040
.sym 23566 picorv32.mem_rdata_latched[14]
.sym 23567 $abc$35683$n3438
.sym 23573 picorv32.mem_rdata_latched[26]
.sym 23575 $abc$35683$n3438
.sym 23576 picorv32.mem_rdata_q[14]
.sym 23578 $abc$35683$n2898_1
.sym 23581 picorv32.mem_rdata_latched[14]
.sym 23587 picorv32.mem_rdata_latched[12]
.sym 23596 picorv32.mem_rdata_latched[31]
.sym 23600 $abc$35683$n2937
.sym 23601 picorv32.mem_rdata_latched[26]
.sym 23605 picorv32.mem_rdata_latched[28]
.sym 23606 picorv32.mem_rdata_latched[27]
.sym 23608 picorv32.mem_rdata_latched[26]
.sym 23613 picorv32.mem_rdata_latched[15]
.sym 23617 $abc$35683$n3040
.sym 23619 picorv32.cpu_state[2]
.sym 23620 picorv32.latched_rd[1]
.sym 23621 $abc$35683$n3001_$glb_ce
.sym 23622 clk12_$glb_clk
.sym 23636 picorv32.mem_rdata_q[30]
.sym 23637 picorv32.instr_lui
.sym 23638 picorv32.cpu_state[0]
.sym 23639 $abc$35683$n2898_1
.sym 23640 picorv32.mem_rdata_q[29]
.sym 23641 $abc$35683$n2836
.sym 23642 picorv32.latched_rd[4]
.sym 23644 picorv32.latched_rd[1]
.sym 23645 basesoc_picorv323[11]
.sym 23646 picorv32.latched_rd[3]
.sym 23647 picorv32.mem_rdata_latched[24]
.sym 23648 basesoc_picorv328[30]
.sym 23651 $abc$35683$n3703
.sym 23652 $abc$35683$n5552
.sym 23655 $abc$35683$n3522
.sym 23656 picorv32.mem_rdata_latched[20]
.sym 23657 $abc$35683$n3950
.sym 23658 picorv32.mem_rdata_latched[18]
.sym 23659 $abc$35683$n2983
.sym 23665 picorv32.mem_rdata_latched[27]
.sym 23669 $abc$35683$n2993
.sym 23670 $abc$35683$n2954
.sym 23673 picorv32.mem_rdata_latched[14]
.sym 23674 $abc$35683$n2986
.sym 23677 $abc$35683$n2992
.sym 23679 $abc$35683$n2898_1
.sym 23681 $abc$35683$n2920_1
.sym 23682 picorv32.mem_rdata_latched[28]
.sym 23684 $abc$35683$n2972
.sym 23687 picorv32.mem_rdata_q[15]
.sym 23689 picorv32.mem_rdata_q[19]
.sym 23690 $abc$35683$n2907_1
.sym 23692 picorv32.mem_rdata_latched[19]
.sym 23693 $abc$35683$n2937
.sym 23696 picorv32.mem_rdata_latched[15]
.sym 23700 picorv32.mem_rdata_latched[19]
.sym 23705 picorv32.mem_rdata_latched[27]
.sym 23713 picorv32.mem_rdata_latched[14]
.sym 23716 picorv32.mem_rdata_q[19]
.sym 23718 $abc$35683$n2898_1
.sym 23719 $abc$35683$n2986
.sym 23722 $abc$35683$n2907_1
.sym 23723 $abc$35683$n2937
.sym 23724 $abc$35683$n2920_1
.sym 23725 $abc$35683$n2954
.sym 23728 $abc$35683$n2992
.sym 23729 picorv32.mem_rdata_latched[27]
.sym 23730 picorv32.mem_rdata_latched[28]
.sym 23731 $abc$35683$n2993
.sym 23736 picorv32.mem_rdata_latched[15]
.sym 23740 $abc$35683$n2898_1
.sym 23741 picorv32.mem_rdata_q[15]
.sym 23742 $abc$35683$n2972
.sym 23745 clk12_$glb_clk
.sym 23747 $abc$35683$n5552
.sym 23748 $abc$35683$n5553
.sym 23749 $abc$35683$n5554
.sym 23750 $abc$35683$n5560
.sym 23751 $abc$35683$n5555
.sym 23752 $abc$35683$n5556
.sym 23753 $abc$35683$n5603
.sym 23754 $abc$35683$n5615
.sym 23757 $abc$35683$n3618
.sym 23758 $abc$35683$n3534_1
.sym 23759 picorv32.mem_rdata_q[19]
.sym 23760 picorv32.cpuregs_rs1[18]
.sym 23762 picorv32.mem_rdata_q[31]
.sym 23763 basesoc_picorv323[13]
.sym 23765 picorv32.decoded_imm[8]
.sym 23766 $abc$35683$n2864
.sym 23767 picorv32.decoded_imm_uj[8]
.sym 23768 picorv32.mem_rdata_latched[22]
.sym 23769 picorv32.instr_auipc
.sym 23770 picorv32.cpu_state[2]
.sym 23772 $abc$35683$n3934
.sym 23773 picorv32.mem_wordsize[0]
.sym 23775 picorv32.cpuregs_wrdata[2]
.sym 23777 picorv32.cpuregs_wrdata[1]
.sym 23778 $abc$35683$n5615
.sym 23779 picorv32.latched_rd[2]
.sym 23780 picorv32.cpuregs_wrdata[9]
.sym 23782 $abc$35683$n3938
.sym 23789 picorv32.mem_rdata_latched[17]
.sym 23791 picorv32.mem_rdata_latched[19]
.sym 23792 $abc$35683$n3763
.sym 23793 $abc$35683$n2991
.sym 23794 basesoc_ctrl_reset_reset_r
.sym 23795 picorv32.mem_rdata_latched[15]
.sym 23796 $abc$35683$n2989
.sym 23797 picorv32.mem_rdata_latched[16]
.sym 23799 $abc$35683$n3094
.sym 23800 $abc$35683$n3001
.sym 23801 picorv32.decoded_rs1[2]
.sym 23802 basesoc_dat_w[7]
.sym 23803 picorv32.decoded_rs1[3]
.sym 23806 picorv32.decoded_rs1[0]
.sym 23812 picorv32.decoded_rs1[1]
.sym 23815 $abc$35683$n2990_1
.sym 23817 picorv32.decoded_rs1[4]
.sym 23818 picorv32.mem_rdata_latched[18]
.sym 23821 picorv32.mem_rdata_latched[16]
.sym 23822 picorv32.decoded_rs1[1]
.sym 23823 $abc$35683$n3763
.sym 23824 $abc$35683$n3001
.sym 23830 basesoc_ctrl_reset_reset_r
.sym 23833 $abc$35683$n3763
.sym 23834 $abc$35683$n3001
.sym 23835 picorv32.decoded_rs1[3]
.sym 23836 picorv32.mem_rdata_latched[18]
.sym 23841 basesoc_dat_w[7]
.sym 23845 $abc$35683$n3763
.sym 23846 $abc$35683$n3001
.sym 23847 picorv32.decoded_rs1[0]
.sym 23848 picorv32.mem_rdata_latched[15]
.sym 23851 $abc$35683$n2989
.sym 23853 $abc$35683$n2991
.sym 23854 $abc$35683$n2990_1
.sym 23857 $abc$35683$n3763
.sym 23858 picorv32.mem_rdata_latched[19]
.sym 23859 picorv32.decoded_rs1[4]
.sym 23860 $abc$35683$n3001
.sym 23863 picorv32.mem_rdata_latched[17]
.sym 23864 picorv32.decoded_rs1[2]
.sym 23865 $abc$35683$n3001
.sym 23866 $abc$35683$n3763
.sym 23867 $abc$35683$n3094
.sym 23868 clk12_$glb_clk
.sym 23869 sys_rst_$glb_sr
.sym 23870 $abc$35683$n5625
.sym 23871 $abc$35683$n5614
.sym 23872 $abc$35683$n5675
.sym 23873 $abc$35683$n5677
.sym 23874 $abc$35683$n5665
.sym 23875 $abc$35683$n3838
.sym 23876 $abc$35683$n3844
.sym 23877 $abc$35683$n3841
.sym 23878 picorv32.instr_waitirq
.sym 23881 picorv32.instr_waitirq
.sym 23882 picorv32.decoded_imm[17]
.sym 23885 $abc$35683$n5560
.sym 23886 picorv32.instr_retirq
.sym 23887 picorv32.cpuregs_wrdata[8]
.sym 23888 picorv32.instr_jal
.sym 23890 picorv32.instr_lui
.sym 23891 picorv32.mem_rdata_q[13]
.sym 23892 picorv32.decoded_imm[29]
.sym 23893 $abc$35683$n5554
.sym 23894 picorv32.cpuregs_wrdata[15]
.sym 23896 $abc$35683$n3782
.sym 23899 $abc$35683$n3936
.sym 23900 $abc$35683$n3932
.sym 23902 $abc$35683$n5603
.sym 23903 picorv32.cpuregs_wrdata[15]
.sym 23904 picorv32.cpuregs_rs1[6]
.sym 23905 $abc$35683$n3941
.sym 23911 picorv32.decoded_rs1[1]
.sym 23913 $abc$35683$n3950
.sym 23914 picorv32.mem_rdata_latched[21]
.sym 23915 picorv32.decoded_rs2[1]
.sym 23917 picorv32.decoded_rs2[0]
.sym 23918 $abc$35683$n3948
.sym 23919 picorv32.mem_rdata_latched[23]
.sym 23921 picorv32.decoded_rs1[0]
.sym 23922 picorv32.decoded_rs2[3]
.sym 23923 $abc$35683$n5564
.sym 23924 $abc$35683$n255
.sym 23926 picorv32.latched_rd[3]
.sym 23928 picorv32.mem_rdata_latched[20]
.sym 23930 $abc$35683$n2896
.sym 23931 $abc$35683$n3001
.sym 23932 picorv32.mem_do_rinst
.sym 23933 $abc$35683$n3535
.sym 23936 $abc$35683$n5614
.sym 23937 $abc$35683$n3534_1
.sym 23939 picorv32.latched_rd[2]
.sym 23940 $abc$35683$n3782
.sym 23941 $abc$35683$n3703
.sym 23944 $abc$35683$n3950
.sym 23945 $abc$35683$n3948
.sym 23946 picorv32.latched_rd[3]
.sym 23947 picorv32.latched_rd[2]
.sym 23950 $abc$35683$n5564
.sym 23951 $abc$35683$n5614
.sym 23952 $abc$35683$n3534_1
.sym 23953 $abc$35683$n3782
.sym 23956 $abc$35683$n3535
.sym 23958 picorv32.decoded_rs1[1]
.sym 23959 picorv32.decoded_rs1[0]
.sym 23962 picorv32.mem_rdata_latched[23]
.sym 23963 picorv32.decoded_rs2[3]
.sym 23965 $abc$35683$n3001
.sym 23969 picorv32.mem_do_rinst
.sym 23971 $abc$35683$n2896
.sym 23974 $abc$35683$n3703
.sym 23980 picorv32.decoded_rs2[1]
.sym 23981 picorv32.mem_rdata_latched[21]
.sym 23982 $abc$35683$n3001
.sym 23986 picorv32.mem_rdata_latched[20]
.sym 23987 picorv32.decoded_rs2[0]
.sym 23989 $abc$35683$n3001
.sym 23991 clk12_$glb_clk
.sym 23992 $abc$35683$n255
.sym 23993 $abc$35683$n3794
.sym 23994 $abc$35683$n3791
.sym 23995 $abc$35683$n3832
.sym 23996 $abc$35683$n3835
.sym 23997 $abc$35683$n3800
.sym 23998 $abc$35683$n3803
.sym 23999 $abc$35683$n3806
.sym 24000 $abc$35683$n3820
.sym 24004 picorv32.mem_rdata_q[14]
.sym 24005 $abc$35683$n3839
.sym 24007 $abc$35683$n3782
.sym 24008 picorv32.mem_rdata_latched[21]
.sym 24011 $abc$35683$n3534_1
.sym 24014 picorv32.instr_auipc
.sym 24015 $abc$35683$n3001
.sym 24016 $abc$35683$n5675
.sym 24017 $abc$35683$n232
.sym 24018 $abc$35683$n3534_1
.sym 24019 $abc$35683$n6613
.sym 24020 picorv32.decoded_imm[27]
.sym 24021 $abc$35683$n3460_1
.sym 24022 picorv32.cpuregs_wrdata[12]
.sym 24023 $abc$35683$n3959
.sym 24024 $abc$35683$n3782
.sym 24025 $abc$35683$n3952
.sym 24026 picorv32.cpuregs_wrdata[5]
.sym 24027 $abc$35683$n3948
.sym 24028 $abc$35683$n3944
.sym 24036 picorv32.mem_rdata_latched[22]
.sym 24037 picorv32.mem_rdata_latched[24]
.sym 24038 $abc$35683$n3569_1
.sym 24044 $abc$35683$n3786
.sym 24046 $abc$35683$n3001
.sym 24048 $abc$35683$n3821
.sym 24050 picorv32.decoded_rs2[4]
.sym 24051 $abc$35683$n5563
.sym 24053 $abc$35683$n3839
.sym 24054 $abc$35683$n6561
.sym 24056 $abc$35683$n5564
.sym 24057 $abc$35683$n5666
.sym 24060 picorv32.cpuregs_wrdata[8]
.sym 24062 picorv32.decoded_rs2[2]
.sym 24063 $abc$35683$n6562
.sym 24064 picorv32.decoded_rs2[5]
.sym 24065 $abc$35683$n3820
.sym 24068 picorv32.decoded_rs2[2]
.sym 24069 picorv32.mem_rdata_latched[22]
.sym 24070 $abc$35683$n3001
.sym 24073 $abc$35683$n3839
.sym 24074 $abc$35683$n6562
.sym 24075 $abc$35683$n3786
.sym 24076 $abc$35683$n3569_1
.sym 24079 $abc$35683$n3569_1
.sym 24080 $abc$35683$n3786
.sym 24081 $abc$35683$n6561
.sym 24082 $abc$35683$n5666
.sym 24085 picorv32.decoded_rs2[5]
.sym 24087 $abc$35683$n3001
.sym 24091 $abc$35683$n3569_1
.sym 24092 $abc$35683$n3821
.sym 24093 $abc$35683$n3820
.sym 24094 $abc$35683$n3786
.sym 24097 $abc$35683$n3786
.sym 24098 $abc$35683$n3569_1
.sym 24099 $abc$35683$n5563
.sym 24100 $abc$35683$n5564
.sym 24104 picorv32.cpuregs_wrdata[8]
.sym 24109 picorv32.mem_rdata_latched[24]
.sym 24111 $abc$35683$n3001
.sym 24112 picorv32.decoded_rs2[4]
.sym 24114 clk12_$glb_clk
.sym 24116 $abc$35683$n3797
.sym 24117 $abc$35683$n5563
.sym 24118 $abc$35683$n6559
.sym 24119 $abc$35683$n6560
.sym 24120 $abc$35683$n6561
.sym 24121 $abc$35683$n6562
.sym 24122 $abc$35683$n6563
.sym 24123 $abc$35683$n3850
.sym 24127 picorv32.cpuregs_rs1[30]
.sym 24129 picorv32.decoded_imm[24]
.sym 24130 $abc$35683$n2767
.sym 24132 $abc$35683$n3056
.sym 24133 $abc$35683$n6613
.sym 24134 picorv32.alu_out_q[7]
.sym 24137 picorv32.cpu_state[0]
.sym 24138 picorv32.instr_lui
.sym 24139 $PACKER_VCC_NET
.sym 24140 basesoc_picorv328[30]
.sym 24141 $abc$35683$n3782
.sym 24142 $abc$35683$n5564
.sym 24143 $abc$35683$n5666
.sym 24144 picorv32.mem_wordsize[1]
.sym 24145 $abc$35683$n3950
.sym 24147 $abc$35683$n3534_1
.sym 24149 picorv32.cpuregs_wrdata[25]
.sym 24150 $abc$35683$n3703
.sym 24151 $abc$35683$n2983
.sym 24157 $abc$35683$n4259_1
.sym 24158 picorv32.latched_branch
.sym 24159 picorv32.cpuregs_wrdata[9]
.sym 24160 $abc$35683$n4382
.sym 24161 basesoc_picorv328[9]
.sym 24163 $abc$35683$n3458_1
.sym 24168 picorv32.latched_rd[0]
.sym 24169 $abc$35683$n3459
.sym 24170 $abc$35683$n4258_1
.sym 24171 basesoc_picorv323[7]
.sym 24176 basesoc_picorv327[7]
.sym 24177 $abc$35683$n232
.sym 24179 picorv32.latched_rd[1]
.sym 24180 picorv32.cpu_state[0]
.sym 24181 $abc$35683$n3460_1
.sym 24182 $abc$35683$n231
.sym 24184 $abc$35683$n4381
.sym 24185 $abc$35683$n4374_1
.sym 24186 picorv32.cpuregs_wrdata[5]
.sym 24190 picorv32.cpuregs_wrdata[9]
.sym 24196 picorv32.cpu_state[0]
.sym 24197 $abc$35683$n3458_1
.sym 24199 $abc$35683$n232
.sym 24202 basesoc_picorv328[9]
.sym 24208 basesoc_picorv327[7]
.sym 24209 $abc$35683$n4259_1
.sym 24210 basesoc_picorv323[7]
.sym 24211 $abc$35683$n4258_1
.sym 24214 picorv32.latched_rd[1]
.sym 24216 picorv32.latched_rd[0]
.sym 24217 $abc$35683$n3460_1
.sym 24221 picorv32.cpuregs_wrdata[5]
.sym 24226 $abc$35683$n231
.sym 24227 picorv32.latched_branch
.sym 24229 $abc$35683$n3459
.sym 24232 $abc$35683$n4382
.sym 24233 $abc$35683$n4381
.sym 24234 $abc$35683$n4374_1
.sym 24237 clk12_$glb_clk
.sym 24239 $abc$35683$n5559
.sym 24240 $abc$35683$n5558
.sym 24241 $abc$35683$n5557
.sym 24242 $abc$35683$n4834
.sym 24243 $abc$35683$n4836
.sym 24244 $abc$35683$n4736
.sym 24245 $abc$35683$n5604
.sym 24246 $abc$35683$n5634
.sym 24247 $abc$35683$n3017
.sym 24248 array_muxed0[1]
.sym 24249 picorv32.cpu_state[0]
.sym 24250 picorv32.mem_wordsize[1]
.sym 24251 $abc$35683$n3807
.sym 24253 $abc$35683$n5676
.sym 24254 $abc$35683$n3081
.sym 24255 picorv32.irq_active
.sym 24256 $abc$35683$n2896
.sym 24257 basesoc_picorv328[9]
.sym 24258 picorv32.alu_out_q[13]
.sym 24259 array_muxed0[0]
.sym 24261 picorv32.cpuregs_rs1[4]
.sym 24262 picorv32.latched_branch
.sym 24263 $abc$35683$n3938
.sym 24264 $abc$35683$n3934
.sym 24265 picorv32.mem_wordsize[0]
.sym 24266 picorv32.cpuregs_wrdata[23]
.sym 24267 picorv32.cpuregs_wrdata[2]
.sym 24268 picorv32.cpuregs_wrdata[30]
.sym 24269 picorv32.cpuregs_wrdata[20]
.sym 24270 picorv32.cpu_state[2]
.sym 24271 picorv32.cpuregs_wrdata[1]
.sym 24272 picorv32.cpuregs_wrdata[18]
.sym 24273 $abc$35683$n3940
.sym 24274 $abc$35683$n5436
.sym 24281 $abc$35683$n3569_1
.sym 24283 picorv32.cpuregs_wrdata[18]
.sym 24285 $abc$35683$n3786
.sym 24287 picorv32.cpuregs_wrdata[20]
.sym 24288 $abc$35683$n3534_1
.sym 24289 picorv32.cpuregs_wrdata[21]
.sym 24291 $abc$35683$n3789
.sym 24292 picorv32.cpuregs_wrdata[30]
.sym 24295 $abc$35683$n3782
.sym 24296 $abc$35683$n3827
.sym 24297 $abc$35683$n5558
.sym 24302 $abc$35683$n3810
.sym 24303 $abc$35683$n3809
.sym 24304 $abc$35683$n3827
.sym 24309 $abc$35683$n3826
.sym 24311 $abc$35683$n5624
.sym 24316 picorv32.cpuregs_wrdata[18]
.sym 24319 picorv32.cpuregs_wrdata[20]
.sym 24325 $abc$35683$n3782
.sym 24326 $abc$35683$n3534_1
.sym 24327 $abc$35683$n3789
.sym 24328 $abc$35683$n5558
.sym 24333 picorv32.cpuregs_wrdata[30]
.sym 24337 $abc$35683$n3826
.sym 24338 $abc$35683$n3534_1
.sym 24339 $abc$35683$n3782
.sym 24340 $abc$35683$n3827
.sym 24343 $abc$35683$n3534_1
.sym 24344 $abc$35683$n3810
.sym 24345 $abc$35683$n3809
.sym 24346 $abc$35683$n3782
.sym 24351 picorv32.cpuregs_wrdata[21]
.sym 24355 $abc$35683$n3569_1
.sym 24356 $abc$35683$n5624
.sym 24357 $abc$35683$n3786
.sym 24358 $abc$35683$n3827
.sym 24360 clk12_$glb_clk
.sym 24362 $abc$35683$n5638
.sym 24363 $abc$35683$n5642
.sym 24364 $abc$35683$n5646
.sym 24365 $abc$35683$n5662
.sym 24366 $abc$35683$n5664
.sym 24367 $abc$35683$n3826
.sym 24368 $abc$35683$n3780
.sym 24369 $abc$35683$n3809
.sym 24372 picorv32.cpuregs_rs1[19]
.sym 24374 picorv32.decoded_imm[20]
.sym 24375 picorv32.cpuregs_wrdata[21]
.sym 24376 picorv32.cpuregs_rs1[16]
.sym 24377 picorv32.cpu_state[2]
.sym 24378 picorv32.cpuregs_rs1[20]
.sym 24379 $abc$35683$n4392_1
.sym 24380 picorv32.cpuregs_rs1[30]
.sym 24381 picorv32.alu_out_q[5]
.sym 24382 picorv32.cpuregs_wrdata[24]
.sym 24383 picorv32.cpuregs_wrdata[28]
.sym 24384 basesoc_picorv328[20]
.sym 24385 $abc$35683$n4259_1
.sym 24386 picorv32.cpu_state[1]
.sym 24387 $abc$35683$n5664
.sym 24388 $abc$35683$n3932
.sym 24389 picorv32.cpuregs_rs1[6]
.sym 24390 $abc$35683$n4836
.sym 24391 $abc$35683$n3602_1
.sym 24392 $abc$35683$n3936
.sym 24393 $abc$35683$n3941
.sym 24394 $abc$35683$n5604
.sym 24395 picorv32.cpuregs_rs1[24]
.sym 24396 $abc$35683$n5634
.sym 24397 $abc$35683$n5624
.sym 24403 $abc$35683$n3786
.sym 24405 $abc$35683$n5557
.sym 24406 $abc$35683$n4834
.sym 24408 $abc$35683$n3522
.sym 24409 $abc$35683$n5645
.sym 24411 $abc$35683$n3782
.sym 24412 $abc$35683$n3782
.sym 24413 basesoc_picorv323[8]
.sym 24414 $abc$35683$n3789
.sym 24415 $abc$35683$n3569_1
.sym 24416 $abc$35683$n3848
.sym 24417 $abc$35683$n3534_1
.sym 24420 $abc$35683$n3788
.sym 24421 $abc$35683$n2983
.sym 24422 $abc$35683$n3703
.sym 24423 basesoc_picorv328[16]
.sym 24424 basesoc_picorv323[0]
.sym 24428 $abc$35683$n5646
.sym 24430 $abc$35683$n3830
.sym 24431 $abc$35683$n5644
.sym 24432 basesoc_picorv328[24]
.sym 24436 basesoc_picorv328[16]
.sym 24437 basesoc_picorv323[0]
.sym 24439 $abc$35683$n3522
.sym 24442 $abc$35683$n3569_1
.sym 24443 $abc$35683$n3786
.sym 24444 $abc$35683$n3788
.sym 24445 $abc$35683$n3789
.sym 24448 $abc$35683$n5557
.sym 24449 $abc$35683$n3534_1
.sym 24450 $abc$35683$n3848
.sym 24451 $abc$35683$n3782
.sym 24454 basesoc_picorv323[8]
.sym 24456 $abc$35683$n3522
.sym 24457 basesoc_picorv328[24]
.sym 24460 $abc$35683$n3830
.sym 24461 $abc$35683$n3534_1
.sym 24462 $abc$35683$n3782
.sym 24463 $abc$35683$n4834
.sym 24466 $abc$35683$n3534_1
.sym 24467 $abc$35683$n5645
.sym 24468 $abc$35683$n3782
.sym 24469 $abc$35683$n5646
.sym 24472 $abc$35683$n3786
.sym 24473 $abc$35683$n5644
.sym 24474 $abc$35683$n5645
.sym 24475 $abc$35683$n3569_1
.sym 24478 $abc$35683$n3703
.sym 24482 $abc$35683$n2983
.sym 24483 clk12_$glb_clk
.sym 24485 $abc$35683$n3784
.sym 24486 $abc$35683$n3788
.sym 24487 $abc$35683$n3847
.sym 24488 $abc$35683$n3829
.sym 24489 $abc$35683$n5679
.sym 24490 $abc$35683$n3823
.sym 24491 $abc$35683$n5656
.sym 24492 $abc$35683$n5663
.sym 24493 picorv32.cpuregs_rs1[28]
.sym 24497 picorv32.cpuregs_rs1[0]
.sym 24498 $abc$35683$n3780
.sym 24499 picorv32.cpuregs_rs1[21]
.sym 24500 basesoc_picorv328[8]
.sym 24501 $abc$35683$n3081
.sym 24502 $abc$35683$n4440_1
.sym 24503 picorv32.cpuregs_rs1[29]
.sym 24504 $abc$35683$n4337_1
.sym 24505 basesoc_picorv328[21]
.sym 24506 basesoc_picorv328[29]
.sym 24507 picorv32.cpuregs_rs1[28]
.sym 24508 picorv32.alu_out_q[23]
.sym 24509 $abc$35683$n232
.sym 24510 picorv32.cpuregs_rs1[29]
.sym 24511 $abc$35683$n4260
.sym 24512 picorv32.decoded_imm[27]
.sym 24513 basesoc_picorv328[10]
.sym 24514 picorv32.cpu_state[1]
.sym 24515 basesoc_picorv328[11]
.sym 24516 $abc$35683$n3038
.sym 24517 $abc$35683$n5644
.sym 24518 basesoc_picorv328[27]
.sym 24519 picorv32.cpu_state[0]
.sym 24520 $abc$35683$n6613
.sym 24526 $abc$35683$n5638
.sym 24527 picorv32.cpuregs_wrdata[24]
.sym 24528 $abc$35683$n5639
.sym 24529 $abc$35683$n5635
.sym 24532 $abc$35683$n3038
.sym 24533 $abc$35683$n3810
.sym 24534 $abc$35683$n3534_1
.sym 24535 $abc$35683$n3786
.sym 24537 $abc$35683$n5635
.sym 24541 picorv32.cpuregs_wrdata[27]
.sym 24543 $abc$35683$n3782
.sym 24544 $abc$35683$n5436
.sym 24545 picorv32.cpu_state[4]
.sym 24546 $abc$35683$n3569_1
.sym 24547 $abc$35683$n3786
.sym 24549 $abc$35683$n5562
.sym 24550 $abc$35683$n5438
.sym 24551 $abc$35683$n3782
.sym 24553 picorv32.cpuregs_wrdata[16]
.sym 24556 $abc$35683$n5634
.sym 24557 $abc$35683$n5663
.sym 24559 $abc$35683$n3569_1
.sym 24560 $abc$35683$n3810
.sym 24561 $abc$35683$n3786
.sym 24562 $abc$35683$n5562
.sym 24565 $abc$35683$n5438
.sym 24566 $abc$35683$n3038
.sym 24567 picorv32.cpu_state[4]
.sym 24568 $abc$35683$n5436
.sym 24571 $abc$35683$n3782
.sym 24572 $abc$35683$n5634
.sym 24573 $abc$35683$n5635
.sym 24574 $abc$35683$n3534_1
.sym 24579 picorv32.cpuregs_wrdata[24]
.sym 24585 picorv32.cpuregs_wrdata[27]
.sym 24589 $abc$35683$n5635
.sym 24590 $abc$35683$n3569_1
.sym 24591 $abc$35683$n3786
.sym 24592 $abc$35683$n5663
.sym 24595 $abc$35683$n5639
.sym 24596 $abc$35683$n3534_1
.sym 24597 $abc$35683$n5638
.sym 24598 $abc$35683$n3782
.sym 24604 picorv32.cpuregs_wrdata[16]
.sym 24606 clk12_$glb_clk
.sym 24608 $abc$35683$n5661
.sym 24609 $abc$35683$n5647
.sym 24610 $abc$35683$n5644
.sym 24611 $abc$35683$n5640
.sym 24612 $abc$35683$n5636
.sym 24613 $abc$35683$n5624
.sym 24614 $abc$35683$n5561
.sym 24615 $abc$35683$n5562
.sym 24616 $abc$35683$n4762
.sym 24620 basesoc_picorv323[2]
.sym 24621 $abc$35683$n3051
.sym 24622 basesoc_picorv323[3]
.sym 24623 picorv32.cpuregs_wrdata[24]
.sym 24624 picorv32.cpu_state[0]
.sym 24626 picorv32.cpuregs_rs1[24]
.sym 24627 picorv32.cpuregs_wrdata[19]
.sym 24628 $abc$35683$n4777
.sym 24629 $PACKER_VCC_NET
.sym 24630 basesoc_picorv323[6]
.sym 24631 $abc$35683$n4459
.sym 24632 basesoc_picorv328[30]
.sym 24633 picorv32.cpuregs_rs1[24]
.sym 24635 $abc$35683$n3703
.sym 24636 picorv32.mem_wordsize[1]
.sym 24638 $abc$35683$n5456
.sym 24639 picorv32.cpuregs_wrdata[16]
.sym 24640 basesoc_picorv328[21]
.sym 24641 picorv32.cpuregs_wrdata[25]
.sym 24642 picorv32.alu_out_q[25]
.sym 24643 basesoc_picorv327[11]
.sym 24650 $abc$35683$n3569_1
.sym 24651 $abc$35683$n3782
.sym 24652 picorv32.instr_sub
.sym 24653 $abc$35683$n4837
.sym 24654 $abc$35683$n3624
.sym 24655 $abc$35683$n4807
.sym 24657 $abc$35683$n5664
.sym 24658 $abc$35683$n5605
.sym 24659 $abc$35683$n3782
.sym 24661 $abc$35683$n5679
.sym 24662 $abc$35683$n4836
.sym 24663 $abc$35683$n5656
.sym 24665 $abc$35683$n3786
.sym 24666 $abc$35683$n5604
.sym 24667 $abc$35683$n3081
.sym 24671 basesoc_picorv328[25]
.sym 24672 picorv32.decoded_imm[27]
.sym 24673 $abc$35683$n3534_1
.sym 24674 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 24675 $abc$35683$n4808
.sym 24678 $abc$35683$n5637
.sym 24680 $abc$35683$n3051
.sym 24682 $abc$35683$n4837
.sym 24683 $abc$35683$n3534_1
.sym 24684 $abc$35683$n4836
.sym 24685 $abc$35683$n3782
.sym 24688 $abc$35683$n5664
.sym 24689 $abc$35683$n5637
.sym 24690 $abc$35683$n3534_1
.sym 24691 $abc$35683$n3782
.sym 24695 picorv32.decoded_imm[27]
.sym 24696 $abc$35683$n3051
.sym 24697 $abc$35683$n3624
.sym 24700 $abc$35683$n3534_1
.sym 24701 $abc$35683$n3782
.sym 24702 $abc$35683$n5604
.sym 24703 $abc$35683$n5605
.sym 24706 $abc$35683$n4807
.sym 24707 picorv32.instr_sub
.sym 24708 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 24709 $abc$35683$n4808
.sym 24712 $abc$35683$n5679
.sym 24713 $abc$35683$n4837
.sym 24714 $abc$35683$n3569_1
.sym 24715 $abc$35683$n3786
.sym 24718 $abc$35683$n3786
.sym 24719 $abc$35683$n3569_1
.sym 24720 $abc$35683$n5605
.sym 24721 $abc$35683$n5656
.sym 24727 basesoc_picorv328[25]
.sym 24728 $abc$35683$n3081
.sym 24729 clk12_$glb_clk
.sym 24741 picorv32.mem_wordsize[0]
.sym 24743 picorv32.cpuregs_rs1[27]
.sym 24744 $abc$35683$n6651
.sym 24745 picorv32.cpuregs_wrdata[27]
.sym 24746 basesoc_picorv328[26]
.sym 24748 $abc$35683$n4814
.sym 24750 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 24751 picorv32.cpuregs_wrdata[23]
.sym 24752 $abc$35683$n5647
.sym 24754 $PACKER_VCC_NET
.sym 24755 basesoc_picorv323[3]
.sym 24756 basesoc_picorv328[27]
.sym 24757 basesoc_picorv328[25]
.sym 24758 picorv32.cpuregs_wrdata[18]
.sym 24760 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 24761 picorv32.mem_wordsize[0]
.sym 24762 picorv32.cpu_state[2]
.sym 24763 $abc$35683$n5561
.sym 24764 $abc$35683$n3620
.sym 24765 basesoc_picorv323[4]
.sym 24766 basesoc_picorv327[17]
.sym 24772 basesoc_picorv328[20]
.sym 24774 $abc$35683$n3165
.sym 24775 basesoc_picorv328[8]
.sym 24776 picorv32.instr_sub
.sym 24777 $abc$35683$n3160
.sym 24778 $abc$35683$n3162
.sym 24779 $abc$35683$n3163
.sym 24780 basesoc_picorv328[9]
.sym 24781 $abc$35683$n4819
.sym 24782 $abc$35683$n4813
.sym 24783 $abc$35683$n3586
.sym 24784 $abc$35683$n3161
.sym 24785 basesoc_picorv328[10]
.sym 24786 basesoc_picorv327[10]
.sym 24787 basesoc_picorv328[11]
.sym 24788 $abc$35683$n3164
.sym 24789 basesoc_picorv327[8]
.sym 24790 picorv32.decoded_imm[8]
.sym 24792 $abc$35683$n4814
.sym 24793 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 24794 basesoc_picorv327[21]
.sym 24795 basesoc_picorv327[20]
.sym 24796 $abc$35683$n3051
.sym 24797 basesoc_picorv327[9]
.sym 24798 basesoc_picorv327[22]
.sym 24799 $abc$35683$n3081
.sym 24800 basesoc_picorv328[21]
.sym 24801 basesoc_picorv328[22]
.sym 24802 $abc$35683$n4820
.sym 24803 basesoc_picorv327[11]
.sym 24805 basesoc_picorv328[10]
.sym 24806 basesoc_picorv327[10]
.sym 24807 basesoc_picorv328[20]
.sym 24808 basesoc_picorv327[20]
.sym 24811 $abc$35683$n4820
.sym 24812 picorv32.instr_sub
.sym 24813 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 24814 $abc$35683$n4819
.sym 24817 picorv32.instr_sub
.sym 24818 $abc$35683$n4813
.sym 24819 $abc$35683$n4814
.sym 24820 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 24824 $abc$35683$n3586
.sym 24825 $abc$35683$n3051
.sym 24826 picorv32.decoded_imm[8]
.sym 24829 basesoc_picorv327[11]
.sym 24830 basesoc_picorv328[8]
.sym 24831 basesoc_picorv328[11]
.sym 24832 basesoc_picorv327[8]
.sym 24835 $abc$35683$n3163
.sym 24836 $abc$35683$n3164
.sym 24837 $abc$35683$n3161
.sym 24838 $abc$35683$n3162
.sym 24841 $abc$35683$n3165
.sym 24842 $abc$35683$n3160
.sym 24843 basesoc_picorv327[9]
.sym 24844 basesoc_picorv328[9]
.sym 24847 basesoc_picorv327[22]
.sym 24848 basesoc_picorv327[21]
.sym 24849 basesoc_picorv328[21]
.sym 24850 basesoc_picorv328[22]
.sym 24851 $abc$35683$n3081
.sym 24852 clk12_$glb_clk
.sym 24866 picorv32.cpu_state[3]
.sym 24867 $abc$35683$n6661
.sym 24868 $abc$35683$n4259_1
.sym 24869 $abc$35683$n4258_1
.sym 24870 $abc$35683$n3081
.sym 24871 $PACKER_VCC_NET
.sym 24872 basesoc_picorv328[28]
.sym 24873 picorv32.cpu_state[5]
.sym 24874 basesoc_picorv328[8]
.sym 24875 picorv32.cpu_state[3]
.sym 24876 basesoc_picorv328[16]
.sym 24877 $abc$35683$n4819
.sym 24880 $abc$35683$n3880
.sym 24881 basesoc_picorv327[27]
.sym 24882 picorv32.cpu_state[1]
.sym 24883 basesoc_picorv327[15]
.sym 24884 $abc$35683$n4335
.sym 24888 picorv32.cpuregs_rs1[24]
.sym 24889 picorv32.cpuregs_rs1[6]
.sym 24895 $abc$35683$n4260
.sym 24896 basesoc_picorv323[3]
.sym 24897 $abc$35683$n4488
.sym 24898 $abc$35683$n3880
.sym 24900 $abc$35683$n4337_1
.sym 24901 basesoc_picorv327[18]
.sym 24902 $abc$35683$n4335
.sym 24903 $abc$35683$n4260
.sym 24904 basesoc_picorv328[30]
.sym 24906 $abc$35683$n3040
.sym 24909 basesoc_picorv327[3]
.sym 24911 $abc$35683$n4259_1
.sym 24913 $abc$35683$n4336_1
.sym 24914 $abc$35683$n4258_1
.sym 24915 $abc$35683$n4487
.sym 24916 basesoc_picorv328[17]
.sym 24917 basesoc_picorv328[25]
.sym 24918 $abc$35683$n4486
.sym 24919 basesoc_picorv327[30]
.sym 24920 $abc$35683$n4320
.sym 24921 picorv32.cpu_state[5]
.sym 24922 picorv32.cpu_state[2]
.sym 24924 $abc$35683$n4485
.sym 24925 basesoc_picorv327[25]
.sym 24926 basesoc_picorv327[17]
.sym 24930 basesoc_picorv327[18]
.sym 24934 $abc$35683$n4337_1
.sym 24935 $abc$35683$n4320
.sym 24936 $abc$35683$n4335
.sym 24937 $abc$35683$n4336_1
.sym 24940 $abc$35683$n4259_1
.sym 24941 basesoc_picorv323[3]
.sym 24942 $abc$35683$n4260
.sym 24943 basesoc_picorv327[3]
.sym 24946 picorv32.cpu_state[5]
.sym 24947 $abc$35683$n3040
.sym 24948 $abc$35683$n3880
.sym 24949 picorv32.cpu_state[2]
.sym 24952 basesoc_picorv328[25]
.sym 24953 basesoc_picorv327[25]
.sym 24954 $abc$35683$n4259_1
.sym 24955 $abc$35683$n4260
.sym 24958 $abc$35683$n4486
.sym 24959 $abc$35683$n4488
.sym 24961 $abc$35683$n4485
.sym 24964 basesoc_picorv328[30]
.sym 24965 basesoc_picorv328[17]
.sym 24966 basesoc_picorv327[17]
.sym 24967 basesoc_picorv327[30]
.sym 24970 $abc$35683$n4258_1
.sym 24971 $abc$35683$n4487
.sym 24972 basesoc_picorv327[25]
.sym 24973 basesoc_picorv328[25]
.sym 24975 clk12_$glb_clk
.sym 24989 $abc$35683$n6666
.sym 24991 picorv32.cpuregs_rs1[19]
.sym 24992 basesoc_picorv328[21]
.sym 24993 basesoc_picorv328[19]
.sym 24994 basesoc_picorv327[10]
.sym 24996 $abc$35683$n4442_1
.sym 24997 basesoc_picorv327[3]
.sym 24998 basesoc_picorv328[19]
.sym 25001 basesoc_picorv328[24]
.sym 25002 picorv32.cpuregs_rs1[29]
.sym 25003 $abc$35683$n3166
.sym 25005 basesoc_picorv327[30]
.sym 25006 $abc$35683$n232
.sym 25007 $abc$35683$n4260
.sym 25008 picorv32.cpu_state[3]
.sym 25009 $abc$35683$n3038
.sym 25010 picorv32.cpu_state[1]
.sym 25011 basesoc_picorv327[25]
.sym 25018 $abc$35683$n3167
.sym 25020 basesoc_picorv327[29]
.sym 25023 basesoc_picorv327[30]
.sym 25025 picorv32.decoded_imm[24]
.sym 25026 basesoc_picorv327[18]
.sym 25027 basesoc_picorv328[27]
.sym 25028 basesoc_picorv328[29]
.sym 25030 basesoc_picorv328[24]
.sym 25032 $abc$35683$n3168
.sym 25036 $abc$35683$n3051
.sym 25037 basesoc_picorv328[18]
.sym 25038 basesoc_picorv328[30]
.sym 25040 basesoc_picorv327[24]
.sym 25041 basesoc_picorv327[27]
.sym 25043 $abc$35683$n4511_1
.sym 25044 $abc$35683$n3618
.sym 25045 $abc$35683$n3081
.sym 25046 $abc$35683$n4260
.sym 25047 $abc$35683$n4259_1
.sym 25048 $abc$35683$n4258_1
.sym 25052 basesoc_picorv327[18]
.sym 25054 basesoc_picorv328[18]
.sym 25057 basesoc_picorv327[30]
.sym 25058 $abc$35683$n4259_1
.sym 25059 $abc$35683$n4260
.sym 25060 basesoc_picorv328[30]
.sym 25065 basesoc_picorv327[29]
.sym 25069 $abc$35683$n4258_1
.sym 25070 basesoc_picorv328[30]
.sym 25071 basesoc_picorv327[30]
.sym 25072 $abc$35683$n4511_1
.sym 25075 $abc$35683$n3051
.sym 25076 picorv32.decoded_imm[24]
.sym 25078 $abc$35683$n3618
.sym 25081 $abc$35683$n3168
.sym 25082 $abc$35683$n3167
.sym 25083 basesoc_picorv328[29]
.sym 25084 basesoc_picorv327[29]
.sym 25087 basesoc_picorv327[24]
.sym 25088 basesoc_picorv328[24]
.sym 25089 basesoc_picorv328[27]
.sym 25090 basesoc_picorv327[27]
.sym 25095 basesoc_picorv327[27]
.sym 25097 $abc$35683$n3081
.sym 25098 clk12_$glb_clk
.sym 25112 picorv32.is_lui_auipc_jal
.sym 25113 picorv32.cpu_state[4]
.sym 25114 $abc$35683$n6647
.sym 25115 basesoc_picorv328[29]
.sym 25116 basesoc_picorv327[29]
.sym 25118 $abc$35683$n6646
.sym 25119 $abc$35683$n3051
.sym 25120 picorv32.cpu_state[4]
.sym 25122 basesoc_picorv327[18]
.sym 25123 $PACKER_VCC_NET
.sym 25124 basesoc_picorv328[30]
.sym 25127 $abc$35683$n4510
.sym 25128 picorv32.mem_wordsize[1]
.sym 25130 $abc$35683$n4491
.sym 25132 $abc$35683$n3907
.sym 25134 basesoc_picorv327[0]
.sym 25143 picorv32.irq_active
.sym 25144 $abc$35683$n4258_1
.sym 25145 $abc$35683$n4258_1
.sym 25147 $abc$35683$n2877_1
.sym 25148 basesoc_picorv328[26]
.sym 25151 picorv32.cpu_state[2]
.sym 25157 $abc$35683$n4259_1
.sym 25158 picorv32.cpu_state[0]
.sym 25159 picorv32.cpu_state[1]
.sym 25162 picorv32.irq_mask[1]
.sym 25164 $abc$35683$n3148
.sym 25165 $abc$35683$n4492
.sym 25166 $abc$35683$n232
.sym 25167 $abc$35683$n4260
.sym 25168 picorv32.cpu_state[3]
.sym 25171 $abc$35683$n2876_1
.sym 25172 basesoc_picorv327[26]
.sym 25174 $abc$35683$n4259_1
.sym 25175 $abc$35683$n4260
.sym 25176 basesoc_picorv327[26]
.sym 25177 basesoc_picorv328[26]
.sym 25181 picorv32.cpu_state[3]
.sym 25182 picorv32.cpu_state[0]
.sym 25183 picorv32.cpu_state[1]
.sym 25186 $abc$35683$n232
.sym 25187 picorv32.cpu_state[2]
.sym 25188 picorv32.cpu_state[1]
.sym 25189 $abc$35683$n2876_1
.sym 25192 $abc$35683$n3148
.sym 25194 $abc$35683$n4258_1
.sym 25198 $abc$35683$n2877_1
.sym 25199 picorv32.cpu_state[2]
.sym 25200 picorv32.irq_active
.sym 25201 picorv32.irq_mask[1]
.sym 25210 picorv32.irq_active
.sym 25211 picorv32.irq_mask[1]
.sym 25212 $abc$35683$n2877_1
.sym 25216 $abc$35683$n4492
.sym 25217 $abc$35683$n4258_1
.sym 25218 basesoc_picorv328[26]
.sym 25219 basesoc_picorv327[26]
.sym 25221 clk12_$glb_clk
.sym 25235 basesoc_picorv323[1]
.sym 25237 $abc$35683$n3081
.sym 25238 picorv32.cpuregs_rs1[18]
.sym 25239 basesoc_picorv323[0]
.sym 25241 basesoc_picorv327[8]
.sym 25242 picorv32.instr_bge
.sym 25243 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 25244 basesoc_picorv328[26]
.sym 25245 picorv32.instr_bne
.sym 25246 picorv32.instr_bgeu
.sym 25247 basesoc_picorv323[3]
.sym 25248 picorv32.irq_mask[1]
.sym 25250 basesoc_picorv323[4]
.sym 25251 $abc$35683$n3367_1
.sym 25253 basesoc_picorv323[4]
.sym 25255 $abc$35683$n5506
.sym 25257 picorv32.mem_wordsize[0]
.sym 25266 picorv32.cpu_state[1]
.sym 25268 picorv32.is_sb_sh_sw
.sym 25269 picorv32.cpu_state[2]
.sym 25270 picorv32.instr_bne
.sym 25271 picorv32.mem_rdata_q[13]
.sym 25273 picorv32.cpu_state[3]
.sym 25274 basesoc_picorv323[4]
.sym 25279 basesoc_picorv323[4]
.sym 25280 $abc$35683$n4258_1
.sym 25281 picorv32.mem_rdata_q[12]
.sym 25282 picorv32.instr_sb
.sym 25283 $abc$35683$n4422_1
.sym 25284 $abc$35683$n4393_1
.sym 25285 $abc$35683$n4394
.sym 25287 picorv32.instr_sh
.sym 25288 picorv32.instr_waitirq
.sym 25289 $abc$35683$n3486
.sym 25290 $abc$35683$n4442_1
.sym 25291 picorv32.mem_rdata_q[14]
.sym 25292 picorv32.cpu_state[4]
.sym 25293 $abc$35683$n4256_1
.sym 25294 basesoc_picorv327[0]
.sym 25295 basesoc_picorv323[0]
.sym 25298 $abc$35683$n4422_1
.sym 25299 basesoc_picorv323[4]
.sym 25300 $abc$35683$n4442_1
.sym 25303 basesoc_picorv323[4]
.sym 25304 $abc$35683$n4393_1
.sym 25305 $abc$35683$n4394
.sym 25306 $abc$35683$n4256_1
.sym 25309 picorv32.mem_rdata_q[14]
.sym 25310 picorv32.mem_rdata_q[13]
.sym 25311 picorv32.is_sb_sh_sw
.sym 25312 picorv32.mem_rdata_q[12]
.sym 25316 basesoc_picorv323[0]
.sym 25317 basesoc_picorv327[0]
.sym 25318 $abc$35683$n4258_1
.sym 25322 $abc$35683$n4394
.sym 25323 basesoc_picorv323[4]
.sym 25324 $abc$35683$n4442_1
.sym 25327 picorv32.cpu_state[2]
.sym 25328 picorv32.cpu_state[1]
.sym 25329 picorv32.cpu_state[4]
.sym 25330 picorv32.cpu_state[3]
.sym 25333 picorv32.instr_bne
.sym 25334 picorv32.instr_waitirq
.sym 25335 picorv32.instr_sb
.sym 25336 picorv32.instr_sh
.sym 25340 picorv32.is_sb_sh_sw
.sym 25342 $abc$35683$n3486
.sym 25343 $abc$35683$n3003_$glb_ce
.sym 25344 clk12_$glb_clk
.sym 25354 basesoc_picorv327[16]
.sym 25358 $abc$35683$n4504
.sym 25359 picorv32.cpu_state[5]
.sym 25362 basesoc_picorv327[14]
.sym 25363 basesoc_picorv327[23]
.sym 25365 picorv32.cpu_state[2]
.sym 25368 basesoc_picorv327[16]
.sym 25369 basesoc_picorv327[3]
.sym 25370 picorv32.cpuregs_rs1[6]
.sym 25373 basesoc_picorv327[27]
.sym 25377 $abc$35683$n3869
.sym 25379 $abc$35683$n3038
.sym 25380 $abc$35683$n3878
.sym 25381 picorv32.instr_sh
.sym 25389 picorv32.instr_sb
.sym 25390 $abc$35683$n3871
.sym 25391 picorv32.instr_lbu
.sym 25392 basesoc_picorv327[10]
.sym 25395 $abc$35683$n3367_1
.sym 25396 $abc$35683$n3878
.sym 25397 picorv32.mem_wordsize[1]
.sym 25398 $abc$35683$n3373
.sym 25400 $abc$35683$n3869
.sym 25404 basesoc_picorv327[8]
.sym 25406 basesoc_picorv327[30]
.sym 25407 picorv32.instr_lb
.sym 25408 picorv32.instr_srl
.sym 25409 picorv32.instr_srli
.sym 25410 $abc$35683$n3941_1
.sym 25411 $abc$35683$n3872
.sym 25413 picorv32.cpu_state[5]
.sym 25414 $abc$35683$n3056_1
.sym 25415 basesoc_picorv327[3]
.sym 25416 $abc$35683$n2891_1
.sym 25420 picorv32.instr_sb
.sym 25421 picorv32.mem_wordsize[1]
.sym 25422 $abc$35683$n3373
.sym 25423 picorv32.cpu_state[5]
.sym 25427 picorv32.instr_srli
.sym 25428 picorv32.instr_srl
.sym 25429 $abc$35683$n2891_1
.sym 25433 picorv32.mem_wordsize[1]
.sym 25434 $abc$35683$n3869
.sym 25435 $abc$35683$n3871
.sym 25438 $abc$35683$n3367_1
.sym 25439 picorv32.instr_lbu
.sym 25440 $abc$35683$n3872
.sym 25441 picorv32.instr_lb
.sym 25444 $abc$35683$n2891_1
.sym 25447 basesoc_picorv327[3]
.sym 25450 picorv32.instr_srl
.sym 25451 picorv32.instr_srli
.sym 25452 basesoc_picorv327[30]
.sym 25453 $abc$35683$n2891_1
.sym 25456 $abc$35683$n3056_1
.sym 25457 $abc$35683$n3941_1
.sym 25458 $abc$35683$n3878
.sym 25459 basesoc_picorv327[10]
.sym 25462 basesoc_picorv327[8]
.sym 25463 $abc$35683$n2891_1
.sym 25466 $abc$35683$n3062_$glb_ce
.sym 25467 clk12_$glb_clk
.sym 25481 $abc$35683$n3367_1
.sym 25484 $abc$35683$n3373
.sym 25485 $abc$35683$n3878
.sym 25486 $abc$35683$n4256_1
.sym 25487 $abc$35683$n4442_1
.sym 25488 basesoc_picorv327[10]
.sym 25489 basesoc_uart_tx_fifo_wrport_we
.sym 25491 basesoc_picorv327[4]
.sym 25492 basesoc_picorv327[13]
.sym 25494 $abc$35683$n3038
.sym 25496 basesoc_picorv327[26]
.sym 25500 basesoc_picorv327[25]
.sym 25502 $abc$35683$n3056_1
.sym 25504 basesoc_picorv327[21]
.sym 25511 $abc$35683$n3878
.sym 25512 picorv32.cpu_state[4]
.sym 25513 basesoc_picorv327[18]
.sym 25515 $abc$35683$n5504
.sym 25517 $abc$35683$n3994_1
.sym 25518 basesoc_picorv327[1]
.sym 25519 $abc$35683$n3878
.sym 25520 basesoc_picorv327[31]
.sym 25521 $abc$35683$n5505
.sym 25523 $abc$35683$n3367_1
.sym 25526 $abc$35683$n3867
.sym 25527 picorv32.instr_lhu
.sym 25528 basesoc_picorv327[16]
.sym 25529 picorv32.cpu_state[5]
.sym 25530 $abc$35683$n2891_1
.sym 25531 picorv32.mem_wordsize[0]
.sym 25532 $abc$35683$n3056_1
.sym 25533 picorv32.instr_lh
.sym 25535 $abc$35683$n3373
.sym 25536 $abc$35683$n3868
.sym 25537 $abc$35683$n3869
.sym 25538 $abc$35683$n5452
.sym 25539 $abc$35683$n3038
.sym 25540 picorv32.cpu_state[2]
.sym 25541 picorv32.instr_sh
.sym 25543 picorv32.instr_sh
.sym 25544 picorv32.cpu_state[5]
.sym 25545 $abc$35683$n3373
.sym 25546 picorv32.mem_wordsize[0]
.sym 25549 basesoc_picorv327[1]
.sym 25550 picorv32.cpu_state[4]
.sym 25551 $abc$35683$n3878
.sym 25552 $abc$35683$n3038
.sym 25555 $abc$35683$n3367_1
.sym 25556 picorv32.instr_lh
.sym 25558 picorv32.instr_lhu
.sym 25561 $abc$35683$n5504
.sym 25562 $abc$35683$n3038
.sym 25563 basesoc_picorv327[31]
.sym 25564 $abc$35683$n2891_1
.sym 25567 picorv32.cpu_state[4]
.sym 25568 $abc$35683$n5452
.sym 25569 $abc$35683$n5505
.sym 25570 picorv32.cpu_state[2]
.sym 25573 $abc$35683$n3868
.sym 25574 $abc$35683$n3869
.sym 25575 picorv32.mem_wordsize[0]
.sym 25576 $abc$35683$n3867
.sym 25579 $abc$35683$n3878
.sym 25580 $abc$35683$n3994_1
.sym 25581 $abc$35683$n3056_1
.sym 25582 basesoc_picorv327[18]
.sym 25586 basesoc_picorv327[16]
.sym 25588 $abc$35683$n2891_1
.sym 25589 $abc$35683$n3062_$glb_ce
.sym 25590 clk12_$glb_clk
.sym 25600 picorv32.cpuregs_rs1[30]
.sym 25604 $PACKER_VCC_NET
.sym 25607 basesoc_picorv327[28]
.sym 25608 basesoc_picorv327[31]
.sym 25609 basesoc_picorv327[18]
.sym 25610 basesoc_picorv327[29]
.sym 25611 basesoc_picorv327[24]
.sym 25613 basesoc_picorv327[29]
.sym 25614 basesoc_picorv327[1]
.sym 25615 basesoc_picorv327[26]
.sym 25616 $abc$35683$n2891_1
.sym 25622 basesoc_picorv327[12]
.sym 25626 basesoc_picorv327[4]
.sym 25633 basesoc_picorv327[27]
.sym 25634 basesoc_picorv327[5]
.sym 25635 picorv32.cpu_state[5]
.sym 25637 basesoc_picorv327[23]
.sym 25638 basesoc_picorv327[7]
.sym 25639 $abc$35683$n3920
.sym 25643 basesoc_picorv323[0]
.sym 25644 $abc$35683$n3056_1
.sym 25647 $abc$35683$n3869
.sym 25649 basesoc_picorv327[22]
.sym 25652 $abc$35683$n3878
.sym 25655 basesoc_picorv327[28]
.sym 25656 basesoc_picorv327[26]
.sym 25657 basesoc_picorv327[24]
.sym 25658 $abc$35683$n2891_1
.sym 25660 basesoc_picorv327[25]
.sym 25664 basesoc_picorv327[21]
.sym 25667 $abc$35683$n3869
.sym 25668 picorv32.cpu_state[5]
.sym 25672 basesoc_picorv323[0]
.sym 25673 basesoc_picorv327[22]
.sym 25675 basesoc_picorv327[21]
.sym 25678 basesoc_picorv327[23]
.sym 25679 basesoc_picorv323[0]
.sym 25681 basesoc_picorv327[24]
.sym 25684 basesoc_picorv327[26]
.sym 25686 basesoc_picorv323[0]
.sym 25687 basesoc_picorv327[25]
.sym 25690 $abc$35683$n3056_1
.sym 25691 basesoc_picorv327[7]
.sym 25692 $abc$35683$n3920
.sym 25693 $abc$35683$n3878
.sym 25702 $abc$35683$n2891_1
.sym 25703 basesoc_picorv327[5]
.sym 25709 basesoc_picorv327[27]
.sym 25710 basesoc_picorv323[0]
.sym 25711 basesoc_picorv327[28]
.sym 25724 picorv32.cpu_state[0]
.sym 25727 $abc$35683$n4120
.sym 25728 basesoc_picorv327[5]
.sym 25730 basesoc_picorv327[30]
.sym 25732 basesoc_picorv327[7]
.sym 25733 $abc$35683$n3878
.sym 25736 picorv32.instr_lh
.sym 25737 $abc$35683$n3919
.sym 25738 picorv32.cpuregs_rs1[23]
.sym 25740 basesoc_picorv327[8]
.sym 25745 basesoc_picorv327[17]
.sym 25757 basesoc_picorv327[3]
.sym 25758 basesoc_picorv327[16]
.sym 25759 basesoc_picorv327[19]
.sym 25760 basesoc_picorv327[13]
.sym 25762 basesoc_picorv327[20]
.sym 25763 basesoc_picorv327[2]
.sym 25766 basesoc_picorv327[14]
.sym 25767 basesoc_picorv327[15]
.sym 25768 $abc$35683$n4271_1
.sym 25769 basesoc_picorv323[2]
.sym 25770 $abc$35683$n4268_1
.sym 25771 basesoc_picorv327[17]
.sym 25773 basesoc_picorv327[18]
.sym 25775 basesoc_picorv323[1]
.sym 25779 basesoc_picorv323[0]
.sym 25780 basesoc_picorv327[1]
.sym 25781 $abc$35683$n4269
.sym 25784 $abc$35683$n4270_1
.sym 25786 basesoc_picorv327[4]
.sym 25787 basesoc_picorv323[0]
.sym 25790 $abc$35683$n4271_1
.sym 25791 basesoc_picorv323[2]
.sym 25792 $abc$35683$n4268_1
.sym 25795 basesoc_picorv327[4]
.sym 25797 basesoc_picorv327[3]
.sym 25798 basesoc_picorv323[0]
.sym 25801 basesoc_picorv327[20]
.sym 25802 basesoc_picorv327[19]
.sym 25803 basesoc_picorv323[0]
.sym 25807 basesoc_picorv323[0]
.sym 25808 basesoc_picorv327[15]
.sym 25810 basesoc_picorv327[16]
.sym 25814 basesoc_picorv327[1]
.sym 25815 basesoc_picorv323[0]
.sym 25816 basesoc_picorv327[2]
.sym 25819 basesoc_picorv327[18]
.sym 25821 basesoc_picorv323[0]
.sym 25822 basesoc_picorv327[17]
.sym 25826 basesoc_picorv323[1]
.sym 25827 $abc$35683$n4269
.sym 25828 $abc$35683$n4270_1
.sym 25831 basesoc_picorv327[14]
.sym 25833 basesoc_picorv323[0]
.sym 25834 basesoc_picorv327[13]
.sym 25847 picorv32.cpuregs_rs1[19]
.sym 25853 basesoc_picorv327[15]
.sym 25858 $abc$35683$n3056_1
.sym 25861 basesoc_picorv327[23]
.sym 25864 $abc$35683$n2721
.sym 25880 $abc$35683$n4269
.sym 25881 basesoc_picorv327[9]
.sym 25882 basesoc_picorv327[10]
.sym 25884 basesoc_picorv327[11]
.sym 25893 basesoc_picorv327[5]
.sym 25894 basesoc_picorv327[12]
.sym 25897 basesoc_picorv323[0]
.sym 25898 basesoc_picorv327[7]
.sym 25900 basesoc_picorv327[8]
.sym 25901 basesoc_picorv323[1]
.sym 25902 $abc$35683$n4277_1
.sym 25904 $abc$35683$n4276_1
.sym 25905 $abc$35683$n4272
.sym 25908 $abc$35683$n4273_1
.sym 25909 basesoc_picorv323[1]
.sym 25910 basesoc_picorv327[6]
.sym 25912 $abc$35683$n4276_1
.sym 25913 basesoc_picorv323[1]
.sym 25915 $abc$35683$n4277_1
.sym 25918 basesoc_picorv327[10]
.sym 25919 basesoc_picorv327[9]
.sym 25921 basesoc_picorv323[0]
.sym 25924 basesoc_picorv323[0]
.sym 25926 basesoc_picorv327[6]
.sym 25927 basesoc_picorv327[5]
.sym 25930 $abc$35683$n4269
.sym 25931 basesoc_picorv323[1]
.sym 25932 $abc$35683$n4272
.sym 25937 $abc$35683$n4272
.sym 25938 $abc$35683$n4273_1
.sym 25939 basesoc_picorv323[1]
.sym 25942 basesoc_picorv327[8]
.sym 25943 basesoc_picorv323[0]
.sym 25944 basesoc_picorv327[7]
.sym 25948 $abc$35683$n4273_1
.sym 25950 $abc$35683$n4276_1
.sym 25951 basesoc_picorv323[1]
.sym 25955 basesoc_picorv327[12]
.sym 25956 basesoc_picorv327[11]
.sym 25957 basesoc_picorv323[0]
.sym 25981 $abc$35683$n4295_1
.sym 25987 $abc$35683$n2817
.sym 25989 $abc$35683$n3062
.sym 25996 basesoc_picorv327[6]
.sym 26004 $abc$35683$n2730
.sym 26010 $abc$35683$n2727
.sym 26017 basesoc_uart_phy_tx_bitcount[1]
.sym 26079 $abc$35683$n2727
.sym 26080 basesoc_uart_phy_tx_bitcount[1]
.sym 26081 $abc$35683$n2730
.sym 26082 clk12_$glb_clk
.sym 26083 sys_rst_$glb_sr
.sym 26092 basesoc_dat_w[4]
.sym 26096 $abc$35683$n2727
.sym 26102 $PACKER_VCC_NET
.sym 26108 basesoc_ctrl_reset_reset_r
.sym 26128 basesoc_uart_phy_tx_bitcount[0]
.sym 26132 basesoc_uart_phy_tx_bitcount[1]
.sym 26136 $abc$35683$n2721
.sym 26144 $abc$35683$n6145
.sym 26145 basesoc_uart_phy_tx_bitcount[2]
.sym 26151 $abc$35683$n6143
.sym 26154 $abc$35683$n2727
.sym 26156 basesoc_uart_phy_tx_bitcount[3]
.sym 26157 $nextpnr_ICESTORM_LC_2$O
.sym 26159 basesoc_uart_phy_tx_bitcount[0]
.sym 26163 $auto$alumacc.cc:474:replace_alu$5918.C[2]
.sym 26166 basesoc_uart_phy_tx_bitcount[1]
.sym 26169 $auto$alumacc.cc:474:replace_alu$5918.C[3]
.sym 26172 basesoc_uart_phy_tx_bitcount[2]
.sym 26173 $auto$alumacc.cc:474:replace_alu$5918.C[2]
.sym 26177 basesoc_uart_phy_tx_bitcount[3]
.sym 26179 $auto$alumacc.cc:474:replace_alu$5918.C[3]
.sym 26184 $abc$35683$n2727
.sym 26185 $abc$35683$n6143
.sym 26188 basesoc_uart_phy_tx_bitcount[1]
.sym 26189 basesoc_uart_phy_tx_bitcount[3]
.sym 26191 basesoc_uart_phy_tx_bitcount[2]
.sym 26200 $abc$35683$n6145
.sym 26203 $abc$35683$n2727
.sym 26204 $abc$35683$n2721
.sym 26205 clk12_$glb_clk
.sym 26206 sys_rst_$glb_sr
.sym 26219 sys_rst
.sym 26221 $abc$35683$n3206
.sym 26228 $abc$35683$n2730
.sym 26233 basesoc_dat_w[4]
.sym 26238 basesoc_uart_tx_fifo_wrport_we
.sym 26250 basesoc_uart_tx_fifo_produce[2]
.sym 26251 basesoc_uart_tx_fifo_wrport_we
.sym 26252 basesoc_uart_tx_fifo_produce[1]
.sym 26253 sys_rst
.sym 26259 $abc$35683$n2817
.sym 26263 basesoc_uart_tx_fifo_produce[0]
.sym 26267 basesoc_uart_tx_fifo_produce[3]
.sym 26276 $PACKER_VCC_NET
.sym 26280 $nextpnr_ICESTORM_LC_20$O
.sym 26283 basesoc_uart_tx_fifo_produce[0]
.sym 26286 $auto$alumacc.cc:474:replace_alu$6011.C[2]
.sym 26288 basesoc_uart_tx_fifo_produce[1]
.sym 26292 $auto$alumacc.cc:474:replace_alu$6011.C[3]
.sym 26295 basesoc_uart_tx_fifo_produce[2]
.sym 26296 $auto$alumacc.cc:474:replace_alu$6011.C[2]
.sym 26299 basesoc_uart_tx_fifo_produce[3]
.sym 26302 $auto$alumacc.cc:474:replace_alu$6011.C[3]
.sym 26308 basesoc_uart_tx_fifo_wrport_we
.sym 26311 sys_rst
.sym 26312 basesoc_uart_tx_fifo_produce[0]
.sym 26313 basesoc_uart_tx_fifo_wrport_we
.sym 26318 basesoc_uart_tx_fifo_wrport_we
.sym 26320 sys_rst
.sym 26323 $PACKER_VCC_NET
.sym 26324 basesoc_uart_tx_fifo_produce[0]
.sym 26327 $abc$35683$n2817
.sym 26328 clk12_$glb_clk
.sym 26329 sys_rst_$glb_sr
.sym 26330 basesoc_uart_phy_sink_payload_data[7]
.sym 26331 basesoc_uart_phy_sink_payload_data[6]
.sym 26332 basesoc_uart_phy_sink_payload_data[5]
.sym 26333 basesoc_uart_phy_sink_payload_data[4]
.sym 26334 basesoc_uart_phy_sink_payload_data[3]
.sym 26335 basesoc_uart_phy_sink_payload_data[2]
.sym 26336 basesoc_uart_phy_sink_payload_data[1]
.sym 26337 basesoc_uart_phy_sink_payload_data[0]
.sym 26345 basesoc_uart_tx_fifo_consume[1]
.sym 26346 basesoc_uart_phy_tx_reg[0]
.sym 26351 basesoc_uart_tx_fifo_do_read
.sym 26383 basesoc_uart_tx_fifo_produce[1]
.sym 26398 $abc$35683$n2818
.sym 26431 basesoc_uart_tx_fifo_produce[1]
.sym 26450 $abc$35683$n2818
.sym 26451 clk12_$glb_clk
.sym 26452 sys_rst_$glb_sr
.sym 26471 basesoc_dat_w[3]
.sym 26482 $abc$35683$n3062
.sym 26527 $abc$35683$n229
.sym 26544 $abc$35683$n229
.sym 26575 picorv32.cpuregs_wrdata[14]
.sym 26671 $abc$35683$n2969
.sym 26676 array_muxed0[14]
.sym 26677 array_muxed0[14]
.sym 26678 slave_sel_r[2]
.sym 26679 $abc$35683$n2978_1
.sym 26681 $abc$35683$n3419_1
.sym 26723 basesoc_picorv323[1]
.sym 26724 picorv32.decoded_rd[1]
.sym 26770 picorv32.decoded_rd[1]
.sym 26773 picorv32.decoded_rd[4]
.sym 26805 basesoc_dat_w[1]
.sym 26806 $abc$35683$n3344
.sym 26808 basesoc_dat_w[1]
.sym 26810 spiflash_bus_dat_r[31]
.sym 26812 array_muxed0[13]
.sym 26816 array_muxed0[6]
.sym 26819 $PACKER_GND_NET
.sym 26871 picorv32.mem_rdata_q[8]
.sym 26872 picorv32.mem_rdata_q[1]
.sym 26873 picorv32.mem_rdata_q[0]
.sym 26874 picorv32.mem_rdata_q[2]
.sym 26875 basesoc_picorv323[9]
.sym 26876 picorv32.mem_rdata_latched[8]
.sym 26916 array_muxed2[3]
.sym 26917 array_muxed1[31]
.sym 26918 array_muxed2[2]
.sym 26922 $abc$35683$n6748
.sym 26971 picorv32.mem_rdata_q[4]
.sym 26972 $abc$35683$n3474_1
.sym 26973 $abc$35683$n3473_1
.sym 26974 $abc$35683$n3443
.sym 26975 picorv32.mem_rdata_q[6]
.sym 26976 $abc$35683$n2920_1
.sym 26977 picorv32.mem_rdata_q[5]
.sym 26978 picorv32.mem_rdata_latched[23]
.sym 27014 basesoc_picorv323[9]
.sym 27015 picorv32.is_sb_sh_sw
.sym 27017 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 27020 $abc$35683$n3423_1
.sym 27025 picorv32.mem_rdata_q[8]
.sym 27028 picorv32.decoded_rd[3]
.sym 27031 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 27032 picorv32.latched_rd[0]
.sym 27034 picorv32.decoded_rd[2]
.sym 27073 $abc$35683$n2907_1
.sym 27074 $abc$35683$n3066
.sym 27075 $abc$35683$n2863_1
.sym 27076 picorv32.decoded_imm_uj[17]
.sym 27077 $abc$35683$n2992
.sym 27079 picorv32.decoded_imm_uj[0]
.sym 27111 $abc$35683$n2909
.sym 27116 picorv32.mem_rdata_latched[16]
.sym 27117 $abc$35683$n2898_1
.sym 27121 $abc$35683$n2839_1
.sym 27124 $abc$35683$n2982
.sym 27126 $abc$35683$n2956
.sym 27129 picorv32.latched_rd[1]
.sym 27130 picorv32.decoded_rd[1]
.sym 27132 picorv32.mem_rdata_q[15]
.sym 27133 $abc$35683$n2920_1
.sym 27134 picorv32.is_sb_sh_sw
.sym 27135 $abc$35683$n3040
.sym 27136 $abc$35683$n2907_1
.sym 27137 picorv32.latched_rd[0]
.sym 27138 $abc$35683$n2864
.sym 27175 picorv32.latched_rd[3]
.sym 27176 $abc$35683$n3137
.sym 27177 picorv32.latched_rd[2]
.sym 27178 picorv32.latched_rd[0]
.sym 27179 picorv32.latched_rd[5]
.sym 27180 $abc$35683$n3133
.sym 27181 picorv32.latched_rd[4]
.sym 27182 picorv32.latched_rd[1]
.sym 27218 picorv32.decoded_imm_uj[0]
.sym 27219 $abc$35683$n3522
.sym 27221 $PACKER_GND_NET
.sym 27222 picorv32.mem_rdata_latched[20]
.sym 27223 $abc$35683$n2983
.sym 27224 picorv32.mem_rdata_latched[18]
.sym 27225 $abc$35683$n2837
.sym 27229 basesoc_picorv327[1]
.sym 27230 picorv32.latched_rd[5]
.sym 27231 picorv32.decoded_imm_uj[17]
.sym 27232 basesoc_picorv327[9]
.sym 27233 $abc$35683$n2992
.sym 27236 picorv32.latched_rd[1]
.sym 27238 picorv32.latched_rd[3]
.sym 27239 basesoc_picorv327[22]
.sym 27277 picorv32.decoded_imm[15]
.sym 27278 $abc$35683$n3091
.sym 27279 $abc$35683$n3135
.sym 27280 $abc$35683$n3101
.sym 27281 picorv32.decoded_imm[19]
.sym 27282 $abc$35683$n3093
.sym 27283 picorv32.decoded_imm[8]
.sym 27284 picorv32.decoded_imm[7]
.sym 27319 picorv32.decoded_rd[5]
.sym 27320 picorv32.decoded_imm_uj[30]
.sym 27322 $abc$35683$n2997_1
.sym 27323 picorv32.instr_jal
.sym 27324 picorv32.mem_wordsize[0]
.sym 27326 picorv32.decoded_imm_uj[5]
.sym 27327 picorv32.decoded_imm_uj[10]
.sym 27330 picorv32.latched_rd[2]
.sym 27331 picorv32.latched_rd[2]
.sym 27332 picorv32.decoded_imm[19]
.sym 27333 basesoc_picorv328[14]
.sym 27335 picorv32.latched_rd[5]
.sym 27338 picorv32.mem_rdata_latched[18]
.sym 27339 picorv32.latched_rd[4]
.sym 27340 picorv32.decoded_imm[0]
.sym 27341 basesoc_picorv328[18]
.sym 27342 picorv32.mem_rdata_latched[31]
.sym 27379 picorv32.decoded_imm_uj[3]
.sym 27380 $abc$35683$n3119_1
.sym 27381 picorv32.decoded_imm_uj[28]
.sym 27382 $abc$35683$n3460_1
.sym 27383 picorv32.decoded_imm_uj[18]
.sym 27384 $abc$35683$n3117
.sym 27385 picorv32.instr_waitirq
.sym 27386 $abc$35683$n3086
.sym 27421 picorv32.decoded_imm_uj[15]
.sym 27422 picorv32.decoded_imm[8]
.sym 27424 picorv32.is_sb_sh_sw
.sym 27425 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 27426 picorv32.decoded_imm[7]
.sym 27427 picorv32.instr_lui
.sym 27428 picorv32.decoded_imm_uj[20]
.sym 27429 picorv32.decoded_imm[5]
.sym 27430 picorv32.instr_lui
.sym 27431 $abc$35683$n3522
.sym 27432 picorv32.mem_rdata_q[27]
.sym 27433 picorv32.mem_rdata_q[12]
.sym 27434 basesoc_picorv323[6]
.sym 27435 $abc$35683$n5556
.sym 27436 picorv32.latched_rd[0]
.sym 27437 $abc$35683$n2993
.sym 27438 picorv32.instr_waitirq
.sym 27439 picorv32.cpuregs_wrdata[10]
.sym 27441 picorv32.cpuregs_wrdata[7]
.sym 27442 picorv32.cpuregs_wrdata[0]
.sym 27443 picorv32.cpuregs_wrdata[11]
.sym 27444 picorv32.cpuregs_wrdata[6]
.sym 27449 $abc$35683$n3946
.sym 27451 $abc$35683$n3950
.sym 27452 $abc$35683$n6613
.sym 27453 picorv32.cpuregs_wrdata[12]
.sym 27455 picorv32.cpuregs_wrdata[8]
.sym 27456 $abc$35683$n3948
.sym 27460 $abc$35683$n6613
.sym 27461 $abc$35683$n3944
.sym 27462 $abc$35683$n3959
.sym 27463 $abc$35683$n3952
.sym 27464 picorv32.cpuregs_wrdata[10]
.sym 27468 picorv32.cpuregs_wrdata[11]
.sym 27469 $PACKER_VCC_NET
.sym 27470 picorv32.cpuregs_wrdata[15]
.sym 27473 picorv32.cpuregs_wrdata[9]
.sym 27476 $PACKER_VCC_NET
.sym 27477 picorv32.cpuregs_wrdata[13]
.sym 27478 picorv32.cpuregs_wrdata[14]
.sym 27481 picorv32.cpuregs_rs1[7]
.sym 27482 $abc$35683$n3798
.sym 27483 $abc$35683$n5564
.sym 27484 picorv32.cpuregs_rs1[2]
.sym 27485 $abc$35683$n3839
.sym 27486 picorv32.cpuregs_rs1[14]
.sym 27487 $abc$35683$n3845
.sym 27488 picorv32.cpuregs_rs1[1]
.sym 27489 $abc$35683$n6613
.sym 27490 $abc$35683$n6613
.sym 27491 $abc$35683$n6613
.sym 27492 $abc$35683$n6613
.sym 27493 $abc$35683$n6613
.sym 27494 $abc$35683$n6613
.sym 27495 $abc$35683$n6613
.sym 27496 $abc$35683$n6613
.sym 27497 $abc$35683$n3944
.sym 27498 $abc$35683$n3946
.sym 27500 $abc$35683$n3948
.sym 27501 $abc$35683$n3950
.sym 27502 $abc$35683$n3952
.sym 27503 $abc$35683$n3959
.sym 27508 clk12_$glb_clk
.sym 27509 $PACKER_VCC_NET
.sym 27510 $PACKER_VCC_NET
.sym 27511 picorv32.cpuregs_wrdata[10]
.sym 27512 picorv32.cpuregs_wrdata[11]
.sym 27513 picorv32.cpuregs_wrdata[12]
.sym 27514 picorv32.cpuregs_wrdata[13]
.sym 27515 picorv32.cpuregs_wrdata[14]
.sym 27516 picorv32.cpuregs_wrdata[15]
.sym 27517 picorv32.cpuregs_wrdata[8]
.sym 27518 picorv32.cpuregs_wrdata[9]
.sym 27524 basesoc_ctrl_storage[23]
.sym 27525 picorv32.mem_rdata_latched[27]
.sym 27526 $abc$35683$n3460_1
.sym 27528 $abc$35683$n6613
.sym 27529 picorv32.cpuregs_wrdata[12]
.sym 27530 picorv32.decoded_imm_uj[3]
.sym 27531 picorv32.mem_rdata_q[27]
.sym 27533 picorv32.decoded_imm[27]
.sym 27534 picorv32.instr_maskirq
.sym 27535 picorv32.decoded_imm[14]
.sym 27536 $abc$35683$n3023
.sym 27537 picorv32.latched_rd[1]
.sym 27538 picorv32.cpuregs_rs1[14]
.sym 27539 $abc$35683$n3572_1
.sym 27540 picorv32.latched_is_lh
.sym 27541 picorv32.cpuregs_wrdata[4]
.sym 27542 picorv32.latched_rd[1]
.sym 27543 picorv32.cpuregs_wrdata[13]
.sym 27544 picorv32.decoded_imm[3]
.sym 27545 picorv32.latched_rd[0]
.sym 27546 picorv32.instr_jalr
.sym 27551 picorv32.cpuregs_wrdata[2]
.sym 27552 picorv32.cpuregs_wrdata[3]
.sym 27553 $abc$35683$n3703
.sym 27557 picorv32.latched_rd[1]
.sym 27561 picorv32.cpuregs_wrdata[1]
.sym 27564 picorv32.latched_rd[5]
.sym 27566 picorv32.cpuregs_wrdata[4]
.sym 27568 picorv32.latched_rd[4]
.sym 27570 picorv32.latched_rd[2]
.sym 27571 $PACKER_VCC_NET
.sym 27572 picorv32.cpuregs_wrdata[5]
.sym 27573 $abc$35683$n6613
.sym 27574 picorv32.latched_rd[0]
.sym 27576 picorv32.latched_rd[3]
.sym 27579 picorv32.cpuregs_wrdata[7]
.sym 27580 picorv32.cpuregs_wrdata[0]
.sym 27581 $abc$35683$n6613
.sym 27582 picorv32.cpuregs_wrdata[6]
.sym 27583 $abc$35683$n3572_1
.sym 27584 $abc$35683$n3598
.sym 27585 picorv32.mem_do_prefetch
.sym 27586 $abc$35683$n3584_1
.sym 27587 $abc$35683$n3596_1
.sym 27588 $abc$35683$n3592
.sym 27589 $abc$35683$n3600_1
.sym 27590 $abc$35683$n3590_1
.sym 27591 $abc$35683$n6613
.sym 27592 $abc$35683$n6613
.sym 27593 $abc$35683$n6613
.sym 27594 $abc$35683$n6613
.sym 27595 $abc$35683$n6613
.sym 27596 $abc$35683$n6613
.sym 27597 $abc$35683$n6613
.sym 27598 $abc$35683$n6613
.sym 27599 picorv32.latched_rd[0]
.sym 27600 picorv32.latched_rd[1]
.sym 27602 picorv32.latched_rd[2]
.sym 27603 picorv32.latched_rd[3]
.sym 27604 picorv32.latched_rd[4]
.sym 27605 picorv32.latched_rd[5]
.sym 27610 clk12_$glb_clk
.sym 27611 $abc$35683$n3703
.sym 27612 picorv32.cpuregs_wrdata[0]
.sym 27613 picorv32.cpuregs_wrdata[1]
.sym 27614 picorv32.cpuregs_wrdata[2]
.sym 27615 picorv32.cpuregs_wrdata[3]
.sym 27616 picorv32.cpuregs_wrdata[4]
.sym 27617 picorv32.cpuregs_wrdata[5]
.sym 27618 picorv32.cpuregs_wrdata[6]
.sym 27619 picorv32.cpuregs_wrdata[7]
.sym 27620 $PACKER_VCC_NET
.sym 27625 $PACKER_GND_NET
.sym 27626 picorv32.cpuregs_wrdata[3]
.sym 27627 picorv32.mem_wordsize[1]
.sym 27628 $abc$35683$n5552
.sym 27630 picorv32.cpuregs_rs1[1]
.sym 27631 picorv32.mem_do_rinst
.sym 27632 picorv32.cpuregs_rs1[7]
.sym 27633 $abc$35683$n2758
.sym 27634 $abc$35683$n3077
.sym 27635 $abc$35683$n5666
.sym 27636 $abc$35683$n5564
.sym 27637 $PACKER_VCC_NET
.sym 27638 picorv32.latched_rd[5]
.sym 27639 picorv32.latched_rd[5]
.sym 27640 $abc$35683$n5677
.sym 27641 basesoc_picorv327[1]
.sym 27642 picorv32.latched_rd[3]
.sym 27643 basesoc_picorv328[13]
.sym 27644 picorv32.latched_rd[1]
.sym 27645 $PACKER_VCC_NET
.sym 27646 $abc$35683$n3946
.sym 27647 basesoc_picorv327[9]
.sym 27648 $abc$35683$n3841
.sym 27655 $PACKER_VCC_NET
.sym 27657 $PACKER_VCC_NET
.sym 27658 picorv32.cpuregs_wrdata[9]
.sym 27659 $abc$35683$n6613
.sym 27660 $abc$35683$n3940
.sym 27661 $abc$35683$n3936
.sym 27662 picorv32.cpuregs_wrdata[14]
.sym 27664 picorv32.cpuregs_wrdata[8]
.sym 27665 picorv32.cpuregs_wrdata[15]
.sym 27667 $abc$35683$n6613
.sym 27668 $abc$35683$n3941
.sym 27669 picorv32.cpuregs_wrdata[10]
.sym 27673 picorv32.cpuregs_wrdata[12]
.sym 27675 $abc$35683$n3934
.sym 27676 $abc$35683$n3932
.sym 27679 picorv32.cpuregs_wrdata[11]
.sym 27680 $abc$35683$n3938
.sym 27681 picorv32.cpuregs_wrdata[13]
.sym 27685 picorv32.cpuregs_rs1[4]
.sym 27686 basesoc_picorv328[13]
.sym 27687 basesoc_picorv328[15]
.sym 27688 basesoc_picorv323[7]
.sym 27689 basesoc_picorv328[14]
.sym 27690 $abc$35683$n3580
.sym 27691 basesoc_picorv328[9]
.sym 27692 $abc$35683$n3588_1
.sym 27693 $abc$35683$n6613
.sym 27694 $abc$35683$n6613
.sym 27695 $abc$35683$n6613
.sym 27696 $abc$35683$n6613
.sym 27697 $abc$35683$n6613
.sym 27698 $abc$35683$n6613
.sym 27699 $abc$35683$n6613
.sym 27700 $abc$35683$n6613
.sym 27701 $abc$35683$n3932
.sym 27702 $abc$35683$n3934
.sym 27704 $abc$35683$n3936
.sym 27705 $abc$35683$n3938
.sym 27706 $abc$35683$n3940
.sym 27707 $abc$35683$n3941
.sym 27712 clk12_$glb_clk
.sym 27713 $PACKER_VCC_NET
.sym 27714 $PACKER_VCC_NET
.sym 27715 picorv32.cpuregs_wrdata[10]
.sym 27716 picorv32.cpuregs_wrdata[11]
.sym 27717 picorv32.cpuregs_wrdata[12]
.sym 27718 picorv32.cpuregs_wrdata[13]
.sym 27719 picorv32.cpuregs_wrdata[14]
.sym 27720 picorv32.cpuregs_wrdata[15]
.sym 27721 picorv32.cpuregs_wrdata[8]
.sym 27722 picorv32.cpuregs_wrdata[9]
.sym 27723 $abc$35683$n5447
.sym 27724 picorv32.cpuregs_wrdata[14]
.sym 27727 $abc$35683$n5615
.sym 27728 basesoc_uart_phy_rx_reg[7]
.sym 27729 $abc$35683$n5436
.sym 27730 picorv32.cpuregs_wrdata[8]
.sym 27731 $abc$35683$n3380
.sym 27732 picorv32.cpuregs_wrdata[1]
.sym 27734 picorv32.cpuregs_wrdata[2]
.sym 27735 picorv32.cpu_state[2]
.sym 27736 picorv32.cpuregs_wrdata[1]
.sym 27737 picorv32.cpuregs_rs1[8]
.sym 27738 picorv32.mem_do_prefetch
.sym 27739 picorv32.mem_do_prefetch
.sym 27740 basesoc_picorv328[14]
.sym 27741 basesoc_picorv328[18]
.sym 27742 $abc$35683$n3835
.sym 27743 $abc$35683$n3782
.sym 27744 picorv32.latched_rd[2]
.sym 27745 $abc$35683$n3592
.sym 27746 picorv32.alu_out_q[11]
.sym 27747 picorv32.latched_rd[4]
.sym 27748 picorv32.latched_rd[5]
.sym 27749 picorv32.decoded_imm[0]
.sym 27750 picorv32.decoded_imm[19]
.sym 27760 picorv32.cpuregs_wrdata[5]
.sym 27761 $abc$35683$n6613
.sym 27762 picorv32.cpuregs_wrdata[3]
.sym 27765 picorv32.cpuregs_wrdata[7]
.sym 27766 picorv32.latched_rd[1]
.sym 27767 picorv32.latched_rd[2]
.sym 27768 picorv32.cpuregs_wrdata[4]
.sym 27769 $abc$35683$n6613
.sym 27771 picorv32.cpuregs_wrdata[2]
.sym 27772 picorv32.latched_rd[4]
.sym 27773 picorv32.cpuregs_wrdata[6]
.sym 27774 picorv32.latched_rd[0]
.sym 27775 $PACKER_VCC_NET
.sym 27777 picorv32.latched_rd[5]
.sym 27780 picorv32.latched_rd[3]
.sym 27782 $abc$35683$n3703
.sym 27783 picorv32.cpuregs_wrdata[1]
.sym 27784 picorv32.cpuregs_wrdata[0]
.sym 27787 basesoc_picorv328[20]
.sym 27788 basesoc_picorv328[11]
.sym 27789 $abc$35683$n3594_1
.sym 27790 basesoc_picorv328[10]
.sym 27791 $abc$35683$n3610
.sym 27792 picorv32.cpuregs_rs1[20]
.sym 27793 $abc$35683$n3568
.sym 27794 basesoc_picorv328[18]
.sym 27795 $abc$35683$n6613
.sym 27796 $abc$35683$n6613
.sym 27797 $abc$35683$n6613
.sym 27798 $abc$35683$n6613
.sym 27799 $abc$35683$n6613
.sym 27800 $abc$35683$n6613
.sym 27801 $abc$35683$n6613
.sym 27802 $abc$35683$n6613
.sym 27803 picorv32.latched_rd[0]
.sym 27804 picorv32.latched_rd[1]
.sym 27806 picorv32.latched_rd[2]
.sym 27807 picorv32.latched_rd[3]
.sym 27808 picorv32.latched_rd[4]
.sym 27809 picorv32.latched_rd[5]
.sym 27814 clk12_$glb_clk
.sym 27815 $abc$35683$n3703
.sym 27816 picorv32.cpuregs_wrdata[0]
.sym 27817 picorv32.cpuregs_wrdata[1]
.sym 27818 picorv32.cpuregs_wrdata[2]
.sym 27819 picorv32.cpuregs_wrdata[3]
.sym 27820 picorv32.cpuregs_wrdata[4]
.sym 27821 picorv32.cpuregs_wrdata[5]
.sym 27822 picorv32.cpuregs_wrdata[6]
.sym 27823 picorv32.cpuregs_wrdata[7]
.sym 27824 $PACKER_VCC_NET
.sym 27829 picorv32.cpuregs_rs1[5]
.sym 27830 $abc$35683$n6689
.sym 27831 picorv32.cpuregs_wrdata[7]
.sym 27832 basesoc_picorv323[7]
.sym 27834 $abc$35683$n3782
.sym 27835 picorv32.latched_branch
.sym 27836 $abc$35683$n5603
.sym 27837 picorv32.cpu_state[1]
.sym 27838 basesoc_picorv328[13]
.sym 27839 picorv32.cpuregs_wrdata[15]
.sym 27840 basesoc_picorv328[15]
.sym 27842 basesoc_picorv323[6]
.sym 27843 $abc$35683$n4736
.sym 27844 $abc$35683$n3582_1
.sym 27845 picorv32.cpuregs_wrdata[26]
.sym 27846 $abc$35683$n3051
.sym 27847 $abc$35683$n3580
.sym 27848 basesoc_picorv328[18]
.sym 27849 $abc$35683$n3786
.sym 27850 picorv32.cpuregs_wrdata[0]
.sym 27851 picorv32.cpuregs_wrdata[19]
.sym 27852 basesoc_picorv328[11]
.sym 27858 $abc$35683$n3952
.sym 27859 picorv32.cpuregs_wrdata[28]
.sym 27860 $abc$35683$n3948
.sym 27861 $PACKER_VCC_NET
.sym 27862 picorv32.cpuregs_wrdata[25]
.sym 27866 $abc$35683$n3950
.sym 27867 $abc$35683$n3944
.sym 27868 picorv32.cpuregs_wrdata[24]
.sym 27869 picorv32.cpuregs_wrdata[31]
.sym 27870 picorv32.cpuregs_wrdata[26]
.sym 27872 $abc$35683$n3959
.sym 27873 $abc$35683$n3946
.sym 27877 picorv32.cpuregs_wrdata[30]
.sym 27880 $abc$35683$n6613
.sym 27884 $PACKER_VCC_NET
.sym 27885 picorv32.cpuregs_wrdata[29]
.sym 27887 picorv32.cpuregs_wrdata[27]
.sym 27888 $abc$35683$n6613
.sym 27889 $abc$35683$n3622_1
.sym 27890 $abc$35683$n3632
.sym 27891 picorv32.cpuregs_rs1[31]
.sym 27892 picorv32.cpuregs_rs1[22]
.sym 27893 picorv32.cpuregs_rs1[0]
.sym 27894 picorv32.cpuregs_rs1[26]
.sym 27895 basesoc_picorv328[30]
.sym 27896 basesoc_picorv328[21]
.sym 27897 $abc$35683$n6613
.sym 27898 $abc$35683$n6613
.sym 27899 $abc$35683$n6613
.sym 27900 $abc$35683$n6613
.sym 27901 $abc$35683$n6613
.sym 27902 $abc$35683$n6613
.sym 27903 $abc$35683$n6613
.sym 27904 $abc$35683$n6613
.sym 27905 $abc$35683$n3944
.sym 27906 $abc$35683$n3946
.sym 27908 $abc$35683$n3948
.sym 27909 $abc$35683$n3950
.sym 27910 $abc$35683$n3952
.sym 27911 $abc$35683$n3959
.sym 27916 clk12_$glb_clk
.sym 27917 $PACKER_VCC_NET
.sym 27918 $PACKER_VCC_NET
.sym 27919 picorv32.cpuregs_wrdata[26]
.sym 27920 picorv32.cpuregs_wrdata[27]
.sym 27921 picorv32.cpuregs_wrdata[28]
.sym 27922 picorv32.cpuregs_wrdata[29]
.sym 27923 picorv32.cpuregs_wrdata[30]
.sym 27924 picorv32.cpuregs_wrdata[31]
.sym 27925 picorv32.cpuregs_wrdata[24]
.sym 27926 picorv32.cpuregs_wrdata[25]
.sym 27928 picorv32.cpuregs_rs1[20]
.sym 27931 $abc$35683$n3782
.sym 27932 $abc$35683$n232
.sym 27933 $abc$35683$n6613
.sym 27934 basesoc_picorv328[10]
.sym 27935 picorv32.cpuregs_wrdata[12]
.sym 27936 $abc$35683$n4260
.sym 27938 picorv32.cpu_state[0]
.sym 27939 $abc$35683$n3782
.sym 27940 basesoc_picorv328[11]
.sym 27941 picorv32.cpuregs_wrdata[5]
.sym 27942 picorv32.cpu_state[1]
.sym 27945 $abc$35683$n3572_1
.sym 27946 picorv32.latched_rd[0]
.sym 27947 picorv32.cpuregs_wrdata[17]
.sym 27948 picorv32.latched_is_lh
.sym 27949 $abc$35683$n5640
.sym 27950 picorv32.cpuregs_wrdata[28]
.sym 27951 $abc$35683$n3568
.sym 27952 picorv32.decoded_imm[3]
.sym 27953 picorv32.cpuregs_wrdata[27]
.sym 27954 picorv32.cpuregs_rs1[14]
.sym 27961 picorv32.cpuregs_wrdata[20]
.sym 27964 picorv32.cpuregs_wrdata[17]
.sym 27965 picorv32.cpuregs_wrdata[16]
.sym 27966 picorv32.cpuregs_wrdata[23]
.sym 27968 picorv32.cpuregs_wrdata[22]
.sym 27969 picorv32.latched_rd[0]
.sym 27970 $abc$35683$n3703
.sym 27971 picorv32.latched_rd[2]
.sym 27972 picorv32.cpuregs_wrdata[18]
.sym 27974 $abc$35683$n6613
.sym 27975 picorv32.latched_rd[5]
.sym 27976 picorv32.latched_rd[4]
.sym 27979 $PACKER_VCC_NET
.sym 27982 $abc$35683$n6613
.sym 27984 picorv32.latched_rd[3]
.sym 27985 picorv32.cpuregs_wrdata[21]
.sym 27986 picorv32.latched_rd[1]
.sym 27989 picorv32.cpuregs_wrdata[19]
.sym 27991 basesoc_picorv323[6]
.sym 27992 basesoc_picorv323[3]
.sym 27993 $abc$35683$n6652
.sym 27994 basesoc_picorv323[4]
.sym 27995 basesoc_picorv323[2]
.sym 27996 $abc$35683$n6649
.sym 27997 $abc$35683$n6648
.sym 27998 basesoc_picorv323[5]
.sym 27999 $abc$35683$n6613
.sym 28000 $abc$35683$n6613
.sym 28001 $abc$35683$n6613
.sym 28002 $abc$35683$n6613
.sym 28003 $abc$35683$n6613
.sym 28004 $abc$35683$n6613
.sym 28005 $abc$35683$n6613
.sym 28006 $abc$35683$n6613
.sym 28007 picorv32.latched_rd[0]
.sym 28008 picorv32.latched_rd[1]
.sym 28010 picorv32.latched_rd[2]
.sym 28011 picorv32.latched_rd[3]
.sym 28012 picorv32.latched_rd[4]
.sym 28013 picorv32.latched_rd[5]
.sym 28018 clk12_$glb_clk
.sym 28019 $abc$35683$n3703
.sym 28020 picorv32.cpuregs_wrdata[16]
.sym 28021 picorv32.cpuregs_wrdata[17]
.sym 28022 picorv32.cpuregs_wrdata[18]
.sym 28023 picorv32.cpuregs_wrdata[19]
.sym 28024 picorv32.cpuregs_wrdata[20]
.sym 28025 picorv32.cpuregs_wrdata[21]
.sym 28026 picorv32.cpuregs_wrdata[22]
.sym 28027 picorv32.cpuregs_wrdata[23]
.sym 28028 $PACKER_VCC_NET
.sym 28030 picorv32.cpuregs_rs1[26]
.sym 28032 basesoc_dat_w[1]
.sym 28033 $abc$35683$n6705
.sym 28034 basesoc_picorv328[30]
.sym 28035 picorv32.mem_wordsize[1]
.sym 28036 picorv32.cpuregs_rs1[22]
.sym 28037 $abc$35683$n3824
.sym 28038 basesoc_picorv328[21]
.sym 28039 picorv32.alu_out_q[25]
.sym 28041 picorv32.cpuregs_wrdata[16]
.sym 28042 $abc$35683$n5456
.sym 28043 picorv32.cpuregs_wrdata[25]
.sym 28044 picorv32.cpuregs_wrdata[22]
.sym 28045 $PACKER_VCC_NET
.sym 28046 basesoc_picorv323[2]
.sym 28047 $abc$35683$n3081
.sym 28048 basesoc_picorv327[1]
.sym 28049 $PACKER_VCC_NET
.sym 28050 picorv32.latched_rd[3]
.sym 28051 picorv32.cpuregs_wrdata[21]
.sym 28052 picorv32.latched_rd[1]
.sym 28053 picorv32.cpuregs_wrdata[29]
.sym 28054 picorv32.latched_rd[5]
.sym 28055 basesoc_picorv327[9]
.sym 28056 $abc$35683$n3841
.sym 28061 $abc$35683$n3934
.sym 28063 $PACKER_VCC_NET
.sym 28064 $abc$35683$n3940
.sym 28065 picorv32.cpuregs_wrdata[30]
.sym 28067 picorv32.cpuregs_wrdata[24]
.sym 28069 picorv32.cpuregs_wrdata[31]
.sym 28070 $abc$35683$n3938
.sym 28071 $abc$35683$n3936
.sym 28072 $abc$35683$n3941
.sym 28074 $PACKER_VCC_NET
.sym 28075 $abc$35683$n3932
.sym 28078 picorv32.cpuregs_wrdata[29]
.sym 28082 picorv32.cpuregs_wrdata[25]
.sym 28084 $abc$35683$n6613
.sym 28088 picorv32.cpuregs_wrdata[28]
.sym 28090 picorv32.cpuregs_wrdata[26]
.sym 28091 picorv32.cpuregs_wrdata[27]
.sym 28092 $abc$35683$n6613
.sym 28101 $abc$35683$n6613
.sym 28102 $abc$35683$n6613
.sym 28103 $abc$35683$n6613
.sym 28104 $abc$35683$n6613
.sym 28105 $abc$35683$n6613
.sym 28106 $abc$35683$n6613
.sym 28107 $abc$35683$n6613
.sym 28108 $abc$35683$n6613
.sym 28109 $abc$35683$n3932
.sym 28110 $abc$35683$n3934
.sym 28112 $abc$35683$n3936
.sym 28113 $abc$35683$n3938
.sym 28114 $abc$35683$n3940
.sym 28115 $abc$35683$n3941
.sym 28120 clk12_$glb_clk
.sym 28121 $PACKER_VCC_NET
.sym 28122 $PACKER_VCC_NET
.sym 28123 picorv32.cpuregs_wrdata[26]
.sym 28124 picorv32.cpuregs_wrdata[27]
.sym 28125 picorv32.cpuregs_wrdata[28]
.sym 28126 picorv32.cpuregs_wrdata[29]
.sym 28127 picorv32.cpuregs_wrdata[30]
.sym 28128 picorv32.cpuregs_wrdata[31]
.sym 28129 picorv32.cpuregs_wrdata[24]
.sym 28130 picorv32.cpuregs_wrdata[25]
.sym 28131 picorv32.cpuregs_wrdata[31]
.sym 28135 basesoc_uart_phy_rx_reg[1]
.sym 28136 picorv32.cpuregs_wrdata[20]
.sym 28137 picorv32.decoded_imm[4]
.sym 28138 basesoc_picorv323[4]
.sym 28139 picorv32.cpuregs_wrdata[23]
.sym 28140 basesoc_picorv323[5]
.sym 28141 picorv32.cpuregs_wrdata[30]
.sym 28143 $abc$35683$n4469
.sym 28144 basesoc_picorv323[3]
.sym 28145 picorv32.cpuregs_wrdata[18]
.sym 28146 picorv32.decoded_imm[2]
.sym 28147 picorv32.decoded_imm[19]
.sym 28148 picorv32.latched_rd[4]
.sym 28149 basesoc_picorv327[4]
.sym 28150 basesoc_picorv327[0]
.sym 28151 basesoc_picorv323[0]
.sym 28152 picorv32.latched_rd[2]
.sym 28153 picorv32.decoded_imm[0]
.sym 28154 picorv32.cpuregs_wrdata[22]
.sym 28155 $abc$35683$n6662
.sym 28156 $abc$35683$n6660
.sym 28157 $abc$35683$n6663
.sym 28158 basesoc_picorv327[9]
.sym 28166 picorv32.cpuregs_wrdata[23]
.sym 28167 $PACKER_VCC_NET
.sym 28169 picorv32.cpuregs_wrdata[22]
.sym 28170 $abc$35683$n6613
.sym 28171 picorv32.latched_rd[4]
.sym 28173 picorv32.latched_rd[0]
.sym 28175 picorv32.latched_rd[2]
.sym 28178 $abc$35683$n6613
.sym 28181 $abc$35683$n3703
.sym 28183 picorv32.cpuregs_wrdata[20]
.sym 28184 picorv32.cpuregs_wrdata[17]
.sym 28185 picorv32.cpuregs_wrdata[16]
.sym 28187 picorv32.cpuregs_wrdata[19]
.sym 28188 picorv32.latched_rd[3]
.sym 28189 picorv32.cpuregs_wrdata[21]
.sym 28190 picorv32.latched_rd[1]
.sym 28192 picorv32.latched_rd[5]
.sym 28194 picorv32.cpuregs_wrdata[18]
.sym 28203 $abc$35683$n6613
.sym 28204 $abc$35683$n6613
.sym 28205 $abc$35683$n6613
.sym 28206 $abc$35683$n6613
.sym 28207 $abc$35683$n6613
.sym 28208 $abc$35683$n6613
.sym 28209 $abc$35683$n6613
.sym 28210 $abc$35683$n6613
.sym 28211 picorv32.latched_rd[0]
.sym 28212 picorv32.latched_rd[1]
.sym 28214 picorv32.latched_rd[2]
.sym 28215 picorv32.latched_rd[3]
.sym 28216 picorv32.latched_rd[4]
.sym 28217 picorv32.latched_rd[5]
.sym 28222 clk12_$glb_clk
.sym 28223 $abc$35683$n3703
.sym 28224 picorv32.cpuregs_wrdata[16]
.sym 28225 picorv32.cpuregs_wrdata[17]
.sym 28226 picorv32.cpuregs_wrdata[18]
.sym 28227 picorv32.cpuregs_wrdata[19]
.sym 28228 picorv32.cpuregs_wrdata[20]
.sym 28229 picorv32.cpuregs_wrdata[21]
.sym 28230 picorv32.cpuregs_wrdata[22]
.sym 28231 picorv32.cpuregs_wrdata[23]
.sym 28232 $PACKER_VCC_NET
.sym 28239 $abc$35683$n3602_1
.sym 28242 picorv32.cpuregs_rs1[25]
.sym 28243 $abc$35683$n2758
.sym 28249 picorv32.cpuregs_wrdata[20]
.sym 28250 basesoc_picorv327[1]
.sym 28251 basesoc_picorv328[18]
.sym 28252 $abc$35683$n6667
.sym 28253 picorv32.cpuregs_wrdata[19]
.sym 28254 $abc$35683$n6665
.sym 28256 basesoc_picorv328[18]
.sym 28257 basesoc_picorv328[12]
.sym 28258 basesoc_picorv328[16]
.sym 28259 $abc$35683$n6669
.sym 28336 basesoc_ctrl_reset_reset_r
.sym 28337 basesoc_ctrl_reset_reset_r
.sym 28339 picorv32.alu_out_q[27]
.sym 28340 basesoc_picorv328[24]
.sym 28341 basesoc_picorv327[20]
.sym 28342 picorv32.cpu_state[0]
.sym 28343 basesoc_picorv328[27]
.sym 28344 picorv32.alu_out_q[17]
.sym 28345 basesoc_picorv328[10]
.sym 28346 picorv32.cpu_state[0]
.sym 28348 basesoc_picorv327[21]
.sym 28349 $abc$35683$n6659
.sym 28350 basesoc_uart_rx_fifo_consume[3]
.sym 28351 picorv32.cpuregs_rs1[14]
.sym 28352 $abc$35683$n3568
.sym 28353 basesoc_picorv328[29]
.sym 28356 basesoc_picorv328[12]
.sym 28357 $abc$35683$n6674
.sym 28358 basesoc_picorv327[22]
.sym 28360 picorv32.latched_is_lh
.sym 28361 $abc$35683$n3572_1
.sym 28362 basesoc_picorv323[0]
.sym 28406 $abc$35683$n6754
.sym 28441 picorv32.cpuregs_rs1[24]
.sym 28443 basesoc_picorv327[11]
.sym 28444 basesoc_picorv328[17]
.sym 28445 $abc$35683$n4510
.sym 28446 basesoc_picorv328[28]
.sym 28448 $abc$35683$n6671
.sym 28450 $abc$35683$n4491
.sym 28452 basesoc_uart_phy_source_payload_data[6]
.sym 28454 basesoc_picorv323[2]
.sym 28455 basesoc_picorv327[9]
.sym 28456 basesoc_picorv327[22]
.sym 28457 basesoc_picorv327[31]
.sym 28459 basesoc_picorv327[19]
.sym 28461 $abc$35683$n3159_1
.sym 28462 $abc$35683$n6658
.sym 28463 basesoc_picorv327[1]
.sym 28501 $abc$35683$n6756
.sym 28502 $abc$35683$n6753
.sym 28503 basesoc_picorv328[12]
.sym 28504 $abc$35683$n3169
.sym 28505 basesoc_picorv323[1]
.sym 28506 basesoc_picorv323[0]
.sym 28507 $abc$35683$n3170
.sym 28508 $abc$35683$n3143
.sym 28543 basesoc_picorv327[24]
.sym 28546 $abc$35683$n3367_1
.sym 28547 $abc$35683$n3620
.sym 28548 basesoc_picorv328[25]
.sym 28550 basesoc_picorv327[17]
.sym 28551 basesoc_picorv328[27]
.sym 28552 $abc$35683$n6675
.sym 28556 basesoc_picorv327[4]
.sym 28557 picorv32.decoded_imm[0]
.sym 28558 basesoc_picorv323[0]
.sym 28562 basesoc_picorv327[0]
.sym 28563 basesoc_picorv327[13]
.sym 28564 basesoc_picorv328[19]
.sym 28566 basesoc_picorv327[9]
.sym 28603 $abc$35683$n3151
.sym 28604 $abc$35683$n3144
.sym 28605 $abc$35683$n3148
.sym 28606 $abc$35683$n3150
.sym 28607 $abc$35683$n3152
.sym 28608 $abc$35683$n3147_1
.sym 28609 $abc$35683$n3145_1
.sym 28610 $abc$35683$n3146_1
.sym 28645 basesoc_uart_rx_fifo_do_read
.sym 28646 picorv32.instr_sub
.sym 28647 picorv32.is_slti_blt_slt
.sym 28648 picorv32.cpuregs_rs1[24]
.sym 28650 $abc$35683$n3003
.sym 28651 basesoc_picorv327[15]
.sym 28652 $abc$35683$n4256_1
.sym 28653 basesoc_picorv328[31]
.sym 28654 basesoc_picorv327[26]
.sym 28655 picorv32.instr_sub
.sym 28657 basesoc_picorv328[12]
.sym 28658 basesoc_picorv327[1]
.sym 28659 $abc$35683$n3051
.sym 28661 basesoc_picorv323[1]
.sym 28663 picorv32.cpu_state[4]
.sym 28665 $abc$35683$n3056_1
.sym 28666 picorv32.is_lui_auipc_jal
.sym 28667 basesoc_picorv327[0]
.sym 28668 basesoc_picorv327[31]
.sym 28705 basesoc_picorv327[4]
.sym 28706 $abc$35683$n6670
.sym 28707 $abc$35683$n3158
.sym 28708 basesoc_picorv327[0]
.sym 28709 $abc$35683$n3937_1
.sym 28710 basesoc_picorv327[9]
.sym 28711 $abc$35683$n3906_1
.sym 28712 $abc$35683$n3903
.sym 28743 basesoc_dat_w[6]
.sym 28746 basesoc_dat_w[6]
.sym 28747 picorv32.cpu_state[3]
.sym 28748 $abc$35683$n3056_1
.sym 28749 basesoc_picorv327[21]
.sym 28750 basesoc_picorv327[25]
.sym 28751 picorv32.cpu_state[1]
.sym 28752 $abc$35683$n3166
.sym 28754 basesoc_picorv327[30]
.sym 28755 picorv32.cpuregs_rs1[29]
.sym 28758 basesoc_picorv327[15]
.sym 28759 $abc$35683$n3148
.sym 28761 basesoc_picorv327[22]
.sym 28763 basesoc_picorv327[1]
.sym 28764 picorv32.cpuregs_rs1[14]
.sym 28765 $abc$35683$n3938_1
.sym 28766 basesoc_picorv323[0]
.sym 28768 picorv32.latched_is_lh
.sym 28769 $abc$35683$n3038
.sym 28770 $abc$35683$n3880
.sym 28807 basesoc_picorv327[1]
.sym 28808 $abc$35683$n3875
.sym 28809 $abc$35683$n3879
.sym 28810 $abc$35683$n5454
.sym 28811 $abc$35683$n4213
.sym 28812 basesoc_picorv327[31]
.sym 28813 $abc$35683$n3876
.sym 28814 basesoc_picorv327[22]
.sym 28846 basesoc_picorv327[9]
.sym 28849 $abc$35683$n3897
.sym 28852 basesoc_picorv327[0]
.sym 28853 $abc$35683$n5450
.sym 28854 $abc$35683$n3907
.sym 28855 $abc$35683$n2891_1
.sym 28856 basesoc_picorv327[4]
.sym 28858 basesoc_picorv327[12]
.sym 28859 $abc$35683$n2891_1
.sym 28860 $abc$35683$n3904
.sym 28861 basesoc_picorv323[3]
.sym 28863 basesoc_picorv327[0]
.sym 28864 basesoc_picorv327[31]
.sym 28866 $abc$35683$n3367_1
.sym 28867 basesoc_picorv327[9]
.sym 28868 basesoc_picorv327[22]
.sym 28870 basesoc_picorv327[1]
.sym 28871 basesoc_picorv327[19]
.sym 28909 $abc$35683$n3884
.sym 28910 $abc$35683$n4026
.sym 28911 $abc$35683$n3882
.sym 28912 $abc$35683$n4255_1
.sym 28913 picorv32.latched_is_lh
.sym 28914 $abc$35683$n4025
.sym 28915 picorv32.latched_is_lu
.sym 28916 $abc$35683$n3885
.sym 28952 basesoc_picorv327[17]
.sym 28955 picorv32.mem_do_prefetch
.sym 28956 $abc$35683$n5506
.sym 28957 $abc$35683$n3367_1
.sym 28959 basesoc_picorv327[8]
.sym 28960 picorv32.irq_mask[1]
.sym 28962 $abc$35683$n3879
.sym 28963 $abc$35683$n3879
.sym 28964 basesoc_picorv327[4]
.sym 28965 $abc$35683$n3878
.sym 28966 basesoc_picorv323[0]
.sym 28967 basesoc_picorv323[0]
.sym 28969 basesoc_picorv327[31]
.sym 28972 basesoc_picorv327[5]
.sym 28974 basesoc_picorv327[8]
.sym 29011 $abc$35683$n3062
.sym 29012 $abc$35683$n4251
.sym 29014 $abc$35683$n4254
.sym 29015 $abc$35683$n4028
.sym 29016 $abc$35683$n4029
.sym 29017 $abc$35683$n4253_1
.sym 29018 $abc$35683$n3056_1
.sym 29049 $abc$35683$n3012
.sym 29054 picorv32.latched_is_lu
.sym 29056 $abc$35683$n3878
.sym 29060 basesoc_picorv327[19]
.sym 29061 $abc$35683$n3917
.sym 29062 picorv32.cpuregs_rs1[6]
.sym 29063 $abc$35683$n4027_1
.sym 29064 basesoc_picorv327[27]
.sym 29065 basesoc_picorv323[4]
.sym 29067 picorv32.cpu_state[2]
.sym 29070 picorv32.is_lui_auipc_jal
.sym 29071 basesoc_dat_w[2]
.sym 29072 $abc$35683$n3056_1
.sym 29074 basesoc_picorv323[1]
.sym 29076 picorv32.cpu_state[4]
.sym 29113 $abc$35683$n4305
.sym 29114 $abc$35683$n4244_1
.sym 29115 $abc$35683$n4245
.sym 29116 $abc$35683$n4243_1
.sym 29117 $abc$35683$n4304_1
.sym 29118 $abc$35683$n4250_1
.sym 29119 $abc$35683$n4249_1
.sym 29120 $abc$35683$n4252_1
.sym 29156 basesoc_picorv327[25]
.sym 29157 basesoc_picorv327[6]
.sym 29160 $abc$35683$n3056_1
.sym 29162 $abc$35683$n3062
.sym 29163 $abc$35683$n3038
.sym 29166 basesoc_picorv327[26]
.sym 29170 picorv32.cpuregs_rs1[7]
.sym 29256 basesoc_dat_w[1]
.sym 29266 $abc$35683$n2891_1
.sym 29268 $abc$35683$n4245
.sym 29364 basesoc_dat_w[4]
.sym 29367 basesoc_uart_tx_fifo_wrport_we
.sym 29376 basesoc_dat_w[5]
.sym 29419 basesoc_uart_phy_tx_reg[3]
.sym 29420 basesoc_uart_phy_tx_reg[7]
.sym 29421 basesoc_uart_phy_tx_reg[6]
.sym 29422 basesoc_uart_phy_tx_reg[5]
.sym 29423 basesoc_uart_phy_tx_reg[1]
.sym 29424 basesoc_uart_phy_tx_reg[0]
.sym 29425 basesoc_uart_phy_tx_reg[2]
.sym 29426 basesoc_uart_phy_tx_reg[4]
.sym 29458 serial_tx
.sym 29462 sys_rst
.sym 29466 $abc$35683$n2721
.sym 29475 basesoc_dat_w[2]
.sym 29477 $PACKER_VCC_NET
.sym 29482 $PACKER_VCC_NET
.sym 29483 $PACKER_VCC_NET
.sym 29490 basesoc_uart_tx_fifo_consume[2]
.sym 29491 basesoc_uart_tx_fifo_do_read
.sym 29492 basesoc_uart_tx_fifo_consume[0]
.sym 29493 $abc$35683$n6752
.sym 29494 $PACKER_VCC_NET
.sym 29495 basesoc_uart_tx_fifo_consume[1]
.sym 29500 basesoc_uart_tx_fifo_consume[3]
.sym 29501 $abc$35683$n6752
.sym 29502 $PACKER_VCC_NET
.sym 29505 $PACKER_VCC_NET
.sym 29508 $PACKER_VCC_NET
.sym 29529 $PACKER_VCC_NET
.sym 29530 $PACKER_VCC_NET
.sym 29531 $PACKER_VCC_NET
.sym 29532 $PACKER_VCC_NET
.sym 29533 $PACKER_VCC_NET
.sym 29534 $PACKER_VCC_NET
.sym 29535 $abc$35683$n6752
.sym 29536 $abc$35683$n6752
.sym 29537 basesoc_uart_tx_fifo_consume[0]
.sym 29538 basesoc_uart_tx_fifo_consume[1]
.sym 29540 basesoc_uart_tx_fifo_consume[2]
.sym 29541 basesoc_uart_tx_fifo_consume[3]
.sym 29548 clk12_$glb_clk
.sym 29549 basesoc_uart_tx_fifo_do_read
.sym 29550 $PACKER_VCC_NET
.sym 29564 basesoc_uart_tx_fifo_consume[2]
.sym 29566 basesoc_uart_tx_fifo_consume[0]
.sym 29568 basesoc_uart_tx_fifo_consume[3]
.sym 29595 basesoc_uart_tx_fifo_produce[1]
.sym 29596 basesoc_dat_w[3]
.sym 29597 basesoc_dat_w[4]
.sym 29600 basesoc_ctrl_reset_reset_r
.sym 29602 basesoc_uart_tx_fifo_wrport_we
.sym 29603 basesoc_dat_w[5]
.sym 29610 basesoc_dat_w[7]
.sym 29611 $abc$35683$n6752
.sym 29613 basesoc_dat_w[2]
.sym 29614 basesoc_uart_tx_fifo_produce[0]
.sym 29615 basesoc_dat_w[1]
.sym 29617 basesoc_uart_tx_fifo_produce[2]
.sym 29618 basesoc_uart_tx_fifo_produce[3]
.sym 29619 $abc$35683$n6752
.sym 29620 $PACKER_VCC_NET
.sym 29622 basesoc_dat_w[6]
.sym 29627 $abc$35683$n6752
.sym 29628 $abc$35683$n6752
.sym 29629 $abc$35683$n6752
.sym 29630 $abc$35683$n6752
.sym 29631 $abc$35683$n6752
.sym 29632 $abc$35683$n6752
.sym 29633 $abc$35683$n6752
.sym 29634 $abc$35683$n6752
.sym 29635 basesoc_uart_tx_fifo_produce[0]
.sym 29636 basesoc_uart_tx_fifo_produce[1]
.sym 29638 basesoc_uart_tx_fifo_produce[2]
.sym 29639 basesoc_uart_tx_fifo_produce[3]
.sym 29646 clk12_$glb_clk
.sym 29647 basesoc_uart_tx_fifo_wrport_we
.sym 29648 basesoc_ctrl_reset_reset_r
.sym 29649 basesoc_dat_w[1]
.sym 29650 basesoc_dat_w[2]
.sym 29651 basesoc_dat_w[3]
.sym 29652 basesoc_dat_w[4]
.sym 29653 basesoc_dat_w[5]
.sym 29654 basesoc_dat_w[6]
.sym 29655 basesoc_dat_w[7]
.sym 29656 $PACKER_VCC_NET
.sym 29697 $abc$35683$n3062
.sym 29715 $abc$35683$n3062
.sym 29769 picorv32.decoded_rd[4]
.sym 29777 basesoc_picorv323[1]
.sym 29887 spram_bus_ack
.sym 29904 $abc$35683$n6748
.sym 29927 $abc$35683$n5293_1
.sym 30040 spiflash_bus_ack
.sym 30042 $abc$35683$n2838_1
.sym 30053 array_muxed0[9]
.sym 30067 $abc$35683$n2898_1
.sym 30073 $abc$35683$n2898_1
.sym 30074 $abc$35683$n2986
.sym 30088 picorv32.mem_rdata_latched[8]
.sym 30105 picorv32.mem_rdata_latched[11]
.sym 30134 picorv32.mem_rdata_latched[8]
.sym 30151 picorv32.mem_rdata_latched[11]
.sym 30160 $abc$35683$n3001_$glb_ce
.sym 30161 clk12_$glb_clk
.sym 30163 picorv32.mem_rdata_latched[11]
.sym 30164 picorv32.mem_rdata_latched[1]
.sym 30165 $abc$35683$n3427
.sym 30166 $abc$35683$n2986
.sym 30167 picorv32.mem_rdata_q[11]
.sym 30168 $abc$35683$n3075
.sym 30169 picorv32.mem_rdata_latched[2]
.sym 30170 picorv32.mem_rdata_latched[0]
.sym 30171 $abc$35683$n3296
.sym 30173 picorv32.decoded_imm[7]
.sym 30179 picorv32.decoded_rd[2]
.sym 30183 $abc$35683$n2932
.sym 30185 picorv32.decoded_rd[3]
.sym 30186 array_muxed0[13]
.sym 30190 picorv32.mem_rdata_latched[23]
.sym 30195 spiflash_bus_dat_r[19]
.sym 30219 $abc$35683$n3805
.sym 30220 picorv32.mem_wordsize[1]
.sym 30222 basesoc_picorv328[9]
.sym 30227 picorv32.mem_rdata_latched[0]
.sym 30228 basesoc_picorv323[1]
.sym 30229 picorv32.mem_rdata_latched[1]
.sym 30230 picorv32.mem_rdata_q[8]
.sym 30233 $abc$35683$n2898_1
.sym 30234 picorv32.mem_rdata_latched[2]
.sym 30235 picorv32.mem_rdata_latched[8]
.sym 30249 picorv32.mem_rdata_latched[8]
.sym 30258 picorv32.mem_rdata_latched[1]
.sym 30264 picorv32.mem_rdata_latched[0]
.sym 30267 picorv32.mem_rdata_latched[2]
.sym 30273 basesoc_picorv328[9]
.sym 30274 basesoc_picorv323[1]
.sym 30275 picorv32.mem_wordsize[1]
.sym 30280 $abc$35683$n2898_1
.sym 30281 picorv32.mem_rdata_q[8]
.sym 30282 $abc$35683$n3805
.sym 30284 clk12_$glb_clk
.sym 30286 picorv32.mem_rdata_latched[24]
.sym 30287 picorv32.mem_rdata_latched[4]
.sym 30288 picorv32.mem_rdata_latched[17]
.sym 30289 $abc$35683$n2830
.sym 30290 picorv32.mem_rdata_latched[6]
.sym 30291 picorv32.mem_rdata_latched[5]
.sym 30292 $abc$35683$n3074
.sym 30293 picorv32.mem_rdata_latched[3]
.sym 30296 basesoc_picorv328[10]
.sym 30297 picorv32.decoded_imm[15]
.sym 30298 $abc$35683$n2968
.sym 30299 picorv32.mem_rdata_latched[2]
.sym 30300 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 30301 $abc$35683$n3814_1
.sym 30302 slave_sel_r[1]
.sym 30303 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 30304 spiflash_bus_dat_r[23]
.sym 30305 $abc$35683$n2930
.sym 30306 picorv32.is_sb_sh_sw
.sym 30307 $abc$35683$n3805
.sym 30308 basesoc_picorv323[1]
.sym 30309 $abc$35683$n3427
.sym 30313 picorv32.mem_rdata_latched[5]
.sym 30316 picorv32.cpu_state[2]
.sym 30317 picorv32.mem_rdata_latched[3]
.sym 30320 picorv32.mem_rdata_q[13]
.sym 30328 picorv32.mem_rdata_latched[1]
.sym 30329 $abc$35683$n3427
.sym 30331 picorv32.mem_rdata_q[0]
.sym 30338 picorv32.mem_rdata_q[1]
.sym 30339 picorv32.mem_rdata_q[6]
.sym 30340 picorv32.mem_rdata_q[2]
.sym 30341 picorv32.mem_rdata_latched[2]
.sym 30342 picorv32.mem_rdata_latched[0]
.sym 30343 picorv32.mem_rdata_q[4]
.sym 30344 $abc$35683$n3474_1
.sym 30347 picorv32.mem_rdata_latched[6]
.sym 30348 picorv32.mem_rdata_latched[5]
.sym 30350 $abc$35683$n2898_1
.sym 30351 picorv32.mem_rdata_q[23]
.sym 30352 picorv32.mem_rdata_latched[4]
.sym 30355 picorv32.mem_rdata_q[3]
.sym 30357 picorv32.mem_rdata_q[5]
.sym 30358 picorv32.mem_rdata_latched[3]
.sym 30362 picorv32.mem_rdata_latched[4]
.sym 30366 picorv32.mem_rdata_q[5]
.sym 30367 picorv32.mem_rdata_q[4]
.sym 30368 picorv32.mem_rdata_q[6]
.sym 30369 picorv32.mem_rdata_q[2]
.sym 30372 picorv32.mem_rdata_q[0]
.sym 30373 $abc$35683$n3474_1
.sym 30374 picorv32.mem_rdata_q[1]
.sym 30375 picorv32.mem_rdata_q[3]
.sym 30380 picorv32.mem_rdata_latched[1]
.sym 30381 picorv32.mem_rdata_latched[0]
.sym 30386 picorv32.mem_rdata_latched[6]
.sym 30390 picorv32.mem_rdata_latched[1]
.sym 30391 picorv32.mem_rdata_latched[3]
.sym 30392 picorv32.mem_rdata_latched[2]
.sym 30393 picorv32.mem_rdata_latched[0]
.sym 30397 picorv32.mem_rdata_latched[5]
.sym 30402 picorv32.mem_rdata_q[23]
.sym 30404 $abc$35683$n2898_1
.sym 30405 $abc$35683$n3427
.sym 30407 clk12_$glb_clk
.sym 30410 picorv32.mem_rdata_q[17]
.sym 30411 picorv32.mem_rdata_q[24]
.sym 30412 picorv32.mem_rdata_q[13]
.sym 30413 picorv32.mem_rdata_q[21]
.sym 30415 picorv32.mem_rdata_q[16]
.sym 30416 picorv32.mem_rdata_q[22]
.sym 30419 picorv32.cpuregs_rs1[1]
.sym 30421 $abc$35683$n2917_1
.sym 30422 basesoc_picorv327[1]
.sym 30424 $abc$35683$n2943_1
.sym 30425 basesoc_picorv327[9]
.sym 30426 $abc$35683$n2983
.sym 30427 basesoc_picorv327[22]
.sym 30428 $abc$35683$n2960
.sym 30429 $abc$35683$n2956
.sym 30430 picorv32.mem_rdata_latched[4]
.sym 30431 $abc$35683$n2964
.sym 30432 $abc$35683$n2832_1
.sym 30433 $abc$35683$n2992
.sym 30434 $abc$35683$n3007
.sym 30435 $abc$35683$n2830
.sym 30436 picorv32.instr_auipc
.sym 30437 picorv32.mem_rdata_latched[6]
.sym 30438 $abc$35683$n3139_1
.sym 30439 picorv32.decoded_imm[1]
.sym 30440 $abc$35683$n3007
.sym 30441 picorv32.decoded_imm[9]
.sym 30442 picorv32.instr_auipc
.sym 30443 $abc$35683$n2864
.sym 30444 picorv32.latched_rd[0]
.sym 30451 picorv32.mem_rdata_latched[4]
.sym 30452 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 30454 picorv32.mem_rdata_q[8]
.sym 30455 $abc$35683$n2920_1
.sym 30460 picorv32.mem_rdata_latched[17]
.sym 30462 picorv32.mem_rdata_latched[6]
.sym 30463 picorv32.mem_rdata_latched[5]
.sym 30465 $PACKER_GND_NET
.sym 30466 $abc$35683$n2907_1
.sym 30468 $abc$35683$n2864
.sym 30480 picorv32.is_sb_sh_sw
.sym 30483 picorv32.mem_rdata_latched[5]
.sym 30484 picorv32.mem_rdata_latched[4]
.sym 30486 picorv32.mem_rdata_latched[6]
.sym 30489 picorv32.is_sb_sh_sw
.sym 30490 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 30492 picorv32.mem_rdata_q[8]
.sym 30495 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 30496 picorv32.is_sb_sh_sw
.sym 30497 $abc$35683$n2864
.sym 30501 picorv32.mem_rdata_latched[17]
.sym 30507 $abc$35683$n2907_1
.sym 30510 $abc$35683$n2920_1
.sym 30521 $PACKER_GND_NET
.sym 30529 $abc$35683$n3001_$glb_ce
.sym 30530 clk12_$glb_clk
.sym 30532 picorv32.decoded_imm[10]
.sym 30533 picorv32.decoded_imm[1]
.sym 30534 picorv32.decoded_imm[9]
.sym 30535 $abc$35683$n3111
.sym 30536 $abc$35683$n3065_1
.sym 30537 $abc$35683$n3125
.sym 30538 $abc$35683$n3097_1
.sym 30539 $abc$35683$n3129_1
.sym 30542 basesoc_picorv327[22]
.sym 30543 picorv32.cpuregs_rs1[7]
.sym 30544 picorv32.mem_rdata_latched[18]
.sym 30546 $abc$35683$n3109_1
.sym 30547 picorv32.mem_rdata_q[13]
.sym 30548 picorv32.decoded_imm[0]
.sym 30549 picorv32.mem_rdata_latched[13]
.sym 30552 picorv32.decoded_imm_uj[17]
.sym 30554 picorv32.mem_rdata_latched[31]
.sym 30557 $abc$35683$n2863_1
.sym 30558 picorv32.mem_rdata_q[13]
.sym 30559 picorv32.instr_jal
.sym 30560 picorv32.latched_rd[4]
.sym 30561 picorv32.decoded_imm[15]
.sym 30562 picorv32.instr_jal
.sym 30563 $abc$35683$n3005
.sym 30565 picorv32.decoded_imm[10]
.sym 30566 $abc$35683$n3522
.sym 30567 picorv32.decoded_imm[18]
.sym 30573 picorv32.decoded_rd[2]
.sym 30575 $abc$35683$n3135
.sym 30578 picorv32.decoded_rd[5]
.sym 30580 picorv32.decoded_rd[1]
.sym 30582 $abc$35683$n3131_1
.sym 30583 picorv32.decoded_rd[3]
.sym 30585 $abc$35683$n3040
.sym 30587 $abc$35683$n2997_1
.sym 30588 picorv32.cpu_state[2]
.sym 30590 $abc$35683$n3137
.sym 30591 picorv32.cpu_state[0]
.sym 30592 picorv32.latched_rd[0]
.sym 30593 picorv32.decoded_rd[4]
.sym 30594 $abc$35683$n3133
.sym 30595 picorv32.latched_rd[4]
.sym 30598 $abc$35683$n3139_1
.sym 30599 picorv32.latched_rd[2]
.sym 30600 $abc$35683$n3007
.sym 30604 $abc$35683$n3129_1
.sym 30606 $abc$35683$n3135
.sym 30607 picorv32.decoded_rd[3]
.sym 30608 picorv32.cpu_state[0]
.sym 30609 $abc$35683$n2997_1
.sym 30613 picorv32.latched_rd[4]
.sym 30614 $abc$35683$n3040
.sym 30615 picorv32.cpu_state[2]
.sym 30618 picorv32.cpu_state[0]
.sym 30619 $abc$35683$n3133
.sym 30620 picorv32.decoded_rd[2]
.sym 30621 $abc$35683$n2997_1
.sym 30624 $abc$35683$n3040
.sym 30625 $abc$35683$n3129_1
.sym 30626 picorv32.latched_rd[0]
.sym 30627 picorv32.cpu_state[2]
.sym 30630 picorv32.cpu_state[0]
.sym 30631 $abc$35683$n2997_1
.sym 30632 $abc$35683$n3139_1
.sym 30633 picorv32.decoded_rd[5]
.sym 30636 $abc$35683$n3040
.sym 30638 picorv32.latched_rd[2]
.sym 30639 picorv32.cpu_state[2]
.sym 30642 picorv32.cpu_state[0]
.sym 30643 $abc$35683$n3137
.sym 30644 picorv32.decoded_rd[4]
.sym 30645 $abc$35683$n2997_1
.sym 30648 picorv32.decoded_rd[1]
.sym 30649 picorv32.cpu_state[0]
.sym 30650 $abc$35683$n2997_1
.sym 30651 $abc$35683$n3131_1
.sym 30652 $abc$35683$n3007
.sym 30653 clk12_$glb_clk
.sym 30655 $abc$35683$n3007
.sym 30656 picorv32.decoded_imm[14]
.sym 30657 $abc$35683$n3099
.sym 30658 $abc$35683$n3085_1
.sym 30659 $abc$35683$n3087
.sym 30660 picorv32.decoded_imm[6]
.sym 30661 picorv32.decoded_imm[24]
.sym 30662 picorv32.decoded_imm[5]
.sym 30667 basesoc_picorv323[6]
.sym 30669 picorv32.mem_rdata_latched[13]
.sym 30670 $abc$35683$n3432
.sym 30671 picorv32.mem_rdata_latched[25]
.sym 30672 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 30674 picorv32.decoded_imm_uj[9]
.sym 30675 picorv32.decoded_imm_uj[2]
.sym 30676 picorv32.decoded_imm[1]
.sym 30677 picorv32.decoded_imm_uj[16]
.sym 30678 $abc$35683$n3131_1
.sym 30679 picorv32.decoded_imm[28]
.sym 30680 picorv32.instr_waitirq
.sym 30681 $abc$35683$n2983
.sym 30682 picorv32.decoded_imm_uj[7]
.sym 30683 picorv32.mem_rdata_latched[23]
.sym 30684 picorv32.decoded_imm[24]
.sym 30685 picorv32.mem_rdata_q[30]
.sym 30686 picorv32.mem_rdata_q[28]
.sym 30687 picorv32.decoded_imm[30]
.sym 30688 picorv32.decoded_imm_uj[6]
.sym 30689 picorv32.decoded_imm_uj[24]
.sym 30690 picorv32.mem_rdata_latched[28]
.sym 30697 picorv32.instr_lui
.sym 30698 picorv32.decoded_imm_uj[7]
.sym 30699 $abc$35683$n3101
.sym 30700 picorv32.mem_rdata_q[27]
.sym 30701 $abc$35683$n3093
.sym 30702 picorv32.mem_rdata_q[28]
.sym 30704 picorv32.latched_rd[3]
.sym 30708 picorv32.mem_rdata_q[15]
.sym 30709 picorv32.decoded_imm_uj[15]
.sym 30710 $abc$35683$n3040
.sym 30716 $abc$35683$n3087
.sym 30717 $abc$35683$n2863_1
.sym 30718 picorv32.decoded_imm_uj[8]
.sym 30720 picorv32.mem_rdata_q[19]
.sym 30721 picorv32.cpu_state[2]
.sym 30722 picorv32.instr_jal
.sym 30723 $abc$35683$n3085_1
.sym 30724 picorv32.mem_rdata_q[14]
.sym 30725 picorv32.instr_auipc
.sym 30727 picorv32.decoded_imm_uj[19]
.sym 30729 picorv32.decoded_imm_uj[15]
.sym 30730 $abc$35683$n3093
.sym 30731 $abc$35683$n3085_1
.sym 30732 picorv32.instr_jal
.sym 30735 picorv32.instr_lui
.sym 30736 $abc$35683$n3087
.sym 30737 picorv32.mem_rdata_q[14]
.sym 30738 picorv32.instr_auipc
.sym 30742 picorv32.latched_rd[3]
.sym 30743 picorv32.cpu_state[2]
.sym 30744 $abc$35683$n3040
.sym 30747 picorv32.instr_lui
.sym 30748 picorv32.instr_auipc
.sym 30749 picorv32.mem_rdata_q[19]
.sym 30750 $abc$35683$n3087
.sym 30753 picorv32.decoded_imm_uj[19]
.sym 30754 $abc$35683$n3101
.sym 30755 $abc$35683$n3085_1
.sym 30756 picorv32.instr_jal
.sym 30759 picorv32.instr_lui
.sym 30760 $abc$35683$n3087
.sym 30761 picorv32.mem_rdata_q[15]
.sym 30762 picorv32.instr_auipc
.sym 30765 picorv32.mem_rdata_q[28]
.sym 30766 $abc$35683$n2863_1
.sym 30767 picorv32.decoded_imm_uj[8]
.sym 30768 picorv32.instr_jal
.sym 30771 picorv32.instr_jal
.sym 30772 picorv32.decoded_imm_uj[7]
.sym 30773 $abc$35683$n2863_1
.sym 30774 picorv32.mem_rdata_q[27]
.sym 30775 $abc$35683$n3003_$glb_ce
.sym 30776 clk12_$glb_clk
.sym 30777 $abc$35683$n229_$glb_sr
.sym 30778 picorv32.decoded_imm[27]
.sym 30779 picorv32.decoded_imm[26]
.sym 30780 picorv32.decoded_imm[30]
.sym 30781 picorv32.decoded_imm[12]
.sym 30782 $abc$35683$n3115
.sym 30783 picorv32.decoded_imm[18]
.sym 30784 picorv32.decoded_imm[28]
.sym 30785 $abc$35683$n3123
.sym 30788 basesoc_picorv328[18]
.sym 30789 basesoc_picorv328[30]
.sym 30790 picorv32.decoded_imm[15]
.sym 30792 $abc$35683$n2864
.sym 30793 picorv32.mem_rdata_q[25]
.sym 30794 picorv32.decoded_imm[11]
.sym 30795 picorv32.mem_rdata_q[26]
.sym 30796 picorv32.latched_is_lh
.sym 30798 $abc$35683$n3040
.sym 30799 picorv32.decoded_imm[14]
.sym 30800 picorv32.decoded_imm[3]
.sym 30801 picorv32.is_sb_sh_sw
.sym 30803 picorv32.decoded_imm_uj[14]
.sym 30804 picorv32.cpuregs_wrdata[1]
.sym 30805 $abc$35683$n2905
.sym 30806 picorv32.mem_do_prefetch
.sym 30807 picorv32.decoded_imm_uj[30]
.sym 30808 picorv32.decoded_imm[6]
.sym 30809 picorv32.cpuregs_wrdata[2]
.sym 30810 picorv32.decoded_imm_uj[12]
.sym 30811 picorv32.decoded_imm[27]
.sym 30812 picorv32.decoded_imm[5]
.sym 30813 picorv32.decoded_imm[7]
.sym 30819 picorv32.latched_rd[3]
.sym 30822 picorv32.mem_rdata_latched[18]
.sym 30823 picorv32.latched_rd[2]
.sym 30826 picorv32.mem_rdata_latched[27]
.sym 30827 picorv32.latched_rd[5]
.sym 30830 picorv32.mem_rdata_q[27]
.sym 30831 $abc$35683$n3087
.sym 30832 $abc$35683$n2992
.sym 30834 picorv32.mem_rdata_latched[31]
.sym 30836 picorv32.mem_rdata_q[12]
.sym 30839 picorv32.instr_auipc
.sym 30840 $abc$35683$n2993
.sym 30841 picorv32.instr_lui
.sym 30842 picorv32.latched_rd[4]
.sym 30843 picorv32.mem_rdata_latched[23]
.sym 30847 picorv32.mem_rdata_q[28]
.sym 30849 picorv32.instr_lui
.sym 30850 picorv32.mem_rdata_latched[28]
.sym 30855 picorv32.mem_rdata_latched[23]
.sym 30858 $abc$35683$n3087
.sym 30859 picorv32.instr_auipc
.sym 30860 picorv32.mem_rdata_q[28]
.sym 30861 picorv32.instr_lui
.sym 30864 picorv32.mem_rdata_latched[31]
.sym 30870 picorv32.latched_rd[5]
.sym 30871 picorv32.latched_rd[3]
.sym 30872 picorv32.latched_rd[4]
.sym 30873 picorv32.latched_rd[2]
.sym 30877 picorv32.mem_rdata_latched[18]
.sym 30882 $abc$35683$n3087
.sym 30883 picorv32.instr_auipc
.sym 30884 picorv32.instr_lui
.sym 30885 picorv32.mem_rdata_q[27]
.sym 30888 $abc$35683$n2992
.sym 30889 picorv32.mem_rdata_latched[27]
.sym 30890 picorv32.mem_rdata_latched[28]
.sym 30891 $abc$35683$n2993
.sym 30894 picorv32.mem_rdata_q[12]
.sym 30895 picorv32.instr_auipc
.sym 30896 $abc$35683$n3087
.sym 30897 picorv32.instr_lui
.sym 30898 $abc$35683$n3001_$glb_ce
.sym 30899 clk12_$glb_clk
.sym 30901 $abc$35683$n5666
.sym 30902 $abc$35683$n3801
.sym 30903 $abc$35683$n3792
.sym 30904 $abc$35683$n3833
.sym 30905 $abc$35683$n3795
.sym 30906 picorv32.cpuregs_rs1[11]
.sym 30907 $abc$35683$n3804
.sym 30908 picorv32.cpuregs_rs1[15]
.sym 30910 picorv32.decoded_imm_uj[26]
.sym 30911 basesoc_picorv328[13]
.sym 30912 basesoc_picorv328[20]
.sym 30913 $abc$35683$n3071
.sym 30914 picorv32.decoded_imm[28]
.sym 30915 picorv32.mem_rdata_q[25]
.sym 30916 picorv32.decoded_imm_uj[26]
.sym 30918 $abc$35683$n3071
.sym 30919 picorv32.decoded_imm_uj[28]
.sym 30920 $abc$35683$n3369_1
.sym 30921 basesoc_ctrl_storage[16]
.sym 30923 picorv32.decoded_imm_uj[18]
.sym 30924 picorv32.decoded_imm_uj[17]
.sym 30925 picorv32.instr_auipc
.sym 30926 picorv32.decoded_imm[13]
.sym 30927 picorv32.decoded_imm[21]
.sym 30928 picorv32.cpuregs_wrdata[13]
.sym 30929 picorv32.decoded_imm[9]
.sym 30930 picorv32.instr_retirq
.sym 30932 picorv32.latched_rd[0]
.sym 30933 picorv32.cpuregs_rs1[13]
.sym 30934 picorv32.instr_waitirq
.sym 30935 picorv32.cpuregs_wrdata[15]
.sym 30936 picorv32.decoded_imm[1]
.sym 30946 picorv32.cpuregs_wrdata[7]
.sym 30947 $abc$35683$n3838
.sym 30948 $abc$35683$n3845
.sym 30949 picorv32.cpuregs_wrdata[6]
.sym 30950 $abc$35683$n5625
.sym 30951 $abc$35683$n3798
.sym 30954 $abc$35683$n3839
.sym 30956 $abc$35683$n3844
.sym 30959 $abc$35683$n5553
.sym 30960 $abc$35683$n3782
.sym 30962 $abc$35683$n3534_1
.sym 30964 picorv32.cpuregs_wrdata[1]
.sym 30968 $abc$35683$n3792
.sym 30969 picorv32.cpuregs_wrdata[2]
.sym 30970 $abc$35683$n3534_1
.sym 30975 $abc$35683$n3782
.sym 30976 $abc$35683$n3534_1
.sym 30977 $abc$35683$n3798
.sym 30978 $abc$35683$n5625
.sym 30984 picorv32.cpuregs_wrdata[7]
.sym 30990 picorv32.cpuregs_wrdata[6]
.sym 30993 $abc$35683$n3838
.sym 30994 $abc$35683$n3782
.sym 30995 $abc$35683$n3839
.sym 30996 $abc$35683$n3534_1
.sym 30999 picorv32.cpuregs_wrdata[2]
.sym 31005 $abc$35683$n3792
.sym 31006 $abc$35683$n3782
.sym 31007 $abc$35683$n5553
.sym 31008 $abc$35683$n3534_1
.sym 31011 picorv32.cpuregs_wrdata[1]
.sym 31017 $abc$35683$n3534_1
.sym 31018 $abc$35683$n3845
.sym 31019 $abc$35683$n3844
.sym 31020 $abc$35683$n3782
.sym 31022 clk12_$glb_clk
.sym 31024 picorv32.cpuregs_rs1[8]
.sym 31025 $abc$35683$n5436
.sym 31026 picorv32.cpuregs_rs1[13]
.sym 31027 basesoc_ctrl_storage[26]
.sym 31028 $abc$35683$n3056
.sym 31029 picorv32.cpuregs_rs1[3]
.sym 31030 $abc$35683$n2897_1
.sym 31031 picorv32.cpuregs_rs1[10]
.sym 31032 picorv32.reg_out[17]
.sym 31033 $abc$35683$n3716_1
.sym 31034 basesoc_picorv328[11]
.sym 31035 basesoc_picorv328[15]
.sym 31036 picorv32.cpuregs_rs1[7]
.sym 31038 picorv32.cpuregs_rs1[14]
.sym 31039 picorv32.alu_out_q[11]
.sym 31040 basesoc_uart_phy_rx_reg[5]
.sym 31041 picorv32.cpuregs_rs1[15]
.sym 31043 $abc$35683$n3782
.sym 31044 picorv32.cpuregs_rs1[2]
.sym 31045 picorv32.cpuregs_wrdata[14]
.sym 31046 picorv32.cpuregs_wrdata[11]
.sym 31048 picorv32.decoded_imm[18]
.sym 31049 basesoc_picorv328[9]
.sym 31050 $abc$35683$n3005
.sym 31051 picorv32.cpuregs_rs1[2]
.sym 31052 $abc$35683$n5555
.sym 31053 $abc$35683$n2897_1
.sym 31054 $abc$35683$n3590_1
.sym 31055 picorv32.cpuregs_rs1[14]
.sym 31056 $abc$35683$n3023
.sym 31057 basesoc_picorv328[15]
.sym 31058 picorv32.decoded_imm[10]
.sym 31059 basesoc_picorv323[7]
.sym 31065 $abc$35683$n3794
.sym 31066 $abc$35683$n3801
.sym 31067 $abc$35683$n3832
.sym 31069 $abc$35683$n3800
.sym 31070 $abc$35683$n3803
.sym 31071 $abc$35683$n3804
.sym 31072 picorv32.instr_jalr
.sym 31074 $abc$35683$n3798
.sym 31075 $abc$35683$n3792
.sym 31076 $abc$35683$n3833
.sym 31077 $abc$35683$n3795
.sym 31078 $abc$35683$n3023
.sym 31079 $abc$35683$n3845
.sym 31081 $abc$35683$n3797
.sym 31082 $abc$35683$n3786
.sym 31083 $abc$35683$n3056
.sym 31086 $abc$35683$n3569_1
.sym 31087 $abc$35683$n6563
.sym 31090 picorv32.instr_retirq
.sym 31094 $abc$35683$n3569_1
.sym 31096 $abc$35683$n3791
.sym 31098 $abc$35683$n6563
.sym 31099 $abc$35683$n3845
.sym 31100 $abc$35683$n3569_1
.sym 31101 $abc$35683$n3786
.sym 31104 $abc$35683$n3792
.sym 31105 $abc$35683$n3791
.sym 31106 $abc$35683$n3786
.sym 31107 $abc$35683$n3569_1
.sym 31110 picorv32.instr_retirq
.sym 31111 picorv32.instr_jalr
.sym 31116 $abc$35683$n3786
.sym 31117 $abc$35683$n3798
.sym 31118 $abc$35683$n3569_1
.sym 31119 $abc$35683$n3797
.sym 31122 $abc$35683$n3833
.sym 31123 $abc$35683$n3569_1
.sym 31124 $abc$35683$n3832
.sym 31125 $abc$35683$n3786
.sym 31128 $abc$35683$n3801
.sym 31129 $abc$35683$n3569_1
.sym 31130 $abc$35683$n3786
.sym 31131 $abc$35683$n3800
.sym 31134 $abc$35683$n3569_1
.sym 31135 $abc$35683$n3786
.sym 31136 $abc$35683$n3794
.sym 31137 $abc$35683$n3795
.sym 31140 $abc$35683$n3786
.sym 31141 $abc$35683$n3569_1
.sym 31142 $abc$35683$n3803
.sym 31143 $abc$35683$n3804
.sym 31144 $abc$35683$n3056
.sym 31145 clk12_$glb_clk
.sym 31146 $abc$35683$n3023
.sym 31147 $abc$35683$n4382
.sym 31148 $abc$35683$n3172
.sym 31149 $abc$35683$n3023
.sym 31150 $abc$35683$n2896
.sym 31151 picorv32.cpuregs_rs1[5]
.sym 31152 picorv32.cpuregs_rs1[9]
.sym 31153 picorv32.latched_branch
.sym 31154 $abc$35683$n3005
.sym 31157 basesoc_picorv323[7]
.sym 31158 $abc$35683$n3594_1
.sym 31159 $abc$35683$n3044
.sym 31161 picorv32.cpuregs_wrdata[6]
.sym 31162 picorv32.cpuregs_wrdata[11]
.sym 31163 picorv32.cpuregs_wrdata[10]
.sym 31164 $abc$35683$n5556
.sym 31165 picorv32.instr_waitirq
.sym 31166 $abc$35683$n2999
.sym 31167 picorv32.alu_out_q[19]
.sym 31168 picorv32.cpu_state[2]
.sym 31169 picorv32.cpuregs_wrdata[0]
.sym 31170 picorv32.cpuregs_wrdata[7]
.sym 31171 $abc$35683$n3045
.sym 31172 picorv32.decoded_imm[30]
.sym 31173 picorv32.mem_do_rinst
.sym 31174 $abc$35683$n3534_1
.sym 31175 $abc$35683$n5665
.sym 31176 basesoc_picorv328[20]
.sym 31177 picorv32.cpuregs_rs1[22]
.sym 31178 basesoc_picorv328[11]
.sym 31179 picorv32.alu_out_q[9]
.sym 31180 $abc$35683$n4260
.sym 31181 basesoc_picorv328[13]
.sym 31182 basesoc_picorv328[10]
.sym 31189 picorv32.decoded_imm[14]
.sym 31190 $abc$35683$n6559
.sym 31191 $abc$35683$n3584_1
.sym 31193 $abc$35683$n5678
.sym 31194 $abc$35683$n3782
.sym 31196 picorv32.decoded_imm[13]
.sym 31197 $abc$35683$n3598
.sym 31198 $abc$35683$n3534_1
.sym 31200 $abc$35683$n3596_1
.sym 31201 picorv32.decoded_imm[9]
.sym 31202 $abc$35683$n3600_1
.sym 31203 $abc$35683$n5677
.sym 31204 picorv32.decoded_imm[15]
.sym 31208 $abc$35683$n3569_1
.sym 31210 $abc$35683$n3806
.sym 31211 $abc$35683$n3588_1
.sym 31212 $abc$35683$n3807
.sym 31213 $abc$35683$n3051
.sym 31214 $abc$35683$n5676
.sym 31215 $abc$35683$n3081
.sym 31216 $abc$35683$n3786
.sym 31218 picorv32.decoded_imm[7]
.sym 31221 $abc$35683$n3782
.sym 31222 $abc$35683$n3534_1
.sym 31223 $abc$35683$n5677
.sym 31224 $abc$35683$n5678
.sym 31227 picorv32.decoded_imm[13]
.sym 31228 $abc$35683$n3051
.sym 31229 $abc$35683$n3596_1
.sym 31233 $abc$35683$n3051
.sym 31235 picorv32.decoded_imm[15]
.sym 31236 $abc$35683$n3600_1
.sym 31239 picorv32.decoded_imm[7]
.sym 31241 $abc$35683$n3584_1
.sym 31242 $abc$35683$n3051
.sym 31245 $abc$35683$n3598
.sym 31246 picorv32.decoded_imm[14]
.sym 31247 $abc$35683$n3051
.sym 31251 $abc$35683$n5676
.sym 31252 $abc$35683$n3569_1
.sym 31253 $abc$35683$n3786
.sym 31254 $abc$35683$n6559
.sym 31257 picorv32.decoded_imm[9]
.sym 31258 $abc$35683$n3588_1
.sym 31259 $abc$35683$n3051
.sym 31263 $abc$35683$n3786
.sym 31264 $abc$35683$n3569_1
.sym 31265 $abc$35683$n3807
.sym 31266 $abc$35683$n3806
.sym 31267 $abc$35683$n3081
.sym 31268 clk12_$glb_clk
.sym 31270 $abc$35683$n6697
.sym 31271 $abc$35683$n3836
.sym 31272 picorv32.alu_out_q[9]
.sym 31273 picorv32.cpuregs_rs1[12]
.sym 31274 $abc$35683$n4395_1
.sym 31275 $abc$35683$n4299
.sym 31276 picorv32.cpuregs_rs1[17]
.sym 31277 $abc$35683$n4396_1
.sym 31278 basesoc_picorv323[1]
.sym 31280 basesoc_picorv323[3]
.sym 31281 basesoc_picorv323[1]
.sym 31282 picorv32.cpuregs_rs1[4]
.sym 31283 $abc$35683$n231
.sym 31284 picorv32.cpu_state[4]
.sym 31285 basesoc_picorv327[7]
.sym 31286 picorv32.cpuregs_wrdata[4]
.sym 31287 $abc$35683$n3005
.sym 31288 picorv32.cpuregs_wrdata[13]
.sym 31289 picorv32.cpu_state[3]
.sym 31290 $abc$35683$n3005
.sym 31291 picorv32.cpu_state[4]
.sym 31292 basesoc_picorv328[14]
.sym 31293 $abc$35683$n3023
.sym 31294 $abc$35683$n3569_1
.sym 31295 $abc$35683$n3574
.sym 31296 picorv32.decoded_imm[6]
.sym 31297 basesoc_picorv328[21]
.sym 31298 picorv32.cpuregs_rs1[5]
.sym 31299 basesoc_picorv328[14]
.sym 31300 picorv32.cpu_state[0]
.sym 31301 $abc$35683$n3632
.sym 31302 $abc$35683$n3576_1
.sym 31303 picorv32.cpuregs_rs1[31]
.sym 31304 picorv32.decoded_imm[5]
.sym 31305 $abc$35683$n3842
.sym 31313 $abc$35683$n3592
.sym 31314 $abc$35683$n3782
.sym 31315 $abc$35683$n3610
.sym 31316 picorv32.decoded_imm[11]
.sym 31317 $abc$35683$n5641
.sym 31318 $abc$35683$n3835
.sym 31320 picorv32.decoded_imm[18]
.sym 31322 $abc$35683$n3081
.sym 31326 $abc$35683$n3590_1
.sym 31328 $abc$35683$n3786
.sym 31329 $abc$35683$n3842
.sym 31330 picorv32.decoded_imm[10]
.sym 31331 $abc$35683$n3051
.sym 31332 $abc$35683$n3569_1
.sym 31334 $abc$35683$n3534_1
.sym 31335 picorv32.decoded_imm[20]
.sym 31336 $abc$35683$n3836
.sym 31337 $abc$35683$n5640
.sym 31338 $abc$35683$n5662
.sym 31340 $abc$35683$n3569_1
.sym 31341 $abc$35683$n3606_1
.sym 31342 $abc$35683$n3850
.sym 31344 $abc$35683$n3051
.sym 31345 picorv32.decoded_imm[20]
.sym 31346 $abc$35683$n3610
.sym 31351 $abc$35683$n3051
.sym 31352 picorv32.decoded_imm[11]
.sym 31353 $abc$35683$n3592
.sym 31356 $abc$35683$n3569_1
.sym 31357 $abc$35683$n3786
.sym 31358 $abc$35683$n3836
.sym 31359 $abc$35683$n3835
.sym 31363 $abc$35683$n3051
.sym 31364 picorv32.decoded_imm[10]
.sym 31365 $abc$35683$n3590_1
.sym 31368 $abc$35683$n3569_1
.sym 31369 $abc$35683$n5640
.sym 31370 $abc$35683$n5641
.sym 31371 $abc$35683$n3786
.sym 31374 $abc$35683$n3534_1
.sym 31375 $abc$35683$n5662
.sym 31376 $abc$35683$n3782
.sym 31377 $abc$35683$n5641
.sym 31380 $abc$35683$n3850
.sym 31381 $abc$35683$n3786
.sym 31382 $abc$35683$n3842
.sym 31383 $abc$35683$n3569_1
.sym 31386 $abc$35683$n3606_1
.sym 31387 picorv32.decoded_imm[18]
.sym 31389 $abc$35683$n3051
.sym 31390 $abc$35683$n3081
.sym 31391 clk12_$glb_clk
.sym 31393 $abc$35683$n4411
.sym 31394 $abc$35683$n6729
.sym 31395 $abc$35683$n3785
.sym 31396 $abc$35683$n4440_1
.sym 31397 $abc$35683$n6705
.sym 31398 $abc$35683$n3824
.sym 31399 $abc$35683$n5605
.sym 31400 $abc$35683$n6693
.sym 31403 picorv32.cpuregs_rs1[22]
.sym 31405 basesoc_picorv328[20]
.sym 31406 picorv32.cpuregs_wrdata[21]
.sym 31407 basesoc_we
.sym 31408 picorv32.cpuregs_rs1[12]
.sym 31409 $abc$35683$n4473
.sym 31410 $abc$35683$n3081
.sym 31411 $abc$35683$n4258_1
.sym 31413 sys_rst
.sym 31414 basesoc_picorv327[1]
.sym 31416 basesoc_picorv327[3]
.sym 31417 picorv32.decoded_imm[1]
.sym 31418 picorv32.cpuregs_rs1[13]
.sym 31419 picorv32.cpuregs_rs1[26]
.sym 31420 basesoc_picorv328[23]
.sym 31421 basesoc_picorv328[30]
.sym 31422 $abc$35683$n5605
.sym 31423 basesoc_picorv327[9]
.sym 31424 basesoc_picorv323[3]
.sym 31425 $abc$35683$n3622_1
.sym 31426 $abc$35683$n231
.sym 31427 picorv32.decoded_imm[21]
.sym 31428 basesoc_picorv328[18]
.sym 31434 picorv32.decoded_imm[21]
.sym 31435 $abc$35683$n5642
.sym 31438 $abc$35683$n3786
.sym 31440 $abc$35683$n4736
.sym 31441 $abc$35683$n3824
.sym 31442 picorv32.decoded_imm[30]
.sym 31443 $abc$35683$n3630
.sym 31444 $abc$35683$n3534_1
.sym 31446 $abc$35683$n3786
.sym 31447 $abc$35683$n3782
.sym 31450 $abc$35683$n5559
.sym 31452 $abc$35683$n3081
.sym 31454 $abc$35683$n3569_1
.sym 31455 $abc$35683$n3842
.sym 31457 $abc$35683$n3051
.sym 31458 $abc$35683$n3784
.sym 31459 $abc$35683$n5643
.sym 31460 $abc$35683$n3785
.sym 31462 $abc$35683$n3612
.sym 31463 $abc$35683$n3823
.sym 31465 $abc$35683$n3841
.sym 31467 $abc$35683$n3569_1
.sym 31468 $abc$35683$n3824
.sym 31469 $abc$35683$n3823
.sym 31470 $abc$35683$n3786
.sym 31473 $abc$35683$n3784
.sym 31474 $abc$35683$n3569_1
.sym 31475 $abc$35683$n3785
.sym 31476 $abc$35683$n3786
.sym 31479 $abc$35683$n5559
.sym 31480 $abc$35683$n3785
.sym 31481 $abc$35683$n3782
.sym 31482 $abc$35683$n3534_1
.sym 31485 $abc$35683$n5642
.sym 31486 $abc$35683$n5643
.sym 31487 $abc$35683$n3534_1
.sym 31488 $abc$35683$n3782
.sym 31491 $abc$35683$n3841
.sym 31492 $abc$35683$n3534_1
.sym 31493 $abc$35683$n3782
.sym 31494 $abc$35683$n3842
.sym 31497 $abc$35683$n3534_1
.sym 31498 $abc$35683$n3782
.sym 31499 $abc$35683$n3824
.sym 31500 $abc$35683$n4736
.sym 31503 $abc$35683$n3630
.sym 31504 picorv32.decoded_imm[30]
.sym 31506 $abc$35683$n3051
.sym 31509 $abc$35683$n3612
.sym 31510 picorv32.decoded_imm[21]
.sym 31511 $abc$35683$n3051
.sym 31513 $abc$35683$n3081
.sym 31514 clk12_$glb_clk
.sym 31516 $abc$35683$n6650
.sym 31517 $abc$35683$n6655
.sym 31518 $abc$35683$n6654
.sym 31519 $abc$35683$n6717
.sym 31520 $abc$35683$n6703
.sym 31521 $abc$35683$n3842
.sym 31522 $abc$35683$n4459
.sym 31523 $abc$35683$n4469
.sym 31526 basesoc_picorv323[4]
.sym 31528 picorv32.cpuregs_wrdata[22]
.sym 31529 $abc$35683$n3630
.sym 31530 basesoc_picorv327[9]
.sym 31531 $abc$35683$n4784
.sym 31532 picorv32.cpuregs_wrdata[29]
.sym 31533 $abc$35683$n6693
.sym 31534 $abc$35683$n4259_1
.sym 31536 picorv32.alu_out_q[11]
.sym 31537 basesoc_picorv327[0]
.sym 31538 basesoc_picorv327[4]
.sym 31539 basesoc_picorv328[18]
.sym 31540 basesoc_picorv323[2]
.sym 31541 basesoc_picorv328[9]
.sym 31542 $abc$35683$n232
.sym 31543 picorv32.cpuregs_rs1[2]
.sym 31545 picorv32.cpuregs_rs1[0]
.sym 31546 basesoc_picorv323[5]
.sym 31547 basesoc_picorv323[7]
.sym 31548 basesoc_picorv323[6]
.sym 31549 basesoc_picorv327[6]
.sym 31550 basesoc_picorv328[15]
.sym 31551 picorv32.instr_sub
.sym 31561 picorv32.decoded_imm[2]
.sym 31564 picorv32.decoded_imm[4]
.sym 31565 $abc$35683$n3574
.sym 31567 $abc$35683$n3582_1
.sym 31568 picorv32.decoded_imm[6]
.sym 31569 $abc$35683$n3051
.sym 31570 picorv32.decoded_imm[3]
.sym 31572 $abc$35683$n3580
.sym 31574 $abc$35683$n3576_1
.sym 31575 basesoc_picorv327[1]
.sym 31576 picorv32.decoded_imm[5]
.sym 31579 basesoc_picorv327[4]
.sym 31582 $abc$35683$n3051
.sym 31584 $abc$35683$n3081
.sym 31586 $abc$35683$n3578_1
.sym 31588 basesoc_picorv327[0]
.sym 31590 picorv32.decoded_imm[6]
.sym 31591 $abc$35683$n3051
.sym 31593 $abc$35683$n3582_1
.sym 31596 $abc$35683$n3576_1
.sym 31597 $abc$35683$n3051
.sym 31599 picorv32.decoded_imm[3]
.sym 31604 basesoc_picorv327[4]
.sym 31608 picorv32.decoded_imm[4]
.sym 31610 $abc$35683$n3051
.sym 31611 $abc$35683$n3578_1
.sym 31615 $abc$35683$n3574
.sym 31616 picorv32.decoded_imm[2]
.sym 31617 $abc$35683$n3051
.sym 31623 basesoc_picorv327[1]
.sym 31628 basesoc_picorv327[0]
.sym 31632 picorv32.decoded_imm[5]
.sym 31634 $abc$35683$n3051
.sym 31635 $abc$35683$n3580
.sym 31636 $abc$35683$n3081
.sym 31637 clk12_$glb_clk
.sym 31648 basesoc_picorv327[9]
.sym 31649 basesoc_picorv327[9]
.sym 31651 basesoc_picorv327[1]
.sym 31652 picorv32.cpuregs_wrdata[20]
.sym 31653 basesoc_picorv328[11]
.sym 31654 picorv32.cpuregs_wrdata[19]
.sym 31655 $abc$35683$n6715
.sym 31656 $abc$35683$n4796
.sym 31657 $abc$35683$n6711
.sym 31658 picorv32.cpuregs_wrdata[26]
.sym 31659 basesoc_picorv323[4]
.sym 31660 $abc$35683$n4802
.sym 31661 basesoc_picorv323[2]
.sym 31662 basesoc_picorv328[12]
.sym 31663 $abc$35683$n6657
.sym 31664 picorv32.mem_do_rinst
.sym 31665 basesoc_picorv327[0]
.sym 31666 basesoc_picorv323[4]
.sym 31667 basesoc_picorv327[13]
.sym 31668 basesoc_picorv323[2]
.sym 31669 basesoc_picorv328[20]
.sym 31670 basesoc_picorv328[17]
.sym 31671 basesoc_picorv328[11]
.sym 31672 basesoc_picorv327[10]
.sym 31673 basesoc_picorv328[13]
.sym 31674 basesoc_picorv328[10]
.sym 31680 basesoc_picorv323[6]
.sym 31681 $abc$35683$n6655
.sym 31682 $abc$35683$n6652
.sym 31683 basesoc_picorv323[4]
.sym 31684 basesoc_picorv323[2]
.sym 31687 basesoc_picorv323[5]
.sym 31688 $abc$35683$n6650
.sym 31689 basesoc_picorv323[3]
.sym 31690 $abc$35683$n6654
.sym 31691 basesoc_picorv323[0]
.sym 31693 $abc$35683$n6649
.sym 31694 $abc$35683$n6648
.sym 31697 $abc$35683$n6651
.sym 31702 $abc$35683$n6653
.sym 31707 basesoc_picorv323[7]
.sym 31710 basesoc_picorv323[1]
.sym 31712 $auto$alumacc.cc:474:replace_alu$5959.C[1]
.sym 31714 $abc$35683$n6648
.sym 31715 basesoc_picorv323[0]
.sym 31718 $auto$alumacc.cc:474:replace_alu$5959.C[2]
.sym 31720 $abc$35683$n6649
.sym 31721 basesoc_picorv323[1]
.sym 31724 $auto$alumacc.cc:474:replace_alu$5959.C[3]
.sym 31726 $abc$35683$n6650
.sym 31727 basesoc_picorv323[2]
.sym 31730 $auto$alumacc.cc:474:replace_alu$5959.C[4]
.sym 31732 basesoc_picorv323[3]
.sym 31733 $abc$35683$n6651
.sym 31736 $auto$alumacc.cc:474:replace_alu$5959.C[5]
.sym 31738 basesoc_picorv323[4]
.sym 31739 $abc$35683$n6652
.sym 31742 $auto$alumacc.cc:474:replace_alu$5959.C[6]
.sym 31744 $abc$35683$n6653
.sym 31745 basesoc_picorv323[5]
.sym 31748 $auto$alumacc.cc:474:replace_alu$5959.C[7]
.sym 31750 $abc$35683$n6654
.sym 31751 basesoc_picorv323[6]
.sym 31754 $auto$alumacc.cc:474:replace_alu$5959.C[8]
.sym 31756 basesoc_picorv323[7]
.sym 31757 $abc$35683$n6655
.sym 31771 basesoc_picorv327[31]
.sym 31772 basesoc_picorv327[31]
.sym 31774 picorv32.cpuregs_wrdata[17]
.sym 31775 picorv32.cpuregs_wrdata[28]
.sym 31776 basesoc_uart_phy_source_payload_data[0]
.sym 31777 picorv32.cpuregs_wrdata[27]
.sym 31778 $abc$35683$n4808
.sym 31779 basesoc_picorv323[0]
.sym 31780 basesoc_picorv328[12]
.sym 31781 picorv32.instr_sub
.sym 31782 basesoc_picorv327[22]
.sym 31783 picorv32.cpu_state[4]
.sym 31784 basesoc_uart_phy_source_payload_data[5]
.sym 31785 picorv32.instr_maskirq
.sym 31787 picorv32.decoded_imm[30]
.sym 31788 $abc$35683$n6653
.sym 31789 $abc$35683$n6656
.sym 31791 basesoc_picorv328[14]
.sym 31792 picorv32.decoded_imm[5]
.sym 31793 $abc$35683$n3632
.sym 31794 $abc$35683$n6664
.sym 31795 picorv32.cpuregs_rs1[31]
.sym 31796 $abc$35683$n6651
.sym 31797 basesoc_picorv323[2]
.sym 31798 $auto$alumacc.cc:474:replace_alu$5959.C[8]
.sym 31803 $abc$35683$n6658
.sym 31804 basesoc_picorv328[10]
.sym 31807 basesoc_picorv328[14]
.sym 31808 $abc$35683$n6659
.sym 31809 $abc$35683$n6663
.sym 31813 $abc$35683$n6656
.sym 31815 $abc$35683$n6662
.sym 31816 $abc$35683$n6660
.sym 31820 basesoc_picorv328[13]
.sym 31821 basesoc_picorv328[11]
.sym 31822 basesoc_picorv328[15]
.sym 31823 $abc$35683$n6657
.sym 31824 basesoc_picorv328[9]
.sym 31825 basesoc_picorv328[8]
.sym 31827 basesoc_picorv328[12]
.sym 31828 $abc$35683$n6661
.sym 31835 $auto$alumacc.cc:474:replace_alu$5959.C[9]
.sym 31837 $abc$35683$n6656
.sym 31838 basesoc_picorv328[8]
.sym 31841 $auto$alumacc.cc:474:replace_alu$5959.C[10]
.sym 31843 $abc$35683$n6657
.sym 31844 basesoc_picorv328[9]
.sym 31847 $auto$alumacc.cc:474:replace_alu$5959.C[11]
.sym 31849 basesoc_picorv328[10]
.sym 31850 $abc$35683$n6658
.sym 31853 $auto$alumacc.cc:474:replace_alu$5959.C[12]
.sym 31855 basesoc_picorv328[11]
.sym 31856 $abc$35683$n6659
.sym 31859 $auto$alumacc.cc:474:replace_alu$5959.C[13]
.sym 31861 basesoc_picorv328[12]
.sym 31862 $abc$35683$n6660
.sym 31865 $auto$alumacc.cc:474:replace_alu$5959.C[14]
.sym 31867 $abc$35683$n6661
.sym 31868 basesoc_picorv328[13]
.sym 31871 $auto$alumacc.cc:474:replace_alu$5959.C[15]
.sym 31873 $abc$35683$n6662
.sym 31874 basesoc_picorv328[14]
.sym 31877 $auto$alumacc.cc:474:replace_alu$5959.C[16]
.sym 31879 $abc$35683$n6663
.sym 31880 basesoc_picorv328[15]
.sym 31895 picorv32.cpuregs_rs1[1]
.sym 31898 basesoc_picorv327[27]
.sym 31899 basesoc_picorv327[31]
.sym 31900 $abc$35683$n4258_1
.sym 31901 basesoc_picorv327[28]
.sym 31902 $abc$35683$n4820
.sym 31903 picorv32.cpuregs_wrdata[29]
.sym 31904 $PACKER_VCC_NET
.sym 31905 picorv32.cpu_state[5]
.sym 31907 $abc$35683$n6658
.sym 31909 basesoc_picorv328[18]
.sym 31910 $abc$35683$n3622_1
.sym 31911 picorv32.cpuregs_rs1[26]
.sym 31912 picorv32.alu_out_q[0]
.sym 31913 basesoc_picorv328[12]
.sym 31914 picorv32.decoded_imm[1]
.sym 31915 basesoc_picorv328[23]
.sym 31916 basesoc_picorv323[3]
.sym 31917 basesoc_picorv323[1]
.sym 31918 basesoc_picorv328[30]
.sym 31919 basesoc_picorv327[9]
.sym 31920 basesoc_picorv328[22]
.sym 31921 $auto$alumacc.cc:474:replace_alu$5959.C[16]
.sym 31926 $abc$35683$n6671
.sym 31927 $abc$35683$n6665
.sym 31928 $abc$35683$n6668
.sym 31932 $abc$35683$n6669
.sym 31933 basesoc_picorv328[23]
.sym 31939 basesoc_picorv328[16]
.sym 31941 $abc$35683$n6667
.sym 31942 $abc$35683$n6666
.sym 31944 basesoc_picorv328[22]
.sym 31945 basesoc_picorv328[21]
.sym 31947 basesoc_picorv328[18]
.sym 31949 basesoc_picorv328[20]
.sym 31952 basesoc_picorv328[19]
.sym 31954 $abc$35683$n6664
.sym 31955 basesoc_picorv328[17]
.sym 31956 $abc$35683$n6670
.sym 31958 $auto$alumacc.cc:474:replace_alu$5959.C[17]
.sym 31960 $abc$35683$n6664
.sym 31961 basesoc_picorv328[16]
.sym 31964 $auto$alumacc.cc:474:replace_alu$5959.C[18]
.sym 31966 basesoc_picorv328[17]
.sym 31967 $abc$35683$n6665
.sym 31970 $auto$alumacc.cc:474:replace_alu$5959.C[19]
.sym 31972 basesoc_picorv328[18]
.sym 31973 $abc$35683$n6666
.sym 31976 $auto$alumacc.cc:474:replace_alu$5959.C[20]
.sym 31978 $abc$35683$n6667
.sym 31979 basesoc_picorv328[19]
.sym 31982 $auto$alumacc.cc:474:replace_alu$5959.C[21]
.sym 31984 basesoc_picorv328[20]
.sym 31985 $abc$35683$n6668
.sym 31988 $auto$alumacc.cc:474:replace_alu$5959.C[22]
.sym 31990 $abc$35683$n6669
.sym 31991 basesoc_picorv328[21]
.sym 31994 $auto$alumacc.cc:474:replace_alu$5959.C[23]
.sym 31996 $abc$35683$n6670
.sym 31997 basesoc_picorv328[22]
.sym 32000 $auto$alumacc.cc:474:replace_alu$5959.C[24]
.sym 32002 $abc$35683$n6671
.sym 32003 basesoc_picorv328[23]
.sym 32018 basesoc_picorv327[22]
.sym 32019 picorv32.cpuregs_rs1[7]
.sym 32020 $abc$35683$n3029
.sym 32021 picorv32.decoded_imm[19]
.sym 32022 $abc$35683$n6668
.sym 32023 basesoc_uart_rx_fifo_consume[1]
.sym 32024 basesoc_picorv327[13]
.sym 32025 basesoc_picorv328[19]
.sym 32026 $abc$35683$n6662
.sym 32027 $abc$35683$n5444
.sym 32028 $abc$35683$n6663
.sym 32029 $abc$35683$n4505_1
.sym 32030 $abc$35683$n6660
.sym 32031 picorv32.cpu_state[3]
.sym 32032 picorv32.decoded_imm[12]
.sym 32033 picorv32.latched_is_lu
.sym 32034 $abc$35683$n232
.sym 32036 basesoc_picorv327[6]
.sym 32037 picorv32.cpuregs_rs1[0]
.sym 32038 basesoc_picorv323[5]
.sym 32039 picorv32.instr_beq
.sym 32040 basesoc_picorv323[6]
.sym 32041 basesoc_picorv328[12]
.sym 32042 basesoc_picorv328[8]
.sym 32043 basesoc_picorv327[22]
.sym 32044 $auto$alumacc.cc:474:replace_alu$5959.C[24]
.sym 32052 basesoc_picorv328[27]
.sym 32055 basesoc_picorv328[29]
.sym 32059 $abc$35683$n6674
.sym 32060 basesoc_picorv328[24]
.sym 32063 basesoc_picorv328[25]
.sym 32066 $PACKER_VCC_NET
.sym 32067 $abc$35683$n6673
.sym 32069 basesoc_picorv328[28]
.sym 32071 $abc$35683$n6675
.sym 32072 $abc$35683$n6676
.sym 32075 $abc$35683$n6647
.sym 32076 basesoc_picorv328[30]
.sym 32077 $abc$35683$n6646
.sym 32078 basesoc_picorv328[26]
.sym 32079 $abc$35683$n6672
.sym 32081 $auto$alumacc.cc:474:replace_alu$5959.C[25]
.sym 32083 $abc$35683$n6672
.sym 32084 basesoc_picorv328[24]
.sym 32087 $auto$alumacc.cc:474:replace_alu$5959.C[26]
.sym 32089 $abc$35683$n6673
.sym 32090 basesoc_picorv328[25]
.sym 32093 $auto$alumacc.cc:474:replace_alu$5959.C[27]
.sym 32095 $abc$35683$n6674
.sym 32096 basesoc_picorv328[26]
.sym 32099 $auto$alumacc.cc:474:replace_alu$5959.C[28]
.sym 32101 $abc$35683$n6675
.sym 32102 basesoc_picorv328[27]
.sym 32105 $auto$alumacc.cc:474:replace_alu$5959.C[29]
.sym 32107 $abc$35683$n6676
.sym 32108 basesoc_picorv328[28]
.sym 32111 $auto$alumacc.cc:474:replace_alu$5959.C[30]
.sym 32113 basesoc_picorv328[29]
.sym 32114 $abc$35683$n6646
.sym 32117 $nextpnr_ICESTORM_LC_11$I3
.sym 32119 $abc$35683$n6647
.sym 32120 basesoc_picorv328[30]
.sym 32123 $nextpnr_ICESTORM_LC_11$COUT
.sym 32126 $PACKER_VCC_NET
.sym 32127 $nextpnr_ICESTORM_LC_11$I3
.sym 32131 $abc$35683$n6749
.sym 32132 $abc$35683$n3171
.sym 32133 $abc$35683$n6673
.sym 32134 $abc$35683$n6651
.sym 32135 $abc$35683$n3142
.sym 32136 basesoc_picorv328[26]
.sym 32137 $abc$35683$n6672
.sym 32138 $abc$35683$n6676
.sym 32143 basesoc_picorv328[18]
.sym 32144 $abc$35683$n4259_1
.sym 32145 picorv32.cpu_state[4]
.sym 32146 basesoc_picorv327[0]
.sym 32147 $abc$35683$n6667
.sym 32148 basesoc_picorv328[24]
.sym 32149 $abc$35683$n6665
.sym 32150 basesoc_picorv327[1]
.sym 32151 $abc$35683$n6669
.sym 32152 $abc$35683$n4260
.sym 32153 basesoc_picorv328[16]
.sym 32154 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 32155 basesoc_picorv328[28]
.sym 32156 basesoc_picorv323[2]
.sym 32157 $abc$35683$n6670
.sym 32159 $abc$35683$n6657
.sym 32161 basesoc_picorv327[0]
.sym 32162 $abc$35683$n3051
.sym 32163 basesoc_picorv327[13]
.sym 32164 basesoc_picorv327[10]
.sym 32167 $nextpnr_ICESTORM_LC_11$COUT
.sym 32172 $abc$35683$n6756
.sym 32173 $abc$35683$n3144
.sym 32175 $abc$35683$n3572_1
.sym 32179 $abc$35683$n6754
.sym 32180 $abc$35683$n3568
.sym 32181 $abc$35683$n6753
.sym 32183 basesoc_picorv328[31]
.sym 32184 picorv32.decoded_imm[1]
.sym 32186 $abc$35683$n3170
.sym 32188 picorv32.instr_bne
.sym 32189 $abc$35683$n3171
.sym 32190 $abc$35683$n3081
.sym 32191 picorv32.decoded_imm[0]
.sym 32192 picorv32.decoded_imm[12]
.sym 32194 $abc$35683$n3051
.sym 32196 $abc$35683$n6749
.sym 32197 picorv32.instr_bgeu
.sym 32198 $abc$35683$n6677
.sym 32199 picorv32.instr_beq
.sym 32202 $abc$35683$n3051
.sym 32203 $abc$35683$n3594_1
.sym 32204 $nextpnr_ICESTORM_LC_12$I3
.sym 32206 $abc$35683$n6677
.sym 32207 basesoc_picorv328[31]
.sym 32208 $nextpnr_ICESTORM_LC_11$COUT
.sym 32214 $nextpnr_ICESTORM_LC_12$I3
.sym 32217 $abc$35683$n3594_1
.sym 32218 $abc$35683$n3051
.sym 32219 picorv32.decoded_imm[12]
.sym 32223 $abc$35683$n3170
.sym 32224 picorv32.instr_beq
.sym 32225 $abc$35683$n3144
.sym 32226 picorv32.instr_bgeu
.sym 32229 $abc$35683$n3051
.sym 32230 picorv32.decoded_imm[1]
.sym 32232 $abc$35683$n3572_1
.sym 32235 $abc$35683$n3568
.sym 32236 $abc$35683$n3051
.sym 32237 picorv32.decoded_imm[0]
.sym 32241 picorv32.instr_bgeu
.sym 32242 $abc$35683$n6749
.sym 32243 picorv32.instr_bne
.sym 32244 $abc$35683$n3171
.sym 32247 $abc$35683$n6754
.sym 32248 $abc$35683$n6756
.sym 32249 $abc$35683$n3144
.sym 32250 $abc$35683$n6753
.sym 32251 $abc$35683$n3081
.sym 32252 clk12_$glb_clk
.sym 32254 $abc$35683$n6657
.sym 32255 $abc$35683$n3153_1
.sym 32256 $abc$35683$n3157
.sym 32257 $abc$35683$n3149
.sym 32258 $abc$35683$n6653
.sym 32259 $abc$35683$n6656
.sym 32260 basesoc_picorv327[3]
.sym 32261 $abc$35683$n6658
.sym 32266 $abc$35683$n4260
.sym 32267 $abc$35683$n3938_1
.sym 32268 basesoc_picorv327[24]
.sym 32269 $abc$35683$n4259_1
.sym 32270 $abc$35683$n6674
.sym 32271 basesoc_picorv327[22]
.sym 32272 picorv32.cpu_state[4]
.sym 32273 basesoc_picorv327[1]
.sym 32274 picorv32.cpu_state[3]
.sym 32276 $abc$35683$n3036
.sym 32277 $abc$35683$n4260
.sym 32278 basesoc_picorv327[2]
.sym 32279 $abc$35683$n6653
.sym 32280 $abc$35683$n6651
.sym 32281 $abc$35683$n6656
.sym 32282 $abc$35683$n3879
.sym 32283 basesoc_picorv327[3]
.sym 32284 basesoc_picorv328[14]
.sym 32285 basesoc_picorv323[0]
.sym 32286 $abc$35683$n4216
.sym 32287 picorv32.cpuregs_rs1[31]
.sym 32288 $abc$35683$n4217
.sym 32289 basesoc_picorv323[2]
.sym 32295 basesoc_picorv327[28]
.sym 32296 basesoc_picorv327[3]
.sym 32298 $abc$35683$n3150
.sym 32299 basesoc_picorv327[13]
.sym 32300 basesoc_picorv328[19]
.sym 32301 $abc$35683$n3166
.sym 32302 basesoc_picorv327[19]
.sym 32303 basesoc_picorv323[2]
.sym 32304 $abc$35683$n3159_1
.sym 32305 $abc$35683$n3158
.sym 32307 basesoc_picorv327[15]
.sym 32308 $abc$35683$n3147_1
.sym 32309 $abc$35683$n3145_1
.sym 32310 basesoc_picorv328[14]
.sym 32311 $abc$35683$n3151
.sym 32312 basesoc_picorv328[13]
.sym 32313 $abc$35683$n3148
.sym 32314 $abc$35683$n3149
.sym 32315 basesoc_picorv328[28]
.sym 32317 basesoc_picorv327[2]
.sym 32319 basesoc_picorv327[7]
.sym 32320 $abc$35683$n3153_1
.sym 32321 basesoc_picorv327[14]
.sym 32322 basesoc_picorv328[15]
.sym 32323 $abc$35683$n3152
.sym 32324 basesoc_picorv323[7]
.sym 32325 basesoc_picorv323[3]
.sym 32326 $abc$35683$n3146_1
.sym 32328 basesoc_picorv328[28]
.sym 32330 basesoc_picorv327[28]
.sym 32334 $abc$35683$n3145_1
.sym 32335 $abc$35683$n3159_1
.sym 32336 $abc$35683$n3152
.sym 32337 $abc$35683$n3166
.sym 32341 basesoc_picorv327[3]
.sym 32343 basesoc_picorv323[3]
.sym 32346 basesoc_picorv323[2]
.sym 32347 basesoc_picorv328[14]
.sym 32348 basesoc_picorv327[14]
.sym 32349 basesoc_picorv327[2]
.sym 32352 $abc$35683$n3153_1
.sym 32353 $abc$35683$n3158
.sym 32354 basesoc_picorv323[7]
.sym 32355 basesoc_picorv327[7]
.sym 32358 $abc$35683$n3149
.sym 32359 basesoc_picorv328[15]
.sym 32360 basesoc_picorv327[15]
.sym 32361 $abc$35683$n3148
.sym 32364 $abc$35683$n3151
.sym 32365 basesoc_picorv327[19]
.sym 32366 $abc$35683$n3146_1
.sym 32367 basesoc_picorv328[19]
.sym 32370 $abc$35683$n3150
.sym 32371 basesoc_picorv327[13]
.sym 32372 basesoc_picorv328[13]
.sym 32373 $abc$35683$n3147_1
.sym 32377 $abc$35683$n3896
.sym 32378 $abc$35683$n3902
.sym 32379 $abc$35683$n3895
.sym 32380 $abc$35683$n3936_1
.sym 32381 basesoc_picorv327[10]
.sym 32382 $abc$35683$n3943
.sym 32383 basesoc_picorv327[2]
.sym 32384 $abc$35683$n3946_1
.sym 32389 $abc$35683$n3151
.sym 32390 basesoc_picorv327[3]
.sym 32391 $abc$35683$n3367_1
.sym 32392 $abc$35683$n4258_1
.sym 32393 picorv32.is_lui_auipc_jal
.sym 32394 $abc$35683$n6658
.sym 32395 $abc$35683$n4258_1
.sym 32396 $abc$35683$n3984
.sym 32397 $abc$35683$n3369_1
.sym 32398 picorv32.cpu_state[4]
.sym 32399 basesoc_picorv327[28]
.sym 32401 $abc$35683$n4223
.sym 32403 basesoc_picorv327[9]
.sym 32404 basesoc_picorv323[3]
.sym 32405 basesoc_picorv327[7]
.sym 32407 $abc$35683$n6677
.sym 32408 picorv32.cpu_state[5]
.sym 32410 $abc$35683$n3879
.sym 32411 picorv32.cpu_state[5]
.sym 32412 $abc$35683$n3056_1
.sym 32418 basesoc_picorv327[1]
.sym 32419 $abc$35683$n3056_1
.sym 32420 $abc$35683$n3879
.sym 32421 $abc$35683$n4222
.sym 32422 $abc$35683$n3937_1
.sym 32424 $abc$35683$n3906_1
.sym 32425 basesoc_picorv327[22]
.sym 32426 basesoc_picorv323[1]
.sym 32427 $abc$35683$n3875
.sym 32428 $abc$35683$n3879
.sym 32430 $abc$35683$n3904
.sym 32432 $abc$35683$n3907
.sym 32433 $abc$35683$n3903
.sym 32434 $abc$35683$n3367_1
.sym 32435 $abc$35683$n3902
.sym 32436 $abc$35683$n3878
.sym 32437 basesoc_picorv327[0]
.sym 32438 $abc$35683$n3940_1
.sym 32439 basesoc_picorv327[9]
.sym 32441 $abc$35683$n3938_1
.sym 32442 basesoc_picorv327[4]
.sym 32443 basesoc_picorv323[4]
.sym 32444 $abc$35683$n3874
.sym 32445 $abc$35683$n3936_1
.sym 32447 basesoc_picorv327[5]
.sym 32448 $abc$35683$n4217
.sym 32451 $abc$35683$n3879
.sym 32452 basesoc_picorv327[4]
.sym 32453 $abc$35683$n3903
.sym 32454 $abc$35683$n3902
.sym 32459 basesoc_picorv327[22]
.sym 32463 basesoc_picorv327[1]
.sym 32464 basesoc_picorv327[4]
.sym 32465 basesoc_picorv323[4]
.sym 32466 basesoc_picorv323[1]
.sym 32469 $abc$35683$n3874
.sym 32470 $abc$35683$n3875
.sym 32471 basesoc_picorv327[0]
.sym 32472 $abc$35683$n3879
.sym 32475 $abc$35683$n3940_1
.sym 32476 $abc$35683$n3938_1
.sym 32477 $abc$35683$n3367_1
.sym 32478 $abc$35683$n4222
.sym 32481 basesoc_picorv327[9]
.sym 32482 $abc$35683$n3937_1
.sym 32483 $abc$35683$n3879
.sym 32484 $abc$35683$n3936_1
.sym 32487 basesoc_picorv327[5]
.sym 32488 $abc$35683$n3056_1
.sym 32489 $abc$35683$n3878
.sym 32490 $abc$35683$n3907
.sym 32493 $abc$35683$n3904
.sym 32494 $abc$35683$n3367_1
.sym 32495 $abc$35683$n4217
.sym 32496 $abc$35683$n3906_1
.sym 32497 $abc$35683$n3062_$glb_ce
.sym 32498 clk12_$glb_clk
.sym 32500 $abc$35683$n3996
.sym 32501 $abc$35683$n6677
.sym 32502 $abc$35683$n3874
.sym 32503 basesoc_picorv327[18]
.sym 32504 $abc$35683$n4024_1
.sym 32505 $abc$35683$n3997_1
.sym 32506 $abc$35683$n4086_1
.sym 32507 $abc$35683$n3366
.sym 32509 $abc$35683$n3888
.sym 32512 basesoc_picorv327[4]
.sym 32513 $abc$35683$n3878
.sym 32514 basesoc_picorv327[8]
.sym 32515 $abc$35683$n4295_1
.sym 32516 basesoc_picorv323[0]
.sym 32517 $abc$35683$n4222
.sym 32519 $abc$35683$n4442_1
.sym 32520 $abc$35683$n3879
.sym 32521 $abc$35683$n4218
.sym 32522 basesoc_picorv327[5]
.sym 32523 basesoc_picorv327[13]
.sym 32524 $abc$35683$n4231
.sym 32525 picorv32.latched_is_lu
.sym 32526 basesoc_picorv327[31]
.sym 32527 basesoc_picorv327[6]
.sym 32528 $abc$35683$n4214
.sym 32529 picorv32.cpuregs_rs1[0]
.sym 32530 basesoc_picorv327[22]
.sym 32531 basesoc_picorv327[9]
.sym 32532 basesoc_picorv327[2]
.sym 32534 $abc$35683$n232
.sym 32541 picorv32.is_lui_auipc_jal
.sym 32544 basesoc_picorv327[0]
.sym 32545 $abc$35683$n4213
.sym 32546 $abc$35683$n4025
.sym 32547 $abc$35683$n5506
.sym 32548 $abc$35683$n3880
.sym 32551 $abc$35683$n3882
.sym 32552 picorv32.cpu_state[2]
.sym 32553 picorv32.cpuregs_rs1[0]
.sym 32554 picorv32.decoded_imm[0]
.sym 32555 $abc$35683$n3038
.sym 32556 picorv32.cpu_state[4]
.sym 32559 $abc$35683$n3879
.sym 32560 $abc$35683$n5454
.sym 32561 $abc$35683$n4024_1
.sym 32562 picorv32.cpuregs_rs1[1]
.sym 32563 $abc$35683$n3876
.sym 32564 basesoc_picorv327[22]
.sym 32567 $abc$35683$n3877
.sym 32569 $abc$35683$n3367_1
.sym 32570 basesoc_picorv327[31]
.sym 32571 $abc$35683$n4086_1
.sym 32572 $abc$35683$n4244
.sym 32574 picorv32.is_lui_auipc_jal
.sym 32575 picorv32.cpuregs_rs1[1]
.sym 32576 picorv32.cpu_state[2]
.sym 32577 $abc$35683$n3882
.sym 32580 $abc$35683$n3367_1
.sym 32581 $abc$35683$n4213
.sym 32583 $abc$35683$n3876
.sym 32587 $abc$35683$n3038
.sym 32588 picorv32.cpu_state[4]
.sym 32589 $abc$35683$n3880
.sym 32592 $abc$35683$n3880
.sym 32593 basesoc_picorv327[31]
.sym 32594 $abc$35683$n3367_1
.sym 32595 $abc$35683$n4244
.sym 32600 picorv32.decoded_imm[0]
.sym 32601 basesoc_picorv327[0]
.sym 32604 $abc$35683$n5454
.sym 32606 $abc$35683$n4086_1
.sym 32607 $abc$35683$n5506
.sym 32610 picorv32.cpu_state[2]
.sym 32611 $abc$35683$n3877
.sym 32612 picorv32.is_lui_auipc_jal
.sym 32613 picorv32.cpuregs_rs1[0]
.sym 32616 $abc$35683$n4025
.sym 32617 $abc$35683$n4024_1
.sym 32618 basesoc_picorv327[22]
.sym 32619 $abc$35683$n3879
.sym 32620 $abc$35683$n3062_$glb_ce
.sym 32621 clk12_$glb_clk
.sym 32623 $abc$35683$n3027
.sym 32624 $abc$35683$n4000_1
.sym 32625 $abc$35683$n4479
.sym 32626 $abc$35683$n3915_1
.sym 32627 picorv32.mem_do_rdata
.sym 32628 $abc$35683$n3883
.sym 32629 $abc$35683$n3012
.sym 32630 $abc$35683$n3916
.sym 32636 basesoc_dat_w[2]
.sym 32637 picorv32.cpu_state[2]
.sym 32638 basesoc_picorv323[1]
.sym 32639 picorv32.is_lui_auipc_jal
.sym 32640 picorv32.cpu_state[2]
.sym 32641 $abc$35683$n4235
.sym 32642 basesoc_picorv327[0]
.sym 32643 $abc$35683$n3373
.sym 32645 $abc$35683$n5452
.sym 32648 basesoc_picorv323[2]
.sym 32649 $abc$35683$n3899
.sym 32652 basesoc_picorv327[10]
.sym 32653 basesoc_picorv327[9]
.sym 32654 basesoc_picorv327[31]
.sym 32655 $abc$35683$n4442_1
.sym 32656 basesoc_picorv327[11]
.sym 32657 basesoc_picorv327[5]
.sym 32658 basesoc_picorv327[13]
.sym 32664 $abc$35683$n3884
.sym 32665 $abc$35683$n4235
.sym 32668 picorv32.latched_is_lh
.sym 32669 picorv32.cpu_state[0]
.sym 32670 basesoc_picorv323[0]
.sym 32671 $abc$35683$n3056_1
.sym 32672 basesoc_picorv327[1]
.sym 32673 $abc$35683$n3367_1
.sym 32674 $abc$35683$n3879
.sym 32675 $abc$35683$n3012
.sym 32676 $abc$35683$n4028
.sym 32677 $abc$35683$n4027_1
.sym 32678 basesoc_picorv327[0]
.sym 32679 $abc$35683$n2891_1
.sym 32680 $abc$35683$n4120
.sym 32681 picorv32.is_lui_auipc_jal
.sym 32682 picorv32.cpuregs_rs1[22]
.sym 32684 $abc$35683$n3878
.sym 32686 picorv32.latched_is_lu
.sym 32687 picorv32.instr_lh
.sym 32688 $abc$35683$n4214
.sym 32689 $abc$35683$n4026
.sym 32690 picorv32.is_lbu_lhu_lw
.sym 32692 basesoc_picorv327[2]
.sym 32693 $abc$35683$n3883
.sym 32694 picorv32.cpu_state[2]
.sym 32695 $abc$35683$n3885
.sym 32697 $abc$35683$n3367_1
.sym 32698 $abc$35683$n3056_1
.sym 32699 $abc$35683$n3885
.sym 32700 $abc$35683$n4214
.sym 32703 picorv32.is_lui_auipc_jal
.sym 32704 $abc$35683$n4027_1
.sym 32705 picorv32.cpu_state[2]
.sym 32706 picorv32.cpuregs_rs1[22]
.sym 32709 $abc$35683$n3884
.sym 32710 $abc$35683$n3879
.sym 32711 $abc$35683$n3883
.sym 32712 basesoc_picorv327[1]
.sym 32715 basesoc_picorv327[0]
.sym 32717 basesoc_picorv327[1]
.sym 32718 basesoc_picorv323[0]
.sym 32721 picorv32.latched_is_lh
.sym 32722 picorv32.cpu_state[0]
.sym 32723 $abc$35683$n4120
.sym 32724 picorv32.instr_lh
.sym 32727 $abc$35683$n4028
.sym 32728 $abc$35683$n3367_1
.sym 32729 $abc$35683$n4235
.sym 32730 $abc$35683$n4026
.sym 32733 $abc$35683$n4120
.sym 32734 picorv32.is_lbu_lhu_lw
.sym 32735 picorv32.latched_is_lu
.sym 32736 picorv32.cpu_state[0]
.sym 32739 basesoc_picorv327[0]
.sym 32740 $abc$35683$n2891_1
.sym 32741 basesoc_picorv327[2]
.sym 32742 $abc$35683$n3878
.sym 32743 $abc$35683$n3012
.sym 32744 clk12_$glb_clk
.sym 32745 $abc$35683$n232_$glb_sr
.sym 32746 $abc$35683$n4230_1
.sym 32747 basesoc_picorv327[6]
.sym 32748 $abc$35683$n4229_1
.sym 32749 $abc$35683$n3900
.sym 32750 $abc$35683$n4001
.sym 32751 $abc$35683$n4082
.sym 32752 $abc$35683$n4083_1
.sym 32753 $abc$35683$n3899
.sym 32758 $abc$35683$n4295_1
.sym 32760 picorv32.cpuregs_rs1[14]
.sym 32762 picorv32.cpuregs_rs1[7]
.sym 32763 $abc$35683$n2891_1
.sym 32764 $abc$35683$n4236
.sym 32766 $abc$35683$n4219
.sym 32767 $abc$35683$n2891_1
.sym 32769 $abc$35683$n4235
.sym 32771 basesoc_picorv327[3]
.sym 32773 basesoc_picorv323[0]
.sym 32774 $abc$35683$n3879
.sym 32776 $abc$35683$n3056_1
.sym 32777 basesoc_picorv323[2]
.sym 32778 basesoc_picorv323[0]
.sym 32781 basesoc_picorv323[2]
.sym 32787 basesoc_picorv323[0]
.sym 32790 $abc$35683$n4255_1
.sym 32791 $abc$35683$n2891_1
.sym 32792 basesoc_picorv327[5]
.sym 32793 $abc$35683$n3012
.sym 32794 basesoc_picorv327[21]
.sym 32795 basesoc_picorv327[3]
.sym 32798 $abc$35683$n3038
.sym 32800 basesoc_picorv327[4]
.sym 32801 $abc$35683$n3878
.sym 32804 basesoc_picorv327[2]
.sym 32805 picorv32.cpu_state[4]
.sym 32806 $abc$35683$n232
.sym 32808 $abc$35683$n4029
.sym 32811 basesoc_picorv323[1]
.sym 32812 basesoc_picorv327[23]
.sym 32814 $abc$35683$n4254
.sym 32818 $abc$35683$n3056_1
.sym 32820 $abc$35683$n3012
.sym 32823 $abc$35683$n232
.sym 32826 basesoc_picorv327[5]
.sym 32827 basesoc_picorv323[0]
.sym 32829 basesoc_picorv327[4]
.sym 32838 basesoc_picorv327[3]
.sym 32839 basesoc_picorv323[0]
.sym 32840 basesoc_picorv327[2]
.sym 32844 basesoc_picorv327[23]
.sym 32845 $abc$35683$n3878
.sym 32846 $abc$35683$n3056_1
.sym 32847 $abc$35683$n4029
.sym 32850 basesoc_picorv327[21]
.sym 32853 $abc$35683$n2891_1
.sym 32857 $abc$35683$n4255_1
.sym 32858 $abc$35683$n4254
.sym 32859 basesoc_picorv323[1]
.sym 32863 $abc$35683$n3038
.sym 32865 picorv32.cpu_state[4]
.sym 32869 $abc$35683$n4308
.sym 32870 $abc$35683$n4228_1
.sym 32871 $abc$35683$n4248
.sym 32872 $abc$35683$n4247_1
.sym 32873 $abc$35683$n4386
.sym 32874 $abc$35683$n4307_1
.sym 32875 $abc$35683$n4241_1
.sym 32876 $abc$35683$n4246_1
.sym 32881 basesoc_picorv327[22]
.sym 32882 $abc$35683$n2891_1
.sym 32884 basesoc_picorv327[19]
.sym 32887 $abc$35683$n2891_1
.sym 32890 basesoc_picorv327[21]
.sym 32891 basesoc_picorv327[1]
.sym 32892 basesoc_picorv327[29]
.sym 32896 basesoc_picorv323[3]
.sym 32897 basesoc_picorv323[3]
.sym 32903 basesoc_picorv327[7]
.sym 32904 $abc$35683$n3056_1
.sym 32911 $abc$35683$n4251
.sym 32912 basesoc_picorv327[8]
.sym 32915 basesoc_picorv323[0]
.sym 32916 $abc$35683$n4253_1
.sym 32918 basesoc_picorv323[2]
.sym 32919 basesoc_picorv327[6]
.sym 32921 $abc$35683$n4254
.sym 32922 basesoc_picorv327[10]
.sym 32923 basesoc_picorv323[1]
.sym 32926 basesoc_picorv327[11]
.sym 32927 $abc$35683$n4244_1
.sym 32928 basesoc_picorv327[9]
.sym 32929 basesoc_picorv327[7]
.sym 32933 basesoc_picorv323[0]
.sym 32936 $abc$35683$n4245
.sym 32939 $abc$35683$n4250_1
.sym 32941 $abc$35683$n4252_1
.sym 32943 $abc$35683$n4252_1
.sym 32945 basesoc_picorv323[1]
.sym 32946 $abc$35683$n4244_1
.sym 32950 basesoc_picorv327[8]
.sym 32951 basesoc_picorv323[0]
.sym 32952 basesoc_picorv327[9]
.sym 32956 basesoc_picorv327[10]
.sym 32957 basesoc_picorv327[11]
.sym 32958 basesoc_picorv323[0]
.sym 32961 $abc$35683$n4244_1
.sym 32962 basesoc_picorv323[1]
.sym 32963 $abc$35683$n4245
.sym 32967 basesoc_picorv323[1]
.sym 32968 $abc$35683$n4251
.sym 32969 $abc$35683$n4254
.sym 32973 $abc$35683$n4251
.sym 32974 $abc$35683$n4252_1
.sym 32976 basesoc_picorv323[1]
.sym 32979 $abc$35683$n4250_1
.sym 32981 $abc$35683$n4253_1
.sym 32982 basesoc_picorv323[2]
.sym 32985 basesoc_picorv323[0]
.sym 32986 basesoc_picorv327[6]
.sym 32987 basesoc_picorv327[7]
.sym 32992 $abc$35683$n4227_1
.sym 32993 $abc$35683$n5461
.sym 32995 $abc$35683$n4342
.sym 32996 $abc$35683$n4303_1
.sym 32997 $abc$35683$n4364
.sym 32998 $abc$35683$n4242_1
.sym 32999 $abc$35683$n5460
.sym 33001 basesoc_picorv323[4]
.sym 33004 $abc$35683$n4385
.sym 33010 basesoc_dat_w[5]
.sym 33014 basesoc_picorv323[0]
.sym 33117 $abc$35683$n6139
.sym 33120 basesoc_uart_phy_tx_bitcount[0]
.sym 33121 $abc$35683$n2724
.sym 33128 basesoc_picorv323[4]
.sym 33134 $PACKER_VCC_NET
.sym 33136 basesoc_picorv323[4]
.sym 33137 $PACKER_VCC_NET
.sym 33241 $abc$35683$n2822
.sym 33245 basesoc_uart_tx_fifo_consume[1]
.sym 33266 $abc$35683$n2727
.sym 33270 $abc$35683$n2724
.sym 33279 basesoc_uart_phy_tx_reg[3]
.sym 33281 $abc$35683$n2724
.sym 33286 basesoc_uart_phy_tx_reg[4]
.sym 33288 basesoc_uart_phy_tx_reg[7]
.sym 33290 basesoc_uart_phy_tx_reg[5]
.sym 33291 basesoc_uart_phy_tx_reg[1]
.sym 33292 $abc$35683$n2727
.sym 33296 basesoc_uart_phy_sink_payload_data[6]
.sym 33297 basesoc_uart_phy_tx_reg[6]
.sym 33298 basesoc_uart_phy_sink_payload_data[4]
.sym 33299 basesoc_uart_phy_sink_payload_data[3]
.sym 33300 basesoc_uart_phy_sink_payload_data[2]
.sym 33301 basesoc_uart_phy_sink_payload_data[1]
.sym 33302 basesoc_uart_phy_sink_payload_data[0]
.sym 33303 basesoc_uart_phy_sink_payload_data[7]
.sym 33305 basesoc_uart_phy_sink_payload_data[5]
.sym 33309 basesoc_uart_phy_tx_reg[2]
.sym 33312 basesoc_uart_phy_sink_payload_data[3]
.sym 33314 $abc$35683$n2727
.sym 33315 basesoc_uart_phy_tx_reg[4]
.sym 33320 basesoc_uart_phy_sink_payload_data[7]
.sym 33321 $abc$35683$n2727
.sym 33324 basesoc_uart_phy_tx_reg[7]
.sym 33326 $abc$35683$n2727
.sym 33327 basesoc_uart_phy_sink_payload_data[6]
.sym 33331 $abc$35683$n2727
.sym 33332 basesoc_uart_phy_sink_payload_data[5]
.sym 33333 basesoc_uart_phy_tx_reg[6]
.sym 33336 basesoc_uart_phy_sink_payload_data[1]
.sym 33338 $abc$35683$n2727
.sym 33339 basesoc_uart_phy_tx_reg[2]
.sym 33342 basesoc_uart_phy_tx_reg[1]
.sym 33343 $abc$35683$n2727
.sym 33344 basesoc_uart_phy_sink_payload_data[0]
.sym 33348 basesoc_uart_phy_tx_reg[3]
.sym 33349 basesoc_uart_phy_sink_payload_data[2]
.sym 33350 $abc$35683$n2727
.sym 33354 basesoc_uart_phy_sink_payload_data[4]
.sym 33355 basesoc_uart_phy_tx_reg[5]
.sym 33357 $abc$35683$n2727
.sym 33358 $abc$35683$n2724
.sym 33359 clk12_$glb_clk
.sym 33360 sys_rst_$glb_sr
.sym 33380 $abc$35683$n2727
.sym 33602 picorv32.decoded_imm[26]
.sym 33712 spiflash_bus_dat_r[17]
.sym 33714 spiflash_bus_dat_r[19]
.sym 33715 spiflash_bus_dat_r[18]
.sym 33717 spiflash_bus_dat_r[20]
.sym 33718 spiflash_bus_dat_r[16]
.sym 33719 spiflash_bus_dat_r[21]
.sym 33734 spiflash_bus_dat_r[24]
.sym 33761 $abc$35683$n2942
.sym 33763 basesoc_picorv328[25]
.sym 33768 array_muxed0[0]
.sym 33774 $abc$35683$n3001
.sym 33777 slave_sel_r[1]
.sym 33797 $abc$35683$n5293_1
.sym 33819 spram_bus_ack
.sym 33859 $abc$35683$n5293_1
.sym 33861 spram_bus_ack
.sym 33869 clk12_$glb_clk
.sym 33870 sys_rst_$glb_sr
.sym 33871 picorv32.decoded_rd[3]
.sym 33872 $abc$35683$n3069_1
.sym 33876 picorv32.decoded_rd[2]
.sym 33878 $abc$35683$n2932
.sym 33882 $abc$35683$n3023
.sym 33883 array_muxed0[4]
.sym 33886 array_muxed0[2]
.sym 33889 array_muxed0[14]
.sym 33894 spiflash_bus_dat_r[19]
.sym 33895 $abc$35683$n3410
.sym 33897 spiflash_bus_dat_r[18]
.sym 33898 $abc$35683$n3428
.sym 33901 spiflash_bus_dat_r[20]
.sym 33902 picorv32.mem_rdata_q[23]
.sym 33904 $abc$35683$n3414_1
.sym 33905 array_muxed0[3]
.sym 33906 $abc$35683$n2987_1
.sym 33915 $abc$35683$n3296
.sym 33923 $abc$35683$n2932
.sym 33926 spram_bus_ack
.sym 33928 spiflash_bus_ack
.sym 33934 basesoc_bus_wishbone_ack
.sym 33946 $abc$35683$n3296
.sym 33957 basesoc_bus_wishbone_ack
.sym 33959 spiflash_bus_ack
.sym 33960 spram_bus_ack
.sym 33991 $abc$35683$n2932
.sym 33992 clk12_$glb_clk
.sym 33993 sys_rst_$glb_sr
.sym 33994 $abc$35683$n2977
.sym 33995 $abc$35683$n2701
.sym 33996 $abc$35683$n3409
.sym 33997 $abc$35683$n3072
.sym 33998 $abc$35683$n2968
.sym 33999 $abc$35683$n3422
.sym 34000 basesoc_bus_wishbone_ack
.sym 34001 picorv32.mem_rdata_latched[10]
.sym 34006 array_muxed0[14]
.sym 34007 array_muxed1[14]
.sym 34013 $abc$35683$n5293_1
.sym 34014 $abc$35683$n2983
.sym 34015 $abc$35683$n2942
.sym 34018 $abc$35683$n2981
.sym 34019 $abc$35683$n2838_1
.sym 34020 $abc$35683$n2934_1
.sym 34022 picorv32.instr_jal
.sym 34024 $abc$35683$n3071_1
.sym 34027 $abc$35683$n2977
.sym 34028 picorv32.mem_rdata_latched[21]
.sym 34035 $abc$35683$n2922
.sym 34036 $abc$35683$n2926_1
.sym 34038 picorv32.mem_rdata_q[1]
.sym 34039 picorv32.mem_rdata_q[11]
.sym 34040 picorv32.mem_rdata_q[2]
.sym 34041 $abc$35683$n3814_1
.sym 34042 $abc$35683$n2898_1
.sym 34043 $abc$35683$n2930
.sym 34044 spiflash_bus_dat_r[23]
.sym 34046 picorv32.is_sb_sh_sw
.sym 34047 picorv32.mem_rdata_q[0]
.sym 34048 $abc$35683$n2898_1
.sym 34049 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 34051 picorv32.mem_rdata_latched[11]
.sym 34052 spiflash_bus_dat_r[19]
.sym 34054 slave_sel_r[1]
.sym 34055 $abc$35683$n2831
.sym 34058 $abc$35683$n3428
.sym 34063 picorv32.mem_rdata_q[11]
.sym 34066 $abc$35683$n2987_1
.sym 34068 $abc$35683$n2898_1
.sym 34070 $abc$35683$n3814_1
.sym 34071 picorv32.mem_rdata_q[11]
.sym 34074 picorv32.mem_rdata_q[1]
.sym 34075 $abc$35683$n2898_1
.sym 34076 $abc$35683$n2926_1
.sym 34077 $abc$35683$n2831
.sym 34080 $abc$35683$n2831
.sym 34081 slave_sel_r[1]
.sym 34082 spiflash_bus_dat_r[23]
.sym 34083 $abc$35683$n3428
.sym 34086 slave_sel_r[1]
.sym 34087 $abc$35683$n2831
.sym 34088 spiflash_bus_dat_r[19]
.sym 34089 $abc$35683$n2987_1
.sym 34092 picorv32.mem_rdata_latched[11]
.sym 34099 picorv32.mem_rdata_q[11]
.sym 34100 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 34101 picorv32.is_sb_sh_sw
.sym 34104 $abc$35683$n2898_1
.sym 34105 picorv32.mem_rdata_q[2]
.sym 34106 $abc$35683$n2831
.sym 34107 $abc$35683$n2930
.sym 34110 $abc$35683$n2898_1
.sym 34111 $abc$35683$n2922
.sym 34112 picorv32.mem_rdata_q[0]
.sym 34113 $abc$35683$n2831
.sym 34115 clk12_$glb_clk
.sym 34117 picorv32.decoded_imm[4]
.sym 34118 $abc$35683$n3071_1
.sym 34119 picorv32.mem_rdata_latched[16]
.sym 34120 picorv32.mem_rdata_latched[21]
.sym 34121 $abc$35683$n2831
.sym 34122 picorv32.mem_rdata_latched[22]
.sym 34123 $abc$35683$n2981
.sym 34124 $abc$35683$n3413
.sym 34125 $abc$35683$n2922
.sym 34129 $abc$35683$n3007
.sym 34130 $abc$35683$n2926_1
.sym 34131 $PACKER_GND_NET
.sym 34132 $abc$35683$n3806_1
.sym 34133 $abc$35683$n2940
.sym 34135 $abc$35683$n3427
.sym 34137 $abc$35683$n2986
.sym 34138 basesoc_picorv323[10]
.sym 34139 $abc$35683$n3812
.sym 34140 $abc$35683$n3409
.sym 34141 picorv32.instr_lui
.sym 34143 $abc$35683$n2836
.sym 34144 picorv32.mem_rdata_latched[22]
.sym 34146 basesoc_picorv323[11]
.sym 34147 $abc$35683$n3422
.sym 34149 picorv32.mem_rdata_latched[24]
.sym 34150 array_muxed0[5]
.sym 34152 picorv32.decoded_imm_uj[4]
.sym 34158 picorv32.mem_rdata_q[4]
.sym 34160 picorv32.mem_rdata_q[24]
.sym 34161 $abc$35683$n2913
.sym 34162 picorv32.mem_rdata_q[6]
.sym 34163 $abc$35683$n3075
.sym 34164 picorv32.mem_rdata_q[5]
.sym 34166 $abc$35683$n2977
.sym 34167 picorv32.mem_rdata_q[17]
.sym 34168 $abc$35683$n3409
.sym 34170 $abc$35683$n2909
.sym 34171 $abc$35683$n2917_1
.sym 34176 $abc$35683$n2898_1
.sym 34178 $abc$35683$n2831
.sym 34179 $abc$35683$n2838_1
.sym 34180 $abc$35683$n2934_1
.sym 34183 picorv32.mem_rdata_q[3]
.sym 34184 $abc$35683$n2898_1
.sym 34186 $abc$35683$n2831
.sym 34188 $abc$35683$n2864
.sym 34192 $abc$35683$n3409
.sym 34193 picorv32.mem_rdata_q[24]
.sym 34194 $abc$35683$n2898_1
.sym 34197 $abc$35683$n2898_1
.sym 34198 picorv32.mem_rdata_q[4]
.sym 34199 $abc$35683$n2831
.sym 34200 $abc$35683$n2917_1
.sym 34203 $abc$35683$n2898_1
.sym 34204 $abc$35683$n2977
.sym 34205 picorv32.mem_rdata_q[17]
.sym 34209 $abc$35683$n2838_1
.sym 34210 $abc$35683$n2831
.sym 34215 $abc$35683$n2898_1
.sym 34216 $abc$35683$n2909
.sym 34217 picorv32.mem_rdata_q[6]
.sym 34218 $abc$35683$n2831
.sym 34221 $abc$35683$n2913
.sym 34222 picorv32.mem_rdata_q[5]
.sym 34223 $abc$35683$n2898_1
.sym 34224 $abc$35683$n2831
.sym 34227 picorv32.mem_rdata_q[24]
.sym 34228 $abc$35683$n2864
.sym 34230 $abc$35683$n3075
.sym 34233 $abc$35683$n2831
.sym 34234 $abc$35683$n2934_1
.sym 34235 $abc$35683$n2898_1
.sym 34236 picorv32.mem_rdata_q[3]
.sym 34240 $abc$35683$n3068
.sym 34241 $abc$35683$n3109_1
.sym 34242 $abc$35683$n3107
.sym 34243 picorv32.mem_rdata_latched[20]
.sym 34244 picorv32.mem_rdata_latched[18]
.sym 34245 picorv32.decoded_imm[0]
.sym 34246 $abc$35683$n3095
.sym 34247 $abc$35683$n3063
.sym 34250 picorv32.decoded_imm[14]
.sym 34252 array_muxed1[4]
.sym 34253 $abc$35683$n2981
.sym 34254 picorv32.mem_rdata_latched[5]
.sym 34255 $abc$35683$n2986
.sym 34256 picorv32.mem_rdata_latched[4]
.sym 34257 $abc$35683$n2913
.sym 34260 $abc$35683$n2830
.sym 34261 $abc$35683$n3522
.sym 34262 $abc$35683$n2947_1
.sym 34264 picorv32.mem_rdata_latched[16]
.sym 34266 array_muxed0[0]
.sym 34267 picorv32.instr_auipc
.sym 34268 $abc$35683$n2864
.sym 34269 picorv32.decoded_imm[10]
.sym 34270 picorv32.mem_rdata_latched[22]
.sym 34271 slave_sel_r[1]
.sym 34272 $abc$35683$n3087
.sym 34274 picorv32.mem_rdata_q[31]
.sym 34275 array_muxed0[4]
.sym 34283 picorv32.mem_rdata_latched[17]
.sym 34287 picorv32.mem_rdata_latched[13]
.sym 34289 picorv32.mem_rdata_latched[24]
.sym 34291 picorv32.mem_rdata_latched[16]
.sym 34292 picorv32.mem_rdata_latched[21]
.sym 34294 picorv32.mem_rdata_latched[22]
.sym 34323 picorv32.mem_rdata_latched[17]
.sym 34327 picorv32.mem_rdata_latched[24]
.sym 34335 picorv32.mem_rdata_latched[13]
.sym 34338 picorv32.mem_rdata_latched[21]
.sym 34351 picorv32.mem_rdata_latched[16]
.sym 34357 picorv32.mem_rdata_latched[22]
.sym 34361 clk12_$glb_clk
.sym 34363 picorv32.decoded_imm_uj[16]
.sym 34364 picorv32.decoded_rd[0]
.sym 34365 $abc$35683$n3083
.sym 34366 picorv32.decoded_imm_uj[1]
.sym 34367 picorv32.decoded_imm_uj[5]
.sym 34368 picorv32.decoded_imm_uj[4]
.sym 34369 $abc$35683$n3105_1
.sym 34370 picorv32.decoded_imm_uj[2]
.sym 34375 picorv32.mem_rdata_latched[31]
.sym 34377 $abc$35683$n2964
.sym 34378 picorv32.mem_rdata_latched[20]
.sym 34379 picorv32.decoded_imm_uj[6]
.sym 34380 picorv32.decoded_imm_uj[8]
.sym 34382 picorv32.decoded_imm_uj[24]
.sym 34383 picorv32.mem_rdata_q[13]
.sym 34384 picorv32.instr_lui
.sym 34385 picorv32.mem_rdata_latched[31]
.sym 34386 $abc$35683$n2983
.sym 34387 $abc$35683$n3107
.sym 34388 picorv32.mem_rdata_q[23]
.sym 34389 picorv32.decoded_imm[22]
.sym 34390 picorv32.mem_rdata_q[13]
.sym 34391 $abc$35683$n3097_1
.sym 34392 $abc$35683$n232
.sym 34393 picorv32.decoded_imm[20]
.sym 34395 picorv32.decoded_imm[10]
.sym 34396 picorv32.instr_jal
.sym 34398 $abc$35683$n3085_1
.sym 34405 picorv32.instr_jal
.sym 34406 picorv32.mem_rdata_q[24]
.sym 34408 picorv32.mem_rdata_q[21]
.sym 34409 picorv32.instr_auipc
.sym 34410 picorv32.instr_jal
.sym 34412 picorv32.decoded_imm_uj[9]
.sym 34413 picorv32.mem_rdata_q[17]
.sym 34414 picorv32.decoded_imm_uj[10]
.sym 34416 $abc$35683$n3087
.sym 34418 $abc$35683$n2864
.sym 34421 $abc$35683$n3066
.sym 34422 $abc$35683$n2863_1
.sym 34423 picorv32.decoded_imm_uj[1]
.sym 34424 picorv32.instr_lui
.sym 34425 picorv32.mem_rdata_q[30]
.sym 34427 picorv32.cpu_state[0]
.sym 34429 picorv32.decoded_rd[0]
.sym 34430 picorv32.irq_state[0]
.sym 34431 $abc$35683$n2997_1
.sym 34432 $abc$35683$n3065_1
.sym 34434 picorv32.mem_rdata_q[31]
.sym 34435 picorv32.mem_rdata_q[29]
.sym 34437 picorv32.instr_jal
.sym 34438 picorv32.mem_rdata_q[30]
.sym 34439 $abc$35683$n2863_1
.sym 34440 picorv32.decoded_imm_uj[10]
.sym 34443 picorv32.decoded_imm_uj[1]
.sym 34444 picorv32.instr_jal
.sym 34445 $abc$35683$n3065_1
.sym 34449 $abc$35683$n2863_1
.sym 34450 picorv32.instr_jal
.sym 34451 picorv32.mem_rdata_q[29]
.sym 34452 picorv32.decoded_imm_uj[9]
.sym 34455 $abc$35683$n3087
.sym 34456 picorv32.mem_rdata_q[24]
.sym 34457 picorv32.instr_auipc
.sym 34458 picorv32.instr_lui
.sym 34462 $abc$35683$n3066
.sym 34463 picorv32.mem_rdata_q[21]
.sym 34464 $abc$35683$n2864
.sym 34467 picorv32.instr_auipc
.sym 34468 picorv32.instr_lui
.sym 34469 picorv32.mem_rdata_q[31]
.sym 34470 $abc$35683$n2863_1
.sym 34473 picorv32.mem_rdata_q[17]
.sym 34474 $abc$35683$n3087
.sym 34475 picorv32.instr_lui
.sym 34476 picorv32.instr_auipc
.sym 34479 picorv32.cpu_state[0]
.sym 34480 picorv32.decoded_rd[0]
.sym 34481 picorv32.irq_state[0]
.sym 34482 $abc$35683$n2997_1
.sym 34483 $abc$35683$n3003_$glb_ce
.sym 34484 clk12_$glb_clk
.sym 34485 $abc$35683$n229_$glb_sr
.sym 34486 picorv32.decoded_imm[3]
.sym 34487 picorv32.decoded_imm[20]
.sym 34488 picorv32.decoded_imm[21]
.sym 34489 picorv32.decoded_imm[16]
.sym 34490 $abc$35683$n3103
.sym 34491 picorv32.decoded_imm[11]
.sym 34492 picorv32.decoded_imm[2]
.sym 34493 picorv32.decoded_imm[22]
.sym 34497 picorv32.decoded_imm[30]
.sym 34499 picorv32.instr_jal
.sym 34500 $abc$35683$n3125
.sym 34501 $abc$35683$n2960
.sym 34502 picorv32.cpu_state[2]
.sym 34503 picorv32.cpuregs_wrdata[1]
.sym 34504 $abc$35683$n2767
.sym 34505 picorv32.mem_do_prefetch
.sym 34506 picorv32.instr_jal
.sym 34507 picorv32.decoded_imm_uj[14]
.sym 34508 $abc$35683$n2905
.sym 34509 picorv32.decoded_imm_uj[12]
.sym 34510 picorv32.instr_auipc
.sym 34511 picorv32.decoded_imm_uj[11]
.sym 34512 $abc$35683$n3071_1
.sym 34513 picorv32.decoded_imm[11]
.sym 34514 picorv32.mem_rdata_q[18]
.sym 34516 picorv32.irq_state[0]
.sym 34517 picorv32.decoded_imm[22]
.sym 34519 $abc$35683$n2977
.sym 34520 picorv32.mem_rdata_latched[21]
.sym 34521 picorv32.decoded_imm[20]
.sym 34528 $abc$35683$n3091
.sym 34530 $abc$35683$n3005
.sym 34531 picorv32.decoded_imm_uj[5]
.sym 34532 $abc$35683$n2863_1
.sym 34533 picorv32.mem_rdata_q[25]
.sym 34534 picorv32.instr_jal
.sym 34537 picorv32.instr_auipc
.sym 34538 $abc$35683$n3111
.sym 34539 picorv32.is_sb_sh_sw
.sym 34540 picorv32.mem_rdata_q[18]
.sym 34541 picorv32.mem_rdata_q[26]
.sym 34542 $abc$35683$n2864
.sym 34543 picorv32.decoded_imm_uj[6]
.sym 34545 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 34546 picorv32.decoded_imm_uj[24]
.sym 34547 $abc$35683$n3087
.sym 34548 picorv32.decoded_imm_uj[14]
.sym 34550 picorv32.instr_lui
.sym 34552 $abc$35683$n232
.sym 34554 $abc$35683$n3085_1
.sym 34556 picorv32.instr_jal
.sym 34557 picorv32.mem_rdata_q[31]
.sym 34561 $abc$35683$n3005
.sym 34562 $abc$35683$n232
.sym 34566 $abc$35683$n3091
.sym 34567 $abc$35683$n3085_1
.sym 34568 picorv32.decoded_imm_uj[14]
.sym 34569 picorv32.instr_jal
.sym 34572 picorv32.mem_rdata_q[18]
.sym 34573 picorv32.instr_auipc
.sym 34574 $abc$35683$n3087
.sym 34575 picorv32.instr_lui
.sym 34578 picorv32.mem_rdata_q[31]
.sym 34581 $abc$35683$n2864
.sym 34584 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 34585 picorv32.is_sb_sh_sw
.sym 34587 picorv32.mem_rdata_q[31]
.sym 34590 $abc$35683$n2863_1
.sym 34591 picorv32.decoded_imm_uj[6]
.sym 34592 picorv32.mem_rdata_q[26]
.sym 34593 picorv32.instr_jal
.sym 34596 $abc$35683$n3085_1
.sym 34597 picorv32.decoded_imm_uj[24]
.sym 34598 $abc$35683$n3111
.sym 34599 picorv32.instr_jal
.sym 34602 picorv32.instr_jal
.sym 34603 picorv32.mem_rdata_q[25]
.sym 34604 $abc$35683$n2863_1
.sym 34605 picorv32.decoded_imm_uj[5]
.sym 34606 $abc$35683$n3003_$glb_ce
.sym 34607 clk12_$glb_clk
.sym 34608 $abc$35683$n229_$glb_sr
.sym 34610 $abc$35683$n3089
.sym 34611 $abc$35683$n3113_1
.sym 34612 $abc$35683$n3121_1
.sym 34613 $abc$35683$n3071
.sym 34614 $abc$35683$n4650_1
.sym 34615 picorv32.irq_active
.sym 34616 $abc$35683$n3127
.sym 34619 picorv32.decoded_imm[12]
.sym 34621 picorv32.decoded_imm[13]
.sym 34622 picorv32.decoded_imm[2]
.sym 34623 picorv32.decoded_imm[6]
.sym 34624 picorv32.decoded_imm_uj[21]
.sym 34625 picorv32.decoded_imm_uj[19]
.sym 34626 picorv32.decoded_imm[22]
.sym 34627 array_muxed0[2]
.sym 34629 $abc$35683$n3085_1
.sym 34630 picorv32.cpu_state[2]
.sym 34632 picorv32.decoded_imm[21]
.sym 34633 basesoc_picorv323[11]
.sym 34634 picorv32.decoded_imm[31]
.sym 34635 picorv32.decoded_imm[18]
.sym 34636 basesoc_picorv32_trap
.sym 34638 $abc$35683$n2898_1
.sym 34639 picorv32.cpu_state[0]
.sym 34640 basesoc_picorv323[3]
.sym 34641 $abc$35683$n3056
.sym 34642 picorv32.decoded_imm[24]
.sym 34643 picorv32.decoded_imm[26]
.sym 34644 basesoc_picorv327[1]
.sym 34650 picorv32.decoded_imm_uj[27]
.sym 34651 picorv32.decoded_imm_uj[28]
.sym 34652 $abc$35683$n3099
.sym 34653 $abc$35683$n3085_1
.sym 34654 $abc$35683$n3087
.sym 34655 picorv32.decoded_imm_uj[18]
.sym 34656 picorv32.decoded_imm_uj[26]
.sym 34658 picorv32.mem_rdata_q[26]
.sym 34659 $abc$35683$n3119_1
.sym 34660 picorv32.mem_rdata_q[30]
.sym 34661 $abc$35683$n3085_1
.sym 34662 $abc$35683$n3115
.sym 34663 $abc$35683$n3117
.sym 34665 $abc$35683$n3086
.sym 34666 picorv32.instr_jal
.sym 34667 picorv32.instr_jal
.sym 34670 picorv32.decoded_imm_uj[30]
.sym 34675 picorv32.decoded_imm_uj[12]
.sym 34677 picorv32.instr_lui
.sym 34678 picorv32.instr_auipc
.sym 34681 $abc$35683$n3123
.sym 34683 $abc$35683$n3117
.sym 34684 $abc$35683$n3085_1
.sym 34685 picorv32.decoded_imm_uj[27]
.sym 34686 picorv32.instr_jal
.sym 34689 $abc$35683$n3085_1
.sym 34690 picorv32.decoded_imm_uj[26]
.sym 34691 $abc$35683$n3115
.sym 34692 picorv32.instr_jal
.sym 34695 picorv32.decoded_imm_uj[30]
.sym 34696 $abc$35683$n3085_1
.sym 34697 $abc$35683$n3123
.sym 34698 picorv32.instr_jal
.sym 34701 $abc$35683$n3085_1
.sym 34702 picorv32.decoded_imm_uj[12]
.sym 34703 picorv32.instr_jal
.sym 34704 $abc$35683$n3086
.sym 34707 $abc$35683$n3087
.sym 34708 picorv32.instr_auipc
.sym 34709 picorv32.instr_lui
.sym 34710 picorv32.mem_rdata_q[26]
.sym 34713 $abc$35683$n3085_1
.sym 34714 $abc$35683$n3099
.sym 34715 picorv32.decoded_imm_uj[18]
.sym 34716 picorv32.instr_jal
.sym 34719 $abc$35683$n3119_1
.sym 34720 picorv32.decoded_imm_uj[28]
.sym 34721 $abc$35683$n3085_1
.sym 34722 picorv32.instr_jal
.sym 34725 picorv32.mem_rdata_q[30]
.sym 34726 $abc$35683$n3087
.sym 34727 picorv32.instr_auipc
.sym 34728 picorv32.instr_lui
.sym 34729 $abc$35683$n3003_$glb_ce
.sym 34730 clk12_$glb_clk
.sym 34731 $abc$35683$n229_$glb_sr
.sym 34737 $abc$35683$n3077
.sym 34738 basesoc_picorv323[11]
.sym 34739 picorv32.irq_delay
.sym 34743 picorv32.cpuregs_rs1[13]
.sym 34745 picorv32.mem_rdata_q[29]
.sym 34746 picorv32.decoded_imm[18]
.sym 34747 $PACKER_VCC_NET
.sym 34748 picorv32.instr_jal
.sym 34749 basesoc_dat_w[7]
.sym 34750 picorv32.decoded_imm[15]
.sym 34751 $abc$35683$n3522
.sym 34752 $abc$35683$n3094
.sym 34753 $abc$35683$n3089
.sym 34754 picorv32.mem_rdata_q[26]
.sym 34755 $abc$35683$n3113_1
.sym 34757 picorv32.mem_do_rdata
.sym 34758 array_muxed0[0]
.sym 34760 picorv32.mem_do_rdata
.sym 34762 picorv32.decoded_imm[10]
.sym 34763 $abc$35683$n3096
.sym 34764 picorv32.irq_active
.sym 34765 picorv32.decoded_imm[28]
.sym 34766 $abc$35683$n3043
.sym 34767 basesoc_ctrl_storage[26]
.sym 34774 picorv32.cpuregs_wrdata[10]
.sym 34778 picorv32.cpuregs_wrdata[11]
.sym 34782 $abc$35683$n3801
.sym 34783 picorv32.cpuregs_wrdata[14]
.sym 34790 $abc$35683$n3534_1
.sym 34792 picorv32.cpuregs_wrdata[15]
.sym 34797 $abc$35683$n5555
.sym 34798 picorv32.cpuregs_wrdata[3]
.sym 34799 picorv32.cpuregs_wrdata[13]
.sym 34800 $abc$35683$n5552
.sym 34801 $abc$35683$n3795
.sym 34804 $abc$35683$n3782
.sym 34808 picorv32.cpuregs_wrdata[3]
.sym 34814 picorv32.cpuregs_wrdata[11]
.sym 34819 picorv32.cpuregs_wrdata[14]
.sym 34824 picorv32.cpuregs_wrdata[13]
.sym 34833 picorv32.cpuregs_wrdata[15]
.sym 34836 $abc$35683$n3534_1
.sym 34837 $abc$35683$n3782
.sym 34838 $abc$35683$n5555
.sym 34839 $abc$35683$n3801
.sym 34843 picorv32.cpuregs_wrdata[10]
.sym 34848 $abc$35683$n3534_1
.sym 34849 $abc$35683$n3782
.sym 34850 $abc$35683$n3795
.sym 34851 $abc$35683$n5552
.sym 34853 clk12_$glb_clk
.sym 34855 $abc$35683$n2903_1
.sym 34856 basesoc_picorv32_trap
.sym 34857 $abc$35683$n4124
.sym 34858 $abc$35683$n3043
.sym 34859 $abc$35683$n3044
.sym 34860 $abc$35683$n2997_1
.sym 34861 $abc$35683$n2998
.sym 34862 picorv32.do_waitirq
.sym 34865 picorv32.decoded_imm[26]
.sym 34867 $abc$35683$n3045
.sym 34868 $abc$35683$n2939_1
.sym 34869 picorv32.cpuregs_rs1[11]
.sym 34870 basesoc_picorv328[11]
.sym 34871 picorv32.alu_out_q[9]
.sym 34872 picorv32.cpuregs_rs1[6]
.sym 34873 picorv32.decoded_imm[24]
.sym 34875 picorv32.instr_waitirq
.sym 34876 picorv32.cpuregs_rs1[22]
.sym 34878 picorv32.cpuregs_wrdata[10]
.sym 34879 picorv32.cpuregs_wrdata[24]
.sym 34880 picorv32.decoded_imm[10]
.sym 34881 picorv32.decoded_imm[22]
.sym 34882 $abc$35683$n2997_1
.sym 34883 $abc$35683$n4258_1
.sym 34884 $abc$35683$n232
.sym 34885 picorv32.decoded_imm[20]
.sym 34886 picorv32.cpuregs_rs1[11]
.sym 34887 $abc$35683$n5554
.sym 34889 $abc$35683$n5560
.sym 34890 $abc$35683$n4259_1
.sym 34896 basesoc_dat_w[2]
.sym 34898 $abc$35683$n2905
.sym 34899 $abc$35683$n3833
.sym 34902 $abc$35683$n3804
.sym 34904 $abc$35683$n5666
.sym 34906 $abc$35683$n3023
.sym 34907 $abc$35683$n3821
.sym 34908 $abc$35683$n2898_1
.sym 34909 $abc$35683$n2903_1
.sym 34910 $abc$35683$n5556
.sym 34912 $abc$35683$n5665
.sym 34913 $abc$35683$n5554
.sym 34914 picorv32.cpu_state[0]
.sym 34915 $abc$35683$n3043
.sym 34916 $abc$35683$n3045
.sym 34917 $abc$35683$n2997_1
.sym 34918 $abc$35683$n3782
.sym 34920 $abc$35683$n5615
.sym 34922 $abc$35683$n3380
.sym 34923 $abc$35683$n3096
.sym 34924 $abc$35683$n3534_1
.sym 34925 $abc$35683$n2997_1
.sym 34926 picorv32.mem_do_rinst
.sym 34927 $abc$35683$n3534_1
.sym 34929 $abc$35683$n3782
.sym 34930 $abc$35683$n5615
.sym 34931 $abc$35683$n3821
.sym 34932 $abc$35683$n3534_1
.sym 34935 $abc$35683$n3043
.sym 34936 $abc$35683$n3045
.sym 34937 $abc$35683$n2997_1
.sym 34938 picorv32.cpu_state[0]
.sym 34941 $abc$35683$n3534_1
.sym 34942 $abc$35683$n5554
.sym 34943 $abc$35683$n3782
.sym 34944 $abc$35683$n3833
.sym 34948 basesoc_dat_w[2]
.sym 34953 $abc$35683$n2997_1
.sym 34954 $abc$35683$n3023
.sym 34955 picorv32.cpu_state[0]
.sym 34956 $abc$35683$n3380
.sym 34959 $abc$35683$n3534_1
.sym 34960 $abc$35683$n5665
.sym 34961 $abc$35683$n5666
.sym 34962 $abc$35683$n3782
.sym 34965 $abc$35683$n2905
.sym 34966 $abc$35683$n2898_1
.sym 34967 $abc$35683$n2903_1
.sym 34968 picorv32.mem_do_rinst
.sym 34971 $abc$35683$n3534_1
.sym 34972 $abc$35683$n3782
.sym 34973 $abc$35683$n5556
.sym 34974 $abc$35683$n3804
.sym 34975 $abc$35683$n3096
.sym 34976 clk12_$glb_clk
.sym 34977 sys_rst_$glb_sr
.sym 34978 $abc$35683$n3017
.sym 34979 $abc$35683$n3021
.sym 34980 $abc$35683$n5457
.sym 34981 $abc$35683$n3667_1
.sym 34982 $abc$35683$n6691
.sym 34983 $abc$35683$n4402_1
.sym 34984 picorv32.latched_store
.sym 34985 $abc$35683$n4403
.sym 34986 basesoc_dat_w[2]
.sym 34987 $abc$35683$n2904_1
.sym 34988 $abc$35683$n2896
.sym 34990 picorv32.cpuregs_rs1[8]
.sym 34991 picorv32.cpuregs_wrdata[2]
.sym 34992 array_muxed1[15]
.sym 34993 $abc$35683$n3043
.sym 34995 picorv32.alu_out_q[1]
.sym 34996 picorv32.decoded_imm[7]
.sym 34997 $abc$35683$n2903_1
.sym 34999 basesoc_picorv32_trap
.sym 35000 picorv32.decoded_imm[27]
.sym 35002 $abc$35683$n3001
.sym 35003 picorv32.cpuregs_rs1[17]
.sym 35004 $abc$35683$n3782
.sym 35005 $abc$35683$n5675
.sym 35006 $abc$35683$n4337_1
.sym 35007 $abc$35683$n6697
.sym 35008 $abc$35683$n3780
.sym 35009 picorv32.cpuregs_rs1[3]
.sym 35010 $abc$35683$n3534_1
.sym 35011 basesoc_picorv327[10]
.sym 35012 $abc$35683$n3369_1
.sym 35013 picorv32.cpuregs_rs1[10]
.sym 35022 basesoc_picorv323[7]
.sym 35023 $abc$35683$n3173
.sym 35024 $abc$35683$n2997_1
.sym 35025 basesoc_picorv327[7]
.sym 35027 picorv32.cpu_state[2]
.sym 35028 $abc$35683$n3172
.sym 35029 $abc$35683$n5675
.sym 35030 $abc$35683$n3005
.sym 35033 $abc$35683$n2897_1
.sym 35035 $abc$35683$n4260
.sym 35036 $abc$35683$n3534_1
.sym 35037 picorv32.cpu_state[0]
.sym 35040 $abc$35683$n5603
.sym 35043 $abc$35683$n3017
.sym 35044 $abc$35683$n3045
.sym 35045 $abc$35683$n232
.sym 35046 $abc$35683$n3782
.sym 35047 $abc$35683$n4383
.sym 35048 $abc$35683$n3807
.sym 35049 $abc$35683$n3141
.sym 35050 $abc$35683$n5676
.sym 35052 $abc$35683$n4260
.sym 35053 $abc$35683$n4383
.sym 35054 basesoc_picorv327[7]
.sym 35055 basesoc_picorv323[7]
.sym 35059 $abc$35683$n3045
.sym 35061 picorv32.cpu_state[0]
.sym 35065 $abc$35683$n2897_1
.sym 35067 $abc$35683$n232
.sym 35070 $abc$35683$n232
.sym 35072 $abc$35683$n2897_1
.sym 35076 $abc$35683$n3782
.sym 35077 $abc$35683$n5675
.sym 35078 $abc$35683$n5676
.sym 35079 $abc$35683$n3534_1
.sym 35082 $abc$35683$n3534_1
.sym 35083 $abc$35683$n3807
.sym 35084 $abc$35683$n5603
.sym 35085 $abc$35683$n3782
.sym 35088 $abc$35683$n3173
.sym 35089 $abc$35683$n3141
.sym 35090 $abc$35683$n3172
.sym 35091 $abc$35683$n2997_1
.sym 35094 $abc$35683$n3017
.sym 35096 picorv32.cpu_state[2]
.sym 35098 $abc$35683$n3005
.sym 35099 clk12_$glb_clk
.sym 35100 $abc$35683$n232_$glb_sr
.sym 35101 $abc$35683$n4337_1
.sym 35102 $abc$35683$n4360
.sym 35103 $abc$35683$n232
.sym 35104 $abc$35683$n4397_1
.sym 35105 $abc$35683$n4383
.sym 35106 $abc$35683$n4473
.sym 35107 $abc$35683$n4318_1
.sym 35108 picorv32.decoder_trigger
.sym 35109 array_muxed0[11]
.sym 35111 $abc$35683$n6677
.sym 35113 picorv32.cpu_state[2]
.sym 35114 picorv32.latched_store
.sym 35115 picorv32.cpuregs_rs1[9]
.sym 35116 picorv32.cpuregs_wrdata[6]
.sym 35117 picorv32.instr_waitirq
.sym 35118 $abc$35683$n4403
.sym 35119 $abc$35683$n2882
.sym 35120 picorv32.decoded_imm[9]
.sym 35121 picorv32.cpuregs_wrdata[15]
.sym 35122 picorv32.cpuregs_wrdata[9]
.sym 35123 $abc$35683$n231
.sym 35124 picorv32.cpuregs_wrdata[13]
.sym 35125 picorv32.instr_lui
.sym 35126 picorv32.decoded_imm[31]
.sym 35127 basesoc_picorv327[2]
.sym 35128 picorv32.cpu_state[0]
.sym 35129 picorv32.cpuregs_rs1[17]
.sym 35130 $abc$35683$n3141
.sym 35131 basesoc_picorv327[1]
.sym 35132 picorv32.cpuregs_wrdata[26]
.sym 35134 basesoc_picorv323[6]
.sym 35135 $abc$35683$n3141
.sym 35136 basesoc_picorv323[3]
.sym 35143 $abc$35683$n4258_1
.sym 35144 $abc$35683$n4742
.sym 35145 picorv32.cpuregs_wrdata[12]
.sym 35146 $abc$35683$n4395_1
.sym 35147 $abc$35683$n4260
.sym 35148 $abc$35683$n3781
.sym 35149 $abc$35683$n3534_1
.sym 35151 $abc$35683$n3836
.sym 35153 picorv32.instr_sub
.sym 35158 $abc$35683$n3782
.sym 35159 $abc$35683$n4741
.sym 35160 basesoc_picorv327[9]
.sym 35161 $abc$35683$n5560
.sym 35164 basesoc_picorv328[9]
.sym 35165 $abc$35683$n4396_1
.sym 35166 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 35167 basesoc_picorv328[13]
.sym 35168 $abc$35683$n3780
.sym 35169 $abc$35683$n4397_1
.sym 35170 $abc$35683$n4259_1
.sym 35172 $abc$35683$n4392_1
.sym 35175 basesoc_picorv328[13]
.sym 35181 picorv32.cpuregs_wrdata[12]
.sym 35187 $abc$35683$n4397_1
.sym 35188 $abc$35683$n4392_1
.sym 35189 $abc$35683$n4395_1
.sym 35193 $abc$35683$n5560
.sym 35194 $abc$35683$n3782
.sym 35195 $abc$35683$n3534_1
.sym 35196 $abc$35683$n3836
.sym 35199 basesoc_picorv327[9]
.sym 35200 $abc$35683$n4258_1
.sym 35201 basesoc_picorv328[9]
.sym 35202 $abc$35683$n4396_1
.sym 35205 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 35206 picorv32.instr_sub
.sym 35207 $abc$35683$n4741
.sym 35208 $abc$35683$n4742
.sym 35211 $abc$35683$n3781
.sym 35212 $abc$35683$n3534_1
.sym 35213 $abc$35683$n3782
.sym 35214 $abc$35683$n3780
.sym 35217 $abc$35683$n4260
.sym 35218 basesoc_picorv328[9]
.sym 35219 $abc$35683$n4259_1
.sym 35220 basesoc_picorv327[9]
.sym 35222 clk12_$glb_clk
.sym 35225 $abc$35683$n4741
.sym 35226 $abc$35683$n4744
.sym 35227 $abc$35683$n4747
.sym 35228 $abc$35683$n4750
.sym 35229 $abc$35683$n4753
.sym 35230 $abc$35683$n4756
.sym 35231 $abc$35683$n4759
.sym 35235 $abc$35683$n6653
.sym 35236 picorv32.cpuregs_rs1[14]
.sym 35237 $abc$35683$n4318_1
.sym 35238 $abc$35683$n4742
.sym 35239 picorv32.cpuregs_wrdata[12]
.sym 35240 basesoc_picorv323[6]
.sym 35241 picorv32.instr_sub
.sym 35242 $abc$35683$n2873_1
.sym 35244 basesoc_picorv323[2]
.sym 35245 picorv32.cpuregs_wrdata[17]
.sym 35246 basesoc_picorv327[6]
.sym 35247 $abc$35683$n232
.sym 35248 basesoc_picorv327[7]
.sym 35249 picorv32.mem_do_rdata
.sym 35250 basesoc_picorv323[1]
.sym 35251 basesoc_picorv323[0]
.sym 35252 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 35253 picorv32.decoded_imm[28]
.sym 35254 basesoc_picorv327[5]
.sym 35255 picorv32.alu_out_q[16]
.sym 35256 basesoc_picorv328[9]
.sym 35257 picorv32.cpuregs_rs1[17]
.sym 35258 $abc$35683$n6729
.sym 35259 picorv32.decoded_imm[10]
.sym 35270 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 35271 $abc$35683$n4784
.sym 35275 $abc$35683$n4772
.sym 35278 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 35279 basesoc_picorv328[17]
.sym 35280 picorv32.cpuregs_wrdata[31]
.sym 35281 picorv32.cpuregs_wrdata[25]
.sym 35282 basesoc_picorv328[11]
.sym 35283 basesoc_picorv328[29]
.sym 35284 $abc$35683$n4771
.sym 35288 $abc$35683$n4783
.sym 35292 picorv32.cpuregs_wrdata[26]
.sym 35296 picorv32.instr_sub
.sym 35298 picorv32.instr_sub
.sym 35299 $abc$35683$n4772
.sym 35300 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 35301 $abc$35683$n4771
.sym 35307 basesoc_picorv328[29]
.sym 35312 picorv32.cpuregs_wrdata[31]
.sym 35316 $abc$35683$n4783
.sym 35317 picorv32.instr_sub
.sym 35318 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 35319 $abc$35683$n4784
.sym 35325 basesoc_picorv328[17]
.sym 35329 picorv32.cpuregs_wrdata[26]
.sym 35334 picorv32.cpuregs_wrdata[25]
.sym 35342 basesoc_picorv328[11]
.sym 35345 clk12_$glb_clk
.sym 35347 $abc$35683$n4762
.sym 35348 $abc$35683$n4765
.sym 35349 $abc$35683$n4768
.sym 35350 $abc$35683$n4771
.sym 35351 $abc$35683$n4774
.sym 35352 $abc$35683$n4777
.sym 35353 $abc$35683$n4780
.sym 35354 $abc$35683$n4783
.sym 35356 basesoc_picorv327[6]
.sym 35357 basesoc_picorv327[6]
.sym 35358 $abc$35683$n3023
.sym 35360 basesoc_picorv327[10]
.sym 35361 picorv32.cpuregs_wrdata[28]
.sym 35364 picorv32.alu_out_q[15]
.sym 35365 $abc$35683$n4260
.sym 35366 basesoc_picorv327[13]
.sym 35367 basesoc_picorv328[17]
.sym 35368 picorv32.cpuregs_wrdata[31]
.sym 35369 basesoc_picorv327[0]
.sym 35370 basesoc_picorv323[2]
.sym 35371 basesoc_picorv328[20]
.sym 35372 basesoc_picorv328[8]
.sym 35373 picorv32.decoded_imm[22]
.sym 35374 picorv32.cpuregs_rs1[20]
.sym 35375 $abc$35683$n4258_1
.sym 35376 picorv32.cpuregs_rs1[30]
.sym 35378 picorv32.cpuregs_rs1[11]
.sym 35379 $abc$35683$n4756
.sym 35380 picorv32.decoded_imm[10]
.sym 35381 basesoc_picorv328[16]
.sym 35382 $abc$35683$n4259_1
.sym 35388 basesoc_picorv328[16]
.sym 35390 $abc$35683$n4802
.sym 35391 picorv32.cpuregs_wrdata[0]
.sym 35394 $abc$35683$n4796
.sym 35395 basesoc_picorv328[23]
.sym 35399 basesoc_picorv327[2]
.sym 35401 $abc$35683$n231
.sym 35406 picorv32.instr_sub
.sym 35407 $abc$35683$n4795
.sym 35408 basesoc_picorv327[7]
.sym 35409 $abc$35683$n4801
.sym 35412 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 35418 basesoc_picorv327[6]
.sym 35421 basesoc_picorv327[2]
.sym 35428 basesoc_picorv327[7]
.sym 35434 basesoc_picorv327[6]
.sym 35439 basesoc_picorv328[23]
.sym 35445 basesoc_picorv328[16]
.sym 35453 picorv32.cpuregs_wrdata[0]
.sym 35457 picorv32.instr_sub
.sym 35458 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 35459 $abc$35683$n4796
.sym 35460 $abc$35683$n4795
.sym 35463 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 35464 $abc$35683$n4802
.sym 35465 $abc$35683$n4801
.sym 35466 picorv32.instr_sub
.sym 35468 clk12_$glb_clk
.sym 35469 $abc$35683$n231
.sym 35470 $abc$35683$n4786
.sym 35471 $abc$35683$n4789
.sym 35472 $abc$35683$n4792
.sym 35473 $abc$35683$n4795
.sym 35474 $abc$35683$n4798
.sym 35475 $abc$35683$n4801
.sym 35476 $abc$35683$n4804
.sym 35477 $abc$35683$n4807
.sym 35483 picorv32.cpuregs_wrdata[23]
.sym 35484 basesoc_picorv328[14]
.sym 35485 picorv32.cpuregs_rs1[5]
.sym 35486 basesoc_picorv328[21]
.sym 35487 picorv32.cpu_state[0]
.sym 35488 picorv32.cpuregs_rs1[23]
.sym 35489 picorv32.alu_out_q[21]
.sym 35490 $abc$35683$n6717
.sym 35491 picorv32.cpu_state[0]
.sym 35492 $abc$35683$n6703
.sym 35493 $abc$35683$n4768
.sym 35494 basesoc_picorv327[12]
.sym 35495 picorv32.cpuregs_rs1[0]
.sym 35496 basesoc_picorv327[3]
.sym 35497 $abc$35683$n6658
.sym 35498 basesoc_picorv327[10]
.sym 35499 basesoc_picorv327[13]
.sym 35500 basesoc_picorv328[19]
.sym 35501 basesoc_picorv328[21]
.sym 35502 $abc$35683$n4780
.sym 35503 picorv32.cpuregs_rs1[28]
.sym 35504 $abc$35683$n3369_1
.sym 35505 picorv32.cpuregs_rs1[10]
.sym 35512 basesoc_picorv323[1]
.sym 35513 $abc$35683$n6654
.sym 35514 basesoc_picorv323[7]
.sym 35517 basesoc_picorv323[0]
.sym 35519 $abc$35683$n6650
.sym 35520 $abc$35683$n6655
.sym 35528 basesoc_picorv323[3]
.sym 35530 $abc$35683$n6653
.sym 35531 basesoc_picorv323[2]
.sym 35533 $abc$35683$n6651
.sym 35535 basesoc_picorv323[6]
.sym 35537 $abc$35683$n6652
.sym 35538 basesoc_picorv323[4]
.sym 35540 $abc$35683$n6649
.sym 35541 $abc$35683$n6648
.sym 35542 basesoc_picorv323[5]
.sym 35543 $auto$alumacc.cc:474:replace_alu$5948.C[1]
.sym 35545 $abc$35683$n6648
.sym 35546 basesoc_picorv323[0]
.sym 35549 $auto$alumacc.cc:474:replace_alu$5948.C[2]
.sym 35551 $abc$35683$n6649
.sym 35552 basesoc_picorv323[1]
.sym 35555 $auto$alumacc.cc:474:replace_alu$5948.C[3]
.sym 35557 $abc$35683$n6650
.sym 35558 basesoc_picorv323[2]
.sym 35561 $auto$alumacc.cc:474:replace_alu$5948.C[4]
.sym 35563 $abc$35683$n6651
.sym 35564 basesoc_picorv323[3]
.sym 35567 $auto$alumacc.cc:474:replace_alu$5948.C[5]
.sym 35569 $abc$35683$n6652
.sym 35570 basesoc_picorv323[4]
.sym 35573 $auto$alumacc.cc:474:replace_alu$5948.C[6]
.sym 35575 basesoc_picorv323[5]
.sym 35576 $abc$35683$n6653
.sym 35579 $auto$alumacc.cc:474:replace_alu$5948.C[7]
.sym 35581 basesoc_picorv323[6]
.sym 35582 $abc$35683$n6654
.sym 35585 $auto$alumacc.cc:474:replace_alu$5948.C[8]
.sym 35587 $abc$35683$n6655
.sym 35588 basesoc_picorv323[7]
.sym 35593 $abc$35683$n4810
.sym 35594 $abc$35683$n4813
.sym 35595 $abc$35683$n4816
.sym 35596 $abc$35683$n4819
.sym 35597 $abc$35683$n4822
.sym 35598 $abc$35683$n4825
.sym 35599 $abc$35683$n4828
.sym 35600 $abc$35683$n4831
.sym 35605 picorv32.cpuregs_rs1[13]
.sym 35606 $abc$35683$n4804
.sym 35607 basesoc_picorv328[22]
.sym 35609 picorv32.instr_maskirq
.sym 35611 basesoc_picorv328[18]
.sym 35612 basesoc_picorv328[23]
.sym 35613 picorv32.instr_sub
.sym 35614 picorv32.alu_out_q[0]
.sym 35615 picorv32.decoded_imm[6]
.sym 35616 basesoc_picorv323[1]
.sym 35617 picorv32.cpuregs_rs1[17]
.sym 35618 basesoc_picorv327[2]
.sym 35619 picorv32.decoded_imm[31]
.sym 35620 picorv32.cpu_state[0]
.sym 35621 $abc$35683$n3051
.sym 35622 basesoc_picorv327[17]
.sym 35623 basesoc_picorv327[18]
.sym 35624 basesoc_picorv328[25]
.sym 35625 picorv32.instr_lui
.sym 35626 $abc$35683$n3141
.sym 35627 basesoc_picorv327[1]
.sym 35628 basesoc_picorv327[18]
.sym 35629 $auto$alumacc.cc:474:replace_alu$5948.C[8]
.sym 35637 basesoc_picorv328[15]
.sym 35638 $abc$35683$n6657
.sym 35640 basesoc_picorv328[13]
.sym 35642 basesoc_picorv328[9]
.sym 35646 basesoc_picorv328[11]
.sym 35649 basesoc_picorv328[10]
.sym 35650 basesoc_picorv328[12]
.sym 35652 $abc$35683$n6656
.sym 35653 basesoc_picorv328[8]
.sym 35654 basesoc_picorv328[14]
.sym 35657 $abc$35683$n6658
.sym 35658 $abc$35683$n6660
.sym 35660 $abc$35683$n6661
.sym 35661 $abc$35683$n6659
.sym 35664 $abc$35683$n6662
.sym 35665 $abc$35683$n6663
.sym 35666 $auto$alumacc.cc:474:replace_alu$5948.C[9]
.sym 35668 basesoc_picorv328[8]
.sym 35669 $abc$35683$n6656
.sym 35672 $auto$alumacc.cc:474:replace_alu$5948.C[10]
.sym 35674 $abc$35683$n6657
.sym 35675 basesoc_picorv328[9]
.sym 35678 $auto$alumacc.cc:474:replace_alu$5948.C[11]
.sym 35680 $abc$35683$n6658
.sym 35681 basesoc_picorv328[10]
.sym 35684 $auto$alumacc.cc:474:replace_alu$5948.C[12]
.sym 35686 $abc$35683$n6659
.sym 35687 basesoc_picorv328[11]
.sym 35690 $auto$alumacc.cc:474:replace_alu$5948.C[13]
.sym 35692 $abc$35683$n6660
.sym 35693 basesoc_picorv328[12]
.sym 35696 $auto$alumacc.cc:474:replace_alu$5948.C[14]
.sym 35698 basesoc_picorv328[13]
.sym 35699 $abc$35683$n6661
.sym 35702 $auto$alumacc.cc:474:replace_alu$5948.C[15]
.sym 35704 $abc$35683$n6662
.sym 35705 basesoc_picorv328[14]
.sym 35708 $auto$alumacc.cc:474:replace_alu$5948.C[16]
.sym 35710 $abc$35683$n6663
.sym 35711 basesoc_picorv328[15]
.sym 35716 $abc$35683$n6660
.sym 35717 $abc$35683$n6668
.sym 35718 $abc$35683$n6661
.sym 35719 $abc$35683$n6659
.sym 35720 $abc$35683$n6671
.sym 35721 picorv32.alu_out_q[29]
.sym 35722 $abc$35683$n6662
.sym 35723 $abc$35683$n6663
.sym 35724 basesoc_uart_rx_fifo_consume[2]
.sym 35725 picorv32.decoded_imm[14]
.sym 35728 picorv32.latched_is_lu
.sym 35730 basesoc_picorv327[22]
.sym 35731 basesoc_picorv328[29]
.sym 35732 picorv32.cpuregs_rs1[2]
.sym 35734 basesoc_picorv328[8]
.sym 35735 $abc$35683$n4258_1
.sym 35736 $abc$35683$n4259_1
.sym 35737 picorv32.instr_sub
.sym 35738 picorv32.cpuregs_rs1[2]
.sym 35739 $abc$35683$n4816
.sym 35740 picorv32.decoded_imm[10]
.sym 35741 basesoc_picorv323[1]
.sym 35742 $PACKER_VCC_NET
.sym 35743 basesoc_picorv323[0]
.sym 35744 basesoc_picorv327[7]
.sym 35745 basesoc_picorv327[5]
.sym 35746 $abc$35683$n6651
.sym 35747 picorv32.alu_out_q[16]
.sym 35748 picorv32.mem_do_rdata
.sym 35749 picorv32.cpuregs_rs1[17]
.sym 35750 basesoc_picorv328[26]
.sym 35752 $auto$alumacc.cc:474:replace_alu$5948.C[16]
.sym 35757 $abc$35683$n6670
.sym 35763 basesoc_picorv328[19]
.sym 35764 basesoc_picorv328[20]
.sym 35771 basesoc_picorv328[21]
.sym 35774 basesoc_picorv328[18]
.sym 35775 $abc$35683$n6664
.sym 35777 $abc$35683$n6671
.sym 35778 $abc$35683$n6667
.sym 35780 basesoc_picorv328[23]
.sym 35781 basesoc_picorv328[16]
.sym 35782 $abc$35683$n6668
.sym 35783 basesoc_picorv328[22]
.sym 35784 basesoc_picorv328[17]
.sym 35786 $abc$35683$n6666
.sym 35787 $abc$35683$n6665
.sym 35788 $abc$35683$n6669
.sym 35789 $auto$alumacc.cc:474:replace_alu$5948.C[17]
.sym 35791 basesoc_picorv328[16]
.sym 35792 $abc$35683$n6664
.sym 35795 $auto$alumacc.cc:474:replace_alu$5948.C[18]
.sym 35797 basesoc_picorv328[17]
.sym 35798 $abc$35683$n6665
.sym 35801 $auto$alumacc.cc:474:replace_alu$5948.C[19]
.sym 35803 basesoc_picorv328[18]
.sym 35804 $abc$35683$n6666
.sym 35807 $auto$alumacc.cc:474:replace_alu$5948.C[20]
.sym 35809 basesoc_picorv328[19]
.sym 35810 $abc$35683$n6667
.sym 35813 $auto$alumacc.cc:474:replace_alu$5948.C[21]
.sym 35815 basesoc_picorv328[20]
.sym 35816 $abc$35683$n6668
.sym 35819 $auto$alumacc.cc:474:replace_alu$5948.C[22]
.sym 35821 $abc$35683$n6669
.sym 35822 basesoc_picorv328[21]
.sym 35825 $auto$alumacc.cc:474:replace_alu$5948.C[23]
.sym 35827 basesoc_picorv328[22]
.sym 35828 $abc$35683$n6670
.sym 35831 $auto$alumacc.cc:474:replace_alu$5948.C[24]
.sym 35833 $abc$35683$n6671
.sym 35834 basesoc_picorv328[23]
.sym 35839 basesoc_picorv328[16]
.sym 35840 basesoc_picorv328[31]
.sym 35841 $abc$35683$n6664
.sym 35842 basesoc_picorv328[25]
.sym 35843 $abc$35683$n3141
.sym 35844 $abc$35683$n6667
.sym 35845 $abc$35683$n6665
.sym 35846 $abc$35683$n6669
.sym 35851 picorv32.mem_do_rinst
.sym 35853 $abc$35683$n3003
.sym 35855 $abc$35683$n4436_1
.sym 35856 picorv32.alu_out_q[3]
.sym 35858 $abc$35683$n4260
.sym 35861 $abc$35683$n6670
.sym 35863 $abc$35683$n6661
.sym 35864 picorv32.cpuregs_rs1[30]
.sym 35865 picorv32.decoded_imm[22]
.sym 35866 $abc$35683$n3081
.sym 35867 picorv32.cpu_state[2]
.sym 35868 basesoc_picorv327[25]
.sym 35869 picorv32.alu_out_q[29]
.sym 35870 $abc$35683$n4504
.sym 35871 picorv32.cpuregs_rs1[11]
.sym 35872 basesoc_picorv328[16]
.sym 35874 picorv32.cpu_state[5]
.sym 35875 $auto$alumacc.cc:474:replace_alu$5948.C[24]
.sym 35885 basesoc_picorv328[30]
.sym 35886 basesoc_picorv328[24]
.sym 35887 $abc$35683$n6676
.sym 35890 $abc$35683$n6673
.sym 35893 basesoc_picorv328[26]
.sym 35894 $abc$35683$n6672
.sym 35897 basesoc_picorv328[31]
.sym 35898 $abc$35683$n6677
.sym 35900 basesoc_picorv328[28]
.sym 35901 $abc$35683$n6674
.sym 35902 basesoc_picorv328[27]
.sym 35903 $abc$35683$n6675
.sym 35905 $abc$35683$n6646
.sym 35907 basesoc_picorv328[25]
.sym 35910 basesoc_picorv328[29]
.sym 35911 $abc$35683$n6647
.sym 35912 $auto$alumacc.cc:474:replace_alu$5948.C[25]
.sym 35914 $abc$35683$n6672
.sym 35915 basesoc_picorv328[24]
.sym 35918 $auto$alumacc.cc:474:replace_alu$5948.C[26]
.sym 35920 basesoc_picorv328[25]
.sym 35921 $abc$35683$n6673
.sym 35924 $auto$alumacc.cc:474:replace_alu$5948.C[27]
.sym 35926 $abc$35683$n6674
.sym 35927 basesoc_picorv328[26]
.sym 35930 $auto$alumacc.cc:474:replace_alu$5948.C[28]
.sym 35932 basesoc_picorv328[27]
.sym 35933 $abc$35683$n6675
.sym 35936 $auto$alumacc.cc:474:replace_alu$5948.C[29]
.sym 35938 $abc$35683$n6676
.sym 35939 basesoc_picorv328[28]
.sym 35942 $auto$alumacc.cc:474:replace_alu$5948.C[30]
.sym 35944 $abc$35683$n6646
.sym 35945 basesoc_picorv328[29]
.sym 35948 $auto$alumacc.cc:474:replace_alu$5948.C[31]
.sym 35950 basesoc_picorv328[30]
.sym 35951 $abc$35683$n6647
.sym 35954 $nextpnr_ICESTORM_LC_0$I3
.sym 35956 $abc$35683$n6677
.sym 35957 basesoc_picorv328[31]
.sym 35962 $abc$35683$n4443
.sym 35963 $abc$35683$n4444_1
.sym 35964 picorv32.alu_out_q[0]
.sym 35965 picorv32.alu_out_q[16]
.sym 35966 $abc$35683$n3156
.sym 35967 $abc$35683$n6674
.sym 35968 $abc$35683$n3155
.sym 35969 $abc$35683$n3154
.sym 35970 picorv32.decoded_imm[30]
.sym 35974 picorv32.decoded_imm[30]
.sym 35975 $abc$35683$n3167
.sym 35976 basesoc_picorv327[2]
.sym 35977 picorv32.cpu_state[3]
.sym 35978 picorv32.cpu_state[3]
.sym 35979 $abc$35683$n4216
.sym 35980 picorv32.alu_out_q[24]
.sym 35981 $abc$35683$n4217
.sym 35982 $abc$35683$n3632
.sym 35983 picorv32.decoded_imm[5]
.sym 35984 picorv32.is_lui_auipc_jal
.sym 35985 $abc$35683$n6664
.sym 35986 basesoc_picorv327[13]
.sym 35987 basesoc_picorv327[3]
.sym 35988 $abc$35683$n3369_1
.sym 35989 $abc$35683$n6658
.sym 35991 $abc$35683$n4442_1
.sym 35992 $abc$35683$n3367_1
.sym 35994 basesoc_picorv327[10]
.sym 35995 basesoc_picorv327[4]
.sym 35996 $abc$35683$n4416_1
.sym 35997 basesoc_picorv327[12]
.sym 35998 $nextpnr_ICESTORM_LC_0$I3
.sym 36005 $abc$35683$n3081
.sym 36006 picorv32.instr_beq
.sym 36007 basesoc_picorv327[28]
.sym 36010 $abc$35683$n3143
.sym 36011 $abc$35683$n3622_1
.sym 36014 $abc$35683$n3169
.sym 36017 basesoc_picorv327[3]
.sym 36018 basesoc_picorv327[24]
.sym 36021 picorv32.is_slti_blt_slt
.sym 36025 $abc$35683$n3051
.sym 36027 picorv32.instr_bge
.sym 36028 basesoc_picorv327[25]
.sym 36030 $PACKER_VCC_NET
.sym 36032 picorv32.decoded_imm[26]
.sym 36035 $nextpnr_ICESTORM_LC_0$COUT
.sym 36038 $PACKER_VCC_NET
.sym 36039 $nextpnr_ICESTORM_LC_0$I3
.sym 36042 picorv32.instr_bge
.sym 36043 picorv32.is_slti_blt_slt
.sym 36044 picorv32.instr_beq
.sym 36045 $nextpnr_ICESTORM_LC_0$COUT
.sym 36048 basesoc_picorv327[25]
.sym 36056 basesoc_picorv327[3]
.sym 36060 $abc$35683$n3169
.sym 36061 picorv32.instr_bge
.sym 36062 picorv32.is_slti_blt_slt
.sym 36063 $abc$35683$n3143
.sym 36067 $abc$35683$n3051
.sym 36068 $abc$35683$n3622_1
.sym 36069 picorv32.decoded_imm[26]
.sym 36072 basesoc_picorv327[24]
.sym 36079 basesoc_picorv327[28]
.sym 36082 $abc$35683$n3081
.sym 36083 clk12_$glb_clk
.sym 36085 basesoc_picorv327[16]
.sym 36086 $abc$35683$n3367_1
.sym 36087 $abc$35683$n4224_1
.sym 36088 $abc$35683$n4416_1
.sym 36089 $abc$35683$n3368
.sym 36090 $abc$35683$n4417
.sym 36091 $abc$35683$n4262_1
.sym 36092 $abc$35683$n3369_1
.sym 36094 picorv32.decoded_imm[12]
.sym 36097 $abc$35683$n4258_1
.sym 36098 $abc$35683$n4223
.sym 36101 $abc$35683$n3081
.sym 36102 picorv32.cpuregs_rs1[26]
.sym 36103 basesoc_picorv327[28]
.sym 36105 $abc$35683$n4256_1
.sym 36106 picorv32.is_compare
.sym 36107 basesoc_picorv327[9]
.sym 36108 picorv32.alu_out_q[0]
.sym 36109 $abc$35683$n3891
.sym 36110 basesoc_picorv327[2]
.sym 36111 $abc$35683$n4480_1
.sym 36112 basesoc_picorv327[31]
.sym 36113 picorv32.is_lui_auipc_jal
.sym 36114 basesoc_picorv327[17]
.sym 36115 basesoc_picorv327[18]
.sym 36116 $PACKER_VCC_NET
.sym 36117 picorv32.cpuregs_rs1[17]
.sym 36118 basesoc_picorv327[1]
.sym 36119 picorv32.cpu_state[4]
.sym 36120 $abc$35683$n6647
.sym 36126 $abc$35683$n3896
.sym 36128 $abc$35683$n3157
.sym 36130 basesoc_picorv327[10]
.sym 36133 basesoc_picorv323[5]
.sym 36135 basesoc_picorv323[6]
.sym 36136 $abc$35683$n3895
.sym 36141 $abc$35683$n3154
.sym 36142 basesoc_picorv327[5]
.sym 36144 basesoc_picorv328[12]
.sym 36145 basesoc_picorv327[0]
.sym 36147 $abc$35683$n3879
.sym 36148 basesoc_picorv327[3]
.sym 36150 basesoc_picorv327[5]
.sym 36151 basesoc_picorv327[8]
.sym 36152 basesoc_picorv327[6]
.sym 36155 basesoc_picorv323[0]
.sym 36156 basesoc_picorv327[9]
.sym 36157 basesoc_picorv327[12]
.sym 36162 basesoc_picorv327[9]
.sym 36165 basesoc_picorv327[5]
.sym 36166 $abc$35683$n3154
.sym 36167 basesoc_picorv323[5]
.sym 36168 $abc$35683$n3157
.sym 36171 basesoc_picorv323[6]
.sym 36172 basesoc_picorv327[0]
.sym 36173 basesoc_picorv323[0]
.sym 36174 basesoc_picorv327[6]
.sym 36178 basesoc_picorv327[12]
.sym 36180 basesoc_picorv328[12]
.sym 36183 basesoc_picorv327[5]
.sym 36192 basesoc_picorv327[8]
.sym 36195 basesoc_picorv327[3]
.sym 36196 $abc$35683$n3895
.sym 36197 $abc$35683$n3896
.sym 36198 $abc$35683$n3879
.sym 36202 basesoc_picorv327[10]
.sym 36205 $abc$35683$n3062_$glb_ce
.sym 36206 clk12_$glb_clk
.sym 36208 basesoc_picorv327[5]
.sym 36209 basesoc_picorv327[8]
.sym 36210 $abc$35683$n3956_1
.sym 36211 $abc$35683$n3998
.sym 36212 $abc$35683$n3887
.sym 36213 basesoc_picorv327[12]
.sym 36214 $abc$35683$n3909_1
.sym 36215 $abc$35683$n3987
.sym 36216 picorv32.cpuregs_rs1[13]
.sym 36220 basesoc_picorv327[22]
.sym 36221 $abc$35683$n4231
.sym 36222 picorv32.cpuregs_rs1[0]
.sym 36223 $abc$35683$n4214
.sym 36224 basesoc_picorv328[12]
.sym 36225 $abc$35683$n4259_1
.sym 36226 basesoc_picorv327[6]
.sym 36228 basesoc_picorv327[9]
.sym 36229 $abc$35683$n3367_1
.sym 36230 picorv32.mem_do_wdata
.sym 36232 basesoc_picorv327[10]
.sym 36233 basesoc_picorv323[1]
.sym 36235 $abc$35683$n3930
.sym 36236 basesoc_picorv327[7]
.sym 36237 $abc$35683$n4227
.sym 36238 basesoc_picorv323[0]
.sym 36239 $abc$35683$n4228
.sym 36240 picorv32.mem_do_rdata
.sym 36241 basesoc_picorv327[5]
.sym 36242 picorv32.cpuregs_rs1[18]
.sym 36243 basesoc_picorv327[8]
.sym 36249 $abc$35683$n3899
.sym 36250 $abc$35683$n3367_1
.sym 36253 basesoc_picorv327[10]
.sym 36254 basesoc_picorv327[9]
.sym 36255 $abc$35683$n4217
.sym 36257 basesoc_picorv327[4]
.sym 36259 $abc$35683$n3888
.sym 36260 $abc$35683$n4222
.sym 36261 $abc$35683$n4216
.sym 36263 basesoc_picorv327[3]
.sym 36264 $abc$35683$n3946_1
.sym 36265 $abc$35683$n3897
.sym 36267 $abc$35683$n5450
.sym 36268 picorv32.cpu_state[5]
.sym 36269 $abc$35683$n3887
.sym 36270 $abc$35683$n3943
.sym 36271 basesoc_picorv327[2]
.sym 36274 $abc$35683$n4223
.sym 36275 $abc$35683$n3879
.sym 36276 picorv32.cpu_state[5]
.sym 36277 basesoc_picorv327[10]
.sym 36279 picorv32.cpu_state[5]
.sym 36280 $abc$35683$n3373
.sym 36282 $abc$35683$n3897
.sym 36283 $abc$35683$n3367_1
.sym 36284 $abc$35683$n3899
.sym 36285 $abc$35683$n4216
.sym 36288 basesoc_picorv327[4]
.sym 36289 $abc$35683$n3373
.sym 36290 picorv32.cpu_state[5]
.sym 36291 $abc$35683$n4217
.sym 36294 picorv32.cpu_state[5]
.sym 36295 $abc$35683$n4216
.sym 36296 $abc$35683$n3373
.sym 36297 basesoc_picorv327[3]
.sym 36300 picorv32.cpu_state[5]
.sym 36301 $abc$35683$n4222
.sym 36302 basesoc_picorv327[9]
.sym 36303 $abc$35683$n3373
.sym 36306 $abc$35683$n5450
.sym 36307 $abc$35683$n3943
.sym 36308 $abc$35683$n3946_1
.sym 36312 picorv32.cpu_state[5]
.sym 36313 $abc$35683$n4223
.sym 36314 basesoc_picorv327[10]
.sym 36315 $abc$35683$n3373
.sym 36318 basesoc_picorv327[2]
.sym 36319 $abc$35683$n3879
.sym 36320 $abc$35683$n3887
.sym 36321 $abc$35683$n3888
.sym 36324 $abc$35683$n3367_1
.sym 36325 $abc$35683$n4223
.sym 36326 $abc$35683$n3879
.sym 36327 basesoc_picorv327[10]
.sym 36328 $abc$35683$n3062_$glb_ce
.sym 36329 clk12_$glb_clk
.sym 36331 $abc$35683$n5452
.sym 36332 $abc$35683$n3990
.sym 36333 basesoc_picorv327[17]
.sym 36334 $abc$35683$n3991_1
.sym 36335 $abc$35683$n3929
.sym 36336 $abc$35683$n6647
.sym 36337 $abc$35683$n3989
.sym 36338 $abc$35683$n3373
.sym 36340 picorv32.decoded_imm[26]
.sym 36344 $abc$35683$n4225
.sym 36345 picorv32.is_lui_auipc_jal
.sym 36346 $abc$35683$n4222
.sym 36347 basesoc_picorv327[11]
.sym 36348 $abc$35683$n2891_1
.sym 36349 basesoc_picorv327[13]
.sym 36350 basesoc_picorv327[5]
.sym 36351 basesoc_picorv327[31]
.sym 36352 basesoc_picorv327[8]
.sym 36353 $abc$35683$n3899
.sym 36354 picorv32.cpu_state[3]
.sym 36355 picorv32.cpu_state[5]
.sym 36356 basesoc_picorv327[16]
.sym 36357 picorv32.cpuregs_rs1[30]
.sym 36358 basesoc_picorv327[14]
.sym 36359 picorv32.cpu_state[2]
.sym 36360 basesoc_picorv327[25]
.sym 36361 basesoc_picorv327[12]
.sym 36362 $abc$35683$n3056_1
.sym 36363 basesoc_picorv327[23]
.sym 36364 basesoc_picorv327[15]
.sym 36365 $abc$35683$n3957_1
.sym 36373 $abc$35683$n4235
.sym 36374 $abc$35683$n3879
.sym 36375 $abc$35683$n3998
.sym 36376 picorv32.mem_do_rdata
.sym 36378 picorv32.cpu_state[5]
.sym 36380 $abc$35683$n3996
.sym 36381 $abc$35683$n4000_1
.sym 36382 $abc$35683$n4244
.sym 36383 picorv32.cpu_state[5]
.sym 36384 $abc$35683$n4213
.sym 36385 basesoc_picorv327[31]
.sym 36387 basesoc_picorv327[22]
.sym 36389 $abc$35683$n4231
.sym 36391 basesoc_picorv327[0]
.sym 36392 $abc$35683$n3367_1
.sym 36393 $abc$35683$n3997_1
.sym 36395 $abc$35683$n3373
.sym 36397 $abc$35683$n2896
.sym 36398 picorv32.mem_do_prefetch
.sym 36399 basesoc_picorv327[18]
.sym 36403 $abc$35683$n3373
.sym 36405 picorv32.cpu_state[5]
.sym 36406 $abc$35683$n3373
.sym 36407 basesoc_picorv327[18]
.sym 36408 $abc$35683$n4231
.sym 36414 basesoc_picorv327[31]
.sym 36417 picorv32.cpu_state[5]
.sym 36418 basesoc_picorv327[0]
.sym 36419 $abc$35683$n3373
.sym 36420 $abc$35683$n4213
.sym 36423 $abc$35683$n3997_1
.sym 36424 $abc$35683$n3879
.sym 36425 $abc$35683$n3996
.sym 36426 basesoc_picorv327[18]
.sym 36429 basesoc_picorv327[22]
.sym 36430 $abc$35683$n4235
.sym 36431 picorv32.cpu_state[5]
.sym 36432 $abc$35683$n3373
.sym 36435 $abc$35683$n4231
.sym 36436 $abc$35683$n4000_1
.sym 36437 $abc$35683$n3998
.sym 36438 $abc$35683$n3367_1
.sym 36441 basesoc_picorv327[31]
.sym 36442 $abc$35683$n4244
.sym 36443 picorv32.cpu_state[5]
.sym 36444 $abc$35683$n3373
.sym 36447 picorv32.mem_do_prefetch
.sym 36448 picorv32.mem_do_rdata
.sym 36450 $abc$35683$n2896
.sym 36451 $abc$35683$n3062_$glb_ce
.sym 36452 clk12_$glb_clk
.sym 36454 $abc$35683$n4081
.sym 36455 $abc$35683$n3977
.sym 36456 basesoc_picorv327[23]
.sym 36457 $abc$35683$n4045_1
.sym 36458 $abc$35683$n3913
.sym 36459 $abc$35683$n4031
.sym 36460 $abc$35683$n3970_1
.sym 36461 $abc$35683$n4032
.sym 36462 basesoc_dat_w[2]
.sym 36463 $abc$35683$n2896
.sym 36467 $abc$35683$n3993
.sym 36468 basesoc_picorv327[3]
.sym 36469 $abc$35683$n3879
.sym 36470 $abc$35683$n4244
.sym 36471 $abc$35683$n3992
.sym 36473 picorv32.reg_pc[31]
.sym 36474 basesoc_picorv327[18]
.sym 36475 $abc$35683$n3056_1
.sym 36476 picorv32.cpuregs_rs1[31]
.sym 36477 basesoc_picorv327[17]
.sym 36478 basesoc_picorv327[17]
.sym 36480 $abc$35683$n4256_1
.sym 36481 basesoc_picorv327[18]
.sym 36484 $abc$35683$n3878
.sym 36486 $abc$35683$n3027
.sym 36487 basesoc_picorv327[4]
.sym 36488 $abc$35683$n3373
.sym 36489 $abc$35683$n3367_1
.sym 36496 $abc$35683$n3367_1
.sym 36497 $abc$35683$n3027
.sym 36498 $abc$35683$n4219
.sym 36499 $abc$35683$n4001
.sym 36502 $abc$35683$n3373
.sym 36503 $abc$35683$n4214
.sym 36504 basesoc_picorv327[6]
.sym 36505 $abc$35683$n4479
.sym 36506 picorv32.cpu_state[5]
.sym 36509 $abc$35683$n232
.sym 36510 $abc$35683$n3366
.sym 36511 basesoc_picorv327[1]
.sym 36513 $abc$35683$n3367_1
.sym 36515 picorv32.cpu_state[5]
.sym 36516 basesoc_picorv327[19]
.sym 36517 $abc$35683$n3917
.sym 36518 $abc$35683$n3056_1
.sym 36522 $abc$35683$n3878
.sym 36523 $abc$35683$n3023
.sym 36524 $abc$35683$n3919
.sym 36529 $abc$35683$n3023
.sym 36531 $abc$35683$n4479
.sym 36534 $abc$35683$n3056_1
.sym 36535 $abc$35683$n4001
.sym 36536 basesoc_picorv327[19]
.sym 36537 $abc$35683$n3878
.sym 36540 $abc$35683$n3366
.sym 36542 $abc$35683$n3367_1
.sym 36546 $abc$35683$n3373
.sym 36547 picorv32.cpu_state[5]
.sym 36548 $abc$35683$n4219
.sym 36549 basesoc_picorv327[6]
.sym 36553 $abc$35683$n4479
.sym 36558 $abc$35683$n3373
.sym 36559 basesoc_picorv327[1]
.sym 36560 $abc$35683$n4214
.sym 36561 picorv32.cpu_state[5]
.sym 36564 $abc$35683$n3367_1
.sym 36565 $abc$35683$n232
.sym 36566 $abc$35683$n3366
.sym 36570 $abc$35683$n3367_1
.sym 36571 $abc$35683$n3919
.sym 36572 $abc$35683$n4219
.sym 36573 $abc$35683$n3917
.sym 36574 $abc$35683$n3027
.sym 36575 clk12_$glb_clk
.sym 36576 $abc$35683$n232_$glb_sr
.sym 36577 $abc$35683$n4233_1
.sym 36578 basesoc_picorv327[14]
.sym 36579 basesoc_picorv327[25]
.sym 36580 $abc$35683$n3981
.sym 36581 basesoc_picorv327[15]
.sym 36582 $abc$35683$n4036_1
.sym 36583 $abc$35683$n4232_1
.sym 36584 $abc$35683$n4035
.sym 36585 picorv32.mem_do_rdata
.sym 36591 $abc$35683$n3056_1
.sym 36592 picorv32.cpu_state[5]
.sym 36593 $abc$35683$n3879
.sym 36594 $abc$35683$n3056_1
.sym 36595 $abc$35683$n4238
.sym 36596 basesoc_picorv327[7]
.sym 36597 picorv32.cpu_state[5]
.sym 36598 $abc$35683$n4033_1
.sym 36599 $abc$35683$n3879
.sym 36600 basesoc_picorv327[27]
.sym 36605 picorv32.is_lui_auipc_jal
.sym 36607 $abc$35683$n4480_1
.sym 36608 $PACKER_VCC_NET
.sym 36611 basesoc_picorv327[24]
.sym 36619 $abc$35683$n2891_1
.sym 36621 $abc$35683$n3915_1
.sym 36622 $abc$35683$n2891_1
.sym 36624 basesoc_picorv327[19]
.sym 36625 $abc$35683$n3056_1
.sym 36626 basesoc_picorv327[16]
.sym 36627 basesoc_picorv327[2]
.sym 36629 basesoc_picorv327[31]
.sym 36630 basesoc_picorv327[29]
.sym 36633 $abc$35683$n3916
.sym 36635 basesoc_picorv323[0]
.sym 36636 basesoc_picorv323[0]
.sym 36638 basesoc_picorv327[17]
.sym 36639 $abc$35683$n3879
.sym 36640 $abc$35683$n4083_1
.sym 36641 basesoc_picorv327[18]
.sym 36643 basesoc_picorv327[6]
.sym 36644 $abc$35683$n3878
.sym 36645 $abc$35683$n3900
.sym 36647 basesoc_picorv327[4]
.sym 36651 basesoc_picorv323[0]
.sym 36653 basesoc_picorv327[19]
.sym 36654 basesoc_picorv327[18]
.sym 36657 $abc$35683$n3879
.sym 36658 basesoc_picorv327[6]
.sym 36659 $abc$35683$n3915_1
.sym 36660 $abc$35683$n3916
.sym 36664 basesoc_picorv327[16]
.sym 36665 basesoc_picorv327[17]
.sym 36666 basesoc_picorv323[0]
.sym 36669 $abc$35683$n2891_1
.sym 36670 basesoc_picorv327[2]
.sym 36676 $abc$35683$n2891_1
.sym 36677 basesoc_picorv327[17]
.sym 36681 $abc$35683$n3056_1
.sym 36682 $abc$35683$n4083_1
.sym 36683 $abc$35683$n3878
.sym 36684 basesoc_picorv327[31]
.sym 36687 $abc$35683$n2891_1
.sym 36690 basesoc_picorv327[29]
.sym 36693 $abc$35683$n3056_1
.sym 36694 $abc$35683$n3900
.sym 36695 $abc$35683$n3878
.sym 36696 basesoc_picorv327[4]
.sym 36697 $abc$35683$n3062_$glb_ce
.sym 36698 clk12_$glb_clk
.sym 36700 $abc$35683$n4311
.sym 36701 $abc$35683$n4480_1
.sym 36702 $abc$35683$n4234_1
.sym 36703 $abc$35683$n4225_1
.sym 36704 $abc$35683$n4385
.sym 36705 $abc$35683$n4226_1
.sym 36706 $abc$35683$n4231_1
.sym 36707 $abc$35683$n4387
.sym 36712 basesoc_picorv327[20]
.sym 36713 basesoc_picorv327[22]
.sym 36715 $abc$35683$n3056_1
.sym 36716 basesoc_picorv327[6]
.sym 36717 basesoc_picorv327[31]
.sym 36719 sys_rst
.sym 36720 basesoc_picorv327[19]
.sym 36721 basesoc_picorv327[14]
.sym 36722 sys_rst
.sym 36723 basesoc_picorv327[25]
.sym 36724 basesoc_picorv327[25]
.sym 36726 basesoc_picorv323[1]
.sym 36730 basesoc_picorv323[0]
.sym 36735 $abc$35683$n2721
.sym 36741 $abc$35683$n4227_1
.sym 36742 basesoc_picorv327[14]
.sym 36743 $abc$35683$n4229_1
.sym 36744 basesoc_picorv323[1]
.sym 36745 basesoc_picorv327[15]
.sym 36747 $abc$35683$n4249_1
.sym 36749 $abc$35683$n4230_1
.sym 36751 basesoc_picorv327[13]
.sym 36752 basesoc_picorv323[1]
.sym 36754 basesoc_picorv323[0]
.sym 36755 $abc$35683$n4242_1
.sym 36756 basesoc_picorv323[0]
.sym 36759 $abc$35683$n4248
.sym 36760 $abc$35683$n4247_1
.sym 36766 $abc$35683$n4245
.sym 36767 basesoc_picorv327[12]
.sym 36768 $abc$35683$n4247_1
.sym 36770 basesoc_picorv323[3]
.sym 36774 $abc$35683$n4229_1
.sym 36776 $abc$35683$n4248
.sym 36777 basesoc_picorv323[1]
.sym 36780 $abc$35683$n4230_1
.sym 36781 basesoc_picorv323[1]
.sym 36783 $abc$35683$n4229_1
.sym 36786 basesoc_picorv327[15]
.sym 36787 basesoc_picorv327[14]
.sym 36788 basesoc_picorv323[0]
.sym 36792 basesoc_picorv327[13]
.sym 36794 basesoc_picorv327[12]
.sym 36795 basesoc_picorv323[0]
.sym 36798 basesoc_picorv323[3]
.sym 36799 $abc$35683$n4242_1
.sym 36800 $abc$35683$n4227_1
.sym 36804 basesoc_picorv323[1]
.sym 36805 $abc$35683$n4247_1
.sym 36807 $abc$35683$n4245
.sym 36810 basesoc_picorv323[3]
.sym 36811 $abc$35683$n4242_1
.sym 36812 $abc$35683$n4249_1
.sym 36816 $abc$35683$n4247_1
.sym 36817 $abc$35683$n4248
.sym 36818 basesoc_picorv323[1]
.sym 36823 $abc$35683$n4344
.sym 36824 $abc$35683$n4345
.sym 36825 $abc$35683$n4306_1
.sym 36826 $abc$35683$n4302
.sym 36827 $abc$35683$n4365
.sym 36828 $abc$35683$n4414_1
.sym 36829 $abc$35683$n5462
.sym 36830 $abc$35683$n4343
.sym 36843 basesoc_picorv323[2]
.sym 36844 basesoc_picorv327[9]
.sym 36846 $abc$35683$n4442_1
.sym 36847 basesoc_uart_tx_fifo_do_read
.sym 36850 basesoc_uart_phy_tx_reg[0]
.sym 36853 basesoc_picorv327[12]
.sym 36869 $abc$35683$n4307_1
.sym 36870 basesoc_picorv323[2]
.sym 36871 basesoc_picorv323[3]
.sym 36873 $abc$35683$n4228_1
.sym 36874 basesoc_picorv323[2]
.sym 36878 $abc$35683$n4231_1
.sym 36879 $abc$35683$n4246_1
.sym 36880 $abc$35683$n4305
.sym 36884 $abc$35683$n4304_1
.sym 36885 $abc$35683$n4250_1
.sym 36887 $abc$35683$n5460
.sym 36891 $abc$35683$n4243_1
.sym 36898 basesoc_picorv323[2]
.sym 36899 $abc$35683$n4228_1
.sym 36900 $abc$35683$n4231_1
.sym 36903 $abc$35683$n4250_1
.sym 36904 basesoc_picorv323[2]
.sym 36905 $abc$35683$n5460
.sym 36906 $abc$35683$n4246_1
.sym 36916 $abc$35683$n4228_1
.sym 36917 basesoc_picorv323[2]
.sym 36918 $abc$35683$n4246_1
.sym 36921 $abc$35683$n4304_1
.sym 36922 basesoc_picorv323[2]
.sym 36923 $abc$35683$n4305
.sym 36927 basesoc_picorv323[2]
.sym 36928 $abc$35683$n4305
.sym 36929 $abc$35683$n4307_1
.sym 36933 $abc$35683$n4243_1
.sym 36934 basesoc_picorv323[2]
.sym 36935 $abc$35683$n4246_1
.sym 36939 basesoc_picorv323[3]
.sym 36940 $abc$35683$n4228_1
.sym 36941 basesoc_picorv323[2]
.sym 36942 $abc$35683$n4243_1
.sym 36952 $abc$35683$n3203
.sym 36953 serial_tx
.sym 36958 basesoc_picorv323[2]
.sym 36960 $abc$35683$n4364
.sym 36963 $abc$35683$n4343
.sym 36965 $abc$35683$n2727
.sym 36966 basesoc_picorv323[2]
.sym 36967 $abc$35683$n3056_1
.sym 36977 $abc$35683$n4295_1
.sym 36987 $abc$35683$n2721
.sym 36989 $PACKER_VCC_NET
.sym 36997 $abc$35683$n6139
.sym 37003 $abc$35683$n2727
.sym 37008 basesoc_uart_phy_tx_bitcount[0]
.sym 37009 $abc$35683$n3203
.sym 37010 $abc$35683$n3206
.sym 37014 $abc$35683$n2721
.sym 37033 basesoc_uart_phy_tx_bitcount[0]
.sym 37034 $PACKER_VCC_NET
.sym 37051 $abc$35683$n2727
.sym 37052 $abc$35683$n6139
.sym 37056 $abc$35683$n2721
.sym 37058 $abc$35683$n3203
.sym 37059 $abc$35683$n3206
.sym 37066 $abc$35683$n2721
.sym 37067 clk12_$glb_clk
.sym 37068 sys_rst_$glb_sr
.sym 37071 basesoc_uart_tx_fifo_consume[2]
.sym 37072 basesoc_uart_tx_fifo_consume[3]
.sym 37076 basesoc_uart_tx_fifo_consume[0]
.sym 37083 basesoc_uart_phy_tx_bitcount[0]
.sym 37085 $PACKER_VCC_NET
.sym 37091 $abc$35683$n2721
.sym 37093 $PACKER_VCC_NET
.sym 37100 $abc$35683$n2727
.sym 37117 basesoc_uart_tx_fifo_consume[1]
.sym 37119 basesoc_uart_tx_fifo_do_read
.sym 37121 sys_rst
.sym 37133 basesoc_uart_tx_fifo_consume[0]
.sym 37137 $abc$35683$n2822
.sym 37162 basesoc_uart_tx_fifo_do_read
.sym 37163 basesoc_uart_tx_fifo_consume[0]
.sym 37164 sys_rst
.sym 37187 basesoc_uart_tx_fifo_consume[1]
.sym 37189 $abc$35683$n2822
.sym 37190 clk12_$glb_clk
.sym 37191 sys_rst_$glb_sr
.sym 37209 sys_rst
.sym 37332 basesoc_dat_w[7]
.sym 37421 $abc$35683$n6748
.sym 37432 picorv32.decoded_imm[20]
.sym 37433 basesoc_picorv328[25]
.sym 37437 picorv32.decoded_imm[0]
.sym 37450 $abc$35683$n3001
.sym 37544 picorv32.mem_rdata_q[9]
.sym 37553 picorv32.decoded_imm[11]
.sym 37555 array_muxed0[14]
.sym 37563 user_btn_n
.sym 37587 $abc$35683$n3069_1
.sym 37588 $abc$35683$n6748
.sym 37599 array_muxed0[1]
.sym 37600 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 37602 spiflash_bus_dat_r[16]
.sym 37603 picorv32.is_sb_sh_sw
.sym 37604 spiflash_bus_dat_r[21]
.sym 37605 $abc$35683$n3021
.sym 37606 spiflash_bus_dat_r[17]
.sym 37609 array_muxed0[4]
.sym 37622 $abc$35683$n2942
.sym 37623 spiflash_bus_dat_r[18]
.sym 37625 spiflash_bus_dat_r[20]
.sym 37626 $abc$35683$n3344
.sym 37631 array_muxed0[1]
.sym 37634 array_muxed0[2]
.sym 37638 spiflash_bus_dat_r[19]
.sym 37640 spiflash_bus_dat_r[31]
.sym 37642 spiflash_bus_dat_r[16]
.sym 37644 spiflash_bus_dat_r[17]
.sym 37647 array_muxed0[0]
.sym 37650 array_muxed0[3]
.sym 37653 $abc$35683$n3344
.sym 37655 spiflash_bus_dat_r[16]
.sym 37665 $abc$35683$n3344
.sym 37666 spiflash_bus_dat_r[18]
.sym 37667 array_muxed0[1]
.sym 37672 $abc$35683$n3344
.sym 37673 spiflash_bus_dat_r[17]
.sym 37674 array_muxed0[0]
.sym 37683 array_muxed0[2]
.sym 37684 spiflash_bus_dat_r[19]
.sym 37686 $abc$35683$n3344
.sym 37689 spiflash_bus_dat_r[31]
.sym 37691 $abc$35683$n3344
.sym 37695 spiflash_bus_dat_r[20]
.sym 37696 $abc$35683$n3344
.sym 37697 array_muxed0[3]
.sym 37699 $abc$35683$n2942
.sym 37700 clk12_$glb_clk
.sym 37701 sys_rst_$glb_sr
.sym 37702 spiflash_bus_dat_r[23]
.sym 37703 spiflash_bus_dat_r[22]
.sym 37704 spiflash_bus_dat_r[10]
.sym 37705 spiflash_bus_dat_r[12]
.sym 37706 spiflash_bus_dat_r[9]
.sym 37707 spiflash_bus_dat_r[8]
.sym 37708 picorv32.mem_rdata_latched[9]
.sym 37709 spiflash_bus_dat_r[11]
.sym 37719 $abc$35683$n2934_1
.sym 37721 spram_wren0
.sym 37725 array_muxed0[8]
.sym 37727 $abc$35683$n2969
.sym 37728 $abc$35683$n3809_1
.sym 37731 array_muxed0[8]
.sym 37732 $abc$35683$n3815
.sym 37733 $abc$35683$n2978_1
.sym 37734 basesoc_counter[1]
.sym 37735 $abc$35683$n3419_1
.sym 37737 $abc$35683$n2898_1
.sym 37744 picorv32.mem_rdata_q[9]
.sym 37748 $abc$35683$n95
.sym 37750 picorv32.mem_rdata_latched[10]
.sym 37755 $abc$35683$n3296
.sym 37766 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 37768 picorv32.is_sb_sh_sw
.sym 37773 picorv32.mem_rdata_latched[9]
.sym 37779 picorv32.mem_rdata_latched[10]
.sym 37782 picorv32.mem_rdata_q[9]
.sym 37783 picorv32.is_sb_sh_sw
.sym 37784 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 37806 picorv32.mem_rdata_latched[9]
.sym 37818 $abc$35683$n3296
.sym 37820 $abc$35683$n95
.sym 37822 $abc$35683$n3001_$glb_ce
.sym 37823 clk12_$glb_clk
.sym 37825 $abc$35683$n3811
.sym 37826 $abc$35683$n3418
.sym 37827 $abc$35683$n3808
.sym 37828 picorv32.mem_rdata_q[10]
.sym 37829 $abc$35683$n4530_1
.sym 37830 $abc$35683$n3805
.sym 37831 $abc$35683$n4529_1
.sym 37832 $abc$35683$n3814_1
.sym 37837 $abc$35683$n2898_1
.sym 37840 array_muxed0[5]
.sym 37841 $abc$35683$n2942
.sym 37842 $abc$35683$n3344
.sym 37843 basesoc_picorv323[11]
.sym 37844 $abc$35683$n95
.sym 37845 array_muxed0[10]
.sym 37846 array_muxed0[10]
.sym 37847 array_muxed0[7]
.sym 37850 $abc$35683$n2837
.sym 37852 $PACKER_GND_NET
.sym 37854 $abc$35683$n3522
.sym 37855 $PACKER_GND_NET
.sym 37856 picorv32.mem_wordsize[1]
.sym 37859 array_muxed0[6]
.sym 37868 $abc$35683$n2701
.sym 37870 $abc$35683$n2831
.sym 37871 basesoc_counter[0]
.sym 37874 sys_rst
.sym 37878 $abc$35683$n3410
.sym 37879 spiflash_bus_dat_r[16]
.sym 37880 slave_sel_r[1]
.sym 37881 spiflash_bus_dat_r[21]
.sym 37882 $abc$35683$n3811
.sym 37883 spiflash_bus_dat_r[17]
.sym 37885 picorv32.mem_rdata_q[10]
.sym 37887 $abc$35683$n2969
.sym 37888 picorv32.is_sb_sh_sw
.sym 37890 $abc$35683$n3423_1
.sym 37892 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 37893 $abc$35683$n2978_1
.sym 37894 basesoc_counter[1]
.sym 37895 spiflash_bus_dat_r[24]
.sym 37897 $abc$35683$n2898_1
.sym 37899 $abc$35683$n2831
.sym 37900 slave_sel_r[1]
.sym 37901 $abc$35683$n2978_1
.sym 37902 spiflash_bus_dat_r[17]
.sym 37905 basesoc_counter[1]
.sym 37907 sys_rst
.sym 37911 spiflash_bus_dat_r[24]
.sym 37912 $abc$35683$n3410
.sym 37913 $abc$35683$n2831
.sym 37914 slave_sel_r[1]
.sym 37917 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 37919 picorv32.mem_rdata_q[10]
.sym 37920 picorv32.is_sb_sh_sw
.sym 37923 spiflash_bus_dat_r[16]
.sym 37924 slave_sel_r[1]
.sym 37925 $abc$35683$n2831
.sym 37926 $abc$35683$n2969
.sym 37929 slave_sel_r[1]
.sym 37930 $abc$35683$n2831
.sym 37931 $abc$35683$n3423_1
.sym 37932 spiflash_bus_dat_r[21]
.sym 37936 basesoc_counter[0]
.sym 37938 basesoc_counter[1]
.sym 37941 picorv32.mem_rdata_q[10]
.sym 37942 $abc$35683$n3811
.sym 37944 $abc$35683$n2898_1
.sym 37945 $abc$35683$n2701
.sym 37946 clk12_$glb_clk
.sym 37947 sys_rst_$glb_sr
.sym 37948 $abc$35683$n4528
.sym 37949 $abc$35683$n4519
.sym 37950 $abc$35683$n4557_1
.sym 37951 $abc$35683$n4605
.sym 37952 $abc$35683$n4556_1
.sym 37953 $abc$35683$n4599
.sym 37954 $abc$35683$n4592
.sym 37955 $abc$35683$n4573
.sym 37956 $abc$35683$n2968
.sym 37958 $abc$35683$n4765
.sym 37959 picorv32.decoded_imm[3]
.sym 37962 $abc$35683$n3422
.sym 37964 $abc$35683$n2701
.sym 37966 picorv32.mem_wordsize[1]
.sym 37967 $abc$35683$n2926_1
.sym 37968 slave_sel_r[1]
.sym 37969 array_muxed0[7]
.sym 37970 $abc$35683$n2940
.sym 37972 $abc$35683$n2831
.sym 37973 spiflash_bus_dat_r[12]
.sym 37974 picorv32.mem_wordsize[0]
.sym 37975 picorv32.instr_jal
.sym 37977 array_muxed1[31]
.sym 37978 picorv32.decoded_imm_uj[1]
.sym 37979 $abc$35683$n3069_1
.sym 37980 picorv32.decoded_imm[4]
.sym 37981 spiflash_bus_dat_r[24]
.sym 37983 picorv32.mem_do_wdata
.sym 37989 $abc$35683$n3414_1
.sym 37992 $abc$35683$n3072
.sym 37994 $abc$35683$n3422
.sym 37995 picorv32.mem_rdata_q[23]
.sym 37996 spiflash_bus_dat_r[20]
.sym 37998 $abc$35683$n3418
.sym 37999 picorv32.instr_jal
.sym 38000 spiflash_bus_dat_r[18]
.sym 38001 $abc$35683$n2968
.sym 38003 $abc$35683$n3074
.sym 38005 $abc$35683$n2864
.sym 38007 picorv32.decoded_imm_uj[4]
.sym 38008 $abc$35683$n2836
.sym 38009 picorv32.mem_rdata_q[21]
.sym 38010 $abc$35683$n2837
.sym 38012 picorv32.mem_rdata_q[22]
.sym 38014 $abc$35683$n2832_1
.sym 38015 $abc$35683$n2982
.sym 38016 slave_sel_r[1]
.sym 38017 $abc$35683$n2831
.sym 38019 picorv32.mem_rdata_q[16]
.sym 38020 $abc$35683$n2898_1
.sym 38023 $abc$35683$n3074
.sym 38024 picorv32.decoded_imm_uj[4]
.sym 38025 picorv32.instr_jal
.sym 38029 picorv32.mem_rdata_q[23]
.sym 38030 $abc$35683$n3072
.sym 38031 $abc$35683$n2864
.sym 38034 $abc$35683$n2898_1
.sym 38035 picorv32.mem_rdata_q[16]
.sym 38037 $abc$35683$n2968
.sym 38041 $abc$35683$n2898_1
.sym 38042 $abc$35683$n3422
.sym 38043 picorv32.mem_rdata_q[21]
.sym 38046 $abc$35683$n2832_1
.sym 38047 $abc$35683$n2837
.sym 38049 $abc$35683$n2836
.sym 38053 $abc$35683$n3418
.sym 38054 picorv32.mem_rdata_q[22]
.sym 38055 $abc$35683$n2898_1
.sym 38058 spiflash_bus_dat_r[18]
.sym 38059 $abc$35683$n2831
.sym 38060 slave_sel_r[1]
.sym 38061 $abc$35683$n2982
.sym 38064 $abc$35683$n2831
.sym 38065 $abc$35683$n3414_1
.sym 38066 spiflash_bus_dat_r[20]
.sym 38067 slave_sel_r[1]
.sym 38068 $abc$35683$n3003_$glb_ce
.sym 38069 clk12_$glb_clk
.sym 38070 $abc$35683$n229_$glb_sr
.sym 38071 $abc$35683$n3801_1
.sym 38072 $abc$35683$n3432
.sym 38073 picorv32.mem_rdata_q[20]
.sym 38074 picorv32.mem_rdata_q[18]
.sym 38075 $abc$35683$n4555
.sym 38076 $abc$35683$n4668_1
.sym 38077 picorv32.mem_rdata_q[7]
.sym 38078 $abc$35683$n2972
.sym 38083 picorv32.decoded_imm[4]
.sym 38084 $abc$35683$n2951_1
.sym 38085 array_muxed0[12]
.sym 38086 array_muxed0[3]
.sym 38088 $abc$35683$n3438
.sym 38089 $abc$35683$n2917_1
.sym 38090 $abc$35683$n2939_1
.sym 38093 $abc$35683$n2831
.sym 38094 $abc$35683$n232
.sym 38096 spiflash_bus_dat_r[15]
.sym 38097 $abc$35683$n3021
.sym 38098 picorv32.mem_rdata_latched[21]
.sym 38099 $abc$35683$n3095
.sym 38100 $abc$35683$n2831
.sym 38102 picorv32.latched_is_lu
.sym 38103 $abc$35683$n3068
.sym 38104 basesoc_picorv323[7]
.sym 38105 picorv32.is_sb_sh_sw
.sym 38112 picorv32.is_sb_sh_sw
.sym 38114 picorv32.instr_lui
.sym 38118 $abc$35683$n2981
.sym 38119 $abc$35683$n3413
.sym 38120 $abc$35683$n2898_1
.sym 38122 picorv32.instr_lui
.sym 38125 picorv32.instr_jal
.sym 38126 picorv32.mem_rdata_q[16]
.sym 38127 picorv32.mem_rdata_q[22]
.sym 38129 $abc$35683$n3087
.sym 38130 picorv32.mem_rdata_q[20]
.sym 38131 picorv32.mem_rdata_q[18]
.sym 38133 $abc$35683$n2864
.sym 38137 $abc$35683$n3087
.sym 38138 picorv32.instr_auipc
.sym 38139 $abc$35683$n3069_1
.sym 38140 picorv32.decoded_imm_uj[0]
.sym 38141 picorv32.mem_rdata_q[23]
.sym 38142 picorv32.mem_rdata_q[7]
.sym 38143 $abc$35683$n3063
.sym 38145 $abc$35683$n3069_1
.sym 38147 picorv32.mem_rdata_q[22]
.sym 38148 $abc$35683$n2864
.sym 38151 picorv32.instr_auipc
.sym 38152 picorv32.instr_lui
.sym 38153 $abc$35683$n3087
.sym 38154 picorv32.mem_rdata_q[23]
.sym 38157 picorv32.mem_rdata_q[22]
.sym 38158 picorv32.instr_lui
.sym 38159 $abc$35683$n3087
.sym 38160 picorv32.instr_auipc
.sym 38163 $abc$35683$n3413
.sym 38164 picorv32.mem_rdata_q[20]
.sym 38165 $abc$35683$n2898_1
.sym 38170 picorv32.mem_rdata_q[18]
.sym 38171 $abc$35683$n2981
.sym 38172 $abc$35683$n2898_1
.sym 38176 $abc$35683$n3063
.sym 38177 $abc$35683$n2864
.sym 38178 picorv32.mem_rdata_q[20]
.sym 38181 picorv32.instr_lui
.sym 38182 picorv32.instr_auipc
.sym 38183 $abc$35683$n3087
.sym 38184 picorv32.mem_rdata_q[16]
.sym 38187 picorv32.decoded_imm_uj[0]
.sym 38188 picorv32.is_sb_sh_sw
.sym 38189 picorv32.mem_rdata_q[7]
.sym 38190 picorv32.instr_jal
.sym 38191 $abc$35683$n3003_$glb_ce
.sym 38192 clk12_$glb_clk
.sym 38194 picorv32.mem_rdata_latched[7]
.sym 38195 $abc$35683$n4617
.sym 38196 array_muxed1[31]
.sym 38197 $abc$35683$n5468
.sym 38198 $abc$35683$n4637
.sym 38199 array_muxed1[7]
.sym 38200 $abc$35683$n5466
.sym 38201 $abc$35683$n5467
.sym 38205 picorv32.decoded_imm[21]
.sym 38206 picorv32.decoded_imm_uj[11]
.sym 38207 $abc$35683$n2981
.sym 38208 $abc$35683$n2960
.sym 38209 picorv32.mem_rdata_q[18]
.sym 38210 picorv32.mem_wordsize[0]
.sym 38211 $abc$35683$n2972
.sym 38212 picorv32.decoded_imm_uj[7]
.sym 38213 basesoc_ctrl_reset_reset_r
.sym 38214 $abc$35683$n2951_1
.sym 38216 $abc$35683$n2898_1
.sym 38217 array_muxed0[8]
.sym 38218 picorv32.mem_rdata_q[20]
.sym 38219 $abc$35683$n2973
.sym 38220 picorv32.reg_out[8]
.sym 38221 $abc$35683$n3803_1
.sym 38222 basesoc_picorv327[21]
.sym 38223 array_muxed0[8]
.sym 38224 $abc$35683$n3121_1
.sym 38225 basesoc_counter[1]
.sym 38226 $abc$35683$n2907
.sym 38227 picorv32.decoded_imm[21]
.sym 38228 picorv32.decoded_imm_uj[3]
.sym 38229 picorv32.decoded_imm[16]
.sym 38236 picorv32.mem_rdata_latched[24]
.sym 38239 picorv32.mem_rdata_latched[16]
.sym 38240 picorv32.instr_jal
.sym 38241 picorv32.mem_rdata_q[7]
.sym 38242 picorv32.instr_auipc
.sym 38244 picorv32.instr_lui
.sym 38245 picorv32.mem_rdata_latched[22]
.sym 38253 picorv32.mem_rdata_latched[25]
.sym 38255 picorv32.mem_rdata_q[21]
.sym 38256 picorv32.decoded_imm_uj[11]
.sym 38258 picorv32.mem_rdata_latched[21]
.sym 38259 picorv32.mem_rdata_latched[7]
.sym 38262 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 38263 $abc$35683$n3087
.sym 38268 picorv32.mem_rdata_latched[16]
.sym 38276 picorv32.mem_rdata_latched[7]
.sym 38280 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 38281 picorv32.instr_jal
.sym 38282 picorv32.mem_rdata_q[7]
.sym 38283 picorv32.decoded_imm_uj[11]
.sym 38288 picorv32.mem_rdata_latched[21]
.sym 38292 picorv32.mem_rdata_latched[25]
.sym 38300 picorv32.mem_rdata_latched[24]
.sym 38304 picorv32.mem_rdata_q[21]
.sym 38305 $abc$35683$n3087
.sym 38306 picorv32.instr_lui
.sym 38307 picorv32.instr_auipc
.sym 38312 picorv32.mem_rdata_latched[22]
.sym 38314 $abc$35683$n3001_$glb_ce
.sym 38315 clk12_$glb_clk
.sym 38317 $abc$35683$n4591
.sym 38318 $abc$35683$n4714_1
.sym 38319 $abc$35683$n4590
.sym 38320 picorv32.reg_out[12]
.sym 38321 $abc$35683$n4715_1
.sym 38322 $abc$35683$n4616
.sym 38323 $abc$35683$n4686
.sym 38324 picorv32.reg_out[8]
.sym 38326 array_muxed1[7]
.sym 38327 picorv32.decoded_imm[16]
.sym 38330 $abc$35683$n3422
.sym 38332 $abc$35683$n2898_1
.sym 38334 basesoc_picorv327[1]
.sym 38337 picorv32.decoded_imm[31]
.sym 38338 basesoc_picorv32_trap
.sym 38339 array_muxed0[5]
.sym 38342 picorv32.mem_do_rinst
.sym 38343 $abc$35683$n3522
.sym 38346 picorv32.mem_wordsize[1]
.sym 38347 $PACKER_GND_NET
.sym 38348 picorv32.decoded_imm_uj[4]
.sym 38349 picorv32.irq_state[0]
.sym 38350 basesoc_picorv327[19]
.sym 38351 $abc$35683$n232
.sym 38352 picorv32.mem_wordsize[1]
.sym 38361 picorv32.instr_auipc
.sym 38362 $abc$35683$n3107
.sym 38364 $abc$35683$n3105_1
.sym 38365 picorv32.mem_rdata_q[31]
.sym 38366 picorv32.decoded_imm_uj[16]
.sym 38368 $abc$35683$n3083
.sym 38369 $abc$35683$n3085_1
.sym 38370 $abc$35683$n3087
.sym 38371 $abc$35683$n3095
.sym 38372 picorv32.decoded_imm_uj[21]
.sym 38373 picorv32.decoded_imm_uj[2]
.sym 38374 picorv32.decoded_imm_uj[20]
.sym 38375 $abc$35683$n3068
.sym 38376 $abc$35683$n2864
.sym 38378 picorv32.mem_rdata_q[20]
.sym 38379 picorv32.decoded_imm_uj[22]
.sym 38380 picorv32.is_sb_sh_sw
.sym 38381 picorv32.instr_jal
.sym 38383 picorv32.instr_lui
.sym 38385 $abc$35683$n3071_1
.sym 38386 $abc$35683$n3103
.sym 38388 picorv32.decoded_imm_uj[3]
.sym 38392 picorv32.instr_jal
.sym 38393 $abc$35683$n3071_1
.sym 38394 picorv32.decoded_imm_uj[3]
.sym 38397 picorv32.instr_jal
.sym 38398 $abc$35683$n3085_1
.sym 38399 $abc$35683$n3103
.sym 38400 picorv32.decoded_imm_uj[20]
.sym 38403 $abc$35683$n3105_1
.sym 38404 picorv32.instr_jal
.sym 38405 $abc$35683$n3085_1
.sym 38406 picorv32.decoded_imm_uj[21]
.sym 38409 picorv32.decoded_imm_uj[16]
.sym 38410 $abc$35683$n3095
.sym 38411 picorv32.instr_jal
.sym 38412 $abc$35683$n3085_1
.sym 38415 picorv32.instr_lui
.sym 38416 $abc$35683$n3087
.sym 38417 picorv32.mem_rdata_q[20]
.sym 38418 picorv32.instr_auipc
.sym 38421 picorv32.mem_rdata_q[31]
.sym 38422 picorv32.is_sb_sh_sw
.sym 38423 $abc$35683$n3083
.sym 38424 $abc$35683$n2864
.sym 38428 picorv32.instr_jal
.sym 38429 picorv32.decoded_imm_uj[2]
.sym 38430 $abc$35683$n3068
.sym 38433 picorv32.decoded_imm_uj[22]
.sym 38434 $abc$35683$n3107
.sym 38435 picorv32.instr_jal
.sym 38436 $abc$35683$n3085_1
.sym 38437 $abc$35683$n3003_$glb_ce
.sym 38438 clk12_$glb_clk
.sym 38439 $abc$35683$n229_$glb_sr
.sym 38440 picorv32.decoded_imm_uj[29]
.sym 38441 $abc$35683$n4604
.sym 38442 picorv32.decoded_imm_uj[27]
.sym 38443 $abc$35683$n4685
.sym 38444 picorv32.decoded_imm_uj[25]
.sym 38445 $abc$35683$n4598
.sym 38446 $abc$35683$n4649_1
.sym 38447 picorv32.decoded_imm_uj[26]
.sym 38450 picorv32.decoder_trigger
.sym 38452 $abc$35683$n3096
.sym 38454 picorv32.mem_do_rdata
.sym 38455 $abc$35683$n3043
.sym 38456 basesoc_picorv323[13]
.sym 38457 basesoc_ctrl_storage[26]
.sym 38458 picorv32.cpuregs_rs1[18]
.sym 38459 array_muxed0[4]
.sym 38460 picorv32.cpu_state[2]
.sym 38461 picorv32.mem_rdata_q[31]
.sym 38463 $abc$35683$n4590
.sym 38465 picorv32.decoded_imm_uj[22]
.sym 38466 basesoc_picorv32_trap
.sym 38467 picorv32.instr_jal
.sym 38468 picorv32.decoded_imm[4]
.sym 38470 picorv32.decoder_trigger
.sym 38471 basesoc_picorv328[31]
.sym 38472 $abc$35683$n3380
.sym 38473 picorv32.decoded_imm[2]
.sym 38474 $abc$35683$n2997_1
.sym 38475 picorv32.mem_do_wdata
.sym 38483 picorv32.instr_retirq
.sym 38485 picorv32.instr_auipc
.sym 38486 $abc$35683$n2977
.sym 38487 picorv32.irq_active
.sym 38489 $abc$35683$n3522
.sym 38491 picorv32.mem_rdata_q[13]
.sym 38493 picorv32.mem_rdata_q[29]
.sym 38494 picorv32.cpu_state[2]
.sym 38495 picorv32.instr_lui
.sym 38496 $abc$35683$n3127
.sym 38501 $abc$35683$n3087
.sym 38503 $abc$35683$n3021
.sym 38504 picorv32.cpu_state[0]
.sym 38507 picorv32.mem_rdata_q[25]
.sym 38508 $abc$35683$n3071
.sym 38509 picorv32.irq_state[0]
.sym 38512 picorv32.latched_is_lu
.sym 38520 picorv32.instr_lui
.sym 38521 picorv32.instr_auipc
.sym 38522 picorv32.mem_rdata_q[13]
.sym 38523 $abc$35683$n3087
.sym 38526 $abc$35683$n3087
.sym 38527 picorv32.mem_rdata_q[25]
.sym 38528 picorv32.instr_auipc
.sym 38529 picorv32.instr_lui
.sym 38532 picorv32.mem_rdata_q[29]
.sym 38533 picorv32.instr_auipc
.sym 38534 picorv32.instr_lui
.sym 38535 $abc$35683$n3087
.sym 38538 picorv32.cpu_state[2]
.sym 38540 $abc$35683$n3021
.sym 38544 $abc$35683$n2977
.sym 38546 $abc$35683$n3522
.sym 38547 picorv32.latched_is_lu
.sym 38550 $abc$35683$n3127
.sym 38551 picorv32.cpu_state[0]
.sym 38552 picorv32.irq_active
.sym 38553 picorv32.irq_state[0]
.sym 38557 picorv32.instr_retirq
.sym 38559 picorv32.cpu_state[2]
.sym 38560 $abc$35683$n3071
.sym 38561 clk12_$glb_clk
.sym 38562 $abc$35683$n232_$glb_sr
.sym 38563 $abc$35683$n4700
.sym 38564 $abc$35683$n3708_1
.sym 38565 $abc$35683$n3380
.sym 38566 $abc$35683$n3740_1
.sym 38567 $abc$35683$n3045
.sym 38569 picorv32.reg_out[9]
.sym 38570 $abc$35683$n3716_1
.sym 38571 picorv32.decoded_imm[25]
.sym 38573 picorv32.decoded_imm[20]
.sym 38574 picorv32.decoded_imm[25]
.sym 38575 picorv32.decoded_imm[17]
.sym 38577 picorv32.instr_retirq
.sym 38578 $abc$35683$n3097_1
.sym 38579 picorv32.decoded_imm[13]
.sym 38580 picorv32.cpuregs_wrdata[8]
.sym 38581 $abc$35683$n3085_1
.sym 38582 picorv32.cpu_state[2]
.sym 38583 picorv32.instr_lui
.sym 38584 $abc$35683$n2997_1
.sym 38585 picorv32.decoded_imm[29]
.sym 38586 $abc$35683$n232
.sym 38587 basesoc_picorv323[12]
.sym 38588 picorv32.cpu_state[1]
.sym 38589 $abc$35683$n3021
.sym 38590 $abc$35683$n3522
.sym 38591 basesoc_picorv323[7]
.sym 38592 picorv32.reg_out[9]
.sym 38593 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 38594 picorv32.decoded_imm[8]
.sym 38595 basesoc_picorv328[15]
.sym 38596 picorv32.decoded_imm[7]
.sym 38597 picorv32.decoded_imm[5]
.sym 38598 picorv32.latched_is_lu
.sym 38607 basesoc_picorv323[3]
.sym 38609 $abc$35683$n2997_1
.sym 38610 basesoc_picorv328[11]
.sym 38614 picorv32.cpu_state[0]
.sym 38615 $abc$35683$n3043
.sym 38618 picorv32.irq_active
.sym 38622 $abc$35683$n3077
.sym 38629 $abc$35683$n232
.sym 38635 picorv32.mem_wordsize[1]
.sym 38667 picorv32.cpu_state[0]
.sym 38668 $abc$35683$n232
.sym 38669 $abc$35683$n2997_1
.sym 38670 $abc$35683$n3043
.sym 38673 picorv32.mem_wordsize[1]
.sym 38675 basesoc_picorv328[11]
.sym 38676 basesoc_picorv323[3]
.sym 38681 picorv32.irq_active
.sym 38683 $abc$35683$n3077
.sym 38684 clk12_$glb_clk
.sym 38685 $abc$35683$n232_$glb_sr
.sym 38686 $abc$35683$n5447
.sym 38687 array_muxed1[15]
.sym 38688 array_muxed1[8]
.sym 38689 array_muxed1[5]
.sym 38690 basesoc_picorv323[15]
.sym 38691 array_muxed1[28]
.sym 38692 basesoc_picorv323[12]
.sym 38693 $abc$35683$n6695
.sym 38694 basesoc_picorv327[23]
.sym 38695 picorv32.reg_out[15]
.sym 38696 basesoc_picorv328[25]
.sym 38697 basesoc_picorv327[23]
.sym 38698 picorv32.reg_out[25]
.sym 38699 $abc$35683$n4606
.sym 38700 picorv32.decoded_imm[20]
.sym 38701 $abc$35683$n3740_1
.sym 38702 picorv32.irq_state[0]
.sym 38703 picorv32.reg_out[14]
.sym 38704 $abc$35683$n3369_1
.sym 38705 picorv32.cpuregs_rs1[17]
.sym 38706 picorv32.decoded_imm[22]
.sym 38707 $abc$35683$n3708_1
.sym 38708 picorv32.decoded_imm[11]
.sym 38709 $abc$35683$n3380
.sym 38711 picorv32.alu_out_q[17]
.sym 38712 basesoc_counter[1]
.sym 38713 basesoc_picorv327[21]
.sym 38714 basesoc_picorv328[10]
.sym 38715 picorv32.decoded_imm[21]
.sym 38716 picorv32.do_waitirq
.sym 38717 $abc$35683$n3021
.sym 38718 $abc$35683$n4260
.sym 38719 $abc$35683$n3368
.sym 38720 picorv32.cpu_state[0]
.sym 38721 $abc$35683$n5470
.sym 38727 $abc$35683$n3642
.sym 38728 $abc$35683$n4869
.sym 38731 $abc$35683$n3044
.sym 38732 picorv32.mem_do_rdata
.sym 38734 picorv32.cpu_state[0]
.sym 38737 $abc$35683$n2904_1
.sym 38739 picorv32.irq_active
.sym 38740 $abc$35683$n2997_1
.sym 38742 picorv32.irq_delay
.sym 38745 picorv32.mem_do_wdata
.sym 38747 picorv32.instr_waitirq
.sym 38748 picorv32.cpu_state[1]
.sym 38749 $abc$35683$n2998
.sym 38752 picorv32.mem_do_rinst
.sym 38753 picorv32.decoder_trigger
.sym 38755 $abc$35683$n3044
.sym 38756 $abc$35683$n2999
.sym 38758 picorv32.do_waitirq
.sym 38760 picorv32.mem_do_wdata
.sym 38761 $abc$35683$n2904_1
.sym 38762 picorv32.mem_do_rinst
.sym 38763 picorv32.mem_do_rdata
.sym 38768 picorv32.cpu_state[1]
.sym 38772 $abc$35683$n2997_1
.sym 38773 picorv32.cpu_state[0]
.sym 38774 $abc$35683$n3642
.sym 38775 $abc$35683$n3044
.sym 38779 $abc$35683$n3044
.sym 38780 picorv32.decoder_trigger
.sym 38784 picorv32.instr_waitirq
.sym 38786 picorv32.do_waitirq
.sym 38787 picorv32.decoder_trigger
.sym 38791 $abc$35683$n2998
.sym 38792 $abc$35683$n4869
.sym 38796 $abc$35683$n2999
.sym 38797 picorv32.irq_active
.sym 38798 picorv32.irq_delay
.sym 38799 picorv32.decoder_trigger
.sym 38802 $abc$35683$n3044
.sym 38803 $abc$35683$n3642
.sym 38804 picorv32.cpu_state[0]
.sym 38805 $abc$35683$n2997_1
.sym 38807 clk12_$glb_clk
.sym 38808 $abc$35683$n232_$glb_sr
.sym 38809 $abc$35683$n6683
.sym 38810 picorv32.latched_stalu
.sym 38811 $abc$35683$n6685
.sym 38812 $abc$35683$n5501
.sym 38813 $abc$35683$n6679
.sym 38814 $abc$35683$n6701
.sym 38815 $abc$35683$n6682
.sym 38816 $abc$35683$n6681
.sym 38817 $abc$35683$n4153
.sym 38819 picorv32.decoded_imm[0]
.sym 38820 $abc$35683$n232
.sym 38821 $abc$35683$n3642
.sym 38822 $abc$35683$n4869
.sym 38823 $abc$35683$n2997_1
.sym 38824 array_muxed1[5]
.sym 38825 $abc$35683$n2767
.sym 38826 picorv32.decoded_imm[18]
.sym 38827 picorv32.alu_out_q[7]
.sym 38828 picorv32.decoded_imm[26]
.sym 38829 $PACKER_VCC_NET
.sym 38830 $abc$35683$n3642
.sym 38831 $abc$35683$n3044
.sym 38833 $abc$35683$n6691
.sym 38834 basesoc_picorv327[5]
.sym 38835 basesoc_picorv323[8]
.sym 38836 $abc$35683$n6701
.sym 38837 basesoc_picorv327[19]
.sym 38838 picorv32.mem_do_rinst
.sym 38839 $abc$35683$n5456
.sym 38840 basesoc_picorv327[11]
.sym 38841 basesoc_picorv328[28]
.sym 38842 $abc$35683$n232
.sym 38843 basesoc_picorv327[8]
.sym 38844 picorv32.mem_wordsize[1]
.sym 38850 $abc$35683$n4258_1
.sym 38851 $abc$35683$n2882
.sym 38852 $abc$35683$n4124
.sym 38855 picorv32.cpu_state[2]
.sym 38856 picorv32.latched_store
.sym 38857 $abc$35683$n5456
.sym 38860 $abc$35683$n232
.sym 38865 $abc$35683$n4259_1
.sym 38866 basesoc_picorv327[10]
.sym 38868 picorv32.cpu_state[4]
.sym 38869 picorv32.cpu_state[1]
.sym 38871 picorv32.cpu_state[3]
.sym 38872 $abc$35683$n3141
.sym 38874 basesoc_picorv328[10]
.sym 38875 $abc$35683$n3021
.sym 38876 $abc$35683$n5457
.sym 38878 $abc$35683$n4260
.sym 38879 $abc$35683$n3368
.sym 38880 picorv32.cpu_state[0]
.sym 38881 picorv32.cpu_state[0]
.sym 38883 $abc$35683$n3021
.sym 38886 picorv32.cpu_state[3]
.sym 38889 picorv32.cpu_state[0]
.sym 38891 $abc$35683$n232
.sym 38895 $abc$35683$n3368
.sym 38896 $abc$35683$n2882
.sym 38897 picorv32.latched_store
.sym 38898 picorv32.cpu_state[2]
.sym 38901 picorv32.cpu_state[2]
.sym 38902 picorv32.cpu_state[0]
.sym 38903 picorv32.cpu_state[1]
.sym 38904 picorv32.cpu_state[4]
.sym 38910 basesoc_picorv328[10]
.sym 38914 $abc$35683$n4258_1
.sym 38915 basesoc_picorv328[10]
.sym 38916 basesoc_picorv327[10]
.sym 38919 $abc$35683$n3141
.sym 38920 $abc$35683$n5457
.sym 38921 $abc$35683$n4124
.sym 38922 $abc$35683$n5456
.sym 38925 basesoc_picorv328[10]
.sym 38926 $abc$35683$n4259_1
.sym 38927 $abc$35683$n4260
.sym 38928 basesoc_picorv327[10]
.sym 38930 clk12_$glb_clk
.sym 38931 $abc$35683$n232_$glb_sr
.sym 38933 $abc$35683$n4742
.sym 38934 $abc$35683$n4745
.sym 38935 $abc$35683$n4748
.sym 38936 $abc$35683$n4751
.sym 38937 $abc$35683$n4754
.sym 38938 $abc$35683$n4757
.sym 38939 $abc$35683$n4760
.sym 38944 basesoc_picorv327[5]
.sym 38945 picorv32.alu_out_q[13]
.sym 38946 $abc$35683$n4402_1
.sym 38947 picorv32.alu_out_q[16]
.sym 38949 array_muxed0[0]
.sym 38950 picorv32.cpuregs_rs1[4]
.sym 38951 picorv32.mem_do_rdata
.sym 38952 basesoc_picorv327[7]
.sym 38953 picorv32.latched_stalu
.sym 38956 basesoc_picorv323[3]
.sym 38958 basesoc_picorv328[31]
.sym 38959 picorv32.mem_do_prefetch
.sym 38960 picorv32.decoded_imm[4]
.sym 38961 picorv32.decoded_imm[2]
.sym 38962 picorv32.decoder_trigger
.sym 38964 basesoc_picorv323[5]
.sym 38965 picorv32.cpuregs_rs1[8]
.sym 38966 basesoc_picorv323[4]
.sym 38967 $abc$35683$n3642
.sym 38974 $abc$35683$n2873_1
.sym 38975 $abc$35683$n4744
.sym 38976 $abc$35683$n3667_1
.sym 38977 $abc$35683$n3001
.sym 38978 $abc$35683$n4473
.sym 38979 $abc$35683$n3369_1
.sym 38980 $abc$35683$n4759
.sym 38982 $abc$35683$n2870
.sym 38983 picorv32.mem_do_prefetch
.sym 38984 $abc$35683$n4747
.sym 38986 $abc$35683$n4753
.sym 38987 picorv32.instr_sub
.sym 38989 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 38990 $abc$35683$n4766
.sym 38991 basesoc_we
.sym 38992 $abc$35683$n4748
.sym 38993 $abc$35683$n3141
.sym 38995 $abc$35683$n4765
.sym 38997 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 38999 $abc$35683$n4745
.sym 39000 $abc$35683$n2896
.sym 39001 picorv32.cpu_state[1]
.sym 39002 $abc$35683$n4754
.sym 39003 sys_rst
.sym 39004 $abc$35683$n4760
.sym 39006 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 39007 $abc$35683$n4748
.sym 39008 $abc$35683$n4747
.sym 39009 picorv32.instr_sub
.sym 39012 picorv32.instr_sub
.sym 39013 $abc$35683$n4753
.sym 39014 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 39015 $abc$35683$n4754
.sym 39018 basesoc_we
.sym 39019 $abc$35683$n2873_1
.sym 39020 $abc$35683$n2870
.sym 39021 sys_rst
.sym 39024 picorv32.instr_sub
.sym 39025 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 39026 $abc$35683$n4766
.sym 39027 $abc$35683$n4765
.sym 39030 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 39031 $abc$35683$n4759
.sym 39032 $abc$35683$n4760
.sym 39033 picorv32.instr_sub
.sym 39036 picorv32.cpu_state[1]
.sym 39037 $abc$35683$n3369_1
.sym 39038 picorv32.mem_do_prefetch
.sym 39039 $abc$35683$n2896
.sym 39042 $abc$35683$n4744
.sym 39043 $abc$35683$n4745
.sym 39044 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 39045 picorv32.instr_sub
.sym 39048 $abc$35683$n4473
.sym 39049 $abc$35683$n3141
.sym 39050 $abc$35683$n3667_1
.sym 39051 $abc$35683$n3001
.sym 39053 clk12_$glb_clk
.sym 39055 $abc$35683$n4763
.sym 39056 $abc$35683$n4766
.sym 39057 $abc$35683$n4769
.sym 39058 $abc$35683$n4772
.sym 39059 $abc$35683$n4775
.sym 39060 $abc$35683$n4778
.sym 39061 $abc$35683$n4781
.sym 39062 $abc$35683$n4784
.sym 39066 basesoc_picorv327[17]
.sym 39067 $abc$35683$n4259_1
.sym 39068 picorv32.cpuregs_wrdata[24]
.sym 39069 picorv32.cpuregs_rs1[16]
.sym 39070 picorv32.cpu_state[2]
.sym 39071 $abc$35683$n4756
.sym 39073 picorv32.cpuregs_wrdata[28]
.sym 39074 picorv32.cpuregs_wrdata[21]
.sym 39076 picorv32.cpuregs_rs1[30]
.sym 39077 picorv32.alu_out_q[5]
.sym 39078 $abc$35683$n2870
.sym 39079 $abc$35683$n4786
.sym 39080 basesoc_picorv328[13]
.sym 39081 $abc$35683$n5462
.sym 39082 basesoc_picorv328[15]
.sym 39083 picorv32.cpuregs_rs1[5]
.sym 39084 basesoc_picorv323[7]
.sym 39085 picorv32.decoded_imm[5]
.sym 39086 $abc$35683$n6689
.sym 39087 picorv32.decoded_imm[8]
.sym 39088 basesoc_picorv327[23]
.sym 39089 picorv32.decoded_imm[7]
.sym 39090 picorv32.latched_is_lu
.sym 39098 basesoc_picorv327[1]
.sym 39100 basesoc_picorv323[2]
.sym 39101 basesoc_picorv327[0]
.sym 39103 basesoc_picorv323[3]
.sym 39106 basesoc_picorv327[6]
.sym 39107 basesoc_picorv327[3]
.sym 39108 basesoc_picorv323[7]
.sym 39109 basesoc_picorv323[6]
.sym 39110 basesoc_picorv327[2]
.sym 39112 basesoc_picorv327[4]
.sym 39114 basesoc_picorv323[0]
.sym 39115 basesoc_picorv323[1]
.sym 39121 basesoc_picorv327[7]
.sym 39124 basesoc_picorv323[5]
.sym 39126 basesoc_picorv323[4]
.sym 39127 basesoc_picorv327[5]
.sym 39128 $auto$alumacc.cc:474:replace_alu$5972.C[1]
.sym 39130 basesoc_picorv327[0]
.sym 39131 basesoc_picorv323[0]
.sym 39134 $auto$alumacc.cc:474:replace_alu$5972.C[2]
.sym 39136 basesoc_picorv327[1]
.sym 39137 basesoc_picorv323[1]
.sym 39138 $auto$alumacc.cc:474:replace_alu$5972.C[1]
.sym 39140 $auto$alumacc.cc:474:replace_alu$5972.C[3]
.sym 39142 basesoc_picorv327[2]
.sym 39143 basesoc_picorv323[2]
.sym 39144 $auto$alumacc.cc:474:replace_alu$5972.C[2]
.sym 39146 $auto$alumacc.cc:474:replace_alu$5972.C[4]
.sym 39148 basesoc_picorv327[3]
.sym 39149 basesoc_picorv323[3]
.sym 39150 $auto$alumacc.cc:474:replace_alu$5972.C[3]
.sym 39152 $auto$alumacc.cc:474:replace_alu$5972.C[5]
.sym 39154 basesoc_picorv323[4]
.sym 39155 basesoc_picorv327[4]
.sym 39156 $auto$alumacc.cc:474:replace_alu$5972.C[4]
.sym 39158 $auto$alumacc.cc:474:replace_alu$5972.C[6]
.sym 39160 basesoc_picorv327[5]
.sym 39161 basesoc_picorv323[5]
.sym 39162 $auto$alumacc.cc:474:replace_alu$5972.C[5]
.sym 39164 $auto$alumacc.cc:474:replace_alu$5972.C[7]
.sym 39166 basesoc_picorv327[6]
.sym 39167 basesoc_picorv323[6]
.sym 39168 $auto$alumacc.cc:474:replace_alu$5972.C[6]
.sym 39170 $auto$alumacc.cc:474:replace_alu$5972.C[8]
.sym 39172 basesoc_picorv327[7]
.sym 39173 basesoc_picorv323[7]
.sym 39174 $auto$alumacc.cc:474:replace_alu$5972.C[7]
.sym 39178 $abc$35683$n4787
.sym 39179 $abc$35683$n4790
.sym 39180 $abc$35683$n4793
.sym 39181 $abc$35683$n4796
.sym 39182 $abc$35683$n4799
.sym 39183 $abc$35683$n4802
.sym 39184 $abc$35683$n4805
.sym 39185 $abc$35683$n4808
.sym 39187 basesoc_picorv327[14]
.sym 39188 basesoc_picorv327[14]
.sym 39189 basesoc_picorv327[23]
.sym 39190 picorv32.cpuregs_rs1[3]
.sym 39191 basesoc_picorv327[12]
.sym 39192 $abc$35683$n6697
.sym 39193 $abc$35683$n3369_1
.sym 39194 basesoc_picorv328[8]
.sym 39195 basesoc_picorv327[3]
.sym 39197 picorv32.alu_out_q[23]
.sym 39198 picorv32.cpuregs_rs1[21]
.sym 39199 picorv32.cpuregs_rs1[29]
.sym 39201 $abc$35683$n4780
.sym 39202 basesoc_picorv327[15]
.sym 39203 picorv32.decoded_imm[21]
.sym 39204 picorv32.do_waitirq
.sym 39205 basesoc_picorv327[21]
.sym 39206 $abc$35683$n3368
.sym 39207 $abc$35683$n4750
.sym 39208 basesoc_picorv327[20]
.sym 39210 picorv32.alu_out_q[17]
.sym 39211 basesoc_picorv327[25]
.sym 39212 basesoc_picorv328[10]
.sym 39214 $auto$alumacc.cc:474:replace_alu$5972.C[8]
.sym 39228 basesoc_picorv327[15]
.sym 39231 basesoc_picorv328[9]
.sym 39232 basesoc_picorv327[9]
.sym 39234 basesoc_picorv328[14]
.sym 39235 basesoc_picorv327[10]
.sym 39236 basesoc_picorv328[12]
.sym 39238 basesoc_picorv328[10]
.sym 39239 basesoc_picorv327[12]
.sym 39240 basesoc_picorv328[13]
.sym 39241 basesoc_picorv327[8]
.sym 39242 basesoc_picorv328[15]
.sym 39243 basesoc_picorv328[8]
.sym 39244 basesoc_picorv327[13]
.sym 39245 basesoc_picorv328[11]
.sym 39249 basesoc_picorv327[14]
.sym 39250 basesoc_picorv327[11]
.sym 39251 $auto$alumacc.cc:474:replace_alu$5972.C[9]
.sym 39253 basesoc_picorv328[8]
.sym 39254 basesoc_picorv327[8]
.sym 39255 $auto$alumacc.cc:474:replace_alu$5972.C[8]
.sym 39257 $auto$alumacc.cc:474:replace_alu$5972.C[10]
.sym 39259 basesoc_picorv327[9]
.sym 39260 basesoc_picorv328[9]
.sym 39261 $auto$alumacc.cc:474:replace_alu$5972.C[9]
.sym 39263 $auto$alumacc.cc:474:replace_alu$5972.C[11]
.sym 39265 basesoc_picorv328[10]
.sym 39266 basesoc_picorv327[10]
.sym 39267 $auto$alumacc.cc:474:replace_alu$5972.C[10]
.sym 39269 $auto$alumacc.cc:474:replace_alu$5972.C[12]
.sym 39271 basesoc_picorv327[11]
.sym 39272 basesoc_picorv328[11]
.sym 39273 $auto$alumacc.cc:474:replace_alu$5972.C[11]
.sym 39275 $auto$alumacc.cc:474:replace_alu$5972.C[13]
.sym 39277 basesoc_picorv328[12]
.sym 39278 basesoc_picorv327[12]
.sym 39279 $auto$alumacc.cc:474:replace_alu$5972.C[12]
.sym 39281 $auto$alumacc.cc:474:replace_alu$5972.C[14]
.sym 39283 basesoc_picorv327[13]
.sym 39284 basesoc_picorv328[13]
.sym 39285 $auto$alumacc.cc:474:replace_alu$5972.C[13]
.sym 39287 $auto$alumacc.cc:474:replace_alu$5972.C[15]
.sym 39289 basesoc_picorv327[14]
.sym 39290 basesoc_picorv328[14]
.sym 39291 $auto$alumacc.cc:474:replace_alu$5972.C[14]
.sym 39293 $auto$alumacc.cc:474:replace_alu$5972.C[16]
.sym 39295 basesoc_picorv327[15]
.sym 39296 basesoc_picorv328[15]
.sym 39297 $auto$alumacc.cc:474:replace_alu$5972.C[15]
.sym 39301 $abc$35683$n4811
.sym 39302 $abc$35683$n4814
.sym 39303 $abc$35683$n4817
.sym 39304 $abc$35683$n4820
.sym 39305 $abc$35683$n4823
.sym 39306 $abc$35683$n4826
.sym 39307 $abc$35683$n4829
.sym 39308 $abc$35683$n4832
.sym 39312 basesoc_picorv327[25]
.sym 39313 picorv32.cpuregs_rs1[24]
.sym 39314 basesoc_picorv323[3]
.sym 39315 $abc$35683$n4777
.sym 39316 picorv32.cpuregs_wrdata[24]
.sym 39317 picorv32.cpuregs_wrdata[19]
.sym 39318 basesoc_picorv327[18]
.sym 39319 $abc$35683$n7090
.sym 39320 picorv32.cpu_state[0]
.sym 39321 picorv32.cpuregs_wrdata[26]
.sym 39322 $PACKER_VCC_NET
.sym 39323 $abc$35683$n4774
.sym 39324 basesoc_picorv327[17]
.sym 39325 $abc$35683$n4793
.sym 39326 $abc$35683$n6705
.sym 39327 basesoc_picorv327[8]
.sym 39328 basesoc_picorv327[19]
.sym 39329 basesoc_picorv328[17]
.sym 39330 basesoc_picorv327[5]
.sym 39331 basesoc_picorv327[16]
.sym 39332 basesoc_picorv328[30]
.sym 39333 basesoc_picorv328[28]
.sym 39334 picorv32.mem_do_rinst
.sym 39335 $abc$35683$n232
.sym 39336 basesoc_picorv327[11]
.sym 39337 $auto$alumacc.cc:474:replace_alu$5972.C[16]
.sym 39342 basesoc_picorv328[23]
.sym 39343 basesoc_picorv328[18]
.sym 39346 basesoc_picorv328[20]
.sym 39349 basesoc_picorv327[16]
.sym 39352 basesoc_picorv327[19]
.sym 39355 basesoc_picorv328[17]
.sym 39357 basesoc_picorv328[22]
.sym 39360 basesoc_picorv327[18]
.sym 39361 basesoc_picorv327[17]
.sym 39362 basesoc_picorv328[16]
.sym 39364 basesoc_picorv328[21]
.sym 39365 basesoc_picorv327[21]
.sym 39368 basesoc_picorv327[20]
.sym 39370 basesoc_picorv327[23]
.sym 39372 basesoc_picorv327[22]
.sym 39373 basesoc_picorv328[19]
.sym 39374 $auto$alumacc.cc:474:replace_alu$5972.C[17]
.sym 39376 basesoc_picorv327[16]
.sym 39377 basesoc_picorv328[16]
.sym 39378 $auto$alumacc.cc:474:replace_alu$5972.C[16]
.sym 39380 $auto$alumacc.cc:474:replace_alu$5972.C[18]
.sym 39382 basesoc_picorv328[17]
.sym 39383 basesoc_picorv327[17]
.sym 39384 $auto$alumacc.cc:474:replace_alu$5972.C[17]
.sym 39386 $auto$alumacc.cc:474:replace_alu$5972.C[19]
.sym 39388 basesoc_picorv328[18]
.sym 39389 basesoc_picorv327[18]
.sym 39390 $auto$alumacc.cc:474:replace_alu$5972.C[18]
.sym 39392 $auto$alumacc.cc:474:replace_alu$5972.C[20]
.sym 39394 basesoc_picorv328[19]
.sym 39395 basesoc_picorv327[19]
.sym 39396 $auto$alumacc.cc:474:replace_alu$5972.C[19]
.sym 39398 $auto$alumacc.cc:474:replace_alu$5972.C[21]
.sym 39400 basesoc_picorv327[20]
.sym 39401 basesoc_picorv328[20]
.sym 39402 $auto$alumacc.cc:474:replace_alu$5972.C[20]
.sym 39404 $auto$alumacc.cc:474:replace_alu$5972.C[22]
.sym 39406 basesoc_picorv328[21]
.sym 39407 basesoc_picorv327[21]
.sym 39408 $auto$alumacc.cc:474:replace_alu$5972.C[21]
.sym 39410 $auto$alumacc.cc:474:replace_alu$5972.C[23]
.sym 39412 basesoc_picorv327[22]
.sym 39413 basesoc_picorv328[22]
.sym 39414 $auto$alumacc.cc:474:replace_alu$5972.C[22]
.sym 39416 $auto$alumacc.cc:474:replace_alu$5972.C[24]
.sym 39418 basesoc_picorv328[23]
.sym 39419 basesoc_picorv327[23]
.sym 39420 $auto$alumacc.cc:474:replace_alu$5972.C[23]
.sym 39424 $abc$35683$n4507
.sym 39425 $abc$35683$n4515_1
.sym 39426 $abc$35683$n4512_1
.sym 39427 $abc$35683$n6727
.sym 39428 picorv32.decoder_pseudo_trigger
.sym 39429 $abc$35683$n4502_1
.sym 39430 $abc$35683$n4450_1
.sym 39431 $abc$35683$n5502
.sym 39432 picorv32.decoded_imm[3]
.sym 39437 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 39438 picorv32.cpuregs_wrdata[23]
.sym 39439 basesoc_picorv328[26]
.sym 39440 picorv32.cpuregs_wrdata[27]
.sym 39441 picorv32.cpuregs_rs1[27]
.sym 39442 picorv32.decoded_imm[28]
.sym 39443 $abc$35683$n6729
.sym 39445 $abc$35683$n4814
.sym 39446 $abc$35683$n4798
.sym 39448 basesoc_picorv328[16]
.sym 39449 $abc$35683$n4792
.sym 39450 basesoc_picorv328[31]
.sym 39451 picorv32.mem_do_prefetch
.sym 39452 picorv32.decoded_imm[4]
.sym 39453 picorv32.cpuregs_rs1[8]
.sym 39454 basesoc_picorv323[3]
.sym 39455 basesoc_picorv327[29]
.sym 39456 basesoc_picorv327[8]
.sym 39457 basesoc_picorv327[24]
.sym 39458 basesoc_picorv323[4]
.sym 39459 picorv32.decoder_trigger
.sym 39460 $auto$alumacc.cc:474:replace_alu$5972.C[24]
.sym 39468 basesoc_picorv327[24]
.sym 39471 basesoc_picorv328[29]
.sym 39474 basesoc_picorv327[25]
.sym 39476 basesoc_picorv328[31]
.sym 39477 basesoc_picorv328[28]
.sym 39479 basesoc_picorv327[29]
.sym 39482 basesoc_picorv327[27]
.sym 39483 basesoc_picorv327[28]
.sym 39485 basesoc_picorv328[24]
.sym 39487 basesoc_picorv328[26]
.sym 39488 basesoc_picorv327[30]
.sym 39491 basesoc_picorv327[31]
.sym 39492 basesoc_picorv328[30]
.sym 39493 basesoc_picorv327[26]
.sym 39495 basesoc_picorv328[25]
.sym 39496 basesoc_picorv328[27]
.sym 39497 $auto$alumacc.cc:474:replace_alu$5972.C[25]
.sym 39499 basesoc_picorv327[24]
.sym 39500 basesoc_picorv328[24]
.sym 39501 $auto$alumacc.cc:474:replace_alu$5972.C[24]
.sym 39503 $auto$alumacc.cc:474:replace_alu$5972.C[26]
.sym 39505 basesoc_picorv327[25]
.sym 39506 basesoc_picorv328[25]
.sym 39507 $auto$alumacc.cc:474:replace_alu$5972.C[25]
.sym 39509 $auto$alumacc.cc:474:replace_alu$5972.C[27]
.sym 39511 basesoc_picorv327[26]
.sym 39512 basesoc_picorv328[26]
.sym 39513 $auto$alumacc.cc:474:replace_alu$5972.C[26]
.sym 39515 $auto$alumacc.cc:474:replace_alu$5972.C[28]
.sym 39517 basesoc_picorv328[27]
.sym 39518 basesoc_picorv327[27]
.sym 39519 $auto$alumacc.cc:474:replace_alu$5972.C[27]
.sym 39521 $auto$alumacc.cc:474:replace_alu$5972.C[29]
.sym 39523 basesoc_picorv328[28]
.sym 39524 basesoc_picorv327[28]
.sym 39525 $auto$alumacc.cc:474:replace_alu$5972.C[28]
.sym 39527 $auto$alumacc.cc:474:replace_alu$5972.C[30]
.sym 39529 basesoc_picorv328[29]
.sym 39530 basesoc_picorv327[29]
.sym 39531 $auto$alumacc.cc:474:replace_alu$5972.C[29]
.sym 39533 $auto$alumacc.cc:474:replace_alu$5972.C[31]
.sym 39535 basesoc_picorv327[30]
.sym 39536 basesoc_picorv328[30]
.sym 39537 $auto$alumacc.cc:474:replace_alu$5972.C[30]
.sym 39540 basesoc_picorv327[31]
.sym 39541 basesoc_picorv328[31]
.sym 39543 $auto$alumacc.cc:474:replace_alu$5972.C[31]
.sym 39547 $abc$35683$n4454_1
.sym 39548 $abc$35683$n3003
.sym 39549 $abc$35683$n6725
.sym 39550 $abc$35683$n3029
.sym 39551 picorv32.mem_do_rinst
.sym 39552 $abc$35683$n6707
.sym 39553 $abc$35683$n6731
.sym 39554 $abc$35683$n4483
.sym 39557 $abc$35683$n4225_1
.sym 39558 basesoc_picorv327[15]
.sym 39559 picorv32.cpu_state[3]
.sym 39561 picorv32.cpu_state[3]
.sym 39562 picorv32.cpu_state[2]
.sym 39563 picorv32.decoded_imm[10]
.sym 39565 basesoc_picorv328[28]
.sym 39567 $abc$35683$n4819
.sym 39568 picorv32.alu_out_q[29]
.sym 39569 picorv32.cpuregs_rs1[20]
.sym 39570 basesoc_picorv327[25]
.sym 39571 picorv32.instr_sub
.sym 39572 $abc$35683$n5462
.sym 39573 $abc$35683$n3602_1
.sym 39574 basesoc_picorv327[30]
.sym 39575 picorv32.cpuregs_rs1[5]
.sym 39576 $abc$35683$n4786
.sym 39577 picorv32.latched_is_lu
.sym 39578 basesoc_picorv328[31]
.sym 39579 basesoc_picorv327[26]
.sym 39580 basesoc_picorv327[23]
.sym 39582 $abc$35683$n3003
.sym 39591 basesoc_picorv327[12]
.sym 39596 $abc$35683$n4507
.sym 39604 basesoc_picorv327[23]
.sym 39605 basesoc_picorv327[14]
.sym 39606 basesoc_picorv327[11]
.sym 39607 $abc$35683$n4504
.sym 39611 basesoc_picorv327[15]
.sym 39613 basesoc_picorv327[20]
.sym 39614 basesoc_picorv327[13]
.sym 39619 $abc$35683$n4505_1
.sym 39622 basesoc_picorv327[12]
.sym 39628 basesoc_picorv327[20]
.sym 39634 basesoc_picorv327[13]
.sym 39642 basesoc_picorv327[11]
.sym 39647 basesoc_picorv327[23]
.sym 39651 $abc$35683$n4507
.sym 39652 $abc$35683$n4505_1
.sym 39653 $abc$35683$n4504
.sym 39658 basesoc_picorv327[14]
.sym 39663 basesoc_picorv327[15]
.sym 39668 clk12_$glb_clk
.sym 39670 $abc$35683$n4453
.sym 39671 $abc$35683$n4481
.sym 39672 $abc$35683$n3034
.sym 39673 $abc$35683$n3378
.sym 39674 $abc$35683$n4445
.sym 39675 $abc$35683$n4452_1
.sym 39676 picorv32.alu_out_q[24]
.sym 39677 $abc$35683$n4482
.sym 39678 picorv32.decoded_imm[21]
.sym 39682 picorv32.cpuregs_rs1[0]
.sym 39684 picorv32.cpuregs_rs1[19]
.sym 39685 $abc$35683$n4416_1
.sym 39686 picorv32.cpuregs_rs1[28]
.sym 39687 basesoc_picorv327[12]
.sym 39688 picorv32.cpuregs_rs1[10]
.sym 39689 $abc$35683$n4442_1
.sym 39691 $abc$35683$n3003
.sym 39692 basesoc_picorv327[4]
.sym 39693 basesoc_picorv327[10]
.sym 39694 basesoc_picorv327[21]
.sym 39695 picorv32.decoded_imm[21]
.sym 39696 $abc$35683$n3367_1
.sym 39697 $abc$35683$n6659
.sym 39698 basesoc_picorv327[15]
.sym 39699 basesoc_picorv327[20]
.sym 39700 basesoc_picorv328[27]
.sym 39701 basesoc_picorv327[21]
.sym 39702 $abc$35683$n3368
.sym 39703 basesoc_picorv327[25]
.sym 39704 basesoc_picorv328[31]
.sym 39705 picorv32.cpu_state[0]
.sym 39714 $abc$35683$n3632
.sym 39716 $abc$35683$n3051
.sym 39717 basesoc_picorv327[21]
.sym 39722 picorv32.decoded_imm[31]
.sym 39725 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 39726 picorv32.cpu_state[3]
.sym 39728 picorv32.decoded_imm[16]
.sym 39729 $abc$35683$n3081
.sym 39731 picorv32.decoded_imm[25]
.sym 39733 $abc$35683$n3602_1
.sym 39734 $abc$35683$n3620
.sym 39735 basesoc_picorv327[17]
.sym 39736 basesoc_picorv327[16]
.sym 39738 basesoc_picorv327[19]
.sym 39739 $abc$35683$n3142
.sym 39744 $abc$35683$n3602_1
.sym 39745 picorv32.decoded_imm[16]
.sym 39747 $abc$35683$n3051
.sym 39750 $abc$35683$n3051
.sym 39752 $abc$35683$n3632
.sym 39753 picorv32.decoded_imm[31]
.sym 39758 basesoc_picorv327[16]
.sym 39762 $abc$35683$n3051
.sym 39763 picorv32.decoded_imm[25]
.sym 39764 $abc$35683$n3620
.sym 39768 picorv32.cpu_state[3]
.sym 39769 $abc$35683$n3142
.sym 39771 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 39775 basesoc_picorv327[19]
.sym 39783 basesoc_picorv327[17]
.sym 39789 basesoc_picorv327[21]
.sym 39790 $abc$35683$n3081
.sym 39791 clk12_$glb_clk
.sym 39793 $abc$35683$n4500_1
.sym 39794 $abc$35683$n4263
.sym 39795 $abc$35683$n4739
.sym 39796 picorv32.alu_out_q[28]
.sym 39797 $abc$35683$n6678
.sym 39798 picorv32.alu_out_q[18]
.sym 39799 $abc$35683$n4738
.sym 39800 $abc$35683$n4501
.sym 39803 $abc$35683$n4226_1
.sym 39805 basesoc_picorv327[18]
.sym 39806 $PACKER_VCC_NET
.sym 39809 picorv32.cpu_state[4]
.sym 39810 $abc$35683$n4480_1
.sym 39811 picorv32.cpu_state[4]
.sym 39812 basesoc_picorv327[2]
.sym 39813 picorv32.cpu_state[4]
.sym 39814 $abc$35683$n3891
.sym 39815 picorv32.cpu_state[0]
.sym 39816 picorv32.instr_lui
.sym 39817 basesoc_picorv327[5]
.sym 39818 picorv32.cpuregs_rs1[24]
.sym 39819 basesoc_picorv327[8]
.sym 39820 picorv32.alu_out_q[18]
.sym 39821 basesoc_picorv327[0]
.sym 39822 basesoc_picorv327[16]
.sym 39823 $abc$35683$n232
.sym 39824 basesoc_picorv327[19]
.sym 39825 $abc$35683$n4415
.sym 39826 basesoc_picorv328[28]
.sym 39827 basesoc_picorv327[12]
.sym 39828 basesoc_picorv327[11]
.sym 39834 basesoc_picorv328[16]
.sym 39835 basesoc_picorv328[31]
.sym 39836 $abc$35683$n4224_1
.sym 39838 $abc$35683$n3142
.sym 39839 $abc$35683$n4258_1
.sym 39840 $abc$35683$n3155
.sym 39842 basesoc_picorv327[16]
.sym 39844 picorv32.is_compare
.sym 39845 basesoc_picorv328[25]
.sym 39846 $abc$35683$n4445
.sym 39847 basesoc_picorv328[26]
.sym 39848 $abc$35683$n3155
.sym 39850 $abc$35683$n4443
.sym 39851 basesoc_picorv327[26]
.sym 39852 basesoc_picorv327[26]
.sym 39854 $abc$35683$n3156
.sym 39856 $abc$35683$n4226_1
.sym 39857 basesoc_picorv327[25]
.sym 39858 $abc$35683$n4260
.sym 39859 $abc$35683$n4444_1
.sym 39860 basesoc_picorv323[4]
.sym 39861 $abc$35683$n4259_1
.sym 39862 $abc$35683$n4442_1
.sym 39865 basesoc_picorv327[31]
.sym 39867 $abc$35683$n4444_1
.sym 39868 $abc$35683$n4258_1
.sym 39869 $abc$35683$n3155
.sym 39870 $abc$35683$n4445
.sym 39873 basesoc_picorv327[16]
.sym 39874 basesoc_picorv328[16]
.sym 39875 $abc$35683$n4260
.sym 39876 $abc$35683$n4259_1
.sym 39879 $abc$35683$n3142
.sym 39880 picorv32.is_compare
.sym 39881 $abc$35683$n4224_1
.sym 39885 $abc$35683$n4442_1
.sym 39886 $abc$35683$n4443
.sym 39887 basesoc_picorv323[4]
.sym 39888 $abc$35683$n4226_1
.sym 39891 basesoc_picorv328[25]
.sym 39892 basesoc_picorv327[26]
.sym 39893 basesoc_picorv328[26]
.sym 39894 basesoc_picorv327[25]
.sym 39898 basesoc_picorv327[26]
.sym 39903 basesoc_picorv328[16]
.sym 39906 basesoc_picorv327[16]
.sym 39909 $abc$35683$n3155
.sym 39910 basesoc_picorv327[31]
.sym 39911 basesoc_picorv328[31]
.sym 39912 $abc$35683$n3156
.sym 39914 clk12_$glb_clk
.sym 39916 picorv32.mem_do_wdata
.sym 39917 $abc$35683$n3952_1
.sym 39918 $abc$35683$n3910
.sym 39919 $abc$35683$n4043
.sym 39920 $abc$35683$n3953_1
.sym 39921 $abc$35683$n3912_1
.sym 39922 $abc$35683$n3025
.sym 39923 $abc$35683$n3951
.sym 39929 basesoc_picorv327[10]
.sym 39930 $PACKER_VCC_NET
.sym 39931 picorv32.alu_out_q[28]
.sym 39932 picorv32.cpuregs_rs1[18]
.sym 39934 $abc$35683$n4227
.sym 39935 basesoc_picorv323[0]
.sym 39936 $abc$35683$n4228
.sym 39937 picorv32.decoded_imm[10]
.sym 39938 picorv32.cpuregs_rs1[17]
.sym 39939 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 39940 basesoc_picorv327[13]
.sym 39941 basesoc_picorv327[24]
.sym 39942 $abc$35683$n3879
.sym 39943 picorv32.mem_do_prefetch
.sym 39944 basesoc_picorv327[17]
.sym 39945 picorv32.cpuregs_rs1[8]
.sym 39946 basesoc_picorv323[4]
.sym 39947 basesoc_picorv327[8]
.sym 39948 $abc$35683$n4215
.sym 39949 picorv32.mem_do_wdata
.sym 39950 $abc$35683$n3367_1
.sym 39951 basesoc_picorv323[3]
.sym 39957 $abc$35683$n4260
.sym 39958 $abc$35683$n4263
.sym 39959 picorv32.cpu_state[5]
.sym 39960 $abc$35683$n4259_1
.sym 39961 $abc$35683$n3368
.sym 39962 $abc$35683$n4417
.sym 39963 $abc$35683$n4259_1
.sym 39964 basesoc_picorv328[12]
.sym 39968 $abc$35683$n3149
.sym 39969 picorv32.cpu_state[2]
.sym 39970 basesoc_picorv327[12]
.sym 39971 $abc$35683$n4261_1
.sym 39972 $abc$35683$n3987
.sym 39974 $abc$35683$n3983
.sym 39975 picorv32.cpu_state[0]
.sym 39977 $abc$35683$n4258_1
.sym 39978 picorv32.cpu_state[3]
.sym 39979 $abc$35683$n4262_1
.sym 39980 picorv32.cpu_state[1]
.sym 39981 basesoc_picorv327[0]
.sym 39982 $abc$35683$n4225_1
.sym 39983 basesoc_picorv323[0]
.sym 39984 picorv32.cpu_state[4]
.sym 39985 $abc$35683$n3056_1
.sym 39986 $abc$35683$n3984
.sym 39988 $abc$35683$n3369_1
.sym 39990 $abc$35683$n3987
.sym 39991 $abc$35683$n3983
.sym 39992 $abc$35683$n3984
.sym 39993 $abc$35683$n3056_1
.sym 39997 $abc$35683$n3368
.sym 39999 $abc$35683$n3369_1
.sym 40002 $abc$35683$n4225_1
.sym 40003 $abc$35683$n4263
.sym 40004 $abc$35683$n4262_1
.sym 40005 $abc$35683$n4261_1
.sym 40008 $abc$35683$n4417
.sym 40009 $abc$35683$n3149
.sym 40011 $abc$35683$n4258_1
.sym 40015 picorv32.cpu_state[1]
.sym 40016 picorv32.cpu_state[5]
.sym 40020 $abc$35683$n4259_1
.sym 40021 $abc$35683$n4260
.sym 40022 basesoc_picorv328[12]
.sym 40023 basesoc_picorv327[12]
.sym 40026 $abc$35683$n4259_1
.sym 40027 basesoc_picorv323[0]
.sym 40028 $abc$35683$n4260
.sym 40029 basesoc_picorv327[0]
.sym 40032 picorv32.cpu_state[3]
.sym 40033 picorv32.cpu_state[4]
.sym 40034 picorv32.cpu_state[2]
.sym 40035 picorv32.cpu_state[0]
.sym 40036 $abc$35683$n3062_$glb_ce
.sym 40037 clk12_$glb_clk
.sym 40039 $abc$35683$n3963
.sym 40040 $abc$35683$n3983
.sym 40041 $abc$35683$n3964_1
.sym 40042 $abc$35683$n4480
.sym 40043 $abc$35683$n3954_1
.sym 40044 basesoc_picorv327[11]
.sym 40045 basesoc_picorv327[13]
.sym 40046 $abc$35683$n3950_1
.sym 40048 picorv32.decoded_imm[20]
.sym 40051 basesoc_picorv327[16]
.sym 40052 $abc$35683$n3025
.sym 40054 basesoc_picorv327[23]
.sym 40055 $abc$35683$n3367_1
.sym 40056 picorv32.decoded_imm[22]
.sym 40057 picorv32.cpu_state[2]
.sym 40058 $abc$35683$n3891
.sym 40060 $abc$35683$n3025
.sym 40062 picorv32.cpuregs_rs1[11]
.sym 40063 basesoc_picorv327[26]
.sym 40064 $abc$35683$n5462
.sym 40065 basesoc_picorv327[12]
.sym 40067 basesoc_picorv327[23]
.sym 40068 basesoc_picorv327[15]
.sym 40069 picorv32.latched_is_lu
.sym 40070 basesoc_picorv327[30]
.sym 40071 $abc$35683$n3913
.sym 40072 picorv32.cpuregs_rs1[5]
.sym 40073 $abc$35683$n4221
.sym 40074 $abc$35683$n4256_1
.sym 40081 basesoc_picorv327[8]
.sym 40082 $abc$35683$n3910
.sym 40084 $abc$35683$n3929
.sym 40085 basesoc_picorv327[12]
.sym 40086 $abc$35683$n3909_1
.sym 40087 $abc$35683$n3999
.sym 40088 picorv32.is_lui_auipc_jal
.sym 40090 basesoc_picorv327[17]
.sym 40092 $abc$35683$n4225
.sym 40093 basesoc_picorv327[12]
.sym 40094 basesoc_picorv327[2]
.sym 40095 $abc$35683$n3373
.sym 40096 picorv32.cpu_state[2]
.sym 40097 $abc$35683$n3913
.sym 40098 $abc$35683$n3930
.sym 40099 $abc$35683$n3056_1
.sym 40100 picorv32.cpu_state[5]
.sym 40101 $abc$35683$n2891_1
.sym 40102 $abc$35683$n3957_1
.sym 40103 $abc$35683$n4218
.sym 40104 basesoc_picorv327[5]
.sym 40105 $abc$35683$n3878
.sym 40106 $abc$35683$n3956_1
.sym 40107 picorv32.cpuregs_rs1[18]
.sym 40108 $abc$35683$n4215
.sym 40109 basesoc_picorv327[15]
.sym 40110 $abc$35683$n3879
.sym 40113 $abc$35683$n3910
.sym 40114 $abc$35683$n3056_1
.sym 40115 $abc$35683$n3909_1
.sym 40116 $abc$35683$n3913
.sym 40119 basesoc_picorv327[8]
.sym 40120 $abc$35683$n3930
.sym 40121 $abc$35683$n3879
.sym 40122 $abc$35683$n3929
.sym 40125 picorv32.cpu_state[5]
.sym 40126 $abc$35683$n4225
.sym 40127 $abc$35683$n3373
.sym 40128 basesoc_picorv327[12]
.sym 40131 picorv32.is_lui_auipc_jal
.sym 40132 picorv32.cpuregs_rs1[18]
.sym 40133 $abc$35683$n3999
.sym 40134 picorv32.cpu_state[2]
.sym 40137 $abc$35683$n3373
.sym 40138 $abc$35683$n4215
.sym 40139 picorv32.cpu_state[5]
.sym 40140 basesoc_picorv327[2]
.sym 40143 $abc$35683$n3956_1
.sym 40144 basesoc_picorv327[12]
.sym 40145 $abc$35683$n3879
.sym 40146 $abc$35683$n3957_1
.sym 40149 $abc$35683$n3373
.sym 40150 basesoc_picorv327[5]
.sym 40151 picorv32.cpu_state[5]
.sym 40152 $abc$35683$n4218
.sym 40155 $abc$35683$n2891_1
.sym 40156 $abc$35683$n3878
.sym 40157 basesoc_picorv327[17]
.sym 40158 basesoc_picorv327[15]
.sym 40159 $abc$35683$n3062_$glb_ce
.sym 40160 clk12_$glb_clk
.sym 40162 basesoc_picorv327[24]
.sym 40163 $abc$35683$n4015_1
.sym 40164 $abc$35683$n4073
.sym 40165 $abc$35683$n4052
.sym 40166 $abc$35683$n4039_1
.sym 40167 $abc$35683$n4038
.sym 40168 basesoc_picorv327[26]
.sym 40169 $abc$35683$n4066
.sym 40173 basesoc_picorv327[23]
.sym 40175 basesoc_picorv327[13]
.sym 40176 basesoc_picorv327[12]
.sym 40178 $abc$35683$n3878
.sym 40180 $abc$35683$n3965
.sym 40181 $abc$35683$n3967_1
.sym 40182 basesoc_uart_tx_fifo_wrport_we
.sym 40183 $abc$35683$n3999
.sym 40185 basesoc_picorv327[10]
.sym 40186 picorv32.cpu_state[0]
.sym 40188 $abc$35683$n3056_1
.sym 40190 basesoc_picorv327[25]
.sym 40191 basesoc_picorv327[26]
.sym 40192 $abc$35683$n4230
.sym 40193 $abc$35683$n3367_1
.sym 40194 basesoc_picorv327[15]
.sym 40195 basesoc_picorv327[20]
.sym 40196 basesoc_picorv327[30]
.sym 40197 basesoc_picorv327[21]
.sym 40203 picorv32.reg_pc[31]
.sym 40204 $abc$35683$n3891
.sym 40205 $abc$35683$n2896
.sym 40207 $abc$35683$n3993
.sym 40208 picorv32.cpuregs_rs1[31]
.sym 40210 $abc$35683$n4230
.sym 40212 picorv32.cpuregs_rs1[17]
.sym 40213 picorv32.mem_do_prefetch
.sym 40214 $abc$35683$n3991_1
.sym 40216 picorv32.is_lui_auipc_jal
.sym 40217 $abc$35683$n3992
.sym 40218 basesoc_picorv327[8]
.sym 40219 picorv32.mem_do_wdata
.sym 40220 $abc$35683$n3990
.sym 40221 basesoc_picorv327[17]
.sym 40222 $abc$35683$n3367_1
.sym 40225 $abc$35683$n3989
.sym 40226 $abc$35683$n3373
.sym 40228 picorv32.cpu_state[5]
.sym 40229 picorv32.cpu_state[2]
.sym 40230 basesoc_picorv327[30]
.sym 40231 $abc$35683$n3879
.sym 40233 $abc$35683$n4221
.sym 40236 picorv32.reg_pc[31]
.sym 40237 $abc$35683$n3891
.sym 40238 picorv32.is_lui_auipc_jal
.sym 40239 picorv32.cpuregs_rs1[31]
.sym 40242 $abc$35683$n3367_1
.sym 40243 $abc$35683$n3991_1
.sym 40244 $abc$35683$n4230
.sym 40245 $abc$35683$n3993
.sym 40248 $abc$35683$n3989
.sym 40249 $abc$35683$n3879
.sym 40250 basesoc_picorv327[17]
.sym 40251 $abc$35683$n3990
.sym 40254 picorv32.cpu_state[2]
.sym 40255 picorv32.cpuregs_rs1[17]
.sym 40256 $abc$35683$n3992
.sym 40257 picorv32.is_lui_auipc_jal
.sym 40260 basesoc_picorv327[8]
.sym 40261 $abc$35683$n3373
.sym 40262 picorv32.cpu_state[5]
.sym 40263 $abc$35683$n4221
.sym 40269 basesoc_picorv327[30]
.sym 40272 basesoc_picorv327[17]
.sym 40273 $abc$35683$n4230
.sym 40274 picorv32.cpu_state[5]
.sym 40275 $abc$35683$n3373
.sym 40278 picorv32.mem_do_prefetch
.sym 40279 picorv32.mem_do_wdata
.sym 40281 $abc$35683$n2896
.sym 40282 $abc$35683$n3062_$glb_ce
.sym 40283 clk12_$glb_clk
.sym 40285 $abc$35683$n4017
.sym 40286 $abc$35683$n3922
.sym 40287 $abc$35683$n4010
.sym 40288 basesoc_picorv327[30]
.sym 40289 $abc$35683$n4080_1
.sym 40290 $abc$35683$n4003_1
.sym 40291 $abc$35683$n4079
.sym 40292 $abc$35683$n4059_1
.sym 40293 $abc$35683$n232
.sym 40298 basesoc_picorv327[26]
.sym 40300 picorv32.is_lui_auipc_jal
.sym 40303 basesoc_picorv327[29]
.sym 40304 basesoc_picorv327[24]
.sym 40307 basesoc_picorv327[28]
.sym 40309 $abc$35683$n4415
.sym 40311 basesoc_picorv327[19]
.sym 40313 $abc$35683$n4240
.sym 40314 $abc$35683$n2891_1
.sym 40316 basesoc_picorv327[14]
.sym 40317 basesoc_picorv327[26]
.sym 40318 basesoc_picorv327[25]
.sym 40320 basesoc_picorv327[4]
.sym 40327 $abc$35683$n4238
.sym 40328 basesoc_picorv327[25]
.sym 40329 picorv32.cpu_state[5]
.sym 40330 basesoc_picorv327[15]
.sym 40332 picorv32.cpuregs_rs1[30]
.sym 40333 $abc$35683$n4035
.sym 40334 picorv32.cpu_state[2]
.sym 40335 basesoc_picorv327[14]
.sym 40336 $abc$35683$n4033_1
.sym 40337 picorv32.cpu_state[5]
.sym 40338 $abc$35683$n4227
.sym 40339 $abc$35683$n3879
.sym 40340 $abc$35683$n4228
.sym 40341 $abc$35683$n3373
.sym 40342 picorv32.is_lui_auipc_jal
.sym 40343 basesoc_picorv327[6]
.sym 40344 basesoc_picorv327[4]
.sym 40345 $abc$35683$n2891_1
.sym 40346 $abc$35683$n4236
.sym 40347 $abc$35683$n4082
.sym 40349 $abc$35683$n4032
.sym 40352 basesoc_picorv327[23]
.sym 40353 $abc$35683$n3367_1
.sym 40354 $abc$35683$n4236
.sym 40355 $abc$35683$n4031
.sym 40357 $abc$35683$n3878
.sym 40359 picorv32.is_lui_auipc_jal
.sym 40360 picorv32.cpu_state[2]
.sym 40361 picorv32.cpuregs_rs1[30]
.sym 40362 $abc$35683$n4082
.sym 40365 $abc$35683$n4228
.sym 40366 basesoc_picorv327[15]
.sym 40367 picorv32.cpu_state[5]
.sym 40368 $abc$35683$n3373
.sym 40371 $abc$35683$n3879
.sym 40372 basesoc_picorv327[23]
.sym 40373 $abc$35683$n4031
.sym 40374 $abc$35683$n4032
.sym 40377 $abc$35683$n4238
.sym 40378 $abc$35683$n3373
.sym 40379 picorv32.cpu_state[5]
.sym 40380 basesoc_picorv327[25]
.sym 40383 $abc$35683$n3878
.sym 40384 $abc$35683$n2891_1
.sym 40385 basesoc_picorv327[4]
.sym 40386 basesoc_picorv327[6]
.sym 40389 $abc$35683$n4236
.sym 40390 picorv32.cpu_state[5]
.sym 40391 basesoc_picorv327[23]
.sym 40392 $abc$35683$n3373
.sym 40395 $abc$35683$n3373
.sym 40396 picorv32.cpu_state[5]
.sym 40397 basesoc_picorv327[14]
.sym 40398 $abc$35683$n4227
.sym 40401 $abc$35683$n4033_1
.sym 40402 $abc$35683$n3367_1
.sym 40403 $abc$35683$n4035
.sym 40404 $abc$35683$n4236
.sym 40405 $abc$35683$n3062_$glb_ce
.sym 40406 clk12_$glb_clk
.sym 40408 $abc$35683$n4239_1
.sym 40409 $abc$35683$n3978
.sym 40410 $abc$35683$n4240_1
.sym 40411 $abc$35683$n4011
.sym 40412 basesoc_picorv327[20]
.sym 40413 basesoc_picorv327[21]
.sym 40414 $abc$35683$n4046
.sym 40415 basesoc_picorv327[19]
.sym 40420 basesoc_picorv327[7]
.sym 40423 basesoc_picorv327[30]
.sym 40426 basesoc_picorv327[23]
.sym 40427 picorv32.cpuregs_rs1[23]
.sym 40428 basesoc_picorv327[25]
.sym 40431 $abc$35683$n3930
.sym 40432 basesoc_picorv323[3]
.sym 40433 basesoc_picorv327[24]
.sym 40439 basesoc_picorv323[3]
.sym 40440 $abc$35683$n3879
.sym 40449 basesoc_picorv327[16]
.sym 40450 $abc$35683$n3971
.sym 40451 basesoc_picorv327[23]
.sym 40452 $abc$35683$n4045_1
.sym 40455 $abc$35683$n3970_1
.sym 40458 $abc$35683$n3977
.sym 40459 $abc$35683$n3878
.sym 40462 $abc$35683$n4036_1
.sym 40464 $abc$35683$n3978
.sym 40466 $abc$35683$n3879
.sym 40467 basesoc_picorv327[25]
.sym 40468 $abc$35683$n3981
.sym 40469 basesoc_picorv327[20]
.sym 40471 $abc$35683$n4046
.sym 40473 basesoc_picorv327[22]
.sym 40474 basesoc_picorv327[14]
.sym 40475 basesoc_picorv323[0]
.sym 40476 basesoc_picorv327[24]
.sym 40477 $abc$35683$n2891_1
.sym 40478 basesoc_picorv327[21]
.sym 40479 $abc$35683$n3056_1
.sym 40483 basesoc_picorv323[0]
.sym 40484 basesoc_picorv327[23]
.sym 40485 basesoc_picorv327[22]
.sym 40488 $abc$35683$n3971
.sym 40489 basesoc_picorv327[14]
.sym 40490 $abc$35683$n3879
.sym 40491 $abc$35683$n3970_1
.sym 40494 basesoc_picorv327[25]
.sym 40495 $abc$35683$n4045_1
.sym 40496 $abc$35683$n4046
.sym 40497 $abc$35683$n3879
.sym 40500 $abc$35683$n2891_1
.sym 40501 basesoc_picorv327[16]
.sym 40502 $abc$35683$n3878
.sym 40503 basesoc_picorv327[14]
.sym 40506 $abc$35683$n3978
.sym 40507 $abc$35683$n3056_1
.sym 40508 $abc$35683$n3977
.sym 40509 $abc$35683$n3981
.sym 40512 basesoc_picorv327[22]
.sym 40514 $abc$35683$n2891_1
.sym 40518 basesoc_picorv327[21]
.sym 40520 basesoc_picorv327[20]
.sym 40521 basesoc_picorv323[0]
.sym 40524 $abc$35683$n3878
.sym 40525 $abc$35683$n4036_1
.sym 40526 $abc$35683$n3056_1
.sym 40527 basesoc_picorv327[24]
.sym 40528 $abc$35683$n3062_$glb_ce
.sym 40529 clk12_$glb_clk
.sym 40531 $abc$35683$n4049
.sym 40532 $abc$35683$n4312_1
.sym 40533 $abc$35683$n4238_1
.sym 40534 $abc$35683$n4237_1
.sym 40535 $abc$35683$n4314
.sym 40536 $abc$35683$n4235_1
.sym 40537 $abc$35683$n4236_1
.sym 40538 $abc$35683$n4050
.sym 40544 basesoc_uart_tx_fifo_do_read
.sym 40545 picorv32.cpu_state[2]
.sym 40546 $abc$35683$n3957_1
.sym 40547 basesoc_picorv327[14]
.sym 40549 picorv32.cpu_state[2]
.sym 40551 $abc$35683$n3056_1
.sym 40552 $abc$35683$n3978
.sym 40553 basesoc_picorv327[15]
.sym 40554 $abc$35683$n3971
.sym 40556 $abc$35683$n5462
.sym 40560 basesoc_picorv327[15]
.sym 40565 basesoc_picorv327[19]
.sym 40566 $abc$35683$n4256_1
.sym 40573 $abc$35683$n4295_1
.sym 40574 $abc$35683$n4234_1
.sym 40575 basesoc_picorv323[2]
.sym 40576 $abc$35683$n4442_1
.sym 40577 basesoc_picorv323[4]
.sym 40578 $abc$35683$n4232_1
.sym 40580 $abc$35683$n4233_1
.sym 40583 $abc$35683$n4256_1
.sym 40584 $abc$35683$n4386
.sym 40585 basesoc_picorv323[4]
.sym 40586 $abc$35683$n4241_1
.sym 40588 $abc$35683$n4230_1
.sym 40590 $abc$35683$n4238_1
.sym 40591 basesoc_picorv323[1]
.sym 40592 basesoc_picorv323[3]
.sym 40593 $abc$35683$n4226_1
.sym 40596 $abc$35683$n4227_1
.sym 40601 $abc$35683$n4235_1
.sym 40603 $abc$35683$n4387
.sym 40605 $abc$35683$n4230_1
.sym 40606 basesoc_picorv323[1]
.sym 40607 $abc$35683$n4232_1
.sym 40612 $abc$35683$n4442_1
.sym 40613 basesoc_picorv323[4]
.sym 40614 $abc$35683$n4387
.sym 40617 $abc$35683$n4235_1
.sym 40618 basesoc_picorv323[2]
.sym 40619 $abc$35683$n4238_1
.sym 40623 $abc$35683$n4241_1
.sym 40624 basesoc_picorv323[4]
.sym 40625 $abc$35683$n4226_1
.sym 40626 $abc$35683$n4256_1
.sym 40629 $abc$35683$n4387
.sym 40630 basesoc_picorv323[4]
.sym 40631 $abc$35683$n4256_1
.sym 40632 $abc$35683$n4386
.sym 40635 $abc$35683$n4227_1
.sym 40636 basesoc_picorv323[3]
.sym 40638 $abc$35683$n4234_1
.sym 40641 $abc$35683$n4232_1
.sym 40642 $abc$35683$n4233_1
.sym 40644 basesoc_picorv323[1]
.sym 40647 $abc$35683$n4295_1
.sym 40648 basesoc_picorv323[3]
.sym 40650 $abc$35683$n4234_1
.sym 40654 $abc$35683$n4310_1
.sym 40655 $abc$35683$n4363
.sym 40656 $abc$35683$n4413
.sym 40657 $abc$35683$n4367
.sym 40658 $abc$35683$n4415
.sym 40659 $abc$35683$n4301_1
.sym 40660 $abc$35683$n4400_1
.sym 40661 $abc$35683$n4309_1
.sym 40671 $abc$35683$n4256_1
.sym 40675 $abc$35683$n3878
.sym 40677 $abc$35683$n4295_1
.sym 40681 basesoc_uart_tx_fifo_do_read
.sym 40687 $abc$35683$n3056_1
.sym 40696 $abc$35683$n5461
.sym 40697 $abc$35683$n4238_1
.sym 40698 $abc$35683$n4342
.sym 40699 $abc$35683$n4303_1
.sym 40700 basesoc_picorv323[2]
.sym 40703 $abc$35683$n4311
.sym 40704 basesoc_picorv323[3]
.sym 40705 $abc$35683$n4306_1
.sym 40706 basesoc_picorv323[2]
.sym 40708 $abc$35683$n4235_1
.sym 40709 $abc$35683$n4231_1
.sym 40710 $abc$35683$n4343
.sym 40711 $abc$35683$n4308
.sym 40712 $abc$35683$n4345
.sym 40714 $abc$35683$n4295_1
.sym 40718 basesoc_picorv323[4]
.sym 40719 $abc$35683$n4344
.sym 40724 $abc$35683$n4307_1
.sym 40726 $abc$35683$n4256_1
.sym 40728 $abc$35683$n4235_1
.sym 40730 basesoc_picorv323[2]
.sym 40731 $abc$35683$n4231_1
.sym 40734 $abc$35683$n4295_1
.sym 40735 $abc$35683$n4238_1
.sym 40737 basesoc_picorv323[2]
.sym 40740 $abc$35683$n4308
.sym 40742 $abc$35683$n4307_1
.sym 40743 basesoc_picorv323[2]
.sym 40746 $abc$35683$n4306_1
.sym 40747 basesoc_picorv323[3]
.sym 40749 $abc$35683$n4303_1
.sym 40752 basesoc_picorv323[2]
.sym 40754 $abc$35683$n4308
.sym 40755 $abc$35683$n4311
.sym 40758 $abc$35683$n4344
.sym 40759 basesoc_picorv323[3]
.sym 40760 $abc$35683$n4342
.sym 40764 $abc$35683$n4343
.sym 40765 $abc$35683$n5461
.sym 40766 $abc$35683$n4256_1
.sym 40767 basesoc_picorv323[4]
.sym 40770 $abc$35683$n4344
.sym 40772 $abc$35683$n4345
.sym 40773 basesoc_picorv323[3]
.sym 40777 $abc$35683$n2721
.sym 40778 $abc$35683$n2730
.sym 40779 basesoc_uart_phy_tx_busy
.sym 40780 $abc$35683$n2739
.sym 40781 $abc$35683$n2798
.sym 40784 $abc$35683$n5691
.sym 40789 $abc$35683$n2727
.sym 40790 $PACKER_VCC_NET
.sym 40791 basesoc_uart_phy_sink_valid
.sym 40799 $abc$35683$n4365
.sym 40802 $abc$35683$n2798
.sym 40805 $abc$35683$n4415
.sym 40808 $abc$35683$n2798
.sym 40820 $abc$35683$n2721
.sym 40825 basesoc_uart_phy_tx_reg[0]
.sym 40827 $abc$35683$n3206
.sym 40838 sys_rst
.sym 40845 $abc$35683$n2727
.sym 40887 $abc$35683$n2727
.sym 40889 sys_rst
.sym 40894 $abc$35683$n3206
.sym 40895 basesoc_uart_phy_tx_reg[0]
.sym 40896 $abc$35683$n2727
.sym 40897 $abc$35683$n2721
.sym 40898 clk12_$glb_clk
.sym 40899 sys_rst_$glb_sr
.sym 40913 $abc$35683$n3206
.sym 40917 basesoc_uart_phy_uart_clk_txen
.sym 40919 $abc$35683$n2721
.sym 40921 $abc$35683$n2730
.sym 40922 sys_rst
.sym 40923 basesoc_uart_phy_tx_busy
.sym 40943 basesoc_uart_tx_fifo_consume[2]
.sym 40956 basesoc_uart_tx_fifo_consume[1]
.sym 40958 $PACKER_VCC_NET
.sym 40960 basesoc_uart_tx_fifo_consume[3]
.sym 40968 $abc$35683$n2798
.sym 40972 basesoc_uart_tx_fifo_consume[0]
.sym 40973 $nextpnr_ICESTORM_LC_19$O
.sym 40976 basesoc_uart_tx_fifo_consume[0]
.sym 40979 $auto$alumacc.cc:474:replace_alu$6008.C[2]
.sym 40981 basesoc_uart_tx_fifo_consume[1]
.sym 40985 $auto$alumacc.cc:474:replace_alu$6008.C[3]
.sym 40988 basesoc_uart_tx_fifo_consume[2]
.sym 40989 $auto$alumacc.cc:474:replace_alu$6008.C[2]
.sym 40994 basesoc_uart_tx_fifo_consume[3]
.sym 40995 $auto$alumacc.cc:474:replace_alu$6008.C[3]
.sym 41016 $PACKER_VCC_NET
.sym 41017 basesoc_uart_tx_fifo_consume[0]
.sym 41020 $abc$35683$n2798
.sym 41021 clk12_$glb_clk
.sym 41022 sys_rst_$glb_sr
.sym 41044 basesoc_uart_tx_fifo_do_read
.sym 41161 basesoc_dat_w[3]
.sym 41264 $abc$35683$n4599
.sym 41281 $abc$35683$n3021
.sym 41291 user_btn_n
.sym 41360 user_btn_n
.sym 41382 array_muxed1[8]
.sym 41385 array_muxed1[8]
.sym 41386 array_muxed0[14]
.sym 41387 $abc$35683$n3815
.sym 41391 $abc$35683$n3809_1
.sym 41392 array_muxed0[14]
.sym 41397 slave_sel_r[2]
.sym 41426 $abc$35683$n2942
.sym 41434 spiflash_bus_dat_r[23]
.sym 41440 spiflash_bus_dat_r[12]
.sym 41465 picorv32.mem_rdata_latched[9]
.sym 41490 picorv32.mem_rdata_latched[9]
.sym 41531 clk12_$glb_clk
.sym 41533 array_muxed1[10]
.sym 41538 $abc$35683$n2942
.sym 41546 $PACKER_GND_NET
.sym 41549 $PACKER_GND_NET
.sym 41552 $PACKER_GND_NET
.sym 41555 array_muxed0[13]
.sym 41557 basesoc_picorv327[1]
.sym 41560 $abc$35683$n2964
.sym 41563 basesoc_we
.sym 41564 array_muxed1[7]
.sym 41575 picorv32.mem_rdata_q[9]
.sym 41576 spiflash_bus_dat_r[10]
.sym 41578 spiflash_bus_dat_r[9]
.sym 41579 array_muxed0[7]
.sym 41580 array_muxed0[5]
.sym 41582 spiflash_bus_dat_r[23]
.sym 41584 $abc$35683$n3808
.sym 41585 array_muxed0[10]
.sym 41587 $abc$35683$n2898_1
.sym 41588 $abc$35683$n3344
.sym 41589 array_muxed0[4]
.sym 41592 $abc$35683$n2942
.sym 41594 array_muxed0[8]
.sym 41596 array_muxed0[6]
.sym 41597 spiflash_bus_dat_r[11]
.sym 41598 array_muxed0[9]
.sym 41599 spiflash_bus_dat_r[22]
.sym 41603 spiflash_bus_dat_r[8]
.sym 41605 spiflash_bus_dat_r[21]
.sym 41607 array_muxed0[5]
.sym 41608 $abc$35683$n3344
.sym 41609 spiflash_bus_dat_r[22]
.sym 41613 $abc$35683$n3344
.sym 41614 spiflash_bus_dat_r[21]
.sym 41616 array_muxed0[4]
.sym 41619 array_muxed0[8]
.sym 41621 spiflash_bus_dat_r[9]
.sym 41622 $abc$35683$n3344
.sym 41625 spiflash_bus_dat_r[11]
.sym 41626 array_muxed0[10]
.sym 41627 $abc$35683$n3344
.sym 41632 $abc$35683$n3344
.sym 41633 spiflash_bus_dat_r[8]
.sym 41634 array_muxed0[7]
.sym 41637 spiflash_bus_dat_r[23]
.sym 41639 $abc$35683$n3344
.sym 41640 array_muxed0[6]
.sym 41644 picorv32.mem_rdata_q[9]
.sym 41645 $abc$35683$n2898_1
.sym 41646 $abc$35683$n3808
.sym 41649 array_muxed0[9]
.sym 41650 spiflash_bus_dat_r[10]
.sym 41651 $abc$35683$n3344
.sym 41653 $abc$35683$n2942
.sym 41654 clk12_$glb_clk
.sym 41655 sys_rst_$glb_sr
.sym 41656 $abc$35683$n4520_1
.sym 41657 basesoc_we
.sym 41658 $abc$35683$n3520_1
.sym 41659 $abc$35683$n4521_1
.sym 41660 $abc$35683$n4537
.sym 41661 $abc$35683$n2705
.sym 41662 $abc$35683$n4548_1
.sym 41663 $abc$35683$n4522
.sym 41667 basesoc_picorv323[15]
.sym 41672 spiflash_bus_dat_r[24]
.sym 41673 picorv32.mem_do_wdata
.sym 41675 $abc$35683$n3344
.sym 41676 spiflash_bus_dat_r[12]
.sym 41677 array_muxed2[3]
.sym 41679 array_muxed2[2]
.sym 41681 basesoc_picorv327[0]
.sym 41683 $abc$35683$n3802
.sym 41684 array_muxed0[9]
.sym 41687 $abc$35683$n3433
.sym 41688 basesoc_picorv327[0]
.sym 41690 $abc$35683$n3418
.sym 41697 $abc$35683$n2926_1
.sym 41699 spiflash_bus_dat_r[10]
.sym 41700 slave_sel_r[1]
.sym 41701 spiflash_bus_dat_r[9]
.sym 41702 $abc$35683$n3419_1
.sym 41703 $abc$35683$n3809_1
.sym 41704 picorv32.mem_rdata_latched[10]
.sym 41705 $abc$35683$n2977
.sym 41706 spiflash_bus_dat_r[22]
.sym 41707 $abc$35683$n3815
.sym 41708 slave_sel_r[1]
.sym 41709 $abc$35683$n4530_1
.sym 41710 spiflash_bus_dat_r[8]
.sym 41712 spiflash_bus_dat_r[11]
.sym 41713 $abc$35683$n3812
.sym 41716 $abc$35683$n3806_1
.sym 41717 $abc$35683$n2831
.sym 41723 $abc$35683$n3520_1
.sym 41725 $abc$35683$n2831
.sym 41728 $abc$35683$n4522
.sym 41730 spiflash_bus_dat_r[10]
.sym 41731 $abc$35683$n2831
.sym 41732 $abc$35683$n3812
.sym 41733 slave_sel_r[1]
.sym 41736 slave_sel_r[1]
.sym 41737 $abc$35683$n2831
.sym 41738 $abc$35683$n3419_1
.sym 41739 spiflash_bus_dat_r[22]
.sym 41742 $abc$35683$n3809_1
.sym 41743 slave_sel_r[1]
.sym 41744 spiflash_bus_dat_r[9]
.sym 41745 $abc$35683$n2831
.sym 41750 picorv32.mem_rdata_latched[10]
.sym 41755 $abc$35683$n2831
.sym 41756 $abc$35683$n2926_1
.sym 41757 $abc$35683$n3520_1
.sym 41760 $abc$35683$n2831
.sym 41761 spiflash_bus_dat_r[8]
.sym 41762 $abc$35683$n3806_1
.sym 41763 slave_sel_r[1]
.sym 41767 $abc$35683$n4530_1
.sym 41768 $abc$35683$n4522
.sym 41769 $abc$35683$n2977
.sym 41772 $abc$35683$n2831
.sym 41773 spiflash_bus_dat_r[11]
.sym 41774 $abc$35683$n3815
.sym 41775 slave_sel_r[1]
.sym 41777 clk12_$glb_clk
.sym 41779 $abc$35683$n4564
.sym 41780 $abc$35683$n4518_1
.sym 41781 $abc$35683$n4547_1
.sym 41782 $abc$35683$n4572_1
.sym 41783 $abc$35683$n4545_1
.sym 41784 $abc$35683$n4546
.sym 41785 $abc$35683$n4527_1
.sym 41786 $abc$35683$n4611
.sym 41789 $abc$35683$n4605
.sym 41791 spiflash_bus_dat_r[15]
.sym 41792 basesoc_picorv323[9]
.sym 41793 array_muxed0[1]
.sym 41794 $abc$35683$n4936
.sym 41796 array_muxed0[11]
.sym 41797 $abc$35683$n2831
.sym 41798 array_muxed0[4]
.sym 41799 $abc$35683$n2839_1
.sym 41800 basesoc_we
.sym 41801 $abc$35683$n2922
.sym 41802 $abc$35683$n3520_1
.sym 41803 basesoc_picorv323[2]
.sym 41805 $abc$35683$n4582
.sym 41806 basesoc_picorv327[1]
.sym 41807 picorv32.mem_rdata_latched[13]
.sym 41809 $abc$35683$n2705
.sym 41810 $abc$35683$n3432
.sym 41811 basesoc_picorv327[1]
.sym 41813 basesoc_counter[0]
.sym 41814 $abc$35683$n4582
.sym 41820 $abc$35683$n2939_1
.sym 41821 $abc$35683$n2917_1
.sym 41822 $abc$35683$n3520_1
.sym 41823 $abc$35683$n4582
.sym 41824 $abc$35683$n2831
.sym 41825 $abc$35683$n3805
.sym 41827 $abc$35683$n3413
.sym 41828 $abc$35683$n3811
.sym 41829 $abc$35683$n4519
.sym 41830 $abc$35683$n3808
.sym 41831 picorv32.mem_wordsize[1]
.sym 41832 $abc$35683$n2909
.sym 41833 $abc$35683$n3805
.sym 41835 $abc$35683$n4522
.sym 41838 $abc$35683$n4557_1
.sym 41839 picorv32.mem_wordsize[0]
.sym 41840 basesoc_picorv327[1]
.sym 41844 $abc$35683$n4528
.sym 41846 $abc$35683$n3409
.sym 41847 picorv32.mem_wordsize[0]
.sym 41849 $abc$35683$n2964
.sym 41853 $abc$35683$n2939_1
.sym 41854 $abc$35683$n3808
.sym 41855 basesoc_picorv327[1]
.sym 41860 basesoc_picorv327[1]
.sym 41861 $abc$35683$n3409
.sym 41862 $abc$35683$n3805
.sym 41865 $abc$35683$n3520_1
.sym 41866 $abc$35683$n2917_1
.sym 41867 $abc$35683$n2831
.sym 41871 $abc$35683$n4582
.sym 41872 $abc$35683$n2964
.sym 41873 $abc$35683$n3811
.sym 41874 picorv32.mem_wordsize[1]
.sym 41877 $abc$35683$n4522
.sym 41879 $abc$35683$n4557_1
.sym 41880 $abc$35683$n3413
.sym 41883 $abc$35683$n4528
.sym 41884 picorv32.mem_wordsize[1]
.sym 41885 $abc$35683$n3808
.sym 41886 picorv32.mem_wordsize[0]
.sym 41889 $abc$35683$n4519
.sym 41890 $abc$35683$n3805
.sym 41891 picorv32.mem_wordsize[1]
.sym 41892 picorv32.mem_wordsize[0]
.sym 41896 $abc$35683$n3520_1
.sym 41897 $abc$35683$n2909
.sym 41898 $abc$35683$n2831
.sym 41902 picorv32.mem_rdata_latched[13]
.sym 41903 $abc$35683$n4680
.sym 41904 $abc$35683$n4703
.sym 41905 $abc$35683$n4692
.sym 41906 picorv32.decoded_imm_uj[11]
.sym 41907 picorv32.decoded_imm_uj[31]
.sym 41908 $abc$35683$n2983
.sym 41909 $abc$35683$n4554_1
.sym 41913 basesoc_picorv327[20]
.sym 41915 $abc$35683$n2839_1
.sym 41918 $abc$35683$n2913
.sym 41919 $abc$35683$n2907
.sym 41920 $abc$35683$n2909
.sym 41921 basesoc_picorv327[21]
.sym 41922 $abc$35683$n2973
.sym 41924 $abc$35683$n3803_1
.sym 41925 $abc$35683$n2956
.sym 41929 $abc$35683$n3427
.sym 41930 $abc$35683$n2968
.sym 41932 picorv32.reg_out[12]
.sym 41934 $abc$35683$n4527_1
.sym 41935 $abc$35683$n4592
.sym 41936 slave_sel_r[1]
.sym 41943 slave_sel_r[1]
.sym 41946 picorv32.mem_rdata_latched[20]
.sym 41947 $abc$35683$n3522
.sym 41951 picorv32.mem_rdata_latched[7]
.sym 41952 $abc$35683$n3432
.sym 41953 $abc$35683$n3802
.sym 41955 picorv32.mem_rdata_latched[18]
.sym 41956 spiflash_bus_dat_r[12]
.sym 41957 $abc$35683$n3433
.sym 41958 $abc$35683$n2960
.sym 41960 basesoc_picorv327[0]
.sym 41962 slave_sel_r[1]
.sym 41963 $abc$35683$n2831
.sym 41964 $abc$35683$n2973
.sym 41965 picorv32.latched_is_lu
.sym 41966 $abc$35683$n3413
.sym 41967 spiflash_bus_dat_r[15]
.sym 41971 basesoc_picorv327[1]
.sym 41974 $abc$35683$n3803_1
.sym 41976 $abc$35683$n3803_1
.sym 41977 $abc$35683$n3802
.sym 41978 $abc$35683$n2831
.sym 41982 slave_sel_r[1]
.sym 41983 $abc$35683$n2831
.sym 41984 $abc$35683$n3433
.sym 41985 spiflash_bus_dat_r[12]
.sym 41989 picorv32.mem_rdata_latched[20]
.sym 41994 picorv32.mem_rdata_latched[18]
.sym 42000 $abc$35683$n3432
.sym 42001 basesoc_picorv327[1]
.sym 42002 $abc$35683$n2960
.sym 42003 basesoc_picorv327[0]
.sym 42007 picorv32.latched_is_lu
.sym 42008 $abc$35683$n3413
.sym 42009 $abc$35683$n3522
.sym 42013 picorv32.mem_rdata_latched[7]
.sym 42018 $abc$35683$n2973
.sym 42019 slave_sel_r[1]
.sym 42020 spiflash_bus_dat_r[15]
.sym 42021 $abc$35683$n2831
.sym 42023 clk12_$glb_clk
.sym 42025 $abc$35683$n4709_1
.sym 42026 $abc$35683$n4674_1
.sym 42027 $abc$35683$n4733_1
.sym 42028 picorv32.decoded_imm[23]
.sym 42029 $abc$35683$n4667_1
.sym 42030 $abc$35683$n4582
.sym 42031 $abc$35683$n4679
.sym 42032 picorv32.decoded_imm[31]
.sym 42035 $abc$35683$n6695
.sym 42036 $abc$35683$n4593
.sym 42037 picorv32.mem_do_rinst
.sym 42038 $abc$35683$n2983
.sym 42039 $abc$35683$n3185
.sym 42040 picorv32.decoded_imm_uj[4]
.sym 42042 picorv32.mem_wordsize[1]
.sym 42043 $abc$35683$n232
.sym 42044 picorv32.mem_rdata_latched[13]
.sym 42045 array_muxed0[6]
.sym 42047 basesoc_picorv327[19]
.sym 42049 picorv32.decoded_imm_uj[29]
.sym 42051 array_muxed1[7]
.sym 42052 $abc$35683$n3369_1
.sym 42053 $abc$35683$n2960
.sym 42054 $abc$35683$n2943_1
.sym 42055 $abc$35683$n3369_1
.sym 42056 $abc$35683$n2956
.sym 42057 $abc$35683$n2983
.sym 42059 $abc$35683$n3369_1
.sym 42060 basesoc_we
.sym 42066 $abc$35683$n3801_1
.sym 42067 $abc$35683$n3432
.sym 42068 $abc$35683$n2983
.sym 42070 $abc$35683$n2943_1
.sym 42072 picorv32.mem_rdata_q[7]
.sym 42073 $abc$35683$n2972
.sym 42077 basesoc_picorv328[31]
.sym 42079 basesoc_picorv323[7]
.sym 42080 $abc$35683$n2898_1
.sym 42083 basesoc_picorv327[1]
.sym 42087 $abc$35683$n4582
.sym 42088 $abc$35683$n5466
.sym 42089 $abc$35683$n5467
.sym 42090 basesoc_picorv323[15]
.sym 42091 picorv32.mem_wordsize[1]
.sym 42093 $abc$35683$n2960
.sym 42094 basesoc_picorv327[0]
.sym 42096 $abc$35683$n3522
.sym 42097 picorv32.mem_wordsize[1]
.sym 42099 $abc$35683$n3801_1
.sym 42100 $abc$35683$n2898_1
.sym 42101 picorv32.mem_rdata_q[7]
.sym 42105 $abc$35683$n3432
.sym 42106 $abc$35683$n2960
.sym 42107 $abc$35683$n4582
.sym 42108 picorv32.mem_wordsize[1]
.sym 42111 basesoc_picorv328[31]
.sym 42112 basesoc_picorv323[15]
.sym 42114 $abc$35683$n3522
.sym 42117 $abc$35683$n5467
.sym 42118 $abc$35683$n3801_1
.sym 42119 $abc$35683$n3522
.sym 42120 $abc$35683$n5466
.sym 42123 $abc$35683$n2943_1
.sym 42124 $abc$35683$n4582
.sym 42125 picorv32.mem_wordsize[1]
.sym 42126 $abc$35683$n2972
.sym 42130 basesoc_picorv323[7]
.sym 42137 picorv32.mem_wordsize[1]
.sym 42138 basesoc_picorv327[0]
.sym 42141 $abc$35683$n2972
.sym 42142 $abc$35683$n5466
.sym 42143 basesoc_picorv327[1]
.sym 42144 $abc$35683$n2943_1
.sym 42145 $abc$35683$n2983
.sym 42146 clk12_$glb_clk
.sym 42148 $abc$35683$n4662_1
.sym 42149 $abc$35683$n4636
.sym 42150 picorv32.decoded_imm_uj[20]
.sym 42151 $abc$35683$n4644
.sym 42152 $abc$35683$n4643
.sym 42153 $abc$35683$n4589
.sym 42154 $abc$35683$n4579
.sym 42155 picorv32.decoded_imm_uj[21]
.sym 42160 picorv32.decoded_imm_uj[22]
.sym 42161 $abc$35683$n2831
.sym 42162 picorv32.mem_do_wdata
.sym 42163 basesoc_picorv328[31]
.sym 42164 picorv32.instr_jal
.sym 42165 basesoc_picorv32_trap
.sym 42166 picorv32.decoded_imm_uj[30]
.sym 42168 picorv32.mem_wordsize[0]
.sym 42169 picorv32.decoded_imm_uj[1]
.sym 42170 picorv32.decoded_imm_uj[5]
.sym 42171 picorv32.decoded_imm_uj[10]
.sym 42172 picorv32.decoded_imm[25]
.sym 42174 $abc$35683$n3109_1
.sym 42175 $abc$35683$n4589
.sym 42178 picorv32.decoded_imm[0]
.sym 42179 $abc$35683$n4618
.sym 42180 basesoc_picorv327[0]
.sym 42181 picorv32.mem_rdata_latched[31]
.sym 42182 $abc$35683$n4714_1
.sym 42189 $abc$35683$n4591
.sym 42191 picorv32.latched_is_lu
.sym 42193 $abc$35683$n4715_1
.sym 42198 $abc$35683$n4617
.sym 42199 $abc$35683$n3427
.sym 42202 $abc$35683$n4616
.sym 42203 $abc$35683$n4618
.sym 42205 $abc$35683$n4592
.sym 42206 picorv32.latched_is_lh
.sym 42207 $abc$35683$n4590
.sym 42209 $abc$35683$n4643
.sym 42210 $abc$35683$n4589
.sym 42213 $abc$35683$n2960
.sym 42215 $abc$35683$n3369_1
.sym 42216 $abc$35683$n3522
.sym 42217 $abc$35683$n4593
.sym 42218 $abc$35683$n4589
.sym 42222 $abc$35683$n4592
.sym 42224 $abc$35683$n4590
.sym 42228 $abc$35683$n4589
.sym 42229 $abc$35683$n4715_1
.sym 42230 $abc$35683$n3369_1
.sym 42231 $abc$35683$n4643
.sym 42235 picorv32.latched_is_lh
.sym 42236 picorv32.latched_is_lu
.sym 42240 $abc$35683$n4618
.sym 42241 $abc$35683$n4589
.sym 42242 $abc$35683$n3369_1
.sym 42243 $abc$35683$n4616
.sym 42246 picorv32.latched_is_lu
.sym 42247 $abc$35683$n2960
.sym 42248 $abc$35683$n3522
.sym 42253 $abc$35683$n4617
.sym 42255 $abc$35683$n4590
.sym 42258 $abc$35683$n3522
.sym 42259 $abc$35683$n3427
.sym 42260 picorv32.latched_is_lu
.sym 42264 $abc$35683$n4593
.sym 42265 $abc$35683$n4591
.sym 42266 $abc$35683$n3369_1
.sym 42267 $abc$35683$n4589
.sym 42269 clk12_$glb_clk
.sym 42271 picorv32.decoded_imm[29]
.sym 42272 $abc$35683$n4610
.sym 42273 $abc$35683$n4642
.sym 42274 $abc$35683$n4661_1
.sym 42275 picorv32.decoded_imm[17]
.sym 42276 picorv32.decoded_imm[13]
.sym 42277 picorv32.decoded_imm[25]
.sym 42278 $abc$35683$n4673_1
.sym 42282 $abc$35683$n6725
.sym 42284 basesoc_picorv323[12]
.sym 42285 picorv32.latched_is_lu
.sym 42288 picorv32.decoded_imm_uj[21]
.sym 42289 picorv32.reg_out[9]
.sym 42291 picorv32.reg_out[12]
.sym 42293 $abc$35683$n3522
.sym 42294 picorv32.decoded_imm_uj[20]
.sym 42295 $abc$35683$n4531
.sym 42296 picorv32.decoded_imm[1]
.sym 42297 $abc$35683$n2705
.sym 42298 $abc$35683$n3716_1
.sym 42299 basesoc_picorv323[2]
.sym 42301 picorv32.cpu_state[4]
.sym 42302 basesoc_picorv327[1]
.sym 42303 $abc$35683$n4579
.sym 42304 $abc$35683$n5192
.sym 42305 $abc$35683$n4604
.sym 42306 picorv32.reg_out[8]
.sym 42316 $abc$35683$n4643
.sym 42317 $abc$35683$n4650_1
.sym 42322 $abc$35683$n4590
.sym 42325 $abc$35683$n4589
.sym 42326 $abc$35683$n4686
.sym 42334 $abc$35683$n4605
.sym 42336 $abc$35683$n3369_1
.sym 42338 $abc$35683$n4599
.sym 42341 picorv32.mem_rdata_latched[31]
.sym 42345 picorv32.mem_rdata_latched[31]
.sym 42351 $abc$35683$n3369_1
.sym 42352 $abc$35683$n4605
.sym 42353 $abc$35683$n4590
.sym 42354 $abc$35683$n4589
.sym 42357 picorv32.mem_rdata_latched[31]
.sym 42363 $abc$35683$n4686
.sym 42364 $abc$35683$n4643
.sym 42365 $abc$35683$n3369_1
.sym 42366 $abc$35683$n4589
.sym 42369 picorv32.mem_rdata_latched[31]
.sym 42375 $abc$35683$n4599
.sym 42377 $abc$35683$n4590
.sym 42381 $abc$35683$n4643
.sym 42382 $abc$35683$n4650_1
.sym 42383 $abc$35683$n4589
.sym 42384 $abc$35683$n3369_1
.sym 42388 picorv32.mem_rdata_latched[31]
.sym 42391 $abc$35683$n3001_$glb_ce
.sym 42392 clk12_$glb_clk
.sym 42394 picorv32.reg_out[17]
.sym 42395 $abc$35683$n3712_1
.sym 42396 $abc$35683$n3704
.sym 42397 picorv32.reg_out[23]
.sym 42398 picorv32.reg_out[25]
.sym 42399 picorv32.reg_out[11]
.sym 42400 picorv32.reg_out[10]
.sym 42401 picorv32.reg_out[21]
.sym 42402 picorv32.decoded_imm_uj[25]
.sym 42405 picorv32.mem_do_wdata
.sym 42406 picorv32.instr_maskirq
.sym 42407 basesoc_ctrl_storage[23]
.sym 42409 array_muxed0[8]
.sym 42411 $abc$35683$n2907
.sym 42412 picorv32.decoded_imm[16]
.sym 42413 picorv32.decoded_imm_uj[3]
.sym 42414 $abc$35683$n4726_1
.sym 42415 $abc$35683$n3121_1
.sym 42417 picorv32.reg_out[8]
.sym 42418 picorv32.decoded_imm[3]
.sym 42419 picorv32.decoded_imm[15]
.sym 42420 picorv32.latched_stalu
.sym 42421 picorv32.decoded_imm[11]
.sym 42422 $abc$35683$n231
.sym 42423 basesoc_picorv328[12]
.sym 42424 picorv32.decoded_imm[14]
.sym 42425 picorv32.reg_out[21]
.sym 42426 $abc$35683$n4527_1
.sym 42427 $abc$35683$n4649_1
.sym 42429 picorv32.reg_out[12]
.sym 42437 picorv32.decoder_trigger
.sym 42438 $abc$35683$n3522
.sym 42440 $abc$35683$n4598
.sym 42442 picorv32.instr_jal
.sym 42444 $abc$35683$n3369_1
.sym 42445 $abc$35683$n4589
.sym 42446 picorv32.latched_stalu
.sym 42449 picorv32.reg_out[9]
.sym 42451 picorv32.reg_out[17]
.sym 42453 picorv32.latched_is_lu
.sym 42454 $abc$35683$n3043
.sym 42456 picorv32.alu_out_q[17]
.sym 42457 picorv32.instr_waitirq
.sym 42460 $abc$35683$n2939_1
.sym 42461 picorv32.alu_out_q[9]
.sym 42464 picorv32.reg_out[11]
.sym 42465 picorv32.alu_out_q[11]
.sym 42466 $abc$35683$n5470
.sym 42468 $abc$35683$n2939_1
.sym 42470 picorv32.latched_is_lu
.sym 42471 $abc$35683$n3522
.sym 42474 picorv32.alu_out_q[9]
.sym 42475 picorv32.latched_stalu
.sym 42476 picorv32.reg_out[9]
.sym 42481 $abc$35683$n3043
.sym 42483 picorv32.instr_jal
.sym 42487 picorv32.reg_out[17]
.sym 42488 picorv32.alu_out_q[17]
.sym 42489 picorv32.latched_stalu
.sym 42492 picorv32.instr_waitirq
.sym 42493 picorv32.instr_jal
.sym 42494 picorv32.decoder_trigger
.sym 42504 $abc$35683$n3369_1
.sym 42505 $abc$35683$n4598
.sym 42506 $abc$35683$n5470
.sym 42507 $abc$35683$n4589
.sym 42511 picorv32.latched_stalu
.sym 42512 picorv32.alu_out_q[11]
.sym 42513 picorv32.reg_out[11]
.sym 42515 clk12_$glb_clk
.sym 42517 $abc$35683$n4128_1
.sym 42518 picorv32.cpuregs_wrdata[1]
.sym 42519 $abc$35683$n3720
.sym 42520 $abc$35683$n4578_1
.sym 42521 $abc$35683$n5192
.sym 42522 $abc$35683$n4154
.sym 42523 picorv32.reg_out[1]
.sym 42524 picorv32.cpuregs_wrdata[9]
.sym 42525 $abc$35683$n3736
.sym 42526 picorv32.reg_out[11]
.sym 42527 $abc$35683$n4309_1
.sym 42528 basesoc_picorv327[2]
.sym 42529 $abc$35683$n4520
.sym 42530 picorv32.cpuregs_rs1[7]
.sym 42531 $abc$35683$n2758
.sym 42532 picorv32.reg_out[23]
.sym 42533 picorv32.reg_out[19]
.sym 42534 picorv32.cpuregs_rs1[1]
.sym 42535 basesoc_picorv327[8]
.sym 42536 picorv32.cpuregs_wrdata[3]
.sym 42537 basesoc_picorv327[11]
.sym 42538 $abc$35683$n4675
.sym 42539 $abc$35683$n3045
.sym 42540 picorv32.irq_state[0]
.sym 42541 picorv32.decoded_imm[28]
.sym 42542 $abc$35683$n3005_1
.sym 42543 picorv32.alu_out_q[10]
.sym 42544 $abc$35683$n3740_1
.sym 42545 $abc$35683$n4543
.sym 42546 $abc$35683$n3045
.sym 42547 picorv32.latched_compr
.sym 42548 picorv32.latched_stalu
.sym 42549 $abc$35683$n2983
.sym 42550 $abc$35683$n4258_1
.sym 42551 $abc$35683$n3369_1
.sym 42552 basesoc_we
.sym 42559 basesoc_picorv323[5]
.sym 42560 $abc$35683$n2983
.sym 42561 basesoc_picorv323[4]
.sym 42562 $abc$35683$n3044
.sym 42563 $abc$35683$n2997_1
.sym 42564 basesoc_picorv323[12]
.sym 42565 $abc$35683$n3522
.sym 42566 basesoc_picorv323[7]
.sym 42568 $abc$35683$n3642
.sym 42570 basesoc_picorv328[15]
.sym 42573 picorv32.decoder_trigger
.sym 42578 basesoc_picorv323[15]
.sym 42580 basesoc_picorv323[8]
.sym 42583 basesoc_picorv328[12]
.sym 42586 basesoc_picorv328[28]
.sym 42589 picorv32.mem_wordsize[1]
.sym 42591 $abc$35683$n3044
.sym 42592 $abc$35683$n3642
.sym 42593 picorv32.decoder_trigger
.sym 42594 $abc$35683$n2997_1
.sym 42600 basesoc_picorv323[15]
.sym 42605 basesoc_picorv323[8]
.sym 42611 basesoc_picorv323[5]
.sym 42616 basesoc_picorv323[7]
.sym 42617 picorv32.mem_wordsize[1]
.sym 42618 basesoc_picorv328[15]
.sym 42621 $abc$35683$n3522
.sym 42622 basesoc_picorv323[12]
.sym 42623 basesoc_picorv328[28]
.sym 42627 basesoc_picorv328[12]
.sym 42628 basesoc_picorv323[4]
.sym 42629 picorv32.mem_wordsize[1]
.sym 42636 basesoc_picorv328[12]
.sym 42637 $abc$35683$n2983
.sym 42638 clk12_$glb_clk
.sym 42640 $abc$35683$n4348
.sym 42641 picorv32.alu_out_q[4]
.sym 42642 $abc$35683$n4317
.sym 42643 $abc$35683$n2868
.sym 42644 $abc$35683$n5459
.sym 42645 $abc$35683$n4316_1
.sym 42646 picorv32.alu_out_q[2]
.sym 42647 picorv32.alu_out_q[10]
.sym 42650 $abc$35683$n5501
.sym 42651 $abc$35683$n4787
.sym 42652 $abc$35683$n3014
.sym 42654 picorv32.cpu_state[2]
.sym 42655 basesoc_picorv323[4]
.sym 42656 picorv32.cpuregs_wrdata[2]
.sym 42657 $abc$35683$n3380
.sym 42658 picorv32.irq_pending[7]
.sym 42659 basesoc_uart_phy_rx_reg[7]
.sym 42660 array_muxed1[5]
.sym 42661 picorv32.cpuregs_wrdata[1]
.sym 42662 picorv32.cpuregs_wrdata[8]
.sym 42663 basesoc_picorv323[5]
.sym 42664 basesoc_picorv327[0]
.sym 42665 picorv32.cpuregs_rs1[7]
.sym 42666 picorv32.cpuregs_rs1[15]
.sym 42667 picorv32.alu_out_q[14]
.sym 42669 $abc$35683$n4259_1
.sym 42670 picorv32.irq_state[1]
.sym 42671 picorv32.cpuregs_rs1[2]
.sym 42672 picorv32.decoded_imm[25]
.sym 42673 basesoc_picorv327[4]
.sym 42674 $abc$35683$n4714_1
.sym 42675 picorv32.decoded_imm[0]
.sym 42682 picorv32.latched_stalu
.sym 42688 basesoc_picorv323[1]
.sym 42690 basesoc_picorv328[15]
.sym 42692 $abc$35683$n3017
.sym 42694 basesoc_picorv323[7]
.sym 42696 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 42701 basesoc_picorv323[5]
.sym 42702 basesoc_picorv323[4]
.sym 42704 $abc$35683$n3642
.sym 42705 picorv32.cpu_state[3]
.sym 42706 $abc$35683$n3045
.sym 42707 picorv32.instr_waitirq
.sym 42709 basesoc_picorv323[3]
.sym 42710 $abc$35683$n2997_1
.sym 42716 basesoc_picorv323[5]
.sym 42720 picorv32.latched_stalu
.sym 42722 picorv32.cpu_state[3]
.sym 42723 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 42726 basesoc_picorv323[7]
.sym 42732 $abc$35683$n3642
.sym 42733 $abc$35683$n3045
.sym 42734 picorv32.instr_waitirq
.sym 42735 $abc$35683$n2997_1
.sym 42741 basesoc_picorv323[1]
.sym 42745 basesoc_picorv328[15]
.sym 42751 basesoc_picorv323[4]
.sym 42758 basesoc_picorv323[3]
.sym 42760 $abc$35683$n3017
.sym 42761 clk12_$glb_clk
.sym 42762 $abc$35683$n232_$glb_sr
.sym 42763 $abc$35683$n4349_1
.sym 42764 $abc$35683$n4372_1
.sym 42765 $abc$35683$n6684
.sym 42766 basesoc_counter[0]
.sym 42767 $abc$35683$n4371
.sym 42768 $abc$35683$n4370_1
.sym 42769 $abc$35683$n4369
.sym 42770 basesoc_counter[1]
.sym 42772 $abc$35683$n4499
.sym 42774 $abc$35683$n6678
.sym 42775 $abc$35683$n3673
.sym 42776 basesoc_picorv327[23]
.sym 42777 $abc$35683$n3675
.sym 42778 $abc$35683$n2868
.sym 42779 picorv32.cpuregs_wrdata[7]
.sym 42780 $abc$35683$n5462
.sym 42782 picorv32.cpuregs_wrdata[15]
.sym 42784 picorv32.latched_branch
.sym 42786 basesoc_picorv328[15]
.sym 42787 $abc$35683$n4531
.sym 42788 basesoc_picorv323[4]
.sym 42789 picorv32.decoded_imm[1]
.sym 42790 basesoc_picorv323[2]
.sym 42792 picorv32.cpu_state[4]
.sym 42793 picorv32.cpu_state[2]
.sym 42794 basesoc_picorv327[1]
.sym 42795 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 42796 picorv32.cpuregs_wrdata[0]
.sym 42797 $abc$35683$n2705
.sym 42798 $abc$35683$n4301_1
.sym 42804 $abc$35683$n6683
.sym 42806 $abc$35683$n6685
.sym 42809 basesoc_picorv327[5]
.sym 42812 $abc$35683$n6680
.sym 42816 $abc$35683$n6679
.sym 42818 $abc$35683$n6682
.sym 42819 $abc$35683$n6681
.sym 42820 basesoc_picorv327[6]
.sym 42822 basesoc_picorv327[1]
.sym 42824 basesoc_picorv327[0]
.sym 42827 $abc$35683$n6678
.sym 42830 $abc$35683$n6684
.sym 42831 basesoc_picorv327[2]
.sym 42832 basesoc_picorv327[3]
.sym 42833 basesoc_picorv327[4]
.sym 42834 basesoc_picorv327[7]
.sym 42836 $auto$alumacc.cc:474:replace_alu$6020.C[1]
.sym 42838 $abc$35683$n6678
.sym 42839 basesoc_picorv327[0]
.sym 42842 $auto$alumacc.cc:474:replace_alu$6020.C[2]
.sym 42844 basesoc_picorv327[1]
.sym 42845 $abc$35683$n6679
.sym 42846 $auto$alumacc.cc:474:replace_alu$6020.C[1]
.sym 42848 $auto$alumacc.cc:474:replace_alu$6020.C[3]
.sym 42850 $abc$35683$n6680
.sym 42851 basesoc_picorv327[2]
.sym 42852 $auto$alumacc.cc:474:replace_alu$6020.C[2]
.sym 42854 $auto$alumacc.cc:474:replace_alu$6020.C[4]
.sym 42856 $abc$35683$n6681
.sym 42857 basesoc_picorv327[3]
.sym 42858 $auto$alumacc.cc:474:replace_alu$6020.C[3]
.sym 42860 $auto$alumacc.cc:474:replace_alu$6020.C[5]
.sym 42862 $abc$35683$n6682
.sym 42863 basesoc_picorv327[4]
.sym 42864 $auto$alumacc.cc:474:replace_alu$6020.C[4]
.sym 42866 $auto$alumacc.cc:474:replace_alu$6020.C[6]
.sym 42868 $abc$35683$n6683
.sym 42869 basesoc_picorv327[5]
.sym 42870 $auto$alumacc.cc:474:replace_alu$6020.C[5]
.sym 42872 $auto$alumacc.cc:474:replace_alu$6020.C[7]
.sym 42874 $abc$35683$n6684
.sym 42875 basesoc_picorv327[6]
.sym 42876 $auto$alumacc.cc:474:replace_alu$6020.C[6]
.sym 42878 $auto$alumacc.cc:474:replace_alu$6020.C[8]
.sym 42880 $abc$35683$n6685
.sym 42881 basesoc_picorv327[7]
.sym 42882 $auto$alumacc.cc:474:replace_alu$6020.C[7]
.sym 42886 $abc$35683$n6699
.sym 42887 picorv32.alu_out_q[14]
.sym 42888 $abc$35683$n4431
.sym 42889 $abc$35683$n4430_1
.sym 42890 $abc$35683$n6687
.sym 42891 $abc$35683$n4404_1
.sym 42892 $abc$35683$n4432_1
.sym 42893 basesoc_picorv323[8]
.sym 42896 picorv32.cpuregs_rs1[20]
.sym 42898 $abc$35683$n3021
.sym 42899 basesoc_picorv327[15]
.sym 42900 $abc$35683$n5470
.sym 42901 picorv32.cpuregs_wrdata[12]
.sym 42902 $abc$35683$n4543
.sym 42903 basesoc_counter[1]
.sym 42904 $abc$35683$n4750
.sym 42905 picorv32.cpuregs_wrdata[5]
.sym 42908 $abc$35683$n6680
.sym 42909 $abc$35683$n4553
.sym 42910 picorv32.decoded_imm[3]
.sym 42911 picorv32.decoded_imm[15]
.sym 42912 basesoc_picorv323[0]
.sym 42913 $abc$35683$n4808
.sym 42914 picorv32.instr_sub
.sym 42915 basesoc_picorv328[12]
.sym 42916 picorv32.decoded_imm[14]
.sym 42917 basesoc_picorv327[22]
.sym 42918 $abc$35683$n3023
.sym 42919 basesoc_picorv328[14]
.sym 42920 basesoc_picorv327[7]
.sym 42921 picorv32.decoded_imm[11]
.sym 42922 $auto$alumacc.cc:474:replace_alu$6020.C[8]
.sym 42927 basesoc_picorv327[8]
.sym 42929 basesoc_picorv327[14]
.sym 42934 $abc$35683$n6697
.sym 42936 $abc$35683$n6691
.sym 42937 $abc$35683$n6701
.sym 42939 basesoc_picorv327[12]
.sym 42941 basesoc_picorv327[11]
.sym 42944 basesoc_picorv327[10]
.sym 42947 basesoc_picorv327[15]
.sym 42949 $abc$35683$n6693
.sym 42951 $abc$35683$n6699
.sym 42952 $abc$35683$n6695
.sym 42955 $abc$35683$n6687
.sym 42956 basesoc_picorv327[13]
.sym 42957 $abc$35683$n6689
.sym 42958 basesoc_picorv327[9]
.sym 42959 $auto$alumacc.cc:474:replace_alu$6020.C[9]
.sym 42961 $abc$35683$n6687
.sym 42962 basesoc_picorv327[8]
.sym 42963 $auto$alumacc.cc:474:replace_alu$6020.C[8]
.sym 42965 $auto$alumacc.cc:474:replace_alu$6020.C[10]
.sym 42967 basesoc_picorv327[9]
.sym 42968 $abc$35683$n6689
.sym 42969 $auto$alumacc.cc:474:replace_alu$6020.C[9]
.sym 42971 $auto$alumacc.cc:474:replace_alu$6020.C[11]
.sym 42973 basesoc_picorv327[10]
.sym 42974 $abc$35683$n6691
.sym 42975 $auto$alumacc.cc:474:replace_alu$6020.C[10]
.sym 42977 $auto$alumacc.cc:474:replace_alu$6020.C[12]
.sym 42979 $abc$35683$n6693
.sym 42980 basesoc_picorv327[11]
.sym 42981 $auto$alumacc.cc:474:replace_alu$6020.C[11]
.sym 42983 $auto$alumacc.cc:474:replace_alu$6020.C[13]
.sym 42985 basesoc_picorv327[12]
.sym 42986 $abc$35683$n6695
.sym 42987 $auto$alumacc.cc:474:replace_alu$6020.C[12]
.sym 42989 $auto$alumacc.cc:474:replace_alu$6020.C[14]
.sym 42991 basesoc_picorv327[13]
.sym 42992 $abc$35683$n6697
.sym 42993 $auto$alumacc.cc:474:replace_alu$6020.C[13]
.sym 42995 $auto$alumacc.cc:474:replace_alu$6020.C[15]
.sym 42997 $abc$35683$n6699
.sym 42998 basesoc_picorv327[14]
.sym 42999 $auto$alumacc.cc:474:replace_alu$6020.C[14]
.sym 43001 $auto$alumacc.cc:474:replace_alu$6020.C[16]
.sym 43003 basesoc_picorv327[15]
.sym 43004 $abc$35683$n6701
.sym 43005 $auto$alumacc.cc:474:replace_alu$6020.C[15]
.sym 43009 $abc$35683$n4388
.sym 43010 $abc$35683$n6713
.sym 43011 $abc$35683$n4418_1
.sym 43012 $abc$35683$n4389
.sym 43013 picorv32.cpuregs_wrdata[0]
.sym 43014 $abc$35683$n4390
.sym 43015 $abc$35683$n3176_1
.sym 43016 picorv32.alu_out_q[8]
.sym 43021 picorv32.reg_out[3]
.sym 43022 picorv32.cpuregs_rs1[1]
.sym 43023 picorv32.mem_wordsize[1]
.sym 43025 picorv32.cpuregs_rs1[22]
.sym 43026 basesoc_picorv323[8]
.sym 43027 picorv32.alu_out_q[25]
.sym 43028 picorv32.cpuregs_wrdata[25]
.sym 43029 picorv32.cpuregs_wrdata[16]
.sym 43031 basesoc_picorv327[8]
.sym 43032 picorv32.cpuregs_wrdata[22]
.sym 43033 picorv32.decoded_imm[28]
.sym 43034 basesoc_picorv328[20]
.sym 43035 basesoc_picorv327[3]
.sym 43036 $abc$35683$n4473
.sym 43037 $abc$35683$n4258_1
.sym 43038 basesoc_picorv327[28]
.sym 43039 basesoc_picorv327[3]
.sym 43040 picorv32.latched_stalu
.sym 43041 basesoc_picorv327[27]
.sym 43042 $abc$35683$n3369_1
.sym 43043 $abc$35683$n4790
.sym 43044 $abc$35683$n4820
.sym 43045 $auto$alumacc.cc:474:replace_alu$6020.C[16]
.sym 43054 basesoc_picorv327[17]
.sym 43055 basesoc_picorv327[23]
.sym 43056 basesoc_picorv327[18]
.sym 43058 $abc$35683$n6709
.sym 43066 $abc$35683$n6703
.sym 43067 $abc$35683$n6713
.sym 43068 basesoc_picorv327[21]
.sym 43071 $abc$35683$n6705
.sym 43072 $abc$35683$n6717
.sym 43073 $abc$35683$n6715
.sym 43075 $abc$35683$n6711
.sym 43076 basesoc_picorv327[16]
.sym 43077 basesoc_picorv327[22]
.sym 43078 basesoc_picorv327[20]
.sym 43080 $abc$35683$n6707
.sym 43081 basesoc_picorv327[19]
.sym 43082 $auto$alumacc.cc:474:replace_alu$6020.C[17]
.sym 43084 basesoc_picorv327[16]
.sym 43085 $abc$35683$n6703
.sym 43086 $auto$alumacc.cc:474:replace_alu$6020.C[16]
.sym 43088 $auto$alumacc.cc:474:replace_alu$6020.C[18]
.sym 43090 basesoc_picorv327[17]
.sym 43091 $abc$35683$n6705
.sym 43092 $auto$alumacc.cc:474:replace_alu$6020.C[17]
.sym 43094 $auto$alumacc.cc:474:replace_alu$6020.C[19]
.sym 43096 $abc$35683$n6707
.sym 43097 basesoc_picorv327[18]
.sym 43098 $auto$alumacc.cc:474:replace_alu$6020.C[18]
.sym 43100 $auto$alumacc.cc:474:replace_alu$6020.C[20]
.sym 43102 basesoc_picorv327[19]
.sym 43103 $abc$35683$n6709
.sym 43104 $auto$alumacc.cc:474:replace_alu$6020.C[19]
.sym 43106 $auto$alumacc.cc:474:replace_alu$6020.C[21]
.sym 43108 basesoc_picorv327[20]
.sym 43109 $abc$35683$n6711
.sym 43110 $auto$alumacc.cc:474:replace_alu$6020.C[20]
.sym 43112 $auto$alumacc.cc:474:replace_alu$6020.C[22]
.sym 43114 basesoc_picorv327[21]
.sym 43115 $abc$35683$n6713
.sym 43116 $auto$alumacc.cc:474:replace_alu$6020.C[21]
.sym 43118 $auto$alumacc.cc:474:replace_alu$6020.C[23]
.sym 43120 $abc$35683$n6715
.sym 43121 basesoc_picorv327[22]
.sym 43122 $auto$alumacc.cc:474:replace_alu$6020.C[22]
.sym 43124 $auto$alumacc.cc:474:replace_alu$6020.C[24]
.sym 43126 $abc$35683$n6717
.sym 43127 basesoc_picorv327[23]
.sym 43128 $auto$alumacc.cc:474:replace_alu$6020.C[23]
.sym 43132 $abc$35683$n6723
.sym 43133 $abc$35683$n6719
.sym 43134 $abc$35683$n6733
.sym 43135 $abc$35683$n4463
.sym 43136 $abc$35683$n4462_1
.sym 43137 picorv32.alu_out_q[20]
.sym 43138 $abc$35683$n4464_1
.sym 43139 $abc$35683$n4474
.sym 43142 basesoc_picorv327[30]
.sym 43144 picorv32.reg_next_pc[24]
.sym 43145 picorv32.cpuregs_wrdata[20]
.sym 43146 $abc$35683$n3642
.sym 43148 basesoc_picorv327[8]
.sym 43149 picorv32.latched_compr
.sym 43150 basesoc_uart_phy_rx_reg[1]
.sym 43151 picorv32.cpuregs_wrdata[18]
.sym 43152 picorv32.cpuregs_wrdata[23]
.sym 43154 picorv32.cpuregs_wrdata[30]
.sym 43156 picorv32.alu_out_q[22]
.sym 43157 picorv32.decoded_imm[25]
.sym 43158 picorv32.cpuregs_rs1[15]
.sym 43159 basesoc_picorv328[18]
.sym 43160 $abc$35683$n4442_1
.sym 43161 picorv32.irq_state[0]
.sym 43162 $abc$35683$n3029
.sym 43163 picorv32.decoded_imm[0]
.sym 43164 $abc$35683$n4811
.sym 43165 $abc$35683$n4385
.sym 43166 $abc$35683$n6707
.sym 43167 $abc$35683$n4461
.sym 43168 $auto$alumacc.cc:474:replace_alu$6020.C[24]
.sym 43174 $abc$35683$n6721
.sym 43176 $abc$35683$n6727
.sym 43181 $abc$35683$n6729
.sym 43182 basesoc_picorv327[26]
.sym 43186 basesoc_picorv327[25]
.sym 43187 basesoc_picorv327[31]
.sym 43189 $abc$35683$n6725
.sym 43190 $abc$35683$n6719
.sym 43191 $abc$35683$n6733
.sym 43194 $abc$35683$n6731
.sym 43195 basesoc_picorv327[30]
.sym 43197 $abc$35683$n6723
.sym 43198 basesoc_picorv327[28]
.sym 43200 basesoc_picorv327[29]
.sym 43201 basesoc_picorv327[27]
.sym 43202 basesoc_picorv327[24]
.sym 43205 $auto$alumacc.cc:474:replace_alu$6020.C[25]
.sym 43207 $abc$35683$n6719
.sym 43208 basesoc_picorv327[24]
.sym 43209 $auto$alumacc.cc:474:replace_alu$6020.C[24]
.sym 43211 $auto$alumacc.cc:474:replace_alu$6020.C[26]
.sym 43213 basesoc_picorv327[25]
.sym 43214 $abc$35683$n6721
.sym 43215 $auto$alumacc.cc:474:replace_alu$6020.C[25]
.sym 43217 $auto$alumacc.cc:474:replace_alu$6020.C[27]
.sym 43219 $abc$35683$n6723
.sym 43220 basesoc_picorv327[26]
.sym 43221 $auto$alumacc.cc:474:replace_alu$6020.C[26]
.sym 43223 $auto$alumacc.cc:474:replace_alu$6020.C[28]
.sym 43225 $abc$35683$n6725
.sym 43226 basesoc_picorv327[27]
.sym 43227 $auto$alumacc.cc:474:replace_alu$6020.C[27]
.sym 43229 $auto$alumacc.cc:474:replace_alu$6020.C[29]
.sym 43231 $abc$35683$n6727
.sym 43232 basesoc_picorv327[28]
.sym 43233 $auto$alumacc.cc:474:replace_alu$6020.C[28]
.sym 43235 $auto$alumacc.cc:474:replace_alu$6020.C[30]
.sym 43237 basesoc_picorv327[29]
.sym 43238 $abc$35683$n6729
.sym 43239 $auto$alumacc.cc:474:replace_alu$6020.C[29]
.sym 43241 $auto$alumacc.cc:474:replace_alu$6020.C[31]
.sym 43243 $abc$35683$n6731
.sym 43244 basesoc_picorv327[30]
.sym 43245 $auto$alumacc.cc:474:replace_alu$6020.C[30]
.sym 43249 $abc$35683$n6733
.sym 43250 basesoc_picorv327[31]
.sym 43251 $auto$alumacc.cc:474:replace_alu$6020.C[31]
.sym 43255 $abc$35683$n4473_1
.sym 43256 $abc$35683$n4516
.sym 43257 $abc$35683$n4514_1
.sym 43258 picorv32.alu_out_q[31]
.sym 43259 $abc$35683$n4472
.sym 43260 $abc$35683$n4493_1
.sym 43261 picorv32.alu_out_q[22]
.sym 43262 picorv32.alu_out_q[6]
.sym 43267 $abc$35683$n4552
.sym 43269 $abc$35683$n3675
.sym 43270 picorv32.cpuregs_rs1[25]
.sym 43271 $abc$35683$n4571
.sym 43272 picorv32.decoded_imm[8]
.sym 43274 picorv32.decoded_imm[7]
.sym 43275 basesoc_picorv328[31]
.sym 43276 picorv32.decoded_imm[5]
.sym 43277 $abc$35683$n2758
.sym 43278 basesoc_picorv327[26]
.sym 43279 $abc$35683$n4531
.sym 43280 $abc$35683$n6731
.sym 43281 basesoc_picorv328[24]
.sym 43282 $abc$35683$n4301_1
.sym 43283 basesoc_picorv327[20]
.sym 43284 picorv32.cpu_state[4]
.sym 43285 $abc$35683$n4259_1
.sym 43286 picorv32.decoded_imm[1]
.sym 43287 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 43288 $abc$35683$n4413
.sym 43289 basesoc_picorv323[4]
.sym 43290 picorv32.cpu_state[2]
.sym 43298 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 43300 $abc$35683$n4822
.sym 43301 $abc$35683$n4825
.sym 43302 $abc$35683$n4828
.sym 43303 $abc$35683$n4832
.sym 43305 basesoc_picorv328[28]
.sym 43306 $abc$35683$n4473
.sym 43307 picorv32.do_waitirq
.sym 43308 $abc$35683$n4823
.sym 43309 $abc$35683$n4826
.sym 43310 $abc$35683$n4829
.sym 43311 $abc$35683$n4831
.sym 43313 $abc$35683$n4789
.sym 43315 $abc$35683$n4790
.sym 43317 $abc$35683$n5501
.sym 43319 picorv32.instr_sub
.sym 43321 picorv32.irq_state[0]
.sym 43322 picorv32.decoder_trigger
.sym 43327 picorv32.instr_sub
.sym 43329 $abc$35683$n4826
.sym 43330 picorv32.instr_sub
.sym 43331 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 43332 $abc$35683$n4825
.sym 43335 $abc$35683$n4832
.sym 43336 $abc$35683$n4831
.sym 43337 picorv32.instr_sub
.sym 43338 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 43341 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 43342 picorv32.instr_sub
.sym 43343 $abc$35683$n4828
.sym 43344 $abc$35683$n4829
.sym 43350 basesoc_picorv328[28]
.sym 43356 $abc$35683$n4473
.sym 43359 $abc$35683$n4823
.sym 43360 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 43361 picorv32.instr_sub
.sym 43362 $abc$35683$n4822
.sym 43365 picorv32.instr_sub
.sym 43366 $abc$35683$n4789
.sym 43367 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 43368 $abc$35683$n4790
.sym 43371 picorv32.decoder_trigger
.sym 43372 picorv32.irq_state[0]
.sym 43373 $abc$35683$n5501
.sym 43374 picorv32.do_waitirq
.sym 43376 clk12_$glb_clk
.sym 43377 $abc$35683$n232_$glb_sr
.sym 43378 picorv32.alu_out_q[12]
.sym 43379 $abc$35683$n4129
.sym 43380 picorv32.alu_out_q[26]
.sym 43381 $abc$35683$n4471
.sym 43382 $abc$35683$n4532_1
.sym 43383 picorv32.alu_out_q[30]
.sym 43384 $abc$35683$n4531
.sym 43385 $abc$35683$n4533_1
.sym 43389 basesoc_picorv327[20]
.sym 43391 picorv32.irq_mask[10]
.sym 43393 basesoc_picorv328[31]
.sym 43394 picorv32.cpu_state[0]
.sym 43395 picorv32.alu_out_q[27]
.sym 43396 $abc$35683$n3784_1
.sym 43400 picorv32.cpu_state[0]
.sym 43401 basesoc_uart_rx_fifo_consume[3]
.sym 43402 $abc$35683$n4219
.sym 43403 $abc$35683$n3023
.sym 43404 $abc$35683$n4220
.sym 43405 picorv32.alu_out_q[30]
.sym 43406 basesoc_picorv327[1]
.sym 43407 picorv32.decoded_imm[3]
.sym 43408 picorv32.decoded_imm[14]
.sym 43409 $abc$35683$n4502_1
.sym 43410 picorv32.instr_maskirq
.sym 43411 picorv32.decoded_imm[15]
.sym 43412 basesoc_picorv327[7]
.sym 43413 picorv32.decoded_imm[11]
.sym 43419 $abc$35683$n3023
.sym 43420 $abc$35683$n4793
.sym 43421 $abc$35683$n3034
.sym 43422 $abc$35683$n232
.sym 43426 picorv32.decoder_trigger
.sym 43429 basesoc_picorv328[18]
.sym 43431 picorv32.decoder_pseudo_trigger
.sym 43432 $abc$35683$n4792
.sym 43433 basesoc_picorv328[30]
.sym 43434 $abc$35683$n5502
.sym 43435 $abc$35683$n4810
.sym 43436 $abc$35683$n4811
.sym 43439 $abc$35683$n3141
.sym 43442 picorv32.cpu_state[0]
.sym 43443 $abc$35683$n5444
.sym 43444 picorv32.instr_sub
.sym 43445 basesoc_picorv328[27]
.sym 43447 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 43448 $abc$35683$n3029
.sym 43452 $abc$35683$n4792
.sym 43453 $abc$35683$n4793
.sym 43454 picorv32.instr_sub
.sym 43455 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 43458 picorv32.decoder_trigger
.sym 43460 picorv32.decoder_pseudo_trigger
.sym 43465 basesoc_picorv328[27]
.sym 43472 $abc$35683$n232
.sym 43473 $abc$35683$n3141
.sym 43476 $abc$35683$n3023
.sym 43477 $abc$35683$n5444
.sym 43478 $abc$35683$n5502
.sym 43479 picorv32.cpu_state[0]
.sym 43484 basesoc_picorv328[18]
.sym 43489 basesoc_picorv328[30]
.sym 43494 $abc$35683$n4811
.sym 43495 picorv32.instr_sub
.sym 43496 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 43497 $abc$35683$n4810
.sym 43498 $abc$35683$n3034
.sym 43499 clk12_$glb_clk
.sym 43500 $abc$35683$n3029
.sym 43502 $abc$35683$n4214
.sym 43503 $abc$35683$n4215
.sym 43504 $abc$35683$n4216
.sym 43505 $abc$35683$n4217
.sym 43506 $abc$35683$n4218
.sym 43507 $abc$35683$n4219
.sym 43508 $abc$35683$n4220
.sym 43509 $abc$35683$n4593
.sym 43513 basesoc_uart_phy_source_payload_data[6]
.sym 43514 picorv32.cpuregs_rs1[1]
.sym 43515 $abc$35683$n4510
.sym 43516 basesoc_picorv327[19]
.sym 43517 picorv32.alu_out_q[18]
.sym 43519 basesoc_picorv327[12]
.sym 43521 picorv32.irq_mask[1]
.sym 43522 $abc$35683$n4491
.sym 43523 basesoc_picorv327[8]
.sym 43525 basesoc_picorv327[27]
.sym 43526 $abc$35683$n3369_1
.sym 43528 $abc$35683$n4366
.sym 43529 $abc$35683$n4258_1
.sym 43530 picorv32.reg_pc[11]
.sym 43531 basesoc_picorv327[3]
.sym 43532 $abc$35683$n3151
.sym 43533 picorv32.decoded_imm[28]
.sym 43534 basesoc_picorv327[28]
.sym 43535 picorv32.cpu_state[5]
.sym 43536 $abc$35683$n4258_1
.sym 43542 $abc$35683$n4454_1
.sym 43543 $abc$35683$n4258_1
.sym 43546 $abc$35683$n3141
.sym 43547 picorv32.cpu_state[0]
.sym 43548 $abc$35683$n4480_1
.sym 43549 $abc$35683$n4482
.sym 43550 $abc$35683$n4453
.sym 43551 $abc$35683$n4786
.sym 43553 basesoc_picorv327[24]
.sym 43554 picorv32.instr_sub
.sym 43555 basesoc_picorv327[18]
.sym 43557 $abc$35683$n4483
.sym 43559 $abc$35683$n4481
.sym 43560 picorv32.cpu_state[2]
.sym 43561 $abc$35683$n3378
.sym 43562 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 43563 $abc$35683$n3023
.sym 43564 basesoc_picorv328[24]
.sym 43566 $abc$35683$n4787
.sym 43567 $abc$35683$n3167
.sym 43568 $abc$35683$n4260
.sym 43570 $abc$35683$n4259_1
.sym 43571 basesoc_picorv328[18]
.sym 43573 picorv32.cpu_state[4]
.sym 43575 basesoc_picorv327[18]
.sym 43576 $abc$35683$n4260
.sym 43577 basesoc_picorv328[18]
.sym 43578 $abc$35683$n4259_1
.sym 43581 $abc$35683$n4258_1
.sym 43582 basesoc_picorv328[24]
.sym 43583 $abc$35683$n4482
.sym 43584 basesoc_picorv327[24]
.sym 43587 $abc$35683$n3141
.sym 43588 $abc$35683$n3378
.sym 43593 $abc$35683$n3023
.sym 43594 picorv32.cpu_state[4]
.sym 43595 picorv32.cpu_state[0]
.sym 43596 picorv32.cpu_state[2]
.sym 43599 $abc$35683$n4786
.sym 43600 $abc$35683$n4787
.sym 43601 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 43602 picorv32.instr_sub
.sym 43605 $abc$35683$n4453
.sym 43606 $abc$35683$n4454_1
.sym 43607 $abc$35683$n4258_1
.sym 43608 $abc$35683$n3167
.sym 43611 $abc$35683$n4483
.sym 43612 $abc$35683$n4481
.sym 43613 $abc$35683$n4480_1
.sym 43617 $abc$35683$n4260
.sym 43618 basesoc_picorv327[24]
.sym 43619 $abc$35683$n4259_1
.sym 43620 basesoc_picorv328[24]
.sym 43622 clk12_$glb_clk
.sym 43624 $abc$35683$n4221
.sym 43625 $abc$35683$n4222
.sym 43626 $abc$35683$n4223
.sym 43627 $abc$35683$n4224
.sym 43628 $abc$35683$n4225
.sym 43629 $abc$35683$n4226
.sym 43630 $abc$35683$n4227
.sym 43631 $abc$35683$n4228
.sym 43637 basesoc_picorv327[29]
.sym 43638 basesoc_picorv327[17]
.sym 43640 $abc$35683$n3891
.sym 43641 basesoc_picorv327[24]
.sym 43643 picorv32.decoded_imm[4]
.sym 43644 basesoc_picorv327[13]
.sym 43647 $abc$35683$n4215
.sym 43648 picorv32.decoded_imm[19]
.sym 43649 $abc$35683$n4385
.sym 43650 picorv32.cpuregs_rs1[15]
.sym 43651 $abc$35683$n4226
.sym 43652 $abc$35683$n4442_1
.sym 43653 basesoc_picorv327[8]
.sym 43654 $abc$35683$n4218
.sym 43655 basesoc_picorv327[4]
.sym 43656 picorv32.decoded_imm[0]
.sym 43657 basesoc_picorv327[5]
.sym 43658 basesoc_picorv327[11]
.sym 43659 $abc$35683$n4222
.sym 43665 $abc$35683$n4500_1
.sym 43668 picorv32.instr_sub
.sym 43669 $abc$35683$n6678
.sym 43670 $abc$35683$n4442_1
.sym 43673 basesoc_picorv323[0]
.sym 43677 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 43678 $abc$35683$n4452_1
.sym 43679 $abc$35683$n4502_1
.sym 43680 $PACKER_VCC_NET
.sym 43681 basesoc_picorv328[28]
.sym 43683 $abc$35683$n4739
.sym 43685 basesoc_picorv327[28]
.sym 43686 basesoc_picorv327[0]
.sym 43687 $abc$35683$n4738
.sym 43689 $abc$35683$n4258_1
.sym 43690 $abc$35683$n4415
.sym 43691 basesoc_picorv323[4]
.sym 43692 $abc$35683$n3151
.sym 43693 $abc$35683$n4260
.sym 43694 $abc$35683$n4309_1
.sym 43695 $abc$35683$n4259_1
.sym 43696 $abc$35683$n4501
.sym 43698 $abc$35683$n3151
.sym 43699 $abc$35683$n4258_1
.sym 43700 $abc$35683$n4501
.sym 43701 $abc$35683$n4502_1
.sym 43704 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 43705 $abc$35683$n4738
.sym 43706 picorv32.instr_sub
.sym 43707 $abc$35683$n4739
.sym 43710 $abc$35683$n6678
.sym 43712 $PACKER_VCC_NET
.sym 43713 basesoc_picorv327[0]
.sym 43716 basesoc_picorv323[4]
.sym 43717 $abc$35683$n4500_1
.sym 43718 $abc$35683$n4442_1
.sym 43719 $abc$35683$n4415
.sym 43725 basesoc_picorv323[0]
.sym 43728 basesoc_picorv323[4]
.sym 43729 $abc$35683$n4452_1
.sym 43730 $abc$35683$n4442_1
.sym 43731 $abc$35683$n4309_1
.sym 43735 basesoc_picorv327[0]
.sym 43737 basesoc_picorv323[0]
.sym 43740 $abc$35683$n4260
.sym 43741 basesoc_picorv328[28]
.sym 43742 $abc$35683$n4259_1
.sym 43743 basesoc_picorv327[28]
.sym 43745 clk12_$glb_clk
.sym 43747 $abc$35683$n4229
.sym 43748 $abc$35683$n4230
.sym 43749 $abc$35683$n4231
.sym 43750 $abc$35683$n4232
.sym 43751 $abc$35683$n4233
.sym 43752 $abc$35683$n4234
.sym 43753 $abc$35683$n4235
.sym 43754 $abc$35683$n4236
.sym 43760 picorv32.decoded_imm[8]
.sym 43762 picorv32.instr_sub
.sym 43763 picorv32.cpuregs_rs1[24]
.sym 43764 basesoc_picorv327[12]
.sym 43765 basesoc_picorv327[15]
.sym 43766 $abc$35683$n4221
.sym 43767 basesoc_picorv327[30]
.sym 43770 basesoc_uart_rx_fifo_do_read
.sym 43771 picorv32.cpu_state[2]
.sym 43772 basesoc_picorv327[13]
.sym 43773 $abc$35683$n4224
.sym 43774 $abc$35683$n4301_1
.sym 43775 $abc$35683$n4413
.sym 43776 $abc$35683$n4235
.sym 43777 $abc$35683$n4238
.sym 43779 basesoc_picorv327[20]
.sym 43780 picorv32.is_lui_auipc_jal
.sym 43781 $abc$35683$n4228
.sym 43782 picorv32.cpu_state[2]
.sym 43789 picorv32.cpu_state[2]
.sym 43790 $abc$35683$n3025
.sym 43791 $abc$35683$n4224
.sym 43792 picorv32.cpuregs_rs1[11]
.sym 43793 picorv32.cpuregs_rs1[24]
.sym 43796 $abc$35683$n3891
.sym 43797 $abc$35683$n3367_1
.sym 43799 $abc$35683$n4480
.sym 43800 picorv32.reg_pc[11]
.sym 43801 basesoc_picorv327[11]
.sym 43802 $abc$35683$n3911
.sym 43804 basesoc_picorv327[5]
.sym 43805 $abc$35683$n3952_1
.sym 43806 picorv32.cpu_state[2]
.sym 43807 $abc$35683$n3879
.sym 43808 $abc$35683$n3953_1
.sym 43809 $abc$35683$n3023
.sym 43814 $abc$35683$n4218
.sym 43817 picorv32.cpuregs_rs1[5]
.sym 43819 picorv32.is_lui_auipc_jal
.sym 43823 $abc$35683$n4480
.sym 43827 picorv32.reg_pc[11]
.sym 43828 picorv32.cpu_state[2]
.sym 43829 $abc$35683$n3891
.sym 43830 $abc$35683$n3953_1
.sym 43833 picorv32.cpuregs_rs1[5]
.sym 43834 picorv32.cpu_state[2]
.sym 43835 picorv32.is_lui_auipc_jal
.sym 43836 $abc$35683$n3911
.sym 43839 picorv32.cpuregs_rs1[24]
.sym 43840 picorv32.is_lui_auipc_jal
.sym 43842 picorv32.cpu_state[2]
.sym 43845 $abc$35683$n3367_1
.sym 43846 $abc$35683$n3879
.sym 43847 basesoc_picorv327[11]
.sym 43848 $abc$35683$n4224
.sym 43851 $abc$35683$n3879
.sym 43852 basesoc_picorv327[5]
.sym 43853 $abc$35683$n4218
.sym 43854 $abc$35683$n3367_1
.sym 43859 $abc$35683$n4480
.sym 43860 $abc$35683$n3023
.sym 43863 picorv32.cpu_state[2]
.sym 43864 picorv32.is_lui_auipc_jal
.sym 43865 $abc$35683$n3952_1
.sym 43866 picorv32.cpuregs_rs1[11]
.sym 43867 $abc$35683$n3025
.sym 43868 clk12_$glb_clk
.sym 43869 $abc$35683$n232_$glb_sr
.sym 43870 $abc$35683$n4237
.sym 43871 $abc$35683$n4238
.sym 43872 $abc$35683$n4239
.sym 43873 $abc$35683$n4240
.sym 43874 $abc$35683$n4241
.sym 43875 $abc$35683$n4242
.sym 43876 $abc$35683$n4243
.sym 43877 $abc$35683$n4244
.sym 43882 picorv32.decoded_imm[21]
.sym 43883 basesoc_picorv327[20]
.sym 43884 $abc$35683$n3912_1
.sym 43886 picorv32.irq_mask[11]
.sym 43887 basesoc_picorv327[21]
.sym 43889 picorv32.decoded_imm[16]
.sym 43890 $abc$35683$n3911
.sym 43891 $abc$35683$n4230
.sym 43892 picorv32.cpu_state[3]
.sym 43893 picorv32.cpuregs_rs1[29]
.sym 43894 $abc$35683$n4219
.sym 43895 $abc$35683$n3023
.sym 43896 $abc$35683$n4232
.sym 43897 $abc$35683$n4043
.sym 43898 $abc$35683$n4233
.sym 43899 basesoc_picorv327[24]
.sym 43900 $abc$35683$n4234
.sym 43901 $abc$35683$n4220
.sym 43902 $abc$35683$n4235
.sym 43903 basesoc_picorv327[7]
.sym 43904 $abc$35683$n4236
.sym 43905 $abc$35683$n4040
.sym 43911 $abc$35683$n3967_1
.sym 43913 $abc$35683$n3964_1
.sym 43915 $abc$35683$n2891_1
.sym 43916 basesoc_picorv327[11]
.sym 43917 basesoc_picorv327[13]
.sym 43918 $abc$35683$n3878
.sym 43919 $abc$35683$n4229
.sym 43920 $abc$35683$n3965
.sym 43921 $abc$35683$n4226
.sym 43923 basesoc_picorv327[10]
.sym 43924 basesoc_picorv327[12]
.sym 43925 $abc$35683$n3879
.sym 43926 $abc$35683$n3951
.sym 43927 basesoc_picorv327[16]
.sym 43928 $abc$35683$n3367_1
.sym 43931 $abc$35683$n3954_1
.sym 43933 $abc$35683$n4224
.sym 43934 $abc$35683$n3950_1
.sym 43935 $abc$35683$n3963
.sym 43937 picorv32.cpu_state[5]
.sym 43941 $abc$35683$n3056_1
.sym 43942 $abc$35683$n3373
.sym 43944 basesoc_picorv327[13]
.sym 43945 picorv32.cpu_state[5]
.sym 43946 $abc$35683$n3373
.sym 43947 $abc$35683$n4226
.sym 43950 picorv32.cpu_state[5]
.sym 43951 $abc$35683$n3373
.sym 43952 $abc$35683$n4229
.sym 43953 basesoc_picorv327[16]
.sym 43956 $abc$35683$n3967_1
.sym 43957 $abc$35683$n4226
.sym 43958 $abc$35683$n3965
.sym 43959 $abc$35683$n3367_1
.sym 43962 picorv32.cpu_state[5]
.sym 43965 $abc$35683$n3373
.sym 43968 basesoc_picorv327[12]
.sym 43969 basesoc_picorv327[10]
.sym 43970 $abc$35683$n2891_1
.sym 43971 $abc$35683$n3878
.sym 43974 $abc$35683$n3950_1
.sym 43975 $abc$35683$n3951
.sym 43976 $abc$35683$n3056_1
.sym 43977 $abc$35683$n3954_1
.sym 43980 basesoc_picorv327[13]
.sym 43981 $abc$35683$n3963
.sym 43982 $abc$35683$n3964_1
.sym 43983 $abc$35683$n3879
.sym 43986 picorv32.cpu_state[5]
.sym 43987 $abc$35683$n4224
.sym 43988 basesoc_picorv327[11]
.sym 43989 $abc$35683$n3373
.sym 43990 $abc$35683$n3062_$glb_ce
.sym 43991 clk12_$glb_clk
.sym 43993 basesoc_picorv327[28]
.sym 43994 $abc$35683$n7061
.sym 43995 $abc$35683$n4053
.sym 43996 $abc$35683$n4077_1
.sym 43997 $abc$35683$n4075
.sym 43998 $abc$35683$n4074_1
.sym 43999 basesoc_picorv327[29]
.sym 44000 $abc$35683$n4076
.sym 44003 $abc$35683$n4309_1
.sym 44005 $abc$35683$n3897
.sym 44006 basesoc_picorv327[25]
.sym 44007 basesoc_picorv327[11]
.sym 44008 $abc$35683$n4240
.sym 44010 basesoc_picorv327[12]
.sym 44011 $abc$35683$n2891_1
.sym 44013 $abc$35683$n5450
.sym 44014 $abc$35683$n232
.sym 44015 basesoc_picorv327[25]
.sym 44016 $abc$35683$n3904
.sym 44017 basesoc_picorv327[27]
.sym 44018 picorv32.decoded_imm[28]
.sym 44019 $abc$35683$n4240
.sym 44020 picorv32.is_lui_auipc_jal
.sym 44021 basesoc_picorv327[19]
.sym 44022 basesoc_picorv327[29]
.sym 44023 picorv32.cpu_state[5]
.sym 44024 $abc$35683$n4366
.sym 44025 $abc$35683$n4243
.sym 44026 basesoc_picorv327[28]
.sym 44027 $abc$35683$n4015_1
.sym 44028 basesoc_picorv327[30]
.sym 44034 $abc$35683$n4237
.sym 44037 $abc$35683$n3367_1
.sym 44038 $abc$35683$n4241
.sym 44039 $abc$35683$n4242
.sym 44040 basesoc_picorv327[26]
.sym 44041 $abc$35683$n3373
.sym 44042 basesoc_picorv327[24]
.sym 44043 $abc$35683$n3879
.sym 44044 $abc$35683$n4239
.sym 44045 $abc$35683$n4052
.sym 44046 $abc$35683$n4039_1
.sym 44047 $abc$35683$n4038
.sym 44048 picorv32.is_lui_auipc_jal
.sym 44049 picorv32.cpu_state[5]
.sym 44052 picorv32.cpu_state[2]
.sym 44055 picorv32.cpuregs_rs1[20]
.sym 44056 basesoc_picorv327[29]
.sym 44057 $abc$35683$n4043
.sym 44058 basesoc_picorv327[28]
.sym 44060 $abc$35683$n4053
.sym 44064 basesoc_picorv327[26]
.sym 44065 $abc$35683$n4040
.sym 44067 $abc$35683$n3879
.sym 44068 $abc$35683$n4039_1
.sym 44069 $abc$35683$n4038
.sym 44070 basesoc_picorv327[24]
.sym 44073 picorv32.cpuregs_rs1[20]
.sym 44075 picorv32.is_lui_auipc_jal
.sym 44076 picorv32.cpu_state[2]
.sym 44079 picorv32.cpu_state[5]
.sym 44080 $abc$35683$n4242
.sym 44081 basesoc_picorv327[29]
.sym 44082 $abc$35683$n3373
.sym 44085 $abc$35683$n4239
.sym 44086 basesoc_picorv327[26]
.sym 44087 $abc$35683$n3373
.sym 44088 picorv32.cpu_state[5]
.sym 44091 $abc$35683$n4040
.sym 44092 $abc$35683$n4043
.sym 44093 $abc$35683$n4237
.sym 44094 $abc$35683$n3367_1
.sym 44097 $abc$35683$n3373
.sym 44098 $abc$35683$n4237
.sym 44099 basesoc_picorv327[24]
.sym 44100 picorv32.cpu_state[5]
.sym 44103 $abc$35683$n3879
.sym 44104 $abc$35683$n4053
.sym 44105 $abc$35683$n4052
.sym 44106 basesoc_picorv327[26]
.sym 44109 $abc$35683$n3373
.sym 44110 picorv32.cpu_state[5]
.sym 44111 basesoc_picorv327[28]
.sym 44112 $abc$35683$n4241
.sym 44113 $abc$35683$n3062_$glb_ce
.sym 44114 clk12_$glb_clk
.sym 44116 $abc$35683$n4060
.sym 44117 $abc$35683$n3980
.sym 44118 $abc$35683$n4056
.sym 44119 $abc$35683$n4057
.sym 44120 basesoc_picorv327[7]
.sym 44121 $abc$35683$n4033_1
.sym 44122 basesoc_picorv327[27]
.sym 44123 $abc$35683$n4084
.sym 44124 user_btn2
.sym 44128 basesoc_picorv327[24]
.sym 44129 basesoc_picorv327[29]
.sym 44130 picorv32.cpuregs_rs1[8]
.sym 44131 $abc$35683$n3367_1
.sym 44134 $abc$35683$n4073
.sym 44135 basesoc_picorv327[28]
.sym 44137 picorv32.irq_mask[1]
.sym 44139 $abc$35683$n3879
.sym 44140 $abc$35683$n3878
.sym 44141 $abc$35683$n4385
.sym 44143 basesoc_picorv323[0]
.sym 44144 picorv32.decoded_imm[0]
.sym 44145 $abc$35683$n4295_1
.sym 44146 basesoc_picorv323[0]
.sym 44147 $abc$35683$n3878
.sym 44149 basesoc_picorv327[26]
.sym 44150 picorv32.cpuregs_rs1[15]
.sym 44157 $abc$35683$n4081
.sym 44160 $abc$35683$n3367_1
.sym 44161 basesoc_picorv327[20]
.sym 44162 basesoc_picorv327[21]
.sym 44163 basesoc_picorv327[30]
.sym 44164 basesoc_picorv327[19]
.sym 44166 basesoc_picorv327[27]
.sym 44168 $abc$35683$n4232
.sym 44169 $abc$35683$n4080_1
.sym 44170 $abc$35683$n4233
.sym 44171 $abc$35683$n4220
.sym 44172 $abc$35683$n4234
.sym 44175 $abc$35683$n3879
.sym 44176 basesoc_picorv327[30]
.sym 44177 basesoc_picorv327[7]
.sym 44179 $abc$35683$n4079
.sym 44180 $abc$35683$n3373
.sym 44183 picorv32.cpu_state[5]
.sym 44184 picorv32.cpu_state[5]
.sym 44185 $abc$35683$n4243
.sym 44186 $abc$35683$n4240
.sym 44188 $abc$35683$n4084
.sym 44190 $abc$35683$n4234
.sym 44191 $abc$35683$n3373
.sym 44192 picorv32.cpu_state[5]
.sym 44193 basesoc_picorv327[21]
.sym 44196 $abc$35683$n4220
.sym 44197 picorv32.cpu_state[5]
.sym 44198 $abc$35683$n3373
.sym 44199 basesoc_picorv327[7]
.sym 44202 basesoc_picorv327[20]
.sym 44203 $abc$35683$n3373
.sym 44204 $abc$35683$n4233
.sym 44205 picorv32.cpu_state[5]
.sym 44208 $abc$35683$n4080_1
.sym 44209 $abc$35683$n3879
.sym 44210 basesoc_picorv327[30]
.sym 44211 $abc$35683$n4079
.sym 44214 $abc$35683$n4081
.sym 44215 $abc$35683$n3367_1
.sym 44216 $abc$35683$n4084
.sym 44217 $abc$35683$n4243
.sym 44220 basesoc_picorv327[19]
.sym 44221 $abc$35683$n4232
.sym 44222 $abc$35683$n3373
.sym 44223 picorv32.cpu_state[5]
.sym 44226 picorv32.cpu_state[5]
.sym 44227 $abc$35683$n3373
.sym 44228 basesoc_picorv327[30]
.sym 44229 $abc$35683$n4243
.sym 44232 picorv32.cpu_state[5]
.sym 44233 $abc$35683$n4240
.sym 44234 $abc$35683$n3373
.sym 44235 basesoc_picorv327[27]
.sym 44236 $abc$35683$n3062_$glb_ce
.sym 44237 clk12_$glb_clk
.sym 44239 $abc$35683$n4063
.sym 44240 $abc$35683$n4004
.sym 44241 $abc$35683$n4007
.sym 44242 $abc$35683$n4021_1
.sym 44243 $abc$35683$n4018_1
.sym 44244 $abc$35683$n4022
.sym 44245 $abc$35683$n4008
.sym 44246 $abc$35683$n3979_1
.sym 44251 $abc$35683$n4027_1
.sym 44252 basesoc_picorv327[27]
.sym 44253 picorv32.cpuregs_rs1[6]
.sym 44259 $abc$35683$n3917
.sym 44260 $abc$35683$n3878
.sym 44262 basesoc_picorv327[15]
.sym 44263 basesoc_picorv327[20]
.sym 44267 $abc$35683$n4413
.sym 44268 basesoc_picorv323[1]
.sym 44269 $abc$35683$n4228
.sym 44270 picorv32.cpu_state[2]
.sym 44271 basesoc_picorv327[27]
.sym 44273 $abc$35683$n4301_1
.sym 44274 $abc$35683$n4238
.sym 44280 $abc$35683$n4017
.sym 44281 $abc$35683$n4238
.sym 44282 $abc$35683$n4010
.sym 44283 basesoc_picorv327[30]
.sym 44284 $abc$35683$n4047
.sym 44285 $abc$35683$n4003_1
.sym 44286 $abc$35683$n3367_1
.sym 44287 $abc$35683$n4012_1
.sym 44288 $abc$35683$n4049
.sym 44289 picorv32.cpu_state[2]
.sym 44290 picorv32.is_lui_auipc_jal
.sym 44291 $abc$35683$n4011
.sym 44292 basesoc_picorv327[29]
.sym 44295 basesoc_picorv327[19]
.sym 44296 basesoc_picorv327[28]
.sym 44297 $abc$35683$n3879
.sym 44299 $abc$35683$n4015_1
.sym 44300 $abc$35683$n4018_1
.sym 44301 basesoc_picorv327[21]
.sym 44303 basesoc_picorv323[0]
.sym 44305 $abc$35683$n4004
.sym 44307 basesoc_picorv327[31]
.sym 44308 basesoc_picorv327[20]
.sym 44309 $abc$35683$n4233
.sym 44310 picorv32.cpuregs_rs1[15]
.sym 44311 $abc$35683$n3979_1
.sym 44313 basesoc_picorv327[28]
.sym 44314 basesoc_picorv323[0]
.sym 44316 basesoc_picorv327[29]
.sym 44319 picorv32.cpuregs_rs1[15]
.sym 44320 $abc$35683$n3979_1
.sym 44321 picorv32.is_lui_auipc_jal
.sym 44322 picorv32.cpu_state[2]
.sym 44326 basesoc_picorv323[0]
.sym 44327 basesoc_picorv327[31]
.sym 44328 basesoc_picorv327[30]
.sym 44331 $abc$35683$n4012_1
.sym 44332 $abc$35683$n3367_1
.sym 44333 $abc$35683$n4015_1
.sym 44334 $abc$35683$n4233
.sym 44337 $abc$35683$n4010
.sym 44338 $abc$35683$n3879
.sym 44339 $abc$35683$n4011
.sym 44340 basesoc_picorv327[20]
.sym 44343 basesoc_picorv327[21]
.sym 44344 $abc$35683$n4017
.sym 44345 $abc$35683$n3879
.sym 44346 $abc$35683$n4018_1
.sym 44349 $abc$35683$n3367_1
.sym 44350 $abc$35683$n4238
.sym 44351 $abc$35683$n4047
.sym 44352 $abc$35683$n4049
.sym 44355 $abc$35683$n3879
.sym 44356 $abc$35683$n4004
.sym 44357 $abc$35683$n4003_1
.sym 44358 basesoc_picorv327[19]
.sym 44359 $abc$35683$n3062_$glb_ce
.sym 44360 clk12_$glb_clk
.sym 44362 $abc$35683$n4509_1
.sym 44363 $abc$35683$n4490
.sym 44364 $abc$35683$n4461
.sym 44365 $abc$35683$n4362
.sym 44366 $abc$35683$n4064
.sym 44367 $abc$35683$n4315_1
.sym 44368 $abc$35683$n4399_1
.sym 44369 $abc$35683$n4427
.sym 44375 picorv32.cpu_state[0]
.sym 44376 basesoc_picorv327[21]
.sym 44377 $abc$35683$n3056_1
.sym 44380 $abc$35683$n4047
.sym 44383 $abc$35683$n4012_1
.sym 44384 basesoc_uart_tx_fifo_do_read
.sym 44387 $abc$35683$n4295_1
.sym 44395 $abc$35683$n4233
.sym 44397 $abc$35683$n4234
.sym 44404 basesoc_picorv327[26]
.sym 44405 $abc$35683$n3878
.sym 44407 $abc$35683$n2891_1
.sym 44408 basesoc_picorv327[24]
.sym 44410 $abc$35683$n4050
.sym 44411 $abc$35683$n4239_1
.sym 44413 $abc$35683$n4240_1
.sym 44414 $abc$35683$n4237_1
.sym 44417 $abc$35683$n4236_1
.sym 44418 basesoc_picorv323[0]
.sym 44419 basesoc_picorv327[26]
.sym 44421 basesoc_picorv327[25]
.sym 44425 $abc$35683$n4236_1
.sym 44427 $abc$35683$n4233_1
.sym 44428 basesoc_picorv323[1]
.sym 44431 basesoc_picorv327[27]
.sym 44432 $abc$35683$n3056_1
.sym 44436 $abc$35683$n3056_1
.sym 44437 basesoc_picorv327[26]
.sym 44438 $abc$35683$n3878
.sym 44439 $abc$35683$n4050
.sym 44442 $abc$35683$n4233_1
.sym 44443 basesoc_picorv323[1]
.sym 44445 $abc$35683$n4236_1
.sym 44449 $abc$35683$n4239_1
.sym 44450 basesoc_picorv323[1]
.sym 44451 $abc$35683$n4240_1
.sym 44454 basesoc_picorv327[27]
.sym 44455 basesoc_picorv323[0]
.sym 44457 basesoc_picorv327[26]
.sym 44460 basesoc_picorv323[1]
.sym 44462 $abc$35683$n4237_1
.sym 44463 $abc$35683$n4239_1
.sym 44466 $abc$35683$n4236_1
.sym 44467 $abc$35683$n4237_1
.sym 44469 basesoc_picorv323[1]
.sym 44472 basesoc_picorv327[25]
.sym 44474 basesoc_picorv323[0]
.sym 44475 basesoc_picorv327[24]
.sym 44480 basesoc_picorv327[24]
.sym 44481 $abc$35683$n2891_1
.sym 44485 $abc$35683$n4401_1
.sym 44486 basesoc_uart_phy_sink_valid
.sym 44487 $abc$35683$n4313_1
.sym 44488 $abc$35683$n4368_1
.sym 44489 $abc$35683$n2727
.sym 44490 $abc$35683$n4428_1
.sym 44491 $abc$35683$n4429
.sym 44492 $abc$35683$n4366
.sym 44493 $abc$35683$n3228
.sym 44497 basesoc_picorv327[14]
.sym 44499 $abc$35683$n2891_1
.sym 44502 $abc$35683$n2891_1
.sym 44508 basesoc_picorv327[19]
.sym 44510 $abc$35683$n2727
.sym 44516 $abc$35683$n4366
.sym 44526 $abc$35683$n4310_1
.sym 44527 $abc$35683$n4345
.sym 44530 $abc$35683$n4365
.sym 44531 $abc$35683$n4414_1
.sym 44532 basesoc_picorv323[3]
.sym 44535 $abc$35683$n4312_1
.sym 44536 $abc$35683$n4306_1
.sym 44537 $abc$35683$n4302
.sym 44538 $abc$35683$n4314
.sym 44540 basesoc_picorv323[3]
.sym 44541 $abc$35683$n4256_1
.sym 44542 $abc$35683$n4311
.sym 44544 $abc$35683$n4364
.sym 44546 $abc$35683$n4415
.sym 44547 $abc$35683$n4295_1
.sym 44549 $abc$35683$n4309_1
.sym 44552 $abc$35683$n4313_1
.sym 44554 basesoc_picorv323[4]
.sym 44556 basesoc_picorv323[2]
.sym 44559 $abc$35683$n4311
.sym 44561 $abc$35683$n4312_1
.sym 44562 basesoc_picorv323[2]
.sym 44565 basesoc_picorv323[3]
.sym 44566 $abc$35683$n4364
.sym 44568 $abc$35683$n4365
.sym 44571 $abc$35683$n4415
.sym 44572 $abc$35683$n4414_1
.sym 44573 $abc$35683$n4256_1
.sym 44574 basesoc_picorv323[4]
.sym 44577 basesoc_picorv323[2]
.sym 44578 $abc$35683$n4312_1
.sym 44579 $abc$35683$n4314
.sym 44584 $abc$35683$n4345
.sym 44585 basesoc_picorv323[3]
.sym 44586 $abc$35683$n4295_1
.sym 44589 $abc$35683$n4309_1
.sym 44590 $abc$35683$n4302
.sym 44591 basesoc_picorv323[4]
.sym 44592 $abc$35683$n4256_1
.sym 44595 $abc$35683$n4310_1
.sym 44596 $abc$35683$n4306_1
.sym 44598 basesoc_picorv323[3]
.sym 44601 basesoc_picorv323[3]
.sym 44602 $abc$35683$n4310_1
.sym 44603 $abc$35683$n4313_1
.sym 44612 $abc$35683$n2794
.sym 44614 basesoc_uart_phy_sink_ready
.sym 44621 basesoc_picorv323[3]
.sym 44622 basesoc_uart_tx_fifo_wrport_we
.sym 44626 basesoc_uart_tx_fifo_do_read
.sym 44651 basesoc_uart_phy_tx_busy
.sym 44653 $abc$35683$n3206
.sym 44655 $abc$35683$n3203
.sym 44656 basesoc_uart_tx_fifo_do_read
.sym 44658 sys_rst
.sym 44660 $abc$35683$n2739
.sym 44661 $abc$35683$n2727
.sym 44663 basesoc_uart_phy_uart_clk_txen
.sym 44672 $abc$35683$n5691
.sym 44675 basesoc_uart_phy_tx_bitcount[0]
.sym 44682 basesoc_uart_phy_tx_busy
.sym 44683 basesoc_uart_phy_uart_clk_txen
.sym 44684 $abc$35683$n3203
.sym 44688 basesoc_uart_phy_uart_clk_txen
.sym 44689 $abc$35683$n3203
.sym 44690 basesoc_uart_phy_tx_bitcount[0]
.sym 44691 basesoc_uart_phy_tx_busy
.sym 44695 $abc$35683$n2727
.sym 44700 $abc$35683$n5691
.sym 44701 $abc$35683$n3203
.sym 44706 sys_rst
.sym 44709 basesoc_uart_tx_fifo_do_read
.sym 44724 basesoc_uart_phy_uart_clk_txen
.sym 44725 $abc$35683$n3206
.sym 44726 basesoc_uart_phy_tx_bitcount[0]
.sym 44727 basesoc_uart_phy_tx_busy
.sym 44728 $abc$35683$n2739
.sym 44729 clk12_$glb_clk
.sym 44730 sys_rst_$glb_sr
.sym 44743 $abc$35683$n2721
.sym 44744 sys_rst
.sym 44749 basesoc_uart_phy_tx_busy
.sym 44759 $abc$35683$n2794
.sym 44993 $abc$35683$n2798
.sym 45091 basesoc_counter[1]
.sym 45095 picorv32.decoded_imm[23]
.sym 45096 picorv32.mem_wordsize[1]
.sym 45099 $abc$35683$n4522
.sym 45100 $abc$35683$n4611
.sym 45209 spram_wren0
.sym 45213 slave_sel_r[2]
.sym 45216 $abc$35683$n3720
.sym 45225 array_muxed1[7]
.sym 45240 array_muxed0[2]
.sym 45261 basesoc_we
.sym 45266 basesoc_picorv323[10]
.sym 45267 array_muxed0[2]
.sym 45268 $abc$35683$n2940
.sym 45364 $abc$35683$n3527_1
.sym 45366 $abc$35683$n2940
.sym 45367 $abc$35683$n3530
.sym 45369 spiflash_bus_dat_r[24]
.sym 45374 picorv32.decoded_imm[31]
.sym 45376 $abc$35683$n3433
.sym 45377 array_muxed0[9]
.sym 45380 $abc$35683$n3802
.sym 45388 $abc$35683$n3522
.sym 45391 spiflash_bus_dat_r[24]
.sym 45394 $abc$35683$n2934_1
.sym 45399 $abc$35683$n3439
.sym 45413 $abc$35683$n3344
.sym 45423 $abc$35683$n2940
.sym 45431 basesoc_picorv323[10]
.sym 45432 $abc$35683$n2983
.sym 45439 basesoc_picorv323[10]
.sym 45470 $abc$35683$n3344
.sym 45471 $abc$35683$n2940
.sym 45484 $abc$35683$n2983
.sym 45485 clk12_$glb_clk
.sym 45487 spiflash_bus_dat_r[14]
.sym 45488 $abc$35683$n4536_1
.sym 45489 $abc$35683$n3528
.sym 45490 $abc$35683$n3521_1
.sym 45491 spiflash_bus_dat_r[15]
.sym 45492 $abc$35683$n4538_1
.sym 45493 spiflash_bus_dat_r[13]
.sym 45494 $abc$35683$n3525
.sym 45498 picorv32.decoded_imm[25]
.sym 45499 array_muxed1[10]
.sym 45500 basesoc_picorv323[2]
.sym 45501 $abc$35683$n2942
.sym 45507 array_muxed0[13]
.sym 45512 $abc$35683$n4727_1
.sym 45515 basesoc_picorv327[0]
.sym 45517 spiflash_miso1
.sym 45518 $abc$35683$n4518_1
.sym 45528 $abc$35683$n3811
.sym 45529 basesoc_counter[0]
.sym 45530 $abc$35683$n3520_1
.sym 45531 $abc$35683$n2839_1
.sym 45532 $abc$35683$n2968
.sym 45533 $abc$35683$n2922
.sym 45537 $abc$35683$n2831
.sym 45539 slave_sel[0]
.sym 45540 basesoc_picorv327[1]
.sym 45542 $abc$35683$n4936
.sym 45543 $abc$35683$n2964
.sym 45545 basesoc_picorv327[0]
.sym 45546 $abc$35683$n2701
.sym 45547 $abc$35683$n4521_1
.sym 45548 $abc$35683$n3522
.sym 45553 basesoc_counter[1]
.sym 45554 $abc$35683$n2934_1
.sym 45555 $abc$35683$n3521_1
.sym 45558 basesoc_counter[0]
.sym 45559 $abc$35683$n4522
.sym 45561 $abc$35683$n4522
.sym 45562 $abc$35683$n4521_1
.sym 45563 $abc$35683$n2968
.sym 45567 basesoc_counter[0]
.sym 45568 basesoc_counter[1]
.sym 45569 $abc$35683$n4936
.sym 45573 $abc$35683$n3522
.sym 45575 $abc$35683$n3521_1
.sym 45576 basesoc_picorv327[1]
.sym 45580 $abc$35683$n3520_1
.sym 45581 $abc$35683$n2922
.sym 45582 $abc$35683$n2831
.sym 45585 $abc$35683$n2964
.sym 45586 basesoc_picorv327[0]
.sym 45587 $abc$35683$n3811
.sym 45588 basesoc_picorv327[1]
.sym 45591 $abc$35683$n2839_1
.sym 45592 $abc$35683$n2701
.sym 45593 basesoc_counter[0]
.sym 45594 slave_sel[0]
.sym 45597 $abc$35683$n3520_1
.sym 45599 $abc$35683$n2831
.sym 45600 $abc$35683$n2934_1
.sym 45604 $abc$35683$n3521_1
.sym 45605 basesoc_picorv327[1]
.sym 45606 $abc$35683$n3522
.sym 45608 clk12_$glb_clk
.sym 45609 sys_rst_$glb_sr
.sym 45610 $abc$35683$n4565_1
.sym 45611 $abc$35683$n4570
.sym 45612 $abc$35683$n4535_1
.sym 45613 $abc$35683$n3438
.sym 45614 $abc$35683$n3435
.sym 45615 $abc$35683$n4562_1
.sym 45616 $abc$35683$n4571_1
.sym 45617 $abc$35683$n4563_1
.sym 45619 basesoc_counter[0]
.sym 45620 basesoc_counter[0]
.sym 45624 spiflash_bus_dat_r[12]
.sym 45625 slave_sel_r[1]
.sym 45626 slave_sel_r[1]
.sym 45627 slave_sel[0]
.sym 45628 basesoc_picorv323[1]
.sym 45629 $abc$35683$n2930
.sym 45632 $abc$35683$n2930
.sym 45634 $abc$35683$n4545_1
.sym 45635 $abc$35683$n2983
.sym 45637 $abc$35683$n4554_1
.sym 45638 picorv32.mem_do_prefetch
.sym 45640 $abc$35683$n2942
.sym 45642 basesoc_picorv32_trap
.sym 45651 $abc$35683$n4528
.sym 45652 basesoc_picorv327[1]
.sym 45653 $abc$35683$n4547_1
.sym 45655 $abc$35683$n2956
.sym 45656 basesoc_picorv327[0]
.sym 45658 $abc$35683$n4522
.sym 45659 $abc$35683$n4520_1
.sym 45660 $abc$35683$n4519
.sym 45661 $abc$35683$n3369_1
.sym 45662 $abc$35683$n3521_1
.sym 45663 basesoc_picorv327[1]
.sym 45664 $abc$35683$n4546
.sym 45665 $abc$35683$n4548_1
.sym 45666 $abc$35683$n4573
.sym 45670 picorv32.mem_wordsize[1]
.sym 45673 $abc$35683$n2986
.sym 45676 $abc$35683$n3418
.sym 45677 $abc$35683$n4582
.sym 45679 $abc$35683$n3435
.sym 45680 $abc$35683$n2947_1
.sym 45681 $abc$35683$n4529_1
.sym 45682 $abc$35683$n3814_1
.sym 45685 basesoc_picorv327[1]
.sym 45686 $abc$35683$n2947_1
.sym 45687 $abc$35683$n3435
.sym 45690 $abc$35683$n4520_1
.sym 45691 $abc$35683$n3521_1
.sym 45692 $abc$35683$n3369_1
.sym 45693 $abc$35683$n4519
.sym 45696 $abc$35683$n3814_1
.sym 45697 basesoc_picorv327[0]
.sym 45698 $abc$35683$n2956
.sym 45699 basesoc_picorv327[1]
.sym 45702 $abc$35683$n4522
.sym 45703 $abc$35683$n4573
.sym 45705 $abc$35683$n3418
.sym 45708 $abc$35683$n4546
.sym 45709 $abc$35683$n4522
.sym 45710 $abc$35683$n2986
.sym 45714 picorv32.mem_wordsize[1]
.sym 45716 $abc$35683$n4548_1
.sym 45717 $abc$35683$n4547_1
.sym 45720 $abc$35683$n3521_1
.sym 45721 $abc$35683$n4529_1
.sym 45722 $abc$35683$n4528
.sym 45723 $abc$35683$n3369_1
.sym 45726 $abc$35683$n4582
.sym 45727 $abc$35683$n2956
.sym 45728 picorv32.mem_wordsize[1]
.sym 45729 $abc$35683$n3814_1
.sym 45733 $abc$35683$n4727_1
.sym 45734 $abc$35683$n4630
.sym 45735 $abc$35683$n3769
.sym 45736 $abc$35683$n3181
.sym 45737 $abc$35683$n4656_1
.sym 45738 $abc$35683$n4623
.sym 45739 picorv32.reg_pc[9]
.sym 45740 $abc$35683$n4721_1
.sym 45741 basesoc_picorv327[29]
.sym 45744 basesoc_picorv327[29]
.sym 45745 $abc$35683$n2976
.sym 45746 basesoc_we
.sym 45748 $abc$35683$n3369_1
.sym 45749 $abc$35683$n3369_1
.sym 45750 $abc$35683$n2997
.sym 45751 basesoc_picorv327[1]
.sym 45752 basesoc_picorv327[9]
.sym 45753 array_muxed0[19]
.sym 45754 basesoc_picorv327[22]
.sym 45755 array_muxed0[20]
.sym 45756 $abc$35683$n2917_1
.sym 45758 $abc$35683$n3085_1
.sym 45760 $abc$35683$n3409
.sym 45764 $abc$35683$n4674_1
.sym 45765 $abc$35683$n3427
.sym 45767 $abc$35683$n2986
.sym 45768 array_muxed0[2]
.sym 45777 $abc$35683$n3418
.sym 45778 $abc$35683$n4555
.sym 45783 $abc$35683$n232
.sym 45784 $abc$35683$n3409
.sym 45786 $abc$35683$n3435
.sym 45788 picorv32.mem_wordsize[1]
.sym 45789 $abc$35683$n3185
.sym 45790 $abc$35683$n2898_1
.sym 45793 picorv32.mem_rdata_q[13]
.sym 45794 $abc$35683$n4556_1
.sym 45796 picorv32.latched_is_lu
.sym 45800 $abc$35683$n3522
.sym 45802 basesoc_picorv32_trap
.sym 45803 picorv32.mem_rdata_latched[31]
.sym 45804 picorv32.mem_rdata_latched[20]
.sym 45805 $abc$35683$n2964
.sym 45807 $abc$35683$n2898_1
.sym 45808 picorv32.mem_rdata_q[13]
.sym 45810 $abc$35683$n3435
.sym 45813 $abc$35683$n3418
.sym 45815 $abc$35683$n3522
.sym 45816 picorv32.latched_is_lu
.sym 45819 $abc$35683$n2964
.sym 45821 picorv32.latched_is_lu
.sym 45822 $abc$35683$n3522
.sym 45825 $abc$35683$n3522
.sym 45826 picorv32.latched_is_lu
.sym 45827 $abc$35683$n3409
.sym 45832 picorv32.mem_rdata_latched[20]
.sym 45840 picorv32.mem_rdata_latched[31]
.sym 45843 $abc$35683$n3185
.sym 45844 basesoc_picorv32_trap
.sym 45845 $abc$35683$n232
.sym 45849 picorv32.mem_wordsize[1]
.sym 45850 $abc$35683$n4556_1
.sym 45852 $abc$35683$n4555
.sym 45853 $abc$35683$n3001_$glb_ce
.sym 45854 clk12_$glb_clk
.sym 45856 $abc$35683$n4655_1
.sym 45857 $abc$35683$n4732_1
.sym 45858 $abc$35683$n4629
.sym 45859 $abc$35683$n4702
.sym 45860 picorv32.decoded_imm_uj[22]
.sym 45861 $abc$35683$n4691
.sym 45862 $abc$35683$n4622
.sym 45863 picorv32.decoded_imm_uj[23]
.sym 45865 $abc$35683$n2904_1
.sym 45866 picorv32.decoded_imm[23]
.sym 45867 picorv32.alu_out_q[12]
.sym 45868 picorv32.mem_rdata_latched[13]
.sym 45869 picorv32.reg_pc[9]
.sym 45870 picorv32.decoded_imm_uj[31]
.sym 45871 $abc$35683$n3181
.sym 45872 picorv32.decoded_imm_uj[17]
.sym 45875 array_muxed0[9]
.sym 45877 $abc$35683$n4709
.sym 45878 picorv32.decoded_imm_uj[11]
.sym 45879 $abc$35683$n3769
.sym 45880 $abc$35683$n3857
.sym 45881 picorv32.latched_is_lu
.sym 45882 picorv32.latched_is_lu
.sym 45885 $abc$35683$n4543
.sym 45886 $abc$35683$n3522
.sym 45887 $abc$35683$n2997
.sym 45889 $abc$35683$n2947_1
.sym 45890 $abc$35683$n4721_1
.sym 45891 $abc$35683$n4562_1
.sym 45897 picorv32.latched_is_lu
.sym 45898 picorv32.instr_jal
.sym 45899 basesoc_picorv327[1]
.sym 45900 picorv32.mem_wordsize[0]
.sym 45902 picorv32.decoded_imm_uj[31]
.sym 45904 $abc$35683$n3522
.sym 45906 $abc$35683$n4680
.sym 45908 picorv32.latched_is_lu
.sym 45909 $abc$35683$n4643
.sym 45910 $abc$35683$n4589
.sym 45912 picorv32.instr_jal
.sym 45914 $abc$35683$n3422
.sym 45917 $abc$35683$n2943_1
.sym 45918 $abc$35683$n3085_1
.sym 45919 $abc$35683$n3109_1
.sym 45920 $abc$35683$n3125
.sym 45923 $abc$35683$n3369_1
.sym 45926 $abc$35683$n4668_1
.sym 45927 $abc$35683$n2956
.sym 45928 picorv32.decoded_imm_uj[23]
.sym 45931 $abc$35683$n3522
.sym 45932 picorv32.latched_is_lu
.sym 45933 $abc$35683$n2956
.sym 45936 $abc$35683$n3422
.sym 45937 picorv32.latched_is_lu
.sym 45938 $abc$35683$n3522
.sym 45942 picorv32.latched_is_lu
.sym 45944 $abc$35683$n2943_1
.sym 45945 $abc$35683$n3522
.sym 45948 picorv32.instr_jal
.sym 45949 picorv32.decoded_imm_uj[23]
.sym 45950 $abc$35683$n3085_1
.sym 45951 $abc$35683$n3109_1
.sym 45954 $abc$35683$n4589
.sym 45955 $abc$35683$n3369_1
.sym 45956 $abc$35683$n4668_1
.sym 45957 $abc$35683$n4643
.sym 45962 picorv32.mem_wordsize[0]
.sym 45963 basesoc_picorv327[1]
.sym 45966 $abc$35683$n4680
.sym 45967 $abc$35683$n4643
.sym 45968 $abc$35683$n4589
.sym 45969 $abc$35683$n3369_1
.sym 45972 picorv32.decoded_imm_uj[31]
.sym 45974 $abc$35683$n3125
.sym 45975 picorv32.instr_jal
.sym 45976 $abc$35683$n3003_$glb_ce
.sym 45977 clk12_$glb_clk
.sym 45978 $abc$35683$n229_$glb_sr
.sym 45979 $abc$35683$n4708_1
.sym 45980 $abc$35683$n3831
.sym 45981 picorv32.reg_out[18]
.sym 45982 waittimer1_count[12]
.sym 45983 $abc$35683$n3312
.sym 45984 $abc$35683$n3855
.sym 45985 $abc$35683$n3857
.sym 45986 picorv32.reg_out[22]
.sym 45989 $abc$35683$n4129
.sym 45990 $abc$35683$n4369
.sym 45991 basesoc_picorv323[6]
.sym 45992 $abc$35683$n4714
.sym 45993 $abc$35683$n4582
.sym 45994 picorv32.decoded_imm_uj[16]
.sym 45998 picorv32.decoded_imm_uj[9]
.sym 45999 picorv32.decoded_imm_uj[2]
.sym 46001 $abc$35683$n5192
.sym 46005 $abc$35683$n4657_1
.sym 46006 basesoc_picorv327[0]
.sym 46007 picorv32.mem_rdata_latched[31]
.sym 46008 $abc$35683$n4667_1
.sym 46009 picorv32.cpuregs_rs1[22]
.sym 46010 $abc$35683$n4518_1
.sym 46012 $abc$35683$n4727_1
.sym 46013 $abc$35683$n4636
.sym 46014 $abc$35683$n4636
.sym 46022 $abc$35683$n4590
.sym 46028 picorv32.latched_is_lh
.sym 46030 $abc$35683$n3369_1
.sym 46033 $abc$35683$n2968
.sym 46035 picorv32.latched_is_lu
.sym 46037 $abc$35683$n3427
.sym 46039 $abc$35683$n2986
.sym 46042 $abc$35683$n4522
.sym 46044 picorv32.mem_rdata_latched[31]
.sym 46046 $abc$35683$n3522
.sym 46047 $abc$35683$n5468
.sym 46048 $abc$35683$n4637
.sym 46050 $abc$35683$n4522
.sym 46054 $abc$35683$n3522
.sym 46055 picorv32.latched_is_lu
.sym 46056 $abc$35683$n2986
.sym 46059 $abc$35683$n4637
.sym 46060 $abc$35683$n4590
.sym 46066 picorv32.mem_rdata_latched[31]
.sym 46071 $abc$35683$n3522
.sym 46072 picorv32.latched_is_lu
.sym 46074 $abc$35683$n2968
.sym 46078 picorv32.latched_is_lh
.sym 46080 $abc$35683$n4637
.sym 46083 $abc$35683$n3427
.sym 46084 $abc$35683$n5468
.sym 46085 $abc$35683$n4522
.sym 46086 $abc$35683$n4590
.sym 46089 $abc$35683$n4522
.sym 46090 $abc$35683$n3427
.sym 46091 $abc$35683$n5468
.sym 46092 $abc$35683$n3369_1
.sym 46095 picorv32.mem_rdata_latched[31]
.sym 46099 $abc$35683$n3001_$glb_ce
.sym 46100 clk12_$glb_clk
.sym 46102 $abc$35683$n4720_1
.sym 46103 $abc$35683$n3829_1
.sym 46104 waittimer1_count[13]
.sym 46105 $abc$35683$n3833_1
.sym 46106 waittimer1_count[9]
.sym 46107 waittimer1_count[16]
.sym 46108 waittimer1_count[11]
.sym 46109 $abc$35683$n4726_1
.sym 46112 basesoc_counter[1]
.sym 46113 $abc$35683$n4399_1
.sym 46114 picorv32.latched_is_lh
.sym 46115 $abc$35683$n4722
.sym 46117 picorv32.reg_out[21]
.sym 46119 $abc$35683$n4723
.sym 46120 picorv32.decoded_imm_uj[20]
.sym 46123 picorv32.reg_next_pc[21]
.sym 46126 basesoc_picorv32_trap
.sym 46127 $abc$35683$n4651_1
.sym 46128 picorv32.cpuregs_wrdata[1]
.sym 46129 picorv32.cpu_state[2]
.sym 46130 $abc$35683$n4554_1
.sym 46131 $abc$35683$n4545_1
.sym 46132 $abc$35683$n3728_1
.sym 46133 $abc$35683$n4589
.sym 46134 picorv32.decoded_imm[29]
.sym 46135 $abc$35683$n3704
.sym 46136 $abc$35683$n4687
.sym 46137 $abc$35683$n4558
.sym 46143 $abc$35683$n4662_1
.sym 46145 $abc$35683$n3121_1
.sym 46146 picorv32.decoded_imm_uj[13]
.sym 46147 picorv32.decoded_imm_uj[25]
.sym 46148 $abc$35683$n4589
.sym 46150 $abc$35683$n3369_1
.sym 46151 picorv32.decoded_imm_uj[29]
.sym 46152 picorv32.decoded_imm_uj[17]
.sym 46154 $abc$35683$n4644
.sym 46155 $abc$35683$n4643
.sym 46156 $abc$35683$n4589
.sym 46158 $abc$35683$n3369_1
.sym 46161 $abc$35683$n3089
.sym 46162 $abc$35683$n3097_1
.sym 46163 $abc$35683$n3085_1
.sym 46165 $abc$35683$n4611
.sym 46166 picorv32.instr_jal
.sym 46169 $abc$35683$n4590
.sym 46171 $abc$35683$n3113_1
.sym 46176 $abc$35683$n3085_1
.sym 46177 picorv32.decoded_imm_uj[29]
.sym 46178 $abc$35683$n3121_1
.sym 46179 picorv32.instr_jal
.sym 46182 $abc$35683$n4590
.sym 46183 $abc$35683$n4611
.sym 46184 $abc$35683$n4589
.sym 46185 $abc$35683$n3369_1
.sym 46188 $abc$35683$n4589
.sym 46189 $abc$35683$n4643
.sym 46190 $abc$35683$n4644
.sym 46191 $abc$35683$n3369_1
.sym 46194 $abc$35683$n4643
.sym 46195 $abc$35683$n4662_1
.sym 46196 $abc$35683$n4589
.sym 46197 $abc$35683$n3369_1
.sym 46200 picorv32.decoded_imm_uj[17]
.sym 46201 picorv32.instr_jal
.sym 46202 $abc$35683$n3085_1
.sym 46203 $abc$35683$n3097_1
.sym 46206 picorv32.decoded_imm_uj[13]
.sym 46207 $abc$35683$n3085_1
.sym 46208 picorv32.instr_jal
.sym 46209 $abc$35683$n3089
.sym 46212 $abc$35683$n3085_1
.sym 46213 $abc$35683$n3113_1
.sym 46214 picorv32.decoded_imm_uj[25]
.sym 46215 picorv32.instr_jal
.sym 46218 $abc$35683$n4643
.sym 46220 $abc$35683$n4589
.sym 46222 $abc$35683$n3003_$glb_ce
.sym 46223 clk12_$glb_clk
.sym 46224 $abc$35683$n229_$glb_sr
.sym 46225 $abc$35683$n4517
.sym 46226 $abc$35683$n3728_1
.sym 46227 picorv32.reg_out[16]
.sym 46228 picorv32.reg_out[14]
.sym 46229 $abc$35683$n4520
.sym 46230 picorv32.reg_out[19]
.sym 46231 $abc$35683$n3736
.sym 46232 picorv32.reg_out[15]
.sym 46233 picorv32.decoded_imm[17]
.sym 46235 $abc$35683$n4427
.sym 46236 picorv32.decoded_imm[17]
.sym 46237 picorv32.decoded_imm_uj[28]
.sym 46240 picorv32.decoded_imm_uj[13]
.sym 46242 picorv32.reg_next_pc[10]
.sym 46245 basesoc_ctrl_storage[16]
.sym 46246 picorv32.decoded_imm_uj[29]
.sym 46247 picorv32.decoded_imm_uj[18]
.sym 46248 picorv32.decoded_imm_uj[17]
.sym 46249 picorv32.decoded_imm[2]
.sym 46250 $abc$35683$n4586
.sym 46251 picorv32.decoded_imm[6]
.sym 46252 picorv32.cpuregs_wrdata[9]
.sym 46253 picorv32.alu_out_q[8]
.sym 46254 $abc$35683$n3736
.sym 46255 picorv32.cpu_state[2]
.sym 46256 picorv32.decoded_imm[13]
.sym 46257 $abc$35683$n4674_1
.sym 46258 $abc$35683$n3673
.sym 46259 $abc$35683$n4612
.sym 46260 array_muxed0[2]
.sym 46266 $abc$35683$n4612
.sym 46267 $abc$35683$n4610
.sym 46268 picorv32.cpu_state[4]
.sym 46269 $abc$35683$n4697
.sym 46272 picorv32.reg_out[10]
.sym 46273 picorv32.reg_out[8]
.sym 46274 $abc$35683$n4700
.sym 46276 $abc$35683$n4675
.sym 46278 basesoc_picorv327[23]
.sym 46279 picorv32.alu_out_q[8]
.sym 46280 $abc$35683$n4604
.sym 46281 $abc$35683$n4673_1
.sym 46282 $abc$35683$n4543
.sym 46283 $abc$35683$n4674_1
.sym 46285 picorv32.latched_stalu
.sym 46286 $abc$35683$n3369_1
.sym 46287 $abc$35683$n4651_1
.sym 46288 picorv32.alu_out_q[10]
.sym 46289 picorv32.cpuregs_rs1[11]
.sym 46290 $abc$35683$n4649_1
.sym 46291 $abc$35683$n4606
.sym 46293 $abc$35683$n4685
.sym 46294 $abc$35683$n4607
.sym 46295 picorv32.cpuregs_rs1[17]
.sym 46296 $abc$35683$n4687
.sym 46299 picorv32.cpuregs_rs1[17]
.sym 46300 $abc$35683$n4649_1
.sym 46301 $abc$35683$n4543
.sym 46302 $abc$35683$n4651_1
.sym 46306 picorv32.reg_out[10]
.sym 46307 picorv32.latched_stalu
.sym 46308 picorv32.alu_out_q[10]
.sym 46311 picorv32.alu_out_q[8]
.sym 46312 picorv32.reg_out[8]
.sym 46314 picorv32.latched_stalu
.sym 46317 basesoc_picorv327[23]
.sym 46318 picorv32.cpu_state[4]
.sym 46319 $abc$35683$n4687
.sym 46320 $abc$35683$n4685
.sym 46323 $abc$35683$n4673_1
.sym 46324 $abc$35683$n4700
.sym 46325 $abc$35683$n3369_1
.sym 46326 $abc$35683$n4697
.sym 46329 picorv32.cpuregs_rs1[11]
.sym 46330 $abc$35683$n4612
.sym 46331 $abc$35683$n4610
.sym 46332 $abc$35683$n4543
.sym 46335 $abc$35683$n4606
.sym 46336 $abc$35683$n4604
.sym 46338 $abc$35683$n4607
.sym 46341 $abc$35683$n4675
.sym 46342 $abc$35683$n3369_1
.sym 46343 $abc$35683$n4674_1
.sym 46344 $abc$35683$n4673_1
.sym 46346 clk12_$glb_clk
.sym 46348 $abc$35683$n4157
.sym 46349 picorv32.cpu_state[2]
.sym 46350 picorv32.reg_out[7]
.sym 46351 picorv32.cpuregs_wrdata[10]
.sym 46352 $abc$35683$n3821_1
.sym 46353 picorv32.cpuregs_wrdata[2]
.sym 46354 $abc$35683$n3688
.sym 46355 picorv32.reg_out[4]
.sym 46358 picorv32.decoded_imm[23]
.sym 46359 picorv32.mem_wordsize[1]
.sym 46360 picorv32.reg_next_pc[9]
.sym 46361 picorv32.cpuregs_rs1[14]
.sym 46362 basesoc_uart_phy_rx_reg[5]
.sym 46363 $abc$35683$n4697
.sym 46364 picorv32.alu_out_q[14]
.sym 46365 picorv32.reg_next_pc[14]
.sym 46366 $abc$35683$n3704
.sym 46367 $abc$35683$n4517
.sym 46368 $abc$35683$n4618
.sym 46369 picorv32.cpuregs_wrdata[14]
.sym 46370 picorv32.cpuregs_wrdata[11]
.sym 46371 picorv32.reg_out[16]
.sym 46372 $abc$35683$n4562_1
.sym 46373 picorv32.latched_is_lu
.sym 46374 picorv32.decoded_imm[18]
.sym 46375 picorv32.reg_out[20]
.sym 46376 basesoc_picorv327[14]
.sym 46377 picorv32.decoded_imm[15]
.sym 46378 $abc$35683$n4318_1
.sym 46379 $abc$35683$n2997
.sym 46380 $abc$35683$n4607
.sym 46381 $abc$35683$n4543
.sym 46382 $abc$35683$n4645
.sym 46383 picorv32.reg_out[21]
.sym 46389 $abc$35683$n4128_1
.sym 46390 $abc$35683$n4531
.sym 46392 $abc$35683$n4543
.sym 46393 $abc$35683$n4153
.sym 46394 $abc$35683$n4154
.sym 46395 picorv32.latched_stalu
.sym 46396 picorv32.reg_out[12]
.sym 46397 $abc$35683$n231
.sym 46398 $abc$35683$n4579
.sym 46400 $abc$35683$n2868
.sym 46401 $abc$35683$n4527_1
.sym 46403 picorv32.latched_stalu
.sym 46405 $abc$35683$n3005_1
.sym 46406 $abc$35683$n3708_1
.sym 46410 $abc$35683$n4586
.sym 46411 picorv32.alu_out_q[1]
.sym 46412 picorv32.latched_compr
.sym 46414 $abc$35683$n4129
.sym 46415 picorv32.irq_state[1]
.sym 46417 $abc$35683$n3673
.sym 46418 picorv32.cpuregs_rs1[7]
.sym 46419 picorv32.reg_out[1]
.sym 46420 picorv32.alu_out_q[12]
.sym 46422 $abc$35683$n2868
.sym 46423 picorv32.reg_out[1]
.sym 46424 picorv32.alu_out_q[1]
.sym 46425 picorv32.latched_stalu
.sym 46428 $abc$35683$n231
.sym 46429 $abc$35683$n4128_1
.sym 46430 picorv32.latched_compr
.sym 46431 $abc$35683$n4129
.sym 46434 picorv32.alu_out_q[12]
.sym 46436 picorv32.latched_stalu
.sym 46437 picorv32.reg_out[12]
.sym 46440 $abc$35683$n4586
.sym 46441 picorv32.cpuregs_rs1[7]
.sym 46442 $abc$35683$n4543
.sym 46443 $abc$35683$n4579
.sym 46446 picorv32.alu_out_q[1]
.sym 46447 $abc$35683$n3673
.sym 46448 picorv32.latched_stalu
.sym 46449 picorv32.reg_out[1]
.sym 46452 $abc$35683$n3708_1
.sym 46453 $abc$35683$n3005_1
.sym 46454 picorv32.irq_state[1]
.sym 46455 $abc$35683$n2868
.sym 46459 $abc$35683$n4531
.sym 46461 $abc$35683$n4527_1
.sym 46465 $abc$35683$n4153
.sym 46466 $abc$35683$n4154
.sym 46469 clk12_$glb_clk
.sym 46471 $abc$35683$n3016
.sym 46472 $abc$35683$n3675
.sym 46473 array_muxed0[3]
.sym 46474 array_muxed0[0]
.sym 46475 $abc$35683$n3673
.sym 46476 array_muxed0[2]
.sym 46477 $abc$35683$n3817
.sym 46478 $abc$35683$n3674
.sym 46483 $abc$35683$n3044
.sym 46484 picorv32.cpuregs_wrdata[7]
.sym 46485 picorv32.reg_next_pc[29]
.sym 46486 picorv32.cpuregs_wrdata[10]
.sym 46487 picorv32.cpuregs_wrdata[6]
.sym 46488 picorv32.cpuregs_wrdata[11]
.sym 46489 $abc$35683$n3720
.sym 46491 picorv32.alu_out_q[19]
.sym 46492 picorv32.cpu_state[2]
.sym 46493 $abc$35683$n3716_1
.sym 46494 $abc$35683$n2999
.sym 46495 picorv32.alu_out_q[26]
.sym 46496 $abc$35683$n4667_1
.sym 46497 picorv32.cpuregs_wrdata[10]
.sym 46498 basesoc_picorv327[0]
.sym 46499 picorv32.alu_out_q[3]
.sym 46500 picorv32.decoded_imm[24]
.sym 46501 $abc$35683$n4657_1
.sym 46502 $abc$35683$n4566_1
.sym 46503 $abc$35683$n4518_1
.sym 46505 $abc$35683$n4404_1
.sym 46506 $abc$35683$n4260
.sym 46512 $abc$35683$n4348
.sym 46513 $abc$35683$n4260
.sym 46514 $abc$35683$n4317
.sym 46516 $abc$35683$n5459
.sym 46517 $abc$35683$n4258_1
.sym 46520 $abc$35683$n4349_1
.sym 46522 picorv32.latched_branch
.sym 46525 $abc$35683$n4258_1
.sym 46526 $abc$35683$n5462
.sym 46528 $abc$35683$n4399_1
.sym 46530 $abc$35683$n4402_1
.sym 46531 $abc$35683$n4404_1
.sym 46532 $abc$35683$n4259_1
.sym 46533 $abc$35683$n4316_1
.sym 46535 basesoc_picorv323[2]
.sym 46536 basesoc_picorv327[4]
.sym 46538 $abc$35683$n4318_1
.sym 46539 basesoc_picorv327[2]
.sym 46540 picorv32.latched_store
.sym 46541 basesoc_picorv323[4]
.sym 46542 $abc$35683$n4403
.sym 46543 $abc$35683$n4301_1
.sym 46545 basesoc_picorv323[4]
.sym 46546 $abc$35683$n4260
.sym 46547 $abc$35683$n4259_1
.sym 46548 basesoc_picorv327[4]
.sym 46552 $abc$35683$n4348
.sym 46553 $abc$35683$n5462
.sym 46554 $abc$35683$n5459
.sym 46557 $abc$35683$n4259_1
.sym 46558 $abc$35683$n4260
.sym 46559 basesoc_picorv327[2]
.sym 46560 basesoc_picorv323[2]
.sym 46563 picorv32.latched_branch
.sym 46565 picorv32.latched_store
.sym 46569 basesoc_picorv323[4]
.sym 46570 $abc$35683$n4349_1
.sym 46571 $abc$35683$n4258_1
.sym 46572 basesoc_picorv327[4]
.sym 46575 $abc$35683$n4258_1
.sym 46576 basesoc_picorv327[2]
.sym 46577 basesoc_picorv323[2]
.sym 46578 $abc$35683$n4317
.sym 46581 $abc$35683$n4301_1
.sym 46582 $abc$35683$n4316_1
.sym 46584 $abc$35683$n4318_1
.sym 46587 $abc$35683$n4404_1
.sym 46588 $abc$35683$n4402_1
.sym 46589 $abc$35683$n4403
.sym 46590 $abc$35683$n4399_1
.sym 46592 clk12_$glb_clk
.sym 46594 $abc$35683$n6680
.sym 46595 picorv32.reg_out[20]
.sym 46596 $abc$35683$n3823_1
.sym 46597 $abc$35683$n3692
.sym 46598 picorv32.reg_out[5]
.sym 46599 $abc$35683$n3756_1
.sym 46600 $abc$35683$n3681
.sym 46601 picorv32.reg_out[2]
.sym 46603 array_muxed0[2]
.sym 46606 $abc$35683$n3019
.sym 46607 $abc$35683$n231
.sym 46608 picorv32.cpu_state[4]
.sym 46609 picorv32.reg_next_pc[2]
.sym 46610 picorv32.cpuregs_wrdata[4]
.sym 46611 $abc$35683$n3005
.sym 46612 picorv32.cpuregs_wrdata[13]
.sym 46613 $abc$35683$n231
.sym 46614 $abc$35683$n2868
.sym 46615 $abc$35683$n2997
.sym 46616 picorv32.cpuregs_rs1[4]
.sym 46617 picorv32.reg_next_pc[3]
.sym 46619 picorv32.cpuregs_rs1[8]
.sym 46620 $abc$35683$n4687
.sym 46621 $abc$35683$n2868
.sym 46622 picorv32.decoded_imm[29]
.sym 46623 picorv32.decoded_imm[7]
.sym 46624 $abc$35683$n4545_1
.sym 46625 basesoc_picorv327[2]
.sym 46626 $abc$35683$n4768
.sym 46627 picorv32.decoded_imm[27]
.sym 46628 picorv32.alu_out_q[21]
.sym 46629 $abc$35683$n4558
.sym 46636 $abc$35683$n4750
.sym 46639 $abc$35683$n4751
.sym 46642 basesoc_counter[1]
.sym 46644 $abc$35683$n4372_1
.sym 46645 $abc$35683$n4258_1
.sym 46647 $abc$35683$n4371
.sym 46648 $abc$35683$n4370_1
.sym 46649 $abc$35683$n4757
.sym 46651 picorv32.instr_sub
.sym 46652 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 46653 $abc$35683$n4756
.sym 46654 basesoc_counter[0]
.sym 46658 basesoc_picorv323[6]
.sym 46659 $abc$35683$n4259_1
.sym 46662 $abc$35683$n2705
.sym 46664 basesoc_picorv327[6]
.sym 46666 $abc$35683$n4260
.sym 46668 picorv32.instr_sub
.sym 46669 $abc$35683$n4750
.sym 46670 $abc$35683$n4751
.sym 46671 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 46674 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 46675 picorv32.instr_sub
.sym 46676 $abc$35683$n4757
.sym 46677 $abc$35683$n4756
.sym 46681 basesoc_picorv323[6]
.sym 46686 basesoc_counter[0]
.sym 46692 basesoc_picorv327[6]
.sym 46693 $abc$35683$n4259_1
.sym 46694 $abc$35683$n4260
.sym 46695 basesoc_picorv323[6]
.sym 46698 $abc$35683$n4258_1
.sym 46700 basesoc_picorv323[6]
.sym 46701 basesoc_picorv327[6]
.sym 46704 $abc$35683$n4370_1
.sym 46706 $abc$35683$n4372_1
.sym 46707 $abc$35683$n4371
.sym 46710 basesoc_counter[0]
.sym 46712 basesoc_counter[1]
.sym 46714 $abc$35683$n2705
.sym 46715 clk12_$glb_clk
.sym 46716 sys_rst_$glb_sr
.sym 46717 picorv32.reg_out[0]
.sym 46718 picorv32.reg_out[29]
.sym 46719 picorv32.reg_out[26]
.sym 46720 picorv32.reg_out[28]
.sym 46721 picorv32.reg_out[3]
.sym 46722 $abc$35683$n3776
.sym 46723 $abc$35683$n4205
.sym 46724 $abc$35683$n3760_1
.sym 46725 $abc$35683$n3720
.sym 46726 $abc$35683$n3756_1
.sym 46729 $abc$35683$n3005_1
.sym 46730 picorv32.cpuregs_wrdata[21]
.sym 46731 $abc$35683$n4258_1
.sym 46732 picorv32.cpuregs_rs1[12]
.sym 46733 picorv32.latched_compr
.sym 46734 picorv32.reg_next_pc[21]
.sym 46735 $abc$35683$n4553
.sym 46736 $abc$35683$n4543
.sym 46737 picorv32.latched_stalu
.sym 46738 basesoc_picorv327[3]
.sym 46739 $abc$35683$n3740_1
.sym 46740 $abc$35683$n3033
.sym 46741 picorv32.decoded_imm[2]
.sym 46742 $abc$35683$n4586
.sym 46743 picorv32.decoded_imm[6]
.sym 46744 picorv32.alu_out_q[8]
.sym 46745 picorv32.decoded_imm[9]
.sym 46746 $abc$35683$n3177
.sym 46747 picorv32.alu_out_q[0]
.sym 46748 picorv32.instr_sub
.sym 46749 picorv32.decoded_imm[13]
.sym 46750 picorv32.irq_pending[24]
.sym 46751 $abc$35683$n231
.sym 46752 picorv32.cpuregs_rs1[9]
.sym 46761 $abc$35683$n4430_1
.sym 46762 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 46764 $abc$35683$n4781
.sym 46765 $abc$35683$n4259_1
.sym 46768 $abc$35683$n4769
.sym 46770 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 46771 basesoc_picorv327[14]
.sym 46772 $abc$35683$n4432_1
.sym 46773 picorv32.mem_wordsize[1]
.sym 46774 basesoc_picorv328[14]
.sym 46775 $abc$35683$n4260
.sym 46776 basesoc_picorv328[8]
.sym 46777 basesoc_picorv323[0]
.sym 46779 picorv32.instr_sub
.sym 46780 $abc$35683$n4427
.sym 46782 $abc$35683$n4258_1
.sym 46783 $abc$35683$n4780
.sym 46784 $abc$35683$n4431
.sym 46786 $abc$35683$n4768
.sym 46787 picorv32.instr_sub
.sym 46793 basesoc_picorv328[14]
.sym 46797 $abc$35683$n4432_1
.sym 46799 $abc$35683$n4430_1
.sym 46800 $abc$35683$n4427
.sym 46803 basesoc_picorv328[14]
.sym 46804 $abc$35683$n4259_1
.sym 46805 basesoc_picorv327[14]
.sym 46806 $abc$35683$n4260
.sym 46809 $abc$35683$n4258_1
.sym 46810 basesoc_picorv327[14]
.sym 46811 $abc$35683$n4431
.sym 46812 basesoc_picorv328[14]
.sym 46817 basesoc_picorv328[8]
.sym 46821 $abc$35683$n4769
.sym 46822 picorv32.instr_sub
.sym 46823 $abc$35683$n4768
.sym 46824 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 46827 $abc$35683$n4780
.sym 46828 picorv32.instr_sub
.sym 46829 $abc$35683$n4781
.sym 46830 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 46833 basesoc_picorv323[0]
.sym 46834 basesoc_picorv328[8]
.sym 46836 picorv32.mem_wordsize[1]
.sym 46838 clk12_$glb_clk
.sym 46840 $abc$35683$n4221_1
.sym 46841 picorv32.reg_out[24]
.sym 46842 picorv32.cpuregs_wrdata[31]
.sym 46843 $abc$35683$n3796
.sym 46844 picorv32.reg_out[31]
.sym 46845 $abc$35683$n4558
.sym 46846 $abc$35683$n3768
.sym 46847 picorv32.cpuregs_wrdata[24]
.sym 46849 $abc$35683$n3776
.sym 46850 picorv32.decoded_imm[31]
.sym 46851 picorv32.cpuregs_rs1[29]
.sym 46852 picorv32.cpuregs_rs1[2]
.sym 46854 picorv32.irq_state[0]
.sym 46855 picorv32.cpuregs_wrdata[29]
.sym 46856 picorv32.irq_state[1]
.sym 46857 $abc$35683$n3760_1
.sym 46858 picorv32.cpuregs_wrdata[22]
.sym 46859 $abc$35683$n4714_1
.sym 46860 picorv32.alu_out_q[22]
.sym 46861 $abc$35683$n4259_1
.sym 46862 $abc$35683$n4704
.sym 46863 picorv32.cpuregs_rs1[15]
.sym 46864 $abc$35683$n4551_1
.sym 46865 picorv32.latched_is_lu
.sym 46866 $abc$35683$n4645
.sym 46867 $abc$35683$n3384_1
.sym 46868 picorv32.cpuregs_rs1[14]
.sym 46869 picorv32.decoded_imm[15]
.sym 46870 picorv32.alu_out_q[31]
.sym 46871 $abc$35683$n4607
.sym 46872 basesoc_picorv327[14]
.sym 46873 $abc$35683$n4543
.sym 46874 picorv32.decoded_imm[18]
.sym 46875 basesoc_picorv328[8]
.sym 46881 picorv32.reg_out[0]
.sym 46882 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 46885 $abc$35683$n4762
.sym 46886 $abc$35683$n4390
.sym 46887 picorv32.latched_compr
.sym 46888 basesoc_picorv327[8]
.sym 46889 $abc$35683$n4388
.sym 46891 $abc$35683$n2868
.sym 46892 $abc$35683$n4389
.sym 46895 $abc$35683$n3176_1
.sym 46896 $abc$35683$n4259_1
.sym 46897 $abc$35683$n4774
.sym 46898 picorv32.irq_state[0]
.sym 46899 basesoc_picorv328[8]
.sym 46902 $abc$35683$n4258_1
.sym 46903 picorv32.latched_stalu
.sym 46905 $abc$35683$n4763
.sym 46906 $abc$35683$n3177
.sym 46907 picorv32.alu_out_q[0]
.sym 46908 picorv32.instr_sub
.sym 46909 $abc$35683$n4775
.sym 46910 $abc$35683$n4385
.sym 46911 $abc$35683$n4260
.sym 46912 basesoc_picorv328[21]
.sym 46914 $abc$35683$n4389
.sym 46915 basesoc_picorv327[8]
.sym 46916 basesoc_picorv328[8]
.sym 46917 $abc$35683$n4258_1
.sym 46923 basesoc_picorv328[21]
.sym 46926 picorv32.instr_sub
.sym 46927 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 46928 $abc$35683$n4774
.sym 46929 $abc$35683$n4775
.sym 46932 $abc$35683$n4260
.sym 46933 basesoc_picorv328[8]
.sym 46934 basesoc_picorv327[8]
.sym 46935 $abc$35683$n4259_1
.sym 46938 picorv32.latched_compr
.sym 46939 $abc$35683$n3176_1
.sym 46940 $abc$35683$n3177
.sym 46941 picorv32.irq_state[0]
.sym 46944 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 46945 $abc$35683$n4762
.sym 46946 $abc$35683$n4763
.sym 46947 picorv32.instr_sub
.sym 46950 picorv32.latched_stalu
.sym 46951 $abc$35683$n2868
.sym 46952 picorv32.reg_out[0]
.sym 46953 picorv32.alu_out_q[0]
.sym 46956 $abc$35683$n4390
.sym 46958 $abc$35683$n4388
.sym 46959 $abc$35683$n4385
.sym 46961 clk12_$glb_clk
.sym 46963 $abc$35683$n4586
.sym 46964 $abc$35683$n4587
.sym 46965 $abc$35683$n4693
.sym 46966 $abc$35683$n4559_1
.sym 46967 $abc$35683$n4199
.sym 46968 $abc$35683$n4571
.sym 46969 $abc$35683$n4551_1
.sym 46970 $abc$35683$n4198
.sym 46973 $abc$35683$n4490
.sym 46974 picorv32.decoded_imm[25]
.sym 46976 picorv32.irq_mask[4]
.sym 46979 picorv32.cpuregs_wrdata[26]
.sym 46980 picorv32.cpuregs_wrdata[19]
.sym 46982 picorv32.cpuregs_wrdata[20]
.sym 46984 $abc$35683$n4259_1
.sym 46985 $abc$35683$n5323
.sym 46986 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 46987 picorv32.cpuregs_wrdata[31]
.sym 46988 $abc$35683$n4418_1
.sym 46989 picorv32.alu_out_q[20]
.sym 46990 picorv32.alu_out_q[6]
.sym 46991 picorv32.alu_out_q[26]
.sym 46992 picorv32.decoded_imm[24]
.sym 46993 $abc$35683$n4657_1
.sym 46994 $abc$35683$n4362
.sym 46995 picorv32.alu_out_q[3]
.sym 46996 $abc$35683$n4436_1
.sym 46997 $abc$35683$n4260
.sym 47004 $abc$35683$n4260
.sym 47007 $abc$35683$n4463
.sym 47008 $abc$35683$n4462_1
.sym 47009 basesoc_picorv328[20]
.sym 47012 $abc$35683$n4258_1
.sym 47015 basesoc_picorv328[31]
.sym 47017 basesoc_picorv328[20]
.sym 47018 $abc$35683$n4464_1
.sym 47020 basesoc_picorv327[20]
.sym 47021 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 47022 $abc$35683$n4461
.sym 47023 basesoc_picorv328[26]
.sym 47024 $abc$35683$n4804
.sym 47026 basesoc_picorv328[24]
.sym 47028 $abc$35683$n4798
.sym 47029 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 47030 $abc$35683$n4259_1
.sym 47031 picorv32.instr_sub
.sym 47032 $abc$35683$n4799
.sym 47034 $abc$35683$n4805
.sym 47038 basesoc_picorv328[26]
.sym 47046 basesoc_picorv328[24]
.sym 47051 basesoc_picorv328[31]
.sym 47055 basesoc_picorv328[20]
.sym 47056 $abc$35683$n4260
.sym 47057 $abc$35683$n4259_1
.sym 47058 basesoc_picorv327[20]
.sym 47061 basesoc_picorv328[20]
.sym 47062 $abc$35683$n4258_1
.sym 47063 basesoc_picorv327[20]
.sym 47064 $abc$35683$n4463
.sym 47068 $abc$35683$n4461
.sym 47069 $abc$35683$n4464_1
.sym 47070 $abc$35683$n4462_1
.sym 47073 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 47074 $abc$35683$n4798
.sym 47075 picorv32.instr_sub
.sym 47076 $abc$35683$n4799
.sym 47079 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 47080 $abc$35683$n4804
.sym 47081 $abc$35683$n4805
.sym 47082 picorv32.instr_sub
.sym 47084 clk12_$glb_clk
.sym 47086 $abc$35683$n3788_1
.sym 47087 picorv32.reg_out[27]
.sym 47088 $abc$35683$n4209
.sym 47089 $abc$35683$n4607
.sym 47090 $abc$35683$n3780_1
.sym 47091 $abc$35683$n4694
.sym 47092 $abc$35683$n3784_1
.sym 47093 $abc$35683$n4608
.sym 47097 $abc$35683$n4461
.sym 47098 picorv32.cpuregs_wrdata[17]
.sym 47099 picorv32.cpuregs_wrdata[28]
.sym 47100 picorv32.irq_mask[4]
.sym 47101 basesoc_picorv327[7]
.sym 47102 picorv32.alu_out_q[30]
.sym 47103 picorv32.cpuregs_wrdata[27]
.sym 47105 picorv32.reg_pc[4]
.sym 47106 basesoc_uart_phy_source_payload_data[0]
.sym 47107 picorv32.cpu_state[4]
.sym 47108 basesoc_uart_phy_source_payload_data[5]
.sym 47109 picorv32.instr_maskirq
.sym 47110 picorv32.decoded_imm[29]
.sym 47111 picorv32.decoded_imm[7]
.sym 47112 $abc$35683$n4687
.sym 47113 $abc$35683$n2868
.sym 47114 picorv32.cpu_state[3]
.sym 47115 picorv32.alu_out_q[24]
.sym 47116 picorv32.cpu_state[0]
.sym 47117 picorv32.cpu_state[0]
.sym 47118 picorv32.cpuregs_rs1[23]
.sym 47119 picorv32.cpuregs_rs1[8]
.sym 47120 picorv32.decoded_imm[27]
.sym 47121 basesoc_picorv327[2]
.sym 47127 $abc$35683$n4442_1
.sym 47128 $abc$35683$n4516
.sym 47133 basesoc_picorv327[31]
.sym 47135 $abc$35683$n4473_1
.sym 47136 $abc$35683$n4515_1
.sym 47137 $abc$35683$n4514_1
.sym 47138 $abc$35683$n4471
.sym 47139 $abc$35683$n4472
.sym 47141 basesoc_picorv328[31]
.sym 47142 $abc$35683$n4474
.sym 47143 $abc$35683$n4258_1
.sym 47144 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 47145 $abc$35683$n4817
.sym 47146 $abc$35683$n4259_1
.sym 47147 $abc$35683$n4816
.sym 47148 $abc$35683$n4256_1
.sym 47149 basesoc_picorv328[22]
.sym 47150 basesoc_picorv327[22]
.sym 47153 picorv32.instr_sub
.sym 47154 $abc$35683$n4362
.sym 47155 $abc$35683$n4369
.sym 47156 $abc$35683$n4436_1
.sym 47157 $abc$35683$n4260
.sym 47158 basesoc_picorv327[22]
.sym 47160 basesoc_picorv327[22]
.sym 47161 $abc$35683$n4260
.sym 47162 basesoc_picorv328[22]
.sym 47163 $abc$35683$n4259_1
.sym 47166 $abc$35683$n4260
.sym 47167 basesoc_picorv327[31]
.sym 47168 basesoc_picorv328[31]
.sym 47169 $abc$35683$n4258_1
.sym 47172 $abc$35683$n4515_1
.sym 47173 basesoc_picorv328[31]
.sym 47174 basesoc_picorv327[31]
.sym 47175 $abc$35683$n4259_1
.sym 47178 $abc$35683$n4514_1
.sym 47179 $abc$35683$n4442_1
.sym 47180 $abc$35683$n4516
.sym 47181 $abc$35683$n4436_1
.sym 47184 basesoc_picorv328[22]
.sym 47185 $abc$35683$n4473_1
.sym 47186 $abc$35683$n4258_1
.sym 47187 basesoc_picorv327[22]
.sym 47190 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 47191 $abc$35683$n4817
.sym 47192 picorv32.instr_sub
.sym 47193 $abc$35683$n4816
.sym 47196 $abc$35683$n4471
.sym 47197 $abc$35683$n4472
.sym 47198 $abc$35683$n4474
.sym 47202 $abc$35683$n4256_1
.sym 47203 $abc$35683$n4362
.sym 47204 $abc$35683$n4369
.sym 47207 clk12_$glb_clk
.sym 47209 $abc$35683$n4663_1
.sym 47210 $abc$35683$n4695
.sym 47211 $abc$35683$n4594
.sym 47212 $abc$35683$n4710_1
.sym 47213 $abc$35683$n4665_1
.sym 47214 $abc$35683$n4606
.sym 47215 $abc$35683$n4593
.sym 47216 $abc$35683$n4687
.sym 47220 basesoc_picorv327[29]
.sym 47221 picorv32.latched_stalu
.sym 47222 picorv32.cpuregs_wrdata[29]
.sym 47223 picorv32.reg_pc[12]
.sym 47224 picorv32.reg_pc[17]
.sym 47225 $abc$35683$n4543
.sym 47227 picorv32.reg_pc[11]
.sym 47229 basesoc_picorv327[31]
.sym 47230 picorv32.reg_pc[11]
.sym 47232 $abc$35683$n4209
.sym 47233 $abc$35683$n3177
.sym 47234 $abc$35683$n4256_1
.sym 47235 basesoc_picorv328[22]
.sym 47236 $abc$35683$n4509_1
.sym 47237 picorv32.irq_pending[24]
.sym 47238 picorv32.decoded_imm[2]
.sym 47239 picorv32.instr_maskirq
.sym 47240 picorv32.reg_pc[30]
.sym 47241 picorv32.decoded_imm[13]
.sym 47242 picorv32.decoded_imm[9]
.sym 47243 picorv32.decoded_imm[6]
.sym 47244 picorv32.cpuregs_rs1[9]
.sym 47250 picorv32.irq_state[1]
.sym 47251 picorv32.cpu_state[4]
.sym 47252 $abc$35683$n4491
.sym 47253 picorv32.irq_mask[1]
.sym 47254 picorv32.cpuregs_rs1[1]
.sym 47255 $abc$35683$n4493_1
.sym 47257 picorv32.cpu_state[2]
.sym 47258 $abc$35683$n4418_1
.sym 47259 picorv32.irq_pending[1]
.sym 47260 $abc$35683$n4509_1
.sym 47261 picorv32.decoded_imm[1]
.sym 47262 $abc$35683$n4532_1
.sym 47263 $abc$35683$n4413
.sym 47264 basesoc_picorv323[4]
.sym 47265 $abc$35683$n4510
.sym 47268 $abc$35683$n4490
.sym 47269 $abc$35683$n4416_1
.sym 47271 $abc$35683$n4442_1
.sym 47273 $abc$35683$n4533_1
.sym 47274 picorv32.cpu_state[3]
.sym 47275 picorv32.instr_maskirq
.sym 47276 $abc$35683$n4512_1
.sym 47277 picorv32.cpu_state[0]
.sym 47279 basesoc_picorv327[1]
.sym 47281 $abc$35683$n4366
.sym 47284 $abc$35683$n4416_1
.sym 47285 $abc$35683$n4413
.sym 47286 $abc$35683$n4418_1
.sym 47289 picorv32.irq_mask[1]
.sym 47290 picorv32.irq_state[1]
.sym 47292 picorv32.irq_pending[1]
.sym 47295 $abc$35683$n4490
.sym 47297 $abc$35683$n4491
.sym 47298 $abc$35683$n4493_1
.sym 47301 basesoc_picorv323[4]
.sym 47302 $abc$35683$n4366
.sym 47303 $abc$35683$n4442_1
.sym 47307 picorv32.cpuregs_rs1[1]
.sym 47308 picorv32.cpu_state[2]
.sym 47309 picorv32.instr_maskirq
.sym 47310 picorv32.irq_mask[1]
.sym 47313 $abc$35683$n4512_1
.sym 47314 $abc$35683$n4510
.sym 47315 $abc$35683$n4509_1
.sym 47319 picorv32.irq_pending[1]
.sym 47320 $abc$35683$n4532_1
.sym 47321 picorv32.cpu_state[0]
.sym 47322 $abc$35683$n4533_1
.sym 47325 picorv32.cpu_state[4]
.sym 47326 picorv32.decoded_imm[1]
.sym 47327 picorv32.cpu_state[3]
.sym 47328 basesoc_picorv327[1]
.sym 47330 clk12_$glb_clk
.sym 47332 $abc$35683$n4061
.sym 47333 $abc$35683$n3939_1
.sym 47334 $abc$35683$n4711_1
.sym 47335 picorv32.irq_mask[27]
.sym 47336 $abc$35683$n4712_1
.sym 47337 $abc$35683$n3891
.sym 47338 $abc$35683$n3890
.sym 47339 $abc$35683$n4062_1
.sym 47341 picorv32.decoded_imm[23]
.sym 47344 picorv32.irq_state[1]
.sym 47345 picorv32.decoded_imm[19]
.sym 47346 picorv32.irq_mask[8]
.sym 47348 basesoc_uart_rx_fifo_consume[1]
.sym 47349 $abc$35683$n4595
.sym 47350 picorv32.irq_pending[10]
.sym 47351 picorv32.cpu_state[3]
.sym 47352 picorv32.decoded_imm[25]
.sym 47355 picorv32.irq_pending[1]
.sym 47356 picorv32.cpuregs_rs1[14]
.sym 47357 $abc$35683$n4227
.sym 47358 $abc$35683$n4645
.sym 47359 picorv32.cpuregs_rs1[2]
.sym 47360 $abc$35683$n4543
.sym 47361 basesoc_picorv327[6]
.sym 47362 picorv32.decoded_imm[18]
.sym 47363 $abc$35683$n3384_1
.sym 47364 basesoc_picorv327[14]
.sym 47365 $abc$35683$n4061
.sym 47366 $abc$35683$n4214
.sym 47373 picorv32.decoded_imm[4]
.sym 47374 picorv32.decoded_imm[3]
.sym 47377 basesoc_picorv327[6]
.sym 47379 basesoc_picorv327[7]
.sym 47381 picorv32.decoded_imm[7]
.sym 47382 basesoc_picorv327[1]
.sym 47383 basesoc_picorv327[0]
.sym 47387 picorv32.decoded_imm[1]
.sym 47392 basesoc_picorv327[4]
.sym 47393 picorv32.decoded_imm[0]
.sym 47394 basesoc_picorv327[2]
.sym 47398 picorv32.decoded_imm[2]
.sym 47399 picorv32.decoded_imm[5]
.sym 47402 basesoc_picorv327[5]
.sym 47403 picorv32.decoded_imm[6]
.sym 47404 basesoc_picorv327[3]
.sym 47405 $auto$alumacc.cc:474:replace_alu$5987.C[1]
.sym 47407 basesoc_picorv327[0]
.sym 47408 picorv32.decoded_imm[0]
.sym 47411 $auto$alumacc.cc:474:replace_alu$5987.C[2]
.sym 47413 basesoc_picorv327[1]
.sym 47414 picorv32.decoded_imm[1]
.sym 47415 $auto$alumacc.cc:474:replace_alu$5987.C[1]
.sym 47417 $auto$alumacc.cc:474:replace_alu$5987.C[3]
.sym 47419 basesoc_picorv327[2]
.sym 47420 picorv32.decoded_imm[2]
.sym 47421 $auto$alumacc.cc:474:replace_alu$5987.C[2]
.sym 47423 $auto$alumacc.cc:474:replace_alu$5987.C[4]
.sym 47425 basesoc_picorv327[3]
.sym 47426 picorv32.decoded_imm[3]
.sym 47427 $auto$alumacc.cc:474:replace_alu$5987.C[3]
.sym 47429 $auto$alumacc.cc:474:replace_alu$5987.C[5]
.sym 47431 basesoc_picorv327[4]
.sym 47432 picorv32.decoded_imm[4]
.sym 47433 $auto$alumacc.cc:474:replace_alu$5987.C[4]
.sym 47435 $auto$alumacc.cc:474:replace_alu$5987.C[6]
.sym 47437 basesoc_picorv327[5]
.sym 47438 picorv32.decoded_imm[5]
.sym 47439 $auto$alumacc.cc:474:replace_alu$5987.C[5]
.sym 47441 $auto$alumacc.cc:474:replace_alu$5987.C[7]
.sym 47443 picorv32.decoded_imm[6]
.sym 47444 basesoc_picorv327[6]
.sym 47445 $auto$alumacc.cc:474:replace_alu$5987.C[6]
.sym 47447 $auto$alumacc.cc:474:replace_alu$5987.C[8]
.sym 47449 basesoc_picorv327[7]
.sym 47450 picorv32.decoded_imm[7]
.sym 47451 $auto$alumacc.cc:474:replace_alu$5987.C[7]
.sym 47455 $abc$35683$n4716_1
.sym 47456 $abc$35683$n4612
.sym 47457 picorv32.irq_mask[24]
.sym 47458 $abc$35683$n4055
.sym 47459 $abc$35683$n4054_1
.sym 47460 $abc$35683$n3889
.sym 47461 $abc$35683$n3938_1
.sym 47462 $abc$35683$n4613
.sym 47468 basesoc_picorv327[1]
.sym 47469 picorv32.cpu_state[4]
.sym 47470 picorv32.irq_mask[27]
.sym 47471 basesoc_picorv327[0]
.sym 47472 picorv32.irq_pending[23]
.sym 47474 picorv32.reg_pc[2]
.sym 47475 picorv32.cpu_state[4]
.sym 47478 basesoc_picorv327[20]
.sym 47479 $abc$35683$n4225
.sym 47480 $abc$35683$n4215
.sym 47481 $abc$35683$n4362
.sym 47482 picorv32.reg_pc[16]
.sym 47483 basesoc_picorv327[27]
.sym 47484 picorv32.decoded_imm[24]
.sym 47485 $abc$35683$n3891
.sym 47487 $abc$35683$n4221
.sym 47488 basesoc_picorv327[11]
.sym 47489 $abc$35683$n4222
.sym 47490 $abc$35683$n4220
.sym 47491 $auto$alumacc.cc:474:replace_alu$5987.C[8]
.sym 47502 basesoc_picorv327[12]
.sym 47504 picorv32.decoded_imm[15]
.sym 47505 basesoc_picorv327[15]
.sym 47506 picorv32.decoded_imm[11]
.sym 47508 picorv32.decoded_imm[8]
.sym 47510 picorv32.decoded_imm[12]
.sym 47511 picorv32.decoded_imm[14]
.sym 47512 picorv32.decoded_imm[9]
.sym 47513 picorv32.decoded_imm[13]
.sym 47516 basesoc_picorv327[8]
.sym 47517 basesoc_picorv327[9]
.sym 47519 picorv32.decoded_imm[10]
.sym 47521 basesoc_picorv327[10]
.sym 47523 basesoc_picorv327[11]
.sym 47524 basesoc_picorv327[14]
.sym 47525 basesoc_picorv327[13]
.sym 47528 $auto$alumacc.cc:474:replace_alu$5987.C[9]
.sym 47530 picorv32.decoded_imm[8]
.sym 47531 basesoc_picorv327[8]
.sym 47532 $auto$alumacc.cc:474:replace_alu$5987.C[8]
.sym 47534 $auto$alumacc.cc:474:replace_alu$5987.C[10]
.sym 47536 picorv32.decoded_imm[9]
.sym 47537 basesoc_picorv327[9]
.sym 47538 $auto$alumacc.cc:474:replace_alu$5987.C[9]
.sym 47540 $auto$alumacc.cc:474:replace_alu$5987.C[11]
.sym 47542 picorv32.decoded_imm[10]
.sym 47543 basesoc_picorv327[10]
.sym 47544 $auto$alumacc.cc:474:replace_alu$5987.C[10]
.sym 47546 $auto$alumacc.cc:474:replace_alu$5987.C[12]
.sym 47548 basesoc_picorv327[11]
.sym 47549 picorv32.decoded_imm[11]
.sym 47550 $auto$alumacc.cc:474:replace_alu$5987.C[11]
.sym 47552 $auto$alumacc.cc:474:replace_alu$5987.C[13]
.sym 47554 picorv32.decoded_imm[12]
.sym 47555 basesoc_picorv327[12]
.sym 47556 $auto$alumacc.cc:474:replace_alu$5987.C[12]
.sym 47558 $auto$alumacc.cc:474:replace_alu$5987.C[14]
.sym 47560 basesoc_picorv327[13]
.sym 47561 picorv32.decoded_imm[13]
.sym 47562 $auto$alumacc.cc:474:replace_alu$5987.C[13]
.sym 47564 $auto$alumacc.cc:474:replace_alu$5987.C[15]
.sym 47566 basesoc_picorv327[14]
.sym 47567 picorv32.decoded_imm[14]
.sym 47568 $auto$alumacc.cc:474:replace_alu$5987.C[14]
.sym 47570 $auto$alumacc.cc:474:replace_alu$5987.C[16]
.sym 47572 basesoc_picorv327[15]
.sym 47573 picorv32.decoded_imm[15]
.sym 47574 $auto$alumacc.cc:474:replace_alu$5987.C[15]
.sym 47578 $abc$35683$n3984
.sym 47579 $abc$35683$n3898
.sym 47580 $abc$35683$n3986
.sym 47581 $abc$35683$n3965
.sym 47582 $abc$35683$n3985_1
.sym 47583 picorv32.irq_mask[11]
.sym 47584 $abc$35683$n5449
.sym 47585 $abc$35683$n3911
.sym 47588 $abc$35683$n4232
.sym 47589 $abc$35683$n4399_1
.sym 47590 picorv32.cpu_state[4]
.sym 47591 $abc$35683$n3938_1
.sym 47593 $abc$35683$n3036
.sym 47594 picorv32.cpu_state[3]
.sym 47595 $abc$35683$n3069
.sym 47596 picorv32.cpu_state[4]
.sym 47598 basesoc_picorv327[22]
.sym 47599 $abc$35683$n3065
.sym 47601 picorv32.cpu_state[3]
.sym 47602 picorv32.is_lui_auipc_jal
.sym 47603 picorv32.decoded_imm[30]
.sym 47604 basesoc_picorv327[17]
.sym 47605 $abc$35683$n4244
.sym 47606 $abc$35683$n4054_1
.sym 47607 picorv32.cpu_state[3]
.sym 47608 $abc$35683$n3889
.sym 47609 basesoc_picorv327[18]
.sym 47610 picorv32.decoded_imm[29]
.sym 47611 picorv32.cpuregs_rs1[8]
.sym 47612 picorv32.decoded_imm[27]
.sym 47613 $abc$35683$n3891
.sym 47614 $auto$alumacc.cc:474:replace_alu$5987.C[16]
.sym 47623 picorv32.decoded_imm[19]
.sym 47624 picorv32.decoded_imm[21]
.sym 47625 basesoc_picorv327[21]
.sym 47627 picorv32.decoded_imm[16]
.sym 47629 basesoc_picorv327[19]
.sym 47630 basesoc_picorv327[17]
.sym 47631 basesoc_picorv327[20]
.sym 47632 picorv32.decoded_imm[20]
.sym 47633 basesoc_picorv327[18]
.sym 47634 picorv32.decoded_imm[18]
.sym 47635 basesoc_picorv327[16]
.sym 47637 picorv32.decoded_imm[23]
.sym 47638 basesoc_picorv327[23]
.sym 47640 basesoc_picorv327[22]
.sym 47643 picorv32.decoded_imm[17]
.sym 47646 picorv32.decoded_imm[22]
.sym 47651 $auto$alumacc.cc:474:replace_alu$5987.C[17]
.sym 47653 picorv32.decoded_imm[16]
.sym 47654 basesoc_picorv327[16]
.sym 47655 $auto$alumacc.cc:474:replace_alu$5987.C[16]
.sym 47657 $auto$alumacc.cc:474:replace_alu$5987.C[18]
.sym 47659 basesoc_picorv327[17]
.sym 47660 picorv32.decoded_imm[17]
.sym 47661 $auto$alumacc.cc:474:replace_alu$5987.C[17]
.sym 47663 $auto$alumacc.cc:474:replace_alu$5987.C[19]
.sym 47665 basesoc_picorv327[18]
.sym 47666 picorv32.decoded_imm[18]
.sym 47667 $auto$alumacc.cc:474:replace_alu$5987.C[18]
.sym 47669 $auto$alumacc.cc:474:replace_alu$5987.C[20]
.sym 47671 picorv32.decoded_imm[19]
.sym 47672 basesoc_picorv327[19]
.sym 47673 $auto$alumacc.cc:474:replace_alu$5987.C[19]
.sym 47675 $auto$alumacc.cc:474:replace_alu$5987.C[21]
.sym 47677 basesoc_picorv327[20]
.sym 47678 picorv32.decoded_imm[20]
.sym 47679 $auto$alumacc.cc:474:replace_alu$5987.C[20]
.sym 47681 $auto$alumacc.cc:474:replace_alu$5987.C[22]
.sym 47683 basesoc_picorv327[21]
.sym 47684 picorv32.decoded_imm[21]
.sym 47685 $auto$alumacc.cc:474:replace_alu$5987.C[21]
.sym 47687 $auto$alumacc.cc:474:replace_alu$5987.C[23]
.sym 47689 basesoc_picorv327[22]
.sym 47690 picorv32.decoded_imm[22]
.sym 47691 $auto$alumacc.cc:474:replace_alu$5987.C[22]
.sym 47693 $auto$alumacc.cc:474:replace_alu$5987.C[24]
.sym 47695 picorv32.decoded_imm[23]
.sym 47696 basesoc_picorv327[23]
.sym 47697 $auto$alumacc.cc:474:replace_alu$5987.C[23]
.sym 47701 $abc$35683$n4069
.sym 47702 $abc$35683$n3888
.sym 47703 $abc$35683$n4068_1
.sym 47704 picorv32.irq_mask[28]
.sym 47705 $abc$35683$n3897
.sym 47706 $abc$35683$n3999
.sym 47707 $abc$35683$n3948_1
.sym 47708 $abc$35683$n5450
.sym 47711 $abc$35683$n4427
.sym 47714 picorv32.reg_pc[5]
.sym 47715 basesoc_picorv327[19]
.sym 47717 picorv32.is_lui_auipc_jal
.sym 47720 $abc$35683$n3984
.sym 47721 $abc$35683$n3069
.sym 47722 picorv32.cpu_state[4]
.sym 47725 $abc$35683$n3177
.sym 47727 picorv32.instr_maskirq
.sym 47728 picorv32.reg_pc[29]
.sym 47730 basesoc_picorv327[28]
.sym 47731 picorv32.irq_mask[11]
.sym 47732 picorv32.reg_pc[30]
.sym 47733 $abc$35683$n4509_1
.sym 47734 $abc$35683$n3879
.sym 47735 $abc$35683$n4238
.sym 47736 picorv32.instr_maskirq
.sym 47737 $auto$alumacc.cc:474:replace_alu$5987.C[24]
.sym 47746 basesoc_picorv327[25]
.sym 47748 basesoc_picorv327[29]
.sym 47750 basesoc_picorv327[28]
.sym 47754 picorv32.decoded_imm[24]
.sym 47756 picorv32.decoded_imm[26]
.sym 47758 basesoc_picorv327[24]
.sym 47759 picorv32.decoded_imm[31]
.sym 47761 picorv32.decoded_imm[25]
.sym 47762 basesoc_picorv327[27]
.sym 47763 picorv32.decoded_imm[30]
.sym 47764 basesoc_picorv327[26]
.sym 47769 basesoc_picorv327[31]
.sym 47770 picorv32.decoded_imm[29]
.sym 47771 picorv32.decoded_imm[28]
.sym 47772 picorv32.decoded_imm[27]
.sym 47773 basesoc_picorv327[30]
.sym 47774 $auto$alumacc.cc:474:replace_alu$5987.C[25]
.sym 47776 picorv32.decoded_imm[24]
.sym 47777 basesoc_picorv327[24]
.sym 47778 $auto$alumacc.cc:474:replace_alu$5987.C[24]
.sym 47780 $auto$alumacc.cc:474:replace_alu$5987.C[26]
.sym 47782 basesoc_picorv327[25]
.sym 47783 picorv32.decoded_imm[25]
.sym 47784 $auto$alumacc.cc:474:replace_alu$5987.C[25]
.sym 47786 $auto$alumacc.cc:474:replace_alu$5987.C[27]
.sym 47788 picorv32.decoded_imm[26]
.sym 47789 basesoc_picorv327[26]
.sym 47790 $auto$alumacc.cc:474:replace_alu$5987.C[26]
.sym 47792 $auto$alumacc.cc:474:replace_alu$5987.C[28]
.sym 47794 basesoc_picorv327[27]
.sym 47795 picorv32.decoded_imm[27]
.sym 47796 $auto$alumacc.cc:474:replace_alu$5987.C[27]
.sym 47798 $auto$alumacc.cc:474:replace_alu$5987.C[29]
.sym 47800 basesoc_picorv327[28]
.sym 47801 picorv32.decoded_imm[28]
.sym 47802 $auto$alumacc.cc:474:replace_alu$5987.C[28]
.sym 47804 $auto$alumacc.cc:474:replace_alu$5987.C[30]
.sym 47806 basesoc_picorv327[29]
.sym 47807 picorv32.decoded_imm[29]
.sym 47808 $auto$alumacc.cc:474:replace_alu$5987.C[29]
.sym 47810 $auto$alumacc.cc:474:replace_alu$5987.C[31]
.sym 47812 picorv32.decoded_imm[30]
.sym 47813 basesoc_picorv327[30]
.sym 47814 $auto$alumacc.cc:474:replace_alu$5987.C[30]
.sym 47818 basesoc_picorv327[31]
.sym 47819 picorv32.decoded_imm[31]
.sym 47820 $auto$alumacc.cc:474:replace_alu$5987.C[31]
.sym 47824 $abc$35683$n3992
.sym 47825 $abc$35683$n4523_1
.sym 47826 $abc$35683$n4525
.sym 47827 $abc$35683$n4071_1
.sym 47828 $abc$35683$n4067
.sym 47829 $abc$35683$n4070
.sym 47830 $abc$35683$n3177
.sym 47831 $abc$35683$n4524_1
.sym 47838 basesoc_picorv323[0]
.sym 47839 $abc$35683$n3069
.sym 47840 $abc$35683$n3384_1
.sym 47841 picorv32.cpuregs_rs1[15]
.sym 47842 picorv32.irq_mask[15]
.sym 47844 $abc$35683$n3069
.sym 47848 basesoc_picorv327[14]
.sym 47849 $abc$35683$n3367_1
.sym 47850 $abc$35683$n4227
.sym 47851 $abc$35683$n4543
.sym 47852 $abc$35683$n3056_1
.sym 47853 $abc$35683$n4061
.sym 47854 $abc$35683$n3367_1
.sym 47855 $abc$35683$n3384_1
.sym 47856 picorv32.cpuregs_rs1[14]
.sym 47858 picorv32.reg_pc[15]
.sym 47859 picorv32.cpuregs_rs1[0]
.sym 47865 basesoc_picorv327[28]
.sym 47866 picorv32.cpu_state[2]
.sym 47867 $abc$35683$n4239
.sym 47869 $abc$35683$n4075
.sym 47870 $abc$35683$n4242
.sym 47871 basesoc_picorv327[29]
.sym 47872 $abc$35683$n4066
.sym 47873 picorv32.is_lui_auipc_jal
.sym 47874 $abc$35683$n4073
.sym 47875 $abc$35683$n4056
.sym 47876 $abc$35683$n4077_1
.sym 47877 $abc$35683$n3879
.sym 47878 $abc$35683$n4054_1
.sym 47879 $abc$35683$n3367_1
.sym 47880 $abc$35683$n4076
.sym 47881 picorv32.decoded_imm[0]
.sym 47883 $abc$35683$n3891
.sym 47884 basesoc_picorv327[30]
.sym 47885 $abc$35683$n4067
.sym 47886 $abc$35683$n4074_1
.sym 47887 $abc$35683$n3879
.sym 47888 picorv32.reg_pc[29]
.sym 47889 basesoc_picorv327[28]
.sym 47891 $abc$35683$n3056_1
.sym 47892 $abc$35683$n3878
.sym 47894 $abc$35683$n2891_1
.sym 47896 picorv32.cpuregs_rs1[29]
.sym 47898 basesoc_picorv327[28]
.sym 47899 $abc$35683$n4066
.sym 47900 $abc$35683$n4067
.sym 47901 $abc$35683$n3879
.sym 47905 picorv32.decoded_imm[0]
.sym 47910 $abc$35683$n4239
.sym 47911 $abc$35683$n3367_1
.sym 47912 $abc$35683$n4054_1
.sym 47913 $abc$35683$n4056
.sym 47916 basesoc_picorv327[30]
.sym 47917 $abc$35683$n3878
.sym 47918 basesoc_picorv327[28]
.sym 47919 $abc$35683$n2891_1
.sym 47922 $abc$35683$n3891
.sym 47923 picorv32.cpu_state[2]
.sym 47924 $abc$35683$n4076
.sym 47925 picorv32.reg_pc[29]
.sym 47928 picorv32.cpu_state[2]
.sym 47929 picorv32.cpuregs_rs1[29]
.sym 47930 picorv32.is_lui_auipc_jal
.sym 47931 $abc$35683$n4075
.sym 47934 $abc$35683$n4073
.sym 47935 $abc$35683$n3056_1
.sym 47936 $abc$35683$n4077_1
.sym 47937 $abc$35683$n4074_1
.sym 47940 $abc$35683$n3367_1
.sym 47941 $abc$35683$n3879
.sym 47942 $abc$35683$n4242
.sym 47943 basesoc_picorv327[29]
.sym 47944 $abc$35683$n3062_$glb_ce
.sym 47945 clk12_$glb_clk
.sym 47947 $abc$35683$n3924
.sym 47948 $abc$35683$n4034
.sym 47949 $abc$35683$n5464
.sym 47950 $abc$35683$n3923
.sym 47951 $abc$35683$n4027_1
.sym 47952 $abc$35683$n3934_1
.sym 47953 $abc$35683$n3930
.sym 47954 $abc$35683$n3917
.sym 47962 picorv32.irq_pending[14]
.sym 47963 $abc$35683$n3069
.sym 47966 basesoc_picorv327[0]
.sym 47971 $abc$35683$n4225
.sym 47972 basesoc_picorv327[8]
.sym 47973 picorv32.is_lui_auipc_jal
.sym 47974 basesoc_picorv327[11]
.sym 47975 basesoc_picorv327[27]
.sym 47977 $abc$35683$n4362
.sym 47978 $abc$35683$n4220
.sym 47979 $abc$35683$n4221
.sym 47980 $abc$35683$n2891_1
.sym 47982 $abc$35683$n3891
.sym 47988 $abc$35683$n4060
.sym 47989 $abc$35683$n3891
.sym 47990 $abc$35683$n3878
.sym 47991 $abc$35683$n2891_1
.sym 47994 $abc$35683$n4240
.sym 47995 $abc$35683$n4059_1
.sym 47996 $abc$35683$n4063
.sym 47997 $abc$35683$n3922
.sym 47999 $abc$35683$n4057
.sym 48000 basesoc_picorv327[15]
.sym 48002 picorv32.reg_pc[30]
.sym 48003 picorv32.is_lui_auipc_jal
.sym 48005 $abc$35683$n4034
.sym 48006 $abc$35683$n4228
.sym 48007 $abc$35683$n3923
.sym 48009 picorv32.cpuregs_rs1[23]
.sym 48010 basesoc_picorv327[25]
.sym 48011 $abc$35683$n3056_1
.sym 48013 $abc$35683$n4061
.sym 48014 $abc$35683$n3367_1
.sym 48015 picorv32.cpu_state[2]
.sym 48016 basesoc_picorv327[7]
.sym 48018 basesoc_picorv327[27]
.sym 48019 $abc$35683$n3879
.sym 48021 $abc$35683$n4061
.sym 48022 $abc$35683$n4063
.sym 48023 $abc$35683$n4240
.sym 48024 $abc$35683$n3367_1
.sym 48027 $abc$35683$n3367_1
.sym 48028 $abc$35683$n4228
.sym 48029 basesoc_picorv327[15]
.sym 48030 $abc$35683$n3879
.sym 48033 $abc$35683$n4057
.sym 48034 $abc$35683$n3056_1
.sym 48035 $abc$35683$n3878
.sym 48036 basesoc_picorv327[27]
.sym 48040 basesoc_picorv327[25]
.sym 48041 $abc$35683$n2891_1
.sym 48045 $abc$35683$n3879
.sym 48046 $abc$35683$n3923
.sym 48047 $abc$35683$n3922
.sym 48048 basesoc_picorv327[7]
.sym 48051 $abc$35683$n4034
.sym 48052 picorv32.cpu_state[2]
.sym 48053 picorv32.cpuregs_rs1[23]
.sym 48054 picorv32.is_lui_auipc_jal
.sym 48057 $abc$35683$n3879
.sym 48058 basesoc_picorv327[27]
.sym 48059 $abc$35683$n4060
.sym 48060 $abc$35683$n4059_1
.sym 48063 $abc$35683$n3891
.sym 48065 picorv32.reg_pc[30]
.sym 48066 picorv32.cpu_state[2]
.sym 48067 $abc$35683$n3062_$glb_ce
.sym 48068 clk12_$glb_clk
.sym 48070 $abc$35683$n3893
.sym 48071 $abc$35683$n3972
.sym 48072 $abc$35683$n4005
.sym 48073 $abc$35683$n3926
.sym 48074 $abc$35683$n3892
.sym 48075 $abc$35683$n4019
.sym 48076 $abc$35683$n3971
.sym 48077 $abc$35683$n3957_1
.sym 48083 picorv32.cpuregs_rs1[14]
.sym 48084 $abc$35683$n4040
.sym 48087 $abc$35683$n2891_1
.sym 48089 picorv32.cpuregs_rs1[7]
.sym 48091 $abc$35683$n3065
.sym 48093 $abc$35683$n3069
.sym 48094 $abc$35683$n3056_1
.sym 48099 picorv32.is_lui_auipc_jal
.sym 48102 $abc$35683$n4343
.sym 48103 picorv32.cpuregs_rs1[8]
.sym 48104 basesoc_picorv327[18]
.sym 48105 basesoc_picorv327[3]
.sym 48111 basesoc_picorv327[18]
.sym 48112 $abc$35683$n2891_1
.sym 48114 $abc$35683$n4021_1
.sym 48115 basesoc_picorv327[20]
.sym 48117 $abc$35683$n3056_1
.sym 48119 basesoc_picorv327[28]
.sym 48120 $abc$35683$n3980
.sym 48121 $abc$35683$n4007
.sym 48123 $abc$35683$n3878
.sym 48124 $abc$35683$n4022
.sym 48125 $abc$35683$n4008
.sym 48126 $abc$35683$n3367_1
.sym 48129 $abc$35683$n4005
.sym 48130 picorv32.reg_pc[15]
.sym 48131 $abc$35683$n4064
.sym 48132 basesoc_picorv327[20]
.sym 48134 $abc$35683$n4234
.sym 48137 picorv32.cpu_state[2]
.sym 48139 basesoc_picorv327[22]
.sym 48140 $abc$35683$n4019
.sym 48141 $abc$35683$n4232
.sym 48142 $abc$35683$n3891
.sym 48144 $abc$35683$n4064
.sym 48145 basesoc_picorv327[28]
.sym 48146 $abc$35683$n3056_1
.sym 48147 $abc$35683$n3878
.sym 48150 $abc$35683$n4232
.sym 48151 $abc$35683$n4005
.sym 48152 $abc$35683$n4007
.sym 48153 $abc$35683$n3367_1
.sym 48156 $abc$35683$n3056_1
.sym 48157 $abc$35683$n3878
.sym 48158 basesoc_picorv327[20]
.sym 48159 $abc$35683$n4008
.sym 48162 basesoc_picorv327[22]
.sym 48163 $abc$35683$n3056_1
.sym 48164 $abc$35683$n3878
.sym 48165 $abc$35683$n4022
.sym 48168 $abc$35683$n3367_1
.sym 48169 $abc$35683$n4234
.sym 48170 $abc$35683$n4019
.sym 48171 $abc$35683$n4021_1
.sym 48174 $abc$35683$n2891_1
.sym 48176 basesoc_picorv327[20]
.sym 48181 $abc$35683$n2891_1
.sym 48182 basesoc_picorv327[18]
.sym 48186 picorv32.cpu_state[2]
.sym 48187 $abc$35683$n3891
.sym 48188 picorv32.reg_pc[15]
.sym 48189 $abc$35683$n3980
.sym 48193 $abc$35683$n3927
.sym 48194 $abc$35683$n3960_1
.sym 48195 $abc$35683$n3968
.sym 48196 $abc$35683$n3975
.sym 48198 $abc$35683$n3967_1
.sym 48199 $abc$35683$n3961
.sym 48200 $abc$35683$n3974
.sym 48205 $abc$35683$n2891_1
.sym 48208 basesoc_picorv327[1]
.sym 48210 basesoc_picorv327[21]
.sym 48215 picorv32.is_lui_auipc_jal
.sym 48216 $abc$35683$n2891_1
.sym 48217 $abc$35683$n4064
.sym 48219 $abc$35683$n3056_1
.sym 48225 $abc$35683$n4509_1
.sym 48234 $abc$35683$n4401_1
.sym 48235 basesoc_picorv323[4]
.sym 48239 $abc$35683$n4428_1
.sym 48240 $abc$35683$n4429
.sym 48241 $abc$35683$n4366
.sym 48242 basesoc_picorv327[26]
.sym 48243 basesoc_picorv323[1]
.sym 48246 $abc$35683$n4295_1
.sym 48248 $abc$35683$n2891_1
.sym 48252 $abc$35683$n4240_1
.sym 48253 $abc$35683$n4256_1
.sym 48254 $abc$35683$n4442_1
.sym 48256 $abc$35683$n4400_1
.sym 48259 $abc$35683$n4363
.sym 48261 $abc$35683$n4256_1
.sym 48262 $abc$35683$n4343
.sym 48267 $abc$35683$n4442_1
.sym 48268 basesoc_picorv323[4]
.sym 48269 $abc$35683$n4429
.sym 48273 basesoc_picorv323[4]
.sym 48274 $abc$35683$n4401_1
.sym 48276 $abc$35683$n4442_1
.sym 48279 $abc$35683$n4442_1
.sym 48280 basesoc_picorv323[4]
.sym 48282 $abc$35683$n4343
.sym 48285 $abc$35683$n4366
.sym 48287 basesoc_picorv323[4]
.sym 48288 $abc$35683$n4363
.sym 48292 $abc$35683$n2891_1
.sym 48294 basesoc_picorv327[26]
.sym 48298 basesoc_picorv323[1]
.sym 48299 $abc$35683$n4295_1
.sym 48300 $abc$35683$n4240_1
.sym 48303 $abc$35683$n4401_1
.sym 48304 basesoc_picorv323[4]
.sym 48305 $abc$35683$n4400_1
.sym 48306 $abc$35683$n4256_1
.sym 48309 $abc$35683$n4428_1
.sym 48310 $abc$35683$n4256_1
.sym 48311 basesoc_picorv323[4]
.sym 48312 $abc$35683$n4429
.sym 48338 basesoc_dat_w[5]
.sym 48339 $abc$35683$n2825
.sym 48343 basesoc_picorv327[6]
.sym 48358 basesoc_uart_tx_fifo_do_read
.sym 48359 $abc$35683$n2794
.sym 48360 $abc$35683$n4367
.sym 48361 basesoc_picorv323[3]
.sym 48362 $abc$35683$n4315_1
.sym 48363 basesoc_uart_phy_sink_ready
.sym 48366 basesoc_uart_phy_sink_valid
.sym 48367 $abc$35683$n4313_1
.sym 48368 $abc$35683$n4368_1
.sym 48369 basesoc_picorv323[3]
.sym 48370 $abc$35683$n4295_1
.sym 48373 $abc$35683$n4365
.sym 48376 basesoc_picorv323[2]
.sym 48377 $abc$35683$n4314
.sym 48383 basesoc_uart_phy_tx_busy
.sym 48390 basesoc_picorv323[3]
.sym 48392 $abc$35683$n4295_1
.sym 48393 $abc$35683$n4313_1
.sym 48396 basesoc_uart_tx_fifo_do_read
.sym 48403 basesoc_picorv323[2]
.sym 48404 $abc$35683$n4314
.sym 48405 $abc$35683$n4315_1
.sym 48408 basesoc_picorv323[2]
.sym 48410 $abc$35683$n4315_1
.sym 48411 $abc$35683$n4295_1
.sym 48414 basesoc_uart_phy_sink_valid
.sym 48416 basesoc_uart_phy_sink_ready
.sym 48417 basesoc_uart_phy_tx_busy
.sym 48420 $abc$35683$n4367
.sym 48421 basesoc_picorv323[3]
.sym 48423 $abc$35683$n4365
.sym 48426 $abc$35683$n4368_1
.sym 48427 basesoc_picorv323[3]
.sym 48428 $abc$35683$n4295_1
.sym 48432 $abc$35683$n4367
.sym 48433 basesoc_picorv323[3]
.sym 48435 $abc$35683$n4368_1
.sym 48436 $abc$35683$n2794
.sym 48437 clk12_$glb_clk
.sym 48438 sys_rst_$glb_sr
.sym 48441 basesoc_uart_rx_fifo_level0[1]
.sym 48453 $abc$35683$n2794
.sym 48455 $abc$35683$n2920
.sym 48458 $PACKER_VCC_NET
.sym 48467 basesoc_uart_phy_sink_ready
.sym 48486 basesoc_uart_phy_sink_ready
.sym 48487 $abc$35683$n5691
.sym 48492 $abc$35683$n2798
.sym 48539 basesoc_uart_phy_sink_ready
.sym 48540 $abc$35683$n2798
.sym 48552 $abc$35683$n5691
.sym 48560 clk12_$glb_clk
.sym 48561 sys_rst_$glb_sr
.sym 48564 $abc$35683$n6039
.sym 48565 $abc$35683$n6042
.sym 48566 $abc$35683$n6045
.sym 48582 $abc$35683$n2839
.sym 48810 clk12
.sym 48880 clk12
.sym 48882 $abc$35683$n3001
.sym 48899 $abc$35683$n3001
.sym 48932 picorv32.reg_pc[9]
.sym 49034 serial_rx
.sym 49042 regs0
.sym 49054 $abc$35683$n3439
.sym 49061 user_btn_n
.sym 49081 serial_rx
.sym 49090 spram_wren0
.sym 49096 picorv32.mem_wordsize[1]
.sym 49100 $abc$35683$n2940
.sym 49101 $abc$35683$n3344
.sym 49104 $abc$35683$n232
.sym 49130 $abc$35683$n4936
.sym 49131 $abc$35683$n5293_1
.sym 49171 $abc$35683$n4936
.sym 49172 $abc$35683$n5293_1
.sym 49196 $abc$35683$n4936
.sym 49197 $abc$35683$n5293_1
.sym 49198 array_muxed2[1]
.sym 49199 array_muxed2[0]
.sym 49200 array_muxed2[3]
.sym 49201 array_muxed2[2]
.sym 49206 $abc$35683$n5464
.sym 49208 array_muxed0[14]
.sym 49211 basesoc_uart_phy_rx
.sym 49213 array_muxed0[4]
.sym 49216 spiflash_miso1
.sym 49221 $abc$35683$n232
.sym 49222 $abc$35683$n2831
.sym 49224 $abc$35683$n3436
.sym 49225 array_muxed0[12]
.sym 49230 $abc$35683$n3185
.sym 49238 $abc$35683$n2940
.sym 49239 $abc$35683$n3521_1
.sym 49244 spiflash_i
.sym 49246 $abc$35683$n3528
.sym 49254 spiflash_miso1
.sym 49260 basesoc_picorv327[0]
.sym 49261 picorv32.mem_wordsize[1]
.sym 49267 sys_rst
.sym 49270 $abc$35683$n3521_1
.sym 49272 $abc$35683$n3528
.sym 49283 sys_rst
.sym 49284 spiflash_i
.sym 49287 basesoc_picorv327[0]
.sym 49288 picorv32.mem_wordsize[1]
.sym 49289 $abc$35683$n3528
.sym 49302 spiflash_miso1
.sym 49315 $abc$35683$n2940
.sym 49316 clk12_$glb_clk
.sym 49317 sys_rst_$glb_sr
.sym 49318 grant
.sym 49321 $abc$35683$n2978
.sym 49323 $abc$35683$n3518
.sym 49326 spiflash_i
.sym 49328 picorv32.reg_out[22]
.sym 49329 $abc$35683$n4535_1
.sym 49330 array_muxed1[2]
.sym 49331 array_muxed1[14]
.sym 49336 array_muxed0[14]
.sym 49338 array_muxed1[11]
.sym 49341 $abc$35683$n5293_1
.sym 49342 $abc$35683$n4517
.sym 49344 array_muxed0[8]
.sym 49345 $abc$35683$n154
.sym 49346 $abc$35683$n3769
.sym 49347 user_btn1
.sym 49349 user_btn1
.sym 49350 $abc$35683$n2839_1
.sym 49351 array_muxed0[13]
.sym 49352 $abc$35683$n2907
.sym 49353 sys_rst
.sym 49359 spiflash_bus_dat_r[14]
.sym 49363 $abc$35683$n4537
.sym 49364 $abc$35683$n4538_1
.sym 49365 spiflash_bus_dat_r[13]
.sym 49366 spiflash_bus_dat_r[12]
.sym 49369 $abc$35683$n3520_1
.sym 49371 $abc$35683$n3522
.sym 49372 $abc$35683$n2930
.sym 49373 picorv32.mem_wordsize[0]
.sym 49375 array_muxed0[13]
.sym 49377 $abc$35683$n2942
.sym 49378 $abc$35683$n3344
.sym 49381 $abc$35683$n232
.sym 49382 $abc$35683$n2831
.sym 49384 picorv32.mem_wordsize[1]
.sym 49385 array_muxed0[12]
.sym 49386 array_muxed0[11]
.sym 49387 basesoc_picorv327[1]
.sym 49388 basesoc_picorv327[0]
.sym 49390 $abc$35683$n3185
.sym 49392 spiflash_bus_dat_r[13]
.sym 49393 array_muxed0[12]
.sym 49395 $abc$35683$n3344
.sym 49399 $abc$35683$n4537
.sym 49400 $abc$35683$n4538_1
.sym 49401 picorv32.mem_wordsize[1]
.sym 49404 $abc$35683$n3185
.sym 49405 $abc$35683$n3522
.sym 49406 $abc$35683$n232
.sym 49407 basesoc_picorv327[1]
.sym 49411 picorv32.mem_wordsize[1]
.sym 49413 basesoc_picorv327[0]
.sym 49416 spiflash_bus_dat_r[14]
.sym 49417 $abc$35683$n3344
.sym 49418 array_muxed0[13]
.sym 49422 $abc$35683$n3520_1
.sym 49423 $abc$35683$n2930
.sym 49424 $abc$35683$n2831
.sym 49428 array_muxed0[11]
.sym 49429 spiflash_bus_dat_r[12]
.sym 49431 $abc$35683$n3344
.sym 49434 basesoc_picorv327[1]
.sym 49435 picorv32.mem_wordsize[1]
.sym 49436 picorv32.mem_wordsize[0]
.sym 49437 basesoc_picorv327[0]
.sym 49438 $abc$35683$n2942
.sym 49439 clk12_$glb_clk
.sym 49440 sys_rst_$glb_sr
.sym 49441 array_muxed0[20]
.sym 49442 array_muxed0[27]
.sym 49443 $abc$35683$n2839_1
.sym 49444 $abc$35683$n2907
.sym 49445 waittimer1_count[6]
.sym 49446 array_muxed0[7]
.sym 49447 $abc$35683$n3188
.sym 49448 array_muxed0[19]
.sym 49451 $abc$35683$n4732_1
.sym 49452 $abc$35683$n3769
.sym 49453 $abc$35683$n3812
.sym 49454 $abc$35683$n2926_1
.sym 49455 $PACKER_GND_NET
.sym 49456 $abc$35683$n3806_1
.sym 49458 basesoc_we
.sym 49463 slave_sel[1]
.sym 49465 array_muxed0[10]
.sym 49466 waittimer1_count[6]
.sym 49468 array_muxed0[7]
.sym 49469 array_muxed0[5]
.sym 49470 spiflash_bus_dat_r[15]
.sym 49471 basesoc_picorv32_trap
.sym 49472 array_muxed0[10]
.sym 49473 basesoc_picorv327[1]
.sym 49474 $abc$35683$n3769
.sym 49475 $abc$35683$n4570
.sym 49476 $abc$35683$n3181
.sym 49482 $abc$35683$n4564
.sym 49483 $abc$35683$n2981
.sym 49484 $abc$35683$n3439
.sym 49485 $abc$35683$n3521_1
.sym 49486 slave_sel_r[1]
.sym 49488 spiflash_bus_dat_r[13]
.sym 49489 $abc$35683$n4563_1
.sym 49490 spiflash_bus_dat_r[14]
.sym 49491 $abc$35683$n4536_1
.sym 49493 $abc$35683$n4572_1
.sym 49494 $abc$35683$n3436
.sym 49496 $abc$35683$n3369_1
.sym 49498 $abc$35683$n4565_1
.sym 49499 basesoc_picorv327[1]
.sym 49500 $abc$35683$n2913
.sym 49501 $abc$35683$n3438
.sym 49502 $abc$35683$n2951_1
.sym 49503 $abc$35683$n2831
.sym 49504 $abc$35683$n4571_1
.sym 49505 $abc$35683$n4522
.sym 49508 $abc$35683$n3520_1
.sym 49513 $abc$35683$n3422
.sym 49515 $abc$35683$n2913
.sym 49516 $abc$35683$n3520_1
.sym 49518 $abc$35683$n2831
.sym 49521 $abc$35683$n3369_1
.sym 49522 $abc$35683$n4571_1
.sym 49523 $abc$35683$n3521_1
.sym 49524 $abc$35683$n4572_1
.sym 49528 $abc$35683$n2981
.sym 49529 $abc$35683$n4536_1
.sym 49530 $abc$35683$n4522
.sym 49533 spiflash_bus_dat_r[14]
.sym 49534 $abc$35683$n3439
.sym 49535 $abc$35683$n2831
.sym 49536 slave_sel_r[1]
.sym 49539 spiflash_bus_dat_r[13]
.sym 49540 $abc$35683$n2831
.sym 49541 slave_sel_r[1]
.sym 49542 $abc$35683$n3436
.sym 49545 $abc$35683$n4563_1
.sym 49546 $abc$35683$n3422
.sym 49547 $abc$35683$n4522
.sym 49551 $abc$35683$n2951_1
.sym 49552 basesoc_picorv327[1]
.sym 49554 $abc$35683$n3438
.sym 49558 $abc$35683$n4564
.sym 49559 $abc$35683$n3521_1
.sym 49560 $abc$35683$n4565_1
.sym 49564 waittimer1_count[7]
.sym 49565 waittimer1_count[3]
.sym 49566 waittimer1_count[8]
.sym 49567 eventmanager_status_w[1]
.sym 49568 $abc$35683$n3313
.sym 49569 $abc$35683$n3314
.sym 49570 $abc$35683$n3311_1
.sym 49571 waittimer1_count[4]
.sym 49575 $abc$35683$n4720_1
.sym 49576 $abc$35683$n2997
.sym 49577 $abc$35683$n2981
.sym 49578 $abc$35683$n4562_1
.sym 49581 $abc$35683$n2913
.sym 49582 slave_sel_r[1]
.sym 49584 $abc$35683$n3857
.sym 49585 $abc$35683$n2934_1
.sym 49586 array_muxed1[4]
.sym 49587 $abc$35683$n2830
.sym 49589 $abc$35683$n4622
.sym 49590 $abc$35683$n4590
.sym 49591 picorv32.decoded_imm_uj[23]
.sym 49592 picorv32.reg_pc[9]
.sym 49593 picorv32.mem_do_rdata
.sym 49594 array_muxed0[7]
.sym 49596 $abc$35683$n3312
.sym 49597 sys_rst
.sym 49598 $abc$35683$n3855
.sym 49599 $abc$35683$n3422
.sym 49607 $abc$35683$n2904_1
.sym 49608 $abc$35683$n3438
.sym 49609 $abc$35683$n3435
.sym 49613 picorv32.mem_do_prefetch
.sym 49614 $abc$35683$n4517
.sym 49617 picorv32.mem_do_rdata
.sym 49619 $abc$35683$n4571_1
.sym 49621 picorv32.mem_do_rinst
.sym 49623 $abc$35683$n3522
.sym 49624 $abc$35683$n2951_1
.sym 49625 $abc$35683$n2981
.sym 49626 picorv32.latched_is_lu
.sym 49628 picorv32.mem_wordsize[0]
.sym 49629 $abc$35683$n4564
.sym 49631 $abc$35683$n3522
.sym 49632 picorv32.mem_wordsize[1]
.sym 49634 $abc$35683$n2947_1
.sym 49635 picorv32.latched_is_lu
.sym 49636 picorv32.mem_wordsize[0]
.sym 49638 $abc$35683$n3522
.sym 49639 picorv32.latched_is_lu
.sym 49641 $abc$35683$n2951_1
.sym 49644 $abc$35683$n4571_1
.sym 49645 picorv32.mem_wordsize[0]
.sym 49646 $abc$35683$n3438
.sym 49647 picorv32.mem_wordsize[1]
.sym 49650 picorv32.mem_do_rinst
.sym 49653 picorv32.mem_do_prefetch
.sym 49656 picorv32.mem_do_prefetch
.sym 49657 $abc$35683$n2904_1
.sym 49658 picorv32.mem_do_rdata
.sym 49659 picorv32.mem_do_rinst
.sym 49662 $abc$35683$n2981
.sym 49663 $abc$35683$n3522
.sym 49665 picorv32.latched_is_lu
.sym 49668 picorv32.mem_wordsize[0]
.sym 49669 picorv32.mem_wordsize[1]
.sym 49670 $abc$35683$n4564
.sym 49671 $abc$35683$n3435
.sym 49676 $abc$35683$n4517
.sym 49680 $abc$35683$n3522
.sym 49682 picorv32.latched_is_lu
.sym 49683 $abc$35683$n2947_1
.sym 49684 $abc$35683$n3021_$glb_ce
.sym 49685 clk12_$glb_clk
.sym 49686 $abc$35683$n232_$glb_sr
.sym 49689 $abc$35683$n5808
.sym 49690 $abc$35683$n5810
.sym 49691 $abc$35683$n5812
.sym 49692 $abc$35683$n5814
.sym 49693 $abc$35683$n5816
.sym 49694 $abc$35683$n5818
.sym 49697 $abc$35683$n4702
.sym 49698 $abc$35683$n4663_1
.sym 49699 $abc$35683$n2983
.sym 49703 picorv32.decoded_imm_uj[6]
.sym 49704 waittimer1_count[1]
.sym 49706 picorv32.decoded_imm_uj[24]
.sym 49707 picorv32.decoded_imm_uj[8]
.sym 49709 picorv32.mem_rdata_latched[31]
.sym 49710 waittimer1_count[5]
.sym 49711 waittimer1_count[8]
.sym 49712 $abc$35683$n3769
.sym 49713 $abc$35683$n4691
.sym 49714 waittimer1_count[5]
.sym 49715 picorv32.decoded_imm[4]
.sym 49716 array_muxed0[12]
.sym 49718 $abc$35683$n3831
.sym 49719 waittimer1_count[9]
.sym 49720 $abc$35683$n4681
.sym 49721 array_muxed0[3]
.sym 49729 $abc$35683$n4630
.sym 49733 $abc$35683$n4623
.sym 49738 $abc$35683$n4733_1
.sym 49740 $abc$35683$n4656_1
.sym 49744 picorv32.mem_rdata_latched[31]
.sym 49746 $abc$35683$n4703
.sym 49748 $abc$35683$n4643
.sym 49749 $abc$35683$n4589
.sym 49750 $abc$35683$n4590
.sym 49755 $abc$35683$n4692
.sym 49756 $abc$35683$n4643
.sym 49757 $abc$35683$n3369_1
.sym 49761 $abc$35683$n4643
.sym 49762 $abc$35683$n4589
.sym 49763 $abc$35683$n3369_1
.sym 49764 $abc$35683$n4656_1
.sym 49767 $abc$35683$n4589
.sym 49768 $abc$35683$n3369_1
.sym 49769 $abc$35683$n4733_1
.sym 49770 $abc$35683$n4643
.sym 49773 $abc$35683$n4590
.sym 49774 $abc$35683$n4630
.sym 49775 $abc$35683$n3369_1
.sym 49776 $abc$35683$n4589
.sym 49779 $abc$35683$n4589
.sym 49780 $abc$35683$n3369_1
.sym 49781 $abc$35683$n4643
.sym 49782 $abc$35683$n4703
.sym 49787 picorv32.mem_rdata_latched[31]
.sym 49791 $abc$35683$n4589
.sym 49792 $abc$35683$n4692
.sym 49793 $abc$35683$n4643
.sym 49794 $abc$35683$n3369_1
.sym 49797 $abc$35683$n3369_1
.sym 49798 $abc$35683$n4623
.sym 49799 $abc$35683$n4590
.sym 49800 $abc$35683$n4589
.sym 49806 picorv32.mem_rdata_latched[31]
.sym 49807 $abc$35683$n3001_$glb_ce
.sym 49808 clk12_$glb_clk
.sym 49810 $abc$35683$n5820
.sym 49811 $abc$35683$n5822
.sym 49812 $abc$35683$n5824
.sym 49813 $abc$35683$n5826
.sym 49814 $abc$35683$n5828
.sym 49815 $abc$35683$n5830
.sym 49816 $abc$35683$n5832
.sym 49817 $abc$35683$n5834
.sym 49824 waittimer1_count[1]
.sym 49827 picorv32.decoded_imm_uj[14]
.sym 49828 $abc$35683$n2767
.sym 49829 $abc$35683$n2905
.sym 49830 $abc$35683$n2983
.sym 49832 $abc$35683$n4532
.sym 49833 picorv32.decoded_imm_uj[12]
.sym 49834 $abc$35683$n4517
.sym 49835 $abc$35683$n4629
.sym 49836 array_muxed0[8]
.sym 49837 basesoc_picorv327[10]
.sym 49838 array_muxed0[13]
.sym 49839 user_btn1
.sym 49840 $abc$35683$n3369_1
.sym 49841 $abc$35683$n154
.sym 49842 $abc$35683$n4708_1
.sym 49843 $abc$35683$n3369_1
.sym 49844 $abc$35683$n2907
.sym 49845 $abc$35683$n160
.sym 49851 $abc$35683$n3673
.sym 49852 $abc$35683$n4543
.sym 49853 picorv32.reg_next_pc[21]
.sym 49854 $abc$35683$n3369_1
.sym 49855 $abc$35683$n4643
.sym 49856 picorv32.reg_next_pc[9]
.sym 49857 waittimer1_count[11]
.sym 49859 $abc$35683$n4655_1
.sym 49860 $abc$35683$n4543
.sym 49861 waittimer1_count[13]
.sym 49864 $abc$35683$n4589
.sym 49865 picorv32.reg_out[21]
.sym 49866 picorv32.reg_next_pc[22]
.sym 49869 $abc$35683$n160
.sym 49870 $abc$35683$n4657_1
.sym 49871 picorv32.reg_out[9]
.sym 49874 picorv32.reg_out[22]
.sym 49875 $abc$35683$n4709_1
.sym 49876 picorv32.cpuregs_rs1[18]
.sym 49879 waittimer1_count[9]
.sym 49880 $abc$35683$n4681
.sym 49881 $abc$35683$n4679
.sym 49882 picorv32.cpuregs_rs1[22]
.sym 49884 $abc$35683$n4589
.sym 49885 $abc$35683$n3369_1
.sym 49886 $abc$35683$n4643
.sym 49887 $abc$35683$n4709_1
.sym 49891 $abc$35683$n3673
.sym 49892 picorv32.reg_next_pc[9]
.sym 49893 picorv32.reg_out[9]
.sym 49896 $abc$35683$n4543
.sym 49897 $abc$35683$n4655_1
.sym 49898 picorv32.cpuregs_rs1[18]
.sym 49899 $abc$35683$n4657_1
.sym 49903 $abc$35683$n160
.sym 49909 waittimer1_count[13]
.sym 49910 waittimer1_count[11]
.sym 49911 waittimer1_count[9]
.sym 49915 $abc$35683$n3673
.sym 49916 picorv32.reg_out[21]
.sym 49917 picorv32.reg_next_pc[21]
.sym 49920 picorv32.reg_next_pc[22]
.sym 49922 $abc$35683$n3673
.sym 49923 picorv32.reg_out[22]
.sym 49926 $abc$35683$n4679
.sym 49927 picorv32.cpuregs_rs1[22]
.sym 49928 $abc$35683$n4543
.sym 49929 $abc$35683$n4681
.sym 49931 clk12_$glb_clk
.sym 49933 $abc$35683$n5836
.sym 49934 waittimer1_count[15]
.sym 49935 array_muxed0[12]
.sym 49936 waittimer1_count[14]
.sym 49937 waittimer1_count[10]
.sym 49938 $abc$35683$n3315
.sym 49939 array_muxed0[6]
.sym 49940 array_muxed0[8]
.sym 49943 picorv32.cpu_state[2]
.sym 49944 $abc$35683$n4716_1
.sym 49947 picorv32.decoded_imm_uj[19]
.sym 49948 $abc$35683$n4541
.sym 49951 picorv32.reg_out[18]
.sym 49952 picorv32.reg_next_pc[9]
.sym 49953 $abc$35683$n4727
.sym 49954 picorv32.reg_next_pc[22]
.sym 49955 $abc$35683$n3673
.sym 49957 picorv32.cpu_state[0]
.sym 49958 $PACKER_VCC_NET
.sym 49960 array_muxed0[5]
.sym 49962 $abc$35683$n4517
.sym 49963 $abc$35683$n3673
.sym 49964 picorv32.reg_next_pc[4]
.sym 49965 $abc$35683$n5832
.sym 49966 $abc$35683$n3769
.sym 49967 picorv32.decoded_imm[31]
.sym 49968 array_muxed0[10]
.sym 49976 picorv32.reg_next_pc[8]
.sym 49977 $abc$35683$n4721_1
.sym 49979 $abc$35683$n4727_1
.sym 49980 picorv32.reg_next_pc[10]
.sym 49983 $abc$35683$n5822
.sym 49985 $abc$35683$n5826
.sym 49987 $abc$35683$n5830
.sym 49990 $abc$35683$n180
.sym 49991 picorv32.reg_out[8]
.sym 49994 $abc$35683$n4643
.sym 49995 $abc$35683$n3673
.sym 49996 picorv32.reg_out[10]
.sym 49999 user_btn1
.sym 50000 $abc$35683$n3369_1
.sym 50001 $abc$35683$n2907
.sym 50003 $abc$35683$n4589
.sym 50007 $abc$35683$n4643
.sym 50008 $abc$35683$n3369_1
.sym 50009 $abc$35683$n4589
.sym 50010 $abc$35683$n4721_1
.sym 50013 $abc$35683$n3673
.sym 50015 picorv32.reg_out[8]
.sym 50016 picorv32.reg_next_pc[8]
.sym 50019 user_btn1
.sym 50021 $abc$35683$n5830
.sym 50025 $abc$35683$n3673
.sym 50026 picorv32.reg_out[10]
.sym 50028 picorv32.reg_next_pc[10]
.sym 50031 user_btn1
.sym 50033 $abc$35683$n5822
.sym 50040 $abc$35683$n180
.sym 50043 user_btn1
.sym 50045 $abc$35683$n5826
.sym 50049 $abc$35683$n3369_1
.sym 50050 $abc$35683$n4589
.sym 50051 $abc$35683$n4727_1
.sym 50052 $abc$35683$n4643
.sym 50053 $abc$35683$n2907
.sym 50054 clk12_$glb_clk
.sym 50055 sys_rst_$glb_sr
.sym 50056 $abc$35683$n180
.sym 50057 $abc$35683$n164
.sym 50058 $abc$35683$n158
.sym 50059 $abc$35683$n154
.sym 50060 $abc$35683$n3841_1
.sym 50061 $abc$35683$n160
.sym 50062 $abc$35683$n162
.sym 50063 $abc$35683$n156
.sym 50066 $abc$35683$n4612
.sym 50068 basesoc_dat_w[7]
.sym 50070 picorv32.reg_next_pc[8]
.sym 50072 picorv32.instr_jal
.sym 50074 $abc$35683$n4565
.sym 50075 basesoc_picorv327[14]
.sym 50076 $abc$35683$n3094
.sym 50077 picorv32.reg_out[20]
.sym 50078 $PACKER_VCC_NET
.sym 50079 array_muxed0[12]
.sym 50080 picorv32.reg_pc[9]
.sym 50081 basesoc_picorv327[7]
.sym 50082 $abc$35683$n4622
.sym 50083 picorv32.irq_state[1]
.sym 50084 array_muxed0[4]
.sym 50085 picorv32.reg_next_pc[12]
.sym 50086 picorv32.reg_out[15]
.sym 50087 picorv32.cpu_state[2]
.sym 50088 $abc$35683$n4496
.sym 50089 picorv32.latched_stalu
.sym 50090 picorv32.alu_out_q[16]
.sym 50091 $abc$35683$n4631
.sym 50097 picorv32.alu_out_q[16]
.sym 50098 $abc$35683$n4631
.sym 50099 $abc$35683$n4636
.sym 50100 picorv32.latched_stalu
.sym 50101 picorv32.cpuregs_rs1[14]
.sym 50104 picorv32.reg_next_pc[10]
.sym 50105 $abc$35683$n4629
.sym 50106 $abc$35683$n3712_1
.sym 50107 picorv32.reg_out[16]
.sym 50108 $abc$35683$n4589
.sym 50110 picorv32.reg_next_pc[9]
.sym 50111 picorv32.irq_pending[19]
.sym 50112 picorv32.alu_out_q[14]
.sym 50113 $abc$35683$n4663_1
.sym 50114 $abc$35683$n3369_1
.sym 50115 $abc$35683$n4642
.sym 50116 $abc$35683$n4661_1
.sym 50117 picorv32.cpu_state[0]
.sym 50118 $abc$35683$n4543
.sym 50119 picorv32.reg_out[14]
.sym 50121 $abc$35683$n3673
.sym 50123 $abc$35683$n3708_1
.sym 50124 $abc$35683$n3675
.sym 50125 $abc$35683$n5475
.sym 50126 $abc$35683$n4543
.sym 50127 $abc$35683$n4645
.sym 50128 picorv32.cpuregs_rs1[16]
.sym 50130 $abc$35683$n3675
.sym 50131 $abc$35683$n3673
.sym 50132 picorv32.reg_next_pc[9]
.sym 50133 $abc$35683$n3708_1
.sym 50136 picorv32.latched_stalu
.sym 50137 picorv32.alu_out_q[14]
.sym 50139 picorv32.reg_out[14]
.sym 50142 picorv32.cpuregs_rs1[16]
.sym 50143 $abc$35683$n4645
.sym 50144 $abc$35683$n4642
.sym 50145 $abc$35683$n4543
.sym 50148 $abc$35683$n4629
.sym 50149 $abc$35683$n4543
.sym 50150 $abc$35683$n4631
.sym 50151 picorv32.cpuregs_rs1[14]
.sym 50154 $abc$35683$n3675
.sym 50155 $abc$35683$n3673
.sym 50156 $abc$35683$n3712_1
.sym 50157 picorv32.reg_next_pc[10]
.sym 50160 picorv32.irq_pending[19]
.sym 50161 $abc$35683$n4663_1
.sym 50162 $abc$35683$n4661_1
.sym 50163 picorv32.cpu_state[0]
.sym 50166 picorv32.alu_out_q[16]
.sym 50167 picorv32.latched_stalu
.sym 50169 picorv32.reg_out[16]
.sym 50172 $abc$35683$n3369_1
.sym 50173 $abc$35683$n4589
.sym 50174 $abc$35683$n5475
.sym 50175 $abc$35683$n4636
.sym 50177 clk12_$glb_clk
.sym 50179 $abc$35683$n3827_1
.sym 50180 array_muxed0[5]
.sym 50181 $abc$35683$n4496
.sym 50182 $abc$35683$n3863
.sym 50183 $abc$35683$n4502
.sym 50184 array_muxed0[10]
.sym 50185 $abc$35683$n3837
.sym 50186 $abc$35683$n3700
.sym 50187 $abc$35683$n4520
.sym 50190 picorv32.irq_mask[24]
.sym 50191 $abc$35683$n3045
.sym 50193 picorv32.reg_out[19]
.sym 50194 picorv32.cpuregs_rs1[6]
.sym 50195 $abc$35683$n3728_1
.sym 50196 $abc$35683$n3045
.sym 50197 array_muxed0[21]
.sym 50198 $abc$35683$n4636
.sym 50199 picorv32.irq_pending[19]
.sym 50200 picorv32.reg_next_pc[10]
.sym 50201 $abc$35683$n4520
.sym 50203 picorv32.decoded_imm[4]
.sym 50204 $abc$35683$n4681
.sym 50205 $abc$35683$n4691
.sym 50206 $abc$35683$n232
.sym 50207 picorv32.decoded_imm[17]
.sym 50208 $abc$35683$n3016
.sym 50209 picorv32.decoded_imm[13]
.sym 50210 $abc$35683$n3675
.sym 50211 $abc$35683$n5475
.sym 50212 array_muxed0[3]
.sym 50213 picorv32.cpu_state[2]
.sym 50214 picorv32.cpuregs_rs1[16]
.sym 50220 $abc$35683$n3016
.sym 50221 $abc$35683$n4156
.sym 50222 $abc$35683$n4558
.sym 50224 $abc$35683$n3673
.sym 50225 $abc$35683$n4554_1
.sym 50227 picorv32.reg_out[4]
.sym 50228 $abc$35683$n4157
.sym 50229 picorv32.cpu_state[0]
.sym 50231 $abc$35683$n4578_1
.sym 50234 picorv32.reg_next_pc[4]
.sym 50235 $abc$35683$n3674
.sym 50236 $abc$35683$n3014
.sym 50237 picorv32.alu_out_q[4]
.sym 50239 $abc$35683$n2868
.sym 50240 $abc$35683$n4131_1
.sym 50243 picorv32.irq_state[1]
.sym 50244 $abc$35683$n3369_1
.sym 50245 $abc$35683$n3712_1
.sym 50247 $abc$35683$n3380
.sym 50248 picorv32.irq_pending[7]
.sym 50249 picorv32.latched_stalu
.sym 50253 $abc$35683$n3014
.sym 50254 picorv32.irq_state[1]
.sym 50255 $abc$35683$n3712_1
.sym 50256 $abc$35683$n2868
.sym 50260 $abc$35683$n3016
.sym 50262 $abc$35683$n3380
.sym 50265 $abc$35683$n4578_1
.sym 50267 picorv32.cpu_state[0]
.sym 50268 picorv32.irq_pending[7]
.sym 50271 $abc$35683$n4156
.sym 50273 $abc$35683$n4157
.sym 50277 $abc$35683$n3673
.sym 50278 picorv32.reg_out[4]
.sym 50280 picorv32.reg_next_pc[4]
.sym 50284 $abc$35683$n4131_1
.sym 50285 $abc$35683$n2868
.sym 50286 $abc$35683$n3674
.sym 50290 picorv32.reg_out[4]
.sym 50291 picorv32.latched_stalu
.sym 50292 picorv32.alu_out_q[4]
.sym 50295 $abc$35683$n3369_1
.sym 50297 $abc$35683$n4554_1
.sym 50298 $abc$35683$n4558
.sym 50300 clk12_$glb_clk
.sym 50302 $abc$35683$n4138
.sym 50303 picorv32.reg_out[13]
.sym 50304 $abc$35683$n4136
.sym 50305 $abc$35683$n4626
.sym 50306 $abc$35683$n4131_1
.sym 50307 picorv32.cpuregs_wrdata[4]
.sym 50308 picorv32.cpuregs_wrdata[3]
.sym 50309 $abc$35683$n4499
.sym 50311 $abc$35683$n4156
.sym 50312 picorv32.reg_out[29]
.sym 50314 $abc$35683$n4651_1
.sym 50315 $abc$35683$n3728_1
.sym 50316 picorv32.cpuregs_wrdata[2]
.sym 50317 $abc$35683$n3043
.sym 50318 $abc$35683$n2868
.sym 50319 $abc$35683$n5289
.sym 50322 array_muxed1[15]
.sym 50323 basesoc_picorv32_trap
.sym 50324 $abc$35683$n3704
.sym 50325 $abc$35683$n4496
.sym 50326 picorv32.decoded_imm[11]
.sym 50327 picorv32.reg_out[25]
.sym 50328 $abc$35683$n4669_1
.sym 50329 picorv32.irq_state[0]
.sym 50330 $abc$35683$n3369_1
.sym 50331 basesoc_picorv327[4]
.sym 50332 $abc$35683$n4606
.sym 50333 basesoc_picorv327[10]
.sym 50334 $abc$35683$n4708_1
.sym 50335 picorv32.reg_pc[19]
.sym 50336 picorv32.decoded_imm[22]
.sym 50337 picorv32.decoded_imm[20]
.sym 50344 picorv32.latched_store
.sym 50345 $abc$35683$n3823_1
.sym 50347 basesoc_picorv327[4]
.sym 50349 picorv32.alu_out_q[2]
.sym 50350 picorv32.reg_out[2]
.sym 50353 picorv32.irq_state[0]
.sym 50354 $abc$35683$n2997
.sym 50355 $abc$35683$n3821_1
.sym 50357 picorv32.reg_next_pc[2]
.sym 50359 $abc$35683$n3769
.sym 50361 picorv32.latched_stalu
.sym 50362 basesoc_picorv327[2]
.sym 50363 $abc$35683$n3673
.sym 50364 basesoc_picorv327[5]
.sym 50365 $abc$35683$n2997_1
.sym 50366 $abc$35683$n232
.sym 50367 picorv32.cpu_state[0]
.sym 50373 $abc$35683$n3817
.sym 50374 picorv32.latched_branch
.sym 50376 $abc$35683$n2997_1
.sym 50377 $abc$35683$n232
.sym 50379 picorv32.cpu_state[0]
.sym 50382 picorv32.irq_state[0]
.sym 50384 picorv32.latched_store
.sym 50385 picorv32.latched_branch
.sym 50388 $abc$35683$n3769
.sym 50389 basesoc_picorv327[5]
.sym 50390 $abc$35683$n3823_1
.sym 50394 basesoc_picorv327[2]
.sym 50396 $abc$35683$n3817
.sym 50397 $abc$35683$n3769
.sym 50401 picorv32.latched_store
.sym 50402 picorv32.latched_branch
.sym 50406 $abc$35683$n3821_1
.sym 50407 $abc$35683$n3769
.sym 50409 basesoc_picorv327[4]
.sym 50413 picorv32.reg_next_pc[2]
.sym 50414 $abc$35683$n3673
.sym 50415 picorv32.reg_out[2]
.sym 50418 picorv32.reg_out[2]
.sym 50419 picorv32.alu_out_q[2]
.sym 50421 picorv32.latched_stalu
.sym 50422 $abc$35683$n2997
.sym 50423 clk12_$glb_clk
.sym 50425 $abc$35683$n3772
.sym 50426 $abc$35683$n4162
.sym 50427 $abc$35683$n4505
.sym 50428 $abc$35683$n3022
.sym 50429 $abc$35683$n4163
.sym 50430 picorv32.latched_compr
.sym 50431 $abc$35683$n4553
.sym 50432 picorv32.cpuregs_wrdata[12]
.sym 50435 $abc$35683$n4523_1
.sym 50436 picorv32.reg_pc[9]
.sym 50438 picorv32.cpuregs_wrdata[13]
.sym 50439 picorv32.cpuregs_rs1[9]
.sym 50440 picorv32.cpuregs_wrdata[6]
.sym 50441 $abc$35683$n3675
.sym 50442 $abc$35683$n4869
.sym 50443 $abc$35683$n3736
.sym 50444 $abc$35683$n231
.sym 50445 picorv32.cpuregs_wrdata[15]
.sym 50446 picorv32.reg_out[13]
.sym 50447 $abc$35683$n3673
.sym 50448 picorv32.latched_store
.sym 50450 $PACKER_VCC_NET
.sym 50451 $abc$35683$n2997_1
.sym 50452 picorv32.decoded_imm[31]
.sym 50453 picorv32.cpu_state[0]
.sym 50454 $abc$35683$n3673
.sym 50456 picorv32.reg_out[29]
.sym 50457 picorv32.reg_next_pc[4]
.sym 50458 picorv32.decoded_imm[18]
.sym 50459 $abc$35683$n4540
.sym 50460 picorv32.decoded_imm[26]
.sym 50466 picorv32.alu_out_q[3]
.sym 50468 picorv32.reg_out[21]
.sym 50469 $abc$35683$n4566_1
.sym 50470 picorv32.reg_out[3]
.sym 50471 $abc$35683$n4667_1
.sym 50475 $abc$35683$n4562_1
.sym 50476 basesoc_picorv323[2]
.sym 50477 picorv32.reg_next_pc[5]
.sym 50478 $abc$35683$n3673
.sym 50479 picorv32.cpuregs_rs1[20]
.sym 50484 $abc$35683$n4539_1
.sym 50485 picorv32.alu_out_q[21]
.sym 50486 $abc$35683$n4535_1
.sym 50487 picorv32.latched_stalu
.sym 50488 $abc$35683$n4669_1
.sym 50490 $abc$35683$n3369_1
.sym 50492 $abc$35683$n4543
.sym 50494 picorv32.reg_out[5]
.sym 50495 picorv32.alu_out_q[5]
.sym 50500 basesoc_picorv323[2]
.sym 50505 $abc$35683$n4543
.sym 50506 picorv32.cpuregs_rs1[20]
.sym 50507 $abc$35683$n4667_1
.sym 50508 $abc$35683$n4669_1
.sym 50511 picorv32.reg_next_pc[5]
.sym 50512 $abc$35683$n3673
.sym 50514 picorv32.reg_out[5]
.sym 50517 picorv32.latched_stalu
.sym 50519 picorv32.reg_out[5]
.sym 50520 picorv32.alu_out_q[5]
.sym 50524 $abc$35683$n4566_1
.sym 50525 $abc$35683$n4562_1
.sym 50526 $abc$35683$n3369_1
.sym 50529 picorv32.alu_out_q[21]
.sym 50531 picorv32.latched_stalu
.sym 50532 picorv32.reg_out[21]
.sym 50535 picorv32.alu_out_q[3]
.sym 50536 picorv32.latched_stalu
.sym 50537 picorv32.reg_out[3]
.sym 50541 $abc$35683$n3369_1
.sym 50542 $abc$35683$n4535_1
.sym 50544 $abc$35683$n4539_1
.sym 50546 clk12_$glb_clk
.sym 50548 $abc$35683$n3752_1
.sym 50549 picorv32.irq_state[0]
.sym 50550 $abc$35683$n4539_1
.sym 50551 $abc$35683$n4202
.sym 50552 picorv32.cpuregs_wrdata[25]
.sym 50553 picorv32.irq_state[1]
.sym 50554 picorv32.cpuregs_wrdata[22]
.sym 50555 $abc$35683$n3764_1
.sym 50559 picorv32.cpuregs_wrdata[31]
.sym 50562 $abc$35683$n231
.sym 50563 picorv32.reg_next_pc[5]
.sym 50564 basesoc_picorv323[2]
.sym 50565 picorv32.cpuregs_wrdata[12]
.sym 50566 $abc$35683$n4565
.sym 50567 picorv32.reg_next_pc[12]
.sym 50568 $abc$35683$n3692
.sym 50569 picorv32.cpuregs_wrdata[17]
.sym 50570 $abc$35683$n2873_1
.sym 50571 $abc$35683$n4505
.sym 50572 picorv32.reg_pc[9]
.sym 50573 picorv32.latched_stalu
.sym 50574 $abc$35683$n4722_1
.sym 50575 picorv32.irq_state[1]
.sym 50576 picorv32.cpuregs_wrdata[23]
.sym 50577 picorv32.reg_pc[13]
.sym 50578 $abc$35683$n4631
.sym 50579 picorv32.reg_pc[2]
.sym 50580 picorv32.cpuregs_rs1[4]
.sym 50581 picorv32.reg_next_pc[31]
.sym 50582 picorv32.reg_next_pc[27]
.sym 50589 $abc$35683$n4714_1
.sym 50590 $abc$35683$n4518_1
.sym 50591 $abc$35683$n4545_1
.sym 50592 $abc$35683$n4722_1
.sym 50594 picorv32.cpuregs_rs1[26]
.sym 50596 picorv32.cpuregs_rs1[28]
.sym 50597 picorv32.latched_stalu
.sym 50598 picorv32.alu_out_q[26]
.sym 50599 picorv32.reg_out[26]
.sym 50600 picorv32.alu_out_q[22]
.sym 50602 $abc$35683$n4704
.sym 50604 $abc$35683$n2868
.sym 50606 $abc$35683$n4702
.sym 50607 picorv32.cpuregs_rs1[29]
.sym 50609 $abc$35683$n4551_1
.sym 50610 $abc$35683$n4523_1
.sym 50612 $abc$35683$n4720_1
.sym 50613 $abc$35683$n5464
.sym 50614 $abc$35683$n3673
.sym 50615 picorv32.reg_out[22]
.sym 50617 $abc$35683$n4716_1
.sym 50618 $abc$35683$n4543
.sym 50619 $abc$35683$n3369_1
.sym 50623 $abc$35683$n4518_1
.sym 50625 $abc$35683$n4523_1
.sym 50628 $abc$35683$n4720_1
.sym 50629 picorv32.cpuregs_rs1[29]
.sym 50630 $abc$35683$n4722_1
.sym 50631 $abc$35683$n4543
.sym 50634 $abc$35683$n4704
.sym 50635 picorv32.cpuregs_rs1[26]
.sym 50636 $abc$35683$n4543
.sym 50637 $abc$35683$n4702
.sym 50640 picorv32.cpuregs_rs1[28]
.sym 50641 $abc$35683$n4714_1
.sym 50642 $abc$35683$n4716_1
.sym 50643 $abc$35683$n4543
.sym 50646 $abc$35683$n4551_1
.sym 50647 $abc$35683$n5464
.sym 50648 $abc$35683$n4545_1
.sym 50649 $abc$35683$n3369_1
.sym 50652 picorv32.reg_out[26]
.sym 50653 $abc$35683$n3673
.sym 50654 picorv32.latched_stalu
.sym 50655 picorv32.alu_out_q[26]
.sym 50658 $abc$35683$n2868
.sym 50659 picorv32.latched_stalu
.sym 50660 picorv32.alu_out_q[26]
.sym 50661 picorv32.reg_out[26]
.sym 50664 picorv32.latched_stalu
.sym 50666 picorv32.reg_out[22]
.sym 50667 picorv32.alu_out_q[22]
.sym 50669 clk12_$glb_clk
.sym 50671 picorv32.cpuregs_wrdata[23]
.sym 50672 $abc$35683$n4560_1
.sym 50673 $abc$35683$n4222_1
.sym 50674 $abc$35683$n4562
.sym 50675 $abc$35683$n4139
.sym 50676 picorv32.cpuregs_wrdata[26]
.sym 50677 $abc$35683$n4583
.sym 50678 $abc$35683$n4196
.sym 50682 $abc$35683$n5464
.sym 50683 $abc$35683$n5311
.sym 50684 $abc$35683$n4566_1
.sym 50686 picorv32.alu_out_q[15]
.sym 50687 picorv32.cpuregs_wrdata[28]
.sym 50688 picorv32.alu_out_q[20]
.sym 50692 picorv32.alu_out_q[6]
.sym 50693 $abc$35683$n231
.sym 50695 $abc$35683$n5475
.sym 50696 picorv32.cpu_state[3]
.sym 50697 picorv32.decoded_imm[13]
.sym 50698 picorv32.reg_out[28]
.sym 50699 picorv32.decoded_imm[17]
.sym 50700 $abc$35683$n4681
.sym 50701 picorv32.cpuregs_wrdata[24]
.sym 50702 $abc$35683$n4691
.sym 50703 picorv32.decoded_imm[4]
.sym 50704 $abc$35683$n4734_1
.sym 50705 picorv32.cpu_state[2]
.sym 50706 picorv32.cpuregs_rs1[16]
.sym 50712 picorv32.cpu_state[3]
.sym 50714 $abc$35683$n4693
.sym 50715 $abc$35683$n4734_1
.sym 50716 picorv32.alu_out_q[24]
.sym 50717 $abc$35683$n5323
.sym 50718 $abc$35683$n231
.sym 50720 $abc$35683$n2868
.sym 50721 picorv32.reg_out[24]
.sym 50722 $abc$35683$n4200
.sym 50723 $abc$35683$n4559_1
.sym 50724 $abc$35683$n3673
.sym 50726 $abc$35683$n4691
.sym 50727 $abc$35683$n4198
.sym 50728 $abc$35683$n4221_1
.sym 50729 $abc$35683$n7090
.sym 50730 $abc$35683$n4732_1
.sym 50732 picorv32.reg_out[31]
.sym 50733 picorv32.latched_stalu
.sym 50736 $abc$35683$n4543
.sym 50737 $abc$35683$n4560_1
.sym 50738 $abc$35683$n4222_1
.sym 50740 picorv32.cpuregs_rs1[4]
.sym 50741 picorv32.cpuregs_rs1[24]
.sym 50743 picorv32.alu_out_q[31]
.sym 50745 picorv32.alu_out_q[31]
.sym 50746 picorv32.latched_stalu
.sym 50747 picorv32.reg_out[31]
.sym 50748 $abc$35683$n2868
.sym 50751 $abc$35683$n4543
.sym 50752 picorv32.cpuregs_rs1[24]
.sym 50753 $abc$35683$n4691
.sym 50754 $abc$35683$n4693
.sym 50757 $abc$35683$n4221_1
.sym 50758 $abc$35683$n4222_1
.sym 50759 $abc$35683$n231
.sym 50760 $abc$35683$n5323
.sym 50763 $abc$35683$n3673
.sym 50764 picorv32.alu_out_q[31]
.sym 50765 picorv32.latched_stalu
.sym 50766 picorv32.reg_out[31]
.sym 50769 $abc$35683$n4732_1
.sym 50770 $abc$35683$n4734_1
.sym 50771 picorv32.cpu_state[3]
.sym 50772 $abc$35683$n7090
.sym 50775 $abc$35683$n4543
.sym 50776 $abc$35683$n4559_1
.sym 50777 picorv32.cpuregs_rs1[4]
.sym 50778 $abc$35683$n4560_1
.sym 50781 picorv32.reg_out[24]
.sym 50782 picorv32.latched_stalu
.sym 50783 picorv32.alu_out_q[24]
.sym 50784 $abc$35683$n3673
.sym 50788 $abc$35683$n4198
.sym 50789 $abc$35683$n4200
.sym 50792 clk12_$glb_clk
.sym 50795 $abc$35683$n7062
.sym 50796 $abc$35683$n7063
.sym 50797 $abc$35683$n7064
.sym 50798 $abc$35683$n7065
.sym 50799 $abc$35683$n7066
.sym 50800 $abc$35683$n7067
.sym 50801 $abc$35683$n7068
.sym 50807 $abc$35683$n4583
.sym 50809 picorv32.cpuregs_rs1[5]
.sym 50810 $abc$35683$n4200
.sym 50811 $abc$35683$n3023_1
.sym 50812 picorv32.alu_out_q[24]
.sym 50813 picorv32.cpuregs_wrdata[23]
.sym 50814 picorv32.cpu_state[0]
.sym 50815 picorv32.cpu_state[0]
.sym 50816 $abc$35683$n2868
.sym 50817 $abc$35683$n5313
.sym 50818 picorv32.decoded_imm[11]
.sym 50819 $abc$35683$n7065
.sym 50820 basesoc_picorv327[10]
.sym 50821 picorv32.decoded_imm[22]
.sym 50822 picorv32.cpuregs_rs1[3]
.sym 50823 picorv32.reg_pc[19]
.sym 50824 $abc$35683$n4669_1
.sym 50825 picorv32.cpuregs_rs1[21]
.sym 50826 $abc$35683$n4708_1
.sym 50827 basesoc_picorv327[4]
.sym 50828 $abc$35683$n4606
.sym 50829 picorv32.decoded_imm[20]
.sym 50835 picorv32.irq_pending[24]
.sym 50836 $abc$35683$n4587
.sym 50837 picorv32.cpu_state[4]
.sym 50838 basesoc_picorv327[4]
.sym 50839 $abc$35683$n3780_1
.sym 50840 $abc$35683$n4694
.sym 50841 basesoc_picorv327[7]
.sym 50842 picorv32.irq_mask[4]
.sym 50843 picorv32.latched_stalu
.sym 50844 picorv32.reg_out[24]
.sym 50845 picorv32.irq_state[1]
.sym 50847 $abc$35683$n4199
.sym 50850 $abc$35683$n3384_1
.sym 50851 $abc$35683$n4552
.sym 50852 $abc$35683$n7062
.sym 50854 picorv32.reg_next_pc[27]
.sym 50855 picorv32.irq_mask[24]
.sym 50856 $abc$35683$n7066
.sym 50858 $abc$35683$n2868
.sym 50859 picorv32.cpu_state[3]
.sym 50860 picorv32.alu_out_q[24]
.sym 50861 $abc$35683$n3675
.sym 50864 picorv32.irq_mask[7]
.sym 50868 $abc$35683$n3384_1
.sym 50869 $abc$35683$n4587
.sym 50870 picorv32.irq_mask[7]
.sym 50874 picorv32.cpu_state[3]
.sym 50875 picorv32.cpu_state[4]
.sym 50876 $abc$35683$n7066
.sym 50877 basesoc_picorv327[7]
.sym 50880 $abc$35683$n3384_1
.sym 50881 $abc$35683$n4694
.sym 50882 picorv32.irq_mask[24]
.sym 50886 picorv32.irq_mask[4]
.sym 50887 picorv32.cpu_state[4]
.sym 50888 basesoc_picorv327[4]
.sym 50889 $abc$35683$n3384_1
.sym 50892 picorv32.reg_out[24]
.sym 50893 $abc$35683$n2868
.sym 50894 picorv32.alu_out_q[24]
.sym 50895 picorv32.latched_stalu
.sym 50898 picorv32.reg_next_pc[27]
.sym 50899 $abc$35683$n3780_1
.sym 50900 $abc$35683$n3675
.sym 50905 picorv32.cpu_state[3]
.sym 50906 $abc$35683$n4552
.sym 50907 $abc$35683$n7062
.sym 50910 $abc$35683$n4199
.sym 50911 picorv32.irq_pending[24]
.sym 50912 picorv32.irq_state[1]
.sym 50913 picorv32.irq_mask[24]
.sym 50917 $abc$35683$n7069
.sym 50918 $abc$35683$n7070
.sym 50919 $abc$35683$n7071
.sym 50920 $abc$35683$n7072
.sym 50921 $abc$35683$n7073
.sym 50922 $abc$35683$n7074
.sym 50923 $abc$35683$n7075
.sym 50924 $abc$35683$n7076
.sym 50930 picorv32.decoded_imm[2]
.sym 50931 $abc$35683$n4571
.sym 50932 $abc$35683$n7064
.sym 50933 $abc$35683$n4574
.sym 50934 picorv32.cpuregs_rs1[13]
.sym 50935 picorv32.decoded_imm[6]
.sym 50936 picorv32.decoded_imm[9]
.sym 50937 picorv32.reg_pc[30]
.sym 50938 picorv32.reg_pc[6]
.sym 50941 picorv32.decoded_imm[26]
.sym 50942 picorv32.cpu_state[4]
.sym 50943 $abc$35683$n4540
.sym 50944 picorv32.decoded_imm[31]
.sym 50945 picorv32.cpu_state[0]
.sym 50946 $abc$35683$n3673
.sym 50947 basesoc_picorv327[24]
.sym 50948 picorv32.reg_pc[25]
.sym 50949 $PACKER_VCC_NET
.sym 50950 picorv32.irq_mask[7]
.sym 50951 picorv32.decoded_imm[18]
.sym 50952 $abc$35683$n7090
.sym 50959 $abc$35683$n4695
.sym 50961 $abc$35683$n4710_1
.sym 50962 $abc$35683$n3673
.sym 50963 picorv32.latched_stalu
.sym 50965 $abc$35683$n4608
.sym 50966 picorv32.cpu_state[4]
.sym 50968 picorv32.reg_out[28]
.sym 50971 picorv32.latched_stalu
.sym 50972 $abc$35683$n3384_1
.sym 50973 $abc$35683$n4543
.sym 50974 picorv32.irq_pending[24]
.sym 50975 picorv32.reg_out[27]
.sym 50976 $abc$35683$n2868
.sym 50977 picorv32.alu_out_q[27]
.sym 50979 picorv32.reg_out[29]
.sym 50980 basesoc_picorv327[10]
.sym 50981 picorv32.cpu_state[0]
.sym 50982 $abc$35683$n7069
.sym 50983 picorv32.irq_mask[10]
.sym 50984 picorv32.alu_out_q[29]
.sym 50985 picorv32.alu_out_q[27]
.sym 50986 $abc$35683$n4708_1
.sym 50987 picorv32.cpuregs_rs1[27]
.sym 50988 picorv32.alu_out_q[28]
.sym 50989 picorv32.cpu_state[3]
.sym 50992 picorv32.reg_out[29]
.sym 50993 picorv32.latched_stalu
.sym 50994 picorv32.alu_out_q[29]
.sym 50997 $abc$35683$n4708_1
.sym 50998 $abc$35683$n4543
.sym 50999 $abc$35683$n4710_1
.sym 51000 picorv32.cpuregs_rs1[27]
.sym 51003 picorv32.alu_out_q[27]
.sym 51004 picorv32.reg_out[27]
.sym 51005 $abc$35683$n2868
.sym 51006 picorv32.latched_stalu
.sym 51009 $abc$35683$n3384_1
.sym 51010 picorv32.irq_mask[10]
.sym 51011 $abc$35683$n4608
.sym 51015 $abc$35683$n3673
.sym 51016 picorv32.reg_out[27]
.sym 51017 picorv32.latched_stalu
.sym 51018 picorv32.alu_out_q[27]
.sym 51021 $abc$35683$n4695
.sym 51023 picorv32.cpu_state[0]
.sym 51024 picorv32.irq_pending[24]
.sym 51027 picorv32.latched_stalu
.sym 51028 picorv32.alu_out_q[28]
.sym 51030 picorv32.reg_out[28]
.sym 51033 $abc$35683$n7069
.sym 51034 picorv32.cpu_state[3]
.sym 51035 picorv32.cpu_state[4]
.sym 51036 basesoc_picorv327[10]
.sym 51038 clk12_$glb_clk
.sym 51040 $abc$35683$n7077
.sym 51041 $abc$35683$n7078
.sym 51042 $abc$35683$n7079
.sym 51043 $abc$35683$n7080
.sym 51044 $abc$35683$n7081
.sym 51045 $abc$35683$n7082
.sym 51046 $abc$35683$n7083
.sym 51047 $abc$35683$n7084
.sym 51052 $abc$35683$n3788_1
.sym 51054 picorv32.decoded_imm[15]
.sym 51055 picorv32.reg_pc[14]
.sym 51056 picorv32.reg_pc[13]
.sym 51057 picorv32.reg_pc[10]
.sym 51059 picorv32.reg_pc[15]
.sym 51060 $abc$35683$n3384_1
.sym 51062 picorv32.cpuregs_rs1[2]
.sym 51064 picorv32.reg_pc[23]
.sym 51065 picorv32.reg_pc[13]
.sym 51066 picorv32.reg_pc[22]
.sym 51067 picorv32.irq_pending[27]
.sym 51068 $abc$35683$n7073
.sym 51069 $abc$35683$n4631
.sym 51070 $abc$35683$n4722_1
.sym 51071 $abc$35683$n3069
.sym 51072 picorv32.decoded_imm[28]
.sym 51073 picorv32.cpuregs_rs1[27]
.sym 51074 picorv32.alu_out_q[28]
.sym 51075 picorv32.irq_state[1]
.sym 51081 picorv32.cpu_state[3]
.sym 51082 picorv32.irq_pending[10]
.sym 51083 picorv32.cpu_state[0]
.sym 51085 picorv32.cpuregs_rs1[23]
.sym 51086 picorv32.cpuregs_rs1[8]
.sym 51087 $abc$35683$n4595
.sym 51090 $abc$35683$n4664_1
.sym 51091 $abc$35683$n4711_1
.sym 51092 picorv32.irq_mask[27]
.sym 51093 $abc$35683$n4665_1
.sym 51096 picorv32.irq_mask[8]
.sym 51097 basesoc_picorv327[8]
.sym 51098 $abc$35683$n7078
.sym 51099 $abc$35683$n4594
.sym 51100 $abc$35683$n3384_1
.sym 51102 picorv32.cpu_state[4]
.sym 51103 $abc$35683$n7083
.sym 51104 $abc$35683$n4688
.sym 51105 $abc$35683$n4543
.sym 51106 picorv32.cpuregs_rs1[10]
.sym 51107 basesoc_picorv327[24]
.sym 51108 basesoc_picorv327[19]
.sym 51112 picorv32.cpuregs_rs1[19]
.sym 51114 $abc$35683$n4664_1
.sym 51115 $abc$35683$n4543
.sym 51116 picorv32.cpuregs_rs1[19]
.sym 51117 $abc$35683$n4665_1
.sym 51120 picorv32.cpu_state[4]
.sym 51121 picorv32.cpu_state[3]
.sym 51122 basesoc_picorv327[24]
.sym 51123 $abc$35683$n7083
.sym 51126 picorv32.irq_mask[8]
.sym 51127 picorv32.cpu_state[4]
.sym 51128 basesoc_picorv327[8]
.sym 51129 $abc$35683$n3384_1
.sym 51132 $abc$35683$n3384_1
.sym 51134 $abc$35683$n4711_1
.sym 51135 picorv32.irq_mask[27]
.sym 51138 picorv32.cpu_state[3]
.sym 51139 picorv32.cpu_state[4]
.sym 51140 basesoc_picorv327[19]
.sym 51141 $abc$35683$n7078
.sym 51144 $abc$35683$n4543
.sym 51145 picorv32.cpuregs_rs1[10]
.sym 51146 picorv32.irq_pending[10]
.sym 51147 picorv32.cpu_state[0]
.sym 51150 $abc$35683$n4595
.sym 51151 $abc$35683$n4543
.sym 51152 $abc$35683$n4594
.sym 51153 picorv32.cpuregs_rs1[8]
.sym 51156 $abc$35683$n4688
.sym 51158 $abc$35683$n4543
.sym 51159 picorv32.cpuregs_rs1[23]
.sym 51163 $abc$35683$n7085
.sym 51164 $abc$35683$n7086
.sym 51165 $abc$35683$n7087
.sym 51166 $abc$35683$n7088
.sym 51167 $abc$35683$n7089
.sym 51168 $abc$35683$n7090
.sym 51169 $abc$35683$n4689
.sym 51170 $abc$35683$n4688
.sym 51177 picorv32.decoded_imm[24]
.sym 51179 picorv32.reg_pc[16]
.sym 51182 $abc$35683$n7077
.sym 51184 $abc$35683$n4657_1
.sym 51185 $abc$35683$n4653_1
.sym 51186 $abc$35683$n4664_1
.sym 51187 picorv32.cpuregs_rs1[20]
.sym 51188 picorv32.reg_pc[26]
.sym 51189 $abc$35683$n3891
.sym 51190 picorv32.cpu_state[2]
.sym 51192 $abc$35683$n4681
.sym 51193 picorv32.reg_pc[28]
.sym 51194 picorv32.cpuregs_rs1[16]
.sym 51195 picorv32.reg_pc[29]
.sym 51196 $abc$35683$n7070
.sym 51197 picorv32.cpu_state[2]
.sym 51198 $abc$35683$n5475
.sym 51207 picorv32.cpu_state[3]
.sym 51209 $abc$35683$n3891
.sym 51210 picorv32.reg_pc[27]
.sym 51211 $abc$35683$n4062_1
.sym 51212 picorv32.reg_pc[2]
.sym 51215 picorv32.is_lui_auipc_jal
.sym 51219 picorv32.cpu_state[0]
.sym 51223 picorv32.reg_pc[9]
.sym 51224 $abc$35683$n4712_1
.sym 51227 picorv32.irq_pending[27]
.sym 51228 basesoc_picorv327[27]
.sym 51229 $abc$35683$n7086
.sym 51230 picorv32.cpu_state[2]
.sym 51231 $abc$35683$n3069
.sym 51232 picorv32.instr_lui
.sym 51233 picorv32.cpuregs_rs1[27]
.sym 51235 picorv32.cpu_state[4]
.sym 51237 picorv32.cpuregs_rs1[27]
.sym 51238 $abc$35683$n4062_1
.sym 51239 picorv32.is_lui_auipc_jal
.sym 51240 picorv32.cpu_state[2]
.sym 51243 $abc$35683$n3891
.sym 51245 picorv32.reg_pc[9]
.sym 51249 $abc$35683$n4712_1
.sym 51250 picorv32.irq_pending[27]
.sym 51251 picorv32.cpu_state[0]
.sym 51256 picorv32.cpuregs_rs1[27]
.sym 51261 $abc$35683$n7086
.sym 51262 basesoc_picorv327[27]
.sym 51263 picorv32.cpu_state[4]
.sym 51264 picorv32.cpu_state[3]
.sym 51267 picorv32.instr_lui
.sym 51270 picorv32.is_lui_auipc_jal
.sym 51274 picorv32.reg_pc[2]
.sym 51276 $abc$35683$n3891
.sym 51279 $abc$35683$n3891
.sym 51280 picorv32.reg_pc[27]
.sym 51283 $abc$35683$n3069
.sym 51284 clk12_$glb_clk
.sym 51285 $abc$35683$n232_$glb_sr
.sym 51286 $abc$35683$n4614
.sym 51287 $abc$35683$n3966
.sym 51288 $abc$35683$n4706_1
.sym 51289 $abc$35683$n4717_1
.sym 51290 $abc$35683$n4718_1
.sym 51291 picorv32.irq_mask[26]
.sym 51292 $abc$35683$n4683
.sym 51293 $abc$35683$n3028
.sym 51299 picorv32.decoded_imm[29]
.sym 51300 $abc$35683$n3891
.sym 51301 picorv32.cpu_state[3]
.sym 51302 picorv32.reg_pc[31]
.sym 51303 picorv32.cpuregs_rs1[23]
.sym 51305 picorv32.decoded_imm[27]
.sym 51306 picorv32.reg_pc[27]
.sym 51307 picorv32.cpu_state[3]
.sym 51311 $abc$35683$n7080
.sym 51312 $abc$35683$n7088
.sym 51313 picorv32.cpuregs_rs1[28]
.sym 51314 picorv32.cpuregs_rs1[0]
.sym 51315 picorv32.cpuregs_rs1[10]
.sym 51316 $abc$35683$n3003
.sym 51317 picorv32.cpuregs_rs1[21]
.sym 51318 picorv32.cpuregs_rs1[10]
.sym 51319 picorv32.cpuregs_rs1[3]
.sym 51320 picorv32.reg_pc[18]
.sym 51321 $abc$35683$n3965
.sym 51328 $abc$35683$n3939_1
.sym 51329 $abc$35683$n3069
.sym 51330 $abc$35683$n4055
.sym 51332 picorv32.irq_mask[11]
.sym 51333 picorv32.cpuregs_rs1[26]
.sym 51334 $abc$35683$n4613
.sym 51336 picorv32.cpu_state[4]
.sym 51337 picorv32.cpuregs_rs1[9]
.sym 51338 $abc$35683$n3384_1
.sym 51340 $abc$35683$n3891
.sym 51341 $abc$35683$n3890
.sym 51342 picorv32.cpuregs_rs1[2]
.sym 51343 $abc$35683$n4614
.sym 51344 picorv32.cpu_state[2]
.sym 51345 picorv32.cpuregs_rs1[24]
.sym 51346 $abc$35683$n4717_1
.sym 51347 picorv32.is_lui_auipc_jal
.sym 51348 picorv32.reg_pc[26]
.sym 51351 basesoc_picorv327[11]
.sym 51352 picorv32.cpu_state[2]
.sym 51355 picorv32.is_lui_auipc_jal
.sym 51358 picorv32.irq_mask[28]
.sym 51360 $abc$35683$n3384_1
.sym 51362 picorv32.irq_mask[28]
.sym 51363 $abc$35683$n4717_1
.sym 51366 picorv32.irq_mask[11]
.sym 51367 $abc$35683$n3384_1
.sym 51368 $abc$35683$n4613
.sym 51372 picorv32.cpuregs_rs1[24]
.sym 51378 picorv32.reg_pc[26]
.sym 51381 $abc$35683$n3891
.sym 51384 picorv32.is_lui_auipc_jal
.sym 51385 $abc$35683$n4055
.sym 51386 picorv32.cpuregs_rs1[26]
.sym 51387 picorv32.cpu_state[2]
.sym 51390 picorv32.is_lui_auipc_jal
.sym 51391 picorv32.cpuregs_rs1[2]
.sym 51392 $abc$35683$n3890
.sym 51393 picorv32.cpu_state[2]
.sym 51396 picorv32.is_lui_auipc_jal
.sym 51397 $abc$35683$n3939_1
.sym 51398 picorv32.cpu_state[2]
.sym 51399 picorv32.cpuregs_rs1[9]
.sym 51403 picorv32.cpu_state[4]
.sym 51404 basesoc_picorv327[11]
.sym 51405 $abc$35683$n4614
.sym 51406 $abc$35683$n3069
.sym 51407 clk12_$glb_clk
.sym 51408 $abc$35683$n232_$glb_sr
.sym 51409 $abc$35683$n4646
.sym 51410 picorv32.irq_mask[16]
.sym 51411 $abc$35683$n4681
.sym 51412 picorv32.irq_mask[10]
.sym 51413 $abc$35683$n4682
.sym 51414 $abc$35683$n5475
.sym 51415 $abc$35683$n4647_1
.sym 51416 $abc$35683$n4645
.sym 51419 picorv32.cpu_state[2]
.sym 51421 picorv32.irq_pending[24]
.sym 51422 picorv32.instr_maskirq
.sym 51423 $abc$35683$n3069
.sym 51427 picorv32.irq_mask[24]
.sym 51429 picorv32.cpuregs_rs1[26]
.sym 51430 picorv32.irq_mask[11]
.sym 51431 picorv32.reg_pc[29]
.sym 51432 $abc$35683$n4509_1
.sym 51433 $PACKER_VCC_NET
.sym 51434 picorv32.irq_mask[7]
.sym 51436 picorv32.cpu_state[4]
.sym 51438 basesoc_picorv327[29]
.sym 51439 basesoc_picorv327[26]
.sym 51440 picorv32.cpu_state[4]
.sym 51441 picorv32.cpu_state[4]
.sym 51442 picorv32.cpu_state[0]
.sym 51443 basesoc_picorv327[24]
.sym 51444 picorv32.irq_mask[28]
.sym 51450 picorv32.cpuregs_rs1[13]
.sym 51451 $abc$35683$n3966
.sym 51452 $abc$35683$n3891
.sym 51453 picorv32.reg_pc[10]
.sym 51454 picorv32.reg_pc[5]
.sym 51457 picorv32.reg_pc[16]
.sym 51458 $abc$35683$n4229
.sym 51459 picorv32.reg_pc[3]
.sym 51460 picorv32.cpu_state[2]
.sym 51461 $abc$35683$n3069
.sym 51464 picorv32.cpuregs_rs1[16]
.sym 51465 picorv32.is_lui_auipc_jal
.sym 51467 picorv32.is_lui_auipc_jal
.sym 51468 $abc$35683$n3986
.sym 51470 $abc$35683$n3985_1
.sym 51471 $abc$35683$n3879
.sym 51475 picorv32.cpuregs_rs1[10]
.sym 51476 $abc$35683$n3912_1
.sym 51478 picorv32.cpuregs_rs1[11]
.sym 51479 basesoc_picorv327[16]
.sym 51481 $abc$35683$n3367_1
.sym 51483 picorv32.is_lui_auipc_jal
.sym 51484 picorv32.cpuregs_rs1[16]
.sym 51485 $abc$35683$n3985_1
.sym 51486 picorv32.cpu_state[2]
.sym 51490 picorv32.reg_pc[3]
.sym 51492 $abc$35683$n3891
.sym 51495 $abc$35683$n3367_1
.sym 51496 $abc$35683$n4229
.sym 51497 basesoc_picorv327[16]
.sym 51498 $abc$35683$n3879
.sym 51501 $abc$35683$n3966
.sym 51502 picorv32.cpuregs_rs1[13]
.sym 51503 picorv32.cpu_state[2]
.sym 51504 picorv32.is_lui_auipc_jal
.sym 51507 $abc$35683$n3891
.sym 51508 picorv32.cpu_state[2]
.sym 51509 $abc$35683$n3986
.sym 51510 picorv32.reg_pc[16]
.sym 51515 picorv32.cpuregs_rs1[11]
.sym 51519 $abc$35683$n3891
.sym 51520 picorv32.reg_pc[10]
.sym 51521 picorv32.cpuregs_rs1[10]
.sym 51522 picorv32.is_lui_auipc_jal
.sym 51525 picorv32.cpu_state[2]
.sym 51526 picorv32.reg_pc[5]
.sym 51527 $abc$35683$n3912_1
.sym 51528 $abc$35683$n3891
.sym 51529 $abc$35683$n3069
.sym 51530 clk12_$glb_clk
.sym 51531 $abc$35683$n232_$glb_sr
.sym 51532 $abc$35683$n4676
.sym 51533 $abc$35683$n4640
.sym 51534 $abc$35683$n4677
.sym 51535 $abc$35683$n4675
.sym 51536 $abc$35683$n4724_1
.sym 51537 picorv32.irq_mask[22]
.sym 51538 picorv32.irq_mask[20]
.sym 51539 $abc$35683$n5474
.sym 51544 $abc$35683$n3032
.sym 51546 picorv32.irq_mask[11]
.sym 51547 picorv32.reg_pc[10]
.sym 51549 $abc$35683$n4645
.sym 51551 picorv32.reg_pc[15]
.sym 51552 basesoc_picorv327[9]
.sym 51554 picorv32.mem_do_wdata
.sym 51555 picorv32.reg_pc[3]
.sym 51556 $abc$35683$n7073
.sym 51558 picorv32.reg_pc[22]
.sym 51561 picorv32.reg_pc[23]
.sym 51562 $abc$35683$n4722_1
.sym 51563 $abc$35683$n3069
.sym 51565 $abc$35683$n4631
.sym 51567 picorv32.irq_state[1]
.sym 51573 $abc$35683$n4069
.sym 51574 $abc$35683$n3898
.sym 51575 $abc$35683$n3889
.sym 51577 picorv32.is_lui_auipc_jal
.sym 51578 basesoc_picorv327[9]
.sym 51579 $abc$35683$n5449
.sym 51580 $abc$35683$n3891
.sym 51581 $abc$35683$n4215
.sym 51583 picorv32.cpuregs_rs1[28]
.sym 51584 $abc$35683$n3069
.sym 51585 $abc$35683$n2891_1
.sym 51589 picorv32.cpuregs_rs1[3]
.sym 51591 basesoc_picorv327[11]
.sym 51592 picorv32.reg_pc[18]
.sym 51594 picorv32.cpu_state[2]
.sym 51595 $abc$35683$n3948_1
.sym 51597 $abc$35683$n3056_1
.sym 51599 picorv32.reg_pc[28]
.sym 51601 $abc$35683$n3892
.sym 51602 $abc$35683$n3367_1
.sym 51603 picorv32.cpu_state[2]
.sym 51604 $abc$35683$n3878
.sym 51607 $abc$35683$n3891
.sym 51609 picorv32.reg_pc[28]
.sym 51612 $abc$35683$n3892
.sym 51613 $abc$35683$n3889
.sym 51614 $abc$35683$n4215
.sym 51615 $abc$35683$n3367_1
.sym 51618 picorv32.is_lui_auipc_jal
.sym 51619 picorv32.cpuregs_rs1[28]
.sym 51620 $abc$35683$n4069
.sym 51621 picorv32.cpu_state[2]
.sym 51626 picorv32.cpuregs_rs1[28]
.sym 51630 picorv32.is_lui_auipc_jal
.sym 51631 $abc$35683$n3898
.sym 51632 picorv32.cpuregs_rs1[3]
.sym 51633 picorv32.cpu_state[2]
.sym 51636 $abc$35683$n3891
.sym 51638 picorv32.reg_pc[18]
.sym 51642 $abc$35683$n3878
.sym 51643 $abc$35683$n2891_1
.sym 51644 basesoc_picorv327[11]
.sym 51645 basesoc_picorv327[9]
.sym 51648 picorv32.cpu_state[2]
.sym 51649 $abc$35683$n5449
.sym 51650 $abc$35683$n3056_1
.sym 51651 $abc$35683$n3948_1
.sym 51652 $abc$35683$n3069
.sym 51653 clk12_$glb_clk
.sym 51654 $abc$35683$n232_$glb_sr
.sym 51655 picorv32.irq_mask[7]
.sym 51656 $abc$35683$n4722_1
.sym 51657 $abc$35683$n4633
.sym 51658 picorv32.irq_mask[29]
.sym 51659 picorv32.irq_mask[23]
.sym 51660 picorv32.irq_mask[1]
.sym 51661 picorv32.irq_mask[0]
.sym 51662 $abc$35683$n4723_1
.sym 51673 picorv32.irq_pending[15]
.sym 51674 basesoc_picorv327[5]
.sym 51675 picorv32.irq_mask[28]
.sym 51678 picorv32.cpu_state[3]
.sym 51681 picorv32.irq_mask[21]
.sym 51682 basesoc_picorv327[14]
.sym 51683 picorv32.cpu_state[2]
.sym 51684 picorv32.cpuregs_rs1[20]
.sym 51685 picorv32.reg_pc[28]
.sym 51686 $abc$35683$n3891
.sym 51687 $abc$35683$n3892
.sym 51688 basesoc_picorv327[15]
.sym 51689 picorv32.cpu_state[2]
.sym 51690 picorv32.cpu_state[2]
.sym 51696 basesoc_picorv327[0]
.sym 51697 $abc$35683$n7061
.sym 51698 $abc$35683$n4525
.sym 51699 picorv32.reg_pc[17]
.sym 51700 picorv32.cpu_state[3]
.sym 51701 $abc$35683$n4070
.sym 51702 basesoc_picorv327[29]
.sym 51703 $abc$35683$n4524_1
.sym 51706 $abc$35683$n4068_1
.sym 51708 picorv32.irq_pending[0]
.sym 51709 picorv32.cpu_state[2]
.sym 51710 picorv32.instr_maskirq
.sym 51711 $abc$35683$n3056_1
.sym 51712 picorv32.cpu_state[0]
.sym 51713 picorv32.cpu_state[4]
.sym 51714 picorv32.cpuregs_rs1[0]
.sym 51715 $abc$35683$n4071_1
.sym 51716 $abc$35683$n4241
.sym 51718 basesoc_picorv327[27]
.sym 51719 $abc$35683$n3891
.sym 51722 $abc$35683$n3878
.sym 51723 $abc$35683$n3367_1
.sym 51725 $abc$35683$n2891_1
.sym 51726 picorv32.irq_mask[0]
.sym 51727 picorv32.irq_state[1]
.sym 51730 picorv32.reg_pc[17]
.sym 51732 $abc$35683$n3891
.sym 51735 picorv32.cpu_state[4]
.sym 51736 basesoc_picorv327[0]
.sym 51737 $abc$35683$n4524_1
.sym 51738 $abc$35683$n4525
.sym 51741 picorv32.cpu_state[0]
.sym 51742 $abc$35683$n7061
.sym 51743 picorv32.cpu_state[3]
.sym 51744 picorv32.irq_pending[0]
.sym 51748 basesoc_picorv327[27]
.sym 51750 $abc$35683$n2891_1
.sym 51753 $abc$35683$n4241
.sym 51754 $abc$35683$n4068_1
.sym 51755 $abc$35683$n3367_1
.sym 51756 $abc$35683$n4070
.sym 51759 $abc$35683$n4071_1
.sym 51760 basesoc_picorv327[29]
.sym 51761 $abc$35683$n3878
.sym 51762 $abc$35683$n3056_1
.sym 51765 picorv32.irq_state[1]
.sym 51766 picorv32.irq_pending[0]
.sym 51768 picorv32.irq_mask[0]
.sym 51771 picorv32.instr_maskirq
.sym 51772 picorv32.cpu_state[2]
.sym 51773 picorv32.irq_mask[0]
.sym 51774 picorv32.cpuregs_rs1[0]
.sym 51778 $abc$35683$n3918
.sym 51779 $abc$35683$n4040
.sym 51780 picorv32.irq_mask[14]
.sym 51781 $abc$35683$n4632
.sym 51782 $abc$35683$n4631
.sym 51783 $abc$35683$n3925
.sym 51784 picorv32.irq_mask[3]
.sym 51785 picorv32.irq_mask[21]
.sym 51790 $abc$35683$n3992
.sym 51791 basesoc_picorv327[3]
.sym 51792 picorv32.cpu_state[3]
.sym 51793 picorv32.reg_pc[17]
.sym 51794 basesoc_picorv327[18]
.sym 51795 picorv32.cpuregs_rs1[23]
.sym 51796 picorv32.irq_pending[0]
.sym 51797 picorv32.reg_pc[31]
.sym 51799 $abc$35683$n3056_1
.sym 51800 picorv32.cpuregs_rs1[31]
.sym 51801 basesoc_picorv327[18]
.sym 51804 $abc$35683$n3003
.sym 51805 picorv32.cpuregs_rs1[21]
.sym 51806 picorv32.cpuregs_rs1[0]
.sym 51807 picorv32.cpuregs_rs1[3]
.sym 51808 $abc$35683$n3878
.sym 51809 basesoc_picorv327[13]
.sym 51810 picorv32.reg_pc[19]
.sym 51812 $abc$35683$n3967_1
.sym 51813 basesoc_picorv327[12]
.sym 51819 picorv32.cpuregs_rs1[7]
.sym 51821 $abc$35683$n3367_1
.sym 51822 $abc$35683$n3926
.sym 51823 picorv32.cpuregs_rs1[3]
.sym 51824 $abc$35683$n3934_1
.sym 51827 $abc$35683$n3924
.sym 51829 picorv32.instr_maskirq
.sym 51830 picorv32.reg_pc[22]
.sym 51831 picorv32.reg_pc[23]
.sym 51836 $abc$35683$n4221
.sym 51837 $abc$35683$n3931_1
.sym 51838 picorv32.is_lui_auipc_jal
.sym 51840 $abc$35683$n3925
.sym 51841 $abc$35683$n4220
.sym 51843 $abc$35683$n3918
.sym 51844 picorv32.is_lui_auipc_jal
.sym 51845 picorv32.cpuregs_rs1[6]
.sym 51846 $abc$35683$n3891
.sym 51848 picorv32.cpuregs_rs1[8]
.sym 51849 picorv32.irq_mask[3]
.sym 51850 picorv32.cpu_state[2]
.sym 51852 picorv32.cpuregs_rs1[7]
.sym 51853 picorv32.is_lui_auipc_jal
.sym 51854 picorv32.cpu_state[2]
.sym 51855 $abc$35683$n3925
.sym 51858 picorv32.reg_pc[23]
.sym 51859 $abc$35683$n3891
.sym 51864 picorv32.cpuregs_rs1[3]
.sym 51865 picorv32.instr_maskirq
.sym 51866 picorv32.cpu_state[2]
.sym 51867 picorv32.irq_mask[3]
.sym 51870 $abc$35683$n3924
.sym 51871 $abc$35683$n3367_1
.sym 51872 $abc$35683$n3926
.sym 51873 $abc$35683$n4220
.sym 51876 picorv32.reg_pc[22]
.sym 51878 $abc$35683$n3891
.sym 51882 picorv32.is_lui_auipc_jal
.sym 51883 picorv32.cpuregs_rs1[8]
.sym 51885 picorv32.cpu_state[2]
.sym 51888 $abc$35683$n3931_1
.sym 51889 $abc$35683$n3934_1
.sym 51890 $abc$35683$n3367_1
.sym 51891 $abc$35683$n4221
.sym 51894 $abc$35683$n3918
.sym 51895 picorv32.is_lui_auipc_jal
.sym 51896 picorv32.cpuregs_rs1[6]
.sym 51897 picorv32.cpu_state[2]
.sym 51901 $abc$35683$n3973_1
.sym 51902 $abc$35683$n4042_1
.sym 51903 $abc$35683$n3931_1
.sym 51904 $abc$35683$n4013
.sym 51905 $abc$35683$n4020
.sym 51906 $abc$35683$n4012_1
.sym 51907 $abc$35683$n4006_1
.sym 51908 $abc$35683$n4041
.sym 51909 $abc$35683$n3069
.sym 51914 picorv32.reg_pc[6]
.sym 51919 $abc$35683$n3069
.sym 51921 $abc$35683$n3065
.sym 51923 picorv32.irq_pending[3]
.sym 51925 $PACKER_VCC_NET
.sym 51932 picorv32.cpu_state[4]
.sym 51942 $abc$35683$n3893
.sym 51943 $abc$35683$n3960_1
.sym 51944 $abc$35683$n3958
.sym 51945 $abc$35683$n4227
.sym 51946 $abc$35683$n4225
.sym 51947 $abc$35683$n2891_1
.sym 51948 picorv32.cpuregs_rs1[19]
.sym 51949 $abc$35683$n3367_1
.sym 51950 $abc$35683$n3927
.sym 51951 picorv32.cpuregs_rs1[14]
.sym 51955 basesoc_picorv327[8]
.sym 51956 basesoc_picorv327[1]
.sym 51957 $abc$35683$n3974
.sym 51960 basesoc_picorv327[3]
.sym 51961 $abc$35683$n3056_1
.sym 51962 $abc$35683$n4020
.sym 51964 picorv32.cpu_state[2]
.sym 51965 picorv32.cpuregs_rs1[21]
.sym 51966 $abc$35683$n3973_1
.sym 51967 $abc$35683$n3972
.sym 51968 $abc$35683$n3878
.sym 51969 $abc$35683$n3056_1
.sym 51970 picorv32.is_lui_auipc_jal
.sym 51972 $abc$35683$n4006_1
.sym 51976 $abc$35683$n2891_1
.sym 51978 basesoc_picorv327[1]
.sym 51981 picorv32.is_lui_auipc_jal
.sym 51982 picorv32.cpu_state[2]
.sym 51983 $abc$35683$n3973_1
.sym 51984 picorv32.cpuregs_rs1[14]
.sym 51987 picorv32.cpu_state[2]
.sym 51988 picorv32.is_lui_auipc_jal
.sym 51989 picorv32.cpuregs_rs1[19]
.sym 51990 $abc$35683$n4006_1
.sym 51993 $abc$35683$n3878
.sym 51994 $abc$35683$n3056_1
.sym 51995 $abc$35683$n3927
.sym 51996 basesoc_picorv327[8]
.sym 51999 basesoc_picorv327[3]
.sym 52000 $abc$35683$n3878
.sym 52001 $abc$35683$n3893
.sym 52002 $abc$35683$n3056_1
.sym 52005 picorv32.is_lui_auipc_jal
.sym 52006 picorv32.cpu_state[2]
.sym 52007 picorv32.cpuregs_rs1[21]
.sym 52008 $abc$35683$n4020
.sym 52011 $abc$35683$n3974
.sym 52012 $abc$35683$n3367_1
.sym 52013 $abc$35683$n3972
.sym 52014 $abc$35683$n4227
.sym 52017 $abc$35683$n3960_1
.sym 52018 $abc$35683$n4225
.sym 52019 $abc$35683$n3367_1
.sym 52020 $abc$35683$n3958
.sym 52024 $abc$35683$n3932_1
.sym 52027 $abc$35683$n3933_1
.sym 52030 $abc$35683$n4014
.sym 52037 sys_rst
.sym 52038 $abc$35683$n3958
.sym 52039 basesoc_picorv327[31]
.sym 52040 $abc$35683$n4543
.sym 52043 basesoc_picorv327[6]
.sym 52044 $abc$35683$n3384_1
.sym 52046 sys_rst
.sym 52047 basesoc_picorv327[25]
.sym 52049 basesoc_picorv327[7]
.sym 52052 picorv32.reg_pc[8]
.sym 52053 basesoc_picorv327[23]
.sym 52056 basesoc_uart_phy_tx_busy
.sym 52059 $abc$35683$n2838
.sym 52067 basesoc_picorv327[11]
.sym 52068 $abc$35683$n3975
.sym 52069 $abc$35683$n3056_1
.sym 52075 $abc$35683$n3968
.sym 52079 basesoc_picorv327[13]
.sym 52080 $abc$35683$n3878
.sym 52083 basesoc_picorv327[12]
.sym 52084 $abc$35683$n3056_1
.sym 52089 basesoc_picorv327[14]
.sym 52091 $abc$35683$n2891_1
.sym 52092 $abc$35683$n3056_1
.sym 52094 basesoc_picorv327[15]
.sym 52095 $abc$35683$n3961
.sym 52096 basesoc_picorv327[6]
.sym 52098 basesoc_picorv327[6]
.sym 52101 $abc$35683$n2891_1
.sym 52104 basesoc_picorv327[13]
.sym 52105 $abc$35683$n3878
.sym 52106 $abc$35683$n3961
.sym 52107 $abc$35683$n3056_1
.sym 52110 basesoc_picorv327[12]
.sym 52111 $abc$35683$n2891_1
.sym 52116 basesoc_picorv327[13]
.sym 52118 $abc$35683$n2891_1
.sym 52128 $abc$35683$n3968
.sym 52129 $abc$35683$n3056_1
.sym 52130 basesoc_picorv327[14]
.sym 52131 $abc$35683$n3878
.sym 52136 basesoc_picorv327[11]
.sym 52137 $abc$35683$n2891_1
.sym 52140 $abc$35683$n3975
.sym 52141 $abc$35683$n3878
.sym 52142 $abc$35683$n3056_1
.sym 52143 basesoc_picorv327[15]
.sym 52161 basesoc_picorv327[9]
.sym 52166 basesoc_uart_phy_sink_ready
.sym 52177 basesoc_uart_tx_fifo_do_read
.sym 52180 basesoc_picorv327[15]
.sym 52181 $abc$35683$n3056_1
.sym 52270 $abc$35683$n6035
.sym 52271 $abc$35683$n6036
.sym 52273 basesoc_uart_rx_fifo_level0[0]
.sym 52274 $abc$35683$n3240
.sym 52275 $abc$35683$n2838
.sym 52277 $abc$35683$n2839
.sym 52298 basesoc_dat_w[3]
.sym 52304 $abc$35683$n3003
.sym 52322 $abc$35683$n2839
.sym 52337 basesoc_uart_rx_fifo_level0[1]
.sym 52359 basesoc_uart_rx_fifo_level0[1]
.sym 52390 $abc$35683$n2839
.sym 52391 clk12_$glb_clk
.sym 52392 sys_rst_$glb_sr
.sym 52395 $abc$35683$n6038
.sym 52396 $abc$35683$n6041
.sym 52397 $abc$35683$n6044
.sym 52398 basesoc_uart_rx_fifo_level0[2]
.sym 52399 basesoc_uart_rx_fifo_level0[4]
.sym 52400 basesoc_uart_rx_fifo_level0[3]
.sym 52408 $abc$35683$n2920
.sym 52409 $PACKER_VCC_NET
.sym 52417 $PACKER_VCC_NET
.sym 52436 basesoc_uart_rx_fifo_level0[1]
.sym 52437 basesoc_uart_rx_fifo_level0[0]
.sym 52455 basesoc_uart_rx_fifo_level0[2]
.sym 52456 basesoc_uart_rx_fifo_level0[4]
.sym 52465 basesoc_uart_rx_fifo_level0[3]
.sym 52466 $nextpnr_ICESTORM_LC_15$O
.sym 52468 basesoc_uart_rx_fifo_level0[0]
.sym 52472 $auto$alumacc.cc:474:replace_alu$5996.C[2]
.sym 52474 basesoc_uart_rx_fifo_level0[1]
.sym 52478 $auto$alumacc.cc:474:replace_alu$5996.C[3]
.sym 52480 basesoc_uart_rx_fifo_level0[2]
.sym 52482 $auto$alumacc.cc:474:replace_alu$5996.C[2]
.sym 52484 $auto$alumacc.cc:474:replace_alu$5996.C[4]
.sym 52486 basesoc_uart_rx_fifo_level0[3]
.sym 52488 $auto$alumacc.cc:474:replace_alu$5996.C[3]
.sym 52491 basesoc_uart_rx_fifo_level0[4]
.sym 52494 $auto$alumacc.cc:474:replace_alu$5996.C[4]
.sym 52533 sys_rst
.sym 52547 $abc$35683$n2838
.sym 52650 basesoc_dat_w[7]
.sym 52683 clk12
.sym 52707 clk12
.sym 52713 $abc$35683$n232
.sym 52737 $abc$35683$n232
.sym 52751 $abc$35683$n2839_1
.sym 52758 $abc$35683$n180
.sym 52771 user_btn_n
.sym 52872 basesoc_uart_phy_rx
.sym 52881 $abc$35683$n3436
.sym 52890 array_muxed0[14]
.sym 52905 array_muxed0[13]
.sym 52928 basesoc_picorv323[9]
.sym 52929 $abc$35683$n4936
.sym 52930 $abc$35683$n3520_1
.sym 52933 array_muxed0[11]
.sym 52945 serial_rx
.sym 53014 serial_rx
.sym 53024 clk12_$glb_clk
.sym 53027 array_muxed1[1]
.sym 53029 array_muxed1[9]
.sym 53030 array_muxed1[2]
.sym 53033 array_muxed1[11]
.sym 53036 $abc$35683$n3863
.sym 53040 sys_rst
.sym 53044 user_btn1
.sym 53045 $abc$35683$n3769
.sym 53046 user_btn1
.sym 53047 $abc$35683$n2934_1
.sym 53048 array_muxed0[8]
.sym 53057 $abc$35683$n2973
.sym 53070 $abc$35683$n3530
.sym 53071 array_muxed2[0]
.sym 53075 $abc$35683$n3527_1
.sym 53077 $abc$35683$n3181
.sym 53078 $abc$35683$n2978
.sym 53080 $abc$35683$n3518
.sym 53086 array_muxed2[1]
.sym 53087 $abc$35683$n2839_1
.sym 53088 array_muxed2[3]
.sym 53089 array_muxed2[2]
.sym 53090 $abc$35683$n3525
.sym 53093 slave_sel[2]
.sym 53094 array_muxed2[1]
.sym 53095 $abc$35683$n3520_1
.sym 53096 array_muxed2[3]
.sym 53106 array_muxed2[3]
.sym 53107 array_muxed2[0]
.sym 53108 array_muxed2[1]
.sym 53109 array_muxed2[2]
.sym 53112 $abc$35683$n2839_1
.sym 53115 slave_sel[2]
.sym 53118 $abc$35683$n3525
.sym 53119 array_muxed2[1]
.sym 53120 $abc$35683$n3181
.sym 53121 $abc$35683$n3518
.sym 53124 $abc$35683$n3518
.sym 53125 $abc$35683$n3181
.sym 53126 array_muxed2[0]
.sym 53127 $abc$35683$n3520_1
.sym 53130 $abc$35683$n3181
.sym 53131 $abc$35683$n3518
.sym 53132 $abc$35683$n3530
.sym 53133 array_muxed2[3]
.sym 53136 array_muxed2[2]
.sym 53137 $abc$35683$n3527_1
.sym 53138 $abc$35683$n3518
.sym 53139 $abc$35683$n3181
.sym 53146 $abc$35683$n2978
.sym 53147 clk12_$glb_clk
.sym 53149 slave_sel[1]
.sym 53151 slave_sel[2]
.sym 53152 slave_sel[0]
.sym 53154 basesoc_picorv32_mem_instr
.sym 53161 basesoc_picorv323[11]
.sym 53163 $abc$35683$n3181
.sym 53166 $abc$35683$n3344
.sym 53167 spiflash_bus_dat_r[15]
.sym 53168 $abc$35683$n95
.sym 53169 array_muxed2[1]
.sym 53170 array_muxed1[1]
.sym 53172 $abc$35683$n2939
.sym 53174 array_muxed0[6]
.sym 53175 $abc$35683$n2904_1
.sym 53176 $abc$35683$n4705
.sym 53177 $abc$35683$n3185
.sym 53178 array_muxed2[0]
.sym 53179 $abc$35683$n2983
.sym 53181 basesoc_picorv32_mem_valid
.sym 53184 $abc$35683$n232
.sym 53196 $abc$35683$n232
.sym 53198 grant
.sym 53208 basesoc_picorv32_mem_valid
.sym 53214 $abc$35683$n3185
.sym 53216 basesoc_picorv32_trap
.sym 53219 basesoc_picorv32_mem_instr
.sym 53223 basesoc_picorv32_mem_valid
.sym 53224 grant
.sym 53225 basesoc_picorv32_mem_instr
.sym 53242 $abc$35683$n232
.sym 53243 basesoc_picorv32_trap
.sym 53254 $abc$35683$n232
.sym 53255 $abc$35683$n3185
.sym 53270 clk12_$glb_clk
.sym 53271 sys_rst_$glb_sr
.sym 53272 $abc$35683$n3185
.sym 53273 $abc$35683$n2987
.sym 53274 basesoc_picorv32_mem_valid
.sym 53275 $abc$35683$n2976
.sym 53276 $abc$35683$n2997
.sym 53278 $abc$35683$n3189
.sym 53280 sys_rst
.sym 53283 sys_rst
.sym 53287 slave_sel[0]
.sym 53288 $abc$35683$n2926_1
.sym 53289 slave_sel_r[1]
.sym 53291 slave_sel[1]
.sym 53292 $abc$35683$n3344
.sym 53293 spram_wren0
.sym 53294 sys_rst
.sym 53296 picorv32.decoded_imm_uj[1]
.sym 53297 $abc$35683$n2997
.sym 53298 basesoc_picorv32_trap
.sym 53299 picorv32.decoded_imm_uj[5]
.sym 53300 $abc$35683$n4502
.sym 53301 picorv32.mem_do_wdata
.sym 53305 picorv32.mem_do_wdata
.sym 53306 $abc$35683$n4511
.sym 53316 $abc$35683$n3857
.sym 53317 $abc$35683$n2830
.sym 53321 grant
.sym 53322 user_btn1
.sym 53324 eventmanager_status_w[1]
.sym 53325 basesoc_picorv327[29]
.sym 53326 basesoc_picorv32_mem_instr
.sym 53327 $abc$35683$n3831
.sym 53328 $abc$35683$n154
.sym 53331 $abc$35683$n3863
.sym 53335 $abc$35683$n3855
.sym 53336 sys_rst
.sym 53337 basesoc_picorv327[21]
.sym 53339 $abc$35683$n3769
.sym 53340 $abc$35683$n2997
.sym 53341 basesoc_picorv32_mem_valid
.sym 53342 basesoc_picorv327[9]
.sym 53344 basesoc_picorv327[22]
.sym 53347 $abc$35683$n3857
.sym 53348 basesoc_picorv327[22]
.sym 53349 $abc$35683$n3769
.sym 53352 basesoc_picorv327[29]
.sym 53354 $abc$35683$n3769
.sym 53355 $abc$35683$n3863
.sym 53358 basesoc_picorv32_mem_instr
.sym 53359 basesoc_picorv32_mem_valid
.sym 53361 grant
.sym 53365 eventmanager_status_w[1]
.sym 53366 sys_rst
.sym 53367 user_btn1
.sym 53370 $abc$35683$n154
.sym 53376 $abc$35683$n3769
.sym 53378 $abc$35683$n3831
.sym 53379 basesoc_picorv327[9]
.sym 53382 basesoc_picorv32_mem_instr
.sym 53384 $abc$35683$n2830
.sym 53385 grant
.sym 53388 $abc$35683$n3769
.sym 53389 $abc$35683$n3855
.sym 53390 basesoc_picorv327[21]
.sym 53392 $abc$35683$n2997
.sym 53393 clk12_$glb_clk
.sym 53396 $abc$35683$n4705
.sym 53397 $abc$35683$n4706
.sym 53398 $abc$35683$n4707
.sym 53399 $abc$35683$n4708
.sym 53400 $abc$35683$n4709
.sym 53401 $abc$35683$n4710
.sym 53402 $abc$35683$n4711
.sym 53406 picorv32.cpu_state[3]
.sym 53408 $abc$35683$n2917_1
.sym 53409 array_muxed0[7]
.sym 53410 array_muxed0[3]
.sym 53413 $abc$35683$n2839_1
.sym 53414 $abc$35683$n3185
.sym 53415 $abc$35683$n3831
.sym 53417 waittimer1_count[5]
.sym 53419 $abc$35683$n5820
.sym 53420 $abc$35683$n2839_1
.sym 53422 $abc$35683$n2907
.sym 53424 $abc$35683$n4526
.sym 53425 $abc$35683$n4529
.sym 53427 waittimer1_count[2]
.sym 53428 $abc$35683$n4496
.sym 53429 waittimer1_count[0]
.sym 53430 array_muxed0[1]
.sym 53437 $abc$35683$n5820
.sym 53438 waittimer1_count[2]
.sym 53439 $abc$35683$n5810
.sym 53440 $abc$35683$n5812
.sym 53442 waittimer1_count[1]
.sym 53443 waittimer1_count[4]
.sym 53445 waittimer1_count[3]
.sym 53446 $abc$35683$n154
.sym 53447 $abc$35683$n2907
.sym 53448 waittimer1_count[5]
.sym 53450 user_btn1
.sym 53454 waittimer1_count[8]
.sym 53455 waittimer1_count[0]
.sym 53456 $abc$35683$n156
.sym 53458 $abc$35683$n3311_1
.sym 53460 $abc$35683$n180
.sym 53461 $abc$35683$n3312
.sym 53464 $abc$35683$n3313
.sym 53465 $abc$35683$n3314
.sym 53466 $abc$35683$n3315
.sym 53471 $abc$35683$n156
.sym 53475 user_btn1
.sym 53477 $abc$35683$n5810
.sym 53482 $abc$35683$n5820
.sym 53484 user_btn1
.sym 53487 $abc$35683$n3315
.sym 53488 $abc$35683$n156
.sym 53489 $abc$35683$n154
.sym 53490 $abc$35683$n3311_1
.sym 53493 waittimer1_count[3]
.sym 53494 waittimer1_count[4]
.sym 53495 waittimer1_count[8]
.sym 53496 waittimer1_count[5]
.sym 53499 $abc$35683$n180
.sym 53500 waittimer1_count[2]
.sym 53501 waittimer1_count[0]
.sym 53502 waittimer1_count[1]
.sym 53505 $abc$35683$n3312
.sym 53507 $abc$35683$n3314
.sym 53508 $abc$35683$n3313
.sym 53511 user_btn1
.sym 53512 $abc$35683$n5812
.sym 53515 $abc$35683$n2907
.sym 53516 clk12_$glb_clk
.sym 53517 sys_rst_$glb_sr
.sym 53518 $abc$35683$n4712
.sym 53519 $abc$35683$n4713
.sym 53520 $abc$35683$n4714
.sym 53521 $abc$35683$n4715
.sym 53522 $abc$35683$n4716
.sym 53523 $abc$35683$n4717
.sym 53524 $abc$35683$n4718
.sym 53525 $abc$35683$n4719
.sym 53531 $abc$35683$n4517
.sym 53533 $abc$35683$n2898_1
.sym 53534 basesoc_ctrl_reset_reset_r
.sym 53535 $abc$35683$n4711
.sym 53536 sys_rst
.sym 53538 eventmanager_status_w[1]
.sym 53539 picorv32.decoded_imm_uj[7]
.sym 53540 array_muxed0[8]
.sym 53542 $abc$35683$n156
.sym 53544 $abc$35683$n5814
.sym 53545 picorv32.decoded_imm_uj[24]
.sym 53546 picorv32.decoded_imm_uj[3]
.sym 53549 $abc$35683$n4544
.sym 53551 $abc$35683$n4505
.sym 53552 $abc$35683$n3315
.sym 53553 $abc$35683$n4499
.sym 53559 waittimer1_count[6]
.sym 53561 $PACKER_VCC_NET
.sym 53566 waittimer1_count[1]
.sym 53567 waittimer1_count[7]
.sym 53568 waittimer1_count[3]
.sym 53569 $PACKER_VCC_NET
.sym 53574 waittimer1_count[4]
.sym 53585 waittimer1_count[5]
.sym 53587 waittimer1_count[2]
.sym 53589 waittimer1_count[0]
.sym 53591 $nextpnr_ICESTORM_LC_8$O
.sym 53593 waittimer1_count[0]
.sym 53597 $auto$alumacc.cc:474:replace_alu$5939.C[2]
.sym 53599 $PACKER_VCC_NET
.sym 53600 waittimer1_count[1]
.sym 53603 $auto$alumacc.cc:474:replace_alu$5939.C[3]
.sym 53605 waittimer1_count[2]
.sym 53606 $PACKER_VCC_NET
.sym 53607 $auto$alumacc.cc:474:replace_alu$5939.C[2]
.sym 53609 $auto$alumacc.cc:474:replace_alu$5939.C[4]
.sym 53611 waittimer1_count[3]
.sym 53612 $PACKER_VCC_NET
.sym 53613 $auto$alumacc.cc:474:replace_alu$5939.C[3]
.sym 53615 $auto$alumacc.cc:474:replace_alu$5939.C[5]
.sym 53617 $PACKER_VCC_NET
.sym 53618 waittimer1_count[4]
.sym 53619 $auto$alumacc.cc:474:replace_alu$5939.C[4]
.sym 53621 $auto$alumacc.cc:474:replace_alu$5939.C[6]
.sym 53623 $PACKER_VCC_NET
.sym 53624 waittimer1_count[5]
.sym 53625 $auto$alumacc.cc:474:replace_alu$5939.C[5]
.sym 53627 $auto$alumacc.cc:474:replace_alu$5939.C[7]
.sym 53629 $PACKER_VCC_NET
.sym 53630 waittimer1_count[6]
.sym 53631 $auto$alumacc.cc:474:replace_alu$5939.C[6]
.sym 53633 $auto$alumacc.cc:474:replace_alu$5939.C[8]
.sym 53635 $PACKER_VCC_NET
.sym 53636 waittimer1_count[7]
.sym 53637 $auto$alumacc.cc:474:replace_alu$5939.C[7]
.sym 53641 $abc$35683$n4720
.sym 53642 $abc$35683$n4721
.sym 53643 $abc$35683$n4722
.sym 53644 $abc$35683$n4723
.sym 53645 $abc$35683$n4724
.sym 53646 $abc$35683$n4725
.sym 53647 $abc$35683$n4726
.sym 53648 $abc$35683$n4727
.sym 53652 $abc$35683$n4139
.sym 53653 picorv32.reg_next_pc[4]
.sym 53654 $abc$35683$n4718
.sym 53655 $PACKER_VCC_NET
.sym 53656 $abc$35683$n4570
.sym 53657 array_muxed0[5]
.sym 53658 $abc$35683$n4719
.sym 53659 $abc$35683$n5808
.sym 53663 $abc$35683$n4653
.sym 53664 $abc$35683$n4517
.sym 53665 $abc$35683$n5828
.sym 53666 array_muxed0[6]
.sym 53667 picorv32.decoded_imm_uj[13]
.sym 53668 $abc$35683$n4705
.sym 53669 picorv32.mem_rdata_latched[13]
.sym 53670 basesoc_picorv327[8]
.sym 53671 $abc$35683$n4538
.sym 53672 $abc$35683$n4520
.sym 53673 $abc$35683$n4514
.sym 53674 $abc$35683$n5816
.sym 53675 picorv32.reg_out[23]
.sym 53676 $abc$35683$n5818
.sym 53677 $auto$alumacc.cc:474:replace_alu$5939.C[8]
.sym 53685 waittimer1_count[12]
.sym 53686 waittimer1_count[10]
.sym 53691 waittimer1_count[15]
.sym 53693 waittimer1_count[14]
.sym 53694 waittimer1_count[8]
.sym 53700 waittimer1_count[13]
.sym 53703 $PACKER_VCC_NET
.sym 53710 waittimer1_count[9]
.sym 53711 $PACKER_VCC_NET
.sym 53712 waittimer1_count[11]
.sym 53714 $auto$alumacc.cc:474:replace_alu$5939.C[9]
.sym 53716 waittimer1_count[8]
.sym 53717 $PACKER_VCC_NET
.sym 53718 $auto$alumacc.cc:474:replace_alu$5939.C[8]
.sym 53720 $auto$alumacc.cc:474:replace_alu$5939.C[10]
.sym 53722 $PACKER_VCC_NET
.sym 53723 waittimer1_count[9]
.sym 53724 $auto$alumacc.cc:474:replace_alu$5939.C[9]
.sym 53726 $auto$alumacc.cc:474:replace_alu$5939.C[11]
.sym 53728 $PACKER_VCC_NET
.sym 53729 waittimer1_count[10]
.sym 53730 $auto$alumacc.cc:474:replace_alu$5939.C[10]
.sym 53732 $auto$alumacc.cc:474:replace_alu$5939.C[12]
.sym 53734 $PACKER_VCC_NET
.sym 53735 waittimer1_count[11]
.sym 53736 $auto$alumacc.cc:474:replace_alu$5939.C[11]
.sym 53738 $auto$alumacc.cc:474:replace_alu$5939.C[13]
.sym 53740 waittimer1_count[12]
.sym 53741 $PACKER_VCC_NET
.sym 53742 $auto$alumacc.cc:474:replace_alu$5939.C[12]
.sym 53744 $auto$alumacc.cc:474:replace_alu$5939.C[14]
.sym 53746 waittimer1_count[13]
.sym 53747 $PACKER_VCC_NET
.sym 53748 $auto$alumacc.cc:474:replace_alu$5939.C[13]
.sym 53750 $auto$alumacc.cc:474:replace_alu$5939.C[15]
.sym 53752 $PACKER_VCC_NET
.sym 53753 waittimer1_count[14]
.sym 53754 $auto$alumacc.cc:474:replace_alu$5939.C[14]
.sym 53756 $auto$alumacc.cc:474:replace_alu$5939.C[16]
.sym 53758 waittimer1_count[15]
.sym 53759 $PACKER_VCC_NET
.sym 53760 $auto$alumacc.cc:474:replace_alu$5939.C[15]
.sym 53764 $abc$35683$n4728
.sym 53765 $abc$35683$n4729
.sym 53766 $abc$35683$n4730
.sym 53767 $abc$35683$n4731
.sym 53768 $abc$35683$n4732
.sym 53769 $abc$35683$n4733
.sym 53770 $abc$35683$n4734
.sym 53771 picorv32.decoded_imm_uj[13]
.sym 53776 $abc$35683$n3096
.sym 53777 $abc$35683$n4726
.sym 53778 basesoc_picorv323[13]
.sym 53779 basesoc_ctrl_storage[26]
.sym 53780 $abc$35683$n3043
.sym 53782 picorv32.reg_next_pc[12]
.sym 53784 $abc$35683$n4664
.sym 53785 $abc$35683$n4721
.sym 53786 picorv32.decoded_imm_uj[23]
.sym 53787 $abc$35683$n4496
.sym 53788 $abc$35683$n4553
.sym 53789 $abc$35683$n5824
.sym 53790 $abc$35683$n2997
.sym 53791 picorv32.instr_jal
.sym 53792 picorv32.decoded_imm_uj[22]
.sym 53793 picorv32.decoded_imm_uj[30]
.sym 53794 $abc$35683$n4562
.sym 53795 $abc$35683$n2997
.sym 53796 $abc$35683$n4502
.sym 53797 $abc$35683$n4511
.sym 53798 picorv32.reg_next_pc[7]
.sym 53799 $abc$35683$n5834
.sym 53800 $auto$alumacc.cc:474:replace_alu$5939.C[16]
.sym 53805 $abc$35683$n3769
.sym 53806 $abc$35683$n3829_1
.sym 53807 $abc$35683$n158
.sym 53808 $abc$35683$n3833_1
.sym 53810 $abc$35683$n160
.sym 53813 basesoc_picorv327[14]
.sym 53814 $abc$35683$n164
.sym 53816 $abc$35683$n2997
.sym 53817 $abc$35683$n3841_1
.sym 53818 waittimer1_count[16]
.sym 53819 $abc$35683$n162
.sym 53820 basesoc_picorv327[10]
.sym 53821 $PACKER_VCC_NET
.sym 53830 basesoc_picorv327[8]
.sym 53838 waittimer1_count[16]
.sym 53840 $PACKER_VCC_NET
.sym 53841 $auto$alumacc.cc:474:replace_alu$5939.C[16]
.sym 53845 $abc$35683$n164
.sym 53851 $abc$35683$n3841_1
.sym 53852 $abc$35683$n3769
.sym 53853 basesoc_picorv327[14]
.sym 53858 $abc$35683$n162
.sym 53862 $abc$35683$n158
.sym 53868 $abc$35683$n160
.sym 53869 $abc$35683$n164
.sym 53870 $abc$35683$n162
.sym 53871 $abc$35683$n158
.sym 53874 basesoc_picorv327[8]
.sym 53875 $abc$35683$n3829_1
.sym 53876 $abc$35683$n3769
.sym 53881 $abc$35683$n3769
.sym 53882 $abc$35683$n3833_1
.sym 53883 basesoc_picorv327[10]
.sym 53884 $abc$35683$n2997
.sym 53885 clk12_$glb_clk
.sym 53887 array_muxed0[13]
.sym 53888 $abc$35683$n3859
.sym 53889 $abc$35683$n4523
.sym 53890 $abc$35683$n5446
.sym 53891 $abc$35683$n3835_1
.sym 53892 array_muxed0[9]
.sym 53893 array_muxed0[21]
.sym 53894 $abc$35683$n4547
.sym 53897 picorv32.decoded_imm[12]
.sym 53898 picorv32.instr_maskirq
.sym 53899 $abc$35683$n4580
.sym 53900 $abc$35683$n4734
.sym 53901 $abc$35683$n2997_1
.sym 53902 $abc$35683$n4731
.sym 53903 $abc$35683$n4568
.sym 53905 array_muxed0[12]
.sym 53907 $abc$35683$n3769
.sym 53908 picorv32.cpuregs_wrdata[8]
.sym 53909 $abc$35683$n4668
.sym 53911 $abc$35683$n4526
.sym 53912 $abc$35683$n3673
.sym 53913 $abc$35683$n4583
.sym 53914 $abc$35683$n4571
.sym 53915 $abc$35683$n2868
.sym 53916 $abc$35683$n3675
.sym 53917 basesoc_picorv327[23]
.sym 53918 picorv32.reg_out[12]
.sym 53919 picorv32.cpuregs_wrdata[7]
.sym 53920 $abc$35683$n4496
.sym 53921 $abc$35683$n2868
.sym 53922 array_muxed0[1]
.sym 53931 picorv32.reg_out[14]
.sym 53932 user_btn1
.sym 53936 $abc$35683$n5836
.sym 53937 $abc$35683$n5828
.sym 53938 $abc$35683$n3673
.sym 53939 $abc$35683$n2907
.sym 53940 $abc$35683$n5832
.sym 53944 $abc$35683$n5816
.sym 53946 $abc$35683$n5818
.sym 53949 $abc$35683$n5824
.sym 53955 picorv32.reg_next_pc[14]
.sym 53956 sys_rst
.sym 53959 $abc$35683$n5834
.sym 53961 user_btn1
.sym 53962 $abc$35683$n5836
.sym 53964 sys_rst
.sym 53967 sys_rst
.sym 53968 user_btn1
.sym 53970 $abc$35683$n5834
.sym 53973 user_btn1
.sym 53974 sys_rst
.sym 53976 $abc$35683$n5824
.sym 53979 sys_rst
.sym 53980 user_btn1
.sym 53982 $abc$35683$n5816
.sym 53986 $abc$35683$n3673
.sym 53987 picorv32.reg_next_pc[14]
.sym 53988 picorv32.reg_out[14]
.sym 53991 sys_rst
.sym 53992 $abc$35683$n5828
.sym 53994 user_btn1
.sym 53997 user_btn1
.sym 53998 $abc$35683$n5832
.sym 54000 sys_rst
.sym 54003 sys_rst
.sym 54004 $abc$35683$n5818
.sym 54006 user_btn1
.sym 54007 $abc$35683$n2907
.sym 54008 clk12_$glb_clk
.sym 54010 $abc$35683$n3748_1
.sym 54011 picorv32.reg_next_pc[2]
.sym 54012 picorv32.cpuregs_wrdata[7]
.sym 54013 picorv32.cpuregs_wrdata[11]
.sym 54014 $abc$35683$n4511
.sym 54015 $abc$35683$n4148
.sym 54016 $abc$35683$n4526
.sym 54017 picorv32.reg_pc[12]
.sym 54019 array_muxed0[9]
.sym 54020 $abc$35683$n7074
.sym 54022 $abc$35683$n3380
.sym 54023 $abc$35683$n3843
.sym 54025 $abc$35683$n3740_1
.sym 54026 picorv32.reg_pc[19]
.sym 54027 $abc$35683$n4547
.sym 54029 array_muxed0[13]
.sym 54031 $abc$35683$n3369_1
.sym 54032 picorv32.reg_next_pc[11]
.sym 54035 picorv32.instr_maskirq
.sym 54036 $abc$35683$n4544
.sym 54037 $abc$35683$n4499
.sym 54038 $abc$35683$n4505
.sym 54040 basesoc_picorv327[15]
.sym 54041 $abc$35683$n4726_1
.sym 54042 picorv32.decoded_imm[16]
.sym 54043 $abc$35683$n4627
.sym 54044 picorv32.reg_next_pc[25]
.sym 54045 $abc$35683$n156
.sym 54051 $abc$35683$n3769
.sym 54053 picorv32.reg_out[7]
.sym 54054 picorv32.reg_out[29]
.sym 54056 basesoc_picorv327[7]
.sym 54057 picorv32.reg_next_pc[4]
.sym 54058 picorv32.alu_out_q[7]
.sym 54059 $abc$35683$n3827_1
.sym 54060 picorv32.reg_next_pc[12]
.sym 54062 $abc$35683$n2997
.sym 54064 picorv32.latched_stalu
.sym 54065 $abc$35683$n3688
.sym 54068 picorv32.reg_next_pc[2]
.sym 54069 picorv32.reg_next_pc[29]
.sym 54070 picorv32.reg_next_pc[7]
.sym 54073 picorv32.irq_state[0]
.sym 54076 $abc$35683$n3675
.sym 54077 basesoc_picorv327[12]
.sym 54078 picorv32.reg_out[12]
.sym 54079 $abc$35683$n3673
.sym 54081 $abc$35683$n3837
.sym 54082 $abc$35683$n3674
.sym 54084 picorv32.reg_out[7]
.sym 54085 $abc$35683$n3673
.sym 54087 picorv32.reg_next_pc[7]
.sym 54090 $abc$35683$n3827_1
.sym 54091 $abc$35683$n3769
.sym 54092 basesoc_picorv327[7]
.sym 54096 $abc$35683$n3675
.sym 54097 $abc$35683$n3673
.sym 54098 $abc$35683$n3674
.sym 54099 picorv32.reg_next_pc[2]
.sym 54102 $abc$35683$n3673
.sym 54104 picorv32.reg_out[29]
.sym 54105 picorv32.reg_next_pc[29]
.sym 54108 picorv32.reg_next_pc[4]
.sym 54109 $abc$35683$n3673
.sym 54110 picorv32.irq_state[0]
.sym 54111 $abc$35683$n3688
.sym 54114 basesoc_picorv327[12]
.sym 54115 $abc$35683$n3769
.sym 54116 $abc$35683$n3837
.sym 54120 picorv32.reg_out[12]
.sym 54121 $abc$35683$n3673
.sym 54122 picorv32.reg_next_pc[12]
.sym 54126 picorv32.alu_out_q[7]
.sym 54127 picorv32.reg_out[7]
.sym 54129 picorv32.latched_stalu
.sym 54130 $abc$35683$n2997
.sym 54131 clk12_$glb_clk
.sym 54133 array_muxed0[26]
.sym 54134 $abc$35683$n3819
.sym 54135 array_muxed0[11]
.sym 54136 $abc$35683$n3839_1
.sym 54137 $abc$35683$n4132
.sym 54138 array_muxed0[1]
.sym 54139 $abc$35683$n3724_1
.sym 54140 array_muxed0[28]
.sym 54144 $abc$35683$n7075
.sym 54146 $abc$35683$n2997_1
.sym 54147 array_muxed0[10]
.sym 54148 picorv32.reg_out[29]
.sym 54149 array_muxed1[5]
.sym 54151 $abc$35683$n3642
.sym 54152 $abc$35683$n4869
.sym 54153 $abc$35683$n2767
.sym 54154 picorv32.alu_out_q[7]
.sym 54155 $abc$35683$n3044
.sym 54156 $abc$35683$n3673
.sym 54157 $abc$35683$n4675
.sym 54158 picorv32.reg_out[3]
.sym 54159 picorv32.irq_state[0]
.sym 54160 picorv32.reg_out[19]
.sym 54161 picorv32.cpuregs_wrdata[3]
.sym 54162 picorv32.reg_out[23]
.sym 54163 basesoc_picorv327[12]
.sym 54164 picorv32.cpuregs_rs1[7]
.sym 54165 $abc$35683$n5269
.sym 54166 picorv32.cpuregs_rs1[1]
.sym 54167 picorv32.irq_state[1]
.sym 54168 picorv32.alu_out_q[25]
.sym 54174 $abc$35683$n4135
.sym 54175 $abc$35683$n3675
.sym 54176 $abc$35683$n5269
.sym 54177 $abc$35683$n4626
.sym 54178 $abc$35683$n3673
.sym 54179 picorv32.latched_compr
.sym 54182 picorv32.reg_pc[2]
.sym 54184 $abc$35683$n4136
.sym 54185 $abc$35683$n4622
.sym 54186 $abc$35683$n5472
.sym 54187 $abc$35683$n2868
.sym 54188 $abc$35683$n4869
.sym 54190 $abc$35683$n4138
.sym 54191 picorv32.reg_next_pc[3]
.sym 54192 picorv32.cpu_state[4]
.sym 54193 picorv32.irq_state[1]
.sym 54194 $abc$35683$n4132
.sym 54195 basesoc_picorv327[13]
.sym 54196 $abc$35683$n3681
.sym 54198 $abc$35683$n3019
.sym 54199 $abc$35683$n231
.sym 54200 picorv32.irq_state[0]
.sym 54202 picorv32.reg_next_pc[4]
.sym 54203 $abc$35683$n4627
.sym 54204 $abc$35683$n3688
.sym 54205 $abc$35683$n4139
.sym 54207 $abc$35683$n2868
.sym 54208 $abc$35683$n3688
.sym 54209 $abc$35683$n5269
.sym 54210 $abc$35683$n4869
.sym 54213 $abc$35683$n5472
.sym 54214 $abc$35683$n4622
.sym 54215 $abc$35683$n4626
.sym 54216 $abc$35683$n4627
.sym 54219 $abc$35683$n2868
.sym 54220 $abc$35683$n3019
.sym 54221 $abc$35683$n3681
.sym 54222 picorv32.irq_state[1]
.sym 54225 basesoc_picorv327[13]
.sym 54228 picorv32.cpu_state[4]
.sym 54231 $abc$35683$n231
.sym 54232 picorv32.latched_compr
.sym 54233 $abc$35683$n4132
.sym 54234 picorv32.reg_pc[2]
.sym 54237 picorv32.irq_state[0]
.sym 54238 $abc$35683$n4139
.sym 54239 picorv32.reg_next_pc[4]
.sym 54240 $abc$35683$n4138
.sym 54243 $abc$35683$n4135
.sym 54244 $abc$35683$n4136
.sym 54249 picorv32.reg_next_pc[3]
.sym 54250 $abc$35683$n3673
.sym 54251 $abc$35683$n3675
.sym 54252 $abc$35683$n3681
.sym 54254 clk12_$glb_clk
.sym 54256 picorv32.reg_out[30]
.sym 54257 picorv32.cpuregs_wrdata[5]
.sym 54258 picorv32.cpuregs_wrdata[21]
.sym 54259 $abc$35683$n4142
.sym 54260 $abc$35683$n3865
.sym 54261 $abc$35683$n4190
.sym 54262 $abc$35683$n4565
.sym 54263 $abc$35683$n3861
.sym 54265 array_muxed0[1]
.sym 54268 picorv32.reg_pc[2]
.sym 54269 picorv32.alu_out_q[13]
.sym 54270 picorv32.reg_pc[13]
.sym 54271 picorv32.reg_next_pc[27]
.sym 54272 picorv32.reg_next_pc[31]
.sym 54273 picorv32.latched_stalu
.sym 54274 $abc$35683$n5472
.sym 54275 array_muxed0[4]
.sym 54276 array_muxed0[0]
.sym 54277 picorv32.reg_out[15]
.sym 54278 $abc$35683$n4135
.sym 54279 $abc$35683$n4496
.sym 54280 picorv32.cpuregs_wrdata[23]
.sym 54281 basesoc_picorv327[13]
.sym 54282 picorv32.latched_compr
.sym 54283 basesoc_picorv327[28]
.sym 54284 $abc$35683$n4553
.sym 54285 picorv32.reg_next_pc[23]
.sym 54286 $abc$35683$n4562
.sym 54287 $abc$35683$n3014
.sym 54288 $abc$35683$n5285
.sym 54289 picorv32.cpuregs_wrdata[20]
.sym 54290 basesoc_uart_phy_rx_reg[1]
.sym 54291 picorv32.irq_pending[7]
.sym 54297 picorv32.reg_next_pc[12]
.sym 54298 picorv32.irq_state[0]
.sym 54299 $abc$35683$n3016
.sym 54301 $abc$35683$n4163
.sym 54302 picorv32.reg_out[25]
.sym 54303 $abc$35683$n3675
.sym 54305 $PACKER_GND_NET
.sym 54306 $abc$35683$n4162
.sym 54308 $abc$35683$n3692
.sym 54309 $abc$35683$n3720
.sym 54310 $abc$35683$n3756_1
.sym 54311 picorv32.reg_next_pc[5]
.sym 54312 $abc$35683$n231
.sym 54314 $abc$35683$n5285
.sym 54316 picorv32.reg_next_pc[21]
.sym 54317 $abc$35683$n3027_1
.sym 54318 $abc$35683$n3021
.sym 54319 picorv32.latched_stalu
.sym 54321 $abc$35683$n3016
.sym 54322 $abc$35683$n2868
.sym 54325 $abc$35683$n3673
.sym 54327 picorv32.irq_state[1]
.sym 54328 picorv32.alu_out_q[25]
.sym 54330 picorv32.alu_out_q[25]
.sym 54331 picorv32.reg_out[25]
.sym 54332 picorv32.latched_stalu
.sym 54333 $abc$35683$n3673
.sym 54336 $abc$35683$n5285
.sym 54337 picorv32.reg_next_pc[12]
.sym 54338 picorv32.irq_state[0]
.sym 54339 $abc$35683$n231
.sym 54342 $abc$35683$n3675
.sym 54343 picorv32.reg_next_pc[5]
.sym 54344 $abc$35683$n3692
.sym 54345 $abc$35683$n3673
.sym 54348 $abc$35683$n3016
.sym 54350 $abc$35683$n3021
.sym 54354 $abc$35683$n2868
.sym 54355 picorv32.irq_state[1]
.sym 54356 $abc$35683$n3027_1
.sym 54357 $abc$35683$n3720
.sym 54362 $PACKER_GND_NET
.sym 54366 $abc$35683$n3675
.sym 54367 $abc$35683$n3673
.sym 54368 $abc$35683$n3756_1
.sym 54369 picorv32.reg_next_pc[21]
.sym 54373 $abc$35683$n4163
.sym 54375 $abc$35683$n4162
.sym 54376 $abc$35683$n3016
.sym 54377 clk12_$glb_clk
.sym 54379 $abc$35683$n4550
.sym 54380 $abc$35683$n6645
.sym 54381 $abc$35683$n4556
.sym 54382 picorv32.reg_pc[21]
.sym 54383 $abc$35683$n4193
.sym 54384 $abc$35683$n4203
.sym 54385 $abc$35683$n4192
.sym 54386 $abc$35683$n4559
.sym 54391 $PACKER_GND_NET
.sym 54392 $abc$35683$n4565
.sym 54393 $abc$35683$n3016
.sym 54395 picorv32.reg_out[28]
.sym 54397 picorv32.cpuregs_wrdata[28]
.sym 54398 $abc$35683$n4508
.sym 54399 $abc$35683$n2870
.sym 54400 picorv32.cpuregs_rs1[30]
.sym 54401 array_muxed0[3]
.sym 54402 picorv32.cpuregs_wrdata[21]
.sym 54403 $abc$35683$n3027_1
.sym 54404 $abc$35683$n4583
.sym 54405 basesoc_picorv327[30]
.sym 54406 $abc$35683$n4571
.sym 54407 $abc$35683$n3673
.sym 54408 $abc$35683$n2868
.sym 54409 picorv32.reg_next_pc[20]
.sym 54410 $abc$35683$n4728_1
.sym 54411 $abc$35683$n3022_1
.sym 54412 $abc$35683$n231
.sym 54413 picorv32.reg_pc[3]
.sym 54414 $abc$35683$n3675
.sym 54420 picorv32.reg_out[25]
.sym 54421 picorv32.irq_state[0]
.sym 54424 $abc$35683$n2868
.sym 54425 $abc$35683$n5311
.sym 54426 $abc$35683$n4540
.sym 54428 $abc$35683$n4869
.sym 54429 picorv32.alu_out_q[23]
.sym 54431 $abc$35683$n3022
.sym 54432 picorv32.reg_out[23]
.sym 54433 $abc$35683$n231
.sym 54434 picorv32.alu_out_q[20]
.sym 54436 picorv32.cpuregs_rs1[2]
.sym 54437 picorv32.alu_out_q[25]
.sym 54439 $abc$35683$n4202
.sym 54440 $abc$35683$n4193
.sym 54441 picorv32.irq_state[1]
.sym 54443 $abc$35683$n4543
.sym 54444 picorv32.latched_stalu
.sym 54445 picorv32.reg_out[20]
.sym 54449 $abc$35683$n4203
.sym 54450 $abc$35683$n4192
.sym 54454 picorv32.alu_out_q[20]
.sym 54455 picorv32.reg_out[20]
.sym 54456 picorv32.latched_stalu
.sym 54459 $abc$35683$n4869
.sym 54465 $abc$35683$n4540
.sym 54466 $abc$35683$n4543
.sym 54467 picorv32.cpuregs_rs1[2]
.sym 54471 picorv32.latched_stalu
.sym 54472 picorv32.reg_out[25]
.sym 54473 picorv32.alu_out_q[25]
.sym 54474 $abc$35683$n2868
.sym 54477 $abc$35683$n4203
.sym 54478 $abc$35683$n5311
.sym 54479 $abc$35683$n231
.sym 54480 $abc$35683$n4202
.sym 54483 picorv32.irq_state[1]
.sym 54485 picorv32.irq_state[0]
.sym 54490 $abc$35683$n4192
.sym 54491 $abc$35683$n4193
.sym 54495 picorv32.latched_stalu
.sym 54496 picorv32.alu_out_q[23]
.sym 54497 picorv32.reg_out[23]
.sym 54499 $abc$35683$n3022
.sym 54500 clk12_$glb_clk
.sym 54501 $abc$35683$n232_$glb_sr
.sym 54502 $abc$35683$n4195
.sym 54503 $abc$35683$n4186
.sym 54504 $abc$35683$n4187
.sym 54505 picorv32.cpuregs_wrdata[19]
.sym 54506 picorv32.cpuregs_wrdata[20]
.sym 54507 $abc$35683$n4200
.sym 54508 $abc$35683$n4183
.sym 54509 $abc$35683$n4184
.sym 54514 $abc$35683$n4869
.sym 54515 picorv32.alu_out_q[23]
.sym 54516 picorv32.irq_state[1]
.sym 54518 picorv32.irq_state[0]
.sym 54519 $abc$35683$n4559
.sym 54521 $abc$35683$n4550
.sym 54526 picorv32.reg_pc[5]
.sym 54527 picorv32.irq_pending[4]
.sym 54528 picorv32.instr_maskirq
.sym 54529 $abc$35683$n4543
.sym 54530 picorv32.decoded_imm[16]
.sym 54531 $abc$35683$n3784_1
.sym 54533 picorv32.irq_state[1]
.sym 54534 picorv32.reg_pc[7]
.sym 54535 $abc$35683$n4627
.sym 54536 $abc$35683$n4559
.sym 54537 $abc$35683$n5470
.sym 54544 $abc$35683$n4206
.sym 54545 $abc$35683$n7063
.sym 54547 $abc$35683$n5313
.sym 54548 picorv32.reg_next_pc[31]
.sym 54549 $abc$35683$n3768
.sym 54550 $abc$35683$n3764_1
.sym 54551 picorv32.irq_pending[4]
.sym 54552 picorv32.irq_state[0]
.sym 54553 picorv32.cpu_state[0]
.sym 54554 $abc$35683$n3796
.sym 54556 picorv32.irq_state[1]
.sym 54557 $abc$35683$n3023_1
.sym 54559 $abc$35683$n4195
.sym 54560 picorv32.irq_mask[4]
.sym 54563 picorv32.cpu_state[3]
.sym 54564 picorv32.reg_next_pc[24]
.sym 54566 $abc$35683$n4196
.sym 54567 $abc$35683$n3015
.sym 54568 $abc$35683$n2868
.sym 54572 $abc$35683$n231
.sym 54573 $abc$35683$n4205
.sym 54574 $abc$35683$n3675
.sym 54576 $abc$35683$n4195
.sym 54577 $abc$35683$n4196
.sym 54582 picorv32.cpu_state[0]
.sym 54583 picorv32.cpu_state[3]
.sym 54584 picorv32.irq_pending[4]
.sym 54585 $abc$35683$n7063
.sym 54588 picorv32.irq_state[1]
.sym 54589 picorv32.reg_next_pc[31]
.sym 54590 picorv32.irq_state[0]
.sym 54591 $abc$35683$n3023_1
.sym 54594 picorv32.reg_next_pc[24]
.sym 54595 $abc$35683$n3675
.sym 54597 $abc$35683$n3768
.sym 54600 picorv32.irq_state[1]
.sym 54601 picorv32.irq_pending[4]
.sym 54603 picorv32.irq_mask[4]
.sym 54606 $abc$35683$n4206
.sym 54607 $abc$35683$n5313
.sym 54608 $abc$35683$n4205
.sym 54609 $abc$35683$n231
.sym 54612 $abc$35683$n3675
.sym 54614 $abc$35683$n3796
.sym 54615 picorv32.reg_next_pc[31]
.sym 54618 $abc$35683$n3015
.sym 54619 picorv32.irq_state[1]
.sym 54620 $abc$35683$n3764_1
.sym 54621 $abc$35683$n2868
.sym 54625 picorv32.reg_pc[24]
.sym 54626 $abc$35683$n3792_1
.sym 54627 picorv32.reg_pc[22]
.sym 54628 picorv32.cpuregs_wrdata[27]
.sym 54629 $abc$35683$n4210
.sym 54630 $abc$35683$n4574
.sym 54631 picorv32.reg_pc[23]
.sym 54632 picorv32.reg_pc[30]
.sym 54634 picorv32.reg_pc[14]
.sym 54635 picorv32.reg_pc[14]
.sym 54638 basesoc_picorv323[3]
.sym 54639 picorv32.cpuregs_wrdata[26]
.sym 54640 picorv32.cpuregs_wrdata[19]
.sym 54643 $PACKER_VCC_NET
.sym 54644 $abc$35683$n4869
.sym 54645 $abc$35683$n4562
.sym 54648 $abc$35683$n4206
.sym 54649 picorv32.cpuregs_rs1[1]
.sym 54650 picorv32.reg_pc[21]
.sym 54651 picorv32.irq_state[0]
.sym 54652 picorv32.cpuregs_rs1[7]
.sym 54653 $abc$35683$n3015
.sym 54654 basesoc_picorv327[12]
.sym 54655 picorv32.cpuregs_rs1[22]
.sym 54656 picorv32.irq_state[0]
.sym 54658 picorv32.reg_pc[24]
.sym 54659 picorv32.reg_pc[16]
.sym 54660 $abc$35683$n4675
.sym 54666 picorv32.decoded_imm[3]
.sym 54667 picorv32.decoded_imm[6]
.sym 54668 picorv32.reg_pc[6]
.sym 54670 picorv32.decoded_imm[2]
.sym 54674 picorv32.decoded_imm[9]
.sym 54675 picorv32.reg_pc[9]
.sym 54678 picorv32.decoded_imm[4]
.sym 54679 picorv32.reg_pc[8]
.sym 54680 picorv32.reg_pc[2]
.sym 54682 picorv32.decoded_imm[7]
.sym 54685 picorv32.reg_pc[3]
.sym 54686 picorv32.reg_pc[5]
.sym 54692 picorv32.decoded_imm[5]
.sym 54694 picorv32.reg_pc[7]
.sym 54695 picorv32.reg_pc[4]
.sym 54696 picorv32.decoded_imm[8]
.sym 54698 $auto$alumacc.cc:474:replace_alu$5984.C[3]
.sym 54700 picorv32.reg_pc[2]
.sym 54701 picorv32.decoded_imm[2]
.sym 54704 $auto$alumacc.cc:474:replace_alu$5984.C[4]
.sym 54706 picorv32.decoded_imm[3]
.sym 54707 picorv32.reg_pc[3]
.sym 54708 $auto$alumacc.cc:474:replace_alu$5984.C[3]
.sym 54710 $auto$alumacc.cc:474:replace_alu$5984.C[5]
.sym 54712 picorv32.decoded_imm[4]
.sym 54713 picorv32.reg_pc[4]
.sym 54714 $auto$alumacc.cc:474:replace_alu$5984.C[4]
.sym 54716 $auto$alumacc.cc:474:replace_alu$5984.C[6]
.sym 54718 picorv32.reg_pc[5]
.sym 54719 picorv32.decoded_imm[5]
.sym 54720 $auto$alumacc.cc:474:replace_alu$5984.C[5]
.sym 54722 $auto$alumacc.cc:474:replace_alu$5984.C[7]
.sym 54724 picorv32.decoded_imm[6]
.sym 54725 picorv32.reg_pc[6]
.sym 54726 $auto$alumacc.cc:474:replace_alu$5984.C[6]
.sym 54728 $auto$alumacc.cc:474:replace_alu$5984.C[8]
.sym 54730 picorv32.decoded_imm[7]
.sym 54731 picorv32.reg_pc[7]
.sym 54732 $auto$alumacc.cc:474:replace_alu$5984.C[7]
.sym 54734 $auto$alumacc.cc:474:replace_alu$5984.C[9]
.sym 54736 picorv32.decoded_imm[8]
.sym 54737 picorv32.reg_pc[8]
.sym 54738 $auto$alumacc.cc:474:replace_alu$5984.C[8]
.sym 54740 $auto$alumacc.cc:474:replace_alu$5984.C[10]
.sym 54742 picorv32.reg_pc[9]
.sym 54743 picorv32.decoded_imm[9]
.sym 54744 $auto$alumacc.cc:474:replace_alu$5984.C[9]
.sym 54748 $abc$35683$n4620
.sym 54749 $abc$35683$n4577
.sym 54750 picorv32.cpuregs_wrdata[29]
.sym 54751 $abc$35683$n4208
.sym 54752 $abc$35683$n4627
.sym 54753 $abc$35683$n5470
.sym 54754 $abc$35683$n4618
.sym 54755 $abc$35683$n4215_1
.sym 54759 sys_rst
.sym 54760 picorv32.latched_stalu
.sym 54761 picorv32.reg_pc[23]
.sym 54763 picorv32.cpuregs_wrdata[27]
.sym 54765 picorv32.reg_next_pc[28]
.sym 54766 picorv32.reg_next_pc[27]
.sym 54767 picorv32.reg_pc[8]
.sym 54769 basesoc_uart_phy_storage[23]
.sym 54770 picorv32.irq_state[1]
.sym 54771 picorv32.reg_pc[22]
.sym 54772 picorv32.reg_pc[22]
.sym 54773 basesoc_picorv327[13]
.sym 54774 $abc$35683$n3014
.sym 54775 basesoc_picorv327[28]
.sym 54776 picorv32.irq_pending[13]
.sym 54777 basesoc_picorv327[17]
.sym 54778 $abc$35683$n3003_1
.sym 54779 picorv32.reg_pc[26]
.sym 54780 picorv32.reg_pc[23]
.sym 54781 $abc$35683$n7067
.sym 54782 picorv32.reg_pc[30]
.sym 54783 picorv32.irq_pending[7]
.sym 54784 $auto$alumacc.cc:474:replace_alu$5984.C[10]
.sym 54789 picorv32.reg_pc[15]
.sym 54791 picorv32.decoded_imm[10]
.sym 54792 picorv32.decoded_imm[13]
.sym 54794 picorv32.decoded_imm[17]
.sym 54795 picorv32.reg_pc[14]
.sym 54796 picorv32.decoded_imm[15]
.sym 54799 picorv32.decoded_imm[14]
.sym 54801 picorv32.decoded_imm[11]
.sym 54802 picorv32.decoded_imm[16]
.sym 54803 picorv32.reg_pc[10]
.sym 54804 picorv32.reg_pc[13]
.sym 54814 picorv32.decoded_imm[12]
.sym 54815 picorv32.reg_pc[12]
.sym 54816 picorv32.reg_pc[17]
.sym 54819 picorv32.reg_pc[16]
.sym 54820 picorv32.reg_pc[11]
.sym 54821 $auto$alumacc.cc:474:replace_alu$5984.C[11]
.sym 54823 picorv32.reg_pc[10]
.sym 54824 picorv32.decoded_imm[10]
.sym 54825 $auto$alumacc.cc:474:replace_alu$5984.C[10]
.sym 54827 $auto$alumacc.cc:474:replace_alu$5984.C[12]
.sym 54829 picorv32.reg_pc[11]
.sym 54830 picorv32.decoded_imm[11]
.sym 54831 $auto$alumacc.cc:474:replace_alu$5984.C[11]
.sym 54833 $auto$alumacc.cc:474:replace_alu$5984.C[13]
.sym 54835 picorv32.reg_pc[12]
.sym 54836 picorv32.decoded_imm[12]
.sym 54837 $auto$alumacc.cc:474:replace_alu$5984.C[12]
.sym 54839 $auto$alumacc.cc:474:replace_alu$5984.C[14]
.sym 54841 picorv32.reg_pc[13]
.sym 54842 picorv32.decoded_imm[13]
.sym 54843 $auto$alumacc.cc:474:replace_alu$5984.C[13]
.sym 54845 $auto$alumacc.cc:474:replace_alu$5984.C[15]
.sym 54847 picorv32.decoded_imm[14]
.sym 54848 picorv32.reg_pc[14]
.sym 54849 $auto$alumacc.cc:474:replace_alu$5984.C[14]
.sym 54851 $auto$alumacc.cc:474:replace_alu$5984.C[16]
.sym 54853 picorv32.reg_pc[15]
.sym 54854 picorv32.decoded_imm[15]
.sym 54855 $auto$alumacc.cc:474:replace_alu$5984.C[15]
.sym 54857 $auto$alumacc.cc:474:replace_alu$5984.C[17]
.sym 54859 picorv32.reg_pc[16]
.sym 54860 picorv32.decoded_imm[16]
.sym 54861 $auto$alumacc.cc:474:replace_alu$5984.C[16]
.sym 54863 $auto$alumacc.cc:474:replace_alu$5984.C[18]
.sym 54865 picorv32.reg_pc[17]
.sym 54866 picorv32.decoded_imm[17]
.sym 54867 $auto$alumacc.cc:474:replace_alu$5984.C[17]
.sym 54871 $abc$35683$n4653_1
.sym 54872 $abc$35683$n4669_1
.sym 54873 $abc$35683$n4697
.sym 54874 $abc$35683$n4595
.sym 54875 $abc$35683$n4671_1
.sym 54876 $abc$35683$n4670_1
.sym 54877 $abc$35683$n4698
.sym 54878 $abc$35683$n4699
.sym 54883 picorv32.cpu_state[3]
.sym 54884 picorv32.reg_pc[28]
.sym 54885 picorv32.decoded_imm[10]
.sym 54887 $abc$35683$n7070
.sym 54888 picorv32.reg_pc[29]
.sym 54891 picorv32.reg_pc[26]
.sym 54893 $abc$35683$n4734_1
.sym 54894 picorv32.reg_pc[20]
.sym 54895 picorv32.irq_mask[20]
.sym 54896 basesoc_picorv327[30]
.sym 54897 $abc$35683$n4728_1
.sym 54898 $abc$35683$n3384_1
.sym 54899 $abc$35683$n3673
.sym 54900 picorv32.irq_pending[27]
.sym 54901 $abc$35683$n2868
.sym 54902 $abc$35683$n4552
.sym 54903 $abc$35683$n3022_1
.sym 54904 picorv32.decoded_imm[8]
.sym 54905 picorv32.cpuregs_rs1[25]
.sym 54906 $abc$35683$n3027_1
.sym 54907 $auto$alumacc.cc:474:replace_alu$5984.C[18]
.sym 54912 picorv32.decoded_imm[21]
.sym 54914 picorv32.decoded_imm[20]
.sym 54915 picorv32.reg_pc[18]
.sym 54916 picorv32.reg_pc[19]
.sym 54917 picorv32.reg_pc[20]
.sym 54918 picorv32.decoded_imm[18]
.sym 54919 picorv32.decoded_imm[24]
.sym 54920 picorv32.reg_pc[21]
.sym 54922 picorv32.decoded_imm[22]
.sym 54923 picorv32.reg_pc[25]
.sym 54925 picorv32.decoded_imm[23]
.sym 54928 picorv32.reg_pc[24]
.sym 54929 picorv32.decoded_imm[19]
.sym 54932 picorv32.reg_pc[22]
.sym 54940 picorv32.reg_pc[23]
.sym 54942 picorv32.decoded_imm[25]
.sym 54944 $auto$alumacc.cc:474:replace_alu$5984.C[19]
.sym 54946 picorv32.reg_pc[18]
.sym 54947 picorv32.decoded_imm[18]
.sym 54948 $auto$alumacc.cc:474:replace_alu$5984.C[18]
.sym 54950 $auto$alumacc.cc:474:replace_alu$5984.C[20]
.sym 54952 picorv32.reg_pc[19]
.sym 54953 picorv32.decoded_imm[19]
.sym 54954 $auto$alumacc.cc:474:replace_alu$5984.C[19]
.sym 54956 $auto$alumacc.cc:474:replace_alu$5984.C[21]
.sym 54958 picorv32.reg_pc[20]
.sym 54959 picorv32.decoded_imm[20]
.sym 54960 $auto$alumacc.cc:474:replace_alu$5984.C[20]
.sym 54962 $auto$alumacc.cc:474:replace_alu$5984.C[22]
.sym 54964 picorv32.decoded_imm[21]
.sym 54965 picorv32.reg_pc[21]
.sym 54966 $auto$alumacc.cc:474:replace_alu$5984.C[21]
.sym 54968 $auto$alumacc.cc:474:replace_alu$5984.C[23]
.sym 54970 picorv32.decoded_imm[22]
.sym 54971 picorv32.reg_pc[22]
.sym 54972 $auto$alumacc.cc:474:replace_alu$5984.C[22]
.sym 54974 $auto$alumacc.cc:474:replace_alu$5984.C[24]
.sym 54976 picorv32.decoded_imm[23]
.sym 54977 picorv32.reg_pc[23]
.sym 54978 $auto$alumacc.cc:474:replace_alu$5984.C[23]
.sym 54980 $auto$alumacc.cc:474:replace_alu$5984.C[25]
.sym 54982 picorv32.decoded_imm[24]
.sym 54983 picorv32.reg_pc[24]
.sym 54984 $auto$alumacc.cc:474:replace_alu$5984.C[24]
.sym 54986 $auto$alumacc.cc:474:replace_alu$5984.C[26]
.sym 54988 picorv32.reg_pc[25]
.sym 54989 picorv32.decoded_imm[25]
.sym 54990 $auto$alumacc.cc:474:replace_alu$5984.C[25]
.sym 54994 $abc$35683$n4047
.sym 54995 $abc$35683$n4048_1
.sym 54996 picorv32.irq_mask[25]
.sym 54997 picorv32.irq_mask[4]
.sym 54998 $abc$35683$n3905
.sym 54999 $abc$35683$n4704
.sym 55000 $abc$35683$n3904
.sym 55001 $abc$35683$n4728_1
.sym 55006 $abc$35683$n7065
.sym 55007 picorv32.irq_pending[8]
.sym 55008 $abc$35683$n2707
.sym 55009 picorv32.reg_pc[18]
.sym 55011 $abc$35683$n4699
.sym 55013 picorv32.reg_pc[20]
.sym 55014 $abc$35683$n7080
.sym 55015 $abc$35683$n4669_1
.sym 55018 picorv32.cpu_state[0]
.sym 55019 picorv32.irq_pending[4]
.sym 55020 picorv32.instr_maskirq
.sym 55021 picorv32.irq_state[1]
.sym 55022 picorv32.decoded_imm[16]
.sym 55023 $abc$35683$n7081
.sym 55024 picorv32.irq_mask[10]
.sym 55025 $abc$35683$n4543
.sym 55026 picorv32.reg_pc[7]
.sym 55027 $abc$35683$n4047
.sym 55028 $abc$35683$n4619
.sym 55029 $abc$35683$n4543
.sym 55030 $auto$alumacc.cc:474:replace_alu$5984.C[26]
.sym 55035 picorv32.reg_pc[27]
.sym 55037 picorv32.decoded_imm[31]
.sym 55039 picorv32.decoded_imm[28]
.sym 55040 $abc$35683$n7082
.sym 55042 picorv32.reg_pc[31]
.sym 55043 picorv32.decoded_imm[27]
.sym 55044 picorv32.decoded_imm[26]
.sym 55045 picorv32.cpu_state[3]
.sym 55046 picorv32.decoded_imm[30]
.sym 55047 picorv32.decoded_imm[29]
.sym 55048 picorv32.cpu_state[0]
.sym 55049 picorv32.reg_pc[26]
.sym 55054 picorv32.reg_pc[30]
.sym 55056 picorv32.irq_mask[23]
.sym 55057 $abc$35683$n4689
.sym 55058 picorv32.reg_pc[28]
.sym 55060 picorv32.reg_pc[29]
.sym 55062 picorv32.irq_pending[23]
.sym 55065 $abc$35683$n3384_1
.sym 55067 $auto$alumacc.cc:474:replace_alu$5984.C[27]
.sym 55069 picorv32.reg_pc[26]
.sym 55070 picorv32.decoded_imm[26]
.sym 55071 $auto$alumacc.cc:474:replace_alu$5984.C[26]
.sym 55073 $auto$alumacc.cc:474:replace_alu$5984.C[28]
.sym 55075 picorv32.reg_pc[27]
.sym 55076 picorv32.decoded_imm[27]
.sym 55077 $auto$alumacc.cc:474:replace_alu$5984.C[27]
.sym 55079 $auto$alumacc.cc:474:replace_alu$5984.C[29]
.sym 55081 picorv32.reg_pc[28]
.sym 55082 picorv32.decoded_imm[28]
.sym 55083 $auto$alumacc.cc:474:replace_alu$5984.C[28]
.sym 55085 $auto$alumacc.cc:474:replace_alu$5984.C[30]
.sym 55087 picorv32.reg_pc[29]
.sym 55088 picorv32.decoded_imm[29]
.sym 55089 $auto$alumacc.cc:474:replace_alu$5984.C[29]
.sym 55091 $auto$alumacc.cc:474:replace_alu$5984.C[31]
.sym 55093 picorv32.reg_pc[30]
.sym 55094 picorv32.decoded_imm[30]
.sym 55095 $auto$alumacc.cc:474:replace_alu$5984.C[30]
.sym 55099 picorv32.decoded_imm[31]
.sym 55100 picorv32.reg_pc[31]
.sym 55101 $auto$alumacc.cc:474:replace_alu$5984.C[31]
.sym 55104 picorv32.cpu_state[0]
.sym 55105 $abc$35683$n7082
.sym 55106 picorv32.irq_pending[23]
.sym 55107 picorv32.cpu_state[3]
.sym 55110 picorv32.irq_mask[23]
.sym 55112 $abc$35683$n3384_1
.sym 55113 $abc$35683$n4689
.sym 55117 $abc$35683$n3002_1
.sym 55118 $abc$35683$n4730_1
.sym 55119 picorv32.irq_pending[27]
.sym 55120 picorv32.irq_pending[25]
.sym 55121 picorv32.irq_pending[24]
.sym 55122 $abc$35683$n3647
.sym 55123 $abc$35683$n4160
.sym 55124 $abc$35683$n4705_1
.sym 55129 picorv32.reg_pc[27]
.sym 55130 picorv32.irq_mask[6]
.sym 55131 $abc$35683$n4540
.sym 55136 basesoc_picorv327[2]
.sym 55137 picorv32.reg_pc[25]
.sym 55139 picorv32.cpu_state[0]
.sym 55141 picorv32.cpuregs_rs1[1]
.sym 55142 picorv32.irq_mask[23]
.sym 55143 picorv32.irq_mask[4]
.sym 55144 $abc$35683$n3015
.sym 55145 picorv32.cpuregs_rs1[7]
.sym 55146 picorv32.irq_pending[11]
.sym 55147 $abc$35683$n4675
.sym 55148 picorv32.irq_mask[1]
.sym 55149 $abc$35683$n3904
.sym 55150 basesoc_picorv327[25]
.sym 55151 $abc$35683$n3384_1
.sym 55152 picorv32.cpuregs_rs1[22]
.sym 55158 $abc$35683$n7085
.sym 55160 $abc$35683$n7087
.sym 55162 picorv32.irq_pending[11]
.sym 55164 picorv32.irq_pending[28]
.sym 55166 picorv32.reg_pc[13]
.sym 55168 picorv32.irq_mask[24]
.sym 55169 picorv32.cpuregs_rs1[26]
.sym 55171 $abc$35683$n7070
.sym 55174 picorv32.cpu_state[4]
.sym 55175 picorv32.cpu_state[3]
.sym 55176 picorv32.irq_pending[27]
.sym 55177 picorv32.irq_mask[27]
.sym 55178 picorv32.irq_pending[24]
.sym 55179 picorv32.cpu_state[0]
.sym 55180 basesoc_picorv327[22]
.sym 55182 picorv32.cpu_state[4]
.sym 55183 $abc$35683$n7081
.sym 55184 basesoc_picorv327[26]
.sym 55185 $abc$35683$n3069
.sym 55186 $abc$35683$n4718_1
.sym 55187 $abc$35683$n3891
.sym 55188 basesoc_picorv327[28]
.sym 55191 $abc$35683$n7070
.sym 55192 picorv32.cpu_state[0]
.sym 55193 picorv32.irq_pending[11]
.sym 55194 picorv32.cpu_state[3]
.sym 55197 picorv32.reg_pc[13]
.sym 55200 $abc$35683$n3891
.sym 55203 picorv32.cpu_state[4]
.sym 55204 picorv32.cpu_state[3]
.sym 55205 $abc$35683$n7085
.sym 55206 basesoc_picorv327[26]
.sym 55209 picorv32.cpu_state[0]
.sym 55210 picorv32.irq_pending[28]
.sym 55211 $abc$35683$n4718_1
.sym 55215 picorv32.cpu_state[4]
.sym 55216 basesoc_picorv327[28]
.sym 55217 $abc$35683$n7087
.sym 55218 picorv32.cpu_state[3]
.sym 55222 picorv32.cpuregs_rs1[26]
.sym 55227 basesoc_picorv327[22]
.sym 55228 picorv32.cpu_state[3]
.sym 55229 $abc$35683$n7081
.sym 55230 picorv32.cpu_state[4]
.sym 55233 picorv32.irq_mask[27]
.sym 55234 picorv32.irq_pending[27]
.sym 55235 picorv32.irq_mask[24]
.sym 55236 picorv32.irq_pending[24]
.sym 55237 $abc$35683$n3069
.sym 55238 clk12_$glb_clk
.sym 55239 $abc$35683$n232_$glb_sr
.sym 55240 picorv32.irq_pending[4]
.sym 55241 $abc$35683$n3017_1
.sym 55242 picorv32.irq_pending[26]
.sym 55243 $abc$35683$n3026
.sym 55244 $abc$35683$n3032
.sym 55245 $abc$35683$n3030
.sym 55246 $abc$35683$n3003_1
.sym 55247 $abc$35683$n4602
.sym 55254 $PACKER_VCC_NET
.sym 55255 picorv32.cpuregs_rs1[17]
.sym 55256 picorv32.irq_pending[30]
.sym 55258 $abc$35683$n5472
.sym 55259 picorv32.cpuregs_rs1[18]
.sym 55260 picorv32.irq_pending[28]
.sym 55263 picorv32.irq_pending[27]
.sym 55264 basesoc_picorv327[29]
.sym 55265 $abc$35683$n4706_1
.sym 55266 $abc$35683$n3014
.sym 55268 picorv32.irq_pending[13]
.sym 55269 $abc$35683$n3003_1
.sym 55270 $abc$35683$n3065
.sym 55272 $abc$35683$n3069
.sym 55274 basesoc_picorv327[28]
.sym 55275 picorv32.irq_pending[7]
.sym 55281 $abc$35683$n4646
.sym 55282 picorv32.irq_mask[16]
.sym 55285 picorv32.cpuregs_rs1[10]
.sym 55287 $abc$35683$n4683
.sym 55288 $abc$35683$n5474
.sym 55290 $abc$35683$n4640
.sym 55292 basesoc_picorv327[16]
.sym 55293 $abc$35683$n4682
.sym 55294 picorv32.irq_mask[22]
.sym 55295 picorv32.cpuregs_rs1[16]
.sym 55300 picorv32.irq_pending[22]
.sym 55301 $abc$35683$n7075
.sym 55302 picorv32.cpu_state[3]
.sym 55303 $abc$35683$n4647_1
.sym 55304 picorv32.cpu_state[4]
.sym 55305 picorv32.cpu_state[0]
.sym 55307 $abc$35683$n7074
.sym 55308 $abc$35683$n3069
.sym 55309 picorv32.irq_pending[16]
.sym 55310 picorv32.cpu_state[3]
.sym 55311 $abc$35683$n3384_1
.sym 55315 picorv32.cpu_state[0]
.sym 55316 $abc$35683$n4647_1
.sym 55317 picorv32.irq_pending[16]
.sym 55320 picorv32.cpuregs_rs1[16]
.sym 55327 $abc$35683$n3384_1
.sym 55328 picorv32.irq_mask[22]
.sym 55329 $abc$35683$n4682
.sym 55333 picorv32.cpuregs_rs1[10]
.sym 55339 picorv32.irq_pending[22]
.sym 55340 $abc$35683$n4683
.sym 55341 picorv32.cpu_state[0]
.sym 55344 $abc$35683$n5474
.sym 55345 $abc$35683$n4640
.sym 55346 $abc$35683$n7074
.sym 55347 picorv32.cpu_state[3]
.sym 55350 basesoc_picorv327[16]
.sym 55351 picorv32.cpu_state[3]
.sym 55352 $abc$35683$n7075
.sym 55353 picorv32.cpu_state[4]
.sym 55356 picorv32.irq_mask[16]
.sym 55357 $abc$35683$n4646
.sym 55358 $abc$35683$n3384_1
.sym 55360 $abc$35683$n3069
.sym 55361 clk12_$glb_clk
.sym 55362 $abc$35683$n232_$glb_sr
.sym 55363 $abc$35683$n3011
.sym 55364 $abc$35683$n3015
.sym 55365 picorv32.irq_pending[11]
.sym 55366 picorv32.irq_pending[22]
.sym 55367 picorv32.irq_pending[16]
.sym 55368 picorv32.irq_pending[10]
.sym 55369 picorv32.irq_pending[20]
.sym 55370 $abc$35683$n3014
.sym 55374 picorv32.instr_maskirq
.sym 55380 basesoc_picorv327[16]
.sym 55381 $abc$35683$n3025
.sym 55384 $abc$35683$n3017_1
.sym 55386 $abc$35683$n3891
.sym 55388 picorv32.reg_pc[24]
.sym 55389 $abc$35683$n4552
.sym 55391 picorv32.irq_mask[20]
.sym 55393 user_btn2
.sym 55394 $abc$35683$n3022_1
.sym 55395 basesoc_uart_rx_fifo_do_read
.sym 55397 $abc$35683$n3384_1
.sym 55398 $abc$35683$n3027_1
.sym 55404 $abc$35683$n4676
.sym 55405 picorv32.irq_pending[15]
.sym 55406 $abc$35683$n4677
.sym 55407 $abc$35683$n7088
.sym 55409 picorv32.cpu_state[0]
.sym 55411 picorv32.cpu_state[4]
.sym 55412 $abc$35683$n7080
.sym 55413 basesoc_picorv327[29]
.sym 55415 picorv32.cpu_state[4]
.sym 55416 picorv32.cpu_state[3]
.sym 55417 picorv32.cpu_state[0]
.sym 55418 picorv32.cpuregs_rs1[21]
.sym 55419 picorv32.cpu_state[4]
.sym 55420 picorv32.cpu_state[2]
.sym 55421 picorv32.cpuregs_rs1[20]
.sym 55422 picorv32.cpuregs_rs1[22]
.sym 55423 picorv32.cpuregs_rs1[15]
.sym 55424 picorv32.irq_mask[15]
.sym 55426 picorv32.irq_pending[21]
.sym 55427 picorv32.instr_maskirq
.sym 55429 basesoc_picorv327[21]
.sym 55430 $abc$35683$n3384_1
.sym 55431 $abc$35683$n3069
.sym 55433 basesoc_picorv327[15]
.sym 55434 picorv32.irq_mask[21]
.sym 55435 $abc$35683$n4543
.sym 55437 $abc$35683$n4543
.sym 55438 picorv32.cpu_state[4]
.sym 55439 basesoc_picorv327[21]
.sym 55440 picorv32.cpuregs_rs1[21]
.sym 55443 picorv32.irq_pending[15]
.sym 55444 basesoc_picorv327[15]
.sym 55445 picorv32.cpu_state[0]
.sym 55446 picorv32.cpu_state[4]
.sym 55449 picorv32.irq_pending[21]
.sym 55450 picorv32.cpu_state[3]
.sym 55451 picorv32.cpu_state[0]
.sym 55452 $abc$35683$n7080
.sym 55455 $abc$35683$n3384_1
.sym 55456 $abc$35683$n4676
.sym 55457 picorv32.irq_mask[21]
.sym 55458 $abc$35683$n4677
.sym 55461 basesoc_picorv327[29]
.sym 55462 picorv32.cpu_state[3]
.sym 55463 picorv32.cpu_state[4]
.sym 55464 $abc$35683$n7088
.sym 55470 picorv32.cpuregs_rs1[22]
.sym 55474 picorv32.cpuregs_rs1[20]
.sym 55479 picorv32.cpuregs_rs1[15]
.sym 55480 picorv32.irq_mask[15]
.sym 55481 picorv32.instr_maskirq
.sym 55482 picorv32.cpu_state[2]
.sym 55483 $abc$35683$n3069
.sym 55484 clk12_$glb_clk
.sym 55485 $abc$35683$n232_$glb_sr
.sym 55486 $abc$35683$n4216_1
.sym 55487 picorv32.irq_pending[23]
.sym 55488 $abc$35683$n3010
.sym 55489 $abc$35683$n3018
.sym 55490 $abc$35683$n3644
.sym 55491 picorv32.irq_pending[7]
.sym 55492 picorv32.irq_pending[0]
.sym 55493 $abc$35683$n4552
.sym 55503 picorv32.reg_pc[19]
.sym 55504 $abc$35683$n3965
.sym 55506 basesoc_uart_tx_fifo_wrport_we
.sym 55510 $abc$35683$n3069
.sym 55512 picorv32.irq_pending[21]
.sym 55513 picorv32.cpuregs_rs1[29]
.sym 55514 picorv32.irq_state[1]
.sym 55515 basesoc_picorv327[21]
.sym 55516 picorv32.irq_mask[11]
.sym 55517 picorv32.instr_maskirq
.sym 55518 picorv32.reg_pc[7]
.sym 55519 $abc$35683$n4619
.sym 55520 $abc$35683$n4047
.sym 55521 $abc$35683$n4543
.sym 55527 picorv32.cpu_state[0]
.sym 55531 $abc$35683$n4724_1
.sym 55534 picorv32.cpu_state[3]
.sym 55537 picorv32.cpuregs_rs1[29]
.sym 55538 picorv32.irq_mask[29]
.sym 55539 $abc$35683$n7073
.sym 55541 picorv32.cpuregs_rs1[23]
.sym 55543 picorv32.cpuregs_rs1[0]
.sym 55545 $abc$35683$n3069
.sym 55549 $abc$35683$n3384_1
.sym 55550 $abc$35683$n4723_1
.sym 55551 picorv32.cpuregs_rs1[7]
.sym 55553 picorv32.irq_pending[29]
.sym 55554 picorv32.irq_pending[14]
.sym 55555 picorv32.cpuregs_rs1[1]
.sym 55561 picorv32.cpuregs_rs1[7]
.sym 55567 picorv32.irq_mask[29]
.sym 55568 $abc$35683$n4723_1
.sym 55569 $abc$35683$n3384_1
.sym 55572 picorv32.irq_pending[14]
.sym 55573 picorv32.cpu_state[3]
.sym 55574 picorv32.cpu_state[0]
.sym 55575 $abc$35683$n7073
.sym 55580 picorv32.cpuregs_rs1[29]
.sym 55585 picorv32.cpuregs_rs1[23]
.sym 55592 picorv32.cpuregs_rs1[1]
.sym 55596 picorv32.cpuregs_rs1[0]
.sym 55603 picorv32.cpu_state[0]
.sym 55604 picorv32.irq_pending[29]
.sym 55605 $abc$35683$n4724_1
.sym 55606 $abc$35683$n3069
.sym 55607 clk12_$glb_clk
.sym 55608 $abc$35683$n232_$glb_sr
.sym 55609 picorv32.irq_pending[3]
.sym 55610 $abc$35683$n3012_1
.sym 55611 picorv32.irq_pending[29]
.sym 55612 $abc$35683$n3022_1
.sym 55613 $abc$35683$n3019
.sym 55614 $abc$35683$n3027_1
.sym 55615 $abc$35683$n3069
.sym 55616 picorv32.irq_pending[21]
.sym 55621 picorv32.irq_mask[7]
.sym 55625 picorv32.cpu_state[0]
.sym 55627 picorv32.irq_mask[28]
.sym 55631 picorv32.cpu_state[0]
.sym 55632 $abc$35683$n3010
.sym 55633 picorv32.reg_pc[21]
.sym 55634 $abc$35683$n232
.sym 55635 $abc$35683$n3384_1
.sym 55636 basesoc_uart_rx_fifo_readable
.sym 55637 picorv32.cpuregs_rs1[7]
.sym 55638 picorv32.irq_mask[23]
.sym 55640 picorv32.irq_mask[1]
.sym 55641 picorv32.cpuregs_rs1[1]
.sym 55642 basesoc_picorv327[12]
.sym 55643 picorv32.irq_mask[15]
.sym 55652 $abc$35683$n4633
.sym 55653 $abc$35683$n3891
.sym 55656 picorv32.cpu_state[2]
.sym 55657 basesoc_picorv327[14]
.sym 55658 picorv32.reg_pc[24]
.sym 55660 picorv32.irq_mask[14]
.sym 55661 $abc$35683$n3069
.sym 55662 picorv32.reg_pc[6]
.sym 55665 $abc$35683$n4041
.sym 55668 picorv32.cpuregs_rs1[21]
.sym 55669 picorv32.cpu_state[4]
.sym 55670 picorv32.cpuregs_rs1[3]
.sym 55675 picorv32.cpuregs_rs1[14]
.sym 55677 $abc$35683$n4632
.sym 55678 picorv32.reg_pc[7]
.sym 55681 $abc$35683$n3384_1
.sym 55684 $abc$35683$n3891
.sym 55686 picorv32.reg_pc[6]
.sym 55689 picorv32.reg_pc[24]
.sym 55690 picorv32.cpu_state[2]
.sym 55691 $abc$35683$n3891
.sym 55692 $abc$35683$n4041
.sym 55695 picorv32.cpuregs_rs1[14]
.sym 55701 picorv32.cpu_state[4]
.sym 55703 basesoc_picorv327[14]
.sym 55704 $abc$35683$n4633
.sym 55707 $abc$35683$n4632
.sym 55708 picorv32.irq_mask[14]
.sym 55709 $abc$35683$n3384_1
.sym 55713 picorv32.reg_pc[7]
.sym 55715 $abc$35683$n3891
.sym 55721 picorv32.cpuregs_rs1[3]
.sym 55726 picorv32.cpuregs_rs1[21]
.sym 55729 $abc$35683$n3069
.sym 55730 clk12_$glb_clk
.sym 55731 $abc$35683$n232_$glb_sr
.sym 55732 picorv32.irq_mask[12]
.sym 55733 $abc$35683$n3958
.sym 55734 picorv32.irq_mask[8]
.sym 55735 picorv32.irq_mask[15]
.sym 55736 $abc$35683$n4619
.sym 55737 $abc$35683$n4543
.sym 55738 $abc$35683$n3959_1
.sym 55739 $abc$35683$n3384_1
.sym 55745 $abc$35683$n3069
.sym 55748 basesoc_uart_phy_tx_busy
.sym 55750 picorv32.irq_mask[14]
.sym 55751 picorv32.reg_pc[8]
.sym 55758 picorv32.cpuregs_rs1[8]
.sym 55764 $abc$35683$n3069
.sym 55775 $abc$35683$n3878
.sym 55777 picorv32.reg_pc[19]
.sym 55779 $abc$35683$n3891
.sym 55780 picorv32.reg_pc[20]
.sym 55781 $abc$35683$n3932_1
.sym 55783 picorv32.cpu_state[2]
.sym 55785 basesoc_picorv327[25]
.sym 55787 $abc$35683$n4014
.sym 55789 picorv32.reg_pc[8]
.sym 55790 $abc$35683$n4042_1
.sym 55792 basesoc_picorv327[21]
.sym 55793 picorv32.reg_pc[21]
.sym 55795 $abc$35683$n3056_1
.sym 55797 $abc$35683$n2891_1
.sym 55798 basesoc_picorv327[23]
.sym 55800 $abc$35683$n4013
.sym 55802 picorv32.reg_pc[14]
.sym 55806 $abc$35683$n3891
.sym 55808 picorv32.reg_pc[14]
.sym 55812 $abc$35683$n2891_1
.sym 55815 basesoc_picorv327[23]
.sym 55818 picorv32.reg_pc[8]
.sym 55819 $abc$35683$n3932_1
.sym 55820 $abc$35683$n3891
.sym 55821 picorv32.cpu_state[2]
.sym 55824 $abc$35683$n4014
.sym 55825 $abc$35683$n3878
.sym 55826 basesoc_picorv327[21]
.sym 55827 $abc$35683$n3056_1
.sym 55830 $abc$35683$n3891
.sym 55832 picorv32.reg_pc[21]
.sym 55836 picorv32.reg_pc[20]
.sym 55837 $abc$35683$n4013
.sym 55838 picorv32.cpu_state[2]
.sym 55839 $abc$35683$n3891
.sym 55842 $abc$35683$n3891
.sym 55844 picorv32.reg_pc[19]
.sym 55848 $abc$35683$n4042_1
.sym 55849 $abc$35683$n3878
.sym 55850 basesoc_picorv327[25]
.sym 55851 $abc$35683$n3056_1
.sym 55856 basesoc_uart_rx_fifo_readable
.sym 55861 $abc$35683$n2825
.sym 55867 $abc$35683$n3891
.sym 55868 basesoc_uart_tx_fifo_do_read
.sym 55870 picorv32.irq_mask[15]
.sym 55871 $abc$35683$n4734_1
.sym 55872 $abc$35683$n3384_1
.sym 55874 picorv32.cpu_state[2]
.sym 55876 picorv32.reg_pc[20]
.sym 55878 picorv32.irq_mask[8]
.sym 55879 basesoc_uart_rx_fifo_do_read
.sym 55883 $abc$35683$n3228
.sym 55885 sys_rst
.sym 55889 $abc$35683$n3384_1
.sym 55890 user_btn2
.sym 55903 $abc$35683$n3878
.sym 55911 basesoc_picorv327[9]
.sym 55915 $abc$35683$n3933_1
.sym 55918 $abc$35683$n3056_1
.sym 55920 basesoc_picorv327[7]
.sym 55924 basesoc_picorv327[19]
.sym 55927 $abc$35683$n2891_1
.sym 55929 basesoc_picorv327[9]
.sym 55930 $abc$35683$n3878
.sym 55931 $abc$35683$n3056_1
.sym 55932 $abc$35683$n3933_1
.sym 55947 basesoc_picorv327[7]
.sym 55948 $abc$35683$n2891_1
.sym 55965 $abc$35683$n2891_1
.sym 55966 basesoc_picorv327[19]
.sym 55983 basesoc_uart_rx_fifo_wrport_we
.sym 55984 basesoc_uart_rx_fifo_do_read
.sym 55997 basesoc_dat_w[3]
.sym 55999 basesoc_uart_rx_fifo_readable
.sym 56005 basesoc_uart_rx_fifo_wrport_we
.sym 56108 $abc$35683$n174
.sym 56114 $PACKER_VCC_NET
.sym 56115 basesoc_uart_phy_sink_valid
.sym 56126 basesoc_uart_rx_fifo_level0[4]
.sym 56142 $abc$35683$n6035
.sym 56144 $abc$35683$n2838
.sym 56147 basesoc_uart_rx_fifo_wrport_we
.sym 56148 basesoc_uart_rx_fifo_do_read
.sym 56149 basesoc_uart_rx_fifo_level0[3]
.sym 56152 basesoc_uart_rx_fifo_level0[1]
.sym 56153 basesoc_uart_rx_fifo_level0[0]
.sym 56155 basesoc_uart_rx_fifo_level0[2]
.sym 56157 $PACKER_VCC_NET
.sym 56167 $abc$35683$n6036
.sym 56170 sys_rst
.sym 56175 $PACKER_VCC_NET
.sym 56177 basesoc_uart_rx_fifo_level0[0]
.sym 56182 basesoc_uart_rx_fifo_level0[0]
.sym 56184 $PACKER_VCC_NET
.sym 56193 basesoc_uart_rx_fifo_wrport_we
.sym 56194 $abc$35683$n6035
.sym 56196 $abc$35683$n6036
.sym 56199 basesoc_uart_rx_fifo_level0[2]
.sym 56200 basesoc_uart_rx_fifo_level0[3]
.sym 56201 basesoc_uart_rx_fifo_level0[0]
.sym 56202 basesoc_uart_rx_fifo_level0[1]
.sym 56205 sys_rst
.sym 56206 basesoc_uart_rx_fifo_do_read
.sym 56207 basesoc_uart_rx_fifo_wrport_we
.sym 56217 sys_rst
.sym 56218 basesoc_uart_rx_fifo_do_read
.sym 56219 basesoc_uart_rx_fifo_wrport_we
.sym 56220 basesoc_uart_rx_fifo_level0[0]
.sym 56221 $abc$35683$n2838
.sym 56222 clk12_$glb_clk
.sym 56223 sys_rst_$glb_sr
.sym 56224 waittimer2_count[12]
.sym 56225 $abc$35683$n3325
.sym 56226 $abc$35683$n170
.sym 56227 $abc$35683$n176
.sym 56228 waittimer2_count[14]
.sym 56229 waittimer2_count[10]
.sym 56230 waittimer2_count[15]
.sym 56231 $abc$35683$n172
.sym 56236 basesoc_uart_phy_uart_clk_txen
.sym 56238 $abc$35683$n2838
.sym 56239 sys_rst
.sym 56267 $abc$35683$n6039
.sym 56268 basesoc_uart_rx_fifo_level0[0]
.sym 56269 $abc$35683$n6045
.sym 56270 basesoc_uart_rx_fifo_level0[2]
.sym 56275 basesoc_uart_rx_fifo_wrport_we
.sym 56276 $abc$35683$n6042
.sym 56282 $PACKER_VCC_NET
.sym 56283 basesoc_uart_rx_fifo_level0[1]
.sym 56284 $abc$35683$n6041
.sym 56285 $abc$35683$n6044
.sym 56287 basesoc_uart_rx_fifo_level0[4]
.sym 56290 $PACKER_VCC_NET
.sym 56291 $abc$35683$n6038
.sym 56292 $abc$35683$n2838
.sym 56296 basesoc_uart_rx_fifo_level0[3]
.sym 56297 $nextpnr_ICESTORM_LC_5$O
.sym 56299 basesoc_uart_rx_fifo_level0[0]
.sym 56303 $auto$alumacc.cc:474:replace_alu$5930.C[2]
.sym 56305 basesoc_uart_rx_fifo_level0[1]
.sym 56306 $PACKER_VCC_NET
.sym 56309 $auto$alumacc.cc:474:replace_alu$5930.C[3]
.sym 56311 basesoc_uart_rx_fifo_level0[2]
.sym 56312 $PACKER_VCC_NET
.sym 56313 $auto$alumacc.cc:474:replace_alu$5930.C[2]
.sym 56315 $auto$alumacc.cc:474:replace_alu$5930.C[4]
.sym 56317 basesoc_uart_rx_fifo_level0[3]
.sym 56318 $PACKER_VCC_NET
.sym 56319 $auto$alumacc.cc:474:replace_alu$5930.C[3]
.sym 56323 $PACKER_VCC_NET
.sym 56324 basesoc_uart_rx_fifo_level0[4]
.sym 56325 $auto$alumacc.cc:474:replace_alu$5930.C[4]
.sym 56328 $abc$35683$n6038
.sym 56330 basesoc_uart_rx_fifo_wrport_we
.sym 56331 $abc$35683$n6039
.sym 56334 $abc$35683$n6044
.sym 56335 basesoc_uart_rx_fifo_wrport_we
.sym 56336 $abc$35683$n6045
.sym 56340 $abc$35683$n6041
.sym 56341 $abc$35683$n6042
.sym 56342 basesoc_uart_rx_fifo_wrport_we
.sym 56344 $abc$35683$n2838
.sym 56345 clk12_$glb_clk
.sym 56346 sys_rst_$glb_sr
.sym 56368 $abc$35683$n3325
.sym 56371 sys_rst
.sym 56508 $abc$35683$n3003
.sym 56514 $abc$35683$n3003
.sym 56534 $abc$35683$n3003
.sym 56585 $abc$35683$n2997
.sym 56588 array_muxed0[13]
.sym 56593 array_muxed0[26]
.sym 56602 serial_tx
.sym 56604 $abc$35683$n3021
.sym 56702 spiflash_miso1
.sym 56709 $abc$35683$n2973
.sym 56710 slave_sel_r[2]
.sym 56711 $abc$35683$n3815
.sym 56714 $abc$35683$n3809_1
.sym 56715 array_muxed0[14]
.sym 56763 basesoc_picorv323[1]
.sym 56788 regs0
.sym 56839 regs0
.sym 56854 clk12_$glb_clk
.sym 56859 spiflash_bus_dat_r[0]
.sym 56860 $abc$35683$n2947
.sym 56864 array_muxed0[11]
.sym 56867 array_muxed0[11]
.sym 56868 array_muxed0[6]
.sym 56870 basesoc_uart_phy_rx
.sym 56872 $PACKER_GND_NET
.sym 56875 $PACKER_GND_NET
.sym 56879 array_muxed2[0]
.sym 56881 array_muxed0[19]
.sym 56882 $abc$35683$n2987
.sym 56883 array_muxed0[20]
.sym 56886 $abc$35683$n2976
.sym 56887 basesoc_uart_phy_rx
.sym 56888 $abc$35683$n2997
.sym 56889 slave_sel[2]
.sym 56891 array_muxed0[28]
.sym 56899 basesoc_picorv323[9]
.sym 56910 basesoc_picorv323[11]
.sym 56915 $abc$35683$n2983
.sym 56917 basesoc_picorv323[2]
.sym 56928 basesoc_picorv323[1]
.sym 56937 basesoc_picorv323[1]
.sym 56949 basesoc_picorv323[9]
.sym 56956 basesoc_picorv323[2]
.sym 56975 basesoc_picorv323[11]
.sym 56976 $abc$35683$n2983
.sym 56977 clk12_$glb_clk
.sym 56979 spiflash_bus_dat_r[2]
.sym 56980 spiflash_bus_dat_r[7]
.sym 56981 spiflash_bus_dat_r[6]
.sym 56982 spiflash_bus_dat_r[4]
.sym 56983 spiflash_bus_dat_r[3]
.sym 56985 spiflash_bus_dat_r[1]
.sym 56986 spiflash_bus_dat_r[5]
.sym 56995 $abc$35683$n3344
.sym 56999 array_muxed1[9]
.sym 57001 array_muxed1[2]
.sym 57003 $abc$35683$n2905
.sym 57006 array_muxed0[15]
.sym 57007 $abc$35683$n3181
.sym 57008 $abc$35683$n3185
.sym 57009 array_muxed0[9]
.sym 57011 $abc$35683$n3769
.sym 57013 user_btn1
.sym 57014 $abc$35683$n2976
.sym 57037 $abc$35683$n3769
.sym 57044 array_muxed0[26]
.sym 57045 array_muxed0[27]
.sym 57047 $abc$35683$n2997
.sym 57049 picorv32.mem_do_wdata
.sym 57051 array_muxed0[28]
.sym 57053 array_muxed0[28]
.sym 57054 array_muxed0[26]
.sym 57055 array_muxed0[27]
.sym 57065 array_muxed0[28]
.sym 57066 array_muxed0[26]
.sym 57067 array_muxed0[27]
.sym 57071 array_muxed0[26]
.sym 57072 array_muxed0[28]
.sym 57074 array_muxed0[27]
.sym 57085 $abc$35683$n3769
.sym 57099 $abc$35683$n2997
.sym 57100 clk12_$glb_clk
.sym 57101 picorv32.mem_do_wdata
.sym 57102 waittimer1_count[5]
.sym 57113 $abc$35683$n4556
.sym 57114 $abc$35683$n2922
.sym 57116 basesoc_we
.sym 57118 array_muxed0[4]
.sym 57119 basesoc_we
.sym 57123 $abc$35683$n3344
.sym 57126 array_muxed0[18]
.sym 57127 array_muxed0[13]
.sym 57128 array_muxed0[16]
.sym 57129 basesoc_picorv327[20]
.sym 57131 $abc$35683$n4523
.sym 57132 $abc$35683$n2942
.sym 57133 picorv32.decoded_imm_uj[2]
.sym 57134 $abc$35683$n4508
.sym 57135 $abc$35683$n5192
.sym 57149 $abc$35683$n2904_1
.sym 57151 $abc$35683$n3185
.sym 57154 $abc$35683$n2987
.sym 57157 $abc$35683$n3188
.sym 57158 $abc$35683$n232
.sym 57161 basesoc_picorv32_mem_valid
.sym 57162 basesoc_picorv32_trap
.sym 57163 $abc$35683$n2905
.sym 57165 $abc$35683$n3189
.sym 57167 $abc$35683$n3181
.sym 57170 $abc$35683$n2978
.sym 57171 picorv32.mem_do_wdata
.sym 57172 $abc$35683$n2976
.sym 57177 picorv32.mem_do_wdata
.sym 57178 $abc$35683$n2904_1
.sym 57182 basesoc_picorv32_trap
.sym 57183 $abc$35683$n232
.sym 57184 $abc$35683$n3188
.sym 57185 $abc$35683$n2905
.sym 57188 $abc$35683$n3189
.sym 57189 $abc$35683$n3188
.sym 57190 $abc$35683$n2904_1
.sym 57191 $abc$35683$n3181
.sym 57195 $abc$35683$n2978
.sym 57201 $abc$35683$n3185
.sym 57202 $abc$35683$n2978
.sym 57203 $abc$35683$n3181
.sym 57212 basesoc_picorv32_mem_valid
.sym 57213 $abc$35683$n3185
.sym 57214 $abc$35683$n2905
.sym 57222 $abc$35683$n2987
.sym 57223 clk12_$glb_clk
.sym 57224 $abc$35683$n2976
.sym 57225 array_muxed0[17]
.sym 57226 array_muxed0[15]
.sym 57227 $abc$35683$n3690
.sym 57228 $abc$35683$n2980
.sym 57229 $abc$35683$n3702
.sym 57230 $abc$35683$n3694
.sym 57231 array_muxed0[18]
.sym 57232 array_muxed0[16]
.sym 57237 $abc$35683$n3803_1
.sym 57241 $abc$35683$n2913
.sym 57242 $abc$35683$n5814
.sym 57243 $abc$35683$n2909
.sym 57245 $abc$35683$n2907
.sym 57247 picorv32.decoded_imm_uj[24]
.sym 57250 $abc$35683$n3853
.sym 57251 $abc$35683$n2997
.sym 57252 picorv32.reg_next_pc[21]
.sym 57253 picorv32.reg_next_pc[7]
.sym 57254 $abc$35683$n2997
.sym 57255 $abc$35683$n4535
.sym 57258 picorv32.reg_next_pc[9]
.sym 57259 picorv32.reg_next_pc[14]
.sym 57266 $abc$35683$n4502
.sym 57268 picorv32.decoded_imm_uj[7]
.sym 57275 $abc$35683$n4514
.sym 57276 picorv32.decoded_imm_uj[4]
.sym 57278 picorv32.decoded_imm_uj[1]
.sym 57280 $abc$35683$n4511
.sym 57281 picorv32.decoded_imm_uj[5]
.sym 57282 picorv32.decoded_imm_uj[3]
.sym 57284 picorv32.decoded_imm_uj[6]
.sym 57287 $abc$35683$n4505
.sym 57289 $abc$35683$n4499
.sym 57290 $abc$35683$n4496
.sym 57293 picorv32.decoded_imm_uj[2]
.sym 57294 $abc$35683$n4508
.sym 57295 $abc$35683$n5192
.sym 57296 picorv32.decoded_imm_uj[8]
.sym 57298 $auto$alumacc.cc:474:replace_alu$5981.C[2]
.sym 57300 picorv32.decoded_imm_uj[1]
.sym 57301 $abc$35683$n5192
.sym 57304 $auto$alumacc.cc:474:replace_alu$5981.C[3]
.sym 57306 picorv32.decoded_imm_uj[2]
.sym 57307 $abc$35683$n4496
.sym 57308 $auto$alumacc.cc:474:replace_alu$5981.C[2]
.sym 57310 $auto$alumacc.cc:474:replace_alu$5981.C[4]
.sym 57312 $abc$35683$n4499
.sym 57313 picorv32.decoded_imm_uj[3]
.sym 57314 $auto$alumacc.cc:474:replace_alu$5981.C[3]
.sym 57316 $auto$alumacc.cc:474:replace_alu$5981.C[5]
.sym 57318 $abc$35683$n4502
.sym 57319 picorv32.decoded_imm_uj[4]
.sym 57320 $auto$alumacc.cc:474:replace_alu$5981.C[4]
.sym 57322 $auto$alumacc.cc:474:replace_alu$5981.C[6]
.sym 57324 $abc$35683$n4505
.sym 57325 picorv32.decoded_imm_uj[5]
.sym 57326 $auto$alumacc.cc:474:replace_alu$5981.C[5]
.sym 57328 $auto$alumacc.cc:474:replace_alu$5981.C[7]
.sym 57330 picorv32.decoded_imm_uj[6]
.sym 57331 $abc$35683$n4508
.sym 57332 $auto$alumacc.cc:474:replace_alu$5981.C[6]
.sym 57334 $auto$alumacc.cc:474:replace_alu$5981.C[8]
.sym 57336 $abc$35683$n4511
.sym 57337 picorv32.decoded_imm_uj[7]
.sym 57338 $auto$alumacc.cc:474:replace_alu$5981.C[7]
.sym 57340 $auto$alumacc.cc:474:replace_alu$5981.C[9]
.sym 57342 $abc$35683$n4514
.sym 57343 picorv32.decoded_imm_uj[8]
.sym 57344 $auto$alumacc.cc:474:replace_alu$5981.C[8]
.sym 57348 picorv32.reg_next_pc[7]
.sym 57349 picorv32.reg_next_pc[5]
.sym 57350 $abc$35683$n3722
.sym 57351 picorv32.reg_next_pc[14]
.sym 57352 picorv32.reg_next_pc[4]
.sym 57353 $abc$35683$n3730_1
.sym 57354 $abc$35683$n3710
.sym 57355 $abc$35683$n3714
.sym 57358 $abc$35683$n4577
.sym 57360 picorv32.mem_do_rinst
.sym 57361 $abc$35683$n4647
.sym 57362 $abc$35683$n2904_1
.sym 57363 $abc$35683$n2980
.sym 57364 picorv32.decoded_imm_uj[4]
.sym 57365 $abc$35683$n4648
.sym 57366 $abc$35683$n232
.sym 57369 $abc$35683$n4650
.sym 57370 basesoc_picorv327[19]
.sym 57371 $abc$35683$n4514
.sym 57373 $abc$35683$n4706
.sym 57374 picorv32.reg_next_pc[10]
.sym 57375 array_muxed0[28]
.sym 57377 $abc$35683$n4553
.sym 57378 picorv32.reg_next_pc[21]
.sym 57381 picorv32.decoded_imm_uj[18]
.sym 57384 $auto$alumacc.cc:474:replace_alu$5981.C[9]
.sym 57390 $abc$35683$n4526
.sym 57393 $abc$35683$n4517
.sym 57397 picorv32.decoded_imm_uj[10]
.sym 57399 $abc$35683$n4529
.sym 57401 $abc$35683$n4523
.sym 57404 picorv32.decoded_imm_uj[15]
.sym 57405 $abc$35683$n4532
.sym 57407 $abc$35683$n4538
.sym 57408 picorv32.decoded_imm_uj[14]
.sym 57411 picorv32.decoded_imm_uj[13]
.sym 57413 picorv32.decoded_imm_uj[9]
.sym 57414 picorv32.decoded_imm_uj[12]
.sym 57415 $abc$35683$n4535
.sym 57416 $abc$35683$n4520
.sym 57418 picorv32.decoded_imm_uj[11]
.sym 57419 picorv32.decoded_imm_uj[16]
.sym 57421 $auto$alumacc.cc:474:replace_alu$5981.C[10]
.sym 57423 picorv32.decoded_imm_uj[9]
.sym 57424 $abc$35683$n4517
.sym 57425 $auto$alumacc.cc:474:replace_alu$5981.C[9]
.sym 57427 $auto$alumacc.cc:474:replace_alu$5981.C[11]
.sym 57429 $abc$35683$n4520
.sym 57430 picorv32.decoded_imm_uj[10]
.sym 57431 $auto$alumacc.cc:474:replace_alu$5981.C[10]
.sym 57433 $auto$alumacc.cc:474:replace_alu$5981.C[12]
.sym 57435 $abc$35683$n4523
.sym 57436 picorv32.decoded_imm_uj[11]
.sym 57437 $auto$alumacc.cc:474:replace_alu$5981.C[11]
.sym 57439 $auto$alumacc.cc:474:replace_alu$5981.C[13]
.sym 57441 picorv32.decoded_imm_uj[12]
.sym 57442 $abc$35683$n4526
.sym 57443 $auto$alumacc.cc:474:replace_alu$5981.C[12]
.sym 57445 $auto$alumacc.cc:474:replace_alu$5981.C[14]
.sym 57447 $abc$35683$n4529
.sym 57448 picorv32.decoded_imm_uj[13]
.sym 57449 $auto$alumacc.cc:474:replace_alu$5981.C[13]
.sym 57451 $auto$alumacc.cc:474:replace_alu$5981.C[15]
.sym 57453 $abc$35683$n4532
.sym 57454 picorv32.decoded_imm_uj[14]
.sym 57455 $auto$alumacc.cc:474:replace_alu$5981.C[14]
.sym 57457 $auto$alumacc.cc:474:replace_alu$5981.C[16]
.sym 57459 $abc$35683$n4535
.sym 57460 picorv32.decoded_imm_uj[15]
.sym 57461 $auto$alumacc.cc:474:replace_alu$5981.C[15]
.sym 57463 $auto$alumacc.cc:474:replace_alu$5981.C[17]
.sym 57465 $abc$35683$n4538
.sym 57466 picorv32.decoded_imm_uj[16]
.sym 57467 $auto$alumacc.cc:474:replace_alu$5981.C[16]
.sym 57471 $abc$35683$n3853
.sym 57472 picorv32.reg_next_pc[21]
.sym 57473 $abc$35683$n3758_1
.sym 57474 $abc$35683$n3762_1
.sym 57475 picorv32.reg_next_pc[9]
.sym 57476 picorv32.reg_next_pc[22]
.sym 57477 picorv32.reg_next_pc[12]
.sym 57478 picorv32.reg_next_pc[10]
.sym 57482 $abc$35683$n3748_1
.sym 57483 picorv32.decoded_imm_uj[10]
.sym 57484 $abc$35683$n4655
.sym 57486 $abc$35683$n4511
.sym 57487 $abc$35683$n4502
.sym 57490 picorv32.reg_next_pc[7]
.sym 57491 $abc$35683$n2997
.sym 57492 $abc$35683$n4652
.sym 57493 $abc$35683$n4716
.sym 57494 $abc$35683$n2831
.sym 57495 $abc$35683$n4556
.sym 57496 picorv32.reg_next_pc[9]
.sym 57497 picorv32.reg_next_pc[14]
.sym 57498 picorv32.decoded_imm_uj[17]
.sym 57499 $abc$35683$n4517
.sym 57500 $abc$35683$n4550
.sym 57501 picorv32.reg_next_pc[29]
.sym 57502 picorv32.reg_pc[9]
.sym 57503 $abc$35683$n3769
.sym 57504 picorv32.decoded_imm_uj[11]
.sym 57505 array_muxed0[9]
.sym 57506 picorv32.decoded_imm_uj[31]
.sym 57507 $auto$alumacc.cc:474:replace_alu$5981.C[17]
.sym 57513 $abc$35683$n4556
.sym 57515 $abc$35683$n4544
.sym 57518 picorv32.decoded_imm_uj[21]
.sym 57522 picorv32.decoded_imm_uj[17]
.sym 57524 $abc$35683$n4550
.sym 57525 picorv32.decoded_imm_uj[23]
.sym 57527 picorv32.decoded_imm_uj[24]
.sym 57528 picorv32.decoded_imm_uj[22]
.sym 57530 picorv32.decoded_imm_uj[19]
.sym 57535 $abc$35683$n4547
.sym 57536 $abc$35683$n4559
.sym 57537 picorv32.decoded_imm_uj[20]
.sym 57538 $abc$35683$n4562
.sym 57539 $abc$35683$n4541
.sym 57540 $abc$35683$n4553
.sym 57541 picorv32.decoded_imm_uj[18]
.sym 57544 $auto$alumacc.cc:474:replace_alu$5981.C[18]
.sym 57546 picorv32.decoded_imm_uj[17]
.sym 57547 $abc$35683$n4541
.sym 57548 $auto$alumacc.cc:474:replace_alu$5981.C[17]
.sym 57550 $auto$alumacc.cc:474:replace_alu$5981.C[19]
.sym 57552 picorv32.decoded_imm_uj[18]
.sym 57553 $abc$35683$n4544
.sym 57554 $auto$alumacc.cc:474:replace_alu$5981.C[18]
.sym 57556 $auto$alumacc.cc:474:replace_alu$5981.C[20]
.sym 57558 $abc$35683$n4547
.sym 57559 picorv32.decoded_imm_uj[19]
.sym 57560 $auto$alumacc.cc:474:replace_alu$5981.C[19]
.sym 57562 $auto$alumacc.cc:474:replace_alu$5981.C[21]
.sym 57564 picorv32.decoded_imm_uj[20]
.sym 57565 $abc$35683$n4550
.sym 57566 $auto$alumacc.cc:474:replace_alu$5981.C[20]
.sym 57568 $auto$alumacc.cc:474:replace_alu$5981.C[22]
.sym 57570 $abc$35683$n4553
.sym 57571 picorv32.decoded_imm_uj[21]
.sym 57572 $auto$alumacc.cc:474:replace_alu$5981.C[21]
.sym 57574 $auto$alumacc.cc:474:replace_alu$5981.C[23]
.sym 57576 picorv32.decoded_imm_uj[22]
.sym 57577 $abc$35683$n4556
.sym 57578 $auto$alumacc.cc:474:replace_alu$5981.C[22]
.sym 57580 $auto$alumacc.cc:474:replace_alu$5981.C[24]
.sym 57582 $abc$35683$n4559
.sym 57583 picorv32.decoded_imm_uj[23]
.sym 57584 $auto$alumacc.cc:474:replace_alu$5981.C[23]
.sym 57586 $auto$alumacc.cc:474:replace_alu$5981.C[25]
.sym 57588 picorv32.decoded_imm_uj[24]
.sym 57589 $abc$35683$n4562
.sym 57590 $auto$alumacc.cc:474:replace_alu$5981.C[24]
.sym 57594 $abc$35683$n3790
.sym 57595 picorv32.reg_next_pc[29]
.sym 57596 $abc$35683$n3684
.sym 57597 picorv32.reg_next_pc[25]
.sym 57598 picorv32.reg_next_pc[19]
.sym 57599 $abc$35683$n3686
.sym 57600 picorv32.reg_next_pc[3]
.sym 57601 $abc$35683$n3774
.sym 57605 $abc$35683$n3002_1
.sym 57606 $abc$35683$n4720
.sym 57607 $abc$35683$n4526
.sym 57609 waittimer1_count[0]
.sym 57610 $abc$35683$n2907
.sym 57612 basesoc_picorv323[12]
.sym 57613 $abc$35683$n4665
.sym 57614 picorv32.decoded_imm_uj[21]
.sym 57615 $abc$35683$n4529
.sym 57617 waittimer1_count[2]
.sym 57618 $abc$35683$n4508
.sym 57619 picorv32.reg_next_pc[19]
.sym 57620 $abc$35683$n3044
.sym 57621 $abc$35683$n4547
.sym 57622 $abc$35683$n4559
.sym 57623 array_muxed0[13]
.sym 57624 picorv32.reg_next_pc[22]
.sym 57625 basesoc_picorv327[20]
.sym 57626 picorv32.reg_next_pc[12]
.sym 57627 $abc$35683$n4523
.sym 57628 picorv32.reg_next_pc[10]
.sym 57629 picorv32.reg_next_pc[29]
.sym 57630 $auto$alumacc.cc:474:replace_alu$5981.C[25]
.sym 57635 picorv32.decoded_imm_uj[25]
.sym 57636 $abc$35683$n4574
.sym 57639 picorv32.decoded_imm_uj[27]
.sym 57640 $abc$35683$n4580
.sym 57641 picorv32.decoded_imm_uj[26]
.sym 57642 $abc$35683$n4568
.sym 57643 picorv32.mem_rdata_latched[13]
.sym 57653 $abc$35683$n4577
.sym 57655 picorv32.decoded_imm_uj[30]
.sym 57658 $abc$35683$n4571
.sym 57661 picorv32.decoded_imm_uj[29]
.sym 57663 $abc$35683$n4565
.sym 57664 picorv32.decoded_imm_uj[28]
.sym 57665 $abc$35683$n4583
.sym 57666 picorv32.decoded_imm_uj[31]
.sym 57667 $auto$alumacc.cc:474:replace_alu$5981.C[26]
.sym 57669 $abc$35683$n4565
.sym 57670 picorv32.decoded_imm_uj[25]
.sym 57671 $auto$alumacc.cc:474:replace_alu$5981.C[25]
.sym 57673 $auto$alumacc.cc:474:replace_alu$5981.C[27]
.sym 57675 picorv32.decoded_imm_uj[26]
.sym 57676 $abc$35683$n4568
.sym 57677 $auto$alumacc.cc:474:replace_alu$5981.C[26]
.sym 57679 $auto$alumacc.cc:474:replace_alu$5981.C[28]
.sym 57681 $abc$35683$n4571
.sym 57682 picorv32.decoded_imm_uj[27]
.sym 57683 $auto$alumacc.cc:474:replace_alu$5981.C[27]
.sym 57685 $auto$alumacc.cc:474:replace_alu$5981.C[29]
.sym 57687 picorv32.decoded_imm_uj[28]
.sym 57688 $abc$35683$n4574
.sym 57689 $auto$alumacc.cc:474:replace_alu$5981.C[28]
.sym 57691 $auto$alumacc.cc:474:replace_alu$5981.C[30]
.sym 57693 picorv32.decoded_imm_uj[29]
.sym 57694 $abc$35683$n4577
.sym 57695 $auto$alumacc.cc:474:replace_alu$5981.C[29]
.sym 57697 $auto$alumacc.cc:474:replace_alu$5981.C[31]
.sym 57699 picorv32.decoded_imm_uj[30]
.sym 57700 $abc$35683$n4580
.sym 57701 $auto$alumacc.cc:474:replace_alu$5981.C[30]
.sym 57704 picorv32.decoded_imm_uj[31]
.sym 57705 $abc$35683$n4583
.sym 57707 $auto$alumacc.cc:474:replace_alu$5981.C[31]
.sym 57710 picorv32.mem_rdata_latched[13]
.sym 57714 $abc$35683$n3001_$glb_ce
.sym 57715 clk12_$glb_clk
.sym 57717 picorv32.reg_pc[16]
.sym 57718 $abc$35683$n3847_1
.sym 57719 $abc$35683$n4532
.sym 57720 picorv32.reg_pc[17]
.sym 57721 $abc$35683$n3851
.sym 57722 picorv32.reg_pc[19]
.sym 57723 $abc$35683$n4541
.sym 57724 picorv32.reg_pc[11]
.sym 57726 $abc$35683$n4574
.sym 57727 $abc$35683$n4574
.sym 57728 picorv32.reg_out[30]
.sym 57729 $abc$35683$n4728
.sym 57731 $abc$35683$n4733
.sym 57732 picorv32.reg_next_pc[25]
.sym 57733 $abc$35683$n4729
.sym 57734 $abc$35683$n4672
.sym 57735 $abc$35683$n4730
.sym 57736 $abc$35683$n4505
.sym 57737 picorv32.reg_next_pc[28]
.sym 57738 $abc$35683$n4499
.sym 57740 basesoc_ctrl_storage[23]
.sym 57741 picorv32.reg_next_pc[13]
.sym 57742 $abc$35683$n2868
.sym 57743 picorv32.reg_next_pc[25]
.sym 57744 picorv32.reg_next_pc[14]
.sym 57745 picorv32.reg_pc[4]
.sym 57746 picorv32.reg_next_pc[9]
.sym 57747 $abc$35683$n2997
.sym 57748 picorv32.reg_next_pc[2]
.sym 57749 picorv32.reg_next_pc[3]
.sym 57750 picorv32.reg_next_pc[7]
.sym 57751 $abc$35683$n4535
.sym 57758 picorv32.reg_next_pc[23]
.sym 57760 $abc$35683$n4705
.sym 57761 picorv32.reg_out[23]
.sym 57762 picorv32.reg_next_pc[19]
.sym 57764 basesoc_picorv327[11]
.sym 57765 picorv32.instr_jal
.sym 57766 $abc$35683$n3748_1
.sym 57767 picorv32.reg_out[11]
.sym 57769 $abc$35683$n2997
.sym 57770 $abc$35683$n3843
.sym 57771 picorv32.reg_next_pc[11]
.sym 57772 $abc$35683$n3716_1
.sym 57775 $abc$35683$n3769
.sym 57776 basesoc_picorv327[15]
.sym 57778 $abc$35683$n3675
.sym 57780 $abc$35683$n3044
.sym 57781 basesoc_picorv327[23]
.sym 57782 $abc$35683$n3673
.sym 57783 $abc$35683$n3859
.sym 57784 $abc$35683$n4496
.sym 57786 $abc$35683$n3835_1
.sym 57791 basesoc_picorv327[15]
.sym 57792 $abc$35683$n3843
.sym 57794 $abc$35683$n3769
.sym 57797 $abc$35683$n3673
.sym 57798 picorv32.reg_next_pc[23]
.sym 57799 picorv32.reg_out[23]
.sym 57803 picorv32.reg_next_pc[11]
.sym 57804 $abc$35683$n3716_1
.sym 57805 $abc$35683$n3675
.sym 57806 $abc$35683$n3673
.sym 57809 picorv32.instr_jal
.sym 57810 $abc$35683$n4705
.sym 57811 $abc$35683$n4496
.sym 57812 $abc$35683$n3044
.sym 57815 picorv32.reg_next_pc[11]
.sym 57816 $abc$35683$n3673
.sym 57817 picorv32.reg_out[11]
.sym 57821 $abc$35683$n3769
.sym 57822 basesoc_picorv327[11]
.sym 57823 $abc$35683$n3835_1
.sym 57828 $abc$35683$n3769
.sym 57829 $abc$35683$n3859
.sym 57830 basesoc_picorv327[23]
.sym 57833 $abc$35683$n3748_1
.sym 57834 $abc$35683$n3675
.sym 57835 $abc$35683$n3673
.sym 57836 picorv32.reg_next_pc[19]
.sym 57837 $abc$35683$n2997
.sym 57838 clk12_$glb_clk
.sym 57840 picorv32.reg_pc[4]
.sym 57841 $abc$35683$n4150
.sym 57842 $abc$35683$n4153
.sym 57843 $abc$35683$n4168
.sym 57844 $abc$35683$n4159
.sym 57845 picorv32.cpuregs_wrdata[14]
.sym 57846 $abc$35683$n4147
.sym 57847 $abc$35683$n4156
.sym 57851 $abc$35683$n3011
.sym 57852 picorv32.reg_next_pc[23]
.sym 57855 $abc$35683$n3045
.sym 57856 $abc$35683$n4538
.sym 57857 picorv32.irq_state[0]
.sym 57858 $abc$35683$n4514
.sym 57859 picorv32.reg_pc[16]
.sym 57860 basesoc_picorv327[11]
.sym 57861 $abc$35683$n2758
.sym 57862 $abc$35683$n4520
.sym 57864 basesoc_picorv327[3]
.sym 57865 picorv32.latched_stalu
.sym 57866 picorv32.reg_pc[17]
.sym 57867 array_muxed0[28]
.sym 57868 $abc$35683$n4543
.sym 57869 $abc$35683$n4553
.sym 57870 picorv32.reg_pc[12]
.sym 57871 $abc$35683$n4577
.sym 57872 picorv32.reg_next_pc[30]
.sym 57873 $abc$35683$n4160
.sym 57874 picorv32.reg_pc[11]
.sym 57875 picorv32.reg_next_pc[21]
.sym 57881 $abc$35683$n5447
.sym 57884 picorv32.reg_next_pc[7]
.sym 57886 $abc$35683$n3673
.sym 57887 $abc$35683$n2868
.sym 57889 picorv32.latched_stalu
.sym 57890 $abc$35683$n3675
.sym 57891 $abc$35683$n4496
.sym 57892 $abc$35683$n5446
.sym 57895 $abc$35683$n4526
.sym 57896 $abc$35683$n3700
.sym 57897 $abc$35683$n4160
.sym 57898 picorv32.reg_next_pc[12]
.sym 57902 $abc$35683$n3716_1
.sym 57903 $abc$35683$n4147
.sym 57904 $abc$35683$n3011
.sym 57906 $abc$35683$n3720
.sym 57908 picorv32.alu_out_q[19]
.sym 57909 $abc$35683$n4159
.sym 57910 $abc$35683$n4148
.sym 57911 picorv32.irq_state[1]
.sym 57912 picorv32.reg_out[19]
.sym 57914 picorv32.alu_out_q[19]
.sym 57915 picorv32.latched_stalu
.sym 57916 picorv32.reg_out[19]
.sym 57921 $abc$35683$n5447
.sym 57922 $abc$35683$n4496
.sym 57923 $abc$35683$n5446
.sym 57926 $abc$35683$n4148
.sym 57928 $abc$35683$n4147
.sym 57932 $abc$35683$n3716_1
.sym 57933 $abc$35683$n2868
.sym 57934 $abc$35683$n4159
.sym 57935 $abc$35683$n4160
.sym 57938 $abc$35683$n3675
.sym 57939 $abc$35683$n3673
.sym 57940 $abc$35683$n3700
.sym 57941 picorv32.reg_next_pc[7]
.sym 57944 picorv32.irq_state[1]
.sym 57945 $abc$35683$n2868
.sym 57946 $abc$35683$n3011
.sym 57947 $abc$35683$n3700
.sym 57950 $abc$35683$n3675
.sym 57951 picorv32.reg_next_pc[12]
.sym 57952 $abc$35683$n3720
.sym 57953 $abc$35683$n3673
.sym 57956 $abc$35683$n4526
.sym 57960 $abc$35683$n3021_$glb_ce
.sym 57961 clk12_$glb_clk
.sym 57962 $abc$35683$n232_$glb_sr
.sym 57963 $abc$35683$n4135
.sym 57964 picorv32.reg_pc[13]
.sym 57965 picorv32.cpuregs_wrdata[13]
.sym 57966 picorv32.reg_pc[3]
.sym 57967 picorv32.reg_pc[2]
.sym 57968 $abc$35683$n4166
.sym 57969 $abc$35683$n4529
.sym 57970 picorv32.reg_pc[15]
.sym 57974 $abc$35683$n4216_1
.sym 57975 picorv32.cpuregs_wrdata[8]
.sym 57977 picorv32.reg_next_pc[23]
.sym 57978 basesoc_uart_phy_rx_reg[1]
.sym 57980 $abc$35683$n4502
.sym 57983 array_muxed1[5]
.sym 57984 $abc$35683$n4562
.sym 57985 $abc$35683$n4511
.sym 57986 basesoc_uart_phy_rx_reg[7]
.sym 57987 $abc$35683$n4550
.sym 57988 $abc$35683$n4618
.sym 57989 picorv32.reg_next_pc[29]
.sym 57990 picorv32.cpuregs_wrdata[11]
.sym 57991 $abc$35683$n4556
.sym 57992 $abc$35683$n4511
.sym 57993 picorv32.cpuregs_wrdata[14]
.sym 57994 picorv32.reg_pc[9]
.sym 57995 $abc$35683$n3769
.sym 57996 $abc$35683$n4697
.sym 57997 picorv32.reg_pc[8]
.sym 57998 picorv32.irq_state[0]
.sym 58005 picorv32.reg_next_pc[2]
.sym 58006 $abc$35683$n3769
.sym 58007 $abc$35683$n3839_1
.sym 58008 picorv32.alu_out_q[13]
.sym 58013 picorv32.reg_next_pc[13]
.sym 58015 basesoc_picorv327[30]
.sym 58016 $abc$35683$n3865
.sym 58018 picorv32.latched_stalu
.sym 58019 $abc$35683$n3861
.sym 58020 picorv32.reg_out[3]
.sym 58021 $abc$35683$n3819
.sym 58022 $abc$35683$n2997
.sym 58023 picorv32.irq_state[0]
.sym 58024 basesoc_picorv327[3]
.sym 58027 basesoc_picorv327[28]
.sym 58028 $abc$35683$n3673
.sym 58029 $abc$35683$n4133
.sym 58032 picorv32.reg_next_pc[3]
.sym 58033 basesoc_picorv327[13]
.sym 58035 picorv32.reg_out[13]
.sym 58037 $abc$35683$n3861
.sym 58038 basesoc_picorv327[28]
.sym 58039 $abc$35683$n3769
.sym 58043 picorv32.reg_next_pc[3]
.sym 58045 $abc$35683$n3673
.sym 58046 picorv32.reg_out[3]
.sym 58049 $abc$35683$n3769
.sym 58051 basesoc_picorv327[13]
.sym 58052 $abc$35683$n3839_1
.sym 58055 $abc$35683$n3673
.sym 58056 picorv32.reg_next_pc[13]
.sym 58058 picorv32.reg_out[13]
.sym 58061 $abc$35683$n4133
.sym 58062 picorv32.reg_next_pc[2]
.sym 58064 picorv32.irq_state[0]
.sym 58068 basesoc_picorv327[3]
.sym 58069 $abc$35683$n3819
.sym 58070 $abc$35683$n3769
.sym 58073 picorv32.alu_out_q[13]
.sym 58075 picorv32.reg_out[13]
.sym 58076 picorv32.latched_stalu
.sym 58080 basesoc_picorv327[30]
.sym 58081 $abc$35683$n3865
.sym 58082 $abc$35683$n3769
.sym 58083 $abc$35683$n2997
.sym 58084 clk12_$glb_clk
.sym 58086 $abc$35683$n4141
.sym 58087 picorv32.reg_pc[5]
.sym 58088 picorv32.reg_pc[7]
.sym 58089 picorv32.reg_pc[6]
.sym 58090 $abc$35683$n4178
.sym 58091 picorv32.cpuregs_wrdata[17]
.sym 58092 $abc$35683$n4189
.sym 58093 $abc$35683$n4177
.sym 58097 picorv32.reg_pc[24]
.sym 58098 array_muxed0[4]
.sym 58099 $abc$35683$n4529
.sym 58100 array_muxed0[1]
.sym 58101 picorv32.reg_pc[3]
.sym 58102 picorv32.cpuregs_wrdata[15]
.sym 58103 basesoc_picorv327[30]
.sym 58105 $abc$35683$n4583
.sym 58107 picorv32.reg_next_pc[20]
.sym 58108 $abc$35683$n231
.sym 58110 $abc$35683$n5277
.sym 58111 picorv32.reg_next_pc[19]
.sym 58112 $abc$35683$n5279
.sym 58113 $abc$35683$n4559
.sym 58114 picorv32.reg_pc[2]
.sym 58115 $abc$35683$n4133
.sym 58116 picorv32.cpu_state[2]
.sym 58117 basesoc_picorv327[20]
.sym 58118 $abc$35683$n2999
.sym 58120 picorv32.reg_pc[15]
.sym 58121 picorv32.reg_next_pc[22]
.sym 58127 picorv32.reg_out[30]
.sym 58129 picorv32.cpuregs_rs1[30]
.sym 58131 picorv32.reg_next_pc[28]
.sym 58132 $abc$35683$n4190
.sym 58133 $abc$35683$n3756_1
.sym 58135 $abc$35683$n3772
.sym 58138 picorv32.reg_next_pc[25]
.sym 58140 $abc$35683$n4543
.sym 58141 $abc$35683$n4726_1
.sym 58142 picorv32.reg_out[28]
.sym 58143 $abc$35683$n4141
.sym 58144 picorv32.reg_next_pc[30]
.sym 58146 $abc$35683$n4728_1
.sym 58147 $abc$35683$n3033
.sym 58148 picorv32.irq_state[1]
.sym 58149 $abc$35683$n4189
.sym 58150 $abc$35683$n3675
.sym 58151 $abc$35683$n3673
.sym 58152 $abc$35683$n2868
.sym 58154 $abc$35683$n4142
.sym 58155 $abc$35683$n3022_1
.sym 58157 $abc$35683$n3692
.sym 58160 $abc$35683$n4543
.sym 58161 $abc$35683$n4726_1
.sym 58162 picorv32.cpuregs_rs1[30]
.sym 58163 $abc$35683$n4728_1
.sym 58167 $abc$35683$n4141
.sym 58169 $abc$35683$n4142
.sym 58174 $abc$35683$n4189
.sym 58175 $abc$35683$n4190
.sym 58178 $abc$35683$n3692
.sym 58179 $abc$35683$n3033
.sym 58180 picorv32.irq_state[1]
.sym 58181 $abc$35683$n2868
.sym 58184 picorv32.reg_out[30]
.sym 58185 picorv32.reg_next_pc[30]
.sym 58187 $abc$35683$n3673
.sym 58190 $abc$35683$n3022_1
.sym 58191 $abc$35683$n3756_1
.sym 58192 picorv32.irq_state[1]
.sym 58193 $abc$35683$n2868
.sym 58197 $abc$35683$n3772
.sym 58198 picorv32.reg_next_pc[25]
.sym 58199 $abc$35683$n3675
.sym 58203 picorv32.reg_next_pc[28]
.sym 58204 $abc$35683$n3673
.sym 58205 picorv32.reg_out[28]
.sym 58207 clk12_$glb_clk
.sym 58210 $abc$35683$n5267
.sym 58211 $abc$35683$n5269
.sym 58212 $abc$35683$n5271
.sym 58213 $abc$35683$n5273
.sym 58214 $abc$35683$n5275
.sym 58215 $abc$35683$n5277
.sym 58216 $abc$35683$n5279
.sym 58219 picorv32.reg_pc[21]
.sym 58221 $abc$35683$n4553
.sym 58222 basesoc_uart_phy_storage[0]
.sym 58223 $abc$35683$n4544
.sym 58225 picorv32.cpuregs_wrdata[5]
.sym 58227 picorv32.reg_next_pc[28]
.sym 58229 picorv32.irq_state[1]
.sym 58230 picorv32.reg_pc[5]
.sym 58232 picorv32.reg_pc[7]
.sym 58233 picorv32.cpuregs_rs1[4]
.sym 58234 $abc$35683$n3019
.sym 58235 $abc$35683$n5295
.sym 58236 $abc$35683$n3025_1
.sym 58237 picorv32.reg_pc[4]
.sym 58239 picorv32.cpuregs_wrdata[17]
.sym 58240 $abc$35683$n5303
.sym 58241 picorv32.reg_next_pc[25]
.sym 58242 $abc$35683$n5305
.sym 58243 $abc$35683$n231
.sym 58250 $abc$35683$n4553
.sym 58251 picorv32.irq_state[0]
.sym 58255 $abc$35683$n4869
.sym 58257 $abc$35683$n3764_1
.sym 58258 $abc$35683$n3752_1
.sym 58259 picorv32.reg_next_pc[23]
.sym 58261 picorv32.reg_next_pc[20]
.sym 58263 picorv32.irq_state[1]
.sym 58266 $abc$35683$n5305
.sym 58267 picorv32.reg_next_pc[25]
.sym 58268 $abc$35683$n3675
.sym 58270 $abc$35683$n3002_1
.sym 58271 $abc$35683$n3673
.sym 58272 $abc$35683$n3760_1
.sym 58276 $abc$35683$n3030
.sym 58278 $abc$35683$n2868
.sym 58279 picorv32.latched_compr
.sym 58280 $abc$35683$n3760_1
.sym 58281 picorv32.reg_next_pc[22]
.sym 58283 picorv32.reg_next_pc[20]
.sym 58284 $abc$35683$n3752_1
.sym 58285 $abc$35683$n3675
.sym 58286 $abc$35683$n3673
.sym 58292 picorv32.latched_compr
.sym 58295 picorv32.reg_next_pc[22]
.sym 58296 $abc$35683$n3673
.sym 58297 $abc$35683$n3675
.sym 58298 $abc$35683$n3760_1
.sym 58302 $abc$35683$n4553
.sym 58307 $abc$35683$n5305
.sym 58308 $abc$35683$n4869
.sym 58309 $abc$35683$n3760_1
.sym 58310 $abc$35683$n2868
.sym 58313 picorv32.reg_next_pc[25]
.sym 58314 picorv32.irq_state[1]
.sym 58315 picorv32.irq_state[0]
.sym 58316 $abc$35683$n3002_1
.sym 58319 picorv32.reg_next_pc[22]
.sym 58320 picorv32.irq_state[0]
.sym 58321 picorv32.irq_state[1]
.sym 58322 $abc$35683$n3030
.sym 58325 $abc$35683$n3764_1
.sym 58326 $abc$35683$n3675
.sym 58327 $abc$35683$n3673
.sym 58328 picorv32.reg_next_pc[23]
.sym 58329 $abc$35683$n3021_$glb_ce
.sym 58330 clk12_$glb_clk
.sym 58331 $abc$35683$n232_$glb_sr
.sym 58332 $abc$35683$n5281
.sym 58333 $abc$35683$n5283
.sym 58334 $abc$35683$n5285
.sym 58335 $abc$35683$n5287
.sym 58336 $abc$35683$n5289
.sym 58337 $abc$35683$n5291
.sym 58338 $abc$35683$n5293
.sym 58339 $abc$35683$n5295
.sym 58346 picorv32.cpuregs_wrdata[16]
.sym 58347 picorv32.alu_out_q[18]
.sym 58348 $abc$35683$n6645
.sym 58349 picorv32.reg_next_pc[20]
.sym 58350 $abc$35683$n4556
.sym 58351 picorv32.reg_pc[16]
.sym 58352 picorv32.reg_pc[21]
.sym 58355 $abc$35683$n5269
.sym 58356 $abc$35683$n4869
.sym 58357 $abc$35683$n3005_1
.sym 58358 $abc$35683$n4577
.sym 58359 picorv32.reg_pc[21]
.sym 58360 $abc$35683$n4543
.sym 58361 picorv32.cpuregs_rs1[12]
.sym 58362 $abc$35683$n3030
.sym 58363 picorv32.reg_pc[17]
.sym 58364 $abc$35683$n3033
.sym 58365 $abc$35683$n4160
.sym 58366 picorv32.reg_pc[11]
.sym 58367 picorv32.reg_pc[12]
.sym 58373 $abc$35683$n4869
.sym 58374 $abc$35683$n4186
.sym 58375 picorv32.reg_next_pc[20]
.sym 58379 picorv32.reg_next_pc[23]
.sym 58380 $abc$35683$n4184
.sym 58381 picorv32.reg_next_pc[19]
.sym 58382 $abc$35683$n2868
.sym 58383 $abc$35683$n4187
.sym 58384 picorv32.reg_next_pc[24]
.sym 58386 $abc$35683$n231
.sym 58387 $abc$35683$n4183
.sym 58388 $abc$35683$n3003_1
.sym 58389 $abc$35683$n3748_1
.sym 58390 picorv32.irq_state[0]
.sym 58394 picorv32.irq_state[1]
.sym 58395 $abc$35683$n5309
.sym 58396 $abc$35683$n3025_1
.sym 58397 $abc$35683$n3752_1
.sym 58398 $abc$35683$n5299
.sym 58399 $abc$35683$n5301
.sym 58402 $abc$35683$n5307
.sym 58403 $abc$35683$n231
.sym 58406 $abc$35683$n5307
.sym 58407 $abc$35683$n231
.sym 58408 picorv32.reg_next_pc[23]
.sym 58409 picorv32.irq_state[0]
.sym 58412 picorv32.irq_state[1]
.sym 58413 picorv32.reg_next_pc[20]
.sym 58414 picorv32.irq_state[0]
.sym 58415 $abc$35683$n3003_1
.sym 58418 $abc$35683$n4869
.sym 58419 $abc$35683$n3752_1
.sym 58420 $abc$35683$n2868
.sym 58421 $abc$35683$n5301
.sym 58424 $abc$35683$n4183
.sym 58426 $abc$35683$n4184
.sym 58431 $abc$35683$n4186
.sym 58433 $abc$35683$n4187
.sym 58436 picorv32.irq_state[0]
.sym 58437 picorv32.reg_next_pc[24]
.sym 58438 $abc$35683$n231
.sym 58439 $abc$35683$n5309
.sym 58442 $abc$35683$n5299
.sym 58443 picorv32.irq_state[0]
.sym 58444 $abc$35683$n231
.sym 58445 picorv32.reg_next_pc[19]
.sym 58448 $abc$35683$n3025_1
.sym 58449 $abc$35683$n3748_1
.sym 58450 picorv32.irq_state[1]
.sym 58451 $abc$35683$n2868
.sym 58455 $abc$35683$n5297
.sym 58456 $abc$35683$n5299
.sym 58457 $abc$35683$n5301
.sym 58458 $abc$35683$n5303
.sym 58459 $abc$35683$n5305
.sym 58460 $abc$35683$n5307
.sym 58461 $abc$35683$n5309
.sym 58462 $abc$35683$n5311
.sym 58467 picorv32.reg_pc[26]
.sym 58469 $abc$35683$n3642
.sym 58470 picorv32.reg_next_pc[24]
.sym 58471 picorv32.cpuregs_wrdata[18]
.sym 58473 picorv32.reg_next_pc[24]
.sym 58475 picorv32.reg_next_pc[23]
.sym 58476 $abc$35683$n3003_1
.sym 58477 picorv32.cpuregs_wrdata[30]
.sym 58478 $abc$35683$n5285
.sym 58480 $abc$35683$n4618
.sym 58482 $abc$35683$n4704
.sym 58483 $abc$35683$n4697
.sym 58484 picorv32.irq_state[0]
.sym 58485 picorv32.irq_state[1]
.sym 58487 picorv32.cpuregs_rs1[15]
.sym 58488 picorv32.cpuregs_wrdata[29]
.sym 58489 picorv32.reg_next_pc[29]
.sym 58490 $abc$35683$n4602
.sym 58497 $abc$35683$n3784_1
.sym 58498 $abc$35683$n4580
.sym 58500 $abc$35683$n4210
.sym 58501 picorv32.latched_stalu
.sym 58502 picorv32.reg_next_pc[28]
.sym 58504 $abc$35683$n231
.sym 58505 picorv32.reg_next_pc[27]
.sym 58506 $abc$35683$n3675
.sym 58507 $abc$35683$n4208
.sym 58509 $abc$35683$n3673
.sym 58510 $abc$35683$n4559
.sym 58512 $abc$35683$n4556
.sym 58513 $abc$35683$n5315
.sym 58515 $abc$35683$n4562
.sym 58518 picorv32.irq_state[0]
.sym 58523 picorv32.reg_out[30]
.sym 58527 picorv32.alu_out_q[30]
.sym 58530 $abc$35683$n4562
.sym 58535 picorv32.latched_stalu
.sym 58536 picorv32.alu_out_q[30]
.sym 58538 picorv32.reg_out[30]
.sym 58541 $abc$35683$n4556
.sym 58548 $abc$35683$n4208
.sym 58550 $abc$35683$n4210
.sym 58553 picorv32.reg_next_pc[27]
.sym 58554 $abc$35683$n5315
.sym 58555 picorv32.irq_state[0]
.sym 58556 $abc$35683$n231
.sym 58559 $abc$35683$n3675
.sym 58560 $abc$35683$n3673
.sym 58561 $abc$35683$n3784_1
.sym 58562 picorv32.reg_next_pc[28]
.sym 58568 $abc$35683$n4559
.sym 58572 $abc$35683$n4580
.sym 58575 $abc$35683$n3021_$glb_ce
.sym 58576 clk12_$glb_clk
.sym 58577 $abc$35683$n232_$glb_sr
.sym 58578 $abc$35683$n5313
.sym 58579 $abc$35683$n5315
.sym 58580 $abc$35683$n5317
.sym 58581 $abc$35683$n5319
.sym 58582 $abc$35683$n5321
.sym 58583 $abc$35683$n5323
.sym 58584 $abc$35683$n4213_1
.sym 58585 basesoc_uart_rx_fifo_produce[1]
.sym 58590 $abc$35683$n2758
.sym 58592 $abc$35683$n4580
.sym 58594 $abc$35683$n3792_1
.sym 58596 $abc$35683$n2868
.sym 58597 $abc$35683$n4571
.sym 58598 basesoc_uart_phy_storage[19]
.sym 58602 $abc$35683$n2999
.sym 58603 picorv32.cpu_state[4]
.sym 58604 basesoc_picorv327[20]
.sym 58605 $abc$35683$n5323
.sym 58606 picorv32.reg_pc[2]
.sym 58608 picorv32.irq_mask[4]
.sym 58609 picorv32.cpu_state[4]
.sym 58611 $abc$35683$n4133
.sym 58612 picorv32.irq_mask[27]
.sym 58613 picorv32.cpu_state[2]
.sym 58619 picorv32.irq_mask[27]
.sym 58621 $abc$35683$n7071
.sym 58622 $abc$35683$n7072
.sym 58623 picorv32.cpu_state[0]
.sym 58624 picorv32.cpu_state[3]
.sym 58625 picorv32.irq_state[1]
.sym 58627 $abc$35683$n4620
.sym 58628 $abc$35683$n4869
.sym 58629 picorv32.cpu_state[0]
.sym 58630 $abc$35683$n4619
.sym 58631 picorv32.cpuregs_rs1[12]
.sym 58632 $abc$35683$n4543
.sym 58633 picorv32.irq_state[0]
.sym 58634 $abc$35683$n4215_1
.sym 58635 $abc$35683$n3788_1
.sym 58636 picorv32.irq_pending[27]
.sym 58638 $abc$35683$n5319
.sym 58639 $abc$35683$n4216_1
.sym 58641 picorv32.irq_pending[12]
.sym 58642 $abc$35683$n7068
.sym 58643 $abc$35683$n3673
.sym 58644 picorv32.irq_state[0]
.sym 58645 $abc$35683$n2868
.sym 58646 $abc$35683$n5469
.sym 58647 $abc$35683$n4209
.sym 58648 picorv32.irq_pending[13]
.sym 58649 picorv32.reg_next_pc[29]
.sym 58650 $abc$35683$n4602
.sym 58652 $abc$35683$n7071
.sym 58653 picorv32.cpu_state[3]
.sym 58654 picorv32.irq_pending[12]
.sym 58655 picorv32.cpu_state[0]
.sym 58658 picorv32.reg_next_pc[29]
.sym 58659 $abc$35683$n3788_1
.sym 58660 $abc$35683$n3673
.sym 58661 picorv32.irq_state[0]
.sym 58664 $abc$35683$n4216_1
.sym 58665 picorv32.irq_state[0]
.sym 58666 $abc$35683$n4215_1
.sym 58667 picorv32.reg_next_pc[29]
.sym 58670 $abc$35683$n4209
.sym 58671 picorv32.irq_mask[27]
.sym 58672 picorv32.irq_pending[27]
.sym 58673 picorv32.irq_state[1]
.sym 58676 picorv32.cpu_state[0]
.sym 58677 picorv32.cpu_state[3]
.sym 58678 picorv32.irq_pending[13]
.sym 58679 $abc$35683$n7072
.sym 58682 $abc$35683$n7068
.sym 58683 $abc$35683$n4602
.sym 58684 picorv32.cpu_state[3]
.sym 58685 $abc$35683$n5469
.sym 58688 $abc$35683$n4619
.sym 58689 picorv32.cpuregs_rs1[12]
.sym 58690 $abc$35683$n4543
.sym 58691 $abc$35683$n4620
.sym 58694 $abc$35683$n5319
.sym 58695 $abc$35683$n3788_1
.sym 58696 $abc$35683$n2868
.sym 58697 $abc$35683$n4869
.sym 58701 $abc$35683$n4566_1
.sym 58702 $abc$35683$n4659_1
.sym 58703 $abc$35683$n4576
.sym 58704 $abc$35683$n5469
.sym 58705 $abc$35683$n4568_1
.sym 58706 $abc$35683$n4657_1
.sym 58707 basesoc_uart_phy_storage[3]
.sym 58708 $abc$35683$n4658_1
.sym 58709 basesoc_uart_rx_fifo_consume[0]
.sym 58713 $abc$35683$n3784_1
.sym 58715 picorv32.cpu_state[0]
.sym 58716 $abc$35683$n4619
.sym 58717 $abc$35683$n4577
.sym 58718 basesoc_uart_rx_fifo_produce[1]
.sym 58719 picorv32.cpu_state[0]
.sym 58720 basesoc_uart_rx_fifo_produce[0]
.sym 58721 picorv32.irq_state[1]
.sym 58724 basesoc_uart_rx_fifo_consume[3]
.sym 58725 picorv32.reg_pc[4]
.sym 58726 $abc$35683$n3019
.sym 58727 picorv32.irq_pending[12]
.sym 58728 picorv32.instr_maskirq
.sym 58729 $abc$35683$n3036
.sym 58730 picorv32.irq_mask[18]
.sym 58731 picorv32.irq_pending[25]
.sym 58732 $abc$35683$n3025_1
.sym 58733 picorv32.cpuregs_rs1[4]
.sym 58734 picorv32.irq_pending[20]
.sym 58736 picorv32.irq_mask[4]
.sym 58742 basesoc_picorv327[25]
.sym 58744 picorv32.irq_mask[25]
.sym 58745 picorv32.irq_pending[20]
.sym 58748 $abc$35683$n4698
.sym 58749 $abc$35683$n7084
.sym 58751 basesoc_picorv327[17]
.sym 58752 $abc$35683$n7079
.sym 58754 picorv32.irq_pending[8]
.sym 58755 $abc$35683$n7067
.sym 58756 $abc$35683$n4699
.sym 58757 picorv32.irq_pending[25]
.sym 58761 picorv32.cpuregs_rs1[25]
.sym 58762 picorv32.cpu_state[0]
.sym 58763 picorv32.cpu_state[4]
.sym 58764 basesoc_picorv327[20]
.sym 58765 $abc$35683$n4543
.sym 58766 picorv32.cpu_state[3]
.sym 58767 picorv32.irq_mask[20]
.sym 58768 $abc$35683$n3384_1
.sym 58769 picorv32.cpu_state[4]
.sym 58770 $abc$35683$n4671_1
.sym 58771 $abc$35683$n4670_1
.sym 58773 $abc$35683$n7076
.sym 58775 $abc$35683$n7076
.sym 58776 picorv32.cpu_state[3]
.sym 58777 basesoc_picorv327[17]
.sym 58778 picorv32.cpu_state[4]
.sym 58781 $abc$35683$n3384_1
.sym 58782 picorv32.irq_mask[20]
.sym 58784 $abc$35683$n4670_1
.sym 58787 picorv32.irq_mask[25]
.sym 58788 $abc$35683$n4699
.sym 58789 $abc$35683$n4698
.sym 58790 $abc$35683$n3384_1
.sym 58793 picorv32.cpu_state[3]
.sym 58794 $abc$35683$n7067
.sym 58795 picorv32.irq_pending[8]
.sym 58796 picorv32.cpu_state[0]
.sym 58799 picorv32.cpu_state[4]
.sym 58800 picorv32.cpu_state[3]
.sym 58801 basesoc_picorv327[20]
.sym 58802 $abc$35683$n7079
.sym 58805 $abc$35683$n4671_1
.sym 58806 picorv32.cpu_state[0]
.sym 58807 picorv32.irq_pending[20]
.sym 58811 picorv32.cpu_state[4]
.sym 58812 picorv32.cpuregs_rs1[25]
.sym 58813 basesoc_picorv327[25]
.sym 58814 $abc$35683$n4543
.sym 58817 $abc$35683$n7084
.sym 58818 picorv32.cpu_state[0]
.sym 58819 picorv32.cpu_state[3]
.sym 58820 picorv32.irq_pending[25]
.sym 58824 picorv32.irq_pending[2]
.sym 58825 $abc$35683$n4540
.sym 58826 $abc$35683$n3670_1
.sym 58827 picorv32.irq_pending[1]
.sym 58828 $abc$35683$n4133
.sym 58829 $abc$35683$n4738_1
.sym 58830 $abc$35683$n4541_1
.sym 58831 $abc$35683$n4542_1
.sym 58835 $abc$35683$n3069
.sym 58836 basesoc_uart_phy_source_payload_data[6]
.sym 58837 basesoc_uart_phy_storage[3]
.sym 58843 picorv32.alu_out_q[18]
.sym 58844 basesoc_dat_w[3]
.sym 58846 basesoc_picorv327[25]
.sym 58848 picorv32.reg_pc[5]
.sym 58849 $abc$35683$n4160
.sym 58850 picorv32.irq_mask[9]
.sym 58851 $abc$35683$n4543
.sym 58852 $abc$35683$n2849
.sym 58853 $abc$35683$n3005_1
.sym 58854 picorv32.cpuregs_rs1[12]
.sym 58855 $abc$35683$n3033
.sym 58856 basesoc_uart_rx_fifo_wrport_we
.sym 58858 $abc$35683$n3030
.sym 58859 picorv32.reg_pc[12]
.sym 58867 $abc$35683$n3069
.sym 58868 picorv32.reg_pc[25]
.sym 58872 $abc$35683$n4705_1
.sym 58875 $abc$35683$n3891
.sym 58877 $abc$35683$n3905
.sym 58878 basesoc_picorv327[30]
.sym 58879 picorv32.cpuregs_rs1[25]
.sym 58880 picorv32.is_lui_auipc_jal
.sym 58881 $abc$35683$n4729_1
.sym 58882 $abc$35683$n4048_1
.sym 58883 picorv32.cpu_state[2]
.sym 58884 picorv32.cpu_state[4]
.sym 58885 picorv32.reg_pc[4]
.sym 58893 picorv32.cpuregs_rs1[4]
.sym 58894 picorv32.irq_mask[26]
.sym 58896 $abc$35683$n3384_1
.sym 58898 picorv32.cpu_state[2]
.sym 58899 $abc$35683$n4048_1
.sym 58900 picorv32.is_lui_auipc_jal
.sym 58901 picorv32.cpuregs_rs1[25]
.sym 58904 picorv32.reg_pc[25]
.sym 58906 $abc$35683$n3891
.sym 58913 picorv32.cpuregs_rs1[25]
.sym 58916 picorv32.cpuregs_rs1[4]
.sym 58924 picorv32.reg_pc[4]
.sym 58925 $abc$35683$n3891
.sym 58929 picorv32.irq_mask[26]
.sym 58930 $abc$35683$n4705_1
.sym 58931 $abc$35683$n3384_1
.sym 58934 picorv32.is_lui_auipc_jal
.sym 58935 $abc$35683$n3905
.sym 58936 picorv32.cpu_state[2]
.sym 58937 picorv32.cpuregs_rs1[4]
.sym 58941 $abc$35683$n4729_1
.sym 58942 picorv32.cpu_state[4]
.sym 58943 basesoc_picorv327[30]
.sym 58944 $abc$35683$n3069
.sym 58945 clk12_$glb_clk
.sym 58946 $abc$35683$n232_$glb_sr
.sym 58947 $abc$35683$n4729_1
.sym 58948 $abc$35683$n3008
.sym 58949 picorv32.irq_mask[18]
.sym 58951 picorv32.irq_mask[2]
.sym 58952 $abc$35683$n4567
.sym 58953 $abc$35683$n5472
.sym 58954 picorv32.irq_mask[9]
.sym 58961 $abc$35683$n3891
.sym 58963 $abc$35683$n3069
.sym 58966 basesoc_timer0_eventmanager_storage
.sym 58969 basesoc_uart_tx_fifo_do_read
.sym 58972 picorv32.cpuregs_rs1[15]
.sym 58973 picorv32.irq_pending[1]
.sym 58974 $abc$35683$n4602
.sym 58975 picorv32.irq_pending[11]
.sym 58976 picorv32.irq_mask[8]
.sym 58977 picorv32.irq_state[1]
.sym 58978 $abc$35683$n4704
.sym 58980 picorv32.irq_pending[18]
.sym 58981 picorv32.irq_pending[10]
.sym 58982 $abc$35683$n3384_1
.sym 58990 picorv32.irq_mask[25]
.sym 58992 picorv32.irq_pending[24]
.sym 58995 picorv32.irq_state[1]
.sym 58998 picorv32.irq_pending[26]
.sym 58999 picorv32.irq_pending[25]
.sym 59000 picorv32.cpu_state[0]
.sym 59001 picorv32.irq_pending[11]
.sym 59003 picorv32.irq_pending[30]
.sym 59006 $abc$35683$n3065
.sym 59008 $abc$35683$n7089
.sym 59011 picorv32.cpu_state[3]
.sym 59013 picorv32.irq_mask[27]
.sym 59014 picorv32.irq_pending[27]
.sym 59016 picorv32.irq_mask[24]
.sym 59017 $abc$35683$n4706_1
.sym 59019 picorv32.irq_mask[11]
.sym 59021 picorv32.irq_pending[25]
.sym 59023 picorv32.irq_mask[25]
.sym 59027 picorv32.cpu_state[0]
.sym 59028 picorv32.irq_pending[30]
.sym 59029 picorv32.cpu_state[3]
.sym 59030 $abc$35683$n7089
.sym 59034 picorv32.irq_pending[27]
.sym 59035 picorv32.irq_mask[27]
.sym 59040 picorv32.irq_mask[25]
.sym 59042 picorv32.irq_pending[25]
.sym 59047 picorv32.irq_pending[24]
.sym 59048 picorv32.irq_mask[24]
.sym 59051 picorv32.irq_pending[26]
.sym 59052 picorv32.irq_pending[25]
.sym 59053 picorv32.irq_pending[27]
.sym 59054 picorv32.irq_pending[24]
.sym 59057 picorv32.irq_pending[11]
.sym 59059 picorv32.irq_mask[11]
.sym 59060 picorv32.irq_state[1]
.sym 59063 picorv32.irq_pending[26]
.sym 59064 $abc$35683$n4706_1
.sym 59065 picorv32.cpu_state[0]
.sym 59067 $abc$35683$n3065
.sym 59068 clk12_$glb_clk
.sym 59069 $abc$35683$n232_$glb_sr
.sym 59070 picorv32.irq_mask[5]
.sym 59071 picorv32.irq_mask[13]
.sym 59072 $abc$35683$n3005_1
.sym 59073 $abc$35683$n3033
.sym 59074 $abc$35683$n3000_1
.sym 59075 $abc$35683$n3029_1
.sym 59076 $abc$35683$n3001_1
.sym 59077 $abc$35683$n3007_1
.sym 59091 user_btn2
.sym 59094 picorv32.irq_mask[18]
.sym 59095 picorv32.irq_pending[2]
.sym 59096 picorv32.irq_pending[23]
.sym 59097 $abc$35683$n3065
.sym 59098 $abc$35683$n2999
.sym 59099 picorv32.irq_mask[27]
.sym 59100 $abc$35683$n3065
.sym 59101 $abc$35683$n3647
.sym 59104 picorv32.cpu_state[4]
.sym 59105 picorv32.cpu_state[2]
.sym 59112 picorv32.irq_mask[16]
.sym 59113 $abc$35683$n3065
.sym 59114 picorv32.irq_pending[22]
.sym 59115 picorv32.irq_pending[16]
.sym 59117 picorv32.irq_mask[4]
.sym 59119 picorv32.irq_pending[4]
.sym 59120 picorv32.cpu_state[0]
.sym 59121 picorv32.irq_pending[11]
.sym 59125 picorv32.irq_pending[20]
.sym 59128 picorv32.irq_pending[9]
.sym 59129 picorv32.irq_mask[11]
.sym 59130 picorv32.cpu_state[4]
.sym 59132 picorv32.irq_mask[26]
.sym 59133 basesoc_picorv327[9]
.sym 59134 $abc$35683$n3027_1
.sym 59137 picorv32.irq_pending[26]
.sym 59140 picorv32.irq_mask[22]
.sym 59141 picorv32.irq_mask[20]
.sym 59142 $abc$35683$n3028
.sym 59144 picorv32.irq_mask[4]
.sym 59145 picorv32.irq_pending[4]
.sym 59150 picorv32.irq_mask[26]
.sym 59152 picorv32.irq_pending[26]
.sym 59157 picorv32.irq_pending[26]
.sym 59159 picorv32.irq_mask[26]
.sym 59162 $abc$35683$n3027_1
.sym 59163 picorv32.irq_mask[11]
.sym 59164 picorv32.irq_pending[11]
.sym 59165 $abc$35683$n3028
.sym 59169 picorv32.irq_mask[16]
.sym 59170 picorv32.irq_pending[16]
.sym 59176 picorv32.irq_pending[22]
.sym 59177 picorv32.irq_mask[22]
.sym 59181 picorv32.irq_pending[20]
.sym 59183 picorv32.irq_mask[20]
.sym 59186 picorv32.cpu_state[4]
.sym 59187 basesoc_picorv327[9]
.sym 59188 picorv32.irq_pending[9]
.sym 59189 picorv32.cpu_state[0]
.sym 59190 $abc$35683$n3065
.sym 59191 clk12_$glb_clk
.sym 59192 $abc$35683$n232_$glb_sr
.sym 59193 $abc$35683$n2999
.sym 59194 picorv32.irq_pending[9]
.sym 59195 $abc$35683$n4652_1
.sym 59196 $abc$35683$n3649_1
.sym 59197 picorv32.irq_pending[18]
.sym 59198 $abc$35683$n3013
.sym 59199 $abc$35683$n3031
.sym 59200 picorv32.irq_pending[5]
.sym 59213 $abc$35683$n3069
.sym 59215 basesoc_uart_phy_storage[31]
.sym 59217 picorv32.irq_mask[30]
.sym 59218 picorv32.irq_pending[12]
.sym 59219 $abc$35683$n3069
.sym 59220 $abc$35683$n3026
.sym 59221 picorv32.irq_pending[20]
.sym 59223 $abc$35683$n3065
.sym 59224 picorv32.irq_pending[5]
.sym 59225 $abc$35683$n3019
.sym 59228 $abc$35683$n3025_1
.sym 59235 picorv32.irq_pending[23]
.sym 59236 $abc$35683$n3065
.sym 59239 picorv32.irq_pending[7]
.sym 59245 picorv32.irq_pending[22]
.sym 59246 picorv32.irq_pending[16]
.sym 59247 picorv32.irq_mask[22]
.sym 59248 picorv32.irq_mask[20]
.sym 59250 picorv32.irq_mask[7]
.sym 59251 picorv32.irq_mask[16]
.sym 59252 picorv32.irq_mask[11]
.sym 59255 picorv32.irq_pending[10]
.sym 59256 picorv32.irq_pending[20]
.sym 59260 picorv32.irq_pending[11]
.sym 59261 picorv32.irq_mask[10]
.sym 59262 picorv32.irq_mask[23]
.sym 59267 picorv32.irq_mask[7]
.sym 59268 picorv32.irq_pending[7]
.sym 59273 picorv32.irq_mask[23]
.sym 59275 picorv32.irq_pending[23]
.sym 59280 picorv32.irq_pending[11]
.sym 59281 picorv32.irq_mask[11]
.sym 59286 picorv32.irq_mask[22]
.sym 59288 picorv32.irq_pending[22]
.sym 59292 picorv32.irq_pending[16]
.sym 59294 picorv32.irq_mask[16]
.sym 59297 picorv32.irq_pending[10]
.sym 59300 picorv32.irq_mask[10]
.sym 59303 picorv32.irq_pending[20]
.sym 59304 picorv32.irq_mask[20]
.sym 59309 picorv32.irq_pending[10]
.sym 59310 picorv32.irq_mask[10]
.sym 59313 $abc$35683$n3065
.sym 59314 clk12_$glb_clk
.sym 59315 $abc$35683$n232_$glb_sr
.sym 59316 $abc$35683$n3652
.sym 59317 $abc$35683$n3065
.sym 59318 $abc$35683$n4739_1
.sym 59319 $abc$35683$n3645_1
.sym 59320 $abc$35683$n3643
.sym 59321 $abc$35683$n3648
.sym 59322 picorv32.irq_mask[30]
.sym 59323 $abc$35683$n3009
.sym 59332 basesoc_uart_rx_fifo_readable
.sym 59334 picorv32.irq_mask[15]
.sym 59340 picorv32.reg_pc[12]
.sym 59341 $abc$35683$n3069
.sym 59342 $abc$35683$n3649_1
.sym 59344 picorv32.irq_pending[18]
.sym 59346 picorv32.cpuregs_rs1[12]
.sym 59347 basesoc_uart_rx_fifo_wrport_we
.sym 59350 $abc$35683$n4543
.sym 59351 $abc$35683$n3065
.sym 59357 picorv32.irq_pending[3]
.sym 59358 $abc$35683$n3012_1
.sym 59359 picorv32.irq_pending[29]
.sym 59360 picorv32.irq_mask[29]
.sym 59361 picorv32.irq_mask[23]
.sym 59362 picorv32.irq_mask[7]
.sym 59363 picorv32.irq_mask[0]
.sym 59364 picorv32.cpu_state[0]
.sym 59365 $abc$35683$n3011
.sym 59366 picorv32.irq_pending[23]
.sym 59368 picorv32.irq_pending[22]
.sym 59369 $abc$35683$n3019
.sym 59370 picorv32.irq_mask[1]
.sym 59371 picorv32.irq_pending[20]
.sym 59372 picorv32.irq_pending[21]
.sym 59374 picorv32.irq_pending[23]
.sym 59375 $abc$35683$n3065
.sym 59376 picorv32.cpu_state[4]
.sym 59378 picorv32.irq_state[1]
.sym 59379 picorv32.irq_pending[0]
.sym 59382 basesoc_picorv327[3]
.sym 59383 $abc$35683$n3020
.sym 59384 picorv32.irq_pending[1]
.sym 59386 picorv32.irq_pending[7]
.sym 59390 picorv32.irq_pending[29]
.sym 59391 picorv32.irq_mask[29]
.sym 59393 picorv32.irq_state[1]
.sym 59397 picorv32.irq_mask[23]
.sym 59399 picorv32.irq_pending[23]
.sym 59402 picorv32.irq_pending[1]
.sym 59403 $abc$35683$n3012_1
.sym 59404 picorv32.irq_mask[1]
.sym 59405 $abc$35683$n3011
.sym 59408 $abc$35683$n3020
.sym 59409 picorv32.irq_mask[0]
.sym 59410 $abc$35683$n3019
.sym 59411 picorv32.irq_pending[0]
.sym 59414 picorv32.irq_pending[22]
.sym 59415 picorv32.irq_pending[23]
.sym 59416 picorv32.irq_pending[21]
.sym 59417 picorv32.irq_pending[20]
.sym 59421 picorv32.irq_pending[7]
.sym 59422 picorv32.irq_mask[7]
.sym 59426 picorv32.irq_pending[0]
.sym 59428 picorv32.irq_mask[0]
.sym 59432 picorv32.cpu_state[0]
.sym 59433 picorv32.irq_pending[3]
.sym 59434 picorv32.cpu_state[4]
.sym 59435 basesoc_picorv327[3]
.sym 59436 $abc$35683$n3065
.sym 59437 clk12_$glb_clk
.sym 59438 $abc$35683$n232_$glb_sr
.sym 59439 picorv32.irq_pending[12]
.sym 59440 $abc$35683$n3646
.sym 59441 $abc$35683$n3020
.sym 59442 $abc$35683$n3021_1
.sym 59443 picorv32.irq_pending[14]
.sym 59444 $abc$35683$n4664_1
.sym 59445 picorv32.irq_pending[31]
.sym 59446 $abc$35683$n4169
.sym 59451 picorv32.irq_pending[13]
.sym 59453 picorv32.irq_mask[1]
.sym 59455 $abc$35683$n3642
.sym 59460 $abc$35683$n3065
.sym 59461 $abc$35683$n3644
.sym 59464 picorv32.cpuregs_rs1[15]
.sym 59465 $abc$35683$n2825
.sym 59466 $abc$35683$n3384_1
.sym 59467 $abc$35683$n3069
.sym 59469 picorv32.irq_state[1]
.sym 59470 picorv32.irq_pending[1]
.sym 59472 picorv32.irq_mask[8]
.sym 59473 picorv32.irq_pending[1]
.sym 59474 picorv32.irq_mask[15]
.sym 59480 picorv32.irq_pending[3]
.sym 59482 picorv32.irq_pending[29]
.sym 59487 $abc$35683$n3384_1
.sym 59488 picorv32.irq_mask[12]
.sym 59490 picorv32.irq_mask[14]
.sym 59494 picorv32.irq_mask[3]
.sym 59495 picorv32.irq_mask[21]
.sym 59496 $abc$35683$n232
.sym 59498 $abc$35683$n3065
.sym 59499 picorv32.irq_mask[29]
.sym 59500 picorv32.irq_pending[14]
.sym 59503 picorv32.irq_pending[21]
.sym 59504 picorv32.irq_pending[12]
.sym 59515 picorv32.irq_pending[3]
.sym 59516 picorv32.irq_mask[3]
.sym 59519 picorv32.irq_mask[14]
.sym 59520 picorv32.irq_pending[29]
.sym 59521 picorv32.irq_mask[29]
.sym 59522 picorv32.irq_pending[14]
.sym 59525 picorv32.irq_pending[29]
.sym 59528 picorv32.irq_mask[29]
.sym 59531 picorv32.irq_pending[21]
.sym 59534 picorv32.irq_mask[21]
.sym 59537 picorv32.irq_pending[3]
.sym 59540 picorv32.irq_mask[3]
.sym 59543 picorv32.irq_pending[12]
.sym 59545 picorv32.irq_mask[12]
.sym 59549 $abc$35683$n232
.sym 59550 $abc$35683$n3384_1
.sym 59557 picorv32.irq_pending[21]
.sym 59558 picorv32.irq_mask[21]
.sym 59559 $abc$35683$n3065
.sym 59560 clk12_$glb_clk
.sym 59561 $abc$35683$n232_$glb_sr
.sym 59562 picorv32.irq_mask[31]
.sym 59563 picorv32.irq_mask[19]
.sym 59564 $abc$35683$n4736_1
.sym 59566 $abc$35683$n4735
.sym 59567 $abc$35683$n4734_1
.sym 59569 $abc$35683$n3023_1
.sym 59579 basesoc_timer0_reload_storage[15]
.sym 59581 $abc$35683$n3228
.sym 59586 user_btn2
.sym 59589 picorv32.cpu_state[4]
.sym 59590 picorv32.irq_pending[14]
.sym 59592 picorv32.cpu_state[4]
.sym 59593 picorv32.cpu_state[2]
.sym 59595 $abc$35683$n3069
.sym 59596 basesoc_uart_rx_fifo_wrport_we
.sym 59603 picorv32.irq_mask[12]
.sym 59608 $abc$35683$n3891
.sym 59609 picorv32.instr_maskirq
.sym 59610 $abc$35683$n3384_1
.sym 59611 picorv32.cpu_state[2]
.sym 59612 picorv32.reg_pc[12]
.sym 59613 picorv32.cpu_state[4]
.sym 59616 basesoc_picorv327[12]
.sym 59617 picorv32.cpu_state[2]
.sym 59618 picorv32.cpuregs_rs1[12]
.sym 59622 picorv32.cpuregs_rs1[8]
.sym 59624 picorv32.cpuregs_rs1[15]
.sym 59630 $abc$35683$n3069
.sym 59632 picorv32.is_lui_auipc_jal
.sym 59633 $abc$35683$n3959_1
.sym 59636 picorv32.cpuregs_rs1[12]
.sym 59642 $abc$35683$n3959_1
.sym 59643 picorv32.is_lui_auipc_jal
.sym 59644 picorv32.cpu_state[2]
.sym 59645 picorv32.cpuregs_rs1[12]
.sym 59651 picorv32.cpuregs_rs1[8]
.sym 59656 picorv32.cpuregs_rs1[15]
.sym 59660 picorv32.irq_mask[12]
.sym 59661 $abc$35683$n3384_1
.sym 59662 basesoc_picorv327[12]
.sym 59663 picorv32.cpu_state[4]
.sym 59667 picorv32.instr_maskirq
.sym 59668 picorv32.cpu_state[2]
.sym 59674 picorv32.reg_pc[12]
.sym 59675 $abc$35683$n3891
.sym 59679 picorv32.instr_maskirq
.sym 59680 picorv32.cpu_state[2]
.sym 59682 $abc$35683$n3069
.sym 59683 clk12_$glb_clk
.sym 59684 $abc$35683$n232_$glb_sr
.sym 59697 basesoc_uart_tx_fifo_do_read
.sym 59703 picorv32.cpu_state[0]
.sym 59706 $abc$35683$n3069
.sym 59710 basesoc_uart_rx_fifo_do_read
.sym 59715 basesoc_uart_phy_source_valid
.sym 59719 basesoc_uart_rx_fifo_readable
.sym 59734 $abc$35683$n3228
.sym 59737 $abc$35683$n2825
.sym 59740 basesoc_uart_rx_fifo_do_read
.sym 59757 sys_rst
.sym 59765 basesoc_uart_rx_fifo_do_read
.sym 59796 $abc$35683$n3228
.sym 59797 sys_rst
.sym 59798 basesoc_uart_rx_fifo_do_read
.sym 59805 $abc$35683$n2825
.sym 59806 clk12_$glb_clk
.sym 59807 sys_rst_$glb_sr
.sym 59810 $abc$35683$n5769
.sym 59811 waittimer2_count[5]
.sym 59812 waittimer2_count[2]
.sym 59815 waittimer2_count[0]
.sym 59834 basesoc_uart_rx_fifo_wrport_we
.sym 59849 $abc$35683$n3228
.sym 59850 basesoc_uart_rx_fifo_readable
.sym 59869 $abc$35683$n3240
.sym 59870 basesoc_uart_rx_fifo_level0[4]
.sym 59875 basesoc_uart_phy_source_valid
.sym 59878 basesoc_uart_rx_fifo_level0[4]
.sym 59913 basesoc_uart_rx_fifo_level0[4]
.sym 59914 basesoc_uart_phy_source_valid
.sym 59915 $abc$35683$n3240
.sym 59918 $abc$35683$n3228
.sym 59919 basesoc_uart_rx_fifo_readable
.sym 59920 $abc$35683$n3240
.sym 59921 basesoc_uart_rx_fifo_level0[4]
.sym 59933 $abc$35683$n5773
.sym 59934 $abc$35683$n5775
.sym 59935 $abc$35683$n5777
.sym 59936 $abc$35683$n5779
.sym 59937 $abc$35683$n5781
.sym 59938 $abc$35683$n5783
.sym 59945 basesoc_uart_tx_fifo_wrport_we
.sym 59949 basesoc_uart_tx_fifo_do_read
.sym 59981 sys_rst
.sym 59982 user_btn2
.sym 59994 $abc$35683$n5797
.sym 59999 $abc$35683$n2920
.sym 60048 sys_rst
.sym 60049 user_btn2
.sym 60050 $abc$35683$n5797
.sym 60051 $abc$35683$n2920
.sym 60052 clk12_$glb_clk
.sym 60054 $abc$35683$n5785
.sym 60055 $abc$35683$n5787
.sym 60056 $abc$35683$n5789
.sym 60057 $abc$35683$n5791
.sym 60058 $abc$35683$n5793
.sym 60059 $abc$35683$n5795
.sym 60060 $abc$35683$n5797
.sym 60061 $abc$35683$n5799
.sym 60066 eventmanager_status_w[2]
.sym 60067 sys_rst
.sym 60072 basesoc_uart_phy_tx_busy
.sym 60074 user_btn2
.sym 60078 user_btn2
.sym 60081 $abc$35683$n2920
.sym 60097 $abc$35683$n2920
.sym 60098 $abc$35683$n176
.sym 60102 $abc$35683$n174
.sym 60106 user_btn2
.sym 60110 $abc$35683$n172
.sym 60113 $abc$35683$n170
.sym 60115 sys_rst
.sym 60118 $abc$35683$n5799
.sym 60121 $abc$35683$n5789
.sym 60123 $abc$35683$n5793
.sym 60128 $abc$35683$n172
.sym 60134 $abc$35683$n174
.sym 60135 $abc$35683$n172
.sym 60136 $abc$35683$n176
.sym 60137 $abc$35683$n170
.sym 60140 user_btn2
.sym 60142 sys_rst
.sym 60143 $abc$35683$n5789
.sym 60146 $abc$35683$n5799
.sym 60147 sys_rst
.sym 60149 user_btn2
.sym 60153 $abc$35683$n174
.sym 60159 $abc$35683$n170
.sym 60165 $abc$35683$n176
.sym 60170 $abc$35683$n5793
.sym 60171 user_btn2
.sym 60173 sys_rst
.sym 60174 $abc$35683$n2920
.sym 60175 clk12_$glb_clk
.sym 60177 $abc$35683$n5801
.sym 60180 $abc$35683$n178
.sym 60183 waittimer2_count[16]
.sym 60194 user_btn2
.sym 60374 serial_tx
.sym 60396 serial_tx
.sym 60405 array_muxed0[14]
.sym 60411 $abc$35683$n2947
.sym 60417 picorv32.reg_next_pc[14]
.sym 60418 sys_rst
.sym 60420 basesoc_picorv327[17]
.sym 60421 $abc$35683$n3847_1
.sym 60523 user_btn_n
.sym 60527 $abc$35683$n2926_1
.sym 60532 $abc$35683$n2934_1
.sym 60533 basesoc_dat_w[1]
.sym 60540 array_muxed0[14]
.sym 60547 array_muxed1[7]
.sym 60549 slave_sel[2]
.sym 60555 array_muxed0[14]
.sym 60569 $PACKER_VCC_NET
.sym 60572 array_muxed0[14]
.sym 60584 slave_sel[1]
.sym 60591 $abc$35683$n2926_1
.sym 60614 spiflash_miso
.sym 60631 $abc$35683$n2947
.sym 60669 spiflash_miso
.sym 60683 $abc$35683$n2947
.sym 60684 clk12_$glb_clk
.sym 60685 sys_rst_$glb_sr
.sym 60686 $abc$35683$n3340
.sym 60687 $abc$35683$n3337
.sym 60688 $abc$35683$n220
.sym 60689 $abc$35683$n2936_1
.sym 60691 $abc$35683$n2928_1
.sym 60692 $abc$35683$n2939
.sym 60693 $abc$35683$n2950
.sym 60697 $abc$35683$n3851
.sym 60698 $abc$35683$n3433
.sym 60699 basesoc_dat_w[1]
.sym 60700 spiflash_miso
.sym 60702 $abc$35683$n3802
.sym 60705 user_btn1
.sym 60716 $abc$35683$n2934_1
.sym 60717 $abc$35683$n2997
.sym 60718 basesoc_dat_w[1]
.sym 60720 slave_sel_r[1]
.sym 60721 $abc$35683$n2913
.sym 60729 $abc$35683$n2942
.sym 60734 spiflash_i
.sym 60739 array_muxed0[14]
.sym 60742 $abc$35683$n3344
.sym 60752 $abc$35683$n3337
.sym 60755 spiflash_bus_dat_r[15]
.sym 60758 sys_rst
.sym 60778 spiflash_bus_dat_r[15]
.sym 60779 $abc$35683$n3344
.sym 60780 array_muxed0[14]
.sym 60781 $abc$35683$n3337
.sym 60785 spiflash_i
.sym 60786 sys_rst
.sym 60806 $abc$35683$n2942
.sym 60807 clk12_$glb_clk
.sym 60808 sys_rst_$glb_sr
.sym 60809 $abc$35683$n2930
.sym 60811 slave_sel_r[0]
.sym 60812 slave_sel_r[1]
.sym 60813 $abc$35683$n2922
.sym 60814 $abc$35683$n2932_1
.sym 60815 $abc$35683$n2924
.sym 60819 picorv32.reg_pc[3]
.sym 60820 $abc$35683$n5281
.sym 60822 $abc$35683$n2942
.sym 60823 $abc$35683$n2942
.sym 60826 $abc$35683$n2950
.sym 60831 array_muxed1[10]
.sym 60832 $abc$35683$n220
.sym 60833 array_muxed0[17]
.sym 60834 array_muxed0[21]
.sym 60836 picorv32.mem_rdata_latched[31]
.sym 60837 picorv32.decoded_imm_uj[24]
.sym 60838 waittimer1_count[5]
.sym 60841 $abc$35683$n3045
.sym 60842 $abc$35683$n2912
.sym 60843 $abc$35683$n2950
.sym 60844 array_muxed0[4]
.sym 60851 array_muxed0[17]
.sym 60852 $abc$35683$n3344
.sym 60853 spiflash_bus_dat_r[0]
.sym 60855 array_muxed0[19]
.sym 60857 array_muxed0[20]
.sym 60858 array_muxed0[21]
.sym 60859 $abc$35683$n3337
.sym 60860 spiflash_bus_dat_r[6]
.sym 60862 spiflash_bus_dat_r[3]
.sym 60864 spiflash_bus_dat_r[1]
.sym 60868 $abc$35683$n2942
.sym 60869 spiflash_bus_dat_r[4]
.sym 60873 spiflash_bus_dat_r[5]
.sym 60874 spiflash_bus_dat_r[2]
.sym 60876 array_muxed0[15]
.sym 60878 array_muxed0[18]
.sym 60880 array_muxed0[16]
.sym 60883 $abc$35683$n3337
.sym 60884 spiflash_bus_dat_r[1]
.sym 60885 $abc$35683$n3344
.sym 60886 array_muxed0[16]
.sym 60889 spiflash_bus_dat_r[6]
.sym 60890 $abc$35683$n3337
.sym 60891 array_muxed0[21]
.sym 60892 $abc$35683$n3344
.sym 60895 $abc$35683$n3344
.sym 60896 array_muxed0[20]
.sym 60897 $abc$35683$n3337
.sym 60898 spiflash_bus_dat_r[5]
.sym 60901 array_muxed0[18]
.sym 60902 $abc$35683$n3337
.sym 60903 spiflash_bus_dat_r[3]
.sym 60904 $abc$35683$n3344
.sym 60907 $abc$35683$n3344
.sym 60908 array_muxed0[17]
.sym 60909 $abc$35683$n3337
.sym 60910 spiflash_bus_dat_r[2]
.sym 60919 $abc$35683$n3337
.sym 60920 array_muxed0[15]
.sym 60921 $abc$35683$n3344
.sym 60922 spiflash_bus_dat_r[0]
.sym 60925 array_muxed0[19]
.sym 60926 $abc$35683$n3337
.sym 60927 spiflash_bus_dat_r[4]
.sym 60928 $abc$35683$n3344
.sym 60929 $abc$35683$n2942
.sym 60930 clk12_$glb_clk
.sym 60931 sys_rst_$glb_sr
.sym 60932 picorv32.decoded_imm_uj[24]
.sym 60933 $abc$35683$n2911
.sym 60934 $abc$35683$n2917_1
.sym 60935 $abc$35683$n2915
.sym 60936 $abc$35683$n3803_1
.sym 60937 $abc$35683$n2913
.sym 60938 $abc$35683$n2909
.sym 60939 $abc$35683$n2919_1
.sym 60942 $abc$35683$n5283
.sym 60947 slave_sel_r[1]
.sym 60948 spiflash_bus_dat_r[7]
.sym 60951 $abc$35683$n2930
.sym 60955 $abc$35683$n2997
.sym 60960 waittimer1_count[1]
.sym 60962 basesoc_picorv32_trap
.sym 60965 basesoc_picorv327[18]
.sym 60967 $PACKER_VCC_NET
.sym 60979 user_btn1
.sym 60984 $abc$35683$n2907
.sym 60987 $abc$35683$n5814
.sym 61008 user_btn1
.sym 61009 $abc$35683$n5814
.sym 61052 $abc$35683$n2907
.sym 61053 clk12_$glb_clk
.sym 61054 sys_rst_$glb_sr
.sym 61055 waittimer1_count[1]
.sym 61057 $abc$35683$n3698
.sym 61059 $abc$35683$n2912
.sym 61060 $abc$35683$n3706_1
.sym 61068 basesoc_we
.sym 61072 $abc$35683$n2997
.sym 61073 basesoc_we
.sym 61074 basesoc_bus_wishbone_dat_r[4]
.sym 61075 basesoc_uart_phy_rx
.sym 61077 $abc$35683$n2910
.sym 61078 $abc$35683$n2917_1
.sym 61079 picorv32.reg_next_pc[11]
.sym 61081 picorv32.reg_next_pc[6]
.sym 61083 $abc$35683$n3734_1
.sym 61085 picorv32.reg_next_pc[8]
.sym 61089 $abc$35683$n3685_1
.sym 61096 $abc$35683$n3685_1
.sym 61097 $abc$35683$n232
.sym 61100 $abc$35683$n4708
.sym 61101 $abc$35683$n3769
.sym 61102 $abc$35683$n4710
.sym 61106 $abc$35683$n4650
.sym 61107 $abc$35683$n4707
.sym 61108 $abc$35683$n4647
.sym 61109 basesoc_picorv327[19]
.sym 61110 $abc$35683$n4648
.sym 61111 basesoc_picorv327[20]
.sym 61112 $abc$35683$n3851
.sym 61113 $abc$35683$n3045
.sym 61114 $abc$35683$n3847_1
.sym 61115 basesoc_picorv327[17]
.sym 61118 $abc$35683$n3849
.sym 61120 $abc$35683$n3853
.sym 61122 basesoc_picorv32_trap
.sym 61123 $abc$35683$n2997
.sym 61125 basesoc_picorv327[18]
.sym 61129 $abc$35683$n3851
.sym 61130 $abc$35683$n3769
.sym 61131 basesoc_picorv327[19]
.sym 61135 basesoc_picorv327[17]
.sym 61137 $abc$35683$n3769
.sym 61138 $abc$35683$n3847_1
.sym 61141 $abc$35683$n3685_1
.sym 61142 $abc$35683$n3045
.sym 61143 $abc$35683$n4707
.sym 61144 $abc$35683$n4647
.sym 61147 $abc$35683$n232
.sym 61149 basesoc_picorv32_trap
.sym 61153 $abc$35683$n3685_1
.sym 61154 $abc$35683$n3045
.sym 61155 $abc$35683$n4710
.sym 61156 $abc$35683$n4650
.sym 61159 $abc$35683$n3045
.sym 61160 $abc$35683$n3685_1
.sym 61161 $abc$35683$n4648
.sym 61162 $abc$35683$n4708
.sym 61165 basesoc_picorv327[20]
.sym 61166 $abc$35683$n3853
.sym 61168 $abc$35683$n3769
.sym 61172 basesoc_picorv327[18]
.sym 61173 $abc$35683$n3769
.sym 61174 $abc$35683$n3849
.sym 61175 $abc$35683$n2997
.sym 61176 clk12_$glb_clk
.sym 61178 $abc$35683$n3734_1
.sym 61179 picorv32.reg_next_pc[8]
.sym 61181 $abc$35683$n3738_1
.sym 61182 $abc$35683$n3726_1
.sym 61183 $abc$35683$n3718
.sym 61184 picorv32.reg_next_pc[11]
.sym 61185 picorv32.reg_next_pc[6]
.sym 61189 picorv32.reg_pc[16]
.sym 61192 $abc$35683$n3185
.sym 61193 array_muxed0[9]
.sym 61195 $abc$35683$n4709
.sym 61196 $abc$35683$n2976
.sym 61197 $abc$35683$n3769
.sym 61199 $abc$35683$n3181
.sym 61200 $abc$35683$n2905
.sym 61202 picorv32.reg_out[20]
.sym 61203 picorv32.reg_next_pc[12]
.sym 61204 $abc$35683$n3849
.sym 61207 $abc$35683$n4565
.sym 61208 picorv32.reg_next_pc[13]
.sym 61210 $abc$35683$n4505
.sym 61211 $PACKER_VCC_NET
.sym 61212 picorv32.reg_next_pc[5]
.sym 61213 picorv32.reg_next_pc[8]
.sym 61219 $abc$35683$n4712
.sym 61221 $abc$35683$n3690
.sym 61222 $abc$35683$n4715
.sym 61223 $abc$35683$n4655
.sym 61224 $abc$35683$n4717
.sym 61225 $abc$35683$n4511
.sym 61227 $abc$35683$n4657
.sym 61228 $abc$35683$n4713
.sym 61229 $abc$35683$n4652
.sym 61231 $abc$35683$n3702
.sym 61232 $abc$35683$n3694
.sym 61234 $abc$35683$n4502
.sym 61235 $abc$35683$n4653
.sym 61236 $abc$35683$n4505
.sym 61238 $abc$35683$n3685_1
.sym 61240 $abc$35683$n4532
.sym 61241 $abc$35683$n3045
.sym 61243 $abc$35683$n3683
.sym 61246 $abc$35683$n3685_1
.sym 61247 $abc$35683$n3045
.sym 61248 $abc$35683$n3730_1
.sym 61252 $abc$35683$n4511
.sym 61253 $abc$35683$n3702
.sym 61255 $abc$35683$n3683
.sym 61258 $abc$35683$n4505
.sym 61259 $abc$35683$n3694
.sym 61260 $abc$35683$n3683
.sym 61264 $abc$35683$n4655
.sym 61265 $abc$35683$n3685_1
.sym 61266 $abc$35683$n3045
.sym 61267 $abc$35683$n4715
.sym 61270 $abc$35683$n4532
.sym 61271 $abc$35683$n3730_1
.sym 61272 $abc$35683$n3683
.sym 61276 $abc$35683$n3690
.sym 61277 $abc$35683$n3683
.sym 61278 $abc$35683$n4502
.sym 61282 $abc$35683$n4657
.sym 61283 $abc$35683$n3685_1
.sym 61284 $abc$35683$n4717
.sym 61285 $abc$35683$n3045
.sym 61288 $abc$35683$n4712
.sym 61289 $abc$35683$n4652
.sym 61290 $abc$35683$n3045
.sym 61291 $abc$35683$n3685_1
.sym 61294 $abc$35683$n3045
.sym 61295 $abc$35683$n4653
.sym 61296 $abc$35683$n3685_1
.sym 61297 $abc$35683$n4713
.sym 61298 $abc$35683$n3021_$glb_ce
.sym 61299 clk12_$glb_clk
.sym 61300 $abc$35683$n232_$glb_sr
.sym 61301 $abc$35683$n3683
.sym 61302 picorv32.reg_next_pc[13]
.sym 61303 picorv32.reg_next_pc[16]
.sym 61304 $abc$35683$n3685_1
.sym 61305 picorv32.reg_next_pc[15]
.sym 61306 $abc$35683$n3742_1
.sym 61307 $abc$35683$n3750_1
.sym 61308 $abc$35683$n3849
.sym 61311 $abc$35683$n4169
.sym 61313 $abc$35683$n4657
.sym 61314 $abc$35683$n4523
.sym 61318 basesoc_picorv323[6]
.sym 61319 $abc$35683$n4714
.sym 61322 picorv32.reg_next_pc[8]
.sym 61325 picorv32.reg_pc[16]
.sym 61326 $abc$35683$n2983
.sym 61327 $abc$35683$n3045
.sym 61328 $abc$35683$n4520
.sym 61330 array_muxed0[21]
.sym 61331 picorv32.reg_next_pc[10]
.sym 61332 $abc$35683$n3045
.sym 61333 $abc$35683$n3045
.sym 61334 $abc$35683$n3641
.sym 61336 $abc$35683$n4538
.sym 61342 picorv32.reg_next_pc[20]
.sym 61343 $abc$35683$n4553
.sym 61344 $abc$35683$n3722
.sym 61345 $abc$35683$n3045
.sym 61346 $abc$35683$n4724
.sym 61350 $abc$35683$n4665
.sym 61352 $abc$35683$n4520
.sym 61354 $abc$35683$n4526
.sym 61355 $abc$35683$n4725
.sym 61356 $abc$35683$n3710
.sym 61357 $abc$35683$n3714
.sym 61358 $abc$35683$n3683
.sym 61359 $abc$35683$n3045
.sym 61360 $abc$35683$n3758_1
.sym 61361 $abc$35683$n3762_1
.sym 61362 picorv32.reg_out[20]
.sym 61363 $abc$35683$n3673
.sym 61367 $abc$35683$n4556
.sym 61369 $abc$35683$n3685_1
.sym 61371 $abc$35683$n4517
.sym 61372 $abc$35683$n4664
.sym 61375 picorv32.reg_out[20]
.sym 61377 picorv32.reg_next_pc[20]
.sym 61378 $abc$35683$n3673
.sym 61382 $abc$35683$n3758_1
.sym 61383 $abc$35683$n4553
.sym 61384 $abc$35683$n3683
.sym 61387 $abc$35683$n4724
.sym 61388 $abc$35683$n4664
.sym 61389 $abc$35683$n3685_1
.sym 61390 $abc$35683$n3045
.sym 61393 $abc$35683$n3045
.sym 61394 $abc$35683$n3685_1
.sym 61395 $abc$35683$n4665
.sym 61396 $abc$35683$n4725
.sym 61399 $abc$35683$n4517
.sym 61400 $abc$35683$n3710
.sym 61401 $abc$35683$n3683
.sym 61405 $abc$35683$n3762_1
.sym 61406 $abc$35683$n3683
.sym 61408 $abc$35683$n4556
.sym 61411 $abc$35683$n3722
.sym 61412 $abc$35683$n4526
.sym 61413 $abc$35683$n3683
.sym 61417 $abc$35683$n4520
.sym 61418 $abc$35683$n3714
.sym 61420 $abc$35683$n3683
.sym 61421 $abc$35683$n3021_$glb_ce
.sym 61422 clk12_$glb_clk
.sym 61423 $abc$35683$n232_$glb_sr
.sym 61424 $abc$35683$n3778
.sym 61425 $abc$35683$n3794_1
.sym 61426 picorv32.reg_next_pc[30]
.sym 61427 picorv32.reg_next_pc[31]
.sym 61428 picorv32.reg_next_pc[17]
.sym 61429 $abc$35683$n3786_1
.sym 61430 $abc$35683$n3798_1
.sym 61431 picorv32.reg_next_pc[28]
.sym 61437 $abc$35683$n4722
.sym 61439 $abc$35683$n4723
.sym 61445 picorv32.reg_next_pc[13]
.sym 61446 picorv32.reg_next_pc[20]
.sym 61448 picorv32.reg_next_pc[16]
.sym 61449 $abc$35683$n4541
.sym 61450 picorv32.reg_next_pc[26]
.sym 61452 basesoc_picorv327[18]
.sym 61453 $abc$35683$n4583
.sym 61454 basesoc_picorv32_trap
.sym 61456 $abc$35683$n4496
.sym 61457 $abc$35683$n4532
.sym 61458 $abc$35683$n3043
.sym 61459 picorv32.reg_pc[17]
.sym 61465 $abc$35683$n4706
.sym 61467 $abc$35683$n4499
.sym 61468 $abc$35683$n4577
.sym 61469 $abc$35683$n4732
.sym 61470 $abc$35683$n4728
.sym 61471 $abc$35683$n3750_1
.sym 61473 $abc$35683$n3683
.sym 61475 $abc$35683$n4499
.sym 61476 $abc$35683$n3685_1
.sym 61477 $abc$35683$n4565
.sym 61478 $abc$35683$n3686
.sym 61479 $abc$35683$n4672
.sym 61480 $abc$35683$n3774
.sym 61481 $abc$35683$n3790
.sym 61482 $abc$35683$n4496
.sym 61483 $abc$35683$n2997_1
.sym 61484 $abc$35683$n3043
.sym 61487 $abc$35683$n3045
.sym 61488 picorv32.instr_jal
.sym 61489 $abc$35683$n4668
.sym 61491 $abc$35683$n3684
.sym 61493 $abc$35683$n3045
.sym 61496 $abc$35683$n4547
.sym 61498 $abc$35683$n4732
.sym 61499 $abc$35683$n4672
.sym 61500 $abc$35683$n3685_1
.sym 61501 $abc$35683$n3045
.sym 61504 $abc$35683$n4577
.sym 61506 $abc$35683$n3683
.sym 61507 $abc$35683$n3790
.sym 61510 $abc$35683$n2997_1
.sym 61511 $abc$35683$n4499
.sym 61512 $abc$35683$n3685_1
.sym 61513 $abc$35683$n4496
.sym 61516 $abc$35683$n3683
.sym 61517 $abc$35683$n3774
.sym 61518 $abc$35683$n4565
.sym 61522 $abc$35683$n3750_1
.sym 61524 $abc$35683$n4547
.sym 61525 $abc$35683$n3683
.sym 61528 picorv32.instr_jal
.sym 61529 $abc$35683$n4706
.sym 61530 $abc$35683$n3043
.sym 61531 $abc$35683$n2997_1
.sym 61534 $abc$35683$n3686
.sym 61535 $abc$35683$n3684
.sym 61536 $abc$35683$n4499
.sym 61537 $abc$35683$n3683
.sym 61540 $abc$35683$n4668
.sym 61541 $abc$35683$n3685_1
.sym 61542 $abc$35683$n4728
.sym 61543 $abc$35683$n3045
.sym 61544 $abc$35683$n3021_$glb_ce
.sym 61545 clk12_$glb_clk
.sym 61546 $abc$35683$n232_$glb_sr
.sym 61547 picorv32.reg_pc[8]
.sym 61548 $abc$35683$n3845_1
.sym 61549 $abc$35683$n3843
.sym 61550 picorv32.reg_pc[10]
.sym 61551 $abc$35683$n3641
.sym 61552 $abc$35683$n4538
.sym 61553 $abc$35683$n4514
.sym 61554 picorv32.reg_next_pc[26]
.sym 61557 picorv32.reg_pc[13]
.sym 61559 $abc$35683$n4673
.sym 61562 $abc$35683$n4577
.sym 61567 basesoc_ctrl_storage[16]
.sym 61570 picorv32.reg_next_pc[30]
.sym 61571 picorv32.reg_next_pc[11]
.sym 61572 $abc$35683$n231
.sym 61573 picorv32.reg_pc[19]
.sym 61574 $abc$35683$n3675
.sym 61575 $abc$35683$n4541
.sym 61576 $abc$35683$n4574
.sym 61577 picorv32.reg_pc[11]
.sym 61578 picorv32.reg_next_pc[6]
.sym 61579 picorv32.reg_out[18]
.sym 61580 $abc$35683$n3673
.sym 61581 picorv32.cpuregs_wrdata[6]
.sym 61582 picorv32.reg_next_pc[8]
.sym 61590 $abc$35683$n4523
.sym 61592 picorv32.reg_next_pc[17]
.sym 61595 $abc$35683$n4547
.sym 61596 picorv32.reg_out[17]
.sym 61598 $abc$35683$n3675
.sym 61600 picorv32.reg_next_pc[19]
.sym 61602 picorv32.irq_state[0]
.sym 61604 $abc$35683$n3673
.sym 61605 picorv32.reg_next_pc[14]
.sym 61607 $abc$35683$n3740_1
.sym 61609 $abc$35683$n4538
.sym 61610 $abc$35683$n4541
.sym 61611 picorv32.reg_out[19]
.sym 61619 $abc$35683$n3728_1
.sym 61622 $abc$35683$n4538
.sym 61627 picorv32.reg_out[17]
.sym 61628 $abc$35683$n3673
.sym 61630 picorv32.reg_next_pc[17]
.sym 61633 $abc$35683$n3673
.sym 61634 $abc$35683$n3675
.sym 61635 $abc$35683$n3728_1
.sym 61636 picorv32.reg_next_pc[14]
.sym 61642 $abc$35683$n4541
.sym 61646 picorv32.reg_next_pc[19]
.sym 61647 $abc$35683$n3673
.sym 61648 picorv32.reg_out[19]
.sym 61651 $abc$35683$n4547
.sym 61657 picorv32.reg_next_pc[17]
.sym 61658 picorv32.irq_state[0]
.sym 61659 $abc$35683$n3673
.sym 61660 $abc$35683$n3740_1
.sym 61664 $abc$35683$n4523
.sym 61667 $abc$35683$n3021_$glb_ce
.sym 61668 clk12_$glb_clk
.sym 61669 $abc$35683$n232_$glb_sr
.sym 61670 $abc$35683$n4144
.sym 61671 $abc$35683$n3825
.sym 61672 $abc$35683$n4145
.sym 61673 picorv32.cpuregs_wrdata[6]
.sym 61674 picorv32.cpuregs_wrdata[8]
.sym 61675 picorv32.reg_out[6]
.sym 61676 $abc$35683$n4508
.sym 61677 $abc$35683$n3696
.sym 61682 picorv32.reg_out[16]
.sym 61683 basesoc_uart_phy_rx_reg[5]
.sym 61684 $abc$35683$n2767
.sym 61689 picorv32.reg_pc[8]
.sym 61690 $abc$35683$n4550
.sym 61691 $abc$35683$n3704
.sym 61692 $abc$35683$n4697
.sym 61694 basesoc_picorv327[6]
.sym 61695 picorv32.reg_next_pc[12]
.sym 61696 picorv32.reg_pc[10]
.sym 61697 picorv32.reg_pc[15]
.sym 61698 $abc$35683$n231
.sym 61699 $abc$35683$n4565
.sym 61700 picorv32.reg_next_pc[13]
.sym 61701 picorv32.reg_pc[13]
.sym 61702 $abc$35683$n4505
.sym 61703 picorv32.reg_next_pc[17]
.sym 61704 picorv32.reg_next_pc[5]
.sym 61705 picorv32.reg_pc[3]
.sym 61711 $abc$35683$n5279
.sym 61716 $abc$35683$n2868
.sym 61717 $abc$35683$n5277
.sym 61718 picorv32.reg_next_pc[14]
.sym 61720 picorv32.reg_next_pc[9]
.sym 61722 picorv32.reg_next_pc[10]
.sym 61724 picorv32.reg_next_pc[7]
.sym 61725 $abc$35683$n4502
.sym 61726 picorv32.reg_next_pc[8]
.sym 61727 $abc$35683$n5281
.sym 61729 $abc$35683$n5283
.sym 61730 $abc$35683$n4168
.sym 61731 picorv32.reg_next_pc[11]
.sym 61733 $abc$35683$n5289
.sym 61734 picorv32.irq_state[0]
.sym 61735 $abc$35683$n231
.sym 61736 $abc$35683$n4169
.sym 61739 $abc$35683$n3728_1
.sym 61740 $abc$35683$n4869
.sym 61741 $abc$35683$n5275
.sym 61742 picorv32.irq_state[0]
.sym 61747 $abc$35683$n4502
.sym 61750 $abc$35683$n231
.sym 61751 $abc$35683$n5277
.sym 61752 picorv32.irq_state[0]
.sym 61753 picorv32.reg_next_pc[8]
.sym 61756 picorv32.reg_next_pc[9]
.sym 61757 picorv32.irq_state[0]
.sym 61758 $abc$35683$n5279
.sym 61759 $abc$35683$n231
.sym 61762 $abc$35683$n2868
.sym 61763 $abc$35683$n4869
.sym 61764 $abc$35683$n3728_1
.sym 61765 $abc$35683$n5289
.sym 61768 picorv32.reg_next_pc[11]
.sym 61769 picorv32.irq_state[0]
.sym 61770 $abc$35683$n5283
.sym 61771 $abc$35683$n231
.sym 61774 $abc$35683$n4168
.sym 61775 picorv32.irq_state[0]
.sym 61776 picorv32.reg_next_pc[14]
.sym 61777 $abc$35683$n4169
.sym 61780 picorv32.reg_next_pc[7]
.sym 61781 $abc$35683$n5275
.sym 61782 picorv32.irq_state[0]
.sym 61783 $abc$35683$n231
.sym 61786 picorv32.irq_state[0]
.sym 61787 $abc$35683$n5281
.sym 61788 $abc$35683$n231
.sym 61789 picorv32.reg_next_pc[10]
.sym 61790 $abc$35683$n3021_$glb_ce
.sym 61791 clk12_$glb_clk
.sym 61792 $abc$35683$n232_$glb_sr
.sym 61793 $abc$35683$n231
.sym 61794 $abc$35683$n4165
.sym 61796 $abc$35683$n4535
.sym 61797 array_muxed0[4]
.sym 61798 picorv32.cpuregs_wrdata[15]
.sym 61799 $abc$35683$n3732_1
.sym 61800 $abc$35683$n4171
.sym 61804 basesoc_picorv327[17]
.sym 61806 $abc$35683$n4508
.sym 61808 picorv32.cpuregs_wrdata[6]
.sym 61810 $abc$35683$n3044
.sym 61813 $abc$35683$n5277
.sym 61814 picorv32.reg_next_pc[8]
.sym 61815 $abc$35683$n5279
.sym 61817 picorv32.reg_pc[16]
.sym 61818 picorv32.irq_pending[19]
.sym 61819 $abc$35683$n2983
.sym 61820 $abc$35683$n3016_1
.sym 61821 picorv32.alu_out_q[15]
.sym 61822 picorv32.cpuregs_rs1[6]
.sym 61823 picorv32.alu_out_q[6]
.sym 61824 $abc$35683$n4151
.sym 61825 $abc$35683$n5273
.sym 61826 $abc$35683$n231
.sym 61827 $abc$35683$n5275
.sym 61835 picorv32.reg_next_pc[3]
.sym 61836 $abc$35683$n4499
.sym 61837 $abc$35683$n4535
.sym 61839 $abc$35683$n4166
.sym 61840 $abc$35683$n3724_1
.sym 61843 picorv32.reg_next_pc[13]
.sym 61844 $abc$35683$n2868
.sym 61848 $abc$35683$n4529
.sym 61851 $abc$35683$n4496
.sym 61852 picorv32.irq_state[0]
.sym 61855 $abc$35683$n3673
.sym 61856 $abc$35683$n4869
.sym 61857 $abc$35683$n3675
.sym 61858 $abc$35683$n231
.sym 61859 $abc$35683$n4165
.sym 61860 $abc$35683$n5287
.sym 61861 $abc$35683$n5267
.sym 61867 picorv32.irq_state[0]
.sym 61868 picorv32.reg_next_pc[3]
.sym 61869 $abc$35683$n5267
.sym 61870 $abc$35683$n231
.sym 61875 $abc$35683$n4529
.sym 61879 $abc$35683$n4165
.sym 61882 $abc$35683$n4166
.sym 61888 $abc$35683$n4499
.sym 61892 $abc$35683$n4496
.sym 61897 $abc$35683$n2868
.sym 61898 $abc$35683$n3724_1
.sym 61899 $abc$35683$n5287
.sym 61900 $abc$35683$n4869
.sym 61903 $abc$35683$n3724_1
.sym 61904 $abc$35683$n3673
.sym 61905 picorv32.reg_next_pc[13]
.sym 61906 $abc$35683$n3675
.sym 61911 $abc$35683$n4535
.sym 61913 $abc$35683$n3021_$glb_ce
.sym 61914 clk12_$glb_clk
.sym 61915 $abc$35683$n232_$glb_sr
.sym 61916 $abc$35683$n6170
.sym 61917 $abc$35683$n4544
.sym 61919 basesoc_uart_phy_phase_accumulator_tx[0]
.sym 61921 basesoc_uart_phy_phase_accumulator_tx[3]
.sym 61922 $abc$35683$n4869
.sym 61923 basesoc_uart_phy_phase_accumulator_tx[2]
.sym 61928 $abc$35683$n2709
.sym 61930 $abc$35683$n2709
.sym 61931 $abc$35683$n4535
.sym 61932 $abc$35683$n2868
.sym 61933 picorv32.reg_next_pc[25]
.sym 61934 picorv32.cpuregs_wrdata[13]
.sym 61935 $abc$35683$n231
.sym 61936 $abc$35683$n2868
.sym 61937 $abc$35683$n2997
.sym 61940 $abc$35683$n4583
.sym 61941 $abc$35683$n4651_1
.sym 61942 picorv32.reg_next_pc[26]
.sym 61943 $abc$35683$n2868
.sym 61944 basesoc_picorv327[18]
.sym 61945 picorv32.reg_next_pc[16]
.sym 61946 $abc$35683$n5287
.sym 61947 $abc$35683$n5267
.sym 61948 $abc$35683$n5289
.sym 61949 $abc$35683$n4532
.sym 61950 $abc$35683$n5291
.sym 61951 picorv32.reg_pc[17]
.sym 61957 $abc$35683$n231
.sym 61958 $abc$35683$n4511
.sym 61959 $abc$35683$n2868
.sym 61960 $abc$35683$n5271
.sym 61961 $abc$35683$n4178
.sym 61964 picorv32.irq_state[0]
.sym 61965 $abc$35683$n231
.sym 61967 picorv32.reg_next_pc[21]
.sym 61968 picorv32.irq_state[1]
.sym 61969 $abc$35683$n3740_1
.sym 61972 picorv32.irq_state[0]
.sym 61973 picorv32.reg_next_pc[17]
.sym 61976 picorv32.reg_next_pc[5]
.sym 61977 $abc$35683$n4505
.sym 61979 $abc$35683$n5295
.sym 61980 $abc$35683$n3016_1
.sym 61984 $abc$35683$n5303
.sym 61986 $abc$35683$n4508
.sym 61988 $abc$35683$n4177
.sym 61990 picorv32.irq_state[0]
.sym 61991 $abc$35683$n5271
.sym 61992 $abc$35683$n231
.sym 61993 picorv32.reg_next_pc[5]
.sym 61997 $abc$35683$n4505
.sym 62003 $abc$35683$n4511
.sym 62011 $abc$35683$n4508
.sym 62014 picorv32.irq_state[1]
.sym 62015 $abc$35683$n3740_1
.sym 62016 $abc$35683$n2868
.sym 62017 $abc$35683$n3016_1
.sym 62021 $abc$35683$n4177
.sym 62023 $abc$35683$n4178
.sym 62026 $abc$35683$n5303
.sym 62027 picorv32.irq_state[0]
.sym 62028 $abc$35683$n231
.sym 62029 picorv32.reg_next_pc[21]
.sym 62032 $abc$35683$n231
.sym 62033 picorv32.reg_next_pc[17]
.sym 62034 picorv32.irq_state[0]
.sym 62035 $abc$35683$n5295
.sym 62036 $abc$35683$n3021_$glb_ce
.sym 62037 clk12_$glb_clk
.sym 62038 $abc$35683$n232_$glb_sr
.sym 62039 basesoc_uart_phy_phase_accumulator_tx[11]
.sym 62040 picorv32.cpuregs_wrdata[16]
.sym 62041 $abc$35683$n4175
.sym 62042 $abc$35683$n4568
.sym 62043 $abc$35683$n4174
.sym 62044 basesoc_uart_phy_phase_accumulator_tx[12]
.sym 62045 basesoc_uart_phy_phase_accumulator_tx[22]
.sym 62046 $abc$35683$n3744_1
.sym 62050 $abc$35683$n4739_1
.sym 62052 $abc$35683$n4869
.sym 62055 picorv32.reg_pc[5]
.sym 62057 $abc$35683$n3740_1
.sym 62063 $abc$35683$n3673
.sym 62064 $abc$35683$n231
.sym 62065 picorv32.reg_pc[11]
.sym 62066 picorv32.reg_pc[6]
.sym 62067 picorv32.reg_out[18]
.sym 62068 $abc$35683$n3736
.sym 62069 $abc$35683$n3675
.sym 62070 picorv32.reg_next_pc[18]
.sym 62071 $abc$35683$n4869
.sym 62072 $abc$35683$n4574
.sym 62073 picorv32.reg_pc[19]
.sym 62074 picorv32.cpuregs_rs1[9]
.sym 62080 picorv32.reg_pc[2]
.sym 62081 picorv32.reg_pc[5]
.sym 62083 picorv32.reg_pc[8]
.sym 62087 $abc$35683$n6645
.sym 62090 picorv32.reg_pc[7]
.sym 62091 picorv32.reg_pc[6]
.sym 62094 picorv32.reg_pc[9]
.sym 62098 picorv32.reg_pc[3]
.sym 62109 picorv32.reg_pc[4]
.sym 62112 $auto$alumacc.cc:474:replace_alu$5975.C[3]
.sym 62114 $abc$35683$n6645
.sym 62115 picorv32.reg_pc[2]
.sym 62118 $auto$alumacc.cc:474:replace_alu$5975.C[4]
.sym 62120 picorv32.reg_pc[3]
.sym 62122 $auto$alumacc.cc:474:replace_alu$5975.C[3]
.sym 62124 $auto$alumacc.cc:474:replace_alu$5975.C[5]
.sym 62127 picorv32.reg_pc[4]
.sym 62128 $auto$alumacc.cc:474:replace_alu$5975.C[4]
.sym 62130 $auto$alumacc.cc:474:replace_alu$5975.C[6]
.sym 62133 picorv32.reg_pc[5]
.sym 62134 $auto$alumacc.cc:474:replace_alu$5975.C[5]
.sym 62136 $auto$alumacc.cc:474:replace_alu$5975.C[7]
.sym 62139 picorv32.reg_pc[6]
.sym 62140 $auto$alumacc.cc:474:replace_alu$5975.C[6]
.sym 62142 $auto$alumacc.cc:474:replace_alu$5975.C[8]
.sym 62145 picorv32.reg_pc[7]
.sym 62146 $auto$alumacc.cc:474:replace_alu$5975.C[7]
.sym 62148 $auto$alumacc.cc:474:replace_alu$5975.C[9]
.sym 62150 picorv32.reg_pc[8]
.sym 62152 $auto$alumacc.cc:474:replace_alu$5975.C[8]
.sym 62154 $auto$alumacc.cc:474:replace_alu$5975.C[10]
.sym 62157 picorv32.reg_pc[9]
.sym 62158 $auto$alumacc.cc:474:replace_alu$5975.C[9]
.sym 62162 picorv32.cpuregs_wrdata[30]
.sym 62164 $abc$35683$n4181
.sym 62165 $abc$35683$n4180
.sym 62166 picorv32.reg_pc[26]
.sym 62167 picorv32.cpuregs_wrdata[18]
.sym 62168 $abc$35683$n4206
.sym 62169 picorv32.reg_pc[14]
.sym 62176 picorv32.irq_state[0]
.sym 62179 interface5_bank_bus_dat_r[1]
.sym 62182 picorv32.irq_state[0]
.sym 62184 picorv32.cpuregs_wrdata[29]
.sym 62186 picorv32.reg_pc[3]
.sym 62187 picorv32.reg_pc[26]
.sym 62188 picorv32.reg_pc[10]
.sym 62189 $abc$35683$n4544
.sym 62190 picorv32.reg_pc[15]
.sym 62191 $abc$35683$n4565
.sym 62192 basesoc_dat_w[7]
.sym 62193 picorv32.reg_pc[14]
.sym 62194 picorv32.reg_pc[13]
.sym 62195 $abc$35683$n3032
.sym 62196 basesoc_uart_phy_storage[17]
.sym 62197 basesoc_picorv327[6]
.sym 62198 $auto$alumacc.cc:474:replace_alu$5975.C[10]
.sym 62206 picorv32.reg_pc[10]
.sym 62214 picorv32.reg_pc[15]
.sym 62221 picorv32.reg_pc[17]
.sym 62225 picorv32.reg_pc[11]
.sym 62226 picorv32.reg_pc[16]
.sym 62229 picorv32.reg_pc[12]
.sym 62232 picorv32.reg_pc[13]
.sym 62234 picorv32.reg_pc[14]
.sym 62235 $auto$alumacc.cc:474:replace_alu$5975.C[11]
.sym 62237 picorv32.reg_pc[10]
.sym 62239 $auto$alumacc.cc:474:replace_alu$5975.C[10]
.sym 62241 $auto$alumacc.cc:474:replace_alu$5975.C[12]
.sym 62243 picorv32.reg_pc[11]
.sym 62245 $auto$alumacc.cc:474:replace_alu$5975.C[11]
.sym 62247 $auto$alumacc.cc:474:replace_alu$5975.C[13]
.sym 62249 picorv32.reg_pc[12]
.sym 62251 $auto$alumacc.cc:474:replace_alu$5975.C[12]
.sym 62253 $auto$alumacc.cc:474:replace_alu$5975.C[14]
.sym 62255 picorv32.reg_pc[13]
.sym 62257 $auto$alumacc.cc:474:replace_alu$5975.C[13]
.sym 62259 $auto$alumacc.cc:474:replace_alu$5975.C[15]
.sym 62262 picorv32.reg_pc[14]
.sym 62263 $auto$alumacc.cc:474:replace_alu$5975.C[14]
.sym 62265 $auto$alumacc.cc:474:replace_alu$5975.C[16]
.sym 62267 picorv32.reg_pc[15]
.sym 62269 $auto$alumacc.cc:474:replace_alu$5975.C[15]
.sym 62271 $auto$alumacc.cc:474:replace_alu$5975.C[17]
.sym 62273 picorv32.reg_pc[16]
.sym 62275 $auto$alumacc.cc:474:replace_alu$5975.C[16]
.sym 62277 $auto$alumacc.cc:474:replace_alu$5975.C[18]
.sym 62279 picorv32.reg_pc[17]
.sym 62281 $auto$alumacc.cc:474:replace_alu$5975.C[17]
.sym 62285 picorv32.cpuregs_wrdata[28]
.sym 62286 $abc$35683$n4580
.sym 62287 $abc$35683$n4219_1
.sym 62288 basesoc_uart_phy_storage[17]
.sym 62289 $abc$35683$n4212
.sym 62290 basesoc_uart_phy_storage[23]
.sym 62291 $abc$35683$n4218_1
.sym 62292 basesoc_uart_phy_storage[19]
.sym 62300 picorv32.reg_next_pc[18]
.sym 62309 $abc$35683$n4566_1
.sym 62310 picorv32.irq_pending[19]
.sym 62311 $abc$35683$n2983
.sym 62312 basesoc_uart_rx_fifo_produce[1]
.sym 62313 $abc$35683$n3007_1
.sym 62314 picorv32.cpuregs_rs1[6]
.sym 62315 $abc$35683$n5311
.sym 62316 $abc$35683$n3016_1
.sym 62317 picorv32.reg_pc[16]
.sym 62318 picorv32.cpuregs_wrdata[28]
.sym 62320 $abc$35683$n4151
.sym 62321 $auto$alumacc.cc:474:replace_alu$5975.C[18]
.sym 62334 picorv32.reg_pc[24]
.sym 62336 picorv32.reg_pc[22]
.sym 62340 picorv32.reg_pc[23]
.sym 62341 picorv32.reg_pc[21]
.sym 62343 picorv32.reg_pc[18]
.sym 62345 picorv32.reg_pc[19]
.sym 62348 picorv32.reg_pc[20]
.sym 62354 picorv32.reg_pc[25]
.sym 62358 $auto$alumacc.cc:474:replace_alu$5975.C[19]
.sym 62360 picorv32.reg_pc[18]
.sym 62362 $auto$alumacc.cc:474:replace_alu$5975.C[18]
.sym 62364 $auto$alumacc.cc:474:replace_alu$5975.C[20]
.sym 62367 picorv32.reg_pc[19]
.sym 62368 $auto$alumacc.cc:474:replace_alu$5975.C[19]
.sym 62370 $auto$alumacc.cc:474:replace_alu$5975.C[21]
.sym 62373 picorv32.reg_pc[20]
.sym 62374 $auto$alumacc.cc:474:replace_alu$5975.C[20]
.sym 62376 $auto$alumacc.cc:474:replace_alu$5975.C[22]
.sym 62378 picorv32.reg_pc[21]
.sym 62380 $auto$alumacc.cc:474:replace_alu$5975.C[21]
.sym 62382 $auto$alumacc.cc:474:replace_alu$5975.C[23]
.sym 62384 picorv32.reg_pc[22]
.sym 62386 $auto$alumacc.cc:474:replace_alu$5975.C[22]
.sym 62388 $auto$alumacc.cc:474:replace_alu$5975.C[24]
.sym 62391 picorv32.reg_pc[23]
.sym 62392 $auto$alumacc.cc:474:replace_alu$5975.C[23]
.sym 62394 $auto$alumacc.cc:474:replace_alu$5975.C[25]
.sym 62396 picorv32.reg_pc[24]
.sym 62398 $auto$alumacc.cc:474:replace_alu$5975.C[24]
.sym 62400 $auto$alumacc.cc:474:replace_alu$5975.C[26]
.sym 62403 picorv32.reg_pc[25]
.sym 62404 $auto$alumacc.cc:474:replace_alu$5975.C[25]
.sym 62408 $abc$35683$n2849
.sym 62409 picorv32.reg_pc[18]
.sym 62410 picorv32.reg_pc[28]
.sym 62411 picorv32.reg_pc[29]
.sym 62412 picorv32.reg_pc[25]
.sym 62413 picorv32.reg_pc[31]
.sym 62414 picorv32.reg_pc[20]
.sym 62415 picorv32.reg_pc[27]
.sym 62419 $abc$35683$n3031
.sym 62423 basesoc_uart_phy_source_payload_data[5]
.sym 62425 basesoc_uart_phy_storage[19]
.sym 62427 picorv32.cpuregs_wrdata[28]
.sym 62428 basesoc_uart_phy_source_payload_data[0]
.sym 62432 $abc$35683$n2868
.sym 62433 picorv32.cpu_state[0]
.sym 62434 $abc$35683$n3023_1
.sym 62435 picorv32.reg_pc[31]
.sym 62436 basesoc_picorv327[18]
.sym 62437 $abc$35683$n4651_1
.sym 62438 $abc$35683$n4583
.sym 62439 picorv32.reg_pc[27]
.sym 62440 $abc$35683$n5313
.sym 62441 basesoc_picorv327[18]
.sym 62442 picorv32.cpuregs_rs1[5]
.sym 62443 picorv32.reg_pc[17]
.sym 62444 $auto$alumacc.cc:474:replace_alu$5975.C[26]
.sym 62450 $abc$35683$n2868
.sym 62451 $abc$35683$n2849
.sym 62452 picorv32.irq_state[1]
.sym 62457 picorv32.reg_pc[26]
.sym 62460 picorv32.reg_pc[27]
.sym 62462 $abc$35683$n3784_1
.sym 62464 basesoc_uart_rx_fifo_produce[1]
.sym 62472 picorv32.reg_pc[30]
.sym 62475 picorv32.reg_pc[28]
.sym 62476 picorv32.reg_pc[29]
.sym 62478 picorv32.reg_pc[31]
.sym 62480 $abc$35683$n3031
.sym 62481 $auto$alumacc.cc:474:replace_alu$5975.C[27]
.sym 62483 picorv32.reg_pc[26]
.sym 62485 $auto$alumacc.cc:474:replace_alu$5975.C[26]
.sym 62487 $auto$alumacc.cc:474:replace_alu$5975.C[28]
.sym 62489 picorv32.reg_pc[27]
.sym 62491 $auto$alumacc.cc:474:replace_alu$5975.C[27]
.sym 62493 $auto$alumacc.cc:474:replace_alu$5975.C[29]
.sym 62495 picorv32.reg_pc[28]
.sym 62497 $auto$alumacc.cc:474:replace_alu$5975.C[28]
.sym 62499 $auto$alumacc.cc:474:replace_alu$5975.C[30]
.sym 62501 picorv32.reg_pc[29]
.sym 62503 $auto$alumacc.cc:474:replace_alu$5975.C[29]
.sym 62505 $auto$alumacc.cc:474:replace_alu$5975.C[31]
.sym 62507 picorv32.reg_pc[30]
.sym 62509 $auto$alumacc.cc:474:replace_alu$5975.C[30]
.sym 62513 picorv32.reg_pc[31]
.sym 62515 $auto$alumacc.cc:474:replace_alu$5975.C[31]
.sym 62518 $abc$35683$n3784_1
.sym 62519 $abc$35683$n2868
.sym 62520 $abc$35683$n3031
.sym 62521 picorv32.irq_state[1]
.sym 62527 basesoc_uart_rx_fifo_produce[1]
.sym 62528 $abc$35683$n2849
.sym 62529 clk12_$glb_clk
.sym 62530 sys_rst_$glb_sr
.sym 62531 $abc$35683$n4574_1
.sym 62532 basesoc_uart_phy_phase_accumulator_rx[7]
.sym 62534 basesoc_uart_phy_phase_accumulator_rx[5]
.sym 62536 $abc$35683$n4151
.sym 62537 basesoc_uart_phy_phase_accumulator_rx[3]
.sym 62538 basesoc_uart_phy_phase_accumulator_rx[6]
.sym 62545 $abc$35683$n2849
.sym 62546 picorv32.reg_pc[11]
.sym 62548 picorv32.reg_pc[27]
.sym 62550 $abc$35683$n2849
.sym 62552 picorv32.reg_pc[5]
.sym 62554 basesoc_uart_rx_fifo_wrport_we
.sym 62555 picorv32.decoded_imm[2]
.sym 62557 picorv32.reg_pc[29]
.sym 62558 picorv32.irq_pending[6]
.sym 62559 picorv32.reg_pc[6]
.sym 62560 $abc$35683$n7064
.sym 62561 $abc$35683$n4574
.sym 62562 picorv32.cpuregs_rs1[9]
.sym 62563 basesoc_uart_phy_rx_busy
.sym 62564 picorv32.cpuregs_rs1[13]
.sym 62565 $abc$35683$n4567
.sym 62566 $abc$35683$n4571
.sym 62572 $abc$35683$n4567
.sym 62574 picorv32.irq_pending[6]
.sym 62575 picorv32.cpu_state[4]
.sym 62577 picorv32.cpu_state[3]
.sym 62578 picorv32.cpuregs_rs1[9]
.sym 62579 picorv32.cpu_state[2]
.sym 62581 picorv32.irq_pending[18]
.sym 62582 $abc$35683$n3384_1
.sym 62583 basesoc_dat_w[3]
.sym 62584 $abc$35683$n7064
.sym 62585 picorv32.cpu_state[3]
.sym 62587 $abc$35683$n4658_1
.sym 62588 $abc$35683$n7065
.sym 62589 $abc$35683$n4659_1
.sym 62590 $abc$35683$n2707
.sym 62592 $abc$35683$n4568_1
.sym 62593 picorv32.cpu_state[0]
.sym 62594 picorv32.irq_mask[9]
.sym 62595 $abc$35683$n4543
.sym 62596 $abc$35683$n7077
.sym 62598 picorv32.instr_maskirq
.sym 62600 picorv32.irq_mask[18]
.sym 62601 basesoc_picorv327[18]
.sym 62602 picorv32.cpuregs_rs1[5]
.sym 62603 picorv32.irq_pending[5]
.sym 62605 $abc$35683$n4568_1
.sym 62606 picorv32.cpuregs_rs1[5]
.sym 62607 $abc$35683$n4567
.sym 62608 $abc$35683$n4543
.sym 62611 $abc$35683$n7077
.sym 62612 picorv32.cpu_state[3]
.sym 62613 picorv32.cpu_state[4]
.sym 62614 basesoc_picorv327[18]
.sym 62617 picorv32.irq_pending[6]
.sym 62618 picorv32.cpu_state[3]
.sym 62619 $abc$35683$n7065
.sym 62620 picorv32.cpu_state[0]
.sym 62623 picorv32.instr_maskirq
.sym 62624 picorv32.irq_mask[9]
.sym 62625 picorv32.cpu_state[2]
.sym 62626 picorv32.cpuregs_rs1[9]
.sym 62629 picorv32.cpu_state[3]
.sym 62630 picorv32.cpu_state[0]
.sym 62631 picorv32.irq_pending[5]
.sym 62632 $abc$35683$n7064
.sym 62635 picorv32.irq_mask[18]
.sym 62636 $abc$35683$n4658_1
.sym 62637 $abc$35683$n3384_1
.sym 62641 basesoc_dat_w[3]
.sym 62647 $abc$35683$n4659_1
.sym 62648 picorv32.irq_pending[18]
.sym 62649 picorv32.cpu_state[0]
.sym 62651 $abc$35683$n2707
.sym 62652 clk12_$glb_clk
.sym 62653 sys_rst_$glb_sr
.sym 62654 basesoc_uart_phy_phase_accumulator_rx[11]
.sym 62655 $abc$35683$n4575_1
.sym 62657 basesoc_uart_phy_phase_accumulator_rx[10]
.sym 62658 basesoc_uart_phy_phase_accumulator_rx[9]
.sym 62659 $abc$35683$n2808
.sym 62667 picorv32.irq_pending[18]
.sym 62668 $abc$35683$n3384_1
.sym 62670 basesoc_uart_rx_fifo_consume[1]
.sym 62672 picorv32.irq_pending[10]
.sym 62673 picorv32.cpu_state[3]
.sym 62677 picorv32.irq_mask[8]
.sym 62678 picorv32.cpuregs_rs1[2]
.sym 62679 $abc$35683$n3032
.sym 62680 sys_rst
.sym 62681 $abc$35683$n2713
.sym 62682 picorv32.reg_pc[15]
.sym 62683 basesoc_dat_w[2]
.sym 62684 basesoc_picorv327[6]
.sym 62685 picorv32.reg_pc[10]
.sym 62686 picorv32.reg_pc[3]
.sym 62687 $abc$35683$n4543
.sym 62689 picorv32.irq_pending[5]
.sym 62695 $abc$35683$n3036
.sym 62696 picorv32.cpu_state[4]
.sym 62699 picorv32.irq_mask[2]
.sym 62700 $abc$35683$n4738_1
.sym 62701 $abc$35683$n3671
.sym 62703 basesoc_timer0_eventmanager_storage
.sym 62704 basesoc_timer0_eventmanager_pending_w
.sym 62705 $abc$35683$n3670_1
.sym 62706 picorv32.irq_pending[1]
.sym 62707 picorv32.irq_mask[2]
.sym 62708 picorv32.reg_pc[2]
.sym 62709 $abc$35683$n4541_1
.sym 62710 $abc$35683$n4542_1
.sym 62711 picorv32.cpu_state[0]
.sym 62715 picorv32.decoded_imm[2]
.sym 62719 picorv32.irq_pending[2]
.sym 62721 picorv32.irq_state[1]
.sym 62723 $abc$35683$n4739_1
.sym 62724 basesoc_picorv327[2]
.sym 62725 picorv32.cpu_state[3]
.sym 62726 $abc$35683$n3384_1
.sym 62729 picorv32.irq_pending[2]
.sym 62730 $abc$35683$n3671
.sym 62731 $abc$35683$n3670_1
.sym 62734 picorv32.irq_mask[2]
.sym 62735 $abc$35683$n3384_1
.sym 62736 $abc$35683$n4541_1
.sym 62737 $abc$35683$n4542_1
.sym 62741 picorv32.irq_state[1]
.sym 62742 picorv32.cpu_state[0]
.sym 62743 picorv32.irq_mask[2]
.sym 62746 $abc$35683$n4738_1
.sym 62747 $abc$35683$n3036
.sym 62752 picorv32.irq_mask[2]
.sym 62753 picorv32.irq_state[1]
.sym 62755 picorv32.irq_pending[2]
.sym 62758 basesoc_timer0_eventmanager_storage
.sym 62759 basesoc_timer0_eventmanager_pending_w
.sym 62760 $abc$35683$n4739_1
.sym 62761 picorv32.irq_pending[1]
.sym 62764 picorv32.reg_pc[2]
.sym 62765 picorv32.cpu_state[3]
.sym 62766 picorv32.decoded_imm[2]
.sym 62770 picorv32.irq_pending[2]
.sym 62771 picorv32.cpu_state[0]
.sym 62772 picorv32.cpu_state[4]
.sym 62773 basesoc_picorv327[2]
.sym 62775 clk12_$glb_clk
.sym 62776 $abc$35683$n232_$glb_sr
.sym 62777 basesoc_uart_phy_phase_accumulator_rx[21]
.sym 62778 basesoc_uart_phy_phase_accumulator_rx[22]
.sym 62779 basesoc_uart_phy_phase_accumulator_rx[16]
.sym 62780 basesoc_uart_phy_phase_accumulator_rx[18]
.sym 62781 basesoc_uart_phy_phase_accumulator_rx[17]
.sym 62782 basesoc_uart_phy_phase_accumulator_rx[20]
.sym 62783 basesoc_uart_phy_phase_accumulator_rx[28]
.sym 62784 basesoc_uart_phy_phase_accumulator_rx[19]
.sym 62787 $abc$35683$n4169
.sym 62789 picorv32.irq_pending[2]
.sym 62790 basesoc_timer0_eventmanager_pending_w
.sym 62791 picorv32.cpu_state[4]
.sym 62793 basesoc_uart_tx_fifo_level0[0]
.sym 62797 $abc$35683$n3671
.sym 62800 picorv32.cpu_state[4]
.sym 62801 $abc$35683$n4653_1
.sym 62803 $abc$35683$n4664_1
.sym 62804 $abc$35683$n3007_1
.sym 62805 basesoc_picorv327[5]
.sym 62806 basesoc_dat_w[7]
.sym 62807 picorv32.cpuregs_rs1[6]
.sym 62808 $abc$35683$n3016_1
.sym 62809 picorv32.irq_pending[19]
.sym 62811 $abc$35683$n2983
.sym 62812 array_muxed1[3]
.sym 62818 picorv32.irq_pending[2]
.sym 62819 $abc$35683$n4730_1
.sym 62824 picorv32.irq_mask[30]
.sym 62826 picorv32.irq_mask[5]
.sym 62827 picorv32.irq_mask[13]
.sym 62829 $abc$35683$n3069
.sym 62830 picorv32.irq_mask[2]
.sym 62831 basesoc_picorv327[5]
.sym 62832 picorv32.cpuregs_rs1[9]
.sym 62834 picorv32.cpuregs_rs1[13]
.sym 62838 picorv32.cpuregs_rs1[2]
.sym 62839 picorv32.cpuregs_rs1[18]
.sym 62840 picorv32.cpu_state[4]
.sym 62841 picorv32.cpu_state[2]
.sym 62842 picorv32.irq_pending[4]
.sym 62844 $abc$35683$n3384_1
.sym 62845 picorv32.irq_mask[4]
.sym 62846 picorv32.instr_maskirq
.sym 62851 picorv32.irq_mask[30]
.sym 62852 $abc$35683$n4730_1
.sym 62854 $abc$35683$n3384_1
.sym 62857 picorv32.irq_pending[4]
.sym 62858 picorv32.irq_pending[2]
.sym 62859 picorv32.irq_mask[2]
.sym 62860 picorv32.irq_mask[4]
.sym 62864 picorv32.cpuregs_rs1[18]
.sym 62875 picorv32.cpuregs_rs1[2]
.sym 62881 $abc$35683$n3384_1
.sym 62882 picorv32.cpu_state[4]
.sym 62883 picorv32.irq_mask[5]
.sym 62884 basesoc_picorv327[5]
.sym 62887 picorv32.irq_mask[13]
.sym 62888 picorv32.cpu_state[2]
.sym 62889 picorv32.cpuregs_rs1[13]
.sym 62890 picorv32.instr_maskirq
.sym 62895 picorv32.cpuregs_rs1[9]
.sym 62897 $abc$35683$n3069
.sym 62898 clk12_$glb_clk
.sym 62899 $abc$35683$n232_$glb_sr
.sym 62900 basesoc_uart_phy_storage[31]
.sym 62902 basesoc_uart_phy_storage[30]
.sym 62903 basesoc_uart_phy_storage[28]
.sym 62904 basesoc_uart_phy_storage[29]
.sym 62905 basesoc_uart_phy_storage[26]
.sym 62906 basesoc_uart_phy_storage[24]
.sym 62907 basesoc_uart_phy_storage[27]
.sym 62917 $abc$35683$n3069
.sym 62920 picorv32.irq_mask[30]
.sym 62924 $abc$35683$n4651_1
.sym 62925 picorv32.cpu_state[0]
.sym 62926 picorv32.cpuregs_rs1[23]
.sym 62927 picorv32.cpuregs_rs1[5]
.sym 62928 picorv32.reg_pc[31]
.sym 62930 $abc$35683$n3023_1
.sym 62931 picorv32.reg_pc[17]
.sym 62932 basesoc_picorv327[18]
.sym 62933 basesoc_picorv327[18]
.sym 62934 picorv32.irq_mask[13]
.sym 62935 picorv32.irq_mask[9]
.sym 62941 picorv32.irq_mask[5]
.sym 62942 picorv32.irq_pending[9]
.sym 62943 picorv32.irq_mask[18]
.sym 62944 $abc$35683$n3033
.sym 62945 $abc$35683$n3032
.sym 62946 $abc$35683$n3030
.sym 62947 $abc$35683$n3031
.sym 62948 picorv32.cpuregs_rs1[13]
.sym 62950 $abc$35683$n3008
.sym 62951 picorv32.cpuregs_rs1[5]
.sym 62952 $abc$35683$n3069
.sym 62953 picorv32.irq_pending[18]
.sym 62955 $abc$35683$n3003_1
.sym 62956 picorv32.irq_mask[9]
.sym 62957 $abc$35683$n3002_1
.sym 62959 $abc$35683$n3005_1
.sym 62964 $abc$35683$n3004_1
.sym 62968 picorv32.irq_pending[5]
.sym 62969 $abc$35683$n3006
.sym 62971 $abc$35683$n3001_1
.sym 62972 $abc$35683$n3007_1
.sym 62975 picorv32.cpuregs_rs1[5]
.sym 62980 picorv32.cpuregs_rs1[13]
.sym 62986 picorv32.irq_mask[9]
.sym 62987 picorv32.irq_pending[9]
.sym 62993 picorv32.irq_mask[5]
.sym 62995 picorv32.irq_pending[5]
.sym 62998 $abc$35683$n3008
.sym 62999 $abc$35683$n3001_1
.sym 63000 $abc$35683$n3007_1
.sym 63001 $abc$35683$n3006
.sym 63004 $abc$35683$n3033
.sym 63005 $abc$35683$n3031
.sym 63006 $abc$35683$n3030
.sym 63007 $abc$35683$n3032
.sym 63010 $abc$35683$n3002_1
.sym 63011 $abc$35683$n3003_1
.sym 63012 $abc$35683$n3005_1
.sym 63013 $abc$35683$n3004_1
.sym 63016 picorv32.irq_pending[18]
.sym 63019 picorv32.irq_mask[18]
.sym 63020 $abc$35683$n3069
.sym 63021 clk12_$glb_clk
.sym 63022 $abc$35683$n232_$glb_sr
.sym 63023 $abc$35683$n4172
.sym 63025 array_muxed1[0]
.sym 63026 $abc$35683$n3016_1
.sym 63027 $abc$35683$n3006
.sym 63028 array_muxed1[3]
.sym 63029 $abc$35683$n4651_1
.sym 63030 $abc$35683$n3004_1
.sym 63036 basesoc_uart_phy_storage[24]
.sym 63038 basesoc_uart_rx_fifo_wrport_we
.sym 63040 basesoc_uart_phy_storage[27]
.sym 63043 basesoc_ctrl_reset_reset_r
.sym 63046 basesoc_uart_phy_storage[30]
.sym 63050 picorv32.irq_pending[3]
.sym 63054 $abc$35683$n3065
.sym 63056 picorv32.reg_pc[6]
.sym 63057 picorv32.irq_pending[6]
.sym 63058 $abc$35683$n3069
.sym 63065 $abc$35683$n3015
.sym 63066 $abc$35683$n3065
.sym 63067 $abc$35683$n3016_1
.sym 63068 $abc$35683$n3000_1
.sym 63069 $abc$35683$n3029_1
.sym 63071 $abc$35683$n3009
.sym 63072 picorv32.irq_mask[5]
.sym 63073 $abc$35683$n4653_1
.sym 63076 picorv32.irq_mask[18]
.sym 63079 $abc$35683$n3014
.sym 63080 picorv32.irq_pending[17]
.sym 63081 picorv32.irq_pending[9]
.sym 63082 $abc$35683$n3026
.sym 63083 picorv32.irq_mask[28]
.sym 63085 picorv32.cpu_state[0]
.sym 63086 picorv32.irq_pending[28]
.sym 63087 picorv32.irq_pending[5]
.sym 63088 picorv32.irq_pending[4]
.sym 63089 $abc$35683$n3017_1
.sym 63091 picorv32.irq_pending[6]
.sym 63092 picorv32.irq_pending[18]
.sym 63093 picorv32.irq_pending[7]
.sym 63095 picorv32.irq_mask[9]
.sym 63097 $abc$35683$n3026
.sym 63098 $abc$35683$n3029_1
.sym 63099 $abc$35683$n3000_1
.sym 63100 $abc$35683$n3009
.sym 63103 picorv32.irq_pending[9]
.sym 63104 picorv32.irq_mask[9]
.sym 63109 $abc$35683$n4653_1
.sym 63111 picorv32.irq_pending[17]
.sym 63112 picorv32.cpu_state[0]
.sym 63115 picorv32.irq_pending[4]
.sym 63116 picorv32.irq_pending[7]
.sym 63117 picorv32.irq_pending[5]
.sym 63118 picorv32.irq_pending[6]
.sym 63122 picorv32.irq_mask[18]
.sym 63124 picorv32.irq_pending[18]
.sym 63127 $abc$35683$n3016_1
.sym 63128 $abc$35683$n3017_1
.sym 63129 $abc$35683$n3015
.sym 63130 $abc$35683$n3014
.sym 63133 picorv32.irq_pending[28]
.sym 63134 picorv32.irq_mask[28]
.sym 63139 picorv32.irq_pending[5]
.sym 63141 picorv32.irq_mask[5]
.sym 63143 $abc$35683$n3065
.sym 63144 clk12_$glb_clk
.sym 63145 $abc$35683$n232_$glb_sr
.sym 63146 picorv32.irq_pending[17]
.sym 63147 $abc$35683$n3651_1
.sym 63148 picorv32.irq_pending[30]
.sym 63149 picorv32.irq_pending[6]
.sym 63150 picorv32.irq_pending[13]
.sym 63151 $abc$35683$n3642
.sym 63152 picorv32.irq_pending[28]
.sym 63153 $abc$35683$n3650
.sym 63159 basesoc_picorv323[0]
.sym 63160 $abc$35683$n3069
.sym 63161 $abc$35683$n3016_1
.sym 63162 $abc$35683$n3384_1
.sym 63169 array_muxed1[0]
.sym 63170 picorv32.irq_pending[15]
.sym 63173 sys_rst
.sym 63176 sys_rst
.sym 63179 $abc$35683$n4543
.sym 63180 basesoc_picorv327[6]
.sym 63181 picorv32.irq_pending[5]
.sym 63187 picorv32.irq_pending[2]
.sym 63188 $abc$35683$n3646
.sym 63189 $abc$35683$n3069
.sym 63190 $abc$35683$n3021_1
.sym 63191 $abc$35683$n232
.sym 63192 $abc$35683$n3644
.sym 63193 $abc$35683$n3647
.sym 63194 picorv32.irq_mask[1]
.sym 63195 picorv32.cpu_state[0]
.sym 63196 picorv32.irq_pending[9]
.sym 63197 picorv32.cpu_state[2]
.sym 63198 $abc$35683$n3018
.sym 63199 picorv32.cpuregs_rs1[30]
.sym 63200 $abc$35683$n3013
.sym 63201 picorv32.irq_pending[0]
.sym 63203 picorv32.cpu_state[0]
.sym 63204 $abc$35683$n3010
.sym 63205 picorv32.irq_state[1]
.sym 63206 $abc$35683$n3649_1
.sym 63207 picorv32.irq_pending[8]
.sym 63208 picorv32.irq_pending[10]
.sym 63209 picorv32.irq_pending[1]
.sym 63211 picorv32.irq_pending[17]
.sym 63213 picorv32.irq_pending[11]
.sym 63214 $abc$35683$n3645_1
.sym 63215 picorv32.irq_pending[16]
.sym 63216 picorv32.irq_pending[18]
.sym 63218 picorv32.irq_pending[19]
.sym 63220 picorv32.irq_pending[8]
.sym 63221 picorv32.irq_pending[11]
.sym 63222 picorv32.irq_pending[9]
.sym 63223 picorv32.irq_pending[10]
.sym 63226 picorv32.cpu_state[0]
.sym 63227 $abc$35683$n232
.sym 63229 picorv32.irq_state[1]
.sym 63232 picorv32.cpu_state[0]
.sym 63233 picorv32.cpu_state[2]
.sym 63234 picorv32.irq_state[1]
.sym 63235 picorv32.irq_mask[1]
.sym 63238 picorv32.irq_pending[17]
.sym 63239 picorv32.irq_pending[19]
.sym 63240 picorv32.irq_pending[16]
.sym 63241 picorv32.irq_pending[18]
.sym 63244 $abc$35683$n3645_1
.sym 63245 $abc$35683$n3646
.sym 63246 $abc$35683$n3647
.sym 63247 $abc$35683$n3644
.sym 63250 picorv32.irq_pending[0]
.sym 63251 picorv32.irq_pending[2]
.sym 63252 $abc$35683$n3649_1
.sym 63253 picorv32.irq_pending[1]
.sym 63257 picorv32.cpuregs_rs1[30]
.sym 63262 $abc$35683$n3021_1
.sym 63263 $abc$35683$n3018
.sym 63264 $abc$35683$n3010
.sym 63265 $abc$35683$n3013
.sym 63266 $abc$35683$n3069
.sym 63267 clk12_$glb_clk
.sym 63268 $abc$35683$n232_$glb_sr
.sym 63269 $abc$35683$n3025_1
.sym 63272 $abc$35683$n3024
.sym 63273 picorv32.irq_pending[8]
.sym 63275 picorv32.irq_pending[15]
.sym 63276 picorv32.irq_pending[19]
.sym 63283 $abc$35683$n3069
.sym 63284 basesoc_uart_rx_fifo_wrport_we
.sym 63285 $abc$35683$n3065
.sym 63290 user_btn2
.sym 63295 $abc$35683$n4664_1
.sym 63297 basesoc_uart_phy_sink_ready
.sym 63298 picorv32.irq_pending[15]
.sym 63300 picorv32.irq_pending[19]
.sym 63304 picorv32.cpuregs_rs1[6]
.sym 63310 picorv32.irq_pending[12]
.sym 63312 picorv32.irq_pending[30]
.sym 63313 $abc$35683$n3024
.sym 63314 picorv32.irq_pending[14]
.sym 63316 picorv32.irq_pending[28]
.sym 63318 picorv32.irq_mask[31]
.sym 63319 picorv32.irq_mask[19]
.sym 63320 picorv32.irq_pending[29]
.sym 63321 $abc$35683$n3022_1
.sym 63324 picorv32.irq_pending[31]
.sym 63325 $abc$35683$n3023_1
.sym 63326 picorv32.irq_mask[12]
.sym 63328 picorv32.irq_mask[8]
.sym 63329 picorv32.irq_mask[15]
.sym 63330 picorv32.irq_pending[8]
.sym 63333 $abc$35683$n3384_1
.sym 63334 $abc$35683$n3025_1
.sym 63337 $abc$35683$n3065
.sym 63338 picorv32.irq_mask[14]
.sym 63340 picorv32.irq_pending[15]
.sym 63341 picorv32.irq_state[1]
.sym 63343 picorv32.irq_mask[12]
.sym 63345 picorv32.irq_pending[12]
.sym 63349 picorv32.irq_pending[29]
.sym 63350 picorv32.irq_pending[30]
.sym 63351 picorv32.irq_pending[31]
.sym 63352 picorv32.irq_pending[28]
.sym 63355 picorv32.irq_mask[8]
.sym 63356 picorv32.irq_pending[15]
.sym 63357 picorv32.irq_pending[8]
.sym 63358 picorv32.irq_mask[15]
.sym 63361 $abc$35683$n3024
.sym 63362 $abc$35683$n3022_1
.sym 63363 $abc$35683$n3025_1
.sym 63364 $abc$35683$n3023_1
.sym 63367 picorv32.irq_pending[14]
.sym 63370 picorv32.irq_mask[14]
.sym 63373 $abc$35683$n3384_1
.sym 63374 picorv32.irq_mask[19]
.sym 63380 picorv32.irq_mask[31]
.sym 63382 picorv32.irq_pending[31]
.sym 63386 picorv32.irq_pending[14]
.sym 63387 picorv32.irq_mask[14]
.sym 63388 picorv32.irq_state[1]
.sym 63389 $abc$35683$n3065
.sym 63390 clk12_$glb_clk
.sym 63391 $abc$35683$n232_$glb_sr
.sym 63396 picorv32.irq_mask[6]
.sym 63404 basesoc_uart_rx_fifo_do_read
.sym 63405 basesoc_uart_phy_source_valid
.sym 63407 $abc$35683$n3024
.sym 63410 basesoc_uart_rx_fifo_readable
.sym 63411 $abc$35683$n3025_1
.sym 63413 $abc$35683$n3065
.sym 63417 picorv32.irq_mask[6]
.sym 63422 $abc$35683$n3023_1
.sym 63425 picorv32.cpuregs_rs1[31]
.sym 63435 $abc$35683$n3069
.sym 63436 picorv32.cpuregs_rs1[31]
.sym 63437 $abc$35683$n4735
.sym 63438 picorv32.cpuregs_rs1[19]
.sym 63440 $abc$35683$n3384_1
.sym 63441 picorv32.irq_mask[31]
.sym 63442 picorv32.cpu_state[0]
.sym 63446 $abc$35683$n4543
.sym 63447 picorv32.irq_pending[31]
.sym 63451 $abc$35683$n4736_1
.sym 63463 basesoc_picorv327[31]
.sym 63464 picorv32.cpu_state[4]
.sym 63469 picorv32.cpuregs_rs1[31]
.sym 63472 picorv32.cpuregs_rs1[19]
.sym 63478 picorv32.cpu_state[4]
.sym 63479 basesoc_picorv327[31]
.sym 63480 picorv32.cpu_state[0]
.sym 63481 picorv32.irq_pending[31]
.sym 63490 $abc$35683$n4736_1
.sym 63491 $abc$35683$n3384_1
.sym 63493 picorv32.irq_mask[31]
.sym 63496 picorv32.cpuregs_rs1[31]
.sym 63497 $abc$35683$n4735
.sym 63499 $abc$35683$n4543
.sym 63508 picorv32.irq_mask[31]
.sym 63510 picorv32.irq_pending[31]
.sym 63512 $abc$35683$n3069
.sym 63513 clk12_$glb_clk
.sym 63514 $abc$35683$n232_$glb_sr
.sym 63535 $abc$35683$n3069
.sym 63547 $PACKER_VCC_NET
.sym 63549 $abc$35683$n2920
.sym 63640 $PACKER_VCC_NET
.sym 63641 $abc$35683$n2920
.sym 63644 waittimer2_count[1]
.sym 63645 $abc$35683$n2926
.sym 63660 basesoc_dat_w[5]
.sym 63684 $abc$35683$n5779
.sym 63686 waittimer2_count[0]
.sym 63688 user_btn2
.sym 63689 $abc$35683$n5773
.sym 63697 $PACKER_VCC_NET
.sym 63705 $abc$35683$n5769
.sym 63706 $abc$35683$n2920
.sym 63725 waittimer2_count[0]
.sym 63726 $PACKER_VCC_NET
.sym 63730 $abc$35683$n5779
.sym 63733 user_btn2
.sym 63738 user_btn2
.sym 63739 $abc$35683$n5773
.sym 63754 $abc$35683$n5769
.sym 63757 user_btn2
.sym 63758 $abc$35683$n2920
.sym 63759 clk12_$glb_clk
.sym 63760 sys_rst_$glb_sr
.sym 63761 $abc$35683$n168
.sym 63762 $abc$35683$n3323
.sym 63763 waittimer2_count[7]
.sym 63764 $abc$35683$n3324
.sym 63765 eventmanager_status_w[2]
.sym 63766 waittimer2_count[6]
.sym 63767 $abc$35683$n3321
.sym 63768 $abc$35683$n166
.sym 63776 $abc$35683$n2920
.sym 63778 $abc$35683$n2926
.sym 63781 $abc$35683$n2926
.sym 63784 $PACKER_VCC_NET
.sym 63785 $PACKER_VCC_NET
.sym 63787 $abc$35683$n2920
.sym 63791 $abc$35683$n178
.sym 63792 basesoc_dat_w[7]
.sym 63804 $PACKER_VCC_NET
.sym 63805 waittimer2_count[5]
.sym 63809 waittimer2_count[0]
.sym 63812 $PACKER_VCC_NET
.sym 63814 waittimer2_count[2]
.sym 63816 waittimer2_count[1]
.sym 63822 waittimer2_count[4]
.sym 63823 waittimer2_count[3]
.sym 63828 waittimer2_count[7]
.sym 63831 waittimer2_count[6]
.sym 63834 $nextpnr_ICESTORM_LC_9$O
.sym 63836 waittimer2_count[0]
.sym 63840 $auto$alumacc.cc:474:replace_alu$5942.C[2]
.sym 63842 $PACKER_VCC_NET
.sym 63843 waittimer2_count[1]
.sym 63846 $auto$alumacc.cc:474:replace_alu$5942.C[3]
.sym 63848 waittimer2_count[2]
.sym 63849 $PACKER_VCC_NET
.sym 63850 $auto$alumacc.cc:474:replace_alu$5942.C[2]
.sym 63852 $auto$alumacc.cc:474:replace_alu$5942.C[4]
.sym 63854 $PACKER_VCC_NET
.sym 63855 waittimer2_count[3]
.sym 63856 $auto$alumacc.cc:474:replace_alu$5942.C[3]
.sym 63858 $auto$alumacc.cc:474:replace_alu$5942.C[5]
.sym 63860 $PACKER_VCC_NET
.sym 63861 waittimer2_count[4]
.sym 63862 $auto$alumacc.cc:474:replace_alu$5942.C[4]
.sym 63864 $auto$alumacc.cc:474:replace_alu$5942.C[6]
.sym 63866 $PACKER_VCC_NET
.sym 63867 waittimer2_count[5]
.sym 63868 $auto$alumacc.cc:474:replace_alu$5942.C[5]
.sym 63870 $auto$alumacc.cc:474:replace_alu$5942.C[7]
.sym 63872 $PACKER_VCC_NET
.sym 63873 waittimer2_count[6]
.sym 63874 $auto$alumacc.cc:474:replace_alu$5942.C[6]
.sym 63876 $auto$alumacc.cc:474:replace_alu$5942.C[8]
.sym 63878 $PACKER_VCC_NET
.sym 63879 waittimer2_count[7]
.sym 63880 $auto$alumacc.cc:474:replace_alu$5942.C[7]
.sym 63884 $abc$35683$n3322
.sym 63885 waittimer2_count[8]
.sym 63886 waittimer2_count[13]
.sym 63887 waittimer2_count[11]
.sym 63888 waittimer2_count[4]
.sym 63889 waittimer2_count[3]
.sym 63891 waittimer2_count[9]
.sym 63920 $auto$alumacc.cc:474:replace_alu$5942.C[8]
.sym 63930 waittimer2_count[10]
.sym 63933 waittimer2_count[12]
.sym 63937 waittimer2_count[14]
.sym 63939 waittimer2_count[15]
.sym 63942 waittimer2_count[8]
.sym 63944 waittimer2_count[11]
.sym 63945 $PACKER_VCC_NET
.sym 63948 waittimer2_count[9]
.sym 63951 waittimer2_count[13]
.sym 63957 $auto$alumacc.cc:474:replace_alu$5942.C[9]
.sym 63959 waittimer2_count[8]
.sym 63960 $PACKER_VCC_NET
.sym 63961 $auto$alumacc.cc:474:replace_alu$5942.C[8]
.sym 63963 $auto$alumacc.cc:474:replace_alu$5942.C[10]
.sym 63965 $PACKER_VCC_NET
.sym 63966 waittimer2_count[9]
.sym 63967 $auto$alumacc.cc:474:replace_alu$5942.C[9]
.sym 63969 $auto$alumacc.cc:474:replace_alu$5942.C[11]
.sym 63971 waittimer2_count[10]
.sym 63972 $PACKER_VCC_NET
.sym 63973 $auto$alumacc.cc:474:replace_alu$5942.C[10]
.sym 63975 $auto$alumacc.cc:474:replace_alu$5942.C[12]
.sym 63977 $PACKER_VCC_NET
.sym 63978 waittimer2_count[11]
.sym 63979 $auto$alumacc.cc:474:replace_alu$5942.C[11]
.sym 63981 $auto$alumacc.cc:474:replace_alu$5942.C[13]
.sym 63983 waittimer2_count[12]
.sym 63984 $PACKER_VCC_NET
.sym 63985 $auto$alumacc.cc:474:replace_alu$5942.C[12]
.sym 63987 $auto$alumacc.cc:474:replace_alu$5942.C[14]
.sym 63989 $PACKER_VCC_NET
.sym 63990 waittimer2_count[13]
.sym 63991 $auto$alumacc.cc:474:replace_alu$5942.C[13]
.sym 63993 $auto$alumacc.cc:474:replace_alu$5942.C[15]
.sym 63995 waittimer2_count[14]
.sym 63996 $PACKER_VCC_NET
.sym 63997 $auto$alumacc.cc:474:replace_alu$5942.C[14]
.sym 63999 $auto$alumacc.cc:474:replace_alu$5942.C[16]
.sym 64001 $PACKER_VCC_NET
.sym 64002 waittimer2_count[15]
.sym 64003 $auto$alumacc.cc:474:replace_alu$5942.C[15]
.sym 64043 $auto$alumacc.cc:474:replace_alu$5942.C[16]
.sym 64051 $abc$35683$n178
.sym 64057 $PACKER_VCC_NET
.sym 64059 $abc$35683$n2920
.sym 64060 user_btn2
.sym 64070 waittimer2_count[16]
.sym 64072 $abc$35683$n5801
.sym 64077 sys_rst
.sym 64081 $PACKER_VCC_NET
.sym 64083 waittimer2_count[16]
.sym 64084 $auto$alumacc.cc:474:replace_alu$5942.C[16]
.sym 64099 $abc$35683$n5801
.sym 64100 sys_rst
.sym 64101 user_btn2
.sym 64120 $abc$35683$n178
.sym 64127 $abc$35683$n2920
.sym 64128 clk12_$glb_clk
.sym 64159 sys_rst
.sym 64232 slave_sel_r[2]
.sym 64235 $abc$35683$n2935
.sym 64236 $abc$35683$n2927
.sym 64245 basesoc_dat_w[1]
.sym 64252 $abc$35683$n3845_1
.sym 64254 picorv32.reg_next_pc[15]
.sym 64262 $PACKER_VCC_NET
.sym 64278 basesoc_picorv327[16]
.sym 64283 $abc$35683$n2997
.sym 64293 $abc$35683$n3845_1
.sym 64302 $abc$35683$n3769
.sym 64341 basesoc_picorv327[16]
.sym 64342 $abc$35683$n3845_1
.sym 64344 $abc$35683$n3769
.sym 64351 $abc$35683$n2997
.sym 64352 clk12_$glb_clk
.sym 64358 $abc$35683$n95
.sym 64359 $abc$35683$n2861_1
.sym 64360 $abc$35683$n3332
.sym 64361 $abc$35683$n3338
.sym 64362 $abc$35683$n2957
.sym 64363 $abc$35683$n3339
.sym 64364 spiflash_counter[1]
.sym 64365 $abc$35683$n3344
.sym 64371 $abc$35683$n3439
.sym 64372 spram_dataout00[3]
.sym 64373 $abc$35683$n2997
.sym 64396 $abc$35683$n2957
.sym 64397 $abc$35683$n3769
.sym 64399 basesoc_dat_w[1]
.sym 64400 array_muxed1[1]
.sym 64402 $abc$35683$n3344
.sym 64404 $abc$35683$n95
.sym 64406 basesoc_picorv327[16]
.sym 64410 $abc$35683$n2939
.sym 64415 sys_rst
.sym 64417 basesoc_dat_w[1]
.sym 64420 $abc$35683$n3344
.sym 64421 $abc$35683$n2926_1
.sym 64440 $abc$35683$n2928_1
.sym 64446 $abc$35683$n2936_1
.sym 64448 $abc$35683$n2935
.sym 64449 $abc$35683$n2927
.sym 64455 array_muxed1[1]
.sym 64469 $abc$35683$n2927
.sym 64471 $abc$35683$n2928_1
.sym 64499 $abc$35683$n2936_1
.sym 64501 $abc$35683$n2935
.sym 64504 array_muxed1[1]
.sym 64515 clk12_$glb_clk
.sym 64516 sys_rst_$glb_sr
.sym 64517 $abc$35683$n2859_1
.sym 64518 $abc$35683$n3349
.sym 64519 spiflash_counter[2]
.sym 64520 spiflash_counter[3]
.sym 64521 $abc$35683$n3348_1
.sym 64522 $abc$35683$n2860
.sym 64523 $abc$35683$n3296
.sym 64524 spiflash_counter[0]
.sym 64528 $abc$35683$n3006
.sym 64531 basesoc_uart_phy_rx
.sym 64532 $abc$35683$n2950
.sym 64534 array_muxed0[4]
.sym 64538 array_muxed0[14]
.sym 64546 $abc$35683$n2839_1
.sym 64548 $abc$35683$n2918
.sym 64550 basesoc_bus_wishbone_dat_r[1]
.sym 64552 $abc$35683$n2914
.sym 64558 $abc$35683$n3340
.sym 64559 $abc$35683$n3337
.sym 64560 slave_sel_r[0]
.sym 64561 $abc$35683$n3338
.sym 64562 $abc$35683$n2839_1
.sym 64566 $abc$35683$n95
.sym 64567 spiflash_i
.sym 64568 slave_sel_r[0]
.sym 64569 slave_sel_r[1]
.sym 64572 basesoc_bus_wishbone_dat_r[3]
.sym 64573 slave_sel[1]
.sym 64574 basesoc_bus_wishbone_dat_r[1]
.sym 64576 $abc$35683$n2939
.sym 64581 sys_rst
.sym 64582 $abc$35683$n3340
.sym 64586 spiflash_bus_dat_r[3]
.sym 64588 spiflash_bus_dat_r[1]
.sym 64591 slave_sel[1]
.sym 64593 spiflash_i
.sym 64597 $abc$35683$n3340
.sym 64599 $abc$35683$n3338
.sym 64600 $abc$35683$n2839_1
.sym 64606 $abc$35683$n95
.sym 64609 basesoc_bus_wishbone_dat_r[3]
.sym 64610 slave_sel_r[0]
.sym 64611 spiflash_bus_dat_r[3]
.sym 64612 slave_sel_r[1]
.sym 64621 spiflash_bus_dat_r[1]
.sym 64622 basesoc_bus_wishbone_dat_r[1]
.sym 64623 slave_sel_r[0]
.sym 64624 slave_sel_r[1]
.sym 64628 $abc$35683$n3337
.sym 64630 $abc$35683$n95
.sym 64633 sys_rst
.sym 64634 $abc$35683$n3340
.sym 64635 $abc$35683$n3338
.sym 64636 $abc$35683$n2839_1
.sym 64637 $abc$35683$n2939
.sym 64638 clk12_$glb_clk
.sym 64642 basesoc_ctrl_storage[2]
.sym 64645 basesoc_ctrl_storage[7]
.sym 64650 $abc$35683$n3024
.sym 64653 spiflash_i
.sym 64654 $PACKER_VCC_NET
.sym 64656 array_muxed1[11]
.sym 64657 spiflash_counter[0]
.sym 64658 array_muxed0[14]
.sym 64659 $abc$35683$n5740
.sym 64660 basesoc_bus_wishbone_dat_r[3]
.sym 64662 array_muxed1[2]
.sym 64663 array_muxed1[14]
.sym 64667 basesoc_ctrl_storage[7]
.sym 64668 basesoc_bus_wishbone_dat_r[2]
.sym 64674 $abc$35683$n3090
.sym 64681 spiflash_bus_dat_r[2]
.sym 64682 $abc$35683$n2923
.sym 64683 $abc$35683$n2931
.sym 64686 basesoc_bus_wishbone_dat_r[2]
.sym 64691 slave_sel_r[0]
.sym 64692 slave_sel_r[1]
.sym 64695 $abc$35683$n2924
.sym 64697 slave_sel[1]
.sym 64703 slave_sel[0]
.sym 64708 spiflash_bus_dat_r[0]
.sym 64709 basesoc_bus_wishbone_dat_r[0]
.sym 64710 $abc$35683$n2932_1
.sym 64714 $abc$35683$n2931
.sym 64716 $abc$35683$n2932_1
.sym 64728 slave_sel[0]
.sym 64733 slave_sel[1]
.sym 64739 $abc$35683$n2923
.sym 64741 $abc$35683$n2924
.sym 64744 basesoc_bus_wishbone_dat_r[2]
.sym 64745 spiflash_bus_dat_r[2]
.sym 64746 slave_sel_r[0]
.sym 64747 slave_sel_r[1]
.sym 64750 slave_sel_r[1]
.sym 64751 slave_sel_r[0]
.sym 64752 spiflash_bus_dat_r[0]
.sym 64753 basesoc_bus_wishbone_dat_r[0]
.sym 64761 clk12_$glb_clk
.sym 64762 sys_rst_$glb_sr
.sym 64765 basesoc_dat_w[4]
.sym 64766 basesoc_bus_wishbone_dat_r[6]
.sym 64767 basesoc_bus_wishbone_dat_r[0]
.sym 64770 basesoc_bus_wishbone_dat_r[5]
.sym 64773 picorv32.reg_next_pc[28]
.sym 64774 array_muxed0[4]
.sym 64775 $abc$35683$n3812
.sym 64778 basesoc_we
.sym 64779 $abc$35683$n2931
.sym 64782 basesoc_dat_w[2]
.sym 64783 basesoc_we
.sym 64784 $PACKER_GND_NET
.sym 64785 $abc$35683$n3806_1
.sym 64786 $abc$35683$n2923
.sym 64787 basesoc_ctrl_storage[2]
.sym 64788 $abc$35683$n4514
.sym 64789 $abc$35683$n4514
.sym 64791 waittimer1_count[0]
.sym 64793 $abc$35683$n5258_1
.sym 64796 sel_r
.sym 64798 user_btn1
.sym 64804 basesoc_bus_wishbone_dat_r[4]
.sym 64806 slave_sel_r[0]
.sym 64807 slave_sel_r[1]
.sym 64809 $abc$35683$n2910
.sym 64811 picorv32.mem_rdata_latched[31]
.sym 64813 $abc$35683$n2911
.sym 64814 basesoc_bus_wishbone_dat_r[7]
.sym 64815 $abc$35683$n2915
.sym 64818 $abc$35683$n2918
.sym 64819 $abc$35683$n2919_1
.sym 64822 $abc$35683$n2914
.sym 64823 spiflash_bus_dat_r[4]
.sym 64827 spiflash_bus_dat_r[5]
.sym 64829 spiflash_bus_dat_r[7]
.sym 64830 spiflash_bus_dat_r[6]
.sym 64831 basesoc_bus_wishbone_dat_r[6]
.sym 64835 basesoc_bus_wishbone_dat_r[5]
.sym 64840 picorv32.mem_rdata_latched[31]
.sym 64843 spiflash_bus_dat_r[6]
.sym 64844 basesoc_bus_wishbone_dat_r[6]
.sym 64845 slave_sel_r[1]
.sym 64846 slave_sel_r[0]
.sym 64849 $abc$35683$n2919_1
.sym 64850 $abc$35683$n2918
.sym 64855 spiflash_bus_dat_r[5]
.sym 64856 basesoc_bus_wishbone_dat_r[5]
.sym 64857 slave_sel_r[1]
.sym 64858 slave_sel_r[0]
.sym 64861 spiflash_bus_dat_r[7]
.sym 64862 basesoc_bus_wishbone_dat_r[7]
.sym 64863 slave_sel_r[0]
.sym 64864 slave_sel_r[1]
.sym 64868 $abc$35683$n2915
.sym 64870 $abc$35683$n2914
.sym 64873 $abc$35683$n2911
.sym 64874 $abc$35683$n2910
.sym 64879 spiflash_bus_dat_r[4]
.sym 64880 basesoc_bus_wishbone_dat_r[4]
.sym 64881 slave_sel_r[1]
.sym 64882 slave_sel_r[0]
.sym 64883 $abc$35683$n3001_$glb_ce
.sym 64884 clk12_$glb_clk
.sym 64888 $abc$35683$n4647
.sym 64889 $abc$35683$n4648
.sym 64890 $abc$35683$n4649
.sym 64891 $abc$35683$n4650
.sym 64892 $abc$35683$n4651
.sym 64893 $abc$35683$n4652
.sym 64894 $PACKER_VCC_NET
.sym 64896 picorv32.reg_next_pc[26]
.sym 64897 $PACKER_VCC_NET
.sym 64900 basesoc_bus_wishbone_dat_r[7]
.sym 64901 array_muxed1[4]
.sym 64903 $abc$35683$n5256_1
.sym 64904 $abc$35683$n5246_1
.sym 64909 basesoc_dat_w[1]
.sym 64910 basesoc_dat_w[4]
.sym 64912 $abc$35683$n4496
.sym 64915 $abc$35683$n5260
.sym 64916 $abc$35683$n3685_1
.sym 64919 basesoc_dat_w[1]
.sym 64929 $abc$35683$n2912
.sym 64930 $abc$35683$n3045
.sym 64935 waittimer1_count[1]
.sym 64938 $abc$35683$n3045
.sym 64941 $abc$35683$n4709
.sym 64942 $abc$35683$n3685_1
.sym 64944 sys_rst
.sym 64949 $abc$35683$n4711
.sym 64951 waittimer1_count[0]
.sym 64954 eventmanager_status_w[1]
.sym 64955 $abc$35683$n4649
.sym 64957 $abc$35683$n4651
.sym 64958 user_btn1
.sym 64960 user_btn1
.sym 64963 waittimer1_count[1]
.sym 64972 $abc$35683$n3685_1
.sym 64973 $abc$35683$n4649
.sym 64974 $abc$35683$n3045
.sym 64975 $abc$35683$n4709
.sym 64984 user_btn1
.sym 64985 waittimer1_count[0]
.sym 64986 eventmanager_status_w[1]
.sym 64987 sys_rst
.sym 64990 $abc$35683$n3045
.sym 64991 $abc$35683$n4711
.sym 64992 $abc$35683$n4651
.sym 64993 $abc$35683$n3685_1
.sym 65006 $abc$35683$n2912
.sym 65007 clk12_$glb_clk
.sym 65008 sys_rst_$glb_sr
.sym 65009 $abc$35683$n4653
.sym 65010 $abc$35683$n4654
.sym 65011 $abc$35683$n4655
.sym 65012 $abc$35683$n4656
.sym 65013 $abc$35683$n4657
.sym 65014 $abc$35683$n4658
.sym 65015 $abc$35683$n4659
.sym 65016 $abc$35683$n4660
.sym 65020 $abc$35683$n4574_1
.sym 65021 waittimer1_count[1]
.sym 65025 $abc$35683$n2912
.sym 65026 $abc$35683$n3045
.sym 65029 $abc$35683$n3182
.sym 65030 picorv32.mem_do_rdata
.sym 65033 $abc$35683$n4535
.sym 65035 $abc$35683$n4668
.sym 65037 $abc$35683$n4508
.sym 65039 $abc$35683$n4565
.sym 65040 $abc$35683$n4535
.sym 65042 $abc$35683$n4508
.sym 65043 $abc$35683$n4544
.sym 65044 $abc$35683$n3685_1
.sym 65050 $abc$35683$n3683
.sym 65051 $abc$35683$n4714
.sym 65053 $abc$35683$n4508
.sym 65055 $abc$35683$n3706_1
.sym 65058 $abc$35683$n4514
.sym 65060 $abc$35683$n3698
.sym 65061 $abc$35683$n3685_1
.sym 65062 $abc$35683$n4523
.sym 65063 $abc$35683$n3718
.sym 65067 $abc$35683$n4654
.sym 65069 $abc$35683$n3045
.sym 65070 $abc$35683$n3045
.sym 65071 $abc$35683$n4658
.sym 65072 $abc$35683$n4659
.sym 65074 $abc$35683$n4716
.sym 65077 $abc$35683$n4656
.sym 65078 $abc$35683$n4718
.sym 65080 $abc$35683$n4719
.sym 65083 $abc$35683$n3685_1
.sym 65084 $abc$35683$n4658
.sym 65085 $abc$35683$n3045
.sym 65086 $abc$35683$n4718
.sym 65089 $abc$35683$n4514
.sym 65090 $abc$35683$n3683
.sym 65091 $abc$35683$n3706_1
.sym 65101 $abc$35683$n3045
.sym 65102 $abc$35683$n4659
.sym 65103 $abc$35683$n4719
.sym 65104 $abc$35683$n3685_1
.sym 65107 $abc$35683$n4656
.sym 65108 $abc$35683$n4716
.sym 65109 $abc$35683$n3685_1
.sym 65110 $abc$35683$n3045
.sym 65113 $abc$35683$n4654
.sym 65114 $abc$35683$n3685_1
.sym 65115 $abc$35683$n4714
.sym 65116 $abc$35683$n3045
.sym 65119 $abc$35683$n3718
.sym 65121 $abc$35683$n3683
.sym 65122 $abc$35683$n4523
.sym 65125 $abc$35683$n3698
.sym 65126 $abc$35683$n3683
.sym 65127 $abc$35683$n4508
.sym 65129 $abc$35683$n3021_$glb_ce
.sym 65130 clk12_$glb_clk
.sym 65131 $abc$35683$n232_$glb_sr
.sym 65132 $abc$35683$n4661
.sym 65133 $abc$35683$n4662
.sym 65134 $abc$35683$n4663
.sym 65135 $abc$35683$n4664
.sym 65136 $abc$35683$n4665
.sym 65137 $abc$35683$n4666
.sym 65138 $abc$35683$n4667
.sym 65139 $abc$35683$n4668
.sym 65143 picorv32.reg_next_pc[30]
.sym 65144 $abc$35683$n4541
.sym 65145 $abc$35683$n2767
.sym 65146 $PACKER_VCC_NET
.sym 65150 $PACKER_VCC_NET
.sym 65151 $abc$35683$n2905
.sym 65152 $abc$35683$n2983
.sym 65154 $abc$35683$n4532
.sym 65156 picorv32.reg_next_pc[15]
.sym 65157 $abc$35683$n3380
.sym 65158 $abc$35683$n4547
.sym 65159 $abc$35683$n4550
.sym 65163 $abc$35683$n4559
.sym 65164 $abc$35683$n3683
.sym 65165 picorv32.reg_next_pc[11]
.sym 65166 $abc$35683$n4538
.sym 65173 $abc$35683$n3380
.sym 65174 $abc$35683$n3673
.sym 65176 $abc$35683$n3738_1
.sym 65177 $abc$35683$n3726_1
.sym 65180 $abc$35683$n4660
.sym 65181 $abc$35683$n3683
.sym 65183 picorv32.reg_next_pc[18]
.sym 65184 $abc$35683$n3685_1
.sym 65185 $abc$35683$n4722
.sym 65186 $abc$35683$n3734_1
.sym 65188 picorv32.reg_out[18]
.sym 65189 $abc$35683$n4720
.sym 65190 $abc$35683$n4662
.sym 65191 $abc$35683$n4538
.sym 65193 $abc$35683$n2997_1
.sym 65195 $abc$35683$n3045
.sym 65196 $abc$35683$n3043
.sym 65197 $abc$35683$n3641
.sym 65200 $abc$35683$n4535
.sym 65203 $abc$35683$n3045
.sym 65204 $abc$35683$n4529
.sym 65206 $abc$35683$n2997_1
.sym 65207 $abc$35683$n3641
.sym 65209 $abc$35683$n3043
.sym 65213 $abc$35683$n3726_1
.sym 65214 $abc$35683$n3683
.sym 65215 $abc$35683$n4529
.sym 65219 $abc$35683$n3683
.sym 65220 $abc$35683$n4538
.sym 65221 $abc$35683$n3738_1
.sym 65225 $abc$35683$n3380
.sym 65226 $abc$35683$n3641
.sym 65230 $abc$35683$n4535
.sym 65232 $abc$35683$n3734_1
.sym 65233 $abc$35683$n3683
.sym 65236 $abc$35683$n4660
.sym 65237 $abc$35683$n4720
.sym 65238 $abc$35683$n3045
.sym 65239 $abc$35683$n3685_1
.sym 65242 $abc$35683$n3685_1
.sym 65243 $abc$35683$n4722
.sym 65244 $abc$35683$n3045
.sym 65245 $abc$35683$n4662
.sym 65248 $abc$35683$n3673
.sym 65249 picorv32.reg_out[18]
.sym 65250 picorv32.reg_next_pc[18]
.sym 65252 $abc$35683$n3021_$glb_ce
.sym 65253 clk12_$glb_clk
.sym 65254 $abc$35683$n232_$glb_sr
.sym 65255 $abc$35683$n4669
.sym 65256 $abc$35683$n4670
.sym 65257 $abc$35683$n4671
.sym 65258 $abc$35683$n4672
.sym 65259 $abc$35683$n4673
.sym 65260 $abc$35683$n4674
.sym 65261 picorv32.reg_next_pc[23]
.sym 65262 picorv32.reg_next_pc[27]
.sym 65266 basesoc_dat_w[1]
.sym 65267 $abc$35683$n3683
.sym 65268 $abc$35683$n3673
.sym 65271 picorv32.reg_next_pc[18]
.sym 65275 $abc$35683$n3685_1
.sym 65276 picorv32.reg_out[18]
.sym 65278 $abc$35683$n4727
.sym 65279 $abc$35683$n2997_1
.sym 65280 $abc$35683$n4514
.sym 65281 $abc$35683$n4562
.sym 65283 waittimer1_count[0]
.sym 65284 $abc$35683$n4570
.sym 65285 $abc$35683$n5258_1
.sym 65287 $abc$35683$n5808
.sym 65288 $abc$35683$n3044
.sym 65289 $abc$35683$n3642
.sym 65290 $PACKER_VCC_NET
.sym 65297 $abc$35683$n3794_1
.sym 65299 $abc$35683$n3685_1
.sym 65300 $abc$35683$n3045
.sym 65301 $abc$35683$n3742_1
.sym 65302 $abc$35683$n3798_1
.sym 65304 $abc$35683$n3683
.sym 65305 $abc$35683$n4671
.sym 65307 $abc$35683$n3685_1
.sym 65308 $abc$35683$n3045
.sym 65309 $abc$35683$n4673
.sym 65312 $abc$35683$n4669
.sym 65313 $abc$35683$n4574
.sym 65314 $abc$35683$n4729
.sym 65316 $abc$35683$n4583
.sym 65317 $abc$35683$n4674
.sym 65318 $abc$35683$n4541
.sym 65322 $abc$35683$n4733
.sym 65323 $abc$35683$n4580
.sym 65324 $abc$35683$n4734
.sym 65325 $abc$35683$n3786_1
.sym 65326 $abc$35683$n4731
.sym 65329 $abc$35683$n4729
.sym 65330 $abc$35683$n3045
.sym 65331 $abc$35683$n4669
.sym 65332 $abc$35683$n3685_1
.sym 65335 $abc$35683$n4733
.sym 65336 $abc$35683$n3045
.sym 65337 $abc$35683$n3685_1
.sym 65338 $abc$35683$n4673
.sym 65341 $abc$35683$n4580
.sym 65342 $abc$35683$n3794_1
.sym 65344 $abc$35683$n3683
.sym 65347 $abc$35683$n3683
.sym 65348 $abc$35683$n3798_1
.sym 65350 $abc$35683$n4583
.sym 65353 $abc$35683$n4541
.sym 65354 $abc$35683$n3742_1
.sym 65356 $abc$35683$n3683
.sym 65359 $abc$35683$n3685_1
.sym 65360 $abc$35683$n4671
.sym 65361 $abc$35683$n4731
.sym 65362 $abc$35683$n3045
.sym 65365 $abc$35683$n3045
.sym 65366 $abc$35683$n4674
.sym 65367 $abc$35683$n3685_1
.sym 65368 $abc$35683$n4734
.sym 65371 $abc$35683$n3683
.sym 65372 $abc$35683$n3786_1
.sym 65373 $abc$35683$n4574
.sym 65375 $abc$35683$n3021_$glb_ce
.sym 65376 clk12_$glb_clk
.sym 65377 $abc$35683$n232_$glb_sr
.sym 65378 basesoc_uart_phy_rx_reg[7]
.sym 65379 basesoc_uart_phy_rx_reg[1]
.sym 65382 basesoc_uart_phy_rx_reg[4]
.sym 65384 basesoc_uart_phy_rx_reg[3]
.sym 65385 basesoc_uart_phy_rx_reg[2]
.sym 65390 basesoc_dat_w[7]
.sym 65397 array_muxed0[12]
.sym 65398 $abc$35683$n3094
.sym 65400 picorv32.reg_next_pc[17]
.sym 65401 $abc$35683$n4671
.sym 65402 $abc$35683$n5260
.sym 65403 basesoc_uart_phy_rx_reg[4]
.sym 65404 picorv32.latched_stalu
.sym 65405 picorv32.reg_next_pc[31]
.sym 65407 basesoc_dat_w[4]
.sym 65408 $abc$35683$n2707
.sym 65409 $abc$35683$n4580
.sym 65410 picorv32.reg_pc[8]
.sym 65411 basesoc_dat_w[1]
.sym 65412 picorv32.reg_next_pc[27]
.sym 65413 picorv32.reg_next_pc[28]
.sym 65419 $abc$35683$n3778
.sym 65421 $abc$35683$n3704
.sym 65423 $abc$35683$n3736
.sym 65425 picorv32.reg_out[15]
.sym 65427 $abc$35683$n4520
.sym 65428 picorv32.reg_next_pc[15]
.sym 65431 picorv32.reg_next_pc[16]
.sym 65432 picorv32.reg_out[16]
.sym 65436 $abc$35683$n3683
.sym 65437 $abc$35683$n3675
.sym 65441 $abc$35683$n4514
.sym 65442 $abc$35683$n4568
.sym 65443 $abc$35683$n3673
.sym 65445 picorv32.reg_next_pc[8]
.sym 65448 $abc$35683$n3044
.sym 65449 $abc$35683$n3642
.sym 65452 $abc$35683$n4514
.sym 65458 picorv32.reg_next_pc[16]
.sym 65460 $abc$35683$n3673
.sym 65461 picorv32.reg_out[16]
.sym 65464 picorv32.reg_out[15]
.sym 65466 picorv32.reg_next_pc[15]
.sym 65467 $abc$35683$n3673
.sym 65472 $abc$35683$n4520
.sym 65477 $abc$35683$n3642
.sym 65478 $abc$35683$n3044
.sym 65482 $abc$35683$n3673
.sym 65483 $abc$35683$n3736
.sym 65484 picorv32.reg_next_pc[16]
.sym 65485 $abc$35683$n3675
.sym 65488 $abc$35683$n3704
.sym 65489 picorv32.reg_next_pc[8]
.sym 65490 $abc$35683$n3675
.sym 65491 $abc$35683$n3673
.sym 65494 $abc$35683$n4568
.sym 65495 $abc$35683$n3778
.sym 65496 $abc$35683$n3683
.sym 65498 $abc$35683$n3021_$glb_ce
.sym 65499 clk12_$glb_clk
.sym 65500 $abc$35683$n232_$glb_sr
.sym 65505 $abc$35683$n96
.sym 65508 $abc$35683$n98
.sym 65512 $abc$35683$n4172
.sym 65514 basesoc_uart_phy_rx_reg[3]
.sym 65520 basesoc_uart_phy_rx_reg[7]
.sym 65525 picorv32.cpuregs_wrdata[8]
.sym 65526 $PACKER_GND_NET
.sym 65527 $abc$35683$n4544
.sym 65528 $abc$35683$n4568
.sym 65529 $abc$35683$n4508
.sym 65531 $abc$35683$n4565
.sym 65532 $abc$35683$n3769
.sym 65533 $abc$35683$n4580
.sym 65534 $abc$35683$n13
.sym 65535 basesoc_uart_phy_rx_reg[2]
.sym 65536 $abc$35683$n4535
.sym 65542 $abc$35683$n231
.sym 65544 $abc$35683$n4145
.sym 65545 picorv32.reg_next_pc[6]
.sym 65547 picorv32.reg_out[6]
.sym 65549 $abc$35683$n3675
.sym 65550 $abc$35683$n3704
.sym 65551 $abc$35683$n4150
.sym 65552 $abc$35683$n2868
.sym 65553 picorv32.reg_next_pc[6]
.sym 65554 $abc$35683$n4570
.sym 65555 $abc$35683$n2868
.sym 65559 $abc$35683$n3024
.sym 65560 picorv32.alu_out_q[6]
.sym 65562 $abc$35683$n3673
.sym 65564 picorv32.latched_stalu
.sym 65565 $abc$35683$n3696
.sym 65566 $abc$35683$n4144
.sym 65567 picorv32.irq_state[1]
.sym 65569 $abc$35683$n4151
.sym 65570 $abc$35683$n5273
.sym 65571 picorv32.irq_state[0]
.sym 65573 $abc$35683$n4574_1
.sym 65575 picorv32.irq_state[0]
.sym 65576 $abc$35683$n5273
.sym 65577 $abc$35683$n231
.sym 65578 picorv32.reg_next_pc[6]
.sym 65581 picorv32.reg_out[6]
.sym 65583 picorv32.reg_next_pc[6]
.sym 65584 $abc$35683$n3673
.sym 65587 $abc$35683$n2868
.sym 65588 $abc$35683$n3024
.sym 65589 picorv32.irq_state[1]
.sym 65590 $abc$35683$n3696
.sym 65593 $abc$35683$n4144
.sym 65594 $abc$35683$n4145
.sym 65599 $abc$35683$n4151
.sym 65600 $abc$35683$n3704
.sym 65601 $abc$35683$n4150
.sym 65602 $abc$35683$n2868
.sym 65606 $abc$35683$n4574_1
.sym 65607 $abc$35683$n4570
.sym 65611 $abc$35683$n3673
.sym 65612 $abc$35683$n3675
.sym 65613 picorv32.reg_next_pc[6]
.sym 65614 $abc$35683$n3696
.sym 65617 picorv32.reg_out[6]
.sym 65618 picorv32.alu_out_q[6]
.sym 65620 picorv32.latched_stalu
.sym 65622 clk12_$glb_clk
.sym 65625 basesoc_uart_phy_storage[12]
.sym 65626 basesoc_uart_phy_storage[14]
.sym 65627 basesoc_uart_phy_storage[6]
.sym 65629 basesoc_uart_phy_storage[1]
.sym 65631 basesoc_uart_phy_storage[9]
.sym 65636 $abc$35683$n7
.sym 65638 $abc$35683$n2868
.sym 65641 $abc$35683$n98
.sym 65643 $abc$35683$n2868
.sym 65644 array_muxed1[15]
.sym 65646 $abc$35683$n3704
.sym 65649 $abc$35683$n4869
.sym 65650 $abc$35683$n4559
.sym 65651 picorv32.irq_state[0]
.sym 65652 basesoc_dat_w[3]
.sym 65653 picorv32.irq_state[1]
.sym 65654 picorv32.reg_pc[19]
.sym 65655 basesoc_uart_phy_storage[9]
.sym 65656 $abc$35683$n231
.sym 65657 picorv32.irq_state[0]
.sym 65658 $abc$35683$n4550
.sym 65659 basesoc_uart_phy_storage[12]
.sym 65666 $abc$35683$n3825
.sym 65667 $abc$35683$n2997
.sym 65668 picorv32.irq_state[0]
.sym 65669 picorv32.irq_state[1]
.sym 65671 $abc$35683$n3732_1
.sym 65673 $abc$35683$n3673
.sym 65675 picorv32.reg_next_pc[13]
.sym 65676 $abc$35683$n2868
.sym 65677 basesoc_picorv327[6]
.sym 65678 $abc$35683$n3675
.sym 65679 $abc$35683$n4869
.sym 65680 $abc$35683$n4171
.sym 65681 picorv32.reg_next_pc[15]
.sym 65685 $abc$35683$n3006
.sym 65686 picorv32.alu_out_q[15]
.sym 65687 picorv32.latched_stalu
.sym 65689 picorv32.reg_next_pc[15]
.sym 65691 picorv32.reg_out[15]
.sym 65692 $abc$35683$n3769
.sym 65693 $abc$35683$n4172
.sym 65695 $abc$35683$n5291
.sym 65698 $abc$35683$n2868
.sym 65699 $abc$35683$n4869
.sym 65704 picorv32.irq_state[0]
.sym 65705 picorv32.irq_state[1]
.sym 65706 picorv32.reg_next_pc[13]
.sym 65707 $abc$35683$n3006
.sym 65716 picorv32.reg_next_pc[15]
.sym 65717 $abc$35683$n3732_1
.sym 65718 $abc$35683$n3673
.sym 65719 $abc$35683$n3675
.sym 65723 $abc$35683$n3825
.sym 65724 $abc$35683$n3769
.sym 65725 basesoc_picorv327[6]
.sym 65728 picorv32.irq_state[0]
.sym 65729 $abc$35683$n4171
.sym 65730 $abc$35683$n4172
.sym 65731 picorv32.reg_next_pc[15]
.sym 65734 picorv32.latched_stalu
.sym 65735 picorv32.reg_out[15]
.sym 65737 picorv32.alu_out_q[15]
.sym 65740 $abc$35683$n4869
.sym 65741 $abc$35683$n3732_1
.sym 65742 $abc$35683$n5291
.sym 65743 $abc$35683$n2868
.sym 65744 $abc$35683$n2997
.sym 65745 clk12_$glb_clk
.sym 65748 $abc$35683$n6172
.sym 65749 $abc$35683$n6174
.sym 65750 $abc$35683$n6176
.sym 65751 $abc$35683$n6178
.sym 65752 $abc$35683$n6180
.sym 65753 $abc$35683$n6182
.sym 65754 $abc$35683$n6184
.sym 65759 picorv32.reg_next_pc[18]
.sym 65761 picorv32.cpuregs_wrdata[15]
.sym 65766 $abc$35683$n3675
.sym 65769 array_muxed0[4]
.sym 65771 basesoc_uart_phy_storage[14]
.sym 65772 $abc$35683$n4562
.sym 65775 $abc$35683$n4869
.sym 65776 $abc$35683$n5258_1
.sym 65777 $PACKER_VCC_NET
.sym 65781 $abc$35683$n3642
.sym 65782 $abc$35683$n3642
.sym 65791 basesoc_uart_phy_phase_accumulator_tx[0]
.sym 65796 $abc$35683$n6170
.sym 65803 $abc$35683$n3744_1
.sym 65805 basesoc_uart_phy_storage[0]
.sym 65806 $abc$35683$n6174
.sym 65807 $abc$35683$n6176
.sym 65808 basesoc_uart_phy_tx_busy
.sym 65811 picorv32.irq_state[0]
.sym 65813 picorv32.irq_state[1]
.sym 65814 $abc$35683$n3675
.sym 65815 picorv32.reg_next_pc[18]
.sym 65816 $abc$35683$n3673
.sym 65822 basesoc_uart_phy_phase_accumulator_tx[0]
.sym 65824 basesoc_uart_phy_storage[0]
.sym 65827 $abc$35683$n3675
.sym 65828 picorv32.reg_next_pc[18]
.sym 65829 $abc$35683$n3673
.sym 65830 $abc$35683$n3744_1
.sym 65840 basesoc_uart_phy_tx_busy
.sym 65841 $abc$35683$n6170
.sym 65851 $abc$35683$n6176
.sym 65854 basesoc_uart_phy_tx_busy
.sym 65857 picorv32.irq_state[1]
.sym 65858 picorv32.irq_state[0]
.sym 65864 basesoc_uart_phy_tx_busy
.sym 65866 $abc$35683$n6174
.sym 65868 clk12_$glb_clk
.sym 65869 sys_rst_$glb_sr
.sym 65870 $abc$35683$n6186
.sym 65871 $abc$35683$n6188
.sym 65872 $abc$35683$n6190
.sym 65873 $abc$35683$n6192
.sym 65874 $abc$35683$n6194
.sym 65875 $abc$35683$n6196
.sym 65876 $abc$35683$n6198
.sym 65877 $abc$35683$n6200
.sym 65881 $PACKER_VCC_NET
.sym 65883 basesoc_dat_w[7]
.sym 65885 basesoc_uart_phy_storage[17]
.sym 65886 $abc$35683$n4544
.sym 65888 $abc$35683$n2758
.sym 65892 $abc$35683$n2873_1
.sym 65894 basesoc_uart_phy_tx_busy
.sym 65896 $abc$35683$n4580
.sym 65898 picorv32.reg_pc[8]
.sym 65899 $abc$35683$n5472
.sym 65900 basesoc_uart_phy_storage[17]
.sym 65901 basesoc_uart_phy_tx_busy
.sym 65903 picorv32.latched_stalu
.sym 65904 picorv32.reg_next_pc[27]
.sym 65905 picorv32.reg_next_pc[28]
.sym 65912 basesoc_uart_phy_tx_busy
.sym 65913 $abc$35683$n3776
.sym 65914 picorv32.latched_stalu
.sym 65917 basesoc_uart_phy_tx_busy
.sym 65918 $abc$35683$n2868
.sym 65920 picorv32.reg_next_pc[16]
.sym 65921 $abc$35683$n4175
.sym 65922 picorv32.irq_state[0]
.sym 65923 $abc$35683$n4174
.sym 65925 picorv32.reg_next_pc[26]
.sym 65928 $abc$35683$n231
.sym 65930 $abc$35683$n6192
.sym 65931 $abc$35683$n3736
.sym 65932 picorv32.reg_out[18]
.sym 65933 $abc$35683$n6214
.sym 65934 picorv32.irq_state[1]
.sym 65938 picorv32.alu_out_q[18]
.sym 65939 $abc$35683$n6194
.sym 65940 $abc$35683$n3032
.sym 65941 $abc$35683$n5293
.sym 65942 $abc$35683$n3675
.sym 65944 basesoc_uart_phy_tx_busy
.sym 65945 $abc$35683$n6192
.sym 65950 $abc$35683$n4174
.sym 65952 $abc$35683$n4175
.sym 65956 $abc$35683$n3736
.sym 65957 $abc$35683$n2868
.sym 65958 $abc$35683$n3032
.sym 65959 picorv32.irq_state[1]
.sym 65962 picorv32.reg_next_pc[26]
.sym 65963 $abc$35683$n3776
.sym 65965 $abc$35683$n3675
.sym 65968 picorv32.reg_next_pc[16]
.sym 65969 $abc$35683$n5293
.sym 65970 picorv32.irq_state[0]
.sym 65971 $abc$35683$n231
.sym 65974 basesoc_uart_phy_tx_busy
.sym 65976 $abc$35683$n6194
.sym 65981 basesoc_uart_phy_tx_busy
.sym 65982 $abc$35683$n6214
.sym 65986 picorv32.reg_out[18]
.sym 65988 picorv32.latched_stalu
.sym 65989 picorv32.alu_out_q[18]
.sym 65991 clk12_$glb_clk
.sym 65992 sys_rst_$glb_sr
.sym 65993 $abc$35683$n6202
.sym 65994 $abc$35683$n6204
.sym 65995 $abc$35683$n6206
.sym 65996 $abc$35683$n6208
.sym 65997 $abc$35683$n6210
.sym 65998 $abc$35683$n6212
.sym 65999 $abc$35683$n6214
.sym 66000 $abc$35683$n6216
.sym 66004 $abc$35683$n3006
.sym 66005 $abc$35683$n5311
.sym 66017 picorv32.reg_pc[26]
.sym 66020 $abc$35683$n4568
.sym 66021 basesoc_uart_phy_storage[29]
.sym 66022 picorv32.cpuregs_wrdata[28]
.sym 66023 basesoc_uart_phy_storage[4]
.sym 66024 $abc$35683$n4580
.sym 66025 $abc$35683$n3017_1
.sym 66028 basesoc_uart_phy_storage[28]
.sym 66034 $abc$35683$n4532
.sym 66036 $abc$35683$n3017_1
.sym 66037 $abc$35683$n4568
.sym 66040 picorv32.reg_next_pc[18]
.sym 66041 $abc$35683$n3744_1
.sym 66044 $abc$35683$n4219_1
.sym 66046 $abc$35683$n2868
.sym 66047 $abc$35683$n231
.sym 66048 $abc$35683$n4218_1
.sym 66050 $abc$35683$n3007_1
.sym 66052 $abc$35683$n4181
.sym 66053 $abc$35683$n4180
.sym 66055 picorv32.reg_next_pc[26]
.sym 66058 $abc$35683$n5297
.sym 66060 picorv32.irq_state[0]
.sym 66065 picorv32.irq_state[1]
.sym 66068 $abc$35683$n4219_1
.sym 66070 $abc$35683$n4218_1
.sym 66079 picorv32.irq_state[1]
.sym 66080 $abc$35683$n2868
.sym 66081 $abc$35683$n3007_1
.sym 66082 $abc$35683$n3744_1
.sym 66085 $abc$35683$n5297
.sym 66086 $abc$35683$n231
.sym 66087 picorv32.irq_state[0]
.sym 66088 picorv32.reg_next_pc[18]
.sym 66094 $abc$35683$n4568
.sym 66097 $abc$35683$n4180
.sym 66100 $abc$35683$n4181
.sym 66103 picorv32.irq_state[1]
.sym 66104 picorv32.reg_next_pc[26]
.sym 66105 $abc$35683$n3017_1
.sym 66106 picorv32.irq_state[0]
.sym 66110 $abc$35683$n4532
.sym 66113 $abc$35683$n3021_$glb_ce
.sym 66114 clk12_$glb_clk
.sym 66115 $abc$35683$n232_$glb_sr
.sym 66116 $abc$35683$n6218
.sym 66117 $abc$35683$n6220
.sym 66118 $abc$35683$n6222
.sym 66119 $abc$35683$n6224
.sym 66120 $abc$35683$n6226
.sym 66121 $abc$35683$n6228
.sym 66122 $abc$35683$n6230
.sym 66123 $abc$35683$n6232
.sym 66126 $abc$35683$n3024
.sym 66129 $abc$35683$n4583
.sym 66130 basesoc_uart_phy_storage[18]
.sym 66134 $abc$35683$n2868
.sym 66135 basesoc_uart_phy_storage[22]
.sym 66138 basesoc_uart_phy_storage[21]
.sym 66141 picorv32.reg_pc[20]
.sym 66142 picorv32.reg_pc[19]
.sym 66143 basesoc_uart_phy_storage[2]
.sym 66144 $abc$35683$n4550
.sym 66145 basesoc_uart_phy_storage[30]
.sym 66146 picorv32.irq_state[0]
.sym 66147 picorv32.reg_pc[18]
.sym 66148 basesoc_uart_phy_storage[10]
.sym 66149 basesoc_dat_w[3]
.sym 66150 basesoc_uart_phy_storage[8]
.sym 66151 picorv32.irq_state[1]
.sym 66158 $abc$35683$n4869
.sym 66159 basesoc_dat_w[7]
.sym 66160 basesoc_dat_w[3]
.sym 66164 $abc$35683$n3675
.sym 66165 $abc$35683$n231
.sym 66166 $abc$35683$n3673
.sym 66168 $abc$35683$n2711
.sym 66169 $abc$35683$n4212
.sym 66172 picorv32.irq_state[0]
.sym 66173 basesoc_dat_w[1]
.sym 66175 $abc$35683$n3792_1
.sym 66177 $abc$35683$n2868
.sym 66178 picorv32.irq_state[1]
.sym 66179 $abc$35683$n4213_1
.sym 66180 picorv32.reg_next_pc[30]
.sym 66182 picorv32.reg_next_pc[28]
.sym 66183 $abc$35683$n5317
.sym 66185 $abc$35683$n5321
.sym 66188 $abc$35683$n3004_1
.sym 66192 $abc$35683$n4213_1
.sym 66193 $abc$35683$n4212
.sym 66196 $abc$35683$n3675
.sym 66197 $abc$35683$n3673
.sym 66198 picorv32.reg_next_pc[30]
.sym 66199 $abc$35683$n3792_1
.sym 66202 $abc$35683$n2868
.sym 66203 $abc$35683$n4869
.sym 66204 $abc$35683$n3792_1
.sym 66205 $abc$35683$n5321
.sym 66209 basesoc_dat_w[1]
.sym 66214 picorv32.reg_next_pc[28]
.sym 66215 $abc$35683$n5317
.sym 66216 picorv32.irq_state[0]
.sym 66217 $abc$35683$n231
.sym 66223 basesoc_dat_w[7]
.sym 66226 $abc$35683$n3004_1
.sym 66227 picorv32.reg_next_pc[30]
.sym 66228 picorv32.irq_state[0]
.sym 66229 picorv32.irq_state[1]
.sym 66232 basesoc_dat_w[3]
.sym 66236 $abc$35683$n2711
.sym 66237 clk12_$glb_clk
.sym 66238 sys_rst_$glb_sr
.sym 66239 $abc$35683$n6073
.sym 66240 basesoc_uart_phy_phase_accumulator_tx[28]
.sym 66241 basesoc_uart_phy_phase_accumulator_tx[30]
.sym 66242 basesoc_uart_phy_phase_accumulator_tx[26]
.sym 66243 basesoc_uart_phy_phase_accumulator_tx[31]
.sym 66244 basesoc_uart_phy_phase_accumulator_tx[24]
.sym 66245 basesoc_uart_phy_phase_accumulator_tx[27]
.sym 66246 basesoc_uart_phy_phase_accumulator_tx[29]
.sym 66251 interface5_bank_bus_dat_r[4]
.sym 66253 basesoc_uart_phy_storage[23]
.sym 66256 $abc$35683$n2711
.sym 66262 basesoc_uart_phy_rx_busy
.sym 66263 picorv32.reg_pc[25]
.sym 66264 basesoc_uart_phy_storage[31]
.sym 66265 basesoc_uart_phy_storage[26]
.sym 66266 $abc$35683$n3642
.sym 66267 basesoc_uart_phy_storage[24]
.sym 66268 $PACKER_VCC_NET
.sym 66269 picorv32.reg_pc[27]
.sym 66270 basesoc_picorv323[3]
.sym 66271 basesoc_uart_phy_storage[14]
.sym 66272 basesoc_uart_phy_storage[5]
.sym 66273 $abc$35683$n3642
.sym 66274 $abc$35683$n3004_1
.sym 66282 $abc$35683$n4544
.sym 66283 sys_rst
.sym 66284 basesoc_uart_rx_fifo_wrport_we
.sym 66292 $abc$35683$n4565
.sym 66298 $abc$35683$n4577
.sym 66301 basesoc_uart_rx_fifo_produce[0]
.sym 66303 $abc$35683$n4571
.sym 66304 $abc$35683$n4550
.sym 66306 $abc$35683$n4574
.sym 66311 $abc$35683$n4583
.sym 66313 basesoc_uart_rx_fifo_wrport_we
.sym 66314 sys_rst
.sym 66316 basesoc_uart_rx_fifo_produce[0]
.sym 66320 $abc$35683$n4544
.sym 66326 $abc$35683$n4574
.sym 66332 $abc$35683$n4577
.sym 66340 $abc$35683$n4565
.sym 66346 $abc$35683$n4583
.sym 66352 $abc$35683$n4550
.sym 66355 $abc$35683$n4571
.sym 66359 $abc$35683$n3021_$glb_ce
.sym 66360 clk12_$glb_clk
.sym 66361 $abc$35683$n232_$glb_sr
.sym 66363 $abc$35683$n6077
.sym 66364 $abc$35683$n6079
.sym 66365 $abc$35683$n6081
.sym 66366 $abc$35683$n6083
.sym 66367 $abc$35683$n6085
.sym 66368 $abc$35683$n6087
.sym 66369 $abc$35683$n6089
.sym 66373 $PACKER_VCC_NET
.sym 66379 sys_rst
.sym 66380 basesoc_dat_w[2]
.sym 66382 $abc$35683$n6751
.sym 66384 $abc$35683$n2713
.sym 66386 basesoc_uart_phy_storage[27]
.sym 66387 basesoc_uart_phy_storage[23]
.sym 66388 basesoc_uart_phy_storage[17]
.sym 66390 picorv32.reg_pc[8]
.sym 66391 $abc$35683$n5472
.sym 66393 basesoc_uart_phy_storage[18]
.sym 66394 picorv32.irq_pending[8]
.sym 66397 basesoc_uart_phy_tx_busy
.sym 66404 $abc$35683$n4575_1
.sym 66405 $abc$35683$n4576
.sym 66407 picorv32.irq_mask[8]
.sym 66408 basesoc_uart_phy_rx_busy
.sym 66415 picorv32.cpuregs_rs1[6]
.sym 66420 picorv32.irq_pending[8]
.sym 66421 picorv32.irq_state[1]
.sym 66422 $abc$35683$n6081
.sym 66424 $abc$35683$n6085
.sym 66432 $abc$35683$n4543
.sym 66433 $abc$35683$n6087
.sym 66434 $abc$35683$n6089
.sym 66436 $abc$35683$n4543
.sym 66437 $abc$35683$n4575_1
.sym 66438 $abc$35683$n4576
.sym 66439 picorv32.cpuregs_rs1[6]
.sym 66443 $abc$35683$n6089
.sym 66444 basesoc_uart_phy_rx_busy
.sym 66454 $abc$35683$n6085
.sym 66456 basesoc_uart_phy_rx_busy
.sym 66467 picorv32.irq_state[1]
.sym 66468 picorv32.irq_pending[8]
.sym 66469 picorv32.irq_mask[8]
.sym 66473 $abc$35683$n6081
.sym 66475 basesoc_uart_phy_rx_busy
.sym 66478 $abc$35683$n6087
.sym 66480 basesoc_uart_phy_rx_busy
.sym 66483 clk12_$glb_clk
.sym 66484 sys_rst_$glb_sr
.sym 66485 $abc$35683$n6091
.sym 66486 $abc$35683$n6093
.sym 66487 $abc$35683$n6095
.sym 66488 $abc$35683$n6097
.sym 66489 $abc$35683$n6099
.sym 66490 $abc$35683$n6101
.sym 66491 $abc$35683$n6103
.sym 66492 $abc$35683$n6105
.sym 66495 $abc$35683$n2920
.sym 66499 array_muxed1[3]
.sym 66503 basesoc_dat_w[7]
.sym 66504 basesoc_uart_phy_rx_busy
.sym 66507 basesoc_uart_rx_fifo_produce[1]
.sym 66509 $abc$35683$n3017_1
.sym 66511 basesoc_dat_w[5]
.sym 66512 picorv32.reg_pc[20]
.sym 66513 $abc$35683$n3384_1
.sym 66515 basesoc_uart_phy_storage[28]
.sym 66516 basesoc_dat_w[4]
.sym 66517 basesoc_uart_phy_storage[29]
.sym 66518 $abc$35683$n4734_1
.sym 66519 basesoc_dat_w[6]
.sym 66520 basesoc_uart_phy_storage[4]
.sym 66531 $abc$35683$n3384_1
.sym 66533 picorv32.cpu_state[4]
.sym 66537 basesoc_uart_tx_fifo_wrport_we
.sym 66538 basesoc_uart_phy_rx_busy
.sym 66541 basesoc_uart_tx_fifo_level0[0]
.sym 66544 $abc$35683$n6095
.sym 66545 sys_rst
.sym 66546 picorv32.irq_mask[6]
.sym 66550 basesoc_uart_tx_fifo_do_read
.sym 66551 $abc$35683$n6093
.sym 66553 $abc$35683$n6097
.sym 66557 basesoc_picorv327[6]
.sym 66559 $abc$35683$n6097
.sym 66562 basesoc_uart_phy_rx_busy
.sym 66565 $abc$35683$n3384_1
.sym 66566 basesoc_picorv327[6]
.sym 66567 picorv32.cpu_state[4]
.sym 66568 picorv32.irq_mask[6]
.sym 66577 basesoc_uart_phy_rx_busy
.sym 66580 $abc$35683$n6095
.sym 66583 $abc$35683$n6093
.sym 66586 basesoc_uart_phy_rx_busy
.sym 66589 basesoc_uart_tx_fifo_do_read
.sym 66590 basesoc_uart_tx_fifo_wrport_we
.sym 66591 sys_rst
.sym 66592 basesoc_uart_tx_fifo_level0[0]
.sym 66606 clk12_$glb_clk
.sym 66607 sys_rst_$glb_sr
.sym 66608 $abc$35683$n6107
.sym 66609 $abc$35683$n6109
.sym 66610 $abc$35683$n6111
.sym 66611 $abc$35683$n6113
.sym 66612 $abc$35683$n6115
.sym 66613 $abc$35683$n6117
.sym 66614 $abc$35683$n6119
.sym 66615 $abc$35683$n6121
.sym 66623 basesoc_uart_tx_fifo_wrport_we
.sym 66628 basesoc_uart_phy_storage[10]
.sym 66632 picorv32.irq_pending[8]
.sym 66634 picorv32.reg_pc[19]
.sym 66635 basesoc_uart_phy_phase_accumulator_rx[12]
.sym 66637 basesoc_dat_w[3]
.sym 66638 basesoc_uart_rx_fifo_readable
.sym 66639 $abc$35683$n2808
.sym 66641 basesoc_uart_phy_storage[30]
.sym 66642 basesoc_uart_phy_storage[8]
.sym 66643 picorv32.irq_state[1]
.sym 66658 basesoc_uart_phy_rx_busy
.sym 66669 $abc$35683$n6115
.sym 66670 $abc$35683$n6117
.sym 66671 $abc$35683$n6119
.sym 66673 $abc$35683$n6107
.sym 66674 $abc$35683$n6109
.sym 66675 $abc$35683$n6111
.sym 66676 $abc$35683$n6113
.sym 66677 $abc$35683$n6131
.sym 66683 $abc$35683$n6117
.sym 66684 basesoc_uart_phy_rx_busy
.sym 66689 $abc$35683$n6119
.sym 66691 basesoc_uart_phy_rx_busy
.sym 66694 basesoc_uart_phy_rx_busy
.sym 66695 $abc$35683$n6107
.sym 66702 $abc$35683$n6111
.sym 66703 basesoc_uart_phy_rx_busy
.sym 66706 basesoc_uart_phy_rx_busy
.sym 66708 $abc$35683$n6109
.sym 66713 basesoc_uart_phy_rx_busy
.sym 66715 $abc$35683$n6115
.sym 66720 basesoc_uart_phy_rx_busy
.sym 66721 $abc$35683$n6131
.sym 66725 basesoc_uart_phy_rx_busy
.sym 66727 $abc$35683$n6113
.sym 66729 clk12_$glb_clk
.sym 66730 sys_rst_$glb_sr
.sym 66731 $abc$35683$n6123
.sym 66732 $abc$35683$n6125
.sym 66733 $abc$35683$n6127
.sym 66734 $abc$35683$n6129
.sym 66735 $abc$35683$n6131
.sym 66736 $abc$35683$n6133
.sym 66737 $abc$35683$n6135
.sym 66738 $abc$35683$n6137
.sym 66749 basesoc_uart_phy_storage[22]
.sym 66754 basesoc_uart_phy_storage[21]
.sym 66755 picorv32.irq_mask[6]
.sym 66757 basesoc_uart_phy_storage[26]
.sym 66758 $abc$35683$n3004_1
.sym 66759 basesoc_uart_phy_storage[24]
.sym 66761 $abc$35683$n3221
.sym 66762 basesoc_picorv323[3]
.sym 66763 basesoc_uart_phy_storage[31]
.sym 66764 $PACKER_VCC_NET
.sym 66765 $abc$35683$n3642
.sym 66766 basesoc_uart_phy_sink_valid
.sym 66774 $abc$35683$n2713
.sym 66775 basesoc_ctrl_reset_reset_r
.sym 66781 basesoc_dat_w[7]
.sym 66783 basesoc_dat_w[5]
.sym 66784 basesoc_dat_w[2]
.sym 66786 basesoc_dat_w[4]
.sym 66791 basesoc_dat_w[6]
.sym 66797 basesoc_dat_w[3]
.sym 66807 basesoc_dat_w[7]
.sym 66818 basesoc_dat_w[6]
.sym 66825 basesoc_dat_w[4]
.sym 66829 basesoc_dat_w[5]
.sym 66837 basesoc_dat_w[2]
.sym 66842 basesoc_ctrl_reset_reset_r
.sym 66848 basesoc_dat_w[3]
.sym 66851 $abc$35683$n2713
.sym 66852 clk12_$glb_clk
.sym 66853 sys_rst_$glb_sr
.sym 66854 $abc$35683$n5765
.sym 66855 basesoc_uart_phy_phase_accumulator_rx[12]
.sym 66856 basesoc_uart_tx_fifo_do_read
.sym 66859 basesoc_uart_phy_phase_accumulator_rx[24]
.sym 66860 basesoc_uart_phy_phase_accumulator_rx[27]
.sym 66861 basesoc_uart_phy_phase_accumulator_rx[31]
.sym 66869 picorv32.mem_do_wdata
.sym 66870 sys_rst
.sym 66871 basesoc_uart_phy_rx_busy
.sym 66879 picorv32.irq_pending[28]
.sym 66881 basesoc_uart_phy_tx_busy
.sym 66882 picorv32.reg_pc[8]
.sym 66883 $PACKER_VCC_NET
.sym 66884 $abc$35683$n3069
.sym 66886 picorv32.irq_pending[8]
.sym 66887 picorv32.irq_pending[30]
.sym 66888 picorv32.cpuregs_rs1[17]
.sym 66889 basesoc_uart_phy_storage[27]
.sym 66895 picorv32.irq_pending[17]
.sym 66897 picorv32.irq_pending[30]
.sym 66899 basesoc_picorv323[0]
.sym 66902 $abc$35683$n3384_1
.sym 66905 $abc$35683$n4652_1
.sym 66906 $abc$35683$n2983
.sym 66907 picorv32.irq_pending[13]
.sym 66911 picorv32.irq_mask[17]
.sym 66912 picorv32.irq_mask[13]
.sym 66913 picorv32.irq_state[1]
.sym 66915 picorv32.irq_pending[15]
.sym 66922 basesoc_picorv323[3]
.sym 66923 picorv32.irq_mask[15]
.sym 66925 picorv32.irq_mask[30]
.sym 66928 picorv32.irq_state[1]
.sym 66930 picorv32.irq_pending[15]
.sym 66931 picorv32.irq_mask[15]
.sym 66942 basesoc_picorv323[0]
.sym 66947 picorv32.irq_pending[17]
.sym 66949 picorv32.irq_mask[17]
.sym 66953 picorv32.irq_pending[13]
.sym 66955 picorv32.irq_mask[13]
.sym 66961 basesoc_picorv323[3]
.sym 66965 $abc$35683$n3384_1
.sym 66966 picorv32.irq_mask[17]
.sym 66967 $abc$35683$n4652_1
.sym 66971 picorv32.irq_pending[30]
.sym 66972 picorv32.irq_mask[30]
.sym 66974 $abc$35683$n2983
.sym 66975 clk12_$glb_clk
.sym 66977 picorv32.irq_mask[17]
.sym 66994 basesoc_uart_phy_rx_busy
.sym 66995 basesoc_uart_tx_fifo_level0[4]
.sym 66996 basesoc_uart_phy_sink_ready
.sym 66997 basesoc_uart_tx_fifo_level0[0]
.sym 67001 basesoc_uart_tx_fifo_do_read
.sym 67003 picorv32.irq_mask[8]
.sym 67004 picorv32.reg_pc[20]
.sym 67009 $abc$35683$n3384_1
.sym 67010 $abc$35683$n4734_1
.sym 67011 picorv32.irq_mask[15]
.sym 67018 $abc$35683$n3652
.sym 67021 picorv32.irq_mask[13]
.sym 67022 $abc$35683$n3643
.sym 67023 $abc$35683$n3648
.sym 67024 picorv32.irq_mask[30]
.sym 67026 picorv32.irq_pending[17]
.sym 67028 picorv32.irq_pending[30]
.sym 67029 $abc$35683$n3065
.sym 67030 picorv32.irq_pending[13]
.sym 67031 picorv32.irq_mask[6]
.sym 67032 picorv32.irq_pending[15]
.sym 67033 picorv32.irq_pending[3]
.sym 67034 picorv32.irq_pending[12]
.sym 67035 picorv32.irq_mask[28]
.sym 67038 picorv32.irq_pending[14]
.sym 67040 picorv32.irq_pending[28]
.sym 67041 $abc$35683$n3650
.sym 67042 picorv32.irq_mask[17]
.sym 67043 $abc$35683$n3651_1
.sym 67045 picorv32.irq_pending[6]
.sym 67052 picorv32.irq_mask[17]
.sym 67054 picorv32.irq_pending[17]
.sym 67057 picorv32.irq_pending[13]
.sym 67058 picorv32.irq_pending[12]
.sym 67059 picorv32.irq_pending[15]
.sym 67060 picorv32.irq_pending[14]
.sym 67063 picorv32.irq_mask[30]
.sym 67064 picorv32.irq_pending[30]
.sym 67070 picorv32.irq_mask[6]
.sym 67072 picorv32.irq_pending[6]
.sym 67076 picorv32.irq_mask[13]
.sym 67078 picorv32.irq_pending[13]
.sym 67081 $abc$35683$n3650
.sym 67082 $abc$35683$n3643
.sym 67083 $abc$35683$n3648
.sym 67084 picorv32.irq_pending[3]
.sym 67087 picorv32.irq_pending[28]
.sym 67090 picorv32.irq_mask[28]
.sym 67094 $abc$35683$n3652
.sym 67096 $abc$35683$n3651_1
.sym 67097 $abc$35683$n3065
.sym 67098 clk12_$glb_clk
.sym 67099 $abc$35683$n232_$glb_sr
.sym 67103 basesoc_timer0_reload_storage[15]
.sym 67112 basesoc_timer0_reload_storage[19]
.sym 67119 picorv32.irq_mask[6]
.sym 67124 picorv32.irq_pending[8]
.sym 67125 basesoc_dat_w[3]
.sym 67130 basesoc_uart_rx_fifo_readable
.sym 67143 $abc$35683$n3065
.sym 67144 picorv32.irq_pending[6]
.sym 67145 picorv32.irq_mask[6]
.sym 67155 picorv32.irq_pending[15]
.sym 67161 picorv32.irq_pending[8]
.sym 67163 picorv32.irq_mask[8]
.sym 67164 picorv32.irq_pending[19]
.sym 67166 picorv32.irq_mask[19]
.sym 67171 picorv32.irq_mask[15]
.sym 67174 picorv32.irq_mask[19]
.sym 67177 picorv32.irq_pending[19]
.sym 67192 picorv32.irq_pending[6]
.sym 67195 picorv32.irq_mask[6]
.sym 67198 picorv32.irq_mask[8]
.sym 67200 picorv32.irq_pending[8]
.sym 67211 picorv32.irq_pending[15]
.sym 67213 picorv32.irq_mask[15]
.sym 67218 picorv32.irq_pending[19]
.sym 67219 picorv32.irq_mask[19]
.sym 67220 $abc$35683$n3065
.sym 67221 clk12_$glb_clk
.sym 67222 $abc$35683$n232_$glb_sr
.sym 67223 basesoc_timer0_reload_storage[9]
.sym 67227 basesoc_timer0_reload_storage[13]
.sym 67228 basesoc_timer0_reload_storage[10]
.sym 67238 $abc$35683$n2869
.sym 67243 $abc$35683$n2865
.sym 67247 picorv32.irq_mask[6]
.sym 67248 basesoc_dat_w[4]
.sym 67251 $PACKER_VCC_NET
.sym 67255 user_btn2
.sym 67258 basesoc_uart_phy_sink_valid
.sym 67275 $abc$35683$n3069
.sym 67279 picorv32.cpuregs_rs1[6]
.sym 67321 picorv32.cpuregs_rs1[6]
.sym 67343 $abc$35683$n3069
.sym 67344 clk12_$glb_clk
.sym 67345 $abc$35683$n232_$glb_sr
.sym 67350 basesoc_uart_phy_uart_clk_txen
.sym 67357 $PACKER_VCC_NET
.sym 67361 basesoc_dat_w[1]
.sym 67362 $abc$35683$n2857
.sym 67363 basesoc_dat_w[2]
.sym 67364 sys_rst
.sym 67365 basesoc_timer0_reload_storage[9]
.sym 67366 basesoc_timer0_load_storage[10]
.sym 67369 sys_rst
.sym 67371 basesoc_uart_phy_uart_clk_txen
.sym 67374 sys_rst
.sym 67378 eventmanager_status_w[2]
.sym 67379 $PACKER_VCC_NET
.sym 67481 basesoc_dat_w[7]
.sym 67499 $abc$35683$n3325
.sym 67514 eventmanager_status_w[2]
.sym 67521 $abc$35683$n2926
.sym 67525 waittimer2_count[0]
.sym 67527 user_btn2
.sym 67532 waittimer2_count[1]
.sym 67534 sys_rst
.sym 67561 user_btn2
.sym 67562 eventmanager_status_w[2]
.sym 67563 sys_rst
.sym 67581 waittimer2_count[1]
.sym 67582 user_btn2
.sym 67585 user_btn2
.sym 67586 eventmanager_status_w[2]
.sym 67587 sys_rst
.sym 67588 waittimer2_count[0]
.sym 67589 $abc$35683$n2926
.sym 67590 clk12_$glb_clk
.sym 67591 sys_rst_$glb_sr
.sym 67607 $abc$35683$n2869
.sym 67610 $PACKER_VCC_NET
.sym 67633 $abc$35683$n3322
.sym 67634 $abc$35683$n3323
.sym 67638 waittimer2_count[3]
.sym 67639 waittimer2_count[1]
.sym 67640 $abc$35683$n166
.sym 67642 waittimer2_count[8]
.sym 67644 $abc$35683$n2920
.sym 67645 waittimer2_count[4]
.sym 67647 $abc$35683$n5781
.sym 67648 $abc$35683$n5783
.sym 67649 $abc$35683$n168
.sym 67652 $abc$35683$n3324
.sym 67655 $abc$35683$n3321
.sym 67656 waittimer2_count[0]
.sym 67658 sys_rst
.sym 67659 $abc$35683$n3325
.sym 67660 waittimer2_count[5]
.sym 67661 waittimer2_count[2]
.sym 67663 user_btn2
.sym 67664 $abc$35683$n178
.sym 67666 sys_rst
.sym 67668 $abc$35683$n5783
.sym 67669 user_btn2
.sym 67672 waittimer2_count[3]
.sym 67673 waittimer2_count[8]
.sym 67674 waittimer2_count[4]
.sym 67675 waittimer2_count[5]
.sym 67678 $abc$35683$n168
.sym 67684 waittimer2_count[2]
.sym 67685 $abc$35683$n178
.sym 67686 waittimer2_count[0]
.sym 67687 waittimer2_count[1]
.sym 67690 $abc$35683$n168
.sym 67691 $abc$35683$n3325
.sym 67692 $abc$35683$n3321
.sym 67693 $abc$35683$n166
.sym 67698 $abc$35683$n166
.sym 67702 $abc$35683$n3322
.sym 67703 $abc$35683$n3323
.sym 67705 $abc$35683$n3324
.sym 67708 user_btn2
.sym 67709 sys_rst
.sym 67710 $abc$35683$n5781
.sym 67712 $abc$35683$n2920
.sym 67713 clk12_$glb_clk
.sym 67759 $abc$35683$n5791
.sym 67761 $abc$35683$n5795
.sym 67763 waittimer2_count[9]
.sym 67764 $abc$35683$n5785
.sym 67765 $abc$35683$n5787
.sym 67766 waittimer2_count[13]
.sym 67767 waittimer2_count[11]
.sym 67774 $abc$35683$n2920
.sym 67775 user_btn2
.sym 67783 $abc$35683$n5775
.sym 67784 $abc$35683$n5777
.sym 67789 waittimer2_count[11]
.sym 67790 waittimer2_count[9]
.sym 67792 waittimer2_count[13]
.sym 67795 user_btn2
.sym 67797 $abc$35683$n5785
.sym 67802 user_btn2
.sym 67804 $abc$35683$n5795
.sym 67807 $abc$35683$n5791
.sym 67809 user_btn2
.sym 67814 $abc$35683$n5777
.sym 67816 user_btn2
.sym 67819 user_btn2
.sym 67822 $abc$35683$n5775
.sym 67833 user_btn2
.sym 67834 $abc$35683$n5787
.sym 67835 $abc$35683$n2920
.sym 67836 clk12_$glb_clk
.sym 67837 sys_rst_$glb_sr
.sym 68077 basesoc_picorv327[16]
.sym 68104 spram_dataout10[1]
.sym 68107 spram_dataout10[3]
.sym 68108 spram_dataout00[1]
.sym 68109 array_muxed0[14]
.sym 68110 spram_dataout00[3]
.sym 68113 slave_sel_r[2]
.sym 68121 slave_sel_r[2]
.sym 68127 slave_sel[2]
.sym 68149 slave_sel[2]
.sym 68166 spram_dataout00[3]
.sym 68167 array_muxed0[14]
.sym 68168 slave_sel_r[2]
.sym 68169 spram_dataout10[3]
.sym 68172 slave_sel_r[2]
.sym 68173 spram_dataout10[1]
.sym 68174 array_muxed0[14]
.sym 68175 spram_dataout00[1]
.sym 68183 clk12_$glb_clk
.sym 68184 sys_rst_$glb_sr
.sym 68189 spiflash_counter[5]
.sym 68190 spiflash_counter[7]
.sym 68191 spiflash_counter[6]
.sym 68196 spiflash_counter[4]
.sym 68202 spram_dataout10[1]
.sym 68203 $abc$35683$n2914
.sym 68207 slave_sel_r[2]
.sym 68208 spram_dataout00[1]
.sym 68209 $abc$35683$n2918
.sym 68210 $abc$35683$n3436
.sym 68232 $abc$35683$n3344
.sym 68234 spram_dataout10[3]
.sym 68238 serial_tx
.sym 68250 $abc$35683$n3344
.sym 68251 csrbank0_leds_out0_w[4]
.sym 68268 $abc$35683$n2957
.sym 68270 $abc$35683$n3348_1
.sym 68273 spiflash_counter[0]
.sym 68274 $abc$35683$n2859_1
.sym 68276 sys_rst
.sym 68281 spiflash_counter[0]
.sym 68283 spiflash_counter[7]
.sym 68284 spiflash_counter[6]
.sym 68285 $abc$35683$n3338
.sym 68287 $abc$35683$n3339
.sym 68288 spiflash_counter[1]
.sym 68289 $abc$35683$n2950
.sym 68290 spiflash_counter[5]
.sym 68291 $abc$35683$n2861_1
.sym 68297 spiflash_counter[4]
.sym 68299 $abc$35683$n2861_1
.sym 68300 $abc$35683$n2859_1
.sym 68302 sys_rst
.sym 68305 spiflash_counter[5]
.sym 68306 spiflash_counter[6]
.sym 68307 spiflash_counter[7]
.sym 68308 spiflash_counter[4]
.sym 68313 $abc$35683$n2861_1
.sym 68314 spiflash_counter[0]
.sym 68317 spiflash_counter[5]
.sym 68318 spiflash_counter[4]
.sym 68319 $abc$35683$n3339
.sym 68323 spiflash_counter[0]
.sym 68324 sys_rst
.sym 68325 $abc$35683$n3348_1
.sym 68326 $abc$35683$n2950
.sym 68329 spiflash_counter[7]
.sym 68331 $abc$35683$n2859_1
.sym 68332 spiflash_counter[6]
.sym 68335 spiflash_counter[1]
.sym 68336 $abc$35683$n3338
.sym 68341 spiflash_counter[5]
.sym 68342 spiflash_counter[4]
.sym 68343 $abc$35683$n3339
.sym 68345 $abc$35683$n2957
.sym 68346 clk12_$glb_clk
.sym 68347 sys_rst_$glb_sr
.sym 68350 $abc$35683$n5744
.sym 68351 $abc$35683$n5746
.sym 68352 $abc$35683$n5748
.sym 68353 $abc$35683$n5750
.sym 68354 $abc$35683$n5752
.sym 68355 $abc$35683$n5754
.sym 68361 user_btn1
.sym 68362 sys_rst
.sym 68364 $abc$35683$n2957
.sym 68368 user_btn1
.sym 68370 array_muxed0[8]
.sym 68372 $abc$35683$n5242_1
.sym 68378 $abc$35683$n2887
.sym 68389 $abc$35683$n5740
.sym 68390 $abc$35683$n3349
.sym 68391 spiflash_counter[2]
.sym 68392 spiflash_counter[3]
.sym 68393 $abc$35683$n3348_1
.sym 68395 spiflash_counter[1]
.sym 68399 $abc$35683$n3332
.sym 68400 $abc$35683$n3338
.sym 68407 $abc$35683$n5744
.sym 68408 $abc$35683$n5746
.sym 68416 $abc$35683$n2950
.sym 68418 $abc$35683$n2860
.sym 68420 spiflash_counter[0]
.sym 68422 $abc$35683$n2860
.sym 68424 spiflash_counter[0]
.sym 68428 spiflash_counter[3]
.sym 68429 spiflash_counter[2]
.sym 68430 $abc$35683$n3332
.sym 68431 spiflash_counter[1]
.sym 68434 $abc$35683$n3348_1
.sym 68436 $abc$35683$n5744
.sym 68440 $abc$35683$n5746
.sym 68443 $abc$35683$n3348_1
.sym 68446 $abc$35683$n3338
.sym 68447 $abc$35683$n3349
.sym 68452 spiflash_counter[3]
.sym 68453 spiflash_counter[2]
.sym 68455 spiflash_counter[1]
.sym 68459 $abc$35683$n3332
.sym 68460 $abc$35683$n2860
.sym 68464 $abc$35683$n3349
.sym 68465 $abc$35683$n5740
.sym 68467 $abc$35683$n3338
.sym 68468 $abc$35683$n2950
.sym 68469 clk12_$glb_clk
.sym 68470 sys_rst_$glb_sr
.sym 68474 csrbank0_leds_out0_w[4]
.sym 68482 basesoc_dat_w[4]
.sym 68483 basesoc_dat_w[1]
.sym 68485 array_muxed1[1]
.sym 68489 user_btn1
.sym 68490 $abc$35683$n2939
.sym 68494 array_muxed2[1]
.sym 68497 basesoc_uart_phy_rx
.sym 68502 $abc$35683$n5626
.sym 68505 $abc$35683$n5626
.sym 68512 basesoc_dat_w[2]
.sym 68536 basesoc_dat_w[7]
.sym 68539 $abc$35683$n3090
.sym 68559 basesoc_dat_w[2]
.sym 68575 basesoc_dat_w[7]
.sym 68591 $abc$35683$n3090
.sym 68592 clk12_$glb_clk
.sym 68593 sys_rst_$glb_sr
.sym 68595 $abc$35683$n5255_1
.sym 68597 interface0_bank_bus_dat_r[4]
.sym 68598 basesoc_bus_wishbone_dat_r[4]
.sym 68599 $abc$35683$n5244_1
.sym 68600 $abc$35683$n5246_1
.sym 68609 sys_rst
.sym 68611 spram_wren0
.sym 68613 basesoc_dat_w[1]
.sym 68619 $abc$35683$n3816
.sym 68621 $abc$35683$n4652
.sym 68622 basesoc_dat_w[7]
.sym 68627 $abc$35683$n4502
.sym 68628 serial_tx
.sym 68629 $abc$35683$n4511
.sym 68644 $abc$35683$n5242_1
.sym 68649 array_muxed1[4]
.sym 68651 sel_r
.sym 68652 $abc$35683$n5260
.sym 68653 $abc$35683$n5252_1
.sym 68656 $abc$35683$n5244_1
.sym 68658 $abc$35683$n5258_1
.sym 68662 $abc$35683$n5626
.sym 68664 $abc$35683$n5241_1
.sym 68665 $abc$35683$n5626
.sym 68681 array_muxed1[4]
.sym 68686 $abc$35683$n5244_1
.sym 68687 sel_r
.sym 68688 $abc$35683$n5260
.sym 68689 $abc$35683$n5626
.sym 68692 $abc$35683$n5241_1
.sym 68693 $abc$35683$n5244_1
.sym 68695 $abc$35683$n5626
.sym 68710 $abc$35683$n5258_1
.sym 68711 $abc$35683$n5242_1
.sym 68713 $abc$35683$n5252_1
.sym 68715 clk12_$glb_clk
.sym 68716 sys_rst_$glb_sr
.sym 68719 $abc$35683$n5252_1
.sym 68720 basesoc_ctrl_reset_reset_r
.sym 68724 $abc$35683$n3182
.sym 68730 $abc$35683$n3297
.sym 68731 array_muxed0[7]
.sym 68733 array_muxed0[3]
.sym 68734 basesoc_bus_wishbone_dat_r[1]
.sym 68735 basesoc_dat_w[4]
.sym 68741 $abc$35683$n3814
.sym 68742 basesoc_dat_w[4]
.sym 68744 array_muxed0[4]
.sym 68747 $abc$35683$n4526
.sym 68749 $abc$35683$n4529
.sym 68750 $abc$35683$n5241_1
.sym 68759 $abc$35683$n4517
.sym 68772 $abc$35683$n4514
.sym 68777 $abc$35683$n4496
.sym 68782 $abc$35683$n4508
.sym 68784 $abc$35683$n4499
.sym 68787 $abc$35683$n4502
.sym 68788 $abc$35683$n4505
.sym 68789 $abc$35683$n4511
.sym 68790 $nextpnr_ICESTORM_LC_13$O
.sym 68792 $abc$35683$n4496
.sym 68796 $auto$alumacc.cc:474:replace_alu$5978.C[4]
.sym 68799 $abc$35683$n4499
.sym 68802 $auto$alumacc.cc:474:replace_alu$5978.C[5]
.sym 68805 $abc$35683$n4502
.sym 68806 $auto$alumacc.cc:474:replace_alu$5978.C[4]
.sym 68808 $auto$alumacc.cc:474:replace_alu$5978.C[6]
.sym 68811 $abc$35683$n4505
.sym 68812 $auto$alumacc.cc:474:replace_alu$5978.C[5]
.sym 68814 $auto$alumacc.cc:474:replace_alu$5978.C[7]
.sym 68816 $abc$35683$n4508
.sym 68818 $auto$alumacc.cc:474:replace_alu$5978.C[6]
.sym 68820 $auto$alumacc.cc:474:replace_alu$5978.C[8]
.sym 68822 $abc$35683$n4511
.sym 68824 $auto$alumacc.cc:474:replace_alu$5978.C[7]
.sym 68826 $auto$alumacc.cc:474:replace_alu$5978.C[9]
.sym 68828 $abc$35683$n4514
.sym 68830 $auto$alumacc.cc:474:replace_alu$5978.C[8]
.sym 68832 $auto$alumacc.cc:474:replace_alu$5978.C[10]
.sym 68835 $abc$35683$n4517
.sym 68836 $auto$alumacc.cc:474:replace_alu$5978.C[9]
.sym 68840 $abc$35683$n3816
.sym 68841 $abc$35683$n5242_1
.sym 68842 $abc$35683$n5249_1
.sym 68853 $abc$35683$n4517
.sym 68855 basesoc_ctrl_reset_reset_r
.sym 68856 $abc$35683$n2898_1
.sym 68857 picorv32.mem_state[0]
.sym 68858 array_muxed0[8]
.sym 68859 basesoc_bus_wishbone_dat_r[2]
.sym 68860 $abc$35683$n3090
.sym 68862 basesoc_ctrl_storage[7]
.sym 68863 eventmanager_status_w[1]
.sym 68865 $abc$35683$n4544
.sym 68866 basesoc_ctrl_reset_reset_r
.sym 68868 $abc$35683$n4577
.sym 68869 $abc$35683$n2887
.sym 68870 $abc$35683$n4499
.sym 68871 adr[0]
.sym 68873 $abc$35683$n4553
.sym 68874 $abc$35683$n4505
.sym 68875 $abc$35683$n5242_1
.sym 68876 $auto$alumacc.cc:474:replace_alu$5978.C[10]
.sym 68886 $abc$35683$n4541
.sym 68894 $abc$35683$n4532
.sym 68898 $abc$35683$n4535
.sym 68906 $abc$35683$n4523
.sym 68907 $abc$35683$n4526
.sym 68909 $abc$35683$n4529
.sym 68910 $abc$35683$n4520
.sym 68911 $abc$35683$n4538
.sym 68913 $auto$alumacc.cc:474:replace_alu$5978.C[11]
.sym 68916 $abc$35683$n4520
.sym 68917 $auto$alumacc.cc:474:replace_alu$5978.C[10]
.sym 68919 $auto$alumacc.cc:474:replace_alu$5978.C[12]
.sym 68921 $abc$35683$n4523
.sym 68923 $auto$alumacc.cc:474:replace_alu$5978.C[11]
.sym 68925 $auto$alumacc.cc:474:replace_alu$5978.C[13]
.sym 68927 $abc$35683$n4526
.sym 68929 $auto$alumacc.cc:474:replace_alu$5978.C[12]
.sym 68931 $auto$alumacc.cc:474:replace_alu$5978.C[14]
.sym 68934 $abc$35683$n4529
.sym 68935 $auto$alumacc.cc:474:replace_alu$5978.C[13]
.sym 68937 $auto$alumacc.cc:474:replace_alu$5978.C[15]
.sym 68940 $abc$35683$n4532
.sym 68941 $auto$alumacc.cc:474:replace_alu$5978.C[14]
.sym 68943 $auto$alumacc.cc:474:replace_alu$5978.C[16]
.sym 68946 $abc$35683$n4535
.sym 68947 $auto$alumacc.cc:474:replace_alu$5978.C[15]
.sym 68949 $auto$alumacc.cc:474:replace_alu$5978.C[17]
.sym 68951 $abc$35683$n4538
.sym 68953 $auto$alumacc.cc:474:replace_alu$5978.C[16]
.sym 68955 $auto$alumacc.cc:474:replace_alu$5978.C[18]
.sym 68958 $abc$35683$n4541
.sym 68959 $auto$alumacc.cc:474:replace_alu$5978.C[17]
.sym 68963 $abc$35683$n3746_1
.sym 68964 picorv32.reg_next_pc[20]
.sym 68965 $abc$35683$n3754_1
.sym 68966 picorv32.reg_next_pc[24]
.sym 68967 $abc$35683$n3770_1
.sym 68968 picorv32.reg_next_pc[18]
.sym 68969 $abc$35683$n3766
.sym 68973 basesoc_uart_phy_storage[9]
.sym 68975 $abc$35683$n4653
.sym 68979 array_muxed0[5]
.sym 68980 sel_r
.sym 68982 basesoc_dat_w[7]
.sym 68984 basesoc_ctrl_storage[2]
.sym 68986 $abc$35683$n5249_1
.sym 68988 picorv32.reg_next_pc[23]
.sym 68989 $abc$35683$n5626
.sym 68990 $abc$35683$n3096
.sym 68991 $abc$35683$n3045
.sym 68992 $abc$35683$n4556
.sym 68995 basesoc_uart_phy_storage[11]
.sym 68996 $abc$35683$n4520
.sym 68997 basesoc_uart_phy_rx
.sym 68998 picorv32.reg_next_pc[20]
.sym 68999 $auto$alumacc.cc:474:replace_alu$5978.C[18]
.sym 69008 $abc$35683$n4556
.sym 69014 $abc$35683$n4565
.sym 69018 $abc$35683$n4544
.sym 69022 $abc$35683$n4550
.sym 69026 $abc$35683$n4559
.sym 69031 $abc$35683$n4547
.sym 69033 $abc$35683$n4553
.sym 69034 $abc$35683$n4562
.sym 69036 $auto$alumacc.cc:474:replace_alu$5978.C[19]
.sym 69038 $abc$35683$n4544
.sym 69040 $auto$alumacc.cc:474:replace_alu$5978.C[18]
.sym 69042 $auto$alumacc.cc:474:replace_alu$5978.C[20]
.sym 69044 $abc$35683$n4547
.sym 69046 $auto$alumacc.cc:474:replace_alu$5978.C[19]
.sym 69048 $auto$alumacc.cc:474:replace_alu$5978.C[21]
.sym 69051 $abc$35683$n4550
.sym 69052 $auto$alumacc.cc:474:replace_alu$5978.C[20]
.sym 69054 $auto$alumacc.cc:474:replace_alu$5978.C[22]
.sym 69056 $abc$35683$n4553
.sym 69058 $auto$alumacc.cc:474:replace_alu$5978.C[21]
.sym 69060 $auto$alumacc.cc:474:replace_alu$5978.C[23]
.sym 69063 $abc$35683$n4556
.sym 69064 $auto$alumacc.cc:474:replace_alu$5978.C[22]
.sym 69066 $auto$alumacc.cc:474:replace_alu$5978.C[24]
.sym 69068 $abc$35683$n4559
.sym 69070 $auto$alumacc.cc:474:replace_alu$5978.C[23]
.sym 69072 $auto$alumacc.cc:474:replace_alu$5978.C[25]
.sym 69074 $abc$35683$n4562
.sym 69076 $auto$alumacc.cc:474:replace_alu$5978.C[24]
.sym 69078 $auto$alumacc.cc:474:replace_alu$5978.C[26]
.sym 69081 $abc$35683$n4565
.sym 69082 $auto$alumacc.cc:474:replace_alu$5978.C[25]
.sym 69088 basesoc_uart_phy_storage[11]
.sym 69092 basesoc_uart_phy_storage[15]
.sym 69093 $abc$35683$n3782_1
.sym 69099 basesoc_picorv323[13]
.sym 69100 $abc$35683$n4721
.sym 69101 basesoc_ctrl_storage[26]
.sym 69104 $abc$35683$n3096
.sym 69106 $abc$35683$n4664
.sym 69107 $abc$35683$n2707
.sym 69109 $abc$35683$n4726
.sym 69110 $abc$35683$n4562
.sym 69111 basesoc_dat_w[7]
.sym 69112 picorv32.reg_next_pc[24]
.sym 69113 $abc$35683$n4511
.sym 69114 picorv32.reg_next_pc[23]
.sym 69115 basesoc_uart_phy_rx_reg[7]
.sym 69117 basesoc_uart_phy_rx_reg[1]
.sym 69118 $abc$35683$n2831
.sym 69121 basesoc_uart_phy_rx_busy
.sym 69122 $auto$alumacc.cc:474:replace_alu$5978.C[26]
.sym 69130 $abc$35683$n4559
.sym 69133 $abc$35683$n4574
.sym 69137 $abc$35683$n4568
.sym 69140 $abc$35683$n4577
.sym 69141 $abc$35683$n3766
.sym 69143 $abc$35683$n3683
.sym 69146 $abc$35683$n4580
.sym 69150 $abc$35683$n3782_1
.sym 69156 $abc$35683$n4571
.sym 69157 $abc$35683$n4583
.sym 69159 $auto$alumacc.cc:474:replace_alu$5978.C[27]
.sym 69161 $abc$35683$n4568
.sym 69163 $auto$alumacc.cc:474:replace_alu$5978.C[26]
.sym 69165 $auto$alumacc.cc:474:replace_alu$5978.C[28]
.sym 69167 $abc$35683$n4571
.sym 69169 $auto$alumacc.cc:474:replace_alu$5978.C[27]
.sym 69171 $auto$alumacc.cc:474:replace_alu$5978.C[29]
.sym 69174 $abc$35683$n4574
.sym 69175 $auto$alumacc.cc:474:replace_alu$5978.C[28]
.sym 69177 $auto$alumacc.cc:474:replace_alu$5978.C[30]
.sym 69179 $abc$35683$n4577
.sym 69181 $auto$alumacc.cc:474:replace_alu$5978.C[29]
.sym 69183 $auto$alumacc.cc:474:replace_alu$5978.C[31]
.sym 69185 $abc$35683$n4580
.sym 69187 $auto$alumacc.cc:474:replace_alu$5978.C[30]
.sym 69190 $abc$35683$n4583
.sym 69193 $auto$alumacc.cc:474:replace_alu$5978.C[31]
.sym 69197 $abc$35683$n3766
.sym 69198 $abc$35683$n3683
.sym 69199 $abc$35683$n4559
.sym 69203 $abc$35683$n4571
.sym 69204 $abc$35683$n3782_1
.sym 69205 $abc$35683$n3683
.sym 69206 $abc$35683$n3021_$glb_ce
.sym 69207 clk12_$glb_clk
.sym 69208 $abc$35683$n232_$glb_sr
.sym 69209 basesoc_ctrl_storage[27]
.sym 69212 basesoc_ctrl_storage[29]
.sym 69213 basesoc_ctrl_storage[30]
.sym 69219 basesoc_uart_phy_storage[12]
.sym 69220 basesoc_picorv327[16]
.sym 69222 basesoc_dat_w[7]
.sym 69223 $abc$35683$n3685_1
.sym 69225 $abc$35683$n4568
.sym 69227 basesoc_dat_w[3]
.sym 69229 $PACKER_GND_NET
.sym 69230 array_muxed0[12]
.sym 69232 $abc$35683$n4580
.sym 69233 $abc$35683$n4529
.sym 69234 basesoc_dat_w[4]
.sym 69235 waittimer1_count[2]
.sym 69236 picorv32.reg_next_pc[20]
.sym 69237 waittimer1_count[0]
.sym 69238 sys_rst
.sym 69239 $abc$35683$n2907
.sym 69240 array_muxed0[4]
.sym 69241 basesoc_uart_phy_storage[15]
.sym 69242 $abc$35683$n4571
.sym 69243 $abc$35683$n4583
.sym 69244 $abc$35683$n3814
.sym 69254 basesoc_uart_phy_rx_reg[4]
.sym 69256 basesoc_uart_phy_rx_reg[3]
.sym 69267 basesoc_uart_phy_rx_reg[5]
.sym 69268 $abc$35683$n2767
.sym 69269 basesoc_uart_phy_rx
.sym 69281 basesoc_uart_phy_rx_reg[2]
.sym 69286 basesoc_uart_phy_rx
.sym 69292 basesoc_uart_phy_rx_reg[2]
.sym 69308 basesoc_uart_phy_rx_reg[5]
.sym 69321 basesoc_uart_phy_rx_reg[4]
.sym 69326 basesoc_uart_phy_rx_reg[3]
.sym 69329 $abc$35683$n2767
.sym 69330 clk12_$glb_clk
.sym 69331 sys_rst_$glb_sr
.sym 69332 waittimer1_count[0]
.sym 69333 $abc$35683$n5804
.sym 69336 $abc$35683$n7
.sym 69339 waittimer1_count[2]
.sym 69340 $abc$35683$n5765
.sym 69343 $abc$35683$n5765
.sym 69345 array_muxed0[13]
.sym 69347 basesoc_ctrl_storage[29]
.sym 69351 basesoc_dat_w[3]
.sym 69354 array_muxed0[13]
.sym 69356 $abc$35683$n96
.sym 69357 $abc$35683$n4553
.sym 69358 adr[0]
.sym 69359 $abc$35683$n4577
.sym 69360 basesoc_dat_w[6]
.sym 69361 $abc$35683$n4544
.sym 69363 basesoc_uart_phy_storage[2]
.sym 69365 $abc$35683$n2887
.sym 69366 picorv32.reg_next_pc[28]
.sym 69367 $abc$35683$n5688
.sym 69375 $abc$35683$n2707
.sym 69393 $abc$35683$n7
.sym 69397 $abc$35683$n13
.sym 69430 $abc$35683$n7
.sym 69448 $abc$35683$n13
.sym 69452 $abc$35683$n2707
.sym 69453 clk12_$glb_clk
.sym 69459 $abc$35683$n5626
.sym 69460 $abc$35683$n3814
.sym 69465 basesoc_uart_phy_storage[6]
.sym 69467 $PACKER_VCC_NET
.sym 69468 array_muxed0[10]
.sym 69469 array_muxed1[5]
.sym 69474 waittimer1_count[0]
.sym 69475 $abc$35683$n2767
.sym 69477 user_btn1
.sym 69478 $abc$35683$n5808
.sym 69479 $abc$35683$n2758
.sym 69480 $abc$35683$n5626
.sym 69481 basesoc_uart_phy_storage[1]
.sym 69483 picorv32.reg_pc[16]
.sym 69484 $abc$35683$n4556
.sym 69485 basesoc_uart_phy_storage[3]
.sym 69486 basesoc_dat_w[3]
.sym 69487 basesoc_uart_phy_storage[11]
.sym 69489 basesoc_uart_phy_storage[12]
.sym 69490 picorv32.reg_next_pc[20]
.sym 69500 $abc$35683$n96
.sym 69504 basesoc_dat_w[1]
.sym 69508 basesoc_dat_w[4]
.sym 69511 $abc$35683$n98
.sym 69514 $abc$35683$n2709
.sym 69520 basesoc_dat_w[6]
.sym 69535 basesoc_dat_w[4]
.sym 69542 basesoc_dat_w[6]
.sym 69550 $abc$35683$n98
.sym 69562 $abc$35683$n96
.sym 69573 basesoc_dat_w[1]
.sym 69575 $abc$35683$n2709
.sym 69576 clk12_$glb_clk
.sym 69577 sys_rst_$glb_sr
.sym 69578 basesoc_uart_phy_phase_accumulator_tx[5]
.sym 69579 $abc$35683$n4752
.sym 69580 basesoc_uart_phy_source_valid
.sym 69581 basesoc_uart_phy_phase_accumulator_tx[4]
.sym 69582 basesoc_uart_phy_phase_accumulator_tx[1]
.sym 69583 basesoc_uart_phy_phase_accumulator_tx[6]
.sym 69584 $abc$35683$n2758
.sym 69585 basesoc_uart_phy_phase_accumulator_tx[7]
.sym 69590 basesoc_uart_phy_rx_reg[4]
.sym 69591 $abc$35683$n5260
.sym 69592 basesoc_dat_w[4]
.sym 69600 array_muxed0[4]
.sym 69601 array_muxed0[0]
.sym 69602 picorv32.reg_next_pc[23]
.sym 69603 basesoc_uart_phy_storage[14]
.sym 69604 basesoc_uart_phy_storage[13]
.sym 69609 basesoc_uart_phy_rx_busy
.sym 69611 basesoc_dat_w[7]
.sym 69612 picorv32.reg_next_pc[24]
.sym 69613 basesoc_uart_phy_storage[9]
.sym 69622 basesoc_uart_phy_phase_accumulator_tx[0]
.sym 69624 basesoc_uart_phy_storage[1]
.sym 69626 basesoc_uart_phy_storage[5]
.sym 69628 basesoc_uart_phy_storage[4]
.sym 69630 basesoc_uart_phy_storage[6]
.sym 69632 basesoc_uart_phy_phase_accumulator_tx[3]
.sym 69633 basesoc_uart_phy_storage[2]
.sym 69634 basesoc_uart_phy_phase_accumulator_tx[2]
.sym 69635 basesoc_uart_phy_phase_accumulator_tx[5]
.sym 69638 basesoc_uart_phy_phase_accumulator_tx[4]
.sym 69639 basesoc_uart_phy_phase_accumulator_tx[1]
.sym 69640 basesoc_uart_phy_phase_accumulator_tx[6]
.sym 69645 basesoc_uart_phy_storage[3]
.sym 69646 basesoc_uart_phy_storage[0]
.sym 69649 basesoc_uart_phy_storage[7]
.sym 69650 basesoc_uart_phy_phase_accumulator_tx[7]
.sym 69651 $auto$alumacc.cc:474:replace_alu$5921.C[1]
.sym 69653 basesoc_uart_phy_phase_accumulator_tx[0]
.sym 69654 basesoc_uart_phy_storage[0]
.sym 69657 $auto$alumacc.cc:474:replace_alu$5921.C[2]
.sym 69659 basesoc_uart_phy_phase_accumulator_tx[1]
.sym 69660 basesoc_uart_phy_storage[1]
.sym 69661 $auto$alumacc.cc:474:replace_alu$5921.C[1]
.sym 69663 $auto$alumacc.cc:474:replace_alu$5921.C[3]
.sym 69665 basesoc_uart_phy_storage[2]
.sym 69666 basesoc_uart_phy_phase_accumulator_tx[2]
.sym 69667 $auto$alumacc.cc:474:replace_alu$5921.C[2]
.sym 69669 $auto$alumacc.cc:474:replace_alu$5921.C[4]
.sym 69671 basesoc_uart_phy_phase_accumulator_tx[3]
.sym 69672 basesoc_uart_phy_storage[3]
.sym 69673 $auto$alumacc.cc:474:replace_alu$5921.C[3]
.sym 69675 $auto$alumacc.cc:474:replace_alu$5921.C[5]
.sym 69677 basesoc_uart_phy_phase_accumulator_tx[4]
.sym 69678 basesoc_uart_phy_storage[4]
.sym 69679 $auto$alumacc.cc:474:replace_alu$5921.C[4]
.sym 69681 $auto$alumacc.cc:474:replace_alu$5921.C[6]
.sym 69683 basesoc_uart_phy_phase_accumulator_tx[5]
.sym 69684 basesoc_uart_phy_storage[5]
.sym 69685 $auto$alumacc.cc:474:replace_alu$5921.C[5]
.sym 69687 $auto$alumacc.cc:474:replace_alu$5921.C[7]
.sym 69689 basesoc_uart_phy_phase_accumulator_tx[6]
.sym 69690 basesoc_uart_phy_storage[6]
.sym 69691 $auto$alumacc.cc:474:replace_alu$5921.C[6]
.sym 69693 $auto$alumacc.cc:474:replace_alu$5921.C[8]
.sym 69695 basesoc_uart_phy_phase_accumulator_tx[7]
.sym 69696 basesoc_uart_phy_storage[7]
.sym 69697 $auto$alumacc.cc:474:replace_alu$5921.C[7]
.sym 69701 basesoc_uart_phy_phase_accumulator_tx[15]
.sym 69702 basesoc_uart_phy_phase_accumulator_tx[8]
.sym 69703 basesoc_uart_phy_phase_accumulator_tx[10]
.sym 69704 interface5_bank_bus_dat_r[1]
.sym 69705 basesoc_uart_phy_phase_accumulator_tx[13]
.sym 69706 basesoc_uart_phy_phase_accumulator_tx[9]
.sym 69707 $abc$35683$n4753_1
.sym 69708 basesoc_uart_phy_phase_accumulator_tx[14]
.sym 69714 basesoc_uart_phy_storage[4]
.sym 69715 $abc$35683$n2870
.sym 69716 basesoc_uart_phy_rx_reg[2]
.sym 69718 $abc$35683$n13
.sym 69719 array_muxed0[3]
.sym 69722 basesoc_uart_phy_storage[5]
.sym 69723 adr[1]
.sym 69725 basesoc_uart_phy_storage[16]
.sym 69726 basesoc_uart_phy_storage[15]
.sym 69727 basesoc_uart_phy_tx_busy
.sym 69728 $abc$35683$n2707
.sym 69729 $abc$35683$n4571
.sym 69730 sys_rst
.sym 69731 user_btn2
.sym 69732 basesoc_uart_phy_storage[0]
.sym 69733 $abc$35683$n2758
.sym 69734 basesoc_dat_w[4]
.sym 69735 basesoc_uart_phy_storage[7]
.sym 69737 $auto$alumacc.cc:474:replace_alu$5921.C[8]
.sym 69742 basesoc_uart_phy_phase_accumulator_tx[11]
.sym 69743 basesoc_uart_phy_storage[10]
.sym 69745 basesoc_uart_phy_storage[8]
.sym 69746 basesoc_uart_phy_storage[14]
.sym 69748 basesoc_uart_phy_storage[9]
.sym 69750 basesoc_uart_phy_storage[15]
.sym 69752 basesoc_uart_phy_storage[12]
.sym 69755 basesoc_uart_phy_phase_accumulator_tx[12]
.sym 69758 basesoc_uart_phy_phase_accumulator_tx[15]
.sym 69759 basesoc_uart_phy_storage[11]
.sym 69760 basesoc_uart_phy_phase_accumulator_tx[10]
.sym 69763 basesoc_uart_phy_phase_accumulator_tx[9]
.sym 69764 basesoc_uart_phy_storage[13]
.sym 69765 basesoc_uart_phy_phase_accumulator_tx[14]
.sym 69767 basesoc_uart_phy_phase_accumulator_tx[8]
.sym 69770 basesoc_uart_phy_phase_accumulator_tx[13]
.sym 69774 $auto$alumacc.cc:474:replace_alu$5921.C[9]
.sym 69776 basesoc_uart_phy_storage[8]
.sym 69777 basesoc_uart_phy_phase_accumulator_tx[8]
.sym 69778 $auto$alumacc.cc:474:replace_alu$5921.C[8]
.sym 69780 $auto$alumacc.cc:474:replace_alu$5921.C[10]
.sym 69782 basesoc_uart_phy_storage[9]
.sym 69783 basesoc_uart_phy_phase_accumulator_tx[9]
.sym 69784 $auto$alumacc.cc:474:replace_alu$5921.C[9]
.sym 69786 $auto$alumacc.cc:474:replace_alu$5921.C[11]
.sym 69788 basesoc_uart_phy_storage[10]
.sym 69789 basesoc_uart_phy_phase_accumulator_tx[10]
.sym 69790 $auto$alumacc.cc:474:replace_alu$5921.C[10]
.sym 69792 $auto$alumacc.cc:474:replace_alu$5921.C[12]
.sym 69794 basesoc_uart_phy_phase_accumulator_tx[11]
.sym 69795 basesoc_uart_phy_storage[11]
.sym 69796 $auto$alumacc.cc:474:replace_alu$5921.C[11]
.sym 69798 $auto$alumacc.cc:474:replace_alu$5921.C[13]
.sym 69800 basesoc_uart_phy_storage[12]
.sym 69801 basesoc_uart_phy_phase_accumulator_tx[12]
.sym 69802 $auto$alumacc.cc:474:replace_alu$5921.C[12]
.sym 69804 $auto$alumacc.cc:474:replace_alu$5921.C[14]
.sym 69806 basesoc_uart_phy_storage[13]
.sym 69807 basesoc_uart_phy_phase_accumulator_tx[13]
.sym 69808 $auto$alumacc.cc:474:replace_alu$5921.C[13]
.sym 69810 $auto$alumacc.cc:474:replace_alu$5921.C[15]
.sym 69812 basesoc_uart_phy_phase_accumulator_tx[14]
.sym 69813 basesoc_uart_phy_storage[14]
.sym 69814 $auto$alumacc.cc:474:replace_alu$5921.C[14]
.sym 69816 $auto$alumacc.cc:474:replace_alu$5921.C[16]
.sym 69818 basesoc_uart_phy_phase_accumulator_tx[15]
.sym 69819 basesoc_uart_phy_storage[15]
.sym 69820 $auto$alumacc.cc:474:replace_alu$5921.C[15]
.sym 69824 basesoc_uart_phy_phase_accumulator_tx[20]
.sym 69825 basesoc_uart_phy_phase_accumulator_tx[18]
.sym 69826 basesoc_uart_phy_phase_accumulator_tx[16]
.sym 69827 $abc$35683$n4768_1
.sym 69828 basesoc_uart_phy_phase_accumulator_tx[19]
.sym 69829 basesoc_uart_phy_phase_accumulator_tx[17]
.sym 69830 basesoc_uart_phy_phase_accumulator_tx[23]
.sym 69831 basesoc_uart_phy_phase_accumulator_tx[21]
.sym 69839 basesoc_uart_phy_storage[8]
.sym 69840 basesoc_uart_phy_storage[2]
.sym 69847 basesoc_uart_phy_storage[10]
.sym 69850 basesoc_uart_phy_storage[20]
.sym 69851 $abc$35683$n4577
.sym 69854 basesoc_uart_phy_storage[0]
.sym 69856 adr[0]
.sym 69857 $abc$35683$n2887
.sym 69858 basesoc_uart_phy_storage[31]
.sym 69859 basesoc_uart_phy_storage[25]
.sym 69860 $auto$alumacc.cc:474:replace_alu$5921.C[16]
.sym 69865 basesoc_uart_phy_storage[22]
.sym 69870 basesoc_uart_phy_storage[21]
.sym 69876 basesoc_uart_phy_phase_accumulator_tx[21]
.sym 69880 basesoc_uart_phy_storage[18]
.sym 69881 basesoc_uart_phy_phase_accumulator_tx[20]
.sym 69882 basesoc_uart_phy_phase_accumulator_tx[18]
.sym 69884 basesoc_uart_phy_storage[17]
.sym 69885 basesoc_uart_phy_storage[16]
.sym 69886 basesoc_uart_phy_storage[23]
.sym 69887 basesoc_uart_phy_phase_accumulator_tx[23]
.sym 69888 basesoc_uart_phy_storage[20]
.sym 69891 basesoc_uart_phy_phase_accumulator_tx[16]
.sym 69893 basesoc_uart_phy_phase_accumulator_tx[19]
.sym 69894 basesoc_uart_phy_phase_accumulator_tx[17]
.sym 69895 basesoc_uart_phy_phase_accumulator_tx[22]
.sym 69896 basesoc_uart_phy_storage[19]
.sym 69897 $auto$alumacc.cc:474:replace_alu$5921.C[17]
.sym 69899 basesoc_uart_phy_phase_accumulator_tx[16]
.sym 69900 basesoc_uart_phy_storage[16]
.sym 69901 $auto$alumacc.cc:474:replace_alu$5921.C[16]
.sym 69903 $auto$alumacc.cc:474:replace_alu$5921.C[18]
.sym 69905 basesoc_uart_phy_phase_accumulator_tx[17]
.sym 69906 basesoc_uart_phy_storage[17]
.sym 69907 $auto$alumacc.cc:474:replace_alu$5921.C[17]
.sym 69909 $auto$alumacc.cc:474:replace_alu$5921.C[19]
.sym 69911 basesoc_uart_phy_phase_accumulator_tx[18]
.sym 69912 basesoc_uart_phy_storage[18]
.sym 69913 $auto$alumacc.cc:474:replace_alu$5921.C[18]
.sym 69915 $auto$alumacc.cc:474:replace_alu$5921.C[20]
.sym 69917 basesoc_uart_phy_storage[19]
.sym 69918 basesoc_uart_phy_phase_accumulator_tx[19]
.sym 69919 $auto$alumacc.cc:474:replace_alu$5921.C[19]
.sym 69921 $auto$alumacc.cc:474:replace_alu$5921.C[21]
.sym 69923 basesoc_uart_phy_storage[20]
.sym 69924 basesoc_uart_phy_phase_accumulator_tx[20]
.sym 69925 $auto$alumacc.cc:474:replace_alu$5921.C[20]
.sym 69927 $auto$alumacc.cc:474:replace_alu$5921.C[22]
.sym 69929 basesoc_uart_phy_phase_accumulator_tx[21]
.sym 69930 basesoc_uart_phy_storage[21]
.sym 69931 $auto$alumacc.cc:474:replace_alu$5921.C[21]
.sym 69933 $auto$alumacc.cc:474:replace_alu$5921.C[23]
.sym 69935 basesoc_uart_phy_phase_accumulator_tx[22]
.sym 69936 basesoc_uart_phy_storage[22]
.sym 69937 $auto$alumacc.cc:474:replace_alu$5921.C[22]
.sym 69939 $auto$alumacc.cc:474:replace_alu$5921.C[24]
.sym 69941 basesoc_uart_phy_phase_accumulator_tx[23]
.sym 69942 basesoc_uart_phy_storage[23]
.sym 69943 $auto$alumacc.cc:474:replace_alu$5921.C[23]
.sym 69947 $abc$35683$n4758
.sym 69948 $abc$35683$n4770
.sym 69949 $abc$35683$n4771_1
.sym 69950 interface5_bank_bus_dat_r[7]
.sym 69951 interface5_bank_bus_dat_r[4]
.sym 69952 interface5_bank_bus_dat_r[3]
.sym 69953 basesoc_uart_phy_phase_accumulator_tx[25]
.sym 69954 basesoc_uart_phy_storage[20]
.sym 69958 basesoc_dat_w[4]
.sym 69960 adr[1]
.sym 69962 $abc$35683$n5258_1
.sym 69964 basesoc_uart_phy_phase_accumulator_tx[21]
.sym 69965 $PACKER_VCC_NET
.sym 69969 basesoc_uart_phy_storage[5]
.sym 69971 basesoc_uart_phy_storage[3]
.sym 69974 basesoc_uart_phy_storage[12]
.sym 69975 picorv32.alu_out_q[18]
.sym 69977 basesoc_uart_phy_storage[3]
.sym 69978 basesoc_dat_w[3]
.sym 69979 $abc$35683$n3194
.sym 69981 basesoc_uart_phy_storage[1]
.sym 69983 $auto$alumacc.cc:474:replace_alu$5921.C[24]
.sym 69989 basesoc_uart_phy_storage[27]
.sym 69990 basesoc_uart_phy_phase_accumulator_tx[30]
.sym 69994 basesoc_uart_phy_phase_accumulator_tx[27]
.sym 69995 basesoc_uart_phy_storage[28]
.sym 69996 basesoc_uart_phy_storage[29]
.sym 69997 basesoc_uart_phy_phase_accumulator_tx[28]
.sym 69999 basesoc_uart_phy_phase_accumulator_tx[26]
.sym 70000 basesoc_uart_phy_phase_accumulator_tx[31]
.sym 70001 basesoc_uart_phy_phase_accumulator_tx[24]
.sym 70003 basesoc_uart_phy_phase_accumulator_tx[29]
.sym 70009 basesoc_uart_phy_storage[25]
.sym 70010 basesoc_uart_phy_phase_accumulator_tx[25]
.sym 70012 basesoc_uart_phy_storage[24]
.sym 70016 basesoc_uart_phy_storage[30]
.sym 70017 basesoc_uart_phy_storage[31]
.sym 70018 basesoc_uart_phy_storage[26]
.sym 70020 $auto$alumacc.cc:474:replace_alu$5921.C[25]
.sym 70022 basesoc_uart_phy_storage[24]
.sym 70023 basesoc_uart_phy_phase_accumulator_tx[24]
.sym 70024 $auto$alumacc.cc:474:replace_alu$5921.C[24]
.sym 70026 $auto$alumacc.cc:474:replace_alu$5921.C[26]
.sym 70028 basesoc_uart_phy_phase_accumulator_tx[25]
.sym 70029 basesoc_uart_phy_storage[25]
.sym 70030 $auto$alumacc.cc:474:replace_alu$5921.C[25]
.sym 70032 $auto$alumacc.cc:474:replace_alu$5921.C[27]
.sym 70034 basesoc_uart_phy_storage[26]
.sym 70035 basesoc_uart_phy_phase_accumulator_tx[26]
.sym 70036 $auto$alumacc.cc:474:replace_alu$5921.C[26]
.sym 70038 $auto$alumacc.cc:474:replace_alu$5921.C[28]
.sym 70040 basesoc_uart_phy_phase_accumulator_tx[27]
.sym 70041 basesoc_uart_phy_storage[27]
.sym 70042 $auto$alumacc.cc:474:replace_alu$5921.C[27]
.sym 70044 $auto$alumacc.cc:474:replace_alu$5921.C[29]
.sym 70046 basesoc_uart_phy_storage[28]
.sym 70047 basesoc_uart_phy_phase_accumulator_tx[28]
.sym 70048 $auto$alumacc.cc:474:replace_alu$5921.C[28]
.sym 70050 $auto$alumacc.cc:474:replace_alu$5921.C[30]
.sym 70052 basesoc_uart_phy_phase_accumulator_tx[29]
.sym 70053 basesoc_uart_phy_storage[29]
.sym 70054 $auto$alumacc.cc:474:replace_alu$5921.C[29]
.sym 70056 $auto$alumacc.cc:474:replace_alu$5921.C[31]
.sym 70058 basesoc_uart_phy_storage[30]
.sym 70059 basesoc_uart_phy_phase_accumulator_tx[30]
.sym 70060 $auto$alumacc.cc:474:replace_alu$5921.C[30]
.sym 70062 $auto$alumacc.cc:474:replace_alu$5921.C[32]
.sym 70064 basesoc_uart_phy_storage[31]
.sym 70065 basesoc_uart_phy_phase_accumulator_tx[31]
.sym 70066 $auto$alumacc.cc:474:replace_alu$5921.C[31]
.sym 70070 $abc$35683$n2713
.sym 70071 $abc$35683$n4762_1
.sym 70072 $abc$35683$n4759_1
.sym 70073 $abc$35683$n4765_1
.sym 70074 $abc$35683$n116
.sym 70075 basesoc_uart_phy_storage[25]
.sym 70077 $abc$35683$n6751
.sym 70082 basesoc_uart_phy_storage[18]
.sym 70083 basesoc_uart_phy_storage[27]
.sym 70085 $abc$35683$n4761
.sym 70089 $abc$35683$n3194
.sym 70095 basesoc_uart_phy_storage[11]
.sym 70099 basesoc_dat_w[7]
.sym 70100 basesoc_uart_phy_storage[13]
.sym 70101 basesoc_uart_phy_rx_busy
.sym 70102 $abc$35683$n6073
.sym 70105 $abc$35683$n3642
.sym 70106 $auto$alumacc.cc:474:replace_alu$5921.C[32]
.sym 70111 $abc$35683$n6218
.sym 70114 $abc$35683$n6224
.sym 70115 $abc$35683$n6226
.sym 70121 $abc$35683$n6222
.sym 70124 $abc$35683$n6228
.sym 70125 $abc$35683$n6230
.sym 70126 $abc$35683$n6232
.sym 70142 basesoc_uart_phy_tx_busy
.sym 70147 $auto$alumacc.cc:474:replace_alu$5921.C[32]
.sym 70151 $abc$35683$n6226
.sym 70153 basesoc_uart_phy_tx_busy
.sym 70158 basesoc_uart_phy_tx_busy
.sym 70159 $abc$35683$n6230
.sym 70163 basesoc_uart_phy_tx_busy
.sym 70164 $abc$35683$n6222
.sym 70168 basesoc_uart_phy_tx_busy
.sym 70170 $abc$35683$n6232
.sym 70175 $abc$35683$n6218
.sym 70177 basesoc_uart_phy_tx_busy
.sym 70182 basesoc_uart_phy_tx_busy
.sym 70183 $abc$35683$n6224
.sym 70187 $abc$35683$n6228
.sym 70189 basesoc_uart_phy_tx_busy
.sym 70191 clk12_$glb_clk
.sym 70192 sys_rst_$glb_sr
.sym 70194 basesoc_uart_phy_storage[13]
.sym 70197 basesoc_uart_phy_phase_accumulator_rx[2]
.sym 70198 basesoc_uart_phy_phase_accumulator_rx[4]
.sym 70199 basesoc_uart_phy_phase_accumulator_rx[1]
.sym 70205 basesoc_uart_phy_storage[28]
.sym 70208 $abc$35683$n4765_1
.sym 70209 basesoc_uart_phy_storage[29]
.sym 70210 basesoc_dat_w[5]
.sym 70212 basesoc_dat_w[6]
.sym 70216 $abc$35683$n2848
.sym 70217 sys_rst
.sym 70218 basesoc_uart_phy_storage[15]
.sym 70219 basesoc_uart_phy_tx_busy
.sym 70220 basesoc_uart_phy_storage[16]
.sym 70222 basesoc_dat_w[4]
.sym 70223 user_btn2
.sym 70224 basesoc_uart_phy_storage[0]
.sym 70225 basesoc_uart_phy_tx_busy
.sym 70226 basesoc_uart_phy_storage[7]
.sym 70227 basesoc_uart_phy_storage[19]
.sym 70228 $abc$35683$n2707
.sym 70235 basesoc_uart_phy_phase_accumulator_rx[7]
.sym 70237 basesoc_uart_phy_phase_accumulator_rx[5]
.sym 70240 basesoc_uart_phy_phase_accumulator_rx[3]
.sym 70241 basesoc_uart_phy_phase_accumulator_rx[6]
.sym 70244 basesoc_uart_phy_storage[2]
.sym 70247 basesoc_uart_phy_storage[5]
.sym 70250 basesoc_uart_phy_storage[7]
.sym 70252 basesoc_uart_phy_storage[6]
.sym 70253 basesoc_uart_phy_storage[1]
.sym 70254 basesoc_uart_phy_phase_accumulator_rx[2]
.sym 70256 basesoc_uart_phy_phase_accumulator_rx[1]
.sym 70257 basesoc_uart_phy_storage[4]
.sym 70262 basesoc_uart_phy_storage[3]
.sym 70263 basesoc_uart_phy_phase_accumulator_rx[4]
.sym 70264 basesoc_uart_phy_storage[0]
.sym 70265 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 70266 $auto$alumacc.cc:474:replace_alu$6014.C[1]
.sym 70268 basesoc_uart_phy_storage[0]
.sym 70269 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 70272 $auto$alumacc.cc:474:replace_alu$6014.C[2]
.sym 70274 basesoc_uart_phy_phase_accumulator_rx[1]
.sym 70275 basesoc_uart_phy_storage[1]
.sym 70276 $auto$alumacc.cc:474:replace_alu$6014.C[1]
.sym 70278 $auto$alumacc.cc:474:replace_alu$6014.C[3]
.sym 70280 basesoc_uart_phy_storage[2]
.sym 70281 basesoc_uart_phy_phase_accumulator_rx[2]
.sym 70282 $auto$alumacc.cc:474:replace_alu$6014.C[2]
.sym 70284 $auto$alumacc.cc:474:replace_alu$6014.C[4]
.sym 70286 basesoc_uart_phy_phase_accumulator_rx[3]
.sym 70287 basesoc_uart_phy_storage[3]
.sym 70288 $auto$alumacc.cc:474:replace_alu$6014.C[3]
.sym 70290 $auto$alumacc.cc:474:replace_alu$6014.C[5]
.sym 70292 basesoc_uart_phy_storage[4]
.sym 70293 basesoc_uart_phy_phase_accumulator_rx[4]
.sym 70294 $auto$alumacc.cc:474:replace_alu$6014.C[4]
.sym 70296 $auto$alumacc.cc:474:replace_alu$6014.C[6]
.sym 70298 basesoc_uart_phy_storage[5]
.sym 70299 basesoc_uart_phy_phase_accumulator_rx[5]
.sym 70300 $auto$alumacc.cc:474:replace_alu$6014.C[5]
.sym 70302 $auto$alumacc.cc:474:replace_alu$6014.C[7]
.sym 70304 basesoc_uart_phy_phase_accumulator_rx[6]
.sym 70305 basesoc_uart_phy_storage[6]
.sym 70306 $auto$alumacc.cc:474:replace_alu$6014.C[6]
.sym 70308 $auto$alumacc.cc:474:replace_alu$6014.C[8]
.sym 70310 basesoc_uart_phy_storage[7]
.sym 70311 basesoc_uart_phy_phase_accumulator_rx[7]
.sym 70312 $auto$alumacc.cc:474:replace_alu$6014.C[7]
.sym 70317 basesoc_uart_phy_phase_accumulator_rx[14]
.sym 70319 basesoc_uart_phy_phase_accumulator_rx[13]
.sym 70322 basesoc_uart_phy_phase_accumulator_rx[15]
.sym 70323 basesoc_uart_phy_phase_accumulator_rx[8]
.sym 70328 basesoc_uart_rx_fifo_readable
.sym 70330 $abc$35683$n2707
.sym 70331 basesoc_uart_phy_storage[8]
.sym 70332 basesoc_uart_rx_fifo_fifo_out_payload_data[2]
.sym 70334 basesoc_uart_rx_fifo_fifo_out_payload_data[1]
.sym 70336 $abc$35683$n2808
.sym 70339 basesoc_uart_phy_storage[10]
.sym 70340 basesoc_uart_phy_storage[25]
.sym 70345 $abc$35683$n2887
.sym 70347 basesoc_uart_phy_storage[20]
.sym 70349 basesoc_uart_phy_storage[31]
.sym 70350 basesoc_uart_phy_storage[0]
.sym 70351 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 70352 $auto$alumacc.cc:474:replace_alu$6014.C[8]
.sym 70357 basesoc_uart_phy_phase_accumulator_rx[11]
.sym 70358 basesoc_uart_phy_storage[14]
.sym 70360 basesoc_uart_phy_phase_accumulator_rx[10]
.sym 70361 basesoc_uart_phy_phase_accumulator_rx[9]
.sym 70365 basesoc_uart_phy_storage[11]
.sym 70366 basesoc_uart_phy_storage[13]
.sym 70368 basesoc_uart_phy_storage[10]
.sym 70374 basesoc_uart_phy_storage[9]
.sym 70376 basesoc_uart_phy_phase_accumulator_rx[13]
.sym 70378 basesoc_uart_phy_storage[15]
.sym 70379 basesoc_uart_phy_phase_accumulator_rx[15]
.sym 70380 basesoc_uart_phy_phase_accumulator_rx[12]
.sym 70382 basesoc_uart_phy_phase_accumulator_rx[14]
.sym 70386 basesoc_uart_phy_storage[12]
.sym 70387 basesoc_uart_phy_storage[8]
.sym 70388 basesoc_uart_phy_phase_accumulator_rx[8]
.sym 70389 $auto$alumacc.cc:474:replace_alu$6014.C[9]
.sym 70391 basesoc_uart_phy_storage[8]
.sym 70392 basesoc_uart_phy_phase_accumulator_rx[8]
.sym 70393 $auto$alumacc.cc:474:replace_alu$6014.C[8]
.sym 70395 $auto$alumacc.cc:474:replace_alu$6014.C[10]
.sym 70397 basesoc_uart_phy_phase_accumulator_rx[9]
.sym 70398 basesoc_uart_phy_storage[9]
.sym 70399 $auto$alumacc.cc:474:replace_alu$6014.C[9]
.sym 70401 $auto$alumacc.cc:474:replace_alu$6014.C[11]
.sym 70403 basesoc_uart_phy_phase_accumulator_rx[10]
.sym 70404 basesoc_uart_phy_storage[10]
.sym 70405 $auto$alumacc.cc:474:replace_alu$6014.C[10]
.sym 70407 $auto$alumacc.cc:474:replace_alu$6014.C[12]
.sym 70409 basesoc_uart_phy_phase_accumulator_rx[11]
.sym 70410 basesoc_uart_phy_storage[11]
.sym 70411 $auto$alumacc.cc:474:replace_alu$6014.C[11]
.sym 70413 $auto$alumacc.cc:474:replace_alu$6014.C[13]
.sym 70415 basesoc_uart_phy_phase_accumulator_rx[12]
.sym 70416 basesoc_uart_phy_storage[12]
.sym 70417 $auto$alumacc.cc:474:replace_alu$6014.C[12]
.sym 70419 $auto$alumacc.cc:474:replace_alu$6014.C[14]
.sym 70421 basesoc_uart_phy_storage[13]
.sym 70422 basesoc_uart_phy_phase_accumulator_rx[13]
.sym 70423 $auto$alumacc.cc:474:replace_alu$6014.C[13]
.sym 70425 $auto$alumacc.cc:474:replace_alu$6014.C[15]
.sym 70427 basesoc_uart_phy_storage[14]
.sym 70428 basesoc_uart_phy_phase_accumulator_rx[14]
.sym 70429 $auto$alumacc.cc:474:replace_alu$6014.C[14]
.sym 70431 $auto$alumacc.cc:474:replace_alu$6014.C[16]
.sym 70433 basesoc_uart_phy_phase_accumulator_rx[15]
.sym 70434 basesoc_uart_phy_storage[15]
.sym 70435 $auto$alumacc.cc:474:replace_alu$6014.C[15]
.sym 70442 basesoc_uart_phy_storage[0]
.sym 70443 basesoc_uart_phy_storage[7]
.sym 70452 $PACKER_VCC_NET
.sym 70460 $abc$35683$n3221
.sym 70461 basesoc_uart_phy_storage[26]
.sym 70466 basesoc_uart_rx_fifo_readable
.sym 70468 $abc$35683$n6099
.sym 70470 $abc$35683$n6057
.sym 70471 basesoc_dat_w[3]
.sym 70475 $auto$alumacc.cc:474:replace_alu$6014.C[16]
.sym 70480 basesoc_uart_phy_storage[23]
.sym 70481 basesoc_uart_phy_phase_accumulator_rx[22]
.sym 70482 basesoc_uart_phy_phase_accumulator_rx[16]
.sym 70483 basesoc_uart_phy_phase_accumulator_rx[18]
.sym 70484 basesoc_uart_phy_storage[21]
.sym 70485 basesoc_uart_phy_phase_accumulator_rx[20]
.sym 70486 basesoc_uart_phy_storage[18]
.sym 70488 basesoc_uart_phy_phase_accumulator_rx[21]
.sym 70489 basesoc_uart_phy_storage[22]
.sym 70490 basesoc_uart_phy_storage[16]
.sym 70491 basesoc_uart_phy_storage[17]
.sym 70492 basesoc_uart_phy_phase_accumulator_rx[17]
.sym 70495 basesoc_uart_phy_phase_accumulator_rx[19]
.sym 70497 basesoc_uart_phy_phase_accumulator_rx[23]
.sym 70499 basesoc_uart_phy_storage[19]
.sym 70507 basesoc_uart_phy_storage[20]
.sym 70512 $auto$alumacc.cc:474:replace_alu$6014.C[17]
.sym 70514 basesoc_uart_phy_storage[16]
.sym 70515 basesoc_uart_phy_phase_accumulator_rx[16]
.sym 70516 $auto$alumacc.cc:474:replace_alu$6014.C[16]
.sym 70518 $auto$alumacc.cc:474:replace_alu$6014.C[18]
.sym 70520 basesoc_uart_phy_storage[17]
.sym 70521 basesoc_uart_phy_phase_accumulator_rx[17]
.sym 70522 $auto$alumacc.cc:474:replace_alu$6014.C[17]
.sym 70524 $auto$alumacc.cc:474:replace_alu$6014.C[19]
.sym 70526 basesoc_uart_phy_phase_accumulator_rx[18]
.sym 70527 basesoc_uart_phy_storage[18]
.sym 70528 $auto$alumacc.cc:474:replace_alu$6014.C[18]
.sym 70530 $auto$alumacc.cc:474:replace_alu$6014.C[20]
.sym 70532 basesoc_uart_phy_phase_accumulator_rx[19]
.sym 70533 basesoc_uart_phy_storage[19]
.sym 70534 $auto$alumacc.cc:474:replace_alu$6014.C[19]
.sym 70536 $auto$alumacc.cc:474:replace_alu$6014.C[21]
.sym 70538 basesoc_uart_phy_phase_accumulator_rx[20]
.sym 70539 basesoc_uart_phy_storage[20]
.sym 70540 $auto$alumacc.cc:474:replace_alu$6014.C[20]
.sym 70542 $auto$alumacc.cc:474:replace_alu$6014.C[22]
.sym 70544 basesoc_uart_phy_storage[21]
.sym 70545 basesoc_uart_phy_phase_accumulator_rx[21]
.sym 70546 $auto$alumacc.cc:474:replace_alu$6014.C[21]
.sym 70548 $auto$alumacc.cc:474:replace_alu$6014.C[23]
.sym 70550 basesoc_uart_phy_phase_accumulator_rx[22]
.sym 70551 basesoc_uart_phy_storage[22]
.sym 70552 $auto$alumacc.cc:474:replace_alu$6014.C[22]
.sym 70554 $auto$alumacc.cc:474:replace_alu$6014.C[24]
.sym 70556 basesoc_uart_phy_storage[23]
.sym 70557 basesoc_uart_phy_phase_accumulator_rx[23]
.sym 70558 $auto$alumacc.cc:474:replace_alu$6014.C[23]
.sym 70562 basesoc_uart_phy_phase_accumulator_rx[30]
.sym 70563 basesoc_uart_phy_phase_accumulator_rx[23]
.sym 70564 basesoc_uart_phy_phase_accumulator_rx[26]
.sym 70565 $abc$35683$n2807
.sym 70566 $abc$35683$n6075
.sym 70567 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 70568 basesoc_uart_phy_phase_accumulator_rx[29]
.sym 70569 basesoc_uart_phy_phase_accumulator_rx[25]
.sym 70587 $abc$35683$n6056
.sym 70589 $abc$35683$n3642
.sym 70590 $abc$35683$n6073
.sym 70591 basesoc_dat_w[7]
.sym 70594 basesoc_uart_tx_fifo_wrport_we
.sym 70595 basesoc_uart_tx_fifo_do_read
.sym 70598 $auto$alumacc.cc:474:replace_alu$6014.C[24]
.sym 70605 basesoc_uart_phy_storage[30]
.sym 70608 basesoc_uart_phy_storage[26]
.sym 70609 basesoc_uart_phy_phase_accumulator_rx[27]
.sym 70610 basesoc_uart_phy_storage[27]
.sym 70611 basesoc_uart_phy_storage[31]
.sym 70612 basesoc_uart_phy_storage[25]
.sym 70614 basesoc_uart_phy_storage[28]
.sym 70615 basesoc_uart_phy_storage[29]
.sym 70616 basesoc_uart_phy_phase_accumulator_rx[24]
.sym 70617 basesoc_uart_phy_storage[24]
.sym 70618 basesoc_uart_phy_phase_accumulator_rx[31]
.sym 70621 basesoc_uart_phy_phase_accumulator_rx[26]
.sym 70625 basesoc_uart_phy_phase_accumulator_rx[29]
.sym 70626 basesoc_uart_phy_phase_accumulator_rx[25]
.sym 70627 basesoc_uart_phy_phase_accumulator_rx[30]
.sym 70633 basesoc_uart_phy_phase_accumulator_rx[28]
.sym 70635 $auto$alumacc.cc:474:replace_alu$6014.C[25]
.sym 70637 basesoc_uart_phy_storage[24]
.sym 70638 basesoc_uart_phy_phase_accumulator_rx[24]
.sym 70639 $auto$alumacc.cc:474:replace_alu$6014.C[24]
.sym 70641 $auto$alumacc.cc:474:replace_alu$6014.C[26]
.sym 70643 basesoc_uart_phy_storage[25]
.sym 70644 basesoc_uart_phy_phase_accumulator_rx[25]
.sym 70645 $auto$alumacc.cc:474:replace_alu$6014.C[25]
.sym 70647 $auto$alumacc.cc:474:replace_alu$6014.C[27]
.sym 70649 basesoc_uart_phy_storage[26]
.sym 70650 basesoc_uart_phy_phase_accumulator_rx[26]
.sym 70651 $auto$alumacc.cc:474:replace_alu$6014.C[26]
.sym 70653 $auto$alumacc.cc:474:replace_alu$6014.C[28]
.sym 70655 basesoc_uart_phy_phase_accumulator_rx[27]
.sym 70656 basesoc_uart_phy_storage[27]
.sym 70657 $auto$alumacc.cc:474:replace_alu$6014.C[27]
.sym 70659 $auto$alumacc.cc:474:replace_alu$6014.C[29]
.sym 70661 basesoc_uart_phy_phase_accumulator_rx[28]
.sym 70662 basesoc_uart_phy_storage[28]
.sym 70663 $auto$alumacc.cc:474:replace_alu$6014.C[28]
.sym 70665 $auto$alumacc.cc:474:replace_alu$6014.C[30]
.sym 70667 basesoc_uart_phy_phase_accumulator_rx[29]
.sym 70668 basesoc_uart_phy_storage[29]
.sym 70669 $auto$alumacc.cc:474:replace_alu$6014.C[29]
.sym 70671 $auto$alumacc.cc:474:replace_alu$6014.C[31]
.sym 70673 basesoc_uart_phy_phase_accumulator_rx[30]
.sym 70674 basesoc_uart_phy_storage[30]
.sym 70675 $auto$alumacc.cc:474:replace_alu$6014.C[30]
.sym 70677 $auto$alumacc.cc:474:replace_alu$6014.C[32]
.sym 70679 basesoc_uart_phy_phase_accumulator_rx[31]
.sym 70680 basesoc_uart_phy_storage[31]
.sym 70681 $auto$alumacc.cc:474:replace_alu$6014.C[31]
.sym 70686 $abc$35683$n6048
.sym 70690 $abc$35683$n6047
.sym 70691 basesoc_uart_tx_fifo_level0[4]
.sym 70692 basesoc_uart_tx_fifo_level0[0]
.sym 70699 $abc$35683$n2867
.sym 70700 $abc$35683$n2807
.sym 70709 basesoc_uart_phy_tx_busy
.sym 70710 basesoc_uart_phy_tx_busy
.sym 70711 user_btn2
.sym 70714 basesoc_dat_w[4]
.sym 70718 eventmanager_status_w[2]
.sym 70720 sys_rst
.sym 70721 $auto$alumacc.cc:474:replace_alu$6014.C[32]
.sym 70726 basesoc_uart_phy_sink_ready
.sym 70729 $abc$35683$n6129
.sym 70733 $abc$35683$n6137
.sym 70734 $abc$35683$n6123
.sym 70736 $abc$35683$n3221
.sym 70738 $abc$35683$n6099
.sym 70740 basesoc_uart_phy_rx_busy
.sym 70741 basesoc_uart_phy_sink_valid
.sym 70756 basesoc_uart_tx_fifo_level0[4]
.sym 70762 $auto$alumacc.cc:474:replace_alu$6014.C[32]
.sym 70765 $abc$35683$n6099
.sym 70767 basesoc_uart_phy_rx_busy
.sym 70771 basesoc_uart_phy_sink_valid
.sym 70772 basesoc_uart_tx_fifo_level0[4]
.sym 70773 basesoc_uart_phy_sink_ready
.sym 70774 $abc$35683$n3221
.sym 70789 $abc$35683$n6123
.sym 70791 basesoc_uart_phy_rx_busy
.sym 70796 basesoc_uart_phy_rx_busy
.sym 70798 $abc$35683$n6129
.sym 70801 $abc$35683$n6137
.sym 70803 basesoc_uart_phy_rx_busy
.sym 70806 clk12_$glb_clk
.sym 70807 sys_rst_$glb_sr
.sym 70811 basesoc_timer0_reload_storage[20]
.sym 70812 basesoc_timer0_reload_storage[19]
.sym 70813 basesoc_timer0_reload_storage[18]
.sym 70815 basesoc_timer0_reload_storage[17]
.sym 70825 basesoc_uart_tx_fifo_wrport_we
.sym 70833 basesoc_uart_tx_fifo_do_read
.sym 70837 $abc$35683$n2887
.sym 70843 basesoc_timer0_reload_storage[15]
.sym 70851 $abc$35683$n3069
.sym 70855 picorv32.cpuregs_rs1[17]
.sym 70884 picorv32.cpuregs_rs1[17]
.sym 70928 $abc$35683$n3069
.sym 70929 clk12_$glb_clk
.sym 70930 $abc$35683$n232_$glb_sr
.sym 70938 basesoc_timer0_reload_storage[31]
.sym 70948 basesoc_timer0_reload_storage[17]
.sym 70954 user_btn2
.sym 70959 basesoc_dat_w[3]
.sym 70962 $abc$35683$n2867
.sym 70983 $abc$35683$n2865
.sym 70997 basesoc_dat_w[7]
.sym 71024 basesoc_dat_w[7]
.sym 71051 $abc$35683$n2865
.sym 71052 clk12_$glb_clk
.sym 71053 sys_rst_$glb_sr
.sym 71057 basesoc_timer0_load_storage[9]
.sym 71061 basesoc_timer0_load_storage[10]
.sym 71067 $PACKER_VCC_NET
.sym 71070 eventmanager_status_w[2]
.sym 71071 basesoc_timer0_reload_storage[31]
.sym 71081 basesoc_timer0_reload_storage[27]
.sym 71082 basesoc_uart_tx_fifo_wrport_we
.sym 71083 basesoc_dat_w[7]
.sym 71087 $abc$35683$n6073
.sym 71088 basesoc_uart_tx_fifo_do_read
.sym 71096 basesoc_dat_w[5]
.sym 71101 basesoc_dat_w[1]
.sym 71106 $abc$35683$n2865
.sym 71109 basesoc_dat_w[2]
.sym 71128 basesoc_dat_w[1]
.sym 71153 basesoc_dat_w[5]
.sym 71158 basesoc_dat_w[2]
.sym 71174 $abc$35683$n2865
.sym 71175 clk12_$glb_clk
.sym 71176 sys_rst_$glb_sr
.sym 71181 csrbank0_leds_out0_w[1]
.sym 71184 csrbank0_leds_out0_w[0]
.sym 71189 basesoc_timer0_reload_storage[9]
.sym 71190 basesoc_dat_w[5]
.sym 71191 basesoc_timer0_reload_storage[10]
.sym 71192 basesoc_timer0_value[10]
.sym 71194 $abc$35683$n2865
.sym 71199 basesoc_timer0_reload_storage[13]
.sym 71202 eventmanager_status_w[2]
.sym 71203 basesoc_ctrl_reset_reset_r
.sym 71206 basesoc_uart_phy_tx_busy
.sym 71207 sys_rst
.sym 71208 user_btn2
.sym 71212 basesoc_uart_phy_tx_busy
.sym 71230 basesoc_uart_phy_tx_busy
.sym 71247 $abc$35683$n6073
.sym 71277 $abc$35683$n6073
.sym 71278 basesoc_uart_phy_tx_busy
.sym 71298 clk12_$glb_clk
.sym 71299 sys_rst_$glb_sr
.sym 71301 basesoc_timer0_reload_storage[27]
.sym 71303 basesoc_timer0_reload_storage[30]
.sym 71328 csrbank0_leds_out0_w[1]
.sym 71330 $abc$35683$n2887
.sym 71431 basesoc_dat_w[4]
.sym 71443 basesoc_dat_w[4]
.sym 71447 basesoc_dat_w[3]
.sym 71700 sys_rst
.sym 71816 csrbank0_leds_out0_w[1]
.sym 71867 $PACKER_VCC_NET
.sym 71870 csrbank0_leds_out0_w[4]
.sym 71876 $PACKER_VCC_NET
.sym 71879 csrbank0_leds_out0_w[4]
.sym 71927 $abc$35683$n3021
.sym 72018 user_btn0
.sym 72032 $abc$35683$n2973
.sym 72034 $abc$35683$n3815
.sym 72037 $abc$35683$n3809_1
.sym 72038 array_muxed0[14]
.sym 72049 user_btn1
.sym 72057 user_btn0
.sym 72065 user_btn0
.sym 72078 user_btn0
.sym 72101 $abc$35683$n5748
.sym 72102 $abc$35683$n5750
.sym 72103 $abc$35683$n5752
.sym 72104 $abc$35683$n5754
.sym 72117 $abc$35683$n3348_1
.sym 72124 $abc$35683$n2950
.sym 72130 $abc$35683$n3348_1
.sym 72131 $abc$35683$n5750
.sym 72136 $abc$35683$n5754
.sym 72137 $abc$35683$n3348_1
.sym 72142 $abc$35683$n3348_1
.sym 72144 $abc$35683$n5752
.sym 72173 $abc$35683$n3348_1
.sym 72175 $abc$35683$n5748
.sym 72176 $abc$35683$n2950
.sym 72177 clk12_$glb_clk
.sym 72178 sys_rst_$glb_sr
.sym 72191 array_muxed0[6]
.sym 72195 $PACKER_GND_NET
.sym 72198 array_muxed2[0]
.sym 72212 $abc$35683$n2910
.sym 72222 spiflash_counter[2]
.sym 72227 spiflash_counter[4]
.sym 72228 spiflash_counter[5]
.sym 72229 spiflash_counter[7]
.sym 72230 spiflash_counter[6]
.sym 72231 spiflash_counter[3]
.sym 72235 spiflash_counter[0]
.sym 72250 spiflash_counter[1]
.sym 72252 $nextpnr_ICESTORM_LC_14$O
.sym 72255 spiflash_counter[0]
.sym 72258 $auto$alumacc.cc:474:replace_alu$5990.C[2]
.sym 72261 spiflash_counter[1]
.sym 72264 $auto$alumacc.cc:474:replace_alu$5990.C[3]
.sym 72267 spiflash_counter[2]
.sym 72268 $auto$alumacc.cc:474:replace_alu$5990.C[2]
.sym 72270 $auto$alumacc.cc:474:replace_alu$5990.C[4]
.sym 72272 spiflash_counter[3]
.sym 72274 $auto$alumacc.cc:474:replace_alu$5990.C[3]
.sym 72276 $auto$alumacc.cc:474:replace_alu$5990.C[5]
.sym 72278 spiflash_counter[4]
.sym 72280 $auto$alumacc.cc:474:replace_alu$5990.C[4]
.sym 72282 $auto$alumacc.cc:474:replace_alu$5990.C[6]
.sym 72285 spiflash_counter[5]
.sym 72286 $auto$alumacc.cc:474:replace_alu$5990.C[5]
.sym 72288 $auto$alumacc.cc:474:replace_alu$5990.C[7]
.sym 72290 spiflash_counter[6]
.sym 72292 $auto$alumacc.cc:474:replace_alu$5990.C[6]
.sym 72296 spiflash_counter[7]
.sym 72298 $auto$alumacc.cc:474:replace_alu$5990.C[7]
.sym 72317 spram_dataout10[3]
.sym 72322 array_muxed1[9]
.sym 72324 array_muxed1[2]
.sym 72325 $abc$35683$n2904
.sym 72330 array_muxed1[0]
.sym 72332 $abc$35683$n2872
.sym 72333 basesoc_dat_w[1]
.sym 72345 $abc$35683$n2887
.sym 72369 basesoc_dat_w[4]
.sym 72396 basesoc_dat_w[4]
.sym 72422 $abc$35683$n2887
.sym 72423 clk12_$glb_clk
.sym 72424 sys_rst_$glb_sr
.sym 72435 serial_tx
.sym 72439 basesoc_we
.sym 72440 basesoc_we
.sym 72450 user_btn0
.sym 72453 basesoc_dat_w[2]
.sym 72454 sel_r
.sym 72458 $abc$35683$n5252_1
.sym 72459 sel_r
.sym 72460 basesoc_ctrl_reset_reset_r
.sym 72469 interface0_bank_bus_dat_r[4]
.sym 72470 $abc$35683$n3297
.sym 72471 $abc$35683$n5244_1
.sym 72474 interface1_bank_bus_dat_r[4]
.sym 72475 $abc$35683$n5255_1
.sym 72477 csrbank0_leds_out0_w[4]
.sym 72482 $abc$35683$n3816
.sym 72485 sel_r
.sym 72486 $abc$35683$n3814
.sym 72490 $abc$35683$n5626
.sym 72492 $abc$35683$n2872
.sym 72493 $abc$35683$n5256_1
.sym 72494 $abc$35683$n5626
.sym 72505 sel_r
.sym 72506 $abc$35683$n3814
.sym 72507 $abc$35683$n5626
.sym 72508 $abc$35683$n3816
.sym 72517 $abc$35683$n2872
.sym 72518 $abc$35683$n3297
.sym 72520 csrbank0_leds_out0_w[4]
.sym 72523 $abc$35683$n5256_1
.sym 72524 interface1_bank_bus_dat_r[4]
.sym 72525 $abc$35683$n5255_1
.sym 72526 interface0_bank_bus_dat_r[4]
.sym 72529 sel_r
.sym 72530 $abc$35683$n3816
.sym 72532 $abc$35683$n3814
.sym 72535 $abc$35683$n3816
.sym 72536 $abc$35683$n5626
.sym 72538 $abc$35683$n5244_1
.sym 72546 clk12_$glb_clk
.sym 72547 sys_rst_$glb_sr
.sym 72558 basesoc_ctrl_reset_reset_r
.sym 72561 $abc$35683$n3200
.sym 72570 interface1_bank_bus_dat_r[4]
.sym 72574 picorv32.reg_next_pc[20]
.sym 72576 $abc$35683$n5626
.sym 72579 $abc$35683$n5242_1
.sym 72580 $abc$35683$n5626
.sym 72589 $abc$35683$n3816
.sym 72594 $abc$35683$n5626
.sym 72597 picorv32.mem_state[1]
.sym 72600 picorv32.mem_do_rinst
.sym 72602 array_muxed1[0]
.sym 72603 picorv32.mem_state[0]
.sym 72606 $abc$35683$n3814
.sym 72614 sel_r
.sym 72620 picorv32.mem_do_rdata
.sym 72634 sel_r
.sym 72635 $abc$35683$n3814
.sym 72636 $abc$35683$n3816
.sym 72637 $abc$35683$n5626
.sym 72641 array_muxed1[0]
.sym 72664 picorv32.mem_state[1]
.sym 72665 picorv32.mem_do_rinst
.sym 72666 picorv32.mem_state[0]
.sym 72667 picorv32.mem_do_rdata
.sym 72669 clk12_$glb_clk
.sym 72670 sys_rst_$glb_sr
.sym 72683 picorv32.mem_state[1]
.sym 72686 $abc$35683$n2980
.sym 72687 $abc$35683$n2904_1
.sym 72688 picorv32.mem_do_rinst
.sym 72691 basesoc_ctrl_reset_reset_r
.sym 72695 basesoc_we
.sym 72698 basesoc_ctrl_reset_reset_r
.sym 72700 basesoc_we
.sym 72702 basesoc_uart_phy_rx
.sym 72705 interface1_bank_bus_dat_r[1]
.sym 72724 $abc$35683$n3814
.sym 72726 sel_r
.sym 72728 $abc$35683$n3816
.sym 72732 $abc$35683$n5626
.sym 72742 adr[0]
.sym 72746 adr[0]
.sym 72751 $abc$35683$n3814
.sym 72752 $abc$35683$n5626
.sym 72753 sel_r
.sym 72754 $abc$35683$n3816
.sym 72757 $abc$35683$n3816
.sym 72758 $abc$35683$n3814
.sym 72759 $abc$35683$n5626
.sym 72760 sel_r
.sym 72792 clk12_$glb_clk
.sym 72805 basesoc_uart_phy_storage[11]
.sym 72806 basesoc_dat_w[7]
.sym 72812 basesoc_uart_phy_rx_busy
.sym 72818 $abc$35683$n5626
.sym 72821 array_muxed1[0]
.sym 72824 $abc$35683$n2872
.sym 72825 $abc$35683$n4550
.sym 72826 basesoc_dat_w[1]
.sym 72835 $abc$35683$n3746_1
.sym 72837 $abc$35683$n4663
.sym 72839 $abc$35683$n3770_1
.sym 72840 $abc$35683$n4544
.sym 72841 $abc$35683$n4550
.sym 72843 $abc$35683$n4661
.sym 72845 $abc$35683$n3754_1
.sym 72847 $abc$35683$n4726
.sym 72848 $abc$35683$n4666
.sym 72849 $abc$35683$n4667
.sym 72850 $abc$35683$n4721
.sym 72855 $abc$35683$n4562
.sym 72856 $abc$35683$n3045
.sym 72857 $abc$35683$n3685_1
.sym 72859 $abc$35683$n3683
.sym 72860 $abc$35683$n4727
.sym 72865 $abc$35683$n4723
.sym 72868 $abc$35683$n3685_1
.sym 72869 $abc$35683$n3045
.sym 72870 $abc$35683$n4721
.sym 72871 $abc$35683$n4661
.sym 72874 $abc$35683$n3683
.sym 72875 $abc$35683$n4550
.sym 72876 $abc$35683$n3754_1
.sym 72880 $abc$35683$n3685_1
.sym 72881 $abc$35683$n4723
.sym 72882 $abc$35683$n4663
.sym 72883 $abc$35683$n3045
.sym 72886 $abc$35683$n3683
.sym 72887 $abc$35683$n4562
.sym 72889 $abc$35683$n3770_1
.sym 72892 $abc$35683$n4727
.sym 72893 $abc$35683$n3045
.sym 72894 $abc$35683$n3685_1
.sym 72895 $abc$35683$n4667
.sym 72898 $abc$35683$n3683
.sym 72899 $abc$35683$n3746_1
.sym 72900 $abc$35683$n4544
.sym 72904 $abc$35683$n3685_1
.sym 72905 $abc$35683$n3045
.sym 72906 $abc$35683$n4666
.sym 72907 $abc$35683$n4726
.sym 72914 $abc$35683$n3021_$glb_ce
.sym 72915 clk12_$glb_clk
.sym 72916 $abc$35683$n232_$glb_sr
.sym 72932 $abc$35683$n3096
.sym 72933 picorv32.reg_next_pc[20]
.sym 72934 $abc$35683$n5241_1
.sym 72937 basesoc_dat_w[4]
.sym 72938 basesoc_picorv323[12]
.sym 72941 basesoc_ctrl_reset_reset_r
.sym 72945 basesoc_dat_w[2]
.sym 72946 basesoc_ctrl_storage[27]
.sym 72947 picorv32.reg_next_pc[8]
.sym 72948 picorv32.reg_next_pc[18]
.sym 72958 $abc$35683$n3045
.sym 72959 $abc$35683$n4670
.sym 72965 $abc$35683$n4730
.sym 72967 basesoc_dat_w[3]
.sym 72970 basesoc_dat_w[7]
.sym 72973 $abc$35683$n3685_1
.sym 72985 $abc$35683$n2709
.sym 73003 basesoc_dat_w[3]
.sym 73030 basesoc_dat_w[7]
.sym 73033 $abc$35683$n4670
.sym 73034 $abc$35683$n3045
.sym 73035 $abc$35683$n4730
.sym 73036 $abc$35683$n3685_1
.sym 73037 $abc$35683$n2709
.sym 73038 clk12_$glb_clk
.sym 73039 sys_rst_$glb_sr
.sym 73048 basesoc_dat_w[6]
.sym 73051 basesoc_dat_w[6]
.sym 73052 basesoc_ctrl_storage[23]
.sym 73055 $abc$35683$n3276
.sym 73058 $abc$35683$n5688
.sym 73059 basesoc_dat_w[6]
.sym 73060 $abc$35683$n3274
.sym 73061 $abc$35683$n4730
.sym 73063 basesoc_ctrl_reset_reset_r
.sym 73064 basesoc_ctrl_storage[30]
.sym 73071 $abc$35683$n2709
.sym 73072 $abc$35683$n5626
.sym 73081 basesoc_dat_w[3]
.sym 73083 $abc$35683$n3096
.sym 73086 basesoc_dat_w[6]
.sym 73095 basesoc_dat_w[5]
.sym 73116 basesoc_dat_w[3]
.sym 73134 basesoc_dat_w[5]
.sym 73141 basesoc_dat_w[6]
.sym 73160 $abc$35683$n3096
.sym 73161 clk12_$glb_clk
.sym 73162 sys_rst_$glb_sr
.sym 73175 basesoc_dat_w[3]
.sym 73182 basesoc_dat_w[6]
.sym 73183 basesoc_dat_w[5]
.sym 73186 $abc$35683$n3096
.sym 73190 basesoc_ctrl_reset_reset_r
.sym 73195 basesoc_we
.sym 73196 adr[1]
.sym 73204 waittimer1_count[0]
.sym 73205 sys_rst
.sym 73206 $abc$35683$n2907
.sym 73208 $abc$35683$n5808
.sym 73209 $PACKER_VCC_NET
.sym 73213 $abc$35683$n5804
.sym 73217 user_btn1
.sym 73225 basesoc_dat_w[1]
.sym 73237 user_btn1
.sym 73239 $abc$35683$n5804
.sym 73244 waittimer1_count[0]
.sym 73245 $PACKER_VCC_NET
.sym 73262 sys_rst
.sym 73264 basesoc_dat_w[1]
.sym 73280 $abc$35683$n5808
.sym 73282 user_btn1
.sym 73283 $abc$35683$n2907
.sym 73284 clk12_$glb_clk
.sym 73285 sys_rst_$glb_sr
.sym 73298 $abc$35683$n3094
.sym 73300 $abc$35683$n3257
.sym 73302 array_muxed1[5]
.sym 73303 $abc$35683$n2831
.sym 73306 basesoc_uart_phy_rx_reg[1]
.sym 73308 $abc$35683$n7
.sym 73310 $abc$35683$n5626
.sym 73311 basesoc_dat_w[1]
.sym 73313 array_muxed1[0]
.sym 73315 $abc$35683$n7
.sym 73318 basesoc_dat_w[5]
.sym 73320 $abc$35683$n2872
.sym 73338 adr[2]
.sym 73356 adr[1]
.sym 73386 adr[2]
.sym 73391 adr[1]
.sym 73407 clk12_$glb_clk
.sym 73422 user_btn2
.sym 73423 $abc$35683$n3196
.sym 73426 adr[2]
.sym 73429 array_muxed0[1]
.sym 73431 $abc$35683$n2707
.sym 73432 sys_rst
.sym 73436 $PACKER_VCC_NET
.sym 73438 basesoc_ctrl_reset_reset_r
.sym 73439 basesoc_uart_phy_source_payload_data[1]
.sym 73440 picorv32.reg_next_pc[18]
.sym 73442 basesoc_dat_w[2]
.sym 73451 $abc$35683$n6172
.sym 73452 $abc$35683$n5688
.sym 73453 adr[0]
.sym 73455 $abc$35683$n6180
.sym 73456 $abc$35683$n6182
.sym 73459 $abc$35683$n96
.sym 73462 $abc$35683$n6178
.sym 73463 adr[1]
.sym 73465 $abc$35683$n6184
.sym 73467 sys_rst
.sym 73469 basesoc_uart_phy_storage[17]
.sym 73480 basesoc_uart_phy_tx_busy
.sym 73484 basesoc_uart_phy_tx_busy
.sym 73486 $abc$35683$n6180
.sym 73489 basesoc_uart_phy_storage[17]
.sym 73490 $abc$35683$n96
.sym 73491 adr[0]
.sym 73492 adr[1]
.sym 73497 $abc$35683$n5688
.sym 73501 basesoc_uart_phy_tx_busy
.sym 73503 $abc$35683$n6178
.sym 73508 $abc$35683$n6172
.sym 73510 basesoc_uart_phy_tx_busy
.sym 73514 $abc$35683$n6182
.sym 73515 basesoc_uart_phy_tx_busy
.sym 73519 $abc$35683$n5688
.sym 73522 sys_rst
.sym 73526 $abc$35683$n6184
.sym 73527 basesoc_uart_phy_tx_busy
.sym 73530 clk12_$glb_clk
.sym 73531 sys_rst_$glb_sr
.sym 73549 adr[0]
.sym 73552 basesoc_uart_phy_storage[2]
.sym 73554 $abc$35683$n2887
.sym 73556 csrbank0_leds_out0_w[1]
.sym 73557 basesoc_uart_phy_source_valid
.sym 73564 csrbank0_leds_out0_w[0]
.sym 73567 $abc$35683$n2709
.sym 73573 $abc$35683$n6186
.sym 73574 $abc$35683$n4752
.sym 73575 adr[0]
.sym 73576 $abc$35683$n3194
.sym 73578 $abc$35683$n6196
.sym 73579 $abc$35683$n6198
.sym 73580 basesoc_uart_phy_storage[9]
.sym 73582 $abc$35683$n6188
.sym 73583 $abc$35683$n6190
.sym 73588 $abc$35683$n6200
.sym 73595 $abc$35683$n4753_1
.sym 73600 basesoc_uart_phy_tx_busy
.sym 73601 $abc$35683$n116
.sym 73602 adr[1]
.sym 73606 basesoc_uart_phy_tx_busy
.sym 73608 $abc$35683$n6200
.sym 73613 $abc$35683$n6186
.sym 73615 basesoc_uart_phy_tx_busy
.sym 73620 basesoc_uart_phy_tx_busy
.sym 73621 $abc$35683$n6190
.sym 73624 $abc$35683$n4752
.sym 73625 $abc$35683$n4753_1
.sym 73626 $abc$35683$n3194
.sym 73630 basesoc_uart_phy_tx_busy
.sym 73633 $abc$35683$n6196
.sym 73637 $abc$35683$n6188
.sym 73639 basesoc_uart_phy_tx_busy
.sym 73642 adr[0]
.sym 73643 $abc$35683$n116
.sym 73644 adr[1]
.sym 73645 basesoc_uart_phy_storage[9]
.sym 73649 $abc$35683$n6198
.sym 73651 basesoc_uart_phy_tx_busy
.sym 73653 clk12_$glb_clk
.sym 73654 sys_rst_$glb_sr
.sym 73669 adr[0]
.sym 73672 $abc$35683$n3194
.sym 73680 basesoc_uart_phy_storage[27]
.sym 73682 adr[1]
.sym 73683 basesoc_we
.sym 73685 picorv32.reg_pc[5]
.sym 73686 basesoc_uart_phy_storage[30]
.sym 73687 $abc$35683$n116
.sym 73688 adr[1]
.sym 73690 basesoc_ctrl_reset_reset_r
.sym 73696 basesoc_uart_phy_storage[14]
.sym 73697 $abc$35683$n6204
.sym 73699 $abc$35683$n6208
.sym 73700 $abc$35683$n6210
.sym 73701 $abc$35683$n6212
.sym 73702 basesoc_uart_phy_storage[30]
.sym 73703 $abc$35683$n6216
.sym 73704 $abc$35683$n6202
.sym 73706 $abc$35683$n6206
.sym 73708 adr[1]
.sym 73710 basesoc_uart_phy_tx_busy
.sym 73713 adr[0]
.sym 73731 $abc$35683$n6210
.sym 73732 basesoc_uart_phy_tx_busy
.sym 73735 basesoc_uart_phy_tx_busy
.sym 73737 $abc$35683$n6206
.sym 73742 $abc$35683$n6202
.sym 73744 basesoc_uart_phy_tx_busy
.sym 73747 adr[1]
.sym 73748 basesoc_uart_phy_storage[14]
.sym 73749 adr[0]
.sym 73750 basesoc_uart_phy_storage[30]
.sym 73754 $abc$35683$n6208
.sym 73756 basesoc_uart_phy_tx_busy
.sym 73759 $abc$35683$n6204
.sym 73761 basesoc_uart_phy_tx_busy
.sym 73766 $abc$35683$n6216
.sym 73768 basesoc_uart_phy_tx_busy
.sym 73771 basesoc_uart_phy_tx_busy
.sym 73773 $abc$35683$n6212
.sym 73776 clk12_$glb_clk
.sym 73777 sys_rst_$glb_sr
.sym 73792 $abc$35683$n2711
.sym 73793 interface1_bank_bus_dat_r[7]
.sym 73797 interface3_bank_bus_dat_r[6]
.sym 73798 $abc$35683$n4768_1
.sym 73801 $abc$35683$n3200
.sym 73804 basesoc_dat_w[1]
.sym 73807 $abc$35683$n7
.sym 73809 array_muxed1[0]
.sym 73810 basesoc_dat_w[5]
.sym 73811 basesoc_uart_rx_fifo_consume[1]
.sym 73812 $abc$35683$n2872
.sym 73819 basesoc_uart_phy_storage[15]
.sym 73820 $abc$35683$n6220
.sym 73821 $abc$35683$n4759_1
.sym 73825 $abc$35683$n4761
.sym 73826 $abc$35683$n114
.sym 73827 $abc$35683$n3194
.sym 73828 $abc$35683$n4762_1
.sym 73829 basesoc_uart_phy_tx_busy
.sym 73830 basesoc_uart_phy_storage[7]
.sym 73831 adr[0]
.sym 73833 basesoc_uart_phy_storage[31]
.sym 73836 basesoc_uart_phy_storage[3]
.sym 73837 $abc$35683$n4771_1
.sym 73841 basesoc_uart_phy_storage[19]
.sym 73843 $abc$35683$n4758
.sym 73844 $abc$35683$n4770
.sym 73845 basesoc_uart_phy_storage[23]
.sym 73848 adr[1]
.sym 73852 basesoc_uart_phy_storage[19]
.sym 73853 adr[0]
.sym 73854 adr[1]
.sym 73855 basesoc_uart_phy_storage[3]
.sym 73858 adr[0]
.sym 73859 basesoc_uart_phy_storage[7]
.sym 73860 basesoc_uart_phy_storage[23]
.sym 73861 adr[1]
.sym 73864 basesoc_uart_phy_storage[15]
.sym 73865 basesoc_uart_phy_storage[31]
.sym 73866 adr[1]
.sym 73867 adr[0]
.sym 73871 $abc$35683$n4771_1
.sym 73872 $abc$35683$n3194
.sym 73873 $abc$35683$n4770
.sym 73876 $abc$35683$n4761
.sym 73878 $abc$35683$n4762_1
.sym 73879 $abc$35683$n3194
.sym 73882 $abc$35683$n4758
.sym 73884 $abc$35683$n3194
.sym 73885 $abc$35683$n4759_1
.sym 73889 $abc$35683$n6220
.sym 73891 basesoc_uart_phy_tx_busy
.sym 73894 $abc$35683$n114
.sym 73899 clk12_$glb_clk
.sym 73900 sys_rst_$glb_sr
.sym 73911 serial_tx
.sym 73914 sys_rst
.sym 73915 interface5_bank_bus_dat_r[3]
.sym 73917 basesoc_uart_phy_tx_busy
.sym 73918 $abc$35683$n2758
.sym 73922 $abc$35683$n114
.sym 73923 basesoc_uart_phy_storage[16]
.sym 73924 $abc$35683$n2758
.sym 73925 $PACKER_VCC_NET
.sym 73926 basesoc_ctrl_reset_reset_r
.sym 73928 interface5_bank_bus_dat_r[7]
.sym 73929 $PACKER_VCC_NET
.sym 73931 basesoc_uart_rx_fifo_wrport_we
.sym 73932 $PACKER_VCC_NET
.sym 73933 $abc$35683$n2713
.sym 73934 $abc$35683$n104
.sym 73935 basesoc_dat_w[2]
.sym 73936 basesoc_uart_phy_source_payload_data[1]
.sym 73944 $abc$35683$n2713
.sym 73945 $abc$35683$n104
.sym 73946 $abc$35683$n116
.sym 73947 basesoc_uart_phy_storage[28]
.sym 73949 basesoc_uart_phy_storage[12]
.sym 73950 basesoc_uart_phy_storage[27]
.sym 73951 adr[0]
.sym 73952 adr[1]
.sym 73954 $abc$35683$n3194
.sym 73955 basesoc_we
.sym 73957 basesoc_uart_phy_storage[29]
.sym 73958 adr[1]
.sym 73962 basesoc_uart_phy_storage[11]
.sym 73967 $abc$35683$n7
.sym 73969 sys_rst
.sym 73970 basesoc_uart_rx_fifo_wrport_we
.sym 73972 $abc$35683$n2872
.sym 73975 sys_rst
.sym 73976 $abc$35683$n3194
.sym 73977 basesoc_we
.sym 73978 $abc$35683$n2872
.sym 73981 basesoc_uart_phy_storage[12]
.sym 73982 adr[0]
.sym 73983 basesoc_uart_phy_storage[28]
.sym 73984 adr[1]
.sym 73987 adr[0]
.sym 73988 adr[1]
.sym 73989 basesoc_uart_phy_storage[11]
.sym 73990 basesoc_uart_phy_storage[27]
.sym 73993 adr[1]
.sym 73994 adr[0]
.sym 73995 $abc$35683$n104
.sym 73996 basesoc_uart_phy_storage[29]
.sym 73999 $abc$35683$n7
.sym 74006 $abc$35683$n116
.sym 74019 basesoc_uart_rx_fifo_wrport_we
.sym 74021 $abc$35683$n2713
.sym 74022 clk12_$glb_clk
.sym 74024 basesoc_uart_rx_fifo_fifo_out_payload_data[7]
.sym 74025 basesoc_uart_rx_fifo_fifo_out_payload_data[6]
.sym 74026 basesoc_uart_rx_fifo_fifo_out_payload_data[5]
.sym 74027 basesoc_uart_rx_fifo_fifo_out_payload_data[4]
.sym 74028 basesoc_uart_rx_fifo_fifo_out_payload_data[3]
.sym 74029 basesoc_uart_rx_fifo_fifo_out_payload_data[2]
.sym 74030 basesoc_uart_rx_fifo_fifo_out_payload_data[1]
.sym 74031 basesoc_uart_rx_fifo_fifo_out_payload_data[0]
.sym 74034 basesoc_ctrl_reset_reset_r
.sym 74040 basesoc_uart_rx_fifo_produce[0]
.sym 74043 basesoc_uart_rx_fifo_consume[3]
.sym 74044 basesoc_uart_rx_fifo_produce[1]
.sym 74048 csrbank0_leds_out0_w[0]
.sym 74049 basesoc_uart_phy_source_valid
.sym 74052 csrbank0_leds_out0_w[1]
.sym 74053 basesoc_uart_phy_source_payload_data[5]
.sym 74055 basesoc_uart_rx_fifo_do_read
.sym 74056 csrbank0_leds_out0_w[2]
.sym 74058 basesoc_uart_phy_source_payload_data[0]
.sym 74067 $abc$35683$n6079
.sym 74068 basesoc_uart_phy_rx_busy
.sym 74069 $abc$35683$n6083
.sym 74074 $abc$35683$n6077
.sym 74094 $abc$35683$n104
.sym 74105 $abc$35683$n104
.sym 74123 basesoc_uart_phy_rx_busy
.sym 74124 $abc$35683$n6079
.sym 74130 basesoc_uart_phy_rx_busy
.sym 74131 $abc$35683$n6083
.sym 74134 $abc$35683$n6077
.sym 74137 basesoc_uart_phy_rx_busy
.sym 74145 clk12_$glb_clk
.sym 74146 sys_rst_$glb_sr
.sym 74159 $abc$35683$n6057
.sym 74163 basesoc_uart_rx_fifo_readable
.sym 74167 $abc$35683$n2788
.sym 74169 basesoc_uart_phy_source_payload_data[6]
.sym 74173 basesoc_uart_phy_storage[30]
.sym 74175 basesoc_uart_rx_fifo_fifo_out_payload_data[3]
.sym 74177 basesoc_uart_phy_storage[24]
.sym 74178 basesoc_ctrl_reset_reset_r
.sym 74179 basesoc_uart_phy_storage[27]
.sym 74181 basesoc_uart_rx_fifo_wrport_we
.sym 74182 basesoc_uart_phy_storage[0]
.sym 74188 $abc$35683$n6091
.sym 74194 basesoc_uart_phy_rx_busy
.sym 74201 $abc$35683$n6101
.sym 74202 $abc$35683$n6103
.sym 74203 $abc$35683$n6105
.sym 74227 $abc$35683$n6103
.sym 74230 basesoc_uart_phy_rx_busy
.sym 74240 $abc$35683$n6101
.sym 74242 basesoc_uart_phy_rx_busy
.sym 74257 $abc$35683$n6105
.sym 74259 basesoc_uart_phy_rx_busy
.sym 74264 $abc$35683$n6091
.sym 74266 basesoc_uart_phy_rx_busy
.sym 74268 clk12_$glb_clk
.sym 74269 sys_rst_$glb_sr
.sym 74282 $abc$35683$n6056
.sym 74286 basesoc_timer0_eventmanager_storage
.sym 74287 basesoc_uart_tx_fifo_wrport_we
.sym 74295 basesoc_dat_w[5]
.sym 74296 array_muxed1[0]
.sym 74301 basesoc_dat_w[1]
.sym 74313 $abc$35683$n2707
.sym 74328 basesoc_dat_w[7]
.sym 74338 basesoc_ctrl_reset_reset_r
.sym 74365 basesoc_ctrl_reset_reset_r
.sym 74369 basesoc_dat_w[7]
.sym 74390 $abc$35683$n2707
.sym 74391 clk12_$glb_clk
.sym 74392 sys_rst_$glb_sr
.sym 74410 sys_rst
.sym 74415 eventmanager_status_w[2]
.sym 74418 basesoc_uart_tx_fifo_level0[4]
.sym 74419 basesoc_ctrl_reset_reset_r
.sym 74420 basesoc_uart_tx_fifo_level0[0]
.sym 74421 $PACKER_VCC_NET
.sym 74423 basesoc_dat_w[2]
.sym 74424 $PACKER_VCC_NET
.sym 74425 $PACKER_VCC_NET
.sym 74426 basesoc_ctrl_reset_reset_r
.sym 74427 basesoc_uart_rx_fifo_wrport_we
.sym 74437 basesoc_uart_phy_storage[0]
.sym 74443 $abc$35683$n6125
.sym 74444 $abc$35683$n6127
.sym 74447 $abc$35683$n6133
.sym 74448 $abc$35683$n6135
.sym 74451 basesoc_uart_tx_fifo_wrport_we
.sym 74452 sys_rst
.sym 74454 $abc$35683$n6075
.sym 74460 basesoc_uart_tx_fifo_do_read
.sym 74461 basesoc_uart_phy_rx_busy
.sym 74463 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 74465 $abc$35683$n6121
.sym 74467 basesoc_uart_phy_rx_busy
.sym 74468 $abc$35683$n6135
.sym 74474 $abc$35683$n6121
.sym 74476 basesoc_uart_phy_rx_busy
.sym 74479 basesoc_uart_phy_rx_busy
.sym 74480 $abc$35683$n6127
.sym 74485 basesoc_uart_tx_fifo_wrport_we
.sym 74486 sys_rst
.sym 74487 basesoc_uart_tx_fifo_do_read
.sym 74493 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 74494 basesoc_uart_phy_storage[0]
.sym 74498 basesoc_uart_phy_rx_busy
.sym 74500 $abc$35683$n6075
.sym 74503 $abc$35683$n6133
.sym 74505 basesoc_uart_phy_rx_busy
.sym 74510 $abc$35683$n6125
.sym 74512 basesoc_uart_phy_rx_busy
.sym 74514 clk12_$glb_clk
.sym 74515 sys_rst_$glb_sr
.sym 74526 csrbank0_leds_out0_w[0]
.sym 74527 basesoc_dat_w[6]
.sym 74541 csrbank0_leds_out0_w[2]
.sym 74543 basesoc_timer0_reload_storage[17]
.sym 74547 basesoc_uart_rx_fifo_do_read
.sym 74548 csrbank0_leds_out0_w[1]
.sym 74549 basesoc_uart_phy_source_valid
.sym 74551 csrbank0_leds_out0_w[0]
.sym 74561 basesoc_uart_tx_fifo_wrport_we
.sym 74562 $abc$35683$n6047
.sym 74566 $abc$35683$n6048
.sym 74568 $abc$35683$n2807
.sym 74570 $abc$35683$n6056
.sym 74571 $abc$35683$n6057
.sym 74584 $PACKER_VCC_NET
.sym 74588 basesoc_uart_tx_fifo_level0[0]
.sym 74597 $PACKER_VCC_NET
.sym 74599 basesoc_uart_tx_fifo_level0[0]
.sym 74621 $PACKER_VCC_NET
.sym 74623 basesoc_uart_tx_fifo_level0[0]
.sym 74626 $abc$35683$n6056
.sym 74628 basesoc_uart_tx_fifo_wrport_we
.sym 74629 $abc$35683$n6057
.sym 74633 $abc$35683$n6048
.sym 74634 $abc$35683$n6047
.sym 74635 basesoc_uart_tx_fifo_wrport_we
.sym 74636 $abc$35683$n2807
.sym 74637 clk12_$glb_clk
.sym 74638 sys_rst_$glb_sr
.sym 74651 $abc$35683$n2867
.sym 74666 basesoc_timer0_reload_storage[31]
.sym 74669 csrbank0_leds_out0_w[3]
.sym 74681 basesoc_dat_w[4]
.sym 74695 basesoc_dat_w[2]
.sym 74704 basesoc_dat_w[3]
.sym 74707 $abc$35683$n2867
.sym 74708 basesoc_dat_w[1]
.sym 74731 basesoc_dat_w[4]
.sym 74738 basesoc_dat_w[3]
.sym 74744 basesoc_dat_w[2]
.sym 74755 basesoc_dat_w[1]
.sym 74759 $abc$35683$n2867
.sym 74760 clk12_$glb_clk
.sym 74761 sys_rst_$glb_sr
.sym 74776 basesoc_timer0_reload_storage[18]
.sym 74778 $abc$35683$n2857
.sym 74780 $abc$35683$n2859
.sym 74782 basesoc_timer0_reload_storage[20]
.sym 74783 basesoc_timer0_reload_storage[27]
.sym 74784 basesoc_timer0_value[7]
.sym 74788 basesoc_dat_w[5]
.sym 74789 basesoc_timer0_reload_storage[20]
.sym 74791 basesoc_timer0_reload_storage[19]
.sym 74794 basesoc_dat_w[1]
.sym 74828 basesoc_dat_w[7]
.sym 74830 $abc$35683$n2869
.sym 74881 basesoc_dat_w[7]
.sym 74882 $abc$35683$n2869
.sym 74883 clk12_$glb_clk
.sym 74884 sys_rst_$glb_sr
.sym 74905 basesoc_timer0_reload_storage[15]
.sym 74906 basesoc_timer0_reload_storage[21]
.sym 74908 $abc$35683$n3228
.sym 74911 $PACKER_VCC_NET
.sym 74917 $PACKER_VCC_NET
.sym 74919 basesoc_ctrl_reset_reset_r
.sym 74944 $abc$35683$n2857
.sym 74945 basesoc_dat_w[2]
.sym 74954 basesoc_dat_w[1]
.sym 74977 basesoc_dat_w[1]
.sym 75003 basesoc_dat_w[2]
.sym 75005 $abc$35683$n2857
.sym 75006 clk12_$glb_clk
.sym 75007 sys_rst_$glb_sr
.sym 75026 basesoc_timer0_reload_storage[15]
.sym 75028 basesoc_timer0_load_storage[9]
.sym 75032 csrbank0_leds_out0_w[1]
.sym 75033 csrbank0_leds_out0_w[2]
.sym 75035 basesoc_timer0_load_storage[9]
.sym 75038 csrbank0_leds_out0_w[0]
.sym 75043 basesoc_timer0_reload_storage[30]
.sym 75066 basesoc_dat_w[1]
.sym 75067 $abc$35683$n2887
.sym 75071 basesoc_ctrl_reset_reset_r
.sym 75109 basesoc_dat_w[1]
.sym 75125 basesoc_ctrl_reset_reset_r
.sym 75128 $abc$35683$n2887
.sym 75129 clk12_$glb_clk
.sym 75130 sys_rst_$glb_sr
.sym 75161 csrbank0_leds_out0_w[3]
.sym 75192 basesoc_dat_w[3]
.sym 75199 $abc$35683$n2869
.sym 75200 basesoc_dat_w[6]
.sym 75214 basesoc_dat_w[3]
.sym 75225 basesoc_dat_w[6]
.sym 75251 $abc$35683$n2869
.sym 75252 clk12_$glb_clk
.sym 75253 sys_rst_$glb_sr
.sym 75270 basesoc_timer0_reload_storage[27]
.sym 75271 $abc$35683$n4821
.sym 75274 basesoc_timer0_reload_storage[24]
.sym 75394 basesoc_ctrl_reset_reset_r
.sym 75521 user_btn2
.sym 75526 csrbank0_leds_out0_w[2]
.sym 75645 csrbank0_leds_out0_w[3]
.sym 75668 csrbank0_leds_out0_w[0]
.sym 75671 csrbank0_leds_out0_w[1]
.sym 75682 csrbank0_leds_out0_w[1]
.sym 75690 csrbank0_leds_out0_w[0]
.sym 75696 sys_rst
.sym 75697 $abc$35683$n3021
.sym 75698 $PACKER_VCC_NET
.sym 75711 $PACKER_VCC_NET
.sym 75714 $abc$35683$n3021
.sym 75757 user_btn1
.sym 75804 $PACKER_GND_NET
.sym 75843 user_btn0
.sym 75845 array_muxed1[7]
.sym 75847 array_muxed0[14]
.sym 75851 $abc$35683$n2910
.sym 75852 array_muxed0[14]
.sym 75879 spiflash_i
.sym 75886 $PACKER_GND_NET
.sym 75888 basesoc_dat_w[2]
.sym 75937 basesoc_dat_w[2]
.sym 75938 $abc$35683$n5740
.sym 75940 eventsourceprocess1_old_trigger
.sym 75941 spiflash_i
.sym 75942 spiflash_clk1
.sym 75943 $abc$35683$n2903
.sym 75979 $abc$35683$n3433
.sym 75980 basesoc_dat_w[1]
.sym 75982 $abc$35683$n3802
.sym 75983 spiflash_miso
.sym 75984 user_btn0
.sym 76000 basesoc_dat_w[2]
.sym 76002 basesoc_bus_wishbone_dat_r[7]
.sym 76083 csrbank2_bitbang0_w[1]
.sym 76084 array_muxed1[10]
.sym 76088 basesoc_dat_w[2]
.sym 76092 $abc$35683$n220
.sym 76095 basesoc_uart_phy_rx
.sym 76103 array_muxed1[3]
.sym 76144 basesoc_bus_wishbone_dat_r[1]
.sym 76147 interface0_bank_bus_dat_r[1]
.sym 76148 basesoc_uart_phy_rx_r
.sym 76187 spiflash_bus_dat_r[7]
.sym 76196 basesoc_bus_wishbone_dat_r[3]
.sym 76199 $abc$35683$n2905
.sym 76201 $abc$35683$n4928_1
.sym 76202 basesoc_dat_w[2]
.sym 76243 $abc$35683$n2905
.sym 76245 $abc$35683$n3184
.sym 76246 picorv32.mem_state[0]
.sym 76247 picorv32.mem_state[1]
.sym 76248 $abc$35683$n2904_1
.sym 76250 $abc$35683$n5440
.sym 76285 spiflash_miso
.sym 76286 basesoc_we
.sym 76290 $abc$35683$n2898
.sym 76291 interface1_bank_bus_dat_r[1]
.sym 76296 basesoc_uart_phy_rx
.sym 76297 basesoc_uart_phy_rx_busy
.sym 76302 basesoc_we
.sym 76304 basesoc_we
.sym 76307 basesoc_uart_phy_rx_r
.sym 76345 basesoc_bus_wishbone_dat_r[3]
.sym 76346 $abc$35683$n5062_1
.sym 76347 $abc$35683$n3217
.sym 76348 sel_r
.sym 76349 basesoc_dat_w[7]
.sym 76350 basesoc_adr[12]
.sym 76351 basesoc_uart_phy_rx_busy
.sym 76352 basesoc_adr[11]
.sym 76387 $abc$35683$n2976
.sym 76388 csrbank2_bitbang0_w[0]
.sym 76389 $abc$35683$n3185
.sym 76390 array_muxed0[9]
.sym 76391 array_muxed0[9]
.sym 76392 $abc$35683$n3181
.sym 76394 $abc$35683$n2905
.sym 76396 array_muxed1[0]
.sym 76399 picorv32.mem_do_wdata
.sym 76400 basesoc_dat_w[7]
.sym 76402 basesoc_dat_w[1]
.sym 76403 array_muxed0[12]
.sym 76404 basesoc_uart_phy_rx_busy
.sym 76405 $abc$35683$n2873_1
.sym 76406 sys_rst
.sym 76407 $abc$35683$n5256_1
.sym 76408 basesoc_dat_w[2]
.sym 76448 $abc$35683$n2873_1
.sym 76452 basesoc_ctrl_storage[31]
.sym 76489 user_btn0
.sym 76492 sel_r
.sym 76494 basesoc_adr[11]
.sym 76495 basesoc_ctrl_reset_reset_r
.sym 76497 basesoc_picorv323[6]
.sym 76498 $abc$35683$n3212
.sym 76499 $abc$35683$n5252_1
.sym 76500 $abc$35683$n3217
.sym 76501 picorv32.mem_do_rdata
.sym 76502 basesoc_uart_phy_uart_clk_rxen
.sym 76503 array_muxed1[3]
.sym 76505 basesoc_dat_w[7]
.sym 76509 basesoc_uart_phy_rx_busy
.sym 76511 basesoc_uart_phy_rx
.sym 76512 $abc$35683$n2873_1
.sym 76549 $abc$35683$n4922_1
.sym 76550 $abc$35683$n3090
.sym 76551 $abc$35683$n3214
.sym 76552 $abc$35683$n118
.sym 76555 $abc$35683$n5688
.sym 76591 $abc$35683$n5242_1
.sym 76600 $abc$35683$n2873_1
.sym 76603 interface0_bank_bus_dat_r[3]
.sym 76604 array_muxed1[15]
.sym 76605 $abc$35683$n3194
.sym 76609 $abc$35683$n2767
.sym 76610 basesoc_dat_w[2]
.sym 76613 $abc$35683$n4928_1
.sym 76651 basesoc_uart_phy_uart_clk_rxen
.sym 76652 $abc$35683$n2767
.sym 76655 basesoc_dat_w[3]
.sym 76657 interface0_bank_bus_dat_r[3]
.sym 76658 basesoc_dat_w[5]
.sym 76696 interface1_bank_bus_dat_r[1]
.sym 76697 $abc$35683$n3215
.sym 76699 basesoc_we
.sym 76701 basesoc_uart_phy_rx
.sym 76702 $abc$35683$n3090
.sym 76703 $abc$35683$n3212
.sym 76704 basesoc_ctrl_storage[16]
.sym 76705 basesoc_uart_phy_rx_busy
.sym 76706 basesoc_we
.sym 76708 $abc$35683$n2873_1
.sym 76710 $abc$35683$n4926
.sym 76711 picorv32.reg_next_pc[18]
.sym 76712 csrbank0_leds_out0_w[3]
.sym 76713 basesoc_we
.sym 76757 $abc$35683$n3094
.sym 76759 basesoc_uart_phy_source_payload_data[1]
.sym 76799 $abc$35683$n3254
.sym 76800 basesoc_dat_w[5]
.sym 76804 $abc$35683$n2767
.sym 76805 $abc$35683$n3306
.sym 76807 picorv32.mem_do_wdata
.sym 76808 $abc$35683$n3094
.sym 76809 $abc$35683$n2873_1
.sym 76810 basesoc_dat_w[1]
.sym 76811 $abc$35683$n2707
.sym 76812 basesoc_uart_phy_rx_busy
.sym 76814 sys_rst
.sym 76815 $abc$35683$n5256_1
.sym 76816 basesoc_dat_w[7]
.sym 76817 basesoc_dat_w[2]
.sym 76818 $abc$35683$n2758
.sym 76855 $abc$35683$n2707
.sym 76857 $abc$35683$n4926
.sym 76859 csrbank0_buttons_ev_enable0_w[1]
.sym 76860 $abc$35683$n4929
.sym 76861 csrbank0_buttons_ev_enable0_w[0]
.sym 76862 $abc$35683$n4928_1
.sym 76898 basesoc_uart_phy_source_payload_data[1]
.sym 76899 basesoc_ctrl_storage[27]
.sym 76905 $abc$35683$n3092
.sym 76906 $PACKER_VCC_NET
.sym 76909 basesoc_uart_phy_rx_reg[3]
.sym 76913 basesoc_uart_phy_rx_reg[7]
.sym 76915 array_muxed1[3]
.sym 76916 $abc$35683$n2872
.sym 76917 basesoc_uart_phy_rx_busy
.sym 76918 basesoc_dat_w[7]
.sym 76919 $abc$35683$n13
.sym 76920 picorv32.mem_do_rdata
.sym 76957 $abc$35683$n2887
.sym 76959 basesoc_uart_phy_storage[4]
.sym 76960 $abc$35683$n13
.sym 76962 basesoc_uart_phy_storage[5]
.sym 76963 $abc$35683$n2928
.sym 76964 basesoc_uart_phy_storage[2]
.sym 77005 $abc$35683$n2709
.sym 77007 csrbank0_leds_out0_w[1]
.sym 77008 basesoc_ctrl_storage[30]
.sym 77009 array_muxed0[2]
.sym 77010 csrbank0_leds_out0_w[0]
.sym 77013 basesoc_uart_phy_storage[21]
.sym 77014 basesoc_dat_w[2]
.sym 77015 basesoc_uart_phy_storage[22]
.sym 77017 interface3_bank_bus_dat_r[5]
.sym 77018 $abc$35683$n3194
.sym 77020 $abc$35683$n98
.sym 77021 $abc$35683$n4928_1
.sym 77059 basesoc_uart_phy_storage[22]
.sym 77061 $abc$35683$n4764
.sym 77062 csrbank0_buttons_ev_enable0_w[2]
.sym 77064 $abc$35683$n4767
.sym 77065 $abc$35683$n4932
.sym 77066 basesoc_uart_phy_storage[21]
.sym 77101 $abc$35683$n3260
.sym 77104 $abc$35683$n13
.sym 77105 basesoc_ctrl_reset_reset_r
.sym 77107 $abc$35683$n3265
.sym 77111 adr[1]
.sym 77112 basesoc_we
.sym 77113 basesoc_uart_phy_storage[4]
.sym 77115 basesoc_we
.sym 77118 basesoc_uart_phy_rx_busy
.sym 77119 $abc$35683$n2711
.sym 77120 basesoc_uart_phy_storage[21]
.sym 77121 $abc$35683$n2928
.sym 77122 basesoc_uart_phy_storage[22]
.sym 77124 csrbank0_leds_out0_w[3]
.sym 77161 basesoc_bus_wishbone_dat_r[7]
.sym 77162 $abc$35683$n2711
.sym 77163 interface5_bank_bus_dat_r[6]
.sym 77164 interface4_bank_bus_dat_r[7]
.sym 77165 interface4_bank_bus_dat_r[5]
.sym 77166 interface4_bank_bus_dat_r[4]
.sym 77167 interface5_bank_bus_dat_r[5]
.sym 77168 $abc$35683$n5258_1
.sym 77206 $abc$35683$n2872
.sym 77211 interface5_bank_bus_dat_r[1]
.sym 77216 sys_rst
.sym 77217 sys_rst
.sym 77219 picorv32.mem_do_wdata
.sym 77220 adr[2]
.sym 77221 basesoc_uart_phy_rx_busy
.sym 77223 $abc$35683$n5256_1
.sym 77225 basesoc_dat_w[2]
.sym 77226 basesoc_dat_w[1]
.sym 77263 basesoc_uart_phy_storage[16]
.sym 77264 basesoc_uart_phy_source_payload_data[4]
.sym 77265 $abc$35683$n5256_1
.sym 77266 basesoc_uart_phy_source_payload_data[2]
.sym 77267 basesoc_uart_phy_source_payload_data[7]
.sym 77268 basesoc_uart_phy_source_payload_data[3]
.sym 77270 $abc$35683$n4761
.sym 77309 interface5_bank_bus_dat_r[7]
.sym 77316 interface1_bank_bus_dat_r[5]
.sym 77317 basesoc_uart_phy_rx_reg[3]
.sym 77318 basesoc_uart_phy_rx_busy
.sym 77321 basesoc_uart_rx_fifo_fifo_out_payload_data[5]
.sym 77322 array_muxed1[3]
.sym 77323 basesoc_uart_rx_fifo_fifo_out_payload_data[4]
.sym 77324 interface3_bank_bus_dat_r[4]
.sym 77325 interface3_bank_bus_dat_r[7]
.sym 77326 basesoc_uart_phy_rx_reg[7]
.sym 77327 basesoc_dat_w[7]
.sym 77328 basesoc_uart_phy_source_payload_data[4]
.sym 77367 basesoc_uart_rx_fifo_produce[2]
.sym 77368 basesoc_uart_rx_fifo_produce[3]
.sym 77369 $abc$35683$n5477
.sym 77370 basesoc_uart_rx_fifo_produce[0]
.sym 77371 $abc$35683$n2848
.sym 77372 $abc$35683$n4750_1
.sym 77412 csrbank0_leds_out0_w[2]
.sym 77419 basesoc_uart_phy_storage[10]
.sym 77421 basesoc_uart_phy_source_payload_data[2]
.sym 77423 basesoc_uart_phy_source_payload_data[7]
.sym 77424 basesoc_uart_rx_fifo_fifo_out_payload_data[7]
.sym 77425 basesoc_uart_phy_source_payload_data[3]
.sym 77426 basesoc_uart_rx_fifo_fifo_out_payload_data[6]
.sym 77429 interface3_bank_bus_dat_r[5]
.sym 77435 basesoc_uart_rx_fifo_consume[3]
.sym 77438 basesoc_uart_rx_fifo_consume[0]
.sym 77442 basesoc_uart_rx_fifo_consume[2]
.sym 77448 basesoc_uart_rx_fifo_consume[1]
.sym 77450 $abc$35683$n6751
.sym 77454 $abc$35683$n6751
.sym 77456 $PACKER_VCC_NET
.sym 77457 $PACKER_VCC_NET
.sym 77462 basesoc_uart_rx_fifo_do_read
.sym 77464 $PACKER_VCC_NET
.sym 77465 $PACKER_VCC_NET
.sym 77469 $abc$35683$n6051
.sym 77470 $abc$35683$n6054
.sym 77471 $abc$35683$n6057
.sym 77472 basesoc_uart_tx_fifo_level0[1]
.sym 77473 basesoc_uart_phy_storage[10]
.sym 77474 basesoc_uart_phy_storage[8]
.sym 77475 $PACKER_VCC_NET
.sym 77476 $PACKER_VCC_NET
.sym 77477 $PACKER_VCC_NET
.sym 77478 $PACKER_VCC_NET
.sym 77479 $PACKER_VCC_NET
.sym 77480 $PACKER_VCC_NET
.sym 77481 $abc$35683$n6751
.sym 77482 $abc$35683$n6751
.sym 77483 basesoc_uart_rx_fifo_consume[0]
.sym 77484 basesoc_uart_rx_fifo_consume[1]
.sym 77486 basesoc_uart_rx_fifo_consume[2]
.sym 77487 basesoc_uart_rx_fifo_consume[3]
.sym 77494 clk12_$glb_clk
.sym 77495 basesoc_uart_rx_fifo_do_read
.sym 77496 $PACKER_VCC_NET
.sym 77511 basesoc_uart_phy_storage[0]
.sym 77512 basesoc_uart_rx_fifo_wrport_we
.sym 77516 basesoc_uart_rx_fifo_fifo_out_payload_data[3]
.sym 77518 basesoc_uart_phy_storage[24]
.sym 77529 basesoc_uart_phy_storage[21]
.sym 77531 basesoc_uart_phy_storage[22]
.sym 77539 basesoc_uart_rx_fifo_wrport_we
.sym 77541 $PACKER_VCC_NET
.sym 77542 basesoc_uart_rx_fifo_produce[0]
.sym 77544 basesoc_uart_phy_source_payload_data[1]
.sym 77547 basesoc_uart_rx_fifo_produce[2]
.sym 77548 basesoc_uart_rx_fifo_produce[3]
.sym 77550 basesoc_uart_phy_source_payload_data[6]
.sym 77555 basesoc_uart_phy_source_payload_data[4]
.sym 77559 basesoc_uart_phy_source_payload_data[2]
.sym 77560 $abc$35683$n6751
.sym 77561 basesoc_uart_phy_source_payload_data[7]
.sym 77563 basesoc_uart_phy_source_payload_data[3]
.sym 77564 basesoc_uart_phy_source_payload_data[0]
.sym 77565 basesoc_uart_phy_source_payload_data[5]
.sym 77566 basesoc_uart_rx_fifo_produce[1]
.sym 77568 $abc$35683$n6751
.sym 77571 $abc$35683$n6050
.sym 77572 $abc$35683$n6053
.sym 77573 $abc$35683$n6056
.sym 77574 $abc$35683$n3221
.sym 77575 basesoc_uart_tx_fifo_level0[2]
.sym 77576 basesoc_uart_tx_fifo_level0[3]
.sym 77577 $abc$35683$n6751
.sym 77578 $abc$35683$n6751
.sym 77579 $abc$35683$n6751
.sym 77580 $abc$35683$n6751
.sym 77581 $abc$35683$n6751
.sym 77582 $abc$35683$n6751
.sym 77583 $abc$35683$n6751
.sym 77584 $abc$35683$n6751
.sym 77585 basesoc_uart_rx_fifo_produce[0]
.sym 77586 basesoc_uart_rx_fifo_produce[1]
.sym 77588 basesoc_uart_rx_fifo_produce[2]
.sym 77589 basesoc_uart_rx_fifo_produce[3]
.sym 77596 clk12_$glb_clk
.sym 77597 basesoc_uart_rx_fifo_wrport_we
.sym 77598 basesoc_uart_phy_source_payload_data[0]
.sym 77599 basesoc_uart_phy_source_payload_data[1]
.sym 77600 basesoc_uart_phy_source_payload_data[2]
.sym 77601 basesoc_uart_phy_source_payload_data[3]
.sym 77602 basesoc_uart_phy_source_payload_data[4]
.sym 77603 basesoc_uart_phy_source_payload_data[5]
.sym 77604 basesoc_uart_phy_source_payload_data[6]
.sym 77605 basesoc_uart_phy_source_payload_data[7]
.sym 77606 $PACKER_VCC_NET
.sym 77613 $abc$35683$n2879
.sym 77620 $abc$35683$n3250
.sym 77624 sys_rst
.sym 77626 basesoc_dat_w[2]
.sym 77627 picorv32.mem_do_wdata
.sym 77628 sys_rst
.sym 77629 basesoc_dat_w[2]
.sym 77630 basesoc_dat_w[1]
.sym 77634 basesoc_uart_phy_rx_busy
.sym 77713 basesoc_uart_tx_fifo_level0[4]
.sym 77717 basesoc_uart_tx_fifo_level0[0]
.sym 77720 basesoc_timer0_eventmanager_pending_w
.sym 77721 $abc$35683$n3671
.sym 77723 $abc$35683$n104
.sym 77726 basesoc_uart_tx_fifo_level0[0]
.sym 77727 basesoc_uart_phy_rx_busy
.sym 77728 $abc$35683$n3250
.sym 77729 basesoc_timer0_reload_storage[14]
.sym 77730 basesoc_uart_tx_fifo_level0[4]
.sym 77731 basesoc_dat_w[7]
.sym 77732 interface3_bank_bus_dat_r[7]
.sym 77736 interface3_bank_bus_dat_r[4]
.sym 77773 basesoc_timer0_reload_storage[14]
.sym 77775 basesoc_timer0_reload_storage[8]
.sym 77776 basesoc_timer0_reload_storage[11]
.sym 77780 basesoc_timer0_reload_storage[12]
.sym 77821 $abc$35683$n2873
.sym 77825 basesoc_timer0_reload_storage[7]
.sym 77829 $abc$35683$n4840_1
.sym 77834 $abc$35683$n2869
.sym 77836 basesoc_timer0_reload_storage[14]
.sym 77837 interface3_bank_bus_dat_r[5]
.sym 77878 interface3_bank_bus_dat_r[7]
.sym 77879 $abc$35683$n2867
.sym 77880 interface3_bank_bus_dat_r[4]
.sym 77882 $abc$35683$n2865
.sym 77917 basesoc_ctrl_reset_reset_r
.sym 77920 basesoc_timer0_reload_storage[11]
.sym 77922 $abc$35683$n2863
.sym 77926 csrbank0_leds_out0_w[3]
.sym 77932 $abc$35683$n4837_1
.sym 77935 $abc$35683$n4808_1
.sym 77936 $abc$35683$n2865
.sym 77937 basesoc_timer0_load_storage[16]
.sym 77938 $abc$35683$n3273
.sym 77939 $abc$35683$n2869
.sym 77977 $abc$35683$n4866_1
.sym 77978 basesoc_timer0_load_storage[8]
.sym 77979 $abc$35683$n4843_1
.sym 77980 $abc$35683$n2869
.sym 77981 basesoc_timer0_load_storage[14]
.sym 77982 $abc$35683$n2857
.sym 77983 $abc$35683$n2859
.sym 77984 basesoc_timer0_load_storage[11]
.sym 78024 basesoc_timer0_load_storage[27]
.sym 78025 basesoc_timer0_reload_storage[19]
.sym 78033 basesoc_dat_w[2]
.sym 78034 $abc$35683$n2857
.sym 78035 $abc$35683$n3256
.sym 78036 sys_rst
.sym 78037 $abc$35683$n2857
.sym 78038 basesoc_dat_w[1]
.sym 78041 $abc$35683$n3256
.sym 78042 basesoc_timer0_load_storage[8]
.sym 78080 $abc$35683$n4837_1
.sym 78081 basesoc_timer0_load_storage[12]
.sym 78082 $abc$35683$n4867_1
.sym 78083 $abc$35683$n4851_1
.sym 78084 basesoc_timer0_load_storage[15]
.sym 78085 $abc$35683$n4839_1
.sym 78086 basesoc_timer0_load_storage[13]
.sym 78124 $abc$35683$n2869
.sym 78125 basesoc_ctrl_reset_reset_r
.sym 78126 basesoc_timer0_load_storage[11]
.sym 78127 basesoc_dat_w[6]
.sym 78130 basesoc_timer0_load_storage[8]
.sym 78133 basesoc_timer0_en_storage
.sym 78135 $abc$35683$n2855
.sym 78136 basesoc_timer0_en_storage
.sym 78139 basesoc_dat_w[7]
.sym 78141 $abc$35683$n2859
.sym 78144 $abc$35683$n3250
.sym 78181 $abc$35683$n4847_1
.sym 78182 $abc$35683$n4824
.sym 78183 $abc$35683$n5016_1
.sym 78184 basesoc_timer0_value[13]
.sym 78185 $abc$35683$n5020_1
.sym 78186 basesoc_timer0_value[15]
.sym 78187 $abc$35683$n5010_1
.sym 78188 basesoc_timer0_value[10]
.sym 78223 basesoc_uart_rx_fifo_readable
.sym 78225 basesoc_timer0_reload_storage[30]
.sym 78227 basesoc_timer0_reload_storage[17]
.sym 78232 basesoc_timer0_load_storage[9]
.sym 78236 $abc$35683$n4840_1
.sym 78237 interface3_bank_bus_dat_r[5]
.sym 78238 $abc$35683$n2869
.sym 78242 $abc$35683$n2869
.sym 78283 $abc$35683$n5032_1
.sym 78284 $abc$35683$n5024_1
.sym 78285 $abc$35683$n5030_1
.sym 78286 basesoc_timer0_value[20]
.sym 78287 basesoc_timer0_value[21]
.sym 78288 basesoc_timer0_value[17]
.sym 78289 $abc$35683$n4845_1
.sym 78290 interface3_bank_bus_dat_r[5]
.sym 78329 basesoc_timer0_value[9]
.sym 78330 basesoc_timer0_value[10]
.sym 78331 basesoc_timer0_value[12]
.sym 78335 basesoc_timer0_reload_storage[31]
.sym 78344 basesoc_timer0_load_storage[16]
.sym 78346 basesoc_timer0_load_storage[21]
.sym 78347 $abc$35683$n3273
.sym 78348 basesoc_timer0_load_storage[20]
.sym 78385 $abc$35683$n4840_1
.sym 78388 basesoc_timer0_reload_storage[29]
.sym 78389 basesoc_timer0_reload_storage[28]
.sym 78392 basesoc_timer0_reload_storage[24]
.sym 78429 $abc$35683$n5925
.sym 78430 basesoc_timer0_eventmanager_status_w
.sym 78437 basesoc_timer0_reload_storage[20]
.sym 78441 basesoc_dat_w[2]
.sym 78446 basesoc_dat_w[1]
.sym 78449 basesoc_timer0_load_storage[16]
.sym 78489 basesoc_timer0_load_storage[18]
.sym 78490 basesoc_timer0_load_storage[16]
.sym 78491 basesoc_timer0_load_storage[21]
.sym 78492 basesoc_timer0_load_storage[20]
.sym 78494 basesoc_timer0_load_storage[17]
.sym 78534 $abc$35683$n2926
.sym 78536 basesoc_ctrl_reset_reset_r
.sym 78539 $abc$35683$n5958
.sym 78633 basesoc_timer0_reload_storage[30]
.sym 78867 sys_rst
.sym 78868 csrbank0_leds_out0_w[3]
.sym 78871 csrbank0_leds_out0_w[2]
.sym 78884 sys_rst
.sym 78888 csrbank0_leds_out0_w[3]
.sym 78891 csrbank0_leds_out0_w[2]
.sym 78925 spram_datain10[12]
.sym 78929 spram_datain00[12]
.sym 78944 basesoc_dat_w[2]
.sym 78945 $abc$35683$n2904_1
.sym 78947 array_muxed0[11]
.sym 79049 user_btn1
.sym 79064 spram_datain00[12]
.sym 79067 spram_dataout00[3]
.sym 79069 spram_datain10[7]
.sym 79070 $abc$35683$n3439
.sym 79071 spram_datain00[6]
.sym 79079 user_btn1
.sym 79094 array_muxed1[12]
.sym 79096 user_btn1
.sym 79107 $PACKER_GND_NET
.sym 79110 sys_rst
.sym 79111 basesoc_dat_w[2]
.sym 79214 eventmanager_pending_w[1]
.sym 79215 spiflash_clk
.sym 79216 $abc$35683$n2904
.sym 79221 basesoc_dat_w[3]
.sym 79225 array_muxed1[3]
.sym 79227 array_muxed0[4]
.sym 79228 spram_datain10[8]
.sym 79231 array_muxed0[14]
.sym 79235 eventmanager_pending_w[1]
.sym 79241 $PACKER_GND_NET
.sym 79254 spiflash_counter[0]
.sym 79257 $PACKER_VCC_NET
.sym 79262 eventsourceprocess1_old_trigger
.sym 79271 spiflash_i
.sym 79275 array_muxed1[2]
.sym 79279 eventmanager_status_w[1]
.sym 79285 array_muxed1[2]
.sym 79291 $PACKER_VCC_NET
.sym 79292 spiflash_counter[0]
.sym 79304 eventmanager_status_w[1]
.sym 79310 spiflash_i
.sym 79317 spiflash_i
.sym 79320 eventsourceprocess1_old_trigger
.sym 79321 eventmanager_status_w[1]
.sym 79331 clk12_$glb_clk
.sym 79332 sys_rst_$glb_sr
.sym 79333 eventmanager_pending_w[0]
.sym 79334 $abc$35683$n2891
.sym 79344 basesoc_bus_wishbone_dat_r[7]
.sym 79345 basesoc_dat_w[2]
.sym 79347 array_muxed1[11]
.sym 79348 spiflash_counter[0]
.sym 79349 $abc$35683$n5740
.sym 79351 array_muxed1[2]
.sym 79352 array_muxed1[14]
.sym 79353 $PACKER_VCC_NET
.sym 79354 array_muxed0[14]
.sym 79355 spiflash_cs_n
.sym 79361 csrbank2_bitbang0_w[1]
.sym 79365 eventmanager_status_w[1]
.sym 79367 basesoc_ctrl_reset_reset_r
.sym 79456 $abc$35683$n4872
.sym 79457 $abc$35683$n2890
.sym 79460 basesoc_ctrl_storage[24]
.sym 79461 $abc$35683$n4871_1
.sym 79468 $abc$35683$n3812
.sym 79472 $abc$35683$n2931
.sym 79476 $abc$35683$n2923
.sym 79477 $abc$35683$n2891
.sym 79478 $abc$35683$n3806_1
.sym 79481 user_btn1
.sym 79487 array_muxed1[12]
.sym 79488 $abc$35683$n5247_1
.sym 79491 array_muxed0[10]
.sym 79506 interface1_bank_bus_dat_r[1]
.sym 79509 basesoc_uart_phy_rx
.sym 79512 $abc$35683$n5246_1
.sym 79514 $abc$35683$n5247_1
.sym 79520 $abc$35683$n3297
.sym 79522 $abc$35683$n3200
.sym 79525 eventmanager_status_w[1]
.sym 79527 interface0_bank_bus_dat_r[1]
.sym 79528 $abc$35683$n4928_1
.sym 79548 $abc$35683$n5247_1
.sym 79549 interface1_bank_bus_dat_r[1]
.sym 79550 interface0_bank_bus_dat_r[1]
.sym 79551 $abc$35683$n5246_1
.sym 79566 $abc$35683$n3200
.sym 79567 eventmanager_status_w[1]
.sym 79568 $abc$35683$n4928_1
.sym 79569 $abc$35683$n3297
.sym 79574 basesoc_uart_phy_rx
.sym 79577 clk12_$glb_clk
.sym 79578 sys_rst_$glb_sr
.sym 79580 eventsourceprocess0_old_trigger
.sym 79582 interface2_bank_bus_dat_r[0]
.sym 79583 interface2_bank_bus_dat_r[2]
.sym 79585 basesoc_adr[9]
.sym 79586 basesoc_adr[10]
.sym 79589 basesoc_dat_w[5]
.sym 79594 array_muxed1[4]
.sym 79599 sys_rst
.sym 79600 $abc$35683$n5246_1
.sym 79602 basesoc_dat_w[1]
.sym 79603 basesoc_picorv323[13]
.sym 79604 basesoc_uart_phy_rx_busy
.sym 79606 $abc$35683$n3297
.sym 79607 basesoc_dat_w[1]
.sym 79608 basesoc_dat_w[2]
.sym 79609 $abc$35683$n3096
.sym 79610 eventmanager_pending_w[0]
.sym 79611 $abc$35683$n3194
.sym 79614 $abc$35683$n3334
.sym 79622 $abc$35683$n3182
.sym 79626 $abc$35683$n3181
.sym 79630 $abc$35683$n3182
.sym 79631 picorv32.mem_state[0]
.sym 79632 picorv32.mem_state[1]
.sym 79633 $abc$35683$n2976
.sym 79635 $abc$35683$n3185
.sym 79639 picorv32.mem_do_rinst
.sym 79640 picorv32.mem_state[1]
.sym 79643 $abc$35683$n2898_1
.sym 79646 $abc$35683$n3184
.sym 79647 $abc$35683$n2980
.sym 79648 picorv32.mem_do_wdata
.sym 79651 $abc$35683$n5440
.sym 79653 picorv32.mem_state[0]
.sym 79654 picorv32.mem_state[1]
.sym 79665 picorv32.mem_state[0]
.sym 79666 $abc$35683$n2898_1
.sym 79667 picorv32.mem_state[1]
.sym 79668 picorv32.mem_do_rinst
.sym 79671 picorv32.mem_do_wdata
.sym 79672 $abc$35683$n3181
.sym 79673 $abc$35683$n3182
.sym 79674 $abc$35683$n5440
.sym 79677 $abc$35683$n3185
.sym 79678 $abc$35683$n3184
.sym 79679 $abc$35683$n3182
.sym 79680 $abc$35683$n2898_1
.sym 79683 picorv32.mem_state[1]
.sym 79684 picorv32.mem_state[0]
.sym 79695 picorv32.mem_do_rinst
.sym 79696 picorv32.mem_state[0]
.sym 79697 $abc$35683$n2898_1
.sym 79698 picorv32.mem_state[1]
.sym 79699 $abc$35683$n2980
.sym 79700 clk12_$glb_clk
.sym 79701 $abc$35683$n2976
.sym 79702 $abc$35683$n2874
.sym 79703 array_muxed1[6]
.sym 79704 $abc$35683$n3194
.sym 79705 array_muxed1[12]
.sym 79706 $abc$35683$n3252
.sym 79707 $abc$35683$n3225
.sym 79708 array_muxed1[13]
.sym 79709 $abc$35683$n3195
.sym 79718 $abc$35683$n3182
.sym 79726 basesoc_dat_w[7]
.sym 79727 $abc$35683$n5253_1
.sym 79728 eventmanager_pending_w[1]
.sym 79729 $abc$35683$n3225
.sym 79731 basesoc_dat_w[4]
.sym 79732 $abc$35683$n3297
.sym 79733 $PACKER_GND_NET
.sym 79734 $abc$35683$n5243_1
.sym 79735 interface1_bank_bus_dat_r[3]
.sym 79743 $abc$35683$n5253_1
.sym 79745 $abc$35683$n3212
.sym 79746 interface1_bank_bus_dat_r[3]
.sym 79748 $abc$35683$n5252_1
.sym 79749 basesoc_uart_phy_rx_r
.sym 79750 basesoc_adr[11]
.sym 79751 $abc$35683$n3215
.sym 79752 interface0_bank_bus_dat_r[3]
.sym 79756 basesoc_adr[12]
.sym 79757 array_muxed1[7]
.sym 79760 $abc$35683$n5062_1
.sym 79762 array_muxed0[11]
.sym 79764 basesoc_uart_phy_uart_clk_rxen
.sym 79765 basesoc_uart_phy_rx
.sym 79767 $abc$35683$n2874
.sym 79772 array_muxed0[12]
.sym 79773 basesoc_uart_phy_rx_busy
.sym 79776 interface0_bank_bus_dat_r[3]
.sym 79777 $abc$35683$n5252_1
.sym 79778 $abc$35683$n5253_1
.sym 79779 interface1_bank_bus_dat_r[3]
.sym 79782 $abc$35683$n3215
.sym 79783 $abc$35683$n3212
.sym 79784 basesoc_uart_phy_uart_clk_rxen
.sym 79785 basesoc_uart_phy_rx
.sym 79788 basesoc_uart_phy_rx_r
.sym 79789 basesoc_uart_phy_rx_busy
.sym 79790 basesoc_uart_phy_rx
.sym 79791 basesoc_uart_phy_uart_clk_rxen
.sym 79794 $abc$35683$n2874
.sym 79795 basesoc_adr[12]
.sym 79796 basesoc_adr[11]
.sym 79801 array_muxed1[7]
.sym 79807 array_muxed0[12]
.sym 79812 basesoc_uart_phy_rx
.sym 79813 $abc$35683$n5062_1
.sym 79814 basesoc_uart_phy_rx_r
.sym 79815 basesoc_uart_phy_rx_busy
.sym 79818 array_muxed0[11]
.sym 79823 clk12_$glb_clk
.sym 79824 sys_rst_$glb_sr
.sym 79826 $abc$35683$n3297
.sym 79827 $abc$35683$n3251
.sym 79828 $abc$35683$n5241_1
.sym 79829 $abc$35683$n4925_1
.sym 79830 $abc$35683$n3334
.sym 79831 interface0_bank_bus_dat_r[0]
.sym 79832 basesoc_adr[13]
.sym 79836 $abc$35683$n2928
.sym 79837 $PACKER_VCC_NET
.sym 79838 interface0_bank_bus_dat_r[3]
.sym 79839 $PACKER_VCC_NET
.sym 79843 $abc$35683$n3217
.sym 79844 array_muxed1[15]
.sym 79845 $abc$35683$n2983
.sym 79847 $abc$35683$n3215
.sym 79848 $abc$35683$n3194
.sym 79849 basesoc_ctrl_storage[7]
.sym 79852 array_muxed0[13]
.sym 79854 basesoc_ctrl_reset_reset_r
.sym 79856 $abc$35683$n3090
.sym 79857 csrbank2_bitbang0_w[1]
.sym 79858 $abc$35683$n3254
.sym 79859 basesoc_bus_wishbone_dat_r[2]
.sym 79860 $abc$35683$n3297
.sym 79866 $abc$35683$n2874
.sym 79870 basesoc_dat_w[7]
.sym 79873 basesoc_adr[11]
.sym 79879 basesoc_adr[12]
.sym 79893 $abc$35683$n3096
.sym 79906 $abc$35683$n2874
.sym 79907 basesoc_adr[11]
.sym 79908 basesoc_adr[12]
.sym 79930 basesoc_dat_w[7]
.sym 79945 $abc$35683$n3096
.sym 79946 clk12_$glb_clk
.sym 79947 sys_rst_$glb_sr
.sym 79948 $abc$35683$n4923
.sym 79949 $abc$35683$n4878
.sym 79950 interface1_bank_bus_dat_r[2]
.sym 79951 basesoc_bus_wishbone_dat_r[2]
.sym 79952 interface1_bank_bus_dat_r[3]
.sym 79953 interface1_bank_bus_dat_r[7]
.sym 79954 $abc$35683$n4879
.sym 79955 $abc$35683$n4899
.sym 79964 $abc$35683$n2873_1
.sym 79966 $abc$35683$n4926
.sym 79972 $abc$35683$n3251
.sym 79973 basesoc_ctrl_storage[2]
.sym 79974 $abc$35683$n3260
.sym 79975 $abc$35683$n5249_1
.sym 79976 $abc$35683$n3257
.sym 79977 $abc$35683$n4895_1
.sym 79978 array_muxed0[10]
.sym 79979 $abc$35683$n2767
.sym 79980 $abc$35683$n5247_1
.sym 79981 user_btn1
.sym 79983 array_muxed1[5]
.sym 79990 basesoc_we
.sym 79991 $abc$35683$n3090
.sym 79993 basesoc_uart_phy_rx_busy
.sym 79994 $abc$35683$n3212
.sym 79995 sys_rst
.sym 79997 basesoc_uart_phy_uart_clk_rxen
.sym 79998 $abc$35683$n2873_1
.sym 80000 basesoc_uart_phy_rx
.sym 80001 basesoc_dat_w[3]
.sym 80002 $abc$35683$n3257
.sym 80004 $abc$35683$n3215
.sym 80009 basesoc_ctrl_storage[7]
.sym 80013 basesoc_ctrl_storage[23]
.sym 80019 $abc$35683$n3274
.sym 80022 $abc$35683$n3257
.sym 80023 basesoc_ctrl_storage[23]
.sym 80024 basesoc_ctrl_storage[7]
.sym 80025 $abc$35683$n3274
.sym 80028 $abc$35683$n3274
.sym 80029 sys_rst
.sym 80030 basesoc_we
.sym 80031 $abc$35683$n2873_1
.sym 80034 $abc$35683$n3215
.sym 80035 $abc$35683$n3212
.sym 80042 basesoc_dat_w[3]
.sym 80043 sys_rst
.sym 80058 basesoc_uart_phy_rx
.sym 80059 $abc$35683$n3212
.sym 80060 basesoc_uart_phy_rx_busy
.sym 80061 basesoc_uart_phy_uart_clk_rxen
.sym 80068 $abc$35683$n3090
.sym 80069 clk12_$glb_clk
.sym 80071 $abc$35683$n3306
.sym 80073 $abc$35683$n4893
.sym 80074 basesoc_ctrl_storage[19]
.sym 80075 $abc$35683$n4897
.sym 80077 $abc$35683$n3096
.sym 80084 $abc$35683$n4889_1
.sym 80086 basesoc_ctrl_storage[8]
.sym 80091 sys_rst
.sym 80092 $abc$35683$n2873_1
.sym 80093 basesoc_dat_w[2]
.sym 80094 basesoc_ctrl_bus_errors[31]
.sym 80095 $abc$35683$n2707
.sym 80096 basesoc_dat_w[2]
.sym 80098 $abc$35683$n3268
.sym 80099 $abc$35683$n4880_1
.sym 80100 $abc$35683$n3096
.sym 80101 $abc$35683$n2707
.sym 80102 basesoc_ctrl_bus_errors[26]
.sym 80103 $abc$35683$n3194
.sym 80104 basesoc_dat_w[1]
.sym 80105 basesoc_ctrl_storage[26]
.sym 80113 basesoc_uart_phy_rx_busy
.sym 80118 $abc$35683$n2872
.sym 80119 array_muxed1[3]
.sym 80122 $abc$35683$n3214
.sym 80127 $abc$35683$n5765
.sym 80128 basesoc_uart_phy_uart_clk_rxen
.sym 80130 $abc$35683$n3297
.sym 80139 sys_rst
.sym 80142 csrbank0_leds_out0_w[3]
.sym 80143 array_muxed1[5]
.sym 80146 basesoc_uart_phy_rx_busy
.sym 80147 $abc$35683$n5765
.sym 80151 $abc$35683$n3214
.sym 80152 sys_rst
.sym 80153 basesoc_uart_phy_rx_busy
.sym 80154 basesoc_uart_phy_uart_clk_rxen
.sym 80172 array_muxed1[3]
.sym 80181 $abc$35683$n2872
.sym 80182 csrbank0_leds_out0_w[3]
.sym 80183 $abc$35683$n3297
.sym 80190 array_muxed1[5]
.sym 80192 clk12_$glb_clk
.sym 80193 sys_rst_$glb_sr
.sym 80194 $abc$35683$n4880_1
.sym 80196 $abc$35683$n4895_1
.sym 80197 $abc$35683$n226
.sym 80198 $abc$35683$n4892_1
.sym 80199 $abc$35683$n4896
.sym 80200 $abc$35683$n4898_1
.sym 80206 basesoc_ctrl_bus_errors[28]
.sym 80207 $abc$35683$n3096
.sym 80208 $abc$35683$n2873_1
.sym 80209 $abc$35683$n13
.sym 80213 basesoc_dat_w[7]
.sym 80214 $abc$35683$n2872
.sym 80215 array_muxed1[3]
.sym 80216 basesoc_dat_w[3]
.sym 80218 basesoc_dat_w[7]
.sym 80219 basesoc_dat_w[4]
.sym 80221 $abc$35683$n3225
.sym 80222 basesoc_dat_w[6]
.sym 80223 basesoc_dat_w[3]
.sym 80224 basesoc_dat_w[4]
.sym 80225 $abc$35683$n5243_1
.sym 80226 $abc$35683$n5253_1
.sym 80227 $abc$35683$n3260
.sym 80228 eventmanager_pending_w[1]
.sym 80229 basesoc_dat_w[5]
.sym 80247 basesoc_we
.sym 80250 $abc$35683$n2873_1
.sym 80253 $abc$35683$n2758
.sym 80257 sys_rst
.sym 80261 $abc$35683$n3257
.sym 80265 basesoc_uart_phy_rx_reg[1]
.sym 80292 sys_rst
.sym 80293 $abc$35683$n3257
.sym 80294 $abc$35683$n2873_1
.sym 80295 basesoc_we
.sym 80305 basesoc_uart_phy_rx_reg[1]
.sym 80314 $abc$35683$n2758
.sym 80315 clk12_$glb_clk
.sym 80316 sys_rst_$glb_sr
.sym 80317 basesoc_ctrl_storage[22]
.sym 80323 $abc$35683$n2709
.sym 80324 basesoc_ctrl_storage[17]
.sym 80328 basesoc_dat_w[2]
.sym 80329 basesoc_ctrl_bus_errors[16]
.sym 80334 $abc$35683$n3108
.sym 80339 $abc$35683$n7
.sym 80341 csrbank2_bitbang0_w[1]
.sym 80342 basesoc_ctrl_reset_reset_r
.sym 80343 $abc$35683$n226
.sym 80344 basesoc_uart_phy_storage[2]
.sym 80345 $abc$35683$n3254
.sym 80346 $abc$35683$n3094
.sym 80347 $abc$35683$n3196
.sym 80348 $abc$35683$n3297
.sym 80349 $abc$35683$n2707
.sym 80351 adr[0]
.sym 80352 $abc$35683$n3094
.sym 80360 $abc$35683$n2928
.sym 80362 csrbank0_leds_out0_w[0]
.sym 80365 basesoc_dat_w[1]
.sym 80366 basesoc_ctrl_reset_reset_r
.sym 80367 basesoc_we
.sym 80369 csrbank0_leds_out0_w[1]
.sym 80370 csrbank0_buttons_ev_enable0_w[1]
.sym 80372 csrbank0_buttons_ev_enable0_w[0]
.sym 80375 $abc$35683$n3194
.sym 80382 adr[1]
.sym 80383 sys_rst
.sym 80384 $abc$35683$n3196
.sym 80385 adr[0]
.sym 80387 $abc$35683$n4929
.sym 80388 eventmanager_pending_w[1]
.sym 80391 sys_rst
.sym 80392 $abc$35683$n3194
.sym 80393 basesoc_we
.sym 80394 $abc$35683$n3196
.sym 80403 adr[0]
.sym 80404 csrbank0_buttons_ev_enable0_w[0]
.sym 80405 csrbank0_leds_out0_w[0]
.sym 80406 adr[1]
.sym 80416 basesoc_dat_w[1]
.sym 80421 eventmanager_pending_w[1]
.sym 80422 csrbank0_leds_out0_w[1]
.sym 80423 adr[1]
.sym 80424 adr[0]
.sym 80430 basesoc_ctrl_reset_reset_r
.sym 80433 $abc$35683$n3196
.sym 80434 $abc$35683$n4929
.sym 80435 csrbank0_buttons_ev_enable0_w[1]
.sym 80437 $abc$35683$n2928
.sym 80438 clk12_$glb_clk
.sym 80439 sys_rst_$glb_sr
.sym 80440 adr[1]
.sym 80441 $abc$35683$n2870
.sym 80442 $abc$35683$n3276
.sym 80443 adr[0]
.sym 80444 $abc$35683$n3260
.sym 80445 interface2_bank_bus_dat_r[1]
.sym 80446 $abc$35683$n3265
.sym 80447 interface0_bank_bus_dat_r[2]
.sym 80451 picorv32.mem_do_rdata
.sym 80456 $abc$35683$n2928
.sym 80462 array_muxed0[4]
.sym 80463 basesoc_ctrl_bus_errors[14]
.sym 80464 $abc$35683$n5247_1
.sym 80465 $abc$35683$n3260
.sym 80466 basesoc_uart_phy_storage[5]
.sym 80468 $abc$35683$n3257
.sym 80469 $abc$35683$n3251
.sym 80471 $abc$35683$n226
.sym 80472 $abc$35683$n2709
.sym 80473 adr[1]
.sym 80474 $abc$35683$n2871_1
.sym 80475 $abc$35683$n2870
.sym 80481 sys_rst
.sym 80484 $abc$35683$n2872
.sym 80489 sys_rst
.sym 80492 $abc$35683$n2707
.sym 80493 basesoc_we
.sym 80494 basesoc_dat_w[6]
.sym 80496 basesoc_dat_w[4]
.sym 80499 basesoc_dat_w[5]
.sym 80503 $abc$35683$n226
.sym 80507 $abc$35683$n3196
.sym 80508 $abc$35683$n3297
.sym 80514 $abc$35683$n3297
.sym 80515 basesoc_we
.sym 80516 sys_rst
.sym 80517 $abc$35683$n2872
.sym 80526 basesoc_dat_w[4]
.sym 80533 basesoc_dat_w[6]
.sym 80534 sys_rst
.sym 80547 basesoc_dat_w[5]
.sym 80550 sys_rst
.sym 80551 basesoc_we
.sym 80552 $abc$35683$n3297
.sym 80553 $abc$35683$n3196
.sym 80559 $abc$35683$n226
.sym 80560 $abc$35683$n2707
.sym 80561 clk12_$glb_clk
.sym 80562 sys_rst_$glb_sr
.sym 80563 $abc$35683$n3257
.sym 80564 $abc$35683$n112
.sym 80565 $abc$35683$n4931_1
.sym 80566 $abc$35683$n2871_1
.sym 80567 $abc$35683$n108
.sym 80568 $abc$35683$n110
.sym 80569 $abc$35683$n5247_1
.sym 80570 $abc$35683$n3268
.sym 80575 sys_rst
.sym 80578 $abc$35683$n2707
.sym 80581 adr[2]
.sym 80582 sys_rst
.sym 80583 $abc$35683$n3094
.sym 80586 $abc$35683$n2873_1
.sym 80587 $abc$35683$n5260
.sym 80588 $abc$35683$n3194
.sym 80589 adr[0]
.sym 80590 eventmanager_status_w[2]
.sym 80591 basesoc_uart_phy_rx_reg[4]
.sym 80592 csrbank0_leds_out0_w[2]
.sym 80593 basesoc_uart_phy_storage[18]
.sym 80594 $abc$35683$n3268
.sym 80595 array_muxed0[0]
.sym 80596 basesoc_dat_w[2]
.sym 80598 basesoc_dat_w[4]
.sym 80604 adr[1]
.sym 80607 adr[0]
.sym 80608 csrbank0_leds_out0_w[2]
.sym 80609 $abc$35683$n98
.sym 80612 adr[1]
.sym 80617 basesoc_uart_phy_storage[5]
.sym 80619 basesoc_dat_w[2]
.sym 80623 csrbank0_buttons_ev_enable0_w[2]
.sym 80629 $abc$35683$n112
.sym 80631 $abc$35683$n2928
.sym 80633 $abc$35683$n110
.sym 80637 $abc$35683$n112
.sym 80649 $abc$35683$n110
.sym 80650 adr[1]
.sym 80651 basesoc_uart_phy_storage[5]
.sym 80652 adr[0]
.sym 80656 basesoc_dat_w[2]
.sym 80667 adr[0]
.sym 80668 adr[1]
.sym 80669 $abc$35683$n98
.sym 80670 $abc$35683$n112
.sym 80673 csrbank0_leds_out0_w[2]
.sym 80674 adr[0]
.sym 80675 adr[1]
.sym 80676 csrbank0_buttons_ev_enable0_w[2]
.sym 80682 $abc$35683$n110
.sym 80683 $abc$35683$n2928
.sym 80684 clk12_$glb_clk
.sym 80685 sys_rst_$glb_sr
.sym 80686 $abc$35683$n5250_1
.sym 80687 basesoc_uart_phy_storage[18]
.sym 80688 interface5_bank_bus_dat_r[2]
.sym 80690 interface4_bank_bus_dat_r[2]
.sym 80691 $abc$35683$n4755
.sym 80692 $abc$35683$n5260
.sym 80693 interface4_bank_bus_dat_r[6]
.sym 80697 basesoc_dat_w[3]
.sym 80703 $abc$35683$n3268
.sym 80705 $abc$35683$n3257
.sym 80706 $abc$35683$n2872
.sym 80708 $abc$35683$n3271
.sym 80710 $abc$35683$n5253_1
.sym 80711 adr[1]
.sym 80712 $abc$35683$n2848
.sym 80713 $abc$35683$n3225
.sym 80714 basesoc_dat_w[6]
.sym 80715 basesoc_uart_phy_rx_reg[2]
.sym 80716 basesoc_dat_w[3]
.sym 80717 $abc$35683$n5243_1
.sym 80718 basesoc_dat_w[7]
.sym 80719 basesoc_dat_w[4]
.sym 80720 $abc$35683$n4765_1
.sym 80721 basesoc_dat_w[5]
.sym 80727 $abc$35683$n4765_1
.sym 80729 $abc$35683$n4764
.sym 80730 $abc$35683$n2871_1
.sym 80731 interface4_bank_bus_dat_r[5]
.sym 80733 basesoc_we
.sym 80734 interface3_bank_bus_dat_r[5]
.sym 80736 basesoc_uart_rx_fifo_fifo_out_payload_data[7]
.sym 80737 $abc$35683$n3225
.sym 80739 interface1_bank_bus_dat_r[5]
.sym 80740 $abc$35683$n4767
.sym 80741 $abc$35683$n3194
.sym 80742 interface5_bank_bus_dat_r[7]
.sym 80743 basesoc_uart_rx_fifo_fifo_out_payload_data[5]
.sym 80745 basesoc_uart_rx_fifo_fifo_out_payload_data[4]
.sym 80746 interface1_bank_bus_dat_r[7]
.sym 80749 interface5_bank_bus_dat_r[5]
.sym 80751 sys_rst
.sym 80752 $abc$35683$n3200
.sym 80754 interface4_bank_bus_dat_r[7]
.sym 80755 interface3_bank_bus_dat_r[7]
.sym 80757 $abc$35683$n4768_1
.sym 80760 interface5_bank_bus_dat_r[7]
.sym 80761 interface3_bank_bus_dat_r[7]
.sym 80762 interface4_bank_bus_dat_r[7]
.sym 80763 interface1_bank_bus_dat_r[7]
.sym 80766 $abc$35683$n3194
.sym 80767 $abc$35683$n3200
.sym 80768 sys_rst
.sym 80769 basesoc_we
.sym 80773 $abc$35683$n4768_1
.sym 80774 $abc$35683$n4767
.sym 80775 $abc$35683$n3194
.sym 80778 $abc$35683$n2871_1
.sym 80779 basesoc_uart_rx_fifo_fifo_out_payload_data[7]
.sym 80780 $abc$35683$n3225
.sym 80785 $abc$35683$n3225
.sym 80786 basesoc_uart_rx_fifo_fifo_out_payload_data[5]
.sym 80787 $abc$35683$n2871_1
.sym 80790 $abc$35683$n2871_1
.sym 80792 $abc$35683$n3225
.sym 80793 basesoc_uart_rx_fifo_fifo_out_payload_data[4]
.sym 80796 $abc$35683$n4765_1
.sym 80797 $abc$35683$n3194
.sym 80798 $abc$35683$n4764
.sym 80802 interface3_bank_bus_dat_r[5]
.sym 80803 interface4_bank_bus_dat_r[5]
.sym 80804 interface1_bank_bus_dat_r[5]
.sym 80805 interface5_bank_bus_dat_r[5]
.sym 80807 clk12_$glb_clk
.sym 80808 sys_rst_$glb_sr
.sym 80809 $abc$35683$n3224
.sym 80811 $abc$35683$n4756_1
.sym 80812 $abc$35683$n106
.sym 80814 $abc$35683$n114
.sym 80815 $abc$35683$n5253_1
.sym 80816 $abc$35683$n1
.sym 80829 basesoc_uart_rx_fifo_fifo_out_payload_data[6]
.sym 80830 basesoc_uart_phy_storage[18]
.sym 80832 basesoc_uart_rx_fifo_fifo_out_payload_data[7]
.sym 80834 $abc$35683$n3254
.sym 80836 interface3_bank_bus_dat_r[1]
.sym 80837 $abc$35683$n2707
.sym 80838 basesoc_uart_rx_fifo_fifo_out_payload_data[1]
.sym 80839 adr[0]
.sym 80840 basesoc_uart_rx_fifo_readable
.sym 80842 basesoc_uart_rx_fifo_fifo_out_payload_data[2]
.sym 80843 adr[0]
.sym 80844 interface3_bank_bus_dat_r[2]
.sym 80850 interface5_bank_bus_dat_r[4]
.sym 80855 interface4_bank_bus_dat_r[4]
.sym 80859 basesoc_uart_phy_storage[4]
.sym 80861 adr[0]
.sym 80863 basesoc_uart_phy_rx_reg[4]
.sym 80866 basesoc_uart_phy_rx_reg[7]
.sym 80867 basesoc_uart_phy_rx_reg[3]
.sym 80869 $abc$35683$n106
.sym 80871 $abc$35683$n114
.sym 80872 interface3_bank_bus_dat_r[4]
.sym 80875 basesoc_uart_phy_rx_reg[2]
.sym 80877 $abc$35683$n2758
.sym 80880 adr[1]
.sym 80886 $abc$35683$n106
.sym 80892 basesoc_uart_phy_rx_reg[4]
.sym 80895 interface5_bank_bus_dat_r[4]
.sym 80896 interface4_bank_bus_dat_r[4]
.sym 80897 interface3_bank_bus_dat_r[4]
.sym 80902 basesoc_uart_phy_rx_reg[2]
.sym 80909 basesoc_uart_phy_rx_reg[7]
.sym 80915 basesoc_uart_phy_rx_reg[3]
.sym 80925 $abc$35683$n114
.sym 80926 adr[0]
.sym 80927 adr[1]
.sym 80928 basesoc_uart_phy_storage[4]
.sym 80929 $abc$35683$n2758
.sym 80930 clk12_$glb_clk
.sym 80931 sys_rst_$glb_sr
.sym 80932 $abc$35683$n4749
.sym 80933 interface4_bank_bus_dat_r[3]
.sym 80934 interface4_bank_bus_dat_r[1]
.sym 80935 $abc$35683$n5243_1
.sym 80936 interface5_bank_bus_dat_r[0]
.sym 80937 $abc$35683$n5479
.sym 80938 $abc$35683$n4780_1
.sym 80939 interface4_bank_bus_dat_r[0]
.sym 80946 csrbank0_leds_out0_w[3]
.sym 80953 $abc$35683$n2711
.sym 80954 interface5_bank_bus_dat_r[4]
.sym 80956 $PACKER_VCC_NET
.sym 80958 $abc$35683$n3260
.sym 80959 $abc$35683$n2871_1
.sym 80960 $abc$35683$n2709
.sym 80961 $abc$35683$n3251
.sym 80962 $abc$35683$n3251
.sym 80965 basesoc_uart_phy_storage[26]
.sym 80966 adr[1]
.sym 80967 $abc$35683$n2870
.sym 80974 $PACKER_VCC_NET
.sym 80975 basesoc_uart_phy_storage[24]
.sym 80977 adr[2]
.sym 80981 adr[1]
.sym 80984 $abc$35683$n2848
.sym 80985 sys_rst
.sym 80986 basesoc_uart_rx_fifo_produce[0]
.sym 80987 basesoc_uart_rx_fifo_wrport_we
.sym 80991 basesoc_uart_rx_fifo_produce[2]
.sym 80992 basesoc_uart_rx_fifo_produce[3]
.sym 80995 $abc$35683$n100
.sym 80996 basesoc_uart_rx_fifo_fifo_out_payload_data[0]
.sym 80999 adr[0]
.sym 81000 basesoc_uart_rx_fifo_readable
.sym 81003 basesoc_uart_rx_fifo_produce[1]
.sym 81005 $nextpnr_ICESTORM_LC_17$O
.sym 81008 basesoc_uart_rx_fifo_produce[0]
.sym 81011 $auto$alumacc.cc:474:replace_alu$6002.C[2]
.sym 81014 basesoc_uart_rx_fifo_produce[1]
.sym 81017 $auto$alumacc.cc:474:replace_alu$6002.C[3]
.sym 81020 basesoc_uart_rx_fifo_produce[2]
.sym 81021 $auto$alumacc.cc:474:replace_alu$6002.C[2]
.sym 81024 basesoc_uart_rx_fifo_produce[3]
.sym 81027 $auto$alumacc.cc:474:replace_alu$6002.C[3]
.sym 81030 adr[2]
.sym 81031 basesoc_uart_rx_fifo_fifo_out_payload_data[0]
.sym 81032 basesoc_uart_rx_fifo_readable
.sym 81033 adr[1]
.sym 81037 basesoc_uart_rx_fifo_produce[0]
.sym 81038 $PACKER_VCC_NET
.sym 81043 sys_rst
.sym 81045 basesoc_uart_rx_fifo_wrport_we
.sym 81048 adr[1]
.sym 81049 basesoc_uart_phy_storage[24]
.sym 81050 adr[0]
.sym 81051 $abc$35683$n100
.sym 81052 $abc$35683$n2848
.sym 81053 clk12_$glb_clk
.sym 81054 sys_rst_$glb_sr
.sym 81056 $abc$35683$n2879
.sym 81062 basesoc_timer0_eventmanager_storage
.sym 81065 basesoc_dat_w[5]
.sym 81066 $abc$35683$n2859
.sym 81069 basesoc_uart_eventmanager_pending_w[1]
.sym 81073 sys_rst
.sym 81079 basesoc_uart_eventmanager_status_w[0]
.sym 81081 $abc$35683$n100
.sym 81082 interface3_bank_bus_dat_r[3]
.sym 81086 $abc$35683$n3224
.sym 81089 eventmanager_status_w[2]
.sym 81090 basesoc_dat_w[4]
.sym 81101 basesoc_uart_tx_fifo_level0[0]
.sym 81108 basesoc_uart_tx_fifo_level0[4]
.sym 81110 basesoc_uart_tx_fifo_level0[2]
.sym 81111 basesoc_uart_tx_fifo_level0[3]
.sym 81113 $abc$35683$n102
.sym 81119 $abc$35683$n100
.sym 81123 $abc$35683$n2808
.sym 81125 basesoc_uart_tx_fifo_level0[1]
.sym 81128 $nextpnr_ICESTORM_LC_18$O
.sym 81130 basesoc_uart_tx_fifo_level0[0]
.sym 81134 $auto$alumacc.cc:474:replace_alu$6005.C[2]
.sym 81136 basesoc_uart_tx_fifo_level0[1]
.sym 81140 $auto$alumacc.cc:474:replace_alu$6005.C[3]
.sym 81142 basesoc_uart_tx_fifo_level0[2]
.sym 81144 $auto$alumacc.cc:474:replace_alu$6005.C[2]
.sym 81146 $auto$alumacc.cc:474:replace_alu$6005.C[4]
.sym 81148 basesoc_uart_tx_fifo_level0[3]
.sym 81150 $auto$alumacc.cc:474:replace_alu$6005.C[3]
.sym 81154 basesoc_uart_tx_fifo_level0[4]
.sym 81156 $auto$alumacc.cc:474:replace_alu$6005.C[4]
.sym 81160 basesoc_uart_tx_fifo_level0[1]
.sym 81166 $abc$35683$n102
.sym 81171 $abc$35683$n100
.sym 81175 $abc$35683$n2808
.sym 81176 clk12_$glb_clk
.sym 81177 sys_rst_$glb_sr
.sym 81178 $abc$35683$n104
.sym 81179 $abc$35683$n102
.sym 81181 basesoc_uart_tx_fifo_wrport_we
.sym 81182 $abc$35683$n5507
.sym 81184 basesoc_uart_eventmanager_status_w[0]
.sym 81185 $abc$35683$n100
.sym 81194 $abc$35683$n3250
.sym 81196 basesoc_uart_tx_fifo_level0[4]
.sym 81197 basesoc_uart_tx_fifo_level0[0]
.sym 81199 basesoc_adr[4]
.sym 81202 basesoc_dat_w[6]
.sym 81203 basesoc_adr[4]
.sym 81204 basesoc_dat_w[3]
.sym 81205 $abc$35683$n2807
.sym 81206 basesoc_dat_w[7]
.sym 81209 basesoc_adr[4]
.sym 81210 basesoc_dat_w[7]
.sym 81211 basesoc_dat_w[4]
.sym 81213 basesoc_dat_w[5]
.sym 81221 $abc$35683$n2807
.sym 81224 basesoc_uart_tx_fifo_level0[1]
.sym 81229 $abc$35683$n6051
.sym 81230 $abc$35683$n6054
.sym 81232 basesoc_uart_tx_fifo_level0[4]
.sym 81234 basesoc_uart_tx_fifo_level0[0]
.sym 81238 $abc$35683$n6053
.sym 81239 $PACKER_VCC_NET
.sym 81245 $abc$35683$n6050
.sym 81246 basesoc_uart_tx_fifo_wrport_we
.sym 81247 $PACKER_VCC_NET
.sym 81249 basesoc_uart_tx_fifo_level0[2]
.sym 81250 basesoc_uart_tx_fifo_level0[3]
.sym 81251 $nextpnr_ICESTORM_LC_4$O
.sym 81254 basesoc_uart_tx_fifo_level0[0]
.sym 81257 $auto$alumacc.cc:474:replace_alu$5927.C[2]
.sym 81259 $PACKER_VCC_NET
.sym 81260 basesoc_uart_tx_fifo_level0[1]
.sym 81263 $auto$alumacc.cc:474:replace_alu$5927.C[3]
.sym 81265 basesoc_uart_tx_fifo_level0[2]
.sym 81266 $PACKER_VCC_NET
.sym 81267 $auto$alumacc.cc:474:replace_alu$5927.C[2]
.sym 81269 $auto$alumacc.cc:474:replace_alu$5927.C[4]
.sym 81271 basesoc_uart_tx_fifo_level0[3]
.sym 81272 $PACKER_VCC_NET
.sym 81273 $auto$alumacc.cc:474:replace_alu$5927.C[3]
.sym 81276 basesoc_uart_tx_fifo_level0[4]
.sym 81278 $PACKER_VCC_NET
.sym 81279 $auto$alumacc.cc:474:replace_alu$5927.C[4]
.sym 81282 basesoc_uart_tx_fifo_level0[1]
.sym 81283 basesoc_uart_tx_fifo_level0[3]
.sym 81284 basesoc_uart_tx_fifo_level0[2]
.sym 81285 basesoc_uart_tx_fifo_level0[0]
.sym 81289 $abc$35683$n6050
.sym 81290 basesoc_uart_tx_fifo_wrport_we
.sym 81291 $abc$35683$n6051
.sym 81294 $abc$35683$n6053
.sym 81295 $abc$35683$n6054
.sym 81297 basesoc_uart_tx_fifo_wrport_we
.sym 81298 $abc$35683$n2807
.sym 81299 clk12_$glb_clk
.sym 81300 sys_rst_$glb_sr
.sym 81301 basesoc_timer0_reload_storage[7]
.sym 81302 $abc$35683$n4808_1
.sym 81303 $abc$35683$n3278
.sym 81305 $abc$35683$n4792_1
.sym 81307 $abc$35683$n2873
.sym 81308 $abc$35683$n3264
.sym 81313 basesoc_timer0_en_storage
.sym 81316 basesoc_uart_tx_fifo_wrport_we
.sym 81321 $abc$35683$n2855
.sym 81326 $abc$35683$n3254
.sym 81327 basesoc_uart_tx_fifo_wrport_we
.sym 81328 basesoc_timer0_reload_storage[12]
.sym 81329 $abc$35683$n3256
.sym 81330 $abc$35683$n2873
.sym 81331 interface3_bank_bus_dat_r[2]
.sym 81332 interface3_bank_bus_dat_r[1]
.sym 81333 $abc$35683$n2867
.sym 81334 basesoc_timer0_reload_storage[8]
.sym 81335 $abc$35683$n3253
.sym 81336 $abc$35683$n4808_1
.sym 81424 $abc$35683$n3256
.sym 81425 basesoc_timer0_value_status[11]
.sym 81426 $abc$35683$n5494
.sym 81427 $abc$35683$n3253
.sym 81428 $abc$35683$n3267
.sym 81429 basesoc_timer0_value_status[31]
.sym 81430 $abc$35683$n4797
.sym 81431 basesoc_timer0_value_status[0]
.sym 81437 $abc$35683$n2873
.sym 81440 $abc$35683$n3273
.sym 81445 $abc$35683$n4808_1
.sym 81447 basesoc_timer0_load_storage[16]
.sym 81449 $abc$35683$n3267
.sym 81450 basesoc_timer0_reload_storage[21]
.sym 81451 basesoc_timer0_load_storage[23]
.sym 81452 $abc$35683$n4792_1
.sym 81453 $abc$35683$n3251
.sym 81455 $abc$35683$n3260
.sym 81456 $abc$35683$n2873
.sym 81457 $abc$35683$n3256
.sym 81458 $abc$35683$n3264
.sym 81459 $abc$35683$n3251
.sym 81470 basesoc_ctrl_reset_reset_r
.sym 81474 basesoc_dat_w[6]
.sym 81476 basesoc_dat_w[3]
.sym 81481 basesoc_dat_w[4]
.sym 81492 $abc$35683$n2865
.sym 81500 basesoc_dat_w[6]
.sym 81513 basesoc_ctrl_reset_reset_r
.sym 81519 basesoc_dat_w[3]
.sym 81543 basesoc_dat_w[4]
.sym 81544 $abc$35683$n2865
.sym 81545 clk12_$glb_clk
.sym 81546 sys_rst_$glb_sr
.sym 81548 $abc$35683$n4868_1
.sym 81549 $abc$35683$n3259
.sym 81550 $abc$35683$n5493
.sym 81551 $abc$35683$n4869_1
.sym 81552 $abc$35683$n3270
.sym 81553 $abc$35683$n3262
.sym 81554 basesoc_timer0_reload_storage[21]
.sym 81561 $abc$35683$n2861
.sym 81562 $abc$35683$n3253
.sym 81563 basesoc_dat_w[2]
.sym 81564 basesoc_timer0_load_storage[8]
.sym 81565 sys_rst
.sym 81566 $abc$35683$n3256
.sym 81571 basesoc_dat_w[4]
.sym 81572 basesoc_timer0_reload_storage[2]
.sym 81574 $abc$35683$n3270
.sym 81575 $abc$35683$n3267
.sym 81576 $abc$35683$n3262
.sym 81578 basesoc_timer0_reload_storage[7]
.sym 81580 eventmanager_status_w[2]
.sym 81581 $abc$35683$n4798_1
.sym 81582 basesoc_timer0_reload_storage[12]
.sym 81590 $abc$35683$n3250
.sym 81596 $abc$35683$n4866_1
.sym 81598 $abc$35683$n4843_1
.sym 81600 $abc$35683$n3267
.sym 81602 $abc$35683$n4840_1
.sym 81605 $abc$35683$n4863_1
.sym 81606 $abc$35683$n4837_1
.sym 81608 $abc$35683$n4869_1
.sym 81609 $abc$35683$n3270
.sym 81613 sys_rst
.sym 81619 $abc$35683$n3251
.sym 81639 $abc$35683$n4866_1
.sym 81640 $abc$35683$n3251
.sym 81641 $abc$35683$n4863_1
.sym 81642 $abc$35683$n4869_1
.sym 81645 $abc$35683$n3250
.sym 81647 sys_rst
.sym 81648 $abc$35683$n3270
.sym 81651 $abc$35683$n4843_1
.sym 81652 $abc$35683$n3251
.sym 81653 $abc$35683$n4840_1
.sym 81654 $abc$35683$n4837_1
.sym 81663 $abc$35683$n3267
.sym 81664 sys_rst
.sym 81666 $abc$35683$n3250
.sym 81668 clk12_$glb_clk
.sym 81669 sys_rst_$glb_sr
.sym 81670 basesoc_timer0_value_status[15]
.sym 81671 $abc$35683$n4863_1
.sym 81672 basesoc_timer0_value_status[16]
.sym 81673 basesoc_timer0_value_status[7]
.sym 81674 basesoc_timer0_value_status[22]
.sym 81675 basesoc_timer0_value_status[4]
.sym 81676 $abc$35683$n4859_1
.sym 81677 $abc$35683$n4864_1
.sym 81683 basesoc_timer0_en_storage
.sym 81684 basesoc_adr[4]
.sym 81689 basesoc_timer0_reload_storage[14]
.sym 81690 basesoc_timer0_load_storage[19]
.sym 81692 basesoc_timer0_en_storage
.sym 81693 $abc$35683$n2855
.sym 81694 basesoc_dat_w[5]
.sym 81695 basesoc_timer0_reload_storage[23]
.sym 81696 basesoc_timer0_reload_storage[24]
.sym 81698 basesoc_timer0_load_storage[17]
.sym 81699 $abc$35683$n2867
.sym 81700 basesoc_timer0_load_storage[26]
.sym 81701 basesoc_timer0_reload_storage[9]
.sym 81702 $abc$35683$n3262
.sym 81703 basesoc_dat_w[7]
.sym 81704 basesoc_timer0_value[15]
.sym 81705 $abc$35683$n2865
.sym 81712 basesoc_dat_w[6]
.sym 81713 $abc$35683$n3259
.sym 81716 $abc$35683$n3270
.sym 81720 $abc$35683$n4868_1
.sym 81722 $abc$35683$n4867_1
.sym 81724 $abc$35683$n3273
.sym 81726 basesoc_ctrl_reset_reset_r
.sym 81727 $abc$35683$n3256
.sym 81729 $abc$35683$n2857
.sym 81730 basesoc_timer0_value_status[7]
.sym 81733 basesoc_timer0_reload_storage[20]
.sym 81734 $abc$35683$n3250
.sym 81739 sys_rst
.sym 81740 basesoc_timer0_value_status[4]
.sym 81741 $abc$35683$n4798_1
.sym 81742 basesoc_dat_w[3]
.sym 81744 $abc$35683$n4867_1
.sym 81745 basesoc_timer0_value_status[7]
.sym 81746 $abc$35683$n4868_1
.sym 81747 $abc$35683$n4798_1
.sym 81751 basesoc_ctrl_reset_reset_r
.sym 81756 basesoc_timer0_reload_storage[20]
.sym 81757 $abc$35683$n4798_1
.sym 81758 basesoc_timer0_value_status[4]
.sym 81759 $abc$35683$n3270
.sym 81762 $abc$35683$n3250
.sym 81764 sys_rst
.sym 81765 $abc$35683$n3273
.sym 81769 basesoc_dat_w[6]
.sym 81774 sys_rst
.sym 81776 $abc$35683$n3250
.sym 81777 $abc$35683$n3256
.sym 81780 $abc$35683$n3259
.sym 81781 sys_rst
.sym 81783 $abc$35683$n3250
.sym 81789 basesoc_dat_w[3]
.sym 81790 $abc$35683$n2857
.sym 81791 clk12_$glb_clk
.sym 81792 sys_rst_$glb_sr
.sym 81793 $abc$35683$n4810_1
.sym 81794 basesoc_timer0_value_status[5]
.sym 81795 basesoc_timer0_value_status[12]
.sym 81796 $abc$35683$n4838
.sym 81797 $abc$35683$n4825_1
.sym 81798 $abc$35683$n4811_1
.sym 81799 $abc$35683$n4812
.sym 81800 $abc$35683$n4865_1
.sym 81804 basesoc_dat_w[2]
.sym 81805 basesoc_timer0_reload_storage[19]
.sym 81806 $abc$35683$n4859_1
.sym 81809 basesoc_timer0_reload_storage[14]
.sym 81813 $abc$35683$n2869
.sym 81815 basesoc_timer0_load_storage[14]
.sym 81816 basesoc_timer0_load_storage[4]
.sym 81817 $abc$35683$n4851_1
.sym 81818 basesoc_timer0_value_status[28]
.sym 81819 interface3_bank_bus_dat_r[1]
.sym 81820 basesoc_timer0_reload_storage[12]
.sym 81821 $abc$35683$n3256
.sym 81822 $abc$35683$n3259
.sym 81823 $abc$35683$n3253
.sym 81826 basesoc_timer0_eventmanager_status_w
.sym 81827 interface3_bank_bus_dat_r[2]
.sym 81828 $abc$35683$n2873
.sym 81835 basesoc_timer0_value_status[12]
.sym 81836 $abc$35683$n2857
.sym 81840 $abc$35683$n4839_1
.sym 81841 $abc$35683$n4808_1
.sym 81842 $abc$35683$n3256
.sym 81843 basesoc_dat_w[4]
.sym 81844 $abc$35683$n3270
.sym 81847 $abc$35683$n3267
.sym 81852 basesoc_timer0_reload_storage[12]
.sym 81853 $abc$35683$n4798_1
.sym 81854 basesoc_dat_w[5]
.sym 81855 basesoc_timer0_load_storage[15]
.sym 81856 basesoc_timer0_reload_storage[15]
.sym 81859 basesoc_timer0_value_status[5]
.sym 81860 basesoc_timer0_load_storage[12]
.sym 81861 $abc$35683$n4838
.sym 81863 basesoc_dat_w[7]
.sym 81865 basesoc_timer0_reload_storage[21]
.sym 81873 basesoc_timer0_value_status[12]
.sym 81874 $abc$35683$n4838
.sym 81875 $abc$35683$n4808_1
.sym 81876 $abc$35683$n4839_1
.sym 81881 basesoc_dat_w[4]
.sym 81885 basesoc_timer0_load_storage[15]
.sym 81886 basesoc_timer0_reload_storage[15]
.sym 81887 $abc$35683$n3256
.sym 81888 $abc$35683$n3267
.sym 81891 basesoc_timer0_reload_storage[21]
.sym 81892 $abc$35683$n4798_1
.sym 81893 basesoc_timer0_value_status[5]
.sym 81894 $abc$35683$n3270
.sym 81898 basesoc_dat_w[7]
.sym 81903 basesoc_timer0_reload_storage[12]
.sym 81904 $abc$35683$n3256
.sym 81905 $abc$35683$n3267
.sym 81906 basesoc_timer0_load_storage[12]
.sym 81910 basesoc_dat_w[5]
.sym 81913 $abc$35683$n2857
.sym 81914 clk12_$glb_clk
.sym 81915 sys_rst_$glb_sr
.sym 81916 $abc$35683$n4816_1
.sym 81917 $abc$35683$n4822_1
.sym 81918 $abc$35683$n5008_1
.sym 81919 interface3_bank_bus_dat_r[2]
.sym 81920 $abc$35683$n5014_1
.sym 81921 basesoc_timer0_value[9]
.sym 81922 basesoc_timer0_value[12]
.sym 81923 interface3_bank_bus_dat_r[1]
.sym 81939 basesoc_timer0_value_status[12]
.sym 81940 $abc$35683$n4792_1
.sym 81941 $abc$35683$n3267
.sym 81942 basesoc_timer0_reload_storage[17]
.sym 81943 $abc$35683$n3264
.sym 81944 basesoc_timer0_load_storage[28]
.sym 81945 $abc$35683$n4819_1
.sym 81946 $abc$35683$n3251
.sym 81947 basesoc_timer0_reload_storage[21]
.sym 81949 $abc$35683$n3267
.sym 81957 $abc$35683$n3267
.sym 81958 basesoc_timer0_load_storage[10]
.sym 81960 $abc$35683$n5919
.sym 81961 basesoc_timer0_en_storage
.sym 81962 $abc$35683$n3256
.sym 81964 basesoc_timer0_load_storage[13]
.sym 81966 $abc$35683$n5904
.sym 81968 $abc$35683$n3256
.sym 81969 $abc$35683$n5020_1
.sym 81970 basesoc_timer0_load_storage[15]
.sym 81971 $abc$35683$n5010_1
.sym 81972 $abc$35683$n5913
.sym 81973 $abc$35683$n3267
.sym 81975 $abc$35683$n5016_1
.sym 81977 basesoc_timer0_reload_storage[15]
.sym 81978 basesoc_timer0_reload_storage[13]
.sym 81980 basesoc_timer0_reload_storage[10]
.sym 81986 basesoc_timer0_eventmanager_status_w
.sym 81988 basesoc_timer0_reload_storage[10]
.sym 81990 $abc$35683$n3256
.sym 81991 basesoc_timer0_reload_storage[13]
.sym 81992 $abc$35683$n3267
.sym 81993 basesoc_timer0_load_storage[13]
.sym 81996 basesoc_timer0_load_storage[10]
.sym 81997 basesoc_timer0_reload_storage[10]
.sym 81998 $abc$35683$n3256
.sym 81999 $abc$35683$n3267
.sym 82002 $abc$35683$n5913
.sym 82004 basesoc_timer0_eventmanager_status_w
.sym 82005 basesoc_timer0_reload_storage[13]
.sym 82008 basesoc_timer0_load_storage[13]
.sym 82009 $abc$35683$n5016_1
.sym 82011 basesoc_timer0_en_storage
.sym 82014 basesoc_timer0_reload_storage[15]
.sym 82016 basesoc_timer0_eventmanager_status_w
.sym 82017 $abc$35683$n5919
.sym 82021 basesoc_timer0_load_storage[15]
.sym 82022 $abc$35683$n5020_1
.sym 82023 basesoc_timer0_en_storage
.sym 82026 $abc$35683$n5904
.sym 82028 basesoc_timer0_eventmanager_status_w
.sym 82029 basesoc_timer0_reload_storage[10]
.sym 82032 $abc$35683$n5010_1
.sym 82033 basesoc_timer0_en_storage
.sym 82034 basesoc_timer0_load_storage[10]
.sym 82037 clk12_$glb_clk
.sym 82038 sys_rst_$glb_sr
.sym 82039 basesoc_timer0_value_status[28]
.sym 82040 $abc$35683$n4842_1
.sym 82041 $abc$35683$n4841_1
.sym 82042 $abc$35683$n4817_1
.sym 82043 basesoc_timer0_value_status[13]
.sym 82044 $abc$35683$n4823_1
.sym 82045 basesoc_timer0_value_status[20]
.sym 82046 basesoc_timer0_value_status[21]
.sym 82051 sys_rst
.sym 82052 $abc$35683$n5904
.sym 82053 basesoc_timer0_value[15]
.sym 82054 $abc$35683$n5919
.sym 82055 $abc$35683$n2857
.sym 82056 basesoc_timer0_load_storage[1]
.sym 82057 basesoc_timer0_load_storage[16]
.sym 82059 basesoc_timer0_value[13]
.sym 82060 $abc$35683$n5913
.sym 82061 basesoc_timer0_reload_storage[9]
.sym 82062 basesoc_timer0_load_storage[10]
.sym 82065 basesoc_timer0_reload_storage[2]
.sym 82067 basesoc_timer0_load_storage[18]
.sym 82068 basesoc_dat_w[4]
.sym 82069 basesoc_timer0_value[9]
.sym 82073 basesoc_timer0_load_storage[20]
.sym 82074 basesoc_timer0_reload_storage[29]
.sym 82080 $abc$35683$n5032_1
.sym 82082 $abc$35683$n5030_1
.sym 82084 $abc$35683$n4846_1
.sym 82085 $abc$35683$n5934
.sym 82086 $abc$35683$n4845_1
.sym 82087 $abc$35683$n5937
.sym 82088 $abc$35683$n4847_1
.sym 82089 $abc$35683$n4851_1
.sym 82090 basesoc_timer0_en_storage
.sym 82092 $abc$35683$n3259
.sym 82093 basesoc_timer0_reload_storage[20]
.sym 82094 basesoc_timer0_eventmanager_status_w
.sym 82095 $abc$35683$n5925
.sym 82096 basesoc_timer0_load_storage[21]
.sym 82098 basesoc_timer0_load_storage[20]
.sym 82102 basesoc_timer0_reload_storage[17]
.sym 82103 basesoc_timer0_load_storage[17]
.sym 82104 $abc$35683$n4848_1
.sym 82105 $abc$35683$n5024_1
.sym 82106 $abc$35683$n3251
.sym 82107 basesoc_timer0_reload_storage[21]
.sym 82114 basesoc_timer0_eventmanager_status_w
.sym 82115 basesoc_timer0_reload_storage[21]
.sym 82116 $abc$35683$n5937
.sym 82119 basesoc_timer0_eventmanager_status_w
.sym 82120 basesoc_timer0_reload_storage[17]
.sym 82122 $abc$35683$n5925
.sym 82126 $abc$35683$n5934
.sym 82127 basesoc_timer0_reload_storage[20]
.sym 82128 basesoc_timer0_eventmanager_status_w
.sym 82132 $abc$35683$n5030_1
.sym 82133 basesoc_timer0_en_storage
.sym 82134 basesoc_timer0_load_storage[20]
.sym 82137 $abc$35683$n5032_1
.sym 82139 basesoc_timer0_load_storage[21]
.sym 82140 basesoc_timer0_en_storage
.sym 82143 basesoc_timer0_load_storage[17]
.sym 82144 $abc$35683$n5024_1
.sym 82145 basesoc_timer0_en_storage
.sym 82149 $abc$35683$n4846_1
.sym 82150 $abc$35683$n3259
.sym 82151 basesoc_timer0_load_storage[21]
.sym 82152 $abc$35683$n4847_1
.sym 82155 $abc$35683$n3251
.sym 82156 $abc$35683$n4845_1
.sym 82157 $abc$35683$n4848_1
.sym 82158 $abc$35683$n4851_1
.sym 82160 clk12_$glb_clk
.sym 82161 sys_rst_$glb_sr
.sym 82162 $abc$35683$n4848_1
.sym 82163 $abc$35683$n4820_1
.sym 82164 $abc$35683$n4819_1
.sym 82165 $abc$35683$n4821
.sym 82166 $abc$35683$n4850_1
.sym 82167 basesoc_timer0_reload_storage[4]
.sym 82168 $abc$35683$n4849_1
.sym 82169 $abc$35683$n5046_1
.sym 82175 $abc$35683$n5928
.sym 82176 basesoc_timer0_value[17]
.sym 82177 basesoc_timer0_reload_storage[1]
.sym 82179 $abc$35683$n2855
.sym 82180 $abc$35683$n4846_1
.sym 82181 $abc$35683$n5934
.sym 82182 basesoc_timer0_value[20]
.sym 82183 $abc$35683$n5937
.sym 82184 basesoc_timer0_value[21]
.sym 82185 $abc$35683$n2859
.sym 82186 basesoc_timer0_value_status[17]
.sym 82187 basesoc_timer0_reload_storage[26]
.sym 82189 basesoc_timer0_load_storage[17]
.sym 82192 basesoc_timer0_reload_storage[24]
.sym 82193 basesoc_timer0_value[17]
.sym 82194 basesoc_timer0_reload_storage[5]
.sym 82195 basesoc_dat_w[7]
.sym 82196 basesoc_timer0_value[10]
.sym 82204 $abc$35683$n4842_1
.sym 82205 $abc$35683$n2869
.sym 82209 $abc$35683$n3273
.sym 82211 basesoc_ctrl_reset_reset_r
.sym 82213 $abc$35683$n4841_1
.sym 82218 basesoc_dat_w[4]
.sym 82223 basesoc_timer0_reload_storage[28]
.sym 82232 basesoc_dat_w[5]
.sym 82236 basesoc_timer0_reload_storage[28]
.sym 82237 $abc$35683$n4842_1
.sym 82238 $abc$35683$n3273
.sym 82239 $abc$35683$n4841_1
.sym 82257 basesoc_dat_w[5]
.sym 82260 basesoc_dat_w[4]
.sym 82280 basesoc_ctrl_reset_reset_r
.sym 82282 $abc$35683$n2869
.sym 82283 clk12_$glb_clk
.sym 82284 sys_rst_$glb_sr
.sym 82285 basesoc_timer0_value_status[26]
.sym 82288 basesoc_timer0_value_status[29]
.sym 82290 basesoc_timer0_value_status[10]
.sym 82291 basesoc_timer0_value_status[17]
.sym 82292 basesoc_timer0_value_status[18]
.sym 82297 $PACKER_VCC_NET
.sym 82306 $PACKER_VCC_NET
.sym 82337 basesoc_dat_w[1]
.sym 82338 basesoc_dat_w[4]
.sym 82344 basesoc_dat_w[5]
.sym 82345 basesoc_ctrl_reset_reset_r
.sym 82349 basesoc_dat_w[2]
.sym 82353 $abc$35683$n2859
.sym 82374 basesoc_dat_w[2]
.sym 82377 basesoc_ctrl_reset_reset_r
.sym 82383 basesoc_dat_w[5]
.sym 82391 basesoc_dat_w[4]
.sym 82404 basesoc_dat_w[1]
.sym 82405 $abc$35683$n2859
.sym 82406 clk12_$glb_clk
.sym 82407 sys_rst_$glb_sr
.sym 82426 basesoc_timer0_load_storage[18]
.sym 82430 basesoc_timer0_load_storage[29]
.sym 82540 basesoc_dat_w[5]
.sym 82548 basesoc_dat_w[2]
.sym 82754 spram_datain10[6]
.sym 82755 spram_datain00[9]
.sym 82756 spram_datain10[9]
.sym 82758 spram_datain00[7]
.sym 82760 spram_datain10[7]
.sym 82761 spram_datain00[6]
.sym 82773 $abc$35683$n3306
.sym 82786 spram_wren0
.sym 82787 spram_datain00[10]
.sym 82788 array_muxed0[4]
.sym 82789 spram_dataout10[13]
.sym 82822 array_muxed1[12]
.sym 82824 array_muxed0[14]
.sym 82842 array_muxed0[14]
.sym 82844 array_muxed1[12]
.sym 82866 array_muxed0[14]
.sym 82868 array_muxed1[12]
.sym 82880 user_btn2
.sym 82892 $abc$35683$n3334
.sym 82896 spram_dataout10[1]
.sym 82897 $abc$35683$n3436
.sym 82898 spram_dataout00[1]
.sym 82899 $abc$35683$n2918
.sym 82900 slave_sel_r[2]
.sym 82901 spram_datain10[6]
.sym 82903 $abc$35683$n2914
.sym 82905 spram_dataout10[10]
.sym 82911 array_muxed0[6]
.sym 82920 spram_datain10[12]
.sym 82926 $abc$35683$n2904
.sym 82930 array_muxed1[9]
.sym 82934 $abc$35683$n2934
.sym 82936 user_btn2
.sym 82939 array_muxed1[6]
.sym 83041 spiflash_cs_n
.sym 83043 csrbank2_bitbang0_w[2]
.sym 83047 csrbank2_bitbang0_w[0]
.sym 83053 spram_datain00[13]
.sym 83055 spram_datain10[3]
.sym 83056 array_muxed0[8]
.sym 83057 spram_datain10[2]
.sym 83059 spram_datain10[13]
.sym 83061 spram_dataout00[13]
.sym 83063 spram_datain00[3]
.sym 83064 array_muxed0[11]
.sym 83066 $abc$35683$n2897
.sym 83072 $abc$35683$n3198
.sym 83082 sys_rst
.sym 83085 basesoc_dat_w[1]
.sym 83087 spiflash_clk1
.sym 83093 $abc$35683$n2904
.sym 83096 $abc$35683$n2903
.sym 83100 csrbank2_bitbang0_w[1]
.sym 83111 csrbank2_bitbang_en0_w
.sym 83113 $abc$35683$n3306
.sym 83140 $abc$35683$n2903
.sym 83146 csrbank2_bitbang0_w[1]
.sym 83147 spiflash_clk1
.sym 83148 csrbank2_bitbang_en0_w
.sym 83151 sys_rst
.sym 83152 $abc$35683$n2903
.sym 83153 $abc$35683$n3306
.sym 83154 basesoc_dat_w[1]
.sym 83161 $abc$35683$n2904
.sym 83162 clk12_$glb_clk
.sym 83163 sys_rst_$glb_sr
.sym 83166 spiflash_mosi
.sym 83169 csrbank2_bitbang_en0_w
.sym 83175 $abc$35683$n5250_1
.sym 83176 array_muxed2[1]
.sym 83177 array_muxed1[1]
.sym 83178 spiflash_clk
.sym 83181 basesoc_dat_w[1]
.sym 83188 csrbank2_bitbang0_w[2]
.sym 83189 $abc$35683$n3200
.sym 83195 basesoc_ctrl_reset_reset_r
.sym 83196 $abc$35683$n3300_1
.sym 83197 array_muxed1[13]
.sym 83207 $abc$35683$n2891
.sym 83213 sys_rst
.sym 83214 $abc$35683$n2890
.sym 83232 basesoc_ctrl_reset_reset_r
.sym 83233 $abc$35683$n3306
.sym 83240 $abc$35683$n2890
.sym 83244 $abc$35683$n3306
.sym 83245 $abc$35683$n2890
.sym 83246 sys_rst
.sym 83247 basesoc_ctrl_reset_reset_r
.sym 83284 $abc$35683$n2891
.sym 83285 clk12_$glb_clk
.sym 83286 sys_rst_$glb_sr
.sym 83287 basesoc_uart_phy_rx_bitcount[1]
.sym 83291 $abc$35683$n2936
.sym 83293 eventmanager_status_w[0]
.sym 83294 $abc$35683$n3304
.sym 83299 eventmanager_pending_w[0]
.sym 83304 spram_wren0
.sym 83310 $PACKER_GND_NET
.sym 83313 $abc$35683$n2776
.sym 83315 array_muxed1[5]
.sym 83316 basesoc_uart_phy_rx_busy
.sym 83317 $abc$35683$n2934
.sym 83320 $abc$35683$n142
.sym 83328 csrbank2_bitbang0_w[1]
.sym 83337 eventsourceprocess0_old_trigger
.sym 83341 csrbank2_bitbang_en0_w
.sym 83342 $abc$35683$n3198
.sym 83344 spiflash_miso
.sym 83346 $abc$35683$n3096
.sym 83349 $abc$35683$n3200
.sym 83352 $abc$35683$n4872
.sym 83355 basesoc_ctrl_reset_reset_r
.sym 83358 eventmanager_status_w[0]
.sym 83361 spiflash_miso
.sym 83362 $abc$35683$n3200
.sym 83369 eventmanager_status_w[0]
.sym 83370 eventsourceprocess0_old_trigger
.sym 83385 basesoc_ctrl_reset_reset_r
.sym 83391 $abc$35683$n3198
.sym 83392 csrbank2_bitbang0_w[1]
.sym 83393 $abc$35683$n4872
.sym 83394 csrbank2_bitbang_en0_w
.sym 83407 $abc$35683$n3096
.sym 83408 clk12_$glb_clk
.sym 83409 sys_rst_$glb_sr
.sym 83412 $abc$35683$n6068
.sym 83413 $abc$35683$n6070
.sym 83414 basesoc_uart_phy_rx_bitcount[2]
.sym 83415 basesoc_uart_phy_rx_bitcount[3]
.sym 83416 waittimer0_count[7]
.sym 83417 $abc$35683$n2776
.sym 83420 interface2_bank_bus_dat_r[0]
.sym 83421 $abc$35683$n3194
.sym 83423 eventmanager_status_w[0]
.sym 83424 array_muxed0[7]
.sym 83426 array_muxed0[3]
.sym 83429 array_muxed0[3]
.sym 83430 array_muxed0[7]
.sym 83431 $PACKER_VCC_NET
.sym 83432 basesoc_ctrl_storage[24]
.sym 83434 user_btn2
.sym 83435 sys_rst
.sym 83436 basesoc_we
.sym 83438 $abc$35683$n2936
.sym 83439 basesoc_we
.sym 83440 basesoc_picorv323[12]
.sym 83441 array_muxed1[6]
.sym 83442 eventmanager_status_w[0]
.sym 83444 $abc$35683$n3334
.sym 83445 basesoc_we
.sym 83456 $abc$35683$n4871_1
.sym 83458 array_muxed0[10]
.sym 83460 csrbank2_bitbang0_w[2]
.sym 83465 eventmanager_status_w[0]
.sym 83470 array_muxed0[9]
.sym 83476 csrbank2_bitbang0_w[0]
.sym 83477 $abc$35683$n3334
.sym 83482 $abc$35683$n2872
.sym 83492 eventmanager_status_w[0]
.sym 83502 $abc$35683$n3334
.sym 83503 csrbank2_bitbang0_w[0]
.sym 83504 $abc$35683$n4871_1
.sym 83505 $abc$35683$n2872
.sym 83508 $abc$35683$n2872
.sym 83510 csrbank2_bitbang0_w[2]
.sym 83511 $abc$35683$n3334
.sym 83521 array_muxed0[9]
.sym 83526 array_muxed0[10]
.sym 83531 clk12_$glb_clk
.sym 83532 sys_rst_$glb_sr
.sym 83533 $abc$35683$n3215
.sym 83535 $abc$35683$n152
.sym 83536 waittimer0_count[10]
.sym 83537 $abc$35683$n142
.sym 83538 $abc$35683$n3212
.sym 83539 $abc$35683$n2780
.sym 83540 $abc$35683$n148
.sym 83544 $abc$35683$n3251
.sym 83554 array_muxed0[8]
.sym 83557 $abc$35683$n3200
.sym 83558 basesoc_dat_w[6]
.sym 83559 $abc$35683$n3198
.sym 83561 $abc$35683$n3260
.sym 83562 interface2_bank_bus_dat_r[2]
.sym 83566 interface1_bank_bus_dat_r[4]
.sym 83567 array_muxed1[6]
.sym 83568 $abc$35683$n2872
.sym 83578 basesoc_picorv323[13]
.sym 83580 basesoc_adr[9]
.sym 83581 basesoc_adr[13]
.sym 83585 $abc$35683$n2983
.sym 83587 basesoc_adr[12]
.sym 83588 basesoc_adr[9]
.sym 83589 basesoc_adr[10]
.sym 83593 basesoc_adr[11]
.sym 83596 basesoc_picorv323[6]
.sym 83597 $abc$35683$n3195
.sym 83600 basesoc_picorv323[12]
.sym 83605 $abc$35683$n3195
.sym 83608 basesoc_adr[13]
.sym 83609 basesoc_adr[10]
.sym 83610 basesoc_adr[9]
.sym 83616 basesoc_picorv323[6]
.sym 83620 basesoc_adr[9]
.sym 83621 $abc$35683$n3195
.sym 83622 basesoc_adr[13]
.sym 83627 basesoc_picorv323[12]
.sym 83631 basesoc_adr[10]
.sym 83632 basesoc_adr[9]
.sym 83634 basesoc_adr[13]
.sym 83637 basesoc_adr[13]
.sym 83639 $abc$35683$n3195
.sym 83640 basesoc_adr[9]
.sym 83643 basesoc_picorv323[13]
.sym 83650 basesoc_adr[10]
.sym 83651 basesoc_adr[11]
.sym 83652 basesoc_adr[12]
.sym 83653 $abc$35683$n2983
.sym 83654 clk12_$glb_clk
.sym 83657 $abc$35683$n6064
.sym 83663 basesoc_uart_phy_rx_bitcount[0]
.sym 83668 array_muxed0[10]
.sym 83669 basesoc_dat_w[7]
.sym 83675 array_muxed0[5]
.sym 83676 $abc$35683$n2897
.sym 83679 $abc$35683$n152
.sym 83680 basesoc_ctrl_bus_errors[8]
.sym 83681 $abc$35683$n3194
.sym 83683 interface0_bank_bus_dat_r[2]
.sym 83684 basesoc_dat_w[6]
.sym 83685 $abc$35683$n3200
.sym 83686 $abc$35683$n3200
.sym 83687 $abc$35683$n3274
.sym 83688 $abc$35683$n2780
.sym 83689 array_muxed1[13]
.sym 83690 basesoc_ctrl_reset_reset_r
.sym 83697 $abc$35683$n2874
.sym 83698 $abc$35683$n4926
.sym 83701 $abc$35683$n5243_1
.sym 83709 $abc$35683$n3252
.sym 83711 eventmanager_pending_w[0]
.sym 83712 $abc$35683$n3200
.sym 83713 $abc$35683$n5242_1
.sym 83714 eventmanager_status_w[0]
.sym 83718 interface1_bank_bus_dat_r[0]
.sym 83719 $abc$35683$n3198
.sym 83720 basesoc_adr[11]
.sym 83722 $abc$35683$n3297
.sym 83723 array_muxed0[13]
.sym 83725 $abc$35683$n4925_1
.sym 83726 basesoc_adr[12]
.sym 83727 interface0_bank_bus_dat_r[0]
.sym 83728 basesoc_adr[11]
.sym 83736 $abc$35683$n3252
.sym 83737 basesoc_adr[11]
.sym 83739 basesoc_adr[12]
.sym 83742 basesoc_adr[11]
.sym 83744 basesoc_adr[12]
.sym 83745 $abc$35683$n3252
.sym 83748 interface0_bank_bus_dat_r[0]
.sym 83749 $abc$35683$n5242_1
.sym 83750 interface1_bank_bus_dat_r[0]
.sym 83751 $abc$35683$n5243_1
.sym 83755 $abc$35683$n4926
.sym 83756 $abc$35683$n3198
.sym 83757 eventmanager_pending_w[0]
.sym 83761 $abc$35683$n2874
.sym 83762 basesoc_adr[11]
.sym 83763 basesoc_adr[12]
.sym 83766 $abc$35683$n3297
.sym 83767 $abc$35683$n4925_1
.sym 83768 $abc$35683$n3200
.sym 83769 eventmanager_status_w[0]
.sym 83774 array_muxed0[13]
.sym 83777 clk12_$glb_clk
.sym 83778 sys_rst_$glb_sr
.sym 83779 basesoc_dat_w[6]
.sym 83780 $abc$35683$n4904_1
.sym 83781 $abc$35683$n4886_1
.sym 83782 $abc$35683$n4877_1
.sym 83783 interface1_bank_bus_dat_r[4]
.sym 83784 interface1_bank_bus_dat_r[0]
.sym 83785 $abc$35683$n2934
.sym 83786 interface1_bank_bus_dat_r[1]
.sym 83797 $abc$35683$n3251
.sym 83799 basesoc_uart_phy_rx_busy
.sym 83803 $abc$35683$n3271
.sym 83804 $abc$35683$n3251
.sym 83805 interface1_bank_bus_dat_r[7]
.sym 83806 array_muxed1[5]
.sym 83807 basesoc_dat_w[7]
.sym 83808 $abc$35683$n2934
.sym 83810 $abc$35683$n3094
.sym 83811 $abc$35683$n4892_1
.sym 83820 $abc$35683$n4922_1
.sym 83821 $abc$35683$n3271
.sym 83822 $abc$35683$n4892_1
.sym 83823 basesoc_ctrl_bus_errors[3]
.sym 83824 basesoc_ctrl_bus_errors[31]
.sym 83825 $abc$35683$n3254
.sym 83826 basesoc_ctrl_storage[8]
.sym 83827 $abc$35683$n4899
.sym 83828 $abc$35683$n4919_1
.sym 83830 $abc$35683$n4893
.sym 83831 $abc$35683$n118
.sym 83832 $abc$35683$n4889_1
.sym 83833 $abc$35683$n3260
.sym 83834 basesoc_ctrl_storage[24]
.sym 83836 $abc$35683$n4880_1
.sym 83837 basesoc_ctrl_storage[16]
.sym 83838 $abc$35683$n5249_1
.sym 83839 $abc$35683$n3260
.sym 83840 $abc$35683$n5250_1
.sym 83841 basesoc_ctrl_storage[31]
.sym 83842 $abc$35683$n4879
.sym 83843 interface0_bank_bus_dat_r[2]
.sym 83844 $abc$35683$n4923
.sym 83845 $abc$35683$n2873_1
.sym 83846 interface1_bank_bus_dat_r[2]
.sym 83847 $abc$35683$n3274
.sym 83848 $abc$35683$n4895_1
.sym 83849 $abc$35683$n3257
.sym 83850 $abc$35683$n3276
.sym 83853 basesoc_ctrl_bus_errors[31]
.sym 83854 $abc$35683$n3271
.sym 83855 $abc$35683$n3260
.sym 83856 basesoc_ctrl_storage[31]
.sym 83859 $abc$35683$n3260
.sym 83860 $abc$35683$n4879
.sym 83861 basesoc_ctrl_storage[24]
.sym 83862 $abc$35683$n4880_1
.sym 83865 $abc$35683$n4892_1
.sym 83866 $abc$35683$n4889_1
.sym 83867 $abc$35683$n2873_1
.sym 83868 $abc$35683$n4893
.sym 83871 interface0_bank_bus_dat_r[2]
.sym 83872 $abc$35683$n5250_1
.sym 83873 interface1_bank_bus_dat_r[2]
.sym 83874 $abc$35683$n5249_1
.sym 83878 $abc$35683$n4895_1
.sym 83879 $abc$35683$n2873_1
.sym 83880 $abc$35683$n4899
.sym 83883 $abc$35683$n4923
.sym 83884 $abc$35683$n4922_1
.sym 83885 $abc$35683$n4919_1
.sym 83886 $abc$35683$n2873_1
.sym 83889 basesoc_ctrl_storage[8]
.sym 83890 basesoc_ctrl_storage[16]
.sym 83891 $abc$35683$n3257
.sym 83892 $abc$35683$n3254
.sym 83895 $abc$35683$n3276
.sym 83896 $abc$35683$n3274
.sym 83897 basesoc_ctrl_bus_errors[3]
.sym 83898 $abc$35683$n118
.sym 83900 clk12_$glb_clk
.sym 83901 sys_rst_$glb_sr
.sym 83902 $abc$35683$n4917
.sym 83903 $abc$35683$n3092
.sym 83904 $abc$35683$n4905
.sym 83905 $abc$35683$n4887
.sym 83906 $abc$35683$n120
.sym 83907 $abc$35683$n4901_1
.sym 83908 $abc$35683$n4908
.sym 83909 $abc$35683$n4883_1
.sym 83912 $abc$35683$n3268
.sym 83915 basesoc_dat_w[7]
.sym 83916 basesoc_ctrl_bus_errors[12]
.sym 83919 basesoc_ctrl_bus_errors[3]
.sym 83921 basesoc_dat_w[6]
.sym 83922 basesoc_ctrl_storage[24]
.sym 83923 array_muxed0[12]
.sym 83924 $abc$35683$n4919_1
.sym 83925 basesoc_ctrl_bus_errors[0]
.sym 83926 user_btn2
.sym 83927 sys_rst
.sym 83928 basesoc_we
.sym 83929 $abc$35683$n3334
.sym 83930 $abc$35683$n3096
.sym 83931 $abc$35683$n4908
.sym 83932 basesoc_we
.sym 83934 sys_rst
.sym 83935 $abc$35683$n3265
.sym 83936 basesoc_dat_w[4]
.sym 83937 basesoc_ctrl_bus_errors[25]
.sym 83943 sys_rst
.sym 83944 basesoc_ctrl_bus_errors[10]
.sym 83945 $abc$35683$n3297
.sym 83946 basesoc_we
.sym 83947 basesoc_dat_w[3]
.sym 83950 $abc$35683$n2873_1
.sym 83951 $abc$35683$n3257
.sym 83954 basesoc_ctrl_bus_errors[11]
.sym 83956 basesoc_ctrl_storage[2]
.sym 83957 $abc$35683$n3274
.sym 83959 $abc$35683$n3265
.sym 83962 basesoc_ctrl_storage[19]
.sym 83964 $abc$35683$n3198
.sym 83970 $abc$35683$n3094
.sym 83972 $abc$35683$n3260
.sym 83977 basesoc_we
.sym 83978 $abc$35683$n3297
.sym 83979 $abc$35683$n3198
.sym 83988 basesoc_ctrl_storage[2]
.sym 83989 basesoc_ctrl_bus_errors[10]
.sym 83990 $abc$35683$n3265
.sym 83991 $abc$35683$n3274
.sym 83997 basesoc_dat_w[3]
.sym 84000 basesoc_ctrl_bus_errors[11]
.sym 84001 basesoc_ctrl_storage[19]
.sym 84002 $abc$35683$n3265
.sym 84003 $abc$35683$n3257
.sym 84012 $abc$35683$n3260
.sym 84013 basesoc_we
.sym 84014 sys_rst
.sym 84015 $abc$35683$n2873_1
.sym 84022 $abc$35683$n3094
.sym 84023 clk12_$glb_clk
.sym 84024 sys_rst_$glb_sr
.sym 84026 $abc$35683$n11
.sym 84027 basesoc_ctrl_storage[11]
.sym 84030 basesoc_ctrl_storage[13]
.sym 84031 $abc$35683$n4884
.sym 84032 $abc$35683$n4885
.sym 84035 $abc$35683$n2870
.sym 84036 $abc$35683$n3257
.sym 84037 basesoc_ctrl_bus_errors[6]
.sym 84038 basesoc_ctrl_bus_errors[10]
.sym 84042 basesoc_ctrl_bus_errors[11]
.sym 84043 array_muxed0[13]
.sym 84045 $abc$35683$n3090
.sym 84046 basesoc_ctrl_storage[29]
.sym 84049 $abc$35683$n3200
.sym 84050 $abc$35683$n3198
.sym 84052 basesoc_ctrl_storage[13]
.sym 84053 $abc$35683$n3276
.sym 84054 interface2_bank_bus_dat_r[2]
.sym 84055 $abc$35683$n2872
.sym 84056 $abc$35683$n3274
.sym 84057 $abc$35683$n3260
.sym 84058 basesoc_ctrl_bus_errors[5]
.sym 84060 $abc$35683$n11
.sym 84066 basesoc_ctrl_bus_errors[27]
.sym 84068 $abc$35683$n2707
.sym 84069 basesoc_ctrl_bus_errors[26]
.sym 84071 basesoc_ctrl_bus_errors[16]
.sym 84072 basesoc_ctrl_storage[26]
.sym 84075 $abc$35683$n3271
.sym 84077 basesoc_ctrl_bus_errors[19]
.sym 84078 $abc$35683$n4897
.sym 84081 $abc$35683$n3268
.sym 84082 $abc$35683$n3254
.sym 84084 basesoc_ctrl_storage[11]
.sym 84087 $abc$35683$n4896
.sym 84090 $abc$35683$n3260
.sym 84092 basesoc_ctrl_storage[27]
.sym 84095 $abc$35683$n9
.sym 84096 $abc$35683$n4898_1
.sym 84099 $abc$35683$n3268
.sym 84100 basesoc_ctrl_bus_errors[16]
.sym 84111 $abc$35683$n3271
.sym 84112 $abc$35683$n4898_1
.sym 84113 basesoc_ctrl_bus_errors[27]
.sym 84114 $abc$35683$n4896
.sym 84120 $abc$35683$n9
.sym 84123 basesoc_ctrl_storage[26]
.sym 84124 $abc$35683$n3260
.sym 84125 $abc$35683$n3271
.sym 84126 basesoc_ctrl_bus_errors[26]
.sym 84129 $abc$35683$n4897
.sym 84130 basesoc_ctrl_storage[11]
.sym 84132 $abc$35683$n3254
.sym 84135 basesoc_ctrl_bus_errors[19]
.sym 84136 $abc$35683$n3260
.sym 84137 $abc$35683$n3268
.sym 84138 basesoc_ctrl_storage[27]
.sym 84145 $abc$35683$n2707
.sym 84146 clk12_$glb_clk
.sym 84148 $abc$35683$n4909
.sym 84150 basesoc_ctrl_bus_errors[1]
.sym 84151 $abc$35683$n3105
.sym 84152 $abc$35683$n4913_1
.sym 84153 $abc$35683$n9
.sym 84154 $abc$35683$n4907_1
.sym 84155 $abc$35683$n4916_1
.sym 84165 basesoc_ctrl_bus_errors[19]
.sym 84168 $abc$35683$n226
.sym 84170 basesoc_ctrl_bus_errors[27]
.sym 84172 $abc$35683$n3257
.sym 84173 $abc$35683$n3265
.sym 84174 $abc$35683$n3194
.sym 84175 interface0_bank_bus_dat_r[2]
.sym 84176 basesoc_dat_w[3]
.sym 84177 $abc$35683$n3200
.sym 84178 basesoc_ctrl_reset_reset_r
.sym 84179 $abc$35683$n3274
.sym 84181 $abc$35683$n3276
.sym 84182 basesoc_dat_w[5]
.sym 84183 adr[0]
.sym 84189 basesoc_dat_w[6]
.sym 84197 basesoc_dat_w[1]
.sym 84200 basesoc_we
.sym 84207 $abc$35683$n3094
.sym 84208 $abc$35683$n3194
.sym 84209 sys_rst
.sym 84210 $abc$35683$n3198
.sym 84224 basesoc_dat_w[6]
.sym 84258 sys_rst
.sym 84259 $abc$35683$n3198
.sym 84260 basesoc_we
.sym 84261 $abc$35683$n3194
.sym 84266 basesoc_dat_w[1]
.sym 84268 $abc$35683$n3094
.sym 84269 clk12_$glb_clk
.sym 84270 sys_rst_$glb_sr
.sym 84271 interface1_bank_bus_dat_r[5]
.sym 84272 $abc$35683$n5
.sym 84273 interface1_bank_bus_dat_r[6]
.sym 84274 basesoc_adr[3]
.sym 84277 adr[2]
.sym 84278 $abc$35683$n4911
.sym 84283 basesoc_dat_w[2]
.sym 84284 basesoc_ctrl_bus_errors[26]
.sym 84285 array_muxed0[2]
.sym 84288 basesoc_ctrl_bus_errors[13]
.sym 84290 array_muxed0[0]
.sym 84291 $abc$35683$n3268
.sym 84292 $abc$35683$n2707
.sym 84293 array_muxed0[4]
.sym 84295 $abc$35683$n3260
.sym 84297 $abc$35683$n3251
.sym 84298 $abc$35683$n3268
.sym 84299 $abc$35683$n3271
.sym 84300 $abc$35683$n3257
.sym 84301 $abc$35683$n9
.sym 84302 $abc$35683$n2711
.sym 84303 $abc$35683$n3200
.sym 84304 basesoc_dat_w[7]
.sym 84305 interface1_bank_bus_dat_r[7]
.sym 84306 $abc$35683$n5
.sym 84315 $abc$35683$n2871_1
.sym 84316 csrbank2_bitbang0_w[1]
.sym 84322 $abc$35683$n4931_1
.sym 84323 $abc$35683$n3297
.sym 84329 $abc$35683$n3334
.sym 84331 basesoc_adr[3]
.sym 84332 array_muxed0[0]
.sym 84334 adr[2]
.sym 84335 $abc$35683$n2872
.sym 84337 $abc$35683$n3196
.sym 84338 $abc$35683$n3200
.sym 84339 array_muxed0[1]
.sym 84342 adr[2]
.sym 84343 eventmanager_status_w[2]
.sym 84347 array_muxed0[1]
.sym 84351 $abc$35683$n2871_1
.sym 84353 basesoc_adr[3]
.sym 84358 basesoc_adr[3]
.sym 84360 $abc$35683$n2871_1
.sym 84366 array_muxed0[0]
.sym 84369 adr[2]
.sym 84370 basesoc_adr[3]
.sym 84372 $abc$35683$n3200
.sym 84375 $abc$35683$n2872
.sym 84376 csrbank2_bitbang0_w[1]
.sym 84377 $abc$35683$n3334
.sym 84382 adr[2]
.sym 84383 $abc$35683$n3196
.sym 84384 basesoc_adr[3]
.sym 84387 $abc$35683$n4931_1
.sym 84388 $abc$35683$n3297
.sym 84389 $abc$35683$n3200
.sym 84390 eventmanager_status_w[2]
.sym 84392 clk12_$glb_clk
.sym 84393 sys_rst_$glb_sr
.sym 84394 $abc$35683$n3271
.sym 84395 $abc$35683$n3196
.sym 84396 $abc$35683$n3200
.sym 84397 $abc$35683$n3274
.sym 84398 eventmanager_pending_w[2]
.sym 84399 $abc$35683$n2917
.sym 84400 $abc$35683$n3198
.sym 84401 $abc$35683$n2872
.sym 84405 $abc$35683$n3267
.sym 84406 adr[1]
.sym 84408 basesoc_dat_w[3]
.sym 84410 $abc$35683$n2870
.sym 84412 basesoc_dat_w[5]
.sym 84415 array_muxed0[3]
.sym 84418 interface1_bank_bus_dat_r[6]
.sym 84419 sys_rst
.sym 84420 basesoc_adr[3]
.sym 84421 $abc$35683$n3334
.sym 84422 eventmanager_status_w[2]
.sym 84423 $abc$35683$n3260
.sym 84424 basesoc_we
.sym 84425 array_muxed0[1]
.sym 84426 adr[2]
.sym 84427 $abc$35683$n3265
.sym 84429 $abc$35683$n3196
.sym 84437 interface3_bank_bus_dat_r[1]
.sym 84438 basesoc_adr[3]
.sym 84441 $abc$35683$n4932
.sym 84444 $abc$35683$n5
.sym 84448 interface2_bank_bus_dat_r[1]
.sym 84449 adr[2]
.sym 84454 $abc$35683$n13
.sym 84457 $abc$35683$n3198
.sym 84459 interface4_bank_bus_dat_r[1]
.sym 84461 $abc$35683$n9
.sym 84462 $abc$35683$n2711
.sym 84463 eventmanager_pending_w[2]
.sym 84465 interface5_bank_bus_dat_r[1]
.sym 84466 $abc$35683$n2872
.sym 84468 $abc$35683$n3198
.sym 84469 basesoc_adr[3]
.sym 84471 adr[2]
.sym 84476 $abc$35683$n13
.sym 84480 $abc$35683$n4932
.sym 84482 $abc$35683$n3198
.sym 84483 eventmanager_pending_w[2]
.sym 84486 adr[2]
.sym 84487 $abc$35683$n2872
.sym 84493 $abc$35683$n9
.sym 84499 $abc$35683$n5
.sym 84504 interface3_bank_bus_dat_r[1]
.sym 84505 interface4_bank_bus_dat_r[1]
.sym 84506 interface2_bank_bus_dat_r[1]
.sym 84507 interface5_bank_bus_dat_r[1]
.sym 84510 basesoc_adr[3]
.sym 84511 $abc$35683$n3198
.sym 84512 adr[2]
.sym 84514 $abc$35683$n2711
.sym 84515 clk12_$glb_clk
.sym 84517 $abc$35683$n2916
.sym 84520 eventsourceprocess2_old_trigger
.sym 84523 interface2_bank_bus_dat_r[3]
.sym 84528 $abc$35683$n2873
.sym 84529 $abc$35683$n3254
.sym 84531 $abc$35683$n3094
.sym 84533 interface3_bank_bus_dat_r[1]
.sym 84538 $abc$35683$n3196
.sym 84539 csrbank2_bitbang0_w[1]
.sym 84541 $abc$35683$n3200
.sym 84542 interface2_bank_bus_dat_r[2]
.sym 84543 $abc$35683$n3274
.sym 84544 $abc$35683$n2871_1
.sym 84545 interface4_bank_bus_dat_r[1]
.sym 84547 $abc$35683$n2887
.sym 84548 $abc$35683$n11
.sym 84549 $abc$35683$n3198
.sym 84550 $abc$35683$n2887
.sym 84551 $abc$35683$n2872
.sym 84558 interface2_bank_bus_dat_r[2]
.sym 84560 interface5_bank_bus_dat_r[6]
.sym 84561 basesoc_uart_rx_fifo_fifo_out_payload_data[6]
.sym 84562 $abc$35683$n108
.sym 84564 adr[0]
.sym 84566 adr[1]
.sym 84568 $abc$35683$n4756_1
.sym 84569 $abc$35683$n2871_1
.sym 84570 interface4_bank_bus_dat_r[2]
.sym 84572 $abc$35683$n226
.sym 84576 $abc$35683$n3225
.sym 84578 interface1_bank_bus_dat_r[6]
.sym 84579 basesoc_uart_rx_fifo_fifo_out_payload_data[2]
.sym 84581 interface4_bank_bus_dat_r[6]
.sym 84582 interface3_bank_bus_dat_r[6]
.sym 84584 interface5_bank_bus_dat_r[2]
.sym 84586 $abc$35683$n3194
.sym 84587 $abc$35683$n4755
.sym 84589 interface3_bank_bus_dat_r[2]
.sym 84591 interface2_bank_bus_dat_r[2]
.sym 84592 interface4_bank_bus_dat_r[2]
.sym 84593 interface3_bank_bus_dat_r[2]
.sym 84594 interface5_bank_bus_dat_r[2]
.sym 84600 $abc$35683$n108
.sym 84603 $abc$35683$n4755
.sym 84604 $abc$35683$n4756_1
.sym 84606 $abc$35683$n3194
.sym 84615 $abc$35683$n2871_1
.sym 84617 $abc$35683$n3225
.sym 84618 basesoc_uart_rx_fifo_fifo_out_payload_data[2]
.sym 84621 adr[1]
.sym 84622 adr[0]
.sym 84623 $abc$35683$n226
.sym 84624 $abc$35683$n108
.sym 84627 interface1_bank_bus_dat_r[6]
.sym 84628 interface4_bank_bus_dat_r[6]
.sym 84629 interface5_bank_bus_dat_r[6]
.sym 84630 interface3_bank_bus_dat_r[6]
.sym 84633 basesoc_uart_rx_fifo_fifo_out_payload_data[6]
.sym 84634 $abc$35683$n3225
.sym 84636 $abc$35683$n2871_1
.sym 84638 clk12_$glb_clk
.sym 84639 sys_rst_$glb_sr
.sym 84641 csrbank0_leds_out0_w[3]
.sym 84643 csrbank0_leds_out0_w[2]
.sym 84650 $abc$35683$n3264
.sym 84658 $PACKER_VCC_NET
.sym 84666 basesoc_ctrl_reset_reset_r
.sym 84667 basesoc_uart_rx_fifo_readable
.sym 84668 basesoc_dat_w[3]
.sym 84669 $abc$35683$n3276
.sym 84671 adr[0]
.sym 84672 $abc$35683$n3224
.sym 84675 $abc$35683$n3200
.sym 84683 $abc$35683$n2711
.sym 84684 adr[0]
.sym 84688 $abc$35683$n3225
.sym 84690 interface4_bank_bus_dat_r[3]
.sym 84691 interface3_bank_bus_dat_r[3]
.sym 84692 basesoc_ctrl_reset_reset_r
.sym 84694 adr[1]
.sym 84695 interface2_bank_bus_dat_r[3]
.sym 84696 basesoc_we
.sym 84702 basesoc_uart_phy_storage[26]
.sym 84703 $abc$35683$n102
.sym 84704 $abc$35683$n1
.sym 84708 $abc$35683$n11
.sym 84709 sys_rst
.sym 84712 interface5_bank_bus_dat_r[3]
.sym 84714 basesoc_we
.sym 84715 $abc$35683$n3225
.sym 84726 adr[1]
.sym 84727 basesoc_uart_phy_storage[26]
.sym 84728 $abc$35683$n102
.sym 84729 adr[0]
.sym 84732 $abc$35683$n1
.sym 84745 $abc$35683$n11
.sym 84750 interface5_bank_bus_dat_r[3]
.sym 84751 interface2_bank_bus_dat_r[3]
.sym 84752 interface4_bank_bus_dat_r[3]
.sym 84753 interface3_bank_bus_dat_r[3]
.sym 84756 sys_rst
.sym 84759 basesoc_ctrl_reset_reset_r
.sym 84760 $abc$35683$n2711
.sym 84761 clk12_$glb_clk
.sym 84763 $abc$35683$n2784
.sym 84764 basesoc_uart_eventmanager_pending_w[0]
.sym 84766 $abc$35683$n5478
.sym 84768 $abc$35683$n3223
.sym 84770 $abc$35683$n5481
.sym 84775 $abc$35683$n3224
.sym 84778 csrbank0_leds_out0_w[2]
.sym 84779 interface3_bank_bus_dat_r[3]
.sym 84785 basesoc_dat_w[2]
.sym 84787 $abc$35683$n5
.sym 84789 $abc$35683$n102
.sym 84790 basesoc_timer0_eventmanager_storage
.sym 84792 basesoc_dat_w[7]
.sym 84793 $abc$35683$n9
.sym 84794 $abc$35683$n3251
.sym 84796 $abc$35683$n3271
.sym 84797 interface3_bank_bus_dat_r[6]
.sym 84798 $abc$35683$n1
.sym 84804 $abc$35683$n4749
.sym 84806 $abc$35683$n3225
.sym 84807 $abc$35683$n106
.sym 84808 interface5_bank_bus_dat_r[0]
.sym 84810 adr[0]
.sym 84811 $abc$35683$n4750_1
.sym 84812 adr[1]
.sym 84813 basesoc_uart_rx_fifo_fifo_out_payload_data[1]
.sym 84814 $abc$35683$n2871_1
.sym 84816 $abc$35683$n5477
.sym 84817 $abc$35683$n5479
.sym 84818 adr[0]
.sym 84819 basesoc_uart_eventmanager_pending_w[1]
.sym 84822 basesoc_uart_phy_storage[0]
.sym 84823 $abc$35683$n2872
.sym 84824 basesoc_uart_eventmanager_status_w[0]
.sym 84825 adr[2]
.sym 84827 interface4_bank_bus_dat_r[0]
.sym 84828 $abc$35683$n3194
.sym 84829 interface2_bank_bus_dat_r[0]
.sym 84830 interface3_bank_bus_dat_r[0]
.sym 84831 $abc$35683$n5478
.sym 84833 basesoc_uart_rx_fifo_fifo_out_payload_data[3]
.sym 84834 $abc$35683$n4780_1
.sym 84835 $abc$35683$n5481
.sym 84837 basesoc_uart_phy_storage[0]
.sym 84838 $abc$35683$n106
.sym 84839 adr[0]
.sym 84840 adr[1]
.sym 84843 $abc$35683$n2871_1
.sym 84844 $abc$35683$n3225
.sym 84846 basesoc_uart_rx_fifo_fifo_out_payload_data[3]
.sym 84849 $abc$35683$n3225
.sym 84850 $abc$35683$n4780_1
.sym 84851 $abc$35683$n5481
.sym 84852 adr[0]
.sym 84855 interface3_bank_bus_dat_r[0]
.sym 84856 interface2_bank_bus_dat_r[0]
.sym 84857 interface4_bank_bus_dat_r[0]
.sym 84858 interface5_bank_bus_dat_r[0]
.sym 84862 $abc$35683$n4750_1
.sym 84863 $abc$35683$n4749
.sym 84864 $abc$35683$n3194
.sym 84867 adr[2]
.sym 84868 $abc$35683$n5478
.sym 84869 $abc$35683$n5477
.sym 84870 basesoc_uart_eventmanager_status_w[0]
.sym 84873 basesoc_uart_eventmanager_pending_w[1]
.sym 84874 $abc$35683$n2872
.sym 84875 basesoc_uart_rx_fifo_fifo_out_payload_data[1]
.sym 84876 adr[2]
.sym 84880 $abc$35683$n3225
.sym 84882 $abc$35683$n5479
.sym 84884 clk12_$glb_clk
.sym 84885 sys_rst_$glb_sr
.sym 84886 $abc$35683$n3228
.sym 84887 $abc$35683$n3671
.sym 84888 basesoc_uart_eventmanager_storage[1]
.sym 84889 $abc$35683$n2790
.sym 84890 basesoc_uart_eventmanager_storage[0]
.sym 84891 $abc$35683$n3250
.sym 84892 $abc$35683$n2783
.sym 84893 $abc$35683$n4796_1
.sym 84896 $abc$35683$n4808_1
.sym 84906 basesoc_adr[4]
.sym 84910 $abc$35683$n4801_1
.sym 84911 adr[2]
.sym 84912 basesoc_we
.sym 84913 eventmanager_status_w[2]
.sym 84914 adr[2]
.sym 84915 $abc$35683$n3260
.sym 84916 interface3_bank_bus_dat_r[0]
.sym 84917 basesoc_adr[3]
.sym 84918 sys_rst
.sym 84919 $abc$35683$n3228
.sym 84920 $abc$35683$n3265
.sym 84921 $abc$35683$n3196
.sym 84929 sys_rst
.sym 84937 basesoc_adr[4]
.sym 84938 basesoc_ctrl_reset_reset_r
.sym 84942 $abc$35683$n2870
.sym 84945 $abc$35683$n2879
.sym 84948 $abc$35683$n3250
.sym 84966 $abc$35683$n3250
.sym 84967 sys_rst
.sym 84968 basesoc_adr[4]
.sym 84969 $abc$35683$n2870
.sym 85005 basesoc_ctrl_reset_reset_r
.sym 85006 $abc$35683$n2879
.sym 85007 clk12_$glb_clk
.sym 85008 sys_rst_$glb_sr
.sym 85009 basesoc_timer0_value[3]
.sym 85010 interface3_bank_bus_dat_r[0]
.sym 85011 $abc$35683$n5511
.sym 85012 $abc$35683$n5483
.sym 85013 basesoc_uart_tx_old_trigger
.sym 85014 $abc$35683$n5489
.sym 85015 $abc$35683$n4801_1
.sym 85016 $abc$35683$n5508
.sym 85017 $abc$35683$n3251
.sym 85020 $abc$35683$n3251
.sym 85034 $abc$35683$n2873
.sym 85038 $abc$35683$n3200
.sym 85039 $abc$35683$n3250
.sym 85040 $abc$35683$n3274
.sym 85041 basesoc_adr[4]
.sym 85042 basesoc_timer0_value[3]
.sym 85043 $abc$35683$n2872
.sym 85053 $abc$35683$n3224
.sym 85055 $abc$35683$n3221
.sym 85057 basesoc_timer0_eventmanager_storage
.sym 85059 $abc$35683$n5
.sym 85060 $abc$35683$n2871_1
.sym 85061 $abc$35683$n2709
.sym 85063 basesoc_timer0_en_storage
.sym 85065 $abc$35683$n9
.sym 85066 basesoc_adr[4]
.sym 85068 $abc$35683$n1
.sym 85072 basesoc_uart_eventmanager_status_w[0]
.sym 85074 basesoc_uart_tx_fifo_level0[4]
.sym 85085 $abc$35683$n5
.sym 85090 $abc$35683$n9
.sym 85101 $abc$35683$n2871_1
.sym 85102 basesoc_uart_eventmanager_status_w[0]
.sym 85103 $abc$35683$n3224
.sym 85107 basesoc_adr[4]
.sym 85108 $abc$35683$n2871_1
.sym 85109 basesoc_timer0_en_storage
.sym 85110 basesoc_timer0_eventmanager_storage
.sym 85120 $abc$35683$n3221
.sym 85122 basesoc_uart_tx_fifo_level0[4]
.sym 85126 $abc$35683$n1
.sym 85129 $abc$35683$n2709
.sym 85130 clk12_$glb_clk
.sym 85132 basesoc_timer0_value_status[3]
.sym 85133 $abc$35683$n4834_1
.sym 85134 basesoc_timer0_value_status[24]
.sym 85135 $abc$35683$n4798_1
.sym 85136 $abc$35683$n4835
.sym 85137 $abc$35683$n3273
.sym 85138 $abc$35683$n5495
.sym 85139 $abc$35683$n5510
.sym 85145 basesoc_timer0_eventmanager_pending_w
.sym 85147 $abc$35683$n2709
.sym 85158 basesoc_ctrl_reset_reset_r
.sym 85159 $abc$35683$n3273
.sym 85160 basesoc_dat_w[3]
.sym 85161 basesoc_timer0_en_storage
.sym 85163 $abc$35683$n4832_1
.sym 85164 $abc$35683$n4801_1
.sym 85165 basesoc_timer0_value[0]
.sym 85167 $abc$35683$n3253
.sym 85176 basesoc_adr[4]
.sym 85177 basesoc_dat_w[7]
.sym 85183 $abc$35683$n3278
.sym 85184 basesoc_adr[4]
.sym 85186 adr[2]
.sym 85187 basesoc_adr[3]
.sym 85191 $abc$35683$n3196
.sym 85192 $abc$35683$n3265
.sym 85195 sys_rst
.sym 85198 $abc$35683$n3200
.sym 85199 $abc$35683$n3250
.sym 85200 $abc$35683$n2863
.sym 85203 $abc$35683$n2872
.sym 85208 basesoc_dat_w[7]
.sym 85212 basesoc_adr[3]
.sym 85213 basesoc_adr[4]
.sym 85214 $abc$35683$n2872
.sym 85215 adr[2]
.sym 85218 adr[2]
.sym 85219 basesoc_adr[3]
.sym 85220 $abc$35683$n3200
.sym 85221 basesoc_adr[4]
.sym 85230 $abc$35683$n3196
.sym 85231 basesoc_adr[3]
.sym 85232 adr[2]
.sym 85233 basesoc_adr[4]
.sym 85243 $abc$35683$n3278
.sym 85244 sys_rst
.sym 85245 $abc$35683$n3250
.sym 85248 basesoc_adr[4]
.sym 85250 $abc$35683$n3265
.sym 85252 $abc$35683$n2863
.sym 85253 clk12_$glb_clk
.sym 85254 sys_rst_$glb_sr
.sym 85255 $abc$35683$n5488
.sym 85256 $abc$35683$n2861
.sym 85257 $abc$35683$n4802_1
.sym 85258 $abc$35683$n2863
.sym 85259 basesoc_timer0_load_storage[24]
.sym 85260 $abc$35683$n5509
.sym 85261 basesoc_timer0_load_storage[26]
.sym 85262 $abc$35683$n5484
.sym 85266 $abc$35683$n3259
.sym 85267 basesoc_timer0_reload_storage[7]
.sym 85268 $abc$35683$n5495
.sym 85270 $abc$35683$n4798_1
.sym 85275 basesoc_timer0_reload_storage[2]
.sym 85277 $abc$35683$n4792_1
.sym 85278 interface3_bank_bus_dat_r[3]
.sym 85279 basesoc_timer0_reload_storage[27]
.sym 85280 $abc$35683$n3262
.sym 85281 interface3_bank_bus_dat_r[6]
.sym 85282 $abc$35683$n3251
.sym 85283 basesoc_timer0_value_status[16]
.sym 85284 basesoc_dat_w[7]
.sym 85285 $abc$35683$n3273
.sym 85286 basesoc_timer0_value[31]
.sym 85287 $abc$35683$n3256
.sym 85288 basesoc_timer0_value[24]
.sym 85289 $abc$35683$n3271
.sym 85290 $abc$35683$n3264
.sym 85297 $abc$35683$n4808_1
.sym 85298 basesoc_timer0_reload_storage[8]
.sym 85299 $abc$35683$n4798_1
.sym 85301 $abc$35683$n3254
.sym 85302 basesoc_timer0_value[31]
.sym 85305 basesoc_timer0_value_status[11]
.sym 85307 $abc$35683$n5493
.sym 85310 basesoc_adr[4]
.sym 85315 $abc$35683$n3257
.sym 85316 $abc$35683$n3267
.sym 85319 basesoc_timer0_value_status[0]
.sym 85320 basesoc_timer0_value[11]
.sym 85321 $abc$35683$n3268
.sym 85323 $abc$35683$n2873
.sym 85325 basesoc_timer0_value[0]
.sym 85330 $abc$35683$n3257
.sym 85332 basesoc_adr[4]
.sym 85335 basesoc_timer0_value[11]
.sym 85341 basesoc_timer0_value_status[11]
.sym 85342 $abc$35683$n4808_1
.sym 85343 $abc$35683$n5493
.sym 85344 basesoc_adr[4]
.sym 85347 $abc$35683$n3254
.sym 85349 basesoc_adr[4]
.sym 85353 $abc$35683$n3268
.sym 85356 basesoc_adr[4]
.sym 85362 basesoc_timer0_value[31]
.sym 85365 basesoc_timer0_reload_storage[8]
.sym 85366 $abc$35683$n4798_1
.sym 85367 $abc$35683$n3267
.sym 85368 basesoc_timer0_value_status[0]
.sym 85372 basesoc_timer0_value[0]
.sym 85375 $abc$35683$n2873
.sym 85376 clk12_$glb_clk
.sym 85377 sys_rst_$glb_sr
.sym 85378 basesoc_timer0_value[11]
.sym 85379 $abc$35683$n5012_1
.sym 85380 basesoc_timer0_value[8]
.sym 85381 $abc$35683$n4832_1
.sym 85382 $abc$35683$n5006
.sym 85383 $abc$35683$n4833
.sym 85384 $abc$35683$n4858_1
.sym 85385 interface3_bank_bus_dat_r[6]
.sym 85390 basesoc_timer0_reload_storage[23]
.sym 85391 basesoc_timer0_load_storage[26]
.sym 85392 $abc$35683$n2867
.sym 85394 $abc$35683$n2807
.sym 85396 $abc$35683$n5494
.sym 85400 basesoc_timer0_reload_storage[24]
.sym 85402 $abc$35683$n4801_1
.sym 85404 $abc$35683$n2863
.sym 85405 $abc$35683$n3253
.sym 85406 basesoc_timer0_load_storage[24]
.sym 85407 $abc$35683$n3228
.sym 85408 basesoc_timer0_reload_storage[21]
.sym 85409 $abc$35683$n4798_1
.sym 85410 basesoc_timer0_load_storage[26]
.sym 85412 basesoc_timer0_load_storage[19]
.sym 85421 $abc$35683$n3259
.sym 85422 $abc$35683$n3260
.sym 85424 basesoc_timer0_value_status[31]
.sym 85426 basesoc_adr[4]
.sym 85427 basesoc_timer0_value_status[15]
.sym 85429 $abc$35683$n4808_1
.sym 85430 $abc$35683$n2867
.sym 85432 $abc$35683$n3270
.sym 85434 basesoc_timer0_load_storage[23]
.sym 85436 $abc$35683$n4801_1
.sym 85438 basesoc_timer0_load_storage[27]
.sym 85439 basesoc_timer0_reload_storage[19]
.sym 85444 $abc$35683$n2870
.sym 85447 basesoc_dat_w[5]
.sym 85448 basesoc_timer0_reload_storage[23]
.sym 85449 $abc$35683$n3271
.sym 85458 $abc$35683$n4801_1
.sym 85459 $abc$35683$n3259
.sym 85460 basesoc_timer0_value_status[31]
.sym 85461 basesoc_timer0_load_storage[23]
.sym 85465 basesoc_adr[4]
.sym 85467 $abc$35683$n3260
.sym 85470 $abc$35683$n3271
.sym 85471 $abc$35683$n2870
.sym 85472 basesoc_timer0_load_storage[27]
.sym 85473 basesoc_timer0_reload_storage[19]
.sym 85476 $abc$35683$n3270
.sym 85477 $abc$35683$n4808_1
.sym 85478 basesoc_timer0_reload_storage[23]
.sym 85479 basesoc_timer0_value_status[15]
.sym 85482 $abc$35683$n3271
.sym 85484 basesoc_adr[4]
.sym 85488 $abc$35683$n2870
.sym 85489 basesoc_adr[4]
.sym 85496 basesoc_dat_w[5]
.sym 85498 $abc$35683$n2867
.sym 85499 clk12_$glb_clk
.sym 85500 sys_rst_$glb_sr
.sym 85501 basesoc_timer0_value[2]
.sym 85502 $abc$35683$n5018_1
.sym 85503 basesoc_timer0_value[6]
.sym 85504 basesoc_timer0_value[19]
.sym 85505 basesoc_timer0_value[14]
.sym 85506 $abc$35683$n5028_1
.sym 85507 basesoc_timer0_value[23]
.sym 85508 basesoc_timer0_value[4]
.sym 85515 $abc$35683$n2873
.sym 85518 $abc$35683$n2867
.sym 85519 $abc$35683$n3259
.sym 85523 basesoc_timer0_reload_storage[8]
.sym 85526 $abc$35683$n3259
.sym 85527 $abc$35683$n2873
.sym 85529 basesoc_timer0_value[1]
.sym 85532 $abc$35683$n2873
.sym 85533 basesoc_timer0_reload_storage[5]
.sym 85535 basesoc_timer0_value[3]
.sym 85536 basesoc_timer0_value[16]
.sym 85543 basesoc_timer0_value[16]
.sym 85545 basesoc_timer0_reload_storage[7]
.sym 85546 basesoc_timer0_value_status[22]
.sym 85548 $abc$35683$n3262
.sym 85549 $abc$35683$n4864_1
.sym 85550 basesoc_timer0_value_status[23]
.sym 85553 $abc$35683$n2873
.sym 85554 basesoc_timer0_load_storage[14]
.sym 85555 $abc$35683$n4792_1
.sym 85557 $abc$35683$n4865_1
.sym 85559 $abc$35683$n3256
.sym 85560 $abc$35683$n3264
.sym 85565 basesoc_timer0_value[22]
.sym 85569 basesoc_timer0_value[15]
.sym 85571 basesoc_timer0_value[7]
.sym 85572 basesoc_timer0_load_storage[31]
.sym 85573 basesoc_timer0_value[4]
.sym 85575 basesoc_timer0_value[15]
.sym 85581 $abc$35683$n4864_1
.sym 85582 $abc$35683$n4865_1
.sym 85583 basesoc_timer0_value_status[23]
.sym 85584 $abc$35683$n4792_1
.sym 85588 basesoc_timer0_value[16]
.sym 85594 basesoc_timer0_value[7]
.sym 85600 basesoc_timer0_value[22]
.sym 85606 basesoc_timer0_value[4]
.sym 85611 $abc$35683$n4792_1
.sym 85612 $abc$35683$n3256
.sym 85613 basesoc_timer0_value_status[22]
.sym 85614 basesoc_timer0_load_storage[14]
.sym 85617 basesoc_timer0_reload_storage[7]
.sym 85618 $abc$35683$n3262
.sym 85619 basesoc_timer0_load_storage[31]
.sym 85620 $abc$35683$n3264
.sym 85621 $abc$35683$n2873
.sym 85622 clk12_$glb_clk
.sym 85623 sys_rst_$glb_sr
.sym 85624 $abc$35683$n4998
.sym 85625 $abc$35683$n3287
.sym 85626 $abc$35683$n3288
.sym 85627 $abc$35683$n5004_1
.sym 85628 $abc$35683$n5000
.sym 85629 basesoc_timer0_load_storage[27]
.sym 85630 basesoc_timer0_load_storage[31]
.sym 85631 basesoc_timer0_load_storage[30]
.sym 85637 basesoc_timer0_value[23]
.sym 85640 basesoc_timer0_en_storage
.sym 85641 $abc$35683$n2873
.sym 85646 basesoc_timer0_value_status[23]
.sym 85647 basesoc_timer0_load_storage[23]
.sym 85648 basesoc_timer0_load_storage[7]
.sym 85649 $abc$35683$n4801_1
.sym 85650 basesoc_timer0_value[19]
.sym 85651 basesoc_timer0_value[22]
.sym 85653 basesoc_timer0_en_storage
.sym 85656 basesoc_timer0_value[23]
.sym 85657 basesoc_dat_w[3]
.sym 85658 basesoc_ctrl_reset_reset_r
.sym 85659 $abc$35683$n3273
.sym 85665 basesoc_timer0_load_storage[17]
.sym 85666 $abc$35683$n3273
.sym 85667 $abc$35683$n3270
.sym 85668 $abc$35683$n4813_1
.sym 85669 $abc$35683$n3262
.sym 85671 basesoc_timer0_value[12]
.sym 85672 basesoc_timer0_value_status[2]
.sym 85673 $abc$35683$n4801_1
.sym 85674 basesoc_timer0_load_storage[7]
.sym 85675 $abc$35683$n3253
.sym 85676 basesoc_timer0_reload_storage[31]
.sym 85677 basesoc_timer0_load_storage[25]
.sym 85678 $abc$35683$n4811_1
.sym 85679 $abc$35683$n4798_1
.sym 85681 basesoc_timer0_load_storage[28]
.sym 85685 basesoc_timer0_reload_storage[18]
.sym 85686 $abc$35683$n3259
.sym 85688 basesoc_timer0_load_storage[9]
.sym 85689 basesoc_timer0_value_status[28]
.sym 85691 basesoc_timer0_reload_storage[17]
.sym 85692 $abc$35683$n2873
.sym 85693 basesoc_timer0_value[5]
.sym 85694 $abc$35683$n3256
.sym 85695 $abc$35683$n4812
.sym 85698 basesoc_timer0_load_storage[17]
.sym 85699 $abc$35683$n4813_1
.sym 85700 $abc$35683$n4811_1
.sym 85701 $abc$35683$n3259
.sym 85704 basesoc_timer0_value[5]
.sym 85710 basesoc_timer0_value[12]
.sym 85716 basesoc_timer0_value_status[28]
.sym 85717 basesoc_timer0_load_storage[28]
.sym 85718 $abc$35683$n4801_1
.sym 85719 $abc$35683$n3262
.sym 85722 basesoc_timer0_reload_storage[18]
.sym 85723 basesoc_timer0_value_status[2]
.sym 85724 $abc$35683$n3270
.sym 85725 $abc$35683$n4798_1
.sym 85728 basesoc_timer0_load_storage[9]
.sym 85729 $abc$35683$n3256
.sym 85730 $abc$35683$n4812
.sym 85734 $abc$35683$n3262
.sym 85735 basesoc_timer0_reload_storage[17]
.sym 85736 $abc$35683$n3270
.sym 85737 basesoc_timer0_load_storage[25]
.sym 85740 $abc$35683$n3273
.sym 85741 basesoc_timer0_reload_storage[31]
.sym 85742 $abc$35683$n3253
.sym 85743 basesoc_timer0_load_storage[7]
.sym 85744 $abc$35683$n2873
.sym 85745 clk12_$glb_clk
.sym 85746 sys_rst_$glb_sr
.sym 85747 $abc$35683$n5052_1
.sym 85748 $abc$35683$n3286
.sym 85749 $abc$35683$n5022_1
.sym 85750 $abc$35683$n3289
.sym 85751 basesoc_timer0_value[5]
.sym 85752 basesoc_timer0_value[16]
.sym 85753 $abc$35683$n3290
.sym 85754 basesoc_timer0_value[31]
.sym 85759 basesoc_timer0_value[9]
.sym 85760 $PACKER_VCC_NET
.sym 85762 basesoc_timer0_reload_storage[31]
.sym 85763 basesoc_timer0_value[0]
.sym 85764 $abc$35683$n4813_1
.sym 85765 basesoc_timer0_load_storage[25]
.sym 85768 basesoc_timer0_value_status[2]
.sym 85771 basesoc_timer0_reload_storage[18]
.sym 85772 $abc$35683$n3262
.sym 85773 basesoc_timer0_eventmanager_status_w
.sym 85774 basesoc_timer0_value[7]
.sym 85776 basesoc_dat_w[7]
.sym 85778 basesoc_timer0_value[31]
.sym 85779 $abc$35683$n2859
.sym 85780 basesoc_timer0_value[24]
.sym 85781 basesoc_timer0_reload_storage[4]
.sym 85782 $abc$35683$n3273
.sym 85788 $abc$35683$n5910
.sym 85789 $abc$35683$n3262
.sym 85790 $abc$35683$n5901
.sym 85791 $abc$35683$n4817_1
.sym 85792 $abc$35683$n4825_1
.sym 85793 $abc$35683$n4823_1
.sym 85794 basesoc_timer0_load_storage[1]
.sym 85795 basesoc_timer0_reload_storage[12]
.sym 85796 $abc$35683$n4810_1
.sym 85797 $abc$35683$n4824
.sym 85798 $abc$35683$n3253
.sym 85801 basesoc_timer0_reload_storage[9]
.sym 85802 basesoc_timer0_reload_storage[9]
.sym 85803 basesoc_timer0_load_storage[26]
.sym 85804 $abc$35683$n4816_1
.sym 85805 $abc$35683$n4822_1
.sym 85806 $abc$35683$n5008_1
.sym 85807 basesoc_timer0_load_storage[9]
.sym 85808 $abc$35683$n5014_1
.sym 85812 $abc$35683$n3267
.sym 85813 basesoc_timer0_en_storage
.sym 85814 basesoc_timer0_load_storage[12]
.sym 85815 $abc$35683$n3251
.sym 85816 $abc$35683$n4819_1
.sym 85819 basesoc_timer0_eventmanager_status_w
.sym 85821 basesoc_timer0_reload_storage[9]
.sym 85822 $abc$35683$n3267
.sym 85823 basesoc_timer0_load_storage[1]
.sym 85824 $abc$35683$n3253
.sym 85827 $abc$35683$n3262
.sym 85828 $abc$35683$n4824
.sym 85829 $abc$35683$n4823_1
.sym 85830 basesoc_timer0_load_storage[26]
.sym 85833 $abc$35683$n5901
.sym 85835 basesoc_timer0_eventmanager_status_w
.sym 85836 basesoc_timer0_reload_storage[9]
.sym 85839 $abc$35683$n4822_1
.sym 85840 $abc$35683$n4825_1
.sym 85841 $abc$35683$n4819_1
.sym 85842 $abc$35683$n3251
.sym 85845 basesoc_timer0_eventmanager_status_w
.sym 85846 basesoc_timer0_reload_storage[12]
.sym 85847 $abc$35683$n5910
.sym 85852 $abc$35683$n5008_1
.sym 85853 basesoc_timer0_load_storage[9]
.sym 85854 basesoc_timer0_en_storage
.sym 85857 $abc$35683$n5014_1
.sym 85858 basesoc_timer0_load_storage[12]
.sym 85859 basesoc_timer0_en_storage
.sym 85863 $abc$35683$n4817_1
.sym 85864 $abc$35683$n4816_1
.sym 85865 $abc$35683$n4810_1
.sym 85866 $abc$35683$n3251
.sym 85868 clk12_$glb_clk
.sym 85869 sys_rst_$glb_sr
.sym 85870 $abc$35683$n3283_1
.sym 85871 $abc$35683$n3284
.sym 85872 $abc$35683$n3282_1
.sym 85873 basesoc_timer0_load_storage[6]
.sym 85874 $abc$35683$n3281
.sym 85875 $abc$35683$n5026_1
.sym 85876 $abc$35683$n4846_1
.sym 85877 basesoc_timer0_eventmanager_status_w
.sym 85882 $abc$35683$n5910
.sym 85884 $abc$35683$n5901
.sym 85886 basesoc_timer0_value[10]
.sym 85894 basesoc_timer0_load_storage[24]
.sym 85895 basesoc_timer0_load_storage[26]
.sym 85896 basesoc_timer0_load_storage[19]
.sym 85897 basesoc_timer0_value[18]
.sym 85898 $abc$35683$n3253
.sym 85899 basesoc_timer0_value[30]
.sym 85901 $abc$35683$n2863
.sym 85902 $abc$35683$n4801_1
.sym 85913 $abc$35683$n2873
.sym 85914 basesoc_timer0_load_storage[4]
.sym 85915 $abc$35683$n4792_1
.sym 85916 basesoc_timer0_reload_storage[4]
.sym 85917 basesoc_timer0_reload_storage[1]
.sym 85918 $abc$35683$n3253
.sym 85922 basesoc_timer0_value[20]
.sym 85923 basesoc_timer0_value[21]
.sym 85926 $abc$35683$n3253
.sym 85927 basesoc_timer0_value[28]
.sym 85929 $abc$35683$n3264
.sym 85930 basesoc_timer0_load_storage[20]
.sym 85931 $abc$35683$n3259
.sym 85932 basesoc_timer0_load_storage[18]
.sym 85937 $abc$35683$n3264
.sym 85938 basesoc_timer0_value[13]
.sym 85939 basesoc_timer0_value_status[17]
.sym 85940 basesoc_timer0_load_storage[2]
.sym 85941 basesoc_timer0_value_status[20]
.sym 85946 basesoc_timer0_value[28]
.sym 85950 basesoc_timer0_reload_storage[4]
.sym 85951 $abc$35683$n3264
.sym 85952 basesoc_timer0_load_storage[20]
.sym 85953 $abc$35683$n3259
.sym 85956 $abc$35683$n3253
.sym 85957 basesoc_timer0_load_storage[4]
.sym 85958 $abc$35683$n4792_1
.sym 85959 basesoc_timer0_value_status[20]
.sym 85962 $abc$35683$n3264
.sym 85963 $abc$35683$n4792_1
.sym 85964 basesoc_timer0_value_status[17]
.sym 85965 basesoc_timer0_reload_storage[1]
.sym 85970 basesoc_timer0_value[13]
.sym 85974 $abc$35683$n3253
.sym 85975 $abc$35683$n3259
.sym 85976 basesoc_timer0_load_storage[18]
.sym 85977 basesoc_timer0_load_storage[2]
.sym 85980 basesoc_timer0_value[20]
.sym 85986 basesoc_timer0_value[21]
.sym 85990 $abc$35683$n2873
.sym 85991 clk12_$glb_clk
.sym 85992 sys_rst_$glb_sr
.sym 85993 basesoc_timer0_value[28]
.sym 85994 basesoc_timer0_value[7]
.sym 85995 basesoc_timer0_value[25]
.sym 85996 $abc$35683$n3285
.sym 85997 basesoc_timer0_value[24]
.sym 85998 basesoc_timer0_value[27]
.sym 85999 $abc$35683$n5038_1
.sym 86000 $abc$35683$n5044_1
.sym 86008 basesoc_timer0_load_storage[4]
.sym 86010 basesoc_timer0_eventmanager_status_w
.sym 86020 user_btn2
.sym 86023 $abc$35683$n5026_1
.sym 86024 $abc$35683$n2873
.sym 86025 basesoc_timer0_reload_storage[5]
.sym 86026 basesoc_timer0_load_storage[2]
.sym 86027 basesoc_timer0_eventmanager_status_w
.sym 86028 basesoc_timer0_load_storage[5]
.sym 86034 basesoc_timer0_value_status[26]
.sym 86035 $abc$35683$n4792_1
.sym 86037 basesoc_timer0_reload_storage[29]
.sym 86038 basesoc_timer0_reload_storage[28]
.sym 86039 basesoc_timer0_value_status[10]
.sym 86040 basesoc_timer0_reload_storage[2]
.sym 86041 basesoc_timer0_value_status[21]
.sym 86042 basesoc_dat_w[4]
.sym 86043 $abc$35683$n4792_1
.sym 86044 $abc$35683$n3264
.sym 86045 basesoc_timer0_value_status[29]
.sym 86046 basesoc_timer0_value_status[13]
.sym 86049 basesoc_timer0_value_status[18]
.sym 86050 $abc$35683$n5958
.sym 86051 $abc$35683$n4820_1
.sym 86052 $abc$35683$n3273
.sym 86053 basesoc_timer0_eventmanager_status_w
.sym 86054 $abc$35683$n4850_1
.sym 86056 $abc$35683$n4821
.sym 86058 basesoc_timer0_reload_storage[26]
.sym 86059 basesoc_timer0_reload_storage[5]
.sym 86061 $abc$35683$n2863
.sym 86062 $abc$35683$n4801_1
.sym 86063 $abc$35683$n4808_1
.sym 86064 $abc$35683$n4849_1
.sym 86067 basesoc_timer0_value_status[29]
.sym 86068 $abc$35683$n4849_1
.sym 86069 $abc$35683$n4850_1
.sym 86070 $abc$35683$n4801_1
.sym 86073 $abc$35683$n3264
.sym 86074 basesoc_timer0_value_status[18]
.sym 86075 $abc$35683$n4792_1
.sym 86076 basesoc_timer0_reload_storage[2]
.sym 86079 $abc$35683$n4821
.sym 86080 $abc$35683$n4820_1
.sym 86081 basesoc_timer0_value_status[26]
.sym 86082 $abc$35683$n4801_1
.sym 86085 basesoc_timer0_value_status[10]
.sym 86086 $abc$35683$n3273
.sym 86087 basesoc_timer0_reload_storage[26]
.sym 86088 $abc$35683$n4808_1
.sym 86091 $abc$35683$n3273
.sym 86092 basesoc_timer0_value_status[13]
.sym 86093 $abc$35683$n4808_1
.sym 86094 basesoc_timer0_reload_storage[29]
.sym 86099 basesoc_dat_w[4]
.sym 86103 $abc$35683$n4792_1
.sym 86104 basesoc_timer0_value_status[21]
.sym 86105 basesoc_timer0_reload_storage[5]
.sym 86106 $abc$35683$n3264
.sym 86110 $abc$35683$n5958
.sym 86111 basesoc_timer0_eventmanager_status_w
.sym 86112 basesoc_timer0_reload_storage[28]
.sym 86113 $abc$35683$n2863
.sym 86114 clk12_$glb_clk
.sym 86115 sys_rst_$glb_sr
.sym 86117 basesoc_timer0_value[18]
.sym 86118 basesoc_timer0_value[30]
.sym 86119 $abc$35683$n5050_1
.sym 86120 basesoc_timer0_value[26]
.sym 86121 basesoc_timer0_value[29]
.sym 86122 $abc$35683$n5042_1
.sym 86123 $abc$35683$n5048_1
.sym 86133 basesoc_timer0_load_storage[25]
.sym 86135 basesoc_timer0_load_storage[28]
.sym 86136 basesoc_timer0_en_storage
.sym 86137 basesoc_timer0_en_storage
.sym 86139 basesoc_dat_w[4]
.sym 86140 basesoc_timer0_load_storage[7]
.sym 86160 basesoc_timer0_value[17]
.sym 86171 basesoc_timer0_value[10]
.sym 86174 basesoc_timer0_value[18]
.sym 86178 basesoc_timer0_value[29]
.sym 86184 $abc$35683$n2873
.sym 86185 basesoc_timer0_value[26]
.sym 86193 basesoc_timer0_value[26]
.sym 86210 basesoc_timer0_value[29]
.sym 86220 basesoc_timer0_value[10]
.sym 86229 basesoc_timer0_value[17]
.sym 86234 basesoc_timer0_value[18]
.sym 86236 $abc$35683$n2873
.sym 86237 clk12_$glb_clk
.sym 86238 sys_rst_$glb_sr
.sym 86243 basesoc_timer0_load_storage[2]
.sym 86244 basesoc_timer0_load_storage[5]
.sym 86245 basesoc_timer0_load_storage[7]
.sym 86253 basesoc_timer0_reload_storage[29]
.sym 86257 basesoc_timer0_en_storage
.sym 86258 basesoc_timer0_en_storage
.sym 86374 basesoc_timer0_reload_storage[26]
.sym 86384 basesoc_dat_w[7]
.sym 86385 basesoc_timer0_reload_storage[5]
.sym 86585 spram_datain10[8]
.sym 86586 $abc$35683$n3433
.sym 86587 $abc$35683$n3812
.sym 86588 $abc$35683$n3802
.sym 86589 $abc$35683$n3439
.sym 86590 spram_datain00[8]
.sym 86591 $abc$35683$n3806_1
.sym 86592 $abc$35683$n3809_1
.sym 86597 user_btn2
.sym 86606 user_btn2
.sym 86617 spram_maskwren10[2]
.sym 86618 array_muxed0[2]
.sym 86619 array_muxed0[6]
.sym 86620 spram_dataout10[11]
.sym 86644 array_muxed0[14]
.sym 86649 array_muxed1[9]
.sym 86650 array_muxed1[7]
.sym 86655 array_muxed0[14]
.sym 86658 array_muxed1[6]
.sym 86660 array_muxed1[6]
.sym 86661 array_muxed0[14]
.sym 86667 array_muxed1[9]
.sym 86668 array_muxed0[14]
.sym 86674 array_muxed1[9]
.sym 86675 array_muxed0[14]
.sym 86685 array_muxed1[7]
.sym 86687 array_muxed0[14]
.sym 86697 array_muxed1[7]
.sym 86699 array_muxed0[14]
.sym 86702 array_muxed0[14]
.sym 86705 array_muxed1[6]
.sym 86711 spiflash_miso
.sym 86713 spram_datain00[3]
.sym 86714 spram_datain10[3]
.sym 86715 spram_maskwren10[0]
.sym 86716 spram_datain00[2]
.sym 86717 spram_datain00[13]
.sym 86718 spram_datain10[2]
.sym 86719 spram_datain10[13]
.sym 86720 spram_maskwren00[0]
.sym 86721 array_muxed1[8]
.sym 86724 $abc$35683$n2780
.sym 86725 $abc$35683$n2973
.sym 86727 $abc$35683$n3815
.sym 86729 spram_datain00[9]
.sym 86730 $abc$35683$n3809_1
.sym 86732 spram_dataout00[4]
.sym 86734 array_muxed0[14]
.sym 86735 spram_datain00[7]
.sym 86742 spram_dataout00[12]
.sym 86743 spram_dataout00[9]
.sym 86746 spram_dataout00[14]
.sym 86747 $abc$35683$n3433
.sym 86750 spiflash_miso
.sym 86751 spram_datain10[9]
.sym 86752 $abc$35683$n3802
.sym 86764 spram_maskwren10[0]
.sym 86766 array_muxed0[2]
.sym 86768 spram_dataout10[12]
.sym 86769 spram_dataout10[9]
.sym 86771 spiflash_miso
.sym 86772 spiflash_mosi
.sym 86782 spram_dataout10[8]
.sym 86877 spram_datain10[0]
.sym 86879 spram_datain00[0]
.sym 86885 array_muxed1[13]
.sym 86888 spram_datain10[12]
.sym 86889 array_muxed0[6]
.sym 86894 array_muxed2[0]
.sym 86897 spiflash_miso
.sym 86898 user_btn0
.sym 86899 array_muxed0[14]
.sym 86902 $abc$35683$n3090
.sym 86903 spram_datain00[0]
.sym 86907 user_btn0
.sym 86915 $abc$35683$n2934
.sym 86926 csrbank2_bitbang_en0_w
.sym 86932 basesoc_ctrl_reset_reset_r
.sym 86937 basesoc_dat_w[2]
.sym 86939 csrbank2_bitbang0_w[2]
.sym 86941 $abc$35683$n220
.sym 86947 csrbank2_bitbang0_w[2]
.sym 86948 csrbank2_bitbang_en0_w
.sym 86949 $abc$35683$n220
.sym 86961 basesoc_dat_w[2]
.sym 86983 basesoc_ctrl_reset_reset_r
.sym 86992 $abc$35683$n2934
.sym 86993 clk12_$glb_clk
.sym 86994 sys_rst_$glb_sr
.sym 86999 basesoc_ctrl_storage[1]
.sym 87012 spram_dataout10[3]
.sym 87014 array_muxed1[5]
.sym 87019 array_muxed1[0]
.sym 87020 basesoc_ctrl_storage[1]
.sym 87021 user_btn0
.sym 87022 array_muxed0[9]
.sym 87026 basesoc_dat_w[1]
.sym 87028 csrbank2_bitbang0_w[0]
.sym 87038 $abc$35683$n2936
.sym 87041 csrbank2_bitbang_en0_w
.sym 87042 csrbank2_bitbang0_w[0]
.sym 87066 basesoc_ctrl_reset_reset_r
.sym 87067 spiflash_bus_dat_r[7]
.sym 87081 spiflash_bus_dat_r[7]
.sym 87083 csrbank2_bitbang0_w[0]
.sym 87084 csrbank2_bitbang_en0_w
.sym 87099 basesoc_ctrl_reset_reset_r
.sym 87115 $abc$35683$n2936
.sym 87116 clk12_$glb_clk
.sym 87117 sys_rst_$glb_sr
.sym 87118 waittimer0_count[14]
.sym 87119 $abc$35683$n146
.sym 87120 waittimer0_count[15]
.sym 87121 waittimer0_count[6]
.sym 87122 $abc$35683$n150
.sym 87123 $abc$35683$n144
.sym 87124 $abc$35683$n140
.sym 87125 waittimer0_count[12]
.sym 87132 $abc$35683$n2936
.sym 87144 $abc$35683$n3217
.sym 87145 $abc$35683$n3092
.sym 87146 basesoc_dat_w[2]
.sym 87147 csrbank2_bitbang0_w[1]
.sym 87149 waittimer0_count[12]
.sym 87150 basesoc_uart_phy_rx_bitcount[1]
.sym 87151 $abc$35683$n5863
.sym 87159 $abc$35683$n3198
.sym 87166 $abc$35683$n3304
.sym 87171 $abc$35683$n3300_1
.sym 87175 $abc$35683$n142
.sym 87179 basesoc_uart_phy_rx_busy
.sym 87180 sys_rst
.sym 87181 $abc$35683$n140
.sym 87182 $abc$35683$n148
.sym 87183 basesoc_uart_phy_rx_bitcount[1]
.sym 87184 $abc$35683$n146
.sym 87186 $abc$35683$n2776
.sym 87187 $abc$35683$n150
.sym 87188 $abc$35683$n144
.sym 87189 $abc$35683$n3334
.sym 87190 basesoc_we
.sym 87192 basesoc_uart_phy_rx_busy
.sym 87195 basesoc_uart_phy_rx_bitcount[1]
.sym 87216 basesoc_we
.sym 87217 $abc$35683$n3334
.sym 87218 $abc$35683$n3198
.sym 87219 sys_rst
.sym 87228 $abc$35683$n142
.sym 87229 $abc$35683$n3300_1
.sym 87230 $abc$35683$n140
.sym 87231 $abc$35683$n3304
.sym 87234 $abc$35683$n148
.sym 87235 $abc$35683$n144
.sym 87236 $abc$35683$n150
.sym 87237 $abc$35683$n146
.sym 87238 $abc$35683$n2776
.sym 87239 clk12_$glb_clk
.sym 87240 sys_rst_$glb_sr
.sym 87243 $abc$35683$n5843
.sym 87244 $abc$35683$n5845
.sym 87245 $abc$35683$n5847
.sym 87246 $abc$35683$n5849
.sym 87247 $abc$35683$n5851
.sym 87248 $abc$35683$n5853
.sym 87252 basesoc_dat_w[6]
.sym 87253 $abc$35683$n2897
.sym 87261 $abc$35683$n2897
.sym 87263 $abc$35683$n3198
.sym 87265 waittimer0_count[15]
.sym 87267 $abc$35683$n5869
.sym 87268 $abc$35683$n148
.sym 87282 basesoc_uart_phy_rx_bitcount[1]
.sym 87283 basesoc_uart_phy_rx_busy
.sym 87284 $abc$35683$n2780
.sym 87294 $abc$35683$n142
.sym 87295 basesoc_uart_phy_rx_bitcount[3]
.sym 87298 sys_rst
.sym 87301 $abc$35683$n6070
.sym 87302 basesoc_uart_phy_rx_bitcount[2]
.sym 87304 $abc$35683$n3217
.sym 87305 basesoc_uart_phy_rx_bitcount[0]
.sym 87308 $abc$35683$n6068
.sym 87314 $nextpnr_ICESTORM_LC_21$O
.sym 87316 basesoc_uart_phy_rx_bitcount[0]
.sym 87320 $auto$alumacc.cc:474:replace_alu$6017.C[2]
.sym 87322 basesoc_uart_phy_rx_bitcount[1]
.sym 87326 $auto$alumacc.cc:474:replace_alu$6017.C[3]
.sym 87329 basesoc_uart_phy_rx_bitcount[2]
.sym 87330 $auto$alumacc.cc:474:replace_alu$6017.C[2]
.sym 87334 basesoc_uart_phy_rx_bitcount[3]
.sym 87336 $auto$alumacc.cc:474:replace_alu$6017.C[3]
.sym 87340 basesoc_uart_phy_rx_busy
.sym 87342 $abc$35683$n6068
.sym 87345 $abc$35683$n6070
.sym 87347 basesoc_uart_phy_rx_busy
.sym 87352 $abc$35683$n142
.sym 87357 basesoc_uart_phy_rx_busy
.sym 87358 $abc$35683$n3217
.sym 87359 basesoc_uart_phy_rx_bitcount[0]
.sym 87360 sys_rst
.sym 87361 $abc$35683$n2780
.sym 87362 clk12_$glb_clk
.sym 87363 sys_rst_$glb_sr
.sym 87364 $abc$35683$n5855
.sym 87365 $abc$35683$n5857
.sym 87366 $abc$35683$n5859
.sym 87367 $abc$35683$n5861
.sym 87368 $abc$35683$n5863
.sym 87369 $abc$35683$n5865
.sym 87370 $abc$35683$n5867
.sym 87371 $abc$35683$n5869
.sym 87375 $abc$35683$n4917
.sym 87380 $abc$35683$n2780
.sym 87382 $abc$35683$n3300_1
.sym 87388 basesoc_dat_w[6]
.sym 87390 $abc$35683$n3212
.sym 87391 basesoc_uart_phy_rx_bitcount[0]
.sym 87393 $abc$35683$n5867
.sym 87394 $abc$35683$n3090
.sym 87395 basesoc_we
.sym 87396 $abc$35683$n3215
.sym 87409 basesoc_uart_phy_rx_bitcount[2]
.sym 87410 sys_rst
.sym 87412 basesoc_uart_phy_rx_bitcount[0]
.sym 87416 $abc$35683$n2897
.sym 87418 basesoc_uart_phy_rx_bitcount[3]
.sym 87420 $abc$35683$n5853
.sym 87422 basesoc_uart_phy_rx_bitcount[1]
.sym 87423 $abc$35683$n5859
.sym 87428 $abc$35683$n148
.sym 87429 $abc$35683$n5871
.sym 87433 $abc$35683$n3217
.sym 87434 user_btn0
.sym 87438 basesoc_uart_phy_rx_bitcount[3]
.sym 87439 basesoc_uart_phy_rx_bitcount[1]
.sym 87440 basesoc_uart_phy_rx_bitcount[2]
.sym 87441 basesoc_uart_phy_rx_bitcount[0]
.sym 87450 user_btn0
.sym 87451 sys_rst
.sym 87453 $abc$35683$n5871
.sym 87458 $abc$35683$n148
.sym 87462 user_btn0
.sym 87463 sys_rst
.sym 87464 $abc$35683$n5853
.sym 87468 basesoc_uart_phy_rx_bitcount[1]
.sym 87469 basesoc_uart_phy_rx_bitcount[3]
.sym 87470 basesoc_uart_phy_rx_bitcount[0]
.sym 87471 basesoc_uart_phy_rx_bitcount[2]
.sym 87475 $abc$35683$n3217
.sym 87477 sys_rst
.sym 87480 sys_rst
.sym 87481 $abc$35683$n5859
.sym 87483 user_btn0
.sym 87484 $abc$35683$n2897
.sym 87485 clk12_$glb_clk
.sym 87487 $abc$35683$n5871
.sym 87489 basesoc_ctrl_storage[0]
.sym 87494 waittimer0_count[16]
.sym 87498 user_btn2
.sym 87512 $abc$35683$n2934
.sym 87513 basesoc_ctrl_storage[1]
.sym 87514 basesoc_dat_w[1]
.sym 87517 $abc$35683$n3274
.sym 87520 $abc$35683$n3254
.sym 87521 $abc$35683$n3254
.sym 87522 $abc$35683$n3274
.sym 87531 basesoc_uart_phy_rx_busy
.sym 87551 basesoc_uart_phy_rx_bitcount[0]
.sym 87553 $abc$35683$n6064
.sym 87554 $PACKER_VCC_NET
.sym 87555 $abc$35683$n2780
.sym 87567 basesoc_uart_phy_rx_bitcount[0]
.sym 87569 $PACKER_VCC_NET
.sym 87604 $abc$35683$n6064
.sym 87605 basesoc_uart_phy_rx_busy
.sym 87607 $abc$35683$n2780
.sym 87608 clk12_$glb_clk
.sym 87609 sys_rst_$glb_sr
.sym 87610 $abc$35683$n4919_1
.sym 87611 basesoc_ctrl_storage[15]
.sym 87612 $abc$35683$n4889_1
.sym 87613 $abc$35683$n4920
.sym 87614 $abc$35683$n3401
.sym 87615 $abc$35683$n3400_1
.sym 87616 $abc$35683$n4881
.sym 87617 basesoc_ctrl_storage[8]
.sym 87621 $abc$35683$n3198
.sym 87634 csrbank2_bitbang0_w[1]
.sym 87635 $abc$35683$n4891
.sym 87637 $abc$35683$n3092
.sym 87639 basesoc_ctrl_reset_reset_r
.sym 87640 $PACKER_VCC_NET
.sym 87641 $abc$35683$n3092
.sym 87642 basesoc_dat_w[6]
.sym 87643 basesoc_dat_w[2]
.sym 87645 $abc$35683$n2872
.sym 87651 basesoc_ctrl_bus_errors[4]
.sym 87652 $abc$35683$n2872
.sym 87653 $abc$35683$n4905
.sym 87654 array_muxed1[6]
.sym 87655 basesoc_ctrl_bus_errors[8]
.sym 87656 $abc$35683$n4901_1
.sym 87658 basesoc_ctrl_bus_errors[12]
.sym 87660 $abc$35683$n4878
.sym 87661 $abc$35683$n4886_1
.sym 87662 $abc$35683$n4887
.sym 87663 basesoc_ctrl_bus_errors[0]
.sym 87664 $abc$35683$n3276
.sym 87665 basesoc_we
.sym 87666 $abc$35683$n4883_1
.sym 87668 $abc$35683$n4904_1
.sym 87670 $abc$35683$n4877_1
.sym 87671 sys_rst
.sym 87672 $abc$35683$n3265
.sym 87673 basesoc_ctrl_storage[1]
.sym 87674 $abc$35683$n2873_1
.sym 87675 basesoc_ctrl_bus_errors[1]
.sym 87677 $abc$35683$n3274
.sym 87680 $abc$35683$n3334
.sym 87681 $abc$35683$n4881
.sym 87682 $abc$35683$n2873_1
.sym 87687 array_muxed1[6]
.sym 87690 basesoc_ctrl_bus_errors[12]
.sym 87691 basesoc_ctrl_bus_errors[4]
.sym 87692 $abc$35683$n3265
.sym 87693 $abc$35683$n3276
.sym 87696 $abc$35683$n3276
.sym 87697 basesoc_ctrl_bus_errors[1]
.sym 87698 basesoc_ctrl_storage[1]
.sym 87699 $abc$35683$n3274
.sym 87702 basesoc_ctrl_bus_errors[0]
.sym 87703 $abc$35683$n3276
.sym 87704 $abc$35683$n3265
.sym 87705 basesoc_ctrl_bus_errors[8]
.sym 87708 $abc$35683$n4905
.sym 87709 $abc$35683$n4901_1
.sym 87710 $abc$35683$n2873_1
.sym 87711 $abc$35683$n4904_1
.sym 87714 $abc$35683$n4881
.sym 87715 $abc$35683$n4878
.sym 87716 $abc$35683$n4877_1
.sym 87717 $abc$35683$n2873_1
.sym 87720 sys_rst
.sym 87721 $abc$35683$n2872
.sym 87722 $abc$35683$n3334
.sym 87723 basesoc_we
.sym 87726 $abc$35683$n2873_1
.sym 87727 $abc$35683$n4887
.sym 87728 $abc$35683$n4886_1
.sym 87729 $abc$35683$n4883_1
.sym 87731 clk12_$glb_clk
.sym 87732 sys_rst_$glb_sr
.sym 87733 $abc$35683$n3402_1
.sym 87734 $abc$35683$n128
.sym 87735 $abc$35683$n3399
.sym 87736 $abc$35683$n3403_1
.sym 87737 $abc$35683$n130
.sym 87738 $abc$35683$n132
.sym 87739 $abc$35683$n4890
.sym 87740 $abc$35683$n126
.sym 87745 basesoc_ctrl_bus_errors[4]
.sym 87749 basesoc_ctrl_bus_errors[5]
.sym 87752 $abc$35683$n3276
.sym 87756 basesoc_ctrl_reset_reset_r
.sym 87758 $abc$35683$n2873_1
.sym 87759 $abc$35683$n4921
.sym 87761 basesoc_ctrl_bus_errors[1]
.sym 87765 $abc$35683$n3271
.sym 87767 $abc$35683$n9
.sym 87776 basesoc_ctrl_storage[29]
.sym 87777 $abc$35683$n3274
.sym 87778 $abc$35683$n3271
.sym 87779 basesoc_ctrl_bus_errors[6]
.sym 87780 $abc$35683$n4884
.sym 87782 $abc$35683$n2873_1
.sym 87783 $abc$35683$n11
.sym 87784 basesoc_ctrl_bus_errors[9]
.sym 87785 $abc$35683$n3090
.sym 87786 $abc$35683$n120
.sym 87787 $abc$35683$n3265
.sym 87790 basesoc_ctrl_bus_errors[28]
.sym 87791 sys_rst
.sym 87793 $abc$35683$n3254
.sym 87794 $abc$35683$n3260
.sym 87795 basesoc_ctrl_bus_errors[5]
.sym 87797 $abc$35683$n126
.sym 87798 $abc$35683$n3276
.sym 87799 $abc$35683$n4902
.sym 87800 basesoc_ctrl_bus_errors[25]
.sym 87801 basesoc_we
.sym 87802 $abc$35683$n130
.sym 87803 $abc$35683$n132
.sym 87805 $abc$35683$n3254
.sym 87807 $abc$35683$n132
.sym 87808 $abc$35683$n3276
.sym 87809 $abc$35683$n3254
.sym 87810 basesoc_ctrl_bus_errors[6]
.sym 87813 sys_rst
.sym 87814 basesoc_we
.sym 87815 $abc$35683$n2873_1
.sym 87816 $abc$35683$n3254
.sym 87819 basesoc_ctrl_bus_errors[28]
.sym 87820 $abc$35683$n120
.sym 87821 $abc$35683$n3271
.sym 87822 $abc$35683$n3274
.sym 87825 basesoc_ctrl_bus_errors[9]
.sym 87826 $abc$35683$n3271
.sym 87827 basesoc_ctrl_bus_errors[25]
.sym 87828 $abc$35683$n3265
.sym 87831 $abc$35683$n11
.sym 87837 $abc$35683$n130
.sym 87838 $abc$35683$n4902
.sym 87839 $abc$35683$n3254
.sym 87843 basesoc_ctrl_storage[29]
.sym 87844 $abc$35683$n3276
.sym 87845 $abc$35683$n3260
.sym 87846 basesoc_ctrl_bus_errors[5]
.sym 87849 $abc$35683$n126
.sym 87851 $abc$35683$n3254
.sym 87852 $abc$35683$n4884
.sym 87853 $abc$35683$n3090
.sym 87854 clk12_$glb_clk
.sym 87856 $abc$35683$n4891
.sym 87857 $abc$35683$n4902
.sym 87858 $abc$35683$n3393
.sym 87859 $abc$35683$n3108
.sym 87860 $abc$35683$n138
.sym 87861 $abc$35683$n3396
.sym 87862 $abc$35683$n136
.sym 87863 $abc$35683$n4921
.sym 87870 basesoc_ctrl_bus_errors[9]
.sym 87871 $abc$35683$n3274
.sym 87875 $abc$35683$n3265
.sym 87876 $abc$35683$n3257
.sym 87878 basesoc_ctrl_bus_errors[8]
.sym 87880 basesoc_dat_w[6]
.sym 87881 basesoc_ctrl_bus_errors[0]
.sym 87884 $abc$35683$n13
.sym 87885 $abc$35683$n3265
.sym 87886 $abc$35683$n3090
.sym 87889 basesoc_ctrl_bus_errors[1]
.sym 87890 $abc$35683$n11
.sym 87904 $abc$35683$n3268
.sym 87907 basesoc_ctrl_bus_errors[17]
.sym 87910 sys_rst
.sym 87911 basesoc_dat_w[4]
.sym 87913 basesoc_dat_w[3]
.sym 87917 $abc$35683$n3257
.sym 87919 $abc$35683$n136
.sym 87920 $abc$35683$n4885
.sym 87922 $abc$35683$n3260
.sym 87924 $abc$35683$n3092
.sym 87927 basesoc_dat_w[5]
.sym 87928 basesoc_ctrl_storage[17]
.sym 87937 sys_rst
.sym 87938 basesoc_dat_w[4]
.sym 87942 basesoc_dat_w[3]
.sym 87960 basesoc_dat_w[5]
.sym 87966 $abc$35683$n136
.sym 87968 $abc$35683$n3260
.sym 87969 $abc$35683$n4885
.sym 87972 $abc$35683$n3268
.sym 87973 basesoc_ctrl_storage[17]
.sym 87974 basesoc_ctrl_bus_errors[17]
.sym 87975 $abc$35683$n3257
.sym 87976 $abc$35683$n3092
.sym 87977 clk12_$glb_clk
.sym 87978 sys_rst_$glb_sr
.sym 87979 $abc$35683$n3395_1
.sym 87980 $abc$35683$n122
.sym 87981 $abc$35683$n3398_1
.sym 87982 $abc$35683$n3397_1
.sym 87983 $abc$35683$n4914
.sym 87984 $abc$35683$n124
.sym 87985 $abc$35683$n4915
.sym 87986 $abc$35683$n3394_1
.sym 87989 $abc$35683$n3196
.sym 87990 user_btn2
.sym 87992 $abc$35683$n3260
.sym 87993 basesoc_ctrl_bus_errors[17]
.sym 87994 $abc$35683$n2831
.sym 87995 $abc$35683$n3268
.sym 88000 $abc$35683$n3268
.sym 88001 $abc$35683$n7
.sym 88003 $abc$35683$n3306
.sym 88004 adr[2]
.sym 88005 $abc$35683$n2934
.sym 88009 $abc$35683$n3274
.sym 88012 $abc$35683$n3254
.sym 88013 $abc$35683$n224
.sym 88014 basesoc_dat_w[1]
.sym 88020 basesoc_ctrl_storage[22]
.sym 88022 basesoc_ctrl_bus_errors[29]
.sym 88025 basesoc_dat_w[2]
.sym 88026 basesoc_ctrl_bus_errors[13]
.sym 88030 $abc$35683$n3393
.sym 88032 $abc$35683$n4908
.sym 88033 sys_rst
.sym 88035 $abc$35683$n4916_1
.sym 88036 $abc$35683$n4909
.sym 88037 basesoc_ctrl_bus_errors[14]
.sym 88038 basesoc_ctrl_bus_errors[1]
.sym 88040 $abc$35683$n4914
.sym 88041 basesoc_ctrl_bus_errors[0]
.sym 88044 $abc$35683$n3271
.sym 88045 $abc$35683$n3257
.sym 88046 basesoc_ctrl_storage[30]
.sym 88047 $abc$35683$n3105
.sym 88048 $abc$35683$n3260
.sym 88050 $abc$35683$n3265
.sym 88055 basesoc_ctrl_bus_errors[13]
.sym 88056 $abc$35683$n3265
.sym 88067 basesoc_ctrl_bus_errors[1]
.sym 88071 basesoc_ctrl_bus_errors[0]
.sym 88072 sys_rst
.sym 88073 $abc$35683$n3393
.sym 88077 $abc$35683$n4916_1
.sym 88078 basesoc_ctrl_storage[30]
.sym 88079 $abc$35683$n4914
.sym 88080 $abc$35683$n3260
.sym 88084 sys_rst
.sym 88085 basesoc_dat_w[2]
.sym 88089 basesoc_ctrl_bus_errors[29]
.sym 88090 $abc$35683$n3271
.sym 88091 $abc$35683$n4909
.sym 88092 $abc$35683$n4908
.sym 88095 $abc$35683$n3265
.sym 88096 basesoc_ctrl_storage[22]
.sym 88097 basesoc_ctrl_bus_errors[14]
.sym 88098 $abc$35683$n3257
.sym 88099 $abc$35683$n3105
.sym 88100 clk12_$glb_clk
.sym 88101 sys_rst_$glb_sr
.sym 88102 $abc$35683$n4910_1
.sym 88105 $abc$35683$n224
.sym 88106 $abc$35683$n222
.sym 88107 $abc$35683$n134
.sym 88108 $abc$35683$n4903
.sym 88116 basesoc_ctrl_bus_errors[25]
.sym 88118 basesoc_ctrl_bus_errors[29]
.sym 88121 sys_rst
.sym 88127 basesoc_dat_w[6]
.sym 88129 $abc$35683$n2872
.sym 88130 csrbank2_bitbang0_w[1]
.sym 88131 $abc$35683$n4903
.sym 88132 basesoc_ctrl_reset_reset_r
.sym 88134 interface1_bank_bus_dat_r[5]
.sym 88136 basesoc_dat_w[2]
.sym 88144 basesoc_dat_w[5]
.sym 88145 basesoc_ctrl_storage[13]
.sym 88153 array_muxed0[3]
.sym 88155 $abc$35683$n4913_1
.sym 88157 $abc$35683$n4907_1
.sym 88158 $abc$35683$n4911
.sym 88159 $abc$35683$n4910_1
.sym 88160 $abc$35683$n2873_1
.sym 88163 array_muxed0[2]
.sym 88164 sys_rst
.sym 88167 $abc$35683$n3257
.sym 88168 $abc$35683$n2873_1
.sym 88170 $abc$35683$n4917
.sym 88171 $abc$35683$n3254
.sym 88172 $abc$35683$n134
.sym 88176 $abc$35683$n4910_1
.sym 88177 $abc$35683$n2873_1
.sym 88178 $abc$35683$n4911
.sym 88179 $abc$35683$n4907_1
.sym 88182 sys_rst
.sym 88184 basesoc_dat_w[5]
.sym 88188 $abc$35683$n2873_1
.sym 88189 $abc$35683$n4913_1
.sym 88190 $abc$35683$n4917
.sym 88194 array_muxed0[3]
.sym 88214 array_muxed0[2]
.sym 88218 $abc$35683$n3254
.sym 88219 basesoc_ctrl_storage[13]
.sym 88220 $abc$35683$n3257
.sym 88221 $abc$35683$n134
.sym 88223 clk12_$glb_clk
.sym 88224 sys_rst_$glb_sr
.sym 88225 csrbank2_bitbang0_w[1]
.sym 88226 csrbank2_bitbang0_w[3]
.sym 88229 $abc$35683$n3254
.sym 88249 array_muxed0[2]
.sym 88252 basesoc_adr[3]
.sym 88257 $abc$35683$n3271
.sym 88258 adr[2]
.sym 88259 $abc$35683$n3196
.sym 88268 $abc$35683$n2917
.sym 88274 $abc$35683$n2916
.sym 88275 $abc$35683$n3306
.sym 88277 basesoc_adr[3]
.sym 88280 adr[2]
.sym 88282 sys_rst
.sym 88284 $abc$35683$n3200
.sym 88290 adr[1]
.sym 88293 adr[0]
.sym 88296 basesoc_dat_w[2]
.sym 88297 $abc$35683$n2872
.sym 88299 $abc$35683$n3200
.sym 88301 basesoc_adr[3]
.sym 88302 adr[2]
.sym 88305 adr[1]
.sym 88308 adr[0]
.sym 88312 adr[1]
.sym 88313 adr[0]
.sym 88318 $abc$35683$n2872
.sym 88319 adr[2]
.sym 88320 basesoc_adr[3]
.sym 88324 $abc$35683$n2916
.sym 88329 $abc$35683$n2916
.sym 88330 sys_rst
.sym 88331 basesoc_dat_w[2]
.sym 88332 $abc$35683$n3306
.sym 88337 adr[0]
.sym 88338 adr[1]
.sym 88342 adr[0]
.sym 88343 adr[1]
.sym 88345 $abc$35683$n2917
.sym 88346 clk12_$glb_clk
.sym 88347 sys_rst_$glb_sr
.sym 88359 $abc$35683$n3228
.sym 88362 $abc$35683$n2917
.sym 88366 $abc$35683$n3200
.sym 88372 basesoc_dat_w[6]
.sym 88375 basesoc_ctrl_reset_reset_r
.sym 88376 $abc$35683$n3260
.sym 88379 csrbank0_leds_out0_w[3]
.sym 88381 adr[1]
.sym 88389 eventmanager_status_w[2]
.sym 88392 eventsourceprocess2_old_trigger
.sym 88396 $abc$35683$n3334
.sym 88398 csrbank2_bitbang0_w[3]
.sym 88404 $abc$35683$n2872
.sym 88422 eventmanager_status_w[2]
.sym 88423 eventsourceprocess2_old_trigger
.sym 88441 eventmanager_status_w[2]
.sym 88458 $abc$35683$n2872
.sym 88459 $abc$35683$n3334
.sym 88460 csrbank2_bitbang0_w[3]
.sym 88469 clk12_$glb_clk
.sym 88470 sys_rst_$glb_sr
.sym 88484 $abc$35683$n2711
.sym 88496 adr[2]
.sym 88502 basesoc_dat_w[1]
.sym 88504 adr[2]
.sym 88514 $abc$35683$n2887
.sym 88525 basesoc_dat_w[2]
.sym 88541 basesoc_dat_w[3]
.sym 88554 basesoc_dat_w[3]
.sym 88566 basesoc_dat_w[2]
.sym 88591 $abc$35683$n2887
.sym 88592 clk12_$glb_clk
.sym 88593 sys_rst_$glb_sr
.sym 88600 basesoc_uart_rx_old_trigger
.sym 88601 basesoc_adr[4]
.sym 88621 $abc$35683$n2872
.sym 88624 basesoc_ctrl_reset_reset_r
.sym 88625 $abc$35683$n3671
.sym 88626 $abc$35683$n2784
.sym 88627 basesoc_dat_w[6]
.sym 88637 $abc$35683$n2784
.sym 88638 adr[0]
.sym 88639 basesoc_uart_eventmanager_storage[0]
.sym 88640 $abc$35683$n3223
.sym 88641 basesoc_ctrl_reset_reset_r
.sym 88644 basesoc_uart_eventmanager_pending_w[0]
.sym 88645 basesoc_uart_eventmanager_storage[1]
.sym 88646 $abc$35683$n2872
.sym 88649 $abc$35683$n2783
.sym 88650 basesoc_uart_rx_fifo_readable
.sym 88651 adr[1]
.sym 88655 sys_rst
.sym 88656 adr[2]
.sym 88659 $abc$35683$n3224
.sym 88664 adr[2]
.sym 88668 sys_rst
.sym 88669 $abc$35683$n2783
.sym 88670 basesoc_ctrl_reset_reset_r
.sym 88671 $abc$35683$n3223
.sym 88676 $abc$35683$n2783
.sym 88686 adr[0]
.sym 88687 basesoc_uart_eventmanager_pending_w[0]
.sym 88688 adr[2]
.sym 88689 basesoc_uart_eventmanager_storage[0]
.sym 88699 $abc$35683$n2872
.sym 88700 $abc$35683$n3224
.sym 88701 adr[2]
.sym 88710 basesoc_uart_eventmanager_storage[1]
.sym 88711 basesoc_uart_rx_fifo_readable
.sym 88712 adr[2]
.sym 88713 adr[1]
.sym 88714 $abc$35683$n2784
.sym 88715 clk12_$glb_clk
.sym 88716 sys_rst_$glb_sr
.sym 88718 $abc$35683$n2871
.sym 88720 $abc$35683$n2787
.sym 88721 basesoc_uart_eventmanager_pending_w[1]
.sym 88724 $abc$35683$n2788
.sym 88728 basesoc_dat_w[6]
.sym 88733 $abc$35683$n2887
.sym 88734 basesoc_adr[4]
.sym 88742 $abc$35683$n4801_1
.sym 88743 basesoc_timer0_eventmanager_status_w
.sym 88744 basesoc_adr[3]
.sym 88746 adr[2]
.sym 88747 $abc$35683$n3196
.sym 88750 basesoc_uart_rx_fifo_readable
.sym 88751 basesoc_adr[4]
.sym 88752 $abc$35683$n2873
.sym 88759 $abc$35683$n3224
.sym 88760 $abc$35683$n3200
.sym 88761 basesoc_ctrl_reset_reset_r
.sym 88762 basesoc_uart_tx_old_trigger
.sym 88765 basesoc_adr[4]
.sym 88767 basesoc_uart_eventmanager_pending_w[0]
.sym 88769 $abc$35683$n3251
.sym 88770 basesoc_uart_eventmanager_storage[0]
.sym 88771 $abc$35683$n3223
.sym 88772 basesoc_dat_w[1]
.sym 88774 adr[2]
.sym 88775 sys_rst
.sym 88776 basesoc_uart_eventmanager_storage[1]
.sym 88777 basesoc_we
.sym 88778 $abc$35683$n3198
.sym 88780 basesoc_uart_eventmanager_status_w[0]
.sym 88785 $abc$35683$n2790
.sym 88786 basesoc_uart_eventmanager_pending_w[1]
.sym 88793 $abc$35683$n3223
.sym 88794 basesoc_dat_w[1]
.sym 88797 basesoc_uart_eventmanager_pending_w[1]
.sym 88798 basesoc_uart_eventmanager_pending_w[0]
.sym 88799 basesoc_uart_eventmanager_storage[0]
.sym 88800 basesoc_uart_eventmanager_storage[1]
.sym 88806 basesoc_dat_w[1]
.sym 88809 $abc$35683$n3224
.sym 88810 $abc$35683$n3200
.sym 88811 sys_rst
.sym 88812 adr[2]
.sym 88816 basesoc_ctrl_reset_reset_r
.sym 88821 basesoc_we
.sym 88824 $abc$35683$n3251
.sym 88827 basesoc_uart_tx_old_trigger
.sym 88829 basesoc_uart_eventmanager_status_w[0]
.sym 88835 basesoc_adr[4]
.sym 88836 $abc$35683$n3198
.sym 88837 $abc$35683$n2790
.sym 88838 clk12_$glb_clk
.sym 88839 sys_rst_$glb_sr
.sym 88844 $abc$35683$n3293
.sym 88845 $abc$35683$n3292_1
.sym 88847 basesoc_timer0_load_storage[3]
.sym 88851 basesoc_timer0_value[11]
.sym 88854 basesoc_timer0_en_storage
.sym 88857 $abc$35683$n2788
.sym 88858 $abc$35683$n3276
.sym 88859 basesoc_uart_rx_fifo_readable
.sym 88860 $abc$35683$n2788
.sym 88863 basesoc_ctrl_reset_reset_r
.sym 88864 basesoc_dat_w[6]
.sym 88866 $abc$35683$n2861
.sym 88867 csrbank0_leds_out0_w[3]
.sym 88868 $abc$35683$n3260
.sym 88872 basesoc_timer0_value[3]
.sym 88875 basesoc_ctrl_reset_reset_r
.sym 88881 adr[2]
.sym 88883 basesoc_timer0_value_status[24]
.sym 88884 basesoc_adr[3]
.sym 88885 $abc$35683$n5507
.sym 88887 basesoc_uart_eventmanager_status_w[0]
.sym 88888 $abc$35683$n4796_1
.sym 88889 adr[2]
.sym 88891 $abc$35683$n2872
.sym 88892 $abc$35683$n5483
.sym 88893 basesoc_timer0_eventmanager_pending_w
.sym 88894 $abc$35683$n5489
.sym 88895 $abc$35683$n3251
.sym 88896 $abc$35683$n5510
.sym 88897 basesoc_timer0_en_storage
.sym 88899 $abc$35683$n5511
.sym 88902 $abc$35683$n4996
.sym 88903 basesoc_timer0_eventmanager_status_w
.sym 88904 basesoc_timer0_load_storage[3]
.sym 88906 $abc$35683$n3196
.sym 88910 basesoc_timer0_value_status[8]
.sym 88911 basesoc_adr[4]
.sym 88912 $abc$35683$n5508
.sym 88914 basesoc_timer0_en_storage
.sym 88915 basesoc_timer0_load_storage[3]
.sym 88917 $abc$35683$n4996
.sym 88920 $abc$35683$n3251
.sym 88921 $abc$35683$n5483
.sym 88922 basesoc_adr[3]
.sym 88923 $abc$35683$n5511
.sym 88926 $abc$35683$n5510
.sym 88927 basesoc_adr[4]
.sym 88928 $abc$35683$n5508
.sym 88929 basesoc_adr[3]
.sym 88932 $abc$35683$n4796_1
.sym 88933 basesoc_timer0_value_status[24]
.sym 88934 adr[2]
.sym 88935 basesoc_timer0_eventmanager_status_w
.sym 88940 basesoc_uart_eventmanager_status_w[0]
.sym 88944 $abc$35683$n2872
.sym 88945 $abc$35683$n3196
.sym 88946 basesoc_timer0_eventmanager_pending_w
.sym 88947 basesoc_timer0_value_status[8]
.sym 88950 adr[2]
.sym 88951 $abc$35683$n4796_1
.sym 88953 basesoc_adr[3]
.sym 88956 adr[2]
.sym 88957 $abc$35683$n5507
.sym 88958 basesoc_adr[4]
.sym 88959 $abc$35683$n5489
.sym 88961 clk12_$glb_clk
.sym 88962 sys_rst_$glb_sr
.sym 88964 basesoc_timer0_reload_storage[6]
.sym 88965 basesoc_timer0_reload_storage[3]
.sym 88966 $abc$35683$n4831_1
.sym 88967 basesoc_timer0_reload_storage[0]
.sym 88968 $abc$35683$n4996
.sym 88970 basesoc_timer0_reload_storage[2]
.sym 88974 user_btn2
.sym 88987 basesoc_timer0_value[11]
.sym 88988 $abc$35683$n3250
.sym 88991 $abc$35683$n5898
.sym 88993 $abc$35683$n5907
.sym 88995 basesoc_dat_w[1]
.sym 88996 basesoc_timer0_value_status[8]
.sym 88997 $abc$35683$n4833
.sym 89004 $abc$35683$n4833
.sym 89005 $abc$35683$n3200
.sym 89007 $abc$35683$n4798_1
.sym 89008 basesoc_adr[4]
.sym 89009 adr[2]
.sym 89010 basesoc_adr[3]
.sym 89011 $abc$35683$n3264
.sym 89012 basesoc_timer0_value[3]
.sym 89013 $abc$35683$n4834_1
.sym 89015 $abc$35683$n3274
.sym 89016 $abc$35683$n3260
.sym 89017 $abc$35683$n5509
.sym 89019 basesoc_timer0_load_storage[3]
.sym 89022 $abc$35683$n2873
.sym 89023 basesoc_adr[4]
.sym 89024 basesoc_timer0_reload_storage[27]
.sym 89025 basesoc_timer0_value[24]
.sym 89028 basesoc_timer0_value_status[3]
.sym 89029 basesoc_timer0_load_storage[16]
.sym 89030 basesoc_timer0_reload_storage[3]
.sym 89031 $abc$35683$n3253
.sym 89032 $abc$35683$n4835
.sym 89033 $abc$35683$n3273
.sym 89034 $abc$35683$n4832_1
.sym 89038 basesoc_timer0_value[3]
.sym 89043 basesoc_timer0_value_status[3]
.sym 89044 $abc$35683$n3253
.sym 89045 $abc$35683$n4798_1
.sym 89046 basesoc_timer0_load_storage[3]
.sym 89052 basesoc_timer0_value[24]
.sym 89055 $abc$35683$n3200
.sym 89056 basesoc_adr[3]
.sym 89057 adr[2]
.sym 89058 basesoc_adr[4]
.sym 89061 basesoc_timer0_reload_storage[27]
.sym 89062 $abc$35683$n3264
.sym 89063 $abc$35683$n3273
.sym 89064 basesoc_timer0_reload_storage[3]
.sym 89067 basesoc_adr[4]
.sym 89070 $abc$35683$n3274
.sym 89073 $abc$35683$n4833
.sym 89074 $abc$35683$n4832_1
.sym 89075 $abc$35683$n4834_1
.sym 89076 $abc$35683$n4835
.sym 89079 basesoc_adr[4]
.sym 89080 $abc$35683$n5509
.sym 89081 $abc$35683$n3260
.sym 89082 basesoc_timer0_load_storage[16]
.sym 89083 $abc$35683$n2873
.sym 89084 clk12_$glb_clk
.sym 89085 sys_rst_$glb_sr
.sym 89087 basesoc_timer0_reload_storage[22]
.sym 89089 $abc$35683$n5487
.sym 89090 basesoc_timer0_reload_storage[23]
.sym 89091 basesoc_timer0_reload_storage[16]
.sym 89106 $abc$35683$n4798_1
.sym 89110 $abc$35683$n2855
.sym 89111 basesoc_timer0_reload_storage[23]
.sym 89112 basesoc_timer0_load_storage[11]
.sym 89113 $abc$35683$n4798_1
.sym 89115 basesoc_dat_w[6]
.sym 89116 basesoc_timer0_load_storage[8]
.sym 89117 $abc$35683$n3273
.sym 89118 $abc$35683$n5940
.sym 89120 basesoc_timer0_reload_storage[2]
.sym 89129 $abc$35683$n2861
.sym 89131 basesoc_timer0_reload_storage[0]
.sym 89132 basesoc_timer0_reload_storage[24]
.sym 89133 basesoc_ctrl_reset_reset_r
.sym 89134 $abc$35683$n3250
.sym 89135 $abc$35683$n3256
.sym 89136 basesoc_adr[4]
.sym 89139 basesoc_timer0_load_storage[24]
.sym 89140 $abc$35683$n3273
.sym 89141 $abc$35683$n4797
.sym 89142 $abc$35683$n3250
.sym 89145 $abc$35683$n4802_1
.sym 89146 $abc$35683$n5487
.sym 89147 $abc$35683$n4792_1
.sym 89148 basesoc_timer0_value_status[16]
.sym 89149 $abc$35683$n3262
.sym 89150 $abc$35683$n3264
.sym 89151 $abc$35683$n5488
.sym 89153 basesoc_dat_w[2]
.sym 89154 basesoc_timer0_load_storage[8]
.sym 89155 sys_rst
.sym 89158 $abc$35683$n5484
.sym 89160 basesoc_adr[4]
.sym 89161 basesoc_timer0_value_status[16]
.sym 89162 $abc$35683$n4792_1
.sym 89163 $abc$35683$n5487
.sym 89166 sys_rst
.sym 89167 $abc$35683$n3262
.sym 89168 $abc$35683$n3250
.sym 89172 basesoc_timer0_load_storage[8]
.sym 89173 $abc$35683$n3256
.sym 89174 $abc$35683$n3273
.sym 89175 basesoc_timer0_reload_storage[24]
.sym 89178 sys_rst
.sym 89179 $abc$35683$n3250
.sym 89180 $abc$35683$n3264
.sym 89184 basesoc_ctrl_reset_reset_r
.sym 89190 $abc$35683$n5488
.sym 89191 $abc$35683$n5484
.sym 89192 $abc$35683$n3264
.sym 89193 basesoc_timer0_reload_storage[0]
.sym 89197 basesoc_dat_w[2]
.sym 89202 basesoc_timer0_load_storage[24]
.sym 89203 $abc$35683$n3262
.sym 89204 $abc$35683$n4797
.sym 89205 $abc$35683$n4802_1
.sym 89206 $abc$35683$n2861
.sym 89207 clk12_$glb_clk
.sym 89208 sys_rst_$glb_sr
.sym 89209 $abc$35683$n5498
.sym 89210 $abc$35683$n5497
.sym 89211 basesoc_timer0_value_status[6]
.sym 89212 $abc$35683$n5034_1
.sym 89213 basesoc_timer0_value_status[8]
.sym 89214 basesoc_timer0_value_status[27]
.sym 89215 $abc$35683$n2855
.sym 89216 basesoc_timer0_value_status[19]
.sym 89220 basesoc_timer0_load_storage[2]
.sym 89221 $abc$35683$n2873
.sym 89225 $abc$35683$n2861
.sym 89233 basesoc_timer0_reload_storage[7]
.sym 89234 basesoc_uart_rx_fifo_readable
.sym 89235 basesoc_timer0_eventmanager_status_w
.sym 89238 basesoc_timer0_value[2]
.sym 89239 basesoc_timer0_eventmanager_status_w
.sym 89240 $abc$35683$n5883
.sym 89241 $abc$35683$n2873
.sym 89242 $abc$35683$n4801_1
.sym 89244 basesoc_timer0_reload_storage[30]
.sym 89251 $abc$35683$n4801_1
.sym 89252 $abc$35683$n3259
.sym 89253 basesoc_timer0_eventmanager_status_w
.sym 89254 $abc$35683$n5006
.sym 89255 basesoc_timer0_reload_storage[8]
.sym 89256 $abc$35683$n4858_1
.sym 89257 $abc$35683$n3251
.sym 89259 $abc$35683$n5012_1
.sym 89262 basesoc_timer0_en_storage
.sym 89263 $abc$35683$n5898
.sym 89264 $abc$35683$n3262
.sym 89265 $abc$35683$n5907
.sym 89266 $abc$35683$n3256
.sym 89270 $abc$35683$n3267
.sym 89271 basesoc_timer0_value_status[27]
.sym 89272 basesoc_timer0_load_storage[11]
.sym 89273 basesoc_timer0_load_storage[30]
.sym 89274 $abc$35683$n5498
.sym 89275 basesoc_timer0_reload_storage[11]
.sym 89276 basesoc_timer0_load_storage[8]
.sym 89278 $abc$35683$n3267
.sym 89279 basesoc_timer0_reload_storage[14]
.sym 89280 basesoc_timer0_load_storage[19]
.sym 89281 $abc$35683$n5499
.sym 89283 $abc$35683$n5012_1
.sym 89284 basesoc_timer0_en_storage
.sym 89285 basesoc_timer0_load_storage[11]
.sym 89290 basesoc_timer0_reload_storage[11]
.sym 89291 basesoc_timer0_eventmanager_status_w
.sym 89292 $abc$35683$n5907
.sym 89296 basesoc_timer0_load_storage[8]
.sym 89297 $abc$35683$n5006
.sym 89298 basesoc_timer0_en_storage
.sym 89301 basesoc_timer0_load_storage[19]
.sym 89302 basesoc_timer0_reload_storage[11]
.sym 89303 $abc$35683$n3267
.sym 89304 $abc$35683$n3259
.sym 89307 $abc$35683$n5898
.sym 89308 basesoc_timer0_reload_storage[8]
.sym 89310 basesoc_timer0_eventmanager_status_w
.sym 89313 basesoc_timer0_value_status[27]
.sym 89314 basesoc_timer0_load_storage[11]
.sym 89315 $abc$35683$n4801_1
.sym 89316 $abc$35683$n3256
.sym 89319 basesoc_timer0_reload_storage[14]
.sym 89320 $abc$35683$n3262
.sym 89321 $abc$35683$n3267
.sym 89322 basesoc_timer0_load_storage[30]
.sym 89325 $abc$35683$n5498
.sym 89326 $abc$35683$n5499
.sym 89327 $abc$35683$n3251
.sym 89328 $abc$35683$n4858_1
.sym 89330 clk12_$glb_clk
.sym 89331 sys_rst_$glb_sr
.sym 89332 basesoc_timer0_value_status[23]
.sym 89333 $abc$35683$n5036_1
.sym 89334 $abc$35683$n4860_1
.sym 89335 $abc$35683$n5002
.sym 89336 basesoc_timer0_value_status[14]
.sym 89337 $abc$35683$n4861_1
.sym 89338 $abc$35683$n4994
.sym 89339 $abc$35683$n5499
.sym 89346 $abc$35683$n3253
.sym 89348 basesoc_timer0_value[22]
.sym 89354 basesoc_timer0_value[0]
.sym 89356 basesoc_timer0_value[14]
.sym 89357 basesoc_timer0_value[8]
.sym 89358 $abc$35683$n2863
.sym 89359 basesoc_timer0_load_storage[30]
.sym 89360 $abc$35683$n3260
.sym 89361 basesoc_timer0_reload_storage[11]
.sym 89363 $abc$35683$n2861
.sym 89364 basesoc_timer0_value[3]
.sym 89366 basesoc_timer0_value[27]
.sym 89367 basesoc_timer0_reload_storage[16]
.sym 89376 basesoc_timer0_eventmanager_status_w
.sym 89377 basesoc_timer0_load_storage[23]
.sym 89378 $abc$35683$n5028_1
.sym 89379 basesoc_timer0_load_storage[19]
.sym 89380 basesoc_timer0_en_storage
.sym 89381 $abc$35683$n4998
.sym 89382 $abc$35683$n5018_1
.sym 89388 basesoc_timer0_en_storage
.sym 89389 basesoc_timer0_load_storage[14]
.sym 89390 $abc$35683$n5036_1
.sym 89391 basesoc_timer0_reload_storage[14]
.sym 89392 $abc$35683$n5002
.sym 89393 $abc$35683$n5916
.sym 89397 basesoc_timer0_reload_storage[19]
.sym 89398 basesoc_timer0_load_storage[4]
.sym 89399 basesoc_timer0_load_storage[6]
.sym 89400 $abc$35683$n5931
.sym 89401 basesoc_timer0_load_storage[2]
.sym 89403 $abc$35683$n4994
.sym 89407 $abc$35683$n4994
.sym 89408 basesoc_timer0_en_storage
.sym 89409 basesoc_timer0_load_storage[2]
.sym 89412 basesoc_timer0_eventmanager_status_w
.sym 89413 $abc$35683$n5916
.sym 89415 basesoc_timer0_reload_storage[14]
.sym 89418 basesoc_timer0_en_storage
.sym 89419 basesoc_timer0_load_storage[6]
.sym 89421 $abc$35683$n5002
.sym 89424 basesoc_timer0_en_storage
.sym 89426 $abc$35683$n5028_1
.sym 89427 basesoc_timer0_load_storage[19]
.sym 89430 $abc$35683$n5018_1
.sym 89431 basesoc_timer0_en_storage
.sym 89432 basesoc_timer0_load_storage[14]
.sym 89436 basesoc_timer0_reload_storage[19]
.sym 89437 $abc$35683$n5931
.sym 89438 basesoc_timer0_eventmanager_status_w
.sym 89442 basesoc_timer0_load_storage[23]
.sym 89443 $abc$35683$n5036_1
.sym 89445 basesoc_timer0_en_storage
.sym 89448 basesoc_timer0_en_storage
.sym 89450 $abc$35683$n4998
.sym 89451 basesoc_timer0_load_storage[4]
.sym 89453 clk12_$glb_clk
.sym 89454 sys_rst_$glb_sr
.sym 89457 $abc$35683$n5880
.sym 89458 $abc$35683$n5883
.sym 89459 $abc$35683$n5886
.sym 89460 $abc$35683$n5889
.sym 89461 $abc$35683$n5892
.sym 89462 $abc$35683$n5895
.sym 89468 basesoc_timer0_reload_storage[18]
.sym 89469 $abc$35683$n3264
.sym 89471 $abc$35683$n2859
.sym 89472 basesoc_timer0_eventmanager_status_w
.sym 89477 basesoc_timer0_eventmanager_status_w
.sym 89479 $abc$35683$n5916
.sym 89480 basesoc_dat_w[1]
.sym 89481 basesoc_timer0_load_storage[27]
.sym 89482 basesoc_timer0_value[19]
.sym 89483 $abc$35683$n5898
.sym 89484 basesoc_timer0_value[14]
.sym 89485 basesoc_timer0_load_storage[6]
.sym 89486 $abc$35683$n5931
.sym 89487 basesoc_timer0_value[11]
.sym 89488 basesoc_timer0_value[23]
.sym 89489 $abc$35683$n5907
.sym 89496 basesoc_timer0_value[1]
.sym 89500 basesoc_timer0_reload_storage[5]
.sym 89502 basesoc_timer0_value[3]
.sym 89503 basesoc_timer0_value[0]
.sym 89504 basesoc_timer0_value[2]
.sym 89505 basesoc_timer0_reload_storage[7]
.sym 89506 basesoc_timer0_value[6]
.sym 89508 basesoc_timer0_value[5]
.sym 89511 basesoc_timer0_value[4]
.sym 89512 basesoc_dat_w[3]
.sym 89515 basesoc_dat_w[6]
.sym 89518 basesoc_timer0_reload_storage[4]
.sym 89519 $abc$35683$n5895
.sym 89521 basesoc_dat_w[7]
.sym 89523 $abc$35683$n2861
.sym 89524 $abc$35683$n5886
.sym 89525 $abc$35683$n5889
.sym 89526 basesoc_timer0_eventmanager_status_w
.sym 89527 basesoc_timer0_value[7]
.sym 89530 basesoc_timer0_eventmanager_status_w
.sym 89531 basesoc_timer0_reload_storage[4]
.sym 89532 $abc$35683$n5886
.sym 89535 basesoc_timer0_value[6]
.sym 89536 basesoc_timer0_value[7]
.sym 89537 basesoc_timer0_value[5]
.sym 89538 basesoc_timer0_value[4]
.sym 89541 basesoc_timer0_value[3]
.sym 89542 basesoc_timer0_value[2]
.sym 89543 basesoc_timer0_value[1]
.sym 89544 basesoc_timer0_value[0]
.sym 89547 $abc$35683$n5895
.sym 89548 basesoc_timer0_reload_storage[7]
.sym 89549 basesoc_timer0_eventmanager_status_w
.sym 89553 basesoc_timer0_reload_storage[5]
.sym 89555 $abc$35683$n5889
.sym 89556 basesoc_timer0_eventmanager_status_w
.sym 89562 basesoc_dat_w[3]
.sym 89565 basesoc_dat_w[7]
.sym 89571 basesoc_dat_w[6]
.sym 89575 $abc$35683$n2861
.sym 89576 clk12_$glb_clk
.sym 89577 sys_rst_$glb_sr
.sym 89578 $abc$35683$n5898
.sym 89579 $abc$35683$n5901
.sym 89580 $abc$35683$n5904
.sym 89581 $abc$35683$n5907
.sym 89582 $abc$35683$n5910
.sym 89583 $abc$35683$n5913
.sym 89584 $abc$35683$n5916
.sym 89585 $abc$35683$n5919
.sym 89602 $abc$35683$n5940
.sym 89604 $abc$35683$n5943
.sym 89605 $abc$35683$n5004_1
.sym 89606 $abc$35683$n3290
.sym 89609 basesoc_timer0_load_storage[27]
.sym 89610 $abc$35683$n2855
.sym 89611 basesoc_timer0_load_storage[29]
.sym 89612 $abc$35683$n2869
.sym 89620 $abc$35683$n3287
.sym 89621 $abc$35683$n3288
.sym 89622 basesoc_timer0_load_storage[5]
.sym 89624 $abc$35683$n3290
.sym 89625 basesoc_timer0_value[12]
.sym 89626 basesoc_timer0_value[10]
.sym 89627 basesoc_timer0_value[8]
.sym 89628 basesoc_timer0_en_storage
.sym 89629 $abc$35683$n5022_1
.sym 89630 $abc$35683$n3289
.sym 89631 $abc$35683$n5000
.sym 89632 basesoc_timer0_value[9]
.sym 89633 basesoc_timer0_load_storage[31]
.sym 89634 basesoc_timer0_eventmanager_status_w
.sym 89635 $abc$35683$n5052_1
.sym 89637 basesoc_timer0_reload_storage[16]
.sym 89640 basesoc_timer0_reload_storage[31]
.sym 89641 $abc$35683$n5967
.sym 89643 $abc$35683$n5922
.sym 89644 basesoc_timer0_value[14]
.sym 89645 basesoc_timer0_value[15]
.sym 89646 basesoc_timer0_value[11]
.sym 89647 basesoc_timer0_load_storage[16]
.sym 89649 basesoc_timer0_value[13]
.sym 89652 basesoc_timer0_eventmanager_status_w
.sym 89654 $abc$35683$n5967
.sym 89655 basesoc_timer0_reload_storage[31]
.sym 89658 $abc$35683$n3287
.sym 89659 $abc$35683$n3288
.sym 89660 $abc$35683$n3290
.sym 89661 $abc$35683$n3289
.sym 89664 basesoc_timer0_reload_storage[16]
.sym 89666 basesoc_timer0_eventmanager_status_w
.sym 89667 $abc$35683$n5922
.sym 89670 basesoc_timer0_value[13]
.sym 89671 basesoc_timer0_value[12]
.sym 89672 basesoc_timer0_value[15]
.sym 89673 basesoc_timer0_value[14]
.sym 89677 basesoc_timer0_load_storage[5]
.sym 89678 basesoc_timer0_en_storage
.sym 89679 $abc$35683$n5000
.sym 89682 basesoc_timer0_load_storage[16]
.sym 89683 basesoc_timer0_en_storage
.sym 89684 $abc$35683$n5022_1
.sym 89688 basesoc_timer0_value[11]
.sym 89689 basesoc_timer0_value[8]
.sym 89690 basesoc_timer0_value[9]
.sym 89691 basesoc_timer0_value[10]
.sym 89695 $abc$35683$n5052_1
.sym 89696 basesoc_timer0_load_storage[31]
.sym 89697 basesoc_timer0_en_storage
.sym 89699 clk12_$glb_clk
.sym 89700 sys_rst_$glb_sr
.sym 89701 $abc$35683$n5922
.sym 89702 $abc$35683$n5925
.sym 89703 $abc$35683$n5928
.sym 89704 $abc$35683$n5931
.sym 89705 $abc$35683$n5934
.sym 89706 $abc$35683$n5937
.sym 89707 $abc$35683$n5940
.sym 89708 $abc$35683$n5943
.sym 89713 basesoc_timer0_value[1]
.sym 89718 basesoc_timer0_load_storage[5]
.sym 89727 $abc$35683$n5967
.sym 89729 $abc$35683$n2873
.sym 89730 $abc$35683$n4801_1
.sym 89731 basesoc_timer0_eventmanager_status_w
.sym 89732 basesoc_timer0_value[7]
.sym 89735 basesoc_timer0_value[29]
.sym 89736 basesoc_timer0_value[31]
.sym 89742 basesoc_timer0_value[29]
.sym 89743 basesoc_timer0_value[23]
.sym 89744 basesoc_timer0_value[22]
.sym 89745 basesoc_timer0_value[19]
.sym 89746 basesoc_timer0_reload_storage[18]
.sym 89747 $abc$35683$n3262
.sym 89749 basesoc_timer0_eventmanager_status_w
.sym 89750 basesoc_timer0_value[28]
.sym 89751 $abc$35683$n3286
.sym 89752 $abc$35683$n3282_1
.sym 89753 $abc$35683$n3285
.sym 89754 $abc$35683$n3281
.sym 89755 basesoc_timer0_value[16]
.sym 89757 basesoc_timer0_value[31]
.sym 89758 basesoc_timer0_value[21]
.sym 89759 $abc$35683$n5928
.sym 89760 basesoc_timer0_value[17]
.sym 89763 $abc$35683$n3253
.sym 89765 basesoc_dat_w[6]
.sym 89766 $abc$35683$n3283_1
.sym 89767 $abc$35683$n3284
.sym 89768 basesoc_timer0_value[18]
.sym 89769 $abc$35683$n2855
.sym 89770 basesoc_timer0_value[30]
.sym 89771 basesoc_timer0_load_storage[29]
.sym 89772 basesoc_timer0_value[20]
.sym 89773 basesoc_timer0_load_storage[5]
.sym 89775 basesoc_timer0_value[16]
.sym 89776 basesoc_timer0_value[18]
.sym 89777 basesoc_timer0_value[17]
.sym 89778 basesoc_timer0_value[19]
.sym 89781 basesoc_timer0_value[28]
.sym 89782 basesoc_timer0_value[29]
.sym 89783 basesoc_timer0_value[30]
.sym 89784 basesoc_timer0_value[31]
.sym 89787 basesoc_timer0_value[22]
.sym 89788 basesoc_timer0_value[23]
.sym 89789 basesoc_timer0_value[21]
.sym 89790 basesoc_timer0_value[20]
.sym 89793 basesoc_dat_w[6]
.sym 89799 $abc$35683$n3284
.sym 89800 $abc$35683$n3282_1
.sym 89801 $abc$35683$n3285
.sym 89802 $abc$35683$n3283_1
.sym 89805 basesoc_timer0_eventmanager_status_w
.sym 89806 basesoc_timer0_reload_storage[18]
.sym 89807 $abc$35683$n5928
.sym 89811 basesoc_timer0_load_storage[29]
.sym 89812 $abc$35683$n3262
.sym 89813 basesoc_timer0_load_storage[5]
.sym 89814 $abc$35683$n3253
.sym 89817 $abc$35683$n3281
.sym 89820 $abc$35683$n3286
.sym 89821 $abc$35683$n2855
.sym 89822 clk12_$glb_clk
.sym 89823 sys_rst_$glb_sr
.sym 89824 $abc$35683$n5946
.sym 89825 $abc$35683$n5949
.sym 89826 $abc$35683$n5952
.sym 89827 $abc$35683$n5955
.sym 89828 $abc$35683$n5958
.sym 89829 $abc$35683$n5961
.sym 89830 $abc$35683$n5964
.sym 89831 $abc$35683$n5967
.sym 89843 basesoc_ctrl_reset_reset_r
.sym 89850 basesoc_timer0_value[27]
.sym 89852 basesoc_timer0_load_storage[30]
.sym 89855 $abc$35683$n2863
.sym 89865 $abc$35683$n5040_1
.sym 89867 basesoc_timer0_en_storage
.sym 89868 basesoc_timer0_en_storage
.sym 89869 basesoc_timer0_value[26]
.sym 89870 basesoc_timer0_value[27]
.sym 89871 basesoc_timer0_load_storage[25]
.sym 89872 $abc$35683$n5046_1
.sym 89873 basesoc_timer0_load_storage[28]
.sym 89874 basesoc_timer0_reload_storage[24]
.sym 89875 $abc$35683$n5004_1
.sym 89877 basesoc_timer0_load_storage[24]
.sym 89878 basesoc_timer0_reload_storage[27]
.sym 89879 basesoc_timer0_load_storage[27]
.sym 89880 basesoc_timer0_eventmanager_status_w
.sym 89884 $abc$35683$n5955
.sym 89885 basesoc_timer0_value[24]
.sym 89887 $abc$35683$n5038_1
.sym 89889 $abc$35683$n5946
.sym 89891 basesoc_timer0_value[25]
.sym 89893 basesoc_timer0_load_storage[7]
.sym 89896 $abc$35683$n5044_1
.sym 89899 $abc$35683$n5046_1
.sym 89900 basesoc_timer0_en_storage
.sym 89901 basesoc_timer0_load_storage[28]
.sym 89904 $abc$35683$n5004_1
.sym 89905 basesoc_timer0_en_storage
.sym 89906 basesoc_timer0_load_storage[7]
.sym 89910 basesoc_timer0_load_storage[25]
.sym 89911 basesoc_timer0_en_storage
.sym 89912 $abc$35683$n5040_1
.sym 89916 basesoc_timer0_value[25]
.sym 89917 basesoc_timer0_value[24]
.sym 89918 basesoc_timer0_value[27]
.sym 89919 basesoc_timer0_value[26]
.sym 89922 $abc$35683$n5038_1
.sym 89923 basesoc_timer0_load_storage[24]
.sym 89924 basesoc_timer0_en_storage
.sym 89928 basesoc_timer0_load_storage[27]
.sym 89929 basesoc_timer0_en_storage
.sym 89931 $abc$35683$n5044_1
.sym 89934 basesoc_timer0_reload_storage[24]
.sym 89936 basesoc_timer0_eventmanager_status_w
.sym 89937 $abc$35683$n5946
.sym 89940 $abc$35683$n5955
.sym 89941 basesoc_timer0_reload_storage[27]
.sym 89943 basesoc_timer0_eventmanager_status_w
.sym 89945 clk12_$glb_clk
.sym 89946 sys_rst_$glb_sr
.sym 89947 $abc$35683$n4856_1
.sym 89949 basesoc_timer0_value_status[30]
.sym 89954 basesoc_timer0_value_status[25]
.sym 89964 basesoc_timer0_eventmanager_status_w
.sym 89966 basesoc_timer0_reload_storage[27]
.sym 89969 $abc$35683$n5040_1
.sym 89970 basesoc_timer0_reload_storage[24]
.sym 89981 basesoc_timer0_value[18]
.sym 89988 basesoc_timer0_en_storage
.sym 89989 basesoc_timer0_en_storage
.sym 89990 $abc$35683$n5026_1
.sym 89993 $abc$35683$n5961
.sym 89994 $abc$35683$n5042_1
.sym 89995 basesoc_timer0_reload_storage[29]
.sym 89996 basesoc_timer0_load_storage[26]
.sym 89998 $abc$35683$n5952
.sym 90002 $abc$35683$n5964
.sym 90003 basesoc_timer0_eventmanager_status_w
.sym 90004 basesoc_timer0_load_storage[29]
.sym 90008 basesoc_timer0_reload_storage[26]
.sym 90011 $abc$35683$n5048_1
.sym 90012 basesoc_timer0_load_storage[30]
.sym 90015 $abc$35683$n5050_1
.sym 90016 basesoc_timer0_load_storage[18]
.sym 90019 basesoc_timer0_reload_storage[30]
.sym 90027 basesoc_timer0_load_storage[18]
.sym 90028 $abc$35683$n5026_1
.sym 90029 basesoc_timer0_en_storage
.sym 90033 basesoc_timer0_en_storage
.sym 90034 basesoc_timer0_load_storage[30]
.sym 90035 $abc$35683$n5050_1
.sym 90040 basesoc_timer0_eventmanager_status_w
.sym 90041 $abc$35683$n5964
.sym 90042 basesoc_timer0_reload_storage[30]
.sym 90045 basesoc_timer0_en_storage
.sym 90046 basesoc_timer0_load_storage[26]
.sym 90047 $abc$35683$n5042_1
.sym 90052 basesoc_timer0_en_storage
.sym 90053 $abc$35683$n5048_1
.sym 90054 basesoc_timer0_load_storage[29]
.sym 90057 basesoc_timer0_reload_storage[26]
.sym 90059 basesoc_timer0_eventmanager_status_w
.sym 90060 $abc$35683$n5952
.sym 90063 basesoc_timer0_reload_storage[29]
.sym 90064 basesoc_timer0_eventmanager_status_w
.sym 90065 $abc$35683$n5961
.sym 90068 clk12_$glb_clk
.sym 90069 sys_rst_$glb_sr
.sym 90074 basesoc_timer0_reload_storage[26]
.sym 90084 basesoc_timer0_load_storage[19]
.sym 90102 $abc$35683$n2855
.sym 90104 $abc$35683$n2869
.sym 90113 $abc$35683$n2855
.sym 90116 basesoc_dat_w[7]
.sym 90124 basesoc_dat_w[5]
.sym 90138 basesoc_dat_w[2]
.sym 90170 basesoc_dat_w[2]
.sym 90175 basesoc_dat_w[5]
.sym 90181 basesoc_dat_w[7]
.sym 90190 $abc$35683$n2855
.sym 90191 clk12_$glb_clk
.sym 90192 sys_rst_$glb_sr
.sym 90211 basesoc_timer0_reload_storage[5]
.sym 90391 spiflash_mosi
.sym 90400 spiflash_mosi
.sym 90416 $abc$35683$n2910
.sym 90417 $abc$35683$n3815
.sym 90418 $abc$35683$n2923
.sym 90419 $abc$35683$n2918
.sym 90420 $abc$35683$n2973
.sym 90421 $abc$35683$n2914
.sym 90422 $abc$35683$n2931
.sym 90423 $abc$35683$n3436
.sym 90439 array_muxed0[2]
.sym 90448 spram_dataout10[6]
.sym 90449 spram_dataout10[8]
.sym 90450 array_muxed0[0]
.sym 90451 spram_datain10[5]
.sym 90459 array_muxed0[14]
.sym 90460 array_muxed0[14]
.sym 90461 spram_dataout10[7]
.sym 90463 spram_dataout00[12]
.sym 90464 spram_dataout00[9]
.sym 90465 spram_dataout10[8]
.sym 90467 spram_dataout00[14]
.sym 90469 array_muxed1[8]
.sym 90472 spram_dataout00[7]
.sym 90478 slave_sel_r[2]
.sym 90480 spram_dataout10[9]
.sym 90481 spram_dataout00[10]
.sym 90483 spram_dataout10[10]
.sym 90485 spram_dataout10[14]
.sym 90486 slave_sel_r[2]
.sym 90487 spram_dataout10[12]
.sym 90489 spram_dataout00[8]
.sym 90492 array_muxed0[14]
.sym 90493 array_muxed1[8]
.sym 90497 array_muxed0[14]
.sym 90498 slave_sel_r[2]
.sym 90499 spram_dataout00[12]
.sym 90500 spram_dataout10[12]
.sym 90503 spram_dataout10[10]
.sym 90504 array_muxed0[14]
.sym 90505 slave_sel_r[2]
.sym 90506 spram_dataout00[10]
.sym 90509 spram_dataout10[7]
.sym 90510 slave_sel_r[2]
.sym 90511 spram_dataout00[7]
.sym 90512 array_muxed0[14]
.sym 90515 spram_dataout00[14]
.sym 90516 array_muxed0[14]
.sym 90517 spram_dataout10[14]
.sym 90518 slave_sel_r[2]
.sym 90522 array_muxed1[8]
.sym 90523 array_muxed0[14]
.sym 90527 slave_sel_r[2]
.sym 90528 array_muxed0[14]
.sym 90529 spram_dataout00[8]
.sym 90530 spram_dataout10[8]
.sym 90533 slave_sel_r[2]
.sym 90534 spram_dataout10[9]
.sym 90535 array_muxed0[14]
.sym 90536 spram_dataout00[9]
.sym 90544 spram_datain10[1]
.sym 90545 spram_datain10[15]
.sym 90546 spram_datain00[15]
.sym 90547 spram_datain00[1]
.sym 90548 spram_datain00[14]
.sym 90549 spram_datain10[14]
.sym 90550 spram_maskwren10[2]
.sym 90551 spram_maskwren00[2]
.sym 90558 spram_datain00[8]
.sym 90559 spram_datain00[0]
.sym 90560 spram_dataout00[5]
.sym 90562 spram_dataout00[6]
.sym 90563 $abc$35683$n2910
.sym 90564 spram_dataout00[7]
.sym 90565 array_muxed0[14]
.sym 90566 spram_dataout00[0]
.sym 90567 array_muxed0[14]
.sym 90575 spram_dataout00[10]
.sym 90577 spram_datain10[8]
.sym 90583 spram_dataout00[11]
.sym 90584 spram_dataout00[8]
.sym 90587 spram_maskwren00[0]
.sym 90588 spram_dataout10[7]
.sym 90593 array_muxed1[15]
.sym 90594 spiflash_cs_n
.sym 90596 array_muxed1[2]
.sym 90597 array_muxed1[14]
.sym 90598 $abc$35683$n2923
.sym 90599 $abc$35683$n3812
.sym 90600 spram_dataout10[15]
.sym 90606 spram_dataout10[14]
.sym 90607 $abc$35683$n2931
.sym 90608 $abc$35683$n3806_1
.sym 90626 array_muxed2[0]
.sym 90633 array_muxed1[13]
.sym 90639 array_muxed0[14]
.sym 90644 array_muxed0[14]
.sym 90651 array_muxed1[3]
.sym 90652 array_muxed1[2]
.sym 90655 array_muxed1[3]
.sym 90657 array_muxed0[14]
.sym 90660 array_muxed0[14]
.sym 90662 array_muxed1[3]
.sym 90668 array_muxed0[14]
.sym 90669 array_muxed2[0]
.sym 90674 array_muxed0[14]
.sym 90675 array_muxed1[2]
.sym 90680 array_muxed0[14]
.sym 90681 array_muxed1[13]
.sym 90684 array_muxed0[14]
.sym 90685 array_muxed1[2]
.sym 90692 array_muxed0[14]
.sym 90693 array_muxed1[13]
.sym 90697 array_muxed0[14]
.sym 90698 array_muxed2[0]
.sym 90703 spram_datain10[4]
.sym 90704 spram_datain10[10]
.sym 90705 spram_datain00[10]
.sym 90706 spram_datain00[4]
.sym 90707 spram_datain10[11]
.sym 90708 spram_datain00[5]
.sym 90709 spram_datain00[11]
.sym 90710 spram_datain10[5]
.sym 90715 spram_dataout00[12]
.sym 90717 spram_dataout00[9]
.sym 90719 array_muxed0[9]
.sym 90721 spram_dataout00[14]
.sym 90725 spram_datain10[9]
.sym 90729 spram_datain10[0]
.sym 90730 spram_datain00[2]
.sym 90736 spram_datain10[4]
.sym 90737 array_muxed1[4]
.sym 90762 array_muxed0[14]
.sym 90764 array_muxed1[0]
.sym 90808 array_muxed0[14]
.sym 90810 array_muxed1[0]
.sym 90820 array_muxed0[14]
.sym 90822 array_muxed1[0]
.sym 90845 array_muxed0[2]
.sym 90847 array_muxed1[10]
.sym 90849 spram_maskwren10[0]
.sym 90869 $abc$35683$n3090
.sym 90897 basesoc_dat_w[1]
.sym 90925 basesoc_dat_w[1]
.sym 90946 $abc$35683$n3090
.sym 90947 clk12_$glb_clk
.sym 90948 sys_rst_$glb_sr
.sym 90950 waittimer0_count[1]
.sym 90953 $abc$35683$n2897
.sym 90954 $abc$35683$n5839
.sym 90956 $abc$35683$n2898
.sym 90961 spram_dataout10[12]
.sym 90963 spram_dataout10[9]
.sym 90974 $PACKER_VCC_NET
.sym 90978 $PACKER_VCC_NET
.sym 90980 $PACKER_VCC_NET
.sym 90981 waittimer0_count[14]
.sym 90983 array_muxed1[15]
.sym 90992 user_btn0
.sym 90994 $abc$35683$n5867
.sym 90995 $abc$35683$n144
.sym 90996 $abc$35683$n5851
.sym 90999 $abc$35683$n146
.sym 91001 $abc$35683$n2897
.sym 91004 user_btn0
.sym 91009 sys_rst
.sym 91010 $abc$35683$n150
.sym 91012 $abc$35683$n140
.sym 91014 $abc$35683$n5863
.sym 91020 $abc$35683$n5869
.sym 91023 $abc$35683$n146
.sym 91029 user_btn0
.sym 91030 $abc$35683$n5867
.sym 91031 sys_rst
.sym 91038 $abc$35683$n144
.sym 91042 $abc$35683$n150
.sym 91048 sys_rst
.sym 91049 $abc$35683$n5851
.sym 91050 user_btn0
.sym 91053 $abc$35683$n5869
.sym 91055 sys_rst
.sym 91056 user_btn0
.sym 91059 user_btn0
.sym 91060 $abc$35683$n5863
.sym 91062 sys_rst
.sym 91066 $abc$35683$n140
.sym 91069 $abc$35683$n2897
.sym 91070 clk12_$glb_clk
.sym 91072 $abc$35683$n3302
.sym 91073 waittimer0_count[3]
.sym 91074 $abc$35683$n3303
.sym 91075 waittimer0_count[2]
.sym 91076 waittimer0_count[5]
.sym 91077 waittimer0_count[0]
.sym 91078 $abc$35683$n3300_1
.sym 91079 waittimer0_count[4]
.sym 91089 $abc$35683$n2898
.sym 91090 $abc$35683$n5867
.sym 91092 $abc$35683$n2898
.sym 91095 user_btn0
.sym 91116 waittimer0_count[6]
.sym 91119 waittimer0_count[7]
.sym 91122 waittimer0_count[1]
.sym 91130 waittimer0_count[3]
.sym 91132 waittimer0_count[2]
.sym 91133 waittimer0_count[5]
.sym 91134 $PACKER_VCC_NET
.sym 91138 $PACKER_VCC_NET
.sym 91140 $PACKER_VCC_NET
.sym 91142 waittimer0_count[0]
.sym 91144 waittimer0_count[4]
.sym 91145 $nextpnr_ICESTORM_LC_7$O
.sym 91148 waittimer0_count[0]
.sym 91151 $auto$alumacc.cc:474:replace_alu$5936.C[2]
.sym 91153 waittimer0_count[1]
.sym 91154 $PACKER_VCC_NET
.sym 91157 $auto$alumacc.cc:474:replace_alu$5936.C[3]
.sym 91159 waittimer0_count[2]
.sym 91160 $PACKER_VCC_NET
.sym 91161 $auto$alumacc.cc:474:replace_alu$5936.C[2]
.sym 91163 $auto$alumacc.cc:474:replace_alu$5936.C[4]
.sym 91165 $PACKER_VCC_NET
.sym 91166 waittimer0_count[3]
.sym 91167 $auto$alumacc.cc:474:replace_alu$5936.C[3]
.sym 91169 $auto$alumacc.cc:474:replace_alu$5936.C[5]
.sym 91171 $PACKER_VCC_NET
.sym 91172 waittimer0_count[4]
.sym 91173 $auto$alumacc.cc:474:replace_alu$5936.C[4]
.sym 91175 $auto$alumacc.cc:474:replace_alu$5936.C[6]
.sym 91177 waittimer0_count[5]
.sym 91178 $PACKER_VCC_NET
.sym 91179 $auto$alumacc.cc:474:replace_alu$5936.C[5]
.sym 91181 $auto$alumacc.cc:474:replace_alu$5936.C[7]
.sym 91183 waittimer0_count[6]
.sym 91184 $PACKER_VCC_NET
.sym 91185 $auto$alumacc.cc:474:replace_alu$5936.C[6]
.sym 91187 $auto$alumacc.cc:474:replace_alu$5936.C[8]
.sym 91189 waittimer0_count[7]
.sym 91190 $PACKER_VCC_NET
.sym 91191 $auto$alumacc.cc:474:replace_alu$5936.C[7]
.sym 91195 $abc$35683$n3301_1
.sym 91196 waittimer0_count[11]
.sym 91198 waittimer0_count[8]
.sym 91199 waittimer0_count[9]
.sym 91201 waittimer0_count[13]
.sym 91212 user_btn0
.sym 91219 sys_rst
.sym 91223 basesoc_ctrl_bus_errors[0]
.sym 91227 basesoc_dat_w[1]
.sym 91231 $auto$alumacc.cc:474:replace_alu$5936.C[8]
.sym 91242 waittimer0_count[12]
.sym 91247 waittimer0_count[10]
.sym 91248 waittimer0_count[15]
.sym 91253 waittimer0_count[14]
.sym 91255 waittimer0_count[8]
.sym 91256 waittimer0_count[9]
.sym 91257 $PACKER_VCC_NET
.sym 91258 waittimer0_count[13]
.sym 91259 $PACKER_VCC_NET
.sym 91261 waittimer0_count[11]
.sym 91265 $PACKER_VCC_NET
.sym 91267 $PACKER_VCC_NET
.sym 91268 $auto$alumacc.cc:474:replace_alu$5936.C[9]
.sym 91270 waittimer0_count[8]
.sym 91271 $PACKER_VCC_NET
.sym 91272 $auto$alumacc.cc:474:replace_alu$5936.C[8]
.sym 91274 $auto$alumacc.cc:474:replace_alu$5936.C[10]
.sym 91276 waittimer0_count[9]
.sym 91277 $PACKER_VCC_NET
.sym 91278 $auto$alumacc.cc:474:replace_alu$5936.C[9]
.sym 91280 $auto$alumacc.cc:474:replace_alu$5936.C[11]
.sym 91282 $PACKER_VCC_NET
.sym 91283 waittimer0_count[10]
.sym 91284 $auto$alumacc.cc:474:replace_alu$5936.C[10]
.sym 91286 $auto$alumacc.cc:474:replace_alu$5936.C[12]
.sym 91288 waittimer0_count[11]
.sym 91289 $PACKER_VCC_NET
.sym 91290 $auto$alumacc.cc:474:replace_alu$5936.C[11]
.sym 91292 $auto$alumacc.cc:474:replace_alu$5936.C[13]
.sym 91294 $PACKER_VCC_NET
.sym 91295 waittimer0_count[12]
.sym 91296 $auto$alumacc.cc:474:replace_alu$5936.C[12]
.sym 91298 $auto$alumacc.cc:474:replace_alu$5936.C[14]
.sym 91300 waittimer0_count[13]
.sym 91301 $PACKER_VCC_NET
.sym 91302 $auto$alumacc.cc:474:replace_alu$5936.C[13]
.sym 91304 $auto$alumacc.cc:474:replace_alu$5936.C[15]
.sym 91306 waittimer0_count[14]
.sym 91307 $PACKER_VCC_NET
.sym 91308 $auto$alumacc.cc:474:replace_alu$5936.C[14]
.sym 91310 $auto$alumacc.cc:474:replace_alu$5936.C[16]
.sym 91312 $PACKER_VCC_NET
.sym 91313 waittimer0_count[15]
.sym 91314 $auto$alumacc.cc:474:replace_alu$5936.C[15]
.sym 91335 user_btn0
.sym 91354 $auto$alumacc.cc:474:replace_alu$5936.C[16]
.sym 91361 $abc$35683$n3090
.sym 91376 basesoc_ctrl_reset_reset_r
.sym 91377 $PACKER_VCC_NET
.sym 91385 $abc$35683$n152
.sym 91390 waittimer0_count[16]
.sym 91392 waittimer0_count[16]
.sym 91394 $PACKER_VCC_NET
.sym 91395 $auto$alumacc.cc:474:replace_alu$5936.C[16]
.sym 91407 basesoc_ctrl_reset_reset_r
.sym 91436 $abc$35683$n152
.sym 91438 $abc$35683$n3090
.sym 91439 clk12_$glb_clk
.sym 91440 sys_rst_$glb_sr
.sym 91443 basesoc_ctrl_bus_errors[2]
.sym 91444 basesoc_ctrl_bus_errors[3]
.sym 91445 basesoc_ctrl_bus_errors[4]
.sym 91446 basesoc_ctrl_bus_errors[5]
.sym 91447 basesoc_ctrl_bus_errors[6]
.sym 91448 basesoc_ctrl_bus_errors[7]
.sym 91467 $abc$35683$n3108
.sym 91474 $abc$35683$n7
.sym 91482 $abc$35683$n3276
.sym 91483 $abc$35683$n3265
.sym 91484 basesoc_ctrl_storage[0]
.sym 91486 basesoc_ctrl_reset_reset_r
.sym 91487 $abc$35683$n3254
.sym 91489 $abc$35683$n3274
.sym 91493 $abc$35683$n4920
.sym 91495 basesoc_ctrl_bus_errors[0]
.sym 91496 $abc$35683$n4890
.sym 91498 $abc$35683$n4891
.sym 91499 basesoc_dat_w[7]
.sym 91500 $abc$35683$n3092
.sym 91502 $abc$35683$n3271
.sym 91503 basesoc_ctrl_bus_errors[24]
.sym 91504 basesoc_ctrl_bus_errors[6]
.sym 91505 basesoc_ctrl_bus_errors[7]
.sym 91506 basesoc_ctrl_bus_errors[1]
.sym 91507 basesoc_ctrl_storage[15]
.sym 91508 basesoc_ctrl_bus_errors[2]
.sym 91509 basesoc_ctrl_bus_errors[3]
.sym 91510 basesoc_ctrl_bus_errors[4]
.sym 91511 basesoc_ctrl_bus_errors[5]
.sym 91512 $abc$35683$n4921
.sym 91513 basesoc_ctrl_bus_errors[15]
.sym 91515 $abc$35683$n4920
.sym 91516 basesoc_ctrl_bus_errors[7]
.sym 91517 $abc$35683$n3276
.sym 91518 $abc$35683$n4921
.sym 91523 basesoc_dat_w[7]
.sym 91527 $abc$35683$n3276
.sym 91528 basesoc_ctrl_bus_errors[2]
.sym 91529 $abc$35683$n4891
.sym 91530 $abc$35683$n4890
.sym 91533 $abc$35683$n3254
.sym 91534 basesoc_ctrl_storage[15]
.sym 91535 $abc$35683$n3265
.sym 91536 basesoc_ctrl_bus_errors[15]
.sym 91539 basesoc_ctrl_bus_errors[0]
.sym 91540 basesoc_ctrl_bus_errors[2]
.sym 91541 basesoc_ctrl_bus_errors[3]
.sym 91542 basesoc_ctrl_bus_errors[1]
.sym 91545 basesoc_ctrl_bus_errors[7]
.sym 91546 basesoc_ctrl_bus_errors[6]
.sym 91547 basesoc_ctrl_bus_errors[4]
.sym 91548 basesoc_ctrl_bus_errors[5]
.sym 91551 $abc$35683$n3271
.sym 91552 $abc$35683$n3274
.sym 91553 basesoc_ctrl_storage[0]
.sym 91554 basesoc_ctrl_bus_errors[24]
.sym 91558 basesoc_ctrl_reset_reset_r
.sym 91561 $abc$35683$n3092
.sym 91562 clk12_$glb_clk
.sym 91563 sys_rst_$glb_sr
.sym 91564 basesoc_ctrl_bus_errors[8]
.sym 91565 basesoc_ctrl_bus_errors[9]
.sym 91566 basesoc_ctrl_bus_errors[10]
.sym 91567 basesoc_ctrl_bus_errors[11]
.sym 91568 basesoc_ctrl_bus_errors[12]
.sym 91569 basesoc_ctrl_bus_errors[13]
.sym 91570 basesoc_ctrl_bus_errors[14]
.sym 91571 basesoc_ctrl_bus_errors[15]
.sym 91577 basesoc_ctrl_bus_errors[1]
.sym 91587 $abc$35683$n3265
.sym 91589 basesoc_ctrl_bus_errors[24]
.sym 91593 basesoc_ctrl_bus_errors[14]
.sym 91608 $abc$35683$n3257
.sym 91609 $abc$35683$n224
.sym 91611 $abc$35683$n3403_1
.sym 91613 $abc$35683$n3254
.sym 91614 $abc$35683$n128
.sym 91616 $abc$35683$n3092
.sym 91617 $abc$35683$n3401
.sym 91618 $abc$35683$n3400_1
.sym 91621 basesoc_ctrl_bus_errors[8]
.sym 91622 $abc$35683$n11
.sym 91624 basesoc_ctrl_bus_errors[11]
.sym 91625 basesoc_ctrl_bus_errors[12]
.sym 91626 basesoc_ctrl_bus_errors[13]
.sym 91627 basesoc_ctrl_bus_errors[14]
.sym 91628 basesoc_ctrl_bus_errors[15]
.sym 91629 $abc$35683$n3402_1
.sym 91630 basesoc_ctrl_bus_errors[9]
.sym 91631 basesoc_ctrl_bus_errors[10]
.sym 91632 $abc$35683$n9
.sym 91634 $abc$35683$n7
.sym 91635 $abc$35683$n13
.sym 91638 basesoc_ctrl_bus_errors[14]
.sym 91639 basesoc_ctrl_bus_errors[13]
.sym 91640 basesoc_ctrl_bus_errors[12]
.sym 91641 basesoc_ctrl_bus_errors[15]
.sym 91647 $abc$35683$n9
.sym 91650 $abc$35683$n3400_1
.sym 91651 $abc$35683$n3402_1
.sym 91652 $abc$35683$n3403_1
.sym 91653 $abc$35683$n3401
.sym 91656 basesoc_ctrl_bus_errors[10]
.sym 91657 basesoc_ctrl_bus_errors[8]
.sym 91658 basesoc_ctrl_bus_errors[11]
.sym 91659 basesoc_ctrl_bus_errors[9]
.sym 91663 $abc$35683$n11
.sym 91668 $abc$35683$n13
.sym 91674 $abc$35683$n224
.sym 91675 $abc$35683$n3257
.sym 91676 $abc$35683$n128
.sym 91677 $abc$35683$n3254
.sym 91681 $abc$35683$n7
.sym 91684 $abc$35683$n3092
.sym 91685 clk12_$glb_clk
.sym 91687 basesoc_ctrl_bus_errors[16]
.sym 91688 basesoc_ctrl_bus_errors[17]
.sym 91689 basesoc_ctrl_bus_errors[18]
.sym 91690 basesoc_ctrl_bus_errors[19]
.sym 91691 basesoc_ctrl_bus_errors[20]
.sym 91692 basesoc_ctrl_bus_errors[21]
.sym 91693 basesoc_ctrl_bus_errors[22]
.sym 91694 basesoc_ctrl_bus_errors[23]
.sym 91705 $abc$35683$n224
.sym 91707 $abc$35683$n3403_1
.sym 91709 $abc$35683$n3254
.sym 91711 basesoc_dat_w[2]
.sym 91712 basesoc_ctrl_bus_errors[20]
.sym 91713 basesoc_ctrl_bus_errors[31]
.sym 91714 basesoc_ctrl_bus_errors[0]
.sym 91715 sys_rst
.sym 91719 basesoc_dat_w[1]
.sym 91729 $abc$35683$n11
.sym 91730 $abc$35683$n3393
.sym 91732 $abc$35683$n3260
.sym 91733 $abc$35683$n7
.sym 91734 $abc$35683$n2831
.sym 91735 $abc$35683$n3394_1
.sym 91737 $abc$35683$n4903
.sym 91738 $abc$35683$n3399
.sym 91741 sys_rst
.sym 91743 $abc$35683$n3268
.sym 91744 basesoc_ctrl_bus_errors[16]
.sym 91747 basesoc_ctrl_bus_errors[19]
.sym 91753 basesoc_ctrl_bus_errors[17]
.sym 91754 basesoc_ctrl_bus_errors[18]
.sym 91755 $abc$35683$n3096
.sym 91756 $abc$35683$n138
.sym 91759 basesoc_ctrl_bus_errors[23]
.sym 91761 $abc$35683$n3268
.sym 91762 basesoc_ctrl_bus_errors[18]
.sym 91767 $abc$35683$n138
.sym 91768 $abc$35683$n3260
.sym 91770 $abc$35683$n4903
.sym 91774 $abc$35683$n3394_1
.sym 91775 $abc$35683$n2831
.sym 91776 $abc$35683$n3399
.sym 91780 $abc$35683$n3393
.sym 91782 sys_rst
.sym 91786 $abc$35683$n11
.sym 91791 basesoc_ctrl_bus_errors[18]
.sym 91792 basesoc_ctrl_bus_errors[17]
.sym 91793 basesoc_ctrl_bus_errors[19]
.sym 91794 basesoc_ctrl_bus_errors[16]
.sym 91800 $abc$35683$n7
.sym 91804 $abc$35683$n3268
.sym 91806 basesoc_ctrl_bus_errors[23]
.sym 91807 $abc$35683$n3096
.sym 91808 clk12_$glb_clk
.sym 91810 basesoc_ctrl_bus_errors[24]
.sym 91811 basesoc_ctrl_bus_errors[25]
.sym 91812 basesoc_ctrl_bus_errors[26]
.sym 91813 basesoc_ctrl_bus_errors[27]
.sym 91814 basesoc_ctrl_bus_errors[28]
.sym 91815 basesoc_ctrl_bus_errors[29]
.sym 91816 basesoc_ctrl_bus_errors[30]
.sym 91817 basesoc_ctrl_bus_errors[31]
.sym 91833 $abc$35683$n4903
.sym 91835 basesoc_ctrl_bus_errors[28]
.sym 91836 $abc$35683$n3268
.sym 91838 $abc$35683$n3257
.sym 91840 basesoc_ctrl_bus_errors[21]
.sym 91841 $abc$35683$n3096
.sym 91843 basesoc_dat_w[3]
.sym 91845 basesoc_dat_w[7]
.sym 91851 $abc$35683$n13
.sym 91852 $abc$35683$n3271
.sym 91853 $abc$35683$n3090
.sym 91855 basesoc_ctrl_bus_errors[20]
.sym 91856 basesoc_ctrl_bus_errors[21]
.sym 91857 basesoc_ctrl_bus_errors[22]
.sym 91858 basesoc_ctrl_bus_errors[23]
.sym 91859 $abc$35683$n3395_1
.sym 91864 $abc$35683$n3396
.sym 91865 $abc$35683$n4915
.sym 91866 basesoc_ctrl_bus_errors[25]
.sym 91869 basesoc_ctrl_bus_errors[26]
.sym 91870 basesoc_ctrl_bus_errors[27]
.sym 91871 basesoc_ctrl_bus_errors[28]
.sym 91872 $abc$35683$n124
.sym 91873 $abc$35683$n3268
.sym 91874 basesoc_ctrl_bus_errors[31]
.sym 91875 basesoc_ctrl_bus_errors[24]
.sym 91876 $abc$35683$n5
.sym 91877 $abc$35683$n3398_1
.sym 91878 $abc$35683$n3397_1
.sym 91880 basesoc_ctrl_bus_errors[29]
.sym 91881 basesoc_ctrl_bus_errors[30]
.sym 91882 $abc$35683$n3274
.sym 91884 basesoc_ctrl_bus_errors[20]
.sym 91885 basesoc_ctrl_bus_errors[23]
.sym 91886 basesoc_ctrl_bus_errors[22]
.sym 91887 basesoc_ctrl_bus_errors[21]
.sym 91893 $abc$35683$n5
.sym 91896 basesoc_ctrl_bus_errors[25]
.sym 91897 basesoc_ctrl_bus_errors[24]
.sym 91898 basesoc_ctrl_bus_errors[26]
.sym 91899 basesoc_ctrl_bus_errors[27]
.sym 91902 basesoc_ctrl_bus_errors[30]
.sym 91903 basesoc_ctrl_bus_errors[29]
.sym 91904 basesoc_ctrl_bus_errors[31]
.sym 91905 basesoc_ctrl_bus_errors[28]
.sym 91908 $abc$35683$n3274
.sym 91909 $abc$35683$n4915
.sym 91911 $abc$35683$n124
.sym 91915 $abc$35683$n13
.sym 91920 basesoc_ctrl_bus_errors[22]
.sym 91921 $abc$35683$n3271
.sym 91922 $abc$35683$n3268
.sym 91923 basesoc_ctrl_bus_errors[30]
.sym 91926 $abc$35683$n3395_1
.sym 91927 $abc$35683$n3397_1
.sym 91928 $abc$35683$n3398_1
.sym 91929 $abc$35683$n3396
.sym 91930 $abc$35683$n3090
.sym 91931 clk12_$glb_clk
.sym 91934 basesoc_ctrl_bus_errors[0]
.sym 91943 basesoc_adr[4]
.sym 91954 basesoc_ctrl_bus_errors[25]
.sym 91956 $abc$35683$n3271
.sym 91959 $abc$35683$n3108
.sym 91975 $abc$35683$n5
.sym 91978 $abc$35683$n222
.sym 91982 basesoc_ctrl_bus_errors[20]
.sym 91983 $abc$35683$n122
.sym 91985 $abc$35683$n11
.sym 91993 $abc$35683$n3274
.sym 91996 $abc$35683$n3268
.sym 91998 $abc$35683$n3257
.sym 92000 basesoc_ctrl_bus_errors[21]
.sym 92001 $abc$35683$n3094
.sym 92003 $abc$35683$n9
.sym 92007 $abc$35683$n3268
.sym 92008 basesoc_ctrl_bus_errors[21]
.sym 92009 $abc$35683$n122
.sym 92010 $abc$35683$n3274
.sym 92028 $abc$35683$n9
.sym 92031 $abc$35683$n11
.sym 92039 $abc$35683$n5
.sym 92043 $abc$35683$n222
.sym 92044 basesoc_ctrl_bus_errors[20]
.sym 92045 $abc$35683$n3268
.sym 92046 $abc$35683$n3257
.sym 92053 $abc$35683$n3094
.sym 92054 clk12_$glb_clk
.sym 92077 basesoc_ctrl_bus_errors[0]
.sym 92080 array_muxed0[4]
.sym 92099 basesoc_dat_w[1]
.sym 92106 $abc$35683$n3196
.sym 92108 $abc$35683$n2934
.sym 92113 basesoc_dat_w[3]
.sym 92116 basesoc_adr[3]
.sym 92119 adr[2]
.sym 92130 basesoc_dat_w[1]
.sym 92137 basesoc_dat_w[3]
.sym 92154 adr[2]
.sym 92155 basesoc_adr[3]
.sym 92156 $abc$35683$n3196
.sym 92176 $abc$35683$n2934
.sym 92177 clk12_$glb_clk
.sym 92178 sys_rst_$glb_sr
.sym 92207 basesoc_dat_w[1]
.sym 92208 $abc$35683$n3254
.sym 92211 basesoc_dat_w[2]
.sym 92326 $abc$35683$n3271
.sym 92329 basesoc_adr[4]
.sym 92333 basesoc_dat_w[7]
.sym 92336 basesoc_dat_w[3]
.sym 92436 $abc$35683$n4856_1
.sym 92455 basesoc_timer0_en_storage
.sym 92456 $abc$35683$n2871
.sym 92486 array_muxed0[4]
.sym 92487 basesoc_uart_rx_fifo_readable
.sym 92536 basesoc_uart_rx_fifo_readable
.sym 92544 array_muxed0[4]
.sym 92546 clk12_$glb_clk
.sym 92547 sys_rst_$glb_sr
.sym 92549 basesoc_timer0_en_storage
.sym 92572 array_muxed0[4]
.sym 92574 basesoc_timer0_reload_storage[6]
.sym 92589 basesoc_uart_rx_fifo_readable
.sym 92590 $abc$35683$n3276
.sym 92594 $abc$35683$n3250
.sym 92597 $abc$35683$n3228
.sym 92600 $abc$35683$n2788
.sym 92603 basesoc_uart_rx_old_trigger
.sym 92604 basesoc_adr[4]
.sym 92608 $abc$35683$n2787
.sym 92620 sys_rst
.sym 92628 $abc$35683$n3250
.sym 92629 sys_rst
.sym 92630 $abc$35683$n3276
.sym 92631 basesoc_adr[4]
.sym 92640 basesoc_uart_rx_old_trigger
.sym 92641 basesoc_uart_rx_fifo_readable
.sym 92649 $abc$35683$n2787
.sym 92664 $abc$35683$n2787
.sym 92665 sys_rst
.sym 92666 $abc$35683$n3228
.sym 92668 $abc$35683$n2788
.sym 92669 clk12_$glb_clk
.sym 92670 sys_rst_$glb_sr
.sym 92673 basesoc_timer0_eventmanager_pending_w
.sym 92674 $abc$35683$n2877
.sym 92695 basesoc_dat_w[1]
.sym 92696 basesoc_dat_w[2]
.sym 92700 basesoc_uart_eventmanager_pending_w[1]
.sym 92701 $abc$35683$n3254
.sym 92706 sys_rst
.sym 92713 sys_rst
.sym 92714 $abc$35683$n3196
.sym 92719 basesoc_adr[3]
.sym 92721 adr[2]
.sym 92724 $abc$35683$n3293
.sym 92726 basesoc_adr[4]
.sym 92727 basesoc_ctrl_reset_reset_r
.sym 92738 basesoc_dat_w[3]
.sym 92739 $abc$35683$n2855
.sym 92741 $abc$35683$n3250
.sym 92769 adr[2]
.sym 92770 basesoc_adr[4]
.sym 92771 $abc$35683$n3196
.sym 92772 basesoc_adr[3]
.sym 92775 sys_rst
.sym 92776 $abc$35683$n3250
.sym 92777 $abc$35683$n3293
.sym 92778 basesoc_ctrl_reset_reset_r
.sym 92787 basesoc_dat_w[3]
.sym 92791 $abc$35683$n2855
.sym 92792 clk12_$glb_clk
.sym 92793 sys_rst_$glb_sr
.sym 92797 basesoc_timer0_zero_old_trigger
.sym 92799 $abc$35683$n2876
.sym 92800 interface3_bank_bus_dat_r[3]
.sym 92817 basesoc_timer0_eventmanager_pending_w
.sym 92818 $abc$35683$n3271
.sym 92821 basesoc_dat_w[7]
.sym 92824 basesoc_dat_w[3]
.sym 92825 basesoc_timer0_load_storage[0]
.sym 92826 $abc$35683$n3271
.sym 92827 basesoc_timer0_en_storage
.sym 92829 basesoc_adr[4]
.sym 92842 basesoc_ctrl_reset_reset_r
.sym 92846 basesoc_timer0_eventmanager_status_w
.sym 92847 basesoc_dat_w[6]
.sym 92849 $abc$35683$n5883
.sym 92850 basesoc_dat_w[3]
.sym 92851 $abc$35683$n4792_1
.sym 92856 basesoc_dat_w[2]
.sym 92858 basesoc_timer0_value_status[19]
.sym 92861 basesoc_timer0_reload_storage[3]
.sym 92862 $abc$35683$n2863
.sym 92874 basesoc_dat_w[6]
.sym 92880 basesoc_dat_w[3]
.sym 92888 basesoc_timer0_value_status[19]
.sym 92889 $abc$35683$n4792_1
.sym 92895 basesoc_ctrl_reset_reset_r
.sym 92898 $abc$35683$n5883
.sym 92899 basesoc_timer0_eventmanager_status_w
.sym 92900 basesoc_timer0_reload_storage[3]
.sym 92912 basesoc_dat_w[2]
.sym 92914 $abc$35683$n2863
.sym 92915 clk12_$glb_clk
.sym 92916 sys_rst_$glb_sr
.sym 92917 $abc$35683$n4990
.sym 92921 $abc$35683$n5874
.sym 92924 basesoc_timer0_reload_storage[25]
.sym 92934 basesoc_timer0_eventmanager_status_w
.sym 92937 $abc$35683$n5883
.sym 92942 $abc$35683$n2855
.sym 92944 basesoc_timer0_value_status[19]
.sym 92947 basesoc_timer0_en_storage
.sym 92949 $PACKER_VCC_NET
.sym 92951 $abc$35683$n2869
.sym 92959 basesoc_dat_w[6]
.sym 92960 basesoc_ctrl_reset_reset_r
.sym 92973 $abc$35683$n3254
.sym 92976 $abc$35683$n2867
.sym 92979 basesoc_timer0_reload_storage[16]
.sym 92981 basesoc_dat_w[7]
.sym 92985 basesoc_timer0_load_storage[0]
.sym 92986 $abc$35683$n3271
.sym 92999 basesoc_dat_w[6]
.sym 93009 basesoc_timer0_reload_storage[16]
.sym 93010 $abc$35683$n3254
.sym 93011 $abc$35683$n3271
.sym 93012 basesoc_timer0_load_storage[0]
.sym 93018 basesoc_dat_w[7]
.sym 93024 basesoc_ctrl_reset_reset_r
.sym 93037 $abc$35683$n2867
.sym 93038 clk12_$glb_clk
.sym 93039 sys_rst_$glb_sr
.sym 93040 basesoc_timer0_value[0]
.sym 93045 basesoc_timer0_value[22]
.sym 93054 basesoc_timer0_reload_storage[16]
.sym 93065 $abc$35683$n4808_1
.sym 93066 basesoc_timer0_reload_storage[6]
.sym 93070 $abc$35683$n3273
.sym 93071 $abc$35683$n2873
.sym 93073 basesoc_timer0_value[0]
.sym 93074 basesoc_timer0_reload_storage[25]
.sym 93075 $abc$35683$n2873
.sym 93082 basesoc_timer0_reload_storage[22]
.sym 93083 basesoc_timer0_value_status[6]
.sym 93088 $abc$35683$n3253
.sym 93089 $abc$35683$n3250
.sym 93090 $abc$35683$n3271
.sym 93091 basesoc_timer0_value[8]
.sym 93093 $abc$35683$n5940
.sym 93096 $abc$35683$n4798_1
.sym 93097 $abc$35683$n3260
.sym 93098 $abc$35683$n5497
.sym 93099 $abc$35683$n2873
.sym 93100 basesoc_timer0_value[19]
.sym 93102 basesoc_adr[4]
.sym 93103 basesoc_timer0_value[27]
.sym 93105 basesoc_timer0_load_storage[22]
.sym 93107 basesoc_timer0_value[6]
.sym 93108 sys_rst
.sym 93112 basesoc_timer0_eventmanager_status_w
.sym 93114 basesoc_timer0_value_status[6]
.sym 93115 basesoc_adr[4]
.sym 93116 $abc$35683$n4798_1
.sym 93117 $abc$35683$n5497
.sym 93120 basesoc_timer0_load_storage[22]
.sym 93121 $abc$35683$n3271
.sym 93122 basesoc_timer0_reload_storage[22]
.sym 93123 $abc$35683$n3260
.sym 93129 basesoc_timer0_value[6]
.sym 93132 basesoc_timer0_reload_storage[22]
.sym 93134 $abc$35683$n5940
.sym 93135 basesoc_timer0_eventmanager_status_w
.sym 93139 basesoc_timer0_value[8]
.sym 93145 basesoc_timer0_value[27]
.sym 93151 $abc$35683$n3250
.sym 93152 sys_rst
.sym 93153 $abc$35683$n3253
.sym 93158 basesoc_timer0_value[19]
.sym 93160 $abc$35683$n2873
.sym 93161 clk12_$glb_clk
.sym 93162 sys_rst_$glb_sr
.sym 93163 basesoc_timer0_load_storage[22]
.sym 93169 basesoc_timer0_load_storage[23]
.sym 93189 $abc$35683$n2861
.sym 93192 $abc$35683$n3253
.sym 93194 sys_rst
.sym 93195 basesoc_dat_w[1]
.sym 93196 basesoc_dat_w[2]
.sym 93204 $abc$35683$n5943
.sym 93206 $abc$35683$n4860_1
.sym 93208 basesoc_timer0_value[14]
.sym 93209 basesoc_timer0_eventmanager_status_w
.sym 93210 $abc$35683$n5892
.sym 93211 $abc$35683$n3264
.sym 93212 basesoc_timer0_reload_storage[23]
.sym 93214 $abc$35683$n5880
.sym 93215 basesoc_timer0_reload_storage[2]
.sym 93216 $abc$35683$n3253
.sym 93217 $abc$35683$n4861_1
.sym 93218 $abc$35683$n3273
.sym 93219 basesoc_timer0_reload_storage[30]
.sym 93221 basesoc_timer0_value[23]
.sym 93222 basesoc_timer0_load_storage[6]
.sym 93223 $abc$35683$n4856_1
.sym 93224 basesoc_timer0_value_status[14]
.sym 93225 $abc$35683$n4808_1
.sym 93226 basesoc_timer0_reload_storage[6]
.sym 93231 $abc$35683$n2873
.sym 93232 $abc$35683$n4859_1
.sym 93240 basesoc_timer0_value[23]
.sym 93243 basesoc_timer0_reload_storage[23]
.sym 93244 $abc$35683$n5943
.sym 93245 basesoc_timer0_eventmanager_status_w
.sym 93249 basesoc_timer0_value_status[14]
.sym 93250 $abc$35683$n4808_1
.sym 93251 basesoc_timer0_load_storage[6]
.sym 93252 $abc$35683$n3253
.sym 93256 $abc$35683$n5892
.sym 93257 basesoc_timer0_eventmanager_status_w
.sym 93258 basesoc_timer0_reload_storage[6]
.sym 93261 basesoc_timer0_value[14]
.sym 93267 $abc$35683$n3273
.sym 93268 basesoc_timer0_reload_storage[6]
.sym 93269 $abc$35683$n3264
.sym 93270 basesoc_timer0_reload_storage[30]
.sym 93273 basesoc_timer0_reload_storage[2]
.sym 93274 $abc$35683$n5880
.sym 93276 basesoc_timer0_eventmanager_status_w
.sym 93279 $abc$35683$n4859_1
.sym 93280 $abc$35683$n4861_1
.sym 93281 $abc$35683$n4856_1
.sym 93282 $abc$35683$n4860_1
.sym 93283 $abc$35683$n2873
.sym 93284 clk12_$glb_clk
.sym 93285 sys_rst_$glb_sr
.sym 93286 $abc$35683$n4815
.sym 93288 basesoc_timer0_value_status[9]
.sym 93289 $abc$35683$n4813_1
.sym 93290 basesoc_timer0_value_status[1]
.sym 93291 basesoc_timer0_value_status[2]
.sym 93292 $abc$35683$n4814_1
.sym 93304 basesoc_dat_w[6]
.sym 93308 $abc$35683$n5943
.sym 93312 basesoc_timer0_value_status[25]
.sym 93313 $abc$35683$n2855
.sym 93315 basesoc_timer0_value[22]
.sym 93317 basesoc_timer0_load_storage[19]
.sym 93321 basesoc_timer0_load_storage[0]
.sym 93339 basesoc_timer0_value[3]
.sym 93341 basesoc_timer0_value[7]
.sym 93343 basesoc_timer0_value[0]
.sym 93344 $PACKER_VCC_NET
.sym 93345 basesoc_timer0_value[6]
.sym 93347 basesoc_timer0_value[1]
.sym 93350 basesoc_timer0_value[4]
.sym 93351 basesoc_timer0_value[2]
.sym 93352 $PACKER_VCC_NET
.sym 93355 basesoc_timer0_value[5]
.sym 93359 $nextpnr_ICESTORM_LC_6$O
.sym 93362 basesoc_timer0_value[0]
.sym 93365 $auto$alumacc.cc:474:replace_alu$5933.C[2]
.sym 93367 basesoc_timer0_value[1]
.sym 93368 $PACKER_VCC_NET
.sym 93371 $auto$alumacc.cc:474:replace_alu$5933.C[3]
.sym 93373 basesoc_timer0_value[2]
.sym 93374 $PACKER_VCC_NET
.sym 93375 $auto$alumacc.cc:474:replace_alu$5933.C[2]
.sym 93377 $auto$alumacc.cc:474:replace_alu$5933.C[4]
.sym 93379 $PACKER_VCC_NET
.sym 93380 basesoc_timer0_value[3]
.sym 93381 $auto$alumacc.cc:474:replace_alu$5933.C[3]
.sym 93383 $auto$alumacc.cc:474:replace_alu$5933.C[5]
.sym 93385 basesoc_timer0_value[4]
.sym 93386 $PACKER_VCC_NET
.sym 93387 $auto$alumacc.cc:474:replace_alu$5933.C[4]
.sym 93389 $auto$alumacc.cc:474:replace_alu$5933.C[6]
.sym 93391 $PACKER_VCC_NET
.sym 93392 basesoc_timer0_value[5]
.sym 93393 $auto$alumacc.cc:474:replace_alu$5933.C[5]
.sym 93395 $auto$alumacc.cc:474:replace_alu$5933.C[7]
.sym 93397 $PACKER_VCC_NET
.sym 93398 basesoc_timer0_value[6]
.sym 93399 $auto$alumacc.cc:474:replace_alu$5933.C[6]
.sym 93401 $auto$alumacc.cc:474:replace_alu$5933.C[8]
.sym 93403 $PACKER_VCC_NET
.sym 93404 basesoc_timer0_value[7]
.sym 93405 $auto$alumacc.cc:474:replace_alu$5933.C[7]
.sym 93412 $abc$35683$n2885
.sym 93413 basesoc_timer0_value[1]
.sym 93414 $abc$35683$n4992
.sym 93423 basesoc_timer0_value[2]
.sym 93429 basesoc_timer0_value[7]
.sym 93431 $abc$35683$n4801_1
.sym 93433 $PACKER_VCC_NET
.sym 93435 basesoc_timer0_load_storage[4]
.sym 93439 $PACKER_VCC_NET
.sym 93440 $PACKER_VCC_NET
.sym 93445 $auto$alumacc.cc:474:replace_alu$5933.C[8]
.sym 93450 basesoc_timer0_value[8]
.sym 93451 basesoc_timer0_value[14]
.sym 93456 $PACKER_VCC_NET
.sym 93460 basesoc_timer0_value[9]
.sym 93461 basesoc_timer0_value[10]
.sym 93462 basesoc_timer0_value[11]
.sym 93464 $PACKER_VCC_NET
.sym 93465 basesoc_timer0_value[12]
.sym 93469 basesoc_timer0_value[13]
.sym 93473 basesoc_timer0_value[15]
.sym 93482 $auto$alumacc.cc:474:replace_alu$5933.C[9]
.sym 93484 $PACKER_VCC_NET
.sym 93485 basesoc_timer0_value[8]
.sym 93486 $auto$alumacc.cc:474:replace_alu$5933.C[8]
.sym 93488 $auto$alumacc.cc:474:replace_alu$5933.C[10]
.sym 93490 $PACKER_VCC_NET
.sym 93491 basesoc_timer0_value[9]
.sym 93492 $auto$alumacc.cc:474:replace_alu$5933.C[9]
.sym 93494 $auto$alumacc.cc:474:replace_alu$5933.C[11]
.sym 93496 $PACKER_VCC_NET
.sym 93497 basesoc_timer0_value[10]
.sym 93498 $auto$alumacc.cc:474:replace_alu$5933.C[10]
.sym 93500 $auto$alumacc.cc:474:replace_alu$5933.C[12]
.sym 93502 $PACKER_VCC_NET
.sym 93503 basesoc_timer0_value[11]
.sym 93504 $auto$alumacc.cc:474:replace_alu$5933.C[11]
.sym 93506 $auto$alumacc.cc:474:replace_alu$5933.C[13]
.sym 93508 $PACKER_VCC_NET
.sym 93509 basesoc_timer0_value[12]
.sym 93510 $auto$alumacc.cc:474:replace_alu$5933.C[12]
.sym 93512 $auto$alumacc.cc:474:replace_alu$5933.C[14]
.sym 93514 $PACKER_VCC_NET
.sym 93515 basesoc_timer0_value[13]
.sym 93516 $auto$alumacc.cc:474:replace_alu$5933.C[13]
.sym 93518 $auto$alumacc.cc:474:replace_alu$5933.C[15]
.sym 93520 basesoc_timer0_value[14]
.sym 93521 $PACKER_VCC_NET
.sym 93522 $auto$alumacc.cc:474:replace_alu$5933.C[14]
.sym 93524 $auto$alumacc.cc:474:replace_alu$5933.C[16]
.sym 93526 $PACKER_VCC_NET
.sym 93527 basesoc_timer0_value[15]
.sym 93528 $auto$alumacc.cc:474:replace_alu$5933.C[15]
.sym 93537 basesoc_timer0_load_storage[0]
.sym 93538 basesoc_timer0_load_storage[1]
.sym 93539 basesoc_timer0_load_storage[4]
.sym 93547 basesoc_timer0_value[10]
.sym 93548 basesoc_timer0_value[9]
.sym 93553 basesoc_timer0_value[12]
.sym 93558 basesoc_timer0_load_storage[29]
.sym 93566 basesoc_timer0_reload_storage[25]
.sym 93568 $auto$alumacc.cc:474:replace_alu$5933.C[16]
.sym 93577 basesoc_timer0_value[18]
.sym 93581 basesoc_timer0_value[23]
.sym 93583 basesoc_timer0_value[19]
.sym 93585 basesoc_timer0_value[22]
.sym 93592 basesoc_timer0_value[20]
.sym 93593 $PACKER_VCC_NET
.sym 93594 basesoc_timer0_value[16]
.sym 93599 $PACKER_VCC_NET
.sym 93600 $PACKER_VCC_NET
.sym 93602 basesoc_timer0_value[21]
.sym 93604 basesoc_timer0_value[17]
.sym 93605 $auto$alumacc.cc:474:replace_alu$5933.C[17]
.sym 93607 basesoc_timer0_value[16]
.sym 93608 $PACKER_VCC_NET
.sym 93609 $auto$alumacc.cc:474:replace_alu$5933.C[16]
.sym 93611 $auto$alumacc.cc:474:replace_alu$5933.C[18]
.sym 93613 basesoc_timer0_value[17]
.sym 93614 $PACKER_VCC_NET
.sym 93615 $auto$alumacc.cc:474:replace_alu$5933.C[17]
.sym 93617 $auto$alumacc.cc:474:replace_alu$5933.C[19]
.sym 93619 $PACKER_VCC_NET
.sym 93620 basesoc_timer0_value[18]
.sym 93621 $auto$alumacc.cc:474:replace_alu$5933.C[18]
.sym 93623 $auto$alumacc.cc:474:replace_alu$5933.C[20]
.sym 93625 $PACKER_VCC_NET
.sym 93626 basesoc_timer0_value[19]
.sym 93627 $auto$alumacc.cc:474:replace_alu$5933.C[19]
.sym 93629 $auto$alumacc.cc:474:replace_alu$5933.C[21]
.sym 93631 basesoc_timer0_value[20]
.sym 93632 $PACKER_VCC_NET
.sym 93633 $auto$alumacc.cc:474:replace_alu$5933.C[20]
.sym 93635 $auto$alumacc.cc:474:replace_alu$5933.C[22]
.sym 93637 basesoc_timer0_value[21]
.sym 93638 $PACKER_VCC_NET
.sym 93639 $auto$alumacc.cc:474:replace_alu$5933.C[21]
.sym 93641 $auto$alumacc.cc:474:replace_alu$5933.C[23]
.sym 93643 basesoc_timer0_value[22]
.sym 93644 $PACKER_VCC_NET
.sym 93645 $auto$alumacc.cc:474:replace_alu$5933.C[22]
.sym 93647 $auto$alumacc.cc:474:replace_alu$5933.C[24]
.sym 93649 $PACKER_VCC_NET
.sym 93650 basesoc_timer0_value[23]
.sym 93651 $auto$alumacc.cc:474:replace_alu$5933.C[23]
.sym 93655 $abc$35683$n5040_1
.sym 93658 basesoc_timer0_load_storage[25]
.sym 93659 basesoc_timer0_load_storage[28]
.sym 93662 basesoc_timer0_load_storage[29]
.sym 93671 $abc$35683$n5925
.sym 93673 basesoc_timer0_value[18]
.sym 93675 basesoc_dat_w[1]
.sym 93680 basesoc_timer0_reload_storage[1]
.sym 93683 basesoc_dat_w[1]
.sym 93684 basesoc_dat_w[2]
.sym 93687 basesoc_timer0_load_storage[1]
.sym 93689 $abc$35683$n2861
.sym 93691 $auto$alumacc.cc:474:replace_alu$5933.C[24]
.sym 93700 basesoc_timer0_value[24]
.sym 93701 basesoc_timer0_value[27]
.sym 93703 basesoc_timer0_value[31]
.sym 93704 basesoc_timer0_value[28]
.sym 93706 basesoc_timer0_value[25]
.sym 93714 basesoc_timer0_value[30]
.sym 93717 basesoc_timer0_value[29]
.sym 93722 $PACKER_VCC_NET
.sym 93724 basesoc_timer0_value[26]
.sym 93725 $PACKER_VCC_NET
.sym 93728 $auto$alumacc.cc:474:replace_alu$5933.C[25]
.sym 93730 $PACKER_VCC_NET
.sym 93731 basesoc_timer0_value[24]
.sym 93732 $auto$alumacc.cc:474:replace_alu$5933.C[24]
.sym 93734 $auto$alumacc.cc:474:replace_alu$5933.C[26]
.sym 93736 $PACKER_VCC_NET
.sym 93737 basesoc_timer0_value[25]
.sym 93738 $auto$alumacc.cc:474:replace_alu$5933.C[25]
.sym 93740 $auto$alumacc.cc:474:replace_alu$5933.C[27]
.sym 93742 basesoc_timer0_value[26]
.sym 93743 $PACKER_VCC_NET
.sym 93744 $auto$alumacc.cc:474:replace_alu$5933.C[26]
.sym 93746 $auto$alumacc.cc:474:replace_alu$5933.C[28]
.sym 93748 $PACKER_VCC_NET
.sym 93749 basesoc_timer0_value[27]
.sym 93750 $auto$alumacc.cc:474:replace_alu$5933.C[27]
.sym 93752 $auto$alumacc.cc:474:replace_alu$5933.C[29]
.sym 93754 basesoc_timer0_value[28]
.sym 93755 $PACKER_VCC_NET
.sym 93756 $auto$alumacc.cc:474:replace_alu$5933.C[28]
.sym 93758 $auto$alumacc.cc:474:replace_alu$5933.C[30]
.sym 93760 $PACKER_VCC_NET
.sym 93761 basesoc_timer0_value[29]
.sym 93762 $auto$alumacc.cc:474:replace_alu$5933.C[29]
.sym 93764 $auto$alumacc.cc:474:replace_alu$5933.C[31]
.sym 93766 $PACKER_VCC_NET
.sym 93767 basesoc_timer0_value[30]
.sym 93768 $auto$alumacc.cc:474:replace_alu$5933.C[30]
.sym 93771 basesoc_timer0_value[31]
.sym 93772 $PACKER_VCC_NET
.sym 93774 $auto$alumacc.cc:474:replace_alu$5933.C[31]
.sym 93779 basesoc_timer0_load_storage[19]
.sym 93795 basesoc_timer0_load_storage[29]
.sym 93800 $abc$35683$n5958
.sym 93805 $abc$35683$n2859
.sym 93806 basesoc_timer0_reload_storage[1]
.sym 93808 basesoc_timer0_value_status[25]
.sym 93813 basesoc_timer0_load_storage[19]
.sym 93821 basesoc_timer0_value[30]
.sym 93823 $abc$35683$n4801_1
.sym 93829 basesoc_timer0_value_status[30]
.sym 93830 $abc$35683$n2873
.sym 93845 basesoc_timer0_value[25]
.sym 93852 $abc$35683$n4801_1
.sym 93855 basesoc_timer0_value_status[30]
.sym 93864 basesoc_timer0_value[30]
.sym 93894 basesoc_timer0_value[25]
.sym 93898 $abc$35683$n2873
.sym 93899 clk12_$glb_clk
.sym 93900 sys_rst_$glb_sr
.sym 93901 basesoc_timer0_reload_storage[1]
.sym 93907 basesoc_timer0_reload_storage[5]
.sym 93916 $abc$35683$n2873
.sym 93954 basesoc_dat_w[2]
.sym 93969 $abc$35683$n2869
.sym 94002 basesoc_dat_w[2]
.sym 94021 $abc$35683$n2869
.sym 94022 clk12_$glb_clk
.sym 94023 sys_rst_$glb_sr
.sym 94044 $abc$35683$n2863
.sym 94222 spiflash_clk
.sym 94225 spiflash_cs_n
.sym 94233 spiflash_clk
.sym 94239 spiflash_cs_n
.sym 94271 spram_dataout10[4]
.sym 94272 array_muxed0[10]
.sym 94273 spiflash_clk
.sym 94274 spram_datain00[5]
.sym 94282 spram_dataout00[2]
.sym 94283 array_muxed0[14]
.sym 94285 spram_dataout10[2]
.sym 94287 spram_dataout00[11]
.sym 94289 spram_dataout10[0]
.sym 94290 spram_dataout00[6]
.sym 94292 spram_dataout00[15]
.sym 94293 array_muxed0[14]
.sym 94294 spram_dataout00[0]
.sym 94296 spram_dataout00[5]
.sym 94297 spram_dataout10[4]
.sym 94298 slave_sel_r[2]
.sym 94301 spram_dataout10[6]
.sym 94302 spram_dataout00[13]
.sym 94303 spram_dataout10[5]
.sym 94306 slave_sel_r[2]
.sym 94308 spram_dataout10[11]
.sym 94310 spram_dataout00[4]
.sym 94311 spram_dataout10[15]
.sym 94312 spram_dataout10[13]
.sym 94314 spram_dataout10[6]
.sym 94315 slave_sel_r[2]
.sym 94316 spram_dataout00[6]
.sym 94317 array_muxed0[14]
.sym 94320 slave_sel_r[2]
.sym 94321 spram_dataout00[11]
.sym 94322 array_muxed0[14]
.sym 94323 spram_dataout10[11]
.sym 94326 spram_dataout00[0]
.sym 94327 spram_dataout10[0]
.sym 94328 array_muxed0[14]
.sym 94329 slave_sel_r[2]
.sym 94332 array_muxed0[14]
.sym 94333 spram_dataout00[4]
.sym 94334 slave_sel_r[2]
.sym 94335 spram_dataout10[4]
.sym 94338 spram_dataout00[15]
.sym 94339 spram_dataout10[15]
.sym 94340 slave_sel_r[2]
.sym 94341 array_muxed0[14]
.sym 94344 slave_sel_r[2]
.sym 94345 spram_dataout10[5]
.sym 94346 array_muxed0[14]
.sym 94347 spram_dataout00[5]
.sym 94350 slave_sel_r[2]
.sym 94351 spram_dataout00[2]
.sym 94352 spram_dataout10[2]
.sym 94353 array_muxed0[14]
.sym 94356 slave_sel_r[2]
.sym 94357 spram_dataout10[13]
.sym 94358 spram_dataout00[13]
.sym 94359 array_muxed0[14]
.sym 94391 spram_datain10[7]
.sym 94392 spram_datain10[4]
.sym 94394 spram_dataout00[3]
.sym 94396 spram_datain10[0]
.sym 94397 spram_datain00[12]
.sym 94399 spram_datain00[6]
.sym 94400 spram_datain00[2]
.sym 94402 spram_dataout00[2]
.sym 94408 spram_dataout00[13]
.sym 94409 spram_dataout10[5]
.sym 94410 spram_datain00[3]
.sym 94411 spram_datain00[4]
.sym 94413 spram_datain00[1]
.sym 94414 spram_datain00[13]
.sym 94416 spram_datain00[14]
.sym 94417 spram_datain10[2]
.sym 94419 spram_datain10[3]
.sym 94420 spram_dataout10[0]
.sym 94421 array_muxed1[1]
.sym 94423 spram_dataout00[15]
.sym 94424 spram_dataout10[2]
.sym 94425 array_muxed0[5]
.sym 94427 array_muxed2[1]
.sym 94433 spram_datain00[11]
.sym 94442 array_muxed1[15]
.sym 94443 array_muxed0[14]
.sym 94454 array_muxed1[14]
.sym 94460 array_muxed1[1]
.sym 94467 array_muxed2[1]
.sym 94474 array_muxed0[14]
.sym 94475 array_muxed1[1]
.sym 94479 array_muxed0[14]
.sym 94480 array_muxed1[15]
.sym 94487 array_muxed1[15]
.sym 94488 array_muxed0[14]
.sym 94493 array_muxed0[14]
.sym 94494 array_muxed1[1]
.sym 94498 array_muxed1[14]
.sym 94500 array_muxed0[14]
.sym 94503 array_muxed1[14]
.sym 94505 array_muxed0[14]
.sym 94510 array_muxed0[14]
.sym 94511 array_muxed2[1]
.sym 94515 array_muxed0[14]
.sym 94518 array_muxed2[1]
.sym 94553 spram_dataout00[11]
.sym 94555 array_muxed0[14]
.sym 94557 spram_dataout00[8]
.sym 94558 array_muxed0[4]
.sym 94559 spram_datain10[8]
.sym 94561 spram_dataout00[10]
.sym 94562 spram_datain10[11]
.sym 94563 array_muxed0[7]
.sym 94564 array_muxed0[12]
.sym 94565 array_muxed0[3]
.sym 94566 spram_datain00[11]
.sym 94567 array_muxed0[7]
.sym 94568 $PACKER_VCC_NET
.sym 94570 spram_dataout10[10]
.sym 94572 array_muxed0[3]
.sym 94573 spram_dataout10[1]
.sym 94581 array_muxed1[11]
.sym 94586 array_muxed0[14]
.sym 94589 array_muxed1[10]
.sym 94598 array_muxed1[4]
.sym 94600 array_muxed1[5]
.sym 94613 array_muxed1[4]
.sym 94615 array_muxed0[14]
.sym 94618 array_muxed1[10]
.sym 94620 array_muxed0[14]
.sym 94625 array_muxed1[10]
.sym 94627 array_muxed0[14]
.sym 94630 array_muxed1[4]
.sym 94632 array_muxed0[14]
.sym 94636 array_muxed1[11]
.sym 94637 array_muxed0[14]
.sym 94642 array_muxed1[5]
.sym 94644 array_muxed0[14]
.sym 94648 array_muxed1[11]
.sym 94649 array_muxed0[14]
.sym 94654 array_muxed0[14]
.sym 94656 array_muxed1[5]
.sym 94691 array_muxed1[11]
.sym 94693 $PACKER_VCC_NET
.sym 94694 spram_dataout10[7]
.sym 94698 array_muxed0[14]
.sym 94699 spram_maskwren00[0]
.sym 94701 array_muxed0[8]
.sym 94702 array_muxed0[13]
.sym 94704 spram_datain00[4]
.sym 94707 spram_dataout10[5]
.sym 94708 array_muxed0[13]
.sym 94709 array_muxed0[11]
.sym 94829 spram_dataout10[14]
.sym 94833 spram_dataout10[15]
.sym 94840 $abc$35683$n2897
.sym 94844 array_muxed0[5]
.sym 94847 array_muxed0[10]
.sym 94848 $abc$35683$n152
.sym 94857 $PACKER_VCC_NET
.sym 94861 user_btn0
.sym 94862 waittimer0_count[0]
.sym 94868 $abc$35683$n2898
.sym 94871 sys_rst
.sym 94877 eventmanager_status_w[0]
.sym 94882 waittimer0_count[1]
.sym 94897 waittimer0_count[1]
.sym 94899 user_btn0
.sym 94914 user_btn0
.sym 94916 eventmanager_status_w[0]
.sym 94917 sys_rst
.sym 94921 $PACKER_VCC_NET
.sym 94922 waittimer0_count[0]
.sym 94932 sys_rst
.sym 94933 eventmanager_status_w[0]
.sym 94934 waittimer0_count[0]
.sym 94935 user_btn0
.sym 94936 $abc$35683$n2898
.sym 94937 clk12_$glb_clk
.sym 94938 sys_rst_$glb_sr
.sym 94975 sys_rst
.sym 94979 array_muxed0[2]
.sym 94984 $abc$35683$n2897
.sym 94985 array_muxed0[0]
.sym 94987 $abc$35683$n2897
.sym 94989 array_muxed0[4]
.sym 94997 waittimer0_count[3]
.sym 94998 $abc$35683$n2897
.sym 94999 $abc$35683$n5845
.sym 95000 $abc$35683$n5847
.sym 95001 $abc$35683$n5849
.sym 95002 user_btn0
.sym 95003 waittimer0_count[4]
.sym 95004 $abc$35683$n3301_1
.sym 95005 waittimer0_count[1]
.sym 95006 $abc$35683$n5843
.sym 95007 waittimer0_count[8]
.sym 95009 $abc$35683$n5839
.sym 95012 $abc$35683$n3302
.sym 95014 $abc$35683$n3303
.sym 95016 waittimer0_count[5]
.sym 95017 waittimer0_count[0]
.sym 95023 waittimer0_count[2]
.sym 95024 $abc$35683$n152
.sym 95029 waittimer0_count[5]
.sym 95030 waittimer0_count[3]
.sym 95031 waittimer0_count[8]
.sym 95032 waittimer0_count[4]
.sym 95037 $abc$35683$n5845
.sym 95038 user_btn0
.sym 95041 waittimer0_count[1]
.sym 95042 waittimer0_count[0]
.sym 95043 waittimer0_count[2]
.sym 95044 $abc$35683$n152
.sym 95049 $abc$35683$n5843
.sym 95050 user_btn0
.sym 95055 user_btn0
.sym 95056 $abc$35683$n5849
.sym 95060 $abc$35683$n5839
.sym 95062 user_btn0
.sym 95065 $abc$35683$n3302
.sym 95066 $abc$35683$n3301_1
.sym 95067 $abc$35683$n3303
.sym 95072 user_btn0
.sym 95074 $abc$35683$n5847
.sym 95075 $abc$35683$n2897
.sym 95076 clk12_$glb_clk
.sym 95077 sys_rst_$glb_sr
.sym 95118 basesoc_ctrl_storage[24]
.sym 95124 array_muxed0[12]
.sym 95135 $abc$35683$n5855
.sym 95136 $abc$35683$n5857
.sym 95138 $abc$35683$n5861
.sym 95141 user_btn0
.sym 95144 waittimer0_count[11]
.sym 95148 $abc$35683$n5865
.sym 95149 waittimer0_count[13]
.sym 95162 $abc$35683$n2897
.sym 95163 waittimer0_count[9]
.sym 95168 waittimer0_count[11]
.sym 95169 waittimer0_count[9]
.sym 95171 waittimer0_count[13]
.sym 95174 $abc$35683$n5861
.sym 95177 user_btn0
.sym 95187 $abc$35683$n5855
.sym 95189 user_btn0
.sym 95193 $abc$35683$n5857
.sym 95194 user_btn0
.sym 95204 $abc$35683$n5865
.sym 95206 user_btn0
.sym 95214 $abc$35683$n2897
.sym 95215 clk12_$glb_clk
.sym 95216 sys_rst_$glb_sr
.sym 95258 basesoc_ctrl_bus_errors[6]
.sym 95262 array_muxed0[13]
.sym 95268 array_muxed0[13]
.sym 95403 basesoc_dat_w[7]
.sym 95416 basesoc_ctrl_bus_errors[3]
.sym 95417 basesoc_ctrl_bus_errors[4]
.sym 95423 basesoc_ctrl_bus_errors[0]
.sym 95425 basesoc_ctrl_bus_errors[1]
.sym 95439 basesoc_ctrl_bus_errors[2]
.sym 95440 $abc$35683$n3108
.sym 95442 basesoc_ctrl_bus_errors[5]
.sym 95443 basesoc_ctrl_bus_errors[6]
.sym 95444 basesoc_ctrl_bus_errors[7]
.sym 95445 $nextpnr_ICESTORM_LC_1$O
.sym 95447 basesoc_ctrl_bus_errors[0]
.sym 95451 $auto$alumacc.cc:474:replace_alu$5912.C[2]
.sym 95454 basesoc_ctrl_bus_errors[1]
.sym 95457 $auto$alumacc.cc:474:replace_alu$5912.C[3]
.sym 95459 basesoc_ctrl_bus_errors[2]
.sym 95461 $auto$alumacc.cc:474:replace_alu$5912.C[2]
.sym 95463 $auto$alumacc.cc:474:replace_alu$5912.C[4]
.sym 95466 basesoc_ctrl_bus_errors[3]
.sym 95467 $auto$alumacc.cc:474:replace_alu$5912.C[3]
.sym 95469 $auto$alumacc.cc:474:replace_alu$5912.C[5]
.sym 95472 basesoc_ctrl_bus_errors[4]
.sym 95473 $auto$alumacc.cc:474:replace_alu$5912.C[4]
.sym 95475 $auto$alumacc.cc:474:replace_alu$5912.C[6]
.sym 95477 basesoc_ctrl_bus_errors[5]
.sym 95479 $auto$alumacc.cc:474:replace_alu$5912.C[5]
.sym 95481 $auto$alumacc.cc:474:replace_alu$5912.C[7]
.sym 95483 basesoc_ctrl_bus_errors[6]
.sym 95485 $auto$alumacc.cc:474:replace_alu$5912.C[6]
.sym 95487 $auto$alumacc.cc:474:replace_alu$5912.C[8]
.sym 95489 basesoc_ctrl_bus_errors[7]
.sym 95491 $auto$alumacc.cc:474:replace_alu$5912.C[7]
.sym 95492 $abc$35683$n3108
.sym 95493 clk12_$glb_clk
.sym 95494 sys_rst_$glb_sr
.sym 95527 basesoc_ctrl_bus_errors[0]
.sym 95537 basesoc_ctrl_bus_errors[13]
.sym 95543 $abc$35683$n3251
.sym 95544 array_muxed0[4]
.sym 95545 array_muxed0[0]
.sym 95546 array_muxed0[2]
.sym 95547 $auto$alumacc.cc:474:replace_alu$5912.C[8]
.sym 95552 basesoc_ctrl_bus_errors[8]
.sym 95553 basesoc_ctrl_bus_errors[9]
.sym 95563 basesoc_ctrl_bus_errors[11]
.sym 95564 basesoc_ctrl_bus_errors[12]
.sym 95567 basesoc_ctrl_bus_errors[15]
.sym 95570 basesoc_ctrl_bus_errors[10]
.sym 95574 basesoc_ctrl_bus_errors[14]
.sym 95579 $abc$35683$n3108
.sym 95581 basesoc_ctrl_bus_errors[13]
.sym 95584 $auto$alumacc.cc:474:replace_alu$5912.C[9]
.sym 95587 basesoc_ctrl_bus_errors[8]
.sym 95588 $auto$alumacc.cc:474:replace_alu$5912.C[8]
.sym 95590 $auto$alumacc.cc:474:replace_alu$5912.C[10]
.sym 95593 basesoc_ctrl_bus_errors[9]
.sym 95594 $auto$alumacc.cc:474:replace_alu$5912.C[9]
.sym 95596 $auto$alumacc.cc:474:replace_alu$5912.C[11]
.sym 95599 basesoc_ctrl_bus_errors[10]
.sym 95600 $auto$alumacc.cc:474:replace_alu$5912.C[10]
.sym 95602 $auto$alumacc.cc:474:replace_alu$5912.C[12]
.sym 95604 basesoc_ctrl_bus_errors[11]
.sym 95606 $auto$alumacc.cc:474:replace_alu$5912.C[11]
.sym 95608 $auto$alumacc.cc:474:replace_alu$5912.C[13]
.sym 95610 basesoc_ctrl_bus_errors[12]
.sym 95612 $auto$alumacc.cc:474:replace_alu$5912.C[12]
.sym 95614 $auto$alumacc.cc:474:replace_alu$5912.C[14]
.sym 95616 basesoc_ctrl_bus_errors[13]
.sym 95618 $auto$alumacc.cc:474:replace_alu$5912.C[13]
.sym 95620 $auto$alumacc.cc:474:replace_alu$5912.C[15]
.sym 95623 basesoc_ctrl_bus_errors[14]
.sym 95624 $auto$alumacc.cc:474:replace_alu$5912.C[14]
.sym 95626 $auto$alumacc.cc:474:replace_alu$5912.C[16]
.sym 95628 basesoc_ctrl_bus_errors[15]
.sym 95630 $auto$alumacc.cc:474:replace_alu$5912.C[15]
.sym 95631 $abc$35683$n3108
.sym 95632 clk12_$glb_clk
.sym 95633 sys_rst_$glb_sr
.sym 95676 basesoc_ctrl_bus_errors[0]
.sym 95679 basesoc_ctrl_bus_errors[12]
.sym 95686 $auto$alumacc.cc:474:replace_alu$5912.C[16]
.sym 95700 basesoc_ctrl_bus_errors[17]
.sym 95701 basesoc_ctrl_bus_errors[18]
.sym 95702 $abc$35683$n3108
.sym 95703 basesoc_ctrl_bus_errors[20]
.sym 95706 basesoc_ctrl_bus_errors[23]
.sym 95707 basesoc_ctrl_bus_errors[16]
.sym 95712 basesoc_ctrl_bus_errors[21]
.sym 95713 basesoc_ctrl_bus_errors[22]
.sym 95718 basesoc_ctrl_bus_errors[19]
.sym 95723 $auto$alumacc.cc:474:replace_alu$5912.C[17]
.sym 95726 basesoc_ctrl_bus_errors[16]
.sym 95727 $auto$alumacc.cc:474:replace_alu$5912.C[16]
.sym 95729 $auto$alumacc.cc:474:replace_alu$5912.C[18]
.sym 95731 basesoc_ctrl_bus_errors[17]
.sym 95733 $auto$alumacc.cc:474:replace_alu$5912.C[17]
.sym 95735 $auto$alumacc.cc:474:replace_alu$5912.C[19]
.sym 95737 basesoc_ctrl_bus_errors[18]
.sym 95739 $auto$alumacc.cc:474:replace_alu$5912.C[18]
.sym 95741 $auto$alumacc.cc:474:replace_alu$5912.C[20]
.sym 95743 basesoc_ctrl_bus_errors[19]
.sym 95745 $auto$alumacc.cc:474:replace_alu$5912.C[19]
.sym 95747 $auto$alumacc.cc:474:replace_alu$5912.C[21]
.sym 95749 basesoc_ctrl_bus_errors[20]
.sym 95751 $auto$alumacc.cc:474:replace_alu$5912.C[20]
.sym 95753 $auto$alumacc.cc:474:replace_alu$5912.C[22]
.sym 95756 basesoc_ctrl_bus_errors[21]
.sym 95757 $auto$alumacc.cc:474:replace_alu$5912.C[21]
.sym 95759 $auto$alumacc.cc:474:replace_alu$5912.C[23]
.sym 95762 basesoc_ctrl_bus_errors[22]
.sym 95763 $auto$alumacc.cc:474:replace_alu$5912.C[22]
.sym 95765 $auto$alumacc.cc:474:replace_alu$5912.C[24]
.sym 95767 basesoc_ctrl_bus_errors[23]
.sym 95769 $auto$alumacc.cc:474:replace_alu$5912.C[23]
.sym 95770 $abc$35683$n3108
.sym 95771 clk12_$glb_clk
.sym 95772 sys_rst_$glb_sr
.sym 95801 basesoc_ctrl_bus_errors[16]
.sym 95825 $auto$alumacc.cc:474:replace_alu$5912.C[24]
.sym 95832 basesoc_ctrl_bus_errors[26]
.sym 95833 basesoc_ctrl_bus_errors[27]
.sym 95834 basesoc_ctrl_bus_errors[28]
.sym 95838 basesoc_ctrl_bus_errors[24]
.sym 95844 basesoc_ctrl_bus_errors[30]
.sym 95845 basesoc_ctrl_bus_errors[31]
.sym 95851 basesoc_ctrl_bus_errors[29]
.sym 95855 basesoc_ctrl_bus_errors[25]
.sym 95857 $abc$35683$n3108
.sym 95862 $auto$alumacc.cc:474:replace_alu$5912.C[25]
.sym 95864 basesoc_ctrl_bus_errors[24]
.sym 95866 $auto$alumacc.cc:474:replace_alu$5912.C[24]
.sym 95868 $auto$alumacc.cc:474:replace_alu$5912.C[26]
.sym 95870 basesoc_ctrl_bus_errors[25]
.sym 95872 $auto$alumacc.cc:474:replace_alu$5912.C[25]
.sym 95874 $auto$alumacc.cc:474:replace_alu$5912.C[27]
.sym 95877 basesoc_ctrl_bus_errors[26]
.sym 95878 $auto$alumacc.cc:474:replace_alu$5912.C[26]
.sym 95880 $auto$alumacc.cc:474:replace_alu$5912.C[28]
.sym 95883 basesoc_ctrl_bus_errors[27]
.sym 95884 $auto$alumacc.cc:474:replace_alu$5912.C[27]
.sym 95886 $auto$alumacc.cc:474:replace_alu$5912.C[29]
.sym 95889 basesoc_ctrl_bus_errors[28]
.sym 95890 $auto$alumacc.cc:474:replace_alu$5912.C[28]
.sym 95892 $auto$alumacc.cc:474:replace_alu$5912.C[30]
.sym 95895 basesoc_ctrl_bus_errors[29]
.sym 95896 $auto$alumacc.cc:474:replace_alu$5912.C[29]
.sym 95898 $auto$alumacc.cc:474:replace_alu$5912.C[31]
.sym 95900 basesoc_ctrl_bus_errors[30]
.sym 95902 $auto$alumacc.cc:474:replace_alu$5912.C[30]
.sym 95906 basesoc_ctrl_bus_errors[31]
.sym 95908 $auto$alumacc.cc:474:replace_alu$5912.C[31]
.sym 95909 $abc$35683$n3108
.sym 95910 clk12_$glb_clk
.sym 95911 sys_rst_$glb_sr
.sym 95955 basesoc_ctrl_bus_errors[27]
.sym 95959 basesoc_dat_w[7]
.sym 95963 $PACKER_VCC_NET
.sym 95970 basesoc_ctrl_bus_errors[0]
.sym 95987 $PACKER_VCC_NET
.sym 95996 $abc$35683$n3108
.sym 96009 $PACKER_VCC_NET
.sym 96010 basesoc_ctrl_bus_errors[0]
.sym 96048 $abc$35683$n3108
.sym 96049 clk12_$glb_clk
.sym 96050 sys_rst_$glb_sr
.sym 96099 $abc$35683$n3251
.sym 96238 basesoc_dat_w[5]
.sym 96241 basesoc_dat_w[3]
.sym 96355 basesoc_timer0_en_storage
.sym 96511 basesoc_dat_w[7]
.sym 96515 basesoc_timer0_en_storage
.sym 96648 $abc$35683$n3251
.sym 96657 basesoc_timer0_en_storage
.sym 96675 $abc$35683$n2871
.sym 96681 basesoc_ctrl_reset_reset_r
.sym 96703 basesoc_ctrl_reset_reset_r
.sym 96743 $abc$35683$n2871
.sym 96744 clk12_$glb_clk
.sym 96745 sys_rst_$glb_sr
.sym 96778 basesoc_timer0_en_storage
.sym 96786 basesoc_dat_w[3]
.sym 96787 basesoc_dat_w[5]
.sym 96797 $abc$35683$n5494
.sym 96808 $abc$35683$n2876
.sym 96816 $abc$35683$n3292_1
.sym 96830 $abc$35683$n2877
.sym 96851 $abc$35683$n2876
.sym 96855 $abc$35683$n3292_1
.sym 96856 $abc$35683$n2876
.sym 96882 $abc$35683$n2877
.sym 96883 clk12_$glb_clk
.sym 96884 sys_rst_$glb_sr
.sym 96925 basesoc_timer0_value[0]
.sym 96929 basesoc_timer0_eventmanager_status_w
.sym 96950 $abc$35683$n3251
.sym 96953 $abc$35683$n4831_1
.sym 96956 basesoc_timer0_eventmanager_status_w
.sym 96961 basesoc_timer0_zero_old_trigger
.sym 96970 $abc$35683$n5495
.sym 96973 $abc$35683$n5494
.sym 96993 basesoc_timer0_eventmanager_status_w
.sym 97005 basesoc_timer0_zero_old_trigger
.sym 97007 basesoc_timer0_eventmanager_status_w
.sym 97011 $abc$35683$n4831_1
.sym 97012 $abc$35683$n3251
.sym 97013 $abc$35683$n5494
.sym 97014 $abc$35683$n5495
.sym 97022 clk12_$glb_clk
.sym 97023 sys_rst_$glb_sr
.sym 97058 $abc$35683$n2873
.sym 97067 basesoc_timer0_en_storage
.sym 97068 basesoc_dat_w[7]
.sym 97071 basesoc_timer0_en_storage
.sym 97081 basesoc_timer0_value[0]
.sym 97082 basesoc_dat_w[1]
.sym 97093 $abc$35683$n5874
.sym 97098 $PACKER_VCC_NET
.sym 97101 basesoc_timer0_reload_storage[0]
.sym 97105 basesoc_timer0_eventmanager_status_w
.sym 97108 $abc$35683$n2869
.sym 97114 basesoc_timer0_reload_storage[0]
.sym 97115 $abc$35683$n5874
.sym 97117 basesoc_timer0_eventmanager_status_w
.sym 97138 basesoc_timer0_value[0]
.sym 97141 $PACKER_VCC_NET
.sym 97158 basesoc_dat_w[1]
.sym 97160 $abc$35683$n2869
.sym 97161 clk12_$glb_clk
.sym 97162 sys_rst_$glb_sr
.sym 97206 basesoc_timer0_en_storage
.sym 97208 $abc$35683$n4798_1
.sym 97211 basesoc_timer0_value[0]
.sym 97213 basesoc_timer0_en_storage
.sym 97220 $abc$35683$n4990
.sym 97223 basesoc_timer0_load_storage[0]
.sym 97228 basesoc_timer0_load_storage[22]
.sym 97230 basesoc_timer0_en_storage
.sym 97231 $abc$35683$n5034_1
.sym 97238 basesoc_timer0_en_storage
.sym 97253 $abc$35683$n4990
.sym 97254 basesoc_timer0_load_storage[0]
.sym 97256 basesoc_timer0_en_storage
.sym 97284 $abc$35683$n5034_1
.sym 97285 basesoc_timer0_load_storage[22]
.sym 97286 basesoc_timer0_en_storage
.sym 97300 clk12_$glb_clk
.sym 97301 sys_rst_$glb_sr
.sym 97332 basesoc_timer0_value[22]
.sym 97335 basesoc_timer0_load_storage[0]
.sym 97344 basesoc_dat_w[5]
.sym 97347 basesoc_dat_w[3]
.sym 97360 basesoc_dat_w[6]
.sym 97372 basesoc_dat_w[7]
.sym 97377 $abc$35683$n2859
.sym 97393 basesoc_dat_w[6]
.sym 97430 basesoc_dat_w[7]
.sym 97438 $abc$35683$n2859
.sym 97439 clk12_$glb_clk
.sym 97440 sys_rst_$glb_sr
.sym 97477 $abc$35683$n2869
.sym 97486 basesoc_timer0_value[0]
.sym 97489 basesoc_timer0_eventmanager_status_w
.sym 97498 $abc$35683$n4808_1
.sym 97500 $abc$35683$n2873
.sym 97501 basesoc_timer0_reload_storage[25]
.sym 97502 basesoc_timer0_value[1]
.sym 97503 $abc$35683$n4801_1
.sym 97505 basesoc_timer0_value[2]
.sym 97506 $abc$35683$n4815
.sym 97510 $abc$35683$n4798_1
.sym 97512 $abc$35683$n4814_1
.sym 97513 $abc$35683$n3273
.sym 97516 basesoc_timer0_value_status[9]
.sym 97518 basesoc_timer0_value_status[1]
.sym 97525 basesoc_timer0_value_status[25]
.sym 97527 basesoc_timer0_value[9]
.sym 97531 basesoc_timer0_value_status[1]
.sym 97532 $abc$35683$n4798_1
.sym 97533 basesoc_timer0_value_status[25]
.sym 97534 $abc$35683$n4801_1
.sym 97543 basesoc_timer0_value[9]
.sym 97549 $abc$35683$n4815
.sym 97550 $abc$35683$n4808_1
.sym 97551 $abc$35683$n4814_1
.sym 97552 basesoc_timer0_value_status[9]
.sym 97557 basesoc_timer0_value[1]
.sym 97561 basesoc_timer0_value[2]
.sym 97567 $abc$35683$n3273
.sym 97568 basesoc_timer0_reload_storage[25]
.sym 97577 $abc$35683$n2873
.sym 97578 clk12_$glb_clk
.sym 97579 sys_rst_$glb_sr
.sym 97623 basesoc_timer0_en_storage
.sym 97627 basesoc_timer0_en_storage
.sym 97628 basesoc_dat_w[4]
.sym 97641 basesoc_timer0_value[1]
.sym 97642 basesoc_timer0_reload_storage[1]
.sym 97643 basesoc_timer0_load_storage[1]
.sym 97648 sys_rst
.sym 97650 $abc$35683$n4992
.sym 97658 basesoc_timer0_en_storage
.sym 97662 basesoc_timer0_value[0]
.sym 97664 $abc$35683$n2885
.sym 97665 basesoc_timer0_eventmanager_status_w
.sym 97689 basesoc_timer0_value[0]
.sym 97690 basesoc_timer0_en_storage
.sym 97691 sys_rst
.sym 97694 $abc$35683$n4992
.sym 97695 basesoc_timer0_en_storage
.sym 97696 basesoc_timer0_load_storage[1]
.sym 97700 basesoc_timer0_eventmanager_status_w
.sym 97701 basesoc_timer0_value[1]
.sym 97702 basesoc_timer0_reload_storage[1]
.sym 97716 $abc$35683$n2885
.sym 97717 clk12_$glb_clk
.sym 97718 sys_rst_$glb_sr
.sym 97752 sys_rst
.sym 97754 basesoc_timer0_reload_storage[1]
.sym 97763 basesoc_timer0_en_storage
.sym 97769 basesoc_timer0_en_storage
.sym 97770 basesoc_timer0_load_storage[25]
.sym 97778 $abc$35683$n2855
.sym 97779 basesoc_dat_w[1]
.sym 97804 basesoc_dat_w[4]
.sym 97805 basesoc_ctrl_reset_reset_r
.sym 97840 basesoc_ctrl_reset_reset_r
.sym 97848 basesoc_dat_w[1]
.sym 97853 basesoc_dat_w[4]
.sym 97855 $abc$35683$n2855
.sym 97856 clk12_$glb_clk
.sym 97857 sys_rst_$glb_sr
.sym 97904 basesoc_dat_w[3]
.sym 97905 basesoc_dat_w[5]
.sym 97916 $abc$35683$n5949
.sym 97921 basesoc_timer0_reload_storage[25]
.sym 97922 basesoc_dat_w[4]
.sym 97929 basesoc_dat_w[5]
.sym 97934 basesoc_timer0_eventmanager_status_w
.sym 97936 basesoc_dat_w[1]
.sym 97942 $abc$35683$n2861
.sym 97948 basesoc_timer0_reload_storage[25]
.sym 97949 $abc$35683$n5949
.sym 97951 basesoc_timer0_eventmanager_status_w
.sym 97968 basesoc_dat_w[1]
.sym 97973 basesoc_dat_w[4]
.sym 97992 basesoc_dat_w[5]
.sym 97994 $abc$35683$n2861
.sym 97995 clk12_$glb_clk
.sym 97996 sys_rst_$glb_sr
.sym 98072 $abc$35683$n2859
.sym 98080 basesoc_dat_w[3]
.sym 98095 basesoc_dat_w[3]
.sym 98133 $abc$35683$n2859
.sym 98134 clk12_$glb_clk
.sym 98135 sys_rst_$glb_sr
.sym 98190 basesoc_dat_w[1]
.sym 98196 $abc$35683$n2863
.sym 98199 basesoc_dat_w[5]
.sym 98221 basesoc_dat_w[1]
.sym 98255 basesoc_dat_w[5]
.sym 98264 $abc$35683$n2863
.sym 98265 clk12_$glb_clk
.sym 98266 sys_rst_$glb_sr
.sym 98492 clk12_$glb_clk
.sym 98497 spram_datain00[11]
.sym 98498 spram_datain00[12]
.sym 98499 spram_datain00[1]
.sym 98500 spram_datain00[6]
.sym 98501 spram_datain10[4]
.sym 98502 spram_datain10[7]
.sym 98503 spram_datain10[0]
.sym 98504 spram_datain10[3]
.sym 98505 spram_datain00[4]
.sym 98506 spram_datain10[6]
.sym 98507 spram_datain00[2]
.sym 98508 spram_datain00[13]
.sym 98509 spram_datain00[14]
.sym 98510 spram_datain10[2]
.sym 98512 spram_datain00[3]
.sym 98515 spram_datain00[15]
.sym 98516 spram_datain00[0]
.sym 98518 spram_datain00[10]
.sym 98520 spram_datain10[5]
.sym 98521 spram_datain10[1]
.sym 98523 spram_datain00[8]
.sym 98524 spram_datain00[5]
.sym 98526 spram_datain00[7]
.sym 98528 spram_datain00[9]
.sym 98529 spram_datain10[0]
.sym 98530 spram_datain00[8]
.sym 98531 spram_datain00[0]
.sym 98532 spram_datain10[1]
.sym 98533 spram_datain00[9]
.sym 98534 spram_datain00[1]
.sym 98535 spram_datain10[2]
.sym 98536 spram_datain00[10]
.sym 98537 spram_datain00[2]
.sym 98538 spram_datain10[3]
.sym 98539 spram_datain00[11]
.sym 98540 spram_datain00[3]
.sym 98541 spram_datain10[4]
.sym 98542 spram_datain00[12]
.sym 98543 spram_datain00[4]
.sym 98544 spram_datain10[5]
.sym 98545 spram_datain00[13]
.sym 98546 spram_datain00[5]
.sym 98547 spram_datain10[6]
.sym 98548 spram_datain00[14]
.sym 98549 spram_datain00[6]
.sym 98550 spram_datain10[7]
.sym 98551 spram_datain00[15]
.sym 98552 spram_datain00[7]
.sym 98600 spram_dataout00[0]
.sym 98601 spram_dataout00[1]
.sym 98602 spram_dataout00[2]
.sym 98603 spram_dataout00[3]
.sym 98604 spram_dataout00[4]
.sym 98605 spram_dataout00[5]
.sym 98606 spram_dataout00[6]
.sym 98607 spram_dataout00[7]
.sym 98620 array_muxed0[9]
.sym 98625 array_muxed0[1]
.sym 98637 spram_datain10[6]
.sym 98640 spram_dataout00[1]
.sym 98696 clk12_$glb_clk
.sym 98701 array_muxed0[5]
.sym 98703 array_muxed0[8]
.sym 98704 array_muxed0[4]
.sym 98705 array_muxed0[10]
.sym 98706 spram_datain10[14]
.sym 98708 array_muxed0[11]
.sym 98710 spram_datain10[15]
.sym 98711 spram_datain10[8]
.sym 98715 array_muxed0[13]
.sym 98716 spram_datain10[13]
.sym 98717 spram_datain10[9]
.sym 98718 spram_datain10[10]
.sym 98720 array_muxed0[0]
.sym 98721 spram_datain10[11]
.sym 98722 array_muxed0[1]
.sym 98723 array_muxed0[12]
.sym 98724 spram_datain10[12]
.sym 98726 array_muxed0[7]
.sym 98727 array_muxed0[9]
.sym 98728 array_muxed0[0]
.sym 98729 array_muxed0[2]
.sym 98730 array_muxed0[1]
.sym 98731 array_muxed0[6]
.sym 98732 array_muxed0[3]
.sym 98733 array_muxed0[8]
.sym 98734 array_muxed0[0]
.sym 98735 spram_datain10[8]
.sym 98736 array_muxed0[9]
.sym 98737 array_muxed0[1]
.sym 98738 spram_datain10[9]
.sym 98739 array_muxed0[10]
.sym 98740 array_muxed0[2]
.sym 98741 spram_datain10[10]
.sym 98742 array_muxed0[11]
.sym 98743 array_muxed0[3]
.sym 98744 spram_datain10[11]
.sym 98745 array_muxed0[12]
.sym 98746 array_muxed0[4]
.sym 98747 spram_datain10[12]
.sym 98748 array_muxed0[13]
.sym 98749 array_muxed0[5]
.sym 98750 spram_datain10[13]
.sym 98751 array_muxed0[0]
.sym 98752 array_muxed0[6]
.sym 98753 spram_datain10[14]
.sym 98754 array_muxed0[1]
.sym 98755 array_muxed0[7]
.sym 98756 spram_datain10[15]
.sym 98796 spram_dataout00[8]
.sym 98797 spram_dataout00[9]
.sym 98798 spram_dataout00[10]
.sym 98799 spram_dataout00[11]
.sym 98800 spram_dataout00[12]
.sym 98801 spram_dataout00[13]
.sym 98802 spram_dataout00[14]
.sym 98803 spram_dataout00[15]
.sym 98810 spram_dataout00[13]
.sym 98812 array_muxed0[8]
.sym 98816 array_muxed0[13]
.sym 98817 spram_datain10[13]
.sym 98873 spram_maskwren10[2]
.sym 98875 array_muxed0[5]
.sym 98876 array_muxed0[10]
.sym 98877 spram_wren0
.sym 98878 spram_maskwren00[0]
.sym 98880 $PACKER_VCC_NET
.sym 98883 array_muxed0[6]
.sym 98885 spram_wren0
.sym 98886 spram_maskwren00[0]
.sym 98887 array_muxed0[4]
.sym 98888 $PACKER_VCC_NET
.sym 98889 array_muxed0[7]
.sym 98890 spram_maskwren10[0]
.sym 98892 array_muxed0[12]
.sym 98893 array_muxed0[11]
.sym 98894 array_muxed0[2]
.sym 98895 array_muxed0[9]
.sym 98896 spram_maskwren00[2]
.sym 98898 spram_maskwren10[0]
.sym 98900 array_muxed0[3]
.sym 98901 array_muxed0[8]
.sym 98902 array_muxed0[13]
.sym 98903 spram_maskwren10[2]
.sym 98904 spram_maskwren00[2]
.sym 98905 spram_maskwren00[0]
.sym 98906 array_muxed0[10]
.sym 98907 array_muxed0[2]
.sym 98908 spram_maskwren00[0]
.sym 98909 array_muxed0[11]
.sym 98910 array_muxed0[3]
.sym 98911 spram_maskwren00[2]
.sym 98912 array_muxed0[12]
.sym 98913 array_muxed0[4]
.sym 98914 spram_maskwren00[2]
.sym 98915 array_muxed0[13]
.sym 98916 array_muxed0[5]
.sym 98917 spram_maskwren10[0]
.sym 98918 spram_wren0
.sym 98919 array_muxed0[6]
.sym 98920 spram_maskwren10[0]
.sym 98921 spram_wren0
.sym 98922 array_muxed0[7]
.sym 98923 spram_maskwren10[2]
.sym 98924 $PACKER_VCC_NET
.sym 98925 array_muxed0[8]
.sym 98926 spram_maskwren10[2]
.sym 98927 $PACKER_VCC_NET
.sym 98928 array_muxed0[9]
.sym 98968 spram_dataout10[0]
.sym 98969 spram_dataout10[1]
.sym 98970 spram_dataout10[2]
.sym 98971 spram_dataout10[3]
.sym 98972 spram_dataout10[4]
.sym 98973 spram_dataout10[5]
.sym 98974 spram_dataout10[6]
.sym 98975 spram_dataout10[7]
.sym 98982 array_muxed0[5]
.sym 98983 array_muxed0[10]
.sym 99047 $PACKER_VCC_NET
.sym 99050 $PACKER_GND_NET
.sym 99055 $PACKER_VCC_NET
.sym 99058 $PACKER_GND_NET
.sym 99079 $PACKER_GND_NET
.sym 99082 $PACKER_GND_NET
.sym 99085 $PACKER_GND_NET
.sym 99088 $PACKER_GND_NET
.sym 99091 $PACKER_VCC_NET
.sym 99094 $PACKER_VCC_NET
.sym 99140 spram_dataout10[8]
.sym 99141 spram_dataout10[9]
.sym 99142 spram_dataout10[10]
.sym 99143 spram_dataout10[11]
.sym 99144 spram_dataout10[12]
.sym 99145 spram_dataout10[13]
.sym 99146 spram_dataout10[14]
.sym 99147 spram_dataout10[15]
.sym 99159 $PACKER_GND_NET
.sym 99163 $abc$35683$n2897
.sym 103399 spram_dataout01[10]
.sym 103400 spram_dataout11[10]
.sym 103401 array_muxed0[14]
.sym 103402 slave_sel_r[2]
.sym 103403 spram_dataout01[11]
.sym 103404 spram_dataout11[11]
.sym 103405 array_muxed0[14]
.sym 103406 slave_sel_r[2]
.sym 103407 spram_dataout01[12]
.sym 103408 spram_dataout11[12]
.sym 103409 array_muxed0[14]
.sym 103410 slave_sel_r[2]
.sym 103411 spram_dataout01[13]
.sym 103412 spram_dataout11[13]
.sym 103413 array_muxed0[14]
.sym 103414 slave_sel_r[2]
.sym 103415 spram_dataout01[14]
.sym 103416 spram_dataout11[14]
.sym 103417 array_muxed0[14]
.sym 103418 slave_sel_r[2]
.sym 103419 spram_dataout01[8]
.sym 103420 spram_dataout11[8]
.sym 103421 array_muxed0[14]
.sym 103422 slave_sel_r[2]
.sym 103423 spram_dataout01[15]
.sym 103424 spram_dataout11[15]
.sym 103425 array_muxed0[14]
.sym 103426 slave_sel_r[2]
.sym 103427 spram_dataout01[9]
.sym 103428 spram_dataout11[9]
.sym 103429 array_muxed0[14]
.sym 103430 slave_sel_r[2]
.sym 103431 array_muxed0[14]
.sym 103432 array_muxed1[20]
.sym 103435 array_muxed0[14]
.sym 103436 array_muxed1[27]
.sym 103439 array_muxed0[14]
.sym 103440 array_muxed1[24]
.sym 103443 array_muxed0[14]
.sym 103444 array_muxed1[31]
.sym 103447 array_muxed0[14]
.sym 103448 array_muxed1[31]
.sym 103451 array_muxed0[14]
.sym 103452 array_muxed1[27]
.sym 103455 array_muxed0[14]
.sym 103456 array_muxed1[24]
.sym 103459 array_muxed0[14]
.sym 103460 array_muxed1[20]
.sym 103463 array_muxed2[3]
.sym 103464 array_muxed0[14]
.sym 103467 array_muxed0[14]
.sym 103468 array_muxed1[16]
.sym 103471 array_muxed0[14]
.sym 103472 array_muxed1[19]
.sym 103475 array_muxed0[14]
.sym 103476 array_muxed1[16]
.sym 103479 array_muxed0[14]
.sym 103480 array_muxed1[19]
.sym 103483 array_muxed0[14]
.sym 103484 array_muxed1[28]
.sym 103487 array_muxed0[14]
.sym 103488 array_muxed2[3]
.sym 103491 array_muxed0[14]
.sym 103492 array_muxed1[28]
.sym 103595 $abc$35683$n2829_1
.sym 103596 $abc$35683$n5695
.sym 103612 count[0]
.sym 103614 $PACKER_VCC_NET
.sym 103627 $abc$35683$n188
.sym 103631 $abc$35683$n5731
.sym 103632 $abc$35683$n2828
.sym 103635 $abc$35683$n182
.sym 103647 $abc$35683$n5729
.sym 103648 $abc$35683$n2828
.sym 103651 $abc$35683$n5733
.sym 103652 $abc$35683$n2828
.sym 103655 $abc$35683$n194
.sym 103659 $abc$35683$n192
.sym 103683 $abc$35683$n190
.sym 103755 picorv32.cpu_state[4]
.sym 103756 picorv32.reg_sh[0]
.sym 103767 picorv32.reg_sh[1]
.sym 103768 $abc$35683$n3658
.sym 103769 picorv32.cpu_state[4]
.sym 103784 picorv32.reg_sh[0]
.sym 103788 picorv32.reg_sh[1]
.sym 103789 $PACKER_VCC_NET
.sym 103792 picorv32.reg_sh[2]
.sym 103793 $PACKER_VCC_NET
.sym 103794 $auto$alumacc.cc:474:replace_alu$6026.C[2]
.sym 103796 picorv32.reg_sh[3]
.sym 103797 $PACKER_VCC_NET
.sym 103798 $auto$alumacc.cc:474:replace_alu$6026.C[3]
.sym 103800 picorv32.reg_sh[4]
.sym 103801 $PACKER_VCC_NET
.sym 103802 $auto$alumacc.cc:474:replace_alu$6026.C[4]
.sym 103803 $abc$35683$n4400
.sym 103804 $abc$35683$n3664
.sym 103805 picorv32.cpu_state[4]
.sym 103807 $abc$35683$n4396
.sym 103808 $abc$35683$n3660
.sym 103809 picorv32.cpu_state[4]
.sym 103811 picorv32.reg_sh[2]
.sym 103812 picorv32.reg_sh[3]
.sym 103813 picorv32.reg_sh[4]
.sym 103816 count[0]
.sym 103820 count[1]
.sym 103821 $PACKER_VCC_NET
.sym 103824 count[2]
.sym 103825 $PACKER_VCC_NET
.sym 103826 $auto$alumacc.cc:474:replace_alu$5945.C[2]
.sym 103828 count[3]
.sym 103829 $PACKER_VCC_NET
.sym 103830 $auto$alumacc.cc:474:replace_alu$5945.C[3]
.sym 103832 count[4]
.sym 103833 $PACKER_VCC_NET
.sym 103834 $auto$alumacc.cc:474:replace_alu$5945.C[4]
.sym 103836 count[5]
.sym 103837 $PACKER_VCC_NET
.sym 103838 $auto$alumacc.cc:474:replace_alu$5945.C[5]
.sym 103840 count[6]
.sym 103841 $PACKER_VCC_NET
.sym 103842 $auto$alumacc.cc:474:replace_alu$5945.C[6]
.sym 103844 count[7]
.sym 103845 $PACKER_VCC_NET
.sym 103846 $auto$alumacc.cc:474:replace_alu$5945.C[7]
.sym 103848 count[8]
.sym 103849 $PACKER_VCC_NET
.sym 103850 $auto$alumacc.cc:474:replace_alu$5945.C[8]
.sym 103852 count[9]
.sym 103853 $PACKER_VCC_NET
.sym 103854 $auto$alumacc.cc:474:replace_alu$5945.C[9]
.sym 103856 count[10]
.sym 103857 $PACKER_VCC_NET
.sym 103858 $auto$alumacc.cc:474:replace_alu$5945.C[10]
.sym 103860 count[11]
.sym 103861 $PACKER_VCC_NET
.sym 103862 $auto$alumacc.cc:474:replace_alu$5945.C[11]
.sym 103864 count[12]
.sym 103865 $PACKER_VCC_NET
.sym 103866 $auto$alumacc.cc:474:replace_alu$5945.C[12]
.sym 103868 count[13]
.sym 103869 $PACKER_VCC_NET
.sym 103870 $auto$alumacc.cc:474:replace_alu$5945.C[13]
.sym 103872 count[14]
.sym 103873 $PACKER_VCC_NET
.sym 103874 $auto$alumacc.cc:474:replace_alu$5945.C[14]
.sym 103876 count[15]
.sym 103877 $PACKER_VCC_NET
.sym 103878 $auto$alumacc.cc:474:replace_alu$5945.C[15]
.sym 103880 count[16]
.sym 103881 $PACKER_VCC_NET
.sym 103882 $auto$alumacc.cc:474:replace_alu$5945.C[16]
.sym 103884 count[17]
.sym 103885 $PACKER_VCC_NET
.sym 103886 $auto$alumacc.cc:474:replace_alu$5945.C[17]
.sym 103888 count[18]
.sym 103889 $PACKER_VCC_NET
.sym 103890 $auto$alumacc.cc:474:replace_alu$5945.C[18]
.sym 103892 count[19]
.sym 103893 $PACKER_VCC_NET
.sym 103894 $auto$alumacc.cc:474:replace_alu$5945.C[19]
.sym 104007 picorv32.mem_rdata_q[14]
.sym 104008 picorv32.mem_rdata_q[12]
.sym 104009 picorv32.mem_rdata_q[13]
.sym 104010 picorv32.is_alu_reg_imm
.sym 104015 picorv32.mem_rdata_q[12]
.sym 104016 picorv32.mem_rdata_q[14]
.sym 104017 picorv32.mem_rdata_q[13]
.sym 104018 $abc$35683$n3478
.sym 104023 picorv32.mem_rdata_q[12]
.sym 104024 picorv32.mem_rdata_q[14]
.sym 104025 picorv32.mem_rdata_q[13]
.sym 104026 picorv32.is_alu_reg_imm
.sym 104027 picorv32.instr_slti
.sym 104028 picorv32.instr_sltiu
.sym 104029 picorv32.instr_slt
.sym 104030 picorv32.instr_sltu
.sym 104031 picorv32.mem_rdata_q[14]
.sym 104032 picorv32.mem_rdata_q[12]
.sym 104033 picorv32.mem_rdata_q[13]
.sym 104034 $abc$35683$n3478
.sym 104359 spram_dataout01[6]
.sym 104360 spram_dataout11[6]
.sym 104361 array_muxed0[14]
.sym 104362 slave_sel_r[2]
.sym 104363 spram_dataout01[3]
.sym 104364 spram_dataout11[3]
.sym 104365 array_muxed0[14]
.sym 104366 slave_sel_r[2]
.sym 104367 spram_dataout01[0]
.sym 104368 spram_dataout11[0]
.sym 104369 array_muxed0[14]
.sym 104370 slave_sel_r[2]
.sym 104371 array_muxed0[14]
.sym 104372 array_muxed1[25]
.sym 104375 array_muxed0[14]
.sym 104376 array_muxed1[25]
.sym 104379 spram_dataout01[1]
.sym 104380 spram_dataout11[1]
.sym 104381 array_muxed0[14]
.sym 104382 slave_sel_r[2]
.sym 104383 spram_dataout01[7]
.sym 104384 spram_dataout11[7]
.sym 104385 array_muxed0[14]
.sym 104386 slave_sel_r[2]
.sym 104387 spram_dataout01[5]
.sym 104388 spram_dataout11[5]
.sym 104389 array_muxed0[14]
.sym 104390 slave_sel_r[2]
.sym 104391 array_muxed0[14]
.sym 104392 array_muxed2[2]
.sym 104395 array_muxed0[14]
.sym 104396 array_muxed1[17]
.sym 104399 array_muxed0[14]
.sym 104400 array_muxed1[23]
.sym 104403 array_muxed0[14]
.sym 104404 array_muxed1[17]
.sym 104407 array_muxed0[14]
.sym 104408 array_muxed1[22]
.sym 104411 array_muxed0[14]
.sym 104412 array_muxed1[23]
.sym 104415 array_muxed2[2]
.sym 104416 array_muxed0[14]
.sym 104419 array_muxed0[14]
.sym 104420 array_muxed1[22]
.sym 104427 array_muxed0[14]
.sym 104428 array_muxed1[30]
.sym 104435 array_muxed0[14]
.sym 104436 array_muxed1[30]
.sym 104555 count[0]
.sym 104556 $abc$35683$n192
.sym 104557 $abc$35683$n194
.sym 104558 $abc$35683$n190
.sym 104559 $abc$35683$n5707
.sym 104560 $abc$35683$n2828
.sym 104563 $abc$35683$n5713
.sym 104564 $abc$35683$n2828
.sym 104571 $abc$35683$n5727
.sym 104572 $abc$35683$n2828
.sym 104579 $abc$35683$n5723
.sym 104580 $abc$35683$n2828
.sym 104595 $abc$35683$n3441
.sym 104596 $abc$35683$n3450
.sym 104603 sys_rst
.sym 104604 $abc$35683$n2829_1
.sym 104639 $abc$35683$n2828
.sym 104640 count[0]
.sym 104691 basesoc_uart_phy_rx_reg[6]
.sym 104699 basesoc_uart_phy_rx_reg[7]
.sym 104727 basesoc_uart_phy_rx_reg[6]
.sym 104748 picorv32.reg_sh[0]
.sym 104750 $PACKER_VCC_NET
.sym 104751 $abc$35683$n4398
.sym 104752 $abc$35683$n3662
.sym 104753 picorv32.cpu_state[4]
.sym 104755 picorv32.reg_sh[0]
.sym 104756 picorv32.reg_sh[1]
.sym 104757 $abc$35683$n3039
.sym 104763 $abc$35683$n4392
.sym 104764 $abc$35683$n3656
.sym 104765 picorv32.cpu_state[4]
.sym 104775 $abc$35683$n184
.sym 104779 count[1]
.sym 104780 $abc$35683$n2829_1
.sym 104799 $abc$35683$n186
.sym 104803 count[1]
.sym 104804 count[2]
.sym 104805 count[3]
.sym 104806 count[4]
.sym 104807 $abc$35683$n2829_1
.sym 104808 $abc$35683$n5721
.sym 104811 $abc$35683$n2829_1
.sym 104812 $abc$35683$n5725
.sym 104815 $abc$35683$n2829_1
.sym 104816 $abc$35683$n5719
.sym 104819 $abc$35683$n2829_1
.sym 104820 $abc$35683$n5711
.sym 104823 $abc$35683$n2829_1
.sym 104824 $abc$35683$n5717
.sym 104831 $abc$35683$n2829_1
.sym 104832 $abc$35683$n5709
.sym 104835 $abc$35683$n2829_1
.sym 104836 $abc$35683$n5715
.sym 104863 $PACKER_GND_NET
.sym 104872 basesoc_uart_rx_fifo_consume[0]
.sym 104877 basesoc_uart_rx_fifo_consume[1]
.sym 104881 basesoc_uart_rx_fifo_consume[2]
.sym 104882 $auto$alumacc.cc:474:replace_alu$5999.C[2]
.sym 104885 basesoc_uart_rx_fifo_consume[3]
.sym 104886 $auto$alumacc.cc:474:replace_alu$5999.C[3]
.sym 104888 $PACKER_VCC_NET
.sym 104889 basesoc_uart_rx_fifo_consume[0]
.sym 104891 basesoc_uart_rx_fifo_do_read
.sym 104892 sys_rst
.sym 104907 basesoc_uart_rx_fifo_do_read
.sym 104908 basesoc_uart_rx_fifo_consume[0]
.sym 104909 sys_rst
.sym 104919 basesoc_uart_rx_fifo_consume[1]
.sym 104939 picorv32.mem_rdata_q[13]
.sym 104940 picorv32.mem_rdata_q[12]
.sym 104941 $abc$35683$n3467
.sym 104942 $abc$35683$n3463
.sym 104947 picorv32.mem_rdata_q[12]
.sym 104948 picorv32.mem_rdata_q[14]
.sym 104949 picorv32.mem_rdata_q[13]
.sym 104950 picorv32.is_sb_sh_sw
.sym 104955 $abc$35683$n3462
.sym 104956 picorv32.is_alu_reg_imm
.sym 104959 $abc$35683$n3462
.sym 104960 picorv32.is_alu_reg_reg
.sym 104975 $abc$35683$n3467
.sym 104976 picorv32.is_alu_reg_reg
.sym 104987 picorv32.instr_slti
.sym 104988 picorv32.instr_blt
.sym 104989 picorv32.instr_slt
.sym 104995 picorv32.instr_sw
.sym 104996 picorv32.instr_lb
.sym 104997 picorv32.instr_bltu
.sym 104998 $abc$35683$n2880
.sym 104999 $abc$35683$n3478
.sym 105000 picorv32.mem_rdata_q[12]
.sym 105001 picorv32.mem_rdata_q[13]
.sym 105002 picorv32.mem_rdata_q[14]
.sym 105003 picorv32.is_alu_reg_imm
.sym 105004 picorv32.mem_rdata_q[12]
.sym 105005 picorv32.mem_rdata_q[13]
.sym 105006 picorv32.mem_rdata_q[14]
.sym 105007 picorv32.mem_rdata_q[13]
.sym 105008 picorv32.mem_rdata_q[14]
.sym 105009 picorv32.mem_rdata_q[12]
.sym 105011 $abc$35683$n3478
.sym 105012 $abc$35683$n3486
.sym 105015 picorv32.mem_rdata_q[12]
.sym 105016 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 105017 picorv32.mem_rdata_q[13]
.sym 105018 picorv32.mem_rdata_q[14]
.sym 105019 picorv32.mem_rdata_q[12]
.sym 105020 picorv32.mem_rdata_q[13]
.sym 105021 $abc$35683$n3478
.sym 105022 picorv32.mem_rdata_q[14]
.sym 105023 picorv32.instr_and
.sym 105024 picorv32.instr_andi
.sym 105027 picorv32.mem_rdata_q[12]
.sym 105028 $abc$35683$n3478
.sym 105029 picorv32.mem_rdata_q[13]
.sym 105030 picorv32.mem_rdata_q[14]
.sym 105047 picorv32.instr_sll
.sym 105048 picorv32.instr_slli
.sym 105055 $abc$35683$n3467
.sym 105056 $abc$35683$n3486
.sym 105057 picorv32.is_alu_reg_imm
.sym 105091 rst1
.sym 105175 $abc$35683$n196
.sym 105176 sys_rst
.sym 105177 por_rst
.sym 105187 $abc$35683$n198
.sym 105188 por_rst
.sym 105191 $abc$35683$n202
.sym 105199 $abc$35683$n200
.sym 105203 por_rst
.sym 105204 $abc$35683$n6291
.sym 105211 por_rst
.sym 105212 $abc$35683$n6290
.sym 105215 $abc$35683$n196
.sym 105216 $abc$35683$n198
.sym 105217 $abc$35683$n200
.sym 105218 $abc$35683$n202
.sym 105219 $abc$35683$n198
.sym 105319 array_muxed0[14]
.sym 105320 array_muxed1[18]
.sym 105323 array_muxed0[14]
.sym 105324 array_muxed1[21]
.sym 105327 array_muxed0[14]
.sym 105328 array_muxed1[26]
.sym 105331 array_muxed0[14]
.sym 105332 array_muxed1[18]
.sym 105335 spram_dataout01[4]
.sym 105336 spram_dataout11[4]
.sym 105337 array_muxed0[14]
.sym 105338 slave_sel_r[2]
.sym 105339 array_muxed0[14]
.sym 105340 array_muxed1[26]
.sym 105343 spram_dataout01[2]
.sym 105344 spram_dataout11[2]
.sym 105345 array_muxed0[14]
.sym 105346 slave_sel_r[2]
.sym 105347 array_muxed0[14]
.sym 105348 array_muxed1[21]
.sym 105375 array_muxed0[14]
.sym 105376 array_muxed1[29]
.sym 105379 array_muxed0[14]
.sym 105380 array_muxed1[29]
.sym 105415 spiflash_bus_dat_r[24]
.sym 105419 slave_sel_r[1]
.sym 105420 spiflash_bus_dat_r[26]
.sym 105431 slave_sel_r[1]
.sym 105432 spiflash_bus_dat_r[25]
.sym 105443 spiflash_bus_dat_r[25]
.sym 105447 $abc$35683$n2901
.sym 105448 $abc$35683$n2899_1
.sym 105449 $abc$35683$n2965_1
.sym 105450 $abc$35683$n2966_1
.sym 105475 $abc$35683$n2901
.sym 105476 $abc$35683$n2899_1
.sym 105477 $abc$35683$n2940_1
.sym 105478 $abc$35683$n2941
.sym 105479 $abc$35683$n2836
.sym 105480 $abc$35683$n2900
.sym 105481 $abc$35683$n182
.sym 105482 $abc$35683$n188
.sym 105487 $abc$35683$n2833
.sym 105488 $abc$35683$n2902
.sym 105489 $abc$35683$n184
.sym 105490 $abc$35683$n186
.sym 105491 picorv32.mem_rdata_q[25]
.sym 105492 $abc$35683$n2939_1
.sym 105493 $abc$35683$n2898_1
.sym 105495 basesoc_picorv323[2]
.sym 105496 basesoc_picorv328[18]
.sym 105497 $abc$35683$n3522
.sym 105499 basesoc_picorv323[13]
.sym 105500 basesoc_picorv328[29]
.sym 105501 $abc$35683$n3522
.sym 105503 basesoc_picorv323[4]
.sym 105504 basesoc_picorv328[20]
.sym 105505 $abc$35683$n3522
.sym 105507 $abc$35683$n182
.sym 105508 $abc$35683$n184
.sym 105509 $abc$35683$n186
.sym 105510 $abc$35683$n188
.sym 105511 picorv32.mem_rdata_latched[25]
.sym 105519 picorv32.mem_rdata_latched[2]
.sym 105520 $abc$35683$n3442
.sym 105523 $abc$35683$n2830
.sym 105524 $abc$35683$n2839_1
.sym 105527 picorv32.mem_rdata_latched[12]
.sym 105531 picorv32.mem_rdata_latched[4]
.sym 105532 picorv32.mem_rdata_latched[5]
.sym 105533 picorv32.mem_rdata_latched[6]
.sym 105535 picorv32.mem_rdata_latched[26]
.sym 105543 $abc$35683$n3441
.sym 105544 $abc$35683$n3446_1
.sym 105547 $abc$35683$n3441
.sym 105548 $abc$35683$n3444
.sym 105551 picorv32.mem_rdata_q[29]
.sym 105552 picorv32.mem_rdata_q[31]
.sym 105553 picorv32.mem_rdata_q[30]
.sym 105554 $abc$35683$n3473_1
.sym 105555 picorv32.mem_rdata_latched[6]
.sym 105556 picorv32.mem_rdata_latched[4]
.sym 105557 picorv32.mem_rdata_latched[5]
.sym 105558 $abc$35683$n3441
.sym 105559 $abc$35683$n3001
.sym 105560 $abc$35683$n232
.sym 105563 picorv32.instr_jalr
.sym 105564 picorv32.is_lb_lh_lw_lbu_lhu
.sym 105565 picorv32.is_alu_reg_imm
.sym 105567 picorv32.mem_rdata_latched[6]
.sym 105568 picorv32.mem_rdata_latched[5]
.sym 105569 picorv32.mem_rdata_latched[4]
.sym 105571 $abc$35683$n3441
.sym 105572 $abc$35683$n2907_1
.sym 105575 picorv32.mem_rdata_q[26]
.sym 105576 picorv32.mem_rdata_q[25]
.sym 105577 picorv32.mem_rdata_q[27]
.sym 105578 picorv32.mem_rdata_q[28]
.sym 105579 picorv32.mem_rdata_q[29]
.sym 105580 picorv32.mem_rdata_q[31]
.sym 105581 $abc$35683$n3465
.sym 105582 picorv32.mem_rdata_q[30]
.sym 105583 picorv32.mem_rdata_q[26]
.sym 105584 picorv32.mem_rdata_q[27]
.sym 105585 picorv32.mem_rdata_q[28]
.sym 105586 $abc$35683$n3471_1
.sym 105587 $abc$35683$n3472
.sym 105588 $abc$35683$n3465
.sym 105591 picorv32.mem_rdata_q[29]
.sym 105592 picorv32.mem_rdata_q[31]
.sym 105593 picorv32.mem_rdata_q[30]
.sym 105594 $abc$35683$n3465
.sym 105595 $abc$35683$n3472
.sym 105596 picorv32.mem_rdata_q[25]
.sym 105599 picorv32.mem_rdata_q[27]
.sym 105600 picorv32.mem_rdata_q[28]
.sym 105601 $abc$35683$n3471_1
.sym 105602 picorv32.mem_rdata_q[26]
.sym 105603 picorv32.instr_getq
.sym 105604 picorv32.instr_setq
.sym 105605 picorv32.instr_retirq
.sym 105606 picorv32.instr_maskirq
.sym 105611 basesoc_picorv323[6]
.sym 105612 basesoc_picorv328[22]
.sym 105613 $abc$35683$n3522
.sym 105619 basesoc_picorv323[1]
.sym 105620 basesoc_picorv328[17]
.sym 105621 $abc$35683$n3522
.sym 105631 basesoc_picorv323[3]
.sym 105632 basesoc_picorv328[19]
.sym 105633 $abc$35683$n3522
.sym 105667 picorv32.decoded_rs2[5]
.sym 105675 picorv32.decoded_rs2[1]
.sym 105676 $abc$35683$n3572_1
.sym 105677 picorv32.is_slli_srli_srai
.sym 105683 basesoc_picorv323[5]
.sym 105684 basesoc_picorv328[21]
.sym 105685 $abc$35683$n3522
.sym 105687 basesoc_picorv323[7]
.sym 105688 basesoc_picorv328[23]
.sym 105689 $abc$35683$n3522
.sym 105691 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 105692 picorv32.cpu_state[3]
.sym 105699 picorv32.decoded_rs2[3]
.sym 105700 $abc$35683$n3576_1
.sym 105701 picorv32.is_slli_srli_srai
.sym 105703 $abc$35683$n4259_1
.sym 105704 $abc$35683$n4260
.sym 105705 basesoc_picorv327[19]
.sym 105706 basesoc_picorv328[19]
.sym 105711 picorv32.decoded_rs2[0]
.sym 105712 $abc$35683$n3568
.sym 105713 picorv32.is_slli_srli_srai
.sym 105715 $abc$35683$n2833
.sym 105716 $abc$35683$n2834
.sym 105717 $abc$35683$n2835
.sym 105719 picorv32.decoded_rs2[4]
.sym 105720 $abc$35683$n3578_1
.sym 105721 picorv32.is_slli_srli_srai
.sym 105727 picorv32.decoded_rs2[2]
.sym 105728 $abc$35683$n3574
.sym 105729 picorv32.is_slli_srli_srai
.sym 105731 $abc$35683$n4456_1
.sym 105732 $abc$35683$n4457
.sym 105733 $abc$35683$n4458_1
.sym 105735 count[11]
.sym 105736 count[12]
.sym 105737 count[13]
.sym 105738 count[15]
.sym 105739 count[1]
.sym 105740 count[4]
.sym 105741 count[7]
.sym 105742 count[8]
.sym 105743 $abc$35683$n2829_1
.sym 105744 $abc$35683$n5705
.sym 105747 $abc$35683$n2829_1
.sym 105748 $abc$35683$n5699
.sym 105751 $abc$35683$n2829_1
.sym 105752 $abc$35683$n5703
.sym 105755 count[5]
.sym 105756 count[7]
.sym 105757 count[8]
.sym 105758 count[10]
.sym 105759 count[2]
.sym 105760 count[3]
.sym 105761 count[5]
.sym 105762 count[10]
.sym 105763 $abc$35683$n2829_1
.sym 105764 $abc$35683$n5701
.sym 105767 $abc$35683$n4258_1
.sym 105768 basesoc_picorv327[21]
.sym 105769 basesoc_picorv328[21]
.sym 105770 $abc$35683$n4468
.sym 105771 basesoc_picorv328[22]
.sym 105775 basesoc_picorv328[20]
.sym 105779 basesoc_uart_phy_rx_reg[1]
.sym 105791 $abc$35683$n4259_1
.sym 105792 $abc$35683$n4260
.sym 105793 basesoc_picorv327[21]
.sym 105794 basesoc_picorv328[21]
.sym 105799 picorv32.mem_do_prefetch
.sym 105800 $abc$35683$n2897_1
.sym 105801 $abc$35683$n232
.sym 105815 basesoc_uart_phy_rx_reg[5]
.sym 105819 basesoc_uart_phy_rx_reg[0]
.sym 105827 $abc$35683$n3041
.sym 105828 $abc$35683$n2897_1
.sym 105829 $abc$35683$n3040
.sym 105830 $abc$35683$n232
.sym 105831 $abc$35683$n3058
.sym 105832 picorv32.cpu_state[6]
.sym 105833 $abc$35683$n3081
.sym 105834 $abc$35683$n3050
.sym 105835 $abc$35683$n4258_1
.sym 105836 basesoc_picorv327[17]
.sym 105837 basesoc_picorv328[17]
.sym 105838 $abc$35683$n4449
.sym 105839 $abc$35683$n4259_1
.sym 105840 $abc$35683$n4260
.sym 105841 basesoc_picorv327[17]
.sym 105842 basesoc_picorv328[17]
.sym 105843 $abc$35683$n4434_1
.sym 105844 $abc$35683$n4256_1
.sym 105845 $abc$35683$n4437
.sym 105851 picorv32.cpu_state[5]
.sym 105852 $abc$35683$n3058
.sym 105853 $abc$35683$n3054
.sym 105854 picorv32.is_sb_sh_sw
.sym 105855 $abc$35683$n3023
.sym 105856 picorv32.cpu_state[3]
.sym 105857 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 105858 $abc$35683$n3047
.sym 105859 picorv32.cpu_state[5]
.sym 105860 picorv32.cpu_state[6]
.sym 105861 picorv32.mem_do_prefetch
.sym 105862 picorv32.cpu_state[3]
.sym 105863 picorv32.mem_do_rinst
.sym 105864 picorv32.mem_do_prefetch
.sym 105865 $abc$35683$n3038
.sym 105866 picorv32.cpu_state[4]
.sym 105867 $abc$35683$n5443
.sym 105868 $abc$35683$n3638
.sym 105869 picorv32.cpu_state[2]
.sym 105870 $abc$35683$n3654
.sym 105871 picorv32.mem_do_prefetch
.sym 105872 $abc$35683$n3051
.sym 105873 $abc$35683$n3050
.sym 105875 $abc$35683$n3051
.sym 105876 picorv32.is_sb_sh_sw
.sym 105877 $abc$35683$n5442
.sym 105878 $abc$35683$n3049
.sym 105879 $abc$35683$n3050
.sym 105880 $abc$35683$n3081
.sym 105881 $abc$35683$n3049
.sym 105882 $abc$35683$n3051
.sym 105883 picorv32.mem_rdata_q[13]
.sym 105884 picorv32.mem_rdata_q[12]
.sym 105885 picorv32.is_alu_reg_imm
.sym 105886 picorv32.instr_jalr
.sym 105887 picorv32.mem_do_prefetch
.sym 105888 picorv32.mem_do_rinst
.sym 105889 picorv32.is_sll_srl_sra
.sym 105890 $abc$35683$n3049
.sym 105891 $abc$35683$n3050
.sym 105892 $abc$35683$n3048
.sym 105893 $abc$35683$n3051
.sym 105894 $abc$35683$n3081
.sym 105895 $abc$35683$n2879_1
.sym 105896 $abc$35683$n2881
.sym 105897 $abc$35683$n2882
.sym 105899 $abc$35683$n3054
.sym 105900 picorv32.is_sll_srl_sra
.sym 105901 $abc$35683$n3055
.sym 105903 $abc$35683$n2877_1
.sym 105904 picorv32.is_slli_srli_srai
.sym 105905 $abc$35683$n2882
.sym 105907 $abc$35683$n2877_1
.sym 105908 picorv32.is_lb_lh_lw_lbu_lhu
.sym 105911 $abc$35683$n725
.sym 105915 picorv32.is_lui_auipc_jal
.sym 105916 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 105919 picorv32.is_sb_sh_sw
.sym 105920 picorv32.is_sll_srl_sra
.sym 105921 $abc$35683$n3049
.sym 105923 picorv32.is_slli_srli_srai
.sym 105924 picorv32.cpu_state[2]
.sym 105925 $abc$35683$n3056_1
.sym 105926 $abc$35683$n232
.sym 105927 $abc$35683$n3464
.sym 105928 $abc$35683$n3488
.sym 105931 picorv32.mem_rdata_q[12]
.sym 105932 picorv32.mem_rdata_q[13]
.sym 105933 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 105934 picorv32.mem_rdata_q[14]
.sym 105935 picorv32.mem_rdata_q[12]
.sym 105936 picorv32.mem_rdata_q[13]
.sym 105937 picorv32.mem_rdata_q[14]
.sym 105938 picorv32.is_alu_reg_imm
.sym 105939 picorv32.instr_addi
.sym 105940 picorv32.instr_add
.sym 105941 picorv32.instr_sub
.sym 105943 picorv32.mem_rdata_q[12]
.sym 105944 picorv32.mem_rdata_q[13]
.sym 105945 picorv32.mem_rdata_q[14]
.sym 105946 picorv32.is_alu_reg_reg
.sym 105947 $abc$35683$n3464
.sym 105948 $abc$35683$n3466
.sym 105951 $abc$35683$n3463
.sym 105952 picorv32.is_alu_reg_reg
.sym 105955 picorv32.mem_rdata_q[12]
.sym 105956 picorv32.mem_rdata_q[13]
.sym 105957 picorv32.mem_rdata_q[14]
.sym 105958 $abc$35683$n3478
.sym 105959 $abc$35683$n3478
.sym 105960 $abc$35683$n3466
.sym 105963 picorv32.instr_sra
.sym 105964 picorv32.instr_srai
.sym 105965 $abc$35683$n2890_1
.sym 105966 $abc$35683$n2891_1
.sym 105967 picorv32.instr_srli
.sym 105968 picorv32.instr_andi
.sym 105969 picorv32.instr_ori
.sym 105970 picorv32.instr_xori
.sym 105971 picorv32.mem_rdata_q[12]
.sym 105972 picorv32.is_alu_reg_imm
.sym 105973 picorv32.mem_rdata_q[13]
.sym 105974 picorv32.mem_rdata_q[14]
.sym 105975 picorv32.instr_xor
.sym 105976 picorv32.instr_xori
.sym 105979 picorv32.mem_rdata_q[12]
.sym 105980 picorv32.mem_rdata_q[13]
.sym 105981 picorv32.is_alu_reg_imm
.sym 105982 picorv32.mem_rdata_q[14]
.sym 105983 picorv32.instr_or
.sym 105984 picorv32.instr_ori
.sym 105987 picorv32.instr_and
.sym 105988 picorv32.instr_or
.sym 105989 picorv32.instr_srl
.sym 105990 picorv32.instr_xor
.sym 105991 basesoc_picorv323[4]
.sym 105992 $abc$35683$n4408_1
.sym 105993 $abc$35683$n4442_1
.sym 105995 $abc$35683$n3463
.sym 105996 picorv32.is_alu_reg_imm
.sym 105999 picorv32.mem_rdata_q[12]
.sym 106000 picorv32.mem_rdata_q[13]
.sym 106001 picorv32.mem_rdata_q[14]
.sym 106002 picorv32.is_lb_lh_lw_lbu_lhu
.sym 106003 picorv32.mem_rdata_q[13]
.sym 106004 picorv32.mem_rdata_q[12]
.sym 106005 picorv32.mem_rdata_q[14]
.sym 106007 picorv32.instr_srai
.sym 106008 picorv32.instr_sra
.sym 106009 basesoc_picorv327[31]
.sym 106011 basesoc_picorv323[3]
.sym 106012 $abc$35683$n4295_1
.sym 106013 $abc$35683$n4379
.sym 106015 $abc$35683$n4436_1
.sym 106016 $abc$35683$n4435
.sym 106017 basesoc_picorv323[4]
.sym 106019 $abc$35683$n3467
.sym 106020 $abc$35683$n3466
.sym 106021 picorv32.is_alu_reg_imm
.sym 106023 $abc$35683$n4295_1
.sym 106024 $abc$35683$n4332
.sym 106025 basesoc_picorv323[3]
.sym 106027 $abc$35683$n4295_1
.sym 106028 $abc$35683$n4294_1
.sym 106029 $abc$35683$n4296
.sym 106030 basesoc_picorv323[1]
.sym 106031 $abc$35683$n4408_1
.sym 106032 $abc$35683$n4407
.sym 106033 basesoc_picorv323[4]
.sym 106034 $abc$35683$n4256_1
.sym 106035 basesoc_picorv323[2]
.sym 106036 $abc$35683$n4295_1
.sym 106037 $abc$35683$n4333_1
.sym 106039 basesoc_picorv323[1]
.sym 106040 $abc$35683$n4294_1
.sym 106041 $abc$35683$n4295_1
.sym 106043 basesoc_picorv323[4]
.sym 106044 $abc$35683$n4328_1
.sym 106045 $abc$35683$n4442_1
.sym 106047 $abc$35683$n4380
.sym 106048 $abc$35683$n4379
.sym 106049 basesoc_picorv323[3]
.sym 106051 $abc$35683$n4378_1
.sym 106052 $abc$35683$n4375
.sym 106053 basesoc_picorv323[4]
.sym 106054 $abc$35683$n4256_1
.sym 106055 $abc$35683$n4334_1
.sym 106056 $abc$35683$n4331_1
.sym 106057 basesoc_picorv323[2]
.sym 106059 $abc$35683$n4329
.sym 106060 $abc$35683$n4325_1
.sym 106061 basesoc_picorv323[3]
.sym 106063 $abc$35683$n4380
.sym 106064 $abc$35683$n4376_1
.sym 106065 basesoc_picorv323[3]
.sym 106067 $abc$35683$n4334_1
.sym 106068 $abc$35683$n4333_1
.sym 106069 basesoc_picorv323[2]
.sym 106071 $abc$35683$n4331_1
.sym 106072 $abc$35683$n4330_1
.sym 106073 basesoc_picorv323[2]
.sym 106075 $abc$35683$n4296
.sym 106076 $abc$35683$n4292_1
.sym 106077 basesoc_picorv323[1]
.sym 106079 $abc$35683$n4332
.sym 106080 $abc$35683$n4329
.sym 106081 basesoc_picorv323[3]
.sym 106083 $abc$35683$n4328_1
.sym 106084 $abc$35683$n4321_1
.sym 106085 basesoc_picorv323[4]
.sym 106086 $abc$35683$n4256_1
.sym 106087 $abc$35683$n4376_1
.sym 106088 basesoc_picorv323[3]
.sym 106089 $abc$35683$n4377
.sym 106095 $abc$35683$n4327_1
.sym 106096 $abc$35683$n4326
.sym 106097 basesoc_picorv323[2]
.sym 106107 $abc$35683$n4330_1
.sym 106108 $abc$35683$n4327_1
.sym 106109 basesoc_picorv323[2]
.sym 106111 $abc$35683$n4325_1
.sym 106112 $abc$35683$n4322_1
.sym 106113 basesoc_picorv323[3]
.sym 106119 por_rst
.sym 106120 $abc$35683$n6294
.sym 106127 $abc$35683$n196
.sym 106131 $abc$35683$n208
.sym 106139 por_rst
.sym 106140 $abc$35683$n6289
.sym 106144 reset_delay[0]
.sym 106146 $PACKER_VCC_NET
.sym 106152 reset_delay[0]
.sym 106156 reset_delay[1]
.sym 106157 $PACKER_VCC_NET
.sym 106160 reset_delay[2]
.sym 106161 $PACKER_VCC_NET
.sym 106162 $auto$alumacc.cc:474:replace_alu$5924.C[2]
.sym 106164 reset_delay[3]
.sym 106165 $PACKER_VCC_NET
.sym 106166 $auto$alumacc.cc:474:replace_alu$5924.C[3]
.sym 106168 reset_delay[4]
.sym 106169 $PACKER_VCC_NET
.sym 106170 $auto$alumacc.cc:474:replace_alu$5924.C[4]
.sym 106172 reset_delay[5]
.sym 106173 $PACKER_VCC_NET
.sym 106174 $auto$alumacc.cc:474:replace_alu$5924.C[5]
.sym 106176 reset_delay[6]
.sym 106177 $PACKER_VCC_NET
.sym 106178 $auto$alumacc.cc:474:replace_alu$5924.C[6]
.sym 106180 reset_delay[7]
.sym 106181 $PACKER_VCC_NET
.sym 106182 $auto$alumacc.cc:474:replace_alu$5924.C[7]
.sym 106184 reset_delay[8]
.sym 106185 $PACKER_VCC_NET
.sym 106186 $auto$alumacc.cc:474:replace_alu$5924.C[8]
.sym 106188 reset_delay[9]
.sym 106189 $PACKER_VCC_NET
.sym 106190 $auto$alumacc.cc:474:replace_alu$5924.C[9]
.sym 106192 reset_delay[10]
.sym 106193 $PACKER_VCC_NET
.sym 106194 $auto$alumacc.cc:474:replace_alu$5924.C[10]
.sym 106196 reset_delay[11]
.sym 106197 $PACKER_VCC_NET
.sym 106198 $auto$alumacc.cc:474:replace_alu$5924.C[11]
.sym 106199 $abc$35683$n218
.sym 106203 por_rst
.sym 106204 $abc$35683$n6296
.sym 106207 $abc$35683$n2797
.sym 106208 $abc$35683$n2798_1
.sym 106209 $abc$35683$n2799
.sym 106211 por_rst
.sym 106212 $abc$35683$n6299
.sym 106375 spiflash_bus_dat_r[27]
.sym 106379 slave_sel_r[1]
.sym 106380 spiflash_bus_dat_r[27]
.sym 106383 slave_sel_r[1]
.sym 106384 spiflash_bus_dat_r[28]
.sym 106387 spiflash_bus_dat_r[28]
.sym 106391 slave_sel_r[1]
.sym 106392 spiflash_bus_dat_r[29]
.sym 106395 spiflash_bus_dat_r[29]
.sym 106399 slave_sel_r[1]
.sym 106400 spiflash_bus_dat_r[30]
.sym 106403 spiflash_bus_dat_r[26]
.sym 106407 $abc$35683$n2901
.sym 106408 $abc$35683$n2899_1
.sym 106409 $abc$35683$n2961
.sym 106410 $abc$35683$n2962
.sym 106411 $abc$35683$n2901
.sym 106412 $abc$35683$n2899_1
.sym 106413 $abc$35683$n2838_1
.sym 106414 $abc$35683$n2839_1
.sym 106415 basesoc_picorv323[4]
.sym 106419 $abc$35683$n2901
.sym 106420 $abc$35683$n2899_1
.sym 106421 $abc$35683$n2944
.sym 106422 $abc$35683$n2945_1
.sym 106423 $abc$35683$n2901
.sym 106424 $abc$35683$n2899_1
.sym 106425 $abc$35683$n2948
.sym 106426 $abc$35683$n2949
.sym 106427 basesoc_picorv323[11]
.sym 106428 basesoc_picorv328[27]
.sym 106429 $abc$35683$n3522
.sym 106431 $abc$35683$n2901
.sym 106432 $abc$35683$n2899_1
.sym 106433 $abc$35683$n2952
.sym 106434 $abc$35683$n2953
.sym 106435 $abc$35683$n2901
.sym 106436 $abc$35683$n2899_1
.sym 106437 $abc$35683$n2957_1
.sym 106438 $abc$35683$n2958
.sym 106439 picorv32.mem_rdata_q[31]
.sym 106440 $abc$35683$n2943_1
.sym 106441 $abc$35683$n2898_1
.sym 106443 picorv32.mem_rdata_latched[30]
.sym 106447 picorv32.mem_rdata_latched[29]
.sym 106451 picorv32.mem_rdata_latched[28]
.sym 106455 picorv32.mem_rdata_q[30]
.sym 106456 $abc$35683$n2951_1
.sym 106457 $abc$35683$n2898_1
.sym 106459 picorv32.mem_rdata_q[29]
.sym 106460 $abc$35683$n2947_1
.sym 106461 $abc$35683$n2898_1
.sym 106463 picorv32.mem_rdata_latched[31]
.sym 106467 picorv32.mem_rdata_q[26]
.sym 106468 $abc$35683$n2964
.sym 106469 $abc$35683$n2898_1
.sym 106471 picorv32.mem_rdata_latched[3]
.sym 106472 $abc$35683$n3443
.sym 106475 picorv32.mem_rdata_latched[30]
.sym 106479 picorv32.mem_rdata_latched[29]
.sym 106483 picorv32.mem_rdata_q[12]
.sym 106484 $abc$35683$n3432
.sym 106485 $abc$35683$n2898_1
.sym 106487 picorv32.mem_rdata_latched[25]
.sym 106488 picorv32.mem_rdata_latched[31]
.sym 106489 picorv32.mem_rdata_latched[29]
.sym 106490 picorv32.mem_rdata_latched[30]
.sym 106491 $abc$35683$n3443
.sym 106492 $abc$35683$n3450
.sym 106493 picorv32.mem_rdata_latched[2]
.sym 106494 picorv32.mem_rdata_latched[3]
.sym 106495 $abc$35683$n3442
.sym 106496 picorv32.mem_rdata_latched[2]
.sym 106499 picorv32.mem_rdata_latched[12]
.sym 106500 picorv32.mem_rdata_latched[13]
.sym 106501 picorv32.mem_rdata_latched[14]
.sym 106502 $abc$35683$n3450
.sym 106503 $abc$35683$n3453
.sym 106504 $abc$35683$n3515
.sym 106507 picorv32.mem_rdata_latched[19]
.sym 106511 $abc$35683$n3763
.sym 106515 picorv32.mem_rdata_latched[6]
.sym 106516 picorv32.mem_rdata_latched[5]
.sym 106517 picorv32.mem_rdata_latched[4]
.sym 106519 $abc$35683$n3453
.sym 106520 $abc$35683$n3446_1
.sym 106523 picorv32.instr_setq
.sym 106524 $abc$35683$n3040
.sym 106525 picorv32.latched_rd[5]
.sym 106526 picorv32.cpu_state[2]
.sym 106527 $abc$35683$n3453
.sym 106528 $abc$35683$n3444
.sym 106531 picorv32.instr_jal
.sym 106532 picorv32.instr_auipc
.sym 106533 picorv32.instr_lui
.sym 106535 $abc$35683$n3763
.sym 106536 $abc$35683$n3001
.sym 106539 $abc$35683$n2989
.sym 106540 $abc$35683$n2991
.sym 106541 $abc$35683$n2990_1
.sym 106542 picorv32.latched_rd[5]
.sym 106543 $abc$35683$n3959
.sym 106547 $abc$35683$n3001
.sym 106548 picorv32.decoded_rs1[5]
.sym 106551 $abc$35683$n3952
.sym 106555 $abc$35683$n3948
.sym 106559 picorv32.decoded_rs1[2]
.sym 106560 picorv32.decoded_rs1[3]
.sym 106561 picorv32.decoded_rs1[4]
.sym 106562 picorv32.decoded_rs1[5]
.sym 106563 $abc$35683$n3950
.sym 106567 $abc$35683$n3946
.sym 106571 $abc$35683$n3952
.sym 106572 picorv32.latched_rd[4]
.sym 106575 $abc$35683$n3944
.sym 106579 $abc$35683$n3938
.sym 106583 $abc$35683$n3934
.sym 106587 $abc$35683$n2988
.sym 106588 $abc$35683$n2974_1
.sym 106589 $abc$35683$n2983_1
.sym 106590 $abc$35683$n2893
.sym 106591 $abc$35683$n3932
.sym 106595 $abc$35683$n3946
.sym 106596 picorv32.latched_rd[1]
.sym 106597 picorv32.latched_rd[0]
.sym 106598 $abc$35683$n3944
.sym 106599 $abc$35683$n3936
.sym 106600 picorv32.latched_rd[2]
.sym 106601 picorv32.latched_rd[1]
.sym 106602 $abc$35683$n3934
.sym 106603 $abc$35683$n3940
.sym 106604 picorv32.latched_rd[4]
.sym 106605 picorv32.latched_rd[0]
.sym 106606 $abc$35683$n3932
.sym 106607 $abc$35683$n3703
.sym 106611 $abc$35683$n3938
.sym 106612 picorv32.latched_rd[3]
.sym 106613 $abc$35683$n3941
.sym 106614 picorv32.latched_rd[5]
.sym 106615 picorv32.decoded_rs2[0]
.sym 106616 picorv32.decoded_rs2[1]
.sym 106617 $abc$35683$n3570_1
.sym 106619 $abc$35683$n3406_1
.sym 106620 $abc$35683$n3415_1
.sym 106621 $abc$35683$n3424_1
.sym 106623 picorv32.decoded_rs2[2]
.sym 106624 picorv32.decoded_rs2[3]
.sym 106625 picorv32.decoded_rs2[4]
.sym 106626 picorv32.decoded_rs2[5]
.sym 106627 basesoc_picorv328[13]
.sym 106628 basesoc_picorv323[5]
.sym 106629 picorv32.mem_wordsize[1]
.sym 106631 $abc$35683$n3940
.sym 106635 picorv32.latched_branch
.sym 106636 picorv32.instr_retirq
.sym 106637 picorv32.cpu_state[2]
.sym 106639 $abc$35683$n4259_1
.sym 106640 $abc$35683$n4260
.sym 106641 basesoc_picorv327[5]
.sym 106642 basesoc_picorv323[5]
.sym 106643 $abc$35683$n4258_1
.sym 106644 basesoc_picorv327[5]
.sym 106645 basesoc_picorv323[5]
.sym 106646 $abc$35683$n4359
.sym 106647 $abc$35683$n3936
.sym 106651 $abc$35683$n6560
.sym 106652 $abc$35683$n5678
.sym 106653 $abc$35683$n3569_1
.sym 106654 $abc$35683$n3786
.sym 106655 picorv32.instr_jalr
.sym 106656 $abc$35683$n3040
.sym 106657 $abc$35683$n3174
.sym 106659 picorv32.cpuregs_wrdata[4]
.sym 106663 $abc$35683$n4259_1
.sym 106664 $abc$35683$n4260
.sym 106665 basesoc_picorv327[13]
.sym 106666 basesoc_picorv328[13]
.sym 106667 $abc$35683$n4265_1
.sym 106668 $abc$35683$n4297_1
.sym 106669 $abc$35683$n4299
.sym 106670 $abc$35683$n4298_1
.sym 106671 $abc$35683$n4420_1
.sym 106672 $abc$35683$n4425
.sym 106673 $abc$35683$n4423
.sym 106675 $abc$35683$n4258_1
.sym 106676 basesoc_picorv327[13]
.sym 106677 basesoc_picorv328[13]
.sym 106678 $abc$35683$n4424_1
.sym 106679 $abc$35683$n4351
.sym 106680 $abc$35683$n4360
.sym 106681 $abc$35683$n4358
.sym 106683 $abc$35683$n4259_1
.sym 106684 $abc$35683$n4260
.sym 106685 basesoc_picorv327[1]
.sym 106686 basesoc_picorv323[1]
.sym 106687 $abc$35683$n4258_1
.sym 106688 basesoc_picorv327[1]
.sym 106689 basesoc_picorv323[1]
.sym 106691 picorv32.cpuregs_wrdata[17]
.sym 106695 $abc$35683$n4258_1
.sym 106696 basesoc_picorv327[19]
.sym 106697 basesoc_picorv328[19]
.sym 106698 $abc$35683$n4459
.sym 106699 $abc$35683$n4259_1
.sym 106700 $abc$35683$n4260
.sym 106701 basesoc_picorv327[11]
.sym 106702 basesoc_picorv328[11]
.sym 106703 picorv32.cpuregs_wrdata[22]
.sym 106707 picorv32.cpuregs_wrdata[28]
.sym 106711 $abc$35683$n4777
.sym 106712 $abc$35683$n4778
.sym 106713 picorv32.instr_sub
.sym 106714 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 106715 picorv32.cpuregs_wrdata[29]
.sym 106719 $abc$35683$n4258_1
.sym 106720 basesoc_picorv327[11]
.sym 106721 basesoc_picorv328[11]
.sym 106722 $abc$35683$n4410_1
.sym 106723 $abc$35683$n4406_1
.sym 106724 $abc$35683$n4411
.sym 106725 $abc$35683$n4409
.sym 106727 $abc$35683$n5561
.sym 106728 $abc$35683$n3781
.sym 106729 $abc$35683$n3569_1
.sym 106730 $abc$35683$n3786
.sym 106731 $abc$35683$n4466
.sym 106732 $abc$35683$n4469
.sym 106733 $abc$35683$n4467_1
.sym 106735 picorv32.cpuregs_wrdata[23]
.sym 106739 $abc$35683$n5661
.sym 106740 $abc$35683$n5639
.sym 106741 $abc$35683$n3569_1
.sym 106742 $abc$35683$n3786
.sym 106743 $abc$35683$n3829
.sym 106744 $abc$35683$n3830
.sym 106745 $abc$35683$n3569_1
.sym 106746 $abc$35683$n3786
.sym 106747 $abc$35683$n3847
.sym 106748 $abc$35683$n3848
.sym 106749 $abc$35683$n3569_1
.sym 106750 $abc$35683$n3786
.sym 106751 basesoc_picorv328[19]
.sym 106755 $abc$35683$n5647
.sym 106756 $abc$35683$n5643
.sym 106757 $abc$35683$n3569_1
.sym 106758 $abc$35683$n3786
.sym 106759 $abc$35683$n3081
.sym 106760 $abc$35683$n2882
.sym 106761 $abc$35683$n3036
.sym 106762 $abc$35683$n5437
.sym 106763 picorv32.decoded_imm[23]
.sym 106764 $abc$35683$n3616
.sym 106765 $abc$35683$n3051
.sym 106767 $abc$35683$n4439
.sym 106768 $abc$35683$n4440_1
.sym 106769 $abc$35683$n4438_1
.sym 106771 $abc$35683$n5636
.sym 106772 $abc$35683$n5637
.sym 106773 $abc$35683$n3569_1
.sym 106774 $abc$35683$n3786
.sym 106775 $abc$35683$n4258_1
.sym 106776 basesoc_picorv327[15]
.sym 106777 basesoc_picorv328[15]
.sym 106779 picorv32.decoded_imm[22]
.sym 106780 $abc$35683$n3614
.sym 106781 $abc$35683$n3051
.sym 106783 $abc$35683$n4259_1
.sym 106784 $abc$35683$n4260
.sym 106785 basesoc_picorv327[15]
.sym 106786 basesoc_picorv328[15]
.sym 106787 picorv32.decoded_imm[29]
.sym 106788 $abc$35683$n3628
.sym 106789 $abc$35683$n3051
.sym 106791 $abc$35683$n4258_1
.sym 106792 $abc$35683$n3165
.sym 106793 $abc$35683$n4478
.sym 106794 $abc$35683$n4477
.sym 106795 $abc$35683$n4378_1
.sym 106796 basesoc_picorv323[4]
.sym 106797 $abc$35683$n4442_1
.sym 106798 $abc$35683$n4476
.sym 106799 basesoc_picorv327[23]
.sym 106800 basesoc_picorv328[23]
.sym 106803 $abc$35683$n4259_1
.sym 106804 $abc$35683$n4260
.sym 106805 basesoc_picorv327[23]
.sym 106806 basesoc_picorv328[23]
.sym 106807 $abc$35683$n4447
.sym 106808 $abc$35683$n4450_1
.sym 106809 $abc$35683$n4448_1
.sym 106811 picorv32.cpuregs_wrdata[19]
.sym 106815 $abc$35683$n4495
.sym 106816 $abc$35683$n4498
.sym 106817 $abc$35683$n4496_1
.sym 106819 $abc$35683$n232
.sym 106820 picorv32.cpu_state[2]
.sym 106823 picorv32.decoded_imm[17]
.sym 106824 $abc$35683$n3604
.sym 106825 $abc$35683$n3051
.sym 106827 $abc$35683$n4258_1
.sym 106828 basesoc_picorv327[27]
.sym 106829 basesoc_picorv328[27]
.sym 106830 $abc$35683$n4497_1
.sym 106831 $abc$35683$n4259_1
.sym 106832 $abc$35683$n4260
.sym 106833 basesoc_picorv327[29]
.sym 106834 basesoc_picorv328[29]
.sym 106835 $abc$35683$n4258_1
.sym 106836 basesoc_picorv327[29]
.sym 106837 basesoc_picorv328[29]
.sym 106838 $abc$35683$n4506_1
.sym 106839 picorv32.decoded_imm[28]
.sym 106840 $abc$35683$n3626
.sym 106841 $abc$35683$n3051
.sym 106843 basesoc_picorv323[4]
.sym 106844 $abc$35683$n4281
.sym 106845 $abc$35683$n4442_1
.sym 106847 $abc$35683$n4259_1
.sym 106848 $abc$35683$n4260
.sym 106849 basesoc_picorv327[27]
.sym 106850 basesoc_picorv328[27]
.sym 106851 picorv32.decoded_imm[19]
.sym 106852 $abc$35683$n3608
.sym 106853 $abc$35683$n3051
.sym 106863 $abc$35683$n725
.sym 106864 picorv32.instr_jalr
.sym 106879 $abc$35683$n2888
.sym 106880 $abc$35683$n2881
.sym 106887 $abc$35683$n232
.sym 106888 $abc$35683$n3003
.sym 106891 basesoc_picorv323[4]
.sym 106892 $abc$35683$n4355
.sym 106893 $abc$35683$n4442_1
.sym 106895 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 106896 $abc$35683$n2880
.sym 106897 $abc$35683$n3003
.sym 106903 picorv32.is_compare
.sym 106904 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 106905 $abc$35683$n4258_1
.sym 106907 $abc$35683$n4257
.sym 106908 $abc$35683$n4259_1
.sym 106909 $abc$35683$n4260
.sym 106911 $abc$35683$n2878
.sym 106912 $abc$35683$n2883
.sym 106913 $abc$35683$n2888
.sym 106914 $abc$35683$n2889
.sym 106919 picorv32.mem_rdata_q[12]
.sym 106920 picorv32.mem_rdata_q[13]
.sym 106921 picorv32.mem_rdata_q[14]
.sym 106922 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 106923 picorv32.instr_lhu
.sym 106924 picorv32.instr_blt
.sym 106925 picorv32.instr_bgeu
.sym 106926 picorv32.instr_lh
.sym 106927 $abc$35683$n3466
.sym 106928 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 106931 picorv32.instr_bge
.sym 106932 picorv32.instr_beq
.sym 106933 picorv32.instr_lbu
.sym 106934 picorv32.instr_lw
.sym 106935 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 106936 picorv32.mem_rdata_q[12]
.sym 106937 picorv32.mem_rdata_q[13]
.sym 106938 picorv32.mem_rdata_q[14]
.sym 106939 $abc$35683$n4422_1
.sym 106940 $abc$35683$n4421
.sym 106941 basesoc_picorv323[4]
.sym 106942 $abc$35683$n4256_1
.sym 106943 $abc$35683$n3486
.sym 106944 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 106947 $abc$35683$n2884
.sym 106948 $abc$35683$n2885_1
.sym 106949 $abc$35683$n2886
.sym 106950 $abc$35683$n2887_1
.sym 106951 picorv32.mem_rdata_q[12]
.sym 106952 picorv32.mem_rdata_q[14]
.sym 106953 picorv32.mem_rdata_q[13]
.sym 106954 picorv32.is_lb_lh_lw_lbu_lhu
.sym 106955 $abc$35683$n3466
.sym 106956 picorv32.is_lb_lh_lw_lbu_lhu
.sym 106959 basesoc_picorv323[4]
.sym 106960 $abc$35683$n4295_1
.sym 106961 $abc$35683$n4256_1
.sym 106963 $abc$35683$n4295_1
.sym 106964 $abc$35683$n4357
.sym 106965 basesoc_picorv323[3]
.sym 106967 picorv32.mem_rdata_q[12]
.sym 106968 picorv32.mem_rdata_q[13]
.sym 106969 picorv32.is_lb_lh_lw_lbu_lhu
.sym 106970 picorv32.mem_rdata_q[14]
.sym 106971 $abc$35683$n4295_1
.sym 106972 $abc$35683$n4289_1
.sym 106973 basesoc_picorv323[3]
.sym 106975 $abc$35683$n4281
.sym 106976 $abc$35683$n4266
.sym 106977 basesoc_picorv323[4]
.sym 106978 $abc$35683$n4256_1
.sym 106979 $abc$35683$n3486
.sym 106980 picorv32.is_lb_lh_lw_lbu_lhu
.sym 106983 $abc$35683$n4357
.sym 106984 $abc$35683$n4356
.sym 106985 basesoc_picorv323[3]
.sym 106987 basesoc_picorv323[0]
.sym 106988 basesoc_picorv327[31]
.sym 106991 $abc$35683$n4289_1
.sym 106992 $abc$35683$n4282_1
.sym 106993 basesoc_picorv323[3]
.sym 106995 $abc$35683$n4355
.sym 106996 $abc$35683$n4352
.sym 106997 basesoc_picorv323[4]
.sym 106998 $abc$35683$n4256_1
.sym 106999 $abc$35683$n4293
.sym 107000 $abc$35683$n4290
.sym 107001 basesoc_picorv323[2]
.sym 107003 $abc$35683$n4295_1
.sym 107004 $abc$35683$n4293
.sym 107005 basesoc_picorv323[2]
.sym 107007 picorv32.instr_lhu
.sym 107008 picorv32.instr_lbu
.sym 107009 picorv32.instr_lw
.sym 107011 basesoc_picorv327[30]
.sym 107012 basesoc_picorv327[29]
.sym 107013 basesoc_picorv323[0]
.sym 107015 $abc$35683$n4354
.sym 107016 $abc$35683$n4353
.sym 107017 basesoc_picorv323[3]
.sym 107019 $abc$35683$n4288_1
.sym 107020 $abc$35683$n4287
.sym 107021 basesoc_picorv323[1]
.sym 107023 $abc$35683$n4282_1
.sym 107024 $abc$35683$n4274_1
.sym 107025 basesoc_picorv323[3]
.sym 107027 $abc$35683$n4286_1
.sym 107028 $abc$35683$n4283_1
.sym 107029 basesoc_picorv323[2]
.sym 107031 $abc$35683$n4292_1
.sym 107032 $abc$35683$n4291_1
.sym 107033 basesoc_picorv323[1]
.sym 107035 $abc$35683$n4291_1
.sym 107036 $abc$35683$n4288_1
.sym 107037 basesoc_picorv323[1]
.sym 107039 $abc$35683$n4356
.sym 107040 $abc$35683$n4354
.sym 107041 basesoc_picorv323[3]
.sym 107043 $abc$35683$n4290
.sym 107044 $abc$35683$n4286_1
.sym 107045 basesoc_picorv323[2]
.sym 107047 $abc$35683$n4275
.sym 107048 $abc$35683$n4271_1
.sym 107049 basesoc_picorv323[2]
.sym 107051 $abc$35683$n4287
.sym 107052 $abc$35683$n4285_1
.sym 107053 basesoc_picorv323[1]
.sym 107055 $abc$35683$n4278
.sym 107056 $abc$35683$n4275
.sym 107057 basesoc_picorv323[2]
.sym 107059 $abc$35683$n4274_1
.sym 107060 $abc$35683$n4267_1
.sym 107061 basesoc_picorv323[3]
.sym 107063 $abc$35683$n4285_1
.sym 107064 $abc$35683$n4284
.sym 107065 basesoc_picorv323[1]
.sym 107067 $abc$35683$n4284
.sym 107068 $abc$35683$n4280_1
.sym 107069 basesoc_picorv323[1]
.sym 107071 $abc$35683$n4283_1
.sym 107072 $abc$35683$n4278
.sym 107073 basesoc_picorv323[2]
.sym 107075 $abc$35683$n4280_1
.sym 107076 $abc$35683$n4279_1
.sym 107077 basesoc_picorv323[1]
.sym 107079 $abc$35683$n4324_1
.sym 107080 $abc$35683$n4323
.sym 107081 basesoc_picorv323[2]
.sym 107087 $abc$35683$n4279_1
.sym 107088 $abc$35683$n4277_1
.sym 107089 basesoc_picorv323[1]
.sym 107099 $abc$35683$n4326
.sym 107100 $abc$35683$n4324_1
.sym 107101 basesoc_picorv323[3]
.sym 107102 basesoc_picorv323[2]
.sym 107111 por_rst
.sym 107112 $abc$35683$n6295
.sym 107115 $abc$35683$n206
.sym 107119 sys_rst
.sym 107120 por_rst
.sym 107123 por_rst
.sym 107124 $abc$35683$n6293
.sym 107127 $abc$35683$n204
.sym 107131 $abc$35683$n204
.sym 107132 $abc$35683$n206
.sym 107133 $abc$35683$n208
.sym 107134 $abc$35683$n210
.sym 107135 $abc$35683$n210
.sym 107139 por_rst
.sym 107140 $abc$35683$n6292
.sym 107143 por_rst
.sym 107144 $abc$35683$n6297
.sym 107147 $abc$35683$n212
.sym 107151 $abc$35683$n212
.sym 107152 $abc$35683$n214
.sym 107153 $abc$35683$n216
.sym 107154 $abc$35683$n218
.sym 107159 $abc$35683$n216
.sym 107163 $abc$35683$n214
.sym 107171 por_rst
.sym 107172 $abc$35683$n6298
.sym 107303 basesoc_picorv323[14]
.sym 107311 basesoc_picorv323[10]
.sym 107312 basesoc_picorv328[26]
.sym 107313 $abc$35683$n3522
.sym 107315 basesoc_picorv323[9]
.sym 107316 basesoc_picorv328[25]
.sym 107317 $abc$35683$n3522
.sym 107323 basesoc_picorv323[14]
.sym 107324 basesoc_picorv328[30]
.sym 107325 $abc$35683$n3522
.sym 107343 spiflash_bus_dat_r[31]
.sym 107344 slave_sel_r[1]
.sym 107347 basesoc_picorv328[10]
.sym 107348 basesoc_picorv323[2]
.sym 107349 picorv32.mem_wordsize[1]
.sym 107351 spiflash_bus_dat_r[30]
.sym 107367 picorv32.mem_rdata_latched[23]
.sym 107375 picorv32.mem_rdata_latched[3]
.sym 107379 picorv32.mem_wordsize[0]
.sym 107380 picorv32.mem_wordsize[1]
.sym 107399 picorv32.mem_rdata_q[28]
.sym 107400 $abc$35683$n2960
.sym 107401 $abc$35683$n2898_1
.sym 107403 basesoc_picorv328[14]
.sym 107404 basesoc_picorv323[6]
.sym 107405 picorv32.mem_wordsize[1]
.sym 107407 picorv32.mem_rdata_latched[27]
.sym 107411 picorv32.mem_rdata_latched[26]
.sym 107415 picorv32.mem_rdata_q[27]
.sym 107416 $abc$35683$n2956
.sym 107417 $abc$35683$n2898_1
.sym 107419 $abc$35683$n725
.sym 107420 $abc$35683$n2863_1
.sym 107423 $PACKER_GND_NET
.sym 107427 picorv32.mem_rdata_latched[28]
.sym 107431 picorv32.mem_rdata_q[14]
.sym 107432 $abc$35683$n3438
.sym 107433 $abc$35683$n2898_1
.sym 107435 picorv32.mem_rdata_latched[14]
.sym 107439 picorv32.mem_rdata_latched[12]
.sym 107443 picorv32.mem_rdata_latched[31]
.sym 107447 picorv32.mem_rdata_latched[26]
.sym 107448 $abc$35683$n2937
.sym 107451 picorv32.mem_rdata_latched[27]
.sym 107452 picorv32.mem_rdata_latched[28]
.sym 107453 picorv32.mem_rdata_latched[26]
.sym 107455 picorv32.mem_rdata_latched[15]
.sym 107459 picorv32.cpu_state[2]
.sym 107460 $abc$35683$n3040
.sym 107461 picorv32.latched_rd[1]
.sym 107463 picorv32.mem_rdata_latched[19]
.sym 107467 picorv32.mem_rdata_latched[27]
.sym 107471 picorv32.mem_rdata_latched[14]
.sym 107475 picorv32.mem_rdata_q[19]
.sym 107476 $abc$35683$n2986
.sym 107477 $abc$35683$n2898_1
.sym 107479 $abc$35683$n2907_1
.sym 107480 $abc$35683$n2920_1
.sym 107481 $abc$35683$n2937
.sym 107482 $abc$35683$n2954
.sym 107483 picorv32.mem_rdata_latched[27]
.sym 107484 picorv32.mem_rdata_latched[28]
.sym 107485 $abc$35683$n2992
.sym 107486 $abc$35683$n2993
.sym 107487 picorv32.mem_rdata_latched[15]
.sym 107491 picorv32.mem_rdata_q[15]
.sym 107492 $abc$35683$n2972
.sym 107493 $abc$35683$n2898_1
.sym 107495 $abc$35683$n3763
.sym 107496 picorv32.mem_rdata_latched[16]
.sym 107497 picorv32.decoded_rs1[1]
.sym 107498 $abc$35683$n3001
.sym 107499 basesoc_ctrl_reset_reset_r
.sym 107503 $abc$35683$n3763
.sym 107504 picorv32.mem_rdata_latched[18]
.sym 107505 picorv32.decoded_rs1[3]
.sym 107506 $abc$35683$n3001
.sym 107507 basesoc_dat_w[7]
.sym 107511 $abc$35683$n3763
.sym 107512 picorv32.mem_rdata_latched[15]
.sym 107513 picorv32.decoded_rs1[0]
.sym 107514 $abc$35683$n3001
.sym 107515 $abc$35683$n2991
.sym 107516 $abc$35683$n2989
.sym 107517 $abc$35683$n2990_1
.sym 107519 $abc$35683$n3763
.sym 107520 picorv32.mem_rdata_latched[19]
.sym 107521 picorv32.decoded_rs1[4]
.sym 107522 $abc$35683$n3001
.sym 107523 $abc$35683$n3763
.sym 107524 picorv32.mem_rdata_latched[17]
.sym 107525 picorv32.decoded_rs1[2]
.sym 107526 $abc$35683$n3001
.sym 107527 $abc$35683$n3948
.sym 107528 picorv32.latched_rd[2]
.sym 107529 $abc$35683$n3950
.sym 107530 picorv32.latched_rd[3]
.sym 107531 $abc$35683$n5614
.sym 107532 $abc$35683$n5564
.sym 107533 $abc$35683$n3534_1
.sym 107534 $abc$35683$n3782
.sym 107535 picorv32.decoded_rs1[0]
.sym 107536 picorv32.decoded_rs1[1]
.sym 107537 $abc$35683$n3535
.sym 107539 picorv32.decoded_rs2[3]
.sym 107540 picorv32.mem_rdata_latched[23]
.sym 107541 $abc$35683$n3001
.sym 107543 $abc$35683$n2896
.sym 107544 picorv32.mem_do_rinst
.sym 107547 $abc$35683$n3703
.sym 107551 picorv32.decoded_rs2[1]
.sym 107552 picorv32.mem_rdata_latched[21]
.sym 107553 $abc$35683$n3001
.sym 107555 picorv32.decoded_rs2[0]
.sym 107556 picorv32.mem_rdata_latched[20]
.sym 107557 $abc$35683$n3001
.sym 107559 picorv32.decoded_rs2[2]
.sym 107560 picorv32.mem_rdata_latched[22]
.sym 107561 $abc$35683$n3001
.sym 107563 $abc$35683$n6562
.sym 107564 $abc$35683$n3839
.sym 107565 $abc$35683$n3569_1
.sym 107566 $abc$35683$n3786
.sym 107567 $abc$35683$n6561
.sym 107568 $abc$35683$n5666
.sym 107569 $abc$35683$n3569_1
.sym 107570 $abc$35683$n3786
.sym 107571 $abc$35683$n3001
.sym 107572 picorv32.decoded_rs2[5]
.sym 107575 $abc$35683$n3820
.sym 107576 $abc$35683$n3821
.sym 107577 $abc$35683$n3569_1
.sym 107578 $abc$35683$n3786
.sym 107579 $abc$35683$n5563
.sym 107580 $abc$35683$n5564
.sym 107581 $abc$35683$n3569_1
.sym 107582 $abc$35683$n3786
.sym 107583 picorv32.cpuregs_wrdata[8]
.sym 107587 picorv32.decoded_rs2[4]
.sym 107588 picorv32.mem_rdata_latched[24]
.sym 107589 $abc$35683$n3001
.sym 107591 picorv32.cpuregs_wrdata[9]
.sym 107595 $abc$35683$n232
.sym 107596 $abc$35683$n3458_1
.sym 107597 picorv32.cpu_state[0]
.sym 107599 basesoc_picorv328[9]
.sym 107603 $abc$35683$n4259_1
.sym 107604 $abc$35683$n4258_1
.sym 107605 basesoc_picorv327[7]
.sym 107606 basesoc_picorv323[7]
.sym 107607 picorv32.latched_rd[0]
.sym 107608 picorv32.latched_rd[1]
.sym 107609 $abc$35683$n3460_1
.sym 107611 picorv32.cpuregs_wrdata[5]
.sym 107615 picorv32.latched_branch
.sym 107616 $abc$35683$n231
.sym 107617 $abc$35683$n3459
.sym 107619 $abc$35683$n4374_1
.sym 107620 $abc$35683$n4381
.sym 107621 $abc$35683$n4382
.sym 107623 picorv32.cpuregs_wrdata[18]
.sym 107627 picorv32.cpuregs_wrdata[20]
.sym 107631 $abc$35683$n5558
.sym 107632 $abc$35683$n3789
.sym 107633 $abc$35683$n3534_1
.sym 107634 $abc$35683$n3782
.sym 107635 picorv32.cpuregs_wrdata[30]
.sym 107639 $abc$35683$n3826
.sym 107640 $abc$35683$n3827
.sym 107641 $abc$35683$n3534_1
.sym 107642 $abc$35683$n3782
.sym 107643 $abc$35683$n3809
.sym 107644 $abc$35683$n3810
.sym 107645 $abc$35683$n3534_1
.sym 107646 $abc$35683$n3782
.sym 107647 picorv32.cpuregs_wrdata[21]
.sym 107651 $abc$35683$n5624
.sym 107652 $abc$35683$n3827
.sym 107653 $abc$35683$n3569_1
.sym 107654 $abc$35683$n3786
.sym 107655 basesoc_picorv323[0]
.sym 107656 basesoc_picorv328[16]
.sym 107657 $abc$35683$n3522
.sym 107659 $abc$35683$n3788
.sym 107660 $abc$35683$n3789
.sym 107661 $abc$35683$n3569_1
.sym 107662 $abc$35683$n3786
.sym 107663 $abc$35683$n5557
.sym 107664 $abc$35683$n3848
.sym 107665 $abc$35683$n3534_1
.sym 107666 $abc$35683$n3782
.sym 107667 basesoc_picorv323[8]
.sym 107668 basesoc_picorv328[24]
.sym 107669 $abc$35683$n3522
.sym 107671 $abc$35683$n4834
.sym 107672 $abc$35683$n3830
.sym 107673 $abc$35683$n3534_1
.sym 107674 $abc$35683$n3782
.sym 107675 $abc$35683$n5646
.sym 107676 $abc$35683$n5645
.sym 107677 $abc$35683$n3534_1
.sym 107678 $abc$35683$n3782
.sym 107679 $abc$35683$n5644
.sym 107680 $abc$35683$n5645
.sym 107681 $abc$35683$n3569_1
.sym 107682 $abc$35683$n3786
.sym 107683 $abc$35683$n3703
.sym 107687 $abc$35683$n5562
.sym 107688 $abc$35683$n3810
.sym 107689 $abc$35683$n3569_1
.sym 107690 $abc$35683$n3786
.sym 107691 $abc$35683$n3038
.sym 107692 picorv32.cpu_state[4]
.sym 107693 $abc$35683$n5438
.sym 107694 $abc$35683$n5436
.sym 107695 $abc$35683$n5634
.sym 107696 $abc$35683$n5635
.sym 107697 $abc$35683$n3534_1
.sym 107698 $abc$35683$n3782
.sym 107699 picorv32.cpuregs_wrdata[24]
.sym 107703 picorv32.cpuregs_wrdata[27]
.sym 107707 $abc$35683$n5663
.sym 107708 $abc$35683$n5635
.sym 107709 $abc$35683$n3569_1
.sym 107710 $abc$35683$n3786
.sym 107711 $abc$35683$n5638
.sym 107712 $abc$35683$n5639
.sym 107713 $abc$35683$n3534_1
.sym 107714 $abc$35683$n3782
.sym 107715 picorv32.cpuregs_wrdata[16]
.sym 107719 $abc$35683$n4836
.sym 107720 $abc$35683$n4837
.sym 107721 $abc$35683$n3534_1
.sym 107722 $abc$35683$n3782
.sym 107723 $abc$35683$n5664
.sym 107724 $abc$35683$n5637
.sym 107725 $abc$35683$n3534_1
.sym 107726 $abc$35683$n3782
.sym 107727 picorv32.decoded_imm[27]
.sym 107728 $abc$35683$n3624
.sym 107729 $abc$35683$n3051
.sym 107731 $abc$35683$n5604
.sym 107732 $abc$35683$n5605
.sym 107733 $abc$35683$n3534_1
.sym 107734 $abc$35683$n3782
.sym 107735 $abc$35683$n4807
.sym 107736 $abc$35683$n4808
.sym 107737 picorv32.instr_sub
.sym 107738 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 107739 $abc$35683$n5679
.sym 107740 $abc$35683$n4837
.sym 107741 $abc$35683$n3569_1
.sym 107742 $abc$35683$n3786
.sym 107743 $abc$35683$n5656
.sym 107744 $abc$35683$n5605
.sym 107745 $abc$35683$n3569_1
.sym 107746 $abc$35683$n3786
.sym 107747 basesoc_picorv328[25]
.sym 107751 basesoc_picorv327[10]
.sym 107752 basesoc_picorv328[10]
.sym 107753 basesoc_picorv327[20]
.sym 107754 basesoc_picorv328[20]
.sym 107755 $abc$35683$n4819
.sym 107756 $abc$35683$n4820
.sym 107757 picorv32.instr_sub
.sym 107758 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 107759 $abc$35683$n4813
.sym 107760 $abc$35683$n4814
.sym 107761 picorv32.instr_sub
.sym 107762 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 107763 picorv32.decoded_imm[8]
.sym 107764 $abc$35683$n3586
.sym 107765 $abc$35683$n3051
.sym 107767 basesoc_picorv327[8]
.sym 107768 basesoc_picorv328[8]
.sym 107769 basesoc_picorv327[11]
.sym 107770 basesoc_picorv328[11]
.sym 107771 $abc$35683$n3161
.sym 107772 $abc$35683$n3162
.sym 107773 $abc$35683$n3163
.sym 107774 $abc$35683$n3164
.sym 107775 $abc$35683$n3165
.sym 107776 basesoc_picorv327[9]
.sym 107777 basesoc_picorv328[9]
.sym 107778 $abc$35683$n3160
.sym 107779 basesoc_picorv327[21]
.sym 107780 basesoc_picorv328[21]
.sym 107781 basesoc_picorv327[22]
.sym 107782 basesoc_picorv328[22]
.sym 107783 basesoc_picorv327[18]
.sym 107787 $abc$35683$n4320
.sym 107788 $abc$35683$n4335
.sym 107789 $abc$35683$n4337_1
.sym 107790 $abc$35683$n4336_1
.sym 107791 $abc$35683$n4259_1
.sym 107792 $abc$35683$n4260
.sym 107793 basesoc_picorv327[3]
.sym 107794 basesoc_picorv323[3]
.sym 107795 picorv32.cpu_state[2]
.sym 107796 picorv32.cpu_state[5]
.sym 107797 $abc$35683$n3880
.sym 107798 $abc$35683$n3040
.sym 107799 $abc$35683$n4259_1
.sym 107800 $abc$35683$n4260
.sym 107801 basesoc_picorv327[25]
.sym 107802 basesoc_picorv328[25]
.sym 107803 $abc$35683$n4485
.sym 107804 $abc$35683$n4488
.sym 107805 $abc$35683$n4486
.sym 107807 basesoc_picorv327[17]
.sym 107808 basesoc_picorv328[17]
.sym 107809 basesoc_picorv327[30]
.sym 107810 basesoc_picorv328[30]
.sym 107811 $abc$35683$n4258_1
.sym 107812 basesoc_picorv327[25]
.sym 107813 basesoc_picorv328[25]
.sym 107814 $abc$35683$n4487
.sym 107815 basesoc_picorv327[18]
.sym 107816 basesoc_picorv328[18]
.sym 107819 $abc$35683$n4259_1
.sym 107820 $abc$35683$n4260
.sym 107821 basesoc_picorv327[30]
.sym 107822 basesoc_picorv328[30]
.sym 107823 basesoc_picorv327[29]
.sym 107827 $abc$35683$n4258_1
.sym 107828 basesoc_picorv327[30]
.sym 107829 basesoc_picorv328[30]
.sym 107830 $abc$35683$n4511_1
.sym 107831 picorv32.decoded_imm[24]
.sym 107832 $abc$35683$n3618
.sym 107833 $abc$35683$n3051
.sym 107835 $abc$35683$n3167
.sym 107836 basesoc_picorv327[29]
.sym 107837 basesoc_picorv328[29]
.sym 107838 $abc$35683$n3168
.sym 107839 basesoc_picorv327[24]
.sym 107840 basesoc_picorv328[24]
.sym 107841 basesoc_picorv327[27]
.sym 107842 basesoc_picorv328[27]
.sym 107843 basesoc_picorv327[27]
.sym 107847 $abc$35683$n4259_1
.sym 107848 $abc$35683$n4260
.sym 107849 basesoc_picorv327[26]
.sym 107850 basesoc_picorv328[26]
.sym 107851 picorv32.cpu_state[0]
.sym 107852 picorv32.cpu_state[1]
.sym 107853 picorv32.cpu_state[3]
.sym 107855 $abc$35683$n2876_1
.sym 107856 picorv32.cpu_state[2]
.sym 107857 picorv32.cpu_state[1]
.sym 107858 $abc$35683$n232
.sym 107859 $abc$35683$n4258_1
.sym 107860 $abc$35683$n3148
.sym 107863 picorv32.irq_active
.sym 107864 picorv32.irq_mask[1]
.sym 107865 $abc$35683$n2877_1
.sym 107866 picorv32.cpu_state[2]
.sym 107871 picorv32.irq_mask[1]
.sym 107872 picorv32.irq_active
.sym 107873 $abc$35683$n2877_1
.sym 107875 $abc$35683$n4258_1
.sym 107876 basesoc_picorv327[26]
.sym 107877 basesoc_picorv328[26]
.sym 107878 $abc$35683$n4492
.sym 107879 basesoc_picorv323[4]
.sym 107880 $abc$35683$n4422_1
.sym 107881 $abc$35683$n4442_1
.sym 107883 $abc$35683$n4394
.sym 107884 $abc$35683$n4393_1
.sym 107885 basesoc_picorv323[4]
.sym 107886 $abc$35683$n4256_1
.sym 107887 picorv32.mem_rdata_q[12]
.sym 107888 picorv32.mem_rdata_q[13]
.sym 107889 picorv32.mem_rdata_q[14]
.sym 107890 picorv32.is_sb_sh_sw
.sym 107891 $abc$35683$n4258_1
.sym 107892 basesoc_picorv327[0]
.sym 107893 basesoc_picorv323[0]
.sym 107895 basesoc_picorv323[4]
.sym 107896 $abc$35683$n4394
.sym 107897 $abc$35683$n4442_1
.sym 107899 picorv32.cpu_state[1]
.sym 107900 picorv32.cpu_state[2]
.sym 107901 picorv32.cpu_state[3]
.sym 107902 picorv32.cpu_state[4]
.sym 107903 picorv32.instr_bne
.sym 107904 picorv32.instr_sh
.sym 107905 picorv32.instr_sb
.sym 107906 picorv32.instr_waitirq
.sym 107907 $abc$35683$n3486
.sym 107908 picorv32.is_sb_sh_sw
.sym 107911 picorv32.mem_wordsize[1]
.sym 107912 picorv32.instr_sb
.sym 107913 $abc$35683$n3373
.sym 107914 picorv32.cpu_state[5]
.sym 107915 $abc$35683$n2891_1
.sym 107916 picorv32.instr_srl
.sym 107917 picorv32.instr_srli
.sym 107919 $abc$35683$n3869
.sym 107920 picorv32.mem_wordsize[1]
.sym 107921 $abc$35683$n3871
.sym 107923 picorv32.instr_lbu
.sym 107924 picorv32.instr_lb
.sym 107925 $abc$35683$n3367_1
.sym 107926 $abc$35683$n3872
.sym 107927 $abc$35683$n2891_1
.sym 107928 basesoc_picorv327[3]
.sym 107931 picorv32.instr_srli
.sym 107932 picorv32.instr_srl
.sym 107933 basesoc_picorv327[30]
.sym 107934 $abc$35683$n2891_1
.sym 107935 $abc$35683$n3878
.sym 107936 basesoc_picorv327[10]
.sym 107937 $abc$35683$n3941_1
.sym 107938 $abc$35683$n3056_1
.sym 107939 $abc$35683$n2891_1
.sym 107940 basesoc_picorv327[8]
.sym 107943 picorv32.mem_wordsize[0]
.sym 107944 picorv32.instr_sh
.sym 107945 $abc$35683$n3373
.sym 107946 picorv32.cpu_state[5]
.sym 107947 $abc$35683$n3038
.sym 107948 $abc$35683$n3878
.sym 107949 picorv32.cpu_state[4]
.sym 107950 basesoc_picorv327[1]
.sym 107951 picorv32.instr_lh
.sym 107952 picorv32.instr_lhu
.sym 107953 $abc$35683$n3367_1
.sym 107955 $abc$35683$n3038
.sym 107956 $abc$35683$n5504
.sym 107957 basesoc_picorv327[31]
.sym 107958 $abc$35683$n2891_1
.sym 107959 $abc$35683$n5505
.sym 107960 picorv32.cpu_state[4]
.sym 107961 picorv32.cpu_state[2]
.sym 107962 $abc$35683$n5452
.sym 107963 picorv32.mem_wordsize[0]
.sym 107964 $abc$35683$n3869
.sym 107965 $abc$35683$n3867
.sym 107966 $abc$35683$n3868
.sym 107967 $abc$35683$n3878
.sym 107968 basesoc_picorv327[18]
.sym 107969 $abc$35683$n3994_1
.sym 107970 $abc$35683$n3056_1
.sym 107971 $abc$35683$n2891_1
.sym 107972 basesoc_picorv327[16]
.sym 107975 picorv32.cpu_state[5]
.sym 107976 $abc$35683$n3869
.sym 107979 basesoc_picorv327[22]
.sym 107980 basesoc_picorv327[21]
.sym 107981 basesoc_picorv323[0]
.sym 107983 basesoc_picorv327[24]
.sym 107984 basesoc_picorv327[23]
.sym 107985 basesoc_picorv323[0]
.sym 107987 basesoc_picorv327[26]
.sym 107988 basesoc_picorv327[25]
.sym 107989 basesoc_picorv323[0]
.sym 107991 $abc$35683$n3878
.sym 107992 basesoc_picorv327[7]
.sym 107993 $abc$35683$n3920
.sym 107994 $abc$35683$n3056_1
.sym 107999 $abc$35683$n2891_1
.sym 108000 basesoc_picorv327[5]
.sym 108003 basesoc_picorv327[28]
.sym 108004 basesoc_picorv327[27]
.sym 108005 basesoc_picorv323[0]
.sym 108007 $abc$35683$n4271_1
.sym 108008 $abc$35683$n4268_1
.sym 108009 basesoc_picorv323[2]
.sym 108011 basesoc_picorv327[4]
.sym 108012 basesoc_picorv327[3]
.sym 108013 basesoc_picorv323[0]
.sym 108015 basesoc_picorv327[20]
.sym 108016 basesoc_picorv327[19]
.sym 108017 basesoc_picorv323[0]
.sym 108019 basesoc_picorv327[16]
.sym 108020 basesoc_picorv327[15]
.sym 108021 basesoc_picorv323[0]
.sym 108023 basesoc_picorv327[2]
.sym 108024 basesoc_picorv327[1]
.sym 108025 basesoc_picorv323[0]
.sym 108027 basesoc_picorv327[18]
.sym 108028 basesoc_picorv327[17]
.sym 108029 basesoc_picorv323[0]
.sym 108031 $abc$35683$n4270_1
.sym 108032 $abc$35683$n4269
.sym 108033 basesoc_picorv323[1]
.sym 108035 basesoc_picorv327[14]
.sym 108036 basesoc_picorv327[13]
.sym 108037 basesoc_picorv323[0]
.sym 108039 $abc$35683$n4277_1
.sym 108040 $abc$35683$n4276_1
.sym 108041 basesoc_picorv323[1]
.sym 108043 basesoc_picorv327[10]
.sym 108044 basesoc_picorv327[9]
.sym 108045 basesoc_picorv323[0]
.sym 108047 basesoc_picorv327[6]
.sym 108048 basesoc_picorv327[5]
.sym 108049 basesoc_picorv323[0]
.sym 108051 $abc$35683$n4272
.sym 108052 $abc$35683$n4269
.sym 108053 basesoc_picorv323[1]
.sym 108055 $abc$35683$n4273_1
.sym 108056 $abc$35683$n4272
.sym 108057 basesoc_picorv323[1]
.sym 108059 basesoc_picorv327[8]
.sym 108060 basesoc_picorv327[7]
.sym 108061 basesoc_picorv323[0]
.sym 108063 $abc$35683$n4276_1
.sym 108064 $abc$35683$n4273_1
.sym 108065 basesoc_picorv323[1]
.sym 108067 basesoc_picorv327[12]
.sym 108068 basesoc_picorv327[11]
.sym 108069 basesoc_picorv323[0]
.sym 108099 $abc$35683$n2727
.sym 108100 basesoc_uart_phy_tx_bitcount[1]
.sym 108104 basesoc_uart_phy_tx_bitcount[0]
.sym 108109 basesoc_uart_phy_tx_bitcount[1]
.sym 108113 basesoc_uart_phy_tx_bitcount[2]
.sym 108114 $auto$alumacc.cc:474:replace_alu$5918.C[2]
.sym 108117 basesoc_uart_phy_tx_bitcount[3]
.sym 108118 $auto$alumacc.cc:474:replace_alu$5918.C[3]
.sym 108119 $abc$35683$n2727
.sym 108120 $abc$35683$n6143
.sym 108123 basesoc_uart_phy_tx_bitcount[1]
.sym 108124 basesoc_uart_phy_tx_bitcount[2]
.sym 108125 basesoc_uart_phy_tx_bitcount[3]
.sym 108131 $abc$35683$n2727
.sym 108132 $abc$35683$n6145
.sym 108136 basesoc_uart_tx_fifo_produce[0]
.sym 108141 basesoc_uart_tx_fifo_produce[1]
.sym 108145 basesoc_uart_tx_fifo_produce[2]
.sym 108146 $auto$alumacc.cc:474:replace_alu$6011.C[2]
.sym 108149 basesoc_uart_tx_fifo_produce[3]
.sym 108150 $auto$alumacc.cc:474:replace_alu$6011.C[3]
.sym 108151 basesoc_uart_tx_fifo_wrport_we
.sym 108155 basesoc_uart_tx_fifo_wrport_we
.sym 108156 basesoc_uart_tx_fifo_produce[0]
.sym 108157 sys_rst
.sym 108159 basesoc_uart_tx_fifo_wrport_we
.sym 108160 sys_rst
.sym 108164 $PACKER_VCC_NET
.sym 108165 basesoc_uart_tx_fifo_produce[0]
.sym 108183 basesoc_uart_tx_fifo_produce[1]
.sym 108275 picorv32.mem_rdata_latched[8]
.sym 108287 picorv32.mem_rdata_latched[11]
.sym 108303 picorv32.mem_rdata_latched[8]
.sym 108307 picorv32.mem_rdata_latched[1]
.sym 108311 picorv32.mem_rdata_latched[0]
.sym 108315 picorv32.mem_rdata_latched[2]
.sym 108319 basesoc_picorv328[9]
.sym 108320 basesoc_picorv323[1]
.sym 108321 picorv32.mem_wordsize[1]
.sym 108323 picorv32.mem_rdata_q[8]
.sym 108324 $abc$35683$n3805
.sym 108325 $abc$35683$n2898_1
.sym 108327 picorv32.mem_rdata_latched[4]
.sym 108331 picorv32.mem_rdata_q[2]
.sym 108332 picorv32.mem_rdata_q[4]
.sym 108333 picorv32.mem_rdata_q[5]
.sym 108334 picorv32.mem_rdata_q[6]
.sym 108335 $abc$35683$n3474_1
.sym 108336 picorv32.mem_rdata_q[0]
.sym 108337 picorv32.mem_rdata_q[1]
.sym 108338 picorv32.mem_rdata_q[3]
.sym 108339 picorv32.mem_rdata_latched[0]
.sym 108340 picorv32.mem_rdata_latched[1]
.sym 108343 picorv32.mem_rdata_latched[6]
.sym 108347 picorv32.mem_rdata_latched[2]
.sym 108348 picorv32.mem_rdata_latched[1]
.sym 108349 picorv32.mem_rdata_latched[0]
.sym 108350 picorv32.mem_rdata_latched[3]
.sym 108351 picorv32.mem_rdata_latched[5]
.sym 108355 picorv32.mem_rdata_q[23]
.sym 108356 $abc$35683$n3427
.sym 108357 $abc$35683$n2898_1
.sym 108359 picorv32.mem_rdata_latched[6]
.sym 108360 picorv32.mem_rdata_latched[5]
.sym 108361 picorv32.mem_rdata_latched[4]
.sym 108363 picorv32.is_sb_sh_sw
.sym 108364 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 108365 picorv32.mem_rdata_q[8]
.sym 108367 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 108368 picorv32.is_sb_sh_sw
.sym 108369 $abc$35683$n2864
.sym 108371 picorv32.mem_rdata_latched[17]
.sym 108375 $abc$35683$n2907_1
.sym 108376 $abc$35683$n2920_1
.sym 108383 $PACKER_GND_NET
.sym 108391 picorv32.decoded_rd[3]
.sym 108392 $abc$35683$n2997_1
.sym 108393 picorv32.cpu_state[0]
.sym 108394 $abc$35683$n3135
.sym 108395 picorv32.cpu_state[2]
.sym 108396 $abc$35683$n3040
.sym 108397 picorv32.latched_rd[4]
.sym 108399 picorv32.decoded_rd[2]
.sym 108400 $abc$35683$n2997_1
.sym 108401 picorv32.cpu_state[0]
.sym 108402 $abc$35683$n3133
.sym 108403 $abc$35683$n3040
.sym 108404 picorv32.cpu_state[2]
.sym 108405 picorv32.latched_rd[0]
.sym 108406 $abc$35683$n3129_1
.sym 108407 picorv32.decoded_rd[5]
.sym 108408 $abc$35683$n2997_1
.sym 108409 picorv32.cpu_state[0]
.sym 108410 $abc$35683$n3139_1
.sym 108411 picorv32.cpu_state[2]
.sym 108412 $abc$35683$n3040
.sym 108413 picorv32.latched_rd[2]
.sym 108415 picorv32.decoded_rd[4]
.sym 108416 $abc$35683$n2997_1
.sym 108417 picorv32.cpu_state[0]
.sym 108418 $abc$35683$n3137
.sym 108419 picorv32.decoded_rd[1]
.sym 108420 $abc$35683$n2997_1
.sym 108421 picorv32.cpu_state[0]
.sym 108422 $abc$35683$n3131_1
.sym 108423 picorv32.decoded_imm_uj[15]
.sym 108424 picorv32.instr_jal
.sym 108425 $abc$35683$n3085_1
.sym 108426 $abc$35683$n3093
.sym 108427 picorv32.instr_auipc
.sym 108428 picorv32.instr_lui
.sym 108429 picorv32.mem_rdata_q[14]
.sym 108430 $abc$35683$n3087
.sym 108431 picorv32.cpu_state[2]
.sym 108432 $abc$35683$n3040
.sym 108433 picorv32.latched_rd[3]
.sym 108435 picorv32.instr_auipc
.sym 108436 picorv32.instr_lui
.sym 108437 picorv32.mem_rdata_q[19]
.sym 108438 $abc$35683$n3087
.sym 108439 picorv32.decoded_imm_uj[19]
.sym 108440 picorv32.instr_jal
.sym 108441 $abc$35683$n3085_1
.sym 108442 $abc$35683$n3101
.sym 108443 picorv32.instr_auipc
.sym 108444 picorv32.instr_lui
.sym 108445 picorv32.mem_rdata_q[15]
.sym 108446 $abc$35683$n3087
.sym 108447 picorv32.instr_jal
.sym 108448 picorv32.decoded_imm_uj[8]
.sym 108449 $abc$35683$n2863_1
.sym 108450 picorv32.mem_rdata_q[28]
.sym 108451 picorv32.instr_jal
.sym 108452 picorv32.decoded_imm_uj[7]
.sym 108453 $abc$35683$n2863_1
.sym 108454 picorv32.mem_rdata_q[27]
.sym 108455 picorv32.mem_rdata_latched[23]
.sym 108459 picorv32.instr_auipc
.sym 108460 picorv32.instr_lui
.sym 108461 picorv32.mem_rdata_q[28]
.sym 108462 $abc$35683$n3087
.sym 108463 picorv32.mem_rdata_latched[31]
.sym 108467 picorv32.latched_rd[2]
.sym 108468 picorv32.latched_rd[3]
.sym 108469 picorv32.latched_rd[4]
.sym 108470 picorv32.latched_rd[5]
.sym 108471 picorv32.mem_rdata_latched[18]
.sym 108475 picorv32.instr_auipc
.sym 108476 picorv32.instr_lui
.sym 108477 picorv32.mem_rdata_q[27]
.sym 108478 $abc$35683$n3087
.sym 108479 picorv32.mem_rdata_latched[28]
.sym 108480 $abc$35683$n2993
.sym 108481 picorv32.mem_rdata_latched[27]
.sym 108482 $abc$35683$n2992
.sym 108483 picorv32.instr_auipc
.sym 108484 picorv32.instr_lui
.sym 108485 picorv32.mem_rdata_q[12]
.sym 108486 $abc$35683$n3087
.sym 108487 $abc$35683$n5625
.sym 108488 $abc$35683$n3798
.sym 108489 $abc$35683$n3534_1
.sym 108490 $abc$35683$n3782
.sym 108491 picorv32.cpuregs_wrdata[7]
.sym 108495 picorv32.cpuregs_wrdata[6]
.sym 108499 $abc$35683$n3838
.sym 108500 $abc$35683$n3839
.sym 108501 $abc$35683$n3534_1
.sym 108502 $abc$35683$n3782
.sym 108503 picorv32.cpuregs_wrdata[2]
.sym 108507 $abc$35683$n5553
.sym 108508 $abc$35683$n3792
.sym 108509 $abc$35683$n3534_1
.sym 108510 $abc$35683$n3782
.sym 108511 picorv32.cpuregs_wrdata[1]
.sym 108515 $abc$35683$n3844
.sym 108516 $abc$35683$n3845
.sym 108517 $abc$35683$n3534_1
.sym 108518 $abc$35683$n3782
.sym 108519 $abc$35683$n6563
.sym 108520 $abc$35683$n3845
.sym 108521 $abc$35683$n3569_1
.sym 108522 $abc$35683$n3786
.sym 108523 $abc$35683$n3791
.sym 108524 $abc$35683$n3792
.sym 108525 $abc$35683$n3569_1
.sym 108526 $abc$35683$n3786
.sym 108527 picorv32.instr_retirq
.sym 108528 picorv32.instr_jalr
.sym 108531 $abc$35683$n3797
.sym 108532 $abc$35683$n3798
.sym 108533 $abc$35683$n3569_1
.sym 108534 $abc$35683$n3786
.sym 108535 $abc$35683$n3832
.sym 108536 $abc$35683$n3833
.sym 108537 $abc$35683$n3569_1
.sym 108538 $abc$35683$n3786
.sym 108539 $abc$35683$n3800
.sym 108540 $abc$35683$n3801
.sym 108541 $abc$35683$n3569_1
.sym 108542 $abc$35683$n3786
.sym 108543 $abc$35683$n3794
.sym 108544 $abc$35683$n3795
.sym 108545 $abc$35683$n3569_1
.sym 108546 $abc$35683$n3786
.sym 108547 $abc$35683$n3803
.sym 108548 $abc$35683$n3804
.sym 108549 $abc$35683$n3569_1
.sym 108550 $abc$35683$n3786
.sym 108551 $abc$35683$n5677
.sym 108552 $abc$35683$n5678
.sym 108553 $abc$35683$n3534_1
.sym 108554 $abc$35683$n3782
.sym 108555 picorv32.decoded_imm[13]
.sym 108556 $abc$35683$n3596_1
.sym 108557 $abc$35683$n3051
.sym 108559 picorv32.decoded_imm[15]
.sym 108560 $abc$35683$n3600_1
.sym 108561 $abc$35683$n3051
.sym 108563 picorv32.decoded_imm[7]
.sym 108564 $abc$35683$n3584_1
.sym 108565 $abc$35683$n3051
.sym 108567 picorv32.decoded_imm[14]
.sym 108568 $abc$35683$n3598
.sym 108569 $abc$35683$n3051
.sym 108571 $abc$35683$n6559
.sym 108572 $abc$35683$n5676
.sym 108573 $abc$35683$n3569_1
.sym 108574 $abc$35683$n3786
.sym 108575 picorv32.decoded_imm[9]
.sym 108576 $abc$35683$n3588_1
.sym 108577 $abc$35683$n3051
.sym 108579 $abc$35683$n3806
.sym 108580 $abc$35683$n3807
.sym 108581 $abc$35683$n3569_1
.sym 108582 $abc$35683$n3786
.sym 108583 picorv32.decoded_imm[20]
.sym 108584 $abc$35683$n3610
.sym 108585 $abc$35683$n3051
.sym 108587 picorv32.decoded_imm[11]
.sym 108588 $abc$35683$n3592
.sym 108589 $abc$35683$n3051
.sym 108591 $abc$35683$n3835
.sym 108592 $abc$35683$n3836
.sym 108593 $abc$35683$n3569_1
.sym 108594 $abc$35683$n3786
.sym 108595 picorv32.decoded_imm[10]
.sym 108596 $abc$35683$n3590_1
.sym 108597 $abc$35683$n3051
.sym 108599 $abc$35683$n5640
.sym 108600 $abc$35683$n5641
.sym 108601 $abc$35683$n3569_1
.sym 108602 $abc$35683$n3786
.sym 108603 $abc$35683$n5662
.sym 108604 $abc$35683$n5641
.sym 108605 $abc$35683$n3534_1
.sym 108606 $abc$35683$n3782
.sym 108607 $abc$35683$n3850
.sym 108608 $abc$35683$n3842
.sym 108609 $abc$35683$n3569_1
.sym 108610 $abc$35683$n3786
.sym 108611 picorv32.decoded_imm[18]
.sym 108612 $abc$35683$n3606_1
.sym 108613 $abc$35683$n3051
.sym 108615 $abc$35683$n3823
.sym 108616 $abc$35683$n3824
.sym 108617 $abc$35683$n3569_1
.sym 108618 $abc$35683$n3786
.sym 108619 $abc$35683$n3785
.sym 108620 $abc$35683$n3784
.sym 108621 $abc$35683$n3569_1
.sym 108622 $abc$35683$n3786
.sym 108623 $abc$35683$n5559
.sym 108624 $abc$35683$n3785
.sym 108625 $abc$35683$n3534_1
.sym 108626 $abc$35683$n3782
.sym 108627 $abc$35683$n5642
.sym 108628 $abc$35683$n5643
.sym 108629 $abc$35683$n3534_1
.sym 108630 $abc$35683$n3782
.sym 108631 $abc$35683$n3841
.sym 108632 $abc$35683$n3842
.sym 108633 $abc$35683$n3534_1
.sym 108634 $abc$35683$n3782
.sym 108635 $abc$35683$n4736
.sym 108636 $abc$35683$n3824
.sym 108637 $abc$35683$n3534_1
.sym 108638 $abc$35683$n3782
.sym 108639 picorv32.decoded_imm[30]
.sym 108640 $abc$35683$n3630
.sym 108641 $abc$35683$n3051
.sym 108643 picorv32.decoded_imm[21]
.sym 108644 $abc$35683$n3612
.sym 108645 $abc$35683$n3051
.sym 108647 picorv32.decoded_imm[6]
.sym 108648 $abc$35683$n3582_1
.sym 108649 $abc$35683$n3051
.sym 108651 picorv32.decoded_imm[3]
.sym 108652 $abc$35683$n3576_1
.sym 108653 $abc$35683$n3051
.sym 108655 basesoc_picorv327[4]
.sym 108659 picorv32.decoded_imm[4]
.sym 108660 $abc$35683$n3578_1
.sym 108661 $abc$35683$n3051
.sym 108663 picorv32.decoded_imm[2]
.sym 108664 $abc$35683$n3574
.sym 108665 $abc$35683$n3051
.sym 108667 basesoc_picorv327[1]
.sym 108671 basesoc_picorv327[0]
.sym 108675 picorv32.decoded_imm[5]
.sym 108676 $abc$35683$n3580
.sym 108677 $abc$35683$n3051
.sym 108680 basesoc_picorv323[0]
.sym 108681 $abc$35683$n6648
.sym 108684 basesoc_picorv323[1]
.sym 108685 $abc$35683$n6649
.sym 108688 basesoc_picorv323[2]
.sym 108689 $abc$35683$n6650
.sym 108692 basesoc_picorv323[3]
.sym 108693 $abc$35683$n6651
.sym 108696 basesoc_picorv323[4]
.sym 108697 $abc$35683$n6652
.sym 108700 basesoc_picorv323[5]
.sym 108701 $abc$35683$n6653
.sym 108704 basesoc_picorv323[6]
.sym 108705 $abc$35683$n6654
.sym 108708 basesoc_picorv323[7]
.sym 108709 $abc$35683$n6655
.sym 108712 basesoc_picorv328[8]
.sym 108713 $abc$35683$n6656
.sym 108716 basesoc_picorv328[9]
.sym 108717 $abc$35683$n6657
.sym 108720 basesoc_picorv328[10]
.sym 108721 $abc$35683$n6658
.sym 108724 basesoc_picorv328[11]
.sym 108725 $abc$35683$n6659
.sym 108728 basesoc_picorv328[12]
.sym 108729 $abc$35683$n6660
.sym 108732 basesoc_picorv328[13]
.sym 108733 $abc$35683$n6661
.sym 108736 basesoc_picorv328[14]
.sym 108737 $abc$35683$n6662
.sym 108740 basesoc_picorv328[15]
.sym 108741 $abc$35683$n6663
.sym 108744 basesoc_picorv328[16]
.sym 108745 $abc$35683$n6664
.sym 108748 basesoc_picorv328[17]
.sym 108749 $abc$35683$n6665
.sym 108752 basesoc_picorv328[18]
.sym 108753 $abc$35683$n6666
.sym 108756 basesoc_picorv328[19]
.sym 108757 $abc$35683$n6667
.sym 108760 basesoc_picorv328[20]
.sym 108761 $abc$35683$n6668
.sym 108764 basesoc_picorv328[21]
.sym 108765 $abc$35683$n6669
.sym 108768 basesoc_picorv328[22]
.sym 108769 $abc$35683$n6670
.sym 108772 basesoc_picorv328[23]
.sym 108773 $abc$35683$n6671
.sym 108776 basesoc_picorv328[24]
.sym 108777 $abc$35683$n6672
.sym 108780 basesoc_picorv328[25]
.sym 108781 $abc$35683$n6673
.sym 108784 basesoc_picorv328[26]
.sym 108785 $abc$35683$n6674
.sym 108788 basesoc_picorv328[27]
.sym 108789 $abc$35683$n6675
.sym 108792 basesoc_picorv328[28]
.sym 108793 $abc$35683$n6676
.sym 108796 basesoc_picorv328[29]
.sym 108797 $abc$35683$n6646
.sym 108800 basesoc_picorv328[30]
.sym 108801 $abc$35683$n6647
.sym 108804 $PACKER_VCC_NET
.sym 108806 $nextpnr_ICESTORM_LC_11$I3
.sym 108808 basesoc_picorv328[31]
.sym 108809 $abc$35683$n6677
.sym 108810 $nextpnr_ICESTORM_LC_11$COUT
.sym 108814 $nextpnr_ICESTORM_LC_12$I3
.sym 108815 picorv32.decoded_imm[12]
.sym 108816 $abc$35683$n3594_1
.sym 108817 $abc$35683$n3051
.sym 108819 picorv32.instr_bgeu
.sym 108820 picorv32.instr_beq
.sym 108821 $abc$35683$n3170
.sym 108822 $abc$35683$n3144
.sym 108823 picorv32.decoded_imm[1]
.sym 108824 $abc$35683$n3572_1
.sym 108825 $abc$35683$n3051
.sym 108827 picorv32.decoded_imm[0]
.sym 108828 $abc$35683$n3568
.sym 108829 $abc$35683$n3051
.sym 108831 $abc$35683$n6749
.sym 108832 $abc$35683$n3171
.sym 108833 picorv32.instr_bne
.sym 108834 picorv32.instr_bgeu
.sym 108835 $abc$35683$n3144
.sym 108836 $abc$35683$n6753
.sym 108837 $abc$35683$n6754
.sym 108838 $abc$35683$n6756
.sym 108839 basesoc_picorv327[28]
.sym 108840 basesoc_picorv328[28]
.sym 108843 $abc$35683$n3145_1
.sym 108844 $abc$35683$n3152
.sym 108845 $abc$35683$n3159_1
.sym 108846 $abc$35683$n3166
.sym 108847 basesoc_picorv327[3]
.sym 108848 basesoc_picorv323[3]
.sym 108851 basesoc_picorv327[2]
.sym 108852 basesoc_picorv323[2]
.sym 108853 basesoc_picorv327[14]
.sym 108854 basesoc_picorv328[14]
.sym 108855 basesoc_picorv327[7]
.sym 108856 basesoc_picorv323[7]
.sym 108857 $abc$35683$n3153_1
.sym 108858 $abc$35683$n3158
.sym 108859 $abc$35683$n3148
.sym 108860 $abc$35683$n3149
.sym 108861 basesoc_picorv327[15]
.sym 108862 basesoc_picorv328[15]
.sym 108863 $abc$35683$n3151
.sym 108864 basesoc_picorv327[19]
.sym 108865 basesoc_picorv328[19]
.sym 108866 $abc$35683$n3146_1
.sym 108867 basesoc_picorv327[13]
.sym 108868 basesoc_picorv328[13]
.sym 108869 $abc$35683$n3147_1
.sym 108870 $abc$35683$n3150
.sym 108871 basesoc_picorv327[4]
.sym 108872 $abc$35683$n3879
.sym 108873 $abc$35683$n3902
.sym 108874 $abc$35683$n3903
.sym 108875 basesoc_picorv327[22]
.sym 108879 basesoc_picorv327[1]
.sym 108880 basesoc_picorv323[1]
.sym 108881 basesoc_picorv327[4]
.sym 108882 basesoc_picorv323[4]
.sym 108883 basesoc_picorv327[0]
.sym 108884 $abc$35683$n3879
.sym 108885 $abc$35683$n3874
.sym 108886 $abc$35683$n3875
.sym 108887 $abc$35683$n4222
.sym 108888 $abc$35683$n3367_1
.sym 108889 $abc$35683$n3940_1
.sym 108890 $abc$35683$n3938_1
.sym 108891 basesoc_picorv327[9]
.sym 108892 $abc$35683$n3879
.sym 108893 $abc$35683$n3936_1
.sym 108894 $abc$35683$n3937_1
.sym 108895 $abc$35683$n3878
.sym 108896 basesoc_picorv327[5]
.sym 108897 $abc$35683$n3907
.sym 108898 $abc$35683$n3056_1
.sym 108899 $abc$35683$n4217
.sym 108900 $abc$35683$n3367_1
.sym 108901 $abc$35683$n3906_1
.sym 108902 $abc$35683$n3904
.sym 108903 picorv32.is_lui_auipc_jal
.sym 108904 picorv32.cpu_state[2]
.sym 108905 picorv32.cpuregs_rs1[1]
.sym 108906 $abc$35683$n3882
.sym 108907 $abc$35683$n4213
.sym 108908 $abc$35683$n3367_1
.sym 108909 $abc$35683$n3876
.sym 108911 picorv32.cpu_state[4]
.sym 108912 $abc$35683$n3038
.sym 108913 $abc$35683$n3880
.sym 108915 $abc$35683$n3367_1
.sym 108916 $abc$35683$n4244
.sym 108917 $abc$35683$n3880
.sym 108918 basesoc_picorv327[31]
.sym 108920 basesoc_picorv327[0]
.sym 108921 picorv32.decoded_imm[0]
.sym 108923 $abc$35683$n4086_1
.sym 108924 $abc$35683$n5454
.sym 108925 $abc$35683$n5506
.sym 108927 picorv32.is_lui_auipc_jal
.sym 108928 picorv32.cpu_state[2]
.sym 108929 picorv32.cpuregs_rs1[0]
.sym 108930 $abc$35683$n3877
.sym 108931 basesoc_picorv327[22]
.sym 108932 $abc$35683$n3879
.sym 108933 $abc$35683$n4024_1
.sym 108934 $abc$35683$n4025
.sym 108935 $abc$35683$n3367_1
.sym 108936 $abc$35683$n4214
.sym 108937 $abc$35683$n3885
.sym 108938 $abc$35683$n3056_1
.sym 108939 picorv32.is_lui_auipc_jal
.sym 108940 picorv32.cpuregs_rs1[22]
.sym 108941 $abc$35683$n4027_1
.sym 108942 picorv32.cpu_state[2]
.sym 108943 basesoc_picorv327[1]
.sym 108944 $abc$35683$n3879
.sym 108945 $abc$35683$n3883
.sym 108946 $abc$35683$n3884
.sym 108947 basesoc_picorv327[0]
.sym 108948 basesoc_picorv327[1]
.sym 108949 basesoc_picorv323[0]
.sym 108951 picorv32.cpu_state[0]
.sym 108952 picorv32.instr_lh
.sym 108953 picorv32.latched_is_lh
.sym 108954 $abc$35683$n4120
.sym 108955 $abc$35683$n4235
.sym 108956 $abc$35683$n3367_1
.sym 108957 $abc$35683$n4028
.sym 108958 $abc$35683$n4026
.sym 108959 picorv32.cpu_state[0]
.sym 108960 picorv32.is_lbu_lhu_lw
.sym 108961 picorv32.latched_is_lu
.sym 108962 $abc$35683$n4120
.sym 108963 $abc$35683$n2891_1
.sym 108964 basesoc_picorv327[0]
.sym 108965 $abc$35683$n3878
.sym 108966 basesoc_picorv327[2]
.sym 108967 $abc$35683$n232
.sym 108968 $abc$35683$n3012
.sym 108971 basesoc_picorv327[5]
.sym 108972 basesoc_picorv327[4]
.sym 108973 basesoc_picorv323[0]
.sym 108979 basesoc_picorv327[3]
.sym 108980 basesoc_picorv327[2]
.sym 108981 basesoc_picorv323[0]
.sym 108983 $abc$35683$n3878
.sym 108984 basesoc_picorv327[23]
.sym 108985 $abc$35683$n4029
.sym 108986 $abc$35683$n3056_1
.sym 108987 $abc$35683$n2891_1
.sym 108988 basesoc_picorv327[21]
.sym 108991 $abc$35683$n4255_1
.sym 108992 $abc$35683$n4254
.sym 108993 basesoc_picorv323[1]
.sym 108995 $abc$35683$n3038
.sym 108996 picorv32.cpu_state[4]
.sym 108999 $abc$35683$n4252_1
.sym 109000 $abc$35683$n4244_1
.sym 109001 basesoc_picorv323[1]
.sym 109003 basesoc_picorv327[9]
.sym 109004 basesoc_picorv327[8]
.sym 109005 basesoc_picorv323[0]
.sym 109007 basesoc_picorv327[11]
.sym 109008 basesoc_picorv327[10]
.sym 109009 basesoc_picorv323[0]
.sym 109011 $abc$35683$n4245
.sym 109012 $abc$35683$n4244_1
.sym 109013 basesoc_picorv323[1]
.sym 109015 $abc$35683$n4254
.sym 109016 $abc$35683$n4251
.sym 109017 basesoc_picorv323[1]
.sym 109019 $abc$35683$n4252_1
.sym 109020 $abc$35683$n4251
.sym 109021 basesoc_picorv323[1]
.sym 109023 $abc$35683$n4253_1
.sym 109024 $abc$35683$n4250_1
.sym 109025 basesoc_picorv323[2]
.sym 109027 basesoc_picorv327[7]
.sym 109028 basesoc_picorv327[6]
.sym 109029 basesoc_picorv323[0]
.sym 109095 basesoc_uart_phy_tx_reg[4]
.sym 109096 basesoc_uart_phy_sink_payload_data[3]
.sym 109097 $abc$35683$n2727
.sym 109099 $abc$35683$n2727
.sym 109100 basesoc_uart_phy_sink_payload_data[7]
.sym 109103 basesoc_uart_phy_tx_reg[7]
.sym 109104 basesoc_uart_phy_sink_payload_data[6]
.sym 109105 $abc$35683$n2727
.sym 109107 basesoc_uart_phy_tx_reg[6]
.sym 109108 basesoc_uart_phy_sink_payload_data[5]
.sym 109109 $abc$35683$n2727
.sym 109111 basesoc_uart_phy_tx_reg[2]
.sym 109112 basesoc_uart_phy_sink_payload_data[1]
.sym 109113 $abc$35683$n2727
.sym 109115 basesoc_uart_phy_tx_reg[1]
.sym 109116 basesoc_uart_phy_sink_payload_data[0]
.sym 109117 $abc$35683$n2727
.sym 109119 basesoc_uart_phy_tx_reg[3]
.sym 109120 basesoc_uart_phy_sink_payload_data[2]
.sym 109121 $abc$35683$n2727
.sym 109123 basesoc_uart_phy_tx_reg[5]
.sym 109124 basesoc_uart_phy_sink_payload_data[4]
.sym 109125 $abc$35683$n2727
.sym 109215 spram_bus_ack
.sym 109216 $abc$35683$n5293_1
.sym 109223 $abc$35683$n3296
.sym 109231 spram_bus_ack
.sym 109232 basesoc_bus_wishbone_ack
.sym 109233 spiflash_bus_ack
.sym 109255 picorv32.mem_rdata_q[11]
.sym 109256 $abc$35683$n3814_1
.sym 109257 $abc$35683$n2898_1
.sym 109259 $abc$35683$n2831
.sym 109260 $abc$35683$n2926_1
.sym 109261 picorv32.mem_rdata_q[1]
.sym 109262 $abc$35683$n2898_1
.sym 109263 slave_sel_r[1]
.sym 109264 spiflash_bus_dat_r[23]
.sym 109265 $abc$35683$n2831
.sym 109266 $abc$35683$n3428
.sym 109267 slave_sel_r[1]
.sym 109268 spiflash_bus_dat_r[19]
.sym 109269 $abc$35683$n2831
.sym 109270 $abc$35683$n2987_1
.sym 109271 picorv32.mem_rdata_latched[11]
.sym 109275 picorv32.is_sb_sh_sw
.sym 109276 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 109277 picorv32.mem_rdata_q[11]
.sym 109279 $abc$35683$n2831
.sym 109280 $abc$35683$n2930
.sym 109281 picorv32.mem_rdata_q[2]
.sym 109282 $abc$35683$n2898_1
.sym 109283 $abc$35683$n2831
.sym 109284 $abc$35683$n2922
.sym 109285 picorv32.mem_rdata_q[0]
.sym 109286 $abc$35683$n2898_1
.sym 109287 picorv32.mem_rdata_q[24]
.sym 109288 $abc$35683$n3409
.sym 109289 $abc$35683$n2898_1
.sym 109291 $abc$35683$n2831
.sym 109292 $abc$35683$n2917_1
.sym 109293 picorv32.mem_rdata_q[4]
.sym 109294 $abc$35683$n2898_1
.sym 109295 picorv32.mem_rdata_q[17]
.sym 109296 $abc$35683$n2977
.sym 109297 $abc$35683$n2898_1
.sym 109299 $abc$35683$n2831
.sym 109300 $abc$35683$n2838_1
.sym 109303 $abc$35683$n2831
.sym 109304 $abc$35683$n2909
.sym 109305 picorv32.mem_rdata_q[6]
.sym 109306 $abc$35683$n2898_1
.sym 109307 $abc$35683$n2831
.sym 109308 $abc$35683$n2913
.sym 109309 picorv32.mem_rdata_q[5]
.sym 109310 $abc$35683$n2898_1
.sym 109311 picorv32.mem_rdata_q[24]
.sym 109312 $abc$35683$n2864
.sym 109313 $abc$35683$n3075
.sym 109315 $abc$35683$n2831
.sym 109316 $abc$35683$n2934_1
.sym 109317 picorv32.mem_rdata_q[3]
.sym 109318 $abc$35683$n2898_1
.sym 109323 picorv32.mem_rdata_latched[17]
.sym 109327 picorv32.mem_rdata_latched[24]
.sym 109331 picorv32.mem_rdata_latched[13]
.sym 109335 picorv32.mem_rdata_latched[21]
.sym 109343 picorv32.mem_rdata_latched[16]
.sym 109347 picorv32.mem_rdata_latched[22]
.sym 109351 picorv32.instr_jal
.sym 109352 picorv32.decoded_imm_uj[10]
.sym 109353 $abc$35683$n2863_1
.sym 109354 picorv32.mem_rdata_q[30]
.sym 109355 picorv32.instr_jal
.sym 109356 picorv32.decoded_imm_uj[1]
.sym 109357 $abc$35683$n3065_1
.sym 109359 picorv32.instr_jal
.sym 109360 picorv32.decoded_imm_uj[9]
.sym 109361 $abc$35683$n2863_1
.sym 109362 picorv32.mem_rdata_q[29]
.sym 109363 picorv32.instr_auipc
.sym 109364 picorv32.instr_lui
.sym 109365 picorv32.mem_rdata_q[24]
.sym 109366 $abc$35683$n3087
.sym 109367 picorv32.mem_rdata_q[21]
.sym 109368 $abc$35683$n2864
.sym 109369 $abc$35683$n3066
.sym 109371 picorv32.instr_auipc
.sym 109372 picorv32.instr_lui
.sym 109373 $abc$35683$n2863_1
.sym 109374 picorv32.mem_rdata_q[31]
.sym 109375 picorv32.instr_auipc
.sym 109376 picorv32.instr_lui
.sym 109377 picorv32.mem_rdata_q[17]
.sym 109378 $abc$35683$n3087
.sym 109379 $abc$35683$n2997_1
.sym 109380 picorv32.decoded_rd[0]
.sym 109381 picorv32.irq_state[0]
.sym 109382 picorv32.cpu_state[0]
.sym 109383 $abc$35683$n232
.sym 109384 $abc$35683$n3005
.sym 109387 picorv32.decoded_imm_uj[14]
.sym 109388 picorv32.instr_jal
.sym 109389 $abc$35683$n3085_1
.sym 109390 $abc$35683$n3091
.sym 109391 picorv32.instr_auipc
.sym 109392 picorv32.instr_lui
.sym 109393 picorv32.mem_rdata_q[18]
.sym 109394 $abc$35683$n3087
.sym 109395 $abc$35683$n2864
.sym 109396 picorv32.mem_rdata_q[31]
.sym 109399 picorv32.is_sb_sh_sw
.sym 109400 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 109401 picorv32.mem_rdata_q[31]
.sym 109403 picorv32.instr_jal
.sym 109404 picorv32.decoded_imm_uj[6]
.sym 109405 $abc$35683$n2863_1
.sym 109406 picorv32.mem_rdata_q[26]
.sym 109407 picorv32.decoded_imm_uj[24]
.sym 109408 picorv32.instr_jal
.sym 109409 $abc$35683$n3085_1
.sym 109410 $abc$35683$n3111
.sym 109411 picorv32.instr_jal
.sym 109412 picorv32.decoded_imm_uj[5]
.sym 109413 $abc$35683$n2863_1
.sym 109414 picorv32.mem_rdata_q[25]
.sym 109415 picorv32.decoded_imm_uj[27]
.sym 109416 picorv32.instr_jal
.sym 109417 $abc$35683$n3085_1
.sym 109418 $abc$35683$n3117
.sym 109419 picorv32.decoded_imm_uj[26]
.sym 109420 picorv32.instr_jal
.sym 109421 $abc$35683$n3085_1
.sym 109422 $abc$35683$n3115
.sym 109423 picorv32.decoded_imm_uj[30]
.sym 109424 picorv32.instr_jal
.sym 109425 $abc$35683$n3085_1
.sym 109426 $abc$35683$n3123
.sym 109427 picorv32.decoded_imm_uj[12]
.sym 109428 picorv32.instr_jal
.sym 109429 $abc$35683$n3085_1
.sym 109430 $abc$35683$n3086
.sym 109431 picorv32.instr_auipc
.sym 109432 picorv32.instr_lui
.sym 109433 picorv32.mem_rdata_q[26]
.sym 109434 $abc$35683$n3087
.sym 109435 picorv32.decoded_imm_uj[18]
.sym 109436 picorv32.instr_jal
.sym 109437 $abc$35683$n3085_1
.sym 109438 $abc$35683$n3099
.sym 109439 picorv32.decoded_imm_uj[28]
.sym 109440 picorv32.instr_jal
.sym 109441 $abc$35683$n3085_1
.sym 109442 $abc$35683$n3119_1
.sym 109443 picorv32.instr_auipc
.sym 109444 picorv32.instr_lui
.sym 109445 picorv32.mem_rdata_q[30]
.sym 109446 $abc$35683$n3087
.sym 109447 picorv32.cpuregs_wrdata[3]
.sym 109451 picorv32.cpuregs_wrdata[11]
.sym 109455 picorv32.cpuregs_wrdata[14]
.sym 109459 picorv32.cpuregs_wrdata[13]
.sym 109463 picorv32.cpuregs_wrdata[15]
.sym 109467 $abc$35683$n5555
.sym 109468 $abc$35683$n3801
.sym 109469 $abc$35683$n3534_1
.sym 109470 $abc$35683$n3782
.sym 109471 picorv32.cpuregs_wrdata[10]
.sym 109475 $abc$35683$n5552
.sym 109476 $abc$35683$n3795
.sym 109477 $abc$35683$n3534_1
.sym 109478 $abc$35683$n3782
.sym 109479 $abc$35683$n5615
.sym 109480 $abc$35683$n3821
.sym 109481 $abc$35683$n3534_1
.sym 109482 $abc$35683$n3782
.sym 109483 $abc$35683$n3045
.sym 109484 $abc$35683$n3043
.sym 109485 $abc$35683$n2997_1
.sym 109486 picorv32.cpu_state[0]
.sym 109487 $abc$35683$n5554
.sym 109488 $abc$35683$n3833
.sym 109489 $abc$35683$n3534_1
.sym 109490 $abc$35683$n3782
.sym 109491 basesoc_dat_w[2]
.sym 109495 picorv32.cpu_state[0]
.sym 109496 $abc$35683$n2997_1
.sym 109497 $abc$35683$n3380
.sym 109498 $abc$35683$n3023
.sym 109499 $abc$35683$n5665
.sym 109500 $abc$35683$n5666
.sym 109501 $abc$35683$n3534_1
.sym 109502 $abc$35683$n3782
.sym 109503 $abc$35683$n2905
.sym 109504 picorv32.mem_do_rinst
.sym 109505 $abc$35683$n2898_1
.sym 109506 $abc$35683$n2903_1
.sym 109507 $abc$35683$n5556
.sym 109508 $abc$35683$n3804
.sym 109509 $abc$35683$n3534_1
.sym 109510 $abc$35683$n3782
.sym 109511 basesoc_picorv327[7]
.sym 109512 basesoc_picorv323[7]
.sym 109513 $abc$35683$n4260
.sym 109514 $abc$35683$n4383
.sym 109515 $abc$35683$n3045
.sym 109516 picorv32.cpu_state[0]
.sym 109519 $abc$35683$n232
.sym 109520 $abc$35683$n2897_1
.sym 109523 $abc$35683$n232
.sym 109524 $abc$35683$n2897_1
.sym 109527 $abc$35683$n5675
.sym 109528 $abc$35683$n5676
.sym 109529 $abc$35683$n3534_1
.sym 109530 $abc$35683$n3782
.sym 109531 $abc$35683$n5603
.sym 109532 $abc$35683$n3807
.sym 109533 $abc$35683$n3534_1
.sym 109534 $abc$35683$n3782
.sym 109535 $abc$35683$n3172
.sym 109536 $abc$35683$n2997_1
.sym 109537 $abc$35683$n3141
.sym 109538 $abc$35683$n3173
.sym 109539 $abc$35683$n3017
.sym 109540 picorv32.cpu_state[2]
.sym 109543 basesoc_picorv328[13]
.sym 109547 picorv32.cpuregs_wrdata[12]
.sym 109551 $abc$35683$n4392_1
.sym 109552 $abc$35683$n4397_1
.sym 109553 $abc$35683$n4395_1
.sym 109555 $abc$35683$n5560
.sym 109556 $abc$35683$n3836
.sym 109557 $abc$35683$n3534_1
.sym 109558 $abc$35683$n3782
.sym 109559 $abc$35683$n4258_1
.sym 109560 basesoc_picorv327[9]
.sym 109561 basesoc_picorv328[9]
.sym 109562 $abc$35683$n4396_1
.sym 109563 $abc$35683$n4741
.sym 109564 $abc$35683$n4742
.sym 109565 picorv32.instr_sub
.sym 109566 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 109567 $abc$35683$n3781
.sym 109568 $abc$35683$n3780
.sym 109569 $abc$35683$n3534_1
.sym 109570 $abc$35683$n3782
.sym 109571 $abc$35683$n4259_1
.sym 109572 $abc$35683$n4260
.sym 109573 basesoc_picorv327[9]
.sym 109574 basesoc_picorv328[9]
.sym 109575 $abc$35683$n4771
.sym 109576 $abc$35683$n4772
.sym 109577 picorv32.instr_sub
.sym 109578 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 109579 basesoc_picorv328[29]
.sym 109583 picorv32.cpuregs_wrdata[31]
.sym 109587 $abc$35683$n4783
.sym 109588 $abc$35683$n4784
.sym 109589 picorv32.instr_sub
.sym 109590 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 109591 basesoc_picorv328[17]
.sym 109595 picorv32.cpuregs_wrdata[26]
.sym 109599 picorv32.cpuregs_wrdata[25]
.sym 109603 basesoc_picorv328[11]
.sym 109607 basesoc_picorv327[2]
.sym 109611 basesoc_picorv327[7]
.sym 109615 basesoc_picorv327[6]
.sym 109619 basesoc_picorv328[23]
.sym 109623 basesoc_picorv328[16]
.sym 109627 picorv32.cpuregs_wrdata[0]
.sym 109631 $abc$35683$n4795
.sym 109632 $abc$35683$n4796
.sym 109633 picorv32.instr_sub
.sym 109634 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 109635 $abc$35683$n4801
.sym 109636 $abc$35683$n4802
.sym 109637 picorv32.instr_sub
.sym 109638 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 109640 basesoc_picorv323[0]
.sym 109641 $abc$35683$n6648
.sym 109644 basesoc_picorv323[1]
.sym 109645 $abc$35683$n6649
.sym 109648 basesoc_picorv323[2]
.sym 109649 $abc$35683$n6650
.sym 109652 basesoc_picorv323[3]
.sym 109653 $abc$35683$n6651
.sym 109656 basesoc_picorv323[4]
.sym 109657 $abc$35683$n6652
.sym 109660 basesoc_picorv323[5]
.sym 109661 $abc$35683$n6653
.sym 109664 basesoc_picorv323[6]
.sym 109665 $abc$35683$n6654
.sym 109668 basesoc_picorv323[7]
.sym 109669 $abc$35683$n6655
.sym 109672 basesoc_picorv328[8]
.sym 109673 $abc$35683$n6656
.sym 109676 basesoc_picorv328[9]
.sym 109677 $abc$35683$n6657
.sym 109680 basesoc_picorv328[10]
.sym 109681 $abc$35683$n6658
.sym 109684 basesoc_picorv328[11]
.sym 109685 $abc$35683$n6659
.sym 109688 basesoc_picorv328[12]
.sym 109689 $abc$35683$n6660
.sym 109692 basesoc_picorv328[13]
.sym 109693 $abc$35683$n6661
.sym 109696 basesoc_picorv328[14]
.sym 109697 $abc$35683$n6662
.sym 109700 basesoc_picorv328[15]
.sym 109701 $abc$35683$n6663
.sym 109704 basesoc_picorv328[16]
.sym 109705 $abc$35683$n6664
.sym 109708 basesoc_picorv328[17]
.sym 109709 $abc$35683$n6665
.sym 109712 basesoc_picorv328[18]
.sym 109713 $abc$35683$n6666
.sym 109716 basesoc_picorv328[19]
.sym 109717 $abc$35683$n6667
.sym 109720 basesoc_picorv328[20]
.sym 109721 $abc$35683$n6668
.sym 109724 basesoc_picorv328[21]
.sym 109725 $abc$35683$n6669
.sym 109728 basesoc_picorv328[22]
.sym 109729 $abc$35683$n6670
.sym 109732 basesoc_picorv328[23]
.sym 109733 $abc$35683$n6671
.sym 109736 basesoc_picorv328[24]
.sym 109737 $abc$35683$n6672
.sym 109740 basesoc_picorv328[25]
.sym 109741 $abc$35683$n6673
.sym 109744 basesoc_picorv328[26]
.sym 109745 $abc$35683$n6674
.sym 109748 basesoc_picorv328[27]
.sym 109749 $abc$35683$n6675
.sym 109752 basesoc_picorv328[28]
.sym 109753 $abc$35683$n6676
.sym 109756 basesoc_picorv328[29]
.sym 109757 $abc$35683$n6646
.sym 109760 basesoc_picorv328[30]
.sym 109761 $abc$35683$n6647
.sym 109764 basesoc_picorv328[31]
.sym 109765 $abc$35683$n6677
.sym 109768 $PACKER_VCC_NET
.sym 109770 $nextpnr_ICESTORM_LC_0$I3
.sym 109771 picorv32.is_slti_blt_slt
.sym 109772 picorv32.instr_bge
.sym 109773 picorv32.instr_beq
.sym 109774 $nextpnr_ICESTORM_LC_0$COUT
.sym 109775 basesoc_picorv327[25]
.sym 109779 basesoc_picorv327[3]
.sym 109783 picorv32.instr_bge
.sym 109784 picorv32.is_slti_blt_slt
.sym 109785 $abc$35683$n3143
.sym 109786 $abc$35683$n3169
.sym 109787 picorv32.decoded_imm[26]
.sym 109788 $abc$35683$n3622_1
.sym 109789 $abc$35683$n3051
.sym 109791 basesoc_picorv327[24]
.sym 109795 basesoc_picorv327[28]
.sym 109799 basesoc_picorv327[9]
.sym 109803 basesoc_picorv327[5]
.sym 109804 basesoc_picorv323[5]
.sym 109805 $abc$35683$n3154
.sym 109806 $abc$35683$n3157
.sym 109807 basesoc_picorv327[0]
.sym 109808 basesoc_picorv323[0]
.sym 109809 basesoc_picorv327[6]
.sym 109810 basesoc_picorv323[6]
.sym 109811 basesoc_picorv327[12]
.sym 109812 basesoc_picorv328[12]
.sym 109815 basesoc_picorv327[5]
.sym 109819 basesoc_picorv327[8]
.sym 109823 basesoc_picorv327[3]
.sym 109824 $abc$35683$n3879
.sym 109825 $abc$35683$n3895
.sym 109826 $abc$35683$n3896
.sym 109827 basesoc_picorv327[10]
.sym 109831 $abc$35683$n4216
.sym 109832 $abc$35683$n3367_1
.sym 109833 $abc$35683$n3899
.sym 109834 $abc$35683$n3897
.sym 109835 basesoc_picorv327[4]
.sym 109836 $abc$35683$n4217
.sym 109837 $abc$35683$n3373
.sym 109838 picorv32.cpu_state[5]
.sym 109839 basesoc_picorv327[3]
.sym 109840 $abc$35683$n4216
.sym 109841 $abc$35683$n3373
.sym 109842 picorv32.cpu_state[5]
.sym 109843 basesoc_picorv327[9]
.sym 109844 $abc$35683$n4222
.sym 109845 $abc$35683$n3373
.sym 109846 picorv32.cpu_state[5]
.sym 109847 $abc$35683$n3943
.sym 109848 $abc$35683$n5450
.sym 109849 $abc$35683$n3946_1
.sym 109851 basesoc_picorv327[10]
.sym 109852 $abc$35683$n4223
.sym 109853 $abc$35683$n3373
.sym 109854 picorv32.cpu_state[5]
.sym 109855 basesoc_picorv327[2]
.sym 109856 $abc$35683$n3879
.sym 109857 $abc$35683$n3887
.sym 109858 $abc$35683$n3888
.sym 109859 $abc$35683$n3367_1
.sym 109860 $abc$35683$n4223
.sym 109861 $abc$35683$n3879
.sym 109862 basesoc_picorv327[10]
.sym 109863 basesoc_picorv327[18]
.sym 109864 $abc$35683$n4231
.sym 109865 $abc$35683$n3373
.sym 109866 picorv32.cpu_state[5]
.sym 109867 basesoc_picorv327[31]
.sym 109871 basesoc_picorv327[0]
.sym 109872 $abc$35683$n4213
.sym 109873 $abc$35683$n3373
.sym 109874 picorv32.cpu_state[5]
.sym 109875 basesoc_picorv327[18]
.sym 109876 $abc$35683$n3879
.sym 109877 $abc$35683$n3996
.sym 109878 $abc$35683$n3997_1
.sym 109879 basesoc_picorv327[22]
.sym 109880 $abc$35683$n4235
.sym 109881 $abc$35683$n3373
.sym 109882 picorv32.cpu_state[5]
.sym 109883 $abc$35683$n4231
.sym 109884 $abc$35683$n3367_1
.sym 109885 $abc$35683$n4000_1
.sym 109886 $abc$35683$n3998
.sym 109887 basesoc_picorv327[31]
.sym 109888 $abc$35683$n4244
.sym 109889 $abc$35683$n3373
.sym 109890 picorv32.cpu_state[5]
.sym 109891 picorv32.mem_do_prefetch
.sym 109892 $abc$35683$n2896
.sym 109893 picorv32.mem_do_rdata
.sym 109895 $abc$35683$n4479
.sym 109896 $abc$35683$n3023
.sym 109899 $abc$35683$n3878
.sym 109900 basesoc_picorv327[19]
.sym 109901 $abc$35683$n4001
.sym 109902 $abc$35683$n3056_1
.sym 109903 $abc$35683$n3366
.sym 109904 $abc$35683$n3367_1
.sym 109907 basesoc_picorv327[6]
.sym 109908 $abc$35683$n4219
.sym 109909 $abc$35683$n3373
.sym 109910 picorv32.cpu_state[5]
.sym 109911 $abc$35683$n4479
.sym 109915 basesoc_picorv327[1]
.sym 109916 $abc$35683$n4214
.sym 109917 $abc$35683$n3373
.sym 109918 picorv32.cpu_state[5]
.sym 109919 $abc$35683$n3366
.sym 109920 $abc$35683$n232
.sym 109921 $abc$35683$n3367_1
.sym 109923 $abc$35683$n4219
.sym 109924 $abc$35683$n3367_1
.sym 109925 $abc$35683$n3919
.sym 109926 $abc$35683$n3917
.sym 109927 basesoc_picorv327[19]
.sym 109928 basesoc_picorv327[18]
.sym 109929 basesoc_picorv323[0]
.sym 109931 basesoc_picorv327[6]
.sym 109932 $abc$35683$n3879
.sym 109933 $abc$35683$n3915_1
.sym 109934 $abc$35683$n3916
.sym 109935 basesoc_picorv327[17]
.sym 109936 basesoc_picorv327[16]
.sym 109937 basesoc_picorv323[0]
.sym 109939 $abc$35683$n2891_1
.sym 109940 basesoc_picorv327[2]
.sym 109943 $abc$35683$n2891_1
.sym 109944 basesoc_picorv327[17]
.sym 109947 $abc$35683$n3878
.sym 109948 basesoc_picorv327[31]
.sym 109949 $abc$35683$n4083_1
.sym 109950 $abc$35683$n3056_1
.sym 109951 $abc$35683$n2891_1
.sym 109952 basesoc_picorv327[29]
.sym 109955 $abc$35683$n3878
.sym 109956 basesoc_picorv327[4]
.sym 109957 $abc$35683$n3900
.sym 109958 $abc$35683$n3056_1
.sym 109959 $abc$35683$n4248
.sym 109960 $abc$35683$n4229_1
.sym 109961 basesoc_picorv323[1]
.sym 109963 $abc$35683$n4230_1
.sym 109964 $abc$35683$n4229_1
.sym 109965 basesoc_picorv323[1]
.sym 109967 basesoc_picorv327[15]
.sym 109968 basesoc_picorv327[14]
.sym 109969 basesoc_picorv323[0]
.sym 109971 basesoc_picorv327[13]
.sym 109972 basesoc_picorv327[12]
.sym 109973 basesoc_picorv323[0]
.sym 109975 $abc$35683$n4242_1
.sym 109976 $abc$35683$n4227_1
.sym 109977 basesoc_picorv323[3]
.sym 109979 $abc$35683$n4247_1
.sym 109980 $abc$35683$n4245
.sym 109981 basesoc_picorv323[1]
.sym 109983 $abc$35683$n4249_1
.sym 109984 $abc$35683$n4242_1
.sym 109985 basesoc_picorv323[3]
.sym 109987 $abc$35683$n4248
.sym 109988 $abc$35683$n4247_1
.sym 109989 basesoc_picorv323[1]
.sym 109991 $abc$35683$n4231_1
.sym 109992 $abc$35683$n4228_1
.sym 109993 basesoc_picorv323[2]
.sym 109995 $abc$35683$n4246_1
.sym 109996 $abc$35683$n4250_1
.sym 109997 basesoc_picorv323[2]
.sym 109998 $abc$35683$n5460
.sym 110003 $abc$35683$n4246_1
.sym 110004 $abc$35683$n4228_1
.sym 110005 basesoc_picorv323[2]
.sym 110007 $abc$35683$n4305
.sym 110008 $abc$35683$n4304_1
.sym 110009 basesoc_picorv323[2]
.sym 110011 $abc$35683$n4307_1
.sym 110012 $abc$35683$n4305
.sym 110013 basesoc_picorv323[2]
.sym 110015 $abc$35683$n4246_1
.sym 110016 $abc$35683$n4243_1
.sym 110017 basesoc_picorv323[2]
.sym 110019 $abc$35683$n4243_1
.sym 110020 $abc$35683$n4228_1
.sym 110021 basesoc_picorv323[2]
.sym 110022 basesoc_picorv323[3]
.sym 110032 $PACKER_VCC_NET
.sym 110033 basesoc_uart_phy_tx_bitcount[0]
.sym 110043 $abc$35683$n2727
.sym 110044 $abc$35683$n6139
.sym 110047 $abc$35683$n3206
.sym 110048 $abc$35683$n3203
.sym 110049 $abc$35683$n2721
.sym 110067 basesoc_uart_tx_fifo_do_read
.sym 110068 basesoc_uart_tx_fifo_consume[0]
.sym 110069 sys_rst
.sym 110083 basesoc_uart_tx_fifo_consume[1]
.sym 110151 $abc$35683$n3344
.sym 110152 spiflash_bus_dat_r[16]
.sym 110159 spiflash_bus_dat_r[18]
.sym 110160 array_muxed0[1]
.sym 110161 $abc$35683$n3344
.sym 110163 spiflash_bus_dat_r[17]
.sym 110164 array_muxed0[0]
.sym 110165 $abc$35683$n3344
.sym 110171 spiflash_bus_dat_r[19]
.sym 110172 array_muxed0[2]
.sym 110173 $abc$35683$n3344
.sym 110175 $abc$35683$n3344
.sym 110176 spiflash_bus_dat_r[31]
.sym 110179 spiflash_bus_dat_r[20]
.sym 110180 array_muxed0[3]
.sym 110181 $abc$35683$n3344
.sym 110183 picorv32.mem_rdata_latched[10]
.sym 110187 picorv32.is_sb_sh_sw
.sym 110188 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 110189 picorv32.mem_rdata_q[9]
.sym 110203 picorv32.mem_rdata_latched[9]
.sym 110211 $abc$35683$n95
.sym 110212 $abc$35683$n3296
.sym 110215 slave_sel_r[1]
.sym 110216 spiflash_bus_dat_r[17]
.sym 110217 $abc$35683$n2831
.sym 110218 $abc$35683$n2978_1
.sym 110219 sys_rst
.sym 110220 basesoc_counter[1]
.sym 110223 spiflash_bus_dat_r[24]
.sym 110224 slave_sel_r[1]
.sym 110225 $abc$35683$n2831
.sym 110226 $abc$35683$n3410
.sym 110227 picorv32.is_sb_sh_sw
.sym 110228 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 110229 picorv32.mem_rdata_q[10]
.sym 110231 slave_sel_r[1]
.sym 110232 spiflash_bus_dat_r[16]
.sym 110233 $abc$35683$n2831
.sym 110234 $abc$35683$n2969
.sym 110235 slave_sel_r[1]
.sym 110236 spiflash_bus_dat_r[21]
.sym 110237 $abc$35683$n2831
.sym 110238 $abc$35683$n3423_1
.sym 110239 basesoc_counter[0]
.sym 110240 basesoc_counter[1]
.sym 110243 picorv32.mem_rdata_q[10]
.sym 110244 $abc$35683$n3811
.sym 110245 $abc$35683$n2898_1
.sym 110247 picorv32.instr_jal
.sym 110248 picorv32.decoded_imm_uj[4]
.sym 110249 $abc$35683$n3074
.sym 110251 picorv32.mem_rdata_q[23]
.sym 110252 $abc$35683$n2864
.sym 110253 $abc$35683$n3072
.sym 110255 picorv32.mem_rdata_q[16]
.sym 110256 $abc$35683$n2968
.sym 110257 $abc$35683$n2898_1
.sym 110259 picorv32.mem_rdata_q[21]
.sym 110260 $abc$35683$n3422
.sym 110261 $abc$35683$n2898_1
.sym 110263 $abc$35683$n2832_1
.sym 110264 $abc$35683$n2836
.sym 110265 $abc$35683$n2837
.sym 110267 picorv32.mem_rdata_q[22]
.sym 110268 $abc$35683$n3418
.sym 110269 $abc$35683$n2898_1
.sym 110271 slave_sel_r[1]
.sym 110272 spiflash_bus_dat_r[18]
.sym 110273 $abc$35683$n2831
.sym 110274 $abc$35683$n2982
.sym 110275 slave_sel_r[1]
.sym 110276 spiflash_bus_dat_r[20]
.sym 110277 $abc$35683$n2831
.sym 110278 $abc$35683$n3414_1
.sym 110279 picorv32.mem_rdata_q[22]
.sym 110280 $abc$35683$n2864
.sym 110281 $abc$35683$n3069_1
.sym 110283 picorv32.instr_auipc
.sym 110284 picorv32.instr_lui
.sym 110285 picorv32.mem_rdata_q[23]
.sym 110286 $abc$35683$n3087
.sym 110287 picorv32.instr_auipc
.sym 110288 picorv32.instr_lui
.sym 110289 picorv32.mem_rdata_q[22]
.sym 110290 $abc$35683$n3087
.sym 110291 picorv32.mem_rdata_q[20]
.sym 110292 $abc$35683$n3413
.sym 110293 $abc$35683$n2898_1
.sym 110295 picorv32.mem_rdata_q[18]
.sym 110296 $abc$35683$n2981
.sym 110297 $abc$35683$n2898_1
.sym 110299 $abc$35683$n2864
.sym 110300 picorv32.mem_rdata_q[20]
.sym 110301 $abc$35683$n3063
.sym 110303 picorv32.instr_auipc
.sym 110304 picorv32.instr_lui
.sym 110305 picorv32.mem_rdata_q[16]
.sym 110306 $abc$35683$n3087
.sym 110307 picorv32.mem_rdata_q[7]
.sym 110308 picorv32.is_sb_sh_sw
.sym 110309 picorv32.instr_jal
.sym 110310 picorv32.decoded_imm_uj[0]
.sym 110311 picorv32.mem_rdata_latched[16]
.sym 110315 picorv32.mem_rdata_latched[7]
.sym 110319 picorv32.mem_rdata_q[7]
.sym 110320 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 110321 picorv32.instr_jal
.sym 110322 picorv32.decoded_imm_uj[11]
.sym 110323 picorv32.mem_rdata_latched[21]
.sym 110327 picorv32.mem_rdata_latched[25]
.sym 110331 picorv32.mem_rdata_latched[24]
.sym 110335 picorv32.instr_auipc
.sym 110336 picorv32.instr_lui
.sym 110337 picorv32.mem_rdata_q[21]
.sym 110338 $abc$35683$n3087
.sym 110339 picorv32.mem_rdata_latched[22]
.sym 110343 picorv32.instr_jal
.sym 110344 picorv32.decoded_imm_uj[3]
.sym 110345 $abc$35683$n3071_1
.sym 110347 picorv32.decoded_imm_uj[20]
.sym 110348 picorv32.instr_jal
.sym 110349 $abc$35683$n3085_1
.sym 110350 $abc$35683$n3103
.sym 110351 picorv32.decoded_imm_uj[21]
.sym 110352 picorv32.instr_jal
.sym 110353 $abc$35683$n3085_1
.sym 110354 $abc$35683$n3105_1
.sym 110355 picorv32.decoded_imm_uj[16]
.sym 110356 picorv32.instr_jal
.sym 110357 $abc$35683$n3085_1
.sym 110358 $abc$35683$n3095
.sym 110359 picorv32.instr_auipc
.sym 110360 picorv32.instr_lui
.sym 110361 picorv32.mem_rdata_q[20]
.sym 110362 $abc$35683$n3087
.sym 110363 picorv32.is_sb_sh_sw
.sym 110364 $abc$35683$n2864
.sym 110365 picorv32.mem_rdata_q[31]
.sym 110366 $abc$35683$n3083
.sym 110367 picorv32.instr_jal
.sym 110368 picorv32.decoded_imm_uj[2]
.sym 110369 $abc$35683$n3068
.sym 110371 picorv32.decoded_imm_uj[22]
.sym 110372 picorv32.instr_jal
.sym 110373 $abc$35683$n3085_1
.sym 110374 $abc$35683$n3107
.sym 110379 picorv32.instr_auipc
.sym 110380 picorv32.instr_lui
.sym 110381 picorv32.mem_rdata_q[13]
.sym 110382 $abc$35683$n3087
.sym 110383 picorv32.instr_auipc
.sym 110384 picorv32.instr_lui
.sym 110385 picorv32.mem_rdata_q[25]
.sym 110386 $abc$35683$n3087
.sym 110387 picorv32.instr_auipc
.sym 110388 picorv32.instr_lui
.sym 110389 picorv32.mem_rdata_q[29]
.sym 110390 $abc$35683$n3087
.sym 110391 $abc$35683$n3021
.sym 110392 picorv32.cpu_state[2]
.sym 110395 $abc$35683$n2977
.sym 110396 $abc$35683$n3522
.sym 110397 picorv32.latched_is_lu
.sym 110399 picorv32.irq_state[0]
.sym 110400 $abc$35683$n3127
.sym 110401 picorv32.irq_active
.sym 110402 picorv32.cpu_state[0]
.sym 110403 picorv32.instr_retirq
.sym 110404 picorv32.cpu_state[2]
.sym 110427 picorv32.cpu_state[0]
.sym 110428 $abc$35683$n2997_1
.sym 110429 $abc$35683$n3043
.sym 110430 $abc$35683$n232
.sym 110431 basesoc_picorv328[11]
.sym 110432 basesoc_picorv323[3]
.sym 110433 picorv32.mem_wordsize[1]
.sym 110435 picorv32.irq_active
.sym 110439 picorv32.mem_do_rdata
.sym 110440 picorv32.mem_do_wdata
.sym 110441 picorv32.mem_do_rinst
.sym 110442 $abc$35683$n2904_1
.sym 110443 picorv32.cpu_state[1]
.sym 110447 $abc$35683$n3642
.sym 110448 $abc$35683$n2997_1
.sym 110449 $abc$35683$n3044
.sym 110450 picorv32.cpu_state[0]
.sym 110451 $abc$35683$n3044
.sym 110452 picorv32.decoder_trigger
.sym 110455 picorv32.do_waitirq
.sym 110456 picorv32.decoder_trigger
.sym 110457 picorv32.instr_waitirq
.sym 110459 $abc$35683$n2998
.sym 110460 $abc$35683$n4869
.sym 110463 $abc$35683$n2999
.sym 110464 picorv32.irq_delay
.sym 110465 picorv32.irq_active
.sym 110466 picorv32.decoder_trigger
.sym 110467 $abc$35683$n2997_1
.sym 110468 $abc$35683$n3642
.sym 110469 $abc$35683$n3044
.sym 110470 picorv32.cpu_state[0]
.sym 110471 $abc$35683$n3021
.sym 110472 picorv32.cpu_state[3]
.sym 110475 $abc$35683$n232
.sym 110476 picorv32.cpu_state[0]
.sym 110479 $abc$35683$n2882
.sym 110480 $abc$35683$n3368
.sym 110481 picorv32.cpu_state[2]
.sym 110482 picorv32.latched_store
.sym 110483 picorv32.cpu_state[0]
.sym 110484 picorv32.cpu_state[1]
.sym 110485 picorv32.cpu_state[2]
.sym 110486 picorv32.cpu_state[4]
.sym 110487 basesoc_picorv328[10]
.sym 110491 $abc$35683$n4258_1
.sym 110492 basesoc_picorv327[10]
.sym 110493 basesoc_picorv328[10]
.sym 110495 $abc$35683$n3141
.sym 110496 $abc$35683$n4124
.sym 110497 $abc$35683$n5456
.sym 110498 $abc$35683$n5457
.sym 110499 $abc$35683$n4259_1
.sym 110500 $abc$35683$n4260
.sym 110501 basesoc_picorv327[10]
.sym 110502 basesoc_picorv328[10]
.sym 110503 $abc$35683$n4747
.sym 110504 $abc$35683$n4748
.sym 110505 picorv32.instr_sub
.sym 110506 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 110507 $abc$35683$n4753
.sym 110508 $abc$35683$n4754
.sym 110509 picorv32.instr_sub
.sym 110510 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 110511 basesoc_we
.sym 110512 $abc$35683$n2870
.sym 110513 $abc$35683$n2873_1
.sym 110514 sys_rst
.sym 110515 $abc$35683$n4765
.sym 110516 $abc$35683$n4766
.sym 110517 picorv32.instr_sub
.sym 110518 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 110519 $abc$35683$n4759
.sym 110520 $abc$35683$n4760
.sym 110521 picorv32.instr_sub
.sym 110522 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 110523 picorv32.cpu_state[1]
.sym 110524 picorv32.mem_do_prefetch
.sym 110525 $abc$35683$n2896
.sym 110526 $abc$35683$n3369_1
.sym 110527 $abc$35683$n4744
.sym 110528 $abc$35683$n4745
.sym 110529 picorv32.instr_sub
.sym 110530 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 110531 $abc$35683$n4473
.sym 110532 $abc$35683$n3001
.sym 110533 $abc$35683$n3141
.sym 110534 $abc$35683$n3667_1
.sym 110536 basesoc_picorv323[0]
.sym 110537 basesoc_picorv327[0]
.sym 110540 basesoc_picorv323[1]
.sym 110541 basesoc_picorv327[1]
.sym 110542 $auto$alumacc.cc:474:replace_alu$5972.C[1]
.sym 110544 basesoc_picorv323[2]
.sym 110545 basesoc_picorv327[2]
.sym 110546 $auto$alumacc.cc:474:replace_alu$5972.C[2]
.sym 110548 basesoc_picorv323[3]
.sym 110549 basesoc_picorv327[3]
.sym 110550 $auto$alumacc.cc:474:replace_alu$5972.C[3]
.sym 110552 basesoc_picorv323[4]
.sym 110553 basesoc_picorv327[4]
.sym 110554 $auto$alumacc.cc:474:replace_alu$5972.C[4]
.sym 110556 basesoc_picorv323[5]
.sym 110557 basesoc_picorv327[5]
.sym 110558 $auto$alumacc.cc:474:replace_alu$5972.C[5]
.sym 110560 basesoc_picorv323[6]
.sym 110561 basesoc_picorv327[6]
.sym 110562 $auto$alumacc.cc:474:replace_alu$5972.C[6]
.sym 110564 basesoc_picorv323[7]
.sym 110565 basesoc_picorv327[7]
.sym 110566 $auto$alumacc.cc:474:replace_alu$5972.C[7]
.sym 110568 basesoc_picorv328[8]
.sym 110569 basesoc_picorv327[8]
.sym 110570 $auto$alumacc.cc:474:replace_alu$5972.C[8]
.sym 110572 basesoc_picorv328[9]
.sym 110573 basesoc_picorv327[9]
.sym 110574 $auto$alumacc.cc:474:replace_alu$5972.C[9]
.sym 110576 basesoc_picorv328[10]
.sym 110577 basesoc_picorv327[10]
.sym 110578 $auto$alumacc.cc:474:replace_alu$5972.C[10]
.sym 110580 basesoc_picorv328[11]
.sym 110581 basesoc_picorv327[11]
.sym 110582 $auto$alumacc.cc:474:replace_alu$5972.C[11]
.sym 110584 basesoc_picorv328[12]
.sym 110585 basesoc_picorv327[12]
.sym 110586 $auto$alumacc.cc:474:replace_alu$5972.C[12]
.sym 110588 basesoc_picorv328[13]
.sym 110589 basesoc_picorv327[13]
.sym 110590 $auto$alumacc.cc:474:replace_alu$5972.C[13]
.sym 110592 basesoc_picorv328[14]
.sym 110593 basesoc_picorv327[14]
.sym 110594 $auto$alumacc.cc:474:replace_alu$5972.C[14]
.sym 110596 basesoc_picorv328[15]
.sym 110597 basesoc_picorv327[15]
.sym 110598 $auto$alumacc.cc:474:replace_alu$5972.C[15]
.sym 110600 basesoc_picorv328[16]
.sym 110601 basesoc_picorv327[16]
.sym 110602 $auto$alumacc.cc:474:replace_alu$5972.C[16]
.sym 110604 basesoc_picorv328[17]
.sym 110605 basesoc_picorv327[17]
.sym 110606 $auto$alumacc.cc:474:replace_alu$5972.C[17]
.sym 110608 basesoc_picorv328[18]
.sym 110609 basesoc_picorv327[18]
.sym 110610 $auto$alumacc.cc:474:replace_alu$5972.C[18]
.sym 110612 basesoc_picorv328[19]
.sym 110613 basesoc_picorv327[19]
.sym 110614 $auto$alumacc.cc:474:replace_alu$5972.C[19]
.sym 110616 basesoc_picorv328[20]
.sym 110617 basesoc_picorv327[20]
.sym 110618 $auto$alumacc.cc:474:replace_alu$5972.C[20]
.sym 110620 basesoc_picorv328[21]
.sym 110621 basesoc_picorv327[21]
.sym 110622 $auto$alumacc.cc:474:replace_alu$5972.C[21]
.sym 110624 basesoc_picorv328[22]
.sym 110625 basesoc_picorv327[22]
.sym 110626 $auto$alumacc.cc:474:replace_alu$5972.C[22]
.sym 110628 basesoc_picorv328[23]
.sym 110629 basesoc_picorv327[23]
.sym 110630 $auto$alumacc.cc:474:replace_alu$5972.C[23]
.sym 110632 basesoc_picorv328[24]
.sym 110633 basesoc_picorv327[24]
.sym 110634 $auto$alumacc.cc:474:replace_alu$5972.C[24]
.sym 110636 basesoc_picorv328[25]
.sym 110637 basesoc_picorv327[25]
.sym 110638 $auto$alumacc.cc:474:replace_alu$5972.C[25]
.sym 110640 basesoc_picorv328[26]
.sym 110641 basesoc_picorv327[26]
.sym 110642 $auto$alumacc.cc:474:replace_alu$5972.C[26]
.sym 110644 basesoc_picorv328[27]
.sym 110645 basesoc_picorv327[27]
.sym 110646 $auto$alumacc.cc:474:replace_alu$5972.C[27]
.sym 110648 basesoc_picorv328[28]
.sym 110649 basesoc_picorv327[28]
.sym 110650 $auto$alumacc.cc:474:replace_alu$5972.C[28]
.sym 110652 basesoc_picorv328[29]
.sym 110653 basesoc_picorv327[29]
.sym 110654 $auto$alumacc.cc:474:replace_alu$5972.C[29]
.sym 110656 basesoc_picorv328[30]
.sym 110657 basesoc_picorv327[30]
.sym 110658 $auto$alumacc.cc:474:replace_alu$5972.C[30]
.sym 110660 basesoc_picorv328[31]
.sym 110661 basesoc_picorv327[31]
.sym 110662 $auto$alumacc.cc:474:replace_alu$5972.C[31]
.sym 110663 basesoc_picorv327[12]
.sym 110667 basesoc_picorv327[20]
.sym 110671 basesoc_picorv327[13]
.sym 110675 basesoc_picorv327[11]
.sym 110679 basesoc_picorv327[23]
.sym 110683 $abc$35683$n4504
.sym 110684 $abc$35683$n4507
.sym 110685 $abc$35683$n4505_1
.sym 110687 basesoc_picorv327[14]
.sym 110691 basesoc_picorv327[15]
.sym 110695 picorv32.decoded_imm[16]
.sym 110696 $abc$35683$n3602_1
.sym 110697 $abc$35683$n3051
.sym 110699 picorv32.decoded_imm[31]
.sym 110700 $abc$35683$n3632
.sym 110701 $abc$35683$n3051
.sym 110703 basesoc_picorv327[16]
.sym 110707 picorv32.decoded_imm[25]
.sym 110708 $abc$35683$n3620
.sym 110709 $abc$35683$n3051
.sym 110711 $abc$35683$n3142
.sym 110712 picorv32.cpu_state[3]
.sym 110713 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 110715 basesoc_picorv327[19]
.sym 110719 basesoc_picorv327[17]
.sym 110723 basesoc_picorv327[21]
.sym 110727 $abc$35683$n4258_1
.sym 110728 $abc$35683$n3155
.sym 110729 $abc$35683$n4445
.sym 110730 $abc$35683$n4444_1
.sym 110731 $abc$35683$n4259_1
.sym 110732 $abc$35683$n4260
.sym 110733 basesoc_picorv327[16]
.sym 110734 basesoc_picorv328[16]
.sym 110735 $abc$35683$n3142
.sym 110736 picorv32.is_compare
.sym 110737 $abc$35683$n4224_1
.sym 110739 basesoc_picorv323[4]
.sym 110740 $abc$35683$n4226_1
.sym 110741 $abc$35683$n4442_1
.sym 110742 $abc$35683$n4443
.sym 110743 basesoc_picorv327[25]
.sym 110744 basesoc_picorv328[25]
.sym 110745 basesoc_picorv327[26]
.sym 110746 basesoc_picorv328[26]
.sym 110747 basesoc_picorv327[26]
.sym 110751 basesoc_picorv327[16]
.sym 110752 basesoc_picorv328[16]
.sym 110755 $abc$35683$n3155
.sym 110756 basesoc_picorv327[31]
.sym 110757 basesoc_picorv328[31]
.sym 110758 $abc$35683$n3156
.sym 110759 $abc$35683$n3987
.sym 110760 $abc$35683$n3056_1
.sym 110761 $abc$35683$n3983
.sym 110762 $abc$35683$n3984
.sym 110763 $abc$35683$n3368
.sym 110764 $abc$35683$n3369_1
.sym 110767 $abc$35683$n4225_1
.sym 110768 $abc$35683$n4261_1
.sym 110769 $abc$35683$n4263
.sym 110770 $abc$35683$n4262_1
.sym 110771 $abc$35683$n4258_1
.sym 110772 $abc$35683$n3149
.sym 110773 $abc$35683$n4417
.sym 110775 picorv32.cpu_state[5]
.sym 110776 picorv32.cpu_state[1]
.sym 110779 $abc$35683$n4259_1
.sym 110780 $abc$35683$n4260
.sym 110781 basesoc_picorv327[12]
.sym 110782 basesoc_picorv328[12]
.sym 110783 $abc$35683$n4259_1
.sym 110784 $abc$35683$n4260
.sym 110785 basesoc_picorv327[0]
.sym 110786 basesoc_picorv323[0]
.sym 110787 picorv32.cpu_state[0]
.sym 110788 picorv32.cpu_state[2]
.sym 110789 picorv32.cpu_state[3]
.sym 110790 picorv32.cpu_state[4]
.sym 110791 $abc$35683$n3913
.sym 110792 $abc$35683$n3056_1
.sym 110793 $abc$35683$n3909_1
.sym 110794 $abc$35683$n3910
.sym 110795 basesoc_picorv327[8]
.sym 110796 $abc$35683$n3879
.sym 110797 $abc$35683$n3929
.sym 110798 $abc$35683$n3930
.sym 110799 basesoc_picorv327[12]
.sym 110800 $abc$35683$n4225
.sym 110801 $abc$35683$n3373
.sym 110802 picorv32.cpu_state[5]
.sym 110803 picorv32.is_lui_auipc_jal
.sym 110804 picorv32.cpuregs_rs1[18]
.sym 110805 $abc$35683$n3999
.sym 110806 picorv32.cpu_state[2]
.sym 110807 basesoc_picorv327[2]
.sym 110808 $abc$35683$n4215
.sym 110809 $abc$35683$n3373
.sym 110810 picorv32.cpu_state[5]
.sym 110811 basesoc_picorv327[12]
.sym 110812 $abc$35683$n3879
.sym 110813 $abc$35683$n3956_1
.sym 110814 $abc$35683$n3957_1
.sym 110815 basesoc_picorv327[5]
.sym 110816 $abc$35683$n4218
.sym 110817 $abc$35683$n3373
.sym 110818 picorv32.cpu_state[5]
.sym 110819 $abc$35683$n2891_1
.sym 110820 basesoc_picorv327[15]
.sym 110821 $abc$35683$n3878
.sym 110822 basesoc_picorv327[17]
.sym 110823 picorv32.reg_pc[31]
.sym 110824 $abc$35683$n3891
.sym 110825 picorv32.is_lui_auipc_jal
.sym 110826 picorv32.cpuregs_rs1[31]
.sym 110827 $abc$35683$n4230
.sym 110828 $abc$35683$n3367_1
.sym 110829 $abc$35683$n3993
.sym 110830 $abc$35683$n3991_1
.sym 110831 basesoc_picorv327[17]
.sym 110832 $abc$35683$n3879
.sym 110833 $abc$35683$n3989
.sym 110834 $abc$35683$n3990
.sym 110835 picorv32.is_lui_auipc_jal
.sym 110836 picorv32.cpuregs_rs1[17]
.sym 110837 $abc$35683$n3992
.sym 110838 picorv32.cpu_state[2]
.sym 110839 basesoc_picorv327[8]
.sym 110840 $abc$35683$n4221
.sym 110841 $abc$35683$n3373
.sym 110842 picorv32.cpu_state[5]
.sym 110843 basesoc_picorv327[30]
.sym 110847 basesoc_picorv327[17]
.sym 110848 $abc$35683$n4230
.sym 110849 $abc$35683$n3373
.sym 110850 picorv32.cpu_state[5]
.sym 110851 picorv32.mem_do_prefetch
.sym 110852 $abc$35683$n2896
.sym 110853 picorv32.mem_do_wdata
.sym 110855 picorv32.is_lui_auipc_jal
.sym 110856 picorv32.cpu_state[2]
.sym 110857 picorv32.cpuregs_rs1[30]
.sym 110858 $abc$35683$n4082
.sym 110859 basesoc_picorv327[15]
.sym 110860 $abc$35683$n4228
.sym 110861 $abc$35683$n3373
.sym 110862 picorv32.cpu_state[5]
.sym 110863 basesoc_picorv327[23]
.sym 110864 $abc$35683$n3879
.sym 110865 $abc$35683$n4031
.sym 110866 $abc$35683$n4032
.sym 110867 basesoc_picorv327[25]
.sym 110868 $abc$35683$n4238
.sym 110869 $abc$35683$n3373
.sym 110870 picorv32.cpu_state[5]
.sym 110871 $abc$35683$n2891_1
.sym 110872 basesoc_picorv327[4]
.sym 110873 $abc$35683$n3878
.sym 110874 basesoc_picorv327[6]
.sym 110875 basesoc_picorv327[23]
.sym 110876 $abc$35683$n4236
.sym 110877 $abc$35683$n3373
.sym 110878 picorv32.cpu_state[5]
.sym 110879 basesoc_picorv327[14]
.sym 110880 $abc$35683$n4227
.sym 110881 $abc$35683$n3373
.sym 110882 picorv32.cpu_state[5]
.sym 110883 $abc$35683$n4236
.sym 110884 $abc$35683$n3367_1
.sym 110885 $abc$35683$n4035
.sym 110886 $abc$35683$n4033_1
.sym 110887 basesoc_picorv327[23]
.sym 110888 basesoc_picorv327[22]
.sym 110889 basesoc_picorv323[0]
.sym 110891 basesoc_picorv327[14]
.sym 110892 $abc$35683$n3879
.sym 110893 $abc$35683$n3970_1
.sym 110894 $abc$35683$n3971
.sym 110895 basesoc_picorv327[25]
.sym 110896 $abc$35683$n3879
.sym 110897 $abc$35683$n4045_1
.sym 110898 $abc$35683$n4046
.sym 110899 $abc$35683$n2891_1
.sym 110900 basesoc_picorv327[14]
.sym 110901 $abc$35683$n3878
.sym 110902 basesoc_picorv327[16]
.sym 110903 $abc$35683$n3981
.sym 110904 $abc$35683$n3056_1
.sym 110905 $abc$35683$n3977
.sym 110906 $abc$35683$n3978
.sym 110907 $abc$35683$n2891_1
.sym 110908 basesoc_picorv327[22]
.sym 110911 basesoc_picorv327[21]
.sym 110912 basesoc_picorv327[20]
.sym 110913 basesoc_picorv323[0]
.sym 110915 $abc$35683$n3878
.sym 110916 basesoc_picorv327[24]
.sym 110917 $abc$35683$n4036_1
.sym 110918 $abc$35683$n3056_1
.sym 110919 $abc$35683$n4232_1
.sym 110920 $abc$35683$n4230_1
.sym 110921 basesoc_picorv323[1]
.sym 110923 basesoc_picorv323[4]
.sym 110924 $abc$35683$n4387
.sym 110925 $abc$35683$n4442_1
.sym 110927 $abc$35683$n4238_1
.sym 110928 $abc$35683$n4235_1
.sym 110929 basesoc_picorv323[2]
.sym 110931 $abc$35683$n4241_1
.sym 110932 $abc$35683$n4226_1
.sym 110933 basesoc_picorv323[4]
.sym 110934 $abc$35683$n4256_1
.sym 110935 $abc$35683$n4387
.sym 110936 $abc$35683$n4386
.sym 110937 basesoc_picorv323[4]
.sym 110938 $abc$35683$n4256_1
.sym 110939 $abc$35683$n4234_1
.sym 110940 $abc$35683$n4227_1
.sym 110941 basesoc_picorv323[3]
.sym 110943 $abc$35683$n4233_1
.sym 110944 $abc$35683$n4232_1
.sym 110945 basesoc_picorv323[1]
.sym 110947 $abc$35683$n4295_1
.sym 110948 $abc$35683$n4234_1
.sym 110949 basesoc_picorv323[3]
.sym 110951 $abc$35683$n4235_1
.sym 110952 $abc$35683$n4231_1
.sym 110953 basesoc_picorv323[2]
.sym 110955 $abc$35683$n4295_1
.sym 110956 $abc$35683$n4238_1
.sym 110957 basesoc_picorv323[2]
.sym 110959 $abc$35683$n4308
.sym 110960 $abc$35683$n4307_1
.sym 110961 basesoc_picorv323[2]
.sym 110963 $abc$35683$n4306_1
.sym 110964 $abc$35683$n4303_1
.sym 110965 basesoc_picorv323[3]
.sym 110967 $abc$35683$n4311
.sym 110968 $abc$35683$n4308
.sym 110969 basesoc_picorv323[2]
.sym 110971 $abc$35683$n4344
.sym 110972 $abc$35683$n4342
.sym 110973 basesoc_picorv323[3]
.sym 110975 $abc$35683$n4343
.sym 110976 $abc$35683$n5461
.sym 110977 basesoc_picorv323[4]
.sym 110978 $abc$35683$n4256_1
.sym 110979 $abc$35683$n4345
.sym 110980 $abc$35683$n4344
.sym 110981 basesoc_picorv323[3]
.sym 111007 sys_rst
.sym 111008 $abc$35683$n2727
.sym 111011 basesoc_uart_phy_tx_reg[0]
.sym 111012 $abc$35683$n3206
.sym 111013 $abc$35683$n2727
.sym 111016 basesoc_uart_tx_fifo_consume[0]
.sym 111021 basesoc_uart_tx_fifo_consume[1]
.sym 111025 basesoc_uart_tx_fifo_consume[2]
.sym 111026 $auto$alumacc.cc:474:replace_alu$6008.C[2]
.sym 111029 basesoc_uart_tx_fifo_consume[3]
.sym 111030 $auto$alumacc.cc:474:replace_alu$6008.C[3]
.sym 111044 $PACKER_VCC_NET
.sym 111045 basesoc_uart_tx_fifo_consume[0]
.sym 111103 user_btn_n
.sym 111115 picorv32.mem_rdata_latched[9]
.sym 111143 spiflash_bus_dat_r[22]
.sym 111144 array_muxed0[5]
.sym 111145 $abc$35683$n3344
.sym 111147 spiflash_bus_dat_r[21]
.sym 111148 array_muxed0[4]
.sym 111149 $abc$35683$n3344
.sym 111151 spiflash_bus_dat_r[9]
.sym 111152 array_muxed0[8]
.sym 111153 $abc$35683$n3344
.sym 111155 spiflash_bus_dat_r[11]
.sym 111156 array_muxed0[10]
.sym 111157 $abc$35683$n3344
.sym 111159 spiflash_bus_dat_r[8]
.sym 111160 array_muxed0[7]
.sym 111161 $abc$35683$n3344
.sym 111163 spiflash_bus_dat_r[23]
.sym 111164 array_muxed0[6]
.sym 111165 $abc$35683$n3344
.sym 111167 picorv32.mem_rdata_q[9]
.sym 111168 $abc$35683$n3808
.sym 111169 $abc$35683$n2898_1
.sym 111171 spiflash_bus_dat_r[10]
.sym 111172 array_muxed0[9]
.sym 111173 $abc$35683$n3344
.sym 111175 slave_sel_r[1]
.sym 111176 spiflash_bus_dat_r[10]
.sym 111177 $abc$35683$n2831
.sym 111178 $abc$35683$n3812
.sym 111179 slave_sel_r[1]
.sym 111180 spiflash_bus_dat_r[22]
.sym 111181 $abc$35683$n2831
.sym 111182 $abc$35683$n3419_1
.sym 111183 slave_sel_r[1]
.sym 111184 spiflash_bus_dat_r[9]
.sym 111185 $abc$35683$n2831
.sym 111186 $abc$35683$n3809_1
.sym 111187 picorv32.mem_rdata_latched[10]
.sym 111191 $abc$35683$n2926_1
.sym 111192 $abc$35683$n2831
.sym 111193 $abc$35683$n3520_1
.sym 111195 slave_sel_r[1]
.sym 111196 spiflash_bus_dat_r[8]
.sym 111197 $abc$35683$n2831
.sym 111198 $abc$35683$n3806_1
.sym 111199 $abc$35683$n4522
.sym 111200 $abc$35683$n2977
.sym 111201 $abc$35683$n4530_1
.sym 111203 slave_sel_r[1]
.sym 111204 spiflash_bus_dat_r[11]
.sym 111205 $abc$35683$n2831
.sym 111206 $abc$35683$n3815
.sym 111207 $abc$35683$n2939_1
.sym 111208 $abc$35683$n3808
.sym 111209 basesoc_picorv327[1]
.sym 111211 $abc$35683$n3805
.sym 111212 $abc$35683$n3409
.sym 111213 basesoc_picorv327[1]
.sym 111215 $abc$35683$n2917_1
.sym 111216 $abc$35683$n2831
.sym 111217 $abc$35683$n3520_1
.sym 111219 $abc$35683$n2964
.sym 111220 $abc$35683$n3811
.sym 111221 picorv32.mem_wordsize[1]
.sym 111222 $abc$35683$n4582
.sym 111223 $abc$35683$n4522
.sym 111224 $abc$35683$n3413
.sym 111225 $abc$35683$n4557_1
.sym 111227 $abc$35683$n3808
.sym 111228 $abc$35683$n4528
.sym 111229 picorv32.mem_wordsize[1]
.sym 111230 picorv32.mem_wordsize[0]
.sym 111231 $abc$35683$n3805
.sym 111232 $abc$35683$n4519
.sym 111233 picorv32.mem_wordsize[1]
.sym 111234 picorv32.mem_wordsize[0]
.sym 111235 $abc$35683$n2909
.sym 111236 $abc$35683$n2831
.sym 111237 $abc$35683$n3520_1
.sym 111239 $abc$35683$n2831
.sym 111240 $abc$35683$n3802
.sym 111241 $abc$35683$n3803_1
.sym 111243 slave_sel_r[1]
.sym 111244 spiflash_bus_dat_r[12]
.sym 111245 $abc$35683$n2831
.sym 111246 $abc$35683$n3433
.sym 111247 picorv32.mem_rdata_latched[20]
.sym 111251 picorv32.mem_rdata_latched[18]
.sym 111255 $abc$35683$n2960
.sym 111256 $abc$35683$n3432
.sym 111257 basesoc_picorv327[1]
.sym 111258 basesoc_picorv327[0]
.sym 111259 $abc$35683$n3413
.sym 111260 $abc$35683$n3522
.sym 111261 picorv32.latched_is_lu
.sym 111263 picorv32.mem_rdata_latched[7]
.sym 111267 slave_sel_r[1]
.sym 111268 spiflash_bus_dat_r[15]
.sym 111269 $abc$35683$n2831
.sym 111270 $abc$35683$n2973
.sym 111271 picorv32.mem_rdata_q[7]
.sym 111272 $abc$35683$n3801_1
.sym 111273 $abc$35683$n2898_1
.sym 111275 $abc$35683$n2960
.sym 111276 $abc$35683$n3432
.sym 111277 picorv32.mem_wordsize[1]
.sym 111278 $abc$35683$n4582
.sym 111279 basesoc_picorv323[15]
.sym 111280 basesoc_picorv328[31]
.sym 111281 $abc$35683$n3522
.sym 111283 $abc$35683$n3522
.sym 111284 $abc$35683$n5466
.sym 111285 $abc$35683$n3801_1
.sym 111286 $abc$35683$n5467
.sym 111287 $abc$35683$n2943_1
.sym 111288 $abc$35683$n2972
.sym 111289 picorv32.mem_wordsize[1]
.sym 111290 $abc$35683$n4582
.sym 111291 basesoc_picorv323[7]
.sym 111295 picorv32.mem_wordsize[1]
.sym 111296 basesoc_picorv327[0]
.sym 111299 $abc$35683$n2972
.sym 111300 $abc$35683$n2943_1
.sym 111301 $abc$35683$n5466
.sym 111302 basesoc_picorv327[1]
.sym 111303 $abc$35683$n4592
.sym 111304 $abc$35683$n4590
.sym 111307 $abc$35683$n4589
.sym 111308 $abc$35683$n4643
.sym 111309 $abc$35683$n4715_1
.sym 111310 $abc$35683$n3369_1
.sym 111311 picorv32.latched_is_lh
.sym 111312 picorv32.latched_is_lu
.sym 111315 $abc$35683$n4616
.sym 111316 $abc$35683$n4589
.sym 111317 $abc$35683$n3369_1
.sym 111318 $abc$35683$n4618
.sym 111319 $abc$35683$n2960
.sym 111320 $abc$35683$n3522
.sym 111321 picorv32.latched_is_lu
.sym 111323 $abc$35683$n4617
.sym 111324 $abc$35683$n4590
.sym 111327 $abc$35683$n3427
.sym 111328 $abc$35683$n3522
.sym 111329 picorv32.latched_is_lu
.sym 111331 $abc$35683$n4591
.sym 111332 $abc$35683$n4589
.sym 111333 $abc$35683$n3369_1
.sym 111334 $abc$35683$n4593
.sym 111335 picorv32.mem_rdata_latched[31]
.sym 111339 $abc$35683$n4605
.sym 111340 $abc$35683$n4590
.sym 111341 $abc$35683$n4589
.sym 111342 $abc$35683$n3369_1
.sym 111343 picorv32.mem_rdata_latched[31]
.sym 111347 $abc$35683$n4589
.sym 111348 $abc$35683$n4643
.sym 111349 $abc$35683$n4686
.sym 111350 $abc$35683$n3369_1
.sym 111351 picorv32.mem_rdata_latched[31]
.sym 111355 $abc$35683$n4599
.sym 111356 $abc$35683$n4590
.sym 111359 $abc$35683$n4589
.sym 111360 $abc$35683$n4643
.sym 111361 $abc$35683$n4650_1
.sym 111362 $abc$35683$n3369_1
.sym 111363 picorv32.mem_rdata_latched[31]
.sym 111367 $abc$35683$n2939_1
.sym 111368 $abc$35683$n3522
.sym 111369 picorv32.latched_is_lu
.sym 111371 picorv32.reg_out[9]
.sym 111372 picorv32.alu_out_q[9]
.sym 111373 picorv32.latched_stalu
.sym 111375 picorv32.instr_jal
.sym 111376 $abc$35683$n3043
.sym 111379 picorv32.reg_out[17]
.sym 111380 picorv32.alu_out_q[17]
.sym 111381 picorv32.latched_stalu
.sym 111383 picorv32.instr_waitirq
.sym 111384 picorv32.decoder_trigger
.sym 111385 picorv32.instr_jal
.sym 111391 $abc$35683$n4589
.sym 111392 $abc$35683$n4598
.sym 111393 $abc$35683$n3369_1
.sym 111394 $abc$35683$n5470
.sym 111395 picorv32.reg_out[11]
.sym 111396 picorv32.alu_out_q[11]
.sym 111397 picorv32.latched_stalu
.sym 111399 $abc$35683$n3642
.sym 111400 picorv32.decoder_trigger
.sym 111401 $abc$35683$n3044
.sym 111402 $abc$35683$n2997_1
.sym 111403 basesoc_picorv323[15]
.sym 111407 basesoc_picorv323[8]
.sym 111411 basesoc_picorv323[5]
.sym 111415 basesoc_picorv328[15]
.sym 111416 basesoc_picorv323[7]
.sym 111417 picorv32.mem_wordsize[1]
.sym 111419 basesoc_picorv323[12]
.sym 111420 basesoc_picorv328[28]
.sym 111421 $abc$35683$n3522
.sym 111423 basesoc_picorv328[12]
.sym 111424 basesoc_picorv323[4]
.sym 111425 picorv32.mem_wordsize[1]
.sym 111427 basesoc_picorv328[12]
.sym 111431 basesoc_picorv323[5]
.sym 111435 picorv32.latched_stalu
.sym 111436 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 111437 picorv32.cpu_state[3]
.sym 111439 basesoc_picorv323[7]
.sym 111443 $abc$35683$n3642
.sym 111444 picorv32.instr_waitirq
.sym 111445 $abc$35683$n3045
.sym 111446 $abc$35683$n2997_1
.sym 111447 basesoc_picorv323[1]
.sym 111451 basesoc_picorv328[15]
.sym 111455 basesoc_picorv323[4]
.sym 111459 basesoc_picorv323[3]
.sym 111464 basesoc_picorv327[0]
.sym 111465 $abc$35683$n6678
.sym 111468 basesoc_picorv327[1]
.sym 111469 $abc$35683$n6679
.sym 111470 $auto$alumacc.cc:474:replace_alu$6020.C[1]
.sym 111472 basesoc_picorv327[2]
.sym 111473 $abc$35683$n6680
.sym 111474 $auto$alumacc.cc:474:replace_alu$6020.C[2]
.sym 111476 basesoc_picorv327[3]
.sym 111477 $abc$35683$n6681
.sym 111478 $auto$alumacc.cc:474:replace_alu$6020.C[3]
.sym 111480 basesoc_picorv327[4]
.sym 111481 $abc$35683$n6682
.sym 111482 $auto$alumacc.cc:474:replace_alu$6020.C[4]
.sym 111484 basesoc_picorv327[5]
.sym 111485 $abc$35683$n6683
.sym 111486 $auto$alumacc.cc:474:replace_alu$6020.C[5]
.sym 111488 basesoc_picorv327[6]
.sym 111489 $abc$35683$n6684
.sym 111490 $auto$alumacc.cc:474:replace_alu$6020.C[6]
.sym 111492 basesoc_picorv327[7]
.sym 111493 $abc$35683$n6685
.sym 111494 $auto$alumacc.cc:474:replace_alu$6020.C[7]
.sym 111496 basesoc_picorv327[8]
.sym 111497 $abc$35683$n6687
.sym 111498 $auto$alumacc.cc:474:replace_alu$6020.C[8]
.sym 111500 basesoc_picorv327[9]
.sym 111501 $abc$35683$n6689
.sym 111502 $auto$alumacc.cc:474:replace_alu$6020.C[9]
.sym 111504 basesoc_picorv327[10]
.sym 111505 $abc$35683$n6691
.sym 111506 $auto$alumacc.cc:474:replace_alu$6020.C[10]
.sym 111508 basesoc_picorv327[11]
.sym 111509 $abc$35683$n6693
.sym 111510 $auto$alumacc.cc:474:replace_alu$6020.C[11]
.sym 111512 basesoc_picorv327[12]
.sym 111513 $abc$35683$n6695
.sym 111514 $auto$alumacc.cc:474:replace_alu$6020.C[12]
.sym 111516 basesoc_picorv327[13]
.sym 111517 $abc$35683$n6697
.sym 111518 $auto$alumacc.cc:474:replace_alu$6020.C[13]
.sym 111520 basesoc_picorv327[14]
.sym 111521 $abc$35683$n6699
.sym 111522 $auto$alumacc.cc:474:replace_alu$6020.C[14]
.sym 111524 basesoc_picorv327[15]
.sym 111525 $abc$35683$n6701
.sym 111526 $auto$alumacc.cc:474:replace_alu$6020.C[15]
.sym 111528 basesoc_picorv327[16]
.sym 111529 $abc$35683$n6703
.sym 111530 $auto$alumacc.cc:474:replace_alu$6020.C[16]
.sym 111532 basesoc_picorv327[17]
.sym 111533 $abc$35683$n6705
.sym 111534 $auto$alumacc.cc:474:replace_alu$6020.C[17]
.sym 111536 basesoc_picorv327[18]
.sym 111537 $abc$35683$n6707
.sym 111538 $auto$alumacc.cc:474:replace_alu$6020.C[18]
.sym 111540 basesoc_picorv327[19]
.sym 111541 $abc$35683$n6709
.sym 111542 $auto$alumacc.cc:474:replace_alu$6020.C[19]
.sym 111544 basesoc_picorv327[20]
.sym 111545 $abc$35683$n6711
.sym 111546 $auto$alumacc.cc:474:replace_alu$6020.C[20]
.sym 111548 basesoc_picorv327[21]
.sym 111549 $abc$35683$n6713
.sym 111550 $auto$alumacc.cc:474:replace_alu$6020.C[21]
.sym 111552 basesoc_picorv327[22]
.sym 111553 $abc$35683$n6715
.sym 111554 $auto$alumacc.cc:474:replace_alu$6020.C[22]
.sym 111556 basesoc_picorv327[23]
.sym 111557 $abc$35683$n6717
.sym 111558 $auto$alumacc.cc:474:replace_alu$6020.C[23]
.sym 111560 basesoc_picorv327[24]
.sym 111561 $abc$35683$n6719
.sym 111562 $auto$alumacc.cc:474:replace_alu$6020.C[24]
.sym 111564 basesoc_picorv327[25]
.sym 111565 $abc$35683$n6721
.sym 111566 $auto$alumacc.cc:474:replace_alu$6020.C[25]
.sym 111568 basesoc_picorv327[26]
.sym 111569 $abc$35683$n6723
.sym 111570 $auto$alumacc.cc:474:replace_alu$6020.C[26]
.sym 111572 basesoc_picorv327[27]
.sym 111573 $abc$35683$n6725
.sym 111574 $auto$alumacc.cc:474:replace_alu$6020.C[27]
.sym 111576 basesoc_picorv327[28]
.sym 111577 $abc$35683$n6727
.sym 111578 $auto$alumacc.cc:474:replace_alu$6020.C[28]
.sym 111580 basesoc_picorv327[29]
.sym 111581 $abc$35683$n6729
.sym 111582 $auto$alumacc.cc:474:replace_alu$6020.C[29]
.sym 111584 basesoc_picorv327[30]
.sym 111585 $abc$35683$n6731
.sym 111586 $auto$alumacc.cc:474:replace_alu$6020.C[30]
.sym 111588 basesoc_picorv327[31]
.sym 111589 $abc$35683$n6733
.sym 111590 $auto$alumacc.cc:474:replace_alu$6020.C[31]
.sym 111591 $abc$35683$n4825
.sym 111592 $abc$35683$n4826
.sym 111593 picorv32.instr_sub
.sym 111594 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 111595 $abc$35683$n4831
.sym 111596 $abc$35683$n4832
.sym 111597 picorv32.instr_sub
.sym 111598 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 111599 $abc$35683$n4828
.sym 111600 $abc$35683$n4829
.sym 111601 picorv32.instr_sub
.sym 111602 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 111603 basesoc_picorv328[28]
.sym 111607 $abc$35683$n4473
.sym 111611 $abc$35683$n4822
.sym 111612 $abc$35683$n4823
.sym 111613 picorv32.instr_sub
.sym 111614 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 111615 $abc$35683$n4789
.sym 111616 $abc$35683$n4790
.sym 111617 picorv32.instr_sub
.sym 111618 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 111619 picorv32.do_waitirq
.sym 111620 picorv32.decoder_trigger
.sym 111621 picorv32.irq_state[0]
.sym 111622 $abc$35683$n5501
.sym 111623 $abc$35683$n4792
.sym 111624 $abc$35683$n4793
.sym 111625 picorv32.instr_sub
.sym 111626 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 111627 picorv32.decoder_pseudo_trigger
.sym 111628 picorv32.decoder_trigger
.sym 111631 basesoc_picorv328[27]
.sym 111635 $abc$35683$n232
.sym 111636 $abc$35683$n3141
.sym 111639 $abc$35683$n5502
.sym 111640 picorv32.cpu_state[0]
.sym 111641 $abc$35683$n5444
.sym 111642 $abc$35683$n3023
.sym 111643 basesoc_picorv328[18]
.sym 111647 basesoc_picorv328[30]
.sym 111651 $abc$35683$n4810
.sym 111652 $abc$35683$n4811
.sym 111653 picorv32.instr_sub
.sym 111654 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 111655 $abc$35683$n4259_1
.sym 111656 $abc$35683$n4260
.sym 111657 basesoc_picorv327[18]
.sym 111658 basesoc_picorv328[18]
.sym 111659 $abc$35683$n4258_1
.sym 111660 basesoc_picorv327[24]
.sym 111661 basesoc_picorv328[24]
.sym 111662 $abc$35683$n4482
.sym 111663 $abc$35683$n3141
.sym 111664 $abc$35683$n3378
.sym 111667 $abc$35683$n3023
.sym 111668 picorv32.cpu_state[0]
.sym 111669 picorv32.cpu_state[2]
.sym 111670 picorv32.cpu_state[4]
.sym 111671 $abc$35683$n4786
.sym 111672 $abc$35683$n4787
.sym 111673 picorv32.instr_sub
.sym 111674 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 111675 $abc$35683$n4258_1
.sym 111676 $abc$35683$n3167
.sym 111677 $abc$35683$n4454_1
.sym 111678 $abc$35683$n4453
.sym 111679 $abc$35683$n4480_1
.sym 111680 $abc$35683$n4483
.sym 111681 $abc$35683$n4481
.sym 111683 $abc$35683$n4259_1
.sym 111684 $abc$35683$n4260
.sym 111685 basesoc_picorv327[24]
.sym 111686 basesoc_picorv328[24]
.sym 111687 $abc$35683$n4258_1
.sym 111688 $abc$35683$n3151
.sym 111689 $abc$35683$n4502_1
.sym 111690 $abc$35683$n4501
.sym 111691 $abc$35683$n4738
.sym 111692 $abc$35683$n4739
.sym 111693 picorv32.instr_sub
.sym 111694 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 111696 basesoc_picorv327[0]
.sym 111697 $abc$35683$n6678
.sym 111698 $PACKER_VCC_NET
.sym 111699 $abc$35683$n4415
.sym 111700 basesoc_picorv323[4]
.sym 111701 $abc$35683$n4442_1
.sym 111702 $abc$35683$n4500_1
.sym 111703 basesoc_picorv323[0]
.sym 111707 basesoc_picorv323[4]
.sym 111708 $abc$35683$n4309_1
.sym 111709 $abc$35683$n4442_1
.sym 111710 $abc$35683$n4452_1
.sym 111712 basesoc_picorv323[0]
.sym 111713 basesoc_picorv327[0]
.sym 111715 $abc$35683$n4259_1
.sym 111716 $abc$35683$n4260
.sym 111717 basesoc_picorv327[28]
.sym 111718 basesoc_picorv328[28]
.sym 111719 $abc$35683$n4480
.sym 111723 picorv32.reg_pc[11]
.sym 111724 $abc$35683$n3891
.sym 111725 picorv32.cpu_state[2]
.sym 111726 $abc$35683$n3953_1
.sym 111727 picorv32.is_lui_auipc_jal
.sym 111728 picorv32.cpu_state[2]
.sym 111729 picorv32.cpuregs_rs1[5]
.sym 111730 $abc$35683$n3911
.sym 111731 picorv32.is_lui_auipc_jal
.sym 111732 picorv32.cpu_state[2]
.sym 111733 picorv32.cpuregs_rs1[24]
.sym 111735 $abc$35683$n3367_1
.sym 111736 $abc$35683$n4224
.sym 111737 $abc$35683$n3879
.sym 111738 basesoc_picorv327[11]
.sym 111739 $abc$35683$n3367_1
.sym 111740 $abc$35683$n4218
.sym 111741 $abc$35683$n3879
.sym 111742 basesoc_picorv327[5]
.sym 111743 $abc$35683$n4480
.sym 111744 $abc$35683$n3023
.sym 111747 picorv32.is_lui_auipc_jal
.sym 111748 picorv32.cpu_state[2]
.sym 111749 picorv32.cpuregs_rs1[11]
.sym 111750 $abc$35683$n3952_1
.sym 111751 basesoc_picorv327[13]
.sym 111752 $abc$35683$n4226
.sym 111753 $abc$35683$n3373
.sym 111754 picorv32.cpu_state[5]
.sym 111755 basesoc_picorv327[16]
.sym 111756 $abc$35683$n4229
.sym 111757 $abc$35683$n3373
.sym 111758 picorv32.cpu_state[5]
.sym 111759 $abc$35683$n4226
.sym 111760 $abc$35683$n3367_1
.sym 111761 $abc$35683$n3967_1
.sym 111762 $abc$35683$n3965
.sym 111763 $abc$35683$n3373
.sym 111764 picorv32.cpu_state[5]
.sym 111767 $abc$35683$n2891_1
.sym 111768 basesoc_picorv327[10]
.sym 111769 $abc$35683$n3878
.sym 111770 basesoc_picorv327[12]
.sym 111771 $abc$35683$n3954_1
.sym 111772 $abc$35683$n3056_1
.sym 111773 $abc$35683$n3950_1
.sym 111774 $abc$35683$n3951
.sym 111775 basesoc_picorv327[13]
.sym 111776 $abc$35683$n3879
.sym 111777 $abc$35683$n3963
.sym 111778 $abc$35683$n3964_1
.sym 111779 basesoc_picorv327[11]
.sym 111780 $abc$35683$n4224
.sym 111781 $abc$35683$n3373
.sym 111782 picorv32.cpu_state[5]
.sym 111783 basesoc_picorv327[24]
.sym 111784 $abc$35683$n3879
.sym 111785 $abc$35683$n4038
.sym 111786 $abc$35683$n4039_1
.sym 111787 picorv32.is_lui_auipc_jal
.sym 111788 picorv32.cpu_state[2]
.sym 111789 picorv32.cpuregs_rs1[20]
.sym 111791 basesoc_picorv327[29]
.sym 111792 $abc$35683$n4242
.sym 111793 $abc$35683$n3373
.sym 111794 picorv32.cpu_state[5]
.sym 111795 basesoc_picorv327[26]
.sym 111796 $abc$35683$n4239
.sym 111797 $abc$35683$n3373
.sym 111798 picorv32.cpu_state[5]
.sym 111799 $abc$35683$n4237
.sym 111800 $abc$35683$n3367_1
.sym 111801 $abc$35683$n4043
.sym 111802 $abc$35683$n4040
.sym 111803 basesoc_picorv327[24]
.sym 111804 $abc$35683$n4237
.sym 111805 $abc$35683$n3373
.sym 111806 picorv32.cpu_state[5]
.sym 111807 basesoc_picorv327[26]
.sym 111808 $abc$35683$n3879
.sym 111809 $abc$35683$n4052
.sym 111810 $abc$35683$n4053
.sym 111811 basesoc_picorv327[28]
.sym 111812 $abc$35683$n4241
.sym 111813 $abc$35683$n3373
.sym 111814 picorv32.cpu_state[5]
.sym 111815 basesoc_picorv327[21]
.sym 111816 $abc$35683$n4234
.sym 111817 $abc$35683$n3373
.sym 111818 picorv32.cpu_state[5]
.sym 111819 basesoc_picorv327[7]
.sym 111820 $abc$35683$n4220
.sym 111821 $abc$35683$n3373
.sym 111822 picorv32.cpu_state[5]
.sym 111823 basesoc_picorv327[20]
.sym 111824 $abc$35683$n4233
.sym 111825 $abc$35683$n3373
.sym 111826 picorv32.cpu_state[5]
.sym 111827 basesoc_picorv327[30]
.sym 111828 $abc$35683$n3879
.sym 111829 $abc$35683$n4079
.sym 111830 $abc$35683$n4080_1
.sym 111831 $abc$35683$n4243
.sym 111832 $abc$35683$n3367_1
.sym 111833 $abc$35683$n4084
.sym 111834 $abc$35683$n4081
.sym 111835 basesoc_picorv327[19]
.sym 111836 $abc$35683$n4232
.sym 111837 $abc$35683$n3373
.sym 111838 picorv32.cpu_state[5]
.sym 111839 basesoc_picorv327[30]
.sym 111840 $abc$35683$n4243
.sym 111841 $abc$35683$n3373
.sym 111842 picorv32.cpu_state[5]
.sym 111843 basesoc_picorv327[27]
.sym 111844 $abc$35683$n4240
.sym 111845 $abc$35683$n3373
.sym 111846 picorv32.cpu_state[5]
.sym 111847 basesoc_picorv327[29]
.sym 111848 basesoc_picorv327[28]
.sym 111849 basesoc_picorv323[0]
.sym 111851 picorv32.is_lui_auipc_jal
.sym 111852 picorv32.cpu_state[2]
.sym 111853 picorv32.cpuregs_rs1[15]
.sym 111854 $abc$35683$n3979_1
.sym 111855 basesoc_picorv327[31]
.sym 111856 basesoc_picorv327[30]
.sym 111857 basesoc_picorv323[0]
.sym 111859 $abc$35683$n4233
.sym 111860 $abc$35683$n3367_1
.sym 111861 $abc$35683$n4015_1
.sym 111862 $abc$35683$n4012_1
.sym 111863 basesoc_picorv327[20]
.sym 111864 $abc$35683$n3879
.sym 111865 $abc$35683$n4010
.sym 111866 $abc$35683$n4011
.sym 111867 basesoc_picorv327[21]
.sym 111868 $abc$35683$n3879
.sym 111869 $abc$35683$n4017
.sym 111870 $abc$35683$n4018_1
.sym 111871 $abc$35683$n4238
.sym 111872 $abc$35683$n3367_1
.sym 111873 $abc$35683$n4049
.sym 111874 $abc$35683$n4047
.sym 111875 basesoc_picorv327[19]
.sym 111876 $abc$35683$n3879
.sym 111877 $abc$35683$n4003_1
.sym 111878 $abc$35683$n4004
.sym 111879 $abc$35683$n3878
.sym 111880 basesoc_picorv327[26]
.sym 111881 $abc$35683$n4050
.sym 111882 $abc$35683$n3056_1
.sym 111883 $abc$35683$n4236_1
.sym 111884 $abc$35683$n4233_1
.sym 111885 basesoc_picorv323[1]
.sym 111887 $abc$35683$n4240_1
.sym 111888 $abc$35683$n4239_1
.sym 111889 basesoc_picorv323[1]
.sym 111891 basesoc_picorv327[27]
.sym 111892 basesoc_picorv327[26]
.sym 111893 basesoc_picorv323[0]
.sym 111895 $abc$35683$n4239_1
.sym 111896 $abc$35683$n4237_1
.sym 111897 basesoc_picorv323[1]
.sym 111899 $abc$35683$n4237_1
.sym 111900 $abc$35683$n4236_1
.sym 111901 basesoc_picorv323[1]
.sym 111903 basesoc_picorv327[25]
.sym 111904 basesoc_picorv327[24]
.sym 111905 basesoc_picorv323[0]
.sym 111907 $abc$35683$n2891_1
.sym 111908 basesoc_picorv327[24]
.sym 111911 $abc$35683$n4312_1
.sym 111912 $abc$35683$n4311
.sym 111913 basesoc_picorv323[2]
.sym 111915 $abc$35683$n4365
.sym 111916 $abc$35683$n4364
.sym 111917 basesoc_picorv323[3]
.sym 111919 $abc$35683$n4415
.sym 111920 $abc$35683$n4414_1
.sym 111921 basesoc_picorv323[4]
.sym 111922 $abc$35683$n4256_1
.sym 111923 $abc$35683$n4314
.sym 111924 $abc$35683$n4312_1
.sym 111925 basesoc_picorv323[2]
.sym 111927 $abc$35683$n4295_1
.sym 111928 $abc$35683$n4345
.sym 111929 basesoc_picorv323[3]
.sym 111931 $abc$35683$n4309_1
.sym 111932 $abc$35683$n4302
.sym 111933 basesoc_picorv323[4]
.sym 111934 $abc$35683$n4256_1
.sym 111935 $abc$35683$n4310_1
.sym 111936 $abc$35683$n4306_1
.sym 111937 basesoc_picorv323[3]
.sym 111939 $abc$35683$n4313_1
.sym 111940 $abc$35683$n4310_1
.sym 111941 basesoc_picorv323[3]
.sym 111943 basesoc_uart_phy_tx_busy
.sym 111944 basesoc_uart_phy_uart_clk_txen
.sym 111945 $abc$35683$n3203
.sym 111947 basesoc_uart_phy_uart_clk_txen
.sym 111948 basesoc_uart_phy_tx_bitcount[0]
.sym 111949 basesoc_uart_phy_tx_busy
.sym 111950 $abc$35683$n3203
.sym 111951 $abc$35683$n2727
.sym 111955 $abc$35683$n5691
.sym 111956 $abc$35683$n3203
.sym 111959 sys_rst
.sym 111960 basesoc_uart_tx_fifo_do_read
.sym 111971 $abc$35683$n3206
.sym 111972 basesoc_uart_phy_tx_bitcount[0]
.sym 111973 basesoc_uart_phy_tx_busy
.sym 111974 basesoc_uart_phy_uart_clk_txen
.sym 112103 basesoc_picorv323[10]
.sym 112123 $abc$35683$n3344
.sym 112124 $abc$35683$n2940
.sym 112135 $abc$35683$n4522
.sym 112136 $abc$35683$n2968
.sym 112137 $abc$35683$n4521_1
.sym 112139 $abc$35683$n4936
.sym 112140 basesoc_counter[1]
.sym 112141 basesoc_counter[0]
.sym 112143 basesoc_picorv327[1]
.sym 112144 $abc$35683$n3522
.sym 112145 $abc$35683$n3521_1
.sym 112147 $abc$35683$n2922
.sym 112148 $abc$35683$n2831
.sym 112149 $abc$35683$n3520_1
.sym 112151 $abc$35683$n2964
.sym 112152 $abc$35683$n3811
.sym 112153 basesoc_picorv327[1]
.sym 112154 basesoc_picorv327[0]
.sym 112155 slave_sel[0]
.sym 112156 $abc$35683$n2839_1
.sym 112157 $abc$35683$n2701
.sym 112158 basesoc_counter[0]
.sym 112159 $abc$35683$n2934_1
.sym 112160 $abc$35683$n2831
.sym 112161 $abc$35683$n3520_1
.sym 112163 $abc$35683$n3521_1
.sym 112164 $abc$35683$n3522
.sym 112165 basesoc_picorv327[1]
.sym 112167 $abc$35683$n2947_1
.sym 112168 $abc$35683$n3435
.sym 112169 basesoc_picorv327[1]
.sym 112171 $abc$35683$n4519
.sym 112172 $abc$35683$n3521_1
.sym 112173 $abc$35683$n4520_1
.sym 112174 $abc$35683$n3369_1
.sym 112175 $abc$35683$n2956
.sym 112176 $abc$35683$n3814_1
.sym 112177 basesoc_picorv327[1]
.sym 112178 basesoc_picorv327[0]
.sym 112179 $abc$35683$n4522
.sym 112180 $abc$35683$n3418
.sym 112181 $abc$35683$n4573
.sym 112183 $abc$35683$n4522
.sym 112184 $abc$35683$n2986
.sym 112185 $abc$35683$n4546
.sym 112187 picorv32.mem_wordsize[1]
.sym 112188 $abc$35683$n4547_1
.sym 112189 $abc$35683$n4548_1
.sym 112191 $abc$35683$n4528
.sym 112192 $abc$35683$n3521_1
.sym 112193 $abc$35683$n4529_1
.sym 112194 $abc$35683$n3369_1
.sym 112195 $abc$35683$n2956
.sym 112196 $abc$35683$n3814_1
.sym 112197 picorv32.mem_wordsize[1]
.sym 112198 $abc$35683$n4582
.sym 112199 picorv32.mem_rdata_q[13]
.sym 112200 $abc$35683$n3435
.sym 112201 $abc$35683$n2898_1
.sym 112203 $abc$35683$n3418
.sym 112204 $abc$35683$n3522
.sym 112205 picorv32.latched_is_lu
.sym 112207 $abc$35683$n2964
.sym 112208 $abc$35683$n3522
.sym 112209 picorv32.latched_is_lu
.sym 112211 $abc$35683$n3409
.sym 112212 $abc$35683$n3522
.sym 112213 picorv32.latched_is_lu
.sym 112215 picorv32.mem_rdata_latched[20]
.sym 112219 picorv32.mem_rdata_latched[31]
.sym 112223 $abc$35683$n232
.sym 112224 basesoc_picorv32_trap
.sym 112225 $abc$35683$n3185
.sym 112227 picorv32.mem_wordsize[1]
.sym 112228 $abc$35683$n4555
.sym 112229 $abc$35683$n4556_1
.sym 112231 $abc$35683$n2956
.sym 112232 $abc$35683$n3522
.sym 112233 picorv32.latched_is_lu
.sym 112235 $abc$35683$n3422
.sym 112236 $abc$35683$n3522
.sym 112237 picorv32.latched_is_lu
.sym 112239 $abc$35683$n2943_1
.sym 112240 $abc$35683$n3522
.sym 112241 picorv32.latched_is_lu
.sym 112243 picorv32.decoded_imm_uj[23]
.sym 112244 picorv32.instr_jal
.sym 112245 $abc$35683$n3085_1
.sym 112246 $abc$35683$n3109_1
.sym 112247 $abc$35683$n4589
.sym 112248 $abc$35683$n4643
.sym 112249 $abc$35683$n4668_1
.sym 112250 $abc$35683$n3369_1
.sym 112251 picorv32.mem_wordsize[0]
.sym 112252 basesoc_picorv327[1]
.sym 112255 $abc$35683$n4589
.sym 112256 $abc$35683$n4643
.sym 112257 $abc$35683$n4680
.sym 112258 $abc$35683$n3369_1
.sym 112259 picorv32.instr_jal
.sym 112260 picorv32.decoded_imm_uj[31]
.sym 112261 $abc$35683$n3125
.sym 112263 $abc$35683$n2986
.sym 112264 $abc$35683$n3522
.sym 112265 picorv32.latched_is_lu
.sym 112267 $abc$35683$n4637
.sym 112268 $abc$35683$n4590
.sym 112271 picorv32.mem_rdata_latched[31]
.sym 112275 $abc$35683$n2968
.sym 112276 $abc$35683$n3522
.sym 112277 picorv32.latched_is_lu
.sym 112279 $abc$35683$n4637
.sym 112280 picorv32.latched_is_lh
.sym 112283 $abc$35683$n3427
.sym 112284 $abc$35683$n4522
.sym 112285 $abc$35683$n5468
.sym 112286 $abc$35683$n4590
.sym 112287 $abc$35683$n3427
.sym 112288 $abc$35683$n4522
.sym 112289 $abc$35683$n5468
.sym 112290 $abc$35683$n3369_1
.sym 112291 picorv32.mem_rdata_latched[31]
.sym 112295 picorv32.decoded_imm_uj[29]
.sym 112296 picorv32.instr_jal
.sym 112297 $abc$35683$n3085_1
.sym 112298 $abc$35683$n3121_1
.sym 112299 $abc$35683$n4611
.sym 112300 $abc$35683$n4590
.sym 112301 $abc$35683$n4589
.sym 112302 $abc$35683$n3369_1
.sym 112303 $abc$35683$n4589
.sym 112304 $abc$35683$n4643
.sym 112305 $abc$35683$n4644
.sym 112306 $abc$35683$n3369_1
.sym 112307 $abc$35683$n4589
.sym 112308 $abc$35683$n4643
.sym 112309 $abc$35683$n4662_1
.sym 112310 $abc$35683$n3369_1
.sym 112311 picorv32.decoded_imm_uj[17]
.sym 112312 picorv32.instr_jal
.sym 112313 $abc$35683$n3085_1
.sym 112314 $abc$35683$n3097_1
.sym 112315 picorv32.decoded_imm_uj[13]
.sym 112316 picorv32.instr_jal
.sym 112317 $abc$35683$n3085_1
.sym 112318 $abc$35683$n3089
.sym 112319 picorv32.decoded_imm_uj[25]
.sym 112320 picorv32.instr_jal
.sym 112321 $abc$35683$n3085_1
.sym 112322 $abc$35683$n3113_1
.sym 112323 $abc$35683$n4589
.sym 112324 $abc$35683$n4643
.sym 112327 $abc$35683$n4543
.sym 112328 picorv32.cpuregs_rs1[17]
.sym 112329 $abc$35683$n4649_1
.sym 112330 $abc$35683$n4651_1
.sym 112331 picorv32.reg_out[10]
.sym 112332 picorv32.alu_out_q[10]
.sym 112333 picorv32.latched_stalu
.sym 112335 picorv32.reg_out[8]
.sym 112336 picorv32.alu_out_q[8]
.sym 112337 picorv32.latched_stalu
.sym 112339 basesoc_picorv327[23]
.sym 112340 picorv32.cpu_state[4]
.sym 112341 $abc$35683$n4685
.sym 112342 $abc$35683$n4687
.sym 112343 $abc$35683$n4700
.sym 112344 $abc$35683$n4673_1
.sym 112345 $abc$35683$n3369_1
.sym 112346 $abc$35683$n4697
.sym 112347 $abc$35683$n4543
.sym 112348 picorv32.cpuregs_rs1[11]
.sym 112349 $abc$35683$n4610
.sym 112350 $abc$35683$n4612
.sym 112351 $abc$35683$n4604
.sym 112352 $abc$35683$n4606
.sym 112353 $abc$35683$n4607
.sym 112355 $abc$35683$n4674_1
.sym 112356 $abc$35683$n4673_1
.sym 112357 $abc$35683$n3369_1
.sym 112358 $abc$35683$n4675
.sym 112359 picorv32.reg_out[1]
.sym 112360 picorv32.alu_out_q[1]
.sym 112361 picorv32.latched_stalu
.sym 112362 $abc$35683$n2868
.sym 112363 picorv32.latched_compr
.sym 112364 $abc$35683$n231
.sym 112365 $abc$35683$n4129
.sym 112366 $abc$35683$n4128_1
.sym 112367 picorv32.reg_out[12]
.sym 112368 picorv32.alu_out_q[12]
.sym 112369 picorv32.latched_stalu
.sym 112371 $abc$35683$n4543
.sym 112372 picorv32.cpuregs_rs1[7]
.sym 112373 $abc$35683$n4579
.sym 112374 $abc$35683$n4586
.sym 112375 picorv32.reg_out[1]
.sym 112376 picorv32.alu_out_q[1]
.sym 112377 picorv32.latched_stalu
.sym 112378 $abc$35683$n3673
.sym 112379 $abc$35683$n3005_1
.sym 112380 picorv32.irq_state[1]
.sym 112381 $abc$35683$n3708_1
.sym 112382 $abc$35683$n2868
.sym 112383 $abc$35683$n4527_1
.sym 112384 $abc$35683$n4531
.sym 112387 $abc$35683$n4153
.sym 112388 $abc$35683$n4154
.sym 112391 $abc$35683$n4259_1
.sym 112392 $abc$35683$n4260
.sym 112393 basesoc_picorv327[4]
.sym 112394 basesoc_picorv323[4]
.sym 112395 $abc$35683$n5459
.sym 112396 $abc$35683$n5462
.sym 112397 $abc$35683$n4348
.sym 112399 $abc$35683$n4259_1
.sym 112400 $abc$35683$n4260
.sym 112401 basesoc_picorv327[2]
.sym 112402 basesoc_picorv323[2]
.sym 112403 picorv32.latched_branch
.sym 112404 picorv32.latched_store
.sym 112407 $abc$35683$n4258_1
.sym 112408 basesoc_picorv323[4]
.sym 112409 basesoc_picorv327[4]
.sym 112410 $abc$35683$n4349_1
.sym 112411 $abc$35683$n4258_1
.sym 112412 basesoc_picorv327[2]
.sym 112413 basesoc_picorv323[2]
.sym 112414 $abc$35683$n4317
.sym 112415 $abc$35683$n4301_1
.sym 112416 $abc$35683$n4318_1
.sym 112417 $abc$35683$n4316_1
.sym 112419 $abc$35683$n4399_1
.sym 112420 $abc$35683$n4402_1
.sym 112421 $abc$35683$n4404_1
.sym 112422 $abc$35683$n4403
.sym 112423 $abc$35683$n4750
.sym 112424 $abc$35683$n4751
.sym 112425 picorv32.instr_sub
.sym 112426 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 112427 $abc$35683$n4756
.sym 112428 $abc$35683$n4757
.sym 112429 picorv32.instr_sub
.sym 112430 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 112431 basesoc_picorv323[6]
.sym 112435 basesoc_counter[0]
.sym 112439 $abc$35683$n4259_1
.sym 112440 $abc$35683$n4260
.sym 112441 basesoc_picorv327[6]
.sym 112442 basesoc_picorv323[6]
.sym 112443 $abc$35683$n4258_1
.sym 112444 basesoc_picorv327[6]
.sym 112445 basesoc_picorv323[6]
.sym 112447 $abc$35683$n4370_1
.sym 112448 $abc$35683$n4372_1
.sym 112449 $abc$35683$n4371
.sym 112451 basesoc_counter[0]
.sym 112452 basesoc_counter[1]
.sym 112455 basesoc_picorv328[14]
.sym 112459 $abc$35683$n4427
.sym 112460 $abc$35683$n4432_1
.sym 112461 $abc$35683$n4430_1
.sym 112463 $abc$35683$n4259_1
.sym 112464 $abc$35683$n4260
.sym 112465 basesoc_picorv327[14]
.sym 112466 basesoc_picorv328[14]
.sym 112467 $abc$35683$n4258_1
.sym 112468 basesoc_picorv327[14]
.sym 112469 basesoc_picorv328[14]
.sym 112470 $abc$35683$n4431
.sym 112471 basesoc_picorv328[8]
.sym 112475 $abc$35683$n4768
.sym 112476 $abc$35683$n4769
.sym 112477 picorv32.instr_sub
.sym 112478 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 112479 $abc$35683$n4780
.sym 112480 $abc$35683$n4781
.sym 112481 picorv32.instr_sub
.sym 112482 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 112483 basesoc_picorv328[8]
.sym 112484 basesoc_picorv323[0]
.sym 112485 picorv32.mem_wordsize[1]
.sym 112487 $abc$35683$n4258_1
.sym 112488 basesoc_picorv327[8]
.sym 112489 basesoc_picorv328[8]
.sym 112490 $abc$35683$n4389
.sym 112491 basesoc_picorv328[21]
.sym 112495 $abc$35683$n4774
.sym 112496 $abc$35683$n4775
.sym 112497 picorv32.instr_sub
.sym 112498 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 112499 $abc$35683$n4259_1
.sym 112500 $abc$35683$n4260
.sym 112501 basesoc_picorv327[8]
.sym 112502 basesoc_picorv328[8]
.sym 112503 picorv32.latched_compr
.sym 112504 picorv32.irq_state[0]
.sym 112505 $abc$35683$n3176_1
.sym 112506 $abc$35683$n3177
.sym 112507 $abc$35683$n4762
.sym 112508 $abc$35683$n4763
.sym 112509 picorv32.instr_sub
.sym 112510 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 112511 picorv32.reg_out[0]
.sym 112512 picorv32.alu_out_q[0]
.sym 112513 picorv32.latched_stalu
.sym 112514 $abc$35683$n2868
.sym 112515 $abc$35683$n4385
.sym 112516 $abc$35683$n4390
.sym 112517 $abc$35683$n4388
.sym 112519 basesoc_picorv328[26]
.sym 112523 basesoc_picorv328[24]
.sym 112527 basesoc_picorv328[31]
.sym 112531 $abc$35683$n4259_1
.sym 112532 $abc$35683$n4260
.sym 112533 basesoc_picorv327[20]
.sym 112534 basesoc_picorv328[20]
.sym 112535 $abc$35683$n4258_1
.sym 112536 basesoc_picorv327[20]
.sym 112537 basesoc_picorv328[20]
.sym 112538 $abc$35683$n4463
.sym 112539 $abc$35683$n4461
.sym 112540 $abc$35683$n4464_1
.sym 112541 $abc$35683$n4462_1
.sym 112543 $abc$35683$n4798
.sym 112544 $abc$35683$n4799
.sym 112545 picorv32.instr_sub
.sym 112546 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 112547 $abc$35683$n4804
.sym 112548 $abc$35683$n4805
.sym 112549 picorv32.instr_sub
.sym 112550 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 112551 $abc$35683$n4259_1
.sym 112552 $abc$35683$n4260
.sym 112553 basesoc_picorv327[22]
.sym 112554 basesoc_picorv328[22]
.sym 112555 $abc$35683$n4258_1
.sym 112556 $abc$35683$n4260
.sym 112557 basesoc_picorv327[31]
.sym 112558 basesoc_picorv328[31]
.sym 112559 $abc$35683$n4259_1
.sym 112560 basesoc_picorv327[31]
.sym 112561 basesoc_picorv328[31]
.sym 112562 $abc$35683$n4515_1
.sym 112563 $abc$35683$n4442_1
.sym 112564 $abc$35683$n4436_1
.sym 112565 $abc$35683$n4514_1
.sym 112566 $abc$35683$n4516
.sym 112567 $abc$35683$n4258_1
.sym 112568 basesoc_picorv327[22]
.sym 112569 basesoc_picorv328[22]
.sym 112570 $abc$35683$n4473_1
.sym 112571 $abc$35683$n4816
.sym 112572 $abc$35683$n4817
.sym 112573 picorv32.instr_sub
.sym 112574 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 112575 $abc$35683$n4471
.sym 112576 $abc$35683$n4474
.sym 112577 $abc$35683$n4472
.sym 112579 $abc$35683$n4362
.sym 112580 $abc$35683$n4256_1
.sym 112581 $abc$35683$n4369
.sym 112583 $abc$35683$n4413
.sym 112584 $abc$35683$n4418_1
.sym 112585 $abc$35683$n4416_1
.sym 112587 picorv32.irq_mask[1]
.sym 112588 picorv32.irq_state[1]
.sym 112589 picorv32.irq_pending[1]
.sym 112591 $abc$35683$n4490
.sym 112592 $abc$35683$n4493_1
.sym 112593 $abc$35683$n4491
.sym 112595 basesoc_picorv323[4]
.sym 112596 $abc$35683$n4366
.sym 112597 $abc$35683$n4442_1
.sym 112599 picorv32.irq_mask[1]
.sym 112600 picorv32.cpuregs_rs1[1]
.sym 112601 picorv32.instr_maskirq
.sym 112602 picorv32.cpu_state[2]
.sym 112603 $abc$35683$n4509_1
.sym 112604 $abc$35683$n4512_1
.sym 112605 $abc$35683$n4510
.sym 112607 picorv32.irq_pending[1]
.sym 112608 picorv32.cpu_state[0]
.sym 112609 $abc$35683$n4532_1
.sym 112610 $abc$35683$n4533_1
.sym 112611 basesoc_picorv327[1]
.sym 112612 picorv32.cpu_state[4]
.sym 112613 picorv32.cpu_state[3]
.sym 112614 picorv32.decoded_imm[1]
.sym 112616 basesoc_picorv327[0]
.sym 112617 picorv32.decoded_imm[0]
.sym 112620 basesoc_picorv327[1]
.sym 112621 picorv32.decoded_imm[1]
.sym 112622 $auto$alumacc.cc:474:replace_alu$5987.C[1]
.sym 112624 basesoc_picorv327[2]
.sym 112625 picorv32.decoded_imm[2]
.sym 112626 $auto$alumacc.cc:474:replace_alu$5987.C[2]
.sym 112628 basesoc_picorv327[3]
.sym 112629 picorv32.decoded_imm[3]
.sym 112630 $auto$alumacc.cc:474:replace_alu$5987.C[3]
.sym 112632 basesoc_picorv327[4]
.sym 112633 picorv32.decoded_imm[4]
.sym 112634 $auto$alumacc.cc:474:replace_alu$5987.C[4]
.sym 112636 basesoc_picorv327[5]
.sym 112637 picorv32.decoded_imm[5]
.sym 112638 $auto$alumacc.cc:474:replace_alu$5987.C[5]
.sym 112640 basesoc_picorv327[6]
.sym 112641 picorv32.decoded_imm[6]
.sym 112642 $auto$alumacc.cc:474:replace_alu$5987.C[6]
.sym 112644 basesoc_picorv327[7]
.sym 112645 picorv32.decoded_imm[7]
.sym 112646 $auto$alumacc.cc:474:replace_alu$5987.C[7]
.sym 112648 basesoc_picorv327[8]
.sym 112649 picorv32.decoded_imm[8]
.sym 112650 $auto$alumacc.cc:474:replace_alu$5987.C[8]
.sym 112652 basesoc_picorv327[9]
.sym 112653 picorv32.decoded_imm[9]
.sym 112654 $auto$alumacc.cc:474:replace_alu$5987.C[9]
.sym 112656 basesoc_picorv327[10]
.sym 112657 picorv32.decoded_imm[10]
.sym 112658 $auto$alumacc.cc:474:replace_alu$5987.C[10]
.sym 112660 basesoc_picorv327[11]
.sym 112661 picorv32.decoded_imm[11]
.sym 112662 $auto$alumacc.cc:474:replace_alu$5987.C[11]
.sym 112664 basesoc_picorv327[12]
.sym 112665 picorv32.decoded_imm[12]
.sym 112666 $auto$alumacc.cc:474:replace_alu$5987.C[12]
.sym 112668 basesoc_picorv327[13]
.sym 112669 picorv32.decoded_imm[13]
.sym 112670 $auto$alumacc.cc:474:replace_alu$5987.C[13]
.sym 112672 basesoc_picorv327[14]
.sym 112673 picorv32.decoded_imm[14]
.sym 112674 $auto$alumacc.cc:474:replace_alu$5987.C[14]
.sym 112676 basesoc_picorv327[15]
.sym 112677 picorv32.decoded_imm[15]
.sym 112678 $auto$alumacc.cc:474:replace_alu$5987.C[15]
.sym 112680 basesoc_picorv327[16]
.sym 112681 picorv32.decoded_imm[16]
.sym 112682 $auto$alumacc.cc:474:replace_alu$5987.C[16]
.sym 112684 basesoc_picorv327[17]
.sym 112685 picorv32.decoded_imm[17]
.sym 112686 $auto$alumacc.cc:474:replace_alu$5987.C[17]
.sym 112688 basesoc_picorv327[18]
.sym 112689 picorv32.decoded_imm[18]
.sym 112690 $auto$alumacc.cc:474:replace_alu$5987.C[18]
.sym 112692 basesoc_picorv327[19]
.sym 112693 picorv32.decoded_imm[19]
.sym 112694 $auto$alumacc.cc:474:replace_alu$5987.C[19]
.sym 112696 basesoc_picorv327[20]
.sym 112697 picorv32.decoded_imm[20]
.sym 112698 $auto$alumacc.cc:474:replace_alu$5987.C[20]
.sym 112700 basesoc_picorv327[21]
.sym 112701 picorv32.decoded_imm[21]
.sym 112702 $auto$alumacc.cc:474:replace_alu$5987.C[21]
.sym 112704 basesoc_picorv327[22]
.sym 112705 picorv32.decoded_imm[22]
.sym 112706 $auto$alumacc.cc:474:replace_alu$5987.C[22]
.sym 112708 basesoc_picorv327[23]
.sym 112709 picorv32.decoded_imm[23]
.sym 112710 $auto$alumacc.cc:474:replace_alu$5987.C[23]
.sym 112712 basesoc_picorv327[24]
.sym 112713 picorv32.decoded_imm[24]
.sym 112714 $auto$alumacc.cc:474:replace_alu$5987.C[24]
.sym 112716 basesoc_picorv327[25]
.sym 112717 picorv32.decoded_imm[25]
.sym 112718 $auto$alumacc.cc:474:replace_alu$5987.C[25]
.sym 112720 basesoc_picorv327[26]
.sym 112721 picorv32.decoded_imm[26]
.sym 112722 $auto$alumacc.cc:474:replace_alu$5987.C[26]
.sym 112724 basesoc_picorv327[27]
.sym 112725 picorv32.decoded_imm[27]
.sym 112726 $auto$alumacc.cc:474:replace_alu$5987.C[27]
.sym 112728 basesoc_picorv327[28]
.sym 112729 picorv32.decoded_imm[28]
.sym 112730 $auto$alumacc.cc:474:replace_alu$5987.C[28]
.sym 112732 basesoc_picorv327[29]
.sym 112733 picorv32.decoded_imm[29]
.sym 112734 $auto$alumacc.cc:474:replace_alu$5987.C[29]
.sym 112736 basesoc_picorv327[30]
.sym 112737 picorv32.decoded_imm[30]
.sym 112738 $auto$alumacc.cc:474:replace_alu$5987.C[30]
.sym 112740 basesoc_picorv327[31]
.sym 112741 picorv32.decoded_imm[31]
.sym 112742 $auto$alumacc.cc:474:replace_alu$5987.C[31]
.sym 112743 basesoc_picorv327[28]
.sym 112744 $abc$35683$n3879
.sym 112745 $abc$35683$n4066
.sym 112746 $abc$35683$n4067
.sym 112749 picorv32.decoded_imm[0]
.sym 112751 $abc$35683$n4239
.sym 112752 $abc$35683$n3367_1
.sym 112753 $abc$35683$n4056
.sym 112754 $abc$35683$n4054_1
.sym 112755 $abc$35683$n2891_1
.sym 112756 basesoc_picorv327[28]
.sym 112757 $abc$35683$n3878
.sym 112758 basesoc_picorv327[30]
.sym 112759 picorv32.reg_pc[29]
.sym 112760 $abc$35683$n3891
.sym 112761 picorv32.cpu_state[2]
.sym 112762 $abc$35683$n4076
.sym 112763 picorv32.is_lui_auipc_jal
.sym 112764 picorv32.cpu_state[2]
.sym 112765 picorv32.cpuregs_rs1[29]
.sym 112766 $abc$35683$n4075
.sym 112767 $abc$35683$n4077_1
.sym 112768 $abc$35683$n3056_1
.sym 112769 $abc$35683$n4073
.sym 112770 $abc$35683$n4074_1
.sym 112771 $abc$35683$n3367_1
.sym 112772 $abc$35683$n4242
.sym 112773 $abc$35683$n3879
.sym 112774 basesoc_picorv327[29]
.sym 112775 $abc$35683$n4240
.sym 112776 $abc$35683$n3367_1
.sym 112777 $abc$35683$n4063
.sym 112778 $abc$35683$n4061
.sym 112779 $abc$35683$n3367_1
.sym 112780 $abc$35683$n4228
.sym 112781 $abc$35683$n3879
.sym 112782 basesoc_picorv327[15]
.sym 112783 $abc$35683$n3878
.sym 112784 basesoc_picorv327[27]
.sym 112785 $abc$35683$n4057
.sym 112786 $abc$35683$n3056_1
.sym 112787 $abc$35683$n2891_1
.sym 112788 basesoc_picorv327[25]
.sym 112791 basesoc_picorv327[7]
.sym 112792 $abc$35683$n3879
.sym 112793 $abc$35683$n3922
.sym 112794 $abc$35683$n3923
.sym 112795 picorv32.is_lui_auipc_jal
.sym 112796 picorv32.cpuregs_rs1[23]
.sym 112797 $abc$35683$n4034
.sym 112798 picorv32.cpu_state[2]
.sym 112799 basesoc_picorv327[27]
.sym 112800 $abc$35683$n3879
.sym 112801 $abc$35683$n4059_1
.sym 112802 $abc$35683$n4060
.sym 112803 $abc$35683$n3891
.sym 112804 picorv32.cpu_state[2]
.sym 112805 picorv32.reg_pc[30]
.sym 112807 $abc$35683$n3878
.sym 112808 basesoc_picorv327[28]
.sym 112809 $abc$35683$n4064
.sym 112810 $abc$35683$n3056_1
.sym 112811 $abc$35683$n4232
.sym 112812 $abc$35683$n3367_1
.sym 112813 $abc$35683$n4007
.sym 112814 $abc$35683$n4005
.sym 112815 $abc$35683$n3878
.sym 112816 basesoc_picorv327[20]
.sym 112817 $abc$35683$n4008
.sym 112818 $abc$35683$n3056_1
.sym 112819 $abc$35683$n3878
.sym 112820 basesoc_picorv327[22]
.sym 112821 $abc$35683$n4022
.sym 112822 $abc$35683$n3056_1
.sym 112823 $abc$35683$n4234
.sym 112824 $abc$35683$n3367_1
.sym 112825 $abc$35683$n4021_1
.sym 112826 $abc$35683$n4019
.sym 112827 $abc$35683$n2891_1
.sym 112828 basesoc_picorv327[20]
.sym 112831 $abc$35683$n2891_1
.sym 112832 basesoc_picorv327[18]
.sym 112835 picorv32.reg_pc[15]
.sym 112836 $abc$35683$n3891
.sym 112837 picorv32.cpu_state[2]
.sym 112838 $abc$35683$n3980
.sym 112839 basesoc_picorv323[4]
.sym 112840 $abc$35683$n4429
.sym 112841 $abc$35683$n4442_1
.sym 112843 basesoc_picorv323[4]
.sym 112844 $abc$35683$n4401_1
.sym 112845 $abc$35683$n4442_1
.sym 112847 basesoc_picorv323[4]
.sym 112848 $abc$35683$n4343
.sym 112849 $abc$35683$n4442_1
.sym 112851 $abc$35683$n4366
.sym 112852 $abc$35683$n4363
.sym 112853 basesoc_picorv323[4]
.sym 112855 $abc$35683$n2891_1
.sym 112856 basesoc_picorv327[26]
.sym 112859 $abc$35683$n4295_1
.sym 112860 $abc$35683$n4240_1
.sym 112861 basesoc_picorv323[1]
.sym 112863 $abc$35683$n4401_1
.sym 112864 $abc$35683$n4400_1
.sym 112865 basesoc_picorv323[4]
.sym 112866 $abc$35683$n4256_1
.sym 112867 $abc$35683$n4429
.sym 112868 $abc$35683$n4428_1
.sym 112869 basesoc_picorv323[4]
.sym 112870 $abc$35683$n4256_1
.sym 112871 $abc$35683$n4295_1
.sym 112872 $abc$35683$n4313_1
.sym 112873 basesoc_picorv323[3]
.sym 112875 basesoc_uart_tx_fifo_do_read
.sym 112879 $abc$35683$n4315_1
.sym 112880 $abc$35683$n4314
.sym 112881 basesoc_picorv323[2]
.sym 112883 $abc$35683$n4295_1
.sym 112884 $abc$35683$n4315_1
.sym 112885 basesoc_picorv323[2]
.sym 112887 basesoc_uart_phy_sink_ready
.sym 112888 basesoc_uart_phy_tx_busy
.sym 112889 basesoc_uart_phy_sink_valid
.sym 112891 $abc$35683$n4367
.sym 112892 $abc$35683$n4365
.sym 112893 basesoc_picorv323[3]
.sym 112895 $abc$35683$n4295_1
.sym 112896 $abc$35683$n4368_1
.sym 112897 basesoc_picorv323[3]
.sym 112899 $abc$35683$n4368_1
.sym 112900 $abc$35683$n4367
.sym 112901 basesoc_picorv323[3]
.sym 112919 $abc$35683$n2798
.sym 112920 basesoc_uart_phy_sink_ready
.sym 112927 $abc$35683$n5691
.sym 113047 $abc$35683$n4936
.sym 113048 $abc$35683$n5293_1
.sym 113063 $abc$35683$n3521_1
.sym 113064 $abc$35683$n3528
.sym 113071 sys_rst
.sym 113072 spiflash_i
.sym 113075 basesoc_picorv327[0]
.sym 113076 picorv32.mem_wordsize[1]
.sym 113077 $abc$35683$n3528
.sym 113083 spiflash_miso1
.sym 113095 spiflash_bus_dat_r[13]
.sym 113096 array_muxed0[12]
.sym 113097 $abc$35683$n3344
.sym 113099 picorv32.mem_wordsize[1]
.sym 113100 $abc$35683$n4537
.sym 113101 $abc$35683$n4538_1
.sym 113103 basesoc_picorv327[1]
.sym 113104 $abc$35683$n3522
.sym 113105 $abc$35683$n232
.sym 113106 $abc$35683$n3185
.sym 113107 picorv32.mem_wordsize[1]
.sym 113108 basesoc_picorv327[0]
.sym 113111 spiflash_bus_dat_r[14]
.sym 113112 array_muxed0[13]
.sym 113113 $abc$35683$n3344
.sym 113115 $abc$35683$n2930
.sym 113116 $abc$35683$n2831
.sym 113117 $abc$35683$n3520_1
.sym 113119 spiflash_bus_dat_r[12]
.sym 113120 array_muxed0[11]
.sym 113121 $abc$35683$n3344
.sym 113123 basesoc_picorv327[0]
.sym 113124 picorv32.mem_wordsize[0]
.sym 113125 basesoc_picorv327[1]
.sym 113126 picorv32.mem_wordsize[1]
.sym 113127 $abc$35683$n2913
.sym 113128 $abc$35683$n2831
.sym 113129 $abc$35683$n3520_1
.sym 113131 $abc$35683$n4571_1
.sym 113132 $abc$35683$n3521_1
.sym 113133 $abc$35683$n4572_1
.sym 113134 $abc$35683$n3369_1
.sym 113135 $abc$35683$n4522
.sym 113136 $abc$35683$n2981
.sym 113137 $abc$35683$n4536_1
.sym 113139 slave_sel_r[1]
.sym 113140 spiflash_bus_dat_r[14]
.sym 113141 $abc$35683$n2831
.sym 113142 $abc$35683$n3439
.sym 113143 slave_sel_r[1]
.sym 113144 spiflash_bus_dat_r[13]
.sym 113145 $abc$35683$n2831
.sym 113146 $abc$35683$n3436
.sym 113147 $abc$35683$n4522
.sym 113148 $abc$35683$n3422
.sym 113149 $abc$35683$n4563_1
.sym 113151 $abc$35683$n2951_1
.sym 113152 $abc$35683$n3438
.sym 113153 basesoc_picorv327[1]
.sym 113155 $abc$35683$n3521_1
.sym 113156 $abc$35683$n4564
.sym 113157 $abc$35683$n4565_1
.sym 113159 $abc$35683$n2951_1
.sym 113160 $abc$35683$n3522
.sym 113161 picorv32.latched_is_lu
.sym 113163 $abc$35683$n3438
.sym 113164 $abc$35683$n4571_1
.sym 113165 picorv32.mem_wordsize[1]
.sym 113166 picorv32.mem_wordsize[0]
.sym 113167 picorv32.mem_do_prefetch
.sym 113168 picorv32.mem_do_rinst
.sym 113171 picorv32.mem_do_rdata
.sym 113172 picorv32.mem_do_prefetch
.sym 113173 picorv32.mem_do_rinst
.sym 113174 $abc$35683$n2904_1
.sym 113175 $abc$35683$n2981
.sym 113176 $abc$35683$n3522
.sym 113177 picorv32.latched_is_lu
.sym 113179 $abc$35683$n3435
.sym 113180 $abc$35683$n4564
.sym 113181 picorv32.mem_wordsize[1]
.sym 113182 picorv32.mem_wordsize[0]
.sym 113183 $abc$35683$n4517
.sym 113187 $abc$35683$n2947_1
.sym 113188 $abc$35683$n3522
.sym 113189 picorv32.latched_is_lu
.sym 113191 $abc$35683$n4589
.sym 113192 $abc$35683$n4643
.sym 113193 $abc$35683$n4656_1
.sym 113194 $abc$35683$n3369_1
.sym 113195 $abc$35683$n4589
.sym 113196 $abc$35683$n4643
.sym 113197 $abc$35683$n4733_1
.sym 113198 $abc$35683$n3369_1
.sym 113199 $abc$35683$n4630
.sym 113200 $abc$35683$n4590
.sym 113201 $abc$35683$n4589
.sym 113202 $abc$35683$n3369_1
.sym 113203 $abc$35683$n4589
.sym 113204 $abc$35683$n4643
.sym 113205 $abc$35683$n4703
.sym 113206 $abc$35683$n3369_1
.sym 113207 picorv32.mem_rdata_latched[31]
.sym 113211 $abc$35683$n4589
.sym 113212 $abc$35683$n4643
.sym 113213 $abc$35683$n4692
.sym 113214 $abc$35683$n3369_1
.sym 113215 $abc$35683$n4623
.sym 113216 $abc$35683$n4590
.sym 113217 $abc$35683$n4589
.sym 113218 $abc$35683$n3369_1
.sym 113219 picorv32.mem_rdata_latched[31]
.sym 113223 $abc$35683$n4589
.sym 113224 $abc$35683$n4643
.sym 113225 $abc$35683$n4709_1
.sym 113226 $abc$35683$n3369_1
.sym 113227 picorv32.reg_next_pc[9]
.sym 113228 picorv32.reg_out[9]
.sym 113229 $abc$35683$n3673
.sym 113231 $abc$35683$n4543
.sym 113232 picorv32.cpuregs_rs1[18]
.sym 113233 $abc$35683$n4655_1
.sym 113234 $abc$35683$n4657_1
.sym 113235 $abc$35683$n160
.sym 113239 waittimer1_count[9]
.sym 113240 waittimer1_count[11]
.sym 113241 waittimer1_count[13]
.sym 113243 picorv32.reg_next_pc[21]
.sym 113244 picorv32.reg_out[21]
.sym 113245 $abc$35683$n3673
.sym 113247 picorv32.reg_next_pc[22]
.sym 113248 picorv32.reg_out[22]
.sym 113249 $abc$35683$n3673
.sym 113251 $abc$35683$n4543
.sym 113252 picorv32.cpuregs_rs1[22]
.sym 113253 $abc$35683$n4679
.sym 113254 $abc$35683$n4681
.sym 113255 $abc$35683$n4589
.sym 113256 $abc$35683$n4643
.sym 113257 $abc$35683$n4721_1
.sym 113258 $abc$35683$n3369_1
.sym 113259 picorv32.reg_next_pc[8]
.sym 113260 picorv32.reg_out[8]
.sym 113261 $abc$35683$n3673
.sym 113263 user_btn1
.sym 113264 $abc$35683$n5830
.sym 113267 picorv32.reg_next_pc[10]
.sym 113268 picorv32.reg_out[10]
.sym 113269 $abc$35683$n3673
.sym 113271 user_btn1
.sym 113272 $abc$35683$n5822
.sym 113275 $abc$35683$n180
.sym 113279 user_btn1
.sym 113280 $abc$35683$n5826
.sym 113283 $abc$35683$n4589
.sym 113284 $abc$35683$n4643
.sym 113285 $abc$35683$n4727_1
.sym 113286 $abc$35683$n3369_1
.sym 113287 picorv32.reg_next_pc[9]
.sym 113288 $abc$35683$n3708_1
.sym 113289 $abc$35683$n3673
.sym 113290 $abc$35683$n3675
.sym 113291 picorv32.reg_out[14]
.sym 113292 picorv32.alu_out_q[14]
.sym 113293 picorv32.latched_stalu
.sym 113295 $abc$35683$n4543
.sym 113296 picorv32.cpuregs_rs1[16]
.sym 113297 $abc$35683$n4642
.sym 113298 $abc$35683$n4645
.sym 113299 $abc$35683$n4543
.sym 113300 picorv32.cpuregs_rs1[14]
.sym 113301 $abc$35683$n4629
.sym 113302 $abc$35683$n4631
.sym 113303 picorv32.reg_next_pc[10]
.sym 113304 $abc$35683$n3712_1
.sym 113305 $abc$35683$n3673
.sym 113306 $abc$35683$n3675
.sym 113307 picorv32.irq_pending[19]
.sym 113308 picorv32.cpu_state[0]
.sym 113309 $abc$35683$n4661_1
.sym 113310 $abc$35683$n4663_1
.sym 113311 picorv32.reg_out[16]
.sym 113312 picorv32.alu_out_q[16]
.sym 113313 picorv32.latched_stalu
.sym 113315 $abc$35683$n4589
.sym 113316 $abc$35683$n4636
.sym 113317 $abc$35683$n3369_1
.sym 113318 $abc$35683$n5475
.sym 113319 $abc$35683$n3014
.sym 113320 picorv32.irq_state[1]
.sym 113321 $abc$35683$n3712_1
.sym 113322 $abc$35683$n2868
.sym 113323 $abc$35683$n3016
.sym 113324 $abc$35683$n3380
.sym 113327 picorv32.cpu_state[0]
.sym 113328 picorv32.irq_pending[7]
.sym 113329 $abc$35683$n4578_1
.sym 113331 $abc$35683$n4156
.sym 113332 $abc$35683$n4157
.sym 113335 picorv32.reg_next_pc[4]
.sym 113336 picorv32.reg_out[4]
.sym 113337 $abc$35683$n3673
.sym 113339 $abc$35683$n3674
.sym 113340 $abc$35683$n2868
.sym 113341 $abc$35683$n4131_1
.sym 113343 picorv32.reg_out[4]
.sym 113344 picorv32.alu_out_q[4]
.sym 113345 picorv32.latched_stalu
.sym 113347 $abc$35683$n4554_1
.sym 113348 $abc$35683$n3369_1
.sym 113349 $abc$35683$n4558
.sym 113351 $abc$35683$n232
.sym 113352 $abc$35683$n2997_1
.sym 113353 picorv32.cpu_state[0]
.sym 113355 picorv32.irq_state[0]
.sym 113356 picorv32.latched_store
.sym 113357 picorv32.latched_branch
.sym 113359 basesoc_picorv327[5]
.sym 113360 $abc$35683$n3823_1
.sym 113361 $abc$35683$n3769
.sym 113363 basesoc_picorv327[2]
.sym 113364 $abc$35683$n3817
.sym 113365 $abc$35683$n3769
.sym 113367 picorv32.latched_branch
.sym 113368 picorv32.latched_store
.sym 113371 basesoc_picorv327[4]
.sym 113372 $abc$35683$n3821_1
.sym 113373 $abc$35683$n3769
.sym 113375 picorv32.reg_next_pc[2]
.sym 113376 picorv32.reg_out[2]
.sym 113377 $abc$35683$n3673
.sym 113379 picorv32.reg_out[2]
.sym 113380 picorv32.alu_out_q[2]
.sym 113381 picorv32.latched_stalu
.sym 113383 basesoc_picorv323[2]
.sym 113387 $abc$35683$n4543
.sym 113388 picorv32.cpuregs_rs1[20]
.sym 113389 $abc$35683$n4667_1
.sym 113390 $abc$35683$n4669_1
.sym 113391 picorv32.reg_next_pc[5]
.sym 113392 picorv32.reg_out[5]
.sym 113393 $abc$35683$n3673
.sym 113395 picorv32.reg_out[5]
.sym 113396 picorv32.alu_out_q[5]
.sym 113397 picorv32.latched_stalu
.sym 113399 $abc$35683$n4562_1
.sym 113400 $abc$35683$n3369_1
.sym 113401 $abc$35683$n4566_1
.sym 113403 picorv32.reg_out[21]
.sym 113404 picorv32.alu_out_q[21]
.sym 113405 picorv32.latched_stalu
.sym 113407 picorv32.reg_out[3]
.sym 113408 picorv32.alu_out_q[3]
.sym 113409 picorv32.latched_stalu
.sym 113411 $abc$35683$n4535_1
.sym 113412 $abc$35683$n3369_1
.sym 113413 $abc$35683$n4539_1
.sym 113415 $abc$35683$n4518_1
.sym 113416 $abc$35683$n4523_1
.sym 113419 $abc$35683$n4543
.sym 113420 picorv32.cpuregs_rs1[29]
.sym 113421 $abc$35683$n4720_1
.sym 113422 $abc$35683$n4722_1
.sym 113423 $abc$35683$n4543
.sym 113424 picorv32.cpuregs_rs1[26]
.sym 113425 $abc$35683$n4702
.sym 113426 $abc$35683$n4704
.sym 113427 $abc$35683$n4543
.sym 113428 picorv32.cpuregs_rs1[28]
.sym 113429 $abc$35683$n4714_1
.sym 113430 $abc$35683$n4716_1
.sym 113431 $abc$35683$n4545_1
.sym 113432 $abc$35683$n3369_1
.sym 113433 $abc$35683$n5464
.sym 113434 $abc$35683$n4551_1
.sym 113435 picorv32.reg_out[26]
.sym 113436 picorv32.alu_out_q[26]
.sym 113437 picorv32.latched_stalu
.sym 113438 $abc$35683$n3673
.sym 113439 picorv32.reg_out[26]
.sym 113440 picorv32.alu_out_q[26]
.sym 113441 picorv32.latched_stalu
.sym 113442 $abc$35683$n2868
.sym 113443 picorv32.reg_out[22]
.sym 113444 picorv32.alu_out_q[22]
.sym 113445 picorv32.latched_stalu
.sym 113447 picorv32.reg_out[31]
.sym 113448 picorv32.alu_out_q[31]
.sym 113449 picorv32.latched_stalu
.sym 113450 $abc$35683$n2868
.sym 113451 $abc$35683$n4543
.sym 113452 picorv32.cpuregs_rs1[24]
.sym 113453 $abc$35683$n4691
.sym 113454 $abc$35683$n4693
.sym 113455 $abc$35683$n5323
.sym 113456 $abc$35683$n231
.sym 113457 $abc$35683$n4221_1
.sym 113458 $abc$35683$n4222_1
.sym 113459 picorv32.reg_out[31]
.sym 113460 picorv32.alu_out_q[31]
.sym 113461 picorv32.latched_stalu
.sym 113462 $abc$35683$n3673
.sym 113463 $abc$35683$n7090
.sym 113464 picorv32.cpu_state[3]
.sym 113465 $abc$35683$n4732_1
.sym 113466 $abc$35683$n4734_1
.sym 113467 $abc$35683$n4543
.sym 113468 picorv32.cpuregs_rs1[4]
.sym 113469 $abc$35683$n4559_1
.sym 113470 $abc$35683$n4560_1
.sym 113471 picorv32.reg_out[24]
.sym 113472 picorv32.alu_out_q[24]
.sym 113473 picorv32.latched_stalu
.sym 113474 $abc$35683$n3673
.sym 113475 $abc$35683$n4198
.sym 113476 $abc$35683$n4200
.sym 113479 picorv32.irq_mask[7]
.sym 113480 $abc$35683$n3384_1
.sym 113481 $abc$35683$n4587
.sym 113483 basesoc_picorv327[7]
.sym 113484 picorv32.cpu_state[4]
.sym 113485 picorv32.cpu_state[3]
.sym 113486 $abc$35683$n7066
.sym 113487 picorv32.irq_mask[24]
.sym 113488 $abc$35683$n3384_1
.sym 113489 $abc$35683$n4694
.sym 113491 basesoc_picorv327[4]
.sym 113492 picorv32.cpu_state[4]
.sym 113493 $abc$35683$n3384_1
.sym 113494 picorv32.irq_mask[4]
.sym 113495 picorv32.reg_out[24]
.sym 113496 picorv32.alu_out_q[24]
.sym 113497 picorv32.latched_stalu
.sym 113498 $abc$35683$n2868
.sym 113499 $abc$35683$n3675
.sym 113500 picorv32.reg_next_pc[27]
.sym 113501 $abc$35683$n3780_1
.sym 113503 $abc$35683$n7062
.sym 113504 picorv32.cpu_state[3]
.sym 113505 $abc$35683$n4552
.sym 113507 picorv32.irq_mask[24]
.sym 113508 picorv32.irq_state[1]
.sym 113509 picorv32.irq_pending[24]
.sym 113510 $abc$35683$n4199
.sym 113511 picorv32.reg_out[29]
.sym 113512 picorv32.alu_out_q[29]
.sym 113513 picorv32.latched_stalu
.sym 113515 $abc$35683$n4543
.sym 113516 picorv32.cpuregs_rs1[27]
.sym 113517 $abc$35683$n4708_1
.sym 113518 $abc$35683$n4710_1
.sym 113519 picorv32.reg_out[27]
.sym 113520 picorv32.alu_out_q[27]
.sym 113521 picorv32.latched_stalu
.sym 113522 $abc$35683$n2868
.sym 113523 picorv32.irq_mask[10]
.sym 113524 $abc$35683$n3384_1
.sym 113525 $abc$35683$n4608
.sym 113527 picorv32.reg_out[27]
.sym 113528 picorv32.alu_out_q[27]
.sym 113529 picorv32.latched_stalu
.sym 113530 $abc$35683$n3673
.sym 113531 picorv32.irq_pending[24]
.sym 113532 picorv32.cpu_state[0]
.sym 113533 $abc$35683$n4695
.sym 113535 picorv32.reg_out[28]
.sym 113536 picorv32.alu_out_q[28]
.sym 113537 picorv32.latched_stalu
.sym 113539 basesoc_picorv327[10]
.sym 113540 picorv32.cpu_state[4]
.sym 113541 picorv32.cpu_state[3]
.sym 113542 $abc$35683$n7069
.sym 113543 $abc$35683$n4543
.sym 113544 picorv32.cpuregs_rs1[19]
.sym 113545 $abc$35683$n4664_1
.sym 113546 $abc$35683$n4665_1
.sym 113547 basesoc_picorv327[24]
.sym 113548 picorv32.cpu_state[4]
.sym 113549 picorv32.cpu_state[3]
.sym 113550 $abc$35683$n7083
.sym 113551 basesoc_picorv327[8]
.sym 113552 picorv32.cpu_state[4]
.sym 113553 $abc$35683$n3384_1
.sym 113554 picorv32.irq_mask[8]
.sym 113555 picorv32.irq_mask[27]
.sym 113556 $abc$35683$n3384_1
.sym 113557 $abc$35683$n4711_1
.sym 113559 basesoc_picorv327[19]
.sym 113560 picorv32.cpu_state[4]
.sym 113561 picorv32.cpu_state[3]
.sym 113562 $abc$35683$n7078
.sym 113563 picorv32.cpu_state[0]
.sym 113564 picorv32.irq_pending[10]
.sym 113565 picorv32.cpuregs_rs1[10]
.sym 113566 $abc$35683$n4543
.sym 113567 $abc$35683$n4543
.sym 113568 picorv32.cpuregs_rs1[8]
.sym 113569 $abc$35683$n4594
.sym 113570 $abc$35683$n4595
.sym 113571 $abc$35683$n4543
.sym 113572 picorv32.cpuregs_rs1[23]
.sym 113573 $abc$35683$n4688
.sym 113575 picorv32.is_lui_auipc_jal
.sym 113576 picorv32.cpuregs_rs1[27]
.sym 113577 $abc$35683$n4062_1
.sym 113578 picorv32.cpu_state[2]
.sym 113579 $abc$35683$n3891
.sym 113580 picorv32.reg_pc[9]
.sym 113583 picorv32.irq_pending[27]
.sym 113584 picorv32.cpu_state[0]
.sym 113585 $abc$35683$n4712_1
.sym 113587 picorv32.cpuregs_rs1[27]
.sym 113591 basesoc_picorv327[27]
.sym 113592 picorv32.cpu_state[4]
.sym 113593 picorv32.cpu_state[3]
.sym 113594 $abc$35683$n7086
.sym 113595 picorv32.instr_lui
.sym 113596 picorv32.is_lui_auipc_jal
.sym 113599 $abc$35683$n3891
.sym 113600 picorv32.reg_pc[2]
.sym 113603 $abc$35683$n3891
.sym 113604 picorv32.reg_pc[27]
.sym 113607 picorv32.irq_mask[28]
.sym 113608 $abc$35683$n3384_1
.sym 113609 $abc$35683$n4717_1
.sym 113611 picorv32.irq_mask[11]
.sym 113612 $abc$35683$n3384_1
.sym 113613 $abc$35683$n4613
.sym 113615 picorv32.cpuregs_rs1[24]
.sym 113619 $abc$35683$n3891
.sym 113620 picorv32.reg_pc[26]
.sym 113623 picorv32.is_lui_auipc_jal
.sym 113624 picorv32.cpuregs_rs1[26]
.sym 113625 $abc$35683$n4055
.sym 113626 picorv32.cpu_state[2]
.sym 113627 picorv32.is_lui_auipc_jal
.sym 113628 picorv32.cpuregs_rs1[2]
.sym 113629 $abc$35683$n3890
.sym 113630 picorv32.cpu_state[2]
.sym 113631 picorv32.is_lui_auipc_jal
.sym 113632 picorv32.cpuregs_rs1[9]
.sym 113633 $abc$35683$n3939_1
.sym 113634 picorv32.cpu_state[2]
.sym 113635 basesoc_picorv327[11]
.sym 113636 picorv32.cpu_state[4]
.sym 113637 $abc$35683$n4614
.sym 113639 picorv32.is_lui_auipc_jal
.sym 113640 picorv32.cpu_state[2]
.sym 113641 picorv32.cpuregs_rs1[16]
.sym 113642 $abc$35683$n3985_1
.sym 113643 $abc$35683$n3891
.sym 113644 picorv32.reg_pc[3]
.sym 113647 $abc$35683$n3367_1
.sym 113648 $abc$35683$n4229
.sym 113649 $abc$35683$n3879
.sym 113650 basesoc_picorv327[16]
.sym 113651 picorv32.is_lui_auipc_jal
.sym 113652 picorv32.cpuregs_rs1[13]
.sym 113653 $abc$35683$n3966
.sym 113654 picorv32.cpu_state[2]
.sym 113655 picorv32.reg_pc[16]
.sym 113656 $abc$35683$n3891
.sym 113657 picorv32.cpu_state[2]
.sym 113658 $abc$35683$n3986
.sym 113659 picorv32.cpuregs_rs1[11]
.sym 113663 picorv32.reg_pc[10]
.sym 113664 $abc$35683$n3891
.sym 113665 picorv32.is_lui_auipc_jal
.sym 113666 picorv32.cpuregs_rs1[10]
.sym 113667 picorv32.reg_pc[5]
.sym 113668 $abc$35683$n3891
.sym 113669 picorv32.cpu_state[2]
.sym 113670 $abc$35683$n3912_1
.sym 113671 $abc$35683$n3891
.sym 113672 picorv32.reg_pc[28]
.sym 113675 $abc$35683$n4215
.sym 113676 $abc$35683$n3367_1
.sym 113677 $abc$35683$n3892
.sym 113678 $abc$35683$n3889
.sym 113679 picorv32.is_lui_auipc_jal
.sym 113680 picorv32.cpuregs_rs1[28]
.sym 113681 $abc$35683$n4069
.sym 113682 picorv32.cpu_state[2]
.sym 113683 picorv32.cpuregs_rs1[28]
.sym 113687 picorv32.is_lui_auipc_jal
.sym 113688 picorv32.cpuregs_rs1[3]
.sym 113689 $abc$35683$n3898
.sym 113690 picorv32.cpu_state[2]
.sym 113691 $abc$35683$n3891
.sym 113692 picorv32.reg_pc[18]
.sym 113695 $abc$35683$n2891_1
.sym 113696 basesoc_picorv327[9]
.sym 113697 $abc$35683$n3878
.sym 113698 basesoc_picorv327[11]
.sym 113699 $abc$35683$n3948_1
.sym 113700 $abc$35683$n3056_1
.sym 113701 picorv32.cpu_state[2]
.sym 113702 $abc$35683$n5449
.sym 113703 $abc$35683$n3891
.sym 113704 picorv32.reg_pc[17]
.sym 113707 basesoc_picorv327[0]
.sym 113708 picorv32.cpu_state[4]
.sym 113709 $abc$35683$n4524_1
.sym 113710 $abc$35683$n4525
.sym 113711 picorv32.cpu_state[3]
.sym 113712 $abc$35683$n7061
.sym 113713 picorv32.cpu_state[0]
.sym 113714 picorv32.irq_pending[0]
.sym 113715 $abc$35683$n2891_1
.sym 113716 basesoc_picorv327[27]
.sym 113719 $abc$35683$n4241
.sym 113720 $abc$35683$n3367_1
.sym 113721 $abc$35683$n4070
.sym 113722 $abc$35683$n4068_1
.sym 113723 $abc$35683$n3878
.sym 113724 basesoc_picorv327[29]
.sym 113725 $abc$35683$n4071_1
.sym 113726 $abc$35683$n3056_1
.sym 113727 picorv32.irq_mask[0]
.sym 113728 picorv32.irq_state[1]
.sym 113729 picorv32.irq_pending[0]
.sym 113731 picorv32.irq_mask[0]
.sym 113732 picorv32.cpuregs_rs1[0]
.sym 113733 picorv32.instr_maskirq
.sym 113734 picorv32.cpu_state[2]
.sym 113735 picorv32.is_lui_auipc_jal
.sym 113736 picorv32.cpuregs_rs1[7]
.sym 113737 $abc$35683$n3925
.sym 113738 picorv32.cpu_state[2]
.sym 113739 $abc$35683$n3891
.sym 113740 picorv32.reg_pc[23]
.sym 113743 picorv32.cpuregs_rs1[3]
.sym 113744 picorv32.irq_mask[3]
.sym 113745 picorv32.instr_maskirq
.sym 113746 picorv32.cpu_state[2]
.sym 113747 $abc$35683$n4220
.sym 113748 $abc$35683$n3367_1
.sym 113749 $abc$35683$n3926
.sym 113750 $abc$35683$n3924
.sym 113751 $abc$35683$n3891
.sym 113752 picorv32.reg_pc[22]
.sym 113755 picorv32.is_lui_auipc_jal
.sym 113756 picorv32.cpu_state[2]
.sym 113757 picorv32.cpuregs_rs1[8]
.sym 113759 $abc$35683$n4221
.sym 113760 $abc$35683$n3367_1
.sym 113761 $abc$35683$n3934_1
.sym 113762 $abc$35683$n3931_1
.sym 113763 picorv32.is_lui_auipc_jal
.sym 113764 picorv32.cpuregs_rs1[6]
.sym 113765 $abc$35683$n3918
.sym 113766 picorv32.cpu_state[2]
.sym 113767 $abc$35683$n2891_1
.sym 113768 basesoc_picorv327[1]
.sym 113771 picorv32.is_lui_auipc_jal
.sym 113772 picorv32.cpuregs_rs1[14]
.sym 113773 $abc$35683$n3973_1
.sym 113774 picorv32.cpu_state[2]
.sym 113775 picorv32.is_lui_auipc_jal
.sym 113776 picorv32.cpuregs_rs1[19]
.sym 113777 $abc$35683$n4006_1
.sym 113778 picorv32.cpu_state[2]
.sym 113779 $abc$35683$n3878
.sym 113780 basesoc_picorv327[8]
.sym 113781 $abc$35683$n3927
.sym 113782 $abc$35683$n3056_1
.sym 113783 $abc$35683$n3878
.sym 113784 basesoc_picorv327[3]
.sym 113785 $abc$35683$n3893
.sym 113786 $abc$35683$n3056_1
.sym 113787 picorv32.is_lui_auipc_jal
.sym 113788 picorv32.cpuregs_rs1[21]
.sym 113789 $abc$35683$n4020
.sym 113790 picorv32.cpu_state[2]
.sym 113791 $abc$35683$n4227
.sym 113792 $abc$35683$n3367_1
.sym 113793 $abc$35683$n3974
.sym 113794 $abc$35683$n3972
.sym 113795 $abc$35683$n4225
.sym 113796 $abc$35683$n3367_1
.sym 113797 $abc$35683$n3960_1
.sym 113798 $abc$35683$n3958
.sym 113799 $abc$35683$n2891_1
.sym 113800 basesoc_picorv327[6]
.sym 113803 $abc$35683$n3878
.sym 113804 basesoc_picorv327[13]
.sym 113805 $abc$35683$n3961
.sym 113806 $abc$35683$n3056_1
.sym 113807 $abc$35683$n2891_1
.sym 113808 basesoc_picorv327[12]
.sym 113811 $abc$35683$n2891_1
.sym 113812 basesoc_picorv327[13]
.sym 113819 $abc$35683$n3878
.sym 113820 basesoc_picorv327[14]
.sym 113821 $abc$35683$n3968
.sym 113822 $abc$35683$n3056_1
.sym 113823 $abc$35683$n2891_1
.sym 113824 basesoc_picorv327[11]
.sym 113827 $abc$35683$n3878
.sym 113828 basesoc_picorv327[15]
.sym 113829 $abc$35683$n3975
.sym 113830 $abc$35683$n3056_1
.sym 113871 basesoc_uart_rx_fifo_level0[1]
.sym 113896 basesoc_uart_rx_fifo_level0[0]
.sym 113901 basesoc_uart_rx_fifo_level0[1]
.sym 113905 basesoc_uart_rx_fifo_level0[2]
.sym 113906 $auto$alumacc.cc:474:replace_alu$5996.C[2]
.sym 113909 basesoc_uart_rx_fifo_level0[3]
.sym 113910 $auto$alumacc.cc:474:replace_alu$5996.C[3]
.sym 113913 basesoc_uart_rx_fifo_level0[4]
.sym 113914 $auto$alumacc.cc:474:replace_alu$5996.C[4]
.sym 114015 serial_rx
.sym 114027 array_muxed2[0]
.sym 114028 array_muxed2[1]
.sym 114029 array_muxed2[2]
.sym 114030 array_muxed2[3]
.sym 114031 $abc$35683$n2839_1
.sym 114032 slave_sel[2]
.sym 114035 $abc$35683$n3525
.sym 114036 array_muxed2[1]
.sym 114037 $abc$35683$n3181
.sym 114038 $abc$35683$n3518
.sym 114039 $abc$35683$n3520_1
.sym 114040 array_muxed2[0]
.sym 114041 $abc$35683$n3181
.sym 114042 $abc$35683$n3518
.sym 114043 $abc$35683$n3518
.sym 114044 array_muxed2[3]
.sym 114045 $abc$35683$n3530
.sym 114046 $abc$35683$n3181
.sym 114047 $abc$35683$n3518
.sym 114048 array_muxed2[2]
.sym 114049 $abc$35683$n3527_1
.sym 114050 $abc$35683$n3181
.sym 114055 grant
.sym 114056 basesoc_picorv32_mem_instr
.sym 114057 basesoc_picorv32_mem_valid
.sym 114067 $abc$35683$n232
.sym 114068 basesoc_picorv32_trap
.sym 114075 $abc$35683$n232
.sym 114076 $abc$35683$n3185
.sym 114087 basesoc_picorv327[22]
.sym 114088 $abc$35683$n3857
.sym 114089 $abc$35683$n3769
.sym 114091 basesoc_picorv327[29]
.sym 114092 $abc$35683$n3863
.sym 114093 $abc$35683$n3769
.sym 114095 grant
.sym 114096 basesoc_picorv32_mem_instr
.sym 114097 basesoc_picorv32_mem_valid
.sym 114099 eventmanager_status_w[1]
.sym 114100 sys_rst
.sym 114101 user_btn1
.sym 114103 $abc$35683$n154
.sym 114107 basesoc_picorv327[9]
.sym 114108 $abc$35683$n3831
.sym 114109 $abc$35683$n3769
.sym 114111 $abc$35683$n2830
.sym 114112 grant
.sym 114113 basesoc_picorv32_mem_instr
.sym 114115 basesoc_picorv327[21]
.sym 114116 $abc$35683$n3855
.sym 114117 $abc$35683$n3769
.sym 114119 $abc$35683$n156
.sym 114123 user_btn1
.sym 114124 $abc$35683$n5810
.sym 114127 user_btn1
.sym 114128 $abc$35683$n5820
.sym 114131 $abc$35683$n3311_1
.sym 114132 $abc$35683$n3315
.sym 114133 $abc$35683$n154
.sym 114134 $abc$35683$n156
.sym 114135 waittimer1_count[3]
.sym 114136 waittimer1_count[4]
.sym 114137 waittimer1_count[5]
.sym 114138 waittimer1_count[8]
.sym 114139 waittimer1_count[0]
.sym 114140 waittimer1_count[1]
.sym 114141 waittimer1_count[2]
.sym 114142 $abc$35683$n180
.sym 114143 $abc$35683$n3312
.sym 114144 $abc$35683$n3313
.sym 114145 $abc$35683$n3314
.sym 114147 user_btn1
.sym 114148 $abc$35683$n5812
.sym 114152 waittimer1_count[0]
.sym 114156 waittimer1_count[1]
.sym 114157 $PACKER_VCC_NET
.sym 114160 waittimer1_count[2]
.sym 114161 $PACKER_VCC_NET
.sym 114162 $auto$alumacc.cc:474:replace_alu$5939.C[2]
.sym 114164 waittimer1_count[3]
.sym 114165 $PACKER_VCC_NET
.sym 114166 $auto$alumacc.cc:474:replace_alu$5939.C[3]
.sym 114168 waittimer1_count[4]
.sym 114169 $PACKER_VCC_NET
.sym 114170 $auto$alumacc.cc:474:replace_alu$5939.C[4]
.sym 114172 waittimer1_count[5]
.sym 114173 $PACKER_VCC_NET
.sym 114174 $auto$alumacc.cc:474:replace_alu$5939.C[5]
.sym 114176 waittimer1_count[6]
.sym 114177 $PACKER_VCC_NET
.sym 114178 $auto$alumacc.cc:474:replace_alu$5939.C[6]
.sym 114180 waittimer1_count[7]
.sym 114181 $PACKER_VCC_NET
.sym 114182 $auto$alumacc.cc:474:replace_alu$5939.C[7]
.sym 114184 waittimer1_count[8]
.sym 114185 $PACKER_VCC_NET
.sym 114186 $auto$alumacc.cc:474:replace_alu$5939.C[8]
.sym 114188 waittimer1_count[9]
.sym 114189 $PACKER_VCC_NET
.sym 114190 $auto$alumacc.cc:474:replace_alu$5939.C[9]
.sym 114192 waittimer1_count[10]
.sym 114193 $PACKER_VCC_NET
.sym 114194 $auto$alumacc.cc:474:replace_alu$5939.C[10]
.sym 114196 waittimer1_count[11]
.sym 114197 $PACKER_VCC_NET
.sym 114198 $auto$alumacc.cc:474:replace_alu$5939.C[11]
.sym 114200 waittimer1_count[12]
.sym 114201 $PACKER_VCC_NET
.sym 114202 $auto$alumacc.cc:474:replace_alu$5939.C[12]
.sym 114204 waittimer1_count[13]
.sym 114205 $PACKER_VCC_NET
.sym 114206 $auto$alumacc.cc:474:replace_alu$5939.C[13]
.sym 114208 waittimer1_count[14]
.sym 114209 $PACKER_VCC_NET
.sym 114210 $auto$alumacc.cc:474:replace_alu$5939.C[14]
.sym 114212 waittimer1_count[15]
.sym 114213 $PACKER_VCC_NET
.sym 114214 $auto$alumacc.cc:474:replace_alu$5939.C[15]
.sym 114216 waittimer1_count[16]
.sym 114217 $PACKER_VCC_NET
.sym 114218 $auto$alumacc.cc:474:replace_alu$5939.C[16]
.sym 114219 $abc$35683$n164
.sym 114223 basesoc_picorv327[14]
.sym 114224 $abc$35683$n3841_1
.sym 114225 $abc$35683$n3769
.sym 114227 $abc$35683$n162
.sym 114231 $abc$35683$n158
.sym 114235 $abc$35683$n158
.sym 114236 $abc$35683$n160
.sym 114237 $abc$35683$n162
.sym 114238 $abc$35683$n164
.sym 114239 basesoc_picorv327[8]
.sym 114240 $abc$35683$n3829_1
.sym 114241 $abc$35683$n3769
.sym 114243 basesoc_picorv327[10]
.sym 114244 $abc$35683$n3833_1
.sym 114245 $abc$35683$n3769
.sym 114247 sys_rst
.sym 114248 $abc$35683$n5836
.sym 114249 user_btn1
.sym 114251 sys_rst
.sym 114252 $abc$35683$n5834
.sym 114253 user_btn1
.sym 114255 sys_rst
.sym 114256 $abc$35683$n5824
.sym 114257 user_btn1
.sym 114259 sys_rst
.sym 114260 $abc$35683$n5816
.sym 114261 user_btn1
.sym 114263 picorv32.reg_next_pc[14]
.sym 114264 picorv32.reg_out[14]
.sym 114265 $abc$35683$n3673
.sym 114267 sys_rst
.sym 114268 $abc$35683$n5828
.sym 114269 user_btn1
.sym 114271 sys_rst
.sym 114272 $abc$35683$n5832
.sym 114273 user_btn1
.sym 114275 sys_rst
.sym 114276 $abc$35683$n5818
.sym 114277 user_btn1
.sym 114279 picorv32.reg_next_pc[7]
.sym 114280 picorv32.reg_out[7]
.sym 114281 $abc$35683$n3673
.sym 114283 basesoc_picorv327[7]
.sym 114284 $abc$35683$n3827_1
.sym 114285 $abc$35683$n3769
.sym 114287 picorv32.reg_next_pc[2]
.sym 114288 $abc$35683$n3674
.sym 114289 $abc$35683$n3673
.sym 114290 $abc$35683$n3675
.sym 114291 picorv32.reg_next_pc[29]
.sym 114292 picorv32.reg_out[29]
.sym 114293 $abc$35683$n3673
.sym 114295 picorv32.reg_next_pc[4]
.sym 114296 $abc$35683$n3688
.sym 114297 picorv32.irq_state[0]
.sym 114298 $abc$35683$n3673
.sym 114299 basesoc_picorv327[12]
.sym 114300 $abc$35683$n3837
.sym 114301 $abc$35683$n3769
.sym 114303 picorv32.reg_next_pc[12]
.sym 114304 picorv32.reg_out[12]
.sym 114305 $abc$35683$n3673
.sym 114307 picorv32.reg_out[7]
.sym 114308 picorv32.alu_out_q[7]
.sym 114309 picorv32.latched_stalu
.sym 114311 $abc$35683$n4869
.sym 114312 $abc$35683$n5269
.sym 114313 $abc$35683$n3688
.sym 114314 $abc$35683$n2868
.sym 114315 $abc$35683$n4622
.sym 114316 $abc$35683$n4626
.sym 114317 $abc$35683$n5472
.sym 114318 $abc$35683$n4627
.sym 114319 $abc$35683$n3019
.sym 114320 picorv32.irq_state[1]
.sym 114321 $abc$35683$n3681
.sym 114322 $abc$35683$n2868
.sym 114323 picorv32.cpu_state[4]
.sym 114324 basesoc_picorv327[13]
.sym 114327 $abc$35683$n231
.sym 114328 picorv32.reg_pc[2]
.sym 114329 picorv32.latched_compr
.sym 114330 $abc$35683$n4132
.sym 114331 picorv32.reg_next_pc[4]
.sym 114332 picorv32.irq_state[0]
.sym 114333 $abc$35683$n4139
.sym 114334 $abc$35683$n4138
.sym 114335 $abc$35683$n4135
.sym 114336 $abc$35683$n4136
.sym 114339 picorv32.reg_next_pc[3]
.sym 114340 $abc$35683$n3681
.sym 114341 $abc$35683$n3673
.sym 114342 $abc$35683$n3675
.sym 114343 picorv32.reg_out[25]
.sym 114344 picorv32.alu_out_q[25]
.sym 114345 picorv32.latched_stalu
.sym 114346 $abc$35683$n3673
.sym 114347 picorv32.reg_next_pc[12]
.sym 114348 picorv32.irq_state[0]
.sym 114349 $abc$35683$n231
.sym 114350 $abc$35683$n5285
.sym 114351 picorv32.reg_next_pc[5]
.sym 114352 $abc$35683$n3692
.sym 114353 $abc$35683$n3673
.sym 114354 $abc$35683$n3675
.sym 114355 $abc$35683$n3016
.sym 114356 $abc$35683$n3021
.sym 114359 $abc$35683$n3027_1
.sym 114360 picorv32.irq_state[1]
.sym 114361 $abc$35683$n3720
.sym 114362 $abc$35683$n2868
.sym 114363 $PACKER_GND_NET
.sym 114367 picorv32.reg_next_pc[21]
.sym 114368 $abc$35683$n3756_1
.sym 114369 $abc$35683$n3673
.sym 114370 $abc$35683$n3675
.sym 114371 $abc$35683$n4162
.sym 114372 $abc$35683$n4163
.sym 114375 picorv32.reg_out[20]
.sym 114376 picorv32.alu_out_q[20]
.sym 114377 picorv32.latched_stalu
.sym 114379 $abc$35683$n4869
.sym 114383 $abc$35683$n4543
.sym 114384 picorv32.cpuregs_rs1[2]
.sym 114385 $abc$35683$n4540
.sym 114387 picorv32.reg_out[25]
.sym 114388 picorv32.alu_out_q[25]
.sym 114389 picorv32.latched_stalu
.sym 114390 $abc$35683$n2868
.sym 114391 $abc$35683$n5311
.sym 114392 $abc$35683$n231
.sym 114393 $abc$35683$n4202
.sym 114394 $abc$35683$n4203
.sym 114395 picorv32.irq_state[1]
.sym 114396 picorv32.irq_state[0]
.sym 114399 $abc$35683$n4192
.sym 114400 $abc$35683$n4193
.sym 114403 picorv32.reg_out[23]
.sym 114404 picorv32.alu_out_q[23]
.sym 114405 picorv32.latched_stalu
.sym 114407 $abc$35683$n4195
.sym 114408 $abc$35683$n4196
.sym 114411 picorv32.cpu_state[3]
.sym 114412 $abc$35683$n7063
.sym 114413 picorv32.cpu_state[0]
.sym 114414 picorv32.irq_pending[4]
.sym 114415 picorv32.irq_state[0]
.sym 114416 picorv32.reg_next_pc[31]
.sym 114417 $abc$35683$n3023_1
.sym 114418 picorv32.irq_state[1]
.sym 114419 $abc$35683$n3675
.sym 114420 picorv32.reg_next_pc[24]
.sym 114421 $abc$35683$n3768
.sym 114423 picorv32.irq_mask[4]
.sym 114424 picorv32.irq_state[1]
.sym 114425 picorv32.irq_pending[4]
.sym 114427 $abc$35683$n5313
.sym 114428 $abc$35683$n231
.sym 114429 $abc$35683$n4205
.sym 114430 $abc$35683$n4206
.sym 114431 $abc$35683$n3675
.sym 114432 picorv32.reg_next_pc[31]
.sym 114433 $abc$35683$n3796
.sym 114435 $abc$35683$n3015
.sym 114436 picorv32.irq_state[1]
.sym 114437 $abc$35683$n3764_1
.sym 114438 $abc$35683$n2868
.sym 114440 picorv32.reg_pc[2]
.sym 114441 picorv32.decoded_imm[2]
.sym 114444 picorv32.reg_pc[3]
.sym 114445 picorv32.decoded_imm[3]
.sym 114446 $auto$alumacc.cc:474:replace_alu$5984.C[3]
.sym 114448 picorv32.reg_pc[4]
.sym 114449 picorv32.decoded_imm[4]
.sym 114450 $auto$alumacc.cc:474:replace_alu$5984.C[4]
.sym 114452 picorv32.reg_pc[5]
.sym 114453 picorv32.decoded_imm[5]
.sym 114454 $auto$alumacc.cc:474:replace_alu$5984.C[5]
.sym 114456 picorv32.reg_pc[6]
.sym 114457 picorv32.decoded_imm[6]
.sym 114458 $auto$alumacc.cc:474:replace_alu$5984.C[6]
.sym 114460 picorv32.reg_pc[7]
.sym 114461 picorv32.decoded_imm[7]
.sym 114462 $auto$alumacc.cc:474:replace_alu$5984.C[7]
.sym 114464 picorv32.reg_pc[8]
.sym 114465 picorv32.decoded_imm[8]
.sym 114466 $auto$alumacc.cc:474:replace_alu$5984.C[8]
.sym 114468 picorv32.reg_pc[9]
.sym 114469 picorv32.decoded_imm[9]
.sym 114470 $auto$alumacc.cc:474:replace_alu$5984.C[9]
.sym 114472 picorv32.reg_pc[10]
.sym 114473 picorv32.decoded_imm[10]
.sym 114474 $auto$alumacc.cc:474:replace_alu$5984.C[10]
.sym 114476 picorv32.reg_pc[11]
.sym 114477 picorv32.decoded_imm[11]
.sym 114478 $auto$alumacc.cc:474:replace_alu$5984.C[11]
.sym 114480 picorv32.reg_pc[12]
.sym 114481 picorv32.decoded_imm[12]
.sym 114482 $auto$alumacc.cc:474:replace_alu$5984.C[12]
.sym 114484 picorv32.reg_pc[13]
.sym 114485 picorv32.decoded_imm[13]
.sym 114486 $auto$alumacc.cc:474:replace_alu$5984.C[13]
.sym 114488 picorv32.reg_pc[14]
.sym 114489 picorv32.decoded_imm[14]
.sym 114490 $auto$alumacc.cc:474:replace_alu$5984.C[14]
.sym 114492 picorv32.reg_pc[15]
.sym 114493 picorv32.decoded_imm[15]
.sym 114494 $auto$alumacc.cc:474:replace_alu$5984.C[15]
.sym 114496 picorv32.reg_pc[16]
.sym 114497 picorv32.decoded_imm[16]
.sym 114498 $auto$alumacc.cc:474:replace_alu$5984.C[16]
.sym 114500 picorv32.reg_pc[17]
.sym 114501 picorv32.decoded_imm[17]
.sym 114502 $auto$alumacc.cc:474:replace_alu$5984.C[17]
.sym 114504 picorv32.reg_pc[18]
.sym 114505 picorv32.decoded_imm[18]
.sym 114506 $auto$alumacc.cc:474:replace_alu$5984.C[18]
.sym 114508 picorv32.reg_pc[19]
.sym 114509 picorv32.decoded_imm[19]
.sym 114510 $auto$alumacc.cc:474:replace_alu$5984.C[19]
.sym 114512 picorv32.reg_pc[20]
.sym 114513 picorv32.decoded_imm[20]
.sym 114514 $auto$alumacc.cc:474:replace_alu$5984.C[20]
.sym 114516 picorv32.reg_pc[21]
.sym 114517 picorv32.decoded_imm[21]
.sym 114518 $auto$alumacc.cc:474:replace_alu$5984.C[21]
.sym 114520 picorv32.reg_pc[22]
.sym 114521 picorv32.decoded_imm[22]
.sym 114522 $auto$alumacc.cc:474:replace_alu$5984.C[22]
.sym 114524 picorv32.reg_pc[23]
.sym 114525 picorv32.decoded_imm[23]
.sym 114526 $auto$alumacc.cc:474:replace_alu$5984.C[23]
.sym 114528 picorv32.reg_pc[24]
.sym 114529 picorv32.decoded_imm[24]
.sym 114530 $auto$alumacc.cc:474:replace_alu$5984.C[24]
.sym 114532 picorv32.reg_pc[25]
.sym 114533 picorv32.decoded_imm[25]
.sym 114534 $auto$alumacc.cc:474:replace_alu$5984.C[25]
.sym 114536 picorv32.reg_pc[26]
.sym 114537 picorv32.decoded_imm[26]
.sym 114538 $auto$alumacc.cc:474:replace_alu$5984.C[26]
.sym 114540 picorv32.reg_pc[27]
.sym 114541 picorv32.decoded_imm[27]
.sym 114542 $auto$alumacc.cc:474:replace_alu$5984.C[27]
.sym 114544 picorv32.reg_pc[28]
.sym 114545 picorv32.decoded_imm[28]
.sym 114546 $auto$alumacc.cc:474:replace_alu$5984.C[28]
.sym 114548 picorv32.reg_pc[29]
.sym 114549 picorv32.decoded_imm[29]
.sym 114550 $auto$alumacc.cc:474:replace_alu$5984.C[29]
.sym 114552 picorv32.reg_pc[30]
.sym 114553 picorv32.decoded_imm[30]
.sym 114554 $auto$alumacc.cc:474:replace_alu$5984.C[30]
.sym 114556 picorv32.reg_pc[31]
.sym 114557 picorv32.decoded_imm[31]
.sym 114558 $auto$alumacc.cc:474:replace_alu$5984.C[31]
.sym 114559 picorv32.cpu_state[3]
.sym 114560 $abc$35683$n7082
.sym 114561 picorv32.cpu_state[0]
.sym 114562 picorv32.irq_pending[23]
.sym 114563 picorv32.irq_mask[23]
.sym 114564 $abc$35683$n3384_1
.sym 114565 $abc$35683$n4689
.sym 114567 picorv32.cpu_state[3]
.sym 114568 $abc$35683$n7070
.sym 114569 picorv32.cpu_state[0]
.sym 114570 picorv32.irq_pending[11]
.sym 114571 $abc$35683$n3891
.sym 114572 picorv32.reg_pc[13]
.sym 114575 basesoc_picorv327[26]
.sym 114576 picorv32.cpu_state[4]
.sym 114577 picorv32.cpu_state[3]
.sym 114578 $abc$35683$n7085
.sym 114579 picorv32.irq_pending[28]
.sym 114580 picorv32.cpu_state[0]
.sym 114581 $abc$35683$n4718_1
.sym 114583 basesoc_picorv327[28]
.sym 114584 picorv32.cpu_state[4]
.sym 114585 picorv32.cpu_state[3]
.sym 114586 $abc$35683$n7087
.sym 114587 picorv32.cpuregs_rs1[26]
.sym 114591 basesoc_picorv327[22]
.sym 114592 picorv32.cpu_state[4]
.sym 114593 picorv32.cpu_state[3]
.sym 114594 $abc$35683$n7081
.sym 114595 picorv32.irq_mask[27]
.sym 114596 picorv32.irq_pending[27]
.sym 114597 picorv32.irq_mask[24]
.sym 114598 picorv32.irq_pending[24]
.sym 114599 picorv32.irq_pending[16]
.sym 114600 picorv32.cpu_state[0]
.sym 114601 $abc$35683$n4647_1
.sym 114603 picorv32.cpuregs_rs1[16]
.sym 114607 picorv32.irq_mask[22]
.sym 114608 $abc$35683$n3384_1
.sym 114609 $abc$35683$n4682
.sym 114611 picorv32.cpuregs_rs1[10]
.sym 114615 picorv32.irq_pending[22]
.sym 114616 picorv32.cpu_state[0]
.sym 114617 $abc$35683$n4683
.sym 114619 $abc$35683$n7074
.sym 114620 picorv32.cpu_state[3]
.sym 114621 $abc$35683$n5474
.sym 114622 $abc$35683$n4640
.sym 114623 basesoc_picorv327[16]
.sym 114624 picorv32.cpu_state[4]
.sym 114625 picorv32.cpu_state[3]
.sym 114626 $abc$35683$n7075
.sym 114627 picorv32.irq_mask[16]
.sym 114628 $abc$35683$n3384_1
.sym 114629 $abc$35683$n4646
.sym 114631 picorv32.cpu_state[4]
.sym 114632 basesoc_picorv327[21]
.sym 114633 picorv32.cpuregs_rs1[21]
.sym 114634 $abc$35683$n4543
.sym 114635 picorv32.cpu_state[4]
.sym 114636 basesoc_picorv327[15]
.sym 114637 picorv32.cpu_state[0]
.sym 114638 picorv32.irq_pending[15]
.sym 114639 picorv32.cpu_state[3]
.sym 114640 $abc$35683$n7080
.sym 114641 picorv32.cpu_state[0]
.sym 114642 picorv32.irq_pending[21]
.sym 114643 picorv32.irq_mask[21]
.sym 114644 $abc$35683$n3384_1
.sym 114645 $abc$35683$n4677
.sym 114646 $abc$35683$n4676
.sym 114647 basesoc_picorv327[29]
.sym 114648 picorv32.cpu_state[4]
.sym 114649 picorv32.cpu_state[3]
.sym 114650 $abc$35683$n7088
.sym 114651 picorv32.cpuregs_rs1[22]
.sym 114655 picorv32.cpuregs_rs1[20]
.sym 114659 picorv32.cpuregs_rs1[15]
.sym 114660 picorv32.irq_mask[15]
.sym 114661 picorv32.instr_maskirq
.sym 114662 picorv32.cpu_state[2]
.sym 114663 picorv32.cpuregs_rs1[7]
.sym 114667 picorv32.irq_mask[29]
.sym 114668 $abc$35683$n3384_1
.sym 114669 $abc$35683$n4723_1
.sym 114671 picorv32.cpu_state[3]
.sym 114672 $abc$35683$n7073
.sym 114673 picorv32.cpu_state[0]
.sym 114674 picorv32.irq_pending[14]
.sym 114675 picorv32.cpuregs_rs1[29]
.sym 114679 picorv32.cpuregs_rs1[23]
.sym 114683 picorv32.cpuregs_rs1[1]
.sym 114687 picorv32.cpuregs_rs1[0]
.sym 114691 picorv32.irq_pending[29]
.sym 114692 picorv32.cpu_state[0]
.sym 114693 $abc$35683$n4724_1
.sym 114695 $abc$35683$n3891
.sym 114696 picorv32.reg_pc[6]
.sym 114699 picorv32.reg_pc[24]
.sym 114700 $abc$35683$n3891
.sym 114701 picorv32.cpu_state[2]
.sym 114702 $abc$35683$n4041
.sym 114703 picorv32.cpuregs_rs1[14]
.sym 114707 basesoc_picorv327[14]
.sym 114708 picorv32.cpu_state[4]
.sym 114709 $abc$35683$n4633
.sym 114711 picorv32.irq_mask[14]
.sym 114712 $abc$35683$n3384_1
.sym 114713 $abc$35683$n4632
.sym 114715 $abc$35683$n3891
.sym 114716 picorv32.reg_pc[7]
.sym 114719 picorv32.cpuregs_rs1[3]
.sym 114723 picorv32.cpuregs_rs1[21]
.sym 114727 $abc$35683$n3891
.sym 114728 picorv32.reg_pc[14]
.sym 114731 $abc$35683$n2891_1
.sym 114732 basesoc_picorv327[23]
.sym 114735 picorv32.reg_pc[8]
.sym 114736 $abc$35683$n3891
.sym 114737 picorv32.cpu_state[2]
.sym 114738 $abc$35683$n3932_1
.sym 114739 $abc$35683$n3878
.sym 114740 basesoc_picorv327[21]
.sym 114741 $abc$35683$n4014
.sym 114742 $abc$35683$n3056_1
.sym 114743 $abc$35683$n3891
.sym 114744 picorv32.reg_pc[21]
.sym 114747 picorv32.reg_pc[20]
.sym 114748 $abc$35683$n3891
.sym 114749 picorv32.cpu_state[2]
.sym 114750 $abc$35683$n4013
.sym 114751 $abc$35683$n3891
.sym 114752 picorv32.reg_pc[19]
.sym 114755 $abc$35683$n3878
.sym 114756 basesoc_picorv327[25]
.sym 114757 $abc$35683$n4042_1
.sym 114758 $abc$35683$n3056_1
.sym 114759 $abc$35683$n3878
.sym 114760 basesoc_picorv327[9]
.sym 114761 $abc$35683$n3933_1
.sym 114762 $abc$35683$n3056_1
.sym 114771 $abc$35683$n2891_1
.sym 114772 basesoc_picorv327[7]
.sym 114783 $abc$35683$n2891_1
.sym 114784 basesoc_picorv327[19]
.sym 114824 basesoc_uart_rx_fifo_level0[0]
.sym 114826 $PACKER_VCC_NET
.sym 114828 $PACKER_VCC_NET
.sym 114829 basesoc_uart_rx_fifo_level0[0]
.sym 114835 $abc$35683$n6035
.sym 114836 $abc$35683$n6036
.sym 114837 basesoc_uart_rx_fifo_wrport_we
.sym 114839 basesoc_uart_rx_fifo_level0[0]
.sym 114840 basesoc_uart_rx_fifo_level0[1]
.sym 114841 basesoc_uart_rx_fifo_level0[2]
.sym 114842 basesoc_uart_rx_fifo_level0[3]
.sym 114843 sys_rst
.sym 114844 basesoc_uart_rx_fifo_do_read
.sym 114845 basesoc_uart_rx_fifo_wrport_we
.sym 114851 sys_rst
.sym 114852 basesoc_uart_rx_fifo_do_read
.sym 114853 basesoc_uart_rx_fifo_wrport_we
.sym 114854 basesoc_uart_rx_fifo_level0[0]
.sym 114856 basesoc_uart_rx_fifo_level0[0]
.sym 114860 basesoc_uart_rx_fifo_level0[1]
.sym 114861 $PACKER_VCC_NET
.sym 114864 basesoc_uart_rx_fifo_level0[2]
.sym 114865 $PACKER_VCC_NET
.sym 114866 $auto$alumacc.cc:474:replace_alu$5930.C[2]
.sym 114868 basesoc_uart_rx_fifo_level0[3]
.sym 114869 $PACKER_VCC_NET
.sym 114870 $auto$alumacc.cc:474:replace_alu$5930.C[3]
.sym 114872 basesoc_uart_rx_fifo_level0[4]
.sym 114873 $PACKER_VCC_NET
.sym 114874 $auto$alumacc.cc:474:replace_alu$5930.C[4]
.sym 114875 $abc$35683$n6038
.sym 114876 $abc$35683$n6039
.sym 114877 basesoc_uart_rx_fifo_wrport_we
.sym 114879 $abc$35683$n6044
.sym 114880 $abc$35683$n6045
.sym 114881 basesoc_uart_rx_fifo_wrport_we
.sym 114883 $abc$35683$n6041
.sym 114884 $abc$35683$n6042
.sym 114885 basesoc_uart_rx_fifo_wrport_we
.sym 114971 regs0
.sym 114987 basesoc_picorv323[1]
.sym 114995 basesoc_picorv323[9]
.sym 114999 basesoc_picorv323[2]
.sym 115011 basesoc_picorv323[11]
.sym 115015 array_muxed0[28]
.sym 115016 array_muxed0[26]
.sym 115017 array_muxed0[27]
.sym 115023 array_muxed0[28]
.sym 115024 array_muxed0[27]
.sym 115025 array_muxed0[26]
.sym 115027 array_muxed0[26]
.sym 115028 array_muxed0[28]
.sym 115029 array_muxed0[27]
.sym 115035 $abc$35683$n3769
.sym 115047 $abc$35683$n2904_1
.sym 115048 picorv32.mem_do_wdata
.sym 115051 $abc$35683$n2905
.sym 115052 $abc$35683$n3188
.sym 115053 $abc$35683$n232
.sym 115054 basesoc_picorv32_trap
.sym 115055 $abc$35683$n2904_1
.sym 115056 $abc$35683$n3188
.sym 115057 $abc$35683$n3189
.sym 115058 $abc$35683$n3181
.sym 115059 $abc$35683$n2978
.sym 115063 $abc$35683$n3185
.sym 115064 $abc$35683$n3181
.sym 115065 $abc$35683$n2978
.sym 115071 basesoc_picorv32_mem_valid
.sym 115072 $abc$35683$n3185
.sym 115073 $abc$35683$n2905
.sym 115080 $abc$35683$n5192
.sym 115081 picorv32.decoded_imm_uj[1]
.sym 115084 $abc$35683$n4496
.sym 115085 picorv32.decoded_imm_uj[2]
.sym 115086 $auto$alumacc.cc:474:replace_alu$5981.C[2]
.sym 115088 $abc$35683$n4499
.sym 115089 picorv32.decoded_imm_uj[3]
.sym 115090 $auto$alumacc.cc:474:replace_alu$5981.C[3]
.sym 115092 $abc$35683$n4502
.sym 115093 picorv32.decoded_imm_uj[4]
.sym 115094 $auto$alumacc.cc:474:replace_alu$5981.C[4]
.sym 115096 $abc$35683$n4505
.sym 115097 picorv32.decoded_imm_uj[5]
.sym 115098 $auto$alumacc.cc:474:replace_alu$5981.C[5]
.sym 115100 $abc$35683$n4508
.sym 115101 picorv32.decoded_imm_uj[6]
.sym 115102 $auto$alumacc.cc:474:replace_alu$5981.C[6]
.sym 115104 $abc$35683$n4511
.sym 115105 picorv32.decoded_imm_uj[7]
.sym 115106 $auto$alumacc.cc:474:replace_alu$5981.C[7]
.sym 115108 $abc$35683$n4514
.sym 115109 picorv32.decoded_imm_uj[8]
.sym 115110 $auto$alumacc.cc:474:replace_alu$5981.C[8]
.sym 115112 $abc$35683$n4517
.sym 115113 picorv32.decoded_imm_uj[9]
.sym 115114 $auto$alumacc.cc:474:replace_alu$5981.C[9]
.sym 115116 $abc$35683$n4520
.sym 115117 picorv32.decoded_imm_uj[10]
.sym 115118 $auto$alumacc.cc:474:replace_alu$5981.C[10]
.sym 115120 $abc$35683$n4523
.sym 115121 picorv32.decoded_imm_uj[11]
.sym 115122 $auto$alumacc.cc:474:replace_alu$5981.C[11]
.sym 115124 $abc$35683$n4526
.sym 115125 picorv32.decoded_imm_uj[12]
.sym 115126 $auto$alumacc.cc:474:replace_alu$5981.C[12]
.sym 115128 $abc$35683$n4529
.sym 115129 picorv32.decoded_imm_uj[13]
.sym 115130 $auto$alumacc.cc:474:replace_alu$5981.C[13]
.sym 115132 $abc$35683$n4532
.sym 115133 picorv32.decoded_imm_uj[14]
.sym 115134 $auto$alumacc.cc:474:replace_alu$5981.C[14]
.sym 115136 $abc$35683$n4535
.sym 115137 picorv32.decoded_imm_uj[15]
.sym 115138 $auto$alumacc.cc:474:replace_alu$5981.C[15]
.sym 115140 $abc$35683$n4538
.sym 115141 picorv32.decoded_imm_uj[16]
.sym 115142 $auto$alumacc.cc:474:replace_alu$5981.C[16]
.sym 115144 $abc$35683$n4541
.sym 115145 picorv32.decoded_imm_uj[17]
.sym 115146 $auto$alumacc.cc:474:replace_alu$5981.C[17]
.sym 115148 $abc$35683$n4544
.sym 115149 picorv32.decoded_imm_uj[18]
.sym 115150 $auto$alumacc.cc:474:replace_alu$5981.C[18]
.sym 115152 $abc$35683$n4547
.sym 115153 picorv32.decoded_imm_uj[19]
.sym 115154 $auto$alumacc.cc:474:replace_alu$5981.C[19]
.sym 115156 $abc$35683$n4550
.sym 115157 picorv32.decoded_imm_uj[20]
.sym 115158 $auto$alumacc.cc:474:replace_alu$5981.C[20]
.sym 115160 $abc$35683$n4553
.sym 115161 picorv32.decoded_imm_uj[21]
.sym 115162 $auto$alumacc.cc:474:replace_alu$5981.C[21]
.sym 115164 $abc$35683$n4556
.sym 115165 picorv32.decoded_imm_uj[22]
.sym 115166 $auto$alumacc.cc:474:replace_alu$5981.C[22]
.sym 115168 $abc$35683$n4559
.sym 115169 picorv32.decoded_imm_uj[23]
.sym 115170 $auto$alumacc.cc:474:replace_alu$5981.C[23]
.sym 115172 $abc$35683$n4562
.sym 115173 picorv32.decoded_imm_uj[24]
.sym 115174 $auto$alumacc.cc:474:replace_alu$5981.C[24]
.sym 115176 $abc$35683$n4565
.sym 115177 picorv32.decoded_imm_uj[25]
.sym 115178 $auto$alumacc.cc:474:replace_alu$5981.C[25]
.sym 115180 $abc$35683$n4568
.sym 115181 picorv32.decoded_imm_uj[26]
.sym 115182 $auto$alumacc.cc:474:replace_alu$5981.C[26]
.sym 115184 $abc$35683$n4571
.sym 115185 picorv32.decoded_imm_uj[27]
.sym 115186 $auto$alumacc.cc:474:replace_alu$5981.C[27]
.sym 115188 $abc$35683$n4574
.sym 115189 picorv32.decoded_imm_uj[28]
.sym 115190 $auto$alumacc.cc:474:replace_alu$5981.C[28]
.sym 115192 $abc$35683$n4577
.sym 115193 picorv32.decoded_imm_uj[29]
.sym 115194 $auto$alumacc.cc:474:replace_alu$5981.C[29]
.sym 115196 $abc$35683$n4580
.sym 115197 picorv32.decoded_imm_uj[30]
.sym 115198 $auto$alumacc.cc:474:replace_alu$5981.C[30]
.sym 115200 $abc$35683$n4583
.sym 115201 picorv32.decoded_imm_uj[31]
.sym 115202 $auto$alumacc.cc:474:replace_alu$5981.C[31]
.sym 115203 picorv32.mem_rdata_latched[13]
.sym 115207 basesoc_picorv327[15]
.sym 115208 $abc$35683$n3843
.sym 115209 $abc$35683$n3769
.sym 115211 picorv32.reg_next_pc[23]
.sym 115212 picorv32.reg_out[23]
.sym 115213 $abc$35683$n3673
.sym 115215 picorv32.reg_next_pc[11]
.sym 115216 $abc$35683$n3716_1
.sym 115217 $abc$35683$n3673
.sym 115218 $abc$35683$n3675
.sym 115219 $abc$35683$n4705
.sym 115220 $abc$35683$n4496
.sym 115221 $abc$35683$n3044
.sym 115222 picorv32.instr_jal
.sym 115223 picorv32.reg_next_pc[11]
.sym 115224 picorv32.reg_out[11]
.sym 115225 $abc$35683$n3673
.sym 115227 basesoc_picorv327[11]
.sym 115228 $abc$35683$n3835_1
.sym 115229 $abc$35683$n3769
.sym 115231 basesoc_picorv327[23]
.sym 115232 $abc$35683$n3859
.sym 115233 $abc$35683$n3769
.sym 115235 picorv32.reg_next_pc[19]
.sym 115236 $abc$35683$n3748_1
.sym 115237 $abc$35683$n3673
.sym 115238 $abc$35683$n3675
.sym 115239 picorv32.reg_out[19]
.sym 115240 picorv32.alu_out_q[19]
.sym 115241 picorv32.latched_stalu
.sym 115243 $abc$35683$n4496
.sym 115244 $abc$35683$n5446
.sym 115245 $abc$35683$n5447
.sym 115247 $abc$35683$n4147
.sym 115248 $abc$35683$n4148
.sym 115251 $abc$35683$n3716_1
.sym 115252 $abc$35683$n2868
.sym 115253 $abc$35683$n4160
.sym 115254 $abc$35683$n4159
.sym 115255 picorv32.reg_next_pc[7]
.sym 115256 $abc$35683$n3700
.sym 115257 $abc$35683$n3673
.sym 115258 $abc$35683$n3675
.sym 115259 $abc$35683$n3011
.sym 115260 picorv32.irq_state[1]
.sym 115261 $abc$35683$n3700
.sym 115262 $abc$35683$n2868
.sym 115263 picorv32.reg_next_pc[12]
.sym 115264 $abc$35683$n3720
.sym 115265 $abc$35683$n3673
.sym 115266 $abc$35683$n3675
.sym 115267 $abc$35683$n4526
.sym 115271 basesoc_picorv327[28]
.sym 115272 $abc$35683$n3861
.sym 115273 $abc$35683$n3769
.sym 115275 picorv32.reg_next_pc[3]
.sym 115276 picorv32.reg_out[3]
.sym 115277 $abc$35683$n3673
.sym 115279 basesoc_picorv327[13]
.sym 115280 $abc$35683$n3839_1
.sym 115281 $abc$35683$n3769
.sym 115283 picorv32.reg_next_pc[13]
.sym 115284 picorv32.reg_out[13]
.sym 115285 $abc$35683$n3673
.sym 115287 picorv32.reg_next_pc[2]
.sym 115288 picorv32.irq_state[0]
.sym 115289 $abc$35683$n4133
.sym 115291 basesoc_picorv327[3]
.sym 115292 $abc$35683$n3819
.sym 115293 $abc$35683$n3769
.sym 115295 picorv32.reg_out[13]
.sym 115296 picorv32.alu_out_q[13]
.sym 115297 picorv32.latched_stalu
.sym 115299 basesoc_picorv327[30]
.sym 115300 $abc$35683$n3865
.sym 115301 $abc$35683$n3769
.sym 115303 $abc$35683$n4543
.sym 115304 picorv32.cpuregs_rs1[30]
.sym 115305 $abc$35683$n4726_1
.sym 115306 $abc$35683$n4728_1
.sym 115307 $abc$35683$n4141
.sym 115308 $abc$35683$n4142
.sym 115311 $abc$35683$n4189
.sym 115312 $abc$35683$n4190
.sym 115315 $abc$35683$n3033
.sym 115316 picorv32.irq_state[1]
.sym 115317 $abc$35683$n3692
.sym 115318 $abc$35683$n2868
.sym 115319 picorv32.reg_next_pc[30]
.sym 115320 picorv32.reg_out[30]
.sym 115321 $abc$35683$n3673
.sym 115323 $abc$35683$n3022_1
.sym 115324 picorv32.irq_state[1]
.sym 115325 $abc$35683$n3756_1
.sym 115326 $abc$35683$n2868
.sym 115327 $abc$35683$n3675
.sym 115328 picorv32.reg_next_pc[25]
.sym 115329 $abc$35683$n3772
.sym 115331 picorv32.reg_next_pc[28]
.sym 115332 picorv32.reg_out[28]
.sym 115333 $abc$35683$n3673
.sym 115335 picorv32.reg_next_pc[20]
.sym 115336 $abc$35683$n3752_1
.sym 115337 $abc$35683$n3673
.sym 115338 $abc$35683$n3675
.sym 115339 picorv32.latched_compr
.sym 115343 picorv32.reg_next_pc[22]
.sym 115344 $abc$35683$n3760_1
.sym 115345 $abc$35683$n3673
.sym 115346 $abc$35683$n3675
.sym 115347 $abc$35683$n4553
.sym 115351 $abc$35683$n4869
.sym 115352 $abc$35683$n5305
.sym 115353 $abc$35683$n3760_1
.sym 115354 $abc$35683$n2868
.sym 115355 picorv32.irq_state[0]
.sym 115356 picorv32.reg_next_pc[25]
.sym 115357 $abc$35683$n3002_1
.sym 115358 picorv32.irq_state[1]
.sym 115359 picorv32.irq_state[0]
.sym 115360 picorv32.reg_next_pc[22]
.sym 115361 $abc$35683$n3030
.sym 115362 picorv32.irq_state[1]
.sym 115363 picorv32.reg_next_pc[23]
.sym 115364 $abc$35683$n3764_1
.sym 115365 $abc$35683$n3673
.sym 115366 $abc$35683$n3675
.sym 115367 picorv32.reg_next_pc[23]
.sym 115368 picorv32.irq_state[0]
.sym 115369 $abc$35683$n231
.sym 115370 $abc$35683$n5307
.sym 115371 picorv32.irq_state[0]
.sym 115372 picorv32.reg_next_pc[20]
.sym 115373 $abc$35683$n3003_1
.sym 115374 picorv32.irq_state[1]
.sym 115375 $abc$35683$n4869
.sym 115376 $abc$35683$n5301
.sym 115377 $abc$35683$n3752_1
.sym 115378 $abc$35683$n2868
.sym 115379 $abc$35683$n4183
.sym 115380 $abc$35683$n4184
.sym 115383 $abc$35683$n4186
.sym 115384 $abc$35683$n4187
.sym 115387 picorv32.reg_next_pc[24]
.sym 115388 picorv32.irq_state[0]
.sym 115389 $abc$35683$n231
.sym 115390 $abc$35683$n5309
.sym 115391 picorv32.reg_next_pc[19]
.sym 115392 picorv32.irq_state[0]
.sym 115393 $abc$35683$n231
.sym 115394 $abc$35683$n5299
.sym 115395 $abc$35683$n3025_1
.sym 115396 picorv32.irq_state[1]
.sym 115397 $abc$35683$n3748_1
.sym 115398 $abc$35683$n2868
.sym 115399 $abc$35683$n4562
.sym 115403 picorv32.reg_out[30]
.sym 115404 picorv32.alu_out_q[30]
.sym 115405 picorv32.latched_stalu
.sym 115407 $abc$35683$n4556
.sym 115411 $abc$35683$n4208
.sym 115412 $abc$35683$n4210
.sym 115415 picorv32.reg_next_pc[27]
.sym 115416 picorv32.irq_state[0]
.sym 115417 $abc$35683$n231
.sym 115418 $abc$35683$n5315
.sym 115419 picorv32.reg_next_pc[28]
.sym 115420 $abc$35683$n3784_1
.sym 115421 $abc$35683$n3673
.sym 115422 $abc$35683$n3675
.sym 115423 $abc$35683$n4559
.sym 115427 $abc$35683$n4580
.sym 115431 picorv32.cpu_state[3]
.sym 115432 $abc$35683$n7071
.sym 115433 picorv32.cpu_state[0]
.sym 115434 picorv32.irq_pending[12]
.sym 115435 picorv32.reg_next_pc[29]
.sym 115436 $abc$35683$n3788_1
.sym 115437 picorv32.irq_state[0]
.sym 115438 $abc$35683$n3673
.sym 115439 picorv32.reg_next_pc[29]
.sym 115440 picorv32.irq_state[0]
.sym 115441 $abc$35683$n4216_1
.sym 115442 $abc$35683$n4215_1
.sym 115443 picorv32.irq_mask[27]
.sym 115444 picorv32.irq_state[1]
.sym 115445 picorv32.irq_pending[27]
.sym 115446 $abc$35683$n4209
.sym 115447 picorv32.cpu_state[3]
.sym 115448 $abc$35683$n7072
.sym 115449 picorv32.cpu_state[0]
.sym 115450 picorv32.irq_pending[13]
.sym 115451 $abc$35683$n7068
.sym 115452 picorv32.cpu_state[3]
.sym 115453 $abc$35683$n5469
.sym 115454 $abc$35683$n4602
.sym 115455 $abc$35683$n4543
.sym 115456 picorv32.cpuregs_rs1[12]
.sym 115457 $abc$35683$n4619
.sym 115458 $abc$35683$n4620
.sym 115459 $abc$35683$n4869
.sym 115460 $abc$35683$n5319
.sym 115461 $abc$35683$n3788_1
.sym 115462 $abc$35683$n2868
.sym 115463 basesoc_picorv327[17]
.sym 115464 picorv32.cpu_state[4]
.sym 115465 picorv32.cpu_state[3]
.sym 115466 $abc$35683$n7076
.sym 115467 picorv32.irq_mask[20]
.sym 115468 $abc$35683$n3384_1
.sym 115469 $abc$35683$n4670_1
.sym 115471 picorv32.irq_mask[25]
.sym 115472 $abc$35683$n3384_1
.sym 115473 $abc$35683$n4699
.sym 115474 $abc$35683$n4698
.sym 115475 picorv32.cpu_state[3]
.sym 115476 $abc$35683$n7067
.sym 115477 picorv32.cpu_state[0]
.sym 115478 picorv32.irq_pending[8]
.sym 115479 basesoc_picorv327[20]
.sym 115480 picorv32.cpu_state[4]
.sym 115481 picorv32.cpu_state[3]
.sym 115482 $abc$35683$n7079
.sym 115483 picorv32.irq_pending[20]
.sym 115484 picorv32.cpu_state[0]
.sym 115485 $abc$35683$n4671_1
.sym 115487 picorv32.cpu_state[4]
.sym 115488 basesoc_picorv327[25]
.sym 115489 picorv32.cpuregs_rs1[25]
.sym 115490 $abc$35683$n4543
.sym 115491 picorv32.cpu_state[3]
.sym 115492 $abc$35683$n7084
.sym 115493 picorv32.cpu_state[0]
.sym 115494 picorv32.irq_pending[25]
.sym 115495 picorv32.is_lui_auipc_jal
.sym 115496 picorv32.cpuregs_rs1[25]
.sym 115497 $abc$35683$n4048_1
.sym 115498 picorv32.cpu_state[2]
.sym 115499 $abc$35683$n3891
.sym 115500 picorv32.reg_pc[25]
.sym 115503 picorv32.cpuregs_rs1[25]
.sym 115507 picorv32.cpuregs_rs1[4]
.sym 115511 $abc$35683$n3891
.sym 115512 picorv32.reg_pc[4]
.sym 115515 picorv32.irq_mask[26]
.sym 115516 $abc$35683$n3384_1
.sym 115517 $abc$35683$n4705_1
.sym 115519 picorv32.is_lui_auipc_jal
.sym 115520 picorv32.cpuregs_rs1[4]
.sym 115521 $abc$35683$n3905
.sym 115522 picorv32.cpu_state[2]
.sym 115523 basesoc_picorv327[30]
.sym 115524 picorv32.cpu_state[4]
.sym 115525 $abc$35683$n4729_1
.sym 115527 picorv32.irq_mask[25]
.sym 115528 picorv32.irq_pending[25]
.sym 115531 picorv32.cpu_state[3]
.sym 115532 $abc$35683$n7089
.sym 115533 picorv32.cpu_state[0]
.sym 115534 picorv32.irq_pending[30]
.sym 115535 picorv32.irq_pending[27]
.sym 115536 picorv32.irq_mask[27]
.sym 115539 picorv32.irq_pending[25]
.sym 115540 picorv32.irq_mask[25]
.sym 115543 picorv32.irq_pending[24]
.sym 115544 picorv32.irq_mask[24]
.sym 115547 picorv32.irq_pending[24]
.sym 115548 picorv32.irq_pending[25]
.sym 115549 picorv32.irq_pending[26]
.sym 115550 picorv32.irq_pending[27]
.sym 115551 picorv32.irq_mask[11]
.sym 115552 picorv32.irq_state[1]
.sym 115553 picorv32.irq_pending[11]
.sym 115555 picorv32.irq_pending[26]
.sym 115556 picorv32.cpu_state[0]
.sym 115557 $abc$35683$n4706_1
.sym 115559 picorv32.irq_pending[4]
.sym 115560 picorv32.irq_mask[4]
.sym 115563 picorv32.irq_mask[26]
.sym 115564 picorv32.irq_pending[26]
.sym 115567 picorv32.irq_pending[26]
.sym 115568 picorv32.irq_mask[26]
.sym 115571 picorv32.irq_mask[11]
.sym 115572 picorv32.irq_pending[11]
.sym 115573 $abc$35683$n3027_1
.sym 115574 $abc$35683$n3028
.sym 115575 picorv32.irq_mask[16]
.sym 115576 picorv32.irq_pending[16]
.sym 115579 picorv32.irq_mask[22]
.sym 115580 picorv32.irq_pending[22]
.sym 115583 picorv32.irq_mask[20]
.sym 115584 picorv32.irq_pending[20]
.sym 115587 picorv32.cpu_state[4]
.sym 115588 basesoc_picorv327[9]
.sym 115589 picorv32.cpu_state[0]
.sym 115590 picorv32.irq_pending[9]
.sym 115591 picorv32.irq_mask[7]
.sym 115592 picorv32.irq_pending[7]
.sym 115595 picorv32.irq_mask[23]
.sym 115596 picorv32.irq_pending[23]
.sym 115599 picorv32.irq_pending[11]
.sym 115600 picorv32.irq_mask[11]
.sym 115603 picorv32.irq_pending[22]
.sym 115604 picorv32.irq_mask[22]
.sym 115607 picorv32.irq_pending[16]
.sym 115608 picorv32.irq_mask[16]
.sym 115611 picorv32.irq_pending[10]
.sym 115612 picorv32.irq_mask[10]
.sym 115615 picorv32.irq_pending[20]
.sym 115616 picorv32.irq_mask[20]
.sym 115619 picorv32.irq_mask[10]
.sym 115620 picorv32.irq_pending[10]
.sym 115623 picorv32.irq_mask[29]
.sym 115624 picorv32.irq_state[1]
.sym 115625 picorv32.irq_pending[29]
.sym 115627 picorv32.irq_pending[23]
.sym 115628 picorv32.irq_mask[23]
.sym 115631 picorv32.irq_mask[1]
.sym 115632 picorv32.irq_pending[1]
.sym 115633 $abc$35683$n3011
.sym 115634 $abc$35683$n3012_1
.sym 115635 picorv32.irq_mask[0]
.sym 115636 picorv32.irq_pending[0]
.sym 115637 $abc$35683$n3019
.sym 115638 $abc$35683$n3020
.sym 115639 picorv32.irq_pending[20]
.sym 115640 picorv32.irq_pending[21]
.sym 115641 picorv32.irq_pending[22]
.sym 115642 picorv32.irq_pending[23]
.sym 115643 picorv32.irq_pending[7]
.sym 115644 picorv32.irq_mask[7]
.sym 115647 picorv32.irq_pending[0]
.sym 115648 picorv32.irq_mask[0]
.sym 115651 picorv32.cpu_state[4]
.sym 115652 basesoc_picorv327[3]
.sym 115653 picorv32.cpu_state[0]
.sym 115654 picorv32.irq_pending[3]
.sym 115655 picorv32.irq_pending[3]
.sym 115656 picorv32.irq_mask[3]
.sym 115659 picorv32.irq_mask[29]
.sym 115660 picorv32.irq_pending[29]
.sym 115661 picorv32.irq_mask[14]
.sym 115662 picorv32.irq_pending[14]
.sym 115663 picorv32.irq_pending[29]
.sym 115664 picorv32.irq_mask[29]
.sym 115667 picorv32.irq_mask[21]
.sym 115668 picorv32.irq_pending[21]
.sym 115671 picorv32.irq_mask[3]
.sym 115672 picorv32.irq_pending[3]
.sym 115675 picorv32.irq_mask[12]
.sym 115676 picorv32.irq_pending[12]
.sym 115679 $abc$35683$n232
.sym 115680 $abc$35683$n3384_1
.sym 115683 picorv32.irq_pending[21]
.sym 115684 picorv32.irq_mask[21]
.sym 115687 picorv32.cpuregs_rs1[12]
.sym 115691 picorv32.is_lui_auipc_jal
.sym 115692 picorv32.cpuregs_rs1[12]
.sym 115693 $abc$35683$n3959_1
.sym 115694 picorv32.cpu_state[2]
.sym 115695 picorv32.cpuregs_rs1[8]
.sym 115699 picorv32.cpuregs_rs1[15]
.sym 115703 basesoc_picorv327[12]
.sym 115704 picorv32.cpu_state[4]
.sym 115705 $abc$35683$n3384_1
.sym 115706 picorv32.irq_mask[12]
.sym 115707 picorv32.instr_maskirq
.sym 115708 picorv32.cpu_state[2]
.sym 115711 $abc$35683$n3891
.sym 115712 picorv32.reg_pc[12]
.sym 115715 picorv32.instr_maskirq
.sym 115716 picorv32.cpu_state[2]
.sym 115723 basesoc_uart_rx_fifo_do_read
.sym 115743 basesoc_uart_rx_fifo_do_read
.sym 115744 $abc$35683$n3228
.sym 115745 sys_rst
.sym 115771 basesoc_uart_rx_fifo_level0[4]
.sym 115772 $abc$35683$n3240
.sym 115773 basesoc_uart_phy_source_valid
.sym 115775 basesoc_uart_rx_fifo_level0[4]
.sym 115776 $abc$35683$n3240
.sym 115777 $abc$35683$n3228
.sym 115778 basesoc_uart_rx_fifo_readable
.sym 115811 sys_rst
.sym 115812 $abc$35683$n5797
.sym 115813 user_btn2
.sym 115815 $abc$35683$n172
.sym 115819 $abc$35683$n170
.sym 115820 $abc$35683$n172
.sym 115821 $abc$35683$n174
.sym 115822 $abc$35683$n176
.sym 115823 sys_rst
.sym 115824 $abc$35683$n5789
.sym 115825 user_btn2
.sym 115827 sys_rst
.sym 115828 $abc$35683$n5799
.sym 115829 user_btn2
.sym 115831 $abc$35683$n174
.sym 115835 $abc$35683$n170
.sym 115839 $abc$35683$n176
.sym 115843 sys_rst
.sym 115844 $abc$35683$n5793
.sym 115845 user_btn2
.sym 115931 spiflash_miso
.sym 115955 spiflash_bus_dat_r[15]
.sym 115956 $abc$35683$n3337
.sym 115957 array_muxed0[14]
.sym 115958 $abc$35683$n3344
.sym 115959 sys_rst
.sym 115960 spiflash_i
.sym 115975 $abc$35683$n3337
.sym 115976 spiflash_bus_dat_r[1]
.sym 115977 array_muxed0[16]
.sym 115978 $abc$35683$n3344
.sym 115979 $abc$35683$n3337
.sym 115980 spiflash_bus_dat_r[6]
.sym 115981 array_muxed0[21]
.sym 115982 $abc$35683$n3344
.sym 115983 $abc$35683$n3337
.sym 115984 spiflash_bus_dat_r[5]
.sym 115985 array_muxed0[20]
.sym 115986 $abc$35683$n3344
.sym 115987 $abc$35683$n3337
.sym 115988 spiflash_bus_dat_r[3]
.sym 115989 array_muxed0[18]
.sym 115990 $abc$35683$n3344
.sym 115991 spiflash_bus_dat_r[2]
.sym 115992 $abc$35683$n3337
.sym 115993 array_muxed0[17]
.sym 115994 $abc$35683$n3344
.sym 115999 spiflash_bus_dat_r[0]
.sym 116000 $abc$35683$n3337
.sym 116001 array_muxed0[15]
.sym 116002 $abc$35683$n3344
.sym 116003 $abc$35683$n3337
.sym 116004 spiflash_bus_dat_r[4]
.sym 116005 array_muxed0[19]
.sym 116006 $abc$35683$n3344
.sym 116007 user_btn1
.sym 116008 $abc$35683$n5814
.sym 116039 basesoc_picorv327[19]
.sym 116040 $abc$35683$n3851
.sym 116041 $abc$35683$n3769
.sym 116043 basesoc_picorv327[17]
.sym 116044 $abc$35683$n3847_1
.sym 116045 $abc$35683$n3769
.sym 116047 $abc$35683$n3045
.sym 116048 $abc$35683$n4707
.sym 116049 $abc$35683$n3685_1
.sym 116050 $abc$35683$n4647
.sym 116051 $abc$35683$n232
.sym 116052 basesoc_picorv32_trap
.sym 116055 $abc$35683$n3045
.sym 116056 $abc$35683$n4710
.sym 116057 $abc$35683$n3685_1
.sym 116058 $abc$35683$n4650
.sym 116059 $abc$35683$n3045
.sym 116060 $abc$35683$n4708
.sym 116061 $abc$35683$n3685_1
.sym 116062 $abc$35683$n4648
.sym 116063 basesoc_picorv327[20]
.sym 116064 $abc$35683$n3853
.sym 116065 $abc$35683$n3769
.sym 116067 basesoc_picorv327[18]
.sym 116068 $abc$35683$n3849
.sym 116069 $abc$35683$n3769
.sym 116071 $abc$35683$n3702
.sym 116072 $abc$35683$n4511
.sym 116073 $abc$35683$n3683
.sym 116075 $abc$35683$n3694
.sym 116076 $abc$35683$n4505
.sym 116077 $abc$35683$n3683
.sym 116079 $abc$35683$n3045
.sym 116080 $abc$35683$n4715
.sym 116081 $abc$35683$n3685_1
.sym 116082 $abc$35683$n4655
.sym 116083 $abc$35683$n3730_1
.sym 116084 $abc$35683$n4532
.sym 116085 $abc$35683$n3683
.sym 116087 $abc$35683$n3690
.sym 116088 $abc$35683$n4502
.sym 116089 $abc$35683$n3683
.sym 116091 $abc$35683$n3045
.sym 116092 $abc$35683$n4717
.sym 116093 $abc$35683$n3685_1
.sym 116094 $abc$35683$n4657
.sym 116095 $abc$35683$n3045
.sym 116096 $abc$35683$n4712
.sym 116097 $abc$35683$n3685_1
.sym 116098 $abc$35683$n4652
.sym 116099 $abc$35683$n3045
.sym 116100 $abc$35683$n4713
.sym 116101 $abc$35683$n3685_1
.sym 116102 $abc$35683$n4653
.sym 116103 picorv32.reg_next_pc[20]
.sym 116104 picorv32.reg_out[20]
.sym 116105 $abc$35683$n3673
.sym 116107 $abc$35683$n3758_1
.sym 116108 $abc$35683$n4553
.sym 116109 $abc$35683$n3683
.sym 116111 $abc$35683$n3045
.sym 116112 $abc$35683$n4724
.sym 116113 $abc$35683$n3685_1
.sym 116114 $abc$35683$n4664
.sym 116115 $abc$35683$n3045
.sym 116116 $abc$35683$n4725
.sym 116117 $abc$35683$n3685_1
.sym 116118 $abc$35683$n4665
.sym 116119 $abc$35683$n3710
.sym 116120 $abc$35683$n4517
.sym 116121 $abc$35683$n3683
.sym 116123 $abc$35683$n3762_1
.sym 116124 $abc$35683$n4556
.sym 116125 $abc$35683$n3683
.sym 116127 $abc$35683$n3722
.sym 116128 $abc$35683$n4526
.sym 116129 $abc$35683$n3683
.sym 116131 $abc$35683$n3714
.sym 116132 $abc$35683$n4520
.sym 116133 $abc$35683$n3683
.sym 116135 $abc$35683$n3045
.sym 116136 $abc$35683$n4732
.sym 116137 $abc$35683$n3685_1
.sym 116138 $abc$35683$n4672
.sym 116139 $abc$35683$n3790
.sym 116140 $abc$35683$n4577
.sym 116141 $abc$35683$n3683
.sym 116143 $abc$35683$n2997_1
.sym 116144 $abc$35683$n3685_1
.sym 116145 $abc$35683$n4499
.sym 116146 $abc$35683$n4496
.sym 116147 $abc$35683$n3774
.sym 116148 $abc$35683$n4565
.sym 116149 $abc$35683$n3683
.sym 116151 $abc$35683$n3750_1
.sym 116152 $abc$35683$n4547
.sym 116153 $abc$35683$n3683
.sym 116155 $abc$35683$n2997_1
.sym 116156 $abc$35683$n3043
.sym 116157 picorv32.instr_jal
.sym 116158 $abc$35683$n4706
.sym 116159 $abc$35683$n4499
.sym 116160 $abc$35683$n3683
.sym 116161 $abc$35683$n3686
.sym 116162 $abc$35683$n3684
.sym 116163 $abc$35683$n3045
.sym 116164 $abc$35683$n4728
.sym 116165 $abc$35683$n3685_1
.sym 116166 $abc$35683$n4668
.sym 116167 $abc$35683$n4538
.sym 116171 picorv32.reg_next_pc[17]
.sym 116172 picorv32.reg_out[17]
.sym 116173 $abc$35683$n3673
.sym 116175 picorv32.reg_next_pc[14]
.sym 116176 $abc$35683$n3728_1
.sym 116177 $abc$35683$n3673
.sym 116178 $abc$35683$n3675
.sym 116179 $abc$35683$n4541
.sym 116183 picorv32.reg_next_pc[19]
.sym 116184 picorv32.reg_out[19]
.sym 116185 $abc$35683$n3673
.sym 116187 $abc$35683$n4547
.sym 116191 picorv32.reg_next_pc[17]
.sym 116192 $abc$35683$n3740_1
.sym 116193 picorv32.irq_state[0]
.sym 116194 $abc$35683$n3673
.sym 116195 $abc$35683$n4523
.sym 116199 $abc$35683$n4502
.sym 116203 picorv32.reg_next_pc[8]
.sym 116204 picorv32.irq_state[0]
.sym 116205 $abc$35683$n231
.sym 116206 $abc$35683$n5277
.sym 116207 picorv32.reg_next_pc[9]
.sym 116208 picorv32.irq_state[0]
.sym 116209 $abc$35683$n231
.sym 116210 $abc$35683$n5279
.sym 116211 $abc$35683$n4869
.sym 116212 $abc$35683$n5289
.sym 116213 $abc$35683$n3728_1
.sym 116214 $abc$35683$n2868
.sym 116215 picorv32.reg_next_pc[11]
.sym 116216 picorv32.irq_state[0]
.sym 116217 $abc$35683$n231
.sym 116218 $abc$35683$n5283
.sym 116219 picorv32.reg_next_pc[14]
.sym 116220 picorv32.irq_state[0]
.sym 116221 $abc$35683$n4169
.sym 116222 $abc$35683$n4168
.sym 116223 picorv32.reg_next_pc[7]
.sym 116224 picorv32.irq_state[0]
.sym 116225 $abc$35683$n231
.sym 116226 $abc$35683$n5275
.sym 116227 picorv32.reg_next_pc[10]
.sym 116228 picorv32.irq_state[0]
.sym 116229 $abc$35683$n231
.sym 116230 $abc$35683$n5281
.sym 116231 picorv32.reg_next_pc[3]
.sym 116232 picorv32.irq_state[0]
.sym 116233 $abc$35683$n231
.sym 116234 $abc$35683$n5267
.sym 116235 $abc$35683$n4529
.sym 116239 $abc$35683$n4165
.sym 116240 $abc$35683$n4166
.sym 116243 $abc$35683$n4499
.sym 116247 $abc$35683$n4496
.sym 116251 $abc$35683$n4869
.sym 116252 $abc$35683$n5287
.sym 116253 $abc$35683$n3724_1
.sym 116254 $abc$35683$n2868
.sym 116255 picorv32.reg_next_pc[13]
.sym 116256 $abc$35683$n3724_1
.sym 116257 $abc$35683$n3673
.sym 116258 $abc$35683$n3675
.sym 116259 $abc$35683$n4535
.sym 116263 picorv32.reg_next_pc[5]
.sym 116264 picorv32.irq_state[0]
.sym 116265 $abc$35683$n231
.sym 116266 $abc$35683$n5271
.sym 116267 $abc$35683$n4505
.sym 116271 $abc$35683$n4511
.sym 116275 $abc$35683$n4508
.sym 116279 $abc$35683$n3016_1
.sym 116280 picorv32.irq_state[1]
.sym 116281 $abc$35683$n3740_1
.sym 116282 $abc$35683$n2868
.sym 116283 $abc$35683$n4177
.sym 116284 $abc$35683$n4178
.sym 116287 picorv32.reg_next_pc[21]
.sym 116288 picorv32.irq_state[0]
.sym 116289 $abc$35683$n231
.sym 116290 $abc$35683$n5303
.sym 116291 picorv32.reg_next_pc[17]
.sym 116292 picorv32.irq_state[0]
.sym 116293 $abc$35683$n231
.sym 116294 $abc$35683$n5295
.sym 116296 picorv32.reg_pc[2]
.sym 116297 $abc$35683$n6645
.sym 116300 picorv32.reg_pc[3]
.sym 116302 $auto$alumacc.cc:474:replace_alu$5975.C[3]
.sym 116304 picorv32.reg_pc[4]
.sym 116306 $auto$alumacc.cc:474:replace_alu$5975.C[4]
.sym 116308 picorv32.reg_pc[5]
.sym 116310 $auto$alumacc.cc:474:replace_alu$5975.C[5]
.sym 116312 picorv32.reg_pc[6]
.sym 116314 $auto$alumacc.cc:474:replace_alu$5975.C[6]
.sym 116316 picorv32.reg_pc[7]
.sym 116318 $auto$alumacc.cc:474:replace_alu$5975.C[7]
.sym 116320 picorv32.reg_pc[8]
.sym 116322 $auto$alumacc.cc:474:replace_alu$5975.C[8]
.sym 116324 picorv32.reg_pc[9]
.sym 116326 $auto$alumacc.cc:474:replace_alu$5975.C[9]
.sym 116328 picorv32.reg_pc[10]
.sym 116330 $auto$alumacc.cc:474:replace_alu$5975.C[10]
.sym 116332 picorv32.reg_pc[11]
.sym 116334 $auto$alumacc.cc:474:replace_alu$5975.C[11]
.sym 116336 picorv32.reg_pc[12]
.sym 116338 $auto$alumacc.cc:474:replace_alu$5975.C[12]
.sym 116340 picorv32.reg_pc[13]
.sym 116342 $auto$alumacc.cc:474:replace_alu$5975.C[13]
.sym 116344 picorv32.reg_pc[14]
.sym 116346 $auto$alumacc.cc:474:replace_alu$5975.C[14]
.sym 116348 picorv32.reg_pc[15]
.sym 116350 $auto$alumacc.cc:474:replace_alu$5975.C[15]
.sym 116352 picorv32.reg_pc[16]
.sym 116354 $auto$alumacc.cc:474:replace_alu$5975.C[16]
.sym 116356 picorv32.reg_pc[17]
.sym 116358 $auto$alumacc.cc:474:replace_alu$5975.C[17]
.sym 116360 picorv32.reg_pc[18]
.sym 116362 $auto$alumacc.cc:474:replace_alu$5975.C[18]
.sym 116364 picorv32.reg_pc[19]
.sym 116366 $auto$alumacc.cc:474:replace_alu$5975.C[19]
.sym 116368 picorv32.reg_pc[20]
.sym 116370 $auto$alumacc.cc:474:replace_alu$5975.C[20]
.sym 116372 picorv32.reg_pc[21]
.sym 116374 $auto$alumacc.cc:474:replace_alu$5975.C[21]
.sym 116376 picorv32.reg_pc[22]
.sym 116378 $auto$alumacc.cc:474:replace_alu$5975.C[22]
.sym 116380 picorv32.reg_pc[23]
.sym 116382 $auto$alumacc.cc:474:replace_alu$5975.C[23]
.sym 116384 picorv32.reg_pc[24]
.sym 116386 $auto$alumacc.cc:474:replace_alu$5975.C[24]
.sym 116388 picorv32.reg_pc[25]
.sym 116390 $auto$alumacc.cc:474:replace_alu$5975.C[25]
.sym 116392 picorv32.reg_pc[26]
.sym 116394 $auto$alumacc.cc:474:replace_alu$5975.C[26]
.sym 116396 picorv32.reg_pc[27]
.sym 116398 $auto$alumacc.cc:474:replace_alu$5975.C[27]
.sym 116400 picorv32.reg_pc[28]
.sym 116402 $auto$alumacc.cc:474:replace_alu$5975.C[28]
.sym 116404 picorv32.reg_pc[29]
.sym 116406 $auto$alumacc.cc:474:replace_alu$5975.C[29]
.sym 116408 picorv32.reg_pc[30]
.sym 116410 $auto$alumacc.cc:474:replace_alu$5975.C[30]
.sym 116412 picorv32.reg_pc[31]
.sym 116414 $auto$alumacc.cc:474:replace_alu$5975.C[31]
.sym 116415 $abc$35683$n3031
.sym 116416 picorv32.irq_state[1]
.sym 116417 $abc$35683$n3784_1
.sym 116418 $abc$35683$n2868
.sym 116419 basesoc_uart_rx_fifo_produce[1]
.sym 116423 $abc$35683$n4543
.sym 116424 picorv32.cpuregs_rs1[5]
.sym 116425 $abc$35683$n4567
.sym 116426 $abc$35683$n4568_1
.sym 116427 basesoc_picorv327[18]
.sym 116428 picorv32.cpu_state[4]
.sym 116429 picorv32.cpu_state[3]
.sym 116430 $abc$35683$n7077
.sym 116431 picorv32.cpu_state[3]
.sym 116432 $abc$35683$n7065
.sym 116433 picorv32.cpu_state[0]
.sym 116434 picorv32.irq_pending[6]
.sym 116435 picorv32.cpuregs_rs1[9]
.sym 116436 picorv32.irq_mask[9]
.sym 116437 picorv32.instr_maskirq
.sym 116438 picorv32.cpu_state[2]
.sym 116439 picorv32.cpu_state[3]
.sym 116440 $abc$35683$n7064
.sym 116441 picorv32.cpu_state[0]
.sym 116442 picorv32.irq_pending[5]
.sym 116443 picorv32.irq_mask[18]
.sym 116444 $abc$35683$n3384_1
.sym 116445 $abc$35683$n4658_1
.sym 116447 basesoc_dat_w[3]
.sym 116451 picorv32.irq_pending[18]
.sym 116452 picorv32.cpu_state[0]
.sym 116453 $abc$35683$n4659_1
.sym 116455 picorv32.irq_pending[2]
.sym 116456 $abc$35683$n3671
.sym 116457 $abc$35683$n3670_1
.sym 116459 picorv32.irq_mask[2]
.sym 116460 $abc$35683$n3384_1
.sym 116461 $abc$35683$n4541_1
.sym 116462 $abc$35683$n4542_1
.sym 116463 picorv32.irq_mask[2]
.sym 116464 picorv32.irq_state[1]
.sym 116465 picorv32.cpu_state[0]
.sym 116467 $abc$35683$n3036
.sym 116468 $abc$35683$n4738_1
.sym 116471 picorv32.irq_mask[2]
.sym 116472 picorv32.irq_state[1]
.sym 116473 picorv32.irq_pending[2]
.sym 116475 basesoc_timer0_eventmanager_storage
.sym 116476 basesoc_timer0_eventmanager_pending_w
.sym 116477 picorv32.irq_pending[1]
.sym 116478 $abc$35683$n4739_1
.sym 116479 picorv32.decoded_imm[2]
.sym 116480 picorv32.reg_pc[2]
.sym 116481 picorv32.cpu_state[3]
.sym 116483 picorv32.cpu_state[4]
.sym 116484 basesoc_picorv327[2]
.sym 116485 picorv32.cpu_state[0]
.sym 116486 picorv32.irq_pending[2]
.sym 116487 picorv32.irq_mask[30]
.sym 116488 $abc$35683$n3384_1
.sym 116489 $abc$35683$n4730_1
.sym 116491 picorv32.irq_mask[4]
.sym 116492 picorv32.irq_pending[4]
.sym 116493 picorv32.irq_mask[2]
.sym 116494 picorv32.irq_pending[2]
.sym 116495 picorv32.cpuregs_rs1[18]
.sym 116503 picorv32.cpuregs_rs1[2]
.sym 116507 basesoc_picorv327[5]
.sym 116508 picorv32.cpu_state[4]
.sym 116509 $abc$35683$n3384_1
.sym 116510 picorv32.irq_mask[5]
.sym 116511 picorv32.cpuregs_rs1[13]
.sym 116512 picorv32.irq_mask[13]
.sym 116513 picorv32.instr_maskirq
.sym 116514 picorv32.cpu_state[2]
.sym 116515 picorv32.cpuregs_rs1[9]
.sym 116519 picorv32.cpuregs_rs1[5]
.sym 116523 picorv32.cpuregs_rs1[13]
.sym 116527 picorv32.irq_mask[9]
.sym 116528 picorv32.irq_pending[9]
.sym 116531 picorv32.irq_mask[5]
.sym 116532 picorv32.irq_pending[5]
.sym 116535 $abc$35683$n3006
.sym 116536 $abc$35683$n3007_1
.sym 116537 $abc$35683$n3001_1
.sym 116538 $abc$35683$n3008
.sym 116539 $abc$35683$n3030
.sym 116540 $abc$35683$n3031
.sym 116541 $abc$35683$n3032
.sym 116542 $abc$35683$n3033
.sym 116543 $abc$35683$n3002_1
.sym 116544 $abc$35683$n3003_1
.sym 116545 $abc$35683$n3004_1
.sym 116546 $abc$35683$n3005_1
.sym 116547 picorv32.irq_mask[18]
.sym 116548 picorv32.irq_pending[18]
.sym 116551 $abc$35683$n3000_1
.sym 116552 $abc$35683$n3009
.sym 116553 $abc$35683$n3026
.sym 116554 $abc$35683$n3029_1
.sym 116555 picorv32.irq_pending[9]
.sym 116556 picorv32.irq_mask[9]
.sym 116559 picorv32.irq_pending[17]
.sym 116560 picorv32.cpu_state[0]
.sym 116561 $abc$35683$n4653_1
.sym 116563 picorv32.irq_pending[4]
.sym 116564 picorv32.irq_pending[5]
.sym 116565 picorv32.irq_pending[6]
.sym 116566 picorv32.irq_pending[7]
.sym 116567 picorv32.irq_pending[18]
.sym 116568 picorv32.irq_mask[18]
.sym 116571 $abc$35683$n3014
.sym 116572 $abc$35683$n3015
.sym 116573 $abc$35683$n3016_1
.sym 116574 $abc$35683$n3017_1
.sym 116575 picorv32.irq_mask[28]
.sym 116576 picorv32.irq_pending[28]
.sym 116579 picorv32.irq_pending[5]
.sym 116580 picorv32.irq_mask[5]
.sym 116583 picorv32.irq_pending[8]
.sym 116584 picorv32.irq_pending[9]
.sym 116585 picorv32.irq_pending[10]
.sym 116586 picorv32.irq_pending[11]
.sym 116587 picorv32.cpu_state[0]
.sym 116588 picorv32.irq_state[1]
.sym 116589 $abc$35683$n232
.sym 116591 picorv32.cpu_state[2]
.sym 116592 picorv32.irq_mask[1]
.sym 116593 picorv32.irq_state[1]
.sym 116594 picorv32.cpu_state[0]
.sym 116595 picorv32.irq_pending[16]
.sym 116596 picorv32.irq_pending[17]
.sym 116597 picorv32.irq_pending[18]
.sym 116598 picorv32.irq_pending[19]
.sym 116599 $abc$35683$n3644
.sym 116600 $abc$35683$n3645_1
.sym 116601 $abc$35683$n3646
.sym 116602 $abc$35683$n3647
.sym 116603 picorv32.irq_pending[0]
.sym 116604 picorv32.irq_pending[1]
.sym 116605 picorv32.irq_pending[2]
.sym 116606 $abc$35683$n3649_1
.sym 116607 picorv32.cpuregs_rs1[30]
.sym 116611 $abc$35683$n3010
.sym 116612 $abc$35683$n3013
.sym 116613 $abc$35683$n3018
.sym 116614 $abc$35683$n3021_1
.sym 116615 picorv32.irq_pending[12]
.sym 116616 picorv32.irq_mask[12]
.sym 116619 picorv32.irq_pending[28]
.sym 116620 picorv32.irq_pending[29]
.sym 116621 picorv32.irq_pending[30]
.sym 116622 picorv32.irq_pending[31]
.sym 116623 picorv32.irq_mask[15]
.sym 116624 picorv32.irq_pending[15]
.sym 116625 picorv32.irq_mask[8]
.sym 116626 picorv32.irq_pending[8]
.sym 116627 $abc$35683$n3022_1
.sym 116628 $abc$35683$n3023_1
.sym 116629 $abc$35683$n3024
.sym 116630 $abc$35683$n3025_1
.sym 116631 picorv32.irq_pending[14]
.sym 116632 picorv32.irq_mask[14]
.sym 116635 $abc$35683$n3384_1
.sym 116636 picorv32.irq_mask[19]
.sym 116639 picorv32.irq_pending[31]
.sym 116640 picorv32.irq_mask[31]
.sym 116643 picorv32.irq_mask[14]
.sym 116644 picorv32.irq_state[1]
.sym 116645 picorv32.irq_pending[14]
.sym 116647 picorv32.cpuregs_rs1[31]
.sym 116651 picorv32.cpuregs_rs1[19]
.sym 116655 picorv32.cpu_state[4]
.sym 116656 basesoc_picorv327[31]
.sym 116657 picorv32.cpu_state[0]
.sym 116658 picorv32.irq_pending[31]
.sym 116663 picorv32.irq_mask[31]
.sym 116664 $abc$35683$n3384_1
.sym 116665 $abc$35683$n4736_1
.sym 116667 $abc$35683$n4543
.sym 116668 picorv32.cpuregs_rs1[31]
.sym 116669 $abc$35683$n4735
.sym 116675 picorv32.irq_mask[31]
.sym 116676 picorv32.irq_pending[31]
.sym 116720 waittimer2_count[0]
.sym 116722 $PACKER_VCC_NET
.sym 116723 user_btn2
.sym 116724 $abc$35683$n5779
.sym 116727 user_btn2
.sym 116728 $abc$35683$n5773
.sym 116739 user_btn2
.sym 116740 $abc$35683$n5769
.sym 116744 waittimer2_count[0]
.sym 116748 waittimer2_count[1]
.sym 116749 $PACKER_VCC_NET
.sym 116752 waittimer2_count[2]
.sym 116753 $PACKER_VCC_NET
.sym 116754 $auto$alumacc.cc:474:replace_alu$5942.C[2]
.sym 116756 waittimer2_count[3]
.sym 116757 $PACKER_VCC_NET
.sym 116758 $auto$alumacc.cc:474:replace_alu$5942.C[3]
.sym 116760 waittimer2_count[4]
.sym 116761 $PACKER_VCC_NET
.sym 116762 $auto$alumacc.cc:474:replace_alu$5942.C[4]
.sym 116764 waittimer2_count[5]
.sym 116765 $PACKER_VCC_NET
.sym 116766 $auto$alumacc.cc:474:replace_alu$5942.C[5]
.sym 116768 waittimer2_count[6]
.sym 116769 $PACKER_VCC_NET
.sym 116770 $auto$alumacc.cc:474:replace_alu$5942.C[6]
.sym 116772 waittimer2_count[7]
.sym 116773 $PACKER_VCC_NET
.sym 116774 $auto$alumacc.cc:474:replace_alu$5942.C[7]
.sym 116776 waittimer2_count[8]
.sym 116777 $PACKER_VCC_NET
.sym 116778 $auto$alumacc.cc:474:replace_alu$5942.C[8]
.sym 116780 waittimer2_count[9]
.sym 116781 $PACKER_VCC_NET
.sym 116782 $auto$alumacc.cc:474:replace_alu$5942.C[9]
.sym 116784 waittimer2_count[10]
.sym 116785 $PACKER_VCC_NET
.sym 116786 $auto$alumacc.cc:474:replace_alu$5942.C[10]
.sym 116788 waittimer2_count[11]
.sym 116789 $PACKER_VCC_NET
.sym 116790 $auto$alumacc.cc:474:replace_alu$5942.C[11]
.sym 116792 waittimer2_count[12]
.sym 116793 $PACKER_VCC_NET
.sym 116794 $auto$alumacc.cc:474:replace_alu$5942.C[12]
.sym 116796 waittimer2_count[13]
.sym 116797 $PACKER_VCC_NET
.sym 116798 $auto$alumacc.cc:474:replace_alu$5942.C[13]
.sym 116800 waittimer2_count[14]
.sym 116801 $PACKER_VCC_NET
.sym 116802 $auto$alumacc.cc:474:replace_alu$5942.C[14]
.sym 116804 waittimer2_count[15]
.sym 116805 $PACKER_VCC_NET
.sym 116806 $auto$alumacc.cc:474:replace_alu$5942.C[15]
.sym 116808 waittimer2_count[16]
.sym 116809 $PACKER_VCC_NET
.sym 116810 $auto$alumacc.cc:474:replace_alu$5942.C[16]
.sym 116819 sys_rst
.sym 116820 $abc$35683$n5801
.sym 116821 user_btn2
.sym 116831 $abc$35683$n178
.sym 116863 basesoc_picorv327[16]
.sym 116864 $abc$35683$n3845_1
.sym 116865 $abc$35683$n3769
.sym 116871 $abc$35683$n2927
.sym 116872 $abc$35683$n2928_1
.sym 116891 $abc$35683$n2935
.sym 116892 $abc$35683$n2936_1
.sym 116895 array_muxed1[1]
.sym 116903 slave_sel[1]
.sym 116904 spiflash_i
.sym 116907 $abc$35683$n3338
.sym 116908 $abc$35683$n3340
.sym 116909 $abc$35683$n2839_1
.sym 116911 $abc$35683$n95
.sym 116915 basesoc_bus_wishbone_dat_r[3]
.sym 116916 slave_sel_r[0]
.sym 116917 spiflash_bus_dat_r[3]
.sym 116918 slave_sel_r[1]
.sym 116923 basesoc_bus_wishbone_dat_r[1]
.sym 116924 slave_sel_r[0]
.sym 116925 spiflash_bus_dat_r[1]
.sym 116926 slave_sel_r[1]
.sym 116927 $abc$35683$n3337
.sym 116928 $abc$35683$n95
.sym 116931 $abc$35683$n2839_1
.sym 116932 $abc$35683$n3340
.sym 116933 sys_rst
.sym 116934 $abc$35683$n3338
.sym 116935 $abc$35683$n2931
.sym 116936 $abc$35683$n2932_1
.sym 116943 slave_sel[0]
.sym 116947 slave_sel[1]
.sym 116951 $abc$35683$n2923
.sym 116952 $abc$35683$n2924
.sym 116955 basesoc_bus_wishbone_dat_r[2]
.sym 116956 slave_sel_r[0]
.sym 116957 spiflash_bus_dat_r[2]
.sym 116958 slave_sel_r[1]
.sym 116959 basesoc_bus_wishbone_dat_r[0]
.sym 116960 slave_sel_r[0]
.sym 116961 spiflash_bus_dat_r[0]
.sym 116962 slave_sel_r[1]
.sym 116967 picorv32.mem_rdata_latched[31]
.sym 116971 basesoc_bus_wishbone_dat_r[6]
.sym 116972 slave_sel_r[0]
.sym 116973 spiflash_bus_dat_r[6]
.sym 116974 slave_sel_r[1]
.sym 116975 $abc$35683$n2918
.sym 116976 $abc$35683$n2919_1
.sym 116979 basesoc_bus_wishbone_dat_r[5]
.sym 116980 slave_sel_r[0]
.sym 116981 spiflash_bus_dat_r[5]
.sym 116982 slave_sel_r[1]
.sym 116983 basesoc_bus_wishbone_dat_r[7]
.sym 116984 slave_sel_r[0]
.sym 116985 spiflash_bus_dat_r[7]
.sym 116986 slave_sel_r[1]
.sym 116987 $abc$35683$n2914
.sym 116988 $abc$35683$n2915
.sym 116991 $abc$35683$n2910
.sym 116992 $abc$35683$n2911
.sym 116995 basesoc_bus_wishbone_dat_r[4]
.sym 116996 slave_sel_r[0]
.sym 116997 spiflash_bus_dat_r[4]
.sym 116998 slave_sel_r[1]
.sym 116999 waittimer1_count[1]
.sym 117000 user_btn1
.sym 117007 $abc$35683$n3045
.sym 117008 $abc$35683$n4709
.sym 117009 $abc$35683$n3685_1
.sym 117010 $abc$35683$n4649
.sym 117015 waittimer1_count[0]
.sym 117016 eventmanager_status_w[1]
.sym 117017 sys_rst
.sym 117018 user_btn1
.sym 117019 $abc$35683$n3045
.sym 117020 $abc$35683$n4711
.sym 117021 $abc$35683$n3685_1
.sym 117022 $abc$35683$n4651
.sym 117031 $abc$35683$n3045
.sym 117032 $abc$35683$n4718
.sym 117033 $abc$35683$n3685_1
.sym 117034 $abc$35683$n4658
.sym 117035 $abc$35683$n3706_1
.sym 117036 $abc$35683$n4514
.sym 117037 $abc$35683$n3683
.sym 117043 $abc$35683$n3045
.sym 117044 $abc$35683$n4719
.sym 117045 $abc$35683$n3685_1
.sym 117046 $abc$35683$n4659
.sym 117047 $abc$35683$n3045
.sym 117048 $abc$35683$n4716
.sym 117049 $abc$35683$n3685_1
.sym 117050 $abc$35683$n4656
.sym 117051 $abc$35683$n3045
.sym 117052 $abc$35683$n4714
.sym 117053 $abc$35683$n3685_1
.sym 117054 $abc$35683$n4654
.sym 117055 $abc$35683$n3718
.sym 117056 $abc$35683$n4523
.sym 117057 $abc$35683$n3683
.sym 117059 $abc$35683$n3698
.sym 117060 $abc$35683$n4508
.sym 117061 $abc$35683$n3683
.sym 117063 $abc$35683$n3043
.sym 117064 $abc$35683$n3641
.sym 117065 $abc$35683$n2997_1
.sym 117067 $abc$35683$n3726_1
.sym 117068 $abc$35683$n4529
.sym 117069 $abc$35683$n3683
.sym 117071 $abc$35683$n3738_1
.sym 117072 $abc$35683$n4538
.sym 117073 $abc$35683$n3683
.sym 117075 $abc$35683$n3641
.sym 117076 $abc$35683$n3380
.sym 117079 $abc$35683$n3734_1
.sym 117080 $abc$35683$n4535
.sym 117081 $abc$35683$n3683
.sym 117083 $abc$35683$n3045
.sym 117084 $abc$35683$n4720
.sym 117085 $abc$35683$n3685_1
.sym 117086 $abc$35683$n4660
.sym 117087 $abc$35683$n3045
.sym 117088 $abc$35683$n4722
.sym 117089 $abc$35683$n3685_1
.sym 117090 $abc$35683$n4662
.sym 117091 picorv32.reg_next_pc[18]
.sym 117092 picorv32.reg_out[18]
.sym 117093 $abc$35683$n3673
.sym 117095 $abc$35683$n3045
.sym 117096 $abc$35683$n4729
.sym 117097 $abc$35683$n3685_1
.sym 117098 $abc$35683$n4669
.sym 117099 $abc$35683$n3045
.sym 117100 $abc$35683$n4733
.sym 117101 $abc$35683$n3685_1
.sym 117102 $abc$35683$n4673
.sym 117103 $abc$35683$n3794_1
.sym 117104 $abc$35683$n4580
.sym 117105 $abc$35683$n3683
.sym 117107 $abc$35683$n3798_1
.sym 117108 $abc$35683$n4583
.sym 117109 $abc$35683$n3683
.sym 117111 $abc$35683$n3742_1
.sym 117112 $abc$35683$n4541
.sym 117113 $abc$35683$n3683
.sym 117115 $abc$35683$n3045
.sym 117116 $abc$35683$n4731
.sym 117117 $abc$35683$n3685_1
.sym 117118 $abc$35683$n4671
.sym 117119 $abc$35683$n3045
.sym 117120 $abc$35683$n4734
.sym 117121 $abc$35683$n3685_1
.sym 117122 $abc$35683$n4674
.sym 117123 $abc$35683$n3786_1
.sym 117124 $abc$35683$n4574
.sym 117125 $abc$35683$n3683
.sym 117127 $abc$35683$n4514
.sym 117131 picorv32.reg_next_pc[16]
.sym 117132 picorv32.reg_out[16]
.sym 117133 $abc$35683$n3673
.sym 117135 picorv32.reg_next_pc[15]
.sym 117136 picorv32.reg_out[15]
.sym 117137 $abc$35683$n3673
.sym 117139 $abc$35683$n4520
.sym 117143 $abc$35683$n3642
.sym 117144 $abc$35683$n3044
.sym 117147 picorv32.reg_next_pc[16]
.sym 117148 $abc$35683$n3736
.sym 117149 $abc$35683$n3673
.sym 117150 $abc$35683$n3675
.sym 117151 picorv32.reg_next_pc[8]
.sym 117152 $abc$35683$n3704
.sym 117153 $abc$35683$n3673
.sym 117154 $abc$35683$n3675
.sym 117155 $abc$35683$n3778
.sym 117156 $abc$35683$n4568
.sym 117157 $abc$35683$n3683
.sym 117159 picorv32.reg_next_pc[6]
.sym 117160 picorv32.irq_state[0]
.sym 117161 $abc$35683$n231
.sym 117162 $abc$35683$n5273
.sym 117163 picorv32.reg_next_pc[6]
.sym 117164 picorv32.reg_out[6]
.sym 117165 $abc$35683$n3673
.sym 117167 $abc$35683$n3024
.sym 117168 picorv32.irq_state[1]
.sym 117169 $abc$35683$n3696
.sym 117170 $abc$35683$n2868
.sym 117171 $abc$35683$n4144
.sym 117172 $abc$35683$n4145
.sym 117175 $abc$35683$n3704
.sym 117176 $abc$35683$n2868
.sym 117177 $abc$35683$n4151
.sym 117178 $abc$35683$n4150
.sym 117179 $abc$35683$n4570
.sym 117180 $abc$35683$n4574_1
.sym 117183 picorv32.reg_next_pc[6]
.sym 117184 $abc$35683$n3696
.sym 117185 $abc$35683$n3673
.sym 117186 $abc$35683$n3675
.sym 117187 picorv32.reg_out[6]
.sym 117188 picorv32.alu_out_q[6]
.sym 117189 picorv32.latched_stalu
.sym 117191 $abc$35683$n2868
.sym 117192 $abc$35683$n4869
.sym 117195 picorv32.irq_state[0]
.sym 117196 picorv32.reg_next_pc[13]
.sym 117197 $abc$35683$n3006
.sym 117198 picorv32.irq_state[1]
.sym 117203 picorv32.reg_next_pc[15]
.sym 117204 $abc$35683$n3732_1
.sym 117205 $abc$35683$n3673
.sym 117206 $abc$35683$n3675
.sym 117207 basesoc_picorv327[6]
.sym 117208 $abc$35683$n3825
.sym 117209 $abc$35683$n3769
.sym 117211 picorv32.reg_next_pc[15]
.sym 117212 picorv32.irq_state[0]
.sym 117213 $abc$35683$n4172
.sym 117214 $abc$35683$n4171
.sym 117215 picorv32.reg_out[15]
.sym 117216 picorv32.alu_out_q[15]
.sym 117217 picorv32.latched_stalu
.sym 117219 $abc$35683$n4869
.sym 117220 $abc$35683$n5291
.sym 117221 $abc$35683$n3732_1
.sym 117222 $abc$35683$n2868
.sym 117224 basesoc_uart_phy_storage[0]
.sym 117225 basesoc_uart_phy_phase_accumulator_tx[0]
.sym 117227 picorv32.reg_next_pc[18]
.sym 117228 $abc$35683$n3744_1
.sym 117229 $abc$35683$n3673
.sym 117230 $abc$35683$n3675
.sym 117235 basesoc_uart_phy_tx_busy
.sym 117236 $abc$35683$n6170
.sym 117243 basesoc_uart_phy_tx_busy
.sym 117244 $abc$35683$n6176
.sym 117247 picorv32.irq_state[0]
.sym 117248 picorv32.irq_state[1]
.sym 117251 basesoc_uart_phy_tx_busy
.sym 117252 $abc$35683$n6174
.sym 117255 basesoc_uart_phy_tx_busy
.sym 117256 $abc$35683$n6192
.sym 117259 $abc$35683$n4174
.sym 117260 $abc$35683$n4175
.sym 117263 $abc$35683$n3032
.sym 117264 picorv32.irq_state[1]
.sym 117265 $abc$35683$n3736
.sym 117266 $abc$35683$n2868
.sym 117267 $abc$35683$n3675
.sym 117268 picorv32.reg_next_pc[26]
.sym 117269 $abc$35683$n3776
.sym 117271 picorv32.reg_next_pc[16]
.sym 117272 picorv32.irq_state[0]
.sym 117273 $abc$35683$n231
.sym 117274 $abc$35683$n5293
.sym 117275 basesoc_uart_phy_tx_busy
.sym 117276 $abc$35683$n6194
.sym 117279 basesoc_uart_phy_tx_busy
.sym 117280 $abc$35683$n6214
.sym 117283 picorv32.reg_out[18]
.sym 117284 picorv32.alu_out_q[18]
.sym 117285 picorv32.latched_stalu
.sym 117287 $abc$35683$n4218_1
.sym 117288 $abc$35683$n4219_1
.sym 117295 $abc$35683$n3007_1
.sym 117296 picorv32.irq_state[1]
.sym 117297 $abc$35683$n3744_1
.sym 117298 $abc$35683$n2868
.sym 117299 picorv32.reg_next_pc[18]
.sym 117300 picorv32.irq_state[0]
.sym 117301 $abc$35683$n231
.sym 117302 $abc$35683$n5297
.sym 117303 $abc$35683$n4568
.sym 117307 $abc$35683$n4180
.sym 117308 $abc$35683$n4181
.sym 117311 picorv32.irq_state[0]
.sym 117312 picorv32.reg_next_pc[26]
.sym 117313 $abc$35683$n3017_1
.sym 117314 picorv32.irq_state[1]
.sym 117315 $abc$35683$n4532
.sym 117319 $abc$35683$n4212
.sym 117320 $abc$35683$n4213_1
.sym 117323 picorv32.reg_next_pc[30]
.sym 117324 $abc$35683$n3792_1
.sym 117325 $abc$35683$n3673
.sym 117326 $abc$35683$n3675
.sym 117327 $abc$35683$n4869
.sym 117328 $abc$35683$n5321
.sym 117329 $abc$35683$n3792_1
.sym 117330 $abc$35683$n2868
.sym 117331 basesoc_dat_w[1]
.sym 117335 picorv32.reg_next_pc[28]
.sym 117336 picorv32.irq_state[0]
.sym 117337 $abc$35683$n231
.sym 117338 $abc$35683$n5317
.sym 117339 basesoc_dat_w[7]
.sym 117343 picorv32.irq_state[0]
.sym 117344 picorv32.reg_next_pc[30]
.sym 117345 $abc$35683$n3004_1
.sym 117346 picorv32.irq_state[1]
.sym 117347 basesoc_dat_w[3]
.sym 117351 basesoc_uart_rx_fifo_wrport_we
.sym 117352 basesoc_uart_rx_fifo_produce[0]
.sym 117353 sys_rst
.sym 117355 $abc$35683$n4544
.sym 117359 $abc$35683$n4574
.sym 117363 $abc$35683$n4577
.sym 117367 $abc$35683$n4565
.sym 117371 $abc$35683$n4583
.sym 117375 $abc$35683$n4550
.sym 117379 $abc$35683$n4571
.sym 117383 $abc$35683$n4543
.sym 117384 picorv32.cpuregs_rs1[6]
.sym 117385 $abc$35683$n4575_1
.sym 117386 $abc$35683$n4576
.sym 117387 basesoc_uart_phy_rx_busy
.sym 117388 $abc$35683$n6089
.sym 117395 basesoc_uart_phy_rx_busy
.sym 117396 $abc$35683$n6085
.sym 117403 picorv32.irq_mask[8]
.sym 117404 picorv32.irq_state[1]
.sym 117405 picorv32.irq_pending[8]
.sym 117407 basesoc_uart_phy_rx_busy
.sym 117408 $abc$35683$n6081
.sym 117411 basesoc_uart_phy_rx_busy
.sym 117412 $abc$35683$n6087
.sym 117415 basesoc_uart_phy_rx_busy
.sym 117416 $abc$35683$n6097
.sym 117419 basesoc_picorv327[6]
.sym 117420 picorv32.cpu_state[4]
.sym 117421 $abc$35683$n3384_1
.sym 117422 picorv32.irq_mask[6]
.sym 117427 basesoc_uart_phy_rx_busy
.sym 117428 $abc$35683$n6095
.sym 117431 basesoc_uart_phy_rx_busy
.sym 117432 $abc$35683$n6093
.sym 117435 sys_rst
.sym 117436 basesoc_uart_tx_fifo_wrport_we
.sym 117437 basesoc_uart_tx_fifo_level0[0]
.sym 117438 basesoc_uart_tx_fifo_do_read
.sym 117447 basesoc_uart_phy_rx_busy
.sym 117448 $abc$35683$n6117
.sym 117451 basesoc_uart_phy_rx_busy
.sym 117452 $abc$35683$n6119
.sym 117455 basesoc_uart_phy_rx_busy
.sym 117456 $abc$35683$n6107
.sym 117459 basesoc_uart_phy_rx_busy
.sym 117460 $abc$35683$n6111
.sym 117463 basesoc_uart_phy_rx_busy
.sym 117464 $abc$35683$n6109
.sym 117467 basesoc_uart_phy_rx_busy
.sym 117468 $abc$35683$n6115
.sym 117471 basesoc_uart_phy_rx_busy
.sym 117472 $abc$35683$n6131
.sym 117475 basesoc_uart_phy_rx_busy
.sym 117476 $abc$35683$n6113
.sym 117479 basesoc_dat_w[7]
.sym 117487 basesoc_dat_w[6]
.sym 117491 basesoc_dat_w[4]
.sym 117495 basesoc_dat_w[5]
.sym 117499 basesoc_dat_w[2]
.sym 117503 basesoc_ctrl_reset_reset_r
.sym 117507 basesoc_dat_w[3]
.sym 117511 picorv32.irq_mask[15]
.sym 117512 picorv32.irq_state[1]
.sym 117513 picorv32.irq_pending[15]
.sym 117519 basesoc_picorv323[0]
.sym 117523 picorv32.irq_mask[17]
.sym 117524 picorv32.irq_pending[17]
.sym 117527 picorv32.irq_mask[13]
.sym 117528 picorv32.irq_pending[13]
.sym 117531 basesoc_picorv323[3]
.sym 117535 picorv32.irq_mask[17]
.sym 117536 $abc$35683$n3384_1
.sym 117537 $abc$35683$n4652_1
.sym 117539 picorv32.irq_mask[30]
.sym 117540 picorv32.irq_pending[30]
.sym 117543 picorv32.irq_pending[17]
.sym 117544 picorv32.irq_mask[17]
.sym 117547 picorv32.irq_pending[12]
.sym 117548 picorv32.irq_pending[13]
.sym 117549 picorv32.irq_pending[14]
.sym 117550 picorv32.irq_pending[15]
.sym 117551 picorv32.irq_pending[30]
.sym 117552 picorv32.irq_mask[30]
.sym 117555 picorv32.irq_pending[6]
.sym 117556 picorv32.irq_mask[6]
.sym 117559 picorv32.irq_pending[13]
.sym 117560 picorv32.irq_mask[13]
.sym 117563 picorv32.irq_pending[3]
.sym 117564 $abc$35683$n3648
.sym 117565 $abc$35683$n3650
.sym 117566 $abc$35683$n3643
.sym 117567 picorv32.irq_pending[28]
.sym 117568 picorv32.irq_mask[28]
.sym 117571 $abc$35683$n3651_1
.sym 117572 $abc$35683$n3652
.sym 117575 picorv32.irq_mask[19]
.sym 117576 picorv32.irq_pending[19]
.sym 117587 picorv32.irq_mask[6]
.sym 117588 picorv32.irq_pending[6]
.sym 117591 picorv32.irq_pending[8]
.sym 117592 picorv32.irq_mask[8]
.sym 117599 picorv32.irq_pending[15]
.sym 117600 picorv32.irq_mask[15]
.sym 117603 picorv32.irq_pending[19]
.sym 117604 picorv32.irq_mask[19]
.sym 117623 picorv32.cpuregs_rs1[6]
.sym 117683 eventmanager_status_w[2]
.sym 117684 sys_rst
.sym 117685 user_btn2
.sym 117695 waittimer2_count[1]
.sym 117696 user_btn2
.sym 117699 waittimer2_count[0]
.sym 117700 eventmanager_status_w[2]
.sym 117701 sys_rst
.sym 117702 user_btn2
.sym 117703 sys_rst
.sym 117704 $abc$35683$n5783
.sym 117705 user_btn2
.sym 117707 waittimer2_count[3]
.sym 117708 waittimer2_count[4]
.sym 117709 waittimer2_count[5]
.sym 117710 waittimer2_count[8]
.sym 117711 $abc$35683$n168
.sym 117715 waittimer2_count[0]
.sym 117716 waittimer2_count[1]
.sym 117717 waittimer2_count[2]
.sym 117718 $abc$35683$n178
.sym 117719 $abc$35683$n3321
.sym 117720 $abc$35683$n3325
.sym 117721 $abc$35683$n166
.sym 117722 $abc$35683$n168
.sym 117723 $abc$35683$n166
.sym 117727 $abc$35683$n3322
.sym 117728 $abc$35683$n3323
.sym 117729 $abc$35683$n3324
.sym 117731 sys_rst
.sym 117732 $abc$35683$n5781
.sym 117733 user_btn2
.sym 117735 waittimer2_count[9]
.sym 117736 waittimer2_count[11]
.sym 117737 waittimer2_count[13]
.sym 117739 user_btn2
.sym 117740 $abc$35683$n5785
.sym 117743 user_btn2
.sym 117744 $abc$35683$n5795
.sym 117747 user_btn2
.sym 117748 $abc$35683$n5791
.sym 117751 user_btn2
.sym 117752 $abc$35683$n5777
.sym 117755 user_btn2
.sym 117756 $abc$35683$n5775
.sym 117763 user_btn2
.sym 117764 $abc$35683$n5787
.sym 117807 slave_sel[2]
.sym 117819 spram_dataout00[3]
.sym 117820 spram_dataout10[3]
.sym 117821 array_muxed0[14]
.sym 117822 slave_sel_r[2]
.sym 117823 spram_dataout00[1]
.sym 117824 spram_dataout10[1]
.sym 117825 array_muxed0[14]
.sym 117826 slave_sel_r[2]
.sym 117831 $abc$35683$n2861_1
.sym 117832 $abc$35683$n2859_1
.sym 117833 sys_rst
.sym 117835 spiflash_counter[5]
.sym 117836 spiflash_counter[6]
.sym 117837 spiflash_counter[4]
.sym 117838 spiflash_counter[7]
.sym 117839 $abc$35683$n2861_1
.sym 117840 spiflash_counter[0]
.sym 117843 spiflash_counter[5]
.sym 117844 spiflash_counter[4]
.sym 117845 $abc$35683$n3339
.sym 117847 sys_rst
.sym 117848 spiflash_counter[0]
.sym 117849 $abc$35683$n3348_1
.sym 117850 $abc$35683$n2950
.sym 117851 spiflash_counter[6]
.sym 117852 spiflash_counter[7]
.sym 117853 $abc$35683$n2859_1
.sym 117855 $abc$35683$n3338
.sym 117856 spiflash_counter[1]
.sym 117859 spiflash_counter[5]
.sym 117860 $abc$35683$n3339
.sym 117861 spiflash_counter[4]
.sym 117863 spiflash_counter[0]
.sym 117864 $abc$35683$n2860
.sym 117867 spiflash_counter[2]
.sym 117868 spiflash_counter[3]
.sym 117869 $abc$35683$n3332
.sym 117870 spiflash_counter[1]
.sym 117871 $abc$35683$n3348_1
.sym 117872 $abc$35683$n5744
.sym 117875 $abc$35683$n3348_1
.sym 117876 $abc$35683$n5746
.sym 117879 $abc$35683$n3338
.sym 117880 $abc$35683$n3349
.sym 117883 spiflash_counter[1]
.sym 117884 spiflash_counter[2]
.sym 117885 spiflash_counter[3]
.sym 117887 $abc$35683$n3332
.sym 117888 $abc$35683$n2860
.sym 117891 $abc$35683$n5740
.sym 117892 $abc$35683$n3338
.sym 117893 $abc$35683$n3349
.sym 117903 basesoc_dat_w[2]
.sym 117915 basesoc_dat_w[7]
.sym 117935 array_muxed1[4]
.sym 117939 sel_r
.sym 117940 $abc$35683$n5626
.sym 117941 $abc$35683$n5244_1
.sym 117942 $abc$35683$n5260
.sym 117943 $abc$35683$n5244_1
.sym 117944 $abc$35683$n5626
.sym 117945 $abc$35683$n5241_1
.sym 117955 $abc$35683$n5242_1
.sym 117956 $abc$35683$n5252_1
.sym 117957 $abc$35683$n5258_1
.sym 117960 $abc$35683$n4496
.sym 117965 $abc$35683$n4499
.sym 117969 $abc$35683$n4502
.sym 117970 $auto$alumacc.cc:474:replace_alu$5978.C[4]
.sym 117973 $abc$35683$n4505
.sym 117974 $auto$alumacc.cc:474:replace_alu$5978.C[5]
.sym 117977 $abc$35683$n4508
.sym 117978 $auto$alumacc.cc:474:replace_alu$5978.C[6]
.sym 117981 $abc$35683$n4511
.sym 117982 $auto$alumacc.cc:474:replace_alu$5978.C[7]
.sym 117985 $abc$35683$n4514
.sym 117986 $auto$alumacc.cc:474:replace_alu$5978.C[8]
.sym 117989 $abc$35683$n4517
.sym 117990 $auto$alumacc.cc:474:replace_alu$5978.C[9]
.sym 117993 $abc$35683$n4520
.sym 117994 $auto$alumacc.cc:474:replace_alu$5978.C[10]
.sym 117997 $abc$35683$n4523
.sym 117998 $auto$alumacc.cc:474:replace_alu$5978.C[11]
.sym 118001 $abc$35683$n4526
.sym 118002 $auto$alumacc.cc:474:replace_alu$5978.C[12]
.sym 118005 $abc$35683$n4529
.sym 118006 $auto$alumacc.cc:474:replace_alu$5978.C[13]
.sym 118009 $abc$35683$n4532
.sym 118010 $auto$alumacc.cc:474:replace_alu$5978.C[14]
.sym 118013 $abc$35683$n4535
.sym 118014 $auto$alumacc.cc:474:replace_alu$5978.C[15]
.sym 118017 $abc$35683$n4538
.sym 118018 $auto$alumacc.cc:474:replace_alu$5978.C[16]
.sym 118021 $abc$35683$n4541
.sym 118022 $auto$alumacc.cc:474:replace_alu$5978.C[17]
.sym 118025 $abc$35683$n4544
.sym 118026 $auto$alumacc.cc:474:replace_alu$5978.C[18]
.sym 118029 $abc$35683$n4547
.sym 118030 $auto$alumacc.cc:474:replace_alu$5978.C[19]
.sym 118033 $abc$35683$n4550
.sym 118034 $auto$alumacc.cc:474:replace_alu$5978.C[20]
.sym 118037 $abc$35683$n4553
.sym 118038 $auto$alumacc.cc:474:replace_alu$5978.C[21]
.sym 118041 $abc$35683$n4556
.sym 118042 $auto$alumacc.cc:474:replace_alu$5978.C[22]
.sym 118045 $abc$35683$n4559
.sym 118046 $auto$alumacc.cc:474:replace_alu$5978.C[23]
.sym 118049 $abc$35683$n4562
.sym 118050 $auto$alumacc.cc:474:replace_alu$5978.C[24]
.sym 118053 $abc$35683$n4565
.sym 118054 $auto$alumacc.cc:474:replace_alu$5978.C[25]
.sym 118057 $abc$35683$n4568
.sym 118058 $auto$alumacc.cc:474:replace_alu$5978.C[26]
.sym 118061 $abc$35683$n4571
.sym 118062 $auto$alumacc.cc:474:replace_alu$5978.C[27]
.sym 118065 $abc$35683$n4574
.sym 118066 $auto$alumacc.cc:474:replace_alu$5978.C[28]
.sym 118069 $abc$35683$n4577
.sym 118070 $auto$alumacc.cc:474:replace_alu$5978.C[29]
.sym 118073 $abc$35683$n4580
.sym 118074 $auto$alumacc.cc:474:replace_alu$5978.C[30]
.sym 118077 $abc$35683$n4583
.sym 118078 $auto$alumacc.cc:474:replace_alu$5978.C[31]
.sym 118079 $abc$35683$n3766
.sym 118080 $abc$35683$n4559
.sym 118081 $abc$35683$n3683
.sym 118083 $abc$35683$n3782_1
.sym 118084 $abc$35683$n4571
.sym 118085 $abc$35683$n3683
.sym 118087 basesoc_uart_phy_rx
.sym 118091 basesoc_uart_phy_rx_reg[2]
.sym 118103 basesoc_uart_phy_rx_reg[5]
.sym 118111 basesoc_uart_phy_rx_reg[4]
.sym 118115 basesoc_uart_phy_rx_reg[3]
.sym 118135 $abc$35683$n7
.sym 118147 $abc$35683$n13
.sym 118155 basesoc_dat_w[4]
.sym 118159 basesoc_dat_w[6]
.sym 118163 $abc$35683$n98
.sym 118171 $abc$35683$n96
.sym 118179 basesoc_dat_w[1]
.sym 118184 basesoc_uart_phy_storage[0]
.sym 118185 basesoc_uart_phy_phase_accumulator_tx[0]
.sym 118188 basesoc_uart_phy_storage[1]
.sym 118189 basesoc_uart_phy_phase_accumulator_tx[1]
.sym 118190 $auto$alumacc.cc:474:replace_alu$5921.C[1]
.sym 118192 basesoc_uart_phy_storage[2]
.sym 118193 basesoc_uart_phy_phase_accumulator_tx[2]
.sym 118194 $auto$alumacc.cc:474:replace_alu$5921.C[2]
.sym 118196 basesoc_uart_phy_storage[3]
.sym 118197 basesoc_uart_phy_phase_accumulator_tx[3]
.sym 118198 $auto$alumacc.cc:474:replace_alu$5921.C[3]
.sym 118200 basesoc_uart_phy_storage[4]
.sym 118201 basesoc_uart_phy_phase_accumulator_tx[4]
.sym 118202 $auto$alumacc.cc:474:replace_alu$5921.C[4]
.sym 118204 basesoc_uart_phy_storage[5]
.sym 118205 basesoc_uart_phy_phase_accumulator_tx[5]
.sym 118206 $auto$alumacc.cc:474:replace_alu$5921.C[5]
.sym 118208 basesoc_uart_phy_storage[6]
.sym 118209 basesoc_uart_phy_phase_accumulator_tx[6]
.sym 118210 $auto$alumacc.cc:474:replace_alu$5921.C[6]
.sym 118212 basesoc_uart_phy_storage[7]
.sym 118213 basesoc_uart_phy_phase_accumulator_tx[7]
.sym 118214 $auto$alumacc.cc:474:replace_alu$5921.C[7]
.sym 118216 basesoc_uart_phy_storage[8]
.sym 118217 basesoc_uart_phy_phase_accumulator_tx[8]
.sym 118218 $auto$alumacc.cc:474:replace_alu$5921.C[8]
.sym 118220 basesoc_uart_phy_storage[9]
.sym 118221 basesoc_uart_phy_phase_accumulator_tx[9]
.sym 118222 $auto$alumacc.cc:474:replace_alu$5921.C[9]
.sym 118224 basesoc_uart_phy_storage[10]
.sym 118225 basesoc_uart_phy_phase_accumulator_tx[10]
.sym 118226 $auto$alumacc.cc:474:replace_alu$5921.C[10]
.sym 118228 basesoc_uart_phy_storage[11]
.sym 118229 basesoc_uart_phy_phase_accumulator_tx[11]
.sym 118230 $auto$alumacc.cc:474:replace_alu$5921.C[11]
.sym 118232 basesoc_uart_phy_storage[12]
.sym 118233 basesoc_uart_phy_phase_accumulator_tx[12]
.sym 118234 $auto$alumacc.cc:474:replace_alu$5921.C[12]
.sym 118236 basesoc_uart_phy_storage[13]
.sym 118237 basesoc_uart_phy_phase_accumulator_tx[13]
.sym 118238 $auto$alumacc.cc:474:replace_alu$5921.C[13]
.sym 118240 basesoc_uart_phy_storage[14]
.sym 118241 basesoc_uart_phy_phase_accumulator_tx[14]
.sym 118242 $auto$alumacc.cc:474:replace_alu$5921.C[14]
.sym 118244 basesoc_uart_phy_storage[15]
.sym 118245 basesoc_uart_phy_phase_accumulator_tx[15]
.sym 118246 $auto$alumacc.cc:474:replace_alu$5921.C[15]
.sym 118248 basesoc_uart_phy_storage[16]
.sym 118249 basesoc_uart_phy_phase_accumulator_tx[16]
.sym 118250 $auto$alumacc.cc:474:replace_alu$5921.C[16]
.sym 118252 basesoc_uart_phy_storage[17]
.sym 118253 basesoc_uart_phy_phase_accumulator_tx[17]
.sym 118254 $auto$alumacc.cc:474:replace_alu$5921.C[17]
.sym 118256 basesoc_uart_phy_storage[18]
.sym 118257 basesoc_uart_phy_phase_accumulator_tx[18]
.sym 118258 $auto$alumacc.cc:474:replace_alu$5921.C[18]
.sym 118260 basesoc_uart_phy_storage[19]
.sym 118261 basesoc_uart_phy_phase_accumulator_tx[19]
.sym 118262 $auto$alumacc.cc:474:replace_alu$5921.C[19]
.sym 118264 basesoc_uart_phy_storage[20]
.sym 118265 basesoc_uart_phy_phase_accumulator_tx[20]
.sym 118266 $auto$alumacc.cc:474:replace_alu$5921.C[20]
.sym 118268 basesoc_uart_phy_storage[21]
.sym 118269 basesoc_uart_phy_phase_accumulator_tx[21]
.sym 118270 $auto$alumacc.cc:474:replace_alu$5921.C[21]
.sym 118272 basesoc_uart_phy_storage[22]
.sym 118273 basesoc_uart_phy_phase_accumulator_tx[22]
.sym 118274 $auto$alumacc.cc:474:replace_alu$5921.C[22]
.sym 118276 basesoc_uart_phy_storage[23]
.sym 118277 basesoc_uart_phy_phase_accumulator_tx[23]
.sym 118278 $auto$alumacc.cc:474:replace_alu$5921.C[23]
.sym 118280 basesoc_uart_phy_storage[24]
.sym 118281 basesoc_uart_phy_phase_accumulator_tx[24]
.sym 118282 $auto$alumacc.cc:474:replace_alu$5921.C[24]
.sym 118284 basesoc_uart_phy_storage[25]
.sym 118285 basesoc_uart_phy_phase_accumulator_tx[25]
.sym 118286 $auto$alumacc.cc:474:replace_alu$5921.C[25]
.sym 118288 basesoc_uart_phy_storage[26]
.sym 118289 basesoc_uart_phy_phase_accumulator_tx[26]
.sym 118290 $auto$alumacc.cc:474:replace_alu$5921.C[26]
.sym 118292 basesoc_uart_phy_storage[27]
.sym 118293 basesoc_uart_phy_phase_accumulator_tx[27]
.sym 118294 $auto$alumacc.cc:474:replace_alu$5921.C[27]
.sym 118296 basesoc_uart_phy_storage[28]
.sym 118297 basesoc_uart_phy_phase_accumulator_tx[28]
.sym 118298 $auto$alumacc.cc:474:replace_alu$5921.C[28]
.sym 118300 basesoc_uart_phy_storage[29]
.sym 118301 basesoc_uart_phy_phase_accumulator_tx[29]
.sym 118302 $auto$alumacc.cc:474:replace_alu$5921.C[29]
.sym 118304 basesoc_uart_phy_storage[30]
.sym 118305 basesoc_uart_phy_phase_accumulator_tx[30]
.sym 118306 $auto$alumacc.cc:474:replace_alu$5921.C[30]
.sym 118308 basesoc_uart_phy_storage[31]
.sym 118309 basesoc_uart_phy_phase_accumulator_tx[31]
.sym 118310 $auto$alumacc.cc:474:replace_alu$5921.C[31]
.sym 118314 $auto$alumacc.cc:474:replace_alu$5921.C[32]
.sym 118315 basesoc_uart_phy_tx_busy
.sym 118316 $abc$35683$n6226
.sym 118319 basesoc_uart_phy_tx_busy
.sym 118320 $abc$35683$n6230
.sym 118323 basesoc_uart_phy_tx_busy
.sym 118324 $abc$35683$n6222
.sym 118327 basesoc_uart_phy_tx_busy
.sym 118328 $abc$35683$n6232
.sym 118331 basesoc_uart_phy_tx_busy
.sym 118332 $abc$35683$n6218
.sym 118335 basesoc_uart_phy_tx_busy
.sym 118336 $abc$35683$n6224
.sym 118339 basesoc_uart_phy_tx_busy
.sym 118340 $abc$35683$n6228
.sym 118344 basesoc_uart_phy_storage[0]
.sym 118345 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 118348 basesoc_uart_phy_storage[1]
.sym 118349 basesoc_uart_phy_phase_accumulator_rx[1]
.sym 118350 $auto$alumacc.cc:474:replace_alu$6014.C[1]
.sym 118352 basesoc_uart_phy_storage[2]
.sym 118353 basesoc_uart_phy_phase_accumulator_rx[2]
.sym 118354 $auto$alumacc.cc:474:replace_alu$6014.C[2]
.sym 118356 basesoc_uart_phy_storage[3]
.sym 118357 basesoc_uart_phy_phase_accumulator_rx[3]
.sym 118358 $auto$alumacc.cc:474:replace_alu$6014.C[3]
.sym 118360 basesoc_uart_phy_storage[4]
.sym 118361 basesoc_uart_phy_phase_accumulator_rx[4]
.sym 118362 $auto$alumacc.cc:474:replace_alu$6014.C[4]
.sym 118364 basesoc_uart_phy_storage[5]
.sym 118365 basesoc_uart_phy_phase_accumulator_rx[5]
.sym 118366 $auto$alumacc.cc:474:replace_alu$6014.C[5]
.sym 118368 basesoc_uart_phy_storage[6]
.sym 118369 basesoc_uart_phy_phase_accumulator_rx[6]
.sym 118370 $auto$alumacc.cc:474:replace_alu$6014.C[6]
.sym 118372 basesoc_uart_phy_storage[7]
.sym 118373 basesoc_uart_phy_phase_accumulator_rx[7]
.sym 118374 $auto$alumacc.cc:474:replace_alu$6014.C[7]
.sym 118376 basesoc_uart_phy_storage[8]
.sym 118377 basesoc_uart_phy_phase_accumulator_rx[8]
.sym 118378 $auto$alumacc.cc:474:replace_alu$6014.C[8]
.sym 118380 basesoc_uart_phy_storage[9]
.sym 118381 basesoc_uart_phy_phase_accumulator_rx[9]
.sym 118382 $auto$alumacc.cc:474:replace_alu$6014.C[9]
.sym 118384 basesoc_uart_phy_storage[10]
.sym 118385 basesoc_uart_phy_phase_accumulator_rx[10]
.sym 118386 $auto$alumacc.cc:474:replace_alu$6014.C[10]
.sym 118388 basesoc_uart_phy_storage[11]
.sym 118389 basesoc_uart_phy_phase_accumulator_rx[11]
.sym 118390 $auto$alumacc.cc:474:replace_alu$6014.C[11]
.sym 118392 basesoc_uart_phy_storage[12]
.sym 118393 basesoc_uart_phy_phase_accumulator_rx[12]
.sym 118394 $auto$alumacc.cc:474:replace_alu$6014.C[12]
.sym 118396 basesoc_uart_phy_storage[13]
.sym 118397 basesoc_uart_phy_phase_accumulator_rx[13]
.sym 118398 $auto$alumacc.cc:474:replace_alu$6014.C[13]
.sym 118400 basesoc_uart_phy_storage[14]
.sym 118401 basesoc_uart_phy_phase_accumulator_rx[14]
.sym 118402 $auto$alumacc.cc:474:replace_alu$6014.C[14]
.sym 118404 basesoc_uart_phy_storage[15]
.sym 118405 basesoc_uart_phy_phase_accumulator_rx[15]
.sym 118406 $auto$alumacc.cc:474:replace_alu$6014.C[15]
.sym 118408 basesoc_uart_phy_storage[16]
.sym 118409 basesoc_uart_phy_phase_accumulator_rx[16]
.sym 118410 $auto$alumacc.cc:474:replace_alu$6014.C[16]
.sym 118412 basesoc_uart_phy_storage[17]
.sym 118413 basesoc_uart_phy_phase_accumulator_rx[17]
.sym 118414 $auto$alumacc.cc:474:replace_alu$6014.C[17]
.sym 118416 basesoc_uart_phy_storage[18]
.sym 118417 basesoc_uart_phy_phase_accumulator_rx[18]
.sym 118418 $auto$alumacc.cc:474:replace_alu$6014.C[18]
.sym 118420 basesoc_uart_phy_storage[19]
.sym 118421 basesoc_uart_phy_phase_accumulator_rx[19]
.sym 118422 $auto$alumacc.cc:474:replace_alu$6014.C[19]
.sym 118424 basesoc_uart_phy_storage[20]
.sym 118425 basesoc_uart_phy_phase_accumulator_rx[20]
.sym 118426 $auto$alumacc.cc:474:replace_alu$6014.C[20]
.sym 118428 basesoc_uart_phy_storage[21]
.sym 118429 basesoc_uart_phy_phase_accumulator_rx[21]
.sym 118430 $auto$alumacc.cc:474:replace_alu$6014.C[21]
.sym 118432 basesoc_uart_phy_storage[22]
.sym 118433 basesoc_uart_phy_phase_accumulator_rx[22]
.sym 118434 $auto$alumacc.cc:474:replace_alu$6014.C[22]
.sym 118436 basesoc_uart_phy_storage[23]
.sym 118437 basesoc_uart_phy_phase_accumulator_rx[23]
.sym 118438 $auto$alumacc.cc:474:replace_alu$6014.C[23]
.sym 118440 basesoc_uart_phy_storage[24]
.sym 118441 basesoc_uart_phy_phase_accumulator_rx[24]
.sym 118442 $auto$alumacc.cc:474:replace_alu$6014.C[24]
.sym 118444 basesoc_uart_phy_storage[25]
.sym 118445 basesoc_uart_phy_phase_accumulator_rx[25]
.sym 118446 $auto$alumacc.cc:474:replace_alu$6014.C[25]
.sym 118448 basesoc_uart_phy_storage[26]
.sym 118449 basesoc_uart_phy_phase_accumulator_rx[26]
.sym 118450 $auto$alumacc.cc:474:replace_alu$6014.C[26]
.sym 118452 basesoc_uart_phy_storage[27]
.sym 118453 basesoc_uart_phy_phase_accumulator_rx[27]
.sym 118454 $auto$alumacc.cc:474:replace_alu$6014.C[27]
.sym 118456 basesoc_uart_phy_storage[28]
.sym 118457 basesoc_uart_phy_phase_accumulator_rx[28]
.sym 118458 $auto$alumacc.cc:474:replace_alu$6014.C[28]
.sym 118460 basesoc_uart_phy_storage[29]
.sym 118461 basesoc_uart_phy_phase_accumulator_rx[29]
.sym 118462 $auto$alumacc.cc:474:replace_alu$6014.C[29]
.sym 118464 basesoc_uart_phy_storage[30]
.sym 118465 basesoc_uart_phy_phase_accumulator_rx[30]
.sym 118466 $auto$alumacc.cc:474:replace_alu$6014.C[30]
.sym 118468 basesoc_uart_phy_storage[31]
.sym 118469 basesoc_uart_phy_phase_accumulator_rx[31]
.sym 118470 $auto$alumacc.cc:474:replace_alu$6014.C[31]
.sym 118474 $auto$alumacc.cc:474:replace_alu$6014.C[32]
.sym 118475 basesoc_uart_phy_rx_busy
.sym 118476 $abc$35683$n6099
.sym 118479 basesoc_uart_phy_sink_ready
.sym 118480 basesoc_uart_phy_sink_valid
.sym 118481 basesoc_uart_tx_fifo_level0[4]
.sym 118482 $abc$35683$n3221
.sym 118491 basesoc_uart_phy_rx_busy
.sym 118492 $abc$35683$n6123
.sym 118495 basesoc_uart_phy_rx_busy
.sym 118496 $abc$35683$n6129
.sym 118499 $abc$35683$n6137
.sym 118500 basesoc_uart_phy_rx_busy
.sym 118503 picorv32.cpuregs_rs1[17]
.sym 118547 basesoc_dat_w[7]
.sym 118567 basesoc_dat_w[1]
.sym 118583 basesoc_dat_w[5]
.sym 118587 basesoc_dat_w[2]
.sym 118615 basesoc_uart_phy_tx_busy
.sym 118616 $abc$35683$n6073
.sym 118791 $abc$35683$n3348_1
.sym 118792 $abc$35683$n5750
.sym 118795 $abc$35683$n3348_1
.sym 118796 $abc$35683$n5754
.sym 118799 $abc$35683$n3348_1
.sym 118800 $abc$35683$n5752
.sym 118819 $abc$35683$n3348_1
.sym 118820 $abc$35683$n5748
.sym 118824 spiflash_counter[0]
.sym 118829 spiflash_counter[1]
.sym 118833 spiflash_counter[2]
.sym 118834 $auto$alumacc.cc:474:replace_alu$5990.C[2]
.sym 118837 spiflash_counter[3]
.sym 118838 $auto$alumacc.cc:474:replace_alu$5990.C[3]
.sym 118841 spiflash_counter[4]
.sym 118842 $auto$alumacc.cc:474:replace_alu$5990.C[4]
.sym 118845 spiflash_counter[5]
.sym 118846 $auto$alumacc.cc:474:replace_alu$5990.C[5]
.sym 118849 spiflash_counter[6]
.sym 118850 $auto$alumacc.cc:474:replace_alu$5990.C[6]
.sym 118853 spiflash_counter[7]
.sym 118854 $auto$alumacc.cc:474:replace_alu$5990.C[7]
.sym 118867 basesoc_dat_w[4]
.sym 118891 $abc$35683$n3816
.sym 118892 $abc$35683$n3814
.sym 118893 $abc$35683$n5626
.sym 118894 sel_r
.sym 118899 $abc$35683$n3297
.sym 118900 $abc$35683$n2872
.sym 118901 csrbank0_leds_out0_w[4]
.sym 118903 $abc$35683$n5255_1
.sym 118904 interface0_bank_bus_dat_r[4]
.sym 118905 interface1_bank_bus_dat_r[4]
.sym 118906 $abc$35683$n5256_1
.sym 118907 $abc$35683$n3816
.sym 118908 $abc$35683$n3814
.sym 118909 sel_r
.sym 118911 $abc$35683$n5626
.sym 118912 $abc$35683$n3816
.sym 118913 $abc$35683$n5244_1
.sym 118927 $abc$35683$n3814
.sym 118928 $abc$35683$n3816
.sym 118929 $abc$35683$n5626
.sym 118930 sel_r
.sym 118931 array_muxed1[0]
.sym 118947 picorv32.mem_state[1]
.sym 118948 picorv32.mem_do_rinst
.sym 118949 picorv32.mem_do_rdata
.sym 118950 picorv32.mem_state[0]
.sym 118951 adr[0]
.sym 118955 $abc$35683$n3816
.sym 118956 $abc$35683$n3814
.sym 118957 $abc$35683$n5626
.sym 118958 sel_r
.sym 118959 $abc$35683$n3814
.sym 118960 $abc$35683$n5626
.sym 118961 $abc$35683$n3816
.sym 118962 sel_r
.sym 118983 $abc$35683$n3045
.sym 118984 $abc$35683$n4721
.sym 118985 $abc$35683$n3685_1
.sym 118986 $abc$35683$n4661
.sym 118987 $abc$35683$n3754_1
.sym 118988 $abc$35683$n4550
.sym 118989 $abc$35683$n3683
.sym 118991 $abc$35683$n3045
.sym 118992 $abc$35683$n4723
.sym 118993 $abc$35683$n3685_1
.sym 118994 $abc$35683$n4663
.sym 118995 $abc$35683$n3770_1
.sym 118996 $abc$35683$n4562
.sym 118997 $abc$35683$n3683
.sym 118999 $abc$35683$n3045
.sym 119000 $abc$35683$n4727
.sym 119001 $abc$35683$n3685_1
.sym 119002 $abc$35683$n4667
.sym 119003 $abc$35683$n3746_1
.sym 119004 $abc$35683$n4544
.sym 119005 $abc$35683$n3683
.sym 119007 $abc$35683$n3045
.sym 119008 $abc$35683$n4726
.sym 119009 $abc$35683$n3685_1
.sym 119010 $abc$35683$n4666
.sym 119023 basesoc_dat_w[3]
.sym 119039 basesoc_dat_w[7]
.sym 119043 $abc$35683$n3045
.sym 119044 $abc$35683$n4730
.sym 119045 $abc$35683$n3685_1
.sym 119046 $abc$35683$n4670
.sym 119047 basesoc_dat_w[3]
.sym 119059 basesoc_dat_w[5]
.sym 119063 basesoc_dat_w[6]
.sym 119079 user_btn1
.sym 119080 $abc$35683$n5804
.sym 119084 waittimer1_count[0]
.sym 119086 $PACKER_VCC_NET
.sym 119095 sys_rst
.sym 119096 basesoc_dat_w[1]
.sym 119107 user_btn1
.sym 119108 $abc$35683$n5808
.sym 119127 adr[2]
.sym 119131 adr[1]
.sym 119143 basesoc_uart_phy_tx_busy
.sym 119144 $abc$35683$n6180
.sym 119147 basesoc_uart_phy_storage[17]
.sym 119148 $abc$35683$n96
.sym 119149 adr[1]
.sym 119150 adr[0]
.sym 119151 $abc$35683$n5688
.sym 119155 basesoc_uart_phy_tx_busy
.sym 119156 $abc$35683$n6178
.sym 119159 basesoc_uart_phy_tx_busy
.sym 119160 $abc$35683$n6172
.sym 119163 basesoc_uart_phy_tx_busy
.sym 119164 $abc$35683$n6182
.sym 119167 sys_rst
.sym 119168 $abc$35683$n5688
.sym 119171 basesoc_uart_phy_tx_busy
.sym 119172 $abc$35683$n6184
.sym 119175 basesoc_uart_phy_tx_busy
.sym 119176 $abc$35683$n6200
.sym 119179 basesoc_uart_phy_tx_busy
.sym 119180 $abc$35683$n6186
.sym 119183 basesoc_uart_phy_tx_busy
.sym 119184 $abc$35683$n6190
.sym 119187 $abc$35683$n4753_1
.sym 119188 $abc$35683$n4752
.sym 119189 $abc$35683$n3194
.sym 119191 basesoc_uart_phy_tx_busy
.sym 119192 $abc$35683$n6196
.sym 119195 basesoc_uart_phy_tx_busy
.sym 119196 $abc$35683$n6188
.sym 119199 basesoc_uart_phy_storage[9]
.sym 119200 $abc$35683$n116
.sym 119201 adr[0]
.sym 119202 adr[1]
.sym 119203 basesoc_uart_phy_tx_busy
.sym 119204 $abc$35683$n6198
.sym 119207 basesoc_uart_phy_tx_busy
.sym 119208 $abc$35683$n6210
.sym 119211 basesoc_uart_phy_tx_busy
.sym 119212 $abc$35683$n6206
.sym 119215 basesoc_uart_phy_tx_busy
.sym 119216 $abc$35683$n6202
.sym 119219 basesoc_uart_phy_storage[30]
.sym 119220 basesoc_uart_phy_storage[14]
.sym 119221 adr[0]
.sym 119222 adr[1]
.sym 119223 basesoc_uart_phy_tx_busy
.sym 119224 $abc$35683$n6208
.sym 119227 basesoc_uart_phy_tx_busy
.sym 119228 $abc$35683$n6204
.sym 119231 basesoc_uart_phy_tx_busy
.sym 119232 $abc$35683$n6216
.sym 119235 basesoc_uart_phy_tx_busy
.sym 119236 $abc$35683$n6212
.sym 119239 basesoc_uart_phy_storage[19]
.sym 119240 basesoc_uart_phy_storage[3]
.sym 119241 adr[1]
.sym 119242 adr[0]
.sym 119243 basesoc_uart_phy_storage[23]
.sym 119244 basesoc_uart_phy_storage[7]
.sym 119245 adr[1]
.sym 119246 adr[0]
.sym 119247 basesoc_uart_phy_storage[31]
.sym 119248 basesoc_uart_phy_storage[15]
.sym 119249 adr[0]
.sym 119250 adr[1]
.sym 119251 $abc$35683$n4771_1
.sym 119252 $abc$35683$n4770
.sym 119253 $abc$35683$n3194
.sym 119255 $abc$35683$n4762_1
.sym 119256 $abc$35683$n4761
.sym 119257 $abc$35683$n3194
.sym 119259 $abc$35683$n4759_1
.sym 119260 $abc$35683$n4758
.sym 119261 $abc$35683$n3194
.sym 119263 basesoc_uart_phy_tx_busy
.sym 119264 $abc$35683$n6220
.sym 119267 $abc$35683$n114
.sym 119271 basesoc_we
.sym 119272 $abc$35683$n3194
.sym 119273 $abc$35683$n2872
.sym 119274 sys_rst
.sym 119275 basesoc_uart_phy_storage[28]
.sym 119276 basesoc_uart_phy_storage[12]
.sym 119277 adr[0]
.sym 119278 adr[1]
.sym 119279 basesoc_uart_phy_storage[27]
.sym 119280 basesoc_uart_phy_storage[11]
.sym 119281 adr[0]
.sym 119282 adr[1]
.sym 119283 basesoc_uart_phy_storage[29]
.sym 119284 $abc$35683$n104
.sym 119285 adr[0]
.sym 119286 adr[1]
.sym 119287 $abc$35683$n7
.sym 119291 $abc$35683$n116
.sym 119299 basesoc_uart_rx_fifo_wrport_we
.sym 119307 $abc$35683$n104
.sym 119319 basesoc_uart_phy_rx_busy
.sym 119320 $abc$35683$n6079
.sym 119323 basesoc_uart_phy_rx_busy
.sym 119324 $abc$35683$n6083
.sym 119327 basesoc_uart_phy_rx_busy
.sym 119328 $abc$35683$n6077
.sym 119339 basesoc_uart_phy_rx_busy
.sym 119340 $abc$35683$n6103
.sym 119347 basesoc_uart_phy_rx_busy
.sym 119348 $abc$35683$n6101
.sym 119359 basesoc_uart_phy_rx_busy
.sym 119360 $abc$35683$n6105
.sym 119363 basesoc_uart_phy_rx_busy
.sym 119364 $abc$35683$n6091
.sym 119379 basesoc_ctrl_reset_reset_r
.sym 119383 basesoc_dat_w[7]
.sym 119399 basesoc_uart_phy_rx_busy
.sym 119400 $abc$35683$n6135
.sym 119403 basesoc_uart_phy_rx_busy
.sym 119404 $abc$35683$n6121
.sym 119407 basesoc_uart_phy_rx_busy
.sym 119408 $abc$35683$n6127
.sym 119411 sys_rst
.sym 119412 basesoc_uart_tx_fifo_wrport_we
.sym 119413 basesoc_uart_tx_fifo_do_read
.sym 119416 basesoc_uart_phy_storage[0]
.sym 119417 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 119419 basesoc_uart_phy_rx_busy
.sym 119420 $abc$35683$n6075
.sym 119423 basesoc_uart_phy_rx_busy
.sym 119424 $abc$35683$n6133
.sym 119427 basesoc_uart_phy_rx_busy
.sym 119428 $abc$35683$n6125
.sym 119436 $PACKER_VCC_NET
.sym 119437 basesoc_uart_tx_fifo_level0[0]
.sym 119452 basesoc_uart_tx_fifo_level0[0]
.sym 119454 $PACKER_VCC_NET
.sym 119455 $abc$35683$n6056
.sym 119456 $abc$35683$n6057
.sym 119457 basesoc_uart_tx_fifo_wrport_we
.sym 119459 $abc$35683$n6047
.sym 119460 $abc$35683$n6048
.sym 119461 basesoc_uart_tx_fifo_wrport_we
.sym 119475 basesoc_dat_w[4]
.sym 119479 basesoc_dat_w[3]
.sym 119483 basesoc_dat_w[2]
.sym 119491 basesoc_dat_w[1]
.sym 119523 basesoc_dat_w[7]
.sym 119539 basesoc_dat_w[1]
.sym 119555 basesoc_dat_w[2]
.sym 119575 basesoc_dat_w[1]
.sym 119587 basesoc_ctrl_reset_reset_r
.sym 119595 basesoc_dat_w[3]
.sym 119603 basesoc_dat_w[6]
.sym 119783 array_muxed1[2]
.sym 119788 $PACKER_VCC_NET
.sym 119789 spiflash_counter[0]
.sym 119795 eventmanager_status_w[1]
.sym 119799 spiflash_i
.sym 119803 spiflash_i
.sym 119807 eventmanager_status_w[1]
.sym 119808 eventsourceprocess1_old_trigger
.sym 119859 $abc$35683$n5246_1
.sym 119860 interface0_bank_bus_dat_r[1]
.sym 119861 interface1_bank_bus_dat_r[1]
.sym 119862 $abc$35683$n5247_1
.sym 119871 eventmanager_status_w[1]
.sym 119872 $abc$35683$n3200
.sym 119873 $abc$35683$n4928_1
.sym 119874 $abc$35683$n3297
.sym 119875 basesoc_uart_phy_rx
.sym 119879 picorv32.mem_state[1]
.sym 119880 picorv32.mem_state[0]
.sym 119887 picorv32.mem_do_rinst
.sym 119888 $abc$35683$n2898_1
.sym 119889 picorv32.mem_state[0]
.sym 119890 picorv32.mem_state[1]
.sym 119891 $abc$35683$n3181
.sym 119892 picorv32.mem_do_wdata
.sym 119893 $abc$35683$n3182
.sym 119894 $abc$35683$n5440
.sym 119895 $abc$35683$n3182
.sym 119896 $abc$35683$n2898_1
.sym 119897 $abc$35683$n3185
.sym 119898 $abc$35683$n3184
.sym 119899 picorv32.mem_state[1]
.sym 119900 picorv32.mem_state[0]
.sym 119907 $abc$35683$n2898_1
.sym 119908 picorv32.mem_do_rinst
.sym 119909 picorv32.mem_state[1]
.sym 119910 picorv32.mem_state[0]
.sym 119911 $abc$35683$n5252_1
.sym 119912 interface0_bank_bus_dat_r[3]
.sym 119913 interface1_bank_bus_dat_r[3]
.sym 119914 $abc$35683$n5253_1
.sym 119915 basesoc_uart_phy_rx
.sym 119916 $abc$35683$n3212
.sym 119917 $abc$35683$n3215
.sym 119918 basesoc_uart_phy_uart_clk_rxen
.sym 119919 basesoc_uart_phy_rx
.sym 119920 basesoc_uart_phy_rx_r
.sym 119921 basesoc_uart_phy_uart_clk_rxen
.sym 119922 basesoc_uart_phy_rx_busy
.sym 119923 basesoc_adr[12]
.sym 119924 basesoc_adr[11]
.sym 119925 $abc$35683$n2874
.sym 119927 array_muxed1[7]
.sym 119931 array_muxed0[12]
.sym 119935 basesoc_uart_phy_rx
.sym 119936 basesoc_uart_phy_rx_r
.sym 119937 $abc$35683$n5062_1
.sym 119938 basesoc_uart_phy_rx_busy
.sym 119939 array_muxed0[11]
.sym 119947 basesoc_adr[11]
.sym 119948 basesoc_adr[12]
.sym 119949 $abc$35683$n2874
.sym 119963 basesoc_dat_w[7]
.sym 119975 basesoc_ctrl_storage[7]
.sym 119976 $abc$35683$n3274
.sym 119977 $abc$35683$n3257
.sym 119978 basesoc_ctrl_storage[23]
.sym 119979 basesoc_we
.sym 119980 $abc$35683$n2873_1
.sym 119981 $abc$35683$n3274
.sym 119982 sys_rst
.sym 119983 $abc$35683$n3212
.sym 119984 $abc$35683$n3215
.sym 119987 sys_rst
.sym 119988 basesoc_dat_w[3]
.sym 119999 $abc$35683$n3212
.sym 120000 basesoc_uart_phy_rx
.sym 120001 basesoc_uart_phy_uart_clk_rxen
.sym 120002 basesoc_uart_phy_rx_busy
.sym 120007 basesoc_uart_phy_rx_busy
.sym 120008 $abc$35683$n5765
.sym 120011 basesoc_uart_phy_rx_busy
.sym 120012 $abc$35683$n3214
.sym 120013 basesoc_uart_phy_uart_clk_rxen
.sym 120014 sys_rst
.sym 120023 array_muxed1[3]
.sym 120031 $abc$35683$n3297
.sym 120032 $abc$35683$n2872
.sym 120033 csrbank0_leds_out0_w[3]
.sym 120035 array_muxed1[5]
.sym 120055 basesoc_we
.sym 120056 $abc$35683$n2873_1
.sym 120057 $abc$35683$n3257
.sym 120058 sys_rst
.sym 120063 basesoc_uart_phy_rx_reg[1]
.sym 120071 basesoc_we
.sym 120072 $abc$35683$n3194
.sym 120073 $abc$35683$n3196
.sym 120074 sys_rst
.sym 120079 csrbank0_leds_out0_w[0]
.sym 120080 csrbank0_buttons_ev_enable0_w[0]
.sym 120081 adr[1]
.sym 120082 adr[0]
.sym 120087 basesoc_dat_w[1]
.sym 120091 csrbank0_leds_out0_w[1]
.sym 120092 eventmanager_pending_w[1]
.sym 120093 adr[0]
.sym 120094 adr[1]
.sym 120095 basesoc_ctrl_reset_reset_r
.sym 120099 csrbank0_buttons_ev_enable0_w[1]
.sym 120100 $abc$35683$n3196
.sym 120101 $abc$35683$n4929
.sym 120103 basesoc_we
.sym 120104 $abc$35683$n3297
.sym 120105 $abc$35683$n2872
.sym 120106 sys_rst
.sym 120111 basesoc_dat_w[4]
.sym 120115 sys_rst
.sym 120116 basesoc_dat_w[6]
.sym 120123 basesoc_dat_w[5]
.sym 120127 basesoc_we
.sym 120128 $abc$35683$n3297
.sym 120129 $abc$35683$n3196
.sym 120130 sys_rst
.sym 120131 $abc$35683$n226
.sym 120135 $abc$35683$n112
.sym 120143 basesoc_uart_phy_storage[5]
.sym 120144 $abc$35683$n110
.sym 120145 adr[1]
.sym 120146 adr[0]
.sym 120147 basesoc_dat_w[2]
.sym 120155 $abc$35683$n112
.sym 120156 $abc$35683$n98
.sym 120157 adr[1]
.sym 120158 adr[0]
.sym 120159 csrbank0_leds_out0_w[2]
.sym 120160 csrbank0_buttons_ev_enable0_w[2]
.sym 120161 adr[1]
.sym 120162 adr[0]
.sym 120163 $abc$35683$n110
.sym 120167 interface1_bank_bus_dat_r[7]
.sym 120168 interface3_bank_bus_dat_r[7]
.sym 120169 interface4_bank_bus_dat_r[7]
.sym 120170 interface5_bank_bus_dat_r[7]
.sym 120171 basesoc_we
.sym 120172 $abc$35683$n3194
.sym 120173 $abc$35683$n3200
.sym 120174 sys_rst
.sym 120175 $abc$35683$n4768_1
.sym 120176 $abc$35683$n4767
.sym 120177 $abc$35683$n3194
.sym 120179 $abc$35683$n2871_1
.sym 120180 $abc$35683$n3225
.sym 120181 basesoc_uart_rx_fifo_fifo_out_payload_data[7]
.sym 120183 $abc$35683$n2871_1
.sym 120184 $abc$35683$n3225
.sym 120185 basesoc_uart_rx_fifo_fifo_out_payload_data[5]
.sym 120187 $abc$35683$n2871_1
.sym 120188 $abc$35683$n3225
.sym 120189 basesoc_uart_rx_fifo_fifo_out_payload_data[4]
.sym 120191 $abc$35683$n4765_1
.sym 120192 $abc$35683$n4764
.sym 120193 $abc$35683$n3194
.sym 120195 interface1_bank_bus_dat_r[5]
.sym 120196 interface3_bank_bus_dat_r[5]
.sym 120197 interface4_bank_bus_dat_r[5]
.sym 120198 interface5_bank_bus_dat_r[5]
.sym 120199 $abc$35683$n106
.sym 120203 basesoc_uart_phy_rx_reg[4]
.sym 120207 interface3_bank_bus_dat_r[4]
.sym 120208 interface4_bank_bus_dat_r[4]
.sym 120209 interface5_bank_bus_dat_r[4]
.sym 120211 basesoc_uart_phy_rx_reg[2]
.sym 120215 basesoc_uart_phy_rx_reg[7]
.sym 120219 basesoc_uart_phy_rx_reg[3]
.sym 120227 basesoc_uart_phy_storage[4]
.sym 120228 $abc$35683$n114
.sym 120229 adr[1]
.sym 120230 adr[0]
.sym 120232 basesoc_uart_rx_fifo_produce[0]
.sym 120237 basesoc_uart_rx_fifo_produce[1]
.sym 120241 basesoc_uart_rx_fifo_produce[2]
.sym 120242 $auto$alumacc.cc:474:replace_alu$6002.C[2]
.sym 120245 basesoc_uart_rx_fifo_produce[3]
.sym 120246 $auto$alumacc.cc:474:replace_alu$6002.C[3]
.sym 120247 basesoc_uart_rx_fifo_readable
.sym 120248 basesoc_uart_rx_fifo_fifo_out_payload_data[0]
.sym 120249 adr[2]
.sym 120250 adr[1]
.sym 120252 $PACKER_VCC_NET
.sym 120253 basesoc_uart_rx_fifo_produce[0]
.sym 120255 sys_rst
.sym 120256 basesoc_uart_rx_fifo_wrport_we
.sym 120259 basesoc_uart_phy_storage[24]
.sym 120260 $abc$35683$n100
.sym 120261 adr[0]
.sym 120262 adr[1]
.sym 120264 basesoc_uart_tx_fifo_level0[0]
.sym 120269 basesoc_uart_tx_fifo_level0[1]
.sym 120273 basesoc_uart_tx_fifo_level0[2]
.sym 120274 $auto$alumacc.cc:474:replace_alu$6005.C[2]
.sym 120277 basesoc_uart_tx_fifo_level0[3]
.sym 120278 $auto$alumacc.cc:474:replace_alu$6005.C[3]
.sym 120281 basesoc_uart_tx_fifo_level0[4]
.sym 120282 $auto$alumacc.cc:474:replace_alu$6005.C[4]
.sym 120283 basesoc_uart_tx_fifo_level0[1]
.sym 120287 $abc$35683$n102
.sym 120291 $abc$35683$n100
.sym 120296 basesoc_uart_tx_fifo_level0[0]
.sym 120300 basesoc_uart_tx_fifo_level0[1]
.sym 120301 $PACKER_VCC_NET
.sym 120304 basesoc_uart_tx_fifo_level0[2]
.sym 120305 $PACKER_VCC_NET
.sym 120306 $auto$alumacc.cc:474:replace_alu$5927.C[2]
.sym 120308 basesoc_uart_tx_fifo_level0[3]
.sym 120309 $PACKER_VCC_NET
.sym 120310 $auto$alumacc.cc:474:replace_alu$5927.C[3]
.sym 120312 basesoc_uart_tx_fifo_level0[4]
.sym 120313 $PACKER_VCC_NET
.sym 120314 $auto$alumacc.cc:474:replace_alu$5927.C[4]
.sym 120315 basesoc_uart_tx_fifo_level0[0]
.sym 120316 basesoc_uart_tx_fifo_level0[1]
.sym 120317 basesoc_uart_tx_fifo_level0[2]
.sym 120318 basesoc_uart_tx_fifo_level0[3]
.sym 120319 $abc$35683$n6050
.sym 120320 $abc$35683$n6051
.sym 120321 basesoc_uart_tx_fifo_wrport_we
.sym 120323 $abc$35683$n6053
.sym 120324 $abc$35683$n6054
.sym 120325 basesoc_uart_tx_fifo_wrport_we
.sym 120359 basesoc_dat_w[6]
.sym 120367 basesoc_ctrl_reset_reset_r
.sym 120371 basesoc_dat_w[3]
.sym 120387 basesoc_dat_w[4]
.sym 120403 $abc$35683$n4863_1
.sym 120404 $abc$35683$n4866_1
.sym 120405 $abc$35683$n4869_1
.sym 120406 $abc$35683$n3251
.sym 120407 $abc$35683$n3270
.sym 120408 $abc$35683$n3250
.sym 120409 sys_rst
.sym 120411 $abc$35683$n4837_1
.sym 120412 $abc$35683$n4840_1
.sym 120413 $abc$35683$n4843_1
.sym 120414 $abc$35683$n3251
.sym 120419 $abc$35683$n3267
.sym 120420 $abc$35683$n3250
.sym 120421 sys_rst
.sym 120423 basesoc_timer0_value_status[7]
.sym 120424 $abc$35683$n4798_1
.sym 120425 $abc$35683$n4867_1
.sym 120426 $abc$35683$n4868_1
.sym 120427 basesoc_ctrl_reset_reset_r
.sym 120431 $abc$35683$n4798_1
.sym 120432 basesoc_timer0_value_status[4]
.sym 120433 $abc$35683$n3270
.sym 120434 basesoc_timer0_reload_storage[20]
.sym 120435 $abc$35683$n3273
.sym 120436 $abc$35683$n3250
.sym 120437 sys_rst
.sym 120439 basesoc_dat_w[6]
.sym 120443 $abc$35683$n3256
.sym 120444 $abc$35683$n3250
.sym 120445 sys_rst
.sym 120447 $abc$35683$n3259
.sym 120448 $abc$35683$n3250
.sym 120449 sys_rst
.sym 120451 basesoc_dat_w[3]
.sym 120459 basesoc_timer0_value_status[12]
.sym 120460 $abc$35683$n4808_1
.sym 120461 $abc$35683$n4838
.sym 120462 $abc$35683$n4839_1
.sym 120463 basesoc_dat_w[4]
.sym 120467 basesoc_timer0_reload_storage[15]
.sym 120468 $abc$35683$n3267
.sym 120469 $abc$35683$n3256
.sym 120470 basesoc_timer0_load_storage[15]
.sym 120471 $abc$35683$n4798_1
.sym 120472 basesoc_timer0_value_status[5]
.sym 120473 $abc$35683$n3270
.sym 120474 basesoc_timer0_reload_storage[21]
.sym 120475 basesoc_dat_w[7]
.sym 120479 basesoc_timer0_reload_storage[12]
.sym 120480 $abc$35683$n3267
.sym 120481 $abc$35683$n3256
.sym 120482 basesoc_timer0_load_storage[12]
.sym 120483 basesoc_dat_w[5]
.sym 120487 basesoc_timer0_reload_storage[13]
.sym 120488 $abc$35683$n3267
.sym 120489 $abc$35683$n3256
.sym 120490 basesoc_timer0_load_storage[13]
.sym 120491 basesoc_timer0_reload_storage[10]
.sym 120492 $abc$35683$n3267
.sym 120493 $abc$35683$n3256
.sym 120494 basesoc_timer0_load_storage[10]
.sym 120495 basesoc_timer0_reload_storage[13]
.sym 120496 $abc$35683$n5913
.sym 120497 basesoc_timer0_eventmanager_status_w
.sym 120499 basesoc_timer0_load_storage[13]
.sym 120500 $abc$35683$n5016_1
.sym 120501 basesoc_timer0_en_storage
.sym 120503 basesoc_timer0_reload_storage[15]
.sym 120504 $abc$35683$n5919
.sym 120505 basesoc_timer0_eventmanager_status_w
.sym 120507 basesoc_timer0_load_storage[15]
.sym 120508 $abc$35683$n5020_1
.sym 120509 basesoc_timer0_en_storage
.sym 120511 basesoc_timer0_reload_storage[10]
.sym 120512 $abc$35683$n5904
.sym 120513 basesoc_timer0_eventmanager_status_w
.sym 120515 basesoc_timer0_load_storage[10]
.sym 120516 $abc$35683$n5010_1
.sym 120517 basesoc_timer0_en_storage
.sym 120519 basesoc_timer0_reload_storage[21]
.sym 120520 $abc$35683$n5937
.sym 120521 basesoc_timer0_eventmanager_status_w
.sym 120523 basesoc_timer0_reload_storage[17]
.sym 120524 $abc$35683$n5925
.sym 120525 basesoc_timer0_eventmanager_status_w
.sym 120527 basesoc_timer0_reload_storage[20]
.sym 120528 $abc$35683$n5934
.sym 120529 basesoc_timer0_eventmanager_status_w
.sym 120531 basesoc_timer0_load_storage[20]
.sym 120532 $abc$35683$n5030_1
.sym 120533 basesoc_timer0_en_storage
.sym 120535 basesoc_timer0_load_storage[21]
.sym 120536 $abc$35683$n5032_1
.sym 120537 basesoc_timer0_en_storage
.sym 120539 basesoc_timer0_load_storage[17]
.sym 120540 $abc$35683$n5024_1
.sym 120541 basesoc_timer0_en_storage
.sym 120543 basesoc_timer0_load_storage[21]
.sym 120544 $abc$35683$n3259
.sym 120545 $abc$35683$n4846_1
.sym 120546 $abc$35683$n4847_1
.sym 120547 $abc$35683$n4845_1
.sym 120548 $abc$35683$n4848_1
.sym 120549 $abc$35683$n4851_1
.sym 120550 $abc$35683$n3251
.sym 120551 basesoc_timer0_reload_storage[28]
.sym 120552 $abc$35683$n3273
.sym 120553 $abc$35683$n4841_1
.sym 120554 $abc$35683$n4842_1
.sym 120563 basesoc_dat_w[5]
.sym 120567 basesoc_dat_w[4]
.sym 120579 basesoc_ctrl_reset_reset_r
.sym 120591 basesoc_dat_w[2]
.sym 120595 basesoc_ctrl_reset_reset_r
.sym 120599 basesoc_dat_w[5]
.sym 120603 basesoc_dat_w[4]
.sym 120611 basesoc_dat_w[1]
.sym 120687 array_muxed0[14]
.sym 120688 array_muxed1[12]
.sym 120703 array_muxed0[14]
.sym 120704 array_muxed1[12]
.sym 120759 $abc$35683$n2903
.sym 120763 spiflash_clk1
.sym 120764 csrbank2_bitbang0_w[1]
.sym 120765 csrbank2_bitbang_en0_w
.sym 120767 basesoc_dat_w[1]
.sym 120768 $abc$35683$n3306
.sym 120769 sys_rst
.sym 120770 $abc$35683$n2903
.sym 120775 $abc$35683$n2890
.sym 120779 basesoc_ctrl_reset_reset_r
.sym 120780 $abc$35683$n3306
.sym 120781 sys_rst
.sym 120782 $abc$35683$n2890
.sym 120807 $abc$35683$n3200
.sym 120808 spiflash_miso
.sym 120811 eventmanager_status_w[0]
.sym 120812 eventsourceprocess0_old_trigger
.sym 120823 basesoc_ctrl_reset_reset_r
.sym 120827 $abc$35683$n4872
.sym 120828 csrbank2_bitbang0_w[1]
.sym 120829 $abc$35683$n3198
.sym 120830 csrbank2_bitbang_en0_w
.sym 120843 eventmanager_status_w[0]
.sym 120851 $abc$35683$n2872
.sym 120852 csrbank2_bitbang0_w[0]
.sym 120853 $abc$35683$n4871_1
.sym 120854 $abc$35683$n3334
.sym 120855 $abc$35683$n3334
.sym 120856 $abc$35683$n2872
.sym 120857 csrbank2_bitbang0_w[2]
.sym 120863 array_muxed0[9]
.sym 120867 array_muxed0[10]
.sym 120871 basesoc_adr[13]
.sym 120872 basesoc_adr[9]
.sym 120873 basesoc_adr[10]
.sym 120875 basesoc_picorv323[6]
.sym 120879 basesoc_adr[13]
.sym 120880 basesoc_adr[9]
.sym 120881 $abc$35683$n3195
.sym 120883 basesoc_picorv323[12]
.sym 120887 basesoc_adr[13]
.sym 120888 basesoc_adr[10]
.sym 120889 basesoc_adr[9]
.sym 120891 basesoc_adr[13]
.sym 120892 $abc$35683$n3195
.sym 120893 basesoc_adr[9]
.sym 120895 basesoc_picorv323[13]
.sym 120899 basesoc_adr[11]
.sym 120900 basesoc_adr[12]
.sym 120901 basesoc_adr[10]
.sym 120907 basesoc_adr[11]
.sym 120908 $abc$35683$n3252
.sym 120909 basesoc_adr[12]
.sym 120911 basesoc_adr[12]
.sym 120912 basesoc_adr[11]
.sym 120913 $abc$35683$n3252
.sym 120915 $abc$35683$n5242_1
.sym 120916 interface0_bank_bus_dat_r[0]
.sym 120917 interface1_bank_bus_dat_r[0]
.sym 120918 $abc$35683$n5243_1
.sym 120919 eventmanager_pending_w[0]
.sym 120920 $abc$35683$n3198
.sym 120921 $abc$35683$n4926
.sym 120923 basesoc_adr[11]
.sym 120924 $abc$35683$n2874
.sym 120925 basesoc_adr[12]
.sym 120927 eventmanager_status_w[0]
.sym 120928 $abc$35683$n3200
.sym 120929 $abc$35683$n4925_1
.sym 120930 $abc$35683$n3297
.sym 120931 array_muxed0[13]
.sym 120935 basesoc_ctrl_bus_errors[31]
.sym 120936 $abc$35683$n3271
.sym 120937 $abc$35683$n3260
.sym 120938 basesoc_ctrl_storage[31]
.sym 120939 basesoc_ctrl_storage[24]
.sym 120940 $abc$35683$n3260
.sym 120941 $abc$35683$n4880_1
.sym 120942 $abc$35683$n4879
.sym 120943 $abc$35683$n4889_1
.sym 120944 $abc$35683$n4892_1
.sym 120945 $abc$35683$n4893
.sym 120946 $abc$35683$n2873_1
.sym 120947 $abc$35683$n5249_1
.sym 120948 interface0_bank_bus_dat_r[2]
.sym 120949 interface1_bank_bus_dat_r[2]
.sym 120950 $abc$35683$n5250_1
.sym 120951 $abc$35683$n4899
.sym 120952 $abc$35683$n4895_1
.sym 120953 $abc$35683$n2873_1
.sym 120955 $abc$35683$n4919_1
.sym 120956 $abc$35683$n4922_1
.sym 120957 $abc$35683$n4923
.sym 120958 $abc$35683$n2873_1
.sym 120959 $abc$35683$n3257
.sym 120960 basesoc_ctrl_storage[16]
.sym 120961 $abc$35683$n3254
.sym 120962 basesoc_ctrl_storage[8]
.sym 120963 $abc$35683$n118
.sym 120964 $abc$35683$n3274
.sym 120965 $abc$35683$n3276
.sym 120966 basesoc_ctrl_bus_errors[3]
.sym 120967 $abc$35683$n3297
.sym 120968 $abc$35683$n3198
.sym 120969 basesoc_we
.sym 120975 $abc$35683$n3274
.sym 120976 basesoc_ctrl_storage[2]
.sym 120977 $abc$35683$n3265
.sym 120978 basesoc_ctrl_bus_errors[10]
.sym 120979 basesoc_dat_w[3]
.sym 120983 basesoc_ctrl_bus_errors[11]
.sym 120984 $abc$35683$n3265
.sym 120985 $abc$35683$n3257
.sym 120986 basesoc_ctrl_storage[19]
.sym 120991 basesoc_we
.sym 120992 $abc$35683$n2873_1
.sym 120993 $abc$35683$n3260
.sym 120994 sys_rst
.sym 120999 $abc$35683$n3268
.sym 121000 basesoc_ctrl_bus_errors[16]
.sym 121007 basesoc_ctrl_bus_errors[27]
.sym 121008 $abc$35683$n3271
.sym 121009 $abc$35683$n4896
.sym 121010 $abc$35683$n4898_1
.sym 121011 $abc$35683$n9
.sym 121015 basesoc_ctrl_bus_errors[26]
.sym 121016 $abc$35683$n3271
.sym 121017 $abc$35683$n3260
.sym 121018 basesoc_ctrl_storage[26]
.sym 121019 basesoc_ctrl_storage[11]
.sym 121020 $abc$35683$n3254
.sym 121021 $abc$35683$n4897
.sym 121023 basesoc_ctrl_bus_errors[19]
.sym 121024 $abc$35683$n3268
.sym 121025 $abc$35683$n3260
.sym 121026 basesoc_ctrl_storage[27]
.sym 121031 basesoc_dat_w[6]
.sym 121055 basesoc_we
.sym 121056 $abc$35683$n3194
.sym 121057 $abc$35683$n3198
.sym 121058 sys_rst
.sym 121059 basesoc_dat_w[1]
.sym 121063 array_muxed0[1]
.sym 121067 basesoc_adr[3]
.sym 121068 $abc$35683$n2871_1
.sym 121071 $abc$35683$n2871_1
.sym 121072 basesoc_adr[3]
.sym 121075 array_muxed0[0]
.sym 121079 basesoc_adr[3]
.sym 121080 adr[2]
.sym 121081 $abc$35683$n3200
.sym 121083 $abc$35683$n3334
.sym 121084 $abc$35683$n2872
.sym 121085 csrbank2_bitbang0_w[1]
.sym 121087 basesoc_adr[3]
.sym 121088 $abc$35683$n3196
.sym 121089 adr[2]
.sym 121091 eventmanager_status_w[2]
.sym 121092 $abc$35683$n3200
.sym 121093 $abc$35683$n4931_1
.sym 121094 $abc$35683$n3297
.sym 121095 basesoc_adr[3]
.sym 121096 adr[2]
.sym 121097 $abc$35683$n3198
.sym 121099 $abc$35683$n13
.sym 121103 eventmanager_pending_w[2]
.sym 121104 $abc$35683$n3198
.sym 121105 $abc$35683$n4932
.sym 121107 adr[2]
.sym 121108 $abc$35683$n2872
.sym 121111 $abc$35683$n9
.sym 121115 $abc$35683$n5
.sym 121119 interface2_bank_bus_dat_r[1]
.sym 121120 interface3_bank_bus_dat_r[1]
.sym 121121 interface4_bank_bus_dat_r[1]
.sym 121122 interface5_bank_bus_dat_r[1]
.sym 121123 basesoc_adr[3]
.sym 121124 $abc$35683$n3198
.sym 121125 adr[2]
.sym 121127 interface2_bank_bus_dat_r[2]
.sym 121128 interface3_bank_bus_dat_r[2]
.sym 121129 interface4_bank_bus_dat_r[2]
.sym 121130 interface5_bank_bus_dat_r[2]
.sym 121131 $abc$35683$n108
.sym 121135 $abc$35683$n4756_1
.sym 121136 $abc$35683$n4755
.sym 121137 $abc$35683$n3194
.sym 121143 $abc$35683$n2871_1
.sym 121144 $abc$35683$n3225
.sym 121145 basesoc_uart_rx_fifo_fifo_out_payload_data[2]
.sym 121147 $abc$35683$n226
.sym 121148 $abc$35683$n108
.sym 121149 adr[1]
.sym 121150 adr[0]
.sym 121151 interface1_bank_bus_dat_r[6]
.sym 121152 interface3_bank_bus_dat_r[6]
.sym 121153 interface4_bank_bus_dat_r[6]
.sym 121154 interface5_bank_bus_dat_r[6]
.sym 121155 $abc$35683$n2871_1
.sym 121156 $abc$35683$n3225
.sym 121157 basesoc_uart_rx_fifo_fifo_out_payload_data[6]
.sym 121159 $abc$35683$n3225
.sym 121160 basesoc_we
.sym 121167 basesoc_uart_phy_storage[26]
.sym 121168 $abc$35683$n102
.sym 121169 adr[0]
.sym 121170 adr[1]
.sym 121171 $abc$35683$n1
.sym 121179 $abc$35683$n11
.sym 121183 interface2_bank_bus_dat_r[3]
.sym 121184 interface3_bank_bus_dat_r[3]
.sym 121185 interface4_bank_bus_dat_r[3]
.sym 121186 interface5_bank_bus_dat_r[3]
.sym 121187 sys_rst
.sym 121188 basesoc_ctrl_reset_reset_r
.sym 121191 basesoc_uart_phy_storage[0]
.sym 121192 $abc$35683$n106
.sym 121193 adr[1]
.sym 121194 adr[0]
.sym 121195 $abc$35683$n2871_1
.sym 121196 $abc$35683$n3225
.sym 121197 basesoc_uart_rx_fifo_fifo_out_payload_data[3]
.sym 121199 adr[0]
.sym 121200 $abc$35683$n5481
.sym 121201 $abc$35683$n4780_1
.sym 121202 $abc$35683$n3225
.sym 121203 interface2_bank_bus_dat_r[0]
.sym 121204 interface3_bank_bus_dat_r[0]
.sym 121205 interface4_bank_bus_dat_r[0]
.sym 121206 interface5_bank_bus_dat_r[0]
.sym 121207 $abc$35683$n4750_1
.sym 121208 $abc$35683$n4749
.sym 121209 $abc$35683$n3194
.sym 121211 basesoc_uart_eventmanager_status_w[0]
.sym 121212 $abc$35683$n5477
.sym 121213 adr[2]
.sym 121214 $abc$35683$n5478
.sym 121215 basesoc_uart_rx_fifo_fifo_out_payload_data[1]
.sym 121216 basesoc_uart_eventmanager_pending_w[1]
.sym 121217 adr[2]
.sym 121218 $abc$35683$n2872
.sym 121219 $abc$35683$n5479
.sym 121220 $abc$35683$n3225
.sym 121227 basesoc_adr[4]
.sym 121228 $abc$35683$n3250
.sym 121229 $abc$35683$n2870
.sym 121230 sys_rst
.sym 121251 basesoc_ctrl_reset_reset_r
.sym 121255 $abc$35683$n5
.sym 121259 $abc$35683$n9
.sym 121267 basesoc_uart_eventmanager_status_w[0]
.sym 121268 $abc$35683$n2871_1
.sym 121269 $abc$35683$n3224
.sym 121271 basesoc_timer0_eventmanager_storage
.sym 121272 basesoc_timer0_en_storage
.sym 121273 $abc$35683$n2871_1
.sym 121274 basesoc_adr[4]
.sym 121279 $abc$35683$n3221
.sym 121280 basesoc_uart_tx_fifo_level0[4]
.sym 121283 $abc$35683$n1
.sym 121287 basesoc_dat_w[7]
.sym 121291 basesoc_adr[4]
.sym 121292 $abc$35683$n2872
.sym 121293 basesoc_adr[3]
.sym 121294 adr[2]
.sym 121295 basesoc_adr[4]
.sym 121296 adr[2]
.sym 121297 basesoc_adr[3]
.sym 121298 $abc$35683$n3200
.sym 121303 basesoc_adr[4]
.sym 121304 adr[2]
.sym 121305 basesoc_adr[3]
.sym 121306 $abc$35683$n3196
.sym 121311 $abc$35683$n3250
.sym 121312 $abc$35683$n3278
.sym 121313 sys_rst
.sym 121315 basesoc_adr[4]
.sym 121316 $abc$35683$n3265
.sym 121319 basesoc_adr[4]
.sym 121320 $abc$35683$n3257
.sym 121323 basesoc_timer0_value[11]
.sym 121327 basesoc_timer0_value_status[11]
.sym 121328 $abc$35683$n4808_1
.sym 121329 basesoc_adr[4]
.sym 121330 $abc$35683$n5493
.sym 121331 basesoc_adr[4]
.sym 121332 $abc$35683$n3254
.sym 121335 basesoc_adr[4]
.sym 121336 $abc$35683$n3268
.sym 121339 basesoc_timer0_value[31]
.sym 121343 $abc$35683$n4798_1
.sym 121344 basesoc_timer0_value_status[0]
.sym 121345 $abc$35683$n3267
.sym 121346 basesoc_timer0_reload_storage[8]
.sym 121347 basesoc_timer0_value[0]
.sym 121355 $abc$35683$n4801_1
.sym 121356 basesoc_timer0_value_status[31]
.sym 121357 $abc$35683$n3259
.sym 121358 basesoc_timer0_load_storage[23]
.sym 121359 basesoc_adr[4]
.sym 121360 $abc$35683$n3260
.sym 121363 $abc$35683$n2870
.sym 121364 basesoc_timer0_load_storage[27]
.sym 121365 basesoc_timer0_reload_storage[19]
.sym 121366 $abc$35683$n3271
.sym 121367 $abc$35683$n4808_1
.sym 121368 basesoc_timer0_value_status[15]
.sym 121369 $abc$35683$n3270
.sym 121370 basesoc_timer0_reload_storage[23]
.sym 121371 basesoc_adr[4]
.sym 121372 $abc$35683$n3271
.sym 121375 basesoc_adr[4]
.sym 121376 $abc$35683$n2870
.sym 121379 basesoc_dat_w[5]
.sym 121383 basesoc_timer0_value[15]
.sym 121387 basesoc_timer0_value_status[23]
.sym 121388 $abc$35683$n4792_1
.sym 121389 $abc$35683$n4864_1
.sym 121390 $abc$35683$n4865_1
.sym 121391 basesoc_timer0_value[16]
.sym 121395 basesoc_timer0_value[7]
.sym 121399 basesoc_timer0_value[22]
.sym 121403 basesoc_timer0_value[4]
.sym 121407 $abc$35683$n4792_1
.sym 121408 basesoc_timer0_value_status[22]
.sym 121409 $abc$35683$n3256
.sym 121410 basesoc_timer0_load_storage[14]
.sym 121411 basesoc_timer0_reload_storage[7]
.sym 121412 $abc$35683$n3264
.sym 121413 $abc$35683$n3262
.sym 121414 basesoc_timer0_load_storage[31]
.sym 121415 basesoc_timer0_load_storage[17]
.sym 121416 $abc$35683$n3259
.sym 121417 $abc$35683$n4811_1
.sym 121418 $abc$35683$n4813_1
.sym 121419 basesoc_timer0_value[5]
.sym 121423 basesoc_timer0_value[12]
.sym 121427 $abc$35683$n4801_1
.sym 121428 basesoc_timer0_value_status[28]
.sym 121429 $abc$35683$n3262
.sym 121430 basesoc_timer0_load_storage[28]
.sym 121431 $abc$35683$n4798_1
.sym 121432 basesoc_timer0_value_status[2]
.sym 121433 $abc$35683$n3270
.sym 121434 basesoc_timer0_reload_storage[18]
.sym 121435 basesoc_timer0_load_storage[9]
.sym 121436 $abc$35683$n3256
.sym 121437 $abc$35683$n4812
.sym 121439 basesoc_timer0_reload_storage[17]
.sym 121440 $abc$35683$n3270
.sym 121441 $abc$35683$n3262
.sym 121442 basesoc_timer0_load_storage[25]
.sym 121443 basesoc_timer0_reload_storage[31]
.sym 121444 $abc$35683$n3273
.sym 121445 $abc$35683$n3253
.sym 121446 basesoc_timer0_load_storage[7]
.sym 121447 basesoc_timer0_reload_storage[9]
.sym 121448 $abc$35683$n3267
.sym 121449 $abc$35683$n3253
.sym 121450 basesoc_timer0_load_storage[1]
.sym 121451 basesoc_timer0_load_storage[26]
.sym 121452 $abc$35683$n3262
.sym 121453 $abc$35683$n4824
.sym 121454 $abc$35683$n4823_1
.sym 121455 basesoc_timer0_reload_storage[9]
.sym 121456 $abc$35683$n5901
.sym 121457 basesoc_timer0_eventmanager_status_w
.sym 121459 $abc$35683$n4819_1
.sym 121460 $abc$35683$n4822_1
.sym 121461 $abc$35683$n4825_1
.sym 121462 $abc$35683$n3251
.sym 121463 basesoc_timer0_reload_storage[12]
.sym 121464 $abc$35683$n5910
.sym 121465 basesoc_timer0_eventmanager_status_w
.sym 121467 basesoc_timer0_load_storage[9]
.sym 121468 $abc$35683$n5008_1
.sym 121469 basesoc_timer0_en_storage
.sym 121471 basesoc_timer0_load_storage[12]
.sym 121472 $abc$35683$n5014_1
.sym 121473 basesoc_timer0_en_storage
.sym 121475 $abc$35683$n4810_1
.sym 121476 $abc$35683$n4816_1
.sym 121477 $abc$35683$n4817_1
.sym 121478 $abc$35683$n3251
.sym 121479 basesoc_timer0_value[28]
.sym 121483 basesoc_timer0_reload_storage[4]
.sym 121484 $abc$35683$n3264
.sym 121485 $abc$35683$n3259
.sym 121486 basesoc_timer0_load_storage[20]
.sym 121487 $abc$35683$n4792_1
.sym 121488 basesoc_timer0_value_status[20]
.sym 121489 $abc$35683$n3253
.sym 121490 basesoc_timer0_load_storage[4]
.sym 121491 $abc$35683$n4792_1
.sym 121492 basesoc_timer0_value_status[17]
.sym 121493 $abc$35683$n3264
.sym 121494 basesoc_timer0_reload_storage[1]
.sym 121495 basesoc_timer0_value[13]
.sym 121499 $abc$35683$n3259
.sym 121500 basesoc_timer0_load_storage[18]
.sym 121501 $abc$35683$n3253
.sym 121502 basesoc_timer0_load_storage[2]
.sym 121503 basesoc_timer0_value[20]
.sym 121507 basesoc_timer0_value[21]
.sym 121511 basesoc_timer0_value_status[29]
.sym 121512 $abc$35683$n4801_1
.sym 121513 $abc$35683$n4849_1
.sym 121514 $abc$35683$n4850_1
.sym 121515 $abc$35683$n4792_1
.sym 121516 basesoc_timer0_value_status[18]
.sym 121517 $abc$35683$n3264
.sym 121518 basesoc_timer0_reload_storage[2]
.sym 121519 basesoc_timer0_value_status[26]
.sym 121520 $abc$35683$n4801_1
.sym 121521 $abc$35683$n4820_1
.sym 121522 $abc$35683$n4821
.sym 121523 $abc$35683$n4808_1
.sym 121524 basesoc_timer0_value_status[10]
.sym 121525 $abc$35683$n3273
.sym 121526 basesoc_timer0_reload_storage[26]
.sym 121527 $abc$35683$n4808_1
.sym 121528 basesoc_timer0_value_status[13]
.sym 121529 $abc$35683$n3273
.sym 121530 basesoc_timer0_reload_storage[29]
.sym 121531 basesoc_dat_w[4]
.sym 121535 $abc$35683$n4792_1
.sym 121536 basesoc_timer0_value_status[21]
.sym 121537 $abc$35683$n3264
.sym 121538 basesoc_timer0_reload_storage[5]
.sym 121539 basesoc_timer0_reload_storage[28]
.sym 121540 $abc$35683$n5958
.sym 121541 basesoc_timer0_eventmanager_status_w
.sym 121543 basesoc_timer0_value[26]
.sym 121555 basesoc_timer0_value[29]
.sym 121563 basesoc_timer0_value[10]
.sym 121567 basesoc_timer0_value[17]
.sym 121571 basesoc_timer0_value[18]
.sym 121639 array_muxed0[14]
.sym 121640 array_muxed1[6]
.sym 121643 array_muxed0[14]
.sym 121644 array_muxed1[9]
.sym 121647 array_muxed0[14]
.sym 121648 array_muxed1[9]
.sym 121655 array_muxed0[14]
.sym 121656 array_muxed1[7]
.sym 121663 array_muxed0[14]
.sym 121664 array_muxed1[7]
.sym 121667 array_muxed0[14]
.sym 121668 array_muxed1[6]
.sym 121703 csrbank2_bitbang0_w[2]
.sym 121704 $abc$35683$n220
.sym 121705 csrbank2_bitbang_en0_w
.sym 121711 basesoc_dat_w[2]
.sym 121727 basesoc_ctrl_reset_reset_r
.sym 121743 spiflash_bus_dat_r[7]
.sym 121744 csrbank2_bitbang0_w[0]
.sym 121745 csrbank2_bitbang_en0_w
.sym 121755 basesoc_ctrl_reset_reset_r
.sym 121767 basesoc_uart_phy_rx_bitcount[1]
.sym 121768 basesoc_uart_phy_rx_busy
.sym 121783 basesoc_we
.sym 121784 $abc$35683$n3334
.sym 121785 $abc$35683$n3198
.sym 121786 sys_rst
.sym 121791 $abc$35683$n3300_1
.sym 121792 $abc$35683$n3304
.sym 121793 $abc$35683$n140
.sym 121794 $abc$35683$n142
.sym 121795 $abc$35683$n144
.sym 121796 $abc$35683$n146
.sym 121797 $abc$35683$n148
.sym 121798 $abc$35683$n150
.sym 121800 basesoc_uart_phy_rx_bitcount[0]
.sym 121805 basesoc_uart_phy_rx_bitcount[1]
.sym 121809 basesoc_uart_phy_rx_bitcount[2]
.sym 121810 $auto$alumacc.cc:474:replace_alu$6017.C[2]
.sym 121813 basesoc_uart_phy_rx_bitcount[3]
.sym 121814 $auto$alumacc.cc:474:replace_alu$6017.C[3]
.sym 121815 basesoc_uart_phy_rx_busy
.sym 121816 $abc$35683$n6068
.sym 121819 basesoc_uart_phy_rx_busy
.sym 121820 $abc$35683$n6070
.sym 121823 $abc$35683$n142
.sym 121827 basesoc_uart_phy_rx_bitcount[0]
.sym 121828 basesoc_uart_phy_rx_busy
.sym 121829 $abc$35683$n3217
.sym 121830 sys_rst
.sym 121831 basesoc_uart_phy_rx_bitcount[0]
.sym 121832 basesoc_uart_phy_rx_bitcount[1]
.sym 121833 basesoc_uart_phy_rx_bitcount[2]
.sym 121834 basesoc_uart_phy_rx_bitcount[3]
.sym 121839 sys_rst
.sym 121840 $abc$35683$n5871
.sym 121841 user_btn0
.sym 121843 $abc$35683$n148
.sym 121847 sys_rst
.sym 121848 $abc$35683$n5853
.sym 121849 user_btn0
.sym 121851 basesoc_uart_phy_rx_bitcount[1]
.sym 121852 basesoc_uart_phy_rx_bitcount[2]
.sym 121853 basesoc_uart_phy_rx_bitcount[0]
.sym 121854 basesoc_uart_phy_rx_bitcount[3]
.sym 121855 sys_rst
.sym 121856 $abc$35683$n3217
.sym 121859 sys_rst
.sym 121860 $abc$35683$n5859
.sym 121861 user_btn0
.sym 121868 $PACKER_VCC_NET
.sym 121869 basesoc_uart_phy_rx_bitcount[0]
.sym 121891 basesoc_uart_phy_rx_busy
.sym 121892 $abc$35683$n6064
.sym 121895 array_muxed1[6]
.sym 121899 $abc$35683$n3265
.sym 121900 basesoc_ctrl_bus_errors[12]
.sym 121901 $abc$35683$n3276
.sym 121902 basesoc_ctrl_bus_errors[4]
.sym 121903 $abc$35683$n3274
.sym 121904 basesoc_ctrl_storage[1]
.sym 121905 $abc$35683$n3276
.sym 121906 basesoc_ctrl_bus_errors[1]
.sym 121907 $abc$35683$n3265
.sym 121908 basesoc_ctrl_bus_errors[8]
.sym 121909 $abc$35683$n3276
.sym 121910 basesoc_ctrl_bus_errors[0]
.sym 121911 $abc$35683$n4901_1
.sym 121912 $abc$35683$n4904_1
.sym 121913 $abc$35683$n4905
.sym 121914 $abc$35683$n2873_1
.sym 121915 $abc$35683$n4877_1
.sym 121916 $abc$35683$n4878
.sym 121917 $abc$35683$n4881
.sym 121918 $abc$35683$n2873_1
.sym 121919 basesoc_we
.sym 121920 $abc$35683$n3334
.sym 121921 $abc$35683$n2872
.sym 121922 sys_rst
.sym 121923 $abc$35683$n4883_1
.sym 121924 $abc$35683$n4886_1
.sym 121925 $abc$35683$n4887
.sym 121926 $abc$35683$n2873_1
.sym 121927 $abc$35683$n132
.sym 121928 $abc$35683$n3254
.sym 121929 $abc$35683$n3276
.sym 121930 basesoc_ctrl_bus_errors[6]
.sym 121931 basesoc_we
.sym 121932 $abc$35683$n2873_1
.sym 121933 $abc$35683$n3254
.sym 121934 sys_rst
.sym 121935 $abc$35683$n120
.sym 121936 $abc$35683$n3274
.sym 121937 $abc$35683$n3271
.sym 121938 basesoc_ctrl_bus_errors[28]
.sym 121939 $abc$35683$n3271
.sym 121940 basesoc_ctrl_bus_errors[25]
.sym 121941 $abc$35683$n3265
.sym 121942 basesoc_ctrl_bus_errors[9]
.sym 121943 $abc$35683$n11
.sym 121947 $abc$35683$n130
.sym 121948 $abc$35683$n3254
.sym 121949 $abc$35683$n4902
.sym 121951 $abc$35683$n3260
.sym 121952 basesoc_ctrl_storage[29]
.sym 121953 $abc$35683$n3276
.sym 121954 basesoc_ctrl_bus_errors[5]
.sym 121955 $abc$35683$n126
.sym 121956 $abc$35683$n3254
.sym 121957 $abc$35683$n4884
.sym 121963 sys_rst
.sym 121964 basesoc_dat_w[4]
.sym 121967 basesoc_dat_w[3]
.sym 121979 basesoc_dat_w[5]
.sym 121983 $abc$35683$n136
.sym 121984 $abc$35683$n3260
.sym 121985 $abc$35683$n4885
.sym 121987 basesoc_ctrl_bus_errors[17]
.sym 121988 $abc$35683$n3268
.sym 121989 $abc$35683$n3257
.sym 121990 basesoc_ctrl_storage[17]
.sym 121991 $abc$35683$n3265
.sym 121992 basesoc_ctrl_bus_errors[13]
.sym 121999 basesoc_ctrl_bus_errors[1]
.sym 122003 $abc$35683$n3393
.sym 122004 basesoc_ctrl_bus_errors[0]
.sym 122005 sys_rst
.sym 122007 basesoc_ctrl_storage[30]
.sym 122008 $abc$35683$n3260
.sym 122009 $abc$35683$n4914
.sym 122010 $abc$35683$n4916_1
.sym 122011 sys_rst
.sym 122012 basesoc_dat_w[2]
.sym 122015 basesoc_ctrl_bus_errors[29]
.sym 122016 $abc$35683$n3271
.sym 122017 $abc$35683$n4909
.sym 122018 $abc$35683$n4908
.sym 122019 basesoc_ctrl_bus_errors[14]
.sym 122020 $abc$35683$n3265
.sym 122021 $abc$35683$n3257
.sym 122022 basesoc_ctrl_storage[22]
.sym 122023 $abc$35683$n4907_1
.sym 122024 $abc$35683$n4910_1
.sym 122025 $abc$35683$n4911
.sym 122026 $abc$35683$n2873_1
.sym 122027 sys_rst
.sym 122028 basesoc_dat_w[5]
.sym 122031 $abc$35683$n4917
.sym 122032 $abc$35683$n4913_1
.sym 122033 $abc$35683$n2873_1
.sym 122035 array_muxed0[3]
.sym 122047 array_muxed0[2]
.sym 122051 $abc$35683$n134
.sym 122052 $abc$35683$n3257
.sym 122053 $abc$35683$n3254
.sym 122054 basesoc_ctrl_storage[13]
.sym 122055 basesoc_adr[3]
.sym 122056 $abc$35683$n3200
.sym 122057 adr[2]
.sym 122059 adr[1]
.sym 122060 adr[0]
.sym 122063 adr[1]
.sym 122064 adr[0]
.sym 122067 basesoc_adr[3]
.sym 122068 $abc$35683$n2872
.sym 122069 adr[2]
.sym 122071 $abc$35683$n2916
.sym 122075 basesoc_dat_w[2]
.sym 122076 $abc$35683$n3306
.sym 122077 sys_rst
.sym 122078 $abc$35683$n2916
.sym 122079 adr[0]
.sym 122080 adr[1]
.sym 122083 adr[1]
.sym 122084 adr[0]
.sym 122087 eventmanager_status_w[2]
.sym 122088 eventsourceprocess2_old_trigger
.sym 122099 eventmanager_status_w[2]
.sym 122111 $abc$35683$n3334
.sym 122112 $abc$35683$n2872
.sym 122113 csrbank2_bitbang0_w[3]
.sym 122123 basesoc_dat_w[3]
.sym 122131 basesoc_dat_w[2]
.sym 122151 basesoc_ctrl_reset_reset_r
.sym 122152 $abc$35683$n3223
.sym 122153 sys_rst
.sym 122154 $abc$35683$n2783
.sym 122155 $abc$35683$n2783
.sym 122163 basesoc_uart_eventmanager_pending_w[0]
.sym 122164 basesoc_uart_eventmanager_storage[0]
.sym 122165 adr[2]
.sym 122166 adr[0]
.sym 122171 $abc$35683$n3224
.sym 122172 $abc$35683$n2872
.sym 122173 adr[2]
.sym 122179 basesoc_uart_rx_fifo_readable
.sym 122180 basesoc_uart_eventmanager_storage[1]
.sym 122181 adr[2]
.sym 122182 adr[1]
.sym 122183 $abc$35683$n3223
.sym 122184 basesoc_dat_w[1]
.sym 122187 basesoc_uart_eventmanager_storage[1]
.sym 122188 basesoc_uart_eventmanager_pending_w[1]
.sym 122189 basesoc_uart_eventmanager_storage[0]
.sym 122190 basesoc_uart_eventmanager_pending_w[0]
.sym 122191 basesoc_dat_w[1]
.sym 122195 adr[2]
.sym 122196 $abc$35683$n3224
.sym 122197 $abc$35683$n3200
.sym 122198 sys_rst
.sym 122199 basesoc_ctrl_reset_reset_r
.sym 122203 $abc$35683$n3251
.sym 122204 basesoc_we
.sym 122207 basesoc_uart_eventmanager_status_w[0]
.sym 122208 basesoc_uart_tx_old_trigger
.sym 122211 basesoc_adr[4]
.sym 122212 $abc$35683$n3198
.sym 122215 basesoc_timer0_load_storage[3]
.sym 122216 $abc$35683$n4996
.sym 122217 basesoc_timer0_en_storage
.sym 122219 $abc$35683$n5483
.sym 122220 basesoc_adr[3]
.sym 122221 $abc$35683$n5511
.sym 122222 $abc$35683$n3251
.sym 122223 $abc$35683$n5508
.sym 122224 basesoc_adr[3]
.sym 122225 basesoc_adr[4]
.sym 122226 $abc$35683$n5510
.sym 122227 basesoc_timer0_value_status[24]
.sym 122228 basesoc_timer0_eventmanager_status_w
.sym 122229 adr[2]
.sym 122230 $abc$35683$n4796_1
.sym 122231 basesoc_uart_eventmanager_status_w[0]
.sym 122235 $abc$35683$n2872
.sym 122236 basesoc_timer0_value_status[8]
.sym 122237 basesoc_timer0_eventmanager_pending_w
.sym 122238 $abc$35683$n3196
.sym 122239 adr[2]
.sym 122240 basesoc_adr[3]
.sym 122241 $abc$35683$n4796_1
.sym 122243 adr[2]
.sym 122244 $abc$35683$n5489
.sym 122245 basesoc_adr[4]
.sym 122246 $abc$35683$n5507
.sym 122247 basesoc_timer0_value[3]
.sym 122251 $abc$35683$n4798_1
.sym 122252 basesoc_timer0_value_status[3]
.sym 122253 $abc$35683$n3253
.sym 122254 basesoc_timer0_load_storage[3]
.sym 122255 basesoc_timer0_value[24]
.sym 122259 basesoc_adr[4]
.sym 122260 $abc$35683$n3200
.sym 122261 basesoc_adr[3]
.sym 122262 adr[2]
.sym 122263 $abc$35683$n3273
.sym 122264 basesoc_timer0_reload_storage[27]
.sym 122265 $abc$35683$n3264
.sym 122266 basesoc_timer0_reload_storage[3]
.sym 122267 basesoc_adr[4]
.sym 122268 $abc$35683$n3274
.sym 122271 $abc$35683$n4832_1
.sym 122272 $abc$35683$n4833
.sym 122273 $abc$35683$n4834_1
.sym 122274 $abc$35683$n4835
.sym 122275 basesoc_adr[4]
.sym 122276 basesoc_timer0_load_storage[16]
.sym 122277 $abc$35683$n3260
.sym 122278 $abc$35683$n5509
.sym 122279 basesoc_timer0_value_status[16]
.sym 122280 $abc$35683$n4792_1
.sym 122281 basesoc_adr[4]
.sym 122282 $abc$35683$n5487
.sym 122283 $abc$35683$n3250
.sym 122284 $abc$35683$n3262
.sym 122285 sys_rst
.sym 122287 basesoc_timer0_reload_storage[24]
.sym 122288 $abc$35683$n3273
.sym 122289 $abc$35683$n3256
.sym 122290 basesoc_timer0_load_storage[8]
.sym 122291 $abc$35683$n3264
.sym 122292 $abc$35683$n3250
.sym 122293 sys_rst
.sym 122295 basesoc_ctrl_reset_reset_r
.sym 122299 $abc$35683$n3264
.sym 122300 basesoc_timer0_reload_storage[0]
.sym 122301 $abc$35683$n5484
.sym 122302 $abc$35683$n5488
.sym 122303 basesoc_dat_w[2]
.sym 122307 $abc$35683$n3262
.sym 122308 basesoc_timer0_load_storage[24]
.sym 122309 $abc$35683$n4797
.sym 122310 $abc$35683$n4802_1
.sym 122311 basesoc_timer0_load_storage[11]
.sym 122312 $abc$35683$n5012_1
.sym 122313 basesoc_timer0_en_storage
.sym 122315 basesoc_timer0_reload_storage[11]
.sym 122316 $abc$35683$n5907
.sym 122317 basesoc_timer0_eventmanager_status_w
.sym 122319 basesoc_timer0_load_storage[8]
.sym 122320 $abc$35683$n5006
.sym 122321 basesoc_timer0_en_storage
.sym 122323 basesoc_timer0_reload_storage[11]
.sym 122324 $abc$35683$n3267
.sym 122325 $abc$35683$n3259
.sym 122326 basesoc_timer0_load_storage[19]
.sym 122327 basesoc_timer0_reload_storage[8]
.sym 122328 $abc$35683$n5898
.sym 122329 basesoc_timer0_eventmanager_status_w
.sym 122331 $abc$35683$n4801_1
.sym 122332 basesoc_timer0_value_status[27]
.sym 122333 $abc$35683$n3256
.sym 122334 basesoc_timer0_load_storage[11]
.sym 122335 basesoc_timer0_reload_storage[14]
.sym 122336 $abc$35683$n3267
.sym 122337 $abc$35683$n3262
.sym 122338 basesoc_timer0_load_storage[30]
.sym 122339 $abc$35683$n5498
.sym 122340 $abc$35683$n5499
.sym 122341 $abc$35683$n4858_1
.sym 122342 $abc$35683$n3251
.sym 122343 basesoc_timer0_load_storage[2]
.sym 122344 $abc$35683$n4994
.sym 122345 basesoc_timer0_en_storage
.sym 122347 basesoc_timer0_reload_storage[14]
.sym 122348 $abc$35683$n5916
.sym 122349 basesoc_timer0_eventmanager_status_w
.sym 122351 basesoc_timer0_load_storage[6]
.sym 122352 $abc$35683$n5002
.sym 122353 basesoc_timer0_en_storage
.sym 122355 basesoc_timer0_load_storage[19]
.sym 122356 $abc$35683$n5028_1
.sym 122357 basesoc_timer0_en_storage
.sym 122359 basesoc_timer0_load_storage[14]
.sym 122360 $abc$35683$n5018_1
.sym 122361 basesoc_timer0_en_storage
.sym 122363 basesoc_timer0_reload_storage[19]
.sym 122364 $abc$35683$n5931
.sym 122365 basesoc_timer0_eventmanager_status_w
.sym 122367 basesoc_timer0_load_storage[23]
.sym 122368 $abc$35683$n5036_1
.sym 122369 basesoc_timer0_en_storage
.sym 122371 basesoc_timer0_load_storage[4]
.sym 122372 $abc$35683$n4998
.sym 122373 basesoc_timer0_en_storage
.sym 122375 basesoc_timer0_reload_storage[4]
.sym 122376 $abc$35683$n5886
.sym 122377 basesoc_timer0_eventmanager_status_w
.sym 122379 basesoc_timer0_value[4]
.sym 122380 basesoc_timer0_value[5]
.sym 122381 basesoc_timer0_value[6]
.sym 122382 basesoc_timer0_value[7]
.sym 122383 basesoc_timer0_value[0]
.sym 122384 basesoc_timer0_value[1]
.sym 122385 basesoc_timer0_value[2]
.sym 122386 basesoc_timer0_value[3]
.sym 122387 basesoc_timer0_reload_storage[7]
.sym 122388 $abc$35683$n5895
.sym 122389 basesoc_timer0_eventmanager_status_w
.sym 122391 basesoc_timer0_reload_storage[5]
.sym 122392 $abc$35683$n5889
.sym 122393 basesoc_timer0_eventmanager_status_w
.sym 122395 basesoc_dat_w[3]
.sym 122399 basesoc_dat_w[7]
.sym 122403 basesoc_dat_w[6]
.sym 122407 basesoc_timer0_reload_storage[31]
.sym 122408 $abc$35683$n5967
.sym 122409 basesoc_timer0_eventmanager_status_w
.sym 122411 $abc$35683$n3287
.sym 122412 $abc$35683$n3288
.sym 122413 $abc$35683$n3289
.sym 122414 $abc$35683$n3290
.sym 122415 basesoc_timer0_reload_storage[16]
.sym 122416 $abc$35683$n5922
.sym 122417 basesoc_timer0_eventmanager_status_w
.sym 122419 basesoc_timer0_value[12]
.sym 122420 basesoc_timer0_value[13]
.sym 122421 basesoc_timer0_value[14]
.sym 122422 basesoc_timer0_value[15]
.sym 122423 basesoc_timer0_load_storage[5]
.sym 122424 $abc$35683$n5000
.sym 122425 basesoc_timer0_en_storage
.sym 122427 basesoc_timer0_load_storage[16]
.sym 122428 $abc$35683$n5022_1
.sym 122429 basesoc_timer0_en_storage
.sym 122431 basesoc_timer0_value[8]
.sym 122432 basesoc_timer0_value[9]
.sym 122433 basesoc_timer0_value[10]
.sym 122434 basesoc_timer0_value[11]
.sym 122435 basesoc_timer0_load_storage[31]
.sym 122436 $abc$35683$n5052_1
.sym 122437 basesoc_timer0_en_storage
.sym 122439 basesoc_timer0_value[16]
.sym 122440 basesoc_timer0_value[17]
.sym 122441 basesoc_timer0_value[18]
.sym 122442 basesoc_timer0_value[19]
.sym 122443 basesoc_timer0_value[28]
.sym 122444 basesoc_timer0_value[29]
.sym 122445 basesoc_timer0_value[30]
.sym 122446 basesoc_timer0_value[31]
.sym 122447 basesoc_timer0_value[20]
.sym 122448 basesoc_timer0_value[21]
.sym 122449 basesoc_timer0_value[22]
.sym 122450 basesoc_timer0_value[23]
.sym 122451 basesoc_dat_w[6]
.sym 122455 $abc$35683$n3282_1
.sym 122456 $abc$35683$n3283_1
.sym 122457 $abc$35683$n3284
.sym 122458 $abc$35683$n3285
.sym 122459 basesoc_timer0_reload_storage[18]
.sym 122460 $abc$35683$n5928
.sym 122461 basesoc_timer0_eventmanager_status_w
.sym 122463 basesoc_timer0_load_storage[5]
.sym 122464 $abc$35683$n3253
.sym 122465 $abc$35683$n3262
.sym 122466 basesoc_timer0_load_storage[29]
.sym 122467 $abc$35683$n3281
.sym 122468 $abc$35683$n3286
.sym 122471 basesoc_timer0_load_storage[28]
.sym 122472 $abc$35683$n5046_1
.sym 122473 basesoc_timer0_en_storage
.sym 122475 basesoc_timer0_load_storage[7]
.sym 122476 $abc$35683$n5004_1
.sym 122477 basesoc_timer0_en_storage
.sym 122479 basesoc_timer0_load_storage[25]
.sym 122480 $abc$35683$n5040_1
.sym 122481 basesoc_timer0_en_storage
.sym 122483 basesoc_timer0_value[24]
.sym 122484 basesoc_timer0_value[25]
.sym 122485 basesoc_timer0_value[26]
.sym 122486 basesoc_timer0_value[27]
.sym 122487 basesoc_timer0_load_storage[24]
.sym 122488 $abc$35683$n5038_1
.sym 122489 basesoc_timer0_en_storage
.sym 122491 basesoc_timer0_load_storage[27]
.sym 122492 $abc$35683$n5044_1
.sym 122493 basesoc_timer0_en_storage
.sym 122495 basesoc_timer0_reload_storage[24]
.sym 122496 $abc$35683$n5946
.sym 122497 basesoc_timer0_eventmanager_status_w
.sym 122499 basesoc_timer0_reload_storage[27]
.sym 122500 $abc$35683$n5955
.sym 122501 basesoc_timer0_eventmanager_status_w
.sym 122507 basesoc_timer0_load_storage[18]
.sym 122508 $abc$35683$n5026_1
.sym 122509 basesoc_timer0_en_storage
.sym 122511 basesoc_timer0_load_storage[30]
.sym 122512 $abc$35683$n5050_1
.sym 122513 basesoc_timer0_en_storage
.sym 122515 basesoc_timer0_reload_storage[30]
.sym 122516 $abc$35683$n5964
.sym 122517 basesoc_timer0_eventmanager_status_w
.sym 122519 basesoc_timer0_load_storage[26]
.sym 122520 $abc$35683$n5042_1
.sym 122521 basesoc_timer0_en_storage
.sym 122523 basesoc_timer0_load_storage[29]
.sym 122524 $abc$35683$n5048_1
.sym 122525 basesoc_timer0_en_storage
.sym 122527 basesoc_timer0_reload_storage[26]
.sym 122528 $abc$35683$n5952
.sym 122529 basesoc_timer0_eventmanager_status_w
.sym 122531 basesoc_timer0_reload_storage[29]
.sym 122532 $abc$35683$n5961
.sym 122533 basesoc_timer0_eventmanager_status_w
.sym 122551 basesoc_dat_w[2]
.sym 122555 basesoc_dat_w[5]
.sym 122559 basesoc_dat_w[7]
.sym 122599 array_muxed0[14]
.sym 122600 array_muxed1[8]
.sym 122603 spram_dataout00[12]
.sym 122604 spram_dataout10[12]
.sym 122605 array_muxed0[14]
.sym 122606 slave_sel_r[2]
.sym 122607 spram_dataout00[10]
.sym 122608 spram_dataout10[10]
.sym 122609 array_muxed0[14]
.sym 122610 slave_sel_r[2]
.sym 122611 spram_dataout00[7]
.sym 122612 spram_dataout10[7]
.sym 122613 array_muxed0[14]
.sym 122614 slave_sel_r[2]
.sym 122615 spram_dataout00[14]
.sym 122616 spram_dataout10[14]
.sym 122617 array_muxed0[14]
.sym 122618 slave_sel_r[2]
.sym 122619 array_muxed0[14]
.sym 122620 array_muxed1[8]
.sym 122623 spram_dataout00[8]
.sym 122624 spram_dataout10[8]
.sym 122625 array_muxed0[14]
.sym 122626 slave_sel_r[2]
.sym 122627 spram_dataout00[9]
.sym 122628 spram_dataout10[9]
.sym 122629 array_muxed0[14]
.sym 122630 slave_sel_r[2]
.sym 122631 array_muxed0[14]
.sym 122632 array_muxed1[3]
.sym 122635 array_muxed0[14]
.sym 122636 array_muxed1[3]
.sym 122639 array_muxed2[0]
.sym 122640 array_muxed0[14]
.sym 122643 array_muxed0[14]
.sym 122644 array_muxed1[2]
.sym 122647 array_muxed0[14]
.sym 122648 array_muxed1[13]
.sym 122651 array_muxed0[14]
.sym 122652 array_muxed1[2]
.sym 122655 array_muxed0[14]
.sym 122656 array_muxed1[13]
.sym 122659 array_muxed0[14]
.sym 122660 array_muxed2[0]
.sym 122683 array_muxed0[14]
.sym 122684 array_muxed1[0]
.sym 122691 array_muxed0[14]
.sym 122692 array_muxed1[0]
.sym 122711 basesoc_dat_w[1]
.sym 122727 $abc$35683$n146
.sym 122731 sys_rst
.sym 122732 $abc$35683$n5867
.sym 122733 user_btn0
.sym 122735 $abc$35683$n144
.sym 122739 $abc$35683$n150
.sym 122743 sys_rst
.sym 122744 $abc$35683$n5851
.sym 122745 user_btn0
.sym 122747 sys_rst
.sym 122748 $abc$35683$n5869
.sym 122749 user_btn0
.sym 122751 sys_rst
.sym 122752 $abc$35683$n5863
.sym 122753 user_btn0
.sym 122755 $abc$35683$n140
.sym 122760 waittimer0_count[0]
.sym 122764 waittimer0_count[1]
.sym 122765 $PACKER_VCC_NET
.sym 122768 waittimer0_count[2]
.sym 122769 $PACKER_VCC_NET
.sym 122770 $auto$alumacc.cc:474:replace_alu$5936.C[2]
.sym 122772 waittimer0_count[3]
.sym 122773 $PACKER_VCC_NET
.sym 122774 $auto$alumacc.cc:474:replace_alu$5936.C[3]
.sym 122776 waittimer0_count[4]
.sym 122777 $PACKER_VCC_NET
.sym 122778 $auto$alumacc.cc:474:replace_alu$5936.C[4]
.sym 122780 waittimer0_count[5]
.sym 122781 $PACKER_VCC_NET
.sym 122782 $auto$alumacc.cc:474:replace_alu$5936.C[5]
.sym 122784 waittimer0_count[6]
.sym 122785 $PACKER_VCC_NET
.sym 122786 $auto$alumacc.cc:474:replace_alu$5936.C[6]
.sym 122788 waittimer0_count[7]
.sym 122789 $PACKER_VCC_NET
.sym 122790 $auto$alumacc.cc:474:replace_alu$5936.C[7]
.sym 122792 waittimer0_count[8]
.sym 122793 $PACKER_VCC_NET
.sym 122794 $auto$alumacc.cc:474:replace_alu$5936.C[8]
.sym 122796 waittimer0_count[9]
.sym 122797 $PACKER_VCC_NET
.sym 122798 $auto$alumacc.cc:474:replace_alu$5936.C[9]
.sym 122800 waittimer0_count[10]
.sym 122801 $PACKER_VCC_NET
.sym 122802 $auto$alumacc.cc:474:replace_alu$5936.C[10]
.sym 122804 waittimer0_count[11]
.sym 122805 $PACKER_VCC_NET
.sym 122806 $auto$alumacc.cc:474:replace_alu$5936.C[11]
.sym 122808 waittimer0_count[12]
.sym 122809 $PACKER_VCC_NET
.sym 122810 $auto$alumacc.cc:474:replace_alu$5936.C[12]
.sym 122812 waittimer0_count[13]
.sym 122813 $PACKER_VCC_NET
.sym 122814 $auto$alumacc.cc:474:replace_alu$5936.C[13]
.sym 122816 waittimer0_count[14]
.sym 122817 $PACKER_VCC_NET
.sym 122818 $auto$alumacc.cc:474:replace_alu$5936.C[14]
.sym 122820 waittimer0_count[15]
.sym 122821 $PACKER_VCC_NET
.sym 122822 $auto$alumacc.cc:474:replace_alu$5936.C[15]
.sym 122824 waittimer0_count[16]
.sym 122825 $PACKER_VCC_NET
.sym 122826 $auto$alumacc.cc:474:replace_alu$5936.C[16]
.sym 122831 basesoc_ctrl_reset_reset_r
.sym 122851 $abc$35683$n152
.sym 122855 basesoc_ctrl_bus_errors[7]
.sym 122856 $abc$35683$n3276
.sym 122857 $abc$35683$n4921
.sym 122858 $abc$35683$n4920
.sym 122859 basesoc_dat_w[7]
.sym 122863 basesoc_ctrl_bus_errors[2]
.sym 122864 $abc$35683$n3276
.sym 122865 $abc$35683$n4891
.sym 122866 $abc$35683$n4890
.sym 122867 basesoc_ctrl_bus_errors[15]
.sym 122868 $abc$35683$n3265
.sym 122869 $abc$35683$n3254
.sym 122870 basesoc_ctrl_storage[15]
.sym 122871 basesoc_ctrl_bus_errors[0]
.sym 122872 basesoc_ctrl_bus_errors[1]
.sym 122873 basesoc_ctrl_bus_errors[2]
.sym 122874 basesoc_ctrl_bus_errors[3]
.sym 122875 basesoc_ctrl_bus_errors[4]
.sym 122876 basesoc_ctrl_bus_errors[5]
.sym 122877 basesoc_ctrl_bus_errors[6]
.sym 122878 basesoc_ctrl_bus_errors[7]
.sym 122879 $abc$35683$n3274
.sym 122880 basesoc_ctrl_storage[0]
.sym 122881 $abc$35683$n3271
.sym 122882 basesoc_ctrl_bus_errors[24]
.sym 122883 basesoc_ctrl_reset_reset_r
.sym 122887 basesoc_ctrl_bus_errors[12]
.sym 122888 basesoc_ctrl_bus_errors[13]
.sym 122889 basesoc_ctrl_bus_errors[14]
.sym 122890 basesoc_ctrl_bus_errors[15]
.sym 122891 $abc$35683$n9
.sym 122895 $abc$35683$n3400_1
.sym 122896 $abc$35683$n3401
.sym 122897 $abc$35683$n3402_1
.sym 122898 $abc$35683$n3403_1
.sym 122899 basesoc_ctrl_bus_errors[8]
.sym 122900 basesoc_ctrl_bus_errors[9]
.sym 122901 basesoc_ctrl_bus_errors[10]
.sym 122902 basesoc_ctrl_bus_errors[11]
.sym 122903 $abc$35683$n11
.sym 122907 $abc$35683$n13
.sym 122911 $abc$35683$n224
.sym 122912 $abc$35683$n3257
.sym 122913 $abc$35683$n128
.sym 122914 $abc$35683$n3254
.sym 122915 $abc$35683$n7
.sym 122919 $abc$35683$n3268
.sym 122920 basesoc_ctrl_bus_errors[18]
.sym 122923 $abc$35683$n138
.sym 122924 $abc$35683$n3260
.sym 122925 $abc$35683$n4903
.sym 122927 $abc$35683$n3399
.sym 122928 $abc$35683$n3394_1
.sym 122929 $abc$35683$n2831
.sym 122931 $abc$35683$n3393
.sym 122932 sys_rst
.sym 122935 $abc$35683$n11
.sym 122939 basesoc_ctrl_bus_errors[16]
.sym 122940 basesoc_ctrl_bus_errors[17]
.sym 122941 basesoc_ctrl_bus_errors[18]
.sym 122942 basesoc_ctrl_bus_errors[19]
.sym 122943 $abc$35683$n7
.sym 122947 $abc$35683$n3268
.sym 122948 basesoc_ctrl_bus_errors[23]
.sym 122951 basesoc_ctrl_bus_errors[20]
.sym 122952 basesoc_ctrl_bus_errors[21]
.sym 122953 basesoc_ctrl_bus_errors[22]
.sym 122954 basesoc_ctrl_bus_errors[23]
.sym 122955 $abc$35683$n5
.sym 122959 basesoc_ctrl_bus_errors[24]
.sym 122960 basesoc_ctrl_bus_errors[25]
.sym 122961 basesoc_ctrl_bus_errors[26]
.sym 122962 basesoc_ctrl_bus_errors[27]
.sym 122963 basesoc_ctrl_bus_errors[28]
.sym 122964 basesoc_ctrl_bus_errors[29]
.sym 122965 basesoc_ctrl_bus_errors[30]
.sym 122966 basesoc_ctrl_bus_errors[31]
.sym 122967 $abc$35683$n124
.sym 122968 $abc$35683$n3274
.sym 122969 $abc$35683$n4915
.sym 122971 $abc$35683$n13
.sym 122975 $abc$35683$n3271
.sym 122976 basesoc_ctrl_bus_errors[30]
.sym 122977 $abc$35683$n3268
.sym 122978 basesoc_ctrl_bus_errors[22]
.sym 122979 $abc$35683$n3395_1
.sym 122980 $abc$35683$n3396
.sym 122981 $abc$35683$n3397_1
.sym 122982 $abc$35683$n3398_1
.sym 122983 $abc$35683$n122
.sym 122984 $abc$35683$n3274
.sym 122985 $abc$35683$n3268
.sym 122986 basesoc_ctrl_bus_errors[21]
.sym 122995 $abc$35683$n9
.sym 122999 $abc$35683$n11
.sym 123003 $abc$35683$n5
.sym 123007 $abc$35683$n3268
.sym 123008 basesoc_ctrl_bus_errors[20]
.sym 123009 $abc$35683$n222
.sym 123010 $abc$35683$n3257
.sym 123015 basesoc_dat_w[1]
.sym 123019 basesoc_dat_w[3]
.sym 123031 basesoc_adr[3]
.sym 123032 adr[2]
.sym 123033 $abc$35683$n3196
.sym 123135 basesoc_uart_rx_fifo_readable
.sym 123139 array_muxed0[4]
.sym 123147 basesoc_adr[4]
.sym 123148 $abc$35683$n3250
.sym 123149 $abc$35683$n3276
.sym 123150 sys_rst
.sym 123155 basesoc_uart_rx_fifo_readable
.sym 123156 basesoc_uart_rx_old_trigger
.sym 123159 $abc$35683$n2787
.sym 123171 $abc$35683$n3228
.sym 123172 sys_rst
.sym 123173 $abc$35683$n2787
.sym 123191 basesoc_adr[4]
.sym 123192 $abc$35683$n3196
.sym 123193 basesoc_adr[3]
.sym 123194 adr[2]
.sym 123195 basesoc_ctrl_reset_reset_r
.sym 123196 $abc$35683$n3250
.sym 123197 $abc$35683$n3293
.sym 123198 sys_rst
.sym 123203 basesoc_dat_w[3]
.sym 123211 basesoc_dat_w[6]
.sym 123215 basesoc_dat_w[3]
.sym 123219 $abc$35683$n4792_1
.sym 123220 basesoc_timer0_value_status[19]
.sym 123223 basesoc_ctrl_reset_reset_r
.sym 123227 basesoc_timer0_reload_storage[3]
.sym 123228 $abc$35683$n5883
.sym 123229 basesoc_timer0_eventmanager_status_w
.sym 123235 basesoc_dat_w[2]
.sym 123243 basesoc_dat_w[6]
.sym 123251 $abc$35683$n3254
.sym 123252 basesoc_timer0_load_storage[0]
.sym 123253 basesoc_timer0_reload_storage[16]
.sym 123254 $abc$35683$n3271
.sym 123255 basesoc_dat_w[7]
.sym 123259 basesoc_ctrl_reset_reset_r
.sym 123271 basesoc_timer0_value_status[6]
.sym 123272 $abc$35683$n4798_1
.sym 123273 basesoc_adr[4]
.sym 123274 $abc$35683$n5497
.sym 123275 $abc$35683$n3260
.sym 123276 basesoc_timer0_load_storage[22]
.sym 123277 basesoc_timer0_reload_storage[22]
.sym 123278 $abc$35683$n3271
.sym 123279 basesoc_timer0_value[6]
.sym 123283 basesoc_timer0_reload_storage[22]
.sym 123284 $abc$35683$n5940
.sym 123285 basesoc_timer0_eventmanager_status_w
.sym 123287 basesoc_timer0_value[8]
.sym 123291 basesoc_timer0_value[27]
.sym 123295 $abc$35683$n3253
.sym 123296 $abc$35683$n3250
.sym 123297 sys_rst
.sym 123299 basesoc_timer0_value[19]
.sym 123303 basesoc_timer0_value[23]
.sym 123307 basesoc_timer0_reload_storage[23]
.sym 123308 $abc$35683$n5943
.sym 123309 basesoc_timer0_eventmanager_status_w
.sym 123311 $abc$35683$n4808_1
.sym 123312 basesoc_timer0_value_status[14]
.sym 123313 $abc$35683$n3253
.sym 123314 basesoc_timer0_load_storage[6]
.sym 123315 basesoc_timer0_reload_storage[6]
.sym 123316 $abc$35683$n5892
.sym 123317 basesoc_timer0_eventmanager_status_w
.sym 123319 basesoc_timer0_value[14]
.sym 123323 $abc$35683$n3273
.sym 123324 basesoc_timer0_reload_storage[30]
.sym 123325 $abc$35683$n3264
.sym 123326 basesoc_timer0_reload_storage[6]
.sym 123327 basesoc_timer0_reload_storage[2]
.sym 123328 $abc$35683$n5880
.sym 123329 basesoc_timer0_eventmanager_status_w
.sym 123331 $abc$35683$n4856_1
.sym 123332 $abc$35683$n4859_1
.sym 123333 $abc$35683$n4860_1
.sym 123334 $abc$35683$n4861_1
.sym 123336 basesoc_timer0_value[0]
.sym 123340 basesoc_timer0_value[1]
.sym 123341 $PACKER_VCC_NET
.sym 123344 basesoc_timer0_value[2]
.sym 123345 $PACKER_VCC_NET
.sym 123346 $auto$alumacc.cc:474:replace_alu$5933.C[2]
.sym 123348 basesoc_timer0_value[3]
.sym 123349 $PACKER_VCC_NET
.sym 123350 $auto$alumacc.cc:474:replace_alu$5933.C[3]
.sym 123352 basesoc_timer0_value[4]
.sym 123353 $PACKER_VCC_NET
.sym 123354 $auto$alumacc.cc:474:replace_alu$5933.C[4]
.sym 123356 basesoc_timer0_value[5]
.sym 123357 $PACKER_VCC_NET
.sym 123358 $auto$alumacc.cc:474:replace_alu$5933.C[5]
.sym 123360 basesoc_timer0_value[6]
.sym 123361 $PACKER_VCC_NET
.sym 123362 $auto$alumacc.cc:474:replace_alu$5933.C[6]
.sym 123364 basesoc_timer0_value[7]
.sym 123365 $PACKER_VCC_NET
.sym 123366 $auto$alumacc.cc:474:replace_alu$5933.C[7]
.sym 123368 basesoc_timer0_value[8]
.sym 123369 $PACKER_VCC_NET
.sym 123370 $auto$alumacc.cc:474:replace_alu$5933.C[8]
.sym 123372 basesoc_timer0_value[9]
.sym 123373 $PACKER_VCC_NET
.sym 123374 $auto$alumacc.cc:474:replace_alu$5933.C[9]
.sym 123376 basesoc_timer0_value[10]
.sym 123377 $PACKER_VCC_NET
.sym 123378 $auto$alumacc.cc:474:replace_alu$5933.C[10]
.sym 123380 basesoc_timer0_value[11]
.sym 123381 $PACKER_VCC_NET
.sym 123382 $auto$alumacc.cc:474:replace_alu$5933.C[11]
.sym 123384 basesoc_timer0_value[12]
.sym 123385 $PACKER_VCC_NET
.sym 123386 $auto$alumacc.cc:474:replace_alu$5933.C[12]
.sym 123388 basesoc_timer0_value[13]
.sym 123389 $PACKER_VCC_NET
.sym 123390 $auto$alumacc.cc:474:replace_alu$5933.C[13]
.sym 123392 basesoc_timer0_value[14]
.sym 123393 $PACKER_VCC_NET
.sym 123394 $auto$alumacc.cc:474:replace_alu$5933.C[14]
.sym 123396 basesoc_timer0_value[15]
.sym 123397 $PACKER_VCC_NET
.sym 123398 $auto$alumacc.cc:474:replace_alu$5933.C[15]
.sym 123400 basesoc_timer0_value[16]
.sym 123401 $PACKER_VCC_NET
.sym 123402 $auto$alumacc.cc:474:replace_alu$5933.C[16]
.sym 123404 basesoc_timer0_value[17]
.sym 123405 $PACKER_VCC_NET
.sym 123406 $auto$alumacc.cc:474:replace_alu$5933.C[17]
.sym 123408 basesoc_timer0_value[18]
.sym 123409 $PACKER_VCC_NET
.sym 123410 $auto$alumacc.cc:474:replace_alu$5933.C[18]
.sym 123412 basesoc_timer0_value[19]
.sym 123413 $PACKER_VCC_NET
.sym 123414 $auto$alumacc.cc:474:replace_alu$5933.C[19]
.sym 123416 basesoc_timer0_value[20]
.sym 123417 $PACKER_VCC_NET
.sym 123418 $auto$alumacc.cc:474:replace_alu$5933.C[20]
.sym 123420 basesoc_timer0_value[21]
.sym 123421 $PACKER_VCC_NET
.sym 123422 $auto$alumacc.cc:474:replace_alu$5933.C[21]
.sym 123424 basesoc_timer0_value[22]
.sym 123425 $PACKER_VCC_NET
.sym 123426 $auto$alumacc.cc:474:replace_alu$5933.C[22]
.sym 123428 basesoc_timer0_value[23]
.sym 123429 $PACKER_VCC_NET
.sym 123430 $auto$alumacc.cc:474:replace_alu$5933.C[23]
.sym 123432 basesoc_timer0_value[24]
.sym 123433 $PACKER_VCC_NET
.sym 123434 $auto$alumacc.cc:474:replace_alu$5933.C[24]
.sym 123436 basesoc_timer0_value[25]
.sym 123437 $PACKER_VCC_NET
.sym 123438 $auto$alumacc.cc:474:replace_alu$5933.C[25]
.sym 123440 basesoc_timer0_value[26]
.sym 123441 $PACKER_VCC_NET
.sym 123442 $auto$alumacc.cc:474:replace_alu$5933.C[26]
.sym 123444 basesoc_timer0_value[27]
.sym 123445 $PACKER_VCC_NET
.sym 123446 $auto$alumacc.cc:474:replace_alu$5933.C[27]
.sym 123448 basesoc_timer0_value[28]
.sym 123449 $PACKER_VCC_NET
.sym 123450 $auto$alumacc.cc:474:replace_alu$5933.C[28]
.sym 123452 basesoc_timer0_value[29]
.sym 123453 $PACKER_VCC_NET
.sym 123454 $auto$alumacc.cc:474:replace_alu$5933.C[29]
.sym 123456 basesoc_timer0_value[30]
.sym 123457 $PACKER_VCC_NET
.sym 123458 $auto$alumacc.cc:474:replace_alu$5933.C[30]
.sym 123460 basesoc_timer0_value[31]
.sym 123461 $PACKER_VCC_NET
.sym 123462 $auto$alumacc.cc:474:replace_alu$5933.C[31]
.sym 123463 $abc$35683$n4801_1
.sym 123464 basesoc_timer0_value_status[30]
.sym 123471 basesoc_timer0_value[30]
.sym 123491 basesoc_timer0_value[25]
.sym 123511 basesoc_dat_w[2]
.sym 123559 spram_dataout00[6]
.sym 123560 spram_dataout10[6]
.sym 123561 array_muxed0[14]
.sym 123562 slave_sel_r[2]
.sym 123563 spram_dataout00[11]
.sym 123564 spram_dataout10[11]
.sym 123565 array_muxed0[14]
.sym 123566 slave_sel_r[2]
.sym 123567 spram_dataout00[0]
.sym 123568 spram_dataout10[0]
.sym 123569 array_muxed0[14]
.sym 123570 slave_sel_r[2]
.sym 123571 spram_dataout00[4]
.sym 123572 spram_dataout10[4]
.sym 123573 array_muxed0[14]
.sym 123574 slave_sel_r[2]
.sym 123575 spram_dataout00[15]
.sym 123576 spram_dataout10[15]
.sym 123577 array_muxed0[14]
.sym 123578 slave_sel_r[2]
.sym 123579 spram_dataout00[5]
.sym 123580 spram_dataout10[5]
.sym 123581 array_muxed0[14]
.sym 123582 slave_sel_r[2]
.sym 123583 spram_dataout00[2]
.sym 123584 spram_dataout10[2]
.sym 123585 array_muxed0[14]
.sym 123586 slave_sel_r[2]
.sym 123587 spram_dataout00[13]
.sym 123588 spram_dataout10[13]
.sym 123589 array_muxed0[14]
.sym 123590 slave_sel_r[2]
.sym 123591 array_muxed0[14]
.sym 123592 array_muxed1[1]
.sym 123595 array_muxed0[14]
.sym 123596 array_muxed1[15]
.sym 123599 array_muxed0[14]
.sym 123600 array_muxed1[15]
.sym 123603 array_muxed0[14]
.sym 123604 array_muxed1[1]
.sym 123607 array_muxed0[14]
.sym 123608 array_muxed1[14]
.sym 123611 array_muxed0[14]
.sym 123612 array_muxed1[14]
.sym 123615 array_muxed2[1]
.sym 123616 array_muxed0[14]
.sym 123619 array_muxed0[14]
.sym 123620 array_muxed2[1]
.sym 123623 array_muxed0[14]
.sym 123624 array_muxed1[4]
.sym 123627 array_muxed0[14]
.sym 123628 array_muxed1[10]
.sym 123631 array_muxed0[14]
.sym 123632 array_muxed1[10]
.sym 123635 array_muxed0[14]
.sym 123636 array_muxed1[4]
.sym 123639 array_muxed0[14]
.sym 123640 array_muxed1[11]
.sym 123643 array_muxed0[14]
.sym 123644 array_muxed1[5]
.sym 123647 array_muxed0[14]
.sym 123648 array_muxed1[11]
.sym 123651 array_muxed0[14]
.sym 123652 array_muxed1[5]
.sym 123691 waittimer0_count[1]
.sym 123692 user_btn0
.sym 123703 eventmanager_status_w[0]
.sym 123704 sys_rst
.sym 123705 user_btn0
.sym 123708 waittimer0_count[0]
.sym 123710 $PACKER_VCC_NET
.sym 123715 waittimer0_count[0]
.sym 123716 eventmanager_status_w[0]
.sym 123717 sys_rst
.sym 123718 user_btn0
.sym 123719 waittimer0_count[3]
.sym 123720 waittimer0_count[4]
.sym 123721 waittimer0_count[5]
.sym 123722 waittimer0_count[8]
.sym 123723 user_btn0
.sym 123724 $abc$35683$n5845
.sym 123727 waittimer0_count[0]
.sym 123728 waittimer0_count[1]
.sym 123729 waittimer0_count[2]
.sym 123730 $abc$35683$n152
.sym 123731 user_btn0
.sym 123732 $abc$35683$n5843
.sym 123735 user_btn0
.sym 123736 $abc$35683$n5849
.sym 123739 user_btn0
.sym 123740 $abc$35683$n5839
.sym 123743 $abc$35683$n3301_1
.sym 123744 $abc$35683$n3302
.sym 123745 $abc$35683$n3303
.sym 123747 user_btn0
.sym 123748 $abc$35683$n5847
.sym 123751 waittimer0_count[9]
.sym 123752 waittimer0_count[11]
.sym 123753 waittimer0_count[13]
.sym 123755 user_btn0
.sym 123756 $abc$35683$n5861
.sym 123763 user_btn0
.sym 123764 $abc$35683$n5855
.sym 123767 user_btn0
.sym 123768 $abc$35683$n5857
.sym 123775 user_btn0
.sym 123776 $abc$35683$n5865
.sym 123816 basesoc_ctrl_bus_errors[0]
.sym 123821 basesoc_ctrl_bus_errors[1]
.sym 123825 basesoc_ctrl_bus_errors[2]
.sym 123826 $auto$alumacc.cc:474:replace_alu$5912.C[2]
.sym 123829 basesoc_ctrl_bus_errors[3]
.sym 123830 $auto$alumacc.cc:474:replace_alu$5912.C[3]
.sym 123833 basesoc_ctrl_bus_errors[4]
.sym 123834 $auto$alumacc.cc:474:replace_alu$5912.C[4]
.sym 123837 basesoc_ctrl_bus_errors[5]
.sym 123838 $auto$alumacc.cc:474:replace_alu$5912.C[5]
.sym 123841 basesoc_ctrl_bus_errors[6]
.sym 123842 $auto$alumacc.cc:474:replace_alu$5912.C[6]
.sym 123845 basesoc_ctrl_bus_errors[7]
.sym 123846 $auto$alumacc.cc:474:replace_alu$5912.C[7]
.sym 123849 basesoc_ctrl_bus_errors[8]
.sym 123850 $auto$alumacc.cc:474:replace_alu$5912.C[8]
.sym 123853 basesoc_ctrl_bus_errors[9]
.sym 123854 $auto$alumacc.cc:474:replace_alu$5912.C[9]
.sym 123857 basesoc_ctrl_bus_errors[10]
.sym 123858 $auto$alumacc.cc:474:replace_alu$5912.C[10]
.sym 123861 basesoc_ctrl_bus_errors[11]
.sym 123862 $auto$alumacc.cc:474:replace_alu$5912.C[11]
.sym 123865 basesoc_ctrl_bus_errors[12]
.sym 123866 $auto$alumacc.cc:474:replace_alu$5912.C[12]
.sym 123869 basesoc_ctrl_bus_errors[13]
.sym 123870 $auto$alumacc.cc:474:replace_alu$5912.C[13]
.sym 123873 basesoc_ctrl_bus_errors[14]
.sym 123874 $auto$alumacc.cc:474:replace_alu$5912.C[14]
.sym 123877 basesoc_ctrl_bus_errors[15]
.sym 123878 $auto$alumacc.cc:474:replace_alu$5912.C[15]
.sym 123881 basesoc_ctrl_bus_errors[16]
.sym 123882 $auto$alumacc.cc:474:replace_alu$5912.C[16]
.sym 123885 basesoc_ctrl_bus_errors[17]
.sym 123886 $auto$alumacc.cc:474:replace_alu$5912.C[17]
.sym 123889 basesoc_ctrl_bus_errors[18]
.sym 123890 $auto$alumacc.cc:474:replace_alu$5912.C[18]
.sym 123893 basesoc_ctrl_bus_errors[19]
.sym 123894 $auto$alumacc.cc:474:replace_alu$5912.C[19]
.sym 123897 basesoc_ctrl_bus_errors[20]
.sym 123898 $auto$alumacc.cc:474:replace_alu$5912.C[20]
.sym 123901 basesoc_ctrl_bus_errors[21]
.sym 123902 $auto$alumacc.cc:474:replace_alu$5912.C[21]
.sym 123905 basesoc_ctrl_bus_errors[22]
.sym 123906 $auto$alumacc.cc:474:replace_alu$5912.C[22]
.sym 123909 basesoc_ctrl_bus_errors[23]
.sym 123910 $auto$alumacc.cc:474:replace_alu$5912.C[23]
.sym 123913 basesoc_ctrl_bus_errors[24]
.sym 123914 $auto$alumacc.cc:474:replace_alu$5912.C[24]
.sym 123917 basesoc_ctrl_bus_errors[25]
.sym 123918 $auto$alumacc.cc:474:replace_alu$5912.C[25]
.sym 123921 basesoc_ctrl_bus_errors[26]
.sym 123922 $auto$alumacc.cc:474:replace_alu$5912.C[26]
.sym 123925 basesoc_ctrl_bus_errors[27]
.sym 123926 $auto$alumacc.cc:474:replace_alu$5912.C[27]
.sym 123929 basesoc_ctrl_bus_errors[28]
.sym 123930 $auto$alumacc.cc:474:replace_alu$5912.C[28]
.sym 123933 basesoc_ctrl_bus_errors[29]
.sym 123934 $auto$alumacc.cc:474:replace_alu$5912.C[29]
.sym 123937 basesoc_ctrl_bus_errors[30]
.sym 123938 $auto$alumacc.cc:474:replace_alu$5912.C[30]
.sym 123941 basesoc_ctrl_bus_errors[31]
.sym 123942 $auto$alumacc.cc:474:replace_alu$5912.C[31]
.sym 123948 $PACKER_VCC_NET
.sym 123949 basesoc_ctrl_bus_errors[0]
.sym 124107 basesoc_ctrl_reset_reset_r
.sym 124143 $abc$35683$n2876
.sym 124147 $abc$35683$n2876
.sym 124148 $abc$35683$n3292_1
.sym 124179 basesoc_timer0_eventmanager_status_w
.sym 124187 basesoc_timer0_eventmanager_status_w
.sym 124188 basesoc_timer0_zero_old_trigger
.sym 124191 $abc$35683$n4831_1
.sym 124192 $abc$35683$n5494
.sym 124193 $abc$35683$n5495
.sym 124194 $abc$35683$n3251
.sym 124199 basesoc_timer0_reload_storage[0]
.sym 124200 $abc$35683$n5874
.sym 124201 basesoc_timer0_eventmanager_status_w
.sym 124216 basesoc_timer0_value[0]
.sym 124218 $PACKER_VCC_NET
.sym 124227 basesoc_dat_w[1]
.sym 124231 basesoc_timer0_load_storage[0]
.sym 124232 $abc$35683$n4990
.sym 124233 basesoc_timer0_en_storage
.sym 124251 basesoc_timer0_load_storage[22]
.sym 124252 $abc$35683$n5034_1
.sym 124253 basesoc_timer0_en_storage
.sym 124263 basesoc_dat_w[6]
.sym 124287 basesoc_dat_w[7]
.sym 124295 basesoc_timer0_value_status[1]
.sym 124296 $abc$35683$n4798_1
.sym 124297 $abc$35683$n4801_1
.sym 124298 basesoc_timer0_value_status[25]
.sym 124303 basesoc_timer0_value[9]
.sym 124307 basesoc_timer0_value_status[9]
.sym 124308 $abc$35683$n4808_1
.sym 124309 $abc$35683$n4814_1
.sym 124310 $abc$35683$n4815
.sym 124311 basesoc_timer0_value[1]
.sym 124315 basesoc_timer0_value[2]
.sym 124319 $abc$35683$n3273
.sym 124320 basesoc_timer0_reload_storage[25]
.sym 124339 sys_rst
.sym 124340 basesoc_timer0_value[0]
.sym 124341 basesoc_timer0_en_storage
.sym 124343 basesoc_timer0_load_storage[1]
.sym 124344 $abc$35683$n4992
.sym 124345 basesoc_timer0_en_storage
.sym 124347 basesoc_timer0_reload_storage[1]
.sym 124348 basesoc_timer0_value[1]
.sym 124349 basesoc_timer0_eventmanager_status_w
.sym 124379 basesoc_ctrl_reset_reset_r
.sym 124383 basesoc_dat_w[1]
.sym 124387 basesoc_dat_w[4]
.sym 124391 basesoc_timer0_reload_storage[25]
.sym 124392 $abc$35683$n5949
.sym 124393 basesoc_timer0_eventmanager_status_w
.sym 124403 basesoc_dat_w[1]
.sym 124407 basesoc_dat_w[4]
.sym 124419 basesoc_dat_w[5]
.sym 124427 basesoc_dat_w[3]
.sym 124455 basesoc_dat_w[1]
.sym 124479 basesoc_dat_w[5]
