{'q': {'CDeps': [[[], [], ['reset'], ['q']],
                 [[], [], ['reset'], ['q']],
                 [[], [], ['reset']]],
       'CLines': [[None, None, '13:C', '17:C'],
                  [None, None, '13:C', '17:C'],
                  [None, None, '13:C']],
       'Clocked': True,
       'DDeps': [[], ['q'], []],
       'DLines': ['18:D', '22:D', '15:D'],
       'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7ff3dd9cee90>,
                       <pyverilog.vparser.ast.BlockingSubstitution object at 0x7ff3ddc71390>,
                       <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7ff3dd9d6810>]}}
