<Results/membwl/dimm4/prep.sh/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3fdf
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):     4.40 --||-- Mem Ch  0: Reads (MB/s):     4.23 --|
|--            Writes(MB/s):     4.07 --||--            Writes(MB/s):     4.08 --|
|-- Mem Ch  1: Reads (MB/s):     0.43 --||-- Mem Ch  1: Reads (MB/s):     0.26 --|
|--            Writes(MB/s):     0.11 --||--            Writes(MB/s):     0.10 --|
|-- Mem Ch  2: Reads (MB/s):     4.36 --||-- Mem Ch  2: Reads (MB/s):     4.21 --|
|--            Writes(MB/s):     4.07 --||--            Writes(MB/s):     4.07 --|
|-- Mem Ch  3: Reads (MB/s):     0.43 --||-- Mem Ch  3: Reads (MB/s):     0.23 --|
|--            Writes(MB/s):     0.10 --||--            Writes(MB/s):     0.09 --|
|-- NODE 0 Mem Read (MB/s) :     9.62 --||-- NODE 1 Mem Read (MB/s) :     8.93 --|
|-- NODE 0 Mem Write(MB/s) :     8.35 --||-- NODE 1 Mem Write(MB/s) :     8.34 --|
|-- NODE 0 P. Write (T/s):     124328 --||-- NODE 1 P. Write (T/s):     124328 --|
|-- NODE 0 Memory (MB/s):       17.97 --||-- NODE 1 Memory (MB/s):       17.27 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):         18.55                --|
            |--                System Write Throughput(MB/s):         16.69                --|
            |--               System Memory Throughput(MB/s):         35.24                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 40b4
Program exited with status 0
Cleaning up
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8100           0     808 K   150 K    600       0     108  
 1     492          12     627 K   145 K    252     408       0  
-----------------------------------------------------------------------
 *    8592          12    1435 K   296 K    852     408     108  

 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.20        Core1: 25.77        
Core2: 26.58        Core3: 27.71        
Core4: 26.12        Core5: 26.62        
Core6: 25.40        Core7: 25.55        
Core8: 26.42        Core9: 28.86        
Core10: 24.59        Core11: 27.24        
Core12: 26.73        Core13: 29.17        
Core14: 30.81        Core15: 28.86        
Core16: 29.86        Core17: 27.03        
Core18: 31.68        Core19: 29.35        
Core20: 31.46        Core21: 32.67        
Core22: 29.25        Core23: 31.62        
Core24: 28.49        Core25: 27.91        
Core26: 27.81        Core27: 25.68        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.88
Socket1: 28.06
DDR read Latency(ns)
Socket0: 3710303.17
Socket1: 6753102.85


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.81        Core1: 27.37        
Core2: 26.50        Core3: 26.65        
Core4: 28.63        Core5: 26.47        
Core6: 25.05        Core7: 25.53        
Core8: 26.26        Core9: 26.59        
Core10: 24.41        Core11: 27.30        
Core12: 27.99        Core13: 30.79        
Core14: 27.61        Core15: 27.49        
Core16: 28.24        Core17: 28.51        
Core18: 30.05        Core19: 29.22        
Core20: 29.60        Core21: 27.72        
Core22: 30.94        Core23: 30.69        
Core24: 29.63        Core25: 28.46        
Core26: 28.14        Core27: 27.42        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.45
Socket1: 27.83
DDR read Latency(ns)
Socket0: 4840891.21
Socket1: 7996246.60
irq_total: 65.858956272598
cpu_total: 0.09
cpu_0: 0.40
cpu_1: 0.07
cpu_2: 0.20
cpu_3: 0.13
cpu_4: 0.07
cpu_5: 0.07
cpu_6: 0.07
cpu_7: 0.07
cpu_8: 0.07
cpu_9: 0.07
cpu_10: 0.07
cpu_11: 0.07
cpu_12: 0.07
cpu_13: 0.07
cpu_14: 0.07
cpu_15: 0.07
cpu_16: 0.00
cpu_17: 0.07
cpu_18: 0.07
cpu_19: 0.07
cpu_20: 0.07
cpu_21: 0.07
cpu_22: 0.07
cpu_23: 0.07
cpu_24: 0.07
cpu_25: 0.13
cpu_26: 0.13
cpu_27: 0.27
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 0
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 0
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 0
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 0
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 0
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 0
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 0
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 0


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.17        Core1: 20.58        
Core2: 11.44        Core3: 24.94        
Core4: 20.29        Core5: 26.83        
Core6: 27.60        Core7: 26.35        
Core8: 27.44        Core9: 27.26        
Core10: 24.14        Core11: 28.07        
Core12: 25.96        Core13: 22.76        
Core14: 28.20        Core15: 28.91        
Core16: 30.36        Core17: 28.97        
Core18: 31.93        Core19: 29.62        
Core20: 30.76        Core21: 29.62        
Core22: 29.77        Core23: 31.70        
Core24: 26.73        Core25: 21.12        
Core26: 28.69        Core27: 27.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.15
Socket1: 25.05
DDR read Latency(ns)
Socket0: 2406458.29
Socket1: 5011474.39


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.42        Core1: 28.21        
Core2: 26.66        Core3: 28.33        
Core4: 28.74        Core5: 26.42        
Core6: 27.06        Core7: 28.55        
Core8: 27.84        Core9: 27.29        
Core10: 24.22        Core11: 25.70        
Core12: 26.66        Core13: 29.66        
Core14: 29.70        Core15: 28.08        
Core16: 28.23        Core17: 29.36        
Core18: 32.08        Core19: 29.27        
Core20: 31.83        Core21: 28.87        
Core22: 30.77        Core23: 32.64        
Core24: 30.75        Core25: 31.53        
Core26: 28.56        Core27: 27.98        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.13
Socket1: 28.65
DDR read Latency(ns)
Socket0: 4549728.11
Socket1: 7981657.56


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.13        Core1: 27.95        
Core2: 28.33        Core3: 27.85        
Core4: 27.76        Core5: 26.42        
Core6: 28.23        Core7: 26.00        
Core8: 27.10        Core9: 29.11        
Core10: 25.95        Core11: 28.24        
Core12: 27.88        Core13: 29.33        
Core14: 28.36        Core15: 27.76        
Core16: 29.21        Core17: 29.24        
Core18: 30.79        Core19: 29.06        
Core20: 31.10        Core21: 29.63        
Core22: 29.78        Core23: 31.17        
Core24: 29.24        Core25: 29.70        
Core26: 28.43        Core27: 28.59        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.87
Socket1: 28.53
DDR read Latency(ns)
Socket0: 4588293.47
Socket1: 8329181.09


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.69        Core1: 25.82        
Core2: 27.70        Core3: 27.22        
Core4: 25.84        Core5: 29.33        
Core6: 25.79        Core7: 26.20        
Core8: 27.15        Core9: 28.10        
Core10: 26.13        Core11: 28.56        
Core12: 27.82        Core13: 28.38        
Core14: 27.77        Core15: 28.63        
Core16: 28.55        Core17: 28.39        
Core18: 29.41        Core19: 29.01        
Core20: 30.78        Core21: 29.48        
Core22: 29.80        Core23: 28.94        
Core24: 29.12        Core25: 29.22        
Core26: 27.30        Core27: 27.03        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.79
Socket1: 28.15
DDR read Latency(ns)
Socket0: 4763844.18
Socket1: 6400527.49
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every 
-1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 16979
Program exited with status 0
----------------------------------------------------------------------------------------------
Cleaning upTime elapsed: 6003 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14409252810; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14409255374; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7204694121; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7204694121; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7204697263; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7204697263; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7204699959; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7204699959; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7204702476; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7204702476; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6003956338; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4027131; Consumed Joules: 245.80; Watts: 40.95; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 2284935; Consumed DRAM Joules: 34.96; DRAM Watts: 5.82
S1P0; QPIClocks: 14409355678; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14409357686; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7204758201; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7204758201; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7204758584; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7204758584; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7204758673; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7204758673; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7204758708; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7204758708; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004005458; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 3866246; Consumed Joules: 235.98; Watts: 39.31; Thermal headroom below TjMax: 60
S1; Consumed DRAM energy units: 2313093; Consumed DRAM Joules: 35.39; DRAM Watts: 5.90
----------------------------------------------------------------------------------------------

 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4324
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.31   0.00    0.60      21 K    139 K    0.84    0.19    0.00    0.01    10640        0        0     70
   1    1     0.00   0.32   0.00    0.60    4651       30 K    0.85    0.20    0.00    0.01      672        0        0     68
   2    0     0.00   0.30   0.00    0.60    2915       26 K    0.89    0.16    0.00    0.01     1176        0        0     69
   3    1     0.00   0.39   0.00    0.60    3430       21 K    0.84    0.25    0.00    0.01      392        0        0     67
   4    0     0.00   0.35   0.00    0.60    4407       24 K    0.82    0.17    0.00    0.01      504        0        0     70
   5    1     0.00   0.26   0.00    0.60    3287       24 K    0.87    0.17    0.00    0.01     1120        0        0     68
   6    0     0.00   0.34   0.00    0.60    3989       26 K    0.85    0.15    0.00    0.01     1232        1        0     69
   7    1     0.00   0.32   0.00    0.60    6324       31 K    0.80    0.18    0.00    0.01      728        0        0     68
   8    0     0.00   0.58   0.00    0.60    7182       35 K    0.80    0.24    0.00    0.01      616        0        0     68
   9    1     0.00   0.31   0.00    0.60    5091       29 K    0.83    0.17    0.00    0.01     1400        0        0     66
  10    0     0.00   0.28   0.00    0.60    3633       19 K    0.81    0.16    0.00    0.01      168        0        0     68
  11    1     0.00   0.29   0.00    0.60    6203       25 K    0.76    0.15    0.00    0.01        0        0        0     66
  12    0     0.00   0.29   0.00    0.60    3733       17 K    0.78    0.14    0.00    0.02       56        0        0     70
  13    1     0.00   0.31   0.00    0.60    3803       22 K    0.83    0.16    0.00    0.01      280        0        0     67
  14    0     0.00   0.28   0.00    0.60    1759       14 K    0.88    0.16    0.00    0.01      168        0        0     70
  15    1     0.00   0.28   0.00    0.60    3048       21 K    0.86    0.15    0.00    0.01      560        0        0     66
  16    0     0.00   0.33   0.00    0.60      14 K     32 K    0.55    0.26    0.01    0.02     1904        1        0     70
  17    1     0.00   0.28   0.00    0.60    3052       21 K    0.86    0.17    0.00    0.01      504        0        0     67
  18    0     0.00   0.33   0.00    0.60    3723       20 K    0.82    0.20    0.00    0.01      280        0        1     70
  19    1     0.00   0.29   0.00    0.60    2070       19 K    0.89    0.15    0.00    0.01      112        0        0     68
  20    0     0.00   0.32   0.00    0.60    2577       19 K    0.87    0.15    0.00    0.01       56        0        0     70
  21    1     0.00   0.29   0.00    0.60    4539       21 K    0.79    0.13    0.00    0.02      448        0        0     69
  22    0     0.00   0.27   0.00    0.60    2531       16 K    0.84    0.14    0.00    0.01     1344        0        0     71
  23    1     0.00   0.29   0.00    0.60    4791       20 K    0.77    0.13    0.00    0.02      168        0        0     69
  24    0     0.00   0.61   0.00    0.60      25 K     46 K    0.44    0.20    0.01    0.01     2464        1        1     71
  25    1     0.00   0.29   0.00    0.60    4697       20 K    0.77    0.13    0.00    0.01      784        0        1     68
  26    0     0.00   0.38   0.00    0.60    2994       19 K    0.85    0.18    0.00    0.01     4368        0        0     70
  27    1     0.00   0.38   0.00    0.64    7099       26 K    0.73    0.16    0.00    0.01     4928        0        0     68
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.35   0.00    0.60     101 K    458 K    0.78    0.19    0.00    0.01    24976        3        1     62
 SKT    1     0.00   0.31   0.00    0.60      62 K    336 K    0.82    0.17    0.00    0.01    12096        0        1     59
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.00   0.33   0.00    0.60     163 K    795 K    0.79    0.18    0.00    0.01     N/A     N/A     N/A      N/A

 Instructions retired:   64 M ; Active cycles:  191 M ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 0.11 %

 C1 core residency: 6.08 %; C3 core residency: 0.03 %; C6 core residency: 93.77 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.33 => corresponds to 8.37 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.00 => corresponds to 0.01 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     4438 K   4194 K   |    0%     0%   
 SKT    1     4549 K   4657 K   |    0%     0%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   17 M
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.05     0.04     205.54      29.15         119.66
 SKT   1     0.05     0.04     199.46      29.71         131.51
---------------------------------------------------------------------------------------------------------------
       *     0.09     0.08     405.00      58.87         124.18
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/prep.sh/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 43f7
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):     4.44 --||-- Mem Ch  0: Reads (MB/s):     4.32 --|
|--            Writes(MB/s):     4.16 --||--            Writes(MB/s):     4.14 --|
|-- Mem Ch  1: Reads (MB/s):     0.47 --||-- Mem Ch  1: Reads (MB/s):     0.34 --|
|--            Writes(MB/s):     0.19 --||--            Writes(MB/s):     0.16 --|
|-- Mem Ch  2: Reads (MB/s):     4.40 --||-- Mem Ch  2: Reads (MB/s):     4.28 --|
|--            Writes(MB/s):     4.15 --||--            Writes(MB/s):     4.13 --|
|-- Mem Ch  3: Reads (MB/s):     0.47 --||-- Mem Ch  3: Reads (MB/s):     0.32 --|
|--            Writes(MB/s):     0.18 --||--            Writes(MB/s):     0.15 --|
|-- NODE 0 Mem Read (MB/s) :     9.78 --||-- NODE 1 Mem Read (MB/s) :     9.26 --|
|-- NODE 0 Mem Write(MB/s) :     8.68 --||-- NODE 1 Mem Write(MB/s) :     8.58 --|
|-- NODE 0 P. Write (T/s):     124302 --||-- NODE 1 P. Write (T/s):     124302 --|
|-- NODE 0 Memory (MB/s):       18.46 --||-- NODE 1 Memory (MB/s):       17.84 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):         19.04                --|
            |--                System Write Throughput(MB/s):         17.27                --|
            |--               System Memory Throughput(MB/s):         36.31                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 44cc
Program exited with status 0
Cleaning up
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8604          96     885 K   343 K    264       0     252  
 1     492          12     557 K   141 K      0       0       0  
-----------------------------------------------------------------------
 *    9096         108    1443 K   485 K    264       0     252  

 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.33        Core1: 26.10        
Core2: 25.69        Core3: 28.56        
Core4: 26.51        Core5: 28.11        
Core6: 28.39        Core7: 26.85        
Core8: 28.27        Core9: 26.80        
Core10: 28.90        Core11: 29.51        
Core12: 29.71        Core13: 29.81        
Core14: 26.37        Core15: 29.75        
Core16: 30.90        Core17: 33.76        
Core18: 31.48        Core19: 29.00        
Core20: 32.24        Core21: 34.76        
Core22: 33.34        Core23: 33.67        
Core24: 30.09        Core25: 27.13        
Core26: 32.19        Core27: 24.10        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.93
Socket1: 28.70
DDR read Latency(ns)
Socket0: 3555396.39
Socket1: 6731613.16


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.62        Core1: 26.13        
Core2: 26.34        Core3: 27.85        
Core4: 26.50        Core5: 28.44        
Core6: 30.50        Core7: 27.64        
Core8: 28.83        Core9: 28.02        
Core10: 28.21        Core11: 28.07        
Core12: 29.76        Core13: 29.10        
Core14: 28.77        Core15: 28.82        
Core16: 27.23        Core17: 29.17        
Core18: 28.91        Core19: 29.03        
Core20: 30.63        Core21: 29.98        
Core22: 30.83        Core23: 30.34        
Core24: 30.33        Core25: 28.73        
Core26: 28.02        Core27: 28.17        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.80
Socket1: 28.38
DDR read Latency(ns)
Socket0: 4260243.05
Socket1: 9112627.64
irq_total: 66.0602953843835
cpu_total: 0.09
cpu_0: 0.40
cpu_1: 0.13
cpu_2: 0.13
cpu_3: 0.07
cpu_4: 0.07
cpu_5: 0.13
cpu_6: 0.07
cpu_7: 0.07
cpu_8: 0.07
cpu_9: 0.07
cpu_10: 0.07
cpu_11: 0.07
cpu_12: 0.07
cpu_13: 0.07
cpu_14: 0.07
cpu_15: 0.07
cpu_16: 0.07
cpu_17: 0.07
cpu_18: 0.07
cpu_19: 0.00
cpu_20: 0.07
cpu_21: 0.07
cpu_22: 0.07
cpu_23: 0.07
cpu_24: 0.07
cpu_25: 0.07
cpu_26: 0.07
cpu_27: 0.33
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 0
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 0
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 0
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 0
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 0
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 0
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 0
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 0


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.54        Core1: 27.24        
Core2: 12.52        Core3: 30.01        
Core4: 27.30        Core5: 28.05        
Core6: 27.63        Core7: 27.92        
Core8: 29.84        Core9: 27.43        
Core10: 29.98        Core11: 27.51        
Core12: 29.29        Core13: 21.25        
Core14: 27.13        Core15: 30.17        
Core16: 28.44        Core17: 21.03        
Core18: 29.50        Core19: 25.36        
Core20: 30.80        Core21: 22.01        
Core22: 30.07        Core23: 28.24        
Core24: 30.82        Core25: 20.79        
Core26: 28.86        Core27: 25.14        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.14
Socket1: 24.34
DDR read Latency(ns)
Socket0: 2149144.02
Socket1: 5624361.80


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.60        Core1: 26.64        
Core2: 29.58        Core3: 29.26        
Core4: 29.63        Core5: 28.03        
Core6: 26.26        Core7: 27.91        
Core8: 30.08        Core9: 28.23        
Core10: 28.43        Core11: 27.85        
Core12: 30.02        Core13: 29.51        
Core14: 27.82        Core15: 28.82        
Core16: 28.43        Core17: 27.90        
Core18: 30.43        Core19: 27.25        
Core20: 31.34        Core21: 28.96        
Core22: 29.91        Core23: 29.30        
Core24: 26.34        Core25: 27.75        
Core26: 27.04        Core27: 25.73        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.13
Socket1: 28.03
DDR read Latency(ns)
Socket0: 4306154.60
Socket1: 8211286.09


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.29        Core1: 27.62        
Core2: 28.64        Core3: 31.29        
Core4: 28.99        Core5: 26.48        
Core6: 26.35        Core7: 28.82        
Core8: 29.37        Core9: 26.67        
Core10: 29.33        Core11: 27.65        
Core12: 30.26        Core13: 30.27        
Core14: 29.71        Core15: 32.48        
Core16: 28.55        Core17: 30.04        
Core18: 29.12        Core19: 32.38        
Core20: 29.91        Core21: 31.15        
Core22: 31.13        Core23: 30.39        
Core24: 31.18        Core25: 28.53        
Core26: 27.51        Core27: 27.02        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.23
Socket1: 29.10
DDR read Latency(ns)
Socket0: 4521042.02
Socket1: 8623307.05


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.95        Core1: 25.46        
Core2: 28.35        Core3: 27.65        
Core4: 27.85        Core5: 27.13        
Core6: 28.52        Core7: 30.42        
Core8: 28.99        Core9: 27.64        
Core10: 28.19        Core11: 29.52        
Core12: 28.16        Core13: 29.37        
Core14: 26.91        Core15: 28.85        
Core16: 27.38        Core17: 27.59        
Core18: 29.61        Core19: 28.05        
Core20: 29.75        Core21: 28.50        
Core22: 30.17        Core23: 28.88        
Core24: 29.83        Core25: 30.11        
Core26: 27.63        Core27: 26.96        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.37
Socket1: 28.26
DDR read Latency(ns)
Socket0: 4211066.74
Socket1: 7833856.68
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0

Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 18027
Program exited with status 0
----------------------------------------------------------------------------------------------
Cleaning upTime elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14410460386; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14410463842; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205291484; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205291484; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7205296409; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7205296409; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205300973; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205300973; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7205305144; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7205305144; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004462665; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 3998022; Consumed Joules: 244.02; Watts: 40.64; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 2280380; Consumed DRAM Joules: 34.89; DRAM Watts: 5.81
S1P0; QPIClocks: 14410570898; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14410573014; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205367816; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205367816; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7205367833; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7205367833; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205367875; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205367875; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7205367941; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7205367941; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004515400; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 3864217; Consumed Joules: 235.85; Watts: 39.28; Thermal headroom below TjMax: 60
S1; Consumed DRAM energy units: 2314705; Consumed DRAM Joules: 35.41; DRAM Watts: 5.90
----------------------------------------------------------------------------------------------

 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 473c
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.31   0.00    0.60      21 K    139 K    0.85    0.20    0.00    0.01     9744        0        1     70
   1    1     0.00   0.29   0.00    0.60    3850       25 K    0.85    0.18    0.00    0.01      784        0        0     68
   2    0     0.00   0.27   0.00    0.60    2682       19 K    0.86    0.15    0.00    0.01     1008        0        0     69
   3    1     0.00   0.31   0.00    0.60    2900       22 K    0.87    0.20    0.00    0.01      224        0        0     68
   4    0     0.00   0.31   0.00    0.60    5829       27 K    0.79    0.14    0.00    0.01      280        0        0     70
   5    1     0.00   0.31   0.00    0.60    3476       24 K    0.86    0.17    0.00    0.01     1400        0        0     68
   6    0     0.00   0.55   0.00    0.60      19 K     58 K    0.67    0.27    0.00    0.01     1960        1        0     70
   7    1     0.00   0.32   0.00    0.62    5850       28 K    0.80    0.16    0.00    0.01      504        0        0     67
   8    0     0.00   0.27   0.00    0.60    4285       22 K    0.81    0.14    0.00    0.01     2016        0        0     68
   9    1     0.00   0.31   0.00    0.60    4327       25 K    0.83    0.16    0.00    0.01      448        0        0     67
  10    0     0.00   0.30   0.00    0.60    3205       24 K    0.87    0.16    0.00    0.01      168        0        0     68
  11    1     0.00   0.31   0.00    0.60    7147       28 K    0.75    0.16    0.00    0.01      168        0        0     66
  12    0     0.00   0.28   0.00    0.60    2985       19 K    0.85    0.14    0.00    0.02      168        0        1     70
  13    1     0.00   0.30   0.00    0.60    4971       25 K    0.81    0.16    0.00    0.01      336        0        0     67
  14    0     0.00   0.29   0.00    0.60    1431       17 K    0.92    0.16    0.00    0.01      112        0        0     70
  15    1     0.00   0.30   0.00    0.60    2476       21 K    0.88    0.16    0.00    0.01      448        0        0     66
  16    0     0.00   0.28   0.00    0.60    3900       20 K    0.81    0.15    0.00    0.01      784        0        0     70
  17    1     0.00   0.28   0.00    0.60    2688       21 K    0.88    0.16    0.00    0.01     1400        0        0     68
  18    0     0.00   0.28   0.00    0.60    3317       20 K    0.83    0.14    0.00    0.01     2744        0        0     70
  19    1     0.00   0.30   0.00    0.60    3410       24 K    0.86    0.16    0.00    0.01      168        0        0     68
  20    0     0.00   0.28   0.00    0.60    2178       16 K    0.87    0.13    0.00    0.01      112        0        0     70
  21    1     0.00   0.29   0.00    0.60    5720       25 K    0.78    0.15    0.00    0.02      336        0        0     68
  22    0     0.00   0.27   0.00    0.60    2684       16 K    0.84    0.13    0.00    0.01      280        0        0     70
  23    1     0.00   0.31   0.00    0.60    5796       28 K    0.80    0.16    0.00    0.01      112        0        0     69
  24    0     0.00   0.28   0.00    0.60    4088       19 K    0.79    0.13    0.00    0.02     2184        0        0     71
  25    1     0.00   0.32   0.00    0.60    5554       27 K    0.80    0.17    0.00    0.01      504        0        1     68
  26    0     0.00   0.61   0.00    0.60      24 K     40 K    0.41    0.18    0.01    0.01     4144        1        1     71
  27    1     0.00   0.32   0.00    0.60    6364       27 K    0.77    0.16    0.00    0.01     5096        0        0     68
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.34   0.00    0.60     101 K    462 K    0.78    0.18    0.00    0.01    25704        2        3     61
 SKT    1     0.00   0.30   0.00    0.60      64 K    359 K    0.82    0.17    0.00    0.01    11928        0        1     59
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.00   0.32   0.00    0.60     165 K    821 K    0.80    0.17    0.00    0.01     N/A     N/A     N/A      N/A

 Instructions retired:   63 M ; Active cycles:  196 M ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 0.12 %

 C1 core residency: 1.72 %; C3 core residency: 0.08 %; C6 core residency: 98.08 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.32 => corresponds to 8.10 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.00 => corresponds to 0.01 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     4811 K   4499 K   |    0%     0%   
 SKT    1     4614 K   4826 K   |    0%     0%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   18 M
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.05     0.04     203.43      29.08         123.10
 SKT   1     0.04     0.04     196.52      29.56         133.21
---------------------------------------------------------------------------------------------------------------
       *     0.09     0.08     399.95      58.64         126.97
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/prep.sh/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 480f
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):     4.42 --||-- Mem Ch  0: Reads (MB/s):     4.22 --|
|--            Writes(MB/s):     4.09 --||--            Writes(MB/s):     4.12 --|
|-- Mem Ch  1: Reads (MB/s):     0.45 --||-- Mem Ch  1: Reads (MB/s):     0.25 --|
|--            Writes(MB/s):     0.12 --||--            Writes(MB/s):     0.14 --|
|-- Mem Ch  2: Reads (MB/s):     4.37 --||-- Mem Ch  2: Reads (MB/s):     4.19 --|
|--            Writes(MB/s):     4.08 --||--            Writes(MB/s):     4.10 --|
|-- Mem Ch  3: Reads (MB/s):     0.45 --||-- Mem Ch  3: Reads (MB/s):     0.28 --|
|--            Writes(MB/s):     0.12 --||--            Writes(MB/s):     0.13 --|
|-- NODE 0 Mem Read (MB/s) :     9.69 --||-- NODE 1 Mem Read (MB/s) :     8.94 --|
|-- NODE 0 Mem Write(MB/s) :     8.41 --||-- NODE 1 Mem Write(MB/s) :     8.49 --|
|-- NODE 0 P. Write (T/s):     124334 --||-- NODE 1 P. Write (T/s):     124334 --|
|-- NODE 0 Memory (MB/s):       18.10 --||-- NODE 1 Memory (MB/s):       17.43 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):         18.63                --|
            |--                System Write Throughput(MB/s):         16.90                --|
            |--               System Memory Throughput(MB/s):         35.53                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 48e4
Program exited with status 0
Cleaning up
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8604          72     718 K   172 K    132       0     108  
 1       0          12     814 K   134 K    252       0       0  
-----------------------------------------------------------------------
 *    8604          84    1533 K   307 K    384       0     108  

 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.85        Core1: 29.07        
Core2: 28.31        Core3: 28.20        
Core4: 28.92        Core5: 29.91        
Core6: 32.49        Core7: 30.05        
Core8: 29.69        Core9: 31.04        
Core10: 28.88        Core11: 29.85        
Core12: 31.75        Core13: 29.59        
Core14: 26.97        Core15: 30.49        
Core16: 29.33        Core17: 29.09        
Core18: 27.31        Core19: 31.66        
Core20: 31.79        Core21: 30.86        
Core22: 29.96        Core23: 28.82        
Core24: 32.48        Core25: 29.02        
Core26: 27.70        Core27: 24.48        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.46
Socket1: 29.17
DDR read Latency(ns)
Socket0: 3354352.96
Socket1: 6220299.60


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.82        Core1: 25.74        
Core2: 25.68        Core3: 28.94        
Core4: 26.90        Core5: 31.36        
Core6: 28.93        Core7: 29.43        
Core8: 29.10        Core9: 29.32        
Core10: 28.05        Core11: 30.70        
Core12: 28.69        Core13: 30.77        
Core14: 26.50        Core15: 31.25        
Core16: 27.32        Core17: 29.37        
Core18: 29.52        Core19: 29.55        
Core20: 29.58        Core21: 29.19        
Core22: 28.92        Core23: 30.37        
Core24: 27.94        Core25: 29.63        
Core26: 27.89        Core27: 29.66        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.96
Socket1: 29.57
DDR read Latency(ns)
Socket0: 4544866.22
Socket1: 8011263.31
irq_total: 66.0549824977313
cpu_total: 0.09
cpu_0: 0.33
cpu_1: 0.07
cpu_2: 0.20
cpu_3: 0.07
cpu_4: 0.07
cpu_5: 0.07
cpu_6: 0.07
cpu_7: 0.07
cpu_8: 0.07
cpu_9: 0.07
cpu_10: 0.07
cpu_11: 0.07
cpu_12: 0.07
cpu_13: 0.07
cpu_14: 0.07
cpu_15: 0.07
cpu_16: 0.07
cpu_17: 0.07
cpu_18: 0.07
cpu_19: 0.07
cpu_20: 0.07
cpu_21: 0.00
cpu_22: 0.07
cpu_23: 0.07
cpu_24: 0.07
cpu_25: 0.07
cpu_26: 0.07
cpu_27: 0.27
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 0
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 0
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 0
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 0
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 0
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 0
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 0
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 0


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 17.19        Core1: 25.15        
Core2: 12.51        Core3: 30.27        
Core4: 20.88        Core5: 30.67        
Core6: 17.04        Core7: 29.90        
Core8: 30.07        Core9: 29.65        
Core10: 29.30        Core11: 28.40        
Core12: 30.45        Core13: 21.20        
Core14: 28.56        Core15: 30.18        
Core16: 29.57        Core17: 28.29        
Core18: 27.27        Core19: 29.21        
Core20: 28.55        Core21: 29.96        
Core22: 32.37        Core23: 29.11        
Core24: 29.76        Core25: 28.89        
Core26: 28.84        Core27: 25.47        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.07
Socket1: 27.37
DDR read Latency(ns)
Socket0: 3168249.83
Socket1: 6182734.84


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.76        Core1: 25.64        
Core2: 26.82        Core3: 29.82        
Core4: 29.62        Core5: 31.46        
Core6: 25.88        Core7: 30.36        
Core8: 29.32        Core9: 29.48        
Core10: 28.61        Core11: 31.81        
Core12: 31.05        Core13: 31.07        
Core14: 28.41        Core15: 31.15        
Core16: 27.39        Core17: 30.08        
Core18: 26.55        Core19: 28.31        
Core20: 28.83        Core21: 29.28        
Core22: 29.84        Core23: 29.48        
Core24: 28.83        Core25: 28.32        
Core26: 28.12        Core27: 26.44        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.92
Socket1: 29.26
DDR read Latency(ns)
Socket0: 4662380.25
Socket1: 8692172.20


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.14        Core1: 25.48        
Core2: 26.54        Core3: 28.76        
Core4: 26.82        Core5: 30.45        
Core6: 28.21        Core7: 29.28        
Core8: 29.04        Core9: 30.33        
Core10: 29.65        Core11: 30.31        
Core12: 30.63        Core13: 32.14        
Core14: 27.87        Core15: 30.91        
Core16: 27.82        Core17: 30.22        
Core18: 27.45        Core19: 29.38        
Core20: 27.89        Core21: 29.82        
Core22: 28.45        Core23: 28.74        
Core24: 29.54        Core25: 28.85        
Core26: 28.50        Core27: 26.46        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.88
Socket1: 29.12
DDR read Latency(ns)
Socket0: 4592187.75
Socket1: 9392376.92


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.34        Core1: 25.10        
Core2: 25.89        Core3: 26.76        
Core4: 26.72        Core5: 29.62        
Core6: 27.18        Core7: 30.87        
Core8: 28.80        Core9: 27.83        
Core10: 28.44        Core11: 30.68        
Core12: 28.17        Core13: 28.67        
Core14: 27.87        Core15: 28.76        
Core16: 28.89        Core17: 28.20        
Core18: 27.44        Core19: 28.86        
Core20: 30.75        Core21: 27.72        
Core22: 28.58        Core23: 27.64        
Core24: 28.19        Core25: 29.32        
Core26: 26.19        Core27: 27.65        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.71
Socket1: 28.22
DDR read Latency(ns)
Socket0: 4797211.38
Socket1: 8354340.96
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0

Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 19075
Program exited with status 0
----------------------------------------------------------------------------------------------
Cleaning upTime elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14410146618; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14410149518; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205133517; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205133517; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7205138333; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7205138333; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205142923; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205142923; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7205147309; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7205147309; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004331635; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 3997462; Consumed Joules: 243.99; Watts: 40.64; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 2286678; Consumed DRAM Joules: 34.99; DRAM Watts: 5.83
S1P0; QPIClocks: 14410255794; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14410257850; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205208829; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205208829; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7205208803; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7205208803; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205208807; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205208807; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7205208890; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7205208890; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004394914; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 3864022; Consumed Joules: 235.84; Watts: 39.28; Thermal headroom below TjMax: 60
S1; Consumed DRAM energy units: 2319380; Consumed DRAM Joules: 35.49; DRAM Watts: 5.91
----------------------------------------------------------------------------------------------

 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4b54
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.31   0.00    0.60      26 K    147 K    0.82    0.18    0.00    0.01     9912        0        1     70
   1    1     0.00   0.28   0.00    0.60    4223       24 K    0.83    0.13    0.00    0.02      504        0        0     68
   2    0     0.00   0.53   0.00    0.60      22 K     47 K    0.54    0.15    0.00    0.01     1960        0        2     69
   3    1     0.00   0.29   0.00    0.61    3588       18 K    0.80    0.17    0.00    0.01      224        0        0     68
   4    0     0.00   0.32   0.00    0.60    2966       20 K    0.86    0.14    0.00    0.01     2744        0        1     70
   5    1     0.00   0.31   0.00    0.60    3985       21 K    0.82    0.14    0.00    0.01      896        0        0     68
   6    0     0.00   0.34   0.00    0.60    3130       28 K    0.89    0.16    0.00    0.01      616        0        0     69
   7    1     0.00   0.28   0.00    0.60    3176       20 K    0.85    0.14    0.00    0.01      504        0        0     68
   8    0     0.00   0.27   0.00    0.60    3882       21 K    0.82    0.13    0.00    0.02     1624        1        0     68
   9    1     0.00   0.27   0.00    0.60    4903       22 K    0.78    0.14    0.00    0.02      280        0        0     67
  10    0     0.00   0.28   0.00    0.60    3002       20 K    0.85    0.16    0.00    0.01      448        0        0     69
  11    1     0.00   0.31   0.00    0.60    6442       24 K    0.73    0.15    0.00    0.01       56        0        0     66
  12    0     0.00   0.28   0.00    0.60    3559       22 K    0.84    0.16    0.00    0.01     1288        0        0     70
  13    1     0.00   0.36   0.00    0.60    5517       24 K    0.78    0.24    0.00    0.01      336        0        0     67
  14    0     0.00   0.30   0.00    0.60    2420       21 K    0.89    0.17    0.00    0.01      168        0        0     70
  15    1     0.00   0.34   0.00    0.60    3706       22 K    0.84    0.20    0.00    0.01      224        1        0     66
  16    0     0.00   0.33   0.00    0.60      18 K     40 K    0.53    0.23    0.01    0.02     1232        1        1     70
  17    1     0.00   0.33   0.00    0.60    4076       23 K    0.83    0.19    0.00    0.01     1512        0        0     68
  18    0     0.00   0.28   0.00    0.60    4698       24 K    0.81    0.14    0.00    0.01       56        0        0     70
  19    1     0.00   0.34   0.00    0.60    4558       24 K    0.81    0.21    0.00    0.01      168        0        0     68
  20    0     0.00   0.29   0.00    0.60    3134       22 K    0.86    0.14    0.00    0.01      280        0        0     70
  21    1     0.00   0.34   0.00    0.60    4098       24 K    0.83    0.20    0.00    0.01      224        0        0     68
  22    0     0.00   0.29   0.00    0.60    3764       23 K    0.84    0.15    0.00    0.01      112        0        0     71
  23    1     0.00   0.31   0.00    0.60    4687       21 K    0.78    0.16    0.00    0.01      168        0        0     69
  24    0     0.00   0.28   0.00    0.60    3687       26 K    0.86    0.15    0.00    0.01      112        0        0     71
  25    1     0.00   0.30   0.00    0.60    3967       21 K    0.82    0.14    0.00    0.01      336        0        0     68
  26    0     0.00   0.30   0.00    0.60    2971       20 K    0.86    0.15    0.00    0.01     5320        0        0     70
  27    1     0.00   0.62   0.00    0.62      17 K     37 K    0.53    0.22    0.00    0.01     3640        2        0     67
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.32   0.00    0.60     104 K    487 K    0.79    0.17    0.00    0.01    25872        2        4     62
 SKT    1     0.00   0.34   0.00    0.60      74 K    332 K    0.78    0.18    0.00    0.01     9072        3        0     60
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.00   0.33   0.00    0.60     179 K    820 K    0.78    0.17    0.00    0.01     N/A     N/A     N/A      N/A

 Instructions retired:   63 M ; Active cycles:  194 M ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 0.12 %

 C1 core residency: 3.16 %; C3 core residency: 0.04 %; C6 core residency: 96.68 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.33 => corresponds to 8.21 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.00 => corresponds to 0.01 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     4901 K   4786 K   |    0%     0%   
 SKT    1     4987 K   4987 K   |    0%     0%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   19 M
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.05     0.04     205.30      29.31         122.61
 SKT   1     0.05     0.04     198.10      29.42         130.26
---------------------------------------------------------------------------------------------------------------
       *     0.09     0.08     403.39      58.73         125.57
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/prep.sh/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4c27
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):     4.45 --||-- Mem Ch  0: Reads (MB/s):     4.23 --|
|--            Writes(MB/s):     4.04 --||--            Writes(MB/s):     4.08 --|
|-- Mem Ch  1: Reads (MB/s):     0.48 --||-- Mem Ch  1: Reads (MB/s):     0.26 --|
|--            Writes(MB/s):     0.07 --||--            Writes(MB/s):     0.11 --|
|-- Mem Ch  2: Reads (MB/s):     4.40 --||-- Mem Ch  2: Reads (MB/s):     4.23 --|
|--            Writes(MB/s):     4.04 --||--            Writes(MB/s):     4.07 --|
|-- Mem Ch  3: Reads (MB/s):     0.47 --||-- Mem Ch  3: Reads (MB/s):     0.23 --|
|--            Writes(MB/s):     0.07 --||--            Writes(MB/s):     0.09 --|
|-- NODE 0 Mem Read (MB/s) :     9.81 --||-- NODE 1 Mem Read (MB/s) :     8.95 --|
|-- NODE 0 Mem Write(MB/s) :     8.22 --||-- NODE 1 Mem Write(MB/s) :     8.35 --|
|-- NODE 0 P. Write (T/s):     124298 --||-- NODE 1 P. Write (T/s):     124299 --|
|-- NODE 0 Memory (MB/s):       18.03 --||-- NODE 1 Memory (MB/s):       17.30 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):         18.75                --|
            |--                System Write Throughput(MB/s):         16.57                --|
            |--               System Memory Throughput(MB/s):         35.32                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4cfc
Program exited with status 0
Cleaning up
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8112          48     405 K   314 K    252       0      72  
 1     492          12     858 K   141 K    252       0       0  
-----------------------------------------------------------------------
 *    8604          60    1264 K   455 K    504       0      72  

 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.75        Core1: 26.20        
Core2: 27.39        Core3: 29.68        
Core4: 27.08        Core5: 27.31        
Core6: 26.62        Core7: 27.07        
Core8: 29.12        Core9: 26.47        
Core10: 27.69        Core11: 27.76        
Core12: 26.75        Core13: 28.06        
Core14: 25.62        Core15: 27.66        
Core16: 28.15        Core17: 26.95        
Core18: 29.76        Core19: 29.13        
Core20: 31.02        Core21: 28.26        
Core22: 28.50        Core23: 28.07        
Core24: 29.68        Core25: 27.53        
Core26: 30.50        Core27: 24.05        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.23
Socket1: 27.25
DDR read Latency(ns)
Socket0: 4013843.56
Socket1: 5894752.73


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.65        Core1: 27.31        
Core2: 28.56        Core3: 30.06        
Core4: 29.11        Core5: 30.99        
Core6: 30.25        Core7: 27.13        
Core8: 26.59        Core9: 27.04        
Core10: 28.35        Core11: 27.20        
Core12: 27.88        Core13: 27.64        
Core14: 27.05        Core15: 27.72        
Core16: 28.28        Core17: 26.38        
Core18: 27.83        Core19: 27.90        
Core20: 29.67        Core21: 28.98        
Core22: 28.59        Core23: 29.62        
Core24: 29.51        Core25: 29.71        
Core26: 27.72        Core27: 29.16        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.79
Socket1: 28.20
DDR read Latency(ns)
Socket0: 4967299.73
Socket1: 7932264.44
irq_total: 65.8603675072877
cpu_total: 0.10
cpu_0: 0.33
cpu_1: 0.07
cpu_2: 0.20
cpu_3: 0.07
cpu_4: 0.07
cpu_5: 0.07
cpu_6: 0.07
cpu_7: 0.07
cpu_8: 0.07
cpu_9: 0.07
cpu_10: 0.07
cpu_11: 0.07
cpu_12: 0.07
cpu_13: 0.07
cpu_14: 0.00
cpu_15: 0.13
cpu_16: 0.00
cpu_17: 0.07
cpu_18: 0.07
cpu_19: 0.07
cpu_20: 0.07
cpu_21: 0.07
cpu_22: 0.07
cpu_23: 0.07
cpu_24: 0.07
cpu_25: 0.07
cpu_26: 0.13
cpu_27: 0.27
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 0
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 0
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 0
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 0
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 0
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 0
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 0
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 0


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 17.20        Core1: 20.66        
Core2: 12.79        Core3: 24.17        
Core4: 28.69        Core5: 31.10        
Core6: 20.11        Core7: 28.54        
Core8: 27.53        Core9: 27.66        
Core10: 27.80        Core11: 25.87        
Core12: 29.85        Core13: 27.63        
Core14: 26.98        Core15: 27.99        
Core16: 30.13        Core17: 27.26        
Core18: 29.83        Core19: 28.40        
Core20: 31.55        Core21: 30.40        
Core22: 31.24        Core23: 29.76        
Core24: 28.40        Core25: 20.68        
Core26: 25.55        Core27: 21.53        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.63
Socket1: 24.52
DDR read Latency(ns)
Socket0: 2416074.93
Socket1: 5152812.65


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.37        Core1: 30.30        
Core2: 30.00        Core3: 29.84        
Core4: 27.82        Core5: 32.09        
Core6: 26.40        Core7: 28.06        
Core8: 30.32        Core9: 29.30        
Core10: 25.90        Core11: 28.24        
Core12: 28.97        Core13: 28.32        
Core14: 27.77        Core15: 26.30        
Core16: 28.96        Core17: 26.79        
Core18: 29.54        Core19: 29.04        
Core20: 30.71        Core21: 29.55        
Core22: 30.25        Core23: 28.88        
Core24: 31.75        Core25: 30.34        
Core26: 28.05        Core27: 29.42        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.37
Socket1: 28.93
DDR read Latency(ns)
Socket0: 4863120.82
Socket1: 7571321.06


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.58        Core1: 30.19        
Core2: 27.22        Core3: 26.13        
Core4: 27.19        Core5: 30.93        
Core6: 30.12        Core7: 28.82        
Core8: 30.19        Core9: 29.12        
Core10: 27.39        Core11: 26.92        
Core12: 29.37        Core13: 27.94        
Core14: 27.36        Core15: 27.41        
Core16: 29.48        Core17: 26.00        
Core18: 29.18        Core19: 28.85        
Core20: 30.31        Core21: 30.98        
Core22: 28.87        Core23: 28.83        
Core24: 29.22        Core25: 29.94        
Core26: 27.99        Core27: 27.17        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.15
Socket1: 28.42
DDR read Latency(ns)
Socket0: 5211133.53
Socket1: 7828280.43


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.81        Core1: 29.87        
Core2: 26.20        Core3: 27.09        
Core4: 27.93        Core5: 29.34        
Core6: 27.07        Core7: 27.74        
Core8: 28.41        Core9: 29.58        
Core10: 29.09        Core11: 26.58        
Core12: 30.32        Core13: 27.82        
Core14: 27.50        Core15: 26.65        
Core16: 30.43        Core17: 26.27        
Core18: 29.29        Core19: 27.73        
Core20: 30.58        Core21: 28.69        
Core22: 30.76        Core23: 27.87        
Core24: 29.29        Core25: 29.77        
Core26: 27.50        Core27: 26.74        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.46
Socket1: 27.88
DDR read Latency(ns)
Socket0: 4919730.77
Socket1: 7311767.11
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 
0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 20128
Program exited with status 0
----------------------------------------------------------------------------------------------
Cleaning upTime elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14410636690; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14410639762; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205384911; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205384911; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7205388113; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7205388113; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205391252; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205391252; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7205394153; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7205394153; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004533427; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4002803; Consumed Joules: 244.31; Watts: 40.69; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 2280250; Consumed DRAM Joules: 34.89; DRAM Watts: 5.81
S1P0; QPIClocks: 14410742086; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14410744186; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205452762; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205452762; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7205452795; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7205452795; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205452942; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205452942; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7205452983; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7205452983; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004553597; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 3878414; Consumed Joules: 236.72; Watts: 39.43; Thermal headroom below TjMax: 59
S1; Consumed DRAM energy units: 2315669; Consumed DRAM Joules: 35.43; DRAM Watts: 5.90
----------------------------------------------------------------------------------------------

 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4f94
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.31   0.00    0.60      20 K    135 K    0.85    0.19    0.00    0.01     8680        1        1     70
   1    1     0.00   0.30   0.00    0.60    3544       29 K    0.88    0.13    0.00    0.01      672        0        0     68
   2    0     0.00   0.30   0.00    0.60      48 K     81 K    0.40    0.28    0.02    0.03     5208        2        2     69
   3    1     0.00   0.31   0.00    0.60    3848       28 K    0.87    0.18    0.00    0.01      952        0        0     68
   4    0     0.00   0.32   0.00    0.60    3481       23 K    0.85    0.14    0.00    0.01      784        0        1     70
   5    1     0.00   0.31   0.00    0.60    3338       25 K    0.87    0.16    0.00    0.01      280        0        0     68
   6    0     0.00   0.60   0.00    0.60      22 K     46 K    0.53    0.16    0.00    0.01     1904        0        2     70
   7    1     0.00   0.33   0.00    0.60    5677       28 K    0.80    0.14    0.00    0.01      280        0        0     67
   8    0     0.00   0.28   0.00    0.60    4472       24 K    0.81    0.14    0.00    0.02      448        0        0     69
   9    1     0.00   0.31   0.00    0.60    5282       28 K    0.81    0.13    0.00    0.01     1176        0        0     66
  10    0     0.00   0.29   0.00    0.60    3630       23 K    0.85    0.16    0.00    0.01      224        0        0     68
  11    1     0.00   0.33   0.00    0.60    7748       31 K    0.76    0.18    0.00    0.01      224        0        0     66
  12    0     0.00   0.28   0.00    0.60    2826       15 K    0.82    0.15    0.00    0.01     1232        0        0     70
  13    1     0.00   0.30   0.00    0.60    3785       27 K    0.86    0.17    0.00    0.01      168        0        0     67
  14    0     0.00   0.27   0.00    0.60    2707       20 K    0.87    0.17    0.00    0.01      448        0        0     70
  15    1     0.00   0.30   0.00    0.60    5330       26 K    0.80    0.16    0.00    0.01      224        0        0     66
  16    0     0.00   0.49   0.00    0.60    4446       26 K    0.83    0.26    0.00    0.01      840        0        1     69
  17    1     0.00   0.28   0.00    0.60    5937       25 K    0.77    0.15    0.00    0.02      392        0        0     67
  18    0     0.00   0.47   0.00    0.60    3533       27 K    0.87    0.25    0.00    0.01       56        0        0     70
  19    1     0.00   0.27   0.00    0.60    2417       22 K    0.89    0.16    0.00    0.01      224        1        0     68
  20    0     0.00   0.46   0.00    0.60    2852       25 K    0.89    0.24    0.00    0.01      336        0        0     70
  21    1     0.00   0.30   0.00    0.60    2740       24 K    0.89    0.16    0.00    0.01      168        0        0     68
  22    0     0.00   0.48   0.00    0.60    4585       26 K    0.83    0.23    0.00    0.01       56        0        0     71
  23    1     0.00   0.30   0.00    0.60    3932       27 K    0.86    0.16    0.00    0.01      168        0        0     69
  24    0     0.00   0.47   0.00    0.60    3558       24 K    0.85    0.24    0.00    0.01      336        0        0     71
  25    1     0.00   0.31   0.00    0.60    3244       28 K    0.88    0.17    0.00    0.01      616        0        0     68
  26    0     0.00   0.30   0.00    0.60    4442       21 K    0.79    0.13    0.00    0.01     5992        0        0     70
  27    1     0.00   0.51   0.00    0.68      16 K     44 K    0.63    0.20    0.00    0.01     5992        1        1     67
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.37   0.00    0.60     131 K    521 K    0.75    0.21    0.00    0.01    26544        3        7     62
 SKT    1     0.00   0.32   0.00    0.61      73 K    397 K    0.82    0.16    0.00    0.01    11536        2        0     60
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.00   0.35   0.00    0.60     204 K    919 K    0.78    0.19    0.00    0.01     N/A     N/A     N/A      N/A

 Instructions retired:   74 M ; Active cycles:  210 M ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 0.12 %

 C1 core residency: 1.70 %; C3 core residency: 0.03 %; C6 core residency: 98.14 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.35 => corresponds to 8.81 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.00 => corresponds to 0.01 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     5226 K   5189 K   |    0%     0%   
 SKT    1     6491 K   6426 K   |    0%     0%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   23 M
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.05     0.04     204.46      29.24         119.04
 SKT   1     0.05     0.04     196.59      29.54         130.48
---------------------------------------------------------------------------------------------------------------
       *     0.10     0.09     401.05      58.79         122.69
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/prep.sh/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 506c
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):     4.37 --||-- Mem Ch  0: Reads (MB/s):     4.31 --|
|--            Writes(MB/s):     4.18 --||--            Writes(MB/s):     4.13 --|
|-- Mem Ch  1: Reads (MB/s):     0.39 --||-- Mem Ch  1: Reads (MB/s):     0.33 --|
|--            Writes(MB/s):     0.21 --||--            Writes(MB/s):     0.15 --|
|-- Mem Ch  2: Reads (MB/s):     4.33 --||-- Mem Ch  2: Reads (MB/s):     4.29 --|
|--            Writes(MB/s):     4.18 --||--            Writes(MB/s):     4.12 --|
|-- Mem Ch  3: Reads (MB/s):     0.39 --||-- Mem Ch  3: Reads (MB/s):     0.32 --|
|--            Writes(MB/s):     0.21 --||--            Writes(MB/s):     0.14 --|
|-- NODE 0 Mem Read (MB/s) :     9.48 --||-- NODE 1 Mem Read (MB/s) :     9.25 --|
|-- NODE 0 Mem Write(MB/s) :     8.78 --||-- NODE 1 Mem Write(MB/s) :     8.53 --|
|-- NODE 0 P. Write (T/s):     124322 --||-- NODE 1 P. Write (T/s):     124322 --|
|-- NODE 0 Memory (MB/s):       18.26 --||-- NODE 1 Memory (MB/s):       17.78 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):         18.72                --|
            |--                System Write Throughput(MB/s):         17.31                --|
            |--               System Memory Throughput(MB/s):         36.04                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5141
Program exited with status 0
Cleaning up
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8316           0     926 K   236 K    516       0     216  
 1     984          12     785 K   135 K    252       0       0  
-----------------------------------------------------------------------
 *    9300          12    1711 K   372 K    768       0     216  

 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
Trying to use Linux perf events...

 This utility measures Latency information

Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.59        Core1: 27.09        
Core2: 29.35        Core3: 37.88        
Core4: 26.22        Core5: 27.65        
Core6: 29.60        Core7: 27.32        
Core8: 26.32        Core9: 28.17        
Core10: 26.98        Core11: 27.80        
Core12: 27.86        Core13: 25.88        
Core14: 26.35        Core15: 27.84        
Core16: 27.62        Core17: 28.08        
Core18: 29.16        Core19: 28.86        
Core20: 28.89        Core21: 27.90        
Core22: 30.77        Core23: 29.40        
Core24: 30.09        Core25: 26.19        
Core26: 28.64        Core27: 24.92        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.84
Socket1: 28.00
DDR read Latency(ns)
Socket0: 3349902.52
Socket1: 6832614.51


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.40        Core1: 27.79        
Core2: 28.93        Core3: 28.75        
Core4: 26.82        Core5: 32.32        
Core6: 30.22        Core7: 30.51        
Core8: 28.72        Core9: 27.76        
Core10: 28.39        Core11: 28.42        
Core12: 29.09        Core13: 29.30        
Core14: 27.51        Core15: 28.67        
Core16: 28.88        Core17: 28.30        
Core18: 30.21        Core19: 27.85        
Core20: 30.89        Core21: 29.89        
Core22: 30.80        Core23: 29.19        
Core24: 29.89        Core25: 28.54        
Core26: 27.51        Core27: 29.75        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.42
Socket1: 29.02
DDR read Latency(ns)
Socket0: 4479933.66
Socket1: 8741604.54
irq_total: 65.8539323084231
cpu_total: 0.09
cpu_0: 0.33
cpu_1: 0.07
cpu_2: 0.20
cpu_3: 0.07
cpu_4: 0.07
cpu_5: 0.07
cpu_6: 0.07
cpu_7: 0.07
cpu_8: 0.07
cpu_9: 0.07
cpu_10: 0.07
cpu_11: 0.07
cpu_12: 0.07
cpu_13: 0.07
cpu_14: 0.07
cpu_15: 0.07
cpu_16: 0.07
cpu_17: 0.07
cpu_18: 0.00
cpu_19: 0.07
cpu_20: 0.07
cpu_21: 0.07
cpu_22: 0.07
cpu_23: 0.07
cpu_24: 0.07
cpu_25: 0.07
cpu_26: 0.13
cpu_27: 0.27
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 0
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 0
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 0
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 0
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 0
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 0
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 0
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 0


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 17.27        Core1: 27.13        
Core2: 11.72        Core3: 26.92        
Core4: 18.15        Core5: 21.98        
Core6: 19.93        Core7: 29.28        
Core8: 28.36        Core9: 28.72        
Core10: 26.19        Core11: 28.43        
Core12: 31.07        Core13: 29.08        
Core14: 27.26        Core15: 28.97        
Core16: 27.27        Core17: 27.18        
Core18: 30.71        Core19: 28.59        
Core20: 33.06        Core21: 28.43        
Core22: 30.28        Core23: 30.04        
Core24: 31.91        Core25: 29.48        
Core26: 27.56        Core27: 27.90        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.71
Socket1: 27.18
DDR read Latency(ns)
Socket0: 3181086.94
Socket1: 6451600.13


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.00        Core1: 27.97        
Core2: 27.38        Core3: 30.88        
Core4: 20.66        Core5: 30.40        
Core6: 29.88        Core7: 32.77        
Core8: 19.22        Core9: 28.61        
Core10: 19.61        Core11: 29.32        
Core12: 20.26        Core13: 28.71        
Core14: 27.50        Core15: 28.44        
Core16: 28.27        Core17: 28.23        
Core18: 19.06        Core19: 28.36        
Core20: 31.25        Core21: 29.08        
Core22: 28.74        Core23: 27.62        
Core24: 32.32        Core25: 30.03        
Core26: 28.42        Core27: 28.23        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.58
Socket1: 29.09
DDR read Latency(ns)
Socket0: 3880920.68
Socket1: 6854298.75


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.97        Core1: 27.29        
Core2: 26.45        Core3: 27.93        
Core4: 28.38        Core5: 31.13        
Core6: 29.27        Core7: 31.25        
Core8: 28.79        Core9: 28.49        
Core10: 28.25        Core11: 30.59        
Core12: 29.62        Core13: 29.51        
Core14: 26.17        Core15: 28.78        
Core16: 26.73        Core17: 27.20        
Core18: 28.26        Core19: 28.51        
Core20: 29.06        Core21: 28.75        
Core22: 28.72        Core23: 28.86        
Core24: 29.75        Core25: 29.50        
Core26: 31.23        Core27: 26.59        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.07
Socket1: 28.72
DDR read Latency(ns)
Socket0: 4451790.55
Socket1: 8881491.80


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.54        Core1: 25.94        
Core2: 29.99        Core3: 28.06        
Core4: 27.69        Core5: 28.91        
Core6: 29.42        Core7: 28.62        
Core8: 27.80        Core9: 28.68        
Core10: 27.67        Core11: 29.84        
Core12: 28.70        Core13: 28.62        
Core14: 27.15        Core15: 28.87        
Core16: 26.88        Core17: 27.74        
Core18: 28.00        Core19: 28.26        
Core20: 30.21        Core21: 27.34        
Core22: 30.59        Core23: 28.00        
Core24: 31.58        Core25: 28.80        
Core26: 29.29        Core27: 27.28        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.30
Socket1: 28.12
DDR read Latency(ns)
Socket0: 4645685.12
Socket1: 7594240.22
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0

PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 21221
Program exited with status 0
----------------------------------------------------------------------------------------------
Cleaning upTime elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14410513162; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14410514906; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205338929; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205338929; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7205338484; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7205338484; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205338002; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205338002; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7205336901; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7205336901; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004449823; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4017919; Consumed Joules: 245.23; Watts: 40.85; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 2281101; Consumed DRAM Joules: 34.90; DRAM Watts: 5.81
S1P0; QPIClocks: 14410539582; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14410541582; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205351161; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205351161; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7205351292; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7205351292; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205351376; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205351376; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7205351440; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7205351440; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004488875; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 3853266; Consumed Joules: 235.18; Watts: 39.17; Thermal headroom below TjMax: 60
S1; Consumed DRAM energy units: 2315682; Consumed DRAM Joules: 35.43; DRAM Watts: 5.90
----------------------------------------------------------------------------------------------

 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 53b6
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.32   0.00    0.60      22 K    140 K    0.84    0.19    0.00    0.01    10136        1        0     70
   1    1     0.00   0.31   0.00    0.60    5637       27 K    0.80    0.15    0.00    0.01      616        0        0     68
   2    0     0.00   0.27   0.00    0.60    2142       22 K    0.91    0.15    0.00    0.01     1792        0        0     69
   3    1     0.00   0.53   0.00    0.60      14 K     37 K    0.62    0.22    0.00    0.01     1568        0        1     68
   4    0     0.00   0.32   0.00    0.60    4320       26 K    0.84    0.14    0.00    0.01      840        0        0     70
   5    1     0.00   0.29   0.00    0.61    4550       25 K    0.82    0.14    0.00    0.01      336        0        0     68
   6    0     0.00   0.31   0.00    0.60      49 K     71 K    0.31    0.25    0.02    0.04     3696        1        3     70
   7    1     0.00   0.28   0.00    0.60    6241       25 K    0.76    0.14    0.00    0.02      280        0        0     67
   8    0     0.00   0.32   0.00    0.60    4511       29 K    0.85    0.16    0.00    0.01      392        0        0     69
   9    1     0.00   0.28   0.00    0.60    4907       22 K    0.78    0.12    0.00    0.02      560        0        0     67
  10    0     0.00   0.28   0.00    0.60    1682       19 K    0.91    0.17    0.00    0.01     1288        0        0     68
  11    1     0.00   0.30   0.00    0.60    5883       24 K    0.76    0.13    0.00    0.01      112        0        0     66
  12    0     0.00   0.28   0.00    0.60    2797       16 K    0.83    0.15    0.00    0.01      504        0        0     70
  13    1     0.00   0.28   0.00    0.60    3254       18 K    0.83    0.14    0.00    0.02      112        0        0     67
  14    0     0.00   0.29   0.00    0.60    2959       22 K    0.87    0.16    0.00    0.01      168        0        0     70
  15    1     0.00   0.33   0.00    0.60    2549       17 K    0.85    0.17    0.00    0.01      112        0        0     66
  16    0     0.00   0.28   0.00    0.60    3261       20 K    0.84    0.17    0.00    0.01      112        0        0     70
  17    1     0.00   0.31   0.00    0.60    3311       21 K    0.85    0.16    0.00    0.01      112        0        0     67
  18    0     0.00   0.28   0.00    0.60    3160       20 K    0.85    0.15    0.00    0.01      112        0        0     71
  19    1     0.00   0.26   0.00    0.60    3859       21 K    0.82    0.15    0.00    0.01      224        0        0     68
  20    0     0.00   0.33   0.00    0.60    2466       22 K    0.89    0.18    0.00    0.01      112        0        0     70
  21    1     0.00   0.27   0.00    0.60    3396       22 K    0.85    0.16    0.00    0.01      280        0        0     69
  22    0     0.00   0.59   0.00    0.60      23 K     45 K    0.48    0.16    0.01    0.01      840        0        1     70
  23    1     0.00   0.28   0.00    0.60    3806       20 K    0.82    0.15    0.00    0.01      168        0        0     69
  24    0     0.00   0.32   0.00    0.60    3690       25 K    0.85    0.17    0.00    0.01     3416        0        0     71
  25    1     0.00   0.28   0.00    0.60    2232       21 K    0.90    0.15    0.00    0.01      224        0        0     68
  26    0     0.00   0.34   0.00    0.60    4853       23 K    0.80    0.19    0.00    0.01     3696        1        0     70
  27    1     0.00   0.38   0.00    0.65    6956       28 K    0.76    0.15    0.00    0.01     7392        0        1     67
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.33   0.00    0.60     131 K    507 K    0.74    0.18    0.00    0.01    27104        3        4     62
 SKT    1     0.00   0.32   0.00    0.60      70 K    334 K    0.79    0.16    0.00    0.01    12096        0        2     59
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.00   0.32   0.00    0.60     201 K    842 K    0.76    0.17    0.00    0.01     N/A     N/A     N/A      N/A

 Instructions retired:   62 M ; Active cycles:  193 M ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 0.11 %

 C1 core residency: 3.56 %; C3 core residency: 0.03 %; C6 core residency: 96.30 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.32 => corresponds to 8.08 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.00 => corresponds to 0.01 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     5078 K   4772 K   |    0%     0%   
 SKT    1     6075 K   6258 K   |    0%     0%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   22 M
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.05     0.04     203.81      29.17         115.71
 SKT   1     0.05     0.04     198.98      29.73         127.97
---------------------------------------------------------------------------------------------------------------
       *     0.10     0.09     402.79      58.89         119.49
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/prep.sh/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5489
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):     4.57 --||-- Mem Ch  0: Reads (MB/s):     4.26 --|
|--            Writes(MB/s):     4.17 --||--            Writes(MB/s):     4.21 --|
|-- Mem Ch  1: Reads (MB/s):     0.58 --||-- Mem Ch  1: Reads (MB/s):     0.29 --|
|--            Writes(MB/s):     0.20 --||--            Writes(MB/s):     0.23 --|
|-- Mem Ch  2: Reads (MB/s):     4.51 --||-- Mem Ch  2: Reads (MB/s):     4.23 --|
|--            Writes(MB/s):     4.17 --||--            Writes(MB/s):     4.19 --|
|-- Mem Ch  3: Reads (MB/s):     0.57 --||-- Mem Ch  3: Reads (MB/s):     0.27 --|
|--            Writes(MB/s):     0.20 --||--            Writes(MB/s):     0.22 --|
|-- NODE 0 Mem Read (MB/s) :    10.22 --||-- NODE 1 Mem Read (MB/s) :     9.05 --|
|-- NODE 0 Mem Write(MB/s) :     8.74 --||-- NODE 1 Mem Write(MB/s) :     8.85 --|
|-- NODE 0 P. Write (T/s):     124322 --||-- NODE 1 P. Write (T/s):     124322 --|
|-- NODE 0 Memory (MB/s):       18.95 --||-- NODE 1 Memory (MB/s):       17.90 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):         19.27                --|
            |--                System Write Throughput(MB/s):         17.59                --|
            |--               System Memory Throughput(MB/s):         36.86                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5563
Program exited with status 0
Cleaning up
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8772          24     923 K   249 K    528       0     216  
 1     492          24     741 K   153 K      0       0       0  
-----------------------------------------------------------------------
 *    9264          48    1665 K   402 K    528       0     216  

 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.98        Core1: 27.26        
Core2: 25.70        Core3: 26.53        
Core4: 28.11        Core5: 26.97        
Core6: 26.54        Core7: 28.85        
Core8: 26.96        Core9: 27.17        
Core10: 26.47        Core11: 31.92        
Core12: 27.05        Core13: 29.34        
Core14: 27.97        Core15: 29.71        
Core16: 27.65        Core17: 27.74        
Core18: 28.45        Core19: 29.25        
Core20: 29.30        Core21: 28.56        
Core22: 27.76        Core23: 28.56        
Core24: 30.91        Core25: 28.27        
Core26: 28.57        Core27: 26.49        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.90
Socket1: 28.20
DDR read Latency(ns)
Socket0: 4078838.95
Socket1: 5590854.78


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.50        Core1: 26.83        
Core2: 25.71        Core3: 26.99        
Core4: 28.48        Core5: 25.82        
Core6: 26.15        Core7: 27.46        
Core8: 26.16        Core9: 26.94        
Core10: 25.75        Core11: 28.29        
Core12: 27.17        Core13: 31.02        
Core14: 27.49        Core15: 28.45        
Core16: 27.46        Core17: 27.98        
Core18: 28.12        Core19: 29.33        
Core20: 28.84        Core21: 29.93        
Core22: 30.51        Core23: 29.52        
Core24: 31.02        Core25: 31.30        
Core26: 26.79        Core27: 28.48        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.66
Socket1: 28.43
DDR read Latency(ns)
Socket0: 4770572.08
Socket1: 7609359.66
irq_total: 66.0552423074541
cpu_total: 0.09
cpu_0: 0.33
cpu_1: 0.07
cpu_2: 0.13
cpu_3: 0.07
cpu_4: 0.07
cpu_5: 0.07
cpu_6: 0.07
cpu_7: 0.07
cpu_8: 0.07
cpu_9: 0.07
cpu_10: 0.07
cpu_11: 0.07
cpu_12: 0.07
cpu_13: 0.00
cpu_14: 0.07
cpu_15: 0.07
cpu_16: 0.07
cpu_17: 0.07
cpu_18: 0.07
cpu_19: 0.07
cpu_20: 0.07
cpu_21: 0.00
cpu_22: 0.07
cpu_23: 0.07
cpu_24: 0.07
cpu_25: 0.07
cpu_26: 0.07
cpu_27: 0.27
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 0
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 0
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 0
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 0
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 0
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 0
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 0
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 0


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.94        Core1: 27.39        
Core2: 13.19        Core3: 26.53        
Core4: 27.11        Core5: 20.61        
Core6: 18.12        Core7: 20.45        
Core8: 26.65        Core9: 24.80        
Core10: 27.55        Core11: 20.34        
Core12: 27.00        Core13: 25.16        
Core14: 27.77        Core15: 30.63        
Core16: 25.67        Core17: 29.07        
Core18: 27.81        Core19: 30.33        
Core20: 30.92        Core21: 28.84        
Core22: 27.89        Core23: 28.55        
Core24: 28.84        Core25: 29.30        
Core26: 25.36        Core27: 28.11        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.10
Socket1: 24.66
DDR read Latency(ns)
Socket0: 2409692.61
Socket1: 5103958.31


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.46        Core1: 25.33        
Core2: 25.75        Core3: 26.18        
Core4: 26.80        Core5: 26.68        
Core6: 25.46        Core7: 28.96        
Core8: 23.94        Core9: 29.03        
Core10: 29.33        Core11: 28.73        
Core12: 28.81        Core13: 29.45        
Core14: 27.53        Core15: 29.86        
Core16: 26.74        Core17: 28.13        
Core18: 29.55        Core19: 29.89        
Core20: 30.68        Core21: 30.39        
Core22: 30.18        Core23: 29.51        
Core24: 30.43        Core25: 31.56        
Core26: 27.11        Core27: 28.41        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.75
Socket1: 28.74
DDR read Latency(ns)
Socket0: 5141867.48
Socket1: 7393820.28


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.34        Core1: 24.43        
Core2: 27.04        Core3: 27.74        
Core4: 26.37        Core5: 28.23        
Core6: 27.90        Core7: 27.78        
Core8: 25.43        Core9: 29.09        
Core10: 28.29        Core11: 27.62        
Core12: 28.07        Core13: 30.05        
Core14: 29.02        Core15: 28.36        
Core16: 28.32        Core17: 28.85        
Core18: 29.04        Core19: 28.92        
Core20: 30.27        Core21: 28.66        
Core22: 29.03        Core23: 29.51        
Core24: 30.01        Core25: 30.03        
Core26: 27.69        Core27: 28.50        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.05
Socket1: 28.37
DDR read Latency(ns)
Socket0: 4903522.66
Socket1: 7749048.37


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.60        Core1: 27.36        
Core2: 24.80        Core3: 26.64        
Core4: 26.01        Core5: 25.76        
Core6: 26.16        Core7: 26.71        
Core8: 26.28        Core9: 27.85        
Core10: 27.29        Core11: 27.70        
Core12: 28.50        Core13: 28.30        
Core14: 28.89        Core15: 28.05        
Core16: 26.64        Core17: 28.40        
Core18: 17.25        Core19: 28.44        
Core20: 21.04        Core21: 27.05        
Core22: 19.12        Core23: 28.31        
Core24: 20.16        Core25: 30.80        
Core26: 27.33        Core27: 28.02        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.48
Socket1: 27.81
DDR read Latency(ns)
Socket0: 4460764.75
Socket1: 7065455.43
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0

PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 22279
Program exited with status 0
----------------------------------------------------------------------------------------------
Cleaning upTime elapsed: 6003 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14409490938; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14409492954; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7204828381; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7204828381; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7204827909; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7204827909; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7204826906; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7204826906; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7204825773; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7204825773; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004053405; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4005533; Consumed Joules: 244.48; Watts: 40.73; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 2284827; Consumed DRAM Joules: 34.96; DRAM Watts: 5.82
S1P0; QPIClocks: 14409587946; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14409590022; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7204875328; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7204875328; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7204875407; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7204875407; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7204875478; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7204875478; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7204875571; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7204875571; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004100937; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 3856588; Consumed Joules: 235.39; Watts: 39.21; Thermal headroom below TjMax: 60
S1; Consumed DRAM energy units: 2310736; Consumed DRAM Joules: 35.35; DRAM Watts: 5.89
----------------------------------------------------------------------------------------------

 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 57e2
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.30   0.00    0.60      24 K    144 K    0.83    0.18    0.00    0.01     9016        0        0     71
   1    1     0.00   0.28   0.00    0.60    3024       25 K    0.88    0.14    0.00    0.02     1120        0        0     68
   2    0     0.00   0.31   0.00    0.60      18 K     45 K    0.60    0.20    0.01    0.02     5600        0        1     69
   3    1     0.00   0.29   0.00    0.60    5325       23 K    0.77    0.14    0.00    0.01     1848        0        0     68
   4    0     0.00   0.29   0.00    0.60    2392       19 K    0.88    0.15    0.00    0.01     1176        0        0     70
   5    1     0.00   0.29   0.00    0.60    5027       27 K    0.82    0.15    0.00    0.01      672        0        0     68
   6    0     0.00   0.34   0.00    0.60    3282       29 K    0.89    0.16    0.00    0.01      840        0        0     69
   7    1     0.00   0.32   0.00    0.60    5630       25 K    0.78    0.13    0.00    0.01      336        0        0     67
   8    0     0.00   0.27   0.00    0.60    3554       20 K    0.82    0.14    0.00    0.02      560        0        0     69
   9    1     0.00   0.52   0.00    0.60      15 K     41 K    0.64    0.19    0.00    0.01     1400        1        1     67
  10    0     0.00   0.28   0.00    0.60    3123       28 K    0.89    0.16    0.00    0.01      560        0        0     68
  11    1     0.00   0.31   0.00    0.60    5389       22 K    0.76    0.15    0.00    0.01     2296        0        0     66
  12    0     0.00   0.29   0.00    0.60    2772       22 K    0.88    0.16    0.00    0.01     1400        0        0     70
  13    1     0.00   0.31   0.00    0.60    4279       23 K    0.82    0.15    0.00    0.01      112        0        0     67
  14    0     0.00   0.30   0.00    0.60    3091       21 K    0.86    0.17    0.00    0.01       56        0        0     70
  15    1     0.00   0.30   0.00    0.60    3453       21 K    0.84    0.15    0.00    0.02      112        0        0     66
  16    0     0.00   0.30   0.00    0.60    3911       22 K    0.82    0.16    0.00    0.01      168        0        0     70
  17    1     0.00   0.28   0.00    0.60    3109       19 K    0.84    0.15    0.00    0.01      168        0        0     67
  18    0     0.00   0.29   0.00    0.60    2881       22 K    0.87    0.16    0.00    0.01      392        0        0     70
  19    1     0.00   0.28   0.00    0.60    2723       20 K    0.87    0.15    0.00    0.02       56        0        1     68
  20    0     0.00   0.29   0.00    0.60    2686       23 K    0.89    0.16    0.00    0.01      616        0        0     70
  21    1     0.00   0.28   0.00    0.60    3288       21 K    0.84    0.14    0.00    0.01      224        0        0     69
  22    0     0.00   0.30   0.00    0.60    3504       24 K    0.86    0.16    0.00    0.01      392        0        0     71
  23    1     0.00   0.27   0.00    0.60    4424       24 K    0.82    0.15    0.00    0.01      280        0        0     69
  24    0     0.00   0.31   0.00    0.60    3316       21 K    0.85    0.17    0.00    0.01      896        0        0     71
  25    1     0.00   0.30   0.00    0.60    3254       24 K    0.86    0.17    0.00    0.01      336        0        0     68
  26    0     0.00   0.31   0.00    0.60    5214       25 K    0.79    0.14    0.00    0.01     2688        0        0     70
  27    1     0.00   0.59   0.00    0.64      13 K     41 K    0.67    0.23    0.00    0.01     6160        1        0     68
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.30   0.00    0.60      82 K    471 K    0.83    0.17    0.00    0.01    24360        0        1     62
 SKT    1     0.00   0.34   0.00    0.60      77 K    362 K    0.79    0.16    0.00    0.01    15120        2        2     59
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.00   0.32   0.00    0.60     159 K    834 K    0.81    0.17    0.00    0.01     N/A     N/A     N/A      N/A

 Instructions retired:   64 M ; Active cycles:  201 M ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 0.12 %

 C1 core residency: 2.66 %; C3 core residency: 0.04 %; C6 core residency: 97.18 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.32 => corresponds to 7.99 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.00 => corresponds to 0.01 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     4468 K   4143 K   |    0%     0%   
 SKT    1     4004 K   4214 K   |    0%     0%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   16 M
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.05     0.04     203.75      29.16         125.10
 SKT   1     0.04     0.04     196.89      29.50         127.63
---------------------------------------------------------------------------------------------------------------
       *     0.09     0.08     400.64      58.67         126.25
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/prep.sh/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 58b5
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):     4.43 --||-- Mem Ch  0: Reads (MB/s):     4.30 --|
|--            Writes(MB/s):     4.12 --||--            Writes(MB/s):     4.11 --|
|-- Mem Ch  1: Reads (MB/s):     0.46 --||-- Mem Ch  1: Reads (MB/s):     0.33 --|
|--            Writes(MB/s):     0.15 --||--            Writes(MB/s):     0.14 --|
|-- Mem Ch  2: Reads (MB/s):     4.39 --||-- Mem Ch  2: Reads (MB/s):     4.27 --|
|--            Writes(MB/s):     4.11 --||--            Writes(MB/s):     4.10 --|
|-- Mem Ch  3: Reads (MB/s):     0.45 --||-- Mem Ch  3: Reads (MB/s):     0.34 --|
|--            Writes(MB/s):     0.14 --||--            Writes(MB/s):     0.13 --|
|-- NODE 0 Mem Read (MB/s) :     9.71 --||-- NODE 1 Mem Read (MB/s) :     9.24 --|
|-- NODE 0 Mem Write(MB/s) :     8.52 --||-- NODE 1 Mem Write(MB/s) :     8.48 --|
|-- NODE 0 P. Write (T/s):     124321 --||-- NODE 1 P. Write (T/s):     124322 --|
|-- NODE 0 Memory (MB/s):       18.23 --||-- NODE 1 Memory (MB/s):       17.72 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):         18.95                --|
            |--                System Write Throughput(MB/s):         16.99                --|
            |--               System Memory Throughput(MB/s):         35.95                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 598a
Program exited with status 0
Cleaning up
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    9084          12    1041 K   251 K    276       0     216  
 1     492          12     558 K   154 K    252       0       0  
-----------------------------------------------------------------------
 *    9576          24    1599 K   405 K    528       0     216  

 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.07        Core1: 29.41        
Core2: 28.35        Core3: 28.97        
Core4: 28.07        Core5: 29.31        
Core6: 25.93        Core7: 34.11        
Core8: 28.40        Core9: 29.44        
Core10: 27.82        Core11: 27.37        
Core12: 27.96        Core13: 31.42        
Core14: 30.55        Core15: 30.76        
Core16: 28.23        Core17: 29.50        
Core18: 28.52        Core19: 29.01        
Core20: 31.06        Core21: 30.82        
Core22: 30.74        Core23: 30.52        
Core24: 32.76        Core25: 30.27        
Core26: 30.38        Core27: 26.12        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.59
Socket1: 29.65
DDR read Latency(ns)
Socket0: 4134204.10
Socket1: 5292129.57


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.08        Core1: 26.54        
Core2: 26.34        Core3: 28.45        
Core4: 26.57        Core5: 26.97        
Core6: 27.37        Core7: 29.41        
Core8: 26.52        Core9: 29.01        
Core10: 27.09        Core11: 29.55        
Core12: 28.65        Core13: 29.51        
Core14: 28.38        Core15: 28.80        
Core16: 26.90        Core17: 30.25        
Core18: 26.70        Core19: 27.03        
Core20: 28.78        Core21: 29.36        
Core22: 29.72        Core23: 29.36        
Core24: 28.21        Core25: 28.77        
Core26: 27.13        Core27: 29.01        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.19
Socket1: 28.75
DDR read Latency(ns)
Socket0: 5160716.58
Socket1: 8344381.00
irq_total: 66.0545215500269
cpu_total: 0.09
cpu_0: 0.40
cpu_1: 0.07
cpu_2: 0.20
cpu_3: 0.00
cpu_4: 0.13
cpu_5: 0.00
cpu_6: 0.07
cpu_7: 0.07
cpu_8: 0.07
cpu_9: 0.07
cpu_10: 0.07
cpu_11: 0.00
cpu_12: 0.07
cpu_13: 0.07
cpu_14: 0.00
cpu_15: 0.07
cpu_16: 0.07
cpu_17: 0.00
cpu_18: 0.07
cpu_19: 0.00
cpu_20: 0.07
cpu_21: 0.07
cpu_22: 0.07
cpu_23: 0.07
cpu_24: 0.07
cpu_25: 0.07
cpu_26: 0.13
cpu_27: 0.33
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 0
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 0
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 0
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 0
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 0
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 0
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 0
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 0


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.08        Core1: 26.48        
Core2: 12.53        Core3: 29.13        
Core4: 18.95        Core5: 28.58        
Core6: 19.21        Core7: 28.76        
Core8: 19.51        Core9: 29.25        
Core10: 26.83        Core11: 29.35        
Core12: 27.93        Core13: 27.55        
Core14: 29.58        Core15: 29.21        
Core16: 25.41        Core17: 30.32        
Core18: 30.50        Core19: 28.36        
Core20: 30.99        Core21: 29.46        
Core22: 30.99        Core23: 32.08        
Core24: 30.09        Core25: 22.07        
Core26: 27.77        Core27: 29.81        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.37
Socket1: 27.78
DDR read Latency(ns)
Socket0: 3453815.10
Socket1: 5731977.56


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.55        Core1: 26.97        
Core2: 27.32        Core3: 27.56        
Core4: 26.84        Core5: 29.04        
Core6: 29.35        Core7: 29.80        
Core8: 27.23        Core9: 30.65        
Core10: 26.82        Core11: 29.23        
Core12: 29.33        Core13: 29.64        
Core14: 27.00        Core15: 31.12        
Core16: 27.46        Core17: 30.42        
Core18: 28.51        Core19: 30.52        
Core20: 29.86        Core21: 31.13        
Core22: 30.37        Core23: 29.83        
Core24: 29.70        Core25: 30.03        
Core26: 27.86        Core27: 29.38        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.89
Socket1: 29.67
DDR read Latency(ns)
Socket0: 5021538.40
Socket1: 7345601.27


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.26        Core1: 24.34        
Core2: 28.03        Core3: 25.47        
Core4: 26.38        Core5: 26.94        
Core6: 34.55        Core7: 29.87        
Core8: 28.15        Core9: 28.90        
Core10: 26.32        Core11: 29.27        
Core12: 28.21        Core13: 26.21        
Core14: 27.34        Core15: 28.31        
Core16: 31.04        Core17: 31.54        
Core18: 28.26        Core19: 29.57        
Core20: 30.71        Core21: 30.79        
Core22: 31.28        Core23: 27.35        
Core24: 31.70        Core25: 31.74        
Core26: 28.51        Core27: 29.86        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.22
Socket1: 28.53
DDR read Latency(ns)
Socket0: 5025028.01
Socket1: 8412621.12


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.44        Core1: 24.92        
Core2: 26.81        Core3: 24.05        
Core4: 27.17        Core5: 27.11        
Core6: 29.70        Core7: 29.46        
Core8: 28.05        Core9: 30.32        
Core10: 29.57        Core11: 29.97        
Core12: 27.54        Core13: 29.04        
Core14: 27.25        Core15: 28.24        
Core16: 27.99        Core17: 30.16        
Core18: 27.27        Core19: 28.71        
Core20: 30.07        Core21: 29.68        
Core22: 28.01        Core23: 29.37        
Core24: 30.10        Core25: 29.10        
Core26: 29.03        Core27: 28.71        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.95
Socket1: 28.47
DDR read Latency(ns)
Socket0: 5235357.28
Socket1: 6671406.84
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 
1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 23337
Program exited with status 0
----------------------------------------------------------------------------------------------
Cleaning upTime elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14409509130; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14409512222; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7204815151; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7204815151; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7204819868; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7204819868; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7204824419; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7204824419; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7204828774; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7204828774; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004040998; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4009713; Consumed Joules: 244.73; Watts: 40.76; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 2286696; Consumed DRAM Joules: 34.99; DRAM Watts: 5.83
S1P0; QPIClocks: 14409557126; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14409559206; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7204860520; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7204860520; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7204860531; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7204860531; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7204860544; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7204860544; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7204860530; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7204860530; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004088499; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 3855713; Consumed Joules: 235.33; Watts: 39.20; Thermal headroom below TjMax: 60
S1; Consumed DRAM energy units: 2313255; Consumed DRAM Joules: 35.39; DRAM Watts: 5.89
----------------------------------------------------------------------------------------------

 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5bff
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.31   0.00    0.60      18 K    129 K    0.85    0.18    0.00    0.01    10416        0        0     71
   1    1     0.00   0.31   0.00    0.60    8787       36 K    0.76    0.50    0.00    0.02     1120        1        0     68
   2    0     0.00   0.28   0.00    0.60    3639       27 K    0.87    0.15    0.00    0.01     2688        0        0     69
   3    1     0.00   0.30   0.00    0.60    5034       25 K    0.80    0.15    0.00    0.01      392        0        0     68
   4    0     0.00   0.31   0.00    0.60    3943       31 K    0.87    0.15    0.00    0.01      840        0        0     70
   5    1     0.00   0.29   0.00    0.60    4193       25 K    0.83    0.14    0.00    0.01     1176        0        1     69
   6    0     0.00   0.27   0.00    0.60    4873       23 K    0.79    0.13    0.00    0.01      952        0        0     69
   7    1     0.00   0.58   0.00    0.60    5219       29 K    0.82    0.23    0.00    0.01      784        0        0     67
   8    0     0.00   0.27   0.00    0.60    3493       23 K    0.85    0.14    0.00    0.02      280        0        0     69
   9    1     0.00   0.29   0.00    0.60    4885       24 K    0.80    0.14    0.00    0.01      560        0        0     67
  10    0     0.00   0.28   0.00    0.60    3015       27 K    0.89    0.16    0.00    0.01      560        0        0     68
  11    1     0.00   0.31   0.00    0.60    5477       24 K    0.77    0.17    0.00    0.01      448        0        0     66
  12    0     0.00   0.30   0.00    0.60    3447       19 K    0.82    0.15    0.00    0.01      728        0        0     70
  13    1     0.00   0.34   0.00    0.60    5289       26 K    0.80    0.21    0.00    0.01      112        0        0     67
  14    0     0.00   0.31   0.00    0.61    3744       22 K    0.83    0.18    0.00    0.01      840        0        0     70
  15    1     0.00   0.28   0.00    0.60    2725       20 K    0.87    0.16    0.00    0.01      280        0        0     67
  16    0     0.00   0.30   0.00    0.61    5261       24 K    0.78    0.15    0.00    0.01      448        0        0     70
  17    1     0.00   0.30   0.00    0.60    2820       20 K    0.87    0.18    0.00    0.01       56        0        0     67
  18    0     0.00   0.29   0.00    0.60    3186       19 K    0.84    0.15    0.00    0.01      112        0        0     70
  19    1     0.00   0.27   0.00    0.60    3233       21 K    0.85    0.18    0.00    0.01       56        0        0     68
  20    0     0.00   0.26   0.00    0.60    1556       13 K    0.89    0.14    0.00    0.01      168        0        0     70
  21    1     0.00   0.29   0.00    0.60    3412       24 K    0.86    0.17    0.00    0.01      224        0        0     68
  22    0     0.00   0.29   0.00    0.60    3245       22 K    0.85    0.14    0.00    0.01      336        0        0     71
  23    1     0.00   0.29   0.00    0.60    4179       25 K    0.83    0.16    0.00    0.01       56        0        0     69
  24    0     0.00   0.28   0.00    0.60    3950       22 K    0.82    0.14    0.00    0.02      504        0        0     71
  25    1     0.00   0.27   0.00    0.60    2368       21 K    0.89    0.16    0.00    0.01     2912        0        0     68
  26    0     0.00   0.36   0.00    0.60    3369       15 K    0.79    0.19    0.00    0.01     4480        0        0     70
  27    1     0.00   0.57   0.00    0.65      17 K     41 K    0.59    0.21    0.00    0.01     8960        2        0     67
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.30   0.00    0.60      65 K    421 K    0.84    0.16    0.00    0.01    23352        0        0     62
 SKT    1     0.00   0.34   0.00    0.60      74 K    367 K    0.80    0.23    0.00    0.01    17136        3        0     59
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.00   0.32   0.00    0.60     140 K    789 K    0.82    0.19    0.00    0.01     N/A     N/A     N/A      N/A

 Instructions retired:   63 M ; Active cycles:  200 M ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 0.12 %

 C1 core residency: 3.01 %; C3 core residency: 0.05 %; C6 core residency: 96.82 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.32 => corresponds to 7.98 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.00 => corresponds to 0.01 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     3924 K   3812 K   |    0%     0%   
 SKT    1     3500 K   3498 K   |    0%     0%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   14 M
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.05     0.04     203.67      29.14         127.31
 SKT   1     0.04     0.04     198.47      29.70         127.92
---------------------------------------------------------------------------------------------------------------
       *     0.09     0.08     402.14      58.83         127.77
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/prep.sh/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5cd7
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):     4.47 --||-- Mem Ch  0: Reads (MB/s):     4.21 --|
|--            Writes(MB/s):     4.11 --||--            Writes(MB/s):     4.11 --|
|-- Mem Ch  1: Reads (MB/s):     0.48 --||-- Mem Ch  1: Reads (MB/s):     0.27 --|
|--            Writes(MB/s):     0.14 --||--            Writes(MB/s):     0.15 --|
|-- Mem Ch  2: Reads (MB/s):     4.41 --||-- Mem Ch  2: Reads (MB/s):     4.20 --|
|--            Writes(MB/s):     4.10 --||--            Writes(MB/s):     4.11 --|
|-- Mem Ch  3: Reads (MB/s):     0.48 --||-- Mem Ch  3: Reads (MB/s):     0.23 --|
|--            Writes(MB/s):     0.13 --||--            Writes(MB/s):     0.13 --|
|-- NODE 0 Mem Read (MB/s) :     9.83 --||-- NODE 1 Mem Read (MB/s) :     8.91 --|
|-- NODE 0 Mem Write(MB/s) :     8.48 --||-- NODE 1 Mem Write(MB/s) :     8.50 --|
|-- NODE 0 P. Write (T/s):     124308 --||-- NODE 1 P. Write (T/s):     124309 --|
|-- NODE 0 Memory (MB/s):       18.32 --||-- NODE 1 Memory (MB/s):       17.41 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):         18.74                --|
            |--                System Write Throughput(MB/s):         16.98                --|
            |--               System Memory Throughput(MB/s):         35.72                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5db1
Program exited with status 0
Cleaning up
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8568          48    1033 K   185 K     12      12     180  
 1     492           0     568 K   161 K    504     372       0  
-----------------------------------------------------------------------
 *    9060          48    1602 K   346 K    516     384     180  

 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
Trying to use Linux perf events...

 This utility measures Latency information

Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.19        Core1: 25.68        
Core2: 26.11        Core3: 27.24        
Core4: 24.04        Core5: 32.56        
Core6: 26.31        Core7: 28.36        
Core8: 27.14        Core9: 27.33        
Core10: 27.10        Core11: 30.20        
Core12: 26.11        Core13: 29.40        
Core14: 29.16        Core15: 29.74        
Core16: 24.62        Core17: 29.25        
Core18: 28.49        Core19: 27.82        
Core20: 27.59        Core21: 29.24        
Core22: 29.14        Core23: 32.30        
Core24: 30.37        Core25: 30.33        
Core26: 27.37        Core27: 25.78        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.30
Socket1: 28.71
DDR read Latency(ns)
Socket0: 3477066.76
Socket1: 7692150.25


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.95        Core1: 25.61        
Core2: 27.40        Core3: 28.93        
Core4: 29.33        Core5: 30.77        
Core6: 27.99        Core7: 31.97        
Core8: 26.90        Core9: 26.71        
Core10: 27.30        Core11: 29.76        
Core12: 27.66        Core13: 29.44        
Core14: 27.35        Core15: 29.54        
Core16: 26.76        Core17: 30.49        
Core18: 28.20        Core19: 29.58        
Core20: 28.49        Core21: 30.98        
Core22: 27.69        Core23: 31.75        
Core24: 29.03        Core25: 31.39        
Core26: 27.15        Core27: 28.40        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.64
Socket1: 29.62
DDR read Latency(ns)
Socket0: 4278581.56
Socket1: 9185649.62
irq_total: 66.2548270396118
cpu_total: 0.09
cpu_0: 0.40
cpu_1: 0.07
cpu_2: 0.20
cpu_3: 0.07
cpu_4: 0.07
cpu_5: 0.07
cpu_6: 0.00
cpu_7: 0.07
cpu_8: 0.07
cpu_9: 0.07
cpu_10: 0.13
cpu_11: 0.07
cpu_12: 0.00
cpu_13: 0.07
cpu_14: 0.07
cpu_15: 0.07
cpu_16: 0.07
cpu_17: 0.00
cpu_18: 0.07
cpu_19: 0.07
cpu_20: 0.07
cpu_21: 0.00
cpu_22: 0.07
cpu_23: 0.07
cpu_24: 0.07
cpu_25: 0.07
cpu_26: 0.13
cpu_27: 0.33
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 0
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 0
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 0
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 0
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 0
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 0
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 0
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 0


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.66        Core1: 28.03        
Core2: 13.40        Core3: 29.33        
Core4: 18.54        Core5: 22.11        
Core6: 27.72        Core7: 30.25        
Core8: 27.75        Core9: 20.57        
Core10: 26.11        Core11: 26.99        
Core12: 28.95        Core13: 29.38        
Core14: 28.52        Core15: 31.26        
Core16: 27.11        Core17: 30.26        
Core18: 28.23        Core19: 29.54        
Core20: 28.59        Core21: 28.94        
Core22: 25.67        Core23: 30.57        
Core24: 27.63        Core25: 28.70        
Core26: 25.09        Core27: 29.12        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.79
Socket1: 26.47
DDR read Latency(ns)
Socket0: 2403281.43
Socket1: 5835829.09


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.70        Core1: 28.33        
Core2: 27.64        Core3: 29.72        
Core4: 30.76        Core5: 30.50        
Core6: 27.81        Core7: 30.85        
Core8: 27.80        Core9: 26.99        
Core10: 27.86        Core11: 30.10        
Core12: 28.66        Core13: 32.12        
Core14: 24.27        Core15: 31.20        
Core16: 19.06        Core17: 32.23        
Core18: 17.20        Core19: 31.13        
Core20: 20.01        Core21: 30.33        
Core22: 19.20        Core23: 31.93        
Core24: 27.30        Core25: 31.64        
Core26: 26.28        Core27: 29.43        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.50
Socket1: 30.25
DDR read Latency(ns)
Socket0: 3918058.44
Socket1: 7823561.02


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.73        Core1: 28.59        
Core2: 27.56        Core3: 29.59        
Core4: 27.34        Core5: 29.45        
Core6: 26.77        Core7: 30.32        
Core8: 27.13        Core9: 25.99        
Core10: 27.63        Core11: 30.14        
Core12: 29.57        Core13: 29.74        
Core14: 25.98        Core15: 30.08        
Core16: 26.50        Core17: 30.05        
Core18: 28.11        Core19: 29.87        
Core20: 29.56        Core21: 31.17        
Core22: 30.65        Core23: 31.28        
Core24: 28.98        Core25: 29.92        
Core26: 28.23        Core27: 28.20        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.65
Socket1: 29.50
DDR read Latency(ns)
Socket0: 4590662.28
Socket1: 8607559.40


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.52        Core1: 23.54        
Core2: 27.23        Core3: 27.90        
Core4: 27.76        Core5: 27.94        
Core6: 26.96        Core7: 29.92        
Core8: 29.04        Core9: 26.50        
Core10: 27.64        Core11: 28.04        
Core12: 28.39        Core13: 28.36        
Core14: 29.07        Core15: 27.80        
Core16: 27.45        Core17: 29.45        
Core18: 27.96        Core19: 28.64        
Core20: 30.05        Core21: 29.21        
Core22: 29.26        Core23: 31.30        
Core24: 29.18        Core25: 28.37        
Core26: 28.10        Core27: 27.49        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.91
Socket1: 28.11
DDR read Latency(ns)
Socket0: 4303875.02
Socket1: 7867841.28
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0

PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 24405
Program exited with status 0
----------------------------------------------------------------------------------------------
Cleaning upTime elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14410140538; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14410142238; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205152388; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205152388; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7205151857; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7205151857; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205151053; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205151053; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7205150168; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7205150168; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004318846; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4000838; Consumed Joules: 244.19; Watts: 40.67; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 2283801; Consumed DRAM Joules: 34.94; DRAM Watts: 5.82
S1P0; QPIClocks: 14410224482; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14410226350; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205192702; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205192702; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7205192810; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7205192810; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205192899; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205192899; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7205192992; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7205192992; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004365054; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 3863452; Consumed Joules: 235.81; Watts: 39.27; Thermal headroom below TjMax: 59
S1; Consumed DRAM energy units: 2315157; Consumed DRAM Joules: 35.42; DRAM Watts: 5.90
----------------------------------------------------------------------------------------------

 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6026
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.31   0.00    0.60      21 K    139 K    0.84    0.18    0.00    0.01    11256        0        1     70
   1    1     0.00   0.53   0.00    0.60      17 K     41 K    0.59    0.20    0.00    0.01     2296        2        0     68
   2    0     0.00   0.27   0.00    0.60    4263       27 K    0.84    0.14    0.00    0.01     1288        0        0     69
   3    1     0.00   0.31   0.00    0.60    5115       24 K    0.79    0.19    0.00    0.01      280        0        0     68
   4    0     0.00   0.61   0.00    0.60      38 K     63 K    0.40    0.20    0.01    0.01     4032        1        1     70
   5    1     0.00   0.34   0.00    0.60    3272       23 K    0.86    0.19    0.00    0.01      112        0        0     69
   6    0     0.00   0.34   0.00    0.60    3230       33 K    0.90    0.15    0.00    0.01      112        0        0     70
   7    1     0.00   0.35   0.00    0.60    2993       22 K    0.87    0.20    0.00    0.01      448        0        0     67
   8    0     0.00   0.27   0.00    0.60    2959       19 K    0.85    0.16    0.00    0.01      224        0        0     68
   9    1     0.00   0.29   0.00    0.60    4327       27 K    0.84    0.15    0.00    0.01      560        0        0     67
  10    0     0.00   0.30   0.00    0.60    2973       29 K    0.90    0.17    0.00    0.01      168        0        0     68
  11    1     0.00   0.30   0.00    0.60    6138       26 K    0.77    0.17    0.00    0.01        0        0        0     66
  12    0     0.00   0.30   0.00    0.60    2812       22 K    0.87    0.16    0.00    0.01      112        0        0     69
  13    1     0.00   0.33   0.00    0.60    4369       24 K    0.82    0.18    0.00    0.01     1288        0        0     67
  14    0     0.00   0.30   0.00    0.60    2753       21 K    0.87    0.16    0.00    0.01       56        0        0     70
  15    1     0.00   0.32   0.00    0.60    3372       19 K    0.83    0.16    0.00    0.01      224        0        0     66
  16    0     0.00   0.32   0.00    0.60    4697       22 K    0.80    0.17    0.00    0.01     3248        0        0     70
  17    1     0.00   0.30   0.00    0.60    3155       17 K    0.82    0.17    0.00    0.01      224        0        0     68
  18    0     0.00   0.27   0.00    0.60    2305       18 K    0.88    0.14    0.00    0.01      392        0        0     70
  19    1     0.00   0.29   0.00    0.60    5039       22 K    0.77    0.14    0.00    0.02      112        0        0     68
  20    0     0.00   0.29   0.00    0.60    3675       20 K    0.82    0.13    0.00    0.01       56        0        0     70
  21    1     0.00   0.30   0.00    0.60    2438       20 K    0.88    0.15    0.00    0.01      280        0        0     68
  22    0     0.00   0.29   0.00    0.60    3022       20 K    0.85    0.15    0.00    0.01      224        0        0     71
  23    1     0.00   0.29   0.00    0.60    6374       26 K    0.76    0.13    0.00    0.02      224        0        0     69
  24    0     0.00   0.28   0.00    0.60    4899       22 K    0.78    0.13    0.00    0.02      112        0        0     71
  25    1     0.00   0.31   0.00    0.60    2792       21 K    0.87    0.16    0.00    0.01     1624        0        0     68
  26    0     0.00   0.29   0.00    0.60    4004       21 K    0.81    0.14    0.00    0.01     6328        0        0     70
  27    1     0.00   0.31   0.00    0.61    7047       27 K    0.74    0.15    0.00    0.01     8288        0        0     68
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.32   0.00    0.60     101 K    484 K    0.79    0.17    0.00    0.01    27608        1        2     62
 SKT    1     0.00   0.33   0.00    0.60      73 K    345 K    0.79    0.17    0.00    0.01    15960        2        0     59
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.00   0.33   0.00    0.60     175 K    830 K    0.79    0.17    0.00    0.01     N/A     N/A     N/A      N/A

 Instructions retired:   63 M ; Active cycles:  194 M ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 0.12 %

 C1 core residency: 3.67 %; C3 core residency: 0.03 %; C6 core residency: 96.19 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.33 => corresponds to 8.18 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.00 => corresponds to 0.01 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     4462 K   4172 K   |    0%     0%   
 SKT    1     4776 K   4937 K   |    0%     0%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   18 M
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.05     0.04     204.69      29.30         120.17
 SKT   1     0.05     0.04     198.24      29.57         127.18
---------------------------------------------------------------------------------------------------------------
       *     0.09     0.08     402.93      58.87         122.85
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/prep.sh/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 60f9
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):     4.41 --||-- Mem Ch  0: Reads (MB/s):     4.34 --|
|--            Writes(MB/s):     4.08 --||--            Writes(MB/s):     4.14 --|
|-- Mem Ch  1: Reads (MB/s):     0.45 --||-- Mem Ch  1: Reads (MB/s):     0.36 --|
|--            Writes(MB/s):     0.11 --||--            Writes(MB/s):     0.17 --|
|-- Mem Ch  2: Reads (MB/s):     4.37 --||-- Mem Ch  2: Reads (MB/s):     4.31 --|
|--            Writes(MB/s):     4.08 --||--            Writes(MB/s):     4.13 --|
|-- Mem Ch  3: Reads (MB/s):     0.43 --||-- Mem Ch  3: Reads (MB/s):     0.35 --|
|--            Writes(MB/s):     0.11 --||--            Writes(MB/s):     0.15 --|
|-- NODE 0 Mem Read (MB/s) :     9.66 --||-- NODE 1 Mem Read (MB/s) :     9.37 --|
|-- NODE 0 Mem Write(MB/s) :     8.38 --||-- NODE 1 Mem Write(MB/s) :     8.59 --|
|-- NODE 0 P. Write (T/s):     124332 --||-- NODE 1 P. Write (T/s):     124332 --|
|-- NODE 0 Memory (MB/s):       18.04 --||-- NODE 1 Memory (MB/s):       17.95 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):         19.03                --|
            |--                System Write Throughput(MB/s):         16.96                --|
            |--               System Memory Throughput(MB/s):         35.99                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 61ce
Program exited with status 0
Cleaning up
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8076          60    1024 K   356 K    300       0     108  
 1     492          12     745 K   145 K    252      12       0  
-----------------------------------------------------------------------
 *    8568          72    1769 K   501 K    552      12     108  

 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
Trying to use Linux perf events...

 This utility measures Latency information

Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.49        Core1: 28.44        
Core2: 27.45        Core3: 29.53        
Core4: 28.15        Core5: 28.85        
Core6: 25.03        Core7: 29.16        
Core8: 29.17        Core9: 28.53        
Core10: 29.49        Core11: 28.85        
Core12: 29.02        Core13: 29.29        
Core14: 28.73        Core15: 28.88        
Core16: 28.41        Core17: 28.31        
Core18: 28.32        Core19: 28.44        
Core20: 29.77        Core21: 28.61        
Core22: 29.95        Core23: 29.75        
Core24: 31.23        Core25: 31.05        
Core26: 32.65        Core27: 24.84        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.82
Socket1: 28.49
DDR read Latency(ns)
Socket0: 3445237.43
Socket1: 6728299.13


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.98        Core1: 27.42        
Core2: 29.99        Core3: 29.47        
Core4: 28.21        Core5: 30.10        
Core6: 27.62        Core7: 29.59        
Core8: 29.69        Core9: 27.38        
Core10: 27.43        Core11: 28.72        
Core12: 28.67        Core13: 27.97        
Core14: 28.20        Core15: 28.00        
Core16: 27.34        Core17: 28.86        
Core18: 25.87        Core19: 27.92        
Core20: 29.82        Core21: 28.76        
Core22: 28.48        Core23: 28.07        
Core24: 31.77        Core25: 27.84        
Core26: 29.05        Core27: 27.99        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.12
Socket1: 28.40
DDR read Latency(ns)
Socket0: 4351512.42
Socket1: 8482062.64
irq_total: 65.8567836534833
cpu_total: 0.09
cpu_0: 0.33
cpu_1: 0.07
cpu_2: 0.20
cpu_3: 0.00
cpu_4: 0.07
cpu_5: 0.07
cpu_6: 0.07
cpu_7: 0.00
cpu_8: 0.13
cpu_9: 0.07
cpu_10: 0.07
cpu_11: 0.00
cpu_12: 0.07
cpu_13: 0.07
cpu_14: 0.07
cpu_15: 0.07
cpu_16: 0.07
cpu_17: 0.07
cpu_18: 0.07
cpu_19: 0.00
cpu_20: 0.07
cpu_21: 0.07
cpu_22: 0.07
cpu_23: 0.00
cpu_24: 0.07
cpu_25: 0.00
cpu_26: 0.13
cpu_27: 0.33
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 0
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 0
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 0
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 0
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 0
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 0
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 0
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 0


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.53        Core1: 29.92        
Core2: 15.14        Core3: 29.02        
Core4: 26.83        Core5: 21.05        
Core6: 28.87        Core7: 27.36        
Core8: 29.30        Core9: 20.87        
Core10: 27.53        Core11: 26.05        
Core12: 29.64        Core13: 20.08        
Core14: 28.46        Core15: 25.35        
Core16: 30.26        Core17: 28.03        
Core18: 28.63        Core19: 27.71        
Core20: 28.24        Core21: 27.19        
Core22: 30.69        Core23: 20.96        
Core24: 30.16        Core25: 27.86        
Core26: 28.28        Core27: 26.85        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.97
Socket1: 23.98
DDR read Latency(ns)
Socket0: 3084345.59
Socket1: 2397318.58


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.07        Core1: 27.23        
Core2: 27.47        Core3: 29.53        
Core4: 28.04        Core5: 28.72        
Core6: 31.08        Core7: 29.96        
Core8: 28.69        Core9: 29.54        
Core10: 28.44        Core11: 30.24        
Core12: 28.16        Core13: 29.71        
Core14: 27.15        Core15: 30.31        
Core16: 28.75        Core17: 29.03        
Core18: 28.74        Core19: 28.54        
Core20: 30.23        Core21: 27.62        
Core22: 30.11        Core23: 29.38        
Core24: 29.36        Core25: 29.93        
Core26: 29.81        Core27: 26.84        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.21
Socket1: 28.97
DDR read Latency(ns)
Socket0: 4196423.13
Socket1: 8975128.46


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.43        Core1: 28.91        
Core2: 32.55        Core3: 29.99        
Core4: 29.21        Core5: 31.19        
Core6: 30.61        Core7: 31.33        
Core8: 31.17        Core9: 28.94        
Core10: 29.40        Core11: 30.47        
Core12: 31.49        Core13: 30.72        
Core14: 29.62        Core15: 29.23        
Core16: 30.22        Core17: 31.17        
Core18: 29.56        Core19: 29.17        
Core20: 30.70        Core21: 30.74        
Core22: 30.35        Core23: 29.20        
Core24: 30.39        Core25: 28.04        
Core26: 28.58        Core27: 28.63        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.33
Socket1: 29.72
DDR read Latency(ns)
Socket0: 4324623.21
Socket1: 8001297.49


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.53        Core1: 26.93        
Core2: 27.52        Core3: 28.92        
Core4: 26.64        Core5: 29.84        
Core6: 30.65        Core7: 29.97        
Core8: 29.25        Core9: 27.49        
Core10: 27.46        Core11: 27.65        
Core12: 29.35        Core13: 27.48        
Core14: 28.61        Core15: 29.10        
Core16: 28.05        Core17: 28.98        
Core18: 28.46        Core19: 28.26        
Core20: 27.83        Core21: 28.35        
Core22: 30.39        Core23: 28.81        
Core24: 26.78        Core25: 28.69        
Core26: 28.88        Core27: 26.04        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.30
Socket1: 28.26
DDR read Latency(ns)
Socket0: 4194249.49
Socket1: 8089976.90
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200
 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 25458
Program exited with status 0
----------------------------------------------------------------------------------------------
Cleaning upTime elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14409720030; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14409721866; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7204938296; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7204938296; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7204938871; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7204938871; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7204938739; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7204938739; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7204938586; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7204938586; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004145208; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 3999156; Consumed Joules: 244.09; Watts: 40.65; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 2287009; Consumed DRAM Joules: 34.99; DRAM Watts: 5.83
S1P0; QPIClocks: 14409809254; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14409811138; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7204985245; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7204985245; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7204985261; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7204985261; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7204985318; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7204985318; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7204985332; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7204985332; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004195137; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 3879434; Consumed Joules: 236.78; Watts: 39.44; Thermal headroom below TjMax: 60
S1; Consumed DRAM energy units: 2312297; Consumed DRAM Joules: 35.38; DRAM Watts: 5.89
----------------------------------------------------------------------------------------------

 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6443
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.30   0.00    0.60      21 K    148 K    0.86    0.18    0.00    0.01    13776        1        0     70
   1    1     0.00   0.31   0.00    0.60    7058       30 K    0.77    0.11    0.00    0.02     1456        0        0     68
   2    0     0.00   0.31   0.00    0.60    4469       28 K    0.85    0.16    0.00    0.01     2464        0        0     69
   3    1     0.00   0.28   0.00    0.60    5919       24 K    0.76    0.14    0.00    0.01      168        0        0     68
   4    0     0.00   0.35   0.00    0.60    3984       30 K    0.87    0.16    0.00    0.01     1232        0        0     70
   5    1     0.00   0.29   0.00    0.60    4213       24 K    0.82    0.13    0.00    0.01      336        0        0     68
   6    0     0.00   0.27   0.00    0.60    2134       18 K    0.88    0.15    0.00    0.01      168        0        0     70
   7    1     0.00   0.31   0.00    0.60    3319       22 K    0.85    0.12    0.00    0.01      952        0        0     67
   8    0     0.00   0.59   0.00    0.60      23 K     39 K    0.41    0.18    0.01    0.01     3640        1        1     69
   9    1     0.00   0.26   0.00    0.60    5739       24 K    0.76    0.13    0.00    0.01      392        0        0     67
  10    0     0.00   0.58   0.00    0.60    5243       34 K    0.85    0.22    0.00    0.01      392        0        0     68
  11    1     0.00   0.28   0.00    0.60    4243       22 K    0.81    0.15    0.00    0.01      336        0        0     66
  12    0     0.00   0.29   0.00    0.60    2281       16 K    0.86    0.16    0.00    0.01      112        0        0     70
  13    1     0.00   0.30   0.00    0.60    4144       21 K    0.81    0.16    0.00    0.01     1400        0        0     67
  14    0     0.00   0.34   0.00    0.60    3189       20 K    0.85    0.18    0.00    0.01      280        0        0     70
  15    1     0.00   0.29   0.00    0.60    2901       19 K    0.85    0.14    0.00    0.01      112        0        0     66
  16    0     0.00   0.36   0.00    0.60      14 K     35 K    0.59    0.27    0.01    0.02     1400        0        1     70
  17    1     0.00   0.27   0.00    0.60    3109       21 K    0.85    0.14    0.00    0.01        0        0        0     67
  18    0     0.00   0.29   0.00    0.60    3392       25 K    0.87    0.17    0.00    0.01       56        0        1     70
  19    1     0.00   0.26   0.00    0.60    3508       18 K    0.81    0.14    0.00    0.02      168        0        0     68
  20    0     0.00   0.33   0.00    0.60    5065       28 K    0.82    0.21    0.00    0.01      168        0        0     70
  21    1     0.00   0.28   0.00    0.60    3705       21 K    0.83    0.15    0.00    0.01      392        0        0     68
  22    0     0.00   0.31   0.00    0.60    2928       25 K    0.89    0.16    0.00    0.01      112        0        0     71
  23    1     0.00   0.31   0.00    0.60    5372       22 K    0.76    0.14    0.00    0.01      168        0        0     69
  24    0     0.00   0.30   0.00    0.60    5134       27 K    0.81    0.14    0.00    0.01      224        0        0     71
  25    1     0.00   0.29   0.00    0.60    2144       18 K    0.88    0.15    0.00    0.01      616        0        0     68
  26    0     0.00   0.30   0.00    0.60    3737       20 K    0.82    0.13    0.00    0.01     1736        1        0     70
  27    1     0.00   0.34   0.00    0.66    4512       23 K    0.81    0.16    0.00    0.01     7616        0        0     68
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.34   0.00    0.60     100 K    501 K    0.80    0.18    0.00    0.01    25760        3        2     62
 SKT    1     0.00   0.29   0.00    0.60      59 K    315 K    0.81    0.14    0.00    0.01    14112        0        0     60
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.00   0.32   0.00    0.60     160 K    816 K    0.80    0.17    0.00    0.01     N/A     N/A     N/A      N/A

 Instructions retired:   64 M ; Active cycles:  201 M ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 0.12 %

 C1 core residency: 2.32 %; C3 core residency: 0.10 %; C6 core residency: 97.46 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.32 => corresponds to 8.05 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.00 => corresponds to 0.01 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     4357 K   4087 K   |    0%     0%   
 SKT    1     4402 K   4615 K   |    0%     0%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   17 M
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.05     0.04     203.75      29.10         119.15
 SKT   1     0.05     0.04     197.92      29.65         135.31
---------------------------------------------------------------------------------------------------------------
       *     0.09     0.08     401.67      58.75         125.79
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/prep.sh/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6516
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):     4.47 --||-- Mem Ch  0: Reads (MB/s):     4.23 --|
|--            Writes(MB/s):     4.12 --||--            Writes(MB/s):     4.21 --|
|-- Mem Ch  1: Reads (MB/s):     0.50 --||-- Mem Ch  1: Reads (MB/s):     0.26 --|
|--            Writes(MB/s):     0.15 --||--            Writes(MB/s):     0.23 --|
|-- Mem Ch  2: Reads (MB/s):     4.43 --||-- Mem Ch  2: Reads (MB/s):     4.18 --|
|--            Writes(MB/s):     4.11 --||--            Writes(MB/s):     4.19 --|
|-- Mem Ch  3: Reads (MB/s):     0.50 --||-- Mem Ch  3: Reads (MB/s):     0.25 --|
|--            Writes(MB/s):     0.14 --||--            Writes(MB/s):     0.22 --|
|-- NODE 0 Mem Read (MB/s) :     9.90 --||-- NODE 1 Mem Read (MB/s) :     8.92 --|
|-- NODE 0 Mem Write(MB/s) :     8.52 --||-- NODE 1 Mem Write(MB/s) :     8.85 --|
|-- NODE 0 P. Write (T/s):     124322 --||-- NODE 1 P. Write (T/s):     124322 --|
|-- NODE 0 Memory (MB/s):       18.42 --||-- NODE 1 Memory (MB/s):       17.76 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):         18.82                --|
            |--                System Write Throughput(MB/s):         17.37                --|
            |--               System Memory Throughput(MB/s):         36.19                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 65f0
Program exited with status 0
Cleaning up
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8112          36     770 K   249 K    516       0     180  
 1     492          12     805 K   167 K    252       0       0  
-----------------------------------------------------------------------
 *    8604          48    1575 K   417 K    768       0     180  

 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.16        Core1: 28.38        
Core2: 26.13        Core3: 24.91        
Core4: 30.29        Core5: 27.96        
Core6: 25.41        Core7: 31.40        
Core8: 27.66        Core9: 30.55        
Core10: 25.03        Core11: 28.76        
Core12: 26.62        Core13: 28.35        
Core14: 26.62        Core15: 30.54        
Core16: 29.74        Core17: 29.33        
Core18: 19.78        Core19: 27.61        
Core20: 16.23        Core21: 28.50        
Core22: 19.21        Core23: 27.89        
Core24: 20.28        Core25: 31.54        
Core26: 29.23        Core27: 24.29        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.40
Socket1: 28.28
DDR read Latency(ns)
Socket0: 3516243.48
Socket1: 6143593.90


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.49        Core1: 27.03        
Core2: 28.42        Core3: 27.10        
Core4: 28.77        Core5: 28.53        
Core6: 25.94        Core7: 28.85        
Core8: 27.28        Core9: 29.05        
Core10: 26.47        Core11: 26.45        
Core12: 26.47        Core13: 28.23        
Core14: 25.99        Core15: 29.11        
Core16: 28.72        Core17: 30.79        
Core18: 27.72        Core19: 28.99        
Core20: 28.99        Core21: 26.06        
Core22: 29.19        Core23: 30.17        
Core24: 29.17        Core25: 29.86        
Core26: 28.72        Core27: 28.06        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.63
Socket1: 28.41
DDR read Latency(ns)
Socket0: 4753804.27
Socket1: 8921665.18
irq_total: 65.8726073601607
cpu_total: 0.12
cpu_0: 0.33
cpu_1: 0.13
cpu_2: 0.20
cpu_3: 0.07
cpu_4: 0.13
cpu_5: 0.13
cpu_6: 0.13
cpu_7: 0.07
cpu_8: 0.07
cpu_9: 0.13
cpu_10: 0.13
cpu_11: 0.07
cpu_12: 0.13
cpu_13: 0.07
cpu_14: 0.07
cpu_15: 0.07
cpu_16: 0.13
cpu_17: 0.07
cpu_18: 0.07
cpu_19: 0.13
cpu_20: 0.07
cpu_21: 0.07
cpu_22: 0.07
cpu_23: 0.07
cpu_24: 0.07
cpu_25: 0.07
cpu_26: 0.13
cpu_27: 0.33
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 0
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 0
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 0
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 0
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 0
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 0
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 0
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 0


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.07        Core1: 25.82        
Core2: 10.33        Core3: 27.24        
Core4: 19.60        Core5: 28.52        
Core6: 19.46        Core7: 23.75        
Core8: 18.24        Core9: 30.02        
Core10: 19.48        Core11: 26.98        
Core12: 19.65        Core13: 27.22        
Core14: 18.32        Core15: 28.61        
Core16: 19.58        Core17: 30.32        
Core18: 28.27        Core19: 29.22        
Core20: 27.91        Core21: 26.55        
Core22: 28.40        Core23: 29.76        
Core24: 28.83        Core25: 29.57        
Core26: 28.37        Core27: 27.83        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 15.30
Socket1: 27.42
DDR read Latency(ns)
Socket0: 2004247.35
Socket1: 6231336.33


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.64        Core1: 27.63        
Core2: 25.72        Core3: 25.89        
Core4: 29.16        Core5: 29.99        
Core6: 31.32        Core7: 30.66        
Core8: 28.16        Core9: 28.93        
Core10: 26.10        Core11: 26.95        
Core12: 26.30        Core13: 27.54        
Core14: 25.33        Core15: 28.59        
Core16: 25.42        Core17: 29.95        
Core18: 27.49        Core19: 29.05        
Core20: 28.26        Core21: 26.62        
Core22: 30.69        Core23: 29.41        
Core24: 32.06        Core25: 31.35        
Core26: 27.64        Core27: 27.45        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.59
Socket1: 28.55
DDR read Latency(ns)
Socket0: 4857188.18
Socket1: 9413739.15


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.11        Core1: 29.42        
Core2: 26.89        Core3: 25.19        
Core4: 27.84        Core5: 31.93        
Core6: 28.05        Core7: 30.88        
Core8: 28.85        Core9: 26.65        
Core10: 28.23        Core11: 28.66        
Core12: 27.87        Core13: 29.13        
Core14: 24.93        Core15: 31.64        
Core16: 26.98        Core17: 31.96        
Core18: 26.87        Core19: 30.43        
Core20: 28.87        Core21: 27.90        
Core22: 30.18        Core23: 29.95        
Core24: 30.12        Core25: 29.36        
Core26: 29.13        Core27: 28.92        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.83
Socket1: 29.45
DDR read Latency(ns)
Socket0: 4638471.43
Socket1: 8438592.35


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.02        Core1: 27.96        
Core2: 26.80        Core3: 24.17        
Core4: 26.00        Core5: 28.05        
Core6: 29.29        Core7: 29.91        
Core8: 28.61        Core9: 29.46        
Core10: 27.47        Core11: 26.35        
Core12: 25.65        Core13: 25.14        
Core14: 25.57        Core15: 28.16        
Core16: 27.08        Core17: 31.82        
Core18: 27.54        Core19: 26.94        
Core20: 27.81        Core21: 25.08        
Core22: 29.06        Core23: 28.91        
Core24: 28.15        Core25: 29.62        
Core26: 27.59        Core27: 26.82        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.37
Socket1: 27.68
DDR read Latency(ns)
Socket0: 4798904.28
Socket1: 8107831.36
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0

Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 26521
Program exited with status 0
----------------------------------------------------------------------------------------------
Cleaning upTime elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14410241142; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14410244082; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205180628; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205180628; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7205185429; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7205185429; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205190172; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205190172; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7205194533; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7205194533; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004370919; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4003344; Consumed Joules: 244.34; Watts: 40.70; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 2281340; Consumed DRAM Joules: 34.90; DRAM Watts: 5.81
S1P0; QPIClocks: 14410348894; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14410350606; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205255352; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205255352; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7205255333; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7205255333; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205255504; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205255504; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7205255365; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7205255365; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004419969; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 3903591; Consumed Joules: 238.26; Watts: 39.68; Thermal headroom below TjMax: 60
S1; Consumed DRAM energy units: 2319921; Consumed DRAM Joules: 35.49; DRAM Watts: 5.91
----------------------------------------------------------------------------------------------

 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 686a
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.31   0.00    0.60      27 K    142 K    0.81    0.18    0.00    0.01    11144        0        1     71
   1    1     0.00   0.30   0.00    0.60    5389       26 K    0.80    0.14    0.00    0.01     1120        0        0     68
   2    0     0.00   0.32   0.00    0.60      17 K     41 K    0.57    0.23    0.01    0.02     4480        0        1     69
   3    1     0.00   0.28   0.00    0.60    4679       22 K    0.79    0.15    0.00    0.01      280        0        0     68
   4    0     0.00   0.33   0.00    0.60    3850       26 K    0.85    0.15    0.00    0.01      616        0        0     70
   5    1     0.00   0.29   0.00    0.60    4543       27 K    0.83    0.16    0.00    0.01      560        0        0     68
   6    0     0.00   0.26   0.00    0.60    1436       14 K    0.90    0.15    0.00    0.01      224        0        0     69
   7    1     0.00   0.31   0.00    0.60    4608       18 K    0.75    0.15    0.00    0.01      336        0        0     67
   8    0     0.00   0.28   0.00    0.60    3320       16 K    0.80    0.14    0.00    0.01     2184        0        0     69
   9    1     0.00   0.28   0.00    0.60    3803       24 K    0.84    0.13    0.00    0.01     1344        0        0     66
  10    0     0.00   0.27   0.00    0.60    4017       19 K    0.80    0.13    0.00    0.02     1736        0        0     68
  11    1     0.00   0.28   0.00    0.60    5081       21 K    0.76    0.14    0.00    0.01      840        0        0     66
  12    0     0.00   0.26   0.00    0.60    3631       20 K    0.82    0.15    0.00    0.01      168        0        0     70
  13    1     0.00   0.30   0.00    0.60    5555       24 K    0.77    0.14    0.00    0.02      560        0        0     67
  14    0     0.00   0.27   0.00    0.60    2419       12 K    0.81    0.16    0.00    0.01      280        0        0     70
  15    1     0.00   0.56   0.00    0.60      15 K     36 K    0.58    0.21    0.00    0.01     1232        1        0     66
  16    0     0.00   0.28   0.00    0.60    1730       18 K    0.90    0.16    0.00    0.01     3304        0        0     70
  17    1     0.00   0.30   0.00    0.60    3867       22 K    0.83    0.14    0.00    0.01      224        0        0     67
  18    0     0.00   0.31   0.00    0.60    2950       21 K    0.86    0.21    0.00    0.01      168        0        0     70
  19    1     0.00   0.28   0.00    0.60    2678       24 K    0.89    0.18    0.00    0.01      168        0        0     68
  20    0     0.00   0.35   0.00    0.60    2957       24 K    0.88    0.22    0.00    0.01      224        0        0     71
  21    1     0.00   0.30   0.00    0.60    5025       28 K    0.82    0.14    0.00    0.01      280        0        0     68
  22    0     0.00   0.32   0.00    0.60    3381       27 K    0.88    0.19    0.00    0.01      448        0        0     71
  23    1     0.00   0.30   0.00    0.60    5142       23 K    0.78    0.13    0.00    0.01      168        1        0     69
  24    0     0.00   0.29   0.00    0.60    4085       28 K    0.86    0.15    0.00    0.01      616        0        0     71
  25    1     0.00   0.30   0.00    0.60    3517       22 K    0.84    0.15    0.00    0.01      280        0        0     68
  26    0     0.00   0.27   0.00    0.60    3976       23 K    0.83    0.14    0.00    0.01     2688        0        0     71
  27    1     0.00   0.56   0.00    0.68      13 K     42 K    0.68    0.24    0.00    0.01     6160        0        0     68
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.30   0.00    0.60      83 K    439 K    0.81    0.18    0.00    0.01    28280        0        2     62
 SKT    1     0.00   0.34   0.00    0.61      83 K    366 K    0.77    0.16    0.00    0.01    13552        2        0     59
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.00   0.32   0.00    0.60     166 K    806 K    0.79    0.17    0.00    0.01     N/A     N/A     N/A      N/A

 Instructions retired:   63 M ; Active cycles:  196 M ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 0.12 %

 C1 core residency: 2.01 %; C3 core residency: 0.04 %; C6 core residency: 97.84 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.32 => corresponds to 8.03 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.00 => corresponds to 0.01 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     4451 K   4154 K   |    0%     0%   
 SKT    1     3913 K   4083 K   |    0%     0%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   16 M
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.05     0.04     204.68      29.22         120.92
 SKT   1     0.05     0.04     197.92      29.65         127.07
---------------------------------------------------------------------------------------------------------------
       *     0.09     0.08     402.59      58.88         123.96
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
