INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/EngComp/Semestre1/SEDR/ProjetoFinal/Image-Processing-master/Final Project/VGA_1/VGA_1.srcs/sources_1/ip/image/sim/image.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module image
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/EngComp/Semestre1/SEDR/ProjetoFinal/Image-Processing-master/Final Project/VGA_1/VGA_1.srcs/sources_1/new/VGA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_syncIndex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/EngComp/Semestre1/SEDR/ProjetoFinal/Image-Processing-master/Final Project/VGA_1/VGA_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
