{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1669204826904 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1669204826905 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 23 17:30:26 2022 " "Processing started: Wed Nov 23 17:30:26 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1669204826905 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1669204826905 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LLiftC -c LLiftC " "Command: quartus_map --read_settings_files=on --write_settings_files=off LLiftC -c LLiftC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1669204826905 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1669204827444 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 LLiftC.v(56) " "Verilog HDL Expression warning at LLiftC.v(56): truncated literal to match 3 bits" {  } { { "LLiftC.v" "" { Text "D:/Quartus programmes/LLiftC/LLiftC.v" 56 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1669204827494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lliftc.v 2 2 " "Found 2 design units, including 2 entities, in source file lliftc.v" { { "Info" "ISGN_ENTITY_NAME" "1 LLiftC " "Found entity 1: LLiftC" {  } { { "LLiftC.v" "" { Text "D:/Quartus programmes/LLiftC/LLiftC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669204827496 ""} { "Info" "ISGN_ENTITY_NAME" "2 seven_segment " "Found entity 2: seven_segment" {  } { { "LLiftC.v" "" { Text "D:/Quartus programmes/LLiftC/LLiftC.v" 121 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669204827496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669204827496 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LLiftC " "Elaborating entity \"LLiftC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1669204827534 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 LLiftC.v(60) " "Verilog HDL assignment warning at LLiftC.v(60): truncated value with size 32 to match size of target (4)" {  } { { "LLiftC.v" "" { Text "D:/Quartus programmes/LLiftC/LLiftC.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669204827536 "|LLiftC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 LLiftC.v(69) " "Verilog HDL assignment warning at LLiftC.v(69): truncated value with size 32 to match size of target (4)" {  } { { "LLiftC.v" "" { Text "D:/Quartus programmes/LLiftC/LLiftC.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669204827536 "|LLiftC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment seven_segment:lift1 " "Elaborating entity \"seven_segment\" for hierarchy \"seven_segment:lift1\"" {  } { { "LLiftC.v" "lift1" { Text "D:/Quartus programmes/LLiftC/LLiftC.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669204827564 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "LLiftC.v(127) " "Verilog HDL Case Statement warning at LLiftC.v(127): incomplete case statement has no default case item" {  } { { "LLiftC.v" "" { Text "D:/Quartus programmes/LLiftC/LLiftC.v" 127 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1669204827565 "|LLiftC|seven_segment:lift1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seven LLiftC.v(127) " "Verilog HDL Always Construct warning at LLiftC.v(127): inferring latch(es) for variable \"seven\", which holds its previous value in one or more paths through the always construct" {  } { { "LLiftC.v" "" { Text "D:/Quartus programmes/LLiftC/LLiftC.v" 127 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1669204827566 "|LLiftC|seven_segment:lift1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven\[6\] LLiftC.v(127) " "Inferred latch for \"seven\[6\]\" at LLiftC.v(127)" {  } { { "LLiftC.v" "" { Text "D:/Quartus programmes/LLiftC/LLiftC.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669204827567 "|LLiftC|seven_segment:lift1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven\[5\] LLiftC.v(127) " "Inferred latch for \"seven\[5\]\" at LLiftC.v(127)" {  } { { "LLiftC.v" "" { Text "D:/Quartus programmes/LLiftC/LLiftC.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669204827568 "|LLiftC|seven_segment:lift1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven\[4\] LLiftC.v(127) " "Inferred latch for \"seven\[4\]\" at LLiftC.v(127)" {  } { { "LLiftC.v" "" { Text "D:/Quartus programmes/LLiftC/LLiftC.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669204827568 "|LLiftC|seven_segment:lift1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven\[3\] LLiftC.v(127) " "Inferred latch for \"seven\[3\]\" at LLiftC.v(127)" {  } { { "LLiftC.v" "" { Text "D:/Quartus programmes/LLiftC/LLiftC.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669204827568 "|LLiftC|seven_segment:lift1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven\[2\] LLiftC.v(127) " "Inferred latch for \"seven\[2\]\" at LLiftC.v(127)" {  } { { "LLiftC.v" "" { Text "D:/Quartus programmes/LLiftC/LLiftC.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669204827568 "|LLiftC|seven_segment:lift1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven\[1\] LLiftC.v(127) " "Inferred latch for \"seven\[1\]\" at LLiftC.v(127)" {  } { { "LLiftC.v" "" { Text "D:/Quartus programmes/LLiftC/LLiftC.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669204827568 "|LLiftC|seven_segment:lift1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven\[0\] LLiftC.v(127) " "Inferred latch for \"seven\[0\]\" at LLiftC.v(127)" {  } { { "LLiftC.v" "" { Text "D:/Quartus programmes/LLiftC/LLiftC.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669204827568 "|LLiftC|seven_segment:lift1"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1669204827989 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "stop\[0\] VCC " "Pin \"stop\[0\]\" is stuck at VCC" {  } { { "LLiftC.v" "" { Text "D:/Quartus programmes/LLiftC/LLiftC.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1669204828008 "|LLiftC|stop[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "stop\[1\] GND " "Pin \"stop\[1\]\" is stuck at GND" {  } { { "LLiftC.v" "" { Text "D:/Quartus programmes/LLiftC/LLiftC.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1669204828008 "|LLiftC|stop[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "door\[0\] VCC " "Pin \"door\[0\]\" is stuck at VCC" {  } { { "LLiftC.v" "" { Text "D:/Quartus programmes/LLiftC/LLiftC.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1669204828008 "|LLiftC|door[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "door\[1\] GND " "Pin \"door\[1\]\" is stuck at GND" {  } { { "LLiftC.v" "" { Text "D:/Quartus programmes/LLiftC/LLiftC.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1669204828008 "|LLiftC|door[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Up\[0\] GND " "Pin \"Up\[0\]\" is stuck at GND" {  } { { "LLiftC.v" "" { Text "D:/Quartus programmes/LLiftC/LLiftC.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1669204828008 "|LLiftC|Up[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Up\[1\] GND " "Pin \"Up\[1\]\" is stuck at GND" {  } { { "LLiftC.v" "" { Text "D:/Quartus programmes/LLiftC/LLiftC.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1669204828008 "|LLiftC|Up[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Down\[0\] GND " "Pin \"Down\[0\]\" is stuck at GND" {  } { { "LLiftC.v" "" { Text "D:/Quartus programmes/LLiftC/LLiftC.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1669204828008 "|LLiftC|Down[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Down\[1\] GND " "Pin \"Down\[1\]\" is stuck at GND" {  } { { "LLiftC.v" "" { Text "D:/Quartus programmes/LLiftC/LLiftC.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1669204828008 "|LLiftC|Down[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out1\[0\] VCC " "Pin \"out1\[0\]\" is stuck at VCC" {  } { { "LLiftC.v" "" { Text "D:/Quartus programmes/LLiftC/LLiftC.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1669204828008 "|LLiftC|out1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out1\[1\] GND " "Pin \"out1\[1\]\" is stuck at GND" {  } { { "LLiftC.v" "" { Text "D:/Quartus programmes/LLiftC/LLiftC.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1669204828008 "|LLiftC|out1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out1\[2\] GND " "Pin \"out1\[2\]\" is stuck at GND" {  } { { "LLiftC.v" "" { Text "D:/Quartus programmes/LLiftC/LLiftC.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1669204828008 "|LLiftC|out1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out1\[3\] GND " "Pin \"out1\[3\]\" is stuck at GND" {  } { { "LLiftC.v" "" { Text "D:/Quartus programmes/LLiftC/LLiftC.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1669204828008 "|LLiftC|out1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out2\[0\] VCC " "Pin \"out2\[0\]\" is stuck at VCC" {  } { { "LLiftC.v" "" { Text "D:/Quartus programmes/LLiftC/LLiftC.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1669204828008 "|LLiftC|out2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out2\[1\] GND " "Pin \"out2\[1\]\" is stuck at GND" {  } { { "LLiftC.v" "" { Text "D:/Quartus programmes/LLiftC/LLiftC.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1669204828008 "|LLiftC|out2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out2\[2\] GND " "Pin \"out2\[2\]\" is stuck at GND" {  } { { "LLiftC.v" "" { Text "D:/Quartus programmes/LLiftC/LLiftC.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1669204828008 "|LLiftC|out2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out2\[3\] GND " "Pin \"out2\[3\]\" is stuck at GND" {  } { { "LLiftC.v" "" { Text "D:/Quartus programmes/LLiftC/LLiftC.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1669204828008 "|LLiftC|out2[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1669204828008 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1669204828015 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1669204828177 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669204828177 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "LLiftC.v" "" { Text "D:/Quartus programmes/LLiftC/LLiftC.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669204828236 "|LLiftC|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "req_floor\[3\] " "No output dependent on input pin \"req_floor\[3\]\"" {  } { { "LLiftC.v" "" { Text "D:/Quartus programmes/LLiftC/LLiftC.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669204828236 "|LLiftC|req_floor[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "req_floor\[2\] " "No output dependent on input pin \"req_floor\[2\]\"" {  } { { "LLiftC.v" "" { Text "D:/Quartus programmes/LLiftC/LLiftC.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669204828236 "|LLiftC|req_floor[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "req_floor\[1\] " "No output dependent on input pin \"req_floor\[1\]\"" {  } { { "LLiftC.v" "" { Text "D:/Quartus programmes/LLiftC/LLiftC.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669204828236 "|LLiftC|req_floor[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "req_floor\[0\] " "No output dependent on input pin \"req_floor\[0\]\"" {  } { { "LLiftC.v" "" { Text "D:/Quartus programmes/LLiftC/LLiftC.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669204828236 "|LLiftC|req_floor[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "LLiftC.v" "" { Text "D:/Quartus programmes/LLiftC/LLiftC.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669204828236 "|LLiftC|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1669204828236 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "22 " "Implemented 22 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1669204828238 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1669204828238 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1669204828238 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4594 " "Peak virtual memory: 4594 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1669204828285 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 23 17:30:28 2022 " "Processing ended: Wed Nov 23 17:30:28 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1669204828285 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1669204828285 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1669204828285 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1669204828285 ""}
