

================================================================
== Vitis HLS Report for 'compute_CONV_layer'
================================================================
* Date:           Thu Apr 15 14:29:38 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.341 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     8786|     8786|  87.860 us|  87.860 us|  8786|  8786|     none|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 5 [2/2] (0.00ns)   --->   "%call_ln288 = call void @compute_edge_embedding_and_message_passing, i28 %message_V, i32 %edge_list, i28 %node_embedding_V_0, i28 %node_embedding_V_1, i28 %node_embedding_V_2, i28 %node_embedding_V_3, i28 %node_embedding_V_4, i28 %node_embedding_V_5, i28 %node_embedding_V_6, i28 %node_embedding_V_7, i28 %node_embedding_V_8, i28 %node_embedding_V_9, i28 %node_embedding_V_10, i28 %node_embedding_V_11, i28 %node_embedding_V_12, i28 %node_embedding_V_13, i28 %node_embedding_V_14, i28 %node_embedding_V_15, i28 %node_embedding_V_16, i28 %node_embedding_V_17, i28 %node_embedding_V_18, i28 %node_embedding_V_19, i28 %node_embedding_V_20, i28 %node_embedding_V_21, i28 %node_embedding_V_22, i28 %node_embedding_V_23, i28 %node_embedding_V_24, i28 %node_embedding_V_25, i28 %node_embedding_V_26, i28 %node_embedding_V_27, i28 %node_embedding_V_28, i28 %node_embedding_V_29, i28 %node_embedding_V_30, i28 %node_embedding_V_31, i28 %node_embedding_V_32, i28 %node_embedding_V_33, i28 %node_embedding_V_34, i28 %node_embedding_V_35, i28 %node_embedding_V_36, i28 %node_embedding_V_37, i28 %node_embedding_V_38, i28 %node_embedding_V_39, i28 %node_embedding_V_40, i28 %node_embedding_V_41, i28 %node_embedding_V_42, i28 %node_embedding_V_43, i28 %node_embedding_V_44, i28 %node_embedding_V_45, i28 %node_embedding_V_46, i28 %node_embedding_V_47, i28 %node_embedding_V_48, i28 %node_embedding_V_49, i28 %node_embedding_V_50, i28 %node_embedding_V_51, i28 %node_embedding_V_52, i28 %node_embedding_V_53, i28 %node_embedding_V_54, i28 %node_embedding_V_55, i28 %node_embedding_V_56, i28 %node_embedding_V_57, i28 %node_embedding_V_58, i28 %node_embedding_V_59, i28 %node_embedding_V_60, i28 %node_embedding_V_61, i28 %node_embedding_V_62, i28 %node_embedding_V_63, i28 %node_embedding_V_64, i28 %node_embedding_V_65, i28 %node_embedding_V_66, i28 %node_embedding_V_67, i28 %node_embedding_V_68, i28 %node_embedding_V_69, i28 %node_embedding_V_70, i28 %node_embedding_V_71, i28 %node_embedding_V_72, i28 %node_embedding_V_73, i28 %node_embedding_V_74, i28 %node_embedding_V_75, i28 %node_embedding_V_76, i28 %node_embedding_V_77, i28 %node_embedding_V_78, i28 %node_embedding_V_79, i28 %node_embedding_V_80, i28 %node_embedding_V_81, i28 %node_embedding_V_82, i28 %node_embedding_V_83, i28 %node_embedding_V_84, i28 %node_embedding_V_85, i28 %node_embedding_V_86, i28 %node_embedding_V_87, i28 %node_embedding_V_88, i28 %node_embedding_V_89, i28 %node_embedding_V_90, i28 %node_embedding_V_91, i28 %node_embedding_V_92, i28 %node_embedding_V_93, i28 %node_embedding_V_94, i28 %node_embedding_V_95, i28 %node_embedding_V_96, i28 %node_embedding_V_97, i28 %node_embedding_V_98, i28 %node_embedding_V_99" [GIN_compute.cpp:288]   --->   Operation 5 'call' 'call_ln288' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 6 [1/2] (0.00ns)   --->   "%call_ln288 = call void @compute_edge_embedding_and_message_passing, i28 %message_V, i32 %edge_list, i28 %node_embedding_V_0, i28 %node_embedding_V_1, i28 %node_embedding_V_2, i28 %node_embedding_V_3, i28 %node_embedding_V_4, i28 %node_embedding_V_5, i28 %node_embedding_V_6, i28 %node_embedding_V_7, i28 %node_embedding_V_8, i28 %node_embedding_V_9, i28 %node_embedding_V_10, i28 %node_embedding_V_11, i28 %node_embedding_V_12, i28 %node_embedding_V_13, i28 %node_embedding_V_14, i28 %node_embedding_V_15, i28 %node_embedding_V_16, i28 %node_embedding_V_17, i28 %node_embedding_V_18, i28 %node_embedding_V_19, i28 %node_embedding_V_20, i28 %node_embedding_V_21, i28 %node_embedding_V_22, i28 %node_embedding_V_23, i28 %node_embedding_V_24, i28 %node_embedding_V_25, i28 %node_embedding_V_26, i28 %node_embedding_V_27, i28 %node_embedding_V_28, i28 %node_embedding_V_29, i28 %node_embedding_V_30, i28 %node_embedding_V_31, i28 %node_embedding_V_32, i28 %node_embedding_V_33, i28 %node_embedding_V_34, i28 %node_embedding_V_35, i28 %node_embedding_V_36, i28 %node_embedding_V_37, i28 %node_embedding_V_38, i28 %node_embedding_V_39, i28 %node_embedding_V_40, i28 %node_embedding_V_41, i28 %node_embedding_V_42, i28 %node_embedding_V_43, i28 %node_embedding_V_44, i28 %node_embedding_V_45, i28 %node_embedding_V_46, i28 %node_embedding_V_47, i28 %node_embedding_V_48, i28 %node_embedding_V_49, i28 %node_embedding_V_50, i28 %node_embedding_V_51, i28 %node_embedding_V_52, i28 %node_embedding_V_53, i28 %node_embedding_V_54, i28 %node_embedding_V_55, i28 %node_embedding_V_56, i28 %node_embedding_V_57, i28 %node_embedding_V_58, i28 %node_embedding_V_59, i28 %node_embedding_V_60, i28 %node_embedding_V_61, i28 %node_embedding_V_62, i28 %node_embedding_V_63, i28 %node_embedding_V_64, i28 %node_embedding_V_65, i28 %node_embedding_V_66, i28 %node_embedding_V_67, i28 %node_embedding_V_68, i28 %node_embedding_V_69, i28 %node_embedding_V_70, i28 %node_embedding_V_71, i28 %node_embedding_V_72, i28 %node_embedding_V_73, i28 %node_embedding_V_74, i28 %node_embedding_V_75, i28 %node_embedding_V_76, i28 %node_embedding_V_77, i28 %node_embedding_V_78, i28 %node_embedding_V_79, i28 %node_embedding_V_80, i28 %node_embedding_V_81, i28 %node_embedding_V_82, i28 %node_embedding_V_83, i28 %node_embedding_V_84, i28 %node_embedding_V_85, i28 %node_embedding_V_86, i28 %node_embedding_V_87, i28 %node_embedding_V_88, i28 %node_embedding_V_89, i28 %node_embedding_V_90, i28 %node_embedding_V_91, i28 %node_embedding_V_92, i28 %node_embedding_V_93, i28 %node_embedding_V_94, i28 %node_embedding_V_95, i28 %node_embedding_V_96, i28 %node_embedding_V_97, i28 %node_embedding_V_98, i28 %node_embedding_V_99" [GIN_compute.cpp:288]   --->   Operation 6 'call' 'call_ln288' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 7 [1/1] (0.00ns)   --->   "%layer_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %layer"   --->   Operation 7 'read' 'layer_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 8 [2/2] (0.00ns)   --->   "%call_ln290 = call void @MLP, i3 %layer_read, i28 %message_V, i28 %node_embedding_V_98, i28 %node_embedding_V_99, i28 %node_embedding_V_1, i28 %node_embedding_V_3, i28 %node_embedding_V_5, i28 %node_embedding_V_7, i28 %node_embedding_V_9, i28 %node_embedding_V_11, i28 %node_embedding_V_13, i28 %node_embedding_V_15, i28 %node_embedding_V_17, i28 %node_embedding_V_19, i28 %node_embedding_V_21, i28 %node_embedding_V_23, i28 %node_embedding_V_25, i28 %node_embedding_V_27, i28 %node_embedding_V_29, i28 %node_embedding_V_31, i28 %node_embedding_V_33, i28 %node_embedding_V_35, i28 %node_embedding_V_37, i28 %node_embedding_V_39, i28 %node_embedding_V_41, i28 %node_embedding_V_43, i28 %node_embedding_V_45, i28 %node_embedding_V_47, i28 %node_embedding_V_49, i28 %node_embedding_V_51, i28 %node_embedding_V_53, i28 %node_embedding_V_55, i28 %node_embedding_V_57, i28 %node_embedding_V_59, i28 %node_embedding_V_61, i28 %node_embedding_V_63, i28 %node_embedding_V_65, i28 %node_embedding_V_67, i28 %node_embedding_V_69, i28 %node_embedding_V_71, i28 %node_embedding_V_73, i28 %node_embedding_V_75, i28 %node_embedding_V_77, i28 %node_embedding_V_79, i28 %node_embedding_V_81, i28 %node_embedding_V_83, i28 %node_embedding_V_85, i28 %node_embedding_V_87, i28 %node_embedding_V_89, i28 %node_embedding_V_91, i28 %node_embedding_V_93, i28 %node_embedding_V_95, i28 %node_embedding_V_97, i28 %node_embedding_V_0, i28 %node_embedding_V_2, i28 %node_embedding_V_4, i28 %node_embedding_V_6, i28 %node_embedding_V_8, i28 %node_embedding_V_10, i28 %node_embedding_V_12, i28 %node_embedding_V_14, i28 %node_embedding_V_16, i28 %node_embedding_V_18, i28 %node_embedding_V_20, i28 %node_embedding_V_22, i28 %node_embedding_V_24, i28 %node_embedding_V_26, i28 %node_embedding_V_28, i28 %node_embedding_V_30, i28 %node_embedding_V_32, i28 %node_embedding_V_34, i28 %node_embedding_V_36, i28 %node_embedding_V_38, i28 %node_embedding_V_40, i28 %node_embedding_V_42, i28 %node_embedding_V_44, i28 %node_embedding_V_46, i28 %node_embedding_V_48, i28 %node_embedding_V_50, i28 %node_embedding_V_52, i28 %node_embedding_V_54, i28 %node_embedding_V_56, i28 %node_embedding_V_58, i28 %node_embedding_V_60, i28 %node_embedding_V_62, i28 %node_embedding_V_64, i28 %node_embedding_V_66, i28 %node_embedding_V_68, i28 %node_embedding_V_70, i28 %node_embedding_V_72, i28 %node_embedding_V_74, i28 %node_embedding_V_76, i28 %node_embedding_V_78, i28 %node_embedding_V_80, i28 %node_embedding_V_82, i28 %node_embedding_V_84, i28 %node_embedding_V_86, i28 %node_embedding_V_88, i28 %node_embedding_V_90, i28 %node_embedding_V_92, i28 %node_embedding_V_94, i28 %node_embedding_V_96, i28 %mlp_in_V_1, i28 %mlp_in_V_3, i28 %mlp_in_V_5, i28 %mlp_in_V_7, i28 %mlp_in_V_9, i28 %mlp_in_V_11, i28 %mlp_in_V_13, i28 %mlp_in_V_15, i28 %mlp_in_V_17, i28 %mlp_in_V_19, i28 %mlp_in_V_21, i28 %mlp_in_V_23, i28 %mlp_in_V_25, i28 %mlp_in_V_27, i28 %mlp_in_V_29, i28 %mlp_in_V_31, i28 %mlp_in_V_33, i28 %mlp_in_V_35, i28 %mlp_in_V_37, i28 %mlp_in_V_39, i28 %mlp_in_V_41, i28 %mlp_in_V_43, i28 %mlp_in_V_45, i28 %mlp_in_V_47, i28 %mlp_in_V_49, i28 %mlp_in_V_51, i28 %mlp_in_V_53, i28 %mlp_in_V_55, i28 %mlp_in_V_57, i28 %mlp_in_V_59, i28 %mlp_in_V_61, i28 %mlp_in_V_63, i28 %mlp_in_V_65, i28 %mlp_in_V_67, i28 %mlp_in_V_69, i28 %mlp_in_V_71, i28 %mlp_in_V_73, i28 %mlp_in_V_75, i28 %mlp_in_V_77, i28 %mlp_in_V_79, i28 %mlp_in_V_81, i28 %mlp_in_V_83, i28 %mlp_in_V_85, i28 %mlp_in_V_87, i28 %mlp_in_V_89, i28 %mlp_in_V_91, i28 %mlp_in_V_93, i28 %mlp_in_V_95, i28 %mlp_in_V_97, i28 %mlp_in_V_99, i28 %mlp_in_V_0, i28 %mlp_in_V_2, i28 %mlp_in_V_4, i28 %mlp_in_V_6, i28 %mlp_in_V_8, i28 %mlp_in_V_10, i28 %mlp_in_V_12, i28 %mlp_in_V_14, i28 %mlp_in_V_16, i28 %mlp_in_V_18, i28 %mlp_in_V_20, i28 %mlp_in_V_22, i28 %mlp_in_V_24, i28 %mlp_in_V_26, i28 %mlp_in_V_28, i28 %mlp_in_V_30, i28 %mlp_in_V_32, i28 %mlp_in_V_34, i28 %mlp_in_V_36, i28 %mlp_in_V_38, i28 %mlp_in_V_40, i28 %mlp_in_V_42, i28 %mlp_in_V_44, i28 %mlp_in_V_46, i28 %mlp_in_V_48, i28 %mlp_in_V_50, i28 %mlp_in_V_52, i28 %mlp_in_V_54, i28 %mlp_in_V_56, i28 %mlp_in_V_58, i28 %mlp_in_V_60, i28 %mlp_in_V_62, i28 %mlp_in_V_64, i28 %mlp_in_V_66, i28 %mlp_in_V_68, i28 %mlp_in_V_70, i28 %mlp_in_V_72, i28 %mlp_in_V_74, i28 %mlp_in_V_76, i28 %mlp_in_V_78, i28 %mlp_in_V_80, i28 %mlp_in_V_82, i28 %mlp_in_V_84, i28 %mlp_in_V_86, i28 %mlp_in_V_88, i28 %mlp_in_V_90, i28 %mlp_in_V_92, i28 %mlp_in_V_94, i28 %mlp_in_V_96, i28 %mlp_in_V_98" [GIN_compute.cpp:290]   --->   Operation 8 'call' 'call_ln290' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 9 [1/2] (0.00ns)   --->   "%call_ln290 = call void @MLP, i3 %layer_read, i28 %message_V, i28 %node_embedding_V_98, i28 %node_embedding_V_99, i28 %node_embedding_V_1, i28 %node_embedding_V_3, i28 %node_embedding_V_5, i28 %node_embedding_V_7, i28 %node_embedding_V_9, i28 %node_embedding_V_11, i28 %node_embedding_V_13, i28 %node_embedding_V_15, i28 %node_embedding_V_17, i28 %node_embedding_V_19, i28 %node_embedding_V_21, i28 %node_embedding_V_23, i28 %node_embedding_V_25, i28 %node_embedding_V_27, i28 %node_embedding_V_29, i28 %node_embedding_V_31, i28 %node_embedding_V_33, i28 %node_embedding_V_35, i28 %node_embedding_V_37, i28 %node_embedding_V_39, i28 %node_embedding_V_41, i28 %node_embedding_V_43, i28 %node_embedding_V_45, i28 %node_embedding_V_47, i28 %node_embedding_V_49, i28 %node_embedding_V_51, i28 %node_embedding_V_53, i28 %node_embedding_V_55, i28 %node_embedding_V_57, i28 %node_embedding_V_59, i28 %node_embedding_V_61, i28 %node_embedding_V_63, i28 %node_embedding_V_65, i28 %node_embedding_V_67, i28 %node_embedding_V_69, i28 %node_embedding_V_71, i28 %node_embedding_V_73, i28 %node_embedding_V_75, i28 %node_embedding_V_77, i28 %node_embedding_V_79, i28 %node_embedding_V_81, i28 %node_embedding_V_83, i28 %node_embedding_V_85, i28 %node_embedding_V_87, i28 %node_embedding_V_89, i28 %node_embedding_V_91, i28 %node_embedding_V_93, i28 %node_embedding_V_95, i28 %node_embedding_V_97, i28 %node_embedding_V_0, i28 %node_embedding_V_2, i28 %node_embedding_V_4, i28 %node_embedding_V_6, i28 %node_embedding_V_8, i28 %node_embedding_V_10, i28 %node_embedding_V_12, i28 %node_embedding_V_14, i28 %node_embedding_V_16, i28 %node_embedding_V_18, i28 %node_embedding_V_20, i28 %node_embedding_V_22, i28 %node_embedding_V_24, i28 %node_embedding_V_26, i28 %node_embedding_V_28, i28 %node_embedding_V_30, i28 %node_embedding_V_32, i28 %node_embedding_V_34, i28 %node_embedding_V_36, i28 %node_embedding_V_38, i28 %node_embedding_V_40, i28 %node_embedding_V_42, i28 %node_embedding_V_44, i28 %node_embedding_V_46, i28 %node_embedding_V_48, i28 %node_embedding_V_50, i28 %node_embedding_V_52, i28 %node_embedding_V_54, i28 %node_embedding_V_56, i28 %node_embedding_V_58, i28 %node_embedding_V_60, i28 %node_embedding_V_62, i28 %node_embedding_V_64, i28 %node_embedding_V_66, i28 %node_embedding_V_68, i28 %node_embedding_V_70, i28 %node_embedding_V_72, i28 %node_embedding_V_74, i28 %node_embedding_V_76, i28 %node_embedding_V_78, i28 %node_embedding_V_80, i28 %node_embedding_V_82, i28 %node_embedding_V_84, i28 %node_embedding_V_86, i28 %node_embedding_V_88, i28 %node_embedding_V_90, i28 %node_embedding_V_92, i28 %node_embedding_V_94, i28 %node_embedding_V_96, i28 %mlp_in_V_1, i28 %mlp_in_V_3, i28 %mlp_in_V_5, i28 %mlp_in_V_7, i28 %mlp_in_V_9, i28 %mlp_in_V_11, i28 %mlp_in_V_13, i28 %mlp_in_V_15, i28 %mlp_in_V_17, i28 %mlp_in_V_19, i28 %mlp_in_V_21, i28 %mlp_in_V_23, i28 %mlp_in_V_25, i28 %mlp_in_V_27, i28 %mlp_in_V_29, i28 %mlp_in_V_31, i28 %mlp_in_V_33, i28 %mlp_in_V_35, i28 %mlp_in_V_37, i28 %mlp_in_V_39, i28 %mlp_in_V_41, i28 %mlp_in_V_43, i28 %mlp_in_V_45, i28 %mlp_in_V_47, i28 %mlp_in_V_49, i28 %mlp_in_V_51, i28 %mlp_in_V_53, i28 %mlp_in_V_55, i28 %mlp_in_V_57, i28 %mlp_in_V_59, i28 %mlp_in_V_61, i28 %mlp_in_V_63, i28 %mlp_in_V_65, i28 %mlp_in_V_67, i28 %mlp_in_V_69, i28 %mlp_in_V_71, i28 %mlp_in_V_73, i28 %mlp_in_V_75, i28 %mlp_in_V_77, i28 %mlp_in_V_79, i28 %mlp_in_V_81, i28 %mlp_in_V_83, i28 %mlp_in_V_85, i28 %mlp_in_V_87, i28 %mlp_in_V_89, i28 %mlp_in_V_91, i28 %mlp_in_V_93, i28 %mlp_in_V_95, i28 %mlp_in_V_97, i28 %mlp_in_V_99, i28 %mlp_in_V_0, i28 %mlp_in_V_2, i28 %mlp_in_V_4, i28 %mlp_in_V_6, i28 %mlp_in_V_8, i28 %mlp_in_V_10, i28 %mlp_in_V_12, i28 %mlp_in_V_14, i28 %mlp_in_V_16, i28 %mlp_in_V_18, i28 %mlp_in_V_20, i28 %mlp_in_V_22, i28 %mlp_in_V_24, i28 %mlp_in_V_26, i28 %mlp_in_V_28, i28 %mlp_in_V_30, i28 %mlp_in_V_32, i28 %mlp_in_V_34, i28 %mlp_in_V_36, i28 %mlp_in_V_38, i28 %mlp_in_V_40, i28 %mlp_in_V_42, i28 %mlp_in_V_44, i28 %mlp_in_V_46, i28 %mlp_in_V_48, i28 %mlp_in_V_50, i28 %mlp_in_V_52, i28 %mlp_in_V_54, i28 %mlp_in_V_56, i28 %mlp_in_V_58, i28 %mlp_in_V_60, i28 %mlp_in_V_62, i28 %mlp_in_V_64, i28 %mlp_in_V_66, i28 %mlp_in_V_68, i28 %mlp_in_V_70, i28 %mlp_in_V_72, i28 %mlp_in_V_74, i28 %mlp_in_V_76, i28 %mlp_in_V_78, i28 %mlp_in_V_80, i28 %mlp_in_V_82, i28 %mlp_in_V_84, i28 %mlp_in_V_86, i28 %mlp_in_V_88, i28 %mlp_in_V_90, i28 %mlp_in_V_92, i28 %mlp_in_V_94, i28 %mlp_in_V_96, i28 %mlp_in_V_98" [GIN_compute.cpp:290]   --->   Operation 9 'call' 'call_ln290' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 10 [1/1] (0.00ns)   --->   "%ret_ln303 = ret" [GIN_compute.cpp:303]   --->   Operation 10 'ret' 'ret_ln303' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
