# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"CPU_top_tb_time_synth.v" \
"../../../../../Single_Cycle_MIPS_CPU.srcs/sim_1/new/CPU_top_tb.v" \

# Do not sort compile order
nosort
