
APPS_WSNDEMO1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000606c  00000000  00000000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000070  20000000  0000606c  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000f18  20000070  000060dc  00010070  2**2
                  ALLOC
  3 .stack        00002000  20000f88  00006ff4  00010070  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  00010070  2**0
                  CONTENTS, READONLY
  5 .comment      0000008e  00000000  00000000  00010098  2**0
                  CONTENTS, READONLY
  6 .debug_info   0003adf8  00000000  00000000  00010126  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00007182  00000000  00000000  0004af1e  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    0000ddc3  00000000  00000000  000520a0  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000d28  00000000  00000000  0005fe63  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00001268  00000000  00000000  00060b8b  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0000f582  00000000  00000000  00061df3  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0001e0e2  00000000  00000000  00071375  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00087047  00000000  00000000  0008f457  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  000024d0  00000000  00000000  001164a0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <_sfixed>:
 */
enum status_code rtc_count_init(
		struct rtc_module *const module,
		Rtc *const hw,
		const struct rtc_count_config *const config)
{
       0:	20002f88 	.word	0x20002f88
       4:	00002025 	.word	0x00002025
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
       8:	00002021 	.word	0x00002021
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
       c:	00002021 	.word	0x00002021
	...

	/* Reset module to hardware defaults. */
	rtc_count_reset(module);

	/* Save conf_struct internally for continued use. */
	module->mode                = config->mode;
      2c:	00002021 	.word	0x00002021
	...
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
      38:	00002021 	.word	0x00002021

	rtc_module->MODE0.CTRL.reg = RTC_MODE0_CTRL_MODE(0) | config->prescaler;
      3c:	00002021 	.word	0x00002021

	/* Set mode and clear on match if applicable. */
	switch (config->mode) {
      40:	00002021 	.word	0x00002021
						(enum rtc_count_compare)i);
			}
			break;
		default:
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
      44:	00002021 	.word	0x00002021
	Rtc *const rtc_module = module->hw;

	rtc_module->MODE0.CTRL.reg = RTC_MODE0_CTRL_MODE(0) | config->prescaler;

	/* Set mode and clear on match if applicable. */
	switch (config->mode) {
      48:	00002021 	.word	0x00002021
		case RTC_COUNT_MODE_32BIT:
			/* Set 32bit mode and clear on match if applicable. */
			rtc_module->MODE0.CTRL.reg |= RTC_MODE0_CTRL_MODE(0);
      4c:	000004cd 	.word	0x000004cd

			/* Check if clear on compare match should be set. */
			if (config->clear_on_match) {
      50:	00000329 	.word	0x00000329
      54:	00002021 	.word	0x00002021
				/* Set clear on match. */
				rtc_module->MODE0.CTRL.reg |= RTC_MODE0_CTRL_MATCHCLR;
      58:	00002021 	.word	0x00002021
      5c:	00000000 	.word	0x00000000
			}
			/* Set compare values. */
			for (uint8_t i = 0; i < RTC_NUM_OF_COMP32; i++) {
				while (rtc_count_is_syncing(module)) {
      60:	00002021 	.word	0x00002021
      64:	00000979 	.word	0x00000979
					/* Wait for synchronization */
				}

				rtc_count_set_compare(module, config->compare_values[i],
      68:	00000989 	.word	0x00000989
      6c:	00000999 	.word	0x00000999
      70:	000009a9 	.word	0x000009a9
	...
			/* Set 16bit mode. */
			rtc_module->MODE1.CTRL.reg |= RTC_MODE1_CTRL_MODE(1);

			/* Check if match on clear is set, and return invalid
			 * argument if set. */
			if (config->clear_on_match) {
      7c:	00002021 	.word	0x00002021
      80:	00002021 	.word	0x00002021
				Assert(false);
				return STATUS_ERR_INVALID_ARG;
			}
			/* Set compare values. */
			for (uint8_t i = 0; i < RTC_NUM_OF_COMP16; i++) {
				while (rtc_count_is_syncing(module)) {
      84:	00002021 	.word	0x00002021
      88:	00001cc1 	.word	0x00001cc1
      8c:	00001cd1 	.word	0x00001cd1
					/* Wait for synchronization */
				}

				rtc_count_set_compare(module, config->compare_values[i],
      90:	00001ce1 	.word	0x00001ce1
	...
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
	}

	/* Check to set continuously clock read update mode. */
	if (config->continuously_update) {
      ac:	00002021 	.word	0x00002021

000000b0 <__do_global_dtors_aux>:
      b0:	b510      	push	{r4, lr}
      b2:	4c06      	ldr	r4, [pc, #24]	; (cc <__do_global_dtors_aux+0x1c>)
		/* Set continuously mode. */
		rtc_module->MODE0.READREQ.reg |= RTC_READREQ_RCONT;
      b4:	7823      	ldrb	r3, [r4, #0]
      b6:	2b00      	cmp	r3, #0
      b8:	d107      	bne.n	ca <__do_global_dtors_aux+0x1a>
      ba:	4b05      	ldr	r3, [pc, #20]	; (d0 <__do_global_dtors_aux+0x20>)
      bc:	2b00      	cmp	r3, #0
      be:	d002      	beq.n	c6 <__do_global_dtors_aux+0x16>
				/* Set clear on match. */
				rtc_module->MODE0.CTRL.reg |= RTC_MODE0_CTRL_MATCHCLR;
			}
			/* Set compare values. */
			for (uint8_t i = 0; i < RTC_NUM_OF_COMP32; i++) {
				while (rtc_count_is_syncing(module)) {
      c0:	4804      	ldr	r0, [pc, #16]	; (d4 <__do_global_dtors_aux+0x24>)
      c2:	e000      	b.n	c6 <__do_global_dtors_aux+0x16>
	_rtc_instance[_rtc_get_inst_index(hw)] = module;
#  endif

	/* Set config and return status. */
	return _rtc_count_set_config(module, config);
}
      c4:	bf00      	nop
      c6:	2301      	movs	r3, #1
      c8:	7023      	strb	r3, [r4, #0]
      ca:	bd10      	pop	{r4, pc}
      cc:	20000070 	.word	0x20000070
      d0:	00000000 	.word	0x00000000
      d4:	0000606c 	.word	0x0000606c

000000d8 <frame_dummy>:
      d8:	b508      	push	{r3, lr}
      da:	4b08      	ldr	r3, [pc, #32]	; (fc <frame_dummy+0x24>)
      dc:	2b00      	cmp	r3, #0
      de:	d003      	beq.n	e8 <frame_dummy+0x10>
      e0:	4807      	ldr	r0, [pc, #28]	; (100 <frame_dummy+0x28>)
      e2:	4908      	ldr	r1, [pc, #32]	; (104 <frame_dummy+0x2c>)
      e4:	e000      	b.n	e8 <frame_dummy+0x10>
      e6:	bf00      	nop
      e8:	4807      	ldr	r0, [pc, #28]	; (108 <frame_dummy+0x30>)
      ea:	6803      	ldr	r3, [r0, #0]
      ec:	2b00      	cmp	r3, #0
      ee:	d003      	beq.n	f8 <frame_dummy+0x20>
      f0:	4b06      	ldr	r3, [pc, #24]	; (10c <frame_dummy+0x34>)
      f2:	2b00      	cmp	r3, #0
      f4:	d000      	beq.n	f8 <frame_dummy+0x20>
      f6:	4798      	blx	r3
      f8:	bd08      	pop	{r3, pc}
      fa:	46c0      	nop			; (mov r8, r8)
      fc:	00000000 	.word	0x00000000
     100:	0000606c 	.word	0x0000606c
     104:	20000074 	.word	0x20000074
     108:	0000606c 	.word	0x0000606c
     10c:	00000000 	.word	0x00000000

00000110 <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
     110:	b510      	push	{r4, lr}
	cycles_per_ms = system_gclk_gen_get_hz(0);
     112:	2000      	movs	r0, #0
     114:	4b08      	ldr	r3, [pc, #32]	; (138 <delay_init+0x28>)
     116:	4798      	blx	r3
	cycles_per_ms /= 1000;
     118:	4c08      	ldr	r4, [pc, #32]	; (13c <delay_init+0x2c>)
     11a:	21fa      	movs	r1, #250	; 0xfa
     11c:	0089      	lsls	r1, r1, #2
     11e:	47a0      	blx	r4
     120:	4b07      	ldr	r3, [pc, #28]	; (140 <delay_init+0x30>)
     122:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
     124:	21fa      	movs	r1, #250	; 0xfa
     126:	0089      	lsls	r1, r1, #2
     128:	47a0      	blx	r4
     12a:	4b06      	ldr	r3, [pc, #24]	; (144 <delay_init+0x34>)
     12c:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
     12e:	2205      	movs	r2, #5
     130:	4b05      	ldr	r3, [pc, #20]	; (148 <delay_init+0x38>)
     132:	601a      	str	r2, [r3, #0]
}
     134:	bd10      	pop	{r4, pc}
     136:	46c0      	nop			; (mov r8, r8)
     138:	000019e9 	.word	0x000019e9
     13c:	00005619 	.word	0x00005619
     140:	20000004 	.word	0x20000004
     144:	20000000 	.word	0x20000000
     148:	e000e010 	.word	0xe000e010

0000014c <delay_cycles_us>:
 *
 * \param n  Number of microseconds to wait
 */
void delay_cycles_us(
		uint32_t n)
{
     14c:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 10u */
		delay_cycles(cycles_per_us);
     14e:	4b08      	ldr	r3, [pc, #32]	; (170 <delay_cycles_us+0x24>)
     150:	681c      	ldr	r4, [r3, #0]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
     152:	4a08      	ldr	r2, [pc, #32]	; (174 <delay_cycles_us+0x28>)
		SysTick->VAL = 0;
     154:	2500      	movs	r5, #0

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     156:	2180      	movs	r1, #128	; 0x80
     158:	0249      	lsls	r1, r1, #9
 * \param n  Number of microseconds to wait
 */
void delay_cycles_us(
		uint32_t n)
{
	while (n--) {
     15a:	e006      	b.n	16a <delay_cycles_us+0x1e>
 * \param n  Number of cycles to delay
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
     15c:	2c00      	cmp	r4, #0
     15e:	d004      	beq.n	16a <delay_cycles_us+0x1e>
		SysTick->LOAD = n;
     160:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
     162:	6095      	str	r5, [r2, #8]

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     164:	6813      	ldr	r3, [r2, #0]
     166:	420b      	tst	r3, r1
     168:	d0fc      	beq.n	164 <delay_cycles_us+0x18>
     16a:	3801      	subs	r0, #1
     16c:	d2f6      	bcs.n	15c <delay_cycles_us+0x10>
		/* Devide up to blocks of 10u */
		delay_cycles(cycles_per_us);
	}
}
     16e:	bd30      	pop	{r4, r5, pc}
     170:	20000000 	.word	0x20000000
     174:	e000e010 	.word	0xe000e010

00000178 <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
     178:	4b0c      	ldr	r3, [pc, #48]	; (1ac <cpu_irq_enter_critical+0x34>)
     17a:	681b      	ldr	r3, [r3, #0]
     17c:	2b00      	cmp	r3, #0
     17e:	d110      	bne.n	1a2 <cpu_irq_enter_critical+0x2a>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
     180:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
     184:	2b00      	cmp	r3, #0
     186:	d109      	bne.n	19c <cpu_irq_enter_critical+0x24>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
     188:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
     18a:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
     18e:	2200      	movs	r2, #0
     190:	4b07      	ldr	r3, [pc, #28]	; (1b0 <cpu_irq_enter_critical+0x38>)
     192:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
     194:	2201      	movs	r2, #1
     196:	4b07      	ldr	r3, [pc, #28]	; (1b4 <cpu_irq_enter_critical+0x3c>)
     198:	701a      	strb	r2, [r3, #0]
     19a:	e002      	b.n	1a2 <cpu_irq_enter_critical+0x2a>
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
     19c:	2200      	movs	r2, #0
     19e:	4b05      	ldr	r3, [pc, #20]	; (1b4 <cpu_irq_enter_critical+0x3c>)
     1a0:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
     1a2:	4b02      	ldr	r3, [pc, #8]	; (1ac <cpu_irq_enter_critical+0x34>)
     1a4:	681a      	ldr	r2, [r3, #0]
     1a6:	3201      	adds	r2, #1
     1a8:	601a      	str	r2, [r3, #0]
}
     1aa:	4770      	bx	lr
     1ac:	2000008c 	.word	0x2000008c
     1b0:	20000008 	.word	0x20000008
     1b4:	20000090 	.word	0x20000090

000001b8 <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
     1b8:	4b08      	ldr	r3, [pc, #32]	; (1dc <cpu_irq_leave_critical+0x24>)
     1ba:	681a      	ldr	r2, [r3, #0]
     1bc:	3a01      	subs	r2, #1
     1be:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
     1c0:	681b      	ldr	r3, [r3, #0]
     1c2:	2b00      	cmp	r3, #0
     1c4:	d109      	bne.n	1da <cpu_irq_leave_critical+0x22>
     1c6:	4b06      	ldr	r3, [pc, #24]	; (1e0 <cpu_irq_leave_critical+0x28>)
     1c8:	781b      	ldrb	r3, [r3, #0]
     1ca:	2b00      	cmp	r3, #0
     1cc:	d005      	beq.n	1da <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
     1ce:	2201      	movs	r2, #1
     1d0:	4b04      	ldr	r3, [pc, #16]	; (1e4 <cpu_irq_leave_critical+0x2c>)
     1d2:	701a      	strb	r2, [r3, #0]
     1d4:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
     1d8:	b662      	cpsie	i
	}
}
     1da:	4770      	bx	lr
     1dc:	2000008c 	.word	0x2000008c
     1e0:	20000090 	.word	0x20000090
     1e4:	20000008 	.word	0x20000008

000001e8 <system_board_init>:




void system_board_init(void)
{
     1e8:	b5f0      	push	{r4, r5, r6, r7, lr}
     1ea:	4647      	mov	r7, r8
     1ec:	b480      	push	{r7}
     1ee:	b082      	sub	sp, #8
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
     1f0:	ac01      	add	r4, sp, #4
     1f2:	2601      	movs	r6, #1
     1f4:	7066      	strb	r6, [r4, #1]
	config->powersave  = false;
     1f6:	2700      	movs	r7, #0
     1f8:	70a7      	strb	r7, [r4, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Configure LEDs as outputs, turn them off */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
     1fa:	7026      	strb	r6, [r4, #0]
	port_pin_set_config(LED_0_PIN, &pin_conf);
     1fc:	2013      	movs	r0, #19
     1fe:	1c21      	adds	r1, r4, #0
     200:	4d27      	ldr	r5, [pc, #156]	; (2a0 <system_board_init+0xb8>)
     202:	47a8      	blx	r5
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     204:	4a27      	ldr	r2, [pc, #156]	; (2a4 <system_board_init+0xbc>)
     206:	4690      	mov	r8, r2
     208:	2380      	movs	r3, #128	; 0x80
     20a:	031b      	lsls	r3, r3, #12
     20c:	6193      	str	r3, [r2, #24]
	port_pin_set_output_level(LED_0_PIN, LED_0_INACTIVE);

	/* Set buttons as inputs */
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
     20e:	7027      	strb	r7, [r4, #0]
	pin_conf.input_pull = PORT_PIN_PULL_UP;
     210:	7066      	strb	r6, [r4, #1]
	port_pin_set_config(BUTTON_0_PIN, &pin_conf);
     212:	201c      	movs	r0, #28
     214:	1c21      	adds	r1, r4, #0
     216:	47a8      	blx	r5
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
     218:	7066      	strb	r6, [r4, #1]
	config->powersave  = false;
     21a:	70a7      	strb	r7, [r4, #2]
	
#ifdef CONF_BOARD_AT86RFX	

	port_get_config_defaults(&pin_conf);
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
     21c:	7026      	strb	r6, [r4, #0]
	port_pin_set_config(AT86RFX_SPI_SCK, &pin_conf);
     21e:	2052      	movs	r0, #82	; 0x52
     220:	1c21      	adds	r1, r4, #0
     222:	47a8      	blx	r5
	port_pin_set_config(AT86RFX_SPI_MOSI, &pin_conf);
     224:	203e      	movs	r0, #62	; 0x3e
     226:	1c21      	adds	r1, r4, #0
     228:	47a8      	blx	r5
	port_pin_set_config(AT86RFX_SPI_CS, &pin_conf);
     22a:	203f      	movs	r0, #63	; 0x3f
     22c:	1c21      	adds	r1, r4, #0
     22e:	47a8      	blx	r5
	port_pin_set_config(AT86RFX_RST_PIN, &pin_conf);
     230:	202f      	movs	r0, #47	; 0x2f
     232:	1c21      	adds	r1, r4, #0
     234:	47a8      	blx	r5
	port_pin_set_config(AT86RFX_SLP_PIN, &pin_conf);
     236:	2014      	movs	r0, #20
     238:	1c21      	adds	r1, r4, #0
     23a:	47a8      	blx	r5
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     23c:	2280      	movs	r2, #128	; 0x80
     23e:	02d2      	lsls	r2, r2, #11
     240:	4b19      	ldr	r3, [pc, #100]	; (2a8 <system_board_init+0xc0>)
     242:	619a      	str	r2, [r3, #24]
     244:	3b80      	subs	r3, #128	; 0x80
     246:	2280      	movs	r2, #128	; 0x80
     248:	05d2      	lsls	r2, r2, #23
     24a:	619a      	str	r2, [r3, #24]
     24c:	2280      	movs	r2, #128	; 0x80
     24e:	0612      	lsls	r2, r2, #24
     250:	619a      	str	r2, [r3, #24]
     252:	2280      	movs	r2, #128	; 0x80
     254:	0212      	lsls	r2, r2, #8
     256:	619a      	str	r2, [r3, #24]
     258:	2380      	movs	r3, #128	; 0x80
     25a:	035b      	lsls	r3, r3, #13
     25c:	4642      	mov	r2, r8
     25e:	6193      	str	r3, [r2, #24]
	port_pin_set_output_level(AT86RFX_SPI_MOSI, true);
	port_pin_set_output_level(AT86RFX_SPI_CS, true);
	port_pin_set_output_level(AT86RFX_RST_PIN, true);
	port_pin_set_output_level(AT86RFX_SLP_PIN, true);

	pin_conf.direction  = PORT_PIN_DIR_INPUT;
     260:	7027      	strb	r7, [r4, #0]
	port_pin_set_config(AT86RFX_SPI_MISO, &pin_conf);
     262:	2053      	movs	r0, #83	; 0x53
     264:	1c21      	adds	r1, r4, #0
     266:	47a8      	blx	r5
	
	/* SAMR21 Antenna Diversity Configuration */

	PM->APBCMASK.reg |= (1<<PM_APBCMASK_RFCTRL_Pos);
     268:	4b10      	ldr	r3, [pc, #64]	; (2ac <system_board_init+0xc4>)
     26a:	6a19      	ldr	r1, [r3, #32]
     26c:	2280      	movs	r2, #128	; 0x80
     26e:	0392      	lsls	r2, r2, #14
     270:	430a      	orrs	r2, r1
     272:	621a      	str	r2, [r3, #32]
		
	/*Pins  PA12/RFCTRL2 and PA09/RFCTRL1 are used as DIG1 and DIG2 pins respectively in SAMR21 Xplained Pro*/	
	
	/* FECTRL register is Written with value 4 => F2CFG = 00 and F1CFG = 01 */	
	REG_RFCTRL_FECFG = RFCTRL_CFG_ANT_DIV;
     274:	2204      	movs	r2, #4
     276:	4b0e      	ldr	r3, [pc, #56]	; (2b0 <system_board_init+0xc8>)
     278:	801a      	strh	r2, [r3, #0]
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     27a:	466b      	mov	r3, sp
     27c:	709e      	strb	r6, [r3, #2]
	config->powersave    = false;
     27e:	70df      	strb	r7, [r3, #3]
	struct system_pinmux_config config_pinmux;
	system_pinmux_get_config_defaults(&config_pinmux);
	
	/*MUX Position is 'F' i.e 5 for FECTRL Function and is same for all  FECTRL supported pins
	 * as provided in the data sheet */
	config_pinmux.mux_position = MUX_PA09F_RFCTRL_FECTRL1 ;
     280:	2305      	movs	r3, #5
     282:	466a      	mov	r2, sp
     284:	7013      	strb	r3, [r2, #0]
	
	config_pinmux.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT;	
     286:	7056      	strb	r6, [r2, #1]
	system_pinmux_pin_set_config(PIN_RFCTRL1, &config_pinmux);
     288:	2009      	movs	r0, #9
     28a:	4669      	mov	r1, sp
     28c:	4c09      	ldr	r4, [pc, #36]	; (2b4 <system_board_init+0xcc>)
     28e:	47a0      	blx	r4
	system_pinmux_pin_set_config(PIN_RFCTRL2, &config_pinmux);
     290:	200c      	movs	r0, #12
     292:	4669      	mov	r1, sp
     294:	47a0      	blx	r4
#endif

}
     296:	b002      	add	sp, #8
     298:	bc04      	pop	{r2}
     29a:	4690      	mov	r8, r2
     29c:	bdf0      	pop	{r4, r5, r6, r7, pc}
     29e:	46c0      	nop			; (mov r8, r8)
     2a0:	000004a9 	.word	0x000004a9
     2a4:	41004400 	.word	0x41004400
     2a8:	41004500 	.word	0x41004500
     2ac:	40000400 	.word	0x40000400
     2b0:	42005400 	.word	0x42005400
     2b4:	00001bdd 	.word	0x00001bdd

000002b8 <extint_register_callback>:
	/* Sanity check arguments */
	Assert(callback);

	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
     2b8:	2317      	movs	r3, #23
	const enum extint_callback_type type)
{
	/* Sanity check arguments */
	Assert(callback);

	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
     2ba:	2a00      	cmp	r2, #0
     2bc:	d10f      	bne.n	2de <extint_register_callback+0x26>
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	if (_extint_dev.callbacks[channel] == NULL) {
     2be:	008b      	lsls	r3, r1, #2
     2c0:	4a08      	ldr	r2, [pc, #32]	; (2e4 <extint_register_callback+0x2c>)
     2c2:	589a      	ldr	r2, [r3, r2]
     2c4:	2a00      	cmp	r2, #0
     2c6:	d104      	bne.n	2d2 <extint_register_callback+0x1a>
		_extint_dev.callbacks[channel] = callback;
     2c8:	1c19      	adds	r1, r3, #0
     2ca:	4b06      	ldr	r3, [pc, #24]	; (2e4 <extint_register_callback+0x2c>)
     2cc:	50c8      	str	r0, [r1, r3]
		return STATUS_OK;
     2ce:	2300      	movs	r3, #0
     2d0:	e005      	b.n	2de <extint_register_callback+0x26>
	} else if (_extint_dev.callbacks[channel] == callback) {
		return STATUS_OK;
	}

	return STATUS_ERR_ALREADY_INITIALIZED;
     2d2:	231d      	movs	r3, #29

	if (_extint_dev.callbacks[channel] == NULL) {
		_extint_dev.callbacks[channel] = callback;
		return STATUS_OK;
	} else if (_extint_dev.callbacks[channel] == callback) {
		return STATUS_OK;
     2d4:	1a12      	subs	r2, r2, r0
     2d6:	1e50      	subs	r0, r2, #1
     2d8:	4182      	sbcs	r2, r0
     2da:	4252      	negs	r2, r2
     2dc:	4013      	ands	r3, r2
	}

	return STATUS_ERR_ALREADY_INITIALIZED;
}
     2de:	1c18      	adds	r0, r3, #0
     2e0:	4770      	bx	lr
     2e2:	46c0      	nop			; (mov r8, r8)
     2e4:	20000e0c 	.word	0x20000e0c

000002e8 <extint_chan_enable_callback>:

		eic->INTENSET.reg = (1UL << channel);
	}
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
     2e8:	2317      	movs	r3, #23
 */
enum status_code extint_chan_enable_callback(
	const uint8_t channel,
	const enum extint_callback_type type)
{
	if (type == EXTINT_CALLBACK_TYPE_DETECT) {
     2ea:	2900      	cmp	r1, #0
     2ec:	d107      	bne.n	2fe <extint_chan_enable_callback+0x16>
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
     2ee:	2300      	movs	r3, #0
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
	uint8_t eic_index = (channel / 32);

	if (eic_index < EIC_INST_NUM) {
     2f0:	281f      	cmp	r0, #31
     2f2:	d800      	bhi.n	2f6 <extint_chan_enable_callback+0xe>
		/* Array of available EICs. */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
     2f4:	4b03      	ldr	r3, [pc, #12]	; (304 <extint_chan_enable_callback+0x1c>)
		Eic *const eic = _extint_get_eic_from_channel(channel);

		eic->INTENSET.reg = (1UL << channel);
     2f6:	2201      	movs	r2, #1
     2f8:	4082      	lsls	r2, r0
     2fa:	60da      	str	r2, [r3, #12]
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
     2fc:	2300      	movs	r3, #0
}
     2fe:	1c18      	adds	r0, r3, #0
     300:	4770      	bx	lr
     302:	46c0      	nop			; (mov r8, r8)
     304:	40001800 	.word	0x40001800

00000308 <extint_chan_disable_callback>:

		eic->INTENCLR.reg = (1UL << channel);
	}
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
     308:	2317      	movs	r3, #23
 */
enum status_code extint_chan_disable_callback(
	const uint8_t channel,
	const enum extint_callback_type type)
{
	if (type == EXTINT_CALLBACK_TYPE_DETECT) {
     30a:	2900      	cmp	r1, #0
     30c:	d107      	bne.n	31e <extint_chan_disable_callback+0x16>
	} else {
		Assert(false);
		return NULL;
     30e:	2300      	movs	r3, #0
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
	uint8_t eic_index = (channel / 32);

	if (eic_index < EIC_INST_NUM) {
     310:	281f      	cmp	r0, #31
     312:	d800      	bhi.n	316 <extint_chan_disable_callback+0xe>
		/* Array of available EICs. */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
     314:	4b03      	ldr	r3, [pc, #12]	; (324 <extint_chan_disable_callback+0x1c>)
		Eic *const eic = _extint_get_eic_from_channel(channel);

		eic->INTENCLR.reg = (1UL << channel);
     316:	2201      	movs	r2, #1
     318:	4082      	lsls	r2, r0
     31a:	609a      	str	r2, [r3, #8]
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
     31c:	2300      	movs	r3, #0
}
     31e:	1c18      	adds	r0, r3, #0
     320:	4770      	bx	lr
     322:	46c0      	nop			; (mov r8, r8)
     324:	40001800 	.word	0x40001800

00000328 <EIC_Handler>:
	return _current_channel;
}

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
     328:	b570      	push	{r4, r5, r6, lr}
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     32a:	2200      	movs	r2, #0
     32c:	4b16      	ldr	r3, [pc, #88]	; (388 <EIC_Handler+0x60>)
     32e:	701a      	strb	r2, [r3, #0]
     330:	2300      	movs	r3, #0
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
     332:	261f      	movs	r6, #31
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
     334:	4d15      	ldr	r5, [pc, #84]	; (38c <EIC_Handler+0x64>)

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     336:	4c14      	ldr	r4, [pc, #80]	; (388 <EIC_Handler+0x60>)
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
	uint8_t eic_index = (channel / 32);

	if (eic_index < EIC_INST_NUM) {
     338:	2b1f      	cmp	r3, #31
     33a:	d910      	bls.n	35e <EIC_Handler+0x36>
     33c:	e019      	b.n	372 <EIC_Handler+0x4a>
		/* Array of available EICs. */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
     33e:	4914      	ldr	r1, [pc, #80]	; (390 <EIC_Handler+0x68>)
     340:	e000      	b.n	344 <EIC_Handler+0x1c>
	} else {
		Assert(false);
		return NULL;
     342:	2100      	movs	r1, #0
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));

	eic_module->INTFLAG.reg = eic_mask;
     344:	610a      	str	r2, [r1, #16]
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
     346:	009b      	lsls	r3, r3, #2
     348:	595b      	ldr	r3, [r3, r5]
     34a:	2b00      	cmp	r3, #0
     34c:	d000      	beq.n	350 <EIC_Handler+0x28>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
     34e:	4798      	blx	r3

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     350:	7823      	ldrb	r3, [r4, #0]
     352:	3301      	adds	r3, #1
     354:	b2db      	uxtb	r3, r3
     356:	7023      	strb	r3, [r4, #0]
     358:	2b0f      	cmp	r3, #15
     35a:	d814      	bhi.n	386 <EIC_Handler+0x5e>
     35c:	e7ec      	b.n	338 <EIC_Handler+0x10>
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
     35e:	1c32      	adds	r2, r6, #0
     360:	401a      	ands	r2, r3
     362:	2101      	movs	r1, #1
     364:	4091      	lsls	r1, r2
     366:	1c0a      	adds	r2, r1, #0

	return (eic_module->INTFLAG.reg & eic_mask);
     368:	4909      	ldr	r1, [pc, #36]	; (390 <EIC_Handler+0x68>)
     36a:	6909      	ldr	r1, [r1, #16]
		if (extint_chan_is_detected(_current_channel)) {
     36c:	4211      	tst	r1, r2
     36e:	d1e6      	bne.n	33e <EIC_Handler+0x16>
     370:	e7ee      	b.n	350 <EIC_Handler+0x28>
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
     372:	1c32      	adds	r2, r6, #0
     374:	401a      	ands	r2, r3
     376:	2101      	movs	r1, #1
     378:	4091      	lsls	r1, r2
     37a:	1c0a      	adds	r2, r1, #0

	return (eic_module->INTFLAG.reg & eic_mask);
     37c:	2100      	movs	r1, #0
     37e:	6909      	ldr	r1, [r1, #16]
     380:	4211      	tst	r1, r2
     382:	d1de      	bne.n	342 <EIC_Handler+0x1a>
     384:	e7e4      	b.n	350 <EIC_Handler+0x28>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
			}
		}
	}
}
     386:	bd70      	pop	{r4, r5, r6, pc}
     388:	20000e08 	.word	0x20000e08
     38c:	20000e0c 	.word	0x20000e0c
     390:	40001800 	.word	0x40001800

00000394 <_extint_enable>:
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	/* Enable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRL.reg |= EIC_CTRL_ENABLE;
     394:	4b05      	ldr	r3, [pc, #20]	; (3ac <_extint_enable+0x18>)
     396:	7819      	ldrb	r1, [r3, #0]
     398:	2202      	movs	r2, #2
     39a:	430a      	orrs	r2, r1
     39c:	701a      	strb	r2, [r3, #0]
static inline bool extint_is_syncing(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
     39e:	1c1a      	adds	r2, r3, #0
     3a0:	7853      	ldrb	r3, [r2, #1]
     3a2:	b25b      	sxtb	r3, r3
     3a4:	2b00      	cmp	r3, #0
     3a6:	dbfb      	blt.n	3a0 <_extint_enable+0xc>
	}

	while (extint_is_syncing()) {
		/* Wait for all hardware modules to complete synchronization */
	}
}
     3a8:	4770      	bx	lr
     3aa:	46c0      	nop			; (mov r8, r8)
     3ac:	40001800 	.word	0x40001800

000003b0 <_system_extint_init>:
 * \note When SYSTEM module is used, this function will be invoked by
 * \ref system_init() automatically if the module is included.
 */
void _system_extint_init(void);
void _system_extint_init(void)
{
     3b0:	b500      	push	{lr}
     3b2:	b083      	sub	sp, #12
     3b4:	4b12      	ldr	r3, [pc, #72]	; (400 <_system_extint_init+0x50>)
     3b6:	6999      	ldr	r1, [r3, #24]
     3b8:	2240      	movs	r2, #64	; 0x40
     3ba:	430a      	orrs	r2, r1
     3bc:	619a      	str	r2, [r3, #24]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
     3be:	a901      	add	r1, sp, #4
     3c0:	2300      	movs	r3, #0
     3c2:	700b      	strb	r3, [r1, #0]

	/* Configure the generic clock for the module and enable it */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = EXTINT_CLOCK_SOURCE;
	system_gclk_chan_set_config(EIC_GCLK_ID, &gclk_chan_conf);
     3c4:	2005      	movs	r0, #5
     3c6:	4b0f      	ldr	r3, [pc, #60]	; (404 <_system_extint_init+0x54>)
     3c8:	4798      	blx	r3

	/* Enable the clock anyway, since when needed it will be requested
	 * by External Interrupt driver */
	system_gclk_chan_enable(EIC_GCLK_ID);
     3ca:	2005      	movs	r0, #5
     3cc:	4b0e      	ldr	r3, [pc, #56]	; (408 <_system_extint_init+0x58>)
     3ce:	4798      	blx	r3

	/* Reset all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRL.reg |= EIC_CTRL_SWRST;
     3d0:	4b0e      	ldr	r3, [pc, #56]	; (40c <_system_extint_init+0x5c>)
     3d2:	7819      	ldrb	r1, [r3, #0]
     3d4:	2201      	movs	r2, #1
     3d6:	430a      	orrs	r2, r1
     3d8:	701a      	strb	r2, [r3, #0]
static inline bool extint_is_syncing(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
     3da:	1c1a      	adds	r2, r3, #0
     3dc:	7853      	ldrb	r3, [r2, #1]
     3de:	b25b      	sxtb	r3, r3
     3e0:	2b00      	cmp	r3, #0
     3e2:	dbfb      	blt.n	3dc <_system_extint_init+0x2c>
     3e4:	4b0a      	ldr	r3, [pc, #40]	; (410 <_system_extint_init+0x60>)
     3e6:	1c19      	adds	r1, r3, #0
     3e8:	3140      	adds	r1, #64	; 0x40

	/* Reset the software module */
#if EXTINT_CALLBACK_MODE == true
	/* Clear callback registration table */
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
		_extint_dev.callbacks[j] = NULL;
     3ea:	2200      	movs	r2, #0
     3ec:	c304      	stmia	r3!, {r2}
	}

	/* Reset the software module */
#if EXTINT_CALLBACK_MODE == true
	/* Clear callback registration table */
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
     3ee:	428b      	cmp	r3, r1
     3f0:	d1fc      	bne.n	3ec <_system_extint_init+0x3c>
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     3f2:	2210      	movs	r2, #16
     3f4:	4b07      	ldr	r3, [pc, #28]	; (414 <_system_extint_init+0x64>)
     3f6:	601a      	str	r2, [r3, #0]
	}
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_EIC);
#endif

	/* Enables the driver for further use */
	_extint_enable();
     3f8:	4b07      	ldr	r3, [pc, #28]	; (418 <_system_extint_init+0x68>)
     3fa:	4798      	blx	r3
}
     3fc:	b003      	add	sp, #12
     3fe:	bd00      	pop	{pc}
     400:	40000400 	.word	0x40000400
     404:	00001b01 	.word	0x00001b01
     408:	00001a75 	.word	0x00001a75
     40c:	40001800 	.word	0x40001800
     410:	20000e0c 	.word	0x20000e0c
     414:	e000e100 	.word	0xe000e100
     418:	00000395 	.word	0x00000395

0000041c <extint_chan_get_config_defaults>:
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->gpio_pin            = 0;
     41c:	2300      	movs	r3, #0
     41e:	6003      	str	r3, [r0, #0]
	config->gpio_pin_mux        = 0;
     420:	6043      	str	r3, [r0, #4]
	config->gpio_pin_pull       = EXTINT_PULL_UP;
     422:	2201      	movs	r2, #1
     424:	7202      	strb	r2, [r0, #8]
	config->wake_if_sleeping    = true;
     426:	7242      	strb	r2, [r0, #9]
	config->filter_input_signal = false;
     428:	7283      	strb	r3, [r0, #10]
	config->detection_criteria  = EXTINT_DETECT_FALLING;
     42a:	2302      	movs	r3, #2
     42c:	72c3      	strb	r3, [r0, #11]
}
     42e:	4770      	bx	lr

00000430 <extint_chan_set_config>:

 */
void extint_chan_set_config(
		const uint8_t channel,
		const struct extint_chan_conf *const config)
{
     430:	b5f0      	push	{r4, r5, r6, r7, lr}
     432:	b083      	sub	sp, #12
     434:	1c05      	adds	r5, r0, #0
     436:	1c0c      	adds	r4, r1, #0
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     438:	a901      	add	r1, sp, #4
     43a:	2300      	movs	r3, #0
     43c:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     43e:	70cb      	strb	r3, [r1, #3]
			config->detection_criteria)));

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = config->gpio_pin_mux;
     440:	6863      	ldr	r3, [r4, #4]
     442:	700b      	strb	r3, [r1, #0]
	pinmux_config.direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->gpio_pin_pull;
     444:	7a23      	ldrb	r3, [r4, #8]
     446:	708b      	strb	r3, [r1, #2]
	system_pinmux_pin_set_config(config->gpio_pin, &pinmux_config);
     448:	7820      	ldrb	r0, [r4, #0]
     44a:	4b15      	ldr	r3, [pc, #84]	; (4a0 <extint_chan_set_config+0x70>)
     44c:	4798      	blx	r3
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
     44e:	2300      	movs	r3, #0
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
	uint8_t eic_index = (channel / 32);

	if (eic_index < EIC_INST_NUM) {
     450:	2d1f      	cmp	r5, #31
     452:	d800      	bhi.n	456 <extint_chan_set_config+0x26>
		/* Array of available EICs. */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
     454:	4b13      	ldr	r3, [pc, #76]	; (4a4 <extint_chan_set_config+0x74>)

	/* Get a pointer to the module hardware instance */
	Eic *const EIC_module = _extint_get_eic_from_channel(channel);

	uint32_t config_pos = (4 * (channel % 8));
     456:	2107      	movs	r1, #7
     458:	4029      	ands	r1, r5
     45a:	0089      	lsls	r1, r1, #2
	uint32_t new_config;

	/* Determine the channel's new edge detection configuration */
	new_config = (config->detection_criteria << EIC_CONFIG_SENSE0_Pos);
     45c:	7ae0      	ldrb	r0, [r4, #11]

	/* Enable the hardware signal filter if requested in the config */
	if (config->filter_input_signal) {
     45e:	7aa2      	ldrb	r2, [r4, #10]
     460:	2a00      	cmp	r2, #0
     462:	d001      	beq.n	468 <extint_chan_set_config+0x38>
		new_config |= EIC_CONFIG_FILTEN0;
     464:	2208      	movs	r2, #8
     466:	4310      	orrs	r0, r2
     468:	08ea      	lsrs	r2, r5, #3
     46a:	0092      	lsls	r2, r2, #2
     46c:	189a      	adds	r2, r3, r2
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
		= (EIC_module->CONFIG[channel / 8].reg &
     46e:	6996      	ldr	r6, [r2, #24]
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
			(new_config << config_pos);
     470:	4088      	lsls	r0, r1
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
		= (EIC_module->CONFIG[channel / 8].reg &
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
     472:	270f      	movs	r7, #15
     474:	408f      	lsls	r7, r1
		new_config |= EIC_CONFIG_FILTEN0;
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
		= (EIC_module->CONFIG[channel / 8].reg &
     476:	43be      	bics	r6, r7
     478:	1c31      	adds	r1, r6, #0
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
     47a:	4301      	orrs	r1, r0
		new_config |= EIC_CONFIG_FILTEN0;
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
		= (EIC_module->CONFIG[channel / 8].reg &
     47c:	6191      	str	r1, [r2, #24]
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
			(new_config << config_pos);

	/* Set the channel's new wake up mode setting */
	if (config->wake_if_sleeping) {
     47e:	7a62      	ldrb	r2, [r4, #9]
     480:	2a00      	cmp	r2, #0
     482:	d006      	beq.n	492 <extint_chan_set_config+0x62>
		EIC_module->WAKEUP.reg |=  (1UL << channel);
     484:	695a      	ldr	r2, [r3, #20]
     486:	2101      	movs	r1, #1
     488:	40a9      	lsls	r1, r5
     48a:	1c0d      	adds	r5, r1, #0
     48c:	4315      	orrs	r5, r2
     48e:	615d      	str	r5, [r3, #20]
     490:	e004      	b.n	49c <extint_chan_set_config+0x6c>
	} else {
		EIC_module->WAKEUP.reg &= ~(1UL << channel);
     492:	695a      	ldr	r2, [r3, #20]
     494:	2101      	movs	r1, #1
     496:	40a9      	lsls	r1, r5
     498:	438a      	bics	r2, r1
     49a:	615a      	str	r2, [r3, #20]
	}
}
     49c:	b003      	add	sp, #12
     49e:	bdf0      	pop	{r4, r5, r6, r7, pc}
     4a0:	00001bdd 	.word	0x00001bdd
     4a4:	40001800 	.word	0x40001800

000004a8 <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
     4a8:	b500      	push	{lr}
     4aa:	b083      	sub	sp, #12
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
     4ac:	ab01      	add	r3, sp, #4
     4ae:	2280      	movs	r2, #128	; 0x80
     4b0:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
     4b2:	780a      	ldrb	r2, [r1, #0]
     4b4:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
     4b6:	784a      	ldrb	r2, [r1, #1]
     4b8:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
     4ba:	788a      	ldrb	r2, [r1, #2]
     4bc:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
     4be:	1c19      	adds	r1, r3, #0
     4c0:	4b01      	ldr	r3, [pc, #4]	; (4c8 <port_pin_set_config+0x20>)
     4c2:	4798      	blx	r3
}
     4c4:	b003      	add	sp, #12
     4c6:	bd00      	pop	{pc}
     4c8:	00001bdd 	.word	0x00001bdd

000004cc <RTC_Handler>:
/**
 * \internal ISR handler for RTC
 */
#if (RTC_INST_NUM == 1)
void RTC_Handler(void)
{
     4cc:	b510      	push	{r4, lr}
 *
 * \param [in] instance_index  Default value 0
 */
static void _rtc_interrupt_handler(const uint32_t instance_index)
{
	struct rtc_module *module = _rtc_instance[instance_index];
     4ce:	4b12      	ldr	r3, [pc, #72]	; (518 <RTC_Handler+0x4c>)
     4d0:	681b      	ldr	r3, [r3, #0]

	Rtc *const rtc_module = module->hw;
     4d2:	681c      	ldr	r4, [r3, #0]

	/* Combine callback registered and enabled masks */
	uint16_t callback_mask = module->enabled_callback;
     4d4:	8ada      	ldrh	r2, [r3, #22]
	callback_mask &= module->registered_callback;
     4d6:	8a99      	ldrh	r1, [r3, #20]
     4d8:	1c08      	adds	r0, r1, #0
     4da:	4010      	ands	r0, r2

	/* Read and mask interrupt flag register */
	uint16_t interrupt_status = rtc_module->MODE0.INTFLAG.reg;
     4dc:	7a22      	ldrb	r2, [r4, #8]
	interrupt_status &= rtc_module->MODE0.INTENSET.reg;
     4de:	79e1      	ldrb	r1, [r4, #7]
     4e0:	400a      	ands	r2, r1

	if (interrupt_status & RTC_MODE0_INTFLAG_OVF) {
     4e2:	09d1      	lsrs	r1, r2, #7
     4e4:	d006      	beq.n	4f4 <RTC_Handler+0x28>
		/* Overflow interrupt */
		if (callback_mask & (1 << RTC_COUNT_CALLBACK_OVERFLOW)) {
     4e6:	0741      	lsls	r1, r0, #29
     4e8:	d501      	bpl.n	4ee <RTC_Handler+0x22>
			module->callbacks[RTC_COUNT_CALLBACK_OVERFLOW]();
     4ea:	691b      	ldr	r3, [r3, #16]
     4ec:	4798      	blx	r3
		}

		/* Clear interrupt flag */
		rtc_module->MODE0.INTFLAG.reg = RTC_MODE0_INTFLAG_OVF;
     4ee:	2380      	movs	r3, #128	; 0x80
     4f0:	7223      	strb	r3, [r4, #8]
     4f2:	e010      	b.n	516 <RTC_Handler+0x4a>

	} else if (interrupt_status & RTC_MODE1_INTFLAG_CMP(1 << 0)) {
     4f4:	07d1      	lsls	r1, r2, #31
     4f6:	d506      	bpl.n	506 <RTC_Handler+0x3a>
		/* Compare 0 interrupt */
		if (callback_mask & (1 << RTC_COUNT_CALLBACK_COMPARE_0)) {
     4f8:	07c2      	lsls	r2, r0, #31
     4fa:	d501      	bpl.n	500 <RTC_Handler+0x34>
			module->callbacks[RTC_COUNT_CALLBACK_COMPARE_0]();
     4fc:	689b      	ldr	r3, [r3, #8]
     4fe:	4798      	blx	r3
		}
		/* Clear interrupt flag */
		rtc_module->MODE0.INTFLAG.reg = RTC_MODE1_INTFLAG_CMP(1 << 0);
     500:	2301      	movs	r3, #1
     502:	7223      	strb	r3, [r4, #8]
     504:	e007      	b.n	516 <RTC_Handler+0x4a>

	} else if (interrupt_status & RTC_MODE1_INTFLAG_CMP(1 << 1)) {
     506:	0791      	lsls	r1, r2, #30
     508:	d505      	bpl.n	516 <RTC_Handler+0x4a>
		#if (RTC_NUM_OF_COMP16 > 1) || defined(__DOXYGEN__)
		/* Compare 1 interrupt */
		if (callback_mask & (1 << RTC_COUNT_CALLBACK_COMPARE_1)) {
     50a:	0782      	lsls	r2, r0, #30
     50c:	d501      	bpl.n	512 <RTC_Handler+0x46>
			module->callbacks[RTC_COUNT_CALLBACK_COMPARE_1]();
     50e:	68db      	ldr	r3, [r3, #12]
     510:	4798      	blx	r3
		}
		/* Clear interrupt flag */
		rtc_module->MODE0.INTFLAG.reg = RTC_MODE1_INTFLAG_CMP(1 << 1);
     512:	2302      	movs	r3, #2
     514:	7223      	strb	r3, [r4, #8]
 */
#if (RTC_INST_NUM == 1)
void RTC_Handler(void)
{
	_rtc_interrupt_handler(0);
}
     516:	bd10      	pop	{r4, pc}
     518:	20000e4c 	.word	0x20000e4c

0000051c <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
     51c:	b510      	push	{r4, lr}
     51e:	1c03      	adds	r3, r0, #0
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range. */
	if (baudrate > (external_clock / 2)) {
     520:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     522:	2040      	movs	r0, #64	; 0x40
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range. */
	if (baudrate > (external_clock / 2)) {
     524:	4299      	cmp	r1, r3
     526:	d30c      	bcc.n	542 <_sercom_get_sync_baud_val+0x26>
     528:	2400      	movs	r4, #0
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
		clock_value = clock_value - baudrate;
     52a:	1ac9      	subs	r1, r1, r3
		baud_calculated++;
     52c:	1c60      	adds	r0, r4, #1
     52e:	b280      	uxth	r0, r0
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
     530:	428b      	cmp	r3, r1
     532:	d801      	bhi.n	538 <_sercom_get_sync_baud_val+0x1c>
		clock_value = clock_value - baudrate;
		baud_calculated++;
     534:	1c04      	adds	r4, r0, #0
     536:	e7f8      	b.n	52a <_sercom_get_sync_baud_val+0xe>

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     538:	2040      	movs	r0, #64	; 0x40
	}
	baud_calculated = baud_calculated - 1;

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
     53a:	2cff      	cmp	r4, #255	; 0xff
     53c:	d801      	bhi.n	542 <_sercom_get_sync_baud_val+0x26>
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
     53e:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
     540:	2000      	movs	r0, #0
	}
}
     542:	bd10      	pop	{r4, pc}
     544:	0000      	movs	r0, r0
	...

00000548 <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
     548:	b5f0      	push	{r4, r5, r6, r7, lr}
     54a:	465f      	mov	r7, fp
     54c:	4656      	mov	r6, sl
     54e:	464d      	mov	r5, r9
     550:	4644      	mov	r4, r8
     552:	b4f0      	push	{r4, r5, r6, r7}
     554:	b087      	sub	sp, #28
     556:	1c06      	adds	r6, r0, #0
     558:	1c0d      	adds	r5, r1, #0
     55a:	9204      	str	r2, [sp, #16]
     55c:	aa10      	add	r2, sp, #64	; 0x40
     55e:	7810      	ldrb	r0, [r2, #0]
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1, temp2;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
     560:	1c32      	adds	r2, r6, #0
     562:	4342      	muls	r2, r0
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     564:	2440      	movs	r4, #64	; 0x40
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1, temp2;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
     566:	428a      	cmp	r2, r1
     568:	d900      	bls.n	56c <_sercom_get_async_baud_val+0x24>
     56a:	e0b3      	b.n	6d4 <_sercom_get_async_baud_val+0x18c>
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
     56c:	2b00      	cmp	r3, #0
     56e:	d14b      	bne.n	608 <_sercom_get_async_baud_val+0xc0>
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
     570:	2100      	movs	r1, #0
     572:	1c32      	adds	r2, r6, #0
     574:	4c5e      	ldr	r4, [pc, #376]	; (6f0 <_sercom_get_async_baud_val+0x1a8>)
     576:	47a0      	blx	r4
     578:	4683      	mov	fp, r0
		ratio = long_division(temp1, peripheral_clock);
     57a:	1c2e      	adds	r6, r5, #0
     57c:	2700      	movs	r7, #0
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
     57e:	2000      	movs	r0, #0
     580:	2100      	movs	r1, #0
     582:	2200      	movs	r2, #0
     584:	2300      	movs	r3, #0
	for (i = 63; i >= 0; i--) {
     586:	243f      	movs	r4, #63	; 0x3f
     588:	46a4      	mov	ip, r4
		bit_shift = (uint64_t)1 << i;
     58a:	2501      	movs	r5, #1
     58c:	46a8      	mov	r8, r5
     58e:	9002      	str	r0, [sp, #8]
     590:	9103      	str	r1, [sp, #12]
     592:	4661      	mov	r1, ip
     594:	3920      	subs	r1, #32
     596:	d403      	bmi.n	5a0 <_sercom_get_async_baud_val+0x58>
     598:	4640      	mov	r0, r8
     59a:	4088      	lsls	r0, r1
     59c:	4681      	mov	r9, r0
     59e:	e005      	b.n	5ac <_sercom_get_async_baud_val+0x64>
     5a0:	2120      	movs	r1, #32
     5a2:	4665      	mov	r5, ip
     5a4:	1b4c      	subs	r4, r1, r5
     5a6:	4640      	mov	r0, r8
     5a8:	40e0      	lsrs	r0, r4
     5aa:	4681      	mov	r9, r0
     5ac:	4641      	mov	r1, r8
     5ae:	4664      	mov	r4, ip
     5b0:	40a1      	lsls	r1, r4
     5b2:	468a      	mov	sl, r1

		r = r << 1;
     5b4:	1c10      	adds	r0, r2, #0
     5b6:	1c19      	adds	r1, r3, #0
     5b8:	1880      	adds	r0, r0, r2
     5ba:	4159      	adcs	r1, r3
     5bc:	1c02      	adds	r2, r0, #0
     5be:	1c0b      	adds	r3, r1, #0

		if (n & bit_shift) {
     5c0:	465d      	mov	r5, fp
     5c2:	464c      	mov	r4, r9
     5c4:	4225      	tst	r5, r4
     5c6:	d002      	beq.n	5ce <_sercom_get_async_baud_val+0x86>
			r |= 0x01;
     5c8:	4642      	mov	r2, r8
     5ca:	4302      	orrs	r2, r0
     5cc:	1c0b      	adds	r3, r1, #0
		}

		if (r >= d) {
     5ce:	429f      	cmp	r7, r3
     5d0:	d80c      	bhi.n	5ec <_sercom_get_async_baud_val+0xa4>
     5d2:	d101      	bne.n	5d8 <_sercom_get_async_baud_val+0x90>
     5d4:	4296      	cmp	r6, r2
     5d6:	d809      	bhi.n	5ec <_sercom_get_async_baud_val+0xa4>
			r = r - d;
     5d8:	1b92      	subs	r2, r2, r6
     5da:	41bb      	sbcs	r3, r7
			q |= bit_shift;
     5dc:	4650      	mov	r0, sl
     5de:	9d02      	ldr	r5, [sp, #8]
     5e0:	4328      	orrs	r0, r5
     5e2:	4649      	mov	r1, r9
     5e4:	9c03      	ldr	r4, [sp, #12]
     5e6:	4321      	orrs	r1, r4
     5e8:	9002      	str	r0, [sp, #8]
     5ea:	9103      	str	r1, [sp, #12]
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
     5ec:	4665      	mov	r5, ip
     5ee:	3d01      	subs	r5, #1
     5f0:	46ac      	mov	ip, r5
     5f2:	d2ce      	bcs.n	592 <_sercom_get_async_baud_val+0x4a>
     5f4:	9802      	ldr	r0, [sp, #8]
     5f6:	9903      	ldr	r1, [sp, #12]

	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
     5f8:	4b3c      	ldr	r3, [pc, #240]	; (6ec <_sercom_get_async_baud_val+0x1a4>)
     5fa:	4a3b      	ldr	r2, [pc, #236]	; (6e8 <_sercom_get_async_baud_val+0x1a0>)
     5fc:	1a12      	subs	r2, r2, r0
     5fe:	418b      	sbcs	r3, r1
		baud_calculated = (65536 * scale) >> SHIFT;
     600:	0c12      	lsrs	r2, r2, #16
     602:	041b      	lsls	r3, r3, #16
     604:	431a      	orrs	r2, r3
     606:	e062      	b.n	6ce <_sercom_get_async_baud_val+0x186>
		enum sercom_asynchronous_sample_num sample_num)
{
	/* Temporary variables  */
	uint64_t ratio = 0;
	uint64_t scale = 0;
	uint64_t baud_calculated = 0;
     608:	2200      	movs	r2, #0
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
     60a:	2b01      	cmp	r3, #1
     60c:	d15f      	bne.n	6ce <_sercom_get_async_baud_val+0x186>
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
     60e:	0f4f      	lsrs	r7, r1, #29
     610:	46b9      	mov	r9, r7
     612:	00cd      	lsls	r5, r1, #3
     614:	46ab      	mov	fp, r5
			temp2 = ((uint64_t)baudrate * sample_num);
     616:	2100      	movs	r1, #0
     618:	1c32      	adds	r2, r6, #0
     61a:	2300      	movs	r3, #0
     61c:	4c34      	ldr	r4, [pc, #208]	; (6f0 <_sercom_get_async_baud_val+0x1a8>)
     61e:	47a0      	blx	r4
     620:	1c06      	adds	r6, r0, #0
     622:	1c0f      	adds	r7, r1, #0
     624:	2300      	movs	r3, #0
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
		bit_shift = (uint64_t)1 << i;
     626:	2501      	movs	r5, #1
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
			temp2 = ((uint64_t)baudrate * sample_num);
			baud_int = long_division(temp1, temp2);
			baud_int -= baud_fp;
			baud_int = baud_int / BAUD_FP_MAX;
			if(baud_int < BAUD_INT_MAX) {
     628:	9602      	str	r6, [sp, #8]
     62a:	9703      	str	r7, [sp, #12]
     62c:	469a      	mov	sl, r3
     62e:	4650      	mov	r0, sl
     630:	b2c0      	uxtb	r0, r0
     632:	9005      	str	r0, [sp, #20]
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
     634:	2100      	movs	r1, #0
     636:	4688      	mov	r8, r1
     638:	2200      	movs	r2, #0
     63a:	2300      	movs	r3, #0
	for (i = 63; i >= 0; i--) {
     63c:	243f      	movs	r4, #63	; 0x3f
		bit_shift = (uint64_t)1 << i;
     63e:	1c27      	adds	r7, r4, #0
     640:	3f20      	subs	r7, #32
     642:	d403      	bmi.n	64c <_sercom_get_async_baud_val+0x104>
     644:	1c2e      	adds	r6, r5, #0
     646:	40be      	lsls	r6, r7
     648:	9601      	str	r6, [sp, #4]
     64a:	e004      	b.n	656 <_sercom_get_async_baud_val+0x10e>
     64c:	2020      	movs	r0, #32
     64e:	1b07      	subs	r7, r0, r4
     650:	1c29      	adds	r1, r5, #0
     652:	40f9      	lsrs	r1, r7
     654:	9101      	str	r1, [sp, #4]
     656:	1c2e      	adds	r6, r5, #0
     658:	40a6      	lsls	r6, r4
     65a:	9600      	str	r6, [sp, #0]

		r = r << 1;
     65c:	1c10      	adds	r0, r2, #0
     65e:	1c19      	adds	r1, r3, #0
     660:	1880      	adds	r0, r0, r2
     662:	4159      	adcs	r1, r3
     664:	1c02      	adds	r2, r0, #0
     666:	1c0b      	adds	r3, r1, #0

		if (n & bit_shift) {
     668:	465f      	mov	r7, fp
     66a:	4037      	ands	r7, r6
     66c:	46bc      	mov	ip, r7
     66e:	9e01      	ldr	r6, [sp, #4]
     670:	464f      	mov	r7, r9
     672:	403e      	ands	r6, r7
     674:	4667      	mov	r7, ip
     676:	433e      	orrs	r6, r7
     678:	d002      	beq.n	680 <_sercom_get_async_baud_val+0x138>
			r |= 0x01;
     67a:	1c2a      	adds	r2, r5, #0
     67c:	4302      	orrs	r2, r0
     67e:	1c0b      	adds	r3, r1, #0
		}

		if (r >= d) {
     680:	9803      	ldr	r0, [sp, #12]
     682:	4298      	cmp	r0, r3
     684:	d80b      	bhi.n	69e <_sercom_get_async_baud_val+0x156>
     686:	d102      	bne.n	68e <_sercom_get_async_baud_val+0x146>
     688:	9902      	ldr	r1, [sp, #8]
     68a:	4291      	cmp	r1, r2
     68c:	d807      	bhi.n	69e <_sercom_get_async_baud_val+0x156>
			r = r - d;
     68e:	9e02      	ldr	r6, [sp, #8]
     690:	9f03      	ldr	r7, [sp, #12]
     692:	1b92      	subs	r2, r2, r6
     694:	41bb      	sbcs	r3, r7
			q |= bit_shift;
     696:	4647      	mov	r7, r8
     698:	9800      	ldr	r0, [sp, #0]
     69a:	4307      	orrs	r7, r0
     69c:	46b8      	mov	r8, r7
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
     69e:	3c01      	subs	r4, #1
     6a0:	d2cd      	bcs.n	63e <_sercom_get_async_baud_val+0xf6>
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
			temp2 = ((uint64_t)baudrate * sample_num);
			baud_int = long_division(temp1, temp2);
			baud_int -= baud_fp;
     6a2:	4641      	mov	r1, r8
     6a4:	4652      	mov	r2, sl
     6a6:	1a8b      	subs	r3, r1, r2
			baud_int = baud_int / BAUD_FP_MAX;
     6a8:	08db      	lsrs	r3, r3, #3
			if(baud_int < BAUD_INT_MAX) {
     6aa:	4c12      	ldr	r4, [pc, #72]	; (6f4 <_sercom_get_async_baud_val+0x1ac>)
     6ac:	42a3      	cmp	r3, r4
     6ae:	d908      	bls.n	6c2 <_sercom_get_async_baud_val+0x17a>
     6b0:	9a05      	ldr	r2, [sp, #20]
     6b2:	3201      	adds	r2, #1
     6b4:	b2d2      	uxtb	r2, r2
     6b6:	9205      	str	r2, [sp, #20]
     6b8:	2601      	movs	r6, #1
     6ba:	44b2      	add	sl, r6
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
     6bc:	4657      	mov	r7, sl
     6be:	2f08      	cmp	r7, #8
     6c0:	d1b5      	bne.n	62e <_sercom_get_async_baud_val+0xe6>
			if(baud_int < BAUD_INT_MAX) {
				break;
			}
		}
		if(baud_fp == BAUD_FP_MAX) {
			return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     6c2:	2440      	movs	r4, #64	; 0x40
			baud_int = baud_int / BAUD_FP_MAX;
			if(baud_int < BAUD_INT_MAX) {
				break;
			}
		}
		if(baud_fp == BAUD_FP_MAX) {
     6c4:	9805      	ldr	r0, [sp, #20]
     6c6:	2808      	cmp	r0, #8
     6c8:	d004      	beq.n	6d4 <_sercom_get_async_baud_val+0x18c>
			return STATUS_ERR_BAUDRATE_UNAVAILABLE;
		}
		baud_calculated = baud_int | (baud_fp << 13);
     6ca:	0342      	lsls	r2, r0, #13
     6cc:	431a      	orrs	r2, r3
	}

	*baudval = baud_calculated;
     6ce:	9c04      	ldr	r4, [sp, #16]
     6d0:	8022      	strh	r2, [r4, #0]
	return STATUS_OK;
     6d2:	2400      	movs	r4, #0
}
     6d4:	1c20      	adds	r0, r4, #0
     6d6:	b007      	add	sp, #28
     6d8:	bc3c      	pop	{r2, r3, r4, r5}
     6da:	4690      	mov	r8, r2
     6dc:	4699      	mov	r9, r3
     6de:	46a2      	mov	sl, r4
     6e0:	46ab      	mov	fp, r5
     6e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
     6e4:	46c0      	nop			; (mov r8, r8)
     6e6:	46c0      	nop			; (mov r8, r8)
     6e8:	00000000 	.word	0x00000000
     6ec:	00000001 	.word	0x00000001
     6f0:	000056b9 	.word	0x000056b9
     6f4:	00001fff 	.word	0x00001fff

000006f8 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
     6f8:	b510      	push	{r4, lr}
     6fa:	b082      	sub	sp, #8
     6fc:	1c04      	adds	r4, r0, #0
	/* Check if valid option. */
	if (!_sercom_config.generator_is_set || force_change) {
     6fe:	4b0f      	ldr	r3, [pc, #60]	; (73c <sercom_set_gclk_generator+0x44>)
     700:	781b      	ldrb	r3, [r3, #0]
     702:	2b00      	cmp	r3, #0
     704:	d001      	beq.n	70a <sercom_set_gclk_generator+0x12>
     706:	2900      	cmp	r1, #0
     708:	d00d      	beq.n	726 <sercom_set_gclk_generator+0x2e>
		/* Create and fill a GCLK configuration structure for the new config. */
		struct system_gclk_chan_config gclk_chan_conf;
		system_gclk_chan_get_config_defaults(&gclk_chan_conf);
		gclk_chan_conf.source_generator = generator_source;
     70a:	a901      	add	r1, sp, #4
     70c:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
     70e:	2013      	movs	r0, #19
     710:	4b0b      	ldr	r3, [pc, #44]	; (740 <sercom_set_gclk_generator+0x48>)
     712:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
     714:	2013      	movs	r0, #19
     716:	4b0b      	ldr	r3, [pc, #44]	; (744 <sercom_set_gclk_generator+0x4c>)
     718:	4798      	blx	r3

		/* Save config. */
		_sercom_config.generator_source = generator_source;
     71a:	4b08      	ldr	r3, [pc, #32]	; (73c <sercom_set_gclk_generator+0x44>)
     71c:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
     71e:	2201      	movs	r2, #1
     720:	701a      	strb	r2, [r3, #0]

		return STATUS_OK;
     722:	2000      	movs	r0, #0
     724:	e007      	b.n	736 <sercom_set_gclk_generator+0x3e>
	} else if (generator_source == _sercom_config.generator_source) {
     726:	4b05      	ldr	r3, [pc, #20]	; (73c <sercom_set_gclk_generator+0x44>)
     728:	785a      	ldrb	r2, [r3, #1]
		/* Return status OK if same config. */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK. */
	return STATUS_ERR_ALREADY_INITIALIZED;
     72a:	201d      	movs	r0, #29
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
		/* Return status OK if same config. */
		return STATUS_OK;
     72c:	1b14      	subs	r4, r2, r4
     72e:	1e62      	subs	r2, r4, #1
     730:	4194      	sbcs	r4, r2
     732:	4264      	negs	r4, r4
     734:	4020      	ands	r0, r4
	}

	/* Return invalid config to already initialized GCLK. */
	return STATUS_ERR_ALREADY_INITIALIZED;
}
     736:	b002      	add	sp, #8
     738:	bd10      	pop	{r4, pc}
     73a:	46c0      	nop			; (mov r8, r8)
     73c:	20000094 	.word	0x20000094
     740:	00001b01 	.word	0x00001b01
     744:	00001a75 	.word	0x00001a75

00000748 <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
     748:	4b44      	ldr	r3, [pc, #272]	; (85c <_sercom_get_default_pad+0x114>)
     74a:	4298      	cmp	r0, r3
     74c:	d033      	beq.n	7b6 <_sercom_get_default_pad+0x6e>
     74e:	d806      	bhi.n	75e <_sercom_get_default_pad+0x16>
     750:	4b43      	ldr	r3, [pc, #268]	; (860 <_sercom_get_default_pad+0x118>)
     752:	4298      	cmp	r0, r3
     754:	d00d      	beq.n	772 <_sercom_get_default_pad+0x2a>
     756:	4b43      	ldr	r3, [pc, #268]	; (864 <_sercom_get_default_pad+0x11c>)
     758:	4298      	cmp	r0, r3
     75a:	d01b      	beq.n	794 <_sercom_get_default_pad+0x4c>
     75c:	e06f      	b.n	83e <_sercom_get_default_pad+0xf6>
     75e:	4b42      	ldr	r3, [pc, #264]	; (868 <_sercom_get_default_pad+0x120>)
     760:	4298      	cmp	r0, r3
     762:	d04a      	beq.n	7fa <_sercom_get_default_pad+0xb2>
     764:	4b41      	ldr	r3, [pc, #260]	; (86c <_sercom_get_default_pad+0x124>)
     766:	4298      	cmp	r0, r3
     768:	d058      	beq.n	81c <_sercom_get_default_pad+0xd4>
     76a:	4b41      	ldr	r3, [pc, #260]	; (870 <_sercom_get_default_pad+0x128>)
     76c:	4298      	cmp	r0, r3
     76e:	d166      	bne.n	83e <_sercom_get_default_pad+0xf6>
     770:	e032      	b.n	7d8 <_sercom_get_default_pad+0x90>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     772:	2901      	cmp	r1, #1
     774:	d065      	beq.n	842 <_sercom_get_default_pad+0xfa>
     776:	2900      	cmp	r1, #0
     778:	d004      	beq.n	784 <_sercom_get_default_pad+0x3c>
     77a:	2902      	cmp	r1, #2
     77c:	d006      	beq.n	78c <_sercom_get_default_pad+0x44>
     77e:	2903      	cmp	r1, #3
     780:	d006      	beq.n	790 <_sercom_get_default_pad+0x48>
     782:	e001      	b.n	788 <_sercom_get_default_pad+0x40>
     784:	483b      	ldr	r0, [pc, #236]	; (874 <_sercom_get_default_pad+0x12c>)
     786:	e067      	b.n	858 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
     788:	2000      	movs	r0, #0
     78a:	e065      	b.n	858 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     78c:	483a      	ldr	r0, [pc, #232]	; (878 <_sercom_get_default_pad+0x130>)
     78e:	e063      	b.n	858 <_sercom_get_default_pad+0x110>
     790:	483a      	ldr	r0, [pc, #232]	; (87c <_sercom_get_default_pad+0x134>)
     792:	e061      	b.n	858 <_sercom_get_default_pad+0x110>
     794:	2901      	cmp	r1, #1
     796:	d056      	beq.n	846 <_sercom_get_default_pad+0xfe>
     798:	2900      	cmp	r1, #0
     79a:	d004      	beq.n	7a6 <_sercom_get_default_pad+0x5e>
     79c:	2902      	cmp	r1, #2
     79e:	d006      	beq.n	7ae <_sercom_get_default_pad+0x66>
     7a0:	2903      	cmp	r1, #3
     7a2:	d006      	beq.n	7b2 <_sercom_get_default_pad+0x6a>
     7a4:	e001      	b.n	7aa <_sercom_get_default_pad+0x62>
     7a6:	2003      	movs	r0, #3
     7a8:	e056      	b.n	858 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
     7aa:	2000      	movs	r0, #0
     7ac:	e054      	b.n	858 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     7ae:	4834      	ldr	r0, [pc, #208]	; (880 <_sercom_get_default_pad+0x138>)
     7b0:	e052      	b.n	858 <_sercom_get_default_pad+0x110>
     7b2:	4834      	ldr	r0, [pc, #208]	; (884 <_sercom_get_default_pad+0x13c>)
     7b4:	e050      	b.n	858 <_sercom_get_default_pad+0x110>
     7b6:	2901      	cmp	r1, #1
     7b8:	d047      	beq.n	84a <_sercom_get_default_pad+0x102>
     7ba:	2900      	cmp	r1, #0
     7bc:	d004      	beq.n	7c8 <_sercom_get_default_pad+0x80>
     7be:	2902      	cmp	r1, #2
     7c0:	d006      	beq.n	7d0 <_sercom_get_default_pad+0x88>
     7c2:	2903      	cmp	r1, #3
     7c4:	d006      	beq.n	7d4 <_sercom_get_default_pad+0x8c>
     7c6:	e001      	b.n	7cc <_sercom_get_default_pad+0x84>
     7c8:	482f      	ldr	r0, [pc, #188]	; (888 <_sercom_get_default_pad+0x140>)
     7ca:	e045      	b.n	858 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
     7cc:	2000      	movs	r0, #0
     7ce:	e043      	b.n	858 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     7d0:	482e      	ldr	r0, [pc, #184]	; (88c <_sercom_get_default_pad+0x144>)
     7d2:	e041      	b.n	858 <_sercom_get_default_pad+0x110>
     7d4:	482e      	ldr	r0, [pc, #184]	; (890 <_sercom_get_default_pad+0x148>)
     7d6:	e03f      	b.n	858 <_sercom_get_default_pad+0x110>
     7d8:	2901      	cmp	r1, #1
     7da:	d038      	beq.n	84e <_sercom_get_default_pad+0x106>
     7dc:	2900      	cmp	r1, #0
     7de:	d004      	beq.n	7ea <_sercom_get_default_pad+0xa2>
     7e0:	2902      	cmp	r1, #2
     7e2:	d006      	beq.n	7f2 <_sercom_get_default_pad+0xaa>
     7e4:	2903      	cmp	r1, #3
     7e6:	d006      	beq.n	7f6 <_sercom_get_default_pad+0xae>
     7e8:	e001      	b.n	7ee <_sercom_get_default_pad+0xa6>
     7ea:	482a      	ldr	r0, [pc, #168]	; (894 <_sercom_get_default_pad+0x14c>)
     7ec:	e034      	b.n	858 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
     7ee:	2000      	movs	r0, #0
     7f0:	e032      	b.n	858 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     7f2:	4829      	ldr	r0, [pc, #164]	; (898 <_sercom_get_default_pad+0x150>)
     7f4:	e030      	b.n	858 <_sercom_get_default_pad+0x110>
     7f6:	4829      	ldr	r0, [pc, #164]	; (89c <_sercom_get_default_pad+0x154>)
     7f8:	e02e      	b.n	858 <_sercom_get_default_pad+0x110>
     7fa:	2901      	cmp	r1, #1
     7fc:	d029      	beq.n	852 <_sercom_get_default_pad+0x10a>
     7fe:	2900      	cmp	r1, #0
     800:	d004      	beq.n	80c <_sercom_get_default_pad+0xc4>
     802:	2902      	cmp	r1, #2
     804:	d006      	beq.n	814 <_sercom_get_default_pad+0xcc>
     806:	2903      	cmp	r1, #3
     808:	d006      	beq.n	818 <_sercom_get_default_pad+0xd0>
     80a:	e001      	b.n	810 <_sercom_get_default_pad+0xc8>
     80c:	4824      	ldr	r0, [pc, #144]	; (8a0 <_sercom_get_default_pad+0x158>)
     80e:	e023      	b.n	858 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
     810:	2000      	movs	r0, #0
     812:	e021      	b.n	858 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     814:	4823      	ldr	r0, [pc, #140]	; (8a4 <_sercom_get_default_pad+0x15c>)
     816:	e01f      	b.n	858 <_sercom_get_default_pad+0x110>
     818:	4823      	ldr	r0, [pc, #140]	; (8a8 <_sercom_get_default_pad+0x160>)
     81a:	e01d      	b.n	858 <_sercom_get_default_pad+0x110>
     81c:	2901      	cmp	r1, #1
     81e:	d01a      	beq.n	856 <_sercom_get_default_pad+0x10e>
     820:	2900      	cmp	r1, #0
     822:	d004      	beq.n	82e <_sercom_get_default_pad+0xe6>
     824:	2902      	cmp	r1, #2
     826:	d006      	beq.n	836 <_sercom_get_default_pad+0xee>
     828:	2903      	cmp	r1, #3
     82a:	d006      	beq.n	83a <_sercom_get_default_pad+0xf2>
     82c:	e001      	b.n	832 <_sercom_get_default_pad+0xea>
     82e:	481f      	ldr	r0, [pc, #124]	; (8ac <_sercom_get_default_pad+0x164>)
     830:	e012      	b.n	858 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
     832:	2000      	movs	r0, #0
     834:	e010      	b.n	858 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     836:	481e      	ldr	r0, [pc, #120]	; (8b0 <_sercom_get_default_pad+0x168>)
     838:	e00e      	b.n	858 <_sercom_get_default_pad+0x110>
     83a:	481e      	ldr	r0, [pc, #120]	; (8b4 <_sercom_get_default_pad+0x16c>)
     83c:	e00c      	b.n	858 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
     83e:	2000      	movs	r0, #0
     840:	e00a      	b.n	858 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     842:	481d      	ldr	r0, [pc, #116]	; (8b8 <_sercom_get_default_pad+0x170>)
     844:	e008      	b.n	858 <_sercom_get_default_pad+0x110>
     846:	481d      	ldr	r0, [pc, #116]	; (8bc <_sercom_get_default_pad+0x174>)
     848:	e006      	b.n	858 <_sercom_get_default_pad+0x110>
     84a:	481d      	ldr	r0, [pc, #116]	; (8c0 <_sercom_get_default_pad+0x178>)
     84c:	e004      	b.n	858 <_sercom_get_default_pad+0x110>
     84e:	481d      	ldr	r0, [pc, #116]	; (8c4 <_sercom_get_default_pad+0x17c>)
     850:	e002      	b.n	858 <_sercom_get_default_pad+0x110>
     852:	481d      	ldr	r0, [pc, #116]	; (8c8 <_sercom_get_default_pad+0x180>)
     854:	e000      	b.n	858 <_sercom_get_default_pad+0x110>
     856:	481d      	ldr	r0, [pc, #116]	; (8cc <_sercom_get_default_pad+0x184>)
	}

	Assert(false);
	return 0;
}
     858:	4770      	bx	lr
     85a:	46c0      	nop			; (mov r8, r8)
     85c:	42001000 	.word	0x42001000
     860:	42000800 	.word	0x42000800
     864:	42000c00 	.word	0x42000c00
     868:	42001800 	.word	0x42001800
     86c:	42001c00 	.word	0x42001c00
     870:	42001400 	.word	0x42001400
     874:	00040003 	.word	0x00040003
     878:	00060003 	.word	0x00060003
     87c:	00070003 	.word	0x00070003
     880:	001e0003 	.word	0x001e0003
     884:	001f0003 	.word	0x001f0003
     888:	000c0002 	.word	0x000c0002
     88c:	000e0002 	.word	0x000e0002
     890:	000f0002 	.word	0x000f0002
     894:	00100003 	.word	0x00100003
     898:	00120003 	.word	0x00120003
     89c:	00130003 	.word	0x00130003
     8a0:	00530005 	.word	0x00530005
     8a4:	003e0005 	.word	0x003e0005
     8a8:	00520005 	.word	0x00520005
     8ac:	00160003 	.word	0x00160003
     8b0:	00180003 	.word	0x00180003
     8b4:	00190003 	.word	0x00190003
     8b8:	00050003 	.word	0x00050003
     8bc:	00010003 	.word	0x00010003
     8c0:	000d0002 	.word	0x000d0002
     8c4:	00110003 	.word	0x00110003
     8c8:	003f0005 	.word	0x003f0005
     8cc:	00170003 	.word	0x00170003

000008d0 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
     8d0:	b570      	push	{r4, r5, r6, lr}
     8d2:	b086      	sub	sp, #24
	/* Save all available SERCOM instances for compare. */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
     8d4:	4a0c      	ldr	r2, [pc, #48]	; (908 <_sercom_get_sercom_inst_index+0x38>)
     8d6:	466b      	mov	r3, sp
     8d8:	ca70      	ldmia	r2!, {r4, r5, r6}
     8da:	c370      	stmia	r3!, {r4, r5, r6}
     8dc:	ca32      	ldmia	r2!, {r1, r4, r5}
     8de:	c332      	stmia	r3!, {r1, r4, r5}

	/* Find index for sercom instance. */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
     8e0:	9e00      	ldr	r6, [sp, #0]
     8e2:	4286      	cmp	r6, r0
     8e4:	d006      	beq.n	8f4 <_sercom_get_sercom_inst_index+0x24>
{
	/* Save all available SERCOM instances for compare. */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance. */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     8e6:	2301      	movs	r3, #1
     8e8:	009a      	lsls	r2, r3, #2
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
     8ea:	4669      	mov	r1, sp
     8ec:	5852      	ldr	r2, [r2, r1]
     8ee:	4282      	cmp	r2, r0
     8f0:	d103      	bne.n	8fa <_sercom_get_sercom_inst_index+0x2a>
     8f2:	e000      	b.n	8f6 <_sercom_get_sercom_inst_index+0x26>
{
	/* Save all available SERCOM instances for compare. */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance. */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     8f4:	2300      	movs	r3, #0
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
			return i;
     8f6:	b2d8      	uxtb	r0, r3
     8f8:	e003      	b.n	902 <_sercom_get_sercom_inst_index+0x32>
{
	/* Save all available SERCOM instances for compare. */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance. */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     8fa:	3301      	adds	r3, #1
     8fc:	2b06      	cmp	r3, #6
     8fe:	d1f3      	bne.n	8e8 <_sercom_get_sercom_inst_index+0x18>
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
     900:	2000      	movs	r0, #0
}
     902:	b006      	add	sp, #24
     904:	bd70      	pop	{r4, r5, r6, pc}
     906:	46c0      	nop			; (mov r8, r8)
     908:	00005ef8 	.word	0x00005ef8

0000090c <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
     90c:	4770      	bx	lr
     90e:	46c0      	nop			; (mov r8, r8)

00000910 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
     910:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Initialize handlers with default handler and device instances with 0. */
	if (_handler_table_initialized == false) {
     912:	4b0a      	ldr	r3, [pc, #40]	; (93c <_sercom_set_handler+0x2c>)
     914:	781b      	ldrb	r3, [r3, #0]
     916:	2b00      	cmp	r3, #0
     918:	d10c      	bne.n	934 <_sercom_set_handler+0x24>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
     91a:	4f09      	ldr	r7, [pc, #36]	; (940 <_sercom_set_handler+0x30>)
     91c:	4e09      	ldr	r6, [pc, #36]	; (944 <_sercom_set_handler+0x34>)
			_sercom_instances[i] = NULL;
     91e:	4d0a      	ldr	r5, [pc, #40]	; (948 <_sercom_set_handler+0x38>)
     920:	2400      	movs	r4, #0
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0. */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
     922:	51de      	str	r6, [r3, r7]
			_sercom_instances[i] = NULL;
     924:	195a      	adds	r2, r3, r5
     926:	6014      	str	r4, [r2, #0]
     928:	3304      	adds	r3, #4
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0. */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     92a:	2b18      	cmp	r3, #24
     92c:	d1f9      	bne.n	922 <_sercom_set_handler+0x12>
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
			_sercom_instances[i] = NULL;
		}

		_handler_table_initialized = true;
     92e:	2201      	movs	r2, #1
     930:	4b02      	ldr	r3, [pc, #8]	; (93c <_sercom_set_handler+0x2c>)
     932:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler. */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
     934:	0080      	lsls	r0, r0, #2
     936:	4b02      	ldr	r3, [pc, #8]	; (940 <_sercom_set_handler+0x30>)
     938:	50c1      	str	r1, [r0, r3]
}
     93a:	bdf0      	pop	{r4, r5, r6, r7, pc}
     93c:	20000098 	.word	0x20000098
     940:	2000009c 	.word	0x2000009c
     944:	0000090d 	.word	0x0000090d
     948:	20000e50 	.word	0x20000e50

0000094c <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
     94c:	b510      	push	{r4, lr}
     94e:	b082      	sub	sp, #8
     950:	1c04      	adds	r4, r0, #0
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
     952:	4668      	mov	r0, sp
     954:	4905      	ldr	r1, [pc, #20]	; (96c <_sercom_get_interrupt_vector+0x20>)
     956:	2206      	movs	r2, #6
     958:	4b05      	ldr	r3, [pc, #20]	; (970 <_sercom_get_interrupt_vector+0x24>)
     95a:	4798      	blx	r3
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
     95c:	1c20      	adds	r0, r4, #0
     95e:	4b05      	ldr	r3, [pc, #20]	; (974 <_sercom_get_interrupt_vector+0x28>)
     960:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
     962:	466b      	mov	r3, sp
     964:	5618      	ldrsb	r0, [r3, r0]
}
     966:	b002      	add	sp, #8
     968:	bd10      	pop	{r4, pc}
     96a:	46c0      	nop			; (mov r8, r8)
     96c:	00005f10 	.word	0x00005f10
     970:	00005749 	.word	0x00005749
     974:	000008d1 	.word	0x000008d1

00000978 <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
     978:	b508      	push	{r3, lr}
     97a:	4b02      	ldr	r3, [pc, #8]	; (984 <SERCOM0_Handler+0xc>)
     97c:	681b      	ldr	r3, [r3, #0]
     97e:	2000      	movs	r0, #0
     980:	4798      	blx	r3
     982:	bd08      	pop	{r3, pc}
     984:	2000009c 	.word	0x2000009c

00000988 <SERCOM1_Handler>:
     988:	b508      	push	{r3, lr}
     98a:	4b02      	ldr	r3, [pc, #8]	; (994 <SERCOM1_Handler+0xc>)
     98c:	685b      	ldr	r3, [r3, #4]
     98e:	2001      	movs	r0, #1
     990:	4798      	blx	r3
     992:	bd08      	pop	{r3, pc}
     994:	2000009c 	.word	0x2000009c

00000998 <SERCOM2_Handler>:
     998:	b508      	push	{r3, lr}
     99a:	4b02      	ldr	r3, [pc, #8]	; (9a4 <SERCOM2_Handler+0xc>)
     99c:	689b      	ldr	r3, [r3, #8]
     99e:	2002      	movs	r0, #2
     9a0:	4798      	blx	r3
     9a2:	bd08      	pop	{r3, pc}
     9a4:	2000009c 	.word	0x2000009c

000009a8 <SERCOM3_Handler>:
     9a8:	b508      	push	{r3, lr}
     9aa:	4b02      	ldr	r3, [pc, #8]	; (9b4 <SERCOM3_Handler+0xc>)
     9ac:	68db      	ldr	r3, [r3, #12]
     9ae:	2003      	movs	r0, #3
     9b0:	4798      	blx	r3
     9b2:	bd08      	pop	{r3, pc}
     9b4:	2000009c 	.word	0x2000009c

000009b8 <spi_init>:
 */
enum status_code spi_init(
		struct spi_module *const module,
		Sercom *const hw,
		const struct spi_config *const config)
{
     9b8:	b5f0      	push	{r4, r5, r6, r7, lr}
     9ba:	465f      	mov	r7, fp
     9bc:	4656      	mov	r6, sl
     9be:	464d      	mov	r5, r9
     9c0:	4644      	mov	r4, r8
     9c2:	b4f0      	push	{r4, r5, r6, r7}
     9c4:	b089      	sub	sp, #36	; 0x24
     9c6:	1c07      	adds	r7, r0, #0
     9c8:	1c0d      	adds	r5, r1, #0
     9ca:	1c14      	adds	r4, r2, #0
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
     9cc:	6039      	str	r1, [r7, #0]

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if module is enabled. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
     9ce:	680b      	ldr	r3, [r1, #0]
     9d0:	0798      	lsls	r0, r3, #30
     9d2:	d400      	bmi.n	9d6 <spi_init+0x1e>
     9d4:	e08d      	b.n	af2 <spi_init+0x13a>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
	Sercom *const hw = module->hw;

	uint32_t pad_pinmuxes[] = {
     9d6:	6a91      	ldr	r1, [r2, #40]	; 0x28
     9d8:	9103      	str	r1, [sp, #12]
     9da:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
     9dc:	9204      	str	r2, [sp, #16]
     9de:	6b23      	ldr	r3, [r4, #48]	; 0x30
     9e0:	9305      	str	r3, [sp, #20]
     9e2:	6b60      	ldr	r0, [r4, #52]	; 0x34
     9e4:	9006      	str	r0, [sp, #24]
     9e6:	2600      	movs	r6, #0

	if (port_index < PORT_INST_NUM) {
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     9e8:	46b1      	mov	r9, r6
 */
static inline uint8_t system_pinmux_pin_get_mux_position(
		const uint8_t gpio_pin)
{
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_index = (gpio_pin % 32);
     9ea:	221f      	movs	r2, #31
     9ec:	4690      	mov	r8, r2
     9ee:	b2f1      	uxtb	r1, r6
     9f0:	00b3      	lsls	r3, r6, #2
		config->pinmux_pad2, config->pinmux_pad3
	};

	/* Compare the current SERCOM pins against the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
     9f2:	aa03      	add	r2, sp, #12
     9f4:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
     9f6:	2800      	cmp	r0, #0
     9f8:	d102      	bne.n	a00 <spi_init+0x48>
			current_pinmux = _sercom_get_default_pad(hw, pad);
     9fa:	1c28      	adds	r0, r5, #0
     9fc:	4b8f      	ldr	r3, [pc, #572]	; (c3c <spi_init+0x284>)
     9fe:	4798      	blx	r3
		}

		if (current_pinmux == PINMUX_UNUSED) {
     a00:	1c41      	adds	r1, r0, #1
     a02:	d029      	beq.n	a58 <spi_init+0xa0>
			continue;
		}

		if ((current_pinmux & 0xFFFF) !=
     a04:	0402      	lsls	r2, r0, #16
     a06:	0c12      	lsrs	r2, r2, #16
     a08:	4694      	mov	ip, r2
				system_pinmux_pin_get_mux_position(current_pinmux >> 16)) {
     a0a:	0c03      	lsrs	r3, r0, #16
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     a0c:	b2da      	uxtb	r2, r3
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     a0e:	4649      	mov	r1, r9
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     a10:	0618      	lsls	r0, r3, #24
     a12:	d403      	bmi.n	a1c <spi_init+0x64>
		return &(ports[port_index]->Group[group_index]);
     a14:	0951      	lsrs	r1, r2, #5
     a16:	01c9      	lsls	r1, r1, #7
     a18:	4b89      	ldr	r3, [pc, #548]	; (c40 <spi_init+0x288>)
     a1a:	18c9      	adds	r1, r1, r3
 */
static inline uint8_t system_pinmux_pin_get_mux_position(
		const uint8_t gpio_pin)
{
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_index = (gpio_pin % 32);
     a1c:	4640      	mov	r0, r8
     a1e:	4010      	ands	r0, r2

	if (!(port->PINCFG[pin_index].reg & PORT_PINCFG_PMUXEN)) {
     a20:	180b      	adds	r3, r1, r0
     a22:	3340      	adds	r3, #64	; 0x40
     a24:	781b      	ldrb	r3, [r3, #0]
     a26:	469a      	mov	sl, r3
		return SYSTEM_PINMUX_GPIO;
     a28:	2380      	movs	r3, #128	; 0x80
     a2a:	469b      	mov	fp, r3
		const uint8_t gpio_pin)
{
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_index = (gpio_pin % 32);

	if (!(port->PINCFG[pin_index].reg & PORT_PINCFG_PMUXEN)) {
     a2c:	4653      	mov	r3, sl
     a2e:	07db      	lsls	r3, r3, #31
     a30:	d50c      	bpl.n	a4c <spi_init+0x94>
		return SYSTEM_PINMUX_GPIO;
	}

	uint32_t pmux_reg = port->PMUX[pin_index / 2].reg;
     a32:	0840      	lsrs	r0, r0, #1
     a34:	1809      	adds	r1, r1, r0
     a36:	3130      	adds	r1, #48	; 0x30
     a38:	780b      	ldrb	r3, [r1, #0]
     a3a:	b2db      	uxtb	r3, r3

	if (pin_index & 1) {
     a3c:	07d0      	lsls	r0, r2, #31
     a3e:	d502      	bpl.n	a46 <spi_init+0x8e>
		return (pmux_reg & PORT_PMUX_PMUXO_Msk) >> PORT_PMUX_PMUXO_Pos;
     a40:	091b      	lsrs	r3, r3, #4
     a42:	469b      	mov	fp, r3
     a44:	e002      	b.n	a4c <spi_init+0x94>
	}
	else {
		return (pmux_reg & PORT_PMUX_PMUXE_Msk) >> PORT_PMUX_PMUXE_Pos;
     a46:	220f      	movs	r2, #15
     a48:	4013      	ands	r3, r2
     a4a:	469b      	mov	fp, r3

		if (current_pinmux == PINMUX_UNUSED) {
			continue;
		}

		if ((current_pinmux & 0xFFFF) !=
     a4c:	45dc      	cmp	ip, fp
     a4e:	d003      	beq.n	a58 <spi_init+0xa0>
				system_pinmux_pin_get_mux_position(current_pinmux >> 16)) {
			module->hw = NULL;
     a50:	2300      	movs	r3, #0
     a52:	603b      	str	r3, [r7, #0]
			return STATUS_ERR_DENIED;
     a54:	201c      	movs	r0, #28
     a56:	e0ea      	b.n	c2e <spi_init+0x276>
     a58:	3601      	adds	r6, #1
		config->pinmux_pad0, config->pinmux_pad1,
		config->pinmux_pad2, config->pinmux_pad3
	};

	/* Compare the current SERCOM pins against the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
     a5a:	2e04      	cmp	r6, #4
     a5c:	d1c7      	bne.n	9ee <spi_init+0x36>
	}

#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to read BAUD register */
	uint16_t baud;
	uint32_t external_clock = system_gclk_chan_get_hz(SERCOM_GCLK_ID);
     a5e:	2013      	movs	r0, #19
     a60:	4b78      	ldr	r3, [pc, #480]	; (c44 <spi_init+0x28c>)
     a62:	4798      	blx	r3
     a64:	1c01      	adds	r1, r0, #0
	uint32_t addr = 0;
#  endif

#  if CONF_SPI_MASTER_ENABLE == true
	/* Find baud value and compare it */
	if (config->mode == SPI_MODE_MASTER) {
     a66:	7823      	ldrb	r3, [r4, #0]
	/* Value to read BAUD register */
	uint16_t baud;
	uint32_t external_clock = system_gclk_chan_get_hz(SERCOM_GCLK_ID);
#  endif
	/* Value to read CTRLA, CTRLB and ADDR register */
	uint32_t ctrla = 0;
     a68:	2600      	movs	r6, #0
	uint32_t addr = 0;
#  endif

#  if CONF_SPI_MASTER_ENABLE == true
	/* Find baud value and compare it */
	if (config->mode == SPI_MODE_MASTER) {
     a6a:	2b01      	cmp	r3, #1
     a6c:	d111      	bne.n	a92 <spi_init+0xda>
		enum status_code error_code = _sercom_get_sync_baud_val(
     a6e:	69a0      	ldr	r0, [r4, #24]
     a70:	aa02      	add	r2, sp, #8
     a72:	4b75      	ldr	r3, [pc, #468]	; (c48 <spi_init+0x290>)
     a74:	4798      	blx	r3
     a76:	1c03      	adds	r3, r0, #0
				config->mode_specific.master.baudrate,
				external_clock, &baud);

		if (error_code != STATUS_OK) {
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
     a78:	2017      	movs	r0, #23
	if (config->mode == SPI_MODE_MASTER) {
		enum status_code error_code = _sercom_get_sync_baud_val(
				config->mode_specific.master.baudrate,
				external_clock, &baud);

		if (error_code != STATUS_OK) {
     a7a:	2b00      	cmp	r3, #0
     a7c:	d000      	beq.n	a80 <spi_init+0xc8>
     a7e:	e0d6      	b.n	c2e <spi_init+0x276>
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
		}

		if (spi_module->BAUD.reg !=  (uint8_t)baud) {
     a80:	7b2b      	ldrb	r3, [r5, #12]
     a82:	b2db      	uxtb	r3, r3
     a84:	aa02      	add	r2, sp, #8
     a86:	7812      	ldrb	r2, [r2, #0]
			return STATUS_ERR_DENIED;
     a88:	201c      	movs	r0, #28
		if (error_code != STATUS_OK) {
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
		}

		if (spi_module->BAUD.reg !=  (uint8_t)baud) {
     a8a:	429a      	cmp	r2, r3
     a8c:	d000      	beq.n	a90 <spi_init+0xd8>
     a8e:	e0ce      	b.n	c2e <spi_init+0x276>
			return STATUS_ERR_DENIED;
		}

		ctrla |= SERCOM_SPI_CTRLA_MODE(0x3);
     a90:	260c      	movs	r6, #12
		}
		ctrla |= SERCOM_SPI_CTRLA_MODE(0x2);
	}
#  endif
	/* Set data order */
	ctrla |= config->data_order;
     a92:	68a2      	ldr	r2, [r4, #8]
     a94:	6861      	ldr	r1, [r4, #4]
     a96:	430a      	orrs	r2, r1

	/* Set clock polarity and clock phase */
	ctrla |= config->transfer_mode;
     a98:	68e3      	ldr	r3, [r4, #12]
     a9a:	431a      	orrs	r2, r3

	/* Set MUX setting */
	ctrla |= config->mux_setting;
     a9c:	4332      	orrs	r2, r6

	/* Set SPI character size */
	ctrlb |= config->character_size;
     a9e:	7c23      	ldrb	r3, [r4, #16]

	if (config->run_in_standby) {
     aa0:	7c61      	ldrb	r1, [r4, #17]
     aa2:	2900      	cmp	r1, #0
     aa4:	d001      	beq.n	aaa <spi_init+0xf2>
		/* Enable in sleep mode */
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
     aa6:	2180      	movs	r1, #128	; 0x80
     aa8:	430a      	orrs	r2, r1
	}

	if (config->receiver_enable) {
     aaa:	7ca1      	ldrb	r1, [r4, #18]
     aac:	2900      	cmp	r1, #0
     aae:	d002      	beq.n	ab6 <spi_init+0xfe>
		/* Enable receiver */
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
     ab0:	2180      	movs	r1, #128	; 0x80
     ab2:	0289      	lsls	r1, r1, #10
     ab4:	430b      	orrs	r3, r1
	}

#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	if (config->select_slave_low_detect_enable) {
     ab6:	7ce1      	ldrb	r1, [r4, #19]
     ab8:	2900      	cmp	r1, #0
     aba:	d002      	beq.n	ac2 <spi_init+0x10a>
		/* Enable Slave Select Low Detect */
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
     abc:	2180      	movs	r1, #128	; 0x80
     abe:	0089      	lsls	r1, r1, #2
     ac0:	430b      	orrs	r3, r1
	}
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if (config->master_slave_select_enable) {
     ac2:	7d21      	ldrb	r1, [r4, #20]
     ac4:	2900      	cmp	r1, #0
     ac6:	d002      	beq.n	ace <spi_init+0x116>
		/* Enable Master Slave Select */
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
     ac8:	2180      	movs	r1, #128	; 0x80
     aca:	0189      	lsls	r1, r1, #6
     acc:	430b      	orrs	r3, r1
#  endif

	ctrla |= SERCOM_SPI_CTRLA_ENABLE;

	/* Check that same config is set */
	if (spi_module->CTRLA.reg == ctrla &&
     ace:	6829      	ldr	r1, [r5, #0]
		/* Enable Master Slave Select */
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
	}
#  endif

	ctrla |= SERCOM_SPI_CTRLA_ENABLE;
     ad0:	2002      	movs	r0, #2
     ad2:	4302      	orrs	r2, r0

	/* Check that same config is set */
	if (spi_module->CTRLA.reg == ctrla &&
     ad4:	428a      	cmp	r2, r1
     ad6:	d108      	bne.n	aea <spi_init+0x132>
			spi_module->CTRLB.reg == ctrlb) {
     ad8:	686a      	ldr	r2, [r5, #4]
#  endif

	ctrla |= SERCOM_SPI_CTRLA_ENABLE;

	/* Check that same config is set */
	if (spi_module->CTRLA.reg == ctrla &&
     ada:	429a      	cmp	r2, r3
     adc:	d105      	bne.n	aea <spi_init+0x132>
			spi_module->CTRLB.reg == ctrlb) {
		module->mode           = config->mode;
     ade:	7823      	ldrb	r3, [r4, #0]
     ae0:	717b      	strb	r3, [r7, #5]
		module->character_size = config->character_size;
     ae2:	7c23      	ldrb	r3, [r4, #16]
     ae4:	71bb      	strb	r3, [r7, #6]
		return STATUS_OK;
     ae6:	2000      	movs	r0, #0
     ae8:	e0a1      	b.n	c2e <spi_init+0x276>
	}

	/* Not same config, wipe module pointer and return */
	module->hw = NULL;
     aea:	2300      	movs	r3, #0
     aec:	603b      	str	r3, [r7, #0]

	return STATUS_ERR_DENIED;
     aee:	201c      	movs	r0, #28
     af0:	e09d      	b.n	c2e <spi_init+0x276>
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
     af2:	680b      	ldr	r3, [r1, #0]
		return STATUS_BUSY;
     af4:	2005      	movs	r0, #5
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
     af6:	07d9      	lsls	r1, r3, #31
     af8:	d500      	bpl.n	afc <spi_init+0x144>
     afa:	e098      	b.n	c2e <spi_init+0x276>
		return STATUS_BUSY;
	}

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     afc:	1c28      	adds	r0, r5, #0
     afe:	4b53      	ldr	r3, [pc, #332]	; (c4c <spi_init+0x294>)
     b00:	4798      	blx	r3
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
     b02:	4b53      	ldr	r3, [pc, #332]	; (c50 <spi_init+0x298>)
     b04:	6a19      	ldr	r1, [r3, #32]
	} else {
		pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
	}
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
     b06:	1c82      	adds	r2, r0, #2
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, 1 << pm_index);
	} else {
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);	
	}
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
     b08:	2601      	movs	r6, #1
     b0a:	4096      	lsls	r6, r2
     b0c:	1c32      	adds	r2, r6, #0
     b0e:	430a      	orrs	r2, r1
     b10:	621a      	str	r2, [r3, #32]
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
     b12:	a907      	add	r1, sp, #28
     b14:	2624      	movs	r6, #36	; 0x24
     b16:	5da3      	ldrb	r3, [r4, r6]
     b18:	700b      	strb	r3, [r1, #0]
		pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
	}
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     b1a:	3014      	adds	r0, #20

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
     b1c:	b2c0      	uxtb	r0, r0
     b1e:	4680      	mov	r8, r0
     b20:	4b4c      	ldr	r3, [pc, #304]	; (c54 <spi_init+0x29c>)
     b22:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
     b24:	4640      	mov	r0, r8
     b26:	4b4c      	ldr	r3, [pc, #304]	; (c58 <spi_init+0x2a0>)
     b28:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
     b2a:	5da0      	ldrb	r0, [r4, r6]
     b2c:	2100      	movs	r1, #0
     b2e:	4b4b      	ldr	r3, [pc, #300]	; (c5c <spi_init+0x2a4>)
     b30:	4798      	blx	r3

#  if CONF_SPI_MASTER_ENABLE == true
	if (config->mode == SPI_MODE_MASTER) {
     b32:	7823      	ldrb	r3, [r4, #0]
     b34:	2b01      	cmp	r3, #1
     b36:	d103      	bne.n	b40 <spi_init+0x188>
		/* Set the SERCOM in SPI master mode */
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x3);
     b38:	682a      	ldr	r2, [r5, #0]
     b3a:	230c      	movs	r3, #12
     b3c:	4313      	orrs	r3, r2
     b3e:	602b      	str	r3, [r5, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(config);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     b40:	683e      	ldr	r6, [r7, #0]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
     b42:	ab02      	add	r3, sp, #8
     b44:	2280      	movs	r2, #128	; 0x80
     b46:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     b48:	2200      	movs	r2, #0
     b4a:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     b4c:	2101      	movs	r1, #1
     b4e:	7099      	strb	r1, [r3, #2]
	config->powersave    = false;
     b50:	70da      	strb	r2, [r3, #3]
	Sercom *const hw = module->hw;

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	if(config->mode == SPI_MODE_SLAVE) {
     b52:	7823      	ldrb	r3, [r4, #0]
     b54:	2b00      	cmp	r3, #0
     b56:	d101      	bne.n	b5c <spi_init+0x1a4>
		pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
     b58:	ab02      	add	r3, sp, #8
     b5a:	709a      	strb	r2, [r3, #2]
	}

	uint32_t pad_pinmuxes[] = {
     b5c:	6aa2      	ldr	r2, [r4, #40]	; 0x28
     b5e:	9203      	str	r2, [sp, #12]
     b60:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
     b62:	9304      	str	r3, [sp, #16]
     b64:	6b20      	ldr	r0, [r4, #48]	; 0x30
     b66:	9005      	str	r0, [sp, #20]
     b68:	6b61      	ldr	r1, [r4, #52]	; 0x34
     b6a:	9106      	str	r1, [sp, #24]
     b6c:	2500      	movs	r5, #0
     b6e:	b2e9      	uxtb	r1, r5
     b70:	00ab      	lsls	r3, r5, #2
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
     b72:	aa03      	add	r2, sp, #12
     b74:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
     b76:	2800      	cmp	r0, #0
     b78:	d102      	bne.n	b80 <spi_init+0x1c8>
			current_pinmux = _sercom_get_default_pad(hw, pad);
     b7a:	1c30      	adds	r0, r6, #0
     b7c:	4a2f      	ldr	r2, [pc, #188]	; (c3c <spi_init+0x284>)
     b7e:	4790      	blx	r2
		}

		if (current_pinmux != PINMUX_UNUSED) {
     b80:	1c43      	adds	r3, r0, #1
     b82:	d006      	beq.n	b92 <spi_init+0x1da>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
     b84:	4669      	mov	r1, sp
     b86:	7208      	strb	r0, [r1, #8]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
     b88:	0c00      	lsrs	r0, r0, #16
     b8a:	b2c0      	uxtb	r0, r0
     b8c:	a902      	add	r1, sp, #8
     b8e:	4a34      	ldr	r2, [pc, #208]	; (c60 <spi_init+0x2a8>)
     b90:	4790      	blx	r2
     b92:	3501      	adds	r5, #1
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
     b94:	2d04      	cmp	r5, #4
     b96:	d1ea      	bne.n	b6e <spi_init+0x1b6>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
		}
	}

	module->mode             = config->mode;
     b98:	7823      	ldrb	r3, [r4, #0]
     b9a:	717b      	strb	r3, [r7, #5]
	module->character_size   = config->character_size;
     b9c:	7c23      	ldrb	r3, [r4, #16]
     b9e:	71bb      	strb	r3, [r7, #6]
	module->receiver_enabled = config->receiver_enable;
     ba0:	7ca3      	ldrb	r3, [r4, #18]
     ba2:	71fb      	strb	r3, [r7, #7]
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	module->master_slave_select_enable = config->master_slave_select_enable;
     ba4:	7d23      	ldrb	r3, [r4, #20]
     ba6:	723b      	strb	r3, [r7, #8]
#  endif

#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to write to BAUD register */
	uint16_t baud = 0;
     ba8:	2200      	movs	r2, #0
     baa:	466b      	mov	r3, sp
     bac:	80da      	strh	r2, [r3, #6]
	/* Value to write to CTRLB register */
	uint32_t ctrlb = 0;

# if CONF_SPI_MASTER_ENABLE == true
	/* Find baud value and write it */
	if (config->mode == SPI_MODE_MASTER) {
     bae:	7823      	ldrb	r3, [r4, #0]
     bb0:	2b01      	cmp	r3, #1
     bb2:	d114      	bne.n	bde <spi_init+0x226>
		/* Find frequency of the internal SERCOMi_GCLK_ID_CORE */
		uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     bb4:	6838      	ldr	r0, [r7, #0]
     bb6:	4b25      	ldr	r3, [pc, #148]	; (c4c <spi_init+0x294>)
     bb8:	4798      	blx	r3
		uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     bba:	3014      	adds	r0, #20
		uint32_t internal_clock = system_gclk_chan_get_hz(gclk_index);
     bbc:	b2c0      	uxtb	r0, r0
     bbe:	4b21      	ldr	r3, [pc, #132]	; (c44 <spi_init+0x28c>)
     bc0:	4798      	blx	r3
     bc2:	1c01      	adds	r1, r0, #0

		/* Get baud value, based on baudrate and the internal clock frequency */
		enum status_code error_code = _sercom_get_sync_baud_val(
     bc4:	69a0      	ldr	r0, [r4, #24]
     bc6:	466a      	mov	r2, sp
     bc8:	3206      	adds	r2, #6
     bca:	4b1f      	ldr	r3, [pc, #124]	; (c48 <spi_init+0x290>)
     bcc:	4798      	blx	r3
     bce:	1c03      	adds	r3, r0, #0
				config->mode_specific.master.baudrate,
				internal_clock, &baud);

		if (error_code != STATUS_OK) {
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
     bd0:	2017      	movs	r0, #23
		/* Get baud value, based on baudrate and the internal clock frequency */
		enum status_code error_code = _sercom_get_sync_baud_val(
				config->mode_specific.master.baudrate,
				internal_clock, &baud);

		if (error_code != STATUS_OK) {
     bd2:	2b00      	cmp	r3, #0
     bd4:	d12b      	bne.n	c2e <spi_init+0x276>
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
		}

		spi_module->BAUD.reg = (uint8_t)baud;
     bd6:	466b      	mov	r3, sp
     bd8:	3306      	adds	r3, #6
     bda:	781b      	ldrb	r3, [r3, #0]
     bdc:	7333      	strb	r3, [r6, #12]
# endif
	/* Set data order */
	ctrla |= config->data_order;

	/* Set clock polarity and clock phase */
	ctrla |= config->transfer_mode;
     bde:	68a2      	ldr	r2, [r4, #8]
     be0:	6863      	ldr	r3, [r4, #4]
     be2:	431a      	orrs	r2, r3

	/* Set MUX setting */
	ctrla |= config->mux_setting;
     be4:	68e0      	ldr	r0, [r4, #12]
     be6:	4302      	orrs	r2, r0

	/* Set SPI character size */
	ctrlb |= config->character_size;
     be8:	7c23      	ldrb	r3, [r4, #16]

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
     bea:	7c61      	ldrb	r1, [r4, #17]
     bec:	2900      	cmp	r1, #0
     bee:	d103      	bne.n	bf8 <spi_init+0x240>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
     bf0:	491c      	ldr	r1, [pc, #112]	; (c64 <spi_init+0x2ac>)
     bf2:	7889      	ldrb	r1, [r1, #2]
     bf4:	0788      	lsls	r0, r1, #30
     bf6:	d501      	bpl.n	bfc <spi_init+0x244>
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
     bf8:	2180      	movs	r1, #128	; 0x80
     bfa:	430a      	orrs	r2, r1
	}

	if (config->receiver_enable) {
     bfc:	7ca1      	ldrb	r1, [r4, #18]
     bfe:	2900      	cmp	r1, #0
     c00:	d002      	beq.n	c08 <spi_init+0x250>
		/* Enable receiver */
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
     c02:	2180      	movs	r1, #128	; 0x80
     c04:	0289      	lsls	r1, r1, #10
     c06:	430b      	orrs	r3, r1
	}
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	if (config->select_slave_low_detect_enable) {
     c08:	7ce1      	ldrb	r1, [r4, #19]
     c0a:	2900      	cmp	r1, #0
     c0c:	d002      	beq.n	c14 <spi_init+0x25c>
		/* Enable Slave Select Low Detect */
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
     c0e:	2180      	movs	r1, #128	; 0x80
     c10:	0089      	lsls	r1, r1, #2
     c12:	430b      	orrs	r3, r1
	}
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if (config->master_slave_select_enable) {
     c14:	7d21      	ldrb	r1, [r4, #20]
     c16:	2900      	cmp	r1, #0
     c18:	d002      	beq.n	c20 <spi_init+0x268>
		/* Enable Master Slave Select */
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
     c1a:	2180      	movs	r1, #128	; 0x80
     c1c:	0189      	lsls	r1, r1, #6
     c1e:	430b      	orrs	r3, r1
	}
#  endif
	/* Write CTRLA register */
	spi_module->CTRLA.reg |= ctrla;
     c20:	6831      	ldr	r1, [r6, #0]
     c22:	430a      	orrs	r2, r1
     c24:	6032      	str	r2, [r6, #0]

	/* Write CTRLB register */
	spi_module->CTRLB.reg |= ctrlb;
     c26:	6872      	ldr	r2, [r6, #4]
     c28:	4313      	orrs	r3, r2
     c2a:	6073      	str	r3, [r6, #4]

	return STATUS_OK;
     c2c:	2000      	movs	r0, #0
	_sercom_instances[instance_index] = module;
#endif

	/* Write configuration to module and return status code */
	return _spi_set_config(module, config);
}
     c2e:	b009      	add	sp, #36	; 0x24
     c30:	bc3c      	pop	{r2, r3, r4, r5}
     c32:	4690      	mov	r8, r2
     c34:	4699      	mov	r9, r3
     c36:	46a2      	mov	sl, r4
     c38:	46ab      	mov	fp, r5
     c3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
     c3c:	00000749 	.word	0x00000749
     c40:	41004400 	.word	0x41004400
     c44:	00001b1d 	.word	0x00001b1d
     c48:	0000051d 	.word	0x0000051d
     c4c:	000008d1 	.word	0x000008d1
     c50:	40000400 	.word	0x40000400
     c54:	00001b01 	.word	0x00001b01
     c58:	00001a75 	.word	0x00001a75
     c5c:	000006f9 	.word	0x000006f9
     c60:	00001bdd 	.word	0x00001bdd
     c64:	41002000 	.word	0x41002000

00000c68 <spi_select_slave>:
 */
enum status_code spi_select_slave(
		struct spi_module *const module,
		struct spi_slave_inst *const slave,
		const bool select)
{
     c68:	b510      	push	{r4, lr}
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
     c6a:	7944      	ldrb	r4, [r0, #5]
		return STATUS_ERR_UNSUPPORTED_DEV;
     c6c:	2315      	movs	r3, #21
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
     c6e:	2c01      	cmp	r4, #1
     c70:	d16c      	bne.n	d4c <spi_select_slave+0xe4>
		return STATUS_ERR_UNSUPPORTED_DEV;
	}
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if(!(module->master_slave_select_enable))
     c72:	7a04      	ldrb	r4, [r0, #8]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
     c74:	2300      	movs	r3, #0
	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
		return STATUS_ERR_UNSUPPORTED_DEV;
	}
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if(!(module->master_slave_select_enable))
     c76:	2c00      	cmp	r4, #0
     c78:	d168      	bne.n	d4c <spi_select_slave+0xe4>
#  endif
	{
		if (select) {
     c7a:	2a00      	cmp	r2, #0
     c7c:	d057      	beq.n	d2e <spi_select_slave+0xc6>
			/* Check if address recognition is enabled */
			if (slave->address_enabled) {
     c7e:	784b      	ldrb	r3, [r1, #1]
     c80:	2b00      	cmp	r3, #0
     c82:	d044      	beq.n	d0e <spi_select_slave+0xa6>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
     c84:	6802      	ldr	r2, [r0, #0]
     c86:	7e13      	ldrb	r3, [r2, #24]
				/* Check if the module is ready to write the address */
				if (!spi_is_ready_to_write(module)) {
     c88:	07dc      	lsls	r4, r3, #31
     c8a:	d40f      	bmi.n	cac <spi_select_slave+0x44>
					/* Not ready, do not select slave and return */
					port_pin_set_output_level(slave->ss_pin, true);
     c8c:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     c8e:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     c90:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     c92:	2900      	cmp	r1, #0
     c94:	d103      	bne.n	c9e <spi_select_slave+0x36>
		return &(ports[port_index]->Group[group_index]);
     c96:	095a      	lsrs	r2, r3, #5
     c98:	01d2      	lsls	r2, r2, #7
     c9a:	492d      	ldr	r1, [pc, #180]	; (d50 <spi_select_slave+0xe8>)
     c9c:	1852      	adds	r2, r2, r1
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     c9e:	211f      	movs	r1, #31
     ca0:	400b      	ands	r3, r1
     ca2:	2101      	movs	r1, #1
     ca4:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     ca6:	6191      	str	r1, [r2, #24]
					return STATUS_BUSY;
     ca8:	2305      	movs	r3, #5
     caa:	e04f      	b.n	d4c <spi_select_slave+0xe4>
				}

				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
     cac:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     cae:	09dc      	lsrs	r4, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     cb0:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     cb2:	2c00      	cmp	r4, #0
     cb4:	d103      	bne.n	cbe <spi_select_slave+0x56>
		return &(ports[port_index]->Group[group_index]);
     cb6:	095a      	lsrs	r2, r3, #5
     cb8:	01d2      	lsls	r2, r2, #7
     cba:	4c25      	ldr	r4, [pc, #148]	; (d50 <spi_select_slave+0xe8>)
     cbc:	1912      	adds	r2, r2, r4
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     cbe:	241f      	movs	r4, #31
     cc0:	4023      	ands	r3, r4
     cc2:	2401      	movs	r4, #1
     cc4:	409c      	lsls	r4, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
     cc6:	6154      	str	r4, [r2, #20]

				/* Write address to slave */
				spi_write(module, slave->address);
     cc8:	7889      	ldrb	r1, [r1, #2]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     cca:	6803      	ldr	r3, [r0, #0]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
     ccc:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
     cce:	07d4      	lsls	r4, r2, #31
     cd0:	d500      	bpl.n	cd4 <spi_select_slave+0x6c>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
     cd2:	6299      	str	r1, [r3, #40]	; 0x28

				if (!(module->receiver_enabled)) {
     cd4:	79c2      	ldrb	r2, [r0, #7]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
     cd6:	2300      	movs	r3, #0
				port_pin_set_output_level(slave->ss_pin, false);

				/* Write address to slave */
				spi_write(module, slave->address);

				if (!(module->receiver_enabled)) {
     cd8:	2a00      	cmp	r2, #0
     cda:	d137      	bne.n	d4c <spi_select_slave+0xe4>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     cdc:	6802      	ldr	r2, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
     cde:	2104      	movs	r1, #4
     ce0:	7e13      	ldrb	r3, [r2, #24]
					/* Flush contents of shift register shifted back from slave */
					while (!spi_is_ready_to_read(module)) {
     ce2:	420b      	tst	r3, r1
     ce4:	d0fc      	beq.n	ce0 <spi_select_slave+0x78>
     ce6:	7e11      	ldrb	r1, [r2, #24]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
     ce8:	2300      	movs	r3, #0
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
     cea:	074c      	lsls	r4, r1, #29
     cec:	d52e      	bpl.n	d4c <spi_select_slave+0xe4>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
     cee:	8b53      	ldrh	r3, [r2, #26]
     cf0:	0759      	lsls	r1, r3, #29
     cf2:	d503      	bpl.n	cfc <spi_select_slave+0x94>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
     cf4:	8b51      	ldrh	r1, [r2, #26]
     cf6:	2304      	movs	r3, #4
     cf8:	430b      	orrs	r3, r1
     cfa:	8353      	strh	r3, [r2, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
     cfc:	7983      	ldrb	r3, [r0, #6]
     cfe:	2b01      	cmp	r3, #1
     d00:	d102      	bne.n	d08 <spi_select_slave+0xa0>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
     d02:	6a93      	ldr	r3, [r2, #40]	; 0x28
     d04:	2300      	movs	r3, #0
     d06:	e021      	b.n	d4c <spi_select_slave+0xe4>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
     d08:	6a93      	ldr	r3, [r2, #40]	; 0x28
     d0a:	2300      	movs	r3, #0
     d0c:	e01e      	b.n	d4c <spi_select_slave+0xe4>
					uint16_t flush = 0;
					spi_read(module, &flush);
				}
			} else {
				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
     d0e:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     d10:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     d12:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     d14:	2900      	cmp	r1, #0
     d16:	d103      	bne.n	d20 <spi_select_slave+0xb8>
		return &(ports[port_index]->Group[group_index]);
     d18:	095a      	lsrs	r2, r3, #5
     d1a:	01d2      	lsls	r2, r2, #7
     d1c:	4c0c      	ldr	r4, [pc, #48]	; (d50 <spi_select_slave+0xe8>)
     d1e:	1912      	adds	r2, r2, r4
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     d20:	211f      	movs	r1, #31
     d22:	400b      	ands	r3, r1
     d24:	2101      	movs	r1, #1
     d26:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
     d28:	6151      	str	r1, [r2, #20]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
     d2a:	2300      	movs	r3, #0
     d2c:	e00e      	b.n	d4c <spi_select_slave+0xe4>
				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
			}
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
     d2e:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     d30:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     d32:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     d34:	2900      	cmp	r1, #0
     d36:	d103      	bne.n	d40 <spi_select_slave+0xd8>
		return &(ports[port_index]->Group[group_index]);
     d38:	095a      	lsrs	r2, r3, #5
     d3a:	01d2      	lsls	r2, r2, #7
     d3c:	4904      	ldr	r1, [pc, #16]	; (d50 <spi_select_slave+0xe8>)
     d3e:	1852      	adds	r2, r2, r1
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     d40:	211f      	movs	r1, #31
     d42:	400b      	ands	r3, r1
     d44:	2101      	movs	r1, #1
     d46:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     d48:	6191      	str	r1, [r2, #24]
		}
	}
	return STATUS_OK;
     d4a:	2300      	movs	r3, #0
}
     d4c:	1c18      	adds	r0, r3, #0
     d4e:	bd10      	pop	{r4, pc}
     d50:	41004400 	.word	0x41004400

00000d54 <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
     d54:	b5f0      	push	{r4, r5, r6, r7, lr}
     d56:	465f      	mov	r7, fp
     d58:	4656      	mov	r6, sl
     d5a:	464d      	mov	r5, r9
     d5c:	4644      	mov	r4, r8
     d5e:	b4f0      	push	{r4, r5, r6, r7}
     d60:	b091      	sub	sp, #68	; 0x44
     d62:	1c05      	adds	r5, r0, #0
     d64:	1c0c      	adds	r4, r1, #0
     d66:	1c16      	adds	r6, r2, #0
	Assert(config);

	enum status_code status_code = STATUS_OK;

	/* Assign module pointer to software instance struct */
	module->hw = hw;
     d68:	6029      	str	r1, [r5, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     d6a:	1c08      	adds	r0, r1, #0
     d6c:	4bad      	ldr	r3, [pc, #692]	; (1024 <usart_init+0x2d0>)
     d6e:	4798      	blx	r3
     d70:	1c02      	adds	r2, r0, #0
#else
	uint32_t pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
#endif
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
     d72:	6823      	ldr	r3, [r4, #0]
		/* The module is busy resetting itself */
		return STATUS_BUSY;
     d74:	2005      	movs	r0, #5
#else
	uint32_t pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
#endif
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
     d76:	07d9      	lsls	r1, r3, #31
     d78:	d500      	bpl.n	d7c <usart_init+0x28>
     d7a:	e14b      	b.n	1014 <usart_init+0x2c0>
		/* The module is busy resetting itself */
		return STATUS_BUSY;
	}

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
     d7c:	6823      	ldr	r3, [r4, #0]
		/* Check the module is enabled */
		return STATUS_ERR_DENIED;
     d7e:	201c      	movs	r0, #28
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
		/* The module is busy resetting itself */
		return STATUS_BUSY;
	}

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
     d80:	079f      	lsls	r7, r3, #30
     d82:	d500      	bpl.n	d86 <usart_init+0x32>
     d84:	e146      	b.n	1014 <usart_init+0x2c0>
     d86:	4ba8      	ldr	r3, [pc, #672]	; (1028 <usart_init+0x2d4>)
     d88:	6a18      	ldr	r0, [r3, #32]

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
#if (SAML21)
	uint32_t pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
#else
	uint32_t pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
     d8a:	1c91      	adds	r1, r2, #2
		/* Check the module is enabled */
		return STATUS_ERR_DENIED;
	}

	/* Turn on module in PM */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
     d8c:	2701      	movs	r7, #1
     d8e:	408f      	lsls	r7, r1
     d90:	1c39      	adds	r1, r7, #0
     d92:	4301      	orrs	r1, r0
     d94:	6219      	str	r1, [r3, #32]

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
     d96:	a90f      	add	r1, sp, #60	; 0x3c
     d98:	272d      	movs	r7, #45	; 0x2d
     d9a:	5df3      	ldrb	r3, [r6, r7]
     d9c:	700b      	strb	r3, [r1, #0]
#if (SAML21)
	uint32_t pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
#else
	uint32_t pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
#endif
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     d9e:	3214      	adds	r2, #20

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
     da0:	b2d2      	uxtb	r2, r2
     da2:	4690      	mov	r8, r2
     da4:	1c10      	adds	r0, r2, #0
     da6:	4ba1      	ldr	r3, [pc, #644]	; (102c <usart_init+0x2d8>)
     da8:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
     daa:	4640      	mov	r0, r8
     dac:	4ba0      	ldr	r3, [pc, #640]	; (1030 <usart_init+0x2dc>)
     dae:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
     db0:	5df0      	ldrb	r0, [r6, r7]
     db2:	2100      	movs	r1, #0
     db4:	4b9f      	ldr	r3, [pc, #636]	; (1034 <usart_init+0x2e0>)
     db6:	4798      	blx	r3

	/* Set character size */
	module->character_size = config->character_size;
     db8:	7af3      	ldrb	r3, [r6, #11]
     dba:	716b      	strb	r3, [r5, #5]

	/* Set transmitter and receiver status */
	module->receiver_enabled = config->receiver_enable;
     dbc:	2324      	movs	r3, #36	; 0x24
     dbe:	5cf3      	ldrb	r3, [r6, r3]
     dc0:	71ab      	strb	r3, [r5, #6]
	module->transmitter_enabled = config->transmitter_enable;
     dc2:	2325      	movs	r3, #37	; 0x25
     dc4:	5cf3      	ldrb	r3, [r6, r3]
     dc6:	71eb      	strb	r3, [r5, #7]

#ifdef FEATURE_USART_LIN_SLAVE
	module->lin_slave_enabled = config->lin_slave_enable;
     dc8:	7ef3      	ldrb	r3, [r6, #27]
     dca:	722b      	strb	r3, [r5, #8]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	module->start_frame_detection_enabled = config->start_frame_detection_enable;
     dcc:	7f33      	ldrb	r3, [r6, #28]
     dce:	726b      	strb	r3, [r5, #9]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
     dd0:	6829      	ldr	r1, [r5, #0]
     dd2:	4688      	mov	r8, r1

	/* Index for generic clock */
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     dd4:	1c08      	adds	r0, r1, #0
     dd6:	4b93      	ldr	r3, [pc, #588]	; (1024 <usart_init+0x2d0>)
     dd8:	4798      	blx	r3
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     dda:	3014      	adds	r0, #20

	/* Cache new register values to minimize the number of register writes */
	uint32_t ctrla = 0;
	uint32_t ctrlb = 0;
	uint16_t baud  = 0;
     ddc:	2200      	movs	r2, #0
     dde:	466b      	mov	r3, sp
     de0:	84da      	strh	r2, [r3, #38]	; 0x26

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;

#ifdef FEATURE_USART_OVER_SAMPLE
	switch (config->sample_rate) {
     de2:	8a32      	ldrh	r2, [r6, #16]
     de4:	9202      	str	r2, [sp, #8]
     de6:	2380      	movs	r3, #128	; 0x80
     de8:	01db      	lsls	r3, r3, #7
     dea:	429a      	cmp	r2, r3
     dec:	d021      	beq.n	e32 <usart_init+0xde>
     dee:	2380      	movs	r3, #128	; 0x80
     df0:	01db      	lsls	r3, r3, #7
     df2:	429a      	cmp	r2, r3
     df4:	d804      	bhi.n	e00 <usart_init+0xac>
     df6:	2380      	movs	r3, #128	; 0x80
     df8:	019b      	lsls	r3, r3, #6
     dfa:	429a      	cmp	r2, r3
     dfc:	d011      	beq.n	e22 <usart_init+0xce>
     dfe:	e008      	b.n	e12 <usart_init+0xbe>
     e00:	23c0      	movs	r3, #192	; 0xc0
     e02:	01db      	lsls	r3, r3, #7
     e04:	9f02      	ldr	r7, [sp, #8]
     e06:	429f      	cmp	r7, r3
     e08:	d00f      	beq.n	e2a <usart_init+0xd6>
     e0a:	2380      	movs	r3, #128	; 0x80
     e0c:	021b      	lsls	r3, r3, #8
     e0e:	429f      	cmp	r7, r3
     e10:	d003      	beq.n	e1a <usart_init+0xc6>
	uint32_t ctrla = 0;
	uint32_t ctrlb = 0;
	uint16_t baud  = 0;

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
     e12:	2710      	movs	r7, #16
     e14:	9706      	str	r7, [sp, #24]
	/* Cache new register values to minimize the number of register writes */
	uint32_t ctrla = 0;
	uint32_t ctrlb = 0;
	uint16_t baud  = 0;

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
     e16:	2700      	movs	r7, #0
     e18:	e00e      	b.n	e38 <usart_init+0xe4>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
			break;
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
     e1a:	2703      	movs	r7, #3
     e1c:	9706      	str	r7, [sp, #24]
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
			break;
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
     e1e:	2700      	movs	r7, #0
     e20:	e00a      	b.n	e38 <usart_init+0xe4>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
			break;
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
     e22:	2710      	movs	r7, #16
     e24:	9706      	str	r7, [sp, #24]
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
			break;
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
     e26:	2701      	movs	r7, #1
     e28:	e006      	b.n	e38 <usart_init+0xe4>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
     e2a:	2708      	movs	r7, #8
     e2c:	9706      	str	r7, [sp, #24]
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
     e2e:	2701      	movs	r7, #1
     e30:	e002      	b.n	e38 <usart_init+0xe4>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
     e32:	2708      	movs	r7, #8
     e34:	9706      	str	r7, [sp, #24]
		case USART_SAMPLE_RATE_16X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
     e36:	2700      	movs	r7, #0
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
     e38:	6831      	ldr	r1, [r6, #0]
     e3a:	9103      	str	r1, [sp, #12]
		(uint32_t)config->mux_setting |
     e3c:	68f2      	ldr	r2, [r6, #12]
     e3e:	4691      	mov	r9, r2
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
     e40:	6973      	ldr	r3, [r6, #20]
     e42:	9304      	str	r3, [sp, #16]
		config->sample_rate |
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
     e44:	7e31      	ldrb	r1, [r6, #24]
     e46:	468a      	mov	sl, r1
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
     e48:	2326      	movs	r3, #38	; 0x26
     e4a:	5cf3      	ldrb	r3, [r6, r3]
     e4c:	469b      	mov	fp, r3

	enum status_code status_code = STATUS_OK;

	/* Get baud value from mode and clock */
	switch (config->transfer_mode)
     e4e:	6873      	ldr	r3, [r6, #4]
     e50:	2b00      	cmp	r3, #0
     e52:	d013      	beq.n	e7c <usart_init+0x128>
     e54:	2280      	movs	r2, #128	; 0x80
     e56:	0552      	lsls	r2, r2, #21
     e58:	4293      	cmp	r3, r2
     e5a:	d12e      	bne.n	eba <usart_init+0x166>
	{
		case USART_TRANSFER_SYNCHRONOUSLY:
			if (!config->use_external_clock) {
     e5c:	2327      	movs	r3, #39	; 0x27
     e5e:	5cf3      	ldrb	r3, [r6, r3]
     e60:	2b00      	cmp	r3, #0
     e62:	d12e      	bne.n	ec2 <usart_init+0x16e>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
     e64:	6a37      	ldr	r7, [r6, #32]
     e66:	b2c0      	uxtb	r0, r0
     e68:	4b73      	ldr	r3, [pc, #460]	; (1038 <usart_init+0x2e4>)
     e6a:	4798      	blx	r3
     e6c:	1c01      	adds	r1, r0, #0
     e6e:	1c38      	adds	r0, r7, #0
     e70:	466a      	mov	r2, sp
     e72:	3226      	adds	r2, #38	; 0x26
     e74:	4b71      	ldr	r3, [pc, #452]	; (103c <usart_init+0x2e8>)
     e76:	4798      	blx	r3
     e78:	1c03      	adds	r3, r0, #0
     e7a:	e01f      	b.n	ebc <usart_init+0x168>
			}

			break;

		case USART_TRANSFER_ASYNCHRONOUSLY:
			if (config->use_external_clock) {
     e7c:	2327      	movs	r3, #39	; 0x27
     e7e:	5cf3      	ldrb	r3, [r6, r3]
     e80:	2b00      	cmp	r3, #0
     e82:	d00a      	beq.n	e9a <usart_init+0x146>
				status_code =
     e84:	9a06      	ldr	r2, [sp, #24]
     e86:	9200      	str	r2, [sp, #0]
     e88:	6a30      	ldr	r0, [r6, #32]
     e8a:	6ab1      	ldr	r1, [r6, #40]	; 0x28
     e8c:	466a      	mov	r2, sp
     e8e:	3226      	adds	r2, #38	; 0x26
     e90:	1c3b      	adds	r3, r7, #0
     e92:	4f6b      	ldr	r7, [pc, #428]	; (1040 <usart_init+0x2ec>)
     e94:	47b8      	blx	r7
     e96:	1c03      	adds	r3, r0, #0
     e98:	e010      	b.n	ebc <usart_init+0x168>
						_sercom_get_async_baud_val(config->baudrate,
							config->ext_clock_freq, &baud, mode, sample_num);
			} else {
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
     e9a:	6a31      	ldr	r1, [r6, #32]
     e9c:	9107      	str	r1, [sp, #28]
     e9e:	b2c0      	uxtb	r0, r0
     ea0:	4b65      	ldr	r3, [pc, #404]	; (1038 <usart_init+0x2e4>)
     ea2:	4798      	blx	r3
     ea4:	1c01      	adds	r1, r0, #0
			if (config->use_external_clock) {
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
							config->ext_clock_freq, &baud, mode, sample_num);
			} else {
				status_code =
     ea6:	9a06      	ldr	r2, [sp, #24]
     ea8:	9200      	str	r2, [sp, #0]
     eaa:	9807      	ldr	r0, [sp, #28]
     eac:	466a      	mov	r2, sp
     eae:	3226      	adds	r2, #38	; 0x26
     eb0:	1c3b      	adds	r3, r7, #0
     eb2:	4f63      	ldr	r7, [pc, #396]	; (1040 <usart_init+0x2ec>)
     eb4:	47b8      	blx	r7
     eb6:	1c03      	adds	r3, r0, #0
     eb8:	e000      	b.n	ebc <usart_init+0x168>
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);

	enum status_code status_code = STATUS_OK;
     eba:	2300      	movs	r3, #0
     ebc:	1e18      	subs	r0, r3, #0

			break;
	}

	/* Check if calculating the baudrate failed */
	if (status_code != STATUS_OK) {
     ebe:	d000      	beq.n	ec2 <usart_init+0x16e>
     ec0:	e0a8      	b.n	1014 <usart_init+0x2c0>
		/* Abort */
		return status_code;
	}

#ifdef FEATURE_USART_IRDA
	if(config->encoding_format_enable) {
     ec2:	7e73      	ldrb	r3, [r6, #25]
     ec4:	2b00      	cmp	r3, #0
     ec6:	d002      	beq.n	ece <usart_init+0x17a>
		usart_hw->RXPL.reg = config->receive_pulse_length;
     ec8:	7eb3      	ldrb	r3, [r6, #26]
     eca:	4641      	mov	r1, r8
     ecc:	738b      	strb	r3, [r1, #14]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
     ece:	682a      	ldr	r2, [r5, #0]
     ed0:	9f02      	ldr	r7, [sp, #8]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
     ed2:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check. */
	Assert(module);

	while (usart_is_syncing(module)) {
     ed4:	2b00      	cmp	r3, #0
     ed6:	d1fc      	bne.n	ed2 <usart_init+0x17e>
     ed8:	9702      	str	r7, [sp, #8]

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/*Set baud val */
	usart_hw->BAUD.reg = baud;
     eda:	466b      	mov	r3, sp
     edc:	3326      	adds	r3, #38	; 0x26
     ede:	881b      	ldrh	r3, [r3, #0]
     ee0:	4642      	mov	r2, r8
     ee2:	8193      	strh	r3, [r2, #12]
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
     ee4:	464b      	mov	r3, r9
     ee6:	9f03      	ldr	r7, [sp, #12]
     ee8:	433b      	orrs	r3, r7
		(uint32_t)config->mux_setting |
     eea:	9f04      	ldr	r7, [sp, #16]
     eec:	433b      	orrs	r3, r7
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
     eee:	6871      	ldr	r1, [r6, #4]
     ef0:	430b      	orrs	r3, r1
		config->sample_rate |
     ef2:	9f02      	ldr	r7, [sp, #8]
     ef4:	431f      	orrs	r7, r3
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
     ef6:	4652      	mov	r2, sl
     ef8:	0213      	lsls	r3, r2, #8
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
     efa:	431f      	orrs	r7, r3
		config->sample_rate |
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
     efc:	4659      	mov	r1, fp
     efe:	074b      	lsls	r3, r1, #29

	/*Set baud val */
	usart_hw->BAUD.reg = baud;

	/* Set sample mode */
	ctrla |= config->transfer_mode;
     f00:	431f      	orrs	r7, r3

	if (config->use_external_clock == false) {
     f02:	2327      	movs	r3, #39	; 0x27
     f04:	5cf3      	ldrb	r3, [r6, r3]
     f06:	2b00      	cmp	r3, #0
     f08:	d101      	bne.n	f0e <usart_init+0x1ba>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
     f0a:	2304      	movs	r3, #4
     f0c:	431f      	orrs	r7, r3
	}

	/* Set stopbits, character size and enable transceivers */
	ctrlb = (uint32_t)config->stopbits | (uint32_t)config->character_size |
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
     f0e:	7e71      	ldrb	r1, [r6, #25]
     f10:	0289      	lsls	r1, r1, #10
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
     f12:	7f33      	ldrb	r3, [r6, #28]
     f14:	025b      	lsls	r3, r3, #9
	else {
		ctrla |= SERCOM_USART_CTRLA_MODE(0x0);
	}

	/* Set stopbits, character size and enable transceivers */
	ctrlb = (uint32_t)config->stopbits | (uint32_t)config->character_size |
     f16:	4319      	orrs	r1, r3
     f18:	7af2      	ldrb	r2, [r6, #11]
     f1a:	7ab3      	ldrb	r3, [r6, #10]
     f1c:	4313      	orrs	r3, r2
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
     f1e:	4319      	orrs	r1, r3
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
     f20:	7f73      	ldrb	r3, [r6, #29]
     f22:	021b      	lsls	r3, r3, #8
	ctrlb = (uint32_t)config->stopbits | (uint32_t)config->character_size |
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
     f24:	4319      	orrs	r1, r3
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
     f26:	2324      	movs	r3, #36	; 0x24
     f28:	5cf3      	ldrb	r3, [r6, r3]
     f2a:	045b      	lsls	r3, r3, #17
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
     f2c:	4319      	orrs	r1, r3
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
     f2e:	2325      	movs	r3, #37	; 0x25
     f30:	5cf3      	ldrb	r3, [r6, r3]
     f32:	041b      	lsls	r3, r3, #16
	else {
		ctrla |= SERCOM_USART_CTRLA_MODE(0x0);
	}

	/* Set stopbits, character size and enable transceivers */
	ctrlb = (uint32_t)config->stopbits | (uint32_t)config->character_size |
     f34:	4319      	orrs	r1, r3
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);

	/* Check parity mode bits */
	if (config->parity != USART_PARITY_NONE) {
     f36:	8933      	ldrh	r3, [r6, #8]
     f38:	2bff      	cmp	r3, #255	; 0xff
     f3a:	d00b      	beq.n	f54 <usart_init+0x200>
#ifdef FEATURE_USART_LIN_SLAVE
		if(config->lin_slave_enable) {
     f3c:	7ef2      	ldrb	r2, [r6, #27]
     f3e:	2a00      	cmp	r2, #0
     f40:	d003      	beq.n	f4a <usart_init+0x1f6>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x5);
     f42:	22a0      	movs	r2, #160	; 0xa0
     f44:	04d2      	lsls	r2, r2, #19
     f46:	4317      	orrs	r7, r2
     f48:	e002      	b.n	f50 <usart_init+0x1fc>
		} else {
			ctrla |= SERCOM_USART_CTRLA_FORM(1);
     f4a:	2280      	movs	r2, #128	; 0x80
     f4c:	0452      	lsls	r2, r2, #17
     f4e:	4317      	orrs	r7, r2
		}
#else
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
#endif
		ctrlb |= config->parity;
     f50:	4319      	orrs	r1, r3
     f52:	e005      	b.n	f60 <usart_init+0x20c>
	} else {
#ifdef FEATURE_USART_LIN_SLAVE
		if(config->lin_slave_enable) {
     f54:	7ef3      	ldrb	r3, [r6, #27]
     f56:	2b00      	cmp	r3, #0
     f58:	d002      	beq.n	f60 <usart_init+0x20c>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x4);
     f5a:	2380      	movs	r3, #128	; 0x80
     f5c:	04db      	lsls	r3, r3, #19
     f5e:	431f      	orrs	r7, r3
		ctrla |= SERCOM_USART_CTRLA_FORM(0);
#endif
	}

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
     f60:	232c      	movs	r3, #44	; 0x2c
     f62:	5cf3      	ldrb	r3, [r6, r3]
     f64:	2b00      	cmp	r3, #0
     f66:	d103      	bne.n	f70 <usart_init+0x21c>
     f68:	4b36      	ldr	r3, [pc, #216]	; (1044 <usart_init+0x2f0>)
     f6a:	789b      	ldrb	r3, [r3, #2]
     f6c:	079a      	lsls	r2, r3, #30
     f6e:	d501      	bpl.n	f74 <usart_init+0x220>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
     f70:	2380      	movs	r3, #128	; 0x80
     f72:	431f      	orrs	r7, r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
     f74:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
     f76:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check. */
	Assert(module);

	while (usart_is_syncing(module)) {
     f78:	2b00      	cmp	r3, #0
     f7a:	d1fc      	bne.n	f76 <usart_init+0x222>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write configuration to CTRLB */
	usart_hw->CTRLB.reg = ctrlb;
     f7c:	4643      	mov	r3, r8
     f7e:	6059      	str	r1, [r3, #4]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
     f80:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
     f82:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check. */
	Assert(module);

	while (usart_is_syncing(module)) {
     f84:	2b00      	cmp	r3, #0
     f86:	d1fc      	bne.n	f82 <usart_init+0x22e>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write configuration to CTRLA */
	usart_hw->CTRLA.reg = ctrla;
     f88:	4641      	mov	r1, r8
     f8a:	600f      	str	r7, [r1, #0]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
     f8c:	ab0e      	add	r3, sp, #56	; 0x38
     f8e:	2280      	movs	r2, #128	; 0x80
     f90:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     f92:	2200      	movs	r2, #0
     f94:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     f96:	70da      	strb	r2, [r3, #3]
	}

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
     f98:	709a      	strb	r2, [r3, #2]

	uint32_t pad_pinmuxes[] = {
     f9a:	6b32      	ldr	r2, [r6, #48]	; 0x30
     f9c:	920a      	str	r2, [sp, #40]	; 0x28
     f9e:	6b73      	ldr	r3, [r6, #52]	; 0x34
     fa0:	930b      	str	r3, [sp, #44]	; 0x2c
     fa2:	6bb7      	ldr	r7, [r6, #56]	; 0x38
     fa4:	970c      	str	r7, [sp, #48]	; 0x30
     fa6:	6bf6      	ldr	r6, [r6, #60]	; 0x3c
     fa8:	960d      	str	r6, [sp, #52]	; 0x34
     faa:	2700      	movs	r7, #0
		if (current_pinmux == PINMUX_DEFAULT) {
			current_pinmux = _sercom_get_default_pad(hw, pad);
		}

		if (current_pinmux != PINMUX_UNUSED) {
			pin_conf.mux_position = current_pinmux & 0xFFFF;
     fac:	ae0e      	add	r6, sp, #56	; 0x38
     fae:	b2f9      	uxtb	r1, r7
     fb0:	00bb      	lsls	r3, r7, #2
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
     fb2:	aa0a      	add	r2, sp, #40	; 0x28
     fb4:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
     fb6:	2800      	cmp	r0, #0
     fb8:	d102      	bne.n	fc0 <usart_init+0x26c>
			current_pinmux = _sercom_get_default_pad(hw, pad);
     fba:	1c20      	adds	r0, r4, #0
     fbc:	4a22      	ldr	r2, [pc, #136]	; (1048 <usart_init+0x2f4>)
     fbe:	4790      	blx	r2
		}

		if (current_pinmux != PINMUX_UNUSED) {
     fc0:	1c43      	adds	r3, r0, #1
     fc2:	d005      	beq.n	fd0 <usart_init+0x27c>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
     fc4:	7030      	strb	r0, [r6, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
     fc6:	0c00      	lsrs	r0, r0, #16
     fc8:	b2c0      	uxtb	r0, r0
     fca:	1c31      	adds	r1, r6, #0
     fcc:	4a1f      	ldr	r2, [pc, #124]	; (104c <usart_init+0x2f8>)
     fce:	4790      	blx	r2
     fd0:	3701      	adds	r7, #1
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
     fd2:	2f04      	cmp	r7, #4
     fd4:	d1eb      	bne.n	fae <usart_init+0x25a>
	}

#if USART_CALLBACK_MODE == true
	/* Initialize parameters */
	for (uint32_t i = 0; i < USART_CALLBACK_N; i++) {
		module->callback[i]            = NULL;
     fd6:	2300      	movs	r3, #0
     fd8:	60eb      	str	r3, [r5, #12]
     fda:	612b      	str	r3, [r5, #16]
     fdc:	616b      	str	r3, [r5, #20]
     fde:	61ab      	str	r3, [r5, #24]
     fe0:	61eb      	str	r3, [r5, #28]
     fe2:	622b      	str	r3, [r5, #32]
	}

	module->tx_buffer_ptr              = NULL;
     fe4:	62ab      	str	r3, [r5, #40]	; 0x28
	module->rx_buffer_ptr              = NULL;
     fe6:	626b      	str	r3, [r5, #36]	; 0x24
	module->remaining_tx_buffer_length = 0x0000;
     fe8:	2200      	movs	r2, #0
     fea:	85eb      	strh	r3, [r5, #46]	; 0x2e
	module->remaining_rx_buffer_length = 0x0000;
     fec:	85ab      	strh	r3, [r5, #44]	; 0x2c
	module->callback_reg_mask          = 0x00;
     fee:	2330      	movs	r3, #48	; 0x30
     ff0:	54ea      	strb	r2, [r5, r3]
	module->callback_enable_mask       = 0x00;
     ff2:	2331      	movs	r3, #49	; 0x31
     ff4:	54ea      	strb	r2, [r5, r3]
	module->rx_status                  = STATUS_OK;
     ff6:	2332      	movs	r3, #50	; 0x32
     ff8:	54ea      	strb	r2, [r5, r3]
	module->tx_status                  = STATUS_OK;
     ffa:	2333      	movs	r3, #51	; 0x33
     ffc:	54ea      	strb	r2, [r5, r3]

	/* Set interrupt handler and register USART software module struct in
	 * look-up table */
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
     ffe:	6828      	ldr	r0, [r5, #0]
    1000:	4b08      	ldr	r3, [pc, #32]	; (1024 <usart_init+0x2d0>)
    1002:	4798      	blx	r3
    1004:	1c04      	adds	r4, r0, #0
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
    1006:	4912      	ldr	r1, [pc, #72]	; (1050 <usart_init+0x2fc>)
    1008:	4b12      	ldr	r3, [pc, #72]	; (1054 <usart_init+0x300>)
    100a:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    100c:	00a4      	lsls	r4, r4, #2
    100e:	4b12      	ldr	r3, [pc, #72]	; (1058 <usart_init+0x304>)
    1010:	50e5      	str	r5, [r4, r3]
#endif

	return status_code;
    1012:	2000      	movs	r0, #0
}
    1014:	b011      	add	sp, #68	; 0x44
    1016:	bc3c      	pop	{r2, r3, r4, r5}
    1018:	4690      	mov	r8, r2
    101a:	4699      	mov	r9, r3
    101c:	46a2      	mov	sl, r4
    101e:	46ab      	mov	fp, r5
    1020:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1022:	46c0      	nop			; (mov r8, r8)
    1024:	000008d1 	.word	0x000008d1
    1028:	40000400 	.word	0x40000400
    102c:	00001b01 	.word	0x00001b01
    1030:	00001a75 	.word	0x00001a75
    1034:	000006f9 	.word	0x000006f9
    1038:	00001b1d 	.word	0x00001b1d
    103c:	0000051d 	.word	0x0000051d
    1040:	00000549 	.word	0x00000549
    1044:	41002000 	.word	0x41002000
    1048:	00000749 	.word	0x00000749
    104c:	00001bdd 	.word	0x00001bdd
    1050:	0000125d 	.word	0x0000125d
    1054:	00000911 	.word	0x00000911
    1058:	20000e50 	.word	0x20000e50

0000105c <usart_write_wait>:
 * \retval STATUS_ERR_DENIED If the transmitter is not enabled
 */
enum status_code usart_write_wait(
		struct usart_module *const module,
		const uint16_t tx_data)
{
    105c:	b510      	push	{r4, lr}
    105e:	1c02      	adds	r2, r0, #0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    1060:	6803      	ldr	r3, [r0, #0]

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    1062:	79c4      	ldrb	r4, [r0, #7]
		return STATUS_ERR_DENIED;
    1064:	201c      	movs	r0, #28

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    1066:	2c00      	cmp	r4, #0
    1068:	d00d      	beq.n	1086 <usart_write_wait+0x2a>
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_tx_buffer_length > 0) {
    106a:	8dd2      	ldrh	r2, [r2, #46]	; 0x2e
    106c:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    106e:	2005      	movs	r0, #5
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_tx_buffer_length > 0) {
    1070:	2a00      	cmp	r2, #0
    1072:	d108      	bne.n	1086 <usart_write_wait+0x2a>
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    1074:	69da      	ldr	r2, [r3, #28]
		const struct usart_module *const module)
{
	/* Sanity check. */
	Assert(module);

	while (usart_is_syncing(module)) {
    1076:	2a00      	cmp	r2, #0
    1078:	d1fc      	bne.n	1074 <usart_write_wait+0x18>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write data to USART module */
	usart_hw->DATA.reg = tx_data;
    107a:	8519      	strh	r1, [r3, #40]	; 0x28

	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
    107c:	2102      	movs	r1, #2
    107e:	7e1a      	ldrb	r2, [r3, #24]
    1080:	420a      	tst	r2, r1
    1082:	d0fc      	beq.n	107e <usart_write_wait+0x22>
		/* Wait until data is sent */
	}

	return STATUS_OK;
    1084:	2000      	movs	r0, #0
}
    1086:	bd10      	pop	{r4, pc}

00001088 <usart_read_wait>:
 * \retval STATUS_ERR_DENIED        If the receiver is not enabled
 */
enum status_code usart_read_wait(
		struct usart_module *const module,
		uint16_t *const rx_data)
{
    1088:	b510      	push	{r4, lr}
    108a:	1c03      	adds	r3, r0, #0

	/* Error variable */
	uint8_t error_code;

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    108c:	6804      	ldr	r4, [r0, #0]

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    108e:	7982      	ldrb	r2, [r0, #6]
		return STATUS_ERR_DENIED;
    1090:	201c      	movs	r0, #28

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    1092:	2a00      	cmp	r2, #0
    1094:	d033      	beq.n	10fe <usart_read_wait+0x76>
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_rx_buffer_length > 0) {
    1096:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
    1098:	b29b      	uxth	r3, r3
		return STATUS_BUSY;
    109a:	2005      	movs	r0, #5
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_rx_buffer_length > 0) {
    109c:	2b00      	cmp	r3, #0
    109e:	d12e      	bne.n	10fe <usart_read_wait+0x76>
		return STATUS_BUSY;
	}
#endif

	/* Check if USART has new data */
	if (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC)) {
    10a0:	7e23      	ldrb	r3, [r4, #24]
    10a2:	075a      	lsls	r2, r3, #29
    10a4:	d52b      	bpl.n	10fe <usart_read_wait+0x76>
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    10a6:	69e3      	ldr	r3, [r4, #28]
		const struct usart_module *const module)
{
	/* Sanity check. */
	Assert(module);

	while (usart_is_syncing(module)) {
    10a8:	2b00      	cmp	r3, #0
    10aa:	d1fc      	bne.n	10a6 <usart_read_wait+0x1e>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Read out the status code and mask away all but the 3 LSBs*/
	error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    10ac:	8b63      	ldrh	r3, [r4, #26]
    10ae:	b2db      	uxtb	r3, r3

	/* Check if an error has occurred during the receiving */
	if (error_code) {
    10b0:	069a      	lsls	r2, r3, #26
    10b2:	d021      	beq.n	10f8 <usart_read_wait+0x70>
		/* Check which error occurred */
		if (error_code & SERCOM_USART_STATUS_FERR) {
    10b4:	079a      	lsls	r2, r3, #30
    10b6:	d503      	bpl.n	10c0 <usart_read_wait+0x38>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    10b8:	2302      	movs	r3, #2
    10ba:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_BAD_FORMAT;
    10bc:	201a      	movs	r0, #26
    10be:	e01e      	b.n	10fe <usart_read_wait+0x76>
		} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    10c0:	075a      	lsls	r2, r3, #29
    10c2:	d503      	bpl.n	10cc <usart_read_wait+0x44>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    10c4:	2304      	movs	r3, #4
    10c6:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_OVERFLOW;
    10c8:	201e      	movs	r0, #30
    10ca:	e018      	b.n	10fe <usart_read_wait+0x76>
		} else if (error_code & SERCOM_USART_STATUS_PERR) {
    10cc:	07da      	lsls	r2, r3, #31
    10ce:	d503      	bpl.n	10d8 <usart_read_wait+0x50>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    10d0:	2301      	movs	r3, #1
    10d2:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_BAD_DATA;
    10d4:	2013      	movs	r0, #19
    10d6:	e012      	b.n	10fe <usart_read_wait+0x76>
		}
#ifdef FEATURE_USART_LIN_SLAVE
		else if (error_code & SERCOM_USART_STATUS_ISF) {
    10d8:	06da      	lsls	r2, r3, #27
    10da:	d505      	bpl.n	10e8 <usart_read_wait+0x60>
			/* Clear flag by writing 1 to it  and
			 *  return with an error code */
			usart_hw->STATUS.reg |= SERCOM_USART_STATUS_ISF;
    10dc:	8b62      	ldrh	r2, [r4, #26]
    10de:	2310      	movs	r3, #16
    10e0:	4313      	orrs	r3, r2
    10e2:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_PROTOCOL;
    10e4:	2042      	movs	r0, #66	; 0x42
    10e6:	e00a      	b.n	10fe <usart_read_wait+0x76>
		}
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
		else if (error_code & SERCOM_USART_STATUS_COLL) {
    10e8:	069a      	lsls	r2, r3, #26
    10ea:	d505      	bpl.n	10f8 <usart_read_wait+0x70>
			/* Clear flag by writing 1 to it
			 *  return with an error code */
			usart_hw->STATUS.reg |= SERCOM_USART_STATUS_COLL;
    10ec:	8b62      	ldrh	r2, [r4, #26]
    10ee:	2320      	movs	r3, #32
    10f0:	4313      	orrs	r3, r2
    10f2:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_PACKET_COLLISION;
    10f4:	2041      	movs	r0, #65	; 0x41
    10f6:	e002      	b.n	10fe <usart_read_wait+0x76>
		}
#endif
	}

	/* Read data from USART module */
	*rx_data = usart_hw->DATA.reg;
    10f8:	8d23      	ldrh	r3, [r4, #40]	; 0x28
    10fa:	800b      	strh	r3, [r1, #0]

	return STATUS_OK;
    10fc:	2000      	movs	r0, #0
}
    10fe:	bd10      	pop	{r4, pc}

00001100 <usart_write_buffer_wait>:
 */
enum status_code usart_write_buffer_wait(
		struct usart_module *const module,
		const uint8_t *tx_data,
		uint16_t length)
{
    1100:	b5f0      	push	{r4, r5, r6, r7, lr}
    1102:	4657      	mov	r7, sl
    1104:	464e      	mov	r6, r9
    1106:	4645      	mov	r5, r8
    1108:	b4e0      	push	{r5, r6, r7}
    110a:	1c06      	adds	r6, r0, #0
    110c:	4688      	mov	r8, r1
	Assert(module);
	Assert(module->hw);

	/* Check if the buffer length is valid */
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    110e:	2017      	movs	r0, #23
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Check if the buffer length is valid */
	if (length == 0) {
    1110:	2a00      	cmp	r2, #0
    1112:	d04a      	beq.n	11aa <usart_write_buffer_wait+0xaa>
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    1114:	79f3      	ldrb	r3, [r6, #7]
		return STATUS_ERR_DENIED;
    1116:	201c      	movs	r0, #28
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    1118:	2b00      	cmp	r3, #0
    111a:	d046      	beq.n	11aa <usart_write_buffer_wait+0xaa>
		return STATUS_ERR_DENIED;
	}

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    111c:	6834      	ldr	r4, [r6, #0]
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    111e:	69e3      	ldr	r3, [r4, #28]
		const struct usart_module *const module)
{
	/* Sanity check. */
	Assert(module);

	while (usart_is_syncing(module)) {
    1120:	2b00      	cmp	r3, #0
    1122:	d1fc      	bne.n	111e <usart_write_buffer_wait+0x1e>
    1124:	4692      	mov	sl, r2
    1126:	2700      	movs	r7, #0
	/* Blocks while buffer is being transferred */
	while (length--) {
		/* Wait for the USART to be ready for new data and abort
		* operation if it doesn't get ready within the timeout*/
		for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
			if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_DRE) {
    1128:	2501      	movs	r5, #1
    112a:	4a22      	ldr	r2, [pc, #136]	; (11b4 <usart_write_buffer_wait+0xb4>)
    112c:	4691      	mov	r9, r2
    112e:	e01f      	b.n	1170 <usart_write_buffer_wait+0x70>
    1130:	7e22      	ldrb	r2, [r4, #24]
    1132:	422a      	tst	r2, r5
    1134:	d104      	bne.n	1140 <usart_write_buffer_wait+0x40>
				break;
			} else if (i == USART_TIMEOUT) {
    1136:	2b01      	cmp	r3, #1
    1138:	d029      	beq.n	118e <usart_write_buffer_wait+0x8e>
    113a:	3b01      	subs	r3, #1

	/* Blocks while buffer is being transferred */
	while (length--) {
		/* Wait for the USART to be ready for new data and abort
		* operation if it doesn't get ready within the timeout*/
		for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
    113c:	2b00      	cmp	r3, #0
    113e:	d1f7      	bne.n	1130 <usart_write_buffer_wait+0x30>
				return STATUS_ERR_TIMEOUT;
			}
		}

		/* Data to send is at least 8 bits long */
		uint16_t data_to_send = tx_data[tx_pos++];
    1140:	1c7b      	adds	r3, r7, #1
    1142:	b29b      	uxth	r3, r3
    1144:	4642      	mov	r2, r8
    1146:	5dd1      	ldrb	r1, [r2, r7]

		/* Check if the character size exceeds 8 bit */
		if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    1148:	7972      	ldrb	r2, [r6, #5]
    114a:	2a01      	cmp	r2, #1
    114c:	d001      	beq.n	1152 <usart_write_buffer_wait+0x52>
				return STATUS_ERR_TIMEOUT;
			}
		}

		/* Data to send is at least 8 bits long */
		uint16_t data_to_send = tx_data[tx_pos++];
    114e:	1c1f      	adds	r7, r3, #0
    1150:	e005      	b.n	115e <usart_write_buffer_wait+0x5e>

		/* Check if the character size exceeds 8 bit */
		if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
			data_to_send |= (tx_data[tx_pos++] << 8);
    1152:	1cba      	adds	r2, r7, #2
    1154:	b297      	uxth	r7, r2
    1156:	4642      	mov	r2, r8
    1158:	5cd3      	ldrb	r3, [r2, r3]
    115a:	021b      	lsls	r3, r3, #8
    115c:	4319      	orrs	r1, r3
		}

		/* Send the data through the USART module */
		usart_write_wait(module, data_to_send);
    115e:	1c30      	adds	r0, r6, #0
    1160:	4b15      	ldr	r3, [pc, #84]	; (11b8 <usart_write_buffer_wait+0xb8>)
    1162:	4798      	blx	r3
    1164:	4653      	mov	r3, sl
    1166:	3b01      	subs	r3, #1
    1168:	b29b      	uxth	r3, r3
    116a:	469a      	mov	sl, r3
	_usart_wait_for_sync(module);

	uint16_t tx_pos = 0;

	/* Blocks while buffer is being transferred */
	while (length--) {
    116c:	2b00      	cmp	r3, #0
    116e:	d016      	beq.n	119e <usart_write_buffer_wait+0x9e>
		/* Wait for the USART to be ready for new data and abort
		* operation if it doesn't get ready within the timeout*/
		for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
			if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_DRE) {
    1170:	7e23      	ldrb	r3, [r4, #24]
    1172:	422b      	tst	r3, r5
    1174:	d1e4      	bne.n	1140 <usart_write_buffer_wait+0x40>
    1176:	464b      	mov	r3, r9
    1178:	e7da      	b.n	1130 <usart_write_buffer_wait+0x30>
		usart_write_wait(module, data_to_send);
	}

	/* Wait until Transmit is complete or timeout */
	for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
		if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC) {
    117a:	7e22      	ldrb	r2, [r4, #24]
    117c:	420a      	tst	r2, r1
    117e:	d108      	bne.n	1192 <usart_write_buffer_wait+0x92>
			break;
		} else if (i == USART_TIMEOUT) {
    1180:	2b01      	cmp	r3, #1
    1182:	d008      	beq.n	1196 <usart_write_buffer_wait+0x96>
    1184:	3b01      	subs	r3, #1
		/* Send the data through the USART module */
		usart_write_wait(module, data_to_send);
	}

	/* Wait until Transmit is complete or timeout */
	for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
    1186:	2b00      	cmp	r3, #0
    1188:	d1f7      	bne.n	117a <usart_write_buffer_wait+0x7a>
		} else if (i == USART_TIMEOUT) {
			return STATUS_ERR_TIMEOUT;
		}
	}

	return STATUS_OK;
    118a:	2000      	movs	r0, #0
    118c:	e00d      	b.n	11aa <usart_write_buffer_wait+0xaa>
		* operation if it doesn't get ready within the timeout*/
		for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
			if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_DRE) {
				break;
			} else if (i == USART_TIMEOUT) {
				return STATUS_ERR_TIMEOUT;
    118e:	2012      	movs	r0, #18
    1190:	e00b      	b.n	11aa <usart_write_buffer_wait+0xaa>
		} else if (i == USART_TIMEOUT) {
			return STATUS_ERR_TIMEOUT;
		}
	}

	return STATUS_OK;
    1192:	2000      	movs	r0, #0
    1194:	e009      	b.n	11aa <usart_write_buffer_wait+0xaa>
	/* Wait until Transmit is complete or timeout */
	for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
		if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC) {
			break;
		} else if (i == USART_TIMEOUT) {
			return STATUS_ERR_TIMEOUT;
    1196:	2012      	movs	r0, #18
    1198:	e007      	b.n	11aa <usart_write_buffer_wait+0xaa>
		}
	}

	return STATUS_OK;
    119a:	2000      	movs	r0, #0
    119c:	e005      	b.n	11aa <usart_write_buffer_wait+0xaa>
		usart_write_wait(module, data_to_send);
	}

	/* Wait until Transmit is complete or timeout */
	for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
		if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC) {
    119e:	7e23      	ldrb	r3, [r4, #24]
    11a0:	079a      	lsls	r2, r3, #30
    11a2:	d4fa      	bmi.n	119a <usart_write_buffer_wait+0x9a>
    11a4:	4b03      	ldr	r3, [pc, #12]	; (11b4 <usart_write_buffer_wait+0xb4>)
    11a6:	2102      	movs	r1, #2
    11a8:	e7e7      	b.n	117a <usart_write_buffer_wait+0x7a>
			return STATUS_ERR_TIMEOUT;
		}
	}

	return STATUS_OK;
}
    11aa:	bc1c      	pop	{r2, r3, r4}
    11ac:	4690      	mov	r8, r2
    11ae:	4699      	mov	r9, r3
    11b0:	46a2      	mov	sl, r4
    11b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    11b4:	0000ffff 	.word	0x0000ffff
    11b8:	0000105d 	.word	0x0000105d

000011bc <usart_read_buffer_wait>:
 */
enum status_code usart_read_buffer_wait(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
    11bc:	b5f0      	push	{r4, r5, r6, r7, lr}
    11be:	4657      	mov	r7, sl
    11c0:	464e      	mov	r6, r9
    11c2:	4645      	mov	r5, r8
    11c4:	b4e0      	push	{r5, r6, r7}
    11c6:	b082      	sub	sp, #8
    11c8:	1c06      	adds	r6, r0, #0
    11ca:	4688      	mov	r8, r1
	Assert(module);
	Assert(module->hw);

	/* Check if the buffer length is valid */
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    11cc:	2017      	movs	r0, #23
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Check if the buffer length is valid */
	if (length == 0) {
    11ce:	2a00      	cmp	r2, #0
    11d0:	d039      	beq.n	1246 <usart_read_buffer_wait+0x8a>
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    11d2:	79b3      	ldrb	r3, [r6, #6]
		return STATUS_ERR_DENIED;
    11d4:	201c      	movs	r0, #28
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    11d6:	2b00      	cmp	r3, #0
    11d8:	d035      	beq.n	1246 <usart_read_buffer_wait+0x8a>
		return STATUS_ERR_DENIED;
	}

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    11da:	6835      	ldr	r5, [r6, #0]
    11dc:	4692      	mov	sl, r2

	uint16_t rx_pos = 0;
    11de:	2700      	movs	r7, #0
	/* Blocks while buffer is being received */
	while (length--) {
		/* Wait for the USART to have new data and abort operation if it
		 * doesn't get ready within the timeout*/
		for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
			if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC) {
    11e0:	2404      	movs	r4, #4
    11e2:	481c      	ldr	r0, [pc, #112]	; (1254 <usart_read_buffer_wait+0x98>)
    11e4:	4681      	mov	r9, r0
    11e6:	e029      	b.n	123c <usart_read_buffer_wait+0x80>
    11e8:	7e2a      	ldrb	r2, [r5, #24]
    11ea:	4222      	tst	r2, r4
    11ec:	d104      	bne.n	11f8 <usart_read_buffer_wait+0x3c>
				break;
			} else if (i == USART_TIMEOUT) {
    11ee:	2b01      	cmp	r3, #1
    11f0:	d021      	beq.n	1236 <usart_read_buffer_wait+0x7a>
    11f2:	3b01      	subs	r3, #1

	/* Blocks while buffer is being received */
	while (length--) {
		/* Wait for the USART to have new data and abort operation if it
		 * doesn't get ready within the timeout*/
		for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
    11f4:	2b00      	cmp	r3, #0
    11f6:	d1f7      	bne.n	11e8 <usart_read_buffer_wait+0x2c>
				return STATUS_ERR_TIMEOUT;
			}
		}

		enum status_code retval;
		uint16_t received_data = 0;
    11f8:	4669      	mov	r1, sp
    11fa:	3106      	adds	r1, #6
    11fc:	2300      	movs	r3, #0
    11fe:	800b      	strh	r3, [r1, #0]

		retval = usart_read_wait(module, &received_data);
    1200:	1c30      	adds	r0, r6, #0
    1202:	4a15      	ldr	r2, [pc, #84]	; (1258 <usart_read_buffer_wait+0x9c>)
    1204:	4790      	blx	r2

		if (retval != STATUS_OK) {
    1206:	2800      	cmp	r0, #0
    1208:	d11d      	bne.n	1246 <usart_read_buffer_wait+0x8a>
			/* Overflow, abort */
			return retval;
		}

		/* Read value will be at least 8-bits long */
		rx_data[rx_pos++] = received_data;
    120a:	1c7b      	adds	r3, r7, #1
    120c:	b29b      	uxth	r3, r3
    120e:	466a      	mov	r2, sp
    1210:	3206      	adds	r2, #6
    1212:	8812      	ldrh	r2, [r2, #0]
    1214:	4640      	mov	r0, r8
    1216:	55c2      	strb	r2, [r0, r7]

		/* If 9-bit data, write next received byte to the buffer */
		if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    1218:	7971      	ldrb	r1, [r6, #5]
    121a:	2901      	cmp	r1, #1
    121c:	d103      	bne.n	1226 <usart_read_buffer_wait+0x6a>
			rx_data[rx_pos++] = (received_data >> 8);
    121e:	1cb9      	adds	r1, r7, #2
    1220:	0a12      	lsrs	r2, r2, #8
    1222:	54c2      	strb	r2, [r0, r3]
    1224:	b28b      	uxth	r3, r1
    1226:	4652      	mov	r2, sl
    1228:	3a01      	subs	r2, #1
    122a:	b292      	uxth	r2, r2
    122c:	4692      	mov	sl, r2
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint16_t rx_pos = 0;

	/* Blocks while buffer is being received */
	while (length--) {
    122e:	2a00      	cmp	r2, #0
    1230:	d103      	bne.n	123a <usart_read_buffer_wait+0x7e>
		if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
			rx_data[rx_pos++] = (received_data >> 8);
		}
	}

	return STATUS_OK;
    1232:	2000      	movs	r0, #0
    1234:	e007      	b.n	1246 <usart_read_buffer_wait+0x8a>
		 * doesn't get ready within the timeout*/
		for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
			if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC) {
				break;
			} else if (i == USART_TIMEOUT) {
				return STATUS_ERR_TIMEOUT;
    1236:	2012      	movs	r0, #18
    1238:	e005      	b.n	1246 <usart_read_buffer_wait+0x8a>
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint16_t rx_pos = 0;

	/* Blocks while buffer is being received */
	while (length--) {
    123a:	1c1f      	adds	r7, r3, #0
		/* Wait for the USART to have new data and abort operation if it
		 * doesn't get ready within the timeout*/
		for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
			if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC) {
    123c:	7e2b      	ldrb	r3, [r5, #24]
    123e:	4223      	tst	r3, r4
    1240:	d1da      	bne.n	11f8 <usart_read_buffer_wait+0x3c>
    1242:	464b      	mov	r3, r9
    1244:	e7d0      	b.n	11e8 <usart_read_buffer_wait+0x2c>
			rx_data[rx_pos++] = (received_data >> 8);
		}
	}

	return STATUS_OK;
}
    1246:	b002      	add	sp, #8
    1248:	bc1c      	pop	{r2, r3, r4}
    124a:	4690      	mov	r8, r2
    124c:	4699      	mov	r9, r3
    124e:	46a2      	mov	sl, r4
    1250:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1252:	46c0      	nop			; (mov r8, r8)
    1254:	0000ffff 	.word	0x0000ffff
    1258:	00001089 	.word	0x00001089

0000125c <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
    125c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint16_t callback_status;
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
    125e:	0080      	lsls	r0, r0, #2
    1260:	4b64      	ldr	r3, [pc, #400]	; (13f4 <_usart_interrupt_handler+0x198>)
    1262:	58c5      	ldr	r5, [r0, r3]
		= (struct usart_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
    1264:	682c      	ldr	r4, [r5, #0]
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    1266:	69e3      	ldr	r3, [r4, #28]
		const struct usart_module *const module)
{
	/* Sanity check. */
	Assert(module);

	while (usart_is_syncing(module)) {
    1268:	2b00      	cmp	r3, #0
    126a:	d1fc      	bne.n	1266 <_usart_interrupt_handler+0xa>

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
    126c:	7e23      	ldrb	r3, [r4, #24]
	interrupt_status &= usart_hw->INTENSET.reg;
    126e:	7da6      	ldrb	r6, [r4, #22]
    1270:	401e      	ands	r6, r3
	callback_status = module->callback_reg_mask &
			module->callback_enable_mask;
    1272:	2331      	movs	r3, #49	; 0x31
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
	interrupt_status &= usart_hw->INTENSET.reg;
	callback_status = module->callback_reg_mask &
    1274:	5ceb      	ldrb	r3, [r5, r3]
    1276:	2230      	movs	r2, #48	; 0x30
    1278:	5caf      	ldrb	r7, [r5, r2]
    127a:	401f      	ands	r7, r3
			module->callback_enable_mask;

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
    127c:	07f1      	lsls	r1, r6, #31
    127e:	d520      	bpl.n	12c2 <_usart_interrupt_handler+0x66>
		if (module->remaining_tx_buffer_length) {
    1280:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    1282:	b29b      	uxth	r3, r3
    1284:	2b00      	cmp	r3, #0
    1286:	d01a      	beq.n	12be <_usart_interrupt_handler+0x62>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    1288:	6aab      	ldr	r3, [r5, #40]	; 0x28
    128a:	781a      	ldrb	r2, [r3, #0]
    128c:	b2d2      	uxtb	r2, r2
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
    128e:	1c59      	adds	r1, r3, #1
    1290:	62a9      	str	r1, [r5, #40]	; 0x28

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    1292:	7969      	ldrb	r1, [r5, #5]
    1294:	2901      	cmp	r1, #1
    1296:	d104      	bne.n	12a2 <_usart_interrupt_handler+0x46>
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
    1298:	7859      	ldrb	r1, [r3, #1]
    129a:	0209      	lsls	r1, r1, #8
    129c:	430a      	orrs	r2, r1
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
    129e:	3302      	adds	r3, #2
    12a0:	62ab      	str	r3, [r5, #40]	; 0x28
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
    12a2:	05d3      	lsls	r3, r2, #23
    12a4:	0ddb      	lsrs	r3, r3, #23
    12a6:	8523      	strh	r3, [r4, #40]	; 0x28

			if (--(module->remaining_tx_buffer_length) == 0) {
    12a8:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    12aa:	3b01      	subs	r3, #1
    12ac:	b29b      	uxth	r3, r3
    12ae:	85eb      	strh	r3, [r5, #46]	; 0x2e
    12b0:	2b00      	cmp	r3, #0
    12b2:	d106      	bne.n	12c2 <_usart_interrupt_handler+0x66>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    12b4:	2301      	movs	r3, #1
    12b6:	7523      	strb	r3, [r4, #20]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
    12b8:	2302      	movs	r3, #2
    12ba:	75a3      	strb	r3, [r4, #22]
    12bc:	e001      	b.n	12c2 <_usart_interrupt_handler+0x66>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    12be:	2301      	movs	r3, #1
    12c0:	7523      	strb	r3, [r4, #20]

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	}

	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
    12c2:	07b2      	lsls	r2, r6, #30
    12c4:	d509      	bpl.n	12da <_usart_interrupt_handler+0x7e>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
    12c6:	2302      	movs	r3, #2
    12c8:	7523      	strb	r3, [r4, #20]
		module->tx_status = STATUS_OK;
    12ca:	2200      	movs	r2, #0
    12cc:	2333      	movs	r3, #51	; 0x33
    12ce:	54ea      	strb	r2, [r5, r3]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
    12d0:	07fb      	lsls	r3, r7, #31
    12d2:	d502      	bpl.n	12da <_usart_interrupt_handler+0x7e>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
    12d4:	1c28      	adds	r0, r5, #0
    12d6:	68e9      	ldr	r1, [r5, #12]
    12d8:	4788      	blx	r1

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	}

	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
    12da:	0772      	lsls	r2, r6, #29
    12dc:	d56a      	bpl.n	13b4 <_usart_interrupt_handler+0x158>

		if (module->remaining_rx_buffer_length) {
    12de:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    12e0:	b29b      	uxth	r3, r3
    12e2:	2b00      	cmp	r3, #0
    12e4:	d064      	beq.n	13b0 <_usart_interrupt_handler+0x154>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    12e6:	8b63      	ldrh	r3, [r4, #26]
    12e8:	b2db      	uxtb	r3, r3
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
    12ea:	0719      	lsls	r1, r3, #28
    12ec:	d402      	bmi.n	12f4 <_usart_interrupt_handler+0x98>

	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {

		if (module->remaining_rx_buffer_length) {
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    12ee:	223f      	movs	r2, #63	; 0x3f
    12f0:	4013      	ands	r3, r2
    12f2:	e001      	b.n	12f8 <_usart_interrupt_handler+0x9c>
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
				error_code &= ~SERCOM_USART_STATUS_CTS;
    12f4:	2237      	movs	r2, #55	; 0x37
    12f6:	4013      	ands	r3, r2
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
    12f8:	2b00      	cmp	r3, #0
    12fa:	d037      	beq.n	136c <_usart_interrupt_handler+0x110>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
    12fc:	079a      	lsls	r2, r3, #30
    12fe:	d507      	bpl.n	1310 <_usart_interrupt_handler+0xb4>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
    1300:	221a      	movs	r2, #26
    1302:	2332      	movs	r3, #50	; 0x32
    1304:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_FERR;
    1306:	8b62      	ldrh	r2, [r4, #26]
    1308:	2302      	movs	r3, #2
    130a:	4313      	orrs	r3, r2
    130c:	8363      	strh	r3, [r4, #26]
    130e:	e027      	b.n	1360 <_usart_interrupt_handler+0x104>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    1310:	0759      	lsls	r1, r3, #29
    1312:	d507      	bpl.n	1324 <_usart_interrupt_handler+0xc8>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_OVERFLOW;
    1314:	221e      	movs	r2, #30
    1316:	2332      	movs	r3, #50	; 0x32
    1318:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_BUFOVF;
    131a:	8b62      	ldrh	r2, [r4, #26]
    131c:	2304      	movs	r3, #4
    131e:	4313      	orrs	r3, r2
    1320:	8363      	strh	r3, [r4, #26]
    1322:	e01d      	b.n	1360 <_usart_interrupt_handler+0x104>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
    1324:	07da      	lsls	r2, r3, #31
    1326:	d507      	bpl.n	1338 <_usart_interrupt_handler+0xdc>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_DATA;
    1328:	2213      	movs	r2, #19
    132a:	2332      	movs	r3, #50	; 0x32
    132c:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_PERR;
    132e:	8b62      	ldrh	r2, [r4, #26]
    1330:	2301      	movs	r3, #1
    1332:	4313      	orrs	r3, r2
    1334:	8363      	strh	r3, [r4, #26]
    1336:	e013      	b.n	1360 <_usart_interrupt_handler+0x104>
				}
#ifdef FEATURE_USART_LIN_SLAVE
				else if (error_code & SERCOM_USART_STATUS_ISF) {
    1338:	06d9      	lsls	r1, r3, #27
    133a:	d507      	bpl.n	134c <_usart_interrupt_handler+0xf0>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PROTOCOL;
    133c:	2242      	movs	r2, #66	; 0x42
    133e:	2332      	movs	r3, #50	; 0x32
    1340:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_ISF;
    1342:	8b62      	ldrh	r2, [r4, #26]
    1344:	2310      	movs	r3, #16
    1346:	4313      	orrs	r3, r2
    1348:	8363      	strh	r3, [r4, #26]
    134a:	e009      	b.n	1360 <_usart_interrupt_handler+0x104>
				}
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
				else if (error_code & SERCOM_USART_STATUS_COLL) {
    134c:	2220      	movs	r2, #32
    134e:	421a      	tst	r2, r3
    1350:	d006      	beq.n	1360 <_usart_interrupt_handler+0x104>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PACKET_COLLISION;
    1352:	2241      	movs	r2, #65	; 0x41
    1354:	2332      	movs	r3, #50	; 0x32
    1356:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_COLL;
    1358:	8b62      	ldrh	r2, [r4, #26]
    135a:	2320      	movs	r3, #32
    135c:	4313      	orrs	r3, r2
    135e:	8363      	strh	r3, [r4, #26]
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
    1360:	077a      	lsls	r2, r7, #29
    1362:	d527      	bpl.n	13b4 <_usart_interrupt_handler+0x158>
						& (1 << USART_CALLBACK_ERROR)) {
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
    1364:	1c28      	adds	r0, r5, #0
    1366:	696b      	ldr	r3, [r5, #20]
    1368:	4798      	blx	r3
    136a:	e023      	b.n	13b4 <_usart_interrupt_handler+0x158>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
    136c:	8d22      	ldrh	r2, [r4, #40]	; 0x28
    136e:	05d2      	lsls	r2, r2, #23
    1370:	0dd2      	lsrs	r2, r2, #23

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
    1372:	b2d3      	uxtb	r3, r2
    1374:	6a69      	ldr	r1, [r5, #36]	; 0x24
    1376:	700b      	strb	r3, [r1, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
    1378:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    137a:	1c59      	adds	r1, r3, #1
    137c:	6269      	str	r1, [r5, #36]	; 0x24

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    137e:	7969      	ldrb	r1, [r5, #5]
    1380:	2901      	cmp	r1, #1
    1382:	d104      	bne.n	138e <_usart_interrupt_handler+0x132>
					/* 9-bit data, write next received byte to the buffer */
					*(module->rx_buffer_ptr) = (received_data >> 8);
    1384:	0a12      	lsrs	r2, r2, #8
    1386:	705a      	strb	r2, [r3, #1]
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
    1388:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    138a:	3301      	adds	r3, #1
    138c:	626b      	str	r3, [r5, #36]	; 0x24
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
    138e:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    1390:	3b01      	subs	r3, #1
    1392:	b29b      	uxth	r3, r3
    1394:	85ab      	strh	r3, [r5, #44]	; 0x2c
    1396:	2b00      	cmp	r3, #0
    1398:	d10c      	bne.n	13b4 <_usart_interrupt_handler+0x158>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    139a:	2304      	movs	r3, #4
    139c:	7523      	strb	r3, [r4, #20]
					module->rx_status = STATUS_OK;
    139e:	2200      	movs	r2, #0
    13a0:	2332      	movs	r3, #50	; 0x32
    13a2:	54ea      	strb	r2, [r5, r3]

					/* Run callback if registered and enabled */
					if (callback_status
    13a4:	07ba      	lsls	r2, r7, #30
    13a6:	d505      	bpl.n	13b4 <_usart_interrupt_handler+0x158>
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
    13a8:	1c28      	adds	r0, r5, #0
    13aa:	692b      	ldr	r3, [r5, #16]
    13ac:	4798      	blx	r3
    13ae:	e001      	b.n	13b4 <_usart_interrupt_handler+0x158>
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    13b0:	2304      	movs	r3, #4
    13b2:	7523      	strb	r3, [r4, #20]
		}
	}

#ifdef FEATURE_USART_HARDWARE_FLOW_CONTROL
	if (interrupt_status & SERCOM_USART_INTFLAG_CTSIC) {
    13b4:	06f1      	lsls	r1, r6, #27
    13b6:	d507      	bpl.n	13c8 <_usart_interrupt_handler+0x16c>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_CTSIC;
    13b8:	2310      	movs	r3, #16
    13ba:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_CTSIC;
    13bc:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_CTS_INPUT_CHANGE)) {
    13be:	06fa      	lsls	r2, r7, #27
    13c0:	d502      	bpl.n	13c8 <_usart_interrupt_handler+0x16c>
			(*(module->callback[USART_CALLBACK_CTS_INPUT_CHANGE]))(module);
    13c2:	1c28      	adds	r0, r5, #0
    13c4:	69eb      	ldr	r3, [r5, #28]
    13c6:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_LIN_SLAVE
	if (interrupt_status & SERCOM_USART_INTFLAG_RXBRK) {
    13c8:	06b1      	lsls	r1, r6, #26
    13ca:	d507      	bpl.n	13dc <_usart_interrupt_handler+0x180>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXBRK;
    13cc:	2320      	movs	r3, #32
    13ce:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;
    13d0:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BREAK_RECEIVED)) {
    13d2:	073a      	lsls	r2, r7, #28
    13d4:	d502      	bpl.n	13dc <_usart_interrupt_handler+0x180>
			(*(module->callback[USART_CALLBACK_BREAK_RECEIVED]))(module);
    13d6:	1c28      	adds	r0, r5, #0
    13d8:	69ab      	ldr	r3, [r5, #24]
    13da:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	if (interrupt_status & SERCOM_USART_INTFLAG_RXS) {
    13dc:	0731      	lsls	r1, r6, #28
    13de:	d507      	bpl.n	13f0 <_usart_interrupt_handler+0x194>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXS;
    13e0:	2308      	movs	r3, #8
    13e2:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXS;
    13e4:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
    13e6:	06ba      	lsls	r2, r7, #26
    13e8:	d502      	bpl.n	13f0 <_usart_interrupt_handler+0x194>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
    13ea:	6a2b      	ldr	r3, [r5, #32]
    13ec:	1c28      	adds	r0, r5, #0
    13ee:	4798      	blx	r3
		}
	}
#endif
}
    13f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    13f2:	46c0      	nop			; (mov r8, r8)
    13f4:	20000e50 	.word	0x20000e50

000013f8 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    13f8:	b508      	push	{r3, lr}
	switch (clock_source) {
    13fa:	2808      	cmp	r0, #8
    13fc:	d834      	bhi.n	1468 <system_clock_source_get_hz+0x70>
    13fe:	0080      	lsls	r0, r0, #2
    1400:	4b1b      	ldr	r3, [pc, #108]	; (1470 <system_clock_source_get_hz+0x78>)
    1402:	581b      	ldr	r3, [r3, r0]
    1404:	469f      	mov	pc, r3

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		return 32768UL;
    1406:	2080      	movs	r0, #128	; 0x80
    1408:	0200      	lsls	r0, r0, #8
    140a:	e030      	b.n	146e <system_clock_source_get_hz+0x76>
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_XOSC:
		return _system_clock_inst.xosc.frequency;
    140c:	4b19      	ldr	r3, [pc, #100]	; (1474 <system_clock_source_get_hz+0x7c>)
    140e:	6918      	ldr	r0, [r3, #16]
    1410:	e02d      	b.n	146e <system_clock_source_get_hz+0x76>

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    1412:	4b19      	ldr	r3, [pc, #100]	; (1478 <system_clock_source_get_hz+0x80>)
    1414:	6a18      	ldr	r0, [r3, #32]
    1416:	0580      	lsls	r0, r0, #22
    1418:	0f80      	lsrs	r0, r0, #30
    141a:	4b18      	ldr	r3, [pc, #96]	; (147c <system_clock_source_get_hz+0x84>)
    141c:	40c3      	lsrs	r3, r0
    141e:	1c18      	adds	r0, r3, #0
    1420:	e025      	b.n	146e <system_clock_source_get_hz+0x76>

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		return 32768UL;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		return _system_clock_inst.xosc32k.frequency;
    1422:	4b14      	ldr	r3, [pc, #80]	; (1474 <system_clock_source_get_hz+0x7c>)
    1424:	6958      	ldr	r0, [r3, #20]
    1426:	e022      	b.n	146e <system_clock_source_get_hz+0x76>

	case SYSTEM_CLOCK_SOURCE_DFLL:

		/* Check if the DFLL has been configured */
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    1428:	4b12      	ldr	r3, [pc, #72]	; (1474 <system_clock_source_get_hz+0x7c>)
    142a:	681b      	ldr	r3, [r3, #0]
    142c:	2002      	movs	r0, #2
    142e:	4018      	ands	r0, r3
    1430:	d01d      	beq.n	146e <system_clock_source_get_hz+0x76>
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    1432:	4911      	ldr	r1, [pc, #68]	; (1478 <system_clock_source_get_hz+0x80>)
    1434:	2210      	movs	r2, #16
    1436:	68cb      	ldr	r3, [r1, #12]
    1438:	421a      	tst	r2, r3
    143a:	d0fc      	beq.n	1436 <system_clock_source_get_hz+0x3e>

		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
    143c:	4b0d      	ldr	r3, [pc, #52]	; (1474 <system_clock_source_get_hz+0x7c>)
    143e:	681b      	ldr	r3, [r3, #0]
    1440:	075a      	lsls	r2, r3, #29
    1442:	d513      	bpl.n	146c <system_clock_source_get_hz+0x74>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    1444:	2000      	movs	r0, #0
    1446:	4b0e      	ldr	r3, [pc, #56]	; (1480 <system_clock_source_get_hz+0x88>)
    1448:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
    144a:	4b0a      	ldr	r3, [pc, #40]	; (1474 <system_clock_source_get_hz+0x7c>)
    144c:	689b      	ldr	r3, [r3, #8]
    144e:	041b      	lsls	r3, r3, #16
    1450:	0c1b      	lsrs	r3, r3, #16
		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    1452:	4358      	muls	r0, r3
    1454:	e00b      	b.n	146e <system_clock_source_get_hz+0x76>

		return 48000000UL;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    1456:	2350      	movs	r3, #80	; 0x50
    1458:	4a07      	ldr	r2, [pc, #28]	; (1478 <system_clock_source_get_hz+0x80>)
    145a:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
    145c:	2000      	movs	r0, #0

		return 48000000UL;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    145e:	075a      	lsls	r2, r3, #29
    1460:	d505      	bpl.n	146e <system_clock_source_get_hz+0x76>
			return 0;
		}

		return _system_clock_inst.dpll.frequency;
    1462:	4b04      	ldr	r3, [pc, #16]	; (1474 <system_clock_source_get_hz+0x7c>)
    1464:	68d8      	ldr	r0, [r3, #12]
    1466:	e002      	b.n	146e <system_clock_source_get_hz+0x76>
#endif

	default:
		return 0;
    1468:	2000      	movs	r0, #0
    146a:	e000      	b.n	146e <system_clock_source_get_hz+0x76>
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
					(_system_clock_inst.dfll.mul & 0xffff);
		}

		return 48000000UL;
    146c:	4805      	ldr	r0, [pc, #20]	; (1484 <system_clock_source_get_hz+0x8c>)
#endif

	default:
		return 0;
	}
}
    146e:	bd08      	pop	{r3, pc}
    1470:	00005f18 	.word	0x00005f18
    1474:	200000b4 	.word	0x200000b4
    1478:	40000800 	.word	0x40000800
    147c:	007a1200 	.word	0x007a1200
    1480:	00001b1d 	.word	0x00001b1d
    1484:	02dc6c00 	.word	0x02dc6c00

00001488 <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    1488:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    148a:	4b0c      	ldr	r3, [pc, #48]	; (14bc <system_clock_source_osc8m_set_config+0x34>)
    148c:	6a1c      	ldr	r4, [r3, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    148e:	7801      	ldrb	r1, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    1490:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
    1492:	7840      	ldrb	r0, [r0, #1]
    1494:	2201      	movs	r2, #1
    1496:	4010      	ands	r0, r2
    1498:	0180      	lsls	r0, r0, #6
    149a:	2640      	movs	r6, #64	; 0x40
    149c:	43b4      	bics	r4, r6
    149e:	4304      	orrs	r4, r0
    14a0:	402a      	ands	r2, r5
    14a2:	01d0      	lsls	r0, r2, #7
    14a4:	2280      	movs	r2, #128	; 0x80
    14a6:	4394      	bics	r4, r2
    14a8:	1c22      	adds	r2, r4, #0
    14aa:	4302      	orrs	r2, r0
    14ac:	2003      	movs	r0, #3
    14ae:	4001      	ands	r1, r0
    14b0:	0209      	lsls	r1, r1, #8
    14b2:	4803      	ldr	r0, [pc, #12]	; (14c0 <system_clock_source_osc8m_set_config+0x38>)
    14b4:	4002      	ands	r2, r0
    14b6:	430a      	orrs	r2, r1
    14b8:	621a      	str	r2, [r3, #32]
}
    14ba:	bd70      	pop	{r4, r5, r6, pc}
    14bc:	40000800 	.word	0x40000800
    14c0:	fffffcff 	.word	0xfffffcff

000014c4 <system_clock_source_osc32k_set_config>:
 *
 * \param[in] config  OSC32K configuration structure containing the new config
 */
void system_clock_source_osc32k_set_config(
		struct system_clock_source_osc32k_config *const config)
{
    14c4:	b5f0      	push	{r4, r5, r6, r7, lr}
    14c6:	464f      	mov	r7, r9
    14c8:	4646      	mov	r6, r8
    14ca:	b4c0      	push	{r6, r7}
	SYSCTRL_OSC32K_Type temp = SYSCTRL->OSC32K;
    14cc:	4a19      	ldr	r2, [pc, #100]	; (1534 <system_clock_source_osc32k_set_config+0x70>)
    14ce:	6994      	ldr	r4, [r2, #24]

	/* Update settings via a temporary struct to reduce register access */
	temp.bit.EN1K     = config->enable_1khz_output;
    14d0:	7841      	ldrb	r1, [r0, #1]
    14d2:	468c      	mov	ip, r1
	temp.bit.EN32K    = config->enable_32khz_output;
	temp.bit.STARTUP  = config->startup_time;
    14d4:	7805      	ldrb	r5, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    14d6:	7906      	ldrb	r6, [r0, #4]
	temp.bit.RUNSTDBY = config->run_in_standby;
    14d8:	78c7      	ldrb	r7, [r0, #3]
	temp.bit.WRTLOCK  = config->write_once;
    14da:	7943      	ldrb	r3, [r0, #5]
    14dc:	4699      	mov	r9, r3

	SYSCTRL->OSC32K  = temp;
    14de:	7880      	ldrb	r0, [r0, #2]
    14e0:	2301      	movs	r3, #1
    14e2:	4018      	ands	r0, r3
    14e4:	0080      	lsls	r0, r0, #2
    14e6:	2104      	movs	r1, #4
    14e8:	438c      	bics	r4, r1
    14ea:	4304      	orrs	r4, r0
    14ec:	4660      	mov	r0, ip
    14ee:	4018      	ands	r0, r3
    14f0:	00c0      	lsls	r0, r0, #3
    14f2:	2108      	movs	r1, #8
    14f4:	438c      	bics	r4, r1
    14f6:	4304      	orrs	r4, r0
    14f8:	1c18      	adds	r0, r3, #0
    14fa:	4038      	ands	r0, r7
    14fc:	0180      	lsls	r0, r0, #6
    14fe:	2740      	movs	r7, #64	; 0x40
    1500:	43bc      	bics	r4, r7
    1502:	4304      	orrs	r4, r0
    1504:	1c18      	adds	r0, r3, #0
    1506:	4030      	ands	r0, r6
    1508:	01c0      	lsls	r0, r0, #7
    150a:	2680      	movs	r6, #128	; 0x80
    150c:	43b4      	bics	r4, r6
    150e:	4304      	orrs	r4, r0
    1510:	2007      	movs	r0, #7
    1512:	4028      	ands	r0, r5
    1514:	0200      	lsls	r0, r0, #8
    1516:	4d08      	ldr	r5, [pc, #32]	; (1538 <system_clock_source_osc32k_set_config+0x74>)
    1518:	402c      	ands	r4, r5
    151a:	4304      	orrs	r4, r0
    151c:	4649      	mov	r1, r9
    151e:	400b      	ands	r3, r1
    1520:	0319      	lsls	r1, r3, #12
    1522:	4806      	ldr	r0, [pc, #24]	; (153c <system_clock_source_osc32k_set_config+0x78>)
    1524:	1c23      	adds	r3, r4, #0
    1526:	4003      	ands	r3, r0
    1528:	430b      	orrs	r3, r1
    152a:	6193      	str	r3, [r2, #24]
}
    152c:	bc0c      	pop	{r2, r3}
    152e:	4690      	mov	r8, r2
    1530:	4699      	mov	r9, r3
    1532:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1534:	40000800 	.word	0x40000800
    1538:	fffff8ff 	.word	0xfffff8ff
    153c:	ffffefff 	.word	0xffffefff

00001540 <system_clock_source_xosc32k_set_config>:
 *
 * \param[in] config  XOSC32K configuration structure containing the new config
 */
void system_clock_source_xosc32k_set_config(
		struct system_clock_source_xosc32k_config *const config)
{
    1540:	b5f0      	push	{r4, r5, r6, r7, lr}
    1542:	465f      	mov	r7, fp
    1544:	4656      	mov	r6, sl
    1546:	464d      	mov	r5, r9
    1548:	4644      	mov	r4, r8
    154a:	b4f0      	push	{r4, r5, r6, r7}
	SYSCTRL_XOSC32K_Type temp = SYSCTRL->XOSC32K;
    154c:	4a25      	ldr	r2, [pc, #148]	; (15e4 <system_clock_source_xosc32k_set_config+0xa4>)
    154e:	8a94      	ldrh	r4, [r2, #20]

	temp.bit.STARTUP = config->startup_time;
    1550:	7845      	ldrb	r5, [r0, #1]

	if (config->external_clock == SYSTEM_CLOCK_EXTERNAL_CRYSTAL) {
    1552:	7803      	ldrb	r3, [r0, #0]
    1554:	4259      	negs	r1, r3
    1556:	4159      	adcs	r1, r3
    1558:	468a      	mov	sl, r1
		temp.bit.XTALEN = 1;
	} else {
		temp.bit.XTALEN = 0;
	}

	temp.bit.AAMPEN = config->auto_gain_control;
    155a:	7883      	ldrb	r3, [r0, #2]
    155c:	469c      	mov	ip, r3
	temp.bit.EN1K = config->enable_1khz_output;
    155e:	78c1      	ldrb	r1, [r0, #3]
    1560:	4688      	mov	r8, r1
	temp.bit.EN32K = config->enable_32khz_output;
    1562:	7903      	ldrb	r3, [r0, #4]
    1564:	4699      	mov	r9, r3

	temp.bit.ONDEMAND = config->on_demand;
    1566:	7b46      	ldrb	r6, [r0, #13]
	temp.bit.RUNSTDBY = config->run_in_standby;
    1568:	7b07      	ldrb	r7, [r0, #12]
	temp.bit.WRTLOCK  = config->write_once;
    156a:	7b81      	ldrb	r1, [r0, #14]
    156c:	468b      	mov	fp, r1

	/* Cache the new frequency in case the user needs to check the current
	 * operating frequency later */
	_system_clock_inst.xosc32k.frequency = config->frequency;
    156e:	6880      	ldr	r0, [r0, #8]
    1570:	4b1d      	ldr	r3, [pc, #116]	; (15e8 <system_clock_source_xosc32k_set_config+0xa8>)
    1572:	6158      	str	r0, [r3, #20]

	SYSCTRL->XOSC32K = temp;
    1574:	2301      	movs	r3, #1
    1576:	4651      	mov	r1, sl
    1578:	0088      	lsls	r0, r1, #2
    157a:	2104      	movs	r1, #4
    157c:	438c      	bics	r4, r1
    157e:	4304      	orrs	r4, r0
    1580:	4648      	mov	r0, r9
    1582:	4018      	ands	r0, r3
    1584:	00c0      	lsls	r0, r0, #3
    1586:	2108      	movs	r1, #8
    1588:	438c      	bics	r4, r1
    158a:	4304      	orrs	r4, r0
    158c:	4640      	mov	r0, r8
    158e:	4018      	ands	r0, r3
    1590:	0100      	lsls	r0, r0, #4
    1592:	2110      	movs	r1, #16
    1594:	438c      	bics	r4, r1
    1596:	4304      	orrs	r4, r0
    1598:	4660      	mov	r0, ip
    159a:	4018      	ands	r0, r3
    159c:	0140      	lsls	r0, r0, #5
    159e:	2120      	movs	r1, #32
    15a0:	438c      	bics	r4, r1
    15a2:	4304      	orrs	r4, r0
    15a4:	1c18      	adds	r0, r3, #0
    15a6:	4038      	ands	r0, r7
    15a8:	0180      	lsls	r0, r0, #6
    15aa:	2740      	movs	r7, #64	; 0x40
    15ac:	43bc      	bics	r4, r7
    15ae:	4304      	orrs	r4, r0
    15b0:	1c18      	adds	r0, r3, #0
    15b2:	4030      	ands	r0, r6
    15b4:	01c0      	lsls	r0, r0, #7
    15b6:	2680      	movs	r6, #128	; 0x80
    15b8:	43b4      	bics	r4, r6
    15ba:	4304      	orrs	r4, r0
    15bc:	2007      	movs	r0, #7
    15be:	4028      	ands	r0, r5
    15c0:	0200      	lsls	r0, r0, #8
    15c2:	4d0a      	ldr	r5, [pc, #40]	; (15ec <system_clock_source_xosc32k_set_config+0xac>)
    15c4:	402c      	ands	r4, r5
    15c6:	4304      	orrs	r4, r0
    15c8:	4659      	mov	r1, fp
    15ca:	400b      	ands	r3, r1
    15cc:	0319      	lsls	r1, r3, #12
    15ce:	4808      	ldr	r0, [pc, #32]	; (15f0 <system_clock_source_xosc32k_set_config+0xb0>)
    15d0:	1c23      	adds	r3, r4, #0
    15d2:	4003      	ands	r3, r0
    15d4:	430b      	orrs	r3, r1
    15d6:	8293      	strh	r3, [r2, #20]
}
    15d8:	bc3c      	pop	{r2, r3, r4, r5}
    15da:	4690      	mov	r8, r2
    15dc:	4699      	mov	r9, r3
    15de:	46a2      	mov	sl, r4
    15e0:	46ab      	mov	fp, r5
    15e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    15e4:	40000800 	.word	0x40000800
    15e8:	200000b4 	.word	0x200000b4
    15ec:	fffff8ff 	.word	0xfffff8ff
    15f0:	ffffefff 	.word	0xffffefff

000015f4 <system_clock_source_dfll_set_config>:
 *
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
    15f4:	b510      	push	{r4, lr}
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    15f6:	7a02      	ldrb	r2, [r0, #8]
    15f8:	0692      	lsls	r2, r2, #26
    15fa:	0c12      	lsrs	r2, r2, #16
			SYSCTRL_DFLLVAL_FINE(config->fine_value);
    15fc:	8943      	ldrh	r3, [r0, #10]
    15fe:	059b      	lsls	r3, r3, #22
    1600:	0d9b      	lsrs	r3, r3, #22
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    1602:	431a      	orrs	r2, r3
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
	_system_clock_inst.dfll.val =
    1604:	4b15      	ldr	r3, [pc, #84]	; (165c <system_clock_source_dfll_set_config+0x68>)
    1606:	605a      	str	r2, [r3, #4]
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
			(uint32_t)config->stable_tracking |
    1608:	8881      	ldrh	r1, [r0, #4]
    160a:	8842      	ldrh	r2, [r0, #2]
    160c:	4311      	orrs	r1, r2
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
    160e:	79c4      	ldrb	r4, [r0, #7]
    1610:	7982      	ldrb	r2, [r0, #6]
    1612:	4322      	orrs	r2, r4
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
    1614:	430a      	orrs	r2, r1
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);
    1616:	7841      	ldrb	r1, [r0, #1]
    1618:	01c9      	lsls	r1, r1, #7

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
			(uint32_t)config->chill_cycle     |
    161a:	430a      	orrs	r2, r1
{
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
    161c:	601a      	str	r2, [r3, #0]
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
    161e:	7803      	ldrb	r3, [r0, #0]
    1620:	2b04      	cmp	r3, #4
    1622:	d10f      	bne.n	1644 <system_clock_source_dfll_set_config+0x50>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    1624:	7b02      	ldrb	r2, [r0, #12]
    1626:	0692      	lsls	r2, r2, #26
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    1628:	8a03      	ldrh	r3, [r0, #16]
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    162a:	431a      	orrs	r2, r3
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    162c:	89c3      	ldrh	r3, [r0, #14]
    162e:	041b      	lsls	r3, r3, #16
    1630:	490b      	ldr	r1, [pc, #44]	; (1660 <system_clock_source_dfll_set_config+0x6c>)
    1632:	400b      	ands	r3, r1
    1634:	431a      	orrs	r2, r3
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {

		_system_clock_inst.dfll.mul =
    1636:	4b09      	ldr	r3, [pc, #36]	; (165c <system_clock_source_dfll_set_config+0x68>)
    1638:	609a      	str	r2, [r3, #8]
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
    163a:	6819      	ldr	r1, [r3, #0]
    163c:	2204      	movs	r2, #4
    163e:	430a      	orrs	r2, r1
    1640:	601a      	str	r2, [r3, #0]
    1642:	e009      	b.n	1658 <system_clock_source_dfll_set_config+0x64>
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {
    1644:	2b20      	cmp	r3, #32
    1646:	d107      	bne.n	1658 <system_clock_source_dfll_set_config+0x64>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    1648:	8a02      	ldrh	r2, [r0, #16]
		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {

		_system_clock_inst.dfll.mul =
    164a:	4b04      	ldr	r3, [pc, #16]	; (165c <system_clock_source_dfll_set_config+0x68>)
    164c:	609a      	str	r2, [r3, #8]
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the USB recovery mode */
		_system_clock_inst.dfll.control |= config->loop_mode |
    164e:	6819      	ldr	r1, [r3, #0]
    1650:	2284      	movs	r2, #132	; 0x84
    1652:	00d2      	lsls	r2, r2, #3
    1654:	430a      	orrs	r2, r1
    1656:	601a      	str	r2, [r3, #0]
				SYSCTRL_DFLLCTRL_BPLCKC;
	}
}
    1658:	bd10      	pop	{r4, pc}
    165a:	46c0      	nop			; (mov r8, r8)
    165c:	200000b4 	.word	0x200000b4
    1660:	03ff0000 	.word	0x03ff0000

00001664 <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    1664:	2808      	cmp	r0, #8
    1666:	d843      	bhi.n	16f0 <system_clock_source_enable+0x8c>
    1668:	0080      	lsls	r0, r0, #2
    166a:	4b22      	ldr	r3, [pc, #136]	; (16f4 <system_clock_source_enable+0x90>)
    166c:	581b      	ldr	r3, [r3, r0]
    166e:	469f      	mov	pc, r3
		break;
#endif

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		/* Always enabled */
		return STATUS_OK;
    1670:	2000      	movs	r0, #0
    1672:	e03e      	b.n	16f2 <system_clock_source_enable+0x8e>
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_OSC8M:
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    1674:	4b20      	ldr	r3, [pc, #128]	; (16f8 <system_clock_source_enable+0x94>)
    1676:	6a19      	ldr	r1, [r3, #32]
    1678:	2202      	movs	r2, #2
    167a:	430a      	orrs	r2, r1
    167c:	621a      	str	r2, [r3, #32]
		return STATUS_OK;
    167e:	2000      	movs	r0, #0
    1680:	e037      	b.n	16f2 <system_clock_source_enable+0x8e>

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    1682:	4b1d      	ldr	r3, [pc, #116]	; (16f8 <system_clock_source_enable+0x94>)
    1684:	6999      	ldr	r1, [r3, #24]
    1686:	2202      	movs	r2, #2
    1688:	430a      	orrs	r2, r1
    168a:	619a      	str	r2, [r3, #24]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    168c:	2000      	movs	r0, #0
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
		return STATUS_OK;

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
		break;
    168e:	e030      	b.n	16f2 <system_clock_source_enable+0x8e>

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    1690:	4b19      	ldr	r3, [pc, #100]	; (16f8 <system_clock_source_enable+0x94>)
    1692:	8a19      	ldrh	r1, [r3, #16]
    1694:	2202      	movs	r2, #2
    1696:	430a      	orrs	r2, r1
    1698:	821a      	strh	r2, [r3, #16]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    169a:	2000      	movs	r0, #0
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
		break;
    169c:	e029      	b.n	16f2 <system_clock_source_enable+0x8e>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    169e:	4b16      	ldr	r3, [pc, #88]	; (16f8 <system_clock_source_enable+0x94>)
    16a0:	8a99      	ldrh	r1, [r3, #20]
    16a2:	2202      	movs	r2, #2
    16a4:	430a      	orrs	r2, r1
    16a6:	829a      	strh	r2, [r3, #20]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    16a8:	2000      	movs	r0, #0
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
		break;
    16aa:	e022      	b.n	16f2 <system_clock_source_enable+0x8e>

	case SYSTEM_CLOCK_SOURCE_DFLL:
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    16ac:	4b13      	ldr	r3, [pc, #76]	; (16fc <system_clock_source_enable+0x98>)
    16ae:	6819      	ldr	r1, [r3, #0]
    16b0:	2202      	movs	r2, #2
    16b2:	430a      	orrs	r2, r1
    16b4:	601a      	str	r2, [r3, #0]

static inline void _system_clock_source_dfll_set_config_errata_9905(void)
{

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control & ~SYSCTRL_DFLLCTRL_ONDEMAND;
    16b6:	681a      	ldr	r2, [r3, #0]
    16b8:	4b11      	ldr	r3, [pc, #68]	; (1700 <system_clock_source_enable+0x9c>)
    16ba:	401a      	ands	r2, r3
    16bc:	4b0e      	ldr	r3, [pc, #56]	; (16f8 <system_clock_source_enable+0x94>)
    16be:	849a      	strh	r2, [r3, #36]	; 0x24
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    16c0:	1c19      	adds	r1, r3, #0
    16c2:	2210      	movs	r2, #16
    16c4:	68cb      	ldr	r3, [r1, #12]
    16c6:	421a      	tst	r2, r3
    16c8:	d0fc      	beq.n	16c4 <system_clock_source_enable+0x60>

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control & ~SYSCTRL_DFLLCTRL_ONDEMAND;
	_system_dfll_wait_for_sync();

	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    16ca:	4a0c      	ldr	r2, [pc, #48]	; (16fc <system_clock_source_enable+0x98>)
    16cc:	6891      	ldr	r1, [r2, #8]
    16ce:	4b0a      	ldr	r3, [pc, #40]	; (16f8 <system_clock_source_enable+0x94>)
    16d0:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    16d2:	6851      	ldr	r1, [r2, #4]
    16d4:	6299      	str	r1, [r3, #40]	; 0x28

	/* Write full configuration to DFLL control register */
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    16d6:	6812      	ldr	r2, [r2, #0]
    16d8:	b292      	uxth	r2, r2
    16da:	849a      	strh	r2, [r3, #36]	; 0x24
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    16dc:	2000      	movs	r0, #0
    16de:	e008      	b.n	16f2 <system_clock_source_enable+0x8e>
		_system_clock_source_dfll_set_config_errata_9905();
		break;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    16e0:	4a05      	ldr	r2, [pc, #20]	; (16f8 <system_clock_source_enable+0x94>)
    16e2:	2344      	movs	r3, #68	; 0x44
    16e4:	5cd0      	ldrb	r0, [r2, r3]
    16e6:	2102      	movs	r1, #2
    16e8:	4301      	orrs	r1, r0
    16ea:	54d1      	strb	r1, [r2, r3]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    16ec:	2000      	movs	r0, #0
		break;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
		break;
    16ee:	e000      	b.n	16f2 <system_clock_source_enable+0x8e>
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    16f0:	2017      	movs	r0, #23
	}

	return STATUS_OK;
}
    16f2:	4770      	bx	lr
    16f4:	00005f3c 	.word	0x00005f3c
    16f8:	40000800 	.word	0x40000800
    16fc:	200000b4 	.word	0x200000b4
    1700:	0000ff7f 	.word	0x0000ff7f

00001704 <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    1704:	b5f0      	push	{r4, r5, r6, r7, lr}
    1706:	4657      	mov	r7, sl
    1708:	464e      	mov	r6, r9
    170a:	4645      	mov	r5, r8
    170c:	b4e0      	push	{r5, r6, r7}
    170e:	b090      	sub	sp, #64	; 0x40
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    1710:	22c2      	movs	r2, #194	; 0xc2
    1712:	00d2      	lsls	r2, r2, #3
    1714:	4b5e      	ldr	r3, [pc, #376]	; (1890 <system_clock_init+0x18c>)
    1716:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    1718:	4b5e      	ldr	r3, [pc, #376]	; (1894 <system_clock_init+0x190>)
    171a:	685a      	ldr	r2, [r3, #4]
    171c:	211e      	movs	r1, #30
    171e:	438a      	bics	r2, r1
    1720:	2104      	movs	r1, #4
    1722:	430a      	orrs	r2, r1
    1724:	605a      	str	r2, [r3, #4]
#if CONF_CLOCK_GCLK_1_ENABLE == false
	gclk_conf.source_generator = GCLK_GENERATOR_1;
#elif CONF_CLOCK_GCLK_2_ENABLE == false
	gclk_conf.source_generator = GCLK_GENERATOR_2;
#elif CONF_CLOCK_GCLK_3_ENABLE == false
	gclk_conf.source_generator = GCLK_GENERATOR_3;
    1726:	2203      	movs	r2, #3
    1728:	ab01      	add	r3, sp, #4
    172a:	701a      	strb	r2, [r3, #0]
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    172c:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    172e:	4d5a      	ldr	r5, [pc, #360]	; (1898 <system_clock_init+0x194>)
    1730:	b2e0      	uxtb	r0, r4
    1732:	a901      	add	r1, sp, #4
    1734:	47a8      	blx	r5
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    1736:	3401      	adds	r4, #1
    1738:	2c25      	cmp	r4, #37	; 0x25
    173a:	d1f9      	bne.n	1730 <system_clock_init+0x2c>
static inline void system_clock_source_xosc32k_get_config_defaults(
		struct system_clock_source_xosc32k_config *const config)
{
	Assert(config);

	config->external_clock      = SYSTEM_CLOCK_EXTERNAL_CRYSTAL;
    173c:	a80c      	add	r0, sp, #48	; 0x30
    173e:	2300      	movs	r3, #0
    1740:	7003      	strb	r3, [r0, #0]
	config->startup_time        = SYSTEM_XOSC32K_STARTUP_16384;
	config->auto_gain_control   = false;
	config->frequency           = 32768UL;
    1742:	2280      	movs	r2, #128	; 0x80
    1744:	0212      	lsls	r2, r2, #8
    1746:	6082      	str	r2, [r0, #8]
	config->enable_1khz_output  = false;
    1748:	70c3      	strb	r3, [r0, #3]
	config->enable_32khz_output = true;
    174a:	2201      	movs	r2, #1
    174c:	7102      	strb	r2, [r0, #4]
	config->run_in_standby      = false;
    174e:	7303      	strb	r3, [r0, #12]
	config->on_demand           = true;
	config->write_once          = false;
    1750:	7383      	strb	r3, [r0, #14]
	struct system_clock_source_xosc32k_config xosc32k_conf;
	system_clock_source_xosc32k_get_config_defaults(&xosc32k_conf);

	xosc32k_conf.frequency           = 32768UL;
	xosc32k_conf.external_clock      = CONF_CLOCK_XOSC32K_EXTERNAL_CRYSTAL;
	xosc32k_conf.startup_time        = CONF_CLOCK_XOSC32K_STARTUP_TIME;
    1752:	2106      	movs	r1, #6
    1754:	7041      	strb	r1, [r0, #1]
	xosc32k_conf.auto_gain_control   = CONF_CLOCK_XOSC32K_AUTO_AMPLITUDE_CONTROL;
    1756:	7082      	strb	r2, [r0, #2]
	xosc32k_conf.enable_1khz_output  = CONF_CLOCK_XOSC32K_ENABLE_1KHZ_OUPUT;
	xosc32k_conf.enable_32khz_output = CONF_CLOCK_XOSC32K_ENABLE_32KHZ_OUTPUT;
	xosc32k_conf.on_demand           = false;
    1758:	7343      	strb	r3, [r0, #13]
	xosc32k_conf.run_in_standby      = CONF_CLOCK_XOSC32K_RUN_IN_STANDBY;

	system_clock_source_xosc32k_set_config(&xosc32k_conf);
    175a:	4b50      	ldr	r3, [pc, #320]	; (189c <system_clock_init+0x198>)
    175c:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_XOSC32K);
    175e:	2005      	movs	r0, #5
    1760:	4b4f      	ldr	r3, [pc, #316]	; (18a0 <system_clock_init+0x19c>)
    1762:	4798      	blx	r3

	default:
		return false;
	}

	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    1764:	494a      	ldr	r1, [pc, #296]	; (1890 <system_clock_init+0x18c>)
    1766:	2202      	movs	r2, #2
    1768:	68cb      	ldr	r3, [r1, #12]
	xosc32k_conf.on_demand           = false;
	xosc32k_conf.run_in_standby      = CONF_CLOCK_XOSC32K_RUN_IN_STANDBY;

	system_clock_source_xosc32k_set_config(&xosc32k_conf);
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_XOSC32K);
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_XOSC32K));
    176a:	421a      	tst	r2, r3
    176c:	d0fc      	beq.n	1768 <system_clock_init+0x64>
	if (CONF_CLOCK_XOSC32K_ON_DEMAND) {
		SYSCTRL->XOSC32K.bit.ONDEMAND = 1;
    176e:	4b48      	ldr	r3, [pc, #288]	; (1890 <system_clock_init+0x18c>)
    1770:	8a99      	ldrh	r1, [r3, #20]
    1772:	2280      	movs	r2, #128	; 0x80
    1774:	430a      	orrs	r2, r1
    1776:	829a      	strh	r2, [r3, #20]


	/* OSCK32K */
#if CONF_CLOCK_OSC32K_ENABLE == true
	SYSCTRL->OSC32K.bit.CALIB =
			(*(uint32_t *)SYSCTRL_FUSES_OSC32K_ADDR >> SYSCTRL_FUSES_OSC32K_Pos);
    1778:	4a4a      	ldr	r2, [pc, #296]	; (18a4 <system_clock_init+0x1a0>)
    177a:	6811      	ldr	r1, [r2, #0]
#endif


	/* OSCK32K */
#if CONF_CLOCK_OSC32K_ENABLE == true
	SYSCTRL->OSC32K.bit.CALIB =
    177c:	04c9      	lsls	r1, r1, #19
    177e:	0e49      	lsrs	r1, r1, #25
    1780:	0409      	lsls	r1, r1, #16
    1782:	6998      	ldr	r0, [r3, #24]
    1784:	4a48      	ldr	r2, [pc, #288]	; (18a8 <system_clock_init+0x1a4>)
    1786:	4002      	ands	r2, r0
    1788:	430a      	orrs	r2, r1
    178a:	619a      	str	r2, [r3, #24]
static inline void system_clock_source_osc32k_get_config_defaults(
		struct system_clock_source_osc32k_config *const config)
{
	Assert(config);

	config->enable_1khz_output  = true;
    178c:	a80a      	add	r0, sp, #40	; 0x28
    178e:	2601      	movs	r6, #1
    1790:	7046      	strb	r6, [r0, #1]
	config->enable_32khz_output = true;
    1792:	7086      	strb	r6, [r0, #2]
	config->run_in_standby      = false;
	config->on_demand           = true;
    1794:	7106      	strb	r6, [r0, #4]
	config->startup_time        = SYSTEM_OSC32K_STARTUP_130;
    1796:	2407      	movs	r4, #7
    1798:	7004      	strb	r4, [r0, #0]
	config->write_once          = false;
    179a:	2200      	movs	r2, #0
    179c:	4690      	mov	r8, r2
    179e:	7142      	strb	r2, [r0, #5]

	osc32k_conf.startup_time        = CONF_CLOCK_OSC32K_STARTUP_TIME;
	osc32k_conf.enable_1khz_output  = CONF_CLOCK_OSC32K_ENABLE_1KHZ_OUTPUT;
	osc32k_conf.enable_32khz_output = CONF_CLOCK_OSC32K_ENABLE_32KHZ_OUTPUT;
	osc32k_conf.on_demand           = CONF_CLOCK_OSC32K_ON_DEMAND;
	osc32k_conf.run_in_standby      = CONF_CLOCK_OSC32K_RUN_IN_STANDBY;
    17a0:	70c6      	strb	r6, [r0, #3]

	system_clock_source_osc32k_set_config(&osc32k_conf);
    17a2:	4b42      	ldr	r3, [pc, #264]	; (18ac <system_clock_init+0x1a8>)
    17a4:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC32K);
    17a6:	2004      	movs	r0, #4
    17a8:	4f3d      	ldr	r7, [pc, #244]	; (18a0 <system_clock_init+0x19c>)
    17aa:	47b8      	blx	r7
		struct system_clock_source_dfll_config *const config)
{
	Assert(config);

	config->loop_mode       = SYSTEM_CLOCK_DFLL_LOOP_MODE_OPEN;
	config->quick_lock      = SYSTEM_CLOCK_DFLL_QUICK_LOCK_ENABLE;
    17ac:	a805      	add	r0, sp, #20
    17ae:	2500      	movs	r5, #0
    17b0:	4642      	mov	r2, r8
    17b2:	8042      	strh	r2, [r0, #2]
	config->chill_cycle     = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_ENABLE;
    17b4:	8082      	strh	r2, [r0, #4]
	config->wakeup_lock     = SYSTEM_CLOCK_DFLL_WAKEUP_LOCK_KEEP;
    17b6:	7185      	strb	r5, [r0, #6]
	config->stable_tracking = SYSTEM_CLOCK_DFLL_STABLE_TRACKING_TRACK_AFTER_LOCK;
    17b8:	71c5      	strb	r5, [r0, #7]
	config->on_demand       = true;

	/* Open loop mode calibration value */
	config->coarse_value    = 0x1f / 4; /* Midpoint */
    17ba:	7204      	strb	r4, [r0, #8]
	config->fine_value      = 0xff / 4; /* Midpoint */
    17bc:	233f      	movs	r3, #63	; 0x3f
    17be:	8143      	strh	r3, [r0, #10]
	/* DFLL Config (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	struct system_clock_source_dfll_config dfll_conf;
	system_clock_source_dfll_get_config_defaults(&dfll_conf);

	dfll_conf.loop_mode      = CONF_CLOCK_DFLL_LOOP_MODE;
    17c0:	2204      	movs	r2, #4
    17c2:	4691      	mov	r9, r2
    17c4:	7002      	strb	r2, [r0, #0]
	dfll_conf.on_demand      = false;
    17c6:	7045      	strb	r5, [r0, #1]
#  else
	dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;
#  endif

	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		dfll_conf.multiply_factor = CONF_CLOCK_DFLL_MULTIPLY_FACTOR;
    17c8:	22b7      	movs	r2, #183	; 0xb7
    17ca:	00d2      	lsls	r2, r2, #3
    17cc:	8202      	strh	r2, [r0, #16]
	}

	dfll_conf.coarse_max_step = CONF_CLOCK_DFLL_MAX_COARSE_STEP_SIZE;
    17ce:	7304      	strb	r4, [r0, #12]
	dfll_conf.fine_max_step   = CONF_CLOCK_DFLL_MAX_FINE_STEP_SIZE;
    17d0:	81c3      	strh	r3, [r0, #14]
		dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;

		dfll_conf.multiply_factor = 48000;
	}

	system_clock_source_dfll_set_config(&dfll_conf);
    17d2:	4b37      	ldr	r3, [pc, #220]	; (18b0 <system_clock_init+0x1ac>)
    17d4:	4798      	blx	r3
		struct system_clock_source_osc8m_config *const config)
{
	Assert(config);

	config->prescaler       = SYSTEM_OSC8M_DIV_8;
	config->run_in_standby  = false;
    17d6:	a804      	add	r0, sp, #16
    17d8:	7045      	strb	r5, [r0, #1]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    17da:	7005      	strb	r5, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
    17dc:	7085      	strb	r5, [r0, #2]
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
    17de:	4b35      	ldr	r3, [pc, #212]	; (18b4 <system_clock_init+0x1b0>)
    17e0:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    17e2:	2006      	movs	r0, #6
    17e4:	47b8      	blx	r7


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    17e6:	4b34      	ldr	r3, [pc, #208]	; (18b8 <system_clock_init+0x1b4>)
    17e8:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    17ea:	ac01      	add	r4, sp, #4
    17ec:	6066      	str	r6, [r4, #4]
	config->high_when_disabled = false;
    17ee:	7065      	strb	r5, [r4, #1]
#if SAML21
	config->source_clock       = GCLK_SOURCE_OSC16M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
    17f0:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    17f2:	7265      	strb	r5, [r4, #9]

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(8, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
    17f4:	2305      	movs	r3, #5
    17f6:	7023      	strb	r3, [r4, #0]
    17f8:	2001      	movs	r0, #1
    17fa:	1c21      	adds	r1, r4, #0
    17fc:	4b2f      	ldr	r3, [pc, #188]	; (18bc <system_clock_init+0x1b8>)
    17fe:	469a      	mov	sl, r3
    1800:	4798      	blx	r3
    1802:	2001      	movs	r0, #1
    1804:	4a2e      	ldr	r2, [pc, #184]	; (18c0 <system_clock_init+0x1bc>)
    1806:	4690      	mov	r8, r2
    1808:	4790      	blx	r2
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
	config->high_when_disabled = false;
    180a:	7065      	strb	r5, [r4, #1]
	config->source_clock       = GCLK_SOURCE_OSC16M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
	config->output_enable      = false;
    180c:	7265      	strb	r5, [r4, #9]
    180e:	464b      	mov	r3, r9
    1810:	7023      	strb	r3, [r4, #0]
    1812:	2220      	movs	r2, #32
    1814:	4691      	mov	r9, r2
    1816:	6062      	str	r2, [r4, #4]
    1818:	7226      	strb	r6, [r4, #8]
    181a:	2002      	movs	r0, #2
    181c:	1c21      	adds	r1, r4, #0
    181e:	47d0      	blx	sl
    1820:	2002      	movs	r0, #2
    1822:	47c0      	blx	r8
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
	config->high_when_disabled = false;
    1824:	7065      	strb	r5, [r4, #1]
#if SAML21
	config->source_clock       = GCLK_SOURCE_OSC16M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
    1826:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    1828:	7265      	strb	r5, [r4, #9]
    182a:	2303      	movs	r3, #3
    182c:	7023      	strb	r3, [r4, #0]
    182e:	464a      	mov	r2, r9
    1830:	6062      	str	r2, [r4, #4]
    1832:	2004      	movs	r0, #4
    1834:	1c21      	adds	r1, r4, #0
    1836:	47d0      	blx	sl
    1838:	2004      	movs	r0, #4
    183a:	47c0      	blx	r8
	/* Enable DFLL reference clock if in closed loop mode */
	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		struct system_gclk_chan_config dfll_gclk_chan_conf;

		system_gclk_chan_get_config_defaults(&dfll_gclk_chan_conf);
		dfll_gclk_chan_conf.source_generator = CONF_CLOCK_DFLL_SOURCE_GCLK_GENERATOR;
    183c:	7026      	strb	r6, [r4, #0]
		system_gclk_chan_set_config(SYSCTRL_GCLK_ID_DFLL48, &dfll_gclk_chan_conf);
    183e:	2000      	movs	r0, #0
    1840:	1c21      	adds	r1, r4, #0
    1842:	4b15      	ldr	r3, [pc, #84]	; (1898 <system_clock_init+0x194>)
    1844:	4798      	blx	r3
		system_gclk_chan_enable(SYSCTRL_GCLK_ID_DFLL48);
    1846:	2000      	movs	r0, #0
    1848:	4b1e      	ldr	r3, [pc, #120]	; (18c4 <system_clock_init+0x1c0>)
    184a:	4798      	blx	r3
#endif


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
    184c:	2007      	movs	r0, #7
    184e:	47b8      	blx	r7

	default:
		return false;
	}

	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    1850:	490f      	ldr	r1, [pc, #60]	; (1890 <system_clock_init+0x18c>)
    1852:	22d0      	movs	r2, #208	; 0xd0
    1854:	68cb      	ldr	r3, [r1, #12]
    1856:	4013      	ands	r3, r2


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_DFLL));
    1858:	2bd0      	cmp	r3, #208	; 0xd0
    185a:	d1fb      	bne.n	1854 <system_clock_init+0x150>
 */
static inline void system_cpu_clock_set_divider(
		const enum system_main_clock_div divider)
{
	Assert(((uint32_t)divider & PM_CPUSEL_CPUDIV_Msk) == divider);
	PM->CPUSEL.reg = (uint32_t)divider;
    185c:	4a1a      	ldr	r2, [pc, #104]	; (18c8 <system_clock_init+0x1c4>)
    185e:	2300      	movs	r3, #0
    1860:	7213      	strb	r3, [r2, #8]
		const enum system_clock_apb_bus bus,
		const enum system_main_clock_div divider)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBASEL.reg = (uint32_t)divider;
    1862:	7253      	strb	r3, [r2, #9]
			break;
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBSEL.reg = (uint32_t)divider;
    1864:	7293      	strb	r3, [r2, #10]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    1866:	a901      	add	r1, sp, #4
    1868:	2201      	movs	r2, #1
    186a:	604a      	str	r2, [r1, #4]
	config->high_when_disabled = false;
    186c:	704b      	strb	r3, [r1, #1]
#if SAML21
	config->source_clock       = GCLK_SOURCE_OSC16M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
    186e:	720b      	strb	r3, [r1, #8]
	config->output_enable      = false;
    1870:	724b      	strb	r3, [r1, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBB, CONF_CLOCK_APBB_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    1872:	2307      	movs	r3, #7
    1874:	700b      	strb	r3, [r1, #0]
    1876:	2000      	movs	r0, #0
    1878:	4b10      	ldr	r3, [pc, #64]	; (18bc <system_clock_init+0x1b8>)
    187a:	4798      	blx	r3
    187c:	2000      	movs	r0, #0
    187e:	4b10      	ldr	r3, [pc, #64]	; (18c0 <system_clock_init+0x1bc>)
    1880:	4798      	blx	r3
#endif
}
    1882:	b010      	add	sp, #64	; 0x40
    1884:	bc1c      	pop	{r2, r3, r4}
    1886:	4690      	mov	r8, r2
    1888:	4699      	mov	r9, r3
    188a:	46a2      	mov	sl, r4
    188c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    188e:	46c0      	nop			; (mov r8, r8)
    1890:	40000800 	.word	0x40000800
    1894:	41004000 	.word	0x41004000
    1898:	00001b01 	.word	0x00001b01
    189c:	00001541 	.word	0x00001541
    18a0:	00001665 	.word	0x00001665
    18a4:	00806024 	.word	0x00806024
    18a8:	ff80ffff 	.word	0xff80ffff
    18ac:	000014c5 	.word	0x000014c5
    18b0:	000015f5 	.word	0x000015f5
    18b4:	00001489 	.word	0x00001489
    18b8:	000018cd 	.word	0x000018cd
    18bc:	000018f1 	.word	0x000018f1
    18c0:	000019a5 	.word	0x000019a5
    18c4:	00001a75 	.word	0x00001a75
    18c8:	40000400 	.word	0x40000400

000018cc <system_gclk_init>:
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
    18cc:	4b06      	ldr	r3, [pc, #24]	; (18e8 <system_gclk_init+0x1c>)
    18ce:	6999      	ldr	r1, [r3, #24]
    18d0:	2208      	movs	r2, #8
    18d2:	430a      	orrs	r2, r1
    18d4:	619a      	str	r2, [r3, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    18d6:	2201      	movs	r2, #1
    18d8:	4b04      	ldr	r3, [pc, #16]	; (18ec <system_gclk_init+0x20>)
    18da:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    18dc:	1c19      	adds	r1, r3, #0
    18de:	780b      	ldrb	r3, [r1, #0]
    18e0:	4213      	tst	r3, r2
    18e2:	d1fc      	bne.n	18de <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    18e4:	4770      	bx	lr
    18e6:	46c0      	nop			; (mov r8, r8)
    18e8:	40000400 	.word	0x40000400
    18ec:	40000c00 	.word	0x40000c00

000018f0 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    18f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    18f2:	1c06      	adds	r6, r0, #0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    18f4:	1c07      	adds	r7, r0, #0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    18f6:	780d      	ldrb	r5, [r1, #0]
    18f8:	022d      	lsls	r5, r5, #8
    18fa:	4305      	orrs	r5, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    18fc:	784b      	ldrb	r3, [r1, #1]
    18fe:	2b00      	cmp	r3, #0
    1900:	d002      	beq.n	1908 <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    1902:	2380      	movs	r3, #128	; 0x80
    1904:	02db      	lsls	r3, r3, #11
    1906:	431d      	orrs	r5, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    1908:	7a4b      	ldrb	r3, [r1, #9]
    190a:	2b00      	cmp	r3, #0
    190c:	d002      	beq.n	1914 <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    190e:	2380      	movs	r3, #128	; 0x80
    1910:	031b      	lsls	r3, r3, #12
    1912:	431d      	orrs	r5, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    1914:	684c      	ldr	r4, [r1, #4]
    1916:	2c01      	cmp	r4, #1
    1918:	d917      	bls.n	194a <system_gclk_gen_set_config+0x5a>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    191a:	1e63      	subs	r3, r4, #1
    191c:	421c      	tst	r4, r3
    191e:	d10f      	bne.n	1940 <system_gclk_gen_set_config+0x50>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    1920:	2c02      	cmp	r4, #2
    1922:	d906      	bls.n	1932 <system_gclk_gen_set_config+0x42>
    1924:	2302      	movs	r3, #2
    1926:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
    1928:	3201      	adds	r2, #1

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
						mask <<= 1) {
    192a:	005b      	lsls	r3, r3, #1
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    192c:	429c      	cmp	r4, r3
    192e:	d8fb      	bhi.n	1928 <system_gclk_gen_set_config+0x38>
    1930:	e000      	b.n	1934 <system_gclk_gen_set_config+0x44>
    1932:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    1934:	0217      	lsls	r7, r2, #8
    1936:	4337      	orrs	r7, r6
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    1938:	2380      	movs	r3, #128	; 0x80
    193a:	035b      	lsls	r3, r3, #13
    193c:	431d      	orrs	r5, r3
    193e:	e004      	b.n	194a <system_gclk_gen_set_config+0x5a>
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
    1940:	0227      	lsls	r7, r4, #8
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
    1942:	4337      	orrs	r7, r6
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;

			/* Enable non-binary division with increased duty cycle accuracy */
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    1944:	2380      	movs	r3, #128	; 0x80
    1946:	029b      	lsls	r3, r3, #10
    1948:	431d      	orrs	r5, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    194a:	7a0b      	ldrb	r3, [r1, #8]
    194c:	2b00      	cmp	r3, #0
    194e:	d002      	beq.n	1956 <system_gclk_gen_set_config+0x66>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    1950:	2380      	movs	r3, #128	; 0x80
    1952:	039b      	lsls	r3, r3, #14
    1954:	431d      	orrs	r5, r3
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1956:	4a0f      	ldr	r2, [pc, #60]	; (1994 <system_gclk_gen_set_config+0xa4>)
    1958:	7853      	ldrb	r3, [r2, #1]
	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
	}

	while (system_gclk_is_syncing()) {
    195a:	b25b      	sxtb	r3, r3
    195c:	2b00      	cmp	r3, #0
    195e:	dbfb      	blt.n	1958 <system_gclk_gen_set_config+0x68>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    1960:	4b0d      	ldr	r3, [pc, #52]	; (1998 <system_gclk_gen_set_config+0xa8>)
    1962:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    1964:	4b0d      	ldr	r3, [pc, #52]	; (199c <system_gclk_gen_set_config+0xac>)
    1966:	701e      	strb	r6, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1968:	4a0a      	ldr	r2, [pc, #40]	; (1994 <system_gclk_gen_set_config+0xa4>)
    196a:	7853      	ldrb	r3, [r2, #1]

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    196c:	b25b      	sxtb	r3, r3
    196e:	2b00      	cmp	r3, #0
    1970:	dbfb      	blt.n	196a <system_gclk_gen_set_config+0x7a>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    1972:	4b08      	ldr	r3, [pc, #32]	; (1994 <system_gclk_gen_set_config+0xa4>)
    1974:	609f      	str	r7, [r3, #8]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1976:	1c1a      	adds	r2, r3, #0
    1978:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;

	while (system_gclk_is_syncing()) {
    197a:	b25b      	sxtb	r3, r3
    197c:	2b00      	cmp	r3, #0
    197e:	dbfb      	blt.n	1978 <system_gclk_gen_set_config+0x88>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    1980:	4b04      	ldr	r3, [pc, #16]	; (1994 <system_gclk_gen_set_config+0xa4>)
    1982:	6859      	ldr	r1, [r3, #4]
    1984:	2280      	movs	r2, #128	; 0x80
    1986:	0252      	lsls	r2, r2, #9
    1988:	400a      	ands	r2, r1
    198a:	4315      	orrs	r5, r2
    198c:	605d      	str	r5, [r3, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    198e:	4b04      	ldr	r3, [pc, #16]	; (19a0 <system_gclk_gen_set_config+0xb0>)
    1990:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    1992:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1994:	40000c00 	.word	0x40000c00
    1998:	00000179 	.word	0x00000179
    199c:	40000c08 	.word	0x40000c08
    19a0:	000001b9 	.word	0x000001b9

000019a4 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    19a4:	b510      	push	{r4, lr}
    19a6:	1c04      	adds	r4, r0, #0
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    19a8:	4a0b      	ldr	r2, [pc, #44]	; (19d8 <system_gclk_gen_enable+0x34>)
    19aa:	7853      	ldrb	r3, [r2, #1]
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
	while (system_gclk_is_syncing()) {
    19ac:	b25b      	sxtb	r3, r3
    19ae:	2b00      	cmp	r3, #0
    19b0:	dbfb      	blt.n	19aa <system_gclk_gen_enable+0x6>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    19b2:	4b0a      	ldr	r3, [pc, #40]	; (19dc <system_gclk_gen_enable+0x38>)
    19b4:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    19b6:	4b0a      	ldr	r3, [pc, #40]	; (19e0 <system_gclk_gen_enable+0x3c>)
    19b8:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    19ba:	4a07      	ldr	r2, [pc, #28]	; (19d8 <system_gclk_gen_enable+0x34>)
    19bc:	7853      	ldrb	r3, [r2, #1]

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
	while (system_gclk_is_syncing()) {
    19be:	b25b      	sxtb	r3, r3
    19c0:	2b00      	cmp	r3, #0
    19c2:	dbfb      	blt.n	19bc <system_gclk_gen_enable+0x18>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    19c4:	4b04      	ldr	r3, [pc, #16]	; (19d8 <system_gclk_gen_enable+0x34>)
    19c6:	6859      	ldr	r1, [r3, #4]
    19c8:	2280      	movs	r2, #128	; 0x80
    19ca:	0252      	lsls	r2, r2, #9
    19cc:	430a      	orrs	r2, r1
    19ce:	605a      	str	r2, [r3, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    19d0:	4b04      	ldr	r3, [pc, #16]	; (19e4 <system_gclk_gen_enable+0x40>)
    19d2:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    19d4:	bd10      	pop	{r4, pc}
    19d6:	46c0      	nop			; (mov r8, r8)
    19d8:	40000c00 	.word	0x40000c00
    19dc:	00000179 	.word	0x00000179
    19e0:	40000c04 	.word	0x40000c04
    19e4:	000001b9 	.word	0x000001b9

000019e8 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    19e8:	b570      	push	{r4, r5, r6, lr}
    19ea:	1c04      	adds	r4, r0, #0
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    19ec:	4a1a      	ldr	r2, [pc, #104]	; (1a58 <system_gclk_gen_get_hz+0x70>)
    19ee:	7853      	ldrb	r3, [r2, #1]
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
	while (system_gclk_is_syncing()) {
    19f0:	b25b      	sxtb	r3, r3
    19f2:	2b00      	cmp	r3, #0
    19f4:	dbfb      	blt.n	19ee <system_gclk_gen_get_hz+0x6>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    19f6:	4b19      	ldr	r3, [pc, #100]	; (1a5c <system_gclk_gen_get_hz+0x74>)
    19f8:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    19fa:	4b19      	ldr	r3, [pc, #100]	; (1a60 <system_gclk_gen_get_hz+0x78>)
    19fc:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    19fe:	4a16      	ldr	r2, [pc, #88]	; (1a58 <system_gclk_gen_get_hz+0x70>)
    1a00:	7853      	ldrb	r3, [r2, #1]

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
	while (system_gclk_is_syncing()) {
    1a02:	b25b      	sxtb	r3, r3
    1a04:	2b00      	cmp	r3, #0
    1a06:	dbfb      	blt.n	1a00 <system_gclk_gen_get_hz+0x18>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    1a08:	4e13      	ldr	r6, [pc, #76]	; (1a58 <system_gclk_gen_get_hz+0x70>)
    1a0a:	6870      	ldr	r0, [r6, #4]
    1a0c:	04c0      	lsls	r0, r0, #19
    1a0e:	0ec0      	lsrs	r0, r0, #27
	while (system_gclk_is_syncing()) {
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
    1a10:	4b14      	ldr	r3, [pc, #80]	; (1a64 <system_gclk_gen_get_hz+0x7c>)
    1a12:	4798      	blx	r3
    1a14:	1c05      	adds	r5, r0, #0
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    1a16:	4b12      	ldr	r3, [pc, #72]	; (1a60 <system_gclk_gen_get_hz+0x78>)
    1a18:	701c      	strb	r4, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    1a1a:	6876      	ldr	r6, [r6, #4]
    1a1c:	02f6      	lsls	r6, r6, #11
    1a1e:	0ff6      	lsrs	r6, r6, #31

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    1a20:	4b11      	ldr	r3, [pc, #68]	; (1a68 <system_gclk_gen_get_hz+0x80>)
    1a22:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1a24:	4a0c      	ldr	r2, [pc, #48]	; (1a58 <system_gclk_gen_get_hz+0x70>)
    1a26:	7853      	ldrb	r3, [r2, #1]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
	while (system_gclk_is_syncing()) {
    1a28:	b25b      	sxtb	r3, r3
    1a2a:	2b00      	cmp	r3, #0
    1a2c:	dbfb      	blt.n	1a26 <system_gclk_gen_get_hz+0x3e>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    1a2e:	4b0a      	ldr	r3, [pc, #40]	; (1a58 <system_gclk_gen_get_hz+0x70>)
    1a30:	689c      	ldr	r4, [r3, #8]
    1a32:	0a24      	lsrs	r4, r4, #8
    1a34:	b2a4      	uxth	r4, r4
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    1a36:	4b0d      	ldr	r3, [pc, #52]	; (1a6c <system_gclk_gen_get_hz+0x84>)
    1a38:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    1a3a:	2e00      	cmp	r6, #0
    1a3c:	d107      	bne.n	1a4e <system_gclk_gen_get_hz+0x66>
    1a3e:	2c01      	cmp	r4, #1
    1a40:	d907      	bls.n	1a52 <system_gclk_gen_get_hz+0x6a>
		gen_input_hz /= divider;
    1a42:	1c28      	adds	r0, r5, #0
    1a44:	1c21      	adds	r1, r4, #0
    1a46:	4b0a      	ldr	r3, [pc, #40]	; (1a70 <system_gclk_gen_get_hz+0x88>)
    1a48:	4798      	blx	r3
    1a4a:	1c05      	adds	r5, r0, #0
    1a4c:	e001      	b.n	1a52 <system_gclk_gen_get_hz+0x6a>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    1a4e:	3401      	adds	r4, #1
    1a50:	40e5      	lsrs	r5, r4
	}

	return gen_input_hz;
}
    1a52:	1c28      	adds	r0, r5, #0
    1a54:	bd70      	pop	{r4, r5, r6, pc}
    1a56:	46c0      	nop			; (mov r8, r8)
    1a58:	40000c00 	.word	0x40000c00
    1a5c:	00000179 	.word	0x00000179
    1a60:	40000c04 	.word	0x40000c04
    1a64:	000013f9 	.word	0x000013f9
    1a68:	40000c08 	.word	0x40000c08
    1a6c:	000001b9 	.word	0x000001b9
    1a70:	00005619 	.word	0x00005619

00001a74 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    1a74:	b510      	push	{r4, lr}
    1a76:	1c04      	adds	r4, r0, #0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    1a78:	4b06      	ldr	r3, [pc, #24]	; (1a94 <system_gclk_chan_enable+0x20>)
    1a7a:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    1a7c:	4b06      	ldr	r3, [pc, #24]	; (1a98 <system_gclk_chan_enable+0x24>)
    1a7e:	701c      	strb	r4, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    1a80:	4b06      	ldr	r3, [pc, #24]	; (1a9c <system_gclk_chan_enable+0x28>)
    1a82:	8859      	ldrh	r1, [r3, #2]
    1a84:	2280      	movs	r2, #128	; 0x80
    1a86:	01d2      	lsls	r2, r2, #7
    1a88:	430a      	orrs	r2, r1
    1a8a:	805a      	strh	r2, [r3, #2]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    1a8c:	4b04      	ldr	r3, [pc, #16]	; (1aa0 <system_gclk_chan_enable+0x2c>)
    1a8e:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    1a90:	bd10      	pop	{r4, pc}
    1a92:	46c0      	nop			; (mov r8, r8)
    1a94:	00000179 	.word	0x00000179
    1a98:	40000c02 	.word	0x40000c02
    1a9c:	40000c00 	.word	0x40000c00
    1aa0:	000001b9 	.word	0x000001b9

00001aa4 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    1aa4:	b510      	push	{r4, lr}
    1aa6:	1c04      	adds	r4, r0, #0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    1aa8:	4b0f      	ldr	r3, [pc, #60]	; (1ae8 <system_gclk_chan_disable+0x44>)
    1aaa:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    1aac:	4b0f      	ldr	r3, [pc, #60]	; (1aec <system_gclk_chan_disable+0x48>)
    1aae:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    1ab0:	4b0f      	ldr	r3, [pc, #60]	; (1af0 <system_gclk_chan_disable+0x4c>)
    1ab2:	8858      	ldrh	r0, [r3, #2]
    1ab4:	0500      	lsls	r0, r0, #20
    1ab6:	0f00      	lsrs	r0, r0, #28
	GCLK->CLKCTRL.bit.GEN = 0;
    1ab8:	8859      	ldrh	r1, [r3, #2]
    1aba:	4a0e      	ldr	r2, [pc, #56]	; (1af4 <system_gclk_chan_disable+0x50>)
    1abc:	400a      	ands	r2, r1
    1abe:	805a      	strh	r2, [r3, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    1ac0:	8859      	ldrh	r1, [r3, #2]
    1ac2:	4a0d      	ldr	r2, [pc, #52]	; (1af8 <system_gclk_chan_disable+0x54>)
    1ac4:	400a      	ands	r2, r1
    1ac6:	805a      	strh	r2, [r3, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    1ac8:	1c19      	adds	r1, r3, #0
    1aca:	2280      	movs	r2, #128	; 0x80
    1acc:	01d2      	lsls	r2, r2, #7
    1ace:	884b      	ldrh	r3, [r1, #2]
    1ad0:	4213      	tst	r3, r2
    1ad2:	d1fc      	bne.n	1ace <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    1ad4:	4b06      	ldr	r3, [pc, #24]	; (1af0 <system_gclk_chan_disable+0x4c>)
    1ad6:	0201      	lsls	r1, r0, #8
    1ad8:	8858      	ldrh	r0, [r3, #2]
    1ada:	4a06      	ldr	r2, [pc, #24]	; (1af4 <system_gclk_chan_disable+0x50>)
    1adc:	4002      	ands	r2, r0
    1ade:	430a      	orrs	r2, r1
    1ae0:	805a      	strh	r2, [r3, #2]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    1ae2:	4b06      	ldr	r3, [pc, #24]	; (1afc <system_gclk_chan_disable+0x58>)
    1ae4:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    1ae6:	bd10      	pop	{r4, pc}
    1ae8:	00000179 	.word	0x00000179
    1aec:	40000c02 	.word	0x40000c02
    1af0:	40000c00 	.word	0x40000c00
    1af4:	fffff0ff 	.word	0xfffff0ff
    1af8:	ffffbfff 	.word	0xffffbfff
    1afc:	000001b9 	.word	0x000001b9

00001b00 <system_gclk_chan_set_config>:
 *
 */
void system_gclk_chan_set_config(
		const uint8_t channel,
		struct system_gclk_chan_config *const config)
{
    1b00:	b510      	push	{r4, lr}

	/* Cache the new config to reduce sync requirements */
	uint32_t new_clkctrl_config = (channel << GCLK_CLKCTRL_ID_Pos);

	/* Select the desired generic clock generator */
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    1b02:	780c      	ldrb	r4, [r1, #0]
    1b04:	0224      	lsls	r4, r4, #8
    1b06:	4304      	orrs	r4, r0

	/* Disable generic clock channel */
	system_gclk_chan_disable(channel);
    1b08:	4b02      	ldr	r3, [pc, #8]	; (1b14 <system_gclk_chan_set_config+0x14>)
    1b0a:	4798      	blx	r3

	/* Write the new configuration */
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    1b0c:	b2a4      	uxth	r4, r4
    1b0e:	4b02      	ldr	r3, [pc, #8]	; (1b18 <system_gclk_chan_set_config+0x18>)
    1b10:	805c      	strh	r4, [r3, #2]
}
    1b12:	bd10      	pop	{r4, pc}
    1b14:	00001aa5 	.word	0x00001aa5
    1b18:	40000c00 	.word	0x40000c00

00001b1c <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    1b1c:	b510      	push	{r4, lr}
    1b1e:	1c04      	adds	r4, r0, #0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    1b20:	4b06      	ldr	r3, [pc, #24]	; (1b3c <system_gclk_chan_get_hz+0x20>)
    1b22:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    1b24:	4b06      	ldr	r3, [pc, #24]	; (1b40 <system_gclk_chan_get_hz+0x24>)
    1b26:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    1b28:	4b06      	ldr	r3, [pc, #24]	; (1b44 <system_gclk_chan_get_hz+0x28>)
    1b2a:	885c      	ldrh	r4, [r3, #2]
    1b2c:	0524      	lsls	r4, r4, #20
    1b2e:	0f24      	lsrs	r4, r4, #28
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    1b30:	4b05      	ldr	r3, [pc, #20]	; (1b48 <system_gclk_chan_get_hz+0x2c>)
    1b32:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    1b34:	1c20      	adds	r0, r4, #0
    1b36:	4b05      	ldr	r3, [pc, #20]	; (1b4c <system_gclk_chan_get_hz+0x30>)
    1b38:	4798      	blx	r3
}
    1b3a:	bd10      	pop	{r4, pc}
    1b3c:	00000179 	.word	0x00000179
    1b40:	40000c02 	.word	0x40000c02
    1b44:	40000c00 	.word	0x40000c00
    1b48:	000001b9 	.word	0x000001b9
    1b4c:	000019e9 	.word	0x000019e9

00001b50 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    1b50:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    1b52:	78d3      	ldrb	r3, [r2, #3]
    1b54:	2b00      	cmp	r3, #0
    1b56:	d11e      	bne.n	1b96 <_system_pinmux_config+0x46>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    1b58:	7813      	ldrb	r3, [r2, #0]
    1b5a:	2b80      	cmp	r3, #128	; 0x80
    1b5c:	d004      	beq.n	1b68 <_system_pinmux_config+0x18>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    1b5e:	061b      	lsls	r3, r3, #24
    1b60:	2480      	movs	r4, #128	; 0x80
    1b62:	0264      	lsls	r4, r4, #9
    1b64:	4323      	orrs	r3, r4
    1b66:	e000      	b.n	1b6a <_system_pinmux_config+0x1a>
{
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    1b68:	2300      	movs	r3, #0
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    1b6a:	7854      	ldrb	r4, [r2, #1]
    1b6c:	2502      	movs	r5, #2
    1b6e:	43ac      	bics	r4, r5
    1b70:	d10a      	bne.n	1b88 <_system_pinmux_config+0x38>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    1b72:	7894      	ldrb	r4, [r2, #2]
    1b74:	2c00      	cmp	r4, #0
    1b76:	d103      	bne.n	1b80 <_system_pinmux_config+0x30>

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;
    1b78:	2480      	movs	r4, #128	; 0x80
    1b7a:	02a4      	lsls	r4, r4, #10
    1b7c:	4323      	orrs	r3, r4
    1b7e:	e002      	b.n	1b86 <_system_pinmux_config+0x36>

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    1b80:	24c0      	movs	r4, #192	; 0xc0
    1b82:	02e4      	lsls	r4, r4, #11
    1b84:	4323      	orrs	r3, r4
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    1b86:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    1b88:	7854      	ldrb	r4, [r2, #1]
    1b8a:	3c01      	subs	r4, #1
    1b8c:	2c01      	cmp	r4, #1
    1b8e:	d804      	bhi.n	1b9a <_system_pinmux_config+0x4a>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Cannot use a pullup if the output driver is enabled,
			 * if requested the input buffer can only sample the current
			 * output state */
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    1b90:	4c11      	ldr	r4, [pc, #68]	; (1bd8 <_system_pinmux_config+0x88>)
    1b92:	4023      	ands	r3, r4
    1b94:	e001      	b.n	1b9a <_system_pinmux_config+0x4a>
		}
	} else {
		port->DIRCLR.reg = pin_mask;
    1b96:	6041      	str	r1, [r0, #4]
{
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    1b98:	2300      	movs	r3, #0
		port->DIRCLR.reg = pin_mask;
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    1b9a:	040d      	lsls	r5, r1, #16
    1b9c:	0c2d      	lsrs	r5, r5, #16
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1b9e:	24a0      	movs	r4, #160	; 0xa0
    1ba0:	05e4      	lsls	r4, r4, #23
    1ba2:	432c      	orrs	r4, r5
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    1ba4:	431c      	orrs	r4, r3
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1ba6:	6284      	str	r4, [r0, #40]	; 0x28
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
	uint32_t upper_pin_mask = (pin_mask >> 16);
    1ba8:	0c0d      	lsrs	r5, r1, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1baa:	24d0      	movs	r4, #208	; 0xd0
    1bac:	0624      	lsls	r4, r4, #24
    1bae:	432c      	orrs	r4, r5
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    1bb0:	431c      	orrs	r4, r3
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1bb2:	6284      	str	r4, [r0, #40]	; 0x28
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    1bb4:	78d4      	ldrb	r4, [r2, #3]
    1bb6:	2c00      	cmp	r4, #0
    1bb8:	d10c      	bne.n	1bd4 <_system_pinmux_config+0x84>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    1bba:	035c      	lsls	r4, r3, #13
    1bbc:	d505      	bpl.n	1bca <_system_pinmux_config+0x7a>
			/* Set the OUT register bits to enable the pullup if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    1bbe:	7893      	ldrb	r3, [r2, #2]
    1bc0:	2b01      	cmp	r3, #1
    1bc2:	d101      	bne.n	1bc8 <_system_pinmux_config+0x78>
				port->OUTSET.reg = pin_mask;
    1bc4:	6181      	str	r1, [r0, #24]
    1bc6:	e000      	b.n	1bca <_system_pinmux_config+0x7a>
			} else {
				port->OUTCLR.reg = pin_mask;
    1bc8:	6141      	str	r1, [r0, #20]
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    1bca:	7853      	ldrb	r3, [r2, #1]
    1bcc:	3b01      	subs	r3, #1
    1bce:	2b01      	cmp	r3, #1
    1bd0:	d800      	bhi.n	1bd4 <_system_pinmux_config+0x84>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
    1bd2:	6081      	str	r1, [r0, #8]
		}
	}
}
    1bd4:	bd30      	pop	{r4, r5, pc}
    1bd6:	46c0      	nop			; (mov r8, r8)
    1bd8:	fffbffff 	.word	0xfffbffff

00001bdc <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    1bdc:	b508      	push	{r3, lr}
    1bde:	1c03      	adds	r3, r0, #0
    1be0:	1c0a      	adds	r2, r1, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1be2:	09c1      	lsrs	r1, r0, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    1be4:	2000      	movs	r0, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1be6:	2900      	cmp	r1, #0
    1be8:	d103      	bne.n	1bf2 <system_pinmux_pin_set_config+0x16>
		return &(ports[port_index]->Group[group_index]);
    1bea:	0958      	lsrs	r0, r3, #5
    1bec:	01c0      	lsls	r0, r0, #7
    1bee:	4904      	ldr	r1, [pc, #16]	; (1c00 <system_pinmux_pin_set_config+0x24>)
    1bf0:	1840      	adds	r0, r0, r1
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    1bf2:	211f      	movs	r1, #31
    1bf4:	400b      	ands	r3, r1
    1bf6:	2101      	movs	r1, #1
    1bf8:	4099      	lsls	r1, r3

	_system_pinmux_config(port, pin_mask, config);
    1bfa:	4b02      	ldr	r3, [pc, #8]	; (1c04 <system_pinmux_pin_set_config+0x28>)
    1bfc:	4798      	blx	r3
}
    1bfe:	bd08      	pop	{r3, pc}
    1c00:	41004400 	.word	0x41004400
    1c04:	00001b51 	.word	0x00001b51

00001c08 <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    1c08:	4770      	bx	lr
    1c0a:	46c0      	nop			; (mov r8, r8)

00001c0c <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    1c0c:	b508      	push	{r3, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    1c0e:	4b04      	ldr	r3, [pc, #16]	; (1c20 <system_init+0x14>)
    1c10:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    1c12:	4b04      	ldr	r3, [pc, #16]	; (1c24 <system_init+0x18>)
    1c14:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    1c16:	4b04      	ldr	r3, [pc, #16]	; (1c28 <system_init+0x1c>)
    1c18:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    1c1a:	4b04      	ldr	r3, [pc, #16]	; (1c2c <system_init+0x20>)
    1c1c:	4798      	blx	r3
}
    1c1e:	bd08      	pop	{r3, pc}
    1c20:	00001705 	.word	0x00001705
    1c24:	000001e9 	.word	0x000001e9
    1c28:	00001c09 	.word	0x00001c09
    1c2c:	000003b1 	.word	0x000003b1

00001c30 <tc_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    1c30:	1c93      	adds	r3, r2, #2
    1c32:	009b      	lsls	r3, r3, #2
    1c34:	5019      	str	r1, [r3, r0]

	/* Set the bit corresponding to the callback_type */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
    1c36:	2a02      	cmp	r2, #2
    1c38:	d104      	bne.n	1c44 <tc_register_callback+0x14>
		module->register_callback_mask |= TC_INTFLAG_MC(1);
    1c3a:	7e02      	ldrb	r2, [r0, #24]
    1c3c:	2310      	movs	r3, #16
    1c3e:	4313      	orrs	r3, r2
    1c40:	7603      	strb	r3, [r0, #24]
    1c42:	e00c      	b.n	1c5e <tc_register_callback+0x2e>
	}
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
    1c44:	2a03      	cmp	r2, #3
    1c46:	d104      	bne.n	1c52 <tc_register_callback+0x22>
		module->register_callback_mask |= TC_INTFLAG_MC(2);
    1c48:	7e02      	ldrb	r2, [r0, #24]
    1c4a:	2320      	movs	r3, #32
    1c4c:	4313      	orrs	r3, r2
    1c4e:	7603      	strb	r3, [r0, #24]
    1c50:	e005      	b.n	1c5e <tc_register_callback+0x2e>
	}
	else {
		module->register_callback_mask |= (1 << callback_type);
    1c52:	2301      	movs	r3, #1
    1c54:	4093      	lsls	r3, r2
    1c56:	1c1a      	adds	r2, r3, #0
    1c58:	7e03      	ldrb	r3, [r0, #24]
    1c5a:	431a      	orrs	r2, r3
    1c5c:	7602      	strb	r2, [r0, #24]
	}
	return STATUS_OK;
}
    1c5e:	2000      	movs	r0, #0
    1c60:	4770      	bx	lr
    1c62:	46c0      	nop			; (mov r8, r8)

00001c64 <_tc_interrupt_handler>:
 * \param[in]  instance  ID of the TC instance calling the interrupt
 *                       handler.
 */
void _tc_interrupt_handler(
		uint8_t instance)
{
    1c64:	b538      	push	{r3, r4, r5, lr}
	/* Temporary variable */
	uint8_t interrupt_and_callback_status_mask;

	/* Get device instance from the look-up table */
	struct tc_module *module
    1c66:	0080      	lsls	r0, r0, #2
    1c68:	4b14      	ldr	r3, [pc, #80]	; (1cbc <_tc_interrupt_handler+0x58>)
    1c6a:	58c4      	ldr	r4, [r0, r3]
			= (struct tc_module *)_tc_instances[instance];

	/* Read and mask interrupt flag register */
	interrupt_and_callback_status_mask = module->hw->COUNT8.INTFLAG.reg &
    1c6c:	6822      	ldr	r2, [r4, #0]
    1c6e:	7b95      	ldrb	r5, [r2, #14]
    1c70:	7e23      	ldrb	r3, [r4, #24]
    1c72:	401d      	ands	r5, r3
    1c74:	7e63      	ldrb	r3, [r4, #25]
    1c76:	401d      	ands	r5, r3
			module->register_callback_mask &
			module->enable_callback_mask;

	/* Check if an Overflow interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_OVF) {
    1c78:	07eb      	lsls	r3, r5, #31
    1c7a:	d505      	bpl.n	1c88 <_tc_interrupt_handler+0x24>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_OVERFLOW])(module);
    1c7c:	1c20      	adds	r0, r4, #0
    1c7e:	68a2      	ldr	r2, [r4, #8]
    1c80:	4790      	blx	r2
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
    1c82:	2301      	movs	r3, #1
    1c84:	6822      	ldr	r2, [r4, #0]
    1c86:	7393      	strb	r3, [r2, #14]
	}

	/* Check if an Error interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_ERR) {
    1c88:	07ab      	lsls	r3, r5, #30
    1c8a:	d505      	bpl.n	1c98 <_tc_interrupt_handler+0x34>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_ERROR])(module);
    1c8c:	1c20      	adds	r0, r4, #0
    1c8e:	68e2      	ldr	r2, [r4, #12]
    1c90:	4790      	blx	r2
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
    1c92:	2302      	movs	r3, #2
    1c94:	6822      	ldr	r2, [r4, #0]
    1c96:	7393      	strb	r3, [r2, #14]
	}

	/* Check if an Match/Capture Channel 0 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(1)) {
    1c98:	06eb      	lsls	r3, r5, #27
    1c9a:	d505      	bpl.n	1ca8 <_tc_interrupt_handler+0x44>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL0])(module);
    1c9c:	1c20      	adds	r0, r4, #0
    1c9e:	6922      	ldr	r2, [r4, #16]
    1ca0:	4790      	blx	r2
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(1);
    1ca2:	2310      	movs	r3, #16
    1ca4:	6822      	ldr	r2, [r4, #0]
    1ca6:	7393      	strb	r3, [r2, #14]
	}

	/* Check if an Match/Capture Channel 1 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(2)) {
    1ca8:	06ab      	lsls	r3, r5, #26
    1caa:	d505      	bpl.n	1cb8 <_tc_interrupt_handler+0x54>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL1])(module);
    1cac:	1c20      	adds	r0, r4, #0
    1cae:	6962      	ldr	r2, [r4, #20]
    1cb0:	4790      	blx	r2
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(2);
    1cb2:	6823      	ldr	r3, [r4, #0]
    1cb4:	2220      	movs	r2, #32
    1cb6:	739a      	strb	r2, [r3, #14]
	}
}
    1cb8:	bd38      	pop	{r3, r4, r5, pc}
    1cba:	46c0      	nop			; (mov r8, r8)
    1cbc:	20000e68 	.word	0x20000e68

00001cc0 <TC3_Handler>:
#if (SAML21E) || (SAML21G)
_TC_INTERRUPT_HANDLER(0,0)
_TC_INTERRUPT_HANDLER(1,1)
_TC_INTERRUPT_HANDLER(4,2)
#else
MRECURSION(TC_INST_NUM, _TC_INTERRUPT_HANDLER, TC_INST_MAX_ID)
    1cc0:	b508      	push	{r3, lr}
    1cc2:	2000      	movs	r0, #0
    1cc4:	4b01      	ldr	r3, [pc, #4]	; (1ccc <TC3_Handler+0xc>)
    1cc6:	4798      	blx	r3
    1cc8:	bd08      	pop	{r3, pc}
    1cca:	46c0      	nop			; (mov r8, r8)
    1ccc:	00001c65 	.word	0x00001c65

00001cd0 <TC4_Handler>:
    1cd0:	b508      	push	{r3, lr}
    1cd2:	2001      	movs	r0, #1
    1cd4:	4b01      	ldr	r3, [pc, #4]	; (1cdc <TC4_Handler+0xc>)
    1cd6:	4798      	blx	r3
    1cd8:	bd08      	pop	{r3, pc}
    1cda:	46c0      	nop			; (mov r8, r8)
    1cdc:	00001c65 	.word	0x00001c65

00001ce0 <TC5_Handler>:
    1ce0:	b508      	push	{r3, lr}
    1ce2:	2002      	movs	r0, #2
    1ce4:	4b01      	ldr	r3, [pc, #4]	; (1cec <TC5_Handler+0xc>)
    1ce6:	4798      	blx	r3
    1ce8:	bd08      	pop	{r3, pc}
    1cea:	46c0      	nop			; (mov r8, r8)
    1cec:	00001c65 	.word	0x00001c65

00001cf0 <_tc_get_inst_index>:
 *
 * \return Index of the given TC module instance.
 */
uint8_t _tc_get_inst_index(
		Tc *const hw)
{
    1cf0:	b570      	push	{r4, r5, r6, lr}
    1cf2:	b084      	sub	sp, #16
    1cf4:	1c01      	adds	r1, r0, #0
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;
    1cf6:	ab01      	add	r3, sp, #4
    1cf8:	4a0a      	ldr	r2, [pc, #40]	; (1d24 <_tc_get_inst_index+0x34>)
    1cfa:	ca70      	ldmia	r2!, {r4, r5, r6}
    1cfc:	c370      	stmia	r3!, {r4, r5, r6}

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
		if (hw == tc_modules[i]) {
    1cfe:	9b01      	ldr	r3, [sp, #4]
    1d00:	4283      	cmp	r3, r0
    1d02:	d00a      	beq.n	1d1a <_tc_get_inst_index+0x2a>
    1d04:	9c02      	ldr	r4, [sp, #8]
    1d06:	4284      	cmp	r4, r0
    1d08:	d005      	beq.n	1d16 <_tc_get_inst_index+0x26>
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
    1d0a:	2000      	movs	r0, #0
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
		if (hw == tc_modules[i]) {
    1d0c:	9d03      	ldr	r5, [sp, #12]
    1d0e:	428d      	cmp	r5, r1
    1d10:	d105      	bne.n	1d1e <_tc_get_inst_index+0x2e>
{
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    1d12:	2002      	movs	r0, #2
    1d14:	e002      	b.n	1d1c <_tc_get_inst_index+0x2c>
    1d16:	2001      	movs	r0, #1
    1d18:	e000      	b.n	1d1c <_tc_get_inst_index+0x2c>
    1d1a:	2000      	movs	r0, #0
		if (hw == tc_modules[i]) {
			return i;
    1d1c:	b2c0      	uxtb	r0, r0
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
}
    1d1e:	b004      	add	sp, #16
    1d20:	bd70      	pop	{r4, r5, r6, pc}
    1d22:	46c0      	nop			; (mov r8, r8)
    1d24:	00005f60 	.word	0x00005f60

00001d28 <tc_init>:
 */
enum status_code tc_init(
		struct tc_module *const module_inst,
		Tc *const hw,
		const struct tc_config *const config)
{
    1d28:	b5f0      	push	{r4, r5, r6, r7, lr}
    1d2a:	464f      	mov	r7, r9
    1d2c:	4646      	mov	r6, r8
    1d2e:	b4c0      	push	{r6, r7}
    1d30:	b087      	sub	sp, #28
    1d32:	1c04      	adds	r4, r0, #0
    1d34:	1c0d      	adds	r5, r1, #0
    1d36:	4690      	mov	r8, r2
	uint8_t ctrlbset_tmp = 0;
	/* Temporary variable to hold all updates to the CTRLC
	 * register before they are written to it */
	uint8_t ctrlc_tmp = 0;
	/* Temporary variable to hold TC instance number */
	uint8_t instance = _tc_get_inst_index(hw);
    1d38:	1c08      	adds	r0, r1, #0
    1d3a:	4b90      	ldr	r3, [pc, #576]	; (1f7c <tc_init+0x254>)
    1d3c:	4798      	blx	r3
    1d3e:	4681      	mov	r9, r0

	/* Array of GLCK ID for different TC instances */
	uint8_t inst_gclk_id[] = TC_INST_GCLK_ID;
    1d40:	4f8f      	ldr	r7, [pc, #572]	; (1f80 <tc_init+0x258>)
    1d42:	1c39      	adds	r1, r7, #0
    1d44:	310c      	adds	r1, #12
    1d46:	a805      	add	r0, sp, #20
    1d48:	2203      	movs	r2, #3
    1d4a:	4e8e      	ldr	r6, [pc, #568]	; (1f84 <tc_init+0x25c>)
    1d4c:	47b0      	blx	r6
	/* Array of PM APBC mask bit position for different TC instances */
	uint16_t inst_pm_apbmask[] = TC_INST_PM_APBCMASK;
    1d4e:	1c39      	adds	r1, r7, #0
    1d50:	3110      	adds	r1, #16
    1d52:	a803      	add	r0, sp, #12
    1d54:	2206      	movs	r2, #6
    1d56:	47b0      	blx	r6
	struct system_gclk_chan_config gclk_chan_config;

#if TC_ASYNC == true
	/* Initialize parameters */
	for (uint8_t i = 0; i < TC_CALLBACK_N; i++) {
		module_inst->callback[i]        = NULL;
    1d58:	2300      	movs	r3, #0
    1d5a:	60a3      	str	r3, [r4, #8]
    1d5c:	60e3      	str	r3, [r4, #12]
    1d5e:	6123      	str	r3, [r4, #16]
    1d60:	6163      	str	r3, [r4, #20]
	}
	module_inst->register_callback_mask     = 0x00;
    1d62:	7623      	strb	r3, [r4, #24]
	module_inst->enable_callback_mask       = 0x00;
    1d64:	7663      	strb	r3, [r4, #25]

	/* Register this instance for callbacks*/
	_tc_instances[instance] = module_inst;
    1d66:	4648      	mov	r0, r9
    1d68:	0082      	lsls	r2, r0, #2
    1d6a:	4b87      	ldr	r3, [pc, #540]	; (1f88 <tc_init+0x260>)
    1d6c:	50d4      	str	r4, [r2, r3]
#endif

	/* Associate the given device instance with the hardware module */
	module_inst->hw = hw;
    1d6e:	6025      	str	r5, [r4, #0]
#else
	/* Check if odd numbered TC modules are being configured in 32-bit
	 * counter size. Only even numbered counters are allowed to be
	 * configured in 32-bit counter size.
	 */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    1d70:	4641      	mov	r1, r8
    1d72:	788b      	ldrb	r3, [r1, #2]
    1d74:	2b08      	cmp	r3, #8
    1d76:	d104      	bne.n	1d82 <tc_init+0x5a>
			((instance + TC_INSTANCE_OFFSET) & 0x01)) {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    1d78:	2017      	movs	r0, #23
#else
	/* Check if odd numbered TC modules are being configured in 32-bit
	 * counter size. Only even numbered counters are allowed to be
	 * configured in 32-bit counter size.
	 */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    1d7a:	464a      	mov	r2, r9
    1d7c:	07d2      	lsls	r2, r2, #31
    1d7e:	d400      	bmi.n	1d82 <tc_init+0x5a>
    1d80:	e0f6      	b.n	1f70 <tc_init+0x248>
#endif

	/* Make the counter size variable in the module_inst struct reflect
	 * the counter size in the module
	 */
	module_inst->counter_size = config->counter_size;
    1d82:	7123      	strb	r3, [r4, #4]

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    1d84:	882b      	ldrh	r3, [r5, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
    1d86:	2005      	movs	r0, #5
	/* Make the counter size variable in the module_inst struct reflect
	 * the counter size in the module
	 */
	module_inst->counter_size = config->counter_size;

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    1d88:	07d9      	lsls	r1, r3, #31
    1d8a:	d500      	bpl.n	1d8e <tc_init+0x66>
    1d8c:	e0f0      	b.n	1f70 <tc_init+0x248>
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    1d8e:	7beb      	ldrb	r3, [r5, #15]
		/* Module is used as a slave */
		return STATUS_ERR_DENIED;
    1d90:	201c      	movs	r0, #28
	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    1d92:	06da      	lsls	r2, r3, #27
    1d94:	d500      	bpl.n	1d98 <tc_init+0x70>
    1d96:	e0eb      	b.n	1f70 <tc_init+0x248>
		/* Module is used as a slave */
		return STATUS_ERR_DENIED;
	}

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_ENABLE) {
    1d98:	882b      	ldrh	r3, [r5, #0]
    1d9a:	0799      	lsls	r1, r3, #30
    1d9c:	d500      	bpl.n	1da0 <tc_init+0x78>
    1d9e:	e0e7      	b.n	1f70 <tc_init+0x248>
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
	}

	/* Set up the TC PWM out pin for channel 0 */
	if (config->pwm_channel[0].enabled) {
    1da0:	4642      	mov	r2, r8
    1da2:	7c13      	ldrb	r3, [r2, #16]
    1da4:	2b00      	cmp	r3, #0
    1da6:	d00c      	beq.n	1dc2 <tc_init+0x9a>
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    1da8:	a902      	add	r1, sp, #8
    1daa:	2301      	movs	r3, #1
    1dac:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
    1dae:	2200      	movs	r2, #0
    1db0:	70ca      	strb	r2, [r1, #3]
		system_pinmux_get_config_defaults(&pin_config);
		pin_config.mux_position = config->pwm_channel[0].pin_mux;
    1db2:	4640      	mov	r0, r8
    1db4:	6980      	ldr	r0, [r0, #24]
    1db6:	7008      	strb	r0, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    1db8:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    1dba:	4642      	mov	r2, r8
    1dbc:	7d10      	ldrb	r0, [r2, #20]
    1dbe:	4b73      	ldr	r3, [pc, #460]	; (1f8c <tc_init+0x264>)
    1dc0:	4798      	blx	r3
				config->pwm_channel[0].pin_out, &pin_config);
	}

	/* Set up the TC PWM out pin for channel 1 */
	if (config->pwm_channel[1].enabled) {
    1dc2:	4640      	mov	r0, r8
    1dc4:	7f03      	ldrb	r3, [r0, #28]
    1dc6:	2b00      	cmp	r3, #0
    1dc8:	d00b      	beq.n	1de2 <tc_init+0xba>
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    1dca:	a902      	add	r1, sp, #8
    1dcc:	2301      	movs	r3, #1
    1dce:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
    1dd0:	2200      	movs	r2, #0
    1dd2:	70ca      	strb	r2, [r1, #3]
		system_pinmux_get_config_defaults(&pin_config);
		pin_config.mux_position = config->pwm_channel[1].pin_mux;
    1dd4:	6a42      	ldr	r2, [r0, #36]	; 0x24
    1dd6:	700a      	strb	r2, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    1dd8:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    1dda:	6a03      	ldr	r3, [r0, #32]
    1ddc:	b2d8      	uxtb	r0, r3
    1dde:	4b6b      	ldr	r3, [pc, #428]	; (1f8c <tc_init+0x264>)
    1de0:	4798      	blx	r3
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
    1de2:	4b6b      	ldr	r3, [pc, #428]	; (1f90 <tc_init+0x268>)
    1de4:	6a19      	ldr	r1, [r3, #32]
				config->pwm_channel[1].pin_out, &pin_config);
	}

	/* Enable the user interface clock in the PM */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
			inst_pm_apbmask[instance]);
    1de6:	4648      	mov	r0, r9
    1de8:	0042      	lsls	r2, r0, #1
		system_pinmux_pin_set_config(
				config->pwm_channel[1].pin_out, &pin_config);
	}

	/* Enable the user interface clock in the PM */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
    1dea:	a803      	add	r0, sp, #12
    1dec:	5a12      	ldrh	r2, [r2, r0]
    1dee:	430a      	orrs	r2, r1
    1df0:	621a      	str	r2, [r3, #32]
			inst_pm_apbmask[instance]);

	/* Enable the slave counter if counter_size is 32-bit */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT))
    1df2:	4641      	mov	r1, r8
    1df4:	788b      	ldrb	r3, [r1, #2]
    1df6:	2b08      	cmp	r3, #8
    1df8:	d108      	bne.n	1e0c <tc_init+0xe4>
    1dfa:	4b65      	ldr	r3, [pc, #404]	; (1f90 <tc_init+0x268>)
    1dfc:	6a1a      	ldr	r2, [r3, #32]
	{
		/* Enable the user interface clock in the PM */
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
				inst_pm_apbmask[instance + 1]);
    1dfe:	4648      	mov	r0, r9
    1e00:	3001      	adds	r0, #1
    1e02:	0040      	lsls	r0, r0, #1

	/* Enable the slave counter if counter_size is 32-bit */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT))
	{
		/* Enable the user interface clock in the PM */
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
    1e04:	a903      	add	r1, sp, #12
    1e06:	5a41      	ldrh	r1, [r0, r1]
    1e08:	430a      	orrs	r2, r1
    1e0a:	621a      	str	r2, [r3, #32]
				inst_pm_apbmask[instance + 1]);
	}

	/* Setup clock for module */
	system_gclk_chan_get_config_defaults(&gclk_chan_config);
	gclk_chan_config.source_generator = config->clock_source;
    1e0c:	a901      	add	r1, sp, #4
    1e0e:	4642      	mov	r2, r8
    1e10:	7813      	ldrb	r3, [r2, #0]
    1e12:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(inst_gclk_id[instance], &gclk_chan_config);
    1e14:	ab05      	add	r3, sp, #20
    1e16:	4648      	mov	r0, r9
    1e18:	5c1e      	ldrb	r6, [r3, r0]
    1e1a:	1c30      	adds	r0, r6, #0
    1e1c:	4b5d      	ldr	r3, [pc, #372]	; (1f94 <tc_init+0x26c>)
    1e1e:	4798      	blx	r3
	system_gclk_chan_enable(inst_gclk_id[instance]);
    1e20:	1c30      	adds	r0, r6, #0
    1e22:	4b5d      	ldr	r3, [pc, #372]	; (1f98 <tc_init+0x270>)
    1e24:	4798      	blx	r3

	/* Set ctrla register */
	ctrla_tmp =
    1e26:	4641      	mov	r1, r8
    1e28:	8888      	ldrh	r0, [r1, #4]
    1e2a:	890b      	ldrh	r3, [r1, #8]
    1e2c:	4303      	orrs	r3, r0
    1e2e:	7988      	ldrb	r0, [r1, #6]
    1e30:	788a      	ldrb	r2, [r1, #2]
    1e32:	4310      	orrs	r0, r2
    1e34:	4318      	orrs	r0, r3
			(uint32_t)config->counter_size |
			(uint32_t)config->wave_generation |
			(uint32_t)config->reload_action |
			(uint32_t)config->clock_prescaler;

	if (config->run_in_standby) {
    1e36:	784b      	ldrb	r3, [r1, #1]
    1e38:	2b00      	cmp	r3, #0
    1e3a:	d002      	beq.n	1e42 <tc_init+0x11a>
		ctrla_tmp |= TC_CTRLA_RUNSTDBY;
    1e3c:	2380      	movs	r3, #128	; 0x80
    1e3e:	011b      	lsls	r3, r3, #4
    1e40:	4318      	orrs	r0, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1e42:	6821      	ldr	r1, [r4, #0]

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1e44:	227f      	movs	r2, #127	; 0x7f
    1e46:	7bcb      	ldrb	r3, [r1, #15]
	}

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
    1e48:	4393      	bics	r3, r2
    1e4a:	d1fc      	bne.n	1e46 <tc_init+0x11e>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLA.reg = ctrla_tmp;
    1e4c:	8028      	strh	r0, [r5, #0]

	/* Set ctrlb register */
	if (config->oneshot) {
    1e4e:	4642      	mov	r2, r8
    1e50:	7b50      	ldrb	r0, [r2, #13]
	/* Temporary variable to hold all updates to the CTRLA
	 * register before they are written to it */
	uint16_t ctrla_tmp = 0;
	/* Temporary variable to hold all updates to the CTRLBSET
	 * register before they are written to it */
	uint8_t ctrlbset_tmp = 0;
    1e52:	1e43      	subs	r3, r0, #1
    1e54:	4198      	sbcs	r0, r3
    1e56:	0080      	lsls	r0, r0, #2
	/* Set ctrlb register */
	if (config->oneshot) {
		ctrlbset_tmp = TC_CTRLBSET_ONESHOT;
	}

	if (config->count_direction) {
    1e58:	7b93      	ldrb	r3, [r2, #14]
    1e5a:	2b00      	cmp	r3, #0
    1e5c:	d001      	beq.n	1e62 <tc_init+0x13a>
		ctrlbset_tmp |= TC_CTRLBSET_DIR;
    1e5e:	2301      	movs	r3, #1
    1e60:	4318      	orrs	r0, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1e62:	6821      	ldr	r1, [r4, #0]

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1e64:	227f      	movs	r2, #127	; 0x7f
    1e66:	7bcb      	ldrb	r3, [r1, #15]
	}

	/* Clear old ctrlb configuration */
	while (tc_is_syncing(module_inst)) {
    1e68:	4393      	bics	r3, r2
    1e6a:	d1fc      	bne.n	1e66 <tc_init+0x13e>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLBCLR.reg = 0xFF;
    1e6c:	23ff      	movs	r3, #255	; 0xff
    1e6e:	712b      	strb	r3, [r5, #4]

	/* Check if we actually need to go into a wait state. */
	if (ctrlbset_tmp) {
    1e70:	2800      	cmp	r0, #0
    1e72:	d005      	beq.n	1e80 <tc_init+0x158>
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1e74:	6821      	ldr	r1, [r4, #0]

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1e76:	227f      	movs	r2, #127	; 0x7f
    1e78:	7bcb      	ldrb	r3, [r1, #15]
		while (tc_is_syncing(module_inst)) {
    1e7a:	4393      	bics	r3, r2
    1e7c:	d1fc      	bne.n	1e78 <tc_init+0x150>
			/* Wait for sync */
		}
		/* Write configuration to register */
		hw->COUNT8.CTRLBSET.reg = ctrlbset_tmp;
    1e7e:	7168      	strb	r0, [r5, #5]
	}

	/* Set ctrlc register*/
	ctrlc_tmp = config->waveform_invert_output;
    1e80:	4643      	mov	r3, r8
    1e82:	7a98      	ldrb	r0, [r3, #10]
	for (uint8_t i = 0; i < NUMBER_OF_COMPARE_CAPTURE_CHANNELS; i++) {
		if (config->enable_capture_on_channel[i] == true) {
    1e84:	7adb      	ldrb	r3, [r3, #11]
    1e86:	2b00      	cmp	r3, #0
    1e88:	d001      	beq.n	1e8e <tc_init+0x166>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
    1e8a:	2310      	movs	r3, #16
    1e8c:	4318      	orrs	r0, r3
	}

	/* Set ctrlc register*/
	ctrlc_tmp = config->waveform_invert_output;
	for (uint8_t i = 0; i < NUMBER_OF_COMPARE_CAPTURE_CHANNELS; i++) {
		if (config->enable_capture_on_channel[i] == true) {
    1e8e:	4641      	mov	r1, r8
    1e90:	7b0b      	ldrb	r3, [r1, #12]
    1e92:	2b00      	cmp	r3, #0
    1e94:	d001      	beq.n	1e9a <tc_init+0x172>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
    1e96:	2320      	movs	r3, #32
    1e98:	4318      	orrs	r0, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1e9a:	6821      	ldr	r1, [r4, #0]

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1e9c:	227f      	movs	r2, #127	; 0x7f
    1e9e:	7bcb      	ldrb	r3, [r1, #15]
		}
	}

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
    1ea0:	4393      	bics	r3, r2
    1ea2:	d1fc      	bne.n	1e9e <tc_init+0x176>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLC.reg = ctrlc_tmp;
    1ea4:	71a8      	strb	r0, [r5, #6]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1ea6:	6822      	ldr	r2, [r4, #0]

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1ea8:	217f      	movs	r1, #127	; 0x7f
    1eaa:	7bd3      	ldrb	r3, [r2, #15]

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
    1eac:	438b      	bics	r3, r1
    1eae:	d1fc      	bne.n	1eaa <tc_init+0x182>
		/* Wait for sync */
	}

	/* Switch for TC counter size  */
	switch (module_inst->counter_size) {
    1eb0:	7923      	ldrb	r3, [r4, #4]
    1eb2:	2b04      	cmp	r3, #4
    1eb4:	d005      	beq.n	1ec2 <tc_init+0x19a>
    1eb6:	2b08      	cmp	r3, #8
    1eb8:	d041      	beq.n	1f3e <tc_init+0x216>

			return STATUS_OK;
	}

	Assert(false);
	return STATUS_ERR_INVALID_ARG;
    1eba:	2017      	movs	r0, #23
	while (tc_is_syncing(module_inst)) {
		/* Wait for sync */
	}

	/* Switch for TC counter size  */
	switch (module_inst->counter_size) {
    1ebc:	2b00      	cmp	r3, #0
    1ebe:	d157      	bne.n	1f70 <tc_init+0x248>
    1ec0:	e024      	b.n	1f0c <tc_init+0x1e4>
    1ec2:	217f      	movs	r1, #127	; 0x7f
    1ec4:	7bd3      	ldrb	r3, [r2, #15]
		case TC_COUNTER_SIZE_8BIT:
			while (tc_is_syncing(module_inst)) {
    1ec6:	438b      	bics	r3, r1
    1ec8:	d1fc      	bne.n	1ec4 <tc_init+0x19c>
				/* Wait for sync */
			}

			hw->COUNT8.COUNT.reg =
					config->counter_8_bit.value;
    1eca:	2328      	movs	r3, #40	; 0x28
    1ecc:	4642      	mov	r2, r8
    1ece:	5cd3      	ldrb	r3, [r2, r3]
		case TC_COUNTER_SIZE_8BIT:
			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.COUNT.reg =
    1ed0:	742b      	strb	r3, [r5, #16]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1ed2:	6821      	ldr	r1, [r4, #0]

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1ed4:	227f      	movs	r2, #127	; 0x7f
    1ed6:	7bcb      	ldrb	r3, [r1, #15]
					config->counter_8_bit.value;


			while (tc_is_syncing(module_inst)) {
    1ed8:	4393      	bics	r3, r2
    1eda:	d1fc      	bne.n	1ed6 <tc_init+0x1ae>
				/* Wait for sync */
			}

			hw->COUNT8.PER.reg =
					config->counter_8_bit.period;
    1edc:	2329      	movs	r3, #41	; 0x29
    1ede:	4640      	mov	r0, r8
    1ee0:	5cc3      	ldrb	r3, [r0, r3]

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.PER.reg =
    1ee2:	752b      	strb	r3, [r5, #20]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1ee4:	6821      	ldr	r1, [r4, #0]

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1ee6:	227f      	movs	r2, #127	; 0x7f
    1ee8:	7bcb      	ldrb	r3, [r1, #15]
					config->counter_8_bit.period;

			while (tc_is_syncing(module_inst)) {
    1eea:	4393      	bics	r3, r2
    1eec:	d1fc      	bne.n	1ee8 <tc_init+0x1c0>
				/* Wait for sync */
			}

			hw->COUNT8.CC[0].reg =
					config->counter_8_bit.compare_capture_channel[0];
    1eee:	232a      	movs	r3, #42	; 0x2a
    1ef0:	4641      	mov	r1, r8
    1ef2:	5ccb      	ldrb	r3, [r1, r3]

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.CC[0].reg =
    1ef4:	762b      	strb	r3, [r5, #24]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1ef6:	6821      	ldr	r1, [r4, #0]

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1ef8:	227f      	movs	r2, #127	; 0x7f
    1efa:	7bcb      	ldrb	r3, [r1, #15]
					config->counter_8_bit.compare_capture_channel[0];

			while (tc_is_syncing(module_inst)) {
    1efc:	4393      	bics	r3, r2
    1efe:	d1fc      	bne.n	1efa <tc_init+0x1d2>
				/* Wait for sync */
			}

			hw->COUNT8.CC[1].reg =
					config->counter_8_bit.compare_capture_channel[1];
    1f00:	232b      	movs	r3, #43	; 0x2b
    1f02:	4642      	mov	r2, r8
    1f04:	5cd3      	ldrb	r3, [r2, r3]

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.CC[1].reg =
    1f06:	766b      	strb	r3, [r5, #25]
					config->counter_8_bit.compare_capture_channel[1];

			return STATUS_OK;
    1f08:	2000      	movs	r0, #0
    1f0a:	e031      	b.n	1f70 <tc_init+0x248>
    1f0c:	217f      	movs	r1, #127	; 0x7f
    1f0e:	7bd3      	ldrb	r3, [r2, #15]

		case TC_COUNTER_SIZE_16BIT:
			while (tc_is_syncing(module_inst)) {
    1f10:	438b      	bics	r3, r1
    1f12:	d1fc      	bne.n	1f0e <tc_init+0x1e6>
				/* Wait for sync */
			}

			hw->COUNT16.COUNT.reg
				= config->counter_16_bit.value;
    1f14:	4640      	mov	r0, r8
    1f16:	8d03      	ldrh	r3, [r0, #40]	; 0x28
    1f18:	822b      	strh	r3, [r5, #16]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1f1a:	6821      	ldr	r1, [r4, #0]

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1f1c:	227f      	movs	r2, #127	; 0x7f
    1f1e:	7bcb      	ldrb	r3, [r1, #15]

			while (tc_is_syncing(module_inst)) {
    1f20:	4393      	bics	r3, r2
    1f22:	d1fc      	bne.n	1f1e <tc_init+0x1f6>
				/* Wait for sync */
			}

			hw->COUNT16.CC[0].reg =
					config->counter_16_bit.compare_capture_channel[0];
    1f24:	4641      	mov	r1, r8
    1f26:	8d4b      	ldrh	r3, [r1, #42]	; 0x2a

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT16.CC[0].reg =
    1f28:	832b      	strh	r3, [r5, #24]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1f2a:	6821      	ldr	r1, [r4, #0]

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1f2c:	227f      	movs	r2, #127	; 0x7f
    1f2e:	7bcb      	ldrb	r3, [r1, #15]
					config->counter_16_bit.compare_capture_channel[0];

			while (tc_is_syncing(module_inst)) {
    1f30:	4393      	bics	r3, r2
    1f32:	d1fc      	bne.n	1f2e <tc_init+0x206>
				/* Wait for sync */
			}

			hw->COUNT16.CC[1].reg =
					config->counter_16_bit.compare_capture_channel[1];
    1f34:	4642      	mov	r2, r8
    1f36:	8d93      	ldrh	r3, [r2, #44]	; 0x2c

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT16.CC[1].reg =
    1f38:	836b      	strh	r3, [r5, #26]
					config->counter_16_bit.compare_capture_channel[1];

			return STATUS_OK;
    1f3a:	2000      	movs	r0, #0
    1f3c:	e018      	b.n	1f70 <tc_init+0x248>
    1f3e:	217f      	movs	r1, #127	; 0x7f
    1f40:	7bd3      	ldrb	r3, [r2, #15]

		case TC_COUNTER_SIZE_32BIT:
			while (tc_is_syncing(module_inst)) {
    1f42:	438b      	bics	r3, r1
    1f44:	d1fc      	bne.n	1f40 <tc_init+0x218>
				/* Wait for sync */
			}

			hw->COUNT32.COUNT.reg
				= config->counter_32_bit.value;
    1f46:	4643      	mov	r3, r8
    1f48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    1f4a:	612b      	str	r3, [r5, #16]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1f4c:	6821      	ldr	r1, [r4, #0]

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1f4e:	227f      	movs	r2, #127	; 0x7f
    1f50:	7bcb      	ldrb	r3, [r1, #15]

			while (tc_is_syncing(module_inst)) {
    1f52:	4393      	bics	r3, r2
    1f54:	d1fc      	bne.n	1f50 <tc_init+0x228>
				/* Wait for sync */
			}

			hw->COUNT32.CC[0].reg =
    1f56:	4640      	mov	r0, r8
    1f58:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
    1f5a:	61a8      	str	r0, [r5, #24]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1f5c:	6821      	ldr	r1, [r4, #0]

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1f5e:	227f      	movs	r2, #127	; 0x7f
    1f60:	7bcb      	ldrb	r3, [r1, #15]
					config->counter_32_bit.compare_capture_channel[0];

			while (tc_is_syncing(module_inst)) {
    1f62:	4393      	bics	r3, r2
    1f64:	d1fc      	bne.n	1f60 <tc_init+0x238>
				/* Wait for sync */
			}

			hw->COUNT32.CC[1].reg =
					config->counter_32_bit.compare_capture_channel[1];
    1f66:	4641      	mov	r1, r8
    1f68:	6b0b      	ldr	r3, [r1, #48]	; 0x30

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT32.CC[1].reg =
    1f6a:	61eb      	str	r3, [r5, #28]
					config->counter_32_bit.compare_capture_channel[1];

			return STATUS_OK;
    1f6c:	2000      	movs	r0, #0
    1f6e:	e7ff      	b.n	1f70 <tc_init+0x248>
	}

	Assert(false);
	return STATUS_ERR_INVALID_ARG;
}
    1f70:	b007      	add	sp, #28
    1f72:	bc0c      	pop	{r2, r3}
    1f74:	4690      	mov	r8, r2
    1f76:	4699      	mov	r9, r3
    1f78:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1f7a:	46c0      	nop			; (mov r8, r8)
    1f7c:	00001cf1 	.word	0x00001cf1
    1f80:	00005f60 	.word	0x00005f60
    1f84:	00005749 	.word	0x00005749
    1f88:	20000e68 	.word	0x20000e68
    1f8c:	00001bdd 	.word	0x00001bdd
    1f90:	40000400 	.word	0x40000400
    1f94:	00001b01 	.word	0x00001b01
    1f98:	00001a75 	.word	0x00001a75

00001f9c <tc_get_count_value>:
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	Tc *const tc_module = module_inst->hw;
    1f9c:	6802      	ldr	r2, [r0, #0]
    1f9e:	217f      	movs	r1, #127	; 0x7f
    1fa0:	7bd3      	ldrb	r3, [r2, #15]

	while (tc_is_syncing(module_inst)) {
    1fa2:	438b      	bics	r3, r1
    1fa4:	d1fc      	bne.n	1fa0 <tc_get_count_value+0x4>
		/* Wait for sync */
	}

	/* Read from based on the TC counter size */
	switch (module_inst->counter_size) {
    1fa6:	7903      	ldrb	r3, [r0, #4]
    1fa8:	2b04      	cmp	r3, #4
    1faa:	d005      	beq.n	1fb8 <tc_get_count_value+0x1c>
    1fac:	2b08      	cmp	r3, #8
    1fae:	d009      	beq.n	1fc4 <tc_get_count_value+0x28>
		case TC_COUNTER_SIZE_32BIT:
			return tc_module->COUNT32.COUNT.reg;
	}

	Assert(false);
	return 0;
    1fb0:	2000      	movs	r0, #0
	while (tc_is_syncing(module_inst)) {
		/* Wait for sync */
	}

	/* Read from based on the TC counter size */
	switch (module_inst->counter_size) {
    1fb2:	2b00      	cmp	r3, #0
    1fb4:	d108      	bne.n	1fc8 <tc_get_count_value+0x2c>
    1fb6:	e002      	b.n	1fbe <tc_get_count_value+0x22>
		case TC_COUNTER_SIZE_8BIT:
			return (uint32_t)tc_module->COUNT8.COUNT.reg;
    1fb8:	7c10      	ldrb	r0, [r2, #16]
    1fba:	b2c0      	uxtb	r0, r0
    1fbc:	e004      	b.n	1fc8 <tc_get_count_value+0x2c>

		case TC_COUNTER_SIZE_16BIT:
			return (uint32_t)tc_module->COUNT16.COUNT.reg;
    1fbe:	8a10      	ldrh	r0, [r2, #16]
    1fc0:	b280      	uxth	r0, r0
    1fc2:	e001      	b.n	1fc8 <tc_get_count_value+0x2c>

		case TC_COUNTER_SIZE_32BIT:
			return tc_module->COUNT32.COUNT.reg;
    1fc4:	6910      	ldr	r0, [r2, #16]
    1fc6:	e7ff      	b.n	1fc8 <tc_get_count_value+0x2c>
	}

	Assert(false);
	return 0;
}
    1fc8:	4770      	bx	lr
    1fca:	46c0      	nop			; (mov r8, r8)

00001fcc <tc_set_compare_value>:
 */
enum status_code tc_set_compare_value(
		const struct tc_module *const module_inst,
		const enum tc_compare_capture_channel channel_index,
		const uint32_t compare)
{
    1fcc:	b530      	push	{r4, r5, lr}
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	Tc *const tc_module = module_inst->hw;
    1fce:	6804      	ldr	r4, [r0, #0]
    1fd0:	257f      	movs	r5, #127	; 0x7f
    1fd2:	7be3      	ldrb	r3, [r4, #15]

	while (tc_is_syncing(module_inst)) {
    1fd4:	43ab      	bics	r3, r5
    1fd6:	d1fc      	bne.n	1fd2 <tc_set_compare_value+0x6>
		/* Wait for sync */
	}

	/* Read out based on the TC counter size */
	switch (module_inst->counter_size) {
    1fd8:	7903      	ldrb	r3, [r0, #4]
    1fda:	2b04      	cmp	r3, #4
    1fdc:	d005      	beq.n	1fea <tc_set_compare_value+0x1e>
    1fde:	2b08      	cmp	r3, #8
    1fe0:	d014      	beq.n	200c <STACK_SIZE+0xc>
						(uint32_t)compare;
				return STATUS_OK;
			}
	}

	return STATUS_ERR_INVALID_ARG;
    1fe2:	2017      	movs	r0, #23
	while (tc_is_syncing(module_inst)) {
		/* Wait for sync */
	}

	/* Read out based on the TC counter size */
	switch (module_inst->counter_size) {
    1fe4:	2b00      	cmp	r3, #0
    1fe6:	d119      	bne.n	201c <STACK_SIZE+0x1c>
    1fe8:	e007      	b.n	1ffa <tc_set_compare_value+0x2e>
						(uint32_t)compare;
				return STATUS_OK;
			}
	}

	return STATUS_ERR_INVALID_ARG;
    1fea:	2017      	movs	r0, #23
	}

	/* Read out based on the TC counter size */
	switch (module_inst->counter_size) {
		case TC_COUNTER_SIZE_8BIT:
			if (channel_index <
    1fec:	2901      	cmp	r1, #1
    1fee:	d815      	bhi.n	201c <STACK_SIZE+0x1c>
					NUMBER_OF_COMPARE_CAPTURE_CHANNELS) {
				tc_module->COUNT8.CC[channel_index].reg  =
						(uint8_t)compare;
    1ff0:	b2d2      	uxtb	r2, r2
	/* Read out based on the TC counter size */
	switch (module_inst->counter_size) {
		case TC_COUNTER_SIZE_8BIT:
			if (channel_index <
					NUMBER_OF_COMPARE_CAPTURE_CHANNELS) {
				tc_module->COUNT8.CC[channel_index].reg  =
    1ff2:	1861      	adds	r1, r4, r1
    1ff4:	760a      	strb	r2, [r1, #24]
						(uint8_t)compare;
				return STATUS_OK;
    1ff6:	2000      	movs	r0, #0
    1ff8:	e010      	b.n	201c <STACK_SIZE+0x1c>
						(uint32_t)compare;
				return STATUS_OK;
			}
	}

	return STATUS_ERR_INVALID_ARG;
    1ffa:	2017      	movs	r0, #23
						(uint8_t)compare;
				return STATUS_OK;
			}

		case TC_COUNTER_SIZE_16BIT:
			if (channel_index <
    1ffc:	2901      	cmp	r1, #1
    1ffe:	d80d      	bhi.n	201c <STACK_SIZE+0x1c>
					NUMBER_OF_COMPARE_CAPTURE_CHANNELS) {
				tc_module->COUNT16.CC[channel_index].reg =
						(uint16_t)compare;
    2000:	b292      	uxth	r2, r2
			}

		case TC_COUNTER_SIZE_16BIT:
			if (channel_index <
					NUMBER_OF_COMPARE_CAPTURE_CHANNELS) {
				tc_module->COUNT16.CC[channel_index].reg =
    2002:	310c      	adds	r1, #12
    2004:	0049      	lsls	r1, r1, #1
    2006:	530a      	strh	r2, [r1, r4]
						(uint16_t)compare;
				return STATUS_OK;
    2008:	2000      	movs	r0, #0
    200a:	e007      	b.n	201c <STACK_SIZE+0x1c>
						(uint32_t)compare;
				return STATUS_OK;
			}
	}

	return STATUS_ERR_INVALID_ARG;
    200c:	2017      	movs	r0, #23
						(uint16_t)compare;
				return STATUS_OK;
			}

		case TC_COUNTER_SIZE_32BIT:
			if (channel_index <
    200e:	2901      	cmp	r1, #1
    2010:	d804      	bhi.n	201c <STACK_SIZE+0x1c>
					NUMBER_OF_COMPARE_CAPTURE_CHANNELS) {
				tc_module->COUNT32.CC[channel_index].reg =
    2012:	3106      	adds	r1, #6
    2014:	0089      	lsls	r1, r1, #2
    2016:	510a      	str	r2, [r1, r4]
						(uint32_t)compare;
				return STATUS_OK;
    2018:	2000      	movs	r0, #0
    201a:	e7ff      	b.n	201c <STACK_SIZE+0x1c>
			}
	}

	return STATUS_ERR_INVALID_ARG;
}
    201c:	bd30      	pop	{r4, r5, pc}
    201e:	46c0      	nop			; (mov r8, r8)

00002020 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    2020:	e7fe      	b.n	2020 <Dummy_Handler>
    2022:	46c0      	nop			; (mov r8, r8)

00002024 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
    2024:	b510      	push	{r4, lr}

        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
    2026:	4b19      	ldr	r3, [pc, #100]	; (208c <Reset_Handler+0x68>)
    2028:	4a19      	ldr	r2, [pc, #100]	; (2090 <Reset_Handler+0x6c>)
    202a:	429a      	cmp	r2, r3
    202c:	d003      	beq.n	2036 <Reset_Handler+0x12>
                for (; pDest < &_erelocate;) {
    202e:	4b19      	ldr	r3, [pc, #100]	; (2094 <Reset_Handler+0x70>)
    2030:	4a16      	ldr	r2, [pc, #88]	; (208c <Reset_Handler+0x68>)
    2032:	429a      	cmp	r2, r3
    2034:	d304      	bcc.n	2040 <Reset_Handler+0x1c>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    2036:	4b18      	ldr	r3, [pc, #96]	; (2098 <Reset_Handler+0x74>)
    2038:	4a18      	ldr	r2, [pc, #96]	; (209c <Reset_Handler+0x78>)
    203a:	429a      	cmp	r2, r3
    203c:	d310      	bcc.n	2060 <Reset_Handler+0x3c>
    203e:	e01b      	b.n	2078 <Reset_Handler+0x54>
    2040:	4b17      	ldr	r3, [pc, #92]	; (20a0 <Reset_Handler+0x7c>)
    2042:	4814      	ldr	r0, [pc, #80]	; (2094 <Reset_Handler+0x70>)
    2044:	3003      	adds	r0, #3
    2046:	1ac0      	subs	r0, r0, r3
    2048:	0880      	lsrs	r0, r0, #2
    204a:	3001      	adds	r0, #1
    204c:	0080      	lsls	r0, r0, #2
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    204e:	2300      	movs	r3, #0
                        *pDest++ = *pSrc++;
    2050:	490e      	ldr	r1, [pc, #56]	; (208c <Reset_Handler+0x68>)
    2052:	4a0f      	ldr	r2, [pc, #60]	; (2090 <Reset_Handler+0x6c>)
    2054:	58d4      	ldr	r4, [r2, r3]
    2056:	50cc      	str	r4, [r1, r3]
    2058:	3304      	adds	r3, #4
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    205a:	4283      	cmp	r3, r0
    205c:	d1fa      	bne.n	2054 <Reset_Handler+0x30>
    205e:	e7ea      	b.n	2036 <Reset_Handler+0x12>
    2060:	4b0e      	ldr	r3, [pc, #56]	; (209c <Reset_Handler+0x78>)
    2062:	1d1a      	adds	r2, r3, #4
    2064:	490c      	ldr	r1, [pc, #48]	; (2098 <Reset_Handler+0x74>)
    2066:	3103      	adds	r1, #3
    2068:	1a89      	subs	r1, r1, r2
    206a:	0889      	lsrs	r1, r1, #2
    206c:	0089      	lsls	r1, r1, #2
    206e:	1852      	adds	r2, r2, r1
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
                *pDest++ = 0;
    2070:	2100      	movs	r1, #0
    2072:	c302      	stmia	r3!, {r1}
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    2074:	4293      	cmp	r3, r2
    2076:	d1fc      	bne.n	2072 <Reset_Handler+0x4e>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    2078:	4b0a      	ldr	r3, [pc, #40]	; (20a4 <Reset_Handler+0x80>)
    207a:	217f      	movs	r1, #127	; 0x7f
    207c:	4a0a      	ldr	r2, [pc, #40]	; (20a8 <Reset_Handler+0x84>)
    207e:	438a      	bics	r2, r1
    2080:	609a      	str	r2, [r3, #8]

        /* Initialize the C library */
        __libc_init_array();
    2082:	4b0a      	ldr	r3, [pc, #40]	; (20ac <Reset_Handler+0x88>)
    2084:	4798      	blx	r3

        /* Branch to main function */
        main();
    2086:	4b0a      	ldr	r3, [pc, #40]	; (20b0 <Reset_Handler+0x8c>)
    2088:	4798      	blx	r3
    208a:	e7fe      	b.n	208a <Reset_Handler+0x66>
    208c:	20000000 	.word	0x20000000
    2090:	0000606c 	.word	0x0000606c
    2094:	20000070 	.word	0x20000070
    2098:	20000f88 	.word	0x20000f88
    209c:	20000070 	.word	0x20000070
    20a0:	20000004 	.word	0x20000004
    20a4:	e000ed00 	.word	0xe000ed00
    20a8:	00000000 	.word	0x00000000
    20ac:	000056fd 	.word	0x000056fd
    20b0:	000054e9 	.word	0x000054e9

000020b4 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
    20b4:	b5f0      	push	{r4, r5, r6, r7, lr}
    20b6:	4647      	mov	r7, r8
    20b8:	b480      	push	{r7}
    20ba:	1c0c      	adds	r4, r1, #0
    20bc:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
    20be:	2800      	cmp	r0, #0
    20c0:	d10c      	bne.n	20dc <_read+0x28>
		return -1;
	}

	for (; len > 0; --len) {
    20c2:	2a00      	cmp	r2, #0
    20c4:	dd0d      	ble.n	20e2 <_read+0x2e>
    20c6:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
    20c8:	4e09      	ldr	r6, [pc, #36]	; (20f0 <_read+0x3c>)
    20ca:	4d0a      	ldr	r5, [pc, #40]	; (20f4 <_read+0x40>)
    20cc:	6830      	ldr	r0, [r6, #0]
    20ce:	1c21      	adds	r1, r4, #0
    20d0:	682b      	ldr	r3, [r5, #0]
    20d2:	4798      	blx	r3
		ptr++;
    20d4:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
    20d6:	42bc      	cmp	r4, r7
    20d8:	d1f8      	bne.n	20cc <_read+0x18>
    20da:	e004      	b.n	20e6 <_read+0x32>
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
    20dc:	2001      	movs	r0, #1
    20de:	4240      	negs	r0, r0
    20e0:	e002      	b.n	20e8 <_read+0x34>
	}

	for (; len > 0; --len) {
    20e2:	2000      	movs	r0, #0
    20e4:	e000      	b.n	20e8 <_read+0x34>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
    20e6:	4640      	mov	r0, r8
	}
	return nChars;
}
    20e8:	bc04      	pop	{r2}
    20ea:	4690      	mov	r8, r2
    20ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
    20ee:	46c0      	nop			; (mov r8, r8)
    20f0:	20000e7c 	.word	0x20000e7c
    20f4:	20000e74 	.word	0x20000e74

000020f8 <_write>:
int __attribute__((weak))
_write (int file, char * ptr, int len);

int __attribute__((weak))
_write (int file, char * ptr, int len)
{
    20f8:	b5f0      	push	{r4, r5, r6, r7, lr}
    20fa:	4647      	mov	r7, r8
    20fc:	b480      	push	{r7}
    20fe:	1c0e      	adds	r6, r1, #0
    2100:	1c15      	adds	r5, r2, #0
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
    2102:	3801      	subs	r0, #1
    2104:	2802      	cmp	r0, #2
    2106:	d810      	bhi.n	212a <_write+0x32>
		return -1;
	}

	for (; len != 0; --len) {
    2108:	2a00      	cmp	r2, #0
    210a:	d011      	beq.n	2130 <_write+0x38>
    210c:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
    210e:	4b0d      	ldr	r3, [pc, #52]	; (2144 <_write+0x4c>)
    2110:	4698      	mov	r8, r3
    2112:	4f0d      	ldr	r7, [pc, #52]	; (2148 <_write+0x50>)
    2114:	4643      	mov	r3, r8
    2116:	6818      	ldr	r0, [r3, #0]
    2118:	5d31      	ldrb	r1, [r6, r4]
    211a:	683b      	ldr	r3, [r7, #0]
    211c:	4798      	blx	r3
    211e:	2800      	cmp	r0, #0
    2120:	db08      	blt.n	2134 <_write+0x3c>
			return -1;
		}
		++nChars;
    2122:	3401      	adds	r4, #1

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
    2124:	42a5      	cmp	r5, r4
    2126:	d1f5      	bne.n	2114 <_write+0x1c>
    2128:	e007      	b.n	213a <_write+0x42>
_write (int file, char * ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
    212a:	2001      	movs	r0, #1
    212c:	4240      	negs	r0, r0
    212e:	e005      	b.n	213c <_write+0x44>
	}

	for (; len != 0; --len) {
    2130:	2000      	movs	r0, #0
    2132:	e003      	b.n	213c <_write+0x44>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
    2134:	2001      	movs	r0, #1
    2136:	4240      	negs	r0, r0
    2138:	e000      	b.n	213c <_write+0x44>
		}
		++nChars;
    213a:	1c20      	adds	r0, r4, #0
	}
	return nChars;
}
    213c:	bc04      	pop	{r2}
    213e:	4690      	mov	r8, r2
    2140:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2142:	46c0      	nop			; (mov r8, r8)
    2144:	20000e7c 	.word	0x20000e7c
    2148:	20000e78 	.word	0x20000e78

0000214c <_sbrk>:
extern caddr_t _sbrk(int incr)
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    214c:	4b06      	ldr	r3, [pc, #24]	; (2168 <_sbrk+0x1c>)
    214e:	681b      	ldr	r3, [r3, #0]
    2150:	2b00      	cmp	r3, #0
    2152:	d102      	bne.n	215a <_sbrk+0xe>
		heap = (unsigned char *)&_end;
    2154:	4a05      	ldr	r2, [pc, #20]	; (216c <_sbrk+0x20>)
    2156:	4b04      	ldr	r3, [pc, #16]	; (2168 <_sbrk+0x1c>)
    2158:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
    215a:	4a03      	ldr	r2, [pc, #12]	; (2168 <_sbrk+0x1c>)
    215c:	6813      	ldr	r3, [r2, #0]

	heap += incr;
    215e:	1818      	adds	r0, r3, r0
    2160:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
}
    2162:	1c18      	adds	r0, r3, #0
    2164:	4770      	bx	lr
    2166:	46c0      	nop			; (mov r8, r8)
    2168:	200000cc 	.word	0x200000cc
    216c:	20002f88 	.word	0x20002f88

00002170 <_close>:
	return -1;
}

extern int _close(int file)
{
	return -1;
    2170:	2001      	movs	r0, #1
}
    2172:	4240      	negs	r0, r0
    2174:	4770      	bx	lr
    2176:	46c0      	nop			; (mov r8, r8)

00002178 <_lseek>:
}

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
    2178:	2000      	movs	r0, #0
    217a:	4770      	bx	lr

0000217c <usart_serial_getchar>:
 * \param[out]    c       Destination for the read character.
 */
static inline void usart_serial_getchar(
		struct usart_module *const module,
		uint8_t *c)
{
    217c:	b570      	push	{r4, r5, r6, lr}
    217e:	b082      	sub	sp, #8
    2180:	1c05      	adds	r5, r0, #0
    2182:	1c0e      	adds	r6, r1, #0
	uint16_t temp = 0;
    2184:	2200      	movs	r2, #0
    2186:	466b      	mov	r3, sp
    2188:	80da      	strh	r2, [r3, #6]

	while(STATUS_OK != usart_read_wait(module, &temp));
    218a:	4c06      	ldr	r4, [pc, #24]	; (21a4 <usart_serial_getchar+0x28>)
    218c:	1c28      	adds	r0, r5, #0
    218e:	4669      	mov	r1, sp
    2190:	3106      	adds	r1, #6
    2192:	47a0      	blx	r4
    2194:	2800      	cmp	r0, #0
    2196:	d1f9      	bne.n	218c <usart_serial_getchar+0x10>

	*c = temp;
    2198:	466b      	mov	r3, sp
    219a:	3306      	adds	r3, #6
    219c:	881b      	ldrh	r3, [r3, #0]
    219e:	7033      	strb	r3, [r6, #0]
}
    21a0:	b002      	add	sp, #8
    21a2:	bd70      	pop	{r4, r5, r6, pc}
    21a4:	00001089 	.word	0x00001089

000021a8 <usart_serial_putchar>:
 * \return Status code
 */
static inline enum status_code usart_serial_putchar(
		struct usart_module *const module,
		uint8_t c)
{
    21a8:	b570      	push	{r4, r5, r6, lr}
    21aa:	1c06      	adds	r6, r0, #0
    21ac:	1c0d      	adds	r5, r1, #0
	while(STATUS_OK !=usart_write_wait(module, c));
    21ae:	4c03      	ldr	r4, [pc, #12]	; (21bc <usart_serial_putchar+0x14>)
    21b0:	1c30      	adds	r0, r6, #0
    21b2:	1c29      	adds	r1, r5, #0
    21b4:	47a0      	blx	r4
    21b6:	2800      	cmp	r0, #0
    21b8:	d1fa      	bne.n	21b0 <usart_serial_putchar+0x8>

	return STATUS_OK;
}
    21ba:	bd70      	pop	{r4, r5, r6, pc}
    21bc:	0000105d 	.word	0x0000105d

000021c0 <USART_HOST_ISR_VECT>:
#if SAMD || SAMR21
void USART_HOST_ISR_VECT(uint8_t instance)
#else
USART_HOST_ISR_VECT()
#endif
{
    21c0:	b510      	push	{r4, lr}
    21c2:	b082      	sub	sp, #8
static inline enum status_code usart_serial_read_packet(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
	return usart_read_buffer_wait(module, rx_data, length);
    21c4:	466c      	mov	r4, sp
    21c6:	3407      	adds	r4, #7
    21c8:	4812      	ldr	r0, [pc, #72]	; (2214 <USART_HOST_ISR_VECT+0x54>)
    21ca:	1c21      	adds	r1, r4, #0
    21cc:	2201      	movs	r2, #1
    21ce:	4b12      	ldr	r3, [pc, #72]	; (2218 <USART_HOST_ISR_VECT+0x58>)
    21d0:	4798      	blx	r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
    21d2:	b672      	cpsid	i
    21d4:	f3bf 8f5f 	dmb	sy
#else
	usart_serial_read_packet(USART_HOST, &temp, 1);
#endif

	/* Introducing critical section to avoid buffer corruption. */
	cpu_irq_disable();
    21d8:	2200      	movs	r2, #0
    21da:	4b10      	ldr	r3, [pc, #64]	; (221c <USART_HOST_ISR_VECT+0x5c>)
    21dc:	701a      	strb	r2, [r3, #0]

	/* The number of data in the receive buffer is incremented and the
	 * buffer is updated. */
	serial_rx_count++;
    21de:	4b10      	ldr	r3, [pc, #64]	; (2220 <USART_HOST_ISR_VECT+0x60>)
    21e0:	781a      	ldrb	r2, [r3, #0]
    21e2:	3201      	adds	r2, #1
    21e4:	701a      	strb	r2, [r3, #0]

	serial_rx_buf[serial_rx_buf_tail] = temp;
    21e6:	4b0f      	ldr	r3, [pc, #60]	; (2224 <USART_HOST_ISR_VECT+0x64>)
    21e8:	781b      	ldrb	r3, [r3, #0]
    21ea:	7821      	ldrb	r1, [r4, #0]
    21ec:	4a0e      	ldr	r2, [pc, #56]	; (2228 <USART_HOST_ISR_VECT+0x68>)
    21ee:	54d1      	strb	r1, [r2, r3]

	if ((SERIAL_RX_BUF_SIZE_HOST - 1) == serial_rx_buf_tail) {
    21f0:	2b9b      	cmp	r3, #155	; 0x9b
    21f2:	d103      	bne.n	21fc <USART_HOST_ISR_VECT+0x3c>
		/* Reached the end of buffer, revert back to beginning of
		 * buffer. */
		serial_rx_buf_tail = 0x00;
    21f4:	2200      	movs	r2, #0
    21f6:	4b0b      	ldr	r3, [pc, #44]	; (2224 <USART_HOST_ISR_VECT+0x64>)
    21f8:	701a      	strb	r2, [r3, #0]
    21fa:	e002      	b.n	2202 <USART_HOST_ISR_VECT+0x42>
	} else {
		serial_rx_buf_tail++;
    21fc:	3301      	adds	r3, #1
    21fe:	4a09      	ldr	r2, [pc, #36]	; (2224 <USART_HOST_ISR_VECT+0x64>)
    2200:	7013      	strb	r3, [r2, #0]
	}

	cpu_irq_enable();
    2202:	2201      	movs	r2, #1
    2204:	4b05      	ldr	r3, [pc, #20]	; (221c <USART_HOST_ISR_VECT+0x5c>)
    2206:	701a      	strb	r2, [r3, #0]
    2208:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
    220c:	b662      	cpsie	i
}
    220e:	b002      	add	sp, #8
    2210:	bd10      	pop	{r4, pc}
    2212:	46c0      	nop			; (mov r8, r8)
    2214:	20000170 	.word	0x20000170
    2218:	000011bd 	.word	0x000011bd
    221c:	20000008 	.word	0x20000008
    2220:	200001a5 	.word	0x200001a5
    2224:	200001a4 	.word	0x200001a4
    2228:	200000d4 	.word	0x200000d4

0000222c <sio2host_init>:
static uint8_t serial_rx_count;

/* === IMPLEMENTATION ====================================================== */

void sio2host_init(void)
{
    222c:	b5f0      	push	{r4, r5, r6, r7, lr}
    222e:	b091      	sub	sp, #68	; 0x44
{
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
    2230:	2380      	movs	r3, #128	; 0x80
    2232:	05db      	lsls	r3, r3, #23
    2234:	9300      	str	r3, [sp, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    2236:	2300      	movs	r3, #0
    2238:	9301      	str	r3, [sp, #4]
	config->parity           = USART_PARITY_NONE;
    223a:	22ff      	movs	r2, #255	; 0xff
    223c:	4668      	mov	r0, sp
    223e:	8102      	strh	r2, [r0, #8]
	config->stopbits         = USART_STOPBITS_1;
    2240:	2200      	movs	r2, #0
    2242:	7283      	strb	r3, [r0, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    2244:	72c3      	strb	r3, [r0, #11]
	config->baudrate         = 9600;
	config->receiver_enable  = true;
    2246:	2601      	movs	r6, #1
    2248:	2124      	movs	r1, #36	; 0x24
    224a:	5446      	strb	r6, [r0, r1]
	config->transmitter_enable = true;
    224c:	2125      	movs	r1, #37	; 0x25
    224e:	5446      	strb	r6, [r0, r1]
	config->clock_polarity_inverted = false;
    2250:	2126      	movs	r1, #38	; 0x26
    2252:	5443      	strb	r3, [r0, r1]
	config->use_external_clock = false;
    2254:	2127      	movs	r1, #39	; 0x27
    2256:	5443      	strb	r3, [r0, r1]
	config->ext_clock_freq   = 0;
    2258:	930a      	str	r3, [sp, #40]	; 0x28
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
	config->run_in_standby   = false;
    225a:	212c      	movs	r1, #44	; 0x2c
    225c:	5443      	strb	r3, [r0, r1]
	config->generator_source = GCLK_GENERATOR_0;
    225e:	212d      	movs	r1, #45	; 0x2d
    2260:	5443      	strb	r3, [r0, r1]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->pinmux_pad2      = PINMUX_DEFAULT;
	config->pinmux_pad3      = PINMUX_DEFAULT;
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
    2262:	9305      	str	r3, [sp, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
    2264:	8203      	strh	r3, [r0, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
    2266:	76c3      	strb	r3, [r0, #27]
#endif
#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification      = false;
    2268:	7602      	strb	r2, [r0, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable                = false;
    226a:	7702      	strb	r2, [r0, #28]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                      = false;
    226c:	7642      	strb	r2, [r0, #25]
	config->receive_pulse_length                        = 19;
    226e:	2313      	movs	r3, #19
    2270:	7683      	strb	r3, [r0, #26]
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable                  = false;
    2272:	7742      	strb	r2, [r0, #29]
#if SAMD || SAMR21
	struct usart_config host_uart_config;
	/* Configure USART for unit test output */
	usart_get_config_defaults(&host_uart_config);
	host_uart_config.mux_setting = HOST_SERCOM_MUX_SETTING;
    2274:	2380      	movs	r3, #128	; 0x80
    2276:	035b      	lsls	r3, r3, #13
    2278:	9303      	str	r3, [sp, #12]

	host_uart_config.pinmux_pad0 = HOST_SERCOM_PINMUX_PAD0;
    227a:	4b2c      	ldr	r3, [pc, #176]	; (232c <sio2host_init+0x100>)
    227c:	930c      	str	r3, [sp, #48]	; 0x30
	host_uart_config.pinmux_pad1 = HOST_SERCOM_PINMUX_PAD1;
    227e:	4b2c      	ldr	r3, [pc, #176]	; (2330 <sio2host_init+0x104>)
    2280:	930d      	str	r3, [sp, #52]	; 0x34
	host_uart_config.pinmux_pad2 = HOST_SERCOM_PINMUX_PAD2;
    2282:	2301      	movs	r3, #1
    2284:	425b      	negs	r3, r3
    2286:	930e      	str	r3, [sp, #56]	; 0x38
	host_uart_config.pinmux_pad3 = HOST_SERCOM_PINMUX_PAD3;
    2288:	930f      	str	r3, [sp, #60]	; 0x3c
	host_uart_config.baudrate    = USART_HOST_BAUDRATE;
    228a:	2396      	movs	r3, #150	; 0x96
    228c:	021b      	lsls	r3, r3, #8
    228e:	9308      	str	r3, [sp, #32]
static inline void stdio_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	stdio_base = (void *)module;
    2290:	4c28      	ldr	r4, [pc, #160]	; (2334 <sio2host_init+0x108>)
    2292:	4b29      	ldr	r3, [pc, #164]	; (2338 <sio2host_init+0x10c>)
    2294:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
    2296:	4a29      	ldr	r2, [pc, #164]	; (233c <sio2host_init+0x110>)
    2298:	4b29      	ldr	r3, [pc, #164]	; (2340 <sio2host_init+0x114>)
    229a:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
    229c:	4a29      	ldr	r2, [pc, #164]	; (2344 <sio2host_init+0x118>)
    229e:	4b2a      	ldr	r3, [pc, #168]	; (2348 <sio2host_init+0x11c>)
    22a0:	601a      	str	r2, [r3, #0]
static inline bool usart_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	if (usart_init(module, hw, config) == STATUS_OK) {
    22a2:	1c20      	adds	r0, r4, #0
    22a4:	4929      	ldr	r1, [pc, #164]	; (234c <sio2host_init+0x120>)
    22a6:	466a      	mov	r2, sp
    22a8:	4b29      	ldr	r3, [pc, #164]	; (2350 <sio2host_init+0x124>)
    22aa:	4798      	blx	r3

	usart_serial_init(module, hw, config);
# if defined(__GNUC__)
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
    22ac:	4f29      	ldr	r7, [pc, #164]	; (2354 <sio2host_init+0x128>)
    22ae:	683b      	ldr	r3, [r7, #0]
    22b0:	6898      	ldr	r0, [r3, #8]
    22b2:	2100      	movs	r1, #0
    22b4:	4d28      	ldr	r5, [pc, #160]	; (2358 <sio2host_init+0x12c>)
    22b6:	47a8      	blx	r5
	setbuf(stdin, NULL);
    22b8:	683b      	ldr	r3, [r7, #0]
    22ba:	6858      	ldr	r0, [r3, #4]
    22bc:	2100      	movs	r1, #0
    22be:	47a8      	blx	r5
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    22c0:	6825      	ldr	r5, [r4, #0]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    22c2:	1c28      	adds	r0, r5, #0
    22c4:	4b25      	ldr	r3, [pc, #148]	; (235c <sio2host_init+0x130>)
    22c6:	4798      	blx	r3
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    22c8:	231f      	movs	r3, #31
    22ca:	4018      	ands	r0, r3
    22cc:	4086      	lsls	r6, r0
    22ce:	4b24      	ldr	r3, [pc, #144]	; (2360 <sio2host_init+0x134>)
    22d0:	601e      	str	r6, [r3, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    22d2:	6822      	ldr	r2, [r4, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    22d4:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check. */
	Assert(module);

	while (usart_is_syncing(module)) {
    22d6:	2b00      	cmp	r3, #0
    22d8:	d1fc      	bne.n	22d4 <sio2host_init+0xa8>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    22da:	682a      	ldr	r2, [r5, #0]
    22dc:	2302      	movs	r3, #2
    22de:	4313      	orrs	r3, r2
    22e0:	602b      	str	r3, [r5, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    22e2:	4b14      	ldr	r3, [pc, #80]	; (2334 <sio2host_init+0x108>)
    22e4:	681b      	ldr	r3, [r3, #0]
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    22e6:	69da      	ldr	r2, [r3, #28]
		const struct usart_module *const module)
{
	/* Sanity check. */
	Assert(module);

	while (usart_is_syncing(module)) {
    22e8:	2a00      	cmp	r2, #0
    22ea:	d1fc      	bne.n	22e6 <sio2host_init+0xba>
			module->receiver_enabled = true;
			break;

		case USART_TRANSCEIVER_TX:
			/* Enable TX */
			usart_hw->CTRLB.reg |= SERCOM_USART_CTRLB_TXEN;
    22ec:	6859      	ldr	r1, [r3, #4]
    22ee:	2280      	movs	r2, #128	; 0x80
    22f0:	0252      	lsls	r2, r2, #9
    22f2:	430a      	orrs	r2, r1
    22f4:	605a      	str	r2, [r3, #4]
			module->transmitter_enabled = true;
    22f6:	2101      	movs	r1, #1
    22f8:	4a0e      	ldr	r2, [pc, #56]	; (2334 <sio2host_init+0x108>)
    22fa:	71d1      	strb	r1, [r2, #7]
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    22fc:	69da      	ldr	r2, [r3, #28]
		const struct usart_module *const module)
{
	/* Sanity check. */
	Assert(module);

	while (usart_is_syncing(module)) {
    22fe:	2a00      	cmp	r2, #0
    2300:	d1fc      	bne.n	22fc <sio2host_init+0xd0>
	_usart_wait_for_sync(module);

	switch (transceiver_type) {
		case USART_TRANSCEIVER_RX:
			/* Enable RX */
			usart_hw->CTRLB.reg |= SERCOM_USART_CTRLB_RXEN;
    2302:	6859      	ldr	r1, [r3, #4]
    2304:	2280      	movs	r2, #128	; 0x80
    2306:	0292      	lsls	r2, r2, #10
    2308:	430a      	orrs	r2, r1
    230a:	605a      	str	r2, [r3, #4]
			module->receiver_enabled = true;
    230c:	2201      	movs	r2, #1
    230e:	4b09      	ldr	r3, [pc, #36]	; (2334 <sio2host_init+0x108>)
    2310:	719a      	strb	r2, [r3, #6]
	usart_enable_transceiver(&host_uart_module, USART_TRANSCEIVER_TX);
	usart_enable_transceiver(&host_uart_module, USART_TRANSCEIVER_RX);
#else
	stdio_serial_init(USART_HOST, &usart_serial_options);
#endif
	USART_HOST_RX_ISR_ENABLE();
    2312:	2000      	movs	r0, #0
    2314:	4913      	ldr	r1, [pc, #76]	; (2364 <sio2host_init+0x138>)
    2316:	4b14      	ldr	r3, [pc, #80]	; (2368 <sio2host_init+0x13c>)
    2318:	4798      	blx	r3
    231a:	2204      	movs	r2, #4
    231c:	4b0b      	ldr	r3, [pc, #44]	; (234c <sio2host_init+0x120>)
    231e:	759a      	strb	r2, [r3, #22]
    2320:	2280      	movs	r2, #128	; 0x80
    2322:	0092      	lsls	r2, r2, #2
    2324:	4b0e      	ldr	r3, [pc, #56]	; (2360 <sio2host_init+0x134>)
    2326:	601a      	str	r2, [r3, #0]
}
    2328:	b011      	add	sp, #68	; 0x44
    232a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    232c:	00040003 	.word	0x00040003
    2330:	00050003 	.word	0x00050003
    2334:	20000170 	.word	0x20000170
    2338:	20000e7c 	.word	0x20000e7c
    233c:	000021a9 	.word	0x000021a9
    2340:	20000e78 	.word	0x20000e78
    2344:	0000217d 	.word	0x0000217d
    2348:	20000e74 	.word	0x20000e74
    234c:	42000800 	.word	0x42000800
    2350:	00000d55 	.word	0x00000d55
    2354:	2000006c 	.word	0x2000006c
    2358:	00005841 	.word	0x00005841
    235c:	0000094d 	.word	0x0000094d
    2360:	e000e100 	.word	0xe000e100
    2364:	000021c1 	.word	0x000021c1
    2368:	00000911 	.word	0x00000911

0000236c <sio2host_tx>:

uint8_t sio2host_tx(uint8_t *data, uint8_t length)
{
    236c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    236e:	1c07      	adds	r7, r0, #0
    2370:	1c0c      	adds	r4, r1, #0
static inline enum status_code usart_serial_write_packet(
		struct usart_module *const module,
		const uint8_t *tx_data,
		uint16_t length)
{
	return usart_write_buffer_wait(module, tx_data, length);
    2372:	4e05      	ldr	r6, [pc, #20]	; (2388 <sio2host_tx+0x1c>)
    2374:	4d05      	ldr	r5, [pc, #20]	; (238c <sio2host_tx+0x20>)
    2376:	1c30      	adds	r0, r6, #0
    2378:	1c39      	adds	r1, r7, #0
    237a:	1c22      	adds	r2, r4, #0
    237c:	47a8      	blx	r5
#else
		status = usart_serial_write_packet(USART_HOST,
				(const uint8_t *)data,
				length);
#endif
	} while (status != STATUS_OK);
    237e:	2800      	cmp	r0, #0
    2380:	d1f9      	bne.n	2376 <sio2host_tx+0xa>
	return length;
}
    2382:	1c20      	adds	r0, r4, #0
    2384:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    2386:	46c0      	nop			; (mov r8, r8)
    2388:	20000170 	.word	0x20000170
    238c:	00001101 	.word	0x00001101

00002390 <sio2host_rx>:

uint8_t sio2host_rx(uint8_t *data, uint8_t max_length)
{
    2390:	b5f0      	push	{r4, r5, r6, r7, lr}
    2392:	1c03      	adds	r3, r0, #0
	uint8_t data_received = 0;
	if (0 == serial_rx_count) {
    2394:	4a1b      	ldr	r2, [pc, #108]	; (2404 <sio2host_rx+0x74>)
    2396:	7812      	ldrb	r2, [r2, #0]
		return 0;
    2398:	2000      	movs	r0, #0
}

uint8_t sio2host_rx(uint8_t *data, uint8_t max_length)
{
	uint8_t data_received = 0;
	if (0 == serial_rx_count) {
    239a:	2a00      	cmp	r2, #0
    239c:	d030      	beq.n	2400 <sio2host_rx+0x70>
		return 0;
	}

	if (SERIAL_RX_BUF_SIZE_HOST <= serial_rx_count) {
    239e:	2a9b      	cmp	r2, #155	; 0x9b
    23a0:	d913      	bls.n	23ca <sio2host_rx+0x3a>
		/*
		 * Bytes between head and tail are overwritten by new data.
		 * The oldest data in buffer is the one to which the tail is
		 * pointing. So reading operation should start from the tail.
		 */
		serial_rx_buf_head = serial_rx_buf_tail;
    23a2:	4a19      	ldr	r2, [pc, #100]	; (2408 <sio2host_rx+0x78>)
    23a4:	7810      	ldrb	r0, [r2, #0]
    23a6:	4a19      	ldr	r2, [pc, #100]	; (240c <sio2host_rx+0x7c>)
    23a8:	7010      	strb	r0, [r2, #0]
		/*
		 * This is a buffer overflow case. But still only the number of
		 * bytes equivalent to
		 * full buffer size are useful.
		 */
		serial_rx_count = SERIAL_RX_BUF_SIZE_HOST;
    23aa:	209c      	movs	r0, #156	; 0x9c
    23ac:	4a15      	ldr	r2, [pc, #84]	; (2404 <sio2host_rx+0x74>)
    23ae:	7010      	strb	r0, [r2, #0]

		/* Bytes received is more than or equal to buffer. */
		if (SERIAL_RX_BUF_SIZE_HOST <= max_length) {
    23b0:	299b      	cmp	r1, #155	; 0x9b
    23b2:	d90f      	bls.n	23d4 <sio2host_rx+0x44>
			 * Requested receive length (max_length) is more than
			 * the
			 * max size of receive buffer, but at max the full
			 * buffer can be read.
			 */
			max_length = SERIAL_RX_BUF_SIZE_HOST;
    23b4:	219c      	movs	r1, #156	; 0x9c
    23b6:	4a15      	ldr	r2, [pc, #84]	; (240c <sio2host_rx+0x7c>)
    23b8:	7812      	ldrb	r2, [r2, #0]
    23ba:	4812      	ldr	r0, [pc, #72]	; (2404 <sio2host_rx+0x74>)
    23bc:	7807      	ldrb	r7, [r0, #0]
    23be:	1e4d      	subs	r5, r1, #1
    23c0:	b2ed      	uxtb	r5, r5
    23c2:	3501      	adds	r5, #1
    23c4:	195d      	adds	r5, r3, r5
	}

	data_received = max_length;
	while (max_length > 0) {
		/* Start to copy from head. */
		*data = serial_rx_buf[serial_rx_buf_head];
    23c6:	4c12      	ldr	r4, [pc, #72]	; (2410 <sio2host_rx+0x80>)
    23c8:	e007      	b.n	23da <sio2host_rx+0x4a>
    23ca:	1c08      	adds	r0, r1, #0
    23cc:	4291      	cmp	r1, r2
    23ce:	d900      	bls.n	23d2 <sio2host_rx+0x42>
    23d0:	1c10      	adds	r0, r2, #0
    23d2:	b2c1      	uxtb	r1, r0
			max_length = serial_rx_count;
		}
	}

	data_received = max_length;
	while (max_length > 0) {
    23d4:	1e08      	subs	r0, r1, #0
    23d6:	d013      	beq.n	2400 <sio2host_rx+0x70>
    23d8:	e7ed      	b.n	23b6 <sio2host_rx+0x26>
		/* Start to copy from head. */
		*data = serial_rx_buf[serial_rx_buf_head];
    23da:	5ca0      	ldrb	r0, [r4, r2]
    23dc:	7018      	strb	r0, [r3, #0]
		serial_rx_buf_head++;
    23de:	3201      	adds	r2, #1
    23e0:	b2d0      	uxtb	r0, r2
		serial_rx_count--;
		data++;
    23e2:	3301      	adds	r3, #1
		max_length--;
		if ((SERIAL_RX_BUF_SIZE_HOST) == serial_rx_buf_head) {
			serial_rx_buf_head = 0;
    23e4:	1c02      	adds	r2, r0, #0
    23e6:	3a9c      	subs	r2, #156	; 0x9c
    23e8:	1e56      	subs	r6, r2, #1
    23ea:	41b2      	sbcs	r2, r6
    23ec:	4252      	negs	r2, r2
    23ee:	4002      	ands	r2, r0
			max_length = serial_rx_count;
		}
	}

	data_received = max_length;
	while (max_length > 0) {
    23f0:	42ab      	cmp	r3, r5
    23f2:	d1f2      	bne.n	23da <sio2host_rx+0x4a>
    23f4:	4b05      	ldr	r3, [pc, #20]	; (240c <sio2host_rx+0x7c>)
    23f6:	701a      	strb	r2, [r3, #0]
    23f8:	1a7a      	subs	r2, r7, r1
    23fa:	4b02      	ldr	r3, [pc, #8]	; (2404 <sio2host_rx+0x74>)
    23fc:	701a      	strb	r2, [r3, #0]
    23fe:	1c08      	adds	r0, r1, #0
		if ((SERIAL_RX_BUF_SIZE_HOST) == serial_rx_buf_head) {
			serial_rx_buf_head = 0;
		}
	}
	return data_received;
}
    2400:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2402:	46c0      	nop			; (mov r8, r8)
    2404:	200001a5 	.word	0x200001a5
    2408:	200001a4 	.word	0x200001a4
    240c:	200000d0 	.word	0x200000d0
    2410:	200000d4 	.word	0x200000d4

00002414 <sio2host_putchar>:
	}
	return c;
}

void sio2host_putchar(uint8_t ch)
{
    2414:	b500      	push	{lr}
    2416:	b083      	sub	sp, #12
    2418:	466b      	mov	r3, sp
    241a:	71d8      	strb	r0, [r3, #7]
    241c:	3307      	adds	r3, #7
	sio2host_tx(&ch, 1);
    241e:	1c18      	adds	r0, r3, #0
    2420:	2101      	movs	r1, #1
    2422:	4b02      	ldr	r3, [pc, #8]	; (242c <sio2host_putchar+0x18>)
    2424:	4798      	blx	r3
}
    2426:	b003      	add	sp, #12
    2428:	bd00      	pop	{pc}
    242a:	46c0      	nop			; (mov r8, r8)
    242c:	0000236d 	.word	0x0000236d

00002430 <appCmdIdentifyPeriodTimerHandler>:
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Toggle pin output level */
	port_base->OUTTGL.reg = pin_mask;
    2430:	2280      	movs	r2, #128	; 0x80
    2432:	0312      	lsls	r2, r2, #12
    2434:	4b01      	ldr	r3, [pc, #4]	; (243c <appCmdIdentifyPeriodTimerHandler+0xc>)
    2436:	61da      	str	r2, [r3, #28]
{
#if (LED_COUNT > 0)
	LED_Toggle(LED_IDENTIFY);
#endif
	(void)timer;
}
    2438:	4770      	bx	lr
    243a:	46c0      	nop			; (mov r8, r8)
    243c:	41004400 	.word	0x41004400

00002440 <appCmdHandle>:
}

/*************************************************************************//**
*****************************************************************************/
static bool appCmdHandle(uint8_t *data, uint8_t size)
{
    2440:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2442:	1c04      	adds	r4, r0, #0
	AppCmdHeader_t *header = (AppCmdHeader_t *)data;

	if (size < sizeof(AppCmdHeader_t)) {
		return false;
    2444:	2000      	movs	r0, #0
*****************************************************************************/
static bool appCmdHandle(uint8_t *data, uint8_t size)
{
	AppCmdHeader_t *header = (AppCmdHeader_t *)data;

	if (size < sizeof(AppCmdHeader_t)) {
    2446:	2900      	cmp	r1, #0
    2448:	d029      	beq.n	249e <appCmdHandle+0x5e>
		return false;
	}

	if (APP_COMMAND_ID_IDENTIFY == header->id) {
    244a:	7822      	ldrb	r2, [r4, #0]
    244c:	2a10      	cmp	r2, #16
    244e:	d126      	bne.n	249e <appCmdHandle+0x5e>
		AppCmdIdentify_t *req = (AppCmdIdentify_t *)data;

		if (sizeof(AppCmdIdentify_t) != size) {
    2450:	2905      	cmp	r1, #5
    2452:	d124      	bne.n	249e <appCmdHandle+0x5e>
			return false;
		}

		SYS_TimerStop(&appCmdIdentifyDurationTimer);
    2454:	4e12      	ldr	r6, [pc, #72]	; (24a0 <appCmdHandle+0x60>)
    2456:	1c30      	adds	r0, r6, #0
    2458:	4f12      	ldr	r7, [pc, #72]	; (24a4 <appCmdHandle+0x64>)
    245a:	47b8      	blx	r7
		SYS_TimerStop(&appCmdIdentifyPeriodTimer);
    245c:	4d12      	ldr	r5, [pc, #72]	; (24a8 <appCmdHandle+0x68>)
    245e:	1c28      	adds	r0, r5, #0
    2460:	47b8      	blx	r7

		appCmdIdentifyDurationTimer.interval = req->duration;
    2462:	7862      	ldrb	r2, [r4, #1]
    2464:	78a3      	ldrb	r3, [r4, #2]
    2466:	021b      	lsls	r3, r3, #8
    2468:	4313      	orrs	r3, r2
    246a:	60b3      	str	r3, [r6, #8]
		appCmdIdentifyDurationTimer.mode = SYS_TIMER_INTERVAL_MODE;
    246c:	2300      	movs	r3, #0
    246e:	7333      	strb	r3, [r6, #12]
		appCmdIdentifyDurationTimer.handler
			= appCmdIdentifyDurationTimerHandler;
    2470:	4b0e      	ldr	r3, [pc, #56]	; (24ac <appCmdHandle+0x6c>)
    2472:	6133      	str	r3, [r6, #16]
		SYS_TimerStart(&appCmdIdentifyDurationTimer);
    2474:	1c30      	adds	r0, r6, #0
    2476:	4e0e      	ldr	r6, [pc, #56]	; (24b0 <appCmdHandle+0x70>)
    2478:	47b0      	blx	r6

		appCmdIdentifyPeriodTimer.interval = req->period;
    247a:	78e2      	ldrb	r2, [r4, #3]
    247c:	7923      	ldrb	r3, [r4, #4]
    247e:	021b      	lsls	r3, r3, #8
    2480:	4313      	orrs	r3, r2
    2482:	60ab      	str	r3, [r5, #8]
		appCmdIdentifyPeriodTimer.mode = SYS_TIMER_PERIODIC_MODE;
    2484:	2301      	movs	r3, #1
    2486:	732b      	strb	r3, [r5, #12]
		appCmdIdentifyPeriodTimer.handler
			= appCmdIdentifyPeriodTimerHandler;
    2488:	4b0a      	ldr	r3, [pc, #40]	; (24b4 <appCmdHandle+0x74>)
    248a:	612b      	str	r3, [r5, #16]
		SYS_TimerStart(&appCmdIdentifyPeriodTimer);
    248c:	1c28      	adds	r0, r5, #0
    248e:	47b0      	blx	r6

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    2490:	2280      	movs	r2, #128	; 0x80
    2492:	0312      	lsls	r2, r2, #12
    2494:	4b08      	ldr	r3, [pc, #32]	; (24b8 <appCmdHandle+0x78>)
    2496:	615a      	str	r2, [r3, #20]
#if (LED_COUNT > 0)
		LED_On(LED_IDENTIFY);
#endif
		NWK_Lock();
    2498:	4b08      	ldr	r3, [pc, #32]	; (24bc <appCmdHandle+0x7c>)
    249a:	4798      	blx	r3

		return true;
    249c:	2001      	movs	r0, #1
	}

	return false;
}
    249e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    24a0:	200001b0 	.word	0x200001b0
    24a4:	00004591 	.word	0x00004591
    24a8:	200001f4 	.word	0x200001f4
    24ac:	00002549 	.word	0x00002549
    24b0:	00004605 	.word	0x00004605
    24b4:	00002431 	.word	0x00002431
    24b8:	41004400 	.word	0x41004400
    24bc:	00002b99 	.word	0x00002b99

000024c0 <appCmdDataInd>:
}

/*************************************************************************//**
*****************************************************************************/
static bool appCmdDataInd(NWK_DataInd_t *ind)
{
    24c0:	b508      	push	{r3, lr}
    24c2:	1c03      	adds	r3, r0, #0
	return appCmdHandle(ind->data, ind->size);
    24c4:	6880      	ldr	r0, [r0, #8]
    24c6:	7b19      	ldrb	r1, [r3, #12]
    24c8:	4b01      	ldr	r3, [pc, #4]	; (24d0 <appCmdDataInd+0x10>)
    24ca:	4798      	blx	r3
}
    24cc:	bd08      	pop	{r3, pc}
    24ce:	46c0      	nop			; (mov r8, r8)
    24d0:	00002441 	.word	0x00002441

000024d4 <appCmdCheckPendingTable>:
}

/*************************************************************************//**
*****************************************************************************/
static void appCmdCheckPendingTable(void)
{
    24d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if (appCmdInProgress) {
    24d6:	4b0f      	ldr	r3, [pc, #60]	; (2514 <appCmdCheckPendingTable+0x40>)
    24d8:	681b      	ldr	r3, [r3, #0]
    24da:	2b00      	cmp	r3, #0
    24dc:	d119      	bne.n	2512 <appCmdCheckPendingTable+0x3e>
    24de:	4f0e      	ldr	r7, [pc, #56]	; (2518 <appCmdCheckPendingTable+0x44>)
    24e0:	1cfc      	adds	r4, r7, #3
    24e2:	3730      	adds	r7, #48	; 0x30

/*************************************************************************//**
*****************************************************************************/
static void appCmdDataRequest(AppCmdPendingTableEntry_t *entry)
{
	appCmdInProgress = entry;
    24e4:	4e0b      	ldr	r6, [pc, #44]	; (2514 <appCmdCheckPendingTable+0x40>)

	appCmdDataReq.dstAddr = entry->addr;
    24e6:	4d0d      	ldr	r5, [pc, #52]	; (251c <appCmdCheckPendingTable+0x48>)
	if (appCmdInProgress) {
		return;
	}

	for (uint8_t i = 0; i < APP_CMD_PENDING_TABLE_SIZE; i++) {
		if (appCmdPendingTable[i].ready) {
    24e8:	7823      	ldrb	r3, [r4, #0]
    24ea:	2b00      	cmp	r3, #0
    24ec:	d00e      	beq.n	250c <appCmdCheckPendingTable+0x38>
    24ee:	1ee3      	subs	r3, r4, #3

/*************************************************************************//**
*****************************************************************************/
static void appCmdDataRequest(AppCmdPendingTableEntry_t *entry)
{
	appCmdInProgress = entry;
    24f0:	6033      	str	r3, [r6, #0]

	appCmdDataReq.dstAddr = entry->addr;
    24f2:	781a      	ldrb	r2, [r3, #0]
    24f4:	785b      	ldrb	r3, [r3, #1]
    24f6:	021b      	lsls	r3, r3, #8
    24f8:	4313      	orrs	r3, r2
    24fa:	816b      	strh	r3, [r5, #10]
    24fc:	1c63      	adds	r3, r4, #1
	appCmdDataReq.data = &entry->payload;
    24fe:	612b      	str	r3, [r5, #16]
    2500:	1e63      	subs	r3, r4, #1
	appCmdDataReq.size = entry->size;
    2502:	781b      	ldrb	r3, [r3, #0]
    2504:	752b      	strb	r3, [r5, #20]
	NWK_DataReq(&appCmdDataReq);
    2506:	1c28      	adds	r0, r5, #0
    2508:	4b05      	ldr	r3, [pc, #20]	; (2520 <appCmdCheckPendingTable+0x4c>)
    250a:	4798      	blx	r3
    250c:	3409      	adds	r4, #9
{
	if (appCmdInProgress) {
		return;
	}

	for (uint8_t i = 0; i < APP_CMD_PENDING_TABLE_SIZE; i++) {
    250e:	42bc      	cmp	r4, r7
    2510:	d1ea      	bne.n	24e8 <appCmdCheckPendingTable+0x14>
		if (appCmdPendingTable[i].ready) {
			appCmdDataRequest(&appCmdPendingTable[i]);
		}
	}
}
    2512:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    2514:	200001a8 	.word	0x200001a8
    2518:	2000020c 	.word	0x2000020c
    251c:	200001d4 	.word	0x200001d4
    2520:	00002c29 	.word	0x00002c29

00002524 <appCmdDataConf>:
}

/*************************************************************************//**
*****************************************************************************/
static void appCmdDataConf(NWK_DataReq_t *req)
{
    2524:	b508      	push	{r3, lr}
	appCmdInProgress->addr = APP_CMD_INVALID_ADDR;
    2526:	4a06      	ldr	r2, [pc, #24]	; (2540 <appCmdDataConf+0x1c>)
    2528:	6813      	ldr	r3, [r2, #0]
    252a:	2101      	movs	r1, #1
    252c:	4249      	negs	r1, r1
    252e:	7019      	strb	r1, [r3, #0]
    2530:	7059      	strb	r1, [r3, #1]
	appCmdInProgress->ready = false;
    2532:	2100      	movs	r1, #0
    2534:	70d9      	strb	r1, [r3, #3]
	appCmdInProgress = NULL;
    2536:	6011      	str	r1, [r2, #0]

	appCmdCheckPendingTable();
    2538:	4b02      	ldr	r3, [pc, #8]	; (2544 <appCmdDataConf+0x20>)
    253a:	4798      	blx	r3

	(void)req;
}
    253c:	bd08      	pop	{r3, pc}
    253e:	46c0      	nop			; (mov r8, r8)
    2540:	200001a8 	.word	0x200001a8
    2544:	000024d5 	.word	0x000024d5

00002548 <appCmdIdentifyDurationTimerHandler>:
}

/*************************************************************************//**
*****************************************************************************/
static void appCmdIdentifyDurationTimerHandler(SYS_Timer_t *timer)
{
    2548:	b508      	push	{r3, lr}
	NWK_Unlock();
    254a:	4b05      	ldr	r3, [pc, #20]	; (2560 <appCmdIdentifyDurationTimerHandler+0x18>)
    254c:	4798      	blx	r3
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    254e:	2280      	movs	r2, #128	; 0x80
    2550:	0312      	lsls	r2, r2, #12
    2552:	4b04      	ldr	r3, [pc, #16]	; (2564 <appCmdIdentifyDurationTimerHandler+0x1c>)
    2554:	619a      	str	r2, [r3, #24]
#if (LED_COUNT > 0)
	LED_Off(LED_IDENTIFY);
#endif
	SYS_TimerStop(&appCmdIdentifyPeriodTimer);
    2556:	4804      	ldr	r0, [pc, #16]	; (2568 <appCmdIdentifyDurationTimerHandler+0x20>)
    2558:	4b04      	ldr	r3, [pc, #16]	; (256c <appCmdIdentifyDurationTimerHandler+0x24>)
    255a:	4798      	blx	r3
	(void)timer;
}
    255c:	bd08      	pop	{r3, pc}
    255e:	46c0      	nop			; (mov r8, r8)
    2560:	00002ba9 	.word	0x00002ba9
    2564:	41004400 	.word	0x41004400
    2568:	200001f4 	.word	0x200001f4
    256c:	00004591 	.word	0x00004591

00002570 <APP_CommandsInit>:
/*- Implementations --------------------------------------------------------*/

/*************************************************************************//**
*****************************************************************************/
void APP_CommandsInit(void)
{
    2570:	b510      	push	{r4, lr}
	appCmdIdentifyDurationTimer.mode = SYS_TIMER_INTERVAL_MODE;
    2572:	4b13      	ldr	r3, [pc, #76]	; (25c0 <APP_CommandsInit+0x50>)
    2574:	2200      	movs	r2, #0
    2576:	731a      	strb	r2, [r3, #12]
	appCmdIdentifyDurationTimer.handler
		= appCmdIdentifyDurationTimerHandler;
    2578:	4912      	ldr	r1, [pc, #72]	; (25c4 <APP_CommandsInit+0x54>)
    257a:	6119      	str	r1, [r3, #16]

	appCmdIdentifyPeriodTimer.mode = SYS_TIMER_PERIODIC_MODE;
    257c:	4b12      	ldr	r3, [pc, #72]	; (25c8 <APP_CommandsInit+0x58>)
    257e:	2101      	movs	r1, #1
    2580:	7319      	strb	r1, [r3, #12]
	appCmdIdentifyPeriodTimer.handler = appCmdIdentifyPeriodTimerHandler;
    2582:	4912      	ldr	r1, [pc, #72]	; (25cc <APP_CommandsInit+0x5c>)
    2584:	6119      	str	r1, [r3, #16]

	appCmdInProgress = NULL;
    2586:	4b12      	ldr	r3, [pc, #72]	; (25d0 <APP_CommandsInit+0x60>)
    2588:	601a      	str	r2, [r3, #0]
	appCmdDataReq.dstAddr = 0;
    258a:	4b12      	ldr	r3, [pc, #72]	; (25d4 <APP_CommandsInit+0x64>)
    258c:	815a      	strh	r2, [r3, #10]
	appCmdDataReq.dstEndpoint = APP_CMD_ENDPOINT;
    258e:	2202      	movs	r2, #2
    2590:	731a      	strb	r2, [r3, #12]
	appCmdDataReq.srcEndpoint = APP_CMD_ENDPOINT;
    2592:	735a      	strb	r2, [r3, #13]
	appCmdDataReq.options = NWK_OPT_ENABLE_SECURITY;
    2594:	739a      	strb	r2, [r3, #14]
	appCmdDataReq.confirm = appCmdDataConf;
    2596:	4a10      	ldr	r2, [pc, #64]	; (25d8 <APP_CommandsInit+0x68>)
    2598:	619a      	str	r2, [r3, #24]
    259a:	2300      	movs	r3, #0

	for (uint8_t i = 0; i < APP_CMD_PENDING_TABLE_SIZE; i++) {
		appCmdPendingTable[i].addr = APP_CMD_INVALID_ADDR;
    259c:	480f      	ldr	r0, [pc, #60]	; (25dc <APP_CommandsInit+0x6c>)
    259e:	2101      	movs	r1, #1
    25a0:	4249      	negs	r1, r1
		appCmdPendingTable[i].ready = false;
    25a2:	2400      	movs	r4, #0
	appCmdDataReq.srcEndpoint = APP_CMD_ENDPOINT;
	appCmdDataReq.options = NWK_OPT_ENABLE_SECURITY;
	appCmdDataReq.confirm = appCmdDataConf;

	for (uint8_t i = 0; i < APP_CMD_PENDING_TABLE_SIZE; i++) {
		appCmdPendingTable[i].addr = APP_CMD_INVALID_ADDR;
    25a4:	00da      	lsls	r2, r3, #3
    25a6:	18d2      	adds	r2, r2, r3
    25a8:	5411      	strb	r1, [r2, r0]
    25aa:	1882      	adds	r2, r0, r2
    25ac:	7051      	strb	r1, [r2, #1]
		appCmdPendingTable[i].ready = false;
    25ae:	70d4      	strb	r4, [r2, #3]
    25b0:	3301      	adds	r3, #1
	appCmdDataReq.dstEndpoint = APP_CMD_ENDPOINT;
	appCmdDataReq.srcEndpoint = APP_CMD_ENDPOINT;
	appCmdDataReq.options = NWK_OPT_ENABLE_SECURITY;
	appCmdDataReq.confirm = appCmdDataConf;

	for (uint8_t i = 0; i < APP_CMD_PENDING_TABLE_SIZE; i++) {
    25b2:	2b05      	cmp	r3, #5
    25b4:	d1f6      	bne.n	25a4 <APP_CommandsInit+0x34>
		appCmdPendingTable[i].addr = APP_CMD_INVALID_ADDR;
		appCmdPendingTable[i].ready = false;
	}

	NWK_OpenEndpoint(APP_CMD_ENDPOINT, appCmdDataInd);
    25b6:	2002      	movs	r0, #2
    25b8:	4909      	ldr	r1, [pc, #36]	; (25e0 <APP_CommandsInit+0x70>)
    25ba:	4b0a      	ldr	r3, [pc, #40]	; (25e4 <APP_CommandsInit+0x74>)
    25bc:	4798      	blx	r3
}
    25be:	bd10      	pop	{r4, pc}
    25c0:	200001b0 	.word	0x200001b0
    25c4:	00002549 	.word	0x00002549
    25c8:	200001f4 	.word	0x200001f4
    25cc:	00002431 	.word	0x00002431
    25d0:	200001a8 	.word	0x200001a8
    25d4:	200001d4 	.word	0x200001d4
    25d8:	00002525 	.word	0x00002525
    25dc:	2000020c 	.word	0x2000020c
    25e0:	000024c1 	.word	0x000024c1
    25e4:	00002b89 	.word	0x00002b89

000025e8 <APP_CommandsPending>:

/*************************************************************************//**
*****************************************************************************/
bool APP_CommandsPending(uint16_t addr)
{
    25e8:	b508      	push	{r3, lr}
    25ea:	1c03      	adds	r3, r0, #0
	for (uint8_t i = 1; i < APP_CMD_PENDING_TABLE_SIZE; i++) {
		if (addr == appCmdPendingTable[i].addr) {
    25ec:	4a13      	ldr	r2, [pc, #76]	; (263c <APP_CommandsPending+0x54>)
    25ee:	6892      	ldr	r2, [r2, #8]
    25f0:	0212      	lsls	r2, r2, #8
    25f2:	0c12      	lsrs	r2, r2, #16
    25f4:	4282      	cmp	r2, r0
    25f6:	d015      	beq.n	2624 <APP_CommandsPending+0x3c>
    25f8:	4a10      	ldr	r2, [pc, #64]	; (263c <APP_CommandsPending+0x54>)
    25fa:	8a52      	ldrh	r2, [r2, #18]
    25fc:	4282      	cmp	r2, r0
    25fe:	d00d      	beq.n	261c <APP_CommandsPending+0x34>
    2600:	4a0e      	ldr	r2, [pc, #56]	; (263c <APP_CommandsPending+0x54>)
    2602:	7ed1      	ldrb	r1, [r2, #27]
    2604:	7f12      	ldrb	r2, [r2, #28]
    2606:	0212      	lsls	r2, r2, #8
    2608:	430a      	orrs	r2, r1
    260a:	4282      	cmp	r2, r0
    260c:	d008      	beq.n	2620 <APP_CommandsPending+0x38>
    260e:	4a0b      	ldr	r2, [pc, #44]	; (263c <APP_CommandsPending+0x54>)
    2610:	8c92      	ldrh	r2, [r2, #36]	; 0x24
			appCmdCheckPendingTable();
			return true;
		}
	}

	return false;
    2612:	2000      	movs	r0, #0
/*************************************************************************//**
*****************************************************************************/
bool APP_CommandsPending(uint16_t addr)
{
	for (uint8_t i = 1; i < APP_CMD_PENDING_TABLE_SIZE; i++) {
		if (addr == appCmdPendingTable[i].addr) {
    2614:	429a      	cmp	r2, r3
    2616:	d10f      	bne.n	2638 <APP_CommandsPending+0x50>
    2618:	2304      	movs	r3, #4
    261a:	e004      	b.n	2626 <APP_CommandsPending+0x3e>
    261c:	2302      	movs	r3, #2
    261e:	e002      	b.n	2626 <APP_CommandsPending+0x3e>
    2620:	2303      	movs	r3, #3
    2622:	e000      	b.n	2626 <APP_CommandsPending+0x3e>
    2624:	2301      	movs	r3, #1
			appCmdPendingTable[i].ready = true;
    2626:	00da      	lsls	r2, r3, #3
    2628:	18d3      	adds	r3, r2, r3
    262a:	4a04      	ldr	r2, [pc, #16]	; (263c <APP_CommandsPending+0x54>)
    262c:	18d3      	adds	r3, r2, r3
    262e:	2201      	movs	r2, #1
    2630:	70da      	strb	r2, [r3, #3]
			appCmdCheckPendingTable();
    2632:	4b03      	ldr	r3, [pc, #12]	; (2640 <APP_CommandsPending+0x58>)
    2634:	4798      	blx	r3
			return true;
    2636:	2001      	movs	r0, #1
		}
	}

	return false;
}
    2638:	bd08      	pop	{r3, pc}
    263a:	46c0      	nop			; (mov r8, r8)
    263c:	2000020c 	.word	0x2000020c
    2640:	000024d5 	.word	0x000024d5

00002644 <APP_CommandsByteReceived>:

/*************************************************************************//**
*****************************************************************************/
void APP_CommandsByteReceived(uint8_t byte)
{
    2644:	b500      	push	{lr}
    2646:	b083      	sub	sp, #12
	switch (appCmdUartState) {
    2648:	4b65      	ldr	r3, [pc, #404]	; (27e0 <APP_CommandsByteReceived+0x19c>)
    264a:	781a      	ldrb	r2, [r3, #0]
    264c:	2a04      	cmp	r2, #4
    264e:	d900      	bls.n	2652 <APP_CommandsByteReceived+0xe>
    2650:	e0c4      	b.n	27dc <APP_CommandsByteReceived+0x198>
    2652:	0093      	lsls	r3, r2, #2
    2654:	4a63      	ldr	r2, [pc, #396]	; (27e4 <APP_CommandsByteReceived+0x1a0>)
    2656:	58d3      	ldr	r3, [r2, r3]
    2658:	469f      	mov	pc, r3
	case APP_CMD_UART_STATE_IDLE:
	{
		if (0x10 == byte) {
    265a:	2810      	cmp	r0, #16
    265c:	d000      	beq.n	2660 <APP_CommandsByteReceived+0x1c>
    265e:	e0bd      	b.n	27dc <APP_CommandsByteReceived+0x198>
			appCmdUartPtr = 0;
    2660:	2200      	movs	r2, #0
    2662:	4b61      	ldr	r3, [pc, #388]	; (27e8 <APP_CommandsByteReceived+0x1a4>)
    2664:	701a      	strb	r2, [r3, #0]
			appCmdUartCsum = byte;
    2666:	2210      	movs	r2, #16
    2668:	4b60      	ldr	r3, [pc, #384]	; (27ec <APP_CommandsByteReceived+0x1a8>)
    266a:	701a      	strb	r2, [r3, #0]
			appCmdUartState = APP_CMD_UART_STATE_SYNC;
    266c:	2201      	movs	r2, #1
    266e:	4b5c      	ldr	r3, [pc, #368]	; (27e0 <APP_CommandsByteReceived+0x19c>)
    2670:	701a      	strb	r2, [r3, #0]
    2672:	e0b3      	b.n	27dc <APP_CommandsByteReceived+0x198>
	}
	break;

	case APP_CMD_UART_STATE_SYNC:
	{
		appCmdUartCsum += byte;
    2674:	4b5d      	ldr	r3, [pc, #372]	; (27ec <APP_CommandsByteReceived+0x1a8>)
    2676:	781a      	ldrb	r2, [r3, #0]
    2678:	1882      	adds	r2, r0, r2
    267a:	701a      	strb	r2, [r3, #0]

		if (0x02 == byte) {
    267c:	2802      	cmp	r0, #2
    267e:	d103      	bne.n	2688 <APP_CommandsByteReceived+0x44>
			appCmdUartState = APP_CMD_UART_STATE_DATA;
    2680:	2202      	movs	r2, #2
    2682:	4b57      	ldr	r3, [pc, #348]	; (27e0 <APP_CommandsByteReceived+0x19c>)
    2684:	701a      	strb	r2, [r3, #0]
    2686:	e0a9      	b.n	27dc <APP_CommandsByteReceived+0x198>
		} else {
			appCmdUartState = APP_CMD_UART_STATE_IDLE;
    2688:	2200      	movs	r2, #0
    268a:	4b55      	ldr	r3, [pc, #340]	; (27e0 <APP_CommandsByteReceived+0x19c>)
    268c:	701a      	strb	r2, [r3, #0]
    268e:	e0a5      	b.n	27dc <APP_CommandsByteReceived+0x198>
	}
	break;

	case APP_CMD_UART_STATE_DATA:
	{
		appCmdUartCsum += byte;
    2690:	4b56      	ldr	r3, [pc, #344]	; (27ec <APP_CommandsByteReceived+0x1a8>)
    2692:	781a      	ldrb	r2, [r3, #0]
    2694:	1882      	adds	r2, r0, r2
    2696:	701a      	strb	r2, [r3, #0]

		if (0x10 == byte) {
    2698:	2810      	cmp	r0, #16
    269a:	d103      	bne.n	26a4 <APP_CommandsByteReceived+0x60>
			appCmdUartState = APP_CMD_UART_STATE_MARK;
    269c:	2203      	movs	r2, #3
    269e:	4b50      	ldr	r3, [pc, #320]	; (27e0 <APP_CommandsByteReceived+0x19c>)
    26a0:	701a      	strb	r2, [r3, #0]
    26a2:	e005      	b.n	26b0 <APP_CommandsByteReceived+0x6c>
		} else {
			appCmdUartBuf[appCmdUartPtr++] = byte;
    26a4:	4a50      	ldr	r2, [pc, #320]	; (27e8 <APP_CommandsByteReceived+0x1a4>)
    26a6:	7813      	ldrb	r3, [r2, #0]
    26a8:	1c59      	adds	r1, r3, #1
    26aa:	7011      	strb	r1, [r2, #0]
    26ac:	4a50      	ldr	r2, [pc, #320]	; (27f0 <APP_CommandsByteReceived+0x1ac>)
    26ae:	54d0      	strb	r0, [r2, r3]
		}

		if (appCmdUartPtr == APP_CMD_UART_BUFFER_SIZE) {
    26b0:	4b4d      	ldr	r3, [pc, #308]	; (27e8 <APP_CommandsByteReceived+0x1a4>)
    26b2:	781b      	ldrb	r3, [r3, #0]
    26b4:	2b10      	cmp	r3, #16
    26b6:	d000      	beq.n	26ba <APP_CommandsByteReceived+0x76>
    26b8:	e090      	b.n	27dc <APP_CommandsByteReceived+0x198>
			appCmdUartState = APP_CMD_UART_STATE_IDLE;
    26ba:	2200      	movs	r2, #0
    26bc:	4b48      	ldr	r3, [pc, #288]	; (27e0 <APP_CommandsByteReceived+0x19c>)
    26be:	701a      	strb	r2, [r3, #0]
    26c0:	e08c      	b.n	27dc <APP_CommandsByteReceived+0x198>
	}
	break;

	case APP_CMD_UART_STATE_MARK:
	{
		appCmdUartCsum += byte;
    26c2:	4b4a      	ldr	r3, [pc, #296]	; (27ec <APP_CommandsByteReceived+0x1a8>)
    26c4:	781a      	ldrb	r2, [r3, #0]
    26c6:	1882      	adds	r2, r0, r2
    26c8:	701a      	strb	r2, [r3, #0]

		if (0x10 == byte) {
    26ca:	2810      	cmp	r0, #16
    26cc:	d110      	bne.n	26f0 <APP_CommandsByteReceived+0xac>
			appCmdUartBuf[appCmdUartPtr++] = byte;
    26ce:	4946      	ldr	r1, [pc, #280]	; (27e8 <APP_CommandsByteReceived+0x1a4>)
    26d0:	780a      	ldrb	r2, [r1, #0]
    26d2:	1c53      	adds	r3, r2, #1
    26d4:	b2db      	uxtb	r3, r3
    26d6:	700b      	strb	r3, [r1, #0]
    26d8:	4945      	ldr	r1, [pc, #276]	; (27f0 <APP_CommandsByteReceived+0x1ac>)
    26da:	5488      	strb	r0, [r1, r2]

			if (appCmdUartPtr == APP_CMD_UART_BUFFER_SIZE) {
    26dc:	2b10      	cmp	r3, #16
    26de:	d103      	bne.n	26e8 <APP_CommandsByteReceived+0xa4>
				appCmdUartState = APP_CMD_UART_STATE_IDLE;
    26e0:	2200      	movs	r2, #0
    26e2:	4b3f      	ldr	r3, [pc, #252]	; (27e0 <APP_CommandsByteReceived+0x19c>)
    26e4:	701a      	strb	r2, [r3, #0]
    26e6:	e079      	b.n	27dc <APP_CommandsByteReceived+0x198>
			} else {
				appCmdUartState = APP_CMD_UART_STATE_DATA;
    26e8:	2202      	movs	r2, #2
    26ea:	4b3d      	ldr	r3, [pc, #244]	; (27e0 <APP_CommandsByteReceived+0x19c>)
    26ec:	701a      	strb	r2, [r3, #0]
    26ee:	e075      	b.n	27dc <APP_CommandsByteReceived+0x198>
			}
		} else if (0x03 == byte) {
    26f0:	2803      	cmp	r0, #3
    26f2:	d103      	bne.n	26fc <APP_CommandsByteReceived+0xb8>
			appCmdUartState = APP_CMD_UART_STATE_CSUM;
    26f4:	2204      	movs	r2, #4
    26f6:	4b3a      	ldr	r3, [pc, #232]	; (27e0 <APP_CommandsByteReceived+0x19c>)
    26f8:	701a      	strb	r2, [r3, #0]
    26fa:	e06f      	b.n	27dc <APP_CommandsByteReceived+0x198>
		} else {
			appCmdUartState = APP_CMD_UART_STATE_IDLE;
    26fc:	2200      	movs	r2, #0
    26fe:	4b38      	ldr	r3, [pc, #224]	; (27e0 <APP_CommandsByteReceived+0x19c>)
    2700:	701a      	strb	r2, [r3, #0]
    2702:	e06b      	b.n	27dc <APP_CommandsByteReceived+0x198>
	}
	break;

	case APP_CMD_UART_STATE_CSUM:
	{
		if (byte == appCmdUartCsum) {
    2704:	4b39      	ldr	r3, [pc, #228]	; (27ec <APP_CommandsByteReceived+0x1a8>)
    2706:	781b      	ldrb	r3, [r3, #0]
    2708:	4283      	cmp	r3, r0
    270a:	d164      	bne.n	27d6 <APP_CommandsByteReceived+0x192>
			appCmdUartProcess(appCmdUartBuf, appCmdUartPtr);
    270c:	4b36      	ldr	r3, [pc, #216]	; (27e8 <APP_CommandsByteReceived+0x1a4>)
*****************************************************************************/
static void appCmdUartProcess(uint8_t *data, uint8_t size)
{
	AppCmdUartHeader_t *header = (AppCmdUartHeader_t *)data;

	if (size < sizeof(AppCmdUartHeader_t)) {
    270e:	781b      	ldrb	r3, [r3, #0]
    2710:	2b08      	cmp	r3, #8
    2712:	d960      	bls.n	27d6 <APP_CommandsByteReceived+0x192>
		return;
	}

	if (APP_COMMAND_ID_IDENTIFY == header->commandId) {
    2714:	4b36      	ldr	r3, [pc, #216]	; (27f0 <APP_CommandsByteReceived+0x1ac>)
    2716:	781b      	ldrb	r3, [r3, #0]
    2718:	2b10      	cmp	r3, #16
    271a:	d15c      	bne.n	27d6 <APP_CommandsByteReceived+0x192>
		AppCmdUartIdentify_t *uartCmd = (AppCmdUartIdentify_t *)data;
		AppCmdIdentify_t cmd;

		cmd.id = APP_COMMAND_ID_IDENTIFY;
    271c:	4668      	mov	r0, sp
    271e:	7003      	strb	r3, [r0, #0]
		cmd.duration = uartCmd->duration;
    2720:	4b33      	ldr	r3, [pc, #204]	; (27f0 <APP_CommandsByteReceived+0x1ac>)
    2722:	6899      	ldr	r1, [r3, #8]
    2724:	020a      	lsls	r2, r1, #8
    2726:	0c12      	lsrs	r2, r2, #16
    2728:	7042      	strb	r2, [r0, #1]
    272a:	0a12      	lsrs	r2, r2, #8
    272c:	7082      	strb	r2, [r0, #2]
		cmd.period = uartCmd->period;
    272e:	7ad9      	ldrb	r1, [r3, #11]
    2730:	7b1a      	ldrb	r2, [r3, #12]
    2732:	70c1      	strb	r1, [r0, #3]
    2734:	7102      	strb	r2, [r0, #4]

		appCmdBuffer(header->dstAddr, (uint8_t *)&cmd,
    2736:	681a      	ldr	r2, [r3, #0]
    2738:	0a11      	lsrs	r1, r2, #8
    273a:	791a      	ldrb	r2, [r3, #4]
    273c:	0612      	lsls	r2, r2, #24
    273e:	430a      	orrs	r2, r1
    2740:	b293      	uxth	r3, r2

/*************************************************************************//**
*****************************************************************************/
static void appCmdBuffer(uint16_t addr, uint8_t *data, uint8_t size)
{
	if (APP_ADDR == addr) {
    2742:	2b00      	cmp	r3, #0
    2744:	d103      	bne.n	274e <APP_CommandsByteReceived+0x10a>
		appCmdHandle(data, size);
    2746:	2105      	movs	r1, #5
    2748:	4b2a      	ldr	r3, [pc, #168]	; (27f4 <APP_CommandsByteReceived+0x1b0>)
    274a:	4798      	blx	r3
    274c:	e043      	b.n	27d6 <APP_CommandsByteReceived+0x192>
	} else if (addr & NWK_ROUTE_NON_ROUTING) {
    274e:	0410      	lsls	r0, r2, #16
    2750:	d52f      	bpl.n	27b2 <APP_CommandsByteReceived+0x16e>
		for (uint8_t i = 1; i < APP_CMD_PENDING_TABLE_SIZE; i++) {
			if (APP_CMD_INVALID_ADDR ==
					appCmdPendingTable[i].addr) {
    2752:	4a29      	ldr	r2, [pc, #164]	; (27f8 <APP_CommandsByteReceived+0x1b4>)
    2754:	6891      	ldr	r1, [r2, #8]
    2756:	0209      	lsls	r1, r1, #8
{
	if (APP_ADDR == addr) {
		appCmdHandle(data, size);
	} else if (addr & NWK_ROUTE_NON_ROUTING) {
		for (uint8_t i = 1; i < APP_CMD_PENDING_TABLE_SIZE; i++) {
			if (APP_CMD_INVALID_ADDR ==
    2758:	0c09      	lsrs	r1, r1, #16
    275a:	4a28      	ldr	r2, [pc, #160]	; (27fc <APP_CommandsByteReceived+0x1b8>)
    275c:	4291      	cmp	r1, r2
    275e:	d017      	beq.n	2790 <APP_CommandsByteReceived+0x14c>
					appCmdPendingTable[i].addr) {
    2760:	4a25      	ldr	r2, [pc, #148]	; (27f8 <APP_CommandsByteReceived+0x1b4>)
{
	if (APP_ADDR == addr) {
		appCmdHandle(data, size);
	} else if (addr & NWK_ROUTE_NON_ROUTING) {
		for (uint8_t i = 1; i < APP_CMD_PENDING_TABLE_SIZE; i++) {
			if (APP_CMD_INVALID_ADDR ==
    2762:	8a51      	ldrh	r1, [r2, #18]
    2764:	4a25      	ldr	r2, [pc, #148]	; (27fc <APP_CommandsByteReceived+0x1b8>)
    2766:	4291      	cmp	r1, r2
    2768:	d00e      	beq.n	2788 <APP_CommandsByteReceived+0x144>
					appCmdPendingTable[i].addr) {
    276a:	4a23      	ldr	r2, [pc, #140]	; (27f8 <APP_CommandsByteReceived+0x1b4>)
    276c:	7ed0      	ldrb	r0, [r2, #27]
    276e:	7f11      	ldrb	r1, [r2, #28]
    2770:	0209      	lsls	r1, r1, #8
{
	if (APP_ADDR == addr) {
		appCmdHandle(data, size);
	} else if (addr & NWK_ROUTE_NON_ROUTING) {
		for (uint8_t i = 1; i < APP_CMD_PENDING_TABLE_SIZE; i++) {
			if (APP_CMD_INVALID_ADDR ==
    2772:	4301      	orrs	r1, r0
    2774:	4a21      	ldr	r2, [pc, #132]	; (27fc <APP_CommandsByteReceived+0x1b8>)
    2776:	4291      	cmp	r1, r2
    2778:	d008      	beq.n	278c <APP_CommandsByteReceived+0x148>
					appCmdPendingTable[i].addr) {
    277a:	4a1f      	ldr	r2, [pc, #124]	; (27f8 <APP_CommandsByteReceived+0x1b4>)
{
	if (APP_ADDR == addr) {
		appCmdHandle(data, size);
	} else if (addr & NWK_ROUTE_NON_ROUTING) {
		for (uint8_t i = 1; i < APP_CMD_PENDING_TABLE_SIZE; i++) {
			if (APP_CMD_INVALID_ADDR ==
    277c:	8c91      	ldrh	r1, [r2, #36]	; 0x24
    277e:	4a1f      	ldr	r2, [pc, #124]	; (27fc <APP_CommandsByteReceived+0x1b8>)
    2780:	4291      	cmp	r1, r2
    2782:	d128      	bne.n	27d6 <APP_CommandsByteReceived+0x192>
					appCmdPendingTable[i].addr) {
    2784:	2204      	movs	r2, #4
    2786:	e004      	b.n	2792 <APP_CommandsByteReceived+0x14e>
    2788:	2202      	movs	r2, #2
    278a:	e002      	b.n	2792 <APP_CommandsByteReceived+0x14e>
    278c:	2203      	movs	r2, #3
    278e:	e000      	b.n	2792 <APP_CommandsByteReceived+0x14e>
    2790:	2201      	movs	r2, #1
				appCmdPendingTable[i].addr = addr;
    2792:	4819      	ldr	r0, [pc, #100]	; (27f8 <APP_CommandsByteReceived+0x1b4>)
    2794:	2109      	movs	r1, #9
    2796:	434a      	muls	r2, r1
    2798:	5483      	strb	r3, [r0, r2]
    279a:	1880      	adds	r0, r0, r2
    279c:	0a1b      	lsrs	r3, r3, #8
    279e:	7043      	strb	r3, [r0, #1]
				appCmdPendingTable[i].size = size;
    27a0:	2205      	movs	r2, #5
    27a2:	7082      	strb	r2, [r0, #2]
				appCmdPendingTable[i].ready = false;
    27a4:	2300      	movs	r3, #0
    27a6:	70c3      	strb	r3, [r0, #3]
				memcpy(&appCmdPendingTable[i].payload, data,
    27a8:	3004      	adds	r0, #4
    27aa:	4669      	mov	r1, sp
    27ac:	4b14      	ldr	r3, [pc, #80]	; (2800 <APP_CommandsByteReceived+0x1bc>)
    27ae:	4798      	blx	r3
    27b0:	e011      	b.n	27d6 <APP_CommandsByteReceived+0x192>
				break;
			}
		}
	} else {
		/* Entry 0 in the table is reserved for non-sleeping devices */
		if (APP_CMD_INVALID_ADDR == appCmdPendingTable[0].addr) {
    27b2:	4a11      	ldr	r2, [pc, #68]	; (27f8 <APP_CommandsByteReceived+0x1b4>)
    27b4:	8811      	ldrh	r1, [r2, #0]
    27b6:	4a11      	ldr	r2, [pc, #68]	; (27fc <APP_CommandsByteReceived+0x1b8>)
    27b8:	4291      	cmp	r1, r2
    27ba:	d10c      	bne.n	27d6 <APP_CommandsByteReceived+0x192>
			appCmdPendingTable[0].addr = addr;
    27bc:	4a0e      	ldr	r2, [pc, #56]	; (27f8 <APP_CommandsByteReceived+0x1b4>)
    27be:	8013      	strh	r3, [r2, #0]
			appCmdPendingTable[0].size = size;
    27c0:	2305      	movs	r3, #5
    27c2:	7093      	strb	r3, [r2, #2]
			appCmdPendingTable[0].ready = true;
    27c4:	2301      	movs	r3, #1
    27c6:	70d3      	strb	r3, [r2, #3]
			memcpy(&appCmdPendingTable[0].payload, data, size);
    27c8:	9900      	ldr	r1, [sp, #0]
    27ca:	6051      	str	r1, [r2, #4]
    27cc:	4668      	mov	r0, sp
    27ce:	7903      	ldrb	r3, [r0, #4]
    27d0:	7213      	strb	r3, [r2, #8]
			appCmdCheckPendingTable();
    27d2:	4b0c      	ldr	r3, [pc, #48]	; (2804 <APP_CommandsByteReceived+0x1c0>)
    27d4:	4798      	blx	r3
	{
		if (byte == appCmdUartCsum) {
			appCmdUartProcess(appCmdUartBuf, appCmdUartPtr);
		}

		appCmdUartState = APP_CMD_UART_STATE_IDLE;
    27d6:	2200      	movs	r2, #0
    27d8:	4b01      	ldr	r3, [pc, #4]	; (27e0 <APP_CommandsByteReceived+0x19c>)
    27da:	701a      	strb	r2, [r3, #0]
	break;

	default:
		break;
	}
}
    27dc:	b003      	add	sp, #12
    27de:	bd00      	pop	{pc}
    27e0:	20000208 	.word	0x20000208
    27e4:	00005f78 	.word	0x00005f78
    27e8:	200001a6 	.word	0x200001a6
    27ec:	200001ac 	.word	0x200001ac
    27f0:	200001c4 	.word	0x200001c4
    27f4:	00002441 	.word	0x00002441
    27f8:	2000020c 	.word	0x2000020c
    27fc:	0000ffff 	.word	0x0000ffff
    2800:	00005749 	.word	0x00005749
    2804:	000024d5 	.word	0x000024d5

00002808 <appDataSendingTimerHandler>:
}

/*****************************************************************************
*****************************************************************************/
static void appDataSendingTimerHandler(SYS_Timer_t *timer)
{
    2808:	b508      	push	{r3, lr}
	if (APP_STATE_WAIT_SEND_TIMER == appState) {
    280a:	4b06      	ldr	r3, [pc, #24]	; (2824 <appDataSendingTimerHandler+0x1c>)
    280c:	781b      	ldrb	r3, [r3, #0]
    280e:	2b04      	cmp	r3, #4
    2810:	d103      	bne.n	281a <appDataSendingTimerHandler+0x12>
		appState = APP_STATE_SEND;
    2812:	2201      	movs	r2, #1
    2814:	4b03      	ldr	r3, [pc, #12]	; (2824 <appDataSendingTimerHandler+0x1c>)
    2816:	701a      	strb	r2, [r3, #0]
    2818:	e002      	b.n	2820 <appDataSendingTimerHandler+0x18>
	} else {
		SYS_TimerStart(&appDataSendingTimer);
    281a:	4803      	ldr	r0, [pc, #12]	; (2828 <appDataSendingTimerHandler+0x20>)
    281c:	4b03      	ldr	r3, [pc, #12]	; (282c <appDataSendingTimerHandler+0x24>)
    281e:	4798      	blx	r3
	}

	(void)timer;
}
    2820:	bd08      	pop	{r3, pc}
    2822:	46c0      	nop			; (mov r8, r8)
    2824:	20000250 	.word	0x20000250
    2828:	20000254 	.word	0x20000254
    282c:	00004605 	.word	0x00004605

00002830 <appUartSendMessage>:
		APP_CommandsByteReceived(byte[i]);
	}
}

static void appUartSendMessage(uint8_t *data, uint8_t size)
{
    2830:	b5f0      	push	{r4, r5, r6, r7, lr}
    2832:	4647      	mov	r7, r8
    2834:	b480      	push	{r7}
    2836:	1c06      	adds	r6, r0, #0
    2838:	1c0d      	adds	r5, r1, #0
	uint8_t cs = 0;   //some kind of counter for error detection on the other end?  

	sio2host_putchar(0x10);
    283a:	2010      	movs	r0, #16
    283c:	4c15      	ldr	r4, [pc, #84]	; (2894 <appUartSendMessage+0x64>)
    283e:	47a0      	blx	r4
	sio2host_putchar(0x02);
    2840:	2002      	movs	r0, #2
    2842:	47a0      	blx	r4

	for (uint8_t i = 0; i < size; i++) {
    2844:	2d00      	cmp	r5, #0
    2846:	d019      	beq.n	287c <appUartSendMessage+0x4c>
    2848:	1c34      	adds	r4, r6, #0
    284a:	3601      	adds	r6, #1
    284c:	3d01      	subs	r5, #1
    284e:	b2ed      	uxtb	r5, r5
    2850:	1976      	adds	r6, r6, r5
    2852:	46b0      	mov	r8, r6
	}
}

static void appUartSendMessage(uint8_t *data, uint8_t size)
{
	uint8_t cs = 0;   //some kind of counter for error detection on the other end?  
    2854:	2600      	movs	r6, #0
		if (data[i] == 0x10) {
			sio2host_putchar(0x10);
			cs += 0x10;
		}

		sio2host_putchar(data[i]);
    2856:	4f0f      	ldr	r7, [pc, #60]	; (2894 <appUartSendMessage+0x64>)
    2858:	1c25      	adds	r5, r4, #0

	sio2host_putchar(0x10);
	sio2host_putchar(0x02);

	for (uint8_t i = 0; i < size; i++) {
		if (data[i] == 0x10) {
    285a:	7823      	ldrb	r3, [r4, #0]
    285c:	2b10      	cmp	r3, #16
    285e:	d104      	bne.n	286a <appUartSendMessage+0x3a>
			sio2host_putchar(0x10);
    2860:	2010      	movs	r0, #16
    2862:	4b0c      	ldr	r3, [pc, #48]	; (2894 <appUartSendMessage+0x64>)
    2864:	4798      	blx	r3
			cs += 0x10;
    2866:	3610      	adds	r6, #16
    2868:	b2f6      	uxtb	r6, r6
		}

		sio2host_putchar(data[i]);
    286a:	7828      	ldrb	r0, [r5, #0]
    286c:	47b8      	blx	r7
		cs += data[i];
    286e:	782b      	ldrb	r3, [r5, #0]
    2870:	18f6      	adds	r6, r6, r3
    2872:	b2f6      	uxtb	r6, r6
    2874:	3401      	adds	r4, #1
	uint8_t cs = 0;   //some kind of counter for error detection on the other end?  

	sio2host_putchar(0x10);
	sio2host_putchar(0x02);

	for (uint8_t i = 0; i < size; i++) {
    2876:	4544      	cmp	r4, r8
    2878:	d1ee      	bne.n	2858 <appUartSendMessage+0x28>
    287a:	e000      	b.n	287e <appUartSendMessage+0x4e>
	}
}

static void appUartSendMessage(uint8_t *data, uint8_t size)
{
	uint8_t cs = 0;   //some kind of counter for error detection on the other end?  
    287c:	2600      	movs	r6, #0

		sio2host_putchar(data[i]);
		cs += data[i];
	}

	sio2host_putchar(0x10);
    287e:	2010      	movs	r0, #16
    2880:	4c04      	ldr	r4, [pc, #16]	; (2894 <appUartSendMessage+0x64>)
    2882:	47a0      	blx	r4
	sio2host_putchar(0x03);
    2884:	2003      	movs	r0, #3
    2886:	47a0      	blx	r4
	cs += 0x10 + 0x02 + 0x10 + 0x03;  //escape character + 
    2888:	3625      	adds	r6, #37	; 0x25

	sio2host_putchar(cs); //we append this big number to the end, possible checksum value for error detection on the other side of UART
    288a:	b2f0      	uxtb	r0, r6
    288c:	47a0      	blx	r4
}
    288e:	bc04      	pop	{r2}
    2890:	4690      	mov	r8, r2
    2892:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2894:	00002415 	.word	0x00002415

00002898 <appDataInd>:
#endif

/*****************************************************************************
*****************************************************************************/
static bool appDataInd(NWK_DataInd_t *ind)
{
    2898:	b510      	push	{r4, lr}
    289a:	1c04      	adds	r4, r0, #0
	AppMessage_t *msg = (AppMessage_t *)ind->data;
    289c:	6883      	ldr	r3, [r0, #8]
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Toggle pin output level */
	port_base->OUTTGL.reg = pin_mask;
    289e:	2180      	movs	r1, #128	; 0x80
    28a0:	0309      	lsls	r1, r1, #12
    28a2:	4a0a      	ldr	r2, [pc, #40]	; (28cc <appDataInd+0x34>)
    28a4:	61d1      	str	r1, [r2, #28]
#if (LED_COUNT > 0)
	LED_Toggle(LED_DATA);
#endif
	msg->lqi = ind->lqi;
    28a6:	7b42      	ldrb	r2, [r0, #13]
    28a8:	765a      	strb	r2, [r3, #25]
	msg->rssi = ind->rssi;
    28aa:	7b82      	ldrb	r2, [r0, #14]
    28ac:	769a      	strb	r2, [r3, #26]
#if APP_COORDINATOR
	appUartSendMessage(ind->data, ind->size);
    28ae:	7b01      	ldrb	r1, [r0, #12]
    28b0:	6880      	ldr	r0, [r0, #8]
    28b2:	4b07      	ldr	r3, [pc, #28]	; (28d0 <appDataInd+0x38>)
    28b4:	4798      	blx	r3

	if (APP_CommandsPending(ind->srcAddr)) {
    28b6:	8820      	ldrh	r0, [r4, #0]
    28b8:	4b06      	ldr	r3, [pc, #24]	; (28d4 <appDataInd+0x3c>)
    28ba:	4798      	blx	r3
    28bc:	2800      	cmp	r0, #0
    28be:	d002      	beq.n	28c6 <appDataInd+0x2e>
		NWK_SetAckControl(APP_COMMAND_PENDING);
    28c0:	2001      	movs	r0, #1
    28c2:	4b05      	ldr	r3, [pc, #20]	; (28d8 <appDataInd+0x40>)
    28c4:	4798      	blx	r3
	}
#endif
	return true;
}
    28c6:	2001      	movs	r0, #1
    28c8:	bd10      	pop	{r4, pc}
    28ca:	46c0      	nop			; (mov r8, r8)
    28cc:	41004400 	.word	0x41004400
    28d0:	00002831 	.word	0x00002831
    28d4:	000025e9 	.word	0x000025e9
    28d8:	00003785 	.word	0x00003785

000028dc <UartBytesReceived>:
#if APP_COORDINATOR

/*****************************************************************************
*****************************************************************************/
void UartBytesReceived(uint16_t bytes, uint8_t *byte )
{
    28dc:	b570      	push	{r4, r5, r6, lr}
	for (uint16_t i = 0; i < bytes; i++) {
    28de:	2800      	cmp	r0, #0
    28e0:	d00a      	beq.n	28f8 <UartBytesReceived+0x1c>
    28e2:	1c0c      	adds	r4, r1, #0
    28e4:	3101      	adds	r1, #1
    28e6:	3801      	subs	r0, #1
    28e8:	b280      	uxth	r0, r0
    28ea:	180e      	adds	r6, r1, r0
		APP_CommandsByteReceived(byte[i]);
    28ec:	4d03      	ldr	r5, [pc, #12]	; (28fc <UartBytesReceived+0x20>)
    28ee:	7820      	ldrb	r0, [r4, #0]
    28f0:	47a8      	blx	r5
    28f2:	3401      	adds	r4, #1

/*****************************************************************************
*****************************************************************************/
void UartBytesReceived(uint16_t bytes, uint8_t *byte )
{
	for (uint16_t i = 0; i < bytes; i++) {
    28f4:	42b4      	cmp	r4, r6
    28f6:	d1fa      	bne.n	28ee <UartBytesReceived+0x12>
		APP_CommandsByteReceived(byte[i]);
	}
}
    28f8:	bd70      	pop	{r4, r5, r6, pc}
    28fa:	46c0      	nop			; (mov r8, r8)
    28fc:	00002645 	.word	0x00002645

00002900 <wsndemo_init>:

/**
 * Init function of the WSNDemo application
 */
void wsndemo_init(void) 
{
    2900:	b570      	push	{r4, r5, r6, lr}
    2902:	b082      	sub	sp, #8
	SYS_Init();
    2904:	4b09      	ldr	r3, [pc, #36]	; (292c <wsndemo_init+0x2c>)
    2906:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
    2908:	ac01      	add	r4, sp, #4
    290a:	2300      	movs	r3, #0
    290c:	7023      	strb	r3, [r4, #0]
	config->input_pull = PORT_PIN_PULL_UP;
    290e:	2601      	movs	r6, #1
    2910:	7066      	strb	r6, [r4, #1]
	config->powersave  = false;
    2912:	70a3      	strb	r3, [r4, #2]
	//my init stuff for pins 
	struct port_config config_port_pin;
	port_get_config_defaults(&config_port_pin);
	config_port_pin.direction  = PORT_PIN_DIR_INPUT;
	config_port_pin.input_pull = PORT_PIN_PULL_UP;
	port_pin_set_config(BUTTON_0_PIN, &config_port_pin);
    2914:	201c      	movs	r0, #28
    2916:	1c21      	adds	r1, r4, #0
    2918:	4d05      	ldr	r5, [pc, #20]	; (2930 <wsndemo_init+0x30>)
    291a:	47a8      	blx	r5
	config_port_pin.direction = PORT_PIN_DIR_OUTPUT;
    291c:	7026      	strb	r6, [r4, #0]
	port_pin_set_config(LED_0_PIN, &config_port_pin);
    291e:	2013      	movs	r0, #19
    2920:	1c21      	adds	r1, r4, #0
    2922:	47a8      	blx	r5
	
#if APP_ENDDEVICE
	sm_init();
#endif
#if APP_COORDINATOR
	sio2host_init();
    2924:	4b03      	ldr	r3, [pc, #12]	; (2934 <wsndemo_init+0x34>)
    2926:	4798      	blx	r3
#endif
	
}
    2928:	b002      	add	sp, #8
    292a:	bd70      	pop	{r4, r5, r6, pc}
    292c:	00004485 	.word	0x00004485
    2930:	000004a9 	.word	0x000004a9
    2934:	0000222d 	.word	0x0000222d

00002938 <wsndemo_task>:
/**
 * Task of the WSNDemo application
 * This task should be called in a while(1)
 */
void wsndemo_task(void)
{
    2938:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	SYS_TaskHandler();
    293a:	4b57      	ldr	r3, [pc, #348]	; (2a98 <wsndemo_task+0x160>)
    293c:	4798      	blx	r3

/*************************************************************************//**
*****************************************************************************/
static void APP_TaskHandler(void)
{
	switch (appState) {
    293e:	4b57      	ldr	r3, [pc, #348]	; (2a9c <wsndemo_task+0x164>)
    2940:	781b      	ldrb	r3, [r3, #0]
    2942:	2b01      	cmp	r3, #1
    2944:	d065      	beq.n	2a12 <wsndemo_task+0xda>
    2946:	2b00      	cmp	r3, #0
    2948:	d003      	beq.n	2952 <wsndemo_task+0x1a>
    294a:	2b03      	cmp	r3, #3
    294c:	d100      	bne.n	2950 <wsndemo_task+0x18>
    294e:	e093      	b.n	2a78 <wsndemo_task+0x140>
    2950:	e098      	b.n	2a84 <wsndemo_task+0x14c>

/*************************************************************************//**
*****************************************************************************/
static void appInit(void)
{
	appMsg.commandId            = APP_COMMAND_ID_NETWORK_INFO;
    2952:	4b53      	ldr	r3, [pc, #332]	; (2aa0 <wsndemo_task+0x168>)
    2954:	2401      	movs	r4, #1
    2956:	701c      	strb	r4, [r3, #0]
	appMsg.nodeType             = APP_NODE_TYPE;
    2958:	2200      	movs	r2, #0
    295a:	705a      	strb	r2, [r3, #1]
	appMsg.extAddr              = APP_ADDR;
    295c:	2500      	movs	r5, #0
    295e:	2100      	movs	r1, #0
    2960:	8059      	strh	r1, [r3, #2]
    2962:	8099      	strh	r1, [r3, #4]
    2964:	80d9      	strh	r1, [r3, #6]
    2966:	8119      	strh	r1, [r3, #8]
	appMsg.shortAddr            = APP_ADDR;
    2968:	815a      	strh	r2, [r3, #10]
	appMsg.softVersion          = 0x01010100;
    296a:	4a4e      	ldr	r2, [pc, #312]	; (2aa4 <wsndemo_task+0x16c>)
    296c:	60da      	str	r2, [r3, #12]
	appMsg.channelMask          = (1L << APP_CHANNEL);
    296e:	2280      	movs	r2, #128	; 0x80
    2970:	0212      	lsls	r2, r2, #8
    2972:	611a      	str	r2, [r3, #16]
	appMsg.panId                = APP_PANID;
    2974:	4e4c      	ldr	r6, [pc, #304]	; (2aa8 <wsndemo_task+0x170>)
    2976:	829e      	strh	r6, [r3, #20]
	appMsg.workingChannel       = APP_CHANNEL;
    2978:	220f      	movs	r2, #15
    297a:	759a      	strb	r2, [r3, #22]
	appMsg.parentShortAddr      = 0;
    297c:	2200      	movs	r2, #0
    297e:	75da      	strb	r2, [r3, #23]
    2980:	761a      	strb	r2, [r3, #24]
	appMsg.lqi                  = 0;
    2982:	765d      	strb	r5, [r3, #25]
	appMsg.rssi                 = 0;
    2984:	769d      	strb	r5, [r3, #26]

	appMsg.sensors.type        = 1;
    2986:	76dc      	strb	r4, [r3, #27]
	appMsg.sensors.size        = sizeof(int32_t) * 3;
    2988:	220c      	movs	r2, #12
	appMsg.sensors.battery     = 0;
    298a:	21ff      	movs	r1, #255	; 0xff
    298c:	b2d2      	uxtb	r2, r2
    298e:	61da      	str	r2, [r3, #28]
    2990:	2220      	movs	r2, #32
    2992:	2000      	movs	r0, #0
    2994:	5498      	strb	r0, [r3, r2]
	appMsg.sensors.temperature = 0;
    2996:	6a18      	ldr	r0, [r3, #32]
    2998:	4008      	ands	r0, r1
    299a:	6218      	str	r0, [r3, #32]
    299c:	2700      	movs	r7, #0
    299e:	2024      	movs	r0, #36	; 0x24
    29a0:	541f      	strb	r7, [r3, r0]
	appMsg.sensors.light       = 0;
    29a2:	6a58      	ldr	r0, [r3, #36]	; 0x24
    29a4:	4001      	ands	r1, r0
    29a6:	6259      	str	r1, [r3, #36]	; 0x24
    29a8:	2000      	movs	r0, #0
    29aa:	2128      	movs	r1, #40	; 0x28
    29ac:	5458      	strb	r0, [r3, r1]

	appMsg.caption.type         = 32;
    29ae:	2129      	movs	r1, #41	; 0x29
    29b0:	545a      	strb	r2, [r3, r1]
	appMsg.caption.size         = APP_CAPTION_SIZE;
    29b2:	210b      	movs	r1, #11
    29b4:	222a      	movs	r2, #42	; 0x2a
    29b6:	5499      	strb	r1, [r3, r2]
	memcpy(appMsg.caption.text, APP_CAPTION, APP_CAPTION_SIZE);
    29b8:	1c18      	adds	r0, r3, #0
    29ba:	302b      	adds	r0, #43	; 0x2b
    29bc:	493b      	ldr	r1, [pc, #236]	; (2aac <wsndemo_task+0x174>)
    29be:	220b      	movs	r2, #11
    29c0:	4b3b      	ldr	r3, [pc, #236]	; (2ab0 <wsndemo_task+0x178>)
    29c2:	4798      	blx	r3

	NWK_SetAddr(APP_ADDR);
    29c4:	2000      	movs	r0, #0
    29c6:	4b3b      	ldr	r3, [pc, #236]	; (2ab4 <wsndemo_task+0x17c>)
    29c8:	4798      	blx	r3
	NWK_SetPanId(APP_PANID);
    29ca:	1c30      	adds	r0, r6, #0
    29cc:	4b3a      	ldr	r3, [pc, #232]	; (2ab8 <wsndemo_task+0x180>)
    29ce:	4798      	blx	r3
	PHY_SetChannel(APP_CHANNEL);
    29d0:	200f      	movs	r0, #15
    29d2:	4b3a      	ldr	r3, [pc, #232]	; (2abc <wsndemo_task+0x184>)
    29d4:	4798      	blx	r3
#if (defined(PHY_AT86RF212B) || defined(PHY_AT86RF212))
	PHY_SetBand(APP_BAND);
	PHY_SetModulation(APP_MODULATION);
#endif
	PHY_SetRxState(true);
    29d6:	2001      	movs	r0, #1
    29d8:	4b39      	ldr	r3, [pc, #228]	; (2ac0 <wsndemo_task+0x188>)
    29da:	4798      	blx	r3

#ifdef NWK_ENABLE_SECURITY
	NWK_SetSecurityKey((uint8_t *)APP_SECURITY_KEY);
    29dc:	4839      	ldr	r0, [pc, #228]	; (2ac4 <wsndemo_task+0x18c>)
    29de:	4b3a      	ldr	r3, [pc, #232]	; (2ac8 <wsndemo_task+0x190>)
    29e0:	4798      	blx	r3
#endif

	NWK_OpenEndpoint(APP_ENDPOINT, appDataInd);
    29e2:	2001      	movs	r0, #1
    29e4:	4939      	ldr	r1, [pc, #228]	; (2acc <wsndemo_task+0x194>)
    29e6:	4b3a      	ldr	r3, [pc, #232]	; (2ad0 <wsndemo_task+0x198>)
    29e8:	4798      	blx	r3

	appDataSendingTimer.interval = APP_SENDING_INTERVAL;
    29ea:	4b3a      	ldr	r3, [pc, #232]	; (2ad4 <wsndemo_task+0x19c>)
    29ec:	22fa      	movs	r2, #250	; 0xfa
    29ee:	00d2      	lsls	r2, r2, #3
    29f0:	609a      	str	r2, [r3, #8]
	appDataSendingTimer.mode = SYS_TIMER_INTERVAL_MODE;
    29f2:	731d      	strb	r5, [r3, #12]
	appDataSendingTimer.handler = appDataSendingTimerHandler;
    29f4:	4a38      	ldr	r2, [pc, #224]	; (2ad8 <wsndemo_task+0x1a0>)
    29f6:	611a      	str	r2, [r3, #16]

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    29f8:	2280      	movs	r2, #128	; 0x80
    29fa:	0312      	lsls	r2, r2, #12
    29fc:	4b37      	ldr	r3, [pc, #220]	; (2adc <wsndemo_task+0x1a4>)
    29fe:	615a      	str	r2, [r3, #20]
	LED_On(LED_NETWORK);
#endif
#endif

#ifdef PHY_ENABLE_RANDOM_NUMBER_GENERATOR
	srand(PHY_RandomReq());
    2a00:	4b37      	ldr	r3, [pc, #220]	; (2ae0 <wsndemo_task+0x1a8>)
    2a02:	4798      	blx	r3
    2a04:	4b37      	ldr	r3, [pc, #220]	; (2ae4 <wsndemo_task+0x1ac>)
    2a06:	4798      	blx	r3
#endif

	APP_CommandsInit();
    2a08:	4b37      	ldr	r3, [pc, #220]	; (2ae8 <wsndemo_task+0x1b0>)
    2a0a:	4798      	blx	r3

	appState = APP_STATE_SEND;
    2a0c:	4b23      	ldr	r3, [pc, #140]	; (2a9c <wsndemo_task+0x164>)
    2a0e:	701c      	strb	r4, [r3, #0]
    2a10:	e038      	b.n	2a84 <wsndemo_task+0x14c>
/*****************************************************************************
*****************************************************************************/
static void appSendData(void)
{
#ifdef NWK_ENABLE_ROUTING
	appMsg.parentShortAddr = NWK_RouteNextHop(0, 0);
    2a12:	2000      	movs	r0, #0
    2a14:	2100      	movs	r1, #0
    2a16:	4b35      	ldr	r3, [pc, #212]	; (2aec <wsndemo_task+0x1b4>)
    2a18:	4798      	blx	r3
    2a1a:	4b21      	ldr	r3, [pc, #132]	; (2aa0 <wsndemo_task+0x168>)
    2a1c:	75d8      	strb	r0, [r3, #23]
    2a1e:	0a00      	lsrs	r0, r0, #8
    2a20:	7618      	strb	r0, [r3, #24]
		const uint8_t gpio_pin)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	return (port_base->IN.reg & pin_mask);
    2a22:	4b2e      	ldr	r3, [pc, #184]	; (2adc <wsndemo_task+0x1a4>)
    2a24:	6a1a      	ldr	r2, [r3, #32]
  //Get state of the onboard switch SW0
  uint8_t thisData = 0x46;
  bool pinRead;
  pinRead = port_pin_get_input_level(BUTTON_0_PIN);
  if(pinRead==false){
	  thisData = 0x54;
    2a26:	2354      	movs	r3, #84	; 0x54
  
  //Get state of the onboard switch SW0
  uint8_t thisData = 0x46;
  bool pinRead;
  pinRead = port_pin_get_input_level(BUTTON_0_PIN);
  if(pinRead==false){
    2a28:	00d1      	lsls	r1, r2, #3
    2a2a:	d500      	bpl.n	2a2e <wsndemo_task+0xf6>
	appMsg.parentShortAddr = 0;
#endif
//$$$ change this to alter data sent to network $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$ //
  
  //Get state of the onboard switch SW0
  uint8_t thisData = 0x46;
    2a2c:	2346      	movs	r3, #70	; 0x46
  }
  //Read and store the ADC for the temperature sensor
  uint8_t temperatureData;
  
  
  appMsg.sensors.battery     =	thisData; //thisData;		//0x42;//B for battery //rand() & 0xffff;
    2a2e:	481c      	ldr	r0, [pc, #112]	; (2aa0 <wsndemo_task+0x168>)
    2a30:	0219      	lsls	r1, r3, #8
    2a32:	22ff      	movs	r2, #255	; 0xff
    2a34:	7f04      	ldrb	r4, [r0, #28]
    2a36:	4321      	orrs	r1, r4
    2a38:	61c1      	str	r1, [r0, #28]
    2a3a:	0e1b      	lsrs	r3, r3, #24
    2a3c:	2120      	movs	r1, #32
    2a3e:	5443      	strb	r3, [r0, r1]
  appMsg.sensors.temperature =	0x54;//T for temp //rand() & 0x7f;
    2a40:	6a01      	ldr	r1, [r0, #32]
    2a42:	4011      	ands	r1, r2
    2a44:	23a8      	movs	r3, #168	; 0xa8
    2a46:	01db      	lsls	r3, r3, #7
    2a48:	430b      	orrs	r3, r1
    2a4a:	6203      	str	r3, [r0, #32]
    2a4c:	2100      	movs	r1, #0
    2a4e:	2324      	movs	r3, #36	; 0x24
    2a50:	54c1      	strb	r1, [r0, r3]
  appMsg.sensors.light       =	0x4c;//L for light //rand() & 0xff;
    2a52:	6a43      	ldr	r3, [r0, #36]	; 0x24
    2a54:	401a      	ands	r2, r3
    2a56:	2398      	movs	r3, #152	; 0x98
    2a58:	01db      	lsls	r3, r3, #7
    2a5a:	431a      	orrs	r2, r3
    2a5c:	6242      	str	r2, [r0, #36]	; 0x24
    2a5e:	2200      	movs	r2, #0
    2a60:	2328      	movs	r3, #40	; 0x28
    2a62:	54c2      	strb	r2, [r0, r3]
//$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$ //

#if APP_COORDINATOR
	appUartSendMessage((uint8_t *)&appMsg, sizeof(appMsg));
    2a64:	2136      	movs	r1, #54	; 0x36
    2a66:	4b22      	ldr	r3, [pc, #136]	; (2af0 <wsndemo_task+0x1b8>)
    2a68:	4798      	blx	r3
	SYS_TimerStart(&appDataSendingTimer);
    2a6a:	481a      	ldr	r0, [pc, #104]	; (2ad4 <wsndemo_task+0x19c>)
    2a6c:	4b21      	ldr	r3, [pc, #132]	; (2af4 <wsndemo_task+0x1bc>)
    2a6e:	4798      	blx	r3
	appState = APP_STATE_WAIT_SEND_TIMER;
    2a70:	2204      	movs	r2, #4
    2a72:	4b0a      	ldr	r3, [pc, #40]	; (2a9c <wsndemo_task+0x164>)
    2a74:	701a      	strb	r2, [r3, #0]
    2a76:	e005      	b.n	2a84 <wsndemo_task+0x14c>
	case APP_STATE_SENDING_DONE:
	{
#if APP_ENDDEVICE
		appState = APP_STATE_PREPARE_TO_SLEEP;
#else
		SYS_TimerStart(&appDataSendingTimer);
    2a78:	4816      	ldr	r0, [pc, #88]	; (2ad4 <wsndemo_task+0x19c>)
    2a7a:	4b1e      	ldr	r3, [pc, #120]	; (2af4 <wsndemo_task+0x1bc>)
    2a7c:	4798      	blx	r3
		appState = APP_STATE_WAIT_SEND_TIMER;
    2a7e:	2204      	movs	r2, #4
    2a80:	4b06      	ldr	r3, [pc, #24]	; (2a9c <wsndemo_task+0x164>)
    2a82:	701a      	strb	r2, [r3, #0]
		break;
	}

#if (APP_COORDINATOR)
	uint16_t bytes;
	if ((bytes = sio2host_rx(rx_data, APP_RX_BUF_SIZE)) > 0) {
    2a84:	481c      	ldr	r0, [pc, #112]	; (2af8 <wsndemo_task+0x1c0>)
    2a86:	2114      	movs	r1, #20
    2a88:	4b1c      	ldr	r3, [pc, #112]	; (2afc <wsndemo_task+0x1c4>)
    2a8a:	4798      	blx	r3
    2a8c:	2800      	cmp	r0, #0
    2a8e:	d002      	beq.n	2a96 <wsndemo_task+0x15e>
		UartBytesReceived(bytes, (uint8_t *)&rx_data);
    2a90:	4919      	ldr	r1, [pc, #100]	; (2af8 <wsndemo_task+0x1c0>)
    2a92:	4b1b      	ldr	r3, [pc, #108]	; (2b00 <wsndemo_task+0x1c8>)
    2a94:	4798      	blx	r3
 */
void wsndemo_task(void)
{
	SYS_TaskHandler();
	APP_TaskHandler();
    2a96:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    2a98:	000044a9 	.word	0x000044a9
    2a9c:	20000250 	.word	0x20000250
    2aa0:	20000268 	.word	0x20000268
    2aa4:	01010100 	.word	0x01010100
    2aa8:	00001234 	.word	0x00001234
    2aac:	00005f8c 	.word	0x00005f8c
    2ab0:	00005749 	.word	0x00005749
    2ab4:	00002b61 	.word	0x00002b61
    2ab8:	00002b75 	.word	0x00002b75
    2abc:	00004295 	.word	0x00004295
    2ac0:	00004281 	.word	0x00004281
    2ac4:	00005f98 	.word	0x00005f98
    2ac8:	00003b85 	.word	0x00003b85
    2acc:	00002899 	.word	0x00002899
    2ad0:	00002b89 	.word	0x00002b89
    2ad4:	20000254 	.word	0x20000254
    2ad8:	00002809 	.word	0x00002809
    2adc:	41004400 	.word	0x41004400
    2ae0:	00004351 	.word	0x00004351
    2ae4:	0000576d 	.word	0x0000576d
    2ae8:	00002571 	.word	0x00002571
    2aec:	00002f61 	.word	0x00002f61
    2af0:	00002831 	.word	0x00002831
    2af4:	00004605 	.word	0x00004605
    2af8:	2000023c 	.word	0x2000023c
    2afc:	00002391 	.word	0x00002391
    2b00:	000028dd 	.word	0x000028dd

00002b04 <NWK_Init>:

/*************************************************************************//**
*  @brief Initializes all network layer modules
*****************************************************************************/
void NWK_Init(void)
{
    2b04:	b508      	push	{r3, lr}
	nwkIb.nwkSeqNum = 0;
    2b06:	490e      	ldr	r1, [pc, #56]	; (2b40 <NWK_Init+0x3c>)
    2b08:	2300      	movs	r3, #0
    2b0a:	710b      	strb	r3, [r1, #4]
	nwkIb.macSeqNum = 0;
    2b0c:	714b      	strb	r3, [r1, #5]
	nwkIb.addr = 0;
    2b0e:	800b      	strh	r3, [r1, #0]
	nwkIb.lock = 0;
    2b10:	2258      	movs	r2, #88	; 0x58
    2b12:	528b      	strh	r3, [r1, r2]
    2b14:	1c0b      	adds	r3, r1, #0
    2b16:	3308      	adds	r3, #8
    2b18:	3148      	adds	r1, #72	; 0x48

	for (uint8_t i = 0; i < NWK_ENDPOINTS_AMOUNT; i++) {
		nwkIb.endpoint[i] = NULL;
    2b1a:	2200      	movs	r2, #0
    2b1c:	c304      	stmia	r3!, {r2}
	nwkIb.nwkSeqNum = 0;
	nwkIb.macSeqNum = 0;
	nwkIb.addr = 0;
	nwkIb.lock = 0;

	for (uint8_t i = 0; i < NWK_ENDPOINTS_AMOUNT; i++) {
    2b1e:	428b      	cmp	r3, r1
    2b20:	d1fc      	bne.n	2b1c <NWK_Init+0x18>
		nwkIb.endpoint[i] = NULL;
	}

	nwkTxInit();
    2b22:	4b08      	ldr	r3, [pc, #32]	; (2b44 <NWK_Init+0x40>)
    2b24:	4798      	blx	r3
	nwkRxInit();
    2b26:	4b08      	ldr	r3, [pc, #32]	; (2b48 <NWK_Init+0x44>)
    2b28:	4798      	blx	r3
	nwkFrameInit();
    2b2a:	4b08      	ldr	r3, [pc, #32]	; (2b4c <NWK_Init+0x48>)
    2b2c:	4798      	blx	r3
	nwkDataReqInit();
    2b2e:	4b08      	ldr	r3, [pc, #32]	; (2b50 <NWK_Init+0x4c>)
    2b30:	4798      	blx	r3

#ifdef NWK_ENABLE_ROUTING
	nwkRouteInit();
    2b32:	4b08      	ldr	r3, [pc, #32]	; (2b54 <NWK_Init+0x50>)
    2b34:	4798      	blx	r3
#endif

#ifdef NWK_ENABLE_SECURITY
	nwkSecurityInit();
    2b36:	4b08      	ldr	r3, [pc, #32]	; (2b58 <NWK_Init+0x54>)
    2b38:	4798      	blx	r3
#ifdef NWK_ENABLE_MULTICAST
	nwkGroupInit();
#endif

#ifdef NWK_ENABLE_ROUTE_DISCOVERY
	nwkRouteDiscoveryInit();
    2b3a:	4b08      	ldr	r3, [pc, #32]	; (2b5c <NWK_Init+0x58>)
    2b3c:	4798      	blx	r3
#endif
}
    2b3e:	bd08      	pop	{r3, pc}
    2b40:	20000e80 	.word	0x20000e80
    2b44:	00003ea5 	.word	0x00003ea5
    2b48:	000036f9 	.word	0x000036f9
    2b4c:	00002da1 	.word	0x00002da1
    2b50:	00002c1d 	.word	0x00002c1d
    2b54:	00002ea1 	.word	0x00002ea1
    2b58:	00003b71 	.word	0x00003b71
    2b5c:	0000341d 	.word	0x0000341d

00002b60 <NWK_SetAddr>:
/*************************************************************************//**
*  @brief Sets network address of the node
*  @param[in] addr Adddress to set
*****************************************************************************/
void NWK_SetAddr(uint16_t addr)
{
    2b60:	b508      	push	{r3, lr}
	nwkIb.addr = addr;
    2b62:	4b02      	ldr	r3, [pc, #8]	; (2b6c <NWK_SetAddr+0xc>)
    2b64:	8018      	strh	r0, [r3, #0]
	PHY_SetShortAddr(addr);
    2b66:	4b02      	ldr	r3, [pc, #8]	; (2b70 <NWK_SetAddr+0x10>)
    2b68:	4798      	blx	r3
}
    2b6a:	bd08      	pop	{r3, pc}
    2b6c:	20000e80 	.word	0x20000e80
    2b70:	000042d9 	.word	0x000042d9

00002b74 <NWK_SetPanId>:
/*************************************************************************//**
*  @brief Sets network identifier (PAN) of the node
*  @param[in] panId PAN ID to set
*****************************************************************************/
void NWK_SetPanId(uint16_t panId)
{
    2b74:	b508      	push	{r3, lr}
	nwkIb.panId = panId;
    2b76:	4b02      	ldr	r3, [pc, #8]	; (2b80 <NWK_SetPanId+0xc>)
    2b78:	8058      	strh	r0, [r3, #2]
	PHY_SetPanId(panId);
    2b7a:	4b02      	ldr	r3, [pc, #8]	; (2b84 <NWK_SetPanId+0x10>)
    2b7c:	4798      	blx	r3
}
    2b7e:	bd08      	pop	{r3, pc}
    2b80:	20000e80 	.word	0x20000e80
    2b84:	000042b9 	.word	0x000042b9

00002b88 <NWK_OpenEndpoint>:
*  @param[in] id Endpoint index (1-15)
*  @param[in] handler Pointer to the callback function
*****************************************************************************/
void NWK_OpenEndpoint(uint8_t id, bool (*handler)(NWK_DataInd_t *ind))
{
	nwkIb.endpoint[id] = handler;
    2b88:	3002      	adds	r0, #2
    2b8a:	0080      	lsls	r0, r0, #2
    2b8c:	4b01      	ldr	r3, [pc, #4]	; (2b94 <NWK_OpenEndpoint+0xc>)
    2b8e:	50c1      	str	r1, [r0, r3]
}
    2b90:	4770      	bx	lr
    2b92:	46c0      	nop			; (mov r8, r8)
    2b94:	20000e80 	.word	0x20000e80

00002b98 <NWK_Lock>:
/*************************************************************************//**
*  @brief Increases the lock counter and sets a busy state
*****************************************************************************/
void NWK_Lock(void)
{
	nwkIb.lock++;
    2b98:	4a02      	ldr	r2, [pc, #8]	; (2ba4 <NWK_Lock+0xc>)
    2b9a:	2358      	movs	r3, #88	; 0x58
    2b9c:	5ad1      	ldrh	r1, [r2, r3]
    2b9e:	3101      	adds	r1, #1
    2ba0:	52d1      	strh	r1, [r2, r3]
}
    2ba2:	4770      	bx	lr
    2ba4:	20000e80 	.word	0x20000e80

00002ba8 <NWK_Unlock>:
/*************************************************************************//**
*  @brief Decreases the lock counter and sets a free state if counter reaches 0
*****************************************************************************/
void NWK_Unlock(void)
{
	nwkIb.lock--;
    2ba8:	4a02      	ldr	r2, [pc, #8]	; (2bb4 <NWK_Unlock+0xc>)
    2baa:	2358      	movs	r3, #88	; 0x58
    2bac:	5ad1      	ldrh	r1, [r2, r3]
    2bae:	3901      	subs	r1, #1
    2bb0:	52d1      	strh	r1, [r2, r3]
}
    2bb2:	4770      	bx	lr
    2bb4:	20000e80 	.word	0x20000e80

00002bb8 <NWK_TaskHandler>:

/*************************************************************************//**
*  @brief Network layer task handler
*****************************************************************************/
void NWK_TaskHandler(void)
{
    2bb8:	b508      	push	{r3, lr}
	nwkRxTaskHandler();
    2bba:	4b04      	ldr	r3, [pc, #16]	; (2bcc <NWK_TaskHandler+0x14>)
    2bbc:	4798      	blx	r3
	nwkTxTaskHandler();
    2bbe:	4b04      	ldr	r3, [pc, #16]	; (2bd0 <NWK_TaskHandler+0x18>)
    2bc0:	4798      	blx	r3
	nwkDataReqTaskHandler();
    2bc2:	4b04      	ldr	r3, [pc, #16]	; (2bd4 <NWK_TaskHandler+0x1c>)
    2bc4:	4798      	blx	r3
#ifdef NWK_ENABLE_SECURITY
	nwkSecurityTaskHandler();
    2bc6:	4b04      	ldr	r3, [pc, #16]	; (2bd8 <NWK_TaskHandler+0x20>)
    2bc8:	4798      	blx	r3
#endif
}
    2bca:	bd08      	pop	{r3, pc}
    2bcc:	000037a1 	.word	0x000037a1
    2bd0:	000040b5 	.word	0x000040b5
    2bd4:	00002c5d 	.word	0x00002c5d
    2bd8:	00003c65 	.word	0x00003c65

00002bdc <nwkDataReqTxConf>:
/*************************************************************************//**
*  @brief Frame transmission confirmation handler
*  @param[in] frame Pointer to the sent frame
*****************************************************************************/
static void nwkDataReqTxConf(NwkFrame_t *frame)
{
    2bdc:	b508      	push	{r3, lr}
	for (NWK_DataReq_t *req = nwkDataReqQueue; req; req = req->next) {
    2bde:	4b0d      	ldr	r3, [pc, #52]	; (2c14 <nwkDataReqTxConf+0x38>)
    2be0:	681b      	ldr	r3, [r3, #0]
    2be2:	2b00      	cmp	r3, #0
    2be4:	d012      	beq.n	2c0c <nwkDataReqTxConf+0x30>
		if (req->frame == frame) {
    2be6:	685a      	ldr	r2, [r3, #4]
    2be8:	4282      	cmp	r2, r0
    2bea:	d10c      	bne.n	2c06 <nwkDataReqTxConf+0x2a>
    2bec:	e002      	b.n	2bf4 <nwkDataReqTxConf+0x18>
    2bee:	685a      	ldr	r2, [r3, #4]
    2bf0:	4282      	cmp	r2, r0
    2bf2:	d108      	bne.n	2c06 <nwkDataReqTxConf+0x2a>
			req->status = frame->tx.status;
    2bf4:	2285      	movs	r2, #133	; 0x85
    2bf6:	5c82      	ldrb	r2, [r0, r2]
    2bf8:	771a      	strb	r2, [r3, #28]
			req->control = frame->tx.control;
    2bfa:	2288      	movs	r2, #136	; 0x88
    2bfc:	5c82      	ldrb	r2, [r0, r2]
    2bfe:	775a      	strb	r2, [r3, #29]
			req->state = NWK_DATA_REQ_STATE_CONFIRM;
    2c00:	2202      	movs	r2, #2
    2c02:	721a      	strb	r2, [r3, #8]
			break;
    2c04:	e002      	b.n	2c0c <nwkDataReqTxConf+0x30>
*  @brief Frame transmission confirmation handler
*  @param[in] frame Pointer to the sent frame
*****************************************************************************/
static void nwkDataReqTxConf(NwkFrame_t *frame)
{
	for (NWK_DataReq_t *req = nwkDataReqQueue; req; req = req->next) {
    2c06:	681b      	ldr	r3, [r3, #0]
    2c08:	2b00      	cmp	r3, #0
    2c0a:	d1f0      	bne.n	2bee <nwkDataReqTxConf+0x12>
			req->state = NWK_DATA_REQ_STATE_CONFIRM;
			break;
		}
	}

	nwkFrameFree(frame);
    2c0c:	4b02      	ldr	r3, [pc, #8]	; (2c18 <nwkDataReqTxConf+0x3c>)
    2c0e:	4798      	blx	r3
}
    2c10:	bd08      	pop	{r3, pc}
    2c12:	46c0      	nop			; (mov r8, r8)
    2c14:	200002a0 	.word	0x200002a0
    2c18:	00002e2d 	.word	0x00002e2d

00002c1c <nwkDataReqInit>:
/*************************************************************************//**
*  @brief Initializes the Data Request module
*****************************************************************************/
void nwkDataReqInit(void)
{
	nwkDataReqQueue = NULL;
    2c1c:	2200      	movs	r2, #0
    2c1e:	4b01      	ldr	r3, [pc, #4]	; (2c24 <nwkDataReqInit+0x8>)
    2c20:	601a      	str	r2, [r3, #0]
}
    2c22:	4770      	bx	lr
    2c24:	200002a0 	.word	0x200002a0

00002c28 <NWK_DataReq>:
*  @brief Adds request @a req to the queue of outgoing requests
*  @param[in] req Pointer to the request parameters
*****************************************************************************/
void NWK_DataReq(NWK_DataReq_t *req)
{
	req->state = NWK_DATA_REQ_STATE_INITIAL;
    2c28:	2300      	movs	r3, #0
    2c2a:	7203      	strb	r3, [r0, #8]
	req->status = NWK_SUCCESS_STATUS;
    2c2c:	7703      	strb	r3, [r0, #28]
	req->frame = NULL;
    2c2e:	6043      	str	r3, [r0, #4]

	nwkIb.lock++;
    2c30:	4a08      	ldr	r2, [pc, #32]	; (2c54 <NWK_DataReq+0x2c>)
    2c32:	2358      	movs	r3, #88	; 0x58
    2c34:	5ad1      	ldrh	r1, [r2, r3]
    2c36:	3101      	adds	r1, #1
    2c38:	52d1      	strh	r1, [r2, r3]

	if (NULL == nwkDataReqQueue) {
    2c3a:	4b07      	ldr	r3, [pc, #28]	; (2c58 <NWK_DataReq+0x30>)
    2c3c:	681b      	ldr	r3, [r3, #0]
    2c3e:	2b00      	cmp	r3, #0
    2c40:	d103      	bne.n	2c4a <NWK_DataReq+0x22>
		req->next = NULL;
    2c42:	6003      	str	r3, [r0, #0]
		nwkDataReqQueue = req;
    2c44:	4b04      	ldr	r3, [pc, #16]	; (2c58 <NWK_DataReq+0x30>)
    2c46:	6018      	str	r0, [r3, #0]
    2c48:	e002      	b.n	2c50 <NWK_DataReq+0x28>
	} else {
		req->next = nwkDataReqQueue;
    2c4a:	6003      	str	r3, [r0, #0]
		nwkDataReqQueue = req;
    2c4c:	4b02      	ldr	r3, [pc, #8]	; (2c58 <NWK_DataReq+0x30>)
    2c4e:	6018      	str	r0, [r3, #0]
	}
}
    2c50:	4770      	bx	lr
    2c52:	46c0      	nop			; (mov r8, r8)
    2c54:	20000e80 	.word	0x20000e80
    2c58:	200002a0 	.word	0x200002a0

00002c5c <nwkDataReqTaskHandler>:

/*************************************************************************//**
*  @brief Data Request module task handler
*****************************************************************************/
void nwkDataReqTaskHandler(void)
{
    2c5c:	b538      	push	{r3, r4, r5, lr}
	for (NWK_DataReq_t *req = nwkDataReqQueue; req; req = req->next) {
    2c5e:	4b4a      	ldr	r3, [pc, #296]	; (2d88 <nwkDataReqTaskHandler+0x12c>)
    2c60:	681a      	ldr	r2, [r3, #0]
    2c62:	2a00      	cmp	r2, #0
    2c64:	d100      	bne.n	2c68 <nwkDataReqTaskHandler+0xc>
    2c66:	e08d      	b.n	2d84 <nwkDataReqTaskHandler+0x128>
    2c68:	1c14      	adds	r4, r2, #0
		switch (req->state) {
    2c6a:	7a23      	ldrb	r3, [r4, #8]
    2c6c:	2b00      	cmp	r3, #0
    2c6e:	d002      	beq.n	2c76 <nwkDataReqTaskHandler+0x1a>
    2c70:	2b02      	cmp	r3, #2
    2c72:	d06d      	beq.n	2d50 <nwkDataReqTaskHandler+0xf4>
    2c74:	e082      	b.n	2d7c <nwkDataReqTaskHandler+0x120>
*****************************************************************************/
static void nwkDataReqSendFrame(NWK_DataReq_t *req)
{
	NwkFrame_t *frame;

	if (NULL == (frame = nwkFrameAlloc())) {
    2c76:	4b45      	ldr	r3, [pc, #276]	; (2d8c <nwkDataReqTaskHandler+0x130>)
    2c78:	4798      	blx	r3
    2c7a:	1e05      	subs	r5, r0, #0
    2c7c:	d103      	bne.n	2c86 <nwkDataReqTaskHandler+0x2a>
		req->state = NWK_DATA_REQ_STATE_CONFIRM;
    2c7e:	2302      	movs	r3, #2
    2c80:	7223      	strb	r3, [r4, #8]
		req->status = NWK_OUT_OF_MEMORY_STATUS;
    2c82:	7723      	strb	r3, [r4, #28]
    2c84:	e07e      	b.n	2d84 <nwkDataReqTaskHandler+0x128>
		return;
	}

	req->frame = frame;
    2c86:	6060      	str	r0, [r4, #4]
	req->state = NWK_DATA_REQ_STATE_WAIT_CONF;
    2c88:	2201      	movs	r2, #1
    2c8a:	7222      	strb	r2, [r4, #8]

	frame->tx.confirm = nwkDataReqTxConf;
    2c8c:	4b40      	ldr	r3, [pc, #256]	; (2d90 <nwkDataReqTaskHandler+0x134>)
    2c8e:	2189      	movs	r1, #137	; 0x89
    2c90:	5443      	strb	r3, [r0, r1]
    2c92:	0a18      	lsrs	r0, r3, #8
    2c94:	218a      	movs	r1, #138	; 0x8a
    2c96:	5468      	strb	r0, [r5, r1]
    2c98:	0c18      	lsrs	r0, r3, #16
    2c9a:	218b      	movs	r1, #139	; 0x8b
    2c9c:	5468      	strb	r0, [r5, r1]
    2c9e:	0e1b      	lsrs	r3, r3, #24
    2ca0:	218c      	movs	r1, #140	; 0x8c
    2ca2:	546b      	strb	r3, [r5, r1]
	frame->tx.control = req->options &
			NWK_OPT_BROADCAST_PAN_ID ?
			NWK_TX_CONTROL_BROADCAST_PAN_ID
			: 0;
    2ca4:	7ba0      	ldrb	r0, [r4, #14]
    2ca6:	0880      	lsrs	r0, r0, #2
    2ca8:	2301      	movs	r3, #1
    2caa:	4018      	ands	r0, r3

	req->frame = frame;
	req->state = NWK_DATA_REQ_STATE_WAIT_CONF;

	frame->tx.confirm = nwkDataReqTxConf;
	frame->tx.control = req->options &
    2cac:	2188      	movs	r1, #136	; 0x88
    2cae:	5468      	strb	r0, [r5, r1]
			NWK_OPT_BROADCAST_PAN_ID ?
			NWK_TX_CONTROL_BROADCAST_PAN_ID
			: 0;

	frame->header.nwkFcf.ackRequest = req->options &
			NWK_OPT_ACK_REQUEST ? 1 : 0;
    2cb0:	7ba1      	ldrb	r1, [r4, #14]
	frame->tx.control = req->options &
			NWK_OPT_BROADCAST_PAN_ID ?
			NWK_TX_CONTROL_BROADCAST_PAN_ID
			: 0;

	frame->header.nwkFcf.ackRequest = req->options &
    2cb2:	4019      	ands	r1, r3
    2cb4:	7ae8      	ldrb	r0, [r5, #11]
    2cb6:	4390      	bics	r0, r2
    2cb8:	1c02      	adds	r2, r0, #0
    2cba:	430a      	orrs	r2, r1
    2cbc:	72ea      	strb	r2, [r5, #11]
			NWK_OPT_ACK_REQUEST ? 1 : 0;
	frame->header.nwkFcf.linkLocal = req->options &
			NWK_OPT_LINK_LOCAL ? 1 : 0;
    2cbe:	7ba1      	ldrb	r1, [r4, #14]
    2cc0:	08c9      	lsrs	r1, r1, #3
			NWK_TX_CONTROL_BROADCAST_PAN_ID
			: 0;

	frame->header.nwkFcf.ackRequest = req->options &
			NWK_OPT_ACK_REQUEST ? 1 : 0;
	frame->header.nwkFcf.linkLocal = req->options &
    2cc2:	4019      	ands	r1, r3
    2cc4:	0089      	lsls	r1, r1, #2
    2cc6:	b2d2      	uxtb	r2, r2
    2cc8:	2004      	movs	r0, #4
    2cca:	4382      	bics	r2, r0
    2ccc:	430a      	orrs	r2, r1
    2cce:	72ea      	strb	r2, [r5, #11]
			NWK_OPT_LINK_LOCAL ? 1 : 0;

#ifdef NWK_ENABLE_SECURITY
	frame->header.nwkFcf.security = req->options &
			NWK_OPT_ENABLE_SECURITY ? 1 : 0;
    2cd0:	7ba2      	ldrb	r2, [r4, #14]
    2cd2:	0852      	lsrs	r2, r2, #1
			NWK_OPT_ACK_REQUEST ? 1 : 0;
	frame->header.nwkFcf.linkLocal = req->options &
			NWK_OPT_LINK_LOCAL ? 1 : 0;

#ifdef NWK_ENABLE_SECURITY
	frame->header.nwkFcf.security = req->options &
    2cd4:	4013      	ands	r3, r2
    2cd6:	005a      	lsls	r2, r3, #1
    2cd8:	7aeb      	ldrb	r3, [r5, #11]
    2cda:	2102      	movs	r1, #2
    2cdc:	438b      	bics	r3, r1
    2cde:	4313      	orrs	r3, r2
    2ce0:	72eb      	strb	r3, [r5, #11]
		frame->size += sizeof(NwkFrameMulticastHeader_t);
	}

#endif

	frame->header.nwkSeq = ++nwkIb.nwkSeqNum;
    2ce2:	4b2c      	ldr	r3, [pc, #176]	; (2d94 <nwkDataReqTaskHandler+0x138>)
    2ce4:	791a      	ldrb	r2, [r3, #4]
    2ce6:	3201      	adds	r2, #1
    2ce8:	b2d2      	uxtb	r2, r2
    2cea:	711a      	strb	r2, [r3, #4]
    2cec:	732a      	strb	r2, [r5, #12]
	frame->header.nwkSrcAddr = nwkIb.addr;
    2cee:	781a      	ldrb	r2, [r3, #0]
    2cf0:	736a      	strb	r2, [r5, #13]
    2cf2:	785b      	ldrb	r3, [r3, #1]
    2cf4:	73ab      	strb	r3, [r5, #14]
	frame->header.nwkDstAddr = req->dstAddr;
    2cf6:	8963      	ldrh	r3, [r4, #10]
    2cf8:	7aa2      	ldrb	r2, [r4, #10]
    2cfa:	73ea      	strb	r2, [r5, #15]
    2cfc:	0a1b      	lsrs	r3, r3, #8
    2cfe:	742b      	strb	r3, [r5, #16]
	frame->header.nwkSrcEndpoint = req->srcEndpoint;
    2d00:	7b61      	ldrb	r1, [r4, #13]
    2d02:	230f      	movs	r3, #15
    2d04:	4019      	ands	r1, r3
    2d06:	7c6a      	ldrb	r2, [r5, #17]
    2d08:	200f      	movs	r0, #15
    2d0a:	4382      	bics	r2, r0
    2d0c:	430a      	orrs	r2, r1
    2d0e:	746a      	strb	r2, [r5, #17]
	frame->header.nwkDstEndpoint = req->dstEndpoint;
    2d10:	7b22      	ldrb	r2, [r4, #12]
    2d12:	0112      	lsls	r2, r2, #4
    2d14:	7c69      	ldrb	r1, [r5, #17]
    2d16:	400b      	ands	r3, r1
    2d18:	4313      	orrs	r3, r2
    2d1a:	746b      	strb	r3, [r5, #17]

	memcpy(frame->payload, req->data, req->size);
    2d1c:	2381      	movs	r3, #129	; 0x81
    2d1e:	5ceb      	ldrb	r3, [r5, r3]
    2d20:	2282      	movs	r2, #130	; 0x82
    2d22:	5ca8      	ldrb	r0, [r5, r2]
    2d24:	0200      	lsls	r0, r0, #8
    2d26:	4318      	orrs	r0, r3
    2d28:	2383      	movs	r3, #131	; 0x83
    2d2a:	5ceb      	ldrb	r3, [r5, r3]
    2d2c:	041b      	lsls	r3, r3, #16
    2d2e:	4318      	orrs	r0, r3
    2d30:	2384      	movs	r3, #132	; 0x84
    2d32:	5ceb      	ldrb	r3, [r5, r3]
    2d34:	061b      	lsls	r3, r3, #24
    2d36:	4318      	orrs	r0, r3
    2d38:	7d22      	ldrb	r2, [r4, #20]
    2d3a:	6921      	ldr	r1, [r4, #16]
    2d3c:	4b16      	ldr	r3, [pc, #88]	; (2d98 <nwkDataReqTaskHandler+0x13c>)
    2d3e:	4798      	blx	r3
	frame->size += req->size;
    2d40:	7d22      	ldrb	r2, [r4, #20]
    2d42:	786b      	ldrb	r3, [r5, #1]
    2d44:	18d3      	adds	r3, r2, r3
    2d46:	706b      	strb	r3, [r5, #1]

	nwkTxFrame(frame);
    2d48:	1c28      	adds	r0, r5, #0
    2d4a:	4b14      	ldr	r3, [pc, #80]	; (2d9c <nwkDataReqTaskHandler+0x140>)
    2d4c:	4798      	blx	r3
    2d4e:	e019      	b.n	2d84 <nwkDataReqTaskHandler+0x128>
*  @brief Confirms request @req to the application and remove it from the queue
*  @param[in] req Pointer to the request parameters
*****************************************************************************/
static void nwkDataReqConfirm(NWK_DataReq_t *req)
{
	if (nwkDataReqQueue == req) {
    2d50:	4294      	cmp	r4, r2
    2d52:	d103      	bne.n	2d5c <nwkDataReqTaskHandler+0x100>
		nwkDataReqQueue = nwkDataReqQueue->next;
    2d54:	4b0c      	ldr	r3, [pc, #48]	; (2d88 <nwkDataReqTaskHandler+0x12c>)
    2d56:	6822      	ldr	r2, [r4, #0]
    2d58:	601a      	str	r2, [r3, #0]
    2d5a:	e006      	b.n	2d6a <nwkDataReqTaskHandler+0x10e>
	} else {
		NWK_DataReq_t *prev = nwkDataReqQueue;
		while (prev->next != req) {
    2d5c:	6813      	ldr	r3, [r2, #0]
    2d5e:	429c      	cmp	r4, r3
    2d60:	d001      	beq.n	2d66 <nwkDataReqTaskHandler+0x10a>
			prev = prev->next;
    2d62:	1c1a      	adds	r2, r3, #0
    2d64:	e7fa      	b.n	2d5c <nwkDataReqTaskHandler+0x100>
		}
		prev->next = ((NWK_DataReq_t *)prev->next)->next;
    2d66:	6823      	ldr	r3, [r4, #0]
    2d68:	6013      	str	r3, [r2, #0]
	}

	nwkIb.lock--;
    2d6a:	4a0a      	ldr	r2, [pc, #40]	; (2d94 <nwkDataReqTaskHandler+0x138>)
    2d6c:	2358      	movs	r3, #88	; 0x58
    2d6e:	5ad1      	ldrh	r1, [r2, r3]
    2d70:	3901      	subs	r1, #1
    2d72:	52d1      	strh	r1, [r2, r3]
	req->confirm(req);
    2d74:	69a3      	ldr	r3, [r4, #24]
    2d76:	1c20      	adds	r0, r4, #0
    2d78:	4798      	blx	r3
    2d7a:	e003      	b.n	2d84 <nwkDataReqTaskHandler+0x128>
/*************************************************************************//**
*  @brief Data Request module task handler
*****************************************************************************/
void nwkDataReqTaskHandler(void)
{
	for (NWK_DataReq_t *req = nwkDataReqQueue; req; req = req->next) {
    2d7c:	6824      	ldr	r4, [r4, #0]
    2d7e:	2c00      	cmp	r4, #0
    2d80:	d000      	beq.n	2d84 <nwkDataReqTaskHandler+0x128>
    2d82:	e772      	b.n	2c6a <nwkDataReqTaskHandler+0xe>

		default:
			break;
		}
	}
}
    2d84:	bd38      	pop	{r3, r4, r5, pc}
    2d86:	46c0      	nop			; (mov r8, r8)
    2d88:	200002a0 	.word	0x200002a0
    2d8c:	00002dbd 	.word	0x00002dbd
    2d90:	00002bdd 	.word	0x00002bdd
    2d94:	20000e80 	.word	0x20000e80
    2d98:	00005749 	.word	0x00005749
    2d9c:	00003ed9 	.word	0x00003ed9

00002da0 <nwkFrameInit>:

/*************************************************************************//**
*  @brief Initializes the Frame module
*****************************************************************************/
void nwkFrameInit(void)
{
    2da0:	4b04      	ldr	r3, [pc, #16]	; (2db4 <nwkFrameInit+0x14>)
    2da2:	4a05      	ldr	r2, [pc, #20]	; (2db8 <nwkFrameInit+0x18>)
    2da4:	1899      	adds	r1, r3, r2
	for (uint8_t i = 0; i < NWK_BUFFERS_AMOUNT; i++) {
		nwkFrameFrames[i].state = NWK_FRAME_STATE_FREE;
    2da6:	2200      	movs	r2, #0
    2da8:	701a      	strb	r2, [r3, #0]
    2daa:	338d      	adds	r3, #141	; 0x8d
/*************************************************************************//**
*  @brief Initializes the Frame module
*****************************************************************************/
void nwkFrameInit(void)
{
	for (uint8_t i = 0; i < NWK_BUFFERS_AMOUNT; i++) {
    2dac:	428b      	cmp	r3, r1
    2dae:	d1fb      	bne.n	2da8 <nwkFrameInit+0x8>
		nwkFrameFrames[i].state = NWK_FRAME_STATE_FREE;
	}
}
    2db0:	4770      	bx	lr
    2db2:	46c0      	nop			; (mov r8, r8)
    2db4:	200002a4 	.word	0x200002a4
    2db8:	00000582 	.word	0x00000582

00002dbc <nwkFrameAlloc>:
/*************************************************************************//**
*  @brief Allocates an empty frame from the buffer pool
*  @return Pointer to the frame or @c NULL if there are no free frames
*****************************************************************************/
NwkFrame_t *nwkFrameAlloc(void)
{
    2dbc:	b570      	push	{r4, r5, r6, lr}
	for (uint8_t i = 0; i < NWK_BUFFERS_AMOUNT; i++) {
		if (NWK_FRAME_STATE_FREE == nwkFrameFrames[i].state) {
    2dbe:	4b18      	ldr	r3, [pc, #96]	; (2e20 <nwkFrameAlloc+0x64>)
    2dc0:	781b      	ldrb	r3, [r3, #0]
    2dc2:	2b00      	cmp	r3, #0
    2dc4:	d007      	beq.n	2dd6 <nwkFrameAlloc+0x1a>
    2dc6:	4a16      	ldr	r2, [pc, #88]	; (2e20 <nwkFrameAlloc+0x64>)
    2dc8:	328d      	adds	r2, #141	; 0x8d
    2dca:	2301      	movs	r3, #1
    2dcc:	1c18      	adds	r0, r3, #0
    2dce:	7811      	ldrb	r1, [r2, #0]
    2dd0:	2900      	cmp	r1, #0
    2dd2:	d11d      	bne.n	2e10 <nwkFrameAlloc+0x54>
    2dd4:	e000      	b.n	2dd8 <nwkFrameAlloc+0x1c>
    2dd6:	2000      	movs	r0, #0
			memset(&nwkFrameFrames[i], 0, sizeof(NwkFrame_t));
    2dd8:	4e11      	ldr	r6, [pc, #68]	; (2e20 <nwkFrameAlloc+0x64>)
    2dda:	258d      	movs	r5, #141	; 0x8d
    2ddc:	4345      	muls	r5, r0
    2dde:	1974      	adds	r4, r6, r5
    2de0:	1c20      	adds	r0, r4, #0
    2de2:	2100      	movs	r1, #0
    2de4:	228d      	movs	r2, #141	; 0x8d
    2de6:	4b0f      	ldr	r3, [pc, #60]	; (2e24 <nwkFrameAlloc+0x68>)
    2de8:	4798      	blx	r3
			nwkFrameFrames[i].size = sizeof(NwkFrameHeader_t);
    2dea:	2310      	movs	r3, #16
    2dec:	7063      	strb	r3, [r4, #1]
			nwkFrameFrames[i].payload = nwkFrameFrames[i].data +
    2dee:	1c23      	adds	r3, r4, #0
    2df0:	3380      	adds	r3, #128	; 0x80
    2df2:	1c20      	adds	r0, r4, #0
    2df4:	3012      	adds	r0, #18
    2df6:	7058      	strb	r0, [r3, #1]
    2df8:	0a02      	lsrs	r2, r0, #8
    2dfa:	709a      	strb	r2, [r3, #2]
    2dfc:	0c02      	lsrs	r2, r0, #16
    2dfe:	70da      	strb	r2, [r3, #3]
    2e00:	0e00      	lsrs	r0, r0, #24
    2e02:	7118      	strb	r0, [r3, #4]
					sizeof(NwkFrameHeader_t);
			nwkIb.lock++;
    2e04:	4a08      	ldr	r2, [pc, #32]	; (2e28 <nwkFrameAlloc+0x6c>)
    2e06:	2358      	movs	r3, #88	; 0x58
    2e08:	5ad1      	ldrh	r1, [r2, r3]
    2e0a:	3101      	adds	r1, #1
    2e0c:	52d1      	strh	r1, [r2, r3]
			return &nwkFrameFrames[i];
    2e0e:	e004      	b.n	2e1a <nwkFrameAlloc+0x5e>
    2e10:	3301      	adds	r3, #1
    2e12:	328d      	adds	r2, #141	; 0x8d
*  @brief Allocates an empty frame from the buffer pool
*  @return Pointer to the frame or @c NULL if there are no free frames
*****************************************************************************/
NwkFrame_t *nwkFrameAlloc(void)
{
	for (uint8_t i = 0; i < NWK_BUFFERS_AMOUNT; i++) {
    2e14:	2b0a      	cmp	r3, #10
    2e16:	d1d9      	bne.n	2dcc <nwkFrameAlloc+0x10>
					sizeof(NwkFrameHeader_t);
			nwkIb.lock++;
			return &nwkFrameFrames[i];
		}
	}
	return NULL;
    2e18:	2400      	movs	r4, #0
}
    2e1a:	1c20      	adds	r0, r4, #0
    2e1c:	bd70      	pop	{r4, r5, r6, pc}
    2e1e:	46c0      	nop			; (mov r8, r8)
    2e20:	200002a4 	.word	0x200002a4
    2e24:	0000575b 	.word	0x0000575b
    2e28:	20000e80 	.word	0x20000e80

00002e2c <nwkFrameFree>:
*  @brief Frees a @a frame and returns it to the buffer pool
*  @param[in] frame Pointer to the frame to be freed
*****************************************************************************/
void nwkFrameFree(NwkFrame_t *frame)
{
	frame->state = NWK_FRAME_STATE_FREE;
    2e2c:	2300      	movs	r3, #0
    2e2e:	7003      	strb	r3, [r0, #0]
	nwkIb.lock--;
    2e30:	4a02      	ldr	r2, [pc, #8]	; (2e3c <nwkFrameFree+0x10>)
    2e32:	2358      	movs	r3, #88	; 0x58
    2e34:	5ad1      	ldrh	r1, [r2, r3]
    2e36:	3901      	subs	r1, #1
    2e38:	52d1      	strh	r1, [r2, r3]
}
    2e3a:	4770      	bx	lr
    2e3c:	20000e80 	.word	0x20000e80

00002e40 <nwkFrameNext>:
*  @param[in] frame Pointer to the current frame or @c NULL for the first frame
*  @return Next allocated frame or @c NULL if there are no more frames
*****************************************************************************/
NwkFrame_t *nwkFrameNext(NwkFrame_t *frame)
{
	if (NULL == frame) {
    2e40:	2800      	cmp	r0, #0
    2e42:	d006      	beq.n	2e52 <nwkFrameNext+0x12>
		frame = nwkFrameFrames;
	} else {
		frame++;
    2e44:	308d      	adds	r0, #141	; 0x8d
	}

	for (; frame < &nwkFrameFrames[NWK_BUFFERS_AMOUNT]; frame++) {
    2e46:	4b0c      	ldr	r3, [pc, #48]	; (2e78 <nwkFrameNext+0x38>)
    2e48:	4a0c      	ldr	r2, [pc, #48]	; (2e7c <nwkFrameNext+0x3c>)
    2e4a:	189b      	adds	r3, r3, r2
    2e4c:	4298      	cmp	r0, r3
    2e4e:	d301      	bcc.n	2e54 <nwkFrameNext+0x14>
    2e50:	e00f      	b.n	2e72 <nwkFrameNext+0x32>
*  @return Next allocated frame or @c NULL if there are no more frames
*****************************************************************************/
NwkFrame_t *nwkFrameNext(NwkFrame_t *frame)
{
	if (NULL == frame) {
		frame = nwkFrameFrames;
    2e52:	4809      	ldr	r0, [pc, #36]	; (2e78 <nwkFrameNext+0x38>)
	} else {
		frame++;
	}

	for (; frame < &nwkFrameFrames[NWK_BUFFERS_AMOUNT]; frame++) {
		if (NWK_FRAME_STATE_FREE != frame->state) {
    2e54:	7803      	ldrb	r3, [r0, #0]
    2e56:	2b00      	cmp	r3, #0
    2e58:	d10c      	bne.n	2e74 <nwkFrameNext+0x34>
		frame = nwkFrameFrames;
	} else {
		frame++;
	}

	for (; frame < &nwkFrameFrames[NWK_BUFFERS_AMOUNT]; frame++) {
    2e5a:	4a07      	ldr	r2, [pc, #28]	; (2e78 <nwkFrameNext+0x38>)
    2e5c:	4b07      	ldr	r3, [pc, #28]	; (2e7c <nwkFrameNext+0x3c>)
    2e5e:	18d2      	adds	r2, r2, r3
    2e60:	e002      	b.n	2e68 <nwkFrameNext+0x28>
		if (NWK_FRAME_STATE_FREE != frame->state) {
    2e62:	7803      	ldrb	r3, [r0, #0]
    2e64:	2b00      	cmp	r3, #0
    2e66:	d105      	bne.n	2e74 <nwkFrameNext+0x34>
		frame = nwkFrameFrames;
	} else {
		frame++;
	}

	for (; frame < &nwkFrameFrames[NWK_BUFFERS_AMOUNT]; frame++) {
    2e68:	308d      	adds	r0, #141	; 0x8d
    2e6a:	4290      	cmp	r0, r2
    2e6c:	d3f9      	bcc.n	2e62 <nwkFrameNext+0x22>
		if (NWK_FRAME_STATE_FREE != frame->state) {
			return frame;
		}
	}

	return NULL;
    2e6e:	2000      	movs	r0, #0
    2e70:	e000      	b.n	2e74 <nwkFrameNext+0x34>
    2e72:	2000      	movs	r0, #0
}
    2e74:	4770      	bx	lr
    2e76:	46c0      	nop			; (mov r8, r8)
    2e78:	200002a4 	.word	0x200002a4
    2e7c:	00000582 	.word	0x00000582

00002e80 <nwkFrameCommandInit>:
*  @brief Sets default parameters for the the command @a frame
*  @param[in] frame Pointer to the command frame
*****************************************************************************/
void nwkFrameCommandInit(NwkFrame_t *frame)
{
	frame->tx.status = NWK_SUCCESS_STATUS;
    2e80:	2200      	movs	r2, #0
    2e82:	2385      	movs	r3, #133	; 0x85
    2e84:	54c2      	strb	r2, [r0, r3]
	frame->header.nwkSeq = ++nwkIb.nwkSeqNum;
    2e86:	4b05      	ldr	r3, [pc, #20]	; (2e9c <nwkFrameCommandInit+0x1c>)
    2e88:	791a      	ldrb	r2, [r3, #4]
    2e8a:	3201      	adds	r2, #1
    2e8c:	b2d2      	uxtb	r2, r2
    2e8e:	711a      	strb	r2, [r3, #4]
    2e90:	7302      	strb	r2, [r0, #12]
	frame->header.nwkSrcAddr = nwkIb.addr;
    2e92:	781a      	ldrb	r2, [r3, #0]
    2e94:	7342      	strb	r2, [r0, #13]
    2e96:	785b      	ldrb	r3, [r3, #1]
    2e98:	7383      	strb	r3, [r0, #14]
#ifdef NWK_ENABLE_SECURE_COMMANDS
	frame->header.nwkFcf.security = 1;
#endif
}
    2e9a:	4770      	bx	lr
    2e9c:	20000e80 	.word	0x20000e80

00002ea0 <nwkRouteInit>:

/*************************************************************************//**
*  @brief Initializes the Routing module
*****************************************************************************/
void nwkRouteInit(void)
{
    2ea0:	b5f0      	push	{r4, r5, r6, r7, lr}
    2ea2:	4a09      	ldr	r2, [pc, #36]	; (2ec8 <nwkRouteInit+0x28>)
    2ea4:	3202      	adds	r2, #2
    2ea6:	2300      	movs	r3, #0
	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++) {
		nwkRouteTable[i].dstAddr = NWK_ROUTE_UNKNOWN;
    2ea8:	2701      	movs	r7, #1
    2eaa:	427f      	negs	r7, r7
		nwkRouteTable[i].fixed = 0;
    2eac:	4806      	ldr	r0, [pc, #24]	; (2ec8 <nwkRouteInit+0x28>)
    2eae:	2601      	movs	r6, #1
		nwkRouteTable[i].rank = 0;
    2eb0:	2500      	movs	r5, #0
*  @brief Initializes the Routing module
*****************************************************************************/
void nwkRouteInit(void)
{
	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++) {
		nwkRouteTable[i].dstAddr = NWK_ROUTE_UNKNOWN;
    2eb2:	8017      	strh	r7, [r2, #0]
		nwkRouteTable[i].fixed = 0;
    2eb4:	00d9      	lsls	r1, r3, #3
    2eb6:	5c0c      	ldrb	r4, [r1, r0]
    2eb8:	43b4      	bics	r4, r6
    2eba:	540c      	strb	r4, [r1, r0]
		nwkRouteTable[i].rank = 0;
    2ebc:	7115      	strb	r5, [r2, #4]
    2ebe:	3301      	adds	r3, #1
    2ec0:	3208      	adds	r2, #8
/*************************************************************************//**
*  @brief Initializes the Routing module
*****************************************************************************/
void nwkRouteInit(void)
{
	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++) {
    2ec2:	2b64      	cmp	r3, #100	; 0x64
    2ec4:	d1f5      	bne.n	2eb2 <nwkRouteInit+0x12>
		nwkRouteTable[i].dstAddr = NWK_ROUTE_UNKNOWN;
		nwkRouteTable[i].fixed = 0;
		nwkRouteTable[i].rank = 0;
	}
}
    2ec6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2ec8:	20000828 	.word	0x20000828

00002ecc <NWK_RouteFindEntry>:

/*************************************************************************//**
*****************************************************************************/
NWK_RouteTableEntry_t *NWK_RouteFindEntry(uint16_t dst, uint8_t multicast)
{
    2ecc:	b570      	push	{r4, r5, r6, lr}
    2ece:	4a0b      	ldr	r2, [pc, #44]	; (2efc <NWK_RouteFindEntry+0x30>)
    2ed0:	3202      	adds	r2, #2
    2ed2:	2300      	movs	r3, #0
	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++) {
		if (nwkRouteTable[i].dstAddr == dst &&
				nwkRouteTable[i].multicast == multicast) {
    2ed4:	4e09      	ldr	r6, [pc, #36]	; (2efc <NWK_RouteFindEntry+0x30>)
/*************************************************************************//**
*****************************************************************************/
NWK_RouteTableEntry_t *NWK_RouteFindEntry(uint16_t dst, uint8_t multicast)
{
	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++) {
		if (nwkRouteTable[i].dstAddr == dst &&
    2ed6:	8814      	ldrh	r4, [r2, #0]
    2ed8:	4284      	cmp	r4, r0
    2eda:	d109      	bne.n	2ef0 <NWK_RouteFindEntry+0x24>
				nwkRouteTable[i].multicast == multicast) {
    2edc:	00dc      	lsls	r4, r3, #3
    2ede:	5da4      	ldrb	r4, [r4, r6]
    2ee0:	07a4      	lsls	r4, r4, #30
    2ee2:	0fe4      	lsrs	r4, r4, #31
/*************************************************************************//**
*****************************************************************************/
NWK_RouteTableEntry_t *NWK_RouteFindEntry(uint16_t dst, uint8_t multicast)
{
	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++) {
		if (nwkRouteTable[i].dstAddr == dst &&
    2ee4:	428c      	cmp	r4, r1
    2ee6:	d103      	bne.n	2ef0 <NWK_RouteFindEntry+0x24>
				nwkRouteTable[i].multicast == multicast) {
			return &nwkRouteTable[i];
    2ee8:	00dd      	lsls	r5, r3, #3
    2eea:	4804      	ldr	r0, [pc, #16]	; (2efc <NWK_RouteFindEntry+0x30>)
    2eec:	1940      	adds	r0, r0, r5
    2eee:	e004      	b.n	2efa <NWK_RouteFindEntry+0x2e>
    2ef0:	3301      	adds	r3, #1
    2ef2:	3208      	adds	r2, #8

/*************************************************************************//**
*****************************************************************************/
NWK_RouteTableEntry_t *NWK_RouteFindEntry(uint16_t dst, uint8_t multicast)
{
	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++) {
    2ef4:	2b64      	cmp	r3, #100	; 0x64
    2ef6:	d1ee      	bne.n	2ed6 <NWK_RouteFindEntry+0xa>
				nwkRouteTable[i].multicast == multicast) {
			return &nwkRouteTable[i];
		}
	}

	return NULL;
    2ef8:	2000      	movs	r0, #0
}
    2efa:	bd70      	pop	{r4, r5, r6, pc}
    2efc:	20000828 	.word	0x20000828

00002f00 <NWK_RouteNewEntry>:

/*************************************************************************//**
*****************************************************************************/
NWK_RouteTableEntry_t *NWK_RouteNewEntry(void)
{
    2f00:	b510      	push	{r4, lr}
	NWK_RouteTableEntry_t *iter = nwkRouteTable;
	NWK_RouteTableEntry_t *entry = NULL;
    2f02:	2200      	movs	r2, #0

/*************************************************************************//**
*****************************************************************************/
NWK_RouteTableEntry_t *NWK_RouteNewEntry(void)
{
	NWK_RouteTableEntry_t *iter = nwkRouteTable;
    2f04:	4810      	ldr	r0, [pc, #64]	; (2f48 <NWK_RouteNewEntry+0x48>)
	NWK_RouteTableEntry_t *entry = NULL;

	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++, iter++) {
    2f06:	24c8      	movs	r4, #200	; 0xc8
    2f08:	00a4      	lsls	r4, r4, #2
    2f0a:	1901      	adds	r1, r0, r4
		if (iter->fixed) {
    2f0c:	7803      	ldrb	r3, [r0, #0]
    2f0e:	07dc      	lsls	r4, r3, #31
    2f10:	d40b      	bmi.n	2f2a <NWK_RouteNewEntry+0x2a>
			continue;
		}

		if (0 == iter->rank) {
    2f12:	7983      	ldrb	r3, [r0, #6]
    2f14:	2b00      	cmp	r3, #0
    2f16:	d00c      	beq.n	2f32 <NWK_RouteNewEntry+0x32>
			entry = iter;
			break;
		}

		if (NULL == entry || iter->rank < entry->rank) {
    2f18:	2a00      	cmp	r2, #0
    2f1a:	d003      	beq.n	2f24 <NWK_RouteNewEntry+0x24>
    2f1c:	7994      	ldrb	r4, [r2, #6]
    2f1e:	429c      	cmp	r4, r3
    2f20:	d802      	bhi.n	2f28 <NWK_RouteNewEntry+0x28>
    2f22:	e002      	b.n	2f2a <NWK_RouteNewEntry+0x2a>
    2f24:	1c02      	adds	r2, r0, #0
    2f26:	e000      	b.n	2f2a <NWK_RouteNewEntry+0x2a>
    2f28:	1c02      	adds	r2, r0, #0
NWK_RouteTableEntry_t *NWK_RouteNewEntry(void)
{
	NWK_RouteTableEntry_t *iter = nwkRouteTable;
	NWK_RouteTableEntry_t *entry = NULL;

	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++, iter++) {
    2f2a:	3008      	adds	r0, #8
    2f2c:	4288      	cmp	r0, r1
    2f2e:	d1ed      	bne.n	2f0c <NWK_RouteNewEntry+0xc>
    2f30:	1c10      	adds	r0, r2, #0
		if (NULL == entry || iter->rank < entry->rank) {
			entry = iter;
		}
	}

	entry->multicast = 0;
    2f32:	7803      	ldrb	r3, [r0, #0]
	entry->score = NWK_ROUTE_DEFAULT_SCORE;
    2f34:	2202      	movs	r2, #2
    2f36:	4393      	bics	r3, r2
    2f38:	220f      	movs	r2, #15
    2f3a:	4013      	ands	r3, r2
    2f3c:	2230      	movs	r2, #48	; 0x30
    2f3e:	4313      	orrs	r3, r2
    2f40:	7003      	strb	r3, [r0, #0]
	entry->rank = NWK_ROUTE_DEFAULT_RANK;
    2f42:	2380      	movs	r3, #128	; 0x80
    2f44:	7183      	strb	r3, [r0, #6]

	return entry;
}
    2f46:	bd10      	pop	{r4, pc}
    2f48:	20000828 	.word	0x20000828

00002f4c <NWK_RouteFreeEntry>:

/*************************************************************************//**
*****************************************************************************/
void NWK_RouteFreeEntry(NWK_RouteTableEntry_t *entry)
{
	if (entry->fixed) {
    2f4c:	7803      	ldrb	r3, [r0, #0]
    2f4e:	07da      	lsls	r2, r3, #31
    2f50:	d404      	bmi.n	2f5c <NWK_RouteFreeEntry+0x10>
		return;
	}

	entry->dstAddr = NWK_ROUTE_UNKNOWN;
    2f52:	2301      	movs	r3, #1
    2f54:	425b      	negs	r3, r3
    2f56:	8043      	strh	r3, [r0, #2]
	entry->rank = 0;
    2f58:	2300      	movs	r3, #0
    2f5a:	7183      	strb	r3, [r0, #6]
}
    2f5c:	4770      	bx	lr
    2f5e:	46c0      	nop			; (mov r8, r8)

00002f60 <NWK_RouteNextHop>:

/*************************************************************************//**
*****************************************************************************/
uint16_t NWK_RouteNextHop(uint16_t dst, uint8_t multicast)
{
    2f60:	b508      	push	{r3, lr}
	NWK_RouteTableEntry_t *entry;

	entry = NWK_RouteFindEntry(dst, multicast);
    2f62:	4b04      	ldr	r3, [pc, #16]	; (2f74 <NWK_RouteNextHop+0x14>)
    2f64:	4798      	blx	r3
	if (entry) {
    2f66:	2800      	cmp	r0, #0
    2f68:	d001      	beq.n	2f6e <NWK_RouteNextHop+0xe>
		return entry->nextHopAddr;
    2f6a:	8880      	ldrh	r0, [r0, #4]
    2f6c:	e000      	b.n	2f70 <NWK_RouteNextHop+0x10>
	}

	return NWK_ROUTE_UNKNOWN;
    2f6e:	4802      	ldr	r0, [pc, #8]	; (2f78 <NWK_RouteNextHop+0x18>)
}
    2f70:	bd08      	pop	{r3, pc}
    2f72:	46c0      	nop			; (mov r8, r8)
    2f74:	00002ecd 	.word	0x00002ecd
    2f78:	0000ffff 	.word	0x0000ffff

00002f7c <nwkRouteUpdateEntry>:

/*************************************************************************//**
*****************************************************************************/
void nwkRouteUpdateEntry(uint16_t dst, uint8_t multicast, uint16_t nextHop,
		uint8_t lqi)
{
    2f7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2f7e:	1c06      	adds	r6, r0, #0
    2f80:	1c0d      	adds	r5, r1, #0
    2f82:	1c14      	adds	r4, r2, #0
    2f84:	1c1f      	adds	r7, r3, #0
	NWK_RouteTableEntry_t *entry;

	entry = NWK_RouteFindEntry(dst, multicast);
    2f86:	4b0c      	ldr	r3, [pc, #48]	; (2fb8 <nwkRouteUpdateEntry+0x3c>)
    2f88:	4798      	blx	r3

	if (NULL == entry) {
    2f8a:	2800      	cmp	r0, #0
    2f8c:	d101      	bne.n	2f92 <nwkRouteUpdateEntry+0x16>
		entry = NWK_RouteNewEntry();
    2f8e:	4b0b      	ldr	r3, [pc, #44]	; (2fbc <nwkRouteUpdateEntry+0x40>)
    2f90:	4798      	blx	r3
	}

	entry->dstAddr = dst;
    2f92:	8046      	strh	r6, [r0, #2]
	entry->nextHopAddr = nextHop;
    2f94:	8084      	strh	r4, [r0, #4]
	entry->multicast = multicast;
    2f96:	2301      	movs	r3, #1
    2f98:	401d      	ands	r5, r3
    2f9a:	006b      	lsls	r3, r5, #1
    2f9c:	7805      	ldrb	r5, [r0, #0]
    2f9e:	2202      	movs	r2, #2
    2fa0:	4395      	bics	r5, r2
	entry->score = NWK_ROUTE_DEFAULT_SCORE;
    2fa2:	431d      	orrs	r5, r3
    2fa4:	230f      	movs	r3, #15
    2fa6:	401d      	ands	r5, r3
    2fa8:	2330      	movs	r3, #48	; 0x30
    2faa:	431d      	orrs	r5, r3
    2fac:	7005      	strb	r5, [r0, #0]
	entry->rank = NWK_ROUTE_DEFAULT_RANK;
    2fae:	2380      	movs	r3, #128	; 0x80
    2fb0:	7183      	strb	r3, [r0, #6]
	entry->lqi = lqi;
    2fb2:	71c7      	strb	r7, [r0, #7]
}
    2fb4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    2fb6:	46c0      	nop			; (mov r8, r8)
    2fb8:	00002ecd 	.word	0x00002ecd
    2fbc:	00002f01 	.word	0x00002f01

00002fc0 <nwkRouteRemove>:

/*************************************************************************//**
*****************************************************************************/
void nwkRouteRemove(uint16_t dst, uint8_t multicast)
{
    2fc0:	b508      	push	{r3, lr}
	NWK_RouteTableEntry_t *entry;

	entry = NWK_RouteFindEntry(dst, multicast);
    2fc2:	4b03      	ldr	r3, [pc, #12]	; (2fd0 <nwkRouteRemove+0x10>)
    2fc4:	4798      	blx	r3
	if (entry) {
    2fc6:	2800      	cmp	r0, #0
    2fc8:	d001      	beq.n	2fce <nwkRouteRemove+0xe>
		NWK_RouteFreeEntry(entry);
    2fca:	4b02      	ldr	r3, [pc, #8]	; (2fd4 <nwkRouteRemove+0x14>)
    2fcc:	4798      	blx	r3
	}
}
    2fce:	bd08      	pop	{r3, pc}
    2fd0:	00002ecd 	.word	0x00002ecd
    2fd4:	00002f4d 	.word	0x00002f4d

00002fd8 <nwkRouteFrameReceived>:

	entry->lqi = frame->rx.lqi;
#else
	(void)frame;
#endif
}
    2fd8:	4770      	bx	lr
    2fda:	46c0      	nop			; (mov r8, r8)

00002fdc <nwkRouteFrameSent>:

/*************************************************************************//**
*****************************************************************************/
void nwkRouteFrameSent(NwkFrame_t *frame)
{
    2fdc:	b510      	push	{r4, lr}
    2fde:	1c04      	adds	r4, r0, #0
	NWK_RouteTableEntry_t *entry;

	if (NWK_BROADCAST_ADDR == frame->header.nwkDstAddr) {
    2fe0:	7bc3      	ldrb	r3, [r0, #15]
    2fe2:	7c00      	ldrb	r0, [r0, #16]
    2fe4:	0200      	lsls	r0, r0, #8
    2fe6:	4318      	orrs	r0, r3
    2fe8:	4b1b      	ldr	r3, [pc, #108]	; (3058 <nwkRouteFrameSent+0x7c>)
    2fea:	4298      	cmp	r0, r3
    2fec:	d032      	beq.n	3054 <nwkRouteFrameSent+0x78>
		return;
	}

	entry = NWK_RouteFindEntry(frame->header.nwkDstAddr,
			frame->header.nwkFcf.multicast);
    2fee:	7ae1      	ldrb	r1, [r4, #11]
    2ff0:	0709      	lsls	r1, r1, #28

	if (NWK_BROADCAST_ADDR == frame->header.nwkDstAddr) {
		return;
	}

	entry = NWK_RouteFindEntry(frame->header.nwkDstAddr,
    2ff2:	0fc9      	lsrs	r1, r1, #31
    2ff4:	4b19      	ldr	r3, [pc, #100]	; (305c <nwkRouteFrameSent+0x80>)
    2ff6:	4798      	blx	r3
			frame->header.nwkFcf.multicast);

	if (NULL == entry || entry->fixed) {
    2ff8:	2800      	cmp	r0, #0
    2ffa:	d02b      	beq.n	3054 <nwkRouteFrameSent+0x78>
    2ffc:	7803      	ldrb	r3, [r0, #0]
    2ffe:	07da      	lsls	r2, r3, #31
    3000:	d428      	bmi.n	3054 <nwkRouteFrameSent+0x78>
		return;
	}

	if (NWK_SUCCESS_STATUS == frame->tx.status) {
    3002:	2385      	movs	r3, #133	; 0x85
    3004:	5ce3      	ldrb	r3, [r4, r3]
    3006:	2b00      	cmp	r3, #0
    3008:	d117      	bne.n	303a <nwkRouteFrameSent+0x5e>
		entry->score = NWK_ROUTE_DEFAULT_SCORE;
    300a:	7803      	ldrb	r3, [r0, #0]
    300c:	220f      	movs	r2, #15
    300e:	4013      	ands	r3, r2
    3010:	2230      	movs	r2, #48	; 0x30
    3012:	4313      	orrs	r3, r2
    3014:	7003      	strb	r3, [r0, #0]

		if (NWK_ROUTE_MAX_RANK == ++entry->rank) {
    3016:	7983      	ldrb	r3, [r0, #6]
    3018:	3301      	adds	r3, #1
    301a:	b2db      	uxtb	r3, r3
    301c:	7183      	strb	r3, [r0, #6]
    301e:	2bff      	cmp	r3, #255	; 0xff
    3020:	d118      	bne.n	3054 <nwkRouteFrameSent+0x78>
    3022:	490f      	ldr	r1, [pc, #60]	; (3060 <nwkRouteFrameSent+0x84>)
    3024:	1d8b      	adds	r3, r1, #6
    3026:	4a0f      	ldr	r2, [pc, #60]	; (3064 <nwkRouteFrameSent+0x88>)
    3028:	1889      	adds	r1, r1, r2
/*************************************************************************//**
*****************************************************************************/
static void nwkRouteNormalizeRanks(void)
{
	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++) {
		nwkRouteTable[i].rank = (nwkRouteTable[i].rank >> 1) + 1;
    302a:	781a      	ldrb	r2, [r3, #0]
    302c:	0852      	lsrs	r2, r2, #1
    302e:	3201      	adds	r2, #1
    3030:	701a      	strb	r2, [r3, #0]
    3032:	3308      	adds	r3, #8

/*************************************************************************//**
*****************************************************************************/
static void nwkRouteNormalizeRanks(void)
{
	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++) {
    3034:	428b      	cmp	r3, r1
    3036:	d1f8      	bne.n	302a <nwkRouteFrameSent+0x4e>
    3038:	e00c      	b.n	3054 <nwkRouteFrameSent+0x78>

		if (NWK_ROUTE_MAX_RANK == ++entry->rank) {
			nwkRouteNormalizeRanks();
		}
	} else {
		if (0 == --entry->score) {
    303a:	7802      	ldrb	r2, [r0, #0]
    303c:	0913      	lsrs	r3, r2, #4
    303e:	330f      	adds	r3, #15
    3040:	210f      	movs	r1, #15
    3042:	400b      	ands	r3, r1
    3044:	011c      	lsls	r4, r3, #4
    3046:	400a      	ands	r2, r1
    3048:	4322      	orrs	r2, r4
    304a:	7002      	strb	r2, [r0, #0]
    304c:	2b00      	cmp	r3, #0
    304e:	d101      	bne.n	3054 <nwkRouteFrameSent+0x78>
			NWK_RouteFreeEntry(entry);
    3050:	4b05      	ldr	r3, [pc, #20]	; (3068 <nwkRouteFrameSent+0x8c>)
    3052:	4798      	blx	r3
		}
	}
}
    3054:	bd10      	pop	{r4, pc}
    3056:	46c0      	nop			; (mov r8, r8)
    3058:	0000ffff 	.word	0x0000ffff
    305c:	00002ecd 	.word	0x00002ecd
    3060:	20000828 	.word	0x20000828
    3064:	00000326 	.word	0x00000326
    3068:	00002f4d 	.word	0x00002f4d

0000306c <nwkRoutePrepareTx>:

/*************************************************************************//**
*****************************************************************************/
void nwkRoutePrepareTx(NwkFrame_t *frame)
{
    306c:	b538      	push	{r3, r4, r5, lr}
    306e:	1c04      	adds	r4, r0, #0
	NwkFrameHeader_t *header = &frame->header;

	if (NWK_BROADCAST_ADDR == header->nwkDstAddr) {
    3070:	7bc2      	ldrb	r2, [r0, #15]
    3072:	7c00      	ldrb	r0, [r0, #16]
    3074:	0200      	lsls	r0, r0, #8
    3076:	4310      	orrs	r0, r2
    3078:	4b0e      	ldr	r3, [pc, #56]	; (30b4 <nwkRoutePrepareTx+0x48>)
    307a:	4298      	cmp	r0, r3
    307c:	d104      	bne.n	3088 <nwkRoutePrepareTx+0x1c>
		header->macDstAddr = NWK_BROADCAST_ADDR;
    307e:	2301      	movs	r3, #1
    3080:	425b      	negs	r3, r3
    3082:	71e3      	strb	r3, [r4, #7]
    3084:	7223      	strb	r3, [r4, #8]
    3086:	e014      	b.n	30b2 <nwkRoutePrepareTx+0x46>
	} else if (header->nwkFcf.linkLocal) {
    3088:	7ae3      	ldrb	r3, [r4, #11]
    308a:	075a      	lsls	r2, r3, #29
    308c:	d503      	bpl.n	3096 <nwkRoutePrepareTx+0x2a>
		header->macDstAddr = header->nwkDstAddr;
    308e:	71e0      	strb	r0, [r4, #7]
    3090:	0a00      	lsrs	r0, r0, #8
    3092:	7220      	strb	r0, [r4, #8]
    3094:	e00d      	b.n	30b2 <nwkRoutePrepareTx+0x46>
	}
#endif

	else {
		header->macDstAddr = NWK_RouteNextHop(header->nwkDstAddr,
				header->nwkFcf.multicast);
    3096:	7ae1      	ldrb	r1, [r4, #11]
    3098:	0709      	lsls	r1, r1, #28
		header->nwkFcf.linkLocal = 1;
	}
#endif

	else {
		header->macDstAddr = NWK_RouteNextHop(header->nwkDstAddr,
    309a:	0fc9      	lsrs	r1, r1, #31
    309c:	4b06      	ldr	r3, [pc, #24]	; (30b8 <nwkRoutePrepareTx+0x4c>)
    309e:	4798      	blx	r3
    30a0:	71e0      	strb	r0, [r4, #7]
    30a2:	0a03      	lsrs	r3, r0, #8
    30a4:	7223      	strb	r3, [r4, #8]
				header->nwkFcf.multicast);

  #ifdef NWK_ENABLE_ROUTE_DISCOVERY
		if (NWK_ROUTE_UNKNOWN == header->macDstAddr) {
    30a6:	4b03      	ldr	r3, [pc, #12]	; (30b4 <nwkRoutePrepareTx+0x48>)
    30a8:	4298      	cmp	r0, r3
    30aa:	d102      	bne.n	30b2 <nwkRoutePrepareTx+0x46>
			nwkRouteDiscoveryRequest(frame);
    30ac:	1c20      	adds	r0, r4, #0
    30ae:	4b03      	ldr	r3, [pc, #12]	; (30bc <nwkRoutePrepareTx+0x50>)
    30b0:	4798      	blx	r3
		}

  #endif
	}
}
    30b2:	bd38      	pop	{r3, r4, r5, pc}
    30b4:	0000ffff 	.word	0x0000ffff
    30b8:	00002f61 	.word	0x00002f61
    30bc:	00003449 	.word	0x00003449

000030c0 <nwkRouteFrame>:

/*************************************************************************//**
*****************************************************************************/
void nwkRouteFrame(NwkFrame_t *frame)
{
    30c0:	b5f0      	push	{r4, r5, r6, r7, lr}
    30c2:	4647      	mov	r7, r8
    30c4:	b480      	push	{r7}
    30c6:	1c04      	adds	r4, r0, #0
	NwkFrameHeader_t *header = &frame->header;

	if (NWK_ROUTE_UNKNOWN !=
			NWK_RouteNextHop(header->nwkDstAddr,
    30c8:	7bc2      	ldrb	r2, [r0, #15]
    30ca:	7c06      	ldrb	r6, [r0, #16]
    30cc:	0236      	lsls	r6, r6, #8
    30ce:	4316      	orrs	r6, r2
			header->nwkFcf.multicast)) {
    30d0:	7ac7      	ldrb	r7, [r0, #11]
    30d2:	073f      	lsls	r7, r7, #28
    30d4:	0fff      	lsrs	r7, r7, #31
void nwkRouteFrame(NwkFrame_t *frame)
{
	NwkFrameHeader_t *header = &frame->header;

	if (NWK_ROUTE_UNKNOWN !=
			NWK_RouteNextHop(header->nwkDstAddr,
    30d6:	b2f9      	uxtb	r1, r7
    30d8:	1c30      	adds	r0, r6, #0
    30da:	4b28      	ldr	r3, [pc, #160]	; (317c <nwkRouteFrame+0xbc>)
    30dc:	4798      	blx	r3
*****************************************************************************/
void nwkRouteFrame(NwkFrame_t *frame)
{
	NwkFrameHeader_t *header = &frame->header;

	if (NWK_ROUTE_UNKNOWN !=
    30de:	4b28      	ldr	r3, [pc, #160]	; (3180 <nwkRouteFrame+0xc0>)
    30e0:	4298      	cmp	r0, r3
    30e2:	d00f      	beq.n	3104 <nwkRouteFrame+0x44>
			NWK_RouteNextHop(header->nwkDstAddr,
			header->nwkFcf.multicast)) {
		frame->tx.confirm = NULL;
    30e4:	2200      	movs	r2, #0
    30e6:	2389      	movs	r3, #137	; 0x89
    30e8:	54e2      	strb	r2, [r4, r3]
    30ea:	238a      	movs	r3, #138	; 0x8a
    30ec:	54e2      	strb	r2, [r4, r3]
    30ee:	238b      	movs	r3, #139	; 0x8b
    30f0:	54e2      	strb	r2, [r4, r3]
    30f2:	238c      	movs	r3, #140	; 0x8c
    30f4:	54e2      	strb	r2, [r4, r3]
		frame->tx.control = NWK_TX_CONTROL_ROUTING;
    30f6:	2202      	movs	r2, #2
    30f8:	2388      	movs	r3, #136	; 0x88
    30fa:	54e2      	strb	r2, [r4, r3]
		nwkTxFrame(frame);
    30fc:	1c20      	adds	r0, r4, #0
    30fe:	4b21      	ldr	r3, [pc, #132]	; (3184 <nwkRouteFrame+0xc4>)
    3100:	4798      	blx	r3
    3102:	e038      	b.n	3176 <nwkRouteFrame+0xb6>
	} else {
		nwkRouteSendRouteError(header->nwkSrcAddr, header->nwkDstAddr,
    3104:	7b62      	ldrb	r2, [r4, #13]
    3106:	7ba3      	ldrb	r3, [r4, #14]
    3108:	021b      	lsls	r3, r3, #8
    310a:	4313      	orrs	r3, r2
    310c:	4698      	mov	r8, r3
		uint8_t multicast)
{
	NwkFrame_t *frame;
	NwkCommandRouteError_t *command;

	if (NULL == (frame = nwkFrameAlloc())) {
    310e:	4b1e      	ldr	r3, [pc, #120]	; (3188 <nwkRouteFrame+0xc8>)
    3110:	4798      	blx	r3
    3112:	1e05      	subs	r5, r0, #0
    3114:	d02c      	beq.n	3170 <nwkRouteFrame+0xb0>
		return;
	}

	nwkFrameCommandInit(frame);
    3116:	4b1d      	ldr	r3, [pc, #116]	; (318c <nwkRouteFrame+0xcc>)
    3118:	4798      	blx	r3

	frame->size += sizeof(NwkCommandRouteError_t);
    311a:	786b      	ldrb	r3, [r5, #1]
    311c:	3306      	adds	r3, #6
    311e:	706b      	strb	r3, [r5, #1]
	frame->tx.confirm = NULL;
    3120:	2200      	movs	r2, #0
    3122:	2389      	movs	r3, #137	; 0x89
    3124:	54ea      	strb	r2, [r5, r3]
    3126:	238a      	movs	r3, #138	; 0x8a
    3128:	54ea      	strb	r2, [r5, r3]
    312a:	238b      	movs	r3, #139	; 0x8b
    312c:	54ea      	strb	r2, [r5, r3]
    312e:	238c      	movs	r3, #140	; 0x8c
    3130:	54ea      	strb	r2, [r5, r3]

	frame->header.nwkDstAddr = src;
    3132:	21ff      	movs	r1, #255	; 0xff
    3134:	4643      	mov	r3, r8
    3136:	4019      	ands	r1, r3
    3138:	73e9      	strb	r1, [r5, #15]
    313a:	0a1a      	lsrs	r2, r3, #8
    313c:	742a      	strb	r2, [r5, #16]

	command = (NwkCommandRouteError_t *)frame->payload;
    313e:	2381      	movs	r3, #129	; 0x81
    3140:	5ce8      	ldrb	r0, [r5, r3]
    3142:	2382      	movs	r3, #130	; 0x82
    3144:	5ceb      	ldrb	r3, [r5, r3]
    3146:	021b      	lsls	r3, r3, #8
    3148:	4303      	orrs	r3, r0
    314a:	2083      	movs	r0, #131	; 0x83
    314c:	5c28      	ldrb	r0, [r5, r0]
    314e:	0400      	lsls	r0, r0, #16
    3150:	4303      	orrs	r3, r0
    3152:	2084      	movs	r0, #132	; 0x84
    3154:	5c28      	ldrb	r0, [r5, r0]
    3156:	0600      	lsls	r0, r0, #24
    3158:	4303      	orrs	r3, r0
	command->id = NWK_COMMAND_ROUTE_ERROR;
    315a:	2001      	movs	r0, #1
    315c:	7018      	strb	r0, [r3, #0]
	command->srcAddr = src;
    315e:	7059      	strb	r1, [r3, #1]
    3160:	709a      	strb	r2, [r3, #2]
	command->dstAddr = dst;
    3162:	70de      	strb	r6, [r3, #3]
    3164:	0a36      	lsrs	r6, r6, #8
    3166:	711e      	strb	r6, [r3, #4]
	command->multicast = multicast;
    3168:	715f      	strb	r7, [r3, #5]

	nwkTxFrame(frame);
    316a:	1c28      	adds	r0, r5, #0
    316c:	4b05      	ldr	r3, [pc, #20]	; (3184 <nwkRouteFrame+0xc4>)
    316e:	4798      	blx	r3
		frame->tx.control = NWK_TX_CONTROL_ROUTING;
		nwkTxFrame(frame);
	} else {
		nwkRouteSendRouteError(header->nwkSrcAddr, header->nwkDstAddr,
				header->nwkFcf.multicast);
		nwkFrameFree(frame);
    3170:	1c20      	adds	r0, r4, #0
    3172:	4b07      	ldr	r3, [pc, #28]	; (3190 <nwkRouteFrame+0xd0>)
    3174:	4798      	blx	r3
	}
}
    3176:	bc04      	pop	{r2}
    3178:	4690      	mov	r8, r2
    317a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    317c:	00002f61 	.word	0x00002f61
    3180:	0000ffff 	.word	0x0000ffff
    3184:	00003ed9 	.word	0x00003ed9
    3188:	00002dbd 	.word	0x00002dbd
    318c:	00002e81 	.word	0x00002e81
    3190:	00002e2d 	.word	0x00002e2d

00003194 <nwkRouteErrorReceived>:
}

/*************************************************************************//**
*****************************************************************************/
bool nwkRouteErrorReceived(NWK_DataInd_t *ind)
{
    3194:	b508      	push	{r3, lr}
	NwkCommandRouteError_t *command = (NwkCommandRouteError_t *)ind->data;
    3196:	6882      	ldr	r2, [r0, #8]

	if (sizeof(NwkCommandRouteError_t) != ind->size) {
    3198:	7b03      	ldrb	r3, [r0, #12]
		return false;
    319a:	2000      	movs	r0, #0
*****************************************************************************/
bool nwkRouteErrorReceived(NWK_DataInd_t *ind)
{
	NwkCommandRouteError_t *command = (NwkCommandRouteError_t *)ind->data;

	if (sizeof(NwkCommandRouteError_t) != ind->size) {
    319c:	2b06      	cmp	r3, #6
    319e:	d107      	bne.n	31b0 <nwkRouteErrorReceived+0x1c>
		return false;
	}

	nwkRouteRemove(command->dstAddr, command->multicast);
    31a0:	78d3      	ldrb	r3, [r2, #3]
    31a2:	7910      	ldrb	r0, [r2, #4]
    31a4:	0200      	lsls	r0, r0, #8
    31a6:	4318      	orrs	r0, r3
    31a8:	7951      	ldrb	r1, [r2, #5]
    31aa:	4b02      	ldr	r3, [pc, #8]	; (31b4 <nwkRouteErrorReceived+0x20>)
    31ac:	4798      	blx	r3

	return true;
    31ae:	2001      	movs	r0, #1
}
    31b0:	bd08      	pop	{r3, pc}
    31b2:	46c0      	nop			; (mov r8, r8)
    31b4:	00002fc1 	.word	0x00002fc1

000031b8 <nwkRouteDiscoveryFindEntry>:

/*************************************************************************//**
*****************************************************************************/
static NwkRouteDiscoveryTableEntry_t *nwkRouteDiscoveryFindEntry(uint16_t src,
		uint16_t dst, uint8_t multicast)
{
    31b8:	b5f0      	push	{r4, r5, r6, r7, lr}
    31ba:	4b0d      	ldr	r3, [pc, #52]	; (31f0 <nwkRouteDiscoveryFindEntry+0x38>)
    31bc:	2400      	movs	r4, #0
	for (uint8_t i = 0; i < NWK_ROUTE_DISCOVERY_TABLE_SIZE; i++) {
		if (nwkRouteDiscoveryTable[i].timeout > 0 &&
    31be:	895d      	ldrh	r5, [r3, #10]
    31c0:	2d00      	cmp	r5, #0
    31c2:	d00e      	beq.n	31e2 <nwkRouteDiscoveryFindEntry+0x2a>
    31c4:	881d      	ldrh	r5, [r3, #0]
    31c6:	4285      	cmp	r5, r0
    31c8:	d10b      	bne.n	31e2 <nwkRouteDiscoveryFindEntry+0x2a>
				nwkRouteDiscoveryTable[i].srcAddr == src &&
    31ca:	885d      	ldrh	r5, [r3, #2]
    31cc:	428d      	cmp	r5, r1
    31ce:	d108      	bne.n	31e2 <nwkRouteDiscoveryFindEntry+0x2a>
				nwkRouteDiscoveryTable[i].dstAddr == dst &&
    31d0:	791d      	ldrb	r5, [r3, #4]
    31d2:	4295      	cmp	r5, r2
    31d4:	d105      	bne.n	31e2 <nwkRouteDiscoveryFindEntry+0x2a>
				nwkRouteDiscoveryTable[i].multicast ==
				multicast) {
			return &nwkRouteDiscoveryTable[i];
    31d6:	0063      	lsls	r3, r4, #1
    31d8:	191f      	adds	r7, r3, r4
    31da:	00bf      	lsls	r7, r7, #2
    31dc:	4804      	ldr	r0, [pc, #16]	; (31f0 <nwkRouteDiscoveryFindEntry+0x38>)
    31de:	19c0      	adds	r0, r0, r7
    31e0:	e004      	b.n	31ec <nwkRouteDiscoveryFindEntry+0x34>
    31e2:	3401      	adds	r4, #1
    31e4:	330c      	adds	r3, #12
/*************************************************************************//**
*****************************************************************************/
static NwkRouteDiscoveryTableEntry_t *nwkRouteDiscoveryFindEntry(uint16_t src,
		uint16_t dst, uint8_t multicast)
{
	for (uint8_t i = 0; i < NWK_ROUTE_DISCOVERY_TABLE_SIZE; i++) {
    31e6:	2c05      	cmp	r4, #5
    31e8:	d1e9      	bne.n	31be <nwkRouteDiscoveryFindEntry+0x6>
				multicast) {
			return &nwkRouteDiscoveryTable[i];
		}
	}

	return NULL;
    31ea:	2000      	movs	r0, #0
}
    31ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
    31ee:	46c0      	nop			; (mov r8, r8)
    31f0:	20000b5c 	.word	0x20000b5c

000031f4 <nwkRouteDiscoveryNewEntry>:

/*************************************************************************//**
*****************************************************************************/
static NwkRouteDiscoveryTableEntry_t *nwkRouteDiscoveryNewEntry(void)
{
    31f4:	b510      	push	{r4, lr}
	NwkRouteDiscoveryTableEntry_t *entry = NULL;

	for (uint8_t i = 0; i < NWK_ROUTE_DISCOVERY_TABLE_SIZE; i++) {
		if (0 == nwkRouteDiscoveryTable[i].timeout) {
    31f6:	4b11      	ldr	r3, [pc, #68]	; (323c <nwkRouteDiscoveryNewEntry+0x48>)
    31f8:	895b      	ldrh	r3, [r3, #10]
    31fa:	2b00      	cmp	r3, #0
    31fc:	d007      	beq.n	320e <nwkRouteDiscoveryNewEntry+0x1a>
    31fe:	4a0f      	ldr	r2, [pc, #60]	; (323c <nwkRouteDiscoveryNewEntry+0x48>)
    3200:	3216      	adds	r2, #22
    3202:	2301      	movs	r3, #1
    3204:	1c18      	adds	r0, r3, #0
    3206:	8811      	ldrh	r1, [r2, #0]
    3208:	2900      	cmp	r1, #0
    320a:	d110      	bne.n	322e <nwkRouteDiscoveryNewEntry+0x3a>
    320c:	e000      	b.n	3210 <nwkRouteDiscoveryNewEntry+0x1c>
    320e:	2000      	movs	r0, #0
			entry = &nwkRouteDiscoveryTable[i];
    3210:	0044      	lsls	r4, r0, #1
    3212:	1820      	adds	r0, r4, r0
    3214:	0080      	lsls	r0, r0, #2
    3216:	4c09      	ldr	r4, [pc, #36]	; (323c <nwkRouteDiscoveryNewEntry+0x48>)
    3218:	1824      	adds	r4, r4, r0
			break;
		}
	}

	if (entry) {
		entry->forwardLinkQuality = NWK_ROUTE_DISCOVERY_NO_LINK;
    321a:	2300      	movs	r3, #0
    321c:	7223      	strb	r3, [r4, #8]
		entry->reverseLinkQuality = NWK_ROUTE_DISCOVERY_NO_LINK;
    321e:	7263      	strb	r3, [r4, #9]
		entry->timeout = NWK_ROUTE_DISCOVERY_TIMEOUT;
    3220:	23fa      	movs	r3, #250	; 0xfa
    3222:	009b      	lsls	r3, r3, #2
    3224:	8163      	strh	r3, [r4, #10]
		SYS_TimerStart(&nwkRouteDiscoveryTimer);
    3226:	4806      	ldr	r0, [pc, #24]	; (3240 <nwkRouteDiscoveryNewEntry+0x4c>)
    3228:	4b06      	ldr	r3, [pc, #24]	; (3244 <nwkRouteDiscoveryNewEntry+0x50>)
    322a:	4798      	blx	r3
    322c:	e004      	b.n	3238 <nwkRouteDiscoveryNewEntry+0x44>
    322e:	3301      	adds	r3, #1
    3230:	320c      	adds	r2, #12
*****************************************************************************/
static NwkRouteDiscoveryTableEntry_t *nwkRouteDiscoveryNewEntry(void)
{
	NwkRouteDiscoveryTableEntry_t *entry = NULL;

	for (uint8_t i = 0; i < NWK_ROUTE_DISCOVERY_TABLE_SIZE; i++) {
    3232:	2b05      	cmp	r3, #5
    3234:	d1e6      	bne.n	3204 <nwkRouteDiscoveryNewEntry+0x10>

/*************************************************************************//**
*****************************************************************************/
static NwkRouteDiscoveryTableEntry_t *nwkRouteDiscoveryNewEntry(void)
{
	NwkRouteDiscoveryTableEntry_t *entry = NULL;
    3236:	2400      	movs	r4, #0
		entry->timeout = NWK_ROUTE_DISCOVERY_TIMEOUT;
		SYS_TimerStart(&nwkRouteDiscoveryTimer);
	}

	return entry;
}
    3238:	1c20      	adds	r0, r4, #0
    323a:	bd10      	pop	{r4, pc}
    323c:	20000b5c 	.word	0x20000b5c
    3240:	20000b48 	.word	0x20000b48
    3244:	00004605 	.word	0x00004605

00003248 <nwkRouteDiscoveryTimerHandler>:

/*************************************************************************//**
*****************************************************************************/
static void nwkRouteDiscoveryTimerHandler(SYS_Timer_t *timer)
{
    3248:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    324a:	465f      	mov	r7, fp
    324c:	4656      	mov	r6, sl
    324e:	464d      	mov	r5, r9
    3250:	4644      	mov	r4, r8
    3252:	b4f0      	push	{r4, r5, r6, r7}
    3254:	4683      	mov	fp, r0
    3256:	4b26      	ldr	r3, [pc, #152]	; (32f0 <nwkRouteDiscoveryTimerHandler+0xa8>)
    3258:	1c1c      	adds	r4, r3, #0
    325a:	340a      	adds	r4, #10
    325c:	1c1d      	adds	r5, r3, #0
    325e:	333c      	adds	r3, #60	; 0x3c
    3260:	4698      	mov	r8, r3
	NwkRouteDiscoveryTableEntry_t *entry;
	bool restart = false;
    3262:	2700      	movs	r7, #0
    3264:	1c22      	adds	r2, r4, #0

	for (uint8_t i = 0; i < NWK_ROUTE_DISCOVERY_TABLE_SIZE; i++) {
		entry = &nwkRouteDiscoveryTable[i];

		if (entry->timeout > NWK_ROUTE_DISCOVERY_TIMER_INTERVAL) {
    3266:	8823      	ldrh	r3, [r4, #0]
    3268:	2b64      	cmp	r3, #100	; 0x64
    326a:	d903      	bls.n	3274 <nwkRouteDiscoveryTimerHandler+0x2c>
			entry->timeout -= NWK_ROUTE_DISCOVERY_TIMER_INTERVAL;
    326c:	3b64      	subs	r3, #100	; 0x64
    326e:	8023      	strh	r3, [r4, #0]
			restart = true;
    3270:	2701      	movs	r7, #1
    3272:	e02d      	b.n	32d0 <nwkRouteDiscoveryTimerHandler+0x88>
		} else {
			entry->timeout = 0;
    3274:	2300      	movs	r3, #0
    3276:	8023      	strh	r3, [r4, #0]
    3278:	46aa      	mov	sl, r5

			if (entry->srcAddr == nwkIb.addr) {
    327a:	8829      	ldrh	r1, [r5, #0]
    327c:	481d      	ldr	r0, [pc, #116]	; (32f4 <nwkRouteDiscoveryTimerHandler+0xac>)
    327e:	8803      	ldrh	r3, [r0, #0]
    3280:	4299      	cmp	r1, r3
    3282:	d125      	bne.n	32d0 <nwkRouteDiscoveryTimerHandler+0x88>
    3284:	3a01      	subs	r2, #1
				nwkRouteDiscoveryDone(entry,
						entry->reverseLinkQuality >
    3286:	7812      	ldrb	r2, [r2, #0]
    3288:	4691      	mov	r9, r2
/*************************************************************************//**
*****************************************************************************/
static void nwkRouteDiscoveryDone(NwkRouteDiscoveryTableEntry_t *entry,
		bool status)
{
	NwkFrame_t *frame = NULL;
    328a:	2600      	movs	r6, #0
    328c:	e01b      	b.n	32c6 <nwkRouteDiscoveryTimerHandler+0x7e>

	while (NULL != (frame = nwkFrameNext(frame))) {
		if (NWK_RD_STATE_WAIT_FOR_ROUTE != frame->state) {
    328e:	7833      	ldrb	r3, [r6, #0]
    3290:	2b40      	cmp	r3, #64	; 0x40
    3292:	d118      	bne.n	32c6 <nwkRouteDiscoveryTimerHandler+0x7e>
			continue;
		}

		if (entry->dstAddr != frame->header.nwkDstAddr ||
    3294:	7bf1      	ldrb	r1, [r6, #15]
    3296:	7c33      	ldrb	r3, [r6, #16]
    3298:	021b      	lsls	r3, r3, #8
    329a:	4650      	mov	r0, sl
    329c:	8842      	ldrh	r2, [r0, #2]
    329e:	430b      	orrs	r3, r1
    32a0:	429a      	cmp	r2, r3
    32a2:	d110      	bne.n	32c6 <nwkRouteDiscoveryTimerHandler+0x7e>
				entry->multicast !=
				frame->header.nwkFcf.multicast) {
    32a4:	7af3      	ldrb	r3, [r6, #11]
    32a6:	071b      	lsls	r3, r3, #28
	while (NULL != (frame = nwkFrameNext(frame))) {
		if (NWK_RD_STATE_WAIT_FOR_ROUTE != frame->state) {
			continue;
		}

		if (entry->dstAddr != frame->header.nwkDstAddr ||
    32a8:	7902      	ldrb	r2, [r0, #4]
    32aa:	0fdb      	lsrs	r3, r3, #31
    32ac:	429a      	cmp	r2, r3
    32ae:	d10a      	bne.n	32c6 <nwkRouteDiscoveryTimerHandler+0x7e>
				entry->multicast !=
				frame->header.nwkFcf.multicast) {
			continue;
		}

		if (status) {
    32b0:	4649      	mov	r1, r9
    32b2:	2900      	cmp	r1, #0
    32b4:	d003      	beq.n	32be <nwkRouteDiscoveryTimerHandler+0x76>
			nwkTxFrame(frame);
    32b6:	1c30      	adds	r0, r6, #0
    32b8:	4b0f      	ldr	r3, [pc, #60]	; (32f8 <nwkRouteDiscoveryTimerHandler+0xb0>)
    32ba:	4798      	blx	r3
    32bc:	e003      	b.n	32c6 <nwkRouteDiscoveryTimerHandler+0x7e>
		} else {
			nwkTxConfirm(frame, NWK_NO_ROUTE_STATUS);
    32be:	1c30      	adds	r0, r6, #0
    32c0:	2111      	movs	r1, #17
    32c2:	4b0e      	ldr	r3, [pc, #56]	; (32fc <nwkRouteDiscoveryTimerHandler+0xb4>)
    32c4:	4798      	blx	r3
static void nwkRouteDiscoveryDone(NwkRouteDiscoveryTableEntry_t *entry,
		bool status)
{
	NwkFrame_t *frame = NULL;

	while (NULL != (frame = nwkFrameNext(frame))) {
    32c6:	1c30      	adds	r0, r6, #0
    32c8:	490d      	ldr	r1, [pc, #52]	; (3300 <nwkRouteDiscoveryTimerHandler+0xb8>)
    32ca:	4788      	blx	r1
    32cc:	1e06      	subs	r6, r0, #0
    32ce:	d1de      	bne.n	328e <nwkRouteDiscoveryTimerHandler+0x46>
    32d0:	340c      	adds	r4, #12
    32d2:	350c      	adds	r5, #12
static void nwkRouteDiscoveryTimerHandler(SYS_Timer_t *timer)
{
	NwkRouteDiscoveryTableEntry_t *entry;
	bool restart = false;

	for (uint8_t i = 0; i < NWK_ROUTE_DISCOVERY_TABLE_SIZE; i++) {
    32d4:	4545      	cmp	r5, r8
    32d6:	d1c5      	bne.n	3264 <nwkRouteDiscoveryTimerHandler+0x1c>
						0);
			}
		}
	}

	if (restart) {
    32d8:	2f00      	cmp	r7, #0
    32da:	d002      	beq.n	32e2 <nwkRouteDiscoveryTimerHandler+0x9a>
		SYS_TimerStart(timer);
    32dc:	4658      	mov	r0, fp
    32de:	4b09      	ldr	r3, [pc, #36]	; (3304 <nwkRouteDiscoveryTimerHandler+0xbc>)
    32e0:	4798      	blx	r3
	}
}
    32e2:	bc3c      	pop	{r2, r3, r4, r5}
    32e4:	4690      	mov	r8, r2
    32e6:	4699      	mov	r9, r3
    32e8:	46a2      	mov	sl, r4
    32ea:	46ab      	mov	fp, r5
    32ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    32ee:	46c0      	nop			; (mov r8, r8)
    32f0:	20000b5c 	.word	0x20000b5c
    32f4:	20000e80 	.word	0x20000e80
    32f8:	00003ed9 	.word	0x00003ed9
    32fc:	00004061 	.word	0x00004061
    3300:	00002e41 	.word	0x00002e41
    3304:	00004605 	.word	0x00004605

00003308 <nwkRouteDiscoverySendRequest>:

/*************************************************************************//**
*****************************************************************************/
static bool nwkRouteDiscoverySendRequest(NwkRouteDiscoveryTableEntry_t *entry,
		uint8_t lq)
{
    3308:	b570      	push	{r4, r5, r6, lr}
    330a:	1c05      	adds	r5, r0, #0
    330c:	1c0e      	adds	r6, r1, #0
	NwkFrame_t *req;
	NwkCommandRouteRequest_t *command;

	if (NULL == (req = nwkFrameAlloc())) {
    330e:	4b1e      	ldr	r3, [pc, #120]	; (3388 <nwkRouteDiscoverySendRequest+0x80>)
    3310:	4798      	blx	r3
    3312:	1e04      	subs	r4, r0, #0
    3314:	d036      	beq.n	3384 <nwkRouteDiscoverySendRequest+0x7c>
		return false;
	}

	nwkFrameCommandInit(req);
    3316:	4b1d      	ldr	r3, [pc, #116]	; (338c <nwkRouteDiscoverySendRequest+0x84>)
    3318:	4798      	blx	r3

	req->size += sizeof(NwkCommandRouteRequest_t);
    331a:	7863      	ldrb	r3, [r4, #1]
    331c:	3307      	adds	r3, #7
    331e:	7063      	strb	r3, [r4, #1]
	req->tx.confirm = NULL;
    3320:	2200      	movs	r2, #0
    3322:	2389      	movs	r3, #137	; 0x89
    3324:	54e2      	strb	r2, [r4, r3]
    3326:	238a      	movs	r3, #138	; 0x8a
    3328:	54e2      	strb	r2, [r4, r3]
    332a:	238b      	movs	r3, #139	; 0x8b
    332c:	54e2      	strb	r2, [r4, r3]
    332e:	238c      	movs	r3, #140	; 0x8c
    3330:	54e2      	strb	r2, [r4, r3]

	req->header.nwkFcf.linkLocal = 1;
    3332:	7ae2      	ldrb	r2, [r4, #11]
    3334:	2304      	movs	r3, #4
    3336:	4313      	orrs	r3, r2
    3338:	72e3      	strb	r3, [r4, #11]
	req->header.nwkDstAddr = NWK_BROADCAST_ADDR;
    333a:	2301      	movs	r3, #1
    333c:	425b      	negs	r3, r3
    333e:	73e3      	strb	r3, [r4, #15]
    3340:	7423      	strb	r3, [r4, #16]

	command = (NwkCommandRouteRequest_t *)req->payload;
    3342:	2381      	movs	r3, #129	; 0x81
    3344:	5ce2      	ldrb	r2, [r4, r3]
    3346:	2382      	movs	r3, #130	; 0x82
    3348:	5ce3      	ldrb	r3, [r4, r3]
    334a:	021b      	lsls	r3, r3, #8
    334c:	4313      	orrs	r3, r2
    334e:	2283      	movs	r2, #131	; 0x83
    3350:	5ca2      	ldrb	r2, [r4, r2]
    3352:	0412      	lsls	r2, r2, #16
    3354:	4313      	orrs	r3, r2
    3356:	2284      	movs	r2, #132	; 0x84
    3358:	5ca2      	ldrb	r2, [r4, r2]
    335a:	0612      	lsls	r2, r2, #24
    335c:	4313      	orrs	r3, r2
	command->id = NWK_COMMAND_ROUTE_REQUEST;
    335e:	2202      	movs	r2, #2
    3360:	701a      	strb	r2, [r3, #0]
	command->srcAddr = entry->srcAddr;
    3362:	882a      	ldrh	r2, [r5, #0]
    3364:	705a      	strb	r2, [r3, #1]
    3366:	0a12      	lsrs	r2, r2, #8
    3368:	709a      	strb	r2, [r3, #2]
	command->dstAddr = entry->dstAddr;
    336a:	886a      	ldrh	r2, [r5, #2]
    336c:	78a9      	ldrb	r1, [r5, #2]
    336e:	70d9      	strb	r1, [r3, #3]
    3370:	0a12      	lsrs	r2, r2, #8
    3372:	711a      	strb	r2, [r3, #4]
	command->multicast = entry->multicast;
    3374:	792a      	ldrb	r2, [r5, #4]
    3376:	715a      	strb	r2, [r3, #5]
	command->linkQuality = lq;
    3378:	719e      	strb	r6, [r3, #6]

	nwkTxFrame(req);
    337a:	1c20      	adds	r0, r4, #0
    337c:	4b04      	ldr	r3, [pc, #16]	; (3390 <nwkRouteDiscoverySendRequest+0x88>)
    337e:	4798      	blx	r3

	return true;
    3380:	2001      	movs	r0, #1
    3382:	e000      	b.n	3386 <nwkRouteDiscoverySendRequest+0x7e>
{
	NwkFrame_t *req;
	NwkCommandRouteRequest_t *command;

	if (NULL == (req = nwkFrameAlloc())) {
		return false;
    3384:	2000      	movs	r0, #0
	command->linkQuality = lq;

	nwkTxFrame(req);

	return true;
}
    3386:	bd70      	pop	{r4, r5, r6, pc}
    3388:	00002dbd 	.word	0x00002dbd
    338c:	00002e81 	.word	0x00002e81
    3390:	00003ed9 	.word	0x00003ed9

00003394 <nwkRouteDiscoverySendReply>:

/*************************************************************************//**
*****************************************************************************/
static void nwkRouteDiscoverySendReply(NwkRouteDiscoveryTableEntry_t *entry,
		uint8_t flq, uint8_t rlq)
{
    3394:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3396:	1c05      	adds	r5, r0, #0
    3398:	1c0f      	adds	r7, r1, #0
    339a:	1c16      	adds	r6, r2, #0
	NwkFrame_t *req;
	NwkCommandRouteReply_t *command;

	if (NULL == (req = nwkFrameAlloc())) {
    339c:	4b1c      	ldr	r3, [pc, #112]	; (3410 <nwkRouteDiscoverySendReply+0x7c>)
    339e:	4798      	blx	r3
    33a0:	1e04      	subs	r4, r0, #0
    33a2:	d034      	beq.n	340e <nwkRouteDiscoverySendReply+0x7a>
		return;
	}

	nwkFrameCommandInit(req);
    33a4:	4b1b      	ldr	r3, [pc, #108]	; (3414 <nwkRouteDiscoverySendReply+0x80>)
    33a6:	4798      	blx	r3

	req->size += sizeof(NwkCommandRouteReply_t);
    33a8:	7863      	ldrb	r3, [r4, #1]
    33aa:	3308      	adds	r3, #8
    33ac:	7063      	strb	r3, [r4, #1]
	req->tx.confirm = NULL;
    33ae:	2200      	movs	r2, #0
    33b0:	2389      	movs	r3, #137	; 0x89
    33b2:	54e2      	strb	r2, [r4, r3]
    33b4:	238a      	movs	r3, #138	; 0x8a
    33b6:	54e2      	strb	r2, [r4, r3]
    33b8:	238b      	movs	r3, #139	; 0x8b
    33ba:	54e2      	strb	r2, [r4, r3]
    33bc:	238c      	movs	r3, #140	; 0x8c
    33be:	54e2      	strb	r2, [r4, r3]
	req->tx.control = NWK_TX_CONTROL_DIRECT_LINK;
    33c0:	2204      	movs	r2, #4
    33c2:	2388      	movs	r3, #136	; 0x88
    33c4:	54e2      	strb	r2, [r4, r3]

	req->header.nwkDstAddr = entry->senderAddr;
    33c6:	88eb      	ldrh	r3, [r5, #6]
    33c8:	73e3      	strb	r3, [r4, #15]
    33ca:	0a1b      	lsrs	r3, r3, #8
    33cc:	7423      	strb	r3, [r4, #16]

	command = (NwkCommandRouteReply_t *)req->payload;
    33ce:	2381      	movs	r3, #129	; 0x81
    33d0:	5ce2      	ldrb	r2, [r4, r3]
    33d2:	2382      	movs	r3, #130	; 0x82
    33d4:	5ce3      	ldrb	r3, [r4, r3]
    33d6:	021b      	lsls	r3, r3, #8
    33d8:	4313      	orrs	r3, r2
    33da:	2283      	movs	r2, #131	; 0x83
    33dc:	5ca2      	ldrb	r2, [r4, r2]
    33de:	0412      	lsls	r2, r2, #16
    33e0:	4313      	orrs	r3, r2
    33e2:	2284      	movs	r2, #132	; 0x84
    33e4:	5ca2      	ldrb	r2, [r4, r2]
    33e6:	0612      	lsls	r2, r2, #24
    33e8:	4313      	orrs	r3, r2
	command->id = NWK_COMMAND_ROUTE_REPLY;
    33ea:	2203      	movs	r2, #3
    33ec:	701a      	strb	r2, [r3, #0]
	command->srcAddr = entry->srcAddr;
    33ee:	8828      	ldrh	r0, [r5, #0]
    33f0:	7058      	strb	r0, [r3, #1]
    33f2:	0a00      	lsrs	r0, r0, #8
    33f4:	7098      	strb	r0, [r3, #2]
	command->dstAddr = entry->dstAddr;
    33f6:	886a      	ldrh	r2, [r5, #2]
    33f8:	78a9      	ldrb	r1, [r5, #2]
    33fa:	70d9      	strb	r1, [r3, #3]
    33fc:	0a12      	lsrs	r2, r2, #8
    33fe:	711a      	strb	r2, [r3, #4]
	command->multicast = entry->multicast;
    3400:	792a      	ldrb	r2, [r5, #4]
    3402:	715a      	strb	r2, [r3, #5]
	command->forwardLinkQuality = flq;
    3404:	719f      	strb	r7, [r3, #6]
	command->reverseLinkQuality = rlq;
    3406:	71de      	strb	r6, [r3, #7]

	nwkTxFrame(req);
    3408:	1c20      	adds	r0, r4, #0
    340a:	4b03      	ldr	r3, [pc, #12]	; (3418 <nwkRouteDiscoverySendReply+0x84>)
    340c:	4798      	blx	r3
}
    340e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    3410:	00002dbd 	.word	0x00002dbd
    3414:	00002e81 	.word	0x00002e81
    3418:	00003ed9 	.word	0x00003ed9

0000341c <nwkRouteDiscoveryInit>:
*  @brief Initializes the Route Discovery module
*****************************************************************************/
void nwkRouteDiscoveryInit(void)
{
	for (uint8_t i = 0; i < NWK_ROUTE_DISCOVERY_TABLE_SIZE; i++) {
		nwkRouteDiscoveryTable[i].timeout = 0;
    341c:	4b07      	ldr	r3, [pc, #28]	; (343c <nwkRouteDiscoveryInit+0x20>)
    341e:	2200      	movs	r2, #0
    3420:	815a      	strh	r2, [r3, #10]
    3422:	82da      	strh	r2, [r3, #22]
    3424:	845a      	strh	r2, [r3, #34]	; 0x22
    3426:	85da      	strh	r2, [r3, #46]	; 0x2e
    3428:	875a      	strh	r2, [r3, #58]	; 0x3a
	}

	nwkRouteDiscoveryTimer.interval = NWK_ROUTE_DISCOVERY_TIMER_INTERVAL;
    342a:	4b05      	ldr	r3, [pc, #20]	; (3440 <nwkRouteDiscoveryInit+0x24>)
    342c:	2264      	movs	r2, #100	; 0x64
    342e:	609a      	str	r2, [r3, #8]
	nwkRouteDiscoveryTimer.mode = SYS_TIMER_INTERVAL_MODE;
    3430:	2200      	movs	r2, #0
    3432:	731a      	strb	r2, [r3, #12]
	nwkRouteDiscoveryTimer.handler = nwkRouteDiscoveryTimerHandler;
    3434:	4a03      	ldr	r2, [pc, #12]	; (3444 <nwkRouteDiscoveryInit+0x28>)
    3436:	611a      	str	r2, [r3, #16]
}
    3438:	4770      	bx	lr
    343a:	46c0      	nop			; (mov r8, r8)
    343c:	20000b5c 	.word	0x20000b5c
    3440:	20000b48 	.word	0x20000b48
    3444:	00003249 	.word	0x00003249

00003448 <nwkRouteDiscoveryRequest>:

/*************************************************************************//**
*****************************************************************************/
void nwkRouteDiscoveryRequest(NwkFrame_t *frame)
{
    3448:	b510      	push	{r4, lr}
    344a:	1c04      	adds	r4, r0, #0
	NwkFrameHeader_t *header = &frame->header;
	NwkRouteDiscoveryTableEntry_t *entry;

	entry = nwkRouteDiscoveryFindEntry(nwkIb.addr, header->nwkDstAddr,
    344c:	4b17      	ldr	r3, [pc, #92]	; (34ac <nwkRouteDiscoveryRequest+0x64>)
    344e:	8818      	ldrh	r0, [r3, #0]
    3450:	7be2      	ldrb	r2, [r4, #15]
    3452:	7c21      	ldrb	r1, [r4, #16]
    3454:	0209      	lsls	r1, r1, #8
    3456:	4311      	orrs	r1, r2
			header->nwkFcf.multicast);
    3458:	7ae2      	ldrb	r2, [r4, #11]
    345a:	0712      	lsls	r2, r2, #28
void nwkRouteDiscoveryRequest(NwkFrame_t *frame)
{
	NwkFrameHeader_t *header = &frame->header;
	NwkRouteDiscoveryTableEntry_t *entry;

	entry = nwkRouteDiscoveryFindEntry(nwkIb.addr, header->nwkDstAddr,
    345c:	0fd2      	lsrs	r2, r2, #31
    345e:	4b14      	ldr	r3, [pc, #80]	; (34b0 <nwkRouteDiscoveryRequest+0x68>)
    3460:	4798      	blx	r3
			header->nwkFcf.multicast);

	if (entry) {
    3462:	2800      	cmp	r0, #0
    3464:	d002      	beq.n	346c <nwkRouteDiscoveryRequest+0x24>
		frame->state = NWK_RD_STATE_WAIT_FOR_ROUTE;
    3466:	2340      	movs	r3, #64	; 0x40
    3468:	7023      	strb	r3, [r4, #0]
		return;
    346a:	e01e      	b.n	34aa <nwkRouteDiscoveryRequest+0x62>
	}

	entry = nwkRouteDiscoveryNewEntry();
    346c:	4b11      	ldr	r3, [pc, #68]	; (34b4 <nwkRouteDiscoveryRequest+0x6c>)
    346e:	4798      	blx	r3

	if (entry) {
    3470:	2800      	cmp	r0, #0
    3472:	d016      	beq.n	34a2 <nwkRouteDiscoveryRequest+0x5a>
		entry->srcAddr = nwkIb.addr;
    3474:	4b0d      	ldr	r3, [pc, #52]	; (34ac <nwkRouteDiscoveryRequest+0x64>)
    3476:	881b      	ldrh	r3, [r3, #0]
    3478:	8003      	strh	r3, [r0, #0]
		entry->dstAddr = header->nwkDstAddr;
    347a:	7be1      	ldrb	r1, [r4, #15]
    347c:	7c22      	ldrb	r2, [r4, #16]
    347e:	0212      	lsls	r2, r2, #8
    3480:	430a      	orrs	r2, r1
    3482:	8042      	strh	r2, [r0, #2]
		entry->multicast = header->nwkFcf.multicast;
    3484:	7ae3      	ldrb	r3, [r4, #11]
    3486:	071b      	lsls	r3, r3, #28
    3488:	0fdb      	lsrs	r3, r3, #31
    348a:	7103      	strb	r3, [r0, #4]
		entry->senderAddr = NWK_BROADCAST_ADDR;
    348c:	2301      	movs	r3, #1
    348e:	425b      	negs	r3, r3
    3490:	80c3      	strh	r3, [r0, #6]

		if (nwkRouteDiscoverySendRequest(entry,
    3492:	21ff      	movs	r1, #255	; 0xff
    3494:	4b08      	ldr	r3, [pc, #32]	; (34b8 <nwkRouteDiscoveryRequest+0x70>)
    3496:	4798      	blx	r3
    3498:	2800      	cmp	r0, #0
    349a:	d002      	beq.n	34a2 <nwkRouteDiscoveryRequest+0x5a>
				NWK_ROUTE_DISCOVERY_BEST_LINK_QUALITY)) {
			frame->state = NWK_RD_STATE_WAIT_FOR_ROUTE;
    349c:	2340      	movs	r3, #64	; 0x40
    349e:	7023      	strb	r3, [r4, #0]
			return;
    34a0:	e003      	b.n	34aa <nwkRouteDiscoveryRequest+0x62>
		}
	}

	nwkTxConfirm(frame, NWK_NO_ROUTE_STATUS);
    34a2:	1c20      	adds	r0, r4, #0
    34a4:	2111      	movs	r1, #17
    34a6:	4b05      	ldr	r3, [pc, #20]	; (34bc <nwkRouteDiscoveryRequest+0x74>)
    34a8:	4798      	blx	r3
}
    34aa:	bd10      	pop	{r4, pc}
    34ac:	20000e80 	.word	0x20000e80
    34b0:	000031b9 	.word	0x000031b9
    34b4:	000031f5 	.word	0x000031f5
    34b8:	00003309 	.word	0x00003309
    34bc:	00004061 	.word	0x00004061

000034c0 <nwkRouteDiscoveryRequestReceived>:
}

/*************************************************************************//**
*****************************************************************************/
bool nwkRouteDiscoveryRequestReceived(NWK_DataInd_t *ind)
{
    34c0:	b5f0      	push	{r4, r5, r6, r7, lr}
    34c2:	4647      	mov	r7, r8
    34c4:	b480      	push	{r7}
    34c6:	1c05      	adds	r5, r0, #0
	NwkCommandRouteRequest_t *command
    34c8:	6884      	ldr	r4, [r0, #8]
		= (NwkCommandRouteRequest_t *)ind->data;
	NwkRouteDiscoveryTableEntry_t *entry;
	uint8_t linkQuality;
	bool reply = false;

	if (sizeof(NwkCommandRouteRequest_t) != ind->size) {
    34ca:	7b03      	ldrb	r3, [r0, #12]
		return false;
    34cc:	2000      	movs	r0, #0
		= (NwkCommandRouteRequest_t *)ind->data;
	NwkRouteDiscoveryTableEntry_t *entry;
	uint8_t linkQuality;
	bool reply = false;

	if (sizeof(NwkCommandRouteRequest_t) != ind->size) {
    34ce:	2b07      	cmp	r3, #7
    34d0:	d169      	bne.n	35a6 <nwkRouteDiscoveryRequestReceived+0xe6>
		reply = true;
	}

#endif

	if (0 == command->multicast && command->dstAddr == nwkIb.addr) {
    34d2:	7962      	ldrb	r2, [r4, #5]
    34d4:	2a00      	cmp	r2, #0
    34d6:	d15b      	bne.n	3590 <nwkRouteDiscoveryRequestReceived+0xd0>
    34d8:	4b34      	ldr	r3, [pc, #208]	; (35ac <nwkRouteDiscoveryRequestReceived+0xec>)
    34da:	881b      	ldrh	r3, [r3, #0]
    34dc:	78e0      	ldrb	r0, [r4, #3]
    34de:	7921      	ldrb	r1, [r4, #4]
    34e0:	0209      	lsls	r1, r1, #8
    34e2:	4301      	orrs	r1, r0
    34e4:	1ac9      	subs	r1, r1, r3
    34e6:	4248      	negs	r0, r1
    34e8:	4141      	adcs	r1, r0
    34ea:	b2c9      	uxtb	r1, r1
    34ec:	4688      	mov	r8, r1
		reply = true;
	}

	if (command->srcAddr == nwkIb.addr) {
    34ee:	7861      	ldrb	r1, [r4, #1]
    34f0:	78a0      	ldrb	r0, [r4, #2]
    34f2:	0200      	lsls	r0, r0, #8
    34f4:	4308      	orrs	r0, r1
    34f6:	4283      	cmp	r3, r0
    34f8:	d042      	beq.n	3580 <nwkRouteDiscoveryRequestReceived+0xc0>
		return true;
	}

	if (false == reply && nwkIb.addr & NWK_ROUTE_NON_ROUTING) {
    34fa:	4641      	mov	r1, r8
    34fc:	2900      	cmp	r1, #0
    34fe:	d102      	bne.n	3506 <nwkRouteDiscoveryRequestReceived+0x46>
    3500:	b21b      	sxth	r3, r3
    3502:	2b00      	cmp	r3, #0
    3504:	db3e      	blt.n	3584 <nwkRouteDiscoveryRequestReceived+0xc4>

/*************************************************************************//**
*****************************************************************************/
static uint8_t nwkRouteDiscoveryUpdateLq(uint8_t lqa, uint8_t lqb)
{
	return ((uint16_t)lqa * lqb) >> 8;
    3506:	79a3      	ldrb	r3, [r4, #6]
    3508:	7b6f      	ldrb	r7, [r5, #13]
    350a:	435f      	muls	r7, r3
    350c:	0a3f      	lsrs	r7, r7, #8
		return true;
	}

	linkQuality = nwkRouteDiscoveryUpdateLq(command->linkQuality, ind->lqi);

	entry = nwkRouteDiscoveryFindEntry(command->srcAddr, command->dstAddr,
    350e:	78e3      	ldrb	r3, [r4, #3]
    3510:	7921      	ldrb	r1, [r4, #4]
    3512:	0209      	lsls	r1, r1, #8
    3514:	4319      	orrs	r1, r3
    3516:	4b26      	ldr	r3, [pc, #152]	; (35b0 <nwkRouteDiscoveryRequestReceived+0xf0>)
    3518:	4798      	blx	r3
    351a:	1e06      	subs	r6, r0, #0
			command->multicast);

	if (entry) {
    351c:	d004      	beq.n	3528 <nwkRouteDiscoveryRequestReceived+0x68>
		if (linkQuality <= entry->forwardLinkQuality) {
    351e:	7a03      	ldrb	r3, [r0, #8]
			return true;
    3520:	2001      	movs	r0, #1

	entry = nwkRouteDiscoveryFindEntry(command->srcAddr, command->dstAddr,
			command->multicast);

	if (entry) {
		if (linkQuality <= entry->forwardLinkQuality) {
    3522:	42bb      	cmp	r3, r7
    3524:	d304      	bcc.n	3530 <nwkRouteDiscoveryRequestReceived+0x70>
    3526:	e03e      	b.n	35a6 <nwkRouteDiscoveryRequestReceived+0xe6>
			return true;
		}
	} else {
		if (NULL == (entry = nwkRouteDiscoveryNewEntry())) {
    3528:	4b22      	ldr	r3, [pc, #136]	; (35b4 <nwkRouteDiscoveryRequestReceived+0xf4>)
    352a:	4798      	blx	r3
    352c:	1e06      	subs	r6, r0, #0
    352e:	d02b      	beq.n	3588 <nwkRouteDiscoveryRequestReceived+0xc8>
			return true;
		}
	}

	entry->srcAddr = command->srcAddr;
    3530:	7862      	ldrb	r2, [r4, #1]
    3532:	78a3      	ldrb	r3, [r4, #2]
    3534:	021b      	lsls	r3, r3, #8
    3536:	4313      	orrs	r3, r2
    3538:	8033      	strh	r3, [r6, #0]
	entry->dstAddr = command->dstAddr;
    353a:	78e2      	ldrb	r2, [r4, #3]
    353c:	7923      	ldrb	r3, [r4, #4]
    353e:	021b      	lsls	r3, r3, #8
    3540:	4313      	orrs	r3, r2
    3542:	8073      	strh	r3, [r6, #2]
	entry->multicast = command->multicast;
    3544:	7963      	ldrb	r3, [r4, #5]
    3546:	7133      	strb	r3, [r6, #4]
	entry->senderAddr = ind->srcAddr;
    3548:	882b      	ldrh	r3, [r5, #0]
    354a:	80f3      	strh	r3, [r6, #6]
	entry->forwardLinkQuality = linkQuality;
    354c:	7237      	strb	r7, [r6, #8]

	if (reply) {
    354e:	4643      	mov	r3, r8
    3550:	2b00      	cmp	r3, #0
    3552:	d00f      	beq.n	3574 <nwkRouteDiscoveryRequestReceived+0xb4>
		nwkRouteUpdateEntry(command->srcAddr, 0, ind->srcAddr,
    3554:	7863      	ldrb	r3, [r4, #1]
    3556:	78a0      	ldrb	r0, [r4, #2]
    3558:	0200      	lsls	r0, r0, #8
    355a:	4318      	orrs	r0, r3
    355c:	882a      	ldrh	r2, [r5, #0]
    355e:	2100      	movs	r1, #0
    3560:	1c3b      	adds	r3, r7, #0
    3562:	4c15      	ldr	r4, [pc, #84]	; (35b8 <nwkRouteDiscoveryRequestReceived+0xf8>)
    3564:	47a0      	blx	r4
				linkQuality);
		nwkRouteDiscoverySendReply(entry, linkQuality,
    3566:	1c30      	adds	r0, r6, #0
    3568:	1c39      	adds	r1, r7, #0
    356a:	22ff      	movs	r2, #255	; 0xff
    356c:	4b13      	ldr	r3, [pc, #76]	; (35bc <nwkRouteDiscoveryRequestReceived+0xfc>)
    356e:	4798      	blx	r3
				NWK_ROUTE_DISCOVERY_BEST_LINK_QUALITY);
	} else {
		nwkRouteDiscoverySendRequest(entry, linkQuality);
	}

	return true;
    3570:	2001      	movs	r0, #1
    3572:	e018      	b.n	35a6 <nwkRouteDiscoveryRequestReceived+0xe6>
		nwkRouteUpdateEntry(command->srcAddr, 0, ind->srcAddr,
				linkQuality);
		nwkRouteDiscoverySendReply(entry, linkQuality,
				NWK_ROUTE_DISCOVERY_BEST_LINK_QUALITY);
	} else {
		nwkRouteDiscoverySendRequest(entry, linkQuality);
    3574:	1c30      	adds	r0, r6, #0
    3576:	1c39      	adds	r1, r7, #0
    3578:	4b11      	ldr	r3, [pc, #68]	; (35c0 <nwkRouteDiscoveryRequestReceived+0x100>)
    357a:	4798      	blx	r3
	}

	return true;
    357c:	2001      	movs	r0, #1
    357e:	e012      	b.n	35a6 <nwkRouteDiscoveryRequestReceived+0xe6>
	if (0 == command->multicast && command->dstAddr == nwkIb.addr) {
		reply = true;
	}

	if (command->srcAddr == nwkIb.addr) {
		return true;
    3580:	2001      	movs	r0, #1
    3582:	e010      	b.n	35a6 <nwkRouteDiscoveryRequestReceived+0xe6>
	}

	if (false == reply && nwkIb.addr & NWK_ROUTE_NON_ROUTING) {
		return true;
    3584:	2001      	movs	r0, #1
    3586:	e00e      	b.n	35a6 <nwkRouteDiscoveryRequestReceived+0xe6>
		if (linkQuality <= entry->forwardLinkQuality) {
			return true;
		}
	} else {
		if (NULL == (entry = nwkRouteDiscoveryNewEntry())) {
			return true;
    3588:	2001      	movs	r0, #1
    358a:	e00c      	b.n	35a6 <nwkRouteDiscoveryRequestReceived+0xe6>
	if (0 == command->multicast && command->dstAddr == nwkIb.addr) {
		reply = true;
	}

	if (command->srcAddr == nwkIb.addr) {
		return true;
    358c:	2001      	movs	r0, #1
    358e:	e00a      	b.n	35a6 <nwkRouteDiscoveryRequestReceived+0xe6>

	if (0 == command->multicast && command->dstAddr == nwkIb.addr) {
		reply = true;
	}

	if (command->srcAddr == nwkIb.addr) {
    3590:	7863      	ldrb	r3, [r4, #1]
    3592:	78a0      	ldrb	r0, [r4, #2]
    3594:	0200      	lsls	r0, r0, #8
    3596:	4318      	orrs	r0, r3
    3598:	4b04      	ldr	r3, [pc, #16]	; (35ac <nwkRouteDiscoveryRequestReceived+0xec>)
    359a:	881b      	ldrh	r3, [r3, #0]
    359c:	4298      	cmp	r0, r3
    359e:	d0f5      	beq.n	358c <nwkRouteDiscoveryRequestReceived+0xcc>
{
	NwkCommandRouteRequest_t *command
		= (NwkCommandRouteRequest_t *)ind->data;
	NwkRouteDiscoveryTableEntry_t *entry;
	uint8_t linkQuality;
	bool reply = false;
    35a0:	2100      	movs	r1, #0
    35a2:	4688      	mov	r8, r1
    35a4:	e7ac      	b.n	3500 <nwkRouteDiscoveryRequestReceived+0x40>
	} else {
		nwkRouteDiscoverySendRequest(entry, linkQuality);
	}

	return true;
}
    35a6:	bc04      	pop	{r2}
    35a8:	4690      	mov	r8, r2
    35aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
    35ac:	20000e80 	.word	0x20000e80
    35b0:	000031b9 	.word	0x000031b9
    35b4:	000031f5 	.word	0x000031f5
    35b8:	00002f7d 	.word	0x00002f7d
    35bc:	00003395 	.word	0x00003395
    35c0:	00003309 	.word	0x00003309

000035c4 <nwkRouteDiscoveryReplyReceived>:
}

/*************************************************************************//**
*****************************************************************************/
bool nwkRouteDiscoveryReplyReceived(NWK_DataInd_t *ind)
{
    35c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    35c6:	1c05      	adds	r5, r0, #0
	NwkCommandRouteReply_t *command = (NwkCommandRouteReply_t *)ind->data;
    35c8:	6884      	ldr	r4, [r0, #8]
	NwkRouteDiscoveryTableEntry_t *entry;
	uint8_t linkQuality;

	if (sizeof(NwkCommandRouteReply_t) != ind->size) {
    35ca:	7b03      	ldrb	r3, [r0, #12]
		return false;
    35cc:	2000      	movs	r0, #0
{
	NwkCommandRouteReply_t *command = (NwkCommandRouteReply_t *)ind->data;
	NwkRouteDiscoveryTableEntry_t *entry;
	uint8_t linkQuality;

	if (sizeof(NwkCommandRouteReply_t) != ind->size) {
    35ce:	2b08      	cmp	r3, #8
    35d0:	d143      	bne.n	365a <nwkRouteDiscoveryReplyReceived+0x96>
		return false;
	}

	entry = nwkRouteDiscoveryFindEntry(command->srcAddr, command->dstAddr,
    35d2:	7863      	ldrb	r3, [r4, #1]
    35d4:	78a0      	ldrb	r0, [r4, #2]
    35d6:	0200      	lsls	r0, r0, #8
    35d8:	4318      	orrs	r0, r3
    35da:	78e3      	ldrb	r3, [r4, #3]
    35dc:	7921      	ldrb	r1, [r4, #4]
    35de:	0209      	lsls	r1, r1, #8
    35e0:	4319      	orrs	r1, r3
    35e2:	7962      	ldrb	r2, [r4, #5]
    35e4:	4b1d      	ldr	r3, [pc, #116]	; (365c <nwkRouteDiscoveryReplyReceived+0x98>)
    35e6:	4798      	blx	r3
    35e8:	1c06      	adds	r6, r0, #0
			command->multicast);

	linkQuality = nwkRouteDiscoveryUpdateLq(command->reverseLinkQuality,
    35ea:	79e3      	ldrb	r3, [r4, #7]
    35ec:	7b6a      	ldrb	r2, [r5, #13]
			ind->lqi);

	if (entry && command->forwardLinkQuality > entry->reverseLinkQuality) {
    35ee:	2800      	cmp	r0, #0
    35f0:	d032      	beq.n	3658 <nwkRouteDiscoveryReplyReceived+0x94>
    35f2:	79a1      	ldrb	r1, [r4, #6]
    35f4:	7a47      	ldrb	r7, [r0, #9]
					command->forwardLinkQuality,
					linkQuality);
		}
	}

	return true;
    35f6:	2001      	movs	r0, #1
			command->multicast);

	linkQuality = nwkRouteDiscoveryUpdateLq(command->reverseLinkQuality,
			ind->lqi);

	if (entry && command->forwardLinkQuality > entry->reverseLinkQuality) {
    35f8:	428f      	cmp	r7, r1
    35fa:	d22e      	bcs.n	365a <nwkRouteDiscoveryReplyReceived+0x96>
		entry->reverseLinkQuality = command->forwardLinkQuality;
    35fc:	7271      	strb	r1, [r6, #9]

		if (command->srcAddr == nwkIb.addr) {
    35fe:	7867      	ldrb	r7, [r4, #1]
    3600:	78a1      	ldrb	r1, [r4, #2]
    3602:	0209      	lsls	r1, r1, #8
    3604:	4816      	ldr	r0, [pc, #88]	; (3660 <nwkRouteDiscoveryReplyReceived+0x9c>)
    3606:	8800      	ldrh	r0, [r0, #0]
    3608:	4339      	orrs	r1, r7
    360a:	4288      	cmp	r0, r1
    360c:	d10a      	bne.n	3624 <nwkRouteDiscoveryReplyReceived+0x60>
			nwkRouteUpdateEntry(command->dstAddr,
    360e:	78e3      	ldrb	r3, [r4, #3]
    3610:	7920      	ldrb	r0, [r4, #4]
    3612:	0200      	lsls	r0, r0, #8
    3614:	4318      	orrs	r0, r3
    3616:	7961      	ldrb	r1, [r4, #5]
    3618:	882a      	ldrh	r2, [r5, #0]
    361a:	79a3      	ldrb	r3, [r4, #6]
    361c:	4c11      	ldr	r4, [pc, #68]	; (3664 <nwkRouteDiscoveryReplyReceived+0xa0>)
    361e:	47a0      	blx	r4
					command->forwardLinkQuality,
					linkQuality);
		}
	}

	return true;
    3620:	2001      	movs	r0, #1
    3622:	e01a      	b.n	365a <nwkRouteDiscoveryReplyReceived+0x96>

/*************************************************************************//**
*****************************************************************************/
static uint8_t nwkRouteDiscoveryUpdateLq(uint8_t lqa, uint8_t lqb)
{
	return ((uint16_t)lqa * lqb) >> 8;
    3624:	4353      	muls	r3, r2
    3626:	0a1f      	lsrs	r7, r3, #8
			nwkRouteUpdateEntry(command->dstAddr,
					command->multicast, ind->srcAddr,
					command->forwardLinkQuality);
			/* nwkRouteDiscoveryDone(entry, true); */
		} else {
			nwkRouteUpdateEntry(command->dstAddr,
    3628:	78e3      	ldrb	r3, [r4, #3]
    362a:	7920      	ldrb	r0, [r4, #4]
    362c:	0200      	lsls	r0, r0, #8
    362e:	4318      	orrs	r0, r3
    3630:	7961      	ldrb	r1, [r4, #5]
    3632:	882a      	ldrh	r2, [r5, #0]
    3634:	1c3b      	adds	r3, r7, #0
    3636:	4d0b      	ldr	r5, [pc, #44]	; (3664 <nwkRouteDiscoveryReplyReceived+0xa0>)
    3638:	47a8      	blx	r5
					command->multicast, ind->srcAddr,
					linkQuality);
			nwkRouteUpdateEntry(command->srcAddr, 0,
    363a:	7863      	ldrb	r3, [r4, #1]
    363c:	78a0      	ldrb	r0, [r4, #2]
    363e:	0200      	lsls	r0, r0, #8
    3640:	4318      	orrs	r0, r3
    3642:	88f2      	ldrh	r2, [r6, #6]
    3644:	7a33      	ldrb	r3, [r6, #8]
    3646:	2100      	movs	r1, #0
    3648:	47a8      	blx	r5
					entry->senderAddr,
					entry->forwardLinkQuality);
			nwkRouteDiscoverySendReply(entry,
    364a:	79a1      	ldrb	r1, [r4, #6]
    364c:	1c30      	adds	r0, r6, #0
    364e:	1c3a      	adds	r2, r7, #0
    3650:	4b05      	ldr	r3, [pc, #20]	; (3668 <nwkRouteDiscoveryReplyReceived+0xa4>)
    3652:	4798      	blx	r3
					command->forwardLinkQuality,
					linkQuality);
		}
	}

	return true;
    3654:	2001      	movs	r0, #1
    3656:	e000      	b.n	365a <nwkRouteDiscoveryReplyReceived+0x96>
    3658:	2001      	movs	r0, #1
}
    365a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    365c:	000031b9 	.word	0x000031b9
    3660:	20000e80 	.word	0x20000e80
    3664:	00002f7d 	.word	0x00002f7d
    3668:	00003395 	.word	0x00003395

0000366c <nwkRxSeriveDataInd>:
}

/*************************************************************************//**
*****************************************************************************/
static bool nwkRxSeriveDataInd(NWK_DataInd_t *ind)
{
    366c:	b508      	push	{r3, lr}
		return false;
	}

#endif

	if (ind->size < 1) {
    366e:	7b02      	ldrb	r2, [r0, #12]
		return false;
    3670:	2300      	movs	r3, #0
		return false;
	}

#endif

	if (ind->size < 1) {
    3672:	2a00      	cmp	r2, #0
    3674:	d01b      	beq.n	36ae <nwkRxSeriveDataInd+0x42>
		return false;
	}

	switch (ind->data[0]) {
    3676:	6882      	ldr	r2, [r0, #8]
    3678:	7813      	ldrb	r3, [r2, #0]
    367a:	2b01      	cmp	r3, #1
    367c:	d00a      	beq.n	3694 <nwkRxSeriveDataInd+0x28>
    367e:	2b00      	cmp	r3, #0
    3680:	d004      	beq.n	368c <nwkRxSeriveDataInd+0x20>
    3682:	2b02      	cmp	r3, #2
    3684:	d00a      	beq.n	369c <nwkRxSeriveDataInd+0x30>
    3686:	2b03      	cmp	r3, #3
    3688:	d00c      	beq.n	36a4 <nwkRxSeriveDataInd+0x38>
    368a:	e00f      	b.n	36ac <nwkRxSeriveDataInd+0x40>
	case NWK_COMMAND_ACK:
		return nwkTxAckReceived(ind);
    368c:	4b09      	ldr	r3, [pc, #36]	; (36b4 <nwkRxSeriveDataInd+0x48>)
    368e:	4798      	blx	r3
    3690:	1c03      	adds	r3, r0, #0
    3692:	e00c      	b.n	36ae <nwkRxSeriveDataInd+0x42>

#ifdef NWK_ENABLE_ROUTING
	case NWK_COMMAND_ROUTE_ERROR:
		return nwkRouteErrorReceived(ind);
    3694:	4b08      	ldr	r3, [pc, #32]	; (36b8 <nwkRxSeriveDataInd+0x4c>)
    3696:	4798      	blx	r3
    3698:	1c03      	adds	r3, r0, #0
    369a:	e008      	b.n	36ae <nwkRxSeriveDataInd+0x42>

#endif

#ifdef NWK_ENABLE_ROUTE_DISCOVERY
	case NWK_COMMAND_ROUTE_REQUEST:
		return nwkRouteDiscoveryRequestReceived(ind);
    369c:	4b07      	ldr	r3, [pc, #28]	; (36bc <nwkRxSeriveDataInd+0x50>)
    369e:	4798      	blx	r3
    36a0:	1c03      	adds	r3, r0, #0
    36a2:	e004      	b.n	36ae <nwkRxSeriveDataInd+0x42>

	case NWK_COMMAND_ROUTE_REPLY:
		return nwkRouteDiscoveryReplyReceived(ind);
    36a4:	4b06      	ldr	r3, [pc, #24]	; (36c0 <nwkRxSeriveDataInd+0x54>)
    36a6:	4798      	blx	r3
    36a8:	1c03      	adds	r3, r0, #0
    36aa:	e000      	b.n	36ae <nwkRxSeriveDataInd+0x42>

#endif

	default:
		return false;
    36ac:	2300      	movs	r3, #0
	}
}
    36ae:	1c18      	adds	r0, r3, #0
    36b0:	bd08      	pop	{r3, pc}
    36b2:	46c0      	nop			; (mov r8, r8)
    36b4:	00004025 	.word	0x00004025
    36b8:	00003195 	.word	0x00003195
    36bc:	000034c1 	.word	0x000034c1
    36c0:	000035c5 	.word	0x000035c5

000036c4 <nwkRxDuplicateRejectionTimerHandler>:
#endif

/*************************************************************************//**
*****************************************************************************/
static void nwkRxDuplicateRejectionTimerHandler(SYS_Timer_t *timer)
{
    36c4:	b538      	push	{r3, r4, r5, lr}
    36c6:	490a      	ldr	r1, [pc, #40]	; (36f0 <nwkRxDuplicateRejectionTimerHandler+0x2c>)
    36c8:	1d0b      	adds	r3, r1, #4
    36ca:	3131      	adds	r1, #49	; 0x31
    36cc:	31ff      	adds	r1, #255	; 0xff
	bool restart = false;
    36ce:	2400      	movs	r4, #0

	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
		if (nwkRxDuplicateRejectionTable[i].ttl) {
			nwkRxDuplicateRejectionTable[i].ttl--;
			restart = true;
    36d0:	2501      	movs	r5, #1
static void nwkRxDuplicateRejectionTimerHandler(SYS_Timer_t *timer)
{
	bool restart = false;

	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
		if (nwkRxDuplicateRejectionTable[i].ttl) {
    36d2:	781a      	ldrb	r2, [r3, #0]
    36d4:	2a00      	cmp	r2, #0
    36d6:	d002      	beq.n	36de <nwkRxDuplicateRejectionTimerHandler+0x1a>
			nwkRxDuplicateRejectionTable[i].ttl--;
    36d8:	3a01      	subs	r2, #1
    36da:	701a      	strb	r2, [r3, #0]
			restart = true;
    36dc:	1c2c      	adds	r4, r5, #0
    36de:	3306      	adds	r3, #6
*****************************************************************************/
static void nwkRxDuplicateRejectionTimerHandler(SYS_Timer_t *timer)
{
	bool restart = false;

	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
    36e0:	428b      	cmp	r3, r1
    36e2:	d1f6      	bne.n	36d2 <nwkRxDuplicateRejectionTimerHandler+0xe>
			nwkRxDuplicateRejectionTable[i].ttl--;
			restart = true;
		}
	}

	if (restart) {
    36e4:	2c00      	cmp	r4, #0
    36e6:	d001      	beq.n	36ec <nwkRxDuplicateRejectionTimerHandler+0x28>
		SYS_TimerStart(timer);
    36e8:	4b02      	ldr	r3, [pc, #8]	; (36f4 <nwkRxDuplicateRejectionTimerHandler+0x30>)
    36ea:	4798      	blx	r3
	}
}
    36ec:	bd38      	pop	{r3, r4, r5, pc}
    36ee:	46c0      	nop			; (mov r8, r8)
    36f0:	20000b98 	.word	0x20000b98
    36f4:	00004605 	.word	0x00004605

000036f8 <nwkRxInit>:

/*************************************************************************//**
*  @brief Initializes the Rx module
*****************************************************************************/
void nwkRxInit(void)
{
    36f8:	b508      	push	{r3, lr}
    36fa:	490a      	ldr	r1, [pc, #40]	; (3724 <nwkRxInit+0x2c>)
    36fc:	1d0b      	adds	r3, r1, #4
    36fe:	3131      	adds	r1, #49	; 0x31
    3700:	31ff      	adds	r1, #255	; 0xff
	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
		nwkRxDuplicateRejectionTable[i].ttl = 0;
    3702:	2200      	movs	r2, #0
    3704:	701a      	strb	r2, [r3, #0]
    3706:	3306      	adds	r3, #6
/*************************************************************************//**
*  @brief Initializes the Rx module
*****************************************************************************/
void nwkRxInit(void)
{
	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
    3708:	428b      	cmp	r3, r1
    370a:	d1fb      	bne.n	3704 <nwkRxInit+0xc>
		nwkRxDuplicateRejectionTable[i].ttl = 0;
	}

	nwkRxDuplicateRejectionTimer.interval
		= NWK_RX_DUPLICATE_REJECTION_TIMER_INTERVAL;
    370c:	4b06      	ldr	r3, [pc, #24]	; (3728 <nwkRxInit+0x30>)
    370e:	2264      	movs	r2, #100	; 0x64
    3710:	609a      	str	r2, [r3, #8]
	nwkRxDuplicateRejectionTimer.mode = SYS_TIMER_INTERVAL_MODE;
    3712:	2200      	movs	r2, #0
    3714:	731a      	strb	r2, [r3, #12]
	nwkRxDuplicateRejectionTimer.handler
		= nwkRxDuplicateRejectionTimerHandler;
    3716:	4a05      	ldr	r2, [pc, #20]	; (372c <nwkRxInit+0x34>)
    3718:	611a      	str	r2, [r3, #16]

	NWK_OpenEndpoint(NWK_SERVICE_ENDPOINT_ID, nwkRxSeriveDataInd);
    371a:	2000      	movs	r0, #0
    371c:	4904      	ldr	r1, [pc, #16]	; (3730 <nwkRxInit+0x38>)
    371e:	4b05      	ldr	r3, [pc, #20]	; (3734 <nwkRxInit+0x3c>)
    3720:	4798      	blx	r3
}
    3722:	bd08      	pop	{r3, pc}
    3724:	20000b98 	.word	0x20000b98
    3728:	20000cc8 	.word	0x20000cc8
    372c:	000036c5 	.word	0x000036c5
    3730:	0000366d 	.word	0x0000366d
    3734:	00002b89 	.word	0x00002b89

00003738 <PHY_DataInd>:

/*************************************************************************//**
*****************************************************************************/
void PHY_DataInd(PHY_DataInd_t *ind)
{
    3738:	b510      	push	{r4, lr}
    373a:	1c04      	adds	r4, r0, #0
	NwkFrame_t *frame;

	if (0x88 != ind->data[1] ||
    373c:	6803      	ldr	r3, [r0, #0]
    373e:	785a      	ldrb	r2, [r3, #1]
    3740:	2a88      	cmp	r2, #136	; 0x88
    3742:	d11a      	bne.n	377a <PHY_DataInd+0x42>
			(0x61 != ind->data[0] && 0x41 != ind->data[0]) ||
    3744:	781b      	ldrb	r3, [r3, #0]
    3746:	2220      	movs	r2, #32
    3748:	4393      	bics	r3, r2
    374a:	2b41      	cmp	r3, #65	; 0x41
    374c:	d115      	bne.n	377a <PHY_DataInd+0x42>
    374e:	7903      	ldrb	r3, [r0, #4]
    3750:	2b0f      	cmp	r3, #15
    3752:	d912      	bls.n	377a <PHY_DataInd+0x42>
			ind->size < sizeof(NwkFrameHeader_t)) {
		return;
	}

	if (NULL == (frame = nwkFrameAlloc())) {
    3754:	4b09      	ldr	r3, [pc, #36]	; (377c <PHY_DataInd+0x44>)
    3756:	4798      	blx	r3
    3758:	2800      	cmp	r0, #0
    375a:	d00e      	beq.n	377a <PHY_DataInd+0x42>
		return;
	}

	frame->state = NWK_RX_STATE_RECEIVED;
    375c:	2320      	movs	r3, #32
    375e:	7003      	strb	r3, [r0, #0]
	frame->size = ind->size;
    3760:	7923      	ldrb	r3, [r4, #4]
    3762:	7043      	strb	r3, [r0, #1]
	frame->rx.lqi = ind->lqi;
    3764:	7962      	ldrb	r2, [r4, #5]
    3766:	2385      	movs	r3, #133	; 0x85
    3768:	54c2      	strb	r2, [r0, r3]
	frame->rx.rssi = ind->rssi;
    376a:	79a2      	ldrb	r2, [r4, #6]
    376c:	2386      	movs	r3, #134	; 0x86
    376e:	54c2      	strb	r2, [r0, r3]
	memcpy(frame->data, ind->data, ind->size);
    3770:	3002      	adds	r0, #2
    3772:	7922      	ldrb	r2, [r4, #4]
    3774:	6821      	ldr	r1, [r4, #0]
    3776:	4b02      	ldr	r3, [pc, #8]	; (3780 <PHY_DataInd+0x48>)
    3778:	4798      	blx	r3
}
    377a:	bd10      	pop	{r4, pc}
    377c:	00002dbd 	.word	0x00002dbd
    3780:	00005749 	.word	0x00005749

00003784 <NWK_SetAckControl>:

/*************************************************************************//**
*****************************************************************************/
void NWK_SetAckControl(uint8_t control)
{
	nwkRxAckControl = control;
    3784:	4b01      	ldr	r3, [pc, #4]	; (378c <NWK_SetAckControl+0x8>)
    3786:	7018      	strb	r0, [r3, #0]
}
    3788:	4770      	bx	lr
    378a:	46c0      	nop			; (mov r8, r8)
    378c:	20000cc4 	.word	0x20000cc4

00003790 <nwkRxDecryptConf>:

/*************************************************************************//**
*****************************************************************************/
void nwkRxDecryptConf(NwkFrame_t *frame, bool status)
{
	if (status) {
    3790:	2900      	cmp	r1, #0
    3792:	d002      	beq.n	379a <nwkRxDecryptConf+0xa>
		frame->state = NWK_RX_STATE_INDICATE;
    3794:	2322      	movs	r3, #34	; 0x22
    3796:	7003      	strb	r3, [r0, #0]
    3798:	e001      	b.n	379e <nwkRxDecryptConf+0xe>
	} else {
		frame->state = NWK_RX_STATE_FINISH;
    379a:	2324      	movs	r3, #36	; 0x24
    379c:	7003      	strb	r3, [r0, #0]
	}
}
    379e:	4770      	bx	lr

000037a0 <nwkRxTaskHandler>:

/*************************************************************************//**
*  @brief Rx Module task handler
*****************************************************************************/
void nwkRxTaskHandler(void)
{
    37a0:	b5f0      	push	{r4, r5, r6, r7, lr}
    37a2:	4657      	mov	r7, sl
    37a4:	464e      	mov	r6, r9
    37a6:	4645      	mov	r5, r8
    37a8:	b4e0      	push	{r5, r6, r7}
    37aa:	b084      	sub	sp, #16
	NwkFrame_t *frame = NULL;
    37ac:	2400      	movs	r4, #0

	while (NULL != (frame = nwkFrameNext(frame))) {
    37ae:	4dd5      	ldr	r5, [pc, #852]	; (3b04 <nwkRxTaskHandler+0x364>)
    37b0:	4ed5      	ldr	r6, [pc, #852]	; (3b08 <nwkRxTaskHandler+0x368>)
    37b2:	362d      	adds	r6, #45	; 0x2d
    37b4:	36ff      	adds	r6, #255	; 0xff
    37b6:	e19f      	b.n	3af8 <nwkRxTaskHandler+0x358>
		switch (frame->state) {
    37b8:	7823      	ldrb	r3, [r4, #0]
    37ba:	3b20      	subs	r3, #32
    37bc:	b2da      	uxtb	r2, r3
    37be:	2a04      	cmp	r2, #4
    37c0:	d900      	bls.n	37c4 <nwkRxTaskHandler+0x24>
    37c2:	e199      	b.n	3af8 <nwkRxTaskHandler+0x358>
    37c4:	0093      	lsls	r3, r2, #2
    37c6:	4ad1      	ldr	r2, [pc, #836]	; (3b0c <nwkRxTaskHandler+0x36c>)
    37c8:	58d3      	ldr	r3, [r2, r3]
    37ca:	469f      	mov	pc, r3
*****************************************************************************/
static void nwkRxHandleReceivedFrame(NwkFrame_t *frame)
{
	NwkFrameHeader_t *header = &frame->header;

	frame->state = NWK_RX_STATE_FINISH;
    37cc:	2324      	movs	r3, #36	; 0x24
    37ce:	7023      	strb	r3, [r4, #0]
	if (header->nwkFcf.multicast && header->nwkFcf.ackRequest) {
		return;
	}

#else
	if (header->nwkFcf.multicast) {
    37d0:	7ae3      	ldrb	r3, [r4, #11]
    37d2:	0718      	lsls	r0, r3, #28
    37d4:	d500      	bpl.n	37d8 <nwkRxTaskHandler+0x38>
    37d6:	e18f      	b.n	3af8 <nwkRxTaskHandler+0x358>
		return;
	}

#endif

	if (NWK_BROADCAST_PANID == header->macDstPanId) {
    37d8:	7961      	ldrb	r1, [r4, #5]
    37da:	79a2      	ldrb	r2, [r4, #6]
    37dc:	0212      	lsls	r2, r2, #8
    37de:	430a      	orrs	r2, r1
    37e0:	4bcb      	ldr	r3, [pc, #812]	; (3b10 <nwkRxTaskHandler+0x370>)
    37e2:	429a      	cmp	r2, r3
    37e4:	d114      	bne.n	3810 <nwkRxTaskHandler+0x70>
		if (nwkIb.addr == header->nwkDstAddr || NWK_BROADCAST_ADDR ==
    37e6:	7be2      	ldrb	r2, [r4, #15]
    37e8:	7c23      	ldrb	r3, [r4, #16]
    37ea:	021b      	lsls	r3, r3, #8
    37ec:	4313      	orrs	r3, r2
    37ee:	4ac9      	ldr	r2, [pc, #804]	; (3b14 <nwkRxTaskHandler+0x374>)
    37f0:	8812      	ldrh	r2, [r2, #0]
    37f2:	429a      	cmp	r2, r3
    37f4:	d003      	beq.n	37fe <nwkRxTaskHandler+0x5e>
    37f6:	4ac6      	ldr	r2, [pc, #792]	; (3b10 <nwkRxTaskHandler+0x370>)
    37f8:	4293      	cmp	r3, r2
    37fa:	d000      	beq.n	37fe <nwkRxTaskHandler+0x5e>
    37fc:	e17c      	b.n	3af8 <nwkRxTaskHandler+0x358>
				header->nwkDstAddr) {
    #ifdef NWK_ENABLE_SECURITY
			if (header->nwkFcf.security) {
    37fe:	7ae3      	ldrb	r3, [r4, #11]
    3800:	0799      	lsls	r1, r3, #30
    3802:	d502      	bpl.n	380a <nwkRxTaskHandler+0x6a>
				frame->state = NWK_RX_STATE_DECRYPT;
    3804:	2321      	movs	r3, #33	; 0x21
    3806:	7023      	strb	r3, [r4, #0]
    3808:	e176      	b.n	3af8 <nwkRxTaskHandler+0x358>
			} else
    #endif
			frame->state = NWK_RX_STATE_INDICATE;
    380a:	2322      	movs	r3, #34	; 0x22
    380c:	7023      	strb	r3, [r4, #0]
    380e:	e173      	b.n	3af8 <nwkRxTaskHandler+0x358>
		return;
	}

#endif

	if (NWK_BROADCAST_ADDR == header->nwkDstAddr &&
    3810:	7be1      	ldrb	r1, [r4, #15]
    3812:	7c22      	ldrb	r2, [r4, #16]
    3814:	0212      	lsls	r2, r2, #8
    3816:	430a      	orrs	r2, r1
    3818:	4bbd      	ldr	r3, [pc, #756]	; (3b10 <nwkRxTaskHandler+0x370>)
    381a:	429a      	cmp	r2, r3
    381c:	d103      	bne.n	3826 <nwkRxTaskHandler+0x86>
			header->nwkFcf.ackRequest) {
    381e:	7ae3      	ldrb	r3, [r4, #11]
		return;
	}

#endif

	if (NWK_BROADCAST_ADDR == header->nwkDstAddr &&
    3820:	07da      	lsls	r2, r3, #31
    3822:	d500      	bpl.n	3826 <nwkRxTaskHandler+0x86>
    3824:	e168      	b.n	3af8 <nwkRxTaskHandler+0x358>
			header->nwkFcf.ackRequest) {
		return;
	}

	if (nwkIb.addr == header->nwkSrcAddr) {
    3826:	7b61      	ldrb	r1, [r4, #13]
    3828:	7ba3      	ldrb	r3, [r4, #14]
    382a:	021b      	lsls	r3, r3, #8
    382c:	4ab9      	ldr	r2, [pc, #740]	; (3b14 <nwkRxTaskHandler+0x374>)
    382e:	8812      	ldrh	r2, [r2, #0]
    3830:	430b      	orrs	r3, r1
    3832:	429a      	cmp	r2, r3
    3834:	d100      	bne.n	3838 <nwkRxTaskHandler+0x98>
    3836:	e15f      	b.n	3af8 <nwkRxTaskHandler+0x358>
		return;
	}

#ifdef NWK_ENABLE_ROUTING
	nwkRouteFrameReceived(frame);
    3838:	1c20      	adds	r0, r4, #0
    383a:	4bb7      	ldr	r3, [pc, #732]	; (3b18 <nwkRxTaskHandler+0x378>)
    383c:	4798      	blx	r3
    383e:	4bb2      	ldr	r3, [pc, #712]	; (3b08 <nwkRxTaskHandler+0x368>)
/*************************************************************************//**
*****************************************************************************/
static bool nwkRxRejectDuplicate(NwkFrameHeader_t *header)
{
	NwkDuplicateRejectionEntry_t *entry;
	NwkDuplicateRejectionEntry_t *freeEntry = NULL;
    3840:	2700      	movs	r7, #0
    3842:	46b8      	mov	r8, r7

	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
		entry = &nwkRxDuplicateRejectionTable[i];

		if (entry->ttl && header->nwkSrcAddr == entry->src) {
    3844:	1ca0      	adds	r0, r4, #2
{
	NwkDuplicateRejectionEntry_t *entry;
	NwkDuplicateRejectionEntry_t *freeEntry = NULL;

	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
		entry = &nwkRxDuplicateRejectionTable[i];
    3846:	1c19      	adds	r1, r3, #0

		if (entry->ttl && header->nwkSrcAddr == entry->src) {
    3848:	791a      	ldrb	r2, [r3, #4]
    384a:	2a00      	cmp	r2, #0
    384c:	d037      	beq.n	38be <nwkRxTaskHandler+0x11e>
    384e:	7ac2      	ldrb	r2, [r0, #11]
    3850:	7b07      	ldrb	r7, [r0, #12]
    3852:	023f      	lsls	r7, r7, #8
    3854:	46bc      	mov	ip, r7
    3856:	881f      	ldrh	r7, [r3, #0]
    3858:	46ba      	mov	sl, r7
    385a:	4667      	mov	r7, ip
    385c:	433a      	orrs	r2, r7
    385e:	4592      	cmp	sl, r2
    3860:	d12e      	bne.n	38c0 <nwkRxTaskHandler+0x120>
			uint8_t diff = (int8_t)entry->seq - header->nwkSeq;
    3862:	7b22      	ldrb	r2, [r4, #12]
    3864:	789b      	ldrb	r3, [r3, #2]
    3866:	1a9b      	subs	r3, r3, r2
    3868:	b2db      	uxtb	r3, r3

			if (diff < 8) {
    386a:	2b07      	cmp	r3, #7
    386c:	d81c      	bhi.n	38a8 <nwkRxTaskHandler+0x108>
				if (entry->mask & (1 << diff)) {
    386e:	78ca      	ldrb	r2, [r1, #3]
    3870:	1c10      	adds	r0, r2, #0
    3872:	4118      	asrs	r0, r3
    3874:	07c7      	lsls	r7, r0, #31
    3876:	d512      	bpl.n	389e <nwkRxTaskHandler+0xfe>
	#ifdef NWK_ENABLE_ROUTING
					if (nwkIb.addr == header->macDstAddr) {
    3878:	79e1      	ldrb	r1, [r4, #7]
    387a:	7a23      	ldrb	r3, [r4, #8]
    387c:	021b      	lsls	r3, r3, #8
    387e:	4aa5      	ldr	r2, [pc, #660]	; (3b14 <nwkRxTaskHandler+0x374>)
    3880:	8812      	ldrh	r2, [r2, #0]
    3882:	430b      	orrs	r3, r1
    3884:	429a      	cmp	r2, r3
    3886:	d000      	beq.n	388a <nwkRxTaskHandler+0xea>
    3888:	e136      	b.n	3af8 <nwkRxTaskHandler+0x358>
						nwkRouteRemove(
    388a:	7be2      	ldrb	r2, [r4, #15]
    388c:	7c20      	ldrb	r0, [r4, #16]
    388e:	0200      	lsls	r0, r0, #8
    3890:	4310      	orrs	r0, r2
								header->nwkDstAddr,
								header->nwkFcf.multicast);
    3892:	7ae1      	ldrb	r1, [r4, #11]
    3894:	0709      	lsls	r1, r1, #28

			if (diff < 8) {
				if (entry->mask & (1 << diff)) {
	#ifdef NWK_ENABLE_ROUTING
					if (nwkIb.addr == header->macDstAddr) {
						nwkRouteRemove(
    3896:	0fc9      	lsrs	r1, r1, #31
    3898:	4ba0      	ldr	r3, [pc, #640]	; (3b1c <nwkRxTaskHandler+0x37c>)
    389a:	4798      	blx	r3
    389c:	e12c      	b.n	3af8 <nwkRxTaskHandler+0x358>

	#endif
					return true;
				}

				entry->mask |= (1 << diff);
    389e:	2001      	movs	r0, #1
    38a0:	4098      	lsls	r0, r3
    38a2:	4302      	orrs	r2, r0
    38a4:	70ca      	strb	r2, [r1, #3]
    38a6:	e151      	b.n	3b4c <nwkRxTaskHandler+0x3ac>
				return false;
			} else {
				uint8_t shift = -(int8_t)diff;

				entry->seq = header->nwkSeq;
    38a8:	708a      	strb	r2, [r1, #2]
				entry->mask = (entry->mask << shift) | 1;
    38aa:	78ca      	ldrb	r2, [r1, #3]
				}

				entry->mask |= (1 << diff);
				return false;
			} else {
				uint8_t shift = -(int8_t)diff;
    38ac:	425b      	negs	r3, r3

				entry->seq = header->nwkSeq;
				entry->mask = (entry->mask << shift) | 1;
    38ae:	b2db      	uxtb	r3, r3
    38b0:	409a      	lsls	r2, r3
    38b2:	2301      	movs	r3, #1
    38b4:	4313      	orrs	r3, r2
    38b6:	70cb      	strb	r3, [r1, #3]
				entry->ttl = DUPLICATE_REJECTION_TTL;
    38b8:	2315      	movs	r3, #21
    38ba:	710b      	strb	r3, [r1, #4]
    38bc:	e146      	b.n	3b4c <nwkRxTaskHandler+0x3ac>
{
	NwkDuplicateRejectionEntry_t *entry;
	NwkDuplicateRejectionEntry_t *freeEntry = NULL;

	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
		entry = &nwkRxDuplicateRejectionTable[i];
    38be:	4698      	mov	r8, r3
    38c0:	3306      	adds	r3, #6
static bool nwkRxRejectDuplicate(NwkFrameHeader_t *header)
{
	NwkDuplicateRejectionEntry_t *entry;
	NwkDuplicateRejectionEntry_t *freeEntry = NULL;

	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
    38c2:	42b3      	cmp	r3, r6
    38c4:	d1bf      	bne.n	3846 <nwkRxTaskHandler+0xa6>
		if (0 == entry->ttl) {
			freeEntry = entry;
		}
	}

	if (NULL == freeEntry) {
    38c6:	4640      	mov	r0, r8
    38c8:	2800      	cmp	r0, #0
    38ca:	d100      	bne.n	38ce <nwkRxTaskHandler+0x12e>
    38cc:	e114      	b.n	3af8 <nwkRxTaskHandler+0x358>
		return true;
	}

	freeEntry->src = header->nwkSrcAddr;
    38ce:	7b61      	ldrb	r1, [r4, #13]
    38d0:	7ba2      	ldrb	r2, [r4, #14]
    38d2:	0212      	lsls	r2, r2, #8
    38d4:	430a      	orrs	r2, r1
    38d6:	8002      	strh	r2, [r0, #0]
	freeEntry->seq = header->nwkSeq;
    38d8:	7b23      	ldrb	r3, [r4, #12]
    38da:	7083      	strb	r3, [r0, #2]
	freeEntry->mask = 1;
    38dc:	2301      	movs	r3, #1
    38de:	70c3      	strb	r3, [r0, #3]
	freeEntry->ttl = DUPLICATE_REJECTION_TTL;
    38e0:	2315      	movs	r3, #21
    38e2:	7103      	strb	r3, [r0, #4]

	SYS_TimerStart(&nwkRxDuplicateRejectionTimer);
    38e4:	488e      	ldr	r0, [pc, #568]	; (3b20 <nwkRxTaskHandler+0x380>)
    38e6:	4b8f      	ldr	r3, [pc, #572]	; (3b24 <nwkRxTaskHandler+0x384>)
    38e8:	4798      	blx	r3
    38ea:	e12f      	b.n	3b4c <nwkRxTaskHandler+0x3ac>
			frame->state = NWK_RX_STATE_INDICATE;
		}
	} else
#endif /* NWK_ENABLE_MULTICAST */
	{
		if (NWK_BROADCAST_ADDR == header->macDstAddr && nwkIb.addr !=
    38ec:	4b89      	ldr	r3, [pc, #548]	; (3b14 <nwkRxTaskHandler+0x374>)
    38ee:	881a      	ldrh	r2, [r3, #0]
				header->nwkDstAddr &&
    38f0:	7be0      	ldrb	r0, [r4, #15]
    38f2:	7c23      	ldrb	r3, [r4, #16]
    38f4:	021b      	lsls	r3, r3, #8
    38f6:	4303      	orrs	r3, r0
			frame->state = NWK_RX_STATE_INDICATE;
		}
	} else
#endif /* NWK_ENABLE_MULTICAST */
	{
		if (NWK_BROADCAST_ADDR == header->macDstAddr && nwkIb.addr !=
    38f8:	429a      	cmp	r2, r3
    38fa:	d010      	beq.n	391e <nwkRxTaskHandler+0x17e>
				header->nwkDstAddr &&
				0 == header->nwkFcf.linkLocal) {
    38fc:	7ae1      	ldrb	r1, [r4, #11]
		}
	} else
#endif /* NWK_ENABLE_MULTICAST */
	{
		if (NWK_BROADCAST_ADDR == header->macDstAddr && nwkIb.addr !=
				header->nwkDstAddr &&
    38fe:	074f      	lsls	r7, r1, #29
    3900:	d40a      	bmi.n	3918 <nwkRxTaskHandler+0x178>
				0 == header->nwkFcf.linkLocal) {
			nwkTxBroadcastFrame(frame);
    3902:	1c20      	adds	r0, r4, #0
    3904:	4b88      	ldr	r3, [pc, #544]	; (3b28 <nwkRxTaskHandler+0x388>)
    3906:	4798      	blx	r3
		}

		if (nwkIb.addr == header->nwkDstAddr || NWK_BROADCAST_ADDR ==
    3908:	4b82      	ldr	r3, [pc, #520]	; (3b14 <nwkRxTaskHandler+0x374>)
    390a:	881a      	ldrh	r2, [r3, #0]
    390c:	7be0      	ldrb	r0, [r4, #15]
    390e:	7c23      	ldrb	r3, [r4, #16]
    3910:	021b      	lsls	r3, r3, #8
    3912:	4303      	orrs	r3, r0
    3914:	429a      	cmp	r2, r3
    3916:	d002      	beq.n	391e <nwkRxTaskHandler+0x17e>
    3918:	497d      	ldr	r1, [pc, #500]	; (3b10 <nwkRxTaskHandler+0x370>)
    391a:	428b      	cmp	r3, r1
    391c:	d108      	bne.n	3930 <nwkRxTaskHandler+0x190>
				header->nwkDstAddr) {
    #ifdef NWK_ENABLE_SECURITY
			if (header->nwkFcf.security) {
    391e:	7ae3      	ldrb	r3, [r4, #11]
    3920:	0798      	lsls	r0, r3, #30
    3922:	d502      	bpl.n	392a <nwkRxTaskHandler+0x18a>
				frame->state = NWK_RX_STATE_DECRYPT;
    3924:	2321      	movs	r3, #33	; 0x21
    3926:	7023      	strb	r3, [r4, #0]
    3928:	e0e6      	b.n	3af8 <nwkRxTaskHandler+0x358>
			} else
    #endif
			frame->state = NWK_RX_STATE_INDICATE;
    392a:	2322      	movs	r3, #34	; 0x22
    392c:	7023      	strb	r3, [r4, #0]
    392e:	e0e3      	b.n	3af8 <nwkRxTaskHandler+0x358>
		}

  #ifdef NWK_ENABLE_ROUTING
		else if (nwkIb.addr == header->macDstAddr) {
    3930:	79e1      	ldrb	r1, [r4, #7]
    3932:	7a23      	ldrb	r3, [r4, #8]
    3934:	021b      	lsls	r3, r3, #8
    3936:	430b      	orrs	r3, r1
    3938:	429a      	cmp	r2, r3
    393a:	d000      	beq.n	393e <nwkRxTaskHandler+0x19e>
    393c:	e0dc      	b.n	3af8 <nwkRxTaskHandler+0x358>
			frame->state = NWK_RX_STATE_ROUTE;
    393e:	2323      	movs	r3, #35	; 0x23
    3940:	7023      	strb	r3, [r4, #0]
    3942:	e0d9      	b.n	3af8 <nwkRxTaskHandler+0x358>
		break;

#ifdef NWK_ENABLE_SECURITY
		case NWK_RX_STATE_DECRYPT:
		{
			nwkSecurityProcess(frame, false);
    3944:	1c20      	adds	r0, r4, #0
    3946:	2100      	movs	r1, #0
    3948:	4b78      	ldr	r3, [pc, #480]	; (3b2c <nwkRxTaskHandler+0x38c>)
    394a:	4798      	blx	r3
		}
		break;
    394c:	e0d4      	b.n	3af8 <nwkRxTaskHandler+0x358>
*****************************************************************************/
static void nwkRxHandleIndication(NwkFrame_t *frame)
{
	bool ack;

	nwkRxAckControl = 0;
    394e:	2200      	movs	r2, #0
    3950:	4b77      	ldr	r3, [pc, #476]	; (3b30 <nwkRxTaskHandler+0x390>)
    3952:	701a      	strb	r2, [r3, #0]
static bool nwkRxIndicateFrame(NwkFrame_t *frame)
{
	NwkFrameHeader_t *header = &frame->header;
	NWK_DataInd_t ind;

	if (NULL == nwkIb.endpoint[header->nwkDstEndpoint]) {
    3954:	7c61      	ldrb	r1, [r4, #17]
    3956:	0909      	lsrs	r1, r1, #4
    3958:	b2ca      	uxtb	r2, r1
    395a:	3202      	adds	r2, #2
    395c:	0092      	lsls	r2, r2, #2
    395e:	4b6d      	ldr	r3, [pc, #436]	; (3b14 <nwkRxTaskHandler+0x374>)
    3960:	58d2      	ldr	r2, [r2, r3]
    3962:	2a00      	cmp	r2, #0
    3964:	d062      	beq.n	3a2c <nwkRxTaskHandler+0x28c>
		return false;
	}

	ind.srcAddr = header->nwkSrcAddr;
    3966:	1ca3      	adds	r3, r4, #2
    3968:	7b67      	ldrb	r7, [r4, #13]
    396a:	7ba0      	ldrb	r0, [r4, #14]
    396c:	0200      	lsls	r0, r0, #8
    396e:	4338      	orrs	r0, r7
    3970:	4680      	mov	r8, r0
    3972:	466f      	mov	r7, sp
    3974:	8038      	strh	r0, [r7, #0]
	ind.dstAddr = header->nwkDstAddr;
    3976:	7be7      	ldrb	r7, [r4, #15]
    3978:	7c20      	ldrb	r0, [r4, #16]
    397a:	0200      	lsls	r0, r0, #8
    397c:	4307      	orrs	r7, r0
    397e:	46b9      	mov	r9, r7
    3980:	1c38      	adds	r0, r7, #0
    3982:	466f      	mov	r7, sp
    3984:	8078      	strh	r0, [r7, #2]
	ind.srcEndpoint = header->nwkSrcEndpoint;
    3986:	7c67      	ldrb	r7, [r4, #17]
    3988:	073f      	lsls	r7, r7, #28
    398a:	0f3f      	lsrs	r7, r7, #28
    398c:	4668      	mov	r0, sp
    398e:	7107      	strb	r7, [r0, #4]
	ind.dstEndpoint = header->nwkDstEndpoint;
    3990:	7141      	strb	r1, [r0, #5]
	ind.data = frame->payload;
    3992:	2181      	movs	r1, #129	; 0x81
    3994:	5c61      	ldrb	r1, [r4, r1]
    3996:	2082      	movs	r0, #130	; 0x82
    3998:	5c27      	ldrb	r7, [r4, r0]
    399a:	023f      	lsls	r7, r7, #8
    399c:	4339      	orrs	r1, r7
    399e:	2083      	movs	r0, #131	; 0x83
    39a0:	5c27      	ldrb	r7, [r4, r0]
    39a2:	043f      	lsls	r7, r7, #16
    39a4:	4339      	orrs	r1, r7
    39a6:	2084      	movs	r0, #132	; 0x84
    39a8:	5c27      	ldrb	r7, [r4, r0]
    39aa:	063f      	lsls	r7, r7, #24
    39ac:	4339      	orrs	r1, r7
    39ae:	9102      	str	r1, [sp, #8]

/*************************************************************************//**
*****************************************************************************/
static inline uint8_t nwkFramePayloadSize(NwkFrame_t *frame)
{
	return frame->size - (frame->payload - frame->data);
    39b0:	1a59      	subs	r1, r3, r1
    39b2:	468c      	mov	ip, r1
    39b4:	7861      	ldrb	r1, [r4, #1]
    39b6:	4461      	add	r1, ip
	ind.size = nwkFramePayloadSize(frame);
    39b8:	4668      	mov	r0, sp
    39ba:	7301      	strb	r1, [r0, #12]
	ind.lqi = frame->rx.lqi;
    39bc:	2185      	movs	r1, #133	; 0x85
    39be:	5c61      	ldrb	r1, [r4, r1]
    39c0:	7341      	strb	r1, [r0, #13]
	ind.rssi = frame->rx.rssi;
    39c2:	2186      	movs	r1, #134	; 0x86
    39c4:	5c61      	ldrb	r1, [r4, r1]
    39c6:	7381      	strb	r1, [r0, #14]

	ind.options
		= (header->nwkFcf.ackRequest) ? NWK_IND_OPT_ACK_REQUESTED : 0;
    39c8:	7ae3      	ldrb	r3, [r4, #11]
    39ca:	07d9      	lsls	r1, r3, #31
    39cc:	0fc9      	lsrs	r1, r1, #31
	ind.options |= (header->nwkFcf.security) ? NWK_IND_OPT_SECURED : 0;
    39ce:	2702      	movs	r7, #2
    39d0:	403b      	ands	r3, r7
    39d2:	430b      	orrs	r3, r1
    39d4:	b2db      	uxtb	r3, r3
	ind.options |= (header->nwkFcf.linkLocal) ? NWK_IND_OPT_LINK_LOCAL : 0;
    39d6:	7ae1      	ldrb	r1, [r4, #11]
    39d8:	0749      	lsls	r1, r1, #29
    39da:	0fc9      	lsrs	r1, r1, #31
    39dc:	0149      	lsls	r1, r1, #5
    39de:	430b      	orrs	r3, r1
	ind.options |= (header->nwkFcf.multicast) ? NWK_IND_OPT_MULTICAST : 0;
    39e0:	7ae1      	ldrb	r1, [r4, #11]
    39e2:	0709      	lsls	r1, r1, #28
    39e4:	0fc9      	lsrs	r1, r1, #31
    39e6:	0189      	lsls	r1, r1, #6
    39e8:	430b      	orrs	r3, r1
	ind.options
		|= (NWK_BROADCAST_ADDR ==
    39ea:	4952      	ldr	r1, [pc, #328]	; (3b34 <nwkRxTaskHandler+0x394>)
    39ec:	1c0f      	adds	r7, r1, #0
    39ee:	444f      	add	r7, r9
    39f0:	4279      	negs	r1, r7
    39f2:	414f      	adcs	r7, r1
    39f4:	00bf      	lsls	r7, r7, #2
    39f6:	433b      	orrs	r3, r7
			header->nwkDstAddr) ? NWK_IND_OPT_BROADCAST : 0;
	ind.options
		|= (header->nwkSrcAddr ==
			header->macSrcAddr) ? NWK_IND_OPT_LOCAL : 0;
    39f8:	7a67      	ldrb	r7, [r4, #9]
    39fa:	7aa1      	ldrb	r1, [r4, #10]
    39fc:	0209      	lsls	r1, r1, #8
	ind.options |= (header->nwkFcf.multicast) ? NWK_IND_OPT_MULTICAST : 0;
	ind.options
		|= (NWK_BROADCAST_ADDR ==
			header->nwkDstAddr) ? NWK_IND_OPT_BROADCAST : 0;
	ind.options
		|= (header->nwkSrcAddr ==
    39fe:	4339      	orrs	r1, r7
    3a00:	4647      	mov	r7, r8
    3a02:	1a78      	subs	r0, r7, r1
    3a04:	4241      	negs	r1, r0
    3a06:	4148      	adcs	r0, r1
    3a08:	00c0      	lsls	r0, r0, #3
    3a0a:	4303      	orrs	r3, r0
    3a0c:	4668      	mov	r0, sp
    3a0e:	7183      	strb	r3, [r0, #6]
			header->macSrcAddr) ? NWK_IND_OPT_LOCAL : 0;
	ind.options
		|= (NWK_BROADCAST_PANID ==
			header->macDstPanId) ? NWK_IND_OPT_BROADCAST_PAN_ID : 0;
    3a10:	7960      	ldrb	r0, [r4, #5]
    3a12:	79a1      	ldrb	r1, [r4, #6]
    3a14:	0209      	lsls	r1, r1, #8
			header->nwkDstAddr) ? NWK_IND_OPT_BROADCAST : 0;
	ind.options
		|= (header->nwkSrcAddr ==
			header->macSrcAddr) ? NWK_IND_OPT_LOCAL : 0;
	ind.options
		|= (NWK_BROADCAST_PANID ==
    3a16:	4301      	orrs	r1, r0
    3a18:	4f46      	ldr	r7, [pc, #280]	; (3b34 <nwkRxTaskHandler+0x394>)
    3a1a:	19c9      	adds	r1, r1, r7
    3a1c:	4248      	negs	r0, r1
    3a1e:	4141      	adcs	r1, r0
    3a20:	0109      	lsls	r1, r1, #4
    3a22:	430b      	orrs	r3, r1
    3a24:	4668      	mov	r0, sp
    3a26:	7183      	strb	r3, [r0, #6]
			header->macDstPanId) ? NWK_IND_OPT_BROADCAST_PAN_ID : 0;

	return nwkIb.endpoint[header->nwkDstEndpoint](&ind);
    3a28:	4790      	blx	r2
    3a2a:	e000      	b.n	3a2e <nwkRxTaskHandler+0x28e>
{
	NwkFrameHeader_t *header = &frame->header;
	NWK_DataInd_t ind;

	if (NULL == nwkIb.endpoint[header->nwkDstEndpoint]) {
		return false;
    3a2c:	2000      	movs	r0, #0
	bool ack;

	nwkRxAckControl = 0;
	ack = nwkRxIndicateFrame(frame);

	if (0 == frame->header.nwkFcf.ackRequest) {
    3a2e:	7ae3      	ldrb	r3, [r4, #11]
		ack = false;
    3a30:	07db      	lsls	r3, r3, #31
    3a32:	17db      	asrs	r3, r3, #31
    3a34:	4018      	ands	r0, r3
	}

	if (NWK_BROADCAST_ADDR == frame->header.macDstAddr &&
    3a36:	79e3      	ldrb	r3, [r4, #7]
    3a38:	7a22      	ldrb	r2, [r4, #8]
    3a3a:	0212      	lsls	r2, r2, #8
    3a3c:	431a      	orrs	r2, r3
    3a3e:	4b34      	ldr	r3, [pc, #208]	; (3b10 <nwkRxTaskHandler+0x370>)
    3a40:	429a      	cmp	r2, r3
    3a42:	d10b      	bne.n	3a5c <nwkRxTaskHandler+0x2bc>
			nwkIb.addr == frame->header.nwkDstAddr &&
    3a44:	7be1      	ldrb	r1, [r4, #15]
    3a46:	7c23      	ldrb	r3, [r4, #16]
    3a48:	021b      	lsls	r3, r3, #8

	if (0 == frame->header.nwkFcf.ackRequest) {
		ack = false;
	}

	if (NWK_BROADCAST_ADDR == frame->header.macDstAddr &&
    3a4a:	4a32      	ldr	r2, [pc, #200]	; (3b14 <nwkRxTaskHandler+0x374>)
    3a4c:	8812      	ldrh	r2, [r2, #0]
    3a4e:	430b      	orrs	r3, r1
    3a50:	429a      	cmp	r2, r3
    3a52:	d103      	bne.n	3a5c <nwkRxTaskHandler+0x2bc>
			nwkIb.addr == frame->header.nwkDstAddr &&
			0 == frame->header.nwkFcf.multicast) {
    3a54:	7ae3      	ldrb	r3, [r4, #11]
	if (0 == frame->header.nwkFcf.ackRequest) {
		ack = false;
	}

	if (NWK_BROADCAST_ADDR == frame->header.macDstAddr &&
			nwkIb.addr == frame->header.nwkDstAddr &&
    3a56:	0719      	lsls	r1, r3, #28
    3a58:	d400      	bmi.n	3a5c <nwkRxTaskHandler+0x2bc>
			0 == frame->header.nwkFcf.multicast) {
		ack = true;
    3a5a:	2001      	movs	r0, #1
	}

	if (NWK_BROADCAST_PANID == frame->header.macDstPanId) {
    3a5c:	7963      	ldrb	r3, [r4, #5]
    3a5e:	79a2      	ldrb	r2, [r4, #6]
    3a60:	0212      	lsls	r2, r2, #8
    3a62:	431a      	orrs	r2, r3
    3a64:	4b2a      	ldr	r3, [pc, #168]	; (3b10 <nwkRxTaskHandler+0x370>)
    3a66:	429a      	cmp	r2, r3
    3a68:	d03c      	beq.n	3ae4 <nwkRxTaskHandler+0x344>
		ack = false;
	}

	if (NWK_BROADCAST_ADDR == nwkIb.addr) {
    3a6a:	4b2a      	ldr	r3, [pc, #168]	; (3b14 <nwkRxTaskHandler+0x374>)
    3a6c:	881a      	ldrh	r2, [r3, #0]
    3a6e:	4b28      	ldr	r3, [pc, #160]	; (3b10 <nwkRxTaskHandler+0x370>)
    3a70:	429a      	cmp	r2, r3
    3a72:	d037      	beq.n	3ae4 <nwkRxTaskHandler+0x344>
		ack = false;
	}

	if (ack) {
    3a74:	2800      	cmp	r0, #0
    3a76:	d035      	beq.n	3ae4 <nwkRxTaskHandler+0x344>
static void nwkRxSendAck(NwkFrame_t *frame)
{
	NwkFrame_t *ack;
	NwkCommandAck_t *command;

	if (NULL == (ack = nwkFrameAlloc())) {
    3a78:	4b2f      	ldr	r3, [pc, #188]	; (3b38 <nwkRxTaskHandler+0x398>)
    3a7a:	4798      	blx	r3
    3a7c:	1e07      	subs	r7, r0, #0
    3a7e:	d031      	beq.n	3ae4 <nwkRxTaskHandler+0x344>
		return;
	}

	nwkFrameCommandInit(ack);
    3a80:	4b2e      	ldr	r3, [pc, #184]	; (3b3c <nwkRxTaskHandler+0x39c>)
    3a82:	4798      	blx	r3

	ack->size += sizeof(NwkCommandAck_t);
    3a84:	787b      	ldrb	r3, [r7, #1]
    3a86:	3303      	adds	r3, #3
    3a88:	707b      	strb	r3, [r7, #1]
	ack->tx.confirm = NULL;
    3a8a:	2200      	movs	r2, #0
    3a8c:	2389      	movs	r3, #137	; 0x89
    3a8e:	54fa      	strb	r2, [r7, r3]
    3a90:	238a      	movs	r3, #138	; 0x8a
    3a92:	54fa      	strb	r2, [r7, r3]
    3a94:	238b      	movs	r3, #139	; 0x8b
    3a96:	54fa      	strb	r2, [r7, r3]
    3a98:	238c      	movs	r3, #140	; 0x8c
    3a9a:	54fa      	strb	r2, [r7, r3]

	ack->header.nwkFcf.security = frame->header.nwkFcf.security;
    3a9c:	7ae2      	ldrb	r2, [r4, #11]
    3a9e:	2302      	movs	r3, #2
    3aa0:	401a      	ands	r2, r3
    3aa2:	7afb      	ldrb	r3, [r7, #11]
    3aa4:	2102      	movs	r1, #2
    3aa6:	438b      	bics	r3, r1
    3aa8:	4313      	orrs	r3, r2
    3aaa:	72fb      	strb	r3, [r7, #11]
	ack->header.nwkDstAddr = frame->header.nwkSrcAddr;
    3aac:	7b62      	ldrb	r2, [r4, #13]
    3aae:	7ba3      	ldrb	r3, [r4, #14]
    3ab0:	73fa      	strb	r2, [r7, #15]
    3ab2:	743b      	strb	r3, [r7, #16]

	command = (NwkCommandAck_t *)ack->payload;
    3ab4:	2381      	movs	r3, #129	; 0x81
    3ab6:	5cfa      	ldrb	r2, [r7, r3]
    3ab8:	2382      	movs	r3, #130	; 0x82
    3aba:	5cfb      	ldrb	r3, [r7, r3]
    3abc:	021b      	lsls	r3, r3, #8
    3abe:	4313      	orrs	r3, r2
    3ac0:	2283      	movs	r2, #131	; 0x83
    3ac2:	5cba      	ldrb	r2, [r7, r2]
    3ac4:	0412      	lsls	r2, r2, #16
    3ac6:	4313      	orrs	r3, r2
    3ac8:	2284      	movs	r2, #132	; 0x84
    3aca:	5cba      	ldrb	r2, [r7, r2]
    3acc:	0612      	lsls	r2, r2, #24
    3ace:	4313      	orrs	r3, r2
	command->id = NWK_COMMAND_ACK;
    3ad0:	2200      	movs	r2, #0
    3ad2:	701a      	strb	r2, [r3, #0]
	command->control = nwkRxAckControl;
    3ad4:	4a16      	ldr	r2, [pc, #88]	; (3b30 <nwkRxTaskHandler+0x390>)
    3ad6:	7812      	ldrb	r2, [r2, #0]
    3ad8:	709a      	strb	r2, [r3, #2]
	command->seq = frame->header.nwkSeq;
    3ada:	7b22      	ldrb	r2, [r4, #12]
    3adc:	705a      	strb	r2, [r3, #1]

	nwkTxFrame(ack);
    3ade:	1c38      	adds	r0, r7, #0
    3ae0:	4b17      	ldr	r3, [pc, #92]	; (3b40 <nwkRxTaskHandler+0x3a0>)
    3ae2:	4798      	blx	r3

	if (ack) {
		nwkRxSendAck(frame);
	}

	frame->state = NWK_RX_STATE_FINISH;
    3ae4:	2324      	movs	r3, #36	; 0x24
    3ae6:	7023      	strb	r3, [r4, #0]
    3ae8:	e006      	b.n	3af8 <nwkRxTaskHandler+0x358>
		break;

#ifdef NWK_ENABLE_ROUTING
		case NWK_RX_STATE_ROUTE:
		{
			nwkRouteFrame(frame);
    3aea:	1c20      	adds	r0, r4, #0
    3aec:	4b15      	ldr	r3, [pc, #84]	; (3b44 <nwkRxTaskHandler+0x3a4>)
    3aee:	4798      	blx	r3
		}
		break;
    3af0:	e002      	b.n	3af8 <nwkRxTaskHandler+0x358>
#endif

		case NWK_RX_STATE_FINISH:
		{
			nwkFrameFree(frame);
    3af2:	1c20      	adds	r0, r4, #0
    3af4:	4b14      	ldr	r3, [pc, #80]	; (3b48 <nwkRxTaskHandler+0x3a8>)
    3af6:	4798      	blx	r3
*****************************************************************************/
void nwkRxTaskHandler(void)
{
	NwkFrame_t *frame = NULL;

	while (NULL != (frame = nwkFrameNext(frame))) {
    3af8:	1c20      	adds	r0, r4, #0
    3afa:	47a8      	blx	r5
    3afc:	1e04      	subs	r4, r0, #0
    3afe:	d000      	beq.n	3b02 <nwkRxTaskHandler+0x362>
    3b00:	e65a      	b.n	37b8 <nwkRxTaskHandler+0x18>
    3b02:	e02c      	b.n	3b5e <nwkRxTaskHandler+0x3be>
    3b04:	00002e41 	.word	0x00002e41
    3b08:	20000b98 	.word	0x20000b98
    3b0c:	00005fac 	.word	0x00005fac
    3b10:	0000ffff 	.word	0x0000ffff
    3b14:	20000e80 	.word	0x20000e80
    3b18:	00002fd9 	.word	0x00002fd9
    3b1c:	00002fc1 	.word	0x00002fc1
    3b20:	20000cc8 	.word	0x20000cc8
    3b24:	00004605 	.word	0x00004605
    3b28:	00003f99 	.word	0x00003f99
    3b2c:	00003b9d 	.word	0x00003b9d
    3b30:	20000cc4 	.word	0x20000cc4
    3b34:	ffff0001 	.word	0xffff0001
    3b38:	00002dbd 	.word	0x00002dbd
    3b3c:	00002e81 	.word	0x00002e81
    3b40:	00003ed9 	.word	0x00003ed9
    3b44:	000030c1 	.word	0x000030c1
    3b48:	00002e2d 	.word	0x00002e2d
			frame->state = NWK_RX_STATE_INDICATE;
		}
	} else
#endif /* NWK_ENABLE_MULTICAST */
	{
		if (NWK_BROADCAST_ADDR == header->macDstAddr && nwkIb.addr !=
    3b4c:	79e1      	ldrb	r1, [r4, #7]
    3b4e:	7a22      	ldrb	r2, [r4, #8]
    3b50:	0212      	lsls	r2, r2, #8
    3b52:	430a      	orrs	r2, r1
    3b54:	4b05      	ldr	r3, [pc, #20]	; (3b6c <nwkRxTaskHandler+0x3cc>)
    3b56:	429a      	cmp	r2, r3
    3b58:	d000      	beq.n	3b5c <nwkRxTaskHandler+0x3bc>
    3b5a:	e6d5      	b.n	3908 <nwkRxTaskHandler+0x168>
    3b5c:	e6c6      	b.n	38ec <nwkRxTaskHandler+0x14c>
			nwkFrameFree(frame);
		}
		break;
		}
	}
}
    3b5e:	b004      	add	sp, #16
    3b60:	bc1c      	pop	{r2, r3, r4}
    3b62:	4690      	mov	r8, r2
    3b64:	4699      	mov	r9, r3
    3b66:	46a2      	mov	sl, r4
    3b68:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3b6a:	46c0      	nop			; (mov r8, r8)
    3b6c:	0000ffff 	.word	0x0000ffff

00003b70 <nwkSecurityInit>:
/*************************************************************************//**
*  @brief Initializes the Security module
*****************************************************************************/
void nwkSecurityInit(void)
{
	nwkSecurityActiveFrames = 0;
    3b70:	2300      	movs	r3, #0
    3b72:	4a02      	ldr	r2, [pc, #8]	; (3b7c <nwkSecurityInit+0xc>)
    3b74:	7013      	strb	r3, [r2, #0]
	nwkSecurityActiveFrame = NULL;
    3b76:	4a02      	ldr	r2, [pc, #8]	; (3b80 <nwkSecurityInit+0x10>)
    3b78:	6013      	str	r3, [r2, #0]
}
    3b7a:	4770      	bx	lr
    3b7c:	20000cdc 	.word	0x20000cdc
    3b80:	20000ce0 	.word	0x20000ce0

00003b84 <NWK_SetSecurityKey>:

/*************************************************************************//**
*****************************************************************************/
void NWK_SetSecurityKey(uint8_t *key)
{
    3b84:	b508      	push	{r3, lr}
    3b86:	1c01      	adds	r1, r0, #0
	memcpy((uint8_t *)nwkIb.key, key, NWK_SECURITY_KEY_SIZE);
    3b88:	4802      	ldr	r0, [pc, #8]	; (3b94 <NWK_SetSecurityKey+0x10>)
    3b8a:	2210      	movs	r2, #16
    3b8c:	4b02      	ldr	r3, [pc, #8]	; (3b98 <NWK_SetSecurityKey+0x14>)
    3b8e:	4798      	blx	r3
}
    3b90:	bd08      	pop	{r3, pc}
    3b92:	46c0      	nop			; (mov r8, r8)
    3b94:	20000ec8 	.word	0x20000ec8
    3b98:	00005749 	.word	0x00005749

00003b9c <nwkSecurityProcess>:

/*************************************************************************//**
*****************************************************************************/
void nwkSecurityProcess(NwkFrame_t *frame, bool encrypt)
{
	if (encrypt) {
    3b9c:	2900      	cmp	r1, #0
    3b9e:	d002      	beq.n	3ba6 <nwkSecurityProcess+0xa>
		frame->state = NWK_SECURITY_STATE_ENCRYPT_PENDING;
    3ba0:	2330      	movs	r3, #48	; 0x30
    3ba2:	7003      	strb	r3, [r0, #0]
    3ba4:	e001      	b.n	3baa <nwkSecurityProcess+0xe>
	} else {
		frame->state = NWK_SECURITY_STATE_DECRYPT_PENDING;
    3ba6:	2331      	movs	r3, #49	; 0x31
    3ba8:	7003      	strb	r3, [r0, #0]
	}

	++nwkSecurityActiveFrames;
    3baa:	4b02      	ldr	r3, [pc, #8]	; (3bb4 <nwkSecurityProcess+0x18>)
    3bac:	781a      	ldrb	r2, [r3, #0]
    3bae:	3201      	adds	r2, #1
    3bb0:	701a      	strb	r2, [r3, #0]
}
    3bb2:	4770      	bx	lr
    3bb4:	20000cdc 	.word	0x20000cdc

00003bb8 <SYS_EncryptConf>:
}

/*************************************************************************//**
*****************************************************************************/
void SYS_EncryptConf(void)
{
    3bb8:	b5f0      	push	{r4, r5, r6, r7, lr}
    3bba:	4647      	mov	r7, r8
    3bbc:	b480      	push	{r7}
	uint8_t *vector = (uint8_t *)nwkSecurityVector;
	uint8_t *text = &nwkSecurityActiveFrame->payload[nwkSecurityOffset];
    3bbe:	4b24      	ldr	r3, [pc, #144]	; (3c50 <SYS_EncryptConf+0x98>)
    3bc0:	681e      	ldr	r6, [r3, #0]
    3bc2:	4b24      	ldr	r3, [pc, #144]	; (3c54 <SYS_EncryptConf+0x9c>)
    3bc4:	781b      	ldrb	r3, [r3, #0]
    3bc6:	4698      	mov	r8, r3
    3bc8:	2381      	movs	r3, #129	; 0x81
    3bca:	5cf3      	ldrb	r3, [r6, r3]
    3bcc:	2282      	movs	r2, #130	; 0x82
    3bce:	5cb1      	ldrb	r1, [r6, r2]
    3bd0:	0209      	lsls	r1, r1, #8
    3bd2:	4319      	orrs	r1, r3
    3bd4:	2383      	movs	r3, #131	; 0x83
    3bd6:	5cf4      	ldrb	r4, [r6, r3]
    3bd8:	0424      	lsls	r4, r4, #16
    3bda:	4321      	orrs	r1, r4
    3bdc:	2384      	movs	r3, #132	; 0x84
    3bde:	5cf4      	ldrb	r4, [r6, r3]
    3be0:	0624      	lsls	r4, r4, #24
    3be2:	4321      	orrs	r1, r4
    3be4:	4441      	add	r1, r8
	uint8_t block;

	block
		= (nwkSecuritySize <
    3be6:	4b1c      	ldr	r3, [pc, #112]	; (3c58 <SYS_EncryptConf+0xa0>)
    3be8:	781b      	ldrb	r3, [r3, #0]
    3bea:	469c      	mov	ip, r3
    3bec:	1c1f      	adds	r7, r3, #0
    3bee:	2b10      	cmp	r3, #16
    3bf0:	d900      	bls.n	3bf4 <SYS_EncryptConf+0x3c>
    3bf2:	2710      	movs	r7, #16
    3bf4:	b2ff      	uxtb	r7, r7
			NWK_SECURITY_BLOCK_SIZE) ? nwkSecuritySize :
			NWK_SECURITY_BLOCK_SIZE;

	for (uint8_t i = 0; i < block; i++) {
    3bf6:	2f00      	cmp	r7, #0
    3bf8:	d016      	beq.n	3c28 <SYS_EncryptConf+0x70>
		text[i] ^= vector[i];

		if (nwkSecurityEncrypt) {
    3bfa:	4b18      	ldr	r3, [pc, #96]	; (3c5c <SYS_EncryptConf+0xa4>)
    3bfc:	781d      	ldrb	r5, [r3, #0]
    3bfe:	1c0b      	adds	r3, r1, #0
    3c00:	4a17      	ldr	r2, [pc, #92]	; (3c60 <SYS_EncryptConf+0xa8>)
    3c02:	1e7c      	subs	r4, r7, #1
    3c04:	b2e4      	uxtb	r4, r4
    3c06:	190c      	adds	r4, r1, r4
    3c08:	3401      	adds	r4, #1
		= (nwkSecuritySize <
			NWK_SECURITY_BLOCK_SIZE) ? nwkSecuritySize :
			NWK_SECURITY_BLOCK_SIZE;

	for (uint8_t i = 0; i < block; i++) {
		text[i] ^= vector[i];
    3c0a:	7810      	ldrb	r0, [r2, #0]
    3c0c:	7819      	ldrb	r1, [r3, #0]
    3c0e:	4041      	eors	r1, r0
    3c10:	7019      	strb	r1, [r3, #0]

		if (nwkSecurityEncrypt) {
    3c12:	2d00      	cmp	r5, #0
    3c14:	d001      	beq.n	3c1a <SYS_EncryptConf+0x62>
			vector[i] = text[i];
    3c16:	7011      	strb	r1, [r2, #0]
    3c18:	e002      	b.n	3c20 <SYS_EncryptConf+0x68>
		} else {
			vector[i] ^= text[i];
    3c1a:	7810      	ldrb	r0, [r2, #0]
    3c1c:	4041      	eors	r1, r0
    3c1e:	7011      	strb	r1, [r2, #0]
    3c20:	3301      	adds	r3, #1
    3c22:	3201      	adds	r2, #1
	block
		= (nwkSecuritySize <
			NWK_SECURITY_BLOCK_SIZE) ? nwkSecuritySize :
			NWK_SECURITY_BLOCK_SIZE;

	for (uint8_t i = 0; i < block; i++) {
    3c24:	42a3      	cmp	r3, r4
    3c26:	d1f0      	bne.n	3c0a <SYS_EncryptConf+0x52>
		} else {
			vector[i] ^= text[i];
		}
	}

	nwkSecurityOffset += block;
    3c28:	4643      	mov	r3, r8
    3c2a:	18fa      	adds	r2, r7, r3
    3c2c:	4b09      	ldr	r3, [pc, #36]	; (3c54 <SYS_EncryptConf+0x9c>)
    3c2e:	701a      	strb	r2, [r3, #0]
	nwkSecuritySize -= block;
    3c30:	4663      	mov	r3, ip
    3c32:	1bdf      	subs	r7, r3, r7
    3c34:	b2ff      	uxtb	r7, r7
    3c36:	4b08      	ldr	r3, [pc, #32]	; (3c58 <SYS_EncryptConf+0xa0>)
    3c38:	701f      	strb	r7, [r3, #0]

	if (nwkSecuritySize > 0) {
    3c3a:	2f00      	cmp	r7, #0
    3c3c:	d002      	beq.n	3c44 <SYS_EncryptConf+0x8c>
		nwkSecurityActiveFrame->state = NWK_SECURITY_STATE_PROCESS;
    3c3e:	2332      	movs	r3, #50	; 0x32
    3c40:	7033      	strb	r3, [r6, #0]
    3c42:	e001      	b.n	3c48 <SYS_EncryptConf+0x90>
	} else {
		nwkSecurityActiveFrame->state = NWK_SECURITY_STATE_CONFIRM;
    3c44:	2334      	movs	r3, #52	; 0x34
    3c46:	7033      	strb	r3, [r6, #0]
	}
}
    3c48:	bc04      	pop	{r2}
    3c4a:	4690      	mov	r8, r2
    3c4c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3c4e:	46c0      	nop			; (mov r8, r8)
    3c50:	20000ce0 	.word	0x20000ce0
    3c54:	20000ce4 	.word	0x20000ce4
    3c58:	20000ce5 	.word	0x20000ce5
    3c5c:	20000ce6 	.word	0x20000ce6
    3c60:	20000ce8 	.word	0x20000ce8

00003c64 <nwkSecurityTaskHandler>:

/*************************************************************************//**
*  @brief Security Module task handler
*****************************************************************************/
void nwkSecurityTaskHandler(void)
{
    3c64:	b530      	push	{r4, r5, lr}
    3c66:	b083      	sub	sp, #12
	NwkFrame_t *frame = NULL;

	if (0 == nwkSecurityActiveFrames) {
    3c68:	4b56      	ldr	r3, [pc, #344]	; (3dc4 <nwkSecurityTaskHandler+0x160>)
    3c6a:	781b      	ldrb	r3, [r3, #0]
    3c6c:	2b00      	cmp	r3, #0
    3c6e:	d100      	bne.n	3c72 <nwkSecurityTaskHandler+0xe>
    3c70:	e0a5      	b.n	3dbe <nwkSecurityTaskHandler+0x15a>
		return;
	}

	if (nwkSecurityActiveFrame) {
    3c72:	4b55      	ldr	r3, [pc, #340]	; (3dc8 <nwkSecurityTaskHandler+0x164>)
    3c74:	681c      	ldr	r4, [r3, #0]
    3c76:	2c00      	cmp	r4, #0
    3c78:	d100      	bne.n	3c7c <nwkSecurityTaskHandler+0x18>
    3c7a:	e09b      	b.n	3db4 <nwkSecurityTaskHandler+0x150>
		if (NWK_SECURITY_STATE_CONFIRM ==
				nwkSecurityActiveFrame->state) {
    3c7c:	7823      	ldrb	r3, [r4, #0]
	if (0 == nwkSecurityActiveFrames) {
		return;
	}

	if (nwkSecurityActiveFrame) {
		if (NWK_SECURITY_STATE_CONFIRM ==
    3c7e:	2b34      	cmp	r3, #52	; 0x34
    3c80:	d145      	bne.n	3d0e <nwkSecurityTaskHandler+0xaa>

/*************************************************************************//**
*****************************************************************************/
static bool nwkSecurityProcessMic(void)
{
	uint8_t *mic = &nwkSecurityActiveFrame->payload[nwkSecurityOffset];
    3c82:	2381      	movs	r3, #129	; 0x81
    3c84:	5ce3      	ldrb	r3, [r4, r3]
    3c86:	2282      	movs	r2, #130	; 0x82
    3c88:	5ca1      	ldrb	r1, [r4, r2]
    3c8a:	0209      	lsls	r1, r1, #8
    3c8c:	4319      	orrs	r1, r3
    3c8e:	2383      	movs	r3, #131	; 0x83
    3c90:	5ce3      	ldrb	r3, [r4, r3]
    3c92:	041b      	lsls	r3, r3, #16
    3c94:	4319      	orrs	r1, r3
    3c96:	2384      	movs	r3, #132	; 0x84
    3c98:	5ce3      	ldrb	r3, [r4, r3]
    3c9a:	061b      	lsls	r3, r3, #24
    3c9c:	4319      	orrs	r1, r3
    3c9e:	4b4b      	ldr	r3, [pc, #300]	; (3dcc <nwkSecurityTaskHandler+0x168>)
    3ca0:	781b      	ldrb	r3, [r3, #0]
    3ca2:	18c9      	adds	r1, r1, r3
	uint32_t vmic = nwkSecurityVector[0] ^ nwkSecurityVector[1] ^
    3ca4:	4b4a      	ldr	r3, [pc, #296]	; (3dd0 <nwkSecurityTaskHandler+0x16c>)
    3ca6:	685d      	ldr	r5, [r3, #4]
    3ca8:	681a      	ldr	r2, [r3, #0]
    3caa:	4055      	eors	r5, r2
    3cac:	689a      	ldr	r2, [r3, #8]
    3cae:	4055      	eors	r5, r2
			nwkSecurityVector[2] ^ nwkSecurityVector[3];
    3cb0:	68db      	ldr	r3, [r3, #12]
    3cb2:	405d      	eors	r5, r3
/*************************************************************************//**
*****************************************************************************/
static bool nwkSecurityProcessMic(void)
{
	uint8_t *mic = &nwkSecurityActiveFrame->payload[nwkSecurityOffset];
	uint32_t vmic = nwkSecurityVector[0] ^ nwkSecurityVector[1] ^
    3cb4:	9500      	str	r5, [sp, #0]
			nwkSecurityVector[2] ^ nwkSecurityVector[3];
	uint32_t tmic;

	if (nwkSecurityEncrypt) {
    3cb6:	4b47      	ldr	r3, [pc, #284]	; (3dd4 <nwkSecurityTaskHandler+0x170>)
    3cb8:	781b      	ldrb	r3, [r3, #0]
    3cba:	2b00      	cmp	r3, #0
    3cbc:	d009      	beq.n	3cd2 <nwkSecurityTaskHandler+0x6e>
		memcpy(mic, (uint8_t *)&vmic, NWK_SECURITY_MIC_SIZE);
    3cbe:	1c08      	adds	r0, r1, #0
    3cc0:	4669      	mov	r1, sp
    3cc2:	2204      	movs	r2, #4
    3cc4:	4b44      	ldr	r3, [pc, #272]	; (3dd8 <nwkSecurityTaskHandler+0x174>)
    3cc6:	4798      	blx	r3
		nwkSecurityActiveFrame->size += NWK_SECURITY_MIC_SIZE;
    3cc8:	7863      	ldrb	r3, [r4, #1]
    3cca:	3304      	adds	r3, #4
    3ccc:	7063      	strb	r3, [r4, #1]
		return true;
    3cce:	2101      	movs	r1, #1
    3cd0:	e008      	b.n	3ce4 <nwkSecurityTaskHandler+0x80>
	} else {
		memcpy((uint8_t *)&tmic, mic, NWK_SECURITY_MIC_SIZE);
    3cd2:	a801      	add	r0, sp, #4
    3cd4:	2204      	movs	r2, #4
    3cd6:	4b40      	ldr	r3, [pc, #256]	; (3dd8 <nwkSecurityTaskHandler+0x174>)
    3cd8:	4798      	blx	r3
		return vmic == tmic;
    3cda:	9b01      	ldr	r3, [sp, #4]
    3cdc:	1ae9      	subs	r1, r5, r3
    3cde:	424d      	negs	r5, r1
    3ce0:	4169      	adcs	r1, r5
    3ce2:	b2c9      	uxtb	r1, r1
	if (nwkSecurityActiveFrame) {
		if (NWK_SECURITY_STATE_CONFIRM ==
				nwkSecurityActiveFrame->state) {
			bool micStatus = nwkSecurityProcessMic();

			if (nwkSecurityEncrypt) {
    3ce4:	4b3b      	ldr	r3, [pc, #236]	; (3dd4 <nwkSecurityTaskHandler+0x170>)
    3ce6:	781b      	ldrb	r3, [r3, #0]
    3ce8:	2b00      	cmp	r3, #0
    3cea:	d004      	beq.n	3cf6 <nwkSecurityTaskHandler+0x92>
				nwkTxEncryptConf(nwkSecurityActiveFrame);
    3cec:	4b36      	ldr	r3, [pc, #216]	; (3dc8 <nwkSecurityTaskHandler+0x164>)
    3cee:	6818      	ldr	r0, [r3, #0]
    3cf0:	4b3a      	ldr	r3, [pc, #232]	; (3ddc <nwkSecurityTaskHandler+0x178>)
    3cf2:	4798      	blx	r3
    3cf4:	e003      	b.n	3cfe <nwkSecurityTaskHandler+0x9a>
			} else {
				nwkRxDecryptConf(nwkSecurityActiveFrame,
    3cf6:	4b34      	ldr	r3, [pc, #208]	; (3dc8 <nwkSecurityTaskHandler+0x164>)
    3cf8:	6818      	ldr	r0, [r3, #0]
    3cfa:	4b39      	ldr	r3, [pc, #228]	; (3de0 <nwkSecurityTaskHandler+0x17c>)
    3cfc:	4798      	blx	r3
						micStatus);
			}

			nwkSecurityActiveFrame = NULL;
    3cfe:	2200      	movs	r2, #0
    3d00:	4b31      	ldr	r3, [pc, #196]	; (3dc8 <nwkSecurityTaskHandler+0x164>)
    3d02:	601a      	str	r2, [r3, #0]
			--nwkSecurityActiveFrames;
    3d04:	4b2f      	ldr	r3, [pc, #188]	; (3dc4 <nwkSecurityTaskHandler+0x160>)
    3d06:	781a      	ldrb	r2, [r3, #0]
    3d08:	3a01      	subs	r2, #1
    3d0a:	701a      	strb	r2, [r3, #0]
    3d0c:	e057      	b.n	3dbe <nwkSecurityTaskHandler+0x15a>
		} else if (NWK_SECURITY_STATE_PROCESS ==
    3d0e:	2b32      	cmp	r3, #50	; 0x32
    3d10:	d155      	bne.n	3dbe <nwkSecurityTaskHandler+0x15a>
				nwkSecurityActiveFrame->state) {
			nwkSecurityActiveFrame->state = NWK_SECURITY_STATE_WAIT;
    3d12:	2333      	movs	r3, #51	; 0x33
    3d14:	7023      	strb	r3, [r4, #0]
			SYS_EncryptReq((uint32_t *)nwkSecurityVector,
    3d16:	482e      	ldr	r0, [pc, #184]	; (3dd0 <nwkSecurityTaskHandler+0x16c>)
    3d18:	4932      	ldr	r1, [pc, #200]	; (3de4 <nwkSecurityTaskHandler+0x180>)
    3d1a:	4b33      	ldr	r3, [pc, #204]	; (3de8 <nwkSecurityTaskHandler+0x184>)
    3d1c:	4798      	blx	r3
    3d1e:	e04e      	b.n	3dbe <nwkSecurityTaskHandler+0x15a>

		return;
	}

	while (NULL != (frame = nwkFrameNext(frame))) {
		if (NWK_SECURITY_STATE_ENCRYPT_PENDING == frame->state ||
    3d20:	7803      	ldrb	r3, [r0, #0]
    3d22:	3b30      	subs	r3, #48	; 0x30
    3d24:	2b01      	cmp	r3, #1
    3d26:	d847      	bhi.n	3db8 <nwkSecurityTaskHandler+0x154>
				NWK_SECURITY_STATE_DECRYPT_PENDING ==
				frame->state) {
			nwkSecurityActiveFrame = frame;
    3d28:	4b27      	ldr	r3, [pc, #156]	; (3dc8 <nwkSecurityTaskHandler+0x164>)
    3d2a:	6018      	str	r0, [r3, #0]
*****************************************************************************/
static void nwkSecurityStart(void)
{
	NwkFrameHeader_t *header = &nwkSecurityActiveFrame->header;

	nwkSecurityVector[0] = header->nwkSeq;
    3d2c:	4a28      	ldr	r2, [pc, #160]	; (3dd0 <nwkSecurityTaskHandler+0x16c>)
    3d2e:	7b01      	ldrb	r1, [r0, #12]
    3d30:	6011      	str	r1, [r2, #0]
	nwkSecurityVector[1]
		= ((uint32_t)header->nwkDstAddr <<
    3d32:	7bc1      	ldrb	r1, [r0, #15]
    3d34:	7c04      	ldrb	r4, [r0, #16]
    3d36:	0224      	lsls	r4, r4, #8
    3d38:	430c      	orrs	r4, r1
    3d3a:	0424      	lsls	r4, r4, #16
			16) | header->nwkDstEndpoint;
    3d3c:	7c41      	ldrb	r1, [r0, #17]
    3d3e:	0909      	lsrs	r1, r1, #4
    3d40:	4321      	orrs	r1, r4
{
	NwkFrameHeader_t *header = &nwkSecurityActiveFrame->header;

	nwkSecurityVector[0] = header->nwkSeq;
	nwkSecurityVector[1]
		= ((uint32_t)header->nwkDstAddr <<
    3d42:	6051      	str	r1, [r2, #4]
			16) | header->nwkDstEndpoint;
	nwkSecurityVector[2]
		= ((uint32_t)header->nwkSrcAddr <<
    3d44:	7b41      	ldrb	r1, [r0, #13]
    3d46:	7b84      	ldrb	r4, [r0, #14]
    3d48:	0224      	lsls	r4, r4, #8
    3d4a:	430c      	orrs	r4, r1
    3d4c:	0424      	lsls	r4, r4, #16
			16) | header->nwkSrcEndpoint;
    3d4e:	7c41      	ldrb	r1, [r0, #17]
    3d50:	0709      	lsls	r1, r1, #28
    3d52:	0f09      	lsrs	r1, r1, #28
    3d54:	4321      	orrs	r1, r4
	nwkSecurityVector[0] = header->nwkSeq;
	nwkSecurityVector[1]
		= ((uint32_t)header->nwkDstAddr <<
			16) | header->nwkDstEndpoint;
	nwkSecurityVector[2]
		= ((uint32_t)header->nwkSrcAddr <<
    3d56:	6091      	str	r1, [r2, #8]
			16) | header->nwkSrcEndpoint;
	nwkSecurityVector[3]
		= ((uint32_t)header->macDstPanId <<
			16) | *(uint8_t *)&header->nwkFcf;
    3d58:	7ac1      	ldrb	r1, [r0, #11]
			16) | header->nwkDstEndpoint;
	nwkSecurityVector[2]
		= ((uint32_t)header->nwkSrcAddr <<
			16) | header->nwkSrcEndpoint;
	nwkSecurityVector[3]
		= ((uint32_t)header->macDstPanId <<
    3d5a:	7944      	ldrb	r4, [r0, #5]
    3d5c:	7983      	ldrb	r3, [r0, #6]
    3d5e:	021b      	lsls	r3, r3, #8
    3d60:	4323      	orrs	r3, r4
    3d62:	041b      	lsls	r3, r3, #16
			16) | *(uint8_t *)&header->nwkFcf;
    3d64:	430b      	orrs	r3, r1
			16) | header->nwkDstEndpoint;
	nwkSecurityVector[2]
		= ((uint32_t)header->nwkSrcAddr <<
			16) | header->nwkSrcEndpoint;
	nwkSecurityVector[3]
		= ((uint32_t)header->macDstPanId <<
    3d66:	60d3      	str	r3, [r2, #12]
			16) | *(uint8_t *)&header->nwkFcf;

	if (NWK_SECURITY_STATE_DECRYPT_PENDING ==
    3d68:	7803      	ldrb	r3, [r0, #0]
    3d6a:	2b31      	cmp	r3, #49	; 0x31
    3d6c:	d102      	bne.n	3d74 <nwkSecurityTaskHandler+0x110>
			nwkSecurityActiveFrame->state) {
		nwkSecurityActiveFrame->size -= NWK_SECURITY_MIC_SIZE;
    3d6e:	7843      	ldrb	r3, [r0, #1]
    3d70:	3b04      	subs	r3, #4
    3d72:	7043      	strb	r3, [r0, #1]
    3d74:	1c83      	adds	r3, r0, #2
    3d76:	2281      	movs	r2, #129	; 0x81
    3d78:	5c81      	ldrb	r1, [r0, r2]
    3d7a:	2282      	movs	r2, #130	; 0x82
    3d7c:	5c82      	ldrb	r2, [r0, r2]
    3d7e:	0212      	lsls	r2, r2, #8
    3d80:	430a      	orrs	r2, r1
    3d82:	2183      	movs	r1, #131	; 0x83
    3d84:	5c41      	ldrb	r1, [r0, r1]
    3d86:	0409      	lsls	r1, r1, #16
    3d88:	430a      	orrs	r2, r1
    3d8a:	2184      	movs	r1, #132	; 0x84
    3d8c:	5c41      	ldrb	r1, [r0, r1]
    3d8e:	0609      	lsls	r1, r1, #24
    3d90:	430a      	orrs	r2, r1
    3d92:	1a9a      	subs	r2, r3, r2
    3d94:	7843      	ldrb	r3, [r0, #1]
    3d96:	18d2      	adds	r2, r2, r3
	}

	nwkSecuritySize = nwkFramePayloadSize(nwkSecurityActiveFrame);
    3d98:	4b14      	ldr	r3, [pc, #80]	; (3dec <nwkSecurityTaskHandler+0x188>)
    3d9a:	701a      	strb	r2, [r3, #0]
	nwkSecurityOffset = 0;
    3d9c:	2200      	movs	r2, #0
    3d9e:	4b0b      	ldr	r3, [pc, #44]	; (3dcc <nwkSecurityTaskHandler+0x168>)
    3da0:	701a      	strb	r2, [r3, #0]
	nwkSecurityEncrypt
		= (NWK_SECURITY_STATE_ENCRYPT_PENDING ==
    3da2:	7802      	ldrb	r2, [r0, #0]
    3da4:	3a30      	subs	r2, #48	; 0x30
    3da6:	4253      	negs	r3, r2
    3da8:	415a      	adcs	r2, r3
    3daa:	4b0a      	ldr	r3, [pc, #40]	; (3dd4 <nwkSecurityTaskHandler+0x170>)
    3dac:	701a      	strb	r2, [r3, #0]
			nwkSecurityActiveFrame->state);

	nwkSecurityActiveFrame->state = NWK_SECURITY_STATE_PROCESS;
    3dae:	2332      	movs	r3, #50	; 0x32
    3db0:	7003      	strb	r3, [r0, #0]
    3db2:	e004      	b.n	3dbe <nwkSecurityTaskHandler+0x15a>

	if (0 == nwkSecurityActiveFrames) {
		return;
	}

	if (nwkSecurityActiveFrame) {
    3db4:	2000      	movs	r0, #0
		}

		return;
	}

	while (NULL != (frame = nwkFrameNext(frame))) {
    3db6:	4c0e      	ldr	r4, [pc, #56]	; (3df0 <nwkSecurityTaskHandler+0x18c>)
    3db8:	47a0      	blx	r4
    3dba:	2800      	cmp	r0, #0
    3dbc:	d1b0      	bne.n	3d20 <nwkSecurityTaskHandler+0xbc>
			nwkSecurityActiveFrame = frame;
			nwkSecurityStart();
			return;
		}
	}
}
    3dbe:	b003      	add	sp, #12
    3dc0:	bd30      	pop	{r4, r5, pc}
    3dc2:	46c0      	nop			; (mov r8, r8)
    3dc4:	20000cdc 	.word	0x20000cdc
    3dc8:	20000ce0 	.word	0x20000ce0
    3dcc:	20000ce4 	.word	0x20000ce4
    3dd0:	20000ce8 	.word	0x20000ce8
    3dd4:	20000ce6 	.word	0x20000ce6
    3dd8:	00005749 	.word	0x00005749
    3ddc:	0000406d 	.word	0x0000406d
    3de0:	00003791 	.word	0x00003791
    3de4:	20000ec8 	.word	0x20000ec8
    3de8:	000044c5 	.word	0x000044c5
    3dec:	20000ce5 	.word	0x20000ce5
    3df0:	00002e41 	.word	0x00002e41

00003df4 <nwkTxDelayTimerHandler>:
#endif

/*************************************************************************//**
*****************************************************************************/
static void nwkTxDelayTimerHandler(SYS_Timer_t *timer)
{
    3df4:	b5f0      	push	{r4, r5, r6, r7, lr}
    3df6:	4647      	mov	r7, r8
    3df8:	b480      	push	{r7}
    3dfa:	4680      	mov	r8, r0
	NwkFrame_t *frame = NULL;
	bool restart = false;
    3dfc:	2700      	movs	r7, #0

/*************************************************************************//**
*****************************************************************************/
static void nwkTxDelayTimerHandler(SYS_Timer_t *timer)
{
	NwkFrame_t *frame = NULL;
    3dfe:	2000      	movs	r0, #0
	bool restart = false;

	while (NULL != (frame = nwkFrameNext(frame))) {
    3e00:	4c0f      	ldr	r4, [pc, #60]	; (3e40 <nwkTxDelayTimerHandler+0x4c>)
		if (NWK_TX_STATE_WAIT_DELAY == frame->state) {
			restart = true;

			if (0 == --frame->tx.timeout) {
    3e02:	2686      	movs	r6, #134	; 0x86
    3e04:	2587      	movs	r5, #135	; 0x87
static void nwkTxDelayTimerHandler(SYS_Timer_t *timer)
{
	NwkFrame_t *frame = NULL;
	bool restart = false;

	while (NULL != (frame = nwkFrameNext(frame))) {
    3e06:	e010      	b.n	3e2a <nwkTxDelayTimerHandler+0x36>
		if (NWK_TX_STATE_WAIT_DELAY == frame->state) {
    3e08:	7803      	ldrb	r3, [r0, #0]
    3e0a:	2b11      	cmp	r3, #17
    3e0c:	d10d      	bne.n	3e2a <nwkTxDelayTimerHandler+0x36>
			restart = true;

			if (0 == --frame->tx.timeout) {
    3e0e:	5d82      	ldrb	r2, [r0, r6]
    3e10:	5d43      	ldrb	r3, [r0, r5]
    3e12:	021b      	lsls	r3, r3, #8
    3e14:	4313      	orrs	r3, r2
    3e16:	3b01      	subs	r3, #1
    3e18:	b29b      	uxth	r3, r3
    3e1a:	5583      	strb	r3, [r0, r6]
    3e1c:	0a1a      	lsrs	r2, r3, #8
    3e1e:	5542      	strb	r2, [r0, r5]
	NwkFrame_t *frame = NULL;
	bool restart = false;

	while (NULL != (frame = nwkFrameNext(frame))) {
		if (NWK_TX_STATE_WAIT_DELAY == frame->state) {
			restart = true;
    3e20:	2701      	movs	r7, #1

			if (0 == --frame->tx.timeout) {
    3e22:	2b00      	cmp	r3, #0
    3e24:	d101      	bne.n	3e2a <nwkTxDelayTimerHandler+0x36>
				frame->state = NWK_TX_STATE_SEND;
    3e26:	2313      	movs	r3, #19
    3e28:	7003      	strb	r3, [r0, #0]
static void nwkTxDelayTimerHandler(SYS_Timer_t *timer)
{
	NwkFrame_t *frame = NULL;
	bool restart = false;

	while (NULL != (frame = nwkFrameNext(frame))) {
    3e2a:	47a0      	blx	r4
    3e2c:	2800      	cmp	r0, #0
    3e2e:	d1eb      	bne.n	3e08 <nwkTxDelayTimerHandler+0x14>
				frame->state = NWK_TX_STATE_SEND;
			}
		}
	}

	if (restart) {
    3e30:	2f00      	cmp	r7, #0
    3e32:	d002      	beq.n	3e3a <nwkTxDelayTimerHandler+0x46>
		SYS_TimerStart(timer);
    3e34:	4640      	mov	r0, r8
    3e36:	4b03      	ldr	r3, [pc, #12]	; (3e44 <nwkTxDelayTimerHandler+0x50>)
    3e38:	4798      	blx	r3
	}
}
    3e3a:	bc04      	pop	{r2}
    3e3c:	4690      	mov	r8, r2
    3e3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3e40:	00002e41 	.word	0x00002e41
    3e44:	00004605 	.word	0x00004605

00003e48 <nwkTxAckWaitTimerHandler>:
}

/*************************************************************************//**
*****************************************************************************/
static void nwkTxAckWaitTimerHandler(SYS_Timer_t *timer)
{
    3e48:	b5f0      	push	{r4, r5, r6, r7, lr}
    3e4a:	4647      	mov	r7, r8
    3e4c:	b480      	push	{r7}
    3e4e:	4680      	mov	r8, r0
	NwkFrame_t *frame = NULL;
	bool restart = false;
    3e50:	2700      	movs	r7, #0

/*************************************************************************//**
*****************************************************************************/
static void nwkTxAckWaitTimerHandler(SYS_Timer_t *timer)
{
	NwkFrame_t *frame = NULL;
    3e52:	2000      	movs	r0, #0
	bool restart = false;

	while (NULL != (frame = nwkFrameNext(frame))) {
    3e54:	4c11      	ldr	r4, [pc, #68]	; (3e9c <nwkTxAckWaitTimerHandler+0x54>)
		if (NWK_TX_STATE_WAIT_ACK == frame->state) {
			restart = true;

			if (0 == --frame->tx.timeout) {
    3e56:	2686      	movs	r6, #134	; 0x86
    3e58:	2587      	movs	r5, #135	; 0x87
static void nwkTxAckWaitTimerHandler(SYS_Timer_t *timer)
{
	NwkFrame_t *frame = NULL;
	bool restart = false;

	while (NULL != (frame = nwkFrameNext(frame))) {
    3e5a:	e013      	b.n	3e84 <nwkTxAckWaitTimerHandler+0x3c>
		if (NWK_TX_STATE_WAIT_ACK == frame->state) {
    3e5c:	7803      	ldrb	r3, [r0, #0]
    3e5e:	2b16      	cmp	r3, #22
    3e60:	d110      	bne.n	3e84 <nwkTxAckWaitTimerHandler+0x3c>
			restart = true;

			if (0 == --frame->tx.timeout) {
    3e62:	5d82      	ldrb	r2, [r0, r6]
    3e64:	5d43      	ldrb	r3, [r0, r5]
    3e66:	021b      	lsls	r3, r3, #8
    3e68:	4313      	orrs	r3, r2
    3e6a:	3b01      	subs	r3, #1
    3e6c:	b29b      	uxth	r3, r3
    3e6e:	5583      	strb	r3, [r0, r6]
    3e70:	0a1a      	lsrs	r2, r3, #8
    3e72:	5542      	strb	r2, [r0, r5]
	NwkFrame_t *frame = NULL;
	bool restart = false;

	while (NULL != (frame = nwkFrameNext(frame))) {
		if (NWK_TX_STATE_WAIT_ACK == frame->state) {
			restart = true;
    3e74:	2701      	movs	r7, #1

			if (0 == --frame->tx.timeout) {
    3e76:	2b00      	cmp	r3, #0
    3e78:	d104      	bne.n	3e84 <nwkTxAckWaitTimerHandler+0x3c>

/*************************************************************************//**
*****************************************************************************/
void nwkTxConfirm(NwkFrame_t *frame, uint8_t status)
{
	frame->state = NWK_TX_STATE_CONFIRM;
    3e7a:	2317      	movs	r3, #23
    3e7c:	7003      	strb	r3, [r0, #0]
	frame->tx.status = status;
    3e7e:	2210      	movs	r2, #16
    3e80:	2385      	movs	r3, #133	; 0x85
    3e82:	54c2      	strb	r2, [r0, r3]
static void nwkTxAckWaitTimerHandler(SYS_Timer_t *timer)
{
	NwkFrame_t *frame = NULL;
	bool restart = false;

	while (NULL != (frame = nwkFrameNext(frame))) {
    3e84:	47a0      	blx	r4
    3e86:	2800      	cmp	r0, #0
    3e88:	d1e8      	bne.n	3e5c <nwkTxAckWaitTimerHandler+0x14>
				nwkTxConfirm(frame, NWK_NO_ACK_STATUS);
			}
		}
	}

	if (restart) {
    3e8a:	2f00      	cmp	r7, #0
    3e8c:	d002      	beq.n	3e94 <nwkTxAckWaitTimerHandler+0x4c>
		SYS_TimerStart(timer);
    3e8e:	4640      	mov	r0, r8
    3e90:	4b03      	ldr	r3, [pc, #12]	; (3ea0 <nwkTxAckWaitTimerHandler+0x58>)
    3e92:	4798      	blx	r3
	}
}
    3e94:	bc04      	pop	{r2}
    3e96:	4690      	mov	r8, r2
    3e98:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3e9a:	46c0      	nop			; (mov r8, r8)
    3e9c:	00002e41 	.word	0x00002e41
    3ea0:	00004605 	.word	0x00004605

00003ea4 <nwkTxInit>:
/*************************************************************************//**
*  @brief Initializes the Tx module
*****************************************************************************/
void nwkTxInit(void)
{
	nwkTxPhyActiveFrame = NULL;
    3ea4:	2200      	movs	r2, #0
    3ea6:	4b07      	ldr	r3, [pc, #28]	; (3ec4 <nwkTxInit+0x20>)
    3ea8:	601a      	str	r2, [r3, #0]

	nwkTxAckWaitTimer.interval = NWK_TX_ACK_WAIT_TIMER_INTERVAL;
    3eaa:	4b07      	ldr	r3, [pc, #28]	; (3ec8 <nwkTxInit+0x24>)
    3eac:	2132      	movs	r1, #50	; 0x32
    3eae:	6099      	str	r1, [r3, #8]
	nwkTxAckWaitTimer.mode = SYS_TIMER_INTERVAL_MODE;
    3eb0:	731a      	strb	r2, [r3, #12]
	nwkTxAckWaitTimer.handler = nwkTxAckWaitTimerHandler;
    3eb2:	4906      	ldr	r1, [pc, #24]	; (3ecc <nwkTxInit+0x28>)
    3eb4:	6119      	str	r1, [r3, #16]

	nwkTxDelayTimer.interval = NWK_TX_DELAY_TIMER_INTERVAL;
    3eb6:	4b06      	ldr	r3, [pc, #24]	; (3ed0 <nwkTxInit+0x2c>)
    3eb8:	210a      	movs	r1, #10
    3eba:	6099      	str	r1, [r3, #8]
	nwkTxDelayTimer.mode = SYS_TIMER_INTERVAL_MODE;
    3ebc:	731a      	strb	r2, [r3, #12]
	nwkTxDelayTimer.handler = nwkTxDelayTimerHandler;
    3ebe:	4a05      	ldr	r2, [pc, #20]	; (3ed4 <nwkTxInit+0x30>)
    3ec0:	611a      	str	r2, [r3, #16]
}
    3ec2:	4770      	bx	lr
    3ec4:	20000d0c 	.word	0x20000d0c
    3ec8:	20000cf8 	.word	0x20000cf8
    3ecc:	00003e49 	.word	0x00003e49
    3ed0:	20000d10 	.word	0x20000d10
    3ed4:	00003df5 	.word	0x00003df5

00003ed8 <nwkTxFrame>:

/*************************************************************************//**
*****************************************************************************/
void nwkTxFrame(NwkFrame_t *frame)
{
    3ed8:	b510      	push	{r4, lr}
    3eda:	1c04      	adds	r4, r0, #0
	NwkFrameHeader_t *header = &frame->header;

	if (frame->tx.control & NWK_TX_CONTROL_ROUTING) {
    3edc:	2388      	movs	r3, #136	; 0x88
    3ede:	5cc3      	ldrb	r3, [r0, r3]
    3ee0:	0799      	lsls	r1, r3, #30
    3ee2:	d502      	bpl.n	3eea <nwkTxFrame+0x12>
		frame->state = NWK_TX_STATE_DELAY;
    3ee4:	2212      	movs	r2, #18
    3ee6:	7002      	strb	r2, [r0, #0]
    3ee8:	e007      	b.n	3efa <nwkTxFrame+0x22>
	} else {
  #ifdef NWK_ENABLE_SECURITY
		if (header->nwkFcf.security) {
    3eea:	7ac2      	ldrb	r2, [r0, #11]
    3eec:	0791      	lsls	r1, r2, #30
    3eee:	d502      	bpl.n	3ef6 <nwkTxFrame+0x1e>
			frame->state = NWK_TX_STATE_ENCRYPT;
    3ef0:	2210      	movs	r2, #16
    3ef2:	7002      	strb	r2, [r0, #0]
    3ef4:	e001      	b.n	3efa <nwkTxFrame+0x22>
		} else
  #endif
		frame->state = NWK_TX_STATE_DELAY;
    3ef6:	2212      	movs	r2, #18
    3ef8:	7002      	strb	r2, [r0, #0]
	}

	frame->tx.status = NWK_SUCCESS_STATUS;
    3efa:	2100      	movs	r1, #0
    3efc:	2285      	movs	r2, #133	; 0x85
    3efe:	54a1      	strb	r1, [r4, r2]

	if (frame->tx.control & NWK_TX_CONTROL_BROADCAST_PAN_ID) {
    3f00:	07da      	lsls	r2, r3, #31
    3f02:	d504      	bpl.n	3f0e <nwkTxFrame+0x36>
		header->macDstPanId = NWK_BROADCAST_PANID;
    3f04:	2101      	movs	r1, #1
    3f06:	4249      	negs	r1, r1
    3f08:	7161      	strb	r1, [r4, #5]
    3f0a:	71a1      	strb	r1, [r4, #6]
    3f0c:	e004      	b.n	3f18 <nwkTxFrame+0x40>
	} else {
		header->macDstPanId = nwkIb.panId;
    3f0e:	491e      	ldr	r1, [pc, #120]	; (3f88 <nwkTxFrame+0xb0>)
    3f10:	7888      	ldrb	r0, [r1, #2]
    3f12:	7160      	strb	r0, [r4, #5]
    3f14:	78c9      	ldrb	r1, [r1, #3]
    3f16:	71a1      	strb	r1, [r4, #6]
	}

#ifdef NWK_ENABLE_ROUTING
	if (0 == (frame->tx.control & NWK_TX_CONTROL_DIRECT_LINK) &&
    3f18:	2205      	movs	r2, #5
    3f1a:	421a      	tst	r2, r3
    3f1c:	d103      	bne.n	3f26 <nwkTxFrame+0x4e>
			0 ==
			(frame->tx.control & NWK_TX_CONTROL_BROADCAST_PAN_ID)) {
		nwkRoutePrepareTx(frame);
    3f1e:	1c20      	adds	r0, r4, #0
    3f20:	4b1a      	ldr	r3, [pc, #104]	; (3f8c <nwkTxFrame+0xb4>)
    3f22:	4798      	blx	r3
    3f24:	e003      	b.n	3f2e <nwkTxFrame+0x56>
	} else
#endif
	header->macDstAddr = header->nwkDstAddr;
    3f26:	7be1      	ldrb	r1, [r4, #15]
    3f28:	7c22      	ldrb	r2, [r4, #16]
    3f2a:	71e1      	strb	r1, [r4, #7]
    3f2c:	7222      	strb	r2, [r4, #8]

	header->macSrcAddr = nwkIb.addr;
    3f2e:	4a16      	ldr	r2, [pc, #88]	; (3f88 <nwkTxFrame+0xb0>)
    3f30:	7811      	ldrb	r1, [r2, #0]
    3f32:	7261      	strb	r1, [r4, #9]
    3f34:	7851      	ldrb	r1, [r2, #1]
    3f36:	72a1      	strb	r1, [r4, #10]
	header->macSeq = ++nwkIb.macSeqNum;
    3f38:	7951      	ldrb	r1, [r2, #5]
    3f3a:	3101      	adds	r1, #1
    3f3c:	b2c9      	uxtb	r1, r1
    3f3e:	7151      	strb	r1, [r2, #5]
    3f40:	7121      	strb	r1, [r4, #4]

	if (NWK_BROADCAST_ADDR == header->macDstAddr) {
    3f42:	79e1      	ldrb	r1, [r4, #7]
    3f44:	7a22      	ldrb	r2, [r4, #8]
    3f46:	0212      	lsls	r2, r2, #8
    3f48:	430a      	orrs	r2, r1
    3f4a:	4b11      	ldr	r3, [pc, #68]	; (3f90 <nwkTxFrame+0xb8>)
    3f4c:	429a      	cmp	r2, r3
    3f4e:	d110      	bne.n	3f72 <nwkTxFrame+0x9a>
		header->macFcf = 0x8841;
    3f50:	2341      	movs	r3, #65	; 0x41
    3f52:	70a3      	strb	r3, [r4, #2]
    3f54:	2378      	movs	r3, #120	; 0x78
    3f56:	425b      	negs	r3, r3
    3f58:	70e3      	strb	r3, [r4, #3]
		frame->tx.timeout = (rand() & NWK_TX_DELAY_JITTER_MASK) + 1;
    3f5a:	4b0e      	ldr	r3, [pc, #56]	; (3f94 <nwkTxFrame+0xbc>)
    3f5c:	4798      	blx	r3
    3f5e:	2307      	movs	r3, #7
    3f60:	4018      	ands	r0, r3
    3f62:	3001      	adds	r0, #1
    3f64:	2386      	movs	r3, #134	; 0x86
    3f66:	54e0      	strb	r0, [r4, r3]
    3f68:	0a00      	lsrs	r0, r0, #8
    3f6a:	b280      	uxth	r0, r0
    3f6c:	2387      	movs	r3, #135	; 0x87
    3f6e:	54e0      	strb	r0, [r4, r3]
    3f70:	e009      	b.n	3f86 <nwkTxFrame+0xae>
	} else {
		header->macFcf = 0x8861;
    3f72:	2361      	movs	r3, #97	; 0x61
    3f74:	70a3      	strb	r3, [r4, #2]
    3f76:	2378      	movs	r3, #120	; 0x78
    3f78:	425b      	negs	r3, r3
    3f7a:	70e3      	strb	r3, [r4, #3]
		frame->tx.timeout = 0;
    3f7c:	2200      	movs	r2, #0
    3f7e:	2386      	movs	r3, #134	; 0x86
    3f80:	54e2      	strb	r2, [r4, r3]
    3f82:	2387      	movs	r3, #135	; 0x87
    3f84:	54e2      	strb	r2, [r4, r3]
	}
}
    3f86:	bd10      	pop	{r4, pc}
    3f88:	20000e80 	.word	0x20000e80
    3f8c:	0000306d 	.word	0x0000306d
    3f90:	0000ffff 	.word	0x0000ffff
    3f94:	000057c9 	.word	0x000057c9

00003f98 <nwkTxBroadcastFrame>:

/*************************************************************************//**
*****************************************************************************/
void nwkTxBroadcastFrame(NwkFrame_t *frame)
{
    3f98:	b538      	push	{r3, r4, r5, lr}
    3f9a:	1c05      	adds	r5, r0, #0
	NwkFrame_t *newFrame;

	if (NULL == (newFrame = nwkFrameAlloc())) {
    3f9c:	4b1d      	ldr	r3, [pc, #116]	; (4014 <nwkTxBroadcastFrame+0x7c>)
    3f9e:	4798      	blx	r3
    3fa0:	1e04      	subs	r4, r0, #0
    3fa2:	d036      	beq.n	4012 <nwkTxBroadcastFrame+0x7a>
		return;
	}

	newFrame->state = NWK_TX_STATE_DELAY;
    3fa4:	2312      	movs	r3, #18
    3fa6:	7003      	strb	r3, [r0, #0]
	newFrame->size = frame->size;
    3fa8:	786b      	ldrb	r3, [r5, #1]
    3faa:	7043      	strb	r3, [r0, #1]
	newFrame->tx.status = NWK_SUCCESS_STATUS;
    3fac:	2200      	movs	r2, #0
    3fae:	2385      	movs	r3, #133	; 0x85
    3fb0:	54c2      	strb	r2, [r0, r3]
	newFrame->tx.timeout = (rand() & NWK_TX_DELAY_JITTER_MASK) + 1;
    3fb2:	4b19      	ldr	r3, [pc, #100]	; (4018 <nwkTxBroadcastFrame+0x80>)
    3fb4:	4798      	blx	r3
    3fb6:	2307      	movs	r3, #7
    3fb8:	4018      	ands	r0, r3
    3fba:	3001      	adds	r0, #1
    3fbc:	2386      	movs	r3, #134	; 0x86
    3fbe:	54e0      	strb	r0, [r4, r3]
    3fc0:	0a00      	lsrs	r0, r0, #8
    3fc2:	b280      	uxth	r0, r0
    3fc4:	2387      	movs	r3, #135	; 0x87
    3fc6:	54e0      	strb	r0, [r4, r3]
	newFrame->tx.confirm = NULL;
    3fc8:	2200      	movs	r2, #0
    3fca:	2389      	movs	r3, #137	; 0x89
    3fcc:	54e2      	strb	r2, [r4, r3]
    3fce:	238a      	movs	r3, #138	; 0x8a
    3fd0:	54e2      	strb	r2, [r4, r3]
    3fd2:	238b      	movs	r3, #139	; 0x8b
    3fd4:	54e2      	strb	r2, [r4, r3]
    3fd6:	238c      	movs	r3, #140	; 0x8c
    3fd8:	54e2      	strb	r2, [r4, r3]
	memcpy(newFrame->data, frame->data, frame->size);
    3fda:	1ca0      	adds	r0, r4, #2
    3fdc:	786a      	ldrb	r2, [r5, #1]
    3fde:	1ca9      	adds	r1, r5, #2
    3fe0:	4b0e      	ldr	r3, [pc, #56]	; (401c <nwkTxBroadcastFrame+0x84>)
    3fe2:	4798      	blx	r3

	newFrame->header.macFcf = 0x8841;
    3fe4:	2341      	movs	r3, #65	; 0x41
    3fe6:	70a3      	strb	r3, [r4, #2]
    3fe8:	2378      	movs	r3, #120	; 0x78
    3fea:	425b      	negs	r3, r3
    3fec:	70e3      	strb	r3, [r4, #3]
	newFrame->header.macDstAddr = NWK_BROADCAST_ADDR;
    3fee:	2301      	movs	r3, #1
    3ff0:	425b      	negs	r3, r3
    3ff2:	71e3      	strb	r3, [r4, #7]
    3ff4:	7223      	strb	r3, [r4, #8]
	newFrame->header.macDstPanId = frame->header.macDstPanId;
    3ff6:	796a      	ldrb	r2, [r5, #5]
    3ff8:	79ab      	ldrb	r3, [r5, #6]
    3ffa:	7162      	strb	r2, [r4, #5]
    3ffc:	71a3      	strb	r3, [r4, #6]
	newFrame->header.macSrcAddr = nwkIb.addr;
    3ffe:	4b08      	ldr	r3, [pc, #32]	; (4020 <nwkTxBroadcastFrame+0x88>)
    4000:	781a      	ldrb	r2, [r3, #0]
    4002:	7262      	strb	r2, [r4, #9]
    4004:	785a      	ldrb	r2, [r3, #1]
    4006:	72a2      	strb	r2, [r4, #10]
	newFrame->header.macSeq = ++nwkIb.macSeqNum;
    4008:	795a      	ldrb	r2, [r3, #5]
    400a:	3201      	adds	r2, #1
    400c:	b2d2      	uxtb	r2, r2
    400e:	715a      	strb	r2, [r3, #5]
    4010:	7122      	strb	r2, [r4, #4]
}
    4012:	bd38      	pop	{r3, r4, r5, pc}
    4014:	00002dbd 	.word	0x00002dbd
    4018:	000057c9 	.word	0x000057c9
    401c:	00005749 	.word	0x00005749
    4020:	20000e80 	.word	0x20000e80

00004024 <nwkTxAckReceived>:

/*************************************************************************//**
*****************************************************************************/
bool nwkTxAckReceived(NWK_DataInd_t *ind)
{
    4024:	b538      	push	{r3, r4, r5, lr}
	NwkCommandAck_t *command = (NwkCommandAck_t *)ind->data;
    4026:	6885      	ldr	r5, [r0, #8]
	NwkFrame_t *frame = NULL;

	if (sizeof(NwkCommandAck_t) != ind->size) {
    4028:	7b03      	ldrb	r3, [r0, #12]
		return false;
    402a:	2000      	movs	r0, #0
bool nwkTxAckReceived(NWK_DataInd_t *ind)
{
	NwkCommandAck_t *command = (NwkCommandAck_t *)ind->data;
	NwkFrame_t *frame = NULL;

	if (sizeof(NwkCommandAck_t) != ind->size) {
    402c:	2b03      	cmp	r3, #3
    402e:	d113      	bne.n	4058 <nwkTxAckReceived+0x34>
    4030:	e00d      	b.n	404e <nwkTxAckReceived+0x2a>
		return false;
	}

	while (NULL != (frame = nwkFrameNext(frame))) {
		if (NWK_TX_STATE_WAIT_ACK == frame->state &&
    4032:	7803      	ldrb	r3, [r0, #0]
    4034:	2b16      	cmp	r3, #22
    4036:	d10c      	bne.n	4052 <nwkTxAckReceived+0x2e>
    4038:	7b02      	ldrb	r2, [r0, #12]
    403a:	786b      	ldrb	r3, [r5, #1]
    403c:	429a      	cmp	r2, r3
    403e:	d108      	bne.n	4052 <nwkTxAckReceived+0x2e>
				frame->header.nwkSeq == command->seq) {
			frame->state = NWK_TX_STATE_CONFIRM;
    4040:	2317      	movs	r3, #23
    4042:	7003      	strb	r3, [r0, #0]
			frame->tx.control = command->control;
    4044:	78aa      	ldrb	r2, [r5, #2]
    4046:	2388      	movs	r3, #136	; 0x88
    4048:	54c2      	strb	r2, [r0, r3]
			return true;
    404a:	2001      	movs	r0, #1
    404c:	e004      	b.n	4058 <nwkTxAckReceived+0x34>
bool nwkTxAckReceived(NWK_DataInd_t *ind)
{
	NwkCommandAck_t *command = (NwkCommandAck_t *)ind->data;
	NwkFrame_t *frame = NULL;

	if (sizeof(NwkCommandAck_t) != ind->size) {
    404e:	2000      	movs	r0, #0
		return false;
	}

	while (NULL != (frame = nwkFrameNext(frame))) {
    4050:	4c02      	ldr	r4, [pc, #8]	; (405c <nwkTxAckReceived+0x38>)
    4052:	47a0      	blx	r4
    4054:	2800      	cmp	r0, #0
    4056:	d1ec      	bne.n	4032 <nwkTxAckReceived+0xe>
			return true;
		}
	}

	return false;
}
    4058:	bd38      	pop	{r3, r4, r5, pc}
    405a:	46c0      	nop			; (mov r8, r8)
    405c:	00002e41 	.word	0x00002e41

00004060 <nwkTxConfirm>:

/*************************************************************************//**
*****************************************************************************/
void nwkTxConfirm(NwkFrame_t *frame, uint8_t status)
{
	frame->state = NWK_TX_STATE_CONFIRM;
    4060:	2317      	movs	r3, #23
    4062:	7003      	strb	r3, [r0, #0]
	frame->tx.status = status;
    4064:	2385      	movs	r3, #133	; 0x85
    4066:	54c1      	strb	r1, [r0, r3]
}
    4068:	4770      	bx	lr
    406a:	46c0      	nop			; (mov r8, r8)

0000406c <nwkTxEncryptConf>:

/*************************************************************************//**
*****************************************************************************/
void nwkTxEncryptConf(NwkFrame_t *frame)
{
	frame->state = NWK_TX_STATE_DELAY;
    406c:	2312      	movs	r3, #18
    406e:	7003      	strb	r3, [r0, #0]
}
    4070:	4770      	bx	lr
    4072:	46c0      	nop			; (mov r8, r8)

00004074 <PHY_DataConf>:

/*************************************************************************//**
*****************************************************************************/
void PHY_DataConf(uint8_t status)
{
	nwkTxPhyActiveFrame->tx.status = nwkTxConvertPhyStatus(status);
    4074:	4b0d      	ldr	r3, [pc, #52]	; (40ac <PHY_DataConf+0x38>)
    4076:	681b      	ldr	r3, [r3, #0]

/*************************************************************************//**
*****************************************************************************/
static uint8_t nwkTxConvertPhyStatus(uint8_t status)
{
	switch (status) {
    4078:	2801      	cmp	r0, #1
    407a:	d009      	beq.n	4090 <PHY_DataConf+0x1c>
    407c:	2800      	cmp	r0, #0
    407e:	d003      	beq.n	4088 <PHY_DataConf+0x14>

	case PHY_STATUS_CHANNEL_ACCESS_FAILURE:
		return NWK_PHY_CHANNEL_ACCESS_FAILURE_STATUS;

	case PHY_STATUS_NO_ACK:
		return NWK_PHY_NO_ACK_STATUS;
    4080:	2221      	movs	r2, #33	; 0x21

/*************************************************************************//**
*****************************************************************************/
static uint8_t nwkTxConvertPhyStatus(uint8_t status)
{
	switch (status) {
    4082:	2802      	cmp	r0, #2
    4084:	d005      	beq.n	4092 <PHY_DataConf+0x1e>
    4086:	e001      	b.n	408c <PHY_DataConf+0x18>
	case PHY_STATUS_SUCCESS:
		return NWK_SUCCESS_STATUS;
    4088:	2200      	movs	r2, #0
    408a:	e002      	b.n	4092 <PHY_DataConf+0x1e>

	case PHY_STATUS_NO_ACK:
		return NWK_PHY_NO_ACK_STATUS;

	default:
		return NWK_ERROR_STATUS;
    408c:	2201      	movs	r2, #1
    408e:	e000      	b.n	4092 <PHY_DataConf+0x1e>
	switch (status) {
	case PHY_STATUS_SUCCESS:
		return NWK_SUCCESS_STATUS;

	case PHY_STATUS_CHANNEL_ACCESS_FAILURE:
		return NWK_PHY_CHANNEL_ACCESS_FAILURE_STATUS;
    4090:	2220      	movs	r2, #32

/*************************************************************************//**
*****************************************************************************/
void PHY_DataConf(uint8_t status)
{
	nwkTxPhyActiveFrame->tx.status = nwkTxConvertPhyStatus(status);
    4092:	2185      	movs	r1, #133	; 0x85
    4094:	545a      	strb	r2, [r3, r1]
	nwkTxPhyActiveFrame->state = NWK_TX_STATE_SENT;
    4096:	2215      	movs	r2, #21
    4098:	701a      	strb	r2, [r3, #0]
	nwkTxPhyActiveFrame = NULL;
    409a:	2200      	movs	r2, #0
    409c:	4b03      	ldr	r3, [pc, #12]	; (40ac <PHY_DataConf+0x38>)
    409e:	601a      	str	r2, [r3, #0]
	nwkIb.lock--;
    40a0:	4a03      	ldr	r2, [pc, #12]	; (40b0 <PHY_DataConf+0x3c>)
    40a2:	2358      	movs	r3, #88	; 0x58
    40a4:	5ad1      	ldrh	r1, [r2, r3]
    40a6:	3901      	subs	r1, #1
    40a8:	52d1      	strh	r1, [r2, r3]
}
    40aa:	4770      	bx	lr
    40ac:	20000d0c 	.word	0x20000d0c
    40b0:	20000e80 	.word	0x20000e80

000040b4 <nwkTxTaskHandler>:

/*************************************************************************//**
*  @brief Tx Module task handler
*****************************************************************************/
void nwkTxTaskHandler(void)
{
    40b4:	b570      	push	{r4, r5, r6, lr}
	NwkFrame_t *frame = NULL;
    40b6:	2400      	movs	r4, #0

	while (NULL != (frame = nwkFrameNext(frame))) {
    40b8:	4d37      	ldr	r5, [pc, #220]	; (4198 <nwkTxTaskHandler+0xe4>)
		switch (frame->state) {
    40ba:	4e38      	ldr	r6, [pc, #224]	; (419c <nwkTxTaskHandler+0xe8>)
*****************************************************************************/
void nwkTxTaskHandler(void)
{
	NwkFrame_t *frame = NULL;

	while (NULL != (frame = nwkFrameNext(frame))) {
    40bc:	e066      	b.n	418c <nwkTxTaskHandler+0xd8>
		switch (frame->state) {
    40be:	7823      	ldrb	r3, [r4, #0]
    40c0:	3b10      	subs	r3, #16
    40c2:	b2da      	uxtb	r2, r3
    40c4:	2a07      	cmp	r2, #7
    40c6:	d861      	bhi.n	418c <nwkTxTaskHandler+0xd8>
    40c8:	0093      	lsls	r3, r2, #2
    40ca:	58f3      	ldr	r3, [r6, r3]
    40cc:	469f      	mov	pc, r3
#ifdef NWK_ENABLE_SECURITY
		case NWK_TX_STATE_ENCRYPT:
		{
			nwkSecurityProcess(frame, true);
    40ce:	1c20      	adds	r0, r4, #0
    40d0:	2101      	movs	r1, #1
    40d2:	4b33      	ldr	r3, [pc, #204]	; (41a0 <nwkTxTaskHandler+0xec>)
    40d4:	4798      	blx	r3
		}
		break;
    40d6:	e059      	b.n	418c <nwkTxTaskHandler+0xd8>
#endif

		case NWK_TX_STATE_DELAY:
		{
			if (frame->tx.timeout > 0) {
    40d8:	2386      	movs	r3, #134	; 0x86
    40da:	5ce2      	ldrb	r2, [r4, r3]
    40dc:	2387      	movs	r3, #135	; 0x87
    40de:	5ce3      	ldrb	r3, [r4, r3]
    40e0:	021b      	lsls	r3, r3, #8
    40e2:	4313      	orrs	r3, r2
    40e4:	d005      	beq.n	40f2 <nwkTxTaskHandler+0x3e>
				frame->state = NWK_TX_STATE_WAIT_DELAY;
    40e6:	2311      	movs	r3, #17
    40e8:	7023      	strb	r3, [r4, #0]
				SYS_TimerStart(&nwkTxDelayTimer);
    40ea:	482e      	ldr	r0, [pc, #184]	; (41a4 <nwkTxTaskHandler+0xf0>)
    40ec:	4b2e      	ldr	r3, [pc, #184]	; (41a8 <nwkTxTaskHandler+0xf4>)
    40ee:	4798      	blx	r3
    40f0:	e04c      	b.n	418c <nwkTxTaskHandler+0xd8>
			} else {
				frame->state = NWK_TX_STATE_SEND;
    40f2:	2313      	movs	r3, #19
    40f4:	7023      	strb	r3, [r4, #0]
    40f6:	e049      	b.n	418c <nwkTxTaskHandler+0xd8>
		}
		break;

		case NWK_TX_STATE_SEND:
		{
			if (NULL == nwkTxPhyActiveFrame) {
    40f8:	4b2c      	ldr	r3, [pc, #176]	; (41ac <nwkTxTaskHandler+0xf8>)
    40fa:	681b      	ldr	r3, [r3, #0]
    40fc:	2b00      	cmp	r3, #0
    40fe:	d145      	bne.n	418c <nwkTxTaskHandler+0xd8>
				nwkTxPhyActiveFrame = frame;
    4100:	4b2a      	ldr	r3, [pc, #168]	; (41ac <nwkTxTaskHandler+0xf8>)
    4102:	601c      	str	r4, [r3, #0]
				frame->state = NWK_TX_STATE_WAIT_CONF;
    4104:	2314      	movs	r3, #20
    4106:	7023      	strb	r3, [r4, #0]
				PHY_DataReq(&(frame->size));
    4108:	1c60      	adds	r0, r4, #1
    410a:	4b29      	ldr	r3, [pc, #164]	; (41b0 <nwkTxTaskHandler+0xfc>)
    410c:	4798      	blx	r3
				nwkIb.lock++;
    410e:	4a29      	ldr	r2, [pc, #164]	; (41b4 <nwkTxTaskHandler+0x100>)
    4110:	2358      	movs	r3, #88	; 0x58
    4112:	5ad1      	ldrh	r1, [r2, r3]
    4114:	3101      	adds	r1, #1
    4116:	52d1      	strh	r1, [r2, r3]
    4118:	e038      	b.n	418c <nwkTxTaskHandler+0xd8>
		case NWK_TX_STATE_WAIT_CONF:
			break;

		case NWK_TX_STATE_SENT:
		{
			if (NWK_SUCCESS_STATUS == frame->tx.status) {
    411a:	2385      	movs	r3, #133	; 0x85
    411c:	5ce3      	ldrb	r3, [r4, r3]
    411e:	2b00      	cmp	r3, #0
    4120:	d119      	bne.n	4156 <nwkTxTaskHandler+0xa2>
				if (frame->header.nwkSrcAddr == nwkIb.addr &&
    4122:	7b61      	ldrb	r1, [r4, #13]
    4124:	7ba3      	ldrb	r3, [r4, #14]
    4126:	021b      	lsls	r3, r3, #8
    4128:	4a22      	ldr	r2, [pc, #136]	; (41b4 <nwkTxTaskHandler+0x100>)
    412a:	8812      	ldrh	r2, [r2, #0]
    412c:	430b      	orrs	r3, r1
    412e:	429a      	cmp	r2, r3
    4130:	d10e      	bne.n	4150 <nwkTxTaskHandler+0x9c>
						frame->header.nwkFcf.
    4132:	7ae3      	ldrb	r3, [r4, #11]
			break;

		case NWK_TX_STATE_SENT:
		{
			if (NWK_SUCCESS_STATUS == frame->tx.status) {
				if (frame->header.nwkSrcAddr == nwkIb.addr &&
    4134:	07da      	lsls	r2, r3, #31
    4136:	d50b      	bpl.n	4150 <nwkTxTaskHandler+0x9c>
						frame->header.nwkFcf.
						ackRequest) {
					frame->state = NWK_TX_STATE_WAIT_ACK;
    4138:	2316      	movs	r3, #22
    413a:	7023      	strb	r3, [r4, #0]
					frame->tx.timeout = NWK_ACK_WAIT_TIME /
    413c:	2215      	movs	r2, #21
    413e:	2386      	movs	r3, #134	; 0x86
    4140:	54e2      	strb	r2, [r4, r3]
    4142:	2200      	movs	r2, #0
    4144:	2387      	movs	r3, #135	; 0x87
    4146:	54e2      	strb	r2, [r4, r3]
							NWK_TX_ACK_WAIT_TIMER_INTERVAL
							+ 1;
					SYS_TimerStart(&nwkTxAckWaitTimer);
    4148:	481b      	ldr	r0, [pc, #108]	; (41b8 <nwkTxTaskHandler+0x104>)
    414a:	4b17      	ldr	r3, [pc, #92]	; (41a8 <nwkTxTaskHandler+0xf4>)
    414c:	4798      	blx	r3
    414e:	e01d      	b.n	418c <nwkTxTaskHandler+0xd8>
				} else {
					frame->state = NWK_TX_STATE_CONFIRM;
    4150:	2317      	movs	r3, #23
    4152:	7023      	strb	r3, [r4, #0]
    4154:	e01a      	b.n	418c <nwkTxTaskHandler+0xd8>
				}
			} else {
				frame->state = NWK_TX_STATE_CONFIRM;
    4156:	2317      	movs	r3, #23
    4158:	7023      	strb	r3, [r4, #0]
    415a:	e017      	b.n	418c <nwkTxTaskHandler+0xd8>
			break;

		case NWK_TX_STATE_CONFIRM:
		{
#ifdef NWK_ENABLE_ROUTING
			nwkRouteFrameSent(frame);
    415c:	1c20      	adds	r0, r4, #0
    415e:	4b17      	ldr	r3, [pc, #92]	; (41bc <nwkTxTaskHandler+0x108>)
    4160:	4798      	blx	r3
#endif
			if (NULL == frame->tx.confirm) {
    4162:	2389      	movs	r3, #137	; 0x89
    4164:	5ce2      	ldrb	r2, [r4, r3]
    4166:	238a      	movs	r3, #138	; 0x8a
    4168:	5ce3      	ldrb	r3, [r4, r3]
    416a:	021b      	lsls	r3, r3, #8
    416c:	4313      	orrs	r3, r2
    416e:	228b      	movs	r2, #139	; 0x8b
    4170:	5ca2      	ldrb	r2, [r4, r2]
    4172:	0412      	lsls	r2, r2, #16
    4174:	4313      	orrs	r3, r2
    4176:	228c      	movs	r2, #140	; 0x8c
    4178:	5ca2      	ldrb	r2, [r4, r2]
    417a:	0612      	lsls	r2, r2, #24
    417c:	4313      	orrs	r3, r2
    417e:	d103      	bne.n	4188 <nwkTxTaskHandler+0xd4>
				nwkFrameFree(frame);
    4180:	1c20      	adds	r0, r4, #0
    4182:	4b0f      	ldr	r3, [pc, #60]	; (41c0 <nwkTxTaskHandler+0x10c>)
    4184:	4798      	blx	r3
    4186:	e001      	b.n	418c <nwkTxTaskHandler+0xd8>
			} else {
				frame->tx.confirm(frame);
    4188:	1c20      	adds	r0, r4, #0
    418a:	4798      	blx	r3
*****************************************************************************/
void nwkTxTaskHandler(void)
{
	NwkFrame_t *frame = NULL;

	while (NULL != (frame = nwkFrameNext(frame))) {
    418c:	1c20      	adds	r0, r4, #0
    418e:	47a8      	blx	r5
    4190:	1e04      	subs	r4, r0, #0
    4192:	d194      	bne.n	40be <nwkTxTaskHandler+0xa>

		default:
			break;
		}
	}
}
    4194:	bd70      	pop	{r4, r5, r6, pc}
    4196:	46c0      	nop			; (mov r8, r8)
    4198:	00002e41 	.word	0x00002e41
    419c:	00005fc0 	.word	0x00005fc0
    41a0:	00003b9d 	.word	0x00003b9d
    41a4:	20000d10 	.word	0x20000d10
    41a8:	00004605 	.word	0x00004605
    41ac:	20000d0c 	.word	0x20000d0c
    41b0:	00004305 	.word	0x00004305
    41b4:	20000e80 	.word	0x20000e80
    41b8:	20000cf8 	.word	0x20000cf8
    41bc:	00002fdd 	.word	0x00002fdd
    41c0:	00002e2d 	.word	0x00002e2d

000041c4 <phyTrxSetState>:
}

/*************************************************************************//**
*****************************************************************************/
static void phyTrxSetState(uint8_t state)
{
    41c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    41c6:	1c04      	adds	r4, r0, #0

/*************************************************************************//**
*****************************************************************************/
static void phyWriteRegister(uint8_t reg, uint8_t value)
{
	trx_reg_write(reg, value);
    41c8:	4f0b      	ldr	r7, [pc, #44]	; (41f8 <phyTrxSetState+0x34>)
*****************************************************************************/
static uint8_t phyReadRegister(uint8_t reg)
{
	uint8_t value;

	value = trx_reg_read(reg);
    41ca:	4e0c      	ldr	r6, [pc, #48]	; (41fc <phyTrxSetState+0x38>)
*****************************************************************************/
static void phyTrxSetState(uint8_t state)
{
	do { phyWriteRegister(TRX_STATE_REG, TRX_CMD_FORCE_TRX_OFF);
	} while (TRX_STATUS_TRX_OFF !=
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    41cc:	251f      	movs	r5, #31

/*************************************************************************//**
*****************************************************************************/
static void phyWriteRegister(uint8_t reg, uint8_t value)
{
	trx_reg_write(reg, value);
    41ce:	2002      	movs	r0, #2
    41d0:	2103      	movs	r1, #3
    41d2:	47b8      	blx	r7
*****************************************************************************/
static uint8_t phyReadRegister(uint8_t reg)
{
	uint8_t value;

	value = trx_reg_read(reg);
    41d4:	2001      	movs	r0, #1
    41d6:	47b0      	blx	r6
*****************************************************************************/
static void phyTrxSetState(uint8_t state)
{
	do { phyWriteRegister(TRX_STATE_REG, TRX_CMD_FORCE_TRX_OFF);
	} while (TRX_STATUS_TRX_OFF !=
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    41d8:	4028      	ands	r0, r5
    41da:	2808      	cmp	r0, #8
    41dc:	d1f7      	bne.n	41ce <phyTrxSetState+0xa>

/*************************************************************************//**
*****************************************************************************/
static void phyWriteRegister(uint8_t reg, uint8_t value)
{
	trx_reg_write(reg, value);
    41de:	4f06      	ldr	r7, [pc, #24]	; (41f8 <phyTrxSetState+0x34>)
*****************************************************************************/
static uint8_t phyReadRegister(uint8_t reg)
{
	uint8_t value;

	value = trx_reg_read(reg);
    41e0:	4e06      	ldr	r6, [pc, #24]	; (41fc <phyTrxSetState+0x38>)
	} while (TRX_STATUS_TRX_OFF !=
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));

	do { phyWriteRegister(TRX_STATE_REG,
			     state); } while (state !=
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    41e2:	251f      	movs	r5, #31

/*************************************************************************//**
*****************************************************************************/
static void phyWriteRegister(uint8_t reg, uint8_t value)
{
	trx_reg_write(reg, value);
    41e4:	2002      	movs	r0, #2
    41e6:	1c21      	adds	r1, r4, #0
    41e8:	47b8      	blx	r7
*****************************************************************************/
static uint8_t phyReadRegister(uint8_t reg)
{
	uint8_t value;

	value = trx_reg_read(reg);
    41ea:	2001      	movs	r0, #1
    41ec:	47b0      	blx	r6
	} while (TRX_STATUS_TRX_OFF !=
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));

	do { phyWriteRegister(TRX_STATE_REG,
			     state); } while (state !=
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    41ee:	4028      	ands	r0, r5
    41f0:	4284      	cmp	r4, r0
    41f2:	d1f7      	bne.n	41e4 <phyTrxSetState+0x20>
}
    41f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    41f6:	46c0      	nop			; (mov r8, r8)
    41f8:	00004c35 	.word	0x00004c35
    41fc:	00004b3d 	.word	0x00004b3d

00004200 <phySetRxState>:
}

/*************************************************************************//**
*****************************************************************************/
static void phySetRxState(void)
{
    4200:	b508      	push	{r3, lr}
	phyTrxSetState(TRX_CMD_TRX_OFF);
    4202:	2008      	movs	r0, #8
    4204:	4b06      	ldr	r3, [pc, #24]	; (4220 <phySetRxState+0x20>)
    4206:	4798      	blx	r3
*****************************************************************************/
static uint8_t phyReadRegister(uint8_t reg)
{
	uint8_t value;

	value = trx_reg_read(reg);
    4208:	200f      	movs	r0, #15
    420a:	4b06      	ldr	r3, [pc, #24]	; (4224 <phySetRxState+0x24>)
    420c:	4798      	blx	r3
{
	phyTrxSetState(TRX_CMD_TRX_OFF);

	phyReadRegister(IRQ_STATUS_REG);

	if (phyRxState) {
    420e:	4b06      	ldr	r3, [pc, #24]	; (4228 <phySetRxState+0x28>)
    4210:	781b      	ldrb	r3, [r3, #0]
    4212:	2b00      	cmp	r3, #0
    4214:	d002      	beq.n	421c <phySetRxState+0x1c>
		phyTrxSetState(TRX_CMD_RX_AACK_ON);
    4216:	2016      	movs	r0, #22
    4218:	4b01      	ldr	r3, [pc, #4]	; (4220 <phySetRxState+0x20>)
    421a:	4798      	blx	r3
	}
}
    421c:	bd08      	pop	{r3, pc}
    421e:	46c0      	nop			; (mov r8, r8)
    4220:	000041c5 	.word	0x000041c5
    4224:	00004b3d 	.word	0x00004b3d
    4228:	20000da5 	.word	0x20000da5

0000422c <PHY_Init>:
/*- Implementations --------------------------------------------------------*/

/*************************************************************************//**
*****************************************************************************/
void PHY_Init(void)
{
    422c:	b570      	push	{r4, r5, r6, lr}
	trx_spi_init();
    422e:	4b0e      	ldr	r3, [pc, #56]	; (4268 <PHY_Init+0x3c>)
    4230:	4798      	blx	r3
	PhyReset();
    4232:	4b0e      	ldr	r3, [pc, #56]	; (426c <PHY_Init+0x40>)
    4234:	4798      	blx	r3
	phyRxState = false;
    4236:	2200      	movs	r2, #0
    4238:	4b0d      	ldr	r3, [pc, #52]	; (4270 <PHY_Init+0x44>)
    423a:	701a      	strb	r2, [r3, #0]
	phyState = PHY_STATE_IDLE;
    423c:	2201      	movs	r2, #1
    423e:	4b0d      	ldr	r3, [pc, #52]	; (4274 <PHY_Init+0x48>)
    4240:	701a      	strb	r2, [r3, #0]

/*************************************************************************//**
*****************************************************************************/
static void phyWriteRegister(uint8_t reg, uint8_t value)
{
	trx_reg_write(reg, value);
    4242:	4e0d      	ldr	r6, [pc, #52]	; (4278 <PHY_Init+0x4c>)
*****************************************************************************/
static uint8_t phyReadRegister(uint8_t reg)
{
	uint8_t value;

	value = trx_reg_read(reg);
    4244:	4d0d      	ldr	r5, [pc, #52]	; (427c <PHY_Init+0x50>)
	phyRxState = false;
	phyState = PHY_STATE_IDLE;

	do {phyWriteRegister(TRX_STATE_REG, TRX_CMD_TRX_OFF);
	} while (TRX_STATUS_TRX_OFF !=
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    4246:	241f      	movs	r4, #31

/*************************************************************************//**
*****************************************************************************/
static void phyWriteRegister(uint8_t reg, uint8_t value)
{
	trx_reg_write(reg, value);
    4248:	2002      	movs	r0, #2
    424a:	2108      	movs	r1, #8
    424c:	47b0      	blx	r6
*****************************************************************************/
static uint8_t phyReadRegister(uint8_t reg)
{
	uint8_t value;

	value = trx_reg_read(reg);
    424e:	2001      	movs	r0, #1
    4250:	47a8      	blx	r5
	phyRxState = false;
	phyState = PHY_STATE_IDLE;

	do {phyWriteRegister(TRX_STATE_REG, TRX_CMD_TRX_OFF);
	} while (TRX_STATUS_TRX_OFF !=
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    4252:	4020      	ands	r0, r4
    4254:	2808      	cmp	r0, #8
    4256:	d1f7      	bne.n	4248 <PHY_Init+0x1c>

/*************************************************************************//**
*****************************************************************************/
static void phyWriteRegister(uint8_t reg, uint8_t value)
{
	trx_reg_write(reg, value);
    4258:	2004      	movs	r0, #4
    425a:	212e      	movs	r1, #46	; 0x2e
    425c:	4c06      	ldr	r4, [pc, #24]	; (4278 <PHY_Init+0x4c>)
    425e:	47a0      	blx	r4
    4260:	200c      	movs	r0, #12
    4262:	21a0      	movs	r1, #160	; 0xa0
    4264:	47a0      	blx	r4
			(1 << TX_AUTO_CRC_ON) | (3 << SPI_CMD_MODE) |
			(1 << IRQ_MASK_MODE));

	phyWriteRegister(TRX_CTRL_2_REG,
			(1 << RX_SAFE_MODE) | (1 << OQPSK_SCRAM_EN));
}
    4266:	bd70      	pop	{r4, r5, r6, pc}
    4268:	000049fd 	.word	0x000049fd
    426c:	00004b0d 	.word	0x00004b0d
    4270:	20000da5 	.word	0x20000da5
    4274:	20000da4 	.word	0x20000da4
    4278:	00004c35 	.word	0x00004c35
    427c:	00004b3d 	.word	0x00004b3d

00004280 <PHY_SetRxState>:

/*************************************************************************//**
*****************************************************************************/
void PHY_SetRxState(bool rx)
{
    4280:	b508      	push	{r3, lr}
	phyRxState = rx;
    4282:	4b02      	ldr	r3, [pc, #8]	; (428c <PHY_SetRxState+0xc>)
    4284:	7018      	strb	r0, [r3, #0]
	phySetRxState();
    4286:	4b02      	ldr	r3, [pc, #8]	; (4290 <PHY_SetRxState+0x10>)
    4288:	4798      	blx	r3
}
    428a:	bd08      	pop	{r3, pc}
    428c:	20000da5 	.word	0x20000da5
    4290:	00004201 	.word	0x00004201

00004294 <PHY_SetChannel>:

/*************************************************************************//**
*****************************************************************************/
void PHY_SetChannel(uint8_t channel)
{
    4294:	b510      	push	{r4, lr}
    4296:	1c04      	adds	r4, r0, #0
*****************************************************************************/
static uint8_t phyReadRegister(uint8_t reg)
{
	uint8_t value;

	value = trx_reg_read(reg);
    4298:	2008      	movs	r0, #8
    429a:	4b05      	ldr	r3, [pc, #20]	; (42b0 <PHY_SetChannel+0x1c>)
    429c:	4798      	blx	r3
*****************************************************************************/
void PHY_SetChannel(uint8_t channel)
{
	uint8_t reg;

	reg = phyReadRegister(PHY_CC_CCA_REG) & ~0x1f;
    429e:	231f      	movs	r3, #31
    42a0:	1c01      	adds	r1, r0, #0
    42a2:	4399      	bics	r1, r3
	phyWriteRegister(PHY_CC_CCA_REG, reg | channel);
    42a4:	430c      	orrs	r4, r1

/*************************************************************************//**
*****************************************************************************/
static void phyWriteRegister(uint8_t reg, uint8_t value)
{
	trx_reg_write(reg, value);
    42a6:	b2e1      	uxtb	r1, r4
    42a8:	2008      	movs	r0, #8
    42aa:	4b02      	ldr	r3, [pc, #8]	; (42b4 <PHY_SetChannel+0x20>)
    42ac:	4798      	blx	r3
{
	uint8_t reg;

	reg = phyReadRegister(PHY_CC_CCA_REG) & ~0x1f;
	phyWriteRegister(PHY_CC_CCA_REG, reg | channel);
}
    42ae:	bd10      	pop	{r4, pc}
    42b0:	00004b3d 	.word	0x00004b3d
    42b4:	00004c35 	.word	0x00004c35

000042b8 <PHY_SetPanId>:

/*************************************************************************//**
*****************************************************************************/
void PHY_SetPanId(uint16_t panId)
{
    42b8:	b530      	push	{r4, r5, lr}
    42ba:	b083      	sub	sp, #12
    42bc:	466c      	mov	r4, sp
    42be:	80e0      	strh	r0, [r4, #6]

/*************************************************************************//**
*****************************************************************************/
static void phyWriteRegister(uint8_t reg, uint8_t value)
{
	trx_reg_write(reg, value);
    42c0:	b2c1      	uxtb	r1, r0
    42c2:	2022      	movs	r0, #34	; 0x22
    42c4:	4d03      	ldr	r5, [pc, #12]	; (42d4 <PHY_SetPanId+0x1c>)
    42c6:	47a8      	blx	r5
    42c8:	79e1      	ldrb	r1, [r4, #7]
    42ca:	2023      	movs	r0, #35	; 0x23
    42cc:	47a8      	blx	r5
{
	uint8_t *d = (uint8_t *)&panId;

	phyWriteRegister(PAN_ID_0_REG, d[0]);
	phyWriteRegister(PAN_ID_1_REG, d[1]);
}
    42ce:	b003      	add	sp, #12
    42d0:	bd30      	pop	{r4, r5, pc}
    42d2:	46c0      	nop			; (mov r8, r8)
    42d4:	00004c35 	.word	0x00004c35

000042d8 <PHY_SetShortAddr>:

/*************************************************************************//**
*****************************************************************************/
void PHY_SetShortAddr(uint16_t addr)
{
    42d8:	b570      	push	{r4, r5, r6, lr}
    42da:	b082      	sub	sp, #8
    42dc:	466d      	mov	r5, sp
    42de:	80e8      	strh	r0, [r5, #6]
    42e0:	3506      	adds	r5, #6
	uint8_t *d = (uint8_t *)&addr;

	phyWriteRegister(SHORT_ADDR_0_REG, d[0]);
    42e2:	b2c6      	uxtb	r6, r0

/*************************************************************************//**
*****************************************************************************/
static void phyWriteRegister(uint8_t reg, uint8_t value)
{
	trx_reg_write(reg, value);
    42e4:	2020      	movs	r0, #32
    42e6:	1c31      	adds	r1, r6, #0
    42e8:	4c05      	ldr	r4, [pc, #20]	; (4300 <PHY_SetShortAddr+0x28>)
    42ea:	47a0      	blx	r4
void PHY_SetShortAddr(uint16_t addr)
{
	uint8_t *d = (uint8_t *)&addr;

	phyWriteRegister(SHORT_ADDR_0_REG, d[0]);
	phyWriteRegister(SHORT_ADDR_1_REG, d[1]);
    42ec:	786d      	ldrb	r5, [r5, #1]

/*************************************************************************//**
*****************************************************************************/
static void phyWriteRegister(uint8_t reg, uint8_t value)
{
	trx_reg_write(reg, value);
    42ee:	2021      	movs	r0, #33	; 0x21
    42f0:	1c29      	adds	r1, r5, #0
    42f2:	47a0      	blx	r4
{
	uint8_t *d = (uint8_t *)&addr;

	phyWriteRegister(SHORT_ADDR_0_REG, d[0]);
	phyWriteRegister(SHORT_ADDR_1_REG, d[1]);
	phyWriteRegister(CSMA_SEED_0_REG, d[0] + d[1]);
    42f4:	19ae      	adds	r6, r5, r6

/*************************************************************************//**
*****************************************************************************/
static void phyWriteRegister(uint8_t reg, uint8_t value)
{
	trx_reg_write(reg, value);
    42f6:	b2f1      	uxtb	r1, r6
    42f8:	202d      	movs	r0, #45	; 0x2d
    42fa:	47a0      	blx	r4
	uint8_t *d = (uint8_t *)&addr;

	phyWriteRegister(SHORT_ADDR_0_REG, d[0]);
	phyWriteRegister(SHORT_ADDR_1_REG, d[1]);
	phyWriteRegister(CSMA_SEED_0_REG, d[0] + d[1]);
}
    42fc:	b002      	add	sp, #8
    42fe:	bd70      	pop	{r4, r5, r6, pc}
    4300:	00004c35 	.word	0x00004c35

00004304 <PHY_DataReq>:
}

/*************************************************************************//**
*****************************************************************************/
void PHY_DataReq(uint8_t *data)
{
    4304:	b510      	push	{r4, lr}
    4306:	1c04      	adds	r4, r0, #0
	phyTrxSetState(TRX_CMD_TX_ARET_ON);
    4308:	2019      	movs	r0, #25
    430a:	4b0c      	ldr	r3, [pc, #48]	; (433c <PHY_DataReq+0x38>)
    430c:	4798      	blx	r3
*****************************************************************************/
static uint8_t phyReadRegister(uint8_t reg)
{
	uint8_t value;

	value = trx_reg_read(reg);
    430e:	200f      	movs	r0, #15
    4310:	4b0b      	ldr	r3, [pc, #44]	; (4340 <PHY_DataReq+0x3c>)
    4312:	4798      	blx	r3
	phyReadRegister(IRQ_STATUS_REG);

	/* size of the buffer is sent as first byte of the data
	 * and data starts from second byte.
	 */
	data[0] += 2;
    4314:	7821      	ldrb	r1, [r4, #0]
    4316:	1c8b      	adds	r3, r1, #2
    4318:	7023      	strb	r3, [r4, #0]
	trx_frame_write(data, (data[0] - 1) /* length value*/);
    431a:	3101      	adds	r1, #1
    431c:	b2c9      	uxtb	r1, r1
    431e:	1c20      	adds	r0, r4, #0
    4320:	4b08      	ldr	r3, [pc, #32]	; (4344 <PHY_DataReq+0x40>)
    4322:	4798      	blx	r3

	phyState = PHY_STATE_TX_WAIT_END;
    4324:	2203      	movs	r2, #3
    4326:	4b08      	ldr	r3, [pc, #32]	; (4348 <PHY_DataReq+0x44>)
    4328:	701a      	strb	r2, [r3, #0]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    432a:	4b08      	ldr	r3, [pc, #32]	; (434c <PHY_DataReq+0x48>)
    432c:	2280      	movs	r2, #128	; 0x80
    432e:	0352      	lsls	r2, r2, #13
    4330:	619a      	str	r2, [r3, #24]

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
    4332:	46c0      	nop			; (mov r8, r8)
    4334:	46c0      	nop			; (mov r8, r8)
	} else {
		port_base->OUTCLR.reg = pin_mask;
    4336:	615a      	str	r2, [r3, #20]

	TRX_SLP_TR_HIGH();
	TRX_TRIG_DELAY();
	TRX_SLP_TR_LOW();
}
    4338:	bd10      	pop	{r4, pc}
    433a:	46c0      	nop			; (mov r8, r8)
    433c:	000041c5 	.word	0x000041c5
    4340:	00004b3d 	.word	0x00004b3d
    4344:	00004e71 	.word	0x00004e71
    4348:	20000da4 	.word	0x20000da4
    434c:	41004400 	.word	0x41004400

00004350 <PHY_RandomReq>:

/*************************************************************************//**
*****************************************************************************/
uint16_t PHY_RandomReq(void)
{
    4350:	b5f0      	push	{r4, r5, r6, r7, lr}
    4352:	4647      	mov	r7, r8
    4354:	b480      	push	{r7}
	uint16_t rnd = 0;
	uint8_t rndValue;

	phyTrxSetState(TRX_CMD_RX_ON);
    4356:	2006      	movs	r0, #6
    4358:	4b0c      	ldr	r3, [pc, #48]	; (438c <PHY_RandomReq+0x3c>)
    435a:	4798      	blx	r3
    435c:	2400      	movs	r4, #0

/*************************************************************************//**
*****************************************************************************/
uint16_t PHY_RandomReq(void)
{
	uint16_t rnd = 0;
    435e:	2500      	movs	r5, #0
	uint8_t rndValue;

	phyTrxSetState(TRX_CMD_RX_ON);

	for (uint8_t i = 0; i < 16; i += 2) {
		delay_us(RANDOM_NUMBER_UPDATE_INTERVAL);
    4360:	4b0b      	ldr	r3, [pc, #44]	; (4390 <PHY_RandomReq+0x40>)
    4362:	4698      	mov	r8, r3
*****************************************************************************/
static uint8_t phyReadRegister(uint8_t reg)
{
	uint8_t value;

	value = trx_reg_read(reg);
    4364:	4f0b      	ldr	r7, [pc, #44]	; (4394 <PHY_RandomReq+0x44>)

	phyTrxSetState(TRX_CMD_RX_ON);

	for (uint8_t i = 0; i < 16; i += 2) {
		delay_us(RANDOM_NUMBER_UPDATE_INTERVAL);
		rndValue = (phyReadRegister(PHY_RSSI_REG) >> RND_VALUE) & 3;
    4366:	2603      	movs	r6, #3
	uint8_t rndValue;

	phyTrxSetState(TRX_CMD_RX_ON);

	for (uint8_t i = 0; i < 16; i += 2) {
		delay_us(RANDOM_NUMBER_UPDATE_INTERVAL);
    4368:	2001      	movs	r0, #1
    436a:	47c0      	blx	r8
*****************************************************************************/
static uint8_t phyReadRegister(uint8_t reg)
{
	uint8_t value;

	value = trx_reg_read(reg);
    436c:	2006      	movs	r0, #6
    436e:	47b8      	blx	r7

	phyTrxSetState(TRX_CMD_RX_ON);

	for (uint8_t i = 0; i < 16; i += 2) {
		delay_us(RANDOM_NUMBER_UPDATE_INTERVAL);
		rndValue = (phyReadRegister(PHY_RSSI_REG) >> RND_VALUE) & 3;
    4370:	0940      	lsrs	r0, r0, #5
		rnd |= rndValue << i;
    4372:	4030      	ands	r0, r6
    4374:	40a0      	lsls	r0, r4
    4376:	4305      	orrs	r5, r0
    4378:	b2ad      	uxth	r5, r5
    437a:	3402      	adds	r4, #2
	uint16_t rnd = 0;
	uint8_t rndValue;

	phyTrxSetState(TRX_CMD_RX_ON);

	for (uint8_t i = 0; i < 16; i += 2) {
    437c:	2c10      	cmp	r4, #16
    437e:	d1f3      	bne.n	4368 <PHY_RandomReq+0x18>
		delay_us(RANDOM_NUMBER_UPDATE_INTERVAL);
		rndValue = (phyReadRegister(PHY_RSSI_REG) >> RND_VALUE) & 3;
		rnd |= rndValue << i;
	}

	phySetRxState();
    4380:	4b05      	ldr	r3, [pc, #20]	; (4398 <PHY_RandomReq+0x48>)
    4382:	4798      	blx	r3

	return rnd;
}
    4384:	1c28      	adds	r0, r5, #0
    4386:	bc04      	pop	{r2}
    4388:	4690      	mov	r8, r2
    438a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    438c:	000041c5 	.word	0x000041c5
    4390:	0000014d 	.word	0x0000014d
    4394:	00004b3d 	.word	0x00004b3d
    4398:	00004201 	.word	0x00004201

0000439c <PHY_EncryptReq>:

/*************************************************************************//**
*****************************************************************************/
void PHY_EncryptReq(uint8_t *text, uint8_t *key)
{
    439c:	b510      	push	{r4, lr}
    439e:	1c04      	adds	r4, r0, #0
	sal_aes_setup(key, AES_MODE_ECB, AES_DIR_ENCRYPT);
    43a0:	1c08      	adds	r0, r1, #0
    43a2:	2100      	movs	r1, #0
    43a4:	2200      	movs	r2, #0
    43a6:	4b05      	ldr	r3, [pc, #20]	; (43bc <PHY_EncryptReq+0x20>)
    43a8:	4798      	blx	r3
#if (SAL_TYPE == AT86RF2xx)
	sal_aes_wrrd(text, NULL);
    43aa:	1c20      	adds	r0, r4, #0
    43ac:	2100      	movs	r1, #0
    43ae:	4b04      	ldr	r3, [pc, #16]	; (43c0 <PHY_EncryptReq+0x24>)
    43b0:	4798      	blx	r3
#else
	sal_aes_exec(text);
#endif
	sal_aes_read(text);
    43b2:	1c20      	adds	r0, r4, #0
    43b4:	4b03      	ldr	r3, [pc, #12]	; (43c4 <PHY_EncryptReq+0x28>)
    43b6:	4798      	blx	r3
}
    43b8:	bd10      	pop	{r4, pc}
    43ba:	46c0      	nop			; (mov r8, r8)
    43bc:	00004895 	.word	0x00004895
    43c0:	00004829 	.word	0x00004829
    43c4:	000049cd 	.word	0x000049cd

000043c8 <PHY_TaskHandler>:
}

/*************************************************************************//**
*****************************************************************************/
void PHY_TaskHandler(void)
{
    43c8:	b5f0      	push	{r4, r5, r6, r7, lr}
    43ca:	b085      	sub	sp, #20
	if (PHY_STATE_SLEEP == phyState) {
    43cc:	4b26      	ldr	r3, [pc, #152]	; (4468 <PHY_TaskHandler+0xa0>)
    43ce:	781b      	ldrb	r3, [r3, #0]
    43d0:	2b02      	cmp	r3, #2
    43d2:	d046      	beq.n	4462 <PHY_TaskHandler+0x9a>
*****************************************************************************/
static uint8_t phyReadRegister(uint8_t reg)
{
	uint8_t value;

	value = trx_reg_read(reg);
    43d4:	200f      	movs	r0, #15
    43d6:	4b25      	ldr	r3, [pc, #148]	; (446c <PHY_TaskHandler+0xa4>)
    43d8:	4798      	blx	r3
{
	if (PHY_STATE_SLEEP == phyState) {
		return;
	}

	if (phyReadRegister(IRQ_STATUS_REG) & (1 << TRX_END)) {
    43da:	0703      	lsls	r3, r0, #28
    43dc:	d541      	bpl.n	4462 <PHY_TaskHandler+0x9a>
		if (PHY_STATE_IDLE == phyState) {
    43de:	4b22      	ldr	r3, [pc, #136]	; (4468 <PHY_TaskHandler+0xa0>)
    43e0:	781b      	ldrb	r3, [r3, #0]
    43e2:	2b01      	cmp	r3, #1
    43e4:	d124      	bne.n	4430 <PHY_TaskHandler+0x68>
*****************************************************************************/
static uint8_t phyReadRegister(uint8_t reg)
{
	uint8_t value;

	value = trx_reg_read(reg);
    43e6:	2007      	movs	r0, #7
    43e8:	4b20      	ldr	r3, [pc, #128]	; (446c <PHY_TaskHandler+0xa4>)
    43ea:	4798      	blx	r3
    43ec:	1c07      	adds	r7, r0, #0
			uint8_t size;
			int8_t rssi;

			rssi = (int8_t)phyReadRegister(PHY_ED_LEVEL_REG);

			trx_frame_read(&size, 1);
    43ee:	466c      	mov	r4, sp
    43f0:	3407      	adds	r4, #7
    43f2:	1c20      	adds	r0, r4, #0
    43f4:	2101      	movs	r1, #1
    43f6:	4e1e      	ldr	r6, [pc, #120]	; (4470 <PHY_TaskHandler+0xa8>)
    43f8:	47b0      	blx	r6

			trx_frame_read(phyRxBuffer, size + 2);
    43fa:	4d1e      	ldr	r5, [pc, #120]	; (4474 <PHY_TaskHandler+0xac>)
    43fc:	7821      	ldrb	r1, [r4, #0]
    43fe:	3102      	adds	r1, #2
    4400:	b2c9      	uxtb	r1, r1
    4402:	1c28      	adds	r0, r5, #0
    4404:	47b0      	blx	r6

			ind.data = phyRxBuffer + 1;
    4406:	a802      	add	r0, sp, #8
    4408:	1c6a      	adds	r2, r5, #1
    440a:	9202      	str	r2, [sp, #8]

			ind.size = size - PHY_CRC_SIZE;
    440c:	7822      	ldrb	r2, [r4, #0]
    440e:	1e91      	subs	r1, r2, #2
    4410:	7101      	strb	r1, [r0, #4]
			ind.lqi  = phyRxBuffer[size + 1];
    4412:	18ad      	adds	r5, r5, r2
    4414:	786a      	ldrb	r2, [r5, #1]
    4416:	7142      	strb	r2, [r0, #5]
			ind.rssi = rssi + PHY_RSSI_BASE_VAL;
    4418:	3f5b      	subs	r7, #91	; 0x5b
    441a:	7187      	strb	r7, [r0, #6]
			PHY_DataInd(&ind);
    441c:	4b16      	ldr	r3, [pc, #88]	; (4478 <PHY_TaskHandler+0xb0>)
    441e:	4798      	blx	r3
*****************************************************************************/
static uint8_t phyReadRegister(uint8_t reg)
{
	uint8_t value;

	value = trx_reg_read(reg);
    4420:	4d12      	ldr	r5, [pc, #72]	; (446c <PHY_TaskHandler+0xa4>)

/*************************************************************************//**
*****************************************************************************/
static void phyWaitState(uint8_t state)
{
	while (state != (phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK)) {
    4422:	241f      	movs	r4, #31
*****************************************************************************/
static uint8_t phyReadRegister(uint8_t reg)
{
	uint8_t value;

	value = trx_reg_read(reg);
    4424:	2001      	movs	r0, #1
    4426:	47a8      	blx	r5

/*************************************************************************//**
*****************************************************************************/
static void phyWaitState(uint8_t state)
{
	while (state != (phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK)) {
    4428:	4020      	ands	r0, r4
    442a:	2816      	cmp	r0, #22
    442c:	d1fa      	bne.n	4424 <PHY_TaskHandler+0x5c>
    442e:	e018      	b.n	4462 <PHY_TaskHandler+0x9a>
			ind.lqi  = phyRxBuffer[size + 1];
			ind.rssi = rssi + PHY_RSSI_BASE_VAL;
			PHY_DataInd(&ind);

			phyWaitState(TRX_STATUS_RX_AACK_ON);
		} else if (PHY_STATE_TX_WAIT_END == phyState) {
    4430:	2b03      	cmp	r3, #3
    4432:	d116      	bne.n	4462 <PHY_TaskHandler+0x9a>
*****************************************************************************/
static uint8_t phyReadRegister(uint8_t reg)
{
	uint8_t value;

	value = trx_reg_read(reg);
    4434:	2002      	movs	r0, #2
    4436:	4b0d      	ldr	r3, [pc, #52]	; (446c <PHY_TaskHandler+0xa4>)
    4438:	4798      	blx	r3
			ind.rssi = rssi + PHY_RSSI_BASE_VAL;
			PHY_DataInd(&ind);

			phyWaitState(TRX_STATUS_RX_AACK_ON);
		} else if (PHY_STATE_TX_WAIT_END == phyState) {
			uint8_t status
    443a:	0944      	lsrs	r4, r0, #5
    443c:	b2e4      	uxtb	r4, r4
				= (phyReadRegister(TRX_STATE_REG) >>
					TRAC_STATUS) & 7;

			if (TRAC_STATUS_SUCCESS == status) {
    443e:	2c00      	cmp	r4, #0
    4440:	d007      	beq.n	4452 <PHY_TaskHandler+0x8a>
				status = PHY_STATUS_SUCCESS;
			} else if (TRAC_STATUS_CHANNEL_ACCESS_FAILURE ==
    4442:	2c03      	cmp	r4, #3
    4444:	d004      	beq.n	4450 <PHY_TaskHandler+0x88>
					status) {
				status = PHY_STATUS_CHANNEL_ACCESS_FAILURE;
			} else if (TRAC_STATUS_NO_ACK == status) {
				status = PHY_STATUS_NO_ACK;
    4446:	3c05      	subs	r4, #5
    4448:	1e63      	subs	r3, r4, #1
    444a:	419c      	sbcs	r4, r3
    444c:	3402      	adds	r4, #2
    444e:	e000      	b.n	4452 <PHY_TaskHandler+0x8a>

			if (TRAC_STATUS_SUCCESS == status) {
				status = PHY_STATUS_SUCCESS;
			} else if (TRAC_STATUS_CHANNEL_ACCESS_FAILURE ==
					status) {
				status = PHY_STATUS_CHANNEL_ACCESS_FAILURE;
    4450:	2401      	movs	r4, #1
				status = PHY_STATUS_NO_ACK;
			} else {
				status = PHY_STATUS_ERROR;
			}

			phySetRxState();
    4452:	4b0a      	ldr	r3, [pc, #40]	; (447c <PHY_TaskHandler+0xb4>)
    4454:	4798      	blx	r3
			phyState = PHY_STATE_IDLE;
    4456:	2201      	movs	r2, #1
    4458:	4b03      	ldr	r3, [pc, #12]	; (4468 <PHY_TaskHandler+0xa0>)
    445a:	701a      	strb	r2, [r3, #0]

			PHY_DataConf(status);
    445c:	1c20      	adds	r0, r4, #0
    445e:	4b08      	ldr	r3, [pc, #32]	; (4480 <PHY_TaskHandler+0xb8>)
    4460:	4798      	blx	r3
		}
	}
}
    4462:	b005      	add	sp, #20
    4464:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4466:	46c0      	nop			; (mov r8, r8)
    4468:	20000da4 	.word	0x20000da4
    446c:	00004b3d 	.word	0x00004b3d
    4470:	00004d31 	.word	0x00004d31
    4474:	20000d24 	.word	0x20000d24
    4478:	00003739 	.word	0x00003739
    447c:	00004201 	.word	0x00004201
    4480:	00004075 	.word	0x00004075

00004484 <SYS_Init>:
/*- Implementations --------------------------------------------------------*/

/*************************************************************************//**
*****************************************************************************/
void SYS_Init(void)
{
    4484:	b508      	push	{r3, lr}
	SYS_TimerInit();
    4486:	4b04      	ldr	r3, [pc, #16]	; (4498 <SYS_Init+0x14>)
    4488:	4798      	blx	r3
#if SYS_SECURITY_MODE == 0
	sal_init();
    448a:	4b04      	ldr	r3, [pc, #16]	; (449c <SYS_Init+0x18>)
    448c:	4798      	blx	r3
#endif
	PHY_Init();
    448e:	4b04      	ldr	r3, [pc, #16]	; (44a0 <SYS_Init+0x1c>)
    4490:	4798      	blx	r3
	NWK_Init();
    4492:	4b04      	ldr	r3, [pc, #16]	; (44a4 <SYS_Init+0x20>)
    4494:	4798      	blx	r3
}
    4496:	bd08      	pop	{r3, pc}
    4498:	00004555 	.word	0x00004555
    449c:	00004825 	.word	0x00004825
    44a0:	0000422d 	.word	0x0000422d
    44a4:	00002b05 	.word	0x00002b05

000044a8 <SYS_TaskHandler>:

/*************************************************************************//**
*****************************************************************************/
void SYS_TaskHandler(void)
{
    44a8:	b508      	push	{r3, lr}
	PHY_TaskHandler();
    44aa:	4b03      	ldr	r3, [pc, #12]	; (44b8 <SYS_TaskHandler+0x10>)
    44ac:	4798      	blx	r3
	NWK_TaskHandler();
    44ae:	4b03      	ldr	r3, [pc, #12]	; (44bc <SYS_TaskHandler+0x14>)
    44b0:	4798      	blx	r3
	SYS_TimerTaskHandler();
    44b2:	4b03      	ldr	r3, [pc, #12]	; (44c0 <SYS_TaskHandler+0x18>)
    44b4:	4798      	blx	r3
}
    44b6:	bd08      	pop	{r3, pc}
    44b8:	000043c9 	.word	0x000043c9
    44bc:	00002bb9 	.word	0x00002bb9
    44c0:	00004621 	.word	0x00004621

000044c4 <SYS_EncryptReq>:
#endif

/*************************************************************************//**
*****************************************************************************/
void SYS_EncryptReq(uint32_t *text, uint32_t *key)
{
    44c4:	b508      	push	{r3, lr}
#if SYS_SECURITY_MODE == 0
	PHY_EncryptReq((uint8_t *)text, (uint8_t *)key);
    44c6:	4b02      	ldr	r3, [pc, #8]	; (44d0 <SYS_EncryptReq+0xc>)
    44c8:	4798      	blx	r3
	text[2] ^= text[0];
	text[3] ^= text[1];
	xtea(&text[2], key);
#endif

	SYS_EncryptConf();
    44ca:	4b02      	ldr	r3, [pc, #8]	; (44d4 <SYS_EncryptReq+0x10>)
    44cc:	4798      	blx	r3
}
    44ce:	bd08      	pop	{r3, pc}
    44d0:	0000439d 	.word	0x0000439d
    44d4:	00003bb9 	.word	0x00003bb9

000044d8 <placeTimer>:
}

/*************************************************************************//**
*****************************************************************************/
static void placeTimer(SYS_Timer_t *timer)
{
    44d8:	b530      	push	{r4, r5, lr}
	if (timers) {
    44da:	4b15      	ldr	r3, [pc, #84]	; (4530 <placeTimer+0x58>)
    44dc:	681d      	ldr	r5, [r3, #0]
    44de:	2d00      	cmp	r5, #0
    44e0:	d01e      	beq.n	4520 <placeTimer+0x48>
		SYS_Timer_t *prev = NULL;
		uint32_t timeout = timer->interval;
    44e2:	6882      	ldr	r2, [r0, #8]

		for (SYS_Timer_t *t = timers; t; t = t->next) {
			if (timeout < t->timeout) {
    44e4:	6869      	ldr	r1, [r5, #4]
{
	if (timers) {
		SYS_Timer_t *prev = NULL;
		uint32_t timeout = timer->interval;

		for (SYS_Timer_t *t = timers; t; t = t->next) {
    44e6:	1c2c      	adds	r4, r5, #0
			if (timeout < t->timeout) {
    44e8:	428a      	cmp	r2, r1
    44ea:	d20a      	bcs.n	4502 <placeTimer+0x2a>
    44ec:	e004      	b.n	44f8 <placeTimer+0x20>
    44ee:	6859      	ldr	r1, [r3, #4]
    44f0:	4291      	cmp	r1, r2
    44f2:	d803      	bhi.n	44fc <placeTimer+0x24>
{
	if (timers) {
		SYS_Timer_t *prev = NULL;
		uint32_t timeout = timer->interval;

		for (SYS_Timer_t *t = timers; t; t = t->next) {
    44f4:	1c1c      	adds	r4, r3, #0
    44f6:	e004      	b.n	4502 <placeTimer+0x2a>
    44f8:	1c2b      	adds	r3, r5, #0
/*************************************************************************//**
*****************************************************************************/
static void placeTimer(SYS_Timer_t *timer)
{
	if (timers) {
		SYS_Timer_t *prev = NULL;
    44fa:	2400      	movs	r4, #0
		uint32_t timeout = timer->interval;

		for (SYS_Timer_t *t = timers; t; t = t->next) {
			if (timeout < t->timeout) {
				t->timeout -= timeout;
    44fc:	1a89      	subs	r1, r1, r2
    44fe:	6059      	str	r1, [r3, #4]
				break;
    4500:	e003      	b.n	450a <placeTimer+0x32>
			} else {
				timeout -= t->timeout;
    4502:	1a52      	subs	r2, r2, r1
{
	if (timers) {
		SYS_Timer_t *prev = NULL;
		uint32_t timeout = timer->interval;

		for (SYS_Timer_t *t = timers; t; t = t->next) {
    4504:	6823      	ldr	r3, [r4, #0]
    4506:	2b00      	cmp	r3, #0
    4508:	d1f1      	bne.n	44ee <placeTimer+0x16>
			}

			prev = t;
		}

		timer->timeout = timeout;
    450a:	6042      	str	r2, [r0, #4]

		if (prev) {
    450c:	2c00      	cmp	r4, #0
    450e:	d003      	beq.n	4518 <placeTimer+0x40>
			timer->next = prev->next;
    4510:	6823      	ldr	r3, [r4, #0]
    4512:	6003      	str	r3, [r0, #0]
			prev->next = timer;
    4514:	6020      	str	r0, [r4, #0]
    4516:	e009      	b.n	452c <placeTimer+0x54>
		} else {
			timer->next = timers;
    4518:	6005      	str	r5, [r0, #0]
			timers = timer;
    451a:	4b05      	ldr	r3, [pc, #20]	; (4530 <placeTimer+0x58>)
    451c:	6018      	str	r0, [r3, #0]
    451e:	e005      	b.n	452c <placeTimer+0x54>
		}
	} else {
		timer->next = NULL;
    4520:	2300      	movs	r3, #0
    4522:	6003      	str	r3, [r0, #0]
		timer->timeout = timer->interval;
    4524:	6883      	ldr	r3, [r0, #8]
    4526:	6043      	str	r3, [r0, #4]
		timers = timer;
    4528:	4b01      	ldr	r3, [pc, #4]	; (4530 <placeTimer+0x58>)
    452a:	6018      	str	r0, [r3, #0]
	}
}
    452c:	bd30      	pop	{r4, r5, pc}
    452e:	46c0      	nop			; (mov r8, r8)
    4530:	20000da8 	.word	0x20000da8

00004534 <SYS_HwExpiry_Cb>:

/*****************************************************************************
*****************************************************************************/
void SYS_HwExpiry_Cb(void)
{
    4534:	b508      	push	{r3, lr}
	SysTimerIrqCount++;
    4536:	4b04      	ldr	r3, [pc, #16]	; (4548 <SYS_HwExpiry_Cb+0x14>)
    4538:	781a      	ldrb	r2, [r3, #0]
    453a:	3201      	adds	r2, #1
    453c:	b2d2      	uxtb	r2, r2
    453e:	701a      	strb	r2, [r3, #0]
	common_tc_delay(SYS_TIMER_INTERVAL * MS);
    4540:	4802      	ldr	r0, [pc, #8]	; (454c <SYS_HwExpiry_Cb+0x18>)
    4542:	4b03      	ldr	r3, [pc, #12]	; (4550 <SYS_HwExpiry_Cb+0x1c>)
    4544:	4798      	blx	r3
}
    4546:	bd08      	pop	{r3, pc}
    4548:	20000edc 	.word	0x20000edc
    454c:	00002710 	.word	0x00002710
    4550:	0000551d 	.word	0x0000551d

00004554 <SYS_TimerInit>:
/*- Implementations --------------------------------------------------------*/

/*************************************************************************//**
*****************************************************************************/
void SYS_TimerInit(void)
{
    4554:	b510      	push	{r4, lr}
	SysTimerIrqCount = 0;
    4556:	2400      	movs	r4, #0
    4558:	4b06      	ldr	r3, [pc, #24]	; (4574 <SYS_TimerInit+0x20>)
    455a:	701c      	strb	r4, [r3, #0]
	set_common_tc_expiry_callback(SYS_HwExpiry_Cb);
    455c:	4806      	ldr	r0, [pc, #24]	; (4578 <SYS_TimerInit+0x24>)
    455e:	4b07      	ldr	r3, [pc, #28]	; (457c <SYS_TimerInit+0x28>)
    4560:	4798      	blx	r3
	common_tc_init();
    4562:	4b07      	ldr	r3, [pc, #28]	; (4580 <SYS_TimerInit+0x2c>)
    4564:	4798      	blx	r3
	common_tc_delay(SYS_TIMER_INTERVAL * MS);
    4566:	4807      	ldr	r0, [pc, #28]	; (4584 <SYS_TimerInit+0x30>)
    4568:	4b07      	ldr	r3, [pc, #28]	; (4588 <SYS_TimerInit+0x34>)
    456a:	4798      	blx	r3
	timers = NULL;
    456c:	4b07      	ldr	r3, [pc, #28]	; (458c <SYS_TimerInit+0x38>)
    456e:	601c      	str	r4, [r3, #0]
}
    4570:	bd10      	pop	{r4, pc}
    4572:	46c0      	nop			; (mov r8, r8)
    4574:	20000edc 	.word	0x20000edc
    4578:	00004535 	.word	0x00004535
    457c:	0000560d 	.word	0x0000560d
    4580:	00005589 	.word	0x00005589
    4584:	00002710 	.word	0x00002710
    4588:	0000551d 	.word	0x0000551d
    458c:	20000da8 	.word	0x20000da8

00004590 <SYS_TimerStop>:
*****************************************************************************/
void SYS_TimerStop(SYS_Timer_t *timer)
{
	SYS_Timer_t *prev = NULL;

	for (SYS_Timer_t *t = timers; t; t = t->next) {
    4590:	4b10      	ldr	r3, [pc, #64]	; (45d4 <SYS_TimerStop+0x44>)
    4592:	681a      	ldr	r2, [r3, #0]
    4594:	2a00      	cmp	r2, #0
    4596:	d01b      	beq.n	45d0 <SYS_TimerStop+0x40>
		if (t == timer) {
    4598:	4282      	cmp	r2, r0
    459a:	d116      	bne.n	45ca <SYS_TimerStop+0x3a>
    459c:	e009      	b.n	45b2 <SYS_TimerStop+0x22>
    459e:	4298      	cmp	r0, r3
    45a0:	d001      	beq.n	45a6 <SYS_TimerStop+0x16>
*****************************************************************************/
void SYS_TimerStop(SYS_Timer_t *timer)
{
	SYS_Timer_t *prev = NULL;

	for (SYS_Timer_t *t = timers; t; t = t->next) {
    45a2:	1c1a      	adds	r2, r3, #0
    45a4:	e011      	b.n	45ca <SYS_TimerStop+0x3a>
		if (t == timer) {
			if (prev) {
    45a6:	2a00      	cmp	r2, #0
    45a8:	d002      	beq.n	45b0 <SYS_TimerStop+0x20>
				prev->next = t->next;
    45aa:	6819      	ldr	r1, [r3, #0]
    45ac:	6011      	str	r1, [r2, #0]
    45ae:	e004      	b.n	45ba <SYS_TimerStop+0x2a>
*****************************************************************************/
void SYS_TimerStop(SYS_Timer_t *timer)
{
	SYS_Timer_t *prev = NULL;

	for (SYS_Timer_t *t = timers; t; t = t->next) {
    45b0:	1c1a      	adds	r2, r3, #0
		if (t == timer) {
			if (prev) {
				prev->next = t->next;
			} else {
				timers = t->next;
    45b2:	4b08      	ldr	r3, [pc, #32]	; (45d4 <SYS_TimerStop+0x44>)
    45b4:	6811      	ldr	r1, [r2, #0]
    45b6:	6019      	str	r1, [r3, #0]
    45b8:	1c13      	adds	r3, r2, #0
			}

			if (t->next) {
    45ba:	681b      	ldr	r3, [r3, #0]
    45bc:	2b00      	cmp	r3, #0
    45be:	d007      	beq.n	45d0 <SYS_TimerStop+0x40>
				t->next->timeout += timer->timeout;
    45c0:	6842      	ldr	r2, [r0, #4]
    45c2:	6859      	ldr	r1, [r3, #4]
    45c4:	188a      	adds	r2, r1, r2
    45c6:	605a      	str	r2, [r3, #4]
    45c8:	e002      	b.n	45d0 <SYS_TimerStop+0x40>
*****************************************************************************/
void SYS_TimerStop(SYS_Timer_t *timer)
{
	SYS_Timer_t *prev = NULL;

	for (SYS_Timer_t *t = timers; t; t = t->next) {
    45ca:	6813      	ldr	r3, [r2, #0]
    45cc:	2b00      	cmp	r3, #0
    45ce:	d1e6      	bne.n	459e <SYS_TimerStop+0xe>
			break;
		}

		prev = t;
	}
}
    45d0:	4770      	bx	lr
    45d2:	46c0      	nop			; (mov r8, r8)
    45d4:	20000da8 	.word	0x20000da8

000045d8 <SYS_TimerStarted>:

/*************************************************************************//**
*****************************************************************************/
bool SYS_TimerStarted(SYS_Timer_t *timer)
{
	for (SYS_Timer_t *t = timers; t; t = t->next) {
    45d8:	4b09      	ldr	r3, [pc, #36]	; (4600 <SYS_TimerStarted+0x28>)
    45da:	681b      	ldr	r3, [r3, #0]
    45dc:	2b00      	cmp	r3, #0
    45de:	d009      	beq.n	45f4 <SYS_TimerStarted+0x1c>
		if (t == timer) {
    45e0:	4283      	cmp	r3, r0
    45e2:	d102      	bne.n	45ea <SYS_TimerStarted+0x12>
    45e4:	e008      	b.n	45f8 <SYS_TimerStarted+0x20>
    45e6:	4298      	cmp	r0, r3
    45e8:	d008      	beq.n	45fc <SYS_TimerStarted+0x24>

/*************************************************************************//**
*****************************************************************************/
bool SYS_TimerStarted(SYS_Timer_t *timer)
{
	for (SYS_Timer_t *t = timers; t; t = t->next) {
    45ea:	681b      	ldr	r3, [r3, #0]
    45ec:	2b00      	cmp	r3, #0
    45ee:	d1fa      	bne.n	45e6 <SYS_TimerStarted+0xe>
		if (t == timer) {
			return true;
		}
	}
	return false;
    45f0:	2000      	movs	r0, #0
    45f2:	e004      	b.n	45fe <SYS_TimerStarted+0x26>
    45f4:	2000      	movs	r0, #0
    45f6:	e002      	b.n	45fe <SYS_TimerStarted+0x26>
*****************************************************************************/
bool SYS_TimerStarted(SYS_Timer_t *timer)
{
	for (SYS_Timer_t *t = timers; t; t = t->next) {
		if (t == timer) {
			return true;
    45f8:	2001      	movs	r0, #1
    45fa:	e000      	b.n	45fe <SYS_TimerStarted+0x26>
    45fc:	2001      	movs	r0, #1
		}
	}
	return false;
}
    45fe:	4770      	bx	lr
    4600:	20000da8 	.word	0x20000da8

00004604 <SYS_TimerStart>:
}

/*************************************************************************//**
*****************************************************************************/
void SYS_TimerStart(SYS_Timer_t *timer)
{
    4604:	b510      	push	{r4, lr}
    4606:	1c04      	adds	r4, r0, #0
	if (!SYS_TimerStarted(timer)) {
    4608:	4b03      	ldr	r3, [pc, #12]	; (4618 <SYS_TimerStart+0x14>)
    460a:	4798      	blx	r3
    460c:	2800      	cmp	r0, #0
    460e:	d102      	bne.n	4616 <SYS_TimerStart+0x12>
		placeTimer(timer);
    4610:	1c20      	adds	r0, r4, #0
    4612:	4b02      	ldr	r3, [pc, #8]	; (461c <SYS_TimerStart+0x18>)
    4614:	4798      	blx	r3
	}
}
    4616:	bd10      	pop	{r4, pc}
    4618:	000045d9 	.word	0x000045d9
    461c:	000044d9 	.word	0x000044d9

00004620 <SYS_TimerTaskHandler>:
}

/*************************************************************************//**
*****************************************************************************/
void SYS_TimerTaskHandler(void)
{
    4620:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint32_t elapsed;
	uint8_t cnt;
	irqflags_t flags;

	if (0 == SysTimerIrqCount) {
    4622:	4b1a      	ldr	r3, [pc, #104]	; (468c <SYS_TimerTaskHandler+0x6c>)
    4624:	781b      	ldrb	r3, [r3, #0]
    4626:	2b00      	cmp	r3, #0
    4628:	d02f      	beq.n	468a <SYS_TimerTaskHandler+0x6a>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    462a:	f3ef 8010 	mrs	r0, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
    462e:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
    4630:	f3bf 8f5f 	dmb	sy
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
    4634:	2100      	movs	r1, #0
    4636:	4b16      	ldr	r3, [pc, #88]	; (4690 <SYS_TimerTaskHandler+0x70>)
    4638:	7019      	strb	r1, [r3, #0]
		return;
	}

	/* Enter a critical section */
	flags = cpu_irq_save();
	cnt = SysTimerIrqCount;
    463a:	4a14      	ldr	r2, [pc, #80]	; (468c <SYS_TimerTaskHandler+0x6c>)
    463c:	7813      	ldrb	r3, [r2, #0]
    463e:	b2db      	uxtb	r3, r3
	SysTimerIrqCount = 0;
    4640:	7011      	strb	r1, [r2, #0]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    4642:	2800      	cmp	r0, #0
    4644:	d105      	bne.n	4652 <SYS_TimerTaskHandler+0x32>
		cpu_irq_enable();
    4646:	2101      	movs	r1, #1
    4648:	4a11      	ldr	r2, [pc, #68]	; (4690 <SYS_TimerTaskHandler+0x70>)
    464a:	7011      	strb	r1, [r2, #0]
    464c:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
    4650:	b662      	cpsie	i
	/* Leave the critical section */
	cpu_irq_restore(flags);

	elapsed = cnt * SYS_TIMER_INTERVAL;
    4652:	009d      	lsls	r5, r3, #2
    4654:	18ed      	adds	r5, r5, r3
    4656:	006d      	lsls	r5, r5, #1

	while (timers && (timers->timeout <= elapsed)) {
    4658:	4e0e      	ldr	r6, [pc, #56]	; (4694 <SYS_TimerTaskHandler+0x74>)
		SYS_Timer_t *timer = timers;

		elapsed -= timers->timeout;
		timers = timers->next;
    465a:	1c37      	adds	r7, r6, #0
	/* Leave the critical section */
	cpu_irq_restore(flags);

	elapsed = cnt * SYS_TIMER_INTERVAL;

	while (timers && (timers->timeout <= elapsed)) {
    465c:	e00d      	b.n	467a <SYS_TimerTaskHandler+0x5a>
		SYS_Timer_t *timer = timers;

		elapsed -= timers->timeout;
    465e:	1aed      	subs	r5, r5, r3
		timers = timers->next;
    4660:	6823      	ldr	r3, [r4, #0]
    4662:	603b      	str	r3, [r7, #0]
		if (SYS_TIMER_PERIODIC_MODE == timer->mode) {
    4664:	7b23      	ldrb	r3, [r4, #12]
    4666:	2b01      	cmp	r3, #1
    4668:	d102      	bne.n	4670 <SYS_TimerTaskHandler+0x50>
			placeTimer(timer);
    466a:	1c20      	adds	r0, r4, #0
    466c:	4b0a      	ldr	r3, [pc, #40]	; (4698 <SYS_TimerTaskHandler+0x78>)
    466e:	4798      	blx	r3
		}
		if(timer->handler)
    4670:	6923      	ldr	r3, [r4, #16]
    4672:	2b00      	cmp	r3, #0
    4674:	d001      	beq.n	467a <SYS_TimerTaskHandler+0x5a>
		{
			timer->handler(timer);
    4676:	1c20      	adds	r0, r4, #0
    4678:	4798      	blx	r3
	/* Leave the critical section */
	cpu_irq_restore(flags);

	elapsed = cnt * SYS_TIMER_INTERVAL;

	while (timers && (timers->timeout <= elapsed)) {
    467a:	6834      	ldr	r4, [r6, #0]
    467c:	2c00      	cmp	r4, #0
    467e:	d004      	beq.n	468a <SYS_TimerTaskHandler+0x6a>
    4680:	6863      	ldr	r3, [r4, #4]
    4682:	429d      	cmp	r5, r3
    4684:	d2eb      	bcs.n	465e <SYS_TimerTaskHandler+0x3e>
		}
		
	}

	if (timers) {
		timers->timeout -= elapsed;
    4686:	1b5d      	subs	r5, r3, r5
    4688:	6065      	str	r5, [r4, #4]
	}
}
    468a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    468c:	20000edc 	.word	0x20000edc
    4690:	20000008 	.word	0x20000008
    4694:	20000da8 	.word	0x20000da8
    4698:	000044d9 	.word	0x000044d9

0000469c <tc_cca_callback>:
}

/*! \brief  hw timer compare callback
 */
static void tc_cca_callback(struct tc_module *const module_instance)
{
    469c:	b508      	push	{r3, lr}
	tmr_cca_callback();
    469e:	4b01      	ldr	r3, [pc, #4]	; (46a4 <tc_cca_callback+0x8>)
    46a0:	4798      	blx	r3
}
    46a2:	bd08      	pop	{r3, pc}
    46a4:	000055f1 	.word	0x000055f1

000046a8 <tc_ovf_callback>:
{
	cpu_irq_restore((uint32_t)flags);
}

static void tc_ovf_callback(struct tc_module *const module_instance)
{
    46a8:	b508      	push	{r3, lr}
	tmr_ovf_callback();
    46aa:	4b01      	ldr	r3, [pc, #4]	; (46b0 <tc_ovf_callback+0x8>)
    46ac:	4798      	blx	r3
}
    46ae:	bd08      	pop	{r3, pc}
    46b0:	000055a9 	.word	0x000055a9

000046b4 <tmr_read_count>:
#endif

/*! \brief  read the actual timer count from register
 */
uint16_t tmr_read_count(void)
{
    46b4:	b508      	push	{r3, lr}
	return ((uint16_t)tc_get_count_value(&module_inst));
    46b6:	4802      	ldr	r0, [pc, #8]	; (46c0 <tmr_read_count+0xc>)
    46b8:	4b02      	ldr	r3, [pc, #8]	; (46c4 <tmr_read_count+0x10>)
    46ba:	4798      	blx	r3
    46bc:	b280      	uxth	r0, r0
}
    46be:	bd08      	pop	{r3, pc}
    46c0:	20000f14 	.word	0x20000f14
    46c4:	00001f9d 	.word	0x00001f9d

000046c8 <tmr_disable_cc_interrupt>:
	/* Sanity check arguments */
	Assert(module);

	/* Disable callback */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
		module->hw->COUNT8.INTENCLR.reg = TC_INTFLAG_MC(1);
    46c8:	4b03      	ldr	r3, [pc, #12]	; (46d8 <tmr_disable_cc_interrupt+0x10>)
    46ca:	2210      	movs	r2, #16
    46cc:	6819      	ldr	r1, [r3, #0]
    46ce:	730a      	strb	r2, [r1, #12]
		module->enable_callback_mask &= ~TC_INTFLAG_MC(1);
    46d0:	7e59      	ldrb	r1, [r3, #25]
    46d2:	4391      	bics	r1, r2
    46d4:	7659      	strb	r1, [r3, #25]
/*! \brief  to disable compare interrupt
 */
void tmr_disable_cc_interrupt(void)
{
	tc_disable_callback(&module_inst, TC_CALLBACK_CC_CHANNEL0);
}
    46d6:	4770      	bx	lr
    46d8:	20000f14 	.word	0x20000f14

000046dc <tmr_enable_cc_interrupt>:

/*! \brief  to enable compare interrupt
 */
void tmr_enable_cc_interrupt(void)
{
    46dc:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);


	/* Enable interrupts for this TC module */
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    46de:	4c0a      	ldr	r4, [pc, #40]	; (4708 <tmr_enable_cc_interrupt+0x2c>)
    46e0:	6820      	ldr	r0, [r4, #0]
    46e2:	4b0a      	ldr	r3, [pc, #40]	; (470c <tmr_enable_cc_interrupt+0x30>)
    46e4:	4798      	blx	r3
#else
			MRECURSION(TC_INST_NUM, _TC_INTERRUPT_VECT_NUM, TC_INST_MAX_ID)
#endif
		};

	return (enum system_interrupt_vector)tc_interrupt_vectors[inst_num];
    46e6:	4b0a      	ldr	r3, [pc, #40]	; (4710 <tmr_enable_cc_interrupt+0x34>)
    46e8:	5c1b      	ldrb	r3, [r3, r0]
    46ea:	221f      	movs	r2, #31
    46ec:	401a      	ands	r2, r3
    46ee:	2301      	movs	r3, #1
    46f0:	4093      	lsls	r3, r2
    46f2:	1c1a      	adds	r2, r3, #0
    46f4:	4b07      	ldr	r3, [pc, #28]	; (4714 <tmr_enable_cc_interrupt+0x38>)
    46f6:	601a      	str	r2, [r3, #0]
	/* Enable interrupts for this TC module */
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));

	/* Enable callback */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
		module->enable_callback_mask |= TC_INTFLAG_MC(1);
    46f8:	7e62      	ldrb	r2, [r4, #25]
    46fa:	2310      	movs	r3, #16
    46fc:	4313      	orrs	r3, r2
    46fe:	7663      	strb	r3, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(1);
    4700:	6823      	ldr	r3, [r4, #0]
    4702:	2210      	movs	r2, #16
    4704:	735a      	strb	r2, [r3, #13]
	tc_enable_callback(&module_inst, TC_CALLBACK_CC_CHANNEL0);
}
    4706:	bd10      	pop	{r4, pc}
    4708:	20000f14 	.word	0x20000f14
    470c:	00001cf1 	.word	0x00001cf1
    4710:	00005fe0 	.word	0x00005fe0
    4714:	e000e100 	.word	0xe000e100

00004718 <tmr_write_cmpreg>:
}

/*! \brief  to load compare value in channel compare register
 */
void tmr_write_cmpreg(uint16_t compare_value)
{
    4718:	b508      	push	{r3, lr}
    471a:	1c02      	adds	r2, r0, #0
	tc_set_compare_value(&module_inst, TC_COMPARE_CAPTURE_CHANNEL_0,
    471c:	4802      	ldr	r0, [pc, #8]	; (4728 <tmr_write_cmpreg+0x10>)
    471e:	2100      	movs	r1, #0
    4720:	4b02      	ldr	r3, [pc, #8]	; (472c <tmr_write_cmpreg+0x14>)
    4722:	4798      	blx	r3
			(uint32_t)compare_value);
}
    4724:	bd08      	pop	{r3, pc}
    4726:	46c0      	nop			; (mov r8, r8)
    4728:	20000f14 	.word	0x20000f14
    472c:	00001fcd 	.word	0x00001fcd

00004730 <tmr_init>:
}

/*! \brief  to initialize hw timer
 */
uint8_t tmr_init(void)
{
    4730:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4732:	464f      	mov	r7, r9
    4734:	4646      	mov	r6, r8
    4736:	b4c0      	push	{r6, r7}
{
	/* Sanity check arguments */
	Assert(config);

	/* Write default config to config struct */
	config->clock_source               = GCLK_GENERATOR_0;
    4738:	4a2d      	ldr	r2, [pc, #180]	; (47f0 <tmr_init+0xc0>)
    473a:	2300      	movs	r3, #0
    473c:	7013      	strb	r3, [r2, #0]
	config->counter_size               = TC_COUNTER_SIZE_16BIT;
    473e:	7093      	strb	r3, [r2, #2]
	config->clock_prescaler            = TC_CLOCK_PRESCALER_DIV1;
    4740:	2100      	movs	r1, #0
    4742:	8093      	strh	r3, [r2, #4]
	config->wave_generation            = TC_WAVE_GENERATION_NORMAL_FREQ;
    4744:	7191      	strb	r1, [r2, #6]
	config->reload_action              = TC_RELOAD_ACTION_GCLK;
    4746:	8113      	strh	r3, [r2, #8]
	config->run_in_standby             = false;
    4748:	7051      	strb	r1, [r2, #1]
#if (SAML21)
	config->on_demand                  = false;
#endif
	config->waveform_invert_output     = TC_WAVEFORM_INVERT_OUTPUT_NONE;
    474a:	7291      	strb	r1, [r2, #10]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
    474c:	72d1      	strb	r1, [r2, #11]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
    474e:	7311      	strb	r1, [r2, #12]
#ifdef 	FEATURE_TC_IO_CAPTURE
	config->enable_capture_on_IO[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
	config->enable_capture_on_IO[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
#endif

	config->count_direction            = TC_COUNT_DIRECTION_UP;
    4750:	7391      	strb	r1, [r2, #14]
	config->oneshot                    = false;
    4752:	7351      	strb	r1, [r2, #13]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].enabled = false;
    4754:	7411      	strb	r1, [r2, #16]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_out = 0;
    4756:	6153      	str	r3, [r2, #20]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_mux = 0;
    4758:	6193      	str	r3, [r2, #24]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].enabled = false;
    475a:	7711      	strb	r1, [r2, #28]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_out = 0;
    475c:	6213      	str	r3, [r2, #32]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_mux = 0;
    475e:	6253      	str	r3, [r2, #36]	; 0x24

	config->counter_16_bit.value                   = 0x0000;
    4760:	8513      	strh	r3, [r2, #40]	; 0x28
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_0]                        = 0x0000;
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_1]                        = 0x0000;
    4762:	8593      	strh	r3, [r2, #44]	; 0x2c
		timer_config.clock_prescaler = TC_CLOCK_PRESCALER_DIV2;
		timer_config.run_in_standby = true;
	}

	#endif
	timer_config.counter_16_bit.compare_capture_channel[0] = TIMER_PERIOD;
    4764:	2301      	movs	r3, #1
    4766:	425b      	negs	r3, r3
    4768:	8553      	strh	r3, [r2, #42]	; 0x2a
	tc_init(&module_inst, TIMER, &timer_config);
    476a:	4c22      	ldr	r4, [pc, #136]	; (47f4 <tmr_init+0xc4>)
    476c:	1c20      	adds	r0, r4, #0
    476e:	4922      	ldr	r1, [pc, #136]	; (47f8 <tmr_init+0xc8>)
    4770:	4b22      	ldr	r3, [pc, #136]	; (47fc <tmr_init+0xcc>)
    4772:	4798      	blx	r3
	tc_register_callback(&module_inst, tc_ovf_callback,
    4774:	1c20      	adds	r0, r4, #0
    4776:	4922      	ldr	r1, [pc, #136]	; (4800 <tmr_init+0xd0>)
    4778:	2200      	movs	r2, #0
    477a:	4d22      	ldr	r5, [pc, #136]	; (4804 <tmr_init+0xd4>)
    477c:	47a8      	blx	r5
			TC_CALLBACK_OVERFLOW);
	tc_register_callback(&module_inst, tc_cca_callback,
    477e:	1c20      	adds	r0, r4, #0
    4780:	4921      	ldr	r1, [pc, #132]	; (4808 <tmr_init+0xd8>)
    4782:	2202      	movs	r2, #2
    4784:	47a8      	blx	r5
	/* Sanity check arguments */
	Assert(module);


	/* Enable interrupts for this TC module */
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    4786:	6820      	ldr	r0, [r4, #0]
    4788:	4a20      	ldr	r2, [pc, #128]	; (480c <tmr_init+0xdc>)
    478a:	4691      	mov	r9, r2
    478c:	4790      	blx	r2
#else
			MRECURSION(TC_INST_NUM, _TC_INTERRUPT_VECT_NUM, TC_INST_MAX_ID)
#endif
		};

	return (enum system_interrupt_vector)tc_interrupt_vectors[inst_num];
    478e:	4b20      	ldr	r3, [pc, #128]	; (4810 <tmr_init+0xe0>)
    4790:	4698      	mov	r8, r3
    4792:	5c1b      	ldrb	r3, [r3, r0]
    4794:	271f      	movs	r7, #31
    4796:	403b      	ands	r3, r7
    4798:	2501      	movs	r5, #1
    479a:	1c2a      	adds	r2, r5, #0
    479c:	409a      	lsls	r2, r3
    479e:	4e1d      	ldr	r6, [pc, #116]	; (4814 <tmr_init+0xe4>)
    47a0:	6032      	str	r2, [r6, #0]
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
		module->enable_callback_mask |= TC_INTFLAG_MC(2);
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(2);
	}
	else {
		module->enable_callback_mask |= (1 << callback_type);
    47a2:	7e62      	ldrb	r2, [r4, #25]
    47a4:	2301      	movs	r3, #1
    47a6:	4313      	orrs	r3, r2
    47a8:	7663      	strb	r3, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = (1 << callback_type);
    47aa:	6820      	ldr	r0, [r4, #0]
    47ac:	7345      	strb	r5, [r0, #13]
	/* Sanity check arguments */
	Assert(module);


	/* Enable interrupts for this TC module */
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    47ae:	47c8      	blx	r9
    47b0:	4642      	mov	r2, r8
    47b2:	5c13      	ldrb	r3, [r2, r0]
    47b4:	401f      	ands	r7, r3
    47b6:	40bd      	lsls	r5, r7
    47b8:	6035      	str	r5, [r6, #0]

	/* Enable callback */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
		module->enable_callback_mask |= TC_INTFLAG_MC(1);
    47ba:	7e62      	ldrb	r2, [r4, #25]
    47bc:	2310      	movs	r3, #16
    47be:	4313      	orrs	r3, r2
    47c0:	7663      	strb	r3, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(1);
    47c2:	6822      	ldr	r2, [r4, #0]
    47c4:	2310      	movs	r3, #16
    47c6:	7353      	strb	r3, [r2, #13]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    47c8:	217f      	movs	r1, #127	; 0x7f
    47ca:	7bd3      	ldrb	r3, [r2, #15]
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

	while (tc_is_syncing(module_inst)) {
    47cc:	438b      	bics	r3, r1
    47ce:	d1fc      	bne.n	47ca <tmr_init+0x9a>
		/* Wait for sync */
	}

	/* Enable TC module */
	tc_module->CTRLA.reg |= TC_CTRLA_ENABLE;
    47d0:	8811      	ldrh	r1, [r2, #0]
    47d2:	2302      	movs	r3, #2
    47d4:	430b      	orrs	r3, r1
    47d6:	8013      	strh	r3, [r2, #0]
	} else {
		timer_multiplier = system_gclk_gen_get_hz(0) / DEF_1MHZ;
	}

    #else
	timer_multiplier = system_gclk_gen_get_hz(0) / DEF_1MHZ;
    47d8:	2000      	movs	r0, #0
    47da:	4b0f      	ldr	r3, [pc, #60]	; (4818 <tmr_init+0xe8>)
    47dc:	4798      	blx	r3
    47de:	490f      	ldr	r1, [pc, #60]	; (481c <tmr_init+0xec>)
    47e0:	4b0f      	ldr	r3, [pc, #60]	; (4820 <tmr_init+0xf0>)
    47e2:	4798      	blx	r3
	#endif
	return timer_multiplier;
    47e4:	b2c0      	uxtb	r0, r0
}
    47e6:	bc0c      	pop	{r2, r3}
    47e8:	4690      	mov	r8, r2
    47ea:	4699      	mov	r9, r3
    47ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    47ee:	46c0      	nop			; (mov r8, r8)
    47f0:	20000ee0 	.word	0x20000ee0
    47f4:	20000f14 	.word	0x20000f14
    47f8:	42002c00 	.word	0x42002c00
    47fc:	00001d29 	.word	0x00001d29
    4800:	000046a9 	.word	0x000046a9
    4804:	00001c31 	.word	0x00001c31
    4808:	0000469d 	.word	0x0000469d
    480c:	00001cf1 	.word	0x00001cf1
    4810:	00005fe0 	.word	0x00005fe0
    4814:	e000e100 	.word	0xe000e100
    4818:	000019e9 	.word	0x000019e9
    481c:	000f4240 	.word	0x000f4240
    4820:	00005619 	.word	0x00005619

00004824 <sal_init>:
 *
 * This functions initializes the SAL.
 */
void sal_init(void)
{
}
    4824:	4770      	bx	lr
    4826:	46c0      	nop			; (mov r8, r8)

00004828 <sal_aes_wrrd>:
 * @param[in]  idata  AES block to be en/decrypted
 * @param[out] odata  Result of previous operation
 *                    (odata may be NULL or equal to idata)
 */
void sal_aes_wrrd(uint8_t *idata, uint8_t *odata)
{
    4828:	b538      	push	{r3, r4, r5, lr}
    482a:	1c03      	adds	r3, r0, #0
    482c:	1c0d      	adds	r5, r1, #0
	 * Write data and start the operation.
	 * AES_MODE in aes_buf[0] and aes_buf[AES_BLOCKSIZE+1] as well as
	 * AES_REQUEST in aes_buf[AES_BLOCKSIZE+1]
	 * were set before in sal_aes_setup()
	 */
	memcpy(aes_buf + 1, idata, AES_BLOCKSIZE);
    482e:	4c14      	ldr	r4, [pc, #80]	; (4880 <sal_aes_wrrd+0x58>)
    4830:	1c60      	adds	r0, r4, #1
    4832:	1c19      	adds	r1, r3, #0
    4834:	2210      	movs	r2, #16
    4836:	4b13      	ldr	r3, [pc, #76]	; (4884 <sal_aes_wrrd+0x5c>)
    4838:	4798      	blx	r3

	/* trx_aes_wrrd() overwrites aes_buf, the last byte must be saved.
	**/
	save_cmd = aes_buf[AES_BLOCKSIZE + 1];
    483a:	7c64      	ldrb	r4, [r4, #17]

	if (setup_flag) {
    483c:	4b12      	ldr	r3, [pc, #72]	; (4888 <sal_aes_wrrd+0x60>)
    483e:	781b      	ldrb	r3, [r3, #0]
    4840:	2b00      	cmp	r3, #0
    4842:	d008      	beq.n	4856 <sal_aes_wrrd+0x2e>
		trx_aes_wrrd((AES_BASE_ADDR + RG_AES_CTRL), aes_buf,
    4844:	2083      	movs	r0, #131	; 0x83
    4846:	490e      	ldr	r1, [pc, #56]	; (4880 <sal_aes_wrrd+0x58>)
    4848:	2212      	movs	r2, #18
    484a:	4b10      	ldr	r3, [pc, #64]	; (488c <sal_aes_wrrd+0x64>)
    484c:	4798      	blx	r3
				AES_BLOCKSIZE + 2);

		setup_flag = false;
    484e:	2200      	movs	r2, #0
    4850:	4b0d      	ldr	r3, [pc, #52]	; (4888 <sal_aes_wrrd+0x60>)
    4852:	701a      	strb	r2, [r3, #0]
    4854:	e005      	b.n	4862 <sal_aes_wrrd+0x3a>
	} else {
		trx_aes_wrrd((AES_BASE_ADDR + RG_AES_STATE_KEY_0),
    4856:	2084      	movs	r0, #132	; 0x84
    4858:	4909      	ldr	r1, [pc, #36]	; (4880 <sal_aes_wrrd+0x58>)
    485a:	3101      	adds	r1, #1
    485c:	2211      	movs	r2, #17
    485e:	4b0b      	ldr	r3, [pc, #44]	; (488c <sal_aes_wrrd+0x64>)
    4860:	4798      	blx	r3
				aes_buf + 1, AES_BLOCKSIZE + 1);
	}

	/* Restore the result. */
	if (odata != NULL) {
    4862:	2d00      	cmp	r5, #0
    4864:	d005      	beq.n	4872 <sal_aes_wrrd+0x4a>
		memcpy(odata, aes_buf + 1, AES_BLOCKSIZE);
    4866:	1c28      	adds	r0, r5, #0
    4868:	4905      	ldr	r1, [pc, #20]	; (4880 <sal_aes_wrrd+0x58>)
    486a:	3101      	adds	r1, #1
    486c:	2210      	movs	r2, #16
    486e:	4b05      	ldr	r3, [pc, #20]	; (4884 <sal_aes_wrrd+0x5c>)
    4870:	4798      	blx	r3
	}

	aes_buf[AES_BLOCKSIZE + 1] = save_cmd;
    4872:	4b03      	ldr	r3, [pc, #12]	; (4880 <sal_aes_wrrd+0x58>)
    4874:	745c      	strb	r4, [r3, #17]

	/* Wait for the operation to finish for 24 us. */
	delay_us(24);
    4876:	2018      	movs	r0, #24
    4878:	4b05      	ldr	r3, [pc, #20]	; (4890 <sal_aes_wrrd+0x68>)
    487a:	4798      	blx	r3
}
    487c:	bd38      	pop	{r3, r4, r5, pc}
    487e:	46c0      	nop			; (mov r8, r8)
    4880:	20000dd0 	.word	0x20000dd0
    4884:	00005749 	.word	0x00005749
    4888:	20000de4 	.word	0x20000de4
    488c:	000052a9 	.word	0x000052a9
    4890:	0000014d 	.word	0x0000014d

00004894 <sal_aes_setup>:
 * @return  False if some parameter was illegal, true else
 */
bool sal_aes_setup(uint8_t *key,
		uint8_t enc_mode,
		uint8_t dir)
{
    4894:	b5f0      	push	{r4, r5, r6, r7, lr}
    4896:	4647      	mov	r7, r8
    4898:	b480      	push	{r7}
    489a:	b084      	sub	sp, #16
    489c:	1c05      	adds	r5, r0, #0
    489e:	1c0f      	adds	r7, r1, #0
    48a0:	1c14      	adds	r4, r2, #0
	if (key != NULL) {
    48a2:	2800      	cmp	r0, #0
    48a4:	d017      	beq.n	48d6 <sal_aes_setup+0x42>
		/* Setup key. */
		dec_initialized = false;
    48a6:	2200      	movs	r2, #0
    48a8:	4b3e      	ldr	r3, [pc, #248]	; (49a4 <sal_aes_setup+0x110>)
    48aa:	701a      	strb	r2, [r3, #0]

		last_dir = AES_DIR_VOID;
    48ac:	2202      	movs	r2, #2
    48ae:	4b3e      	ldr	r3, [pc, #248]	; (49a8 <sal_aes_setup+0x114>)
    48b0:	701a      	strb	r2, [r3, #0]

		/* Save key for later use after decryption or sleep. */
		memcpy(enc_key, key, AES_KEYSIZE);
    48b2:	483e      	ldr	r0, [pc, #248]	; (49ac <sal_aes_setup+0x118>)
    48b4:	1c29      	adds	r1, r5, #0
    48b6:	2210      	movs	r2, #16
    48b8:	4b3d      	ldr	r3, [pc, #244]	; (49b0 <sal_aes_setup+0x11c>)
    48ba:	4698      	mov	r8, r3
    48bc:	4798      	blx	r3

		/* Set subregister AES_MODE (Bits 4:6 in AES_CON) to 1: KEY
		 * SETUP. */
		aes_buf[0] = SR_MASK(SR_AES_MODE, AES_MODE_KEY);
    48be:	4e3d      	ldr	r6, [pc, #244]	; (49b4 <sal_aes_setup+0x120>)
    48c0:	2310      	movs	r3, #16
    48c2:	7033      	strb	r3, [r6, #0]

		/* Fill in key. */
		memcpy(aes_buf + 1, key, AES_KEYSIZE);
    48c4:	1c70      	adds	r0, r6, #1
    48c6:	1c29      	adds	r1, r5, #0
    48c8:	2210      	movs	r2, #16
    48ca:	47c0      	blx	r8

		/* Write to SRAM in one step. */
		trx_sram_write((AES_BASE_ADDR + RG_AES_CTRL), aes_buf,
    48cc:	2083      	movs	r0, #131	; 0x83
    48ce:	1c31      	adds	r1, r6, #0
    48d0:	2211      	movs	r2, #17
    48d2:	4b39      	ldr	r3, [pc, #228]	; (49b8 <sal_aes_setup+0x124>)
    48d4:	4798      	blx	r3
				AES_BLOCKSIZE + 1);
	}

	/* Set encryption direction. */
	switch (dir) {
    48d6:	2c00      	cmp	r4, #0
    48d8:	d002      	beq.n	48e0 <sal_aes_setup+0x4c>
    48da:	2c01      	cmp	r4, #1
    48dc:	d012      	beq.n	4904 <sal_aes_setup+0x70>
    48de:	e05a      	b.n	4996 <sal_aes_setup+0x102>
	case AES_DIR_ENCRYPT:
		if (last_dir == AES_DIR_DECRYPT) {
    48e0:	4b31      	ldr	r3, [pc, #196]	; (49a8 <sal_aes_setup+0x114>)
    48e2:	781b      	ldrb	r3, [r3, #0]
    48e4:	2b01      	cmp	r3, #1
    48e6:	d13d      	bne.n	4964 <sal_aes_setup+0xd0>
			/*
			 * If the last operation was decryption, the encryption
			 * key must be stored in enc_key, so re-initialize it.
			 */
			aes_buf[0] = SR_MASK(SR_AES_MODE, AES_MODE_KEY);
    48e8:	4d32      	ldr	r5, [pc, #200]	; (49b4 <sal_aes_setup+0x120>)
    48ea:	2310      	movs	r3, #16
    48ec:	702b      	strb	r3, [r5, #0]

			/* Fill in key. */
			memcpy(aes_buf + 1, enc_key, AES_KEYSIZE);
    48ee:	1c68      	adds	r0, r5, #1
    48f0:	492e      	ldr	r1, [pc, #184]	; (49ac <sal_aes_setup+0x118>)
    48f2:	2210      	movs	r2, #16
    48f4:	4b2e      	ldr	r3, [pc, #184]	; (49b0 <sal_aes_setup+0x11c>)
    48f6:	4798      	blx	r3

			/* Write to SRAM in one step. */
			trx_sram_write((AES_BASE_ADDR + RG_AES_CTRL),
    48f8:	2083      	movs	r0, #131	; 0x83
    48fa:	1c29      	adds	r1, r5, #0
    48fc:	2211      	movs	r2, #17
    48fe:	4b2e      	ldr	r3, [pc, #184]	; (49b8 <sal_aes_setup+0x124>)
    4900:	4798      	blx	r3
    4902:	e02f      	b.n	4964 <sal_aes_setup+0xd0>
		}

		break;

	case AES_DIR_DECRYPT:
		if (last_dir != AES_DIR_DECRYPT) {
    4904:	4b28      	ldr	r3, [pc, #160]	; (49a8 <sal_aes_setup+0x114>)
    4906:	781b      	ldrb	r3, [r3, #0]
    4908:	2b01      	cmp	r3, #1
    490a:	d02b      	beq.n	4964 <sal_aes_setup+0xd0>
			aes_buf[0] = SR_MASK(SR_AES_MODE, AES_MODE_KEY);
    490c:	2210      	movs	r2, #16
    490e:	4b29      	ldr	r3, [pc, #164]	; (49b4 <sal_aes_setup+0x120>)
    4910:	701a      	strb	r2, [r3, #0]

			if (!dec_initialized) {
    4912:	4b24      	ldr	r3, [pc, #144]	; (49a4 <sal_aes_setup+0x110>)
    4914:	781b      	ldrb	r3, [r3, #0]
    4916:	2b00      	cmp	r3, #0
    4918:	d116      	bne.n	4948 <sal_aes_setup+0xb4>

				/* Compute decryption key and initialize unit
				 * with it. */

				/* Dummy ECB encryption. */
				aes_buf[0] = SR_MASK(SR_AES_MODE, AES_MODE_ECB);
    491a:	4d26      	ldr	r5, [pc, #152]	; (49b4 <sal_aes_setup+0x120>)
    491c:	702b      	strb	r3, [r5, #0]
				aes_buf[AES_BLOCKSIZE + 1] = SR_MASK(
    491e:	2380      	movs	r3, #128	; 0x80
    4920:	746b      	strb	r3, [r5, #17]
						SR_AES_MODE, AES_MODE_ECB) |
						SR_MASK(SR_AES_REQUEST,
						AES_REQUEST);

				setup_flag = true; /* Needed in sal_aes_wrrd().
    4922:	2201      	movs	r2, #1
    4924:	4b25      	ldr	r3, [pc, #148]	; (49bc <sal_aes_setup+0x128>)
    4926:	701a      	strb	r2, [r3, #0]
				                   **/
				sal_aes_wrrd(dummy, NULL);
    4928:	4668      	mov	r0, sp
    492a:	2100      	movs	r1, #0
    492c:	4b24      	ldr	r3, [pc, #144]	; (49c0 <sal_aes_setup+0x12c>)
    492e:	4798      	blx	r3

				/* Read last round key: */

				/* Set to key mode. */
				aes_buf[0] = SR_MASK(SR_AES_MODE, AES_MODE_KEY);
    4930:	2310      	movs	r3, #16
    4932:	702b      	strb	r3, [r5, #0]
				trx_sram_write(
    4934:	2083      	movs	r0, #131	; 0x83
    4936:	1c29      	adds	r1, r5, #0
    4938:	2201      	movs	r2, #1
    493a:	4b1f      	ldr	r3, [pc, #124]	; (49b8 <sal_aes_setup+0x124>)
    493c:	4798      	blx	r3
						(AES_BASE_ADDR + RG_AES_CTRL),
						aes_buf, 1);

				/* Read the key. */
				trx_sram_read((AES_BASE_ADDR +
    493e:	2084      	movs	r0, #132	; 0x84
    4940:	4920      	ldr	r1, [pc, #128]	; (49c4 <sal_aes_setup+0x130>)
    4942:	2210      	movs	r2, #16
    4944:	4b20      	ldr	r3, [pc, #128]	; (49c8 <sal_aes_setup+0x134>)
    4946:	4798      	blx	r3
			 * simply re-initialize the unit;
			 * aes_buf[0] is AES_MODE_KEY
			 */

			/* Fill in key. */
			memcpy(aes_buf + 1, dec_key, AES_KEYSIZE);
    4948:	4d1a      	ldr	r5, [pc, #104]	; (49b4 <sal_aes_setup+0x120>)
    494a:	1c68      	adds	r0, r5, #1
    494c:	491d      	ldr	r1, [pc, #116]	; (49c4 <sal_aes_setup+0x130>)
    494e:	2210      	movs	r2, #16
    4950:	4b17      	ldr	r3, [pc, #92]	; (49b0 <sal_aes_setup+0x11c>)
    4952:	4798      	blx	r3

			/* Write to SRAM in one step. */
			trx_sram_write((AES_BASE_ADDR + RG_AES_CTRL),
    4954:	2083      	movs	r0, #131	; 0x83
    4956:	1c29      	adds	r1, r5, #0
    4958:	2211      	movs	r2, #17
    495a:	4b17      	ldr	r3, [pc, #92]	; (49b8 <sal_aes_setup+0x124>)
    495c:	4798      	blx	r3
					aes_buf, AES_BLOCKSIZE + 1);

			dec_initialized = true;
    495e:	4b11      	ldr	r3, [pc, #68]	; (49a4 <sal_aes_setup+0x110>)
    4960:	2201      	movs	r2, #1
    4962:	701a      	strb	r2, [r3, #0]

	default:
		return false;
	}

	last_dir = dir;
    4964:	4b10      	ldr	r3, [pc, #64]	; (49a8 <sal_aes_setup+0x114>)
    4966:	701c      	strb	r4, [r3, #0]

	/* Set encryption mode. */
	switch (enc_mode) {
    4968:	2f00      	cmp	r7, #0
    496a:	d002      	beq.n	4972 <sal_aes_setup+0xde>
				SR_MASK(SR_AES_REQUEST, AES_REQUEST);
	}
	break;

	default:
		return (false);
    496c:	2000      	movs	r0, #0
	}

	last_dir = dir;

	/* Set encryption mode. */
	switch (enc_mode) {
    496e:	2f02      	cmp	r7, #2
    4970:	d113      	bne.n	499a <sal_aes_setup+0x106>
	case AES_MODE_ECB:
	case AES_MODE_CBC:
	{
		aes_buf[0] = SR_MASK(SR_AES_MODE, enc_mode) |
				SR_MASK(SR_AES_DIR, dir);
    4972:	00e4      	lsls	r4, r4, #3
	/* Set encryption mode. */
	switch (enc_mode) {
	case AES_MODE_ECB:
	case AES_MODE_CBC:
	{
		aes_buf[0] = SR_MASK(SR_AES_MODE, enc_mode) |
    4974:	2308      	movs	r3, #8
    4976:	401c      	ands	r4, r3
    4978:	013f      	lsls	r7, r7, #4
    497a:	2370      	movs	r3, #112	; 0x70
    497c:	401f      	ands	r7, r3
    497e:	433c      	orrs	r4, r7
    4980:	4b0c      	ldr	r3, [pc, #48]	; (49b4 <sal_aes_setup+0x120>)
    4982:	701c      	strb	r4, [r3, #0]
				SR_MASK(SR_AES_DIR, dir);
		aes_buf[AES_BLOCKSIZE + 1] = SR_MASK(SR_AES_MODE, enc_mode) |
    4984:	2780      	movs	r7, #128	; 0x80
    4986:	427f      	negs	r7, r7
    4988:	433c      	orrs	r4, r7
    498a:	745c      	strb	r4, [r3, #17]

	default:
		return (false);
	}

	setup_flag = true;
    498c:	2201      	movs	r2, #1
    498e:	4b0b      	ldr	r3, [pc, #44]	; (49bc <sal_aes_setup+0x128>)
    4990:	701a      	strb	r2, [r3, #0]

	return (true);
    4992:	2001      	movs	r0, #1
    4994:	e001      	b.n	499a <sal_aes_setup+0x106>
		}

		break;

	default:
		return false;
    4996:	2000      	movs	r0, #0
    4998:	e7ff      	b.n	499a <sal_aes_setup+0x106>
	}

	setup_flag = true;

	return (true);
}
    499a:	b004      	add	sp, #16
    499c:	bc04      	pop	{r2}
    499e:	4690      	mov	r8, r2
    49a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    49a2:	46c0      	nop			; (mov r8, r8)
    49a4:	20000dac 	.word	0x20000dac
    49a8:	20000009 	.word	0x20000009
    49ac:	20000dc0 	.word	0x20000dc0
    49b0:	00005749 	.word	0x00005749
    49b4:	20000dd0 	.word	0x20000dd0
    49b8:	00004f95 	.word	0x00004f95
    49bc:	20000de4 	.word	0x20000de4
    49c0:	00004829 	.word	0x00004829
    49c4:	20000db0 	.word	0x20000db0
    49c8:	0000510d 	.word	0x0000510d

000049cc <sal_aes_read>:
 * of a series of sal_aes_wrrd() calls.
 *
 * @param[out] data     - result of previous operation
 */
void sal_aes_read(uint8_t *data)
{
    49cc:	b508      	push	{r3, lr}
    49ce:	1c01      	adds	r1, r0, #0
	trx_sram_read((AES_BASE_ADDR + RG_AES_STATE_KEY_0), data,
    49d0:	2084      	movs	r0, #132	; 0x84
    49d2:	2210      	movs	r2, #16
    49d4:	4b01      	ldr	r3, [pc, #4]	; (49dc <sal_aes_read+0x10>)
    49d6:	4798      	blx	r3
			AES_BLOCKSIZE);
}
    49d8:	bd08      	pop	{r3, pc}
    49da:	46c0      	nop			; (mov r8, r8)
    49dc:	0000510d 	.word	0x0000510d

000049e0 <AT86RFX_ISR>:
void AT86RFX_ISR(void)
#else
AT86RFX_ISR()
#endif

{
    49e0:	b508      	push	{r3, lr}
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));

	eic_module->INTFLAG.reg = eic_mask;
    49e2:	2201      	movs	r2, #1
    49e4:	4b03      	ldr	r3, [pc, #12]	; (49f4 <AT86RFX_ISR+0x14>)
    49e6:	611a      	str	r2, [r3, #16]
	/*Clearing the RF interrupt*/
	trx_irq_flag_clr();

	/*Calling the interrupt routines*/
	if (irq_hdl_trx) {
    49e8:	4b03      	ldr	r3, [pc, #12]	; (49f8 <AT86RFX_ISR+0x18>)
    49ea:	681b      	ldr	r3, [r3, #0]
    49ec:	2b00      	cmp	r3, #0
    49ee:	d000      	beq.n	49f2 <AT86RFX_ISR+0x12>
		irq_hdl_trx();
    49f0:	4798      	blx	r3
	}
}
    49f2:	bd08      	pop	{r3, pc}
    49f4:	40001800 	.word	0x40001800
    49f8:	20000de8 	.word	0x20000de8

000049fc <trx_spi_init>:

void trx_spi_init(void)
{
    49fc:	b530      	push	{r4, r5, lr}
    49fe:	b085      	sub	sp, #20
		struct spi_slave_inst_config *const config)
{
	Assert(config);

	config->ss_pin          = 10;
	config->address_enabled = false;
    4a00:	4a32      	ldr	r2, [pc, #200]	; (4acc <trx_spi_init+0xd0>)
    4a02:	2300      	movs	r3, #0
    4a04:	7053      	strb	r3, [r2, #1]
	config->address         = 0;
    4a06:	7093      	strb	r3, [r2, #2]
	/* Initialize SPI in master mode to access the transceiver */
#if SAMD || SAMR21
	spi_slave_inst_get_config_defaults(&slave_dev_config);
	slave_dev_config.ss_pin = AT86RFX_SPI_CS;
    4a08:	213f      	movs	r1, #63	; 0x3f
    4a0a:	7011      	strb	r1, [r2, #0]
		struct spi_slave_inst_config *const config)
{
	Assert(slave);
	Assert(config);

	slave->ss_pin          = config->ss_pin;
    4a0c:	4c30      	ldr	r4, [pc, #192]	; (4ad0 <trx_spi_init+0xd4>)
    4a0e:	7021      	strb	r1, [r4, #0]
	slave->address_enabled = config->address_enabled;
    4a10:	7063      	strb	r3, [r4, #1]
	slave->address         = config->address;
    4a12:	70a3      	strb	r3, [r4, #2]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
    4a14:	2201      	movs	r2, #1
    4a16:	4668      	mov	r0, sp
    4a18:	7042      	strb	r2, [r0, #1]
	config->powersave  = false;
    4a1a:	7083      	strb	r3, [r0, #2]
	/* Get default config for pin */
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Edit config to set the pin as output */
	pin_conf.direction = PORT_PIN_DIR_OUTPUT;
    4a1c:	7002      	strb	r2, [r0, #0]

	/* Set config on Slave Select pin */
	port_pin_set_config(slave->ss_pin, &pin_conf);
    4a1e:	203f      	movs	r0, #63	; 0x3f
    4a20:	4669      	mov	r1, sp
    4a22:	4b2c      	ldr	r3, [pc, #176]	; (4ad4 <trx_spi_init+0xd8>)
    4a24:	4798      	blx	r3
	port_pin_set_output_level(slave->ss_pin, true);
    4a26:	7823      	ldrb	r3, [r4, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    4a28:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    4a2a:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    4a2c:	2900      	cmp	r1, #0
    4a2e:	d103      	bne.n	4a38 <trx_spi_init+0x3c>
		return &(ports[port_index]->Group[group_index]);
    4a30:	095a      	lsrs	r2, r3, #5
    4a32:	01d2      	lsls	r2, r2, #7
    4a34:	4928      	ldr	r1, [pc, #160]	; (4ad8 <trx_spi_init+0xdc>)
    4a36:	1852      	adds	r2, r2, r1
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    4a38:	211f      	movs	r1, #31
    4a3a:	400b      	ands	r3, r1
    4a3c:	2101      	movs	r1, #1
    4a3e:	1c08      	adds	r0, r1, #0
    4a40:	4098      	lsls	r0, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    4a42:	6190      	str	r0, [r2, #24]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mode             = SPI_MODE_MASTER;
    4a44:	4a25      	ldr	r2, [pc, #148]	; (4adc <trx_spi_init+0xe0>)
    4a46:	7011      	strb	r1, [r2, #0]
	config->data_order       = SPI_DATA_ORDER_MSB;
    4a48:	2300      	movs	r3, #0
    4a4a:	6053      	str	r3, [r2, #4]
	config->transfer_mode    = SPI_TRANSFER_MODE_0;
    4a4c:	6093      	str	r3, [r2, #8]
	config->mux_setting      = SPI_SIGNAL_MUX_SETTING_D;
	config->character_size   = SPI_CHARACTER_SIZE_8BIT;
    4a4e:	7413      	strb	r3, [r2, #16]
	config->run_in_standby   = false;
    4a50:	7453      	strb	r3, [r2, #17]
	config->receiver_enable  = true;
    4a52:	7491      	strb	r1, [r2, #18]
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	config->select_slave_low_detect_enable= true;
    4a54:	74d1      	strb	r1, [r2, #19]
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	config->master_slave_select_enable= false;
    4a56:	7513      	strb	r3, [r2, #20]
#  endif
	config->generator_source = GCLK_GENERATOR_0;
    4a58:	2124      	movs	r1, #36	; 0x24
    4a5a:	5453      	strb	r3, [r2, r1]

	/* Clear mode specific config */
	memset(&(config->mode_specific), 0, sizeof(config->mode_specific));
    4a5c:	61d3      	str	r3, [r2, #28]
    4a5e:	6213      	str	r3, [r2, #32]
	spi_attach_slave(&slave, &slave_dev_config);
	spi_get_config_defaults(&config);
	config.mux_setting = AT86RFX_SPI_SERCOM_MUX_SETTING;
    4a60:	2380      	movs	r3, #128	; 0x80
    4a62:	025b      	lsls	r3, r3, #9
    4a64:	60d3      	str	r3, [r2, #12]
	config.mode_specific.master.baudrate = AT86RFX_SPI_BAUDRATE;
    4a66:	4b1e      	ldr	r3, [pc, #120]	; (4ae0 <trx_spi_init+0xe4>)
    4a68:	6193      	str	r3, [r2, #24]
	config.pinmux_pad0 = AT86RFX_SPI_SERCOM_PINMUX_PAD0;
    4a6a:	4b1e      	ldr	r3, [pc, #120]	; (4ae4 <trx_spi_init+0xe8>)
    4a6c:	6293      	str	r3, [r2, #40]	; 0x28
	config.pinmux_pad1 = AT86RFX_SPI_SERCOM_PINMUX_PAD1;
    4a6e:	2301      	movs	r3, #1
    4a70:	425b      	negs	r3, r3
    4a72:	62d3      	str	r3, [r2, #44]	; 0x2c
	config.pinmux_pad2 = AT86RFX_SPI_SERCOM_PINMUX_PAD2;
    4a74:	4b1c      	ldr	r3, [pc, #112]	; (4ae8 <trx_spi_init+0xec>)
    4a76:	6313      	str	r3, [r2, #48]	; 0x30
	config.pinmux_pad3 = AT86RFX_SPI_SERCOM_PINMUX_PAD3;
    4a78:	4b1c      	ldr	r3, [pc, #112]	; (4aec <trx_spi_init+0xf0>)
    4a7a:	6353      	str	r3, [r2, #52]	; 0x34
	spi_init(&master, AT86RFX_SPI, &config);
    4a7c:	4c1c      	ldr	r4, [pc, #112]	; (4af0 <trx_spi_init+0xf4>)
    4a7e:	1c20      	adds	r0, r4, #0
    4a80:	491c      	ldr	r1, [pc, #112]	; (4af4 <trx_spi_init+0xf8>)
    4a82:	4b1d      	ldr	r3, [pc, #116]	; (4af8 <trx_spi_init+0xfc>)
    4a84:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    4a86:	6822      	ldr	r2, [r4, #0]

	SercomSpi *const spi_module = &(module->hw->SPI);

#  ifdef FEATURE_SPI_SYNC_SCHEME_VERSION_2
	/* Return synchronization status */
	return (spi_module->SYNCBUSY.reg);
    4a88:	69d3      	ldr	r3, [r2, #28]

#  if SPI_CALLBACK_MODE == true
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
#  endif

	while (spi_is_syncing(module)) {
    4a8a:	2b00      	cmp	r3, #0
    4a8c:	d1fc      	bne.n	4a88 <trx_spi_init+0x8c>
		/* Wait until the synchronization is complete */
	}

	/* Enable SPI */
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
    4a8e:	6813      	ldr	r3, [r2, #0]
    4a90:	2502      	movs	r5, #2
    4a92:	432b      	orrs	r3, r5
    4a94:	6013      	str	r3, [r2, #0]
	spi_enable(&master);
	   
	struct extint_chan_conf eint_chan_conf; 
	extint_chan_get_config_defaults(&eint_chan_conf); 
    4a96:	ac01      	add	r4, sp, #4
    4a98:	1c20      	adds	r0, r4, #0
    4a9a:	4b18      	ldr	r3, [pc, #96]	; (4afc <trx_spi_init+0x100>)
    4a9c:	4798      	blx	r3
	eint_chan_conf.gpio_pin = AT86RFX_IRQ_PIN; 
    4a9e:	2320      	movs	r3, #32
    4aa0:	9301      	str	r3, [sp, #4]
	eint_chan_conf.gpio_pin_mux = AT86RFX_IRQ_PINMUX; 
    4aa2:	2380      	movs	r3, #128	; 0x80
    4aa4:	039b      	lsls	r3, r3, #14
    4aa6:	6063      	str	r3, [r4, #4]
	eint_chan_conf.gpio_pin_pull      = EXTINT_PULL_DOWN; 
    4aa8:	7225      	strb	r5, [r4, #8]
	eint_chan_conf.wake_if_sleeping    = true; 
    4aaa:	2301      	movs	r3, #1
    4aac:	7263      	strb	r3, [r4, #9]
	eint_chan_conf.filter_input_signal = false; 
    4aae:	2200      	movs	r2, #0
    4ab0:	72a2      	strb	r2, [r4, #10]
	eint_chan_conf.detection_criteria  = EXTINT_DETECT_RISING; 
    4ab2:	72e3      	strb	r3, [r4, #11]
	extint_chan_set_config(AT86RFX_IRQ_CHAN, &eint_chan_conf); 
    4ab4:	2000      	movs	r0, #0
    4ab6:	1c21      	adds	r1, r4, #0
    4ab8:	4b11      	ldr	r3, [pc, #68]	; (4b00 <trx_spi_init+0x104>)
    4aba:	4798      	blx	r3
	extint_register_callback(AT86RFX_ISR, AT86RFX_IRQ_CHAN, EXTINT_CALLBACK_TYPE_DETECT);
    4abc:	4811      	ldr	r0, [pc, #68]	; (4b04 <trx_spi_init+0x108>)
    4abe:	2100      	movs	r1, #0
    4ac0:	2200      	movs	r2, #0
    4ac2:	4b11      	ldr	r3, [pc, #68]	; (4b08 <trx_spi_init+0x10c>)
    4ac4:	4798      	blx	r3
	spi_master_setup_device(AT86RFX_SPI, &SPI_AT86RFX_DEVICE, SPI_MODE_0,
			AT86RFX_SPI_BAUDRATE, 0);
	spi_enable(AT86RFX_SPI);
	AT86RFX_INTC_INIT();
#endif
}
    4ac6:	b005      	add	sp, #20
    4ac8:	bd30      	pop	{r4, r5, pc}
    4aca:	46c0      	nop			; (mov r8, r8)
    4acc:	20000f34 	.word	0x20000f34
    4ad0:	20000f38 	.word	0x20000f38
    4ad4:	000004a9 	.word	0x000004a9
    4ad8:	41004400 	.word	0x41004400
    4adc:	20000f3c 	.word	0x20000f3c
    4ae0:	004c4b40 	.word	0x004c4b40
    4ae4:	00530005 	.word	0x00530005
    4ae8:	003e0005 	.word	0x003e0005
    4aec:	00520005 	.word	0x00520005
    4af0:	20000f74 	.word	0x20000f74
    4af4:	42001800 	.word	0x42001800
    4af8:	000009b9 	.word	0x000009b9
    4afc:	0000041d 	.word	0x0000041d
    4b00:	00000431 	.word	0x00000431
    4b04:	000049e1 	.word	0x000049e1
    4b08:	000002b9 	.word	0x000002b9

00004b0c <PhyReset>:

void PhyReset(void)
{
    4b0c:	b570      	push	{r4, r5, r6, lr}
    4b0e:	4b09      	ldr	r3, [pc, #36]	; (4b34 <PhyReset+0x28>)
    4b10:	1c1c      	adds	r4, r3, #0
    4b12:	3480      	adds	r4, #128	; 0x80
    4b14:	2580      	movs	r5, #128	; 0x80
    4b16:	022d      	lsls	r5, r5, #8
    4b18:	61a5      	str	r5, [r4, #24]
	} else {
		port_base->OUTCLR.reg = pin_mask;
    4b1a:	2280      	movs	r2, #128	; 0x80
    4b1c:	0352      	lsls	r2, r2, #13
    4b1e:	615a      	str	r2, [r3, #20]
	/* Ensure control lines have correct levels. */
	RST_HIGH();
	SLP_TR_LOW();

	/* Wait typical time of timer TR1. */
	delay_us(330);
    4b20:	20a5      	movs	r0, #165	; 0xa5
    4b22:	0040      	lsls	r0, r0, #1
    4b24:	4e04      	ldr	r6, [pc, #16]	; (4b38 <PhyReset+0x2c>)
    4b26:	47b0      	blx	r6
    4b28:	6165      	str	r5, [r4, #20]

	RST_LOW();
	delay_us(10);
    4b2a:	200a      	movs	r0, #10
    4b2c:	47b0      	blx	r6
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    4b2e:	61a5      	str	r5, [r4, #24]
	RST_HIGH();
}
    4b30:	bd70      	pop	{r4, r5, r6, pc}
    4b32:	46c0      	nop			; (mov r8, r8)
    4b34:	41004400 	.word	0x41004400
    4b38:	0000014d 	.word	0x0000014d

00004b3c <trx_reg_read>:

uint8_t trx_reg_read(uint8_t addr)
{
    4b3c:	b570      	push	{r4, r5, r6, lr}
    4b3e:	1c06      	adds	r6, r0, #0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    4b40:	f3ef 8410 	mrs	r4, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
    4b44:	4263      	negs	r3, r4
    4b46:	415c      	adcs	r4, r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
    4b48:	b672      	cpsid	i
    4b4a:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    4b4e:	2200      	movs	r2, #0
    4b50:	4b33      	ldr	r3, [pc, #204]	; (4c20 <trx_reg_read+0xe4>)
    4b52:	701a      	strb	r2, [r3, #0]
	/* Prepare the command byte */
	addr |= READ_ACCESS_COMMAND;

#if SAMD || SAMR21
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    4b54:	4d33      	ldr	r5, [pc, #204]	; (4c24 <trx_reg_read+0xe8>)
    4b56:	1c28      	adds	r0, r5, #0
    4b58:	4933      	ldr	r1, [pc, #204]	; (4c28 <trx_reg_read+0xec>)
    4b5a:	2201      	movs	r2, #1
    4b5c:	4b33      	ldr	r3, [pc, #204]	; (4c2c <trx_reg_read+0xf0>)
    4b5e:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    4b60:	682b      	ldr	r3, [r5, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4b62:	2101      	movs	r1, #1
    4b64:	7e1a      	ldrb	r2, [r3, #24]

	/* Send the Read command byte */
	while (!spi_is_ready_to_write(&master)) {
    4b66:	420a      	tst	r2, r1
    4b68:	d0fc      	beq.n	4b64 <trx_reg_read+0x28>
    4b6a:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    4b6c:	07d1      	lsls	r1, r2, #31
    4b6e:	d502      	bpl.n	4b76 <trx_reg_read+0x3a>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4b70:	2280      	movs	r2, #128	; 0x80
    4b72:	4316      	orrs	r6, r2
    4b74:	629e      	str	r6, [r3, #40]	; 0x28
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4b76:	2102      	movs	r1, #2
    4b78:	7e1a      	ldrb	r2, [r3, #24]
	}
	spi_write(&master, addr);
	while (!spi_is_write_complete(&master)) {
    4b7a:	420a      	tst	r2, r1
    4b7c:	d0fc      	beq.n	4b78 <trx_reg_read+0x3c>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4b7e:	2104      	movs	r1, #4
    4b80:	7e1a      	ldrb	r2, [r3, #24]
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    4b82:	420a      	tst	r2, r1
    4b84:	d0fc      	beq.n	4b80 <trx_reg_read+0x44>
    4b86:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    4b88:	0751      	lsls	r1, r2, #29
    4b8a:	d514      	bpl.n	4bb6 <trx_reg_read+0x7a>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4b8c:	8b5a      	ldrh	r2, [r3, #26]
    4b8e:	0751      	lsls	r1, r2, #29
    4b90:	d503      	bpl.n	4b9a <trx_reg_read+0x5e>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    4b92:	8b59      	ldrh	r1, [r3, #26]
    4b94:	2204      	movs	r2, #4
    4b96:	430a      	orrs	r2, r1
    4b98:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4b9a:	4a22      	ldr	r2, [pc, #136]	; (4c24 <trx_reg_read+0xe8>)
    4b9c:	7992      	ldrb	r2, [r2, #6]
    4b9e:	2a01      	cmp	r2, #1
    4ba0:	d105      	bne.n	4bae <trx_reg_read+0x72>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    4ba2:	6a99      	ldr	r1, [r3, #40]	; 0x28
    4ba4:	05c9      	lsls	r1, r1, #23
    4ba6:	0dc9      	lsrs	r1, r1, #23
    4ba8:	4a21      	ldr	r2, [pc, #132]	; (4c30 <trx_reg_read+0xf4>)
    4baa:	8011      	strh	r1, [r2, #0]
    4bac:	e003      	b.n	4bb6 <trx_reg_read+0x7a>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4bae:	6a99      	ldr	r1, [r3, #40]	; 0x28
    4bb0:	b2c9      	uxtb	r1, r1
    4bb2:	4a1f      	ldr	r2, [pc, #124]	; (4c30 <trx_reg_read+0xf4>)
    4bb4:	8011      	strh	r1, [r2, #0]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4bb6:	2101      	movs	r1, #1
    4bb8:	7e1a      	ldrb	r2, [r3, #24]
	}
	spi_read(&master, &dummy_read);

	while (!spi_is_ready_to_write(&master)) {
    4bba:	420a      	tst	r2, r1
    4bbc:	d0fc      	beq.n	4bb8 <trx_reg_read+0x7c>
    4bbe:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    4bc0:	07d1      	lsls	r1, r2, #31
    4bc2:	d501      	bpl.n	4bc8 <trx_reg_read+0x8c>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4bc4:	2200      	movs	r2, #0
    4bc6:	629a      	str	r2, [r3, #40]	; 0x28
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4bc8:	2102      	movs	r1, #2
    4bca:	7e1a      	ldrb	r2, [r3, #24]
	}
	spi_write(&master, 0);
	while (!spi_is_write_complete(&master)) {
    4bcc:	420a      	tst	r2, r1
    4bce:	d0fc      	beq.n	4bca <trx_reg_read+0x8e>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4bd0:	2104      	movs	r1, #4
    4bd2:	7e1a      	ldrb	r2, [r3, #24]
	}
	while (!spi_is_ready_to_read(&master)) {
    4bd4:	420a      	tst	r2, r1
    4bd6:	d0fc      	beq.n	4bd2 <trx_reg_read+0x96>
    4bd8:	7e1a      	ldrb	r2, [r3, #24]
}

uint8_t trx_reg_read(uint8_t addr)
{
#if SAMD || SAMR21
	uint16_t register_value = 0;
    4bda:	2500      	movs	r5, #0
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    4bdc:	0751      	lsls	r1, r2, #29
    4bde:	d510      	bpl.n	4c02 <trx_reg_read+0xc6>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4be0:	8b5a      	ldrh	r2, [r3, #26]
    4be2:	0751      	lsls	r1, r2, #29
    4be4:	d503      	bpl.n	4bee <trx_reg_read+0xb2>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    4be6:	8b59      	ldrh	r1, [r3, #26]
    4be8:	2204      	movs	r2, #4
    4bea:	430a      	orrs	r2, r1
    4bec:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4bee:	4a0d      	ldr	r2, [pc, #52]	; (4c24 <trx_reg_read+0xe8>)
    4bf0:	7992      	ldrb	r2, [r2, #6]
    4bf2:	2a01      	cmp	r2, #1
    4bf4:	d103      	bne.n	4bfe <trx_reg_read+0xc2>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    4bf6:	6a9d      	ldr	r5, [r3, #40]	; 0x28
    4bf8:	05ed      	lsls	r5, r5, #23
    4bfa:	0ded      	lsrs	r5, r5, #23
    4bfc:	e001      	b.n	4c02 <trx_reg_read+0xc6>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4bfe:	6a9d      	ldr	r5, [r3, #40]	; 0x28
    4c00:	b2ed      	uxtb	r5, r5
	while (!spi_is_ready_to_read(&master)) {
	}
	spi_read(&master, &register_value);

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    4c02:	4808      	ldr	r0, [pc, #32]	; (4c24 <trx_reg_read+0xe8>)
    4c04:	4908      	ldr	r1, [pc, #32]	; (4c28 <trx_reg_read+0xec>)
    4c06:	2200      	movs	r2, #0
    4c08:	4b08      	ldr	r3, [pc, #32]	; (4c2c <trx_reg_read+0xf0>)
    4c0a:	4798      	blx	r3
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    4c0c:	2c00      	cmp	r4, #0
    4c0e:	d005      	beq.n	4c1c <trx_reg_read+0xe0>
		cpu_irq_enable();
    4c10:	2201      	movs	r2, #1
    4c12:	4b03      	ldr	r3, [pc, #12]	; (4c20 <trx_reg_read+0xe4>)
    4c14:	701a      	strb	r2, [r3, #0]
    4c16:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
    4c1a:	b662      	cpsie	i
#endif
	/*Restoring the interrupt status which was stored & enabling the global
	 *interrupt */
	LEAVE_TRX_CRITICAL_REGION();

	return register_value;
    4c1c:	b2e8      	uxtb	r0, r5
}
    4c1e:	bd70      	pop	{r4, r5, r6, pc}
    4c20:	20000008 	.word	0x20000008
    4c24:	20000f74 	.word	0x20000f74
    4c28:	20000f38 	.word	0x20000f38
    4c2c:	00000c69 	.word	0x00000c69
    4c30:	20000f30 	.word	0x20000f30

00004c34 <trx_reg_write>:

void trx_reg_write(uint8_t addr, uint8_t data)
{
    4c34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4c36:	1c07      	adds	r7, r0, #0
    4c38:	1c0d      	adds	r5, r1, #0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    4c3a:	f3ef 8410 	mrs	r4, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
    4c3e:	4263      	negs	r3, r4
    4c40:	415c      	adcs	r4, r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
    4c42:	b672      	cpsid	i
    4c44:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    4c48:	2200      	movs	r2, #0
    4c4a:	4b34      	ldr	r3, [pc, #208]	; (4d1c <trx_reg_write+0xe8>)
    4c4c:	701a      	strb	r2, [r3, #0]
	/* Prepare the command byte */
	addr |= WRITE_ACCESS_COMMAND;

#if SAMD || SAMR21
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    4c4e:	4e34      	ldr	r6, [pc, #208]	; (4d20 <trx_reg_write+0xec>)
    4c50:	1c30      	adds	r0, r6, #0
    4c52:	4934      	ldr	r1, [pc, #208]	; (4d24 <trx_reg_write+0xf0>)
    4c54:	2201      	movs	r2, #1
    4c56:	4b34      	ldr	r3, [pc, #208]	; (4d28 <trx_reg_write+0xf4>)
    4c58:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    4c5a:	6833      	ldr	r3, [r6, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4c5c:	2101      	movs	r1, #1
    4c5e:	7e1a      	ldrb	r2, [r3, #24]

	/* Send the Read command byte */
	while (!spi_is_ready_to_write(&master)) {
    4c60:	420a      	tst	r2, r1
    4c62:	d0fc      	beq.n	4c5e <trx_reg_write+0x2a>
    4c64:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    4c66:	07d1      	lsls	r1, r2, #31
    4c68:	d502      	bpl.n	4c70 <trx_reg_write+0x3c>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4c6a:	22c0      	movs	r2, #192	; 0xc0
    4c6c:	4317      	orrs	r7, r2
    4c6e:	629f      	str	r7, [r3, #40]	; 0x28
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4c70:	2102      	movs	r1, #2
    4c72:	7e1a      	ldrb	r2, [r3, #24]
	}
	spi_write(&master, addr);
	while (!spi_is_write_complete(&master)) {
    4c74:	420a      	tst	r2, r1
    4c76:	d0fc      	beq.n	4c72 <trx_reg_write+0x3e>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4c78:	2104      	movs	r1, #4
    4c7a:	7e1a      	ldrb	r2, [r3, #24]
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    4c7c:	420a      	tst	r2, r1
    4c7e:	d0fc      	beq.n	4c7a <trx_reg_write+0x46>
    4c80:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    4c82:	0751      	lsls	r1, r2, #29
    4c84:	d514      	bpl.n	4cb0 <trx_reg_write+0x7c>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4c86:	8b5a      	ldrh	r2, [r3, #26]
    4c88:	0751      	lsls	r1, r2, #29
    4c8a:	d503      	bpl.n	4c94 <trx_reg_write+0x60>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    4c8c:	8b59      	ldrh	r1, [r3, #26]
    4c8e:	2204      	movs	r2, #4
    4c90:	430a      	orrs	r2, r1
    4c92:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4c94:	4a22      	ldr	r2, [pc, #136]	; (4d20 <trx_reg_write+0xec>)
    4c96:	7992      	ldrb	r2, [r2, #6]
    4c98:	2a01      	cmp	r2, #1
    4c9a:	d105      	bne.n	4ca8 <trx_reg_write+0x74>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    4c9c:	6a99      	ldr	r1, [r3, #40]	; 0x28
    4c9e:	05c9      	lsls	r1, r1, #23
    4ca0:	0dc9      	lsrs	r1, r1, #23
    4ca2:	4a22      	ldr	r2, [pc, #136]	; (4d2c <trx_reg_write+0xf8>)
    4ca4:	8011      	strh	r1, [r2, #0]
    4ca6:	e003      	b.n	4cb0 <trx_reg_write+0x7c>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4ca8:	6a99      	ldr	r1, [r3, #40]	; 0x28
    4caa:	b2c9      	uxtb	r1, r1
    4cac:	4a1f      	ldr	r2, [pc, #124]	; (4d2c <trx_reg_write+0xf8>)
    4cae:	8011      	strh	r1, [r2, #0]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4cb0:	2001      	movs	r0, #1
    4cb2:	7e1a      	ldrb	r2, [r3, #24]
	}
	spi_read(&master, &dummy_read);

	/* Write the byte in the transceiver data register */
	while (!spi_is_ready_to_write(&master)) {
    4cb4:	4202      	tst	r2, r0
    4cb6:	d0fc      	beq.n	4cb2 <trx_reg_write+0x7e>
    4cb8:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    4cba:	07d1      	lsls	r1, r2, #31
    4cbc:	d500      	bpl.n	4cc0 <trx_reg_write+0x8c>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4cbe:	629d      	str	r5, [r3, #40]	; 0x28
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4cc0:	2102      	movs	r1, #2
    4cc2:	7e1a      	ldrb	r2, [r3, #24]
	}
	spi_write(&master, data);
	while (!spi_is_write_complete(&master)) {
    4cc4:	420a      	tst	r2, r1
    4cc6:	d0fc      	beq.n	4cc2 <trx_reg_write+0x8e>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4cc8:	2104      	movs	r1, #4
    4cca:	7e1a      	ldrb	r2, [r3, #24]
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    4ccc:	420a      	tst	r2, r1
    4cce:	d0fc      	beq.n	4cca <trx_reg_write+0x96>
    4cd0:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    4cd2:	0751      	lsls	r1, r2, #29
    4cd4:	d514      	bpl.n	4d00 <trx_reg_write+0xcc>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4cd6:	8b5a      	ldrh	r2, [r3, #26]
    4cd8:	0751      	lsls	r1, r2, #29
    4cda:	d503      	bpl.n	4ce4 <trx_reg_write+0xb0>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    4cdc:	8b59      	ldrh	r1, [r3, #26]
    4cde:	2204      	movs	r2, #4
    4ce0:	430a      	orrs	r2, r1
    4ce2:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4ce4:	4a0e      	ldr	r2, [pc, #56]	; (4d20 <trx_reg_write+0xec>)
    4ce6:	7992      	ldrb	r2, [r2, #6]
    4ce8:	2a01      	cmp	r2, #1
    4cea:	d105      	bne.n	4cf8 <trx_reg_write+0xc4>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    4cec:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4cee:	05d2      	lsls	r2, r2, #23
    4cf0:	0dd2      	lsrs	r2, r2, #23
    4cf2:	4b0e      	ldr	r3, [pc, #56]	; (4d2c <trx_reg_write+0xf8>)
    4cf4:	801a      	strh	r2, [r3, #0]
    4cf6:	e003      	b.n	4d00 <trx_reg_write+0xcc>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4cf8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4cfa:	b2d2      	uxtb	r2, r2
    4cfc:	4b0b      	ldr	r3, [pc, #44]	; (4d2c <trx_reg_write+0xf8>)
    4cfe:	801a      	strh	r2, [r3, #0]
	}
	spi_read(&master, &dummy_read);

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    4d00:	4807      	ldr	r0, [pc, #28]	; (4d20 <trx_reg_write+0xec>)
    4d02:	4908      	ldr	r1, [pc, #32]	; (4d24 <trx_reg_write+0xf0>)
    4d04:	2200      	movs	r2, #0
    4d06:	4b08      	ldr	r3, [pc, #32]	; (4d28 <trx_reg_write+0xf4>)
    4d08:	4798      	blx	r3
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    4d0a:	2c00      	cmp	r4, #0
    4d0c:	d005      	beq.n	4d1a <trx_reg_write+0xe6>
		cpu_irq_enable();
    4d0e:	2201      	movs	r2, #1
    4d10:	4b02      	ldr	r3, [pc, #8]	; (4d1c <trx_reg_write+0xe8>)
    4d12:	701a      	strb	r2, [r3, #0]
    4d14:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
    4d18:	b662      	cpsie	i
	spi_deselect_device(AT86RFX_SPI, &SPI_AT86RFX_DEVICE);
#endif
	/*Restoring the interrupt status which was stored & enabling the global
	 *interrupt */
	LEAVE_TRX_CRITICAL_REGION();
}
    4d1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    4d1c:	20000008 	.word	0x20000008
    4d20:	20000f74 	.word	0x20000f74
    4d24:	20000f38 	.word	0x20000f38
    4d28:	00000c69 	.word	0x00000c69
    4d2c:	20000f30 	.word	0x20000f30

00004d30 <trx_frame_read>:
	new_value |= current_reg_value;
	trx_reg_write(reg_addr, new_value);
}

void trx_frame_read(uint8_t *data, uint8_t length)
{
    4d30:	b5f0      	push	{r4, r5, r6, r7, lr}
    4d32:	465f      	mov	r7, fp
    4d34:	4656      	mov	r6, sl
    4d36:	464d      	mov	r5, r9
    4d38:	4644      	mov	r4, r8
    4d3a:	b4f0      	push	{r4, r5, r6, r7}
    4d3c:	b083      	sub	sp, #12
    4d3e:	1c06      	adds	r6, r0, #0
    4d40:	1c0c      	adds	r4, r1, #0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    4d42:	f3ef 8710 	mrs	r7, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
    4d46:	4278      	negs	r0, r7
    4d48:	4178      	adcs	r0, r7
    4d4a:	9001      	str	r0, [sp, #4]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
    4d4c:	b672      	cpsid	i
    4d4e:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    4d52:	2200      	movs	r2, #0
    4d54:	4b41      	ldr	r3, [pc, #260]	; (4e5c <trx_frame_read+0x12c>)
    4d56:	701a      	strb	r2, [r3, #0]
	ENTER_TRX_CRITICAL_REGION();

#if SAMD || SAMR21
	uint16_t temp;
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    4d58:	4d41      	ldr	r5, [pc, #260]	; (4e60 <trx_frame_read+0x130>)
    4d5a:	1c28      	adds	r0, r5, #0
    4d5c:	4941      	ldr	r1, [pc, #260]	; (4e64 <trx_frame_read+0x134>)
    4d5e:	2201      	movs	r2, #1
    4d60:	4b41      	ldr	r3, [pc, #260]	; (4e68 <trx_frame_read+0x138>)
    4d62:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    4d64:	682b      	ldr	r3, [r5, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4d66:	2101      	movs	r1, #1
    4d68:	7e1a      	ldrb	r2, [r3, #24]

	temp = TRX_CMD_FR;

	/* Send the command byte */
	while (!spi_is_ready_to_write(&master)) {
    4d6a:	420a      	tst	r2, r1
    4d6c:	d0fc      	beq.n	4d68 <trx_frame_read+0x38>
    4d6e:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    4d70:	07d1      	lsls	r1, r2, #31
    4d72:	d501      	bpl.n	4d78 <trx_frame_read+0x48>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4d74:	2220      	movs	r2, #32
    4d76:	629a      	str	r2, [r3, #40]	; 0x28
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4d78:	2102      	movs	r1, #2
    4d7a:	7e1a      	ldrb	r2, [r3, #24]
	}
	spi_write(&master, temp);
	while (!spi_is_write_complete(&master)) {
    4d7c:	420a      	tst	r2, r1
    4d7e:	d0fc      	beq.n	4d7a <trx_frame_read+0x4a>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4d80:	2004      	movs	r0, #4
    4d82:	7e1a      	ldrb	r2, [r3, #24]
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    4d84:	4202      	tst	r2, r0
    4d86:	d0fc      	beq.n	4d82 <trx_frame_read+0x52>
    4d88:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    4d8a:	0750      	lsls	r0, r2, #29
    4d8c:	d50f      	bpl.n	4dae <trx_frame_read+0x7e>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4d8e:	8b5a      	ldrh	r2, [r3, #26]
    4d90:	0751      	lsls	r1, r2, #29
    4d92:	d503      	bpl.n	4d9c <trx_frame_read+0x6c>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    4d94:	8b59      	ldrh	r1, [r3, #26]
    4d96:	2204      	movs	r2, #4
    4d98:	430a      	orrs	r2, r1
    4d9a:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4d9c:	4a30      	ldr	r2, [pc, #192]	; (4e60 <trx_frame_read+0x130>)
    4d9e:	7992      	ldrb	r2, [r2, #6]
    4da0:	2a01      	cmp	r2, #1
    4da2:	d109      	bne.n	4db8 <trx_frame_read+0x88>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    4da4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4da6:	05d2      	lsls	r2, r2, #23
    4da8:	0dd2      	lsrs	r2, r2, #23
    4daa:	4b30      	ldr	r3, [pc, #192]	; (4e6c <trx_frame_read+0x13c>)
    4dac:	801a      	strh	r2, [r3, #0]
	}
	spi_read(&master, &dummy_read);

	while (length--) {
    4dae:	1e63      	subs	r3, r4, #1
    4db0:	b2db      	uxtb	r3, r3
    4db2:	2c00      	cmp	r4, #0
    4db4:	d105      	bne.n	4dc2 <trx_frame_read+0x92>
    4db6:	e03c      	b.n	4e32 <trx_frame_read+0x102>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4db8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4dba:	b2d2      	uxtb	r2, r2
    4dbc:	4b2b      	ldr	r3, [pc, #172]	; (4e6c <trx_frame_read+0x13c>)
    4dbe:	801a      	strh	r2, [r3, #0]
    4dc0:	e7f5      	b.n	4dae <trx_frame_read+0x7e>
    4dc2:	3301      	adds	r3, #1
    4dc4:	199b      	adds	r3, r3, r6
    4dc6:	4699      	mov	r9, r3
    4dc8:	2020      	movs	r0, #32
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    4dca:	4a25      	ldr	r2, [pc, #148]	; (4e60 <trx_frame_read+0x130>)
    4dcc:	4690      	mov	r8, r2

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4dce:	2401      	movs	r4, #1
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4dd0:	2300      	movs	r3, #0
    4dd2:	469a      	mov	sl, r3
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4dd4:	2502      	movs	r5, #2
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4dd6:	2104      	movs	r1, #4
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    4dd8:	1c17      	adds	r7, r2, #0

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    4dda:	2204      	movs	r2, #4
    4ddc:	4693      	mov	fp, r2
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    4dde:	4642      	mov	r2, r8
    4de0:	6813      	ldr	r3, [r2, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4de2:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_write(&master)) {
    4de4:	4222      	tst	r2, r4
    4de6:	d0fc      	beq.n	4de2 <trx_frame_read+0xb2>
    4de8:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    4dea:	4222      	tst	r2, r4
    4dec:	d001      	beq.n	4df2 <trx_frame_read+0xc2>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4dee:	4652      	mov	r2, sl
    4df0:	629a      	str	r2, [r3, #40]	; 0x28
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4df2:	7e1a      	ldrb	r2, [r3, #24]
		}
		spi_write(&master, 0);
		while (!spi_is_write_complete(&master)) {
    4df4:	422a      	tst	r2, r5
    4df6:	d0fc      	beq.n	4df2 <trx_frame_read+0xc2>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4df8:	7e1a      	ldrb	r2, [r3, #24]
		}
		/* Dummy read since SPI RX is double buffered */
		while (!spi_is_ready_to_read(&master)) {
    4dfa:	420a      	tst	r2, r1
    4dfc:	d0fc      	beq.n	4df8 <trx_frame_read+0xc8>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    4dfe:	683b      	ldr	r3, [r7, #0]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4e00:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    4e02:	420a      	tst	r2, r1
    4e04:	d011      	beq.n	4e2a <trx_frame_read+0xfa>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4e06:	8b5a      	ldrh	r2, [r3, #26]
    4e08:	420a      	tst	r2, r1
    4e0a:	d004      	beq.n	4e16 <trx_frame_read+0xe6>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    4e0c:	8b5a      	ldrh	r2, [r3, #26]
    4e0e:	4658      	mov	r0, fp
    4e10:	4302      	orrs	r2, r0
    4e12:	b292      	uxth	r2, r2
    4e14:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4e16:	4812      	ldr	r0, [pc, #72]	; (4e60 <trx_frame_read+0x130>)
    4e18:	7982      	ldrb	r2, [r0, #6]
    4e1a:	2a01      	cmp	r2, #1
    4e1c:	d103      	bne.n	4e26 <trx_frame_read+0xf6>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    4e1e:	6a98      	ldr	r0, [r3, #40]	; 0x28
    4e20:	05c0      	lsls	r0, r0, #23
    4e22:	0dc0      	lsrs	r0, r0, #23
    4e24:	e001      	b.n	4e2a <trx_frame_read+0xfa>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4e26:	6a98      	ldr	r0, [r3, #40]	; 0x28
    4e28:	b2c0      	uxtb	r0, r0
		}
		spi_read(&master, &temp);
		*data = temp;
    4e2a:	7030      	strb	r0, [r6, #0]
		data++;
    4e2c:	3601      	adds	r6, #1
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
	}
	spi_read(&master, &dummy_read);

	while (length--) {
    4e2e:	454e      	cmp	r6, r9
    4e30:	d1d5      	bne.n	4dde <trx_frame_read+0xae>
		*data = temp;
		data++;
	}

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    4e32:	480b      	ldr	r0, [pc, #44]	; (4e60 <trx_frame_read+0x130>)
    4e34:	490b      	ldr	r1, [pc, #44]	; (4e64 <trx_frame_read+0x134>)
    4e36:	2200      	movs	r2, #0
    4e38:	4b0b      	ldr	r3, [pc, #44]	; (4e68 <trx_frame_read+0x138>)
    4e3a:	4798      	blx	r3
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    4e3c:	9901      	ldr	r1, [sp, #4]
    4e3e:	2900      	cmp	r1, #0
    4e40:	d005      	beq.n	4e4e <trx_frame_read+0x11e>
		cpu_irq_enable();
    4e42:	2201      	movs	r2, #1
    4e44:	4b05      	ldr	r3, [pc, #20]	; (4e5c <trx_frame_read+0x12c>)
    4e46:	701a      	strb	r2, [r3, #0]
    4e48:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
    4e4c:	b662      	cpsie	i
	spi_deselect_device(AT86RFX_SPI, &SPI_AT86RFX_DEVICE);
#endif
	/*Restoring the interrupt status which was stored & enabling the global
	 *interrupt */
	LEAVE_TRX_CRITICAL_REGION();
}
    4e4e:	b003      	add	sp, #12
    4e50:	bc3c      	pop	{r2, r3, r4, r5}
    4e52:	4690      	mov	r8, r2
    4e54:	4699      	mov	r9, r3
    4e56:	46a2      	mov	sl, r4
    4e58:	46ab      	mov	fp, r5
    4e5a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4e5c:	20000008 	.word	0x20000008
    4e60:	20000f74 	.word	0x20000f74
    4e64:	20000f38 	.word	0x20000f38
    4e68:	00000c69 	.word	0x00000c69
    4e6c:	20000f30 	.word	0x20000f30

00004e70 <trx_frame_write>:

void trx_frame_write(uint8_t *data, uint8_t length)
{
    4e70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4e72:	464f      	mov	r7, r9
    4e74:	4646      	mov	r6, r8
    4e76:	b4c0      	push	{r6, r7}
    4e78:	1c04      	adds	r4, r0, #0
    4e7a:	1c0d      	adds	r5, r1, #0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    4e7c:	f3ef 8610 	mrs	r6, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
    4e80:	4271      	negs	r1, r6
    4e82:	4171      	adcs	r1, r6
    4e84:	4689      	mov	r9, r1
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
    4e86:	b672      	cpsid	i
    4e88:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    4e8c:	2200      	movs	r2, #0
    4e8e:	4b3c      	ldr	r3, [pc, #240]	; (4f80 <trx_frame_write+0x110>)
    4e90:	701a      	strb	r2, [r3, #0]
	 **/
	ENTER_TRX_CRITICAL_REGION();

#if SAMD || SAMR21
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    4e92:	4f3c      	ldr	r7, [pc, #240]	; (4f84 <trx_frame_write+0x114>)
    4e94:	1c38      	adds	r0, r7, #0
    4e96:	493c      	ldr	r1, [pc, #240]	; (4f88 <trx_frame_write+0x118>)
    4e98:	2201      	movs	r2, #1
    4e9a:	4b3c      	ldr	r3, [pc, #240]	; (4f8c <trx_frame_write+0x11c>)
    4e9c:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    4e9e:	683b      	ldr	r3, [r7, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4ea0:	2101      	movs	r1, #1
    4ea2:	7e1a      	ldrb	r2, [r3, #24]

	temp = TRX_CMD_FW;

	/* Send the command byte */
	while (!spi_is_ready_to_write(&master)) {
    4ea4:	420a      	tst	r2, r1
    4ea6:	d0fc      	beq.n	4ea2 <trx_frame_write+0x32>
    4ea8:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    4eaa:	07d1      	lsls	r1, r2, #31
    4eac:	d501      	bpl.n	4eb2 <trx_frame_write+0x42>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4eae:	2260      	movs	r2, #96	; 0x60
    4eb0:	629a      	str	r2, [r3, #40]	; 0x28
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4eb2:	2102      	movs	r1, #2
    4eb4:	7e1a      	ldrb	r2, [r3, #24]
	}
	spi_write(&master, temp);
	while (!spi_is_write_complete(&master)) {
    4eb6:	420a      	tst	r2, r1
    4eb8:	d0fc      	beq.n	4eb4 <trx_frame_write+0x44>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4eba:	2104      	movs	r1, #4
    4ebc:	7e1a      	ldrb	r2, [r3, #24]
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    4ebe:	420a      	tst	r2, r1
    4ec0:	d0fc      	beq.n	4ebc <trx_frame_write+0x4c>
    4ec2:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    4ec4:	0751      	lsls	r1, r2, #29
    4ec6:	d50f      	bpl.n	4ee8 <trx_frame_write+0x78>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4ec8:	8b5a      	ldrh	r2, [r3, #26]
    4eca:	0751      	lsls	r1, r2, #29
    4ecc:	d503      	bpl.n	4ed6 <trx_frame_write+0x66>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    4ece:	8b59      	ldrh	r1, [r3, #26]
    4ed0:	2204      	movs	r2, #4
    4ed2:	430a      	orrs	r2, r1
    4ed4:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4ed6:	4a2b      	ldr	r2, [pc, #172]	; (4f84 <trx_frame_write+0x114>)
    4ed8:	7992      	ldrb	r2, [r2, #6]
    4eda:	2a01      	cmp	r2, #1
    4edc:	d10e      	bne.n	4efc <trx_frame_write+0x8c>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    4ede:	6a99      	ldr	r1, [r3, #40]	; 0x28
    4ee0:	05c9      	lsls	r1, r1, #23
    4ee2:	0dc9      	lsrs	r1, r1, #23
    4ee4:	4a2a      	ldr	r2, [pc, #168]	; (4f90 <trx_frame_write+0x120>)
    4ee6:	8011      	strh	r1, [r2, #0]
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4ee8:	4a26      	ldr	r2, [pc, #152]	; (4f84 <trx_frame_write+0x114>)
    4eea:	7992      	ldrb	r2, [r2, #6]
    4eec:	4690      	mov	r8, r2
    4eee:	1c26      	adds	r6, r4, #0
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4ef0:	2701      	movs	r7, #1
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4ef2:	2002      	movs	r0, #2
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4ef4:	2404      	movs	r4, #4

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    4ef6:	2204      	movs	r2, #4
    4ef8:	4694      	mov	ip, r2
    4efa:	e02b      	b.n	4f54 <trx_frame_write+0xe4>

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4efc:	6a99      	ldr	r1, [r3, #40]	; 0x28
    4efe:	b2c9      	uxtb	r1, r1
    4f00:	4a23      	ldr	r2, [pc, #140]	; (4f90 <trx_frame_write+0x120>)
    4f02:	8011      	strh	r1, [r2, #0]
    4f04:	e7f0      	b.n	4ee8 <trx_frame_write+0x78>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4f06:	7e1a      	ldrb	r2, [r3, #24]
	}
	spi_read(&master, &dummy_read);
	while (length--) {
		while (!spi_is_ready_to_write(&master)) {
    4f08:	423a      	tst	r2, r7
    4f0a:	d0fc      	beq.n	4f06 <trx_frame_write+0x96>
		}
		spi_write(&master, *data++);
    4f0c:	7831      	ldrb	r1, [r6, #0]
    4f0e:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    4f10:	423a      	tst	r2, r7
    4f12:	d000      	beq.n	4f16 <trx_frame_write+0xa6>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4f14:	6299      	str	r1, [r3, #40]	; 0x28
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4f16:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_write_complete(&master)) {
    4f18:	4202      	tst	r2, r0
    4f1a:	d0fc      	beq.n	4f16 <trx_frame_write+0xa6>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4f1c:	7e1a      	ldrb	r2, [r3, #24]
		}
		/* Dummy read since SPI RX is double buffered */
		while (!spi_is_ready_to_read(&master)) {
    4f1e:	4222      	tst	r2, r4
    4f20:	d0fc      	beq.n	4f1c <trx_frame_write+0xac>
    4f22:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    4f24:	4222      	tst	r2, r4
    4f26:	d014      	beq.n	4f52 <trx_frame_write+0xe2>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4f28:	8b5a      	ldrh	r2, [r3, #26]
    4f2a:	4222      	tst	r2, r4
    4f2c:	d004      	beq.n	4f38 <trx_frame_write+0xc8>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    4f2e:	8b5a      	ldrh	r2, [r3, #26]
    4f30:	4661      	mov	r1, ip
    4f32:	430a      	orrs	r2, r1
    4f34:	b292      	uxth	r2, r2
    4f36:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4f38:	4642      	mov	r2, r8
    4f3a:	2a01      	cmp	r2, #1
    4f3c:	d105      	bne.n	4f4a <trx_frame_write+0xda>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    4f3e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4f40:	05d2      	lsls	r2, r2, #23
    4f42:	0dd2      	lsrs	r2, r2, #23
    4f44:	4912      	ldr	r1, [pc, #72]	; (4f90 <trx_frame_write+0x120>)
    4f46:	800a      	strh	r2, [r1, #0]
    4f48:	e003      	b.n	4f52 <trx_frame_write+0xe2>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4f4a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4f4c:	b2d2      	uxtb	r2, r2
    4f4e:	4910      	ldr	r1, [pc, #64]	; (4f90 <trx_frame_write+0x120>)
    4f50:	800a      	strh	r2, [r1, #0]
    4f52:	3601      	adds	r6, #1
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
	}
	spi_read(&master, &dummy_read);
	while (length--) {
    4f54:	3d01      	subs	r5, #1
    4f56:	b2ed      	uxtb	r5, r5
    4f58:	2dff      	cmp	r5, #255	; 0xff
    4f5a:	d1d4      	bne.n	4f06 <trx_frame_write+0x96>
		}
		spi_read(&master, &dummy_read);
	}

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    4f5c:	4809      	ldr	r0, [pc, #36]	; (4f84 <trx_frame_write+0x114>)
    4f5e:	490a      	ldr	r1, [pc, #40]	; (4f88 <trx_frame_write+0x118>)
    4f60:	2200      	movs	r2, #0
    4f62:	4b0a      	ldr	r3, [pc, #40]	; (4f8c <trx_frame_write+0x11c>)
    4f64:	4798      	blx	r3
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    4f66:	464a      	mov	r2, r9
    4f68:	2a00      	cmp	r2, #0
    4f6a:	d005      	beq.n	4f78 <trx_frame_write+0x108>
		cpu_irq_enable();
    4f6c:	2201      	movs	r2, #1
    4f6e:	4b04      	ldr	r3, [pc, #16]	; (4f80 <trx_frame_write+0x110>)
    4f70:	701a      	strb	r2, [r3, #0]
    4f72:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
    4f76:	b662      	cpsie	i
	spi_deselect_device(AT86RFX_SPI, &SPI_AT86RFX_DEVICE);
#endif
	/*Restoring the interrupt status which was stored & enabling the global
	 *interrupt */
	LEAVE_TRX_CRITICAL_REGION();
}
    4f78:	bc0c      	pop	{r2, r3}
    4f7a:	4690      	mov	r8, r2
    4f7c:	4699      	mov	r9, r3
    4f7e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    4f80:	20000008 	.word	0x20000008
    4f84:	20000f74 	.word	0x20000f74
    4f88:	20000f38 	.word	0x20000f38
    4f8c:	00000c69 	.word	0x00000c69
    4f90:	20000f30 	.word	0x20000f30

00004f94 <trx_sram_write>:
 * @param addr Start address in the SRAM for the write operation
 * @param data Pointer to the data to be written into SRAM
 * @param length Number of bytes to be written into SRAM
 */
void trx_sram_write(uint8_t addr, uint8_t *data, uint8_t length)
{
    4f94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4f96:	464f      	mov	r7, r9
    4f98:	4646      	mov	r6, r8
    4f9a:	b4c0      	push	{r6, r7}
    4f9c:	1c07      	adds	r7, r0, #0
    4f9e:	1c0c      	adds	r4, r1, #0
    4fa0:	1c15      	adds	r5, r2, #0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    4fa2:	f3ef 8610 	mrs	r6, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
    4fa6:	4271      	negs	r1, r6
    4fa8:	4171      	adcs	r1, r6
    4faa:	4689      	mov	r9, r1
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
    4fac:	b672      	cpsid	i
    4fae:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    4fb2:	2200      	movs	r2, #0
    4fb4:	4b50      	ldr	r3, [pc, #320]	; (50f8 <trx_sram_write+0x164>)
    4fb6:	701a      	strb	r2, [r3, #0]
	 **/
	ENTER_TRX_CRITICAL_REGION();

#if SAMD || SAMR21
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    4fb8:	4e50      	ldr	r6, [pc, #320]	; (50fc <trx_sram_write+0x168>)
    4fba:	1c30      	adds	r0, r6, #0
    4fbc:	4950      	ldr	r1, [pc, #320]	; (5100 <trx_sram_write+0x16c>)
    4fbe:	2201      	movs	r2, #1
    4fc0:	4b50      	ldr	r3, [pc, #320]	; (5104 <trx_sram_write+0x170>)
    4fc2:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    4fc4:	6833      	ldr	r3, [r6, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4fc6:	2101      	movs	r1, #1
    4fc8:	7e1a      	ldrb	r2, [r3, #24]

	/* Send the command byte */
	temp = TRX_CMD_SW;

	/* Send the command byte */
	while (!spi_is_ready_to_write(&master)) {
    4fca:	420a      	tst	r2, r1
    4fcc:	d0fc      	beq.n	4fc8 <trx_sram_write+0x34>
    4fce:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    4fd0:	07d1      	lsls	r1, r2, #31
    4fd2:	d501      	bpl.n	4fd8 <trx_sram_write+0x44>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4fd4:	2240      	movs	r2, #64	; 0x40
    4fd6:	629a      	str	r2, [r3, #40]	; 0x28
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4fd8:	2102      	movs	r1, #2
    4fda:	7e1a      	ldrb	r2, [r3, #24]
	}
	spi_write(&master, temp);
	while (!spi_is_write_complete(&master)) {
    4fdc:	420a      	tst	r2, r1
    4fde:	d0fc      	beq.n	4fda <trx_sram_write+0x46>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4fe0:	2104      	movs	r1, #4
    4fe2:	7e1a      	ldrb	r2, [r3, #24]
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    4fe4:	420a      	tst	r2, r1
    4fe6:	d0fc      	beq.n	4fe2 <trx_sram_write+0x4e>
    4fe8:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    4fea:	0751      	lsls	r1, r2, #29
    4fec:	d514      	bpl.n	5018 <trx_sram_write+0x84>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4fee:	8b5a      	ldrh	r2, [r3, #26]
    4ff0:	0751      	lsls	r1, r2, #29
    4ff2:	d503      	bpl.n	4ffc <trx_sram_write+0x68>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    4ff4:	8b59      	ldrh	r1, [r3, #26]
    4ff6:	2204      	movs	r2, #4
    4ff8:	430a      	orrs	r2, r1
    4ffa:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4ffc:	4a3f      	ldr	r2, [pc, #252]	; (50fc <trx_sram_write+0x168>)
    4ffe:	7992      	ldrb	r2, [r2, #6]
    5000:	2a01      	cmp	r2, #1
    5002:	d105      	bne.n	5010 <trx_sram_write+0x7c>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    5004:	6a99      	ldr	r1, [r3, #40]	; 0x28
    5006:	05c9      	lsls	r1, r1, #23
    5008:	0dc9      	lsrs	r1, r1, #23
    500a:	4a3f      	ldr	r2, [pc, #252]	; (5108 <trx_sram_write+0x174>)
    500c:	8011      	strh	r1, [r2, #0]
    500e:	e003      	b.n	5018 <trx_sram_write+0x84>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    5010:	6a99      	ldr	r1, [r3, #40]	; 0x28
    5012:	b2c9      	uxtb	r1, r1
    5014:	4a3c      	ldr	r2, [pc, #240]	; (5108 <trx_sram_write+0x174>)
    5016:	8011      	strh	r1, [r2, #0]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    5018:	2101      	movs	r1, #1
    501a:	7e1a      	ldrb	r2, [r3, #24]
	}
	spi_read(&master, &dummy_read);

	/* Send the address from which the write operation should start */
	while (!spi_is_ready_to_write(&master)) {
    501c:	420a      	tst	r2, r1
    501e:	d0fc      	beq.n	501a <trx_sram_write+0x86>
    5020:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    5022:	07d1      	lsls	r1, r2, #31
    5024:	d500      	bpl.n	5028 <trx_sram_write+0x94>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    5026:	629f      	str	r7, [r3, #40]	; 0x28
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    5028:	2102      	movs	r1, #2
    502a:	7e1a      	ldrb	r2, [r3, #24]
	}
	spi_write(&master, addr);
	while (!spi_is_write_complete(&master)) {
    502c:	420a      	tst	r2, r1
    502e:	d0fc      	beq.n	502a <trx_sram_write+0x96>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    5030:	2104      	movs	r1, #4
    5032:	7e1a      	ldrb	r2, [r3, #24]
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    5034:	420a      	tst	r2, r1
    5036:	d0fc      	beq.n	5032 <trx_sram_write+0x9e>
    5038:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    503a:	0751      	lsls	r1, r2, #29
    503c:	d50f      	bpl.n	505e <trx_sram_write+0xca>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    503e:	8b5a      	ldrh	r2, [r3, #26]
    5040:	0751      	lsls	r1, r2, #29
    5042:	d503      	bpl.n	504c <trx_sram_write+0xb8>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    5044:	8b59      	ldrh	r1, [r3, #26]
    5046:	2204      	movs	r2, #4
    5048:	430a      	orrs	r2, r1
    504a:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    504c:	4a2b      	ldr	r2, [pc, #172]	; (50fc <trx_sram_write+0x168>)
    504e:	7992      	ldrb	r2, [r2, #6]
    5050:	2a01      	cmp	r2, #1
    5052:	d10e      	bne.n	5072 <trx_sram_write+0xde>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    5054:	6a99      	ldr	r1, [r3, #40]	; 0x28
    5056:	05c9      	lsls	r1, r1, #23
    5058:	0dc9      	lsrs	r1, r1, #23
    505a:	4a2b      	ldr	r2, [pc, #172]	; (5108 <trx_sram_write+0x174>)
    505c:	8011      	strh	r1, [r2, #0]
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    505e:	4a27      	ldr	r2, [pc, #156]	; (50fc <trx_sram_write+0x168>)
    5060:	7992      	ldrb	r2, [r2, #6]
    5062:	4690      	mov	r8, r2
    5064:	1c26      	adds	r6, r4, #0
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    5066:	2701      	movs	r7, #1
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    5068:	2102      	movs	r1, #2
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    506a:	2404      	movs	r4, #4

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    506c:	2204      	movs	r2, #4
    506e:	4694      	mov	ip, r2
    5070:	e02b      	b.n	50ca <trx_sram_write+0x136>

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    5072:	6a99      	ldr	r1, [r3, #40]	; 0x28
    5074:	b2c9      	uxtb	r1, r1
    5076:	4a24      	ldr	r2, [pc, #144]	; (5108 <trx_sram_write+0x174>)
    5078:	8011      	strh	r1, [r2, #0]
    507a:	e7f0      	b.n	505e <trx_sram_write+0xca>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    507c:	7e18      	ldrb	r0, [r3, #24]
	}
	spi_read(&master, &dummy_read);

	while (length--) {
		while (!spi_is_ready_to_write(&master)) {
    507e:	4238      	tst	r0, r7
    5080:	d0fc      	beq.n	507c <trx_sram_write+0xe8>
		}
		spi_write(&master, *data++);
    5082:	7832      	ldrb	r2, [r6, #0]
    5084:	7e18      	ldrb	r0, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    5086:	4238      	tst	r0, r7
    5088:	d000      	beq.n	508c <trx_sram_write+0xf8>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    508a:	629a      	str	r2, [r3, #40]	; 0x28
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    508c:	7e18      	ldrb	r0, [r3, #24]
		while (!spi_is_write_complete(&master)) {
    508e:	4208      	tst	r0, r1
    5090:	d0fc      	beq.n	508c <trx_sram_write+0xf8>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    5092:	7e18      	ldrb	r0, [r3, #24]
		}
		/* Dummy read since SPI RX is double buffered */
		while (!spi_is_ready_to_read(&master)) {
    5094:	4220      	tst	r0, r4
    5096:	d0fc      	beq.n	5092 <trx_sram_write+0xfe>
    5098:	7e18      	ldrb	r0, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    509a:	4220      	tst	r0, r4
    509c:	d014      	beq.n	50c8 <trx_sram_write+0x134>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    509e:	8b58      	ldrh	r0, [r3, #26]
    50a0:	4220      	tst	r0, r4
    50a2:	d004      	beq.n	50ae <trx_sram_write+0x11a>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    50a4:	8b58      	ldrh	r0, [r3, #26]
    50a6:	4662      	mov	r2, ip
    50a8:	4310      	orrs	r0, r2
    50aa:	b280      	uxth	r0, r0
    50ac:	8358      	strh	r0, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    50ae:	4642      	mov	r2, r8
    50b0:	2a01      	cmp	r2, #1
    50b2:	d105      	bne.n	50c0 <trx_sram_write+0x12c>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    50b4:	6a98      	ldr	r0, [r3, #40]	; 0x28
    50b6:	05c0      	lsls	r0, r0, #23
    50b8:	0dc0      	lsrs	r0, r0, #23
    50ba:	4a13      	ldr	r2, [pc, #76]	; (5108 <trx_sram_write+0x174>)
    50bc:	8010      	strh	r0, [r2, #0]
    50be:	e003      	b.n	50c8 <trx_sram_write+0x134>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    50c0:	6a98      	ldr	r0, [r3, #40]	; 0x28
    50c2:	b2c0      	uxtb	r0, r0
    50c4:	4a10      	ldr	r2, [pc, #64]	; (5108 <trx_sram_write+0x174>)
    50c6:	8010      	strh	r0, [r2, #0]
    50c8:	3601      	adds	r6, #1
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
	}
	spi_read(&master, &dummy_read);

	while (length--) {
    50ca:	3d01      	subs	r5, #1
    50cc:	b2ed      	uxtb	r5, r5
    50ce:	2dff      	cmp	r5, #255	; 0xff
    50d0:	d1d4      	bne.n	507c <trx_sram_write+0xe8>
		}
		spi_read(&master, &dummy_read);
	}

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    50d2:	480a      	ldr	r0, [pc, #40]	; (50fc <trx_sram_write+0x168>)
    50d4:	490a      	ldr	r1, [pc, #40]	; (5100 <trx_sram_write+0x16c>)
    50d6:	2200      	movs	r2, #0
    50d8:	4b0a      	ldr	r3, [pc, #40]	; (5104 <trx_sram_write+0x170>)
    50da:	4798      	blx	r3
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    50dc:	464b      	mov	r3, r9
    50de:	2b00      	cmp	r3, #0
    50e0:	d005      	beq.n	50ee <trx_sram_write+0x15a>
		cpu_irq_enable();
    50e2:	2201      	movs	r2, #1
    50e4:	4b04      	ldr	r3, [pc, #16]	; (50f8 <trx_sram_write+0x164>)
    50e6:	701a      	strb	r2, [r3, #0]
    50e8:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
    50ec:	b662      	cpsie	i
	spi_deselect_device(AT86RFX_SPI, &SPI_AT86RFX_DEVICE);
#endif
	/*Restoring the interrupt status which was stored & enabling the global
	 *interrupt */
	LEAVE_TRX_CRITICAL_REGION();
}
    50ee:	bc0c      	pop	{r2, r3}
    50f0:	4690      	mov	r8, r2
    50f2:	4699      	mov	r9, r3
    50f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    50f6:	46c0      	nop			; (mov r8, r8)
    50f8:	20000008 	.word	0x20000008
    50fc:	20000f74 	.word	0x20000f74
    5100:	20000f38 	.word	0x20000f38
    5104:	00000c69 	.word	0x00000c69
    5108:	20000f30 	.word	0x20000f30

0000510c <trx_sram_read>:
 * @param[in] addr Start address in SRAM for read operation
 * @param[out] data Pointer to the location where data stored
 * @param[in] length Number of bytes to be read from SRAM
 */
void trx_sram_read(uint8_t addr, uint8_t *data, uint8_t length)
{
    510c:	b5f0      	push	{r4, r5, r6, r7, lr}
    510e:	465f      	mov	r7, fp
    5110:	4656      	mov	r6, sl
    5112:	464d      	mov	r5, r9
    5114:	4644      	mov	r4, r8
    5116:	b4f0      	push	{r4, r5, r6, r7}
    5118:	b083      	sub	sp, #12
    511a:	1c05      	adds	r5, r0, #0
    511c:	1c0e      	adds	r6, r1, #0
    511e:	1c14      	adds	r4, r2, #0
	delay_us(1); /* wap_rf4ce */
    5120:	2001      	movs	r0, #1
    5122:	4b5b      	ldr	r3, [pc, #364]	; (5290 <trx_sram_read+0x184>)
    5124:	4798      	blx	r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    5126:	f3ef 8710 	mrs	r7, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
    512a:	4279      	negs	r1, r7
    512c:	4179      	adcs	r1, r7
    512e:	9101      	str	r1, [sp, #4]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
    5130:	b672      	cpsid	i
    5132:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    5136:	2200      	movs	r2, #0
    5138:	4b56      	ldr	r3, [pc, #344]	; (5294 <trx_sram_read+0x188>)
    513a:	701a      	strb	r2, [r3, #0]
	 **/
	ENTER_TRX_CRITICAL_REGION();
#if SAMD || SAMR21
	uint16_t temp;
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    513c:	4f56      	ldr	r7, [pc, #344]	; (5298 <trx_sram_read+0x18c>)
    513e:	1c38      	adds	r0, r7, #0
    5140:	4956      	ldr	r1, [pc, #344]	; (529c <trx_sram_read+0x190>)
    5142:	2201      	movs	r2, #1
    5144:	4b56      	ldr	r3, [pc, #344]	; (52a0 <trx_sram_read+0x194>)
    5146:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    5148:	683b      	ldr	r3, [r7, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    514a:	2101      	movs	r1, #1
    514c:	7e1a      	ldrb	r2, [r3, #24]

	temp = TRX_CMD_SR;

	/* Send the command byte */
	while (!spi_is_ready_to_write(&master)) {
    514e:	420a      	tst	r2, r1
    5150:	d0fc      	beq.n	514c <trx_sram_read+0x40>
    5152:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    5154:	07d1      	lsls	r1, r2, #31
    5156:	d501      	bpl.n	515c <trx_sram_read+0x50>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    5158:	2200      	movs	r2, #0
    515a:	629a      	str	r2, [r3, #40]	; 0x28
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    515c:	2102      	movs	r1, #2
    515e:	7e1a      	ldrb	r2, [r3, #24]
	}
	spi_write(&master, temp);
	while (!spi_is_write_complete(&master)) {
    5160:	420a      	tst	r2, r1
    5162:	d0fc      	beq.n	515e <trx_sram_read+0x52>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    5164:	2204      	movs	r2, #4
    5166:	7e19      	ldrb	r1, [r3, #24]
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    5168:	4211      	tst	r1, r2
    516a:	d0fc      	beq.n	5166 <trx_sram_read+0x5a>
    516c:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    516e:	0751      	lsls	r1, r2, #29
    5170:	d514      	bpl.n	519c <trx_sram_read+0x90>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    5172:	8b5a      	ldrh	r2, [r3, #26]
    5174:	0751      	lsls	r1, r2, #29
    5176:	d503      	bpl.n	5180 <trx_sram_read+0x74>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    5178:	8b59      	ldrh	r1, [r3, #26]
    517a:	2204      	movs	r2, #4
    517c:	430a      	orrs	r2, r1
    517e:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    5180:	4a45      	ldr	r2, [pc, #276]	; (5298 <trx_sram_read+0x18c>)
    5182:	7992      	ldrb	r2, [r2, #6]
    5184:	2a01      	cmp	r2, #1
    5186:	d105      	bne.n	5194 <trx_sram_read+0x88>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    5188:	6a99      	ldr	r1, [r3, #40]	; 0x28
    518a:	05c9      	lsls	r1, r1, #23
    518c:	0dc9      	lsrs	r1, r1, #23
    518e:	4a45      	ldr	r2, [pc, #276]	; (52a4 <trx_sram_read+0x198>)
    5190:	8011      	strh	r1, [r2, #0]
    5192:	e003      	b.n	519c <trx_sram_read+0x90>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    5194:	6a99      	ldr	r1, [r3, #40]	; 0x28
    5196:	b2c9      	uxtb	r1, r1
    5198:	4a42      	ldr	r2, [pc, #264]	; (52a4 <trx_sram_read+0x198>)
    519a:	8011      	strh	r1, [r2, #0]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    519c:	2201      	movs	r2, #1
    519e:	7e19      	ldrb	r1, [r3, #24]
	}
	spi_read(&master, &dummy_read);

	/* Send the address from which the read operation should start */
	while (!spi_is_ready_to_write(&master)) {
    51a0:	4211      	tst	r1, r2
    51a2:	d0fc      	beq.n	519e <trx_sram_read+0x92>
    51a4:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    51a6:	07d1      	lsls	r1, r2, #31
    51a8:	d500      	bpl.n	51ac <trx_sram_read+0xa0>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    51aa:	629d      	str	r5, [r3, #40]	; 0x28
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    51ac:	2202      	movs	r2, #2
    51ae:	7e19      	ldrb	r1, [r3, #24]
	}
	spi_write(&master, addr);
	while (!spi_is_write_complete(&master)) {
    51b0:	4211      	tst	r1, r2
    51b2:	d0fc      	beq.n	51ae <trx_sram_read+0xa2>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    51b4:	2204      	movs	r2, #4
    51b6:	7e19      	ldrb	r1, [r3, #24]
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    51b8:	4211      	tst	r1, r2
    51ba:	d0fc      	beq.n	51b6 <trx_sram_read+0xaa>
    51bc:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    51be:	0751      	lsls	r1, r2, #29
    51c0:	d50f      	bpl.n	51e2 <trx_sram_read+0xd6>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    51c2:	8b5a      	ldrh	r2, [r3, #26]
    51c4:	0751      	lsls	r1, r2, #29
    51c6:	d503      	bpl.n	51d0 <trx_sram_read+0xc4>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    51c8:	8b59      	ldrh	r1, [r3, #26]
    51ca:	2204      	movs	r2, #4
    51cc:	430a      	orrs	r2, r1
    51ce:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    51d0:	4a31      	ldr	r2, [pc, #196]	; (5298 <trx_sram_read+0x18c>)
    51d2:	7992      	ldrb	r2, [r2, #6]
    51d4:	2a01      	cmp	r2, #1
    51d6:	d109      	bne.n	51ec <trx_sram_read+0xe0>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    51d8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    51da:	05d2      	lsls	r2, r2, #23
    51dc:	0dd2      	lsrs	r2, r2, #23
    51de:	4b31      	ldr	r3, [pc, #196]	; (52a4 <trx_sram_read+0x198>)
    51e0:	801a      	strh	r2, [r3, #0]
	}
	spi_read(&master, &dummy_read);

	/* Upload the received byte in the user provided location */
	while (length--) {
    51e2:	1e63      	subs	r3, r4, #1
    51e4:	b2db      	uxtb	r3, r3
    51e6:	2c00      	cmp	r4, #0
    51e8:	d105      	bne.n	51f6 <trx_sram_read+0xea>
    51ea:	e03b      	b.n	5264 <trx_sram_read+0x158>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    51ec:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    51ee:	b2d2      	uxtb	r2, r2
    51f0:	4b2c      	ldr	r3, [pc, #176]	; (52a4 <trx_sram_read+0x198>)
    51f2:	801a      	strh	r2, [r3, #0]
    51f4:	e7f5      	b.n	51e2 <trx_sram_read+0xd6>
    51f6:	3301      	adds	r3, #1
    51f8:	199b      	adds	r3, r3, r6
    51fa:	4699      	mov	r9, r3
    51fc:	2100      	movs	r1, #0
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    51fe:	4a26      	ldr	r2, [pc, #152]	; (5298 <trx_sram_read+0x18c>)
    5200:	4690      	mov	r8, r2

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    5202:	2401      	movs	r4, #1
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    5204:	468a      	mov	sl, r1
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    5206:	2502      	movs	r5, #2
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    5208:	2004      	movs	r0, #4
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    520a:	1c17      	adds	r7, r2, #0

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    520c:	2204      	movs	r2, #4
    520e:	4693      	mov	fp, r2
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    5210:	4642      	mov	r2, r8
    5212:	6813      	ldr	r3, [r2, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    5214:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_write(&master)) {
    5216:	4222      	tst	r2, r4
    5218:	d0fc      	beq.n	5214 <trx_sram_read+0x108>
    521a:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    521c:	4222      	tst	r2, r4
    521e:	d001      	beq.n	5224 <trx_sram_read+0x118>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    5220:	4652      	mov	r2, sl
    5222:	629a      	str	r2, [r3, #40]	; 0x28
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    5224:	7e1a      	ldrb	r2, [r3, #24]
		}
		spi_write(&master, 0);
		while (!spi_is_write_complete(&master)) {
    5226:	422a      	tst	r2, r5
    5228:	d0fc      	beq.n	5224 <trx_sram_read+0x118>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    522a:	7e1a      	ldrb	r2, [r3, #24]
		}
		/* Dummy read since SPI RX is double buffered */
		while (!spi_is_ready_to_read(&master)) {
    522c:	4202      	tst	r2, r0
    522e:	d0fc      	beq.n	522a <trx_sram_read+0x11e>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    5230:	683b      	ldr	r3, [r7, #0]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    5232:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    5234:	4202      	tst	r2, r0
    5236:	d011      	beq.n	525c <trx_sram_read+0x150>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    5238:	8b5a      	ldrh	r2, [r3, #26]
    523a:	4202      	tst	r2, r0
    523c:	d004      	beq.n	5248 <trx_sram_read+0x13c>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    523e:	8b5a      	ldrh	r2, [r3, #26]
    5240:	4659      	mov	r1, fp
    5242:	430a      	orrs	r2, r1
    5244:	b292      	uxth	r2, r2
    5246:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    5248:	4913      	ldr	r1, [pc, #76]	; (5298 <trx_sram_read+0x18c>)
    524a:	798a      	ldrb	r2, [r1, #6]
    524c:	2a01      	cmp	r2, #1
    524e:	d103      	bne.n	5258 <trx_sram_read+0x14c>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    5250:	6a99      	ldr	r1, [r3, #40]	; 0x28
    5252:	05c9      	lsls	r1, r1, #23
    5254:	0dc9      	lsrs	r1, r1, #23
    5256:	e001      	b.n	525c <trx_sram_read+0x150>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    5258:	6a99      	ldr	r1, [r3, #40]	; 0x28
    525a:	b2c9      	uxtb	r1, r1
		}
		spi_read(&master, &temp);
		*data = temp;
    525c:	7031      	strb	r1, [r6, #0]
		data++;
    525e:	3601      	adds	r6, #1
	while (!spi_is_ready_to_read(&master)) {
	}
	spi_read(&master, &dummy_read);

	/* Upload the received byte in the user provided location */
	while (length--) {
    5260:	454e      	cmp	r6, r9
    5262:	d1d5      	bne.n	5210 <trx_sram_read+0x104>
		*data = temp;
		data++;
	}

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    5264:	480c      	ldr	r0, [pc, #48]	; (5298 <trx_sram_read+0x18c>)
    5266:	490d      	ldr	r1, [pc, #52]	; (529c <trx_sram_read+0x190>)
    5268:	2200      	movs	r2, #0
    526a:	4b0d      	ldr	r3, [pc, #52]	; (52a0 <trx_sram_read+0x194>)
    526c:	4798      	blx	r3
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    526e:	9a01      	ldr	r2, [sp, #4]
    5270:	2a00      	cmp	r2, #0
    5272:	d005      	beq.n	5280 <trx_sram_read+0x174>
		cpu_irq_enable();
    5274:	2201      	movs	r2, #1
    5276:	4b07      	ldr	r3, [pc, #28]	; (5294 <trx_sram_read+0x188>)
    5278:	701a      	strb	r2, [r3, #0]
    527a:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
    527e:	b662      	cpsie	i
	spi_deselect_device(AT86RFX_SPI, &SPI_AT86RFX_DEVICE);
#endif
	/*Restoring the interrupt status which was stored & enabling the global
	 *interrupt */
	LEAVE_TRX_CRITICAL_REGION();
}
    5280:	b003      	add	sp, #12
    5282:	bc3c      	pop	{r2, r3, r4, r5}
    5284:	4690      	mov	r8, r2
    5286:	4699      	mov	r9, r3
    5288:	46a2      	mov	sl, r4
    528a:	46ab      	mov	fp, r5
    528c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    528e:	46c0      	nop			; (mov r8, r8)
    5290:	0000014d 	.word	0x0000014d
    5294:	20000008 	.word	0x20000008
    5298:	20000f74 	.word	0x20000f74
    529c:	20000f38 	.word	0x20000f38
    52a0:	00000c69 	.word	0x00000c69
    52a4:	20000f30 	.word	0x20000f30

000052a8 <trx_aes_wrrd>:
 * @param addr Start address in the SRAM for the write operation
 * @param idata Pointer to the data written/read into/from SRAM
 * @param length Number of bytes written/read into/from SRAM
 */
void trx_aes_wrrd(uint8_t addr, uint8_t *idata, uint8_t length)
{
    52a8:	b5f0      	push	{r4, r5, r6, r7, lr}
    52aa:	465f      	mov	r7, fp
    52ac:	4656      	mov	r6, sl
    52ae:	464d      	mov	r5, r9
    52b0:	4644      	mov	r4, r8
    52b2:	b4f0      	push	{r4, r5, r6, r7}
    52b4:	b083      	sub	sp, #12
    52b6:	1c05      	adds	r5, r0, #0
    52b8:	4688      	mov	r8, r1
    52ba:	1c14      	adds	r4, r2, #0
#if SAMD || SAMR21
	uint16_t odata_var = 0;
#endif
	uint8_t temp;

	delay_us(1); /* wap_rf4ce */
    52bc:	2001      	movs	r0, #1
    52be:	4b83      	ldr	r3, [pc, #524]	; (54cc <trx_aes_wrrd+0x224>)
    52c0:	4798      	blx	r3

	ENTER_TRX_REGION();
    52c2:	2000      	movs	r0, #0
    52c4:	2100      	movs	r1, #0
    52c6:	4b82      	ldr	r3, [pc, #520]	; (54d0 <trx_aes_wrrd+0x228>)
    52c8:	4798      	blx	r3
		/* wait until SPI gets available */
	}
#endif
#if SAMD || SAMR21
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    52ca:	4e82      	ldr	r6, [pc, #520]	; (54d4 <trx_aes_wrrd+0x22c>)
    52cc:	1c30      	adds	r0, r6, #0
    52ce:	4982      	ldr	r1, [pc, #520]	; (54d8 <trx_aes_wrrd+0x230>)
    52d0:	2201      	movs	r2, #1
    52d2:	4b82      	ldr	r3, [pc, #520]	; (54dc <trx_aes_wrrd+0x234>)
    52d4:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    52d6:	6833      	ldr	r3, [r6, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    52d8:	2101      	movs	r1, #1
    52da:	7e1a      	ldrb	r2, [r3, #24]

	/* Send the command byte */
	temp = TRX_CMD_SW;

	while (!spi_is_ready_to_write(&master)) {
    52dc:	420a      	tst	r2, r1
    52de:	d0fc      	beq.n	52da <trx_aes_wrrd+0x32>
    52e0:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    52e2:	07d0      	lsls	r0, r2, #31
    52e4:	d501      	bpl.n	52ea <trx_aes_wrrd+0x42>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    52e6:	2240      	movs	r2, #64	; 0x40
    52e8:	629a      	str	r2, [r3, #40]	; 0x28
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    52ea:	2102      	movs	r1, #2
    52ec:	7e1a      	ldrb	r2, [r3, #24]
	}
	spi_write(&master, temp);
	while (!spi_is_write_complete(&master)) {
    52ee:	420a      	tst	r2, r1
    52f0:	d0fc      	beq.n	52ec <trx_aes_wrrd+0x44>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    52f2:	2104      	movs	r1, #4
    52f4:	7e1a      	ldrb	r2, [r3, #24]
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    52f6:	420a      	tst	r2, r1
    52f8:	d0fc      	beq.n	52f4 <trx_aes_wrrd+0x4c>
    52fa:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    52fc:	0751      	lsls	r1, r2, #29
    52fe:	d514      	bpl.n	532a <trx_aes_wrrd+0x82>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    5300:	8b5a      	ldrh	r2, [r3, #26]
    5302:	0756      	lsls	r6, r2, #29
    5304:	d503      	bpl.n	530e <trx_aes_wrrd+0x66>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    5306:	8b59      	ldrh	r1, [r3, #26]
    5308:	2204      	movs	r2, #4
    530a:	430a      	orrs	r2, r1
    530c:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    530e:	4a71      	ldr	r2, [pc, #452]	; (54d4 <trx_aes_wrrd+0x22c>)
    5310:	7992      	ldrb	r2, [r2, #6]
    5312:	2a01      	cmp	r2, #1
    5314:	d105      	bne.n	5322 <trx_aes_wrrd+0x7a>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    5316:	6a99      	ldr	r1, [r3, #40]	; 0x28
    5318:	05c9      	lsls	r1, r1, #23
    531a:	0dc9      	lsrs	r1, r1, #23
    531c:	4a70      	ldr	r2, [pc, #448]	; (54e0 <trx_aes_wrrd+0x238>)
    531e:	8011      	strh	r1, [r2, #0]
    5320:	e003      	b.n	532a <trx_aes_wrrd+0x82>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    5322:	6a99      	ldr	r1, [r3, #40]	; 0x28
    5324:	b2c9      	uxtb	r1, r1
    5326:	4a6e      	ldr	r2, [pc, #440]	; (54e0 <trx_aes_wrrd+0x238>)
    5328:	8011      	strh	r1, [r2, #0]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    532a:	2101      	movs	r1, #1
    532c:	7e1a      	ldrb	r2, [r3, #24]
	}
	spi_read(&master, &dummy_read);

	/* write SRAM start address */
	while (!spi_is_ready_to_write(&master)) {
    532e:	420a      	tst	r2, r1
    5330:	d0fc      	beq.n	532c <trx_aes_wrrd+0x84>
    5332:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    5334:	07d0      	lsls	r0, r2, #31
    5336:	d500      	bpl.n	533a <trx_aes_wrrd+0x92>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    5338:	629d      	str	r5, [r3, #40]	; 0x28
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    533a:	2102      	movs	r1, #2
    533c:	7e1a      	ldrb	r2, [r3, #24]
	}
	spi_write(&master, addr);
	while (!spi_is_write_complete(&master)) {
    533e:	420a      	tst	r2, r1
    5340:	d0fc      	beq.n	533c <trx_aes_wrrd+0x94>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    5342:	2204      	movs	r2, #4
    5344:	7e19      	ldrb	r1, [r3, #24]
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    5346:	4211      	tst	r1, r2
    5348:	d0fc      	beq.n	5344 <trx_aes_wrrd+0x9c>
    534a:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    534c:	0751      	lsls	r1, r2, #29
    534e:	d514      	bpl.n	537a <trx_aes_wrrd+0xd2>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    5350:	8b5a      	ldrh	r2, [r3, #26]
    5352:	0756      	lsls	r6, r2, #29
    5354:	d503      	bpl.n	535e <trx_aes_wrrd+0xb6>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    5356:	8b59      	ldrh	r1, [r3, #26]
    5358:	2204      	movs	r2, #4
    535a:	430a      	orrs	r2, r1
    535c:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    535e:	4a5d      	ldr	r2, [pc, #372]	; (54d4 <trx_aes_wrrd+0x22c>)
    5360:	7992      	ldrb	r2, [r2, #6]
    5362:	2a01      	cmp	r2, #1
    5364:	d105      	bne.n	5372 <trx_aes_wrrd+0xca>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    5366:	6a99      	ldr	r1, [r3, #40]	; 0x28
    5368:	05c9      	lsls	r1, r1, #23
    536a:	0dc9      	lsrs	r1, r1, #23
    536c:	4a5c      	ldr	r2, [pc, #368]	; (54e0 <trx_aes_wrrd+0x238>)
    536e:	8011      	strh	r1, [r2, #0]
    5370:	e003      	b.n	537a <trx_aes_wrrd+0xd2>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    5372:	6a99      	ldr	r1, [r3, #40]	; 0x28
    5374:	b2c9      	uxtb	r1, r1
    5376:	4a5a      	ldr	r2, [pc, #360]	; (54e0 <trx_aes_wrrd+0x238>)
    5378:	8011      	strh	r1, [r2, #0]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    537a:	2201      	movs	r2, #1
    537c:	7e19      	ldrb	r1, [r3, #24]

	/* now transfer data */
	odata = idata;

	/* write data byte 0 - the obtained value in SPDR is meaningless */
	while (!spi_is_ready_to_write(&master)) {
    537e:	4211      	tst	r1, r2
    5380:	d0fc      	beq.n	537c <trx_aes_wrrd+0xd4>
	}
	spi_write(&master, *idata++);
    5382:	4640      	mov	r0, r8
    5384:	7801      	ldrb	r1, [r0, #0]
    5386:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    5388:	07d6      	lsls	r6, r2, #31
    538a:	d500      	bpl.n	538e <trx_aes_wrrd+0xe6>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    538c:	6299      	str	r1, [r3, #40]	; 0x28
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    538e:	2202      	movs	r2, #2
    5390:	7e19      	ldrb	r1, [r3, #24]
	while (!spi_is_write_complete(&master)) {
    5392:	4211      	tst	r1, r2
    5394:	d0fc      	beq.n	5390 <trx_aes_wrrd+0xe8>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    5396:	2204      	movs	r2, #4
    5398:	7e19      	ldrb	r1, [r3, #24]
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    539a:	4211      	tst	r1, r2
    539c:	d0fc      	beq.n	5398 <trx_aes_wrrd+0xf0>
    539e:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    53a0:	0750      	lsls	r0, r2, #29
    53a2:	d50f      	bpl.n	53c4 <trx_aes_wrrd+0x11c>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    53a4:	8b5a      	ldrh	r2, [r3, #26]
    53a6:	0751      	lsls	r1, r2, #29
    53a8:	d503      	bpl.n	53b2 <trx_aes_wrrd+0x10a>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    53aa:	8b59      	ldrh	r1, [r3, #26]
    53ac:	2204      	movs	r2, #4
    53ae:	430a      	orrs	r2, r1
    53b0:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    53b2:	4a48      	ldr	r2, [pc, #288]	; (54d4 <trx_aes_wrrd+0x22c>)
    53b4:	7992      	ldrb	r2, [r2, #6]
    53b6:	2a01      	cmp	r2, #1
    53b8:	d108      	bne.n	53cc <trx_aes_wrrd+0x124>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    53ba:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    53bc:	05d2      	lsls	r2, r2, #23
    53be:	0dd2      	lsrs	r2, r2, #23
    53c0:	4b47      	ldr	r3, [pc, #284]	; (54e0 <trx_aes_wrrd+0x238>)
    53c2:	801a      	strh	r2, [r3, #0]
	}
	spi_read(&master, &dummy_read);

	/* Reading Spi Data for the length specified */
	while (length > 0) {
    53c4:	2100      	movs	r1, #0
    53c6:	2c00      	cmp	r4, #0
    53c8:	d047      	beq.n	545a <trx_aes_wrrd+0x1b2>
    53ca:	e004      	b.n	53d6 <trx_aes_wrrd+0x12e>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    53cc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    53ce:	b2d2      	uxtb	r2, r2
    53d0:	4b43      	ldr	r3, [pc, #268]	; (54e0 <trx_aes_wrrd+0x238>)
    53d2:	801a      	strh	r2, [r3, #0]
    53d4:	e7f6      	b.n	53c4 <trx_aes_wrrd+0x11c>
    53d6:	4645      	mov	r5, r8
    53d8:	3c01      	subs	r4, #1
    53da:	b2e4      	uxtb	r4, r4
    53dc:	9401      	str	r4, [sp, #4]
    53de:	1c23      	adds	r3, r4, #0
    53e0:	4443      	add	r3, r8
    53e2:	3301      	adds	r3, #1
    53e4:	469b      	mov	fp, r3
    53e6:	2100      	movs	r1, #0
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    53e8:	4b3a      	ldr	r3, [pc, #232]	; (54d4 <trx_aes_wrrd+0x22c>)
    53ea:	469a      	mov	sl, r3

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    53ec:	2001      	movs	r0, #1
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    53ee:	2402      	movs	r4, #2
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    53f0:	2204      	movs	r2, #4
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    53f2:	4699      	mov	r9, r3

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    53f4:	465f      	mov	r7, fp
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    53f6:	4656      	mov	r6, sl
    53f8:	6833      	ldr	r3, [r6, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    53fa:	7e1e      	ldrb	r6, [r3, #24]
		while (!spi_is_ready_to_write(&master)) {
    53fc:	4206      	tst	r6, r0
    53fe:	d0fc      	beq.n	53fa <trx_aes_wrrd+0x152>
    5400:	46ac      	mov	ip, r5
		}
		spi_write(&master, *idata++);
    5402:	786e      	ldrb	r6, [r5, #1]
    5404:	46b3      	mov	fp, r6
    5406:	7e1e      	ldrb	r6, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    5408:	4206      	tst	r6, r0
    540a:	d001      	beq.n	5410 <trx_aes_wrrd+0x168>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    540c:	465e      	mov	r6, fp
    540e:	629e      	str	r6, [r3, #40]	; 0x28
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    5410:	7e1e      	ldrb	r6, [r3, #24]
		while (!spi_is_write_complete(&master)) {
    5412:	4226      	tst	r6, r4
    5414:	d0fc      	beq.n	5410 <trx_aes_wrrd+0x168>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    5416:	7e1e      	ldrb	r6, [r3, #24]
		}
		while (!spi_is_ready_to_read(&master)) {
    5418:	4216      	tst	r6, r2
    541a:	d0fc      	beq.n	5416 <trx_aes_wrrd+0x16e>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    541c:	464e      	mov	r6, r9
    541e:	6833      	ldr	r3, [r6, #0]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    5420:	7e1e      	ldrb	r6, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    5422:	4216      	tst	r6, r2
    5424:	d011      	beq.n	544a <trx_aes_wrrd+0x1a2>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    5426:	8b59      	ldrh	r1, [r3, #26]
    5428:	4211      	tst	r1, r2
    542a:	d004      	beq.n	5436 <trx_aes_wrrd+0x18e>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    542c:	8b59      	ldrh	r1, [r3, #26]
    542e:	2604      	movs	r6, #4
    5430:	4331      	orrs	r1, r6
    5432:	b289      	uxth	r1, r1
    5434:	8359      	strh	r1, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    5436:	4e27      	ldr	r6, [pc, #156]	; (54d4 <trx_aes_wrrd+0x22c>)
    5438:	79b1      	ldrb	r1, [r6, #6]
    543a:	2901      	cmp	r1, #1
    543c:	d103      	bne.n	5446 <trx_aes_wrrd+0x19e>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    543e:	6a99      	ldr	r1, [r3, #40]	; 0x28
    5440:	05c9      	lsls	r1, r1, #23
    5442:	0dc9      	lsrs	r1, r1, #23
    5444:	e001      	b.n	544a <trx_aes_wrrd+0x1a2>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    5446:	6a99      	ldr	r1, [r3, #40]	; 0x28
    5448:	b2c9      	uxtb	r1, r1
		}

#if SAMD || SAMR21
		spi_read(&master, &odata_var);
		*odata++ = (uint8_t)odata_var;
    544a:	4663      	mov	r3, ip
    544c:	7019      	strb	r1, [r3, #0]
    544e:	3501      	adds	r5, #1
	while (!spi_is_ready_to_read(&master)) {
	}
	spi_read(&master, &dummy_read);

	/* Reading Spi Data for the length specified */
	while (length > 0) {
    5450:	42bd      	cmp	r5, r7
    5452:	d1d0      	bne.n	53f6 <trx_aes_wrrd+0x14e>
    5454:	9b01      	ldr	r3, [sp, #4]
    5456:	3301      	adds	r3, #1
    5458:	4498      	add	r8, r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    545a:	4b1e      	ldr	r3, [pc, #120]	; (54d4 <trx_aes_wrrd+0x22c>)
    545c:	681b      	ldr	r3, [r3, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    545e:	2001      	movs	r0, #1
    5460:	7e1a      	ldrb	r2, [r3, #24]
#endif
		length--;
	}

	/* To get the last data byte, write some dummy byte */
	while (!spi_is_ready_to_write(&master)) {
    5462:	4202      	tst	r2, r0
    5464:	d0fc      	beq.n	5460 <trx_aes_wrrd+0x1b8>
    5466:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    5468:	07d6      	lsls	r6, r2, #31
    546a:	d501      	bpl.n	5470 <trx_aes_wrrd+0x1c8>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    546c:	2200      	movs	r2, #0
    546e:	629a      	str	r2, [r3, #40]	; 0x28
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    5470:	2002      	movs	r0, #2
    5472:	7e1a      	ldrb	r2, [r3, #24]
	}
	spi_write(&master, 0);
	while (!spi_is_write_complete(&master)) {
    5474:	4202      	tst	r2, r0
    5476:	d0fc      	beq.n	5472 <trx_aes_wrrd+0x1ca>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    5478:	2004      	movs	r0, #4
    547a:	7e1a      	ldrb	r2, [r3, #24]
	}
	while (!spi_is_ready_to_read(&master)) {
    547c:	4202      	tst	r2, r0
    547e:	d0fc      	beq.n	547a <trx_aes_wrrd+0x1d2>
    5480:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    5482:	0750      	lsls	r0, r2, #29
    5484:	d510      	bpl.n	54a8 <trx_aes_wrrd+0x200>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    5486:	8b5a      	ldrh	r2, [r3, #26]
    5488:	0751      	lsls	r1, r2, #29
    548a:	d503      	bpl.n	5494 <trx_aes_wrrd+0x1ec>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    548c:	8b59      	ldrh	r1, [r3, #26]
    548e:	2204      	movs	r2, #4
    5490:	430a      	orrs	r2, r1
    5492:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    5494:	4a0f      	ldr	r2, [pc, #60]	; (54d4 <trx_aes_wrrd+0x22c>)
    5496:	7992      	ldrb	r2, [r2, #6]
    5498:	2a01      	cmp	r2, #1
    549a:	d103      	bne.n	54a4 <trx_aes_wrrd+0x1fc>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    549c:	6a99      	ldr	r1, [r3, #40]	; 0x28
    549e:	05c9      	lsls	r1, r1, #23
    54a0:	0dc9      	lsrs	r1, r1, #23
    54a2:	e001      	b.n	54a8 <trx_aes_wrrd+0x200>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    54a4:	6a99      	ldr	r1, [r3, #40]	; 0x28
    54a6:	b2c9      	uxtb	r1, r1
	}
#if SAMD || SAMR21
	spi_read(&master, &odata_var);
	*odata = (uint8_t)odata_var;
    54a8:	4642      	mov	r2, r8
    54aa:	7011      	strb	r1, [r2, #0]
#else
	spi_read(&master, (uint16_t *)odata);
#endif

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    54ac:	4809      	ldr	r0, [pc, #36]	; (54d4 <trx_aes_wrrd+0x22c>)
    54ae:	490a      	ldr	r1, [pc, #40]	; (54d8 <trx_aes_wrrd+0x230>)
    54b0:	2200      	movs	r2, #0
    54b2:	4b0a      	ldr	r3, [pc, #40]	; (54dc <trx_aes_wrrd+0x234>)
    54b4:	4798      	blx	r3
	spi_read_packet(AT86RFX_SPI, odata, 1);

	/* Stop the SPI transaction by setting SEL high */
	spi_deselect_device(AT86RFX_SPI, &SPI_AT86RFX_DEVICE);
#endif
	LEAVE_TRX_REGION();
    54b6:	2000      	movs	r0, #0
    54b8:	2100      	movs	r1, #0
    54ba:	4b0a      	ldr	r3, [pc, #40]	; (54e4 <trx_aes_wrrd+0x23c>)
    54bc:	4798      	blx	r3
}
    54be:	b003      	add	sp, #12
    54c0:	bc3c      	pop	{r2, r3, r4, r5}
    54c2:	4690      	mov	r8, r2
    54c4:	4699      	mov	r9, r3
    54c6:	46a2      	mov	sl, r4
    54c8:	46ab      	mov	fp, r5
    54ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
    54cc:	0000014d 	.word	0x0000014d
    54d0:	00000309 	.word	0x00000309
    54d4:	20000f74 	.word	0x20000f74
    54d8:	20000f38 	.word	0x20000f38
    54dc:	00000c69 	.word	0x00000c69
    54e0:	20000f30 	.word	0x20000f30
    54e4:	000002e9 	.word	0x000002e9

000054e8 <main>:

 #include "wsndemo.h"
 #include "asf.h"

int main(void)
{
    54e8:	b510      	push	{r4, lr}
	irq_initialize_vectors();
	
	#if SAMD || SAMR21
	system_init();
    54ea:	4b07      	ldr	r3, [pc, #28]	; (5508 <main+0x20>)
    54ec:	4798      	blx	r3
	delay_init();
    54ee:	4b07      	ldr	r3, [pc, #28]	; (550c <main+0x24>)
    54f0:	4798      	blx	r3
	#else
	sysclk_init();
	board_init();
	#endif
	
	wsndemo_init();
    54f2:	4b07      	ldr	r3, [pc, #28]	; (5510 <main+0x28>)
    54f4:	4798      	blx	r3
	cpu_irq_enable();
    54f6:	2201      	movs	r2, #1
    54f8:	4b06      	ldr	r3, [pc, #24]	; (5514 <main+0x2c>)
    54fa:	701a      	strb	r2, [r3, #0]
    54fc:	f3bf 8f5f 	dmb	sy
    5500:	b662      	cpsie	i
	
	while(1)
	{
	wsndemo_task();	
    5502:	4c05      	ldr	r4, [pc, #20]	; (5518 <main+0x30>)
    5504:	47a0      	blx	r4
    5506:	e7fd      	b.n	5504 <main+0x1c>
    5508:	00001c0d 	.word	0x00001c0d
    550c:	00000111 	.word	0x00000111
    5510:	00002901 	.word	0x00002901
    5514:	20000008 	.word	0x20000008
    5518:	00002939 	.word	0x00002939

0000551c <common_tc_delay>:
    551c:	b510      	push	{r4, lr}
    551e:	1c04      	adds	r4, r0, #0
    5520:	4b13      	ldr	r3, [pc, #76]	; (5570 <common_tc_delay+0x54>)
    5522:	4798      	blx	r3
    5524:	4b13      	ldr	r3, [pc, #76]	; (5574 <common_tc_delay+0x58>)
    5526:	781a      	ldrb	r2, [r3, #0]
    5528:	4362      	muls	r2, r4
    552a:	1881      	adds	r1, r0, r2
    552c:	4b12      	ldr	r3, [pc, #72]	; (5578 <common_tc_delay+0x5c>)
    552e:	6059      	str	r1, [r3, #4]
    5530:	6859      	ldr	r1, [r3, #4]
    5532:	0c09      	lsrs	r1, r1, #16
    5534:	6059      	str	r1, [r3, #4]
    5536:	685b      	ldr	r3, [r3, #4]
    5538:	2b00      	cmp	r3, #0
    553a:	d007      	beq.n	554c <common_tc_delay+0x30>
    553c:	4b0e      	ldr	r3, [pc, #56]	; (5578 <common_tc_delay+0x5c>)
    553e:	6859      	ldr	r1, [r3, #4]
    5540:	3201      	adds	r2, #1
    5542:	1880      	adds	r0, r0, r2
    5544:	8118      	strh	r0, [r3, #8]
    5546:	4b0d      	ldr	r3, [pc, #52]	; (557c <common_tc_delay+0x60>)
    5548:	4798      	blx	r3
    554a:	e004      	b.n	5556 <common_tc_delay+0x3a>
    554c:	1882      	adds	r2, r0, r2
    554e:	4b0a      	ldr	r3, [pc, #40]	; (5578 <common_tc_delay+0x5c>)
    5550:	811a      	strh	r2, [r3, #8]
    5552:	4b0b      	ldr	r3, [pc, #44]	; (5580 <common_tc_delay+0x64>)
    5554:	4798      	blx	r3
    5556:	4b08      	ldr	r3, [pc, #32]	; (5578 <common_tc_delay+0x5c>)
    5558:	891b      	ldrh	r3, [r3, #8]
    555a:	2b63      	cmp	r3, #99	; 0x63
    555c:	d802      	bhi.n	5564 <common_tc_delay+0x48>
    555e:	3364      	adds	r3, #100	; 0x64
    5560:	4a05      	ldr	r2, [pc, #20]	; (5578 <common_tc_delay+0x5c>)
    5562:	8113      	strh	r3, [r2, #8]
    5564:	4b04      	ldr	r3, [pc, #16]	; (5578 <common_tc_delay+0x5c>)
    5566:	8918      	ldrh	r0, [r3, #8]
    5568:	4b06      	ldr	r3, [pc, #24]	; (5584 <common_tc_delay+0x68>)
    556a:	4798      	blx	r3
    556c:	bd10      	pop	{r4, pc}
    556e:	46c0      	nop			; (mov r8, r8)
    5570:	000046b5 	.word	0x000046b5
    5574:	20000f80 	.word	0x20000f80
    5578:	20000dec 	.word	0x20000dec
    557c:	000046c9 	.word	0x000046c9
    5580:	000046dd 	.word	0x000046dd
    5584:	00004719 	.word	0x00004719

00005588 <common_tc_init>:
    5588:	b508      	push	{r3, lr}
    558a:	2200      	movs	r2, #0
    558c:	4b03      	ldr	r3, [pc, #12]	; (559c <common_tc_init+0x14>)
    558e:	701a      	strb	r2, [r3, #0]
    5590:	4b03      	ldr	r3, [pc, #12]	; (55a0 <common_tc_init+0x18>)
    5592:	4798      	blx	r3
    5594:	4b03      	ldr	r3, [pc, #12]	; (55a4 <common_tc_init+0x1c>)
    5596:	7018      	strb	r0, [r3, #0]
    5598:	bd08      	pop	{r3, pc}
    559a:	46c0      	nop			; (mov r8, r8)
    559c:	20000dec 	.word	0x20000dec
    55a0:	00004731 	.word	0x00004731
    55a4:	20000f80 	.word	0x20000f80

000055a8 <tmr_ovf_callback>:
    55a8:	b508      	push	{r3, lr}
    55aa:	4b0e      	ldr	r3, [pc, #56]	; (55e4 <tmr_ovf_callback+0x3c>)
    55ac:	685b      	ldr	r3, [r3, #4]
    55ae:	2b00      	cmp	r3, #0
    55b0:	d007      	beq.n	55c2 <tmr_ovf_callback+0x1a>
    55b2:	4a0c      	ldr	r2, [pc, #48]	; (55e4 <tmr_ovf_callback+0x3c>)
    55b4:	6853      	ldr	r3, [r2, #4]
    55b6:	3b01      	subs	r3, #1
    55b8:	6053      	str	r3, [r2, #4]
    55ba:	2b00      	cmp	r3, #0
    55bc:	d101      	bne.n	55c2 <tmr_ovf_callback+0x1a>
    55be:	4b0a      	ldr	r3, [pc, #40]	; (55e8 <tmr_ovf_callback+0x40>)
    55c0:	4798      	blx	r3
    55c2:	4a08      	ldr	r2, [pc, #32]	; (55e4 <tmr_ovf_callback+0x3c>)
    55c4:	7813      	ldrb	r3, [r2, #0]
    55c6:	3301      	adds	r3, #1
    55c8:	b2db      	uxtb	r3, r3
    55ca:	7013      	strb	r3, [r2, #0]
    55cc:	4a07      	ldr	r2, [pc, #28]	; (55ec <tmr_ovf_callback+0x44>)
    55ce:	7812      	ldrb	r2, [r2, #0]
    55d0:	429a      	cmp	r2, r3
    55d2:	d806      	bhi.n	55e2 <tmr_ovf_callback+0x3a>
    55d4:	4b03      	ldr	r3, [pc, #12]	; (55e4 <tmr_ovf_callback+0x3c>)
    55d6:	2200      	movs	r2, #0
    55d8:	701a      	strb	r2, [r3, #0]
    55da:	68db      	ldr	r3, [r3, #12]
    55dc:	2b00      	cmp	r3, #0
    55de:	d000      	beq.n	55e2 <tmr_ovf_callback+0x3a>
    55e0:	4798      	blx	r3
    55e2:	bd08      	pop	{r3, pc}
    55e4:	20000dec 	.word	0x20000dec
    55e8:	000046dd 	.word	0x000046dd
    55ec:	20000f80 	.word	0x20000f80

000055f0 <tmr_cca_callback>:
    55f0:	b508      	push	{r3, lr}
    55f2:	4b04      	ldr	r3, [pc, #16]	; (5604 <tmr_cca_callback+0x14>)
    55f4:	4798      	blx	r3
    55f6:	4b04      	ldr	r3, [pc, #16]	; (5608 <tmr_cca_callback+0x18>)
    55f8:	691b      	ldr	r3, [r3, #16]
    55fa:	2b00      	cmp	r3, #0
    55fc:	d000      	beq.n	5600 <tmr_cca_callback+0x10>
    55fe:	4798      	blx	r3
    5600:	bd08      	pop	{r3, pc}
    5602:	46c0      	nop			; (mov r8, r8)
    5604:	000046c9 	.word	0x000046c9
    5608:	20000dec 	.word	0x20000dec

0000560c <set_common_tc_expiry_callback>:
    560c:	4b01      	ldr	r3, [pc, #4]	; (5614 <set_common_tc_expiry_callback+0x8>)
    560e:	6118      	str	r0, [r3, #16]
    5610:	4770      	bx	lr
    5612:	46c0      	nop			; (mov r8, r8)
    5614:	20000dec 	.word	0x20000dec

00005618 <__aeabi_uidiv>:
    5618:	2900      	cmp	r1, #0
    561a:	d034      	beq.n	5686 <.udivsi3_skip_div0_test+0x6a>

0000561c <.udivsi3_skip_div0_test>:
    561c:	2301      	movs	r3, #1
    561e:	2200      	movs	r2, #0
    5620:	b410      	push	{r4}
    5622:	4288      	cmp	r0, r1
    5624:	d32c      	bcc.n	5680 <.udivsi3_skip_div0_test+0x64>
    5626:	2401      	movs	r4, #1
    5628:	0724      	lsls	r4, r4, #28
    562a:	42a1      	cmp	r1, r4
    562c:	d204      	bcs.n	5638 <.udivsi3_skip_div0_test+0x1c>
    562e:	4281      	cmp	r1, r0
    5630:	d202      	bcs.n	5638 <.udivsi3_skip_div0_test+0x1c>
    5632:	0109      	lsls	r1, r1, #4
    5634:	011b      	lsls	r3, r3, #4
    5636:	e7f8      	b.n	562a <.udivsi3_skip_div0_test+0xe>
    5638:	00e4      	lsls	r4, r4, #3
    563a:	42a1      	cmp	r1, r4
    563c:	d204      	bcs.n	5648 <.udivsi3_skip_div0_test+0x2c>
    563e:	4281      	cmp	r1, r0
    5640:	d202      	bcs.n	5648 <.udivsi3_skip_div0_test+0x2c>
    5642:	0049      	lsls	r1, r1, #1
    5644:	005b      	lsls	r3, r3, #1
    5646:	e7f8      	b.n	563a <.udivsi3_skip_div0_test+0x1e>
    5648:	4288      	cmp	r0, r1
    564a:	d301      	bcc.n	5650 <.udivsi3_skip_div0_test+0x34>
    564c:	1a40      	subs	r0, r0, r1
    564e:	431a      	orrs	r2, r3
    5650:	084c      	lsrs	r4, r1, #1
    5652:	42a0      	cmp	r0, r4
    5654:	d302      	bcc.n	565c <.udivsi3_skip_div0_test+0x40>
    5656:	1b00      	subs	r0, r0, r4
    5658:	085c      	lsrs	r4, r3, #1
    565a:	4322      	orrs	r2, r4
    565c:	088c      	lsrs	r4, r1, #2
    565e:	42a0      	cmp	r0, r4
    5660:	d302      	bcc.n	5668 <.udivsi3_skip_div0_test+0x4c>
    5662:	1b00      	subs	r0, r0, r4
    5664:	089c      	lsrs	r4, r3, #2
    5666:	4322      	orrs	r2, r4
    5668:	08cc      	lsrs	r4, r1, #3
    566a:	42a0      	cmp	r0, r4
    566c:	d302      	bcc.n	5674 <.udivsi3_skip_div0_test+0x58>
    566e:	1b00      	subs	r0, r0, r4
    5670:	08dc      	lsrs	r4, r3, #3
    5672:	4322      	orrs	r2, r4
    5674:	2800      	cmp	r0, #0
    5676:	d003      	beq.n	5680 <.udivsi3_skip_div0_test+0x64>
    5678:	091b      	lsrs	r3, r3, #4
    567a:	d001      	beq.n	5680 <.udivsi3_skip_div0_test+0x64>
    567c:	0909      	lsrs	r1, r1, #4
    567e:	e7e3      	b.n	5648 <.udivsi3_skip_div0_test+0x2c>
    5680:	1c10      	adds	r0, r2, #0
    5682:	bc10      	pop	{r4}
    5684:	4770      	bx	lr
    5686:	2800      	cmp	r0, #0
    5688:	d001      	beq.n	568e <.udivsi3_skip_div0_test+0x72>
    568a:	2000      	movs	r0, #0
    568c:	43c0      	mvns	r0, r0
    568e:	b407      	push	{r0, r1, r2}
    5690:	4802      	ldr	r0, [pc, #8]	; (569c <.udivsi3_skip_div0_test+0x80>)
    5692:	a102      	add	r1, pc, #8	; (adr r1, 569c <.udivsi3_skip_div0_test+0x80>)
    5694:	1840      	adds	r0, r0, r1
    5696:	9002      	str	r0, [sp, #8]
    5698:	bd03      	pop	{r0, r1, pc}
    569a:	46c0      	nop			; (mov r8, r8)
    569c:	00000019 	.word	0x00000019

000056a0 <__aeabi_uidivmod>:
    56a0:	2900      	cmp	r1, #0
    56a2:	d0f0      	beq.n	5686 <.udivsi3_skip_div0_test+0x6a>
    56a4:	b503      	push	{r0, r1, lr}
    56a6:	f7ff ffb9 	bl	561c <.udivsi3_skip_div0_test>
    56aa:	bc0e      	pop	{r1, r2, r3}
    56ac:	4342      	muls	r2, r0
    56ae:	1a89      	subs	r1, r1, r2
    56b0:	4718      	bx	r3
    56b2:	46c0      	nop			; (mov r8, r8)

000056b4 <__aeabi_idiv0>:
    56b4:	4770      	bx	lr
    56b6:	46c0      	nop			; (mov r8, r8)

000056b8 <__aeabi_lmul>:
    56b8:	469c      	mov	ip, r3
    56ba:	0403      	lsls	r3, r0, #16
    56bc:	b5f0      	push	{r4, r5, r6, r7, lr}
    56be:	0c1b      	lsrs	r3, r3, #16
    56c0:	0417      	lsls	r7, r2, #16
    56c2:	0c3f      	lsrs	r7, r7, #16
    56c4:	0c15      	lsrs	r5, r2, #16
    56c6:	1c1e      	adds	r6, r3, #0
    56c8:	1c04      	adds	r4, r0, #0
    56ca:	0c00      	lsrs	r0, r0, #16
    56cc:	437e      	muls	r6, r7
    56ce:	436b      	muls	r3, r5
    56d0:	4347      	muls	r7, r0
    56d2:	4345      	muls	r5, r0
    56d4:	18fb      	adds	r3, r7, r3
    56d6:	0c30      	lsrs	r0, r6, #16
    56d8:	1818      	adds	r0, r3, r0
    56da:	4287      	cmp	r7, r0
    56dc:	d902      	bls.n	56e4 <__aeabi_lmul+0x2c>
    56de:	2380      	movs	r3, #128	; 0x80
    56e0:	025b      	lsls	r3, r3, #9
    56e2:	18ed      	adds	r5, r5, r3
    56e4:	0c03      	lsrs	r3, r0, #16
    56e6:	18ed      	adds	r5, r5, r3
    56e8:	4663      	mov	r3, ip
    56ea:	435c      	muls	r4, r3
    56ec:	434a      	muls	r2, r1
    56ee:	0436      	lsls	r6, r6, #16
    56f0:	0c36      	lsrs	r6, r6, #16
    56f2:	18a1      	adds	r1, r4, r2
    56f4:	0400      	lsls	r0, r0, #16
    56f6:	1980      	adds	r0, r0, r6
    56f8:	1949      	adds	r1, r1, r5
    56fa:	bdf0      	pop	{r4, r5, r6, r7, pc}

000056fc <__libc_init_array>:
    56fc:	b570      	push	{r4, r5, r6, lr}
    56fe:	4b0e      	ldr	r3, [pc, #56]	; (5738 <__libc_init_array+0x3c>)
    5700:	4d0e      	ldr	r5, [pc, #56]	; (573c <__libc_init_array+0x40>)
    5702:	2400      	movs	r4, #0
    5704:	1aed      	subs	r5, r5, r3
    5706:	10ad      	asrs	r5, r5, #2
    5708:	1c1e      	adds	r6, r3, #0
    570a:	42ac      	cmp	r4, r5
    570c:	d004      	beq.n	5718 <__libc_init_array+0x1c>
    570e:	00a3      	lsls	r3, r4, #2
    5710:	58f3      	ldr	r3, [r6, r3]
    5712:	4798      	blx	r3
    5714:	3401      	adds	r4, #1
    5716:	e7f8      	b.n	570a <__libc_init_array+0xe>
    5718:	f000 fc98 	bl	604c <_init>
    571c:	4b08      	ldr	r3, [pc, #32]	; (5740 <__libc_init_array+0x44>)
    571e:	4d09      	ldr	r5, [pc, #36]	; (5744 <__libc_init_array+0x48>)
    5720:	2400      	movs	r4, #0
    5722:	1aed      	subs	r5, r5, r3
    5724:	10ad      	asrs	r5, r5, #2
    5726:	1c1e      	adds	r6, r3, #0
    5728:	42ac      	cmp	r4, r5
    572a:	d004      	beq.n	5736 <__libc_init_array+0x3a>
    572c:	00a3      	lsls	r3, r4, #2
    572e:	58f3      	ldr	r3, [r6, r3]
    5730:	4798      	blx	r3
    5732:	3401      	adds	r4, #1
    5734:	e7f8      	b.n	5728 <__libc_init_array+0x2c>
    5736:	bd70      	pop	{r4, r5, r6, pc}
    5738:	00006058 	.word	0x00006058
    573c:	00006058 	.word	0x00006058
    5740:	00006058 	.word	0x00006058
    5744:	0000605c 	.word	0x0000605c

00005748 <memcpy>:
    5748:	b510      	push	{r4, lr}
    574a:	2300      	movs	r3, #0
    574c:	4293      	cmp	r3, r2
    574e:	d003      	beq.n	5758 <memcpy+0x10>
    5750:	5ccc      	ldrb	r4, [r1, r3]
    5752:	54c4      	strb	r4, [r0, r3]
    5754:	3301      	adds	r3, #1
    5756:	e7f9      	b.n	574c <memcpy+0x4>
    5758:	bd10      	pop	{r4, pc}

0000575a <memset>:
    575a:	1c03      	adds	r3, r0, #0
    575c:	1882      	adds	r2, r0, r2
    575e:	4293      	cmp	r3, r2
    5760:	d002      	beq.n	5768 <memset+0xe>
    5762:	7019      	strb	r1, [r3, #0]
    5764:	3301      	adds	r3, #1
    5766:	e7fa      	b.n	575e <memset+0x4>
    5768:	4770      	bx	lr
	...

0000576c <srand>:
    576c:	b538      	push	{r3, r4, r5, lr}
    576e:	4b10      	ldr	r3, [pc, #64]	; (57b0 <srand+0x44>)
    5770:	1c05      	adds	r5, r0, #0
    5772:	681c      	ldr	r4, [r3, #0]
    5774:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    5776:	2b00      	cmp	r3, #0
    5778:	d115      	bne.n	57a6 <srand+0x3a>
    577a:	2018      	movs	r0, #24
    577c:	f000 fa6a 	bl	5c54 <malloc>
    5780:	4b0c      	ldr	r3, [pc, #48]	; (57b4 <srand+0x48>)
    5782:	63a0      	str	r0, [r4, #56]	; 0x38
    5784:	8003      	strh	r3, [r0, #0]
    5786:	4b0c      	ldr	r3, [pc, #48]	; (57b8 <srand+0x4c>)
    5788:	8043      	strh	r3, [r0, #2]
    578a:	4b0c      	ldr	r3, [pc, #48]	; (57bc <srand+0x50>)
    578c:	8083      	strh	r3, [r0, #4]
    578e:	4b0c      	ldr	r3, [pc, #48]	; (57c0 <srand+0x54>)
    5790:	80c3      	strh	r3, [r0, #6]
    5792:	4b0c      	ldr	r3, [pc, #48]	; (57c4 <srand+0x58>)
    5794:	8103      	strh	r3, [r0, #8]
    5796:	2305      	movs	r3, #5
    5798:	8143      	strh	r3, [r0, #10]
    579a:	230b      	movs	r3, #11
    579c:	8183      	strh	r3, [r0, #12]
    579e:	2201      	movs	r2, #1
    57a0:	2300      	movs	r3, #0
    57a2:	6102      	str	r2, [r0, #16]
    57a4:	6143      	str	r3, [r0, #20]
    57a6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    57a8:	2200      	movs	r2, #0
    57aa:	611d      	str	r5, [r3, #16]
    57ac:	615a      	str	r2, [r3, #20]
    57ae:	bd38      	pop	{r3, r4, r5, pc}
    57b0:	2000006c 	.word	0x2000006c
    57b4:	0000330e 	.word	0x0000330e
    57b8:	ffffabcd 	.word	0xffffabcd
    57bc:	00001234 	.word	0x00001234
    57c0:	ffffe66d 	.word	0xffffe66d
    57c4:	ffffdeec 	.word	0xffffdeec

000057c8 <rand>:
    57c8:	4b17      	ldr	r3, [pc, #92]	; (5828 <rand+0x60>)
    57ca:	b510      	push	{r4, lr}
    57cc:	681c      	ldr	r4, [r3, #0]
    57ce:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    57d0:	2b00      	cmp	r3, #0
    57d2:	d115      	bne.n	5800 <rand+0x38>
    57d4:	2018      	movs	r0, #24
    57d6:	f000 fa3d 	bl	5c54 <malloc>
    57da:	4b14      	ldr	r3, [pc, #80]	; (582c <rand+0x64>)
    57dc:	63a0      	str	r0, [r4, #56]	; 0x38
    57de:	8003      	strh	r3, [r0, #0]
    57e0:	4b13      	ldr	r3, [pc, #76]	; (5830 <rand+0x68>)
    57e2:	8043      	strh	r3, [r0, #2]
    57e4:	4b13      	ldr	r3, [pc, #76]	; (5834 <rand+0x6c>)
    57e6:	8083      	strh	r3, [r0, #4]
    57e8:	4b13      	ldr	r3, [pc, #76]	; (5838 <rand+0x70>)
    57ea:	80c3      	strh	r3, [r0, #6]
    57ec:	4b13      	ldr	r3, [pc, #76]	; (583c <rand+0x74>)
    57ee:	8103      	strh	r3, [r0, #8]
    57f0:	2305      	movs	r3, #5
    57f2:	8143      	strh	r3, [r0, #10]
    57f4:	230b      	movs	r3, #11
    57f6:	8183      	strh	r3, [r0, #12]
    57f8:	2201      	movs	r2, #1
    57fa:	2300      	movs	r3, #0
    57fc:	6102      	str	r2, [r0, #16]
    57fe:	6143      	str	r3, [r0, #20]
    5800:	4b08      	ldr	r3, [pc, #32]	; (5824 <rand+0x5c>)
    5802:	4a07      	ldr	r2, [pc, #28]	; (5820 <rand+0x58>)
    5804:	6ba4      	ldr	r4, [r4, #56]	; 0x38
    5806:	6920      	ldr	r0, [r4, #16]
    5808:	6961      	ldr	r1, [r4, #20]
    580a:	f7ff ff55 	bl	56b8 <__aeabi_lmul>
    580e:	2201      	movs	r2, #1
    5810:	2300      	movs	r3, #0
    5812:	1880      	adds	r0, r0, r2
    5814:	4159      	adcs	r1, r3
    5816:	6120      	str	r0, [r4, #16]
    5818:	6161      	str	r1, [r4, #20]
    581a:	0048      	lsls	r0, r1, #1
    581c:	0840      	lsrs	r0, r0, #1
    581e:	bd10      	pop	{r4, pc}
    5820:	4c957f2d 	.word	0x4c957f2d
    5824:	5851f42d 	.word	0x5851f42d
    5828:	2000006c 	.word	0x2000006c
    582c:	0000330e 	.word	0x0000330e
    5830:	ffffabcd 	.word	0xffffabcd
    5834:	00001234 	.word	0x00001234
    5838:	ffffe66d 	.word	0xffffe66d
    583c:	ffffdeec 	.word	0xffffdeec

00005840 <setbuf>:
    5840:	b508      	push	{r3, lr}
    5842:	424a      	negs	r2, r1
    5844:	414a      	adcs	r2, r1
    5846:	2380      	movs	r3, #128	; 0x80
    5848:	0052      	lsls	r2, r2, #1
    584a:	00db      	lsls	r3, r3, #3
    584c:	f000 f802 	bl	5854 <setvbuf>
    5850:	bd08      	pop	{r3, pc}
	...

00005854 <setvbuf>:
    5854:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    5856:	1c1e      	adds	r6, r3, #0
    5858:	4b3c      	ldr	r3, [pc, #240]	; (594c <setvbuf+0xf8>)
    585a:	1c04      	adds	r4, r0, #0
    585c:	681d      	ldr	r5, [r3, #0]
    585e:	1c0f      	adds	r7, r1, #0
    5860:	9201      	str	r2, [sp, #4]
    5862:	2d00      	cmp	r5, #0
    5864:	d005      	beq.n	5872 <setvbuf+0x1e>
    5866:	69aa      	ldr	r2, [r5, #24]
    5868:	2a00      	cmp	r2, #0
    586a:	d102      	bne.n	5872 <setvbuf+0x1e>
    586c:	1c28      	adds	r0, r5, #0
    586e:	f000 f981 	bl	5b74 <__sinit>
    5872:	4b37      	ldr	r3, [pc, #220]	; (5950 <setvbuf+0xfc>)
    5874:	429c      	cmp	r4, r3
    5876:	d101      	bne.n	587c <setvbuf+0x28>
    5878:	686c      	ldr	r4, [r5, #4]
    587a:	e008      	b.n	588e <setvbuf+0x3a>
    587c:	4b35      	ldr	r3, [pc, #212]	; (5954 <setvbuf+0x100>)
    587e:	429c      	cmp	r4, r3
    5880:	d101      	bne.n	5886 <setvbuf+0x32>
    5882:	68ac      	ldr	r4, [r5, #8]
    5884:	e003      	b.n	588e <setvbuf+0x3a>
    5886:	4b34      	ldr	r3, [pc, #208]	; (5958 <setvbuf+0x104>)
    5888:	429c      	cmp	r4, r3
    588a:	d100      	bne.n	588e <setvbuf+0x3a>
    588c:	68ec      	ldr	r4, [r5, #12]
    588e:	9b01      	ldr	r3, [sp, #4]
    5890:	2b02      	cmp	r3, #2
    5892:	d857      	bhi.n	5944 <setvbuf+0xf0>
    5894:	2e00      	cmp	r6, #0
    5896:	db55      	blt.n	5944 <setvbuf+0xf0>
    5898:	1c28      	adds	r0, r5, #0
    589a:	1c21      	adds	r1, r4, #0
    589c:	f000 f8ea 	bl	5a74 <_fflush_r>
    58a0:	2300      	movs	r3, #0
    58a2:	6063      	str	r3, [r4, #4]
    58a4:	61a3      	str	r3, [r4, #24]
    58a6:	89a3      	ldrh	r3, [r4, #12]
    58a8:	061a      	lsls	r2, r3, #24
    58aa:	d503      	bpl.n	58b4 <setvbuf+0x60>
    58ac:	1c28      	adds	r0, r5, #0
    58ae:	6921      	ldr	r1, [r4, #16]
    58b0:	f000 f9da 	bl	5c68 <_free_r>
    58b4:	89a3      	ldrh	r3, [r4, #12]
    58b6:	2283      	movs	r2, #131	; 0x83
    58b8:	4393      	bics	r3, r2
    58ba:	81a3      	strh	r3, [r4, #12]
    58bc:	9b01      	ldr	r3, [sp, #4]
    58be:	2b02      	cmp	r3, #2
    58c0:	d013      	beq.n	58ea <setvbuf+0x96>
    58c2:	2f00      	cmp	r7, #0
    58c4:	d125      	bne.n	5912 <setvbuf+0xbe>
    58c6:	2e00      	cmp	r6, #0
    58c8:	d101      	bne.n	58ce <setvbuf+0x7a>
    58ca:	2680      	movs	r6, #128	; 0x80
    58cc:	00f6      	lsls	r6, r6, #3
    58ce:	1c30      	adds	r0, r6, #0
    58d0:	f000 f9c0 	bl	5c54 <malloc>
    58d4:	1e07      	subs	r7, r0, #0
    58d6:	d118      	bne.n	590a <setvbuf+0xb6>
    58d8:	2080      	movs	r0, #128	; 0x80
    58da:	00c0      	lsls	r0, r0, #3
    58dc:	f000 f9ba 	bl	5c54 <malloc>
    58e0:	1e07      	subs	r7, r0, #0
    58e2:	d110      	bne.n	5906 <setvbuf+0xb2>
    58e4:	2001      	movs	r0, #1
    58e6:	4240      	negs	r0, r0
    58e8:	e000      	b.n	58ec <setvbuf+0x98>
    58ea:	2000      	movs	r0, #0
    58ec:	89a3      	ldrh	r3, [r4, #12]
    58ee:	2202      	movs	r2, #2
    58f0:	4313      	orrs	r3, r2
    58f2:	81a3      	strh	r3, [r4, #12]
    58f4:	2300      	movs	r3, #0
    58f6:	60a3      	str	r3, [r4, #8]
    58f8:	1c23      	adds	r3, r4, #0
    58fa:	3347      	adds	r3, #71	; 0x47
    58fc:	6023      	str	r3, [r4, #0]
    58fe:	6123      	str	r3, [r4, #16]
    5900:	2301      	movs	r3, #1
    5902:	6163      	str	r3, [r4, #20]
    5904:	e020      	b.n	5948 <setvbuf+0xf4>
    5906:	2680      	movs	r6, #128	; 0x80
    5908:	00f6      	lsls	r6, r6, #3
    590a:	89a3      	ldrh	r3, [r4, #12]
    590c:	2280      	movs	r2, #128	; 0x80
    590e:	4313      	orrs	r3, r2
    5910:	81a3      	strh	r3, [r4, #12]
    5912:	9a01      	ldr	r2, [sp, #4]
    5914:	2a01      	cmp	r2, #1
    5916:	d104      	bne.n	5922 <setvbuf+0xce>
    5918:	89a3      	ldrh	r3, [r4, #12]
    591a:	4313      	orrs	r3, r2
    591c:	81a3      	strh	r3, [r4, #12]
    591e:	4273      	negs	r3, r6
    5920:	61a3      	str	r3, [r4, #24]
    5922:	4b0e      	ldr	r3, [pc, #56]	; (595c <setvbuf+0x108>)
    5924:	2000      	movs	r0, #0
    5926:	62ab      	str	r3, [r5, #40]	; 0x28
    5928:	89a3      	ldrh	r3, [r4, #12]
    592a:	6027      	str	r7, [r4, #0]
    592c:	6127      	str	r7, [r4, #16]
    592e:	6166      	str	r6, [r4, #20]
    5930:	071a      	lsls	r2, r3, #28
    5932:	d509      	bpl.n	5948 <setvbuf+0xf4>
    5934:	2203      	movs	r2, #3
    5936:	4013      	ands	r3, r2
    5938:	425a      	negs	r2, r3
    593a:	4153      	adcs	r3, r2
    593c:	425b      	negs	r3, r3
    593e:	401e      	ands	r6, r3
    5940:	60a6      	str	r6, [r4, #8]
    5942:	e001      	b.n	5948 <setvbuf+0xf4>
    5944:	2001      	movs	r0, #1
    5946:	4240      	negs	r0, r0
    5948:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    594a:	46c0      	nop			; (mov r8, r8)
    594c:	2000006c 	.word	0x2000006c
    5950:	00005fec 	.word	0x00005fec
    5954:	0000600c 	.word	0x0000600c
    5958:	0000602c 	.word	0x0000602c
    595c:	00005acd 	.word	0x00005acd

00005960 <__sflush_r>:
    5960:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    5962:	898b      	ldrh	r3, [r1, #12]
    5964:	1c05      	adds	r5, r0, #0
    5966:	1c0c      	adds	r4, r1, #0
    5968:	0719      	lsls	r1, r3, #28
    596a:	d45e      	bmi.n	5a2a <__sflush_r+0xca>
    596c:	6862      	ldr	r2, [r4, #4]
    596e:	2a00      	cmp	r2, #0
    5970:	dc02      	bgt.n	5978 <__sflush_r+0x18>
    5972:	6c27      	ldr	r7, [r4, #64]	; 0x40
    5974:	2f00      	cmp	r7, #0
    5976:	dd1a      	ble.n	59ae <__sflush_r+0x4e>
    5978:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    597a:	2f00      	cmp	r7, #0
    597c:	d017      	beq.n	59ae <__sflush_r+0x4e>
    597e:	2200      	movs	r2, #0
    5980:	682e      	ldr	r6, [r5, #0]
    5982:	602a      	str	r2, [r5, #0]
    5984:	2280      	movs	r2, #128	; 0x80
    5986:	0152      	lsls	r2, r2, #5
    5988:	401a      	ands	r2, r3
    598a:	d001      	beq.n	5990 <__sflush_r+0x30>
    598c:	6d62      	ldr	r2, [r4, #84]	; 0x54
    598e:	e015      	b.n	59bc <__sflush_r+0x5c>
    5990:	1c28      	adds	r0, r5, #0
    5992:	6a21      	ldr	r1, [r4, #32]
    5994:	2301      	movs	r3, #1
    5996:	47b8      	blx	r7
    5998:	1c02      	adds	r2, r0, #0
    599a:	1c41      	adds	r1, r0, #1
    599c:	d10e      	bne.n	59bc <__sflush_r+0x5c>
    599e:	682b      	ldr	r3, [r5, #0]
    59a0:	2b00      	cmp	r3, #0
    59a2:	d00b      	beq.n	59bc <__sflush_r+0x5c>
    59a4:	2b1d      	cmp	r3, #29
    59a6:	d001      	beq.n	59ac <__sflush_r+0x4c>
    59a8:	2b16      	cmp	r3, #22
    59aa:	d102      	bne.n	59b2 <__sflush_r+0x52>
    59ac:	602e      	str	r6, [r5, #0]
    59ae:	2000      	movs	r0, #0
    59b0:	e05e      	b.n	5a70 <__sflush_r+0x110>
    59b2:	89a3      	ldrh	r3, [r4, #12]
    59b4:	2140      	movs	r1, #64	; 0x40
    59b6:	430b      	orrs	r3, r1
    59b8:	81a3      	strh	r3, [r4, #12]
    59ba:	e059      	b.n	5a70 <__sflush_r+0x110>
    59bc:	89a3      	ldrh	r3, [r4, #12]
    59be:	075f      	lsls	r7, r3, #29
    59c0:	d506      	bpl.n	59d0 <__sflush_r+0x70>
    59c2:	6861      	ldr	r1, [r4, #4]
    59c4:	6b63      	ldr	r3, [r4, #52]	; 0x34
    59c6:	1a52      	subs	r2, r2, r1
    59c8:	2b00      	cmp	r3, #0
    59ca:	d001      	beq.n	59d0 <__sflush_r+0x70>
    59cc:	6c27      	ldr	r7, [r4, #64]	; 0x40
    59ce:	1bd2      	subs	r2, r2, r7
    59d0:	1c28      	adds	r0, r5, #0
    59d2:	6a21      	ldr	r1, [r4, #32]
    59d4:	2300      	movs	r3, #0
    59d6:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    59d8:	47b8      	blx	r7
    59da:	89a2      	ldrh	r2, [r4, #12]
    59dc:	1c41      	adds	r1, r0, #1
    59de:	d106      	bne.n	59ee <__sflush_r+0x8e>
    59e0:	682b      	ldr	r3, [r5, #0]
    59e2:	2b00      	cmp	r3, #0
    59e4:	d003      	beq.n	59ee <__sflush_r+0x8e>
    59e6:	2b1d      	cmp	r3, #29
    59e8:	d001      	beq.n	59ee <__sflush_r+0x8e>
    59ea:	2b16      	cmp	r3, #22
    59ec:	d119      	bne.n	5a22 <__sflush_r+0xc2>
    59ee:	2300      	movs	r3, #0
    59f0:	6063      	str	r3, [r4, #4]
    59f2:	6923      	ldr	r3, [r4, #16]
    59f4:	6023      	str	r3, [r4, #0]
    59f6:	04d7      	lsls	r7, r2, #19
    59f8:	d505      	bpl.n	5a06 <__sflush_r+0xa6>
    59fa:	1c41      	adds	r1, r0, #1
    59fc:	d102      	bne.n	5a04 <__sflush_r+0xa4>
    59fe:	682a      	ldr	r2, [r5, #0]
    5a00:	2a00      	cmp	r2, #0
    5a02:	d100      	bne.n	5a06 <__sflush_r+0xa6>
    5a04:	6560      	str	r0, [r4, #84]	; 0x54
    5a06:	6b61      	ldr	r1, [r4, #52]	; 0x34
    5a08:	602e      	str	r6, [r5, #0]
    5a0a:	2900      	cmp	r1, #0
    5a0c:	d0cf      	beq.n	59ae <__sflush_r+0x4e>
    5a0e:	1c23      	adds	r3, r4, #0
    5a10:	3344      	adds	r3, #68	; 0x44
    5a12:	4299      	cmp	r1, r3
    5a14:	d002      	beq.n	5a1c <__sflush_r+0xbc>
    5a16:	1c28      	adds	r0, r5, #0
    5a18:	f000 f926 	bl	5c68 <_free_r>
    5a1c:	2000      	movs	r0, #0
    5a1e:	6360      	str	r0, [r4, #52]	; 0x34
    5a20:	e026      	b.n	5a70 <__sflush_r+0x110>
    5a22:	2340      	movs	r3, #64	; 0x40
    5a24:	431a      	orrs	r2, r3
    5a26:	81a2      	strh	r2, [r4, #12]
    5a28:	e022      	b.n	5a70 <__sflush_r+0x110>
    5a2a:	6926      	ldr	r6, [r4, #16]
    5a2c:	2e00      	cmp	r6, #0
    5a2e:	d0be      	beq.n	59ae <__sflush_r+0x4e>
    5a30:	6827      	ldr	r7, [r4, #0]
    5a32:	2200      	movs	r2, #0
    5a34:	1bbf      	subs	r7, r7, r6
    5a36:	9701      	str	r7, [sp, #4]
    5a38:	6026      	str	r6, [r4, #0]
    5a3a:	0799      	lsls	r1, r3, #30
    5a3c:	d100      	bne.n	5a40 <__sflush_r+0xe0>
    5a3e:	6962      	ldr	r2, [r4, #20]
    5a40:	60a2      	str	r2, [r4, #8]
    5a42:	9f01      	ldr	r7, [sp, #4]
    5a44:	2f00      	cmp	r7, #0
    5a46:	ddb2      	ble.n	59ae <__sflush_r+0x4e>
    5a48:	1c28      	adds	r0, r5, #0
    5a4a:	6a21      	ldr	r1, [r4, #32]
    5a4c:	1c32      	adds	r2, r6, #0
    5a4e:	9b01      	ldr	r3, [sp, #4]
    5a50:	6aa7      	ldr	r7, [r4, #40]	; 0x28
    5a52:	47b8      	blx	r7
    5a54:	2800      	cmp	r0, #0
    5a56:	dc06      	bgt.n	5a66 <__sflush_r+0x106>
    5a58:	89a3      	ldrh	r3, [r4, #12]
    5a5a:	2240      	movs	r2, #64	; 0x40
    5a5c:	4313      	orrs	r3, r2
    5a5e:	2001      	movs	r0, #1
    5a60:	81a3      	strh	r3, [r4, #12]
    5a62:	4240      	negs	r0, r0
    5a64:	e004      	b.n	5a70 <__sflush_r+0x110>
    5a66:	9f01      	ldr	r7, [sp, #4]
    5a68:	1836      	adds	r6, r6, r0
    5a6a:	1a3f      	subs	r7, r7, r0
    5a6c:	9701      	str	r7, [sp, #4]
    5a6e:	e7e8      	b.n	5a42 <__sflush_r+0xe2>
    5a70:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
	...

00005a74 <_fflush_r>:
    5a74:	690a      	ldr	r2, [r1, #16]
    5a76:	b538      	push	{r3, r4, r5, lr}
    5a78:	1c05      	adds	r5, r0, #0
    5a7a:	1c0c      	adds	r4, r1, #0
    5a7c:	2a00      	cmp	r2, #0
    5a7e:	d101      	bne.n	5a84 <_fflush_r+0x10>
    5a80:	2000      	movs	r0, #0
    5a82:	e01c      	b.n	5abe <_fflush_r+0x4a>
    5a84:	2800      	cmp	r0, #0
    5a86:	d004      	beq.n	5a92 <_fflush_r+0x1e>
    5a88:	6983      	ldr	r3, [r0, #24]
    5a8a:	2b00      	cmp	r3, #0
    5a8c:	d101      	bne.n	5a92 <_fflush_r+0x1e>
    5a8e:	f000 f871 	bl	5b74 <__sinit>
    5a92:	4b0b      	ldr	r3, [pc, #44]	; (5ac0 <_fflush_r+0x4c>)
    5a94:	429c      	cmp	r4, r3
    5a96:	d101      	bne.n	5a9c <_fflush_r+0x28>
    5a98:	686c      	ldr	r4, [r5, #4]
    5a9a:	e008      	b.n	5aae <_fflush_r+0x3a>
    5a9c:	4b09      	ldr	r3, [pc, #36]	; (5ac4 <_fflush_r+0x50>)
    5a9e:	429c      	cmp	r4, r3
    5aa0:	d101      	bne.n	5aa6 <_fflush_r+0x32>
    5aa2:	68ac      	ldr	r4, [r5, #8]
    5aa4:	e003      	b.n	5aae <_fflush_r+0x3a>
    5aa6:	4b08      	ldr	r3, [pc, #32]	; (5ac8 <_fflush_r+0x54>)
    5aa8:	429c      	cmp	r4, r3
    5aaa:	d100      	bne.n	5aae <_fflush_r+0x3a>
    5aac:	68ec      	ldr	r4, [r5, #12]
    5aae:	220c      	movs	r2, #12
    5ab0:	5ea3      	ldrsh	r3, [r4, r2]
    5ab2:	2b00      	cmp	r3, #0
    5ab4:	d0e4      	beq.n	5a80 <_fflush_r+0xc>
    5ab6:	1c28      	adds	r0, r5, #0
    5ab8:	1c21      	adds	r1, r4, #0
    5aba:	f7ff ff51 	bl	5960 <__sflush_r>
    5abe:	bd38      	pop	{r3, r4, r5, pc}
    5ac0:	00005fec 	.word	0x00005fec
    5ac4:	0000600c 	.word	0x0000600c
    5ac8:	0000602c 	.word	0x0000602c

00005acc <_cleanup_r>:
    5acc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5ace:	1c04      	adds	r4, r0, #0
    5ad0:	1c07      	adds	r7, r0, #0
    5ad2:	3448      	adds	r4, #72	; 0x48
    5ad4:	2c00      	cmp	r4, #0
    5ad6:	d012      	beq.n	5afe <_cleanup_r+0x32>
    5ad8:	68a5      	ldr	r5, [r4, #8]
    5ada:	6866      	ldr	r6, [r4, #4]
    5adc:	3e01      	subs	r6, #1
    5ade:	d40c      	bmi.n	5afa <_cleanup_r+0x2e>
    5ae0:	89ab      	ldrh	r3, [r5, #12]
    5ae2:	2b01      	cmp	r3, #1
    5ae4:	d907      	bls.n	5af6 <_cleanup_r+0x2a>
    5ae6:	220e      	movs	r2, #14
    5ae8:	5eab      	ldrsh	r3, [r5, r2]
    5aea:	3301      	adds	r3, #1
    5aec:	d003      	beq.n	5af6 <_cleanup_r+0x2a>
    5aee:	1c38      	adds	r0, r7, #0
    5af0:	1c29      	adds	r1, r5, #0
    5af2:	f7ff ffbf 	bl	5a74 <_fflush_r>
    5af6:	3568      	adds	r5, #104	; 0x68
    5af8:	e7f0      	b.n	5adc <_cleanup_r+0x10>
    5afa:	6824      	ldr	r4, [r4, #0]
    5afc:	e7ea      	b.n	5ad4 <_cleanup_r+0x8>
    5afe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00005b00 <std.isra.0>:
    5b00:	2300      	movs	r3, #0
    5b02:	b510      	push	{r4, lr}
    5b04:	1c04      	adds	r4, r0, #0
    5b06:	6003      	str	r3, [r0, #0]
    5b08:	6043      	str	r3, [r0, #4]
    5b0a:	6083      	str	r3, [r0, #8]
    5b0c:	8181      	strh	r1, [r0, #12]
    5b0e:	6643      	str	r3, [r0, #100]	; 0x64
    5b10:	81c2      	strh	r2, [r0, #14]
    5b12:	6103      	str	r3, [r0, #16]
    5b14:	6143      	str	r3, [r0, #20]
    5b16:	6183      	str	r3, [r0, #24]
    5b18:	1c19      	adds	r1, r3, #0
    5b1a:	2208      	movs	r2, #8
    5b1c:	305c      	adds	r0, #92	; 0x5c
    5b1e:	f7ff fe1c 	bl	575a <memset>
    5b22:	4b05      	ldr	r3, [pc, #20]	; (5b38 <std.isra.0+0x38>)
    5b24:	6224      	str	r4, [r4, #32]
    5b26:	6263      	str	r3, [r4, #36]	; 0x24
    5b28:	4b04      	ldr	r3, [pc, #16]	; (5b3c <std.isra.0+0x3c>)
    5b2a:	62a3      	str	r3, [r4, #40]	; 0x28
    5b2c:	4b04      	ldr	r3, [pc, #16]	; (5b40 <std.isra.0+0x40>)
    5b2e:	62e3      	str	r3, [r4, #44]	; 0x2c
    5b30:	4b04      	ldr	r3, [pc, #16]	; (5b44 <std.isra.0+0x44>)
    5b32:	6323      	str	r3, [r4, #48]	; 0x30
    5b34:	bd10      	pop	{r4, pc}
    5b36:	46c0      	nop			; (mov r8, r8)
    5b38:	00005dc5 	.word	0x00005dc5
    5b3c:	00005ded 	.word	0x00005ded
    5b40:	00005e25 	.word	0x00005e25
    5b44:	00005e51 	.word	0x00005e51

00005b48 <__sfmoreglue>:
    5b48:	b570      	push	{r4, r5, r6, lr}
    5b4a:	1e4b      	subs	r3, r1, #1
    5b4c:	2568      	movs	r5, #104	; 0x68
    5b4e:	435d      	muls	r5, r3
    5b50:	1c0e      	adds	r6, r1, #0
    5b52:	1c29      	adds	r1, r5, #0
    5b54:	3174      	adds	r1, #116	; 0x74
    5b56:	f000 f8cf 	bl	5cf8 <_malloc_r>
    5b5a:	1e04      	subs	r4, r0, #0
    5b5c:	d008      	beq.n	5b70 <__sfmoreglue+0x28>
    5b5e:	2100      	movs	r1, #0
    5b60:	6001      	str	r1, [r0, #0]
    5b62:	6046      	str	r6, [r0, #4]
    5b64:	1c2a      	adds	r2, r5, #0
    5b66:	300c      	adds	r0, #12
    5b68:	60a0      	str	r0, [r4, #8]
    5b6a:	3268      	adds	r2, #104	; 0x68
    5b6c:	f7ff fdf5 	bl	575a <memset>
    5b70:	1c20      	adds	r0, r4, #0
    5b72:	bd70      	pop	{r4, r5, r6, pc}

00005b74 <__sinit>:
    5b74:	6983      	ldr	r3, [r0, #24]
    5b76:	b513      	push	{r0, r1, r4, lr}
    5b78:	1c04      	adds	r4, r0, #0
    5b7a:	2b00      	cmp	r3, #0
    5b7c:	d127      	bne.n	5bce <__sinit+0x5a>
    5b7e:	6483      	str	r3, [r0, #72]	; 0x48
    5b80:	64c3      	str	r3, [r0, #76]	; 0x4c
    5b82:	6503      	str	r3, [r0, #80]	; 0x50
    5b84:	4b12      	ldr	r3, [pc, #72]	; (5bd0 <__sinit+0x5c>)
    5b86:	4a13      	ldr	r2, [pc, #76]	; (5bd4 <__sinit+0x60>)
    5b88:	681b      	ldr	r3, [r3, #0]
    5b8a:	6282      	str	r2, [r0, #40]	; 0x28
    5b8c:	4298      	cmp	r0, r3
    5b8e:	d101      	bne.n	5b94 <__sinit+0x20>
    5b90:	2301      	movs	r3, #1
    5b92:	6183      	str	r3, [r0, #24]
    5b94:	1c20      	adds	r0, r4, #0
    5b96:	f000 f81f 	bl	5bd8 <__sfp>
    5b9a:	6060      	str	r0, [r4, #4]
    5b9c:	1c20      	adds	r0, r4, #0
    5b9e:	f000 f81b 	bl	5bd8 <__sfp>
    5ba2:	60a0      	str	r0, [r4, #8]
    5ba4:	1c20      	adds	r0, r4, #0
    5ba6:	f000 f817 	bl	5bd8 <__sfp>
    5baa:	2104      	movs	r1, #4
    5bac:	60e0      	str	r0, [r4, #12]
    5bae:	2200      	movs	r2, #0
    5bb0:	6860      	ldr	r0, [r4, #4]
    5bb2:	f7ff ffa5 	bl	5b00 <std.isra.0>
    5bb6:	68a0      	ldr	r0, [r4, #8]
    5bb8:	2109      	movs	r1, #9
    5bba:	2201      	movs	r2, #1
    5bbc:	f7ff ffa0 	bl	5b00 <std.isra.0>
    5bc0:	68e0      	ldr	r0, [r4, #12]
    5bc2:	2112      	movs	r1, #18
    5bc4:	2202      	movs	r2, #2
    5bc6:	f7ff ff9b 	bl	5b00 <std.isra.0>
    5bca:	2301      	movs	r3, #1
    5bcc:	61a3      	str	r3, [r4, #24]
    5bce:	bd13      	pop	{r0, r1, r4, pc}
    5bd0:	00005fe8 	.word	0x00005fe8
    5bd4:	00005acd 	.word	0x00005acd

00005bd8 <__sfp>:
    5bd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5bda:	4b1d      	ldr	r3, [pc, #116]	; (5c50 <__sfp+0x78>)
    5bdc:	1c07      	adds	r7, r0, #0
    5bde:	681e      	ldr	r6, [r3, #0]
    5be0:	69b2      	ldr	r2, [r6, #24]
    5be2:	2a00      	cmp	r2, #0
    5be4:	d102      	bne.n	5bec <__sfp+0x14>
    5be6:	1c30      	adds	r0, r6, #0
    5be8:	f7ff ffc4 	bl	5b74 <__sinit>
    5bec:	3648      	adds	r6, #72	; 0x48
    5bee:	68b4      	ldr	r4, [r6, #8]
    5bf0:	6873      	ldr	r3, [r6, #4]
    5bf2:	3b01      	subs	r3, #1
    5bf4:	d405      	bmi.n	5c02 <__sfp+0x2a>
    5bf6:	220c      	movs	r2, #12
    5bf8:	5ea5      	ldrsh	r5, [r4, r2]
    5bfa:	2d00      	cmp	r5, #0
    5bfc:	d010      	beq.n	5c20 <__sfp+0x48>
    5bfe:	3468      	adds	r4, #104	; 0x68
    5c00:	e7f7      	b.n	5bf2 <__sfp+0x1a>
    5c02:	6833      	ldr	r3, [r6, #0]
    5c04:	2b00      	cmp	r3, #0
    5c06:	d106      	bne.n	5c16 <__sfp+0x3e>
    5c08:	1c38      	adds	r0, r7, #0
    5c0a:	2104      	movs	r1, #4
    5c0c:	f7ff ff9c 	bl	5b48 <__sfmoreglue>
    5c10:	6030      	str	r0, [r6, #0]
    5c12:	2800      	cmp	r0, #0
    5c14:	d001      	beq.n	5c1a <__sfp+0x42>
    5c16:	6836      	ldr	r6, [r6, #0]
    5c18:	e7e9      	b.n	5bee <__sfp+0x16>
    5c1a:	230c      	movs	r3, #12
    5c1c:	603b      	str	r3, [r7, #0]
    5c1e:	e016      	b.n	5c4e <__sfp+0x76>
    5c20:	2301      	movs	r3, #1
    5c22:	425b      	negs	r3, r3
    5c24:	81e3      	strh	r3, [r4, #14]
    5c26:	1c20      	adds	r0, r4, #0
    5c28:	2301      	movs	r3, #1
    5c2a:	81a3      	strh	r3, [r4, #12]
    5c2c:	6665      	str	r5, [r4, #100]	; 0x64
    5c2e:	6025      	str	r5, [r4, #0]
    5c30:	60a5      	str	r5, [r4, #8]
    5c32:	6065      	str	r5, [r4, #4]
    5c34:	6125      	str	r5, [r4, #16]
    5c36:	6165      	str	r5, [r4, #20]
    5c38:	61a5      	str	r5, [r4, #24]
    5c3a:	305c      	adds	r0, #92	; 0x5c
    5c3c:	1c29      	adds	r1, r5, #0
    5c3e:	2208      	movs	r2, #8
    5c40:	f7ff fd8b 	bl	575a <memset>
    5c44:	6365      	str	r5, [r4, #52]	; 0x34
    5c46:	63a5      	str	r5, [r4, #56]	; 0x38
    5c48:	64a5      	str	r5, [r4, #72]	; 0x48
    5c4a:	64e5      	str	r5, [r4, #76]	; 0x4c
    5c4c:	1c20      	adds	r0, r4, #0
    5c4e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    5c50:	00005fe8 	.word	0x00005fe8

00005c54 <malloc>:
    5c54:	b508      	push	{r3, lr}
    5c56:	4b03      	ldr	r3, [pc, #12]	; (5c64 <malloc+0x10>)
    5c58:	1c01      	adds	r1, r0, #0
    5c5a:	6818      	ldr	r0, [r3, #0]
    5c5c:	f000 f84c 	bl	5cf8 <_malloc_r>
    5c60:	bd08      	pop	{r3, pc}
    5c62:	46c0      	nop			; (mov r8, r8)
    5c64:	2000006c 	.word	0x2000006c

00005c68 <_free_r>:
    5c68:	b530      	push	{r4, r5, lr}
    5c6a:	2900      	cmp	r1, #0
    5c6c:	d040      	beq.n	5cf0 <_free_r+0x88>
    5c6e:	3904      	subs	r1, #4
    5c70:	680b      	ldr	r3, [r1, #0]
    5c72:	2b00      	cmp	r3, #0
    5c74:	da00      	bge.n	5c78 <_free_r+0x10>
    5c76:	18c9      	adds	r1, r1, r3
    5c78:	4a1e      	ldr	r2, [pc, #120]	; (5cf4 <_free_r+0x8c>)
    5c7a:	6813      	ldr	r3, [r2, #0]
    5c7c:	1c14      	adds	r4, r2, #0
    5c7e:	2b00      	cmp	r3, #0
    5c80:	d102      	bne.n	5c88 <_free_r+0x20>
    5c82:	604b      	str	r3, [r1, #4]
    5c84:	6011      	str	r1, [r2, #0]
    5c86:	e033      	b.n	5cf0 <_free_r+0x88>
    5c88:	4299      	cmp	r1, r3
    5c8a:	d20f      	bcs.n	5cac <_free_r+0x44>
    5c8c:	6808      	ldr	r0, [r1, #0]
    5c8e:	180a      	adds	r2, r1, r0
    5c90:	429a      	cmp	r2, r3
    5c92:	d105      	bne.n	5ca0 <_free_r+0x38>
    5c94:	6813      	ldr	r3, [r2, #0]
    5c96:	6852      	ldr	r2, [r2, #4]
    5c98:	18c0      	adds	r0, r0, r3
    5c9a:	6008      	str	r0, [r1, #0]
    5c9c:	604a      	str	r2, [r1, #4]
    5c9e:	e000      	b.n	5ca2 <_free_r+0x3a>
    5ca0:	604b      	str	r3, [r1, #4]
    5ca2:	6021      	str	r1, [r4, #0]
    5ca4:	e024      	b.n	5cf0 <_free_r+0x88>
    5ca6:	428a      	cmp	r2, r1
    5ca8:	d803      	bhi.n	5cb2 <_free_r+0x4a>
    5caa:	1c13      	adds	r3, r2, #0
    5cac:	685a      	ldr	r2, [r3, #4]
    5cae:	2a00      	cmp	r2, #0
    5cb0:	d1f9      	bne.n	5ca6 <_free_r+0x3e>
    5cb2:	681d      	ldr	r5, [r3, #0]
    5cb4:	195c      	adds	r4, r3, r5
    5cb6:	428c      	cmp	r4, r1
    5cb8:	d10b      	bne.n	5cd2 <_free_r+0x6a>
    5cba:	6809      	ldr	r1, [r1, #0]
    5cbc:	1869      	adds	r1, r5, r1
    5cbe:	1858      	adds	r0, r3, r1
    5cc0:	6019      	str	r1, [r3, #0]
    5cc2:	4290      	cmp	r0, r2
    5cc4:	d114      	bne.n	5cf0 <_free_r+0x88>
    5cc6:	6814      	ldr	r4, [r2, #0]
    5cc8:	6852      	ldr	r2, [r2, #4]
    5cca:	1909      	adds	r1, r1, r4
    5ccc:	6019      	str	r1, [r3, #0]
    5cce:	605a      	str	r2, [r3, #4]
    5cd0:	e00e      	b.n	5cf0 <_free_r+0x88>
    5cd2:	428c      	cmp	r4, r1
    5cd4:	d902      	bls.n	5cdc <_free_r+0x74>
    5cd6:	230c      	movs	r3, #12
    5cd8:	6003      	str	r3, [r0, #0]
    5cda:	e009      	b.n	5cf0 <_free_r+0x88>
    5cdc:	6808      	ldr	r0, [r1, #0]
    5cde:	180c      	adds	r4, r1, r0
    5ce0:	4294      	cmp	r4, r2
    5ce2:	d103      	bne.n	5cec <_free_r+0x84>
    5ce4:	6814      	ldr	r4, [r2, #0]
    5ce6:	6852      	ldr	r2, [r2, #4]
    5ce8:	1900      	adds	r0, r0, r4
    5cea:	6008      	str	r0, [r1, #0]
    5cec:	604a      	str	r2, [r1, #4]
    5cee:	6059      	str	r1, [r3, #4]
    5cf0:	bd30      	pop	{r4, r5, pc}
    5cf2:	46c0      	nop			; (mov r8, r8)
    5cf4:	20000e04 	.word	0x20000e04

00005cf8 <_malloc_r>:
    5cf8:	b570      	push	{r4, r5, r6, lr}
    5cfa:	2303      	movs	r3, #3
    5cfc:	1ccd      	adds	r5, r1, #3
    5cfe:	439d      	bics	r5, r3
    5d00:	3508      	adds	r5, #8
    5d02:	1c06      	adds	r6, r0, #0
    5d04:	2d0c      	cmp	r5, #12
    5d06:	d201      	bcs.n	5d0c <_malloc_r+0x14>
    5d08:	250c      	movs	r5, #12
    5d0a:	e001      	b.n	5d10 <_malloc_r+0x18>
    5d0c:	2d00      	cmp	r5, #0
    5d0e:	db3f      	blt.n	5d90 <_malloc_r+0x98>
    5d10:	428d      	cmp	r5, r1
    5d12:	d33d      	bcc.n	5d90 <_malloc_r+0x98>
    5d14:	4b20      	ldr	r3, [pc, #128]	; (5d98 <_malloc_r+0xa0>)
    5d16:	681c      	ldr	r4, [r3, #0]
    5d18:	1c1a      	adds	r2, r3, #0
    5d1a:	1c21      	adds	r1, r4, #0
    5d1c:	2900      	cmp	r1, #0
    5d1e:	d013      	beq.n	5d48 <_malloc_r+0x50>
    5d20:	6808      	ldr	r0, [r1, #0]
    5d22:	1b43      	subs	r3, r0, r5
    5d24:	d40d      	bmi.n	5d42 <_malloc_r+0x4a>
    5d26:	2b0b      	cmp	r3, #11
    5d28:	d902      	bls.n	5d30 <_malloc_r+0x38>
    5d2a:	600b      	str	r3, [r1, #0]
    5d2c:	18cc      	adds	r4, r1, r3
    5d2e:	e01e      	b.n	5d6e <_malloc_r+0x76>
    5d30:	428c      	cmp	r4, r1
    5d32:	d102      	bne.n	5d3a <_malloc_r+0x42>
    5d34:	6863      	ldr	r3, [r4, #4]
    5d36:	6013      	str	r3, [r2, #0]
    5d38:	e01a      	b.n	5d70 <_malloc_r+0x78>
    5d3a:	6848      	ldr	r0, [r1, #4]
    5d3c:	6060      	str	r0, [r4, #4]
    5d3e:	1c0c      	adds	r4, r1, #0
    5d40:	e016      	b.n	5d70 <_malloc_r+0x78>
    5d42:	1c0c      	adds	r4, r1, #0
    5d44:	6849      	ldr	r1, [r1, #4]
    5d46:	e7e9      	b.n	5d1c <_malloc_r+0x24>
    5d48:	4c14      	ldr	r4, [pc, #80]	; (5d9c <_malloc_r+0xa4>)
    5d4a:	6820      	ldr	r0, [r4, #0]
    5d4c:	2800      	cmp	r0, #0
    5d4e:	d103      	bne.n	5d58 <_malloc_r+0x60>
    5d50:	1c30      	adds	r0, r6, #0
    5d52:	f000 f825 	bl	5da0 <_sbrk_r>
    5d56:	6020      	str	r0, [r4, #0]
    5d58:	1c30      	adds	r0, r6, #0
    5d5a:	1c29      	adds	r1, r5, #0
    5d5c:	f000 f820 	bl	5da0 <_sbrk_r>
    5d60:	1c43      	adds	r3, r0, #1
    5d62:	d015      	beq.n	5d90 <_malloc_r+0x98>
    5d64:	1cc4      	adds	r4, r0, #3
    5d66:	2303      	movs	r3, #3
    5d68:	439c      	bics	r4, r3
    5d6a:	4284      	cmp	r4, r0
    5d6c:	d10a      	bne.n	5d84 <_malloc_r+0x8c>
    5d6e:	6025      	str	r5, [r4, #0]
    5d70:	1c20      	adds	r0, r4, #0
    5d72:	300b      	adds	r0, #11
    5d74:	2207      	movs	r2, #7
    5d76:	1d23      	adds	r3, r4, #4
    5d78:	4390      	bics	r0, r2
    5d7a:	1ac3      	subs	r3, r0, r3
    5d7c:	d00b      	beq.n	5d96 <_malloc_r+0x9e>
    5d7e:	425a      	negs	r2, r3
    5d80:	50e2      	str	r2, [r4, r3]
    5d82:	e008      	b.n	5d96 <_malloc_r+0x9e>
    5d84:	1a21      	subs	r1, r4, r0
    5d86:	1c30      	adds	r0, r6, #0
    5d88:	f000 f80a 	bl	5da0 <_sbrk_r>
    5d8c:	3001      	adds	r0, #1
    5d8e:	d1ee      	bne.n	5d6e <_malloc_r+0x76>
    5d90:	230c      	movs	r3, #12
    5d92:	6033      	str	r3, [r6, #0]
    5d94:	2000      	movs	r0, #0
    5d96:	bd70      	pop	{r4, r5, r6, pc}
    5d98:	20000e04 	.word	0x20000e04
    5d9c:	20000e00 	.word	0x20000e00

00005da0 <_sbrk_r>:
    5da0:	b538      	push	{r3, r4, r5, lr}
    5da2:	4c07      	ldr	r4, [pc, #28]	; (5dc0 <_sbrk_r+0x20>)
    5da4:	2300      	movs	r3, #0
    5da6:	1c05      	adds	r5, r0, #0
    5da8:	1c08      	adds	r0, r1, #0
    5daa:	6023      	str	r3, [r4, #0]
    5dac:	f7fc f9ce 	bl	214c <_sbrk>
    5db0:	1c43      	adds	r3, r0, #1
    5db2:	d103      	bne.n	5dbc <_sbrk_r+0x1c>
    5db4:	6823      	ldr	r3, [r4, #0]
    5db6:	2b00      	cmp	r3, #0
    5db8:	d000      	beq.n	5dbc <_sbrk_r+0x1c>
    5dba:	602b      	str	r3, [r5, #0]
    5dbc:	bd38      	pop	{r3, r4, r5, pc}
    5dbe:	46c0      	nop			; (mov r8, r8)
    5dc0:	20000f84 	.word	0x20000f84

00005dc4 <__sread>:
    5dc4:	b538      	push	{r3, r4, r5, lr}
    5dc6:	1c0c      	adds	r4, r1, #0
    5dc8:	250e      	movs	r5, #14
    5dca:	5f49      	ldrsh	r1, [r1, r5]
    5dcc:	f000 f880 	bl	5ed0 <_read_r>
    5dd0:	2800      	cmp	r0, #0
    5dd2:	db03      	blt.n	5ddc <__sread+0x18>
    5dd4:	6d62      	ldr	r2, [r4, #84]	; 0x54
    5dd6:	1813      	adds	r3, r2, r0
    5dd8:	6563      	str	r3, [r4, #84]	; 0x54
    5dda:	e003      	b.n	5de4 <__sread+0x20>
    5ddc:	89a2      	ldrh	r2, [r4, #12]
    5dde:	4b02      	ldr	r3, [pc, #8]	; (5de8 <__sread+0x24>)
    5de0:	4013      	ands	r3, r2
    5de2:	81a3      	strh	r3, [r4, #12]
    5de4:	bd38      	pop	{r3, r4, r5, pc}
    5de6:	46c0      	nop			; (mov r8, r8)
    5de8:	ffffefff 	.word	0xffffefff

00005dec <__swrite>:
    5dec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5dee:	1c1e      	adds	r6, r3, #0
    5df0:	898b      	ldrh	r3, [r1, #12]
    5df2:	1c05      	adds	r5, r0, #0
    5df4:	1c0c      	adds	r4, r1, #0
    5df6:	1c17      	adds	r7, r2, #0
    5df8:	05da      	lsls	r2, r3, #23
    5dfa:	d505      	bpl.n	5e08 <__swrite+0x1c>
    5dfc:	230e      	movs	r3, #14
    5dfe:	5ec9      	ldrsh	r1, [r1, r3]
    5e00:	2200      	movs	r2, #0
    5e02:	2302      	movs	r3, #2
    5e04:	f000 f850 	bl	5ea8 <_lseek_r>
    5e08:	89a2      	ldrh	r2, [r4, #12]
    5e0a:	4b05      	ldr	r3, [pc, #20]	; (5e20 <__swrite+0x34>)
    5e0c:	1c28      	adds	r0, r5, #0
    5e0e:	4013      	ands	r3, r2
    5e10:	81a3      	strh	r3, [r4, #12]
    5e12:	220e      	movs	r2, #14
    5e14:	5ea1      	ldrsh	r1, [r4, r2]
    5e16:	1c33      	adds	r3, r6, #0
    5e18:	1c3a      	adds	r2, r7, #0
    5e1a:	f000 f81f 	bl	5e5c <_write_r>
    5e1e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    5e20:	ffffefff 	.word	0xffffefff

00005e24 <__sseek>:
    5e24:	b538      	push	{r3, r4, r5, lr}
    5e26:	1c0c      	adds	r4, r1, #0
    5e28:	250e      	movs	r5, #14
    5e2a:	5f49      	ldrsh	r1, [r1, r5]
    5e2c:	f000 f83c 	bl	5ea8 <_lseek_r>
    5e30:	89a3      	ldrh	r3, [r4, #12]
    5e32:	1c42      	adds	r2, r0, #1
    5e34:	d103      	bne.n	5e3e <__sseek+0x1a>
    5e36:	4a05      	ldr	r2, [pc, #20]	; (5e4c <__sseek+0x28>)
    5e38:	4013      	ands	r3, r2
    5e3a:	81a3      	strh	r3, [r4, #12]
    5e3c:	e004      	b.n	5e48 <__sseek+0x24>
    5e3e:	2280      	movs	r2, #128	; 0x80
    5e40:	0152      	lsls	r2, r2, #5
    5e42:	4313      	orrs	r3, r2
    5e44:	81a3      	strh	r3, [r4, #12]
    5e46:	6560      	str	r0, [r4, #84]	; 0x54
    5e48:	bd38      	pop	{r3, r4, r5, pc}
    5e4a:	46c0      	nop			; (mov r8, r8)
    5e4c:	ffffefff 	.word	0xffffefff

00005e50 <__sclose>:
    5e50:	b508      	push	{r3, lr}
    5e52:	230e      	movs	r3, #14
    5e54:	5ec9      	ldrsh	r1, [r1, r3]
    5e56:	f000 f815 	bl	5e84 <_close_r>
    5e5a:	bd08      	pop	{r3, pc}

00005e5c <_write_r>:
    5e5c:	b538      	push	{r3, r4, r5, lr}
    5e5e:	4c08      	ldr	r4, [pc, #32]	; (5e80 <_write_r+0x24>)
    5e60:	1c05      	adds	r5, r0, #0
    5e62:	2000      	movs	r0, #0
    5e64:	6020      	str	r0, [r4, #0]
    5e66:	1c08      	adds	r0, r1, #0
    5e68:	1c11      	adds	r1, r2, #0
    5e6a:	1c1a      	adds	r2, r3, #0
    5e6c:	f7fc f944 	bl	20f8 <_write>
    5e70:	1c43      	adds	r3, r0, #1
    5e72:	d103      	bne.n	5e7c <_write_r+0x20>
    5e74:	6823      	ldr	r3, [r4, #0]
    5e76:	2b00      	cmp	r3, #0
    5e78:	d000      	beq.n	5e7c <_write_r+0x20>
    5e7a:	602b      	str	r3, [r5, #0]
    5e7c:	bd38      	pop	{r3, r4, r5, pc}
    5e7e:	46c0      	nop			; (mov r8, r8)
    5e80:	20000f84 	.word	0x20000f84

00005e84 <_close_r>:
    5e84:	b538      	push	{r3, r4, r5, lr}
    5e86:	4c07      	ldr	r4, [pc, #28]	; (5ea4 <_close_r+0x20>)
    5e88:	2300      	movs	r3, #0
    5e8a:	1c05      	adds	r5, r0, #0
    5e8c:	1c08      	adds	r0, r1, #0
    5e8e:	6023      	str	r3, [r4, #0]
    5e90:	f7fc f96e 	bl	2170 <_close>
    5e94:	1c43      	adds	r3, r0, #1
    5e96:	d103      	bne.n	5ea0 <_close_r+0x1c>
    5e98:	6823      	ldr	r3, [r4, #0]
    5e9a:	2b00      	cmp	r3, #0
    5e9c:	d000      	beq.n	5ea0 <_close_r+0x1c>
    5e9e:	602b      	str	r3, [r5, #0]
    5ea0:	bd38      	pop	{r3, r4, r5, pc}
    5ea2:	46c0      	nop			; (mov r8, r8)
    5ea4:	20000f84 	.word	0x20000f84

00005ea8 <_lseek_r>:
    5ea8:	b538      	push	{r3, r4, r5, lr}
    5eaa:	4c08      	ldr	r4, [pc, #32]	; (5ecc <_lseek_r+0x24>)
    5eac:	1c05      	adds	r5, r0, #0
    5eae:	2000      	movs	r0, #0
    5eb0:	6020      	str	r0, [r4, #0]
    5eb2:	1c08      	adds	r0, r1, #0
    5eb4:	1c11      	adds	r1, r2, #0
    5eb6:	1c1a      	adds	r2, r3, #0
    5eb8:	f7fc f95e 	bl	2178 <_lseek>
    5ebc:	1c43      	adds	r3, r0, #1
    5ebe:	d103      	bne.n	5ec8 <_lseek_r+0x20>
    5ec0:	6823      	ldr	r3, [r4, #0]
    5ec2:	2b00      	cmp	r3, #0
    5ec4:	d000      	beq.n	5ec8 <_lseek_r+0x20>
    5ec6:	602b      	str	r3, [r5, #0]
    5ec8:	bd38      	pop	{r3, r4, r5, pc}
    5eca:	46c0      	nop			; (mov r8, r8)
    5ecc:	20000f84 	.word	0x20000f84

00005ed0 <_read_r>:
    5ed0:	b538      	push	{r3, r4, r5, lr}
    5ed2:	4c08      	ldr	r4, [pc, #32]	; (5ef4 <_read_r+0x24>)
    5ed4:	1c05      	adds	r5, r0, #0
    5ed6:	2000      	movs	r0, #0
    5ed8:	6020      	str	r0, [r4, #0]
    5eda:	1c08      	adds	r0, r1, #0
    5edc:	1c11      	adds	r1, r2, #0
    5ede:	1c1a      	adds	r2, r3, #0
    5ee0:	f7fc f8e8 	bl	20b4 <_read>
    5ee4:	1c43      	adds	r3, r0, #1
    5ee6:	d103      	bne.n	5ef0 <_read_r+0x20>
    5ee8:	6823      	ldr	r3, [r4, #0]
    5eea:	2b00      	cmp	r3, #0
    5eec:	d000      	beq.n	5ef0 <_read_r+0x20>
    5eee:	602b      	str	r3, [r5, #0]
    5ef0:	bd38      	pop	{r3, r4, r5, pc}
    5ef2:	46c0      	nop			; (mov r8, r8)
    5ef4:	20000f84 	.word	0x20000f84
    5ef8:	42000800 	.word	0x42000800
    5efc:	42000c00 	.word	0x42000c00
    5f00:	42001000 	.word	0x42001000
    5f04:	42001400 	.word	0x42001400
    5f08:	42001800 	.word	0x42001800
    5f0c:	42001c00 	.word	0x42001c00
    5f10:	0c0b0a09 	.word	0x0c0b0a09
    5f14:	00000e0d 	.word	0x00000e0d
    5f18:	0000140c 	.word	0x0000140c
    5f1c:	00001468 	.word	0x00001468
    5f20:	00001468 	.word	0x00001468
    5f24:	00001406 	.word	0x00001406
    5f28:	00001406 	.word	0x00001406
    5f2c:	00001422 	.word	0x00001422
    5f30:	00001412 	.word	0x00001412
    5f34:	00001428 	.word	0x00001428
    5f38:	00001456 	.word	0x00001456
    5f3c:	00001690 	.word	0x00001690
    5f40:	000016f0 	.word	0x000016f0
    5f44:	000016f0 	.word	0x000016f0
    5f48:	00001670 	.word	0x00001670
    5f4c:	00001682 	.word	0x00001682
    5f50:	0000169e 	.word	0x0000169e
    5f54:	00001674 	.word	0x00001674
    5f58:	000016ac 	.word	0x000016ac
    5f5c:	000016e0 	.word	0x000016e0
    5f60:	42002c00 	.word	0x42002c00
    5f64:	42003000 	.word	0x42003000
    5f68:	42003400 	.word	0x42003400
    5f6c:	001c1c1b 	.word	0x001c1c1b
    5f70:	10000800 	.word	0x10000800
    5f74:	00002000 	.word	0x00002000
    5f78:	0000265a 	.word	0x0000265a
    5f7c:	00002674 	.word	0x00002674
    5f80:	00002690 	.word	0x00002690
    5f84:	000026c2 	.word	0x000026c2
    5f88:	00002704 	.word	0x00002704
    5f8c:	726f6f43 	.word	0x726f6f43
    5f90:	616e6964 	.word	0x616e6964
    5f94:	00726f74 	.word	0x00726f74
    5f98:	74736554 	.word	0x74736554
    5f9c:	75636553 	.word	0x75636553
    5fa0:	79746972 	.word	0x79746972
    5fa4:	3079654b 	.word	0x3079654b
    5fa8:	00000000 	.word	0x00000000
    5fac:	000037cc 	.word	0x000037cc
    5fb0:	00003944 	.word	0x00003944
    5fb4:	0000394e 	.word	0x0000394e
    5fb8:	00003aea 	.word	0x00003aea
    5fbc:	00003af2 	.word	0x00003af2
    5fc0:	000040ce 	.word	0x000040ce
    5fc4:	0000418c 	.word	0x0000418c
    5fc8:	000040d8 	.word	0x000040d8
    5fcc:	000040f8 	.word	0x000040f8
    5fd0:	0000418c 	.word	0x0000418c
    5fd4:	0000411a 	.word	0x0000411a
    5fd8:	0000418c 	.word	0x0000418c
    5fdc:	0000415c 	.word	0x0000415c

00005fe0 <tc_interrupt_vectors.11765>:
    5fe0:	00141312 00000043                       ....C...

00005fe8 <_global_impure_ptr>:
    5fe8:	2000000c                                ... 

00005fec <__sf_fake_stdin>:
	...

0000600c <__sf_fake_stdout>:
	...

0000602c <__sf_fake_stderr>:
	...

0000604c <_init>:
    604c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    604e:	46c0      	nop			; (mov r8, r8)
    6050:	bcf8      	pop	{r3, r4, r5, r6, r7}
    6052:	bc08      	pop	{r3}
    6054:	469e      	mov	lr, r3
    6056:	4770      	bx	lr

00006058 <__init_array_start>:
    6058:	000000d9 	.word	0x000000d9

0000605c <_fini>:
    605c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    605e:	46c0      	nop			; (mov r8, r8)
    6060:	bcf8      	pop	{r3, r4, r5, r6, r7}
    6062:	bc08      	pop	{r3}
    6064:	469e      	mov	lr, r3
    6066:	4770      	bx	lr

00006068 <__fini_array_start>:
    6068:	000000b1 	.word	0x000000b1
