#-----------------------------------------------------------
# Vivado v2023.2.2 (64-bit)
# SW Build 4126759 on Thu Feb  8 23:53:51 MST 2024
# IP Build 4126054 on Fri Feb  9 11:39:09 MST 2024
# SharedData Build 4115275 on Tue Jan 30 00:40:57 MST 2024
# Start of session at: Sun Jun 30 20:24:52 2024
# Process ID: 14524
# Current directory: F:/SOC codes/new/pic16hardware/pic16hardware.runs/zedpi_sys_pictrlip_0_0_synth_1
# Command line: vivado.exe -log zedpi_sys_pictrlip_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source zedpi_sys_pictrlip_0_0.tcl
# Log file: F:/SOC codes/new/pic16hardware/pic16hardware.runs/zedpi_sys_pictrlip_0_0_synth_1/zedpi_sys_pictrlip_0_0.vds
# Journal file: F:/SOC codes/new/pic16hardware/pic16hardware.runs/zedpi_sys_pictrlip_0_0_synth_1\vivado.jou
# Running On: LAPTOP-2OH9G0NB, OS: Windows, CPU Frequency: 2296 MHz, CPU Physical cores: 8, Host memory: 16844 MB
#-----------------------------------------------------------
source zedpi_sys_pictrlip_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/SOC codes/new/pic16hardware/ip_repo/pictrlip_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'f:/SOC codes/new/pic16hardware/ip_repo/pictrlip_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/SOC codes/new/pic16hardware/ip_repo/pictrlip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/VIVADO/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: zedpi_sys_pictrlip_0_0
Command: synth_design -top zedpi_sys_pictrlip_0_0 -part xc7z020clg484-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16112
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1449.719 ; gain = 440.496
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'zedpi_sys_pictrlip_0_0' [f:/SOC codes/new/pic16hardware/pic16hardware.gen/sources_1/bd/zedpi_sys/ip/zedpi_sys_pictrlip_0_0/synth/zedpi_sys_pictrlip_0_0.vhd:85]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'pictrlip_v1_0' declared at 'f:/SOC codes/new/pic16hardware/pic16hardware.gen/sources_1/bd/zedpi_sys/ipshared/035d/hdl/pictrlip_v1_0.vhd:5' bound to instance 'U0' of component 'pictrlip_v1_0' [f:/SOC codes/new/pic16hardware/pic16hardware.gen/sources_1/bd/zedpi_sys/ip/zedpi_sys_pictrlip_0_0/synth/zedpi_sys_pictrlip_0_0.vhd:154]
INFO: [Synth 8-638] synthesizing module 'pictrlip_v1_0' [f:/SOC codes/new/pic16hardware/pic16hardware.gen/sources_1/bd/zedpi_sys/ipshared/035d/hdl/pictrlip_v1_0.vhd:51]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'pictrlip_v1_0_S00_AXI' declared at 'f:/SOC codes/new/pic16hardware/pic16hardware.gen/sources_1/bd/zedpi_sys/ipshared/035d/hdl/pictrlip_v1_0_S00_AXI.vhd:5' bound to instance 'pictrlip_v1_0_S00_AXI_inst' of component 'pictrlip_v1_0_S00_AXI' [f:/SOC codes/new/pic16hardware/pic16hardware.gen/sources_1/bd/zedpi_sys/ipshared/035d/hdl/pictrlip_v1_0.vhd:90]
INFO: [Synth 8-638] synthesizing module 'pictrlip_v1_0_S00_AXI' [f:/SOC codes/new/pic16hardware/pic16hardware.gen/sources_1/bd/zedpi_sys/ipshared/035d/hdl/pictrlip_v1_0_S00_AXI.vhd:88]
INFO: [Synth 8-226] default block is never used [f:/SOC codes/new/pic16hardware/pic16hardware.gen/sources_1/bd/zedpi_sys/ipshared/035d/hdl/pictrlip_v1_0_S00_AXI.vhd:241]
INFO: [Synth 8-226] default block is never used [f:/SOC codes/new/pic16hardware/pic16hardware.gen/sources_1/bd/zedpi_sys/ipshared/035d/hdl/pictrlip_v1_0_S00_AXI.vhd:373]
INFO: [Synth 8-3491] module 'pictrl16' declared at 'f:/SOC codes/new/pic16hardware/pic16hardware.gen/sources_1/bd/zedpi_sys/ipshared/035d/hdl/pictrl16.vhd:14' bound to instance 'pic_0' of component 'pictrl16' [f:/SOC codes/new/pic16hardware/pic16hardware.gen/sources_1/bd/zedpi_sys/ipshared/035d/hdl/pictrlip_v1_0_S00_AXI.vhd:411]
INFO: [Synth 8-638] synthesizing module 'pictrl16' [f:/SOC codes/new/pic16hardware/pic16hardware.gen/sources_1/bd/zedpi_sys/ipshared/035d/hdl/pictrl16.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'pictrl16' (0#1) [f:/SOC codes/new/pic16hardware/pic16hardware.gen/sources_1/bd/zedpi_sys/ipshared/035d/hdl/pictrl16.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'pictrlip_v1_0_S00_AXI' (0#1) [f:/SOC codes/new/pic16hardware/pic16hardware.gen/sources_1/bd/zedpi_sys/ipshared/035d/hdl/pictrlip_v1_0_S00_AXI.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'pictrlip_v1_0' (0#1) [f:/SOC codes/new/pic16hardware/pic16hardware.gen/sources_1/bd/zedpi_sys/ipshared/035d/hdl/pictrlip_v1_0.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'zedpi_sys_pictrlip_0_0' (0#1) [f:/SOC codes/new/pic16hardware/pic16hardware.gen/sources_1/bd/zedpi_sys/ip/zedpi_sys_pictrlip_0_0/synth/zedpi_sys_pictrlip_0_0.vhd:85]
WARNING: [Synth 8-6014] Unused sequential element slv_reg1_reg was removed.  [f:/SOC codes/new/pic16hardware/pic16hardware.gen/sources_1/bd/zedpi_sys/ipshared/035d/hdl/pictrlip_v1_0_S00_AXI.vhd:233]
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module pictrlip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module pictrlip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module pictrlip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module pictrlip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module pictrlip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module pictrlip_v1_0_S00_AXI is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1563.980 ; gain = 554.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1563.980 ; gain = 554.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1563.980 ; gain = 554.758
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1563.980 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1662.250 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 1662.250 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 1662.250 ; gain = 653.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 1662.250 ; gain = 653.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 1662.250 ; gain = 653.027
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'pictrl16'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
                 phase_1 |                              010 |                               01
                 phase_2 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'pictrl16'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 1662.250 ; gain = 653.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input   32 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 3     
	   4 Input   32 Bit        Muxes := 4     
	   2 Input   31 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 8     
	   3 Input    1 Bit        Muxes := 3     
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP U0/pictrlip_v1_0_S00_AXI_inst/pic_0/pi_integ0, operation Mode is: C+A*(B:0x1333).
DSP Report: operator U0/pictrlip_v1_0_S00_AXI_inst/pic_0/pi_integ0 is absorbed into DSP U0/pictrlip_v1_0_S00_AXI_inst/pic_0/pi_integ0.
DSP Report: operator U0/pictrlip_v1_0_S00_AXI_inst/pic_0/pi_integ1 is absorbed into DSP U0/pictrlip_v1_0_S00_AXI_inst/pic_0/pi_integ0.
DSP Report: Generating DSP U0/pictrlip_v1_0_S00_AXI_inst/pic_0/pi_sum0, operation Mode is: C+A*(B:0x3333).
DSP Report: operator U0/pictrlip_v1_0_S00_AXI_inst/pic_0/pi_sum0 is absorbed into DSP U0/pictrlip_v1_0_S00_AXI_inst/pic_0/pi_sum0.
DSP Report: operator U0/pictrlip_v1_0_S00_AXI_inst/pic_0/pi_sum1 is absorbed into DSP U0/pictrlip_v1_0_S00_AXI_inst/pic_0/pi_sum0.
WARNING: [Synth 8-7129] Port s00_axi_awprot[2] in module zedpi_sys_pictrlip_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[1] in module zedpi_sys_pictrlip_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[0] in module zedpi_sys_pictrlip_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[2] in module zedpi_sys_pictrlip_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[1] in module zedpi_sys_pictrlip_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[0] in module zedpi_sys_pictrlip_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 1662.250 ; gain = 653.027
---------------------------------------------------------------------------------
 Sort Area is  U0/pictrlip_v1_0_S00_AXI_inst/pic_0/pi_sum0_2 : 0 0 : 1133 1133 : Used 1 time 0
 Sort Area is  U0/pictrlip_v1_0_S00_AXI_inst/pic_0/pi_integ0_0 : 0 0 : 1037 1037 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|pictrl16    | C+A*(B:0x1333) | 16     | 14     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pictrl16    | C+A*(B:0x3333) | 16     | 15     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:45 . Memory (MB): peak = 1662.250 ; gain = 653.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:45 . Memory (MB): peak = 1662.250 ; gain = 653.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:46 . Memory (MB): peak = 1662.250 ; gain = 653.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:48 ; elapsed = 00:00:59 . Memory (MB): peak = 1662.250 ; gain = 653.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:48 ; elapsed = 00:00:59 . Memory (MB): peak = 1662.250 ; gain = 653.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:48 ; elapsed = 00:00:59 . Memory (MB): peak = 1662.250 ; gain = 653.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:48 ; elapsed = 00:00:59 . Memory (MB): peak = 1662.250 ; gain = 653.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:48 ; elapsed = 00:00:59 . Memory (MB): peak = 1662.250 ; gain = 653.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:48 ; elapsed = 00:00:59 . Memory (MB): peak = 1662.250 ; gain = 653.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|pictrl16    | C+A*B       | 30     | 13     | 48     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pictrl16    | C+A*B       | 30     | 14     | 48     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    16|
|2     |DSP48E1 |     2|
|3     |LUT1    |    17|
|4     |LUT2    |    97|
|5     |LUT3    |    18|
|6     |LUT4    |    23|
|7     |LUT5    |    72|
|8     |LUT6    |     5|
|9     |FDRE    |   163|
|10    |FDSE    |     4|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:48 ; elapsed = 00:00:59 . Memory (MB): peak = 1662.250 ; gain = 653.027
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:34 ; elapsed = 00:00:56 . Memory (MB): peak = 1662.250 ; gain = 554.758
Synthesis Optimization Complete : Time (s): cpu = 00:00:48 ; elapsed = 00:00:59 . Memory (MB): peak = 1662.250 ; gain = 653.027
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1662.250 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1662.250 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: db80aa18
INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
tcl.statsThreshold
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1662.250 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/SOC codes/new/pic16hardware/pic16hardware.runs/zedpi_sys_pictrlip_0_0_synth_1/zedpi_sys_pictrlip_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP zedpi_sys_pictrlip_0_0, cache-ID = 9d509b21078cff34
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1662.250 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/SOC codes/new/pic16hardware/pic16hardware.runs/zedpi_sys_pictrlip_0_0_synth_1/zedpi_sys_pictrlip_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file zedpi_sys_pictrlip_0_0_utilization_synth.rpt -pb zedpi_sys_pictrlip_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jun 30 20:26:26 2024...
