# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../m5.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../m5.srcs/sources_1/bd/design_1/ipshared/8c62/hdl" --include "/opt/Vivado/2019.1/data/xilinx_vip/include" \
"../../../../m5.srcs/sources_1/new/DUTY_CYCLE.v" \
"../../../../m5.srcs/sim_1/new/dctb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
