INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Codes/verilog-vivado/shift_register/shift_register.srcs/sources_1/new/universal_shift_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module universal_shift_register
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Codes/verilog-vivado/shift_register/shift_register.srcs/sim_1/new/tb_shift_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_shift_register
