{
  "module_name": "guc_actions_abi.h",
  "hash_id": "d9bb7c5340d1c5b5bcda137039f5d15b216b62bf40fbadd21107fc715feb5d55",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/i915/gt/uc/abi/guc_actions_abi.h",
  "human_readable_source": " \n \n\n#ifndef _ABI_GUC_ACTIONS_ABI_H\n#define _ABI_GUC_ACTIONS_ABI_H\n\n \n#define GUC_ACTION_HOST2GUC_SELF_CFG\t\t\t0x0508\n\n#define HOST2GUC_SELF_CFG_REQUEST_MSG_LEN\t\t(GUC_HXG_REQUEST_MSG_MIN_LEN + 3u)\n#define HOST2GUC_SELF_CFG_REQUEST_MSG_0_MBZ\t\tGUC_HXG_REQUEST_MSG_0_DATA0\n#define HOST2GUC_SELF_CFG_REQUEST_MSG_1_KLV_KEY\t\t(0xffffU << 16)\n#define HOST2GUC_SELF_CFG_REQUEST_MSG_1_KLV_LEN\t\t(0xffff << 0)\n#define HOST2GUC_SELF_CFG_REQUEST_MSG_2_VALUE32\t\tGUC_HXG_REQUEST_MSG_n_DATAn\n#define HOST2GUC_SELF_CFG_REQUEST_MSG_3_VALUE64\t\tGUC_HXG_REQUEST_MSG_n_DATAn\n\n#define HOST2GUC_SELF_CFG_RESPONSE_MSG_LEN\t\tGUC_HXG_RESPONSE_MSG_MIN_LEN\n#define HOST2GUC_SELF_CFG_RESPONSE_MSG_0_NUM\t\tGUC_HXG_RESPONSE_MSG_0_DATA0\n\n \n#define GUC_ACTION_HOST2GUC_CONTROL_CTB\t\t\t0x4509\n\n#define HOST2GUC_CONTROL_CTB_REQUEST_MSG_LEN\t\t(GUC_HXG_REQUEST_MSG_MIN_LEN + 1u)\n#define HOST2GUC_CONTROL_CTB_REQUEST_MSG_0_MBZ\t\tGUC_HXG_REQUEST_MSG_0_DATA0\n#define HOST2GUC_CONTROL_CTB_REQUEST_MSG_1_CONTROL\tGUC_HXG_REQUEST_MSG_n_DATAn\n#define   GUC_CTB_CONTROL_DISABLE\t\t\t0u\n#define   GUC_CTB_CONTROL_ENABLE\t\t\t1u\n\n#define HOST2GUC_CONTROL_CTB_RESPONSE_MSG_LEN\t\tGUC_HXG_RESPONSE_MSG_MIN_LEN\n#define HOST2GUC_CONTROL_CTB_RESPONSE_MSG_0_MBZ\t\tGUC_HXG_RESPONSE_MSG_0_DATA0\n\n \n\nenum intel_guc_action {\n\tINTEL_GUC_ACTION_DEFAULT = 0x0,\n\tINTEL_GUC_ACTION_REQUEST_PREEMPTION = 0x2,\n\tINTEL_GUC_ACTION_REQUEST_ENGINE_RESET = 0x3,\n\tINTEL_GUC_ACTION_ALLOCATE_DOORBELL = 0x10,\n\tINTEL_GUC_ACTION_DEALLOCATE_DOORBELL = 0x20,\n\tINTEL_GUC_ACTION_LOG_BUFFER_FILE_FLUSH_COMPLETE = 0x30,\n\tINTEL_GUC_ACTION_UK_LOG_ENABLE_LOGGING = 0x40,\n\tINTEL_GUC_ACTION_FORCE_LOG_BUFFER_FLUSH = 0x302,\n\tINTEL_GUC_ACTION_ENTER_S_STATE = 0x501,\n\tINTEL_GUC_ACTION_EXIT_S_STATE = 0x502,\n\tINTEL_GUC_ACTION_GLOBAL_SCHED_POLICY_CHANGE = 0x506,\n\tINTEL_GUC_ACTION_UPDATE_SCHEDULING_POLICIES_KLV = 0x509,\n\tINTEL_GUC_ACTION_SCHED_CONTEXT = 0x1000,\n\tINTEL_GUC_ACTION_SCHED_CONTEXT_MODE_SET = 0x1001,\n\tINTEL_GUC_ACTION_SCHED_CONTEXT_MODE_DONE = 0x1002,\n\tINTEL_GUC_ACTION_SCHED_ENGINE_MODE_SET = 0x1003,\n\tINTEL_GUC_ACTION_SCHED_ENGINE_MODE_DONE = 0x1004,\n\tINTEL_GUC_ACTION_V69_SET_CONTEXT_PRIORITY = 0x1005,\n\tINTEL_GUC_ACTION_V69_SET_CONTEXT_EXECUTION_QUANTUM = 0x1006,\n\tINTEL_GUC_ACTION_V69_SET_CONTEXT_PREEMPTION_TIMEOUT = 0x1007,\n\tINTEL_GUC_ACTION_CONTEXT_RESET_NOTIFICATION = 0x1008,\n\tINTEL_GUC_ACTION_ENGINE_FAILURE_NOTIFICATION = 0x1009,\n\tINTEL_GUC_ACTION_HOST2GUC_UPDATE_CONTEXT_POLICIES = 0x100B,\n\tINTEL_GUC_ACTION_SETUP_PC_GUCRC = 0x3004,\n\tINTEL_GUC_ACTION_AUTHENTICATE_HUC = 0x4000,\n\tINTEL_GUC_ACTION_GET_HWCONFIG = 0x4100,\n\tINTEL_GUC_ACTION_REGISTER_CONTEXT = 0x4502,\n\tINTEL_GUC_ACTION_DEREGISTER_CONTEXT = 0x4503,\n\tINTEL_GUC_ACTION_DEREGISTER_CONTEXT_DONE = 0x4600,\n\tINTEL_GUC_ACTION_REGISTER_CONTEXT_MULTI_LRC = 0x4601,\n\tINTEL_GUC_ACTION_CLIENT_SOFT_RESET = 0x5507,\n\tINTEL_GUC_ACTION_SET_ENG_UTIL_BUFF = 0x550A,\n\tINTEL_GUC_ACTION_STATE_CAPTURE_NOTIFICATION = 0x8002,\n\tINTEL_GUC_ACTION_NOTIFY_FLUSH_LOG_BUFFER_TO_FILE = 0x8003,\n\tINTEL_GUC_ACTION_NOTIFY_CRASH_DUMP_POSTED = 0x8004,\n\tINTEL_GUC_ACTION_NOTIFY_EXCEPTION = 0x8005,\n\tINTEL_GUC_ACTION_LIMIT\n};\n\nenum intel_guc_rc_options {\n\tINTEL_GUCRC_HOST_CONTROL,\n\tINTEL_GUCRC_FIRMWARE_CONTROL,\n};\n\nenum intel_guc_preempt_options {\n\tINTEL_GUC_PREEMPT_OPTION_DROP_WORK_Q = 0x4,\n\tINTEL_GUC_PREEMPT_OPTION_DROP_SUBMIT_Q = 0x8,\n};\n\nenum intel_guc_report_status {\n\tINTEL_GUC_REPORT_STATUS_UNKNOWN = 0x0,\n\tINTEL_GUC_REPORT_STATUS_ACKED = 0x1,\n\tINTEL_GUC_REPORT_STATUS_ERROR = 0x2,\n\tINTEL_GUC_REPORT_STATUS_COMPLETE = 0x4,\n};\n\nenum intel_guc_sleep_state_status {\n\tINTEL_GUC_SLEEP_STATE_SUCCESS = 0x1,\n\tINTEL_GUC_SLEEP_STATE_PREEMPT_TO_IDLE_FAILED = 0x2,\n\tINTEL_GUC_SLEEP_STATE_ENGINE_RESET_FAILED = 0x3\n#define INTEL_GUC_SLEEP_STATE_INVALID_MASK 0x80000000\n};\n\n#define GUC_LOG_CONTROL_LOGGING_ENABLED\t(1 << 0)\n#define GUC_LOG_CONTROL_VERBOSITY_SHIFT\t4\n#define GUC_LOG_CONTROL_VERBOSITY_MASK\t(0xF << GUC_LOG_CONTROL_VERBOSITY_SHIFT)\n#define GUC_LOG_CONTROL_DEFAULT_LOGGING\t(1 << 8)\n\nenum intel_guc_state_capture_event_status {\n\tINTEL_GUC_STATE_CAPTURE_EVENT_STATUS_SUCCESS = 0x0,\n\tINTEL_GUC_STATE_CAPTURE_EVENT_STATUS_NOSPACE = 0x1,\n};\n\n#define INTEL_GUC_STATE_CAPTURE_EVENT_STATUS_MASK      0x000000FF\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}