<stg><name>xFBoxFilter3x3<2, 1080, 1920, 3, 1, 5, 5, 1920, false></name>


<trans_list>

<trans id="160" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="9" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="201" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="15" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="21" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gradx_2_41, void @empty_14, i32, i32, void @empty_18, i32, i32, void @empty_18, void @empty_18, void @empty_18, i32, i32, i32, i32, void @empty_18, void @empty_18

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gradx2g_44, void @empty_14, i32, i32, void @empty_18, i32, i32, void @empty_18, void @empty_18, void @empty_18, i32, i32, i32, i32, void @empty_18, void @empty_18

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
arrayctor.loop:2 %img_width_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %img_width

]]></Node>
<StgValue><ssdm name="img_width_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
arrayctor.loop:3 %img_height_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %img_height

]]></Node>
<StgValue><ssdm name="img_height_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop:4 %buf_0_V = alloca i64

]]></Node>
<StgValue><ssdm name="buf_0_V"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop:5 %buf_1_V = alloca i64

]]></Node>
<StgValue><ssdm name="buf_1_V"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop:6 %buf_2_V = alloca i64

]]></Node>
<StgValue><ssdm name="buf_2_V"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="64" op_5_bw="64" op_6_bw="64">
<![CDATA[
arrayctor.loop:7 %specmemcore_ln233 = specmemcore void @_ssdm_op_SpecMemCore, i16 %buf_0_V, i16 %buf_1_V, i16 %buf_2_V, i64, i64, i64

]]></Node>
<StgValue><ssdm name="specmemcore_ln233"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop:8 %br_ln241 = br void %bb1500

]]></Node>
<StgValue><ssdm name="br_ln241"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
bb1500:0 %empty = phi i11, void %arrayctor.loop, i11 %add_ln695, void %bb1500.split

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb1500:1 %icmp_ln241 = icmp_eq  i11 %empty, i11 %img_width_read

]]></Node>
<StgValue><ssdm name="icmp_ln241"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb1500:2 %add_ln695 = add i11 %empty, i11

]]></Node>
<StgValue><ssdm name="add_ln695"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb1500:3 %br_ln241 = br i1 %icmp_ln241, void %bb1500.split, void %._crit_edge1371.loopexit

]]></Node>
<StgValue><ssdm name="br_ln241"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="11">
<![CDATA[
bb1500.split:3 %zext_ln538 = zext i11 %empty

]]></Node>
<StgValue><ssdm name="zext_ln538"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb1500.split:4 %buf_0_V_addr = getelementptr i16 %buf_0_V, i64, i64 %zext_ln538

]]></Node>
<StgValue><ssdm name="buf_0_V_addr"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
bb1500.split:5 %store_ln324 = store i16, i11 %buf_0_V_addr

]]></Node>
<StgValue><ssdm name="store_ln324"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
bb1500.split:0 %specpipeline_ln538 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_18

]]></Node>
<StgValue><ssdm name="specpipeline_ln538"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb1500.split:1 %speclooptripcount_ln538 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln538"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
bb1500.split:2 %specloopname_ln538 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln538"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb1500.split:6 %tmp_V = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P, i16 %gradx_2_41

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb1500.split:7 %buf_1_V_addr = getelementptr i16 %buf_1_V, i64, i64 %zext_ln538

]]></Node>
<StgValue><ssdm name="buf_1_V_addr"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
bb1500.split:8 %store_ln324 = store i16 %tmp_V, i11 %buf_1_V_addr

]]></Node>
<StgValue><ssdm name="store_ln324"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
bb1500.split:9 %br_ln0 = br void %bb1500

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="2" op_0_bw="32">
<![CDATA[
._crit_edge1371.loopexit:0 %empty_107 = alloca i32

]]></Node>
<StgValue><ssdm name="empty_107"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="2" op_0_bw="32">
<![CDATA[
._crit_edge1371.loopexit:1 %empty_108 = alloca i32

]]></Node>
<StgValue><ssdm name="empty_108"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="2" op_0_bw="32">
<![CDATA[
._crit_edge1371.loopexit:2 %empty_109 = alloca i32

]]></Node>
<StgValue><ssdm name="empty_109"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge1371.loopexit:3 %img_height_cast2 = zext i11 %img_height_read

]]></Node>
<StgValue><ssdm name="img_height_cast2"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge1371.loopexit:4 %add_ln257 = add i12 %img_height_cast2, i12

]]></Node>
<StgValue><ssdm name="add_ln257"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge1371.loopexit:5 %br_ln257 = br void

]]></Node>
<StgValue><ssdm name="br_ln257"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="51" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:0 %empty_110 = phi i12, void %._crit_edge1371.loopexit, i12 %add_ln695_5, void %_ZN2xf2cv12xfPackPixelsILi1ELi5ELi3EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit1382.loopexit

]]></Node>
<StgValue><ssdm name="empty_110"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
:1 %empty_111 = phi i13, void %._crit_edge1371.loopexit, i13 %select_ln303, void %_ZN2xf2cv12xfPackPixelsILi1ELi5ELi3EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit1382.loopexit

]]></Node>
<StgValue><ssdm name="empty_111"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:2 %icmp_ln257 = icmp_eq  i12 %empty_110, i12 %add_ln257

]]></Node>
<StgValue><ssdm name="icmp_ln257"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln257 = br i1 %icmp_ln257, void %.split5, void %._crit_edge.loopexit

]]></Node>
<StgValue><ssdm name="br_ln257"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split5:0 %speclooptripcount_ln1620 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln1620"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split5:1 %specloopname_ln1620 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln1620"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0" op_4_bw="13" op_5_bw="0">
<![CDATA[
.split5:2 %switch_ln264 = switch i13 %empty_111, void, i13, void %.split5..lr.ph825_crit_edge, i13, void %.fold.split

]]></Node>
<StgValue><ssdm name="switch_ln264"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="0"/>
<literal name="empty_111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
.fold.split:0 %store_ln0 = store i2, i2 %empty_109

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="0"/>
<literal name="empty_111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
.fold.split:1 %store_ln0 = store i2, i2 %empty_108

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="0"/>
<literal name="empty_111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
.fold.split:2 %store_ln0 = store i2, i2 %empty_107

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="0"/>
<literal name="empty_111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
.fold.split:3 %br_ln0 = br void %.lr.ph825

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="0"/>
<literal name="empty_111" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split5..lr.ph825_crit_edge:0 %store_ln264 = store i2, i2 %empty_109

]]></Node>
<StgValue><ssdm name="store_ln264"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="0"/>
<literal name="empty_111" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split5..lr.ph825_crit_edge:1 %store_ln264 = store i2, i2 %empty_108

]]></Node>
<StgValue><ssdm name="store_ln264"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="0"/>
<literal name="empty_111" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split5..lr.ph825_crit_edge:2 %store_ln264 = store i2, i2 %empty_107

]]></Node>
<StgValue><ssdm name="store_ln264"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="0"/>
<literal name="empty_111" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
.split5..lr.ph825_crit_edge:3 %br_ln264 = br void %.lr.ph825

]]></Node>
<StgValue><ssdm name="br_ln264"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="0"/>
<literal name="empty_111" val="!2"/>
<literal name="empty_111" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="2" op_0_bw="2">
<![CDATA[
:0 %p_load70 = load i2 %empty_107

]]></Node>
<StgValue><ssdm name="p_load70"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="0"/>
<literal name="empty_111" val="!2"/>
<literal name="empty_111" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="2" op_0_bw="2">
<![CDATA[
:1 %p_load68 = load i2 %empty_108

]]></Node>
<StgValue><ssdm name="p_load68"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="0"/>
<literal name="empty_111" val="!2"/>
<literal name="empty_111" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="2" op_0_bw="2">
<![CDATA[
:2 %p_load = load i2 %empty_109

]]></Node>
<StgValue><ssdm name="p_load"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="0"/>
<literal name="empty_111" val="!2"/>
<literal name="empty_111" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
:3 %icmp_ln874 = icmp_eq  i13 %empty_111, i13

]]></Node>
<StgValue><ssdm name="icmp_ln874"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="0"/>
<literal name="empty_111" val="!2"/>
<literal name="empty_111" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:4 %select_ln272 = select i1 %icmp_ln874, i2, i2 %p_load70

]]></Node>
<StgValue><ssdm name="select_ln272"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="0"/>
<literal name="empty_111" val="!2"/>
<literal name="empty_111" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:5 %select_ln272_1 = select i1 %icmp_ln874, i2, i2 %p_load68

]]></Node>
<StgValue><ssdm name="select_ln272_1"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="0"/>
<literal name="empty_111" val="!2"/>
<literal name="empty_111" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:6 %select_ln272_2 = select i1 %icmp_ln874, i2, i2 %p_load

]]></Node>
<StgValue><ssdm name="select_ln272_2"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="0"/>
<literal name="empty_111" val="!2"/>
<literal name="empty_111" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
:7 %store_ln272 = store i2 %select_ln272_2, i2 %empty_109, i2 %p_load

]]></Node>
<StgValue><ssdm name="store_ln272"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="0"/>
<literal name="empty_111" val="!2"/>
<literal name="empty_111" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
:8 %store_ln272 = store i2 %select_ln272_1, i2 %empty_108, i2 %p_load68

]]></Node>
<StgValue><ssdm name="store_ln272"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="0"/>
<literal name="empty_111" val="!2"/>
<literal name="empty_111" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
:9 %store_ln272 = store i2 %select_ln272, i2 %empty_107, i2 %p_load70

]]></Node>
<StgValue><ssdm name="store_ln272"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="0"/>
<literal name="empty_111" val="!2"/>
<literal name="empty_111" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
:10 %br_ln0 = br void %.lr.ph825

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.lr.ph825:0 %cmp_i_i421_i = icmp_ult  i12 %empty_110, i12 %img_height_cast2

]]></Node>
<StgValue><ssdm name="cmp_i_i421_i"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="2" op_0_bw="13">
<![CDATA[
.lr.ph825:1 %trunc_ln324 = trunc i13 %empty_111

]]></Node>
<StgValue><ssdm name="trunc_ln324"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph825:2 %br_ln133 = br void

]]></Node>
<StgValue><ssdm name="br_ln133"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0">
<![CDATA[
._crit_edge.loopexit:0 %ret_ln308 = ret

]]></Node>
<StgValue><ssdm name="ret_ln308"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="81" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
:6 %empty_112 = phi i11, void %.lr.ph825, i11 %add_ln695_6, void %_ZN2xf2cv12xfPackPixelsILi1ELi5ELi3EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit305.i

]]></Node>
<StgValue><ssdm name="empty_112"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:7 %icmp_ln133 = icmp_eq  i11 %empty_112, i11 %img_width_read

]]></Node>
<StgValue><ssdm name="icmp_ln133"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:8 %add_ln695_6 = add i11 %empty_112, i11

]]></Node>
<StgValue><ssdm name="add_ln695_6"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9 %br_ln133 = br i1 %icmp_ln133, void %.split, void %_ZN2xf2cv12xfPackPixelsILi1ELi5ELi3EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit1382.loopexit

]]></Node>
<StgValue><ssdm name="br_ln133"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split:0 %specpipeline_ln205 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_18

]]></Node>
<StgValue><ssdm name="specpipeline_ln205"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split:1 %speclooptripcount_ln205 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln205"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:2 %specloopname_ln205 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21

]]></Node>
<StgValue><ssdm name="specloopname_ln205"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split:3 %br_ln139 = br i1 %cmp_i_i421_i, void %bb1499, void %bb

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
<literal name="cmp_i_i421_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0">
<![CDATA[
bb149944:0 %br_ln0 = br void %_ZN2xf2cv22xFComputeMaskValues3x3ILi1ELi3EEEvPN9PixelTypeIXT0_EE4nameES5_S5_S5_.exit.i1378

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
<literal name="cmp_i_i421_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
bb:5 %switch_ln324 = switch i2 %trunc_ln324, void %branch2, i2, void %branch0, i2, void %branch1

]]></Node>
<StgValue><ssdm name="switch_ln324"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
<literal name="cmp_i_i421_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0">
<![CDATA[
bb40:0 %br_ln142 = br void %_ZN2xf2cv22xFComputeMaskValues3x3ILi1ELi3EEEvPN9PixelTypeIXT0_EE4nameES5_S5_S5_.exit.i1378

]]></Node>
<StgValue><ssdm name="br_ln142"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0">
<![CDATA[
_ZN2xf2cv12xfPackPixelsILi1ELi5ELi3EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit305.i:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="93" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
<literal name="cmp_i_i421_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="0" op_3_bw="0">
<![CDATA[
bb1499:0 %p_load72 = load i2 %empty_107, void %store_ln0, void %store_ln264, void %store_ln272

]]></Node>
<StgValue><ssdm name="p_load72"/></StgValue>
</operation>

<operation id="94" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
<literal name="cmp_i_i421_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="11">
<![CDATA[
bb1499:1 %zext_ln538_3 = zext i11 %empty_112

]]></Node>
<StgValue><ssdm name="zext_ln538_3"/></StgValue>
</operation>

<operation id="95" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
<literal name="cmp_i_i421_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb1499:2 %buf_0_V_addr_3 = getelementptr i16 %buf_0_V, i64, i64 %zext_ln538_3

]]></Node>
<StgValue><ssdm name="buf_0_V_addr_3"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
<literal name="cmp_i_i421_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb1499:3 %buf_1_V_addr_3 = getelementptr i16 %buf_1_V, i64, i64 %zext_ln538_3

]]></Node>
<StgValue><ssdm name="buf_1_V_addr_3"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
<literal name="cmp_i_i421_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb1499:4 %buf_2_V_addr_1 = getelementptr i16 %buf_2_V, i64, i64 %zext_ln538_3

]]></Node>
<StgValue><ssdm name="buf_2_V_addr_1"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
<literal name="cmp_i_i421_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
bb1499:5 %switch_ln324 = switch i2 %p_load72, void %branch5, i2, void %branch3, i2, void %branch4

]]></Node>
<StgValue><ssdm name="switch_ln324"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
<literal name="cmp_i_i421_i" val="0"/>
<literal name="p_load72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
branch4:0 %store_ln324 = store i16, i11 %buf_1_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln324"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
<literal name="cmp_i_i421_i" val="0"/>
<literal name="p_load72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
branch4:1 %br_ln324 = br void %bb149944

]]></Node>
<StgValue><ssdm name="br_ln324"/></StgValue>
</operation>

<operation id="101" st_id="7" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
<literal name="cmp_i_i421_i" val="0"/>
<literal name="p_load72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
branch3:0 %store_ln324 = store i16, i11 %buf_0_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln324"/></StgValue>
</operation>

<operation id="102" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
<literal name="cmp_i_i421_i" val="0"/>
<literal name="p_load72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0">
<![CDATA[
branch3:1 %br_ln324 = br void %bb149944

]]></Node>
<StgValue><ssdm name="br_ln324"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
<literal name="cmp_i_i421_i" val="0"/>
<literal name="p_load72" val="!0"/>
<literal name="p_load72" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
branch5:0 %store_ln324 = store i16, i11 %buf_2_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln324"/></StgValue>
</operation>

<operation id="104" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
<literal name="cmp_i_i421_i" val="0"/>
<literal name="p_load72" val="!0"/>
<literal name="p_load72" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
branch5:1 %br_ln324 = br void %bb149944

]]></Node>
<StgValue><ssdm name="br_ln324"/></StgValue>
</operation>

<operation id="105" st_id="7" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
<literal name="cmp_i_i421_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb:0 %tmp_V_5 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P, i16 %gradx_2_41

]]></Node>
<StgValue><ssdm name="tmp_V_5"/></StgValue>
</operation>

<operation id="106" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
<literal name="cmp_i_i421_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="11">
<![CDATA[
bb:1 %zext_ln538_2 = zext i11 %empty_112

]]></Node>
<StgValue><ssdm name="zext_ln538_2"/></StgValue>
</operation>

<operation id="107" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
<literal name="cmp_i_i421_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb:2 %buf_0_V_addr_2 = getelementptr i16 %buf_0_V, i64, i64 %zext_ln538_2

]]></Node>
<StgValue><ssdm name="buf_0_V_addr_2"/></StgValue>
</operation>

<operation id="108" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
<literal name="cmp_i_i421_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb:3 %buf_1_V_addr_2 = getelementptr i16 %buf_1_V, i64, i64 %zext_ln538_2

]]></Node>
<StgValue><ssdm name="buf_1_V_addr_2"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
<literal name="cmp_i_i421_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb:4 %buf_2_V_addr = getelementptr i16 %buf_2_V, i64, i64 %zext_ln538_2

]]></Node>
<StgValue><ssdm name="buf_2_V_addr"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
<literal name="cmp_i_i421_i" val="1"/>
<literal name="trunc_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
branch1:0 %store_ln324 = store i16 %tmp_V_5, i11 %buf_1_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln324"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
<literal name="cmp_i_i421_i" val="1"/>
<literal name="trunc_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
branch1:1 %br_ln324 = br void %bb40

]]></Node>
<StgValue><ssdm name="br_ln324"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
<literal name="cmp_i_i421_i" val="1"/>
<literal name="trunc_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
branch0:0 %store_ln324 = store i16 %tmp_V_5, i11 %buf_0_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln324"/></StgValue>
</operation>

<operation id="113" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
<literal name="cmp_i_i421_i" val="1"/>
<literal name="trunc_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0">
<![CDATA[
branch0:1 %br_ln324 = br void %bb40

]]></Node>
<StgValue><ssdm name="br_ln324"/></StgValue>
</operation>

<operation id="114" st_id="7" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
<literal name="cmp_i_i421_i" val="1"/>
<literal name="trunc_ln324" val="!0"/>
<literal name="trunc_ln324" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
branch2:0 %store_ln324 = store i16 %tmp_V_5, i11 %buf_2_V_addr

]]></Node>
<StgValue><ssdm name="store_ln324"/></StgValue>
</operation>

<operation id="115" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
<literal name="cmp_i_i421_i" val="1"/>
<literal name="trunc_ln324" val="!0"/>
<literal name="trunc_ln324" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0">
<![CDATA[
branch2:1 %br_ln324 = br void %bb40

]]></Node>
<StgValue><ssdm name="br_ln324"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="116" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="11">
<![CDATA[
_ZN2xf2cv22xFComputeMaskValues3x3ILi1ELi3EEEvPN9PixelTypeIXT0_EE4nameES5_S5_S5_.exit.i1378:3 %zext_ln324 = zext i11 %empty_112

]]></Node>
<StgValue><ssdm name="zext_ln324"/></StgValue>
</operation>

<operation id="117" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN2xf2cv22xFComputeMaskValues3x3ILi1ELi3EEEvPN9PixelTypeIXT0_EE4nameES5_S5_S5_.exit.i1378:4 %buf_0_V_addr_4 = getelementptr i16 %buf_0_V, i64, i64 %zext_ln324

]]></Node>
<StgValue><ssdm name="buf_0_V_addr_4"/></StgValue>
</operation>

<operation id="118" st_id="8" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="11" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN2xf2cv22xFComputeMaskValues3x3ILi1ELi3EEEvPN9PixelTypeIXT0_EE4nameES5_S5_S5_.exit.i1378:5 %buf_0_V_load = load i11 %buf_0_V_addr_4, void %store_ln324, void %store_ln324

]]></Node>
<StgValue><ssdm name="buf_0_V_load"/></StgValue>
</operation>

<operation id="119" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN2xf2cv22xFComputeMaskValues3x3ILi1ELi3EEEvPN9PixelTypeIXT0_EE4nameES5_S5_S5_.exit.i1378:6 %buf_1_V_addr_4 = getelementptr i16 %buf_1_V, i64, i64 %zext_ln324

]]></Node>
<StgValue><ssdm name="buf_1_V_addr_4"/></StgValue>
</operation>

<operation id="120" st_id="8" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="11" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN2xf2cv22xFComputeMaskValues3x3ILi1ELi3EEEvPN9PixelTypeIXT0_EE4nameES5_S5_S5_.exit.i1378:7 %buf_1_V_load = load i11 %buf_1_V_addr_4, void %store_ln324, void %store_ln324

]]></Node>
<StgValue><ssdm name="buf_1_V_load"/></StgValue>
</operation>

<operation id="121" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN2xf2cv22xFComputeMaskValues3x3ILi1ELi3EEEvPN9PixelTypeIXT0_EE4nameES5_S5_S5_.exit.i1378:8 %buf_2_V_addr_2 = getelementptr i16 %buf_2_V, i64, i64 %zext_ln324

]]></Node>
<StgValue><ssdm name="buf_2_V_addr_2"/></StgValue>
</operation>

<operation id="122" st_id="8" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="11" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN2xf2cv22xFComputeMaskValues3x3ILi1ELi3EEEvPN9PixelTypeIXT0_EE4nameES5_S5_S5_.exit.i1378:9 %buf_2_V_load = load i11 %buf_2_V_addr_2, void %store_ln324, void %store_ln324

]]></Node>
<StgValue><ssdm name="buf_2_V_load"/></StgValue>
</operation>

<operation id="123" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN2xf2cv22xFComputeMaskValues3x3ILi1ELi3EEEvPN9PixelTypeIXT0_EE4nameES5_S5_S5_.exit.i1378:14 %icmp_ln874_4 = icmp_eq  i11 %empty_112, i11

]]></Node>
<StgValue><ssdm name="icmp_ln874_4"/></StgValue>
</operation>

<operation id="124" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN2xf2cv22xFComputeMaskValues3x3ILi1ELi3EEEvPN9PixelTypeIXT0_EE4nameES5_S5_S5_.exit.i1378:15 %br_ln161 = br i1 %icmp_ln874_4, void %_ZN2xf2cv12xfPackPixelsILi1ELi5ELi3EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit227.i1379, void %_ZN2xf2cv12xfPackPixelsILi1ELi5ELi3EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit305.i

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="125" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0 %agg_tmp23_i_i_0 = phi i16, void %.lr.ph825, i16 %tmp_4, void %_ZN2xf2cv12xfPackPixelsILi1ELi5ELi3EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit305.i

]]></Node>
<StgValue><ssdm name="agg_tmp23_i_i_0"/></StgValue>
</operation>

<operation id="126" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:1 %agg_tmp20_i_i_0 = phi i16, void %.lr.ph825, i16 %agg_tmp23_i_i_0, void %_ZN2xf2cv12xfPackPixelsILi1ELi5ELi3EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit305.i

]]></Node>
<StgValue><ssdm name="agg_tmp20_i_i_0"/></StgValue>
</operation>

<operation id="127" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:2 %agg_tmp12_i_i_0 = phi i16, void %.lr.ph825, i16 %tmp_3, void %_ZN2xf2cv12xfPackPixelsILi1ELi5ELi3EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit305.i

]]></Node>
<StgValue><ssdm name="agg_tmp12_i_i_0"/></StgValue>
</operation>

<operation id="128" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:3 %agg_tmp9_i_i_0 = phi i16, void %.lr.ph825, i16 %agg_tmp12_i_i_0, void %_ZN2xf2cv12xfPackPixelsILi1ELi5ELi3EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit305.i

]]></Node>
<StgValue><ssdm name="agg_tmp9_i_i_0"/></StgValue>
</operation>

<operation id="129" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:4 %agg_tmp2_i_i_0 = phi i16, void %.lr.ph825, i16 %tmp, void %_ZN2xf2cv12xfPackPixelsILi1ELi5ELi3EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit305.i

]]></Node>
<StgValue><ssdm name="agg_tmp2_i_i_0"/></StgValue>
</operation>

<operation id="130" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:5 %agg_tmp104_0 = phi i16, void %.lr.ph825, i16 %agg_tmp2_i_i_0, void %_ZN2xf2cv12xfPackPixelsILi1ELi5ELi3EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit305.i

]]></Node>
<StgValue><ssdm name="agg_tmp104_0"/></StgValue>
</operation>

<operation id="131" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZN2xf2cv22xFComputeMaskValues3x3ILi1ELi3EEEvPN9PixelTypeIXT0_EE4nameES5_S5_S5_.exit.i1378:0 %p_load71 = load i2 %empty_107, void %store_ln0, void %store_ln264, void %store_ln272

]]></Node>
<StgValue><ssdm name="p_load71"/></StgValue>
</operation>

<operation id="132" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZN2xf2cv22xFComputeMaskValues3x3ILi1ELi3EEEvPN9PixelTypeIXT0_EE4nameES5_S5_S5_.exit.i1378:1 %p_load69 = load i2 %empty_108, void %store_ln0, void %store_ln264, void %store_ln272

]]></Node>
<StgValue><ssdm name="p_load69"/></StgValue>
</operation>

<operation id="133" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZN2xf2cv22xFComputeMaskValues3x3ILi1ELi3EEEvPN9PixelTypeIXT0_EE4nameES5_S5_S5_.exit.i1378:2 %p_load67 = load i2 %empty_109, void %store_ln0, void %store_ln264, void %store_ln272

]]></Node>
<StgValue><ssdm name="p_load67"/></StgValue>
</operation>

<operation id="134" st_id="9" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="11" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN2xf2cv22xFComputeMaskValues3x3ILi1ELi3EEEvPN9PixelTypeIXT0_EE4nameES5_S5_S5_.exit.i1378:5 %buf_0_V_load = load i11 %buf_0_V_addr_4, void %store_ln324, void %store_ln324

]]></Node>
<StgValue><ssdm name="buf_0_V_load"/></StgValue>
</operation>

<operation id="135" st_id="9" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="11" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN2xf2cv22xFComputeMaskValues3x3ILi1ELi3EEEvPN9PixelTypeIXT0_EE4nameES5_S5_S5_.exit.i1378:7 %buf_1_V_load = load i11 %buf_1_V_addr_4, void %store_ln324, void %store_ln324

]]></Node>
<StgValue><ssdm name="buf_1_V_load"/></StgValue>
</operation>

<operation id="136" st_id="9" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="11" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN2xf2cv22xFComputeMaskValues3x3ILi1ELi3EEEvPN9PixelTypeIXT0_EE4nameES5_S5_S5_.exit.i1378:9 %buf_2_V_load = load i11 %buf_2_V_addr_2, void %store_ln324, void %store_ln324

]]></Node>
<StgValue><ssdm name="buf_2_V_load"/></StgValue>
</operation>

<operation id="137" st_id="9" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="2">
<![CDATA[
_ZN2xf2cv22xFComputeMaskValues3x3ILi1ELi3EEEvPN9PixelTypeIXT0_EE4nameES5_S5_S5_.exit.i1378:10 %tmp = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %buf_0_V_load, i16 %buf_1_V_load, i16 %buf_2_V_load, i2 %p_load67

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="138" st_id="9" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="2">
<![CDATA[
_ZN2xf2cv22xFComputeMaskValues3x3ILi1ELi3EEEvPN9PixelTypeIXT0_EE4nameES5_S5_S5_.exit.i1378:11 %tmp_3 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %buf_0_V_load, i16 %buf_1_V_load, i16 %buf_2_V_load, i2 %p_load69

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="139" st_id="9" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="2">
<![CDATA[
_ZN2xf2cv22xFComputeMaskValues3x3ILi1ELi3EEEvPN9PixelTypeIXT0_EE4nameES5_S5_S5_.exit.i1378:12 %tmp_4 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %buf_0_V_load, i16 %buf_1_V_load, i16 %buf_2_V_load, i2 %p_load71

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="140" st_id="10" stage="6" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16">
<![CDATA[
_ZN2xf2cv22xFComputeMaskValues3x3ILi1ELi3EEEvPN9PixelTypeIXT0_EE4nameES5_S5_S5_.exit.i1378:13 %op2_V_1 = call i16 @xFApplyMask3x3<3>, i16 %agg_tmp104_0, i16 %agg_tmp2_i_i_0, i16 %tmp, i16 %agg_tmp9_i_i_0, i16 %agg_tmp12_i_i_0, i16 %tmp_3, i16 %agg_tmp20_i_i_0, i16 %agg_tmp23_i_i_0, i16 %tmp_4

]]></Node>
<StgValue><ssdm name="op2_V_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="141" st_id="11" stage="5" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16">
<![CDATA[
_ZN2xf2cv22xFComputeMaskValues3x3ILi1ELi3EEEvPN9PixelTypeIXT0_EE4nameES5_S5_S5_.exit.i1378:13 %op2_V_1 = call i16 @xFApplyMask3x3<3>, i16 %agg_tmp104_0, i16 %agg_tmp2_i_i_0, i16 %tmp, i16 %agg_tmp9_i_i_0, i16 %agg_tmp12_i_i_0, i16 %tmp_3, i16 %agg_tmp20_i_i_0, i16 %agg_tmp23_i_i_0, i16 %tmp_4

]]></Node>
<StgValue><ssdm name="op2_V_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="142" st_id="12" stage="4" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16">
<![CDATA[
_ZN2xf2cv22xFComputeMaskValues3x3ILi1ELi3EEEvPN9PixelTypeIXT0_EE4nameES5_S5_S5_.exit.i1378:13 %op2_V_1 = call i16 @xFApplyMask3x3<3>, i16 %agg_tmp104_0, i16 %agg_tmp2_i_i_0, i16 %tmp, i16 %agg_tmp9_i_i_0, i16 %agg_tmp12_i_i_0, i16 %tmp_3, i16 %agg_tmp20_i_i_0, i16 %agg_tmp23_i_i_0, i16 %tmp_4

]]></Node>
<StgValue><ssdm name="op2_V_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="143" st_id="13" stage="3" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16">
<![CDATA[
_ZN2xf2cv22xFComputeMaskValues3x3ILi1ELi3EEEvPN9PixelTypeIXT0_EE4nameES5_S5_S5_.exit.i1378:13 %op2_V_1 = call i16 @xFApplyMask3x3<3>, i16 %agg_tmp104_0, i16 %agg_tmp2_i_i_0, i16 %tmp, i16 %agg_tmp9_i_i_0, i16 %agg_tmp12_i_i_0, i16 %tmp_3, i16 %agg_tmp20_i_i_0, i16 %agg_tmp23_i_i_0, i16 %tmp_4

]]></Node>
<StgValue><ssdm name="op2_V_1"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="144" st_id="14" stage="2" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16">
<![CDATA[
_ZN2xf2cv22xFComputeMaskValues3x3ILi1ELi3EEEvPN9PixelTypeIXT0_EE4nameES5_S5_S5_.exit.i1378:13 %op2_V_1 = call i16 @xFApplyMask3x3<3>, i16 %agg_tmp104_0, i16 %agg_tmp2_i_i_0, i16 %tmp, i16 %agg_tmp9_i_i_0, i16 %agg_tmp12_i_i_0, i16 %tmp_3, i16 %agg_tmp20_i_i_0, i16 %agg_tmp23_i_i_0, i16 %tmp_4

]]></Node>
<StgValue><ssdm name="op2_V_1"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="145" st_id="15" stage="1" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16">
<![CDATA[
_ZN2xf2cv22xFComputeMaskValues3x3ILi1ELi3EEEvPN9PixelTypeIXT0_EE4nameES5_S5_S5_.exit.i1378:13 %op2_V_1 = call i16 @xFApplyMask3x3<3>, i16 %agg_tmp104_0, i16 %agg_tmp2_i_i_0, i16 %tmp, i16 %agg_tmp9_i_i_0, i16 %agg_tmp12_i_i_0, i16 %tmp_3, i16 %agg_tmp20_i_i_0, i16 %agg_tmp23_i_i_0, i16 %tmp_4

]]></Node>
<StgValue><ssdm name="op2_V_1"/></StgValue>
</operation>

<operation id="146" st_id="15" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN2xf2cv12xfPackPixelsILi1ELi5ELi3EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit227.i1379:0 %write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P, i16 %gradx2g_44, i16 %op2_V_1

]]></Node>
<StgValue><ssdm name="write_ln167"/></StgValue>
</operation>

<operation id="147" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0">
<![CDATA[
_ZN2xf2cv12xfPackPixelsILi1ELi5ELi3EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit227.i1379:1 %br_ln0 = br void %_ZN2xf2cv12xfPackPixelsILi1ELi5ELi3EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit305.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="148" st_id="16" stage="6" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16">
<![CDATA[
_ZN2xf2cv12xfPackPixelsILi1ELi5ELi3EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit1382.loopexit:0 %op2_V = call i16 @xFApplyMask3x3<3>, i16 %agg_tmp104_0, i16 %agg_tmp2_i_i_0, i16, i16 %agg_tmp9_i_i_0, i16 %agg_tmp12_i_i_0, i16, i16 %agg_tmp20_i_i_0, i16 %agg_tmp23_i_i_0, i16

]]></Node>
<StgValue><ssdm name="op2_V"/></StgValue>
</operation>

<operation id="149" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN2xf2cv12xfPackPixelsILi1ELi5ELi3EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit1382.loopexit:2 %add_ln695_4 = add i13 %empty_111, i13

]]></Node>
<StgValue><ssdm name="add_ln695_4"/></StgValue>
</operation>

<operation id="150" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN2xf2cv12xfPackPixelsILi1ELi5ELi3EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit1382.loopexit:3 %icmp_ln874_3 = icmp_eq  i13 %add_ln695_4, i13

]]></Node>
<StgValue><ssdm name="icmp_ln874_3"/></StgValue>
</operation>

<operation id="151" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
_ZN2xf2cv12xfPackPixelsILi1ELi5ELi3EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit1382.loopexit:4 %select_ln303 = select i1 %icmp_ln874_3, i13, i13 %add_ln695_4

]]></Node>
<StgValue><ssdm name="select_ln303"/></StgValue>
</operation>

<operation id="152" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN2xf2cv12xfPackPixelsILi1ELi5ELi3EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit1382.loopexit:5 %add_ln695_5 = add i12 %empty_110, i12

]]></Node>
<StgValue><ssdm name="add_ln695_5"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="153" st_id="17" stage="5" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16">
<![CDATA[
_ZN2xf2cv12xfPackPixelsILi1ELi5ELi3EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit1382.loopexit:0 %op2_V = call i16 @xFApplyMask3x3<3>, i16 %agg_tmp104_0, i16 %agg_tmp2_i_i_0, i16, i16 %agg_tmp9_i_i_0, i16 %agg_tmp12_i_i_0, i16, i16 %agg_tmp20_i_i_0, i16 %agg_tmp23_i_i_0, i16

]]></Node>
<StgValue><ssdm name="op2_V"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="154" st_id="18" stage="4" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16">
<![CDATA[
_ZN2xf2cv12xfPackPixelsILi1ELi5ELi3EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit1382.loopexit:0 %op2_V = call i16 @xFApplyMask3x3<3>, i16 %agg_tmp104_0, i16 %agg_tmp2_i_i_0, i16, i16 %agg_tmp9_i_i_0, i16 %agg_tmp12_i_i_0, i16, i16 %agg_tmp20_i_i_0, i16 %agg_tmp23_i_i_0, i16

]]></Node>
<StgValue><ssdm name="op2_V"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="155" st_id="19" stage="3" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16">
<![CDATA[
_ZN2xf2cv12xfPackPixelsILi1ELi5ELi3EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit1382.loopexit:0 %op2_V = call i16 @xFApplyMask3x3<3>, i16 %agg_tmp104_0, i16 %agg_tmp2_i_i_0, i16, i16 %agg_tmp9_i_i_0, i16 %agg_tmp12_i_i_0, i16, i16 %agg_tmp20_i_i_0, i16 %agg_tmp23_i_i_0, i16

]]></Node>
<StgValue><ssdm name="op2_V"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="156" st_id="20" stage="2" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16">
<![CDATA[
_ZN2xf2cv12xfPackPixelsILi1ELi5ELi3EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit1382.loopexit:0 %op2_V = call i16 @xFApplyMask3x3<3>, i16 %agg_tmp104_0, i16 %agg_tmp2_i_i_0, i16, i16 %agg_tmp9_i_i_0, i16 %agg_tmp12_i_i_0, i16, i16 %agg_tmp20_i_i_0, i16 %agg_tmp23_i_i_0, i16

]]></Node>
<StgValue><ssdm name="op2_V"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="157" st_id="21" stage="1" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16">
<![CDATA[
_ZN2xf2cv12xfPackPixelsILi1ELi5ELi3EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit1382.loopexit:0 %op2_V = call i16 @xFApplyMask3x3<3>, i16 %agg_tmp104_0, i16 %agg_tmp2_i_i_0, i16, i16 %agg_tmp9_i_i_0, i16 %agg_tmp12_i_i_0, i16, i16 %agg_tmp20_i_i_0, i16 %agg_tmp23_i_i_0, i16

]]></Node>
<StgValue><ssdm name="op2_V"/></StgValue>
</operation>

<operation id="158" st_id="21" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN2xf2cv12xfPackPixelsILi1ELi5ELi3EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit1382.loopexit:1 %write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P, i16 %gradx2g_44, i16 %op2_V

]]></Node>
<StgValue><ssdm name="write_ln167"/></StgValue>
</operation>

<operation id="159" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0">
<![CDATA[
_ZN2xf2cv12xfPackPixelsILi1ELi5ELi3EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit1382.loopexit:6 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
