# Loading project testingOperationsOnBitvector
# reading /opt/intelFPGA_lite/18.0/modelsim_ase/linuxaloem/../modelsim.ini
# Loading project movementFullSim
# Compile of pong-entity.vhd was successful.
# Compile of movement_full-entity.vhd was successful.
# Compile of movement-entity.vhd was successful.
# Compile of divider-entity.vhdl was successful.
# Compile of direction-entity.vhd was successful.
# Compile of pong-rtl.vhd failed with 8 errors.
# Compile of movement_full-rtl.vhd was successful.
# Compile of movement-rtl.vhd was successful with warnings.
# Compile of divider-behavior.vhdl was successful.
# Compile of direction-rtl.vhd was successful.
# 10 compiles, 1 failed with 8 errors.
# Compile of pong-entity.vhd was successful.
# Compile of movement_full-entity.vhd was successful.
# Compile of movement-entity.vhd was successful.
# Compile of divider-entity.vhdl was successful.
# Compile of direction-entity.vhd was successful.
# Compile of pong-rtl.vhd failed with 9 errors.
# Compile of movement_full-rtl.vhd was successful.
# Compile of movement-rtl.vhd was successful with warnings.
# Compile of divider-behavior.vhdl was successful.
# Compile of direction-rtl.vhd was successful.
# 10 compiles, 1 failed with 9 errors.
# Compile of pong-entity.vhd was successful.
# Compile of movement_full-entity.vhd was successful.
# Compile of movement-entity.vhd was successful.
# Compile of divider-entity.vhdl was successful.
# Compile of direction-entity.vhd was successful.
# Compile of pong-rtl.vhd failed with 1 errors.
# Compile of movement_full-rtl.vhd was successful.
# Compile of movement-rtl.vhd was successful with warnings.
# Compile of divider-behavior.vhdl was successful.
# Compile of direction-rtl.vhd was successful.
# 10 compiles, 1 failed with 1 error.
# Compile of pong-entity.vhd was successful.
# Compile of movement_full-entity.vhd was successful.
# Compile of movement-entity.vhd was successful.
# Compile of divider-entity.vhdl was successful.
# Compile of direction-entity.vhd was successful.
# Compile of pong-rtl.vhd failed with 5 errors.
# Compile of movement_full-rtl.vhd was successful.
# Compile of movement-rtl.vhd was successful with warnings.
# Compile of divider-behavior.vhdl was successful.
# Compile of direction-rtl.vhd was successful.
# 10 compiles, 1 failed with 5 errors.
# Compile of pong-entity.vhd was successful.
# Compile of movement_full-entity.vhd was successful.
# Compile of movement-entity.vhd was successful.
# Compile of divider-entity.vhdl was successful.
# Compile of direction-entity.vhd was successful.
# Compile of pong-rtl.vhd failed with 3 errors.
# Compile of movement_full-rtl.vhd was successful.
# Compile of movement-rtl.vhd was successful with warnings.
# Compile of divider-behavior.vhdl was successful.
# Compile of direction-rtl.vhd was successful.
# 10 compiles, 1 failed with 3 errors.
# Load canceled
# Compile of pong-entity.vhd was successful.
# Compile of movement_full-entity.vhd was successful.
# Compile of movement-entity.vhd was successful.
# Compile of divider-entity.vhdl was successful.
# Compile of direction-entity.vhd was successful.
# Compile of pong-rtl.vhd failed with 7 errors.
# Compile of movement_full-rtl.vhd was successful.
# Compile of movement-rtl.vhd was successful with warnings.
# Compile of divider-behavior.vhdl was successful.
# Compile of direction-rtl.vhd was successful.
# 10 compiles, 1 failed with 7 errors.
# Compile of pong-entity.vhd was successful.
# Compile of movement_full-entity.vhd was successful.
# Compile of movement-entity.vhd was successful.
# Compile of divider-entity.vhdl was successful.
# Compile of direction-entity.vhd was successful.
# Compile of pong-rtl.vhd was successful.
# Compile of movement_full-rtl.vhd was successful.
# Compile of movement-rtl.vhd was successful with warnings.
# Compile of divider-behavior.vhdl was successful.
# Compile of direction-rtl.vhd was successful.
# 10 compiles, 0 failed with no errors.
vsim -t ps pong
# vsim -t ps pong 
# Start time: 00:01:52 on May 06,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.pong(rtl)
# Loading work.movement_full(rtl)
# ** Fatal: (vsim-3350) Generic "INIT" has not been given a value.
#    Time: 0 ps  Iteration: 0  Instance: /pong/movementFullY File: /home/student/Desktop/TP78/vhdl/movement_full-entity.vhd Line: 6
# FATAL ERROR while loading design
# Error loading design
# End time: 00:01:53 on May 06,2019, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vsim -t ps -gINIT="000100000"
# No design specified
vsim -t ps -gINIT="000100000" pong
# vsim -t ps pong -gINIT="000100000" 
# Start time: 00:05:12 on May 06,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.pong(rtl)
# Loading work.movement_full(rtl)
# Loading ieee.numeric_std(body)
# Loading work.movement(rtl)
# Loading work.direction(rtl)
# ** Fatal: (vsim-3348) Port length (9) does not match actual length (12) for port "/pong/movementFullX/pos".
#    Time: 0 ps  Iteration: 0  Instance: /pong/movementFullX File: /home/student/Desktop/TP78/vhdl/movement_full-entity.vhd Line: 11
# FATAL ERROR while loading design
# Error loading design
# End time: 00:05:12 on May 06,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# Compile of pong-entity.vhd was successful.
# Compile of movement_full-entity.vhd was successful.
# Compile of movement-entity.vhd was successful.
# Compile of divider-entity.vhdl was successful.
# Compile of direction-entity.vhd was successful.
# Compile of pong-rtl.vhd was successful.
# Compile of movement_full-rtl.vhd was successful.
# Compile of movement-rtl.vhd was successful with warnings.
# Compile of divider-behavior.vhdl was successful.
# Compile of direction-rtl.vhd was successful.
# 10 compiles, 0 failed with no errors.
vsim -t ps pong
# vsim -t ps pong 
# Start time: 00:07:24 on May 06,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.pong(rtl)
# Loading work.movement_full(rtl)
# ** Fatal: (vsim-3350) Generic "INIT" has not been given a value.
#    Time: 0 ps  Iteration: 0  Instance: /pong/movementFullY File: /home/student/Desktop/TP78/vhdl/movement_full-entity.vhd Line: 6
# FATAL ERROR while loading design
# Error loading design
# End time: 00:07:24 on May 06,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
