# SystemVerilog RTL Design & Verification

## Directory structure
This section describes the purpose of individual folders in this repository

- **include** : Contains all the files that can be called using to include. The include file here may or may not be a part of RTL. All files here are expected to be inside a folder signifying their protocol or use case. 
