# H∆Ø·ªöNG D·∫™N TH√äM L·ªÜNH MAC V√ÄO GEM5

## M·ª§C L·ª§C
1. [Ki·∫øn tr√∫c gem5 RISC-V ISA](#1-ki·∫øn-tr√∫c-gem5-risc-v-isa)
2. [PH∆Ø∆†NG √ÅN A: S·ª≠ d·ª•ng ROp Format (ƒê√É TRI·ªÇN KHAI)](#2-ph∆∞∆°ng-√°n-a-s·ª≠-d·ª•ng-rop-format)
3. [PH∆Ø∆†NG √ÅN B: S·ª≠ d·ª•ng Custom Class (H∆Ø·ªöNG D·∫™N CHI TI·∫æT)](#3-ph∆∞∆°ng-√°n-b-s·ª≠-d·ª•ng-custom-class)
4. [RISC-V Custom Opcode Encoding](#4-risc-v-custom-opcode-encoding)
5. [Testing v√† Verification](#5-testing-v√†-verification)

---

## 1. KI·∫æN TR√öC GEM5 RISC-V ISA

### 1.1. C·∫•u tr√∫c th∆∞ m·ª•c

```
src/arch/riscv/
‚îú‚îÄ‚îÄ isa/
‚îÇ   ‚îú‚îÄ‚îÄ main.isa              # File ISA ch√≠nh, include t·∫•t c·∫£
‚îÇ   ‚îú‚îÄ‚îÄ decoder.isa           # Decoder - √°nh x·∫° opcode ‚Üí instruction
‚îÇ   ‚îú‚îÄ‚îÄ bitfields.isa         # ƒê·ªãnh nghƒ©a c√°c bit field (RD, RS1, RS2...)
‚îÇ   ‚îú‚îÄ‚îÄ operands.isa          # ƒê·ªãnh nghƒ©a operands (Rd, Rs1, Rs2...)
‚îÇ   ‚îú‚îÄ‚îÄ formats/
‚îÇ   ‚îÇ   ‚îú‚îÄ‚îÄ formats.isa       # Include c√°c format files
‚îÇ   ‚îÇ   ‚îú‚îÄ‚îÄ basic.isa         # Template c∆° b·∫£n (BasicDeclare, BasicConstructor, BasicExecute)
‚îÇ   ‚îÇ   ‚îú‚îÄ‚îÄ standard.isa      # ƒê·ªãnh nghƒ©a ROp, IOp, UOp, BOp, JOp, CSROp...
‚îÇ   ‚îÇ   ‚îú‚îÄ‚îÄ mem.isa           # Load/Store instructions
‚îÇ   ‚îÇ   ‚îú‚îÄ‚îÄ fp.isa            # Floating-point instructions
‚îÇ   ‚îÇ   ‚îî‚îÄ‚îÄ ...
‚îÇ   ‚îî‚îÄ‚îÄ templates/
‚îÇ       ‚îî‚îÄ‚îÄ templates.isa     # Templates cho code generation
‚îú‚îÄ‚îÄ insts/
‚îÇ   ‚îú‚îÄ‚îÄ static_inst.hh/cc     # Base class RiscvStaticInst
‚îÇ   ‚îú‚îÄ‚îÄ standard.hh/cc        # RegOp, ImmOp, SystemOp, CSROp
‚îÇ   ‚îú‚îÄ‚îÄ mem.hh/cc             # Memory operations
‚îÇ   ‚îú‚îÄ‚îÄ amo.hh/cc             # Atomic operations
‚îÇ   ‚îî‚îÄ‚îÄ SConscript            # Build configuration
‚îî‚îÄ‚îÄ ...
```

### 1.2. C√°ch ho·∫°t ƒë·ªông ISA Description Language

gem5 s·ª≠ d·ª•ng ISA Description Language ƒë·ªÉ t·ª± ƒë·ªông generate C++ code:
- **Format**: Template cho m·ªôt nh√≥m instructions (v√≠ d·ª•: ROp cho R-type)
- **Operands**: Bi·∫øn ƒë·∫°i di·ªán cho thanh ghi (Rd, Rs1, Rs2...)
- **Code block**: `{{ ... }}` ch·ª©a logic th·ª±c thi instruction

---

## 2. PH∆Ø∆†NG √ÅN A: S·ª≠ d·ª•ng ROp Format (ƒê√É TRI·ªÇN KHAI) ‚úÖ

### 2.1. ƒê·∫∑c ƒëi·ªÉm
- ‚úÖ **ƒê∆†N GI·∫¢N**: Ch·ªâ c·∫ßn th√™m v√†i d√≤ng v√†o decoder.isa
- ‚úÖ **NHANH**: Kh√¥ng c·∫ßn t·∫°o th√™m file .hh/.cc
- ‚ö†Ô∏è **H·∫†N CH·∫æ**: Kh√≥ customize behavior ph·ª©c t·∫°p

### 2.2. Code ƒë√£ tri·ªÉn khai

Trong file `src/arch/riscv/isa/decoder.isa` (d√≤ng ~2616):

```cpp
// Custom instruction MAC (Multiply-Accumulate)
// Using custom-0 opcode space (0x02 = OPCODE5)
// Full opcode: 0x0B (0b0001011)
// Encoding: mac rd, rs1, rs2  =>  rd = rd + (rs1 * rs2)
0x02: decode FUNCT3 {
format ROp {
        0x0: decode FUNCT7 {
            0x00: mac({{
                // MAC operation: rd = rd + (rs1 * rs2)
                // Note: Rd is both source and destination
                Rd = rvSext(Rd + (Rs1_sd * Rs2_sd));
            }}, IntMultOp);
        }
    }
}
```

### 2.3. C∆° ch·∫ø ho·∫°t ƒë·ªông

ISA parser t·ª± ƒë·ªông sinh ra:
1. **Class**: `Mac` k·∫ø th·ª´a t·ª´ `RegOp`
2. **Constructor**: Kh·ªüi t·∫°o instruction v·ªõi mnemonic "mac"
3. **execute()**: Th·ª±c thi code trong `{{ ... }}`
4. **generateDisassembly()**: Sinh chu·ªói "mac rd, rs1, rs2"
5. **Operand tracking**: T·ª± ƒë·ªông nh·∫≠n di·ªán Rd (dest), Rs1, Rs2 (source)

**QUAN TR·ªåNG**: Trong code `Rd = rvSext(Rd + ...)`, Rd xu·∫•t hi·ªán c·∫£ 2 v·∫ø:
- **V·∫ø tr√°i**: Destination operand
- **V·∫ø ph·∫£i**: Source operand (ISA parser t·ª± ƒë·ªông ƒë·ªçc gi√° tr·ªã c≈©)

---

## 3. PH∆Ø∆†NG √ÅN B: S·ª≠ d·ª•ng Custom Class (H∆Ø·ªöNG D·∫™N CHI TI·∫æT) üîß

### 3.1. ƒê·∫∑c ƒëi·ªÉm
- ‚öôÔ∏è **LINH HO·∫†T**: Ki·ªÉm so√°t ho√†n to√†n behavior
- üìù **R√ï R√ÄNG**: Logic t√°ch bi·ªát, d·ªÖ debug
- ‚ö†Ô∏è **PH·ª®C T·∫†P**: Nhi·ªÅu file, nhi·ªÅu b∆∞·ªõc

### 3.2. So s√°nh operand handling

| Kh√≠a c·∫°nh | ROp Format (Ph∆∞∆°ng √°n A) | Custom Class (Ph∆∞∆°ng √°n B) |
|-----------|-------------------------|----------------------------|
| **Operand declaration** | T·ª± ƒë·ªông (t·ª´ bi·∫øn trong code) | Th·ªß c√¥ng (trong constructor) |
| **Read old Rd value** | T·ª± ƒë·ªông | Ph·∫£i ƒë·ªçc manually |
| **Code location** | Inline trong decoder.isa | T√°ch ri√™ng trong .cc |
| **Debugging** | Kh√≥ (generated code) | D·ªÖ (source code r√µ r√†ng) |

### 3.3. C√°c b∆∞·ªõc tri·ªÉn khai PH∆Ø∆†NG √ÅN B

#### **B∆Ø·ªöC 1: T·∫°o file mac.hh**

File: `src/arch/riscv/insts/mac.hh`

```cpp
#ifndef __ARCH_RISCV_INSTS_MAC_HH__
#define __ARCH_RISCV_INSTS_MAC_HH__

#include "arch/riscv/insts/static_inst.hh"
#include "base/types.hh"

namespace gem5 {
    namespace loader { class SymbolTable; }
    namespace trace { class InstRecord; }
    class ExecContext;
    class Fault;
}

namespace gem5
{
namespace RiscvISA
{

/**
 * Multiply-Accumulate instruction
 * Format: MAC rd, rs1, rs2
 * Operation: rd = rd + (rs1 * rs2)
 */
class MAC_R : public RiscvStaticInst
{
  public:
    // Constructor
    MAC_R(const ExtMachInst &machInst);

    // Override: Generate disassembly string
    std::string generateDisassembly(Addr pc,
        const loader::SymbolTable *symtab) const override;

    // Override: Execute instruction
    Fault execute(ExecContext *xc,
        trace::InstRecord *traceData) const override;
};

} // namespace RiscvISA
} // namespace gem5

#endif // __ARCH_RISCV_INSTS_MAC_HH__
```

#### **B∆Ø·ªöC 2: T·∫°o file mac.cc**

File: `src/arch/riscv/insts/mac.cc`

```cpp
#include "arch/riscv/insts/mac.hh"

#include <sstream>

#include "arch/riscv/isa.hh"
#include "arch/riscv/regs/int.hh"
#include "base/loader/symtab.hh"
#include "cpu/exec_context.hh"
#include "cpu/static_inst.hh"

namespace gem5
{
namespace RiscvISA
{

MAC_R::MAC_R(const ExtMachInst &machInst) :
    // Kh·ªüi t·∫°o: mnemonic "mac", machInst, OpClass = IntMultOp
    RiscvStaticInst("mac", machInst, IntMultOp)
{
    // Khai b√°o operands th·ªß c√¥ng:
    // - 2 source registers: rs1 (index 0), rs2 (index 1)
    // - 1 destination register: rd (index 0)
    //
    // QUAN TR·ªåNG: Rd v·ª´a l√† source V√Ä destination
    // ƒê·ªÉ ƒë·ªçc gi√° tr·ªã c≈© c·ªßa Rd, ta c·∫ßn add n√≥ v√†o source operand list

    // Option 1: Ch·ªâ khai b√°o rs1, rs2 l√† source (ƒë∆°n gi·∫£n nh∆∞ng ph·∫£i ƒë·ªçc Rd manual)
    // C√°ch n√†y s·ª≠ d·ª•ng API readIntReg tr·ª±c ti·∫øp

    // Option 2: Khai b√°o rs1, rs2, rd ƒë·ªÅu l√† source (chu·∫©n nh∆∞ng ph·ª©c t·∫°p h∆°n)
    // C√°ch n√†y cho ph√©p d√πng readIntRegOperand(this, 2) ƒë·ªÉ ƒë·ªçc Rd

    // ·ªû ƒë√¢y d√πng Option 1 (ƒë∆°n gi·∫£n h∆°n)
    flags[IsInteger] = true;
    flags[IsMultOp] = true;
}

std::string
MAC_R::generateDisassembly(Addr pc, const loader::SymbolTable *symtab) const
{
    std::stringstream ss;
    // Format: mac rd, rs1, rs2
    ss << mnemonic << " "
       << registerName(intRegClass[destRegIdx(0)]) << ", "
       << registerName(intRegClass[srcRegIdx(0)]) << ", "
       << registerName(intRegClass[srcRegIdx(1)]);
    return ss.str();
}

Fault
MAC_R::execute(ExecContext *xc, trace::InstRecord *traceData) const
{
    // ƒê·ªçc gi√° tr·ªã t·ª´ rs1 v√† rs2 (source operands)
    IntReg rs1_val = xc->readIntRegOperand(this, 0);  // rs1
    IntReg rs2_val = xc->readIntRegOperand(this, 1);  // rs2

    // ‚ö†Ô∏è QUAN TR·ªåNG: ƒê·ªçc gi√° tr·ªã C≈® c·ªßa rd
    // C√°ch 1: ƒê·ªçc tr·ª±c ti·∫øp t·ª´ register file (KHUY·∫æN NGH·ªä)
    RegId rd_regid = destRegIdx(0);
    IntReg rd_old = xc->getReg(rd_regid);

    // C√°ch 2: N·∫øu ƒë√£ khai b√°o rd l√† source operand th·ª© 3 trong constructor
    // IntReg rd_old = xc->readIntRegOperand(this, 2);

    // Th·ª±c hi·ªán ph√©p to√°n MAC
    IntReg result = rd_old + (rs1_val * rs2_val);

    // Sign extend k·∫øt qu·∫£ (quan tr·ªçng cho RV64)
    result = rvSext(result);

    // Ghi k·∫øt qu·∫£ v√†o rd
    xc->setIntRegOperand(this, 0, result);

    // C·∫≠p nh·∫≠t PC (chuy·ªÉn sang instruction ti·∫øp theo)
    advancePC(xc->pcState());

    return NoFault;
}

} // namespace RiscvISA
} // namespace gem5
```

#### **B∆Ø·ªöC 3: Include v√†o includes.isa**

File: `src/arch/riscv/isa/includes.isa` (d√≤ng ~52)

```cpp
output header {{
// ... existing includes ...
#include "arch/riscv/insts/amo.hh"
#include "arch/riscv/insts/bs.hh"
#include "arch/riscv/insts/compressed.hh"
#include "arch/riscv/insts/mac.hh"          // ‚Üê TH√äM D√íNG N√ÄY
#include "arch/riscv/insts/mem.hh"
// ... rest of includes ...
}};
```

#### **B∆Ø·ªöC 4: Th√™m v√†o SConscript**

File: `src/arch/riscv/insts/SConscript` (d√≤ng ~42)

```python
Source('amo.cc', tags=['riscv isa'])
Source('bs.cc', tags=['riscv isa'])
Source('compressed.cc', tags=['riscv isa'])
Source('mac.cc', tags=['riscv isa'])        # ‚Üê TH√äM D√íNG N√ÄY
Source('mem.cc', tags=['riscv isa'])
# ... rest of sources ...
```

#### **B∆Ø·ªöC 5: S·ª≠ d·ª•ng trong decoder.isa**

File: `src/arch/riscv/isa/decoder.isa` (d√≤ng ~2616)

**X√≥a code PH∆Ø∆†NG √ÅN A:**
```cpp
// X√ìA block n√†y n·∫øu ƒëang d√πng
0x02: decode FUNCT3 {
    format ROp {
        0x0: decode FUNCT7 {
            0x00: mac({{ ... }}, IntMultOp);
        }
    }
}
```

**Thay b·∫±ng:**
```cpp
// Custom instruction MAC using custom class
// Full opcode: 0x0B (custom-0)
0x02: decode FUNCT3 {
    0x0: decode FUNCT7 {
        0x00: MAC_R::mac({{
            // Empty code block - logic in mac.cc
            // Ho·∫∑c c√≥ th·ªÉ ƒë·ªÉ tr·ªëng ho√†n to√†n
        }});
    }
}
```

**HO·∫∂C** (c√°ch ng·∫Øn g·ªçn h∆°n):
```cpp
0x02: decode FUNCT3 {
    0x0: decode FUNCT7 {
        0x00: new MAC_R(machInst);
    }
}
```

#### **B∆Ø·ªöC 6: Build**

```bash
cd /home/duydong/gem5
python3 $(which scons) build/RISCV/gem5.opt -j$(nproc)
```

### 3.4. Debug v√† troubleshooting

**N·∫øu g·∫∑p l·ªói compilation:**

1. **Missing header**: Ki·ªÉm tra `#include` trong mac.cc
2. **Undefined reference**: Ki·ªÉm tra SConscript ƒë√£ th√™m mac.cc ch∆∞a
3. **Operand index out of range**: S·ª≠a c√°ch ƒë·ªçc Rd (d√πng `xc->getReg()`)

**Ki·ªÉm tra generated code:**

```bash
# Xem code ƒë∆∞·ª£c generate t·ª´ decoder.isa
cat build/RISCV/arch/riscv/generated/decoder.cc | grep -A 20 "class Mac"
```

---

## 4. RISC-V CUSTOM OPCODE ENCODING

### 4.1. Opcode space

RISC-V spec d√†nh ri√™ng 4 opcode cho custom instructions:

| Full Opcode | OPCODE5 | QUADRANT | Name | S·ª≠ d·ª•ng |
|-------------|---------|----------|------|---------|
| 0x0B (0b0001011) | 0x02 | 0x3 | custom-0 | ‚úÖ **ƒêANG D√ôNG** |
| 0x2B (0b0101011) | 0x0A | 0x3 | custom-1 | Available |
| 0x5B (0b1011011) | 0x16 | 0x3 | custom-2 | RV64+ only |
| 0x7B (0b1111011) | 0x1E | 0x3 | custom-3 | Available |

**Gi·∫£i th√≠ch encoding:**
```
Full_Opcode[6:0] = OPCODE5[4:0] << 2 | QUADRANT[1:0]
Full_Opcode[6:0] = 0x02 << 2 | 0x3 = 0b00010_11 = 0x0B ‚úÖ
```

### 4.2. MAC instruction encoding

```
31        25 24    20 19    15 14  12 11     7 6       0
+-----------+--------+--------+------+--------+---------+
|  FUNCT7   |  rs2   |  rs1   |FUNCT3|   rd   | OPCODE  |
+-----------+--------+--------+------+--------+---------+
| 0000000   |  rs2   |  rs1   | 000  |   rd   | 0001011 |
| (0x00)    | [24:20]| [19:15]|(0x0) | [11:7] |  (0x0B) |
+-----------+--------+--------+------+--------+---------+
```

**V√≠ d·ª•: `mac x3, x10, x5`**
```
rs1 = x10 = 10 = 0b01010
rs2 = x5  = 5  = 0b00101
rd  = x3  = 3  = 0b00011

Machine code:
0000000_00101_01010_000_00011_0001011
= 0x00A501AB (hex)
```

### 4.3. S·ª≠ d·ª•ng trong Assembly

**C√°ch 1: Inline assembly v·ªõi `.insn` directive**
```c
int c = initial_value;
__asm__ volatile (
    ".insn r 0x0B, 0x0, 0x0, %0, %1, %2"
    : "+r" (c)           // output: c (read-write)
    : "r" (a), "r" (b)   // inputs: a, b (read-only)
);
// c = c + (a * b)
```

**C√°ch 2: Define macro**
```c
#define MAC(rd, rs1, rs2) \
    __asm__ volatile ( \
        ".insn r 0x0B, 0x0, 0x0, %0, %1, %2" \
        : "+r" (rd) \
        : "r" (rs1), "r" (rs2) \
    )

// Usage:
MAC(c, a, b);  // c = c + (a * b)
```

**C√°ch 3: Custom assembler (advanced)**
```assembly
# Th√™m v√†o binutils
.macro mac rd, rs1, rs2
    .insn r 0x0B, 0, 0, \rd, \rs1, \rs2
.endm

# S·ª≠ d·ª•ng
mac x3, x10, x5
```

---

## 5. TESTING V√Ä VERIFICATION

### 5.1. Chu·∫©n b·ªã test program

**File: test_mac.c**
```c
#include <stdio.h>

int main() {
    int a = 10;
    int b = 5;
    int c = 3;

    printf("Before MAC: c = %d\n", c);
    printf("Computing: c = c + (a * b) = %d + (%d * %d)\n", c, a, b);

    // Execute MAC instruction
    __asm__ volatile (
        ".insn r 0x0B, 0x0, 0x0, %0, %1, %2"
        : "+r" (c)
        : "r" (a), "r" (b)
    );

    printf("After MAC: c = %d\n", c);
    printf("Expected: %d\n", 3 + (10 * 5));

    if (c == 53) {
        printf("‚úÖ MAC instruction PASSED!\n");
        return 0;
    } else {
        printf("‚ùå MAC instruction FAILED!\n");
        printf("   Got: %d, Expected: 53\n", c);
        return 1;
    }
}
```

### 5.2. Compile test program

```bash
cd /home/duydong/riscv_test

# Compile v·ªõi RISC-V GCC
riscv64-unknown-elf-gcc -march=rv64i -mabi=lp64 -static \
    -o test_mac test_mac.c

# Ki·ªÉm tra encoding c·ªßa MAC instruction
riscv64-unknown-elf-objdump -d test_mac | grep -A 5 "<main>"
```

### 5.3. gem5 simulation script

**File: configs/tutorial/riscv_mac_test.py**
```python
from gem5.components.boards.simple_board import SimpleBoard
from gem5.components.processors.simple_processor import SimpleProcessor
from gem5.components.memory.single_channel import SingleChannelDDR4_2400
from gem5.components.processors.cpu_types import CPUTypes
from gem5.components.cachehierarchies.classic.no_cache import NoCache
from gem5.isas import ISA
from gem5.resources.resource import BinaryResource
from gem5.simulate.simulator import Simulator
import sys
import os

# Parse command line arguments
output_dir = sys.argv[1] if len(sys.argv) > 1 else "m5out_mac_test"

# Configure system
cache_hierarchy = NoCache()
memory = SingleChannelDDR4_2400(size="2GiB")

processor = SimpleProcessor(
    cpu_type=CPUTypes.TIMING,
    isa=ISA.RISCV,
    num_cores=1
)

board = SimpleBoard(
    clk_freq="3GHz",
    processor=processor,
    memory=memory,
    cache_hierarchy=cache_hierarchy,
)

# Set workload - use absolute path
workload_path = os.path.join(
    os.path.dirname(__file__),
    "../../riscv_test/test_mac"
)
board.set_se_binary_workload(BinaryResource(local_path=workload_path))

# Create simulator with custom output directory
simulator = Simulator(
    board=board,
    full_system=False,
    redirect_stdout=True,
    redirect_stderr=True
)

# Override output directory
simulator.m5out_dir = output_dir

print(f"Starting simulation...")
print(f"Output directory: {output_dir}")
simulator.run()

print(f"\n‚úÖ Simulation complete!")
print(f"Results saved to: {output_dir}/")
```

### 5.4. Run tests

```bash
cd /home/duydong/gem5

# Test 1: With MAC instruction
build/RISCV/gem5.opt \
    configs/tutorial/riscv_mac_test.py \
    m5out_with_mac

# Test 2: Comparison baseline (simple arithmetic)
# Create test without MAC for comparison
build/RISCV/gem5.opt \
    configs/tutorial/riscv_baseline_test.py \
    m5out_baseline

# Compare results
diff m5out_with_mac/stats.txt m5out_baseline/stats.txt
```

### 5.5. Verify results

```bash
# Check stdout
cat m5out_with_mac/board.processor.cores0.core.stdout

# Check stats
grep -E "sim_ticks|sim_insts|numCycles" m5out_with_mac/stats.txt

# Check for MAC instruction execution
grep -i "mac" m5out_with_mac/board.pc.com_1.device.terminal
```

### 5.6. Expected output

**Successful MAC execution:**
```
Before MAC: c = 3
Computing: c = c + (a * b) = 3 + (10 * 5)
After MAC: c = 53
Expected: 53
‚úÖ MAC instruction PASSED!
```

**Stats comparison (example):**
```
WITH MAC:
- sim_ticks: 45000
- sim_insts: 25
- numCycles: 45

WITHOUT MAC (using mul + add):
- sim_ticks: 52000
- sim_insts: 26
- numCycles: 52

Speedup: ~13% faster with MAC
```

---

## 6. SO S√ÅNH HAI PH∆Ø∆†NG √ÅN

| Ti√™u ch√≠ | PH∆Ø∆†NG √ÅN A (ROp) | PH∆Ø∆†NG √ÅN B (Custom) |
|----------|-------------------|----------------------|
| **Lines of code** | ~10 lines | ~150 lines |
| **Files modified** | 1 file (decoder.isa) | 4 files (.hh, .cc, includes, SConscript, decoder) |
| **Flexibility** | ‚ö†Ô∏è Limited | ‚úÖ Full control |
| **Performance** | ‚úÖ Same (compiled code identical) | ‚úÖ Same |
| **Debug ease** | ‚ö†Ô∏è Hard (generated code) | ‚úÖ Easy (source available) |
| **Maintainability** | ‚úÖ Simple | ‚ö†Ô∏è More complex |
| **Build time** | ‚úÖ Fast (ISA parser only) | ‚ö†Ô∏è Slower (compile .cc) |
| **Best for** | Simple instructions | Complex instructions |

### Recommendation:
- **Use PH∆Ø∆†NG √ÅN A** for: Simple operations, standard R/I/S type
- **Use PH∆Ø∆†NG √ÅN B** for: Complex logic, custom operand handling, special flags

---

## 7. TROUBLESHOOTING

### 7.1. Common errors

**Error: "instruction definition with no active format"**
- **Cause**: Forgot `format ROp { ... }` wrapper
- **Fix**: Wrap instruction definition in format block

**Error: "undefined reference to MAC_R::execute"**
- **Cause**: mac.cc not included in SConscript
- **Fix**: Add `Source('mac.cc')` to SConscript

**Error: "operand index out of range"**
- **Cause**: Trying to read non-existent operand
- **Fix**: Use `xc->getReg(destRegIdx(0))` instead of `readIntRegOperand(this, 2)`

### 7.2. Debug tips

```bash
# Check generated decoder
vim build/RISCV/arch/riscv/generated/decoder.cc

# Check generated instruction classes
vim build/RISCV/arch/riscv/generated/inst-constrs.cc

# Enable debug flags
build/RISCV/gem5.opt --debug-flags=Decode,ExecEnable configs/test.py

# Trace instruction execution
build/RISCV/gem5.opt --debug-flags=Exec configs/test.py
```

---

## 8. REFERENCES

### gem5 Documentation
- gem5.org - Official documentation
- gem5 Bootcamp: https://gem5bootcamp.github.io/
- RISC-V in gem5: `src/arch/riscv/isa/README.md`

### RISC-V Specifications
- RISC-V ISA Manual: https://riscv.org/technical/specifications/
- Custom Extensions: Volume I, Chapter 25
- Encoding: Volume I, Chapter 2

### Code Examples
- Standard instructions: `src/arch/riscv/isa/decoder.isa` (line 2286+)
- Custom classes: `src/arch/riscv/insts/amo.hh`
- Format definitions: `src/arch/riscv/isa/formats/standard.isa`

---

## APPENDIX: QUICK REFERENCE

### gem5 Build Commands
```bash
# Full build
python3 $(which scons) build/RISCV/gem5.opt -j$(nproc)

# Clean build
rm -rf build/RISCV
python3 $(which scons) build/RISCV/gem5.opt -j$(nproc)

# Build with debug symbols
python3 $(which scons) build/RISCV/gem5.debug -j$(nproc)
```

### RISC-V Toolchain
```bash
# Compile RISC-V program
riscv64-unknown-elf-gcc -march=rv64i -mabi=lp64 -static -o prog prog.c

# Disassemble
riscv64-unknown-elf-objdump -d prog

# Check encoding
riscv64-unknown-elf-objdump -d prog | grep ".insn"
```

### gem5 Simulation
```bash
# Run simulation
build/RISCV/gem5.opt [options] config.py

# Common options
--debug-flags=Exec,Decode    # Enable debug output
--debug-file=debug.txt        # Redirect debug to file
--outdir=custom_output        # Custom output directory
```

---

**Last updated**: 2025-10-29
**gem5 version**: Latest (RISC-V support)
**Author**: AI Assistant + User Implementation
