<SPAN lang=EN-US style="FONT-SIZE: 15.5pt; mso-bidi-font-size: 11.0pt"><FONT face=Calibri>A7.7.43 LDR (literal)</FONT></SPAN> 
<P><FONT class=clozed></FONT></P>
<P><SPAN lang=EN-US style="FONT-SIZE: 15.5pt; mso-bidi-font-size: 11.0pt"><FONT class=clozed face=Calibri>Load Register (literal) calculates an address from the PC value and an immediate offset, loads a word from memory, and writes it to a register. See Memory accesses on page A7-214 for information about memory accesses.</FONT></SPAN></P>
<P><SPAN lang=EN-US style="FONT-SIZE: 15.5pt; mso-bidi-font-size: 11.0pt"><FONT face=Calibri><FONT class=clozed>The register loaded can be the PC. If it is, the word loaded for the PC is treated as a branch address or an exception return value. Bit&lt;0&gt; complies with the ARM architecture interworking rules for branches to Thumb state execution and must be 1. If bit&lt;0&gt; is 0, a UsageFault exception occurs</FONT>.</FONT></SPAN>