INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Dec 17 14:26:45 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.312ns  (required time - arrival time)
  Source:                 buffer21/control/fullReg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.780ns period=5.560ns})
  Destination:            buffer40/dataReg_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.780ns period=5.560ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.560ns  (clk rise@5.560ns - clk rise@0.000ns)
  Data Path Delay:        5.642ns  (logic 1.149ns (20.365%)  route 4.493ns (79.635%))
  Logic Levels:           15  (CARRY4=2 LUT3=1 LUT4=1 LUT6=11)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.043 - 5.560 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2286, unset)         0.508     0.508    buffer21/control/clk
    SLICE_X11Y67         FDRE                                         r  buffer21/control/fullReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y67         FDRE (Prop_fdre_C_Q)         0.216     0.724 r  buffer21/control/fullReg_reg/Q
                         net (fo=76, routed)          0.503     1.227    buffer21/control/fullReg_reg_0
    SLICE_X11Y76         LUT3 (Prop_lut3_I2_O)        0.043     1.270 r  buffer21/control/Memory[3][0]_i_26/O
                         net (fo=1, routed)           0.437     1.707    cmpi2/buffer21_outs[22]
    SLICE_X11Y74         LUT6 (Prop_lut6_I4_O)        0.043     1.750 r  cmpi2/Memory[3][0]_i_9/O
                         net (fo=1, routed)           0.000     1.750    cmpi2/Memory[3][0]_i_9_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     1.937 r  cmpi2/Memory_reg[3][0]_i_4/CO[3]
                         net (fo=1, routed)           0.007     1.943    cmpi2/Memory_reg[3][0]_i_4_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     2.050 r  cmpi2/Memory_reg[3][0]_i_2/CO[2]
                         net (fo=8, routed)           0.364     2.414    buffer96/fifo/result[0]
    SLICE_X5Y75          LUT6 (Prop_lut6_I0_O)        0.123     2.537 f  buffer96/fifo/i___5_i_10/O
                         net (fo=5, routed)           0.223     2.761    buffer96/fifo/Empty_reg_0
    SLICE_X5Y74          LUT4 (Prop_lut4_I0_O)        0.043     2.804 r  buffer96/fifo/i___5_i_7/O
                         net (fo=5, routed)           0.448     3.252    load2/addr_tehb/control/fullReg_reg_4
    SLICE_X10Y74         LUT6 (Prop_lut6_I1_O)        0.043     3.295 f  load2/addr_tehb/control/i___3_i_3/O
                         net (fo=2, routed)           0.369     3.664    fork28/control/generateBlocks[2].regblock/join_inputs//i___3
    SLICE_X9Y74          LUT6 (Prop_lut6_I0_O)        0.043     3.707 f  fork28/control/generateBlocks[2].regblock/i___3_i_2/O
                         net (fo=2, routed)           0.264     3.971    fork23/control/generateBlocks[3].regblock/addi16_result_ready
    SLICE_X13Y74         LUT6 (Prop_lut6_I5_O)        0.043     4.014 f  fork23/control/generateBlocks[3].regblock/join_inputs//i___3/O
                         net (fo=2, routed)           0.214     4.228    fork26/control/generateBlocks[1].regblock/fork26_outs_1_ready
    SLICE_X13Y74         LUT6 (Prop_lut6_I2_O)        0.043     4.271 f  fork26/control/generateBlocks[1].regblock/i___1_i_1/O
                         net (fo=10, routed)          0.365     4.636    fork23/control/generateBlocks[2].regblock/transmitValue_i_9
    SLICE_X11Y76         LUT6 (Prop_lut6_I5_O)        0.043     4.679 f  fork23/control/generateBlocks[2].regblock/join_inputs//i___1/O
                         net (fo=1, routed)           0.224     4.903    fork19/control/generateBlocks[3].regblock/xori1_result_ready
    SLICE_X11Y78         LUT6 (Prop_lut6_I4_O)        0.043     4.946 r  fork19/control/generateBlocks[3].regblock/transmitValue_i_9/O
                         net (fo=1, routed)           0.175     5.121    control_merge2/fork_valid/generateBlocks[1].regblock/transmitValue_reg_9
    SLICE_X11Y80         LUT6 (Prop_lut6_I3_O)        0.043     5.164 r  control_merge2/fork_valid/generateBlocks[1].regblock/transmitValue_i_2__19/O
                         net (fo=2, routed)           0.303     5.467    buffer46/control/transmitValue_reg_29
    SLICE_X9Y80          LUT6 (Prop_lut6_I1_O)        0.043     5.510 f  buffer46/control/fullReg_i_2__21/O
                         net (fo=24, routed)          0.329     5.839    buffer46/control/outputValid_reg_1
    SLICE_X5Y80          LUT6 (Prop_lut6_I2_O)        0.043     5.882 r  buffer46/control/dataReg[31]_i_1/O
                         net (fo=32, routed)          0.268     6.150    buffer40/dataReg_reg[0]_0[0]
    SLICE_X6Y80          FDRE                                         r  buffer40/dataReg_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.560     5.560 r  
                                                      0.000     5.560 r  clk (IN)
                         net (fo=2286, unset)         0.483     6.043    buffer40/clk
    SLICE_X6Y80          FDRE                                         r  buffer40/dataReg_reg[17]/C
                         clock pessimism              0.000     6.043    
                         clock uncertainty           -0.035     6.007    
    SLICE_X6Y80          FDRE (Setup_fdre_C_CE)      -0.169     5.838    buffer40/dataReg_reg[17]
  -------------------------------------------------------------------
                         required time                          5.838    
                         arrival time                          -6.150    
  -------------------------------------------------------------------
                         slack                                 -0.312    




