GowinSynthesis start
Running parser ...
Analyzing Verilog file 'E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\define.v'
Analyzing Verilog file 'E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\div_color_RSV\cmp.v'
Analyzing Verilog file 'E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\div_color_RSV\div_color_HSV.v'
Analyzing included file 'E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\div_color_RSV\..\define.v'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\div_color_RSV\div_color_HSV.v":1)
Back to file 'E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\div_color_RSV\div_color_HSV.v'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\div_color_RSV\div_color_HSV.v":1)
Analyzing Verilog file 'E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\div_color_RSV\gowin_mult\mul_8.v'
Analyzing Verilog file 'E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\div_color_RSV\mul.v'
Analyzing Verilog file 'E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\div_color_RSV\sub_abs.v'
Analyzing Verilog file 'E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\interfaces\cmos_8_16bit.v'
Analyzing Verilog file 'E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\interfaces\ddr3_memory_interface\DDR3MI.v'
Analyzing Verilog file 'E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\interfaces\dvi_tx\DVI_TX_Top.v'
Analyzing Verilog file 'E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\interfaces\gowin_rpll\TMDS_rPLL.v'
Analyzing Verilog file 'E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\interfaces\gowin_rpll\cmos_pll.v'
Analyzing Verilog file 'E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\interfaces\gowin_rpll\mem_pll.v'
Analyzing Verilog file 'E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\interfaces\gowin_rpll\sys_pll.v'
Analyzing Verilog file 'E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\interfaces\i2c_master\i2c_config.v'
Analyzing Verilog file 'E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\interfaces\i2c_master\i2c_master_bit_ctrl.v'
Analyzing included file 'E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\interfaces\i2c_master\i2c_master_defines.v'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\interfaces\i2c_master\i2c_master_bit_ctrl.v":141)
Back to file 'E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\interfaces\i2c_master\i2c_master_bit_ctrl.v'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\interfaces\i2c_master\i2c_master_bit_ctrl.v":141)
Analyzing Verilog file 'E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\interfaces\i2c_master\i2c_master_byte_ctrl.v'
Analyzing included file 'E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\interfaces\i2c_master\i2c_master_defines.v'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\interfaces\i2c_master\i2c_master_byte_ctrl.v":73)
Back to file 'E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\interfaces\i2c_master\i2c_master_byte_ctrl.v'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\interfaces\i2c_master\i2c_master_byte_ctrl.v":73)
Analyzing Verilog file 'E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\interfaces\i2c_master\i2c_master_defines.v'
Analyzing Verilog file 'E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\interfaces\i2c_master\i2c_master_top.v'
Analyzing Verilog file 'E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\interfaces\i2c_master\timescale.v'
Analyzing Verilog file 'E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\interfaces\interfaces_top.v'
Undeclared symbol 'cmos_clk', assumed default net type 'wire'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\interfaces\interfaces_top.v":66)
Undeclared symbol 'memory_clk', assumed default net type 'wire'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\interfaces\interfaces_top.v":72)
Undeclared symbol 'DDR_pll_lock', assumed default net type 'wire'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\interfaces\interfaces_top.v":73)
Undeclared symbol 'serial_clk', assumed default net type 'wire'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\interfaces\interfaces_top.v":78)
Undeclared symbol 'TMDS_DDR_pll_lock', assumed default net type 'wire'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\interfaces\interfaces_top.v":79)
Undeclared symbol 'hdmi4_rst_n', assumed default net type 'wire'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\interfaces\interfaces_top.v":81)
Undeclared symbol 'video_clk', assumed default net type 'wire'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\interfaces\interfaces_top.v":87)
Analyzing Verilog file 'E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\interfaces\lut_ov5640_rgb565_1024_768.v'
Analyzing Verilog file 'E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\interfaces\vga_timing.v'
Analyzing Verilog file 'E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\interfaces\video_frame_buffer\Video_Frame_Buffer_Top.v'
Analyzing Verilog file 'E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\post1__show_corrode\gowin_sdpb\RAM_show_corrode.v'
Analyzing Verilog file 'E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\post1__show_corrode\show_corrode.v'
Analyzing included file 'E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\post1__show_corrode\..\define.v'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\post1__show_corrode\show_corrode.v":1)
Back to file 'E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\post1__show_corrode\show_corrode.v'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\post1__show_corrode\show_corrode.v":1)
Analyzing Verilog file 'E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\post2__conv_show\conv_show.v'
Analyzing included file 'E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\post2__conv_show\..\define.v'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\post2__conv_show\conv_show.v":1)
Back to file 'E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\post2__conv_show\conv_show.v'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\post2__conv_show\conv_show.v":1)
WARN  (EX3788) : Block identifier is required on this block("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\post2__conv_show\conv_show.v":353)
Analyzing Verilog file 'E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\post4__show_rect_ascii\const_str.v'
Analyzing included file 'E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\post4__show_rect_ascii\..\define.v'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\post4__show_rect_ascii\const_str.v":1)
Back to file 'E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\post4__show_rect_ascii\const_str.v'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\post4__show_rect_ascii\const_str.v":1)
Analyzing Verilog file 'E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\post4__show_rect_ascii\gowin_prom\ROM_letter_show.v'
Analyzing Verilog file 'E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\post4__show_rect_ascii\gowin_sdpb\RAM_letter_show.v'
Analyzing Verilog file 'E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\post4__show_rect_ascii\show_rect_ascii.v'
Analyzing included file 'E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\post4__show_rect_ascii\..\define.v'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\post4__show_rect_ascii\show_rect_ascii.v":1)
Back to file 'E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\post4__show_rect_ascii\show_rect_ascii.v'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\post4__show_rect_ascii\show_rect_ascii.v":1)
Analyzing Verilog file 'E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\post4__show_rect_ascii\show_rect_ascii_ctrl.v'
Analyzing included file 'E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\post4__show_rect_ascii\..\define.v'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\post4__show_rect_ascii\show_rect_ascii_ctrl.v":1)
Back to file 'E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\post4__show_rect_ascii\show_rect_ascii_ctrl.v'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\post4__show_rect_ascii\show_rect_ascii_ctrl.v":1)
Analyzing Verilog file 'E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\post4__show_rect_ascii\show_rect_ascii_single.v'
Analyzing included file 'E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\post4__show_rect_ascii\..\define.v'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\post4__show_rect_ascii\show_rect_ascii_single.v":1)
Back to file 'E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\post4__show_rect_ascii\show_rect_ascii_single.v'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\post4__show_rect_ascii\show_rect_ascii_single.v":1)
Analyzing Verilog file 'E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\post4__show_rect_ascii\varies.v'
Analyzing included file 'E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\post4__show_rect_ascii\..\define.v'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\post4__show_rect_ascii\varies.v":1)
Back to file 'E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\post4__show_rect_ascii\varies.v'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\post4__show_rect_ascii\varies.v":1)
WARN  (EX3788) : Block identifier is required on this block("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\post4__show_rect_ascii\varies.v":45)
Analyzing Verilog file 'E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\pre2__div_color\div_color.v'
Analyzing included file 'E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\pre2__div_color\..\define.v'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\pre2__div_color\div_color.v":1)
Back to file 'E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\pre2__div_color\div_color.v'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\pre2__div_color\div_color.v":1)
Analyzing Verilog file 'E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\pre3__corrode\corrode.v'
Analyzing included file 'E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\pre3__corrode\..\define.v'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\pre3__corrode\corrode.v":1)
Back to file 'E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\pre3__corrode\corrode.v'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\pre3__corrode\corrode.v":1)
Analyzing Verilog file 'E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\pre3__return__intercept\intercept.v'
Analyzing included file 'E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\pre3__return__intercept\..\define.v'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\pre3__return__intercept\intercept.v":1)
Back to file 'E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\pre3__return__intercept\intercept.v'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\pre3__return__intercept\intercept.v":1)
Analyzing Verilog file 'E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\pre4__div_rect\div_rect.v'
Analyzing included file 'E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\pre4__div_rect\..\define.v'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\pre4__div_rect\div_rect.v":1)
Back to file 'E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\pre4__div_rect\div_rect.v'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\pre4__div_rect\div_rect.v":1)
Analyzing Verilog file 'E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\top.v'
Analyzing included file 'E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\define.v'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\top.v":1)
Back to file 'E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\top.v'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\top.v":1)
Analyzing Verilog file 'E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\top_test.v'
Analyzing Verilog file 'E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\uart_sfr\debug.v'
Analyzing Verilog file 'E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\uart_sfr\debug_ctrl.v'
Analyzing Verilog file 'E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\uart_sfr\sfr.v'
Analyzing Verilog file 'E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\uart_sfr\uart_rx.v'
Analyzing Verilog file 'E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\uart_sfr\uart_sfr.v'
Analyzing included file 'E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\uart_sfr\..\define.v'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\uart_sfr\uart_sfr.v":1)
Back to file 'E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\uart_sfr\uart_sfr.v'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\uart_sfr\uart_sfr.v":1)
Analyzing Verilog file 'E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\uart_sfr\uart_tx.v'
Compiling module 'top'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\top.v":3)
Compiling module 'interfaces_top'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\interfaces\interfaces_top.v":1)
Compiling module 'cmos_pll'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\interfaces\gowin_rpll\cmos_pll.v":9)
Compiling module 'mem_pll'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\interfaces\gowin_rpll\mem_pll.v":9)
Compiling module 'TMDS_rPLL'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\interfaces\gowin_rpll\TMDS_rPLL.v":9)
Compiling module 'i2c_config'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\interfaces\i2c_master\i2c_config.v":1)
WARN  (EX3780) : Using initial value of 'i2c_read_req' since it is never assigned("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\interfaces\i2c_master\i2c_config.v":28)
Compiling module 'i2c_master_top'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\interfaces\i2c_master\i2c_master_top.v":1)
Compiling module 'i2c_master_byte_ctrl'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\interfaces\i2c_master\i2c_master_byte_ctrl.v":75)
Compiling module 'i2c_master_bit_ctrl'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\interfaces\i2c_master\i2c_master_bit_ctrl.v":143)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 14("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\interfaces\i2c_master\i2c_master_bit_ctrl.v":258)
WARN  (EX3827) : Synthesis - simulation differences may occur when using full_case directive("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\interfaces\i2c_master\i2c_master_bit_ctrl.v":406)
WARN  (EX3827) : Synthesis - simulation differences may occur when using full_case directive("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\interfaces\i2c_master\i2c_master_byte_ctrl.v":230)
Compiling module 'lut_ov5640_rgb565_1024_768'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\interfaces\lut_ov5640_rgb565_1024_768.v":1)
Compiling module 'cmos_8_16bit'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\interfaces\cmos_8_16bit.v":1)
Compiling module 'vga_timing'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\interfaces\vga_timing.v":1)
Compiling module '**'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\interfaces\video_frame_buffer\Video_Frame_Buffer_Top.v":0)
Compiling module '**'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\interfaces\video_frame_buffer\Video_Frame_Buffer_Top.v":0)
Compiling module '**'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\interfaces\video_frame_buffer\Video_Frame_Buffer_Top.v":0)
Compiling module '**'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\interfaces\video_frame_buffer\Video_Frame_Buffer_Top.v":0)
Compiling module '**'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\interfaces\video_frame_buffer\Video_Frame_Buffer_Top.v":0)
Compiling module '**'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\interfaces\video_frame_buffer\Video_Frame_Buffer_Top.v":0)
Compiling module '**'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\interfaces\video_frame_buffer\Video_Frame_Buffer_Top.v":0)
Compiling module '**'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\interfaces\video_frame_buffer\Video_Frame_Buffer_Top.v":0)
Compiling module '**'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\interfaces\video_frame_buffer\Video_Frame_Buffer_Top.v":0)
Compiling module '**'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\interfaces\video_frame_buffer\Video_Frame_Buffer_Top.v":0)
Compiling module '**'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\interfaces\video_frame_buffer\Video_Frame_Buffer_Top.v":0)
Compiling module '**'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\interfaces\ddr3_memory_interface\DDR3MI.v":0)
Compiling module '**'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\interfaces\ddr3_memory_interface\DDR3MI.v":0)
Compiling module '**'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\interfaces\ddr3_memory_interface\DDR3MI.v":0)
Compiling module '**'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\interfaces\ddr3_memory_interface\DDR3MI.v":0)
Compiling module '**'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\interfaces\ddr3_memory_interface\DDR3MI.v":0)
Compiling module '**'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\interfaces\ddr3_memory_interface\DDR3MI.v":0)
Compiling module '**'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\interfaces\ddr3_memory_interface\DDR3MI.v":0)
Compiling module '**'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\interfaces\ddr3_memory_interface\DDR3MI.v":0)
Compiling module '**'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\interfaces\ddr3_memory_interface\DDR3MI.v":0)
Compiling module '**'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\interfaces\ddr3_memory_interface\DDR3MI.v":0)
Compiling module '**'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\interfaces\ddr3_memory_interface\DDR3MI.v":0)
Compiling module '**'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\interfaces\ddr3_memory_interface\DDR3MI.v":0)
Compiling module '**'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\interfaces\ddr3_memory_interface\DDR3MI.v":0)
Compiling module '**'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\interfaces\ddr3_memory_interface\DDR3MI.v":0)
Compiling module '**'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\interfaces\ddr3_memory_interface\DDR3MI.v":0)
Compiling module '**'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\interfaces\ddr3_memory_interface\DDR3MI.v":0)
Compiling module '**'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\interfaces\ddr3_memory_interface\DDR3MI.v":0)
Compiling module '**'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\interfaces\ddr3_memory_interface\DDR3MI.v":0)
Compiling module '**'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\interfaces\ddr3_memory_interface\DDR3MI.v":0)
Compiling module '**'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\interfaces\ddr3_memory_interface\DDR3MI.v":0)
Compiling module '**'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\interfaces\ddr3_memory_interface\DDR3MI.v":0)
Compiling module '**'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\interfaces\ddr3_memory_interface\DDR3MI.v":0)
Compiling module '**'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\interfaces\ddr3_memory_interface\DDR3MI.v":0)
Compiling module '**'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\interfaces\ddr3_memory_interface\DDR3MI.v":0)
Compiling module '**'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\interfaces\dvi_tx\DVI_TX_Top.v":0)
Compiling module '**'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\interfaces\dvi_tx\DVI_TX_Top.v":0)
Compiling module '**'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\interfaces\dvi_tx\DVI_TX_Top.v":0)
Compiling module '**'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\interfaces\dvi_tx\DVI_TX_Top.v":0)
Compiling module '**'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\interfaces\dvi_tx\DVI_TX_Top.v":0)
Compiling module 'top_test'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\top_test.v":1)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\top_test.v":50)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\top_test.v":70)
Compiling module 'uart_sfr'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\uart_sfr\uart_sfr.v":3)
Compiling module 'debug'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\uart_sfr\debug.v":1)
Compiling module 'debug_ctrl'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\uart_sfr\debug_ctrl.v":1)
Compiling module 'uart_tx'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\uart_sfr\uart_tx.v":1)
Compiling module 'uart_rx'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\uart_sfr\uart_rx.v":1)
Compiling module 'sfr(RST_VALUE=8'h00,SFR_ADDRESS=16'h00)'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\uart_sfr\sfr.v":1)
Compiling module 'sfr(RST_VALUE=8'h00,SFR_ADDRESS=16'h01)'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\uart_sfr\sfr.v":1)
Compiling module 'sfr(RST_VALUE=8'h00,SFR_ADDRESS=16'h02)'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\uart_sfr\sfr.v":1)
Compiling module 'sfr(RST_VALUE=8'h00,SFR_ADDRESS=16'h03)'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\uart_sfr\sfr.v":1)
Compiling module 'sfr(RST_VALUE=8'h00,SFR_ADDRESS=16'h04)'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\uart_sfr\sfr.v":1)
Compiling module 'sfr(RST_VALUE=8'h00,SFR_ADDRESS=16'h05)'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\uart_sfr\sfr.v":1)
Compiling module 'sfr(RST_VALUE=8'h15,SFR_ADDRESS=16'h06)'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\uart_sfr\sfr.v":1)
Compiling module 'sfr(RST_VALUE=8'h15,SFR_ADDRESS=16'h07)'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\uart_sfr\sfr.v":1)
Compiling module 'sfr(RST_VALUE=8'h15,SFR_ADDRESS=16'h08)'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\uart_sfr\sfr.v":1)
Compiling module 'sfr(RST_VALUE=8'h10,SFR_ADDRESS=16'h09)'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\uart_sfr\sfr.v":1)
Compiling module 'sfr(RST_VALUE=8'h28,SFR_ADDRESS=16'h0A)'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\uart_sfr\sfr.v":1)
Compiling module 'sfr(RST_VALUE=8'hFF,SFR_ADDRESS=16'h0B)'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\uart_sfr\sfr.v":1)
Compiling module 'sfr(RST_VALUE=8'h00,SFR_ADDRESS=16'h0C)'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\uart_sfr\sfr.v":1)
Compiling module 'sfr(RST_VALUE=8'h80,SFR_ADDRESS=16'h0D)'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\uart_sfr\sfr.v":1)
Compiling module 'sfr(RST_VALUE=8'h00,SFR_ADDRESS=16'h0E)'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\uart_sfr\sfr.v":1)
Compiling module 'sfr(RST_VALUE=8'h04,SFR_ADDRESS=16'h0F)'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\uart_sfr\sfr.v":1)
Compiling module 'sfr(RST_VALUE=8'h01,SFR_ADDRESS=16'h10)'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\uart_sfr\sfr.v":1)
Compiling module 'sfr(RST_VALUE=8'h40,SFR_ADDRESS=16'h11)'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\uart_sfr\sfr.v":1)
Compiling module 'sfr(RST_VALUE=8'h08,SFR_ADDRESS=16'h12)'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\uart_sfr\sfr.v":1)
Compiling module 'sfr(RST_VALUE=8'h60,SFR_ADDRESS=16'h13)'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\uart_sfr\sfr.v":1)
Compiling module 'sfr(RST_VALUE=8'h20,SFR_ADDRESS=16'h14)'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\uart_sfr\sfr.v":1)
Compiling module 'sfr(RST_VALUE=8'h60,SFR_ADDRESS=16'h15)'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\uart_sfr\sfr.v":1)
Compiling module 'sfr(RST_VALUE=8'hA0,SFR_ADDRESS=16'h16)'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\uart_sfr\sfr.v":1)
Compiling module 'sfr(RST_VALUE=8'h28,SFR_ADDRESS=16'h17)'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\uart_sfr\sfr.v":1)
Compiling module 'sfr(RST_VALUE=8'h00,SFR_ADDRESS=16'h18)'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\uart_sfr\sfr.v":1)
Compiling module 'sfr(RST_VALUE=8'h00,SFR_ADDRESS=16'h19)'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\uart_sfr\sfr.v":1)
Compiling module 'sfr(RST_VALUE=8'h00,SFR_ADDRESS=16'h1A)'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\uart_sfr\sfr.v":1)
Compiling module 'sfr(RST_VALUE=8'h00,SFR_ADDRESS=16'h1B)'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\uart_sfr\sfr.v":1)
Compiling module 'sfr(RST_VALUE=8'h00,SFR_ADDRESS=16'h1C)'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\uart_sfr\sfr.v":1)
Compiling module 'sfr(RST_VALUE=8'h00,SFR_ADDRESS=16'h1D)'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\uart_sfr\sfr.v":1)
Compiling module 'sfr(RST_VALUE=8'h00,SFR_ADDRESS=16'h1E)'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\uart_sfr\sfr.v":1)
Compiling module 'sfr(RST_VALUE=8'h00,SFR_ADDRESS=16'h1F)'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\uart_sfr\sfr.v":1)
Compiling module 'div_color'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\pre2__div_color\div_color.v":3)
Compiling module 'div_color_HSV(BLACK_COLOR=16'b00000_000010_00000)'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\div_color_RSV\div_color_HSV.v":3)
Compiling module 'mul'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\div_color_RSV\mul.v":4)
Compiling module 'mul_8'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\div_color_RSV\gowin_mult\mul_8.v":9)
Compiling module 'sub_abs'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\div_color_RSV\sub_abs.v":4)
Compiling module 'cmp'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\div_color_RSV\cmp.v":4)
Compiling module 'div_color_HSV(BLACK_COLOR=16'b00010_000000_00000)'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\div_color_RSV\div_color_HSV.v":3)
Compiling module 'intercept'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\pre3__return__intercept\intercept.v":3)
Compiling module 'corrode'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\pre3__corrode\corrode.v":3)
WARN  (EX3670) : Actual bit length 8 differs from formal bit length 14 for port 'i_err'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\top.v":236)
Compiling module 'div_rect'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\pre4__div_rect\div_rect.v":3)
WARN  (EX3791) : Expression size 6 truncated to fit in target size 4("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\pre4__div_rect\div_rect.v":36)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\pre4__div_rect\div_rect.v":56)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\pre4__div_rect\div_rect.v":90)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\pre4__div_rect\div_rect.v":251)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\pre4__div_rect\div_rect.v":253)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\pre4__div_rect\div_rect.v":254)
Compiling module 'show_corrode'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\post1__show_corrode\show_corrode.v":3)
Compiling module 'RAM_show_corrode'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\post1__show_corrode\gowin_sdpb\RAM_show_corrode.v":9)
WARN  (EX3670) : Actual bit length 11 differs from formal bit length 13 for port 'ada'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\post1__show_corrode\show_corrode.v":52)
WARN  (EX3670) : Actual bit length 11 differs from formal bit length 13 for port 'adb'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\post1__show_corrode\show_corrode.v":54)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 11("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\post1__show_corrode\show_corrode.v":95)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 11("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\post1__show_corrode\show_corrode.v":99)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 11("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\post1__show_corrode\show_corrode.v":104)
Compiling module 'conv'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\post2__conv_show\conv_show.v":3)
Compiling module 'div_color_HSV(BLACK_COLOR=16'b00000_100000_00000)'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\div_color_RSV\div_color_HSV.v":3)
Compiling module 'div_color_HSV(BLACK_COLOR=16'b00000_000000_10000)'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\div_color_RSV\div_color_HSV.v":3)
Compiling module 'div_color_HSV(BLACK_COLOR=16'b10000_000000_00000)'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\div_color_RSV\div_color_HSV.v":3)
Compiling module 'div_color_HSV(BLACK_COLOR=16'b10000_100000_10000)'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\div_color_RSV\div_color_HSV.v":3)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\post2__conv_show\conv_show.v":322)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\post2__conv_show\conv_show.v":323)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\post2__conv_show\conv_show.v":324)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\post2__conv_show\conv_show.v":325)
Compiling module 'show_rect_ascii'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\post4__show_rect_ascii\show_rect_ascii.v":4)
Compiling module 'const_str'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\post4__show_rect_ascii\const_str.v":5)
Compiling module 'varies'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\post4__show_rect_ascii\varies.v":5)
Compiling module 'show_rect_ascii_ctrl'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\post4__show_rect_ascii\show_rect_ascii_ctrl.v":17)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\post4__show_rect_ascii\show_rect_ascii_ctrl.v":121)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\post4__show_rect_ascii\show_rect_ascii_ctrl.v":127)
Compiling module 'show_rect_ascii_single'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\post4__show_rect_ascii\show_rect_ascii_single.v":23)
Compiling module 'ROM_letter_show'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\post4__show_rect_ascii\gowin_prom\ROM_letter_show.v":9)
Compiling module 'RAM_letter_show'("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\post4__show_rect_ascii\gowin_sdpb\RAM_letter_show.v":9)
NOTE  (EX0101) : Current top module is "top"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "lut_ov5640_rgb565_1024_768" instantiated to "lut_ov5640_rgb565_1024_768_m0" is swept in optimizing("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\interfaces\interfaces_top.v":120)
WARN  (NL0002) : The module "const_str" instantiated to "u_const_str" is swept in optimizing("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\post4__show_rect_ascii\show_rect_ascii.v":46)
WARN  (NL0002) : The module "varies" instantiated to "u_varies" is swept in optimizing("E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\post4__show_rect_ascii\show_rect_ascii.v":53)
[95%] Generate netlist file "E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\impl\gwsynthesis\top.vg" completed
WARN  (CK3000) : Can't calculate clocks' relationship between: "u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk" and "pre_clk"
WARN  (CK3000) : Can't calculate clocks' relationship between: "pre_clk" and "u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk"
WARN  (CK3000) : Can't calculate clocks' relationship between: "u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk" and "u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk"
WARN  (CK3000) : Can't calculate clocks' relationship between: "u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk" and "u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk"
WARN  (CK3000) : Can't calculate clocks' relationship between: "pre_clk" and "u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk"
[100%] Generate report file "E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\impl\gwsynthesis\top_syn.rpt.html" completed
GowinSynthesis finish
