{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1671223669894 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1671223669894 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 16 12:47:49 2022 " "Processing started: Fri Dec 16 12:47:49 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1671223669894 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1671223669894 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ab -c ab " "Command: quartus_map --read_settings_files=on --write_settings_files=off ab -c ab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1671223669894 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1671223671015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/half_adder/half.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.1/half_adder/half.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 half-data " "Found design unit 1: half-data" {  } { { "../half_adder/half.vhd" "" { Text "C:/altera/13.1/half_adder/half.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671223672089 ""} { "Info" "ISGN_ENTITY_NAME" "1 half " "Found entity 1: half" {  } { { "../half_adder/half.vhd" "" { Text "C:/altera/13.1/half_adder/half.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671223672089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671223672089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/or_2/or_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.1/or_2/or_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or_2-data " "Found design unit 1: or_2-data" {  } { { "../or_2/or_2.vhd" "" { Text "C:/altera/13.1/or_2/or_2.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671223672099 ""} { "Info" "ISGN_ENTITY_NAME" "1 or_2 " "Found entity 1: or_2" {  } { { "../or_2/or_2.vhd" "" { Text "C:/altera/13.1/or_2/or_2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671223672099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671223672099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/full_adder/full.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.1/full_adder/full.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full-data " "Found design unit 1: full-data" {  } { { "../full_adder/full.vhd" "" { Text "C:/altera/13.1/full_adder/full.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671223672099 ""} { "Info" "ISGN_ENTITY_NAME" "1 full " "Found entity 1: full" {  } { { "../full_adder/full.vhd" "" { Text "C:/altera/13.1/full_adder/full.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671223672099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671223672099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/onecomplement/one.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.1/onecomplement/one.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 one-data " "Found design unit 1: one-data" {  } { { "../OneComplement/one.vhd" "" { Text "C:/altera/13.1/OneComplement/one.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671223672111 ""} { "Info" "ISGN_ENTITY_NAME" "1 one " "Found entity 1: one" {  } { { "../OneComplement/one.vhd" "" { Text "C:/altera/13.1/OneComplement/one.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671223672111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671223672111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/twocomplement/two.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.1/twocomplement/two.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 two-data " "Found design unit 1: two-data" {  } { { "../TwoComplement/two.vhd" "" { Text "C:/altera/13.1/TwoComplement/two.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671223672118 ""} { "Info" "ISGN_ENTITY_NAME" "1 two " "Found entity 1: two" {  } { { "../TwoComplement/two.vhd" "" { Text "C:/altera/13.1/TwoComplement/two.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671223672118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671223672118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/4bitfulladder/four.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.1/4bitfulladder/four.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 four-data " "Found design unit 1: four-data" {  } { { "../4bitFullAdder/four.vhd" "" { Text "C:/altera/13.1/4bitFullAdder/four.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671223672128 ""} { "Info" "ISGN_ENTITY_NAME" "1 four " "Found entity 1: four" {  } { { "../4bitFullAdder/four.vhd" "" { Text "C:/altera/13.1/4bitFullAdder/four.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671223672128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671223672128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ab.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ab.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ab-data " "Found design unit 1: ab-data" {  } { { "ab.vhd" "" { Text "C:/altera/13.1/A-B=C/ab.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671223672138 ""} { "Info" "ISGN_ENTITY_NAME" "1 ab " "Found entity 1: ab" {  } { { "ab.vhd" "" { Text "C:/altera/13.1/A-B=C/ab.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671223672138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671223672138 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ab " "Elaborating entity \"ab\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1671223672226 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cout ab.vhd(5) " "VHDL Signal Declaration warning at ab.vhd(5): used implicit default value for signal \"cout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ab.vhd" "" { Text "C:/altera/13.1/A-B=C/ab.vhd" 5 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1671223672226 "|ab"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two two:x0 " "Elaborating entity \"two\" for hierarchy \"two:x0\"" {  } { { "ab.vhd" "x0" { Text "C:/altera/13.1/A-B=C/ab.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671223672255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one two:x0\|one:x0 " "Elaborating entity \"one\" for hierarchy \"two:x0\|one:x0\"" {  } { { "../TwoComplement/two.vhd" "x0" { Text "C:/altera/13.1/TwoComplement/two.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671223672265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four two:x0\|four:x1 " "Elaborating entity \"four\" for hierarchy \"two:x0\|four:x1\"" {  } { { "../TwoComplement/two.vhd" "x1" { Text "C:/altera/13.1/TwoComplement/two.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671223672275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full two:x0\|four:x1\|full:x0 " "Elaborating entity \"full\" for hierarchy \"two:x0\|four:x1\|full:x0\"" {  } { { "../4bitFullAdder/four.vhd" "x0" { Text "C:/altera/13.1/4bitFullAdder/four.vhd" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671223672284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half two:x0\|four:x1\|full:x0\|half:x0 " "Elaborating entity \"half\" for hierarchy \"two:x0\|four:x1\|full:x0\|half:x0\"" {  } { { "../full_adder/full.vhd" "x0" { Text "C:/altera/13.1/full_adder/full.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671223672284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_2 two:x0\|four:x1\|full:x0\|or_2:x2 " "Elaborating entity \"or_2\" for hierarchy \"two:x0\|four:x1\|full:x0\|or_2:x2\"" {  } { { "../full_adder/full.vhd" "x2" { Text "C:/altera/13.1/full_adder/full.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671223672294 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "cout GND " "Pin \"cout\" is stuck at GND" {  } { { "ab.vhd" "" { Text "C:/altera/13.1/A-B=C/ab.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1671223673272 "|ab|cout"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1671223673272 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1671223673496 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1671223674062 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671223674062 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cin " "No output dependent on input pin \"cin\"" {  } { { "ab.vhd" "" { Text "C:/altera/13.1/A-B=C/ab.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671223674140 "|ab|cin"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1671223674140 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "22 " "Implemented 22 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1671223674152 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1671223674152 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1671223674152 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1671223674152 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4702 " "Peak virtual memory: 4702 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1671223674189 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 16 12:47:54 2022 " "Processing ended: Fri Dec 16 12:47:54 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1671223674189 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1671223674189 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1671223674189 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1671223674189 ""}
