
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={15,0,rT,offset}                       Premise(F2)
	S3= ICache[addr]={15,0,rT,offset}                           Premise(F3)

IF	S4= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S5= PC.Out=addr                                             PC-Out(S1)
	S6= CP0.ASID=>IMMU.PID                                      Premise(F4)
	S7= IMMU.PID=pid                                            Path(S4,S6)
	S8= PC.Out=>IMMU.IEA                                        Premise(F5)
	S9= IMMU.IEA=addr                                           Path(S5,S8)
	S10= IMMU.Addr={pid,addr}                                   IMMU-Search(S7,S9)
	S11= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S7,S9)
	S12= IMMU.Addr=>IAddrReg.In                                 Premise(F6)
	S13= IAddrReg.In={pid,addr}                                 Path(S10,S12)
	S14= IMMU.Hit=>CU.IMMUHit                                   Premise(F7)
	S15= CU.IMMUHit=IMMUHit(pid,addr)                           Path(S11,S14)
	S16= PC.Out=>ICache.IEA                                     Premise(F8)
	S17= ICache.IEA=addr                                        Path(S5,S16)
	S18= ICache.Hit=ICacheHit(addr)                             ICache-Search(S17)
	S19= ICache.Out={15,0,rT,offset}                            ICache-Search(S17,S3)
	S20= ICache.Out=>IR.In                                      Premise(F9)
	S21= IR.In={15,0,rT,offset}                                 Path(S19,S20)
	S22= ICache.Out=>ICacheReg.In                               Premise(F10)
	S23= ICacheReg.In={15,0,rT,offset}                          Path(S19,S22)
	S24= ICache.Hit=>CU.ICacheHit                               Premise(F11)
	S25= CU.ICacheHit=ICacheHit(addr)                           Path(S18,S24)
	S26= CtrlASIDIn=0                                           Premise(F12)
	S27= CtrlCP0=0                                              Premise(F13)
	S28= CP0[ASID]=pid                                          CP0-Hold(S0,S27)
	S29= CtrlEPCIn=0                                            Premise(F14)
	S30= CtrlExCodeIn=0                                         Premise(F15)
	S31= CtrlIMMU=0                                             Premise(F16)
	S32= CtrlPC=0                                               Premise(F17)
	S33= CtrlPCInc=1                                            Premise(F18)
	S34= PC[Out]=addr+4                                         PC-Inc(S1,S32,S33)
	S35= PC[CIA]=addr                                           PC-Inc(S1,S32,S33)
	S36= CtrlIAddrReg=0                                         Premise(F19)
	S37= CtrlICache=0                                           Premise(F20)
	S38= ICache[addr]={15,0,rT,offset}                          ICache-Hold(S3,S37)
	S39= CtrlIR=1                                               Premise(F21)
	S40= [IR]={15,0,rT,offset}                                  IR-Write(S21,S39)
	S41= CtrlICacheReg=0                                        Premise(F22)
	S42= CtrlIMem=0                                             Premise(F23)
	S43= IMem[{pid,addr}]={15,0,rT,offset}                      IMem-Hold(S2,S42)
	S44= CtrlIRMux=0                                            Premise(F24)
	S45= CtrlGPR=0                                              Premise(F25)

ID	S46= CP0.ASID=pid                                           CP0-Read-ASID(S28)
	S47= PC.Out=addr+4                                          PC-Out(S34)
	S48= PC.CIA=addr                                            PC-Out(S35)
	S49= PC.CIA31_28=addr[31:28]                                PC-Out(S35)
	S50= IR.Out={15,0,rT,offset}                                IR-Out(S40)
	S51= IR.Out31_26=15                                         IR-Out(S40)
	S52= IR.Out25_21=0                                          IR-Out(S40)
	S53= IR.Out20_16=rT                                         IR-Out(S40)
	S54= IR.Out15_0=offset                                      IR-Out(S40)
	S55= IR.Out31_26=>CU.Op                                     Premise(F40)
	S56= CU.Op=15                                               Path(S51,S55)
	S57= CU.Func=alu_add                                        CU(S56)
	S58= IR.Out15_0=>IMMSEXT.In                                 Premise(F41)
	S59= IMMSEXT.In=offset                                      Path(S54,S58)
	S60= IMMSEXT.Out={offset,16{0}}                             IMMSEXT(S59)
	S61= IMMSEXT.Out=>GPR.WData                                 Premise(F42)
	S62= GPR.WData={offset,16{0}}                               Path(S60,S61)
	S63= IR.Out20_16=>GPR.WReg                                  Premise(F43)
	S64= GPR.WReg=rT                                            Path(S53,S63)
	S65= CtrlASIDIn=0                                           Premise(F44)
	S66= CtrlCP0=0                                              Premise(F45)
	S67= CP0[ASID]=pid                                          CP0-Hold(S28,S66)
	S68= CtrlEPCIn=0                                            Premise(F46)
	S69= CtrlExCodeIn=0                                         Premise(F47)
	S70= CtrlIMMU=0                                             Premise(F48)
	S71= CtrlPC=0                                               Premise(F49)
	S72= CtrlPCInc=0                                            Premise(F50)
	S73= PC[CIA]=addr                                           PC-Hold(S35,S72)
	S74= PC[Out]=addr+4                                         PC-Hold(S34,S71,S72)
	S75= CtrlIAddrReg=0                                         Premise(F51)
	S76= CtrlICache=0                                           Premise(F52)
	S77= ICache[addr]={15,0,rT,offset}                          ICache-Hold(S38,S76)
	S78= CtrlIR=0                                               Premise(F53)
	S79= [IR]={15,0,rT,offset}                                  IR-Hold(S40,S78)
	S80= CtrlICacheReg=0                                        Premise(F54)
	S81= CtrlIMem=0                                             Premise(F55)
	S82= IMem[{pid,addr}]={15,0,rT,offset}                      IMem-Hold(S43,S81)
	S83= CtrlIRMux=0                                            Premise(F56)
	S84= CtrlGPR=1                                              Premise(F57)
	S85= GPR[rT]={offset,16{0}}                                 GPR-Write(S64,S62,S84)

EX	S86= CP0.ASID=pid                                           CP0-Read-ASID(S67)
	S87= PC.CIA=addr                                            PC-Out(S73)
	S88= PC.CIA31_28=addr[31:28]                                PC-Out(S73)
	S89= PC.Out=addr+4                                          PC-Out(S74)
	S90= IR.Out={15,0,rT,offset}                                IR-Out(S79)
	S91= IR.Out31_26=15                                         IR-Out(S79)
	S92= IR.Out25_21=0                                          IR-Out(S79)
	S93= IR.Out20_16=rT                                         IR-Out(S79)
	S94= IR.Out15_0=offset                                      IR-Out(S79)
	S95= CtrlASIDIn=0                                           Premise(F58)
	S96= CtrlCP0=0                                              Premise(F59)
	S97= CP0[ASID]=pid                                          CP0-Hold(S67,S96)
	S98= CtrlEPCIn=0                                            Premise(F60)
	S99= CtrlExCodeIn=0                                         Premise(F61)
	S100= CtrlIMMU=0                                            Premise(F62)
	S101= CtrlPC=0                                              Premise(F63)
	S102= CtrlPCInc=0                                           Premise(F64)
	S103= PC[CIA]=addr                                          PC-Hold(S73,S102)
	S104= PC[Out]=addr+4                                        PC-Hold(S74,S101,S102)
	S105= CtrlIAddrReg=0                                        Premise(F65)
	S106= CtrlICache=0                                          Premise(F66)
	S107= ICache[addr]={15,0,rT,offset}                         ICache-Hold(S77,S106)
	S108= CtrlIR=0                                              Premise(F67)
	S109= [IR]={15,0,rT,offset}                                 IR-Hold(S79,S108)
	S110= CtrlICacheReg=0                                       Premise(F68)
	S111= CtrlIMem=0                                            Premise(F69)
	S112= IMem[{pid,addr}]={15,0,rT,offset}                     IMem-Hold(S82,S111)
	S113= CtrlIRMux=0                                           Premise(F70)
	S114= CtrlGPR=0                                             Premise(F71)
	S115= GPR[rT]={offset,16{0}}                                GPR-Hold(S85,S114)

MEM	S116= CP0.ASID=pid                                          CP0-Read-ASID(S97)
	S117= PC.CIA=addr                                           PC-Out(S103)
	S118= PC.CIA31_28=addr[31:28]                               PC-Out(S103)
	S119= PC.Out=addr+4                                         PC-Out(S104)
	S120= IR.Out={15,0,rT,offset}                               IR-Out(S109)
	S121= IR.Out31_26=15                                        IR-Out(S109)
	S122= IR.Out25_21=0                                         IR-Out(S109)
	S123= IR.Out20_16=rT                                        IR-Out(S109)
	S124= IR.Out15_0=offset                                     IR-Out(S109)
	S125= CtrlASIDIn=0                                          Premise(F72)
	S126= CtrlCP0=0                                             Premise(F73)
	S127= CP0[ASID]=pid                                         CP0-Hold(S97,S126)
	S128= CtrlEPCIn=0                                           Premise(F74)
	S129= CtrlExCodeIn=0                                        Premise(F75)
	S130= CtrlIMMU=0                                            Premise(F76)
	S131= CtrlPC=0                                              Premise(F77)
	S132= CtrlPCInc=0                                           Premise(F78)
	S133= PC[CIA]=addr                                          PC-Hold(S103,S132)
	S134= PC[Out]=addr+4                                        PC-Hold(S104,S131,S132)
	S135= CtrlIAddrReg=0                                        Premise(F79)
	S136= CtrlICache=0                                          Premise(F80)
	S137= ICache[addr]={15,0,rT,offset}                         ICache-Hold(S107,S136)
	S138= CtrlIR=0                                              Premise(F81)
	S139= [IR]={15,0,rT,offset}                                 IR-Hold(S109,S138)
	S140= CtrlICacheReg=0                                       Premise(F82)
	S141= CtrlIMem=0                                            Premise(F83)
	S142= IMem[{pid,addr}]={15,0,rT,offset}                     IMem-Hold(S112,S141)
	S143= CtrlIRMux=0                                           Premise(F84)
	S144= CtrlGPR=0                                             Premise(F85)
	S145= GPR[rT]={offset,16{0}}                                GPR-Hold(S115,S144)

MEM(DMMU1)	S146= CP0.ASID=pid                                          CP0-Read-ASID(S127)
	S147= PC.CIA=addr                                           PC-Out(S133)
	S148= PC.CIA31_28=addr[31:28]                               PC-Out(S133)
	S149= PC.Out=addr+4                                         PC-Out(S134)
	S150= IR.Out={15,0,rT,offset}                               IR-Out(S139)
	S151= IR.Out31_26=15                                        IR-Out(S139)
	S152= IR.Out25_21=0                                         IR-Out(S139)
	S153= IR.Out20_16=rT                                        IR-Out(S139)
	S154= IR.Out15_0=offset                                     IR-Out(S139)
	S155= CtrlASIDIn=0                                          Premise(F86)
	S156= CtrlCP0=0                                             Premise(F87)
	S157= CP0[ASID]=pid                                         CP0-Hold(S127,S156)
	S158= CtrlEPCIn=0                                           Premise(F88)
	S159= CtrlExCodeIn=0                                        Premise(F89)
	S160= CtrlIMMU=0                                            Premise(F90)
	S161= CtrlPC=0                                              Premise(F91)
	S162= CtrlPCInc=0                                           Premise(F92)
	S163= PC[CIA]=addr                                          PC-Hold(S133,S162)
	S164= PC[Out]=addr+4                                        PC-Hold(S134,S161,S162)
	S165= CtrlIAddrReg=0                                        Premise(F93)
	S166= CtrlICache=0                                          Premise(F94)
	S167= ICache[addr]={15,0,rT,offset}                         ICache-Hold(S137,S166)
	S168= CtrlIR=0                                              Premise(F95)
	S169= [IR]={15,0,rT,offset}                                 IR-Hold(S139,S168)
	S170= CtrlICacheReg=0                                       Premise(F96)
	S171= CtrlIMem=0                                            Premise(F97)
	S172= IMem[{pid,addr}]={15,0,rT,offset}                     IMem-Hold(S142,S171)
	S173= CtrlIRMux=0                                           Premise(F98)
	S174= CtrlGPR=0                                             Premise(F99)
	S175= GPR[rT]={offset,16{0}}                                GPR-Hold(S145,S174)

MEM(DMMU2)	S176= CP0.ASID=pid                                          CP0-Read-ASID(S157)
	S177= PC.CIA=addr                                           PC-Out(S163)
	S178= PC.CIA31_28=addr[31:28]                               PC-Out(S163)
	S179= PC.Out=addr+4                                         PC-Out(S164)
	S180= IR.Out={15,0,rT,offset}                               IR-Out(S169)
	S181= IR.Out31_26=15                                        IR-Out(S169)
	S182= IR.Out25_21=0                                         IR-Out(S169)
	S183= IR.Out20_16=rT                                        IR-Out(S169)
	S184= IR.Out15_0=offset                                     IR-Out(S169)
	S185= CtrlASIDIn=0                                          Premise(F100)
	S186= CtrlCP0=0                                             Premise(F101)
	S187= CP0[ASID]=pid                                         CP0-Hold(S157,S186)
	S188= CtrlEPCIn=0                                           Premise(F102)
	S189= CtrlExCodeIn=0                                        Premise(F103)
	S190= CtrlIMMU=0                                            Premise(F104)
	S191= CtrlPC=0                                              Premise(F105)
	S192= CtrlPCInc=0                                           Premise(F106)
	S193= PC[CIA]=addr                                          PC-Hold(S163,S192)
	S194= PC[Out]=addr+4                                        PC-Hold(S164,S191,S192)
	S195= CtrlIAddrReg=0                                        Premise(F107)
	S196= CtrlICache=0                                          Premise(F108)
	S197= ICache[addr]={15,0,rT,offset}                         ICache-Hold(S167,S196)
	S198= CtrlIR=0                                              Premise(F109)
	S199= [IR]={15,0,rT,offset}                                 IR-Hold(S169,S198)
	S200= CtrlICacheReg=0                                       Premise(F110)
	S201= CtrlIMem=0                                            Premise(F111)
	S202= IMem[{pid,addr}]={15,0,rT,offset}                     IMem-Hold(S172,S201)
	S203= CtrlIRMux=0                                           Premise(F112)
	S204= CtrlGPR=0                                             Premise(F113)
	S205= GPR[rT]={offset,16{0}}                                GPR-Hold(S175,S204)

WB	S206= CP0.ASID=pid                                          CP0-Read-ASID(S187)
	S207= PC.CIA=addr                                           PC-Out(S193)
	S208= PC.CIA31_28=addr[31:28]                               PC-Out(S193)
	S209= PC.Out=addr+4                                         PC-Out(S194)
	S210= IR.Out={15,0,rT,offset}                               IR-Out(S199)
	S211= IR.Out31_26=15                                        IR-Out(S199)
	S212= IR.Out25_21=0                                         IR-Out(S199)
	S213= IR.Out20_16=rT                                        IR-Out(S199)
	S214= IR.Out15_0=offset                                     IR-Out(S199)
	S215= CtrlASIDIn=0                                          Premise(F114)
	S216= CtrlCP0=0                                             Premise(F115)
	S217= CP0[ASID]=pid                                         CP0-Hold(S187,S216)
	S218= CtrlEPCIn=0                                           Premise(F116)
	S219= CtrlExCodeIn=0                                        Premise(F117)
	S220= CtrlIMMU=0                                            Premise(F118)
	S221= CtrlPC=0                                              Premise(F119)
	S222= CtrlPCInc=0                                           Premise(F120)
	S223= PC[CIA]=addr                                          PC-Hold(S193,S222)
	S224= PC[Out]=addr+4                                        PC-Hold(S194,S221,S222)
	S225= CtrlIAddrReg=0                                        Premise(F121)
	S226= CtrlICache=0                                          Premise(F122)
	S227= ICache[addr]={15,0,rT,offset}                         ICache-Hold(S197,S226)
	S228= CtrlIR=0                                              Premise(F123)
	S229= [IR]={15,0,rT,offset}                                 IR-Hold(S199,S228)
	S230= CtrlICacheReg=0                                       Premise(F124)
	S231= CtrlIMem=0                                            Premise(F125)
	S232= IMem[{pid,addr}]={15,0,rT,offset}                     IMem-Hold(S202,S231)
	S233= CtrlIRMux=0                                           Premise(F126)
	S234= CtrlGPR=0                                             Premise(F127)
	S235= GPR[rT]={offset,16{0}}                                GPR-Hold(S205,S234)

POST	S217= CP0[ASID]=pid                                         CP0-Hold(S187,S216)
	S223= PC[CIA]=addr                                          PC-Hold(S193,S222)
	S224= PC[Out]=addr+4                                        PC-Hold(S194,S221,S222)
	S227= ICache[addr]={15,0,rT,offset}                         ICache-Hold(S197,S226)
	S229= [IR]={15,0,rT,offset}                                 IR-Hold(S199,S228)
	S232= IMem[{pid,addr}]={15,0,rT,offset}                     IMem-Hold(S202,S231)
	S235= GPR[rT]={offset,16{0}}                                GPR-Hold(S205,S234)

