{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1616003314546 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616003314568 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 17 18:48:34 2021 " "Processing started: Wed Mar 17 18:48:34 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616003314568 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616003314568 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off activations_ROM -c activations_ROM " "Command: quartus_map --read_settings_files=on --write_settings_files=off activations_ROM -c activations_ROM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616003314569 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1616003315077 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1616003315077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "linear_out.v 1 1 " "Found 1 design units, including 1 entities, in source file linear_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 linear_out " "Found entity 1: linear_out" {  } { { "linear_out.v" "" { Text "/home/diegotf/Escritorio/Addressings/Tanh_semidef/linear_out.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616003326450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616003326450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core.v 3 3 " "Found 3 design units, including 3 entities, in source file core.v" { { "Info" "ISGN_ENTITY_NAME" "1 core " "Found entity 1: core" {  } { { "core.v" "" { Text "/home/diegotf/Escritorio/Addressings/Tanh_semidef/core.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616003326452 ""} { "Info" "ISGN_ENTITY_NAME" "2 interpolator " "Found entity 2: interpolator" {  } { { "core.v" "" { Text "/home/diegotf/Escritorio/Addressings/Tanh_semidef/core.v" 105 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616003326452 ""} { "Info" "ISGN_ENTITY_NAME" "3 address_resolver " "Found entity 3: address_resolver" {  } { { "core.v" "" { Text "/home/diegotf/Escritorio/Addressings/Tanh_semidef/core.v" 167 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616003326452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616003326452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fixed32_to_fp32.v 5 5 " "Found 5 design units, including 5 entities, in source file fixed32_to_fp32.v" { { "Info" "ISGN_ENTITY_NAME" "1 fixed32_to_fp32 " "Found entity 1: fixed32_to_fp32" {  } { { "fixed32_to_fp32.v" "" { Text "/home/diegotf/Escritorio/Addressings/Tanh_semidef/fixed32_to_fp32.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616003326455 ""} { "Info" "ISGN_ENTITY_NAME" "2 CLZ_32bits " "Found entity 2: CLZ_32bits" {  } { { "fixed32_to_fp32.v" "" { Text "/home/diegotf/Escritorio/Addressings/Tanh_semidef/fixed32_to_fp32.v" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616003326455 ""} { "Info" "ISGN_ENTITY_NAME" "3 priority_encoder_4b " "Found entity 3: priority_encoder_4b" {  } { { "fixed32_to_fp32.v" "" { Text "/home/diegotf/Escritorio/Addressings/Tanh_semidef/fixed32_to_fp32.v" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616003326455 ""} { "Info" "ISGN_ENTITY_NAME" "4 BNE " "Found entity 4: BNE" {  } { { "fixed32_to_fp32.v" "" { Text "/home/diegotf/Escritorio/Addressings/Tanh_semidef/fixed32_to_fp32.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616003326455 ""} { "Info" "ISGN_ENTITY_NAME" "5 mux_282 " "Found entity 5: mux_282" {  } { { "fixed32_to_fp32.v" "" { Text "/home/diegotf/Escritorio/Addressings/Tanh_semidef/fixed32_to_fp32.v" 150 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616003326455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616003326455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe_signals.v 1 1 " "Found 1 design units, including 1 entities, in source file pipe_signals.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipe_signals " "Found entity 1: pipe_signals" {  } { { "pipe_signals.v" "" { Text "/home/diegotf/Escritorio/Addressings/Tanh_semidef/pipe_signals.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616003326456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616003326456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ROM2.v 1 1 " "Found 1 design units, including 1 entities, in source file ROM2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM2 " "Found entity 1: ROM2" {  } { { "ROM2.v" "" { Text "/home/diegotf/Escritorio/Addressings/Tanh_semidef/ROM2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616003326457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616003326457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ROM1.v 1 1 " "Found 1 design units, including 1 entities, in source file ROM1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM1 " "Found entity 1: ROM1" {  } { { "ROM1.v" "" { Text "/home/diegotf/Escritorio/Addressings/Tanh_semidef/ROM1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616003326458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616003326458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regions.v 1 1 " "Found 1 design units, including 1 entities, in source file regions.v" { { "Info" "ISGN_ENTITY_NAME" "1 regions " "Found entity 1: regions" {  } { { "regions.v" "" { Text "/home/diegotf/Escritorio/Addressings/Tanh_semidef/regions.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616003326459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616003326459 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "core " "Elaborating entity \"core\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1616003326580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe_signals pipe_signals:_pipe_signals " "Elaborating entity \"pipe_signals\" for hierarchy \"pipe_signals:_pipe_signals\"" {  } { { "core.v" "_pipe_signals" { Text "/home/diegotf/Escritorio/Addressings/Tanh_semidef/core.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616003326630 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sign_reg10 pipe_signals.v(29) " "Verilog HDL or VHDL warning at pipe_signals.v(29): object \"sign_reg10\" assigned a value but never read" {  } { { "pipe_signals.v" "" { Text "/home/diegotf/Escritorio/Addressings/Tanh_semidef/pipe_signals.v" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1616003326631 "|core|pipe_signals:_pipe_signals"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "address_resolver address_resolver:_address_resolver " "Elaborating entity \"address_resolver\" for hierarchy \"address_resolver:_address_resolver\"" {  } { { "core.v" "_address_resolver" { Text "/home/diegotf/Escritorio/Addressings/Tanh_semidef/core.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616003326642 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 core.v(184) " "Verilog HDL assignment warning at core.v(184): truncated value with size 11 to match size of target (10)" {  } { { "core.v" "" { Text "/home/diegotf/Escritorio/Addressings/Tanh_semidef/core.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616003326643 "|core|address_resolver:_address_resolver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM1 ROM1:_ROM1 " "Elaborating entity \"ROM1\" for hierarchy \"ROM1:_ROM1\"" {  } { { "core.v" "_ROM1" { Text "/home/diegotf/Escritorio/Addressings/Tanh_semidef/core.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616003326648 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 ROM1.v(8) " "Net \"rom.data_a\" at ROM1.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "ROM1.v" "" { Text "/home/diegotf/Escritorio/Addressings/Tanh_semidef/ROM1.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1616003326650 "|core|ROM1:_ROM1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 ROM1.v(8) " "Net \"rom.waddr_a\" at ROM1.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "ROM1.v" "" { Text "/home/diegotf/Escritorio/Addressings/Tanh_semidef/ROM1.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1616003326650 "|core|ROM1:_ROM1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 ROM1.v(8) " "Net \"rom.we_a\" at ROM1.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "ROM1.v" "" { Text "/home/diegotf/Escritorio/Addressings/Tanh_semidef/ROM1.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1616003326650 "|core|ROM1:_ROM1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM2 ROM2:_ROM2 " "Elaborating entity \"ROM2\" for hierarchy \"ROM2:_ROM2\"" {  } { { "core.v" "_ROM2" { Text "/home/diegotf/Escritorio/Addressings/Tanh_semidef/core.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616003326651 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 ROM2.v(8) " "Net \"rom.data_a\" at ROM2.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "ROM2.v" "" { Text "/home/diegotf/Escritorio/Addressings/Tanh_semidef/ROM2.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1616003326653 "|core|ROM2:_ROM2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 ROM2.v(8) " "Net \"rom.waddr_a\" at ROM2.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "ROM2.v" "" { Text "/home/diegotf/Escritorio/Addressings/Tanh_semidef/ROM2.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1616003326653 "|core|ROM2:_ROM2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 ROM2.v(8) " "Net \"rom.we_a\" at ROM2.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "ROM2.v" "" { Text "/home/diegotf/Escritorio/Addressings/Tanh_semidef/ROM2.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1616003326653 "|core|ROM2:_ROM2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interpolator interpolator:_interpolator " "Elaborating entity \"interpolator\" for hierarchy \"interpolator:_interpolator\"" {  } { { "core.v" "_interpolator" { Text "/home/diegotf/Escritorio/Addressings/Tanh_semidef/core.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616003326654 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 21 core.v(154) " "Verilog HDL assignment warning at core.v(154): truncated value with size 24 to match size of target (21)" {  } { { "core.v" "" { Text "/home/diegotf/Escritorio/Addressings/Tanh_semidef/core.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616003326656 "|core|interpolator:_interpolator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 core.v(156) " "Verilog HDL assignment warning at core.v(156): truncated value with size 12 to match size of target (11)" {  } { { "core.v" "" { Text "/home/diegotf/Escritorio/Addressings/Tanh_semidef/core.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616003326656 "|core|interpolator:_interpolator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fixed32_to_fp32 fixed32_to_fp32:_fixed32_to_fp32 " "Elaborating entity \"fixed32_to_fp32\" for hierarchy \"fixed32_to_fp32:_fixed32_to_fp32\"" {  } { { "core.v" "_fixed32_to_fp32" { Text "/home/diegotf/Escritorio/Addressings/Tanh_semidef/core.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616003326674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLZ_32bits fixed32_to_fp32:_fixed32_to_fp32\|CLZ_32bits:CLZ_32bits_ " "Elaborating entity \"CLZ_32bits\" for hierarchy \"fixed32_to_fp32:_fixed32_to_fp32\|CLZ_32bits:CLZ_32bits_\"" {  } { { "fixed32_to_fp32.v" "CLZ_32bits_" { Text "/home/diegotf/Escritorio/Addressings/Tanh_semidef/fixed32_to_fp32.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616003326693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "priority_encoder_4b fixed32_to_fp32:_fixed32_to_fp32\|CLZ_32bits:CLZ_32bits_\|priority_encoder_4b:pe8 " "Elaborating entity \"priority_encoder_4b\" for hierarchy \"fixed32_to_fp32:_fixed32_to_fp32\|CLZ_32bits:CLZ_32bits_\|priority_encoder_4b:pe8\"" {  } { { "fixed32_to_fp32.v" "pe8" { Text "/home/diegotf/Escritorio/Addressings/Tanh_semidef/fixed32_to_fp32.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616003326698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BNE fixed32_to_fp32:_fixed32_to_fp32\|CLZ_32bits:CLZ_32bits_\|BNE:BNE_ " "Elaborating entity \"BNE\" for hierarchy \"fixed32_to_fp32:_fixed32_to_fp32\|CLZ_32bits:CLZ_32bits_\|BNE:BNE_\"" {  } { { "fixed32_to_fp32.v" "BNE_" { Text "/home/diegotf/Escritorio/Addressings/Tanh_semidef/fixed32_to_fp32.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616003326704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_282 fixed32_to_fp32:_fixed32_to_fp32\|CLZ_32bits:CLZ_32bits_\|mux_282:mux_282_ " "Elaborating entity \"mux_282\" for hierarchy \"fixed32_to_fp32:_fixed32_to_fp32\|CLZ_32bits:CLZ_32bits_\|mux_282:mux_282_\"" {  } { { "fixed32_to_fp32.v" "mux_282_" { Text "/home/diegotf/Escritorio/Addressings/Tanh_semidef/fixed32_to_fp32.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616003326707 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1616003328373 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ROM2:_ROM2\|rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ROM2:_ROM2\|rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616003328578 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 12 " "Parameter WIDTH_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616003328578 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616003328578 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616003328578 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616003328578 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616003328578 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616003328578 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616003328578 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616003328578 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/activations_ROM.ram0_ROM2_2cbdf0.hdl.mif " "Parameter INIT_FILE set to db/activations_ROM.ram0_ROM2_2cbdf0.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616003328578 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1616003328578 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ROM1:_ROM1\|rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ROM1:_ROM1\|rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616003328578 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 19 " "Parameter WIDTH_A set to 19" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616003328578 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616003328578 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616003328578 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616003328578 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616003328578 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616003328578 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616003328578 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616003328578 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/activations_ROM.ram0_ROM1_2cbdff.hdl.mif " "Parameter INIT_FILE set to db/activations_ROM.ram0_ROM1_2cbdff.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616003328578 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1616003328578 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "interpolator:_interpolator\|reg_data_a_1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"interpolator:_interpolator\|reg_data_a_1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616003328578 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616003328578 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 19 " "Parameter WIDTH set to 19" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616003328578 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616003328578 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1616003328578 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1616003328578 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM2:_ROM2\|altsyncram:rom_rtl_0 " "Elaborated megafunction instantiation \"ROM2:_ROM2\|altsyncram:rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616003328729 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM2:_ROM2\|altsyncram:rom_rtl_0 " "Instantiated megafunction \"ROM2:_ROM2\|altsyncram:rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616003328729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 12 " "Parameter \"WIDTH_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616003328729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616003328729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616003328729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616003328729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616003328729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616003328729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616003328729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616003328729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/activations_ROM.ram0_ROM2_2cbdf0.hdl.mif " "Parameter \"INIT_FILE\" = \"db/activations_ROM.ram0_ROM2_2cbdf0.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616003328729 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1616003328729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nmd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nmd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nmd1 " "Found entity 1: altsyncram_nmd1" {  } { { "db/altsyncram_nmd1.tdf" "" { Text "/home/diegotf/Escritorio/Addressings/Tanh_semidef/db/altsyncram_nmd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616003328793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616003328793 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM1:_ROM1\|altsyncram:rom_rtl_0 " "Elaborated megafunction instantiation \"ROM1:_ROM1\|altsyncram:rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616003328805 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM1:_ROM1\|altsyncram:rom_rtl_0 " "Instantiated megafunction \"ROM1:_ROM1\|altsyncram:rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616003328805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 19 " "Parameter \"WIDTH_A\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616003328805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616003328805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616003328805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616003328805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616003328805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616003328805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616003328805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616003328805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/activations_ROM.ram0_ROM1_2cbdff.hdl.mif " "Parameter \"INIT_FILE\" = \"db/activations_ROM.ram0_ROM1_2cbdff.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616003328805 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1616003328805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jod1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jod1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jod1 " "Found entity 1: altsyncram_jod1" {  } { { "db/altsyncram_jod1.tdf" "" { Text "/home/diegotf/Escritorio/Addressings/Tanh_semidef/db/altsyncram_jod1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616003328849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616003328849 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "interpolator:_interpolator\|altshift_taps:reg_data_a_1_rtl_0 " "Elaborated megafunction instantiation \"interpolator:_interpolator\|altshift_taps:reg_data_a_1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616003328976 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "interpolator:_interpolator\|altshift_taps:reg_data_a_1_rtl_0 " "Instantiated megafunction \"interpolator:_interpolator\|altshift_taps:reg_data_a_1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616003328976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616003328976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 19 " "Parameter \"WIDTH\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616003328976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616003328976 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1616003328976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_1vu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_1vu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_1vu " "Found entity 1: shift_taps_1vu" {  } { { "db/shift_taps_1vu.tdf" "" { Text "/home/diegotf/Escritorio/Addressings/Tanh_semidef/db/shift_taps_1vu.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616003329022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616003329022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sr91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sr91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sr91 " "Found entity 1: altsyncram_sr91" {  } { { "db/altsyncram_sr91.tdf" "" { Text "/home/diegotf/Escritorio/Addressings/Tanh_semidef/db/altsyncram_sr91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616003329077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616003329077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_phf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_phf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_phf " "Found entity 1: cntr_phf" {  } { { "db/cntr_phf.tdf" "" { Text "/home/diegotf/Escritorio/Addressings/Tanh_semidef/db/cntr_phf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616003329127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616003329127 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM2:_ROM2\|altsyncram:rom_rtl_0\|altsyncram_nmd1:auto_generated\|ram_block1a11 " "Synthesized away node \"ROM2:_ROM2\|altsyncram:rom_rtl_0\|altsyncram_nmd1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_nmd1.tdf" "" { Text "/home/diegotf/Escritorio/Addressings/Tanh_semidef/db/altsyncram_nmd1.tdf" 266 2 0 } } { "altsyncram.tdf" "" { Text "/home/diegotf/programas/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core.v" "" { Text "/home/diegotf/Escritorio/Addressings/Tanh_semidef/core.v" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616003329171 "|core|ROM2:_ROM2|altsyncram:rom_rtl_0|altsyncram_nmd1:auto_generated|ram_block1a11"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1616003329171 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1616003329171 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/diegotf/Escritorio/Addressings/Tanh_semidef/output_files/activations_ROM.map.smsg " "Generated suppressed messages file /home/diegotf/Escritorio/Addressings/Tanh_semidef/output_files/activations_ROM.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616003330320 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1616003330500 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616003330500 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[27\] " "No output dependent on input pin \"x\[27\]\"" {  } { { "core.v" "" { Text "/home/diegotf/Escritorio/Addressings/Tanh_semidef/core.v" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616003330794 "|core|x[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[28\] " "No output dependent on input pin \"x\[28\]\"" {  } { { "core.v" "" { Text "/home/diegotf/Escritorio/Addressings/Tanh_semidef/core.v" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616003330794 "|core|x[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[29\] " "No output dependent on input pin \"x\[29\]\"" {  } { { "core.v" "" { Text "/home/diegotf/Escritorio/Addressings/Tanh_semidef/core.v" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616003330794 "|core|x[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[30\] " "No output dependent on input pin \"x\[30\]\"" {  } { { "core.v" "" { Text "/home/diegotf/Escritorio/Addressings/Tanh_semidef/core.v" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616003330794 "|core|x[30]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1616003330794 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "630 " "Implemented 630 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1616003330798 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1616003330798 ""} { "Info" "ICUT_CUT_TM_LCELLS" "514 " "Implemented 514 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1616003330798 ""} { "Info" "ICUT_CUT_TM_RAMS" "49 " "Implemented 49 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1616003330798 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1616003330798 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1616003330798 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "608 " "Peak virtual memory: 608 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616003330811 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 17 18:48:50 2021 " "Processing ended: Wed Mar 17 18:48:50 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616003330811 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616003330811 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616003330811 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1616003330811 ""}
