{
  "design": {
    "design_info": {
      "boundary_crc": "0x27BC07A3467ED2F2",
      "device": "xc7a100tcsg324-2L",
      "name": "coreboard1588_bd",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.2",
      "validated": "true"
    },
    "design_tree": {
      "axi_bram_ctrl_0": "",
      "axi_intc": "",
      "axi_interconnect": {
        "xbar": "",
        "s00_couplers": {},
        "s01_couplers": {},
        "m00_couplers": {},
        "m01_couplers": {},
        "m02_couplers": {},
        "m03_couplers": {
          "auto_cc": ""
        }
      },
      "axi_quad_spi": "",
      "blk_mem_gen_0": "",
      "clk_wiz_gclk": "",
      "jtag_axi": "",
      "proc_sys_reset_gclk": "",
      "c_counter_binary_gclk_led": "",
      "clk_wiz_ptp_clk": "",
      "proc_sys_reset_ptp": "",
      "c_counter_binary_ptp_led": "",
      "xlconstant_0": "",
      "xlconstant_run": "",
      "xlconstant_test": "",
      "xlconcat_leds": "",
      "c_counter_binary_pps": "",
      "axi_ads868x_0": "",
      "pps_receiver_1": "",
      "xlslice_0": "",
      "xlslice_1": "",
      "blk_mem_gen_1": "",
      "fmc_slv_if_0": "",
      "axis_axi_master_1": "",
      "axis_spi_slave2_0": "",
      "dds_compiler_0": "",
      "dummy_fmc_0": ""
    },
    "interface_ports": {
      "A7_CONFIG_QSPI": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:spi_rtl:1.0"
      },
      "FPGA_MCU_INTR": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:mbinterrupt_rtl:1.0",
        "parameters": {
          "SENSITIVITY": {
            "value": "LEVEL_HIGH",
            "value_src": "user_prop"
          },
          "LOW_LATENCY": {
            "value": "0",
            "value_src": "user_prop"
          }
        }
      },
      "FPGA_MCU_SPI": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:spi_rtl:1.0"
      },
      "FPGA_SPI1": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:spi_rtl:1.0"
      },
      "FMC": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:emc_rtl:1.0"
      }
    },
    "ports": {
      "FPGA_RST": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "A7_GCLK": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "a7_clk_in"
          },
          "FREQ_HZ": {
            "value": "50000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "PTP_CLK_OUT": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "ptp_clk_in"
          },
          "FREQ_HZ": {
            "value": "50000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "FPGA_MCU_RST": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "FPGA_LED": {
        "type": "data",
        "direction": "O",
        "left": "1",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          },
          "PortWidth": {
            "value": "2",
            "value_src": "default"
          }
        }
      },
      "FPGA_RUN": {
        "type": "data",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "FPGA_TEST": {
        "type": "data",
        "direction": "O",
        "left": "3",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "PTP_TRG_FPGA": {
        "direction": "I"
      },
      "AD1_RST": {
        "direction": "O"
      },
      "CH_SEL_A0": {
        "direction": "O"
      },
      "CH_SEL_A1": {
        "direction": "O"
      },
      "CH_SEL_A2": {
        "direction": "O"
      },
      "EN_TCH_A": {
        "direction": "O"
      },
      "EN_PCH_A": {
        "direction": "O"
      },
      "EN_TCH_B": {
        "direction": "O"
      },
      "EN_PCH_B": {
        "direction": "O"
      }
    },
    "components": {
      "axi_bram_ctrl_0": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "xci_name": "coreboard1588_bd_axi_bram_ctrl_0_0",
        "parameters": {
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "READ_LATENCY": {
            "value": "2"
          }
        }
      },
      "axi_intc": {
        "vlnv": "xilinx.com:ip:axi_intc:4.1",
        "xci_name": "coreboard1588_bd_axi_intc_0_0"
      },
      "axi_interconnect": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "coreboard1588_bd_axi_interconnect_0_0",
        "parameters": {
          "NUM_MI": {
            "value": "4"
          },
          "NUM_SI": {
            "value": "2"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S01_ARESETN"
              }
            }
          },
          "S01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "coreboard1588_bd_xbar_0",
            "parameters": {
              "NUM_MI": {
                "value": "4"
              },
              "NUM_SI": {
                "value": "2"
              },
              "STRATEGY": {
                "value": "0"
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "s01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s01_couplers_to_s01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m02_couplers_to_m02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "coreboard1588_bd_auto_cc_0"
              }
            },
            "interface_nets": {
              "auto_cc_to_m03_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_cc/M_AXI"
                ]
              },
              "m03_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "m03_couplers_to_axi_interconnect": {
            "interface_ports": [
              "M03_AXI",
              "m03_couplers/M_AXI"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          },
          "axi_interconnect_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "axi_interconnect_to_s01_couplers": {
            "interface_ports": [
              "S01_AXI",
              "s01_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_axi_interconnect": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "s01_couplers_to_xbar": {
            "interface_ports": [
              "s01_couplers/M_AXI",
              "xbar/S01_AXI"
            ]
          },
          "m01_couplers_to_axi_interconnect": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "m02_couplers_to_axi_interconnect": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "axi_interconnect_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/M_ACLK",
              "s01_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK"
            ]
          },
          "axi_interconnect_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/M_ARESETN",
              "s01_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "S01_ACLK_1": {
            "ports": [
              "S01_ACLK",
              "s01_couplers/S_ACLK"
            ]
          },
          "S01_ARESETN_1": {
            "ports": [
              "S01_ARESETN",
              "s01_couplers/S_ARESETN"
            ]
          },
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN"
            ]
          },
          "M01_ACLK_1": {
            "ports": [
              "M01_ACLK",
              "m01_couplers/M_ACLK"
            ]
          },
          "M01_ARESETN_1": {
            "ports": [
              "M01_ARESETN",
              "m01_couplers/M_ARESETN"
            ]
          },
          "M02_ACLK_1": {
            "ports": [
              "M02_ACLK",
              "m02_couplers/M_ACLK"
            ]
          },
          "M02_ARESETN_1": {
            "ports": [
              "M02_ARESETN",
              "m02_couplers/M_ARESETN"
            ]
          },
          "M03_ACLK_1": {
            "ports": [
              "M03_ACLK",
              "m03_couplers/M_ACLK"
            ]
          },
          "M03_ARESETN_1": {
            "ports": [
              "M03_ARESETN",
              "m03_couplers/M_ARESETN"
            ]
          }
        }
      },
      "axi_quad_spi": {
        "vlnv": "xilinx.com:ip:axi_quad_spi:3.2",
        "xci_name": "coreboard1588_bd_axi_quad_spi_0_0",
        "parameters": {
          "Async_Clk": {
            "value": "0"
          },
          "C_SPI_MEMORY": {
            "value": "2"
          },
          "C_SPI_MODE": {
            "value": "2"
          },
          "C_S_AXI4_ID_WIDTH": {
            "value": "0"
          }
        }
      },
      "blk_mem_gen_0": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "coreboard1588_bd_blk_mem_gen_0_0",
        "parameters": {
          "Assume_Synchronous_Clk": {
            "value": "true"
          },
          "EN_SAFETY_CKT": {
            "value": "true"
          },
          "Enable_32bit_Address": {
            "value": "true"
          },
          "Enable_B": {
            "value": "Use_ENB_Pin"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Port_B_Write_Rate": {
            "value": "50"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "true"
          },
          "Use_RSTB_Pin": {
            "value": "true"
          },
          "use_bram_block": {
            "value": "BRAM_Controller"
          }
        }
      },
      "clk_wiz_gclk": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "coreboard1588_bd_clk_wiz_0",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "200.0"
          },
          "CLKOUT1_JITTER": {
            "value": "162.035"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "164.985"
          },
          "CLKOUT2_JITTER": {
            "value": "249.363"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "164.985"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "20"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "20.000"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "20.000"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.0"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "50"
          },
          "NUM_OUT_CLKS": {
            "value": "2"
          },
          "RESET_PORT": {
            "value": "reset"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_HIGH"
          },
          "USE_RESET": {
            "value": "false"
          }
        }
      },
      "jtag_axi": {
        "vlnv": "xilinx.com:ip:jtag_axi:1.2",
        "xci_name": "coreboard1588_bd_jtag_axi_0_0",
        "parameters": {
          "PROTOCOL": {
            "value": "2"
          }
        }
      },
      "proc_sys_reset_gclk": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "coreboard1588_bd_rst_clk_wiz_100M_0",
        "parameters": {
          "C_NUM_PERP_ARESETN": {
            "value": "4"
          }
        }
      },
      "c_counter_binary_gclk_led": {
        "vlnv": "xilinx.com:ip:c_counter_binary:12.0",
        "xci_name": "coreboard1588_bd_c_counter_binary_0_0",
        "parameters": {
          "Fb_Latency_Configuration": {
            "value": "Automatic"
          },
          "Final_Count_Value": {
            "value": "5F5E0FF"
          },
          "Latency_Configuration": {
            "value": "Automatic"
          },
          "Output_Width": {
            "value": "27"
          },
          "Restrict_Count": {
            "value": "true"
          },
          "SCLR": {
            "value": "true"
          },
          "Sync_Threshold_Output": {
            "value": "false"
          }
        }
      },
      "clk_wiz_ptp_clk": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "coreboard1588_bd_clk_wiz_0_0",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "200.0"
          },
          "CLKOUT1_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT1_JITTER": {
            "value": "238.699"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "254.101"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "125"
          },
          "CLKOUT2_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT3_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT4_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT5_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT6_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT7_DRIVES": {
            "value": "BUFG"
          },
          "MMCM_BANDWIDTH": {
            "value": "OPTIMIZED"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "35"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "20.000"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.000"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "7"
          },
          "MMCM_COMPENSATION": {
            "value": "ZHOLD"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "2"
          },
          "PRIMITIVE": {
            "value": "PLL"
          },
          "USE_RESET": {
            "value": "false"
          }
        }
      },
      "proc_sys_reset_ptp": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "coreboard1588_bd_proc_sys_reset_0_0"
      },
      "c_counter_binary_ptp_led": {
        "vlnv": "xilinx.com:ip:c_counter_binary:12.0",
        "xci_name": "coreboard1588_bd_c_counter_binary_1_0",
        "parameters": {
          "Fb_Latency_Configuration": {
            "value": "Automatic"
          },
          "Final_Count_Value": {
            "value": "773593F"
          },
          "Latency_Configuration": {
            "value": "Automatic"
          },
          "Load": {
            "value": "false"
          },
          "Output_Width": {
            "value": "27"
          },
          "Restrict_Count": {
            "value": "true"
          },
          "SCLR": {
            "value": "true"
          },
          "Sync_Threshold_Output": {
            "value": "false"
          }
        }
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "coreboard1588_bd_xlconstant_0_0"
      },
      "xlconstant_run": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "coreboard1588_bd_xlconstant_0_1"
      },
      "xlconstant_test": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "coreboard1588_bd_xlconstant_1_0",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "4"
          }
        }
      },
      "xlconcat_leds": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "coreboard1588_bd_xlconcat_0_0"
      },
      "c_counter_binary_pps": {
        "vlnv": "xilinx.com:ip:c_counter_binary:12.0",
        "xci_name": "coreboard1588_bd_c_counter_binary_2_0",
        "parameters": {
          "Fb_Latency_Configuration": {
            "value": "Automatic"
          },
          "Latency_Configuration": {
            "value": "Automatic"
          },
          "Load": {
            "value": "false"
          },
          "Output_Width": {
            "value": "27"
          },
          "SCLR": {
            "value": "true"
          },
          "Sync_Threshold_Output": {
            "value": "false"
          }
        }
      },
      "axi_ads868x_0": {
        "vlnv": "jzhl:user:axi_ads868x:1.0",
        "xci_name": "coreboard1588_bd_axi_ads868x_0_0"
      },
      "pps_receiver_1": {
        "vlnv": "jzhl:user:pps_receiver:1.2",
        "xci_name": "coreboard1588_bd_pps_receiver_1_0"
      },
      "xlslice_0": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "coreboard1588_bd_xlslice_0_0",
        "parameters": {
          "DIN_FROM": {
            "value": "26"
          },
          "DIN_TO": {
            "value": "26"
          },
          "DIN_WIDTH": {
            "value": "27"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "xlslice_1": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "coreboard1588_bd_xlslice_0_1",
        "parameters": {
          "DIN_FROM": {
            "value": "26"
          },
          "DIN_TO": {
            "value": "26"
          },
          "DIN_WIDTH": {
            "value": "27"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "blk_mem_gen_1": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "coreboard1588_bd_blk_mem_gen_1_0",
        "parameters": {
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_B": {
            "value": "Use_ENB_Pin"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Operating_Mode_A": {
            "value": "NO_CHANGE"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Port_B_Write_Rate": {
            "value": "50"
          },
          "Read_Width_A": {
            "value": "16"
          },
          "Read_Width_B": {
            "value": "16"
          },
          "Register_PortA_Output_of_Memory_Core": {
            "value": "false"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Use_Byte_Write_Enable": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "4096"
          },
          "Write_Width_A": {
            "value": "16"
          },
          "Write_Width_B": {
            "value": "16"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "fmc_slv_if_0": {
        "vlnv": "jzhl:ip:fmc_slv_if:1.0",
        "xci_name": "coreboard1588_bd_fmc_slv_if_0_0"
      },
      "axis_axi_master_1": {
        "vlnv": "jzhl:ip:axis_axi_master:1.1",
        "xci_name": "coreboard1588_bd_axis_axi_master_1_0"
      },
      "axis_spi_slave2_0": {
        "vlnv": "xilinx.com:user:axis_spi_slave2:1.0",
        "xci_name": "coreboard1588_bd_axis_spi_slave2_0_0"
      },
      "dds_compiler_0": {
        "vlnv": "xilinx.com:ip:dds_compiler:6.0",
        "xci_name": "coreboard1588_bd_dds_compiler_0_0",
        "parameters": {
          "DDS_Clock_Rate": {
            "value": "125"
          },
          "Frequency_Resolution": {
            "value": "0.4"
          },
          "Has_ARESETn": {
            "value": "true"
          },
          "Has_Phase_Out": {
            "value": "false"
          },
          "Latency": {
            "value": "8"
          },
          "M_DATA_Has_TUSER": {
            "value": "Not_Required"
          },
          "Noise_Shaping": {
            "value": "Auto"
          },
          "Output_Frequency1": {
            "value": "0.00002"
          },
          "Output_Selection": {
            "value": "Sine"
          },
          "Output_Width": {
            "value": "15"
          },
          "PINC1": {
            "value": "1010101"
          },
          "Parameter_Entry": {
            "value": "System_Parameters"
          },
          "Phase_Width": {
            "value": "29"
          },
          "Spurious_Free_Dynamic_Range": {
            "value": "90"
          }
        }
      },
      "dummy_fmc_0": {
        "vlnv": "xilinx.com:module_ref:dummy_fmc:1.0",
        "xci_name": "coreboard1588_bd_dummy_fmc_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "dummy_fmc",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "s_axis": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "2",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "0",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "125000000",
                "value_src": "constant"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_ptp_clk_clk_out1",
                "value_src": "ip_prop"
              },
              "LAYERED_METADATA": {
                "value": "xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 15} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 16} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 15} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cosine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cosine} enabled {attribs {resolve_type generated dependency cosine_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cosine_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency cosine_fractwidth format long minimum {} maximum {}} value 14} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_sine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value sine} enabled {attribs {resolve_type generated dependency sine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency sine_width format long minimum {} maximum {}} value 15} bitoffset {attribs {resolve_type generated dependency sine_offset format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency sine_fractwidth format long minimum {} maximum {}} value 14} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}} TDATA_WIDTH 16 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}",
                "value_src": "ip_prop"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "s_axis_tdata",
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "TVALID": {
                "physical_name": "s_axis_tvalid",
                "direction": "I"
              },
              "TREADY": {
                "physical_name": "s_axis_tready",
                "direction": "O"
              }
            }
          },
          "bram": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:bram_rtl:1.0",
            "port_maps": {
              "EN": {
                "physical_name": "bram_en",
                "direction": "O"
              },
              "DOUT": {
                "physical_name": "bram_dout",
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "DIN": {
                "physical_name": "bram_din",
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "WE": {
                "physical_name": "bram_we",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "ADDR": {
                "physical_name": "bram_addr",
                "direction": "O",
                "left": "11",
                "right": "0"
              },
              "CLK": {
                "physical_name": "bram_clk",
                "direction": "O"
              },
              "RST": {
                "physical_name": "bram_rst",
                "direction": "O"
              }
            }
          }
        },
        "ports": {
          "aclk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "s_axis",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "aresetn",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_ptp_clk_clk_out1",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "125000000",
                "value_src": "constant"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              }
            }
          },
          "aresetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "pps": {
            "direction": "I",
            "parameters": {
              "LAYERED_METADATA": {
                "value": "undef",
                "value_src": "default_prop"
              }
            }
          }
        }
      }
    },
    "interface_nets": {
      "axi_quad_spi_0_SPI_0": {
        "interface_ports": [
          "A7_CONFIG_QSPI",
          "axi_quad_spi/SPI_0"
        ]
      },
      "axi_interconnect_0_M00_AXI": {
        "interface_ports": [
          "axi_interconnect/M00_AXI",
          "axi_quad_spi/AXI_LITE"
        ]
      },
      "axi_ads868x_0_spi_1": {
        "interface_ports": [
          "FPGA_SPI1",
          "axi_ads868x_0/spi_1"
        ]
      },
      "dummy_fmc_0_bram": {
        "interface_ports": [
          "dummy_fmc_0/bram",
          "blk_mem_gen_1/BRAM_PORTB"
        ]
      },
      "axi_intc_0_interrupt": {
        "interface_ports": [
          "FPGA_MCU_INTR",
          "axi_intc/interrupt"
        ]
      },
      "axis_axi_master_1_M_AXI_LITE": {
        "interface_ports": [
          "axis_axi_master_1/M_AXI_LITE",
          "axi_interconnect/S01_AXI"
        ]
      },
      "axi_bram_ctrl_0_BRAM_PORTB": {
        "interface_ports": [
          "blk_mem_gen_0/BRAM_PORTB",
          "axi_bram_ctrl_0/BRAM_PORTB"
        ]
      },
      "axis_axi_master_1_M_AXIS": {
        "interface_ports": [
          "axis_axi_master_1/M_AXIS",
          "axis_spi_slave2_0/axis_tx"
        ]
      },
      "axis_spi_slave2_0_axis_rx": {
        "interface_ports": [
          "axis_spi_slave2_0/axis_rx",
          "axis_axi_master_1/S_AXIS"
        ]
      },
      "axi_interconnect_M02_AXI": {
        "interface_ports": [
          "axi_interconnect/M02_AXI",
          "axi_bram_ctrl_0/S_AXI"
        ]
      },
      "jtag_axi_M_AXI": {
        "interface_ports": [
          "jtag_axi/M_AXI",
          "axi_interconnect/S00_AXI"
        ]
      },
      "FMC_NWAIT_0_1": {
        "interface_ports": [
          "FMC",
          "fmc_slv_if_0/FMC_NWAIT"
        ]
      },
      "axi_bram_ctrl_0_BRAM_PORTA": {
        "interface_ports": [
          "blk_mem_gen_0/BRAM_PORTA",
          "axi_bram_ctrl_0/BRAM_PORTA"
        ]
      },
      "axi_interconnect_M03_AXI": {
        "interface_ports": [
          "axi_interconnect/M03_AXI",
          "axi_ads868x_0/s_axi"
        ]
      },
      "dds_compiler_0_M_AXIS_DATA": {
        "interface_ports": [
          "dummy_fmc_0/s_axis",
          "dds_compiler_0/M_AXIS_DATA"
        ]
      },
      "fmc_slv_if_0_bram": {
        "interface_ports": [
          "fmc_slv_if_0/bram",
          "blk_mem_gen_1/BRAM_PORTA"
        ]
      },
      "axi_interconnect_0_M01_AXI": {
        "interface_ports": [
          "axi_interconnect/M01_AXI",
          "axi_intc/s_axi"
        ]
      },
      "SPI_0_1": {
        "interface_ports": [
          "FPGA_MCU_SPI",
          "axis_spi_slave2_0/SPI"
        ]
      }
    },
    "nets": {
      "gclk_100m": {
        "ports": [
          "clk_wiz_gclk/clk_out1",
          "axi_bram_ctrl_0/s_axi_aclk",
          "axi_intc/s_axi_aclk",
          "axi_interconnect/ACLK",
          "axi_interconnect/S00_ACLK",
          "axi_interconnect/M00_ACLK",
          "axi_interconnect/M01_ACLK",
          "axi_interconnect/M02_ACLK",
          "axi_interconnect/S01_ACLK",
          "axi_quad_spi/s_axi_aclk",
          "jtag_axi/aclk",
          "proc_sys_reset_gclk/slowest_sync_clk",
          "c_counter_binary_gclk_led/CLK",
          "axis_axi_master_1/aclk",
          "axis_spi_slave2_0/aclk"
        ]
      },
      "clk_wiz_locked": {
        "ports": [
          "clk_wiz_gclk/locked",
          "proc_sys_reset_gclk/dcm_locked"
        ]
      },
      "ARESETN_1": {
        "ports": [
          "proc_sys_reset_gclk/interconnect_aresetn",
          "axi_interconnect/ARESETN",
          "axi_interconnect/S00_ARESETN",
          "axi_interconnect/M00_ARESETN",
          "axi_interconnect/M01_ARESETN",
          "axi_interconnect/M02_ARESETN",
          "axi_interconnect/S01_ARESETN"
        ]
      },
      "fpga_rst_s": {
        "ports": [
          "FPGA_RST",
          "proc_sys_reset_gclk/ext_reset_in",
          "proc_sys_reset_ptp/ext_reset_in"
        ]
      },
      "a7_gclk_s": {
        "ports": [
          "A7_GCLK",
          "clk_wiz_gclk/clk_in1"
        ]
      },
      "gclk_20m": {
        "ports": [
          "clk_wiz_gclk/clk_out2",
          "axi_quad_spi/ext_spi_clk"
        ]
      },
      "axi_quad_spi_0_ip2intc_irpt": {
        "ports": [
          "axi_quad_spi/ip2intc_irpt",
          "axi_intc/intr"
        ]
      },
      "pro_rst_50_peripheral_aresetn": {
        "ports": [
          "proc_sys_reset_gclk/peripheral_aresetn",
          "axi_bram_ctrl_0/s_axi_aresetn",
          "axi_intc/s_axi_aresetn",
          "axi_quad_spi/s_axi_aresetn",
          "jtag_axi/aresetn",
          "axis_axi_master_1/aresetn",
          "axis_spi_slave2_0/aresetn"
        ]
      },
      "pro_rst_50_peripheral_reset": {
        "ports": [
          "proc_sys_reset_gclk/peripheral_reset",
          "c_counter_binary_gclk_led/SCLR"
        ]
      },
      "ptp_clk_s": {
        "ports": [
          "PTP_CLK_OUT",
          "clk_wiz_ptp_clk/clk_in1"
        ]
      },
      "clk_wiz_ptp_clk_locked": {
        "ports": [
          "clk_wiz_ptp_clk/locked",
          "proc_sys_reset_ptp/dcm_locked"
        ]
      },
      "clk_wiz_ptp_clk_clk_out1": {
        "ports": [
          "clk_wiz_ptp_clk/clk_out1",
          "proc_sys_reset_ptp/slowest_sync_clk",
          "c_counter_binary_ptp_led/CLK",
          "c_counter_binary_pps/CLK",
          "axi_interconnect/M03_ACLK",
          "axi_ads868x_0/aclk",
          "pps_receiver_1/clk",
          "dds_compiler_0/aclk",
          "dummy_fmc_0/aclk"
        ]
      },
      "proc_sys_reset_ptp_peripheral_reset": {
        "ports": [
          "proc_sys_reset_ptp/peripheral_reset",
          "c_counter_binary_ptp_led/SCLR",
          "pps_receiver_1/rst"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "FPGA_MCU_RST"
        ]
      },
      "fpga_led_s": {
        "ports": [
          "xlconcat_leds/dout",
          "FPGA_LED"
        ]
      },
      "fpga_run_s": {
        "ports": [
          "xlconstant_run/dout",
          "FPGA_RUN"
        ]
      },
      "fpga_test_s": {
        "ports": [
          "xlconstant_test/dout",
          "FPGA_TEST"
        ]
      },
      "pps_in_0_1": {
        "ports": [
          "PTP_TRG_FPGA",
          "pps_receiver_1/pps_in"
        ]
      },
      "pps_receiver_0_pps_out": {
        "ports": [
          "pps_receiver_1/pps_out",
          "c_counter_binary_pps/SCLR",
          "axi_ads868x_0/pps",
          "dummy_fmc_0/pps"
        ]
      },
      "M03_ARESETN_1": {
        "ports": [
          "proc_sys_reset_ptp/peripheral_aresetn",
          "axi_interconnect/M03_ARESETN",
          "axi_ads868x_0/aresetn",
          "dds_compiler_0/aresetn",
          "dummy_fmc_0/aresetn"
        ]
      },
      "axi_ads868x_0_RST_PD_N": {
        "ports": [
          "axi_ads868x_0/RST_PD_N",
          "AD1_RST"
        ]
      },
      "axi_ads868x_0_CH_SEL_A0": {
        "ports": [
          "axi_ads868x_0/CH_SEL_A0",
          "CH_SEL_A0"
        ]
      },
      "axi_ads868x_0_CH_SEL_A1": {
        "ports": [
          "axi_ads868x_0/CH_SEL_A1",
          "CH_SEL_A1"
        ]
      },
      "axi_ads868x_0_CH_SEL_A2": {
        "ports": [
          "axi_ads868x_0/CH_SEL_A2",
          "CH_SEL_A2"
        ]
      },
      "axi_ads868x_0_EN_TCH_A": {
        "ports": [
          "axi_ads868x_0/EN_TCH_A",
          "EN_TCH_A"
        ]
      },
      "axi_ads868x_0_EN_PCH_A": {
        "ports": [
          "axi_ads868x_0/EN_PCH_A",
          "EN_PCH_A"
        ]
      },
      "axi_ads868x_0_EN_TCH_B": {
        "ports": [
          "axi_ads868x_0/EN_TCH_B",
          "EN_TCH_B"
        ]
      },
      "axi_ads868x_0_EN_PCH_B": {
        "ports": [
          "axi_ads868x_0/EN_PCH_B",
          "EN_PCH_B"
        ]
      },
      "c_counter_binary_gclk_led_Q": {
        "ports": [
          "c_counter_binary_gclk_led/Q",
          "xlslice_0/Din"
        ]
      },
      "xlslice_0_Dout": {
        "ports": [
          "xlslice_0/Dout",
          "xlconcat_leds/In0"
        ]
      },
      "xlslice_1_Dout": {
        "ports": [
          "xlslice_1/Dout",
          "xlconcat_leds/In1"
        ]
      },
      "c_counter_binary_ptp_led_Q": {
        "ports": [
          "c_counter_binary_ptp_led/Q",
          "xlslice_1/Din"
        ]
      }
    },
    "addressing": {
      "/jtag_axi": {
        "address_spaces": {
          "Data": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_axi_ads868x_0_reg0": {
                "address_block": "/axi_ads868x_0/s_axi/reg0",
                "offset": "0x00000C00",
                "range": "1K"
              },
              "SEG_axi_bram_ctrl_0_Mem0": {
                "address_block": "/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x00000800",
                "range": "1K"
              },
              "SEG_axi_intc_0_Reg": {
                "address_block": "/axi_intc/S_AXI/Reg",
                "offset": "0x00000400",
                "range": "1K"
              },
              "SEG_axi_quad_spi_0_Reg": {
                "address_block": "/axi_quad_spi/AXI_LITE/Reg",
                "offset": "0x00000000",
                "range": "1K"
              }
            }
          }
        }
      },
      "/axis_axi_master_1": {
        "address_spaces": {
          "M_AXI_LITE": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_axi_ads868x_0_reg0": {
                "address_block": "/axi_ads868x_0/s_axi/reg0",
                "offset": "0x00000C00",
                "range": "1K"
              },
              "SEG_axi_bram_ctrl_0_Mem0": {
                "address_block": "/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x00000800",
                "range": "1K"
              },
              "SEG_axi_intc_Reg": {
                "address_block": "/axi_intc/S_AXI/Reg",
                "offset": "0x00000400",
                "range": "1K"
              },
              "SEG_axi_quad_spi_Reg": {
                "address_block": "/axi_quad_spi/AXI_LITE/Reg",
                "offset": "0x00000000",
                "range": "1K"
              }
            }
          }
        }
      }
    }
  }
}