
---------- Begin Simulation Statistics ----------
<<<<<<< HEAD
final_tick                               496445179500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  94853                       # Simulator instruction rate (inst/s)
host_mem_usage                                 738824                       # Number of bytes of host memory used
host_op_rate                                    95168                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6467.20                       # Real time elapsed on the host
host_tick_rate                               76763589                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   613434075                       # Number of instructions simulated
sim_ops                                     615472831                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.496445                       # Number of seconds simulated
sim_ticks                                496445179500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.661324                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               77420459                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            89336806                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          8506212                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        119815662                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          11665861                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       11773762                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          107901                       # Number of indirect misses.
system.cpu0.branchPred.lookups              155496003                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1052721                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        509408                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5601312                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 138979769                       # Number of branches committed
system.cpu0.commit.bw_lim_events             17499551                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1532377                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       55120282                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           561825323                       # Number of instructions committed
system.cpu0.commit.committedOps             562335994                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    899610596                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.625088                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.424504                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    636405985     70.74%     70.74% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    155917270     17.33%     88.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     35634507      3.96%     92.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     34755042      3.86%     95.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     11701016      1.30%     97.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      4380861      0.49%     97.69% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1034741      0.12%     97.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2281623      0.25%     98.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     17499551      1.95%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    899610596                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11672138                       # Number of function calls committed.
system.cpu0.commit.int_insts                543467509                       # Number of committed integer instructions.
system.cpu0.commit.loads                    174764343                       # Number of loads committed
system.cpu0.commit.membars                    1019954                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1019960      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       311070482     55.32%     55.50% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4137156      0.74%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017773      0.18%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      175273743     31.17%     87.58% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      69816830     12.42%    100.00% # Class of committed instruction
=======
final_tick                               534644231500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  60938                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701396                       # Number of bytes of host memory used
host_op_rate                                    61141                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 10052.22                       # Real time elapsed on the host
host_tick_rate                               53186689                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   612564179                       # Number of instructions simulated
sim_ops                                     614601755                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.534644                       # Number of seconds simulated
sim_ticks                                534644231500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.502826                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               79523642                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            90881227                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          9318421                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        122408058                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          10844999                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       11098735                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          253736                       # Number of indirect misses.
system.cpu0.branchPred.lookups              156833325                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1060749                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1018203                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          6082167                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 143206719                       # Number of branches committed
system.cpu0.commit.bw_lim_events             16325954                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3058470                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       37080842                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           580299655                       # Number of instructions committed
system.cpu0.commit.committedOps             581319136                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    977859323                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.594481                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.371976                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    701610483     71.75%     71.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    163248691     16.69%     88.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     38901677      3.98%     92.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     36774861      3.76%     96.18% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     12261159      1.25%     97.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      4258518      0.44%     97.87% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      2348210      0.24%     98.11% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2129770      0.22%     98.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     16325954      1.67%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    977859323                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11887185                       # Number of function calls committed.
system.cpu0.commit.int_insts                561296545                       # Number of committed integer instructions.
system.cpu0.commit.loads                    179950788                       # Number of loads committed
system.cpu0.commit.membars                    2037577                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2037583      0.35%      0.35% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       322238485     55.43%     55.78% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4137068      0.71%     56.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017773      0.18%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      180968983     31.13%     87.80% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      70919194     12.20%    100.00% # Class of committed instruction
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
<<<<<<< HEAD
system.cpu0.commit.op_class_0::total        562335994                       # Class of committed instruction
system.cpu0.commit.refs                     245090601                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  561825323                       # Number of Instructions Simulated
system.cpu0.committedOps                    562335994                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.742923                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.742923                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            119643200                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              2909297                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            75764216                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             629929219                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               347483304                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                435034184                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5606498                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              9539890                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2550611                       # Number of cycles decode is unblocking
=======
system.cpu0.commit.op_class_0::total        581319136                       # Class of committed instruction
system.cpu0.commit.refs                     251888205                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  580299655                       # Number of Instructions Simulated
system.cpu0.committedOps                    581319136                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.822626                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.822626                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            196198513                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              3246190                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            78368238                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             633887072                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               352216565                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                429234547                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               6086919                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              8806617                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3280327                       # Number of cycles decode is unblocking
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu0.fetch.Branches                  155496003                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                102377820                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    561613895                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2914328                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           93                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     649425801                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  23                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           96                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               17022826                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.158796                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         340192277                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          89086320                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.663208                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         910317797                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.713967                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.932808                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               455221369     50.01%     50.01% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               336788584     37.00%     87.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                61238020      6.73%     93.73% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                43640733      4.79%     98.52% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                10558376      1.16%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1750128      0.19%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   99174      0.01%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     454      0.00%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1020959      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           910317797                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                       68900437                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5713792                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               146478973                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.625218                       # Inst execution rate
system.cpu0.iew.exec_refs                   275673799                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  77611055                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               88310335                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            197658784                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            512635                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2758197                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            78678813                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          617440257                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            198062744                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3915727                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            612225295                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                483021                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              3286805                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5606498                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              4349040                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        95398                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         9690050                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        34132                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         5750                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      3517716                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     22894441                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      8352555                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          5750                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       831157                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4882635                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                272553420                       # num instructions consuming a value
system.cpu0.iew.wb_count                    605514132                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.836254                       # average fanout of values written-back
system.cpu0.iew.wb_producers                227923863                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.618365                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     605635316                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               744995806                       # number of integer regfile reads
system.cpu0.int_regfile_writes              387188575                       # number of integer regfile writes
system.cpu0.ipc                              0.573749                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.573749                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1020980      0.17%      0.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            332525124     53.97%     54.13% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4213314      0.68%     54.82% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018066      0.17%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           199855509     32.44%     87.42% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           77507978     12.58%    100.00% # Type of FU issued
=======
system.cpu0.fetch.Branches                  156833325                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                104446628                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    632820848                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3020821                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          106                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     650133187                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  33                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          153                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               18646392                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.148282                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         344872535                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          90368641                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.614685                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         987016871                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.659718                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.922013                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               533728136     54.07%     54.07% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               333396159     33.78%     87.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                61990699      6.28%     94.13% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                44287222      4.49%     98.62% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                10483188      1.06%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1849898      0.19%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  260328      0.03%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     408      0.00%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1020833      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           987016871                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                       70652145                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             6208894                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               147780968                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.577991                       # Inst execution rate
system.cpu0.iew.exec_refs                   269473286                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  75107585                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              153800535                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            194364414                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1021074                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3698335                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            76051100                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          618377981                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            194365701                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          4740010                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            611323194                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1013773                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              4236513                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               6086919                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              6355783                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       111293                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         9579317                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        57319                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         5303                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      2442094                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     14413626                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      4113683                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          5303                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       884480                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       5324414                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                277016384                       # num instructions consuming a value
system.cpu0.iew.wb_count                    605090815                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.836855                       # average fanout of values written-back
system.cpu0.iew.wb_producers                231822447                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.572098                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     605175260                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               746134020                       # number of integer regfile reads
system.cpu0.int_regfile_writes              386812465                       # number of integer regfile writes
system.cpu0.ipc                              0.548659                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.548659                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2038453      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            337411533     54.77%     55.10% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4213139      0.68%     55.78% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018049      0.17%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           196963268     31.97%     87.92% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           74418711     12.08%    100.00% # Type of FU issued
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
<<<<<<< HEAD
system.cpu0.iq.FU_type_0::total             616141022                       # Type of FU issued
=======
system.cpu0.iq.FU_type_0::total             616063204                       # Type of FU issued
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu0.iq.fp_alu_accesses                     55                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
<<<<<<< HEAD
system.cpu0.iq.fu_busy_cnt                     839681                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001363                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 162159     19.31%     19.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     5      0.00%     19.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     19.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     19.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     19.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     19.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     19.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     19.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     19.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     19.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     19.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     19.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     19.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     19.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     19.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     19.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     19.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     19.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     19.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     19.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     19.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     19.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     19.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     19.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     19.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     19.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     19.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     19.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     19.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     19.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     19.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     19.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     19.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     19.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     19.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     19.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     19.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     19.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     19.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     19.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     19.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     19.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     19.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                563822     67.15%     86.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               113691     13.54%    100.00% # attempts to use FU when none available
=======
system.cpu0.iq.fu_busy_cnt                    1438356                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002335                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 262588     18.26%     18.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    15      0.00%     18.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     18.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     18.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     18.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     18.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     18.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     18.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     18.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     18.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     18.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     18.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     18.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     18.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     18.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     18.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     18.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     18.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     18.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     18.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     18.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     18.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     18.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     18.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     18.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     18.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     18.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     18.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     18.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     18.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     18.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     18.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     18.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     18.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     18.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     18.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     18.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     18.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     18.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     18.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     18.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     18.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     18.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                998728     69.44%     87.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               177021     12.31%    100.00% # attempts to use FU when none available
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
<<<<<<< HEAD
system.cpu0.iq.int_alu_accesses             615959668                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2143508501                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    605514081                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        672549436                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 615907478                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                616141022                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1532779                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       55104260                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            69085                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           402                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     12244480                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    910317797                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.676842                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.871729                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          482516397     53.01%     53.01% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          286088069     31.43%     84.43% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          103640424     11.39%     95.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           31274145      3.44%     99.25% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5785899      0.64%     99.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             503502      0.06%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             353661      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              79002      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              76698      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      910317797                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.629217                       # Inst issue rate
=======
system.cpu0.iq.int_alu_accesses             615463052                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2220685500                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    605090764                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        655441174                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 615319185                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                616063204                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3058796                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       37058842                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           103971                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           326                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     13362618                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    987016871                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.624167                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.859344                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          559255425     56.66%     56.66% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          287314518     29.11%     85.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          101393046     10.27%     96.04% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           32548721      3.30%     99.34% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5212566      0.53%     99.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             601023      0.06%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             485752      0.05%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             100020      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             105800      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      987016871                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.582473                       # Inst issue rate
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu0.memDep0.conflictingLoads          7532801                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1458724                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           197658784                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           78678813                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1033                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                       979218234                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    13672155                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               96800319                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            357838603                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               3837140                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               353551870                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               8160934                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                14151                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            763422323                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             626165501                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          401842714                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                431186381                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              11160747                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5606498                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             23070663                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                44004107                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       763422279                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        102066                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              3130                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  8008953                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          3115                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1499554438                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1245627086                       # The number of ROB writes
system.cpu0.timesIdled                       11198263                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1000                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            80.107875                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                2947530                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             3679451                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           389685                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          4882175                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            137408                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         140806                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3398                       # Number of indirect misses.
system.cpu1.branchPred.lookups                5508676                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         8835                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        509192                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           289258                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   4419524                       # Number of branches committed
system.cpu1.commit.bw_lim_events               488217                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        1528254                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        2450359                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            19244079                       # Number of instructions committed
system.cpu1.commit.committedOps              19753474                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    113844175                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.173513                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.824951                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    105641330     92.79%     92.79% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      4099899      3.60%     96.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1370022      1.20%     97.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1256679      1.10%     98.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       323635      0.28%     98.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       116041      0.10%     99.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       475451      0.42%     99.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        72901      0.06%     99.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       488217      0.43%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    113844175                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              227461                       # Number of function calls committed.
system.cpu1.commit.int_insts                 18552942                       # Number of committed integer instructions.
system.cpu1.commit.loads                      5320272                       # Number of loads committed
system.cpu1.commit.membars                    1018444                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1018444      5.16%      5.16% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        11645853     58.96%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        5829464     29.51%     93.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1259575      6.38%    100.00% # Class of committed instruction
=======
system.cpu0.memDep0.conflictingLoads         10127488                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2660123                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           194364414                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           76051100                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    877                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1057669016                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    11619875                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              167613362                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            370577677                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               7052396                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               359105748                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               8711642                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                16444                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            769777678                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             629695628                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          404692866                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                425006470                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              13339691                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               6086919                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             29115096                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                34115185                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       769777634                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         89276                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2771                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 14918153                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2757                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1579922466                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1245968729                       # The number of ROB writes
system.cpu0.timesIdled                       10851827                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  844                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            88.735214                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4505692                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             5077682                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           806078                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          7750493                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            260955                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         395066                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          134111                       # Number of indirect misses.
system.cpu1.branchPred.lookups                8721287                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3191                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1017925                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           478337                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   7095824                       # Number of branches committed
system.cpu1.commit.bw_lim_events               774892                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3054422                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        4038909                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            32264524                       # Number of instructions committed
system.cpu1.commit.committedOps              33282619                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    198007130                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.168088                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.810210                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    184062390     92.96%     92.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      7057526      3.56%     96.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2377082      1.20%     97.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2063436      1.04%     98.76% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       440805      0.22%     98.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       178063      0.09%     99.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       942602      0.48%     99.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       110334      0.06%     99.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       774892      0.39%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    198007130                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              320844                       # Number of function calls committed.
system.cpu1.commit.int_insts                 31049300                       # Number of committed integer instructions.
system.cpu1.commit.loads                      9248886                       # Number of loads committed
system.cpu1.commit.membars                    2035969                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2035969      6.12%      6.12% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        19083586     57.34%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10266811     30.85%     94.30% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1896115      5.70%    100.00% # Class of committed instruction
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
<<<<<<< HEAD
system.cpu1.commit.op_class_0::total         19753474                       # Class of committed instruction
system.cpu1.commit.refs                       7089051                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   19244079                       # Number of Instructions Simulated
system.cpu1.committedOps                     19753474                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.968889                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.968889                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            100491169                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               105737                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             2797482                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              23272738                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 3812861                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                  8562793                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                289691                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               264752                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1189401                       # Number of cycles decode is unblocking
=======
system.cpu1.commit.op_class_0::total         33282619                       # Class of committed instruction
system.cpu1.commit.refs                      12162938                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   32264524                       # Number of Instructions Simulated
system.cpu1.committedOps                     33282619                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.172298                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.172298                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            177283433                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               331233                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             4319712                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              39598310                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 6038710                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 12952219                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                478539                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               625922                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2078538                       # Number of cycles decode is unblocking
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu1.fetch.Branches                    5508676                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  3657277                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    109859044                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                71566                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           48                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      23883160                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                 780236                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.047958                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           4096700                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           3084938                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.207922                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         114345915                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.213336                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.642171                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                99126305     86.69%     86.69% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                 9401489      8.22%     94.91% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 3452118      3.02%     97.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1717838      1.50%     99.43% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  424053      0.37%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  106320      0.09%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  117618      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      10      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     164      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           114345915                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         519851                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              308888                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 4775312                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.187052                       # Inst execution rate
system.cpu1.iew.exec_refs                     7751278                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1850464                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               85085068                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              5962490                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            510077                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           306783                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1926101                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           22198359                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              5900814                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           270444                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             21485881                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                377451                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1048656                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                289691                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              2075986                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        20036                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          148910                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         7067                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          450                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         1305                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       642218                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       157322                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           450                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        93097                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        215791                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 12327328                       # num instructions consuming a value
system.cpu1.iew.wb_count                     21203598                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.839828                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 10352839                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.184595                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      21212941                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                26768741                       # number of integer regfile reads
system.cpu1.int_regfile_writes               14205579                       # number of integer regfile writes
system.cpu1.ipc                              0.167535                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.167535                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1018654      4.68%      4.68% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             12899607     59.29%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  49      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             6480785     29.79%     93.76% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1357132      6.24%    100.00% # Type of FU issued
=======
system.cpu1.fetch.Branches                    8721287                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  6376102                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    191274660                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               118289                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      40530491                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1612560                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.043793                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           6750498                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           4766647                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.203521                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         198831439                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.208965                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.643574                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               173782280     87.40%     87.40% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                14653525      7.37%     94.77% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 5903814      2.97%     97.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3275708      1.65%     99.39% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  950590      0.48%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  135349      0.07%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  129940      0.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      12      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     221      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           198831439                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         314827                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              504661                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 7654181                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.179945                       # Inst execution rate
system.cpu1.iew.exec_refs                    12978129                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2946627                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              151283660                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             10043976                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1018552                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           793299                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2987950                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           37315899                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             10031502                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           604493                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             35835354                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                971751                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1817623                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                478539                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              3873687                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        31366                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          171250                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         5977                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          162                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          488                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       795090                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores        73898                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           162                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        90196                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        414465                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 20975767                       # num instructions consuming a value
system.cpu1.iew.wb_count                     35509255                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.854792                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 17929919                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.178307                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      35518507                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                44089958                       # number of integer regfile reads
system.cpu1.int_regfile_writes               24091871                       # number of integer regfile writes
system.cpu1.ipc                              0.162014                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.162014                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2036067      5.59%      5.59% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             21344882     58.58%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  45      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11121445     30.52%     94.68% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1937310      5.32%    100.00% # Type of FU issued
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
<<<<<<< HEAD
system.cpu1.iq.FU_type_0::total              21756325                       # Type of FU issued
=======
system.cpu1.iq.FU_type_0::total              36439847                       # Type of FU issued
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
<<<<<<< HEAD
system.cpu1.iq.fu_busy_cnt                     602478                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.027692                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 120959     20.08%     20.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     20.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     20.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     20.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     20.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     20.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     20.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     20.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     20.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     20.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     20.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     20.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     20.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     20.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     20.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     20.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     20.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     20.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     20.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     20.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     20.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     20.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     20.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     20.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     20.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     20.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     20.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     20.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     20.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     20.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     20.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     20.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     20.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     20.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     20.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     20.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     20.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     20.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     20.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     20.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     20.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     20.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     20.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                424156     70.40%     90.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                57359      9.52%    100.00% # attempts to use FU when none available
=======
system.cpu1.iq.fu_busy_cnt                    1154417                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.031680                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 215134     18.64%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     18.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                822018     71.21%     89.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               117261     10.16%    100.00% # attempts to use FU when none available
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
<<<<<<< HEAD
system.cpu1.iq.int_alu_accesses              21340133                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         158495712                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     21203586                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         24643497                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  20669726                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 21756325                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            1528633                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        2444884                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            34697                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           379                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      1107204                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    114345915                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.190268                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.643785                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          100996194     88.33%     88.33% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            8648648      7.56%     95.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            2706616      2.37%     98.26% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             928198      0.81%     99.07% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             724738      0.63%     99.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             126016      0.11%     99.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             156046      0.14%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              31129      0.03%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              28330      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      114345915                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.189407                       # Inst issue rate
=======
system.cpu1.iq.int_alu_accesses              35558181                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         272954954                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     35509243                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         41349284                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  34261286                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 36439847                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3054613                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        4033279                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            89432                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           191                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      1833019                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    198831439                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.183270                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.631785                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          176115422     88.58%     88.58% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           15360005      7.73%     96.30% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            3974895      2.00%     98.30% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1446118      0.73%     99.03% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1371181      0.69%     99.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             213162      0.11%     99.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             259546      0.13%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              44992      0.02%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              46118      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      198831439                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.182980                       # Inst issue rate
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu1.memDep0.conflictingLoads          3280596                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          354961                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             5962490                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1926101                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    210                       # number of misc regfile reads
system.cpu1.numCycles                       114865766                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   878006016                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               90665824                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             13165586                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3311407                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 4352768                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                820036                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 8327                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             28691646                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              22899780                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           15331609                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                  8845586                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               5782982                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                289691                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             10169686                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 2166023                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        28691634                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         22360                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               853                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  7084485                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           852                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   135558855                       # The number of ROB reads
system.cpu1.rob.rob_writes                   44910482                       # The number of ROB writes
system.cpu1.timesIdled                          12984                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            72.106736                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                2447524                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             3394307                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           397656                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          4669826                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             99203                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         141619                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           42416                       # Number of indirect misses.
system.cpu2.branchPred.lookups                5123549                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         2655                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        509141                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           250686                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   3646997                       # Number of branches committed
system.cpu2.commit.bw_lim_events               435912                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        1528118                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        3432612                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            16504323                       # Number of instructions committed
system.cpu2.commit.committedOps              17013667                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    112291975                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.151513                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.777135                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    105264326     93.74%     93.74% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      3505948      3.12%     96.86% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1183569      1.05%     97.92% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1091542      0.97%     98.89% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       230756      0.21%     99.10% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        87118      0.08%     99.17% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       429583      0.38%     99.56% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        63221      0.06%     99.61% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       435912      0.39%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    112291975                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              174014                       # Number of function calls committed.
system.cpu2.commit.int_insts                 15892130                       # Number of committed integer instructions.
system.cpu2.commit.loads                      4697082                       # Number of loads committed
system.cpu2.commit.membars                    1018395                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1018395      5.99%      5.99% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         9795942     57.58%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             42      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              84      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        5206223     30.60%     94.16% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        992969      5.84%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         17013667                       # Class of committed instruction
system.cpu2.commit.refs                       6199204                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   16504323                       # Number of Instructions Simulated
system.cpu2.committedOps                     17013667                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              6.853551                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        6.853551                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            100253217                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               149736                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             2256242                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              21647447                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 3402589                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                  7950452                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                251007                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               296395                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              1037533                       # Number of cycles decode is unblocking
=======
system.cpu1.memDep0.conflictingLoads          6182566                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          538337                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            10043976                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2987950                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                     98                       # number of misc regfile reads
system.cpu1.numCycles                       199146266                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   870121100                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              162061005                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             22413816                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6690964                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 7269205                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1616184                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 5855                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             48209720                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              39050175                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           26876563                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 13418658                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               7125491                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                478539                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             15574468                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 4462747                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        48209708                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         29564                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               601                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 12754617                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           601                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   234553545                       # The number of ROB reads
system.cpu1.rob.rob_writes                   75468899                       # The number of ROB writes
system.cpu1.timesIdled                           4603                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu2.fetch.Branches                    5123549                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  3507906                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    108681482                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                50472                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                      23606516                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                 795954                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.045296                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           3815338                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           2546727                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.208698                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         112894798                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.215688                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.670223                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                98149696     86.94%     86.94% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 8920155      7.90%     94.84% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 3526865      3.12%     97.96% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1474880      1.31%     99.27% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  445647      0.39%     99.67% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   96763      0.09%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  280616      0.25%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       9      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     167      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           112894798                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         218421                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              266046                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 4094429                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.164104                       # Inst execution rate
system.cpu2.iew.exec_refs                     6650320                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   1526519                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               85975409                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              5633006                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            594635                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           343181                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1716183                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           20441772                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              5123801                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           163699                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             18562376                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                400190                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              1145229                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                251007                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              2126513                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        16802                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          108721                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses         4072                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          238                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads          535                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads       935924                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       214061                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           238                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       102092                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        163954                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 10816127                       # num instructions consuming a value
system.cpu2.iew.wb_count                     18387082                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.850645                       # average fanout of values written-back
system.cpu2.iew.wb_producers                  9200684                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.162555                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      18392278                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                23009419                       # number of integer regfile reads
system.cpu2.int_regfile_writes               12363445                       # number of integer regfile writes
system.cpu2.ipc                              0.145910                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.145910                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1018578      5.44%      5.44% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             11015202     58.82%     64.26% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  44      0.00%     64.26% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   86      0.00%     64.26% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     64.26% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     64.26% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     64.26% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     64.26% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     64.26% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     64.26% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     64.26% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     64.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     64.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     64.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     64.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     64.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     64.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     64.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     64.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     64.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     64.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     64.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     64.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     64.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     64.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     64.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     64.26% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             5669146     30.27%     94.54% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            1023007      5.46%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              18726075                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     574607                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.030685                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 116083     20.20%     20.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     20.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     20.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     20.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     20.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     20.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     20.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     20.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     20.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     20.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     20.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     20.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     20.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     20.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     20.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     20.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     20.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     20.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     20.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     20.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     20.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     20.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     20.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     20.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     20.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     20.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     20.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     20.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     20.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     20.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     20.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     20.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     20.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     20.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     20.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     20.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     20.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     20.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     20.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     20.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     20.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     20.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     20.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                409380     71.25%     91.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                49140      8.55%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              18282088                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         150962682                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     18387070                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         23870015                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  18632304                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 18726075                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            1809468                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        3428104                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            41155                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved        281350                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      2102093                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    112894798                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.165872                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.605337                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          101295451     89.73%     89.73% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            7763393      6.88%     96.60% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            2110710      1.87%     98.47% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             720663      0.64%     99.11% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4             692894      0.61%     99.72% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             124551      0.11%     99.83% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             143864      0.13%     99.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              24418      0.02%     99.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              18854      0.02%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      112894798                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.165552                       # Inst issue rate
=======
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu2.memDep0.conflictingLoads          3749169                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          472830                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             5633006                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1716183                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    183                       # number of misc regfile reads
system.cpu2.numCycles                       113113219                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                   879757266                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               90949378                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             11441326                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               2836905                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 3937657                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                881897                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 3387                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             26153647                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              21171411                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           14295261                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                  8101055                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               5744022                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                251007                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              9628769                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 2853935                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        26153635                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         26932                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               802                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  6253712                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           800                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   132301367                       # The number of ROB reads
system.cpu2.rob.rob_writes                   41495641                       # The number of ROB writes
system.cpu2.timesIdled                           4627                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            67.086794                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                2326570                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             3468000                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           539322                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          4468625                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            113945                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         260361                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses          146416                       # Number of indirect misses.
system.cpu3.branchPred.lookups                5010213                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1246                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        509161                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           320246                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   3470472                       # Number of branches committed
system.cpu3.commit.bw_lim_events               399941                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        1528187                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        3599624                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            15860350                       # Number of instructions committed
system.cpu3.commit.committedOps              16369696                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    106326810                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.153956                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.778188                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     99458394     93.54%     93.54% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      3483656      3.28%     96.82% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1185528      1.11%     97.93% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      1008852      0.95%     98.88% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       213748      0.20%     99.08% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        83924      0.08%     99.16% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       435081      0.41%     99.57% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        57686      0.05%     99.62% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       399941      0.38%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    106326810                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              151211                       # Number of function calls committed.
system.cpu3.commit.int_insts                 15254716                       # Number of committed integer instructions.
system.cpu3.commit.loads                      4568689                       # Number of loads committed
system.cpu3.commit.membars                    1018382                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1018382      6.22%      6.22% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         9353496     57.14%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             42      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              84      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        5077850     31.02%     94.38% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        919830      5.62%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         16369696                       # Class of committed instruction
system.cpu3.commit.refs                       5997692                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   15860350                       # Number of Instructions Simulated
system.cpu3.committedOps                     16369696                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              6.756268                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        6.756268                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             94289957                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               219993                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             2167672                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              21574439                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 3502583                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                  7827584                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                320552                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               398831                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              1050128                       # Number of cycles decode is unblocking
=======
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu3.fetch.Branches                    5010213                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  3513111                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    102629446                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                46062                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      23916428                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                1079256                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.046756                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           3821715                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           2440515                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.223191                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         106990804                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.230379                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.691969                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                92267881     86.24%     86.24% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                 8717158      8.15%     94.39% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 3522394      3.29%     97.68% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 1642700      1.54%     99.21% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  496515      0.46%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                   92980      0.09%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  250960      0.23%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      12      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     204      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           106990804                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         165977                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              332902                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 3916121                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.167784                       # Inst execution rate
system.cpu3.iew.exec_refs                     6404467                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   1441209                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               80727383                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              5412126                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            576138                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           558781                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             1589195                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           19966378                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              4963258                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           311394                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             17979205                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                443703                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              1083556                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                320552                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              2068302                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        14756                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           86323                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses         2335                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          118                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads          138                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads       843437                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       160192                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           118                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       107882                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        225020                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 10415666                       # num instructions consuming a value
system.cpu3.iew.wb_count                     17829426                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.855702                       # average fanout of values written-back
system.cpu3.iew.wb_producers                  8912709                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.166386                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      17834601                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                22153037                       # number of integer regfile reads
system.cpu3.int_regfile_writes               12061480                       # number of integer regfile writes
system.cpu3.ipc                              0.148011                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.148011                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1018600      5.57%      5.57% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             10831169     59.22%     64.79% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  46      0.00%     64.79% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   86      0.00%     64.79% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     64.79% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     64.79% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     64.79% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     64.79% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     64.79% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     64.79% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     64.79% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     64.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     64.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     64.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     64.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     64.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     64.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     64.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     64.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     64.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     64.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     64.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     64.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     64.79% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             5504775     30.10%     94.88% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             935911      5.12%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              18290599                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     582530                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.031849                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 119453     20.51%     20.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     20.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     20.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     20.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     20.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     20.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     20.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     20.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     20.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     20.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     20.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     20.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     20.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     20.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     20.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     20.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     20.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     20.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     20.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     20.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     20.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     20.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     20.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     20.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     20.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     20.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     20.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     20.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     20.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     20.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     20.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     20.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     20.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     20.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     20.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     20.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     20.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     20.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     20.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     20.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     20.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     20.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     20.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                410646     70.49%     91.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                52427      9.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              17854513                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         144217099                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     17829414                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         23563147                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  18217512                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 18290599                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            1748866                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        3596681                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            62595                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved        220679                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      2156240                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    106990804                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.170955                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.614936                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           95651342     89.40%     89.40% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            7612895      7.12%     96.52% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            2050580      1.92%     98.43% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             691057      0.65%     99.08% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             682978      0.64%     99.72% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             113850      0.11%     99.82% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             138473      0.13%     99.95% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              25659      0.02%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              23970      0.02%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      106990804                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.170690                       # Inst issue rate
=======
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu3.memDep0.conflictingLoads          3530628                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          341203                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             5412126                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1589195                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    218                       # number of misc regfile reads
system.cpu3.numCycles                       107156781                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                   885714154                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               85764051                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             11036663                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               2862181                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 4164437                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                929413                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 1161                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             25975580                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              21130488                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           14530577                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                  7835012                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               4854448                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                320552                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              8876413                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 3493914                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        25975568                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         30339                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               908                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  6448739                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           904                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   125894915                       # The number of ROB reads
system.cpu3.rob.rob_writes                   40603488                       # The number of ROB writes
system.cpu3.timesIdled                           2472                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          2844968                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               466334                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             3492396                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              12709                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                885607                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4229678                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       8424507                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       312849                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        88479                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     26054664                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2220855                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     52237266                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2309334                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 496445179500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2796348                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1563959                       # Transaction distribution
system.membus.trans_dist::WritebackClean            1                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2630750                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              990                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            651                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1431256                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1431213                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2796348                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           549                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     12652065                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               12652065                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    370657344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               370657344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1422                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4229794                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4229794    100.00%    100.00% # Request fanout histogram
=======
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          3477410                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               536789                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             4264246                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              21723                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1088047                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4699083                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       9366819                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       178907                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        41121                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     25072967                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2171065                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     50120472                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2212186                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 534644231500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3261824                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1577059                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3090524                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              317                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            244                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1436412                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1436408                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3261824                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           438                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     14065050                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               14065050                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    401618624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               401618624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              514                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4699235                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4699235    100.00%    100.00% # Request fanout histogram
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
<<<<<<< HEAD
system.membus.snoop_fanout::total             4229794                       # Request fanout histogram
system.membus.respLayer1.occupancy        21998209586                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         15553756066                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                215                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          108                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    4069691555.555555                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   22268473883.069828                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          105     97.22%     97.22% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.93%     98.15% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.93%     99.07% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.93%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        38500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 200737345000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            108                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    56918491500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 439526688000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 496445179500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      3501972                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         3501972                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      3501972                       # number of overall hits
system.cpu2.icache.overall_hits::total        3501972                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         5934                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          5934                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         5934                       # number of overall misses
system.cpu2.icache.overall_misses::total         5934                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    224817000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    224817000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    224817000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    224817000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      3507906                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      3507906                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      3507906                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      3507906                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.001692                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.001692                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.001692                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.001692                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 37886.248736                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 37886.248736                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 37886.248736                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 37886.248736                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          424                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs           53                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         5316                       # number of writebacks
system.cpu2.icache.writebacks::total             5316                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          586                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          586                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          586                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          586                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         5348                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         5348                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         5348                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         5348                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    205337500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    205337500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    205337500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    205337500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.001525                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001525                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.001525                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.001525                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 38395.194465                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 38395.194465                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 38395.194465                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 38395.194465                       # average overall mshr miss latency
system.cpu2.icache.replacements                  5316                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      3501972                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        3501972                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         5934                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         5934                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    224817000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    224817000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      3507906                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      3507906                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.001692                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.001692                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 37886.248736                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 37886.248736                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          586                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          586                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         5348                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         5348                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    205337500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    205337500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.001525                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001525                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 38395.194465                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 38395.194465                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 496445179500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.973184                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            3416910                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             5316                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           642.759594                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        362097500                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.973184                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999162                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999162                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          7021160                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         7021160                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 496445179500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      4613283                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         4613283                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      4613283                       # number of overall hits
system.cpu2.dcache.overall_hits::total        4613283                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      1314206                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1314206                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      1314206                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1314206                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 177648656924                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 177648656924                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 177648656924                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 177648656924                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      5927489                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      5927489                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      5927489                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      5927489                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.221714                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.221714                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.221714                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.221714                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 135175.655053                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 135175.655053                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 135175.655053                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 135175.655053                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      1387913                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        89450                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            16867                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           1167                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    82.285706                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    76.649529                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       531294                       # number of writebacks
system.cpu2.dcache.writebacks::total           531294                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data       988826                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       988826                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data       988826                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       988826                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       325380                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       325380                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       325380                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       325380                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  38820439788                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  38820439788                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  38820439788                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  38820439788                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.054893                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.054893                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.054893                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.054893                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 119308.008446                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 119308.008446                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 119308.008446                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 119308.008446                       # average overall mshr miss latency
system.cpu2.dcache.replacements                531294                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      4156936                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        4156936                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       777971                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       777971                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data  81713071500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  81713071500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      4934907                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      4934907                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.157647                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.157647                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 105033.570017                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 105033.570017                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data       623067                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       623067                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       154904                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       154904                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  17251726000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  17251726000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.031389                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.031389                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 111370.435883                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 111370.435883                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       456347                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        456347                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       536235                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       536235                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  95935585424                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  95935585424                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       992582                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       992582                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.540243                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.540243                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 178905.862959                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 178905.862959                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       365759                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       365759                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       170476                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       170476                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  21568713788                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  21568713788                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.171750                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.171750                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 126520.529506                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 126520.529506                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          282                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          282                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          227                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          227                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      5476000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      5476000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          509                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          509                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.445972                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.445972                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 24123.348018                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 24123.348018                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          162                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          162                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           65                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           65                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       926000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       926000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.127701                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.127701                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 14246.153846                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14246.153846                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          189                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          189                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          166                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          166                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1577500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1577500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          355                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          355                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.467606                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.467606                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  9503.012048                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  9503.012048                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          164                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          164                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      1425500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      1425500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.461972                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.461972                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  8692.073171                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  8692.073171                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       255500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       255500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       243500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       243500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       284928                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         284928                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       224213                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       224213                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  20290310000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  20290310000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       509141                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       509141                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.440375                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.440375                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 90495.689367                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 90495.689367                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       224213                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       224213                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  20066097000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  20066097000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.440375                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.440375                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 89495.689367                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 89495.689367                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 496445179500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           29.222696                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            5446194                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           549423                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             9.912570                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        362109000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    29.222696                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.913209                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.913209                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         13424438                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        13424438                       # Number of data accesses
system.cpu3.numPwrStateTransitions                239                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          120                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    3687488983.333333                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   21149398361.982414                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          117     97.50%     97.50% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.83%     98.33% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.83%     99.17% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.83%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        58000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 200737124500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            120                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    53946501500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 442498678000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 496445179500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      3510020                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         3510020                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      3510020                       # number of overall hits
system.cpu3.icache.overall_hits::total        3510020                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         3091                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          3091                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         3091                       # number of overall misses
system.cpu3.icache.overall_misses::total         3091                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    161703500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    161703500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    161703500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    161703500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      3513111                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      3513111                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      3513111                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      3513111                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000880                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000880                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000880                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000880                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 52314.299579                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 52314.299579                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 52314.299579                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 52314.299579                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          296                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    42.285714                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         2864                       # number of writebacks
system.cpu3.icache.writebacks::total             2864                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          195                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          195                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          195                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          195                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         2896                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         2896                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         2896                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         2896                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    148312500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    148312500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    148312500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    148312500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000824                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000824                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000824                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000824                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 51212.879834                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 51212.879834                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 51212.879834                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 51212.879834                       # average overall mshr miss latency
system.cpu3.icache.replacements                  2864                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      3510020                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        3510020                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         3091                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         3091                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    161703500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    161703500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      3513111                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      3513111                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000880                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000880                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 52314.299579                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 52314.299579                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          195                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          195                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         2896                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         2896                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    148312500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    148312500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000824                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000824                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 51212.879834                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 51212.879834                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 496445179500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.976176                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            3457192                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             2864                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1207.120112                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        368244500                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.976176                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999256                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999256                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          7029118                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         7029118                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 496445179500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4425584                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4425584                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4425584                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4425584                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      1303984                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1303984                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      1303984                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1303984                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 165871212235                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 165871212235                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 165871212235                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 165871212235                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      5729568                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      5729568                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      5729568                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      5729568                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.227589                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.227589                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.227589                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.227589                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 127203.410652                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 127203.410652                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 127203.410652                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 127203.410652                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      1351308                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        83689                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            15024                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           1012                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    89.943291                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    82.696640                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       495852                       # number of writebacks
system.cpu3.dcache.writebacks::total           495852                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data       998765                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       998765                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data       998765                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       998765                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       305219                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       305219                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       305219                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       305219                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  35747891432                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  35747891432                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  35747891432                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  35747891432                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.053271                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.053271                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.053271                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.053271                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 117122.103906                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 117122.103906                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 117122.103906                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 117122.103906                       # average overall mshr miss latency
system.cpu3.dcache.replacements                495852                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      4017106                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        4017106                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       793046                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       793046                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data  82929928500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  82929928500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      4810152                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      4810152                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.164869                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.164869                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 104571.397498                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 104571.397498                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data       643381                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       643381                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       149665                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       149665                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  16804915500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  16804915500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.031114                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.031114                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 112283.536565                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 112283.536565                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       408478                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        408478                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       510938                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       510938                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  82941283735                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  82941283735                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       919416                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       919416                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.555720                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.555720                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 162331.405640                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 162331.405640                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       355384                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       355384                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       155554                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       155554                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  18942975932                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  18942975932                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.169188                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.169188                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 121777.491623                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 121777.491623                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          344                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          344                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          214                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          214                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      4863500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      4863500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          558                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          558                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.383513                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.383513                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 22726.635514                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 22726.635514                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          149                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          149                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           65                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           65                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       702500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       702500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.116487                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.116487                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 10807.692308                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10807.692308                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          193                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          193                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          184                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          184                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1630500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1630500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          377                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          377                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.488064                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.488064                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  8861.413043                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  8861.413043                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          179                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          179                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1468500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1468500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.474801                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.474801                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  8203.910615                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  8203.910615                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       414000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       414000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       397000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       397000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       305694                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         305694                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       203467                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       203467                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  18866981500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  18866981500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       509161                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       509161                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.399612                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.399612                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 92727.476692                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 92727.476692                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       203467                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       203467                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  18663514500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  18663514500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.399612                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.399612                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 91727.476692                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 91727.476692                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 496445179500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           28.509843                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5238972                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           508489                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            10.303019                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        368256000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    28.509843                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.890933                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.890933                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         12987842                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        12987842                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 22                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           11                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    621462090.909091                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   945327755.146484                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           11    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        78500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2912717500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             11                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   489609096500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   6836083000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 496445179500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     87995378                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        87995378                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     87995378                       # number of overall hits
system.cpu0.icache.overall_hits::total       87995378                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     14382442                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      14382442                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     14382442                       # number of overall misses
system.cpu0.icache.overall_misses::total     14382442                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 184739674997                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 184739674997                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 184739674997                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 184739674997                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    102377820                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    102377820                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    102377820                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    102377820                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.140484                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.140484                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.140484                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.140484                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 12844.805840                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 12844.805840                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 12844.805840                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 12844.805840                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3058                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               72                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    42.472222                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     12869765                       # number of writebacks
system.cpu0.icache.writebacks::total         12869765                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1512644                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1512644                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1512644                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1512644                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     12869798                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     12869798                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     12869798                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     12869798                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 159041166998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 159041166998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 159041166998                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 159041166998                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.125709                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.125709                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.125709                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.125709                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12357.704993                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12357.704993                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12357.704993                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12357.704993                       # average overall mshr miss latency
system.cpu0.icache.replacements              12869765                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     87995378                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       87995378                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     14382442                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     14382442                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 184739674997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 184739674997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    102377820                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    102377820                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.140484                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.140484                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 12844.805840                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 12844.805840                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1512644                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1512644                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     12869798                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     12869798                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 159041166998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 159041166998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.125709                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.125709                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12357.704993                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12357.704993                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 496445179500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999891                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          100863703                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         12869765                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.837261                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999891                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        217625437                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       217625437                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 496445179500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    238233450                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       238233450                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    238233450                       # number of overall hits
system.cpu0.dcache.overall_hits::total      238233450                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     15976783                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      15976783                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     15976783                       # number of overall misses
system.cpu0.dcache.overall_misses::total     15976783                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 534316326307                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 534316326307                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 534316326307                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 534316326307                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    254210233                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    254210233                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    254210233                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    254210233                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.062849                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.062849                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.062849                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.062849                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 33443.298711                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 33443.298711                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 33443.298711                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 33443.298711                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      5896734                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       250736                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           105768                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2739                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    55.751588                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    91.542899                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     11616196                       # number of writebacks
system.cpu0.dcache.writebacks::total         11616196                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      4531082                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      4531082                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      4531082                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      4531082                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     11445701                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     11445701                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     11445701                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     11445701                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 228272809418                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 228272809418                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 228272809418                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 228272809418                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.045025                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.045025                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.045025                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.045025                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 19943.978042                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19943.978042                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 19943.978042                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19943.978042                       # average overall mshr miss latency
system.cpu0.dcache.replacements              11616196                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    172205181                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      172205181                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     12190212                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     12190212                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 338588752000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 338588752000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    184395393                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    184395393                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.066109                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.066109                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 27775.460509                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 27775.460509                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2670452                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2670452                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      9519760                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      9519760                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 171028918000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 171028918000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.051627                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.051627                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 17965.675395                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17965.675395                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     66028269                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      66028269                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      3786571                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3786571                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 195727574307                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 195727574307                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     69814840                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     69814840                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.054237                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.054237                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 51689.925874                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 51689.925874                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1860630                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1860630                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1925941                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1925941                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  57243891418                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  57243891418                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.027586                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.027586                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 29722.557139                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 29722.557139                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1211                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1211                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          906                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          906                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      8874500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      8874500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         2117                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2117                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.427964                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.427964                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  9795.253863                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  9795.253863                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          874                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          874                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           32                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           32                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1167000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1167000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.015116                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.015116                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 36468.750000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 36468.750000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1744                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1744                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          264                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          264                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      2752500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2752500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         2008                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2008                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.131474                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.131474                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 10426.136364                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 10426.136364                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          257                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          257                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      2495500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      2495500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.127988                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.127988                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  9710.116732                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  9710.116732                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       318419                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         318419                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       190989                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       190989                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  16514699500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  16514699500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       509408                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       509408                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.374923                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.374923                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 86469.375200                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 86469.375200                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       190989                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       190989                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  16323710500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  16323710500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.374923                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.374923                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 85469.375200                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 85469.375200                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 496445179500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.862829                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          250191869                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         11636399                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            21.500798                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.862829                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.995713                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.995713                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        521083963                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       521083963                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 496445179500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            12818481                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            10823083                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               11925                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               60260                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                3697                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               51602                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                1515                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               49316                       # number of demand (read+write) hits
system.l2.demand_hits::total                 23819879                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           12818481                       # number of overall hits
system.l2.overall_hits::.cpu0.data           10823083                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              11925                       # number of overall hits
system.l2.overall_hits::.cpu1.data              60260                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               3697                       # number of overall hits
system.l2.overall_hits::.cpu2.data              51602                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               1515                       # number of overall hits
system.l2.overall_hits::.cpu3.data              49316                       # number of overall hits
system.l2.overall_hits::total                23819879                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             51315                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            791884                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3255                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            482172                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              1651                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            480051                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              1381                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            446598                       # number of demand (read+write) misses
system.l2.demand_misses::total                2258307                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            51315                       # number of overall misses
system.l2.overall_misses::.cpu0.data           791884                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3255                       # number of overall misses
system.l2.overall_misses::.cpu1.data           482172                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             1651                       # number of overall misses
system.l2.overall_misses::.cpu2.data           480051                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             1381                       # number of overall misses
system.l2.overall_misses::.cpu3.data           446598                       # number of overall misses
system.l2.overall_misses::total               2258307                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   4417290490                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  91235601764                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    333342964                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  57617497787                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    153391497                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  57150242359                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    125742995                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  52805024955                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     263838134811                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   4417290490                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  91235601764                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    333342964                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  57617497787                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    153391497                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  57150242359                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    125742995                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  52805024955                       # number of overall miss cycles
system.l2.overall_miss_latency::total    263838134811                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        12869796                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        11614967                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           15180                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          542432                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            5348                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          531653                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            2896                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          495914                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             26078186                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       12869796                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       11614967                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          15180                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         542432                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           5348                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         531653                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           2896                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         495914                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            26078186                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.003987                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.068178                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.214427                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.888908                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.308714                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.902940                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.476865                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.900555                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.086598                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.003987                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.068178                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.214427                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.888908                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.308714                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.902940                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.476865                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.900555                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.086598                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 86081.856962                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 115213.341555                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 102409.512750                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 119495.735520                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 92908.235615                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 119050.355814                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 91052.132513                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 118238.382068                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 116830.056680                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 86081.856962                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 115213.341555                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 102409.512750                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 119495.735520                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 92908.235615                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 119050.355814                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 91052.132513                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 118238.382068                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 116830.056680                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             310408                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     11447                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      27.116974                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   1925043                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1563958                       # number of writebacks
system.l2.writebacks::total                   1563958                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             62                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          43676                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            338                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           1318                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            247                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data           1016                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            257                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data           1299                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               48213                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            62                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         43676                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           338                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          1318                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           247                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data          1016                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           257                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data          1299                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              48213                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        51253                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       748208                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2917                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       480854                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         1404                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       479035                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         1124                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       445299                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2210094                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        51253                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       748208                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2917                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       480854                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         1404                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       479035                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         1124                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       445299                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      2059240                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4269334                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   3899478992                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  80621454435                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    281717465                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  52689456304                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    122245499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  52278660880                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst     96533995                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  48240759975                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 238230307545                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   3899478992                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  80621454435                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    281717465                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  52689456304                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    122245499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  52278660880                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst     96533995                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  48240759975                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 194780562951                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 433010870496                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.003982                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.064418                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.192161                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.886478                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.262528                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.901029                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.388122                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.897936                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.084749                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.003982                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.064418                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.192161                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.886478                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.262528                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.901029                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.388122                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.897936                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.163713                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 76082.941330                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 107752.729769                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 96577.807679                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 109574.748893                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 87069.443732                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 109133.280199                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 85884.337189                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 108333.411876                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 107791.934436                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 76082.941330                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 107752.729769                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 96577.807679                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 109574.748893                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 87069.443732                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 109133.280199                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 85884.337189                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 108333.411876                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 94588.568089                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 101423.517227                       # average overall mshr miss latency
system.l2.replacements                        6424278                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3387883                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3387883                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            1                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              1                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      3387884                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3387884                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000000                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000000                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     22579051                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         22579051                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            1                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              1                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     22579052                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     22579052                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      2059240                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        2059240                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 194780562951                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 194780562951                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 94588.568089                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 94588.568089                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              24                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              16                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              23                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   70                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            72                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            28                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            23                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            14                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                137                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       662500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data        74500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data        71500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       808500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           79                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           52                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           39                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           37                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              207                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.911392                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.538462                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.589744                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.378378                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.661836                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  9201.388889                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  3239.130435                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  5107.142857                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5901.459854                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu2.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data           72                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           28                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           22                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           13                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           135                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1441500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       569500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       441000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       320000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2772000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.911392                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.538462                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.564103                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.351351                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.652174                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20020.833333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20339.285714                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20045.454545                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 24615.384615                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20533.333333                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            17                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            18                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            10                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 48                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           54                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           27                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           29                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              124                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu2.data        43500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data        80500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       124000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           71                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           17                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           45                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           39                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            172                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.760563                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.823529                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.600000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.743590                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.720930                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  1611.111111                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  2775.862069                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total         1000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           54                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           14                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           26                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           28                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          122                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      1080000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       278000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       516000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       627000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      2501000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.760563                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.823529                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.577778                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.717949                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.709302                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19857.142857                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 19846.153846                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 22392.857143                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        20500                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1655382                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            32340                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            30312                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            28862                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1746896                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         450867                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         341189                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         346933                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         317950                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1456939                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  52380460632                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  39991790307                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  40495177348                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  36560709384                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  169428137671                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      2106249                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       373529                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       377245                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       346812                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3203835                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.214062                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.913420                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.919649                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.916779                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.454748                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 116177.188909                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 117213.011870                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 116723.336633                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 114988.864237                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 116290.481394                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        23278                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         1013                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data          824                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data          999                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            26114                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       427589                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       340176                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       346109                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       316951                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1430825                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  46250255225                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  36493390320                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  36964860365                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  33300925902                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 153009431812                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.203010                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.910708                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.917465                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.913899                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.446598                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 108165.212915                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 107277.968816                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 106801.211078                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 105066.479998                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 106937.907719                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      12818481                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         11925                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          3697                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          1515                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           12835618                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        51315                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3255                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         1651                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         1381                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            57602                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   4417290490                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    333342964                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    153391497                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    125742995                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   5029767946                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     12869796                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        15180                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         5348                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         2896                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       12893220                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.003987                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.214427                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.308714                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.476865                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.004468                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 86081.856962                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 102409.512750                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 92908.235615                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 91052.132513                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87319.328252                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           62                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          338                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          247                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          257                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           904                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        51253                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2917                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         1404                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         1124                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        56698                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   3899478992                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    281717465                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    122245499                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst     96533995                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   4399975951                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.003982                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.192161                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.262528                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.388122                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.004398                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 76082.941330                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 96577.807679                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 87069.443732                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 85884.337189                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77603.724135                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      9167701                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        27920                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        21290                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        20454                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           9237365                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       341017                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       140983                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       133118                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       128648                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          743766                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  38855141132                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  17625707480                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  16655065011                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  16244315571                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  89380229194                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      9508718                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       168903                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       154408                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       149102                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       9981131                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.035864                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.834698                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.862119                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.862819                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.074517                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 113939.015158                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 125020.090933                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 125115.048386                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 126269.476175                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 120172.512852                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        20398                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          305                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          192                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          300                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        21195                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       320619                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       140678                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       132926                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       128348                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       722571                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  34371199210                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  16196065984                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  15313800515                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  14939834073                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  80820899782                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.033718                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.832892                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.860875                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.860807                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.072394                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 107202.627449                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 115128.634072                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 115205.456532                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 116400.988508                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 111851.845399                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           94                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data            1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data            2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                99                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          603                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           38                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           19                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           26                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             686                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      9300494                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data        34999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data       321998                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data       445994                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     10103485                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          697                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           40                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           20                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           28                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           785                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.865136                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.950000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.950000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.928571                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.873885                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 15423.704809                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data   921.026316                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data 16947.263158                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data 17153.615385                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 14728.112245                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          125                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            2                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data            2                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data            9                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          138                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          478                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           36                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           17                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           17                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          548                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      9478490                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       777987                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       375494                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       444992                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     11076963                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.685796                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.900000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.850000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.607143                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.698089                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19829.476987                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 21610.750000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 22087.882353                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        26176                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20213.436131                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 496445179500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 496445179500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999800                       # Cycle average of tags in use
system.l2.tags.total_refs                    54014407                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6424514                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.407548                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      33.265427                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.843087                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.922282                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.025578                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.780749                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.015179                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.793969                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.007311                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.705358                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    14.640858                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.519772                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.060048                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.155036                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000400                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.012199                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000237                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.012406                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000114                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.011021                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.228763                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999997                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            54                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           54                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.843750                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.156250                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 422794866                       # Number of tag accesses
system.l2.tags.data_accesses                422794866                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 496445179500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3280128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      47912000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        186688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      30777088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst         89856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      30659264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         71936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      28501376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    129085568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          270563904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3280128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       186688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst        89856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        71936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3628608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    100093376                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       100093376                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          51252                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         748625                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2917                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         480892                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           1404                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         479051                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           1124                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         445334                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      2016962                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4227561                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1563959                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1563959                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          6607231                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         96510153                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           376050                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         61994938                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           180999                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         61757602                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           144902                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         57410923                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    260019783                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             545002581                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      6607231                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       376050                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       180999                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       144902                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          7309182                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      201620199                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            201620199                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      201620199                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         6607231                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        96510153                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          376050                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        61994938                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          180999                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        61757602                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          144902                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        57410923                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    260019783                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            746622780                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1548285.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     51252.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    725758.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2917.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    475690.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      1404.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    472893.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      1124.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    437780.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   2014389.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002931424750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        95389                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        95390                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7469634                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1458008                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4227561                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1563960                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4227561                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1563960                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  44354                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 15675                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            187632                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            188554                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            224859                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            800040                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            219942                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            257256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            246792                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            238107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            260012                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            264853                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           265134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           211969                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           214256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           207650                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           197588                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           198563                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             74051                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             70803                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             67566                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             66281                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            102712                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            124574                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            112050                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            101111                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            128922                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            140841                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           121061                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           102928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            95960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            83594                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            80215                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            75599                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       7.72                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.99                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 198754847060                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                20916035000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            277189978310                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     47512.55                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                66262.55                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         3                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2864164                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  940658                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 68.47                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                60.75                       # Row buffer hit rate for writes
=======
system.membus.snoop_fanout::total             4699235                       # Request fanout histogram
system.membus.respLayer1.occupancy        24403920867                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         16652276235                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   534644231500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 534644231500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 534644231500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 534644231500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 534644231500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   534644231500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 534644231500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 534644231500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 534644231500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 534644231500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 18                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            9                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    645549111.111111                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1118992600.984804                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        87500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   3356342000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              9                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   528834289500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5809942000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 534644231500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     90086333                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        90086333                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     90086333                       # number of overall hits
system.cpu0.icache.overall_hits::total       90086333                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     14360295                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      14360295                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     14360295                       # number of overall misses
system.cpu0.icache.overall_misses::total     14360295                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 183672869498                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 183672869498                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 183672869498                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 183672869498                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    104446628                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    104446628                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    104446628                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    104446628                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.137489                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.137489                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.137489                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.137489                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 12790.327044                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 12790.327044                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 12790.327044                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 12790.327044                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2703                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               67                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    40.343284                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     12843012                       # number of writebacks
system.cpu0.icache.writebacks::total         12843012                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1517250                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1517250                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1517250                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1517250                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     12843045                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     12843045                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     12843045                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     12843045                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 157996736998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 157996736998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 157996736998                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 157996736998                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.122963                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.122963                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.122963                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.122963                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12302.124379                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12302.124379                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12302.124379                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12302.124379                       # average overall mshr miss latency
system.cpu0.icache.replacements              12843012                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     90086333                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       90086333                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     14360295                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     14360295                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 183672869498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 183672869498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    104446628                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    104446628                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.137489                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.137489                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 12790.327044                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 12790.327044                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1517250                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1517250                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     12843045                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     12843045                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 157996736998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 157996736998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.122963                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.122963                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12302.124379                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12302.124379                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 534644231500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999900                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          102927901                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         12843012                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.014312                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999900                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        221736300                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       221736300                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 534644231500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    236529321                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       236529321                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    236529321                       # number of overall hits
system.cpu0.dcache.overall_hits::total      236529321                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     16207788                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      16207788                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     16207788                       # number of overall misses
system.cpu0.dcache.overall_misses::total     16207788                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 597083277180                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 597083277180                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 597083277180                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 597083277180                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    252737109                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    252737109                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    252737109                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    252737109                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.064129                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.064129                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.064129                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.064129                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 36839.282275                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 36839.282275                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 36839.282275                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 36839.282275                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      6174643                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       362573                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           121908                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           4097                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    50.650023                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    88.497193                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     11166491                       # number of writebacks
system.cpu0.dcache.writebacks::total         11166491                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      5434223                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      5434223                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      5434223                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      5434223                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     10773565                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     10773565                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     10773565                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     10773565                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 239653681622                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 239653681622                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 239653681622                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 239653681622                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.042628                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.042628                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.042628                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.042628                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 22244.603492                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 22244.603492                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 22244.603492                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 22244.603492                       # average overall mshr miss latency
system.cpu0.dcache.replacements              11166491                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    169328347                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      169328347                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     12491389                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     12491389                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 374842367000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 374842367000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    181819736                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    181819736                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.068702                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.068702                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 30008.061313                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 30008.061313                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      3089022                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      3089022                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      9402367                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      9402367                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 176817613500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 176817613500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.051713                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.051713                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 18805.648992                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18805.648992                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     67200974                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      67200974                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      3716399                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3716399                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 222240910180                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 222240910180                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     70917373                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     70917373                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.052405                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.052405                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 59800.067264                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 59800.067264                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2345201                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2345201                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1371198                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1371198                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  62836068122                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  62836068122                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.019335                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.019335                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 45825.670780                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 45825.670780                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1150                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1150                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          746                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          746                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      6074000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      6074000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1896                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1896                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.393460                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.393460                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  8142.091153                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  8142.091153                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          733                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          733                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           13                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           13                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       877500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       877500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.006857                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.006857                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        67500                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        67500                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1703                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1703                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          137                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          137                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       606000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       606000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1840                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1840                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.074457                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.074457                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4423.357664                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4423.357664                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          137                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          137                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       469000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       469000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.074457                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.074457                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3423.357664                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3423.357664                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       612298                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         612298                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       405905                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       405905                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  32506207500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  32506207500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1018203                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1018203                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.398648                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.398648                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 80083.289193                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 80083.289193                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       405905                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       405905                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  32100302500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  32100302500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.398648                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.398648                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 79083.289193                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 79083.289193                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 534644231500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.967431                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          248324078                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         11179253                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            22.212940                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.967431                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998982                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998982                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        518697381                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       518697381                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 534644231500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            12803738                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             9903065                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                2930                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              116914                       # number of demand (read+write) hits
system.l2.demand_hits::total                 22826647                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           12803738                       # number of overall hits
system.l2.overall_hits::.cpu0.data            9903065                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               2930                       # number of overall hits
system.l2.overall_hits::.cpu1.data             116914                       # number of overall hits
system.l2.overall_hits::total                22826647                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             39306                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1262266                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2440                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            914735                       # number of demand (read+write) misses
system.l2.demand_misses::total                2218747                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            39306                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1262266                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2440                       # number of overall misses
system.l2.overall_misses::.cpu1.data           914735                       # number of overall misses
system.l2.overall_misses::total               2218747                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   3392442489                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 130320773988                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    228940499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  93405064739                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     227347221715                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   3392442489                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 130320773988                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    228940499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  93405064739                       # number of overall miss cycles
system.l2.overall_miss_latency::total    227347221715                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        12843044                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        11165331                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            5370                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1031649                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             25045394                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       12843044                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       11165331                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           5370                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1031649                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            25045394                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.003060                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.113052                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.454376                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.886673                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.088589                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.003060                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.113052                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.454376                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.886673                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.088589                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 86308.514960                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 103243.511263                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 93828.073361                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 102111.611274                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 102466.491995                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 86308.514960                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 103243.511263                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 93828.073361                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 102111.611274                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 102466.491995                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             145357                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      4950                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      29.365051                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   2405066                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1577059                       # number of writebacks
system.l2.writebacks::total                   1577059                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             18                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          47495                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             42                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           3239                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               50794                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            18                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         47495                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            42                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          3239                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              50794                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        39288                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1214771                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2398                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       911496                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2167953                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        39288                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1214771                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2398                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       911496                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      2559380                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4727333                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2998176991                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 114862401091                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    202709499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  84061865249                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 202125152830                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2998176991                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 114862401091                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    202709499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  84061865249                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 243023591207                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 445148744037                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.003059                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.108798                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.446555                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.883533                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.086561                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.003059                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.108798                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.446555                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.883533                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.188751                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 76312.792481                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 94554.777066                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 84532.735196                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 92224.063791                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93233.180253                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 76312.792481                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 94554.777066                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 84532.735196                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 92224.063791                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 94954.087008                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 94164.879867                       # average overall mshr miss latency
system.l2.replacements                        6847345                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2662278                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2662278                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2662278                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2662278                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     22305111                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         22305111                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     22305111                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     22305111                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      2559380                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        2559380                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 243023591207                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 243023591207                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 94954.087008                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 94954.087008                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    7                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            23                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            18                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 41                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       239000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       269500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           24                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           24                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               48                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.958333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.750000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.854167                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 10391.304348                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1694.444444                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  6573.170732                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           23                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           18                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            41                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       457500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       352500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       810000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.958333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.750000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.854167                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19891.304348                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19583.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19756.097561                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              8                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.833333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.875000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        40000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        97500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       137500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.833333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.875000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19642.857143                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           965288                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            69337                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1034625                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         798140                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         665144                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1463284                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  81180626243                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  66523621451                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  147704247694                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1763428                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       734481                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2497909                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.452607                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.905597                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.585804                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 101712.263817                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 100013.863842                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 100940.246524                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        24919                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         2273                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            27192                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       773221                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       662871                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1436092                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  71527874792                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  59722495957                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 131250370749                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.438476                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.902503                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.574918                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 92506.378890                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 90096.709551                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91394.124296                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      12803738                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          2930                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           12806668                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        39306                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2440                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            41746                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   3392442489                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    228940499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3621382988                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     12843044                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         5370                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       12848414                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.003060                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.454376                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003249                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 86308.514960                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 93828.073361                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86748.023475                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           18                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           42                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            60                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        39288                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2398                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        41686                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2998176991                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    202709499                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   3200886490                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.003059                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.446555                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003244                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 76312.792481                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 84532.735196                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76785.647220                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      8937777                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        47577                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           8985354                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       464126                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       249591                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          713717                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  49140147745                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  26881443288                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  76021591033                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      9401903                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       297168                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       9699071                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.049365                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.839899                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.073586                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 105876.739818                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 107701.973581                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 106515.034717                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        22576                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          966                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        23542                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       441550                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       248625                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       690175                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  43334526299                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  24339369292                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  67673895591                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.046964                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.836648                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.071159                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 98141.832859                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 97895.904644                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 98053.240977                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           77                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            9                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                86                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          526                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           11                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             537                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      5887997                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       148498                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      6036495                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          603                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           20                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           623                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.872305                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.550000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.861958                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 11193.910646                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 13499.818182                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 11241.145251                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           95                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            4                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           99                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          431                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          438                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      8522492                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       133500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      8655992                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.714760                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.350000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.703050                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19773.763341                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19071.428571                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19762.538813                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 534644231500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 534644231500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999812                       # Cycle average of tags in use
system.l2.tags.total_refs                    52492217                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6847530                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.665862                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      34.751352                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.529337                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.508446                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.011233                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.054081                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    15.145363                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.542990                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.039521                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.148569                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000176                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.032095                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.236646                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999997                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            57                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024             7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           57                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.890625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.109375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 406955298                       # Number of tag accesses
system.l2.tags.data_accesses                406955298                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 534644231500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2514368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      77770816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        153472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      58338112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    161910080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          300686848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2514368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       153472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2667840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    100931776                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       100931776                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          39287                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1215169                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2398                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         911533                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      2529845                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4698232                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1577059                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1577059                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4702881                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        145462742                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           287054                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        109115761                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    302837047                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             562405484                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4702881                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       287054                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4989935                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      188783064                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            188783064                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      188783064                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4702881                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       145462742                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          287054                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       109115761                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    302837047                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            751188548                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1565081.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     39286.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1192829.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2398.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    896234.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   2526455.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005157599250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        95678                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        95679                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             8658888                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1472982                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4698232                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1577059                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4698232                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1577059                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  41030                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 11978                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            213894                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            209285                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            241420                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            837664                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            276316                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            305055                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            321622                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            305474                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            279534                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            262487                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           281080                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           230794                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           232241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           219911                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           218738                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           221687                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             67365                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             65854                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             65259                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             65279                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            121079                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            132805                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            158796                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            155696                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            131786                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            111228                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           104441                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            86343                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            81110                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            74697                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            73489                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            69835                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       7.89                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.90                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 187776077721                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                23286010000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            275098615221                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     40319.50                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59069.50                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3452485                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  986243                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.13                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                63.02                       # Row buffer hit rate for writes
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
<<<<<<< HEAD
system.mem_ctrls.readPktSize::6               4227561                       # Read request sizes (log2)
=======
system.mem_ctrls.readPktSize::6               4698232                       # Read request sizes (log2)
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
<<<<<<< HEAD
system.mem_ctrls.writePktSize::6              1563960                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  732490                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  736720                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  535578                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  345560                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  216942                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  190884                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  186788                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  181552                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  168794                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  154617                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 153686                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 219353                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 128144                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  82084                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  64035                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  45385                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  26172                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  11626                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   1949                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    848                       # What read queue length does an incoming req see
=======
system.mem_ctrls.writePktSize::6              1577059                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1253919                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  763482                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  342263                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  275149                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  238536                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  207478                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  192249                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  181369                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  168365                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  158033                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 170661                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 268734                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 159124                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  99893                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  77301                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  53800                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  32183                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  13152                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   1181                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    330                       # What read queue length does an incoming req see
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
<<<<<<< HEAD
system.mem_ctrls.wrQLenPdf::15                   7716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   8244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  18364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  40076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  70579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  94431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 102277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 102917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 101952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 102092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 102902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 107206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 102133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 100462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  97863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  95475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  94169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  94491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   7469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   4848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   5155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   5189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   5163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   5208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   5206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   5165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   5096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   4948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   4850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   5327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   5820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   3533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      4                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1926648                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    190.389244                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   112.190269                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   264.948745                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1192841     61.91%     61.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       386823     20.08%     81.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        85957      4.46%     86.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        42144      2.19%     88.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        30039      1.56%     90.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        25412      1.32%     91.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        23700      1.23%     92.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        22777      1.18%     93.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       116955      6.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1926648                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        95390                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      43.853727                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     25.682518                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    266.579762                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        95385     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-20479            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::69632-73727            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         95390                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        95389                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.230907                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.214833                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.761240                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            86104     90.27%     90.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              777      0.81%     91.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5733      6.01%     97.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1793      1.88%     98.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              676      0.71%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              198      0.21%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               66      0.07%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               27      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               12      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         95389                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              267725248                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2838656                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                99089152                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               270563904                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            100093440                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       539.28                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       199.60                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    545.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    201.62                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.77                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.21                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.56                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  496445161500                       # Total gap between requests
system.mem_ctrls.avgGap                      85719.31                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3280128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     46448512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       186688                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     30444160                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst        89856                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     30265152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        71936                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     28017920                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    128920896                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     99089152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 6607231.040703457780                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 93562217.779576599598                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 376049.577494185360                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 61324313.856088109314                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 180998.836750715185                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 60963734.264640994370                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 144902.202640885953                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 56437087.430718019605                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 259688081.028088629246                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 199597369.642703920603                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        51252                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       748625                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2917                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       480892                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         1404                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       479051                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         1124                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       445334                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      2016962                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1563960                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1780087626                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  49633300256                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    158459404                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  32698732485                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     63158061                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  32377726670                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     49190779                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  29758991531                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 130670331498                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 11923403108102                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     34732.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     66299.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     54322.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     67996.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     44984.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     67587.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     43764.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     66823.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     64785.72                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7623854.26                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    66.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           7288319220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3873818355                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         12994978500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4327975080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     39188831760.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      98539241340                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     107654535360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       273867699615                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        551.657486                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 278642239029                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  16577340000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 201225600471                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6467983200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3437807010                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         16873119480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3753952560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     39188831760.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     159862606980                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      56013806400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       285598107390                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        575.286294                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 143674965126                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  16577340000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 336192874374                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                275                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          138                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    3178675884.057971                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   19745338844.537693                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          135     97.83%     97.83% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.72%     98.55% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.72%     99.28% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.72%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        14000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 200737375500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            138                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    57787907500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 438657272000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 496445179500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      3640226                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         3640226                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      3640226                       # number of overall hits
system.cpu1.icache.overall_hits::total        3640226                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        17051                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         17051                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        17051                       # number of overall misses
system.cpu1.icache.overall_misses::total        17051                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    547294999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    547294999                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    547294999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    547294999                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      3657277                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      3657277                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      3657277                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      3657277                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.004662                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.004662                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.004662                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.004662                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 32097.530878                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 32097.530878                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 32097.530878                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 32097.530878                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          291                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               10                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    29.100000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        15148                       # number of writebacks
system.cpu1.icache.writebacks::total            15148                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1871                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1871                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1871                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1871                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        15180                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        15180                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        15180                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        15180                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    494491999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    494491999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    494491999                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    494491999                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.004151                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.004151                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.004151                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.004151                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 32575.230501                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 32575.230501                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 32575.230501                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 32575.230501                       # average overall mshr miss latency
system.cpu1.icache.replacements                 15148                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      3640226                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        3640226                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        17051                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        17051                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    547294999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    547294999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      3657277                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      3657277                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.004662                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.004662                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 32097.530878                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 32097.530878                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1871                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1871                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        15180                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        15180                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    494491999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    494491999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.004151                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.004151                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 32575.230501                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 32575.230501                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 496445179500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.976828                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3582985                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            15148                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           236.531885                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        355167500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.976828                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999276                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999276                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          7329734                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         7329734                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 496445179500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      5476031                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         5476031                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      5476031                       # number of overall hits
system.cpu1.dcache.overall_hits::total        5476031                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      1435545                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1435545                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      1435545                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1435545                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 187739838832                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 187739838832                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 187739838832                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 187739838832                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      6911576                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      6911576                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      6911576                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      6911576                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.207702                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.207702                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.207702                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.207702                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 130779.487116                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 130779.487116                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 130779.487116                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 130779.487116                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1512911                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       131947                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            20145                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1525                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    75.101067                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    86.522623                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       542362                       # number of writebacks
system.cpu1.dcache.writebacks::total           542362                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1089268                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1089268                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1089268                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1089268                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       346277                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       346277                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       346277                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       346277                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  40544035165                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  40544035165                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  40544035165                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  40544035165                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.050101                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050101                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.050101                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050101                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 117085.556260                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 117085.556260                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 117085.556260                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 117085.556260                       # average overall mshr miss latency
system.cpu1.dcache.replacements                542362                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      4795722                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        4795722                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       856675                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       856675                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  88709694000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  88709694000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      5652397                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      5652397                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.151560                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.151560                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 103551.164677                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 103551.164677                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       687207                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       687207                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       169468                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       169468                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  18331562500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  18331562500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.029982                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.029982                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 108171.232917                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 108171.232917                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       680309                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        680309                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       578870                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       578870                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  99030144832                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  99030144832                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1259179                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1259179                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.459720                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.459720                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 171074.930178                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 171074.930178                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       402061                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       402061                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       176809                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       176809                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  22212472665                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  22212472665                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.140416                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.140416                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 125629.762427                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 125629.762427                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          297                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          297                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          241                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          241                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5695500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5695500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          538                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          538                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.447955                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.447955                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 23632.780083                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 23632.780083                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          153                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          153                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           88                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           88                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      1025500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      1025500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.163569                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.163569                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 11653.409091                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11653.409091                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          194                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          194                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          142                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          142                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       955500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       955500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          336                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          336                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.422619                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.422619                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6728.873239                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6728.873239                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          138                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          138                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       826500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       826500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.410714                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.410714                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5989.130435                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5989.130435                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       183000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       183000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       174000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       174000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       292224                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         292224                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       216968                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       216968                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  19174631500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  19174631500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       509192                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       509192                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.426103                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.426103                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 88375.389458                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 88375.389458                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       216968                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       216968                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  18957663500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  18957663500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.426103                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.426103                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 87375.389458                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 87375.389458                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 496445179500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.771952                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            6330770                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           563055                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.243609                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        355179000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.771952                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.899123                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.899123                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         15406370                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        15406370                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 496445179500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          22876843                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            2                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4951842                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     22690868                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4860320                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          3781369                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1058                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           700                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1758                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           38                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           38                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3273034                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3273034                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      12893222                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      9983624                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          785                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          785                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     38609358                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     34868976                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        45508                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1648376                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        16012                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1612872                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         8656                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1500804                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              78310562                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   1647331840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1486793536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1940992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     69426048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       682496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     68027776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       368640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     63472640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3338043968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        10278758                       # Total snoops (count)
system.tol2bus.snoopTraffic                 104684160                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         36361261                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.081344                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.325178                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               33766222     92.86%     92.86% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2407235      6.62%     99.48% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  39071      0.11%     99.59% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 122554      0.34%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  26168      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                     11      0.00%    100.00% # Request fanout histogram
=======
system.mem_ctrls.wrQLenPdf::15                  10719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  12284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  42516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  83814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  95376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  97063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  97310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  97971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  98228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  98219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  98788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 102408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  97769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  97136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  95906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  95019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  94909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  95192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   5471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      1                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1783532                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    223.278340                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   125.289361                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   297.215815                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1021234     57.26%     57.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       362373     20.32%     77.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        88115      4.94%     82.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        46967      2.63%     85.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        34063      1.91%     87.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        28505      1.60%     88.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        26220      1.47%     90.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        26841      1.50%     91.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       149214      8.37%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1783532                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        95679                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      48.675279                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.297803                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    315.168693                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        95674     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-16383            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-20479            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::86016-90111            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         95679                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        95678                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.357449                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.333308                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.933064                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            81490     85.17%     85.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1361      1.42%     86.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             7966      8.33%     94.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3249      3.40%     98.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1146      1.20%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              309      0.32%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               99      0.10%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               43      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               11      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         95678                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              298060928                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2625920                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               100163968                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               300686848                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            100931776                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       557.49                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       187.35                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    562.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    188.78                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.82                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.36                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.46                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  534644169500                       # Total gap between requests
system.mem_ctrls.avgGap                      85198.31                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2514304                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     76341056                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       153472                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     57358976                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    161693120                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    100163968                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4702760.923737751320                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 142788515.244646400213                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 287054.439116304216                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 107284382.062953218818                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 302431243.943945944309                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 187346953.541385054588                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        39287                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1215169                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2398                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       911533                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      2529845                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1577059                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1372212363                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  64588503984                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    102197651                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  46372544857                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 162663156366                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 12757908870801                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     34927.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     53151.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     42617.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     50873.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     64297.68                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8089683.94                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    71.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           6232049040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3312405030                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         13897810080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3825873720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     42204255600.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     109969616070                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     112697392800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       292139402340                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        546.418319                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 291639414801                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  17852900000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 225151916699                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6502398000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3456098910                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         19354612200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4343729040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     42204255600.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     177062614050                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      56198026080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       309121733880                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        578.182118                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 143957742301                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  17852900000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 372833589199                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                161                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           81                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5366972382.716049                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   25138591237.275776                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           78     96.30%     96.30% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.23%     97.53% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.23%     98.77% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1.5e+11-2e+11            1      1.23%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        20500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 197030136000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             81                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    99919468500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 434724763000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 534644231500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      6370067                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         6370067                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      6370067                       # number of overall hits
system.cpu1.icache.overall_hits::total        6370067                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         6035                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          6035                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         6035                       # number of overall misses
system.cpu1.icache.overall_misses::total         6035                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    304162500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    304162500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    304162500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    304162500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      6376102                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      6376102                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      6376102                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      6376102                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000947                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000947                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000947                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000947                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 50399.751450                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 50399.751450                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 50399.751450                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 50399.751450                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           44                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           44                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         5338                       # number of writebacks
system.cpu1.icache.writebacks::total             5338                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          665                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          665                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          665                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          665                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         5370                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         5370                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         5370                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         5370                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    270097500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    270097500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    270097500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    270097500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000842                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000842                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000842                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000842                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 50297.486034                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 50297.486034                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 50297.486034                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 50297.486034                       # average overall mshr miss latency
system.cpu1.icache.replacements                  5338                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      6370067                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        6370067                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         6035                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         6035                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    304162500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    304162500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      6376102                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      6376102                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000947                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000947                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 50399.751450                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 50399.751450                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          665                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          665                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         5370                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         5370                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    270097500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    270097500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000842                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000842                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 50297.486034                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 50297.486034                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 534644231500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.222368                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            6272742                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5338                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1175.110903                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        346449500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.222368                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.975699                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.975699                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         12757574                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        12757574                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 534644231500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      9027847                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         9027847                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      9027847                       # number of overall hits
system.cpu1.dcache.overall_hits::total        9027847                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2589375                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2589375                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2589375                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2589375                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 254618796758                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 254618796758                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 254618796758                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 254618796758                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11617222                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11617222                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11617222                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11617222                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.222891                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.222891                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.222891                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.222891                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 98332.144536                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 98332.144536                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 98332.144536                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 98332.144536                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1743984                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       152717                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            31593                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1951                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    55.201595                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    78.276269                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1031158                       # number of writebacks
system.cpu1.dcache.writebacks::total          1031158                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1970597                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1970597                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1970597                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1970597                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       618778                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       618778                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       618778                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       618778                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  61484717361                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  61484717361                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  61484717361                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  61484717361                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.053264                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.053264                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.053264                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.053264                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 99364.743674                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 99364.743674                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 99364.743674                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 99364.743674                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1031158                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8164483                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8164483                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1557042                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1557042                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 126803630500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 126803630500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      9721525                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9721525                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.160164                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.160164                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 81438.799018                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 81438.799018                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1259666                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1259666                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       297376                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       297376                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  28018987500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  28018987500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030589                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030589                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 94220.742427                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 94220.742427                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       863364                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        863364                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1032333                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1032333                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 127815166258                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 127815166258                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1895697                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1895697                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.544566                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.544566                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 123811.954338                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 123811.954338                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       710931                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       710931                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       321402                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       321402                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  33465729861                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  33465729861                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.169543                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.169543                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 104124.211613                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 104124.211613                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          315                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          315                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          147                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          147                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5434500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5434500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          462                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          462                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.318182                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.318182                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 36969.387755                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 36969.387755                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          104                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          104                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           43                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           43                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      2660000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2660000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.093074                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.093074                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 61860.465116                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 61860.465116                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          321                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          321                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          108                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          108                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       584000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       584000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          429                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          429                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.251748                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.251748                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5407.407407                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5407.407407                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          108                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          108                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       476000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       476000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.251748                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.251748                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4407.407407                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4407.407407                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       592154                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         592154                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       425771                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       425771                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  35632564500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  35632564500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1017925                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1017925                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.418273                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.418273                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 83689.505626                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 83689.505626                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       425771                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       425771                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  35206793500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  35206793500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.418273                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.418273                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 82689.505626                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 82689.505626                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 534644231500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.899469                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           10663417                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1044444                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.209659                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        346461000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.899469                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.903108                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.903108                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         26316547                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        26316547                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 534644231500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          22548208                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4239337                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     22383701                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5270286                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          4718035                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             321                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           245                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            566                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2523339                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2523339                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      12848415                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      9699794                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          623                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          623                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     38529100                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     33512063                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        16078                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3107548                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              75164789                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   1643907520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1429235968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       685312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    132019072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3205847872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        11592045                       # Total snoops (count)
system.tol2bus.snoopTraffic                 102605696                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         36638953                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.067093                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.254633                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               34221872     93.40%     93.40% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2375947      6.48%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  41126      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      8      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
<<<<<<< HEAD
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           36361261                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        52200334080                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.5                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         824772639                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           8151190                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         763355675                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           4477171                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       17456180081                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       19324626556                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         845253057                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          22955563                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
=======
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           36638953                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        50107066293                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       16770270939                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       19285412224                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.6                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1567143316                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           8082444                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1502                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
<<<<<<< HEAD
final_tick                               539473180000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 421639                       # Simulator instruction rate (inst/s)
host_mem_usage                                 745656                       # Number of bytes of host memory used
host_op_rate                                   422969                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1704.51                       # Real time elapsed on the host
host_tick_rate                               25243566                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   718689140                       # Number of instructions simulated
sim_ops                                     720955590                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.043028                       # Number of seconds simulated
sim_ticks                                 43028000500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            95.382366                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                7529856                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups             7894390                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          1318346                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         13660991                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             35136                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          54724                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           19588                       # Number of indirect misses.
system.cpu0.branchPred.lookups               14640384                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        11630                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          4352                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1109239                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   5988430                       # Number of branches committed
system.cpu0.commit.bw_lim_events              1437674                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         140398                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       23312794                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            27478120                       # Number of instructions committed
system.cpu0.commit.committedOps              27543283                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples     67261181                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.409497                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.389334                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     57109985     84.91%     84.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      5555382      8.26%     93.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      1428741      2.12%     95.29% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       749360      1.11%     96.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       328818      0.49%     96.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       160185      0.24%     97.13% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       172502      0.26%     97.39% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       318534      0.47%     97.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      1437674      2.14%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     67261181                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3262                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               70527                       # Number of function calls committed.
system.cpu0.commit.int_insts                 27106503                       # Number of committed integer instructions.
system.cpu0.commit.loads                      6787951                       # Number of loads committed
system.cpu0.commit.membars                      98096                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        98780      0.36%      0.36% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        19585595     71.11%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6762      0.02%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1882      0.01%     71.50% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     71.50% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           456      0.00%     71.50% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1369      0.00%     71.51% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     71.51% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     71.51% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           228      0.00%     71.51% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          310      0.00%     71.51% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     71.51% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     71.51% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     71.51% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     71.51% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     71.51% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     71.51% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     71.51% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     71.51% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     71.51% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     71.51% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     71.51% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     71.51% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     71.51% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     71.51% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     71.51% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     71.51% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     71.51% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     71.51% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     71.51% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     71.51% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.51% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.51% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     71.51% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     71.51% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     71.51% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.51% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.51% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     71.51% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     71.51% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     71.51% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.51% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     71.51% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.51% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     71.51% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     71.51% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     71.51% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        6791729     24.66%     96.17% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1055273      3.83%    100.00% # Class of committed instruction
=======
final_tick                               605554218000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 301995                       # Simulator instruction rate (inst/s)
host_mem_usage                                 706296                       # Number of bytes of host memory used
host_op_rate                                   302944                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2374.91                       # Real time elapsed on the host
host_tick_rate                               29857989                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   717209870                       # Number of instructions simulated
sim_ops                                     719464351                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.070910                       # Number of seconds simulated
sim_ticks                                 70909986500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            95.793287                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               14643049                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            15286091                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          2586085                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         26467046                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             34118                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          51039                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           16921                       # Number of indirect misses.
system.cpu0.branchPred.lookups               28284491                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        11333                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          5078                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          2195758                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  11639811                       # Number of branches committed
system.cpu0.commit.bw_lim_events              2700201                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         252789                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       45955671                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            53323497                       # Number of instructions committed
system.cpu0.commit.committedOps              53445411                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    119286251                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.448043                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.436912                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     99254695     83.21%     83.21% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     11102819      9.31%     92.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      2804181      2.35%     94.87% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      1461415      1.23%     96.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       671664      0.56%     96.65% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       318846      0.27%     96.92% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       339519      0.28%     97.21% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       632911      0.53%     97.74% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      2700201      2.26%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    119286251                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3262                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               69970                       # Number of function calls committed.
system.cpu0.commit.int_insts                 52592682                       # Number of committed integer instructions.
system.cpu0.commit.loads                     13303090                       # Number of loads committed
system.cpu0.commit.membars                     183756                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       184440      0.35%      0.35% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        38180125     71.44%     71.78% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6748      0.01%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1882      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           456      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1369      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           228      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          310      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       13307594     24.90%     96.70% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1761360      3.30%    100.00% # Class of committed instruction
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu0.commit.op_class_0::FloatMemRead          574      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          309      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
<<<<<<< HEAD
system.cpu0.commit.op_class_0::total         27543283                       # Class of committed instruction
system.cpu0.commit.refs                       7847885                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   27478120                       # Number of Instructions Simulated
system.cpu0.committedOps                     27543283                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.019175                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.019175                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             33286088                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               211084                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved             6533597                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              56244126                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                 7654310                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 28140969                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1112079                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               629447                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1012094                       # Number of cycles decode is unblocking
=======
system.cpu0.commit.op_class_0::total         53445411                       # Class of committed instruction
system.cpu0.commit.refs                      15069837                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   53323497                       # Number of Instructions Simulated
system.cpu0.committedOps                     53445411                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.600035                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.600035                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             54843081                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               393187                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            12812732                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             110053832                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                12565434                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 55455032                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               2197536                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              1204317                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2001592                       # Number of cycles decode is unblocking
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu0.fetch.Branches                   14640384                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  3746171                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     63012889                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                82382                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles         1275                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      64114372                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 148                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           48                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                2642388                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.176473                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           6869986                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches           7564992                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.772823                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples          71205540                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.905389                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.051360                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                32553931     45.72%     45.72% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                20554280     28.87%     74.58% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                11880684     16.69%     91.27% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 5497440      7.72%     98.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  239536      0.34%     99.33% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  297623      0.42%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  113310      0.16%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   15229      0.02%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   53507      0.08%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            71205540                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2793                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    2042                       # number of floating regfile writes
system.cpu0.idleCycles                       11755701                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1238825                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                 9419941                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.536021                       # Inst execution rate
system.cpu0.iew.exec_refs                    12822400                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1145809                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               11767287                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             12573045                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             72715                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           572300                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             1251515                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           50814632                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             11676591                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1307383                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             44468944                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 60683                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              3458156                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1112079                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              3584970                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        93784                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           17167                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          184                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          188                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           12                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      5785094                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       191581                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           188                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       445879                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        792946                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 31258412                       # num instructions consuming a value
system.cpu0.iew.wb_count                     42408663                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.816355                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 25517954                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.511186                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      42704494                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                57034413                       # number of integer regfile reads
system.cpu0.int_regfile_writes               32127835                       # number of integer regfile writes
system.cpu0.ipc                              0.331216                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.331216                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           101459      0.22%      0.22% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             32297665     70.56%     70.78% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                7032      0.02%     70.79% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1934      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                456      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1377      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                228      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               310      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            12213411     26.68%     97.48% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1151539      2.52%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            591      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           309      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              45776327                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3367                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               6670                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3271                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3360                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     316024                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.006904                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 181685     57.49%     57.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     1      0.00%     57.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     73      0.02%     57.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     57.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     57.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     57.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     57.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     57.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     57.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.01%     57.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     57.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     57.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     57.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     57.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     57.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     57.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     57.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     57.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     57.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     57.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     57.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     57.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     57.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     57.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     57.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     57.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     57.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     57.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     57.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     57.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     57.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     57.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     57.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     57.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     57.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     57.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     57.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     57.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     57.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     57.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     57.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     57.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     57.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     57.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     57.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                116973     37.01%     94.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                17212      5.45%     99.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               62      0.02%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              45987525                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         163136497                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     42405392                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         74082805                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  50602363                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 45776327                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             212269                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       23271351                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            68949                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved         71871                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     10003375                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples     71205540                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.642876                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.147658                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           46813061     65.74%     65.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           13029168     18.30%     84.04% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            5822273      8.18%     92.22% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            2829829      3.97%     96.19% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            1719919      2.42%     98.61% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             469567      0.66%     99.27% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             301151      0.42%     99.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             185867      0.26%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              34705      0.05%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       71205540                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.551780                       # Inst issue rate
=======
system.cpu0.fetch.Branches                   28284491                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  7174113                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    113818523                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               131362                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          736                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     124568693                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 107                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          204                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                5175736                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.204010                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          10655237                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          14677167                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.898485                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         127062675                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.984642                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.049332                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                51826749     40.79%     40.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                39955022     31.45%     72.23% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                23226067     18.28%     90.51% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                10792825      8.49%     99.01% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  433723      0.34%     99.35% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  559363      0.44%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  165310      0.13%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   26840      0.02%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   76776      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           127062675                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2806                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    2052                       # number of floating regfile writes
system.cpu0.idleCycles                       11580298                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             2455165                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                18427907                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.625233                       # Inst execution rate
system.cpu0.iew.exec_refs                    24738512                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1942819                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               18885383                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             24679882                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            109817                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1120532                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             2184272                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           99324900                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             22795693                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          2604150                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             86684129                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                124334                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              5574626                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               2197536                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              5815592                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       162085                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           26218                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          165                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          251                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads            8                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     11376792                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       417525                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           251                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       889230                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       1565935                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 61139370                       # num instructions consuming a value
system.cpu0.iew.wb_count                     82855834                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.819131                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 50081176                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.597620                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      83468517                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               111219664                       # number of integer regfile reads
system.cpu0.int_regfile_writes               63031827                       # number of integer regfile writes
system.cpu0.ipc                              0.384610                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.384610                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           186015      0.21%      0.21% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             63281912     70.87%     71.08% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                6994      0.01%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1939      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 17      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                456      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1376      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                228      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               316      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     71.09% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            23850419     26.71%     97.81% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1957710      2.19%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            588      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           309      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              89288279                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3321                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               6619                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3280                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3354                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     507906                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.005688                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 316679     62.35%     62.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    21      0.00%     62.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     26      0.01%     62.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     62.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     62.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     62.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     62.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     62.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     62.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  18      0.00%     62.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     62.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     62.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     62.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     62.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     62.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     62.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     62.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     62.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     62.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     62.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     62.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     62.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     62.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     62.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     62.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     62.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     62.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     62.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     62.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     62.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     62.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     62.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     62.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     62.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     62.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     62.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     62.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     62.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     62.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     62.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     62.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     62.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     62.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     62.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     62.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     62.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                175578     34.57%     96.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                15571      3.07%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               12      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               1      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              89606849                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         306270246                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     82852554                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        145201282                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  98970125                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 89288279                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             354775                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       45879491                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           129726                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        101986                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     19638557                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    127062675                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.702711                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.174175                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           79422902     62.51%     62.51% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           25139036     19.78%     82.29% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           11734125      9.23%     91.53% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            5581361      4.39%     95.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            3389666      2.67%     98.59% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             866622      0.68%     99.27% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             530113      0.42%     99.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             326342      0.26%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              72508      0.06%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      127062675                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.644016                       # Inst issue rate
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu0.memDep0.conflictingLoads           128502                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           10275                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            12573045                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1251515                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   6213                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2379                       # number of misc regfile writes
system.cpu0.numCycles                        82961241                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     3094774                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               20073202                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             20472230                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                278831                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                 8978315                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               8345704                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               246760                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             69975134                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              53961468                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           40459641                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 27541445                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                550324                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1112079                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              9527338                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                19987415                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2829                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        69972305                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles       3973161                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             66640                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  2325605                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         66639                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   116647890                       # The number of ROB reads
system.cpu0.rob.rob_writes                  105663941                       # The number of ROB writes
system.cpu0.timesIdled                         113623                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2671                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            98.807093                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                7609817                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             7701691                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1319668                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         13626415                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             12287                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          16525                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            4238                       # Number of indirect misses.
system.cpu1.branchPred.lookups               14529646                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1894                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          3965                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1119802                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   5730292                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1310150                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         129056                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       23989078                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            26168990                       # Number of instructions committed
system.cpu1.commit.committedOps              26230476                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     63871075                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.410678                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.376723                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     53943981     84.46%     84.46% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      5544499      8.68%     93.14% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1401025      2.19%     95.33% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       712598      1.12%     96.45% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       322267      0.50%     96.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       156321      0.24%     97.20% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       167378      0.26%     97.46% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       312856      0.49%     97.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1310150      2.05%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     63871075                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               20347                       # Number of function calls committed.
system.cpu1.commit.int_insts                 25806452                       # Number of committed integer instructions.
system.cpu1.commit.loads                      6551337                       # Number of loads committed
system.cpu1.commit.membars                      92479                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass        92479      0.35%      0.35% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        18827675     71.78%     72.13% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            195      0.00%     72.13% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             354      0.00%     72.13% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     72.13% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     72.13% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     72.13% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     72.13% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     72.13% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     72.13% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     72.13% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     72.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     72.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     72.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     72.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     72.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     72.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     72.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     72.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     72.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     72.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     72.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     72.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     72.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     72.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     72.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     72.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     72.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     72.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     72.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     72.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     72.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     72.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     72.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     72.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     72.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     72.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     72.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     72.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     72.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     72.13% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        6555302     24.99%     97.12% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        754471      2.88%    100.00% # Class of committed instruction
=======
system.cpu0.memDep0.conflictingLoads           267963                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           21459                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            24679882                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            2184272                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   5114                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2379                       # number of misc regfile writes
system.cpu0.numCycles                       138642973                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     3177012                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               32330198                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             39958565                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                630915                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                15173999                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              14261540                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               413660                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            137016910                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             105583225                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           79436266                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 54300610                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                601750                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               2197536                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             16129684                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                39477705                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2838                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       137014072                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles       6930648                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            101788                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  4578510                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        101830                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   215968425                       # The number of ROB reads
system.cpu0.rob.rob_writes                  206593172                       # The number of ROB writes
system.cpu0.timesIdled                         113583                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1565                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            98.496278                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               14613355                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            14836454                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2583758                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         26093942                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             15494                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          18568                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3074                       # Number of indirect misses.
system.cpu1.branchPred.lookups               27805917                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1470                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          4438                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2202315                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  11247768                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2446180                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         196805                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       46790977                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            51322194                       # Number of instructions committed
system.cpu1.commit.committedOps              51417185                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    113689789                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.452259                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.420962                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     93738566     82.45%     82.45% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     11300592      9.94%     92.39% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2823954      2.48%     94.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1440625      1.27%     96.14% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       664403      0.58%     96.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       336775      0.30%     97.02% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       334975      0.29%     97.32% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       603719      0.53%     97.85% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2446180      2.15%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    113689789                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               23346                       # Number of function calls committed.
system.cpu1.commit.int_insts                 50624632                       # Number of committed integer instructions.
system.cpu1.commit.loads                     12774615                       # Number of loads committed
system.cpu1.commit.membars                     143494                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       143494      0.28%      0.28% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        37073535     72.10%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            277      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             354      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       12779053     24.85%     97.24% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1420472      2.76%    100.00% # Class of committed instruction
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
<<<<<<< HEAD
system.cpu1.commit.op_class_0::total         26230476                       # Class of committed instruction
system.cpu1.commit.refs                       7309773                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   26168990                       # Number of Instructions Simulated
system.cpu1.committedOps                     26230476                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.683017                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.683017                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             31942712                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               201108                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             6594822                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              55692961                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5645666                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 28179236                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1121354                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               626711                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1008747                       # Number of cycles decode is unblocking
=======
system.cpu1.commit.op_class_0::total         51417185                       # Class of committed instruction
system.cpu1.commit.refs                      14199525                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   51322194                       # Number of Instructions Simulated
system.cpu1.committedOps                     51417185                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.416608                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.416608                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             51093396                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               383588                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            12816482                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             108922552                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                10702670                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 55602334                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2203181                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1199360                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1953369                       # Number of cycles decode is unblocking
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu1.fetch.Branches                   14529646                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  3568984                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     61990899                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                57179                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles          107                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      63457696                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                  26                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                2642440                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.206940                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           4585463                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           7622104                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.903803                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          67897715                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.939971                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.047292                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                29517355     43.47%     43.47% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                20428133     30.09%     73.56% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                11802871     17.38%     90.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 5498711      8.10%     99.04% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  207241      0.31%     99.35% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  277766      0.41%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  119566      0.18%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   11920      0.02%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   34152      0.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            67897715                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        2314120                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1256473                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 9270144                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.620371                       # Inst execution rate
system.cpu1.iew.exec_refs                    12346862                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    851904                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               11680664                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             12447439                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             60205                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           572180                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1015409                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           50181997                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             11494958                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1323269                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             43557392                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                 60342                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              3013489                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1121354                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              3136110                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        77078                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads            9608                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           56                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           58                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      5896102                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       256973                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            58                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       455780                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        800693                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 30705560                       # num instructions consuming a value
system.cpu1.iew.wb_count                     41513414                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.818277                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 25125657                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.591259                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      41838538                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                55803216                       # number of integer regfile reads
system.cpu1.int_regfile_writes               31680884                       # number of integer regfile writes
system.cpu1.ipc                              0.372715                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.372715                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass            93984      0.21%      0.21% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             31900943     71.08%     71.29% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 238      0.00%     71.29% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  354      0.00%     71.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     71.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     71.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     71.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     71.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     71.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     71.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     71.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     71.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     71.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     71.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     71.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     71.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     71.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     71.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     71.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     71.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     71.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     71.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     71.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     71.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     71.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     71.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     71.29% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            12027801     26.80%     98.09% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             857341      1.91%    100.00% # Type of FU issued
=======
system.cpu1.fetch.Branches                   27805917                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  7036601                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    110453620                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               102432                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           16                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     123431061                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5169248                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.224195                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           8516689                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          14628849                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.995206                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         121554950                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.018973                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.039624                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                46690382     38.41%     38.41% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                39963537     32.88%     71.29% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                23028568     18.94%     90.23% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                10715927      8.82%     99.05% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  408029      0.34%     99.38% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  546460      0.45%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  134460      0.11%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   19147      0.02%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   48440      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           121554950                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        2470682                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2467824                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                18085385                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.686056                       # Inst execution rate
system.cpu1.iew.exec_refs                    23862619                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1619855                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               19173186                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             24143229                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             82624                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1100084                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1982555                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           98140221                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             22242764                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2620805                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             85088518                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                129649                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              4458017                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2203181                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              4701743                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       140365                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           18210                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           53                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           62                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     11368614                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       557645                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            62                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       912048                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1555776                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 59694464                       # num instructions consuming a value
system.cpu1.iew.wb_count                     81308446                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.819189                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 48901026                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.655578                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      81966376                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               109079949                       # number of integer regfile reads
system.cpu1.int_regfile_writes               62197630                       # number of integer regfile writes
system.cpu1.ipc                              0.413803                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.413803                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           144310      0.16%      0.16% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             62663670     71.44%     71.61% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 319      0.00%     71.61% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  354      0.00%     71.61% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     71.61% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     71.61% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     71.61% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     71.61% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     71.61% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     71.61% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     71.61% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     71.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     71.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     71.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     71.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     71.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     71.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     71.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     71.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     71.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     71.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     71.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     71.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     71.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     71.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     71.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     71.61% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            23277524     26.54%     98.15% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1623146      1.85%    100.00% # Type of FU issued
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
<<<<<<< HEAD
system.cpu1.iq.FU_type_0::total              44880661                       # Type of FU issued
=======
system.cpu1.iq.FU_type_0::total              87709323                       # Type of FU issued
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
<<<<<<< HEAD
system.cpu1.iq.fu_busy_cnt                     259394                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.005780                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 170015     65.54%     65.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     65.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     65.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     65.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     65.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     65.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     65.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     65.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     65.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     65.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     65.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     65.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     65.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     65.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     65.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     65.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     65.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     65.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     65.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     65.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     65.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     65.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     65.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     65.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     65.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     65.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     65.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     65.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     65.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     65.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     65.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     65.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     65.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     65.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     65.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     65.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     65.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     65.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     65.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     65.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     65.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     65.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     65.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     65.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     65.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     65.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 88852     34.25%     99.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  527      0.20%    100.00% # attempts to use FU when none available
=======
system.cpu1.iq.fu_busy_cnt                     452500                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.005159                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 304188     67.22%     67.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     67.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     67.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     67.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     67.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     67.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     67.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     67.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     67.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     67.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     67.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     67.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     67.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     67.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     67.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     67.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     67.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     67.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     67.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     67.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     67.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     67.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     67.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     67.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     67.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     67.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     67.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     67.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     67.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     67.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     67.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     67.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     67.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     67.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     67.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     67.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     67.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     67.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     67.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     67.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     67.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     67.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     67.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     67.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     67.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     67.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                146606     32.40%     99.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 1706      0.38%    100.00% # attempts to use FU when none available
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
<<<<<<< HEAD
system.cpu1.iq.int_alu_accesses              45046071                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         157989790                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     41513414                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         74133573                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  49996306                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 44880661                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             185691                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       23951521                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            71359                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         56635                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     10436766                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     67897715                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.661004                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.148242                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           43883463     64.63%     64.63% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           12712826     18.72%     83.36% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            5899417      8.69%     92.04% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2827927      4.16%     96.21% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1686475      2.48%     98.69% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             421200      0.62%     99.31% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             265089      0.39%     99.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             167758      0.25%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              33560      0.05%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       67897715                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.639218                       # Inst issue rate
=======
system.cpu1.iq.int_alu_accesses              88017513                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         297562874                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     81308446                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        144863318                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  97871271                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 87709323                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             268950                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       46723036                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           136778                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         72145                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     20253781                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    121554950                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.721561                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.172861                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           74608935     61.38%     61.38% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           24500517     20.16%     81.53% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           11899451      9.79%     91.32% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            5602848      4.61%     95.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3347768      2.75%     98.69% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             778403      0.64%     99.33% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             465101      0.38%     99.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             287749      0.24%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              64178      0.05%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      121554950                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.707187                       # Inst issue rate
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu1.memDep0.conflictingLoads           136754                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores            8734                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            12447439                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1015409                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                   1505                       # number of misc regfile reads
system.cpu1.numCycles                        70211835                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    15753417                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               19495811                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             19695534                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                288379                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 6980248                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               8447008                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               238386                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             69302488                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              53375344                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           40178228                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 27565277                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                 37894                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1121354                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              9103846                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                20482694                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups        69302488                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       3631179                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             55242                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  2264226                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         55224                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   112771431                       # The number of ROB reads
system.cpu1.rob.rob_writes                  104472876                       # The number of ROB writes
system.cpu1.timesIdled                          23439                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            96.839519                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                7626607                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             7875511                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1324723                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         13531227                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             12395                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          16962                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            4567                       # Number of indirect misses.
system.cpu2.branchPred.lookups               14429499                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1992                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          4022                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1126854                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   5679539                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1236798                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         115450                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       24209528                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            25910148                       # Number of instructions committed
system.cpu2.commit.committedOps              25964796                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     62913397                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.412707                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.363716                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     52830425     83.97%     83.97% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      5714792      9.08%     93.06% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1444515      2.30%     95.35% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       710157      1.13%     96.48% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       333259      0.53%     97.01% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       165280      0.26%     97.27% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       170514      0.27%     97.55% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       307657      0.49%     98.03% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1236798      1.97%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     62913397                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               20532                       # Number of function calls committed.
system.cpu2.commit.int_insts                 25552584                       # Number of committed integer instructions.
system.cpu2.commit.loads                      6472324                       # Number of loads committed
system.cpu2.commit.membars                      82187                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass        82187      0.32%      0.32% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        18674809     71.92%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            209      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             354      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        6476346     24.94%     97.19% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        730891      2.81%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         25964796                       # Class of committed instruction
system.cpu2.commit.refs                       7207237                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   25910148                       # Number of Instructions Simulated
system.cpu2.committedOps                     25964796                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              2.673794                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        2.673794                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             30730244                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               199070                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             6625861                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              55656086                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 5735549                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 28372405                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1128464                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               617894                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles               998480                       # Number of cycles decode is unblocking
=======
system.cpu1.memDep0.conflictingLoads           236243                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           15756                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            24143229                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1982555                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    816                       # number of misc regfile reads
system.cpu1.numCycles                       124025632                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    17706476                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               31677790                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             38666855                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                637395                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                13298794                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              13507328                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               430230                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            135649748                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             104428140                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           78869539                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 54406572                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                154019                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2203181                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             14898448                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                40202684                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       135649748                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       5070165                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             75997                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  4369824                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         76001                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   209447754                       # The number of ROB reads
system.cpu1.rob.rob_writes                  204295563                       # The number of ROB writes
system.cpu1.timesIdled                          22990                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu2.fetch.Branches                   14429499                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  3656343                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     60972877                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                57579                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           67                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      63451348                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                  20                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                2652666                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.208283                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           4665845                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           7639002                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.915889                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          66965142                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.952183                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            1.041717                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                28472533     42.52%     42.52% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                20572312     30.72%     73.24% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                11827451     17.66%     90.90% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 5463672      8.16%     99.06% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  209056      0.31%     99.37% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  279476      0.42%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  101555      0.15%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   10762      0.02%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   28325      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            66965142                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                        2313256                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1265770                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 9216585                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.626185                       # Inst execution rate
system.cpu2.iew.exec_refs                    12265844                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    836630                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               11376523                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             12366287                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             54928                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           563142                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1037080                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           50139087                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             11429214                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1333222                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             43381066                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                 61398                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              2829487                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1128464                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              2949965                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        76139                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads            9675                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           86                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation           54                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      5893963                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       302167                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents            54                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       466269                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        799501                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 30323961                       # num instructions consuming a value
system.cpu2.iew.wb_count                     41324835                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.817817                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 24799444                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.596504                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      41670440                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                55550113                       # number of integer regfile reads
system.cpu2.int_regfile_writes               31588481                       # number of integer regfile writes
system.cpu2.ipc                              0.374000                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.374000                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass            83752      0.19%      0.19% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             31835365     71.20%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 268      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  354      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            11957414     26.74%     98.13% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             837135      1.87%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              44714288                       # Type of FU issued
=======
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
<<<<<<< HEAD
system.cpu2.iq.fu_busy_cnt                     246890                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.005522                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 162753     65.92%     65.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     65.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     65.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     65.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     65.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     65.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     65.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     65.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     65.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     65.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     65.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     65.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     65.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     65.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     65.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     65.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     65.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     65.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     65.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     65.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     65.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     65.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     65.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     65.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     65.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     65.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     65.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     65.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     65.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     65.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     65.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     65.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     65.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     65.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     65.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     65.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     65.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     65.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     65.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     65.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     65.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     65.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     65.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     65.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     65.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     65.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 83300     33.74%     99.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                  837      0.34%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              44877426                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         156714650                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     41324835                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         74313426                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  49973172                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 44714288                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             165915                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       24174291                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            74042                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved         50465                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     10660294                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     66965142                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.667725                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.144101                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           42954490     64.14%     64.14% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           12656710     18.90%     83.04% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            5988775      8.94%     91.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2847813      4.25%     96.24% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1693773      2.53%     98.77% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             396673      0.59%     99.36% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             243793      0.36%     99.73% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             149546      0.22%     99.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              33569      0.05%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       66965142                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.645429                       # Inst issue rate
=======
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu2.memDep0.conflictingLoads           126284                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores            8467                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            12366287                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1037080                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                   1565                       # number of misc regfile reads
system.cpu2.numCycles                        69278398                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    16688151                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               19049053                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             19511138                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                281155                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 7067894                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               8242787                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               232177                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             69288929                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              53333591                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           40189818                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 27752089                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                 65596                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1128464                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              8917211                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                20678680                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups        69288929                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles       3050431                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts             49726                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  2230293                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts         49715                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   111841238                       # The number of ROB reads
system.cpu2.rob.rob_writes                  104407547                       # The number of ROB writes
system.cpu2.timesIdled                          23801                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            97.302003                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                7478522                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             7685887                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1304874                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         13303165                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             13091                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          17020                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            3929                       # Number of indirect misses.
system.cpu3.branchPred.lookups               14201979                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1873                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          3951                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          1105572                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   5627256                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1238626                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls          98866                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       24049022                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            25697807                       # Number of instructions committed
system.cpu3.commit.committedOps              25744204                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     61739901                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.416978                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.371901                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     51785318     83.88%     83.88% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      5619609      9.10%     92.98% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1413110      2.29%     95.27% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       727568      1.18%     96.45% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       327525      0.53%     96.98% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       165183      0.27%     97.24% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       170086      0.28%     97.52% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       292876      0.47%     97.99% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1238626      2.01%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     61739901                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               20456                       # Number of function calls committed.
system.cpu3.commit.int_insts                 25345084                       # Number of committed integer instructions.
system.cpu3.commit.loads                      6377888                       # Number of loads committed
system.cpu3.commit.membars                      69821                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass        69821      0.27%      0.27% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        18563655     72.11%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            227      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             354      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        6381839     24.79%     97.17% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        728308      2.83%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         25744204                       # Class of committed instruction
system.cpu3.commit.refs                       7110147                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   25697807                       # Number of Instructions Simulated
system.cpu3.committedOps                     25744204                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              2.651084                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        2.651084                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             29884262                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               200441                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             6532131                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              55196582                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 5682665                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 28097658                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               1107120                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               626416                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles               991062                       # Number of cycles decode is unblocking
=======
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu3.fetch.Branches                   14201979                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  3580969                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     59861702                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                56725                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles          114                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      62803621                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   8                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                2612844                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.208463                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           4594521                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           7491613                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.921860                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          65762767                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.958786                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            1.038813                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                27677259     42.09%     42.09% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                20348809     30.94%     73.03% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                11678823     17.76%     90.79% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 5448340      8.28%     99.07% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  217302      0.33%     99.40% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  278797      0.42%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   80539      0.12%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                    8688      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   24210      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            65762767                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                        2364283                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1241384                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 9136630                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.631811                       # Inst execution rate
system.cpu3.iew.exec_refs                    12091074                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    816516                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               11542352                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             12230729                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             46444                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           541970                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             1001958                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           49758564                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             11274558                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          1324366                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             43043409                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                 62502                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              2574582                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               1107120                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              2696160                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        71937                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads            9409                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           59                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation           61                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      5852841                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       269699                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents            61                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       457804                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        783580                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 30150999                       # num instructions consuming a value
system.cpu3.iew.wb_count                     41029305                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.817190                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 24639096                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.602247                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      41361654                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                55097902                       # number of integer regfile reads
system.cpu3.int_regfile_writes               31387625                       # number of integer regfile writes
system.cpu3.ipc                              0.377204                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.377204                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass            71319      0.16%      0.16% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             31676838     71.40%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 281      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  354      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            11803805     26.60%     98.16% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             815178      1.84%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              44367775                       # Type of FU issued
=======
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
<<<<<<< HEAD
system.cpu3.iq.fu_busy_cnt                     249862                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.005632                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 167096     66.88%     66.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     66.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     66.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     66.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     66.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     66.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     66.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     66.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     66.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     66.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     66.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     66.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     66.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     66.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     66.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     66.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     66.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     66.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     66.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     66.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     66.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     66.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     66.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     66.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     66.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     66.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     66.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     66.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     66.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     66.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     66.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     66.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     66.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     66.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     66.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     66.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     66.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     66.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     66.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     66.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     66.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     66.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     66.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     66.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     66.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 81743     32.72%     99.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                 1023      0.41%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              44546318                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         154819782                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     41029305                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         73772982                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  49620329                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 44367775                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             138235                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       24014360                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            71603                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved         39369                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     10551488                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     65762767                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.674664                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.151290                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           42030834     63.91%     63.91% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           12440028     18.92%     82.83% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            5945164      9.04%     91.87% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2833007      4.31%     96.18% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1683112      2.56%     98.74% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             396779      0.60%     99.34% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             248567      0.38%     99.72% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             151555      0.23%     99.95% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              33721      0.05%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       65762767                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.651250                       # Inst issue rate
=======
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu3.memDep0.conflictingLoads           112101                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores            8398                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            12230729                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1001958                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                   1498                       # number of misc regfile reads
system.cpu3.numCycles                        68127050                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    17839048                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               19014312                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             19353646                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                278319                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 6986638                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               7955431                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               243192                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             68708614                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              52929433                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           39960725                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 27500574                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                 81055                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               1107120                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              8638867                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                20607079                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups        68708614                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles       2515256                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts             41166                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  2169165                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts         41158                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   110285193                       # The number of ROB reads
system.cpu3.rob.rob_writes                  103616287                       # The number of ROB writes
system.cpu3.timesIdled                          23377                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued           523885                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               214291                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             1002547                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              21089                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                161191                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2424048                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4635252                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       733481                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       191623                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2536180                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1926530                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5535932                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2118153                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  43028000500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2273016                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       379940                       # Transaction distribution
system.membus.trans_dist::WritebackClean           13                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1832552                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            13386                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          21990                       # Transaction distribution
system.membus.trans_dist::ReadExReq            114062                       # Transaction distribution
system.membus.trans_dist::ReadExResp           113643                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2273016                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           293                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      7021911                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7021911                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    177063168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               177063168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            31116                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2422747                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2422747    100.00%    100.00% # Request fanout histogram
=======
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          1784877                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               674155                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             2971891                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              13258                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                551720                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3156486                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       6188189                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       293349                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        92625                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2710127                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1880677                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5421379                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        1973302                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  70909986500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3021925                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       368988                       # Transaction distribution
system.membus.trans_dist::WritebackClean            2                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2663221                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            23388                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          10084                       # Transaction distribution
system.membus.trans_dist::ReadExReq            100434                       # Transaction distribution
system.membus.trans_dist::ReadExResp           100316                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3021925                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           147                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      9310430                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                9310430                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    223438784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               223438784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            30662                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3155978                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3155978    100.00%    100.00% # Request fanout histogram
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
<<<<<<< HEAD
system.membus.snoop_fanout::total             2422747                       # Request fanout histogram
system.membus.respLayer1.occupancy        12532746171                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             29.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          6662545816                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              15.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               1658                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          830                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    10107489.759036                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   14434459.681106                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          830    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    135491500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            830                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    34638784000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED   8389216500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  43028000500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      3631486                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         3631486                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      3631486                       # number of overall hits
system.cpu2.icache.overall_hits::total        3631486                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        24856                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         24856                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        24856                       # number of overall misses
system.cpu2.icache.overall_misses::total        24856                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1798893498                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1798893498                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1798893498                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1798893498                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      3656342                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      3656342                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      3656342                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      3656342                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.006798                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.006798                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.006798                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.006798                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 72372.606131                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 72372.606131                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 72372.606131                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 72372.606131                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         3701                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               69                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    53.637681                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        23243                       # number of writebacks
system.cpu2.icache.writebacks::total            23243                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         1613                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1613                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         1613                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1613                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        23243                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        23243                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        23243                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        23243                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1668432998                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1668432998                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1668432998                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1668432998                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.006357                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.006357                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.006357                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.006357                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 71782.170890                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 71782.170890                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 71782.170890                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 71782.170890                       # average overall mshr miss latency
system.cpu2.icache.replacements                 23243                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      3631486                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        3631486                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        24856                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        24856                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1798893498                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1798893498                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      3656342                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      3656342                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.006798                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.006798                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 72372.606131                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 72372.606131                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         1613                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1613                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        23243                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        23243                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1668432998                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1668432998                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.006357                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.006357                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 71782.170890                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 71782.170890                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  43028000500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            3745139                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            23275                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           160.908228                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          7335927                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         7335927                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  43028000500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      8585655                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         8585655                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      8585655                       # number of overall hits
system.cpu2.dcache.overall_hits::total        8585655                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      3107920                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       3107920                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      3107920                       # number of overall misses
system.cpu2.dcache.overall_misses::total      3107920                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 232864336013                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 232864336013                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 232864336013                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 232864336013                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     11693575                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     11693575                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     11693575                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     11693575                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.265780                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.265780                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.265780                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.265780                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 74926.103636                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 74926.103636                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 74926.103636                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 74926.103636                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      3812229                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       375007                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            78323                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           5373                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    48.673174                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    69.794714                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       616594                       # number of writebacks
system.cpu2.dcache.writebacks::total           616594                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      2479385                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      2479385                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      2479385                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      2479385                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       628535                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       628535                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       628535                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       628535                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  51986491431                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  51986491431                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  51986491431                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  51986491431                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.053750                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.053750                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.053750                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.053750                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 82710.575276                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 82710.575276                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 82710.575276                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 82710.575276                       # average overall mshr miss latency
system.cpu2.dcache.replacements                616594                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      8029303                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8029303                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      2961057                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2961057                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 222411655000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 222411655000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     10990360                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10990360                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.269423                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.269423                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 75112.250457                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 75112.250457                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      2361234                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      2361234                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       599823                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       599823                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  49370291000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  49370291000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.054577                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.054577                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 82308.099223                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 82308.099223                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       556352                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        556352                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       146863                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       146863                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  10452681013                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  10452681013                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       703215                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       703215                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.208845                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.208845                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 71173.004862                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 71173.004862                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       118151                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       118151                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        28712                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        28712                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   2616200431                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   2616200431                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.040830                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.040830                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 91118.711027                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 91118.711027                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        27127                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        27127                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         1696                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1696                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     41207000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     41207000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        28823                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        28823                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.058842                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.058842                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 24296.580189                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 24296.580189                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          460                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          460                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data         1236                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         1236                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     18064500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     18064500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.042882                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.042882                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 14615.291262                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14615.291262                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        21675                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        21675                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         5719                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         5719                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     45289500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     45289500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        27394                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        27394                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.208768                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.208768                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7919.129218                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7919.129218                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         5523                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         5523                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     39911500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     39911500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.201613                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.201613                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  7226.416802                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  7226.416802                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      3426500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      3426500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      3281500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      3281500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         1084                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           1084                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         2938                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         2938                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data     55660500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total     55660500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         4022                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         4022                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.730482                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.730482                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 18945.030633                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 18945.030633                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         2938                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         2938                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data     52722500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total     52722500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.730482                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.730482                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 17945.030633                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 17945.030633                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  43028000500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           30.811350                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            9277496                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           629842                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            14.729878                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    30.811350                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.962855                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.962855                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         24137443                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        24137443                       # Number of data accesses
system.cpu3.numPwrStateTransitions               1578                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          790                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    11347937.341772                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   18214578.797999                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          790    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        66000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    230667000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            790                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    34063130000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED   8964870500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  43028000500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      3556328                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         3556328                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      3556328                       # number of overall hits
system.cpu3.icache.overall_hits::total        3556328                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        24641                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         24641                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        24641                       # number of overall misses
system.cpu3.icache.overall_misses::total        24641                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1828890995                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1828890995                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1828890995                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1828890995                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      3580969                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      3580969                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      3580969                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      3580969                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.006881                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.006881                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.006881                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.006881                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 74221.459965                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 74221.459965                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 74221.459965                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 74221.459965                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         3879                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               68                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    57.044118                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        23149                       # number of writebacks
system.cpu3.icache.writebacks::total            23149                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         1492                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1492                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         1492                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1492                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        23149                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        23149                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        23149                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        23149                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1705144496                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1705144496                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1705144496                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1705144496                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.006464                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.006464                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.006464                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.006464                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 73659.531556                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 73659.531556                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 73659.531556                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 73659.531556                       # average overall mshr miss latency
system.cpu3.icache.replacements                 23149                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      3556328                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        3556328                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        24641                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        24641                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1828890995                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1828890995                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      3580969                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      3580969                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.006881                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.006881                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 74221.459965                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 74221.459965                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         1492                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1492                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        23149                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        23149                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1705144496                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1705144496                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.006464                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.006464                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 73659.531556                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 73659.531556                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  43028000500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            3635201                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            23181                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           156.818127                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          7185087                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         7185087                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  43028000500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      8480620                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         8480620                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      8480620                       # number of overall hits
system.cpu3.dcache.overall_hits::total        8480620                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      3080922                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       3080922                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      3080922                       # number of overall misses
system.cpu3.dcache.overall_misses::total      3080922                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 232434439809                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 232434439809                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 232434439809                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 232434439809                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     11561542                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     11561542                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     11561542                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     11561542                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.266480                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.266480                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.266480                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.266480                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 75443.143257                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 75443.143257                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 75443.143257                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 75443.143257                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      3514276                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       439131                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            73398                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           5728                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    47.879724                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    76.663932                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       603430                       # number of writebacks
system.cpu3.dcache.writebacks::total           603430                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      2464044                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      2464044                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      2464044                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      2464044                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       616878                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       616878                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       616878                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       616878                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  50948375431                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  50948375431                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  50948375431                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  50948375431                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.053356                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.053356                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.053356                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.053356                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 82590.683135                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 82590.683135                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 82590.683135                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 82590.683135                       # average overall mshr miss latency
system.cpu3.dcache.replacements                603430                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      7921310                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        7921310                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      2935520                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2935520                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 221643147000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 221643147000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     10856830                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10856830                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.270385                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.270385                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 75503.879040                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 75503.879040                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      2348593                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2348593                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       586927                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       586927                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  48298781000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  48298781000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.054061                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.054061                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 82290.951004                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 82290.951004                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       559310                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        559310                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       145402                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       145402                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  10791292809                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  10791292809                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       704712                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       704712                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.206328                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.206328                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 74216.948935                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 74216.948935                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       115451                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       115451                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        29951                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        29951                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   2649594431                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   2649594431                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.042501                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.042501                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 88464.306067                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 88464.306067                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        23047                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        23047                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         1705                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         1705                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     47321500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     47321500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        24752                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        24752                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.068883                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.068883                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 27754.545455                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 27754.545455                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          504                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          504                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data         1201                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         1201                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     19179500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     19179500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.048521                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.048521                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 15969.608659                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15969.608659                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        17869                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17869                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         5463                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         5463                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     39054000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     39054000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        23332                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        23332                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.234142                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.234142                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7148.819330                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7148.819330                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         5272                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         5272                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     33915000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     33915000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.225956                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.225956                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6433.042489                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6433.042489                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      3187500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      3187500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      3054500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      3054500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         1156                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           1156                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         2795                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         2795                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data     58405500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total     58405500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         3951                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         3951                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.707416                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.707416                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 20896.422182                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 20896.422182                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         2795                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         2795                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data     55610500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total     55610500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.707416                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.707416                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 19896.422182                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 19896.422182                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  43028000500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           30.569544                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            9151998                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           617153                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            14.829383                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    30.569544                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.955298                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.955298                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         23844282                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        23844282                       # Number of data accesses
system.cpu0.numPwrStateTransitions                498                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          249                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    6214905.622490                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   12539033.559850                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          249    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        36000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    106676500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            249                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    41480489000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1547511500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  43028000500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      3629504                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         3629504                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      3629504                       # number of overall hits
system.cpu0.icache.overall_hits::total        3629504                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       116665                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        116665                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       116665                       # number of overall misses
system.cpu0.icache.overall_misses::total       116665                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   8857711481                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   8857711481                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   8857711481                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   8857711481                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      3746169                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      3746169                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      3746169                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      3746169                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.031142                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.031142                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.031142                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.031142                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 75924.325899                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 75924.325899                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 75924.325899                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 75924.325899                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        34167                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              481                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    71.033264                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       109354                       # number of writebacks
system.cpu0.icache.writebacks::total           109354                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         7311                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         7311                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         7311                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         7311                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       109354                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       109354                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       109354                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       109354                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   8297583983                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   8297583983                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   8297583983                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   8297583983                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.029191                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.029191                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.029191                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.029191                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 75878.193601                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 75878.193601                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 75878.193601                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 75878.193601                       # average overall mshr miss latency
system.cpu0.icache.replacements                109354                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      3629504                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        3629504                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       116665                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       116665                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   8857711481                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   8857711481                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      3746169                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      3746169                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.031142                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.031142                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 75924.325899                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 75924.325899                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         7311                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         7311                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       109354                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       109354                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   8297583983                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   8297583983                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.029191                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.029191                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 75878.193601                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 75878.193601                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  43028000500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            3740330                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           109386                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            34.193864                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          7601692                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         7601692                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  43028000500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      8758553                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         8758553                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      8758553                       # number of overall hits
system.cpu0.dcache.overall_hits::total        8758553                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      3407695                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       3407695                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      3407695                       # number of overall misses
system.cpu0.dcache.overall_misses::total      3407695                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 252639463704                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 252639463704                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 252639463704                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 252639463704                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     12166248                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     12166248                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     12166248                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     12166248                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.280094                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.280094                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.280094                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.280094                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 74137.933032                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 74137.933032                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 74137.933032                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 74137.933032                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      4868856                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       370545                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           100570                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           5041                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    48.412608                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    73.506249                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       696485                       # number of writebacks
system.cpu0.dcache.writebacks::total           696485                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      2699347                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      2699347                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      2699347                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      2699347                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       708348                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       708348                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       708348                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       708348                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  58164158893                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  58164158893                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  58164158893                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  58164158893                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.058222                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.058222                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.058222                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.058222                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 82112.406463                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 82112.406463                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 82112.406463                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 82112.406463                       # average overall mshr miss latency
system.cpu0.dcache.replacements                696483                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      8045723                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        8045723                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      3099537                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      3099537                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 231148828500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 231148828500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     11145260                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11145260                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.278104                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.278104                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 74575.276404                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 74575.276404                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2450390                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2450390                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       649147                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       649147                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  53336141000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  53336141000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.058244                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.058244                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 82163.425233                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 82163.425233                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       712830                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        712830                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       308158                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       308158                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  21490635204                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  21490635204                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1020988                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1020988                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.301823                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.301823                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 69739.014415                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 69739.014415                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       248957                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       248957                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        59201                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        59201                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   4828017893                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   4828017893                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.057984                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.057984                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 81552.978717                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 81552.978717                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        33112                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        33112                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2685                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2685                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     63990000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     63990000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        35797                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        35797                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.075006                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.075006                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 23832.402235                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 23832.402235                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1967                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1967                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          718                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          718                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      7589500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      7589500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.020058                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.020058                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 10570.334262                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10570.334262                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        27481                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        27481                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         6931                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         6931                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     63497000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     63497000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        34412                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        34412                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.201412                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.201412                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  9161.304285                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  9161.304285                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         6763                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         6763                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     56793000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     56793000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.196530                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.196530                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  8397.604613                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  8397.604613                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data      1071000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total      1071000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data      1012000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total      1012000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2028                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2028                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         2324                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         2324                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     52537500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     52537500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         4352                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         4352                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.534007                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.534007                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 22606.497418                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 22606.497418                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         2324                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         2324                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     50213500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     50213500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.534007                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.534007                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 21606.497418                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 21606.497418                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  43028000500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.729330                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            9540570                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           707488                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            13.485133                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.729330                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.991542                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.991542                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         25189074                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        25189074                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  43028000500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               14033                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              144536                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                5942                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              130526                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                6022                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              130706                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                5616                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              127292                       # number of demand (read+write) hits
system.l2.demand_hits::total                   564673                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              14033                       # number of overall hits
system.l2.overall_hits::.cpu0.data             144536                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               5942                       # number of overall hits
system.l2.overall_hits::.cpu1.data             130526                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               6022                       # number of overall hits
system.l2.overall_hits::.cpu2.data             130706                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               5616                       # number of overall hits
system.l2.overall_hits::.cpu3.data             127292                       # number of overall hits
system.l2.overall_hits::total                  564673                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             95320                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            548971                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             17096                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            496296                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             17221                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            486600                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             17533                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            476951                       # number of demand (read+write) misses
system.l2.demand_misses::total                2155988                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            95320                       # number of overall misses
system.l2.overall_misses::.cpu0.data           548971                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            17096                       # number of overall misses
system.l2.overall_misses::.cpu1.data           496296                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            17221                       # number of overall misses
system.l2.overall_misses::.cpu2.data           486600                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            17533                       # number of overall misses
system.l2.overall_misses::.cpu3.data           476951                       # number of overall misses
system.l2.overall_misses::total               2155988                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   7962226422                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  55051635463                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1554369421                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  50362659980                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   1552222439                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  49187236510                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst   1594856437                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  48220425076                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     215485631748                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   7962226422                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  55051635463                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1554369421                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  50362659980                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   1552222439                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  49187236510                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst   1594856437                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  48220425076                       # number of overall miss cycles
system.l2.overall_miss_latency::total    215485631748                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          109353                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          693507                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           23038                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          626822                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           23243                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          617306                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           23149                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          604243                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2720661                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         109353                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         693507                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          23038                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         626822                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          23243                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         617306                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          23149                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         604243                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2720661                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.871672                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.791587                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.742078                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.791765                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.740911                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.788264                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.757398                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.789336                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.792450                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.871672                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.791587                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.742078                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.791765                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.740911                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.788264                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.757398                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.789336                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.792450                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83531.540306                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 100281.500230                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 90920.064401                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 101477.062036                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 90135.441554                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 101083.511118                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 90963.123082                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 101101.423576                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99947.509795                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83531.540306                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 100281.500230                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 90920.064401                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 101477.062036                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 90135.441554                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 101083.511118                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 90963.123082                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 101101.423576                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99947.509795                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             133756                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      5998                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      22.300100                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                    254389                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              379932                       # number of writebacks
system.l2.writebacks::total                    379932                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            387                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data           9973                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           4743                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           5845                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           4958                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data           5875                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           4761                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data           5563                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               42105                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           387                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data          9973                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          4743                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          5845                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          4958                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data          5875                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          4761                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data          5563                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              42105                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        94933                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       538998                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        12353                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       490451                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst        12263                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       480725                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst        12772                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       471388                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2113883                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        94933                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       538998                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        12353                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       490451                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst        12263                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       480725                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst        12772                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       471388                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher       303924                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2417807                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   6983721434                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  49041902020                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1035115935                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  45069425526                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst   1020244956                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  43987634559                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst   1075838947                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  43142408134                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 191356291511                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   6983721434                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  49041902020                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1035115935                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  45069425526                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst   1020244956                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  43987634559                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst   1075838947                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  43142408134                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher  25181910419                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 216538201930                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.868133                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.777206                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.536201                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.782441                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.527600                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.778747                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.551730                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.780130                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.776974                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.868133                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.777206                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.536201                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.782441                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.527600                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.778747                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.551730                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.780130                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.888684                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73564.739701                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 90987.168821                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 83794.700478                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 91893.839601                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 83197.011824                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 91502.698131                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 84234.180003                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 91522.075517                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90523.596392                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73564.739701                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 90987.168821                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 83794.700478                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 91893.839601                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 83197.011824                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 91502.698131                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 84234.180003                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 91522.075517                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 82855.945628                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89559.754741                       # average overall mshr miss latency
system.l2.replacements                        4284135                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       449576                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           449576                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            8                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              8                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks       449584                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       449584                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000018                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000018                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            8                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            8                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000018                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000018                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks      1825059                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1825059                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks           13                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total             13                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      1825072                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1825072                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000007                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000007                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks           13                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total           13                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000007                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000007                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher       303924                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         303924                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher  25181910419                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  25181910419                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 82855.945628                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 82855.945628                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             247                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             201                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             204                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             290                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  942                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           527                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           343                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           333                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           351                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1554                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      3353000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       211000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data       476000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data       378000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      4418000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          774                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          544                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          537                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          641                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             2496                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.680879                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.630515                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.620112                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.547582                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.622596                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  6362.428843                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data   615.160350                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  1429.429429                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  1076.923077                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2842.985843                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu1.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               4                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          527                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          342                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          331                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          350                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1550                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     10569500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      6924000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data      6732500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      7082496                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     31308496                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.680879                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.628676                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.616387                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.546022                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.620994                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20055.977230                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20245.614035                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20339.879154                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20235.702857                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20199.029677                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           285                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           217                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           272                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           185                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                959                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data         1134                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          764                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          698                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          553                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             3149                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      7169500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      4736499                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data      4524500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data      3121000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     19551499                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data         1419                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          981                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          970                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          738                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           4108                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.799154                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.778797                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.719588                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.749322                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.766553                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  6322.310406                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  6199.606021                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  6482.091691                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  5643.761302                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  6208.796126                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data           21                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data           15                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data           20                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data           13                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            69                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data         1113                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          749                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          678                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          540                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         3080                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     22898000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data     15310500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data     14194000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data     11300999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     63703499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.784355                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.763507                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.698969                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.731707                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.749757                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20573.225517                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20441.255007                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20935.103245                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20927.775926                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20682.954221                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             8385                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             2927                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             3046                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data             2997                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 17355                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          46993                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          24107                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          23923                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          24303                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              119326                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   4614031372                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2593236895                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   2536143377                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   2573420897                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   12316832541                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        55378                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        27034                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        26969                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        27300                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            136681                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.848586                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.891729                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.887056                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.890220                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.873026                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 98185.503628                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 107571.945700                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 106012.764996                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 105889.021808                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 103220.023641                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         5044                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data          244                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data          197                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data          394                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             5879                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        41949                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        23863                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        23726                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        23909                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         113447                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   3868031887                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   2333007399                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   2281528387                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   2301431915                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10783999588                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.757503                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.882703                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.879751                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.875788                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.830013                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 92207.964123                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 97766.726690                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 96161.526890                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 96257.974612                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 95057.600360                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         14033                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          5942                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          6022                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          5616                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              31613                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        95320                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        17096                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        17221                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        17533                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           147170                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   7962226422                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1554369421                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   1552222439                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst   1594856437                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  12663674719                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       109353                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        23038                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        23243                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        23149                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         178783                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.871672                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.742078                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.740911                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.757398                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.823177                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83531.540306                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 90920.064401                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 90135.441554                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 90963.123082                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86047.935850                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          387                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         4743                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         4958                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         4761                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         14849                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        94933                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        12353                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst        12263                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst        12772                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       132321                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   6983721434                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1035115935                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst   1020244956                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst   1075838947                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  10114921272                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.868133                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.536201                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.527600                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.551730                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.740121                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73564.739701                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 83794.700478                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 83197.011824                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 84234.180003                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76442.297685                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       136151                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       127599                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       127660                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       124295                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            515705                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       501978                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       472189                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       462677                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       452648                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1889492                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  50437604091                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  47769423085                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  46651093133                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  45647004179                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 190505124488                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       638129                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       599788                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       590337                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       576943                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2405197                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.786640                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.787260                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.783751                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.784563                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.785587                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 100477.718328                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 101165.895616                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 100828.641002                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 100844.373948                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100823.461802                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data         4929                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         5601                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data         5678                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data         5169                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        21377                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       497049                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       466588                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       456999                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       447479                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1868115                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  45173870133                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  42736418127                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  41706106172                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  40840976219                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 170457370651                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.778916                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.777922                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.774132                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.775603                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.776699                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 90884.138451                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 91593.478887                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 91260.825892                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 91269.034344                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91245.651714                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          123                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            3                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data            3                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data            3                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               132                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          236                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           46                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           63                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           56                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             401                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      6278000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       383499                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data       568997                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data      1380498                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      8610994                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          359                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           49                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           66                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           59                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           533                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.657382                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.938776                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.954545                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.949153                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.752345                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 26601.694915                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  8336.934783                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data  9031.698413                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data 24651.750000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 21473.800499                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           93                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            4                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data            3                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data           11                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          111                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          143                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           42                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           60                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           45                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          290                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      2847494                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       854995                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data      1236988                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       904997                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      5844474                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.398329                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.857143                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.909091                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.762712                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.544090                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19912.545455                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20357.023810                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20616.466667                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 20111.044444                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20153.358621                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  43028000500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  43028000500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999805                       # Cycle average of tags in use
system.l2.tags.total_refs                     5228845                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4284439                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.220427                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      32.557096                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.782981                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        5.840653                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.887610                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        5.011121                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.826968                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        4.731942                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.936389                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        4.700081                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     6.724963                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.508705                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.027859                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.091260                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.013869                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.078299                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.012921                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.073937                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.014631                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.073439                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.105078                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999997                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            62                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.031250                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  44304295                       # Number of tag accesses
system.l2.tags.data_accesses                 44304295                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  43028000500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       6075776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      34507584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        790592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      31391040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        784832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      30767680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        817408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      30170944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher     17440320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          152746176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      6075776                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       790592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       784832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       817408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       8468608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     24316160                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        24316160                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          94934                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         539181                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          12353                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         490485                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst          12263                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         480745                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst          12772                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         471421                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher       272505                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2386659                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       379940                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             379940                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        141205167                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        801979725                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         18373896                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        729549122                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst         18240030                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        715061812                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst         18997118                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        701193261                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    405324900                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3549925031                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    141205167                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     18373896                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst     18240030                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst     18997118                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        196816210                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      565124099                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            565124099                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      565124099                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       141205167                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       801979725                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        18373896                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       729549122                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst        18240030                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       715061812                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst        18997118                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       701193261                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    405324900                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4115049129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    370456.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     94934.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    530666.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     12353.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    485398.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples     12263.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    475622.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples     12772.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    466789.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples    267164.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000200032500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        22967                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        22966                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4168877                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             349321                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2386659                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     379953                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2386659                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   379953                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  28698                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  9497                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             89535                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            104699                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            109626                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            105568                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            159844                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            148022                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            150566                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            130103                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            139202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            113535                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           132814                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            99807                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           111347                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           161566                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           266712                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           335015                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             17223                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16142                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             15653                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             19805                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             28506                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             27540                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             29040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             31763                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             30611                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             22184                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            18189                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            19947                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16028                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            22869                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            28029                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            26916                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.89                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  76118508620                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                11789805000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            120330277370                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32281.50                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                51031.50                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1767390                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  332809                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.95                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.84                       # Row buffer hit rate for writes
=======
system.membus.snoop_fanout::total             3155978                       # Request fanout histogram
system.membus.respLayer1.occupancy        16235760423                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             22.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          8269820097                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              11.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON    70909986500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  70909986500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  70909986500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  70909986500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  70909986500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON    70909986500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  70909986500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  70909986500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  70909986500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  70909986500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                252                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          126                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    12607690.476190                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   25031197.512053                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          126    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        27000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     79422500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            126                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    69321417500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1588569000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  70909986500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      7058525                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         7058525                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      7058525                       # number of overall hits
system.cpu0.icache.overall_hits::total        7058525                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       115587                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        115587                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       115587                       # number of overall misses
system.cpu0.icache.overall_misses::total       115587                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   8722352982                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   8722352982                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   8722352982                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   8722352982                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      7174112                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      7174112                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      7174112                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      7174112                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.016112                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.016112                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.016112                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.016112                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 75461.366607                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 75461.366607                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 75461.366607                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 75461.366607                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        28773                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              393                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    73.213740                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       107459                       # number of writebacks
system.cpu0.icache.writebacks::total           107459                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         8113                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         8113                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         8113                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         8113                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       107474                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       107474                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       107474                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       107474                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   8123984982                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   8123984982                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   8123984982                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   8123984982                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.014981                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.014981                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.014981                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.014981                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 75590.235610                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 75590.235610                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 75590.235610                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 75590.235610                       # average overall mshr miss latency
system.cpu0.icache.replacements                107459                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      7058525                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        7058525                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       115587                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       115587                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   8722352982                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   8722352982                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      7174112                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      7174112                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.016112                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.016112                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 75461.366607                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 75461.366607                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         8113                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         8113                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       107474                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       107474                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   8123984982                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   8123984982                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.014981                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.014981                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 75590.235610                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 75590.235610                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  70909986500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999974                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            7167475                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           107506                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            66.670465                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999974                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         14455698                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        14455698                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  70909986500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     17383950                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17383950                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     17383950                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17383950                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      6248669                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       6248669                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      6248669                       # number of overall misses
system.cpu0.dcache.overall_misses::total      6248669                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 411440038444                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 411440038444                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 411440038444                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 411440038444                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     23632619                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     23632619                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     23632619                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     23632619                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.264409                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.264409                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.264409                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.264409                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 65844.428381                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 65844.428381                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 65844.428381                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 65844.428381                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      7503213                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       418178                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           175054                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           6324                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    42.862277                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    66.125553                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1320563                       # number of writebacks
system.cpu0.dcache.writebacks::total          1320563                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      4897542                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      4897542                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      4897542                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      4897542                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1351127                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1351127                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1351127                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1351127                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  96376564459                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  96376564459                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  96376564459                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  96376564459                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.057172                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.057172                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.057172                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.057172                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 71330.499989                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 71330.499989                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 71330.499989                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 71330.499989                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1320553                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     16160224                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       16160224                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      5772431                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      5772431                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 379703590000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 379703590000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     21932655                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     21932655                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.263189                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.263189                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 65778.800994                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 65778.800994                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      4514394                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      4514394                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1258037                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1258037                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  89979424000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  89979424000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.057359                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.057359                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 71523.670607                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 71523.670607                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1223726                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1223726                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       476238                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       476238                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  31736448444                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  31736448444                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1699964                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1699964                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.280146                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.280146                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 66639.891071                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 66639.891071                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       383148                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       383148                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        93090                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        93090                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   6397140459                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   6397140459                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.054760                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.054760                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 68719.953368                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 68719.953368                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        60952                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        60952                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1443                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1443                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     42991500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     42991500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        62395                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        62395                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.023127                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.023127                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 29793.139293                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 29793.139293                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1029                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1029                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          414                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          414                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      4097000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      4097000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.006635                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.006635                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  9896.135266                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9896.135266                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        56023                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        56023                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         5592                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         5592                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     40181000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     40181000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        61615                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        61615                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.090757                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.090757                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  7185.443491                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  7185.443491                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         5491                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         5491                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     34719000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     34719000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.089118                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.089118                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  6322.892005                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  6322.892005                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       565500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       565500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       536500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       536500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2212                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2212                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         2866                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         2866                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    112971000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    112971000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         5078                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         5078                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.564395                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.564395                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 39417.655269                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 39417.655269                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         2866                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         2866                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    110105000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    110105000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.564395                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.564395                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 38417.655269                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 38417.655269                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  70909986500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.872205                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           18865239                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1341710                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            14.060594                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.872205                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.996006                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.996006                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         48865092                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        48865092                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  70909986500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               11739                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              336245                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                3192                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              312253                       # number of demand (read+write) hits
system.l2.demand_hits::total                   663429                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              11739                       # number of overall hits
system.l2.overall_hits::.cpu0.data             336245                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               3192                       # number of overall hits
system.l2.overall_hits::.cpu1.data             312253                       # number of overall hits
system.l2.overall_hits::total                  663429                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             95707                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            982004                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             19397                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            908245                       # number of demand (read+write) misses
system.l2.demand_misses::total                2005353                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            95707                       # number of overall misses
system.l2.overall_misses::.cpu0.data           982004                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            19397                       # number of overall misses
system.l2.overall_misses::.cpu1.data           908245                       # number of overall misses
system.l2.overall_misses::total               2005353                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   7822661486                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  89837030251                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1670360976                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  83211763757                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     182541816470                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   7822661486                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  89837030251                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1670360976                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  83211763757                       # number of overall miss cycles
system.l2.overall_miss_latency::total    182541816470                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          107446                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1318249                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           22589                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1220498                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2668782                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         107446                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1318249                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          22589                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1220498                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2668782                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.890745                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.744931                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.858692                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.744159                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.751411                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.890745                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.744931                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.858692                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.744159                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.751411                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81735.520767                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 91483.364885                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 86114.397897                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 91618.190859                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91027.273737                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81735.520767                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 91483.364885                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 86114.397897                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 91618.190859                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91027.273737                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              73938                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      2631                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      28.102623                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   1057226                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              368988                       # number of writebacks
system.l2.writebacks::total                    368988                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            178                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          28325                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            312                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          22574                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               51389                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           178                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         28325                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           312                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         22574                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              51389                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        95529                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       953679                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        19085                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       885671                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1953964                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        95529                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       953679                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        19085                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       885671                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      1200344                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3154308                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   6857193488                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  78654299291                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1464632478                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  73036239297                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 160012364554                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   6857193488                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  78654299291                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1464632478                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  73036239297                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 102046651679                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 262059016233                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.889088                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.723444                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.844880                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.725664                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.732156                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.889088                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.723444                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.844880                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.725664                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.181928                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71781.275717                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 82474.605492                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 76742.597747                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 82464.300284                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81891.152833                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71781.275717                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 82474.605492                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 76742.597747                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 82464.300284                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 85014.505574                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83079.717083                       # average overall mshr miss latency
system.l2.replacements                        4965237                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       445404                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           445404                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       445404                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       445404                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1977821                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1977821                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            2                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              2                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      1977823                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1977823                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            2                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            2                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      1200344                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        1200344                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 102046651679                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 102046651679                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 85014.505574                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 85014.505574                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            1286                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            1318                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 2604                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           912                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           989                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1901                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1085000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      1476000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      2561000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         2198                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         2307                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             4505                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.414923                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.428695                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.421976                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  1189.692982                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1492.416582                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1347.185692                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            4                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            4                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               8                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          908                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          985                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1893                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     18248495                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     19930999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     38179494                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.413103                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.426961                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.420200                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20097.461454                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20234.516751                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20168.776545                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           215                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           159                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                374                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          548                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          394                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              942                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      3465000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      2175000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      5640000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          763                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          553                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1316                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.718218                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.712477                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.715805                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  6322.992701                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  5520.304569                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  5987.261146                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            6                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            5                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            11                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          542                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          389                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          931                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     10887500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      7857000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     18744500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.710354                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.703436                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.707447                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20087.638376                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20197.943445                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20133.727175                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            15194                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             9364                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 24558                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          63880                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          44186                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              108066                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   6052163451                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   4474309956                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   10526473407                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        79074                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        53550                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            132624                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.807851                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.825135                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.814830                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 94742.696478                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 101260.805595                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97407.819360                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         6519                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         1327                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             7846                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        57361                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        42859                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         100220                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   5059077460                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   3957576461                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   9016653921                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.725409                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.800355                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.755670                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 88197.162881                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 92339.449381                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89968.608272                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         11739                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          3192                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              14931                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        95707                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        19397                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           115104                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   7822661486                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1670360976                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   9493022462                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       107446                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        22589                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         130035                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.890745                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.858692                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.885177                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81735.520767                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 86114.397897                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82473.436735                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          178                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          312                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           490                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        95529                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        19085                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       114614                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   6857193488                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1464632478                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   8321825966                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.889088                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.844880                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.881409                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71781.275717                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 76742.597747                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72607.412410                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       321051                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       302889                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            623940                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       918124                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       864059                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1782183                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  83784866800                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  78737453801                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 162522320601                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      1239175                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1166948                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2406123                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.740916                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.740443                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.740687                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 91256.591484                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 91125.089607                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91192.835192                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        21806                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        21247                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        43053                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       896318                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       842812                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1739130                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  73595221831                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  69078662836                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 142673884667                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.723318                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.722236                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.722793                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 82108.383220                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 81962.125404                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82037.504193                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          150                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            7                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               157                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          222                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           38                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             260                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      7793498                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       835000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      8628498                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          372                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           45                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           417                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.596774                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.844444                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.623501                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 35105.846847                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 21973.684211                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 33186.530769                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          105                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           10                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          115                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          117                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           28                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          145                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      2284498                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       556998                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2841496                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.314516                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.622222                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.347722                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19525.623932                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19892.785714                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19596.524138                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  70909986500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  70909986500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999824                       # Cycle average of tags in use
system.l2.tags.total_refs                     6212511                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4965571                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.251117                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.637386                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.316750                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        7.523060                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.414647                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        6.861261                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    20.246720                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.431834                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.020574                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.117548                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.006479                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.107207                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.316355                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999997                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  45751611                       # Number of tag accesses
system.l2.tags.data_accesses                 45751611                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  70909986500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       6113920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      61050624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1221440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      56691136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher     74746304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          199823424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      6113920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1221440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       7335360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     23615232                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        23615232                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          95530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         953916                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          19085                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         885799                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      1167911                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3122241                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       368988                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             368988                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         86220860                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        860959464                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         17225218                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        799480282                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   1054101230                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2817987055                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     86220860                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     17225218                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        103446078                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      333031117                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            333031117                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      333031117                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        86220860                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       860959464                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        17225218                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       799480282                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   1054101230                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3151018171                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    360613.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     95528.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    942522.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     19085.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    878255.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   1157175.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000385870750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        21906                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        21905                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5593724                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             340124                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3122241                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     368990                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3122241                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   368990                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  29676                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  8377                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            134196                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            143878                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            146668                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            154399                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            229418                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            227072                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            210237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            159300                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            164986                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            149256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           201927                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           236225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           337472                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           337304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           132426                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           127801                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             14874                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             15159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             15079                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             20054                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             28697                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             33681                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             27581                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             22229                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             21893                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             22065                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            25594                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            28652                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            26794                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            25440                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            17206                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            15610                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.70                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.60                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  86307158518                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                15462825000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            144292752268                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     27907.95                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                46657.95                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2593970                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  325280                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.88                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.20                       # Row buffer hit rate for writes
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
<<<<<<< HEAD
system.mem_ctrls.readPktSize::6               2386659                       # Read request sizes (log2)
=======
system.mem_ctrls.readPktSize::6               3122241                       # Read request sizes (log2)
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
<<<<<<< HEAD
system.mem_ctrls.writePktSize::6               379953                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  332937                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  425315                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  408825                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  337121                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  255449                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  182709                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  125594                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   85121                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   57678                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   39751                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  30604                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  29280                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  16822                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  10713                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   7855                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   5594                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   3796                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   2015                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    516                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    266                       # What read queue length does an incoming req see
=======
system.mem_ctrls.writePktSize::6               368990                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  749576                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  617083                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  395975                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  267598                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  200693                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  163586                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  136941                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  114177                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   92414                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   73626                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  65284                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  89311                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  43257                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  28129                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  21361                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  15861                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  11057                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   5905                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    586                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    145                       # What read queue length does an incoming req see
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
<<<<<<< HEAD
system.mem_ctrls.wrQLenPdf::15                    735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  16196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  20519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  23135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  24196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  24601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  24732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  24805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  24990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  25405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  24325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  23888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  23694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  23527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  23339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  23410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     10                       # What write queue length does an incoming req see
=======
system.mem_ctrls.wrQLenPdf::15                   3008                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  14098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  18887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  20835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  21792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  22390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  22538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  22760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  22908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  23200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  24043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  22757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  22408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  22342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  22287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  22191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  22176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      2                       # What write queue length does an incoming req see
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
<<<<<<< HEAD
system.mem_ctrls.bytesPerActivate::samples       628204                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    277.963923                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   160.307875                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   323.377240                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       257986     41.07%     41.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       174921     27.84%     68.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        47764      7.60%     76.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        26564      4.23%     80.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        17270      2.75%     83.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        12521      1.99%     85.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         9483      1.51%     87.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         7708      1.23%     88.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        73987     11.78%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       628204                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        22966                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     102.667552                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     71.641254                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    102.553301                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         16470     71.71%     71.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255         5142     22.39%     94.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          974      4.24%     98.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511          177      0.77%     99.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639           94      0.41%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767           49      0.21%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895           28      0.12%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023           11      0.05%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            9      0.04%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            2      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            5      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         22966                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        22967                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.130230                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.119729                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.623828                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            21723     94.58%     94.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              271      1.18%     95.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              545      2.37%     98.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              241      1.05%     99.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              100      0.44%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               51      0.22%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               18      0.08%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                9      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                4      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                3      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         22967                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              150909504                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1836672                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                23708480                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               152746176                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             24316992                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      3507.24                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       551.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   3549.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    565.14                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        31.71                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    27.40                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.30                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   43027938000                       # Total gap between requests
system.mem_ctrls.avgGap                      15552.57                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      6075776                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     33962624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       790592                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     31065472                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       784832                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     30439808                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       817408                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     29874496                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher     17098496                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     23708480                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 141205167.086488276720                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 789314483.716248989105                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 18373895.854165941477                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 721982700.544033050537                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 18240029.536115676165                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 707441843.596706390381                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 18997117.934866625816                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 694303608.181839704514                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 397380677.728680431843                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 551001202.112563967705                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        94934                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       539181                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        12353                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       490485                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst        12263                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       480745                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst        12772                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       471421                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher       272505                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       379953                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3055270062                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  26727282299                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    517311534                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  24749763959                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    505731454                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  24071495053                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    541249246                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  23611475744                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  16550698019                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1078503507588                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32183.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     49570.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     41877.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     50459.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     41240.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     50071.23                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     42377.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     50085.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     60735.39                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2838518.21                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    76.98                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2700562200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1435386645                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          9710385720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          964546380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3396500640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      19401898260                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        184311360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        37793591205                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        878.348767                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    318430531                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1436760000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  41272809969                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1784835780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            948651330                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          7125455820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          969207840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3396500640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      18907933410                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        600281760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        33732866580                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        783.974765                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1402409772                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1436760000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  40188830728                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1630                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          816                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    9708934.436275                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   12867740.091375                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          816    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        11500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     74606500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            816                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    35105510000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   7922490500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  43028000500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      3544481                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         3544481                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      3544481                       # number of overall hits
system.cpu1.icache.overall_hits::total        3544481                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        24502                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         24502                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        24502                       # number of overall misses
system.cpu1.icache.overall_misses::total        24502                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1788336500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1788336500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1788336500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1788336500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      3568983                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      3568983                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      3568983                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      3568983                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.006865                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.006865                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.006865                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.006865                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 72987.368378                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 72987.368378                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 72987.368378                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 72987.368378                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         3659                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets          141                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               54                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    67.759259                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets    70.500000                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        23038                       # number of writebacks
system.cpu1.icache.writebacks::total            23038                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1464                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1464                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1464                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1464                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        23038                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        23038                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        23038                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        23038                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1668798500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1668798500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1668798500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1668798500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.006455                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.006455                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.006455                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.006455                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 72436.778366                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 72436.778366                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 72436.778366                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 72436.778366                       # average overall mshr miss latency
system.cpu1.icache.replacements                 23038                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      3544481                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        3544481                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        24502                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        24502                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1788336500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1788336500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      3568983                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      3568983                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.006865                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.006865                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 72987.368378                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 72987.368378                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1464                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1464                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        23038                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        23038                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1668798500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1668798500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.006455                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.006455                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 72436.778366                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 72436.778366                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  43028000500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3639940                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            23070                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           157.778067                       # Average number of references to valid blocks.
=======
system.mem_ctrls.bytesPerActivate::samples       533922                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    413.924491                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   235.983440                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   391.945013                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       163891     30.70%     30.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       116324     21.79%     52.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        40727      7.63%     60.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        27005      5.06%     65.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        21184      3.97%     69.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        16143      3.02%     72.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        12578      2.36%     74.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        10357      1.94%     76.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       125713     23.55%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       533922                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        21905                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     141.177402                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     96.059583                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    155.572299                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         13016     59.42%     59.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255         5995     27.37%     86.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383         2000      9.13%     95.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511          467      2.13%     98.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639          150      0.68%     98.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767           76      0.35%     99.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895           48      0.22%     99.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023           40      0.18%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           33      0.15%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279           21      0.10%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407           16      0.07%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535           15      0.07%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            4      0.02%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            8      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            3      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            1      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            2      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            3      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3455            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3711            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         21905                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        21906                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.462248                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.429224                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.100752                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            17860     81.53%     81.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              579      2.64%     84.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1936      8.84%     93.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              886      4.04%     97.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              402      1.84%     98.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              137      0.63%     99.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               55      0.25%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               27      0.12%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               14      0.06%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                8      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         21906                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              197924160                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1899264                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                23078912                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               199823424                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             23615360                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2791.20                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       325.47                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2817.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    333.03                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        24.35                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    21.81                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.54                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   70909958000                       # Total gap between requests
system.mem_ctrls.avgGap                      20310.88                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      6113792                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     60321408                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1221440                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     56208320                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher     74059200                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     23078912                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 86219054.632029876113                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 850675778.932774186134                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 17225218.340719893575                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 792671424.355721831322                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1044411424.334427237511                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 325467725.198340058327                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        95530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       953916                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        19085                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       885799                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      1167911                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       368990                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2907452620                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  39267663015                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    673154649                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  36446184290                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  64998297694                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1746366142201                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30434.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     41164.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     35271.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     41144.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     55653.47                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4732827.83                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    84.54                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2290105020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1217223480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         12048014580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          956601540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5597526480.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      31148068380                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        999482400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        54257021880                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        765.153465                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2266618326                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2367820000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  66275548174                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1522105200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            809010510                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         10032899520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          925793100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5597526480.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      29753958390                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2173469760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        50814762960                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        716.609401                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5296109094                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2367820000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  63246057406                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1016                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          509                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    17480205.304519                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   22235833.812767                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          509    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        20000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    243382500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            509                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    62012562000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   8897424500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  70909986500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      7012694                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         7012694                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      7012694                       # number of overall hits
system.cpu1.icache.overall_hits::total        7012694                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        23907                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         23907                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        23907                       # number of overall misses
system.cpu1.icache.overall_misses::total        23907                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1853794000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1853794000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1853794000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1853794000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      7036601                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      7036601                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      7036601                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      7036601                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003398                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003398                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003398                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003398                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 77541.891496                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 77541.891496                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 77541.891496                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 77541.891496                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         1078                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               23                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    46.869565                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        22589                       # number of writebacks
system.cpu1.icache.writebacks::total            22589                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1318                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1318                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1318                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1318                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        22589                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        22589                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        22589                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        22589                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1743504000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1743504000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1743504000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1743504000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.003210                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.003210                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.003210                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.003210                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 77183.762008                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 77183.762008                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 77183.762008                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 77183.762008                       # average overall mshr miss latency
system.cpu1.icache.replacements                 22589                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      7012694                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        7012694                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        23907                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        23907                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1853794000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1853794000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      7036601                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      7036601                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003398                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003398                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 77541.891496                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 77541.891496                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1318                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1318                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        22589                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        22589                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1743504000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1743504000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.003210                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.003210                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 77183.762008                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 77183.762008                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  70909986500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            7137978                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            22621                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           315.546528                       # Average number of references to valid blocks.
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
<<<<<<< HEAD
system.cpu1.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          7161004                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         7161004                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  43028000500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      8596948                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         8596948                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      8596948                       # number of overall hits
system.cpu1.dcache.overall_hits::total        8596948                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3182097                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3182097                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3182097                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3182097                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 239242131810                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 239242131810                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 239242131810                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 239242131810                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11779045                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11779045                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11779045                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11779045                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.270149                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.270149                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.270149                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.270149                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 75183.796035                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 75183.796035                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 75183.796035                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 75183.796035                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      3945661                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       321147                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            80139                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           4643                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    49.235216                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    69.167995                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       626536                       # number of writebacks
system.cpu1.dcache.writebacks::total           626536                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2543461                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2543461                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2543461                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2543461                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       638636                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       638636                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       638636                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       638636                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  53175279937                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  53175279937                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  53175279937                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  53175279937                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.054218                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.054218                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.054218                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.054218                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 83263.830941                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 83263.830941                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 83263.830941                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 83263.830941                       # average overall mshr miss latency
system.cpu1.dcache.replacements                626536                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8038146                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8038146                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      3017535                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3017535                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 226833082500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 226833082500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     11055681                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     11055681                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.272940                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.272940                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 75171.649210                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 75171.649210                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2407758                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2407758                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       609777                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       609777                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  50503772000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  50503772000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.055155                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.055155                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 82823.346896                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 82823.346896                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       558802                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        558802                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       164562                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       164562                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  12409049310                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  12409049310                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       723364                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       723364                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.227495                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.227495                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 75406.529515                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 75406.529515                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       135703                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       135703                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        28859                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        28859                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2671507937                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2671507937                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.039896                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.039896                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 92571.050175                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 92571.050175                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        30637                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        30637                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1587                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1587                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     40950000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     40950000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        32224                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        32224                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.049249                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.049249                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 25803.402647                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 25803.402647                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          440                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          440                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         1147                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         1147                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     18144500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     18144500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.035595                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.035595                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 15819.093287                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15819.093287                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        24764                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        24764                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         6067                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         6067                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     48070500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     48070500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        30831                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        30831                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.196782                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.196782                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7923.273447                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7923.273447                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         5922                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         5922                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     42305500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     42305500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.192079                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.192079                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7143.785883                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7143.785883                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      3597500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      3597500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      3440500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      3440500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1066                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1066                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         2899                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         2899                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     52730000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     52730000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         3965                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         3965                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.731148                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.731148                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 18189.030700                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 18189.030700                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         2898                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         2898                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     49831000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     49831000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.730895                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.730895                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 17194.962043                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 17194.962043                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  43028000500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.951428                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            9304942                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           639700                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.545790                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.951428                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.967232                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.967232                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         24331799                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        24331799                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  43028000500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2627968                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           16                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       829516                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2272229                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3904204                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           499201                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               6                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           14315                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         22986                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          37301                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          494                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          494                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           143843                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          143843                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        178783                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2449200                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          533                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          533                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       328061                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      2110721                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        69114                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1903604                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        69729                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1873778                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        69447                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1835318                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8259772                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     13997312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     88959360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2948864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     80214720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      2975104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     78969536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      2963072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     77290816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              348318784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4865699                       # Total snoops (count)
system.tol2bus.snoopTraffic                  27622208                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          7595651                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.439152                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.706233                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4933820     64.96%     64.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2230974     29.37%     94.33% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 229963      3.03%     97.36% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 158833      2.09%     99.45% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  42061      0.55%    100.00% # Request fanout histogram
=======
system.cpu1.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         14095791                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        14095791                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  70909986500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     16967096                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16967096                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     16967096                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16967096                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      5885181                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       5885181                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      5885181                       # number of overall misses
system.cpu1.dcache.overall_misses::total      5885181                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 393801406907                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 393801406907                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 393801406907                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 393801406907                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     22852277                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     22852277                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     22852277                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     22852277                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.257531                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.257531                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.257531                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.257531                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 66914.068897                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 66914.068897                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 66914.068897                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 66914.068897                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      6071500                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       515123                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           147050                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           7831                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    41.288677                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    65.779977                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1219442                       # number of writebacks
system.cpu1.dcache.writebacks::total          1219442                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      4633807                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      4633807                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      4633807                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      4633807                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1251374                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1251374                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1251374                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1251374                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  89231488797                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  89231488797                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  89231488797                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  89231488797                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.054759                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.054759                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.054759                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.054759                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 71306.810591                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 71306.810591                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 71306.810591                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 71306.810591                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1219432                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     15898143                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       15898143                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5581719                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5581719                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 373180359500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 373180359500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     21479862                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     21479862                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.259858                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.259858                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 66857.604172                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 66857.604172                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4397072                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4397072                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1184647                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1184647                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  84559301000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  84559301000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.055152                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.055152                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 71379.323123                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 71379.323123                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1068953                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1068953                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       303462                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       303462                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  20621047407                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  20621047407                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1372415                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1372415                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.221115                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.221115                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 67952.651096                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 67952.651096                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       236735                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       236735                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        66727                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        66727                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   4672187797                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   4672187797                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.048620                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.048620                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 70019.449353                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 70019.449353                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        47396                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        47396                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          877                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          877                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     38385500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     38385500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        48273                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        48273                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.018168                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.018168                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 43769.099202                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 43769.099202                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          257                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          257                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          620                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          620                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     21578000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     21578000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.012844                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.012844                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 34803.225806                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 34803.225806                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        42844                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        42844                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         5113                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         5113                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     32924000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     32924000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        47957                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        47957                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.106616                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.106616                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6439.272443                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6439.272443                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         5035                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         5035                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     27920000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     27920000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.104990                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.104990                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5545.183714                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5545.183714                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       681500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       681500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       650500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       650500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1633                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1633                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         2805                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         2805                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    131018000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    131018000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         4438                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         4438                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.632041                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.632041                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 46708.734403                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 46708.734403                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         2805                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         2805                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    128213000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    128213000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.632041                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.632041                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 45708.734403                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 45708.734403                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  70909986500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.370612                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           18322507                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1242324                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.748574                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.370612                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.980332                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.980332                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         47148187                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        47148187                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  70909986500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2573460                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       814392                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2224631                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4596250                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          2112444                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           25899                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         10466                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          36365                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           60                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           60                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           140121                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          140121                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        130062                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2443397                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          417                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          417                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       322379                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      4002349                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        67767                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3702985                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8095480                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     13753984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    168883648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2891392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    156155456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              341684480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         7153086                       # Total snoops (count)
system.tol2bus.snoopTraffic                  26486272                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          9828623                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.243921                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.450857                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                7523836     76.55%     76.55% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2212162     22.51%     99.06% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  92625      0.94%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
<<<<<<< HEAD
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            7595651                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5492169185                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.8                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         952879791                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          37369262                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         934114448                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          37132601                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1069810327                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         164276429                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         968010121                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          36958111                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             9008                       # Layer occupancy (ticks)
=======
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            9828623                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5382190561                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2024051638                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         161314792                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1875023467                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.6                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          34066134                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             3000                       # Layer occupancy (ticks)
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
