/* Generated by Yosys 0.18+29 (git sha1 b2408df31, gcc 10.3.0-1ubuntu1~20.04 -fPIC -Os) */

module abs_diff(\in_0[0] , \in_0[1] , \in_0[2] , \in_0[3] , \in_0[4] , \in_0[5] , \in_0[6] , \in_0[7] , \in_1[0] , \in_1[1] , \in_1[2] , \in_1[3] , \in_1[4] , \in_1[5] , \in_1[6] , \in_1[7] , \res[0] , \res[1] , \res[2] , \res[3] , \res[4] 
, \res[5] , \res[6] , \res[7] , \res[8] );
  wire _000_;
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  wire _072_;
  wire _073_;
  wire _074_;
  wire _075_;
  wire _076_;
  wire _077_;
  wire _078_;
  wire _079_;
  wire _080_;
  wire _081_;
  wire _082_;
  wire _083_;
  wire _084_;
  wire _085_;
  wire _086_;
  wire _087_;
  wire _088_;
  wire _089_;
  wire _090_;
  input \in_0[0] ;
  wire \in_0[0] ;
  input \in_0[1] ;
  wire \in_0[1] ;
  input \in_0[2] ;
  wire \in_0[2] ;
  input \in_0[3] ;
  wire \in_0[3] ;
  input \in_0[4] ;
  wire \in_0[4] ;
  input \in_0[5] ;
  wire \in_0[5] ;
  input \in_0[6] ;
  wire \in_0[6] ;
  input \in_0[7] ;
  wire \in_0[7] ;
  input \in_1[0] ;
  wire \in_1[0] ;
  input \in_1[1] ;
  wire \in_1[1] ;
  input \in_1[2] ;
  wire \in_1[2] ;
  input \in_1[3] ;
  wire \in_1[3] ;
  input \in_1[4] ;
  wire \in_1[4] ;
  input \in_1[5] ;
  wire \in_1[5] ;
  input \in_1[6] ;
  wire \in_1[6] ;
  input \in_1[7] ;
  wire \in_1[7] ;
  output \res[0] ;
  wire \res[0] ;
  output \res[1] ;
  wire \res[1] ;
  output \res[2] ;
  wire \res[2] ;
  output \res[3] ;
  wire \res[3] ;
  output \res[4] ;
  wire \res[4] ;
  output \res[5] ;
  wire \res[5] ;
  output \res[6] ;
  wire \res[6] ;
  output \res[7] ;
  wire \res[7] ;
  output \res[8] ;
  wire \res[8] ;
  assign _019_ = ~\in_1[6] ;
  assign _020_ = ~\in_0[3] ;
  assign _021_ = ~\in_1[3] ;
  assign _022_ = \in_0[2]  | ~(\in_1[2] );
  assign _023_ = \in_1[2]  | ~(\in_0[2] );
  assign _024_ = \in_0[1]  | ~(\in_1[1] );
  assign _025_ = \in_1[0]  & ~(\in_0[0] );
  assign _026_ = \in_0[1]  & ~(\in_1[1] );
  assign _027_ = _025_ & ~(_026_);
  assign _028_ = _024_ & ~(_027_);
  assign _029_ = _023_ & ~(_028_);
  assign _030_ = _029_ | ~(_022_);
  assign _031_ = _030_ & ~(_021_);
  assign _032_ = _031_ | _020_;
  assign _033_ = _021_ & ~(_030_);
  assign _034_ = _033_ | ~(_032_);
  assign _035_ = \in_1[5]  & ~(\in_0[5] );
  assign _036_ = _034_ & ~(_035_);
  assign _037_ = \in_1[4]  & ~(\in_0[4] );
  assign _038_ = _037_ | ~(_036_);
  assign _039_ = \in_0[4]  & ~(\in_1[4] );
  assign _040_ = _039_ & ~(_035_);
  assign _041_ = _038_ & ~(_040_);
  assign _042_ = \in_0[5]  & ~(\in_1[5] );
  assign _043_ = _041_ & ~(_042_);
  assign _044_ = _043_ & ~(_019_);
  assign _045_ = _044_ | ~(\in_0[6] );
  assign _046_ = _019_ & ~(_043_);
  assign _047_ = _045_ & ~(_046_);
  assign _048_ = \in_0[7]  & ~(\in_1[7] );
  assign _049_ = _048_ | _047_;
  assign _050_ = \in_1[7]  & ~(\in_0[7] );
  assign \res[6]  = _049_ & ~(_050_);
  assign _051_ = \in_1[3]  ^ \in_0[3] ;
  assign _052_ = ~(\in_1[0]  ^ \in_0[0] );
  assign \res[0]  = ~_052_;
  assign _053_ = _024_ & ~(_026_);
  assign _054_ = _053_ & ~(\res[0] );
  assign _055_ = ~(_023_ & _022_);
  assign _056_ = _025_ | ~(_024_);
  assign _057_ = _056_ & ~(_026_);
  assign _058_ = _055_ ? _028_ : _057_;
  assign _059_ = _054_ & ~(_058_);
  assign _060_ = \res[6]  & ~(_059_);
  assign _061_ = _057_ | ~(_022_);
  assign _062_ = ~(_061_ & _023_);
  assign _063_ = _060_ ? _062_ : _030_;
  assign _064_ = _063_ | _051_;
  assign _065_ = \in_1[3]  & ~(\in_0[3] );
  assign _066_ = \in_0[3]  & ~(\in_1[3] );
  assign _067_ = _066_ | _065_;
  assign _068_ = _060_ ? _030_ : _062_;
  assign _069_ = _067_ & ~(_068_);
  assign \res[3]  = _064_ & ~(_069_);
  assign _070_ = \res[6]  & ~(_054_);
  assign \res[2]  = _070_ ^ _058_;
  assign _071_ = \res[6]  & ~(_052_);
  assign _072_ = ~(_053_ ^ _025_);
  assign \res[1]  = _072_ ^ _071_;
  assign _073_ = _039_ | _037_;
  assign _074_ = _059_ ? _030_ : _062_;
  assign _075_ = _074_ | _066_;
  assign _076_ = ~_065_;
  assign _077_ = _062_ | ~(_059_);
  assign _078_ = _076_ & ~(_077_);
  assign _079_ = _075_ & ~(_078_);
  assign _080_ = _059_ | \in_0[3] ;
  assign _081_ = \in_1[3]  & ~(_080_);
  assign _082_ = _079_ & ~(_081_);
  assign _083_ = ~_066_;
  assign _084_ = _076_ & ~(_030_);
  assign _085_ = _083_ & ~(_084_);
  assign _086_ = \res[6]  ? _082_ : _085_;
  assign _087_ = _073_ & ~(_086_);
  assign _088_ = ~(\in_0[4]  ^ \in_1[4] );
  assign _089_ = _059_ & ~(_021_);
  assign _090_ = \res[6]  & ~(_089_);
  assign _000_ = _090_ | \in_0[3] ;
  assign _001_ = \in_1[3]  & ~(\res[6] );
  assign _002_ = _000_ & ~(_001_);
  assign _003_ = _002_ | _062_;
  assign _004_ = _076_ & ~(_059_);
  assign _005_ = _083_ & ~(_004_);
  assign _006_ = _005_ | _030_;
  assign _007_ = _059_ | _020_;
  assign _008_ = _021_ & ~(_007_);
  assign _009_ = _006_ & ~(_008_);
  assign _010_ = \res[6]  & ~(_009_);
  assign _011_ = _003_ & ~(_010_);
  assign _012_ = _065_ & ~(\res[6] );
  assign _013_ = _011_ & ~(_012_);
  assign _014_ = _088_ & ~(_013_);
  assign _015_ = _014_ | _087_;
  assign _016_ = ~(_062_ | _030_);
  assign _017_ = ~(_016_ & _059_);
  assign _018_ = \res[6]  & ~(_017_);
  assign \res[4]  = _018_ | _015_;
  assign \res[5]  = \res[4] ;
  assign \res[7]  = \res[6] ;
  assign \res[8]  = 1'h0;
endmodule
