DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
]
instances [
(Instance
name "U_0"
duLibraryName "ADD_SingleCycle_lib"
duName "mux4to1"
elements [
(GiElement
name "size"
type "POSITIVE"
value "16"
)
]
mwi 0
uid 109,0
)
(Instance
name "U_19"
duLibraryName "moduleware"
duName "constval"
elements [
]
mwi 1
uid 155,0
)
(Instance
name "U_2"
duLibraryName "ADD_SingleCycle_lib"
duName "Increment"
elements [
]
mwi 0
uid 174,0
)
(Instance
name "U_1"
duLibraryName "ADD_SingleCycle_lib"
duName "PC"
elements [
]
mwi 0
uid 192,0
)
(Instance
name "U_8"
duLibraryName "ADD_SingleCycle_lib"
duName "mux2to1"
elements [
(GiElement
name "size"
type "POSITIVE"
value "16"
)
]
mwi 0
uid 222,0
)
(Instance
name "U_17"
duLibraryName "ADD_SingleCycle_lib"
duName "Data_StateMachineV2"
elements [
]
mwi 0
uid 248,0
)
(Instance
name "U_7"
duLibraryName "ADD_SingleCycle_lib"
duName "ControlUnit"
elements [
]
mwi 0
uid 426,0
)
(Instance
name "U_5"
duLibraryName "ADD_SingleCycle_lib"
duName "RegisterFile"
elements [
]
mwi 0
uid 480,0
)
(Instance
name "U_9"
duLibraryName "ADD_SingleCycle_lib"
duName "Extendblock"
elements [
]
mwi 0
uid 522,0
)
(Instance
name "U_18"
duLibraryName "ADD_SingleCycle_lib"
duName "datacache_V2"
elements [
]
mwi 0
uid 548,0
)
(Instance
name "U_12"
duLibraryName "moduleware"
duName "constval"
elements [
]
mwi 1
uid 582,0
)
(Instance
name "U_6"
duLibraryName "moduleware"
duName "merge"
elements [
]
mwi 1
uid 601,0
)
(Instance
name "U_11"
duLibraryName "ADD_SingleCycle_lib"
duName "mux4to1"
elements [
(GiElement
name "size"
type "POSITIVE"
value "16"
)
]
mwi 0
uid 642,0
)
(Instance
name "U_10"
duLibraryName "ADD_SingleCycle_lib"
duName "mux4to1"
elements [
(GiElement
name "size"
type "POSITIVE"
value "16"
)
]
mwi 0
uid 676,0
)
(Instance
name "U_14"
duLibraryName "moduleware"
duName "constval"
elements [
]
mwi 1
uid 710,0
)
(Instance
name "U_13"
duLibraryName "ADD_SingleCycle_lib"
duName "alu"
elements [
]
mwi 0
uid 729,0
)
(Instance
name "U_16"
duLibraryName "moduleware"
duName "constval"
elements [
]
mwi 1
uid 763,0
)
(Instance
name "U_22"
duLibraryName "ADD_SingleCycle_lib"
duName "Memory_StateMachine_V2"
elements [
]
mwi 0
uid 782,0
)
(Instance
name "U_15"
duLibraryName "ADD_SingleCycle_lib"
duName "CCReg"
elements [
]
mwi 0
uid 852,0
)
(Instance
name "U_20"
duLibraryName "ADD_SingleCycle_lib"
duName "ram_delay_v3"
elements [
]
mwi 0
uid 882,0
)
(Instance
name "U_21"
duLibraryName "moduleware"
duName "mux"
elements [
]
mwi 1
uid 2469,0
)
(Instance
name "U_4"
duLibraryName "ADD_SingleCycle_lib"
duName "cachedata_lols_v3"
elements [
]
mwi 0
uid 2884,0
)
(Instance
name "U_23"
duLibraryName "ADD_SingleCycle_lib"
duName "Reg"
elements [
]
mwi 0
uid 3286,0
)
(Instance
name "U_3"
duLibraryName "ADD_SingleCycle_lib"
duName "Inst_StateMachine_V3"
elements [
]
mwi 0
uid 3348,0
)
]
libraryRefs [
"ieee"
]
)
version "30.1"
appVersion "2012.1 (Build 6)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\Users\\Rebecca\\Documents\\GitHub\\ADD_SingleCycle\\ADD_SingleCycle_lib\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\Users\\Rebecca\\Documents\\GitHub\\ADD_SingleCycle\\ADD_SingleCycle_lib\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\Users\\Rebecca\\Documents\\GitHub\\ADD_SingleCycle\\ADD_SingleCycle_lib\\hds\\@hookup_cache_@v3\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\Users\\Rebecca\\Documents\\GitHub\\ADD_SingleCycle\\ADD_SingleCycle_lib\\hds\\@hookup_cache_@v3\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\Users\\Rebecca\\Documents\\GitHub\\ADD_SingleCycle\\ADD_SingleCycle_lib\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\Users\\Rebecca\\Documents\\GitHub\\ADD_SingleCycle\\ADD_SingleCycle_lib\\hds\\@hookup_cache_@v3"
)
(vvPair
variable "d_logical"
value "C:\\Users\\Rebecca\\Documents\\GitHub\\ADD_SingleCycle\\ADD_SingleCycle_lib\\hds\\Hookup_cache_V3"
)
(vvPair
variable "date"
value "04/18/2013"
)
(vvPair
variable "day"
value "Thu"
)
(vvPair
variable "day_long"
value "Thursday"
)
(vvPair
variable "dd"
value "18"
)
(vvPair
variable "entity_name"
value "Hookup_cache_V3"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "ATHENA"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "ADD_SingleCycle_lib"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/ADD_SingleCycle_lib/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/ADD_SingleCycle_lib/work"
)
(vvPair
variable "library_downstream_PrecisionSynthesisDataPrep"
value "$HDS_PROJECT_DIR/ADD_SingleCycle_lib/ps"
)
(vvPair
variable "mm"
value "04"
)
(vvPair
variable "module_name"
value "Hookup_cache_V3"
)
(vvPair
variable "month"
value "Apr"
)
(vvPair
variable "month_long"
value "April"
)
(vvPair
variable "p"
value "C:\\Users\\Rebecca\\Documents\\GitHub\\ADD_SingleCycle\\ADD_SingleCycle_lib\\hds\\@hookup_cache_@v3\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\Users\\Rebecca\\Documents\\GitHub\\ADD_SingleCycle\\ADD_SingleCycle_lib\\hds\\Hookup_cache_V3\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "ADD_SingleCycle"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "C:\\modeltech64_10.1c\\win64"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "17:03:10"
)
(vvPair
variable "unit"
value "Hookup_cache_V3"
)
(vvPair
variable "user"
value "Rebecca"
)
(vvPair
variable "version"
value "2012.1 (Build 6)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2013"
)
(vvPair
variable "yy"
value "13"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 41,0
optionalChildren [
*1 (Grouping
uid 9,0
optionalChildren [
*2 (CommentText
uid 11,0
shape (Rectangle
uid 12,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "98000,71000,115000,72000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 13,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "98200,71000,108500,72000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*3 (CommentText
uid 14,0
shape (Rectangle
uid 15,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "115000,67000,119000,68000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 16,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "115200,67000,118200,68000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*4 (CommentText
uid 17,0
shape (Rectangle
uid 18,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "98000,69000,115000,70000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 19,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "98200,69000,108200,70000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*5 (CommentText
uid 20,0
shape (Rectangle
uid 21,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "94000,69000,98000,70000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 22,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "94200,69000,96300,70000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*6 (CommentText
uid 23,0
shape (Rectangle
uid 24,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "115000,68000,135000,72000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 25,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "115200,68200,124400,69200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*7 (CommentText
uid 26,0
shape (Rectangle
uid 27,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "119000,67000,135000,68000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 28,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "119200,67000,126200,68000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*8 (CommentText
uid 29,0
shape (Rectangle
uid 30,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "94000,67000,115000,69000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 31,0
va (VaSet
fg "32768,0,0"
)
xt "101150,67500,107850,68500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*9 (CommentText
uid 32,0
shape (Rectangle
uid 33,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "94000,70000,98000,71000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 34,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "94200,70000,96300,71000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*10 (CommentText
uid 35,0
shape (Rectangle
uid 36,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "94000,71000,98000,72000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 37,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "94200,71000,96900,72000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*11 (CommentText
uid 38,0
shape (Rectangle
uid 39,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "98000,70000,115000,71000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 40,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "98200,70000,113400,71000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 10,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "94000,67000,135000,72000"
)
oxt "14000,66000,55000,71000"
)
*12 (SaComponent
uid 109,0
optionalChildren [
*13 (CptPort
uid 119,0
ps "OnEdgeStrategy"
shape (Triangle
uid 120,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-52750,49625,-52000,50375"
)
tg (CPTG
uid 121,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 122,0
va (VaSet
font "arial,8,0"
)
xt "-51000,49500,-45500,50500"
st "a : (size - 1:0)"
blo "-51000,50300"
)
)
thePort (LogicalPort
decl (Decl
n "a"
t "std_logic_vector"
b "(size - 1 DOWNTO 0)"
o 1
)
)
)
*14 (CptPort
uid 123,0
ps "OnEdgeStrategy"
shape (Triangle
uid 124,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-52750,50625,-52000,51375"
)
tg (CPTG
uid 125,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 126,0
va (VaSet
font "arial,8,0"
)
xt "-51000,50500,-45500,51500"
st "b : (size - 1:0)"
blo "-51000,51300"
)
)
thePort (LogicalPort
decl (Decl
n "b"
t "std_logic_vector"
b "(size - 1 DOWNTO 0)"
o 2
)
)
)
*15 (CptPort
uid 127,0
ps "OnEdgeStrategy"
shape (Triangle
uid 128,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-52750,51625,-52000,52375"
)
tg (CPTG
uid 129,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 130,0
va (VaSet
font "arial,8,0"
)
xt "-51000,51500,-45500,52500"
st "c : (size - 1:0)"
blo "-51000,52300"
)
)
thePort (LogicalPort
decl (Decl
n "c"
t "std_logic_vector"
b "(size - 1 DOWNTO 0)"
o 3
)
)
)
*16 (CptPort
uid 131,0
ps "OnEdgeStrategy"
shape (Triangle
uid 132,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-52750,52625,-52000,53375"
)
tg (CPTG
uid 133,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 134,0
va (VaSet
font "arial,8,0"
)
xt "-51000,52500,-45500,53500"
st "d : (size - 1:0)"
blo "-51000,53300"
)
)
thePort (LogicalPort
decl (Decl
n "d"
t "std_logic_vector"
b "(size - 1 DOWNTO 0)"
o 4
)
)
)
*17 (CptPort
uid 135,0
ps "OnEdgeStrategy"
shape (Triangle
uid 136,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-38000,49625,-37250,50375"
)
tg (CPTG
uid 137,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 138,0
va (VaSet
font "arial,8,0"
)
xt "-44500,49500,-39000,50500"
st "o : (size - 1:0)"
ju 2
blo "-39000,50300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "o"
t "std_logic_vector"
b "(size - 1 DOWNTO 0)"
o 5
)
)
)
*18 (CptPort
uid 139,0
ps "OnEdgeStrategy"
shape (Triangle
uid 140,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-52750,53625,-52000,54375"
)
tg (CPTG
uid 141,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 142,0
va (VaSet
font "arial,8,0"
)
xt "-51000,53500,-47000,54500"
st "sel : (1:0)"
blo "-51000,54300"
)
)
thePort (LogicalPort
decl (Decl
n "sel"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 6
)
)
)
]
shape (Rectangle
uid 110,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-52000,49000,-38000,55000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 111,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*19 (Text
uid 112,0
va (VaSet
font "arial,8,1"
)
xt "-49200,55000,-40800,56000"
st "ADD_SingleCycle_lib"
blo "-49200,55800"
tm "BdLibraryNameMgr"
)
*20 (Text
uid 113,0
va (VaSet
font "arial,8,1"
)
xt "-49200,56000,-45600,57000"
st "mux4to1"
blo "-49200,56800"
tm "CptNameMgr"
)
*21 (Text
uid 114,0
va (VaSet
font "arial,8,1"
)
xt "-49200,57000,-47400,58000"
st "U_0"
blo "-49200,57800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 115,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 116,0
text (MLText
uid 117,0
va (VaSet
font "Courier New,8,0"
)
xt "-52000,48200,-37000,49000"
st "size = 16    ( POSITIVE )  "
)
header ""
)
elements [
(GiElement
name "size"
type "POSITIVE"
value "16"
)
]
)
viewicon (ZoomableIcon
uid 118,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-51750,53250,-50250,54750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*22 (PortIoIn
uid 143,0
shape (CompositeShape
uid 144,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 145,0
sl 0
ro 270
xt "-39000,15625,-37500,16375"
)
(Line
uid 146,0
sl 0
ro 270
xt "-37500,16000,-37000,16000"
pts [
"-37500,16000"
"-37000,16000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 147,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 148,0
va (VaSet
font "arial,8,0"
)
xt "-41300,15500,-40000,16500"
st "rst"
ju 2
blo "-40000,16300"
tm "WireNameMgr"
)
)
)
*23 (PortIoIn
uid 149,0
shape (CompositeShape
uid 150,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 151,0
sl 0
ro 270
xt "-39000,24625,-37500,25375"
)
(Line
uid 152,0
sl 0
ro 270
xt "-37500,25000,-37000,25000"
pts [
"-37500,25000"
"-37000,25000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 153,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 154,0
va (VaSet
font "arial,8,0"
)
xt "-40800,24500,-40000,25500"
st "c"
ju 2
blo "-40000,25300"
tm "WireNameMgr"
)
)
)
*24 (MWC
uid 155,0
optionalChildren [
*25 (CptPort
uid 164,0
optionalChildren [
*26 (Line
uid 169,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-34000,55000,-34000,55000"
pts [
"-34000,55000"
"-34000,55000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 165,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-34000,54625,-33250,55375"
)
tg (CPTG
uid 166,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 167,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "-33009,54544,-31209,55544"
st "dout"
ju 2
blo "-31209,55344"
)
s (Text
uid 168,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "-31209,55544,-31209,55544"
ju 2
blo "-31209,55544"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 48
)
)
)
*27 (CommentGraphic
uid 170,0
shape (PolyLine2D
pts [
"-34000,55000"
"-36000,55000"
]
uid 171,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "26368,26368,26368"
lineWidth 2
)
xt "-36000,55000,-34000,55000"
)
oxt "6000,7000,8000,7000"
)
*28 (CommentGraphic
uid 172,0
shape (PolyLine2D
pts [
"-36000,54000"
"-36000,56000"
]
uid 173,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "26368,26368,26368"
lineWidth 2
)
xt "-36000,54000,-36000,56000"
)
oxt "6000,6000,6000,8000"
)
]
shape (Rectangle
uid 156,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "-36000,54000,-34000,56000"
fos 1
)
showPorts 0
oxt "6000,6000,8000,8000"
ttg (MlTextGroup
uid 157,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*29 (Text
uid 158,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "-36650,55100,-31850,56100"
st "moduleware"
blo "-36650,55900"
)
*30 (Text
uid 159,0
va (VaSet
font "arial,8,0"
)
xt "-36650,56100,-33550,57100"
st "constval"
blo "-36650,56900"
)
*31 (Text
uid 160,0
va (VaSet
font "arial,8,0"
)
xt "-36650,57100,-34450,58100"
st "U_19"
blo "-36650,57900"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 161,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 162,0
text (MLText
uid 163,0
va (VaSet
font "arial,8,0"
)
xt "-43000,34400,-43000,34400"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
optionalChildren [
*32 (Property
pclass "param"
pname "value"
pvalue "1"
ptn "String"
)
]
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*33 (SaComponent
uid 174,0
optionalChildren [
*34 (CptPort
uid 184,0
ps "OnEdgeStrategy"
shape (Triangle
uid 185,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-16000,39625,-15250,40375"
)
tg (CPTG
uid 186,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 187,0
va (VaSet
font "arial,8,0"
)
xt "-20800,39500,-17000,40500"
st "a : (15:0)"
ju 2
blo "-17000,40300"
)
)
thePort (LogicalPort
decl (Decl
n "a"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 1
)
)
)
*35 (CptPort
uid 188,0
ps "OnEdgeStrategy"
shape (Triangle
uid 189,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-28750,39625,-28000,40375"
)
tg (CPTG
uid 190,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 191,0
va (VaSet
font "arial,8,0"
)
xt "-27000,39500,-23200,40500"
st "b : (15:0)"
blo "-27000,40300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "b"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 2
)
)
)
]
shape (Rectangle
uid 175,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-28000,39000,-16000,42000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 176,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*36 (Text
uid 177,0
va (VaSet
font "arial,8,1"
)
xt "-26700,42000,-18300,43000"
st "ADD_SingleCycle_lib"
blo "-26700,42800"
tm "BdLibraryNameMgr"
)
*37 (Text
uid 178,0
va (VaSet
font "arial,8,1"
)
xt "-26700,43000,-22600,44000"
st "Increment"
blo "-26700,43800"
tm "CptNameMgr"
)
*38 (Text
uid 179,0
va (VaSet
font "arial,8,1"
)
xt "-26700,44000,-24900,45000"
st "U_2"
blo "-26700,44800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 180,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 181,0
text (MLText
uid 182,0
va (VaSet
font "Courier New,8,0"
)
xt "-22500,39000,-22500,39000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 183,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-27750,40250,-26250,41750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*39 (SaComponent
uid 192,0
optionalChildren [
*40 (CptPort
uid 202,0
ps "OnEdgeStrategy"
shape (Triangle
uid 203,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-27750,49625,-27000,50375"
)
tg (CPTG
uid 204,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 205,0
va (VaSet
font "arial,8,0"
)
xt "-26000,49500,-22200,50500"
st "a : (15:0)"
blo "-26000,50300"
)
)
thePort (LogicalPort
decl (Decl
n "a"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 1
)
)
)
*41 (CptPort
uid 206,0
ps "OnEdgeStrategy"
shape (Triangle
uid 207,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-16000,49625,-15250,50375"
)
tg (CPTG
uid 208,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 209,0
va (VaSet
font "arial,8,0"
)
xt "-20800,49500,-17000,50500"
st "b : (15:0)"
ju 2
blo "-17000,50300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "b"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 2
)
)
)
*42 (CptPort
uid 210,0
ps "OnEdgeStrategy"
shape (Triangle
uid 211,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-27750,50625,-27000,51375"
)
tg (CPTG
uid 212,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 213,0
va (VaSet
font "arial,8,0"
)
xt "-26000,50500,-25200,51500"
st "c"
blo "-26000,51300"
)
)
thePort (LogicalPort
decl (Decl
n "c"
t "std_logic"
o 3
)
)
)
*43 (CptPort
uid 214,0
ps "OnEdgeStrategy"
shape (Triangle
uid 215,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-27750,51625,-27000,52375"
)
tg (CPTG
uid 216,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 217,0
va (VaSet
font "arial,8,0"
)
xt "-26000,51500,-25200,52500"
st "e"
blo "-26000,52300"
)
)
thePort (LogicalPort
decl (Decl
n "e"
t "std_logic"
o 4
)
)
)
*44 (CptPort
uid 218,0
ps "OnEdgeStrategy"
shape (Triangle
uid 219,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-27750,52625,-27000,53375"
)
tg (CPTG
uid 220,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 221,0
va (VaSet
font "arial,8,0"
)
xt "-26000,52500,-24700,53500"
st "rst"
blo "-26000,53300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 5
)
)
)
]
shape (Rectangle
uid 193,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-27000,49000,-16000,54000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 194,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*45 (Text
uid 195,0
va (VaSet
font "arial,8,1"
)
xt "-25700,54000,-17300,55000"
st "ADD_SingleCycle_lib"
blo "-25700,54800"
tm "BdLibraryNameMgr"
)
*46 (Text
uid 196,0
va (VaSet
font "arial,8,1"
)
xt "-25700,55000,-24200,56000"
st "PC"
blo "-25700,55800"
tm "CptNameMgr"
)
*47 (Text
uid 197,0
va (VaSet
font "arial,8,1"
)
xt "-25700,56000,-23900,57000"
st "U_1"
blo "-25700,56800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 198,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 199,0
text (MLText
uid 200,0
va (VaSet
font "Courier New,8,0"
)
xt "-21500,49000,-21500,49000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 201,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-26750,52250,-25250,53750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*48 (SaComponent
uid 222,0
optionalChildren [
*49 (CptPort
uid 232,0
ps "OnEdgeStrategy"
shape (Triangle
uid 233,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-2750,71625,-2000,72375"
)
tg (CPTG
uid 234,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 235,0
va (VaSet
font "arial,8,0"
)
xt "-1000,71500,4500,72500"
st "a : (size - 1:0)"
blo "-1000,72300"
)
)
thePort (LogicalPort
decl (Decl
n "a"
t "std_logic_vector"
b "(size - 1 DOWNTO 0)"
o 1
)
)
)
*50 (CptPort
uid 236,0
ps "OnEdgeStrategy"
shape (Triangle
uid 237,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-2750,72625,-2000,73375"
)
tg (CPTG
uid 238,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 239,0
va (VaSet
font "arial,8,0"
)
xt "-1000,72500,4500,73500"
st "b : (size - 1:0)"
blo "-1000,73300"
)
)
thePort (LogicalPort
decl (Decl
n "b"
t "std_logic_vector"
b "(size - 1 DOWNTO 0)"
o 2
)
)
)
*51 (CptPort
uid 240,0
ps "OnEdgeStrategy"
shape (Triangle
uid 241,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "12000,71625,12750,72375"
)
tg (CPTG
uid 242,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 243,0
va (VaSet
font "arial,8,0"
)
xt "5500,71500,11000,72500"
st "o : (size - 1:0)"
ju 2
blo "11000,72300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "o"
t "std_logic_vector"
b "(size - 1 DOWNTO 0)"
o 3
)
)
)
*52 (CptPort
uid 244,0
ps "OnEdgeStrategy"
shape (Triangle
uid 245,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-2750,73625,-2000,74375"
)
tg (CPTG
uid 246,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 247,0
va (VaSet
font "arial,8,0"
)
xt "-1000,73500,400,74500"
st "sel"
blo "-1000,74300"
)
)
thePort (LogicalPort
decl (Decl
n "sel"
t "std_logic"
o 4
)
)
)
]
shape (Rectangle
uid 223,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-2000,71000,12000,75000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 224,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*53 (Text
uid 225,0
va (VaSet
font "arial,8,1"
)
xt "800,75000,9200,76000"
st "ADD_SingleCycle_lib"
blo "800,75800"
tm "BdLibraryNameMgr"
)
*54 (Text
uid 226,0
va (VaSet
font "arial,8,1"
)
xt "800,76000,4400,77000"
st "mux2to1"
blo "800,76800"
tm "CptNameMgr"
)
*55 (Text
uid 227,0
va (VaSet
font "arial,8,1"
)
xt "800,77000,2600,78000"
st "U_8"
blo "800,77800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 228,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 229,0
text (MLText
uid 230,0
va (VaSet
font "Courier New,8,0"
)
xt "-2000,70200,13000,71000"
st "size = 16    ( POSITIVE )  "
)
header ""
)
elements [
(GiElement
name "size"
type "POSITIVE"
value "16"
)
]
)
viewicon (ZoomableIcon
uid 231,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-1750,73250,-250,74750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*56 (SaComponent
uid 248,0
optionalChildren [
*57 (CptPort
uid 258,0
ps "OnEdgeStrategy"
shape (Triangle
uid 259,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "1250,108625,2000,109375"
)
tg (CPTG
uid 260,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 261,0
va (VaSet
font "arial,8,0"
)
xt "3000,108500,5100,109500"
st "clock"
blo "3000,109300"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_logic"
o 1
)
)
)
*58 (CptPort
uid 262,0
ps "OnEdgeStrategy"
shape (Triangle
uid 263,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "1250,109625,2000,110375"
)
tg (CPTG
uid 264,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 265,0
va (VaSet
font "arial,8,0"
)
xt "3000,109500,5400,110500"
st "dfilled"
blo "3000,110300"
)
)
thePort (LogicalPort
decl (Decl
n "dfilled"
t "std_logic"
o 2
)
)
)
*59 (CptPort
uid 266,0
ps "OnEdgeStrategy"
shape (Triangle
uid 267,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "1250,110625,2000,111375"
)
tg (CPTG
uid 268,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 269,0
va (VaSet
font "arial,8,0"
)
xt "3000,110500,5400,111500"
st "rw_en"
blo "3000,111300"
)
)
thePort (LogicalPort
decl (Decl
n "rw_en"
t "std_logic"
o 3
)
)
)
*60 (CptPort
uid 270,0
ps "OnEdgeStrategy"
shape (Triangle
uid 271,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "1250,111625,2000,112375"
)
tg (CPTG
uid 272,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 273,0
va (VaSet
font "arial,8,0"
)
xt "3000,111500,7000,112500"
st "dcache_en"
blo "3000,112300"
)
)
thePort (LogicalPort
decl (Decl
n "dcache_en"
t "std_logic"
o 4
)
)
)
*61 (CptPort
uid 274,0
ps "OnEdgeStrategy"
shape (Triangle
uid 275,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "1250,112625,2000,113375"
)
tg (CPTG
uid 276,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 277,0
va (VaSet
font "arial,8,0"
)
xt "3000,112500,10200,113500"
st "addrFromP : (15:0)"
blo "3000,113300"
)
)
thePort (LogicalPort
decl (Decl
n "addrFromP"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 5
)
)
)
*62 (CptPort
uid 278,0
ps "OnEdgeStrategy"
shape (Triangle
uid 279,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "1250,113625,2000,114375"
)
tg (CPTG
uid 280,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 281,0
va (VaSet
font "arial,8,0"
)
xt "3000,113500,10100,114500"
st "dataFromP : (15:0)"
blo "3000,114300"
)
)
thePort (LogicalPort
decl (Decl
n "dataFromP"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 6
)
)
)
*63 (CptPort
uid 282,0
ps "OnEdgeStrategy"
shape (Triangle
uid 283,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "1250,115625,2000,116375"
)
tg (CPTG
uid 284,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 285,0
va (VaSet
font "arial,8,0"
)
xt "3000,115500,11600,116500"
st "dataFromRam : (15:0)"
blo "3000,116300"
)
)
thePort (LogicalPort
decl (Decl
n "dataFromRam"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 7
)
)
)
*64 (CptPort
uid 286,0
ps "OnEdgeStrategy"
shape (Triangle
uid 287,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "1250,114625,2000,115375"
)
tg (CPTG
uid 288,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 289,0
va (VaSet
font "arial,8,0"
)
xt "3000,114500,11700,115500"
st "dataFromMem : (63:0)"
blo "3000,115300"
)
)
thePort (LogicalPort
decl (Decl
n "dataFromMem"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 8
)
)
)
*65 (CptPort
uid 290,0
ps "OnEdgeStrategy"
shape (Triangle
uid 291,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "21000,108625,21750,109375"
)
tg (CPTG
uid 292,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 293,0
va (VaSet
font "arial,8,0"
)
xt "13800,108500,20000,109500"
st "dataToP : (15:0)"
ju 2
blo "20000,109300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dataToP"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 9
)
)
)
*66 (CptPort
uid 294,0
ps "OnEdgeStrategy"
shape (Triangle
uid 295,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "21000,109625,21750,110375"
)
tg (CPTG
uid 296,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 297,0
va (VaSet
font "arial,8,0"
)
xt "12500,109500,20000,110500"
st "addrToMem : (15:0)"
ju 2
blo "20000,110300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "addrToMem"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 10
)
)
)
*67 (CptPort
uid 298,0
ps "OnEdgeStrategy"
shape (Triangle
uid 299,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "21000,110625,21750,111375"
)
tg (CPTG
uid 300,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 301,0
va (VaSet
font "arial,8,0"
)
xt "12600,110500,20000,111500"
st "dataToMem : (15:0)"
ju 2
blo "20000,111300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dataToMem"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 11
)
)
)
*68 (CptPort
uid 302,0
ps "OnEdgeStrategy"
shape (Triangle
uid 303,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "21000,111625,21750,112375"
)
tg (CPTG
uid 304,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 305,0
va (VaSet
font "arial,8,0"
)
xt "12700,111500,20000,112500"
st "dataToRam : (15:0)"
ju 2
blo "20000,112300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dataToRam"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 12
)
)
)
*69 (CptPort
uid 306,0
ps "OnEdgeStrategy"
shape (Triangle
uid 307,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "21000,112625,21750,113375"
)
tg (CPTG
uid 308,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 309,0
va (VaSet
font "arial,8,0"
)
xt "13000,112500,20000,113500"
st "addrToRam : (3:0)"
ju 2
blo "20000,113300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "addrToRam"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 13
)
)
)
*70 (CptPort
uid 310,0
ps "OnEdgeStrategy"
shape (Triangle
uid 311,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "21000,113625,21750,114375"
)
tg (CPTG
uid 312,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 313,0
va (VaSet
font "arial,8,0"
)
xt "17500,113500,20000,114500"
st "ddelay"
ju 2
blo "20000,114300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ddelay"
t "std_logic"
o 14
)
)
)
*71 (CptPort
uid 314,0
ps "OnEdgeStrategy"
shape (Triangle
uid 315,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "21000,114625,21750,115375"
)
tg (CPTG
uid 316,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 317,0
va (VaSet
font "arial,8,0"
)
xt "18100,114500,20000,115500"
st "rreq"
ju 2
blo "20000,115300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rreq"
t "std_logic"
o 15
)
)
)
*72 (CptPort
uid 318,0
ps "OnEdgeStrategy"
shape (Triangle
uid 319,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "21000,115625,21750,116375"
)
tg (CPTG
uid 320,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 321,0
va (VaSet
font "arial,8,0"
)
xt "17900,115500,20000,116500"
st "wreq"
ju 2
blo "20000,116300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "wreq"
t "std_logic"
o 16
)
)
)
*73 (CptPort
uid 322,0
ps "OnEdgeStrategy"
shape (Triangle
uid 323,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "21000,116625,21750,117375"
)
tg (CPTG
uid 324,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 325,0
va (VaSet
font "arial,8,0"
)
xt "16300,116500,20000,117500"
st "ramrw_en"
ju 2
blo "20000,117300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ramrw_en"
t "std_logic"
o 17
)
)
)
*74 (CptPort
uid 326,0
ps "OnEdgeStrategy"
shape (Triangle
uid 327,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "21000,117625,21750,118375"
)
tg (CPTG
uid 328,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 329,0
va (VaSet
font "arial,8,0"
)
xt "15100,117500,20000,118500"
st "slicer : (1:0)"
ju 2
blo "20000,118300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "slicer"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 18
)
)
)
]
shape (Rectangle
uid 249,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "2000,108000,21000,119000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 250,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*75 (Text
uid 251,0
va (VaSet
font "arial,8,1"
)
xt "7100,119000,15500,120000"
st "ADD_SingleCycle_lib"
blo "7100,119800"
tm "BdLibraryNameMgr"
)
*76 (Text
uid 252,0
va (VaSet
font "arial,8,1"
)
xt "7100,120000,15900,121000"
st "Data_StateMachineV2"
blo "7100,120800"
tm "CptNameMgr"
)
*77 (Text
uid 253,0
va (VaSet
font "arial,8,1"
)
xt "7100,121000,9300,122000"
st "U_17"
blo "7100,121800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 254,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 255,0
text (MLText
uid 256,0
va (VaSet
font "Courier New,8,0"
)
xt "11500,108000,11500,108000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 257,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "2250,117250,3750,118750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*78 (SaComponent
uid 426,0
optionalChildren [
*79 (CptPort
uid 436,0
ps "OnEdgeStrategy"
shape (Triangle
uid 437,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "29250,89625,30000,90375"
)
tg (CPTG
uid 438,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 439,0
va (VaSet
font "arial,8,0"
)
xt "31000,89500,37300,90500"
st "InstMem : (15:0)"
blo "31000,90300"
)
)
thePort (LogicalPort
decl (Decl
n "InstMem"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 1
)
)
)
*80 (CptPort
uid 440,0
ps "OnEdgeStrategy"
shape (Triangle
uid 441,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "29250,90625,30000,91375"
)
tg (CPTG
uid 442,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 443,0
va (VaSet
font "arial,8,0"
)
xt "31000,90500,33300,91500"
st "idelay"
blo "31000,91300"
)
)
thePort (LogicalPort
decl (Decl
n "idelay"
t "std_logic"
o 2
)
)
)
*81 (CptPort
uid 444,0
ps "OnEdgeStrategy"
shape (Triangle
uid 445,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "29250,91625,30000,92375"
)
tg (CPTG
uid 446,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 447,0
va (VaSet
font "arial,8,0"
)
xt "31000,91500,33500,92500"
st "ddelay"
blo "31000,92300"
)
)
thePort (LogicalPort
decl (Decl
n "ddelay"
t "std_logic"
o 3
)
)
)
*82 (CptPort
uid 448,0
ps "OnEdgeStrategy"
shape (Triangle
uid 449,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "29250,92625,30000,93375"
)
tg (CPTG
uid 450,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 451,0
va (VaSet
font "arial,8,0"
)
xt "31000,92500,39400,93500"
st "ConditionCode : (3:0)"
blo "31000,93300"
)
)
thePort (LogicalPort
decl (Decl
n "ConditionCode"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 4
)
)
)
*83 (CptPort
uid 452,0
ps "OnEdgeStrategy"
shape (Triangle
uid 453,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49000,89625,49750,90375"
)
tg (CPTG
uid 454,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 455,0
va (VaSet
font "arial,8,0"
)
xt "42200,89500,48000,90500"
st "PC_mux : (1:0)"
ju 2
blo "48000,90300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "PC_mux"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 5
)
)
)
*84 (CptPort
uid 456,0
ps "OnEdgeStrategy"
shape (Triangle
uid 457,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49000,90625,49750,91375"
)
tg (CPTG
uid 458,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 459,0
va (VaSet
font "arial,8,0"
)
xt "40800,90500,48000,91500"
st "ALU_R_mux : (1:0)"
ju 2
blo "48000,91300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ALU_R_mux"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 6
)
)
)
*85 (CptPort
uid 460,0
ps "OnEdgeStrategy"
shape (Triangle
uid 461,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49000,91625,49750,92375"
)
tg (CPTG
uid 462,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 463,0
va (VaSet
font "arial,8,0"
)
xt "41000,91500,48000,92500"
st "ALU_L_mux : (1:0)"
ju 2
blo "48000,92300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ALU_L_mux"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 7
)
)
)
*86 (CptPort
uid 464,0
ps "OnEdgeStrategy"
shape (Triangle
uid 465,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49000,92625,49750,93375"
)
tg (CPTG
uid 466,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 467,0
va (VaSet
font "arial,8,0"
)
xt "44800,92500,48000,93500"
st "RF_mux"
ju 2
blo "48000,93300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RF_mux"
t "std_logic"
o 8
)
)
)
*87 (CptPort
uid 468,0
ps "OnEdgeStrategy"
shape (Triangle
uid 469,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49000,93625,49750,94375"
)
tg (CPTG
uid 470,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 471,0
va (VaSet
font "arial,8,0"
)
xt "44700,93500,48000,94500"
st "Mem_en"
ju 2
blo "48000,94300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Mem_en"
t "std_logic"
o 9
)
)
)
*88 (CptPort
uid 472,0
ps "OnEdgeStrategy"
shape (Triangle
uid 473,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49000,94625,49750,95375"
)
tg (CPTG
uid 474,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 475,0
va (VaSet
font "arial,8,0"
)
xt "45300,94500,48000,95500"
st "RF_en"
ju 2
blo "48000,95300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RF_en"
t "std_logic"
o 10
)
)
)
*89 (CptPort
uid 476,0
ps "OnEdgeStrategy"
shape (Triangle
uid 477,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49000,95625,49750,96375"
)
tg (CPTG
uid 478,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 479,0
va (VaSet
font "arial,8,0"
)
xt "44000,95500,48000,96500"
st "dcache_en"
ju 2
blo "48000,96300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dcache_en"
t "std_logic"
o 11
)
)
)
]
shape (Rectangle
uid 427,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "30000,89000,49000,97000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 428,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*90 (Text
uid 429,0
va (VaSet
font "arial,8,1"
)
xt "35300,97000,43700,98000"
st "ADD_SingleCycle_lib"
blo "35300,97800"
tm "BdLibraryNameMgr"
)
*91 (Text
uid 430,0
va (VaSet
font "arial,8,1"
)
xt "35300,98000,40600,99000"
st "ControlUnit"
blo "35300,98800"
tm "CptNameMgr"
)
*92 (Text
uid 431,0
va (VaSet
font "arial,8,1"
)
xt "35300,99000,37100,100000"
st "U_7"
blo "35300,99800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 432,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 433,0
text (MLText
uid 434,0
va (VaSet
font "Courier New,8,0"
)
xt "39500,89000,39500,89000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 435,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "30250,95250,31750,96750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*93 (SaComponent
uid 480,0
optionalChildren [
*94 (CptPort
uid 490,0
ps "OnEdgeStrategy"
shape (Triangle
uid 491,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "32250,69625,33000,70375"
)
tg (CPTG
uid 492,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 493,0
va (VaSet
font "arial,8,0"
)
xt "34000,69500,36100,70500"
st "clock"
blo "34000,70300"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_logic"
o 1
)
)
)
*95 (CptPort
uid 494,0
ps "OnEdgeStrategy"
shape (Triangle
uid 495,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "32250,70625,33000,71375"
)
tg (CPTG
uid 496,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 497,0
va (VaSet
font "arial,8,0"
)
xt "34000,70500,36100,71500"
st "w_en"
blo "34000,71300"
)
)
thePort (LogicalPort
decl (Decl
n "w_en"
t "std_logic"
o 2
)
)
)
*96 (CptPort
uid 498,0
ps "OnEdgeStrategy"
shape (Triangle
uid 499,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "32250,71625,33000,72375"
)
tg (CPTG
uid 500,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 501,0
va (VaSet
font "arial,8,0"
)
xt "34000,71500,38300,72500"
st "wd : (15:0)"
blo "34000,72300"
)
)
thePort (LogicalPort
decl (Decl
n "wd"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 3
)
)
)
*97 (CptPort
uid 502,0
ps "OnEdgeStrategy"
shape (Triangle
uid 503,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "32250,72625,33000,73375"
)
tg (CPTG
uid 504,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 505,0
va (VaSet
font "arial,8,0"
)
xt "34000,72500,37900,73500"
st "wa : (3:0)"
blo "34000,73300"
)
)
thePort (LogicalPort
decl (Decl
n "wa"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 4
)
)
)
*98 (CptPort
uid 506,0
ps "OnEdgeStrategy"
shape (Triangle
uid 507,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "32250,73625,33000,74375"
)
tg (CPTG
uid 508,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 509,0
va (VaSet
font "arial,8,0"
)
xt "34000,73500,38100,74500"
st "ra0 : (3:0)"
blo "34000,74300"
)
)
thePort (LogicalPort
decl (Decl
n "ra0"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 5
)
)
)
*99 (CptPort
uid 510,0
ps "OnEdgeStrategy"
shape (Triangle
uid 511,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "32250,74625,33000,75375"
)
tg (CPTG
uid 512,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 513,0
va (VaSet
font "arial,8,0"
)
xt "34000,74500,38100,75500"
st "ra1 : (3:0)"
blo "34000,75300"
)
)
thePort (LogicalPort
decl (Decl
n "ra1"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 6
)
)
)
*100 (CptPort
uid 514,0
ps "OnEdgeStrategy"
shape (Triangle
uid 515,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "48000,69625,48750,70375"
)
tg (CPTG
uid 516,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 517,0
va (VaSet
font "arial,8,0"
)
xt "42500,69500,47000,70500"
st "rd0 : (15:0)"
ju 2
blo "47000,70300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rd0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 7
)
)
)
*101 (CptPort
uid 518,0
ps "OnEdgeStrategy"
shape (Triangle
uid 519,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "48000,70625,48750,71375"
)
tg (CPTG
uid 520,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 521,0
va (VaSet
font "arial,8,0"
)
xt "42500,70500,47000,71500"
st "rd1 : (15:0)"
ju 2
blo "47000,71300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rd1"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 8
)
)
)
]
shape (Rectangle
uid 481,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "33000,69000,48000,77000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 482,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*102 (Text
uid 483,0
va (VaSet
font "arial,8,1"
)
xt "34800,76000,43200,77000"
st "ADD_SingleCycle_lib"
blo "34800,76800"
tm "BdLibraryNameMgr"
)
*103 (Text
uid 484,0
va (VaSet
font "arial,8,1"
)
xt "34800,77000,40000,78000"
st "RegisterFile"
blo "34800,77800"
tm "CptNameMgr"
)
*104 (Text
uid 485,0
va (VaSet
font "arial,8,1"
)
xt "34800,78000,36600,79000"
st "U_5"
blo "34800,78800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 486,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 487,0
text (MLText
uid 488,0
va (VaSet
font "Courier New,8,0"
)
xt "39000,69000,39000,69000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 489,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "33250,75250,34750,76750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*105 (SaComponent
uid 522,0
optionalChildren [
*106 (CptPort
uid 532,0
ps "OnEdgeStrategy"
shape (Triangle
uid 533,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "32250,58625,33000,59375"
)
tg (CPTG
uid 534,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 535,0
va (VaSet
font "arial,8,0"
)
xt "34000,58500,38600,59500"
st "inst : (15:0)"
blo "34000,59300"
)
)
thePort (LogicalPort
decl (Decl
n "inst"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 1
)
)
)
*107 (CptPort
uid 536,0
ps "OnEdgeStrategy"
shape (Triangle
uid 537,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "48000,58625,48750,59375"
)
tg (CPTG
uid 538,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 539,0
va (VaSet
font "arial,8,0"
)
xt "40800,58500,47000,59500"
st "ZEXT_L : (15:0)"
ju 2
blo "47000,59300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ZEXT_L"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 2
)
)
)
*108 (CptPort
uid 540,0
ps "OnEdgeStrategy"
shape (Triangle
uid 541,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "48000,59625,48750,60375"
)
tg (CPTG
uid 542,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 543,0
va (VaSet
font "arial,8,0"
)
xt "40600,59500,47000,60500"
st "ZEXT_R : (15:0)"
ju 2
blo "47000,60300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ZEXT_R"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 3
)
)
)
*109 (CptPort
uid 544,0
ps "OnEdgeStrategy"
shape (Triangle
uid 545,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "48000,60625,48750,61375"
)
tg (CPTG
uid 546,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 547,0
va (VaSet
font "arial,8,0"
)
xt "41600,60500,47000,61500"
st "SEXT : (15:0)"
ju 2
blo "47000,61300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "SEXT"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 4
)
)
)
]
shape (Rectangle
uid 523,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "33000,58000,48000,62000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 524,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*110 (Text
uid 525,0
va (VaSet
font "arial,8,1"
)
xt "35800,62000,44200,63000"
st "ADD_SingleCycle_lib"
blo "35800,62800"
tm "BdLibraryNameMgr"
)
*111 (Text
uid 526,0
va (VaSet
font "arial,8,1"
)
xt "35800,63000,41200,64000"
st "Extendblock"
blo "35800,63800"
tm "CptNameMgr"
)
*112 (Text
uid 527,0
va (VaSet
font "arial,8,1"
)
xt "35800,64000,37600,65000"
st "U_9"
blo "35800,64800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 528,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 529,0
text (MLText
uid 530,0
va (VaSet
font "Courier New,8,0"
)
xt "40000,58000,40000,58000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 531,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "33250,60250,34750,61750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*113 (SaComponent
uid 548,0
optionalChildren [
*114 (CptPort
uid 558,0
ps "OnEdgeStrategy"
shape (Triangle
uid 559,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37250,108625,38000,109375"
)
tg (CPTG
uid 560,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 561,0
va (VaSet
font "arial,8,0"
)
xt "39000,108500,43900,109500"
st "slicer : (1:0)"
blo "39000,109300"
)
)
thePort (LogicalPort
decl (Decl
n "slicer"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 1
)
)
)
*115 (CptPort
uid 562,0
ps "OnEdgeStrategy"
shape (Triangle
uid 563,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37250,109625,38000,110375"
)
tg (CPTG
uid 564,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 565,0
va (VaSet
font "arial,8,0"
)
xt "39000,109500,43500,110500"
st "addr : (3:0)"
blo "39000,110300"
)
)
thePort (LogicalPort
decl (Decl
n "addr"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 2
)
)
)
*116 (CptPort
uid 566,0
ps "OnEdgeStrategy"
shape (Triangle
uid 567,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37250,110625,38000,111375"
)
tg (CPTG
uid 568,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 569,0
va (VaSet
font "arial,8,0"
)
xt "39000,110500,40300,111500"
st "clk"
blo "39000,111300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 3
)
)
)
*117 (CptPort
uid 570,0
ps "OnEdgeStrategy"
shape (Triangle
uid 571,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37250,111625,38000,112375"
)
tg (CPTG
uid 572,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 573,0
va (VaSet
font "arial,8,0"
)
xt "39000,111500,43400,112500"
st "din : (15:0)"
blo "39000,112300"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 4
)
)
)
*118 (CptPort
uid 574,0
ps "OnEdgeStrategy"
shape (Triangle
uid 575,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37250,112625,38000,113375"
)
tg (CPTG
uid 576,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 577,0
va (VaSet
font "arial,8,0"
)
xt "39000,112500,40300,113500"
st "we"
blo "39000,113300"
)
)
thePort (LogicalPort
decl (Decl
n "we"
t "std_logic"
o 5
)
)
)
*119 (CptPort
uid 578,0
ps "OnEdgeStrategy"
shape (Triangle
uid 579,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "51000,108625,51750,109375"
)
tg (CPTG
uid 580,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 581,0
va (VaSet
font "arial,8,0"
)
xt "45200,108500,50000,109500"
st "dout : (15:0)"
ju 2
blo "50000,109300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 6
)
)
)
]
shape (Rectangle
uid 549,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "38000,108000,51000,114000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 550,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*120 (Text
uid 551,0
va (VaSet
font "arial,8,1"
)
xt "40300,114000,48700,115000"
st "ADD_SingleCycle_lib"
blo "40300,114800"
tm "BdLibraryNameMgr"
)
*121 (Text
uid 552,0
va (VaSet
font "arial,8,1"
)
xt "40300,115000,46100,116000"
st "datacache_V2"
blo "40300,115800"
tm "CptNameMgr"
)
*122 (Text
uid 553,0
va (VaSet
font "arial,8,1"
)
xt "40300,116000,42500,117000"
st "U_18"
blo "40300,116800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 554,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 555,0
text (MLText
uid 556,0
va (VaSet
font "Courier New,8,0"
)
xt "44500,108000,44500,108000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 557,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "38250,112250,39750,113750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*123 (MWC
uid 582,0
optionalChildren [
*124 (CptPort
uid 591,0
optionalChildren [
*125 (Line
uid 596,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "47000,80000,47000,80000"
pts [
"47000,80000"
"47000,80000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 592,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "47000,79625,47750,80375"
)
tg (CPTG
uid 593,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 594,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "47991,79544,49791,80544"
st "dout"
ju 2
blo "49791,80344"
)
s (Text
uid 595,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "49791,80544,49791,80544"
ju 2
blo "49791,80544"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 11
)
)
)
*126 (CommentGraphic
uid 597,0
shape (PolyLine2D
pts [
"47000,80000"
"45000,80000"
]
uid 598,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "26368,26368,26368"
lineWidth 2
)
xt "45000,80000,47000,80000"
)
oxt "6000,7000,8000,7000"
)
*127 (CommentGraphic
uid 599,0
shape (PolyLine2D
pts [
"45000,79000"
"45000,81000"
]
uid 600,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "26368,26368,26368"
lineWidth 2
)
xt "45000,79000,45000,81000"
)
oxt "6000,6000,6000,8000"
)
]
shape (Rectangle
uid 583,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "45000,79000,47000,81000"
fos 1
)
showPorts 0
oxt "6000,6000,8000,8000"
ttg (MlTextGroup
uid 584,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*128 (Text
uid 585,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "44350,80100,49150,81100"
st "moduleware"
blo "44350,80900"
)
*129 (Text
uid 586,0
va (VaSet
font "arial,8,0"
)
xt "44350,81100,47450,82100"
st "constval"
blo "44350,81900"
)
*130 (Text
uid 587,0
va (VaSet
font "arial,8,0"
)
xt "44350,82100,46550,83100"
st "U_12"
blo "44350,82900"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 588,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 589,0
text (MLText
uid 590,0
va (VaSet
font "arial,8,0"
)
xt "38000,59400,38000,59400"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
optionalChildren [
*131 (Property
pclass "param"
pname "value"
pvalue "0000000000000000"
ptn "String"
)
]
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*132 (MWC
uid 601,0
optionalChildren [
*133 (CptPort
uid 610,0
optionalChildren [
*134 (Line
uid 614,0
layer 0
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "70000,65000,70000,65000"
pts [
"70000,65000"
"70000,65000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 611,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "69250,64625,70000,65375"
)
tg (CPTG
uid 612,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 613,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "67000,64500,68800,65500"
st "din0"
blo "67000,65300"
)
)
thePort (LogicalPort
decl (Decl
n "din0"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 17
)
)
)
*135 (CptPort
uid 615,0
optionalChildren [
*136 (Line
uid 619,0
layer 0
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "70000,67000,70000,67000"
pts [
"70000,67000"
"70000,67000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 616,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "69250,66625,70000,67375"
)
tg (CPTG
uid 617,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 618,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "67000,66500,68800,67500"
st "din1"
blo "67000,67300"
)
)
thePort (LogicalPort
decl (Decl
n "din1"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 17
)
)
)
*137 (CptPort
uid 620,0
optionalChildren [
*138 (Property
uid 624,0
pclass "_MW_GEOM_"
pname "fixed"
ptn "String"
)
*139 (Property
uid 625,0
pclass "_MW_GEOM_"
pname "fixed"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 621,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "74000,65625,74750,66375"
)
tg (CPTG
uid 622,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 623,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "75200,65500,77000,66500"
st "dout"
ju 2
blo "77000,66300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 26
)
)
)
*140 (CommentText
uid 626,0
shape (Rectangle
uid 627,0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "65280,65280,46080"
lineColor "0,0,32768"
lineWidth -1
fillStyle 1
)
xt "71383,64340,73383,66340"
)
oxt "7383,6340,9383,8340"
text (MLText
uid 628,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "71683,64840,73083,65840"
st "
lsb
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2000
)
position 1
)
*141 (CommentText
uid 629,0
shape (Rectangle
uid 630,0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "65280,65280,46080"
lineColor "0,0,32768"
lineWidth -1
fillStyle 1
)
xt "71420,65565,73420,67565"
)
oxt "7420,7565,9420,9565"
text (MLText
uid 631,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "71520,66065,73320,67065"
st "
msb
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2000
)
position 1
)
*142 (CommentGraphic
uid 632,0
optionalChildren [
*143 (Property
uid 634,0
pclass "_MW_GEOM_"
pname "expand"
ptn "String"
)
]
shape (PolyLine2D
pts [
"70000,65000"
"70000,65000"
]
uid 633,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "26368,26368,26368"
lineWidth 2
)
xt "70000,65000,70000,65000"
)
oxt "6000,7000,6000,7000"
)
*144 (CommentGraphic
uid 635,0
optionalChildren [
*145 (Property
uid 637,0
pclass "_MW_GEOM_"
pname "expand"
ptn "String"
)
]
shape (PolyLine2D
pts [
"70000,67000"
"70000,67000"
]
uid 636,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "26368,26368,26368"
lineWidth 2
)
xt "70000,67000,70000,67000"
)
oxt "6000,9000,6000,9000"
)
*146 (CommentGraphic
uid 638,0
shape (PolyLine2D
pts [
"72000,66000"
"74000,66000"
]
uid 639,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "26368,26368,26368"
lineWidth 2
)
xt "72000,66000,74000,66000"
)
oxt "8000,8000,10000,8000"
)
*147 (CommentGraphic
uid 640,0
shape (CustomPolygon
pts [
"70000,65000"
"72000,66000"
"70000,67000"
"70000,65000"
]
uid 641,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
lineColor "26368,26368,26368"
lineWidth 2
)
xt "70000,65000,72000,67000"
)
oxt "6000,7000,8000,9000"
)
]
shape (Rectangle
uid 602,0
va (VaSet
vasetType 1
transparent 1
fg "65535,65535,65535"
lineWidth -1
)
xt "70000,64000,74000,68000"
fos 1
)
showPorts 0
oxt "6000,6000,10000,10000"
ttg (MlTextGroup
uid 603,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*148 (Text
uid 604,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "70900,67000,75700,68000"
st "moduleware"
blo "70900,67800"
)
*149 (Text
uid 605,0
va (VaSet
font "arial,8,0"
)
xt "70900,68000,73500,69000"
st "merge"
blo "70900,68800"
)
*150 (Text
uid 606,0
va (VaSet
font "arial,8,0"
)
xt "70900,69000,72700,70000"
st "U_6"
blo "70900,69800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 607,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 608,0
text (MLText
uid 609,0
va (VaSet
font "arial,8,0"
)
xt "55000,66000,55000,66000"
)
header ""
)
elements [
]
)
sed 1
portVis (PortSigDisplay
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
de 2
visOptions (mwParamsVisibilityOptions
)
)
*151 (SaComponent
uid 642,0
optionalChildren [
*152 (CptPort
uid 652,0
ps "OnEdgeStrategy"
shape (Triangle
uid 653,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "65250,77625,66000,78375"
)
tg (CPTG
uid 654,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 655,0
va (VaSet
font "arial,8,0"
)
xt "67000,77500,72500,78500"
st "a : (size - 1:0)"
blo "67000,78300"
)
)
thePort (LogicalPort
decl (Decl
n "a"
t "std_logic_vector"
b "(size - 1 DOWNTO 0)"
o 1
)
)
)
*153 (CptPort
uid 656,0
ps "OnEdgeStrategy"
shape (Triangle
uid 657,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "65250,78625,66000,79375"
)
tg (CPTG
uid 658,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 659,0
va (VaSet
font "arial,8,0"
)
xt "67000,78500,72500,79500"
st "b : (size - 1:0)"
blo "67000,79300"
)
)
thePort (LogicalPort
decl (Decl
n "b"
t "std_logic_vector"
b "(size - 1 DOWNTO 0)"
o 2
)
)
)
*154 (CptPort
uid 660,0
ps "OnEdgeStrategy"
shape (Triangle
uid 661,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "65250,79625,66000,80375"
)
tg (CPTG
uid 662,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 663,0
va (VaSet
font "arial,8,0"
)
xt "67000,79500,72500,80500"
st "c : (size - 1:0)"
blo "67000,80300"
)
)
thePort (LogicalPort
decl (Decl
n "c"
t "std_logic_vector"
b "(size - 1 DOWNTO 0)"
o 3
)
)
)
*155 (CptPort
uid 664,0
ps "OnEdgeStrategy"
shape (Triangle
uid 665,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "65250,80625,66000,81375"
)
tg (CPTG
uid 666,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 667,0
va (VaSet
font "arial,8,0"
)
xt "67000,80500,72500,81500"
st "d : (size - 1:0)"
blo "67000,81300"
)
)
thePort (LogicalPort
decl (Decl
n "d"
t "std_logic_vector"
b "(size - 1 DOWNTO 0)"
o 4
)
)
)
*156 (CptPort
uid 668,0
ps "OnEdgeStrategy"
shape (Triangle
uid 669,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "82000,77625,82750,78375"
)
tg (CPTG
uid 670,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 671,0
va (VaSet
font "arial,8,0"
)
xt "75500,77500,81000,78500"
st "o : (size - 1:0)"
ju 2
blo "81000,78300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "o"
t "std_logic_vector"
b "(size - 1 DOWNTO 0)"
o 5
)
)
)
*157 (CptPort
uid 672,0
ps "OnEdgeStrategy"
shape (Triangle
uid 673,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "65250,81625,66000,82375"
)
tg (CPTG
uid 674,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 675,0
va (VaSet
font "arial,8,0"
)
xt "67000,81500,71000,82500"
st "sel : (1:0)"
blo "67000,82300"
)
)
thePort (LogicalPort
decl (Decl
n "sel"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 6
)
)
)
]
shape (Rectangle
uid 643,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "66000,77000,82000,85000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 644,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*158 (Text
uid 645,0
va (VaSet
font "arial,8,1"
)
xt "68800,83000,77200,84000"
st "ADD_SingleCycle_lib"
blo "68800,83800"
tm "BdLibraryNameMgr"
)
*159 (Text
uid 646,0
va (VaSet
font "arial,8,1"
)
xt "68800,84000,72400,85000"
st "mux4to1"
blo "68800,84800"
tm "CptNameMgr"
)
*160 (Text
uid 647,0
va (VaSet
font "arial,8,1"
)
xt "68800,85000,71000,86000"
st "U_11"
blo "68800,85800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 648,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 649,0
text (MLText
uid 650,0
va (VaSet
font "Courier New,8,0"
)
xt "66000,76200,81000,77000"
st "size = 16    ( POSITIVE )  "
)
header ""
)
elements [
(GiElement
name "size"
type "POSITIVE"
value "16"
)
]
)
viewicon (ZoomableIcon
uid 651,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "66250,83250,67750,84750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*161 (SaComponent
uid 676,0
optionalChildren [
*162 (CptPort
uid 686,0
ps "OnEdgeStrategy"
shape (Triangle
uid 687,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "66250,48625,67000,49375"
)
tg (CPTG
uid 688,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 689,0
va (VaSet
font "arial,8,0"
)
xt "68000,48500,73500,49500"
st "a : (size - 1:0)"
blo "68000,49300"
)
)
thePort (LogicalPort
decl (Decl
n "a"
t "std_logic_vector"
b "(size - 1 DOWNTO 0)"
o 1
)
)
)
*163 (CptPort
uid 690,0
ps "OnEdgeStrategy"
shape (Triangle
uid 691,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "66250,49625,67000,50375"
)
tg (CPTG
uid 692,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 693,0
va (VaSet
font "arial,8,0"
)
xt "68000,49500,73500,50500"
st "b : (size - 1:0)"
blo "68000,50300"
)
)
thePort (LogicalPort
decl (Decl
n "b"
t "std_logic_vector"
b "(size - 1 DOWNTO 0)"
o 2
)
)
)
*164 (CptPort
uid 694,0
ps "OnEdgeStrategy"
shape (Triangle
uid 695,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "66250,50625,67000,51375"
)
tg (CPTG
uid 696,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 697,0
va (VaSet
font "arial,8,0"
)
xt "68000,50500,73500,51500"
st "c : (size - 1:0)"
blo "68000,51300"
)
)
thePort (LogicalPort
decl (Decl
n "c"
t "std_logic_vector"
b "(size - 1 DOWNTO 0)"
o 3
)
)
)
*165 (CptPort
uid 698,0
ps "OnEdgeStrategy"
shape (Triangle
uid 699,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "66250,51625,67000,52375"
)
tg (CPTG
uid 700,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 701,0
va (VaSet
font "arial,8,0"
)
xt "68000,51500,73500,52500"
st "d : (size - 1:0)"
blo "68000,52300"
)
)
thePort (LogicalPort
decl (Decl
n "d"
t "std_logic_vector"
b "(size - 1 DOWNTO 0)"
o 4
)
)
)
*166 (CptPort
uid 702,0
ps "OnEdgeStrategy"
shape (Triangle
uid 703,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "83000,48625,83750,49375"
)
tg (CPTG
uid 704,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 705,0
va (VaSet
font "arial,8,0"
)
xt "76500,48500,82000,49500"
st "o : (size - 1:0)"
ju 2
blo "82000,49300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "o"
t "std_logic_vector"
b "(size - 1 DOWNTO 0)"
o 5
)
)
)
*167 (CptPort
uid 706,0
ps "OnEdgeStrategy"
shape (Triangle
uid 707,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "66250,52625,67000,53375"
)
tg (CPTG
uid 708,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 709,0
va (VaSet
font "arial,8,0"
)
xt "68000,52500,72000,53500"
st "sel : (1:0)"
blo "68000,53300"
)
)
thePort (LogicalPort
decl (Decl
n "sel"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 6
)
)
)
]
shape (Rectangle
uid 677,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "67000,48000,83000,56000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 678,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*168 (Text
uid 679,0
va (VaSet
font "arial,8,1"
)
xt "69800,54000,78200,55000"
st "ADD_SingleCycle_lib"
blo "69800,54800"
tm "BdLibraryNameMgr"
)
*169 (Text
uid 680,0
va (VaSet
font "arial,8,1"
)
xt "69800,55000,73400,56000"
st "mux4to1"
blo "69800,55800"
tm "CptNameMgr"
)
*170 (Text
uid 681,0
va (VaSet
font "arial,8,1"
)
xt "69800,56000,72000,57000"
st "U_10"
blo "69800,56800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 682,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 683,0
text (MLText
uid 684,0
va (VaSet
font "Courier New,8,0"
)
xt "67000,47200,82000,48000"
st "size = 16    ( POSITIVE )  "
)
header ""
)
elements [
(GiElement
name "size"
type "POSITIVE"
value "16"
)
]
)
viewicon (ZoomableIcon
uid 685,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "67250,54250,68750,55750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*171 (MWC
uid 710,0
optionalChildren [
*172 (CptPort
uid 719,0
optionalChildren [
*173 (Line
uid 724,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "81000,68000,81000,68000"
pts [
"81000,68000"
"81000,68000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 720,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "81000,67625,81750,68375"
)
tg (CPTG
uid 721,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 722,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "81991,67544,83791,68544"
st "dout"
ju 2
blo "83791,68344"
)
s (Text
uid 723,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "83791,68544,83791,68544"
ju 2
blo "83791,68544"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 9
)
)
)
*174 (CommentGraphic
uid 725,0
shape (PolyLine2D
pts [
"81000,68000"
"79000,68000"
]
uid 726,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "26368,26368,26368"
lineWidth 2
)
xt "79000,68000,81000,68000"
)
oxt "6000,7000,8000,7000"
)
*175 (CommentGraphic
uid 727,0
shape (PolyLine2D
pts [
"79000,67000"
"79000,69000"
]
uid 728,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "26368,26368,26368"
lineWidth 2
)
xt "79000,67000,79000,69000"
)
oxt "6000,6000,6000,8000"
)
]
shape (Rectangle
uid 711,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "79000,67000,81000,69000"
fos 1
)
showPorts 0
oxt "6000,6000,8000,8000"
ttg (MlTextGroup
uid 712,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*176 (Text
uid 713,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "78350,68100,83150,69100"
st "moduleware"
blo "78350,68900"
)
*177 (Text
uid 714,0
va (VaSet
font "arial,8,0"
)
xt "78350,69100,81450,70100"
st "constval"
blo "78350,69900"
)
*178 (Text
uid 715,0
va (VaSet
font "arial,8,0"
)
xt "78350,70100,80550,71100"
st "U_14"
blo "78350,70900"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 716,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 717,0
text (MLText
uid 718,0
va (VaSet
font "arial,8,0"
)
xt "72000,47400,72000,47400"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*179 (SaComponent
uid 729,0
optionalChildren [
*180 (CptPort
uid 739,0
ps "OnEdgeStrategy"
shape (Triangle
uid 740,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "98250,50625,99000,51375"
)
tg (CPTG
uid 741,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 742,0
va (VaSet
font "arial,8,0"
)
xt "100000,50500,103700,51500"
st "x : (15:0)"
blo "100000,51300"
)
)
thePort (LogicalPort
decl (Decl
n "x"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 1
)
)
)
*181 (CptPort
uid 743,0
ps "OnEdgeStrategy"
shape (Triangle
uid 744,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "98250,51625,99000,52375"
)
tg (CPTG
uid 745,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 746,0
va (VaSet
font "arial,8,0"
)
xt "100000,51500,103700,52500"
st "y : (15:0)"
blo "100000,52300"
)
)
thePort (LogicalPort
decl (Decl
n "y"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 2
)
)
)
*182 (CptPort
uid 747,0
ps "OnEdgeStrategy"
shape (Triangle
uid 748,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "98250,52625,99000,53375"
)
tg (CPTG
uid 749,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 750,0
va (VaSet
font "arial,8,0"
)
xt "100000,52500,103800,53500"
st "op : (5:0)"
blo "100000,53300"
)
)
thePort (LogicalPort
decl (Decl
n "op"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 3
)
)
)
*183 (CptPort
uid 751,0
ps "OnEdgeStrategy"
shape (Triangle
uid 752,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "98250,53625,99000,54375"
)
tg (CPTG
uid 753,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 754,0
va (VaSet
font "arial,8,0"
)
xt "100000,53500,101400,54500"
st "cin"
blo "100000,54300"
)
)
thePort (LogicalPort
decl (Decl
n "cin"
t "std_logic"
o 4
)
)
)
*184 (CptPort
uid 755,0
ps "OnEdgeStrategy"
shape (Triangle
uid 756,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "113000,50625,113750,51375"
)
tg (CPTG
uid 757,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 758,0
va (VaSet
font "arial,8,0"
)
xt "108200,50500,112000,51500"
st "z : (15:0)"
ju 2
blo "112000,51300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "z"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 5
)
)
)
*185 (CptPort
uid 759,0
ps "OnEdgeStrategy"
shape (Triangle
uid 760,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "113000,51625,113750,52375"
)
tg (CPTG
uid 761,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 762,0
va (VaSet
font "arial,8,0"
)
xt "106200,51500,112000,52500"
st "ccvector : (3:0)"
ju 2
blo "112000,52300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ccvector"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 6
)
)
)
]
shape (Rectangle
uid 730,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "99000,50000,113000,57000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 731,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*186 (Text
uid 732,0
va (VaSet
font "arial,8,1"
)
xt "101300,55000,109700,56000"
st "ADD_SingleCycle_lib"
blo "101300,55800"
tm "BdLibraryNameMgr"
)
*187 (Text
uid 733,0
va (VaSet
font "arial,8,1"
)
xt "101300,56000,102800,57000"
st "alu"
blo "101300,56800"
tm "CptNameMgr"
)
*188 (Text
uid 734,0
va (VaSet
font "arial,8,1"
)
xt "101300,57000,103500,58000"
st "U_13"
blo "101300,57800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 735,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 736,0
text (MLText
uid 737,0
va (VaSet
font "Courier New,8,0"
)
xt "105500,50000,105500,50000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 738,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "99250,55250,100750,56750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*189 (MWC
uid 763,0
optionalChildren [
*190 (CptPort
uid 772,0
optionalChildren [
*191 (Line
uid 777,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "115000,59000,115000,59000"
pts [
"115000,59000"
"115000,59000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 773,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "115000,58625,115750,59375"
)
tg (CPTG
uid 774,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 775,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "115991,58544,117791,59544"
st "dout"
ju 2
blo "117791,59344"
)
s (Text
uid 776,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "117791,59544,117791,59544"
ju 2
blo "117791,59544"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 52
)
)
)
*192 (CommentGraphic
uid 778,0
shape (PolyLine2D
pts [
"115000,59000"
"113000,59000"
]
uid 779,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "26368,26368,26368"
lineWidth 2
)
xt "113000,59000,115000,59000"
)
oxt "6000,7000,8000,7000"
)
*193 (CommentGraphic
uid 780,0
shape (PolyLine2D
pts [
"113000,58000"
"113000,60000"
]
uid 781,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "26368,26368,26368"
lineWidth 2
)
xt "113000,58000,113000,60000"
)
oxt "6000,6000,6000,8000"
)
]
shape (Rectangle
uid 764,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "113000,58000,115000,60000"
fos 1
)
showPorts 0
oxt "6000,6000,8000,8000"
ttg (MlTextGroup
uid 765,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*194 (Text
uid 766,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "112350,59100,117150,60100"
st "moduleware"
blo "112350,59900"
)
*195 (Text
uid 767,0
va (VaSet
font "arial,8,0"
)
xt "112350,60100,115450,61100"
st "constval"
blo "112350,60900"
)
*196 (Text
uid 768,0
va (VaSet
font "arial,8,0"
)
xt "112350,61100,114550,62100"
st "U_16"
blo "112350,61900"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 769,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 770,0
text (MLText
uid 771,0
va (VaSet
font "arial,8,0"
)
xt "106000,38400,106000,38400"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
optionalChildren [
*197 (Property
pclass "param"
pname "value"
pvalue "1"
ptn "String"
)
]
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*198 (SaComponent
uid 782,0
optionalChildren [
*199 (CptPort
uid 792,0
ps "OnEdgeStrategy"
shape (Triangle
uid 793,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "108250,71625,109000,72375"
)
tg (CPTG
uid 794,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 795,0
va (VaSet
font "arial,8,0"
)
xt "110000,71500,112100,72500"
st "clock"
blo "110000,72300"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_logic"
o 1
)
)
)
*200 (CptPort
uid 796,0
ps "OnEdgeStrategy"
shape (Triangle
uid 797,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "108250,72625,109000,73375"
)
tg (CPTG
uid 798,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 799,0
va (VaSet
font "arial,8,0"
)
xt "110000,72500,111800,73500"
st "ireq"
blo "110000,73300"
)
)
thePort (LogicalPort
decl (Decl
n "ireq"
t "std_logic"
o 2
)
)
)
*201 (CptPort
uid 800,0
ps "OnEdgeStrategy"
shape (Triangle
uid 801,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "108250,73625,109000,74375"
)
tg (CPTG
uid 802,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 803,0
va (VaSet
font "arial,8,0"
)
xt "110000,73500,112100,74500"
st "wreq"
blo "110000,74300"
)
)
thePort (LogicalPort
decl (Decl
n "wreq"
t "std_logic"
o 3
)
)
)
*202 (CptPort
uid 804,0
ps "OnEdgeStrategy"
shape (Triangle
uid 805,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "108250,74625,109000,75375"
)
tg (CPTG
uid 806,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 807,0
va (VaSet
font "arial,8,0"
)
xt "110000,74500,111900,75500"
st "rreq"
blo "110000,75300"
)
)
thePort (LogicalPort
decl (Decl
n "rreq"
t "std_logic"
o 4
)
)
)
*203 (CptPort
uid 808,0
ps "OnEdgeStrategy"
shape (Triangle
uid 809,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "108250,75625,109000,76375"
)
tg (CPTG
uid 810,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 811,0
va (VaSet
font "arial,8,0"
)
xt "110000,75500,115400,76500"
st "ackFromMem"
blo "110000,76300"
)
)
thePort (LogicalPort
decl (Decl
n "ackFromMem"
t "std_logic"
o 5
)
)
)
*204 (CptPort
uid 812,0
ps "OnEdgeStrategy"
shape (Triangle
uid 813,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "108250,76625,109000,77375"
)
tg (CPTG
uid 814,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 815,0
va (VaSet
font "arial,8,0"
)
xt "110000,76500,118300,77500"
st "addrFromInst : (15:0)"
blo "110000,77300"
)
)
thePort (LogicalPort
decl (Decl
n "addrFromInst"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 6
)
)
)
*205 (CptPort
uid 816,0
ps "OnEdgeStrategy"
shape (Triangle
uid 817,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "108250,77625,109000,78375"
)
tg (CPTG
uid 818,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 819,0
va (VaSet
font "arial,8,0"
)
xt "110000,77500,118700,78500"
st "addrFromData : (15:0)"
blo "110000,78300"
)
)
thePort (LogicalPort
decl (Decl
n "addrFromData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 7
)
)
)
*206 (CptPort
uid 820,0
ps "OnEdgeStrategy"
shape (Triangle
uid 821,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "108250,79625,109000,80375"
)
tg (CPTG
uid 822,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 823,0
va (VaSet
font "arial,8,0"
)
xt "110000,79500,118600,80500"
st "dataFromData : (15:0)"
blo "110000,80300"
)
)
thePort (LogicalPort
decl (Decl
n "dataFromData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 8
)
)
)
*207 (CptPort
uid 824,0
ps "OnEdgeStrategy"
shape (Triangle
uid 825,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "108250,78625,109000,79375"
)
tg (CPTG
uid 826,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 827,0
va (VaSet
font "arial,8,0"
)
xt "110000,78500,118700,79500"
st "dataFromMem : (63:0)"
blo "110000,79300"
)
)
thePort (LogicalPort
decl (Decl
n "dataFromMem"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 9
)
)
)
*208 (CptPort
uid 828,0
ps "OnEdgeStrategy"
shape (Triangle
uid 829,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "128000,71625,128750,72375"
)
tg (CPTG
uid 830,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 831,0
va (VaSet
font "arial,8,0"
)
xt "123300,71500,127000,72500"
st "memw_en"
ju 2
blo "127000,72300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "memw_en"
t "std_logic"
o 10
)
)
)
*209 (CptPort
uid 832,0
ps "OnEdgeStrategy"
shape (Triangle
uid 833,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "128000,72625,128750,73375"
)
tg (CPTG
uid 834,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 835,0
va (VaSet
font "arial,8,0"
)
xt "123500,72500,127000,73500"
st "memr_en"
ju 2
blo "127000,73300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "memr_en"
t "std_logic"
o 11
)
)
)
*210 (CptPort
uid 836,0
ps "OnEdgeStrategy"
shape (Triangle
uid 837,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "128000,73625,128750,74375"
)
tg (CPTG
uid 838,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 839,0
va (VaSet
font "arial,8,0"
)
xt "124800,73500,127000,74500"
st "ifilled"
ju 2
blo "127000,74300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ifilled"
t "std_logic"
o 12
)
)
)
*211 (CptPort
uid 840,0
ps "OnEdgeStrategy"
shape (Triangle
uid 841,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "128000,74625,128750,75375"
)
tg (CPTG
uid 842,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 843,0
va (VaSet
font "arial,8,0"
)
xt "124600,74500,127000,75500"
st "dfilled"
ju 2
blo "127000,75300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dfilled"
t "std_logic"
o 13
)
)
)
*212 (CptPort
uid 844,0
ps "OnEdgeStrategy"
shape (Triangle
uid 845,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "128000,75625,128750,76375"
)
tg (CPTG
uid 846,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 847,0
va (VaSet
font "arial,8,0"
)
xt "119500,75500,127000,76500"
st "addrToMem : (15:0)"
ju 2
blo "127000,76300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "addrToMem"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 14
)
)
)
*213 (CptPort
uid 848,0
ps "OnEdgeStrategy"
shape (Triangle
uid 849,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "128000,76625,128750,77375"
)
tg (CPTG
uid 850,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 851,0
va (VaSet
font "arial,8,0"
)
xt "119600,76500,127000,77500"
st "dataToMem : (15:0)"
ju 2
blo "127000,77300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dataToMem"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 15
)
)
)
]
shape (Rectangle
uid 783,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "109000,71000,128000,81000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 784,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*214 (Text
uid 785,0
va (VaSet
font "arial,8,1"
)
xt "113100,81000,121500,82000"
st "ADD_SingleCycle_lib"
blo "113100,81800"
tm "BdLibraryNameMgr"
)
*215 (Text
uid 786,0
va (VaSet
font "arial,8,1"
)
xt "113100,82000,123900,83000"
st "Memory_StateMachine_V2"
blo "113100,82800"
tm "CptNameMgr"
)
*216 (Text
uid 787,0
va (VaSet
font "arial,8,1"
)
xt "113100,83000,115300,84000"
st "U_22"
blo "113100,83800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 788,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 789,0
text (MLText
uid 790,0
va (VaSet
font "Courier New,8,0"
)
xt "118500,71000,118500,71000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 791,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "109250,79250,110750,80750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*217 (SaComponent
uid 852,0
optionalChildren [
*218 (CptPort
uid 862,0
ps "OnEdgeStrategy"
shape (Triangle
uid 863,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "121250,51625,122000,52375"
)
tg (CPTG
uid 864,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 865,0
va (VaSet
font "arial,8,0"
)
xt "123000,51500,126000,52500"
st "a : (3:0)"
blo "123000,52300"
)
)
thePort (LogicalPort
decl (Decl
n "a"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 1
)
)
)
*219 (CptPort
uid 866,0
ps "OnEdgeStrategy"
shape (Triangle
uid 867,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "135000,51625,135750,52375"
)
tg (CPTG
uid 868,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 869,0
va (VaSet
font "arial,8,0"
)
xt "131000,51500,134000,52500"
st "b : (3:0)"
ju 2
blo "134000,52300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "b"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 2
)
)
)
*220 (CptPort
uid 870,0
ps "OnEdgeStrategy"
shape (Triangle
uid 871,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "121250,52625,122000,53375"
)
tg (CPTG
uid 872,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 873,0
va (VaSet
font "arial,8,0"
)
xt "123000,52500,123800,53500"
st "c"
blo "123000,53300"
)
)
thePort (LogicalPort
decl (Decl
n "c"
t "std_logic"
o 3
)
)
)
*221 (CptPort
uid 874,0
ps "OnEdgeStrategy"
shape (Triangle
uid 875,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "121250,53625,122000,54375"
)
tg (CPTG
uid 876,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 877,0
va (VaSet
font "arial,8,0"
)
xt "123000,53500,123800,54500"
st "e"
blo "123000,54300"
)
)
thePort (LogicalPort
decl (Decl
n "e"
t "std_logic"
o 4
)
)
)
*222 (CptPort
uid 878,0
ps "OnEdgeStrategy"
shape (Triangle
uid 879,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "121250,54625,122000,55375"
)
tg (CPTG
uid 880,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 881,0
va (VaSet
font "arial,8,0"
)
xt "123000,54500,124300,55500"
st "rst"
blo "123000,55300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 5
)
)
)
]
shape (Rectangle
uid 853,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "122000,51000,135000,58000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 854,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*223 (Text
uid 855,0
va (VaSet
font "arial,8,1"
)
xt "122300,56000,130700,57000"
st "ADD_SingleCycle_lib"
blo "122300,56800"
tm "BdLibraryNameMgr"
)
*224 (Text
uid 856,0
va (VaSet
font "arial,8,1"
)
xt "122300,57000,125400,58000"
st "CCReg"
blo "122300,57800"
tm "CptNameMgr"
)
*225 (Text
uid 857,0
va (VaSet
font "arial,8,1"
)
xt "122300,58000,124500,59000"
st "U_15"
blo "122300,58800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 858,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 859,0
text (MLText
uid 860,0
va (VaSet
font "Courier New,8,0"
)
xt "126500,51000,126500,51000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 861,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "122250,56250,123750,57750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*226 (SaComponent
uid 882,0
optionalChildren [
*227 (CptPort
uid 892,0
ps "OnEdgeStrategy"
shape (Triangle
uid 893,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "142250,74625,143000,75375"
)
tg (CPTG
uid 894,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 895,0
va (VaSet
font "arial,8,0"
)
xt "144000,74500,145300,75500"
st "rst"
blo "144000,75300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 1
)
)
)
*228 (CptPort
uid 896,0
ps "OnEdgeStrategy"
shape (Triangle
uid 897,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "142250,75625,143000,76375"
)
tg (CPTG
uid 898,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 899,0
va (VaSet
font "arial,8,0"
)
xt "144000,75500,149000,76500"
st "hDIn : (15:0)"
blo "144000,76300"
)
)
thePort (LogicalPort
decl (Decl
n "hDIn"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 2
)
)
)
*229 (CptPort
uid 900,0
ps "OnEdgeStrategy"
shape (Triangle
uid 901,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "142250,76625,143000,77375"
)
tg (CPTG
uid 902,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 903,0
va (VaSet
font "arial,8,0"
)
xt "144000,76500,145200,77500"
st "wr"
blo "144000,77300"
)
)
thePort (LogicalPort
decl (Decl
n "wr"
t "std_logic"
o 3
)
)
)
*230 (CptPort
uid 904,0
ps "OnEdgeStrategy"
shape (Triangle
uid 905,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "142250,77625,143000,78375"
)
tg (CPTG
uid 906,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 907,0
va (VaSet
font "arial,8,0"
)
xt "144000,77500,145100,78500"
st "rd"
blo "144000,78300"
)
)
thePort (LogicalPort
decl (Decl
n "rd"
t "std_logic"
o 4
)
)
)
*231 (CptPort
uid 908,0
ps "OnEdgeStrategy"
shape (Triangle
uid 909,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "155000,74625,155750,75375"
)
tg (CPTG
uid 910,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 911,0
va (VaSet
font "arial,8,0"
)
xt "152500,74500,154000,75500"
st "ack"
ju 2
blo "154000,75300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ack"
t "std_logic"
o 5
)
)
)
*232 (CptPort
uid 912,0
ps "OnEdgeStrategy"
shape (Triangle
uid 913,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "142250,78625,143000,79375"
)
tg (CPTG
uid 914,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 915,0
va (VaSet
font "arial,8,0"
)
xt "144000,78500,149400,79500"
st "hAddr : (15:0)"
blo "144000,79300"
)
)
thePort (LogicalPort
decl (Decl
n "hAddr"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 6
)
)
)
*233 (CptPort
uid 916,0
ps "OnEdgeStrategy"
shape (Triangle
uid 917,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "155000,75625,155750,76375"
)
tg (CPTG
uid 918,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 919,0
va (VaSet
font "arial,8,0"
)
xt "148400,75500,154000,76500"
st "hDOut : (63:0)"
ju 2
blo "154000,76300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "hDOut"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 7
)
)
)
]
shape (Rectangle
uid 883,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "143000,74000,155000,80000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 884,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*234 (Text
uid 885,0
va (VaSet
font "arial,8,1"
)
xt "145800,80000,154200,81000"
st "ADD_SingleCycle_lib"
blo "145800,80800"
tm "BdLibraryNameMgr"
)
*235 (Text
uid 886,0
va (VaSet
font "arial,8,1"
)
xt "145800,81000,151500,82000"
st "ram_delay_v3"
blo "145800,81800"
tm "CptNameMgr"
)
*236 (Text
uid 887,0
va (VaSet
font "arial,8,1"
)
xt "145800,82000,148000,83000"
st "U_20"
blo "145800,82800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 888,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 889,0
text (MLText
uid 890,0
va (VaSet
font "Courier New,8,0"
)
xt "150000,74000,150000,74000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 891,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "143250,78250,144750,79750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*237 (Grouping
uid 920,0
optionalChildren [
*238 (CommentText
uid 922,0
shape (Rectangle
uid 923,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "25000,181000,42000,182000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 924,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "25200,181000,35500,182000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*239 (CommentText
uid 925,0
shape (Rectangle
uid 926,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "42000,177000,46000,178000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 927,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "42200,177000,45200,178000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*240 (CommentText
uid 928,0
shape (Rectangle
uid 929,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "25000,179000,42000,180000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 930,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "25200,179000,35200,180000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*241 (CommentText
uid 931,0
shape (Rectangle
uid 932,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "21000,179000,25000,180000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 933,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "21200,179000,23300,180000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*242 (CommentText
uid 934,0
shape (Rectangle
uid 935,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "42000,178000,62000,182000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 936,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "42200,178200,51400,179200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*243 (CommentText
uid 937,0
shape (Rectangle
uid 938,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "46000,177000,62000,178000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 939,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "46200,177000,53200,178000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*244 (CommentText
uid 940,0
shape (Rectangle
uid 941,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "21000,177000,42000,179000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 942,0
va (VaSet
fg "32768,0,0"
)
xt "28150,177500,34850,178500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*245 (CommentText
uid 943,0
shape (Rectangle
uid 944,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "21000,180000,25000,181000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 945,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "21200,180000,23300,181000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*246 (CommentText
uid 946,0
shape (Rectangle
uid 947,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "21000,181000,25000,182000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 948,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "21200,181000,23900,182000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*247 (CommentText
uid 949,0
shape (Rectangle
uid 950,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "25000,180000,42000,181000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 951,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "25200,180000,40400,181000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 921,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "21000,177000,62000,182000"
)
oxt "14000,66000,55000,71000"
)
*248 (Grouping
uid 952,0
optionalChildren [
*249 (CommentText
uid 954,0
shape (Rectangle
uid 955,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "28000,133000,45000,134000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 956,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "28200,133000,38500,134000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*250 (CommentText
uid 957,0
shape (Rectangle
uid 958,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "45000,129000,49000,130000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 959,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "45200,129000,48200,130000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*251 (CommentText
uid 960,0
shape (Rectangle
uid 961,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "28000,131000,45000,132000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 962,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "28200,131000,38200,132000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*252 (CommentText
uid 963,0
shape (Rectangle
uid 964,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "24000,131000,28000,132000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 965,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "24200,131000,26300,132000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*253 (CommentText
uid 966,0
shape (Rectangle
uid 967,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "45000,130000,65000,134000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 968,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "45200,130200,54400,131200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*254 (CommentText
uid 969,0
shape (Rectangle
uid 970,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "49000,129000,65000,130000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 971,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "49200,129000,56200,130000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*255 (CommentText
uid 972,0
shape (Rectangle
uid 973,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "24000,129000,45000,131000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 974,0
va (VaSet
fg "32768,0,0"
)
xt "31150,129500,37850,130500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*256 (CommentText
uid 975,0
shape (Rectangle
uid 976,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "24000,132000,28000,133000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 977,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "24200,132000,26300,133000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*257 (CommentText
uid 978,0
shape (Rectangle
uid 979,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "24000,133000,28000,134000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 980,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "24200,133000,26900,134000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*258 (CommentText
uid 981,0
shape (Rectangle
uid 982,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "28000,132000,45000,133000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 983,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "28200,132000,43400,133000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 953,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "24000,129000,65000,134000"
)
oxt "14000,66000,55000,71000"
)
*259 (Net
uid 1360,0
decl (Decl
n "ConditionCode"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 2
suid 2,0
)
declText (MLText
uid 1361,0
va (VaSet
font "Courier New,8,0"
)
xt "28000,-42200,55500,-41400"
st "SIGNAL ConditionCode : std_logic_vector(3 DOWNTO 0)"
)
)
*260 (Net
uid 1362,0
decl (Decl
n "rd1"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 3
suid 3,0
)
declText (MLText
uid 1363,0
va (VaSet
font "Courier New,8,0"
)
xt "28000,-7800,56000,-7000"
st "SIGNAL rd1           : std_logic_vector(15 DOWNTO 0)"
)
)
*261 (Net
uid 1364,0
decl (Decl
n "ccvector"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 4
suid 4,0
)
declText (MLText
uid 1365,0
va (VaSet
font "Courier New,8,0"
)
xt "28000,-25400,55500,-24600"
st "SIGNAL ccvector      : std_logic_vector(3 DOWNTO 0)"
)
)
*262 (Net
uid 1366,0
decl (Decl
n "ZEXT_L"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 5
suid 5,0
)
declText (MLText
uid 1367,0
va (VaSet
font "Courier New,8,0"
)
xt "28000,-32600,56000,-31800"
st "SIGNAL ZEXT_L        : std_logic_vector(15 DOWNTO 0)"
)
)
*263 (Net
uid 1368,0
decl (Decl
n "ddataFromRam"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 6
suid 6,0
)
declText (MLText
uid 1369,0
va (VaSet
font "Courier New,8,0"
)
xt "28000,-19000,56000,-18200"
st "SIGNAL ddataFromRam  : std_logic_vector(15 DOWNTO 0)"
)
)
*264 (Net
uid 1370,0
decl (Decl
n "RIGHT"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 7
suid 7,0
)
declText (MLText
uid 1371,0
va (VaSet
font "Courier New,8,0"
)
xt "28000,-34200,56000,-33400"
st "SIGNAL RIGHT         : std_logic_vector(15 DOWNTO 0)"
)
)
*265 (Net
uid 1372,0
decl (Decl
n "SEXT"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 8
suid 8,0
)
declText (MLText
uid 1373,0
va (VaSet
font "Courier New,8,0"
)
xt "28000,-33400,56000,-32600"
st "SIGNAL SEXT          : std_logic_vector(15 DOWNTO 0)"
)
)
*266 (Net
uid 1374,0
decl (Decl
n "cin"
t "std_logic"
o 9
suid 9,0
)
declText (MLText
uid 1375,0
va (VaSet
font "Courier New,8,0"
)
xt "28000,-24600,45500,-23800"
st "SIGNAL cin           : std_logic"
)
)
*267 (Net
uid 1376,0
decl (Decl
n "LEFT"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 10
suid 10,0
)
declText (MLText
uid 1377,0
va (VaSet
font "Courier New,8,0"
)
xt "28000,-41400,56000,-40600"
st "SIGNAL LEFT          : std_logic_vector(15 DOWNTO 0)"
)
)
*268 (Net
uid 1378,0
decl (Decl
n "zero"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 11
suid 11,0
)
declText (MLText
uid 1379,0
va (VaSet
font "Courier New,8,0"
)
xt "28000,-2200,56000,-1400"
st "SIGNAL zero          : std_logic_vector(15 DOWNTO 0)"
)
)
*269 (Net
uid 1380,0
decl (Decl
n "ddelay"
t "std_logic"
o 12
suid 12,0
)
declText (MLText
uid 1381,0
va (VaSet
font "Courier New,8,0"
)
xt "28000,-18200,45500,-17400"
st "SIGNAL ddelay        : std_logic"
)
)
*270 (Net
uid 1382,0
decl (Decl
n "RF_mux"
t "std_logic"
o 13
suid 13,0
)
declText (MLText
uid 1383,0
va (VaSet
font "Courier New,8,0"
)
xt "28000,-35000,45500,-34200"
st "SIGNAL RF_mux        : std_logic"
)
)
*271 (Net
uid 1384,0
decl (Decl
n "idelay"
t "std_logic"
o 14
suid 14,0
)
declText (MLText
uid 1385,0
va (VaSet
font "Courier New,8,0"
)
xt "28000,-14200,45500,-13400"
st "SIGNAL idelay        : std_logic"
)
)
*272 (Net
uid 1386,0
decl (Decl
n "Mem_en"
t "std_logic"
o 15
suid 15,0
)
declText (MLText
uid 1387,0
va (VaSet
font "Courier New,8,0"
)
xt "28000,-40600,45500,-39800"
st "SIGNAL Mem_en        : std_logic"
)
)
*273 (Net
uid 1388,0
decl (Decl
n "dcache_en"
t "std_logic"
o 16
suid 16,0
)
declText (MLText
uid 1389,0
va (VaSet
font "Courier New,8,0"
)
xt "28000,-19800,45500,-19000"
st "SIGNAL dcache_en     : std_logic"
)
)
*274 (Net
uid 1390,0
decl (Decl
n "inst"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 17
suid 17,0
)
declText (MLText
uid 1391,0
va (VaSet
font "Courier New,8,0"
)
xt "28000,-12600,56000,-11800"
st "SIGNAL inst          : std_logic_vector(15 DOWNTO 0)"
)
)
*275 (Net
uid 1392,0
decl (Decl
n "dataFromMem"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 18
suid 18,0
)
declText (MLText
uid 1393,0
va (VaSet
font "Courier New,8,0"
)
xt "28000,-23000,56000,-22200"
st "SIGNAL dataFromMem   : std_logic_vector(63 DOWNTO 0)"
)
)
*276 (Net
uid 1394,0
decl (Decl
n "c"
t "std_logic"
o 19
suid 19,0
)
declText (MLText
uid 1395,0
va (VaSet
font "Courier New,8,0"
)
xt "28000,-48000,42000,-47200"
st "c             : std_logic"
)
)
*277 (Net
uid 1396,0
decl (Decl
n "rst"
t "std_logic"
o 20
suid 20,0
)
declText (MLText
uid 1397,0
va (VaSet
font "Courier New,8,0"
)
xt "28000,-47200,42000,-46400"
st "rst           : std_logic"
)
)
*278 (Net
uid 1398,0
decl (Decl
n "rd0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 21
suid 21,0
)
declText (MLText
uid 1399,0
va (VaSet
font "Courier New,8,0"
)
xt "28000,-8600,56000,-7800"
st "SIGNAL rd0           : std_logic_vector(15 DOWNTO 0)"
)
)
*279 (Net
uid 1400,0
decl (Decl
n "ALUout"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 22
suid 22,0
)
declText (MLText
uid 1401,0
va (VaSet
font "Courier New,8,0"
)
xt "28000,-43800,56000,-43000"
st "SIGNAL ALUout        : std_logic_vector(15 DOWNTO 0)"
)
)
*280 (Net
uid 1402,0
decl (Decl
n "PC_out"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 23
suid 23,0
)
declText (MLText
uid 1403,0
va (VaSet
font "Courier New,8,0"
)
xt "28000,-36600,56000,-35800"
st "SIGNAL PC_out        : std_logic_vector(15 DOWNTO 0)"
)
)
*281 (Net
uid 1406,0
decl (Decl
n "ZEXT_R"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 25
suid 25,0
)
declText (MLText
uid 1407,0
va (VaSet
font "Courier New,8,0"
)
xt "28000,-31800,56000,-31000"
st "SIGNAL ZEXT_R        : std_logic_vector(15 DOWNTO 0)"
)
)
*282 (Net
uid 1408,0
decl (Decl
n "dout1"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 26
suid 26,0
)
declText (MLText
uid 1409,0
va (VaSet
font "Courier New,8,0"
)
xt "28000,-15800,55500,-15000"
st "SIGNAL dout1         : std_logic_vector(5 DOWNTO 0)"
)
)
*283 (Net
uid 1410,0
decl (Decl
n "addrFromData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 27
suid 27,0
)
declText (MLText
uid 1411,0
va (VaSet
font "Courier New,8,0"
)
xt "28000,-29400,56000,-28600"
st "SIGNAL addrFromData  : std_logic_vector(15 DOWNTO 0)"
)
)
*284 (Net
uid 1412,0
decl (Decl
n "ALU_L_mux"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 28
suid 28,0
)
declText (MLText
uid 1413,0
va (VaSet
font "Courier New,8,0"
)
xt "28000,-45400,55500,-44600"
st "SIGNAL ALU_L_mux     : std_logic_vector(1 DOWNTO 0)"
)
)
*285 (Net
uid 1414,0
decl (Decl
n "ALU_R_mux"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 29
suid 29,0
)
declText (MLText
uid 1415,0
va (VaSet
font "Courier New,8,0"
)
xt "28000,-44600,55500,-43800"
st "SIGNAL ALU_R_mux     : std_logic_vector(1 DOWNTO 0)"
)
)
*286 (Net
uid 1416,0
decl (Decl
n "PC_mux"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 30
suid 30,0
)
declText (MLText
uid 1417,0
va (VaSet
font "Courier New,8,0"
)
xt "28000,-37400,55500,-36600"
st "SIGNAL PC_mux        : std_logic_vector(1 DOWNTO 0)"
)
)
*287 (Net
uid 1418,0
decl (Decl
n "wreq"
t "std_logic"
o 31
suid 31,0
)
declText (MLText
uid 1419,0
va (VaSet
font "Courier New,8,0"
)
xt "28000,-3000,45500,-2200"
st "SIGNAL wreq          : std_logic"
)
)
*288 (Net
uid 1420,0
decl (Decl
n "ack"
t "std_logic"
o 32
suid 32,0
)
declText (MLText
uid 1421,0
va (VaSet
font "Courier New,8,0"
)
xt "28000,-31000,45500,-30200"
st "SIGNAL ack           : std_logic"
)
)
*289 (Net
uid 1422,0
decl (Decl
n "dataFromData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 33
suid 33,0
)
declText (MLText
uid 1423,0
va (VaSet
font "Courier New,8,0"
)
xt "28000,-23800,56000,-23000"
st "SIGNAL dataFromData  : std_logic_vector(15 DOWNTO 0)"
)
)
*290 (Net
uid 1424,0
decl (Decl
n "dfilled"
t "std_logic"
o 34
suid 34,0
)
declText (MLText
uid 1425,0
va (VaSet
font "Courier New,8,0"
)
xt "28000,-17400,45500,-16600"
st "SIGNAL dfilled       : std_logic"
)
)
*291 (Net
uid 1426,0
decl (Decl
n "ifilled"
t "std_logic"
o 35
suid 35,0
)
declText (MLText
uid 1427,0
va (VaSet
font "Courier New,8,0"
)
xt "28000,-13400,45500,-12600"
st "SIGNAL ifilled       : std_logic"
)
)
*292 (Net
uid 1428,0
decl (Decl
n "rreq"
t "std_logic"
o 36
suid 36,0
)
declText (MLText
uid 1429,0
va (VaSet
font "Courier New,8,0"
)
xt "28000,-7000,45500,-6200"
st "SIGNAL rreq          : std_logic"
)
)
*293 (Net
uid 1430,0
decl (Decl
n "ireq"
t "std_logic"
o 37
suid 37,0
)
declText (MLText
uid 1431,0
va (VaSet
font "Courier New,8,0"
)
xt "28000,-11000,45500,-10200"
st "SIGNAL ireq          : std_logic"
)
)
*294 (Net
uid 1434,0
decl (Decl
n "PC_in"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 39
suid 39,0
)
declText (MLText
uid 1435,0
va (VaSet
font "Courier New,8,0"
)
xt "28000,-38200,56000,-37400"
st "SIGNAL PC_in         : std_logic_vector(15 DOWNTO 0)"
)
)
*295 (Net
uid 1436,0
decl (Decl
n "addrFromInst"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 40
suid 40,0
)
declText (MLText
uid 1437,0
va (VaSet
font "Courier New,8,0"
)
xt "28000,-28600,56000,-27800"
st "SIGNAL addrFromInst  : std_logic_vector(15 DOWNTO 0)"
)
)
*296 (Net
uid 1438,0
decl (Decl
n "wd"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 41
suid 41,0
)
declText (MLText
uid 1439,0
va (VaSet
font "Courier New,8,0"
)
xt "28000,-4600,56000,-3800"
st "SIGNAL wd            : std_logic_vector(15 DOWNTO 0)"
)
)
*297 (Net
uid 1440,0
decl (Decl
n "PC_Increment"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 42
suid 42,0
)
declText (MLText
uid 1441,0
va (VaSet
font "Courier New,8,0"
)
xt "28000,-39800,56000,-39000"
st "SIGNAL PC_Increment  : std_logic_vector(15 DOWNTO 0)"
)
)
*298 (Net
uid 1442,0
decl (Decl
n "ramrw_en"
t "std_logic"
o 43
suid 43,0
)
declText (MLText
uid 1443,0
va (VaSet
font "Courier New,8,0"
)
xt "28000,-10200,45500,-9400"
st "SIGNAL ramrw_en      : std_logic"
)
)
*299 (Net
uid 1444,0
decl (Decl
n "RF_en"
t "std_logic"
o 44
suid 44,0
)
declText (MLText
uid 1445,0
va (VaSet
font "Courier New,8,0"
)
xt "28000,-35800,45500,-35000"
st "SIGNAL RF_en         : std_logic"
)
)
*300 (Net
uid 1448,0
decl (Decl
n "dataToRam"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 46
suid 46,0
)
declText (MLText
uid 1449,0
va (VaSet
font "Courier New,8,0"
)
xt "28000,-20600,56000,-19800"
st "SIGNAL dataToRam     : std_logic_vector(15 DOWNTO 0)"
)
)
*301 (Net
uid 1450,0
decl (Decl
n "rd"
t "std_logic"
o 47
suid 47,0
)
declText (MLText
uid 1451,0
va (VaSet
font "Courier New,8,0"
)
xt "28000,-9400,45500,-8600"
st "SIGNAL rd            : std_logic"
)
)
*302 (Net
uid 1452,0
decl (Decl
n "PC_en"
t "std_logic"
o 48
suid 48,0
)
declText (MLText
uid 1453,0
va (VaSet
font "Courier New,8,0"
)
xt "28000,-39000,45500,-38200"
st "SIGNAL PC_en         : std_logic"
)
)
*303 (Net
uid 1454,0
decl (Decl
n "addrToMem"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 49
suid 49,0
)
declText (MLText
uid 1455,0
va (VaSet
font "Courier New,8,0"
)
xt "28000,-27800,56000,-27000"
st "SIGNAL addrToMem     : std_logic_vector(15 DOWNTO 0)"
)
)
*304 (Net
uid 1456,0
decl (Decl
n "dataToP"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 50
suid 50,0
)
declText (MLText
uid 1457,0
va (VaSet
font "Courier New,8,0"
)
xt "28000,-21400,56000,-20600"
st "SIGNAL dataToP       : std_logic_vector(15 DOWNTO 0)"
)
)
*305 (Net
uid 1458,0
decl (Decl
n "dataToMem"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 51
suid 51,0
)
declText (MLText
uid 1459,0
va (VaSet
font "Courier New,8,0"
)
xt "28000,-22200,56000,-21400"
st "SIGNAL dataToMem     : std_logic_vector(15 DOWNTO 0)"
)
)
*306 (Net
uid 1460,0
decl (Decl
n "CCR_en"
t "std_logic"
o 52
suid 52,0
)
declText (MLText
uid 1461,0
va (VaSet
font "Courier New,8,0"
)
xt "28000,-43000,45500,-42200"
st "SIGNAL CCR_en        : std_logic"
)
)
*307 (Net
uid 1462,0
decl (Decl
n "addrToRam"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 53
suid 53,0
)
declText (MLText
uid 1463,0
va (VaSet
font "Courier New,8,0"
)
xt "28000,-27000,55500,-26200"
st "SIGNAL addrToRam     : std_logic_vector(3 DOWNTO 0)"
)
)
*308 (Net
uid 1464,0
decl (Decl
n "wr"
t "std_logic"
o 54
suid 54,0
)
declText (MLText
uid 1465,0
va (VaSet
font "Courier New,8,0"
)
xt "28000,-3800,45500,-3000"
st "SIGNAL wr            : std_logic"
)
)
*309 (Net
uid 1466,0
decl (Decl
n "slicer1"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 55
suid 55,0
)
declText (MLText
uid 1467,0
va (VaSet
font "Courier New,8,0"
)
xt "28000,-5400,55500,-4600"
st "SIGNAL slicer1       : std_logic_vector(1 DOWNTO 0)"
)
)
*310 (Net
uid 1945,0
decl (Decl
n "intwe"
t "std_logic"
o 53
suid 63,0
)
declText (MLText
uid 1946,0
va (VaSet
font "Courier New,8,0"
)
xt "28000,-11800,45500,-11000"
st "SIGNAL intwe         : std_logic"
)
)
*311 (Net
uid 1957,0
decl (Decl
n "addr"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 55
suid 65,0
)
declText (MLText
uid 1958,0
va (VaSet
font "Courier New,8,0"
)
xt "28000,-30200,55500,-29400"
st "SIGNAL addr          : std_logic_vector(3 DOWNTO 0)"
)
)
*312 (MWC
uid 2469,0
optionalChildren [
*313 (CptPort
uid 2499,0
optionalChildren [
*314 (Line
uid 2505,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "55000,36000,56000,36000"
pts [
"55000,36000"
"56000,36000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 2500,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "54250,35625,55000,36375"
)
tg (CPTG
uid 2501,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2502,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "53225,33225,55025,34225"
st "din3"
blo "53225,34025"
)
s (Text
uid 2503,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "53225,34225,53225,34225"
blo "53225,34225"
)
)
thePort (LogicalPort
decl (Decl
n "din3"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 57
suid 1,0
)
)
)
*315 (CptPort
uid 2494,0
optionalChildren [
*316 (Line
uid 2504,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "55000,34000,56000,34000"
pts [
"55000,34000"
"56000,34000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 2495,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "54250,33625,55000,34375"
)
tg (CPTG
uid 2496,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2497,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "56000,33000,57800,34000"
st "din2"
blo "56000,33800"
)
s (Text
uid 2498,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "56000,34000,56000,34000"
blo "56000,34000"
)
)
thePort (LogicalPort
decl (Decl
n "din2"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 57
suid 1,0
)
)
)
*317 (CptPort
uid 2488,0
optionalChildren [
*318 (Line
uid 2493,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "55000,32000,56000,32000"
pts [
"55000,32000"
"56000,32000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 2489,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "54250,31625,55000,32375"
)
tg (CPTG
uid 2490,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2491,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "56000,31000,57800,32000"
st "din1"
blo "56000,31800"
)
s (Text
uid 2492,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "56000,32000,56000,32000"
blo "56000,32000"
)
)
thePort (LogicalPort
decl (Decl
n "din1"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 57
suid 3,0
)
)
)
*319 (CptPort
uid 2482,0
optionalChildren [
*320 (Line
uid 2487,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "55000,30000,56000,30000"
pts [
"55000,30000"
"56000,30000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 2483,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "54250,29625,55000,30375"
)
tg (CPTG
uid 2484,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2485,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "56000,29000,57800,30000"
st "din0"
blo "56000,29800"
)
s (Text
uid 2486,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "56000,30000,56000,30000"
blo "56000,30000"
)
)
thePort (LogicalPort
decl (Decl
n "din0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 57
suid 1,0
)
)
)
*321 (CommentText
uid 2466,0
shape (Rectangle
uid 2467,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "56111,32483,58111,33483"
)
oxt "7111,8483,9111,9483"
text (MLText
uid 2468,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "56311,32683,58011,33683"
st "
mux
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 2000
)
)
*322 (CommentText
uid 2463,0
shape (Rectangle
uid 2464,0
layer 8
sl 0
va (VaSet
vasetType 1
transparent 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "56002,33444,58000,35000"
)
oxt "7002,9444,9000,11000"
text (MLText
uid 2465,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "56202,33644,57402,34644"
st "
Hi
"
tm "CommentText"
wrapOption 3
visibleHeight 1556
visibleWidth 1998
)
)
*323 (CommentText
uid 2460,0
shape (Rectangle
uid 2461,0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "56000,31494,58000,33000"
)
oxt "7000,7494,9000,9000"
text (MLText
uid 2462,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "56200,31694,57400,32694"
st "
Lo
"
tm "CommentText"
wrapOption 3
visibleHeight 1506
visibleWidth 2000
)
)
*324 (CommentGraphic
uid 2457,0
optionalChildren [
*325 (Property
uid 2459,0
pclass "_MW_GEOM_"
pname "expand"
ptn "String"
)
]
shape (PolyLine2D
pts [
"56000,31000"
"56000,30000"
]
uid 2458,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "56000,30000,56000,31000"
)
oxt "7000,7000,7000,7000"
)
*326 (CommentGraphic
uid 2454,0
optionalChildren [
*327 (Property
uid 2456,0
pclass "_MW_GEOM_"
pname "expand"
ptn "String"
)
]
shape (PolyLine2D
pts [
"56000,35000"
"56000,36000"
]
uid 2455,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "56000,35000,56000,36000"
)
oxt "7000,11000,7000,11000"
)
*328 (CommentGraphic
uid 2452,0
shape (CustomPolygon
pts [
"56000,31000"
"58000,32334"
"58000,33666"
"56000,35000"
"56000,31000"
]
uid 2453,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "56000,31000,58000,35000"
)
oxt "7000,7000,9000,11000"
)
*329 (CptPort
uid 2447,0
optionalChildren [
*330 (Line
uid 2451,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "57000,29000,57000,31667"
pts [
"57000,29000"
"57000,31667"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 2448,0
ro 180
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "56625,28250,57375,29000"
)
tg (CPTG
uid 2449,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2450,0
sl 0
ro 270
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "56527,26433,57527,27833"
st "sel"
ju 2
blo "57327,26433"
)
s (Text
uid 2481,0
sl 0
ro 270
va (VaSet
font "arial,8,0"
)
xt "57527,26433,57527,26433"
ju 2
blo "57527,26433"
)
)
thePort (LogicalPort
decl (Decl
n "sel"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 56
suid 4,0
)
)
)
*331 (CptPort
uid 2436,0
optionalChildren [
*332 (Property
uid 2441,0
pclass "_MW_GEOM_"
pname "fixed"
ptn "String"
)
*333 (Line
uid 2440,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "58000,33000,59000,33000"
pts [
"59000,33000"
"58000,33000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 2437,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "59000,32625,59750,33375"
)
tg (CPTG
uid 2438,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2439,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "59751,32527,61551,33527"
st "dout"
ju 2
blo "61551,33327"
)
s (Text
uid 2479,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "61551,33527,61551,33527"
ju 2
blo "61551,33527"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 57
suid 2,0
)
)
)
]
shape (Rectangle
uid 2470,0
va (VaSet
vasetType 1
transparent 1
fg "65535,65535,65535"
lineWidth -1
)
xt "55000,29000,59000,37000"
fos 1
)
showPorts 0
oxt "6000,6000,10000,12000"
ttg (MlTextGroup
uid 2471,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*334 (Text
uid 2472,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "57350,33100,62150,34100"
st "moduleware"
blo "57350,33900"
)
*335 (Text
uid 2473,0
va (VaSet
font "arial,8,0"
)
xt "57350,34100,59050,35100"
st "mux"
blo "57350,34900"
)
*336 (Text
uid 2474,0
va (VaSet
font "arial,8,0"
)
xt "57350,35100,59550,36100"
st "U_21"
blo "57350,35900"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2475,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2476,0
text (MLText
uid 2477,0
va (VaSet
font "arial,8,0"
)
xt "52000,11400,52000,11400"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
de 2
visOptions (mwParamsVisibilityOptions
)
)
*337 (Net
uid 2580,0
decl (Decl
n "slicer"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 56
suid 71,0
)
declText (MLText
uid 2581,0
va (VaSet
font "Courier New,8,0"
)
xt "28000,-6200,55500,-5400"
st "SIGNAL slicer        : std_logic_vector(1 DOWNTO 0)"
)
)
*338 (Net
uid 2586,0
decl (Decl
n "dout2"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 57
suid 72,0
)
declText (MLText
uid 2587,0
va (VaSet
font "Courier New,8,0"
)
xt "28000,-15000,56000,-14200"
st "SIGNAL dout2         : std_logic_vector(15 DOWNTO 0)"
)
)
*339 (SaComponent
uid 2884,0
optionalChildren [
*340 (CptPort
uid 2864,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2865,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "36250,46625,37000,47375"
)
tg (CPTG
uid 2866,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2867,0
va (VaSet
font "arial,8,0"
)
xt "38000,46500,39300,47500"
st "clk"
blo "38000,47300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 1
)
)
)
*341 (CptPort
uid 2868,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2869,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "36250,47625,37000,48375"
)
tg (CPTG
uid 2870,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2871,0
va (VaSet
font "arial,8,0"
)
xt "38000,47500,42400,48500"
st "din : (63:0)"
blo "38000,48300"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 2
)
)
)
*342 (CptPort
uid 2872,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2873,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "36250,48625,37000,49375"
)
tg (CPTG
uid 2874,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2875,0
va (VaSet
font "arial,8,0"
)
xt "38000,48500,42500,49500"
st "addr : (3:0)"
blo "38000,49300"
)
)
thePort (LogicalPort
decl (Decl
n "addr"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 3
)
)
)
*343 (CptPort
uid 2876,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2877,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "36250,49625,37000,50375"
)
tg (CPTG
uid 2878,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2879,0
va (VaSet
font "arial,8,0"
)
xt "38000,49500,39300,50500"
st "we"
blo "38000,50300"
)
)
thePort (LogicalPort
decl (Decl
n "we"
t "std_logic"
o 4
)
)
)
*344 (CptPort
uid 2880,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2881,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49000,46625,49750,47375"
)
tg (CPTG
uid 2882,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2883,0
va (VaSet
font "arial,8,0"
)
xt "43200,46500,48000,47500"
st "dout : (63:0)"
ju 2
blo "48000,47300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 5
)
)
)
]
shape (Rectangle
uid 2885,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "37000,46000,49000,51000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 2886,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*345 (Text
uid 2887,0
va (VaSet
font "arial,8,1"
)
xt "38800,51000,47200,52000"
st "ADD_SingleCycle_lib"
blo "38800,51800"
tm "BdLibraryNameMgr"
)
*346 (Text
uid 2888,0
va (VaSet
font "arial,8,1"
)
xt "38800,52000,46300,53000"
st "cachedata_lols_v3"
blo "38800,52800"
tm "CptNameMgr"
)
*347 (Text
uid 2889,0
va (VaSet
font "arial,8,1"
)
xt "38800,53000,40600,54000"
st "U_4"
blo "38800,53800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2890,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2891,0
text (MLText
uid 2892,0
va (VaSet
font "Courier New,8,0"
)
xt "43000,46000,43000,46000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 2893,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "37250,49250,38750,50750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*348 (Net
uid 2992,0
decl (Decl
n "dout"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 57
suid 77,0
)
declText (MLText
uid 2993,0
va (VaSet
font "Courier New,8,0"
)
xt "28000,-16600,56000,-15800"
st "SIGNAL dout          : std_logic_vector(63 DOWNTO 0)"
)
)
*349 (Net
uid 3260,0
decl (Decl
n "b"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 57
suid 80,0
)
declText (MLText
uid 3261,0
va (VaSet
font "Courier New,8,0"
)
xt "28000,-26200,56000,-25400"
st "SIGNAL b             : std_logic_vector(63 DOWNTO 0)"
)
)
*350 (SaComponent
uid 3286,0
optionalChildren [
*351 (CptPort
uid 3274,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3275,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "13250,29625,14000,30375"
)
tg (CPTG
uid 3276,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3277,0
va (VaSet
font "arial,8,0"
)
xt "15000,29500,18800,30500"
st "a : (63:0)"
blo "15000,30300"
)
)
thePort (LogicalPort
decl (Decl
n "a"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 1
)
)
)
*352 (CptPort
uid 3278,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3279,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "13250,30625,14000,31375"
)
tg (CPTG
uid 3280,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3281,0
va (VaSet
font "arial,8,0"
)
xt "15000,30500,15800,31500"
st "c"
blo "15000,31300"
)
)
thePort (LogicalPort
decl (Decl
n "c"
t "std_logic"
o 2
)
)
)
*353 (CptPort
uid 3282,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3283,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25000,29625,25750,30375"
)
tg (CPTG
uid 3284,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3285,0
va (VaSet
font "arial,8,0"
)
xt "20200,29500,24000,30500"
st "b : (63:0)"
ju 2
blo "24000,30300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "b"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 3
)
)
)
]
shape (Rectangle
uid 3287,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "14000,29000,25000,32000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 3288,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*354 (Text
uid 3289,0
va (VaSet
font "arial,8,1"
)
xt "15300,32000,23700,33000"
st "ADD_SingleCycle_lib"
blo "15300,32800"
tm "BdLibraryNameMgr"
)
*355 (Text
uid 3290,0
va (VaSet
font "arial,8,1"
)
xt "15300,33000,17200,34000"
st "Reg"
blo "15300,33800"
tm "CptNameMgr"
)
*356 (Text
uid 3291,0
va (VaSet
font "arial,8,1"
)
xt "15300,34000,17500,35000"
st "U_23"
blo "15300,34800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3292,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3293,0
text (MLText
uid 3294,0
va (VaSet
font "Courier New,8,0"
)
xt "19500,29000,19500,29000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 3295,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "14250,30250,15750,31750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*357 (SaComponent
uid 3348,0
optionalChildren [
*358 (CptPort
uid 3296,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3297,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "2250,46625,3000,47375"
)
tg (CPTG
uid 3298,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3299,0
va (VaSet
font "arial,8,0"
)
xt "4000,46500,6100,47500"
st "clock"
blo "4000,47300"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_logic"
o 1
)
)
)
*359 (CptPort
uid 3300,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3301,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "2250,47625,3000,48375"
)
tg (CPTG
uid 3302,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3303,0
va (VaSet
font "arial,8,0"
)
xt "4000,47500,6200,48500"
st "ifilled"
blo "4000,48300"
)
)
thePort (LogicalPort
decl (Decl
n "ifilled"
t "std_logic"
o 2
)
)
)
*360 (CptPort
uid 3304,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3305,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "2250,48625,3000,49375"
)
tg (CPTG
uid 3306,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3307,0
va (VaSet
font "arial,8,0"
)
xt "4000,48500,8500,49500"
st "PC : (15:0)"
blo "4000,49300"
)
)
thePort (LogicalPort
decl (Decl
n "PC"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 3
)
)
)
*361 (CptPort
uid 3308,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3309,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "2250,49625,3000,50375"
)
tg (CPTG
uid 3310,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3311,0
va (VaSet
font "arial,8,0"
)
xt "4000,49500,12600,50500"
st "instFromRAM : (15:0)"
blo "4000,50300"
)
)
thePort (LogicalPort
decl (Decl
n "instFromRAM"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 4
)
)
)
*362 (CptPort
uid 3312,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3313,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "2250,50625,3000,51375"
)
tg (CPTG
uid 3314,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3315,0
va (VaSet
font "arial,8,0"
)
xt "4000,50500,12500,51500"
st "instFromMem : (63:0)"
blo "4000,51300"
)
)
thePort (LogicalPort
decl (Decl
n "instFromMem"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 5
)
)
)
*363 (CptPort
uid 3316,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3317,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24000,46625,24750,47375"
)
tg (CPTG
uid 3318,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3319,0
va (VaSet
font "arial,8,0"
)
xt "15500,46500,23000,47500"
st "addrToMem : (15:0)"
ju 2
blo "23000,47300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "addrToMem"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 6
)
)
)
*364 (CptPort
uid 3320,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3321,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24000,48625,24750,49375"
)
tg (CPTG
uid 3322,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3323,0
va (VaSet
font "arial,8,0"
)
xt "18400,48500,23000,49500"
st "inst : (15:0)"
ju 2
blo "23000,49300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "inst"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 7
)
)
)
*365 (CptPort
uid 3324,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3325,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24000,47625,24750,48375"
)
tg (CPTG
uid 3326,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3327,0
va (VaSet
font "arial,8,0"
)
xt "13700,47500,23000,48500"
st "MMdataToRAM : (63:0)"
ju 2
blo "23000,48300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "MMdataToRAM"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 8
)
)
)
*366 (CptPort
uid 3328,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3329,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24000,49625,24750,50375"
)
tg (CPTG
uid 3330,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3331,0
va (VaSet
font "arial,8,0"
)
xt "18500,49500,23000,50500"
st "addr : (3:0)"
ju 2
blo "23000,50300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "addr"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 9
)
)
)
*367 (CptPort
uid 3332,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3333,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24000,51625,24750,52375"
)
tg (CPTG
uid 3334,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3335,0
va (VaSet
font "arial,8,0"
)
xt "20700,51500,23000,52500"
st "idelay"
ju 2
blo "23000,52300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "idelay"
t "std_logic"
o 10
)
)
)
*368 (CptPort
uid 3336,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3337,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24000,52625,24750,53375"
)
tg (CPTG
uid 3338,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3339,0
va (VaSet
font "arial,8,0"
)
xt "21200,52500,23000,53500"
st "ireq"
ju 2
blo "23000,53300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ireq"
t "std_logic"
o 11
)
)
)
*369 (CptPort
uid 3340,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3341,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24000,53625,24750,54375"
)
tg (CPTG
uid 3342,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3343,0
va (VaSet
font "arial,8,0"
)
xt "20900,53500,23000,54500"
st "intwe"
ju 2
blo "23000,54300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "intwe"
t "std_logic"
o 12
)
)
)
*370 (CptPort
uid 3344,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3345,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24000,50625,24750,51375"
)
tg (CPTG
uid 3346,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3347,0
va (VaSet
font "arial,8,0"
)
xt "18100,50500,23000,51500"
st "slicer : (1:0)"
ju 2
blo "23000,51300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "slicer"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 13
)
)
)
]
shape (Rectangle
uid 3349,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "3000,46000,24000,55000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 3350,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*371 (Text
uid 3351,0
va (VaSet
font "arial,8,1"
)
xt "6850,54000,15250,55000"
st "ADD_SingleCycle_lib"
blo "6850,54800"
tm "BdLibraryNameMgr"
)
*372 (Text
uid 3352,0
va (VaSet
font "arial,8,1"
)
xt "6850,55000,16150,56000"
st "Inst_StateMachine_V3"
blo "6850,55800"
tm "CptNameMgr"
)
*373 (Text
uid 3353,0
va (VaSet
font "arial,8,1"
)
xt "6850,56000,8650,57000"
st "U_3"
blo "6850,56800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3354,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3355,0
text (MLText
uid 3356,0
va (VaSet
font "Courier New,8,0"
)
xt "11500,46000,11500,46000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 3357,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "3250,53250,4750,54750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*374 (Wire
uid 984,0
optionalChildren [
*375 (BdJunction
uid 988,0
ps "OnConnectorStrategy"
shape (Circle
uid 989,0
va (VaSet
vasetType 1
)
xt "-36400,24600,-35600,25400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 985,0
va (VaSet
vasetType 3
)
xt "-37000,25000,-27750,51000"
pts [
"-37000,25000"
"-36000,25000"
"-36000,51000"
"-27750,51000"
]
)
start &23
end &42
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 986,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 987,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "-35000,24000,-34200,25000"
st "c"
blo "-35000,24800"
tm "WireNameMgr"
)
)
on &276
)
*376 (Wire
uid 990,0
optionalChildren [
*377 (BdJunction
uid 994,0
ps "OnConnectorStrategy"
shape (Circle
uid 995,0
va (VaSet
vasetType 1
)
xt "-14376,24600,-13576,25400"
radius 400
)
)
*378 (BdJunction
uid 998,0
ps "OnConnectorStrategy"
shape (Circle
uid 999,0
va (VaSet
vasetType 1
)
xt "-7376,46600,-6576,47400"
radius 400
)
)
*379 (BdJunction
uid 1732,0
ps "OnConnectorStrategy"
shape (Circle
uid 1733,0
va (VaSet
vasetType 1
)
xt "-10400,24600,-9600,25400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 991,0
va (VaSet
vasetType 3
)
xt "-36000,25000,2250,47000"
pts [
"2250,47000"
"-9000,47000"
"-9000,25000"
"-36000,25000"
]
)
start &358
end &375
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 992,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 993,0
va (VaSet
font "arial,8,0"
)
xt "250,46000,1050,47000"
st "c"
blo "250,46800"
tm "WireNameMgr"
)
)
on &276
)
*380 (Wire
uid 1000,0
optionalChildren [
*381 (BdJunction
uid 1004,0
ps "OnConnectorStrategy"
shape (Circle
uid 1005,0
va (VaSet
vasetType 1
)
xt "-14375,105600,-13575,106400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1001,0
va (VaSet
vasetType 3
)
xt "-13976,25003,1250,109000"
pts [
"1250,109000"
"-13976,109000"
"-13976,25003"
]
)
start &57
end &377
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1002,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1003,0
va (VaSet
font "arial,8,0"
)
xt "-750,108000,50,109000"
st "c"
blo "-750,108800"
tm "WireNameMgr"
)
)
on &276
)
*382 (Wire
uid 1006,0
shape (OrthoPolyLine
uid 1007,0
va (VaSet
vasetType 3
)
xt "-13974,106000,37250,111000"
pts [
"37250,111000"
"28000,111000"
"28000,106000"
"-13974,106000"
]
)
start &116
end &381
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1008,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1009,0
va (VaSet
font "arial,8,0"
)
xt "35250,110000,36050,111000"
st "c"
blo "35250,110800"
tm "WireNameMgr"
)
)
on &276
)
*383 (Wire
uid 1016,0
shape (OrthoPolyLine
uid 1017,0
va (VaSet
vasetType 3
)
xt "-6976,47000,32250,70000"
pts [
"32250,70000"
"-6976,70000"
"-6976,47000"
]
)
start &94
end &378
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1018,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1019,0
va (VaSet
font "arial,8,0"
)
xt "30250,69000,31050,70000"
st "c"
blo "30250,69800"
tm "WireNameMgr"
)
)
on &276
)
*384 (Wire
uid 1020,0
optionalChildren [
*385 (BdJunction
uid 1024,0
ps "OnConnectorStrategy"
shape (Circle
uid 1025,0
va (VaSet
vasetType 1
)
xt "92600,24600,93400,25400"
radius 400
)
)
*386 (BdJunction
uid 1967,0
ps "OnConnectorStrategy"
shape (Circle
uid 1968,0
va (VaSet
vasetType 1
)
xt "31600,24600,32400,25400"
radius 400
)
)
*387 (BdJunction
uid 3270,0
ps "OnConnectorStrategy"
shape (Circle
uid 3271,0
va (VaSet
vasetType 1
)
xt "8600,24600,9400,25400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1021,0
va (VaSet
vasetType 3
)
xt "-10000,25000,121250,53000"
pts [
"121250,53000"
"119000,53000"
"119000,25000"
"-10000,25000"
]
)
start &220
end &379
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1022,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1023,0
va (VaSet
font "arial,8,0"
)
xt "119250,52000,120050,53000"
st "c"
blo "119250,52800"
tm "WireNameMgr"
)
)
on &276
)
*388 (Wire
uid 1026,0
shape (OrthoPolyLine
uid 1027,0
va (VaSet
vasetType 3
)
xt "93000,25004,108250,72000"
pts [
"108250,72000"
"93000,72000"
"93000,25004"
]
)
start &199
end &385
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1028,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1029,0
va (VaSet
font "arial,8,0"
)
xt "106250,71000,107050,72000"
st "c"
blo "106250,71800"
tm "WireNameMgr"
)
)
on &276
)
*389 (Wire
uid 1030,0
optionalChildren [
*390 (BdJunction
uid 1034,0
ps "OnConnectorStrategy"
shape (Circle
uid 1035,0
va (VaSet
vasetType 1
)
xt "157600,86600,158400,87400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1031,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "106000,76000,158000,87000"
pts [
"108250,79000"
"106000,79000"
"106000,87000"
"158000,87000"
"158000,76000"
"155750,76000"
]
)
start &207
end &233
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1032,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1033,0
va (VaSet
font "arial,8,0"
)
xt "141000,85000,149700,86000"
st "dataFromMem : (63:0)"
blo "141000,85800"
tm "WireNameMgr"
)
)
on &275
)
*391 (Wire
uid 1036,0
optionalChildren [
*392 (BdJunction
uid 1040,0
ps "OnConnectorStrategy"
shape (Circle
uid 1041,0
va (VaSet
vasetType 1
)
xt "157600,86600,158400,87400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1037,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-4000,87000,158000,125000"
pts [
"158000,87000"
"158000,125000"
"-4000,125000"
"-4000,115000"
"1250,115000"
]
)
start &390
end &64
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1038,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1039,0
va (VaSet
font "arial,8,0"
)
xt "-5750,114000,-50,115000"
st "dataFromMem"
blo "-5750,114800"
tm "WireNameMgr"
)
)
on &275
)
*393 (Wire
uid 1042,0
optionalChildren [
*394 (BdJunction
uid 3258,0
ps "OnConnectorStrategy"
shape (Circle
uid 3259,0
va (VaSet
vasetType 1
)
xt "4600,39600,5400,40400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1043,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-5000,40000,160000,87000"
pts [
"158000,87000"
"160000,87000"
"160000,40000"
"-5000,40000"
"-5000,51000"
"2250,51000"
]
)
start &392
end &362
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1044,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1045,0
va (VaSet
font "arial,8,0"
)
xt "-4750,50000,950,51000"
st "dataFromMem"
blo "-4750,50800"
tm "WireNameMgr"
)
)
on &275
)
*395 (Wire
uid 1046,0
optionalChildren [
*396 (Ripper
uid 1050,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"27000,66005"
"28000,65005"
]
uid 1051,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "27000,65005,28000,66005"
)
)
*397 (Ripper
uid 1052,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"27000,68000"
"28000,67000"
]
uid 1053,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "27000,67000,28000,68000"
)
)
*398 (Ripper
uid 1054,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"27000,74000"
"28000,73000"
]
uid 1055,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "27000,73000,28000,74000"
)
)
*399 (Ripper
uid 1056,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"27000,76000"
"28000,75000"
]
uid 1057,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "27000,75000,28000,76000"
)
)
*400 (BdJunction
uid 1058,0
ps "OnConnectorStrategy"
shape (Circle
uid 1059,0
va (VaSet
vasetType 1
)
xt "26600,58605,27400,59405"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1047,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "24750,49000,29250,90000"
pts [
"24750,49000"
"27000,49000"
"27000,90000"
"29250,90000"
]
)
start &364
end &79
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1048,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1049,0
va (VaSet
font "arial,8,0"
)
xt "24000,89000,28600,90000"
st "inst : (15:0)"
blo "24000,89800"
tm "WireNameMgr"
)
)
on &274
)
*401 (Wire
uid 1060,0
shape (OrthoPolyLine
uid 1061,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "28000,65000,70000,65005"
pts [
"28000,65005"
"47000,65005"
"47000,65000"
"70000,65000"
]
)
start &396
end &133
sat 32
eat 32
sty 1
sl "(2 DOWNTO 0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1062,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1063,0
va (VaSet
font "arial,8,0"
)
xt "66000,64000,69200,65000"
st "inst(2:0)"
blo "66000,64800"
tm "WireNameMgr"
)
)
on &274
)
*402 (Wire
uid 1064,0
shape (OrthoPolyLine
uid 1065,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "28000,67000,70000,67000"
pts [
"28000,67000"
"70000,67000"
]
)
start &397
end &135
sat 32
eat 32
sty 1
sl "(15 DOWNTO 13)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1066,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1067,0
va (VaSet
font "arial,8,0"
)
xt "65000,66000,69400,67000"
st "inst(15:13)"
blo "65000,66800"
tm "WireNameMgr"
)
)
on &274
)
*403 (Wire
uid 1068,0
optionalChildren [
*404 (BdJunction
uid 1072,0
ps "OnConnectorStrategy"
shape (Circle
uid 1073,0
va (VaSet
vasetType 1
)
xt "27600,72600,28400,73400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1069,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "28000,73000,32250,73000"
pts [
"28000,73000"
"32250,73000"
]
)
start &398
end &97
sat 32
eat 32
sty 1
sl "(12 DOWNTO 9)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1070,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1071,0
va (VaSet
font "arial,8,0"
)
xt "27250,72000,31250,73000"
st "inst(12:9)"
blo "27250,72800"
tm "WireNameMgr"
)
)
on &274
)
*405 (Wire
uid 1074,0
shape (OrthoPolyLine
uid 1075,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "28000,75000,32250,75000"
pts [
"28000,75000"
"32250,75000"
]
)
start &399
end &99
sat 32
eat 32
sty 1
sl "(8 DOWNTO 5)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1076,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1077,0
va (VaSet
font "arial,8,0"
)
xt "28250,74000,31450,75000"
st "inst(8:5)"
blo "28250,74800"
tm "WireNameMgr"
)
)
on &274
)
*406 (Wire
uid 1078,0
shape (OrthoPolyLine
uid 1079,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "28000,73000,32250,74000"
pts [
"28000,73000"
"28000,74000"
"32250,74000"
]
)
start &404
end &98
sat 32
eat 32
sty 1
sl "(12 DOWNTO 9)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1080,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1081,0
va (VaSet
font "arial,8,0"
)
xt "27250,73000,31250,74000"
st "inst(12:9)"
blo "27250,73800"
tm "WireNameMgr"
)
)
on &274
)
*407 (Wire
uid 1082,0
shape (OrthoPolyLine
uid 1083,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "27000,59000,32250,59005"
pts [
"32250,59000"
"28000,59000"
"28000,59005"
"27000,59005"
]
)
start &106
end &400
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1084,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1085,0
va (VaSet
font "arial,8,0"
)
xt "29250,58000,30850,59000"
st "inst"
blo "29250,58800"
tm "WireNameMgr"
)
)
on &274
)
*408 (Wire
uid 1086,0
optionalChildren [
*409 (BdJunction
uid 1090,0
ps "OnConnectorStrategy"
shape (Circle
uid 1091,0
va (VaSet
vasetType 1
)
xt "-35400,15600,-34600,16400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1087,0
va (VaSet
vasetType 3
)
xt "-37000,16000,-27750,53000"
pts [
"-27750,53000"
"-35000,53000"
"-35000,16000"
"-37000,16000"
]
)
start &44
end &22
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1088,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1089,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "-29750,52000,-28450,53000"
st "rst"
blo "-29750,52800"
tm "WireNameMgr"
)
)
on &277
)
*410 (Wire
uid 1092,0
optionalChildren [
*411 (BdJunction
uid 1096,0
ps "OnConnectorStrategy"
shape (Circle
uid 1097,0
va (VaSet
vasetType 1
)
xt "119600,15600,120400,16400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1093,0
va (VaSet
vasetType 3
)
xt "-35000,16000,121250,55000"
pts [
"121250,55000"
"120000,55000"
"120000,16000"
"-35000,16000"
]
)
start &222
end &409
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1094,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1095,0
va (VaSet
font "arial,8,0"
)
xt "119250,54000,120550,55000"
st "rst"
blo "119250,54800"
tm "WireNameMgr"
)
)
on &277
)
*412 (Wire
uid 1098,0
shape (OrthoPolyLine
uid 1099,0
va (VaSet
vasetType 3
)
xt "120000,16000,142250,75000"
pts [
"142250,75000"
"140000,75000"
"140000,16000"
"120000,16000"
]
)
start &227
end &411
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1100,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1101,0
va (VaSet
font "arial,8,0"
)
xt "140250,74000,141550,75000"
st "rst"
blo "140250,74800"
tm "WireNameMgr"
)
)
on &277
)
*413 (Wire
uid 1102,0
optionalChildren [
*414 (BdJunction
uid 1106,0
ps "OnConnectorStrategy"
shape (Circle
uid 1107,0
va (VaSet
vasetType 1
)
xt "54600,69600,55400,70400"
radius 400
)
)
*415 (BdJunction
uid 1108,0
ps "OnConnectorStrategy"
shape (Circle
uid 1109,0
va (VaSet
vasetType 1
)
xt "54600,67600,55400,68400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1103,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "48750,49000,66250,70000"
pts [
"48750,70000"
"55000,70000"
"55000,49000"
"66250,49000"
]
)
start &100
end &162
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1104,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1105,0
va (VaSet
font "arial,8,0"
)
xt "50000,69000,54500,70000"
st "rd0 : (15:0)"
blo "50000,69800"
tm "WireNameMgr"
)
)
on &278
)
*416 (Wire
uid 1110,0
shape (OrthoPolyLine
uid 1111,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "55000,70000,65250,81000"
pts [
"65250,81000"
"55000,81000"
"55000,70000"
]
)
start &155
end &414
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1112,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1113,0
va (VaSet
font "arial,8,0"
)
xt "62250,80000,63750,81000"
st "rd0"
blo "62250,80800"
tm "WireNameMgr"
)
)
on &278
)
*417 (Wire
uid 1114,0
shape (OrthoPolyLine
uid 1115,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-8000,68000,55000,114000"
pts [
"55000,68000"
"-8000,68000"
"-8000,114000"
"1250,114000"
]
)
start &415
end &62
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1116,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1117,0
va (VaSet
font "arial,8,0"
)
xt "-1750,113000,-250,114000"
st "rd0"
blo "-1750,113800"
tm "WireNameMgr"
)
)
on &278
)
*418 (Wire
uid 1118,0
optionalChildren [
*419 (BdJunction
uid 1122,0
ps "OnConnectorStrategy"
shape (Circle
uid 1123,0
va (VaSet
vasetType 1
)
xt "-12400,49600,-11600,50400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1119,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-15250,40000,-12000,50000"
pts [
"-15250,50000"
"-12000,50000"
"-12000,40000"
"-15250,40000"
]
)
start &41
end &34
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1120,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1121,0
va (VaSet
font "arial,8,0"
)
xt "-13250,49000,-7350,50000"
st "PC_out : (15:0)"
blo "-13250,49800"
tm "WireNameMgr"
)
)
on &280
)
*420 (Wire
uid 1124,0
optionalChildren [
*421 (BdJunction
uid 1128,0
ps "OnConnectorStrategy"
shape (Circle
uid 1129,0
va (VaSet
vasetType 1
)
xt "-55400,52600,-54600,53400"
radius 400
)
)
*422 (BdJunction
uid 1130,0
ps "OnConnectorStrategy"
shape (Circle
uid 1131,0
va (VaSet
vasetType 1
)
xt "-12400,58600,-11600,59400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1125,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-55000,50000,-12000,59000"
pts [
"-12000,50000"
"-12000,59000"
"-55000,59000"
"-55000,53000"
"-52750,53000"
]
)
start &419
end &16
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1126,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1127,0
va (VaSet
font "arial,8,0"
)
xt "-56750,52000,-53850,53000"
st "PC_out"
blo "-56750,52800"
tm "WireNameMgr"
)
)
on &280
)
*423 (Wire
uid 1132,0
shape (OrthoPolyLine
uid 1133,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-55000,52000,-52750,53000"
pts [
"-52750,52000"
"-55000,52000"
"-55000,53000"
]
)
start &15
end &421
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1134,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1135,0
va (VaSet
font "arial,8,0"
)
xt "-56750,51000,-53850,52000"
st "PC_out"
blo "-56750,51800"
tm "WireNameMgr"
)
)
on &280
)
*424 (Wire
uid 1136,0
shape (OrthoPolyLine
uid 1137,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-12000,59000,65250,78000"
pts [
"65250,78000"
"-12000,78000"
"-12000,59000"
]
)
start &152
end &422
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1138,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1139,0
va (VaSet
font "arial,8,0"
)
xt "61250,77000,64150,78000"
st "PC_out"
blo "61250,77800"
tm "WireNameMgr"
)
)
on &280
)
*425 (Wire
uid 1140,0
optionalChildren [
*426 (BdJunction
uid 1144,0
ps "OnConnectorStrategy"
shape (Circle
uid 1145,0
va (VaSet
vasetType 1
)
xt "-7400,103600,-6600,104400"
radius 400
)
)
*427 (BdJunction
uid 1146,0
ps "OnConnectorStrategy"
shape (Circle
uid 1147,0
va (VaSet
vasetType 1
)
xt "-7400,103600,-6600,104400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1141,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-7000,49000,176000,104000"
pts [
"113750,51000"
"116000,51000"
"116000,49000"
"176000,49000"
"176000,104000"
"-7000,104000"
"-7000,72000"
"-2750,72000"
]
)
start &184
end &49
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1142,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1143,0
va (VaSet
font "arial,8,0"
)
xt "120000,48000,125900,49000"
st "ALUout : (15:0)"
blo "120000,48800"
tm "WireNameMgr"
)
)
on &279
)
*428 (Wire
uid 1148,0
shape (OrthoPolyLine
uid 1149,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-58000,51000,-7000,104000"
pts [
"-52750,51000"
"-58000,51000"
"-58000,104000"
"-7000,104000"
]
)
start &14
end &426
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1150,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1151,0
va (VaSet
font "arial,8,0"
)
xt "-56750,50000,-53850,51000"
st "ALUout"
blo "-56750,50800"
tm "WireNameMgr"
)
)
on &279
)
*429 (Wire
uid 1152,0
shape (OrthoPolyLine
uid 1153,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-7000,104000,1250,113000"
pts [
"-7000,104000"
"-7000,113000"
"1250,113000"
]
)
start &427
end &61
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1154,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1155,0
va (VaSet
font "arial,8,0"
)
xt "-2750,112000,150,113000"
st "ALUout"
blo "-2750,112800"
tm "WireNameMgr"
)
)
on &279
)
*430 (Wire
uid 1156,0
optionalChildren [
*431 (BdJunction
uid 1160,0
ps "OnConnectorStrategy"
shape (Circle
uid 1161,0
va (VaSet
vasetType 1
)
xt "-33400,49600,-32600,50400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1157,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-37250,50000,-27750,50000"
pts [
"-27750,50000"
"-37250,50000"
]
)
start &40
end &17
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1158,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1159,0
va (VaSet
font "arial,8,0"
)
xt "-32750,49000,-27250,50000"
st "PC_in : (15:0)"
blo "-32750,49800"
tm "WireNameMgr"
)
)
on &294
)
*432 (Wire
uid 1162,0
shape (OrthoPolyLine
uid 1163,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-33000,49000,2250,50000"
pts [
"-33000,50000"
"-33000,49000"
"2250,49000"
]
)
start &431
end &360
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1164,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1165,0
va (VaSet
font "arial,8,0"
)
xt "-1750,48000,750,49000"
st "PC_in"
blo "-1750,48800"
tm "WireNameMgr"
)
)
on &294
)
*433 (Wire
uid 1166,0
shape (OrthoPolyLine
uid 1167,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "48750,50000,66250,61000"
pts [
"48750,61000"
"57000,61000"
"57000,50000"
"66250,50000"
]
)
start &109
end &163
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1168,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1169,0
va (VaSet
font "arial,8,0"
)
xt "50750,60000,56150,61000"
st "SEXT : (15:0)"
blo "50750,60800"
tm "WireNameMgr"
)
)
on &265
)
*434 (Wire
uid 1170,0
shape (OrthoPolyLine
uid 1171,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "21750,80000,108250,111000"
pts [
"108250,80000"
"87000,80000"
"87000,107000"
"28000,107000"
"28000,111000"
"21750,111000"
]
)
start &206
end &67
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1172,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1173,0
va (VaSet
font "arial,8,0"
)
xt "98250,79000,106850,80000"
st "dataFromData : (15:0)"
blo "98250,79800"
tm "WireNameMgr"
)
)
on &289
)
*435 (Wire
uid 1174,0
shape (OrthoPolyLine
uid 1175,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "113750,52000,121250,52000"
pts [
"113750,52000"
"121250,52000"
]
)
start &185
end &218
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1176,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1177,0
va (VaSet
font "arial,8,0"
)
xt "115750,51000,121550,52000"
st "ccvector : (3:0)"
blo "115750,51800"
tm "WireNameMgr"
)
)
on &261
)
*436 (Wire
uid 1178,0
shape (OrthoPolyLine
uid 1179,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "74000,53000,98250,66000"
pts [
"74000,66000"
"90000,66000"
"90000,53000"
"98250,53000"
]
)
start &137
end &182
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1180,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1181,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "76000,65000,78200,66000"
st "dout1"
blo "76000,65800"
tm "WireNameMgr"
)
)
on &282
)
*437 (Wire
uid 1182,0
shape (OrthoPolyLine
uid 1183,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "24750,43000,108250,77000"
pts [
"108250,77000"
"97000,77000"
"97000,43000"
"28000,43000"
"28000,47000"
"24750,47000"
]
)
start &204
end &363
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1184,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1185,0
va (VaSet
font "arial,8,0"
)
xt "99250,76000,107550,77000"
st "addrFromInst : (15:0)"
blo "99250,76800"
tm "WireNameMgr"
)
)
on &295
)
*438 (Wire
uid 1190,0
shape (OrthoPolyLine
uid 1191,0
va (VaSet
vasetType 3
)
xt "24750,44000,108250,73000"
pts [
"108250,73000"
"95000,73000"
"95000,44000"
"31000,44000"
"31000,53000"
"24750,53000"
]
)
start &200
end &368
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1192,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1193,0
va (VaSet
font "arial,8,0"
)
xt "105250,72000,107050,73000"
st "ireq"
blo "105250,72800"
tm "WireNameMgr"
)
)
on &293
)
*439 (Wire
uid 1194,0
shape (OrthoPolyLine
uid 1195,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "12750,72000,32250,72000"
pts [
"32250,72000"
"12750,72000"
]
)
start &96
end &51
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1196,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1197,0
va (VaSet
font "arial,8,0"
)
xt "27250,71000,31550,72000"
st "wd : (15:0)"
blo "27250,71800"
tm "WireNameMgr"
)
)
on &296
)
*440 (Wire
uid 1202,0
shape (OrthoPolyLine
uid 1203,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "49750,53000,66250,92000"
pts [
"49750,92000"
"63000,92000"
"63000,53000"
"66250,53000"
]
)
start &85
end &167
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1204,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1205,0
va (VaSet
font "arial,8,0"
)
xt "51750,91000,58750,92000"
st "ALU_L_mux : (1:0)"
blo "51750,91800"
tm "WireNameMgr"
)
)
on &284
)
*441 (Wire
uid 1206,0
shape (OrthoPolyLine
uid 1207,0
va (VaSet
vasetType 3
)
xt "21750,75000,108250,119000"
pts [
"108250,75000"
"105000,75000"
"105000,119000"
"33000,119000"
"33000,115000"
"21750,115000"
]
)
start &202
end &71
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1208,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1209,0
va (VaSet
font "arial,8,0"
)
xt "106000,74000,107900,75000"
st "rreq"
blo "106000,74800"
tm "WireNameMgr"
)
)
on &292
)
*442 (Wire
uid 1210,0
shape (OrthoPolyLine
uid 1211,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "49750,82000,65250,91000"
pts [
"49750,91000"
"64000,91000"
"64000,82000"
"65250,82000"
]
)
start &84
end &157
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1212,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1213,0
va (VaSet
font "arial,8,0"
)
xt "51750,90000,58950,91000"
st "ALU_R_mux : (1:0)"
blo "51750,90800"
tm "WireNameMgr"
)
)
on &285
)
*443 (Wire
uid 1214,0
shape (OrthoPolyLine
uid 1215,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "48750,51000,66250,60000"
pts [
"48750,60000"
"59000,60000"
"59000,51000"
"66250,51000"
]
)
start &108
end &164
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1216,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1217,0
va (VaSet
font "arial,8,0"
)
xt "50750,59000,57150,60000"
st "ZEXT_R : (15:0)"
blo "50750,59800"
tm "WireNameMgr"
)
)
on &281
)
*444 (Wire
uid 1218,0
shape (OrthoPolyLine
uid 1219,0
va (VaSet
vasetType 3
)
xt "106000,70000,158000,76000"
pts [
"155750,75000"
"158000,75000"
"158000,70000"
"106000,70000"
"106000,76000"
"108250,76000"
]
)
start &231
end &203
ss 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1220,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1221,0
va (VaSet
font "arial,8,0"
)
xt "157750,74000,159250,75000"
st "ack"
blo "157750,74800"
tm "WireNameMgr"
)
)
on &288
)
*445 (Wire
uid 1222,0
shape (OrthoPolyLine
uid 1223,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-54000,54000,62000,90000"
pts [
"49750,90000"
"62000,90000"
"62000,85000"
"-54000,85000"
"-54000,54000"
"-52750,54000"
]
)
start &83
end &18
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1224,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1225,0
va (VaSet
font "arial,8,0"
)
xt "51750,89000,57550,90000"
st "PC_mux : (1:0)"
blo "51750,89800"
tm "WireNameMgr"
)
)
on &286
)
*446 (Wire
uid 1226,0
shape (OrthoPolyLine
uid 1227,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "83750,49000,98250,52000"
pts [
"83750,49000"
"90000,49000"
"90000,52000"
"98250,52000"
]
)
start &166
end &181
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1228,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1229,0
va (VaSet
font "arial,8,0"
)
xt "85750,48000,91050,49000"
st "LEFT : (15:0)"
blo "85750,48800"
tm "WireNameMgr"
)
)
on &267
)
*447 (Wire
uid 1230,0
shape (OrthoPolyLine
uid 1231,0
va (VaSet
vasetType 3
)
xt "-4000,42000,137000,74000"
pts [
"2250,48000"
"-4000,48000"
"-4000,42000"
"137000,42000"
"137000,74000"
"128750,74000"
]
)
start &359
end &210
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1232,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1233,0
va (VaSet
font "arial,8,0"
)
xt "-750,47000,1450,48000"
st "ifilled"
blo "-750,47800"
tm "WireNameMgr"
)
)
on &291
)
*448 (Wire
uid 1234,0
shape (OrthoPolyLine
uid 1235,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "21750,78000,108250,110000"
pts [
"108250,78000"
"85000,78000"
"85000,105000"
"27000,105000"
"27000,110000"
"21750,110000"
]
)
start &205
end &66
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1236,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1237,0
va (VaSet
font "arial,8,0"
)
xt "98250,77000,106950,78000"
st "addrFromData : (15:0)"
blo "98250,77800"
tm "WireNameMgr"
)
)
on &283
)
*449 (Wire
uid 1238,0
shape (OrthoPolyLine
uid 1239,0
va (VaSet
vasetType 3
)
xt "-6000,75000,134000,123000"
pts [
"1250,110000"
"-6000,110000"
"-6000,123000"
"134000,123000"
"134000,75000"
"128750,75000"
]
)
start &58
end &211
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1240,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1241,0
va (VaSet
font "arial,8,0"
)
xt "-1750,109000,650,110000"
st "dfilled"
blo "-1750,109800"
tm "WireNameMgr"
)
)
on &290
)
*450 (Wire
uid 1242,0
shape (OrthoPolyLine
uid 1243,0
va (VaSet
vasetType 3
)
xt "21750,74000,108250,118000"
pts [
"108250,74000"
"104000,74000"
"104000,118000"
"34000,118000"
"34000,116000"
"21750,116000"
]
)
start &201
end &72
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1244,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1245,0
va (VaSet
font "arial,8,0"
)
xt "105000,73000,107100,74000"
st "wreq"
blo "105000,73800"
tm "WireNameMgr"
)
)
on &287
)
*451 (Wire
uid 1246,0
shape (OrthoPolyLine
uid 1247,0
va (VaSet
vasetType 3
)
xt "21750,92000,32000,114000"
pts [
"29250,92000"
"32000,92000"
"32000,114000"
"21750,114000"
]
)
start &81
end &70
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1248,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1249,0
va (VaSet
font "arial,8,0"
)
xt "25250,91000,27750,92000"
st "ddelay"
blo "25250,91800"
tm "WireNameMgr"
)
)
on &269
)
*452 (Wire
uid 1250,0
shape (OrthoPolyLine
uid 1251,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "21750,112000,37250,112000"
pts [
"21750,112000"
"29000,112000"
"37250,112000"
]
)
start &68
end &117
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1252,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1253,0
va (VaSet
font "arial,8,0"
)
xt "24000,111000,31300,112000"
st "dataToRam : (15:0)"
blo "24000,111800"
tm "WireNameMgr"
)
)
on &300
)
*453 (Wire
uid 1254,0
shape (OrthoPolyLine
uid 1255,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "81000,54000,98250,68000"
pts [
"81000,68000"
"91000,68000"
"91000,54000"
"98250,54000"
]
)
start &172
end &183
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1256,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1257,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "83000,67000,84400,68000"
st "cin"
blo "83000,67800"
tm "WireNameMgr"
)
)
on &266
)
*454 (Wire
uid 1258,0
shape (OrthoPolyLine
uid 1259,0
va (VaSet
vasetType 3
)
xt "21750,113000,37250,117000"
pts [
"21750,117000"
"29000,117000"
"29000,113000"
"37250,113000"
]
)
start &73
end &118
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1260,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1261,0
va (VaSet
font "arial,8,0"
)
xt "23750,116000,27450,117000"
st "ramrw_en"
blo "23750,116800"
tm "WireNameMgr"
)
)
on &298
)
*455 (Wire
uid 1262,0
shape (OrthoPolyLine
uid 1263,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-6000,73000,30000,109000"
pts [
"21750,109000"
"30000,109000"
"30000,107000"
"-6000,107000"
"-6000,73000"
"-2750,73000"
]
)
start &65
end &50
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1264,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1265,0
va (VaSet
font "arial,8,0"
)
xt "15000,106000,21200,107000"
st "dataToP : (15:0)"
blo "15000,106800"
tm "WireNameMgr"
)
)
on &304
)
*456 (Wire
uid 1266,0
shape (OrthoPolyLine
uid 1267,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "22000,52000,173000,93000"
pts [
"29250,93000"
"22000,93000"
"22000,82000"
"173000,82000"
"173000,52000"
"135750,52000"
]
)
start &82
end &219
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1268,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1269,0
va (VaSet
font "arial,8,0"
)
xt "20250,92000,28650,93000"
st "ConditionCode : (3:0)"
blo "20250,92800"
tm "WireNameMgr"
)
)
on &259
)
*457 (Wire
uid 1270,0
shape (OrthoPolyLine
uid 1271,0
va (VaSet
vasetType 3
)
xt "24750,52000,29250,91000"
pts [
"29250,91000"
"26000,91000"
"26000,52000"
"24750,52000"
]
)
start &80
end &367
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1272,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1273,0
va (VaSet
font "arial,8,0"
)
xt "26250,90000,28550,91000"
st "idelay"
blo "26250,90800"
tm "WireNameMgr"
)
)
on &271
)
*458 (Wire
uid 1274,0
shape (OrthoPolyLine
uid 1275,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "47000,79000,65250,80000"
pts [
"65250,79000"
"49000,79000"
"49000,80000"
"47000,80000"
]
)
start &153
end &124
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1276,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1277,0
va (VaSet
font "arial,8,0"
)
xt "58250,78000,63150,79000"
st "zero : (15:0)"
blo "58250,78800"
tm "WireNameMgr"
)
)
on &268
)
*459 (Wire
uid 1278,0
shape (OrthoPolyLine
uid 1279,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "21750,110000,37250,113000"
pts [
"21750,113000"
"31000,113000"
"31000,110000"
"37250,110000"
]
)
start &69
end &115
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1280,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1281,0
va (VaSet
font "arial,8,0"
)
xt "24000,112000,31000,113000"
st "addrToRam : (3:0)"
blo "24000,112800"
tm "WireNameMgr"
)
)
on &307
)
*460 (Wire
uid 1282,0
shape (OrthoPolyLine
uid 1283,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "48750,52000,66250,59000"
pts [
"48750,59000"
"61000,59000"
"61000,52000"
"66250,52000"
]
)
start &107
end &165
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1284,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1285,0
va (VaSet
font "arial,8,0"
)
xt "50750,58000,56950,59000"
st "ZEXT_L : (15:0)"
blo "50750,58800"
tm "WireNameMgr"
)
)
on &262
)
*461 (Wire
uid 1286,0
shape (OrthoPolyLine
uid 1287,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "48750,71000,65250,80000"
pts [
"48750,71000"
"52000,71000"
"52000,80000"
"65250,80000"
]
)
start &101
end &154
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1288,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1289,0
va (VaSet
font "arial,8,0"
)
xt "59000,79000,63500,80000"
st "rd1 : (15:0)"
blo "59000,79800"
tm "WireNameMgr"
)
)
on &260
)
*462 (Wire
uid 1290,0
shape (OrthoPolyLine
uid 1291,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "82750,51000,98250,78000"
pts [
"82750,78000"
"89000,78000"
"89000,51000"
"98250,51000"
]
)
start &156
end &180
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1292,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1293,0
va (VaSet
font "arial,8,0"
)
xt "83000,77000,88900,78000"
st "RIGHT : (15:0)"
blo "83000,77800"
tm "WireNameMgr"
)
)
on &264
)
*463 (Wire
uid 1294,0
shape (OrthoPolyLine
uid 1295,0
va (VaSet
vasetType 3
)
xt "-4000,96000,61000,112000"
pts [
"49750,96000"
"61000,96000"
"61000,101000"
"-4000,101000"
"-4000,112000"
"1250,112000"
]
)
start &89
end &60
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1296,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1297,0
va (VaSet
font "arial,8,0"
)
xt "51750,95000,55750,96000"
st "dcache_en"
blo "51750,95800"
tm "WireNameMgr"
)
)
on &273
)
*464 (Wire
uid 1298,0
shape (OrthoPolyLine
uid 1299,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-2000,109000,56000,122000"
pts [
"1250,116000"
"-2000,116000"
"-2000,122000"
"56000,122000"
"56000,109000"
"51750,109000"
]
)
start &63
end &119
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1300,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1301,0
va (VaSet
font "arial,8,0"
)
xt "23000,121000,32000,122000"
st "ddataFromRam : (15:0)"
blo "23000,121800"
tm "WireNameMgr"
)
)
on &263
)
*465 (Wire
uid 1302,0
shape (OrthoPolyLine
uid 1303,0
va (VaSet
vasetType 3
)
xt "-4000,74000,59000,93000"
pts [
"49750,93000"
"59000,93000"
"59000,88000"
"-4000,88000"
"-4000,74000"
"-2750,74000"
]
)
start &86
end &52
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1304,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1305,0
va (VaSet
font "arial,8,0"
)
xt "51750,92000,54950,93000"
st "RF_mux"
blo "51750,92800"
tm "WireNameMgr"
)
)
on &270
)
*466 (Wire
uid 1306,0
shape (OrthoPolyLine
uid 1307,0
va (VaSet
vasetType 3
)
xt "-5000,87000,60000,111000"
pts [
"49750,94000"
"60000,94000"
"60000,87000"
"-5000,87000"
"-5000,111000"
"1250,111000"
]
)
start &87
end &59
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1308,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1309,0
va (VaSet
font "arial,8,0"
)
xt "51750,93000,55050,94000"
st "Mem_en"
blo "51750,93800"
tm "WireNameMgr"
)
)
on &272
)
*467 (Wire
uid 1310,0
shape (OrthoPolyLine
uid 1311,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "128750,76000,142250,76000"
pts [
"128750,76000"
"136000,76000"
"142250,76000"
]
)
start &212
end &228
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1312,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1313,0
va (VaSet
font "arial,8,0"
)
xt "135000,75000,142400,76000"
st "dataToMem : (15:0)"
blo "135000,75800"
tm "WireNameMgr"
)
)
on &305
)
*468 (Wire
uid 1314,0
shape (OrthoPolyLine
uid 1315,0
va (VaSet
vasetType 3
)
xt "26000,71000,61000,95000"
pts [
"49750,95000"
"61000,95000"
"61000,86000"
"26000,86000"
"26000,71000"
"32250,71000"
]
)
start &88
end &95
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1316,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1317,0
va (VaSet
font "arial,8,0"
)
xt "51750,94000,54450,95000"
st "RF_en"
blo "51750,94800"
tm "WireNameMgr"
)
)
on &299
)
*469 (Wire
uid 1318,0
shape (OrthoPolyLine
uid 1319,0
va (VaSet
vasetType 3
)
xt "115000,54000,121250,59000"
pts [
"121250,54000"
"117000,54000"
"117000,59000"
"115000,59000"
]
)
start &221
end &190
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1320,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1321,0
va (VaSet
font "arial,8,0"
)
xt "117000,53000,120400,54000"
st "CCR_en"
blo "117000,53800"
tm "WireNameMgr"
)
)
on &306
)
*470 (Wire
uid 1322,0
shape (OrthoPolyLine
uid 1323,0
va (VaSet
vasetType 3
)
xt "128750,73000,142250,78000"
pts [
"142250,78000"
"135000,78000"
"135000,73000"
"128750,73000"
]
)
start &230
end &209
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1324,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1325,0
va (VaSet
font "arial,8,0"
)
xt "140250,77000,141350,78000"
st "rd"
blo "140250,77800"
tm "WireNameMgr"
)
)
on &301
)
*471 (Wire
uid 1326,0
shape (OrthoPolyLine
uid 1327,0
va (VaSet
vasetType 3
)
xt "-34000,52000,-27750,55000"
pts [
"-27750,52000"
"-32000,52000"
"-32000,55000"
"-34000,55000"
]
)
start &43
end &25
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1328,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1329,0
va (VaSet
font "arial,8,0"
)
xt "-31000,51000,-28300,52000"
st "PC_en"
blo "-31000,51800"
tm "WireNameMgr"
)
)
on &302
)
*472 (Wire
uid 1330,0
shape (OrthoPolyLine
uid 1331,0
va (VaSet
vasetType 3
)
xt "128750,72000,142250,77000"
pts [
"142250,77000"
"136000,77000"
"136000,72000"
"128750,72000"
]
)
start &229
end &208
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1332,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1333,0
va (VaSet
font "arial,8,0"
)
xt "140250,76000,141450,77000"
st "wr"
blo "140250,76800"
tm "WireNameMgr"
)
)
on &308
)
*473 (Wire
uid 1346,0
shape (OrthoPolyLine
uid 1347,0
va (VaSet
vasetType 3
)
xt "21750,109000,37250,118000"
pts [
"21750,118000"
"26000,118000"
"26000,109000"
"37250,109000"
]
)
start &74
end &114
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1348,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1349,0
va (VaSet
font "arial,8,0"
)
xt "23750,117000,29050,118000"
st "slicer1 : (1:0)"
blo "23750,117800"
tm "WireNameMgr"
)
)
on &309
)
*474 (Wire
uid 1350,0
shape (OrthoPolyLine
uid 1351,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-55000,40000,-28750,50000"
pts [
"-28750,40000"
"-55000,40000"
"-55000,50000"
"-52750,50000"
]
)
start &35
end &13
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1352,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1353,0
va (VaSet
font "arial,8,0"
)
xt "-33750,39000,-25150,40000"
st "PC_Increment : (15:0)"
blo "-33750,39800"
tm "WireNameMgr"
)
)
on &297
)
*475 (Wire
uid 1354,0
shape (OrthoPolyLine
uid 1355,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "128750,77000,142250,79000"
pts [
"128750,77000"
"132000,77000"
"132000,79000"
"142250,79000"
]
)
start &213
end &232
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1356,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1357,0
va (VaSet
font "arial,8,0"
)
xt "135000,78000,142500,79000"
st "addrToMem : (15:0)"
blo "135000,78800"
tm "WireNameMgr"
)
)
on &303
)
*476 (Wire
uid 1947,0
shape (OrthoPolyLine
uid 1948,0
va (VaSet
vasetType 3
)
xt "24750,50000,36250,54000"
pts [
"24750,54000"
"32000,54000"
"32000,50000"
"36250,50000"
]
)
start &369
end &343
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1949,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1950,0
va (VaSet
font "arial,8,0"
)
xt "26750,53000,28850,54000"
st "intwe"
blo "26750,53800"
tm "WireNameMgr"
)
)
on &310
)
*477 (Wire
uid 1959,0
shape (OrthoPolyLine
uid 1960,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "24750,49000,36250,50000"
pts [
"24750,50000"
"29000,50000"
"29000,49000"
"36250,49000"
]
)
start &366
end &342
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1961,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1962,0
va (VaSet
font "arial,8,0"
)
xt "26750,49000,31250,50000"
st "addr : (3:0)"
blo "26750,49800"
tm "WireNameMgr"
)
)
on &311
)
*478 (Wire
uid 1963,0
shape (OrthoPolyLine
uid 1964,0
va (VaSet
vasetType 3
)
xt "32000,25000,36250,47000"
pts [
"32000,25000"
"32000,47000"
"36250,47000"
]
)
start &386
end &340
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1965,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1966,0
va (VaSet
font "arial,8,0"
)
xt "34250,46000,35050,47000"
st "c"
blo "34250,46800"
tm "WireNameMgr"
)
)
on &276
)
*479 (Wire
uid 2582,0
shape (OrthoPolyLine
uid 2583,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "24750,27000,57000,51000"
pts [
"24750,51000"
"30000,51000"
"30000,27000"
"57000,27000"
"57000,29000"
]
)
start &370
end &329
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 2584,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2585,0
va (VaSet
font "arial,8,0"
)
xt "26750,50000,31650,51000"
st "slicer : (1:0)"
blo "26750,50800"
tm "WireNameMgr"
)
)
on &337
)
*480 (Wire
uid 2588,0
shape (OrthoPolyLine
uid 2589,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-6000,33000,61000,50000"
pts [
"59000,33000"
"61000,33000"
"61000,39000"
"-6000,39000"
"-6000,50000"
"2250,50000"
]
)
start &331
end &361
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2590,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2591,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "61000,32000,63200,33000"
st "dout2"
blo "61000,32800"
tm "WireNameMgr"
)
)
on &338
)
*481 (Wire
uid 2994,0
optionalChildren [
*482 (Ripper
uid 3004,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"52000,31000"
"53000,30000"
]
uid 3005,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "52000,30000,53000,31000"
)
)
*483 (Ripper
uid 3010,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"52000,33000"
"53000,32000"
]
uid 3011,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "52000,32000,53000,33000"
)
)
*484 (Ripper
uid 3016,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"52000,35000"
"53000,34000"
]
uid 3017,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "52000,34000,53000,35000"
)
)
*485 (Ripper
uid 3022,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"52000,37000"
"53000,36000"
]
uid 3023,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "52000,36000,53000,37000"
)
)
]
shape (OrthoPolyLine
uid 2995,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "49750,28000,52000,47000"
pts [
"49750,47000"
"52000,47000"
"52000,28000"
]
)
start &344
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 2998,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2999,0
va (VaSet
font "arial,8,0"
)
xt "51750,46000,56550,47000"
st "dout : (63:0)"
blo "51750,46800"
tm "WireNameMgr"
)
)
on &348
)
*486 (Wire
uid 3000,0
shape (OrthoPolyLine
uid 3001,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "53000,30000,55000,30000"
pts [
"53000,30000"
"55000,30000"
]
)
start &482
end &319
sat 32
eat 32
sty 1
sl "(15 DOWNTO 0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3002,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3003,0
va (VaSet
font "arial,8,0"
)
xt "50000,29000,54200,30000"
st "dout(15:0)"
blo "50000,29800"
tm "WireNameMgr"
)
)
on &348
)
*487 (Wire
uid 3006,0
shape (OrthoPolyLine
uid 3007,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "53000,32000,55000,32000"
pts [
"53000,32000"
"55000,32000"
]
)
start &483
end &317
sat 32
eat 32
sty 1
sl "(31 DOWNTO 16)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3008,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3009,0
va (VaSet
font "arial,8,0"
)
xt "49000,31000,53600,32000"
st "dout(31:16)"
blo "49000,31800"
tm "WireNameMgr"
)
)
on &348
)
*488 (Wire
uid 3012,0
shape (OrthoPolyLine
uid 3013,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "53000,34000,55000,34000"
pts [
"53000,34000"
"55000,34000"
]
)
start &484
end &315
sat 32
eat 32
sty 1
sl "(47 DOWNTO 32)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3014,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3015,0
va (VaSet
font "arial,8,0"
)
xt "49000,33000,53600,34000"
st "dout(47:32)"
blo "49000,33800"
tm "WireNameMgr"
)
)
on &348
)
*489 (Wire
uid 3018,0
shape (OrthoPolyLine
uid 3019,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "53000,36000,55000,36000"
pts [
"53000,36000"
"55000,36000"
]
)
start &485
end &313
sat 32
eat 32
sty 1
sl "(63 DOWNTO 48)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3020,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3021,0
va (VaSet
font "arial,8,0"
)
xt "49000,35000,53600,36000"
st "dout(63:48)"
blo "49000,35800"
tm "WireNameMgr"
)
)
on &348
)
*490 (Wire
uid 3254,0
shape (OrthoPolyLine
uid 3255,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "5000,30000,13250,40000"
pts [
"5000,40000"
"5000,30000"
"13250,30000"
]
)
start &394
end &351
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3256,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3257,0
va (VaSet
font "arial,8,0"
)
xt "6250,29000,11950,30000"
st "dataFromMem"
blo "6250,29800"
tm "WireNameMgr"
)
)
on &275
)
*491 (Wire
uid 3262,0
shape (OrthoPolyLine
uid 3263,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "25750,30000,36250,48000"
pts [
"25750,30000"
"26000,30000"
"26000,48000"
"36250,48000"
]
)
start &353
end &341
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3264,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3265,0
va (VaSet
font "arial,8,0"
)
xt "27750,29000,31550,30000"
st "b : (63:0)"
blo "27750,29800"
tm "WireNameMgr"
)
)
on &349
)
*492 (Wire
uid 3266,0
shape (OrthoPolyLine
uid 3267,0
va (VaSet
vasetType 3
)
xt "9000,25000,13250,31000"
pts [
"9000,25000"
"9000,31000"
"13250,31000"
]
)
start &387
end &352
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3268,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3269,0
va (VaSet
font "arial,8,0"
)
xt "11250,30000,12050,31000"
st "c"
blo "11250,30800"
tm "WireNameMgr"
)
)
on &276
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *493 (PackageList
uid 42,0
stg "VerticalLayoutStrategy"
textVec [
*494 (Text
uid 43,0
va (VaSet
font "arial,8,1"
)
xt "2000,-10000,7400,-9000"
st "Package List"
blo "2000,-9200"
)
*495 (MLText
uid 44,0
va (VaSet
font "arial,8,0"
)
xt "2000,-9000,12900,-6000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 45,0
stg "VerticalLayoutStrategy"
textVec [
*496 (Text
uid 46,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*497 (Text
uid 47,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*498 (MLText
uid 48,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,2000,27500,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*499 (Text
uid 49,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*500 (MLText
uid 50,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*501 (Text
uid 51,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*502 (MLText
uid 52,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "0,0,1601,876"
viewArea "-25058,14505,79100,63489"
cachedDiagramExtent "-58000,-50000,176000,182000"
hasePageBreakOrigin 1
pageBreakOrigin "-68000,-51000"
lastUid 3367,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "200,200,2000,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*503 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,3500,5800,4500"
st "<library>"
blo "2200,4300"
tm "BdLibraryNameMgr"
)
*504 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,4500,5600,5500"
st "<block>"
blo "2200,5300"
tm "BlkNameMgr"
)
*505 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,5500,4000,6500"
st "U_0"
blo "2200,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*506 (Text
va (VaSet
font "arial,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*507 (Text
va (VaSet
font "arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*508 (Text
va (VaSet
font "arial,8,1"
)
xt "550,5500,2350,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*509 (Text
va (VaSet
font "arial,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*510 (Text
va (VaSet
font "arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*511 (Text
va (VaSet
font "arial,8,1"
)
xt "900,5500,2700,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*512 (Text
va (VaSet
font "arial,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*513 (Text
va (VaSet
font "arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*514 (Text
va (VaSet
font "arial,8,1"
)
xt "500,5500,2300,6500"
st "U_0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*515 (Text
va (VaSet
font "arial,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*516 (Text
va (VaSet
font "arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*517 (Text
va (VaSet
font "arial,8,1"
)
xt "50,5500,1850,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*518 (Text
va (VaSet
font "arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*519 (Text
va (VaSet
font "arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "arial,8,0"
)
xt "200,200,2000,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "arial,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,1900,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "arial,8,0"
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "arial,8,0"
)
)
second (MLText
va (VaSet
font "arial,8,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,12600,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*520 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*521 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,7400,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*522 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*523 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "arial,8,1"
)
xt "26000,-50000,31400,-49000"
st "Declarations"
blo "26000,-49200"
)
portLabel (Text
uid 3,0
va (VaSet
font "arial,8,1"
)
xt "26000,-49000,28700,-48000"
st "Ports:"
blo "26000,-48200"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "26000,-50000,29800,-49000"
st "Pre User:"
blo "26000,-49200"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "26000,-50000,26000,-50000"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "arial,8,1"
)
xt "26000,-46400,33100,-45400"
st "Diagram Signals:"
blo "26000,-45600"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "26000,-50000,30700,-49000"
st "Post User:"
blo "26000,-49200"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "26000,-50000,26000,-50000"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 80,0
usingSuid 1
emptyRow *524 (LEmptyRow
)
uid 54,0
optionalChildren [
*525 (RefLabelRowHdr
)
*526 (TitleRowHdr
)
*527 (FilterRowHdr
)
*528 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*529 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*530 (GroupColHdr
tm "GroupColHdrMgr"
)
*531 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*532 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*533 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*534 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*535 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*536 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*537 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ConditionCode"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 2
suid 2,0
)
)
uid 1472,0
)
*538 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rd1"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 3
suid 3,0
)
)
uid 1474,0
)
*539 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ccvector"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 4
suid 4,0
)
)
uid 1476,0
)
*540 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ZEXT_L"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 5
suid 5,0
)
)
uid 1478,0
)
*541 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ddataFromRam"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 6
suid 6,0
)
)
uid 1480,0
)
*542 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "RIGHT"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 7
suid 7,0
)
)
uid 1482,0
)
*543 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "SEXT"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 8
suid 8,0
)
)
uid 1484,0
)
*544 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "cin"
t "std_logic"
o 9
suid 9,0
)
)
uid 1486,0
)
*545 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "LEFT"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 10
suid 10,0
)
)
uid 1488,0
)
*546 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "zero"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 11
suid 11,0
)
)
uid 1490,0
)
*547 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ddelay"
t "std_logic"
o 12
suid 12,0
)
)
uid 1492,0
)
*548 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "RF_mux"
t "std_logic"
o 13
suid 13,0
)
)
uid 1494,0
)
*549 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "idelay"
t "std_logic"
o 14
suid 14,0
)
)
uid 1496,0
)
*550 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "Mem_en"
t "std_logic"
o 15
suid 15,0
)
)
uid 1498,0
)
*551 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dcache_en"
t "std_logic"
o 16
suid 16,0
)
)
uid 1500,0
)
*552 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "inst"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 17
suid 17,0
)
)
uid 1502,0
)
*553 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dataFromMem"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 18
suid 18,0
)
)
uid 1504,0
)
*554 (LeafLogPort
port (LogicalPort
decl (Decl
n "c"
t "std_logic"
o 19
suid 19,0
)
)
uid 1506,0
)
*555 (LeafLogPort
port (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 20
suid 20,0
)
)
uid 1508,0
)
*556 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rd0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 21
suid 21,0
)
)
uid 1510,0
)
*557 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ALUout"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 22
suid 22,0
)
)
uid 1512,0
)
*558 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "PC_out"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 23
suid 23,0
)
)
uid 1514,0
)
*559 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ZEXT_R"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 25
suid 25,0
)
)
uid 1518,0
)
*560 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dout1"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 26
suid 26,0
)
)
uid 1520,0
)
*561 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "addrFromData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 27
suid 27,0
)
)
uid 1522,0
)
*562 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ALU_L_mux"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 28
suid 28,0
)
)
uid 1524,0
)
*563 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ALU_R_mux"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 29
suid 29,0
)
)
uid 1526,0
)
*564 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "PC_mux"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 30
suid 30,0
)
)
uid 1528,0
)
*565 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "wreq"
t "std_logic"
o 31
suid 31,0
)
)
uid 1530,0
)
*566 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ack"
t "std_logic"
o 32
suid 32,0
)
)
uid 1532,0
)
*567 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dataFromData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 33
suid 33,0
)
)
uid 1534,0
)
*568 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dfilled"
t "std_logic"
o 34
suid 34,0
)
)
uid 1536,0
)
*569 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ifilled"
t "std_logic"
o 35
suid 35,0
)
)
uid 1538,0
)
*570 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rreq"
t "std_logic"
o 36
suid 36,0
)
)
uid 1540,0
)
*571 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ireq"
t "std_logic"
o 37
suid 37,0
)
)
uid 1542,0
)
*572 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "PC_in"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 39
suid 39,0
)
)
uid 1546,0
)
*573 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "addrFromInst"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 40
suid 40,0
)
)
uid 1548,0
)
*574 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "wd"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 41
suid 41,0
)
)
uid 1550,0
)
*575 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "PC_Increment"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 42
suid 42,0
)
)
uid 1552,0
)
*576 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ramrw_en"
t "std_logic"
o 43
suid 43,0
)
)
uid 1554,0
)
*577 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "RF_en"
t "std_logic"
o 44
suid 44,0
)
)
uid 1556,0
)
*578 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dataToRam"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 46
suid 46,0
)
)
uid 1560,0
)
*579 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rd"
t "std_logic"
o 47
suid 47,0
)
)
uid 1562,0
)
*580 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "PC_en"
t "std_logic"
o 48
suid 48,0
)
)
uid 1564,0
)
*581 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "addrToMem"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 49
suid 49,0
)
)
uid 1566,0
)
*582 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dataToP"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 50
suid 50,0
)
)
uid 1568,0
)
*583 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dataToMem"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 51
suid 51,0
)
)
uid 1570,0
)
*584 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "CCR_en"
t "std_logic"
o 52
suid 52,0
)
)
uid 1572,0
)
*585 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "addrToRam"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 53
suid 53,0
)
)
uid 1574,0
)
*586 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "wr"
t "std_logic"
o 54
suid 54,0
)
)
uid 1576,0
)
*587 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "slicer1"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 55
suid 55,0
)
)
uid 1578,0
)
*588 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "intwe"
t "std_logic"
o 53
suid 63,0
)
)
uid 1969,0
)
*589 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "addr"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 55
suid 65,0
)
)
uid 1973,0
)
*590 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "slicer"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 56
suid 71,0
)
)
uid 2594,0
)
*591 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dout2"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 57
suid 72,0
)
)
uid 2596,0
)
*592 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dout"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 57
suid 77,0
)
)
uid 3030,0
)
*593 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "b"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 57
suid 80,0
)
)
uid 3272,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 67,0
optionalChildren [
*594 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *595 (MRCItem
litem &524
pos 57
dimension 20
)
uid 69,0
optionalChildren [
*596 (MRCItem
litem &525
pos 0
dimension 20
uid 70,0
)
*597 (MRCItem
litem &526
pos 1
dimension 23
uid 71,0
)
*598 (MRCItem
litem &527
pos 2
hidden 1
dimension 20
uid 72,0
)
*599 (MRCItem
litem &537
pos 0
dimension 20
uid 1473,0
)
*600 (MRCItem
litem &538
pos 1
dimension 20
uid 1475,0
)
*601 (MRCItem
litem &539
pos 2
dimension 20
uid 1477,0
)
*602 (MRCItem
litem &540
pos 3
dimension 20
uid 1479,0
)
*603 (MRCItem
litem &541
pos 4
dimension 20
uid 1481,0
)
*604 (MRCItem
litem &542
pos 5
dimension 20
uid 1483,0
)
*605 (MRCItem
litem &543
pos 6
dimension 20
uid 1485,0
)
*606 (MRCItem
litem &544
pos 7
dimension 20
uid 1487,0
)
*607 (MRCItem
litem &545
pos 8
dimension 20
uid 1489,0
)
*608 (MRCItem
litem &546
pos 9
dimension 20
uid 1491,0
)
*609 (MRCItem
litem &547
pos 10
dimension 20
uid 1493,0
)
*610 (MRCItem
litem &548
pos 11
dimension 20
uid 1495,0
)
*611 (MRCItem
litem &549
pos 12
dimension 20
uid 1497,0
)
*612 (MRCItem
litem &550
pos 13
dimension 20
uid 1499,0
)
*613 (MRCItem
litem &551
pos 14
dimension 20
uid 1501,0
)
*614 (MRCItem
litem &552
pos 15
dimension 20
uid 1503,0
)
*615 (MRCItem
litem &553
pos 16
dimension 20
uid 1505,0
)
*616 (MRCItem
litem &554
pos 17
dimension 20
uid 1507,0
)
*617 (MRCItem
litem &555
pos 18
dimension 20
uid 1509,0
)
*618 (MRCItem
litem &556
pos 19
dimension 20
uid 1511,0
)
*619 (MRCItem
litem &557
pos 20
dimension 20
uid 1513,0
)
*620 (MRCItem
litem &558
pos 21
dimension 20
uid 1515,0
)
*621 (MRCItem
litem &559
pos 22
dimension 20
uid 1519,0
)
*622 (MRCItem
litem &560
pos 23
dimension 20
uid 1521,0
)
*623 (MRCItem
litem &561
pos 24
dimension 20
uid 1523,0
)
*624 (MRCItem
litem &562
pos 25
dimension 20
uid 1525,0
)
*625 (MRCItem
litem &563
pos 26
dimension 20
uid 1527,0
)
*626 (MRCItem
litem &564
pos 27
dimension 20
uid 1529,0
)
*627 (MRCItem
litem &565
pos 28
dimension 20
uid 1531,0
)
*628 (MRCItem
litem &566
pos 29
dimension 20
uid 1533,0
)
*629 (MRCItem
litem &567
pos 30
dimension 20
uid 1535,0
)
*630 (MRCItem
litem &568
pos 31
dimension 20
uid 1537,0
)
*631 (MRCItem
litem &569
pos 32
dimension 20
uid 1539,0
)
*632 (MRCItem
litem &570
pos 33
dimension 20
uid 1541,0
)
*633 (MRCItem
litem &571
pos 34
dimension 20
uid 1543,0
)
*634 (MRCItem
litem &572
pos 35
dimension 20
uid 1547,0
)
*635 (MRCItem
litem &573
pos 36
dimension 20
uid 1549,0
)
*636 (MRCItem
litem &574
pos 37
dimension 20
uid 1551,0
)
*637 (MRCItem
litem &575
pos 38
dimension 20
uid 1553,0
)
*638 (MRCItem
litem &576
pos 39
dimension 20
uid 1555,0
)
*639 (MRCItem
litem &577
pos 40
dimension 20
uid 1557,0
)
*640 (MRCItem
litem &578
pos 41
dimension 20
uid 1561,0
)
*641 (MRCItem
litem &579
pos 42
dimension 20
uid 1563,0
)
*642 (MRCItem
litem &580
pos 43
dimension 20
uid 1565,0
)
*643 (MRCItem
litem &581
pos 44
dimension 20
uid 1567,0
)
*644 (MRCItem
litem &582
pos 45
dimension 20
uid 1569,0
)
*645 (MRCItem
litem &583
pos 46
dimension 20
uid 1571,0
)
*646 (MRCItem
litem &584
pos 47
dimension 20
uid 1573,0
)
*647 (MRCItem
litem &585
pos 48
dimension 20
uid 1575,0
)
*648 (MRCItem
litem &586
pos 49
dimension 20
uid 1577,0
)
*649 (MRCItem
litem &587
pos 50
dimension 20
uid 1579,0
)
*650 (MRCItem
litem &588
pos 51
dimension 20
uid 1970,0
)
*651 (MRCItem
litem &589
pos 52
dimension 20
uid 1974,0
)
*652 (MRCItem
litem &590
pos 53
dimension 20
uid 2595,0
)
*653 (MRCItem
litem &591
pos 54
dimension 20
uid 2597,0
)
*654 (MRCItem
litem &592
pos 55
dimension 20
uid 3031,0
)
*655 (MRCItem
litem &593
pos 56
dimension 20
uid 3273,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 73,0
optionalChildren [
*656 (MRCItem
litem &528
pos 0
dimension 20
uid 74,0
)
*657 (MRCItem
litem &530
pos 1
dimension 50
uid 75,0
)
*658 (MRCItem
litem &531
pos 2
dimension 100
uid 76,0
)
*659 (MRCItem
litem &532
pos 3
dimension 50
uid 77,0
)
*660 (MRCItem
litem &533
pos 4
dimension 100
uid 78,0
)
*661 (MRCItem
litem &534
pos 5
dimension 100
uid 79,0
)
*662 (MRCItem
litem &535
pos 6
dimension 50
uid 80,0
)
*663 (MRCItem
litem &536
pos 7
dimension 80
uid 81,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 68,0
vaOverrides [
]
)
]
)
uid 53,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *664 (LEmptyRow
)
uid 83,0
optionalChildren [
*665 (RefLabelRowHdr
)
*666 (TitleRowHdr
)
*667 (FilterRowHdr
)
*668 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*669 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*670 (GroupColHdr
tm "GroupColHdrMgr"
)
*671 (NameColHdr
tm "GenericNameColHdrMgr"
)
*672 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*673 (InitColHdr
tm "GenericValueColHdrMgr"
)
*674 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*675 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 95,0
optionalChildren [
*676 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *677 (MRCItem
litem &664
pos 0
dimension 20
)
uid 97,0
optionalChildren [
*678 (MRCItem
litem &665
pos 0
dimension 20
uid 98,0
)
*679 (MRCItem
litem &666
pos 1
dimension 23
uid 99,0
)
*680 (MRCItem
litem &667
pos 2
hidden 1
dimension 20
uid 100,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 101,0
optionalChildren [
*681 (MRCItem
litem &668
pos 0
dimension 20
uid 102,0
)
*682 (MRCItem
litem &670
pos 1
dimension 50
uid 103,0
)
*683 (MRCItem
litem &671
pos 2
dimension 100
uid 104,0
)
*684 (MRCItem
litem &672
pos 3
dimension 100
uid 105,0
)
*685 (MRCItem
litem &673
pos 4
dimension 50
uid 106,0
)
*686 (MRCItem
litem &674
pos 5
dimension 50
uid 107,0
)
*687 (MRCItem
litem &675
pos 6
dimension 80
uid 108,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 96,0
vaOverrides [
]
)
]
)
uid 82,0
type 1
)
activeModelName "BlockDiag"
)
