#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xe5c670 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xe5c800 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0xe54c80 .functor NOT 1, L_0xe8ce00, C4<0>, C4<0>, C4<0>;
L_0xe8cb60 .functor XOR 1, L_0xe8ca00, L_0xe8cac0, C4<0>, C4<0>;
L_0xe8ccf0 .functor XOR 1, L_0xe8cb60, L_0xe8cc20, C4<0>, C4<0>;
v0xe89ec0_0 .net *"_ivl_10", 0 0, L_0xe8cc20;  1 drivers
v0xe89fc0_0 .net *"_ivl_12", 0 0, L_0xe8ccf0;  1 drivers
v0xe8a0a0_0 .net *"_ivl_2", 0 0, L_0xe8c960;  1 drivers
v0xe8a160_0 .net *"_ivl_4", 0 0, L_0xe8ca00;  1 drivers
v0xe8a240_0 .net *"_ivl_6", 0 0, L_0xe8cac0;  1 drivers
v0xe8a370_0 .net *"_ivl_8", 0 0, L_0xe8cb60;  1 drivers
v0xe8a450_0 .var "clk", 0 0;
v0xe8a4f0_0 .net "f_dut", 0 0, L_0xe8c650;  1 drivers
v0xe8a590_0 .net "f_ref", 0 0, L_0xe8b670;  1 drivers
v0xe8a630_0 .var/2u "stats1", 159 0;
v0xe8a6d0_0 .var/2u "strobe", 0 0;
v0xe8a770_0 .net "tb_match", 0 0, L_0xe8ce00;  1 drivers
v0xe8a830_0 .net "tb_mismatch", 0 0, L_0xe54c80;  1 drivers
v0xe8a8f0_0 .net "wavedrom_enable", 0 0, v0xe88480_0;  1 drivers
v0xe8a990_0 .net "wavedrom_title", 511 0, v0xe88540_0;  1 drivers
v0xe8aa60_0 .net "x1", 0 0, v0xe88600_0;  1 drivers
v0xe8ab00_0 .net "x2", 0 0, v0xe886a0_0;  1 drivers
v0xe8acb0_0 .net "x3", 0 0, v0xe88790_0;  1 drivers
L_0xe8c960 .concat [ 1 0 0 0], L_0xe8b670;
L_0xe8ca00 .concat [ 1 0 0 0], L_0xe8b670;
L_0xe8cac0 .concat [ 1 0 0 0], L_0xe8c650;
L_0xe8cc20 .concat [ 1 0 0 0], L_0xe8b670;
L_0xe8ce00 .cmp/eeq 1, L_0xe8c960, L_0xe8ccf0;
S_0xe5c990 .scope module, "good1" "reference_module" 3 95, 3 4 0, S_0xe5c800;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0xe48e70 .functor NOT 1, v0xe88790_0, C4<0>, C4<0>, C4<0>;
L_0xe5d0b0 .functor AND 1, L_0xe48e70, v0xe886a0_0, C4<1>, C4<1>;
L_0xe54cf0 .functor NOT 1, v0xe88600_0, C4<0>, C4<0>, C4<0>;
L_0xe8af50 .functor AND 1, L_0xe5d0b0, L_0xe54cf0, C4<1>, C4<1>;
L_0xe8b020 .functor NOT 1, v0xe88790_0, C4<0>, C4<0>, C4<0>;
L_0xe8b090 .functor AND 1, L_0xe8b020, v0xe886a0_0, C4<1>, C4<1>;
L_0xe8b140 .functor AND 1, L_0xe8b090, v0xe88600_0, C4<1>, C4<1>;
L_0xe8b200 .functor OR 1, L_0xe8af50, L_0xe8b140, C4<0>, C4<0>;
L_0xe8b360 .functor NOT 1, v0xe886a0_0, C4<0>, C4<0>, C4<0>;
L_0xe8b3d0 .functor AND 1, v0xe88790_0, L_0xe8b360, C4<1>, C4<1>;
L_0xe8b4f0 .functor AND 1, L_0xe8b3d0, v0xe88600_0, C4<1>, C4<1>;
L_0xe8b560 .functor OR 1, L_0xe8b200, L_0xe8b4f0, C4<0>, C4<0>;
L_0xe8b6e0 .functor AND 1, v0xe88790_0, v0xe886a0_0, C4<1>, C4<1>;
L_0xe8b750 .functor AND 1, L_0xe8b6e0, v0xe88600_0, C4<1>, C4<1>;
L_0xe8b670 .functor OR 1, L_0xe8b560, L_0xe8b750, C4<0>, C4<0>;
v0xe54ef0_0 .net *"_ivl_0", 0 0, L_0xe48e70;  1 drivers
v0xe54f90_0 .net *"_ivl_10", 0 0, L_0xe8b090;  1 drivers
v0xe48ee0_0 .net *"_ivl_12", 0 0, L_0xe8b140;  1 drivers
v0xe86de0_0 .net *"_ivl_14", 0 0, L_0xe8b200;  1 drivers
v0xe86ec0_0 .net *"_ivl_16", 0 0, L_0xe8b360;  1 drivers
v0xe86ff0_0 .net *"_ivl_18", 0 0, L_0xe8b3d0;  1 drivers
v0xe870d0_0 .net *"_ivl_2", 0 0, L_0xe5d0b0;  1 drivers
v0xe871b0_0 .net *"_ivl_20", 0 0, L_0xe8b4f0;  1 drivers
v0xe87290_0 .net *"_ivl_22", 0 0, L_0xe8b560;  1 drivers
v0xe87400_0 .net *"_ivl_24", 0 0, L_0xe8b6e0;  1 drivers
v0xe874e0_0 .net *"_ivl_26", 0 0, L_0xe8b750;  1 drivers
v0xe875c0_0 .net *"_ivl_4", 0 0, L_0xe54cf0;  1 drivers
v0xe876a0_0 .net *"_ivl_6", 0 0, L_0xe8af50;  1 drivers
v0xe87780_0 .net *"_ivl_8", 0 0, L_0xe8b020;  1 drivers
v0xe87860_0 .net "f", 0 0, L_0xe8b670;  alias, 1 drivers
v0xe87920_0 .net "x1", 0 0, v0xe88600_0;  alias, 1 drivers
v0xe879e0_0 .net "x2", 0 0, v0xe886a0_0;  alias, 1 drivers
v0xe87aa0_0 .net "x3", 0 0, v0xe88790_0;  alias, 1 drivers
S_0xe87be0 .scope module, "stim1" "stimulus_gen" 3 89, 3 19 0, S_0xe5c800;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x3";
    .port_info 2 /OUTPUT 1 "x2";
    .port_info 3 /OUTPUT 1 "x1";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0xe883c0_0 .net "clk", 0 0, v0xe8a450_0;  1 drivers
v0xe88480_0 .var "wavedrom_enable", 0 0;
v0xe88540_0 .var "wavedrom_title", 511 0;
v0xe88600_0 .var "x1", 0 0;
v0xe886a0_0 .var "x2", 0 0;
v0xe88790_0 .var "x3", 0 0;
E_0xe574c0/0 .event negedge, v0xe883c0_0;
E_0xe574c0/1 .event posedge, v0xe883c0_0;
E_0xe574c0 .event/or E_0xe574c0/0, E_0xe574c0/1;
E_0xe57250 .event negedge, v0xe883c0_0;
E_0xe429f0 .event posedge, v0xe883c0_0;
S_0xe87ec0 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0xe87be0;
 .timescale -12 -12;
v0xe880c0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xe881c0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0xe87be0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xe88890 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0xe5c800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0xe8b980 .functor NOT 1, v0xe88790_0, C4<0>, C4<0>, C4<0>;
L_0xe8bb00 .functor AND 1, L_0xe8b980, v0xe886a0_0, C4<1>, C4<1>;
L_0xe8bcf0 .functor NOT 1, v0xe88600_0, C4<0>, C4<0>, C4<0>;
L_0xe8be70 .functor AND 1, L_0xe8bb00, L_0xe8bcf0, C4<1>, C4<1>;
L_0xe8bfb0 .functor NOT 1, v0xe88790_0, C4<0>, C4<0>, C4<0>;
L_0xe8c020 .functor AND 1, L_0xe8bfb0, v0xe886a0_0, C4<1>, C4<1>;
L_0xe8c120 .functor AND 1, L_0xe8c020, v0xe88600_0, C4<1>, C4<1>;
L_0xe8c1e0 .functor OR 1, L_0xe8be70, L_0xe8c120, C4<0>, C4<0>;
L_0xe8c340 .functor NOT 1, v0xe886a0_0, C4<0>, C4<0>, C4<0>;
L_0xe8c3b0 .functor AND 1, v0xe88790_0, L_0xe8c340, C4<1>, C4<1>;
L_0xe8c4d0 .functor AND 1, L_0xe8c3b0, v0xe88600_0, C4<1>, C4<1>;
L_0xe8c540 .functor OR 1, L_0xe8c1e0, L_0xe8c4d0, C4<0>, C4<0>;
L_0xe8c6c0 .functor AND 1, v0xe88790_0, v0xe886a0_0, C4<1>, C4<1>;
L_0xe8c730 .functor AND 1, L_0xe8c6c0, v0xe88600_0, C4<1>, C4<1>;
L_0xe8c650 .functor OR 1, L_0xe8c540, L_0xe8c730, C4<0>, C4<0>;
v0xe88aa0_0 .net *"_ivl_0", 0 0, L_0xe8b980;  1 drivers
v0xe88b80_0 .net *"_ivl_10", 0 0, L_0xe8c020;  1 drivers
v0xe88c60_0 .net *"_ivl_12", 0 0, L_0xe8c120;  1 drivers
v0xe88d50_0 .net *"_ivl_14", 0 0, L_0xe8c1e0;  1 drivers
v0xe88e30_0 .net *"_ivl_16", 0 0, L_0xe8c340;  1 drivers
v0xe88f60_0 .net *"_ivl_18", 0 0, L_0xe8c3b0;  1 drivers
v0xe89040_0 .net *"_ivl_2", 0 0, L_0xe8bb00;  1 drivers
v0xe89120_0 .net *"_ivl_20", 0 0, L_0xe8c4d0;  1 drivers
v0xe89200_0 .net *"_ivl_22", 0 0, L_0xe8c540;  1 drivers
v0xe89370_0 .net *"_ivl_24", 0 0, L_0xe8c6c0;  1 drivers
v0xe89450_0 .net *"_ivl_26", 0 0, L_0xe8c730;  1 drivers
v0xe89530_0 .net *"_ivl_4", 0 0, L_0xe8bcf0;  1 drivers
v0xe89610_0 .net *"_ivl_6", 0 0, L_0xe8be70;  1 drivers
v0xe896f0_0 .net *"_ivl_8", 0 0, L_0xe8bfb0;  1 drivers
v0xe897d0_0 .net "f", 0 0, L_0xe8c650;  alias, 1 drivers
v0xe89890_0 .net "x1", 0 0, v0xe88600_0;  alias, 1 drivers
v0xe89930_0 .net "x2", 0 0, v0xe886a0_0;  alias, 1 drivers
v0xe89b30_0 .net "x3", 0 0, v0xe88790_0;  alias, 1 drivers
S_0xe89ca0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 109, 3 109 0, S_0xe5c800;
 .timescale -12 -12;
E_0xe57710 .event anyedge, v0xe8a6d0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xe8a6d0_0;
    %nor/r;
    %assign/vec4 v0xe8a6d0_0, 0;
    %wait E_0xe57710;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xe87be0;
T_3 ;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0xe88600_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe886a0_0, 0;
    %assign/vec4 v0xe88790_0, 0;
    %wait E_0xe57250;
    %pushi/vec4 8, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xe429f0;
    %load/vec4 v0xe88790_0;
    %load/vec4 v0xe886a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xe88600_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0xe88600_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe886a0_0, 0;
    %assign/vec4 v0xe88790_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0xe57250;
    %fork TD_tb.stim1.wavedrom_stop, S_0xe881c0;
    %join;
    %pushi/vec4 40, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xe574c0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_func 3 46 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0xe88600_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe886a0_0, 0;
    %assign/vec4 v0xe88790_0, 0;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0xe5c800;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe8a450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe8a6d0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0xe5c800;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0xe8a450_0;
    %inv;
    %store/vec4 v0xe8a450_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0xe5c800;
T_6 ;
    %vpi_call/w 3 81 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 82 "$dumpvars", 32'sb00000000000000000000000000000001, v0xe883c0_0, v0xe8a830_0, v0xe8acb0_0, v0xe8ab00_0, v0xe8aa60_0, v0xe8a590_0, v0xe8a4f0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0xe5c800;
T_7 ;
    %load/vec4 v0xe8a630_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0xe8a630_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xe8a630_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_7.1 ;
    %load/vec4 v0xe8a630_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xe8a630_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 121 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 122 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xe8a630_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xe8a630_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 123 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0xe5c800;
T_8 ;
    %wait E_0xe574c0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xe8a630_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe8a630_0, 4, 32;
    %load/vec4 v0xe8a770_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0xe8a630_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 134 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe8a630_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xe8a630_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe8a630_0, 4, 32;
T_8.0 ;
    %load/vec4 v0xe8a590_0;
    %load/vec4 v0xe8a590_0;
    %load/vec4 v0xe8a4f0_0;
    %xor;
    %load/vec4 v0xe8a590_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0xe8a630_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe8a630_0, 4, 32;
T_8.6 ;
    %load/vec4 v0xe8a630_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe8a630_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/truthtable1/truthtable1_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can5_depth1/machine/truthtable1/iter0/response2/top_module.sv";
