; RUN: %llvm_mc -mcpu=gfx1250 %s -o %t.o && %ld_lld -shared %t.o -o %t.hsaco \
; RUN:   && %raise_cli %t.hsaco --target-isa=gfx942 --emit-ir=ds_store_b16_d16_hi_kernel 2>/dev/null | %FileCheck %s
;
; Lift test for the gfx8+ HasD16LoadStore D16_HI partial-store
; family member ds_store_b16_d16_hi (and, by handler-shape
; identity, ds_store_b8_d16_hi). See SemOp::DS_WRITE_B16_D16_HI in
; transpiler/semop.hpp; the matching handler block in
; transpiler/handle_ds.cpp under
; `if (sop == SemOp::DS_WRITE_B16_D16_HI || ...)`; and the DS
; mapping in transpiler/opcode_map.cpp.
;
; INVARIANTS PINNED:
;
;   1. The lift surfaces the UPPER 16 bits of the source VGPR
;      (bits [31:16]) via `lshr i32 %src, 16` followed by
;      `trunc i32 ... to i16`. The handler's value-name
;      `ds_st_d16_hi` is the canonical breadcrumb on the trunc
;      (mirrors the `ds_addr` / `ds_off` pattern used by sibling
;      DS handlers).
;
;   2. The 16-bit value is stored to LDS (`addrspace(3)`). A
;      regression that wrote to global / private would surface
;      as a different addrspace literal here.
;
;   3. The store is `i16`-wide (NOT i32). A regression that
;      collapsed the lift to a full-dword store would still
;      compile but would clobber 16 bits of unrelated LDS state.
;
;   4. The store happens under EXEC (the handler's
;      `emitUnderExec` wrapper). The lifted IR pattern for
;      EXEC-gated stores is a `select` / `phi` on the EXEC mask
;      — we accept any of the established shapes via the lit
;      regex below.
;
; NEGATIVE PINS:
;
;   * NO `trunc i32 %{{.*}} to i16` against the LOW half of the
;     source — a regression that wrote bits [15:0] instead of
;     [31:16] would emit a trunc DIRECTLY off the source VGPR
;     value with no preceding `lshr 16`. The positive pin
;     requires the `lshr` to come first, and the negative pin
;     below explicitly forbids the no-shift form.
;
;   * NO `store i32` to addrspace(3) — that would indicate a
;     regression to a full-dword store.
;
;   * NO `store i8` to addrspace(3) — that would indicate the
;     handler's b8 vs b16 dispatch regressed and emitted the
;     wrong width for the b16 variant.

; CHECK-LABEL: define amdgpu_kernel void @ds_store_b16_d16_hi_kernel(

; The defining lift pattern: lshr-16 then trunc-to-i16 with the
; canonical breadcrumb value-names on both ops.
; CHECK: %ds_st_hi16_shr = lshr i32 %{{[^,]+}}, 16
; CHECK: %ds_st_d16_hi = trunc i32 %ds_st_hi16_shr to i16

; The store is i16-wide and lands in addrspace(3) (LDS).
; CHECK: store i16 %ds_st_d16_hi, ptr addrspace(3) %{{[^,]+}}

; Negative pin: no full-dword or byte store to LDS for this
; instruction (those would indicate a regression in the b8 vs b16
; dispatch or the 16/32-bit truncation).
; CHECK-NOT: store i32 %ds_st_d16_hi, ptr addrspace(3)
; CHECK-NOT: store i8 %ds_st_d16_hi, ptr addrspace(3)

	.amdgcn_target "amdgcn-amd-amdhsa--gfx1250"
	.amdhsa_code_object_version 6
	.text
	.globl	ds_store_b16_d16_hi_kernel
	.p2align	8
	.type	ds_store_b16_d16_hi_kernel,@function
ds_store_b16_d16_hi_kernel:
	s_setreg_imm32_b32 hwreg(HW_REG_WAVE_MODE, 25, 1), 1
	s_load_b32 s0, s[0:1], 0x0
	v_cmp_eq_u32_e32 vcc_lo, 0, v0
	s_wait_kmcnt 0x0
	v_dual_mov_b32 v1, 0 :: v_dual_mov_b32 v2, s0
	;;#ASMSTART
	v_mov_b32 v0, v1
	
	;;#ASMEND
	;;#ASMSTART
	ds_store_b16_d16_hi v0, v2
	
	;;#ASMEND
	s_and_saveexec_b32 s0, vcc_lo
	s_endpgm
	.section	.rodata,"a",@progbits
	.p2align	6, 0x0
	.amdhsa_kernel ds_store_b16_d16_hi_kernel
		.amdhsa_group_segment_fixed_size 4
		.amdhsa_kernarg_size 4
		.amdhsa_user_sgpr_count 2
		.amdhsa_user_sgpr_kernarg_segment_ptr 1
		.amdhsa_wavefront_size32 1
		.amdhsa_next_free_vgpr 3
		.amdhsa_next_free_sgpr 2
		.amdhsa_reserve_vcc 1
		.amdhsa_float_denorm_mode_32 3
		.amdhsa_inst_pref_size 1
	.end_amdhsa_kernel
	.text
	.p2alignl 7, 3214868480
	.fill 96, 4, 3214868480
	.text
	.amdgpu_metadata
---
amdhsa.kernels:
  - .args:
      - { .offset:         0, .size:           4, .value_kind:     by_value }
    .group_segment_fixed_size: 4
    .kernarg_segment_align: 4
    .kernarg_segment_size: 4
    .max_flat_workgroup_size: 1024
    .name:           ds_store_b16_d16_hi_kernel
    .private_segment_fixed_size: 0
    .sgpr_count:     4
    .symbol:         ds_store_b16_d16_hi_kernel.kd
    .vgpr_count:     3
    .wavefront_size: 32
amdhsa.version: [1, 2]
...

	.end_amdgpu_metadata
