"""Cube v2 MATMUL Decoder and Uop Generator.

Decomposes MATMUL(M, K, N) instructions into micro-operations (uops) for the systolic array.
Each uop represents an ARRAY_SIZEÃ—ARRAY_SIZE tile multiplication.
"""
from __future__ import annotations
from pycircuit import Circuit, Wire, jit_inline
from janus.cube.cube_v2_consts import ACC_IDX_WIDTH, ARRAY_SIZE, L0_IDX_WIDTH, TILE_IDX_WIDTH
from janus.cube.cube_v2_types import MatmulInst, UopGenState
from janus.cube.util import Consts

def _make_matmul_inst_regs(m: Circuit, clk: Wire, rst: Wire, consts: Consts) -> MatmulInst:
    """Create registers for MATMUL instruction parameters."""
    with m.scope('MATMUL_INST'):
        return MatmulInst(m=m.out('m', clk=clk, rst=rst, width=16, init=0, en=consts.one1), k=m.out('k', clk=clk, rst=rst, width=16, init=0, en=consts.one1), n=m.out('n', clk=clk, rst=rst, width=16, init=0, en=consts.one1), addr_a=m.out('addr_a', clk=clk, rst=rst, width=64, init=0, en=consts.one1), addr_b=m.out('addr_b', clk=clk, rst=rst, width=64, init=0, en=consts.one1), addr_c=m.out('addr_c', clk=clk, rst=rst, width=64, init=0, en=consts.one1))

def _make_uop_gen_state(m: Circuit, clk: Wire, rst: Wire, consts: Consts) -> UopGenState:
    """Create registers for uop generation state."""
    with m.scope('UOP_GEN_STATE'):
        return UopGenState(m_tile=m.out('m_tile', clk=clk, rst=rst, width=TILE_IDX_WIDTH, init=0, en=consts.one1), k_tile=m.out('k_tile', clk=clk, rst=rst, width=TILE_IDX_WIDTH, init=0, en=consts.one1), n_tile=m.out('n_tile', clk=clk, rst=rst, width=TILE_IDX_WIDTH, init=0, en=consts.one1), m_tiles=m.out('m_tiles', clk=clk, rst=rst, width=TILE_IDX_WIDTH, init=0, en=consts.one1), k_tiles=m.out('k_tiles', clk=clk, rst=rst, width=TILE_IDX_WIDTH, init=0, en=consts.one1), n_tiles=m.out('n_tiles', clk=clk, rst=rst, width=TILE_IDX_WIDTH, init=0, en=consts.one1), generating=m.out('generating', clk=clk, rst=rst, width=1, init=0, en=consts.one1), gen_done=m.out('gen_done', clk=clk, rst=rst, width=1, init=0, en=consts.one1))

@jit_inline
def build_matmul_decoder(m: Circuit, *, clk: Wire, rst: Wire, consts: Consts, start: Wire, inst_m: Wire, inst_k: Wire, inst_n: Wire, queue_full: Wire, reset_decoder: Wire) -> tuple[MatmulInst, UopGenState, Wire, Wire, Wire, Wire, Wire, Wire, Wire]:
    """Build MATMUL decoder and uop generator.

    Returns:
        (inst, gen_state, uop_valid, uop_l0a_idx, uop_l0b_idx, uop_acc_idx,
         uop_is_first, uop_is_last, gen_done)
    """
    c = m.const
    with m.scope('DECODER'):
        inst = _make_matmul_inst_regs(m, clk, rst, consts)
        gen_state = _make_uop_gen_state(m, clk, rst, consts)
        with m.scope('TILE_CALC'):
            tile_size = c(ARRAY_SIZE, width=16)
            tile_mask = c(ARRAY_SIZE - 1, width=16)
            tile_shift = (ARRAY_SIZE - 1).bit_length() - 1
            m_plus = inst_m + tile_mask
            m_tiles_calc = m_plus >> tile_shift
            k_plus = inst_k + tile_mask
            k_tiles_calc = k_plus >> tile_shift
            n_plus = inst_n + tile_mask
            n_tiles_calc = n_plus >> tile_shift
        with m.scope('LATCH'):
            inst.m.set(inst_m, when=start)
            inst.k.set(inst_k, when=start)
            inst.n.set(inst_n, when=start)
            gen_state.m_tiles.set(m_tiles_calc[0:TILE_IDX_WIDTH], when=start)
            gen_state.k_tiles.set(k_tiles_calc[0:TILE_IDX_WIDTH], when=start)
            gen_state.n_tiles.set(n_tiles_calc[0:TILE_IDX_WIDTH], when=start)
            gen_state.m_tile.set(c(0, width=TILE_IDX_WIDTH), when=start)
            gen_state.k_tile.set(c(0, width=TILE_IDX_WIDTH), when=start)
            gen_state.n_tile.set(c(0, width=TILE_IDX_WIDTH), when=start)
            gen_state.generating.set(consts.one1, when=start)
            gen_state.gen_done.set(consts.zero1, when=start)
        with m.scope('UOP_GEN'):
            generating = gen_state.generating.out()
            can_generate = generating & ~queue_full
            m_tile = gen_state.m_tile.out()
            k_tile = gen_state.k_tile.out()
            n_tile = gen_state.n_tile.out()
            m_tiles = gen_state.m_tiles.out()
            k_tiles = gen_state.k_tiles.out()
            n_tiles = gen_state.n_tiles.out()
            l0a_idx_full = m_tile * k_tiles + k_tile
            uop_l0a_idx = l0a_idx_full[0:L0_IDX_WIDTH]
            l0b_idx_full = k_tile * n_tiles + n_tile
            uop_l0b_idx = l0b_idx_full[0:L0_IDX_WIDTH]
            acc_idx_full = m_tile * n_tiles + n_tile
            uop_acc_idx = acc_idx_full[0:ACC_IDX_WIDTH]
            uop_is_first = k_tile == c(0, width=TILE_IDX_WIDTH)
            k_tiles_minus_1 = k_tiles - c(1, width=TILE_IDX_WIDTH)
            uop_is_last = k_tile == k_tiles_minus_1
            uop_valid = can_generate
            with m.scope('ADVANCE'):
                k_tile_next = k_tile + c(1, width=TILE_IDX_WIDTH)
                k_wrap = k_tile_next == k_tiles
                n_tile_next = n_tile + c(1, width=TILE_IDX_WIDTH)
                n_wrap = n_tile_next == n_tiles
                m_tile_next = m_tile + c(1, width=TILE_IDX_WIDTH)
                m_wrap = m_tile_next == m_tiles
                all_done = k_wrap & n_wrap & m_wrap
                new_k = c(0, width=TILE_IDX_WIDTH) if k_wrap else k_tile_next
                gen_state.k_tile.set(new_k, when=can_generate)
                new_n = c(0, width=TILE_IDX_WIDTH) if k_wrap & n_wrap else n_tile_next
                gen_state.n_tile.set(new_n, when=can_generate & k_wrap)
                gen_state.m_tile.set(m_tile_next, when=can_generate & k_wrap & n_wrap)
                gen_state.generating.set(consts.zero1, when=can_generate & all_done)
                gen_state.gen_done.set(consts.one1, when=can_generate & all_done)
        with m.scope('RESET'):
            gen_state.generating.set(consts.zero1, when=reset_decoder)
            gen_state.gen_done.set(consts.zero1, when=reset_decoder)
            gen_state.m_tile.set(c(0, width=TILE_IDX_WIDTH), when=reset_decoder)
            gen_state.k_tile.set(c(0, width=TILE_IDX_WIDTH), when=reset_decoder)
            gen_state.n_tile.set(c(0, width=TILE_IDX_WIDTH), when=reset_decoder)
        gen_done = gen_state.gen_done.out()
        return (inst, gen_state, uop_valid, uop_l0a_idx, uop_l0b_idx, uop_acc_idx, uop_is_first, uop_is_last, gen_done)
