/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [20:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [13:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [19:0] celloutsig_0_17z;
  wire [15:0] celloutsig_0_19z;
  wire [12:0] celloutsig_0_1z;
  wire [23:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_3z;
  wire [17:0] celloutsig_0_4z;
  wire [10:0] celloutsig_0_5z;
  wire [20:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [5:0] celloutsig_0_8z;
  reg [4:0] celloutsig_0_9z;
  reg [2:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [6:0] celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [3:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [8:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  reg [3:0] celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire [6:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[6] ? in_data[66] : in_data[22];
  assign celloutsig_1_7z = celloutsig_1_5z[2] ? celloutsig_1_1z : celloutsig_1_0z[2];
  assign celloutsig_0_22z = celloutsig_0_6z[7] ? in_data[13] : celloutsig_0_4z[5];
  assign celloutsig_1_3z = ~(celloutsig_1_1z | celloutsig_1_2z[0]);
  always_ff @(posedge clkin_data[128], negedge clkin_data[32])
    if (!clkin_data[32]) _00_ <= 21'h000000;
    else _00_ <= celloutsig_0_6z;
  assign celloutsig_1_12z = { celloutsig_1_2z[6:1], celloutsig_1_7z } / { 1'h1, celloutsig_1_6z[5:0] };
  assign celloutsig_0_6z = { celloutsig_0_4z[13:7], celloutsig_0_0z, celloutsig_0_1z } / { 1'h1, celloutsig_0_4z[8:7], celloutsig_0_4z };
  assign celloutsig_0_20z = { celloutsig_0_5z[9:1], 1'h0, celloutsig_0_12z } / { 1'h1, celloutsig_0_19z[6:5], celloutsig_0_6z };
  assign celloutsig_1_10z = { celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_5z } === { celloutsig_1_6z[4:1], celloutsig_1_3z, celloutsig_1_6z };
  assign celloutsig_0_24z = { _00_[12:11], celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_12z } === { celloutsig_0_19z[15:12], celloutsig_0_23z, celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_15z };
  assign celloutsig_1_8z = celloutsig_1_0z >= celloutsig_1_2z[3:1];
  assign celloutsig_1_18z = { celloutsig_1_17z[3:2], celloutsig_1_15z } >= { celloutsig_1_2z[7:6], celloutsig_1_8z };
  assign celloutsig_0_7z = celloutsig_0_4z[5:3] >= in_data[9:7];
  assign celloutsig_0_21z = celloutsig_0_19z[7:3] >= { in_data[77:74], celloutsig_0_16z };
  assign celloutsig_0_23z = { celloutsig_0_4z[10], celloutsig_0_21z, celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_16z } >= { celloutsig_0_19z[9:6], celloutsig_0_14z };
  assign celloutsig_0_3z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z } > { celloutsig_0_1z[10:9], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_1_9z = { in_data[190:189], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_7z } > { celloutsig_1_6z[3:0], celloutsig_1_3z, celloutsig_1_6z };
  assign celloutsig_1_14z = { celloutsig_1_6z[1], celloutsig_1_4z } > { celloutsig_1_12z[5:2], celloutsig_1_9z };
  assign celloutsig_1_15z = { celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_10z, celloutsig_1_3z } > { celloutsig_1_0z[2:1], celloutsig_1_5z, celloutsig_1_14z, celloutsig_1_7z, celloutsig_1_8z };
  assign celloutsig_0_26z = { celloutsig_0_4z[5:0], celloutsig_0_23z } > celloutsig_0_6z[11:5];
  assign celloutsig_1_16z = { celloutsig_1_12z[6:5], celloutsig_1_15z, celloutsig_1_1z, celloutsig_1_15z } && { celloutsig_1_5z[3:2], celloutsig_1_14z, celloutsig_1_7z, celloutsig_1_9z };
  assign celloutsig_0_14z = { celloutsig_0_8z, celloutsig_0_3z } && { celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_0z };
  assign celloutsig_1_17z = celloutsig_1_5z * celloutsig_1_2z[6:3];
  assign celloutsig_0_11z = { celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_7z } != { in_data[16], celloutsig_0_5z[10:1], 1'h0, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_2z };
  assign celloutsig_0_28z = { celloutsig_0_17z[11:7], celloutsig_0_26z, celloutsig_0_22z, celloutsig_0_26z, celloutsig_0_24z, celloutsig_0_0z } != celloutsig_0_12z[9:0];
  assign celloutsig_1_19z = celloutsig_1_8z & celloutsig_1_16z;
  assign celloutsig_0_10z = celloutsig_0_9z[1] & celloutsig_0_7z;
  assign celloutsig_0_2z = in_data[5] & celloutsig_0_0z;
  assign celloutsig_1_1z = | in_data[188:179];
  assign celloutsig_0_13z = | celloutsig_0_6z[17:9];
  assign celloutsig_0_15z = | { celloutsig_0_12z[3:1], celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_6z[17:9], celloutsig_0_0z };
  assign celloutsig_0_19z = in_data[22:7] >> { celloutsig_0_1z, celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_0z };
  assign celloutsig_1_6z = in_data[132:126] <<< { celloutsig_1_2z[3:0], celloutsig_1_0z };
  assign celloutsig_0_8z = { celloutsig_0_1z[11:7], celloutsig_0_2z } <<< { celloutsig_0_1z[6:2], celloutsig_0_7z };
  assign celloutsig_0_12z = in_data[70:57] <<< { celloutsig_0_4z[12:5], celloutsig_0_8z };
  assign celloutsig_0_17z = { celloutsig_0_6z[19:1], celloutsig_0_13z } - { in_data[9], celloutsig_0_16z, celloutsig_0_4z };
  assign celloutsig_1_2z = in_data[115:107] ~^ { in_data[161:154], celloutsig_1_1z };
  assign celloutsig_0_1z = in_data[55:43] ~^ { in_data[29:19], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_5z = { in_data[170:168], celloutsig_1_3z } ^ { in_data[121], celloutsig_1_0z };
  assign celloutsig_0_4z = { celloutsig_0_1z[3:1], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_3z } ^ { in_data[19:4], celloutsig_0_0z, celloutsig_0_0z };
  always_latch
    if (!clkin_data[96]) celloutsig_1_0z = 3'h0;
    else if (!clkin_data[0]) celloutsig_1_0z = in_data[151:149];
  always_latch
    if (!clkin_data[96]) celloutsig_1_4z = 4'h0;
    else if (clkin_data[0]) celloutsig_1_4z = { celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_1z };
  always_latch
    if (clkin_data[32]) celloutsig_0_9z = 5'h00;
    else if (celloutsig_1_18z) celloutsig_0_9z = celloutsig_0_8z[5:1];
  assign celloutsig_0_16z = ~((celloutsig_0_1z[3] & celloutsig_0_6z[7]) | (in_data[15] & celloutsig_0_12z[0]));
  assign celloutsig_0_30z = ~((celloutsig_0_11z & celloutsig_0_9z[0]) | (celloutsig_0_20z[0] & celloutsig_0_20z[22]));
  assign out_data[32] = ~ celloutsig_0_28z;
  assign { celloutsig_0_5z[1], celloutsig_0_5z[10:2] } = { celloutsig_0_2z, celloutsig_0_1z[7:0], celloutsig_0_0z } ^ { celloutsig_0_4z[6], celloutsig_0_4z[15:7] };
  assign { out_data[33], out_data[42:38], out_data[45], out_data[37], out_data[44], out_data[36], out_data[43], out_data[35:34] } = { celloutsig_0_5z[1], celloutsig_0_5z[10:5], celloutsig_0_5z[5:4], celloutsig_0_5z[4:3], celloutsig_0_5z[3:2] } ~^ { celloutsig_0_16z, celloutsig_0_19z[9:5], celloutsig_0_19z[12], celloutsig_0_19z[4], celloutsig_0_19z[11], celloutsig_0_19z[3], celloutsig_0_19z[10], celloutsig_0_19z[2], celloutsig_0_15z };
  assign celloutsig_0_5z[0] = 1'h0;
  assign { out_data[128], out_data[96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_30z };
endmodule
