$date
	Wed Sep 29 09:26:59 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb $end
$var wire 1 ! z_out $end
$var reg 1 " clock $end
$var reg 1 # reset $end
$var reg 1 $ x_in $end
$var integer 32 % idx [31:0] $end
$scope module DUT $end
$var wire 1 " clock $end
$var wire 1 # reset $end
$var wire 1 $ x_in $end
$var reg 3 & n_state [2:0] $end
$var reg 3 ' state [2:0] $end
$var reg 1 ! z_out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
b1 &
b0 %
0$
0#
0"
1!
$end
#5
b11 &
b1 '
1"
#10
0"
b1 %
#15
b101 &
0!
b11 '
1"
#20
0"
b10 %
#25
b0 &
b101 '
1"
#30
0"
b11 %
#35
b1 &
1!
b0 '
1"
#40
0"
b100 %
#45
b11 &
b1 '
1"
#50
0"
b101 %
#55
b101 &
0!
b11 '
1"
#60
0"
1#
b110 %
#65
b0 &
b0 '
1"
#70
b10 &
0"
b0 %
1$
0#
#75
b100 &
1!
b10 '
1"
#80
0"
b1 %
#85
b110 &
0!
b100 '
1"
#90
0"
b10 %
#95
b0 &
1!
b110 '
1"
#100
0"
b11 %
#105
b10 &
0!
b0 '
1"
#110
0"
b100 %
#115
b100 &
1!
b10 '
1"
#120
0"
b101 %
#125
b110 &
0!
b100 '
1"
#130
0"
b110 %
