$date
	Sat Oct 22 20:18:17 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#733849
b11010 !
1"
#733850
b11010 &
b11010 %
1$
#733851
0"
#733854
b1101 &
b1101 %
#733858
b101000 &
b101000 %
#733862
b10100 &
b10100 %
#733866
b1010 &
b1010 %
#733870
b101 &
b101 %
#733874
b10000 &
b10000 %
#733878
b1000 &
b1000 %
#733882
b100 &
b100 %
#733886
b10 &
b10 %
#733890
b1 &
b1 %
1#
#733894
b0 &
0#
b0 %
0$
#1684105
b10000 !
1"
#1684106
b10000 &
b10000 %
1$
#1684107
0"
#1684110
b1000 &
b1000 %
#1684114
b100 &
b100 %
#1684118
b10 &
b10 %
#1684122
b1 &
b1 %
1#
#1684126
b0 &
0#
b0 %
0$
#2681439
b10011 !
1"
#2681442
b10011 &
b10011 %
1$
#2681443
0"
#2681446
b111010 &
b111010 %
#2681450
b11101 &
b11101 %
#2681454
b1011000 &
b1011000 %
#2681458
b101100 &
b101100 %
#2681462
b10110 &
b10110 %
#2681466
b1011 &
b1011 %
#2681470
b100010 &
b100010 %
#2681474
b10001 &
b10001 %
#2681478
b110100 &
b110100 %
#2681482
b11010 &
b11010 %
#2681486
b1101 &
b1101 %
#2681490
b101000 &
b101000 %
#2681494
b10100 &
b10100 %
#2681498
b1010 &
b1010 %
#2681502
b101 &
b101 %
#2681506
b10000 &
b10000 %
#2681510
b1000 &
b1000 %
#2681514
b100 &
b100 %
#2681518
b10 &
b10 %
#2681522
b1 &
b1 %
1#
#2681526
b0 &
0#
b0 %
0$
#4500012
