Chronologic VCS simulator copyright 1991-2013
Contains Synopsys proprietary information.
Compiler version H-2013.06_Full64; Runtime version H-2013.06_Full64;  Aug  4 21:27 2016
ucli% run

             SystemC 2.3.0-ASI --- Jun  1 2015 16:14:33
        Copyright (c) 1996-2012 by all Contributors,
        ALL RIGHTS RESERVED

NOTE: Cadence Design Systems Hub Simulation Platform : version 15.21-p100

Info: (I804) /IEEE_Std_1666/deprecated: deprecated constructor: sc_time(uint64,bool)
Sink reading all expected values from the design.
Sink reading all expected values from the design.
Sink reading all expected values from the design.
There are 3 samples
IN tb, we got result = 484291644416
Latency for sample 0 is 4
IN tb, we got result = 415571905024
Latency for sample 1 is 8
IN tb, we got result = 555158344704
Finished reading all values
Latency for sample 2 is 12
Testbench sink thread read 3 values.
ucli% quit
           V C S   S i m u l a t i o n   R e p o r t 
Time: 150100 ps
CPU Time:      0.550 seconds;       Data structure size:   0.1Mb
Thu Aug  4 21:27:55 2016
