// This code was automatically generated by FPGA MGT Builder
// Timestamp: 2021-04-23 18:24:59.887
// User: madorsky
// FPGA MGT builder homepage: <link>

	wire [15:0] mgtxy [0:0][0:0]; // [quad][mgt]
	assign mgtxy[0][0] = 16'ha000;
