{
  "module_name": "hda_register.h",
  "hash_id": "68445ee234efc3c1ff502e1a2ce9dd74f4ee521958f070a574d1cd1295f05595",
  "original_prompt": "Ingested from linux-6.6.14/include/sound/hda_register.h",
  "human_readable_source": " \n \n\n#ifndef __SOUND_HDA_REGISTER_H\n#define __SOUND_HDA_REGISTER_H\n\n#include <linux/io.h>\n#include <sound/hdaudio.h>\n\n#define AZX_REG_GCAP\t\t\t0x00\n#define   AZX_GCAP_64OK\t\t(1 << 0)    \n#define   AZX_GCAP_NSDO\t\t(3 << 1)    \n#define   AZX_GCAP_BSS\t\t(31 << 3)   \n#define   AZX_GCAP_ISS\t\t(15 << 8)   \n#define   AZX_GCAP_OSS\t\t(15 << 12)  \n#define AZX_REG_VMIN\t\t\t0x02\n#define AZX_REG_VMAJ\t\t\t0x03\n#define AZX_REG_OUTPAY\t\t\t0x04\n#define AZX_REG_INPAY\t\t\t0x06\n#define AZX_REG_GCTL\t\t\t0x08\n#define   AZX_GCTL_RESET\t(1 << 0)    \n#define   AZX_GCTL_FCNTRL\t(1 << 1)    \n#define   AZX_GCTL_UNSOL\t(1 << 8)    \n#define AZX_REG_WAKEEN\t\t\t0x0c\n#define AZX_REG_STATESTS\t\t0x0e\n#define AZX_REG_GSTS\t\t\t0x10\n#define   AZX_GSTS_FSTS\t\t(1 << 1)    \n#define AZX_REG_GCAP2\t\t\t0x12\n#define AZX_REG_LLCH\t\t\t0x14\n#define AZX_REG_OUTSTRMPAY\t\t0x18\n#define AZX_REG_INSTRMPAY\t\t0x1A\n#define AZX_REG_INTCTL\t\t\t0x20\n#define AZX_REG_INTSTS\t\t\t0x24\n#define AZX_REG_WALLCLK\t\t\t0x30\t \n#define AZX_REG_OLD_SSYNC\t\t0x34\t \n#define AZX_REG_SSYNC\t\t\t0x38\n#define AZX_REG_CORBLBASE\t\t0x40\n#define AZX_REG_CORBUBASE\t\t0x44\n#define AZX_REG_CORBWP\t\t\t0x48\n#define AZX_REG_CORBRP\t\t\t0x4a\n#define   AZX_CORBRP_RST\t(1 << 15)   \n#define AZX_REG_CORBCTL\t\t\t0x4c\n#define   AZX_CORBCTL_RUN\t(1 << 1)    \n#define   AZX_CORBCTL_CMEIE\t(1 << 0)    \n#define AZX_REG_CORBSTS\t\t\t0x4d\n#define   AZX_CORBSTS_CMEI\t(1 << 0)    \n#define AZX_REG_CORBSIZE\t\t0x4e\n\n#define AZX_REG_RIRBLBASE\t\t0x50\n#define AZX_REG_RIRBUBASE\t\t0x54\n#define AZX_REG_RIRBWP\t\t\t0x58\n#define   AZX_RIRBWP_RST\t(1 << 15)   \n#define AZX_REG_RINTCNT\t\t\t0x5a\n#define AZX_REG_RIRBCTL\t\t\t0x5c\n#define   AZX_RBCTL_IRQ_EN\t(1 << 0)    \n#define   AZX_RBCTL_DMA_EN\t(1 << 1)    \n#define   AZX_RBCTL_OVERRUN_EN\t(1 << 2)    \n#define AZX_REG_RIRBSTS\t\t\t0x5d\n#define   AZX_RBSTS_IRQ\t\t(1 << 0)    \n#define   AZX_RBSTS_OVERRUN\t(1 << 2)    \n#define AZX_REG_RIRBSIZE\t\t0x5e\n\n#define AZX_REG_IC\t\t\t0x60\n#define AZX_REG_IR\t\t\t0x64\n#define AZX_REG_IRS\t\t\t0x68\n#define   AZX_IRS_VALID\t\t(1<<1)\n#define   AZX_IRS_BUSY\t\t(1<<0)\n\n#define AZX_REG_DPLBASE\t\t\t0x70\n#define AZX_REG_DPUBASE\t\t\t0x74\n#define   AZX_DPLBASE_ENABLE\t0x1\t \n\n \nenum { SDI0, SDI1, SDI2, SDI3, SDO0, SDO1, SDO2, SDO3 };\n\n \n#define AZX_REG_SD_CTL\t\t\t0x00\n#define AZX_REG_SD_CTL_3B\t\t0x02  \n#define AZX_REG_SD_STS\t\t\t0x03\n#define AZX_REG_SD_LPIB\t\t\t0x04\n#define AZX_REG_SD_CBL\t\t\t0x08\n#define AZX_REG_SD_LVI\t\t\t0x0c\n#define AZX_REG_SD_FIFOW\t\t0x0e\n#define AZX_REG_SD_FIFOSIZE\t\t0x10\n#define AZX_REG_SD_FORMAT\t\t0x12\n#define AZX_REG_SD_FIFOL\t\t0x14\n#define AZX_REG_SD_BDLPL\t\t0x18\n#define AZX_REG_SD_BDLPU\t\t0x1c\n\n \n#define AZX_REG_LLCH\t\t\t0x14\n\n#define AZX_REG_GTS_BASE\t\t0x520\n\n#define AZX_REG_GTSCC\t(AZX_REG_GTS_BASE + 0x00)\n#define AZX_REG_WALFCC\t(AZX_REG_GTS_BASE + 0x04)\n#define AZX_REG_TSCCL\t(AZX_REG_GTS_BASE + 0x08)\n#define AZX_REG_TSCCU\t(AZX_REG_GTS_BASE + 0x0C)\n#define AZX_REG_LLPFOC\t(AZX_REG_GTS_BASE + 0x14)\n#define AZX_REG_LLPCL\t(AZX_REG_GTS_BASE + 0x18)\n#define AZX_REG_LLPCU\t(AZX_REG_GTS_BASE + 0x1C)\n\n \n#define AZX_REG_HSW_EM4\t\t\t0x100c\n#define AZX_REG_HSW_EM5\t\t\t0x1010\n\n \n#define AZX_REG_VS_EM1\t\t\t0x1000\n#define AZX_REG_VS_INRC\t\t\t0x1004\n#define AZX_REG_VS_OUTRC\t\t0x1008\n#define AZX_REG_VS_FIFOTRK\t\t0x100C\n#define AZX_REG_VS_FIFOTRK2\t\t0x1010\n#define AZX_REG_VS_EM2\t\t\t0x1030\n#define AZX_REG_VS_EM3L\t\t\t0x1038\n#define AZX_REG_VS_EM3U\t\t\t0x103C\n#define AZX_REG_VS_EM4L\t\t\t0x1040\n#define AZX_REG_VS_EM4U\t\t\t0x1044\n#define AZX_REG_VS_LTRP\t\t\t0x1048\n#define AZX_REG_VS_D0I3C\t\t0x104A\n#define AZX_REG_VS_PCE\t\t\t0x104B\n#define AZX_REG_VS_L2MAGC\t\t0x1050\n#define AZX_REG_VS_L2LAHPT\t\t0x1054\n#define AZX_REG_VS_SDXDPIB_XBASE\t0x1084\n#define AZX_REG_VS_SDXDPIB_XINTERVAL\t0x20\n#define AZX_REG_VS_SDXEFIFOS_XBASE\t0x1094\n#define AZX_REG_VS_SDXEFIFOS_XINTERVAL\t0x20\n\n \n#define AZX_PCIREG_TCSEL\t\t0x44\n\n \n\n \n#define BDL_SIZE\t\t4096\n#define AZX_MAX_BDL_ENTRIES\t(BDL_SIZE / 16)\n#define AZX_MAX_FRAG\t\t32\n \n#define AZX_MAX_BUF_SIZE\t(4*1024*1024)\n\n \n#define RIRB_INT_RESPONSE\t0x01\n#define RIRB_INT_OVERRUN\t0x04\n#define RIRB_INT_MASK\t\t0x05\n\n \n#define STATESTS_INT_MASK\t((1 << HDA_MAX_CODECS) - 1)\n\n \n#define SD_CTL_STREAM_RESET\t0x01\t \n#define SD_CTL_DMA_START\t0x02\t \n#define SD_CTL_STRIPE\t\t(3 << 16)\t \n#define SD_CTL_TRAFFIC_PRIO\t(1 << 18)\t \n#define SD_CTL_DIR\t\t(1 << 19)\t \n#define SD_CTL_STREAM_TAG_MASK\t(0xf << 20)\n#define SD_CTL_STREAM_TAG_SHIFT\t20\n\n \n#define SD_INT_DESC_ERR\t\t0x10\t \n#define SD_INT_FIFO_ERR\t\t0x08\t \n#define SD_INT_COMPLETE\t\t0x04\t \n#define SD_INT_MASK\t\t(SD_INT_DESC_ERR|SD_INT_FIFO_ERR|\\\n\t\t\t\t SD_INT_COMPLETE)\n#define SD_CTL_STRIPE_MASK\t0x3\t \n\n \n#define SD_STS_FIFO_READY\t0x20\t \n\n \n#define AZX_INT_ALL_STREAM\t0xff\t    \n#define AZX_INT_CTRL_EN\t0x40000000  \n#define AZX_INT_GLOBAL_EN\t0x80000000  \n\n \n#define AZX_MAX_CORB_ENTRIES\t256\n#define AZX_MAX_RIRB_ENTRIES\t256\n\n \n#define AZX_REG_CAP_HDR\t\t\t0x0\n#define AZX_CAP_HDR_VER_OFF\t\t28\n#define AZX_CAP_HDR_VER_MASK\t\t(0xF << AZX_CAP_HDR_VER_OFF)\n#define AZX_CAP_HDR_ID_OFF\t\t16\n#define AZX_CAP_HDR_ID_MASK\t\t(0xFFF << AZX_CAP_HDR_ID_OFF)\n#define AZX_CAP_HDR_NXT_PTR_MASK\t0xFFFF\n\n \n#define AZX_SPB_CAP_ID\t\t\t0x4\n#define AZX_REG_SPB_BASE_ADDR\t\t0x700\n#define AZX_REG_SPB_SPBFCH\t\t0x00\n#define AZX_REG_SPB_SPBFCCTL\t\t0x04\n \n#define AZX_SPB_BASE\t\t\t0x08\n \n#define AZX_SPB_INTERVAL\t\t0x08\n \n#define AZX_SPB_SPIB\t\t\t0x00\n \n#define AZX_SPB_MAXFIFO\t\t\t0x04\n\n \n#define AZX_GTS_CAP_ID\t\t\t0x1\n#define AZX_REG_GTS_GTSCH\t\t0x00\n#define AZX_REG_GTS_GTSCD\t\t0x04\n#define AZX_REG_GTS_GTSCTLAC\t\t0x0C\n#define AZX_GTS_BASE\t\t\t0x20\n#define AZX_GTS_INTERVAL\t\t0x20\n\n \n#define AZX_PP_CAP_ID\t\t\t0x3\n#define AZX_REG_PP_PPCH\t\t\t0x10\n#define AZX_REG_PP_PPCTL\t\t0x04\n#define AZX_PPCTL_PIE\t\t\t(1<<31)\n#define AZX_PPCTL_GPROCEN\t\t(1<<30)\n \n#define AZX_PPCTL_PROCEN(_X_)\t\t(1<<(_X_))\n\n#define AZX_REG_PP_PPSTS\t\t0x08\n\n#define AZX_PPHC_BASE\t\t\t0x10\n#define AZX_PPHC_INTERVAL\t\t0x10\n\n#define AZX_REG_PPHCLLPL\t\t0x0\n#define AZX_REG_PPHCLLPU\t\t0x4\n#define AZX_REG_PPHCLDPL\t\t0x8\n#define AZX_REG_PPHCLDPU\t\t0xC\n\n#define AZX_PPLC_BASE\t\t\t0x10\n#define AZX_PPLC_MULTI\t\t\t0x10\n#define AZX_PPLC_INTERVAL\t\t0x10\n\n#define AZX_REG_PPLCCTL\t\t\t0x0\n#define AZX_PPLCCTL_STRM_BITS\t\t4\n#define AZX_PPLCCTL_STRM_SHIFT\t\t20\n#define AZX_REG_MASK(bit_num, offset) \\\n\t(((1 << (bit_num)) - 1) << (offset))\n#define AZX_PPLCCTL_STRM_MASK \\\n\tAZX_REG_MASK(AZX_PPLCCTL_STRM_BITS, AZX_PPLCCTL_STRM_SHIFT)\n#define AZX_PPLCCTL_RUN\t\t\t(1<<1)\n#define AZX_PPLCCTL_STRST\t\t(1<<0)\n\n#define AZX_REG_PPLCFMT\t\t\t0x4\n#define AZX_REG_PPLCLLPL\t\t0x8\n#define AZX_REG_PPLCLLPU\t\t0xC\n\n \n#define AZX_ML_CAP_ID\t\t\t0x2\n#define AZX_REG_ML_MLCH\t\t\t0x00\n#define AZX_REG_ML_MLCD\t\t\t0x04\n#define AZX_ML_BASE\t\t\t0x40\n#define AZX_ML_INTERVAL\t\t\t0x40\n\n \n#define AZX_REG_ML_LCAP\t\t\t0x00\n\n#define AZX_ML_HDA_LCAP_ALT\t\tBIT(28)\n#define AZX_ML_HDA_LCAP_ALT_HDA\t\t0x0\n#define AZX_ML_HDA_LCAP_ALT_HDA_EXT\t0x1\n\n#define AZX_ML_HDA_LCAP_INTC\t\tBIT(27)\t\t \n#define AZX_ML_HDA_LCAP_OFLS\t\tBIT(26)\t\t \n#define AZX_ML_HDA_LCAP_LSS\t\tBIT(23)\t\t \n#define AZX_ML_HDA_LCAP_SLCOUNT\t\tGENMASK(22, 20)\t \n\n#define AZX_REG_ML_LCTL\t\t\t0x04\n#define AZX_ML_LCTL_INTSTS\t\tBIT(31)\t\t \n#define AZX_ML_LCTL_CPA\t\t\tBIT(23)\n#define AZX_ML_LCTL_CPA_SHIFT\t\t23\n#define AZX_ML_LCTL_SPA\t\t\tBIT(16)\n#define AZX_ML_LCTL_SPA_SHIFT\t\t16\n#define AZX_ML_LCTL_INTEN\t\tBIT(5)\t\t \n#define AZX_ML_LCTL_OFLEN\t\tBIT(4)\t\t \n#define AZX_ML_LCTL_SCF\t\t\tGENMASK(3, 0)\t \n\n#define AZX_REG_ML_LOSIDV\t\t0x08\n\n \n#define AZX_ML_LOSIDV_STREAM_MASK\t0xFFFE\n\n#define AZX_REG_ML_LSDIID\t\t0x0C\n#define AZX_REG_ML_LSDIID_OFFSET(x)\t(0x0C + (x) * 0x02)\t \n\n \n#define AZX_REG_ML_LPSOO\t\t0x10\n#define AZX_REG_ML_LPSIO\t\t0x12\n#define AZX_REG_ML_LWALFC\t\t0x18\n#define AZX_REG_ML_LOUTPAY\t\t0x20\n#define AZX_REG_ML_LINPAY\t\t0x30\n\n \n#define AZX_REG_ML_LSYNC\t\t0x1C\n\n#define AZX_REG_ML_LSYNC_CMDSYNC\tBIT(24)\n#define AZX_REG_ML_LSYNC_CMDSYNC_SHIFT\t24\n#define AZX_REG_ML_LSYNC_SYNCGO\t\tBIT(23)\n#define AZX_REG_ML_LSYNC_SYNCPU\t\tBIT(20)\n#define AZX_REG_ML_LSYNC_SYNCPRD\tGENMASK(19, 0)\n\n#define AZX_REG_ML_LEPTR\t\t0x20\n\n#define AZX_REG_ML_LEPTR_ID\t\tGENMASK(31, 24)\n#define AZX_REG_ML_LEPTR_ID_SHIFT\t24\n#define AZX_REG_ML_LEPTR_ID_SDW\t\t0x00\n#define AZX_REG_ML_LEPTR_ID_INTEL_SSP\t0xC0\n#define AZX_REG_ML_LEPTR_ID_INTEL_DMIC  0xC1\n#define AZX_REG_ML_LEPTR_ID_INTEL_UAOL  0xC2\n#define AZX_REG_ML_LEPTR_VER\t\tGENMASK(23, 20)\n#define AZX_REG_ML_LEPTR_PTR\t\tGENMASK(19, 0)\n\n \n#define AZX_DRSM_CAP_ID\t\t\t0x5\n#define AZX_REG_DRSM_CTL\t\t0x4\n \n#define AZX_DRSM_BASE\t\t\t0x08\n \n#define AZX_DRSM_INTERVAL\t\t0x08\n\n \n#define GTSCC_TSCCD_MASK\t\t0x80000000\n#define GTSCC_TSCCD_SHIFT\t\tBIT(31)\n#define GTSCC_TSCCI_MASK\t\t0x20\n#define GTSCC_CDMAS_DMA_DIR_SHIFT\t4\n\n#define WALFCC_CIF_MASK\t\t\t0x1FF\n#define WALFCC_FN_SHIFT\t\t\t9\n#define HDA_CLK_CYCLES_PER_FRAME\t512\n\n \n#define HDA_MAX_CYCLE_VALUE\t\t499\n#define HDA_MAX_CYCLE_OFFSET\t\t10\n#define HDA_MAX_CYCLE_READ_RETRY\t10\n\n#define TSCCU_CCU_SHIFT\t\t\t32\n#define LLPC_CCU_SHIFT\t\t\t32\n\n\n \nstatic inline unsigned int\nsnd_hdac_stream_get_pos_lpib(struct hdac_stream *stream)\n{\n\treturn snd_hdac_stream_readl(stream, SD_LPIB);\n}\n\nstatic inline unsigned int\nsnd_hdac_stream_get_pos_posbuf(struct hdac_stream *stream)\n{\n\treturn le32_to_cpu(*stream->posbuf);\n}\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}