Checking out Encounter license ...
Virtuoso_Digital_Implem 9.1 license checkout succeeded.
	Maximum number of instance allowed (1 x 50000).
**ERROR: (ENCOAX-148):	Could not open shared library libfeoax22.so : liboaDesign.so: cannot open shared object file: No such file or directory

**ERROR: (ENCOAX-148):	OA features will be disabled in this session.


*******************************************************************
*   Copyright (c)  Cadence Design Systems, Inc.  1996 - 2010.     *
*                     All rights reserved.                        *
*                                                                 *
*                                                                 *
*                                                                 *
* This program contains confidential and trade secret information *
* of Cadence Design Systems, Inc. and is protected by copyright   *
* law and international treaties.  Any reproduction, use,         *
* distribution or disclosure of this program or any portion of it,*
* or any attempt to obtain a human-readable version of this       *
* program, without the express, prior written consent of          *
* Cadence Design Systems, Inc., is strictly prohibited.           *
*                                                                 *
*                 Cadence Design Systems, Inc.                    *
*                    2655 Seely Avenue                            *
*                   San Jose, CA 95134,  USA                      *
*                                                                 *
*                                                                 *
*******************************************************************

@(#)CDS: Encounter v09.14-s273_1 (32bit) 02/17/2011 18:35 (Linux 2.6)
@(#)CDS: NanoRoute v09.14-s029 NR110207-1105/USR65-UB (database version 2.30, 112.2.1) {superthreading v1.15}
@(#)CDS: CeltIC v09.14-s097_1 (32bit) 02/08/2011 02:24:38 (Linux 2.6.9-89.0.19.ELsmp)
@(#)CDS: AAE 09.14-s001 (32bit) 02/17/2011 (Linux 2.6.9-89.0.19.ELsmp)
@(#)CDS: CTE 09.14-s140_1 (32bit) Feb  8 2011 01:13:15 (Linux 2.6.9-89.0.19.ELsmp)
@(#)CDS: CPE v09.14-s001
--- Starting "Encounter v09.14-s273_1" on Tue Nov  8 22:01:15 2016 (mem=50.6M) ---
--- Running on coe-ee-cad45.sjsuad.sjsu.edu (x86_64 w/Linux 4.7.9-200.fc24.x86_64+debug) ---
This version was compiled on Thu Feb 17 18:35:02 PST 2011.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
<CMD> loadConfig ./encounter.conf
Reading config file - ./encounter.conf
**WARN: (ENCEXT-1085):	Option 'rda_Input(ui_res_scale)' used in configuration file './encounter.conf' is obsolete. The name will be converted into new format automatically if design is saved and then restored. Alternatively, update the configuration file to use names 'rda_Input(ui_preRoute_res)' and/or 'rda_Input(ui_postRoute_res)' for resistance scale factors to be used at preRoute/postRoute stages of the design . The obsolete name works in this release. But to avoid this warning and to ensure compatibility with future releases, update this option name.

Loading Lef file /home/010123386@SJSUAD.SJSU.EDU/Documents/new_lib/FreePDK45/osu_soc/lib/files/gscl45nm.lef...
**WARN: (ENCLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_POLY', 
Set DBUPerIGU to M2 pitch 380.
Initializing default via types and wire widths ...

Power Planner/ViaGen version 8.1.46 promoted on 02/17/2009.
viaInitial starts at Tue Nov  8 22:01:26 2016
viaInitial ends at Tue Nov  8 22:01:26 2016
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../queue_selection.v'
Inserting temporary buffers to remove assignment statements.

*** Memory Usage v0.159.2.9 (Current mem = 256.418M, initial mem = 50.625M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=256.4M) ***
Set top cell to queue_selection.
Reading common timing library '/home/010123386@SJSUAD.SJSU.EDU/Documents/new_lib/FreePDK45/osu_soc/lib/files/gscl45nm.tlf' ...
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AND2X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AND2X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AND2X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AND2X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'C' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'C' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'D' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'BUFX2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'BUFX4' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX4' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'CLKBUF1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
 read 31 cells in library 'gscl45nm' 
*** End library_loading (cpu=0.00min, mem=0.3M, fe_cpu=0.06min, fe_mem=256.7M) ***
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell queue_selection ...
*** Netlist is unique.
Set DBUPerIGU to techSite CoreSite width 760.
** info: there are 34 modules.
** info: there are 830 stdCell insts.

*** Memory Usage v0.159.2.9 (Current mem = 258.516M, initial mem = 50.625M) ***
*info - Done with setDoAssign with 3 assigns removed and 0 assigns could not be removed.
CTE reading timing constraint file '../queue_selection.sdc' ...
INFO (CTE): constraints read successfully
WARNING (CTE-25): Line: 8 of File ../queue_selection.sdc : Skipped unsupported command: set_units


*** Read timing constraints (cpu=0:00:00.0 mem=263.4M) ***
Total number of combinational cells: 25
Total number of sequential cells: 4
Total number of tristate cells: 2
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX4
Total number of usable buffers: 2
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INVX2 INVX1 INVX4 INVX8
Total number of usable inverters: 4
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: CLKBUF1 CLKBUF2 CLKBUF3
Total number of identified usable delay cells: 3
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
*info: set bottom ioPad orient R0
Horizontal Layer M1 offset = 190 (guessed)
Vertical Layer M2 offset = 190 (guessed)
Suggestion: specify LAYER OFFSET in LEF file
Reason: hard to extract LAYER OFFSET from standard cells
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF.
Set Input Pin Transition Delay as 120 ps.
PreRoute Cap Scale Factor :        1.00
PreRoute Res Scale Factor :        1.00
PostRoute Cap Scale Factor :       1.00
PostRoute Res Scale Factor :       1.00
PostRoute XCap Scale Factor :      1.00

PreRoute Clock Cap Scale Factor :  1.00	[Derived from postRoute_cap (effortLevel low)]
PreRoute Clock Res Scale Factor :  1.00	[Derived from postRoute_res (effortLevel low)]
PostRoute Clock Cap Scale Factor : 1.00	[Derived from postRoute_cap (effortLevel low)]
PostRoute Clock Res Scale Factor : 1.00	[Derived from postRoute_res (effortLevel low)]
**WARN: (ENCOPT-3465):	The buffer cells were automatically identified. The command setBufFootPrint is ignored. If you want to force the tool to honor this setting, you have to load a footprint file through the loadFootPrint command.
**WARN: (ENCOPT-3466):	The inverter cells were automatically identified. The command setInvFootPrint is ignored. If you want to force the tool to honor this setting, you have to load a footprint file through the loadFootPrint command.
**WARN: (ENCOPT-3467):	The delay cells were automatically identified. The command setDelayFootPrint is ignored. If you want to force the tool to honor this setting, you have to load a footprint file through the loadFootPrint command.
<CMD> floorPlan -r 1.0 0.6 20 20 20 20
Adjusting Core to Left to: 20.1400. Core to Bottom to: 20.1400.
Horizontal Layer M1 offset = 190 (guessed)
Vertical Layer M2 offset = 190 (guessed)
Suggestion: specify LAYER OFFSET in LEF file
Reason: hard to extract LAYER OFFSET from standard cells
<CMD> addRing -spacing_bottom 5 -width_left 5 -width_bottom 5 -width_top 5 -spacing_top 5 -layer_bottom metal5 -width_right 5 -around core -center 1 -layer_top metal5 -spacing_right 5 -spacing_left 5 -layer_right metal6 -layer_left metal6 -nets { gnd vdd }

The power planner created 8 wires.
<CMD_INTERNAL> amoebaPlace
**WARN: (ENCSP-9007):	The command 'amoebaPlace' is obsolete. It has been replaced by 'placeDesign'.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Extracting macro/IO cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting "NanoPlace(TM) placement v0.892.2.20 (mem=264.6M)" ...
Options: ignoreScan ignoreSpare pinGuide gpeffort=medium 
**WARN: (ENCSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored. 
Please first define the scan chains before using this option.
#std cell=830 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=1185 #term=2945 #term/net=2.49, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=466
stdCell: 830 single + 0 double + 0 multi
Total standard cell length = 0.8487 (mm), area = 0.0021 (mm^2)
Design contains fractional 20 cells.
Average module density = 0.603.
Density for the design = 0.603.
       = stdcell_area 2234 (2096 um^2) / alloc_area 3703 (3476 um^2).
Pin Density = 1.319.
            = total # of pins 2945 / total Instance area 2234.
Iteration  1: Total net bbox = 1.925e+04 (1.93e+04 0.00e+00)
              Est.  stn bbox = 1.954e+04 (1.95e+04 0.00e+00)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 264.6M
Iteration  2: Total net bbox = 2.576e+04 (2.72e+03 2.30e+04)
              Est.  stn bbox = 2.621e+04 (2.99e+03 2.32e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 264.6M
Iteration  3: Total net bbox = 2.464e+04 (9.99e+03 1.46e+04)
              Est.  stn bbox = 2.512e+04 (1.03e+04 1.48e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 264.6M
Iteration  4: Total net bbox = 2.226e+04 (6.79e+03 1.55e+04)
              Est.  stn bbox = 2.289e+04 (7.11e+03 1.58e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 264.6M
Iteration  5: Total net bbox = 2.279e+04 (1.09e+04 1.19e+04)
              Est.  stn bbox = 2.349e+04 (1.13e+04 1.22e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 264.6M
Iteration  6: Total net bbox = 2.242e+04 (1.08e+04 1.16e+04)
              Est.  stn bbox = 2.316e+04 (1.12e+04 1.19e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 264.6M
Iteration  7: Total net bbox = 2.244e+04 (1.12e+04 1.13e+04)
              Est.  stn bbox = 2.321e+04 (1.16e+04 1.16e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 264.6M
Iteration  8: Total net bbox = 2.162e+04 (9.35e+03 1.23e+04)
              Est.  stn bbox = 2.247e+04 (9.76e+03 1.27e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 264.6M
Iteration  9: Total net bbox = 2.160e+04 (9.44e+03 1.22e+04)
              Est.  stn bbox = 2.242e+04 (9.84e+03 1.26e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 264.6M
Iteration 10: Total net bbox = 2.199e+04 (9.82e+03 1.22e+04)
              Est.  stn bbox = 2.283e+04 (1.02e+04 1.26e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 264.6M
*** cost = 2.199e+04 (9.82e+03 1.22e+04) (cpu for global=0:00:00.2) real=0:00:00.0***
Design contains fractional 20 cells.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.0, Real Time = 0:00:00.0
move report: preRPlace moves 71 insts, mean move: 0.65 um, max move: 3.61 um
	max move on inst (qos/srv_cnt2_d_reg[5]): (23.56, 59.66) --> (24.70, 57.19)
Placement tweakage begins.
wire length = 2.234e+04 = 9.965e+03 H + 1.237e+04 V
wire length = 2.135e+04 = 9.227e+03 H + 1.212e+04 V
Placement tweakage ends.
move report: wireLenOpt moves 528 insts, mean move: 3.91 um, max move: 25.27 um
	max move on inst (U645): (43.32, 49.78) --> (58.71, 39.90)
move report: rPlace moves 137 insts, mean move: 0.28 um, max move: 2.85 um
	max move on inst (U726): (72.58, 39.90) --> (72.96, 37.43)
move report: overall moves 539 insts, mean move: 3.85 um, max move: 25.08 um
	max move on inst (U645): (43.32, 49.78) --> (58.52, 39.90)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        25.08 um
  inst (U645) with max move: (43.32, 49.78) -> (58.52, 39.9)
  mean    (X+Y) =         3.85 um
Total instances flipped for legalization: 138
Total instances moved : 539
*** cpu=0:00:00.0   mem=264.9M  mem(used)=0.3M***
Total net length = 2.147e+04 (9.232e+03 1.224e+04) (ext = 1.392e+04)
*** End of Placement (cpu=0:00:00.3, real=0:00:00.0, mem=264.9M) ***
Design contains fractional 20 cells.
default core: bins with density >  0.75 =    0 % ( 0 / 9 )
Starting IO pin assignment...
Completed IO pin assignment.
<CMD> sroute -noBlockPins -noPadRings
**WARN: (ENCSR-4053):	SRoute option "-noBlockPins" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
**WARN: (ENCSR-4053):	SRoute option "-noPadRings" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
*** Begin SPECIAL ROUTE on Tue Nov  8 22:01:26 2016 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/syn_ibloc/PnR_queuesel
SPECIAL ROUTE ran on machine: coe-ee-cad45.sjsuad.sjsu.edu (Linux 4.7.9-200.fc24.x86_64+debug x86_64 3.46Ghz)

Begin option processing ...
(from .sroute_15095.conf) srouteConnectPowerBump set to false
(from .sroute_15095.conf) routeSpecial set to true
(from .sroute_15095.conf) srouteConnectBlockPin set to false
(from .sroute_15095.conf) srouteFollowCorePinEnd set to 3
(from .sroute_15095.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_15095.conf) sroutePadPinAllPorts set to true
(from .sroute_15095.conf) sroutePreserveExistingRoutes set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 465.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 22 layers, 10 routing layers, 1 overlap layer
Read in 33 macros, 18 used
Read in 830 components
  830 core components: 0 unplaced, 830 placed, 0 fixed
Read in 466 physical pins
  466 physical pins: 0 unplaced, 466 placed, 0 fixed
Read in 463 nets
Read in 2 special nets, 2 routed
Read in 2126 terminals
Begin power routing ...
**WARN: (ENCSR-1256):	Net vdd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net vdd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
**WARN: (ENCSR-1256):	Net gnd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net gnd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 48
  Number of Followpin connections: 24
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 476.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 466 io pins ...
 Updating DB with 20 via definition ...

sroute post-processing starts at Tue Nov  8 22:01:27 2016
The viaGen is rebuilding shadow vias for net gnd.
sroute post-processing ends at Tue Nov  8 22:01:27 2016

sroute post-processing starts at Tue Nov  8 22:01:27 2016
The viaGen is rebuilding shadow vias for net vdd.
sroute post-processing ends at Tue Nov  8 22:01:27 2016
sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:1
sroute: Total Memory used = 1.93 megs
sroute: Total Peak Memory used = 266.82 megs
<CMD> trialRoute
*** Starting trialRoute (mem=266.8M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -noPinGuide

routingBox: (0 0) (203285 193900)
coreBox:    (40280 40280) (163285 153900)
Number of multi-gpin terms=20, multi-gpins=56, moved blk term=0/0

Phase 1a route (0:00:00.0 266.8M):
Est net length = 2.195e+04um = 8.475e+03H + 1.348e+04V
Usage: (9.9%H 14.4%V) = (9.122e+03um 1.843e+04um) = (7752 8206)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 267.8M):
Usage: (9.9%H 14.4%V) = (9.121e+03um 1.843e+04um) = (7751 8206)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 267.8M):
Usage: (9.9%H 14.3%V) = (9.120e+03um 1.840e+04um) = (7750 8195)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 267.8M):
Usage: (9.9%H 14.3%V) = (9.120e+03um 1.840e+04um) = (7750 8195)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 268.5M):
Usage: (9.9%H 14.3%V) = (9.120e+03um 1.840e+04um) = (7750 8195)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (9.9%H 14.3%V) = (9.120e+03um 1.840e+04um) = (7750 8195)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  3:	0	 0.00%	25	 0.66%
  4:	0	 0.00%	92	 2.43%
  5:	0	 0.00%	129	 3.41%
  6:	0	 0.00%	129	 3.41%
  7:	0	 0.00%	302	 7.99%
  8:	1	 0.03%	227	 6.01%
  9:	17	 0.45%	313	 8.28%
 10:	10	 0.26%	313	 8.28%
 11:	27	 0.71%	340	 8.99%
 12:	323	 8.54%	429	11.35%
 13:	499	13.20%	419	11.08%
 14:	46	 1.22%	201	 5.32%
 15:	208	 5.50%	136	 3.60%
 16:	63	 1.67%	85	 2.25%
 17:	203	 5.37%	28	 0.74%
 18:	519	13.73%	0	 0.00%
 19:	212	 5.61%	0	 0.00%
 20:	1652	43.70%	612	16.19%

Global route (cpu=0.0s real=0.0s 267.5M)
Phase 1l route (0:00:00.0 267.5M):


*** After '-updateRemainTrks' operation: 

Usage: (10.6%H 15.3%V) = (9.764e+03um 1.972e+04um) = (8314 8759)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	1	 0.03%
  1:	0	 0.00%	3	 0.08%
  2:	0	 0.00%	7	 0.19%
  3:	0	 0.00%	42	 1.11%
  4:	0	 0.00%	111	 2.94%
  5:	0	 0.00%	142	 3.76%
  6:	1	 0.03%	135	 3.57%
  7:	1	 0.03%	281	 7.43%
  8:	3	 0.08%	237	 6.27%
  9:	21	 0.56%	295	 7.80%
 10:	12	 0.32%	304	 8.04%
 11:	25	 0.66%	345	 9.13%
 12:	327	 8.65%	415	10.98%
 13:	513	13.57%	416	11.01%
 14:	55	 1.46%	197	 5.21%
 15:	212	 5.61%	132	 3.49%
 16:	62	 1.64%	79	 2.09%
 17:	193	 5.11%	26	 0.69%
 18:	536	14.18%	0	 0.00%
 19:	213	 5.63%	0	 0.00%
 20:	1606	42.49%	612	16.19%



*** Completed Phase 1 route (0:00:00.1 266.8M) ***


Total length: 2.329e+04um, number of vias: 5620
M1(H) length: 1.480e+02um, number of vias: 2469
M2(V) length: 8.873e+03um, number of vias: 2130
M3(H) length: 7.326e+03um, number of vias: 533
M4(V) length: 3.433e+03um, number of vias: 206
M5(H) length: 1.333e+03um, number of vias: 146
M6(V) length: 2.003e+03um, number of vias: 61
M7(H) length: 2.484e+01um, number of vias: 43
M8(V) length: 1.261e+02um, number of vias: 23
M9(H) length: 1.214e+01um, number of vias: 9
M10(V) length: 9.855e+00um
*** Completed Phase 2 route (0:00:00.0 266.8M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=266.8M) ***
Peak Memory Usage was 271.5M 
*** Finished trialRoute (cpu=0:00:00.1 mem=266.8M) ***

<CMD> buildTimingGraph
<CMD_INTERNAL> setCteReport
<CMD> report_timing -nworst  10 -net > timing.rep.1.placed
Extraction called for design 'queue_selection' of instances=830 and nets=1190 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design queue_selection.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 267.824M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 279.9M, InitMEM = 279.9M)
Number of Loop : 0
Start delay calculation (mem=279.852M)...
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M2_M1_via' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M3_M2_via' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M4_M3_via' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M5_M4_via' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M7_M6_via' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M6_M5_via' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M9_M8_via' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M8_M7_via' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M10_M9_via' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=283.859M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 283.9M) ***
<CMD> setOptMode -mediumEffort -fixDRC -addPortAsNeeded
**WARN: (ENCTCM-70):	Option "-fixDRC" for command setOptMode is obsolete and has been replaced by "-fixDrc true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-fixDrc true".
**WARN: (ENCTCM-70):	Option "-addPortAsNeeded" for command setOptMode is obsolete and has been replaced by "-addPortAsNeeded true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-addPortAsNeeded true".
<CMD> optDesign -preCTS -drv
*info: Enabling Trial Route flow for DRV Fixing.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 282.9M **
*** Change effort level medium to high ***
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=274.9M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=274.9M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.091  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   176   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    274 (274)     |   -0.035   |    274 (274)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.316%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 283.4M **
*** Starting optimizing excluded clock nets MEM= 283.4M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 283.4M) ***
*info: Start fixing DRV (Mem = 283.38M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -noSensitivity -backward -reduceBuffer -maxIter 2
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (283.4M)
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 5 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=283.4M) ***
*info: There are 2 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.603160
Start fixing design rules ... (0:00:00.0 283.6M)
Done fixing design rule (0:00:00.1 283.9M)

Summary:
4 buffers added on 4 nets (with 0 driver resized)

Density after buffering = 0.605320
Design contains fractional 20 cells.
default core: bins with density >  0.75 =    0 % ( 0 / 9 )
Design contains fractional 20 cells.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.0, Real Time = 0:00:00.0
move report: preRPlace moves 16 insts, mean move: 0.38 um, max move: 0.38 um
	max move on inst (FE_OFC3_n1075): (35.72, 52.25) --> (36.10, 52.25)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 16 insts, mean move: 0.38 um, max move: 0.38 um
	max move on inst (FE_OFC3_n1075): (35.72, 52.25) --> (36.10, 52.25)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.38 um
  inst (FE_OFC3_n1075) with max move: (35.72, 52.25) -> (36.1, 52.25)
  mean    (X+Y) =         0.38 um
Total instances moved : 16
*** cpu=0:00:00.0   mem=283.9M  mem(used)=0.0M***
*** Completed dpFixDRCViolation (0:00:00.2 283.9M)

*** Starting trialRoute (mem=283.9M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (203285 193900)
coreBox:    (40280 40280) (163285 153900)
Number of multi-gpin terms=21, multi-gpins=58, moved blk term=0/0

Phase 1a route (0:00:00.0 285.2M):
Est net length = 2.196e+04um = 8.487e+03H + 1.347e+04V
Usage: (9.9%H 14.4%V) = (9.135e+03um 1.844e+04um) = (7766 8210)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 286.5M):
Usage: (9.9%H 14.4%V) = (9.134e+03um 1.844e+04um) = (7765 8210)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 286.5M):
Usage: (9.9%H 14.4%V) = (9.133e+03um 1.841e+04um) = (7764 8199)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 286.5M):
Usage: (9.9%H 14.4%V) = (9.133e+03um 1.841e+04um) = (7764 8199)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 287.1M):
Usage: (9.9%H 14.4%V) = (9.133e+03um 1.841e+04um) = (7764 8199)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (9.9%H 14.4%V) = (9.133e+03um 1.841e+04um) = (7764 8199)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  3:	0	 0.00%	25	 0.66%
  4:	0	 0.00%	94	 2.49%
  5:	0	 0.00%	128	 3.39%
  6:	0	 0.00%	127	 3.36%
  7:	0	 0.00%	300	 7.94%
  8:	1	 0.03%	230	 6.08%
  9:	16	 0.42%	316	 8.36%
 10:	10	 0.26%	306	 8.10%
 11:	28	 0.74%	345	 9.13%
 12:	323	 8.54%	429	11.35%
 13:	499	13.20%	420	11.11%
 14:	48	 1.27%	201	 5.32%
 15:	207	 5.48%	134	 3.54%
 16:	60	 1.59%	85	 2.25%
 17:	204	 5.40%	28	 0.74%
 18:	516	13.65%	0	 0.00%
 19:	208	 5.50%	0	 0.00%
 20:	1660	43.92%	612	16.19%

Global route (cpu=0.0s real=0.0s 285.9M)
Phase 1l route (0:00:00.0 285.9M):


*** After '-updateRemainTrks' operation: 

Usage: (10.7%H 15.3%V) = (9.778e+03um 1.974e+04um) = (8329 8764)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  1:	0	 0.00%	4	 0.11%
  2:	0	 0.00%	5	 0.13%
  3:	0	 0.00%	44	 1.16%
  4:	0	 0.00%	112	 2.96%
  5:	0	 0.00%	145	 3.84%
  6:	1	 0.03%	129	 3.41%
  7:	1	 0.03%	284	 7.51%
  8:	3	 0.08%	234	 6.19%
  9:	20	 0.53%	300	 7.94%
 10:	12	 0.32%	299	 7.91%
 11:	27	 0.71%	346	 9.15%
 12:	326	 8.62%	418	11.06%
 13:	514	13.60%	416	11.01%
 14:	56	 1.48%	197	 5.21%
 15:	208	 5.50%	130	 3.44%
 16:	61	 1.61%	79	 2.09%
 17:	193	 5.11%	26	 0.69%
 18:	537	14.21%	0	 0.00%
 19:	220	 5.82%	0	 0.00%
 20:	1601	42.35%	612	16.19%



*** Completed Phase 1 route (0:00:00.1 283.9M) ***


Total length: 2.330e+04um, number of vias: 5635
M1(H) length: 1.485e+02um, number of vias: 2477
M2(V) length: 8.884e+03um, number of vias: 2133
M3(H) length: 7.340e+03um, number of vias: 541
M4(V) length: 3.458e+03um, number of vias: 204
M5(H) length: 1.325e+03um, number of vias: 144
M6(V) length: 1.970e+03um, number of vias: 61
M7(H) length: 2.568e+01um, number of vias: 43
M8(V) length: 1.261e+02um, number of vias: 23
M9(H) length: 1.214e+01um, number of vias: 9
M10(V) length: 9.855e+00um
*** Completed Phase 2 route (0:00:00.0 283.9M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=283.9M) ***
Peak Memory Usage was 289.9M 
*** Finished trialRoute (cpu=0:00:00.1 mem=283.9M) ***

Extraction called for design 'queue_selection' of instances=834 and nets=1194 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design queue_selection.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 283.938M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 283.9M, InitMEM = 283.9M)
Number of Loop : 0
Start delay calculation (mem=283.887M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=283.887M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 283.9M) ***
*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    272
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    274
*info:   Prev Max tran violations:   0
*info: Start fixing DRV iteration 2 ...
*** Starting dpFixDRCViolation (283.9M)
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 5 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=283.9M) ***
Start fixing design rules ... (0:00:00.0 283.9M)
Done fixing design rule (0:00:00.0 283.9M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.605320
*** Completed dpFixDRCViolation (0:00:00.0 283.9M)

*info: DRV Fixing Iteration 2.
*info: Remaining violations:
*info:   Max cap violations:    272
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    272
*info:   Prev Max tran violations:   0
*info: Start fixing DRV while maintaining existing placement ...
*** Starting dpFixDRCViolation (283.9M)
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 5 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=283.9M) ***
Start fixing design rules ... (0:00:00.0 283.9M)
Done fixing design rule (0:00:00.0 283.9M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.605320
*** Completed dpFixDRCViolation (0:00:00.0 283.9M)

*info: DRV Fixing Iteration 3.
*info: Remaining violations:
*info:   Max cap violations:    272
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    272
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:00:01, Mem = 283.88M).

------------------------------------------------------------
     Summary (cpu=0.01min real=0.02min mem=283.9M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.089  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   176   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    272 (272)     |   -0.012   |    272 (272)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.532%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 283.9M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 283.9M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.089  |  0.206  |  0.089  |  0.943  |  1.324  |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |   N/A   |
|          All Paths:|   176   |   27    |   54    |   121   |   122   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    272 (272)     |   -0.012   |    272 (272)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.532%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 284.1M **
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
*** Finished optDesign ***
<CMD_INTERNAL> initECO ./ipo1.txt
**ERROR: (ENCOPT-513):	'fixSetupViolation' is obsolete. Use the 'optDesign' command instead
<CMD_INTERNAL> endECO
<CMD> buildTimingGraph
<CMD_INTERNAL> setCteReport
<CMD> report_timing -nworst  10 -net > timing.rep.2.ipo1
<CMD> createClockTreeSpec -output encounter.cts -bufFootprint buf -invFootprint inv
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -output encounter.cts -bufFootprint buf -invFootprint inv 
**WARN: (ENCCK-7001):	Option '-bufFootprint' for command 'createClockTreeSpec' is obsolete. Use '-bufferList' option as an alternative. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future release, update your script to use '-bufferList'.
**WARN: (ENCCK-412):	-bufFootprint is ignored in createClockTreeSpec since in this release the buffer footprint name is automatically generated and provided to this command. If you want to specify a specific list of cells to be used by CTS, please use -bufferList option.
**WARN: (ENCCK-7001):	Option '-invFootprint' for command 'createClockTreeSpec' is obsolete. Use '-bufferList' option as an alternative. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future release, update your script to use '-bufferList'.
**WARN: (ENCCK-415):	-invFootprint is ignored in createClockTreeSpec while dbgGPSAutoCellFunction is set.
CTE Mode
New Clock Spec Generation is ON.
New CTE tracing is ON.
Handle Multi Mode on mixed active views: default_view_hold default_view_setup.
Total 1 clock roots are extracted.
createClockTreeSpec invoking cleanupSpecifyClockTree
Checking spec file integrity...

Reading clock tree spec file 'encounter.cts' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.208861(V=0.194667 H=0.223055) (ff/um) [0.00010443]
Est. Res                : 2.67857(V=1.78571 H=3.57143)(ohm/um) [0.00133929]
Est. Via Res            : 4(ohm) [8]
Est. Via Cap            : 0.0684459(ff)
M1(H) w=0.065(um) s=0.065(um) p=0.19(um) es=0.315(um) cap=0.219(ff/um) res=5.85(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.07(um) s=0.075(um) p=0.19(um) es=0.31(um) cap=0.222(ff/um) res=3.57(ohm/um) viaRes=4(ohm) viaCap=0.0790658(ff)
M3(H) w=0.07(um) s=0.07(um) p=0.19(um) es=0.31(um) cap=0.223(ff/um) res=3.57(ohm/um) viaRes=4(ohm) viaCap=0.0797668(ff)
M4(V) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0684459(ff)
M5(H) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0550314(ff)
M6(V) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0550314(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.855(um) es=1.31(um) cap=0.16(ff/um) res=0.625(ohm/um) viaRes=4(ohm) viaCap=0.0921863(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.855(um) es=1.31(um) cap=0.16(ff/um) res=0.625(ohm/um) viaRes=4(ohm) viaCap=0.129341(ff)
M9(H) w=0.8(um) s=0.8(um) p=1.71(um) es=2.62(um) cap=0.181(ff/um) res=0.262(ohm/um) viaRes=4(ohm) viaCap=0.210491(ff)
M10(V) w=0.8(um) s=0.8(um) p=1.71(um) es=2.62(um) cap=0.151(ff/um) res=0.262(ohm/um) viaRes=4(ohm) viaCap=0.268112(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.208861(V=0.194667 H=0.223055) (ff/um) [0.00010443]
Est. Res                : 2.67857(V=1.78571 H=3.57143)(ohm/um) [0.00133929]
Est. Via Res            : 4(ohm) [8]
Est. Via Cap            : 0.0684459(ff)
M1(H) w=0.065(um) s=0.065(um) p=0.19(um) es=0.315(um) cap=0.219(ff/um) res=5.85(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.07(um) s=0.075(um) p=0.19(um) es=0.31(um) cap=0.222(ff/um) res=3.57(ohm/um) viaRes=4(ohm) viaCap=0.0790658(ff)
M3(H) w=0.07(um) s=0.07(um) p=0.19(um) es=0.31(um) cap=0.223(ff/um) res=3.57(ohm/um) viaRes=4(ohm) viaCap=0.0797668(ff)
M4(V) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0684459(ff)
M5(H) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0550314(ff)
M6(V) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0550314(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.855(um) es=1.31(um) cap=0.16(ff/um) res=0.625(ohm/um) viaRes=4(ohm) viaCap=0.0921863(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.855(um) es=1.31(um) cap=0.16(ff/um) res=0.625(ohm/um) viaRes=4(ohm) viaCap=0.129341(ff)
M9(H) w=0.8(um) s=0.8(um) p=1.71(um) es=2.62(um) cap=0.181(ff/um) res=0.262(ohm/um) viaRes=4(ohm) viaCap=0.210491(ff)
M10(V) w=0.8(um) s=0.8(um) p=1.71(um) es=2.62(um) cap=0.151(ff/um) res=0.262(ohm/um) viaRes=4(ohm) viaCap=0.268112(ff)


****** AutoClockRootPin ******
AutoClockRootPin 1: clks.clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=289.5M) ***
*** End createClockTreeSpec (cpu=0:00:00.0, real=0:00:00.0, mem=289.5M) ***
<CMD> specifyClockTree -clkfile encounter.cts
Redoing specifyClockTree ...
Checking spec file integrity...
**WARN: (ENCCK-3217):	'specifyClockTree -clkfile' is obsolete. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use 'specifyClockTree -file'.

Reading clock tree spec file 'encounter.cts' ...

**WARN: (ENCCK-661):	Clock clks.clk has multiple definitions in the clock tree specification file.

****** AutoClockRootPin ******
AutoClockRootPin 1: clks.clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=289.7M) ***
<CMD> ckSynthesis -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers
Redoing specifyClockTree ...
Checking spec file integrity...


ckSynthesis Option :  -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers 
***** Allocate Placement Memory Finished (MEM: 290.316M)

Start to trace clock trees ...
*** Begin Tracer (mem=290.3M) ***
Tracing Clock clks.clk ...
*** End Tracer (mem=291.3M) ***
***** Allocate Obstruction Memory  Finished (MEM: 290.316M)

#############################################################################
#
# Pre-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check cell drive strength                         :          disabled
Check root input transition                       :          disabled
Check pin capacitance                             :          disabled
Check multiple path through MUX                   :          disabled
Check gating depth                                :          disabled
Check placement near clock pins                   :          disabled
Check route blockages over clock pins             :          disabled
Report FIXED, DontUse and DontTouch               :          disabled
clock gating checks                               :          disabled
MacroModel checks                                 :          disabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Pin capacitance check
   Threshold for MaxCap check                     :          90% of constraint (default)
2) Gating depth check
   Maximum gating depth                           :          10 levels (default)
3) Clock gating location check
   Allowed clock gate detour                      :          275.5(um) (default)
   Allowed clock gate sinks' BBOx overlap ratio   :          0.5 (default)
4) Macromodel check
   MacroModel max delay threshold                 :          0.9 (default)
   MacroModel max skew threshold                  :          0.9 (default)
   MacroModel variance step size                  :          100ps  (default)


****** Clock (clks.clk) Diagnostic check Parameters
Assumed driver input transition                   :          26.1(ps) (derived from INVX8)
Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
Root Input Transition                             :          [120(ps) 120(ps)]



#############################################################################
#
# Summary of Pre-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check cell drive strength                         :          0(disabled)
Check root input transition                       :          0(disabled)
Check pin capacitance                             :          0(disabled)
Check multiple path through MUX                   :          0(disabled)
Check gating depth                                :          0(disabled)
Check placement near clock pins                   :          0(disabled)
Check route blockages over clock pins             :          0(disabled)
Report FIXED, DontUse and DontTouch               :          0(disabled)
clock gating checks                               :          0(disabled)
MacroModel checks                                 :          0(disabled)


#############################################################################
#
# During-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          disabled
Check route layer follows preference              :          disabled
Check route follows guide                         :          disabled
clock gating checks                               :          disabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Route layer follows preference check
   Minimum preferred layer utilization            :          80% (default)
   Minimum length to check threshold              :          11.4(um) (default)
2) Route follows guide check
   Deviation in length from route guide           :          25% (default)
   Minimum length to check threshold              :          11.4(um) (default)
   Delay threshold                                :          10(ps) (default)
3) Saving intermediate database
   Save long-running subtrees time                :          0(min) (default)
   Maximum number of saved databases              :          1 (default)
4) Clock gating location check
   Allowed clock gate detour                      :          275.5(um) (default)


****** Clock (clks.clk) Diagnostic check Parameters
Assumed driver input transition                   :          26.1(ps) (derived from INVX8)
Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
Movement threshold                                :          2.423750(um) (derived 5% of MaxBuf strength)
Root Input Transition                             :          [120(ps) 120(ps)]



****** Clock Tree (clks.clk) Structure
Max. Skew           : 108(ps)
Max. Sink Transition: 200(ps)
Max. Buf Transition : 200(ps)
Max. Delay          : 10(ps)
Min. Delay          : 0(ps)
Buffer              : (INVX4) (INVX8) 
Nr. Subtrees                    : 1
Nr. Sinks                       : 27
Nr.          Rising  Sync Pins  : 27
Nr. Inverter Rising  Sync Pins  : 0
Nr.          Falling Sync Pins  : 0
Nr. Inverter Falling Sync Pins  : 0
***********************************************************
SubTree No: 0

Input_Pin:  (NULL)
Output_Pin: (clks.clk)
Output_Net: (clks.clk)   
**** CK_START: TopDown Tree Construction for clks.clk (27-leaf) (mem=290.3M)

Find 0 route_obs, 0 place_obs, 0 cut_obs  1 fence channel(s), 
 1 channel(s).
Total 3 topdown clustering. 
Trig. Edge Skew=3[62,65*] N27 B5 G1 A6(5.8) L[3,3] score=14209 cpu=0:00:00.0 mem=290M 

**** CK_END: TopDown Tree Construction for clks.clk (cpu=0:00:00.1, real=0:00:00.0, mem=290.3M)



**** CK_START: Update Database (mem=290.3M)
5 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=290.3M)
***** Start Refine Placement.....
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.0, Real Time = 0:00:00.0
move report: preRPlace moves 8 insts, mean move: 0.62 um, max move: 1.52 um
	max move on inst (qos/srv_cnt1_d_reg[6]): (20.14, 42.37) --> (21.66, 42.37)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 8 insts, mean move: 0.62 um, max move: 1.52 um
	max move on inst (qos/srv_cnt1_d_reg[6]): (20.14, 42.37) --> (21.66, 42.37)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         1.52 um
  inst (qos/srv_cnt1_d_reg[6]) with max move: (20.14, 42.37) -> (21.66, 42.37)
  mean    (X+Y) =         0.62 um
Total instances moved : 8
*** cpu=0:00:00.0   mem=282.8M  mem(used)=0.0M***
***** Refine Placement Finished (CPU Time: 0:00:00.1  MEM: 282.801M)

#
# Mode                : Setup
# Library Name        : gscl45nm
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.1
# Temperature         : 27
#
********** Clock clks.clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 27
Nr. of Buffer                  : 5
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): qos/srv_cnt1_d_reg[2]/CLK 64.9(ps)
Min trig. edge delay at sink(R): qos/srv_cnt2_d_reg[4]/CLK 62.5(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 62.5~64.9(ps)          0~10(ps)            
Fall Phase Delay               : 81.2~83.1(ps)          0~10(ps)            
Trig. Edge Skew                : 2.4(ps)                108(ps)             
Rise Skew                      : 2.4(ps)                
Fall Skew                      : 1.9(ps)                
Max. Rise Buffer Tran.         : 58.6(ps)               200(ps)             
Max. Fall Buffer Tran.         : 51.1(ps)               200(ps)             
Max. Rise Sink Tran.           : 33.5(ps)               200(ps)             
Max. Fall Sink Tran.           : 30.7(ps)               200(ps)             
Min. Rise Buffer Tran.         : 58.6(ps)               0(ps)               
Min. Fall Buffer Tran.         : 51.1(ps)               0(ps)               
Min. Rise Sink Tran.           : 30.6(ps)               0(ps)               
Min. Fall Sink Tran.           : 29.4(ps)               0(ps)               


Clock Analysis (CPU Time 0:00:00.0)



globalDetailRoute

#Start globalDetailRoute on Tue Nov  8 22:01:28 2016
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 282.00 (Mb)
#WARNING (NRDB-976) The step 0.280000 for preferred direction tracks is smaller than the pitch 0.285000 for LAYER metal4. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 0.280000 for preferred direction tracks is smaller than the pitch 0.285000 for LAYER metal6. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 0.840000 for preferred direction tracks is smaller than the pitch 0.855000 for LAYER metal8. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 1.680000 for preferred direction tracks is smaller than the pitch 1.710000 for LAYER metal10. This will cause routability problems for NanoRoute.
#NanoRoute Version v09.14-s029 NR110207-1105/USR65-UB
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#Auto generating G-grids with size=15 tracks, using layer metal2's pitch = 0.145.
#Using automatically generated G-grids.
#
#Data preparation is done on Tue Nov  8 22:01:28 2016
#
#Analyzing routing resource...
#Routing resource analysis is done on Tue Nov  8 22:01:28 2016
#
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H        2115      31.49%
#  Metal 2        V        2115       3.59%
#  Metal 3        H        2115       0.00%
#  Metal 4        V        2115       3.59%
#  Metal 5        H        2115      13.62%
#  Metal 6        V        2115      10.50%
#  Metal 7        H        2115       0.00%
#  Metal 8        V        2115       0.00%
#  Metal 9        H        2115       0.52%
#  Metal 10       V        2115       0.19%
#  ------------------------------------------
#  Total                  21150       6.35%
#
#  6 nets (0.50%) with 1 preferred extra spacing.
#
#
#Routing guide is on.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 297.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 298.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 298.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 298.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#   Metal 9      0(0.00%)   (0.00%)
#  Metal 10      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 6
#Total wire length = 183 um.
#Total half perimeter of net bounding box = 158 um.
#Total wire length on LAYER metal1 = 0 um.
#Total wire length on LAYER metal2 = 0 um.
#Total wire length on LAYER metal3 = 109 um.
#Total wire length on LAYER metal4 = 74 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 98
#Up-Via Summary (total 98):
#           
#-----------------------
#  Metal 1           35
#  Metal 2           35
#  Metal 3           28
#-----------------------
#                    98 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 2.00 (Mb)
#Total memory = 298.00 (Mb)
#Peak memory = 330.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
# ECO: 1.8% of the total area was rechecked for DRC, and 17.9% required routing.
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 304.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 304.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 6
#Total wire length = 201 um.
#Total half perimeter of net bounding box = 158 um.
#Total wire length on LAYER metal1 = 0 um.
#Total wire length on LAYER metal2 = 16 um.
#Total wire length on LAYER metal3 = 103 um.
#Total wire length on LAYER metal4 = 82 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 105
#Up-Via Summary (total 105):
#           
#-----------------------
#  Metal 1           37
#  Metal 2           33
#  Metal 3           35
#-----------------------
#                   105 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER metal1 = 0
#Total number of violations on LAYER metal2 = 0
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#Total number of violations on LAYER metal7 = 0
#Total number of violations on LAYER metal8 = 0
#Total number of violations on LAYER metal9 = 0
#Total number of violations on LAYER metal10 = 0
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (Mb)
#Total memory = 298.00 (Mb)
#Peak memory = 330.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 15.00 (Mb)
#Total memory = 297.00 (Mb)
#Peak memory = 330.00 (Mb)
#Number of warnings = 8
#Total number of warnings = 8
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Nov  8 22:01:29 2016
#
*** Look For Un-Routed Clock Tree Net ***

#
# Mode                : Setup
# Library Name        : gscl45nm
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.1
# Temperature         : 27
#
********** Clock clks.clk Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 27
Nr. of Buffer                  : 5
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): qos/srv_cnt1_d_reg[3]/CLK 66.5(ps)
Min trig. edge delay at sink(R): qos/srv_cnt0_d_reg[3]/CLK 62.9(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 62.9~66.5(ps)          0~10(ps)            
Fall Phase Delay               : 81.7~84.3(ps)          0~10(ps)            
Trig. Edge Skew                : 3.6(ps)                108(ps)             
Rise Skew                      : 3.6(ps)                
Fall Skew                      : 2.6(ps)                
Max. Rise Buffer Tran.         : 58.6(ps)               200(ps)             
Max. Fall Buffer Tran.         : 51.2(ps)               200(ps)             
Max. Rise Sink Tran.           : 35.2(ps)               200(ps)             
Max. Fall Sink Tran.           : 31.5(ps)               200(ps)             
Min. Rise Buffer Tran.         : 58.6(ps)               0(ps)               
Min. Fall Buffer Tran.         : 51.2(ps)               0(ps)               
Min. Rise Sink Tran.           : 30.6(ps)               0(ps)               
Min. Fall Sink Tran.           : 29.3(ps)               0(ps)               


Clock Analysis (CPU Time 0:00:00.0)


Optimizing clock tree 'clks.clk' ...

Calculating clk-route-only downstream delay for clock tree 'clks.clk' ...
*** Look For Reconvergent Clock Component ***
The clock tree clks.clk has no reconvergent cell.
*** Look For PreservePin And Optimized CrossOver Root Pin ***
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Non-Gated Clock Tree Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=297.2M) ***
*** Finished Clock Tree Skew Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=297.2M) ***

None of the clock tree buffers/gates are modified by the skew optimization.


*** None of the buffer chains at roots are modified by the fine-tune process.


#
# Mode                : Setup
# Library Name        : gscl45nm
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.1
# Temperature         : 27
#
********** Clock clks.clk Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 27
Nr. of Buffer                  : 5
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): qos/srv_cnt1_d_reg[3]/CLK 66.5(ps)
Min trig. edge delay at sink(R): qos/srv_cnt0_d_reg[3]/CLK 62.9(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 62.9~66.5(ps)          0~10(ps)            
Fall Phase Delay               : 81.7~84.3(ps)          0~10(ps)            
Trig. Edge Skew                : 3.6(ps)                108(ps)             
Rise Skew                      : 3.6(ps)                
Fall Skew                      : 2.6(ps)                
Max. Rise Buffer Tran.         : 58.6(ps)               200(ps)             
Max. Fall Buffer Tran.         : 51.2(ps)               200(ps)             
Max. Rise Sink Tran.           : 35.2(ps)               200(ps)             
Max. Fall Sink Tran.           : 31.5(ps)               200(ps)             
Min. Rise Buffer Tran.         : 58.6(ps)               0(ps)               
Min. Fall Buffer Tran.         : 51.2(ps)               0(ps)               
Min. Rise Sink Tran.           : 30.6(ps)               0(ps)               
Min. Fall Sink Tran.           : 29.3(ps)               0(ps)               


Clock clks.clk has been routed. Routing guide will not be generated.
Generating Clock Analysis Report report.ctsrpt ....
Generating Clock Routing Guide cts.rguide ....
Clock Analysis (CPU Time 0:00:00.0)



#############################################################################
#
# Summary of During-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          0(disabled)
Check route layer follows preference              :          0(disabled)
Check route follows guide                         :          0(disabled)
clock gating checks                               :          0(disabled)

*** End ckSynthesis (cpu=0:00:00.7, real=0:00:01.0, mem=296.9M) ***
<CMD> trialRoute -highEffort -guide cts.rguide
*** Starting trialRoute (mem=296.9M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -highEffort -handlePreroute -keepMarkedOptRoutes -guide cts.rguide -noPinGuide

Nr of prerouted/Fixed nets = 6
There are 6 nets with 1 extra space.
routingBox: (0 0) (203285 193900)
coreBox:    (40280 40280) (163285 153900)
There are 6 prerouted nets with extraSpace.

Phase 0 route (using Routing Guide) (0:00:00.0 297.9M):
Number of multi-gpin terms=21, multi-gpins=58, moved blk term=0/0

Phase 1a route (0:00:00.0 297.9M):
Est net length = 2.181e+04um = 8.410e+03H + 1.340e+04V
Usage: (10.3%H 14.8%V) = (9.446e+03um 1.908e+04um) = (8063 8469)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 297.9M):
Usage: (10.3%H 14.8%V) = (9.442e+03um 1.908e+04um) = (8059 8469)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 297.9M):
Usage: (10.3%H 14.8%V) = (9.441e+03um 1.905e+04um) = (8058 8458)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 297.9M):
Usage: (10.3%H 14.8%V) = (9.441e+03um 1.905e+04um) = (8058 8458)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 298.4M):
Usage: (10.3%H 14.8%V) = (9.441e+03um 1.905e+04um) = (8058 8458)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (10.3%H 14.8%V) = (9.441e+03um 1.905e+04um) = (8058 8458)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  1:	0	 0.00%	1	 0.03%
  3:	0	 0.00%	29	 0.77%
  4:	0	 0.00%	94	 2.49%
  5:	0	 0.00%	137	 3.62%
  6:	0	 0.00%	136	 3.60%
  7:	0	 0.00%	297	 7.86%
  8:	1	 0.03%	246	 6.51%
  9:	16	 0.42%	331	 8.76%
 10:	10	 0.26%	295	 7.80%
 11:	28	 0.74%	334	 8.84%
 12:	323	 8.54%	421	11.14%
 13:	499	13.20%	406	10.74%
 14:	48	 1.27%	196	 5.19%
 15:	208	 5.50%	135	 3.57%
 16:	62	 1.64%	83	 2.20%
 17:	207	 5.48%	27	 0.71%
 18:	521	13.78%	0	 0.00%
 19:	215	 5.69%	0	 0.00%
 20:	1642	43.44%	612	16.19%

Global route (cpu=0.0s real=0.0s 298.4M)
Phase 1l route (0:00:00.0 298.4M):
There are 6 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (11.0%H 15.8%V) = (1.008e+04um 2.035e+04um) = (8616 9014)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  1:	0	 0.00%	5	 0.13%
  2:	0	 0.00%	5	 0.13%
  3:	0	 0.00%	48	 1.27%
  4:	0	 0.00%	110	 2.91%
  5:	0	 0.00%	156	 4.13%
  6:	1	 0.03%	138	 3.65%
  7:	1	 0.03%	281	 7.43%
  8:	3	 0.08%	249	 6.59%
  9:	20	 0.53%	313	 8.28%
 10:	12	 0.32%	290	 7.67%
 11:	27	 0.71%	336	 8.89%
 12:	326	 8.62%	409	10.82%
 13:	514	13.60%	402	10.63%
 14:	56	 1.48%	193	 5.11%
 15:	209	 5.53%	131	 3.47%
 16:	63	 1.67%	77	 2.04%
 17:	196	 5.19%	25	 0.66%
 18:	542	14.34%	0	 0.00%
 19:	227	 6.01%	0	 0.00%
 20:	1583	41.88%	612	16.19%



*** Completed Phase 1 route (0:00:00.1 297.9M) ***


Total length: 2.333e+04um, number of vias: 5678
M1(H) length: 1.461e+02um, number of vias: 2487
M2(V) length: 8.880e+03um, number of vias: 2149
M3(H) length: 7.363e+03um, number of vias: 558
M4(V) length: 3.477e+03um, number of vias: 204
M5(H) length: 1.325e+03um, number of vias: 144
M6(V) length: 1.970e+03um, number of vias: 61
M7(H) length: 2.568e+01um, number of vias: 43
M8(V) length: 1.261e+02um, number of vias: 23
M9(H) length: 1.214e+01um, number of vias: 9
M10(V) length: 9.855e+00um
*** Completed Phase 2 route (0:00:00.0 297.9M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=297.9M) ***
Peak Memory Usage was 302.4M 
*** Finished trialRoute (cpu=0:00:00.1 mem=297.9M) ***

<CMD> extractRC
Extraction called for design 'queue_selection' of instances=839 and nets=1199 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design queue_selection.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 297.859M)
<CMD> reportClockTree -postRoute -localSkew -report skew.post_troute_local.ctsrpt
Redoing specifyClockTree ...
Checking spec file integrity...


reportClockTree Option :  -postRoute -localSkew -report skew.post_troute_local.ctsrpt 
*** Look For Reconvergent Clock Component ***
The clock tree clks.clk has no reconvergent cell.

Searching for sequentially adjacent registers for clock tree 'clks.clk' ...

Total number of adjacent register pair is 714.

#
# Mode                : Setup
# Library Name        : gscl45nm
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.1
# Temperature         : 27
#
********** Clock clks.clk Post-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 27
Nr. of Buffer                  : 5
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): qos/srv_cnt1_d_reg[2]/CLK 62.4(ps)
Min trig. edge delay at sink(R): qos/srv_cnt0_d_reg[2]/CLK 59.4(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 59.4~62.4(ps)          0~10(ps)            
Fall Phase Delay               : 78.9~81.1(ps)          0~10(ps)            
Trig. Edge Skew                : 3(ps)                  108(ps)             
Rise Skew                      : 3(ps)                  
Fall Skew                      : 2.2(ps)                
Max. Rise Buffer Tran.         : 57.5(ps)               200(ps)             
Max. Fall Buffer Tran.         : 50.5(ps)               200(ps)             
Max. Rise Sink Tran.           : 31(ps)                 200(ps)             
Max. Fall Sink Tran.           : 29.3(ps)               200(ps)             
Min. Rise Buffer Tran.         : 57.5(ps)               0(ps)               
Min. Fall Buffer Tran.         : 50.5(ps)               0(ps)               
Min. Rise Sink Tran.           : 27.4(ps)               0(ps)               
Min. Fall Sink Tran.           : 27.6(ps)               0(ps)               


**** Local Skew Report ****
Total number of adjacent register pair : 714                    

Max. Local Skew                : 3(ps)                  
  qos/srv_cnt1_d_reg[2]/CLK(R)->
  qos/srv_cnt0_d_reg[3]/CLK(R)


Generating Clock Analysis Report skew.post_troute_local.ctsrpt ....
Clock Analysis (CPU Time 0:00:00.0)


*** End reportClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=308.4M) ***
<CMD> reportClockTree -postRoute -report report.post_troute.ctsrpt
Redoing specifyClockTree ...
Checking spec file integrity...


reportClockTree Option :  -postRoute -report report.post_troute.ctsrpt 
*** Look For Reconvergent Clock Component ***
The clock tree clks.clk has no reconvergent cell.

#
# Mode                : Setup
# Library Name        : gscl45nm
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.1
# Temperature         : 27
#
********** Clock clks.clk Post-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 27
Nr. of Buffer                  : 5
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): qos/srv_cnt1_d_reg[2]/CLK 62.4(ps)
Min trig. edge delay at sink(R): qos/srv_cnt0_d_reg[2]/CLK 59.4(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 59.4~62.4(ps)          0~10(ps)            
Fall Phase Delay               : 78.9~81.1(ps)          0~10(ps)            
Trig. Edge Skew                : 3(ps)                  108(ps)             
Rise Skew                      : 3(ps)                  
Fall Skew                      : 2.2(ps)                
Max. Rise Buffer Tran.         : 57.5(ps)               200(ps)             
Max. Fall Buffer Tran.         : 50.5(ps)               200(ps)             
Max. Rise Sink Tran.           : 31(ps)                 200(ps)             
Max. Fall Sink Tran.           : 29.3(ps)               200(ps)             
Min. Rise Buffer Tran.         : 57.5(ps)               0(ps)               
Min. Fall Buffer Tran.         : 50.5(ps)               0(ps)               
Min. Rise Sink Tran.           : 27.4(ps)               0(ps)               
Min. Fall Sink Tran.           : 27.6(ps)               0(ps)               


Generating Clock Analysis Report report.post_troute.ctsrpt ....
Clock Analysis (CPU Time 0:00:00.0)


*** End reportClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=308.4M) ***
<CMD> setAnalysisMode -setup -async -skew -autoDetectClockTree
**WARN: (ENCTCM-70):	Option "-setup" for command setAnalysisMode is obsolete and has been replaced by "-checkType setup". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType setup".
**WARN: (ENCTCM-70):	Option "-async" for command setAnalysisMode is obsolete and has been replaced by "-asyncChecks async". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-asyncChecks async".
**WARN: (ENCTCM-70):	Option "-skew" for command setAnalysisMode is obsolete and has been replaced by "-skew true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-skew true".
**WARN: (ENCTCM-70):	Option "-autoDetectClockTree" for command setAnalysisMode is obsolete and has been replaced by "-clockPropagation autoDetectClockTree". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-clockPropagation autoDetectClockTree".
**WARN: (ENCSYC-1870):	setAnalysisMode -clockPropagation autoDetectClockTree not supported in CTE timing mode, mapping it to setAnalysisMode -clockPropagation sdcControl
{DETAILMESSAGE}<CMD> buildTimingGraph
<CMD_INTERNAL> setCteReport
<CMD> report_timing -nworst  10 -net > timing.rep.3.cts
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 309.4M, InitMEM = 309.4M)
Number of Loop : 0
Start delay calculation (mem=309.387M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=309.387M 0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 309.4M) ***
<CMD> setOptMode -highEffort -fixDrc -addPortAsNeeded -incrTrialRoute -restruct -topomap
**WARN: (ENCTCM-70):	Option "-fixDrc" for command setOptMode is obsolete and has been replaced by "-fixDrc true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-fixDrc true".
**WARN: (ENCTCM-70):	Option "-addPortAsNeeded" for command setOptMode is obsolete and has been replaced by "-addPortAsNeeded true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-addPortAsNeeded true".
**WARN: (ENCTCM-70):	Option "-restruct" for command setOptMode is obsolete and has been replaced by "-restruct true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-restruct true".
**WARN: (ENCTCM-70):	Option "-topomap" for command setOptMode is obsolete and has been replaced by "-topoMap true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-topoMap true".
**WARN: (ENCTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD> optDesign -postCTS -drv
*info: Enabling Trial Route flow for DRV Fixing.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 308.4M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0; extra slack 0.1
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=308.4M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=308.4M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.176  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   176   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    272 (272)     |   -0.012   |    272 (272)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.851%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 308.4M **
*** Starting optimizing excluded clock nets MEM= 308.4M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 308.4M) ***
*** Starting optimizing excluded clock nets MEM= 308.4M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 308.4M) ***
*info: Start fixing DRV (Mem = 308.38M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -noSensitivity -backward -reduceBuffer -maxIter 2
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (308.4M)
*info: 6 clock nets excluded
*info: 2 special nets excluded.
*info: 5 no-driver nets excluded.
*info: 6 nets with fixed/cover wires excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=308.4M) ***
*info: There are 2 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.608508
Start fixing design rules ... (0:00:00.0 308.4M)
Done fixing design rule (0:00:00.0 308.4M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.608508
*** Completed dpFixDRCViolation (0:00:00.0 308.4M)

*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    272
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    272
*info:   Prev Max tran violations:   0
*info: early stop due to unchanged DRVs
*info: Start fixing DRV while maintaining existing placement ...
*** Starting dpFixDRCViolation (308.4M)
*info: 6 clock nets excluded
*info: 2 special nets excluded.
*info: 5 no-driver nets excluded.
*info: 6 nets with fixed/cover wires excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=308.4M) ***
Start fixing design rules ... (0:00:00.0 308.4M)
Done fixing design rule (0:00:00.0 308.4M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.608508
*** Completed dpFixDRCViolation (0:00:00.0 308.4M)

*info: DRV Fixing Iteration 2.
*info: Remaining violations:
*info:   Max cap violations:    272
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    272
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:00:00, Mem = 308.38M).

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=308.4M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.176  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   176   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    272 (272)     |   -0.012   |    272 (272)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.851%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 308.4M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 308.4M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.176  |  0.247  |  0.176  |  0.899  |  1.328  |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |   N/A   |
|          All Paths:|   176   |   27    |   54    |   121   |   122   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    272 (272)     |   -0.012   |    272 (272)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.851%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 308.4M **
*** Finished optDesign ***
<CMD_INTERNAL> initECO ipo2.txt
<CMD> setExtractRCMode -default -assumeMetFill
**WARN: (ENCEXT-1086):	Option '-default' is obsolete. Use '-engine preRoute' to set extraction engine. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
<CMD> extractRC
Extraction called for design 'queue_selection' of instances=839 and nets=1199 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design queue_selection.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 309.387M)
**ERROR: (ENCOPT-513):	'fixSetupViolation' is obsolete. Use the 'optDesign' command instead
<CMD> setExtractRCMode -detail -assumeMetFill
**WARN: (ENCEXT-1082):	Option '-detail' is obsolete. Use '-engine postRoute [-effortLevel low]' to set extraction engine, which is based on recommended convention '-engine postRoute [-effortLevel <low|medium|high|signoff>]'. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
**WARN: (ENCEXT-3410):	Option -assumeMetalFill is recommended only in default extraction mode. It will use the basic cap table instead of extnded cap table in detail or TQRC/IQRC mode.
<CMD> extractRC
Extraction called for design 'queue_selection' of instances=839 and nets=1199 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design queue_selection.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.065
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 0.6
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 1
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./queue_selection_nsVTlH_15095.rcdb.d  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M4 is not specified, it will use  0.600 microns.
  Layer M4        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M5 is not specified, it will use  0.600 microns.
  Layer M5        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M6 is not specified, it will use  0.600 microns.
  Layer M6        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M7 is not specified, it will use  0.600 microns.
  Layer M7        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M8 is not specified, it will use  0.600 microns.
  Layer M8        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M9 is not specified, it will use  0.600 microns.
  Layer M9        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M10 is not specified, it will use  0.600 microns.
  Layer M10        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 300.9M)
Creating parasitic data file './queue_selection_nsVTlH_15095.rcdb.d/header.seq' for storing RC.
Extracted 10.0262% (CPU Time= 0:00:00.0  MEM= 303.9M)
Extracted 20.0262% (CPU Time= 0:00:00.0  MEM= 303.9M)
Extracted 30.0262% (CPU Time= 0:00:00.0  MEM= 303.9M)
Extracted 40.0262% (CPU Time= 0:00:00.0  MEM= 303.9M)
Extracted 50.0262% (CPU Time= 0:00:00.0  MEM= 303.9M)
Extracted 60.0262% (CPU Time= 0:00:00.0  MEM= 303.9M)
Extracted 70.0262% (CPU Time= 0:00:00.0  MEM= 303.9M)
Extracted 80.0262% (CPU Time= 0:00:00.0  MEM= 303.9M)
Extracted 90.0262% (CPU Time= 0:00:00.0  MEM= 303.9M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 303.9M)
Nr. Extracted Resistors     : 13308
Nr. Extracted Ground Cap.   : 14502
Nr. Extracted Coupling Cap. : 29068
Opening parasitic data file './queue_selection_nsVTlH_15095.rcdb.d/header.seq' for reading.
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 302.9M)
Creating parasitic data file './queue_selection_nsVTlH_15095.rcdb_Filter.rcdb.d/header.seq' for storing RC.
Closing parasitic data file './queue_selection_nsVTlH_15095.rcdb.d/header.seq'. 1194 times net's RC data read were performed.
Opening parasitic data file './queue_selection_nsVTlH_15095.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 300.867M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 309.4M, InitMEM = 309.4M)
Number of Loop : 0
Start delay calculation (mem=309.387M)...
delayCal using detail RC...
Opening parasitic data file './queue_selection_nsVTlH_15095.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.0  MEM= 311.4M)
Closing parasitic data file './queue_selection_nsVTlH_15095.rcdb.d/header.seq'. 1194 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=309.387M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 309.4M) ***
<CMD_INTERNAL> endECO
<CMD_INTERNAL> cleanupECO
<CMD> buildTimingGraph
<CMD_INTERNAL> setCteReport
<CMD> report_timing -nworst  10 -net > timing.rep.4.ipo2
<CMD> addFiller -cell FILL -prefix FILL -fillBoundary
Design contains fractional 20 cells.
*INFO: Adding fillers to top-module.
*INFO:   Added 1324 filler insts (cell FILL / prefix FILL).
*INFO: Total 1324 filler insts added - prefix FILL (CPU: 0:00:00.0).
*** Applied 2 GNC rules (cpu = 0:00:00.0)
*INFO: Checking for DRC violations on added fillers.
*INFO: Iteration 0-#1, Found 0 DRC violation  (real: 0:00:00.0).
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
*** Applied 2 GNC rules (cpu = 0:00:00.0)
*INFO: End DRC Checks. (real: 0:00:00.0 ).
<CMD> globalNetConnect vdd -type tiehi
<CMD> globalNetConnect vdd -type net -net 1'b1
**ERROR: (ENCDB-1225):	Cannot find net '1'b1' in the design.
<CMD> globalNetConnect vdd -type pgpin -pin vdd -override
<CMD> globalNetConnect gnd -type tielo
<CMD> globalNetConnect gnd -type net -net 1'b0
**ERROR: (ENCDB-1225):	Cannot find net '1'b0' in the design.
<CMD> globalNetConnect gnd -type pgpin -pin gnd -override
<CMD> globalDetailRoute

globalDetailRoute

#Start globalDetailRoute on Tue Nov  8 22:01:30 2016
#
#WARNING (NRDB-976) The step 0.280000 for preferred direction tracks is smaller than the pitch 0.285000 for LAYER metal4. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 0.280000 for preferred direction tracks is smaller than the pitch 0.285000 for LAYER metal6. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 0.840000 for preferred direction tracks is smaller than the pitch 0.855000 for LAYER metal8. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 1.680000 for preferred direction tracks is smaller than the pitch 1.710000 for LAYER metal10. This will cause routability problems for NanoRoute.
#NanoRoute Version v09.14-s029 NR110207-1105/USR65-UB
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Tue Nov  8 22:01:30 2016
#
#Analyzing routing resource...
#Routing resource analysis is done on Tue Nov  8 22:01:30 2016
#
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H        2115      31.49%
#  Metal 2        V        2115       3.59%
#  Metal 3        H        2115       0.00%
#  Metal 4        V        2115       3.59%
#  Metal 5        H        2115      13.62%
#  Metal 6        V        2115      10.50%
#  Metal 7        H        2115       0.00%
#  Metal 8        V        2115       0.00%
#  Metal 9        H        2115       0.52%
#  Metal 10       V        2115       0.19%
#  ------------------------------------------
#  Total                  21150       6.35%
#
#  6 nets (0.50%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 313.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 313.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 313.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 313.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#   Metal 9      0(0.00%)   (0.00%)
#  Metal 10      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 6
#Total wire length = 21914 um.
#Total half perimeter of net bounding box = 22962 um.
#Total wire length on LAYER metal1 = 13 um.
#Total wire length on LAYER metal2 = 7613 um.
#Total wire length on LAYER metal3 = 5798 um.
#Total wire length on LAYER metal4 = 3465 um.
#Total wire length on LAYER metal5 = 1846 um.
#Total wire length on LAYER metal6 = 1544 um.
#Total wire length on LAYER metal7 = 510 um.
#Total wire length on LAYER metal8 = 550 um.
#Total wire length on LAYER metal9 = 277 um.
#Total wire length on LAYER metal10 = 296 um.
#Total number of vias = 4907
#Up-Via Summary (total 4907):
#           
#-----------------------
#  Metal 1         2338
#  Metal 2         1659
#  Metal 3          467
#  Metal 4          196
#  Metal 5          112
#  Metal 6           61
#  Metal 7           41
#  Metal 8           24
#  Metal 9            9
#-----------------------
#                  4907 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (Mb)
#Total memory = 313.00 (Mb)
#Peak memory = 330.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
#    number of violations = 135
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 320.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 320.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 6
#Total wire length = 22897 um.
#Total half perimeter of net bounding box = 22962 um.
#Total wire length on LAYER metal1 = 435 um.
#Total wire length on LAYER metal2 = 7592 um.
#Total wire length on LAYER metal3 = 5697 um.
#Total wire length on LAYER metal4 = 4125 um.
#Total wire length on LAYER metal5 = 2012 um.
#Total wire length on LAYER metal6 = 1588 um.
#Total wire length on LAYER metal7 = 418 um.
#Total wire length on LAYER metal8 = 516 um.
#Total wire length on LAYER metal9 = 227 um.
#Total wire length on LAYER metal10 = 288 um.
#Total number of vias = 6703
#Up-Via Summary (total 6703):
#           
#-----------------------
#  Metal 1         2630
#  Metal 2         2489
#  Metal 3         1007
#  Metal 4          293
#  Metal 5          146
#  Metal 6           63
#  Metal 7           41
#  Metal 8           25
#  Metal 9            9
#-----------------------
#                  6703 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER metal1 = 0
#Total number of violations on LAYER metal2 = 0
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#Total number of violations on LAYER metal7 = 0
#Total number of violations on LAYER metal8 = 0
#Total number of violations on LAYER metal9 = 0
#Total number of violations on LAYER metal10 = 0
#detailRoute Statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 0.00 (Mb)
#Total memory = 313.00 (Mb)
#Peak memory = 350.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = -9.00 (Mb)
#Total memory = 304.00 (Mb)
#Peak memory = 350.00 (Mb)
#Number of warnings = 8
#Total number of warnings = 16
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Nov  8 22:01:34 2016
#
<CMD> optDesign -postRoute -drv
Disable merging buffers from different footprints for postRoute code for non-MSV designs
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 304.9M **
#Created 34 library cell signatures
#Created 1199 NETS and 0 SPECIALNETS signatures
#Created 2164 instance signatures
Design contains fractional 20 cells.
Begin checking placement ... (start mem=313.9M, init mem=313.9M)
*info: Placed = 2131
*info: Unplaced = 0
Placement Density:96.61%(3357/3475)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=313.9M)
setExtractRCMode -coupled false
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0.0
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
Deleting the dont_use list
Extraction called for design 'queue_selection' of instances=2163 and nets=1199 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design queue_selection.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.065
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 0.6
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 1
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./queue_selection_nsVTlH_15095.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M4 is not specified, it will use  0.600 microns.
  Layer M4        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M5 is not specified, it will use  0.600 microns.
  Layer M5        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M6 is not specified, it will use  0.600 microns.
  Layer M6        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M7 is not specified, it will use  0.600 microns.
  Layer M7        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M8 is not specified, it will use  0.600 microns.
  Layer M8        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M9 is not specified, it will use  0.600 microns.
  Layer M9        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M10 is not specified, it will use  0.600 microns.
  Layer M10        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 312.9M)
Creating parasitic data file './queue_selection_nsVTlH_15095.rcdb.d/header.seq' for storing RC.
Extracted 10.0187% (CPU Time= 0:00:00.0  MEM= 315.0M)
Extracted 20.025% (CPU Time= 0:00:00.0  MEM= 315.0M)
Extracted 30.0187% (CPU Time= 0:00:00.0  MEM= 315.0M)
Extracted 40.025% (CPU Time= 0:00:00.0  MEM= 315.0M)
Extracted 50.0187% (CPU Time= 0:00:00.0  MEM= 315.0M)
Extracted 60.025% (CPU Time= 0:00:00.0  MEM= 315.0M)
Extracted 70.0187% (CPU Time= 0:00:00.0  MEM= 315.0M)
Extracted 80.025% (CPU Time= 0:00:00.1  MEM= 315.0M)
Extracted 90.0187% (CPU Time= 0:00:00.1  MEM= 315.0M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 315.0M)
Nr. Extracted Resistors     : 14642
Nr. Extracted Ground Cap.   : 15823
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './queue_selection_nsVTlH_15095.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 312.945M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 321.5M, InitMEM = 321.5M)
Number of Loop : 0
Start delay calculation (mem=321.465M)...
delayCal using detail RC...
Opening parasitic data file './queue_selection_nsVTlH_15095.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.0  MEM= 323.5M)
Closing parasitic data file './queue_selection_nsVTlH_15095.rcdb.d/header.seq'. 1194 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=321.465M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 321.5M) ***
-holdSdfFile {}                            # string, default=""
-holdSdfScript {}                          # string, default="", private

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.091  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   176   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    272 (272)     |   -0.018   |    272 (272)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 96.610%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 321.5M **
*info: Start fixing DRV (Mem = 321.46M) ...
*info: Options = -postRoute -maxCap -maxTran -noMaxFanout -noSensitivity -backward -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (321.5M)
*info: 6 clock nets excluded
*info: 2 special nets excluded.
*info: 5 no-driver nets excluded.
*info: 6 nets with fixed/cover wires excluded.
*info: There are 2 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.966104
Start fixing design rules ... (0:00:00.0 321.5M)
Done fixing design rule (0:00:00.0 321.5M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.966104 (> 0.950000); stop prematurally!
*** Completed dpFixDRCViolation (0:00:00.0 321.5M)

*info:
*info: Completed fixing DRV (CPU Time = 0:00:00, Mem = 321.46M).

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=321.5M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.091  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   176   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    272 (272)     |   -0.018   |    272 (272)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 96.610%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 321.5M **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false
-routeWithSiDriven false                 # bool, default=false
-drouteStartIteration 0                  # int, default=0, user setting
-drouteStartIteration 0                  # int, default=0

globalDetailRoute

#Start globalDetailRoute on Tue Nov  8 22:01:34 2016
#
#WARNING (NRDB-976) The step 0.280000 for preferred direction tracks is smaller than the pitch 0.285000 for LAYER metal4. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 0.280000 for preferred direction tracks is smaller than the pitch 0.285000 for LAYER metal6. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 0.840000 for preferred direction tracks is smaller than the pitch 0.855000 for LAYER metal8. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 1.680000 for preferred direction tracks is smaller than the pitch 1.710000 for LAYER metal10. This will cause routability problems for NanoRoute.
#NanoRoute Version v09.14-s029 NR110207-1105/USR65-UB
#Loading the last recorded routing design signature
#Created 51 NETS and 0 SPECIALNETS new signatures
#No placement changes detected since last routing
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#51 routed nets are extracted.
#1144 routed nets are imported.
#4 routed nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 1199.
#WARNING (NRGR-22) Design is already detail routed.
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 8.00 (Mb)
#Total memory = 329.00 (Mb)
#Peak memory = 350.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 334.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 334.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 6
#Total wire length = 22897 um.
#Total half perimeter of net bounding box = 22962 um.
#Total wire length on LAYER metal1 = 435 um.
#Total wire length on LAYER metal2 = 7592 um.
#Total wire length on LAYER metal3 = 5697 um.
#Total wire length on LAYER metal4 = 4125 um.
#Total wire length on LAYER metal5 = 2012 um.
#Total wire length on LAYER metal6 = 1588 um.
#Total wire length on LAYER metal7 = 418 um.
#Total wire length on LAYER metal8 = 516 um.
#Total wire length on LAYER metal9 = 227 um.
#Total wire length on LAYER metal10 = 288 um.
#Total number of vias = 6703
#Up-Via Summary (total 6703):
#           
#-----------------------
#  Metal 1         2630
#  Metal 2         2489
#  Metal 3         1007
#  Metal 4          293
#  Metal 5          146
#  Metal 6           63
#  Metal 7           41
#  Metal 8           25
#  Metal 9            9
#-----------------------
#                  6703 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER metal1 = 0
#Total number of violations on LAYER metal2 = 0
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#Total number of violations on LAYER metal7 = 0
#Total number of violations on LAYER metal8 = 0
#Total number of violations on LAYER metal9 = 0
#Total number of violations on LAYER metal10 = 0
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (Mb)
#Total memory = 329.00 (Mb)
#Peak memory = 350.00 (Mb)
#Updating routing design signature
#Created 34 library cell signatures
#Created 1199 NETS and 0 SPECIALNETS signatures
#Created 2164 instance signatures
#
#globalDetailRoute statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 7.00 (Mb)
#Total memory = 328.00 (Mb)
#Peak memory = 350.00 (Mb)
#Number of warnings = 9
#Total number of warnings = 25
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Nov  8 22:01:35 2016
#
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 328.9M **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false
-routeWithSiDriven false                 # bool, default=false
-drouteStartIteration 0                  # int, default=0, user setting
Extraction called for design 'queue_selection' of instances=2163 and nets=1199 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design queue_selection.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.065
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 0.6
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 1
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./queue_selection_nsVTlH_15095.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M4 is not specified, it will use  0.600 microns.
  Layer M4        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M5 is not specified, it will use  0.600 microns.
  Layer M5        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M6 is not specified, it will use  0.600 microns.
  Layer M6        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M7 is not specified, it will use  0.600 microns.
  Layer M7        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M8 is not specified, it will use  0.600 microns.
  Layer M8        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M9 is not specified, it will use  0.600 microns.
  Layer M9        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M10 is not specified, it will use  0.600 microns.
  Layer M10        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 328.9M)
Creating parasitic data file './queue_selection_nsVTlH_15095.rcdb.d/header.seq' for storing RC.
Extracted 10.0187% (CPU Time= 0:00:00.0  MEM= 331.0M)
Extracted 20.025% (CPU Time= 0:00:00.0  MEM= 331.0M)
Extracted 30.0187% (CPU Time= 0:00:00.0  MEM= 331.0M)
Extracted 40.025% (CPU Time= 0:00:00.0  MEM= 331.0M)
Extracted 50.0187% (CPU Time= 0:00:00.0  MEM= 331.0M)
Extracted 60.025% (CPU Time= 0:00:00.0  MEM= 331.0M)
Extracted 70.0187% (CPU Time= 0:00:00.0  MEM= 331.0M)
Extracted 80.025% (CPU Time= 0:00:00.0  MEM= 331.0M)
Extracted 90.0187% (CPU Time= 0:00:00.1  MEM= 331.0M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 331.0M)
Nr. Extracted Resistors     : 14642
Nr. Extracted Ground Cap.   : 15823
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './queue_selection_nsVTlH_15095.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 328.945M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 337.5M, InitMEM = 337.5M)
Number of Loop : 0
Start delay calculation (mem=337.465M)...
delayCal using detail RC...
Opening parasitic data file './queue_selection_nsVTlH_15095.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.0  MEM= 339.5M)
Closing parasitic data file './queue_selection_nsVTlH_15095.rcdb.d/header.seq'. 1194 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=337.465M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 337.5M) ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 337.5M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.091  |  0.108  |  0.091  |  0.733  |  1.294  |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |   N/A   |
|          All Paths:|   176   |   27    |   54    |   121   |   122   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    272 (272)     |   -0.018   |    272 (272)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 96.610%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 337.5M **
*** Finished optDesign ***
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
<CMD> setExtractRCMode -detail -noReduce
**WARN: (ENCEXT-1082):	Option '-detail' is obsolete. Use '-engine postRoute [-effortLevel low]' to set extraction engine, which is based on recommended convention '-engine postRoute [-effortLevel <low|medium|high|signoff>]'. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
**WARN: (ENCEXT-3400):	Option '-noReduce' is obsolete. Use option '-reduce 0.0' instead.
<CMD> extractRC
Extraction called for design 'queue_selection' of instances=2163 and nets=1199 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design queue_selection.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.065
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 0.6
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 1
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./queue_selection_nsVTlH_15095.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M4 is not specified, it will use  0.600 microns.
  Layer M4        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M5 is not specified, it will use  0.600 microns.
  Layer M5        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M6 is not specified, it will use  0.600 microns.
  Layer M6        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M7 is not specified, it will use  0.600 microns.
  Layer M7        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M8 is not specified, it will use  0.600 microns.
  Layer M8        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M9 is not specified, it will use  0.600 microns.
  Layer M9        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M10 is not specified, it will use  0.600 microns.
  Layer M10        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 337.5M)
Creating parasitic data file './queue_selection_nsVTlH_15095.rcdb.d/header.seq' for storing RC.
Extracted 10.0187% (CPU Time= 0:00:00.0  MEM= 339.5M)
Extracted 20.025% (CPU Time= 0:00:00.0  MEM= 339.5M)
Extracted 30.0187% (CPU Time= 0:00:00.0  MEM= 339.5M)
Extracted 40.025% (CPU Time= 0:00:00.0  MEM= 339.5M)
Extracted 50.0187% (CPU Time= 0:00:00.0  MEM= 339.5M)
Extracted 60.025% (CPU Time= 0:00:00.0  MEM= 339.5M)
Extracted 70.0187% (CPU Time= 0:00:00.0  MEM= 339.5M)
Extracted 80.025% (CPU Time= 0:00:00.0  MEM= 339.5M)
Extracted 90.0187% (CPU Time= 0:00:00.1  MEM= 339.5M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 339.5M)
Nr. Extracted Resistors     : 14642
Nr. Extracted Ground Cap.   : 15823
Nr. Extracted Coupling Cap. : 32852
Opening parasitic data file './queue_selection_nsVTlH_15095.rcdb.d/header.seq' for reading.
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 339.5M)
Creating parasitic data file './queue_selection_nsVTlH_15095.rcdb_Filter.rcdb.d/header.seq' for storing RC.
Closing parasitic data file './queue_selection_nsVTlH_15095.rcdb.d/header.seq'. 1194 times net's RC data read were performed.
Opening parasitic data file './queue_selection_nsVTlH_15095.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 337.465M)
<CMD> buildTimingGraph
<CMD_INTERNAL> setCteReport
<CMD> report_timing -nworst  10 -net > timing.rep.5.final
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 337.5M, InitMEM = 337.5M)
Number of Loop : 0
Start delay calculation (mem=337.465M)...
delayCal using detail RC...
Opening parasitic data file './queue_selection_nsVTlH_15095.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.0  MEM= 339.5M)
Closing parasitic data file './queue_selection_nsVTlH_15095.rcdb.d/header.seq'. 1194 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=337.465M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 337.5M) ***
<CMD> streamOut final.gds2 -mapFile gds2_encounter.map -stripes 1 -units 1000 -mode ALL
Usage: streamOut                <gdsFileName> 
                                [-mapFile <mapFileName>] 
                                [-libName <libName>] 
                                [-noStructureName | -structureName <structureName>] 
                                [-units {100|200|1000|2000|10000|20000}] 
                                [-mode {ALL|FILLONLY|NOFILL|NOINSTANCES}] 
                                [-offset x y] 
                                [-outputMacros] 
                                [-dieAreaAsBoundary] 
                                [-stripes <number>] 
                                [-merge {list of external Stream files}] 
                                [-uniquifyCellNames] 
                                [-reportFile <fileName>] 
                                [-attachInstanceName <attrNumber>] 
                                [-attachNetName <attrNumber>]

ERROR: Incorrect usage for command "streamOut"
**ERROR: (ENCOGDS-2):	Cannot open 'gds2_encounter.map'
<CMD> loadConfig ./encounter.conf
**WARN: (ENCSYT-3033):	Cannot loadConfig after commitConfig.  This command is skipped.
<CMD> floorPlan -r 1.0 0.6 20 20 20 20
Adjusting Core to Left to: 20.1400. Core to Bottom to: 20.1400.
Horizontal Layer M1 offset = 190 (guessed)
Vertical Layer M2 offset = 190 (guessed)
Suggestion: specify LAYER OFFSET in LEF file
Reason: hard to extract LAYER OFFSET from standard cells
Flip instance FECTS_clks_clk___L1_I0 to match row orient.
Flip instance qos/queue_gnt_d_reg[2] to match row orient.
Flip instance qos/srv_cnt2_d_reg[0] to match row orient.
Flip instance qos/srv_cnt2_d_reg[1] to match row orient.
Flip instance qos/srv_cnt2_d_reg[5] to match row orient.
Flip instance qos/srv_cnt1_d_reg[2] to match row orient.
Flip instance qos/srv_cnt1_d_reg[3] to match row orient.
Flip instance qos/srv_cnt1_d_reg[6] to match row orient.
Flip instance qos/srv_cnt1_d_reg[7] to match row orient.
Flip instance qos/queue_gnt_d_reg[0] to match row orient.
Flip instance qos/srv_cnt0_d_reg[1] to match row orient.
Flip instance qos/srv_cnt0_d_reg[2] to match row orient.
Flip instance qos/srv_cnt0_d_reg[3] to match row orient.
Flip instance qos/srv_cnt0_d_reg[4] to match row orient.
Flip instance qos/srv_cnt0_d_reg[5] to match row orient.
Flip instance qos/srv_cnt0_d_reg[7] to match row orient.
**WARN: (ENCFP-317):	After resize, ROUTED pre-routed wires will be removed and FIXED pre-routed wires will be retained.
<CMD> addRing -spacing_bottom 5 -width_left 5 -width_bottom 5 -width_top 5 -spacing_top 5 -layer_bottom metal5 -width_right 5 -around core -center 1 -layer_top metal5 -spacing_right 5 -spacing_left 5 -layer_right metal6 -layer_left metal6 -nets { gnd vdd }

The power planner created 8 wires.
<CMD_INTERNAL> amoebaPlace
**WARN: (ENCSP-9007):	The command 'amoebaPlace' is obsolete. It has been replaced by 'placeDesign'.
*** Starting "NanoPlace(TM) placement v0.892.2.20 (mem=337.5M)" ...
Options: ignoreScan ignoreSpare pinGuide gpeffort=medium 
**WARN: (ENCSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored. 
Please first define the scan chains before using this option.
#std cell=2163 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=1194 #term=2963 #term/net=2.48, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=466
stdCell: 2163 single + 0 double + 0 multi
Total standard cell length = 1.3593 (mm), area = 0.0034 (mm^2)
Design contains fractional 20 cells.
Average module density = 0.610.
Density for the design = 0.610.
       = stdcell_area 3577 (3357 um^2) / alloc_area 5864 (5504 um^2).
Pin Density = 0.828.
            = total # of pins 2963 / total Instance area 3577.
Identified 1324 spare or floating instances, with no clusters.
Iteration  1: Total net bbox = 2.659e+04 (9.54e+03 1.71e+04)
              Est.  stn bbox = 2.704e+04 (9.91e+03 1.71e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 337.5M
Iteration  2: Total net bbox = 2.986e+04 (9.54e+03 2.03e+04)
              Est.  stn bbox = 3.043e+04 (9.91e+03 2.05e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 337.5M
Iteration  3: Total net bbox = 2.450e+04 (8.37e+03 1.61e+04)
              Est.  stn bbox = 2.522e+04 (8.72e+03 1.65e+04)
              cpu = 0:00:00.0 real = 0:00:01.0 mem = 337.5M
Iteration  4: Total net bbox = 2.416e+04 (8.61e+03 1.55e+04)
              Est.  stn bbox = 2.506e+04 (9.07e+03 1.60e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 337.5M
Iteration  5: Total net bbox = 2.470e+04 (9.16e+03 1.55e+04)
              Est.  stn bbox = 2.564e+04 (9.64e+03 1.60e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 337.5M
Iteration  6: Total net bbox = 2.536e+04 (9.16e+03 1.62e+04)
              Est.  stn bbox = 2.637e+04 (9.64e+03 1.67e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 337.5M
Iteration  7: Total net bbox = 2.544e+04 (9.23e+03 1.62e+04)
              Est.  stn bbox = 2.648e+04 (9.75e+03 1.67e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 337.5M
Iteration  8: Total net bbox = 2.547e+04 (9.23e+03 1.62e+04)
              Est.  stn bbox = 2.654e+04 (9.75e+03 1.68e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 337.5M
Iteration  9: Total net bbox = 2.544e+04 (9.20e+03 1.62e+04)
              Est.  stn bbox = 2.652e+04 (9.73e+03 1.68e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 337.5M
Iteration 10: Total net bbox = 2.568e+04 (9.20e+03 1.65e+04)
              Est.  stn bbox = 2.676e+04 (9.73e+03 1.70e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 337.5M
Iteration 11: Total net bbox = 2.454e+04 (8.75e+03 1.58e+04)
              Est.  stn bbox = 2.560e+04 (9.26e+03 1.63e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 337.5M
*** cost = 2.454e+04 (8.75e+03 1.58e+04) (cpu for global=0:00:00.3) real=0:00:01.0***
Design contains fractional 20 cells.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, post-route mode.
Finished Phase I. CPU Time = 0:00:00.1, Real Time = 0:00:00.0
move report: preRPlace moves 121 insts, mean move: 0.70 um, max move: 2.47 um
	max move on inst (U1039): (20.14, 52.25) --> (20.14, 54.72)
Placement tweakage begins.
wire length = 2.487e+04 = 8.898e+03 H + 1.598e+04 V
wire length = 2.375e+04 = 8.212e+03 H + 1.554e+04 V
Placement tweakage ends.
move report: wireLenOpt moves 1001 insts, mean move: 2.89 um, max move: 46.93 um
	max move on inst (FE_OFC2_n1074): (42.94, 84.36) --> (55.29, 49.78)
move report: rPlace moves 242 insts, mean move: 0.22 um, max move: 2.47 um
	max move on inst (U484): (38.00, 49.78) --> (38.00, 47.31)
move report: overall moves 1064 insts, mean move: 2.76 um, max move: 46.74 um
	max move on inst (FE_OFC2_n1074): (42.94, 84.36) --> (55.10, 49.78)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        46.74 um
  inst (FE_OFC2_n1074) with max move: (42.94, 84.36) -> (55.1, 49.78)
  mean    (X+Y) =         3.37 um
Total instances flipped for legalization: 107
Total instances moved : 574
*** cpu=0:00:00.1   mem=337.5M  mem(used)=0.0M***
Total net length = 2.390e+04 (8.222e+03 1.568e+04) (ext = 1.398e+04)
*** End of Placement (cpu=0:00:00.4, real=0:00:01.0, mem=337.5M) ***
Design contains fractional 20 cells.
default core: bins with density >  0.75 =    0 % ( 0 / 12 )
Starting IO pin assignment...
Completed IO pin assignment.
<CMD> sroute -noBlockPins -noPadRings
**WARN: (ENCSR-4053):	SRoute option "-noBlockPins" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
**WARN: (ENCSR-4053):	SRoute option "-noPadRings" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
*** Begin SPECIAL ROUTE on Tue Nov  8 22:03:30 2016 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/syn_ibloc/PnR_queuesel
SPECIAL ROUTE ran on machine: coe-ee-cad45.sjsuad.sjsu.edu (Linux 4.7.9-200.fc24.x86_64+debug x86_64 3.64Ghz)

Begin option processing ...
(from .sroute_15095.conf) srouteConnectPowerBump set to false
(from .sroute_15095.conf) routeSpecial set to true
(from .sroute_15095.conf) srouteConnectBlockPin set to false
(from .sroute_15095.conf) srouteFollowCorePinEnd set to 3
(from .sroute_15095.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_15095.conf) sroutePadPinAllPorts set to true
(from .sroute_15095.conf) sroutePreserveExistingRoutes set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 529.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 22 layers, 10 routing layers, 1 overlap layer
Read in 33 macros, 20 used
Read in 2163 components
  2163 core components: 0 unplaced, 2131 placed, 32 fixed
Read in 466 physical pins
  466 physical pins: 0 unplaced, 466 placed, 0 fixed
Read in 463 nets
Read in 2 special nets, 2 routed
Read in 4792 terminals
Begin power routing ...
**WARN: (ENCSR-1256):	Net vdd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net vdd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
**WARN: (ENCSR-1256):	Net gnd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net gnd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 62
  Number of Followpin connections: 31
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 538.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 466 io pins ...
 Updating DB with 20 via definition ...

sroute post-processing starts at Tue Nov  8 22:03:30 2016
The viaGen is rebuilding shadow vias for net gnd.
sroute post-processing ends at Tue Nov  8 22:03:30 2016

sroute post-processing starts at Tue Nov  8 22:03:30 2016
The viaGen is rebuilding shadow vias for net vdd.
sroute post-processing ends at Tue Nov  8 22:03:30 2016
**WARN: (ENCPP-589):	The power planner detected wires that are close to the standard cell area.
**WARN: (ENCPP-590):	Turn on violation markers and run verifyGeometry to display violation details.
sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:0
sroute: Total Memory used = 0.00 megs
sroute: Total Peak Memory used = 328.95 megs
<CMD> trialRoute
*** Starting trialRoute (mem=328.9M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 6
There are 6 nets with 1 extra space.
routingBox: (0 0) (231310 228480)
coreBox:    (40280 40280) (191310 188480)
There are 6 prerouted nets with extraSpace.
Number of multi-gpin terms=22, multi-gpins=58, moved blk term=0/0

Phase 1a route (0:00:00.0 329.3M):
Est net length = 2.356e+04um = 9.402e+03H + 1.416e+04V
Usage: (8.0%H 11.4%V) = (1.040e+04um 1.972e+04um) = (8806 8657)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 330.3M):
Usage: (8.0%H 11.4%V) = (1.039e+04um 1.972e+04um) = (8796 8657)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 330.3M):
Usage: (8.0%H 11.4%V) = (1.038e+04um 1.972e+04um) = (8792 8655)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 330.3M):
Usage: (8.0%H 11.4%V) = (1.038e+04um 1.972e+04um) = (8792 8655)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 330.8M):
Usage: (8.0%H 11.4%V) = (1.038e+04um 1.972e+04um) = (8792 8655)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (8.0%H 11.4%V) = (1.038e+04um 1.972e+04um) = (8792 8655)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  2:	0	 0.00%	1	 0.02%
  3:	0	 0.00%	32	 0.62%
  4:	0	 0.00%	114	 2.21%
  5:	0	 0.00%	120	 2.33%
  6:	0	 0.00%	159	 3.09%
  7:	0	 0.00%	187	 3.63%
  8:	0	 0.00%	247	 4.80%
  9:	3	 0.06%	372	 7.23%
 10:	8	 0.16%	535	10.39%
 11:	109	 2.12%	512	 9.95%
 12:	217	 4.22%	705	13.69%
 13:	592	11.50%	677	13.15%
 14:	135	 2.62%	392	 7.61%
 15:	222	 4.31%	201	 3.90%
 16:	36	 0.70%	220	 4.27%
 17:	356	 6.92%	6	 0.12%
 18:	400	 7.77%	0	 0.00%
 19:	395	 7.67%	0	 0.00%
 20:	2675	51.96%	668	12.98%

Global route (cpu=0.0s real=0.0s 329.8M)
Phase 1l route (0:00:00.0 329.8M):
There are 6 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (8.4%H 12.0%V) = (1.094e+04um 2.080e+04um) = (9250 9113)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	3	 0.06%
  1:	0	 0.00%	3	 0.06%
  2:	0	 0.00%	6	 0.12%
  3:	0	 0.00%	43	 0.84%
  4:	0	 0.00%	128	 2.49%
  5:	0	 0.00%	124	 2.41%
  6:	0	 0.00%	158	 3.07%
  7:	0	 0.00%	193	 3.75%
  8:	1	 0.02%	234	 4.55%
  9:	2	 0.04%	363	 7.05%
 10:	12	 0.23%	534	10.37%
 11:	112	 2.18%	522	10.14%
 12:	215	 4.18%	697	13.54%
 13:	601	11.67%	658	12.78%
 14:	139	 2.70%	395	 7.67%
 15:	221	 4.29%	197	 3.83%
 16:	45	 0.87%	217	 4.22%
 17:	373	 7.25%	5	 0.10%
 18:	386	 7.50%	0	 0.00%
 19:	404	 7.85%	0	 0.00%
 20:	2637	51.22%	668	12.98%



*** Completed Phase 1 route (0:00:00.1 328.9M) ***


Total length: 2.501e+04um, number of vias: 5416
M1(H) length: 1.461e+02um, number of vias: 2487
M2(V) length: 1.085e+04um, number of vias: 2059
M3(H) length: 8.333e+03um, number of vias: 450
M4(V) length: 2.775e+03um, number of vias: 185
M5(H) length: 1.357e+03um, number of vias: 116
M6(V) length: 1.359e+03um, number of vias: 56
M7(H) length: 2.680e+01um, number of vias: 34
M8(V) length: 1.164e+02um, number of vias: 21
M9(H) length: 7.920e+00um, number of vias: 8
M10(V) length: 4.362e+01um
*** Completed Phase 2 route (0:00:00.0 328.9M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=328.9M) ***
Peak Memory Usage was 333.8M 
*** Finished trialRoute (cpu=0:00:00.1 mem=328.9M) ***

<CMD> buildTimingGraph
<CMD_INTERNAL> setCteReport
<CMD> report_timing -nworst  10 -net > timing.rep.1.placed
Extraction called for design 'queue_selection' of instances=2163 and nets=1199 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design queue_selection.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.065
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 0.6
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 1
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./queue_selection_nsVTlH_15095.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M4 is not specified, it will use  0.600 microns.
  Layer M4        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M5 is not specified, it will use  0.600 microns.
  Layer M5        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M6 is not specified, it will use  0.600 microns.
  Layer M6        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M7 is not specified, it will use  0.600 microns.
  Layer M7        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M8 is not specified, it will use  0.600 microns.
  Layer M8        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M9 is not specified, it will use  0.600 microns.
  Layer M9        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M10 is not specified, it will use  0.600 microns.
  Layer M10        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 328.9M)
Creating parasitic data file './queue_selection_nsVTlH_15095.rcdb.d/header.seq' for storing RC.
Extracted 10.0245% (CPU Time= 0:00:00.0  MEM= 332.0M)
Extracted 20.0218% (CPU Time= 0:00:00.0  MEM= 332.0M)
Extracted 30.0191% (CPU Time= 0:00:00.0  MEM= 332.0M)
Extracted 40.0164% (CPU Time= 0:00:00.0  MEM= 332.0M)
Extracted 50.0273% (CPU Time= 0:00:00.0  MEM= 332.0M)
Extracted 60.0245% (CPU Time= 0:00:00.0  MEM= 332.0M)
Extracted 70.0218% (CPU Time= 0:00:00.0  MEM= 332.0M)
Extracted 80.0191% (CPU Time= 0:00:00.1  MEM= 332.0M)
Extracted 90.0164% (CPU Time= 0:00:00.1  MEM= 332.0M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 332.0M)
Nr. Extracted Resistors     : 12748
Nr. Extracted Ground Cap.   : 13941
Nr. Extracted Coupling Cap. : 28644
Opening parasitic data file './queue_selection_nsVTlH_15095.rcdb.d/header.seq' for reading.
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 331.0M)
Creating parasitic data file './queue_selection_nsVTlH_15095.rcdb_Filter.rcdb.d/header.seq' for storing RC.
Closing parasitic data file './queue_selection_nsVTlH_15095.rcdb.d/header.seq'. 1194 times net's RC data read were performed.
Opening parasitic data file './queue_selection_nsVTlH_15095.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 328.945M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 337.5M, InitMEM = 337.5M)
Number of Loop : 0
Start delay calculation (mem=337.465M)...
delayCal using detail RC...
Opening parasitic data file './queue_selection_nsVTlH_15095.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.0  MEM= 339.5M)
Closing parasitic data file './queue_selection_nsVTlH_15095.rcdb.d/header.seq'. 1194 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=337.465M 0)
*** CDM Built up (cpu=0:00:00.2  real=0:00:01.0  mem= 337.5M) ***
<CMD> setOptMode -mediumEffort -fixDRC -addPortAsNeeded
**WARN: (ENCTCM-70):	Option "-fixDRC" for command setOptMode is obsolete and has been replaced by "-fixDrc true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-fixDrc true".
**WARN: (ENCTCM-70):	Option "-addPortAsNeeded" for command setOptMode is obsolete and has been replaced by "-addPortAsNeeded true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-addPortAsNeeded true".
<CMD> optDesign -preCTS -drv
*info: Enabling Trial Route flow for DRV Fixing.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 337.5M **
*** Change effort level medium to high ***
setExtractRCMode -engine preRoute
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=328.9M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=328.9M) ***

Extraction called for design 'queue_selection' of instances=2163 and nets=1199 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design queue_selection.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 328.945M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.494  |
|           TNS (ns):| -11.559 |
|    Violating Paths:|   24    |
|          All Paths:|   176   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    272 (272)     |   -0.041   |    272 (272)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.224%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 337.5M **
*** Starting optimizing excluded clock nets MEM= 337.5M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 337.5M) ***
*info: Start fixing DRV (Mem = 337.46M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -noSensitivity -backward -reduceBuffer -maxIter 2
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (337.5M)
*info: 6 clock nets excluded
*info: 2 special nets excluded.
*info: 5 no-driver nets excluded.
*info: 6 nets with fixed/cover wires excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=337.5M) ***
*info: There are 2 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.602239
Start fixing design rules ... (0:00:00.0 337.5M)
Done fixing design rule (0:00:00.1 337.5M)

Summary:
0 buffer added on 0 net (with 1 driver resized)

Density after buffering = 0.602408
Design contains fractional 20 cells.
default core: bins with density >  0.75 =    0 % ( 0 / 12 )
Design contains fractional 20 cells.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.0, Real Time = 0:00:00.0
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.0   mem=337.5M  mem(used)=0.0M***
*** Completed dpFixDRCViolation (0:00:00.2 337.5M)

*** Starting trialRoute (mem=337.5M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 6
There are 6 nets with 1 extra space.
routingBox: (0 0) (231310 228480)
coreBox:    (40280 40280) (191310 188480)
There are 6 prerouted nets with extraSpace.
Number of multi-gpin terms=22, multi-gpins=58, moved blk term=0/0

Phase 1a route (0:00:00.0 337.8M):
Est net length = 2.356e+04um = 9.402e+03H + 1.416e+04V
Usage: (8.0%H 11.4%V) = (1.040e+04um 1.972e+04um) = (8807 8657)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 338.8M):
Usage: (8.0%H 11.4%V) = (1.039e+04um 1.972e+04um) = (8797 8657)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 338.8M):
Usage: (8.0%H 11.4%V) = (1.039e+04um 1.972e+04um) = (8793 8655)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 338.8M):
Usage: (8.0%H 11.4%V) = (1.039e+04um 1.972e+04um) = (8793 8655)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 339.3M):
Usage: (8.0%H 11.4%V) = (1.039e+04um 1.972e+04um) = (8793 8655)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (8.0%H 11.4%V) = (1.039e+04um 1.972e+04um) = (8793 8655)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  2:	0	 0.00%	1	 0.02%
  3:	0	 0.00%	32	 0.62%
  4:	0	 0.00%	114	 2.21%
  5:	0	 0.00%	120	 2.33%
  6:	0	 0.00%	159	 3.09%
  7:	0	 0.00%	187	 3.63%
  8:	0	 0.00%	247	 4.80%
  9:	3	 0.06%	373	 7.25%
 10:	8	 0.16%	534	10.37%
 11:	109	 2.12%	511	 9.93%
 12:	217	 4.22%	706	13.71%
 13:	592	11.50%	677	13.15%
 14:	135	 2.62%	392	 7.61%
 15:	222	 4.31%	201	 3.90%
 16:	36	 0.70%	220	 4.27%
 17:	356	 6.92%	6	 0.12%
 18:	400	 7.77%	0	 0.00%
 19:	395	 7.67%	0	 0.00%
 20:	2675	51.96%	668	12.98%

Global route (cpu=0.0s real=0.0s 338.3M)
Phase 1l route (0:00:00.0 338.3M):
There are 6 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (8.4%H 12.0%V) = (1.094e+04um 2.080e+04um) = (9251 9113)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	3	 0.06%
  1:	0	 0.00%	3	 0.06%
  2:	0	 0.00%	6	 0.12%
  3:	0	 0.00%	43	 0.84%
  4:	0	 0.00%	128	 2.49%
  5:	0	 0.00%	124	 2.41%
  6:	0	 0.00%	158	 3.07%
  7:	0	 0.00%	193	 3.75%
  8:	1	 0.02%	234	 4.55%
  9:	2	 0.04%	364	 7.07%
 10:	12	 0.23%	533	10.35%
 11:	112	 2.18%	521	10.12%
 12:	215	 4.18%	698	13.56%
 13:	601	11.67%	658	12.78%
 14:	139	 2.70%	395	 7.67%
 15:	221	 4.29%	197	 3.83%
 16:	45	 0.87%	217	 4.22%
 17:	373	 7.25%	5	 0.10%
 18:	386	 7.50%	0	 0.00%
 19:	404	 7.85%	0	 0.00%
 20:	2637	51.22%	668	12.98%



*** Completed Phase 1 route (0:00:00.1 337.5M) ***


Total length: 2.501e+04um, number of vias: 5416
M1(H) length: 1.462e+02um, number of vias: 2487
M2(V) length: 1.085e+04um, number of vias: 2059
M3(H) length: 8.334e+03um, number of vias: 450
M4(V) length: 2.775e+03um, number of vias: 185
M5(H) length: 1.357e+03um, number of vias: 116
M6(V) length: 1.359e+03um, number of vias: 56
M7(H) length: 2.680e+01um, number of vias: 34
M8(V) length: 1.164e+02um, number of vias: 21
M9(H) length: 7.920e+00um, number of vias: 8
M10(V) length: 4.362e+01um
*** Completed Phase 2 route (0:00:00.0 337.5M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=337.5M) ***
Peak Memory Usage was 342.3M 
*** Finished trialRoute (cpu=0:00:00.1 mem=337.5M) ***

Extraction called for design 'queue_selection' of instances=2163 and nets=1199 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design queue_selection.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 337.465M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 337.5M, InitMEM = 337.5M)
Number of Loop : 0
Start delay calculation (mem=337.465M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=337.465M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 337.5M) ***
*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    272
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    272
*info:   Prev Max tran violations:   0
*info: early stop due to unchanged DRVs
*info: Start fixing DRV while maintaining existing placement ...
*** Starting dpFixDRCViolation (337.5M)
*info: 6 clock nets excluded
*info: 2 special nets excluded.
*info: 5 no-driver nets excluded.
*info: 6 nets with fixed/cover wires excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=337.5M) ***
Start fixing design rules ... (0:00:00.0 337.5M)
Done fixing design rule (0:00:00.0 337.5M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.602408
*** Completed dpFixDRCViolation (0:00:00.0 337.5M)

*info: DRV Fixing Iteration 2.
*info: Remaining violations:
*info:   Max cap violations:    272
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    272
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:00:00, Mem = 337.46M).

------------------------------------------------------------
     Summary (cpu=0.01min real=0.00min mem=337.5M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.493  |
|           TNS (ns):| -11.555 |
|    Violating Paths:|   24    |
|          All Paths:|   176   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    272 (272)     |   -0.041   |    272 (272)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.241%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 337.5M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 337.5M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.493  | -0.493  | -0.449  |  0.283  |  1.152  |   N/A   |
|           TNS (ns):| -11.555 | -11.555 | -10.480 |  0.000  |  0.000  |   N/A   |
|    Violating Paths:|   24    |   24    |   24    |    0    |    0    |   N/A   |
|          All Paths:|   176   |   27    |   54    |   121   |   122   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    272 (272)     |   -0.041   |    272 (272)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.241%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 337.5M **
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
*** Finished optDesign ***
<CMD_INTERNAL> initECO ./ipo1.txt
**ERROR: (ENCOPT-513):	'fixSetupViolation' is obsolete. Use the 'optDesign' command instead
<CMD_INTERNAL> endECO
<CMD> buildTimingGraph
<CMD_INTERNAL> setCteReport
<CMD> report_timing -nworst  10 -net > timing.rep.2.ipo1
<CMD> createClockTreeSpec -output encounter.cts -bufFootprint buf -invFootprint inv
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -output encounter.cts -bufFootprint buf -invFootprint inv 
**WARN: (ENCCK-7001):	Option '-bufFootprint' for command 'createClockTreeSpec' is obsolete. Use '-bufferList' option as an alternative. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future release, update your script to use '-bufferList'.
**WARN: (ENCCK-412):	-bufFootprint is ignored in createClockTreeSpec since in this release the buffer footprint name is automatically generated and provided to this command. If you want to specify a specific list of cells to be used by CTS, please use -bufferList option.
**WARN: (ENCCK-7001):	Option '-invFootprint' for command 'createClockTreeSpec' is obsolete. Use '-bufferList' option as an alternative. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future release, update your script to use '-bufferList'.
**WARN: (ENCCK-415):	-invFootprint is ignored in createClockTreeSpec while dbgGPSAutoCellFunction is set.
CTE Mode
New Clock Spec Generation is ON.
New CTE tracing is ON.
Handle Multi Mode on mixed active views: default_view_hold default_view_setup.
Total 1 clock roots are extracted.
createClockTreeSpec invoking cleanupSpecifyClockTree
Checking spec file integrity...

Reading clock tree spec file 'encounter.cts' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.208861(V=0.194667 H=0.223055) (ff/um) [0.00010443]
Est. Res                : 2.67857(V=1.78571 H=3.57143)(ohm/um) [0.00133929]
Est. Via Res            : 4(ohm) [8]
Est. Via Cap            : 0.0684459(ff)
M1(H) w=0.065(um) s=0.065(um) p=0.19(um) es=0.315(um) cap=0.219(ff/um) res=5.85(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.07(um) s=0.075(um) p=0.19(um) es=0.31(um) cap=0.222(ff/um) res=3.57(ohm/um) viaRes=4(ohm) viaCap=0.0790658(ff)
M3(H) w=0.07(um) s=0.07(um) p=0.19(um) es=0.31(um) cap=0.223(ff/um) res=3.57(ohm/um) viaRes=4(ohm) viaCap=0.0797668(ff)
M4(V) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0684459(ff)
M5(H) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0550314(ff)
M6(V) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0550314(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.855(um) es=1.31(um) cap=0.16(ff/um) res=0.625(ohm/um) viaRes=4(ohm) viaCap=0.0921863(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.855(um) es=1.31(um) cap=0.16(ff/um) res=0.625(ohm/um) viaRes=4(ohm) viaCap=0.129341(ff)
M9(H) w=0.8(um) s=0.8(um) p=1.71(um) es=2.62(um) cap=0.181(ff/um) res=0.262(ohm/um) viaRes=4(ohm) viaCap=0.210491(ff)
M10(V) w=0.8(um) s=0.8(um) p=1.71(um) es=2.62(um) cap=0.151(ff/um) res=0.262(ohm/um) viaRes=4(ohm) viaCap=0.268112(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.208861(V=0.194667 H=0.223055) (ff/um) [0.00010443]
Est. Res                : 2.67857(V=1.78571 H=3.57143)(ohm/um) [0.00133929]
Est. Via Res            : 4(ohm) [8]
Est. Via Cap            : 0.0684459(ff)
M1(H) w=0.065(um) s=0.065(um) p=0.19(um) es=0.315(um) cap=0.219(ff/um) res=5.85(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.07(um) s=0.075(um) p=0.19(um) es=0.31(um) cap=0.222(ff/um) res=3.57(ohm/um) viaRes=4(ohm) viaCap=0.0790658(ff)
M3(H) w=0.07(um) s=0.07(um) p=0.19(um) es=0.31(um) cap=0.223(ff/um) res=3.57(ohm/um) viaRes=4(ohm) viaCap=0.0797668(ff)
M4(V) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0684459(ff)
M5(H) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0550314(ff)
M6(V) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0550314(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.855(um) es=1.31(um) cap=0.16(ff/um) res=0.625(ohm/um) viaRes=4(ohm) viaCap=0.0921863(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.855(um) es=1.31(um) cap=0.16(ff/um) res=0.625(ohm/um) viaRes=4(ohm) viaCap=0.129341(ff)
M9(H) w=0.8(um) s=0.8(um) p=1.71(um) es=2.62(um) cap=0.181(ff/um) res=0.262(ohm/um) viaRes=4(ohm) viaCap=0.210491(ff)
M10(V) w=0.8(um) s=0.8(um) p=1.71(um) es=2.62(um) cap=0.151(ff/um) res=0.262(ohm/um) viaRes=4(ohm) viaCap=0.268112(ff)


****** AutoClockRootPin ******
AutoClockRootPin 1: clks.clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=337.5M) ***
*** End createClockTreeSpec (cpu=0:00:00.0, real=0:00:00.0, mem=337.5M) ***
<CMD> specifyClockTree -clkfile encounter.cts
Redoing specifyClockTree ...
Checking spec file integrity...
**WARN: (ENCCK-3217):	'specifyClockTree -clkfile' is obsolete. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use 'specifyClockTree -file'.

Reading clock tree spec file 'encounter.cts' ...

**WARN: (ENCCK-661):	Clock clks.clk has multiple definitions in the clock tree specification file.

****** AutoClockRootPin ******
AutoClockRootPin 1: clks.clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=337.5M) ***
<CMD> ckSynthesis -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers
Redoing specifyClockTree ...
Checking spec file integrity...


ckSynthesis Option :  -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers 
***** Allocate Placement Memory Finished (MEM: 337.465M)

Start to trace clock trees ...
*** Begin Tracer (mem=337.5M) ***
**WARN: (ENCCK-767):	Find clock buffer FECTS_clks_clk___L1_I0 in the clock tree.
**WARN: (ENCCK-209):	Clock clks.clk has been synthesized.
*** End Tracer (mem=337.5M) ***
**WARN: (ENCCK-719):	No clock tree has been synthesized.
*** End ckSynthesis (cpu=0:00:00.0, real=0:00:00.0, mem=337.5M) ***
<CMD> trialRoute -highEffort -guide cts.rguide
*** Starting trialRoute (mem=337.5M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -highEffort -handlePreroute -keepMarkedOptRoutes -guide cts.rguide -noPinGuide

Nr of prerouted/Fixed nets = 6
There are 6 nets with 1 extra space.
routingBox: (0 0) (231310 228480)
coreBox:    (40280 40280) (191310 188480)
There are 6 prerouted nets with extraSpace.

Phase 0 route (using Routing Guide) (0:00:00.0 338.8M):
Number of multi-gpin terms=22, multi-gpins=58, moved blk term=0/0

Phase 1a route (0:00:00.0 338.8M):
Est net length = 2.356e+04um = 9.402e+03H + 1.416e+04V
Usage: (8.0%H 11.4%V) = (1.040e+04um 1.972e+04um) = (8807 8657)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 339.8M):
Usage: (8.0%H 11.4%V) = (1.039e+04um 1.972e+04um) = (8797 8657)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 339.8M):
Usage: (8.0%H 11.4%V) = (1.039e+04um 1.972e+04um) = (8793 8655)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 339.8M):
Usage: (8.0%H 11.4%V) = (1.039e+04um 1.972e+04um) = (8793 8655)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 340.3M):
Usage: (8.0%H 11.4%V) = (1.039e+04um 1.972e+04um) = (8793 8655)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (8.0%H 11.4%V) = (1.039e+04um 1.972e+04um) = (8793 8655)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  2:	0	 0.00%	1	 0.02%
  3:	0	 0.00%	32	 0.62%
  4:	0	 0.00%	114	 2.21%
  5:	0	 0.00%	120	 2.33%
  6:	0	 0.00%	159	 3.09%
  7:	0	 0.00%	187	 3.63%
  8:	0	 0.00%	247	 4.80%
  9:	3	 0.06%	373	 7.25%
 10:	8	 0.16%	534	10.37%
 11:	109	 2.12%	511	 9.93%
 12:	217	 4.22%	706	13.71%
 13:	592	11.50%	677	13.15%
 14:	135	 2.62%	392	 7.61%
 15:	222	 4.31%	201	 3.90%
 16:	36	 0.70%	220	 4.27%
 17:	356	 6.92%	6	 0.12%
 18:	400	 7.77%	0	 0.00%
 19:	395	 7.67%	0	 0.00%
 20:	2675	51.96%	668	12.98%

Global route (cpu=0.0s real=0.0s 339.3M)
Phase 1l route (0:00:00.0 339.3M):
There are 6 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (8.4%H 12.0%V) = (1.094e+04um 2.080e+04um) = (9251 9113)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	3	 0.06%
  1:	0	 0.00%	3	 0.06%
  2:	0	 0.00%	6	 0.12%
  3:	0	 0.00%	43	 0.84%
  4:	0	 0.00%	128	 2.49%
  5:	0	 0.00%	124	 2.41%
  6:	0	 0.00%	158	 3.07%
  7:	0	 0.00%	193	 3.75%
  8:	1	 0.02%	234	 4.55%
  9:	2	 0.04%	364	 7.07%
 10:	12	 0.23%	533	10.35%
 11:	112	 2.18%	521	10.12%
 12:	215	 4.18%	698	13.56%
 13:	601	11.67%	658	12.78%
 14:	139	 2.70%	395	 7.67%
 15:	221	 4.29%	197	 3.83%
 16:	45	 0.87%	217	 4.22%
 17:	373	 7.25%	5	 0.10%
 18:	386	 7.50%	0	 0.00%
 19:	404	 7.85%	0	 0.00%
 20:	2637	51.22%	668	12.98%



*** Completed Phase 1 route (0:00:00.1 338.5M) ***


Total length: 2.501e+04um, number of vias: 5416
M1(H) length: 1.462e+02um, number of vias: 2487
M2(V) length: 1.085e+04um, number of vias: 2059
M3(H) length: 8.334e+03um, number of vias: 450
M4(V) length: 2.775e+03um, number of vias: 185
M5(H) length: 1.357e+03um, number of vias: 116
M6(V) length: 1.359e+03um, number of vias: 56
M7(H) length: 2.680e+01um, number of vias: 34
M8(V) length: 1.164e+02um, number of vias: 21
M9(H) length: 7.920e+00um, number of vias: 8
M10(V) length: 4.362e+01um
*** Completed Phase 2 route (0:00:00.0 338.5M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=338.5M) ***
Peak Memory Usage was 343.3M 
*** Finished trialRoute (cpu=0:00:00.1 mem=338.5M) ***

<CMD> extractRC
Extraction called for design 'queue_selection' of instances=2163 and nets=1199 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design queue_selection.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 329.949M)
<CMD> reportClockTree -postRoute -localSkew -report skew.post_troute_local.ctsrpt
Redoing specifyClockTree ...
Checking spec file integrity...


reportClockTree Option :  -postRoute -localSkew -report skew.post_troute_local.ctsrpt 
*** Look For Reconvergent Clock Component ***
The clock tree clks.clk has no reconvergent cell.

Searching for sequentially adjacent registers for clock tree 'clks.clk' ...

Total number of adjacent register pair is 714.

#
# Mode                : Setup
# Library Name        : gscl45nm
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.1
# Temperature         : 27
#
********** Clock clks.clk Post-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 27
Nr. of Buffer                  : 5
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): qos/srv_cnt1_d_reg[2]/CLK 86.8(ps)
Min trig. edge delay at sink(R): qos/srv_cnt0_d_reg[2]/CLK 79.2(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 79.2~86.8(ps)          0~10(ps)            
Fall Phase Delay               : 95.1~100.7(ps)         0~10(ps)            
Trig. Edge Skew                : 7.6(ps)                108(ps)             
Rise Skew                      : 7.6(ps)                
Fall Skew                      : 5.6(ps)                
Max. Rise Buffer Tran.         : 64.3(ps)               200(ps)             
Max. Fall Buffer Tran.         : 54.7(ps)               200(ps)             
Max. Rise Sink Tran.           : 55(ps)                 200(ps)             
Max. Fall Sink Tran.           : 42.4(ps)               200(ps)             
Min. Rise Buffer Tran.         : 64.3(ps)               0(ps)               
Min. Fall Buffer Tran.         : 54.7(ps)               0(ps)               
Min. Rise Sink Tran.           : 45.5(ps)               0(ps)               
Min. Fall Sink Tran.           : 37.9(ps)               0(ps)               


**** Local Skew Report ****
Total number of adjacent register pair : 714                    

Max. Local Skew                : 7.6(ps)                
  qos/srv_cnt1_d_reg[2]/CLK(R)->
  qos/srv_cnt0_d_reg[3]/CLK(R)


Generating Clock Analysis Report skew.post_troute_local.ctsrpt ....
Clock Analysis (CPU Time 0:00:00.0)


*** End reportClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=338.5M) ***
<CMD> reportClockTree -postRoute -report report.post_troute.ctsrpt
Redoing specifyClockTree ...
Checking spec file integrity...


reportClockTree Option :  -postRoute -report report.post_troute.ctsrpt 
*** Look For Reconvergent Clock Component ***
The clock tree clks.clk has no reconvergent cell.

#
# Mode                : Setup
# Library Name        : gscl45nm
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.1
# Temperature         : 27
#
********** Clock clks.clk Post-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 27
Nr. of Buffer                  : 5
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): qos/srv_cnt1_d_reg[2]/CLK 86.8(ps)
Min trig. edge delay at sink(R): qos/srv_cnt0_d_reg[2]/CLK 79.2(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 79.2~86.8(ps)          0~10(ps)            
Fall Phase Delay               : 95.1~100.7(ps)         0~10(ps)            
Trig. Edge Skew                : 7.6(ps)                108(ps)             
Rise Skew                      : 7.6(ps)                
Fall Skew                      : 5.6(ps)                
Max. Rise Buffer Tran.         : 64.3(ps)               200(ps)             
Max. Fall Buffer Tran.         : 54.7(ps)               200(ps)             
Max. Rise Sink Tran.           : 55(ps)                 200(ps)             
Max. Fall Sink Tran.           : 42.4(ps)               200(ps)             
Min. Rise Buffer Tran.         : 64.3(ps)               0(ps)               
Min. Fall Buffer Tran.         : 54.7(ps)               0(ps)               
Min. Rise Sink Tran.           : 45.5(ps)               0(ps)               
Min. Fall Sink Tran.           : 37.9(ps)               0(ps)               


Generating Clock Analysis Report report.post_troute.ctsrpt ....
Clock Analysis (CPU Time 0:00:00.0)


*** End reportClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=338.5M) ***
<CMD> setAnalysisMode -setup -async -skew -autoDetectClockTree
**WARN: (ENCTCM-70):	Option "-setup" for command setAnalysisMode is obsolete and has been replaced by "-checkType setup". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType setup".
**WARN: (ENCTCM-70):	Option "-async" for command setAnalysisMode is obsolete and has been replaced by "-asyncChecks async". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-asyncChecks async".
**WARN: (ENCTCM-70):	Option "-skew" for command setAnalysisMode is obsolete and has been replaced by "-skew true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-skew true".
**WARN: (ENCTCM-70):	Option "-autoDetectClockTree" for command setAnalysisMode is obsolete and has been replaced by "-clockPropagation autoDetectClockTree". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-clockPropagation autoDetectClockTree".
**WARN: (ENCSYC-1870):	setAnalysisMode -clockPropagation autoDetectClockTree not supported in CTE timing mode, mapping it to setAnalysisMode -clockPropagation sdcControl
{DETAILMESSAGE}<CMD> buildTimingGraph
<CMD_INTERNAL> setCteReport
<CMD> report_timing -nworst  10 -net > timing.rep.3.cts
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 338.5M, InitMEM = 338.5M)
Number of Loop : 0
Start delay calculation (mem=338.469M)...
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=338.469M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 338.5M) ***
<CMD> setOptMode -highEffort -fixDrc -addPortAsNeeded -incrTrialRoute -restruct -topomap
**WARN: (ENCTCM-70):	Option "-fixDrc" for command setOptMode is obsolete and has been replaced by "-fixDrc true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-fixDrc true".
**WARN: (ENCTCM-70):	Option "-addPortAsNeeded" for command setOptMode is obsolete and has been replaced by "-addPortAsNeeded true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-addPortAsNeeded true".
**WARN: (ENCTCM-70):	Option "-restruct" for command setOptMode is obsolete and has been replaced by "-restruct true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-restruct true".
**WARN: (ENCTCM-70):	Option "-topomap" for command setOptMode is obsolete and has been replaced by "-topoMap true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-topoMap true".
**WARN: (ENCTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD> optDesign -postCTS -drv
*info: Enabling Trial Route flow for DRV Fixing.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 338.5M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0; extra slack 0.1
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clkSrcPath true
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=329.9M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=329.9M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.484  |
|           TNS (ns):| -11.219 |
|    Violating Paths:|   24    |
|          All Paths:|   176   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    272 (272)     |   -0.041   |    272 (272)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.241%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 338.5M **
*** Starting optimizing excluded clock nets MEM= 338.5M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 338.5M) ***
*** Starting optimizing excluded clock nets MEM= 338.5M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 338.5M) ***
*info: Start fixing DRV (Mem = 338.47M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -noSensitivity -backward -reduceBuffer -maxIter 2
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (338.5M)
*info: 6 clock nets excluded
*info: 2 special nets excluded.
*info: 5 no-driver nets excluded.
*info: 6 nets with fixed/cover wires excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=338.5M) ***
*info: There are 2 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.602408
Start fixing design rules ... (0:00:00.0 338.5M)
Done fixing design rule (0:00:00.1 338.5M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.602408
*** Completed dpFixDRCViolation (0:00:00.1 338.5M)

*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    272
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    272
*info:   Prev Max tran violations:   0
*info: early stop due to unchanged DRVs
*info: Start fixing DRV while maintaining existing placement ...
*** Starting dpFixDRCViolation (338.5M)
*info: 6 clock nets excluded
*info: 2 special nets excluded.
*info: 5 no-driver nets excluded.
*info: 6 nets with fixed/cover wires excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=338.5M) ***
Start fixing design rules ... (0:00:00.0 338.5M)
Done fixing design rule (0:00:00.0 338.5M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.602408
*** Completed dpFixDRCViolation (0:00:00.0 338.5M)

*info: DRV Fixing Iteration 2.
*info: Remaining violations:
*info:   Max cap violations:    272
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    272
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:00:00, Mem = 338.47M).

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=338.5M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.484  |
|           TNS (ns):| -11.219 |
|    Violating Paths:|   24    |
|          All Paths:|   176   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    272 (272)     |   -0.041   |    272 (272)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.241%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 338.5M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 338.5M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.484  | -0.484  | -0.362  |  0.210  |  1.152  |   N/A   |
|           TNS (ns):| -11.219 | -11.219 | -8.275  |  0.000  |  0.000  |   N/A   |
|    Violating Paths:|   24    |   24    |   24    |    0    |    0    |   N/A   |
|          All Paths:|   176   |   27    |   54    |   121   |   122   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    272 (272)     |   -0.041   |    272 (272)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.241%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 338.5M **
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clkSrcPath true
*** Finished optDesign ***
<CMD_INTERNAL> initECO ipo2.txt
<CMD> setExtractRCMode -default -assumeMetFill
**WARN: (ENCEXT-1086):	Option '-default' is obsolete. Use '-engine preRoute' to set extraction engine. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
<CMD> extractRC
Extraction called for design 'queue_selection' of instances=2163 and nets=1199 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design queue_selection.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 338.469M)
**ERROR: (ENCOPT-513):	'fixSetupViolation' is obsolete. Use the 'optDesign' command instead
<CMD> setExtractRCMode -detail -assumeMetFill
**WARN: (ENCEXT-1082):	Option '-detail' is obsolete. Use '-engine postRoute [-effortLevel low]' to set extraction engine, which is based on recommended convention '-engine postRoute [-effortLevel <low|medium|high|signoff>]'. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
**WARN: (ENCEXT-3410):	Option -assumeMetalFill is recommended only in default extraction mode. It will use the basic cap table instead of extnded cap table in detail or TQRC/IQRC mode.
<CMD> extractRC
Extraction called for design 'queue_selection' of instances=2163 and nets=1199 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design queue_selection.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.065
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 0.6
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 1
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./queue_selection_nsVTlH_15095.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M4 is not specified, it will use  0.600 microns.
  Layer M4        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M5 is not specified, it will use  0.600 microns.
  Layer M5        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M6 is not specified, it will use  0.600 microns.
  Layer M6        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M7 is not specified, it will use  0.600 microns.
  Layer M7        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M8 is not specified, it will use  0.600 microns.
  Layer M8        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M9 is not specified, it will use  0.600 microns.
  Layer M9        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M10 is not specified, it will use  0.600 microns.
  Layer M10        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 329.9M)
Creating parasitic data file './queue_selection_nsVTlH_15095.rcdb.d/header.seq' for storing RC.
Extracted 10.015% (CPU Time= 0:00:00.0  MEM= 333.0M)
Extracted 20.0164% (CPU Time= 0:00:00.0  MEM= 333.0M)
Extracted 30.0177% (CPU Time= 0:00:00.0  MEM= 333.0M)
Extracted 40.0191% (CPU Time= 0:00:00.0  MEM= 333.0M)
Extracted 50.0205% (CPU Time= 0:00:00.0  MEM= 333.0M)
Extracted 60.0218% (CPU Time= 0:00:00.0  MEM= 333.0M)
Extracted 70.0232% (CPU Time= 0:00:00.0  MEM= 333.0M)
Extracted 80.0246% (CPU Time= 0:00:00.1  MEM= 333.0M)
Extracted 90.0259% (CPU Time= 0:00:00.1  MEM= 333.0M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 333.0M)
Nr. Extracted Resistors     : 12745
Nr. Extracted Ground Cap.   : 13938
Nr. Extracted Coupling Cap. : 28660
Opening parasitic data file './queue_selection_nsVTlH_15095.rcdb.d/header.seq' for reading.
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 332.0M)
Creating parasitic data file './queue_selection_nsVTlH_15095.rcdb_Filter.rcdb.d/header.seq' for storing RC.
Closing parasitic data file './queue_selection_nsVTlH_15095.rcdb.d/header.seq'. 1194 times net's RC data read were performed.
Opening parasitic data file './queue_selection_nsVTlH_15095.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 329.949M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 338.5M, InitMEM = 338.5M)
Number of Loop : 0
Start delay calculation (mem=338.469M)...
delayCal using detail RC...
Opening parasitic data file './queue_selection_nsVTlH_15095.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.0  MEM= 340.5M)
Closing parasitic data file './queue_selection_nsVTlH_15095.rcdb.d/header.seq'. 1194 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=338.469M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 338.5M) ***
<CMD_INTERNAL> endECO
<CMD_INTERNAL> cleanupECO
<CMD> buildTimingGraph
<CMD_INTERNAL> setCteReport
<CMD> report_timing -nworst  10 -net > timing.rep.4.ipo2
<CMD> addFiller -cell FILL -prefix FILL -fillBoundary
Design contains fractional 20 cells.
*INFO: Adding fillers to top-module.
*INFO:   Added 2236 filler insts (cell FILL / prefix FILL).
*INFO: Total 2236 filler insts added - prefix FILL (CPU: 0:00:00.0).
*** Applied 6 GNC rules (cpu = 0:00:00.0)
*INFO: Checking for DRC violations on added fillers.
*INFO: Iteration 0-#1, Found 0 DRC violation  (real: 0:00:00.0).
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
*** Applied 6 GNC rules (cpu = 0:00:00.0)
*INFO: End DRC Checks. (real: 0:00:00.0 ).
<CMD> globalNetConnect vdd -type tiehi
<CMD> globalNetConnect vdd -type net -net 1'b1
**ERROR: (ENCDB-1225):	Cannot find net '1'b1' in the design.
<CMD> globalNetConnect vdd -type pgpin -pin vdd -override
<CMD> globalNetConnect gnd -type tielo
<CMD> globalNetConnect gnd -type net -net 1'b0
**ERROR: (ENCDB-1225):	Cannot find net '1'b0' in the design.
<CMD> globalNetConnect gnd -type pgpin -pin gnd -override
<CMD> globalDetailRoute

globalDetailRoute

#Start globalDetailRoute on Tue Nov  8 22:03:35 2016
#
#WARNING (NRDB-976) The step 0.280000 for preferred direction tracks is smaller than the pitch 0.285000 for LAYER metal4. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 0.280000 for preferred direction tracks is smaller than the pitch 0.285000 for LAYER metal6. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 0.840000 for preferred direction tracks is smaller than the pitch 0.855000 for LAYER metal8. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 1.680000 for preferred direction tracks is smaller than the pitch 1.710000 for LAYER metal10. This will cause routability problems for NanoRoute.
#NanoRoute Version v09.14-s029 NR110207-1105/USR65-UB
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#WARNING (NRGR-149) The Ggrids in congestion map do not match with the Ggrids saved in FE DB. This problem is often caused by loading the FE DB generated by older (< 5.2) version Encounter into a newer version FE DB. The Ggrids will be automatically regenerated, and the congestion map will be re-calculated.
#Auto generating G-grids with size=15 tracks, using layer metal2's pitch = 0.145.
#Using automatically generated G-grids.
#
#Data preparation is done on Tue Nov  8 22:03:35 2016
#
#Analyzing routing resource...
#Routing resource analysis is done on Tue Nov  8 22:03:35 2016
#
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H        2756      24.02%
#  Metal 2        V        2756       4.06%
#  Metal 3        H        2756       0.00%
#  Metal 4        V        2756       4.06%
#  Metal 5        H        2756      12.08%
#  Metal 6        V        2756      11.65%
#  Metal 7        H        2756       0.00%
#  Metal 8        V        2756       0.00%
#  Metal 9        H        2756       0.25%
#  Metal 10       V        2756       0.11%
#  ------------------------------------------
#  Total                  27560       5.62%
#
#  6 nets (0.50%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 342.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 342.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 342.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 342.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#   Metal 9      0(0.00%)   (0.00%)
#  Metal 10      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 6
#Total wire length = 23649 um.
#Total half perimeter of net bounding box = 24509 um.
#Total wire length on LAYER metal1 = 75 um.
#Total wire length on LAYER metal2 = 9883 um.
#Total wire length on LAYER metal3 = 6828 um.
#Total wire length on LAYER metal4 = 2838 um.
#Total wire length on LAYER metal5 = 1808 um.
#Total wire length on LAYER metal6 = 1082 um.
#Total wire length on LAYER metal7 = 447 um.
#Total wire length on LAYER metal8 = 193 um.
#Total wire length on LAYER metal9 = 316 um.
#Total wire length on LAYER metal10 = 180 um.
#Total number of vias = 4628
#Up-Via Summary (total 4628):
#           
#-----------------------
#  Metal 1         2372
#  Metal 2         1568
#  Metal 3          337
#  Metal 4          160
#  Metal 5           84
#  Metal 6           50
#  Metal 7           30
#  Metal 8           21
#  Metal 9            6
#-----------------------
#                  4628 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (Mb)
#Total memory = 342.00 (Mb)
#Peak memory = 374.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
#    number of violations = 149
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 348.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 3
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 348.00 (Mb)
#start 2nd optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 348.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 6
#Total wire length = 24645 um.
#Total half perimeter of net bounding box = 24509 um.
#Total wire length on LAYER metal1 = 635 um.
#Total wire length on LAYER metal2 = 9685 um.
#Total wire length on LAYER metal3 = 6612 um.
#Total wire length on LAYER metal4 = 3592 um.
#Total wire length on LAYER metal5 = 1931 um.
#Total wire length on LAYER metal6 = 1157 um.
#Total wire length on LAYER metal7 = 438 um.
#Total wire length on LAYER metal8 = 226 um.
#Total wire length on LAYER metal9 = 230 um.
#Total wire length on LAYER metal10 = 139 um.
#Total number of vias = 6392
#Up-Via Summary (total 6392):
#           
#-----------------------
#  Metal 1         2708
#  Metal 2         2372
#  Metal 3          874
#  Metal 4          225
#  Metal 5          100
#  Metal 6           52
#  Metal 7           34
#  Metal 8           21
#  Metal 9            6
#-----------------------
#                  6392 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER metal1 = 0
#Total number of violations on LAYER metal2 = 0
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#Total number of violations on LAYER metal7 = 0
#Total number of violations on LAYER metal8 = 0
#Total number of violations on LAYER metal9 = 0
#Total number of violations on LAYER metal10 = 0
#detailRoute Statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 0.00 (Mb)
#Total memory = 342.00 (Mb)
#Peak memory = 374.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = -9.00 (Mb)
#Total memory = 333.00 (Mb)
#Peak memory = 374.00 (Mb)
#Number of warnings = 9
#Total number of warnings = 34
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Nov  8 22:03:39 2016
#
<CMD> optDesign -postRoute -drv
Disable merging buffers from different footprints for postRoute code for non-MSV designs
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 333.7M **
#Created 34 library cell signatures
#Created 1199 NETS and 0 SPECIALNETS signatures
#Created 4400 instance signatures
Design contains fractional 20 cells.
Begin checking placement ... (start mem=342.7M, init mem=342.7M)
*info: Placed = 4367
*info: Unplaced = 0
Placement Density:97.89%(5457/5575)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=342.7M)
setExtractRCMode -coupled false
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0.0
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
Extraction called for design 'queue_selection' of instances=4399 and nets=1199 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design queue_selection.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.065
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 0.6
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 1
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./queue_selection_nsVTlH_15095.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M4 is not specified, it will use  0.600 microns.
  Layer M4        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M5 is not specified, it will use  0.600 microns.
  Layer M5        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M6 is not specified, it will use  0.600 microns.
  Layer M6        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M7 is not specified, it will use  0.600 microns.
  Layer M7        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M8 is not specified, it will use  0.600 microns.
  Layer M8        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M9 is not specified, it will use  0.600 microns.
  Layer M9        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M10 is not specified, it will use  0.600 microns.
  Layer M10        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 342.7M)
Creating parasitic data file './queue_selection_nsVTlH_15095.rcdb.d/header.seq' for storing RC.
Extracted 10.0203% (CPU Time= 0:00:00.0  MEM= 343.7M)
Extracted 20.0152% (CPU Time= 0:00:00.0  MEM= 343.7M)
Extracted 30.0228% (CPU Time= 0:00:00.0  MEM= 343.7M)
Extracted 40.0177% (CPU Time= 0:00:00.0  MEM= 343.7M)
Extracted 50.0253% (CPU Time= 0:00:00.0  MEM= 343.7M)
Extracted 60.0203% (CPU Time= 0:00:00.0  MEM= 343.7M)
Extracted 70.0152% (CPU Time= 0:00:00.0  MEM= 343.7M)
Extracted 80.0228% (CPU Time= 0:00:00.0  MEM= 343.7M)
Extracted 90.0177% (CPU Time= 0:00:00.1  MEM= 343.7M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 343.7M)
Nr. Extracted Resistors     : 14234
Nr. Extracted Ground Cap.   : 15414
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './queue_selection_nsVTlH_15095.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 341.684M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 350.2M, InitMEM = 350.2M)
Number of Loop : 0
Start delay calculation (mem=350.203M)...
delayCal using detail RC...
Opening parasitic data file './queue_selection_nsVTlH_15095.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.0  MEM= 352.2M)
Closing parasitic data file './queue_selection_nsVTlH_15095.rcdb.d/header.seq'. 1194 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=350.203M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 350.2M) ***
-holdSdfFile {}                            # string, default=""
-holdSdfScript {}                          # string, default="", private

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.053  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   176   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    272 (272)     |   -0.019   |    272 (272)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 97.887%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:02, mem = 350.2M **
*info: Start fixing DRV (Mem = 350.20M) ...
*info: Options = -postRoute -maxCap -maxTran -noMaxFanout -noSensitivity -backward -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (350.2M)
*info: 6 clock nets excluded
*info: 2 special nets excluded.
*info: 5 no-driver nets excluded.
*info: 6 nets with fixed/cover wires excluded.
*info: There are 2 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.978870
Start fixing design rules ... (0:00:00.0 350.2M)
Done fixing design rule (0:00:00.0 350.2M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.978870 (> 0.950000); stop prematurally!
*** Completed dpFixDRCViolation (0:00:00.0 350.2M)

*info:
*info: Completed fixing DRV (CPU Time = 0:00:00, Mem = 350.20M).

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=350.2M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.053  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   176   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    272 (272)     |   -0.019   |    272 (272)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 97.887%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:02, mem = 350.2M **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false
-routeWithSiDriven false                 # bool, default=false
-drouteStartIteration 0                  # int, default=0, user setting
-drouteStartIteration 0                  # int, default=0

globalDetailRoute

#Start globalDetailRoute on Tue Nov  8 22:03:41 2016
#
#WARNING (NRDB-682) NET FECTS_clks_clk___L2_N3 has logical connectivity at (44.080 41.325 M1) that is not on pin geometry(49.400 46.216 M0). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRIG-44) imported NET FECTS_clks_clk___L2_N3 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) NET FECTS_clks_clk___L2_N2 has logical connectivity at (28.215 50.825 M1) that is not on pin geometry(29.692 60.864 M0). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRIG-44) imported NET FECTS_clks_clk___L2_N2 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) NET FECTS_clks_clk___L2_N1 has logical connectivity at (36.575 35.245 M1) that is not on pin geometry(39.953 41.104 M0). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRIG-44) imported NET FECTS_clks_clk___L2_N1 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) NET FECTS_clks_clk___L2_N0 has logical connectivity at (27.740 38.475 M1) that is not on pin geometry(29.260 43.464 M0). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRIG-44) imported NET FECTS_clks_clk___L2_N0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) NET FECTS_clks_clk___L1_N0 has logical connectivity at (26.865 51.205 M1) that is not on pin geometry(28.317 61.145 M0). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRIG-44) imported NET FECTS_clks_clk___L1_N0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) NET clks.clk has logical connectivity at (20.615 43.510 M1) that is not on pin geometry(20.645 51.142 M0). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRIG-44) imported NET clks.clk has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-976) The step 0.280000 for preferred direction tracks is smaller than the pitch 0.285000 for LAYER metal4. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 0.280000 for preferred direction tracks is smaller than the pitch 0.285000 for LAYER metal6. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 0.840000 for preferred direction tracks is smaller than the pitch 0.855000 for LAYER metal8. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 1.680000 for preferred direction tracks is smaller than the pitch 1.710000 for LAYER metal10. This will cause routability problems for NanoRoute.
#NanoRoute Version v09.14-s029 NR110207-1105/USR65-UB
#Loading the last recorded routing design signature
#Created 51 NETS and 0 SPECIALNETS new signatures
#No placement changes detected since last routing
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#WARNING (NRDB-1005) Can not establish connection to PIN A at (41.238 41.385) on metal1 for NET FECTS_clks_clk___L1_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (29.838 61.145) on metal1 for NET FECTS_clks_clk___L1_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (40.098 41.385) on metal1 for NET FECTS_clks_clk___L1_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (28.317 61.145) on metal1 for NET FECTS_clks_clk___L1_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (20.742 51.058) on metal1 for NET FECTS_clks_clk___L1_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CLK at (27.360 63.223) on metal1 for NET FECTS_clks_clk___L2_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CLK at (20.520 63.223) on metal1 for NET FECTS_clks_clk___L2_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CLK at (20.520 65.975) on metal1 for NET FECTS_clks_clk___L2_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CLK at (22.420 51.155) on metal1 for NET FECTS_clks_clk___L2_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CLK at (32.300 46.215) on metal1 for NET FECTS_clks_clk___L2_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CLK at (29.260 43.462) on metal1 for NET FECTS_clks_clk___L2_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CLK at (33.440 63.223) on metal1 for NET FECTS_clks_clk___L2_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (28.172 60.863) on metal1 for NET FECTS_clks_clk___L2_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CLK at (24.700 33.583) on metal1 for NET FECTS_clks_clk___L2_N1. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CLK at (26.220 41.275) on metal1 for NET FECTS_clks_clk___L2_N1. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CLK at (33.440 33.583) on metal1 for NET FECTS_clks_clk___L2_N1. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CLK at (28.880 31.395) on metal1 for NET FECTS_clks_clk___L2_N1. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CLK at (39.900 28.643) on metal1 for NET FECTS_clks_clk___L2_N1. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CLK at (42.940 31.395) on metal1 for NET FECTS_clks_clk___L2_N1. The NET is considered partially routed.
#WARNING (NRDB-1005 Repeated 20 times. Will be suppressed.) Can not establish connection to PIN Y at (39.953 41.102) on metal1 for NET FECTS_clks_clk___L2_N1. The NET is considered partially routed.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#57 routed nets are extracted.
#    6 (0.50%) extracted nets are partially routed.
#1138 routed nets are imported.
#4 routed nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 1199.
#Number of eco nets is 6
#
#Start data preparation...
#
#Data preparation is done on Tue Nov  8 22:03:41 2016
#
#Analyzing routing resource...
#Routing resource analysis is done on Tue Nov  8 22:03:41 2016
#
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H        2756      24.02%
#  Metal 2        V        2756       4.06%
#  Metal 3        H        2756       0.00%
#  Metal 4        V        2756       4.06%
#  Metal 5        H        2756      12.08%
#  Metal 6        V        2756      11.65%
#  Metal 7        H        2756       0.00%
#  Metal 8        V        2756       0.00%
#  Metal 9        H        2756       0.25%
#  Metal 10       V        2756       0.11%
#  ------------------------------------------
#  Total                  27560       5.62%
#
#  6 nets (0.50%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 358.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 358.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#   Metal 9      0(0.00%)   (0.00%)
#  Metal 10      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 6
#Total wire length = 24841 um.
#Total half perimeter of net bounding box = 24509 um.
#Total wire length on LAYER metal1 = 635 um.
#Total wire length on LAYER metal2 = 9685 um.
#Total wire length on LAYER metal3 = 6742 um.
#Total wire length on LAYER metal4 = 3657 um.
#Total wire length on LAYER metal5 = 1931 um.
#Total wire length on LAYER metal6 = 1157 um.
#Total wire length on LAYER metal7 = 438 um.
#Total wire length on LAYER metal8 = 226 um.
#Total wire length on LAYER metal9 = 230 um.
#Total wire length on LAYER metal10 = 139 um.
#Total number of vias = 6491
#Up-Via Summary (total 6491):
#           
#-----------------------
#  Metal 1         2743
#  Metal 2         2407
#  Metal 3          903
#  Metal 4          225
#  Metal 5          100
#  Metal 6           52
#  Metal 7           34
#  Metal 8           21
#  Metal 9            6
#-----------------------
#                  6491 
#
#Max overcon = 0 track.
#Total overcon = 0.05%.
#Worst layer Gcell overcon rate = 0.00%.
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 8.00 (Mb)
#Total memory = 358.00 (Mb)
#Peak memory = 374.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 13.6% required routing.
#    number of violations = 30
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 364.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 30
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 364.00 (Mb)
#start 2nd optimization iteration ...
#    number of violations = 30
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 364.00 (Mb)
#start 3rd optimization iteration ...
#    number of violations = 4
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 364.00 (Mb)
#start 4th optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 364.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 6
#Total wire length = 24852 um.
#Total half perimeter of net bounding box = 24509 um.
#Total wire length on LAYER metal1 = 637 um.
#Total wire length on LAYER metal2 = 9688 um.
#Total wire length on LAYER metal3 = 6699 um.
#Total wire length on LAYER metal4 = 3707 um.
#Total wire length on LAYER metal5 = 1931 um.
#Total wire length on LAYER metal6 = 1157 um.
#Total wire length on LAYER metal7 = 438 um.
#Total wire length on LAYER metal8 = 226 um.
#Total wire length on LAYER metal9 = 230 um.
#Total wire length on LAYER metal10 = 139 um.
#Total number of vias = 6518
#Up-Via Summary (total 6518):
#           
#-----------------------
#  Metal 1         2745
#  Metal 2         2401
#  Metal 3          934
#  Metal 4          225
#  Metal 5          100
#  Metal 6           52
#  Metal 7           34
#  Metal 8           21
#  Metal 9            6
#-----------------------
#                  6518 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER metal1 = 0
#Total number of violations on LAYER metal2 = 0
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#Total number of violations on LAYER metal7 = 0
#Total number of violations on LAYER metal8 = 0
#Total number of violations on LAYER metal9 = 0
#Total number of violations on LAYER metal10 = 0
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.00 (Mb)
#Total memory = 358.00 (Mb)
#Peak memory = 374.00 (Mb)
#Updating routing design signature
#Created 34 library cell signatures
#Created 1199 NETS and 0 SPECIALNETS signatures
#Created 4400 instance signatures
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 7.00 (Mb)
#Total memory = 357.00 (Mb)
#Peak memory = 374.00 (Mb)
#Number of warnings = 41
#Total number of warnings = 75
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Nov  8 22:03:42 2016
#
**optDesign ... cpu = 0:00:01, real = 0:00:03, mem = 357.7M **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false
-routeWithSiDriven false                 # bool, default=false
-drouteStartIteration 0                  # int, default=0, user setting
Extraction called for design 'queue_selection' of instances=4399 and nets=1199 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design queue_selection.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.065
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 0.6
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 1
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./queue_selection_nsVTlH_15095.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M4 is not specified, it will use  0.600 microns.
  Layer M4        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M5 is not specified, it will use  0.600 microns.
  Layer M5        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M6 is not specified, it will use  0.600 microns.
  Layer M6        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M7 is not specified, it will use  0.600 microns.
  Layer M7        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M8 is not specified, it will use  0.600 microns.
  Layer M8        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M9 is not specified, it will use  0.600 microns.
  Layer M9        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M10 is not specified, it will use  0.600 microns.
  Layer M10        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 357.7M)
Creating parasitic data file './queue_selection_nsVTlH_15095.rcdb.d/header.seq' for storing RC.
Extracted 10.0249% (CPU Time= 0:00:00.0  MEM= 359.7M)
Extracted 20.0249% (CPU Time= 0:00:00.0  MEM= 359.7M)
Extracted 30.0249% (CPU Time= 0:00:00.0  MEM= 359.7M)
Extracted 40.0249% (CPU Time= 0:00:00.0  MEM= 359.7M)
Extracted 50.0249% (CPU Time= 0:00:00.0  MEM= 359.7M)
Extracted 60.0249% (CPU Time= 0:00:00.0  MEM= 359.7M)
Extracted 70.0249% (CPU Time= 0:00:00.0  MEM= 359.7M)
Extracted 80.0249% (CPU Time= 0:00:00.0  MEM= 359.7M)
Extracted 90.0249% (CPU Time= 0:00:00.0  MEM= 359.7M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 359.7M)
Nr. Extracted Resistors     : 14496
Nr. Extracted Ground Cap.   : 15679
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './queue_selection_nsVTlH_15095.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 357.684M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 366.2M, InitMEM = 366.2M)
Number of Loop : 0
Start delay calculation (mem=366.203M)...
delayCal using detail RC...
Opening parasitic data file './queue_selection_nsVTlH_15095.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.0  MEM= 368.2M)
Closing parasitic data file './queue_selection_nsVTlH_15095.rcdb.d/header.seq'. 1194 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=366.203M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 366.2M) ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:01, real = 0:00:03, mem = 366.2M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.064  |  0.106  |  0.064  |  0.649  |  1.293  |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |   N/A   |
|          All Paths:|   176   |   27    |   54    |   121   |   122   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    272 (272)     |   -0.019   |    272 (272)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 97.887%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:03, mem = 366.2M **
*** Finished optDesign ***
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
<CMD> setExtractRCMode -detail -noReduce
**WARN: (ENCEXT-1082):	Option '-detail' is obsolete. Use '-engine postRoute [-effortLevel low]' to set extraction engine, which is based on recommended convention '-engine postRoute [-effortLevel <low|medium|high|signoff>]'. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
**WARN: (ENCEXT-3400):	Option '-noReduce' is obsolete. Use option '-reduce 0.0' instead.
<CMD> extractRC
Extraction called for design 'queue_selection' of instances=4399 and nets=1199 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design queue_selection.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.065
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 0.6
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 1
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./queue_selection_nsVTlH_15095.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M4 is not specified, it will use  0.600 microns.
  Layer M4        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M5 is not specified, it will use  0.600 microns.
  Layer M5        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M6 is not specified, it will use  0.600 microns.
  Layer M6        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M7 is not specified, it will use  0.600 microns.
  Layer M7        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M8 is not specified, it will use  0.600 microns.
  Layer M8        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M9 is not specified, it will use  0.600 microns.
  Layer M9        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M10 is not specified, it will use  0.600 microns.
  Layer M10        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 366.2M)
Creating parasitic data file './queue_selection_nsVTlH_15095.rcdb.d/header.seq' for storing RC.
Extracted 10.0249% (CPU Time= 0:00:00.0  MEM= 368.2M)
Extracted 20.0249% (CPU Time= 0:00:00.0  MEM= 368.2M)
Extracted 30.0249% (CPU Time= 0:00:00.0  MEM= 368.2M)
Extracted 40.0249% (CPU Time= 0:00:00.0  MEM= 368.2M)
Extracted 50.0249% (CPU Time= 0:00:00.0  MEM= 368.2M)
Extracted 60.0249% (CPU Time= 0:00:00.0  MEM= 368.2M)
Extracted 70.0249% (CPU Time= 0:00:00.0  MEM= 368.2M)
Extracted 80.0249% (CPU Time= 0:00:00.0  MEM= 368.2M)
Extracted 90.0249% (CPU Time= 0:00:00.0  MEM= 368.2M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 368.2M)
Nr. Extracted Resistors     : 14496
Nr. Extracted Ground Cap.   : 15679
Nr. Extracted Coupling Cap. : 34016
Opening parasitic data file './queue_selection_nsVTlH_15095.rcdb.d/header.seq' for reading.
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 368.2M)
Creating parasitic data file './queue_selection_nsVTlH_15095.rcdb_Filter.rcdb.d/header.seq' for storing RC.
Closing parasitic data file './queue_selection_nsVTlH_15095.rcdb.d/header.seq'. 1194 times net's RC data read were performed.
Opening parasitic data file './queue_selection_nsVTlH_15095.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 366.203M)
<CMD> buildTimingGraph
<CMD_INTERNAL> setCteReport
<CMD> report_timing -nworst  10 -net > timing.rep.5.final
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 366.2M, InitMEM = 366.2M)
Number of Loop : 0
Start delay calculation (mem=366.203M)...
delayCal using detail RC...
Opening parasitic data file './queue_selection_nsVTlH_15095.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.0  MEM= 368.2M)
Closing parasitic data file './queue_selection_nsVTlH_15095.rcdb.d/header.seq'. 1194 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:00.1 real=0:00:01.0 mem=366.203M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 366.2M) ***
<CMD> streamOut final.gds2 -mapFile gds2_encounter.map -stripes 1 -units 1000 -mode ALL
Parse map file...
Writing GDSII file ...
	****** db unit per micron = 2000 ******
	****** output gds2 file unit per micron = 1000 ******
	****** unit scaling factor = 0.5 ******
**WARN: (ENCOGDS-250):	specified units is smaller than the one in db - you may have rounding problems
Output for instance
Output for bump
Output for tile
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    49                            metal1
    51                            metal2
    61                              via2
    62                            metal3
    30                              via3
    31                            metal4
    32                              via4
    33                            metal5
    36                              via5
    37                            metal6
    38                              via6
    39                            metal7
    40                              via7
    41                            metal8
    42                              via8
    43                            metal9
    44                              via9
    45                           metal10
    50                               via
    49                            metal1
    51                            metal2
    62                            metal3
    31                            metal4
    39                            metal4
    33                            metal5
    41                            metal5
    37                            metal6
    45                            metal6


Stream Out Information Processed for GDS version 3:
Units: 1000 DBU

Object                             Count
----------------------------------------
Instances                           4399

Ports/Pins                           466
    metal layer metal2               151
    metal layer metal3               109
    metal layer metal4                55
    metal layer metal5                67
    metal layer metal6                34
    metal layer metal7                22
    metal layer metal8                 9
    metal layer metal9                13
    metal layer metal10                6

Nets                                8057
    metal layer metal1               800
    metal layer metal2              4329
    metal layer metal3              1993
    metal layer metal4               609
    metal layer metal5               146
    metal layer metal6                91
    metal layer metal7                39
    metal layer metal8                29
    metal layer metal9                15
    metal layer metal10                6

    Via Instances                   6518

Special Nets                         101
    metal layer metal1                93
    metal layer metal5                 4
    metal layer metal6                 4

    Via Instances                    318

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Text                                 574
    metal layer metal1                 2
    metal layer metal2               151
    metal layer metal3               109
    metal layer metal4               110
    metal layer metal5               134
    metal layer metal6                68


Blockages                              0


Custom Text                            0


Custom Box                             0

######Streamout is finished!
<CMD> saveNetlist -excludeLeafCell final.v
Writing Netlist "final.v" ...
<CMD> rcOut -spf final.dspf
Opening parasitic data file './queue_selection_nsVTlH_15095.rcdb.d/header.seq' for reading.
RC Out has the following PVT Info:
   RC-typical 
Printing *|NET...
Detail RC Out Completed (CPU Time= 0:00:00.1  MEM= 368.2M)
Closing parasitic data file './queue_selection_nsVTlH_15095.rcdb.d/header.seq'. 1194 times net's RC data read were performed.
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 366.2) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2080
  VERIFY GEOMETRY ...... SubArea : 1 of 1
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  4 Viols.
  VERIFY GEOMETRY ...... Wiring         :  17 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 1 complete 21 Viols. 0 Wrngs.
VG: elapsed time: 0.00
Begin Summary ...
  Cells       : 0
  SameNet     : 4
  Wiring      : 2
  Antenna     : 0
  Short       : 15
  Overlap     : 0
End Summary

  Verification Complete : 21 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:00.2  MEM: 9.6M)

<CMD> verifyConnectivity -type all

******** Start: VERIFY CONNECTIVITY ********
Start Time: Tue Nov  8 22:03:44 2016

Design Name: queue_selection
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (115.6550, 114.2400)
Error Limit = 1000; Warning Limit = 50
Check all nets
Net FECTS_clks_clk___L2_N3: dangling Wire.
Net FECTS_clks_clk___L2_N2: dangling Wire.
Net FECTS_clks_clk___L2_N1: dangling Wire.
Net FECTS_clks_clk___L2_N0: dangling Wire.
Net FECTS_clks_clk___L1_N0: dangling Wire.
Net clks.clk: dangling Wire.

VC Elapsed Time: 0:00:00.0

Begin Summary 
    38 Problem(s) (ENCVFC-94): The net has dangling wire(s).
    38 total info(s) created.
End Summary

End Time: Tue Nov  8 22:03:44 2016
******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 38 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.1  MEM: 0.000M)

<CMD> saveDesign queue_selection.enc
Redoing specifyClockTree ...
Checking spec file integrity...
Writing Netlist "queue_selection.enc.dat/queue_selection.v.gz" ...
**WARN: (ENCSYC-6105):	Option '-pt' is obsolete. The option is ignored in this release, but to avoid this warning, and to ensure compatibility with future releases, donot use this option.
**WARN: (ENCSYC-6108):	Option '-filePrefix' is obsolete. This option still works in this release, but to avoid this warning, and to ensure compatibility with future releases, donot use this option. Use '<filename>' option instead.
Saving clock tree spec file 'queue_selection.enc.dat/queue_selection.ctstch' ...
Saving configuration ...
Saving preference file queue_selection.enc.dat/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... 59 Drc markers are saved ...
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=368.2M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=368.2M) ***
*** Completed saveYieldMap (cpu=: 0:00:00.0 real=0:00:00.0 mem=: 0.000M) ***
Creating constraint file...

*** Memory Usage v0.159.2.9 (Current mem = 369.215M, initial mem = 50.625M) ***
--- Ending "Encounter" (totcpu=0:00:57.1, real=0:07:02, mem=369.2M) ---
