# //  ModelSim SE-64 10.5 Feb 13 2016 
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do {gps_simulate.do}
# vsim -voptargs=""+acc"" -L dist_mem_gen_v8_0_11 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -lib xil_defaultlib xil_defaultlib.gps xil_defaultlib.glbl 
# Start time: 18:53:46 on Jul 08,2017
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in module "SPI(fast)".
# Loading work.gps(fast)
# Loading unisims_ver.IBUFGDS(fast)
# Loading unisims_ver.IBUFDS(fast)
# Loading work.SPI(fast)
# Loading work.uart(fast)
# Loading work.dist_mem_gen_0(fast)
# Loading dist_mem_gen_v8_0_11.dist_mem_gen_v8_0_11(fast)
# Loading work.glbl(fast)
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
# ** Warning: (vsim-PLI-3408) Too few data words read on line 6 of file "dist_mem_gen_0.mif". Expected 256, found 5.    : D:/Xilinx/Vivado/2017.2/data/ip/xilinx/dist_mem_gen_v8_0/simulation/dist_mem_gen_v8_0.v(234)
#    Time: 0 ps  Iteration: 0  Instance: /gps/rom_0/inst
# End time: 18:54:10 on Jul 08,2017, Elapsed time: 0:00:24
# Errors: 0, Warnings: 1
