library ieee ;
use ieee.std_logic_1164.all;

entity registro8 is
port( D:	in std_logic_vector(7 downto 0);
	  reloj:	in std_logic;
	  Q:	out std_logic_vector(7 downto 0)
);
end registro8;

architecture comportamiento of registro8 is
 
begin
	
    process(D, reloj)
    begin

    -- flanco ascendente de la senyal de reloj
	if (reloj='1' and reloj'event) then
	    Q <= D after 4 ns;
	end if;

    end process;	
    
end comportamiento;
