{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1640490966166 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1640490966178 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 26 11:56:06 2021 " "Processing started: Sun Dec 26 11:56:06 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1640490966178 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640490966178 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ParcelLocker -c ParcelLocker " "Command: quartus_map --read_settings_files=on --write_settings_files=off ParcelLocker -c ParcelLocker" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640490966178 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1640490966560 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1640490966560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/operator.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/operator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Operator " "Found entity 1: Operator" {  } { { "rtl/Operator.v" "" { Text "D:/intelFPGA_lite/18.1/class/ParcelLocker/rtl/Operator.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640490976852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640490976852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/parcellocker.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/parcellocker.v" { { "Info" "ISGN_ENTITY_NAME" "1 ParcelLocker " "Found entity 1: ParcelLocker" {  } { { "rtl/ParcelLocker.v" "" { Text "D:/intelFPGA_lite/18.1/class/ParcelLocker/rtl/ParcelLocker.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640490976852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640490976852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/screen.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/screen.v" { { "Info" "ISGN_ENTITY_NAME" "1 Screen " "Found entity 1: Screen" {  } { { "rtl/Screen.v" "" { Text "D:/intelFPGA_lite/18.1/class/ParcelLocker/rtl/Screen.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640490976862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640490976862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/clockdivide.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/clockdivide.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClockDivide " "Found entity 1: ClockDivide" {  } { { "rtl/ClockDivide.v" "" { Text "D:/intelFPGA_lite/18.1/class/ParcelLocker/rtl/ClockDivide.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640490976862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640490976862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/parcellocker_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file tb/parcellocker_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ParcelLocker_tb " "Found entity 1: ParcelLocker_tb" {  } { { "tb/ParcelLocker_tb.v" "" { Text "D:/intelFPGA_lite/18.1/class/ParcelLocker/tb/ParcelLocker_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640490976862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640490976862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/clockdivide_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file tb/clockdivide_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClockDivide_tb " "Found entity 1: ClockDivide_tb" {  } { { "tb/ClockDivide_tb.v" "" { Text "D:/intelFPGA_lite/18.1/class/ParcelLocker/tb/ClockDivide_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640490976872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640490976872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/disp.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/disp.v" { { "Info" "ISGN_ENTITY_NAME" "1 DISP " "Found entity 1: DISP" {  } { { "rtl/DISP.v" "" { Text "D:/intelFPGA_lite/18.1/class/ParcelLocker/rtl/DISP.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640490976872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640490976872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboard.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 Keyboard " "Found entity 1: Keyboard" {  } { { "rtl/Keyboard.v" "" { Text "D:/intelFPGA_lite/18.1/class/ParcelLocker/rtl/Keyboard.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640490976872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640490976872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "rtl/debounce.v" "" { Text "D:/intelFPGA_lite/18.1/class/ParcelLocker/rtl/debounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640490976872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640490976872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ld.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ld.v" { { "Info" "ISGN_ENTITY_NAME" "1 LD " "Found entity 1: LD" {  } { { "rtl/LD.v" "" { Text "D:/intelFPGA_lite/18.1/class/ParcelLocker/rtl/LD.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640490976872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640490976872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/bp.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/bp.v" { { "Info" "ISGN_ENTITY_NAME" "1 BP " "Found entity 1: BP" {  } { { "rtl/BP.v" "" { Text "D:/intelFPGA_lite/18.1/class/ParcelLocker/rtl/BP.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640490976882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640490976882 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ParcelLocker " "Elaborating entity \"ParcelLocker\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1640490976942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockDivide ClockDivide:Hz1k " "Elaborating entity \"ClockDivide\" for hierarchy \"ClockDivide:Hz1k\"" {  } { { "rtl/ParcelLocker.v" "Hz1k" { Text "D:/intelFPGA_lite/18.1/class/ParcelLocker/rtl/ParcelLocker.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640490976942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Screen Screen:scr " "Elaborating entity \"Screen\" for hierarchy \"Screen:scr\"" {  } { { "rtl/ParcelLocker.v" "scr" { Text "D:/intelFPGA_lite/18.1/class/ParcelLocker/rtl/ParcelLocker.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640490976942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DISP DISP:DS " "Elaborating entity \"DISP\" for hierarchy \"DISP:DS\"" {  } { { "rtl/ParcelLocker.v" "DS" { Text "D:/intelFPGA_lite/18.1/class/ParcelLocker/rtl/ParcelLocker.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640490976942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Keyboard Keyboard:kb " "Elaborating entity \"Keyboard\" for hierarchy \"Keyboard:kb\"" {  } { { "rtl/ParcelLocker.v" "kb" { Text "D:/intelFPGA_lite/18.1/class/ParcelLocker/rtl/ParcelLocker.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640490976963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Operator Operator:op " "Elaborating entity \"Operator\" for hierarchy \"Operator:op\"" {  } { { "rtl/ParcelLocker.v" "op" { Text "D:/intelFPGA_lite/18.1/class/ParcelLocker/rtl/ParcelLocker.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640490976963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LD LD:ledld " "Elaborating entity \"LD\" for hierarchy \"LD:ledld\"" {  } { { "rtl/ParcelLocker.v" "ledld" { Text "D:/intelFPGA_lite/18.1/class/ParcelLocker/rtl/ParcelLocker.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640490976973 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "full LD.v(13) " "Verilog HDL Always Construct warning at LD.v(13): inferring latch(es) for variable \"full\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/LD.v" "" { Text "D:/intelFPGA_lite/18.1/class/ParcelLocker/rtl/LD.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640490976973 "|ParcelLocker|LD:ledld"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full\[0\] LD.v(13) " "Inferred latch for \"full\[0\]\" at LD.v(13)" {  } { { "rtl/LD.v" "" { Text "D:/intelFPGA_lite/18.1/class/ParcelLocker/rtl/LD.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640490976973 "|ParcelLocker|LD:ledld"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full\[1\] LD.v(13) " "Inferred latch for \"full\[1\]\" at LD.v(13)" {  } { { "rtl/LD.v" "" { Text "D:/intelFPGA_lite/18.1/class/ParcelLocker/rtl/LD.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640490976973 "|ParcelLocker|LD:ledld"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full\[2\] LD.v(13) " "Inferred latch for \"full\[2\]\" at LD.v(13)" {  } { { "rtl/LD.v" "" { Text "D:/intelFPGA_lite/18.1/class/ParcelLocker/rtl/LD.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640490976973 "|ParcelLocker|LD:ledld"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full\[3\] LD.v(13) " "Inferred latch for \"full\[3\]\" at LD.v(13)" {  } { { "rtl/LD.v" "" { Text "D:/intelFPGA_lite/18.1/class/ParcelLocker/rtl/LD.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640490976973 "|ParcelLocker|LD:ledld"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full\[4\] LD.v(13) " "Inferred latch for \"full\[4\]\" at LD.v(13)" {  } { { "rtl/LD.v" "" { Text "D:/intelFPGA_lite/18.1/class/ParcelLocker/rtl/LD.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640490976973 "|ParcelLocker|LD:ledld"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full\[5\] LD.v(13) " "Inferred latch for \"full\[5\]\" at LD.v(13)" {  } { { "rtl/LD.v" "" { Text "D:/intelFPGA_lite/18.1/class/ParcelLocker/rtl/LD.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640490976973 "|ParcelLocker|LD:ledld"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full\[6\] LD.v(13) " "Inferred latch for \"full\[6\]\" at LD.v(13)" {  } { { "rtl/LD.v" "" { Text "D:/intelFPGA_lite/18.1/class/ParcelLocker/rtl/LD.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640490976973 "|ParcelLocker|LD:ledld"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full\[7\] LD.v(13) " "Inferred latch for \"full\[7\]\" at LD.v(13)" {  } { { "rtl/LD.v" "" { Text "D:/intelFPGA_lite/18.1/class/ParcelLocker/rtl/LD.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640490976973 "|ParcelLocker|LD:ledld"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BP BP:bp " "Elaborating entity \"BP\" for hierarchy \"BP:bp\"" {  } { { "rtl/ParcelLocker.v" "bp" { Text "D:/intelFPGA_lite/18.1/class/ParcelLocker/rtl/ParcelLocker.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640490976973 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "BP.v(159) " "Verilog HDL Case Statement information at BP.v(159): all case item expressions in this case statement are onehot" {  } { { "rtl/BP.v" "" { Text "D:/intelFPGA_lite/18.1/class/ParcelLocker/rtl/BP.v" 159 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1640490976973 "|ParcelLocker|BP:bp"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "BP.v(164) " "Verilog HDL Case Statement information at BP.v(164): all case item expressions in this case statement are onehot" {  } { { "rtl/BP.v" "" { Text "D:/intelFPGA_lite/18.1/class/ParcelLocker/rtl/BP.v" 164 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1640490976973 "|ParcelLocker|BP:bp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:kbdb0 " "Elaborating entity \"debounce\" for hierarchy \"debounce:kbdb0\"" {  } { { "rtl/ParcelLocker.v" "kbdb0" { Text "D:/intelFPGA_lite/18.1/class/ParcelLocker/rtl/ParcelLocker.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640490976973 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1640490977485 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "g_col\[6\] GND " "Pin \"g_col\[6\]\" is stuck at GND" {  } { { "rtl/ParcelLocker.v" "" { Text "D:/intelFPGA_lite/18.1/class/ParcelLocker/rtl/ParcelLocker.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640490977772 "|ParcelLocker|g_col[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g_col\[7\] GND " "Pin \"g_col\[7\]\" is stuck at GND" {  } { { "rtl/ParcelLocker.v" "" { Text "D:/intelFPGA_lite/18.1/class/ParcelLocker/rtl/ParcelLocker.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640490977772 "|ParcelLocker|g_col[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ds_a\[7\] GND " "Pin \"ds_a\[7\]\" is stuck at GND" {  } { { "rtl/ParcelLocker.v" "" { Text "D:/intelFPGA_lite/18.1/class/ParcelLocker/rtl/ParcelLocker.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640490977772 "|ParcelLocker|ds_a[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1640490977772 ""}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "rtl/Operator.v" "" { Text "D:/intelFPGA_lite/18.1/class/ParcelLocker/rtl/Operator.v" 46 -1 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1640490977782 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1640490978324 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "958 " "Implemented 958 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1640490978344 ""} { "Info" "ICUT_CUT_TM_OPINS" "53 " "Implemented 53 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1640490978344 ""} { "Info" "ICUT_CUT_TM_LCELLS" "899 " "Implemented 899 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1640490978344 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1640490978344 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4707 " "Peak virtual memory: 4707 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1640490978394 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 26 11:56:18 2021 " "Processing ended: Sun Dec 26 11:56:18 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1640490978394 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1640490978394 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1640490978394 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1640490978394 ""}
