#ifndef __MMA8452Q_PRV_H__
#define __MMA8452Q_PRV_H__

#include "mma8452q_cfg.h"

#if MMA8452Q_READ_MODE_FAST == ON
typedef int8_t MMA8452Q_Type_t;
#else
typedef int16_t MMA8452Q_Type_t;
#endif

// Registers
#define MMA8452Q_STATUS          0x00
#define MMA8452Q_OUT_X_MSB       0x01
#define MMA8452Q_OUT_X_LSB       0x02
#define MMA8452Q_OUT_Y_MSB       0x03
#define MMA8452Q_OUT_Y_LSB       0x04
#define MMA8452Q_OUT_Z_MSB       0x05
#define MMA8452Q_OUT_Z_LSB       0x06
#define MMA8452Q_INT_SOURCE      0x0C
#define MMA8452Q_WHO_AM_I        0x0D
#define MMA8452Q_XYZ_DATA_CFG    0x0E
#define MMA8452Q_FF_MT_CFG       0x15
#define MMA8452Q_FF_MT_SRC       0x16
#define MMA8452Q_FF_MT_THS       0x17
#define MMA8452Q_FF_MT_COUNT     0x18
#define MMA8452Q_TRANSIENT_CFG   0x1D
#define MMA8452Q_TRANSIENT_SRC   0x1E
#define MMA8452Q_TRANSIENT_THS   0x1F
#define MMA8452Q_TRANSIENT_COUNT 0x20
#define MMA8452Q_PULSE_CFG       0x21
#define MMA8452Q_CTRL_REG1       0x2A
#define MMA8452Q_CTRL_REG2       0x2B
#define MMA8452Q_CTRL_REG3       0x2C
#define MMA8452Q_CTRL_REG4       0x2D
#define MMA8452Q_CTRL_REG5       0x2E

// MMA8452Q_WHO_AM_I
#define MMA8452Q_DEVICE_ID 0x2A

// MMA8452Q_XYZ_DATA_CFG
#define MMA8452Q_XYZ_DATA_CFG_FS0     0
#define MMA8452Q_XYZ_DATA_CFG_FS1     1
#define MMA8452Q_XYZ_DATA_CFG_HPF_OUT 4

// MMA8452Q_INT_SOURCE bits
#define MMA8452Q_INT_SOURCE_SRC_DRDY   0
#define MMA8452Q_INT_SOURCE_SRC_FF_MT  2
#define MMA8452Q_INT_SOURCE_SRC_PULSE  3
#define MMA8452Q_INT_SOURCE_SRC_LNDPRT 4
#define MMA8452Q_INT_SOURCE_SRC_TRANS  5
#define MMA8452Q_INT_SOURCE_SRC_ASLP   7

// CTRL_REG1 bits
#define MMA8452Q_CTRL_REG1_ACTIVE     0
#define MMA8452Q_CTRL_REG1_F_READ     1
#define MMA8452Q_CTRL_REG1_LNOISE     2
#define MMA8452Q_CTRL_REG1_DR0        3
#define MMA8452Q_CTRL_REG1_DR1        4
#define MMA8452Q_CTRL_REG1_DR2        5
#define MMA8452Q_CTRL_REG1_ASLP_RATE0 6
#define MMA8452Q_CTRL_REG1_ASLP_RATE1 7

// CTRL_REG4 bits
#define MMA8452Q_CTRL_REG4_INT_EN_DRDY   0
#define MMA8452Q_CTRL_REG4_INT_EN_FF_MT  2
#define MMA8452Q_CTRL_REG4_INT_EN_PULSE  3
#define MMA8452Q_CTRL_REG4_INT_EN_LNDPRT 4
#define MMA8452Q_CTRL_REG4_INT_EN_TRANS  5
#define MMA8452Q_CTRL_REG4_INT_EN_ASLP   7

// CTRL_REG5 bits
#define MMA8452Q_CTRL_REG5_INT_CFG_DRDY   0
#define MMA8452Q_CTRL_REG5_INT_CFG_FF_MT  2
#define MMA8452Q_CTRL_REG5_INT_CFG_PULSE  3
#define MMA8452Q_CTRL_REG5_INT_CFG_LNDPRT 4
#define MMA8452Q_CTRL_REG5_INT_CFG_TRANS  5
#define MMA8452Q_CTRL_REG5_INT_CFG_ASLP   7

// MMA8452Q_FF_MT_CFG
#define MMA8452Q_FF_MT_CFG_XTEFE   3
#define MMA8452Q_FF_MT_CFG_YTEFE   4
#define MMA8452Q_FF_MT_CFG_ZTEFE   5
#define MMA8452Q_FF_MT_CFG_ELE     7

// MMA8452Q_TRANSIENT_CFG
#define MMA8452Q_TRANSIENT_CFG_HPF_BYP 0
#define MMA8452Q_TRANSIENT_CFG_XTEFE   1
#define MMA8452Q_TRANSIENT_CFG_YTEFE   2
#define MMA8452Q_TRANSIENT_CFG_ZTEFE   3
#define MMA8452Q_TRANSIENT_CFG_ELE     4

#endif /* __MMA8452Q_PRV_H__ */
