<stg><name>dft</name>


<trans_list>

<trans id="1386" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1352" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1353" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1354" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1355" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1356" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1357" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1358" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1359" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1360" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1361" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1362" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1363" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1364" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1365" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1366" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1367" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1368" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1369" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1370" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1371" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1372" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1373" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1374" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1375" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1376" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1377" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1378" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1379" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1380" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1381" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1382" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1383" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="11" op_0_bw="32">
<![CDATA[
entry:0 %k = alloca i32 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="11" op_0_bw="32">
<![CDATA[
entry:1 %n = alloca i32 1

]]></Node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="32">
<![CDATA[
entry:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:3 %spectopmodule_ln5 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2

]]></Node>
<StgValue><ssdm name="spectopmodule_ln5"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_sample, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %real_sample

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imag_sample, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %imag_sample

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_op_0, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:9 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %real_op_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_op_1, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:11 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %real_op_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_op_2, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:13 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %real_op_2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_op_3, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:15 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %real_op_3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_op_4, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:17 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %real_op_4

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_op_5, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:19 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %real_op_5

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_op_6, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:21 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %real_op_6

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_op_7, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:23 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %real_op_7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:24 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_op_8, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:25 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %real_op_8

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:26 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_op_9, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:27 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %real_op_9

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:28 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_op_10, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:29 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %real_op_10

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:30 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_op_11, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:31 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %real_op_11

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:32 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_op_12, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:33 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %real_op_12

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:34 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_op_13, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:35 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %real_op_13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:36 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_op_14, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:37 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %real_op_14

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:38 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_op_15, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:39 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %real_op_15

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:40 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_op_16, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:41 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %real_op_16

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:42 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_op_17, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:43 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %real_op_17

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:44 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_op_18, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:45 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %real_op_18

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:46 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_op_19, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:47 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %real_op_19

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:48 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_op_20, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:49 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %real_op_20

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:50 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imag_op_0, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:51 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %imag_op_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:52 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imag_op_1, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:53 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %imag_op_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:54 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imag_op_2, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:55 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %imag_op_2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:56 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imag_op_3, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:57 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %imag_op_3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:58 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imag_op_4, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:59 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %imag_op_4

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:60 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imag_op_5, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:61 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %imag_op_5

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:62 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imag_op_6, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:63 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %imag_op_6

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:64 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imag_op_7, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:65 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %imag_op_7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:66 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imag_op_8, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:67 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %imag_op_8

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:68 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imag_op_9, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:69 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %imag_op_9

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:70 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imag_op_10, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:71 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %imag_op_10

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:72 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imag_op_11, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:73 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %imag_op_11

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:74 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imag_op_12, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:75 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %imag_op_12

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:76 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imag_op_13, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:77 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %imag_op_13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:78 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imag_op_14, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:79 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %imag_op_14

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:80 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imag_op_15, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:81 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %imag_op_15

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:82 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imag_op_16, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:83 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %imag_op_16

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:84 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imag_op_17, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:85 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %imag_op_17

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:86 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imag_op_18, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:87 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %imag_op_18

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:88 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imag_op_19, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:89 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %imag_op_19

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:90 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imag_op_20, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:91 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %imag_op_20

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:92 %store_ln18 = store i16 0, i16 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:93 %store_ln18 = store i11 0, i11 %n

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:94 %store_ln18 = store i11 0, i11 %k

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0">
<![CDATA[
entry:95 %br_ln18 = br void %for.body3

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body3:0 %indvar_flatten_load = load i16 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body3:1 %icmp_ln18 = icmp_eq  i16 %indvar_flatten_load, i16 50176

]]></Node>
<StgValue><ssdm name="icmp_ln18"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body3:2 %add_ln18 = add i16 %indvar_flatten_load, i16 1

]]></Node>
<StgValue><ssdm name="add_ln18"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body3:3 %br_ln18 = br i1 %icmp_ln18, void %for.inc439, void %for.end440

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.inc439:0 %k_load = load i11 %k

]]></Node>
<StgValue><ssdm name="k_load"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.inc439:1 %n_load = load i11 %n

]]></Node>
<StgValue><ssdm name="n_load"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="1" op_1_bw="11" op_2_bw="32">
<![CDATA[
for.inc439:4 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %k_load, i32 10

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc439:5 %select_ln18 = select i1 %tmp, i11 0, i11 %k_load

]]></Node>
<StgValue><ssdm name="select_ln18"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc439:6 %add_ln18_1 = add i11 %n_load, i11 1

]]></Node>
<StgValue><ssdm name="add_ln18_1"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc439:7 %select_ln18_1 = select i1 %tmp, i11 %add_ln18_1, i11 %n_load

]]></Node>
<StgValue><ssdm name="select_ln18_1"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="10" op_0_bw="11">
<![CDATA[
for.inc439:8 %trunc_ln18 = trunc i11 %select_ln18_1

]]></Node>
<StgValue><ssdm name="trunc_ln18"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="10" op_0_bw="11">
<![CDATA[
for.inc439:13 %trunc_ln23 = trunc i11 %select_ln18

]]></Node>
<StgValue><ssdm name="trunc_ln23"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="23" op_0_bw="11">
<![CDATA[
for.inc439:41 %zext_ln45_2 = zext i11 %select_ln18

]]></Node>
<StgValue><ssdm name="zext_ln45_2"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.inc439:42 %mul_ln45 = mul i23 %zext_ln45_2, i23 3121

]]></Node>
<StgValue><ssdm name="mul_ln45"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc439:345 %icmp_ln78 = icmp_eq  i11 %select_ln18, i11 1008

]]></Node>
<StgValue><ssdm name="icmp_ln78"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc439:451 %add_ln20 = add i11 %select_ln18, i11 21

]]></Node>
<StgValue><ssdm name="add_ln20"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc439:452 %store_ln20 = store i16 %add_ln18, i16 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc439:453 %store_ln20 = store i11 %select_ln18_1, i11 %n

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc439:454 %store_ln20 = store i11 %add_ln20, i11 %k

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="152" st_id="2" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc439:16 %index0 = mul i10 %trunc_ln23, i10 %trunc_ln18

]]></Node>
<StgValue><ssdm name="index0"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.inc439:42 %mul_ln45 = mul i23 %zext_ln45_2, i23 3121

]]></Node>
<StgValue><ssdm name="mul_ln45"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="154" st_id="3" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc439:16 %index0 = mul i10 %trunc_ln23, i10 %trunc_ln18

]]></Node>
<StgValue><ssdm name="index0"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.inc439:42 %mul_ln45 = mul i23 %zext_ln45_2, i23 3121

]]></Node>
<StgValue><ssdm name="mul_ln45"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="156" st_id="4" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc439:16 %index0 = mul i10 %trunc_ln23, i10 %trunc_ln18

]]></Node>
<StgValue><ssdm name="index0"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.inc439:42 %mul_ln45 = mul i23 %zext_ln45_2, i23 3121

]]></Node>
<StgValue><ssdm name="mul_ln45"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="7" op_0_bw="7" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc439:43 %tmp_1 = partselect i7 @_ssdm_op_PartSelect.i7.i23.i32.i32, i23 %mul_ln45, i32 16, i32 22

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="159" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="11">
<![CDATA[
for.inc439:9 %zext_ln18 = zext i11 %select_ln18_1

]]></Node>
<StgValue><ssdm name="zext_ln18"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc439:10 %real_sample_addr = getelementptr i32 %real_sample, i64 0, i64 %zext_ln18

]]></Node>
<StgValue><ssdm name="real_sample_addr"/></StgValue>
</operation>

<operation id="161" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="10">
<![CDATA[
for.inc439:11 %real_sample_load = load i10 %real_sample_addr

]]></Node>
<StgValue><ssdm name="real_sample_load"/></StgValue>
</operation>

<operation id="162" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc439:17 %index1 = add i10 %index0, i10 %trunc_ln18

]]></Node>
<StgValue><ssdm name="index1"/></StgValue>
</operation>

<operation id="163" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc439:18 %index2 = add i10 %index1, i10 %trunc_ln18

]]></Node>
<StgValue><ssdm name="index2"/></StgValue>
</operation>

<operation id="164" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="10">
<![CDATA[
for.inc439:37 %zext_ln45 = zext i10 %index0

]]></Node>
<StgValue><ssdm name="zext_ln45"/></StgValue>
</operation>

<operation id="165" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc439:38 %p_ZL22cos_coefficients_table_0_addr = getelementptr i32 %p_ZL22cos_coefficients_table_0, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="p_ZL22cos_coefficients_table_0_addr"/></StgValue>
</operation>

<operation id="166" st_id="5" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="10">
<![CDATA[
for.inc439:39 %p_ZL22cos_coefficients_table_0_load = load i10 %p_ZL22cos_coefficients_table_0_addr

]]></Node>
<StgValue><ssdm name="p_ZL22cos_coefficients_table_0_load"/></StgValue>
</operation>

<operation id="167" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc439:51 %p_ZL22sin_coefficients_table_0_addr = getelementptr i32 %p_ZL22sin_coefficients_table_0, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="p_ZL22sin_coefficients_table_0_addr"/></StgValue>
</operation>

<operation id="168" st_id="5" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="10">
<![CDATA[
for.inc439:52 %p_ZL22sin_coefficients_table_0_load = load i10 %p_ZL22sin_coefficients_table_0_addr

]]></Node>
<StgValue><ssdm name="p_ZL22sin_coefficients_table_0_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="169" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="10">
<![CDATA[
for.inc439:11 %real_sample_load = load i10 %real_sample_addr

]]></Node>
<StgValue><ssdm name="real_sample_load"/></StgValue>
</operation>

<operation id="170" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc439:19 %index3 = add i10 %index2, i10 %trunc_ln18

]]></Node>
<StgValue><ssdm name="index3"/></StgValue>
</operation>

<operation id="171" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc439:20 %index4 = add i10 %index3, i10 %trunc_ln18

]]></Node>
<StgValue><ssdm name="index4"/></StgValue>
</operation>

<operation id="172" st_id="6" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="10">
<![CDATA[
for.inc439:39 %p_ZL22cos_coefficients_table_0_load = load i10 %p_ZL22cos_coefficients_table_0_addr

]]></Node>
<StgValue><ssdm name="p_ZL22cos_coefficients_table_0_load"/></StgValue>
</operation>

<operation id="173" st_id="6" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="10">
<![CDATA[
for.inc439:52 %p_ZL22sin_coefficients_table_0_load = load i10 %p_ZL22sin_coefficients_table_0_addr

]]></Node>
<StgValue><ssdm name="p_ZL22sin_coefficients_table_0_load"/></StgValue>
</operation>

<operation id="174" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="64" op_0_bw="10">
<![CDATA[
for.inc439:60 %zext_ln47 = zext i10 %index1

]]></Node>
<StgValue><ssdm name="zext_ln47"/></StgValue>
</operation>

<operation id="175" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc439:61 %p_ZL22cos_coefficients_table_1_addr = getelementptr i32 %p_ZL22cos_coefficients_table_1, i64 0, i64 %zext_ln47

]]></Node>
<StgValue><ssdm name="p_ZL22cos_coefficients_table_1_addr"/></StgValue>
</operation>

<operation id="176" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="10">
<![CDATA[
for.inc439:62 %p_ZL22cos_coefficients_table_1_load = load i10 %p_ZL22cos_coefficients_table_1_addr

]]></Node>
<StgValue><ssdm name="p_ZL22cos_coefficients_table_1_load"/></StgValue>
</operation>

<operation id="177" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc439:70 %p_ZL22sin_coefficients_table_1_addr = getelementptr i32 %p_ZL22sin_coefficients_table_1, i64 0, i64 %zext_ln47

]]></Node>
<StgValue><ssdm name="p_ZL22sin_coefficients_table_1_addr"/></StgValue>
</operation>

<operation id="178" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="10">
<![CDATA[
for.inc439:71 %p_ZL22sin_coefficients_table_1_load = load i10 %p_ZL22sin_coefficients_table_1_addr

]]></Node>
<StgValue><ssdm name="p_ZL22sin_coefficients_table_1_load"/></StgValue>
</operation>

<operation id="179" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="64" op_0_bw="10">
<![CDATA[
for.inc439:79 %zext_ln49 = zext i10 %index2

]]></Node>
<StgValue><ssdm name="zext_ln49"/></StgValue>
</operation>

<operation id="180" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc439:80 %p_ZL22cos_coefficients_table_2_addr = getelementptr i32 %p_ZL22cos_coefficients_table_2, i64 0, i64 %zext_ln49

]]></Node>
<StgValue><ssdm name="p_ZL22cos_coefficients_table_2_addr"/></StgValue>
</operation>

<operation id="181" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="10">
<![CDATA[
for.inc439:81 %p_ZL22cos_coefficients_table_2_load = load i10 %p_ZL22cos_coefficients_table_2_addr

]]></Node>
<StgValue><ssdm name="p_ZL22cos_coefficients_table_2_load"/></StgValue>
</operation>

<operation id="182" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc439:89 %p_ZL22sin_coefficients_table_2_addr = getelementptr i32 %p_ZL22sin_coefficients_table_2, i64 0, i64 %zext_ln49

]]></Node>
<StgValue><ssdm name="p_ZL22sin_coefficients_table_2_addr"/></StgValue>
</operation>

<operation id="183" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="10">
<![CDATA[
for.inc439:90 %p_ZL22sin_coefficients_table_2_load = load i10 %p_ZL22sin_coefficients_table_2_addr

]]></Node>
<StgValue><ssdm name="p_ZL22sin_coefficients_table_2_load"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="184" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32">
<![CDATA[
for.inc439:12 %bitcast_ln18 = bitcast i32 %real_sample_load

]]></Node>
<StgValue><ssdm name="bitcast_ln18"/></StgValue>
</operation>

<operation id="185" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc439:21 %index5 = add i10 %index4, i10 %trunc_ln18

]]></Node>
<StgValue><ssdm name="index5"/></StgValue>
</operation>

<operation id="186" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc439:22 %index6 = add i10 %index5, i10 %trunc_ln18

]]></Node>
<StgValue><ssdm name="index6"/></StgValue>
</operation>

<operation id="187" st_id="7" stage="7" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:40 %mul = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_0_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="188" st_id="7" stage="7" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:53 %mul1 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_0_load

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="189" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="10">
<![CDATA[
for.inc439:62 %p_ZL22cos_coefficients_table_1_load = load i10 %p_ZL22cos_coefficients_table_1_addr

]]></Node>
<StgValue><ssdm name="p_ZL22cos_coefficients_table_1_load"/></StgValue>
</operation>

<operation id="190" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="10">
<![CDATA[
for.inc439:71 %p_ZL22sin_coefficients_table_1_load = load i10 %p_ZL22sin_coefficients_table_1_addr

]]></Node>
<StgValue><ssdm name="p_ZL22sin_coefficients_table_1_load"/></StgValue>
</operation>

<operation id="191" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="10">
<![CDATA[
for.inc439:81 %p_ZL22cos_coefficients_table_2_load = load i10 %p_ZL22cos_coefficients_table_2_addr

]]></Node>
<StgValue><ssdm name="p_ZL22cos_coefficients_table_2_load"/></StgValue>
</operation>

<operation id="192" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="10">
<![CDATA[
for.inc439:90 %p_ZL22sin_coefficients_table_2_load = load i10 %p_ZL22sin_coefficients_table_2_addr

]]></Node>
<StgValue><ssdm name="p_ZL22sin_coefficients_table_2_load"/></StgValue>
</operation>

<operation id="193" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="10">
<![CDATA[
for.inc439:98 %zext_ln51 = zext i10 %index3

]]></Node>
<StgValue><ssdm name="zext_ln51"/></StgValue>
</operation>

<operation id="194" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc439:99 %p_ZL22cos_coefficients_table_3_addr = getelementptr i32 %p_ZL22cos_coefficients_table_3, i64 0, i64 %zext_ln51

]]></Node>
<StgValue><ssdm name="p_ZL22cos_coefficients_table_3_addr"/></StgValue>
</operation>

<operation id="195" st_id="7" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="10">
<![CDATA[
for.inc439:100 %p_ZL22cos_coefficients_table_3_load = load i10 %p_ZL22cos_coefficients_table_3_addr

]]></Node>
<StgValue><ssdm name="p_ZL22cos_coefficients_table_3_load"/></StgValue>
</operation>

<operation id="196" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc439:108 %p_ZL22sin_coefficients_table_3_addr = getelementptr i32 %p_ZL22sin_coefficients_table_3, i64 0, i64 %zext_ln51

]]></Node>
<StgValue><ssdm name="p_ZL22sin_coefficients_table_3_addr"/></StgValue>
</operation>

<operation id="197" st_id="7" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="10">
<![CDATA[
for.inc439:109 %p_ZL22sin_coefficients_table_3_load = load i10 %p_ZL22sin_coefficients_table_3_addr

]]></Node>
<StgValue><ssdm name="p_ZL22sin_coefficients_table_3_load"/></StgValue>
</operation>

<operation id="198" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="64" op_0_bw="10">
<![CDATA[
for.inc439:117 %zext_ln53 = zext i10 %index4

]]></Node>
<StgValue><ssdm name="zext_ln53"/></StgValue>
</operation>

<operation id="199" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc439:118 %p_ZL22cos_coefficients_table_4_addr = getelementptr i32 %p_ZL22cos_coefficients_table_4, i64 0, i64 %zext_ln53

]]></Node>
<StgValue><ssdm name="p_ZL22cos_coefficients_table_4_addr"/></StgValue>
</operation>

<operation id="200" st_id="7" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="10">
<![CDATA[
for.inc439:119 %p_ZL22cos_coefficients_table_4_load = load i10 %p_ZL22cos_coefficients_table_4_addr

]]></Node>
<StgValue><ssdm name="p_ZL22cos_coefficients_table_4_load"/></StgValue>
</operation>

<operation id="201" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc439:127 %p_ZL22sin_coefficients_table_4_addr = getelementptr i32 %p_ZL22sin_coefficients_table_4, i64 0, i64 %zext_ln53

]]></Node>
<StgValue><ssdm name="p_ZL22sin_coefficients_table_4_addr"/></StgValue>
</operation>

<operation id="202" st_id="7" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="10">
<![CDATA[
for.inc439:128 %p_ZL22sin_coefficients_table_4_load = load i10 %p_ZL22sin_coefficients_table_4_addr

]]></Node>
<StgValue><ssdm name="p_ZL22sin_coefficients_table_4_load"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="203" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc439:23 %index7 = add i10 %index6, i10 %trunc_ln18

]]></Node>
<StgValue><ssdm name="index7"/></StgValue>
</operation>

<operation id="204" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc439:24 %index8 = add i10 %index7, i10 %trunc_ln18

]]></Node>
<StgValue><ssdm name="index8"/></StgValue>
</operation>

<operation id="205" st_id="8" stage="6" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:40 %mul = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_0_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="206" st_id="8" stage="6" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:53 %mul1 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_0_load

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="207" st_id="8" stage="7" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:63 %mul2 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_1_load

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="208" st_id="8" stage="7" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:72 %mul3 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_1_load

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="209" st_id="8" stage="7" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:82 %mul4 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_2_load

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="210" st_id="8" stage="7" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:91 %mul5 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_2_load

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>

<operation id="211" st_id="8" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="10">
<![CDATA[
for.inc439:100 %p_ZL22cos_coefficients_table_3_load = load i10 %p_ZL22cos_coefficients_table_3_addr

]]></Node>
<StgValue><ssdm name="p_ZL22cos_coefficients_table_3_load"/></StgValue>
</operation>

<operation id="212" st_id="8" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="10">
<![CDATA[
for.inc439:109 %p_ZL22sin_coefficients_table_3_load = load i10 %p_ZL22sin_coefficients_table_3_addr

]]></Node>
<StgValue><ssdm name="p_ZL22sin_coefficients_table_3_load"/></StgValue>
</operation>

<operation id="213" st_id="8" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="10">
<![CDATA[
for.inc439:119 %p_ZL22cos_coefficients_table_4_load = load i10 %p_ZL22cos_coefficients_table_4_addr

]]></Node>
<StgValue><ssdm name="p_ZL22cos_coefficients_table_4_load"/></StgValue>
</operation>

<operation id="214" st_id="8" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="10">
<![CDATA[
for.inc439:128 %p_ZL22sin_coefficients_table_4_load = load i10 %p_ZL22sin_coefficients_table_4_addr

]]></Node>
<StgValue><ssdm name="p_ZL22sin_coefficients_table_4_load"/></StgValue>
</operation>

<operation id="215" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="64" op_0_bw="10">
<![CDATA[
for.inc439:136 %zext_ln55 = zext i10 %index5

]]></Node>
<StgValue><ssdm name="zext_ln55"/></StgValue>
</operation>

<operation id="216" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc439:137 %p_ZL22cos_coefficients_table_5_addr = getelementptr i32 %p_ZL22cos_coefficients_table_5, i64 0, i64 %zext_ln55

]]></Node>
<StgValue><ssdm name="p_ZL22cos_coefficients_table_5_addr"/></StgValue>
</operation>

<operation id="217" st_id="8" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="10">
<![CDATA[
for.inc439:138 %p_ZL22cos_coefficients_table_5_load = load i10 %p_ZL22cos_coefficients_table_5_addr

]]></Node>
<StgValue><ssdm name="p_ZL22cos_coefficients_table_5_load"/></StgValue>
</operation>

<operation id="218" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc439:146 %p_ZL22sin_coefficients_table_5_addr = getelementptr i32 %p_ZL22sin_coefficients_table_5, i64 0, i64 %zext_ln55

]]></Node>
<StgValue><ssdm name="p_ZL22sin_coefficients_table_5_addr"/></StgValue>
</operation>

<operation id="219" st_id="8" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="10">
<![CDATA[
for.inc439:147 %p_ZL22sin_coefficients_table_5_load = load i10 %p_ZL22sin_coefficients_table_5_addr

]]></Node>
<StgValue><ssdm name="p_ZL22sin_coefficients_table_5_load"/></StgValue>
</operation>

<operation id="220" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="64" op_0_bw="10">
<![CDATA[
for.inc439:155 %zext_ln57 = zext i10 %index6

]]></Node>
<StgValue><ssdm name="zext_ln57"/></StgValue>
</operation>

<operation id="221" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc439:156 %p_ZL22cos_coefficients_table_6_addr = getelementptr i32 %p_ZL22cos_coefficients_table_6, i64 0, i64 %zext_ln57

]]></Node>
<StgValue><ssdm name="p_ZL22cos_coefficients_table_6_addr"/></StgValue>
</operation>

<operation id="222" st_id="8" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="10">
<![CDATA[
for.inc439:157 %p_ZL22cos_coefficients_table_6_load = load i10 %p_ZL22cos_coefficients_table_6_addr

]]></Node>
<StgValue><ssdm name="p_ZL22cos_coefficients_table_6_load"/></StgValue>
</operation>

<operation id="223" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc439:165 %p_ZL22sin_coefficients_table_6_addr = getelementptr i32 %p_ZL22sin_coefficients_table_6, i64 0, i64 %zext_ln57

]]></Node>
<StgValue><ssdm name="p_ZL22sin_coefficients_table_6_addr"/></StgValue>
</operation>

<operation id="224" st_id="8" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="10">
<![CDATA[
for.inc439:166 %p_ZL22sin_coefficients_table_6_load = load i10 %p_ZL22sin_coefficients_table_6_addr

]]></Node>
<StgValue><ssdm name="p_ZL22sin_coefficients_table_6_load"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="225" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc439:25 %index9 = add i10 %index8, i10 %trunc_ln18

]]></Node>
<StgValue><ssdm name="index9"/></StgValue>
</operation>

<operation id="226" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc439:26 %index10 = add i10 %index9, i10 %trunc_ln18

]]></Node>
<StgValue><ssdm name="index10"/></StgValue>
</operation>

<operation id="227" st_id="9" stage="5" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:40 %mul = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_0_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="228" st_id="9" stage="5" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:53 %mul1 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_0_load

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="229" st_id="9" stage="6" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:63 %mul2 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_1_load

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="230" st_id="9" stage="6" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:72 %mul3 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_1_load

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="231" st_id="9" stage="6" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:82 %mul4 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_2_load

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="232" st_id="9" stage="6" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:91 %mul5 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_2_load

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>

<operation id="233" st_id="9" stage="7" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:101 %mul6 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_3_load

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>

<operation id="234" st_id="9" stage="7" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:110 %mul7 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_3_load

]]></Node>
<StgValue><ssdm name="mul7"/></StgValue>
</operation>

<operation id="235" st_id="9" stage="7" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:120 %mul8 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_4_load

]]></Node>
<StgValue><ssdm name="mul8"/></StgValue>
</operation>

<operation id="236" st_id="9" stage="7" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:129 %mul9 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_4_load

]]></Node>
<StgValue><ssdm name="mul9"/></StgValue>
</operation>

<operation id="237" st_id="9" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="10">
<![CDATA[
for.inc439:138 %p_ZL22cos_coefficients_table_5_load = load i10 %p_ZL22cos_coefficients_table_5_addr

]]></Node>
<StgValue><ssdm name="p_ZL22cos_coefficients_table_5_load"/></StgValue>
</operation>

<operation id="238" st_id="9" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="10">
<![CDATA[
for.inc439:147 %p_ZL22sin_coefficients_table_5_load = load i10 %p_ZL22sin_coefficients_table_5_addr

]]></Node>
<StgValue><ssdm name="p_ZL22sin_coefficients_table_5_load"/></StgValue>
</operation>

<operation id="239" st_id="9" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="10">
<![CDATA[
for.inc439:157 %p_ZL22cos_coefficients_table_6_load = load i10 %p_ZL22cos_coefficients_table_6_addr

]]></Node>
<StgValue><ssdm name="p_ZL22cos_coefficients_table_6_load"/></StgValue>
</operation>

<operation id="240" st_id="9" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="10">
<![CDATA[
for.inc439:166 %p_ZL22sin_coefficients_table_6_load = load i10 %p_ZL22sin_coefficients_table_6_addr

]]></Node>
<StgValue><ssdm name="p_ZL22sin_coefficients_table_6_load"/></StgValue>
</operation>

<operation id="241" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="64" op_0_bw="10">
<![CDATA[
for.inc439:174 %zext_ln59 = zext i10 %index7

]]></Node>
<StgValue><ssdm name="zext_ln59"/></StgValue>
</operation>

<operation id="242" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc439:175 %p_ZL22cos_coefficients_table_7_addr = getelementptr i32 %p_ZL22cos_coefficients_table_7, i64 0, i64 %zext_ln59

]]></Node>
<StgValue><ssdm name="p_ZL22cos_coefficients_table_7_addr"/></StgValue>
</operation>

<operation id="243" st_id="9" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="10">
<![CDATA[
for.inc439:176 %p_ZL22cos_coefficients_table_7_load = load i10 %p_ZL22cos_coefficients_table_7_addr

]]></Node>
<StgValue><ssdm name="p_ZL22cos_coefficients_table_7_load"/></StgValue>
</operation>

<operation id="244" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc439:184 %p_ZL22sin_coefficients_table_7_addr = getelementptr i32 %p_ZL22sin_coefficients_table_7, i64 0, i64 %zext_ln59

]]></Node>
<StgValue><ssdm name="p_ZL22sin_coefficients_table_7_addr"/></StgValue>
</operation>

<operation id="245" st_id="9" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="10">
<![CDATA[
for.inc439:185 %p_ZL22sin_coefficients_table_7_load = load i10 %p_ZL22sin_coefficients_table_7_addr

]]></Node>
<StgValue><ssdm name="p_ZL22sin_coefficients_table_7_load"/></StgValue>
</operation>

<operation id="246" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="64" op_0_bw="10">
<![CDATA[
for.inc439:193 %zext_ln61 = zext i10 %index8

]]></Node>
<StgValue><ssdm name="zext_ln61"/></StgValue>
</operation>

<operation id="247" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc439:194 %p_ZL22cos_coefficients_table_8_addr = getelementptr i32 %p_ZL22cos_coefficients_table_8, i64 0, i64 %zext_ln61

]]></Node>
<StgValue><ssdm name="p_ZL22cos_coefficients_table_8_addr"/></StgValue>
</operation>

<operation id="248" st_id="9" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="10">
<![CDATA[
for.inc439:195 %p_ZL22cos_coefficients_table_8_load = load i10 %p_ZL22cos_coefficients_table_8_addr

]]></Node>
<StgValue><ssdm name="p_ZL22cos_coefficients_table_8_load"/></StgValue>
</operation>

<operation id="249" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc439:203 %p_ZL22sin_coefficients_table_8_addr = getelementptr i32 %p_ZL22sin_coefficients_table_8, i64 0, i64 %zext_ln61

]]></Node>
<StgValue><ssdm name="p_ZL22sin_coefficients_table_8_addr"/></StgValue>
</operation>

<operation id="250" st_id="9" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="10">
<![CDATA[
for.inc439:204 %p_ZL22sin_coefficients_table_8_load = load i10 %p_ZL22sin_coefficients_table_8_addr

]]></Node>
<StgValue><ssdm name="p_ZL22sin_coefficients_table_8_load"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="251" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc439:27 %index11 = add i10 %index10, i10 %trunc_ln18

]]></Node>
<StgValue><ssdm name="index11"/></StgValue>
</operation>

<operation id="252" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc439:28 %index12 = add i10 %index11, i10 %trunc_ln18

]]></Node>
<StgValue><ssdm name="index12"/></StgValue>
</operation>

<operation id="253" st_id="10" stage="4" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:40 %mul = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_0_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="254" st_id="10" stage="4" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:53 %mul1 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_0_load

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="255" st_id="10" stage="5" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:63 %mul2 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_1_load

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="256" st_id="10" stage="5" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:72 %mul3 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_1_load

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="257" st_id="10" stage="5" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:82 %mul4 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_2_load

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="258" st_id="10" stage="5" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:91 %mul5 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_2_load

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>

<operation id="259" st_id="10" stage="6" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:101 %mul6 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_3_load

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>

<operation id="260" st_id="10" stage="6" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:110 %mul7 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_3_load

]]></Node>
<StgValue><ssdm name="mul7"/></StgValue>
</operation>

<operation id="261" st_id="10" stage="6" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:120 %mul8 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_4_load

]]></Node>
<StgValue><ssdm name="mul8"/></StgValue>
</operation>

<operation id="262" st_id="10" stage="6" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:129 %mul9 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_4_load

]]></Node>
<StgValue><ssdm name="mul9"/></StgValue>
</operation>

<operation id="263" st_id="10" stage="7" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:139 %mul10 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_5_load

]]></Node>
<StgValue><ssdm name="mul10"/></StgValue>
</operation>

<operation id="264" st_id="10" stage="7" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:148 %mul11 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_5_load

]]></Node>
<StgValue><ssdm name="mul11"/></StgValue>
</operation>

<operation id="265" st_id="10" stage="7" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:158 %mul12 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_6_load

]]></Node>
<StgValue><ssdm name="mul12"/></StgValue>
</operation>

<operation id="266" st_id="10" stage="7" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:167 %mul13 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_6_load

]]></Node>
<StgValue><ssdm name="mul13"/></StgValue>
</operation>

<operation id="267" st_id="10" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="10">
<![CDATA[
for.inc439:176 %p_ZL22cos_coefficients_table_7_load = load i10 %p_ZL22cos_coefficients_table_7_addr

]]></Node>
<StgValue><ssdm name="p_ZL22cos_coefficients_table_7_load"/></StgValue>
</operation>

<operation id="268" st_id="10" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="10">
<![CDATA[
for.inc439:185 %p_ZL22sin_coefficients_table_7_load = load i10 %p_ZL22sin_coefficients_table_7_addr

]]></Node>
<StgValue><ssdm name="p_ZL22sin_coefficients_table_7_load"/></StgValue>
</operation>

<operation id="269" st_id="10" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="10">
<![CDATA[
for.inc439:195 %p_ZL22cos_coefficients_table_8_load = load i10 %p_ZL22cos_coefficients_table_8_addr

]]></Node>
<StgValue><ssdm name="p_ZL22cos_coefficients_table_8_load"/></StgValue>
</operation>

<operation id="270" st_id="10" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="10">
<![CDATA[
for.inc439:204 %p_ZL22sin_coefficients_table_8_load = load i10 %p_ZL22sin_coefficients_table_8_addr

]]></Node>
<StgValue><ssdm name="p_ZL22sin_coefficients_table_8_load"/></StgValue>
</operation>

<operation id="271" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="64" op_0_bw="10">
<![CDATA[
for.inc439:212 %zext_ln63 = zext i10 %index9

]]></Node>
<StgValue><ssdm name="zext_ln63"/></StgValue>
</operation>

<operation id="272" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc439:213 %p_ZL22cos_coefficients_table_9_addr = getelementptr i32 %p_ZL22cos_coefficients_table_9, i64 0, i64 %zext_ln63

]]></Node>
<StgValue><ssdm name="p_ZL22cos_coefficients_table_9_addr"/></StgValue>
</operation>

<operation id="273" st_id="10" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="10">
<![CDATA[
for.inc439:214 %p_ZL22cos_coefficients_table_9_load = load i10 %p_ZL22cos_coefficients_table_9_addr

]]></Node>
<StgValue><ssdm name="p_ZL22cos_coefficients_table_9_load"/></StgValue>
</operation>

<operation id="274" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc439:222 %p_ZL22sin_coefficients_table_9_addr = getelementptr i32 %p_ZL22sin_coefficients_table_9, i64 0, i64 %zext_ln63

]]></Node>
<StgValue><ssdm name="p_ZL22sin_coefficients_table_9_addr"/></StgValue>
</operation>

<operation id="275" st_id="10" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="10">
<![CDATA[
for.inc439:223 %p_ZL22sin_coefficients_table_9_load = load i10 %p_ZL22sin_coefficients_table_9_addr

]]></Node>
<StgValue><ssdm name="p_ZL22sin_coefficients_table_9_load"/></StgValue>
</operation>

<operation id="276" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="64" op_0_bw="10">
<![CDATA[
for.inc439:231 %zext_ln65 = zext i10 %index10

]]></Node>
<StgValue><ssdm name="zext_ln65"/></StgValue>
</operation>

<operation id="277" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc439:232 %p_ZL22cos_coefficients_table_10_addr = getelementptr i32 %p_ZL22cos_coefficients_table_10, i64 0, i64 %zext_ln65

]]></Node>
<StgValue><ssdm name="p_ZL22cos_coefficients_table_10_addr"/></StgValue>
</operation>

<operation id="278" st_id="10" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="10">
<![CDATA[
for.inc439:233 %p_ZL22cos_coefficients_table_10_load = load i10 %p_ZL22cos_coefficients_table_10_addr

]]></Node>
<StgValue><ssdm name="p_ZL22cos_coefficients_table_10_load"/></StgValue>
</operation>

<operation id="279" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc439:241 %p_ZL22sin_coefficients_table_10_addr = getelementptr i32 %p_ZL22sin_coefficients_table_10, i64 0, i64 %zext_ln65

]]></Node>
<StgValue><ssdm name="p_ZL22sin_coefficients_table_10_addr"/></StgValue>
</operation>

<operation id="280" st_id="10" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="10">
<![CDATA[
for.inc439:242 %p_ZL22sin_coefficients_table_10_load = load i10 %p_ZL22sin_coefficients_table_10_addr

]]></Node>
<StgValue><ssdm name="p_ZL22sin_coefficients_table_10_load"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="281" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc439:29 %index13 = add i10 %index12, i10 %trunc_ln18

]]></Node>
<StgValue><ssdm name="index13"/></StgValue>
</operation>

<operation id="282" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc439:30 %index14 = add i10 %index13, i10 %trunc_ln18

]]></Node>
<StgValue><ssdm name="index14"/></StgValue>
</operation>

<operation id="283" st_id="11" stage="3" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:40 %mul = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_0_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="284" st_id="11" stage="3" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:53 %mul1 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_0_load

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="285" st_id="11" stage="4" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:63 %mul2 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_1_load

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="286" st_id="11" stage="4" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:72 %mul3 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_1_load

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="287" st_id="11" stage="4" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:82 %mul4 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_2_load

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="288" st_id="11" stage="4" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:91 %mul5 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_2_load

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>

<operation id="289" st_id="11" stage="5" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:101 %mul6 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_3_load

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>

<operation id="290" st_id="11" stage="5" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:110 %mul7 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_3_load

]]></Node>
<StgValue><ssdm name="mul7"/></StgValue>
</operation>

<operation id="291" st_id="11" stage="5" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:120 %mul8 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_4_load

]]></Node>
<StgValue><ssdm name="mul8"/></StgValue>
</operation>

<operation id="292" st_id="11" stage="5" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:129 %mul9 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_4_load

]]></Node>
<StgValue><ssdm name="mul9"/></StgValue>
</operation>

<operation id="293" st_id="11" stage="6" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:139 %mul10 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_5_load

]]></Node>
<StgValue><ssdm name="mul10"/></StgValue>
</operation>

<operation id="294" st_id="11" stage="6" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:148 %mul11 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_5_load

]]></Node>
<StgValue><ssdm name="mul11"/></StgValue>
</operation>

<operation id="295" st_id="11" stage="6" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:158 %mul12 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_6_load

]]></Node>
<StgValue><ssdm name="mul12"/></StgValue>
</operation>

<operation id="296" st_id="11" stage="6" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:167 %mul13 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_6_load

]]></Node>
<StgValue><ssdm name="mul13"/></StgValue>
</operation>

<operation id="297" st_id="11" stage="7" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:177 %mul14 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_7_load

]]></Node>
<StgValue><ssdm name="mul14"/></StgValue>
</operation>

<operation id="298" st_id="11" stage="7" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:186 %mul15 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_7_load

]]></Node>
<StgValue><ssdm name="mul15"/></StgValue>
</operation>

<operation id="299" st_id="11" stage="7" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:196 %mul16 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_8_load

]]></Node>
<StgValue><ssdm name="mul16"/></StgValue>
</operation>

<operation id="300" st_id="11" stage="7" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:205 %mul17 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_8_load

]]></Node>
<StgValue><ssdm name="mul17"/></StgValue>
</operation>

<operation id="301" st_id="11" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="10">
<![CDATA[
for.inc439:214 %p_ZL22cos_coefficients_table_9_load = load i10 %p_ZL22cos_coefficients_table_9_addr

]]></Node>
<StgValue><ssdm name="p_ZL22cos_coefficients_table_9_load"/></StgValue>
</operation>

<operation id="302" st_id="11" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="10">
<![CDATA[
for.inc439:223 %p_ZL22sin_coefficients_table_9_load = load i10 %p_ZL22sin_coefficients_table_9_addr

]]></Node>
<StgValue><ssdm name="p_ZL22sin_coefficients_table_9_load"/></StgValue>
</operation>

<operation id="303" st_id="11" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="10">
<![CDATA[
for.inc439:233 %p_ZL22cos_coefficients_table_10_load = load i10 %p_ZL22cos_coefficients_table_10_addr

]]></Node>
<StgValue><ssdm name="p_ZL22cos_coefficients_table_10_load"/></StgValue>
</operation>

<operation id="304" st_id="11" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="10">
<![CDATA[
for.inc439:242 %p_ZL22sin_coefficients_table_10_load = load i10 %p_ZL22sin_coefficients_table_10_addr

]]></Node>
<StgValue><ssdm name="p_ZL22sin_coefficients_table_10_load"/></StgValue>
</operation>

<operation id="305" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="64" op_0_bw="10">
<![CDATA[
for.inc439:250 %zext_ln67 = zext i10 %index11

]]></Node>
<StgValue><ssdm name="zext_ln67"/></StgValue>
</operation>

<operation id="306" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc439:251 %p_ZL22cos_coefficients_table_11_addr = getelementptr i32 %p_ZL22cos_coefficients_table_11, i64 0, i64 %zext_ln67

]]></Node>
<StgValue><ssdm name="p_ZL22cos_coefficients_table_11_addr"/></StgValue>
</operation>

<operation id="307" st_id="11" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="10">
<![CDATA[
for.inc439:252 %p_ZL22cos_coefficients_table_11_load = load i10 %p_ZL22cos_coefficients_table_11_addr

]]></Node>
<StgValue><ssdm name="p_ZL22cos_coefficients_table_11_load"/></StgValue>
</operation>

<operation id="308" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc439:260 %p_ZL22sin_coefficients_table_11_addr = getelementptr i32 %p_ZL22sin_coefficients_table_11, i64 0, i64 %zext_ln67

]]></Node>
<StgValue><ssdm name="p_ZL22sin_coefficients_table_11_addr"/></StgValue>
</operation>

<operation id="309" st_id="11" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="10">
<![CDATA[
for.inc439:261 %p_ZL22sin_coefficients_table_11_load = load i10 %p_ZL22sin_coefficients_table_11_addr

]]></Node>
<StgValue><ssdm name="p_ZL22sin_coefficients_table_11_load"/></StgValue>
</operation>

<operation id="310" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="64" op_0_bw="10">
<![CDATA[
for.inc439:269 %zext_ln69 = zext i10 %index12

]]></Node>
<StgValue><ssdm name="zext_ln69"/></StgValue>
</operation>

<operation id="311" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc439:270 %p_ZL22cos_coefficients_table_12_addr = getelementptr i32 %p_ZL22cos_coefficients_table_12, i64 0, i64 %zext_ln69

]]></Node>
<StgValue><ssdm name="p_ZL22cos_coefficients_table_12_addr"/></StgValue>
</operation>

<operation id="312" st_id="11" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="10">
<![CDATA[
for.inc439:271 %p_ZL22cos_coefficients_table_12_load = load i10 %p_ZL22cos_coefficients_table_12_addr

]]></Node>
<StgValue><ssdm name="p_ZL22cos_coefficients_table_12_load"/></StgValue>
</operation>

<operation id="313" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc439:279 %p_ZL22sin_coefficients_table_12_addr = getelementptr i32 %p_ZL22sin_coefficients_table_12, i64 0, i64 %zext_ln69

]]></Node>
<StgValue><ssdm name="p_ZL22sin_coefficients_table_12_addr"/></StgValue>
</operation>

<operation id="314" st_id="11" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="10">
<![CDATA[
for.inc439:280 %p_ZL22sin_coefficients_table_12_load = load i10 %p_ZL22sin_coefficients_table_12_addr

]]></Node>
<StgValue><ssdm name="p_ZL22sin_coefficients_table_12_load"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="315" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc439:31 %index15 = add i10 %index14, i10 %trunc_ln18

]]></Node>
<StgValue><ssdm name="index15"/></StgValue>
</operation>

<operation id="316" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc439:32 %index16 = add i10 %index15, i10 %trunc_ln18

]]></Node>
<StgValue><ssdm name="index16"/></StgValue>
</operation>

<operation id="317" st_id="12" stage="2" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:40 %mul = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_0_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="318" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="64" op_0_bw="7">
<![CDATA[
for.inc439:44 %zext_ln45_1 = zext i7 %tmp_1

]]></Node>
<StgValue><ssdm name="zext_ln45_1"/></StgValue>
</operation>

<operation id="319" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc439:45 %real_op_0_addr = getelementptr i32 %real_op_0, i64 0, i64 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="real_op_0_addr"/></StgValue>
</operation>

<operation id="320" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="6">
<![CDATA[
for.inc439:46 %real_op_0_load = load i6 %real_op_0_addr

]]></Node>
<StgValue><ssdm name="real_op_0_load"/></StgValue>
</operation>

<operation id="321" st_id="12" stage="2" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:53 %mul1 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_0_load

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="322" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc439:54 %imag_op_0_addr = getelementptr i32 %imag_op_0, i64 0, i64 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="imag_op_0_addr"/></StgValue>
</operation>

<operation id="323" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="6">
<![CDATA[
for.inc439:55 %imag_op_0_load = load i6 %imag_op_0_addr

]]></Node>
<StgValue><ssdm name="imag_op_0_load"/></StgValue>
</operation>

<operation id="324" st_id="12" stage="3" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:63 %mul2 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_1_load

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="325" st_id="12" stage="3" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:72 %mul3 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_1_load

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="326" st_id="12" stage="3" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:82 %mul4 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_2_load

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="327" st_id="12" stage="3" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:91 %mul5 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_2_load

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>

<operation id="328" st_id="12" stage="4" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:101 %mul6 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_3_load

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>

<operation id="329" st_id="12" stage="4" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:110 %mul7 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_3_load

]]></Node>
<StgValue><ssdm name="mul7"/></StgValue>
</operation>

<operation id="330" st_id="12" stage="4" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:120 %mul8 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_4_load

]]></Node>
<StgValue><ssdm name="mul8"/></StgValue>
</operation>

<operation id="331" st_id="12" stage="4" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:129 %mul9 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_4_load

]]></Node>
<StgValue><ssdm name="mul9"/></StgValue>
</operation>

<operation id="332" st_id="12" stage="5" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:139 %mul10 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_5_load

]]></Node>
<StgValue><ssdm name="mul10"/></StgValue>
</operation>

<operation id="333" st_id="12" stage="5" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:148 %mul11 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_5_load

]]></Node>
<StgValue><ssdm name="mul11"/></StgValue>
</operation>

<operation id="334" st_id="12" stage="5" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:158 %mul12 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_6_load

]]></Node>
<StgValue><ssdm name="mul12"/></StgValue>
</operation>

<operation id="335" st_id="12" stage="5" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:167 %mul13 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_6_load

]]></Node>
<StgValue><ssdm name="mul13"/></StgValue>
</operation>

<operation id="336" st_id="12" stage="6" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:177 %mul14 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_7_load

]]></Node>
<StgValue><ssdm name="mul14"/></StgValue>
</operation>

<operation id="337" st_id="12" stage="6" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:186 %mul15 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_7_load

]]></Node>
<StgValue><ssdm name="mul15"/></StgValue>
</operation>

<operation id="338" st_id="12" stage="6" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:196 %mul16 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_8_load

]]></Node>
<StgValue><ssdm name="mul16"/></StgValue>
</operation>

<operation id="339" st_id="12" stage="6" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:205 %mul17 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_8_load

]]></Node>
<StgValue><ssdm name="mul17"/></StgValue>
</operation>

<operation id="340" st_id="12" stage="7" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:215 %mul18 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_9_load

]]></Node>
<StgValue><ssdm name="mul18"/></StgValue>
</operation>

<operation id="341" st_id="12" stage="7" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:224 %mul19 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_9_load

]]></Node>
<StgValue><ssdm name="mul19"/></StgValue>
</operation>

<operation id="342" st_id="12" stage="7" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:234 %mul20 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_10_load

]]></Node>
<StgValue><ssdm name="mul20"/></StgValue>
</operation>

<operation id="343" st_id="12" stage="7" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:243 %mul21 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_10_load

]]></Node>
<StgValue><ssdm name="mul21"/></StgValue>
</operation>

<operation id="344" st_id="12" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="10">
<![CDATA[
for.inc439:252 %p_ZL22cos_coefficients_table_11_load = load i10 %p_ZL22cos_coefficients_table_11_addr

]]></Node>
<StgValue><ssdm name="p_ZL22cos_coefficients_table_11_load"/></StgValue>
</operation>

<operation id="345" st_id="12" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="10">
<![CDATA[
for.inc439:261 %p_ZL22sin_coefficients_table_11_load = load i10 %p_ZL22sin_coefficients_table_11_addr

]]></Node>
<StgValue><ssdm name="p_ZL22sin_coefficients_table_11_load"/></StgValue>
</operation>

<operation id="346" st_id="12" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="10">
<![CDATA[
for.inc439:271 %p_ZL22cos_coefficients_table_12_load = load i10 %p_ZL22cos_coefficients_table_12_addr

]]></Node>
<StgValue><ssdm name="p_ZL22cos_coefficients_table_12_load"/></StgValue>
</operation>

<operation id="347" st_id="12" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="10">
<![CDATA[
for.inc439:280 %p_ZL22sin_coefficients_table_12_load = load i10 %p_ZL22sin_coefficients_table_12_addr

]]></Node>
<StgValue><ssdm name="p_ZL22sin_coefficients_table_12_load"/></StgValue>
</operation>

<operation id="348" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="64" op_0_bw="10">
<![CDATA[
for.inc439:288 %zext_ln71 = zext i10 %index13

]]></Node>
<StgValue><ssdm name="zext_ln71"/></StgValue>
</operation>

<operation id="349" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc439:289 %p_ZL22cos_coefficients_table_13_addr = getelementptr i32 %p_ZL22cos_coefficients_table_13, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="p_ZL22cos_coefficients_table_13_addr"/></StgValue>
</operation>

<operation id="350" st_id="12" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="10">
<![CDATA[
for.inc439:290 %p_ZL22cos_coefficients_table_13_load = load i10 %p_ZL22cos_coefficients_table_13_addr

]]></Node>
<StgValue><ssdm name="p_ZL22cos_coefficients_table_13_load"/></StgValue>
</operation>

<operation id="351" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc439:298 %p_ZL22sin_coefficients_table_13_addr = getelementptr i32 %p_ZL22sin_coefficients_table_13, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="p_ZL22sin_coefficients_table_13_addr"/></StgValue>
</operation>

<operation id="352" st_id="12" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="10">
<![CDATA[
for.inc439:299 %p_ZL22sin_coefficients_table_13_load = load i10 %p_ZL22sin_coefficients_table_13_addr

]]></Node>
<StgValue><ssdm name="p_ZL22sin_coefficients_table_13_load"/></StgValue>
</operation>

<operation id="353" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="64" op_0_bw="10">
<![CDATA[
for.inc439:307 %zext_ln73 = zext i10 %index14

]]></Node>
<StgValue><ssdm name="zext_ln73"/></StgValue>
</operation>

<operation id="354" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc439:308 %p_ZL22cos_coefficients_table_14_addr = getelementptr i32 %p_ZL22cos_coefficients_table_14, i64 0, i64 %zext_ln73

]]></Node>
<StgValue><ssdm name="p_ZL22cos_coefficients_table_14_addr"/></StgValue>
</operation>

<operation id="355" st_id="12" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="10">
<![CDATA[
for.inc439:309 %p_ZL22cos_coefficients_table_14_load = load i10 %p_ZL22cos_coefficients_table_14_addr

]]></Node>
<StgValue><ssdm name="p_ZL22cos_coefficients_table_14_load"/></StgValue>
</operation>

<operation id="356" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc439:317 %p_ZL22sin_coefficients_table_14_addr = getelementptr i32 %p_ZL22sin_coefficients_table_14, i64 0, i64 %zext_ln73

]]></Node>
<StgValue><ssdm name="p_ZL22sin_coefficients_table_14_addr"/></StgValue>
</operation>

<operation id="357" st_id="12" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="10">
<![CDATA[
for.inc439:318 %p_ZL22sin_coefficients_table_14_load = load i10 %p_ZL22sin_coefficients_table_14_addr

]]></Node>
<StgValue><ssdm name="p_ZL22sin_coefficients_table_14_load"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="358" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc439:33 %index17 = add i10 %index16, i10 %trunc_ln18

]]></Node>
<StgValue><ssdm name="index17"/></StgValue>
</operation>

<operation id="359" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc439:34 %index18 = add i10 %index17, i10 %trunc_ln18

]]></Node>
<StgValue><ssdm name="index18"/></StgValue>
</operation>

<operation id="360" st_id="13" stage="1" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:40 %mul = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_0_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="361" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="6">
<![CDATA[
for.inc439:46 %real_op_0_load = load i6 %real_op_0_addr

]]></Node>
<StgValue><ssdm name="real_op_0_load"/></StgValue>
</operation>

<operation id="362" st_id="13" stage="1" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:53 %mul1 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_0_load

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="363" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="6">
<![CDATA[
for.inc439:55 %imag_op_0_load = load i6 %imag_op_0_addr

]]></Node>
<StgValue><ssdm name="imag_op_0_load"/></StgValue>
</operation>

<operation id="364" st_id="13" stage="2" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:63 %mul2 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_1_load

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="365" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc439:64 %real_op_1_addr = getelementptr i32 %real_op_1, i64 0, i64 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="real_op_1_addr"/></StgValue>
</operation>

<operation id="366" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="6">
<![CDATA[
for.inc439:65 %real_op_1_load = load i6 %real_op_1_addr

]]></Node>
<StgValue><ssdm name="real_op_1_load"/></StgValue>
</operation>

<operation id="367" st_id="13" stage="2" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:72 %mul3 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_1_load

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="368" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc439:73 %imag_op_1_addr = getelementptr i32 %imag_op_1, i64 0, i64 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="imag_op_1_addr"/></StgValue>
</operation>

<operation id="369" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="6">
<![CDATA[
for.inc439:74 %imag_op_1_load = load i6 %imag_op_1_addr

]]></Node>
<StgValue><ssdm name="imag_op_1_load"/></StgValue>
</operation>

<operation id="370" st_id="13" stage="2" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:82 %mul4 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_2_load

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="371" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc439:83 %real_op_2_addr = getelementptr i32 %real_op_2, i64 0, i64 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="real_op_2_addr"/></StgValue>
</operation>

<operation id="372" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="6">
<![CDATA[
for.inc439:84 %real_op_2_load = load i6 %real_op_2_addr

]]></Node>
<StgValue><ssdm name="real_op_2_load"/></StgValue>
</operation>

<operation id="373" st_id="13" stage="2" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:91 %mul5 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_2_load

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>

<operation id="374" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc439:92 %imag_op_2_addr = getelementptr i32 %imag_op_2, i64 0, i64 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="imag_op_2_addr"/></StgValue>
</operation>

<operation id="375" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="6">
<![CDATA[
for.inc439:93 %imag_op_2_load = load i6 %imag_op_2_addr

]]></Node>
<StgValue><ssdm name="imag_op_2_load"/></StgValue>
</operation>

<operation id="376" st_id="13" stage="3" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:101 %mul6 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_3_load

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>

<operation id="377" st_id="13" stage="3" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:110 %mul7 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_3_load

]]></Node>
<StgValue><ssdm name="mul7"/></StgValue>
</operation>

<operation id="378" st_id="13" stage="3" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:120 %mul8 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_4_load

]]></Node>
<StgValue><ssdm name="mul8"/></StgValue>
</operation>

<operation id="379" st_id="13" stage="3" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:129 %mul9 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_4_load

]]></Node>
<StgValue><ssdm name="mul9"/></StgValue>
</operation>

<operation id="380" st_id="13" stage="4" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:139 %mul10 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_5_load

]]></Node>
<StgValue><ssdm name="mul10"/></StgValue>
</operation>

<operation id="381" st_id="13" stage="4" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:148 %mul11 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_5_load

]]></Node>
<StgValue><ssdm name="mul11"/></StgValue>
</operation>

<operation id="382" st_id="13" stage="4" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:158 %mul12 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_6_load

]]></Node>
<StgValue><ssdm name="mul12"/></StgValue>
</operation>

<operation id="383" st_id="13" stage="4" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:167 %mul13 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_6_load

]]></Node>
<StgValue><ssdm name="mul13"/></StgValue>
</operation>

<operation id="384" st_id="13" stage="5" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:177 %mul14 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_7_load

]]></Node>
<StgValue><ssdm name="mul14"/></StgValue>
</operation>

<operation id="385" st_id="13" stage="5" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:186 %mul15 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_7_load

]]></Node>
<StgValue><ssdm name="mul15"/></StgValue>
</operation>

<operation id="386" st_id="13" stage="5" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:196 %mul16 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_8_load

]]></Node>
<StgValue><ssdm name="mul16"/></StgValue>
</operation>

<operation id="387" st_id="13" stage="5" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:205 %mul17 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_8_load

]]></Node>
<StgValue><ssdm name="mul17"/></StgValue>
</operation>

<operation id="388" st_id="13" stage="6" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:215 %mul18 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_9_load

]]></Node>
<StgValue><ssdm name="mul18"/></StgValue>
</operation>

<operation id="389" st_id="13" stage="6" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:224 %mul19 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_9_load

]]></Node>
<StgValue><ssdm name="mul19"/></StgValue>
</operation>

<operation id="390" st_id="13" stage="6" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:234 %mul20 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_10_load

]]></Node>
<StgValue><ssdm name="mul20"/></StgValue>
</operation>

<operation id="391" st_id="13" stage="6" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:243 %mul21 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_10_load

]]></Node>
<StgValue><ssdm name="mul21"/></StgValue>
</operation>

<operation id="392" st_id="13" stage="7" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:253 %mul22 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_11_load

]]></Node>
<StgValue><ssdm name="mul22"/></StgValue>
</operation>

<operation id="393" st_id="13" stage="7" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:262 %mul23 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_11_load

]]></Node>
<StgValue><ssdm name="mul23"/></StgValue>
</operation>

<operation id="394" st_id="13" stage="7" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:272 %mul24 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_12_load

]]></Node>
<StgValue><ssdm name="mul24"/></StgValue>
</operation>

<operation id="395" st_id="13" stage="7" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:281 %mul25 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_12_load

]]></Node>
<StgValue><ssdm name="mul25"/></StgValue>
</operation>

<operation id="396" st_id="13" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="10">
<![CDATA[
for.inc439:290 %p_ZL22cos_coefficients_table_13_load = load i10 %p_ZL22cos_coefficients_table_13_addr

]]></Node>
<StgValue><ssdm name="p_ZL22cos_coefficients_table_13_load"/></StgValue>
</operation>

<operation id="397" st_id="13" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="10">
<![CDATA[
for.inc439:299 %p_ZL22sin_coefficients_table_13_load = load i10 %p_ZL22sin_coefficients_table_13_addr

]]></Node>
<StgValue><ssdm name="p_ZL22sin_coefficients_table_13_load"/></StgValue>
</operation>

<operation id="398" st_id="13" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="10">
<![CDATA[
for.inc439:309 %p_ZL22cos_coefficients_table_14_load = load i10 %p_ZL22cos_coefficients_table_14_addr

]]></Node>
<StgValue><ssdm name="p_ZL22cos_coefficients_table_14_load"/></StgValue>
</operation>

<operation id="399" st_id="13" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="10">
<![CDATA[
for.inc439:318 %p_ZL22sin_coefficients_table_14_load = load i10 %p_ZL22sin_coefficients_table_14_addr

]]></Node>
<StgValue><ssdm name="p_ZL22sin_coefficients_table_14_load"/></StgValue>
</operation>

<operation id="400" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="64" op_0_bw="10">
<![CDATA[
for.inc439:326 %zext_ln75 = zext i10 %index15

]]></Node>
<StgValue><ssdm name="zext_ln75"/></StgValue>
</operation>

<operation id="401" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc439:327 %p_ZL22cos_coefficients_table_15_addr = getelementptr i32 %p_ZL22cos_coefficients_table_15, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="p_ZL22cos_coefficients_table_15_addr"/></StgValue>
</operation>

<operation id="402" st_id="13" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="10">
<![CDATA[
for.inc439:328 %p_ZL22cos_coefficients_table_15_load = load i10 %p_ZL22cos_coefficients_table_15_addr

]]></Node>
<StgValue><ssdm name="p_ZL22cos_coefficients_table_15_load"/></StgValue>
</operation>

<operation id="403" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc439:336 %p_ZL22sin_coefficients_table_15_addr = getelementptr i32 %p_ZL22sin_coefficients_table_15, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="p_ZL22sin_coefficients_table_15_addr"/></StgValue>
</operation>

<operation id="404" st_id="13" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="10">
<![CDATA[
for.inc439:337 %p_ZL22sin_coefficients_table_15_load = load i10 %p_ZL22sin_coefficients_table_15_addr

]]></Node>
<StgValue><ssdm name="p_ZL22sin_coefficients_table_15_load"/></StgValue>
</operation>

<operation id="405" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="64" op_0_bw="10">
<![CDATA[
for.inc439:346 %zext_ln91 = zext i10 %index16

]]></Node>
<StgValue><ssdm name="zext_ln91"/></StgValue>
</operation>

<operation id="406" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc439:347 %p_ZL22cos_coefficients_table_16_addr = getelementptr i32 %p_ZL22cos_coefficients_table_16, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="p_ZL22cos_coefficients_table_16_addr"/></StgValue>
</operation>

<operation id="407" st_id="13" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="10">
<![CDATA[
for.inc439:348 %p_ZL22cos_coefficients_table_16_load = load i10 %p_ZL22cos_coefficients_table_16_addr

]]></Node>
<StgValue><ssdm name="p_ZL22cos_coefficients_table_16_load"/></StgValue>
</operation>

<operation id="408" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc439:350 %p_ZL22sin_coefficients_table_16_addr = getelementptr i32 %p_ZL22sin_coefficients_table_16, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="p_ZL22sin_coefficients_table_16_addr"/></StgValue>
</operation>

<operation id="409" st_id="13" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="10">
<![CDATA[
for.inc439:351 %p_ZL22sin_coefficients_table_16_load = load i10 %p_ZL22sin_coefficients_table_16_addr

]]></Node>
<StgValue><ssdm name="p_ZL22sin_coefficients_table_16_load"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="410" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc439:35 %index19 = add i10 %index18, i10 %trunc_ln18

]]></Node>
<StgValue><ssdm name="index19"/></StgValue>
</operation>

<operation id="411" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc439:36 %index20 = add i10 %index19, i10 %trunc_ln18

]]></Node>
<StgValue><ssdm name="index20"/></StgValue>
</operation>

<operation id="412" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32">
<![CDATA[
for.inc439:47 %bitcast_ln45 = bitcast i32 %real_op_0_load

]]></Node>
<StgValue><ssdm name="bitcast_ln45"/></StgValue>
</operation>

<operation id="413" st_id="14" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:48 %add = fadd i32 %bitcast_ln45, i32 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="414" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32">
<![CDATA[
for.inc439:56 %bitcast_ln46 = bitcast i32 %imag_op_0_load

]]></Node>
<StgValue><ssdm name="bitcast_ln46"/></StgValue>
</operation>

<operation id="415" st_id="14" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:57 %add1 = fadd i32 %bitcast_ln46, i32 %mul1

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="416" st_id="14" stage="1" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:63 %mul2 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_1_load

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="417" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="6">
<![CDATA[
for.inc439:65 %real_op_1_load = load i6 %real_op_1_addr

]]></Node>
<StgValue><ssdm name="real_op_1_load"/></StgValue>
</operation>

<operation id="418" st_id="14" stage="1" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:72 %mul3 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_1_load

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="419" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="6">
<![CDATA[
for.inc439:74 %imag_op_1_load = load i6 %imag_op_1_addr

]]></Node>
<StgValue><ssdm name="imag_op_1_load"/></StgValue>
</operation>

<operation id="420" st_id="14" stage="1" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:82 %mul4 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_2_load

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="421" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="6">
<![CDATA[
for.inc439:84 %real_op_2_load = load i6 %real_op_2_addr

]]></Node>
<StgValue><ssdm name="real_op_2_load"/></StgValue>
</operation>

<operation id="422" st_id="14" stage="1" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:91 %mul5 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_2_load

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>

<operation id="423" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="6">
<![CDATA[
for.inc439:93 %imag_op_2_load = load i6 %imag_op_2_addr

]]></Node>
<StgValue><ssdm name="imag_op_2_load"/></StgValue>
</operation>

<operation id="424" st_id="14" stage="2" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:101 %mul6 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_3_load

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>

<operation id="425" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc439:102 %real_op_3_addr = getelementptr i32 %real_op_3, i64 0, i64 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="real_op_3_addr"/></StgValue>
</operation>

<operation id="426" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="6">
<![CDATA[
for.inc439:103 %real_op_3_load = load i6 %real_op_3_addr

]]></Node>
<StgValue><ssdm name="real_op_3_load"/></StgValue>
</operation>

<operation id="427" st_id="14" stage="2" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:110 %mul7 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_3_load

]]></Node>
<StgValue><ssdm name="mul7"/></StgValue>
</operation>

<operation id="428" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc439:111 %imag_op_3_addr = getelementptr i32 %imag_op_3, i64 0, i64 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="imag_op_3_addr"/></StgValue>
</operation>

<operation id="429" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="6">
<![CDATA[
for.inc439:112 %imag_op_3_load = load i6 %imag_op_3_addr

]]></Node>
<StgValue><ssdm name="imag_op_3_load"/></StgValue>
</operation>

<operation id="430" st_id="14" stage="2" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:120 %mul8 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_4_load

]]></Node>
<StgValue><ssdm name="mul8"/></StgValue>
</operation>

<operation id="431" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc439:121 %real_op_4_addr = getelementptr i32 %real_op_4, i64 0, i64 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="real_op_4_addr"/></StgValue>
</operation>

<operation id="432" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="6">
<![CDATA[
for.inc439:122 %real_op_4_load = load i6 %real_op_4_addr

]]></Node>
<StgValue><ssdm name="real_op_4_load"/></StgValue>
</operation>

<operation id="433" st_id="14" stage="2" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:129 %mul9 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_4_load

]]></Node>
<StgValue><ssdm name="mul9"/></StgValue>
</operation>

<operation id="434" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc439:130 %imag_op_4_addr = getelementptr i32 %imag_op_4, i64 0, i64 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="imag_op_4_addr"/></StgValue>
</operation>

<operation id="435" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="6">
<![CDATA[
for.inc439:131 %imag_op_4_load = load i6 %imag_op_4_addr

]]></Node>
<StgValue><ssdm name="imag_op_4_load"/></StgValue>
</operation>

<operation id="436" st_id="14" stage="3" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:139 %mul10 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_5_load

]]></Node>
<StgValue><ssdm name="mul10"/></StgValue>
</operation>

<operation id="437" st_id="14" stage="3" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:148 %mul11 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_5_load

]]></Node>
<StgValue><ssdm name="mul11"/></StgValue>
</operation>

<operation id="438" st_id="14" stage="3" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:158 %mul12 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_6_load

]]></Node>
<StgValue><ssdm name="mul12"/></StgValue>
</operation>

<operation id="439" st_id="14" stage="3" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:167 %mul13 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_6_load

]]></Node>
<StgValue><ssdm name="mul13"/></StgValue>
</operation>

<operation id="440" st_id="14" stage="4" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:177 %mul14 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_7_load

]]></Node>
<StgValue><ssdm name="mul14"/></StgValue>
</operation>

<operation id="441" st_id="14" stage="4" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:186 %mul15 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_7_load

]]></Node>
<StgValue><ssdm name="mul15"/></StgValue>
</operation>

<operation id="442" st_id="14" stage="4" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:196 %mul16 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_8_load

]]></Node>
<StgValue><ssdm name="mul16"/></StgValue>
</operation>

<operation id="443" st_id="14" stage="4" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:205 %mul17 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_8_load

]]></Node>
<StgValue><ssdm name="mul17"/></StgValue>
</operation>

<operation id="444" st_id="14" stage="5" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:215 %mul18 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_9_load

]]></Node>
<StgValue><ssdm name="mul18"/></StgValue>
</operation>

<operation id="445" st_id="14" stage="5" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:224 %mul19 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_9_load

]]></Node>
<StgValue><ssdm name="mul19"/></StgValue>
</operation>

<operation id="446" st_id="14" stage="5" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:234 %mul20 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_10_load

]]></Node>
<StgValue><ssdm name="mul20"/></StgValue>
</operation>

<operation id="447" st_id="14" stage="5" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:243 %mul21 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_10_load

]]></Node>
<StgValue><ssdm name="mul21"/></StgValue>
</operation>

<operation id="448" st_id="14" stage="6" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:253 %mul22 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_11_load

]]></Node>
<StgValue><ssdm name="mul22"/></StgValue>
</operation>

<operation id="449" st_id="14" stage="6" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:262 %mul23 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_11_load

]]></Node>
<StgValue><ssdm name="mul23"/></StgValue>
</operation>

<operation id="450" st_id="14" stage="6" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:272 %mul24 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_12_load

]]></Node>
<StgValue><ssdm name="mul24"/></StgValue>
</operation>

<operation id="451" st_id="14" stage="6" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:281 %mul25 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_12_load

]]></Node>
<StgValue><ssdm name="mul25"/></StgValue>
</operation>

<operation id="452" st_id="14" stage="7" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:291 %mul26 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_13_load

]]></Node>
<StgValue><ssdm name="mul26"/></StgValue>
</operation>

<operation id="453" st_id="14" stage="7" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:300 %mul27 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_13_load

]]></Node>
<StgValue><ssdm name="mul27"/></StgValue>
</operation>

<operation id="454" st_id="14" stage="7" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:310 %mul28 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_14_load

]]></Node>
<StgValue><ssdm name="mul28"/></StgValue>
</operation>

<operation id="455" st_id="14" stage="7" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:319 %mul29 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_14_load

]]></Node>
<StgValue><ssdm name="mul29"/></StgValue>
</operation>

<operation id="456" st_id="14" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="10">
<![CDATA[
for.inc439:328 %p_ZL22cos_coefficients_table_15_load = load i10 %p_ZL22cos_coefficients_table_15_addr

]]></Node>
<StgValue><ssdm name="p_ZL22cos_coefficients_table_15_load"/></StgValue>
</operation>

<operation id="457" st_id="14" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="10">
<![CDATA[
for.inc439:337 %p_ZL22sin_coefficients_table_15_load = load i10 %p_ZL22sin_coefficients_table_15_addr

]]></Node>
<StgValue><ssdm name="p_ZL22sin_coefficients_table_15_load"/></StgValue>
</operation>

<operation id="458" st_id="14" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="10">
<![CDATA[
for.inc439:348 %p_ZL22cos_coefficients_table_16_load = load i10 %p_ZL22cos_coefficients_table_16_addr

]]></Node>
<StgValue><ssdm name="p_ZL22cos_coefficients_table_16_load"/></StgValue>
</operation>

<operation id="459" st_id="14" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="10">
<![CDATA[
for.inc439:351 %p_ZL22sin_coefficients_table_16_load = load i10 %p_ZL22sin_coefficients_table_16_addr

]]></Node>
<StgValue><ssdm name="p_ZL22sin_coefficients_table_16_load"/></StgValue>
</operation>

<operation id="460" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="64" op_0_bw="10">
<![CDATA[
for.inc439:353 %zext_ln93 = zext i10 %index17

]]></Node>
<StgValue><ssdm name="zext_ln93"/></StgValue>
</operation>

<operation id="461" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc439:354 %p_ZL22cos_coefficients_table_17_addr = getelementptr i32 %p_ZL22cos_coefficients_table_17, i64 0, i64 %zext_ln93

]]></Node>
<StgValue><ssdm name="p_ZL22cos_coefficients_table_17_addr"/></StgValue>
</operation>

<operation id="462" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="10">
<![CDATA[
for.inc439:355 %p_ZL22cos_coefficients_table_17_load = load i10 %p_ZL22cos_coefficients_table_17_addr

]]></Node>
<StgValue><ssdm name="p_ZL22cos_coefficients_table_17_load"/></StgValue>
</operation>

<operation id="463" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc439:357 %p_ZL22sin_coefficients_table_17_addr = getelementptr i32 %p_ZL22sin_coefficients_table_17, i64 0, i64 %zext_ln93

]]></Node>
<StgValue><ssdm name="p_ZL22sin_coefficients_table_17_addr"/></StgValue>
</operation>

<operation id="464" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="10">
<![CDATA[
for.inc439:358 %p_ZL22sin_coefficients_table_17_load = load i10 %p_ZL22sin_coefficients_table_17_addr

]]></Node>
<StgValue><ssdm name="p_ZL22sin_coefficients_table_17_load"/></StgValue>
</operation>

<operation id="465" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="64" op_0_bw="10">
<![CDATA[
for.inc439:360 %zext_ln95 = zext i10 %index18

]]></Node>
<StgValue><ssdm name="zext_ln95"/></StgValue>
</operation>

<operation id="466" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc439:361 %p_ZL22cos_coefficients_table_18_addr = getelementptr i32 %p_ZL22cos_coefficients_table_18, i64 0, i64 %zext_ln95

]]></Node>
<StgValue><ssdm name="p_ZL22cos_coefficients_table_18_addr"/></StgValue>
</operation>

<operation id="467" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="10">
<![CDATA[
for.inc439:362 %p_ZL22cos_coefficients_table_18_load = load i10 %p_ZL22cos_coefficients_table_18_addr

]]></Node>
<StgValue><ssdm name="p_ZL22cos_coefficients_table_18_load"/></StgValue>
</operation>

<operation id="468" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc439:364 %p_ZL22sin_coefficients_table_18_addr = getelementptr i32 %p_ZL22sin_coefficients_table_18, i64 0, i64 %zext_ln95

]]></Node>
<StgValue><ssdm name="p_ZL22sin_coefficients_table_18_addr"/></StgValue>
</operation>

<operation id="469" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="10">
<![CDATA[
for.inc439:365 %p_ZL22sin_coefficients_table_18_load = load i10 %p_ZL22sin_coefficients_table_18_addr

]]></Node>
<StgValue><ssdm name="p_ZL22sin_coefficients_table_18_load"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="470" st_id="15" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:48 %add = fadd i32 %bitcast_ln45, i32 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="471" st_id="15" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:57 %add1 = fadd i32 %bitcast_ln46, i32 %mul1

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="472" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32">
<![CDATA[
for.inc439:66 %bitcast_ln47 = bitcast i32 %real_op_1_load

]]></Node>
<StgValue><ssdm name="bitcast_ln47"/></StgValue>
</operation>

<operation id="473" st_id="15" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:67 %add2 = fadd i32 %bitcast_ln47, i32 %mul2

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>

<operation id="474" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32">
<![CDATA[
for.inc439:75 %bitcast_ln48 = bitcast i32 %imag_op_1_load

]]></Node>
<StgValue><ssdm name="bitcast_ln48"/></StgValue>
</operation>

<operation id="475" st_id="15" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:76 %add3 = fadd i32 %bitcast_ln48, i32 %mul3

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>

<operation id="476" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32">
<![CDATA[
for.inc439:85 %bitcast_ln49 = bitcast i32 %real_op_2_load

]]></Node>
<StgValue><ssdm name="bitcast_ln49"/></StgValue>
</operation>

<operation id="477" st_id="15" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:86 %add4 = fadd i32 %bitcast_ln49, i32 %mul4

]]></Node>
<StgValue><ssdm name="add4"/></StgValue>
</operation>

<operation id="478" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32">
<![CDATA[
for.inc439:94 %bitcast_ln50 = bitcast i32 %imag_op_2_load

]]></Node>
<StgValue><ssdm name="bitcast_ln50"/></StgValue>
</operation>

<operation id="479" st_id="15" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:95 %add5 = fadd i32 %bitcast_ln50, i32 %mul5

]]></Node>
<StgValue><ssdm name="add5"/></StgValue>
</operation>

<operation id="480" st_id="15" stage="1" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:101 %mul6 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_3_load

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>

<operation id="481" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="6">
<![CDATA[
for.inc439:103 %real_op_3_load = load i6 %real_op_3_addr

]]></Node>
<StgValue><ssdm name="real_op_3_load"/></StgValue>
</operation>

<operation id="482" st_id="15" stage="1" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:110 %mul7 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_3_load

]]></Node>
<StgValue><ssdm name="mul7"/></StgValue>
</operation>

<operation id="483" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="6">
<![CDATA[
for.inc439:112 %imag_op_3_load = load i6 %imag_op_3_addr

]]></Node>
<StgValue><ssdm name="imag_op_3_load"/></StgValue>
</operation>

<operation id="484" st_id="15" stage="1" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:120 %mul8 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_4_load

]]></Node>
<StgValue><ssdm name="mul8"/></StgValue>
</operation>

<operation id="485" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="6">
<![CDATA[
for.inc439:122 %real_op_4_load = load i6 %real_op_4_addr

]]></Node>
<StgValue><ssdm name="real_op_4_load"/></StgValue>
</operation>

<operation id="486" st_id="15" stage="1" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:129 %mul9 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_4_load

]]></Node>
<StgValue><ssdm name="mul9"/></StgValue>
</operation>

<operation id="487" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="6">
<![CDATA[
for.inc439:131 %imag_op_4_load = load i6 %imag_op_4_addr

]]></Node>
<StgValue><ssdm name="imag_op_4_load"/></StgValue>
</operation>

<operation id="488" st_id="15" stage="2" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:139 %mul10 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_5_load

]]></Node>
<StgValue><ssdm name="mul10"/></StgValue>
</operation>

<operation id="489" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc439:140 %real_op_5_addr = getelementptr i32 %real_op_5, i64 0, i64 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="real_op_5_addr"/></StgValue>
</operation>

<operation id="490" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="6">
<![CDATA[
for.inc439:141 %real_op_5_load = load i6 %real_op_5_addr

]]></Node>
<StgValue><ssdm name="real_op_5_load"/></StgValue>
</operation>

<operation id="491" st_id="15" stage="2" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:148 %mul11 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_5_load

]]></Node>
<StgValue><ssdm name="mul11"/></StgValue>
</operation>

<operation id="492" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc439:149 %imag_op_5_addr = getelementptr i32 %imag_op_5, i64 0, i64 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="imag_op_5_addr"/></StgValue>
</operation>

<operation id="493" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="6">
<![CDATA[
for.inc439:150 %imag_op_5_load = load i6 %imag_op_5_addr

]]></Node>
<StgValue><ssdm name="imag_op_5_load"/></StgValue>
</operation>

<operation id="494" st_id="15" stage="2" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:158 %mul12 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_6_load

]]></Node>
<StgValue><ssdm name="mul12"/></StgValue>
</operation>

<operation id="495" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc439:159 %real_op_6_addr = getelementptr i32 %real_op_6, i64 0, i64 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="real_op_6_addr"/></StgValue>
</operation>

<operation id="496" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="6">
<![CDATA[
for.inc439:160 %real_op_6_load = load i6 %real_op_6_addr

]]></Node>
<StgValue><ssdm name="real_op_6_load"/></StgValue>
</operation>

<operation id="497" st_id="15" stage="2" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:167 %mul13 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_6_load

]]></Node>
<StgValue><ssdm name="mul13"/></StgValue>
</operation>

<operation id="498" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc439:168 %imag_op_6_addr = getelementptr i32 %imag_op_6, i64 0, i64 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="imag_op_6_addr"/></StgValue>
</operation>

<operation id="499" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="6">
<![CDATA[
for.inc439:169 %imag_op_6_load = load i6 %imag_op_6_addr

]]></Node>
<StgValue><ssdm name="imag_op_6_load"/></StgValue>
</operation>

<operation id="500" st_id="15" stage="3" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:177 %mul14 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_7_load

]]></Node>
<StgValue><ssdm name="mul14"/></StgValue>
</operation>

<operation id="501" st_id="15" stage="3" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:186 %mul15 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_7_load

]]></Node>
<StgValue><ssdm name="mul15"/></StgValue>
</operation>

<operation id="502" st_id="15" stage="3" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:196 %mul16 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_8_load

]]></Node>
<StgValue><ssdm name="mul16"/></StgValue>
</operation>

<operation id="503" st_id="15" stage="3" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:205 %mul17 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_8_load

]]></Node>
<StgValue><ssdm name="mul17"/></StgValue>
</operation>

<operation id="504" st_id="15" stage="4" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:215 %mul18 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_9_load

]]></Node>
<StgValue><ssdm name="mul18"/></StgValue>
</operation>

<operation id="505" st_id="15" stage="4" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:224 %mul19 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_9_load

]]></Node>
<StgValue><ssdm name="mul19"/></StgValue>
</operation>

<operation id="506" st_id="15" stage="4" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:234 %mul20 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_10_load

]]></Node>
<StgValue><ssdm name="mul20"/></StgValue>
</operation>

<operation id="507" st_id="15" stage="4" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:243 %mul21 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_10_load

]]></Node>
<StgValue><ssdm name="mul21"/></StgValue>
</operation>

<operation id="508" st_id="15" stage="5" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:253 %mul22 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_11_load

]]></Node>
<StgValue><ssdm name="mul22"/></StgValue>
</operation>

<operation id="509" st_id="15" stage="5" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:262 %mul23 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_11_load

]]></Node>
<StgValue><ssdm name="mul23"/></StgValue>
</operation>

<operation id="510" st_id="15" stage="5" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:272 %mul24 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_12_load

]]></Node>
<StgValue><ssdm name="mul24"/></StgValue>
</operation>

<operation id="511" st_id="15" stage="5" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:281 %mul25 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_12_load

]]></Node>
<StgValue><ssdm name="mul25"/></StgValue>
</operation>

<operation id="512" st_id="15" stage="6" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:291 %mul26 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_13_load

]]></Node>
<StgValue><ssdm name="mul26"/></StgValue>
</operation>

<operation id="513" st_id="15" stage="6" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:300 %mul27 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_13_load

]]></Node>
<StgValue><ssdm name="mul27"/></StgValue>
</operation>

<operation id="514" st_id="15" stage="6" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:310 %mul28 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_14_load

]]></Node>
<StgValue><ssdm name="mul28"/></StgValue>
</operation>

<operation id="515" st_id="15" stage="6" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:319 %mul29 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_14_load

]]></Node>
<StgValue><ssdm name="mul29"/></StgValue>
</operation>

<operation id="516" st_id="15" stage="7" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:329 %mul30 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_15_load

]]></Node>
<StgValue><ssdm name="mul30"/></StgValue>
</operation>

<operation id="517" st_id="15" stage="7" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:338 %mul31 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_15_load

]]></Node>
<StgValue><ssdm name="mul31"/></StgValue>
</operation>

<operation id="518" st_id="15" stage="7" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:349 %temp_r16 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_16_load

]]></Node>
<StgValue><ssdm name="temp_r16"/></StgValue>
</operation>

<operation id="519" st_id="15" stage="7" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:352 %temp_i16 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_16_load

]]></Node>
<StgValue><ssdm name="temp_i16"/></StgValue>
</operation>

<operation id="520" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="10">
<![CDATA[
for.inc439:355 %p_ZL22cos_coefficients_table_17_load = load i10 %p_ZL22cos_coefficients_table_17_addr

]]></Node>
<StgValue><ssdm name="p_ZL22cos_coefficients_table_17_load"/></StgValue>
</operation>

<operation id="521" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="10">
<![CDATA[
for.inc439:358 %p_ZL22sin_coefficients_table_17_load = load i10 %p_ZL22sin_coefficients_table_17_addr

]]></Node>
<StgValue><ssdm name="p_ZL22sin_coefficients_table_17_load"/></StgValue>
</operation>

<operation id="522" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="10">
<![CDATA[
for.inc439:362 %p_ZL22cos_coefficients_table_18_load = load i10 %p_ZL22cos_coefficients_table_18_addr

]]></Node>
<StgValue><ssdm name="p_ZL22cos_coefficients_table_18_load"/></StgValue>
</operation>

<operation id="523" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="10">
<![CDATA[
for.inc439:365 %p_ZL22sin_coefficients_table_18_load = load i10 %p_ZL22sin_coefficients_table_18_addr

]]></Node>
<StgValue><ssdm name="p_ZL22sin_coefficients_table_18_load"/></StgValue>
</operation>

<operation id="524" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="64" op_0_bw="10">
<![CDATA[
for.inc439:367 %zext_ln97 = zext i10 %index19

]]></Node>
<StgValue><ssdm name="zext_ln97"/></StgValue>
</operation>

<operation id="525" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc439:368 %p_ZL22cos_coefficients_table_19_addr = getelementptr i32 %p_ZL22cos_coefficients_table_19, i64 0, i64 %zext_ln97

]]></Node>
<StgValue><ssdm name="p_ZL22cos_coefficients_table_19_addr"/></StgValue>
</operation>

<operation id="526" st_id="15" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="10">
<![CDATA[
for.inc439:369 %p_ZL22cos_coefficients_table_19_load = load i10 %p_ZL22cos_coefficients_table_19_addr

]]></Node>
<StgValue><ssdm name="p_ZL22cos_coefficients_table_19_load"/></StgValue>
</operation>

<operation id="527" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc439:371 %p_ZL22sin_coefficients_table_19_addr = getelementptr i32 %p_ZL22sin_coefficients_table_19, i64 0, i64 %zext_ln97

]]></Node>
<StgValue><ssdm name="p_ZL22sin_coefficients_table_19_addr"/></StgValue>
</operation>

<operation id="528" st_id="15" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="10">
<![CDATA[
for.inc439:372 %p_ZL22sin_coefficients_table_19_load = load i10 %p_ZL22sin_coefficients_table_19_addr

]]></Node>
<StgValue><ssdm name="p_ZL22sin_coefficients_table_19_load"/></StgValue>
</operation>

<operation id="529" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="64" op_0_bw="10">
<![CDATA[
for.inc439:374 %zext_ln99 = zext i10 %index20

]]></Node>
<StgValue><ssdm name="zext_ln99"/></StgValue>
</operation>

<operation id="530" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc439:375 %p_ZL22cos_coefficients_table_20_addr = getelementptr i32 %p_ZL22cos_coefficients_table_20, i64 0, i64 %zext_ln99

]]></Node>
<StgValue><ssdm name="p_ZL22cos_coefficients_table_20_addr"/></StgValue>
</operation>

<operation id="531" st_id="15" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="10">
<![CDATA[
for.inc439:376 %p_ZL22cos_coefficients_table_20_load = load i10 %p_ZL22cos_coefficients_table_20_addr

]]></Node>
<StgValue><ssdm name="p_ZL22cos_coefficients_table_20_load"/></StgValue>
</operation>

<operation id="532" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc439:378 %p_ZL22sin_coefficients_table_20_addr = getelementptr i32 %p_ZL22sin_coefficients_table_20, i64 0, i64 %zext_ln99

]]></Node>
<StgValue><ssdm name="p_ZL22sin_coefficients_table_20_addr"/></StgValue>
</operation>

<operation id="533" st_id="15" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="10">
<![CDATA[
for.inc439:379 %p_ZL22sin_coefficients_table_20_load = load i10 %p_ZL22sin_coefficients_table_20_addr

]]></Node>
<StgValue><ssdm name="p_ZL22sin_coefficients_table_20_load"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="534" st_id="16" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:48 %add = fadd i32 %bitcast_ln45, i32 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="535" st_id="16" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:57 %add1 = fadd i32 %bitcast_ln46, i32 %mul1

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="536" st_id="16" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:67 %add2 = fadd i32 %bitcast_ln47, i32 %mul2

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>

<operation id="537" st_id="16" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:76 %add3 = fadd i32 %bitcast_ln48, i32 %mul3

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>

<operation id="538" st_id="16" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:86 %add4 = fadd i32 %bitcast_ln49, i32 %mul4

]]></Node>
<StgValue><ssdm name="add4"/></StgValue>
</operation>

<operation id="539" st_id="16" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:95 %add5 = fadd i32 %bitcast_ln50, i32 %mul5

]]></Node>
<StgValue><ssdm name="add5"/></StgValue>
</operation>

<operation id="540" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32">
<![CDATA[
for.inc439:104 %bitcast_ln51 = bitcast i32 %real_op_3_load

]]></Node>
<StgValue><ssdm name="bitcast_ln51"/></StgValue>
</operation>

<operation id="541" st_id="16" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:105 %add6 = fadd i32 %bitcast_ln51, i32 %mul6

]]></Node>
<StgValue><ssdm name="add6"/></StgValue>
</operation>

<operation id="542" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32">
<![CDATA[
for.inc439:113 %bitcast_ln52 = bitcast i32 %imag_op_3_load

]]></Node>
<StgValue><ssdm name="bitcast_ln52"/></StgValue>
</operation>

<operation id="543" st_id="16" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:114 %add7 = fadd i32 %bitcast_ln52, i32 %mul7

]]></Node>
<StgValue><ssdm name="add7"/></StgValue>
</operation>

<operation id="544" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32">
<![CDATA[
for.inc439:123 %bitcast_ln53 = bitcast i32 %real_op_4_load

]]></Node>
<StgValue><ssdm name="bitcast_ln53"/></StgValue>
</operation>

<operation id="545" st_id="16" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:124 %add8 = fadd i32 %bitcast_ln53, i32 %mul8

]]></Node>
<StgValue><ssdm name="add8"/></StgValue>
</operation>

<operation id="546" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32">
<![CDATA[
for.inc439:132 %bitcast_ln54 = bitcast i32 %imag_op_4_load

]]></Node>
<StgValue><ssdm name="bitcast_ln54"/></StgValue>
</operation>

<operation id="547" st_id="16" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:133 %add9 = fadd i32 %bitcast_ln54, i32 %mul9

]]></Node>
<StgValue><ssdm name="add9"/></StgValue>
</operation>

<operation id="548" st_id="16" stage="1" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:139 %mul10 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_5_load

]]></Node>
<StgValue><ssdm name="mul10"/></StgValue>
</operation>

<operation id="549" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="6">
<![CDATA[
for.inc439:141 %real_op_5_load = load i6 %real_op_5_addr

]]></Node>
<StgValue><ssdm name="real_op_5_load"/></StgValue>
</operation>

<operation id="550" st_id="16" stage="1" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:148 %mul11 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_5_load

]]></Node>
<StgValue><ssdm name="mul11"/></StgValue>
</operation>

<operation id="551" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="6">
<![CDATA[
for.inc439:150 %imag_op_5_load = load i6 %imag_op_5_addr

]]></Node>
<StgValue><ssdm name="imag_op_5_load"/></StgValue>
</operation>

<operation id="552" st_id="16" stage="1" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:158 %mul12 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_6_load

]]></Node>
<StgValue><ssdm name="mul12"/></StgValue>
</operation>

<operation id="553" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="6">
<![CDATA[
for.inc439:160 %real_op_6_load = load i6 %real_op_6_addr

]]></Node>
<StgValue><ssdm name="real_op_6_load"/></StgValue>
</operation>

<operation id="554" st_id="16" stage="1" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:167 %mul13 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_6_load

]]></Node>
<StgValue><ssdm name="mul13"/></StgValue>
</operation>

<operation id="555" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="6">
<![CDATA[
for.inc439:169 %imag_op_6_load = load i6 %imag_op_6_addr

]]></Node>
<StgValue><ssdm name="imag_op_6_load"/></StgValue>
</operation>

<operation id="556" st_id="16" stage="2" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:177 %mul14 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_7_load

]]></Node>
<StgValue><ssdm name="mul14"/></StgValue>
</operation>

<operation id="557" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc439:178 %real_op_7_addr = getelementptr i32 %real_op_7, i64 0, i64 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="real_op_7_addr"/></StgValue>
</operation>

<operation id="558" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="6">
<![CDATA[
for.inc439:179 %real_op_7_load = load i6 %real_op_7_addr

]]></Node>
<StgValue><ssdm name="real_op_7_load"/></StgValue>
</operation>

<operation id="559" st_id="16" stage="2" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:186 %mul15 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_7_load

]]></Node>
<StgValue><ssdm name="mul15"/></StgValue>
</operation>

<operation id="560" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc439:187 %imag_op_7_addr = getelementptr i32 %imag_op_7, i64 0, i64 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="imag_op_7_addr"/></StgValue>
</operation>

<operation id="561" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="6">
<![CDATA[
for.inc439:188 %imag_op_7_load = load i6 %imag_op_7_addr

]]></Node>
<StgValue><ssdm name="imag_op_7_load"/></StgValue>
</operation>

<operation id="562" st_id="16" stage="2" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:196 %mul16 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_8_load

]]></Node>
<StgValue><ssdm name="mul16"/></StgValue>
</operation>

<operation id="563" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc439:197 %real_op_8_addr = getelementptr i32 %real_op_8, i64 0, i64 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="real_op_8_addr"/></StgValue>
</operation>

<operation id="564" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="6">
<![CDATA[
for.inc439:198 %real_op_8_load = load i6 %real_op_8_addr

]]></Node>
<StgValue><ssdm name="real_op_8_load"/></StgValue>
</operation>

<operation id="565" st_id="16" stage="2" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:205 %mul17 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_8_load

]]></Node>
<StgValue><ssdm name="mul17"/></StgValue>
</operation>

<operation id="566" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc439:206 %imag_op_8_addr = getelementptr i32 %imag_op_8, i64 0, i64 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="imag_op_8_addr"/></StgValue>
</operation>

<operation id="567" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="6">
<![CDATA[
for.inc439:207 %imag_op_8_load = load i6 %imag_op_8_addr

]]></Node>
<StgValue><ssdm name="imag_op_8_load"/></StgValue>
</operation>

<operation id="568" st_id="16" stage="3" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:215 %mul18 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_9_load

]]></Node>
<StgValue><ssdm name="mul18"/></StgValue>
</operation>

<operation id="569" st_id="16" stage="3" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:224 %mul19 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_9_load

]]></Node>
<StgValue><ssdm name="mul19"/></StgValue>
</operation>

<operation id="570" st_id="16" stage="3" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:234 %mul20 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_10_load

]]></Node>
<StgValue><ssdm name="mul20"/></StgValue>
</operation>

<operation id="571" st_id="16" stage="3" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:243 %mul21 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_10_load

]]></Node>
<StgValue><ssdm name="mul21"/></StgValue>
</operation>

<operation id="572" st_id="16" stage="4" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:253 %mul22 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_11_load

]]></Node>
<StgValue><ssdm name="mul22"/></StgValue>
</operation>

<operation id="573" st_id="16" stage="4" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:262 %mul23 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_11_load

]]></Node>
<StgValue><ssdm name="mul23"/></StgValue>
</operation>

<operation id="574" st_id="16" stage="4" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:272 %mul24 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_12_load

]]></Node>
<StgValue><ssdm name="mul24"/></StgValue>
</operation>

<operation id="575" st_id="16" stage="4" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:281 %mul25 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_12_load

]]></Node>
<StgValue><ssdm name="mul25"/></StgValue>
</operation>

<operation id="576" st_id="16" stage="5" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:291 %mul26 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_13_load

]]></Node>
<StgValue><ssdm name="mul26"/></StgValue>
</operation>

<operation id="577" st_id="16" stage="5" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:300 %mul27 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_13_load

]]></Node>
<StgValue><ssdm name="mul27"/></StgValue>
</operation>

<operation id="578" st_id="16" stage="5" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:310 %mul28 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_14_load

]]></Node>
<StgValue><ssdm name="mul28"/></StgValue>
</operation>

<operation id="579" st_id="16" stage="5" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:319 %mul29 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_14_load

]]></Node>
<StgValue><ssdm name="mul29"/></StgValue>
</operation>

<operation id="580" st_id="16" stage="6" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:329 %mul30 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_15_load

]]></Node>
<StgValue><ssdm name="mul30"/></StgValue>
</operation>

<operation id="581" st_id="16" stage="6" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:338 %mul31 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_15_load

]]></Node>
<StgValue><ssdm name="mul31"/></StgValue>
</operation>

<operation id="582" st_id="16" stage="6" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:349 %temp_r16 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_16_load

]]></Node>
<StgValue><ssdm name="temp_r16"/></StgValue>
</operation>

<operation id="583" st_id="16" stage="6" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:352 %temp_i16 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_16_load

]]></Node>
<StgValue><ssdm name="temp_i16"/></StgValue>
</operation>

<operation id="584" st_id="16" stage="7" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:356 %temp_r17 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_17_load

]]></Node>
<StgValue><ssdm name="temp_r17"/></StgValue>
</operation>

<operation id="585" st_id="16" stage="7" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:359 %temp_i17 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_17_load

]]></Node>
<StgValue><ssdm name="temp_i17"/></StgValue>
</operation>

<operation id="586" st_id="16" stage="7" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:363 %temp_r18 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_18_load

]]></Node>
<StgValue><ssdm name="temp_r18"/></StgValue>
</operation>

<operation id="587" st_id="16" stage="7" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:366 %temp_i18 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_18_load

]]></Node>
<StgValue><ssdm name="temp_i18"/></StgValue>
</operation>

<operation id="588" st_id="16" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="10">
<![CDATA[
for.inc439:369 %p_ZL22cos_coefficients_table_19_load = load i10 %p_ZL22cos_coefficients_table_19_addr

]]></Node>
<StgValue><ssdm name="p_ZL22cos_coefficients_table_19_load"/></StgValue>
</operation>

<operation id="589" st_id="16" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="10">
<![CDATA[
for.inc439:372 %p_ZL22sin_coefficients_table_19_load = load i10 %p_ZL22sin_coefficients_table_19_addr

]]></Node>
<StgValue><ssdm name="p_ZL22sin_coefficients_table_19_load"/></StgValue>
</operation>

<operation id="590" st_id="16" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="10">
<![CDATA[
for.inc439:376 %p_ZL22cos_coefficients_table_20_load = load i10 %p_ZL22cos_coefficients_table_20_addr

]]></Node>
<StgValue><ssdm name="p_ZL22cos_coefficients_table_20_load"/></StgValue>
</operation>

<operation id="591" st_id="16" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="10">
<![CDATA[
for.inc439:379 %p_ZL22sin_coefficients_table_20_load = load i10 %p_ZL22sin_coefficients_table_20_addr

]]></Node>
<StgValue><ssdm name="p_ZL22sin_coefficients_table_20_load"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="592" st_id="17" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:48 %add = fadd i32 %bitcast_ln45, i32 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="593" st_id="17" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:57 %add1 = fadd i32 %bitcast_ln46, i32 %mul1

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="594" st_id="17" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:67 %add2 = fadd i32 %bitcast_ln47, i32 %mul2

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>

<operation id="595" st_id="17" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:76 %add3 = fadd i32 %bitcast_ln48, i32 %mul3

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>

<operation id="596" st_id="17" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:86 %add4 = fadd i32 %bitcast_ln49, i32 %mul4

]]></Node>
<StgValue><ssdm name="add4"/></StgValue>
</operation>

<operation id="597" st_id="17" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:95 %add5 = fadd i32 %bitcast_ln50, i32 %mul5

]]></Node>
<StgValue><ssdm name="add5"/></StgValue>
</operation>

<operation id="598" st_id="17" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:105 %add6 = fadd i32 %bitcast_ln51, i32 %mul6

]]></Node>
<StgValue><ssdm name="add6"/></StgValue>
</operation>

<operation id="599" st_id="17" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:114 %add7 = fadd i32 %bitcast_ln52, i32 %mul7

]]></Node>
<StgValue><ssdm name="add7"/></StgValue>
</operation>

<operation id="600" st_id="17" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:124 %add8 = fadd i32 %bitcast_ln53, i32 %mul8

]]></Node>
<StgValue><ssdm name="add8"/></StgValue>
</operation>

<operation id="601" st_id="17" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:133 %add9 = fadd i32 %bitcast_ln54, i32 %mul9

]]></Node>
<StgValue><ssdm name="add9"/></StgValue>
</operation>

<operation id="602" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="32">
<![CDATA[
for.inc439:142 %bitcast_ln55 = bitcast i32 %real_op_5_load

]]></Node>
<StgValue><ssdm name="bitcast_ln55"/></StgValue>
</operation>

<operation id="603" st_id="17" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:143 %add10 = fadd i32 %bitcast_ln55, i32 %mul10

]]></Node>
<StgValue><ssdm name="add10"/></StgValue>
</operation>

<operation id="604" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32">
<![CDATA[
for.inc439:151 %bitcast_ln56 = bitcast i32 %imag_op_5_load

]]></Node>
<StgValue><ssdm name="bitcast_ln56"/></StgValue>
</operation>

<operation id="605" st_id="17" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:152 %add11 = fadd i32 %bitcast_ln56, i32 %mul11

]]></Node>
<StgValue><ssdm name="add11"/></StgValue>
</operation>

<operation id="606" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32">
<![CDATA[
for.inc439:161 %bitcast_ln57 = bitcast i32 %real_op_6_load

]]></Node>
<StgValue><ssdm name="bitcast_ln57"/></StgValue>
</operation>

<operation id="607" st_id="17" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:162 %add12 = fadd i32 %bitcast_ln57, i32 %mul12

]]></Node>
<StgValue><ssdm name="add12"/></StgValue>
</operation>

<operation id="608" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32">
<![CDATA[
for.inc439:170 %bitcast_ln58 = bitcast i32 %imag_op_6_load

]]></Node>
<StgValue><ssdm name="bitcast_ln58"/></StgValue>
</operation>

<operation id="609" st_id="17" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:171 %add13 = fadd i32 %bitcast_ln58, i32 %mul13

]]></Node>
<StgValue><ssdm name="add13"/></StgValue>
</operation>

<operation id="610" st_id="17" stage="1" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:177 %mul14 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_7_load

]]></Node>
<StgValue><ssdm name="mul14"/></StgValue>
</operation>

<operation id="611" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="6">
<![CDATA[
for.inc439:179 %real_op_7_load = load i6 %real_op_7_addr

]]></Node>
<StgValue><ssdm name="real_op_7_load"/></StgValue>
</operation>

<operation id="612" st_id="17" stage="1" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:186 %mul15 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_7_load

]]></Node>
<StgValue><ssdm name="mul15"/></StgValue>
</operation>

<operation id="613" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="6">
<![CDATA[
for.inc439:188 %imag_op_7_load = load i6 %imag_op_7_addr

]]></Node>
<StgValue><ssdm name="imag_op_7_load"/></StgValue>
</operation>

<operation id="614" st_id="17" stage="1" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:196 %mul16 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_8_load

]]></Node>
<StgValue><ssdm name="mul16"/></StgValue>
</operation>

<operation id="615" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="6">
<![CDATA[
for.inc439:198 %real_op_8_load = load i6 %real_op_8_addr

]]></Node>
<StgValue><ssdm name="real_op_8_load"/></StgValue>
</operation>

<operation id="616" st_id="17" stage="1" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:205 %mul17 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_8_load

]]></Node>
<StgValue><ssdm name="mul17"/></StgValue>
</operation>

<operation id="617" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="6">
<![CDATA[
for.inc439:207 %imag_op_8_load = load i6 %imag_op_8_addr

]]></Node>
<StgValue><ssdm name="imag_op_8_load"/></StgValue>
</operation>

<operation id="618" st_id="17" stage="2" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:215 %mul18 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_9_load

]]></Node>
<StgValue><ssdm name="mul18"/></StgValue>
</operation>

<operation id="619" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc439:216 %real_op_9_addr = getelementptr i32 %real_op_9, i64 0, i64 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="real_op_9_addr"/></StgValue>
</operation>

<operation id="620" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="6">
<![CDATA[
for.inc439:217 %real_op_9_load = load i6 %real_op_9_addr

]]></Node>
<StgValue><ssdm name="real_op_9_load"/></StgValue>
</operation>

<operation id="621" st_id="17" stage="2" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:224 %mul19 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_9_load

]]></Node>
<StgValue><ssdm name="mul19"/></StgValue>
</operation>

<operation id="622" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc439:225 %imag_op_9_addr = getelementptr i32 %imag_op_9, i64 0, i64 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="imag_op_9_addr"/></StgValue>
</operation>

<operation id="623" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="6">
<![CDATA[
for.inc439:226 %imag_op_9_load = load i6 %imag_op_9_addr

]]></Node>
<StgValue><ssdm name="imag_op_9_load"/></StgValue>
</operation>

<operation id="624" st_id="17" stage="2" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:234 %mul20 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_10_load

]]></Node>
<StgValue><ssdm name="mul20"/></StgValue>
</operation>

<operation id="625" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc439:235 %real_op_10_addr = getelementptr i32 %real_op_10, i64 0, i64 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="real_op_10_addr"/></StgValue>
</operation>

<operation id="626" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="6">
<![CDATA[
for.inc439:236 %real_op_10_load = load i6 %real_op_10_addr

]]></Node>
<StgValue><ssdm name="real_op_10_load"/></StgValue>
</operation>

<operation id="627" st_id="17" stage="2" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:243 %mul21 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_10_load

]]></Node>
<StgValue><ssdm name="mul21"/></StgValue>
</operation>

<operation id="628" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc439:244 %imag_op_10_addr = getelementptr i32 %imag_op_10, i64 0, i64 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="imag_op_10_addr"/></StgValue>
</operation>

<operation id="629" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="6">
<![CDATA[
for.inc439:245 %imag_op_10_load = load i6 %imag_op_10_addr

]]></Node>
<StgValue><ssdm name="imag_op_10_load"/></StgValue>
</operation>

<operation id="630" st_id="17" stage="3" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:253 %mul22 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_11_load

]]></Node>
<StgValue><ssdm name="mul22"/></StgValue>
</operation>

<operation id="631" st_id="17" stage="3" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:262 %mul23 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_11_load

]]></Node>
<StgValue><ssdm name="mul23"/></StgValue>
</operation>

<operation id="632" st_id="17" stage="3" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:272 %mul24 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_12_load

]]></Node>
<StgValue><ssdm name="mul24"/></StgValue>
</operation>

<operation id="633" st_id="17" stage="3" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:281 %mul25 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_12_load

]]></Node>
<StgValue><ssdm name="mul25"/></StgValue>
</operation>

<operation id="634" st_id="17" stage="4" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:291 %mul26 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_13_load

]]></Node>
<StgValue><ssdm name="mul26"/></StgValue>
</operation>

<operation id="635" st_id="17" stage="4" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:300 %mul27 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_13_load

]]></Node>
<StgValue><ssdm name="mul27"/></StgValue>
</operation>

<operation id="636" st_id="17" stage="4" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:310 %mul28 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_14_load

]]></Node>
<StgValue><ssdm name="mul28"/></StgValue>
</operation>

<operation id="637" st_id="17" stage="4" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:319 %mul29 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_14_load

]]></Node>
<StgValue><ssdm name="mul29"/></StgValue>
</operation>

<operation id="638" st_id="17" stage="5" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:329 %mul30 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_15_load

]]></Node>
<StgValue><ssdm name="mul30"/></StgValue>
</operation>

<operation id="639" st_id="17" stage="5" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:338 %mul31 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_15_load

]]></Node>
<StgValue><ssdm name="mul31"/></StgValue>
</operation>

<operation id="640" st_id="17" stage="5" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:349 %temp_r16 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_16_load

]]></Node>
<StgValue><ssdm name="temp_r16"/></StgValue>
</operation>

<operation id="641" st_id="17" stage="5" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:352 %temp_i16 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_16_load

]]></Node>
<StgValue><ssdm name="temp_i16"/></StgValue>
</operation>

<operation id="642" st_id="17" stage="6" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:356 %temp_r17 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_17_load

]]></Node>
<StgValue><ssdm name="temp_r17"/></StgValue>
</operation>

<operation id="643" st_id="17" stage="6" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:359 %temp_i17 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_17_load

]]></Node>
<StgValue><ssdm name="temp_i17"/></StgValue>
</operation>

<operation id="644" st_id="17" stage="6" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:363 %temp_r18 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_18_load

]]></Node>
<StgValue><ssdm name="temp_r18"/></StgValue>
</operation>

<operation id="645" st_id="17" stage="6" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:366 %temp_i18 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_18_load

]]></Node>
<StgValue><ssdm name="temp_i18"/></StgValue>
</operation>

<operation id="646" st_id="17" stage="7" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:370 %temp_r19 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_19_load

]]></Node>
<StgValue><ssdm name="temp_r19"/></StgValue>
</operation>

<operation id="647" st_id="17" stage="7" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:373 %temp_i19 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_19_load

]]></Node>
<StgValue><ssdm name="temp_i19"/></StgValue>
</operation>

<operation id="648" st_id="17" stage="7" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:377 %temp_r20 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_20_load

]]></Node>
<StgValue><ssdm name="temp_r20"/></StgValue>
</operation>

<operation id="649" st_id="17" stage="7" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:380 %temp_i20 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_20_load

]]></Node>
<StgValue><ssdm name="temp_i20"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="650" st_id="18" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:48 %add = fadd i32 %bitcast_ln45, i32 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="651" st_id="18" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:57 %add1 = fadd i32 %bitcast_ln46, i32 %mul1

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="652" st_id="18" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:67 %add2 = fadd i32 %bitcast_ln47, i32 %mul2

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>

<operation id="653" st_id="18" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:76 %add3 = fadd i32 %bitcast_ln48, i32 %mul3

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>

<operation id="654" st_id="18" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:86 %add4 = fadd i32 %bitcast_ln49, i32 %mul4

]]></Node>
<StgValue><ssdm name="add4"/></StgValue>
</operation>

<operation id="655" st_id="18" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:95 %add5 = fadd i32 %bitcast_ln50, i32 %mul5

]]></Node>
<StgValue><ssdm name="add5"/></StgValue>
</operation>

<operation id="656" st_id="18" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:105 %add6 = fadd i32 %bitcast_ln51, i32 %mul6

]]></Node>
<StgValue><ssdm name="add6"/></StgValue>
</operation>

<operation id="657" st_id="18" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:114 %add7 = fadd i32 %bitcast_ln52, i32 %mul7

]]></Node>
<StgValue><ssdm name="add7"/></StgValue>
</operation>

<operation id="658" st_id="18" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:124 %add8 = fadd i32 %bitcast_ln53, i32 %mul8

]]></Node>
<StgValue><ssdm name="add8"/></StgValue>
</operation>

<operation id="659" st_id="18" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:133 %add9 = fadd i32 %bitcast_ln54, i32 %mul9

]]></Node>
<StgValue><ssdm name="add9"/></StgValue>
</operation>

<operation id="660" st_id="18" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:143 %add10 = fadd i32 %bitcast_ln55, i32 %mul10

]]></Node>
<StgValue><ssdm name="add10"/></StgValue>
</operation>

<operation id="661" st_id="18" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:152 %add11 = fadd i32 %bitcast_ln56, i32 %mul11

]]></Node>
<StgValue><ssdm name="add11"/></StgValue>
</operation>

<operation id="662" st_id="18" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:162 %add12 = fadd i32 %bitcast_ln57, i32 %mul12

]]></Node>
<StgValue><ssdm name="add12"/></StgValue>
</operation>

<operation id="663" st_id="18" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:171 %add13 = fadd i32 %bitcast_ln58, i32 %mul13

]]></Node>
<StgValue><ssdm name="add13"/></StgValue>
</operation>

<operation id="664" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32">
<![CDATA[
for.inc439:180 %bitcast_ln59 = bitcast i32 %real_op_7_load

]]></Node>
<StgValue><ssdm name="bitcast_ln59"/></StgValue>
</operation>

<operation id="665" st_id="18" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:181 %add14 = fadd i32 %bitcast_ln59, i32 %mul14

]]></Node>
<StgValue><ssdm name="add14"/></StgValue>
</operation>

<operation id="666" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32">
<![CDATA[
for.inc439:189 %bitcast_ln60 = bitcast i32 %imag_op_7_load

]]></Node>
<StgValue><ssdm name="bitcast_ln60"/></StgValue>
</operation>

<operation id="667" st_id="18" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:190 %add15 = fadd i32 %bitcast_ln60, i32 %mul15

]]></Node>
<StgValue><ssdm name="add15"/></StgValue>
</operation>

<operation id="668" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32">
<![CDATA[
for.inc439:199 %bitcast_ln61 = bitcast i32 %real_op_8_load

]]></Node>
<StgValue><ssdm name="bitcast_ln61"/></StgValue>
</operation>

<operation id="669" st_id="18" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:200 %add16 = fadd i32 %bitcast_ln61, i32 %mul16

]]></Node>
<StgValue><ssdm name="add16"/></StgValue>
</operation>

<operation id="670" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32">
<![CDATA[
for.inc439:208 %bitcast_ln62 = bitcast i32 %imag_op_8_load

]]></Node>
<StgValue><ssdm name="bitcast_ln62"/></StgValue>
</operation>

<operation id="671" st_id="18" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:209 %add17 = fadd i32 %bitcast_ln62, i32 %mul17

]]></Node>
<StgValue><ssdm name="add17"/></StgValue>
</operation>

<operation id="672" st_id="18" stage="1" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:215 %mul18 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_9_load

]]></Node>
<StgValue><ssdm name="mul18"/></StgValue>
</operation>

<operation id="673" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="6">
<![CDATA[
for.inc439:217 %real_op_9_load = load i6 %real_op_9_addr

]]></Node>
<StgValue><ssdm name="real_op_9_load"/></StgValue>
</operation>

<operation id="674" st_id="18" stage="1" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:224 %mul19 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_9_load

]]></Node>
<StgValue><ssdm name="mul19"/></StgValue>
</operation>

<operation id="675" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="6">
<![CDATA[
for.inc439:226 %imag_op_9_load = load i6 %imag_op_9_addr

]]></Node>
<StgValue><ssdm name="imag_op_9_load"/></StgValue>
</operation>

<operation id="676" st_id="18" stage="1" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:234 %mul20 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_10_load

]]></Node>
<StgValue><ssdm name="mul20"/></StgValue>
</operation>

<operation id="677" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="6">
<![CDATA[
for.inc439:236 %real_op_10_load = load i6 %real_op_10_addr

]]></Node>
<StgValue><ssdm name="real_op_10_load"/></StgValue>
</operation>

<operation id="678" st_id="18" stage="1" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:243 %mul21 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_10_load

]]></Node>
<StgValue><ssdm name="mul21"/></StgValue>
</operation>

<operation id="679" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="6">
<![CDATA[
for.inc439:245 %imag_op_10_load = load i6 %imag_op_10_addr

]]></Node>
<StgValue><ssdm name="imag_op_10_load"/></StgValue>
</operation>

<operation id="680" st_id="18" stage="2" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:253 %mul22 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_11_load

]]></Node>
<StgValue><ssdm name="mul22"/></StgValue>
</operation>

<operation id="681" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc439:254 %real_op_11_addr = getelementptr i32 %real_op_11, i64 0, i64 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="real_op_11_addr"/></StgValue>
</operation>

<operation id="682" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="6">
<![CDATA[
for.inc439:255 %real_op_11_load = load i6 %real_op_11_addr

]]></Node>
<StgValue><ssdm name="real_op_11_load"/></StgValue>
</operation>

<operation id="683" st_id="18" stage="2" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:262 %mul23 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_11_load

]]></Node>
<StgValue><ssdm name="mul23"/></StgValue>
</operation>

<operation id="684" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc439:263 %imag_op_11_addr = getelementptr i32 %imag_op_11, i64 0, i64 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="imag_op_11_addr"/></StgValue>
</operation>

<operation id="685" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="6">
<![CDATA[
for.inc439:264 %imag_op_11_load = load i6 %imag_op_11_addr

]]></Node>
<StgValue><ssdm name="imag_op_11_load"/></StgValue>
</operation>

<operation id="686" st_id="18" stage="2" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:272 %mul24 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_12_load

]]></Node>
<StgValue><ssdm name="mul24"/></StgValue>
</operation>

<operation id="687" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc439:273 %real_op_12_addr = getelementptr i32 %real_op_12, i64 0, i64 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="real_op_12_addr"/></StgValue>
</operation>

<operation id="688" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="6">
<![CDATA[
for.inc439:274 %real_op_12_load = load i6 %real_op_12_addr

]]></Node>
<StgValue><ssdm name="real_op_12_load"/></StgValue>
</operation>

<operation id="689" st_id="18" stage="2" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:281 %mul25 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_12_load

]]></Node>
<StgValue><ssdm name="mul25"/></StgValue>
</operation>

<operation id="690" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc439:282 %imag_op_12_addr = getelementptr i32 %imag_op_12, i64 0, i64 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="imag_op_12_addr"/></StgValue>
</operation>

<operation id="691" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="6">
<![CDATA[
for.inc439:283 %imag_op_12_load = load i6 %imag_op_12_addr

]]></Node>
<StgValue><ssdm name="imag_op_12_load"/></StgValue>
</operation>

<operation id="692" st_id="18" stage="3" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:291 %mul26 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_13_load

]]></Node>
<StgValue><ssdm name="mul26"/></StgValue>
</operation>

<operation id="693" st_id="18" stage="3" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:300 %mul27 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_13_load

]]></Node>
<StgValue><ssdm name="mul27"/></StgValue>
</operation>

<operation id="694" st_id="18" stage="3" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:310 %mul28 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_14_load

]]></Node>
<StgValue><ssdm name="mul28"/></StgValue>
</operation>

<operation id="695" st_id="18" stage="3" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:319 %mul29 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_14_load

]]></Node>
<StgValue><ssdm name="mul29"/></StgValue>
</operation>

<operation id="696" st_id="18" stage="4" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:329 %mul30 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_15_load

]]></Node>
<StgValue><ssdm name="mul30"/></StgValue>
</operation>

<operation id="697" st_id="18" stage="4" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:338 %mul31 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_15_load

]]></Node>
<StgValue><ssdm name="mul31"/></StgValue>
</operation>

<operation id="698" st_id="18" stage="4" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:349 %temp_r16 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_16_load

]]></Node>
<StgValue><ssdm name="temp_r16"/></StgValue>
</operation>

<operation id="699" st_id="18" stage="4" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:352 %temp_i16 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_16_load

]]></Node>
<StgValue><ssdm name="temp_i16"/></StgValue>
</operation>

<operation id="700" st_id="18" stage="5" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:356 %temp_r17 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_17_load

]]></Node>
<StgValue><ssdm name="temp_r17"/></StgValue>
</operation>

<operation id="701" st_id="18" stage="5" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:359 %temp_i17 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_17_load

]]></Node>
<StgValue><ssdm name="temp_i17"/></StgValue>
</operation>

<operation id="702" st_id="18" stage="5" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:363 %temp_r18 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_18_load

]]></Node>
<StgValue><ssdm name="temp_r18"/></StgValue>
</operation>

<operation id="703" st_id="18" stage="5" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:366 %temp_i18 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_18_load

]]></Node>
<StgValue><ssdm name="temp_i18"/></StgValue>
</operation>

<operation id="704" st_id="18" stage="6" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:370 %temp_r19 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_19_load

]]></Node>
<StgValue><ssdm name="temp_r19"/></StgValue>
</operation>

<operation id="705" st_id="18" stage="6" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:373 %temp_i19 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_19_load

]]></Node>
<StgValue><ssdm name="temp_i19"/></StgValue>
</operation>

<operation id="706" st_id="18" stage="6" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:377 %temp_r20 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_20_load

]]></Node>
<StgValue><ssdm name="temp_r20"/></StgValue>
</operation>

<operation id="707" st_id="18" stage="6" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:380 %temp_i20 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_20_load

]]></Node>
<StgValue><ssdm name="temp_i20"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="708" st_id="19" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:48 %add = fadd i32 %bitcast_ln45, i32 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="709" st_id="19" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:57 %add1 = fadd i32 %bitcast_ln46, i32 %mul1

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="710" st_id="19" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:67 %add2 = fadd i32 %bitcast_ln47, i32 %mul2

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>

<operation id="711" st_id="19" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:76 %add3 = fadd i32 %bitcast_ln48, i32 %mul3

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>

<operation id="712" st_id="19" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:86 %add4 = fadd i32 %bitcast_ln49, i32 %mul4

]]></Node>
<StgValue><ssdm name="add4"/></StgValue>
</operation>

<operation id="713" st_id="19" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:95 %add5 = fadd i32 %bitcast_ln50, i32 %mul5

]]></Node>
<StgValue><ssdm name="add5"/></StgValue>
</operation>

<operation id="714" st_id="19" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:105 %add6 = fadd i32 %bitcast_ln51, i32 %mul6

]]></Node>
<StgValue><ssdm name="add6"/></StgValue>
</operation>

<operation id="715" st_id="19" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:114 %add7 = fadd i32 %bitcast_ln52, i32 %mul7

]]></Node>
<StgValue><ssdm name="add7"/></StgValue>
</operation>

<operation id="716" st_id="19" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:124 %add8 = fadd i32 %bitcast_ln53, i32 %mul8

]]></Node>
<StgValue><ssdm name="add8"/></StgValue>
</operation>

<operation id="717" st_id="19" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:133 %add9 = fadd i32 %bitcast_ln54, i32 %mul9

]]></Node>
<StgValue><ssdm name="add9"/></StgValue>
</operation>

<operation id="718" st_id="19" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:143 %add10 = fadd i32 %bitcast_ln55, i32 %mul10

]]></Node>
<StgValue><ssdm name="add10"/></StgValue>
</operation>

<operation id="719" st_id="19" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:152 %add11 = fadd i32 %bitcast_ln56, i32 %mul11

]]></Node>
<StgValue><ssdm name="add11"/></StgValue>
</operation>

<operation id="720" st_id="19" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:162 %add12 = fadd i32 %bitcast_ln57, i32 %mul12

]]></Node>
<StgValue><ssdm name="add12"/></StgValue>
</operation>

<operation id="721" st_id="19" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:171 %add13 = fadd i32 %bitcast_ln58, i32 %mul13

]]></Node>
<StgValue><ssdm name="add13"/></StgValue>
</operation>

<operation id="722" st_id="19" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:181 %add14 = fadd i32 %bitcast_ln59, i32 %mul14

]]></Node>
<StgValue><ssdm name="add14"/></StgValue>
</operation>

<operation id="723" st_id="19" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:190 %add15 = fadd i32 %bitcast_ln60, i32 %mul15

]]></Node>
<StgValue><ssdm name="add15"/></StgValue>
</operation>

<operation id="724" st_id="19" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:200 %add16 = fadd i32 %bitcast_ln61, i32 %mul16

]]></Node>
<StgValue><ssdm name="add16"/></StgValue>
</operation>

<operation id="725" st_id="19" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:209 %add17 = fadd i32 %bitcast_ln62, i32 %mul17

]]></Node>
<StgValue><ssdm name="add17"/></StgValue>
</operation>

<operation id="726" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32">
<![CDATA[
for.inc439:218 %bitcast_ln63 = bitcast i32 %real_op_9_load

]]></Node>
<StgValue><ssdm name="bitcast_ln63"/></StgValue>
</operation>

<operation id="727" st_id="19" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:219 %add18 = fadd i32 %bitcast_ln63, i32 %mul18

]]></Node>
<StgValue><ssdm name="add18"/></StgValue>
</operation>

<operation id="728" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32">
<![CDATA[
for.inc439:227 %bitcast_ln64 = bitcast i32 %imag_op_9_load

]]></Node>
<StgValue><ssdm name="bitcast_ln64"/></StgValue>
</operation>

<operation id="729" st_id="19" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:228 %add19 = fadd i32 %bitcast_ln64, i32 %mul19

]]></Node>
<StgValue><ssdm name="add19"/></StgValue>
</operation>

<operation id="730" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32">
<![CDATA[
for.inc439:237 %bitcast_ln65 = bitcast i32 %real_op_10_load

]]></Node>
<StgValue><ssdm name="bitcast_ln65"/></StgValue>
</operation>

<operation id="731" st_id="19" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:238 %add20 = fadd i32 %bitcast_ln65, i32 %mul20

]]></Node>
<StgValue><ssdm name="add20"/></StgValue>
</operation>

<operation id="732" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="32">
<![CDATA[
for.inc439:246 %bitcast_ln66 = bitcast i32 %imag_op_10_load

]]></Node>
<StgValue><ssdm name="bitcast_ln66"/></StgValue>
</operation>

<operation id="733" st_id="19" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:247 %add21 = fadd i32 %bitcast_ln66, i32 %mul21

]]></Node>
<StgValue><ssdm name="add21"/></StgValue>
</operation>

<operation id="734" st_id="19" stage="1" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:253 %mul22 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_11_load

]]></Node>
<StgValue><ssdm name="mul22"/></StgValue>
</operation>

<operation id="735" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="6">
<![CDATA[
for.inc439:255 %real_op_11_load = load i6 %real_op_11_addr

]]></Node>
<StgValue><ssdm name="real_op_11_load"/></StgValue>
</operation>

<operation id="736" st_id="19" stage="1" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:262 %mul23 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_11_load

]]></Node>
<StgValue><ssdm name="mul23"/></StgValue>
</operation>

<operation id="737" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="6">
<![CDATA[
for.inc439:264 %imag_op_11_load = load i6 %imag_op_11_addr

]]></Node>
<StgValue><ssdm name="imag_op_11_load"/></StgValue>
</operation>

<operation id="738" st_id="19" stage="1" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:272 %mul24 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_12_load

]]></Node>
<StgValue><ssdm name="mul24"/></StgValue>
</operation>

<operation id="739" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="6">
<![CDATA[
for.inc439:274 %real_op_12_load = load i6 %real_op_12_addr

]]></Node>
<StgValue><ssdm name="real_op_12_load"/></StgValue>
</operation>

<operation id="740" st_id="19" stage="1" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:281 %mul25 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_12_load

]]></Node>
<StgValue><ssdm name="mul25"/></StgValue>
</operation>

<operation id="741" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="6">
<![CDATA[
for.inc439:283 %imag_op_12_load = load i6 %imag_op_12_addr

]]></Node>
<StgValue><ssdm name="imag_op_12_load"/></StgValue>
</operation>

<operation id="742" st_id="19" stage="2" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:291 %mul26 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_13_load

]]></Node>
<StgValue><ssdm name="mul26"/></StgValue>
</operation>

<operation id="743" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc439:292 %real_op_13_addr = getelementptr i32 %real_op_13, i64 0, i64 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="real_op_13_addr"/></StgValue>
</operation>

<operation id="744" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="6">
<![CDATA[
for.inc439:293 %real_op_13_load = load i6 %real_op_13_addr

]]></Node>
<StgValue><ssdm name="real_op_13_load"/></StgValue>
</operation>

<operation id="745" st_id="19" stage="2" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:300 %mul27 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_13_load

]]></Node>
<StgValue><ssdm name="mul27"/></StgValue>
</operation>

<operation id="746" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc439:301 %imag_op_13_addr = getelementptr i32 %imag_op_13, i64 0, i64 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="imag_op_13_addr"/></StgValue>
</operation>

<operation id="747" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="6">
<![CDATA[
for.inc439:302 %imag_op_13_load = load i6 %imag_op_13_addr

]]></Node>
<StgValue><ssdm name="imag_op_13_load"/></StgValue>
</operation>

<operation id="748" st_id="19" stage="2" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:310 %mul28 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_14_load

]]></Node>
<StgValue><ssdm name="mul28"/></StgValue>
</operation>

<operation id="749" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc439:311 %real_op_14_addr = getelementptr i32 %real_op_14, i64 0, i64 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="real_op_14_addr"/></StgValue>
</operation>

<operation id="750" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="6">
<![CDATA[
for.inc439:312 %real_op_14_load = load i6 %real_op_14_addr

]]></Node>
<StgValue><ssdm name="real_op_14_load"/></StgValue>
</operation>

<operation id="751" st_id="19" stage="2" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:319 %mul29 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_14_load

]]></Node>
<StgValue><ssdm name="mul29"/></StgValue>
</operation>

<operation id="752" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc439:320 %imag_op_14_addr = getelementptr i32 %imag_op_14, i64 0, i64 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="imag_op_14_addr"/></StgValue>
</operation>

<operation id="753" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="6">
<![CDATA[
for.inc439:321 %imag_op_14_load = load i6 %imag_op_14_addr

]]></Node>
<StgValue><ssdm name="imag_op_14_load"/></StgValue>
</operation>

<operation id="754" st_id="19" stage="3" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:329 %mul30 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_15_load

]]></Node>
<StgValue><ssdm name="mul30"/></StgValue>
</operation>

<operation id="755" st_id="19" stage="3" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:338 %mul31 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_15_load

]]></Node>
<StgValue><ssdm name="mul31"/></StgValue>
</operation>

<operation id="756" st_id="19" stage="3" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:349 %temp_r16 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_16_load

]]></Node>
<StgValue><ssdm name="temp_r16"/></StgValue>
</operation>

<operation id="757" st_id="19" stage="3" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:352 %temp_i16 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_16_load

]]></Node>
<StgValue><ssdm name="temp_i16"/></StgValue>
</operation>

<operation id="758" st_id="19" stage="4" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:356 %temp_r17 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_17_load

]]></Node>
<StgValue><ssdm name="temp_r17"/></StgValue>
</operation>

<operation id="759" st_id="19" stage="4" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:359 %temp_i17 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_17_load

]]></Node>
<StgValue><ssdm name="temp_i17"/></StgValue>
</operation>

<operation id="760" st_id="19" stage="4" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:363 %temp_r18 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_18_load

]]></Node>
<StgValue><ssdm name="temp_r18"/></StgValue>
</operation>

<operation id="761" st_id="19" stage="4" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:366 %temp_i18 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_18_load

]]></Node>
<StgValue><ssdm name="temp_i18"/></StgValue>
</operation>

<operation id="762" st_id="19" stage="5" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:370 %temp_r19 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_19_load

]]></Node>
<StgValue><ssdm name="temp_r19"/></StgValue>
</operation>

<operation id="763" st_id="19" stage="5" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:373 %temp_i19 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_19_load

]]></Node>
<StgValue><ssdm name="temp_i19"/></StgValue>
</operation>

<operation id="764" st_id="19" stage="5" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:377 %temp_r20 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_20_load

]]></Node>
<StgValue><ssdm name="temp_r20"/></StgValue>
</operation>

<operation id="765" st_id="19" stage="5" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:380 %temp_i20 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_20_load

]]></Node>
<StgValue><ssdm name="temp_i20"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="766" st_id="20" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:48 %add = fadd i32 %bitcast_ln45, i32 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="767" st_id="20" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:57 %add1 = fadd i32 %bitcast_ln46, i32 %mul1

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="768" st_id="20" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:67 %add2 = fadd i32 %bitcast_ln47, i32 %mul2

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>

<operation id="769" st_id="20" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:76 %add3 = fadd i32 %bitcast_ln48, i32 %mul3

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>

<operation id="770" st_id="20" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:86 %add4 = fadd i32 %bitcast_ln49, i32 %mul4

]]></Node>
<StgValue><ssdm name="add4"/></StgValue>
</operation>

<operation id="771" st_id="20" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:95 %add5 = fadd i32 %bitcast_ln50, i32 %mul5

]]></Node>
<StgValue><ssdm name="add5"/></StgValue>
</operation>

<operation id="772" st_id="20" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:105 %add6 = fadd i32 %bitcast_ln51, i32 %mul6

]]></Node>
<StgValue><ssdm name="add6"/></StgValue>
</operation>

<operation id="773" st_id="20" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:114 %add7 = fadd i32 %bitcast_ln52, i32 %mul7

]]></Node>
<StgValue><ssdm name="add7"/></StgValue>
</operation>

<operation id="774" st_id="20" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:124 %add8 = fadd i32 %bitcast_ln53, i32 %mul8

]]></Node>
<StgValue><ssdm name="add8"/></StgValue>
</operation>

<operation id="775" st_id="20" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:133 %add9 = fadd i32 %bitcast_ln54, i32 %mul9

]]></Node>
<StgValue><ssdm name="add9"/></StgValue>
</operation>

<operation id="776" st_id="20" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:143 %add10 = fadd i32 %bitcast_ln55, i32 %mul10

]]></Node>
<StgValue><ssdm name="add10"/></StgValue>
</operation>

<operation id="777" st_id="20" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:152 %add11 = fadd i32 %bitcast_ln56, i32 %mul11

]]></Node>
<StgValue><ssdm name="add11"/></StgValue>
</operation>

<operation id="778" st_id="20" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:162 %add12 = fadd i32 %bitcast_ln57, i32 %mul12

]]></Node>
<StgValue><ssdm name="add12"/></StgValue>
</operation>

<operation id="779" st_id="20" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:171 %add13 = fadd i32 %bitcast_ln58, i32 %mul13

]]></Node>
<StgValue><ssdm name="add13"/></StgValue>
</operation>

<operation id="780" st_id="20" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:181 %add14 = fadd i32 %bitcast_ln59, i32 %mul14

]]></Node>
<StgValue><ssdm name="add14"/></StgValue>
</operation>

<operation id="781" st_id="20" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:190 %add15 = fadd i32 %bitcast_ln60, i32 %mul15

]]></Node>
<StgValue><ssdm name="add15"/></StgValue>
</operation>

<operation id="782" st_id="20" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:200 %add16 = fadd i32 %bitcast_ln61, i32 %mul16

]]></Node>
<StgValue><ssdm name="add16"/></StgValue>
</operation>

<operation id="783" st_id="20" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:209 %add17 = fadd i32 %bitcast_ln62, i32 %mul17

]]></Node>
<StgValue><ssdm name="add17"/></StgValue>
</operation>

<operation id="784" st_id="20" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:219 %add18 = fadd i32 %bitcast_ln63, i32 %mul18

]]></Node>
<StgValue><ssdm name="add18"/></StgValue>
</operation>

<operation id="785" st_id="20" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:228 %add19 = fadd i32 %bitcast_ln64, i32 %mul19

]]></Node>
<StgValue><ssdm name="add19"/></StgValue>
</operation>

<operation id="786" st_id="20" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:238 %add20 = fadd i32 %bitcast_ln65, i32 %mul20

]]></Node>
<StgValue><ssdm name="add20"/></StgValue>
</operation>

<operation id="787" st_id="20" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:247 %add21 = fadd i32 %bitcast_ln66, i32 %mul21

]]></Node>
<StgValue><ssdm name="add21"/></StgValue>
</operation>

<operation id="788" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32">
<![CDATA[
for.inc439:256 %bitcast_ln67 = bitcast i32 %real_op_11_load

]]></Node>
<StgValue><ssdm name="bitcast_ln67"/></StgValue>
</operation>

<operation id="789" st_id="20" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:257 %add22 = fadd i32 %bitcast_ln67, i32 %mul22

]]></Node>
<StgValue><ssdm name="add22"/></StgValue>
</operation>

<operation id="790" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="32">
<![CDATA[
for.inc439:265 %bitcast_ln68 = bitcast i32 %imag_op_11_load

]]></Node>
<StgValue><ssdm name="bitcast_ln68"/></StgValue>
</operation>

<operation id="791" st_id="20" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:266 %add23 = fadd i32 %bitcast_ln68, i32 %mul23

]]></Node>
<StgValue><ssdm name="add23"/></StgValue>
</operation>

<operation id="792" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="32">
<![CDATA[
for.inc439:275 %bitcast_ln69 = bitcast i32 %real_op_12_load

]]></Node>
<StgValue><ssdm name="bitcast_ln69"/></StgValue>
</operation>

<operation id="793" st_id="20" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:276 %add24 = fadd i32 %bitcast_ln69, i32 %mul24

]]></Node>
<StgValue><ssdm name="add24"/></StgValue>
</operation>

<operation id="794" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32">
<![CDATA[
for.inc439:284 %bitcast_ln70 = bitcast i32 %imag_op_12_load

]]></Node>
<StgValue><ssdm name="bitcast_ln70"/></StgValue>
</operation>

<operation id="795" st_id="20" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:285 %add25 = fadd i32 %bitcast_ln70, i32 %mul25

]]></Node>
<StgValue><ssdm name="add25"/></StgValue>
</operation>

<operation id="796" st_id="20" stage="1" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:291 %mul26 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_13_load

]]></Node>
<StgValue><ssdm name="mul26"/></StgValue>
</operation>

<operation id="797" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="6">
<![CDATA[
for.inc439:293 %real_op_13_load = load i6 %real_op_13_addr

]]></Node>
<StgValue><ssdm name="real_op_13_load"/></StgValue>
</operation>

<operation id="798" st_id="20" stage="1" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:300 %mul27 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_13_load

]]></Node>
<StgValue><ssdm name="mul27"/></StgValue>
</operation>

<operation id="799" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="6">
<![CDATA[
for.inc439:302 %imag_op_13_load = load i6 %imag_op_13_addr

]]></Node>
<StgValue><ssdm name="imag_op_13_load"/></StgValue>
</operation>

<operation id="800" st_id="20" stage="1" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:310 %mul28 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_14_load

]]></Node>
<StgValue><ssdm name="mul28"/></StgValue>
</operation>

<operation id="801" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="6">
<![CDATA[
for.inc439:312 %real_op_14_load = load i6 %real_op_14_addr

]]></Node>
<StgValue><ssdm name="real_op_14_load"/></StgValue>
</operation>

<operation id="802" st_id="20" stage="1" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:319 %mul29 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_14_load

]]></Node>
<StgValue><ssdm name="mul29"/></StgValue>
</operation>

<operation id="803" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="6">
<![CDATA[
for.inc439:321 %imag_op_14_load = load i6 %imag_op_14_addr

]]></Node>
<StgValue><ssdm name="imag_op_14_load"/></StgValue>
</operation>

<operation id="804" st_id="20" stage="2" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:329 %mul30 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_15_load

]]></Node>
<StgValue><ssdm name="mul30"/></StgValue>
</operation>

<operation id="805" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc439:330 %real_op_15_addr = getelementptr i32 %real_op_15, i64 0, i64 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="real_op_15_addr"/></StgValue>
</operation>

<operation id="806" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="6">
<![CDATA[
for.inc439:331 %real_op_15_load = load i6 %real_op_15_addr

]]></Node>
<StgValue><ssdm name="real_op_15_load"/></StgValue>
</operation>

<operation id="807" st_id="20" stage="2" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:338 %mul31 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_15_load

]]></Node>
<StgValue><ssdm name="mul31"/></StgValue>
</operation>

<operation id="808" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc439:339 %imag_op_15_addr = getelementptr i32 %imag_op_15, i64 0, i64 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="imag_op_15_addr"/></StgValue>
</operation>

<operation id="809" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="6">
<![CDATA[
for.inc439:340 %imag_op_15_load = load i6 %imag_op_15_addr

]]></Node>
<StgValue><ssdm name="imag_op_15_load"/></StgValue>
</operation>

<operation id="810" st_id="20" stage="2" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:349 %temp_r16 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_16_load

]]></Node>
<StgValue><ssdm name="temp_r16"/></StgValue>
</operation>

<operation id="811" st_id="20" stage="2" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:352 %temp_i16 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_16_load

]]></Node>
<StgValue><ssdm name="temp_i16"/></StgValue>
</operation>

<operation id="812" st_id="20" stage="3" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:356 %temp_r17 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_17_load

]]></Node>
<StgValue><ssdm name="temp_r17"/></StgValue>
</operation>

<operation id="813" st_id="20" stage="3" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:359 %temp_i17 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_17_load

]]></Node>
<StgValue><ssdm name="temp_i17"/></StgValue>
</operation>

<operation id="814" st_id="20" stage="3" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:363 %temp_r18 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_18_load

]]></Node>
<StgValue><ssdm name="temp_r18"/></StgValue>
</operation>

<operation id="815" st_id="20" stage="3" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:366 %temp_i18 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_18_load

]]></Node>
<StgValue><ssdm name="temp_i18"/></StgValue>
</operation>

<operation id="816" st_id="20" stage="4" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:370 %temp_r19 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_19_load

]]></Node>
<StgValue><ssdm name="temp_r19"/></StgValue>
</operation>

<operation id="817" st_id="20" stage="4" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:373 %temp_i19 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_19_load

]]></Node>
<StgValue><ssdm name="temp_i19"/></StgValue>
</operation>

<operation id="818" st_id="20" stage="4" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:377 %temp_r20 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_20_load

]]></Node>
<StgValue><ssdm name="temp_r20"/></StgValue>
</operation>

<operation id="819" st_id="20" stage="4" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:380 %temp_i20 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_20_load

]]></Node>
<StgValue><ssdm name="temp_i20"/></StgValue>
</operation>

<operation id="820" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc439:391 %real_op_16_addr = getelementptr i32 %real_op_16, i64 0, i64 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="real_op_16_addr"/></StgValue>
</operation>

<operation id="821" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="6">
<![CDATA[
for.inc439:392 %real_op_16_load = load i6 %real_op_16_addr

]]></Node>
<StgValue><ssdm name="real_op_16_load"/></StgValue>
</operation>

<operation id="822" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc439:397 %imag_op_16_addr = getelementptr i32 %imag_op_16, i64 0, i64 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="imag_op_16_addr"/></StgValue>
</operation>

<operation id="823" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="6">
<![CDATA[
for.inc439:398 %imag_op_16_load = load i6 %imag_op_16_addr

]]></Node>
<StgValue><ssdm name="imag_op_16_load"/></StgValue>
</operation>

<operation id="824" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc439:403 %real_op_17_addr = getelementptr i32 %real_op_17, i64 0, i64 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="real_op_17_addr"/></StgValue>
</operation>

<operation id="825" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc439:409 %imag_op_17_addr = getelementptr i32 %imag_op_17, i64 0, i64 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="imag_op_17_addr"/></StgValue>
</operation>

<operation id="826" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc439:415 %real_op_18_addr = getelementptr i32 %real_op_18, i64 0, i64 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="real_op_18_addr"/></StgValue>
</operation>

<operation id="827" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc439:421 %imag_op_18_addr = getelementptr i32 %imag_op_18, i64 0, i64 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="imag_op_18_addr"/></StgValue>
</operation>

<operation id="828" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc439:427 %real_op_19_addr = getelementptr i32 %real_op_19, i64 0, i64 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="real_op_19_addr"/></StgValue>
</operation>

<operation id="829" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc439:433 %imag_op_19_addr = getelementptr i32 %imag_op_19, i64 0, i64 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="imag_op_19_addr"/></StgValue>
</operation>

<operation id="830" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc439:439 %real_op_20_addr = getelementptr i32 %real_op_20, i64 0, i64 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="real_op_20_addr"/></StgValue>
</operation>

<operation id="831" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc439:445 %imag_op_20_addr = getelementptr i32 %imag_op_20, i64 0, i64 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="imag_op_20_addr"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="832" st_id="21" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:48 %add = fadd i32 %bitcast_ln45, i32 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="833" st_id="21" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:57 %add1 = fadd i32 %bitcast_ln46, i32 %mul1

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="834" st_id="21" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:67 %add2 = fadd i32 %bitcast_ln47, i32 %mul2

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>

<operation id="835" st_id="21" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:76 %add3 = fadd i32 %bitcast_ln48, i32 %mul3

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>

<operation id="836" st_id="21" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:86 %add4 = fadd i32 %bitcast_ln49, i32 %mul4

]]></Node>
<StgValue><ssdm name="add4"/></StgValue>
</operation>

<operation id="837" st_id="21" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:95 %add5 = fadd i32 %bitcast_ln50, i32 %mul5

]]></Node>
<StgValue><ssdm name="add5"/></StgValue>
</operation>

<operation id="838" st_id="21" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:105 %add6 = fadd i32 %bitcast_ln51, i32 %mul6

]]></Node>
<StgValue><ssdm name="add6"/></StgValue>
</operation>

<operation id="839" st_id="21" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:114 %add7 = fadd i32 %bitcast_ln52, i32 %mul7

]]></Node>
<StgValue><ssdm name="add7"/></StgValue>
</operation>

<operation id="840" st_id="21" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:124 %add8 = fadd i32 %bitcast_ln53, i32 %mul8

]]></Node>
<StgValue><ssdm name="add8"/></StgValue>
</operation>

<operation id="841" st_id="21" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:133 %add9 = fadd i32 %bitcast_ln54, i32 %mul9

]]></Node>
<StgValue><ssdm name="add9"/></StgValue>
</operation>

<operation id="842" st_id="21" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:143 %add10 = fadd i32 %bitcast_ln55, i32 %mul10

]]></Node>
<StgValue><ssdm name="add10"/></StgValue>
</operation>

<operation id="843" st_id="21" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:152 %add11 = fadd i32 %bitcast_ln56, i32 %mul11

]]></Node>
<StgValue><ssdm name="add11"/></StgValue>
</operation>

<operation id="844" st_id="21" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:162 %add12 = fadd i32 %bitcast_ln57, i32 %mul12

]]></Node>
<StgValue><ssdm name="add12"/></StgValue>
</operation>

<operation id="845" st_id="21" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:171 %add13 = fadd i32 %bitcast_ln58, i32 %mul13

]]></Node>
<StgValue><ssdm name="add13"/></StgValue>
</operation>

<operation id="846" st_id="21" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:181 %add14 = fadd i32 %bitcast_ln59, i32 %mul14

]]></Node>
<StgValue><ssdm name="add14"/></StgValue>
</operation>

<operation id="847" st_id="21" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:190 %add15 = fadd i32 %bitcast_ln60, i32 %mul15

]]></Node>
<StgValue><ssdm name="add15"/></StgValue>
</operation>

<operation id="848" st_id="21" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:200 %add16 = fadd i32 %bitcast_ln61, i32 %mul16

]]></Node>
<StgValue><ssdm name="add16"/></StgValue>
</operation>

<operation id="849" st_id="21" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:209 %add17 = fadd i32 %bitcast_ln62, i32 %mul17

]]></Node>
<StgValue><ssdm name="add17"/></StgValue>
</operation>

<operation id="850" st_id="21" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:219 %add18 = fadd i32 %bitcast_ln63, i32 %mul18

]]></Node>
<StgValue><ssdm name="add18"/></StgValue>
</operation>

<operation id="851" st_id="21" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:228 %add19 = fadd i32 %bitcast_ln64, i32 %mul19

]]></Node>
<StgValue><ssdm name="add19"/></StgValue>
</operation>

<operation id="852" st_id="21" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:238 %add20 = fadd i32 %bitcast_ln65, i32 %mul20

]]></Node>
<StgValue><ssdm name="add20"/></StgValue>
</operation>

<operation id="853" st_id="21" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:247 %add21 = fadd i32 %bitcast_ln66, i32 %mul21

]]></Node>
<StgValue><ssdm name="add21"/></StgValue>
</operation>

<operation id="854" st_id="21" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:257 %add22 = fadd i32 %bitcast_ln67, i32 %mul22

]]></Node>
<StgValue><ssdm name="add22"/></StgValue>
</operation>

<operation id="855" st_id="21" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:266 %add23 = fadd i32 %bitcast_ln68, i32 %mul23

]]></Node>
<StgValue><ssdm name="add23"/></StgValue>
</operation>

<operation id="856" st_id="21" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:276 %add24 = fadd i32 %bitcast_ln69, i32 %mul24

]]></Node>
<StgValue><ssdm name="add24"/></StgValue>
</operation>

<operation id="857" st_id="21" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:285 %add25 = fadd i32 %bitcast_ln70, i32 %mul25

]]></Node>
<StgValue><ssdm name="add25"/></StgValue>
</operation>

<operation id="858" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="32">
<![CDATA[
for.inc439:294 %bitcast_ln71 = bitcast i32 %real_op_13_load

]]></Node>
<StgValue><ssdm name="bitcast_ln71"/></StgValue>
</operation>

<operation id="859" st_id="21" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:295 %add26 = fadd i32 %bitcast_ln71, i32 %mul26

]]></Node>
<StgValue><ssdm name="add26"/></StgValue>
</operation>

<operation id="860" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="32">
<![CDATA[
for.inc439:303 %bitcast_ln72 = bitcast i32 %imag_op_13_load

]]></Node>
<StgValue><ssdm name="bitcast_ln72"/></StgValue>
</operation>

<operation id="861" st_id="21" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:304 %add27 = fadd i32 %bitcast_ln72, i32 %mul27

]]></Node>
<StgValue><ssdm name="add27"/></StgValue>
</operation>

<operation id="862" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="32">
<![CDATA[
for.inc439:313 %bitcast_ln73 = bitcast i32 %real_op_14_load

]]></Node>
<StgValue><ssdm name="bitcast_ln73"/></StgValue>
</operation>

<operation id="863" st_id="21" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:314 %add28 = fadd i32 %bitcast_ln73, i32 %mul28

]]></Node>
<StgValue><ssdm name="add28"/></StgValue>
</operation>

<operation id="864" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="32">
<![CDATA[
for.inc439:322 %bitcast_ln74 = bitcast i32 %imag_op_14_load

]]></Node>
<StgValue><ssdm name="bitcast_ln74"/></StgValue>
</operation>

<operation id="865" st_id="21" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:323 %add29 = fadd i32 %bitcast_ln74, i32 %mul29

]]></Node>
<StgValue><ssdm name="add29"/></StgValue>
</operation>

<operation id="866" st_id="21" stage="1" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:329 %mul30 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_15_load

]]></Node>
<StgValue><ssdm name="mul30"/></StgValue>
</operation>

<operation id="867" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="6">
<![CDATA[
for.inc439:331 %real_op_15_load = load i6 %real_op_15_addr

]]></Node>
<StgValue><ssdm name="real_op_15_load"/></StgValue>
</operation>

<operation id="868" st_id="21" stage="1" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:338 %mul31 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_15_load

]]></Node>
<StgValue><ssdm name="mul31"/></StgValue>
</operation>

<operation id="869" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="6">
<![CDATA[
for.inc439:340 %imag_op_15_load = load i6 %imag_op_15_addr

]]></Node>
<StgValue><ssdm name="imag_op_15_load"/></StgValue>
</operation>

<operation id="870" st_id="21" stage="1" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:349 %temp_r16 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_16_load

]]></Node>
<StgValue><ssdm name="temp_r16"/></StgValue>
</operation>

<operation id="871" st_id="21" stage="1" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:352 %temp_i16 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_16_load

]]></Node>
<StgValue><ssdm name="temp_i16"/></StgValue>
</operation>

<operation id="872" st_id="21" stage="2" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:356 %temp_r17 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_17_load

]]></Node>
<StgValue><ssdm name="temp_r17"/></StgValue>
</operation>

<operation id="873" st_id="21" stage="2" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:359 %temp_i17 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_17_load

]]></Node>
<StgValue><ssdm name="temp_i17"/></StgValue>
</operation>

<operation id="874" st_id="21" stage="2" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:363 %temp_r18 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_18_load

]]></Node>
<StgValue><ssdm name="temp_r18"/></StgValue>
</operation>

<operation id="875" st_id="21" stage="2" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:366 %temp_i18 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_18_load

]]></Node>
<StgValue><ssdm name="temp_i18"/></StgValue>
</operation>

<operation id="876" st_id="21" stage="3" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:370 %temp_r19 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_19_load

]]></Node>
<StgValue><ssdm name="temp_r19"/></StgValue>
</operation>

<operation id="877" st_id="21" stage="3" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:373 %temp_i19 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_19_load

]]></Node>
<StgValue><ssdm name="temp_i19"/></StgValue>
</operation>

<operation id="878" st_id="21" stage="3" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:377 %temp_r20 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_20_load

]]></Node>
<StgValue><ssdm name="temp_r20"/></StgValue>
</operation>

<operation id="879" st_id="21" stage="3" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:380 %temp_i20 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_20_load

]]></Node>
<StgValue><ssdm name="temp_i20"/></StgValue>
</operation>

<operation id="880" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="6">
<![CDATA[
for.inc439:392 %real_op_16_load = load i6 %real_op_16_addr

]]></Node>
<StgValue><ssdm name="real_op_16_load"/></StgValue>
</operation>

<operation id="881" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="6">
<![CDATA[
for.inc439:398 %imag_op_16_load = load i6 %imag_op_16_addr

]]></Node>
<StgValue><ssdm name="imag_op_16_load"/></StgValue>
</operation>

<operation id="882" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="32" op_0_bw="6">
<![CDATA[
for.inc439:404 %real_op_17_load = load i6 %real_op_17_addr

]]></Node>
<StgValue><ssdm name="real_op_17_load"/></StgValue>
</operation>

<operation id="883" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="6">
<![CDATA[
for.inc439:410 %imag_op_17_load = load i6 %imag_op_17_addr

]]></Node>
<StgValue><ssdm name="imag_op_17_load"/></StgValue>
</operation>

<operation id="884" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="6">
<![CDATA[
for.inc439:416 %real_op_18_load = load i6 %real_op_18_addr

]]></Node>
<StgValue><ssdm name="real_op_18_load"/></StgValue>
</operation>

<operation id="885" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="6">
<![CDATA[
for.inc439:422 %imag_op_18_load = load i6 %imag_op_18_addr

]]></Node>
<StgValue><ssdm name="imag_op_18_load"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="886" st_id="22" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:48 %add = fadd i32 %bitcast_ln45, i32 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="887" st_id="22" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:57 %add1 = fadd i32 %bitcast_ln46, i32 %mul1

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="888" st_id="22" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:67 %add2 = fadd i32 %bitcast_ln47, i32 %mul2

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>

<operation id="889" st_id="22" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:76 %add3 = fadd i32 %bitcast_ln48, i32 %mul3

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>

<operation id="890" st_id="22" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:86 %add4 = fadd i32 %bitcast_ln49, i32 %mul4

]]></Node>
<StgValue><ssdm name="add4"/></StgValue>
</operation>

<operation id="891" st_id="22" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:95 %add5 = fadd i32 %bitcast_ln50, i32 %mul5

]]></Node>
<StgValue><ssdm name="add5"/></StgValue>
</operation>

<operation id="892" st_id="22" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:105 %add6 = fadd i32 %bitcast_ln51, i32 %mul6

]]></Node>
<StgValue><ssdm name="add6"/></StgValue>
</operation>

<operation id="893" st_id="22" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:114 %add7 = fadd i32 %bitcast_ln52, i32 %mul7

]]></Node>
<StgValue><ssdm name="add7"/></StgValue>
</operation>

<operation id="894" st_id="22" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:124 %add8 = fadd i32 %bitcast_ln53, i32 %mul8

]]></Node>
<StgValue><ssdm name="add8"/></StgValue>
</operation>

<operation id="895" st_id="22" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:133 %add9 = fadd i32 %bitcast_ln54, i32 %mul9

]]></Node>
<StgValue><ssdm name="add9"/></StgValue>
</operation>

<operation id="896" st_id="22" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:143 %add10 = fadd i32 %bitcast_ln55, i32 %mul10

]]></Node>
<StgValue><ssdm name="add10"/></StgValue>
</operation>

<operation id="897" st_id="22" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:152 %add11 = fadd i32 %bitcast_ln56, i32 %mul11

]]></Node>
<StgValue><ssdm name="add11"/></StgValue>
</operation>

<operation id="898" st_id="22" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:162 %add12 = fadd i32 %bitcast_ln57, i32 %mul12

]]></Node>
<StgValue><ssdm name="add12"/></StgValue>
</operation>

<operation id="899" st_id="22" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:171 %add13 = fadd i32 %bitcast_ln58, i32 %mul13

]]></Node>
<StgValue><ssdm name="add13"/></StgValue>
</operation>

<operation id="900" st_id="22" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:181 %add14 = fadd i32 %bitcast_ln59, i32 %mul14

]]></Node>
<StgValue><ssdm name="add14"/></StgValue>
</operation>

<operation id="901" st_id="22" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:190 %add15 = fadd i32 %bitcast_ln60, i32 %mul15

]]></Node>
<StgValue><ssdm name="add15"/></StgValue>
</operation>

<operation id="902" st_id="22" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:200 %add16 = fadd i32 %bitcast_ln61, i32 %mul16

]]></Node>
<StgValue><ssdm name="add16"/></StgValue>
</operation>

<operation id="903" st_id="22" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:209 %add17 = fadd i32 %bitcast_ln62, i32 %mul17

]]></Node>
<StgValue><ssdm name="add17"/></StgValue>
</operation>

<operation id="904" st_id="22" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:219 %add18 = fadd i32 %bitcast_ln63, i32 %mul18

]]></Node>
<StgValue><ssdm name="add18"/></StgValue>
</operation>

<operation id="905" st_id="22" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:228 %add19 = fadd i32 %bitcast_ln64, i32 %mul19

]]></Node>
<StgValue><ssdm name="add19"/></StgValue>
</operation>

<operation id="906" st_id="22" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:238 %add20 = fadd i32 %bitcast_ln65, i32 %mul20

]]></Node>
<StgValue><ssdm name="add20"/></StgValue>
</operation>

<operation id="907" st_id="22" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:247 %add21 = fadd i32 %bitcast_ln66, i32 %mul21

]]></Node>
<StgValue><ssdm name="add21"/></StgValue>
</operation>

<operation id="908" st_id="22" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:257 %add22 = fadd i32 %bitcast_ln67, i32 %mul22

]]></Node>
<StgValue><ssdm name="add22"/></StgValue>
</operation>

<operation id="909" st_id="22" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:266 %add23 = fadd i32 %bitcast_ln68, i32 %mul23

]]></Node>
<StgValue><ssdm name="add23"/></StgValue>
</operation>

<operation id="910" st_id="22" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:276 %add24 = fadd i32 %bitcast_ln69, i32 %mul24

]]></Node>
<StgValue><ssdm name="add24"/></StgValue>
</operation>

<operation id="911" st_id="22" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:285 %add25 = fadd i32 %bitcast_ln70, i32 %mul25

]]></Node>
<StgValue><ssdm name="add25"/></StgValue>
</operation>

<operation id="912" st_id="22" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:295 %add26 = fadd i32 %bitcast_ln71, i32 %mul26

]]></Node>
<StgValue><ssdm name="add26"/></StgValue>
</operation>

<operation id="913" st_id="22" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:304 %add27 = fadd i32 %bitcast_ln72, i32 %mul27

]]></Node>
<StgValue><ssdm name="add27"/></StgValue>
</operation>

<operation id="914" st_id="22" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:314 %add28 = fadd i32 %bitcast_ln73, i32 %mul28

]]></Node>
<StgValue><ssdm name="add28"/></StgValue>
</operation>

<operation id="915" st_id="22" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:323 %add29 = fadd i32 %bitcast_ln74, i32 %mul29

]]></Node>
<StgValue><ssdm name="add29"/></StgValue>
</operation>

<operation id="916" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="32">
<![CDATA[
for.inc439:332 %bitcast_ln75 = bitcast i32 %real_op_15_load

]]></Node>
<StgValue><ssdm name="bitcast_ln75"/></StgValue>
</operation>

<operation id="917" st_id="22" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:333 %add30 = fadd i32 %bitcast_ln75, i32 %mul30

]]></Node>
<StgValue><ssdm name="add30"/></StgValue>
</operation>

<operation id="918" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="32">
<![CDATA[
for.inc439:341 %bitcast_ln76 = bitcast i32 %imag_op_15_load

]]></Node>
<StgValue><ssdm name="bitcast_ln76"/></StgValue>
</operation>

<operation id="919" st_id="22" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:342 %add31 = fadd i32 %bitcast_ln76, i32 %mul31

]]></Node>
<StgValue><ssdm name="add31"/></StgValue>
</operation>

<operation id="920" st_id="22" stage="1" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:356 %temp_r17 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_17_load

]]></Node>
<StgValue><ssdm name="temp_r17"/></StgValue>
</operation>

<operation id="921" st_id="22" stage="1" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:359 %temp_i17 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_17_load

]]></Node>
<StgValue><ssdm name="temp_i17"/></StgValue>
</operation>

<operation id="922" st_id="22" stage="1" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:363 %temp_r18 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_18_load

]]></Node>
<StgValue><ssdm name="temp_r18"/></StgValue>
</operation>

<operation id="923" st_id="22" stage="1" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:366 %temp_i18 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_18_load

]]></Node>
<StgValue><ssdm name="temp_i18"/></StgValue>
</operation>

<operation id="924" st_id="22" stage="2" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:370 %temp_r19 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_19_load

]]></Node>
<StgValue><ssdm name="temp_r19"/></StgValue>
</operation>

<operation id="925" st_id="22" stage="2" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:373 %temp_i19 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_19_load

]]></Node>
<StgValue><ssdm name="temp_i19"/></StgValue>
</operation>

<operation id="926" st_id="22" stage="2" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:377 %temp_r20 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_20_load

]]></Node>
<StgValue><ssdm name="temp_r20"/></StgValue>
</operation>

<operation id="927" st_id="22" stage="2" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:380 %temp_i20 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_20_load

]]></Node>
<StgValue><ssdm name="temp_i20"/></StgValue>
</operation>

<operation id="928" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc439:381 %temp_r16_1 = select i1 %icmp_ln78, i32 0, i32 %temp_r16

]]></Node>
<StgValue><ssdm name="temp_r16_1"/></StgValue>
</operation>

<operation id="929" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc439:386 %temp_i16_1 = select i1 %icmp_ln78, i32 0, i32 %temp_i16

]]></Node>
<StgValue><ssdm name="temp_i16_1"/></StgValue>
</operation>

<operation id="930" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="32">
<![CDATA[
for.inc439:393 %bitcast_ln103 = bitcast i32 %real_op_16_load

]]></Node>
<StgValue><ssdm name="bitcast_ln103"/></StgValue>
</operation>

<operation id="931" st_id="22" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:394 %add32 = fadd i32 %bitcast_ln103, i32 %temp_r16_1

]]></Node>
<StgValue><ssdm name="add32"/></StgValue>
</operation>

<operation id="932" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="32">
<![CDATA[
for.inc439:399 %bitcast_ln104 = bitcast i32 %imag_op_16_load

]]></Node>
<StgValue><ssdm name="bitcast_ln104"/></StgValue>
</operation>

<operation id="933" st_id="22" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:400 %add33 = fadd i32 %bitcast_ln104, i32 %temp_i16_1

]]></Node>
<StgValue><ssdm name="add33"/></StgValue>
</operation>

<operation id="934" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="32" op_0_bw="6">
<![CDATA[
for.inc439:404 %real_op_17_load = load i6 %real_op_17_addr

]]></Node>
<StgValue><ssdm name="real_op_17_load"/></StgValue>
</operation>

<operation id="935" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="6">
<![CDATA[
for.inc439:410 %imag_op_17_load = load i6 %imag_op_17_addr

]]></Node>
<StgValue><ssdm name="imag_op_17_load"/></StgValue>
</operation>

<operation id="936" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="6">
<![CDATA[
for.inc439:416 %real_op_18_load = load i6 %real_op_18_addr

]]></Node>
<StgValue><ssdm name="real_op_18_load"/></StgValue>
</operation>

<operation id="937" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="6">
<![CDATA[
for.inc439:422 %imag_op_18_load = load i6 %imag_op_18_addr

]]></Node>
<StgValue><ssdm name="imag_op_18_load"/></StgValue>
</operation>

<operation id="938" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="32" op_0_bw="6">
<![CDATA[
for.inc439:428 %real_op_19_load = load i6 %real_op_19_addr

]]></Node>
<StgValue><ssdm name="real_op_19_load"/></StgValue>
</operation>

<operation id="939" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="6">
<![CDATA[
for.inc439:434 %imag_op_19_load = load i6 %imag_op_19_addr

]]></Node>
<StgValue><ssdm name="imag_op_19_load"/></StgValue>
</operation>

<operation id="940" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="6">
<![CDATA[
for.inc439:440 %real_op_20_load = load i6 %real_op_20_addr

]]></Node>
<StgValue><ssdm name="real_op_20_load"/></StgValue>
</operation>

<operation id="941" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="32" op_0_bw="6">
<![CDATA[
for.inc439:446 %imag_op_20_load = load i6 %imag_op_20_addr

]]></Node>
<StgValue><ssdm name="imag_op_20_load"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="942" st_id="23" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:48 %add = fadd i32 %bitcast_ln45, i32 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="943" st_id="23" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:57 %add1 = fadd i32 %bitcast_ln46, i32 %mul1

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="944" st_id="23" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:67 %add2 = fadd i32 %bitcast_ln47, i32 %mul2

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>

<operation id="945" st_id="23" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:76 %add3 = fadd i32 %bitcast_ln48, i32 %mul3

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>

<operation id="946" st_id="23" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:86 %add4 = fadd i32 %bitcast_ln49, i32 %mul4

]]></Node>
<StgValue><ssdm name="add4"/></StgValue>
</operation>

<operation id="947" st_id="23" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:95 %add5 = fadd i32 %bitcast_ln50, i32 %mul5

]]></Node>
<StgValue><ssdm name="add5"/></StgValue>
</operation>

<operation id="948" st_id="23" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:105 %add6 = fadd i32 %bitcast_ln51, i32 %mul6

]]></Node>
<StgValue><ssdm name="add6"/></StgValue>
</operation>

<operation id="949" st_id="23" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:114 %add7 = fadd i32 %bitcast_ln52, i32 %mul7

]]></Node>
<StgValue><ssdm name="add7"/></StgValue>
</operation>

<operation id="950" st_id="23" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:124 %add8 = fadd i32 %bitcast_ln53, i32 %mul8

]]></Node>
<StgValue><ssdm name="add8"/></StgValue>
</operation>

<operation id="951" st_id="23" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:133 %add9 = fadd i32 %bitcast_ln54, i32 %mul9

]]></Node>
<StgValue><ssdm name="add9"/></StgValue>
</operation>

<operation id="952" st_id="23" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:143 %add10 = fadd i32 %bitcast_ln55, i32 %mul10

]]></Node>
<StgValue><ssdm name="add10"/></StgValue>
</operation>

<operation id="953" st_id="23" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:152 %add11 = fadd i32 %bitcast_ln56, i32 %mul11

]]></Node>
<StgValue><ssdm name="add11"/></StgValue>
</operation>

<operation id="954" st_id="23" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:162 %add12 = fadd i32 %bitcast_ln57, i32 %mul12

]]></Node>
<StgValue><ssdm name="add12"/></StgValue>
</operation>

<operation id="955" st_id="23" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:171 %add13 = fadd i32 %bitcast_ln58, i32 %mul13

]]></Node>
<StgValue><ssdm name="add13"/></StgValue>
</operation>

<operation id="956" st_id="23" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:181 %add14 = fadd i32 %bitcast_ln59, i32 %mul14

]]></Node>
<StgValue><ssdm name="add14"/></StgValue>
</operation>

<operation id="957" st_id="23" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:190 %add15 = fadd i32 %bitcast_ln60, i32 %mul15

]]></Node>
<StgValue><ssdm name="add15"/></StgValue>
</operation>

<operation id="958" st_id="23" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:200 %add16 = fadd i32 %bitcast_ln61, i32 %mul16

]]></Node>
<StgValue><ssdm name="add16"/></StgValue>
</operation>

<operation id="959" st_id="23" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:209 %add17 = fadd i32 %bitcast_ln62, i32 %mul17

]]></Node>
<StgValue><ssdm name="add17"/></StgValue>
</operation>

<operation id="960" st_id="23" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:219 %add18 = fadd i32 %bitcast_ln63, i32 %mul18

]]></Node>
<StgValue><ssdm name="add18"/></StgValue>
</operation>

<operation id="961" st_id="23" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:228 %add19 = fadd i32 %bitcast_ln64, i32 %mul19

]]></Node>
<StgValue><ssdm name="add19"/></StgValue>
</operation>

<operation id="962" st_id="23" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:238 %add20 = fadd i32 %bitcast_ln65, i32 %mul20

]]></Node>
<StgValue><ssdm name="add20"/></StgValue>
</operation>

<operation id="963" st_id="23" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:247 %add21 = fadd i32 %bitcast_ln66, i32 %mul21

]]></Node>
<StgValue><ssdm name="add21"/></StgValue>
</operation>

<operation id="964" st_id="23" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:257 %add22 = fadd i32 %bitcast_ln67, i32 %mul22

]]></Node>
<StgValue><ssdm name="add22"/></StgValue>
</operation>

<operation id="965" st_id="23" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:266 %add23 = fadd i32 %bitcast_ln68, i32 %mul23

]]></Node>
<StgValue><ssdm name="add23"/></StgValue>
</operation>

<operation id="966" st_id="23" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:276 %add24 = fadd i32 %bitcast_ln69, i32 %mul24

]]></Node>
<StgValue><ssdm name="add24"/></StgValue>
</operation>

<operation id="967" st_id="23" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:285 %add25 = fadd i32 %bitcast_ln70, i32 %mul25

]]></Node>
<StgValue><ssdm name="add25"/></StgValue>
</operation>

<operation id="968" st_id="23" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:295 %add26 = fadd i32 %bitcast_ln71, i32 %mul26

]]></Node>
<StgValue><ssdm name="add26"/></StgValue>
</operation>

<operation id="969" st_id="23" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:304 %add27 = fadd i32 %bitcast_ln72, i32 %mul27

]]></Node>
<StgValue><ssdm name="add27"/></StgValue>
</operation>

<operation id="970" st_id="23" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:314 %add28 = fadd i32 %bitcast_ln73, i32 %mul28

]]></Node>
<StgValue><ssdm name="add28"/></StgValue>
</operation>

<operation id="971" st_id="23" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:323 %add29 = fadd i32 %bitcast_ln74, i32 %mul29

]]></Node>
<StgValue><ssdm name="add29"/></StgValue>
</operation>

<operation id="972" st_id="23" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:333 %add30 = fadd i32 %bitcast_ln75, i32 %mul30

]]></Node>
<StgValue><ssdm name="add30"/></StgValue>
</operation>

<operation id="973" st_id="23" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:342 %add31 = fadd i32 %bitcast_ln76, i32 %mul31

]]></Node>
<StgValue><ssdm name="add31"/></StgValue>
</operation>

<operation id="974" st_id="23" stage="1" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:370 %temp_r19 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_19_load

]]></Node>
<StgValue><ssdm name="temp_r19"/></StgValue>
</operation>

<operation id="975" st_id="23" stage="1" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:373 %temp_i19 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_19_load

]]></Node>
<StgValue><ssdm name="temp_i19"/></StgValue>
</operation>

<operation id="976" st_id="23" stage="1" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:377 %temp_r20 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_20_load

]]></Node>
<StgValue><ssdm name="temp_r20"/></StgValue>
</operation>

<operation id="977" st_id="23" stage="1" lat="7">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:380 %temp_i20 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_20_load

]]></Node>
<StgValue><ssdm name="temp_i20"/></StgValue>
</operation>

<operation id="978" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc439:382 %temp_r17_1 = select i1 %icmp_ln78, i32 0, i32 %temp_r17

]]></Node>
<StgValue><ssdm name="temp_r17_1"/></StgValue>
</operation>

<operation id="979" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc439:383 %temp_r18_1 = select i1 %icmp_ln78, i32 0, i32 %temp_r18

]]></Node>
<StgValue><ssdm name="temp_r18_1"/></StgValue>
</operation>

<operation id="980" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc439:387 %temp_i17_1 = select i1 %icmp_ln78, i32 0, i32 %temp_i17

]]></Node>
<StgValue><ssdm name="temp_i17_1"/></StgValue>
</operation>

<operation id="981" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc439:388 %temp_i18_1 = select i1 %icmp_ln78, i32 0, i32 %temp_i18

]]></Node>
<StgValue><ssdm name="temp_i18_1"/></StgValue>
</operation>

<operation id="982" st_id="23" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:394 %add32 = fadd i32 %bitcast_ln103, i32 %temp_r16_1

]]></Node>
<StgValue><ssdm name="add32"/></StgValue>
</operation>

<operation id="983" st_id="23" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:400 %add33 = fadd i32 %bitcast_ln104, i32 %temp_i16_1

]]></Node>
<StgValue><ssdm name="add33"/></StgValue>
</operation>

<operation id="984" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="32">
<![CDATA[
for.inc439:405 %bitcast_ln105 = bitcast i32 %real_op_17_load

]]></Node>
<StgValue><ssdm name="bitcast_ln105"/></StgValue>
</operation>

<operation id="985" st_id="23" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:406 %add34 = fadd i32 %bitcast_ln105, i32 %temp_r17_1

]]></Node>
<StgValue><ssdm name="add34"/></StgValue>
</operation>

<operation id="986" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="32">
<![CDATA[
for.inc439:411 %bitcast_ln106 = bitcast i32 %imag_op_17_load

]]></Node>
<StgValue><ssdm name="bitcast_ln106"/></StgValue>
</operation>

<operation id="987" st_id="23" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:412 %add35 = fadd i32 %bitcast_ln106, i32 %temp_i17_1

]]></Node>
<StgValue><ssdm name="add35"/></StgValue>
</operation>

<operation id="988" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="32" op_0_bw="32">
<![CDATA[
for.inc439:417 %bitcast_ln107 = bitcast i32 %real_op_18_load

]]></Node>
<StgValue><ssdm name="bitcast_ln107"/></StgValue>
</operation>

<operation id="989" st_id="23" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:418 %add36 = fadd i32 %bitcast_ln107, i32 %temp_r18_1

]]></Node>
<StgValue><ssdm name="add36"/></StgValue>
</operation>

<operation id="990" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="32">
<![CDATA[
for.inc439:423 %bitcast_ln108 = bitcast i32 %imag_op_18_load

]]></Node>
<StgValue><ssdm name="bitcast_ln108"/></StgValue>
</operation>

<operation id="991" st_id="23" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:424 %add37 = fadd i32 %bitcast_ln108, i32 %temp_i18_1

]]></Node>
<StgValue><ssdm name="add37"/></StgValue>
</operation>

<operation id="992" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="32" op_0_bw="6">
<![CDATA[
for.inc439:428 %real_op_19_load = load i6 %real_op_19_addr

]]></Node>
<StgValue><ssdm name="real_op_19_load"/></StgValue>
</operation>

<operation id="993" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="6">
<![CDATA[
for.inc439:434 %imag_op_19_load = load i6 %imag_op_19_addr

]]></Node>
<StgValue><ssdm name="imag_op_19_load"/></StgValue>
</operation>

<operation id="994" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="6">
<![CDATA[
for.inc439:440 %real_op_20_load = load i6 %real_op_20_addr

]]></Node>
<StgValue><ssdm name="real_op_20_load"/></StgValue>
</operation>

<operation id="995" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="32" op_0_bw="6">
<![CDATA[
for.inc439:446 %imag_op_20_load = load i6 %imag_op_20_addr

]]></Node>
<StgValue><ssdm name="imag_op_20_load"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="996" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32">
<![CDATA[
for.inc439:49 %bitcast_ln45_1 = bitcast i32 %add

]]></Node>
<StgValue><ssdm name="bitcast_ln45_1"/></StgValue>
</operation>

<operation id="997" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
for.inc439:50 %store_ln45 = store i32 %bitcast_ln45_1, i6 %real_op_0_addr

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="998" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32">
<![CDATA[
for.inc439:58 %bitcast_ln46_1 = bitcast i32 %add1

]]></Node>
<StgValue><ssdm name="bitcast_ln46_1"/></StgValue>
</operation>

<operation id="999" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
for.inc439:59 %store_ln46 = store i32 %bitcast_ln46_1, i6 %imag_op_0_addr

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="1000" st_id="24" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:67 %add2 = fadd i32 %bitcast_ln47, i32 %mul2

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>

<operation id="1001" st_id="24" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:76 %add3 = fadd i32 %bitcast_ln48, i32 %mul3

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>

<operation id="1002" st_id="24" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:86 %add4 = fadd i32 %bitcast_ln49, i32 %mul4

]]></Node>
<StgValue><ssdm name="add4"/></StgValue>
</operation>

<operation id="1003" st_id="24" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:95 %add5 = fadd i32 %bitcast_ln50, i32 %mul5

]]></Node>
<StgValue><ssdm name="add5"/></StgValue>
</operation>

<operation id="1004" st_id="24" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:105 %add6 = fadd i32 %bitcast_ln51, i32 %mul6

]]></Node>
<StgValue><ssdm name="add6"/></StgValue>
</operation>

<operation id="1005" st_id="24" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:114 %add7 = fadd i32 %bitcast_ln52, i32 %mul7

]]></Node>
<StgValue><ssdm name="add7"/></StgValue>
</operation>

<operation id="1006" st_id="24" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:124 %add8 = fadd i32 %bitcast_ln53, i32 %mul8

]]></Node>
<StgValue><ssdm name="add8"/></StgValue>
</operation>

<operation id="1007" st_id="24" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:133 %add9 = fadd i32 %bitcast_ln54, i32 %mul9

]]></Node>
<StgValue><ssdm name="add9"/></StgValue>
</operation>

<operation id="1008" st_id="24" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:143 %add10 = fadd i32 %bitcast_ln55, i32 %mul10

]]></Node>
<StgValue><ssdm name="add10"/></StgValue>
</operation>

<operation id="1009" st_id="24" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:152 %add11 = fadd i32 %bitcast_ln56, i32 %mul11

]]></Node>
<StgValue><ssdm name="add11"/></StgValue>
</operation>

<operation id="1010" st_id="24" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:162 %add12 = fadd i32 %bitcast_ln57, i32 %mul12

]]></Node>
<StgValue><ssdm name="add12"/></StgValue>
</operation>

<operation id="1011" st_id="24" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:171 %add13 = fadd i32 %bitcast_ln58, i32 %mul13

]]></Node>
<StgValue><ssdm name="add13"/></StgValue>
</operation>

<operation id="1012" st_id="24" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:181 %add14 = fadd i32 %bitcast_ln59, i32 %mul14

]]></Node>
<StgValue><ssdm name="add14"/></StgValue>
</operation>

<operation id="1013" st_id="24" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:190 %add15 = fadd i32 %bitcast_ln60, i32 %mul15

]]></Node>
<StgValue><ssdm name="add15"/></StgValue>
</operation>

<operation id="1014" st_id="24" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:200 %add16 = fadd i32 %bitcast_ln61, i32 %mul16

]]></Node>
<StgValue><ssdm name="add16"/></StgValue>
</operation>

<operation id="1015" st_id="24" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:209 %add17 = fadd i32 %bitcast_ln62, i32 %mul17

]]></Node>
<StgValue><ssdm name="add17"/></StgValue>
</operation>

<operation id="1016" st_id="24" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:219 %add18 = fadd i32 %bitcast_ln63, i32 %mul18

]]></Node>
<StgValue><ssdm name="add18"/></StgValue>
</operation>

<operation id="1017" st_id="24" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:228 %add19 = fadd i32 %bitcast_ln64, i32 %mul19

]]></Node>
<StgValue><ssdm name="add19"/></StgValue>
</operation>

<operation id="1018" st_id="24" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:238 %add20 = fadd i32 %bitcast_ln65, i32 %mul20

]]></Node>
<StgValue><ssdm name="add20"/></StgValue>
</operation>

<operation id="1019" st_id="24" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:247 %add21 = fadd i32 %bitcast_ln66, i32 %mul21

]]></Node>
<StgValue><ssdm name="add21"/></StgValue>
</operation>

<operation id="1020" st_id="24" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:257 %add22 = fadd i32 %bitcast_ln67, i32 %mul22

]]></Node>
<StgValue><ssdm name="add22"/></StgValue>
</operation>

<operation id="1021" st_id="24" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:266 %add23 = fadd i32 %bitcast_ln68, i32 %mul23

]]></Node>
<StgValue><ssdm name="add23"/></StgValue>
</operation>

<operation id="1022" st_id="24" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:276 %add24 = fadd i32 %bitcast_ln69, i32 %mul24

]]></Node>
<StgValue><ssdm name="add24"/></StgValue>
</operation>

<operation id="1023" st_id="24" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:285 %add25 = fadd i32 %bitcast_ln70, i32 %mul25

]]></Node>
<StgValue><ssdm name="add25"/></StgValue>
</operation>

<operation id="1024" st_id="24" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:295 %add26 = fadd i32 %bitcast_ln71, i32 %mul26

]]></Node>
<StgValue><ssdm name="add26"/></StgValue>
</operation>

<operation id="1025" st_id="24" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:304 %add27 = fadd i32 %bitcast_ln72, i32 %mul27

]]></Node>
<StgValue><ssdm name="add27"/></StgValue>
</operation>

<operation id="1026" st_id="24" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:314 %add28 = fadd i32 %bitcast_ln73, i32 %mul28

]]></Node>
<StgValue><ssdm name="add28"/></StgValue>
</operation>

<operation id="1027" st_id="24" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:323 %add29 = fadd i32 %bitcast_ln74, i32 %mul29

]]></Node>
<StgValue><ssdm name="add29"/></StgValue>
</operation>

<operation id="1028" st_id="24" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:333 %add30 = fadd i32 %bitcast_ln75, i32 %mul30

]]></Node>
<StgValue><ssdm name="add30"/></StgValue>
</operation>

<operation id="1029" st_id="24" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:342 %add31 = fadd i32 %bitcast_ln76, i32 %mul31

]]></Node>
<StgValue><ssdm name="add31"/></StgValue>
</operation>

<operation id="1030" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc439:384 %temp_r19_1 = select i1 %icmp_ln78, i32 0, i32 %temp_r19

]]></Node>
<StgValue><ssdm name="temp_r19_1"/></StgValue>
</operation>

<operation id="1031" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc439:385 %temp_r20_1 = select i1 %icmp_ln78, i32 0, i32 %temp_r20

]]></Node>
<StgValue><ssdm name="temp_r20_1"/></StgValue>
</operation>

<operation id="1032" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc439:389 %temp_i19_1 = select i1 %icmp_ln78, i32 0, i32 %temp_i19

]]></Node>
<StgValue><ssdm name="temp_i19_1"/></StgValue>
</operation>

<operation id="1033" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc439:390 %temp_i20_1 = select i1 %icmp_ln78, i32 0, i32 %temp_i20

]]></Node>
<StgValue><ssdm name="temp_i20_1"/></StgValue>
</operation>

<operation id="1034" st_id="24" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:394 %add32 = fadd i32 %bitcast_ln103, i32 %temp_r16_1

]]></Node>
<StgValue><ssdm name="add32"/></StgValue>
</operation>

<operation id="1035" st_id="24" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:400 %add33 = fadd i32 %bitcast_ln104, i32 %temp_i16_1

]]></Node>
<StgValue><ssdm name="add33"/></StgValue>
</operation>

<operation id="1036" st_id="24" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:406 %add34 = fadd i32 %bitcast_ln105, i32 %temp_r17_1

]]></Node>
<StgValue><ssdm name="add34"/></StgValue>
</operation>

<operation id="1037" st_id="24" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:412 %add35 = fadd i32 %bitcast_ln106, i32 %temp_i17_1

]]></Node>
<StgValue><ssdm name="add35"/></StgValue>
</operation>

<operation id="1038" st_id="24" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:418 %add36 = fadd i32 %bitcast_ln107, i32 %temp_r18_1

]]></Node>
<StgValue><ssdm name="add36"/></StgValue>
</operation>

<operation id="1039" st_id="24" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:424 %add37 = fadd i32 %bitcast_ln108, i32 %temp_i18_1

]]></Node>
<StgValue><ssdm name="add37"/></StgValue>
</operation>

<operation id="1040" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="32">
<![CDATA[
for.inc439:429 %bitcast_ln109 = bitcast i32 %real_op_19_load

]]></Node>
<StgValue><ssdm name="bitcast_ln109"/></StgValue>
</operation>

<operation id="1041" st_id="24" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:430 %add38 = fadd i32 %bitcast_ln109, i32 %temp_r19_1

]]></Node>
<StgValue><ssdm name="add38"/></StgValue>
</operation>

<operation id="1042" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="32">
<![CDATA[
for.inc439:435 %bitcast_ln110 = bitcast i32 %imag_op_19_load

]]></Node>
<StgValue><ssdm name="bitcast_ln110"/></StgValue>
</operation>

<operation id="1043" st_id="24" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:436 %add39 = fadd i32 %bitcast_ln110, i32 %temp_i19_1

]]></Node>
<StgValue><ssdm name="add39"/></StgValue>
</operation>

<operation id="1044" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="32" op_0_bw="32">
<![CDATA[
for.inc439:441 %bitcast_ln111 = bitcast i32 %real_op_20_load

]]></Node>
<StgValue><ssdm name="bitcast_ln111"/></StgValue>
</operation>

<operation id="1045" st_id="24" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:442 %add40 = fadd i32 %bitcast_ln111, i32 %temp_r20_1

]]></Node>
<StgValue><ssdm name="add40"/></StgValue>
</operation>

<operation id="1046" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="32" op_0_bw="32">
<![CDATA[
for.inc439:447 %bitcast_ln112 = bitcast i32 %imag_op_20_load

]]></Node>
<StgValue><ssdm name="bitcast_ln112"/></StgValue>
</operation>

<operation id="1047" st_id="24" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:448 %add41 = fadd i32 %bitcast_ln112, i32 %temp_i20_1

]]></Node>
<StgValue><ssdm name="add41"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="1048" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32">
<![CDATA[
for.inc439:68 %bitcast_ln47_1 = bitcast i32 %add2

]]></Node>
<StgValue><ssdm name="bitcast_ln47_1"/></StgValue>
</operation>

<operation id="1049" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
for.inc439:69 %store_ln47 = store i32 %bitcast_ln47_1, i6 %real_op_1_addr

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="1050" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32">
<![CDATA[
for.inc439:77 %bitcast_ln48_1 = bitcast i32 %add3

]]></Node>
<StgValue><ssdm name="bitcast_ln48_1"/></StgValue>
</operation>

<operation id="1051" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
for.inc439:78 %store_ln48 = store i32 %bitcast_ln48_1, i6 %imag_op_1_addr

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="1052" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32">
<![CDATA[
for.inc439:87 %bitcast_ln49_1 = bitcast i32 %add4

]]></Node>
<StgValue><ssdm name="bitcast_ln49_1"/></StgValue>
</operation>

<operation id="1053" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
for.inc439:88 %store_ln49 = store i32 %bitcast_ln49_1, i6 %real_op_2_addr

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="1054" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32">
<![CDATA[
for.inc439:96 %bitcast_ln50_1 = bitcast i32 %add5

]]></Node>
<StgValue><ssdm name="bitcast_ln50_1"/></StgValue>
</operation>

<operation id="1055" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
for.inc439:97 %store_ln50 = store i32 %bitcast_ln50_1, i6 %imag_op_2_addr

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="1056" st_id="25" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:105 %add6 = fadd i32 %bitcast_ln51, i32 %mul6

]]></Node>
<StgValue><ssdm name="add6"/></StgValue>
</operation>

<operation id="1057" st_id="25" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:114 %add7 = fadd i32 %bitcast_ln52, i32 %mul7

]]></Node>
<StgValue><ssdm name="add7"/></StgValue>
</operation>

<operation id="1058" st_id="25" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:124 %add8 = fadd i32 %bitcast_ln53, i32 %mul8

]]></Node>
<StgValue><ssdm name="add8"/></StgValue>
</operation>

<operation id="1059" st_id="25" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:133 %add9 = fadd i32 %bitcast_ln54, i32 %mul9

]]></Node>
<StgValue><ssdm name="add9"/></StgValue>
</operation>

<operation id="1060" st_id="25" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:143 %add10 = fadd i32 %bitcast_ln55, i32 %mul10

]]></Node>
<StgValue><ssdm name="add10"/></StgValue>
</operation>

<operation id="1061" st_id="25" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:152 %add11 = fadd i32 %bitcast_ln56, i32 %mul11

]]></Node>
<StgValue><ssdm name="add11"/></StgValue>
</operation>

<operation id="1062" st_id="25" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:162 %add12 = fadd i32 %bitcast_ln57, i32 %mul12

]]></Node>
<StgValue><ssdm name="add12"/></StgValue>
</operation>

<operation id="1063" st_id="25" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:171 %add13 = fadd i32 %bitcast_ln58, i32 %mul13

]]></Node>
<StgValue><ssdm name="add13"/></StgValue>
</operation>

<operation id="1064" st_id="25" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:181 %add14 = fadd i32 %bitcast_ln59, i32 %mul14

]]></Node>
<StgValue><ssdm name="add14"/></StgValue>
</operation>

<operation id="1065" st_id="25" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:190 %add15 = fadd i32 %bitcast_ln60, i32 %mul15

]]></Node>
<StgValue><ssdm name="add15"/></StgValue>
</operation>

<operation id="1066" st_id="25" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:200 %add16 = fadd i32 %bitcast_ln61, i32 %mul16

]]></Node>
<StgValue><ssdm name="add16"/></StgValue>
</operation>

<operation id="1067" st_id="25" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:209 %add17 = fadd i32 %bitcast_ln62, i32 %mul17

]]></Node>
<StgValue><ssdm name="add17"/></StgValue>
</operation>

<operation id="1068" st_id="25" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:219 %add18 = fadd i32 %bitcast_ln63, i32 %mul18

]]></Node>
<StgValue><ssdm name="add18"/></StgValue>
</operation>

<operation id="1069" st_id="25" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:228 %add19 = fadd i32 %bitcast_ln64, i32 %mul19

]]></Node>
<StgValue><ssdm name="add19"/></StgValue>
</operation>

<operation id="1070" st_id="25" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:238 %add20 = fadd i32 %bitcast_ln65, i32 %mul20

]]></Node>
<StgValue><ssdm name="add20"/></StgValue>
</operation>

<operation id="1071" st_id="25" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:247 %add21 = fadd i32 %bitcast_ln66, i32 %mul21

]]></Node>
<StgValue><ssdm name="add21"/></StgValue>
</operation>

<operation id="1072" st_id="25" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:257 %add22 = fadd i32 %bitcast_ln67, i32 %mul22

]]></Node>
<StgValue><ssdm name="add22"/></StgValue>
</operation>

<operation id="1073" st_id="25" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:266 %add23 = fadd i32 %bitcast_ln68, i32 %mul23

]]></Node>
<StgValue><ssdm name="add23"/></StgValue>
</operation>

<operation id="1074" st_id="25" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:276 %add24 = fadd i32 %bitcast_ln69, i32 %mul24

]]></Node>
<StgValue><ssdm name="add24"/></StgValue>
</operation>

<operation id="1075" st_id="25" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:285 %add25 = fadd i32 %bitcast_ln70, i32 %mul25

]]></Node>
<StgValue><ssdm name="add25"/></StgValue>
</operation>

<operation id="1076" st_id="25" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:295 %add26 = fadd i32 %bitcast_ln71, i32 %mul26

]]></Node>
<StgValue><ssdm name="add26"/></StgValue>
</operation>

<operation id="1077" st_id="25" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:304 %add27 = fadd i32 %bitcast_ln72, i32 %mul27

]]></Node>
<StgValue><ssdm name="add27"/></StgValue>
</operation>

<operation id="1078" st_id="25" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:314 %add28 = fadd i32 %bitcast_ln73, i32 %mul28

]]></Node>
<StgValue><ssdm name="add28"/></StgValue>
</operation>

<operation id="1079" st_id="25" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:323 %add29 = fadd i32 %bitcast_ln74, i32 %mul29

]]></Node>
<StgValue><ssdm name="add29"/></StgValue>
</operation>

<operation id="1080" st_id="25" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:333 %add30 = fadd i32 %bitcast_ln75, i32 %mul30

]]></Node>
<StgValue><ssdm name="add30"/></StgValue>
</operation>

<operation id="1081" st_id="25" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:342 %add31 = fadd i32 %bitcast_ln76, i32 %mul31

]]></Node>
<StgValue><ssdm name="add31"/></StgValue>
</operation>

<operation id="1082" st_id="25" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:394 %add32 = fadd i32 %bitcast_ln103, i32 %temp_r16_1

]]></Node>
<StgValue><ssdm name="add32"/></StgValue>
</operation>

<operation id="1083" st_id="25" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:400 %add33 = fadd i32 %bitcast_ln104, i32 %temp_i16_1

]]></Node>
<StgValue><ssdm name="add33"/></StgValue>
</operation>

<operation id="1084" st_id="25" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:406 %add34 = fadd i32 %bitcast_ln105, i32 %temp_r17_1

]]></Node>
<StgValue><ssdm name="add34"/></StgValue>
</operation>

<operation id="1085" st_id="25" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:412 %add35 = fadd i32 %bitcast_ln106, i32 %temp_i17_1

]]></Node>
<StgValue><ssdm name="add35"/></StgValue>
</operation>

<operation id="1086" st_id="25" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:418 %add36 = fadd i32 %bitcast_ln107, i32 %temp_r18_1

]]></Node>
<StgValue><ssdm name="add36"/></StgValue>
</operation>

<operation id="1087" st_id="25" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:424 %add37 = fadd i32 %bitcast_ln108, i32 %temp_i18_1

]]></Node>
<StgValue><ssdm name="add37"/></StgValue>
</operation>

<operation id="1088" st_id="25" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:430 %add38 = fadd i32 %bitcast_ln109, i32 %temp_r19_1

]]></Node>
<StgValue><ssdm name="add38"/></StgValue>
</operation>

<operation id="1089" st_id="25" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:436 %add39 = fadd i32 %bitcast_ln110, i32 %temp_i19_1

]]></Node>
<StgValue><ssdm name="add39"/></StgValue>
</operation>

<operation id="1090" st_id="25" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:442 %add40 = fadd i32 %bitcast_ln111, i32 %temp_r20_1

]]></Node>
<StgValue><ssdm name="add40"/></StgValue>
</operation>

<operation id="1091" st_id="25" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:448 %add41 = fadd i32 %bitcast_ln112, i32 %temp_i20_1

]]></Node>
<StgValue><ssdm name="add41"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="1092" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32">
<![CDATA[
for.inc439:106 %bitcast_ln51_1 = bitcast i32 %add6

]]></Node>
<StgValue><ssdm name="bitcast_ln51_1"/></StgValue>
</operation>

<operation id="1093" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
for.inc439:107 %store_ln51 = store i32 %bitcast_ln51_1, i6 %real_op_3_addr

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="1094" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32">
<![CDATA[
for.inc439:115 %bitcast_ln52_1 = bitcast i32 %add7

]]></Node>
<StgValue><ssdm name="bitcast_ln52_1"/></StgValue>
</operation>

<operation id="1095" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
for.inc439:116 %store_ln52 = store i32 %bitcast_ln52_1, i6 %imag_op_3_addr

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="1096" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32">
<![CDATA[
for.inc439:125 %bitcast_ln53_1 = bitcast i32 %add8

]]></Node>
<StgValue><ssdm name="bitcast_ln53_1"/></StgValue>
</operation>

<operation id="1097" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
for.inc439:126 %store_ln53 = store i32 %bitcast_ln53_1, i6 %real_op_4_addr

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>

<operation id="1098" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32">
<![CDATA[
for.inc439:134 %bitcast_ln54_1 = bitcast i32 %add9

]]></Node>
<StgValue><ssdm name="bitcast_ln54_1"/></StgValue>
</operation>

<operation id="1099" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
for.inc439:135 %store_ln54 = store i32 %bitcast_ln54_1, i6 %imag_op_4_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1100" st_id="26" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:143 %add10 = fadd i32 %bitcast_ln55, i32 %mul10

]]></Node>
<StgValue><ssdm name="add10"/></StgValue>
</operation>

<operation id="1101" st_id="26" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:152 %add11 = fadd i32 %bitcast_ln56, i32 %mul11

]]></Node>
<StgValue><ssdm name="add11"/></StgValue>
</operation>

<operation id="1102" st_id="26" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:162 %add12 = fadd i32 %bitcast_ln57, i32 %mul12

]]></Node>
<StgValue><ssdm name="add12"/></StgValue>
</operation>

<operation id="1103" st_id="26" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:171 %add13 = fadd i32 %bitcast_ln58, i32 %mul13

]]></Node>
<StgValue><ssdm name="add13"/></StgValue>
</operation>

<operation id="1104" st_id="26" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:181 %add14 = fadd i32 %bitcast_ln59, i32 %mul14

]]></Node>
<StgValue><ssdm name="add14"/></StgValue>
</operation>

<operation id="1105" st_id="26" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:190 %add15 = fadd i32 %bitcast_ln60, i32 %mul15

]]></Node>
<StgValue><ssdm name="add15"/></StgValue>
</operation>

<operation id="1106" st_id="26" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:200 %add16 = fadd i32 %bitcast_ln61, i32 %mul16

]]></Node>
<StgValue><ssdm name="add16"/></StgValue>
</operation>

<operation id="1107" st_id="26" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:209 %add17 = fadd i32 %bitcast_ln62, i32 %mul17

]]></Node>
<StgValue><ssdm name="add17"/></StgValue>
</operation>

<operation id="1108" st_id="26" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:219 %add18 = fadd i32 %bitcast_ln63, i32 %mul18

]]></Node>
<StgValue><ssdm name="add18"/></StgValue>
</operation>

<operation id="1109" st_id="26" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:228 %add19 = fadd i32 %bitcast_ln64, i32 %mul19

]]></Node>
<StgValue><ssdm name="add19"/></StgValue>
</operation>

<operation id="1110" st_id="26" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:238 %add20 = fadd i32 %bitcast_ln65, i32 %mul20

]]></Node>
<StgValue><ssdm name="add20"/></StgValue>
</operation>

<operation id="1111" st_id="26" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:247 %add21 = fadd i32 %bitcast_ln66, i32 %mul21

]]></Node>
<StgValue><ssdm name="add21"/></StgValue>
</operation>

<operation id="1112" st_id="26" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:257 %add22 = fadd i32 %bitcast_ln67, i32 %mul22

]]></Node>
<StgValue><ssdm name="add22"/></StgValue>
</operation>

<operation id="1113" st_id="26" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:266 %add23 = fadd i32 %bitcast_ln68, i32 %mul23

]]></Node>
<StgValue><ssdm name="add23"/></StgValue>
</operation>

<operation id="1114" st_id="26" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:276 %add24 = fadd i32 %bitcast_ln69, i32 %mul24

]]></Node>
<StgValue><ssdm name="add24"/></StgValue>
</operation>

<operation id="1115" st_id="26" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:285 %add25 = fadd i32 %bitcast_ln70, i32 %mul25

]]></Node>
<StgValue><ssdm name="add25"/></StgValue>
</operation>

<operation id="1116" st_id="26" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:295 %add26 = fadd i32 %bitcast_ln71, i32 %mul26

]]></Node>
<StgValue><ssdm name="add26"/></StgValue>
</operation>

<operation id="1117" st_id="26" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:304 %add27 = fadd i32 %bitcast_ln72, i32 %mul27

]]></Node>
<StgValue><ssdm name="add27"/></StgValue>
</operation>

<operation id="1118" st_id="26" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:314 %add28 = fadd i32 %bitcast_ln73, i32 %mul28

]]></Node>
<StgValue><ssdm name="add28"/></StgValue>
</operation>

<operation id="1119" st_id="26" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:323 %add29 = fadd i32 %bitcast_ln74, i32 %mul29

]]></Node>
<StgValue><ssdm name="add29"/></StgValue>
</operation>

<operation id="1120" st_id="26" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:333 %add30 = fadd i32 %bitcast_ln75, i32 %mul30

]]></Node>
<StgValue><ssdm name="add30"/></StgValue>
</operation>

<operation id="1121" st_id="26" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:342 %add31 = fadd i32 %bitcast_ln76, i32 %mul31

]]></Node>
<StgValue><ssdm name="add31"/></StgValue>
</operation>

<operation id="1122" st_id="26" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:394 %add32 = fadd i32 %bitcast_ln103, i32 %temp_r16_1

]]></Node>
<StgValue><ssdm name="add32"/></StgValue>
</operation>

<operation id="1123" st_id="26" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:400 %add33 = fadd i32 %bitcast_ln104, i32 %temp_i16_1

]]></Node>
<StgValue><ssdm name="add33"/></StgValue>
</operation>

<operation id="1124" st_id="26" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:406 %add34 = fadd i32 %bitcast_ln105, i32 %temp_r17_1

]]></Node>
<StgValue><ssdm name="add34"/></StgValue>
</operation>

<operation id="1125" st_id="26" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:412 %add35 = fadd i32 %bitcast_ln106, i32 %temp_i17_1

]]></Node>
<StgValue><ssdm name="add35"/></StgValue>
</operation>

<operation id="1126" st_id="26" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:418 %add36 = fadd i32 %bitcast_ln107, i32 %temp_r18_1

]]></Node>
<StgValue><ssdm name="add36"/></StgValue>
</operation>

<operation id="1127" st_id="26" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:424 %add37 = fadd i32 %bitcast_ln108, i32 %temp_i18_1

]]></Node>
<StgValue><ssdm name="add37"/></StgValue>
</operation>

<operation id="1128" st_id="26" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:430 %add38 = fadd i32 %bitcast_ln109, i32 %temp_r19_1

]]></Node>
<StgValue><ssdm name="add38"/></StgValue>
</operation>

<operation id="1129" st_id="26" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:436 %add39 = fadd i32 %bitcast_ln110, i32 %temp_i19_1

]]></Node>
<StgValue><ssdm name="add39"/></StgValue>
</operation>

<operation id="1130" st_id="26" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:442 %add40 = fadd i32 %bitcast_ln111, i32 %temp_r20_1

]]></Node>
<StgValue><ssdm name="add40"/></StgValue>
</operation>

<operation id="1131" st_id="26" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:448 %add41 = fadd i32 %bitcast_ln112, i32 %temp_i20_1

]]></Node>
<StgValue><ssdm name="add41"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="1132" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="32">
<![CDATA[
for.inc439:144 %bitcast_ln55_1 = bitcast i32 %add10

]]></Node>
<StgValue><ssdm name="bitcast_ln55_1"/></StgValue>
</operation>

<operation id="1133" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
for.inc439:145 %store_ln55 = store i32 %bitcast_ln55_1, i6 %real_op_5_addr

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="1134" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32">
<![CDATA[
for.inc439:153 %bitcast_ln56_1 = bitcast i32 %add11

]]></Node>
<StgValue><ssdm name="bitcast_ln56_1"/></StgValue>
</operation>

<operation id="1135" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
for.inc439:154 %store_ln56 = store i32 %bitcast_ln56_1, i6 %imag_op_5_addr

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1136" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32">
<![CDATA[
for.inc439:163 %bitcast_ln57_1 = bitcast i32 %add12

]]></Node>
<StgValue><ssdm name="bitcast_ln57_1"/></StgValue>
</operation>

<operation id="1137" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
for.inc439:164 %store_ln57 = store i32 %bitcast_ln57_1, i6 %real_op_6_addr

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1138" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32">
<![CDATA[
for.inc439:172 %bitcast_ln58_1 = bitcast i32 %add13

]]></Node>
<StgValue><ssdm name="bitcast_ln58_1"/></StgValue>
</operation>

<operation id="1139" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
for.inc439:173 %store_ln58 = store i32 %bitcast_ln58_1, i6 %imag_op_6_addr

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="1140" st_id="27" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:181 %add14 = fadd i32 %bitcast_ln59, i32 %mul14

]]></Node>
<StgValue><ssdm name="add14"/></StgValue>
</operation>

<operation id="1141" st_id="27" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:190 %add15 = fadd i32 %bitcast_ln60, i32 %mul15

]]></Node>
<StgValue><ssdm name="add15"/></StgValue>
</operation>

<operation id="1142" st_id="27" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:200 %add16 = fadd i32 %bitcast_ln61, i32 %mul16

]]></Node>
<StgValue><ssdm name="add16"/></StgValue>
</operation>

<operation id="1143" st_id="27" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:209 %add17 = fadd i32 %bitcast_ln62, i32 %mul17

]]></Node>
<StgValue><ssdm name="add17"/></StgValue>
</operation>

<operation id="1144" st_id="27" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:219 %add18 = fadd i32 %bitcast_ln63, i32 %mul18

]]></Node>
<StgValue><ssdm name="add18"/></StgValue>
</operation>

<operation id="1145" st_id="27" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:228 %add19 = fadd i32 %bitcast_ln64, i32 %mul19

]]></Node>
<StgValue><ssdm name="add19"/></StgValue>
</operation>

<operation id="1146" st_id="27" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:238 %add20 = fadd i32 %bitcast_ln65, i32 %mul20

]]></Node>
<StgValue><ssdm name="add20"/></StgValue>
</operation>

<operation id="1147" st_id="27" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:247 %add21 = fadd i32 %bitcast_ln66, i32 %mul21

]]></Node>
<StgValue><ssdm name="add21"/></StgValue>
</operation>

<operation id="1148" st_id="27" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:257 %add22 = fadd i32 %bitcast_ln67, i32 %mul22

]]></Node>
<StgValue><ssdm name="add22"/></StgValue>
</operation>

<operation id="1149" st_id="27" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:266 %add23 = fadd i32 %bitcast_ln68, i32 %mul23

]]></Node>
<StgValue><ssdm name="add23"/></StgValue>
</operation>

<operation id="1150" st_id="27" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:276 %add24 = fadd i32 %bitcast_ln69, i32 %mul24

]]></Node>
<StgValue><ssdm name="add24"/></StgValue>
</operation>

<operation id="1151" st_id="27" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:285 %add25 = fadd i32 %bitcast_ln70, i32 %mul25

]]></Node>
<StgValue><ssdm name="add25"/></StgValue>
</operation>

<operation id="1152" st_id="27" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:295 %add26 = fadd i32 %bitcast_ln71, i32 %mul26

]]></Node>
<StgValue><ssdm name="add26"/></StgValue>
</operation>

<operation id="1153" st_id="27" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:304 %add27 = fadd i32 %bitcast_ln72, i32 %mul27

]]></Node>
<StgValue><ssdm name="add27"/></StgValue>
</operation>

<operation id="1154" st_id="27" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:314 %add28 = fadd i32 %bitcast_ln73, i32 %mul28

]]></Node>
<StgValue><ssdm name="add28"/></StgValue>
</operation>

<operation id="1155" st_id="27" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:323 %add29 = fadd i32 %bitcast_ln74, i32 %mul29

]]></Node>
<StgValue><ssdm name="add29"/></StgValue>
</operation>

<operation id="1156" st_id="27" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:333 %add30 = fadd i32 %bitcast_ln75, i32 %mul30

]]></Node>
<StgValue><ssdm name="add30"/></StgValue>
</operation>

<operation id="1157" st_id="27" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:342 %add31 = fadd i32 %bitcast_ln76, i32 %mul31

]]></Node>
<StgValue><ssdm name="add31"/></StgValue>
</operation>

<operation id="1158" st_id="27" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:394 %add32 = fadd i32 %bitcast_ln103, i32 %temp_r16_1

]]></Node>
<StgValue><ssdm name="add32"/></StgValue>
</operation>

<operation id="1159" st_id="27" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:400 %add33 = fadd i32 %bitcast_ln104, i32 %temp_i16_1

]]></Node>
<StgValue><ssdm name="add33"/></StgValue>
</operation>

<operation id="1160" st_id="27" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:406 %add34 = fadd i32 %bitcast_ln105, i32 %temp_r17_1

]]></Node>
<StgValue><ssdm name="add34"/></StgValue>
</operation>

<operation id="1161" st_id="27" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:412 %add35 = fadd i32 %bitcast_ln106, i32 %temp_i17_1

]]></Node>
<StgValue><ssdm name="add35"/></StgValue>
</operation>

<operation id="1162" st_id="27" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:418 %add36 = fadd i32 %bitcast_ln107, i32 %temp_r18_1

]]></Node>
<StgValue><ssdm name="add36"/></StgValue>
</operation>

<operation id="1163" st_id="27" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:424 %add37 = fadd i32 %bitcast_ln108, i32 %temp_i18_1

]]></Node>
<StgValue><ssdm name="add37"/></StgValue>
</operation>

<operation id="1164" st_id="27" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:430 %add38 = fadd i32 %bitcast_ln109, i32 %temp_r19_1

]]></Node>
<StgValue><ssdm name="add38"/></StgValue>
</operation>

<operation id="1165" st_id="27" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:436 %add39 = fadd i32 %bitcast_ln110, i32 %temp_i19_1

]]></Node>
<StgValue><ssdm name="add39"/></StgValue>
</operation>

<operation id="1166" st_id="27" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:442 %add40 = fadd i32 %bitcast_ln111, i32 %temp_r20_1

]]></Node>
<StgValue><ssdm name="add40"/></StgValue>
</operation>

<operation id="1167" st_id="27" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:448 %add41 = fadd i32 %bitcast_ln112, i32 %temp_i20_1

]]></Node>
<StgValue><ssdm name="add41"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="1168" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32">
<![CDATA[
for.inc439:182 %bitcast_ln59_1 = bitcast i32 %add14

]]></Node>
<StgValue><ssdm name="bitcast_ln59_1"/></StgValue>
</operation>

<operation id="1169" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
for.inc439:183 %store_ln59 = store i32 %bitcast_ln59_1, i6 %real_op_7_addr

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1170" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32">
<![CDATA[
for.inc439:191 %bitcast_ln60_1 = bitcast i32 %add15

]]></Node>
<StgValue><ssdm name="bitcast_ln60_1"/></StgValue>
</operation>

<operation id="1171" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
for.inc439:192 %store_ln60 = store i32 %bitcast_ln60_1, i6 %imag_op_7_addr

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="1172" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32">
<![CDATA[
for.inc439:201 %bitcast_ln61_1 = bitcast i32 %add16

]]></Node>
<StgValue><ssdm name="bitcast_ln61_1"/></StgValue>
</operation>

<operation id="1173" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
for.inc439:202 %store_ln61 = store i32 %bitcast_ln61_1, i6 %real_op_8_addr

]]></Node>
<StgValue><ssdm name="store_ln61"/></StgValue>
</operation>

<operation id="1174" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32">
<![CDATA[
for.inc439:210 %bitcast_ln62_1 = bitcast i32 %add17

]]></Node>
<StgValue><ssdm name="bitcast_ln62_1"/></StgValue>
</operation>

<operation id="1175" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
for.inc439:211 %store_ln62 = store i32 %bitcast_ln62_1, i6 %imag_op_8_addr

]]></Node>
<StgValue><ssdm name="store_ln62"/></StgValue>
</operation>

<operation id="1176" st_id="28" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:219 %add18 = fadd i32 %bitcast_ln63, i32 %mul18

]]></Node>
<StgValue><ssdm name="add18"/></StgValue>
</operation>

<operation id="1177" st_id="28" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:228 %add19 = fadd i32 %bitcast_ln64, i32 %mul19

]]></Node>
<StgValue><ssdm name="add19"/></StgValue>
</operation>

<operation id="1178" st_id="28" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:238 %add20 = fadd i32 %bitcast_ln65, i32 %mul20

]]></Node>
<StgValue><ssdm name="add20"/></StgValue>
</operation>

<operation id="1179" st_id="28" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:247 %add21 = fadd i32 %bitcast_ln66, i32 %mul21

]]></Node>
<StgValue><ssdm name="add21"/></StgValue>
</operation>

<operation id="1180" st_id="28" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:257 %add22 = fadd i32 %bitcast_ln67, i32 %mul22

]]></Node>
<StgValue><ssdm name="add22"/></StgValue>
</operation>

<operation id="1181" st_id="28" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:266 %add23 = fadd i32 %bitcast_ln68, i32 %mul23

]]></Node>
<StgValue><ssdm name="add23"/></StgValue>
</operation>

<operation id="1182" st_id="28" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:276 %add24 = fadd i32 %bitcast_ln69, i32 %mul24

]]></Node>
<StgValue><ssdm name="add24"/></StgValue>
</operation>

<operation id="1183" st_id="28" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:285 %add25 = fadd i32 %bitcast_ln70, i32 %mul25

]]></Node>
<StgValue><ssdm name="add25"/></StgValue>
</operation>

<operation id="1184" st_id="28" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:295 %add26 = fadd i32 %bitcast_ln71, i32 %mul26

]]></Node>
<StgValue><ssdm name="add26"/></StgValue>
</operation>

<operation id="1185" st_id="28" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:304 %add27 = fadd i32 %bitcast_ln72, i32 %mul27

]]></Node>
<StgValue><ssdm name="add27"/></StgValue>
</operation>

<operation id="1186" st_id="28" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:314 %add28 = fadd i32 %bitcast_ln73, i32 %mul28

]]></Node>
<StgValue><ssdm name="add28"/></StgValue>
</operation>

<operation id="1187" st_id="28" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:323 %add29 = fadd i32 %bitcast_ln74, i32 %mul29

]]></Node>
<StgValue><ssdm name="add29"/></StgValue>
</operation>

<operation id="1188" st_id="28" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:333 %add30 = fadd i32 %bitcast_ln75, i32 %mul30

]]></Node>
<StgValue><ssdm name="add30"/></StgValue>
</operation>

<operation id="1189" st_id="28" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:342 %add31 = fadd i32 %bitcast_ln76, i32 %mul31

]]></Node>
<StgValue><ssdm name="add31"/></StgValue>
</operation>

<operation id="1190" st_id="28" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:394 %add32 = fadd i32 %bitcast_ln103, i32 %temp_r16_1

]]></Node>
<StgValue><ssdm name="add32"/></StgValue>
</operation>

<operation id="1191" st_id="28" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:400 %add33 = fadd i32 %bitcast_ln104, i32 %temp_i16_1

]]></Node>
<StgValue><ssdm name="add33"/></StgValue>
</operation>

<operation id="1192" st_id="28" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:406 %add34 = fadd i32 %bitcast_ln105, i32 %temp_r17_1

]]></Node>
<StgValue><ssdm name="add34"/></StgValue>
</operation>

<operation id="1193" st_id="28" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:412 %add35 = fadd i32 %bitcast_ln106, i32 %temp_i17_1

]]></Node>
<StgValue><ssdm name="add35"/></StgValue>
</operation>

<operation id="1194" st_id="28" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:418 %add36 = fadd i32 %bitcast_ln107, i32 %temp_r18_1

]]></Node>
<StgValue><ssdm name="add36"/></StgValue>
</operation>

<operation id="1195" st_id="28" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:424 %add37 = fadd i32 %bitcast_ln108, i32 %temp_i18_1

]]></Node>
<StgValue><ssdm name="add37"/></StgValue>
</operation>

<operation id="1196" st_id="28" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:430 %add38 = fadd i32 %bitcast_ln109, i32 %temp_r19_1

]]></Node>
<StgValue><ssdm name="add38"/></StgValue>
</operation>

<operation id="1197" st_id="28" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:436 %add39 = fadd i32 %bitcast_ln110, i32 %temp_i19_1

]]></Node>
<StgValue><ssdm name="add39"/></StgValue>
</operation>

<operation id="1198" st_id="28" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:442 %add40 = fadd i32 %bitcast_ln111, i32 %temp_r20_1

]]></Node>
<StgValue><ssdm name="add40"/></StgValue>
</operation>

<operation id="1199" st_id="28" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:448 %add41 = fadd i32 %bitcast_ln112, i32 %temp_i20_1

]]></Node>
<StgValue><ssdm name="add41"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="1200" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32">
<![CDATA[
for.inc439:220 %bitcast_ln63_1 = bitcast i32 %add18

]]></Node>
<StgValue><ssdm name="bitcast_ln63_1"/></StgValue>
</operation>

<operation id="1201" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
for.inc439:221 %store_ln63 = store i32 %bitcast_ln63_1, i6 %real_op_9_addr

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="1202" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32">
<![CDATA[
for.inc439:229 %bitcast_ln64_1 = bitcast i32 %add19

]]></Node>
<StgValue><ssdm name="bitcast_ln64_1"/></StgValue>
</operation>

<operation id="1203" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
for.inc439:230 %store_ln64 = store i32 %bitcast_ln64_1, i6 %imag_op_9_addr

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="1204" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32">
<![CDATA[
for.inc439:239 %bitcast_ln65_1 = bitcast i32 %add20

]]></Node>
<StgValue><ssdm name="bitcast_ln65_1"/></StgValue>
</operation>

<operation id="1205" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
for.inc439:240 %store_ln65 = store i32 %bitcast_ln65_1, i6 %real_op_10_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1206" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="32">
<![CDATA[
for.inc439:248 %bitcast_ln66_1 = bitcast i32 %add21

]]></Node>
<StgValue><ssdm name="bitcast_ln66_1"/></StgValue>
</operation>

<operation id="1207" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
for.inc439:249 %store_ln66 = store i32 %bitcast_ln66_1, i6 %imag_op_10_addr

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="1208" st_id="29" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:257 %add22 = fadd i32 %bitcast_ln67, i32 %mul22

]]></Node>
<StgValue><ssdm name="add22"/></StgValue>
</operation>

<operation id="1209" st_id="29" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:266 %add23 = fadd i32 %bitcast_ln68, i32 %mul23

]]></Node>
<StgValue><ssdm name="add23"/></StgValue>
</operation>

<operation id="1210" st_id="29" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:276 %add24 = fadd i32 %bitcast_ln69, i32 %mul24

]]></Node>
<StgValue><ssdm name="add24"/></StgValue>
</operation>

<operation id="1211" st_id="29" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:285 %add25 = fadd i32 %bitcast_ln70, i32 %mul25

]]></Node>
<StgValue><ssdm name="add25"/></StgValue>
</operation>

<operation id="1212" st_id="29" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:295 %add26 = fadd i32 %bitcast_ln71, i32 %mul26

]]></Node>
<StgValue><ssdm name="add26"/></StgValue>
</operation>

<operation id="1213" st_id="29" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:304 %add27 = fadd i32 %bitcast_ln72, i32 %mul27

]]></Node>
<StgValue><ssdm name="add27"/></StgValue>
</operation>

<operation id="1214" st_id="29" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:314 %add28 = fadd i32 %bitcast_ln73, i32 %mul28

]]></Node>
<StgValue><ssdm name="add28"/></StgValue>
</operation>

<operation id="1215" st_id="29" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:323 %add29 = fadd i32 %bitcast_ln74, i32 %mul29

]]></Node>
<StgValue><ssdm name="add29"/></StgValue>
</operation>

<operation id="1216" st_id="29" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:333 %add30 = fadd i32 %bitcast_ln75, i32 %mul30

]]></Node>
<StgValue><ssdm name="add30"/></StgValue>
</operation>

<operation id="1217" st_id="29" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:342 %add31 = fadd i32 %bitcast_ln76, i32 %mul31

]]></Node>
<StgValue><ssdm name="add31"/></StgValue>
</operation>

<operation id="1218" st_id="29" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:394 %add32 = fadd i32 %bitcast_ln103, i32 %temp_r16_1

]]></Node>
<StgValue><ssdm name="add32"/></StgValue>
</operation>

<operation id="1219" st_id="29" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:400 %add33 = fadd i32 %bitcast_ln104, i32 %temp_i16_1

]]></Node>
<StgValue><ssdm name="add33"/></StgValue>
</operation>

<operation id="1220" st_id="29" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:406 %add34 = fadd i32 %bitcast_ln105, i32 %temp_r17_1

]]></Node>
<StgValue><ssdm name="add34"/></StgValue>
</operation>

<operation id="1221" st_id="29" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:412 %add35 = fadd i32 %bitcast_ln106, i32 %temp_i17_1

]]></Node>
<StgValue><ssdm name="add35"/></StgValue>
</operation>

<operation id="1222" st_id="29" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:418 %add36 = fadd i32 %bitcast_ln107, i32 %temp_r18_1

]]></Node>
<StgValue><ssdm name="add36"/></StgValue>
</operation>

<operation id="1223" st_id="29" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:424 %add37 = fadd i32 %bitcast_ln108, i32 %temp_i18_1

]]></Node>
<StgValue><ssdm name="add37"/></StgValue>
</operation>

<operation id="1224" st_id="29" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:430 %add38 = fadd i32 %bitcast_ln109, i32 %temp_r19_1

]]></Node>
<StgValue><ssdm name="add38"/></StgValue>
</operation>

<operation id="1225" st_id="29" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:436 %add39 = fadd i32 %bitcast_ln110, i32 %temp_i19_1

]]></Node>
<StgValue><ssdm name="add39"/></StgValue>
</operation>

<operation id="1226" st_id="29" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:442 %add40 = fadd i32 %bitcast_ln111, i32 %temp_r20_1

]]></Node>
<StgValue><ssdm name="add40"/></StgValue>
</operation>

<operation id="1227" st_id="29" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:448 %add41 = fadd i32 %bitcast_ln112, i32 %temp_i20_1

]]></Node>
<StgValue><ssdm name="add41"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="1228" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="32">
<![CDATA[
for.inc439:258 %bitcast_ln67_1 = bitcast i32 %add22

]]></Node>
<StgValue><ssdm name="bitcast_ln67_1"/></StgValue>
</operation>

<operation id="1229" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
for.inc439:259 %store_ln67 = store i32 %bitcast_ln67_1, i6 %real_op_11_addr

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="1230" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="32">
<![CDATA[
for.inc439:267 %bitcast_ln68_1 = bitcast i32 %add23

]]></Node>
<StgValue><ssdm name="bitcast_ln68_1"/></StgValue>
</operation>

<operation id="1231" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
for.inc439:268 %store_ln68 = store i32 %bitcast_ln68_1, i6 %imag_op_11_addr

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="1232" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="32">
<![CDATA[
for.inc439:277 %bitcast_ln69_1 = bitcast i32 %add24

]]></Node>
<StgValue><ssdm name="bitcast_ln69_1"/></StgValue>
</operation>

<operation id="1233" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
for.inc439:278 %store_ln69 = store i32 %bitcast_ln69_1, i6 %real_op_12_addr

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="1234" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32">
<![CDATA[
for.inc439:286 %bitcast_ln70_1 = bitcast i32 %add25

]]></Node>
<StgValue><ssdm name="bitcast_ln70_1"/></StgValue>
</operation>

<operation id="1235" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
for.inc439:287 %store_ln70 = store i32 %bitcast_ln70_1, i6 %imag_op_12_addr

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="1236" st_id="30" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:295 %add26 = fadd i32 %bitcast_ln71, i32 %mul26

]]></Node>
<StgValue><ssdm name="add26"/></StgValue>
</operation>

<operation id="1237" st_id="30" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:304 %add27 = fadd i32 %bitcast_ln72, i32 %mul27

]]></Node>
<StgValue><ssdm name="add27"/></StgValue>
</operation>

<operation id="1238" st_id="30" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:314 %add28 = fadd i32 %bitcast_ln73, i32 %mul28

]]></Node>
<StgValue><ssdm name="add28"/></StgValue>
</operation>

<operation id="1239" st_id="30" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:323 %add29 = fadd i32 %bitcast_ln74, i32 %mul29

]]></Node>
<StgValue><ssdm name="add29"/></StgValue>
</operation>

<operation id="1240" st_id="30" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:333 %add30 = fadd i32 %bitcast_ln75, i32 %mul30

]]></Node>
<StgValue><ssdm name="add30"/></StgValue>
</operation>

<operation id="1241" st_id="30" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:342 %add31 = fadd i32 %bitcast_ln76, i32 %mul31

]]></Node>
<StgValue><ssdm name="add31"/></StgValue>
</operation>

<operation id="1242" st_id="30" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:394 %add32 = fadd i32 %bitcast_ln103, i32 %temp_r16_1

]]></Node>
<StgValue><ssdm name="add32"/></StgValue>
</operation>

<operation id="1243" st_id="30" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:400 %add33 = fadd i32 %bitcast_ln104, i32 %temp_i16_1

]]></Node>
<StgValue><ssdm name="add33"/></StgValue>
</operation>

<operation id="1244" st_id="30" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:406 %add34 = fadd i32 %bitcast_ln105, i32 %temp_r17_1

]]></Node>
<StgValue><ssdm name="add34"/></StgValue>
</operation>

<operation id="1245" st_id="30" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:412 %add35 = fadd i32 %bitcast_ln106, i32 %temp_i17_1

]]></Node>
<StgValue><ssdm name="add35"/></StgValue>
</operation>

<operation id="1246" st_id="30" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:418 %add36 = fadd i32 %bitcast_ln107, i32 %temp_r18_1

]]></Node>
<StgValue><ssdm name="add36"/></StgValue>
</operation>

<operation id="1247" st_id="30" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:424 %add37 = fadd i32 %bitcast_ln108, i32 %temp_i18_1

]]></Node>
<StgValue><ssdm name="add37"/></StgValue>
</operation>

<operation id="1248" st_id="30" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:430 %add38 = fadd i32 %bitcast_ln109, i32 %temp_r19_1

]]></Node>
<StgValue><ssdm name="add38"/></StgValue>
</operation>

<operation id="1249" st_id="30" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:436 %add39 = fadd i32 %bitcast_ln110, i32 %temp_i19_1

]]></Node>
<StgValue><ssdm name="add39"/></StgValue>
</operation>

<operation id="1250" st_id="30" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:442 %add40 = fadd i32 %bitcast_ln111, i32 %temp_r20_1

]]></Node>
<StgValue><ssdm name="add40"/></StgValue>
</operation>

<operation id="1251" st_id="30" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:448 %add41 = fadd i32 %bitcast_ln112, i32 %temp_i20_1

]]></Node>
<StgValue><ssdm name="add41"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="1252" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="32">
<![CDATA[
for.inc439:296 %bitcast_ln71_1 = bitcast i32 %add26

]]></Node>
<StgValue><ssdm name="bitcast_ln71_1"/></StgValue>
</operation>

<operation id="1253" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
for.inc439:297 %store_ln71 = store i32 %bitcast_ln71_1, i6 %real_op_13_addr

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="1254" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="32">
<![CDATA[
for.inc439:305 %bitcast_ln72_1 = bitcast i32 %add27

]]></Node>
<StgValue><ssdm name="bitcast_ln72_1"/></StgValue>
</operation>

<operation id="1255" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
for.inc439:306 %store_ln72 = store i32 %bitcast_ln72_1, i6 %imag_op_13_addr

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="1256" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="32">
<![CDATA[
for.inc439:315 %bitcast_ln73_1 = bitcast i32 %add28

]]></Node>
<StgValue><ssdm name="bitcast_ln73_1"/></StgValue>
</operation>

<operation id="1257" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
for.inc439:316 %store_ln73 = store i32 %bitcast_ln73_1, i6 %real_op_14_addr

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="1258" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="32">
<![CDATA[
for.inc439:324 %bitcast_ln74_1 = bitcast i32 %add29

]]></Node>
<StgValue><ssdm name="bitcast_ln74_1"/></StgValue>
</operation>

<operation id="1259" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
for.inc439:325 %store_ln74 = store i32 %bitcast_ln74_1, i6 %imag_op_14_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1260" st_id="31" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:333 %add30 = fadd i32 %bitcast_ln75, i32 %mul30

]]></Node>
<StgValue><ssdm name="add30"/></StgValue>
</operation>

<operation id="1261" st_id="31" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:342 %add31 = fadd i32 %bitcast_ln76, i32 %mul31

]]></Node>
<StgValue><ssdm name="add31"/></StgValue>
</operation>

<operation id="1262" st_id="31" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:394 %add32 = fadd i32 %bitcast_ln103, i32 %temp_r16_1

]]></Node>
<StgValue><ssdm name="add32"/></StgValue>
</operation>

<operation id="1263" st_id="31" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:400 %add33 = fadd i32 %bitcast_ln104, i32 %temp_i16_1

]]></Node>
<StgValue><ssdm name="add33"/></StgValue>
</operation>

<operation id="1264" st_id="31" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:406 %add34 = fadd i32 %bitcast_ln105, i32 %temp_r17_1

]]></Node>
<StgValue><ssdm name="add34"/></StgValue>
</operation>

<operation id="1265" st_id="31" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:412 %add35 = fadd i32 %bitcast_ln106, i32 %temp_i17_1

]]></Node>
<StgValue><ssdm name="add35"/></StgValue>
</operation>

<operation id="1266" st_id="31" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:418 %add36 = fadd i32 %bitcast_ln107, i32 %temp_r18_1

]]></Node>
<StgValue><ssdm name="add36"/></StgValue>
</operation>

<operation id="1267" st_id="31" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:424 %add37 = fadd i32 %bitcast_ln108, i32 %temp_i18_1

]]></Node>
<StgValue><ssdm name="add37"/></StgValue>
</operation>

<operation id="1268" st_id="31" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:430 %add38 = fadd i32 %bitcast_ln109, i32 %temp_r19_1

]]></Node>
<StgValue><ssdm name="add38"/></StgValue>
</operation>

<operation id="1269" st_id="31" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:436 %add39 = fadd i32 %bitcast_ln110, i32 %temp_i19_1

]]></Node>
<StgValue><ssdm name="add39"/></StgValue>
</operation>

<operation id="1270" st_id="31" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:442 %add40 = fadd i32 %bitcast_ln111, i32 %temp_r20_1

]]></Node>
<StgValue><ssdm name="add40"/></StgValue>
</operation>

<operation id="1271" st_id="31" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:448 %add41 = fadd i32 %bitcast_ln112, i32 %temp_i20_1

]]></Node>
<StgValue><ssdm name="add41"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="1272" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="32">
<![CDATA[
for.inc439:334 %bitcast_ln75_1 = bitcast i32 %add30

]]></Node>
<StgValue><ssdm name="bitcast_ln75_1"/></StgValue>
</operation>

<operation id="1273" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
for.inc439:335 %store_ln75 = store i32 %bitcast_ln75_1, i6 %real_op_15_addr

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="1274" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="32">
<![CDATA[
for.inc439:343 %bitcast_ln76_1 = bitcast i32 %add31

]]></Node>
<StgValue><ssdm name="bitcast_ln76_1"/></StgValue>
</operation>

<operation id="1275" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
for.inc439:344 %store_ln76 = store i32 %bitcast_ln76_1, i6 %imag_op_15_addr

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="1276" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="32" op_0_bw="32">
<![CDATA[
for.inc439:395 %bitcast_ln103_1 = bitcast i32 %add32

]]></Node>
<StgValue><ssdm name="bitcast_ln103_1"/></StgValue>
</operation>

<operation id="1277" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
for.inc439:396 %store_ln103 = store i32 %bitcast_ln103_1, i6 %real_op_16_addr

]]></Node>
<StgValue><ssdm name="store_ln103"/></StgValue>
</operation>

<operation id="1278" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="32" op_0_bw="32">
<![CDATA[
for.inc439:401 %bitcast_ln104_1 = bitcast i32 %add33

]]></Node>
<StgValue><ssdm name="bitcast_ln104_1"/></StgValue>
</operation>

<operation id="1279" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
for.inc439:402 %store_ln104 = store i32 %bitcast_ln104_1, i6 %imag_op_16_addr

]]></Node>
<StgValue><ssdm name="store_ln104"/></StgValue>
</operation>

<operation id="1280" st_id="32" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:406 %add34 = fadd i32 %bitcast_ln105, i32 %temp_r17_1

]]></Node>
<StgValue><ssdm name="add34"/></StgValue>
</operation>

<operation id="1281" st_id="32" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:412 %add35 = fadd i32 %bitcast_ln106, i32 %temp_i17_1

]]></Node>
<StgValue><ssdm name="add35"/></StgValue>
</operation>

<operation id="1282" st_id="32" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:418 %add36 = fadd i32 %bitcast_ln107, i32 %temp_r18_1

]]></Node>
<StgValue><ssdm name="add36"/></StgValue>
</operation>

<operation id="1283" st_id="32" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:424 %add37 = fadd i32 %bitcast_ln108, i32 %temp_i18_1

]]></Node>
<StgValue><ssdm name="add37"/></StgValue>
</operation>

<operation id="1284" st_id="32" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:430 %add38 = fadd i32 %bitcast_ln109, i32 %temp_r19_1

]]></Node>
<StgValue><ssdm name="add38"/></StgValue>
</operation>

<operation id="1285" st_id="32" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:436 %add39 = fadd i32 %bitcast_ln110, i32 %temp_i19_1

]]></Node>
<StgValue><ssdm name="add39"/></StgValue>
</operation>

<operation id="1286" st_id="32" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:442 %add40 = fadd i32 %bitcast_ln111, i32 %temp_r20_1

]]></Node>
<StgValue><ssdm name="add40"/></StgValue>
</operation>

<operation id="1287" st_id="32" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:448 %add41 = fadd i32 %bitcast_ln112, i32 %temp_i20_1

]]></Node>
<StgValue><ssdm name="add41"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="1288" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32">
<![CDATA[
for.inc439:407 %bitcast_ln105_1 = bitcast i32 %add34

]]></Node>
<StgValue><ssdm name="bitcast_ln105_1"/></StgValue>
</operation>

<operation id="1289" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
for.inc439:408 %store_ln105 = store i32 %bitcast_ln105_1, i6 %real_op_17_addr

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1290" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="32">
<![CDATA[
for.inc439:413 %bitcast_ln106_1 = bitcast i32 %add35

]]></Node>
<StgValue><ssdm name="bitcast_ln106_1"/></StgValue>
</operation>

<operation id="1291" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
for.inc439:414 %store_ln106 = store i32 %bitcast_ln106_1, i6 %imag_op_17_addr

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>

<operation id="1292" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="32" op_0_bw="32">
<![CDATA[
for.inc439:419 %bitcast_ln107_1 = bitcast i32 %add36

]]></Node>
<StgValue><ssdm name="bitcast_ln107_1"/></StgValue>
</operation>

<operation id="1293" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
for.inc439:420 %store_ln107 = store i32 %bitcast_ln107_1, i6 %real_op_18_addr

]]></Node>
<StgValue><ssdm name="store_ln107"/></StgValue>
</operation>

<operation id="1294" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="32" op_0_bw="32">
<![CDATA[
for.inc439:425 %bitcast_ln108_1 = bitcast i32 %add37

]]></Node>
<StgValue><ssdm name="bitcast_ln108_1"/></StgValue>
</operation>

<operation id="1295" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
for.inc439:426 %store_ln108 = store i32 %bitcast_ln108_1, i6 %imag_op_18_addr

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="1296" st_id="33" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:430 %add38 = fadd i32 %bitcast_ln109, i32 %temp_r19_1

]]></Node>
<StgValue><ssdm name="add38"/></StgValue>
</operation>

<operation id="1297" st_id="33" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:436 %add39 = fadd i32 %bitcast_ln110, i32 %temp_i19_1

]]></Node>
<StgValue><ssdm name="add39"/></StgValue>
</operation>

<operation id="1298" st_id="33" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:442 %add40 = fadd i32 %bitcast_ln111, i32 %temp_r20_1

]]></Node>
<StgValue><ssdm name="add40"/></StgValue>
</operation>

<operation id="1299" st_id="33" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc439:448 %add41 = fadd i32 %bitcast_ln112, i32 %temp_i20_1

]]></Node>
<StgValue><ssdm name="add41"/></StgValue>
</operation>

<operation id="1313" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="0">
<![CDATA[
for.end440:0 %ret_ln117 = ret

]]></Node>
<StgValue><ssdm name="ret_ln117"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="1300" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc439:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_18_1_VITIS_LOOP_20_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="1301" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc439:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 50176, i64 50176, i64 50176

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="1302" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc439:14 %specpipeline_ln21 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln21"/></StgValue>
</operation>

<operation id="1303" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc439:15 %specloopname_ln10 = specloopname void @_ssdm_op_SpecLoopName, void @empty

]]></Node>
<StgValue><ssdm name="specloopname_ln10"/></StgValue>
</operation>

<operation id="1304" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="32">
<![CDATA[
for.inc439:431 %bitcast_ln109_1 = bitcast i32 %add38

]]></Node>
<StgValue><ssdm name="bitcast_ln109_1"/></StgValue>
</operation>

<operation id="1305" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
for.inc439:432 %store_ln109 = store i32 %bitcast_ln109_1, i6 %real_op_19_addr

]]></Node>
<StgValue><ssdm name="store_ln109"/></StgValue>
</operation>

<operation id="1306" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="32" op_0_bw="32">
<![CDATA[
for.inc439:437 %bitcast_ln110_1 = bitcast i32 %add39

]]></Node>
<StgValue><ssdm name="bitcast_ln110_1"/></StgValue>
</operation>

<operation id="1307" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
for.inc439:438 %store_ln110 = store i32 %bitcast_ln110_1, i6 %imag_op_19_addr

]]></Node>
<StgValue><ssdm name="store_ln110"/></StgValue>
</operation>

<operation id="1308" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="32" op_0_bw="32">
<![CDATA[
for.inc439:443 %bitcast_ln111_1 = bitcast i32 %add40

]]></Node>
<StgValue><ssdm name="bitcast_ln111_1"/></StgValue>
</operation>

<operation id="1309" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
for.inc439:444 %store_ln111 = store i32 %bitcast_ln111_1, i6 %real_op_20_addr

]]></Node>
<StgValue><ssdm name="store_ln111"/></StgValue>
</operation>

<operation id="1310" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="32" op_0_bw="32">
<![CDATA[
for.inc439:449 %bitcast_ln112_1 = bitcast i32 %add41

]]></Node>
<StgValue><ssdm name="bitcast_ln112_1"/></StgValue>
</operation>

<operation id="1311" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
for.inc439:450 %store_ln112 = store i32 %bitcast_ln112_1, i6 %imag_op_20_addr

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="1312" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="0" op_0_bw="0">
<![CDATA[
for.inc439:455 %br_ln20 = br void %for.body3

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
