Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
WARNING:Xst:1583 - You are using an internal switch '-use_new_parser'.

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : MIXED

---- Target Parameters
Output File Name                   : "top.ngc"
Target Device                      : xc6slx9-csg324-2

---- Source Options
Top Module Name                    : top
Use New Parser                     : yes
Automatic Register Balancing       : yes

---- General Options
Optimization Goal                  : SPEED

=========================================================================

WARNING:Xst:29 - Optimization Effort not specified
=========================================================================

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" into library work
Parsing module <InstructionCache>.
Parsing module <DataCache>.
Parsing module <VexRiscv>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" into library work
Parsing module <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 6540: Port IOCLK is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 6549: Port CLKFBDCM is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 6605: Port LOCK is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 6655: Port CLKFX180 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 6751: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 6782: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 6810: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 6841: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 6869: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 6900: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 6928: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 6959: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 6987: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7018: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7046: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7077: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7105: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7136: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7164: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7195: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7223: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7254: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7282: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7313: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7341: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7372: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7400: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7431: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7459: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7490: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7518: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7549: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7577: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7608: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7636: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7667: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7695: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7721: Port SHIFTOUT1 is not connected to this instance

Elaborating module <top>.
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 47: Using initial value of soc_basesoc_ctrl_reset_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 89: Using initial value of soc_basesoc_sram_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 108: Using initial value of soc_basesoc_bus_wishbone_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 125: Using initial value of soc_basesoc_uart_phy_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 126: Using initial value of soc_basesoc_uart_phy_source_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 162: Using initial value of soc_basesoc_uart_tx_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 163: Using initial value of soc_basesoc_uart_tx_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 179: Using initial value of soc_basesoc_uart_tx_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 216: Using initial value of soc_basesoc_uart_rx_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 234: Using initial value of soc_basesoc_uart_reset since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 246: Using initial value of soc_basesoc_timer0_update_value_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 274: Using initial value of soc_basesoc_interface0_wb_sdram_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 278: Using initial value of sdram_half_rst since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 283: Using initial value of soc_crg_reset since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 373: Using initial value of soc_spiflash_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 485: Using initial value of soc_basesoc_sdram_inti_p0_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 501: Using initial value of soc_basesoc_sdram_inti_p1_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 580: Using initial value of soc_basesoc_sdram_phaseinjector0_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 596: Using initial value of soc_basesoc_sdram_phaseinjector1_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 616: Using initial value of soc_basesoc_sdram_dfi_p0_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 632: Using initial value of soc_basesoc_sdram_dfi_p1_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 678: Using initial value of soc_basesoc_sdram_cmd_payload_is_read since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 679: Using initial value of soc_basesoc_sdram_cmd_payload_is_write since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 683: Using initial value of soc_basesoc_sdram_timer_load since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 684: Using initial value of soc_basesoc_sdram_timer_load_count since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 711: Using initial value of soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 712: Using initial value of soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 728: Using initial value of soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 773: Using initial value of soc_basesoc_sdram_bankmachine0_trccon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 775: Using initial value of soc_basesoc_sdram_bankmachine0_trascon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 798: Using initial value of soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 799: Using initial value of soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 815: Using initial value of soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 860: Using initial value of soc_basesoc_sdram_bankmachine1_trccon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 862: Using initial value of soc_basesoc_sdram_bankmachine1_trascon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 885: Using initial value of soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 886: Using initial value of soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 902: Using initial value of soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 947: Using initial value of soc_basesoc_sdram_bankmachine2_trccon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 949: Using initial value of soc_basesoc_sdram_bankmachine2_trascon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 972: Using initial value of soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 973: Using initial value of soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 989: Using initial value of soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1034: Using initial value of soc_basesoc_sdram_bankmachine3_trccon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1036: Using initial value of soc_basesoc_sdram_bankmachine3_trascon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1039: Using initial value of soc_basesoc_sdram_choose_cmd_want_reads since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1040: Using initial value of soc_basesoc_sdram_choose_cmd_want_writes since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1041: Using initial value of soc_basesoc_sdram_choose_cmd_want_cmds since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1059: Using initial value of soc_basesoc_sdram_choose_req_want_cmds since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1060: Using initial value of soc_basesoc_sdram_choose_req_want_activates since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1075: Using initial value of soc_basesoc_sdram_nop_a since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1076: Using initial value of soc_basesoc_sdram_nop_ba since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1079: Using initial value of soc_basesoc_sdram_steerer0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1080: Using initial value of soc_basesoc_sdram_steerer1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1081: Using initial value of soc_basesoc_sdram_steerer2 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1082: Using initial value of soc_basesoc_sdram_steerer3 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1084: Using initial value of soc_basesoc_sdram_trrdcon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1086: Using initial value of soc_basesoc_sdram_tfawcon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1104: Using initial value of soc_basesoc_sdram_bandwidth_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1107: Using initial value of soc_basesoc_sdram_bandwidth_data_width_status since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1190: Using initial value of vns_locked0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1191: Using initial value of vns_locked1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1192: Using initial value of vns_locked2 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1193: Using initial value of vns_locked3 since it is never assigned
Reading initialization file \"mem_1.init\".
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1782: Assignment to soc_basesoc_uart_phy_sink_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1783: Assignment to soc_basesoc_uart_phy_sink_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1787: Assignment to soc_basesoc_uart_phy_source_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1833: Assignment to soc_basesoc_uart_tx_fifo_level1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1858: Assignment to soc_basesoc_uart_rx_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1859: Assignment to soc_basesoc_uart_rx_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1863: Assignment to soc_basesoc_uart_rx_fifo_level1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1973: Assignment to soc_irq ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2010: Assignment to soc_ddrphy_record1_wrdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2011: Assignment to soc_ddrphy_record1_wrdata_mask ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2032: Assignment to soc_ddrphy_dfi_p0_act_n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2048: Assignment to soc_ddrphy_dfi_p1_act_n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2070: Assignment to soc_basesoc_sdram_dfi_p0_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2086: Assignment to soc_basesoc_sdram_dfi_p1_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2272: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2327: Assignment to soc_basesoc_sdram_bankmachine0_trccon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2328: Assignment to soc_basesoc_sdram_bankmachine0_trascon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2369: Assignment to soc_basesoc_sdram_bankmachine0_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2370: Assignment to soc_basesoc_sdram_bankmachine0_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2371: Assignment to soc_basesoc_sdram_bankmachine0_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2489: Assignment to soc_basesoc_sdram_bankmachine1_trccon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2490: Assignment to soc_basesoc_sdram_bankmachine1_trascon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2531: Assignment to soc_basesoc_sdram_bankmachine1_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2532: Assignment to soc_basesoc_sdram_bankmachine1_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2533: Assignment to soc_basesoc_sdram_bankmachine1_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2651: Assignment to soc_basesoc_sdram_bankmachine2_trccon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2652: Assignment to soc_basesoc_sdram_bankmachine2_trascon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2693: Assignment to soc_basesoc_sdram_bankmachine2_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2694: Assignment to soc_basesoc_sdram_bankmachine2_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2695: Assignment to soc_basesoc_sdram_bankmachine2_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2813: Assignment to soc_basesoc_sdram_bankmachine3_trccon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2814: Assignment to soc_basesoc_sdram_bankmachine3_trascon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2855: Assignment to soc_basesoc_sdram_bankmachine3_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2856: Assignment to soc_basesoc_sdram_bankmachine3_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2857: Assignment to soc_basesoc_sdram_bankmachine3_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2952: Assignment to soc_basesoc_sdram_trrdcon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2953: Assignment to soc_basesoc_sdram_tfawcon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2983: Assignment to soc_basesoc_sdram_choose_cmd_cmd_payload_is_cmd ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3016: Assignment to soc_basesoc_sdram_choose_req_cmd_payload_is_cmd ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3160: Assignment to vns_roundrobin0_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3161: Assignment to vns_roundrobin0_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3165: Assignment to vns_roundrobin1_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3166: Assignment to vns_roundrobin1_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3170: Assignment to vns_roundrobin2_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3171: Assignment to vns_roundrobin2_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3175: Assignment to vns_roundrobin3_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3176: Assignment to vns_roundrobin3_ce ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3233: Result of 31-bit expression is truncated to fit in 30-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3234: Assignment to soc_basesoc_word_inc ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3316: Result of 30-bit expression is truncated to fit in 23-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3301: Assignment to soc_basesoc_port_rdata_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3356: Assignment to soc_basesoc_interface0_wb_sdram_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3357: Assignment to soc_basesoc_interface0_wb_sdram_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3361: Assignment to vns_wb_sdram_con_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3390: Assignment to soc_basesoc_sram_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3391: Assignment to soc_basesoc_sram_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3394: Assignment to soc_basesoc_bus_wishbone_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3397: Assignment to soc_basesoc_bus_wishbone_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3398: Assignment to soc_basesoc_bus_wishbone_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3400: Assignment to soc_spiflash_bus_dat_w ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3401: Assignment to soc_spiflash_bus_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3403: Assignment to soc_spiflash_bus_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3404: Assignment to soc_spiflash_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3405: Assignment to soc_spiflash_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3435: Assignment to vns_basesoc_csrbank0_switches_in_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3436: Assignment to vns_basesoc_csrbank0_switches_in_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3437: Assignment to soc_eventmanager_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3438: Assignment to soc_eventmanager_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3449: Assignment to soc_basesoc_ctrl_reset_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3459: Assignment to vns_basesoc_csrbank1_bus_errors3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3460: Assignment to vns_basesoc_csrbank1_bus_errors3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3461: Assignment to vns_basesoc_csrbank1_bus_errors2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3462: Assignment to vns_basesoc_csrbank1_bus_errors2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3463: Assignment to vns_basesoc_csrbank1_bus_errors1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3464: Assignment to vns_basesoc_csrbank1_bus_errors1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3465: Assignment to vns_basesoc_csrbank1_bus_errors0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3466: Assignment to vns_basesoc_csrbank1_bus_errors0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3467: Assignment to soc_basesoc_ctrl_storage ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3485: Assignment to vns_basesoc_csrbank2_dna_id7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3486: Assignment to vns_basesoc_csrbank2_dna_id7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3487: Assignment to vns_basesoc_csrbank2_dna_id6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3488: Assignment to vns_basesoc_csrbank2_dna_id6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3489: Assignment to vns_basesoc_csrbank2_dna_id5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3490: Assignment to vns_basesoc_csrbank2_dna_id5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3491: Assignment to vns_basesoc_csrbank2_dna_id4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3492: Assignment to vns_basesoc_csrbank2_dna_id4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3493: Assignment to vns_basesoc_csrbank2_dna_id3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3494: Assignment to vns_basesoc_csrbank2_dna_id3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3495: Assignment to vns_basesoc_csrbank2_dna_id2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3496: Assignment to vns_basesoc_csrbank2_dna_id2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3497: Assignment to vns_basesoc_csrbank2_dna_id1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3498: Assignment to vns_basesoc_csrbank2_dna_id1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3499: Assignment to vns_basesoc_csrbank2_dna_id0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3500: Assignment to vns_basesoc_csrbank2_dna_id0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3501: Assignment to vns_basesoc_csrbank2_git_commit19_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3502: Assignment to vns_basesoc_csrbank2_git_commit19_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3503: Assignment to vns_basesoc_csrbank2_git_commit18_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3504: Assignment to vns_basesoc_csrbank2_git_commit18_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3505: Assignment to vns_basesoc_csrbank2_git_commit17_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3506: Assignment to vns_basesoc_csrbank2_git_commit17_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3507: Assignment to vns_basesoc_csrbank2_git_commit16_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3508: Assignment to vns_basesoc_csrbank2_git_commit16_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3509: Assignment to vns_basesoc_csrbank2_git_commit15_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3510: Assignment to vns_basesoc_csrbank2_git_commit15_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3511: Assignment to vns_basesoc_csrbank2_git_commit14_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3512: Assignment to vns_basesoc_csrbank2_git_commit14_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3513: Assignment to vns_basesoc_csrbank2_git_commit13_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3514: Assignment to vns_basesoc_csrbank2_git_commit13_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3515: Assignment to vns_basesoc_csrbank2_git_commit12_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3516: Assignment to vns_basesoc_csrbank2_git_commit12_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3517: Assignment to vns_basesoc_csrbank2_git_commit11_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3518: Assignment to vns_basesoc_csrbank2_git_commit11_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3519: Assignment to vns_basesoc_csrbank2_git_commit10_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3520: Assignment to vns_basesoc_csrbank2_git_commit10_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3521: Assignment to vns_basesoc_csrbank2_git_commit9_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3522: Assignment to vns_basesoc_csrbank2_git_commit9_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3523: Assignment to vns_basesoc_csrbank2_git_commit8_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3524: Assignment to vns_basesoc_csrbank2_git_commit8_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3525: Assignment to vns_basesoc_csrbank2_git_commit7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3526: Assignment to vns_basesoc_csrbank2_git_commit7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3527: Assignment to vns_basesoc_csrbank2_git_commit6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3528: Assignment to vns_basesoc_csrbank2_git_commit6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3529: Assignment to vns_basesoc_csrbank2_git_commit5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3530: Assignment to vns_basesoc_csrbank2_git_commit5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3531: Assignment to vns_basesoc_csrbank2_git_commit4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3532: Assignment to vns_basesoc_csrbank2_git_commit4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3533: Assignment to vns_basesoc_csrbank2_git_commit3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3534: Assignment to vns_basesoc_csrbank2_git_commit3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3535: Assignment to vns_basesoc_csrbank2_git_commit2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3536: Assignment to vns_basesoc_csrbank2_git_commit2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3537: Assignment to vns_basesoc_csrbank2_git_commit1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3538: Assignment to vns_basesoc_csrbank2_git_commit1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3539: Assignment to vns_basesoc_csrbank2_git_commit0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3540: Assignment to vns_basesoc_csrbank2_git_commit0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3541: Assignment to vns_basesoc_csrbank2_platform_platform7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3542: Assignment to vns_basesoc_csrbank2_platform_platform7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3543: Assignment to vns_basesoc_csrbank2_platform_platform6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3544: Assignment to vns_basesoc_csrbank2_platform_platform6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3545: Assignment to vns_basesoc_csrbank2_platform_platform5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3546: Assignment to vns_basesoc_csrbank2_platform_platform5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3547: Assignment to vns_basesoc_csrbank2_platform_platform4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3548: Assignment to vns_basesoc_csrbank2_platform_platform4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3549: Assignment to vns_basesoc_csrbank2_platform_platform3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3550: Assignment to vns_basesoc_csrbank2_platform_platform3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3551: Assignment to vns_basesoc_csrbank2_platform_platform2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3552: Assignment to vns_basesoc_csrbank2_platform_platform2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3553: Assignment to vns_basesoc_csrbank2_platform_platform1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3554: Assignment to vns_basesoc_csrbank2_platform_platform1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3555: Assignment to vns_basesoc_csrbank2_platform_platform0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3556: Assignment to vns_basesoc_csrbank2_platform_platform0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3557: Assignment to vns_basesoc_csrbank2_platform_target7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3558: Assignment to vns_basesoc_csrbank2_platform_target7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3559: Assignment to vns_basesoc_csrbank2_platform_target6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3560: Assignment to vns_basesoc_csrbank2_platform_target6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3561: Assignment to vns_basesoc_csrbank2_platform_target5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3562: Assignment to vns_basesoc_csrbank2_platform_target5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3563: Assignment to vns_basesoc_csrbank2_platform_target4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3564: Assignment to vns_basesoc_csrbank2_platform_target4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3565: Assignment to vns_basesoc_csrbank2_platform_target3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3566: Assignment to vns_basesoc_csrbank2_platform_target3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3567: Assignment to vns_basesoc_csrbank2_platform_target2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3568: Assignment to vns_basesoc_csrbank2_platform_target2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3569: Assignment to vns_basesoc_csrbank2_platform_target1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3570: Assignment to vns_basesoc_csrbank2_platform_target1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3571: Assignment to vns_basesoc_csrbank2_platform_target0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3572: Assignment to vns_basesoc_csrbank2_platform_target0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3622: Assignment to soc_basesoc_sdram_phaseinjector0_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3638: Assignment to vns_basesoc_csrbank3_dfii_pi0_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3639: Assignment to vns_basesoc_csrbank3_dfii_pi0_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3640: Assignment to vns_basesoc_csrbank3_dfii_pi0_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3641: Assignment to vns_basesoc_csrbank3_dfii_pi0_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3642: Assignment to vns_basesoc_csrbank3_dfii_pi0_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3643: Assignment to vns_basesoc_csrbank3_dfii_pi0_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3644: Assignment to vns_basesoc_csrbank3_dfii_pi0_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3645: Assignment to vns_basesoc_csrbank3_dfii_pi0_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3648: Assignment to soc_basesoc_sdram_phaseinjector1_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3664: Assignment to vns_basesoc_csrbank3_dfii_pi1_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3665: Assignment to vns_basesoc_csrbank3_dfii_pi1_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3666: Assignment to vns_basesoc_csrbank3_dfii_pi1_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3667: Assignment to vns_basesoc_csrbank3_dfii_pi1_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3668: Assignment to vns_basesoc_csrbank3_dfii_pi1_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3669: Assignment to vns_basesoc_csrbank3_dfii_pi1_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3670: Assignment to vns_basesoc_csrbank3_dfii_pi1_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3671: Assignment to vns_basesoc_csrbank3_dfii_pi1_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3672: Assignment to soc_basesoc_sdram_bandwidth_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3674: Assignment to vns_basesoc_csrbank3_controller_bandwidth_nreads2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3675: Assignment to vns_basesoc_csrbank3_controller_bandwidth_nreads2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3676: Assignment to vns_basesoc_csrbank3_controller_bandwidth_nreads1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3677: Assignment to vns_basesoc_csrbank3_controller_bandwidth_nreads1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3678: Assignment to vns_basesoc_csrbank3_controller_bandwidth_nreads0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3679: Assignment to vns_basesoc_csrbank3_controller_bandwidth_nreads0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3680: Assignment to vns_basesoc_csrbank3_controller_bandwidth_nwrites2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3681: Assignment to vns_basesoc_csrbank3_controller_bandwidth_nwrites2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3682: Assignment to vns_basesoc_csrbank3_controller_bandwidth_nwrites1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3683: Assignment to vns_basesoc_csrbank3_controller_bandwidth_nwrites1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3684: Assignment to vns_basesoc_csrbank3_controller_bandwidth_nwrites0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3685: Assignment to vns_basesoc_csrbank3_controller_bandwidth_nwrites0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3686: Assignment to vns_basesoc_csrbank3_controller_bandwidth_data_width_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3687: Assignment to vns_basesoc_csrbank3_controller_bandwidth_data_width_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3732: Assignment to vns_basesoc_csrbank4_miso_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3733: Assignment to vns_basesoc_csrbank4_miso_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3760: Assignment to soc_basesoc_timer0_update_value_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3762: Assignment to vns_basesoc_csrbank5_value3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3763: Assignment to vns_basesoc_csrbank5_value3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3764: Assignment to vns_basesoc_csrbank5_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3765: Assignment to vns_basesoc_csrbank5_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3766: Assignment to vns_basesoc_csrbank5_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3767: Assignment to vns_basesoc_csrbank5_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3768: Assignment to vns_basesoc_csrbank5_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3769: Assignment to vns_basesoc_csrbank5_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3770: Assignment to soc_basesoc_timer0_eventmanager_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3771: Assignment to soc_basesoc_timer0_eventmanager_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3797: Assignment to vns_basesoc_csrbank6_txfull_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3798: Assignment to vns_basesoc_csrbank6_txfull_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3799: Assignment to vns_basesoc_csrbank6_rxempty_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3800: Assignment to vns_basesoc_csrbank6_rxempty_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3801: Assignment to soc_basesoc_uart_eventmanager_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3802: Assignment to soc_basesoc_uart_eventmanager_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3842: Assignment to vns_basesoc_sram_bus_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3851: Assignment to vns_basesoc_sram_bus_dat_w ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 4830: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 4798: Assignment to soc_ddrphy_record0_reset_n ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 4874: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 4875: Result of 30-bit expression is truncated to fit in 14-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 5047: Result of 58-bit expression is truncated to fit in 57-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 5136: Result of 32-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 4863: Assignment to vns_rbank ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 6503: Assignment to soc_basesoc_uart_tx_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 6520: Assignment to soc_basesoc_uart_rx_fifo_wrport_dat_r ignored, since the identifier is never used

Elaborating module <IBUFG>.

Elaborating module <BUFIO2(DIVIDE=1'b1,DIVIDE_BYPASS="TRUE",I_INVERT="FALSE")>.

Elaborating module <PLL_ADV(BANDWIDTH="OPTIMIZED",CLKFBOUT_MULT=5'b10100,CLKFBOUT_PHASE=0.0,CLKIN1_PERIOD=10.0,CLKIN2_PERIOD=0.0,CLKOUT0_DIVIDE=2'b10,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT0_PHASE=0.0,CLKOUT1_DIVIDE=2'b10,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT1_PHASE=0.0,CLKOUT2_DIVIDE=3'b100,CLKOUT2_DUTY_CYCLE=0.5,CLKOUT2_PHASE=270.0,CLKOUT3_DIVIDE=3'b100,CLKOUT3_DUTY_CYCLE=0.5,CLKOUT3_PHASE=270.0,CLKOUT4_DIVIDE=4'b1000,CLKOUT4_DUTY_CYCLE=0.5,CLKOUT4_PHASE=0.0,CLKOUT5_DIVIDE=4'b1000,CLKOUT5_DUTY_CYCLE=0.5,CLKOUT5_PHASE=0.0,CLK_FEEDBACK="CLKFBOUT",COMPENSATION="INTERNAL",DIVCLK_DIVIDE=2'b11,REF_JITTER=0.01,SIM_DEVICE="SPARTAN6")>.
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 6583: Size mismatch in connection of port <DADDR>. Formal port size is 5-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 6586: Size mismatch in connection of port <DI>. Formal port size is 16-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 6592: Assignment to soc_crg_unbuf_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 6595: Assignment to soc_crg_unbuf_periph ignored, since the identifier is never used

Elaborating module <BUFG>.

Elaborating module <BUFPLL(DIVIDE=3'b100)>.

Elaborating module <ODDR2(DDR_ALIGNMENT="NONE",INIT=1'b0,SRTYPE="SYNC")>.

Elaborating module <DCM_CLKGEN(CLKFXDV_DIVIDE=2'b10,CLKFX_DIVIDE=3'b100,CLKFX_MD_MAX=0.5,CLKFX_MULTIPLY=2'b10,CLKIN_PERIOD=10.0,SPREAD_SPECTRUM="NONE",STARTUP_WAIT="FALSE")>.

Elaborating module <DNA_PORT>.

Elaborating module <ODDR2(DDR_ALIGNMENT="C1",INIT=1'b0,SRTYPE="ASYNC")>.

Elaborating module <OBUFT>.

Elaborating module <OSERDES2(DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",DATA_WIDTH=3'b100,OUTPUT_MODE="SINGLE_ENDED",SERDES_MODE="NONE")>.

Elaborating module <ISERDES2(BITSLIP_ENABLE="TRUE",DATA_RATE="SDR",DATA_WIDTH=3'b100,INTERFACE_TYPE="RETIMED",SERDES_MODE="NONE")>.

Elaborating module <IOBUF>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7758: Assignment to soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7772: Assignment to soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7786: Assignment to soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7800: Assignment to soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used

Elaborating module <VexRiscv>.

Elaborating module <InstructionCache>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 239: Assignment to lineLoader_wayToAllocate_willClear ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 241: Assignment to lineLoader_wayToAllocate_willOverflow ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 319: Assignment to decodeStage_mmuRsp_isIoAccess ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 2413: Assignment to _zz_243 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 2424: Assignment to _zz_249 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 2433: Assignment to _zz_250 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 2434: Assignment to _zz_246 ignored, since the identifier is never used

Elaborating module <DataCache>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 664: Assignment to haltCpu ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 867: Assignment to victim_counter_willOverflow ignored, since the identifier is never used
"/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 1048. $display ERROR writeBack stuck by another plugin is not allowed
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 920: Assignment to tagsWriteLastCmd_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 1052: Assignment to stageB_loadingDone ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 2475: Assignment to _zz_263 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 2484: Assignment to _zz_264 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 2572: Assignment to writeBack_FORMAL_PC_NEXT ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 2863: Assignment to decode_arbitration_redoIt ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 2885: Assignment to execute_arbitration_redoIt ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 2903: Assignment to memory_arbitration_redoIt ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 2928: Assignment to writeBack_arbitration_redoIt ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 3049: Assignment to iBus_cmd_payload_size ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 3079: Assignment to dBus_cmd_payload_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 3612: Assignment to CsrPlugin_misa_base ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 3613: Assignment to CsrPlugin_misa_extensions ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 3650: Assignment to CsrPlugin_writeBackWasWfi ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 3660: Assignment to contextSwitching ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 3663: Assignment to execute_CsrPlugin_illegalAccess ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 3747: Assignment to execute_CsrPlugin_readEnable ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 3842: Assignment to decode_arbitration_isMoving ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 3846: Assignment to execute_arbitration_isMoving ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 3847: Assignment to execute_arbitration_isFiring ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 3850: Assignment to memory_arbitration_isMoving ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 3854: Assignment to writeBack_arbitration_isMoving ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7843: Size mismatch in connection of port <externalResetVector>. Formal port size is 32-bit while actual signal size is 30-bit.

Elaborating module <FDPE(INIT=1'b1)>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7924: Assignment to base50_rst ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v".
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl1_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl1_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl1_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl1_regs1>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_bankmachine0_twtpcon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_bankmachine0_trccon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_bankmachine0_trascon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_bankmachine1_twtpcon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_bankmachine1_trccon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_bankmachine1_trascon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_bankmachine2_twtpcon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_bankmachine2_trccon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_bankmachine2_trascon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_bankmachine3_twtpcon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_bankmachine3_trccon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_bankmachine3_trascon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_trrdcon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_tfawcon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_tccdcon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_twtrcon_ready>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl0_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl0_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl0_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl0_regs1>.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" line 7837: Output port <iBusWishbone_BTE> of the instance <VexRiscv> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" line 7837: Output port <iBusWishbone_CTI> of the instance <VexRiscv> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" line 7837: Output port <dBusWishbone_BTE> of the instance <VexRiscv> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" line 7837: Output port <dBusWishbone_CTI> of the instance <VexRiscv> is unconnected or connected to loadless signal.
WARNING:Xst:2999 - Signal 'mem_1', unconnected in block 'top', is tied to its initial value.
    Found 4096x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 16x10-bit dual-port RAM <Mram_storage> for signal <storage>.
    Found 16x10-bit dual-port RAM <Mram_storage_1> for signal <storage_1>.
    Found 8x8-bit single-port Read Only RAM <Mram_mem_1> for signal <mem_1>.
    Found 8x24-bit dual-port RAM <Mram_storage_2> for signal <storage_2>.
    Found 8x24-bit dual-port RAM <Mram_storage_3> for signal <storage_3>.
    Found 8x24-bit dual-port RAM <Mram_storage_4> for signal <storage_4>.
    Found 8x24-bit dual-port RAM <Mram_storage_5> for signal <storage_5>.
    Found 1024x64-bit dual-port RAM <Mram_data_mem> for signal <data_mem>.
    Found 1024x22-bit dual-port RAM <Mram_tag_mem> for signal <tag_mem>.
    Register <soc_ddrphy_record1_cke> equivalent to <soc_ddrphy_record0_cke> has been removed
    Register <memadr_3> equivalent to <memadr_2> has been removed
    Found 1-bit register for signal <soc_ddrphy_phase_sel>.
    Found 1-bit register for signal <soc_ddrphy_phase_half>.
    Found 13-bit register for signal <soc_ddrphy_record0_address>.
    Found 2-bit register for signal <soc_ddrphy_record0_bank>.
    Found 1-bit register for signal <soc_ddrphy_record0_cke>.
    Found 1-bit register for signal <soc_ddrphy_record0_cas_n>.
    Found 1-bit register for signal <soc_ddrphy_record0_ras_n>.
    Found 1-bit register for signal <soc_ddrphy_record0_we_n>.
    Found 13-bit register for signal <soc_ddrphy_record1_address>.
    Found 2-bit register for signal <soc_ddrphy_record1_bank>.
    Found 1-bit register for signal <soc_ddrphy_record1_cas_n>.
    Found 1-bit register for signal <soc_ddrphy_record1_ras_n>.
    Found 1-bit register for signal <soc_ddrphy_record1_we_n>.
    Found 13-bit register for signal <ddram_a>.
    Found 2-bit register for signal <ddram_ba>.
    Found 1-bit register for signal <ddram_cke>.
    Found 1-bit register for signal <ddram_ras_n>.
    Found 1-bit register for signal <ddram_cas_n>.
    Found 1-bit register for signal <ddram_we_n>.
    Found 1-bit register for signal <soc_ddrphy_postamble>.
    Found 2-bit register for signal <soc_ddrphy_r_dfi_wrdata_en<1:0>>.
    Found 32-bit register for signal <soc_basesoc_ctrl_bus_errors>.
    Found 1-bit register for signal <soc_basesoc_sram_bus_ack>.
    Found 1-bit register for signal <soc_basesoc_interface_we>.
    Found 8-bit register for signal <soc_basesoc_interface_dat_w>.
    Found 14-bit register for signal <soc_basesoc_interface_adr>.
    Found 32-bit register for signal <soc_basesoc_bus_wishbone_dat_r>.
    Found 1-bit register for signal <soc_basesoc_bus_wishbone_ack>.
    Found 2-bit register for signal <soc_basesoc_counter>.
    Found 1-bit register for signal <soc_basesoc_uart_phy_sink_ready>.
    Found 8-bit register for signal <soc_basesoc_uart_phy_tx_reg>.
    Found 4-bit register for signal <soc_basesoc_uart_phy_tx_bitcount>.
    Found 1-bit register for signal <soc_basesoc_uart_phy_tx_busy>.
    Found 1-bit register for signal <serial_tx>.
    Found 32-bit register for signal <soc_basesoc_uart_phy_phase_accumulator_tx>.
    Found 1-bit register for signal <soc_basesoc_uart_phy_uart_clk_txen>.
    Found 1-bit register for signal <soc_basesoc_uart_phy_source_valid>.
    Found 1-bit register for signal <soc_basesoc_uart_phy_rx_r>.
    Found 1-bit register for signal <soc_basesoc_uart_phy_rx_busy>.
    Found 4-bit register for signal <soc_basesoc_uart_phy_rx_bitcount>.
    Found 8-bit register for signal <soc_basesoc_uart_phy_source_payload_data>.
    Found 8-bit register for signal <soc_basesoc_uart_phy_rx_reg>.
    Found 32-bit register for signal <soc_basesoc_uart_phy_phase_accumulator_rx>.
    Found 1-bit register for signal <soc_basesoc_uart_phy_uart_clk_rxen>.
    Found 1-bit register for signal <soc_basesoc_uart_tx_pending>.
    Found 1-bit register for signal <soc_basesoc_uart_tx_old_trigger>.
    Found 1-bit register for signal <soc_basesoc_uart_rx_pending>.
    Found 1-bit register for signal <soc_basesoc_uart_rx_old_trigger>.
    Found 1-bit register for signal <soc_basesoc_uart_tx_fifo_readable>.
    Found 4-bit register for signal <soc_basesoc_uart_tx_fifo_produce>.
    Found 4-bit register for signal <soc_basesoc_uart_tx_fifo_consume>.
    Found 5-bit register for signal <soc_basesoc_uart_tx_fifo_level0>.
    Found 1-bit register for signal <soc_basesoc_uart_rx_fifo_readable>.
    Found 4-bit register for signal <soc_basesoc_uart_rx_fifo_produce>.
    Found 4-bit register for signal <soc_basesoc_uart_rx_fifo_consume>.
    Found 5-bit register for signal <soc_basesoc_uart_rx_fifo_level0>.
    Found 32-bit register for signal <soc_basesoc_timer0_value>.
    Found 32-bit register for signal <soc_basesoc_timer0_value_status>.
    Found 1-bit register for signal <soc_basesoc_timer0_zero_pending>.
    Found 1-bit register for signal <soc_basesoc_timer0_zero_old_trigger>.
    Found 7-bit register for signal <soc_dna_cnt>.
    Found 57-bit register for signal <soc_dna_status>.
    Found 1-bit register for signal <soc_eventsourceprocess0_pending>.
    Found 1-bit register for signal <soc_eventsourceprocess0_old_trigger>.
    Found 1-bit register for signal <soc_eventsourceprocess1_pending>.
    Found 1-bit register for signal <soc_eventsourceprocess1_old_trigger>.
    Found 1-bit register for signal <soc_eventsourceprocess2_pending>.
    Found 1-bit register for signal <soc_eventsourceprocess2_old_trigger>.
    Found 1-bit register for signal <soc_eventsourceprocess3_pending>.
    Found 1-bit register for signal <soc_eventsourceprocess3_old_trigger>.
    Found 1-bit register for signal <soc_eventsourceprocess4_pending>.
    Found 1-bit register for signal <soc_eventsourceprocess4_old_trigger>.
    Found 20-bit register for signal <soc_waittimer0_count>.
    Found 20-bit register for signal <soc_waittimer1_count>.
    Found 20-bit register for signal <soc_waittimer2_count>.
    Found 20-bit register for signal <soc_waittimer3_count>.
    Found 20-bit register for signal <soc_waittimer4_count>.
    Found 1-bit register for signal <soc_spiflash_clk1>.
    Found 1-bit register for signal <soc_spiflash_miso1>.
    Found 2-bit register for signal <soc_spiflash_i>.
    Found 32-bit register for signal <soc_spiflash_sr>.
    Found 1-bit register for signal <soc_spiflash_cs_n1>.
    Found 1-bit register for signal <soc_spiflash_bus_ack>.
    Found 9-bit register for signal <soc_spiflash_counter>.
    Found 1-bit register for signal <soc_ddrphy_phase_sys>.
    Found 1-bit register for signal <soc_ddrphy_bitslip_inc>.
    Found 4-bit register for signal <soc_ddrphy_bitslip_cnt>.
    Found 16-bit register for signal <soc_ddrphy_record2_wrdata<15:0>>.
    Found 2-bit register for signal <soc_ddrphy_record2_wrdata_mask<1:0>>.
    Found 32-bit register for signal <soc_ddrphy_record3_wrdata>.
    Found 4-bit register for signal <soc_ddrphy_record3_wrdata_mask>.
    Found 1-bit register for signal <soc_ddrphy_drive_dq_n1>.
    Found 1-bit register for signal <soc_ddrphy_wrdata_en_d>.
    Found 5-bit register for signal <soc_ddrphy_rddata_sr>.
    Found 32-bit register for signal <soc_basesoc_sdram_phaseinjector0_status>.
    Found 32-bit register for signal <soc_basesoc_sdram_phaseinjector1_status>.
    Found 10-bit register for signal <soc_basesoc_sdram_timer_count>.
    Found 13-bit register for signal <soc_basesoc_sdram_cmd_payload_a>.
    Found 1-bit register for signal <soc_basesoc_sdram_cmd_payload_cas>.
    Found 1-bit register for signal <soc_basesoc_sdram_cmd_payload_ras>.
    Found 1-bit register for signal <soc_basesoc_sdram_cmd_payload_we>.
    Found 1-bit register for signal <soc_basesoc_sdram_generator_done>.
    Found 4-bit register for signal <soc_basesoc_sdram_generator_counter>.
    Found 2-bit register for signal <vns_refresher_state>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine0_row_opened>.
    Found 13-bit register for signal <soc_basesoc_sdram_bankmachine0_row>.
    Found 3-bit register for signal <soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine0_cmd_buffer_valid_n>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <soc_basesoc_sdram_bankmachine0_twtpcon_count>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine0_twtpcon_ready>.
    Found 3-bit register for signal <vns_bankmachine0_state>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine1_row_opened>.
    Found 13-bit register for signal <soc_basesoc_sdram_bankmachine1_row>.
    Found 3-bit register for signal <soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine1_cmd_buffer_valid_n>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <soc_basesoc_sdram_bankmachine1_twtpcon_count>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine1_twtpcon_ready>.
    Found 3-bit register for signal <vns_bankmachine1_state>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine2_row_opened>.
    Found 13-bit register for signal <soc_basesoc_sdram_bankmachine2_row>.
    Found 3-bit register for signal <soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine2_cmd_buffer_valid_n>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <soc_basesoc_sdram_bankmachine2_twtpcon_count>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine2_twtpcon_ready>.
    Found 3-bit register for signal <vns_bankmachine2_state>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine3_row_opened>.
    Found 13-bit register for signal <soc_basesoc_sdram_bankmachine3_row>.
    Found 3-bit register for signal <soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine3_cmd_buffer_valid_n>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <soc_basesoc_sdram_bankmachine3_twtpcon_count>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine3_twtpcon_ready>.
    Found 3-bit register for signal <vns_bankmachine3_state>.
    Found 5-bit register for signal <soc_basesoc_sdram_time0>.
    Found 4-bit register for signal <soc_basesoc_sdram_time1>.
    Found 2-bit register for signal <soc_basesoc_sdram_choose_cmd_grant>.
    Found 2-bit register for signal <soc_basesoc_sdram_choose_req_grant>.
    Found 2-bit register for signal <soc_basesoc_sdram_dfi_p0_bank>.
    Found 13-bit register for signal <soc_basesoc_sdram_dfi_p0_address>.
    Found 1-bit register for signal <soc_basesoc_sdram_dfi_p0_cas_n>.
    Found 1-bit register for signal <soc_basesoc_sdram_dfi_p0_ras_n>.
    Found 1-bit register for signal <soc_basesoc_sdram_dfi_p0_we_n>.
    Found 1-bit register for signal <soc_basesoc_sdram_dfi_p0_rddata_en>.
    Found 1-bit register for signal <soc_basesoc_sdram_dfi_p0_wrdata_en>.
    Found 2-bit register for signal <soc_basesoc_sdram_dfi_p1_bank>.
    Found 13-bit register for signal <soc_basesoc_sdram_dfi_p1_address>.
    Found 1-bit register for signal <soc_basesoc_sdram_dfi_p1_cas_n>.
    Found 1-bit register for signal <soc_basesoc_sdram_dfi_p1_ras_n>.
    Found 1-bit register for signal <soc_basesoc_sdram_dfi_p1_we_n>.
    Found 1-bit register for signal <soc_basesoc_sdram_dfi_p1_rddata_en>.
    Found 1-bit register for signal <soc_basesoc_sdram_dfi_p1_wrdata_en>.
    Found 2-bit register for signal <soc_basesoc_sdram_twtrcon_count>.
    Found 1-bit register for signal <soc_basesoc_sdram_twtrcon_ready>.
    Found 3-bit register for signal <vns_multiplexer_state>.
    Found 1-bit register for signal <soc_basesoc_sdram_bandwidth_cmd_valid>.
    Found 1-bit register for signal <soc_basesoc_sdram_bandwidth_cmd_ready>.
    Found 1-bit register for signal <soc_basesoc_sdram_bandwidth_cmd_is_read>.
    Found 1-bit register for signal <soc_basesoc_sdram_bandwidth_cmd_is_write>.
    Found 24-bit register for signal <soc_basesoc_sdram_bandwidth_counter>.
    Found 1-bit register for signal <soc_basesoc_sdram_bandwidth_period>.
    Found 24-bit register for signal <soc_basesoc_sdram_bandwidth_nreads_r>.
    Found 24-bit register for signal <soc_basesoc_sdram_bandwidth_nwrites_r>.
    Found 24-bit register for signal <soc_basesoc_sdram_bandwidth_nreads>.
    Found 24-bit register for signal <soc_basesoc_sdram_bandwidth_nwrites>.
    Found 24-bit register for signal <soc_basesoc_sdram_bandwidth_nreads_status>.
    Found 24-bit register for signal <soc_basesoc_sdram_bandwidth_nwrites_status>.
    Found 1-bit register for signal <vns_new_master_wdata_ready>.
    Found 1-bit register for signal <vns_new_master_rdata_valid0>.
    Found 1-bit register for signal <vns_new_master_rdata_valid1>.
    Found 1-bit register for signal <vns_new_master_rdata_valid2>.
    Found 1-bit register for signal <vns_new_master_rdata_valid3>.
    Found 1-bit register for signal <vns_new_master_rdata_valid4>.
    Found 1-bit register for signal <vns_new_master_rdata_valid5>.
    Found 1-bit register for signal <soc_basesoc_adr_offset_r>.
    Found 3-bit register for signal <vns_cache_state>.
    Found 2-bit register for signal <vns_litedramwishbone2native_state>.
    Found 1-bit register for signal <vns_basesoc_grant>.
    Found 4-bit register for signal <vns_basesoc_slave_sel_r>.
    Found 20-bit register for signal <vns_basesoc_count>.
    Found 8-bit register for signal <vns_basesoc_interface0_bank_bus_dat_r>.
    Found 8-bit register for signal <soc_leds_storage_full>.
    Found 5-bit register for signal <soc_eventmanager_storage_full>.
    Found 8-bit register for signal <vns_basesoc_interface1_bank_bus_dat_r>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<31>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<30>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<29>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<28>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<27>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<26>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<25>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<24>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<23>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<22>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<21>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<20>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<19>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<18>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<17>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<16>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<15>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<14>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<13>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<12>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<11>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<10>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<9>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<8>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<7>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<6>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<5>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<4>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<3>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<2>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<1>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<0>>.
    Found 1-bit register for signal <vns_basesoc_sel_r>.
    Found 8-bit register for signal <vns_basesoc_interface2_bank_bus_dat_r>.
    Found 8-bit register for signal <vns_basesoc_interface3_bank_bus_dat_r>.
    Found 4-bit register for signal <soc_basesoc_sdram_storage_full>.
    Found 6-bit register for signal <soc_basesoc_sdram_phaseinjector0_command_storage_full>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_address_storage_full<12>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_address_storage_full<11>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_address_storage_full<10>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_address_storage_full<9>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_address_storage_full<8>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_address_storage_full<7>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_address_storage_full<6>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_address_storage_full<5>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_address_storage_full<4>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_address_storage_full<3>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_address_storage_full<2>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_address_storage_full<1>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_address_storage_full<0>>.
    Found 2-bit register for signal <soc_basesoc_sdram_phaseinjector0_baddress_storage_full>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<31>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<30>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<29>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<28>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<27>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<26>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<25>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<24>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<23>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<22>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<21>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<20>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<19>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<18>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<17>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<16>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<15>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<14>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<13>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<12>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<11>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<10>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<9>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<8>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<7>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<6>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<5>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<4>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<3>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<2>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<1>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<0>>.
    Found 6-bit register for signal <soc_basesoc_sdram_phaseinjector1_command_storage_full>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_address_storage_full<12>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_address_storage_full<11>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_address_storage_full<10>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_address_storage_full<9>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_address_storage_full<8>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_address_storage_full<7>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_address_storage_full<6>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_address_storage_full<5>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_address_storage_full<4>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_address_storage_full<3>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_address_storage_full<2>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_address_storage_full<1>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_address_storage_full<0>>.
    Found 2-bit register for signal <soc_basesoc_sdram_phaseinjector1_baddress_storage_full>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<31>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<30>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<29>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<28>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<27>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<26>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<25>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<24>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<23>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<22>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<21>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<20>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<19>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<18>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<17>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<16>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<15>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<14>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<13>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<12>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<11>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<10>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<9>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<8>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<7>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<6>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<5>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<4>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<3>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<2>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<1>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<0>>.
    Found 8-bit register for signal <vns_basesoc_interface4_bank_bus_dat_r>.
    Found 4-bit register for signal <soc_spiflash_bitbang_storage_full>.
    Found 1-bit register for signal <soc_spiflash_bitbang_en_storage_full>.
    Found 8-bit register for signal <vns_basesoc_interface5_bank_bus_dat_r>.
    Found 1-bit register for signal <soc_basesoc_timer0_load_storage_full<31>>.
    Found 1-bit register for signal <soc_basesoc_timer0_load_storage_full<30>>.
    Found 1-bit register for signal <soc_basesoc_timer0_load_storage_full<29>>.
    Found 1-bit register for signal <soc_basesoc_timer0_load_storage_full<28>>.
    Found 1-bit register for signal <soc_basesoc_timer0_load_storage_full<27>>.
    Found 1-bit register for signal <soc_basesoc_timer0_load_storage_full<26>>.
    Found 1-bit register for signal <soc_basesoc_timer0_load_storage_full<25>>.
    Found 1-bit register for signal <soc_basesoc_timer0_load_storage_full<24>>.
    Found 1-bit register for signal <soc_basesoc_timer0_load_storage_full<23>>.
    Found 1-bit register for signal <soc_basesoc_timer0_load_storage_full<22>>.
    Found 1-bit register for signal <soc_basesoc_timer0_load_storage_full<21>>.
    Found 1-bit register for signal <soc_basesoc_timer0_load_storage_full<20>>.
    Found 1-bit register for signal <soc_basesoc_timer0_load_storage_full<19>>.
    Found 1-bit register for signal <soc_basesoc_timer0_load_storage_full<18>>.
    Found 1-bit register for signal <soc_basesoc_timer0_load_storage_full<17>>.
    Found 1-bit register for signal <soc_basesoc_timer0_load_storage_full<16>>.
    Found 1-bit register for signal <soc_basesoc_timer0_load_storage_full<15>>.
    Found 1-bit register for signal <soc_basesoc_timer0_load_storage_full<14>>.
    Found 1-bit register for signal <soc_basesoc_timer0_load_storage_full<13>>.
    Found 1-bit register for signal <soc_basesoc_timer0_load_storage_full<12>>.
    Found 1-bit register for signal <soc_basesoc_timer0_load_storage_full<11>>.
    Found 1-bit register for signal <soc_basesoc_timer0_load_storage_full<10>>.
    Found 1-bit register for signal <soc_basesoc_timer0_load_storage_full<9>>.
    Found 1-bit register for signal <soc_basesoc_timer0_load_storage_full<8>>.
    Found 1-bit register for signal <soc_basesoc_timer0_load_storage_full<7>>.
    Found 1-bit register for signal <soc_basesoc_timer0_load_storage_full<6>>.
    Found 1-bit register for signal <soc_basesoc_timer0_load_storage_full<5>>.
    Found 1-bit register for signal <soc_basesoc_timer0_load_storage_full<4>>.
    Found 1-bit register for signal <soc_basesoc_timer0_load_storage_full<3>>.
    Found 1-bit register for signal <soc_basesoc_timer0_load_storage_full<2>>.
    Found 1-bit register for signal <soc_basesoc_timer0_load_storage_full<1>>.
    Found 1-bit register for signal <soc_basesoc_timer0_load_storage_full<0>>.
    Found 1-bit register for signal <soc_basesoc_timer0_reload_storage_full<31>>.
    Found 1-bit register for signal <soc_basesoc_timer0_reload_storage_full<30>>.
    Found 1-bit register for signal <soc_basesoc_timer0_reload_storage_full<29>>.
    Found 1-bit register for signal <soc_basesoc_timer0_reload_storage_full<28>>.
    Found 1-bit register for signal <soc_basesoc_timer0_reload_storage_full<27>>.
    Found 1-bit register for signal <soc_basesoc_timer0_reload_storage_full<26>>.
    Found 1-bit register for signal <soc_basesoc_timer0_reload_storage_full<25>>.
    Found 1-bit register for signal <soc_basesoc_timer0_reload_storage_full<24>>.
    Found 1-bit register for signal <soc_basesoc_timer0_reload_storage_full<23>>.
    Found 1-bit register for signal <soc_basesoc_timer0_reload_storage_full<22>>.
    Found 1-bit register for signal <soc_basesoc_timer0_reload_storage_full<21>>.
    Found 1-bit register for signal <soc_basesoc_timer0_reload_storage_full<20>>.
    Found 1-bit register for signal <soc_basesoc_timer0_reload_storage_full<19>>.
    Found 1-bit register for signal <soc_basesoc_timer0_reload_storage_full<18>>.
    Found 1-bit register for signal <soc_basesoc_timer0_reload_storage_full<17>>.
    Found 1-bit register for signal <soc_basesoc_timer0_reload_storage_full<16>>.
    Found 1-bit register for signal <soc_basesoc_timer0_reload_storage_full<15>>.
    Found 1-bit register for signal <soc_basesoc_timer0_reload_storage_full<14>>.
    Found 1-bit register for signal <soc_basesoc_timer0_reload_storage_full<13>>.
    Found 1-bit register for signal <soc_basesoc_timer0_reload_storage_full<12>>.
    Found 1-bit register for signal <soc_basesoc_timer0_reload_storage_full<11>>.
    Found 1-bit register for signal <soc_basesoc_timer0_reload_storage_full<10>>.
    Found 1-bit register for signal <soc_basesoc_timer0_reload_storage_full<9>>.
    Found 1-bit register for signal <soc_basesoc_timer0_reload_storage_full<8>>.
    Found 1-bit register for signal <soc_basesoc_timer0_reload_storage_full<7>>.
    Found 1-bit register for signal <soc_basesoc_timer0_reload_storage_full<6>>.
    Found 1-bit register for signal <soc_basesoc_timer0_reload_storage_full<5>>.
    Found 1-bit register for signal <soc_basesoc_timer0_reload_storage_full<4>>.
    Found 1-bit register for signal <soc_basesoc_timer0_reload_storage_full<3>>.
    Found 1-bit register for signal <soc_basesoc_timer0_reload_storage_full<2>>.
    Found 1-bit register for signal <soc_basesoc_timer0_reload_storage_full<1>>.
    Found 1-bit register for signal <soc_basesoc_timer0_reload_storage_full<0>>.
    Found 1-bit register for signal <soc_basesoc_timer0_en_storage_full>.
    Found 1-bit register for signal <soc_basesoc_timer0_eventmanager_storage_full>.
    Found 8-bit register for signal <vns_basesoc_interface6_bank_bus_dat_r>.
    Found 2-bit register for signal <soc_basesoc_uart_eventmanager_storage_full>.
    Found 8-bit register for signal <vns_basesoc_interface7_bank_bus_dat_r>.
    Found 1-bit register for signal <soc_basesoc_uart_phy_storage_full<31>>.
    Found 1-bit register for signal <soc_basesoc_uart_phy_storage_full<30>>.
    Found 1-bit register for signal <soc_basesoc_uart_phy_storage_full<29>>.
    Found 1-bit register for signal <soc_basesoc_uart_phy_storage_full<28>>.
    Found 1-bit register for signal <soc_basesoc_uart_phy_storage_full<27>>.
    Found 1-bit register for signal <soc_basesoc_uart_phy_storage_full<26>>.
    Found 1-bit register for signal <soc_basesoc_uart_phy_storage_full<25>>.
    Found 1-bit register for signal <soc_basesoc_uart_phy_storage_full<24>>.
    Found 1-bit register for signal <soc_basesoc_uart_phy_storage_full<23>>.
    Found 1-bit register for signal <soc_basesoc_uart_phy_storage_full<22>>.
    Found 1-bit register for signal <soc_basesoc_uart_phy_storage_full<21>>.
    Found 1-bit register for signal <soc_basesoc_uart_phy_storage_full<20>>.
    Found 1-bit register for signal <soc_basesoc_uart_phy_storage_full<19>>.
    Found 1-bit register for signal <soc_basesoc_uart_phy_storage_full<18>>.
    Found 1-bit register for signal <soc_basesoc_uart_phy_storage_full<17>>.
    Found 1-bit register for signal <soc_basesoc_uart_phy_storage_full<16>>.
    Found 1-bit register for signal <soc_basesoc_uart_phy_storage_full<15>>.
    Found 1-bit register for signal <soc_basesoc_uart_phy_storage_full<14>>.
    Found 1-bit register for signal <soc_basesoc_uart_phy_storage_full<13>>.
    Found 1-bit register for signal <soc_basesoc_uart_phy_storage_full<12>>.
    Found 1-bit register for signal <soc_basesoc_uart_phy_storage_full<11>>.
    Found 1-bit register for signal <soc_basesoc_uart_phy_storage_full<10>>.
    Found 1-bit register for signal <soc_basesoc_uart_phy_storage_full<9>>.
    Found 1-bit register for signal <soc_basesoc_uart_phy_storage_full<8>>.
    Found 1-bit register for signal <soc_basesoc_uart_phy_storage_full<7>>.
    Found 1-bit register for signal <soc_basesoc_uart_phy_storage_full<6>>.
    Found 1-bit register for signal <soc_basesoc_uart_phy_storage_full<5>>.
    Found 1-bit register for signal <soc_basesoc_uart_phy_storage_full<4>>.
    Found 1-bit register for signal <soc_basesoc_uart_phy_storage_full<3>>.
    Found 1-bit register for signal <soc_basesoc_uart_phy_storage_full<2>>.
    Found 1-bit register for signal <soc_basesoc_uart_phy_storage_full<1>>.
    Found 1-bit register for signal <soc_basesoc_uart_phy_storage_full<0>>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl0_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl0_regs1>.
    Found 8-bit register for signal <vns_xilinxmultiregimpl1_regs0>.
    Found 8-bit register for signal <vns_xilinxmultiregimpl1_regs1>.
    Found 12-bit register for signal <memadr>.
    Found 10-bit register for signal <memdat_1>.
    Found 10-bit register for signal <memdat_3>.
    Found 3-bit register for signal <memadr_1>.
    Found 10-bit register for signal <memadr_2>.
    Found 11-bit register for signal <soc_crg_por>.
    Found finite state machine <FSM_0> for signal <vns_refresher_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <vns_bankmachine0_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 18                                             |
    | Inputs             | 7                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <vns_bankmachine1_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 18                                             |
    | Inputs             | 7                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <vns_bankmachine2_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 18                                             |
    | Inputs             | 7                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <vns_bankmachine3_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 18                                             |
    | Inputs             | 7                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_5> for signal <soc_basesoc_sdram_choose_cmd_grant>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 164                                            |
    | Inputs             | 13                                             |
    | Outputs            | 8                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_6> for signal <soc_basesoc_sdram_choose_req_grant>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 164                                            |
    | Inputs             | 13                                             |
    | Outputs            | 8                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_8> for signal <vns_cache_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 12                                             |
    | Inputs             | 7                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_9> for signal <vns_litedramwishbone2native_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 11                                             |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_7> for signal <vns_multiplexer_state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 34                                             |
    | Inputs             | 10                                             |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 11-bit subtractor for signal <soc_crg_por[10]_GND_1_o_sub_1024_OUT> created at line 4791.
    Found 5-bit subtractor for signal <soc_basesoc_uart_tx_fifo_level0[4]_GND_1_o_sub_1085_OUT> created at line 4986.
    Found 5-bit subtractor for signal <soc_basesoc_uart_rx_fifo_level0[4]_GND_1_o_sub_1094_OUT> created at line 5008.
    Found 32-bit subtractor for signal <soc_basesoc_timer0_value[31]_GND_1_o_sub_1098_OUT> created at line 5029.
    Found 20-bit subtractor for signal <soc_waittimer0_count[19]_GND_1_o_sub_1107_OUT> created at line 5087.
    Found 20-bit subtractor for signal <soc_waittimer1_count[19]_GND_1_o_sub_1110_OUT> created at line 5094.
    Found 20-bit subtractor for signal <soc_waittimer2_count[19]_GND_1_o_sub_1113_OUT> created at line 5101.
    Found 20-bit subtractor for signal <soc_waittimer3_count[19]_GND_1_o_sub_1116_OUT> created at line 5108.
    Found 20-bit subtractor for signal <soc_waittimer4_count[19]_GND_1_o_sub_1119_OUT> created at line 5115.
    Found 10-bit subtractor for signal <soc_basesoc_sdram_timer_count[9]_GND_1_o_sub_1147_OUT> created at line 5185.
    Found 4-bit subtractor for signal <soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]_GND_1_o_sub_1168_OUT> created at line 5243.
    Found 3-bit subtractor for signal <soc_basesoc_sdram_bankmachine0_twtpcon_count[2]_GND_1_o_sub_1172_OUT> created at line 5266.
    Found 4-bit subtractor for signal <soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]_GND_1_o_sub_1184_OUT> created at line 5293.
    Found 3-bit subtractor for signal <soc_basesoc_sdram_bankmachine1_twtpcon_count[2]_GND_1_o_sub_1188_OUT> created at line 5316.
    Found 4-bit subtractor for signal <soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]_GND_1_o_sub_1200_OUT> created at line 5343.
    Found 3-bit subtractor for signal <soc_basesoc_sdram_bankmachine2_twtpcon_count[2]_GND_1_o_sub_1204_OUT> created at line 5366.
    Found 4-bit subtractor for signal <soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]_GND_1_o_sub_1216_OUT> created at line 5393.
    Found 3-bit subtractor for signal <soc_basesoc_sdram_bankmachine3_twtpcon_count[2]_GND_1_o_sub_1220_OUT> created at line 5416.
    Found 5-bit subtractor for signal <soc_basesoc_sdram_time0[4]_GND_1_o_sub_1224_OUT> created at line 5427.
    Found 4-bit subtractor for signal <soc_basesoc_sdram_time1[3]_GND_1_o_sub_1227_OUT> created at line 5434.
    Found 2-bit subtractor for signal <soc_basesoc_sdram_twtrcon_count[1]_GND_1_o_sub_1260_OUT> created at line 5589.
    Found 20-bit subtractor for signal <vns_basesoc_count[19]_GND_1_o_sub_1301_OUT> created at line 5673.
    Found 1-bit adder for signal <soc_ddrphy_phase_sel_PWR_1_o_add_1029_OUT<0>> created at line 4802.
    Found 1-bit adder for signal <soc_ddrphy_phase_half_PWR_1_o_add_1030_OUT<0>> created at line 4804.
    Found 32-bit adder for signal <soc_basesoc_ctrl_bus_errors[31]_GND_1_o_add_1040_OUT> created at line 4866.
    Found 2-bit adder for signal <soc_basesoc_counter[1]_GND_1_o_add_1047_OUT> created at line 4887.
    Found 4-bit adder for signal <soc_basesoc_uart_phy_tx_bitcount[3]_GND_1_o_add_1050_OUT> created at line 4901.
    Found 33-bit adder for signal <n3835> created at line 4917.
    Found 4-bit adder for signal <soc_basesoc_uart_phy_rx_bitcount[3]_GND_1_o_add_1062_OUT> created at line 4930.
    Found 33-bit adder for signal <n3840> created at line 4949.
    Found 4-bit adder for signal <soc_basesoc_uart_tx_fifo_produce[3]_GND_1_o_add_1078_OUT> created at line 4975.
    Found 4-bit adder for signal <soc_basesoc_uart_tx_fifo_consume[3]_GND_1_o_add_1080_OUT> created at line 4978.
    Found 5-bit adder for signal <soc_basesoc_uart_tx_fifo_level0[4]_GND_1_o_add_1082_OUT> created at line 4982.
    Found 4-bit adder for signal <soc_basesoc_uart_rx_fifo_produce[3]_GND_1_o_add_1087_OUT> created at line 4997.
    Found 4-bit adder for signal <soc_basesoc_uart_rx_fifo_consume[3]_GND_1_o_add_1089_OUT> created at line 5000.
    Found 5-bit adder for signal <soc_basesoc_uart_rx_fifo_level0[4]_GND_1_o_add_1091_OUT> created at line 5004.
    Found 7-bit adder for signal <soc_dna_cnt[6]_GND_1_o_add_1102_OUT> created at line 5045.
    Found 2-bit adder for signal <soc_spiflash_i[1]_GND_1_o_add_1123_OUT> created at line 5129.
    Found 9-bit adder for signal <soc_spiflash_counter[8]_GND_1_o_add_1135_OUT> created at line 5153.
    Found 4-bit adder for signal <soc_ddrphy_bitslip_cnt[3]_GND_1_o_add_1141_OUT> created at line 5164.
    Found 4-bit adder for signal <soc_basesoc_sdram_generator_counter[3]_GND_1_o_add_1155_OUT> created at line 5215.
    Found 3-bit adder for signal <soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]_GND_1_o_add_1161_OUT> created at line 5232.
    Found 3-bit adder for signal <soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]_GND_1_o_add_1163_OUT> created at line 5235.
    Found 4-bit adder for signal <soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]_GND_1_o_add_1165_OUT> created at line 5239.
    Found 3-bit adder for signal <soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]_GND_1_o_add_1177_OUT> created at line 5282.
    Found 3-bit adder for signal <soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]_GND_1_o_add_1179_OUT> created at line 5285.
    Found 4-bit adder for signal <soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]_GND_1_o_add_1181_OUT> created at line 5289.
    Found 3-bit adder for signal <soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]_GND_1_o_add_1193_OUT> created at line 5332.
    Found 3-bit adder for signal <soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]_GND_1_o_add_1195_OUT> created at line 5335.
    Found 4-bit adder for signal <soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]_GND_1_o_add_1197_OUT> created at line 5339.
    Found 3-bit adder for signal <soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]_GND_1_o_add_1209_OUT> created at line 5382.
    Found 3-bit adder for signal <soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]_GND_1_o_add_1211_OUT> created at line 5385.
    Found 4-bit adder for signal <soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]_GND_1_o_add_1213_OUT> created at line 5389.
    Found 25-bit adder for signal <n3890> created at line 5600.
    Found 24-bit adder for signal <soc_basesoc_sdram_bandwidth_nreads[23]_GND_1_o_add_1264_OUT> created at line 5609.
    Found 24-bit adder for signal <soc_basesoc_sdram_bandwidth_nwrites[23]_GND_1_o_add_1266_OUT> created at line 5612.
    Found 1-bit 3-to-1 multiplexer for signal <soc_basesoc_ack> created at line 3313.
    Found 1-bit 4-to-1 multiplexer for signal <vns_rhs_array_muxed0> created at line 3927.
    Found 13-bit 4-to-1 multiplexer for signal <vns_rhs_array_muxed1> created at line 3944.
    Found 1-bit 4-to-1 multiplexer for signal <vns_rhs_array_muxed3> created at line 3978.
    Found 1-bit 4-to-1 multiplexer for signal <vns_rhs_array_muxed4> created at line 3995.
    Found 1-bit 4-to-1 multiplexer for signal <vns_t_array_muxed0> created at line 4029.
    Found 1-bit 4-to-1 multiplexer for signal <vns_t_array_muxed1> created at line 4046.
    Found 1-bit 4-to-1 multiplexer for signal <vns_t_array_muxed2> created at line 4063.
    Found 1-bit 4-to-1 multiplexer for signal <vns_rhs_array_muxed6> created at line 4080.
    Found 13-bit 4-to-1 multiplexer for signal <vns_rhs_array_muxed7> created at line 4097.
    Found 1-bit 4-to-1 multiplexer for signal <vns_rhs_array_muxed9> created at line 4131.
    Found 1-bit 4-to-1 multiplexer for signal <vns_rhs_array_muxed10> created at line 4148.
    Found 1-bit 4-to-1 multiplexer for signal <vns_t_array_muxed3> created at line 4182.
    Found 1-bit 4-to-1 multiplexer for signal <vns_t_array_muxed4> created at line 4199.
    Found 1-bit 4-to-1 multiplexer for signal <vns_t_array_muxed5> created at line 4216.
    Found 2-bit 4-to-1 multiplexer for signal <vns_array_muxed6> created at line 4547.
    Found 13-bit 4-to-1 multiplexer for signal <vns_array_muxed7> created at line 4564.
    Found 1-bit 4-to-1 multiplexer for signal <vns_array_muxed8> created at line 4581.
    Found 1-bit 4-to-1 multiplexer for signal <vns_array_muxed9> created at line 4598.
    Found 1-bit 4-to-1 multiplexer for signal <vns_array_muxed10> created at line 4615.
    Found 1-bit 4-to-1 multiplexer for signal <vns_array_muxed11> created at line 4632.
    Found 1-bit 4-to-1 multiplexer for signal <vns_array_muxed12> created at line 4649.
    Found 2-bit 4-to-1 multiplexer for signal <vns_array_muxed13> created at line 4666.
    Found 13-bit 4-to-1 multiplexer for signal <vns_array_muxed14> created at line 4683.
    Found 1-bit 4-to-1 multiplexer for signal <vns_array_muxed15> created at line 4700.
    Found 1-bit 4-to-1 multiplexer for signal <vns_array_muxed16> created at line 4717.
    Found 1-bit 4-to-1 multiplexer for signal <vns_array_muxed17> created at line 4734.
    Found 1-bit 4-to-1 multiplexer for signal <vns_array_muxed18> created at line 4751.
    Found 1-bit 4-to-1 multiplexer for signal <vns_array_muxed19> created at line 4768.
    Found 8-bit 7-to-1 multiplexer for signal <vns_basesoc_interface0_bank_bus_adr[2]_GND_1_o_wide_mux_1303_OUT> created at line 5680.
    Found 8-bit 12-to-1 multiplexer for signal <vns_basesoc_interface1_bank_bus_adr[3]_GND_1_o_wide_mux_1307_OUT> created at line 5708.
    Found 8-bit 4-to-1 multiplexer for signal <vns_basesoc_interface4_bank_bus_adr[1]_GND_1_o_wide_mux_1318_OUT> created at line 6061.
    Found 8-bit 21-to-1 multiplexer for signal <vns_basesoc_interface5_bank_bus_adr[4]_GND_1_o_wide_mux_1321_OUT> created at line 6083.
    Found 8-bit 7-to-1 multiplexer for signal <vns_basesoc_interface6_bank_bus_adr[2]_GND_1_o_wide_mux_1323_OUT> created at line 6173.
    Found 8-bit 4-to-1 multiplexer for signal <vns_basesoc_interface7_bank_bus_adr[1]_vns_basesoc_csrbank7_tuning_word0_w[7]_wide_mux_1326_OUT> created at line 6200.
    Found 13-bit comparator equal for signal <soc_basesoc_sdram_bankmachine0_row_hit> created at line 2316
    Found 13-bit comparator not equal for signal <n0300> created at line 2332
    Found 13-bit comparator equal for signal <soc_basesoc_sdram_bankmachine1_row_hit> created at line 2478
    Found 13-bit comparator not equal for signal <n0389> created at line 2494
    Found 13-bit comparator equal for signal <soc_basesoc_sdram_bankmachine2_row_hit> created at line 2640
    Found 13-bit comparator not equal for signal <n0473> created at line 2656
    Found 13-bit comparator equal for signal <soc_basesoc_sdram_bankmachine3_row_hit> created at line 2802
    Found 13-bit comparator not equal for signal <n0557> created at line 2818
    Found 1-bit comparator equal for signal <soc_basesoc_sdram_bankmachine0_cmd_payload_is_read_soc_basesoc_sdram_choose_req_want_reads_equal_290_o> created at line 3005
    Found 1-bit comparator equal for signal <soc_basesoc_sdram_bankmachine0_cmd_payload_is_write_soc_basesoc_sdram_choose_req_want_writes_equal_291_o> created at line 3005
    Found 1-bit comparator equal for signal <soc_basesoc_sdram_bankmachine1_cmd_payload_is_read_soc_basesoc_sdram_choose_req_want_reads_equal_292_o> created at line 3006
    Found 1-bit comparator equal for signal <soc_basesoc_sdram_bankmachine1_cmd_payload_is_write_soc_basesoc_sdram_choose_req_want_writes_equal_293_o> created at line 3006
    Found 1-bit comparator equal for signal <soc_basesoc_sdram_bankmachine2_cmd_payload_is_read_soc_basesoc_sdram_choose_req_want_reads_equal_294_o> created at line 3007
    Found 1-bit comparator equal for signal <soc_basesoc_sdram_bankmachine2_cmd_payload_is_write_soc_basesoc_sdram_choose_req_want_writes_equal_295_o> created at line 3007
    Found 1-bit comparator equal for signal <soc_basesoc_sdram_bankmachine3_cmd_payload_is_read_soc_basesoc_sdram_choose_req_want_reads_equal_296_o> created at line 3008
    Found 1-bit comparator equal for signal <soc_basesoc_sdram_bankmachine3_cmd_payload_is_write_soc_basesoc_sdram_choose_req_want_writes_equal_297_o> created at line 3008
    Found 21-bit comparator equal for signal <soc_basesoc_tag_do_tag[20]_GND_1_o_equal_389_o> created at line 3249
    Found 11-bit comparator greater for signal <GND_1_o_soc_crg_por[10]_LessThan_1020_o> created at line 4785
    Found 1-bit comparator equal for signal <soc_ddrphy_phase_half_soc_ddrphy_phase_sys_equal_1029_o> created at line 4799
    Found 7-bit comparator greater for signal <soc_dna_cnt[6]_PWR_1_o_LessThan_1102_o> created at line 5044
    Found 7-bit comparator greater for signal <soc_dna_cnt[6]_GND_1_o_LessThan_1618_o> created at line 6674
    WARNING:Xst:2404 -  FFs/Latches <soc_basesoc_sdram_cmd_payload_ba<1:0>> (without init value) have a constant value of 0 in block <top>.
    Summary:
	inferred  10 RAM(s).
	inferred  50 Adder/Subtractor(s).
	inferred 1598 D-type flip-flop(s).
	inferred  21 Comparator(s).
	inferred 411 Multiplexer(s).
	inferred  10 Finite State Machine(s).
Unit <top> synthesized.

Synthesizing Unit <VexRiscv>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v".
WARNING:Xst:647 - Input <iBusWishbone_ERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dBusWishbone_ERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" line 2410: Output port <io_cpu_fetch_physicalAddress> of the instance <IBusCachedPlugin_cache> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" line 2410: Output port <io_mem_cmd_payload_size> of the instance <IBusCachedPlugin_cache> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" line 2410: Output port <io_flush_rsp> of the instance <IBusCachedPlugin_cache> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" line 2410: Output port <io_cpu_fetch_mmuBus_cmd_bypassTranslation> of the instance <IBusCachedPlugin_cache> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" line 2410: Output port <io_cpu_fetch_mmuBus_end> of the instance <IBusCachedPlugin_cache> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" line 2457: Output port <io_cpu_memory_mmuBus_cmd_bypassTranslation> of the instance <dataCache_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" line 2457: Output port <io_cpu_memory_mmuBus_end> of the instance <dataCache_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" line 2457: Output port <io_mem_cmd_payload_last> of the instance <dataCache_1> is unconnected or connected to loadless signal.
    Found 32-bit register for signal <_zz_236>.
    Found 2-bit register for signal <_zz_108>.
    Found 32-bit register for signal <IBusCachedPlugin_fetchPc_pcReg>.
    Found 1-bit register for signal <IBusCachedPlugin_fetchPc_inc>.
    Found 1-bit register for signal <_zz_115>.
    Found 1-bit register for signal <_zz_117>.
    Found 1-bit register for signal <_zz_122>.
    Found 1-bit register for signal <IBusCachedPlugin_injector_nextPcCalc_valids_0>.
    Found 1-bit register for signal <IBusCachedPlugin_injector_nextPcCalc_valids_1>.
    Found 1-bit register for signal <IBusCachedPlugin_injector_nextPcCalc_valids_2>.
    Found 1-bit register for signal <IBusCachedPlugin_injector_nextPcCalc_valids_3>.
    Found 1-bit register for signal <IBusCachedPlugin_injector_nextPcCalc_valids_4>.
    Found 1-bit register for signal <IBusCachedPlugin_injector_decodeRemoved>.
    Found 1-bit register for signal <_zz_156>.
    Found 1-bit register for signal <_zz_168>.
    Found 1-bit register for signal <CsrPlugin_mstatus_MIE>.
    Found 1-bit register for signal <CsrPlugin_mstatus_MPIE>.
    Found 2-bit register for signal <CsrPlugin_mstatus_MPP>.
    Found 1-bit register for signal <CsrPlugin_mip_MEIP>.
    Found 1-bit register for signal <CsrPlugin_mip_MSIP>.
    Found 1-bit register for signal <CsrPlugin_mie_MEIE>.
    Found 1-bit register for signal <CsrPlugin_mie_MTIE>.
    Found 1-bit register for signal <CsrPlugin_mie_MSIE>.
    Found 1-bit register for signal <CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode>.
    Found 1-bit register for signal <CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute>.
    Found 1-bit register for signal <CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory>.
    Found 1-bit register for signal <CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack>.
    Found 6-bit register for signal <memory_DivPlugin_div_counter_value>.
    Found 32-bit register for signal <_zz_196>.
    Found 1-bit register for signal <execute_arbitration_isValid>.
    Found 1-bit register for signal <memory_arbitration_isValid>.
    Found 1-bit register for signal <writeBack_arbitration_isValid>.
    Found 32-bit register for signal <memory_to_writeBack_REGFILE_WRITE_DATA>.
    Found 32-bit register for signal <memory_to_writeBack_INSTRUCTION>.
    Found 3-bit register for signal <_zz_199>.
    Found 1-bit register for signal <_zz_200>.
    Found 3-bit register for signal <_zz_202>.
    Found 1-bit register for signal <_zz_208>.
    Found 32-bit register for signal <_zz_118>.
    Found 32-bit register for signal <_zz_241>.
    Found 5-bit register for signal <_zz_169>.
    Found 32-bit register for signal <_zz_170>.
    Found 4-bit register for signal <CsrPlugin_exceptionPortCtrl_exceptionContext_code>.
    Found 32-bit register for signal <CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr>.
    Found 32-bit register for signal <CsrPlugin_mepc>.
    Found 1-bit register for signal <CsrPlugin_mcause_interrupt>.
    Found 4-bit register for signal <CsrPlugin_mcause_exceptionCode>.
    Found 1-bit register for signal <_zz_188>.
    Found 32-bit register for signal <CsrPlugin_mbadaddr>.
    Found 1-bit register for signal <execute_CsrPlugin_readDataRegValid>.
    Found 1-bit register for signal <memory_DivPlugin_rs1<32>>.
    Found 1-bit register for signal <memory_DivPlugin_rs1<31>>.
    Found 1-bit register for signal <_zz_357<31>>.
    Found 1-bit register for signal <_zz_357<30>>.
    Found 1-bit register for signal <_zz_357<29>>.
    Found 1-bit register for signal <_zz_357<28>>.
    Found 1-bit register for signal <_zz_357<27>>.
    Found 1-bit register for signal <_zz_357<26>>.
    Found 1-bit register for signal <_zz_357<25>>.
    Found 1-bit register for signal <_zz_357<24>>.
    Found 1-bit register for signal <_zz_357<23>>.
    Found 1-bit register for signal <_zz_357<22>>.
    Found 1-bit register for signal <_zz_357<21>>.
    Found 1-bit register for signal <_zz_357<20>>.
    Found 1-bit register for signal <_zz_357<19>>.
    Found 1-bit register for signal <_zz_357<18>>.
    Found 1-bit register for signal <_zz_357<17>>.
    Found 1-bit register for signal <_zz_357<16>>.
    Found 1-bit register for signal <_zz_357<15>>.
    Found 1-bit register for signal <_zz_357<14>>.
    Found 1-bit register for signal <_zz_357<13>>.
    Found 1-bit register for signal <_zz_357<12>>.
    Found 1-bit register for signal <_zz_357<11>>.
    Found 1-bit register for signal <_zz_357<10>>.
    Found 1-bit register for signal <_zz_357<9>>.
    Found 1-bit register for signal <_zz_357<8>>.
    Found 1-bit register for signal <_zz_357<7>>.
    Found 1-bit register for signal <_zz_357<6>>.
    Found 1-bit register for signal <_zz_357<5>>.
    Found 1-bit register for signal <_zz_357<4>>.
    Found 1-bit register for signal <_zz_357<3>>.
    Found 1-bit register for signal <_zz_357<2>>.
    Found 1-bit register for signal <_zz_357<1>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<31>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<30>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<29>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<28>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<27>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<26>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<25>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<24>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<23>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<22>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<21>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<20>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<19>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<18>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<17>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<16>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<15>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<14>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<13>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<12>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<11>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<10>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<9>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<8>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<7>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<6>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<5>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<4>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<3>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<2>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<1>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<0>>.
    Found 32-bit register for signal <memory_DivPlugin_div_result>.
    Found 32-bit register for signal <memory_DivPlugin_rs2>.
    Found 1-bit register for signal <memory_DivPlugin_div_needRevert>.
    Found 32-bit register for signal <_zz_197>.
    Found 1-bit register for signal <decode_to_execute_IS_RS1_SIGNED>.
    Found 1-bit register for signal <execute_to_memory_BRANCH_DO>.
    Found 2-bit register for signal <decode_to_execute_SHIFT_CTRL>.
    Found 2-bit register for signal <execute_to_memory_SHIFT_CTRL>.
    Found 34-bit register for signal <execute_to_memory_MUL_LH>.
    Found 2-bit register for signal <decode_to_execute_ALU_BITWISE_CTRL>.
    Found 1-bit register for signal <decode_to_execute_BYPASSABLE_MEMORY_STAGE>.
    Found 1-bit register for signal <execute_to_memory_BYPASSABLE_MEMORY_STAGE>.
    Found 1-bit register for signal <decode_to_execute_IS_RS2_SIGNED>.
    Found 1-bit register for signal <decode_to_execute_SRC_USE_SUB_LESS>.
    Found 32-bit register for signal <decode_to_execute_INSTRUCTION>.
    Found 32-bit register for signal <execute_to_memory_INSTRUCTION>.
    Found 34-bit register for signal <execute_to_memory_MUL_HH>.
    Found 34-bit register for signal <memory_to_writeBack_MUL_HH>.
    Found 32-bit register for signal <execute_to_memory_MUL_LL>.
    Found 2-bit register for signal <decode_to_execute_ENV_CTRL>.
    Found 2-bit register for signal <decode_to_execute_BRANCH_CTRL>.
    Found 1-bit register for signal <decode_to_execute_FLUSH_ALL>.
    Found 1-bit register for signal <execute_to_memory_FLUSH_ALL>.
    Found 1-bit register for signal <decode_to_execute_MEMORY_ENABLE>.
    Found 1-bit register for signal <execute_to_memory_MEMORY_ENABLE>.
    Found 1-bit register for signal <memory_to_writeBack_MEMORY_ENABLE>.
    Found 1-bit register for signal <decode_to_execute_REGFILE_WRITE_VALID>.
    Found 1-bit register for signal <execute_to_memory_REGFILE_WRITE_VALID>.
    Found 1-bit register for signal <memory_to_writeBack_REGFILE_WRITE_VALID>.
    Found 52-bit register for signal <memory_to_writeBack_MUL_LOW>.
    Found 1-bit register for signal <decode_to_execute_MEMORY_WR>.
    Found 1-bit register for signal <execute_to_memory_MEMORY_WR>.
    Found 1-bit register for signal <memory_to_writeBack_MEMORY_WR>.
    Found 32-bit register for signal <decode_to_execute_PC>.
    Found 32-bit register for signal <execute_to_memory_PC>.
    Found 32-bit register for signal <memory_to_writeBack_PC>.
    Found 1-bit register for signal <decode_to_execute_SRC_LESS_UNSIGNED>.
    Found 1-bit register for signal <decode_to_execute_IS_CSR>.
    Found 32-bit register for signal <decode_to_execute_RS2>.
    Found 1-bit register for signal <decode_to_execute_IS_DIV>.
    Found 1-bit register for signal <execute_to_memory_IS_DIV>.
    Found 34-bit register for signal <execute_to_memory_MUL_HL>.
    Found 1-bit register for signal <decode_to_execute_BYPASSABLE_EXECUTE_STAGE>.
    Found 32-bit register for signal <execute_to_memory_BRANCH_CALC>.
    Found 1-bit register for signal <decode_to_execute_PREDICTION_HAD_BRANCHED2>.
    Found 1-bit register for signal <decode_to_execute_IS_MUL>.
    Found 1-bit register for signal <execute_to_memory_IS_MUL>.
    Found 1-bit register for signal <memory_to_writeBack_IS_MUL>.
    Found 1-bit register for signal <decode_to_execute_MEMORY_MANAGMENT>.
    Found 32-bit register for signal <execute_to_memory_REGFILE_WRITE_DATA>.
    Found 1-bit register for signal <decode_to_execute_CSR_WRITE_OPCODE>.
    Found 2-bit register for signal <execute_to_memory_MEMORY_ADDRESS_LOW>.
    Found 2-bit register for signal <memory_to_writeBack_MEMORY_ADDRESS_LOW>.
    Found 2-bit register for signal <decode_to_execute_SRC2_CTRL>.
    Found 2-bit register for signal <decode_to_execute_ALU_CTRL>.
    Found 32-bit register for signal <execute_to_memory_SHIFT_RIGHT>.
    Found 2-bit register for signal <decode_to_execute_SRC1_CTRL>.
    Found 32-bit register for signal <decode_to_execute_RS1>.
    Found 32-bit register for signal <CsrPlugin_mtvec>.
    Found 32-bit register for signal <_zz_201>.
    Found 32-bit register for signal <_zz_209>.
    Found 32-bit register for signal <_zz_235>.
    Found 4-bit subtractor for signal <_zz_291> created at line 2134.
    Found 2-bit subtractor for signal <_zz_336> created at line 2179.
    Found 33-bit subtractor for signal <_zz_191> created at line 3802.
    Found 32-bit adder for signal <_zz_320> created at line 2163.
    Found 32-bit adder for signal <_zz_321> created at line 2164.
    Found 33-bit adder for signal <_zz_362> created at line 2205.
    Found 32-bit adder for signal <IBusCachedPlugin_fetchPc_pcReg[31]__zz_293[31]_add_388_OUT> created at line 2942.
    Found 32-bit adder for signal <_zz_93> created at line 3042.
    Found 32-bit adder for signal <execute_BranchPlugin_branchAdder> created at line 3605.
    Found 66-bit adder for signal <writeBack_MulPlugin_result> created at line 3779.
    Found 6-bit adder for signal <memory_DivPlugin_div_counter_value[5]__zz_355[5]_add_611_OUT> created at line 3793.
    Found 3-bit adder for signal <zz_199[2]_GND_15_o_add_686_OUT> created at line 4106.
    Found 3-bit adder for signal <zz_202[2]_GND_15_o_add_689_OUT> created at line 4111.
    Found 33-bit adder for signal <zz_195[32]__zz_366[32]_add_737_OUT> created at line 4178.
    Found 32-bit adder for signal <execute_RS2[31]__zz_368[31]_add_740_OUT> created at line 4179.
    Found 52-bit adder for signal <_n4547> created at line 1617.
    Found 52-bit adder for signal <_zz_23> created at line 1617.
    Found 33-bit shifter arithmetic right for signal <_zz_328> created at line 2171
    Found 16x16-bit multiplier for signal <_zz_27> created at line 3774.
    Found 17x17-bit multiplier for signal <_zz_26> created at line 3775.
    Found 17x17-bit multiplier for signal <_zz_25> created at line 3776.
    Found 17x17-bit multiplier for signal <_zz_24> created at line 3777.
    Found 32x32-bit dual-port RAM <Mram_RegFilePlugin_regFile> for signal <RegFilePlugin_regFile>.
    Found 32-bit 4-to-1 multiplexer for signal <_zz_239> created at line 2510.
    Found 32-bit 3-to-1 multiplexer for signal <memory_SHIFT_CTRL[1]_memory_SHIFT_RIGHT[31]_wide_mux_350_OUT> created at line 2694.
    Found 1-bit 4-to-1 multiplexer for signal <writeBack_DBusCachedPlugin_rspShifted<7>> created at line 3128.
    Found 1-bit 4-to-1 multiplexer for signal <writeBack_DBusCachedPlugin_rspShifted<6>> created at line 3128.
    Found 1-bit 4-to-1 multiplexer for signal <writeBack_DBusCachedPlugin_rspShifted<5>> created at line 3128.
    Found 1-bit 4-to-1 multiplexer for signal <writeBack_DBusCachedPlugin_rspShifted<4>> created at line 3128.
    Found 1-bit 4-to-1 multiplexer for signal <writeBack_DBusCachedPlugin_rspShifted<3>> created at line 3128.
    Found 1-bit 4-to-1 multiplexer for signal <writeBack_DBusCachedPlugin_rspShifted<2>> created at line 3128.
    Found 1-bit 4-to-1 multiplexer for signal <writeBack_DBusCachedPlugin_rspShifted<1>> created at line 3128.
    Found 1-bit 4-to-1 multiplexer for signal <writeBack_DBusCachedPlugin_rspShifted<0>> created at line 3128.
    Found 32-bit 4-to-1 multiplexer for signal <execute_IntAluPlugin_bitwise> created at line 3274.
    Found 32-bit 4-to-1 multiplexer for signal <_zz_163> created at line 3369.
    Found 5-bit comparator equal for signal <zz_169[4]_decode_INSTRUCTION[19]_equal_326_o> created at line 2632
    Found 5-bit comparator equal for signal <zz_169[4]_decode_INSTRUCTION[24]_equal_328_o> created at line 2635
    Found 1-bit comparator equal for signal <execute_SRC1[31]_execute_SRC2[31]_equal_527_o> created at line 3387
    Found 5-bit comparator equal for signal <_zz_172> created at line 3506
    Found 5-bit comparator equal for signal <_zz_173> created at line 3507
    Found 5-bit comparator equal for signal <_zz_174> created at line 3508
    Found 5-bit comparator equal for signal <_zz_175> created at line 3509
    Found 5-bit comparator equal for signal <_zz_176> created at line 3510
    Found 5-bit comparator equal for signal <_zz_177> created at line 3511
    Found 32-bit comparator equal for signal <execute_BranchPlugin_eq> created at line 3513
    Found 1-bit comparator not equal for signal <n1027> created at line 3544
    Found 3-bit comparator equal for signal <_zz_206> created at line 3878
    WARNING:Xst:2404 -  FFs/Latches <CsrPlugin_mip_MTIP<0:0>> (without init value) have a constant value of 0 in block <VexRiscv>.
    Summary:
	inferred   2 RAM(s).
	inferred   4 Multiplier(s).
	inferred  16 Adder/Subtractor(s).
	inferred 1290 D-type flip-flop(s).
	inferred  12 Comparator(s).
	inferred 265 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <VexRiscv> synthesized.

Synthesizing Unit <InstructionCache>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v".
WARNING:Xst:647 - Input <io_cpu_prefetch_pc<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_cpu_prefetch_pc<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_cpu_decode_pc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_cpu_prefetch_isValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_cpu_fetch_mmuBus_rsp_isIoAccess> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_cpu_fetch_mmuBus_rsp_allowRead> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_cpu_fetch_mmuBus_rsp_allowWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_cpu_fetch_mmuBus_rsp_hit> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_cpu_decode_isValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 128x22-bit dual-port RAM <Mram_ways_0_tags> for signal <ways_0_tags>.
    Found 1024x32-bit dual-port RAM <Mram_ways_0_datas> for signal <ways_0_datas>.
    Register <_zz_5> equivalent to <_zz_3> has been removed
    Found 32-bit register for signal <_zz_14>.
    Found 1-bit register for signal <lineLoader_valid>.
    Found 1-bit register for signal <lineLoader_write_tag_0_payload_data_error>.
    Found 8-bit register for signal <lineLoader_flushCounter>.
    Found 1-bit register for signal <lineLoader_flushFromInterface>.
    Found 1-bit register for signal <lineLoader_cmdSent>.
    Found 3-bit register for signal <lineLoader_wordIndex>.
    Found 32-bit register for signal <lineLoader_address>.
    Found 1-bit register for signal <_zz_3>.
    Found 32-bit register for signal <decodeStage_mmuRsp_physicalAddress>.
    Found 1-bit register for signal <decodeStage_mmuRsp_miss>.
    Found 1-bit register for signal <decodeStage_hit_tags_0_valid>.
    Found 1-bit register for signal <decodeStage_hit_tags_0_error>.
    Found 20-bit register for signal <decodeStage_hit_tags_0_address>.
    Found 32-bit register for signal <_zz_12>.
    Found 22-bit register for signal <_zz_13>.
    Found 8-bit adder for signal <lineLoader_flushCounter[7]_GND_16_o_add_35_OUT> created at line 296.
    Found 3-bit adder for signal <lineLoader_wordIndex[2]_GND_16_o_add_39_OUT> created at line 311.
    Found 20-bit comparator equal for signal <decodeStage_hit_tags_0_address[19]_decodeStage_mmuRsp_physicalAddress[31]_equal_29_o> created at line 266
    Summary:
	inferred   2 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred 188 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   7 Multiplexer(s).
Unit <InstructionCache> synthesized.

Synthesizing Unit <DataCache>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v".
WARNING:Xst:647 - Input <io_cpu_memory_mmuBus_rsp_allowExecute> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_cpu_memory_mmuBus_rsp_hit> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 128x22-bit dual-port RAM <Mram_way_tags> for signal <way_tags>.
    Found 1024x8-bit dual-port RAM <Mram_way_data_symbol0> for signal <way_data_symbol0>.
    Found 1024x8-bit dual-port RAM <Mram_way_data_symbol1> for signal <way_data_symbol1>.
    Found 1024x8-bit dual-port RAM <Mram_way_data_symbol2> for signal <way_data_symbol2>.
    Found 1024x8-bit dual-port RAM <Mram_way_data_symbol3> for signal <way_data_symbol3>.
    Found 8x32-bit dual-port RAM <Mram_victim_buffer> for signal <victim_buffer>.
    Found 8-bit register for signal <_zz_61>.
    Found 8-bit register for signal <_zz_62>.
    Found 8-bit register for signal <_zz_63>.
    Found 8-bit register for signal <_zz_64>.
    Found 32-bit register for signal <_zz_44>.
    Found 7-bit register for signal <way_tagReadRspOneAddress>.
    Found 1-bit register for signal <_zz_6>.
    Found 7-bit register for signal <_zz_7>.
    Found 1-bit register for signal <_zz_8>.
    Found 1-bit register for signal <_zz_9>.
    Found 20-bit register for signal <_zz_10>.
    Found 10-bit register for signal <way_dataReadRspOneAddress>.
    Found 1-bit register for signal <_zz_14>.
    Found 10-bit register for signal <_zz_15>.
    Found 1-bit register for signal <_zz_17<3>>.
    Found 1-bit register for signal <_zz_17<2>>.
    Found 1-bit register for signal <_zz_17<1>>.
    Found 1-bit register for signal <_zz_17<0>>.
    Found 1-bit register for signal <_zz_16<31>>.
    Found 1-bit register for signal <_zz_16<30>>.
    Found 1-bit register for signal <_zz_16<29>>.
    Found 1-bit register for signal <_zz_16<28>>.
    Found 1-bit register for signal <_zz_16<27>>.
    Found 1-bit register for signal <_zz_16<26>>.
    Found 1-bit register for signal <_zz_16<25>>.
    Found 1-bit register for signal <_zz_16<24>>.
    Found 1-bit register for signal <_zz_16<23>>.
    Found 1-bit register for signal <_zz_16<22>>.
    Found 1-bit register for signal <_zz_16<21>>.
    Found 1-bit register for signal <_zz_16<20>>.
    Found 1-bit register for signal <_zz_16<19>>.
    Found 1-bit register for signal <_zz_16<18>>.
    Found 1-bit register for signal <_zz_16<17>>.
    Found 1-bit register for signal <_zz_16<16>>.
    Found 1-bit register for signal <_zz_16<15>>.
    Found 1-bit register for signal <_zz_16<14>>.
    Found 1-bit register for signal <_zz_16<13>>.
    Found 1-bit register for signal <_zz_16<12>>.
    Found 1-bit register for signal <_zz_16<11>>.
    Found 1-bit register for signal <_zz_16<10>>.
    Found 1-bit register for signal <_zz_16<9>>.
    Found 1-bit register for signal <_zz_16<8>>.
    Found 1-bit register for signal <_zz_16<7>>.
    Found 1-bit register for signal <_zz_16<6>>.
    Found 1-bit register for signal <_zz_16<5>>.
    Found 1-bit register for signal <_zz_16<4>>.
    Found 1-bit register for signal <_zz_16<3>>.
    Found 1-bit register for signal <_zz_16<2>>.
    Found 1-bit register for signal <_zz_16<1>>.
    Found 1-bit register for signal <_zz_16<0>>.
    Found 1-bit register for signal <way_tagReadRspTwo_used>.
    Found 1-bit register for signal <way_tagReadRspTwo_dirty>.
    Found 20-bit register for signal <way_tagReadRspTwo_address>.
    Found 10-bit register for signal <_zz_20>.
    Found 8-bit register for signal <_zz_23>.
    Found 8-bit register for signal <_zz_24>.
    Found 8-bit register for signal <_zz_25>.
    Found 8-bit register for signal <_zz_26>.
    Found 32-bit register for signal <_zz_29>.
    Found 32-bit register for signal <_zz_35>.
    Found 1-bit register for signal <stageA_request_kind>.
    Found 1-bit register for signal <stageA_request_wr>.
    Found 32-bit register for signal <stageA_request_address>.
    Found 32-bit register for signal <stageA_request_data>.
    Found 2-bit register for signal <stageA_request_size>.
    Found 1-bit register for signal <stageA_request_forceUncachedAccess>.
    Found 1-bit register for signal <stageA_request_clean>.
    Found 1-bit register for signal <stageA_request_invalidate>.
    Found 1-bit register for signal <stageA_request_way>.
    Found 1-bit register for signal <stageB_request_kind>.
    Found 1-bit register for signal <stageB_request_wr>.
    Found 32-bit register for signal <stageB_request_address>.
    Found 32-bit register for signal <stageB_request_kind[0]_X_17_o_select_86_OUT>.
    Found 2-bit register for signal <stageB_request_size>.
    Found 1-bit register for signal <stageB_request_forceUncachedAccess>.
    Found 1-bit register for signal <stageB_request_clean>.
    Found 1-bit register for signal <stageB_request_invalidate>.
    Found 1-bit register for signal <stageB_request_way>.
    Found 1-bit register for signal <stageB_mmuRsp_isIoAccess>.
    Found 1-bit register for signal <stageB_mmuRsp_miss>.
    Found 1-bit register for signal <stageB_waysHit>.
    Found 1-bit register for signal <stageB_delayedIsStuck>.
    Found 1-bit register for signal <stageB_delayedWaysHitValid>.
    Found 1-bit register for signal <_zz_27>.
    Found 1-bit register for signal <_zz_28>.
    Found 4-bit register for signal <victim_readLineCmdCounter>.
    Found 1-bit register for signal <victim_dataReadRestored>.
    Found 4-bit register for signal <victim_readLineRspCounter>.
    Found 1-bit register for signal <_zz_30>.
    Found 4-bit register for signal <victim_bufferReadCounter>.
    Found 1-bit register for signal <_zz_33>.
    Found 1-bit register for signal <_zz_34>.
    Found 3-bit register for signal <victim_bufferReadedCounter>.
    Found 1-bit register for signal <stageB_victimNotSent>.
    Found 1-bit register for signal <stageB_loadingNotDone>.
    Found 1-bit register for signal <stageB_hadMemRspError>.
    Found 1-bit register for signal <stageB_bootEvicts_valid>.
    Found 32-bit register for signal <stageB_mmuRsp_physicalAddress>.
    Found 1-bit register for signal <loader_valid>.
    Found 1-bit register for signal <loader_memCmdSent>.
    Found 3-bit register for signal <loader_counter_value>.
    Found 1-bit register for signal <_zz_40>.
    Found 22-bit register for signal <_zz_42>.
    Found 3-bit adder for signal <loader_counter_valueNext> created at line 914.
    Found 4-bit adder for signal <victim_readLineCmdCounter[3]_GND_17_o_add_193_OUT> created at line 1084.
    Found 4-bit adder for signal <victim_readLineRspCounter[3]_GND_17_o_add_196_OUT> created at line 1094.
    Found 4-bit adder for signal <victim_bufferReadCounter[3]_GND_17_o_add_198_OUT> created at line 1097.
    Found 3-bit adder for signal <victim_bufferReadedCounter[2]_GND_17_o_add_200_OUT> created at line 1110.
    Found 7-bit adder for signal <stageB_mmuRsp_physicalAddress[11]_GND_17_o_add_204_OUT> created at line 1138.
    Found 4-bit shifter logical left for signal <stageB_request_kind[0]_X_17_o_select_87_OUT> created at line 744
    Found 7-bit comparator equal for signal <tagsWriteCmd_payload_address[6]_way_tagReadRspOneAddress[6]_equal_106_o> created at line 821
    Found 7-bit comparator equal for signal <zz_7[6]_way_tagReadRspOneAddress[6]_equal_107_o> created at line 822
    Found 10-bit comparator equal for signal <dataWriteCmd_payload_address[9]_way_dataReadRspOneAddress[9]_equal_110_o> created at line 827
    Found 10-bit comparator equal for signal <zz_15[9]_way_dataReadRspOneAddress[9]_equal_111_o> created at line 829
    Found 10-bit comparator equal for signal <zz_20[9]_dataWriteCmd_payload_address[9]_equal_119_o> created at line 844
    Found 4-bit comparator greater for signal <victim_bufferReadStream_valid> created at line 850
    Found 20-bit comparator equal for signal <io_cpu_memory_mmuBus_rsp_physicalAddress[31]_way_tagReadRspTwoRegIn_address[19]_equal_171_o> created at line 1043
    Summary:
	inferred   6 RAM(s).
	inferred   6 Adder/Subtractor(s).
	inferred 520 D-type flip-flop(s).
	inferred   7 Comparator(s).
	inferred 143 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <DataCache> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 20
 1024x22-bit dual-port RAM                             : 1
 1024x32-bit dual-port RAM                             : 1
 1024x64-bit dual-port RAM                             : 1
 1024x8-bit dual-port RAM                              : 4
 128x22-bit dual-port RAM                              : 2
 16x10-bit dual-port RAM                               : 2
 32x32-bit dual-port RAM                               : 2
 4096x32-bit dual-port RAM                             : 1
 8x24-bit dual-port RAM                                : 4
 8x32-bit dual-port RAM                                : 1
 8x8-bit single-port Read Only RAM                     : 1
# Multipliers                                          : 4
 16x16-bit multiplier                                  : 1
 17x17-bit multiplier                                  : 3
# Adders/Subtractors                                   : 74
 1-bit adder                                           : 2
 10-bit subtractor                                     : 1
 11-bit subtractor                                     : 1
 2-bit adder                                           : 2
 2-bit subtractor                                      : 2
 20-bit subtractor                                     : 6
 24-bit adder                                          : 2
 25-bit adder                                          : 1
 3-bit adder                                           : 13
 3-bit subtractor                                      : 4
 32-bit adder                                          : 6
 32-bit subtractor                                     : 1
 33-bit adder                                          : 4
 33-bit subtractor                                     : 1
 4-bit adder                                           : 11
 4-bit addsub                                          : 4
 4-bit subtractor                                      : 2
 5-bit addsub                                          : 2
 5-bit subtractor                                      : 1
 52-bit adder                                          : 2
 6-bit adder                                           : 1
 66-bit adder                                          : 1
 7-bit adder                                           : 2
 8-bit adder                                           : 1
 9-bit adder                                           : 1
# Registers                                            : 499
 1-bit register                                        : 273
 10-bit register                                       : 7
 11-bit register                                       : 1
 12-bit register                                       : 1
 13-bit register                                       : 10
 14-bit register                                       : 1
 16-bit register                                       : 1
 2-bit register                                        : 27
 20-bit register                                       : 8
 21-bit register                                       : 4
 22-bit register                                       : 3
 24-bit register                                       : 6
 25-bit register                                       : 1
 3-bit register                                        : 18
 32-bit register                                       : 54
 34-bit register                                       : 4
 4-bit register                                        : 22
 5-bit register                                        : 6
 52-bit register                                       : 1
 57-bit register                                       : 1
 6-bit register                                        : 3
 7-bit register                                        : 3
 8-bit register                                        : 43
 9-bit register                                        : 1
# Comparators                                          : 41
 1-bit comparator equal                                : 10
 1-bit comparator not equal                            : 1
 10-bit comparator equal                               : 3
 11-bit comparator greater                             : 1
 13-bit comparator equal                               : 4
 13-bit comparator not equal                           : 4
 20-bit comparator equal                               : 2
 21-bit comparator equal                               : 1
 3-bit comparator equal                                : 1
 32-bit comparator equal                               : 1
 4-bit comparator greater                              : 1
 5-bit comparator equal                                : 8
 7-bit comparator equal                                : 2
 7-bit comparator greater                              : 2
# Multiplexers                                         : 826
 1-bit 2-to-1 multiplexer                              : 561
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 4-to-1 multiplexer                              : 30
 10-bit 2-to-1 multiplexer                             : 5
 13-bit 2-to-1 multiplexer                             : 7
 13-bit 4-to-1 multiplexer                             : 4
 2-bit 2-to-1 multiplexer                              : 7
 2-bit 4-to-1 multiplexer                              : 2
 20-bit 2-to-1 multiplexer                             : 8
 23-bit 2-to-1 multiplexer                             : 1
 24-bit 2-to-1 multiplexer                             : 2
 3-bit 2-to-1 multiplexer                              : 11
 30-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 77
 32-bit 3-to-1 multiplexer                             : 1
 32-bit 4-to-1 multiplexer                             : 2
 33-bit 2-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 23
 6-bit 2-to-1 multiplexer                              : 2
 64-bit 2-to-1 multiplexer                             : 6
 7-bit 2-to-1 multiplexer                              : 1
 8-bit 12-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 64
 8-bit 21-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 2
 8-bit 7-to-1 multiplexer                              : 2
 9-bit 2-to-1 multiplexer                              : 2
# Logic shifters                                       : 2
 33-bit shifter arithmetic right                       : 1
 4-bit shifter logical left                            : 1
# FSMs                                                 : 10
# Xors                                                 : 2
 1-bit xor2                                            : 1
 32-bit xor2                                           : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <DataCache>.
The following registers are absorbed into accumulator <loader_counter_value>: 1 register on signal <loader_counter_value>.
The following registers are absorbed into counter <victim_bufferReadedCounter>: 1 register on signal <victim_bufferReadedCounter>.
INFO:Xst:3231 - The small RAM <Mram_victim_buffer> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 32-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <_zz_30>        | high     |
    |     addrA          | connected to signal <victim_readLineRspCounter<2:0>> |          |
    |     diA            | connected to signal <(_zz_64,_zz_63,_zz_62,_zz_61)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 32-bit                     |          |
    |     addrB          | connected to signal <victim_bufferReadCounter<2:0>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_way_data_symbol0> will be implemented as a BLOCK RAM, absorbing the following register(s): <_zz_64,_zz_63,_zz_62,_zz_61>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <dataWriteCmd_payload_address> |          |
    |     diA            | connected to signal <dataWriteCmd_payload_data<7:0>> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <dataReadCmd_valid> | high     |
    |     addrB          | connected to signal <dataReadCmd_payload> |          |
    |     doB            | connected to signal <_zz_64,_zz_63,_zz_62,_zz_61> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_way_data_symbol1> will be implemented as a BLOCK RAM, absorbing the following register(s): <_zz_64,_zz_63,_zz_62,_zz_61_sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <dataWriteCmd_payload_address> |          |
    |     diA            | connected to signal <dataWriteCmd_payload_data<15:8>> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <dataReadCmd_valid> | high     |
    |     addrB          | connected to signal <dataReadCmd_payload> |          |
    |     doB            | connected to signal <_zz_64,_zz_63,_zz_62,_zz_61> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_way_data_symbol2> will be implemented as a BLOCK RAM, absorbing the following register(s): <_zz_64,_zz_63,_zz_62,_zz_61_sliced_sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <dataWriteCmd_payload_address> |          |
    |     diA            | connected to signal <dataWriteCmd_payload_data<23:16>> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <dataReadCmd_valid> | high     |
    |     addrB          | connected to signal <dataReadCmd_payload> |          |
    |     doB            | connected to signal <_zz_64,_zz_63,_zz_62,_zz_61> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_way_data_symbol3> will be implemented as a BLOCK RAM, absorbing the following register(s): <_zz_64,_zz_63,_zz_62,_zz_61_sliced_sliced_sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <dataWriteCmd_payload_address> |          |
    |     diA            | connected to signal <dataWriteCmd_payload_data<31:24>> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <dataReadCmd_valid> | high     |
    |     addrB          | connected to signal <dataReadCmd_payload> |          |
    |     doB            | connected to signal <_zz_64,_zz_63,_zz_62,_zz_61> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_way_tags> will be implemented as a BLOCK RAM, absorbing the following register(s): <_zz_42>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 22-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <tagsWriteCmd_valid> | high     |
    |     addrA          | connected to signal <stageB_mmuRsp_physicalAddress<11:5>> |          |
    |     diA            | connected to signal <(stageB_mmuRsp_physicalAddress<31:12>,tagsWriteCmd_payload_data_dirty,tagsWriteCmd_payload_data_used)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 128-word x 22-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <tagsReadCmd_valid> | high     |
    |     addrB          | connected to signal <io_cpu_execute_args_address<11:5>> |          |
    |     doB            | connected to signal <_zz_42>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <DataCache> synthesized (advanced).

Synthesizing (advanced) Unit <InstructionCache>.
The following registers are absorbed into counter <lineLoader_wordIndex>: 1 register on signal <lineLoader_wordIndex>.
INFO:Xst:3226 - The RAM <Mram_ways_0_tags> will be implemented as a BLOCK RAM, absorbing the following register(s): <_zz_13> <decodeStage_hit_tags_0_valid_decodeStage_hit_tags_0_error_decodeStage_hit_tags_0_address>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 22-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <lineLoader_write_tag_0_valid> | high     |
    |     addrA          | connected to signal <lineLoader_write_tag_0_payload_address> |          |
    |     diA            | connected to signal <(lineLoader_address<31:12>,"0",lineLoader_flushCounter<7>)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 128-word x 22-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <_zz_11>        | high     |
    |     addrB          | connected to signal <io_cpu_prefetch_pc<11:5>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_ways_0_datas> will be implemented as a BLOCK RAM, absorbing the following register(s): <_zz_14>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <lineLoader_write_data_0_valid> | high     |
    |     addrA          | connected to signal <(lineLoader_address<11:5>,lineLoader_wordIndex)> |          |
    |     diA            | connected to signal <io_mem_rsp_payload_data> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <_zz_11>        | high     |
    |     addrB          | connected to signal <io_cpu_prefetch_pc> |          |
    |     doB            | connected to signal <_zz_14>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <InstructionCache> synthesized (advanced).

Synthesizing (advanced) Unit <VexRiscv>.
The following registers are absorbed into counter <_zz_199>: 1 register on signal <_zz_199>.
The following registers are absorbed into counter <_zz_202>: 1 register on signal <_zz_202>.
	Found pipelined multiplier on signal <_zz_27>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <_zz_24>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <_zz_26>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <_zz_25>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <memory_to_writeBack_INSTRUCTION> prevents it from being combined with the RAM <Mram_RegFilePlugin_regFile1> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <writeBack_RegFilePlugin_regFileWrite_valid> | high     |
    |     addrA          | connected to signal <memory_to_writeBack_INSTRUCTION<11:7>> |          |
    |     diA            | connected to signal <_zz_80>        |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <_zz_83<24:20>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_RegFilePlugin_regFile1> will be implemented as a BLOCK RAM, absorbing the following register(s): <_zz_236>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <writeBack_RegFilePlugin_regFileWrite_valid> | high     |
    |     addrA          | connected to signal <memory_to_writeBack_INSTRUCTION<11:7>> |          |
    |     diA            | connected to signal <_zz_80>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <_zz_83<24:20>> |          |
    |     doB            | connected to signal <_zz_236>       |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <memory_to_writeBack_INSTRUCTION> prevents it from being combined with the RAM <Mram_RegFilePlugin_regFile> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <writeBack_RegFilePlugin_regFileWrite_valid> | high     |
    |     addrA          | connected to signal <memory_to_writeBack_INSTRUCTION<11:7>> |          |
    |     diA            | connected to signal <_zz_80>        |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <_zz_83<19:15>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_RegFilePlugin_regFile> will be implemented as a BLOCK RAM, absorbing the following register(s): <_zz_235>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <writeBack_RegFilePlugin_regFileWrite_valid> | high     |
    |     addrA          | connected to signal <memory_to_writeBack_INSTRUCTION<11:7>> |          |
    |     diA            | connected to signal <_zz_80>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <_zz_83<19:15>> |          |
    |     doB            | connected to signal <_zz_235>       |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult__zz_27 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult__zz_26 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult__zz_25 by adding 1 register level(s).
Unit <VexRiscv> synthesized (advanced).

Synthesizing (advanced) Unit <top>.
The following registers are absorbed into counter <soc_waittimer0_count>: 1 register on signal <soc_waittimer0_count>.
The following registers are absorbed into counter <soc_waittimer1_count>: 1 register on signal <soc_waittimer1_count>.
The following registers are absorbed into counter <soc_waittimer2_count>: 1 register on signal <soc_waittimer2_count>.
The following registers are absorbed into counter <soc_waittimer3_count>: 1 register on signal <soc_waittimer3_count>.
The following registers are absorbed into counter <soc_waittimer4_count>: 1 register on signal <soc_waittimer4_count>.
The following registers are absorbed into counter <soc_crg_por>: 1 register on signal <soc_crg_por>.
The following registers are absorbed into counter <soc_ddrphy_phase_half>: 1 register on signal <soc_ddrphy_phase_half>.
The following registers are absorbed into counter <soc_ddrphy_phase_sel>: 1 register on signal <soc_ddrphy_phase_sel>.
The following registers are absorbed into counter <soc_spiflash_i>: 1 register on signal <soc_spiflash_i>.
The following registers are absorbed into counter <soc_basesoc_sdram_timer_count>: 1 register on signal <soc_basesoc_sdram_timer_count>.
The following registers are absorbed into counter <soc_basesoc_ctrl_bus_errors>: 1 register on signal <soc_basesoc_ctrl_bus_errors>.
The following registers are absorbed into counter <soc_basesoc_counter>: 1 register on signal <soc_basesoc_counter>.
The following registers are absorbed into counter <soc_basesoc_uart_phy_tx_bitcount>: 1 register on signal <soc_basesoc_uart_phy_tx_bitcount>.
The following registers are absorbed into counter <soc_basesoc_uart_phy_rx_bitcount>: 1 register on signal <soc_basesoc_uart_phy_rx_bitcount>.
The following registers are absorbed into counter <soc_basesoc_uart_tx_fifo_consume>: 1 register on signal <soc_basesoc_uart_tx_fifo_consume>.
The following registers are absorbed into counter <soc_basesoc_uart_tx_fifo_produce>: 1 register on signal <soc_basesoc_uart_tx_fifo_produce>.
The following registers are absorbed into counter <soc_basesoc_uart_tx_fifo_level0>: 1 register on signal <soc_basesoc_uart_tx_fifo_level0>.
The following registers are absorbed into counter <soc_basesoc_uart_rx_fifo_produce>: 1 register on signal <soc_basesoc_uart_rx_fifo_produce>.
The following registers are absorbed into counter <soc_basesoc_uart_rx_fifo_consume>: 1 register on signal <soc_basesoc_uart_rx_fifo_consume>.
The following registers are absorbed into counter <soc_basesoc_uart_rx_fifo_level0>: 1 register on signal <soc_basesoc_uart_rx_fifo_level0>.
The following registers are absorbed into counter <soc_dna_cnt>: 1 register on signal <soc_dna_cnt>.
The following registers are absorbed into counter <soc_ddrphy_bitslip_cnt>: 1 register on signal <soc_ddrphy_bitslip_cnt>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume>: 1 register on signal <soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce>: 1 register on signal <soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level>: 1 register on signal <soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine0_twtpcon_count>: 1 register on signal <soc_basesoc_sdram_bankmachine0_twtpcon_count>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce>: 1 register on signal <soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level>: 1 register on signal <soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume>: 1 register on signal <soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine1_twtpcon_count>: 1 register on signal <soc_basesoc_sdram_bankmachine1_twtpcon_count>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce>: 1 register on signal <soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level>: 1 register on signal <soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume>: 1 register on signal <soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine2_twtpcon_count>: 1 register on signal <soc_basesoc_sdram_bankmachine2_twtpcon_count>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce>: 1 register on signal <soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume>: 1 register on signal <soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level>: 1 register on signal <soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine3_twtpcon_count>: 1 register on signal <soc_basesoc_sdram_bankmachine3_twtpcon_count>.
The following registers are absorbed into counter <soc_basesoc_sdram_bandwidth_nwrites>: 1 register on signal <soc_basesoc_sdram_bandwidth_nwrites>.
The following registers are absorbed into counter <soc_basesoc_sdram_bandwidth_nreads>: 1 register on signal <soc_basesoc_sdram_bandwidth_nreads>.
The following registers are absorbed into counter <soc_basesoc_sdram_time0>: 1 register on signal <soc_basesoc_sdram_time0>.
The following registers are absorbed into counter <soc_basesoc_sdram_time1>: 1 register on signal <soc_basesoc_sdram_time1>.
The following registers are absorbed into counter <soc_basesoc_sdram_twtrcon_count>: 1 register on signal <soc_basesoc_sdram_twtrcon_count>.
The following registers are absorbed into counter <vns_basesoc_count>: 1 register on signal <vns_basesoc_count>.
INFO:Xst:3226 - The RAM <Mram_data_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_2>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 64-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA<7>         | connected to internal node          | high     |
    |     weA<6>         | connected to internal node          | high     |
    |     weA<5>         | connected to internal node          | high     |
    |     weA<4>         | connected to internal node          | high     |
    |     weA<3>         | connected to internal node          | high     |
    |     weA<2>         | connected to internal node          | high     |
    |     weA<1>         | connected to internal node          | high     |
    |     weA<0>         | connected to internal node          | high     |
    |     addrA          | connected to signal <vns_rhs_array_muxed32<10:1>> |          |
    |     diA            | connected to signal <soc_basesoc_data_port_dat_w> |          |
    |     doA            | connected to signal <soc_basesoc_dat_w> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_mem_1> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <memadr_1>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA<3>         | connected to signal <soc_basesoc_sram_we<3>> | high     |
    |     weA<2>         | connected to signal <soc_basesoc_sram_we<2>> | high     |
    |     weA<1>         | connected to signal <soc_basesoc_sram_we<1>> | high     |
    |     weA<0>         | connected to signal <soc_basesoc_sram_we<0>> | high     |
    |     addrA          | connected to signal <vns_rhs_array_muxed32<11:0>> |          |
    |     diA            | connected to signal <vns_rhs_array_muxed33> |          |
    |     doA            | connected to signal <soc_basesoc_sram_bus_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_basesoc_uart_tx_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <soc_basesoc_uart_tx_fifo_produce> |          |
    |     diA            | connected to signal <("00",soc_basesoc_interface_dat_w)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     addrB          | connected to signal <soc_basesoc_uart_tx_fifo_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_tag_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_2>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 22-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_basesoc_tag_port_we> | high     |
    |     addrA          | connected to signal <vns_rhs_array_muxed32<10:1>> |          |
    |     diA            | connected to signal <(soc_basesoc_tag_di_dirty,"00",vns_rhs_array_muxed32<29:11>)> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_1> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_basesoc_uart_rx_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <soc_basesoc_uart_rx_fifo_produce> |          |
    |     diA            | connected to signal <("00",soc_basesoc_uart_phy_source_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     addrB          | connected to signal <soc_basesoc_uart_rx_fifo_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_2> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",soc_basesoc_port_cmd_payload_addr<22:10>,soc_basesoc_port_cmd_payload_addr<7:0>,soc_basesoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_3> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",soc_basesoc_port_cmd_payload_addr<22:10>,soc_basesoc_port_cmd_payload_addr<7:0>,soc_basesoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_4> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",soc_basesoc_port_cmd_payload_addr<22:10>,soc_basesoc_port_cmd_payload_addr<7:0>,soc_basesoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_5> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",soc_basesoc_port_cmd_payload_addr<22:10>,soc_basesoc_port_cmd_payload_addr<7:0>,soc_basesoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout> |          |
    -----------------------------------------------------------------------
Unit <top> synthesized (advanced).
WARNING:Xst:2677 - Node <decode_to_execute_INSTRUCTION_0> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <decode_to_execute_INSTRUCTION_1> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <decode_to_execute_INSTRUCTION_2> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <decode_to_execute_INSTRUCTION_3> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <decode_to_execute_INSTRUCTION_4> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <decode_to_execute_INSTRUCTION_5> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <decode_to_execute_INSTRUCTION_6> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_0> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_1> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_2> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_3> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_4> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_5> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_6> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_15> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_16> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_17> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_18> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_19> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_20> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_21> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_22> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_23> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_24> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_25> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_26> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_27> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_28> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_29> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_30> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_31> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_0> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_1> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_2> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_3> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_4> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_5> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_6> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_15> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_16> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_17> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_18> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_19> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_20> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_21> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_22> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_23> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_24> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_25> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_26> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_27> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_28> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_29> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_30> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_31> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <lineLoader_address_0> of sequential type is unconnected in block <InstructionCache>.
WARNING:Xst:2677 - Node <lineLoader_address_1> of sequential type is unconnected in block <InstructionCache>.
WARNING:Xst:2677 - Node <lineLoader_address_2> of sequential type is unconnected in block <InstructionCache>.
WARNING:Xst:2677 - Node <lineLoader_address_3> of sequential type is unconnected in block <InstructionCache>.
WARNING:Xst:2677 - Node <lineLoader_address_4> of sequential type is unconnected in block <InstructionCache>.
WARNING:Xst:2677 - Node <_zz_29_0> of sequential type is unconnected in block <DataCache>.
WARNING:Xst:2677 - Node <_zz_29_1> of sequential type is unconnected in block <DataCache>.
WARNING:Xst:2677 - Node <_zz_29_2> of sequential type is unconnected in block <DataCache>.
WARNING:Xst:2677 - Node <_zz_29_3> of sequential type is unconnected in block <DataCache>.
WARNING:Xst:2677 - Node <_zz_29_4> of sequential type is unconnected in block <DataCache>.
WARNING:Xst:2677 - Node <soc_basesoc_interface_adr_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_basesoc_interface_adr_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_basesoc_interface_adr_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_3_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_3_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_1_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_1_9> of sequential type is unconnected in block <top>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 20
 1024x22-bit single-port block RAM                     : 1
 1024x32-bit dual-port block RAM                       : 1
 1024x64-bit single-port block RAM                     : 1
 1024x8-bit dual-port block RAM                        : 4
 128x22-bit dual-port block RAM                        : 2
 16x10-bit dual-port distributed RAM                   : 2
 32x32-bit dual-port block RAM                         : 2
 4096x32-bit single-port block RAM                     : 1
 8x24-bit dual-port distributed RAM                    : 4
 8x32-bit dual-port distributed RAM                    : 1
 8x8-bit single-port distributed Read Only RAM         : 1
# Multipliers                                          : 4
 16x16-bit registered multiplier                       : 1
 17x17-bit registered multiplier                       : 3
# Adders/Subtractors                                   : 24
 2-bit subtractor                                      : 1
 25-bit adder                                          : 1
 32-bit adder                                          : 4
 32-bit adder carry in                                 : 1
 32-bit subtractor                                     : 1
 33-bit adder                                          : 3
 33-bit subtractor                                     : 1
 4-bit adder                                           : 4
 4-bit subtractor                                      : 1
 52-bit adder                                          : 2
 6-bit adder                                           : 1
 64-bit adder                                          : 1
 7-bit adder                                           : 1
 8-bit adder                                           : 1
 9-bit adder                                           : 1
# Counters                                             : 48
 1-bit up counter                                      : 2
 10-bit down counter                                   : 1
 11-bit down counter                                   : 1
 2-bit down counter                                    : 1
 2-bit up counter                                      : 2
 20-bit down counter                                   : 6
 24-bit up counter                                     : 2
 3-bit down counter                                    : 4
 3-bit up counter                                      : 12
 32-bit up counter                                     : 1
 4-bit down counter                                    : 1
 4-bit up counter                                      : 7
 4-bit updown counter                                  : 4
 5-bit down counter                                    : 1
 5-bit updown counter                                  : 2
 7-bit up counter                                      : 1
# Accumulators                                         : 1
 3-bit up accumulator                                  : 1
# Registers                                            : 2796
 Flip-Flops                                            : 2796
# Comparators                                          : 41
 1-bit comparator equal                                : 10
 1-bit comparator not equal                            : 1
 10-bit comparator equal                               : 3
 11-bit comparator greater                             : 1
 13-bit comparator equal                               : 4
 13-bit comparator not equal                           : 4
 20-bit comparator equal                               : 2
 21-bit comparator equal                               : 1
 3-bit comparator equal                                : 1
 32-bit comparator equal                               : 1
 4-bit comparator greater                              : 1
 5-bit comparator equal                                : 8
 7-bit comparator equal                                : 2
 7-bit comparator greater                              : 2
# Multiplexers                                         : 1418
 1-bit 2-to-1 multiplexer                              : 1190
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 4-to-1 multiplexer                              : 56
 10-bit 2-to-1 multiplexer                             : 4
 13-bit 2-to-1 multiplexer                             : 5
 13-bit 4-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 3
 2-bit 4-to-1 multiplexer                              : 2
 20-bit 2-to-1 multiplexer                             : 2
 23-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 6
 30-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 61
 32-bit 3-to-1 multiplexer                             : 1
 32-bit 4-to-1 multiplexer                             : 2
 33-bit 2-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 21
 6-bit 2-to-1 multiplexer                              : 2
 64-bit 2-to-1 multiplexer                             : 6
 8-bit 12-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 42
 8-bit 21-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 2
 8-bit 7-to-1 multiplexer                              : 2
 9-bit 2-to-1 multiplexer                              : 2
# Logic shifters                                       : 2
 33-bit shifter arithmetic right                       : 1
 4-bit shifter logical left                            : 1
# FSMs                                                 : 10
# Xors                                                 : 2
 1-bit xor2                                            : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <decode_to_execute_ENV_CTRL_0> (without init value) has a constant value of 0 in block <VexRiscv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <decodeStage_mmuRsp_miss> (without init value) has a constant value of 0 in block <InstructionCache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <stageA_request_forceUncachedAccess> (without init value) has a constant value of 0 in block <DataCache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <stageB_mmuRsp_miss> (without init value) has a constant value of 0 in block <DataCache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <stageB_request_forceUncachedAccess> (without init value) has a constant value of 0 in block <DataCache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_bus_wishbone_dat_r_26> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_bus_wishbone_dat_r_27> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_bus_wishbone_dat_r_28> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_bus_wishbone_dat_r_29> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_bus_wishbone_dat_r_30> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_bus_wishbone_dat_r_31> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_sdram_cmd_payload_a_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_sdram_cmd_payload_a_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_sdram_cmd_payload_a_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_sdram_cmd_payload_a_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_sdram_cmd_payload_a_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_sdram_cmd_payload_a_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_sdram_cmd_payload_a_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_sdram_cmd_payload_a_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_sdram_cmd_payload_a_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_sdram_cmd_payload_a_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_sdram_cmd_payload_a_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_sdram_cmd_payload_a_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_bus_wishbone_dat_r_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_bus_wishbone_dat_r_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_bus_wishbone_dat_r_10> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_bus_wishbone_dat_r_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_bus_wishbone_dat_r_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_bus_wishbone_dat_r_13> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_bus_wishbone_dat_r_14> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_bus_wishbone_dat_r_15> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_bus_wishbone_dat_r_16> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_bus_wishbone_dat_r_17> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_bus_wishbone_dat_r_18> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_bus_wishbone_dat_r_19> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_bus_wishbone_dat_r_20> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_bus_wishbone_dat_r_21> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_bus_wishbone_dat_r_22> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_bus_wishbone_dat_r_23> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_bus_wishbone_dat_r_24> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_bus_wishbone_dat_r_25> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <decode_to_execute_IS_RS1_SIGNED> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <decode_to_execute_IS_RS2_SIGNED> 
INFO:Xst:2261 - The FF/Latch <decode_to_execute_BRANCH_CTRL_1> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <decode_to_execute_SRC1_CTRL_1> 
INFO:Xst:2261 - The FF/Latch <soc_basesoc_interface_adr_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_basesoc_adr_offset_r> 
INFO:Xst:2261 - The FF/Latch <_zz_201_25> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_209_25> 
INFO:Xst:2261 - The FF/Latch <_zz_201_30> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_209_30> 
INFO:Xst:2261 - The FF/Latch <_zz_197_0> in Unit <VexRiscv> is equivalent to the following 29 FFs/Latches, which will be removed : <_zz_197_3> <_zz_197_4> <_zz_197_5> <_zz_197_6> <_zz_197_7> <_zz_197_8> <_zz_197_9> <_zz_197_10> <_zz_197_11> <_zz_197_12> <_zz_197_13> <_zz_197_14> <_zz_197_15> <_zz_197_16> <_zz_197_17> <_zz_197_18> <_zz_197_19> <_zz_197_20> <_zz_197_21> <_zz_197_22> <_zz_197_23> <_zz_197_24> <_zz_197_25> <_zz_197_26> <_zz_197_27> <_zz_197_28> <_zz_197_29> <_zz_197_30> <_zz_197_31> 
INFO:Xst:2261 - The FF/Latch <_zz_201_26> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_209_26> 
INFO:Xst:2261 - The FF/Latch <_zz_201_31> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_209_31> 
INFO:Xst:2261 - The FF/Latch <_zz_201_27> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_209_27> 
INFO:Xst:2261 - The FF/Latch <_zz_201_0> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_209_0> 
INFO:Xst:2261 - The FF/Latch <_zz_201_28> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_209_28> 
INFO:Xst:2261 - The FF/Latch <_zz_201_1> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_209_1> 
INFO:Xst:2261 - The FF/Latch <_zz_201_29> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_209_29> 
INFO:Xst:2261 - The FF/Latch <_zz_201_2> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_209_2> 
INFO:Xst:2261 - The FF/Latch <_zz_201_3> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_209_3> 
INFO:Xst:2261 - The FF/Latch <_zz_201_4> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_209_4> 
INFO:Xst:2261 - The FF/Latch <_zz_201_5> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_209_5> 
INFO:Xst:2261 - The FF/Latch <_zz_201_6> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_209_6> 
INFO:Xst:2261 - The FF/Latch <_zz_201_7> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_209_7> 
INFO:Xst:2261 - The FF/Latch <_zz_201_8> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_209_8> 
INFO:Xst:2261 - The FF/Latch <_zz_201_9> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_209_9> 
INFO:Xst:2261 - The FF/Latch <_zz_201_10> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_209_10> 
INFO:Xst:2261 - The FF/Latch <_zz_201_11> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_209_11> 
INFO:Xst:2261 - The FF/Latch <_zz_201_12> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_209_12> 
INFO:Xst:2261 - The FF/Latch <_zz_201_13> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_209_13> 
INFO:Xst:2261 - The FF/Latch <_zz_201_14> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_209_14> 
INFO:Xst:2261 - The FF/Latch <_zz_201_15> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_209_15> 
INFO:Xst:2261 - The FF/Latch <_zz_201_20> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_209_20> 
INFO:Xst:2261 - The FF/Latch <_zz_201_16> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_209_16> 
INFO:Xst:2261 - The FF/Latch <_zz_201_21> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_209_21> 
INFO:Xst:2261 - The FF/Latch <_zz_201_17> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_209_17> 
INFO:Xst:2261 - The FF/Latch <_zz_201_22> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_209_22> 
INFO:Xst:2261 - The FF/Latch <_zz_201_18> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_209_18> 
INFO:Xst:2261 - The FF/Latch <_zz_201_23> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_209_23> 
INFO:Xst:2261 - The FF/Latch <_zz_201_19> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_209_19> 
INFO:Xst:2261 - The FF/Latch <_zz_201_24> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_209_24> 
WARNING:Xst:1710 - FF/Latch <_zz_197_0> (without init value) has a constant value of 0 in block <VexRiscv>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_7> on signal <vns_multiplexer_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 100   | 100
 010   | 010
 011   | 011
 101   | 101
 110   | 110
 111   | 111
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <vns_refresher_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_8> on signal <vns_cache_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_9> on signal <vns_litedramwishbone2native_state[1:4]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 00    | 0001
 01    | 0010
 11    | 0100
 10    | 1000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_2> on signal <vns_bankmachine1_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 011
 001   | 001
 010   | 010
 100   | 100
 101   | 101
 110   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <vns_bankmachine0_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 011
 001   | 001
 010   | 010
 100   | 100
 101   | 101
 110   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_3> on signal <vns_bankmachine2_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 011
 001   | 001
 010   | 010
 100   | 100
 101   | 101
 110   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_4> on signal <vns_bankmachine3_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 011
 001   | 001
 010   | 010
 100   | 100
 101   | 101
 110   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_5> on signal <soc_basesoc_sdram_choose_cmd_grant[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 11    | 11
 10    | 10
 01    | 01
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_6> on signal <soc_basesoc_sdram_choose_req_grant[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 11    | 11
 10    | 10
 01    | 01
-------------------
WARNING:Xst:2677 - Node <Mram_storage9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_110> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_223> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_224> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_523> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_524> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_323> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_324> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_423> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_424> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memory_DivPlugin_rs1_32> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:1293 - FF/Latch <vns_basesoc_interface4_bank_bus_dat_r_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_basesoc_interface4_bank_bus_dat_r_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_basesoc_interface4_bank_bus_dat_r_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_basesoc_interface4_bank_bus_dat_r_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <inst_LPM_FF_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <inst_LPM_FF1> 
INFO:Xst:2261 - The FF/Latch <soc_ddrphy_record2_wrdata_mask_0> in Unit <top> is equivalent to the following 5 FFs/Latches, which will be removed : <soc_ddrphy_record2_wrdata_mask_1> <soc_ddrphy_record3_wrdata_mask_0> <soc_ddrphy_record3_wrdata_mask_1> <soc_ddrphy_record3_wrdata_mask_2> <soc_ddrphy_record3_wrdata_mask_3> 

Optimizing unit <top> ...

Optimizing unit <VexRiscv> ...

Optimizing unit <InstructionCache> ...

Optimizing unit <DataCache> ...
WARNING:Xst:1710 - FF/Latch <VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code_3> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <VexRiscv/IBusCachedPlugin_cache/lineLoader_flushFromInterface> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_0> of sequential type is unconnected in block <top>.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_sdram_dfi_p0_wrdata_en> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_sdram_dfi_p1_rddata_en> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_ddrphy_bitslip_cnt_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_ddrphy_bitslip_cnt_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_ddrphy_bitslip_cnt_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <VexRiscv/dataCache_1/stageB_hadMemRspErrorReg> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <soc_spiflash_clk1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_basesoc_sdram_bandwidth_counter_0> <soc_spiflash_i_1> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_123_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_5> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_123_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_6> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_123_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_7> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_123_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_8> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_123_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_9> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/execute_to_memory_INSTRUCTION_12> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/dataCache_1/stageA_request_size_0> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/execute_to_memory_INSTRUCTION_13> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/dataCache_1/stageA_request_size_1> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/memory_DivPlugin_rs2_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/dataCache_1/stageA_request_data_0> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_123_10> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_10> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_123_11> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_11> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_123_12> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_12> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_123_13> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_13> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_123_14> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_14> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_123_20> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_20> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_123_15> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_15> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_123_21> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_21> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_123_16> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_16> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_123_22> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_22> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_123_17> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_17> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_123_23> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_23> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_123_18> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_18> 
INFO:Xst:2261 - The FF/Latch <soc_basesoc_sdram_bandwidth_period> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_spiflash_i_0> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/memory_to_writeBack_MEMORY_WR> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/dataCache_1/stageB_request_wr> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_123_19> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_19> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_123_24> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_24> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_123_30> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_30> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_123_25> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_25> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_123_31> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_31> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_123_26> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_26> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_123_27> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_27> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_123_28> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_28> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_123_29> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_29> 
INFO:Xst:2261 - The FF/Latch <soc_basesoc_sdram_cmd_payload_a_10> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_ddrphy_bitslip_cnt_0> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/dataCache_1/stageB_request_address_31> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/dataCache_1/stageB_mmuRsp_isIoAccess> 
INFO:Xst:2261 - The FF/Latch <vns_new_master_wdata_ready> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_basesoc_sdram_dfi_p1_wrdata_en> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/execute_to_memory_MEMORY_ADDRESS_LOW_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/dataCache_1/stageA_request_address_0> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/execute_to_memory_MEMORY_ADDRESS_LOW_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/dataCache_1/stageA_request_address_1> 
INFO:Xst:2261 - The FF/Latch <vns_new_master_rdata_valid0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_basesoc_sdram_dfi_p0_rddata_en> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/execute_to_memory_MEMORY_WR> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/dataCache_1/stageA_request_wr> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/dataCache_1/stageB_request_address_0> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/dataCache_1/stageB_request_address_1> 
INFO:Xst:3203 - The FF/Latch <VexRiscv/dataCache_1/_zz_28> in Unit <top> is the opposite to the following FF/Latch, which will be removed : <VexRiscv/dataCache_1/_zz_27> 
INFO:Xst:3203 - The FF/Latch <vns_new_master_wdata_ready> in Unit <top> is the opposite to the following FF/Latch, which will be removed : <soc_basesoc_sdram_dfi_p1_cas_n> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block top, actual ratio is 105.
Optimizing block <top> to meet ratio 100 (+ 0) of 1430 slices :
Area constraint is met for block <top>, final ratio is 99.
INFO:Xst:2261 - The FF/Latch <VexRiscv/dataCache_1/stageA_request_data_1> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <VexRiscv/dataCache_1/stageA_request_data_17_BRB1> <VexRiscv/dataCache_1/stageA_request_data_9_BRB3> <VexRiscv/dataCache_1/stageA_request_data_25_BRB3> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/dataCache_1/stageA_request_data_2> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <VexRiscv/dataCache_1/stageA_request_data_18_BRB1> <VexRiscv/dataCache_1/stageA_request_data_10_BRB3> <VexRiscv/dataCache_1/stageA_request_data_26_BRB3> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/dataCache_1/stageA_request_data_3> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <VexRiscv/dataCache_1/stageA_request_data_19_BRB1> <VexRiscv/dataCache_1/stageA_request_data_11_BRB3> <VexRiscv/dataCache_1/stageA_request_data_27_BRB3> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/dataCache_1/stageA_request_data_4> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <VexRiscv/dataCache_1/stageA_request_data_20_BRB1> <VexRiscv/dataCache_1/stageA_request_data_12_BRB3> <VexRiscv/dataCache_1/stageA_request_data_28_BRB3> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/dataCache_1/stageA_request_data_5> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <VexRiscv/dataCache_1/stageA_request_data_21_BRB1> <VexRiscv/dataCache_1/stageA_request_data_13_BRB3> <VexRiscv/dataCache_1/stageA_request_data_29_BRB3> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/dataCache_1/stageA_request_data_6> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <VexRiscv/dataCache_1/stageA_request_data_22_BRB1> <VexRiscv/dataCache_1/stageA_request_data_14_BRB3> <VexRiscv/dataCache_1/stageA_request_data_30_BRB3> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/dataCache_1/stageA_request_data_7> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <VexRiscv/dataCache_1/stageA_request_data_23_BRB1> <VexRiscv/dataCache_1/stageA_request_data_15_BRB3> <VexRiscv/dataCache_1/stageA_request_data_31_BRB3> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/decode_to_execute_MEMORY_MANAGMENT> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/decode_to_execute_FLUSH_ALL_BRB1> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/decode_to_execute_MEMORY_WR> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <VexRiscv/decode_to_execute_IS_MUL_BRB1> <VexRiscv/decode_to_execute_BYPASSABLE_MEMORY_STAGE_BRB0> 
INFO:Xst:2261 - The FF/Latch <soc_basesoc_sdram_bandwidth_cmd_ready> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <vns_new_master_rdata_valid0_BRB3> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/decode_to_execute_INSTRUCTION_12> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/decode_to_execute_FLUSH_ALL_BRB0> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/decode_to_execute_INSTRUCTION_14> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <VexRiscv/decode_to_execute_IS_MUL_BRB2> <VexRiscv/decode_to_execute_BYPASSABLE_MEMORY_STAGE_BRB1> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/decode_to_execute_INSTRUCTION_25> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <VexRiscv/decode_to_execute_IS_MUL_BRB3> <VexRiscv/decode_to_execute_BYPASSABLE_MEMORY_STAGE_BRB2> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/execute_to_memory_INSTRUCTION_12> in Unit <top> is equivalent to the following 16 FFs/Latches, which will be removed : <VexRiscv/dataCache_1/stageA_request_data_15_BRB1> <VexRiscv/dataCache_1/stageA_request_data_14_BRB1> <VexRiscv/dataCache_1/stageA_request_data_13_BRB1> <VexRiscv/dataCache_1/stageA_request_data_12_BRB1> <VexRiscv/dataCache_1/stageA_request_data_11_BRB1> <VexRiscv/dataCache_1/stageA_request_data_10_BRB1> <VexRiscv/dataCache_1/stageA_request_data_9_BRB1> <VexRiscv/dataCache_1/stageA_request_data_8_BRB1> <VexRiscv/dataCache_1/stageA_request_data_31_BRB1> <VexRiscv/dataCache_1/stageA_request_data_30_BRB1> <VexRiscv/dataCache_1/stageA_request_data_29_BRB1> <VexRiscv/dataCache_1/stageA_request_data_28_BRB1> <VexRiscv/dataCache_1/stageA_request_data_27_BRB1> <VexRiscv/dataCache_1/stageA_request_data_26_BRB1> <VexRiscv/dataCache_1/stageA_request_data_25_BRB1> <VexRiscv/dataCache_1/stageA_request_data_24_BRB1> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/execute_to_memory_INSTRUCTION_13> in Unit <top> is equivalent to the following 24 FFs/Latches, which will be removed : <VexRiscv/dataCache_1/stageA_request_data_23_BRB0> <VexRiscv/dataCache_1/stageA_request_data_22_BRB0> <VexRiscv/dataCache_1/stageA_request_data_21_BRB0> <VexRiscv/dataCache_1/stageA_request_data_20_BRB0> <VexRiscv/dataCache_1/stageA_request_data_19_BRB0> <VexRiscv/dataCache_1/stageA_request_data_18_BRB0> <VexRiscv/dataCache_1/stageA_request_data_17_BRB0> <VexRiscv/dataCache_1/stageA_request_data_16_BRB0> <VexRiscv/dataCache_1/stageA_request_data_15_BRB2> <VexRiscv/dataCache_1/stageA_request_data_14_BRB2> <VexRiscv/dataCache_1/stageA_request_data_13_BRB2> <VexRiscv/dataCache_1/stageA_request_data_12_BRB2> <VexRiscv/dataCache_1/stageA_request_data_11_BRB2> <VexRiscv/dataCache_1/stageA_request_data_10_BRB2> <VexRiscv/dataCache_1/stageA_request_data_9_BRB2> <VexRiscv/dataCache_1/stageA_request_data_8_BRB2> <VexRiscv/dataCache_1/stageA_request_data_31_BRB0>
   <VexRiscv/dataCache_1/stageA_request_data_30_BRB0> <VexRiscv/dataCache_1/stageA_request_data_29_BRB0> <VexRiscv/dataCache_1/stageA_request_data_28_BRB0> <VexRiscv/dataCache_1/stageA_request_data_27_BRB0> <VexRiscv/dataCache_1/stageA_request_data_26_BRB0> <VexRiscv/dataCache_1/stageA_request_data_25_BRB0> <VexRiscv/dataCache_1/stageA_request_data_24_BRB0> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/execute_to_memory_MEMORY_WR> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/execute_to_memory_IS_MUL_BRB1> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/execute_to_memory_INSTRUCTION_14> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/execute_to_memory_IS_MUL_BRB2> 
INFO:Xst:2261 - The FF/Latch <_n68071_FRB> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <Mmux_GND_1_o_vns_basesoc_interface3_bank_bus_adr[5]_mux_1312_OUT2311_FRB> 

Pipelining and Register Balancing Report ...

Processing Unit <top> :
	Register(s) VexRiscv/IBusCachedPlugin_cache/_zz_12_0 VexRiscv/IBusCachedPlugin_cache/_zz_12_2 VexRiscv/IBusCachedPlugin_cache/_zz_12_1 VexRiscv/IBusCachedPlugin_cache/_zz_12_3 has(ve) been forward balanced into : VexRiscv/SF3021_FRB.
	Register(s) VexRiscv/IBusCachedPlugin_cache/_zz_12_12 VexRiscv/IBusCachedPlugin_cache/_zz_12_14 VexRiscv/IBusCachedPlugin_cache/_zz_12_25 has(ve) been forward balanced into : VexRiscv/decodeExceptionPort_valid1121_FRB.
	Register(s) VexRiscv/IBusCachedPlugin_cache/_zz_12_12 VexRiscv/IBusCachedPlugin_cache/_zz_12_6 VexRiscv/IBusCachedPlugin_cache/_zz_12_3 VexRiscv/IBusCachedPlugin_cache/_zz_12_4 VexRiscv/decode_arbitration_isStuck11_FRB VexRiscv/IBusCachedPlugin_cache/_zz_12_2 has(ve) been forward balanced into : VexRiscv/decode_arbitration_isStuck12_FRB.
	Register(s) VexRiscv/IBusCachedPlugin_cache/_zz_12_18 VexRiscv/IBusCachedPlugin_cache/_zz_12_19 VexRiscv/IBusCachedPlugin_cache/_zz_12_16 VexRiscv/IBusCachedPlugin_cache/_zz_12_17 VexRiscv/IBusCachedPlugin_cache/_zz_12_13 VexRiscv/IBusCachedPlugin_cache/_zz_12_15 has(ve) been forward balanced into : VexRiscv/decodeExceptionPort_valid2_FRB.
	Register(s) VexRiscv/IBusCachedPlugin_cache/_zz_12_2 VexRiscv/IBusCachedPlugin_cache/_zz_12_3 has(ve) been forward balanced into : VexRiscv/decodeExceptionPort_valid6_FRB.
	Register(s) VexRiscv/IBusCachedPlugin_cache/_zz_12_20 VexRiscv/IBusCachedPlugin_cache/_zz_12_22 VexRiscv/IBusCachedPlugin_cache/_zz_12_23 VexRiscv/IBusCachedPlugin_cache/_zz_12_24 has(ve) been forward balanced into : VexRiscv/decodeExceptionPort_valid1111_FRB.
	Register(s) VexRiscv/IBusCachedPlugin_cache/_zz_12_26 VexRiscv/IBusCachedPlugin_cache/_zz_12_27 VexRiscv/IBusCachedPlugin_cache/_zz_12_31 has(ve) been forward balanced into : VexRiscv/decodeExceptionPort_valid1131_FRB.
	Register(s) VexRiscv/IBusCachedPlugin_cache/_zz_12_28 VexRiscv/IBusCachedPlugin_cache/_zz_12_21 VexRiscv/IBusCachedPlugin_cache/_zz_12_2 VexRiscv/IBusCachedPlugin_cache/_zz_12_11 VexRiscv/IBusCachedPlugin_cache/_zz_12_10 has(ve) been forward balanced into : VexRiscv/decodeExceptionPort_valid1_SW0_FRB.
	Register(s) VexRiscv/IBusCachedPlugin_cache/_zz_12_28 VexRiscv/IBusCachedPlugin_cache/_zz_12_29 VexRiscv/IBusCachedPlugin_cache/_zz_12_26 VexRiscv/IBusCachedPlugin_cache/_zz_12_27 VexRiscv/IBusCachedPlugin_cache/_zz_12_31 has(ve) been forward balanced into : VexRiscv/SF25111_FRB.
	Register(s) VexRiscv/IBusCachedPlugin_cache/_zz_12_30 VexRiscv/IBusCachedPlugin_cache/_zz_12_14 VexRiscv/IBusCachedPlugin_cache/_zz_12_25 VexRiscv/IBusCachedPlugin_cache/_zz_12_13 VexRiscv/IBusCachedPlugin_cache/_zz_12_12 VexRiscv/IBusCachedPlugin_cache/_zz_12_4 has(ve) been forward balanced into : VexRiscv/decodeExceptionPort_valid13_FRB.
	Register(s) VexRiscv/IBusCachedPlugin_cache/_zz_12_30 VexRiscv/IBusCachedPlugin_cache/_zz_12_9 VexRiscv/IBusCachedPlugin_cache/_zz_12_5 VexRiscv/IBusCachedPlugin_cache/_zz_12_7 VexRiscv/IBusCachedPlugin_cache/_zz_12_8 VexRiscv/IBusCachedPlugin_cache/_zz_12_29 has(ve) been forward balanced into : VexRiscv/decodeExceptionPort_valid3_FRB.
	Register(s) VexRiscv/IBusCachedPlugin_cache/_zz_12_4 VexRiscv/IBusCachedPlugin_cache/_zz_12_14 VexRiscv/IBusCachedPlugin_cache/_zz_12_8 VexRiscv/IBusCachedPlugin_cache/_zz_12_6 VexRiscv/IBusCachedPlugin_cache/_zz_12_13 has(ve) been forward balanced into : VexRiscv/decodeExceptionPort_valid14_FRB.
	Register(s) VexRiscv/IBusCachedPlugin_cache/_zz_12_6 VexRiscv/IBusCachedPlugin_cache/_zz_12_2 VexRiscv/IBusCachedPlugin_cache/_zz_12_5 VexRiscv/IBusCachedPlugin_cache/_zz_12_3 VexRiscv/IBusCachedPlugin_cache/_zz_12_12 VexRiscv/IBusCachedPlugin_cache/_zz_12_4 has(ve) been forward balanced into : VexRiscv/decode_arbitration_isStuck21_FRB.
	Register(s) VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_5 VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_6 VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_7 has(ve) been forward balanced into : VexRiscv/dataCache_1/_n0854<6>11_FRB.
	Register(s) VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_8 VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_9 VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_10 VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_11 VexRiscv/dataCache_1/_n0854<6>11_FRB has(ve) been forward balanced into : VexRiscv/dataCache_1/_n0854<6>2_FRB.
	Register(s) VexRiscv/memory_DivPlugin_div_counter_value_2 VexRiscv/memory_DivPlugin_div_counter_value_0 VexRiscv/memory_DivPlugin_div_counter_value_1 VexRiscv/memory_DivPlugin_div_counter_value_5 VexRiscv/memory_DivPlugin_div_counter_value_3 VexRiscv/memory_DivPlugin_div_counter_value_4 has(ve) been forward balanced into : VexRiscv/memory_DivPlugin_div_done<5>1_FRB.
	Register(s) soc_basesoc_interface_adr_1 soc_basesoc_interface_adr_0 soc_basesoc_interface_adr_4 soc_basesoc_interface_adr_2 soc_basesoc_interface_adr_3 soc_basesoc_interface_adr_5 has(ve) been forward balanced into : _n6855<5>1_FRB.
	Register(s) soc_basesoc_interface_adr_2 soc_basesoc_interface_adr_3 soc_basesoc_interface_adr_4 soc_basesoc_interface_adr_1 soc_basesoc_interface_adr_0 soc_basesoc_interface_adr_5 has(ve) been forward balanced into : _n68071_FRB.
	Register(s) soc_basesoc_interface_adr_4 soc_basesoc_interface_adr_3 soc_basesoc_interface_adr_1 soc_basesoc_interface_adr_2 soc_basesoc_interface_adr_0 soc_basesoc_interface_adr_5 has(ve) been forward balanced into : _n6849<5>1_FRB.
	Register(s) soc_basesoc_interface_adr_4 soc_basesoc_interface_adr_3 soc_basesoc_interface_adr_2 soc_basesoc_interface_adr_1 soc_basesoc_interface_adr_0 soc_basesoc_interface_adr_5 has(ve) been forward balanced into : Mmux_GND_1_o_vns_basesoc_interface3_bank_bus_adr[5]_mux_1312_OUT4421_FRB.
	Register(s) soc_basesoc_interface_adr_4 soc_basesoc_interface_adr_5 soc_basesoc_interface_adr_0 soc_basesoc_interface_adr_2 soc_basesoc_interface_adr_3 soc_basesoc_interface_adr_1 has(ve) been forward balanced into : _n6852<5>1_FRB.
	Register(s) soc_basesoc_interface_adr_5 soc_basesoc_interface_adr_0 soc_basesoc_interface_adr_2 soc_basesoc_interface_adr_1 soc_basesoc_interface_adr_3 soc_basesoc_interface_adr_4 has(ve) been forward balanced into : _n67741_FRB.
	Register(s) soc_basesoc_interface_adr_5 soc_basesoc_interface_adr_1 soc_basesoc_interface_adr_3 soc_basesoc_interface_adr_4 soc_basesoc_interface_adr_2 soc_basesoc_interface_adr_0 has(ve) been forward balanced into : Mmux_GND_1_o_vns_basesoc_interface3_bank_bus_adr[5]_mux_1312_OUT11111_FRB.
	Register(s) soc_basesoc_interface_adr_5 soc_basesoc_interface_adr_2 soc_basesoc_interface_adr_4 soc_basesoc_interface_adr_0 soc_basesoc_interface_adr_1 soc_basesoc_interface_adr_3 has(ve) been forward balanced into : _n67681_FRB.
	Register(s) soc_basesoc_interface_adr_5 soc_basesoc_interface_adr_3 soc_basesoc_interface_adr_2 soc_basesoc_interface_adr_4 soc_basesoc_interface_adr_1 soc_basesoc_interface_adr_0 has(ve) been forward balanced into : Mmux_GND_1_o_vns_basesoc_interface3_bank_bus_adr[5]_mux_1312_OUT1101_FRB.
	Register(s) soc_basesoc_interface_adr_5 soc_basesoc_interface_adr_4 soc_basesoc_interface_adr_3 soc_basesoc_interface_adr_0 soc_basesoc_interface_adr_1 soc_basesoc_interface_adr_2 has(ve) been forward balanced into : _n67651_FRB.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_0 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_0_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_0_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_0_BRB5.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_1 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_1_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_1_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_1_BRB5.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_10 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_10_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_10_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_10_BRB5.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_11 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_11_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_11_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_11_BRB5.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_12 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_12_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_12_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_12_BRB5.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_13 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_13_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_13_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_13_BRB5.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_14 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_14_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_14_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_14_BRB5.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_15 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_15_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_15_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_15_BRB5.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_16 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_16_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_16_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_16_BRB5.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_17 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_17_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_17_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_17_BRB5.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_18 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_18_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_18_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_18_BRB5.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_19 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_19_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_19_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_19_BRB5.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_2 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_2_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_2_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_2_BRB5.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_20 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_20_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_20_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_20_BRB5.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_21 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_21_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_21_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_21_BRB5.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_22 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_22_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_22_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_22_BRB5.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_23 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_23_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_23_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_23_BRB5.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_24 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_24_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_24_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_24_BRB5.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_25 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_25_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_25_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_25_BRB5.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_26 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_26_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_26_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_26_BRB5.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_27 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_27_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_27_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_27_BRB5.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_28 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_28_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_28_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_28_BRB5.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_29 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_29_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_29_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_29_BRB5.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_3 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_3_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_3_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_3_BRB5.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_30 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_30_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_30_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_30_BRB5.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB0 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB4 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB5.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_4 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_4_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_4_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_4_BRB5.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_5 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_5_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_5_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_5_BRB5.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_6 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_6_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_6_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_6_BRB5.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_7 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_7_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_7_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_7_BRB5.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_8 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_8_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_8_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_8_BRB5.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_BRB5.
	Register(s) VexRiscv/IBusCachedPlugin_cache/lineLoader_cmdSent has(ve) been backward balanced into : VexRiscv/IBusCachedPlugin_cache/lineLoader_cmdSent_BRB0 VexRiscv/IBusCachedPlugin_cache/lineLoader_cmdSent_BRB1 VexRiscv/IBusCachedPlugin_cache/lineLoader_cmdSent_BRB2 VexRiscv/IBusCachedPlugin_cache/lineLoader_cmdSent_BRB3 VexRiscv/IBusCachedPlugin_cache/lineLoader_cmdSent_BRB4 VexRiscv/IBusCachedPlugin_cache/lineLoader_cmdSent_BRB5.
	Register(s) VexRiscv/IBusCachedPlugin_fetchPc_pcReg_0 has(ve) been backward balanced into : VexRiscv/IBusCachedPlugin_fetchPc_pcReg_0_BRB0 VexRiscv/IBusCachedPlugin_fetchPc_pcReg_0_BRB1 VexRiscv/IBusCachedPlugin_fetchPc_pcReg_0_BRB2 VexRiscv/IBusCachedPlugin_fetchPc_pcReg_0_BRB3 VexRiscv/IBusCachedPlugin_fetchPc_pcReg_0_BRB4 VexRiscv/IBusCachedPlugin_fetchPc_pcReg_0_BRB5.
	Register(s) VexRiscv/IBusCachedPlugin_fetchPc_pcReg_1 has(ve) been backward balanced into : VexRiscv/IBusCachedPlugin_fetchPc_pcReg_1_BRB1 .
	Register(s) VexRiscv/IBusCachedPlugin_fetchPc_pcReg_10 has(ve) been backward balanced into : VexRiscv/IBusCachedPlugin_fetchPc_pcReg_10_BRB1 .
	Register(s) VexRiscv/IBusCachedPlugin_fetchPc_pcReg_11 has(ve) been backward balanced into : VexRiscv/IBusCachedPlugin_fetchPc_pcReg_11_BRB1 .
	Register(s) VexRiscv/IBusCachedPlugin_fetchPc_pcReg_12 has(ve) been backward balanced into : VexRiscv/IBusCachedPlugin_fetchPc_pcReg_12_BRB1 .
	Register(s) VexRiscv/IBusCachedPlugin_fetchPc_pcReg_13 has(ve) been backward balanced into : VexRiscv/IBusCachedPlugin_fetchPc_pcReg_13_BRB1 .
	Register(s) VexRiscv/IBusCachedPlugin_fetchPc_pcReg_14 has(ve) been backward balanced into : VexRiscv/IBusCachedPlugin_fetchPc_pcReg_14_BRB1 .
	Register(s) VexRiscv/IBusCachedPlugin_fetchPc_pcReg_15 has(ve) been backward balanced into : VexRiscv/IBusCachedPlugin_fetchPc_pcReg_15_BRB1 .
	Register(s) VexRiscv/IBusCachedPlugin_fetchPc_pcReg_16 has(ve) been backward balanced into : VexRiscv/IBusCachedPlugin_fetchPc_pcReg_16_BRB1 .
	Register(s) VexRiscv/IBusCachedPlugin_fetchPc_pcReg_17 has(ve) been backward balanced into : VexRiscv/IBusCachedPlugin_fetchPc_pcReg_17_BRB1 .
	Register(s) VexRiscv/IBusCachedPlugin_fetchPc_pcReg_18 has(ve) been backward balanced into : VexRiscv/IBusCachedPlugin_fetchPc_pcReg_18_BRB1 .
	Register(s) VexRiscv/IBusCachedPlugin_fetchPc_pcReg_19 has(ve) been backward balanced into : VexRiscv/IBusCachedPlugin_fetchPc_pcReg_19_BRB1 .
	Register(s) VexRiscv/IBusCachedPlugin_fetchPc_pcReg_2 has(ve) been backward balanced into : VexRiscv/IBusCachedPlugin_fetchPc_pcReg_2_BRB1 .
	Register(s) VexRiscv/IBusCachedPlugin_fetchPc_pcReg_20 has(ve) been backward balanced into : VexRiscv/IBusCachedPlugin_fetchPc_pcReg_20_BRB1 .
	Register(s) VexRiscv/IBusCachedPlugin_fetchPc_pcReg_21 has(ve) been backward balanced into : VexRiscv/IBusCachedPlugin_fetchPc_pcReg_21_BRB1 .
	Register(s) VexRiscv/IBusCachedPlugin_fetchPc_pcReg_22 has(ve) been backward balanced into : VexRiscv/IBusCachedPlugin_fetchPc_pcReg_22_BRB1 .
	Register(s) VexRiscv/IBusCachedPlugin_fetchPc_pcReg_23 has(ve) been backward balanced into : VexRiscv/IBusCachedPlugin_fetchPc_pcReg_23_BRB1 .
	Register(s) VexRiscv/IBusCachedPlugin_fetchPc_pcReg_24 has(ve) been backward balanced into : VexRiscv/IBusCachedPlugin_fetchPc_pcReg_24_BRB1 .
	Register(s) VexRiscv/IBusCachedPlugin_fetchPc_pcReg_25 has(ve) been backward balanced into : VexRiscv/IBusCachedPlugin_fetchPc_pcReg_25_BRB1 .
	Register(s) VexRiscv/IBusCachedPlugin_fetchPc_pcReg_26 has(ve) been backward balanced into : VexRiscv/IBusCachedPlugin_fetchPc_pcReg_26_BRB1 .
	Register(s) VexRiscv/IBusCachedPlugin_fetchPc_pcReg_27 has(ve) been backward balanced into : VexRiscv/IBusCachedPlugin_fetchPc_pcReg_27_BRB1 .
	Register(s) VexRiscv/IBusCachedPlugin_fetchPc_pcReg_28 has(ve) been backward balanced into : VexRiscv/IBusCachedPlugin_fetchPc_pcReg_28_BRB1 .
	Register(s) VexRiscv/IBusCachedPlugin_fetchPc_pcReg_29 has(ve) been backward balanced into : VexRiscv/IBusCachedPlugin_fetchPc_pcReg_29_BRB1 .
	Register(s) VexRiscv/IBusCachedPlugin_fetchPc_pcReg_3 has(ve) been backward balanced into : VexRiscv/IBusCachedPlugin_fetchPc_pcReg_3_BRB1 .
	Register(s) VexRiscv/IBusCachedPlugin_fetchPc_pcReg_30 has(ve) been backward balanced into : VexRiscv/IBusCachedPlugin_fetchPc_pcReg_30_BRB1 .
	Register(s) VexRiscv/IBusCachedPlugin_fetchPc_pcReg_31 has(ve) been backward balanced into : VexRiscv/IBusCachedPlugin_fetchPc_pcReg_31_BRB0 VexRiscv/IBusCachedPlugin_fetchPc_pcReg_31_BRB1 VexRiscv/IBusCachedPlugin_fetchPc_pcReg_31_BRB2 VexRiscv/IBusCachedPlugin_fetchPc_pcReg_31_BRB3 VexRiscv/IBusCachedPlugin_fetchPc_pcReg_31_BRB4 VexRiscv/IBusCachedPlugin_fetchPc_pcReg_31_BRB5.
	Register(s) VexRiscv/IBusCachedPlugin_fetchPc_pcReg_4 has(ve) been backward balanced into : VexRiscv/IBusCachedPlugin_fetchPc_pcReg_4_BRB1 .
	Register(s) VexRiscv/IBusCachedPlugin_fetchPc_pcReg_5 has(ve) been backward balanced into : VexRiscv/IBusCachedPlugin_fetchPc_pcReg_5_BRB1 .
	Register(s) VexRiscv/IBusCachedPlugin_fetchPc_pcReg_6 has(ve) been backward balanced into : VexRiscv/IBusCachedPlugin_fetchPc_pcReg_6_BRB1 .
	Register(s) VexRiscv/IBusCachedPlugin_fetchPc_pcReg_7 has(ve) been backward balanced into : VexRiscv/IBusCachedPlugin_fetchPc_pcReg_7_BRB1 .
	Register(s) VexRiscv/IBusCachedPlugin_fetchPc_pcReg_8 has(ve) been backward balanced into : VexRiscv/IBusCachedPlugin_fetchPc_pcReg_8_BRB1 .
	Register(s) VexRiscv/IBusCachedPlugin_fetchPc_pcReg_9 has(ve) been backward balanced into : VexRiscv/IBusCachedPlugin_fetchPc_pcReg_9_BRB1 .
	Register(s) VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_2 has(ve) been backward balanced into : VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_2_BRB0 VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_2_BRB1 VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_2_BRB2.
	Register(s) VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_3 has(ve) been backward balanced into : VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_3_BRB0 VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_3_BRB1 VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_3_BRB2.
	Register(s) VexRiscv/_zz_118_0 has(ve) been backward balanced into : VexRiscv/_zz_118_0_BRB0 VexRiscv/_zz_118_0_BRB1 VexRiscv/_zz_118_0_BRB2 VexRiscv/_zz_118_0_BRB3 VexRiscv/_zz_118_0_BRB4.
	Register(s) VexRiscv/dataCache_1/_zz_33 has(ve) been backward balanced into : VexRiscv/dataCache_1/_zz_33_BRB0 VexRiscv/dataCache_1/_zz_33_BRB1 VexRiscv/dataCache_1/_zz_33_BRB4 VexRiscv/dataCache_1/_zz_33_BRB5.
	Register(s) VexRiscv/dataCache_1/stageA_request_data_10 has(ve) been backward balanced into : VexRiscv/dataCache_1/stageA_request_data_10_BRB0 .
	Register(s) VexRiscv/dataCache_1/stageA_request_data_11 has(ve) been backward balanced into : VexRiscv/dataCache_1/stageA_request_data_11_BRB0 .
	Register(s) VexRiscv/dataCache_1/stageA_request_data_12 has(ve) been backward balanced into : VexRiscv/dataCache_1/stageA_request_data_12_BRB0 .
	Register(s) VexRiscv/dataCache_1/stageA_request_data_13 has(ve) been backward balanced into : VexRiscv/dataCache_1/stageA_request_data_13_BRB0 .
	Register(s) VexRiscv/dataCache_1/stageA_request_data_14 has(ve) been backward balanced into : VexRiscv/dataCache_1/stageA_request_data_14_BRB0 .
	Register(s) VexRiscv/dataCache_1/stageA_request_data_15 has(ve) been backward balanced into : VexRiscv/dataCache_1/stageA_request_data_15_BRB0 .
	Register(s) VexRiscv/dataCache_1/stageA_request_data_16 has(ve) been backward balanced into : VexRiscv/dataCache_1/stageA_request_data_16_BRB1 VexRiscv/dataCache_1/stageA_request_data_16_BRB2.
	Register(s) VexRiscv/dataCache_1/stageA_request_data_17 has(ve) been backward balanced into : VexRiscv/dataCache_1/stageA_request_data_17_BRB2.
	Register(s) VexRiscv/dataCache_1/stageA_request_data_18 has(ve) been backward balanced into : VexRiscv/dataCache_1/stageA_request_data_18_BRB2.
	Register(s) VexRiscv/dataCache_1/stageA_request_data_19 has(ve) been backward balanced into : VexRiscv/dataCache_1/stageA_request_data_19_BRB2.
	Register(s) VexRiscv/dataCache_1/stageA_request_data_20 has(ve) been backward balanced into : VexRiscv/dataCache_1/stageA_request_data_20_BRB2.
	Register(s) VexRiscv/dataCache_1/stageA_request_data_21 has(ve) been backward balanced into : VexRiscv/dataCache_1/stageA_request_data_21_BRB2.
	Register(s) VexRiscv/dataCache_1/stageA_request_data_22 has(ve) been backward balanced into : VexRiscv/dataCache_1/stageA_request_data_22_BRB2.
	Register(s) VexRiscv/dataCache_1/stageA_request_data_23 has(ve) been backward balanced into : VexRiscv/dataCache_1/stageA_request_data_23_BRB2.
	Register(s) VexRiscv/dataCache_1/stageA_request_data_24 has(ve) been backward balanced into : VexRiscv/dataCache_1/stageA_request_data_24_BRB4.
	Register(s) VexRiscv/dataCache_1/stageA_request_data_25 has(ve) been backward balanced into : VexRiscv/dataCache_1/stageA_request_data_25_BRB4.
	Register(s) VexRiscv/dataCache_1/stageA_request_data_26 has(ve) been backward balanced into : VexRiscv/dataCache_1/stageA_request_data_26_BRB4.
	Register(s) VexRiscv/dataCache_1/stageA_request_data_27 has(ve) been backward balanced into : VexRiscv/dataCache_1/stageA_request_data_27_BRB4.
	Register(s) VexRiscv/dataCache_1/stageA_request_data_28 has(ve) been backward balanced into : VexRiscv/dataCache_1/stageA_request_data_28_BRB4.
	Register(s) VexRiscv/dataCache_1/stageA_request_data_29 has(ve) been backward balanced into : VexRiscv/dataCache_1/stageA_request_data_29_BRB4.
	Register(s) VexRiscv/dataCache_1/stageA_request_data_30 has(ve) been backward balanced into : VexRiscv/dataCache_1/stageA_request_data_30_BRB4.
	Register(s) VexRiscv/dataCache_1/stageA_request_data_31 has(ve) been backward balanced into : VexRiscv/dataCache_1/stageA_request_data_31_BRB4.
	Register(s) VexRiscv/dataCache_1/stageA_request_data_8 has(ve) been backward balanced into : VexRiscv/dataCache_1/stageA_request_data_8_BRB0 .
	Register(s) VexRiscv/dataCache_1/stageA_request_data_9 has(ve) been backward balanced into : VexRiscv/dataCache_1/stageA_request_data_9_BRB0 .
	Register(s) VexRiscv/dataCache_1/victim_bufferReadCounter_3 has(ve) been backward balanced into : VexRiscv/dataCache_1/victim_bufferReadCounter_3_BRB1 VexRiscv/dataCache_1/victim_bufferReadCounter_3_BRB2 VexRiscv/dataCache_1/victim_bufferReadCounter_3_BRB3 VexRiscv/dataCache_1/victim_bufferReadCounter_3_BRB4 VexRiscv/dataCache_1/victim_bufferReadCounter_3_BRB5.
	Register(s) VexRiscv/dataCache_1/victim_readLineRspCounter_3 has(ve) been backward balanced into : VexRiscv/dataCache_1/victim_readLineRspCounter_3_BRB0 VexRiscv/dataCache_1/victim_readLineRspCounter_3_BRB1 VexRiscv/dataCache_1/victim_readLineRspCounter_3_BRB2 VexRiscv/dataCache_1/victim_readLineRspCounter_3_BRB3 VexRiscv/dataCache_1/victim_readLineRspCounter_3_BRB4 VexRiscv/dataCache_1/victim_readLineRspCounter_3_BRB5.
	Register(s) VexRiscv/decode_to_execute_FLUSH_ALL has(ve) been backward balanced into : VexRiscv/decode_to_execute_FLUSH_ALL_BRB2.
	Register(s) VexRiscv/decode_to_execute_IS_MUL has(ve) been backward balanced into : VexRiscv/decode_to_execute_IS_MUL_BRB0 VexRiscv/decode_to_execute_IS_MUL_BRB5.
	Register(s) VexRiscv/execute_to_memory_IS_MUL has(ve) been backward balanced into : VexRiscv/execute_to_memory_IS_MUL_BRB0 VexRiscv/execute_to_memory_IS_MUL_BRB3 VexRiscv/execute_to_memory_IS_MUL_BRB4 VexRiscv/execute_to_memory_IS_MUL_BRB5.
	Register(s) soc_basesoc_sdram_phaseinjector1_status_16 has(ve) been backward balanced into : soc_basesoc_sdram_phaseinjector1_status_16_BRB0 soc_basesoc_sdram_phaseinjector1_status_16_BRB1.
	Register(s) soc_basesoc_sdram_phaseinjector1_status_17 has(ve) been backward balanced into : soc_basesoc_sdram_phaseinjector1_status_17_BRB1.
	Register(s) soc_basesoc_sdram_phaseinjector1_status_20 has(ve) been backward balanced into : soc_basesoc_sdram_phaseinjector1_status_20_BRB1.
	Register(s) soc_basesoc_sdram_phaseinjector1_status_24 has(ve) been backward balanced into : soc_basesoc_sdram_phaseinjector1_status_24_BRB1.
	Register(s) soc_basesoc_sdram_phaseinjector1_status_25 has(ve) been backward balanced into : soc_basesoc_sdram_phaseinjector1_status_25_BRB1.
	Register(s) soc_basesoc_sdram_phaseinjector1_status_28 has(ve) been backward balanced into : soc_basesoc_sdram_phaseinjector1_status_28_BRB1.
	Register(s) soc_ddrphy_rddata_sr_1 has(ve) been backward balanced into : soc_ddrphy_rddata_sr_1_BRB0 soc_ddrphy_rddata_sr_1_BRB1 soc_ddrphy_rddata_sr_1_BRB2 soc_ddrphy_rddata_sr_1_BRB3 soc_ddrphy_rddata_sr_1_BRB4 soc_ddrphy_rddata_sr_1_BRB5.
	Register(s) soc_ddrphy_rddata_sr_2 has(ve) been backward balanced into : soc_ddrphy_rddata_sr_2_BRB0 soc_ddrphy_rddata_sr_2_BRB1 soc_ddrphy_rddata_sr_2_BRB2 soc_ddrphy_rddata_sr_2_BRB3 soc_ddrphy_rddata_sr_2_BRB5 soc_ddrphy_rddata_sr_2_BRB6 soc_ddrphy_rddata_sr_2_BRB7.
	Register(s) soc_ddrphy_rddata_sr_3 has(ve) been backward balanced into : soc_ddrphy_rddata_sr_3_BRB0 soc_ddrphy_rddata_sr_3_BRB1 soc_ddrphy_rddata_sr_3_BRB2 soc_ddrphy_rddata_sr_3_BRB3 soc_ddrphy_rddata_sr_3_BRB5 soc_ddrphy_rddata_sr_3_BRB6 soc_ddrphy_rddata_sr_3_BRB7.
	Register(s) soc_ddrphy_rddata_sr_4 has(ve) been backward balanced into : soc_ddrphy_rddata_sr_4_BRB0 soc_ddrphy_rddata_sr_4_BRB1 soc_ddrphy_rddata_sr_4_BRB2 soc_ddrphy_rddata_sr_4_BRB3 soc_ddrphy_rddata_sr_4_BRB5 soc_ddrphy_rddata_sr_4_BRB6 soc_ddrphy_rddata_sr_4_BRB7.
	Register(s) soc_ddrphy_record0_cke has(ve) been backward balanced into : soc_ddrphy_record0_cke_BRB0 soc_ddrphy_record0_cke_BRB1.
	Register(s) vns_bankmachine0_state_FSM_FFd2 has(ve) been backward balanced into : vns_bankmachine0_state_FSM_FFd2_BRB0 vns_bankmachine0_state_FSM_FFd2_BRB1 vns_bankmachine0_state_FSM_FFd2_BRB2 vns_bankmachine0_state_FSM_FFd2_BRB3 vns_bankmachine0_state_FSM_FFd2_BRB4.
	Register(s) vns_bankmachine1_state_FSM_FFd2 has(ve) been backward balanced into : vns_bankmachine1_state_FSM_FFd2_BRB0 vns_bankmachine1_state_FSM_FFd2_BRB1 vns_bankmachine1_state_FSM_FFd2_BRB2 vns_bankmachine1_state_FSM_FFd2_BRB3 vns_bankmachine1_state_FSM_FFd2_BRB4.
	Register(s) vns_bankmachine2_state_FSM_FFd2 has(ve) been backward balanced into : vns_bankmachine2_state_FSM_FFd2_BRB0 vns_bankmachine2_state_FSM_FFd2_BRB1 vns_bankmachine2_state_FSM_FFd2_BRB2 vns_bankmachine2_state_FSM_FFd2_BRB3 vns_bankmachine2_state_FSM_FFd2_BRB4.
	Register(s) vns_bankmachine3_state_FSM_FFd2 has(ve) been backward balanced into : vns_bankmachine3_state_FSM_FFd2_BRB0 vns_bankmachine3_state_FSM_FFd2_BRB1 vns_bankmachine3_state_FSM_FFd2_BRB2 vns_bankmachine3_state_FSM_FFd2_BRB3 vns_bankmachine3_state_FSM_FFd2_BRB4.
	Register(s) vns_basesoc_interface3_bank_bus_dat_r_0 has(ve) been backward balanced into : vns_basesoc_interface3_bank_bus_dat_r_0_BRB0 vns_basesoc_interface3_bank_bus_dat_r_0_BRB1 vns_basesoc_interface3_bank_bus_dat_r_0_BRB2 vns_basesoc_interface3_bank_bus_dat_r_0_BRB3 vns_basesoc_interface3_bank_bus_dat_r_0_BRB4 vns_basesoc_interface3_bank_bus_dat_r_0_BRB6 vns_basesoc_interface3_bank_bus_dat_r_0_BRB7 vns_basesoc_interface3_bank_bus_dat_r_0_BRB8 vns_basesoc_interface3_bank_bus_dat_r_0_BRB9 vns_basesoc_interface3_bank_bus_dat_r_0_BRB10 vns_basesoc_interface3_bank_bus_dat_r_0_BRB11.
	Register(s) vns_basesoc_interface3_bank_bus_dat_r_1 has(ve) been backward balanced into : vns_basesoc_interface3_bank_bus_dat_r_1_BRB1 vns_basesoc_interface3_bank_bus_dat_r_1_BRB2 vns_basesoc_interface3_bank_bus_dat_r_1_BRB3 vns_basesoc_interface3_bank_bus_dat_r_1_BRB4 vns_basesoc_interface3_bank_bus_dat_r_1_BRB8 vns_basesoc_interface3_bank_bus_dat_r_1_BRB9.
	Register(s) vns_basesoc_interface3_bank_bus_dat_r_4 has(ve) been backward balanced into : vns_basesoc_interface3_bank_bus_dat_r_4_BRB0 vns_basesoc_interface3_bank_bus_dat_r_4_BRB1 vns_basesoc_interface3_bank_bus_dat_r_4_BRB2 vns_basesoc_interface3_bank_bus_dat_r_4_BRB3 vns_basesoc_interface3_bank_bus_dat_r_4_BRB5 vns_basesoc_interface3_bank_bus_dat_r_4_BRB6 vns_basesoc_interface3_bank_bus_dat_r_4_BRB7 vns_basesoc_interface3_bank_bus_dat_r_4_BRB9 vns_basesoc_interface3_bank_bus_dat_r_4_BRB12 vns_basesoc_interface3_bank_bus_dat_r_4_BRB13.
	Register(s) vns_new_master_rdata_valid0 has(ve) been backward balanced into : vns_new_master_rdata_valid0_BRB0 vns_new_master_rdata_valid0_BRB1 vns_new_master_rdata_valid0_BRB2 vns_new_master_rdata_valid0_BRB4 vns_new_master_rdata_valid0_BRB5.
Unit <top> processed.
FlipFlop VexRiscv/_zz_208 has been replicated 1 time(s)
FlipFlop VexRiscv/dataCache_1/_zz_28 has been replicated 1 time(s)
FlipFlop VexRiscv/dataCache_1/stageB_request_address_31 has been replicated 1 time(s)
FlipFlop VexRiscv/memory_to_writeBack_MEMORY_ENABLE has been replicated 1 time(s)
FlipFlop VexRiscv/writeBack_arbitration_isValid has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <top> :
	Found 2-bit shift register for signal <soc_ddrphy_r_dfi_wrdata_en_1>.
	Found 5-bit shift register for signal <vns_new_master_rdata_valid5>.
	Found 2-bit shift register for signal <VexRiscv/_zz_123_1>.
	Found 4-bit shift register for signal <soc_ddrphy_rddata_sr_1_BRB0>.
	Found 4-bit shift register for signal <soc_ddrphy_rddata_sr_1_BRB1>.
	Found 4-bit shift register for signal <soc_ddrphy_rddata_sr_1_BRB2>.
	Found 4-bit shift register for signal <soc_ddrphy_rddata_sr_1_BRB3>.
	Found 4-bit shift register for signal <soc_ddrphy_rddata_sr_1_BRB5>.
	Found 3-bit shift register for signal <soc_ddrphy_rddata_sr_2_BRB6>.
	Found 3-bit shift register for signal <soc_ddrphy_rddata_sr_2_BRB7>.
Unit <top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 3175
 Flip-Flops                                            : 3175
# Shift Registers                                      : 10
 2-bit shift register                                  : 2
 3-bit shift register                                  : 2
 4-bit shift register                                  : 5
 5-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 5468
#      GND                         : 1
#      INV                         : 89
#      LUT1                        : 74
#      LUT2                        : 551
#      LUT3                        : 538
#      LUT4                        : 517
#      LUT5                        : 541
#      LUT6                        : 1758
#      MUXCY                       : 707
#      MUXF7                       : 43
#      VCC                         : 1
#      XORCY                       : 648
# FlipFlops/Latches                : 3198
#      FD                          : 262
#      FDE                         : 1219
#      FDP                         : 5
#      FDPE                        : 1
#      FDR                         : 518
#      FDRE                        : 1053
#      FDS                         : 27
#      FDSE                        : 107
#      ODDR2                       : 6
# RAMS                             : 160
#      RAM16X1D                    : 136
#      RAMB16BWER                  : 15
#      RAMB8BWER                   : 9
# Shift Registers                  : 10
#      SRLC16E                     : 10
# Clock Buffers                    : 4
#      BUFG                        : 4
# IO Buffers                       : 71
#      BUFIO2                      : 1
#      IBUF                        : 16
#      IBUFG                       : 1
#      IOBUF                       : 16
#      OBUF                        : 35
#      OBUFT                       : 2
# DCMs                             : 1
#      DCM_CLKGEN                  : 1
# DSPs                             : 4
#      DSP48A1                     : 4
# Others                           : 37
#      BUFPLL                      : 1
#      DNA_PORT                    : 1
#      ISERDES2                    : 16
#      OSERDES2                    : 18
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:            3198  out of  11440    27%  
 Number of Slice LUTs:                 4350  out of   5720    76%  
    Number used as Logic:              4068  out of   5720    71%  
    Number used as Memory:              282  out of   1440    19%  
       Number used as RAM:              272
       Number used as SRL:               10

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   5743
   Number with an unused Flip Flop:    2545  out of   5743    44%  
   Number with an unused LUT:          1393  out of   5743    24%  
   Number of fully used LUT-FF pairs:  1805  out of   5743    31%  
   Number of unique control sets:       142

IO Utilization: 
 Number of IOs:                          70
 Number of bonded IOBs:                  70  out of    200    35%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               20  out of     32    62%  
    Number using Block RAM only:         20
 Number of BUFG/BUFGCTRLs:                4  out of     16    25%  
 Number of DSP48A1s:                      4  out of     16    25%  
 Number of PLL_ADVs:                      1  out of      2    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk100                             | PLL_ADV:CLKOUT5        | 3302  |
clk100                             | PLL_ADV:CLKOUT2        | 74    |
base50_clk                         | BUFG                   | 2     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 36.829ns (Maximum Frequency: 27.152MHz)
   Minimum input arrival time before clock: 4.958ns
   Maximum output required time after clock: 7.228ns
   Maximum combinational path delay: 3.593ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk100'
  Clock period: 36.829ns (frequency: 27.152MHz)
  Total number of paths / destination ports: 6235941 / 9481
-------------------------------------------------------------------------
Delay:               14.732ns (Levels of Logic = 19)
  Source:            VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_1 (FF)
  Destination:       VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2 (RAM)
  Source Clock:      clk100 rising 2.5X
  Destination Clock: clk100 rising 2.5X

  Data Path: VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_1 to VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             15   0.525   1.263  VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_1 (VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_1)
     LUT4:I2->O            9   0.250   0.976  VexRiscv/dataCache_1/_zz_391 (VexRiscv/dataCache_1/_zz_39)
     LUT5:I4->O            4   0.254   0.804  VexRiscv/dataCache_1/Mmux__zz_4522 (VexRiscv/dataCache_1/Mmux__zz_4521)
     LUT6:I5->O            2   0.254   0.726  VexRiscv/dataCache_1/Mmux__zz_4523_1 (VexRiscv/dataCache_1/Mmux__zz_4523)
     LUT6:I5->O            2   0.254   0.726  VexRiscv/memory_arbitration_isStuck_1 (VexRiscv/memory_arbitration_isStuck1)
     LUT6:I5->O           13   0.254   1.098  VexRiscv/execute_arbitration_isStuck (VexRiscv/execute_arbitration_isStuck)
     LUT6:I5->O           16   0.254   1.182  VexRiscv/decode_arbitration_isStuck5 (VexRiscv/decode_arbitration_isStuck)
     LUT6:I5->O           15   0.254   1.155  VexRiscv/_zz_921 (VexRiscv/_zz_92)
     LUT6:I5->O           18   0.254   1.235  VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc_B2211 (VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc_B221)
     LUT4:I3->O            1   0.254   0.682  VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc_A52_SW1 (N1339)
     LUT6:I5->O            1   0.254   0.000  VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc_rs_lut<3> (VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc_rs_lut<3>)
     MUXCY:S->O            1   0.215   0.000  VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc_rs_cy<3> (VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc_rs_cy<4> (VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc_rs_cy<5> (VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc_rs_cy<6> (VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc_rs_cy<7> (VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc_rs_cy<8> (VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc_rs_cy<9> (VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc_rs_cy<10> (VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc_rs_cy<10>)
     XORCY:CI->O           5   0.206   0.840  VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc_rs_xor<11> (VexRiscv/IBusCachedPlugin_fetchPc_pc<11>)
     RAMB16BWER:ADDRB13        0.400          VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2
    ----------------------------------------
    Total                     14.732ns (4.045ns logic, 10.687ns route)
                                       (27.5% logic, 72.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'base50_clk'
  Clock period: 1.280ns (frequency: 781.250MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.280ns (Levels of Logic = 0)
  Source:            FDPE_4 (FF)
  Destination:       FDPE_5 (FF)
  Source Clock:      base50_clk rising
  Destination Clock: base50_clk rising

  Data Path: FDPE_4 to FDPE_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.525   0.681  FDPE_4 (vns_xilinxasyncresetsynchronizerimpl2_rst_meta)
     FDPE:D                    0.074          FDPE_5
    ----------------------------------------
    Total                      1.280ns (0.599ns logic, 0.681ns route)
                                       (46.8% logic, 53.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk100'
  Total number of paths / destination ports: 1456 / 406
-------------------------------------------------------------------------
Offset:              4.958ns (Levels of Logic = 2)
  Source:            user_btn1 (PAD)
  Destination:       soc_waittimer1_count_0 (FF)
  Destination Clock: clk100 rising 2.5X

  Data Path: user_btn1 to soc_waittimer1_count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            22   1.328   1.789  user_btn1_IBUF (user_btn1_IBUF)
     LUT6:I0->O           20   0.254   1.285  _n5842_inv1 (_n5842_inv)
     FDSE:CE                   0.302          soc_waittimer1_count_0
    ----------------------------------------
    Total                      4.958ns (1.884ns logic, 3.074ns route)
                                       (38.0% logic, 62.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'base50_clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              2.224ns (Levels of Logic = 1)
  Source:            crg_periph_dcm_clkgen:LOCKED (PAD)
  Destination:       FDPE_5 (FF)
  Destination Clock: base50_clk rising

  Data Path: crg_periph_dcm_clkgen:LOCKED to FDPE_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    DCM_CLKGEN:LOCKED      1   0.000   0.790  crg_periph_dcm_clkgen (soc_crg_dcm_base50_locked)
     LUT2:I0->O            2   0.250   0.725  vns_xilinxasyncresetsynchronizerimpl21 (vns_xilinxasyncresetsynchronizerimpl2)
     FDPE:PRE                  0.459          FDPE_5
    ----------------------------------------
    Total                      2.224ns (0.709ns logic, 1.515ns route)
                                       (31.9% logic, 68.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk100'
  Total number of paths / destination ports: 666 / 203
-------------------------------------------------------------------------
Offset:              7.228ns (Levels of Logic = 3)
  Source:            soc_basesoc_interface_adr_2 (FF)
  Destination:       OSERDES2:T4 (PAD)
  Source Clock:      clk100 rising 2.5X

  Data Path: soc_basesoc_interface_adr_2 to OSERDES2:T4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q            147   0.525   2.582  soc_basesoc_interface_adr_2 (soc_basesoc_interface_adr_2)
     LUT6:I3->O            7   0.235   1.018  _n68101 (_n6810)
     LUT2:I0->O            2   0.250   1.156  soc_ddrphy_wrdata_en_SW0 (N957)
     LUT6:I1->O           17   0.254   1.208  soc_ddrphy_drive_dq_n01 (soc_ddrphy_drive_dq_n0)
    OSERDES2:T4                0.000          OSERDES2
    ----------------------------------------
    Total                      7.228ns (1.264ns logic, 5.964ns route)
                                       (17.5% logic, 82.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 120 / 104
-------------------------------------------------------------------------
Delay:               3.593ns (Levels of Logic = 1)
  Source:            OSERDES2_15:OQ (PAD)
  Destination:       ddram_dq<15> (PAD)

  Data Path: OSERDES2_15:OQ to ddram_dq<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    OSERDES2:OQ            1   0.000   0.681  OSERDES2_15 (soc_ddrphy_dq_o<15>)
     IOBUF:I->IO               2.912          IOBUF_15 (ddram_dq<15>)
    ----------------------------------------
    Total                      3.593ns (2.912ns logic, 0.681ns route)
                                       (81.0% logic, 19.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock base50_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
base50_clk     |    1.280|         |         |         |
clk100         |    4.686|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100         |   14.732|         |    2.270|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 57.00 secs
Total CPU time to Xst completion: 56.71 secs
 
--> 


Total memory usage is 479356 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  534 (   0 filtered)
Number of infos    :  138 (   0 filtered)

