;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	MOV -4, <-20
	JMN <121, 106
	SUB 1, <-1
	ADD #0, 0
	DJN -1, @-20
	SUB -207, <-120
	DJN <127, 100
	CMP @-127, 100
	SUB 412, 200
	SUB 62, @80
	SUB 62, @80
	JMP <121, 103
	SUB @121, 103
	MOV -1, <-20
	MOV -1, <-20
	SUB @121, 103
	SLT 121, 0
	DJN -1, @-20
	SLT 121, 0
	SLT 121, 0
	SLT 121, 0
	JMP <121, 103
	DJN 0, 2
	DJN 0, 2
	SUB -207, <-120
	SUB @121, 103
	ADD 240, 63
	ADD 240, 63
	MOV -1, <-20
	ADD 240, 63
	ADD 240, 63
	JMN <412, @200
	SUB @124, 106
	MOV -4, <-20
	JMP @42, #200
	MOV -4, <-20
	ADD 240, 63
	JMP <-127, 100
	ADD 240, 63
	DJN -1, @-20
	MOV -4, <-20
	MOV -4, <-20
	MOV -4, <-20
	ADD 240, -60
	SPL 0, <402
	SPL 0, <402
