$date
	Wed May 18 15:08:43 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module rand_generator_tb $end
$scope module rand_num_generator $end
$var wire 1 ! clk $end
$var wire 1 " load $end
$var reg 3 # q [3:1] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx #
1"
0!
$end
#10000
b100 #
1!
#15000
0"
#20000
0!
#30000
b1 #
1!
#40000
0!
#50000
b11 #
1!
#60000
0!
#70000
b111 #
1!
#80000
0!
#90000
b110 #
1!
#100000
0!
#110000
b101 #
1!
#120000
0!
#130000
b10 #
1!
#140000
0!
#150000
b100 #
1!
#160000
0!
#170000
b1 #
1!
#180000
0!
#190000
b11 #
1!
#200000
0!
#205000
1"
#210000
b100 #
1!
#215000
0"
#220000
0!
#230000
b1 #
1!
#240000
0!
#250000
b11 #
1!
#260000
0!
#270000
b111 #
1!
#280000
0!
#290000
b110 #
1!
#300000
0!
#310000
b101 #
1!
#320000
0!
#330000
b10 #
1!
#340000
0!
#350000
b100 #
1!
#360000
0!
#370000
b1 #
1!
#380000
0!
#390000
b11 #
1!
#400000
0!
#410000
b111 #
1!
#415000
