		@(posedge clk) begin
			i_wb_we_e  <= 1'b0;			
			i_wb_cyc_e <= 1'b0;			
			i_wb_stb_e <= 1'b0;			
		end