Running: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o D:/Xilinx_programy/LAB5/Funkcja_G_Rownanie/funkcja_G_test_isim_beh.exe -prj D:/Xilinx_programy/LAB5/Funkcja_G_Rownanie/funkcja_G_test_beh.prj work.funkcja_G_test 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "D:/Xilinx_programy/LAB5/Funkcja_G_Rownanie/funkcja_G_vhdl.vhd" into library work
Parsing VHDL file "D:/Xilinx_programy/LAB5/Funkcja_G_Rownanie/funkcja_G_test.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity funkcja_G_vhdl [funkcja_g_vhdl_default]
Compiling architecture behavior of entity funkcja_g_test
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 VHDL Units
Built simulation executable D:/Xilinx_programy/LAB5/Funkcja_G_Rownanie/funkcja_G_test_isim_beh.exe
Fuse Memory Usage: 30088 KB
Fuse CPU Usage: 390 ms
