$date
	Thu Jul 25 11:35:13 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module pop_quiz_tb $end
$var wire 1 ! A $end
$var reg 1 " D $end
$var reg 1 # clk $end
$var reg 1 $ reset $end
$scope module uut $end
$var wire 1 # clk $end
$var wire 1 " d_in $end
$var wire 1 $ reset $end
$var wire 1 % y $end
$var wire 1 & x $end
$var wire 1 ' b $end
$var wire 1 ! a $end
$scope module ff1 $end
$var wire 1 # clk $end
$var wire 1 " d $end
$var wire 1 $ reset $end
$var reg 1 & q $end
$upscope $end
$scope module ff2 $end
$var wire 1 # clk $end
$var wire 1 % d $end
$var wire 1 $ reset $end
$var reg 1 ' q $end
$upscope $end
$scope module ff3 $end
$var wire 1 # clk $end
$var wire 1 ' d $end
$var wire 1 $ reset $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$scope task assert_reset $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x'
x&
x%
0$
0#
0"
x!
$end
#5
1$
1#
#6
1%
0&
0'
0!
#10
0#
#15
0$
1#
#16
1'
#20
0#
#25
1"
1#
#26
0%
1&
1!
#30
0#
#35
1#
#36
0'
#40
0#
#45
1#
#46
0!
#50
0#
#55
0"
1#
#56
1%
0&
#60
0#
#65
1#
#66
1'
#70
0#
#75
1"
1#
#76
0%
1!
1&
#80
0#
#85
1#
#86
0'
#90
0#
#95
0"
1#
#96
1%
0!
0&
#100
0#
#105
1#
#106
1'
#110
0#
#115
1#
#116
1!
#120
0#
#125
1#
#130
0#
#135
1#
#140
0#
#145
1#
#150
0#
#155
1#
#160
0#
#165
1#
#170
0#
#175
1#
#180
0#
#185
1#
#190
0#
#195
1#
