#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Wed Jun 28 10:28:09 2017
# Process ID: 4184
# Current directory: D:/shuziluoji/Final/Lift2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19508 D:\shuziluoji\Final\Lift2\Lift2.xpr
# Log file: D:/shuziluoji/Final/Lift2/vivado.log
# Journal file: D:/shuziluoji/Final/Lift2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/shuziluoji/Final/Lift2/Lift2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Applaction/Vivado/2017.1/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'design_1_compare_0_0' generated file not found 'd:/shuziluoji/Final/Lift2/Lift2.srcs/sources_1/bd/design_1/ip/design_1_compare_0_0/design_1_compare_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_compare_0_0' generated file not found 'd:/shuziluoji/Final/Lift2/Lift2.srcs/sources_1/bd/design_1/ip/design_1_compare_0_0/design_1_compare_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_compare_0_0' generated file not found 'd:/shuziluoji/Final/Lift2/Lift2.srcs/sources_1/bd/design_1/ip/design_1_compare_0_0/design_1_compare_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_compare_0_0' generated file not found 'd:/shuziluoji/Final/Lift2/Lift2.srcs/sources_1/bd/design_1/ip/design_1_compare_0_0/design_1_compare_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_compare_0_0' generated file not found 'd:/shuziluoji/Final/Lift2/Lift2.srcs/sources_1/bd/design_1/ip/design_1_compare_0_0/design_1_compare_0_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_translater_0_0' generated file not found 'd:/shuziluoji/Final/Lift2/Lift2.srcs/sources_1/bd/design_1/ip/design_1_translater_0_0/design_1_translater_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_translater_0_0' generated file not found 'd:/shuziluoji/Final/Lift2/Lift2.srcs/sources_1/bd/design_1/ip/design_1_translater_0_0/design_1_translater_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_translater_0_0' generated file not found 'd:/shuziluoji/Final/Lift2/Lift2.srcs/sources_1/bd/design_1/ip/design_1_translater_0_0/design_1_translater_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_translater_0_0' generated file not found 'd:/shuziluoji/Final/Lift2/Lift2.srcs/sources_1/bd/design_1/ip/design_1_translater_0_0/design_1_translater_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_translater_0_0' generated file not found 'd:/shuziluoji/Final/Lift2/Lift2.srcs/sources_1/bd/design_1/ip/design_1_translater_0_0/design_1_translater_0_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_counter_0_1' generated file not found 'd:/shuziluoji/Final/Lift2/Lift2.srcs/sources_1/bd/design_1/ip/design_1_counter_0_1/design_1_counter_0_1.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_counter_0_1' generated file not found 'd:/shuziluoji/Final/Lift2/Lift2.srcs/sources_1/bd/design_1/ip/design_1_counter_0_1/design_1_counter_0_1_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_counter_0_1' generated file not found 'd:/shuziluoji/Final/Lift2/Lift2.srcs/sources_1/bd/design_1/ip/design_1_counter_0_1/design_1_counter_0_1_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_counter_0_1' generated file not found 'd:/shuziluoji/Final/Lift2/Lift2.srcs/sources_1/bd/design_1/ip/design_1_counter_0_1/design_1_counter_0_1_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_counter_0_1' generated file not found 'd:/shuziluoji/Final/Lift2/Lift2.srcs/sources_1/bd/design_1/ip/design_1_counter_0_1/design_1_counter_0_1_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_Rest_0_0' generated file not found 'd:/shuziluoji/Final/Lift2/Lift2.srcs/sources_1/bd/design_1/ip/design_1_Rest_0_0/design_1_Rest_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_Rest_0_0' generated file not found 'd:/shuziluoji/Final/Lift2/Lift2.srcs/sources_1/bd/design_1/ip/design_1_Rest_0_0/design_1_Rest_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_Rest_0_0' generated file not found 'd:/shuziluoji/Final/Lift2/Lift2.srcs/sources_1/bd/design_1/ip/design_1_Rest_0_0/design_1_Rest_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_Rest_0_0' generated file not found 'd:/shuziluoji/Final/Lift2/Lift2.srcs/sources_1/bd/design_1/ip/design_1_Rest_0_0/design_1_Rest_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_Rest_0_0' generated file not found 'd:/shuziluoji/Final/Lift2/Lift2.srcs/sources_1/bd/design_1/ip/design_1_Rest_0_0/design_1_Rest_0_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_translater_0_1' generated file not found 'd:/shuziluoji/Final/Lift2/Lift2.srcs/sources_1/bd/design_1/ip/design_1_translater_0_1/design_1_translater_0_1.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_translater_0_1' generated file not found 'd:/shuziluoji/Final/Lift2/Lift2.srcs/sources_1/bd/design_1/ip/design_1_translater_0_1/design_1_translater_0_1_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_translater_0_1' generated file not found 'd:/shuziluoji/Final/Lift2/Lift2.srcs/sources_1/bd/design_1/ip/design_1_translater_0_1/design_1_translater_0_1_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_translater_0_1' generated file not found 'd:/shuziluoji/Final/Lift2/Lift2.srcs/sources_1/bd/design_1/ip/design_1_translater_0_1/design_1_translater_0_1_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_translater_0_1' generated file not found 'd:/shuziluoji/Final/Lift2/Lift2.srcs/sources_1/bd/design_1/ip/design_1_translater_0_1/design_1_translater_0_1_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_pai_1_0' generated file not found 'd:/shuziluoji/Final/Lift2/Lift2.srcs/sources_1/bd/design_1/ip/design_1_pai_1_0/design_1_pai_1_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_pai_1_0' generated file not found 'd:/shuziluoji/Final/Lift2/Lift2.srcs/sources_1/bd/design_1/ip/design_1_pai_1_0/design_1_pai_1_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_pai_1_0' generated file not found 'd:/shuziluoji/Final/Lift2/Lift2.srcs/sources_1/bd/design_1/ip/design_1_pai_1_0/design_1_pai_1_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_pai_1_0' generated file not found 'd:/shuziluoji/Final/Lift2/Lift2.srcs/sources_1/bd/design_1/ip/design_1_pai_1_0/design_1_pai_1_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_pai_1_0' generated file not found 'd:/shuziluoji/Final/Lift2/Lift2.srcs/sources_1/bd/design_1/ip/design_1_pai_1_0/design_1_pai_1_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_clk_wiz_0_0' generated file not found 'd:/shuziluoji/Final/Lift2/Lift2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_clk_wiz_0_0' generated file not found 'd:/shuziluoji/Final/Lift2/Lift2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_clk_wiz_0_0' generated file not found 'd:/shuziluoji/Final/Lift2/Lift2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_clk_wiz_0_0' generated file not found 'd:/shuziluoji/Final/Lift2/Lift2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_clk_wiz_0_0' generated file not found 'd:/shuziluoji/Final/Lift2/Lift2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_sim_netlist.vhdl'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 813.910 ; gain = 5.586
update_compile_order -fileset sources_1
open_bd_design {D:/shuziluoji/Final/Lift2/Lift2.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding cell -- xilinx.com:module_ref:Rest:1.0 - Rest_0
Adding cell -- xilinx.com:module_ref:translater:1.0 - translater_0
Adding cell -- xilinx.com:module_ref:translater:1.0 - translater_1
Adding cell -- xilinx.com:ip:clk_wiz:5.4 - clk_wiz_0
Adding cell -- xilinx.com:module_ref:pai:1.0 - pai_1
Adding cell -- xilinx.com:module_ref:compare:1.0 - compare_0
Adding cell -- xilinx.com:module_ref:counter:1.0 - counter_0
Adding cell -- xilinx.com:module_ref:FenPin:1.0 - FenPin_0
Adding cell -- xilinx.com:module_ref:clock:1.0 - clock_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /FenPin_0/inclk(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /clock_0/show(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /FenPin_0/outclk(undef) and /counter_0/clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /FenPin_0/outclk(undef) and /clock_0/clk(clk)
Successfully read diagram <design_1> from BD file <D:/shuziluoji/Final/Lift2/Lift2.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 886.410 ; gain = 72.500
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcsg324-3
Top: design_1_wrapper
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 931.648 ; gain = 26.430
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [D:/shuziluoji/Final/Lift2/Lift2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1' [D:/shuziluoji/Final/Lift2/Lift2.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_FenPin_0_1' [d:/shuziluoji/Final/Lift2/Lift2.srcs/sources_1/bd/design_1/ip/design_1_FenPin_0_1/synth/design_1_FenPin_0_1.v:57]
INFO: [Synth 8-638] synthesizing module 'FenPin' [D:/shuziluoji/Final/Lift2/Lift2.srcs/sources_1/new/FenPin.v:23]
INFO: [Synth 8-256] done synthesizing module 'FenPin' (1#1) [D:/shuziluoji/Final/Lift2/Lift2.srcs/sources_1/new/FenPin.v:23]
INFO: [Synth 8-256] done synthesizing module 'design_1_FenPin_0_1' (2#1) [d:/shuziluoji/Final/Lift2/Lift2.srcs/sources_1/bd/design_1/ip/design_1_FenPin_0_1/synth/design_1_FenPin_0_1.v:57]
INFO: [Synth 8-638] synthesizing module 'design_1_Rest_0_0' [d:/shuziluoji/Final/Lift2/Lift2.srcs/sources_1/bd/design_1/ip/design_1_Rest_0_0/synth/design_1_Rest_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'Rest' [D:/shuziluoji/Final/Lift2/Lift2.srcs/sources_1/new/Rest.v:23]
WARNING: [Synth 8-85] always block has no event control specified [D:/shuziluoji/Final/Lift2/Lift2.srcs/sources_1/new/Rest.v:27]
INFO: [Synth 8-256] done synthesizing module 'Rest' (3#1) [D:/shuziluoji/Final/Lift2/Lift2.srcs/sources_1/new/Rest.v:23]
INFO: [Synth 8-256] done synthesizing module 'design_1_Rest_0_0' (4#1) [d:/shuziluoji/Final/Lift2/Lift2.srcs/sources_1/bd/design_1/ip/design_1_Rest_0_0/synth/design_1_Rest_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_0' [d:/shuziluoji/Final/Lift2/Lift2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v:70]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_0_clk_wiz' [d:/shuziluoji/Final/Lift2/Lift2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v:68]
INFO: [Synth 8-638] synthesizing module 'IBUF' [D:/Applaction/Vivado/2017.1/scripts/rt/data/unisim_comp.v:14470]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (5#1) [D:/Applaction/Vivado/2017.1/scripts/rt/data/unisim_comp.v:14470]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [D:/Applaction/Vivado/2017.1/scripts/rt/data/unisim_comp.v:20759]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 6.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 128.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (6#1) [D:/Applaction/Vivado/2017.1/scripts/rt/data/unisim_comp.v:20759]
INFO: [Synth 8-638] synthesizing module 'BUFG' [D:/Applaction/Vivado/2017.1/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (7#1) [D:/Applaction/Vivado/2017.1/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_0_clk_wiz' (8#1) [d:/shuziluoji/Final/Lift2/Lift2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v:68]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_0' (9#1) [d:/shuziluoji/Final/Lift2/Lift2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v:70]
INFO: [Synth 8-638] synthesizing module 'design_1_clock_0_0' [d:/shuziluoji/Final/Lift2/Lift2.srcs/sources_1/bd/design_1/ip/design_1_clock_0_0/synth/design_1_clock_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'clock' [D:/shuziluoji/Final/Lift2/Lift2.srcs/sources_1/new/time1.v:24]
INFO: [Synth 8-256] done synthesizing module 'clock' (10#1) [D:/shuziluoji/Final/Lift2/Lift2.srcs/sources_1/new/time1.v:24]
INFO: [Synth 8-256] done synthesizing module 'design_1_clock_0_0' (11#1) [d:/shuziluoji/Final/Lift2/Lift2.srcs/sources_1/bd/design_1/ip/design_1_clock_0_0/synth/design_1_clock_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'design_1_compare_0_0' [d:/shuziluoji/Final/Lift2/Lift2.srcs/sources_1/bd/design_1/ip/design_1_compare_0_0/synth/design_1_compare_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'compare' [D:/shuziluoji/Final/Lift2/Lift2.srcs/sources_1/new/compare.v:23]
INFO: [Synth 8-256] done synthesizing module 'compare' (12#1) [D:/shuziluoji/Final/Lift2/Lift2.srcs/sources_1/new/compare.v:23]
INFO: [Synth 8-256] done synthesizing module 'design_1_compare_0_0' (13#1) [d:/shuziluoji/Final/Lift2/Lift2.srcs/sources_1/bd/design_1/ip/design_1_compare_0_0/synth/design_1_compare_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'design_1_counter_0_1' [d:/shuziluoji/Final/Lift2/Lift2.srcs/sources_1/bd/design_1/ip/design_1_counter_0_1/synth/design_1_counter_0_1.v:57]
INFO: [Synth 8-638] synthesizing module 'counter' [D:/shuziluoji/Final/Lift2/Lift2.srcs/sources_1/new/counter.v:23]
INFO: [Synth 8-256] done synthesizing module 'counter' (14#1) [D:/shuziluoji/Final/Lift2/Lift2.srcs/sources_1/new/counter.v:23]
INFO: [Synth 8-256] done synthesizing module 'design_1_counter_0_1' (15#1) [d:/shuziluoji/Final/Lift2/Lift2.srcs/sources_1/bd/design_1/ip/design_1_counter_0_1/synth/design_1_counter_0_1.v:57]
INFO: [Synth 8-638] synthesizing module 'design_1_pai_1_0' [d:/shuziluoji/Final/Lift2/Lift2.srcs/sources_1/bd/design_1/ip/design_1_pai_1_0/synth/design_1_pai_1_0.v:57]
INFO: [Synth 8-638] synthesizing module 'pai' [D:/shuziluoji/Final/Lift2/Lift2.srcs/sources_1/new/pai.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [D:/shuziluoji/Final/Lift2/Lift2.srcs/sources_1/new/pai.v:35]
INFO: [Synth 8-256] done synthesizing module 'pai' (16#1) [D:/shuziluoji/Final/Lift2/Lift2.srcs/sources_1/new/pai.v:23]
INFO: [Synth 8-256] done synthesizing module 'design_1_pai_1_0' (17#1) [d:/shuziluoji/Final/Lift2/Lift2.srcs/sources_1/bd/design_1/ip/design_1_pai_1_0/synth/design_1_pai_1_0.v:57]
INFO: [Synth 8-638] synthesizing module 'design_1_translater_0_0' [d:/shuziluoji/Final/Lift2/Lift2.srcs/sources_1/bd/design_1/ip/design_1_translater_0_0/synth/design_1_translater_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'translater' [D:/shuziluoji/Final/Lift2/Lift2.srcs/sources_1/new/translater.v:23]
INFO: [Synth 8-256] done synthesizing module 'translater' (18#1) [D:/shuziluoji/Final/Lift2/Lift2.srcs/sources_1/new/translater.v:23]
INFO: [Synth 8-256] done synthesizing module 'design_1_translater_0_0' (19#1) [d:/shuziluoji/Final/Lift2/Lift2.srcs/sources_1/bd/design_1/ip/design_1_translater_0_0/synth/design_1_translater_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'design_1_translater_0_1' [d:/shuziluoji/Final/Lift2/Lift2.srcs/sources_1/bd/design_1/ip/design_1_translater_0_1/synth/design_1_translater_0_1.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_translater_0_1' (20#1) [d:/shuziluoji/Final/Lift2/Lift2.srcs/sources_1/bd/design_1/ip/design_1_translater_0_1/synth/design_1_translater_0_1.v:57]
INFO: [Synth 8-638] synthesizing module 'design_1_util_vector_logic_0_0' [d:/shuziluoji/Final/Lift2/Lift2.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_0/synth/design_1_util_vector_logic_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'util_vector_logic_v2_0_1_util_vector_logic' [d:/shuziluoji/Final/Lift2/Lift2.srcs/sources_1/bd/design_1/ipshared/6d4d/hdl/util_vector_logic_v2_0_vl_rfs.v:44]
	Parameter C_OPERATION bound to: or - type: string 
	Parameter C_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'util_vector_logic_v2_0_1_util_vector_logic' (21#1) [d:/shuziluoji/Final/Lift2/Lift2.srcs/sources_1/bd/design_1/ipshared/6d4d/hdl/util_vector_logic_v2_0_vl_rfs.v:44]
INFO: [Synth 8-256] done synthesizing module 'design_1_util_vector_logic_0_0' (22#1) [d:/shuziluoji/Final/Lift2/Lift2.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_0/synth/design_1_util_vector_logic_0_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1' (23#1) [D:/shuziluoji/Final/Lift2/Lift2.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (24#1) [D:/shuziluoji/Final/Lift2/Lift2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-3331] design clock has unconnected port rst
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 959.703 ; gain = 54.484
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 959.703 ; gain = 54.484
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tcsg324-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/shuziluoji/Final/Lift2/Lift2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [d:/shuziluoji/Final/Lift2/Lift2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [d:/shuziluoji/Final/Lift2/Lift2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [d:/shuziluoji/Final/Lift2/Lift2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/shuziluoji/Final/Lift2/Lift2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [D:/shuziluoji/Final/Lift2/Lift2.srcs/constrs_1/new/top.xdc]
Finished Parsing XDC File [D:/shuziluoji/Final/Lift2/Lift2.srcs/constrs_1/new/top.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 1249.387 ; gain = 344.168
57 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 1249.387 ; gain = 344.168
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Jun 28 10:53:58 2017] Launched synth_1...
Run output will be captured here: D:/shuziluoji/Final/Lift2/Lift2.runs/synth_1/runme.log
[Wed Jun 28 10:53:58 2017] Launched impl_1...
Run output will be captured here: D:/shuziluoji/Final/Lift2/Lift2.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.1
  **** Build date : Apr 14 2017-19:11:07
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn1" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'connect_hw_server' was cancelled
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Labtools 27-2058] connect_hw_server command cancelled.
connect_hw_server: Time (s): cpu = 00:00:03 ; elapsed = 00:02:46 . Memory (MB): peak = 1286.816 ; gain = 0.000
INFO: [Common 17-344] 'connect_hw_server' was cancelled
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jun 28 11:12:50 2017...
