tst r0, 31
mvnne r1, r2
mvn r3, r1
add r3, r3, r0
