and r0, r0, 13
bic r1, r2, r0
mvn r3, r1, lsl 1
add r0, r3, r3
