// Seed: 2048813327
module module_0 (
    output tri1 id_0
);
  assign {id_2} = id_2;
  reg id_3;
  id_4 :
  assert property (@(negedge 1) {id_4, 1, 1, id_4, 1, id_4}) id_3 <= id_3;
  assign id_3 = id_2;
  assign id_4 = id_2.id_3;
endmodule
module module_1 (
    input tri0 id_0,
    output supply1 id_1,
    input wire id_2,
    input tri0 id_3,
    output logic id_4,
    output uwire id_5
    , id_13,
    output wire id_6,
    input wand id_7,
    input wor id_8,
    input wire id_9,
    input wor id_10,
    input tri id_11
);
  supply0 id_14 = id_2;
  reg id_15, id_16;
  wire id_17;
  always id_4 <= id_15 !=? 1;
  module_0(
      id_6
  );
  reg id_18, id_19 = id_18, id_20;
  always_latch @(posedge id_7) begin
    {id_16} <= id_15;
  end
  always begin
    id_20 <= 1;
  end : id_21
  wire id_22, id_23;
  assign id_19 = id_8 || 1;
endmodule
