Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.24 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.25 secs
 
--> Reading design: MulticycleProcessor.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "MulticycleProcessor.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "MulticycleProcessor"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : MulticycleProcessor
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "\\vboxsvr\machomed\ise\MulticycleProcessor\MainDecoder.vhd" into library work
Parsing entity <MainDecoder>.
Parsing architecture <Behavioral> of entity <maindecoder>.
Parsing VHDL file "\\vboxsvr\machomed\ise\MulticycleProcessor\ALUDecoder.vhd" into library work
Parsing entity <ALUDecoder>.
Parsing architecture <Behavioral> of entity <aludecoder>.
Parsing VHDL file "\\vboxsvr\machomed\ise\MulticycleProcessor\RegisterFile.vhd" into library work
Parsing entity <RegisterFile>.
Parsing architecture <Behavioral> of entity <registerfile>.
Parsing VHDL file "\\vboxsvr\machomed\ise\MulticycleProcessor\InstrDataMemory.vhd" into library work
Parsing entity <InstrDataMemory>.
Parsing architecture <Behavioral> of entity <instrdatamemory>.
Parsing VHDL file "\\vboxsvr\machomed\ise\MulticycleProcessor\ControlUnit.vhd" into library work
Parsing entity <ControlUnit>.
Parsing architecture <Behavioral> of entity <controlunit>.
Parsing VHDL file "\\vboxsvr\machomed\ise\MulticycleProcessor\ALU.vhd" into library work
Parsing entity <ALU>.
Parsing architecture <Behavioral> of entity <alu>.
Parsing VHDL file "\\vboxsvr\machomed\ise\MulticycleProcessor\MulticycleProcessor.vhd" into library work
Parsing entity <MulticycleProcessor>.
Parsing architecture <Behavioral> of entity <multicycleprocessor>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <MulticycleProcessor> (architecture <Behavioral>) from library <work>.

Elaborating entity <RegisterFile> (architecture <Behavioral>) from library <work>.

Elaborating entity <InstrDataMemory> (architecture <Behavioral>) from library <work>.

Elaborating entity <ControlUnit> (architecture <Behavioral>) from library <work>.

Elaborating entity <MainDecoder> (architecture <Behavioral>) from library <work>.

Elaborating entity <ALUDecoder> (architecture <Behavioral>) from library <work>.

Elaborating entity <ALU> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "\\vboxsvr\machomed\ise\MulticycleProcessor\ALU.vhd" Line 66. Case statement is complete. others clause is never selected

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <MulticycleProcessor>.
    Related source file is "\\vboxsvr\machomed\ise\MulticycleProcessor\MulticycleProcessor.vhd".
    Found 32-bit register for signal <pc_out>.
    Found 32-bit register for signal <ALUOut>.
    Found 32-bit register for signal <Data>.
    Found 32-bit register for signal <A>.
    Found 32-bit register for signal <write_data_out>.
    Found 32-bit register for signal <instr_out>.
    Found 1-bit 3-to-1 multiplexer for signal <SrcB[31]_B[14]_MUX_109_o> created at line 145.
    Found 1-bit 3-to-1 multiplexer for signal <SrcB[31]_B[13]_MUX_113_o> created at line 145.
    Found 1-bit 3-to-1 multiplexer for signal <SrcB[31]_B[12]_MUX_117_o> created at line 145.
    Found 1-bit 3-to-1 multiplexer for signal <SrcB[31]_B[11]_MUX_121_o> created at line 145.
    Found 1-bit 3-to-1 multiplexer for signal <SrcB[31]_B[10]_MUX_125_o> created at line 145.
    Found 1-bit 3-to-1 multiplexer for signal <SrcB[31]_B[9]_MUX_129_o> created at line 145.
    Found 1-bit 3-to-1 multiplexer for signal <SrcB[31]_B[8]_MUX_133_o> created at line 145.
    Found 1-bit 3-to-1 multiplexer for signal <SrcB[31]_B[7]_MUX_137_o> created at line 145.
    Found 1-bit 3-to-1 multiplexer for signal <SrcB[31]_B[6]_MUX_141_o> created at line 145.
    Found 1-bit 3-to-1 multiplexer for signal <SrcB[31]_B[5]_MUX_145_o> created at line 145.
    Found 1-bit 3-to-1 multiplexer for signal <SrcB[31]_B[4]_MUX_149_o> created at line 145.
    Found 1-bit 3-to-1 multiplexer for signal <SrcB[31]_B[3]_MUX_153_o> created at line 145.
    Found 1-bit 3-to-1 multiplexer for signal <SrcB[31]_B[2]_MUX_157_o> created at line 145.
    Found 1-bit 3-to-1 multiplexer for signal <SrcB[31]_B[1]_MUX_161_o> created at line 145.
    Found 1-bit 3-to-1 multiplexer for signal <SrcB[31]_B[0]_MUX_165_o> created at line 145.
    Summary:
	inferred 192 D-type flip-flop(s).
	inferred  38 Multiplexer(s).
Unit <MulticycleProcessor> synthesized.

Synthesizing Unit <RegisterFile>.
    Related source file is "\\vboxsvr\machomed\ise\MulticycleProcessor\RegisterFile.vhd".
    Found 32x32-bit dual-port RAM <Mram_gp_reg> for signal <gp_reg>.
    Summary:
	inferred   2 RAM(s).
	inferred   2 Multiplexer(s).
Unit <RegisterFile> synthesized.

Synthesizing Unit <InstrDataMemory>.
    Related source file is "\\vboxsvr\machomed\ise\MulticycleProcessor\InstrDataMemory.vhd".
WARNING:Xst:647 - Input <a<31:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32x32-bit single-port RAM <Mram_gp_reg> for signal <gp_reg>.
    Summary:
	inferred   1 RAM(s).
Unit <InstrDataMemory> synthesized.

Synthesizing Unit <ControlUnit>.
    Related source file is "\\vboxsvr\machomed\ise\MulticycleProcessor\ControlUnit.vhd".
    Summary:
	no macro.
Unit <ControlUnit> synthesized.

Synthesizing Unit <MainDecoder>.
    Related source file is "\\vboxsvr\machomed\ise\MulticycleProcessor\MainDecoder.vhd".
    Found 4-bit register for signal <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 23                                             |
    | Inputs             | 7                                              |
    | Outputs            | 14                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <MainDecoder> synthesized.

Synthesizing Unit <ALUDecoder>.
    Related source file is "\\vboxsvr\machomed\ise\MulticycleProcessor\ALUDecoder.vhd".
    Summary:
	inferred   3 Multiplexer(s).
Unit <ALUDecoder> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "\\vboxsvr\machomed\ise\MulticycleProcessor\ALU.vhd".
    Found 32-bit adder for signal <n0025> created at line 50.
    Found 32-bit adder for signal <S> created at line 50.
    Found 32-bit 4-to-1 multiplexer for signal <result> created at line 57.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   2 Multiplexer(s).
Unit <ALU> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 32x32-bit dual-port RAM                               : 2
 32x32-bit single-port RAM                             : 1
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 2
# Registers                                            : 6
 32-bit register                                       : 6
# Multiplexers                                         : 47
 1-bit 2-to-1 multiplexer                              : 18
 1-bit 3-to-1 multiplexer                              : 15
 2-bit 2-to-1 multiplexer                              : 2
 3-bit 2-to-1 multiplexer                              : 3
 32-bit 2-to-1 multiplexer                             : 7
 32-bit 4-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <InstrDataMemory>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_gp_reg> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <a>             |          |
    |     diA            | connected to signal <wd>            |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <InstrDataMemory> synthesized (advanced).

Synthesizing (advanced) Unit <MulticycleProcessor>.
INFO:Xst:3226 - The RAM <register_file/Mram_gp_reg1> will be implemented as a BLOCK RAM, absorbing the following register(s): <Instr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <RegWrite>      | high     |
    |     addrA          | connected to signal <write_reg_out> |          |
    |     diA            | connected to signal <wd3>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <rd<20:16>>     |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <register_file/Mram_gp_reg> will be implemented as a BLOCK RAM, absorbing the following register(s): <Instr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <RegWrite>      | high     |
    |     addrA          | connected to signal <write_reg_out> |          |
    |     diA            | connected to signal <wd3>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <rd<25:21>>     |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <MulticycleProcessor> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 32x32-bit dual-port block RAM                         : 2
 32x32-bit single-port distributed RAM                 : 1
# Adders/Subtractors                                   : 1
 32-bit adder carry in                                 : 1
# Registers                                            : 192
 Flip-Flops                                            : 192
# Multiplexers                                         : 47
 1-bit 2-to-1 multiplexer                              : 18
 1-bit 3-to-1 multiplexer                              : 15
 2-bit 2-to-1 multiplexer                              : 2
 3-bit 2-to-1 multiplexer                              : 3
 32-bit 2-to-1 multiplexer                             : 7
 32-bit 4-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <control_unit/main_decoder/FSM_0> on signal <state[1:11]> with one-hot encoding.
----------------------
 State | Encoding
----------------------
 0000  | 00000000001
 0001  | 00000000010
 0010  | 00000000100
 0011  | 00000001000
 0110  | 00000010000
 1001  | 00000100000
 1010  | 00001000000
 1000  | 00010000000
 0111  | 00100000000
 0101  | 01000000000
 0100  | 10000000000
----------------------

Optimizing unit <MulticycleProcessor> ...

Optimizing unit <MainDecoder> ...

Optimizing unit <ALU> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block MulticycleProcessor, actual ratio is 0.
FlipFlop Instr_1 has been replicated 2 time(s)
FlipFlop control_unit/main_decoder/state_FSM_FFd10 has been replicated 1 time(s)
FlipFlop control_unit/main_decoder/state_FSM_FFd6 has been replicated 2 time(s)
FlipFlop control_unit/main_decoder/state_FSM_FFd7 has been replicated 1 time(s)
FlipFlop control_unit/main_decoder/state_FSM_FFd9 has been replicated 2 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 211
 Flip-Flops                                            : 211

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : MulticycleProcessor.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 462
#      GND                         : 1
#      INV                         : 1
#      LUT2                        : 2
#      LUT3                        : 76
#      LUT4                        : 21
#      LUT5                        : 55
#      LUT6                        : 241
#      MUXCY                       : 31
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 32
# FlipFlops/Latches                : 211
#      FDC                         : 16
#      FDCE                        : 32
#      FDE                         : 162
#      FDP                         : 1
# RAMS                             : 34
#      RAM32X1S                    : 32
#      RAMB18E1                    : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 134
#      IBUF                        : 1
#      OBUF                        : 133

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             211  out of  126800     0%  
 Number of Slice LUTs:                  428  out of  63400     0%  
    Number used as Logic:               396  out of  63400     0%  
    Number used as Memory:               32  out of  19000     0%  
       Number used as RAM:               32

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    450
   Number with an unused Flip Flop:     239  out of    450    53%  
   Number with an unused LUT:            22  out of    450     4%  
   Number of fully used LUT-FF pairs:   189  out of    450    42%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                         135
 Number of bonded IOBs:                 135  out of    210    64%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of    135     0%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 245   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.138ns (Maximum Frequency: 194.645MHz)
   Minimum input arrival time before clock: 1.310ns
   Maximum output required time after clock: 3.873ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.138ns (frequency: 194.645MHz)
  Total number of paths / destination ports: 576953 / 593
-------------------------------------------------------------------------
Delay:               5.138ns (Levels of Logic = 22)
  Source:            Instr_5 (FF)
  Destination:       PC_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: Instr_5 to PC_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              5   0.361   0.575  Instr_5 (Instr_5)
     LUT4:I0->O           34   0.097   0.663  control_unit/alu_decoder/PWR_11_o_GND_43_o_select_7_OUT<2>11 (control_unit/alu_decoder/PWR_11_o_GND_43_o_select_7_OUT<2>1)
     LUT6:I2->O            1   0.097   0.000  ualu/Madd_S_Madd_lut<1> (ualu/Madd_S_Madd_lut<1>)
     MUXCY:S->O            1   0.353   0.000  ualu/Madd_S_Madd_cy<1> (ualu/Madd_S_Madd_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ualu/Madd_S_Madd_cy<2> (ualu/Madd_S_Madd_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ualu/Madd_S_Madd_cy<3> (ualu/Madd_S_Madd_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ualu/Madd_S_Madd_cy<4> (ualu/Madd_S_Madd_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ualu/Madd_S_Madd_cy<5> (ualu/Madd_S_Madd_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ualu/Madd_S_Madd_cy<6> (ualu/Madd_S_Madd_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  ualu/Madd_S_Madd_cy<7> (ualu/Madd_S_Madd_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  ualu/Madd_S_Madd_cy<8> (ualu/Madd_S_Madd_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  ualu/Madd_S_Madd_cy<9> (ualu/Madd_S_Madd_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  ualu/Madd_S_Madd_cy<10> (ualu/Madd_S_Madd_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  ualu/Madd_S_Madd_cy<11> (ualu/Madd_S_Madd_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  ualu/Madd_S_Madd_cy<12> (ualu/Madd_S_Madd_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  ualu/Madd_S_Madd_cy<13> (ualu/Madd_S_Madd_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  ualu/Madd_S_Madd_cy<14> (ualu/Madd_S_Madd_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  ualu/Madd_S_Madd_cy<15> (ualu/Madd_S_Madd_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  ualu/Madd_S_Madd_cy<16> (ualu/Madd_S_Madd_cy<16>)
     XORCY:CI->O           1   0.370   0.295  ualu/Madd_S_Madd_xor<17> (ualu/S<17>)
     LUT5:I4->O            4   0.097   0.697  ualu/Mmux_result91 (alu_result_out_17_OBUF)
     LUT6:I1->O            1   0.097   0.511  PCEn8 (PCEn8)
     LUT6:I3->O           32   0.097   0.386  PCEn9 (PCEn)
     FDCE:CE                   0.095          PC_0
    ----------------------------------------
    Total                      5.138ns (2.009ns logic, 3.129ns route)
                                       (39.1% logic, 60.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 221 / 221
-------------------------------------------------------------------------
Offset:              1.310ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       register_file/Mram_gp_reg1 (RAM)
  Destination Clock: clk rising

  Data Path: reset to register_file/Mram_gp_reg1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            61   0.001   0.491  reset_IBUF (reset_IBUF)
     LUT4:I2->O            1   0.097   0.279  rd<16>_01 (rd<16>_0_0)
     RAMB18E1:ADDRARDADDR5        0.442          register_file/Mram_gp_reg1
    ----------------------------------------
    Total                      1.310ns (0.540ns logic, 0.770ns route)
                                       (41.2% logic, 58.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 17007 / 133
-------------------------------------------------------------------------
Offset:              3.873ns (Levels of Logic = 35)
  Source:            Instr_5 (FF)
  Destination:       alu_result_out<31> (PAD)
  Source Clock:      clk rising

  Data Path: Instr_5 to alu_result_out<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              5   0.361   0.575  Instr_5 (Instr_5)
     LUT4:I0->O           34   0.097   0.663  control_unit/alu_decoder/PWR_11_o_GND_43_o_select_7_OUT<2>11 (control_unit/alu_decoder/PWR_11_o_GND_43_o_select_7_OUT<2>1)
     LUT6:I2->O            1   0.097   0.000  ualu/Madd_S_Madd_lut<1> (ualu/Madd_S_Madd_lut<1>)
     MUXCY:S->O            1   0.353   0.000  ualu/Madd_S_Madd_cy<1> (ualu/Madd_S_Madd_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ualu/Madd_S_Madd_cy<2> (ualu/Madd_S_Madd_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ualu/Madd_S_Madd_cy<3> (ualu/Madd_S_Madd_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ualu/Madd_S_Madd_cy<4> (ualu/Madd_S_Madd_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ualu/Madd_S_Madd_cy<5> (ualu/Madd_S_Madd_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ualu/Madd_S_Madd_cy<6> (ualu/Madd_S_Madd_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  ualu/Madd_S_Madd_cy<7> (ualu/Madd_S_Madd_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  ualu/Madd_S_Madd_cy<8> (ualu/Madd_S_Madd_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  ualu/Madd_S_Madd_cy<9> (ualu/Madd_S_Madd_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  ualu/Madd_S_Madd_cy<10> (ualu/Madd_S_Madd_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  ualu/Madd_S_Madd_cy<11> (ualu/Madd_S_Madd_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  ualu/Madd_S_Madd_cy<12> (ualu/Madd_S_Madd_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  ualu/Madd_S_Madd_cy<13> (ualu/Madd_S_Madd_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  ualu/Madd_S_Madd_cy<14> (ualu/Madd_S_Madd_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  ualu/Madd_S_Madd_cy<15> (ualu/Madd_S_Madd_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  ualu/Madd_S_Madd_cy<16> (ualu/Madd_S_Madd_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  ualu/Madd_S_Madd_cy<17> (ualu/Madd_S_Madd_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  ualu/Madd_S_Madd_cy<18> (ualu/Madd_S_Madd_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  ualu/Madd_S_Madd_cy<19> (ualu/Madd_S_Madd_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  ualu/Madd_S_Madd_cy<20> (ualu/Madd_S_Madd_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  ualu/Madd_S_Madd_cy<21> (ualu/Madd_S_Madd_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  ualu/Madd_S_Madd_cy<22> (ualu/Madd_S_Madd_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  ualu/Madd_S_Madd_cy<23> (ualu/Madd_S_Madd_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  ualu/Madd_S_Madd_cy<24> (ualu/Madd_S_Madd_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  ualu/Madd_S_Madd_cy<25> (ualu/Madd_S_Madd_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  ualu/Madd_S_Madd_cy<26> (ualu/Madd_S_Madd_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  ualu/Madd_S_Madd_cy<27> (ualu/Madd_S_Madd_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  ualu/Madd_S_Madd_cy<28> (ualu/Madd_S_Madd_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  ualu/Madd_S_Madd_cy<29> (ualu/Madd_S_Madd_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  ualu/Madd_S_Madd_cy<30> (ualu/Madd_S_Madd_cy<30>)
     XORCY:CI->O           2   0.370   0.300  ualu/Madd_S_Madd_xor<31> (ualu/S<31>)
     LUT6:I5->O            4   0.097   0.293  ualu/Mmux_result251 (alu_result_out_31_OBUF)
     OBUF:I->O                 0.000          alu_result_out_31_OBUF (alu_result_out<31>)
    ----------------------------------------
    Total                      3.873ns (2.042ns logic, 1.831ns route)
                                       (52.7% logic, 47.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.138|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 20.00 secs
Total CPU time to Xst completion: 19.94 secs
 
--> 

Total memory usage is 321812 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    3 (   0 filtered)

