srcscan starts
=============== Using precompiled files for SV std libs ===========
INFO: The Verilog library search path for library "std" is now "D:/ProgramFiles/Vivado/2023.2/data/precomp_hsv/sv/std" (VERI-1509)
INFO: The Verilog library search path for library "uvm" is now "D:/ProgramFiles/Vivado/2023.2/data/precomp_hsv/sv/uvm" (VERI-1509)
INFO: analyzing module ALU_controller (VERI-9002)
INFO: analyzing module adder (VERI-9002)
INFO: analyzing module alu (VERI-9002)
INFO: analyzing module clk_div (VERI-9002)
D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/clk_div.sv(35): WARNING: syntax error near ')' (VERI-1137)
INFO: analyzing module control (VERI-9002)
INFO: analyzing module data_ram (VERI-9002)
INFO: analyzing module imm_gen (VERI-9002)
INFO: analyzing module instr_rom (VERI-9002)
INFO: analyzing module instr_split (VERI-9002)
INFO: analyzing module mux (VERI-9002)
INFO: analyzing module pc (VERI-9002)
INFO: analyzing module reg_file (VERI-9002)
INFO: analyzing module single_cpu (VERI-9002)
Listing tops:
VeriTop library:xil_defaultlib mod:clk_div
VeriTop library:xil_defaultlib mod:single_cpu
END of tops
D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/clk_div.sv(23): INFO: compiling module 'clk_div_default' (VERI-1018)
D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/single_cpu.sv(23): INFO: compiling module 'single_cpu_default' (VERI-1018)
srcscan exits with return value 0
