;redcode
;assert 1
	SPL 0, <402
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	CMP -507, @-920
	ADD 249, @60
	CMP -507, @-920
	JMZ 210, 30
	JMZ 210, 30
	MOV -817, <-20
	MOV -817, <-20
	SUB 12, @10
	SUB -7, <-420
	MOV -1, <-20
	MOV -1, <-20
	SUB 0, -1
	SUB 12, @10
	SLT 700, 600
	SLT 700, 600
	SUB -7, <-420
	SUB #72, @200
	SUB @127, @106
	SUB 12, @-10
	JMP 0, -1
	SPL @127, 180
	SPL <-147, -100
	SUB @-147, -100
	SLT 700, 600
	SUB 0, -1
	MOV -1, <-20
	SUB @121, 106
	SLT 780, 603
	CMP 700, 600
	SPL -507, -920
	MOV -1, <-20
	SUB -7, <-670
	DJN -1, @-20
	JMZ -1, @-20
	JMP @172, 208
	CMP 700, 600
	CMP 700, 600
	SUB @127, @106
	SUB @127, @106
	CMP 700, 600
	MOV -7, <-20
	MOV -7, <-20
	SUB @127, @106
	JMP @12, #201
	CMP -7, <-420
	CMP -7, <-420
