#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: D:\pango\PDS_2022.1\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.19045
#Hostname: LAPTOP-HH0DB6L7
Generated by Fabric Compiler (version 2022.1 build 99559) at Sat Oct 14 21:32:56 2023
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {gpio[0]} LOC=U11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {gpio[0]} LOC=U11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {gpio[1]} LOC=P17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {gpio[1]} LOC=P17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {gpio[2]} LOC=T13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {gpio[2]} LOC=T13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {gpio[3]} LOC=R13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {gpio[3]} LOC=R13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {gpio[4]} LOC=P13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {gpio[4]} LOC=P13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {gpio[5]} LOC=P14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {gpio[5]} LOC=P14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {gpio[6]} LOC=R15 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {gpio[6]} LOC=R15 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {gpio[7]} LOC=R14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {gpio[7]} LOC=R14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {halted_ind} LOC=U10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {halted_ind} LOC=U10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {jtag_TDO} LOC=V17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {jtag_TDO} LOC=V17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {spi2_clk} LOC=U17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {spi2_clk} LOC=U17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {spi2_mosi} LOC=U18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {spi2_mosi} LOC=U18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {spi2_ss} LOC=M13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {spi2_ss} LOC=M13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {spi_clk} LOC=N15 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {spi_clk} LOC=N15 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {spi_mosi} LOC=L13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {spi_mosi} LOC=L13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {spi_ss} LOC=P18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {spi_ss} LOC=P18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {uart_tx_pin} LOC=R18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {uart_tx_pin} LOC=R18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {clk_in} LOC=B5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {clk_in} LOC=B5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {jtag_TCK} LOC=T17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {jtag_TCK} LOC=T17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {jtag_TDI} LOC=V18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {jtag_TDI} LOC=V18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {jtag_TMS} LOC=T18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {jtag_TMS} LOC=T18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {rst_ext_i} LOC=U12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {rst_ext_i} LOC=U12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {spi2_miso} LOC=M14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {spi2_miso} LOC=M14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {spi_miso} LOC=R17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {spi_miso} LOC=R17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {uart_rx_pin} LOC=N14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {uart_rx_pin} LOC=N14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Constraint check end.
I: Column Clock Check close.

Placement started.
Phase 1 Pre global placement started.
Mapping instance pll1/u_pll_e1/goppll to PLL_82_319.
Phase 1.1 1st GP placement started.
Design Utilization : 26%.
Wirelength after clock region global placement is 64495.
1st GP placement takes 7.58 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_0/gopclkbufg to USCM_74_104.
Mapping instance clkbufg_1/gopclkbufg to USCM_74_105.
Clock placement takes 0.09 sec.

Pre global placement takes 8.58 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst clk_in_ibuf/opit_1 on IOL_7_298.
Placed fixed group with base inst gpio_tri[0]/opit_1 on IOL_151_102.
Placed fixed group with base inst gpio_tri[1]/opit_1 on IOL_151_46.
Placed fixed group with base inst gpio_tri[2]/opit_1 on IOL_151_13.
Placed fixed group with base inst gpio_tri[3]/opit_1 on IOL_151_14.
Placed fixed group with base inst gpio_tri[4]/opit_1 on IOL_151_10.
Placed fixed group with base inst gpio_tri[5]/opit_1 on IOL_151_9.
Placed fixed group with base inst gpio_tri[6]/opit_1 on IOL_151_17.
Placed fixed group with base inst gpio_tri[7]/opit_1 on IOL_151_18.
Placed fixed group with base inst halted_ind_obuf/opit_1 on IOL_151_114.
Placed fixed group with base inst jtag_TCK_ibuf/opit_1 on IOL_151_73.
Placed fixed group with base inst jtag_TDI_ibuf/opit_1 on IOL_151_82.
Placed fixed group with base inst jtag_TDO_obuf/opit_1 on IOL_151_81.
Placed fixed group with base inst jtag_TMS_ibuf/opit_1 on IOL_151_74.
Placed fixed group with base inst rst_ext_i_ibuf/opit_1 on IOL_151_106.
Placed fixed group with base inst spi2_clk_obuf/opit_1 on IOL_151_77.
Placed fixed group with base inst spi2_miso_ibuf/opit_1 on IOL_151_145.
Placed fixed group with base inst spi2_mosi_obuf/opit_1 on IOL_151_78.
Placed fixed group with base inst spi2_ss_obuf/opit_1 on IOL_151_146.
Placed fixed group with base inst spi_clk_obuf/opit_1 on IOL_151_134.
Placed fixed group with base inst spi_miso_ibuf/opit_1 on IOL_151_50.
Placed fixed group with base inst spi_mosi_obuf/opit_1 on IOL_151_162.
Placed fixed group with base inst spi_ss_obuf/opit_1 on IOL_151_45.
Placed fixed group with base inst uart_rx_pin_ibuf/opit_1 on IOL_151_5.
Placed fixed group with base inst uart_tx_pin_obuf/opit_1 on IOL_151_49.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_74_104.
Placed fixed instance clkbufg_1/gopclkbufg on USCM_74_105.
Placed fixed instance pll1/u_pll_e1/goppll on PLL_82_319.
Placed fixed instance BKCL_auto_0 on BKCL_2_268.
Placed fixed instance BKCL_auto_1 on BKCL_154_144.
Placed fixed instance BKCL_auto_2 on BKCL_154_20.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.03 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 494955.
	1 iterations finished.
	Final slack 494955.
Super clustering done.
Design Utilization : 26%.
2nd GP placement takes 7.62 sec.

Wirelength after global placement is 74706.
Global placement takes 7.67 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
Wirelength after macro cell placement is 89986.
Macro cell placement takes 0.02 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 494955.
	1 iterations finished.
	Final slack 494955.
Super clustering done.
Design Utilization : 26%.
3rd GP placement takes 6.11 sec.

Wirelength after post global placement is 67888.
Post global placement takes 6.12 sec.

Phase 4 Legalization started.
The average distance in LP is 1.140611.
Wirelength after legalization is 73790.
Legalization takes 0.53 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 497577.
Replication placement takes 0.41 sec.

Wirelength after replication placement is 73790.
Phase 5.2 DP placement started.
Legalized cost 497577.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.30 sec.

Wirelength after detailed placement is 73790.
Timing-driven detailed placement takes 0.72 sec.

Worst slack is 497577, TNS after placement is 0.
Placement done.
Total placement takes 25.53 sec.
Finished placement. (CPU time elapsed 0h:00m:25s)

Routing started.
Building routing graph takes 0.94 sec.
Worst slack is 497577, TNS before global route is 0.
Processing design graph takes 0.42 sec.
Total memory for routing:
	51.304298 M.
Total nets for routing : 7479.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Global Routing step 2 processed 0 nets, it takes 0.02 sec.
Unrouted nets 314 at the end of iteration 0.
Unrouted nets 217 at the end of iteration 1.
Unrouted nets 171 at the end of iteration 2.
Unrouted nets 130 at the end of iteration 3.
Unrouted nets 94 at the end of iteration 4.
Unrouted nets 75 at the end of iteration 5.
Unrouted nets 54 at the end of iteration 6.
Unrouted nets 27 at the end of iteration 7.
Unrouted nets 23 at the end of iteration 8.
Unrouted nets 7 at the end of iteration 9.
Unrouted nets 0 at the end of iteration 10.
Global Routing step 3 processed 418 nets, it takes 3.23 sec.
Global routing takes 3.27 sec.
Total 10053 subnets.
    forward max bucket size 671 , backward 715.
        Unrouted nets 7771 at the end of iteration 0.
    route iteration 0, CPU time elapsed 2.312500 sec.
    forward max bucket size 850 , backward 840.
        Unrouted nets 6118 at the end of iteration 1.
    route iteration 1, CPU time elapsed 1.875000 sec.
    forward max bucket size 856 , backward 1066.
        Unrouted nets 4908 at the end of iteration 2.
    route iteration 2, CPU time elapsed 1.593750 sec.
    forward max bucket size 1329 , backward 1586.
        Unrouted nets 3981 at the end of iteration 3.
    route iteration 3, CPU time elapsed 1.609375 sec.
    forward max bucket size 1290 , backward 1570.
        Unrouted nets 3337 at the end of iteration 4.
    route iteration 4, CPU time elapsed 1.593750 sec.
    forward max bucket size 1299 , backward 1539.
        Unrouted nets 2741 at the end of iteration 5.
    route iteration 5, CPU time elapsed 1.609375 sec.
    forward max bucket size 1059 , backward 892.
        Unrouted nets 2969 at the end of iteration 6.
    route iteration 6, CPU time elapsed 1.281250 sec.
    forward max bucket size 1226 , backward 1323.
        Unrouted nets 2773 at the end of iteration 7.
    route iteration 7, CPU time elapsed 1.156250 sec.
    forward max bucket size 764 , backward 779.
        Unrouted nets 2436 at the end of iteration 8.
    route iteration 8, CPU time elapsed 1.046875 sec.
    forward max bucket size 893 , backward 868.
        Unrouted nets 2072 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.937500 sec.
    forward max bucket size 879 , backward 748.
        Unrouted nets 1786 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.828125 sec.
    forward max bucket size 965 , backward 703.
        Unrouted nets 1542 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.750000 sec.
    forward max bucket size 1528 , backward 1413.
        Unrouted nets 1264 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.625000 sec.
    forward max bucket size 615 , backward 544.
        Unrouted nets 1071 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.531250 sec.
    forward max bucket size 822 , backward 992.
        Unrouted nets 904 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.453125 sec.
    forward max bucket size 538 , backward 562.
        Unrouted nets 739 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.406250 sec.
    forward max bucket size 589 , backward 768.
        Unrouted nets 591 at the end of iteration 16.
    route iteration 16, CPU time elapsed 0.328125 sec.
    forward max bucket size 577 , backward 826.
        Unrouted nets 466 at the end of iteration 17.
    route iteration 17, CPU time elapsed 0.265625 sec.
    forward max bucket size 682 , backward 832.
        Unrouted nets 388 at the end of iteration 18.
    route iteration 18, CPU time elapsed 0.250000 sec.
    forward max bucket size 436 , backward 856.
        Unrouted nets 274 at the end of iteration 19.
    route iteration 19, CPU time elapsed 0.218750 sec.
    forward max bucket size 361 , backward 859.
        Unrouted nets 207 at the end of iteration 20.
    route iteration 20, CPU time elapsed 0.171875 sec.
    forward max bucket size 385 , backward 362.
        Unrouted nets 165 at the end of iteration 21.
    route iteration 21, CPU time elapsed 0.140625 sec.
    forward max bucket size 129 , backward 181.
        Unrouted nets 116 at the end of iteration 22.
    route iteration 22, CPU time elapsed 0.125000 sec.
    forward max bucket size 260 , backward 153.
        Unrouted nets 113 at the end of iteration 23.
    route iteration 23, CPU time elapsed 0.109375 sec.
    forward max bucket size 943 , backward 850.
        Unrouted nets 108 at the end of iteration 24.
    route iteration 24, CPU time elapsed 0.109375 sec.
    forward max bucket size 943 , backward 736.
        Unrouted nets 75 at the end of iteration 25.
    route iteration 25, CPU time elapsed 0.078125 sec.
    forward max bucket size 762 , backward 247.
        Unrouted nets 68 at the end of iteration 26.
    route iteration 26, CPU time elapsed 0.062500 sec.
    forward max bucket size 166 , backward 209.
        Unrouted nets 69 at the end of iteration 27.
    route iteration 27, CPU time elapsed 0.078125 sec.
    forward max bucket size 136 , backward 52.
        Unrouted nets 51 at the end of iteration 28.
    route iteration 28, CPU time elapsed 0.078125 sec.
    forward max bucket size 40 , backward 53.
        Unrouted nets 48 at the end of iteration 29.
    route iteration 29, CPU time elapsed 0.078125 sec.
    forward max bucket size 51 , backward 58.
        Unrouted nets 28 at the end of iteration 30.
    route iteration 30, CPU time elapsed 0.062500 sec.
    forward max bucket size 20 , backward 31.
        Unrouted nets 24 at the end of iteration 31.
    route iteration 31, CPU time elapsed 0.046875 sec.
    forward max bucket size 22 , backward 38.
        Unrouted nets 16 at the end of iteration 32.
    route iteration 32, CPU time elapsed 0.062500 sec.
    forward max bucket size 57 , backward 66.
        Unrouted nets 9 at the end of iteration 33.
    route iteration 33, CPU time elapsed 0.046875 sec.
    forward max bucket size 56 , backward 63.
        Unrouted nets 11 at the end of iteration 34.
    route iteration 34, CPU time elapsed 0.046875 sec.
    forward max bucket size 204 , backward 172.
        Unrouted nets 13 at the end of iteration 35.
    route iteration 35, CPU time elapsed 0.062500 sec.
    forward max bucket size 49 , backward 62.
        Unrouted nets 8 at the end of iteration 36.
    route iteration 36, CPU time elapsed 0.046875 sec.
    forward max bucket size 122 , backward 74.
        Unrouted nets 8 at the end of iteration 37.
    route iteration 37, CPU time elapsed 0.046875 sec.
    forward max bucket size 33 , backward 33.
        Unrouted nets 7 at the end of iteration 38.
    route iteration 38, CPU time elapsed 0.046875 sec.
    forward max bucket size 17 , backward 24.
        Unrouted nets 4 at the end of iteration 39.
    route iteration 39, CPU time elapsed 0.046875 sec.
    forward max bucket size 13 , backward 11.
        Unrouted nets 0 at the end of iteration 40.
    route iteration 40, CPU time elapsed 0.046875 sec.
Detailed routing takes 40 iterations
Detailed routing takes 22.17 sec.
Start fix hold violation.
Build tmp routing results takes 0.11 sec.
Timing analysis takes 1.00 sec.
No hold violation.
Hold Violation Fix in router takes 0 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 1.47 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.81 sec.
Used SRB routing arc is 97041.
Cleanup routing takes 0.02 sec.
Routing done.
Total routing takes 29.67 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                  
| Use of APM               | 4        | 30            | 14                 
| Use of BKCL              | 3        | 6             | 50                 
| Use of CLMA              | 1503     | 3274          | 46                 
|   FF                     | 2352     | 19644         | 12                 
|   LUT                    | 3549     | 13096         | 28                 
|   LUT-FF pairs           | 952      | 13096         | 8                  
| Use of CLMS              | 468      | 1110          | 43                 
|   FF                     | 723      | 6660          | 11                 
|   LUT                    | 1045     | 4440          | 24                 
|   LUT-FF pairs           | 328      | 4440          | 8                  
|   Distributed RAM        | 0        | 4440          | 0                  
| Use of CRYSTAL           | 0        | 6             | 0                  
| Use of DLL               | 0        | 6             | 0                  
| Use of DQSL              | 0        | 18            | 0                  
| Use of DRM               | 48       | 48            | 100                
| Use of FLSIF             | 0        | 1             | 0                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 0        | 2745          | 0                  
| Use of HMEMC             | 0        | 2             | 0                  
| Use of IO                | 25       | 240           | 11                 
|   IOBD                   | 15       | 120           | 13                 
|   IOBR                   | 0        | 6             | 0                  
|   IOBS                   | 10       | 114           | 9                  
| Use of IOCKDIV           | 0        | 12            | 0                  
| Use of IOCKDLY           | 0        | 24            | 0                  
| Use of IOCKGATE          | 0        | 12            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                  
| Use of IOL               | 25       | 240           | 11                 
| Use of IPAL              | 0        | 1             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PLL               | 1        | 6             | 17                 
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 5        | 24            | 21                 
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 6             | 0                  
| Use of SCANCHAIN         | 0        | 4             | 0                  
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 2        | 20            | 10                 
| Use of USCMMUX_TEST      | 0        | 20            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:29s)
Design 'tinyriscv_soc_top' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing. (CPU time elapsed 0h:01m:07s)
Action pnr: Real time elapsed is 0h:1m:12s
Action pnr: CPU time elapsed is 0h:1m:8s
Action pnr: Process CPU time elapsed is 0h:1m:8s
Current time: Sat Oct 14 21:34:06 2023
Action pnr: Peak memory pool usage is 791 MB
