$comment
	File created using the following command:
		vcd file alu.msim.vcd -direction
$end
$date
	Thu Dec 16 15:44:06 2021
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module alu_vhd_vec_tst $end
$var wire 1 ! ALU_Result [7] $end
$var wire 1 " ALU_Result [6] $end
$var wire 1 # ALU_Result [5] $end
$var wire 1 $ ALU_Result [4] $end
$var wire 1 % ALU_Result [3] $end
$var wire 1 & ALU_Result [2] $end
$var wire 1 ' ALU_Result [1] $end
$var wire 1 ( ALU_Result [0] $end
$var wire 1 ) ALU_se1 [2] $end
$var wire 1 * ALU_se1 [1] $end
$var wire 1 + ALU_se1 [0] $end
$var wire 1 , B [7] $end
$var wire 1 - B [6] $end
$var wire 1 . B [5] $end
$var wire 1 / B [4] $end
$var wire 1 0 B [3] $end
$var wire 1 1 B [2] $end
$var wire 1 2 B [1] $end
$var wire 1 3 B [0] $end
$var wire 1 4 Bus1 [7] $end
$var wire 1 5 Bus1 [6] $end
$var wire 1 6 Bus1 [5] $end
$var wire 1 7 Bus1 [4] $end
$var wire 1 8 Bus1 [3] $end
$var wire 1 9 Bus1 [2] $end
$var wire 1 : Bus1 [1] $end
$var wire 1 ; Bus1 [0] $end
$var wire 1 < NZVC [3] $end
$var wire 1 = NZVC [2] $end
$var wire 1 > NZVC [1] $end
$var wire 1 ? NZVC [0] $end

$scope module i1 $end
$var wire 1 @ gnd $end
$var wire 1 A vcc $end
$var wire 1 B unknown $end
$var wire 1 C devoe $end
$var wire 1 D devclrn $end
$var wire 1 E devpor $end
$var wire 1 F ww_devoe $end
$var wire 1 G ww_devclrn $end
$var wire 1 H ww_devpor $end
$var wire 1 I ww_B [7] $end
$var wire 1 J ww_B [6] $end
$var wire 1 K ww_B [5] $end
$var wire 1 L ww_B [4] $end
$var wire 1 M ww_B [3] $end
$var wire 1 N ww_B [2] $end
$var wire 1 O ww_B [1] $end
$var wire 1 P ww_B [0] $end
$var wire 1 Q ww_Bus1 [7] $end
$var wire 1 R ww_Bus1 [6] $end
$var wire 1 S ww_Bus1 [5] $end
$var wire 1 T ww_Bus1 [4] $end
$var wire 1 U ww_Bus1 [3] $end
$var wire 1 V ww_Bus1 [2] $end
$var wire 1 W ww_Bus1 [1] $end
$var wire 1 X ww_Bus1 [0] $end
$var wire 1 Y ww_ALU_se1 [2] $end
$var wire 1 Z ww_ALU_se1 [1] $end
$var wire 1 [ ww_ALU_se1 [0] $end
$var wire 1 \ ww_ALU_Result [7] $end
$var wire 1 ] ww_ALU_Result [6] $end
$var wire 1 ^ ww_ALU_Result [5] $end
$var wire 1 _ ww_ALU_Result [4] $end
$var wire 1 ` ww_ALU_Result [3] $end
$var wire 1 a ww_ALU_Result [2] $end
$var wire 1 b ww_ALU_Result [1] $end
$var wire 1 c ww_ALU_Result [0] $end
$var wire 1 d ww_NZVC [3] $end
$var wire 1 e ww_NZVC [2] $end
$var wire 1 f ww_NZVC [1] $end
$var wire 1 g ww_NZVC [0] $end
$var wire 1 h \ALU_Result[0]~output_o\ $end
$var wire 1 i \ALU_Result[1]~output_o\ $end
$var wire 1 j \ALU_Result[2]~output_o\ $end
$var wire 1 k \ALU_Result[3]~output_o\ $end
$var wire 1 l \ALU_Result[4]~output_o\ $end
$var wire 1 m \ALU_Result[5]~output_o\ $end
$var wire 1 n \ALU_Result[6]~output_o\ $end
$var wire 1 o \ALU_Result[7]~output_o\ $end
$var wire 1 p \NZVC[0]~output_o\ $end
$var wire 1 q \NZVC[1]~output_o\ $end
$var wire 1 r \NZVC[2]~output_o\ $end
$var wire 1 s \NZVC[3]~output_o\ $end
$var wire 1 t \ALU_se1[0]~input_o\ $end
$var wire 1 u \Bus1[0]~input_o\ $end
$var wire 1 v \B[0]~input_o\ $end
$var wire 1 w \Add0~1_sumout\ $end
$var wire 1 x \Add1~1_sumout\ $end
$var wire 1 y \ALU_Result[0]~0_combout\ $end
$var wire 1 z \ALU_se1[1]~input_o\ $end
$var wire 1 { \ALU_se1[2]~input_o\ $end
$var wire 1 | \Equal0~0_combout\ $end
$var wire 1 } \ALU_Result[0]$latch~combout\ $end
$var wire 1 ~ \Bus1[1]~input_o\ $end
$var wire 1 !! \B[1]~input_o\ $end
$var wire 1 "! \Add0~2\ $end
$var wire 1 #! \Add0~5_sumout\ $end
$var wire 1 $! \Add1~2\ $end
$var wire 1 %! \Add1~3\ $end
$var wire 1 &! \Add1~5_sumout\ $end
$var wire 1 '! \ALU_Result[1]~1_combout\ $end
$var wire 1 (! \ALU_Result[1]$latch~combout\ $end
$var wire 1 )! \Bus1[2]~input_o\ $end
$var wire 1 *! \B[2]~input_o\ $end
$var wire 1 +! \Add0~6\ $end
$var wire 1 ,! \Add0~9_sumout\ $end
$var wire 1 -! \Add1~6\ $end
$var wire 1 .! \Add1~7\ $end
$var wire 1 /! \Add1~9_sumout\ $end
$var wire 1 0! \ALU_Result[2]~2_combout\ $end
$var wire 1 1! \ALU_Result[2]$latch~combout\ $end
$var wire 1 2! \Bus1[3]~input_o\ $end
$var wire 1 3! \B[3]~input_o\ $end
$var wire 1 4! \Add0~10\ $end
$var wire 1 5! \Add0~13_sumout\ $end
$var wire 1 6! \Add1~10\ $end
$var wire 1 7! \Add1~11\ $end
$var wire 1 8! \Add1~13_sumout\ $end
$var wire 1 9! \ALU_Result[3]~3_combout\ $end
$var wire 1 :! \ALU_Result[3]$latch~combout\ $end
$var wire 1 ;! \Bus1[4]~input_o\ $end
$var wire 1 <! \B[4]~input_o\ $end
$var wire 1 =! \Add0~14\ $end
$var wire 1 >! \Add0~17_sumout\ $end
$var wire 1 ?! \Add1~14\ $end
$var wire 1 @! \Add1~15\ $end
$var wire 1 A! \Add1~17_sumout\ $end
$var wire 1 B! \ALU_Result[4]~4_combout\ $end
$var wire 1 C! \ALU_Result[4]$latch~combout\ $end
$var wire 1 D! \Bus1[5]~input_o\ $end
$var wire 1 E! \B[5]~input_o\ $end
$var wire 1 F! \Add0~18\ $end
$var wire 1 G! \Add0~21_sumout\ $end
$var wire 1 H! \Add1~18\ $end
$var wire 1 I! \Add1~19\ $end
$var wire 1 J! \Add1~21_sumout\ $end
$var wire 1 K! \ALU_Result[5]~5_combout\ $end
$var wire 1 L! \ALU_Result[5]$latch~combout\ $end
$var wire 1 M! \Bus1[6]~input_o\ $end
$var wire 1 N! \B[6]~input_o\ $end
$var wire 1 O! \Add0~22\ $end
$var wire 1 P! \Add0~25_sumout\ $end
$var wire 1 Q! \Add1~22\ $end
$var wire 1 R! \Add1~23\ $end
$var wire 1 S! \Add1~25_sumout\ $end
$var wire 1 T! \ALU_Result[6]~6_combout\ $end
$var wire 1 U! \ALU_Result[6]$latch~combout\ $end
$var wire 1 V! \B[7]~input_o\ $end
$var wire 1 W! \Bus1[7]~input_o\ $end
$var wire 1 X! \Add1~26\ $end
$var wire 1 Y! \Add1~27\ $end
$var wire 1 Z! \Add1~29_sumout\ $end
$var wire 1 [! \Add0~26\ $end
$var wire 1 \! \Add0~29_sumout\ $end
$var wire 1 ]! \ALU_Result[7]~7_combout\ $end
$var wire 1 ^! \ALU_Result[7]$latch~combout\ $end
$var wire 1 _! \Add1~30\ $end
$var wire 1 `! \Add1~31\ $end
$var wire 1 a! \Add1~33_sumout\ $end
$var wire 1 b! \NZVC[0]~0_combout\ $end
$var wire 1 c! \NZVC[0]$latch~combout\ $end
$var wire 1 d! \LessThan0~0_combout\ $end
$var wire 1 e! \LessThan0~1_combout\ $end
$var wire 1 f! \LessThan0~2_combout\ $end
$var wire 1 g! \LessThan0~3_combout\ $end
$var wire 1 h! \LessThan0~4_combout\ $end
$var wire 1 i! \NZVC[1]~1_combout\ $end
$var wire 1 j! \NZVC[1]$latch~combout\ $end
$var wire 1 k! \NZVC[2]~2_combout\ $end
$var wire 1 l! \NZVC[2]~3_combout\ $end
$var wire 1 m! \NZVC[2]~4_combout\ $end
$var wire 1 n! \NZVC[2]~5_combout\ $end
$var wire 1 o! \NZVC[2]~6_combout\ $end
$var wire 1 p! \NZVC[2]$latch~combout\ $end
$var wire 1 q! \ALT_INV_B[1]~input_o\ $end
$var wire 1 r! \ALT_INV_Bus1[1]~input_o\ $end
$var wire 1 s! \ALT_INV_B[0]~input_o\ $end
$var wire 1 t! \ALT_INV_Bus1[0]~input_o\ $end
$var wire 1 u! \ALT_INV_B[3]~input_o\ $end
$var wire 1 v! \ALT_INV_Bus1[3]~input_o\ $end
$var wire 1 w! \ALT_INV_B[2]~input_o\ $end
$var wire 1 x! \ALT_INV_Bus1[2]~input_o\ $end
$var wire 1 y! \ALT_INV_B[6]~input_o\ $end
$var wire 1 z! \ALT_INV_Bus1[6]~input_o\ $end
$var wire 1 {! \ALT_INV_B[5]~input_o\ $end
$var wire 1 |! \ALT_INV_Bus1[5]~input_o\ $end
$var wire 1 }! \ALT_INV_B[4]~input_o\ $end
$var wire 1 ~! \ALT_INV_Bus1[4]~input_o\ $end
$var wire 1 !" \ALT_INV_Bus1[7]~input_o\ $end
$var wire 1 "" \ALT_INV_B[7]~input_o\ $end
$var wire 1 #" \ALT_INV_ALU_se1[2]~input_o\ $end
$var wire 1 $" \ALT_INV_ALU_se1[1]~input_o\ $end
$var wire 1 %" \ALT_INV_ALU_se1[0]~input_o\ $end
$var wire 1 &" \ALT_INV_NZVC[2]$latch~combout\ $end
$var wire 1 '" \ALT_INV_NZVC[1]$latch~combout\ $end
$var wire 1 (" \ALT_INV_NZVC[0]$latch~combout\ $end
$var wire 1 )" \ALT_INV_ALU_Result[7]$latch~combout\ $end
$var wire 1 *" \ALT_INV_ALU_Result[6]$latch~combout\ $end
$var wire 1 +" \ALT_INV_ALU_Result[5]$latch~combout\ $end
$var wire 1 ," \ALT_INV_ALU_Result[4]$latch~combout\ $end
$var wire 1 -" \ALT_INV_ALU_Result[3]$latch~combout\ $end
$var wire 1 ." \ALT_INV_ALU_Result[2]$latch~combout\ $end
$var wire 1 /" \ALT_INV_ALU_Result[1]$latch~combout\ $end
$var wire 1 0" \ALT_INV_ALU_Result[0]$latch~combout\ $end
$var wire 1 1" \ALT_INV_NZVC[2]~6_combout\ $end
$var wire 1 2" \ALT_INV_NZVC[2]~5_combout\ $end
$var wire 1 3" \ALT_INV_NZVC[2]~4_combout\ $end
$var wire 1 4" \ALT_INV_NZVC[2]~3_combout\ $end
$var wire 1 5" \ALT_INV_NZVC[2]~2_combout\ $end
$var wire 1 6" \ALT_INV_NZVC[1]~1_combout\ $end
$var wire 1 7" \ALT_INV_LessThan0~4_combout\ $end
$var wire 1 8" \ALT_INV_LessThan0~3_combout\ $end
$var wire 1 9" \ALT_INV_LessThan0~2_combout\ $end
$var wire 1 :" \ALT_INV_LessThan0~1_combout\ $end
$var wire 1 ;" \ALT_INV_LessThan0~0_combout\ $end
$var wire 1 <" \ALT_INV_NZVC[0]~0_combout\ $end
$var wire 1 =" \ALT_INV_ALU_Result[7]~7_combout\ $end
$var wire 1 >" \ALT_INV_ALU_Result[6]~6_combout\ $end
$var wire 1 ?" \ALT_INV_ALU_Result[5]~5_combout\ $end
$var wire 1 @" \ALT_INV_ALU_Result[4]~4_combout\ $end
$var wire 1 A" \ALT_INV_ALU_Result[3]~3_combout\ $end
$var wire 1 B" \ALT_INV_ALU_Result[2]~2_combout\ $end
$var wire 1 C" \ALT_INV_ALU_Result[1]~1_combout\ $end
$var wire 1 D" \ALT_INV_Equal0~0_combout\ $end
$var wire 1 E" \ALT_INV_ALU_Result[0]~0_combout\ $end
$var wire 1 F" \ALT_INV_Add1~33_sumout\ $end
$var wire 1 G" \ALT_INV_Add0~29_sumout\ $end
$var wire 1 H" \ALT_INV_Add1~29_sumout\ $end
$var wire 1 I" \ALT_INV_Add1~25_sumout\ $end
$var wire 1 J" \ALT_INV_Add0~25_sumout\ $end
$var wire 1 K" \ALT_INV_Add1~21_sumout\ $end
$var wire 1 L" \ALT_INV_Add0~21_sumout\ $end
$var wire 1 M" \ALT_INV_Add1~17_sumout\ $end
$var wire 1 N" \ALT_INV_Add0~17_sumout\ $end
$var wire 1 O" \ALT_INV_Add1~13_sumout\ $end
$var wire 1 P" \ALT_INV_Add0~13_sumout\ $end
$var wire 1 Q" \ALT_INV_Add1~9_sumout\ $end
$var wire 1 R" \ALT_INV_Add0~9_sumout\ $end
$var wire 1 S" \ALT_INV_Add1~5_sumout\ $end
$var wire 1 T" \ALT_INV_Add0~5_sumout\ $end
$var wire 1 U" \ALT_INV_Add1~1_sumout\ $end
$var wire 1 V" \ALT_INV_Add0~1_sumout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0@
1A
xB
1C
1D
1E
1F
1G
1H
0h
0i
1j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
1u
1v
0w
0x
0y
0z
0{
1|
0}
1~
0!!
1"!
0#!
0$!
1%!
1&!
0'!
0(!
0)!
0*!
1+!
1,!
0-!
0.!
1/!
10!
11!
02!
03!
04!
05!
06!
07!
18!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
1A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
1J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
1S!
0T!
0U!
0V!
0W!
0X!
0Y!
1Z!
0[!
0\!
0]!
0^!
0_!
0`!
1a!
0b!
0c!
1d!
1e!
1f!
0g!
0h!
0i!
0j!
0k!
1l!
0m!
0n!
0o!
0p!
1q!
0r!
0s!
0t!
1u!
1v!
1w!
1x!
1y!
1z!
1{!
1|!
1}!
1~!
1!"
1""
1#"
1$"
1%"
1&"
1'"
1("
1)"
1*"
1+"
1,"
1-"
0."
1/"
10"
11"
12"
13"
04"
15"
16"
17"
18"
09"
0:"
0;"
1<"
1="
1>"
1?"
1@"
1A"
0B"
1C"
0D"
1E"
0F"
1G"
0H"
0I"
1J"
0K"
1L"
0M"
1N"
0O"
1P"
0Q"
0R"
0S"
1T"
1U"
1V"
0)
0*
0+
0,
0-
0.
0/
00
01
02
13
04
05
06
07
08
09
1:
1;
0I
0J
0K
0L
0M
0N
0O
1P
0Q
0R
0S
0T
0U
0V
1W
1X
0Y
0Z
0[
0\
0]
0^
0_
0`
1a
0b
0c
0d
0e
0f
0g
0!
0"
0#
0$
0%
1&
0'
0(
0<
0=
0>
0?
$end
#1000000
