Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 20 02:28:15 2023
| Host         : jeongcho-work running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file xem7320_adc_timing_summary_routed.rpt -pb xem7320_adc_timing_summary_routed.pb -rpx xem7320_adc_timing_summary_routed.rpx -warn_on_violation
| Design       : xem7320_adc
| Device       : 7a75t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                             Violations  
---------  ----------------  ------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                             1           
LUTAR-1    Warning           LUT drives async reset alert                            1           
PDRC-190   Warning           Suboptimally placed synchronized register chain         1           
TIMING-9   Warning           Unknown CDC Logic                                       1           
TIMING-18  Warning           Missing input or output delay                           9           
TIMING-24  Warning           Overridden Max delay datapath only                      2           
TIMING-28  Warning           Auto-derived clock referenced by a timing constraint    1           
XDCC-7     Warning           Scoped Clock constraint overwritten on the same source  1           
XDCH-1     Warning           Hold option missing in multicycle path constraint       2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (20)
5. checking no_input_delay (1)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: okHI/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[4]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (20)
-------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 18 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.208        0.000                      0                 2287        0.057        0.000                      0                 2287        0.264        0.000                       0                  1051  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
adc_dco_p             {0.000 3.125}        6.250           160.000         
  adc_data_clk        {0.000 12.500}       25.000          40.000          
okUH0                 {0.000 4.960}        9.920           100.806         
  mmcm0_clk0          {1.488 6.448}        9.920           100.806         
  mmcm0_clkfb         {0.000 4.960}        9.920           100.806         
sys_clk               {0.000 2.500}        5.000           200.000         
  clk_out1_enc_clk_1  {0.000 12.500}       25.000          40.000          
  clk_out2_enc_clk_1  {0.000 2.500}        5.000           200.000         
  clkfbout_enc_clk_1  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_dco_p                   0.233        0.000                      0                    5        0.310        0.000                      0                    5        4.583        0.000                       0                    12  
  adc_data_clk             19.951        0.000                      0                  265        0.069        0.000                      0                  265       11.520        0.000                       0                   134  
okUH0                                                                                                                                                                   2.960        0.000                       0                     1  
  mmcm0_clk0                1.565        0.000                      0                 1885        0.057        0.000                      0                 1885        3.710        0.000                       0                   886  
  mmcm0_clkfb                                                                                                                                                           7.765        0.000                       0                     3  
sys_clk                                                                                                                                                                 1.100        0.000                       0                     1  
  clk_out1_enc_clk_1                                                                                                                                                   22.845        0.000                       0                     3  
  clk_out2_enc_clk_1        2.879        0.000                      0                   11        0.251        0.000                      0                   11        0.264        0.000                       0                     9  
  clkfbout_enc_clk_1                                                                                                                                                    3.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
mmcm0_clk0    okUH0               4.607        0.000                      0                   36        1.029        0.000                      0                   36  
okUH0         mmcm0_clk0          0.208        0.000                      0                   20        1.283        0.000                      0                   20  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  adc_data_clk       adc_data_clk            23.102        0.000                      0                    5        0.685        0.000                      0                    5  
**async_default**  mmcm0_clk0         mmcm0_clk0               5.878        0.000                      0                   60        0.627        0.000                      0                   60  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              mmcm0_clk0          adc_data_clk        
(none)              mmcm0_clk0          clk_out2_enc_clk_1  
(none)              adc_data_clk        mmcm0_clk0          
(none)              mmcm0_clk0          mmcm0_clk0          


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              adc_data_clk                            
(none)              clk_out1_enc_clk_1                      
(none)              clk_out2_enc_clk_1                      
(none)              clkfbout_enc_clk_1                      
(none)              mmcm0_clk0                              
(none)              mmcm0_clkfb                             
(none)                                  adc_data_clk        
(none)                                  mmcm0_clk0          


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_dco_p
  To Clock:  adc_dco_p

Setup :            0  Failing Endpoints,  Worst Slack        0.233ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.310ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.583ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.233ns  (required time - arrival time)
  Source:                 adc_out_2n[1]
                            (input port clocked by adc_dco_p  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            adc_impl/adc_phy2_impl/adc_serdes1/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by adc_dco_p  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             adc_dco_p
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            3.125ns  (adc_dco_p fall@3.125ns - adc_dco_p rise@0.000ns)
  Data Path Delay:        2.034ns  (logic 2.034ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Input Delay:            2.035ns
  Clock Path Skew:        1.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.196ns = ( 4.321 - 3.125 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_dco_p rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.035     2.035    
    W10                                               0.000     2.035 f  adc_out_2n[1] (IN)
                         net (fo=0)                   0.000     2.035    adc_impl/adc_phy2_impl/adc_out_2n[1]
    V10                  IBUFDS (Prop_ibufds_IB_O)    0.503     2.538 r  adc_impl/adc_phy2_impl/adc_ibufds1/O
                         net (fo=1, routed)           0.000     2.538    adc_impl/adc_phy2_impl/adc_out_1
    IDELAY_X0Y30         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.531     4.069 r  adc_impl/adc_phy2_impl/adc_data_delay1/DATAOUT
                         net (fo=1, routed)           0.000     4.069    adc_impl/adc_phy2_impl/adc_delay_1
    ILOGIC_X0Y30         ISERDESE2                                    r  adc_impl/adc_phy2_impl/adc_serdes1/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock adc_dco_p fall edge)
                                                      3.125     3.125 f  
    W11                                               0.000     3.125 f  adc_dco_p (IN)
                         net (fo=0)                   0.000     3.125    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     3.569 f  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.179     3.748    adc_impl/adc_dco_impl/clk_out_int
    BUFIO_X0Y2           BUFIO (Prop_bufio_I_O)       0.484     4.232 f  adc_impl/adc_dco_impl/adc_dco_bufio/O
                         net (fo=10, routed)          0.089     4.321    adc_impl/adc_phy2_impl/CLKB0
    ILOGIC_X0Y30         ISERDESE2                                    r  adc_impl/adc_phy2_impl/adc_serdes1/CLKB  (IS_INVERTED)
                         clock pessimism              0.000     4.321    
                         clock uncertainty           -0.035     4.286    
    ILOGIC_X0Y30         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                      0.016     4.302    adc_impl/adc_phy2_impl/adc_serdes1
  -------------------------------------------------------------------
                         required time                          4.302    
                         arrival time                          -4.069    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.235ns  (required time - arrival time)
  Source:                 adc_fr_n
                            (input port clocked by adc_dco_p  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            adc_impl/adc_frame_impl/adc_serdes0/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by adc_dco_p  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             adc_dco_p
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            3.125ns  (adc_dco_p rise@6.250ns - adc_dco_p fall@3.125ns)
  Data Path Delay:        2.034ns  (logic 2.034ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Input Delay:            2.035ns
  Clock Path Skew:        1.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.198ns = ( 7.448 - 6.250 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 3.125 - 3.125 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_dco_p fall edge)
                                                      3.125     3.125 f  
                         input delay                  2.035     5.160    
    AB10                                              0.000     5.160 f  adc_fr_n (IN)
                         net (fo=0)                   0.000     5.160    adc_impl/adc_frame_impl/adc_fr_n
    AA9                  IBUFDS (Prop_ibufds_IB_O)    0.503     5.663 r  adc_impl/adc_frame_impl/frame_ibufds/O
                         net (fo=1, routed)           0.000     5.663    adc_impl/adc_frame_impl/frame_input
    IDELAY_X0Y34         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.531     7.194 r  adc_impl/adc_frame_impl/adc_data_delay1/DATAOUT
                         net (fo=1, routed)           0.000     7.194    adc_impl/adc_frame_impl/frame_delay
    ILOGIC_X0Y34         ISERDESE2                                    r  adc_impl/adc_frame_impl/adc_serdes0/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock adc_dco_p rise edge)
                                                      6.250     6.250 r  
    W11                                               0.000     6.250 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     6.250    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     6.694 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.179     6.873    adc_impl/adc_dco_impl/clk_out_int
    BUFIO_X0Y2           BUFIO (Prop_bufio_I_O)       0.484     7.357 r  adc_impl/adc_dco_impl/adc_dco_bufio/O
                         net (fo=10, routed)          0.091     7.448    adc_impl/adc_frame_impl/clk_out_bufio
    ILOGIC_X0Y34         ISERDESE2                                    r  adc_impl/adc_frame_impl/adc_serdes0/CLK
                         clock pessimism              0.000     7.448    
                         clock uncertainty           -0.035     7.413    
    ILOGIC_X0Y34         ISERDESE2 (Setup_iserdese2_CLK_DDLY)
                                                      0.016     7.429    adc_impl/adc_frame_impl/adc_serdes0
  -------------------------------------------------------------------
                         required time                          7.429    
                         arrival time                          -7.194    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.243ns  (required time - arrival time)
  Source:                 adc_out_2n[0]
                            (input port clocked by adc_dco_p  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            adc_impl/adc_phy2_impl/adc_serdes0/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by adc_dco_p  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             adc_dco_p
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            3.125ns  (adc_dco_p rise@6.250ns - adc_dco_p fall@3.125ns)
  Data Path Delay:        2.031ns  (logic 2.031ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Input Delay:            2.035ns
  Clock Path Skew:        1.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.203ns = ( 7.453 - 6.250 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 3.125 - 3.125 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_dco_p fall edge)
                                                      3.125     3.125 f  
                         input delay                  2.035     5.160    
    AB13                                              0.000     5.160 f  adc_out_2n[0] (IN)
                         net (fo=0)                   0.000     5.160    adc_impl/adc_phy2_impl/adc_out_2n[0]
    AA13                 IBUFDS (Prop_ibufds_IB_O)    0.500     5.660 r  adc_impl/adc_phy2_impl/adc_ibufds0/O
                         net (fo=1, routed)           0.000     5.660    adc_impl/adc_phy2_impl/adc_out_0
    IDELAY_X0Y44         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.531     7.191 r  adc_impl/adc_phy2_impl/adc_data_delay0/DATAOUT
                         net (fo=1, routed)           0.000     7.191    adc_impl/adc_phy2_impl/adc_delay_0
    ILOGIC_X0Y44         ISERDESE2                                    r  adc_impl/adc_phy2_impl/adc_serdes0/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock adc_dco_p rise edge)
                                                      6.250     6.250 r  
    W11                                               0.000     6.250 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     6.250    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     6.694 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.179     6.873    adc_impl/adc_dco_impl/clk_out_int
    BUFIO_X0Y2           BUFIO (Prop_bufio_I_O)       0.484     7.357 r  adc_impl/adc_dco_impl/adc_dco_bufio/O
                         net (fo=10, routed)          0.096     7.453    adc_impl/adc_phy2_impl/clk_out_bufio
    ILOGIC_X0Y44         ISERDESE2                                    r  adc_impl/adc_phy2_impl/adc_serdes0/CLK
                         clock pessimism              0.000     7.453    
                         clock uncertainty           -0.035     7.418    
    ILOGIC_X0Y44         ISERDESE2 (Setup_iserdese2_CLK_DDLY)
                                                      0.016     7.434    adc_impl/adc_phy2_impl/adc_serdes0
  -------------------------------------------------------------------
                         required time                          7.434    
                         arrival time                          -7.191    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.252ns  (required time - arrival time)
  Source:                 adc_out_1n[1]
                            (input port clocked by adc_dco_p  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            adc_impl/adc_phy1_impl/adc_serdes1/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by adc_dco_p  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             adc_dco_p
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            3.125ns  (adc_dco_p fall@3.125ns - adc_dco_p rise@0.000ns)
  Data Path Delay:        2.013ns  (logic 2.013ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Input Delay:            2.035ns
  Clock Path Skew:        1.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.194ns = ( 4.319 - 3.125 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_dco_p rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.035     2.035    
    Y12                                               0.000     2.035 f  adc_out_1n[1] (IN)
                         net (fo=0)                   0.000     2.035    adc_impl/adc_phy1_impl/adc_out_1n[1]
    Y11                  IBUFDS (Prop_ibufds_IB_O)    0.482     2.517 r  adc_impl/adc_phy1_impl/adc_ibufds1/O
                         net (fo=1, routed)           0.000     2.517    adc_impl/adc_phy1_impl/adc_out_1
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.531     4.048 r  adc_impl/adc_phy1_impl/adc_data_delay1/DATAOUT
                         net (fo=1, routed)           0.000     4.048    adc_impl/adc_phy1_impl/adc_delay_1
    ILOGIC_X0Y28         ISERDESE2                                    r  adc_impl/adc_phy1_impl/adc_serdes1/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock adc_dco_p fall edge)
                                                      3.125     3.125 f  
    W11                                               0.000     3.125 f  adc_dco_p (IN)
                         net (fo=0)                   0.000     3.125    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     3.569 f  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.179     3.748    adc_impl/adc_dco_impl/clk_out_int
    BUFIO_X0Y2           BUFIO (Prop_bufio_I_O)       0.484     4.232 f  adc_impl/adc_dco_impl/adc_dco_bufio/O
                         net (fo=10, routed)          0.087     4.319    adc_impl/adc_phy1_impl/CLKB0
    ILOGIC_X0Y28         ISERDESE2                                    r  adc_impl/adc_phy1_impl/adc_serdes1/CLKB  (IS_INVERTED)
                         clock pessimism              0.000     4.319    
                         clock uncertainty           -0.035     4.284    
    ILOGIC_X0Y28         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                      0.016     4.300    adc_impl/adc_phy1_impl/adc_serdes1
  -------------------------------------------------------------------
                         required time                          4.300    
                         arrival time                          -4.048    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.255ns  (required time - arrival time)
  Source:                 adc_out_1n[0]
                            (input port clocked by adc_dco_p  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            adc_impl/adc_phy1_impl/adc_serdes0/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by adc_dco_p  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             adc_dco_p
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            3.125ns  (adc_dco_p rise@6.250ns - adc_dco_p fall@3.125ns)
  Data Path Delay:        2.014ns  (logic 2.014ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Input Delay:            2.035ns
  Clock Path Skew:        1.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.198ns = ( 7.448 - 6.250 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 3.125 - 3.125 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_dco_p fall edge)
                                                      3.125     3.125 f  
                         input delay                  2.035     5.160    
    AA11                                              0.000     5.160 f  adc_out_1n[0] (IN)
                         net (fo=0)                   0.000     5.160    adc_impl/adc_phy1_impl/adc_out_1n[0]
    AA10                 IBUFDS (Prop_ibufds_IB_O)    0.483     5.643 r  adc_impl/adc_phy1_impl/adc_ibufds0/O
                         net (fo=1, routed)           0.000     5.643    adc_impl/adc_phy1_impl/adc_out_0
    IDELAY_X0Y32         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.531     7.174 r  adc_impl/adc_phy1_impl/adc_data_delay0/DATAOUT
                         net (fo=1, routed)           0.000     7.174    adc_impl/adc_phy1_impl/adc_delay_0
    ILOGIC_X0Y32         ISERDESE2                                    r  adc_impl/adc_phy1_impl/adc_serdes0/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock adc_dco_p rise edge)
                                                      6.250     6.250 r  
    W11                                               0.000     6.250 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     6.250    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     6.694 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.179     6.873    adc_impl/adc_dco_impl/clk_out_int
    BUFIO_X0Y2           BUFIO (Prop_bufio_I_O)       0.484     7.357 r  adc_impl/adc_dco_impl/adc_dco_bufio/O
                         net (fo=10, routed)          0.091     7.448    adc_impl/adc_phy1_impl/clk_out_bufio
    ILOGIC_X0Y32         ISERDESE2                                    r  adc_impl/adc_phy1_impl/adc_serdes0/CLK
                         clock pessimism              0.000     7.448    
                         clock uncertainty           -0.035     7.413    
    ILOGIC_X0Y32         ISERDESE2 (Setup_iserdese2_CLK_DDLY)
                                                      0.016     7.429    adc_impl/adc_phy1_impl/adc_serdes0
  -------------------------------------------------------------------
                         required time                          7.429    
                         arrival time                          -7.174    
  -------------------------------------------------------------------
                         slack                                  0.255    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 adc_out_1p[0]
                            (input port clocked by adc_dco_p  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            adc_impl/adc_phy1_impl/adc_serdes0/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by adc_dco_p  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             adc_dco_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (adc_dco_p rise@0.000ns - adc_dco_p rise@0.000ns)
  Data Path Delay:        2.688ns  (logic 2.688ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Input Delay:            1.090ns
  Clock Path Skew:        3.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.268ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_dco_p rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.090     1.090    
    AA10                                              0.000     1.090 r  adc_out_1p[0] (IN)
                         net (fo=0)                   0.000     1.090    adc_impl/adc_phy1_impl/adc_out_1p[0]
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.974     2.064 r  adc_impl/adc_phy1_impl/adc_ibufds0/O
                         net (fo=1, routed)           0.000     2.064    adc_impl/adc_phy1_impl/adc_out_0
    IDELAY_X0Y32         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.714     3.778 r  adc_impl/adc_phy1_impl/adc_data_delay0/DATAOUT
                         net (fo=1, routed)           0.000     3.778    adc_impl/adc_phy1_impl/adc_delay_0
    ILOGIC_X0Y32         ISERDESE2                                    r  adc_impl/adc_phy1_impl/adc_serdes0/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock adc_dco_p rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.398     1.415    adc_impl/adc_dco_impl/clk_out_int
    BUFIO_X0Y2           BUFIO (Prop_bufio_I_O)       1.533     2.948 r  adc_impl/adc_dco_impl/adc_dco_bufio/O
                         net (fo=10, routed)          0.319     3.268    adc_impl/adc_phy1_impl/clk_out_bufio
    ILOGIC_X0Y32         ISERDESE2                                    r  adc_impl/adc_phy1_impl/adc_serdes0/CLK
                         clock pessimism              0.000     3.268    
                         clock uncertainty            0.035     3.303    
    ILOGIC_X0Y32         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.165     3.468    adc_impl/adc_phy1_impl/adc_serdes0
  -------------------------------------------------------------------
                         required time                         -3.468    
                         arrival time                           3.778    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 adc_out_1p[1]
                            (input port clocked by adc_dco_p  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            adc_impl/adc_phy1_impl/adc_serdes1/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by adc_dco_p  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             adc_dco_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (adc_dco_p rise@0.000ns - adc_dco_p rise@0.000ns)
  Data Path Delay:        2.687ns  (logic 2.687ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Input Delay:            1.090ns
  Clock Path Skew:        3.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.261ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_dco_p rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.090     1.090    
    Y11                                               0.000     1.090 r  adc_out_1p[1] (IN)
                         net (fo=0)                   0.000     1.090    adc_impl/adc_phy1_impl/adc_out_1p[1]
    Y11                  IBUFDS (Prop_ibufds_I_O)     0.973     2.063 r  adc_impl/adc_phy1_impl/adc_ibufds1/O
                         net (fo=1, routed)           0.000     2.063    adc_impl/adc_phy1_impl/adc_out_1
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.714     3.777 r  adc_impl/adc_phy1_impl/adc_data_delay1/DATAOUT
                         net (fo=1, routed)           0.000     3.777    adc_impl/adc_phy1_impl/adc_delay_1
    ILOGIC_X0Y28         ISERDESE2                                    r  adc_impl/adc_phy1_impl/adc_serdes1/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock adc_dco_p rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.398     1.415    adc_impl/adc_dco_impl/clk_out_int
    BUFIO_X0Y2           BUFIO (Prop_bufio_I_O)       1.533     2.948 r  adc_impl/adc_dco_impl/adc_dco_bufio/O
                         net (fo=10, routed)          0.312     3.261    adc_impl/adc_phy1_impl/clk_out_bufio
    ILOGIC_X0Y28         ISERDESE2                                    r  adc_impl/adc_phy1_impl/adc_serdes1/CLK
                         clock pessimism              0.000     3.261    
                         clock uncertainty            0.035     3.296    
    ILOGIC_X0Y28         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.165     3.461    adc_impl/adc_phy1_impl/adc_serdes1
  -------------------------------------------------------------------
                         required time                         -3.461    
                         arrival time                           3.777    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 adc_out_2p[0]
                            (input port clocked by adc_dco_p  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            adc_impl/adc_phy2_impl/adc_serdes0/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by adc_dco_p  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             adc_dco_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (adc_dco_p rise@0.000ns - adc_dco_p rise@0.000ns)
  Data Path Delay:        2.705ns  (logic 2.705ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Input Delay:            1.090ns
  Clock Path Skew:        3.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.277ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_dco_p rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.090     1.090    
    AA13                                              0.000     1.090 r  adc_out_2p[0] (IN)
                         net (fo=0)                   0.000     1.090    adc_impl/adc_phy2_impl/adc_out_2p[0]
    AA13                 IBUFDS (Prop_ibufds_I_O)     0.991     2.081 r  adc_impl/adc_phy2_impl/adc_ibufds0/O
                         net (fo=1, routed)           0.000     2.081    adc_impl/adc_phy2_impl/adc_out_0
    IDELAY_X0Y44         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.714     3.795 r  adc_impl/adc_phy2_impl/adc_data_delay0/DATAOUT
                         net (fo=1, routed)           0.000     3.795    adc_impl/adc_phy2_impl/adc_delay_0
    ILOGIC_X0Y44         ISERDESE2                                    r  adc_impl/adc_phy2_impl/adc_serdes0/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock adc_dco_p rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.398     1.415    adc_impl/adc_dco_impl/clk_out_int
    BUFIO_X0Y2           BUFIO (Prop_bufio_I_O)       1.533     2.948 r  adc_impl/adc_dco_impl/adc_dco_bufio/O
                         net (fo=10, routed)          0.328     3.277    adc_impl/adc_phy2_impl/clk_out_bufio
    ILOGIC_X0Y44         ISERDESE2                                    r  adc_impl/adc_phy2_impl/adc_serdes0/CLK
                         clock pessimism              0.000     3.277    
                         clock uncertainty            0.035     3.312    
    ILOGIC_X0Y44         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.165     3.477    adc_impl/adc_phy2_impl/adc_serdes0
  -------------------------------------------------------------------
                         required time                         -3.477    
                         arrival time                           3.795    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 adc_fr_p
                            (input port clocked by adc_dco_p  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            adc_impl/adc_frame_impl/adc_serdes0/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by adc_dco_p  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             adc_dco_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (adc_dco_p fall@3.125ns - adc_dco_p fall@3.125ns)
  Data Path Delay:        2.708ns  (logic 2.708ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Input Delay:            1.090ns
  Clock Path Skew:        3.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.269ns = ( 6.394 - 3.125 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 3.125 - 3.125 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_dco_p fall edge)
                                                      3.125     3.125 f  
                         input delay                  1.090     4.215    
    AA9                                               0.000     4.215 r  adc_fr_p (IN)
                         net (fo=0)                   0.000     4.215    adc_impl/adc_frame_impl/adc_fr_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.994     5.209 r  adc_impl/adc_frame_impl/frame_ibufds/O
                         net (fo=1, routed)           0.000     5.209    adc_impl/adc_frame_impl/frame_input
    IDELAY_X0Y34         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.714     6.923 r  adc_impl/adc_frame_impl/adc_data_delay1/DATAOUT
                         net (fo=1, routed)           0.000     6.923    adc_impl/adc_frame_impl/frame_delay
    ILOGIC_X0Y34         ISERDESE2                                    r  adc_impl/adc_frame_impl/adc_serdes0/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock adc_dco_p fall edge)
                                                      3.125     3.125 f  
    W11                                               0.000     3.125 f  adc_dco_p (IN)
                         net (fo=0)                   0.000     3.125    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     4.142 f  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.398     4.540    adc_impl/adc_dco_impl/clk_out_int
    BUFIO_X0Y2           BUFIO (Prop_bufio_I_O)       1.533     6.073 f  adc_impl/adc_dco_impl/adc_dco_bufio/O
                         net (fo=10, routed)          0.320     6.394    adc_impl/adc_frame_impl/CLKB0
    ILOGIC_X0Y34         ISERDESE2                                    r  adc_impl/adc_frame_impl/adc_serdes0/CLKB  (IS_INVERTED)
                         clock pessimism              0.000     6.394    
                         clock uncertainty            0.035     6.429    
    ILOGIC_X0Y34         ISERDESE2 (Hold_iserdese2_CLKB_DDLY)
                                                      0.165     6.594    adc_impl/adc_frame_impl/adc_serdes0
  -------------------------------------------------------------------
                         required time                         -6.594    
                         arrival time                           6.923    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 adc_out_2p[1]
                            (input port clocked by adc_dco_p  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            adc_impl/adc_phy2_impl/adc_serdes1/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by adc_dco_p  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             adc_dco_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (adc_dco_p rise@0.000ns - adc_dco_p rise@0.000ns)
  Data Path Delay:        2.708ns  (logic 2.708ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Input Delay:            1.090ns
  Clock Path Skew:        3.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.266ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_dco_p rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.090     1.090    
    V10                                               0.000     1.090 r  adc_out_2p[1] (IN)
                         net (fo=0)                   0.000     1.090    adc_impl/adc_phy2_impl/adc_out_2p[1]
    V10                  IBUFDS (Prop_ibufds_I_O)     0.994     2.084 r  adc_impl/adc_phy2_impl/adc_ibufds1/O
                         net (fo=1, routed)           0.000     2.084    adc_impl/adc_phy2_impl/adc_out_1
    IDELAY_X0Y30         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.714     3.798 r  adc_impl/adc_phy2_impl/adc_data_delay1/DATAOUT
                         net (fo=1, routed)           0.000     3.798    adc_impl/adc_phy2_impl/adc_delay_1
    ILOGIC_X0Y30         ISERDESE2                                    r  adc_impl/adc_phy2_impl/adc_serdes1/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock adc_dco_p rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.398     1.415    adc_impl/adc_dco_impl/clk_out_int
    BUFIO_X0Y2           BUFIO (Prop_bufio_I_O)       1.533     2.948 r  adc_impl/adc_dco_impl/adc_dco_bufio/O
                         net (fo=10, routed)          0.317     3.266    adc_impl/adc_phy2_impl/clk_out_bufio
    ILOGIC_X0Y30         ISERDESE2                                    r  adc_impl/adc_phy2_impl/adc_serdes1/CLK
                         clock pessimism              0.000     3.266    
                         clock uncertainty            0.035     3.301    
    ILOGIC_X0Y30         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.165     3.466    adc_impl/adc_phy2_impl/adc_serdes1
  -------------------------------------------------------------------
                         required time                         -3.466    
                         arrival time                           3.798    
  -------------------------------------------------------------------
                         slack                                  0.332    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_dco_p
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { adc_dco_p }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         6.250       4.583      ILOGIC_X0Y34  adc_impl/adc_frame_impl/adc_serdes0/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         6.250       4.583      ILOGIC_X0Y34  adc_impl/adc_frame_impl/adc_serdes0/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         6.250       4.583      ILOGIC_X0Y32  adc_impl/adc_phy1_impl/adc_serdes0/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         6.250       4.583      ILOGIC_X0Y32  adc_impl/adc_phy1_impl/adc_serdes0/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         6.250       4.583      ILOGIC_X0Y28  adc_impl/adc_phy1_impl/adc_serdes1/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         6.250       4.583      ILOGIC_X0Y28  adc_impl/adc_phy1_impl/adc_serdes1/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         6.250       4.583      ILOGIC_X0Y44  adc_impl/adc_phy2_impl/adc_serdes0/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         6.250       4.583      ILOGIC_X0Y44  adc_impl/adc_phy2_impl/adc_serdes0/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         6.250       4.583      ILOGIC_X0Y30  adc_impl/adc_phy2_impl/adc_serdes1/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         6.250       4.583      ILOGIC_X0Y30  adc_impl/adc_phy2_impl/adc_serdes1/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  adc_data_clk
  To Clock:  adc_data_clk

Setup :            0  Failing Endpoints,  Worst Slack       19.951ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.951ns  (required time - arrival time)
  Source:                 wr_en_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (adc_data_clk rise@25.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        5.033ns  (logic 1.968ns (39.104%)  route 3.065ns (60.896%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.111ns = ( 28.111 - 25.000 ) 
    Source Clock Delay      (SCD):    3.303ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.500     1.517    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.500 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=134, routed)         0.803     3.303    adc_data_clk
    SLICE_X3Y43          FDRE                                         r  wr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.456     3.759 r  wr_en_reg/Q
                         net (fo=2, routed)           0.509     4.268    wr_en_reg_n_0
    SLICE_X3Y43          LUT2 (Prop_lut2_I1_O)        0.152     4.420 r  fifo_i_1/O
                         net (fo=3, routed)           0.974     5.394    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X4Y40          LUT2 (Prop_lut2_I0_O)        0.332     5.726 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=38, routed)          1.581     7.308    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/E[0]
    SLICE_X5Y38          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.888 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.888    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.002 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.002    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry__0_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.336 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry__1/O[1]
                         net (fo=1, routed)           0.000     8.336    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp[10]
    SLICE_X5Y40          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                     25.000    25.000 r  
    W11                                               0.000    25.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000    25.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973    25.973 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.459    26.432    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    27.351 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=134, routed)         0.760    28.111    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X5Y40          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[10]/C
                         clock pessimism              0.149    28.260    
                         clock uncertainty           -0.035    28.225    
    SLICE_X5Y40          FDRE (Setup_fdre_C_D)        0.062    28.287    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[10]
  -------------------------------------------------------------------
                         required time                         28.287    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                 19.951    

Slack (MET) :             20.046ns  (required time - arrival time)
  Source:                 wr_en_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (adc_data_clk rise@25.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        4.938ns  (logic 1.873ns (37.933%)  route 3.065ns (62.067%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.111ns = ( 28.111 - 25.000 ) 
    Source Clock Delay      (SCD):    3.303ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.500     1.517    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.500 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=134, routed)         0.803     3.303    adc_data_clk
    SLICE_X3Y43          FDRE                                         r  wr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.456     3.759 r  wr_en_reg/Q
                         net (fo=2, routed)           0.509     4.268    wr_en_reg_n_0
    SLICE_X3Y43          LUT2 (Prop_lut2_I1_O)        0.152     4.420 r  fifo_i_1/O
                         net (fo=3, routed)           0.974     5.394    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X4Y40          LUT2 (Prop_lut2_I0_O)        0.332     5.726 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=38, routed)          1.581     7.308    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/E[0]
    SLICE_X5Y38          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.888 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.888    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.002 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.002    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry__0_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.241 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry__1/O[2]
                         net (fo=1, routed)           0.000     8.241    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp[11]
    SLICE_X5Y40          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                     25.000    25.000 r  
    W11                                               0.000    25.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000    25.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973    25.973 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.459    26.432    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    27.351 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=134, routed)         0.760    28.111    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X5Y40          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[11]/C
                         clock pessimism              0.149    28.260    
                         clock uncertainty           -0.035    28.225    
    SLICE_X5Y40          FDRE (Setup_fdre_C_D)        0.062    28.287    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[11]
  -------------------------------------------------------------------
                         required time                         28.287    
                         arrival time                          -8.241    
  -------------------------------------------------------------------
                         slack                                 20.046    

Slack (MET) :             20.062ns  (required time - arrival time)
  Source:                 wr_en_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (adc_data_clk rise@25.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        4.922ns  (logic 1.857ns (37.731%)  route 3.065ns (62.269%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.111ns = ( 28.111 - 25.000 ) 
    Source Clock Delay      (SCD):    3.303ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.500     1.517    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.500 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=134, routed)         0.803     3.303    adc_data_clk
    SLICE_X3Y43          FDRE                                         r  wr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.456     3.759 r  wr_en_reg/Q
                         net (fo=2, routed)           0.509     4.268    wr_en_reg_n_0
    SLICE_X3Y43          LUT2 (Prop_lut2_I1_O)        0.152     4.420 r  fifo_i_1/O
                         net (fo=3, routed)           0.974     5.394    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X4Y40          LUT2 (Prop_lut2_I0_O)        0.332     5.726 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=38, routed)          1.581     7.308    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/E[0]
    SLICE_X5Y38          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.888 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.888    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.002 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.002    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry__0_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.225 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry__1/O[0]
                         net (fo=1, routed)           0.000     8.225    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp[9]
    SLICE_X5Y40          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                     25.000    25.000 r  
    W11                                               0.000    25.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000    25.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973    25.973 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.459    26.432    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    27.351 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=134, routed)         0.760    28.111    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X5Y40          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[9]/C
                         clock pessimism              0.149    28.260    
                         clock uncertainty           -0.035    28.225    
    SLICE_X5Y40          FDRE (Setup_fdre_C_D)        0.062    28.287    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[9]
  -------------------------------------------------------------------
                         required time                         28.287    
                         arrival time                          -8.225    
  -------------------------------------------------------------------
                         slack                                 20.062    

Slack (MET) :             20.065ns  (required time - arrival time)
  Source:                 wr_en_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (adc_data_clk rise@25.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        4.919ns  (logic 1.854ns (37.693%)  route 3.065ns (62.307%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.111ns = ( 28.111 - 25.000 ) 
    Source Clock Delay      (SCD):    3.303ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.500     1.517    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.500 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=134, routed)         0.803     3.303    adc_data_clk
    SLICE_X3Y43          FDRE                                         r  wr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.456     3.759 r  wr_en_reg/Q
                         net (fo=2, routed)           0.509     4.268    wr_en_reg_n_0
    SLICE_X3Y43          LUT2 (Prop_lut2_I1_O)        0.152     4.420 r  fifo_i_1/O
                         net (fo=3, routed)           0.974     5.394    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X4Y40          LUT2 (Prop_lut2_I0_O)        0.332     5.726 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=38, routed)          1.581     7.308    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/E[0]
    SLICE_X5Y38          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.888 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.888    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.222 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry__0/O[1]
                         net (fo=1, routed)           0.000     8.222    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp[6]
    SLICE_X5Y39          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                     25.000    25.000 r  
    W11                                               0.000    25.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000    25.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973    25.973 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.459    26.432    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    27.351 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=134, routed)         0.760    28.111    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X5Y39          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[6]/C
                         clock pessimism              0.149    28.260    
                         clock uncertainty           -0.035    28.225    
    SLICE_X5Y39          FDRE (Setup_fdre_C_D)        0.062    28.287    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[6]
  -------------------------------------------------------------------
                         required time                         28.287    
                         arrival time                          -8.222    
  -------------------------------------------------------------------
                         slack                                 20.065    

Slack (MET) :             20.086ns  (required time - arrival time)
  Source:                 wr_en_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (adc_data_clk rise@25.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        4.898ns  (logic 1.833ns (37.426%)  route 3.065ns (62.574%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.111ns = ( 28.111 - 25.000 ) 
    Source Clock Delay      (SCD):    3.303ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.500     1.517    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.500 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=134, routed)         0.803     3.303    adc_data_clk
    SLICE_X3Y43          FDRE                                         r  wr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.456     3.759 r  wr_en_reg/Q
                         net (fo=2, routed)           0.509     4.268    wr_en_reg_n_0
    SLICE_X3Y43          LUT2 (Prop_lut2_I1_O)        0.152     4.420 r  fifo_i_1/O
                         net (fo=3, routed)           0.974     5.394    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X4Y40          LUT2 (Prop_lut2_I0_O)        0.332     5.726 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=38, routed)          1.581     7.308    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/E[0]
    SLICE_X5Y38          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.888 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.888    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.201 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry__0/O[3]
                         net (fo=1, routed)           0.000     8.201    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp[8]
    SLICE_X5Y39          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                     25.000    25.000 r  
    W11                                               0.000    25.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000    25.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973    25.973 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.459    26.432    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    27.351 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=134, routed)         0.760    28.111    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X5Y39          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[8]/C
                         clock pessimism              0.149    28.260    
                         clock uncertainty           -0.035    28.225    
    SLICE_X5Y39          FDRE (Setup_fdre_C_D)        0.062    28.287    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[8]
  -------------------------------------------------------------------
                         required time                         28.287    
                         arrival time                          -8.201    
  -------------------------------------------------------------------
                         slack                                 20.086    

Slack (MET) :             20.160ns  (required time - arrival time)
  Source:                 wr_en_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (adc_data_clk rise@25.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        4.824ns  (logic 1.759ns (36.466%)  route 3.065ns (63.534%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.111ns = ( 28.111 - 25.000 ) 
    Source Clock Delay      (SCD):    3.303ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.500     1.517    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.500 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=134, routed)         0.803     3.303    adc_data_clk
    SLICE_X3Y43          FDRE                                         r  wr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.456     3.759 r  wr_en_reg/Q
                         net (fo=2, routed)           0.509     4.268    wr_en_reg_n_0
    SLICE_X3Y43          LUT2 (Prop_lut2_I1_O)        0.152     4.420 r  fifo_i_1/O
                         net (fo=3, routed)           0.974     5.394    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X4Y40          LUT2 (Prop_lut2_I0_O)        0.332     5.726 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=38, routed)          1.581     7.308    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/E[0]
    SLICE_X5Y38          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.888 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.888    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.127 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry__0/O[2]
                         net (fo=1, routed)           0.000     8.127    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp[7]
    SLICE_X5Y39          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                     25.000    25.000 r  
    W11                                               0.000    25.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000    25.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973    25.973 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.459    26.432    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    27.351 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=134, routed)         0.760    28.111    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X5Y39          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[7]/C
                         clock pessimism              0.149    28.260    
                         clock uncertainty           -0.035    28.225    
    SLICE_X5Y39          FDRE (Setup_fdre_C_D)        0.062    28.287    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[7]
  -------------------------------------------------------------------
                         required time                         28.287    
                         arrival time                          -8.127    
  -------------------------------------------------------------------
                         slack                                 20.160    

Slack (MET) :             20.176ns  (required time - arrival time)
  Source:                 wr_en_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (adc_data_clk rise@25.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        4.808ns  (logic 1.743ns (36.254%)  route 3.065ns (63.746%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.111ns = ( 28.111 - 25.000 ) 
    Source Clock Delay      (SCD):    3.303ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.500     1.517    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.500 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=134, routed)         0.803     3.303    adc_data_clk
    SLICE_X3Y43          FDRE                                         r  wr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.456     3.759 r  wr_en_reg/Q
                         net (fo=2, routed)           0.509     4.268    wr_en_reg_n_0
    SLICE_X3Y43          LUT2 (Prop_lut2_I1_O)        0.152     4.420 r  fifo_i_1/O
                         net (fo=3, routed)           0.974     5.394    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X4Y40          LUT2 (Prop_lut2_I0_O)        0.332     5.726 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=38, routed)          1.581     7.308    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/E[0]
    SLICE_X5Y38          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.888 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.888    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.111 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry__0/O[0]
                         net (fo=1, routed)           0.000     8.111    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp[5]
    SLICE_X5Y39          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                     25.000    25.000 r  
    W11                                               0.000    25.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000    25.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973    25.973 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.459    26.432    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    27.351 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=134, routed)         0.760    28.111    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X5Y39          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[5]/C
                         clock pessimism              0.149    28.260    
                         clock uncertainty           -0.035    28.225    
    SLICE_X5Y39          FDRE (Setup_fdre_C_D)        0.062    28.287    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[5]
  -------------------------------------------------------------------
                         required time                         28.287    
                         arrival time                          -8.111    
  -------------------------------------------------------------------
                         slack                                 20.176    

Slack (MET) :             20.336ns  (required time - arrival time)
  Source:                 wr_en_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (adc_data_clk rise@25.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        4.647ns  (logic 1.582ns (34.046%)  route 3.065ns (65.954%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.110ns = ( 28.110 - 25.000 ) 
    Source Clock Delay      (SCD):    3.303ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.500     1.517    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.500 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=134, routed)         0.803     3.303    adc_data_clk
    SLICE_X3Y43          FDRE                                         r  wr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.456     3.759 r  wr_en_reg/Q
                         net (fo=2, routed)           0.509     4.268    wr_en_reg_n_0
    SLICE_X3Y43          LUT2 (Prop_lut2_I1_O)        0.152     4.420 r  fifo_i_1/O
                         net (fo=3, routed)           0.974     5.394    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X4Y40          LUT2 (Prop_lut2_I0_O)        0.332     5.726 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=38, routed)          1.581     7.308    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/E[0]
    SLICE_X5Y38          CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642     7.950 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry/O[3]
                         net (fo=1, routed)           0.000     7.950    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp[4]
    SLICE_X5Y38          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                     25.000    25.000 r  
    W11                                               0.000    25.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000    25.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973    25.973 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.459    26.432    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    27.351 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=134, routed)         0.759    28.110    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X5Y38          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[4]/C
                         clock pessimism              0.149    28.259    
                         clock uncertainty           -0.035    28.224    
    SLICE_X5Y38          FDRE (Setup_fdre_C_D)        0.062    28.286    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[4]
  -------------------------------------------------------------------
                         required time                         28.286    
                         arrival time                          -7.950    
  -------------------------------------------------------------------
                         slack                                 20.336    

Slack (MET) :             20.359ns  (required time - arrival time)
  Source:                 fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDSE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (adc_data_clk rise@25.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        4.236ns  (logic 1.837ns (43.365%)  route 2.399ns (56.635%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.111ns = ( 28.111 - 25.000 ) 
    Source Clock Delay      (SCD):    3.375ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.500     1.517    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.500 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=134, routed)         0.875     3.375    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X8Y39          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39          FDRE (Prop_fdre_C_Q)         0.478     3.853 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/Q
                         net (fo=7, routed)           1.089     4.943    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gmux.gm[4].gms.ms[2]
    SLICE_X7Y38          LUT4 (Prop_lut4_I1_O)        0.295     5.238 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gmux.gm[1].gms.ms_i_1__0/O
                         net (fo=1, routed)           0.000     5.238    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[4].gms.ms_0[1]
    SLICE_X7Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.788 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.788    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.carrynet_3
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.945 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[4].gms.ms_CARRY4/CO[1]
                         net (fo=1, routed)           0.964     6.908    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/comp2
    SLICE_X4Y40          LUT5 (Prop_lut5_I0_O)        0.357     7.265 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/ram_full_i_i_1/O
                         net (fo=2, routed)           0.346     7.611    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2_n_0
    SLICE_X4Y40          FDSE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                     25.000    25.000 r  
    W11                                               0.000    25.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000    25.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973    25.973 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.459    26.432    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    27.351 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=134, routed)         0.760    28.111    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X4Y40          FDSE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.149    28.260    
                         clock uncertainty           -0.035    28.225    
    SLICE_X4Y40          FDSE (Setup_fdse_C_D)       -0.255    27.970    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         27.970    
                         arrival time                          -7.611    
  -------------------------------------------------------------------
                         slack                                 20.359    

Slack (MET) :             20.394ns  (required time - arrival time)
  Source:                 wr_en_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (adc_data_clk rise@25.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        4.589ns  (logic 1.524ns (33.212%)  route 3.065ns (66.788%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.110ns = ( 28.110 - 25.000 ) 
    Source Clock Delay      (SCD):    3.303ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.500     1.517    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.500 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=134, routed)         0.803     3.303    adc_data_clk
    SLICE_X3Y43          FDRE                                         r  wr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.456     3.759 r  wr_en_reg/Q
                         net (fo=2, routed)           0.509     4.268    wr_en_reg_n_0
    SLICE_X3Y43          LUT2 (Prop_lut2_I1_O)        0.152     4.420 r  fifo_i_1/O
                         net (fo=3, routed)           0.974     5.394    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X4Y40          LUT2 (Prop_lut2_I0_O)        0.332     5.726 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=38, routed)          1.581     7.308    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/E[0]
    SLICE_X5Y38          CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.584     7.892 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry/O[2]
                         net (fo=1, routed)           0.000     7.892    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp[3]
    SLICE_X5Y38          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                     25.000    25.000 r  
    W11                                               0.000    25.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000    25.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973    25.973 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.459    26.432    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    27.351 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=134, routed)         0.759    28.110    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X5Y38          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[3]/C
                         clock pessimism              0.149    28.259    
                         clock uncertainty           -0.035    28.224    
    SLICE_X5Y38          FDRE (Setup_fdre_C_D)        0.062    28.286    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[3]
  -------------------------------------------------------------------
                         required time                         28.286    
                         arrival time                          -7.892    
  -------------------------------------------------------------------
                         slack                                 20.394    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk rise@0.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.351%)  route 0.170ns (54.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.589ns
    Source Clock Delay      (SCD):    1.208ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.206     0.650    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.921 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=134, routed)         0.287     1.208    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X9Y38          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDRE (Prop_fdre_C_Q)         0.141     1.349 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=4, routed)           0.170     1.519    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[1]
    RAMB36_X0Y7          RAMB36E1                                     r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.311     0.791    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.223 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=134, routed)         0.366     1.589    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y7          RAMB36E1                                     r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.323     1.267    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.450    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.450    
                         arrival time                           1.519    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk rise@0.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.519ns
    Source Clock Delay      (SCD):    1.181ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.206     0.650    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.921 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=134, routed)         0.260     1.181    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X5Y37          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.141     1.322 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.056     1.378    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X5Y37          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.311     0.791    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.223 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=134, routed)         0.296     1.519    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X5Y37          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism             -0.338     1.181    
    SLICE_X5Y37          FDRE (Hold_fdre_C_D)         0.076     1.257    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.378    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk rise@0.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.522ns
    Source Clock Delay      (SCD):    1.183ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.206     0.650    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.921 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=134, routed)         0.262     1.183    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X7Y42          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y42          FDRE (Prop_fdre_C_Q)         0.141     1.324 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     1.380    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff[0]
    SLICE_X7Y42          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.311     0.791    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.223 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=134, routed)         0.299     1.522    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X7Y42          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/C
                         clock pessimism             -0.339     1.183    
    SLICE_X7Y42          FDRE (Hold_fdre_C_D)         0.075     1.258    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.380    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk rise@0.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.519ns
    Source Clock Delay      (SCD):    1.181ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.206     0.650    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.921 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=134, routed)         0.260     1.181    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X5Y37          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.141     1.322 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.056     1.378    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X5Y37          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.311     0.791    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.223 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=134, routed)         0.296     1.519    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X5Y37          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.338     1.181    
    SLICE_X5Y37          FDRE (Hold_fdre_C_D)         0.075     1.256    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.378    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk rise@0.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.521ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.206     0.650    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.921 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=134, routed)         0.261     1.182    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X4Y38          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.141     1.323 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.059     1.382    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X4Y38          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.311     0.791    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.223 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=134, routed)         0.298     1.521    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X4Y38          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.339     1.182    
    SLICE_X4Y38          FDRE (Hold_fdre_C_D)         0.076     1.258    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.382    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk rise@0.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.519ns
    Source Clock Delay      (SCD):    1.181ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.206     0.650    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.921 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=134, routed)         0.260     1.181    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X5Y37          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.141     1.322 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.056     1.378    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X5Y37          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.311     0.791    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.223 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=134, routed)         0.296     1.519    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X5Y37          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism             -0.338     1.181    
    SLICE_X5Y37          FDRE (Hold_fdre_C_D)         0.071     1.252    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           1.378    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk rise@0.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.521ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.206     0.650    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.921 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=134, routed)         0.261     1.182    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X4Y38          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.141     1.323 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.058     1.381    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X4Y38          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.311     0.791    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.223 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=134, routed)         0.298     1.521    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X4Y38          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism             -0.339     1.182    
    SLICE_X4Y38          FDRE (Hold_fdre_C_D)         0.071     1.253    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -1.253    
                         arrival time                           1.381    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk rise@0.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.780%)  route 0.232ns (62.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.591ns
    Source Clock Delay      (SCD):    1.208ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.206     0.650    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.921 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=134, routed)         0.287     1.208    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X9Y39          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y39          FDRE (Prop_fdre_C_Q)         0.141     1.349 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/Q
                         net (fo=4, routed)           0.232     1.582    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[4]
    RAMB36_X0Y8          RAMB36E1                                     r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.311     0.791    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.223 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=134, routed)         0.368     1.591    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y8          RAMB36E1                                     r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.323     1.269    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.452    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.452    
                         arrival time                           1.582    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk rise@0.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.522ns
    Source Clock Delay      (SCD):    1.183ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.206     0.650    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.921 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=134, routed)         0.262     1.183    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X4Y41          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y41          FDRE (Prop_fdre_C_Q)         0.141     1.324 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/Q
                         net (fo=1, routed)           0.065     1.390    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][10]
    SLICE_X4Y41          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.311     0.791    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.223 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=134, routed)         0.299     1.522    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X4Y41          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/C
                         clock pessimism             -0.339     1.183    
    SLICE_X4Y41          FDRE (Hold_fdre_C_D)         0.075     1.258    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.390    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk rise@0.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.521ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.206     0.650    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.921 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=134, routed)         0.261     1.182    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X4Y38          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.141     1.323 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.065     1.389    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X4Y38          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.311     0.791    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.223 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=134, routed)         0.298     1.521    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X4Y38          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism             -0.339     1.182    
    SLICE_X4Y38          FDRE (Hold_fdre_C_D)         0.075     1.257    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.389    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_data_clk
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { adc_impl/adc_dco_impl/adc_dco_bufr/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y8   fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y7   fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         25.000      23.333     ILOGIC_X0Y34  adc_impl/adc_frame_impl/adc_serdes0/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         25.000      23.333     ILOGIC_X0Y32  adc_impl/adc_phy1_impl/adc_serdes0/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         25.000      23.333     ILOGIC_X0Y28  adc_impl/adc_phy1_impl/adc_serdes1/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         25.000      23.333     ILOGIC_X0Y44  adc_impl/adc_phy2_impl/adc_serdes0/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         25.000      23.333     ILOGIC_X0Y30  adc_impl/adc_phy2_impl/adc_serdes1/CLKDIV
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X3Y43   wr_en_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X1Y40   adc_impl/reset_serdes_cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X1Y40   adc_impl/reset_serdes_cnt_reg[1]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X10Y43  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X10Y43  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X3Y43   wr_en_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X3Y43   wr_en_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X1Y40   adc_impl/reset_serdes_cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X1Y40   adc_impl/reset_serdes_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X1Y40   adc_impl/reset_serdes_cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X1Y40   adc_impl/reset_serdes_cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X1Y40   adc_impl/reset_serdes_cnt_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X1Y40   adc_impl/reset_serdes_cnt_reg[2]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X10Y43  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X10Y43  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X3Y43   wr_en_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X3Y43   wr_en_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X1Y40   adc_impl/reset_serdes_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X1Y40   adc_impl/reset_serdes_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X1Y40   adc_impl/reset_serdes_cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X1Y40   adc_impl/reset_serdes_cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X1Y40   adc_impl/reset_serdes_cnt_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X1Y40   adc_impl/reset_serdes_cnt_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  okUH0
  To Clock:  okUH0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.960ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         okUH0
Waveform(ns):       { 0.000 4.960 }
Period(ns):         9.920
Sources:            { okUH[0] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         9.920       8.671      MMCME2_ADV_X0Y1  okHI/mmcm0/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       9.920       90.080     MMCME2_ADV_X0Y1  okHI/mmcm0/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.960       2.960      MMCME2_ADV_X0Y1  okHI/mmcm0/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.960       2.960      MMCME2_ADV_X0Y1  okHI/mmcm0/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.960       2.960      MMCME2_ADV_X0Y1  okHI/mmcm0/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.960       2.960      MMCME2_ADV_X0Y1  okHI/mmcm0/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  mmcm0_clk0
  To Clock:  mmcm0_clk0

Setup :            0  Failing Endpoints,  Worst Slack        1.565ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.565ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l37dbd1aafb403530c46407234a8f7286_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        7.745ns  (logic 3.419ns (44.144%)  route 4.326ns (55.856%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.014ns = ( 9.394 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.130ns = ( 0.358 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.862     0.358    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y19         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y19         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     2.812 r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.405     4.217    okHI/core0/core0/a0/pc0/lower_reg_banks/ADDRC1
    SLICE_X12Y47         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     4.370 f  okHI/core0/core0/a0/pc0/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.969     5.339    okHI/core0/core0/a0/pc0/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X13Y48         LUT5 (Prop_lut5_I0_O)        0.361     5.700 f  okHI/core0/core0/a0/pc0/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=21, routed)          0.699     6.399    okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[2]
    SLICE_X11Y50         LUT6 (Prop_lut6_I5_O)        0.327     6.726 f  okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2/O
                         net (fo=4, routed)           0.478     7.204    okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2_n_0
    SLICE_X11Y49         LUT4 (Prop_lut4_I3_O)        0.124     7.328 r  okHI/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_1/O
                         net (fo=8, routed)           0.774     8.103    okHI/core0/core0/a0/l37dbd1aafb403530c46407234a8f7286
    SLICE_X9Y50          FDRE                                         r  okHI/core0/core0/a0/l37dbd1aafb403530c46407234a8f7286_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.522     9.394    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y50          FDRE                                         r  okHI/core0/core0/a0/l37dbd1aafb403530c46407234a8f7286_reg[1]/C
                         clock pessimism              0.552     9.946    
                         clock uncertainty           -0.073     9.873    
    SLICE_X9Y50          FDRE (Setup_fdre_C_CE)      -0.205     9.668    okHI/core0/core0/a0/l37dbd1aafb403530c46407234a8f7286_reg[1]
  -------------------------------------------------------------------
                         required time                          9.668    
                         arrival time                          -8.103    
  -------------------------------------------------------------------
                         slack                                  1.565    

Slack (MET) :             1.565ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l37dbd1aafb403530c46407234a8f7286_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        7.745ns  (logic 3.419ns (44.144%)  route 4.326ns (55.856%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.014ns = ( 9.394 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.130ns = ( 0.358 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.862     0.358    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y19         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y19         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     2.812 r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.405     4.217    okHI/core0/core0/a0/pc0/lower_reg_banks/ADDRC1
    SLICE_X12Y47         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     4.370 f  okHI/core0/core0/a0/pc0/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.969     5.339    okHI/core0/core0/a0/pc0/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X13Y48         LUT5 (Prop_lut5_I0_O)        0.361     5.700 f  okHI/core0/core0/a0/pc0/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=21, routed)          0.699     6.399    okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[2]
    SLICE_X11Y50         LUT6 (Prop_lut6_I5_O)        0.327     6.726 f  okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2/O
                         net (fo=4, routed)           0.478     7.204    okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2_n_0
    SLICE_X11Y49         LUT4 (Prop_lut4_I3_O)        0.124     7.328 r  okHI/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_1/O
                         net (fo=8, routed)           0.774     8.103    okHI/core0/core0/a0/l37dbd1aafb403530c46407234a8f7286
    SLICE_X9Y50          FDRE                                         r  okHI/core0/core0/a0/l37dbd1aafb403530c46407234a8f7286_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.522     9.394    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y50          FDRE                                         r  okHI/core0/core0/a0/l37dbd1aafb403530c46407234a8f7286_reg[2]/C
                         clock pessimism              0.552     9.946    
                         clock uncertainty           -0.073     9.873    
    SLICE_X9Y50          FDRE (Setup_fdre_C_CE)      -0.205     9.668    okHI/core0/core0/a0/l37dbd1aafb403530c46407234a8f7286_reg[2]
  -------------------------------------------------------------------
                         required time                          9.668    
                         arrival time                          -8.103    
  -------------------------------------------------------------------
                         slack                                  1.565    

Slack (MET) :             1.580ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        7.532ns  (logic 3.323ns (44.121%)  route 4.209ns (55.879%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.011ns = ( 9.397 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.130ns = ( 0.358 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.862     0.358    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y19         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y19         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     2.812 r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.405     4.217    okHI/core0/core0/a0/pc0/lower_reg_banks/ADDRC1
    SLICE_X12Y47         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     4.370 r  okHI/core0/core0/a0/pc0/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.969     5.339    okHI/core0/core0/a0/pc0/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X13Y48         LUT5 (Prop_lut5_I0_O)        0.361     5.700 r  okHI/core0/core0/a0/pc0/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=21, routed)          1.218     6.917    okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[2]
    SLICE_X11Y50         LUT5 (Prop_lut5_I2_O)        0.355     7.272 r  okHI/core0/core0/l885bbeb94996347da66a8546671e4990[19]_i_1/O
                         net (fo=4, routed)           0.617     7.889    okHI/core0/core0/l885bbeb94996347da66a8546671e4990[19]_i_1_n_0
    SLICE_X11Y50         FDRE                                         r  okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.525     9.397    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y50         FDRE                                         r  okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[16]/C
                         clock pessimism              0.552     9.949    
                         clock uncertainty           -0.073     9.876    
    SLICE_X11Y50         FDRE (Setup_fdre_C_CE)      -0.407     9.469    okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[16]
  -------------------------------------------------------------------
                         required time                          9.469    
                         arrival time                          -7.889    
  -------------------------------------------------------------------
                         slack                                  1.580    

Slack (MET) :             1.580ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        7.532ns  (logic 3.323ns (44.121%)  route 4.209ns (55.879%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.011ns = ( 9.397 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.130ns = ( 0.358 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.862     0.358    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y19         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y19         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     2.812 r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.405     4.217    okHI/core0/core0/a0/pc0/lower_reg_banks/ADDRC1
    SLICE_X12Y47         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     4.370 r  okHI/core0/core0/a0/pc0/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.969     5.339    okHI/core0/core0/a0/pc0/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X13Y48         LUT5 (Prop_lut5_I0_O)        0.361     5.700 r  okHI/core0/core0/a0/pc0/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=21, routed)          1.218     6.917    okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[2]
    SLICE_X11Y50         LUT5 (Prop_lut5_I2_O)        0.355     7.272 r  okHI/core0/core0/l885bbeb94996347da66a8546671e4990[19]_i_1/O
                         net (fo=4, routed)           0.617     7.889    okHI/core0/core0/l885bbeb94996347da66a8546671e4990[19]_i_1_n_0
    SLICE_X11Y50         FDRE                                         r  okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.525     9.397    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y50         FDRE                                         r  okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[17]/C
                         clock pessimism              0.552     9.949    
                         clock uncertainty           -0.073     9.876    
    SLICE_X11Y50         FDRE (Setup_fdre_C_CE)      -0.407     9.469    okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[17]
  -------------------------------------------------------------------
                         required time                          9.469    
                         arrival time                          -7.889    
  -------------------------------------------------------------------
                         slack                                  1.580    

Slack (MET) :             1.580ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        7.532ns  (logic 3.323ns (44.121%)  route 4.209ns (55.879%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.011ns = ( 9.397 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.130ns = ( 0.358 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.862     0.358    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y19         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y19         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     2.812 r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.405     4.217    okHI/core0/core0/a0/pc0/lower_reg_banks/ADDRC1
    SLICE_X12Y47         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     4.370 r  okHI/core0/core0/a0/pc0/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.969     5.339    okHI/core0/core0/a0/pc0/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X13Y48         LUT5 (Prop_lut5_I0_O)        0.361     5.700 r  okHI/core0/core0/a0/pc0/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=21, routed)          1.218     6.917    okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[2]
    SLICE_X11Y50         LUT5 (Prop_lut5_I2_O)        0.355     7.272 r  okHI/core0/core0/l885bbeb94996347da66a8546671e4990[19]_i_1/O
                         net (fo=4, routed)           0.617     7.889    okHI/core0/core0/l885bbeb94996347da66a8546671e4990[19]_i_1_n_0
    SLICE_X11Y50         FDRE                                         r  okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.525     9.397    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y50         FDRE                                         r  okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[18]/C
                         clock pessimism              0.552     9.949    
                         clock uncertainty           -0.073     9.876    
    SLICE_X11Y50         FDRE (Setup_fdre_C_CE)      -0.407     9.469    okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[18]
  -------------------------------------------------------------------
                         required time                          9.469    
                         arrival time                          -7.889    
  -------------------------------------------------------------------
                         slack                                  1.580    

Slack (MET) :             1.580ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        7.532ns  (logic 3.323ns (44.121%)  route 4.209ns (55.879%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.011ns = ( 9.397 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.130ns = ( 0.358 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.862     0.358    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y19         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y19         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     2.812 r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.405     4.217    okHI/core0/core0/a0/pc0/lower_reg_banks/ADDRC1
    SLICE_X12Y47         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     4.370 r  okHI/core0/core0/a0/pc0/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.969     5.339    okHI/core0/core0/a0/pc0/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X13Y48         LUT5 (Prop_lut5_I0_O)        0.361     5.700 r  okHI/core0/core0/a0/pc0/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=21, routed)          1.218     6.917    okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[2]
    SLICE_X11Y50         LUT5 (Prop_lut5_I2_O)        0.355     7.272 r  okHI/core0/core0/l885bbeb94996347da66a8546671e4990[19]_i_1/O
                         net (fo=4, routed)           0.617     7.889    okHI/core0/core0/l885bbeb94996347da66a8546671e4990[19]_i_1_n_0
    SLICE_X11Y50         FDRE                                         r  okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.525     9.397    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y50         FDRE                                         r  okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[19]/C
                         clock pessimism              0.552     9.949    
                         clock uncertainty           -0.073     9.876    
    SLICE_X11Y50         FDRE (Setup_fdre_C_CE)      -0.407     9.469    okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[19]
  -------------------------------------------------------------------
                         required time                          9.469    
                         arrival time                          -7.889    
  -------------------------------------------------------------------
                         slack                                  1.580    

Slack (MET) :             1.634ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l62a5479e7989ce7f4d5507c695cc69cf_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        8.225ns  (logic 3.776ns (45.911%)  route 4.449ns (54.089%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.847ns = ( 9.561 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.130ns = ( 0.358 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.649ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.862     0.358    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y19         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y19         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     2.812 r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.405     4.217    okHI/core0/core0/a0/pc0/lower_reg_banks/ADDRC1
    SLICE_X12Y47         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     4.370 f  okHI/core0/core0/a0/pc0/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.969     5.339    okHI/core0/core0/a0/pc0/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X13Y48         LUT5 (Prop_lut5_I0_O)        0.361     5.700 f  okHI/core0/core0/a0/pc0/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=21, routed)          0.699     6.399    okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[2]
    SLICE_X11Y50         LUT6 (Prop_lut6_I5_O)        0.327     6.726 f  okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2/O
                         net (fo=4, routed)           0.770     7.496    okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2_n_0
    SLICE_X9Y46          LUT3 (Prop_lut3_I2_O)        0.149     7.645 r  okHI/core0/core0/ld307737e57d50d07f937891de086bf8e_i_3/O
                         net (fo=10, routed)          0.605     8.250    okHI/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_1_n_0
    SLICE_X8Y48          LUT2 (Prop_lut2_I1_O)        0.332     8.582 r  okHI/core0/core0/l62a5479e7989ce7f4d5507c695cc69cf_i_1/O
                         net (fo=1, routed)           0.000     8.582    okHI/core0/core0/l62a5479e7989ce7f4d5507c695cc69cf_i_1_n_0
    SLICE_X8Y48          FDRE                                         r  okHI/core0/core0/a0/l62a5479e7989ce7f4d5507c695cc69cf_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.690     9.561    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y48          FDRE                                         r  okHI/core0/core0/a0/l62a5479e7989ce7f4d5507c695cc69cf_reg/C
                         clock pessimism              0.649    10.210    
                         clock uncertainty           -0.073    10.137    
    SLICE_X8Y48          FDRE (Setup_fdre_C_D)        0.079    10.216    okHI/core0/core0/a0/l62a5479e7989ce7f4d5507c695cc69cf_reg
  -------------------------------------------------------------------
                         required time                         10.216    
                         arrival time                          -8.582    
  -------------------------------------------------------------------
                         slack                                  1.634    

Slack (MET) :             1.638ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l2ea20270d337eab6cb934503673af7d6_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        8.221ns  (logic 3.776ns (45.933%)  route 4.445ns (54.067%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.847ns = ( 9.561 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.130ns = ( 0.358 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.649ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.862     0.358    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y19         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y19         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     2.812 r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.405     4.217    okHI/core0/core0/a0/pc0/lower_reg_banks/ADDRC1
    SLICE_X12Y47         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     4.370 f  okHI/core0/core0/a0/pc0/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.969     5.339    okHI/core0/core0/a0/pc0/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X13Y48         LUT5 (Prop_lut5_I0_O)        0.361     5.700 f  okHI/core0/core0/a0/pc0/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=21, routed)          0.699     6.399    okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[2]
    SLICE_X11Y50         LUT6 (Prop_lut6_I5_O)        0.327     6.726 f  okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2/O
                         net (fo=4, routed)           0.770     7.496    okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2_n_0
    SLICE_X9Y46          LUT3 (Prop_lut3_I2_O)        0.149     7.645 r  okHI/core0/core0/ld307737e57d50d07f937891de086bf8e_i_3/O
                         net (fo=10, routed)          0.601     8.246    okHI/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_1_n_0
    SLICE_X8Y48          LUT2 (Prop_lut2_I1_O)        0.332     8.578 r  okHI/core0/core0/l2ea20270d337eab6cb934503673af7d6_i_1/O
                         net (fo=1, routed)           0.000     8.578    okHI/core0/core0/l2ea20270d337eab6cb934503673af7d6_i_1_n_0
    SLICE_X8Y48          FDRE                                         r  okHI/core0/core0/a0/l2ea20270d337eab6cb934503673af7d6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.690     9.561    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y48          FDRE                                         r  okHI/core0/core0/a0/l2ea20270d337eab6cb934503673af7d6_reg/C
                         clock pessimism              0.649    10.210    
                         clock uncertainty           -0.073    10.137    
    SLICE_X8Y48          FDRE (Setup_fdre_C_D)        0.079    10.216    okHI/core0/core0/a0/l2ea20270d337eab6cb934503673af7d6_reg
  -------------------------------------------------------------------
                         required time                         10.216    
                         arrival time                          -8.578    
  -------------------------------------------------------------------
                         slack                                  1.638    

Slack (MET) :             1.663ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l1c5ccc5ef4a526b8744d6b59c1d01a1b_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        8.146ns  (logic 3.776ns (46.357%)  route 4.370ns (53.643%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.847ns = ( 9.561 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.130ns = ( 0.358 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.649ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.862     0.358    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y19         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y19         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     2.812 r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.405     4.217    okHI/core0/core0/a0/pc0/lower_reg_banks/ADDRC1
    SLICE_X12Y47         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     4.370 f  okHI/core0/core0/a0/pc0/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.969     5.339    okHI/core0/core0/a0/pc0/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X13Y48         LUT5 (Prop_lut5_I0_O)        0.361     5.700 f  okHI/core0/core0/a0/pc0/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=21, routed)          0.699     6.399    okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[2]
    SLICE_X11Y50         LUT6 (Prop_lut6_I5_O)        0.327     6.726 f  okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2/O
                         net (fo=4, routed)           0.770     7.496    okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2_n_0
    SLICE_X9Y46          LUT3 (Prop_lut3_I2_O)        0.149     7.645 r  okHI/core0/core0/ld307737e57d50d07f937891de086bf8e_i_3/O
                         net (fo=10, routed)          0.526     8.171    okHI/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_1_n_0
    SLICE_X9Y48          LUT4 (Prop_lut4_I1_O)        0.332     8.503 r  okHI/core0/core0/l1c5ccc5ef4a526b8744d6b59c1d01a1b_i_1/O
                         net (fo=1, routed)           0.000     8.503    okHI/core0/core0/l1c5ccc5ef4a526b8744d6b59c1d01a1b_i_1_n_0
    SLICE_X9Y48          FDRE                                         r  okHI/core0/core0/a0/l1c5ccc5ef4a526b8744d6b59c1d01a1b_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.690     9.561    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y48          FDRE                                         r  okHI/core0/core0/a0/l1c5ccc5ef4a526b8744d6b59c1d01a1b_reg/C
                         clock pessimism              0.649    10.210    
                         clock uncertainty           -0.073    10.137    
    SLICE_X9Y48          FDRE (Setup_fdre_C_D)        0.029    10.166    okHI/core0/core0/a0/l1c5ccc5ef4a526b8744d6b59c1d01a1b_reg
  -------------------------------------------------------------------
                         required time                         10.166    
                         arrival time                          -8.503    
  -------------------------------------------------------------------
                         slack                                  1.663    

Slack (MET) :             1.668ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l888ab100e6439863fc67425046d77a1e_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        8.143ns  (logic 3.776ns (46.374%)  route 4.367ns (53.626%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.847ns = ( 9.561 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.130ns = ( 0.358 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.649ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.862     0.358    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y19         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y19         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     2.812 r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.405     4.217    okHI/core0/core0/a0/pc0/lower_reg_banks/ADDRC1
    SLICE_X12Y47         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     4.370 r  okHI/core0/core0/a0/pc0/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.969     5.339    okHI/core0/core0/a0/pc0/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X13Y48         LUT5 (Prop_lut5_I0_O)        0.361     5.700 r  okHI/core0/core0/a0/pc0/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=21, routed)          0.699     6.399    okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[2]
    SLICE_X11Y50         LUT6 (Prop_lut6_I5_O)        0.327     6.726 r  okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2/O
                         net (fo=4, routed)           0.770     7.496    okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_2_n_0
    SLICE_X9Y46          LUT3 (Prop_lut3_I2_O)        0.149     7.645 f  okHI/core0/core0/ld307737e57d50d07f937891de086bf8e_i_3/O
                         net (fo=10, routed)          0.523     8.168    okHI/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_1_n_0
    SLICE_X9Y48          LUT5 (Prop_lut5_I2_O)        0.332     8.500 r  okHI/core0/core0/l888ab100e6439863fc67425046d77a1e_i_1/O
                         net (fo=1, routed)           0.000     8.500    okHI/core0/core0/l888ab100e6439863fc67425046d77a1e_i_1_n_0
    SLICE_X9Y48          FDRE                                         r  okHI/core0/core0/a0/l888ab100e6439863fc67425046d77a1e_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.690     9.561    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y48          FDRE                                         r  okHI/core0/core0/a0/l888ab100e6439863fc67425046d77a1e_reg/C
                         clock pessimism              0.649    10.210    
                         clock uncertainty           -0.073    10.137    
    SLICE_X9Y48          FDRE (Setup_fdre_C_D)        0.031    10.168    okHI/core0/core0/a0/l888ab100e6439863fc67425046d77a1e_reg
  -------------------------------------------------------------------
                         required time                         10.168    
                         arrival time                          -8.500    
  -------------------------------------------------------------------
                         slack                                  1.668    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/c0/lbe59f904be1e8440c2d6333521aaa29a_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.270ns  (logic 0.164ns (60.728%)  route 0.106ns (39.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns = ( 0.786 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.510ns = ( 0.978 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         0.639     0.978    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y46          FDRE                                         r  okHI/core0/core0/a0/c0/lbe59f904be1e8440c2d6333521aaa29a_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y46          FDRE (Prop_fdre_C_Q)         0.164     1.142 r  okHI/core0/core0/a0/c0/lbe59f904be1e8440c2d6333521aaa29a_reg[1]/Q
                         net (fo=1, routed)           0.106     1.248    okHI/core0/core0/a0/cb0/U0/din[1]
    RAMB18_X0Y18         RAMB18E1                                     r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         0.956     0.786    okHI/core0/core0/a0/cb0/U0/clk
    RAMB18_X0Y18         RAMB18E1                                     r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.250     1.036    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[1])
                                                      0.155     1.191    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.191    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/pc0/address_loop[6].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.699%)  route 0.189ns (57.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns = ( 0.787 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.510ns = ( 0.978 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         0.639     0.978    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y46         FDRE                                         r  okHI/core0/core0/a0/pc0/address_loop[6].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y46         FDRE (Prop_fdre_C_Q)         0.141     1.119 r  okHI/core0/core0/a0/pc0/address_loop[6].pc_flop/Q
                         net (fo=3, routed)           0.189     1.308    okHI/core0/core0/a0/ld431942cac34e5a074e76137c9872d1c[6]
    RAMB18_X0Y19         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         0.957     0.787    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y19         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                         clock pessimism              0.271     1.058    
    RAMB18_X0Y19         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.241    okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/c0/l84a7b0e1b51dfdd46f041d49e77ce017_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/c0/l84a7b0e1b51dfdd46f041d49e77ce017_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.388ns  (logic 0.308ns (79.403%)  route 0.080ns (20.597%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns = ( 0.706 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.480ns = ( 1.008 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         0.669     1.008    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X1Y49          FDRE                                         r  okHI/core0/core0/a0/c0/l84a7b0e1b51dfdd46f041d49e77ce017_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     1.149 r  okHI/core0/core0/a0/c0/l84a7b0e1b51dfdd46f041d49e77ce017_reg[20]/Q
                         net (fo=3, routed)           0.079     1.228    okHI/core0/core0/a0/c0/l84a7b0e1b51dfdd46f041d49e77ce017_reg_n_0_[20]
    SLICE_X1Y49          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.341 r  okHI/core0/core0/a0/c0/l84a7b0e1b51dfdd46f041d49e77ce0170_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.342    okHI/core0/core0/a0/c0/l84a7b0e1b51dfdd46f041d49e77ce0170_carry__3_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.396 r  okHI/core0/core0/a0/c0/l84a7b0e1b51dfdd46f041d49e77ce0170_carry__4/O[0]
                         net (fo=1, routed)           0.000     1.396    okHI/core0/core0/a0/c0/l84a7b0e1b51dfdd46f041d49e77ce0170_carry__4_n_7
    SLICE_X1Y50          FDRE                                         r  okHI/core0/core0/a0/c0/l84a7b0e1b51dfdd46f041d49e77ce017_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         0.876     0.706    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X1Y50          FDRE                                         r  okHI/core0/core0/a0/c0/l84a7b0e1b51dfdd46f041d49e77ce017_reg[21]/C
                         clock pessimism              0.504     1.209    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.105     1.314    okHI/core0/core0/a0/c0/l84a7b0e1b51dfdd46f041d49e77ce017_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           1.396    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/c0/lbe59f904be1e8440c2d6333521aaa29a_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.295ns  (logic 0.164ns (55.500%)  route 0.131ns (44.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns = ( 0.786 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.510ns = ( 0.978 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         0.639     0.978    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y46          FDRE                                         r  okHI/core0/core0/a0/c0/lbe59f904be1e8440c2d6333521aaa29a_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y46          FDRE (Prop_fdre_C_Q)         0.164     1.142 r  okHI/core0/core0/a0/c0/lbe59f904be1e8440c2d6333521aaa29a_reg[0]/Q
                         net (fo=1, routed)           0.131     1.273    okHI/core0/core0/a0/cb0/U0/din[0]
    RAMB18_X0Y18         RAMB18E1                                     r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         0.956     0.786    okHI/core0/core0/a0/cb0/U0/clk
    RAMB18_X0Y18         RAMB18E1                                     r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.250     1.036    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[0])
                                                      0.155     1.191    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.191    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/c0/lbe59f904be1e8440c2d6333521aaa29a_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.297ns  (logic 0.164ns (55.247%)  route 0.133ns (44.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns = ( 0.786 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.509ns = ( 0.979 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         0.640     0.979    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y47          FDRE                                         r  okHI/core0/core0/a0/c0/lbe59f904be1e8440c2d6333521aaa29a_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y47          FDRE (Prop_fdre_C_Q)         0.164     1.143 r  okHI/core0/core0/a0/c0/lbe59f904be1e8440c2d6333521aaa29a_reg[4]/Q
                         net (fo=1, routed)           0.133     1.276    okHI/core0/core0/a0/cb0/U0/din[4]
    RAMB18_X0Y18         RAMB18E1                                     r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         0.956     0.786    okHI/core0/core0/a0/cb0/U0/clk
    RAMB18_X0Y18         RAMB18E1                                     r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.250     1.036    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[0])
                                                      0.155     1.191    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.191    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/c0/l84a7b0e1b51dfdd46f041d49e77ce017_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/c0/l84a7b0e1b51dfdd46f041d49e77ce017_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.399ns  (logic 0.319ns (79.971%)  route 0.080ns (20.029%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns = ( 0.706 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.480ns = ( 1.008 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         0.669     1.008    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X1Y49          FDRE                                         r  okHI/core0/core0/a0/c0/l84a7b0e1b51dfdd46f041d49e77ce017_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     1.149 r  okHI/core0/core0/a0/c0/l84a7b0e1b51dfdd46f041d49e77ce017_reg[20]/Q
                         net (fo=3, routed)           0.079     1.228    okHI/core0/core0/a0/c0/l84a7b0e1b51dfdd46f041d49e77ce017_reg_n_0_[20]
    SLICE_X1Y49          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.341 r  okHI/core0/core0/a0/c0/l84a7b0e1b51dfdd46f041d49e77ce0170_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.342    okHI/core0/core0/a0/c0/l84a7b0e1b51dfdd46f041d49e77ce0170_carry__3_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.407 r  okHI/core0/core0/a0/c0/l84a7b0e1b51dfdd46f041d49e77ce0170_carry__4/O[2]
                         net (fo=1, routed)           0.000     1.407    okHI/core0/core0/a0/c0/l84a7b0e1b51dfdd46f041d49e77ce0170_carry__4_n_5
    SLICE_X1Y50          FDRE                                         r  okHI/core0/core0/a0/c0/l84a7b0e1b51dfdd46f041d49e77ce017_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         0.876     0.706    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X1Y50          FDRE                                         r  okHI/core0/core0/a0/c0/l84a7b0e1b51dfdd46f041d49e77ce017_reg[23]/C
                         clock pessimism              0.504     1.209    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.105     1.314    okHI/core0/core0/a0/c0/l84a7b0e1b51dfdd46f041d49e77ce017_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           1.407    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.337ns  (logic 0.164ns (48.629%)  route 0.173ns (51.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns = ( 0.787 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.510ns = ( 0.978 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         0.639     0.978    okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X8Y45          FDRE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y45          FDRE (Prop_fdre_C_Q)         0.164     1.142 r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/Q
                         net (fo=3, routed)           0.173     1.315    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rd_pntr[5]
    RAMB18_X0Y18         RAMB18E1                                     r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         0.957     0.787    okHI/core0/core0/a0/cb0/U0/clk
    RAMB18_X0Y18         RAMB18E1                                     r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.250     1.037    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.220    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 okHI/core0/core0/lfa89f4c19946cfeedd23723568de9e12_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/l436c8acfce09b790a2efb624a7c06514_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns = ( 0.696 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.555ns = ( 0.933 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         0.595     0.933    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X3Y68          FDRE                                         r  okHI/core0/core0/lfa89f4c19946cfeedd23723568de9e12_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDRE (Prop_fdre_C_Q)         0.141     1.074 r  okHI/core0/core0/lfa89f4c19946cfeedd23723568de9e12_reg[9]/Q
                         net (fo=1, routed)           0.054     1.128    okHI/core0/core0/lfa89f4c19946cfeedd23723568de9e12__0[9]
    SLICE_X2Y68          LUT5 (Prop_lut5_I0_O)        0.045     1.173 r  okHI/core0/core0/l436c8acfce09b790a2efb624a7c06514[9]_i_1/O
                         net (fo=1, routed)           0.000     1.173    okHI/core0/core0/l436c8acfce09b790a2efb624a7c06514__0[9]
    SLICE_X2Y68          FDRE                                         r  okHI/core0/core0/l436c8acfce09b790a2efb624a7c06514_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         0.866     0.696    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X2Y68          FDRE                                         r  okHI/core0/core0/l436c8acfce09b790a2efb624a7c06514_reg[9]/C
                         clock pessimism              0.251     0.946    
    SLICE_X2Y68          FDRE (Hold_fdre_C_D)         0.121     1.067    okHI/core0/core0/l436c8acfce09b790a2efb624a7c06514_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.067    
                         arrival time                           1.173    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/pc0/address_loop[5].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.730%)  route 0.233ns (62.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns = ( 0.787 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.510ns = ( 0.978 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         0.639     0.978    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y46         FDRE                                         r  okHI/core0/core0/a0/pc0/address_loop[5].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y46         FDRE (Prop_fdre_C_Q)         0.141     1.119 r  okHI/core0/core0/a0/pc0/address_loop[5].pc_flop/Q
                         net (fo=3, routed)           0.233     1.352    okHI/core0/core0/a0/ld431942cac34e5a074e76137c9872d1c[5]
    RAMB18_X0Y19         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         0.957     0.787    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y19         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                         clock pessimism              0.271     1.058    
    RAMB18_X0Y19         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.241    okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.352    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/pc0/address_loop[3].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.630%)  route 0.234ns (62.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns = ( 0.787 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.510ns = ( 0.978 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         0.639     0.978    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y45         FDRE                                         r  okHI/core0/core0/a0/pc0/address_loop[3].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDRE (Prop_fdre_C_Q)         0.141     1.119 r  okHI/core0/core0/a0/pc0/address_loop[3].pc_flop/Q
                         net (fo=3, routed)           0.234     1.353    okHI/core0/core0/a0/ld431942cac34e5a074e76137c9872d1c[3]
    RAMB18_X0Y19         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         0.957     0.787    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y19         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                         clock pessimism              0.271     1.058    
    RAMB18_X0Y19         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.241    okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.353    
  -------------------------------------------------------------------
                         slack                                  0.111    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm0_clk0
Waveform(ns):       { 1.488 6.448 }
Period(ns):         9.920
Sources:            { okHI/mmcm0/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         9.920       6.976      RAMB18_X0Y18     okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         9.920       6.976      RAMB18_X0Y18     okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.920       7.344      RAMB36_X0Y8      fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.920       7.344      RAMB36_X0Y7      fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.920       7.344      RAMB18_X0Y19     okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         9.920       7.344      RAMB36_X0Y11     okHI/core0/core0/r0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.920       7.344      RAMB36_X0Y11     okHI/core0/core0/r0/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         9.920       7.765      BUFGCTRL_X0Y0    okHI/mmcm0_bufg/I
Min Period        n/a     FDRE/C              n/a            1.474         9.920       8.446      ILOGIC_X0Y79     okHI/iob_regs[0].regin0/C
Min Period        n/a     FDRE/C              n/a            1.474         9.920       8.446      OLOGIC_X0Y79     okHI/iob_regs[0].regout0/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.920       203.440    MMCME2_ADV_X0Y1  okHI/mmcm0/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X14Y47     okHI/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X14Y47     okHI/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X14Y47     okHI/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X14Y47     okHI/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X14Y47     okHI/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X14Y47     okHI/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X14Y47     okHI/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X14Y47     okHI/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X14Y46     okHI/core0/core0/a0/pc0/data_path_loop[2].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X14Y46     okHI/core0/core0/a0/pc0/data_path_loop[2].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X14Y47     okHI/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X14Y47     okHI/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X14Y47     okHI/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X14Y47     okHI/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X14Y47     okHI/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X14Y47     okHI/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X14Y47     okHI/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X14Y47     okHI/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X14Y46     okHI/core0/core0/a0/pc0/data_path_loop[2].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X14Y46     okHI/core0/core0/a0/pc0/data_path_loop[2].medium_spm.spm_ram/HIGH/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm0_clkfb
  To Clock:  mmcm0_clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.765ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm0_clkfb
Waveform(ns):       { 0.000 4.960 }
Period(ns):         9.920
Sources:            { okHI/mmcm0/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         9.920       7.765      BUFGCTRL_X0Y1    okHI/mmcm0fb_bufg/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         9.920       8.671      MMCME2_ADV_X0Y1  okHI/mmcm0/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         9.920       8.671      MMCME2_ADV_X0Y1  okHI/mmcm0/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       9.920       90.080     MMCME2_ADV_X0Y1  okHI/mmcm0/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       9.920       203.440    MMCME2_ADV_X0Y1  okHI/mmcm0/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clkp }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y3  enc_clk_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X0Y3  enc_clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y3  enc_clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y3  enc_clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y3  enc_clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y3  enc_clk_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_enc_clk_1
  To Clock:  clk_out1_enc_clk_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       22.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_enc_clk_1
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { enc_clk_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         25.000      22.845     BUFGCTRL_X0Y17   enc_clk_inst/inst/clkout1_buf/I
Min Period  n/a     ODDR/C              n/a            1.474         25.000      23.526     OLOGIC_X0Y18     adc_impl/adc_enc_impl/adc_enc_oddr/C
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         25.000      23.751     MMCME2_ADV_X0Y3  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       25.000      188.360    MMCME2_ADV_X0Y3  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_enc_clk_1
  To Clock:  clk_out2_enc_clk_1

Setup :            0  Failing Endpoints,  Worst Slack        2.879ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.251ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.879ns  (required time - arrival time)
  Source:                 adc_impl/reset_idelay_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_enc_clk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc_impl/reset_idelay_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_enc_clk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_enc_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_enc_clk_1 rise@5.000ns - clk_out2_enc_clk_1 rise@0.000ns)
  Data Path Delay:        1.856ns  (logic 0.580ns (31.254%)  route 1.276ns (68.746%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.797ns = ( 10.797 - 5.000 ) 
    Source Clock Delay      (SCD):    6.136ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_enc_clk_1 rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    enc_clk_inst/inst/clk_in1_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.988     0.988 r  enc_clk_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.221    enc_clk_inst/inst/clk_in1_enc_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.310 r  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     4.322    enc_clk_inst/inst/clk_out2_enc_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.418 r  enc_clk_inst/inst/clkout2_buf/O
                         net (fo=7, routed)           1.718     6.136    adc_impl/clk_out2
    SLICE_X0Y65          FDCE                                         r  adc_impl/reset_idelay_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDCE (Prop_fdce_C_Q)         0.456     6.592 r  adc_impl/reset_idelay_cnt_reg[2]/Q
                         net (fo=4, routed)           0.885     7.477    adc_impl/reset_idelay_cnt_reg[2]
    SLICE_X0Y65          LUT5 (Prop_lut5_I2_O)        0.124     7.601 r  adc_impl/reset_idelay_i_1/O
                         net (fo=6, routed)           0.391     7.992    adc_impl/reset_idelay_i_1_n_0
    SLICE_X0Y65          FDCE                                         r  adc_impl/reset_idelay_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_enc_clk_1 rise edge)
                                                      5.000     5.000 r  
    D17                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    enc_clk_inst/inst/clk_in1_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.944     5.944 r  enc_clk_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     7.105    enc_clk_inst/inst/clk_in1_enc_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084     7.189 r  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.917     9.107    enc_clk_inst/inst/clk_out2_enc_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.198 r  enc_clk_inst/inst/clkout2_buf/O
                         net (fo=7, routed)           1.599    10.797    adc_impl/clk_out2
    SLICE_X0Y65          FDCE                                         r  adc_impl/reset_idelay_cnt_reg[0]/C
                         clock pessimism              0.339    11.136    
                         clock uncertainty           -0.060    11.076    
    SLICE_X0Y65          FDCE (Setup_fdce_C_CE)      -0.205    10.871    adc_impl/reset_idelay_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         10.871    
                         arrival time                          -7.992    
  -------------------------------------------------------------------
                         slack                                  2.879    

Slack (MET) :             2.879ns  (required time - arrival time)
  Source:                 adc_impl/reset_idelay_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_enc_clk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc_impl/reset_idelay_cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_enc_clk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_enc_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_enc_clk_1 rise@5.000ns - clk_out2_enc_clk_1 rise@0.000ns)
  Data Path Delay:        1.856ns  (logic 0.580ns (31.254%)  route 1.276ns (68.746%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.797ns = ( 10.797 - 5.000 ) 
    Source Clock Delay      (SCD):    6.136ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_enc_clk_1 rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    enc_clk_inst/inst/clk_in1_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.988     0.988 r  enc_clk_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.221    enc_clk_inst/inst/clk_in1_enc_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.310 r  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     4.322    enc_clk_inst/inst/clk_out2_enc_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.418 r  enc_clk_inst/inst/clkout2_buf/O
                         net (fo=7, routed)           1.718     6.136    adc_impl/clk_out2
    SLICE_X0Y65          FDCE                                         r  adc_impl/reset_idelay_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDCE (Prop_fdce_C_Q)         0.456     6.592 r  adc_impl/reset_idelay_cnt_reg[2]/Q
                         net (fo=4, routed)           0.885     7.477    adc_impl/reset_idelay_cnt_reg[2]
    SLICE_X0Y65          LUT5 (Prop_lut5_I2_O)        0.124     7.601 r  adc_impl/reset_idelay_i_1/O
                         net (fo=6, routed)           0.391     7.992    adc_impl/reset_idelay_i_1_n_0
    SLICE_X0Y65          FDCE                                         r  adc_impl/reset_idelay_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_enc_clk_1 rise edge)
                                                      5.000     5.000 r  
    D17                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    enc_clk_inst/inst/clk_in1_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.944     5.944 r  enc_clk_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     7.105    enc_clk_inst/inst/clk_in1_enc_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084     7.189 r  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.917     9.107    enc_clk_inst/inst/clk_out2_enc_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.198 r  enc_clk_inst/inst/clkout2_buf/O
                         net (fo=7, routed)           1.599    10.797    adc_impl/clk_out2
    SLICE_X0Y65          FDCE                                         r  adc_impl/reset_idelay_cnt_reg[1]/C
                         clock pessimism              0.339    11.136    
                         clock uncertainty           -0.060    11.076    
    SLICE_X0Y65          FDCE (Setup_fdce_C_CE)      -0.205    10.871    adc_impl/reset_idelay_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         10.871    
                         arrival time                          -7.992    
  -------------------------------------------------------------------
                         slack                                  2.879    

Slack (MET) :             2.879ns  (required time - arrival time)
  Source:                 adc_impl/reset_idelay_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_enc_clk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc_impl/reset_idelay_cnt_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_enc_clk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_enc_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_enc_clk_1 rise@5.000ns - clk_out2_enc_clk_1 rise@0.000ns)
  Data Path Delay:        1.856ns  (logic 0.580ns (31.254%)  route 1.276ns (68.746%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.797ns = ( 10.797 - 5.000 ) 
    Source Clock Delay      (SCD):    6.136ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_enc_clk_1 rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    enc_clk_inst/inst/clk_in1_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.988     0.988 r  enc_clk_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.221    enc_clk_inst/inst/clk_in1_enc_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.310 r  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     4.322    enc_clk_inst/inst/clk_out2_enc_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.418 r  enc_clk_inst/inst/clkout2_buf/O
                         net (fo=7, routed)           1.718     6.136    adc_impl/clk_out2
    SLICE_X0Y65          FDCE                                         r  adc_impl/reset_idelay_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDCE (Prop_fdce_C_Q)         0.456     6.592 r  adc_impl/reset_idelay_cnt_reg[2]/Q
                         net (fo=4, routed)           0.885     7.477    adc_impl/reset_idelay_cnt_reg[2]
    SLICE_X0Y65          LUT5 (Prop_lut5_I2_O)        0.124     7.601 r  adc_impl/reset_idelay_i_1/O
                         net (fo=6, routed)           0.391     7.992    adc_impl/reset_idelay_i_1_n_0
    SLICE_X0Y65          FDCE                                         r  adc_impl/reset_idelay_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_enc_clk_1 rise edge)
                                                      5.000     5.000 r  
    D17                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    enc_clk_inst/inst/clk_in1_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.944     5.944 r  enc_clk_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     7.105    enc_clk_inst/inst/clk_in1_enc_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084     7.189 r  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.917     9.107    enc_clk_inst/inst/clk_out2_enc_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.198 r  enc_clk_inst/inst/clkout2_buf/O
                         net (fo=7, routed)           1.599    10.797    adc_impl/clk_out2
    SLICE_X0Y65          FDCE                                         r  adc_impl/reset_idelay_cnt_reg[2]/C
                         clock pessimism              0.339    11.136    
                         clock uncertainty           -0.060    11.076    
    SLICE_X0Y65          FDCE (Setup_fdce_C_CE)      -0.205    10.871    adc_impl/reset_idelay_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         10.871    
                         arrival time                          -7.992    
  -------------------------------------------------------------------
                         slack                                  2.879    

Slack (MET) :             2.879ns  (required time - arrival time)
  Source:                 adc_impl/reset_idelay_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_enc_clk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc_impl/reset_idelay_cnt_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_enc_clk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_enc_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_enc_clk_1 rise@5.000ns - clk_out2_enc_clk_1 rise@0.000ns)
  Data Path Delay:        1.856ns  (logic 0.580ns (31.254%)  route 1.276ns (68.746%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.797ns = ( 10.797 - 5.000 ) 
    Source Clock Delay      (SCD):    6.136ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_enc_clk_1 rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    enc_clk_inst/inst/clk_in1_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.988     0.988 r  enc_clk_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.221    enc_clk_inst/inst/clk_in1_enc_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.310 r  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     4.322    enc_clk_inst/inst/clk_out2_enc_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.418 r  enc_clk_inst/inst/clkout2_buf/O
                         net (fo=7, routed)           1.718     6.136    adc_impl/clk_out2
    SLICE_X0Y65          FDCE                                         r  adc_impl/reset_idelay_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDCE (Prop_fdce_C_Q)         0.456     6.592 r  adc_impl/reset_idelay_cnt_reg[2]/Q
                         net (fo=4, routed)           0.885     7.477    adc_impl/reset_idelay_cnt_reg[2]
    SLICE_X0Y65          LUT5 (Prop_lut5_I2_O)        0.124     7.601 r  adc_impl/reset_idelay_i_1/O
                         net (fo=6, routed)           0.391     7.992    adc_impl/reset_idelay_i_1_n_0
    SLICE_X0Y65          FDCE                                         r  adc_impl/reset_idelay_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_enc_clk_1 rise edge)
                                                      5.000     5.000 r  
    D17                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    enc_clk_inst/inst/clk_in1_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.944     5.944 r  enc_clk_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     7.105    enc_clk_inst/inst/clk_in1_enc_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084     7.189 r  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.917     9.107    enc_clk_inst/inst/clk_out2_enc_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.198 r  enc_clk_inst/inst/clkout2_buf/O
                         net (fo=7, routed)           1.599    10.797    adc_impl/clk_out2
    SLICE_X0Y65          FDCE                                         r  adc_impl/reset_idelay_cnt_reg[3]/C
                         clock pessimism              0.339    11.136    
                         clock uncertainty           -0.060    11.076    
    SLICE_X0Y65          FDCE (Setup_fdce_C_CE)      -0.205    10.871    adc_impl/reset_idelay_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         10.871    
                         arrival time                          -7.992    
  -------------------------------------------------------------------
                         slack                                  2.879    

Slack (MET) :             2.879ns  (required time - arrival time)
  Source:                 adc_impl/reset_idelay_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_enc_clk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc_impl/reset_idelay_cnt_reg[4]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out2_enc_clk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_enc_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_enc_clk_1 rise@5.000ns - clk_out2_enc_clk_1 rise@0.000ns)
  Data Path Delay:        1.856ns  (logic 0.580ns (31.254%)  route 1.276ns (68.746%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.797ns = ( 10.797 - 5.000 ) 
    Source Clock Delay      (SCD):    6.136ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_enc_clk_1 rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    enc_clk_inst/inst/clk_in1_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.988     0.988 r  enc_clk_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.221    enc_clk_inst/inst/clk_in1_enc_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.310 r  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     4.322    enc_clk_inst/inst/clk_out2_enc_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.418 r  enc_clk_inst/inst/clkout2_buf/O
                         net (fo=7, routed)           1.718     6.136    adc_impl/clk_out2
    SLICE_X0Y65          FDCE                                         r  adc_impl/reset_idelay_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDCE (Prop_fdce_C_Q)         0.456     6.592 r  adc_impl/reset_idelay_cnt_reg[2]/Q
                         net (fo=4, routed)           0.885     7.477    adc_impl/reset_idelay_cnt_reg[2]
    SLICE_X0Y65          LUT5 (Prop_lut5_I2_O)        0.124     7.601 r  adc_impl/reset_idelay_i_1/O
                         net (fo=6, routed)           0.391     7.992    adc_impl/reset_idelay_i_1_n_0
    SLICE_X0Y65          FDPE                                         r  adc_impl/reset_idelay_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_enc_clk_1 rise edge)
                                                      5.000     5.000 r  
    D17                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    enc_clk_inst/inst/clk_in1_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.944     5.944 r  enc_clk_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     7.105    enc_clk_inst/inst/clk_in1_enc_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084     7.189 r  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.917     9.107    enc_clk_inst/inst/clk_out2_enc_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.198 r  enc_clk_inst/inst/clkout2_buf/O
                         net (fo=7, routed)           1.599    10.797    adc_impl/clk_out2
    SLICE_X0Y65          FDPE                                         r  adc_impl/reset_idelay_cnt_reg[4]/C
                         clock pessimism              0.339    11.136    
                         clock uncertainty           -0.060    11.076    
    SLICE_X0Y65          FDPE (Setup_fdpe_C_CE)      -0.205    10.871    adc_impl/reset_idelay_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         10.871    
                         arrival time                          -7.992    
  -------------------------------------------------------------------
                         slack                                  2.879    

Slack (MET) :             2.896ns  (required time - arrival time)
  Source:                 adc_impl/reset_idelay_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_enc_clk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc_impl/reset_idelay_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_enc_clk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_enc_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_enc_clk_1 rise@5.000ns - clk_out2_enc_clk_1 rise@0.000ns)
  Data Path Delay:        1.954ns  (logic 0.580ns (29.681%)  route 1.374ns (70.319%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.798ns = ( 10.798 - 5.000 ) 
    Source Clock Delay      (SCD):    6.136ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_enc_clk_1 rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    enc_clk_inst/inst/clk_in1_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.988     0.988 r  enc_clk_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.221    enc_clk_inst/inst/clk_in1_enc_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.310 r  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     4.322    enc_clk_inst/inst/clk_out2_enc_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.418 r  enc_clk_inst/inst/clkout2_buf/O
                         net (fo=7, routed)           1.718     6.136    adc_impl/clk_out2
    SLICE_X0Y65          FDCE                                         r  adc_impl/reset_idelay_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDCE (Prop_fdce_C_Q)         0.456     6.592 r  adc_impl/reset_idelay_cnt_reg[2]/Q
                         net (fo=4, routed)           0.885     7.477    adc_impl/reset_idelay_cnt_reg[2]
    SLICE_X0Y65          LUT5 (Prop_lut5_I2_O)        0.124     7.601 r  adc_impl/reset_idelay_i_1/O
                         net (fo=6, routed)           0.489     8.090    adc_impl/reset_idelay_i_1_n_0
    SLICE_X0Y64          FDPE                                         r  adc_impl/reset_idelay_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_enc_clk_1 rise edge)
                                                      5.000     5.000 r  
    D17                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    enc_clk_inst/inst/clk_in1_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.944     5.944 r  enc_clk_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     7.105    enc_clk_inst/inst/clk_in1_enc_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084     7.189 r  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.917     9.107    enc_clk_inst/inst/clk_out2_enc_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.198 r  enc_clk_inst/inst/clkout2_buf/O
                         net (fo=7, routed)           1.600    10.798    adc_impl/clk_out2
    SLICE_X0Y64          FDPE                                         r  adc_impl/reset_idelay_reg/C
                         clock pessimism              0.315    11.113    
                         clock uncertainty           -0.060    11.053    
    SLICE_X0Y64          FDPE (Setup_fdpe_C_D)       -0.067    10.986    adc_impl/reset_idelay_reg
  -------------------------------------------------------------------
                         required time                         10.986    
                         arrival time                          -8.090    
  -------------------------------------------------------------------
                         slack                                  2.896    

Slack (MET) :             3.185ns  (required time - arrival time)
  Source:                 adc_impl/reset_idelay_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_enc_clk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc_impl/reset_idelay_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_enc_clk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_enc_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_enc_clk_1 rise@5.000ns - clk_out2_enc_clk_1 rise@0.000ns)
  Data Path Delay:        1.784ns  (logic 0.580ns (32.508%)  route 1.204ns (67.492%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.797ns = ( 10.797 - 5.000 ) 
    Source Clock Delay      (SCD):    6.136ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_enc_clk_1 rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    enc_clk_inst/inst/clk_in1_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.988     0.988 r  enc_clk_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.221    enc_clk_inst/inst/clk_in1_enc_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.310 r  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     4.322    enc_clk_inst/inst/clk_out2_enc_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.418 r  enc_clk_inst/inst/clkout2_buf/O
                         net (fo=7, routed)           1.718     6.136    adc_impl/clk_out2
    SLICE_X0Y65          FDCE                                         r  adc_impl/reset_idelay_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDCE (Prop_fdce_C_Q)         0.456     6.592 f  adc_impl/reset_idelay_cnt_reg[0]/Q
                         net (fo=6, routed)           1.204     7.796    adc_impl/reset_idelay_cnt_reg[0]
    SLICE_X0Y65          LUT1 (Prop_lut1_I0_O)        0.124     7.920 r  adc_impl/reset_idelay_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     7.920    adc_impl/reset_idelay_cnt0[0]
    SLICE_X0Y65          FDCE                                         r  adc_impl/reset_idelay_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_enc_clk_1 rise edge)
                                                      5.000     5.000 r  
    D17                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    enc_clk_inst/inst/clk_in1_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.944     5.944 r  enc_clk_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     7.105    enc_clk_inst/inst/clk_in1_enc_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084     7.189 r  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.917     9.107    enc_clk_inst/inst/clk_out2_enc_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.198 r  enc_clk_inst/inst/clkout2_buf/O
                         net (fo=7, routed)           1.599    10.797    adc_impl/clk_out2
    SLICE_X0Y65          FDCE                                         r  adc_impl/reset_idelay_cnt_reg[0]/C
                         clock pessimism              0.339    11.136    
                         clock uncertainty           -0.060    11.076    
    SLICE_X0Y65          FDCE (Setup_fdce_C_D)        0.029    11.105    adc_impl/reset_idelay_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         11.105    
                         arrival time                          -7.920    
  -------------------------------------------------------------------
                         slack                                  3.185    

Slack (MET) :             3.205ns  (required time - arrival time)
  Source:                 adc_impl/reset_idelay_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_enc_clk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc_impl/reset_idelay_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_enc_clk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_enc_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_enc_clk_1 rise@5.000ns - clk_out2_enc_clk_1 rise@0.000ns)
  Data Path Delay:        1.810ns  (logic 0.606ns (33.478%)  route 1.204ns (66.522%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.797ns = ( 10.797 - 5.000 ) 
    Source Clock Delay      (SCD):    6.136ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_enc_clk_1 rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    enc_clk_inst/inst/clk_in1_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.988     0.988 r  enc_clk_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.221    enc_clk_inst/inst/clk_in1_enc_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.310 r  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     4.322    enc_clk_inst/inst/clk_out2_enc_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.418 r  enc_clk_inst/inst/clkout2_buf/O
                         net (fo=7, routed)           1.718     6.136    adc_impl/clk_out2
    SLICE_X0Y65          FDCE                                         r  adc_impl/reset_idelay_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDCE (Prop_fdce_C_Q)         0.456     6.592 r  adc_impl/reset_idelay_cnt_reg[0]/Q
                         net (fo=6, routed)           1.204     7.796    adc_impl/reset_idelay_cnt_reg[0]
    SLICE_X0Y65          LUT2 (Prop_lut2_I0_O)        0.150     7.946 r  adc_impl/reset_idelay_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     7.946    adc_impl/reset_idelay_cnt[1]_i_1_n_0
    SLICE_X0Y65          FDCE                                         r  adc_impl/reset_idelay_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_enc_clk_1 rise edge)
                                                      5.000     5.000 r  
    D17                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    enc_clk_inst/inst/clk_in1_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.944     5.944 r  enc_clk_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     7.105    enc_clk_inst/inst/clk_in1_enc_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084     7.189 r  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.917     9.107    enc_clk_inst/inst/clk_out2_enc_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.198 r  enc_clk_inst/inst/clkout2_buf/O
                         net (fo=7, routed)           1.599    10.797    adc_impl/clk_out2
    SLICE_X0Y65          FDCE                                         r  adc_impl/reset_idelay_cnt_reg[1]/C
                         clock pessimism              0.339    11.136    
                         clock uncertainty           -0.060    11.076    
    SLICE_X0Y65          FDCE (Setup_fdce_C_D)        0.075    11.151    adc_impl/reset_idelay_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         11.151    
                         arrival time                          -7.946    
  -------------------------------------------------------------------
                         slack                                  3.205    

Slack (MET) :             3.507ns  (required time - arrival time)
  Source:                 adc_impl/reset_idelay_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_enc_clk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc_impl/reset_idelay_cnt_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_enc_clk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_enc_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_enc_clk_1 rise@5.000ns - clk_out2_enc_clk_1 rise@0.000ns)
  Data Path Delay:        1.463ns  (logic 0.580ns (39.632%)  route 0.883ns (60.368%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.797ns = ( 10.797 - 5.000 ) 
    Source Clock Delay      (SCD):    6.136ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_enc_clk_1 rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    enc_clk_inst/inst/clk_in1_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.988     0.988 r  enc_clk_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.221    enc_clk_inst/inst/clk_in1_enc_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.310 r  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     4.322    enc_clk_inst/inst/clk_out2_enc_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.418 r  enc_clk_inst/inst/clkout2_buf/O
                         net (fo=7, routed)           1.718     6.136    adc_impl/clk_out2
    SLICE_X0Y65          FDCE                                         r  adc_impl/reset_idelay_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDCE (Prop_fdce_C_Q)         0.456     6.592 r  adc_impl/reset_idelay_cnt_reg[2]/Q
                         net (fo=4, routed)           0.883     7.476    adc_impl/reset_idelay_cnt_reg[2]
    SLICE_X0Y65          LUT5 (Prop_lut5_I2_O)        0.124     7.600 r  adc_impl/reset_idelay_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     7.600    adc_impl/reset_idelay_cnt0[4]
    SLICE_X0Y65          FDPE                                         r  adc_impl/reset_idelay_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_enc_clk_1 rise edge)
                                                      5.000     5.000 r  
    D17                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    enc_clk_inst/inst/clk_in1_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.944     5.944 r  enc_clk_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     7.105    enc_clk_inst/inst/clk_in1_enc_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084     7.189 r  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.917     9.107    enc_clk_inst/inst/clk_out2_enc_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.198 r  enc_clk_inst/inst/clkout2_buf/O
                         net (fo=7, routed)           1.599    10.797    adc_impl/clk_out2
    SLICE_X0Y65          FDPE                                         r  adc_impl/reset_idelay_cnt_reg[4]/C
                         clock pessimism              0.339    11.136    
                         clock uncertainty           -0.060    11.076    
    SLICE_X0Y65          FDPE (Setup_fdpe_C_D)        0.031    11.107    adc_impl/reset_idelay_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         11.107    
                         arrival time                          -7.600    
  -------------------------------------------------------------------
                         slack                                  3.507    

Slack (MET) :             3.568ns  (required time - arrival time)
  Source:                 adc_impl/reset_idelay_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_enc_clk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc_impl/reset_idelay_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_enc_clk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_enc_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_enc_clk_1 rise@5.000ns - clk_out2_enc_clk_1 rise@0.000ns)
  Data Path Delay:        1.447ns  (logic 0.743ns (51.342%)  route 0.704ns (48.658%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.797ns = ( 10.797 - 5.000 ) 
    Source Clock Delay      (SCD):    6.136ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_enc_clk_1 rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    enc_clk_inst/inst/clk_in1_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.988     0.988 r  enc_clk_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.221    enc_clk_inst/inst/clk_in1_enc_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.310 r  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     4.322    enc_clk_inst/inst/clk_out2_enc_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.418 r  enc_clk_inst/inst/clkout2_buf/O
                         net (fo=7, routed)           1.718     6.136    adc_impl/clk_out2
    SLICE_X0Y65          FDCE                                         r  adc_impl/reset_idelay_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDCE (Prop_fdce_C_Q)         0.419     6.555 r  adc_impl/reset_idelay_cnt_reg[3]/Q
                         net (fo=3, routed)           0.704     7.259    adc_impl/reset_idelay_cnt_reg[3]
    SLICE_X0Y65          LUT4 (Prop_lut4_I0_O)        0.324     7.583 r  adc_impl/reset_idelay_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     7.583    adc_impl/reset_idelay_cnt0[3]
    SLICE_X0Y65          FDCE                                         r  adc_impl/reset_idelay_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_enc_clk_1 rise edge)
                                                      5.000     5.000 r  
    D17                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    enc_clk_inst/inst/clk_in1_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.944     5.944 r  enc_clk_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     7.105    enc_clk_inst/inst/clk_in1_enc_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084     7.189 r  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.917     9.107    enc_clk_inst/inst/clk_out2_enc_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.198 r  enc_clk_inst/inst/clkout2_buf/O
                         net (fo=7, routed)           1.599    10.797    adc_impl/clk_out2
    SLICE_X0Y65          FDCE                                         r  adc_impl/reset_idelay_cnt_reg[3]/C
                         clock pessimism              0.339    11.136    
                         clock uncertainty           -0.060    11.076    
    SLICE_X0Y65          FDCE (Setup_fdce_C_D)        0.075    11.151    adc_impl/reset_idelay_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         11.151    
                         arrival time                          -7.583    
  -------------------------------------------------------------------
                         slack                                  3.568    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 adc_impl/reset_idelay_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_enc_clk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc_impl/reset_idelay_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_enc_clk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_enc_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_enc_clk_1 rise@0.000ns - clk_out2_enc_clk_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.184ns (51.423%)  route 0.174ns (48.577%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.600ns
    Source Clock Delay      (SCD):    2.194ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_enc_clk_1 rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    enc_clk_inst/inst/clk_in1_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  enc_clk_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.855    enc_clk_inst/inst/clk_in1_enc_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.906 r  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662     1.569    enc_clk_inst/inst/clk_out2_enc_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.595 r  enc_clk_inst/inst/clkout2_buf/O
                         net (fo=7, routed)           0.600     2.194    adc_impl/clk_out2
    SLICE_X0Y65          FDCE                                         r  adc_impl/reset_idelay_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDCE (Prop_fdce_C_Q)         0.141     2.335 r  adc_impl/reset_idelay_cnt_reg[0]/Q
                         net (fo=6, routed)           0.174     2.509    adc_impl/reset_idelay_cnt_reg[0]
    SLICE_X0Y65          LUT4 (Prop_lut4_I1_O)        0.043     2.552 r  adc_impl/reset_idelay_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     2.552    adc_impl/reset_idelay_cnt0[3]
    SLICE_X0Y65          FDCE                                         r  adc_impl/reset_idelay_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_enc_clk_1 rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    enc_clk_inst/inst/clk_in1_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  enc_clk_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.930    enc_clk_inst/inst/clk_in1_enc_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.984 r  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.700    enc_clk_inst/inst/clk_out2_enc_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.729 r  enc_clk_inst/inst/clkout2_buf/O
                         net (fo=7, routed)           0.871     2.600    adc_impl/clk_out2
    SLICE_X0Y65          FDCE                                         r  adc_impl/reset_idelay_cnt_reg[3]/C
                         clock pessimism             -0.405     2.194    
    SLICE_X0Y65          FDCE (Hold_fdce_C_D)         0.107     2.301    adc_impl/reset_idelay_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.301    
                         arrival time                           2.552    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 adc_impl/reset_idelay_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_enc_clk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc_impl/reset_idelay_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_enc_clk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_enc_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_enc_clk_1 rise@0.000ns - clk_out2_enc_clk_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.693%)  route 0.174ns (48.307%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.600ns
    Source Clock Delay      (SCD):    2.194ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_enc_clk_1 rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    enc_clk_inst/inst/clk_in1_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  enc_clk_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.855    enc_clk_inst/inst/clk_in1_enc_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.906 r  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662     1.569    enc_clk_inst/inst/clk_out2_enc_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.595 r  enc_clk_inst/inst/clkout2_buf/O
                         net (fo=7, routed)           0.600     2.194    adc_impl/clk_out2
    SLICE_X0Y65          FDCE                                         r  adc_impl/reset_idelay_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDCE (Prop_fdce_C_Q)         0.141     2.335 r  adc_impl/reset_idelay_cnt_reg[0]/Q
                         net (fo=6, routed)           0.174     2.509    adc_impl/reset_idelay_cnt_reg[0]
    SLICE_X0Y65          LUT3 (Prop_lut3_I0_O)        0.045     2.554 r  adc_impl/reset_idelay_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     2.554    adc_impl/reset_idelay_cnt0[2]
    SLICE_X0Y65          FDCE                                         r  adc_impl/reset_idelay_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_enc_clk_1 rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    enc_clk_inst/inst/clk_in1_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  enc_clk_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.930    enc_clk_inst/inst/clk_in1_enc_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.984 r  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.700    enc_clk_inst/inst/clk_out2_enc_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.729 r  enc_clk_inst/inst/clkout2_buf/O
                         net (fo=7, routed)           0.871     2.600    adc_impl/clk_out2
    SLICE_X0Y65          FDCE                                         r  adc_impl/reset_idelay_cnt_reg[2]/C
                         clock pessimism             -0.405     2.194    
    SLICE_X0Y65          FDCE (Hold_fdce_C_D)         0.092     2.286    adc_impl/reset_idelay_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.286    
                         arrival time                           2.554    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 adc_impl/reset_idelay_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_enc_clk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc_impl/reset_idelay_cnt_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_enc_clk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_enc_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_enc_clk_1 rise@0.000ns - clk_out2_enc_clk_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.226ns (62.470%)  route 0.136ns (37.530%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.600ns
    Source Clock Delay      (SCD):    2.194ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_enc_clk_1 rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    enc_clk_inst/inst/clk_in1_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  enc_clk_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.855    enc_clk_inst/inst/clk_in1_enc_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.906 r  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662     1.569    enc_clk_inst/inst/clk_out2_enc_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.595 r  enc_clk_inst/inst/clkout2_buf/O
                         net (fo=7, routed)           0.600     2.194    adc_impl/clk_out2
    SLICE_X0Y65          FDCE                                         r  adc_impl/reset_idelay_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDCE (Prop_fdce_C_Q)         0.128     2.322 r  adc_impl/reset_idelay_cnt_reg[3]/Q
                         net (fo=3, routed)           0.136     2.458    adc_impl/reset_idelay_cnt_reg[3]
    SLICE_X0Y65          LUT5 (Prop_lut5_I1_O)        0.098     2.556 r  adc_impl/reset_idelay_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     2.556    adc_impl/reset_idelay_cnt0[4]
    SLICE_X0Y65          FDPE                                         r  adc_impl/reset_idelay_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_enc_clk_1 rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    enc_clk_inst/inst/clk_in1_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  enc_clk_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.930    enc_clk_inst/inst/clk_in1_enc_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.984 r  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.700    enc_clk_inst/inst/clk_out2_enc_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.729 r  enc_clk_inst/inst/clkout2_buf/O
                         net (fo=7, routed)           0.871     2.600    adc_impl/clk_out2
    SLICE_X0Y65          FDPE                                         r  adc_impl/reset_idelay_cnt_reg[4]/C
                         clock pessimism             -0.405     2.194    
    SLICE_X0Y65          FDPE (Hold_fdpe_C_D)         0.092     2.286    adc_impl/reset_idelay_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.286    
                         arrival time                           2.556    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 adc_impl/reset_idelay_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_enc_clk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc_impl/reset_idelay_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_enc_clk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_enc_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_enc_clk_1 rise@0.000ns - clk_out2_enc_clk_1 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.230ns (54.066%)  route 0.195ns (45.934%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.600ns
    Source Clock Delay      (SCD):    2.194ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_enc_clk_1 rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    enc_clk_inst/inst/clk_in1_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  enc_clk_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.855    enc_clk_inst/inst/clk_in1_enc_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.906 r  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662     1.569    enc_clk_inst/inst/clk_out2_enc_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.595 r  enc_clk_inst/inst/clkout2_buf/O
                         net (fo=7, routed)           0.600     2.194    adc_impl/clk_out2
    SLICE_X0Y65          FDCE                                         r  adc_impl/reset_idelay_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDCE (Prop_fdce_C_Q)         0.128     2.322 r  adc_impl/reset_idelay_cnt_reg[1]/Q
                         net (fo=5, routed)           0.195     2.518    adc_impl/reset_idelay_cnt_reg[1]
    SLICE_X0Y65          LUT2 (Prop_lut2_I1_O)        0.102     2.620 r  adc_impl/reset_idelay_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     2.620    adc_impl/reset_idelay_cnt[1]_i_1_n_0
    SLICE_X0Y65          FDCE                                         r  adc_impl/reset_idelay_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_enc_clk_1 rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    enc_clk_inst/inst/clk_in1_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  enc_clk_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.930    enc_clk_inst/inst/clk_in1_enc_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.984 r  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.700    enc_clk_inst/inst/clk_out2_enc_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.729 r  enc_clk_inst/inst/clkout2_buf/O
                         net (fo=7, routed)           0.871     2.600    adc_impl/clk_out2
    SLICE_X0Y65          FDCE                                         r  adc_impl/reset_idelay_cnt_reg[1]/C
                         clock pessimism             -0.405     2.194    
    SLICE_X0Y65          FDCE (Hold_fdce_C_D)         0.107     2.301    adc_impl/reset_idelay_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.301    
                         arrival time                           2.620    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 adc_impl/reset_idelay_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_enc_clk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc_impl/reset_idelay_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_enc_clk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_enc_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_enc_clk_1 rise@0.000ns - clk_out2_enc_clk_1 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.226ns (41.821%)  route 0.314ns (58.179%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.601ns
    Source Clock Delay      (SCD):    2.194ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_enc_clk_1 rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    enc_clk_inst/inst/clk_in1_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  enc_clk_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.855    enc_clk_inst/inst/clk_in1_enc_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.906 r  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662     1.569    enc_clk_inst/inst/clk_out2_enc_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.595 r  enc_clk_inst/inst/clkout2_buf/O
                         net (fo=7, routed)           0.600     2.194    adc_impl/clk_out2
    SLICE_X0Y65          FDCE                                         r  adc_impl/reset_idelay_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDCE (Prop_fdce_C_Q)         0.128     2.322 r  adc_impl/reset_idelay_cnt_reg[3]/Q
                         net (fo=3, routed)           0.132     2.454    adc_impl/reset_idelay_cnt_reg[3]
    SLICE_X0Y65          LUT5 (Prop_lut5_I1_O)        0.098     2.552 r  adc_impl/reset_idelay_i_1/O
                         net (fo=6, routed)           0.182     2.735    adc_impl/reset_idelay_i_1_n_0
    SLICE_X0Y64          FDPE                                         r  adc_impl/reset_idelay_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_enc_clk_1 rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    enc_clk_inst/inst/clk_in1_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  enc_clk_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.930    enc_clk_inst/inst/clk_in1_enc_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.984 r  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.700    enc_clk_inst/inst/clk_out2_enc_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.729 r  enc_clk_inst/inst/clkout2_buf/O
                         net (fo=7, routed)           0.872     2.601    adc_impl/clk_out2
    SLICE_X0Y64          FDPE                                         r  adc_impl/reset_idelay_reg/C
                         clock pessimism             -0.391     2.209    
    SLICE_X0Y64          FDPE (Hold_fdpe_C_D)         0.070     2.279    adc_impl/reset_idelay_reg
  -------------------------------------------------------------------
                         required time                         -2.279    
                         arrival time                           2.735    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 adc_impl/reset_idelay_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_enc_clk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc_impl/reset_idelay_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_enc_clk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_enc_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_enc_clk_1 rise@0.000ns - clk_out2_enc_clk_1 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.226ns (46.496%)  route 0.260ns (53.504%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.600ns
    Source Clock Delay      (SCD):    2.194ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_enc_clk_1 rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    enc_clk_inst/inst/clk_in1_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  enc_clk_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.855    enc_clk_inst/inst/clk_in1_enc_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.906 r  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662     1.569    enc_clk_inst/inst/clk_out2_enc_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.595 r  enc_clk_inst/inst/clkout2_buf/O
                         net (fo=7, routed)           0.600     2.194    adc_impl/clk_out2
    SLICE_X0Y65          FDCE                                         r  adc_impl/reset_idelay_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDCE (Prop_fdce_C_Q)         0.128     2.322 r  adc_impl/reset_idelay_cnt_reg[3]/Q
                         net (fo=3, routed)           0.132     2.454    adc_impl/reset_idelay_cnt_reg[3]
    SLICE_X0Y65          LUT5 (Prop_lut5_I1_O)        0.098     2.552 r  adc_impl/reset_idelay_i_1/O
                         net (fo=6, routed)           0.128     2.680    adc_impl/reset_idelay_i_1_n_0
    SLICE_X0Y65          FDCE                                         r  adc_impl/reset_idelay_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_enc_clk_1 rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    enc_clk_inst/inst/clk_in1_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  enc_clk_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.930    enc_clk_inst/inst/clk_in1_enc_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.984 r  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.700    enc_clk_inst/inst/clk_out2_enc_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.729 r  enc_clk_inst/inst/clkout2_buf/O
                         net (fo=7, routed)           0.871     2.600    adc_impl/clk_out2
    SLICE_X0Y65          FDCE                                         r  adc_impl/reset_idelay_cnt_reg[0]/C
                         clock pessimism             -0.405     2.194    
    SLICE_X0Y65          FDCE (Hold_fdce_C_CE)       -0.039     2.155    adc_impl/reset_idelay_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.155    
                         arrival time                           2.680    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 adc_impl/reset_idelay_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_enc_clk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc_impl/reset_idelay_cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_enc_clk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_enc_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_enc_clk_1 rise@0.000ns - clk_out2_enc_clk_1 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.226ns (46.496%)  route 0.260ns (53.504%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.600ns
    Source Clock Delay      (SCD):    2.194ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_enc_clk_1 rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    enc_clk_inst/inst/clk_in1_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  enc_clk_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.855    enc_clk_inst/inst/clk_in1_enc_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.906 r  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662     1.569    enc_clk_inst/inst/clk_out2_enc_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.595 r  enc_clk_inst/inst/clkout2_buf/O
                         net (fo=7, routed)           0.600     2.194    adc_impl/clk_out2
    SLICE_X0Y65          FDCE                                         r  adc_impl/reset_idelay_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDCE (Prop_fdce_C_Q)         0.128     2.322 r  adc_impl/reset_idelay_cnt_reg[3]/Q
                         net (fo=3, routed)           0.132     2.454    adc_impl/reset_idelay_cnt_reg[3]
    SLICE_X0Y65          LUT5 (Prop_lut5_I1_O)        0.098     2.552 r  adc_impl/reset_idelay_i_1/O
                         net (fo=6, routed)           0.128     2.680    adc_impl/reset_idelay_i_1_n_0
    SLICE_X0Y65          FDCE                                         r  adc_impl/reset_idelay_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_enc_clk_1 rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    enc_clk_inst/inst/clk_in1_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  enc_clk_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.930    enc_clk_inst/inst/clk_in1_enc_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.984 r  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.700    enc_clk_inst/inst/clk_out2_enc_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.729 r  enc_clk_inst/inst/clkout2_buf/O
                         net (fo=7, routed)           0.871     2.600    adc_impl/clk_out2
    SLICE_X0Y65          FDCE                                         r  adc_impl/reset_idelay_cnt_reg[1]/C
                         clock pessimism             -0.405     2.194    
    SLICE_X0Y65          FDCE (Hold_fdce_C_CE)       -0.039     2.155    adc_impl/reset_idelay_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.155    
                         arrival time                           2.680    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 adc_impl/reset_idelay_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_enc_clk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc_impl/reset_idelay_cnt_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_enc_clk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_enc_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_enc_clk_1 rise@0.000ns - clk_out2_enc_clk_1 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.226ns (46.496%)  route 0.260ns (53.504%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.600ns
    Source Clock Delay      (SCD):    2.194ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_enc_clk_1 rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    enc_clk_inst/inst/clk_in1_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  enc_clk_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.855    enc_clk_inst/inst/clk_in1_enc_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.906 r  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662     1.569    enc_clk_inst/inst/clk_out2_enc_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.595 r  enc_clk_inst/inst/clkout2_buf/O
                         net (fo=7, routed)           0.600     2.194    adc_impl/clk_out2
    SLICE_X0Y65          FDCE                                         r  adc_impl/reset_idelay_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDCE (Prop_fdce_C_Q)         0.128     2.322 r  adc_impl/reset_idelay_cnt_reg[3]/Q
                         net (fo=3, routed)           0.132     2.454    adc_impl/reset_idelay_cnt_reg[3]
    SLICE_X0Y65          LUT5 (Prop_lut5_I1_O)        0.098     2.552 r  adc_impl/reset_idelay_i_1/O
                         net (fo=6, routed)           0.128     2.680    adc_impl/reset_idelay_i_1_n_0
    SLICE_X0Y65          FDCE                                         r  adc_impl/reset_idelay_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_enc_clk_1 rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    enc_clk_inst/inst/clk_in1_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  enc_clk_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.930    enc_clk_inst/inst/clk_in1_enc_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.984 r  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.700    enc_clk_inst/inst/clk_out2_enc_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.729 r  enc_clk_inst/inst/clkout2_buf/O
                         net (fo=7, routed)           0.871     2.600    adc_impl/clk_out2
    SLICE_X0Y65          FDCE                                         r  adc_impl/reset_idelay_cnt_reg[2]/C
                         clock pessimism             -0.405     2.194    
    SLICE_X0Y65          FDCE (Hold_fdce_C_CE)       -0.039     2.155    adc_impl/reset_idelay_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.155    
                         arrival time                           2.680    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 adc_impl/reset_idelay_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_enc_clk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc_impl/reset_idelay_cnt_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_enc_clk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_enc_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_enc_clk_1 rise@0.000ns - clk_out2_enc_clk_1 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.226ns (46.496%)  route 0.260ns (53.504%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.600ns
    Source Clock Delay      (SCD):    2.194ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_enc_clk_1 rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    enc_clk_inst/inst/clk_in1_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  enc_clk_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.855    enc_clk_inst/inst/clk_in1_enc_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.906 r  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662     1.569    enc_clk_inst/inst/clk_out2_enc_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.595 r  enc_clk_inst/inst/clkout2_buf/O
                         net (fo=7, routed)           0.600     2.194    adc_impl/clk_out2
    SLICE_X0Y65          FDCE                                         r  adc_impl/reset_idelay_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDCE (Prop_fdce_C_Q)         0.128     2.322 r  adc_impl/reset_idelay_cnt_reg[3]/Q
                         net (fo=3, routed)           0.132     2.454    adc_impl/reset_idelay_cnt_reg[3]
    SLICE_X0Y65          LUT5 (Prop_lut5_I1_O)        0.098     2.552 r  adc_impl/reset_idelay_i_1/O
                         net (fo=6, routed)           0.128     2.680    adc_impl/reset_idelay_i_1_n_0
    SLICE_X0Y65          FDCE                                         r  adc_impl/reset_idelay_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_enc_clk_1 rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    enc_clk_inst/inst/clk_in1_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  enc_clk_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.930    enc_clk_inst/inst/clk_in1_enc_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.984 r  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.700    enc_clk_inst/inst/clk_out2_enc_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.729 r  enc_clk_inst/inst/clkout2_buf/O
                         net (fo=7, routed)           0.871     2.600    adc_impl/clk_out2
    SLICE_X0Y65          FDCE                                         r  adc_impl/reset_idelay_cnt_reg[3]/C
                         clock pessimism             -0.405     2.194    
    SLICE_X0Y65          FDCE (Hold_fdce_C_CE)       -0.039     2.155    adc_impl/reset_idelay_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.155    
                         arrival time                           2.680    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 adc_impl/reset_idelay_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_enc_clk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc_impl/reset_idelay_cnt_reg[4]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out2_enc_clk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_enc_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_enc_clk_1 rise@0.000ns - clk_out2_enc_clk_1 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.226ns (46.496%)  route 0.260ns (53.504%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.600ns
    Source Clock Delay      (SCD):    2.194ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_enc_clk_1 rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    enc_clk_inst/inst/clk_in1_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  enc_clk_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.855    enc_clk_inst/inst/clk_in1_enc_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.906 r  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662     1.569    enc_clk_inst/inst/clk_out2_enc_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.595 r  enc_clk_inst/inst/clkout2_buf/O
                         net (fo=7, routed)           0.600     2.194    adc_impl/clk_out2
    SLICE_X0Y65          FDCE                                         r  adc_impl/reset_idelay_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDCE (Prop_fdce_C_Q)         0.128     2.322 r  adc_impl/reset_idelay_cnt_reg[3]/Q
                         net (fo=3, routed)           0.132     2.454    adc_impl/reset_idelay_cnt_reg[3]
    SLICE_X0Y65          LUT5 (Prop_lut5_I1_O)        0.098     2.552 r  adc_impl/reset_idelay_i_1/O
                         net (fo=6, routed)           0.128     2.680    adc_impl/reset_idelay_i_1_n_0
    SLICE_X0Y65          FDPE                                         r  adc_impl/reset_idelay_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_enc_clk_1 rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    enc_clk_inst/inst/clk_in1_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  enc_clk_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.930    enc_clk_inst/inst/clk_in1_enc_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.984 r  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.700    enc_clk_inst/inst/clk_out2_enc_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.729 r  enc_clk_inst/inst/clkout2_buf/O
                         net (fo=7, routed)           0.871     2.600    adc_impl/clk_out2
    SLICE_X0Y65          FDPE                                         r  adc_impl/reset_idelay_cnt_reg[4]/C
                         clock pessimism             -0.405     2.194    
    SLICE_X0Y65          FDPE (Hold_fdpe_C_CE)       -0.039     2.155    adc_impl/reset_idelay_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.155    
                         arrival time                           2.680    
  -------------------------------------------------------------------
                         slack                                  0.525    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_enc_clk_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { enc_clk_inst/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y0  adc_impl/idelay_adc/REFCLK
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y16   enc_clk_inst/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y3  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X0Y65      adc_impl/reset_idelay_cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X0Y65      adc_impl/reset_idelay_cnt_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X0Y65      adc_impl/reset_idelay_cnt_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X0Y65      adc_impl/reset_idelay_cnt_reg[3]/C
Min Period        n/a     FDPE/C              n/a            1.000         5.000       4.000      SLICE_X0Y65      adc_impl/reset_idelay_cnt_reg[4]/C
Min Period        n/a     FDPE/C              n/a            1.000         5.000       4.000      SLICE_X0Y64      adc_impl/reset_idelay_reg/C
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y0  adc_impl/idelay_adc/REFCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y3  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X0Y65      adc_impl/reset_idelay_cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X0Y65      adc_impl/reset_idelay_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X0Y65      adc_impl/reset_idelay_cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X0Y65      adc_impl/reset_idelay_cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X0Y65      adc_impl/reset_idelay_cnt_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X0Y65      adc_impl/reset_idelay_cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X0Y65      adc_impl/reset_idelay_cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X0Y65      adc_impl/reset_idelay_cnt_reg[3]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X0Y65      adc_impl/reset_idelay_cnt_reg[4]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X0Y65      adc_impl/reset_idelay_cnt_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X0Y65      adc_impl/reset_idelay_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X0Y65      adc_impl/reset_idelay_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X0Y65      adc_impl/reset_idelay_cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X0Y65      adc_impl/reset_idelay_cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X0Y65      adc_impl/reset_idelay_cnt_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X0Y65      adc_impl/reset_idelay_cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X0Y65      adc_impl/reset_idelay_cnt_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X0Y65      adc_impl/reset_idelay_cnt_reg[3]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X0Y65      adc_impl/reset_idelay_cnt_reg[4]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X0Y65      adc_impl/reset_idelay_cnt_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_enc_clk_1
  To Clock:  clkfbout_enc_clk_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_enc_clk_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { enc_clk_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y3  enc_clk_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y3  enc_clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X0Y3  enc_clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y3  enc_clk_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  mmcm0_clk0
  To Clock:  okUH0

Setup :            0  Failing Endpoints,  Worst Slack        4.607ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.029ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.607ns  (required time - arrival time)
  Source:                 okHI/iob_regs[14].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[14]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.263ns = ( 0.225 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.730     0.225    okHI/okHC[0]
    OLOGIC_X0Y97         FDRE                                         r  okHI/iob_regs[14].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y97         FDRE (Prop_fdre_C_Q)         0.552     0.777 r  okHI/iob_regs[14].regvalid/Q
                         net (fo=1, routed)           0.001     0.778    okHI/iob_regs[14].iobf0/T
    R22                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     3.141 r  okHI/iob_regs[14].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.141    okUHU[14]
    R22                                                               r  okUHU[14] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -3.141    
  -------------------------------------------------------------------
                         slack                                  4.607    

Slack (MET) :             4.607ns  (required time - arrival time)
  Source:                 okHI/iob_regs[15].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[15]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.263ns = ( 0.225 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.730     0.225    okHI/okHC[0]
    OLOGIC_X0Y98         FDRE                                         r  okHI/iob_regs[15].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y98         FDRE (Prop_fdre_C_Q)         0.552     0.777 r  okHI/iob_regs[15].regvalid/Q
                         net (fo=1, routed)           0.001     0.778    okHI/iob_regs[15].iobf0/T
    P22                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     3.141 r  okHI/iob_regs[15].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.141    okUHU[15]
    P22                                                               r  okUHU[15] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -3.141    
  -------------------------------------------------------------------
                         slack                                  4.607    

Slack (MET) :             4.607ns  (required time - arrival time)
  Source:                 okHI/iob_regs[24].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[24]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.263ns = ( 0.225 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.730     0.225    okHI/okHC[0]
    OLOGIC_X0Y52         FDRE                                         r  okHI/iob_regs[24].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y52         FDRE (Prop_fdre_C_Q)         0.552     0.777 r  okHI/iob_regs[24].regvalid/Q
                         net (fo=1, routed)           0.001     0.778    okHI/iob_regs[24].iobf0/T
    P16                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     3.141 r  okHI/iob_regs[24].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.141    okUHU[24]
    P16                                                               r  okUHU[24] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -3.141    
  -------------------------------------------------------------------
                         slack                                  4.607    

Slack (MET) :             4.608ns  (required time - arrival time)
  Source:                 okHI/iob_regs[12].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[12]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.264ns = ( 0.224 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.729     0.224    okHI/okHC[0]
    OLOGIC_X0Y95         FDRE                                         r  okHI/iob_regs[12].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y95         FDRE (Prop_fdre_C_Q)         0.552     0.776 r  okHI/iob_regs[12].regvalid/Q
                         net (fo=1, routed)           0.001     0.777    okHI/iob_regs[12].iobf0/T
    R21                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     3.140 r  okHI/iob_regs[12].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.140    okUHU[12]
    R21                                                               r  okUHU[12] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -3.140    
  -------------------------------------------------------------------
                         slack                                  4.608    

Slack (MET) :             4.608ns  (required time - arrival time)
  Source:                 okHI/iob_regs[13].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[13]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.264ns = ( 0.224 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.729     0.224    okHI/okHC[0]
    OLOGIC_X0Y96         FDRE                                         r  okHI/iob_regs[13].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y96         FDRE (Prop_fdre_C_Q)         0.552     0.776 r  okHI/iob_regs[13].regvalid/Q
                         net (fo=1, routed)           0.001     0.777    okHI/iob_regs[13].iobf0/T
    P21                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     3.140 r  okHI/iob_regs[13].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.140    okUHU[13]
    P21                                                               r  okUHU[13] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -3.140    
  -------------------------------------------------------------------
                         slack                                  4.608    

Slack (MET) :             4.608ns  (required time - arrival time)
  Source:                 okHI/iob_regs[22].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[22]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.264ns = ( 0.224 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.729     0.224    okHI/okHC[0]
    OLOGIC_X0Y53         FDRE                                         r  okHI/iob_regs[22].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y53         FDRE (Prop_fdre_C_Q)         0.552     0.776 r  okHI/iob_regs[22].regvalid/Q
                         net (fo=1, routed)           0.001     0.777    okHI/iob_regs[22].iobf0/T
    N14                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     3.140 r  okHI/iob_regs[22].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.140    okUHU[22]
    N14                                                               r  okUHU[22] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -3.140    
  -------------------------------------------------------------------
                         slack                                  4.608    

Slack (MET) :             4.609ns  (required time - arrival time)
  Source:                 okHI/iob_regs[10].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[10]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.265ns = ( 0.223 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.728     0.223    okHI/okHC[0]
    OLOGIC_X0Y91         FDRE                                         r  okHI/iob_regs[10].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y91         FDRE (Prop_fdre_C_Q)         0.552     0.775 r  okHI/iob_regs[10].regvalid/Q
                         net (fo=1, routed)           0.001     0.776    okHI/iob_regs[10].iobf0/T
    U21                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     3.139 r  okHI/iob_regs[10].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.139    okUHU[10]
    U21                                                               r  okUHU[10] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -3.139    
  -------------------------------------------------------------------
                         slack                                  4.609    

Slack (MET) :             4.609ns  (required time - arrival time)
  Source:                 okHI/iob_regs[11].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[11]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.265ns = ( 0.223 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.728     0.223    okHI/okHC[0]
    OLOGIC_X0Y92         FDRE                                         r  okHI/iob_regs[11].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y92         FDRE (Prop_fdre_C_Q)         0.552     0.775 r  okHI/iob_regs[11].regvalid/Q
                         net (fo=1, routed)           0.001     0.776    okHI/iob_regs[11].iobf0/T
    T21                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     3.139 r  okHI/iob_regs[11].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.139    okUHU[11]
    T21                                                               r  okUHU[11] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -3.139    
  -------------------------------------------------------------------
                         slack                                  4.609    

Slack (MET) :             4.609ns  (required time - arrival time)
  Source:                 okHI/iob_regs[19].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[19]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.265ns = ( 0.223 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.728     0.223    okHI/okHC[0]
    OLOGIC_X0Y57         FDRE                                         r  okHI/iob_regs[19].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y57         FDRE (Prop_fdre_C_Q)         0.552     0.775 r  okHI/iob_regs[19].regvalid/Q
                         net (fo=1, routed)           0.001     0.776    okHI/iob_regs[19].iobf0/T
    P17                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     3.139 r  okHI/iob_regs[19].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.139    okUHU[19]
    P17                                                               r  okUHU[19] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -3.139    
  -------------------------------------------------------------------
                         slack                                  4.609    

Slack (MET) :             4.609ns  (required time - arrival time)
  Source:                 okHI/iob_regs[21].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[21]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.265ns = ( 0.223 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.728     0.223    okHI/okHC[0]
    OLOGIC_X0Y58         FDRE                                         r  okHI/iob_regs[21].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y58         FDRE (Prop_fdre_C_Q)         0.552     0.775 r  okHI/iob_regs[21].regvalid/Q
                         net (fo=1, routed)           0.001     0.776    okHI/iob_regs[21].iobf0/T
    N17                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     3.139 r  okHI/iob_regs[21].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.139    okUHU[21]
    N17                                                               r  okUHU[21] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -3.139    
  -------------------------------------------------------------------
                         slack                                  4.609    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.029ns  (arrival time - required time)
  Source:                 okHI/iob_regs[25].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[25]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.768ns  (logic 0.767ns (99.870%)  route 0.001ns (0.130%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.556ns = ( 0.932 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         0.594     0.932    okHI/okHC[0]
    OLOGIC_X0Y59         FDRE                                         r  okHI/iob_regs[25].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y59         FDRE (Prop_fdre_C_Q)         0.192     1.124 f  okHI/iob_regs[25].regvalid/Q
                         net (fo=1, routed)           0.001     1.125    okHI/iob_regs[25].iobf0/T
    T18                  OBUFT (TriStatE_obuft_T_O)
                                                      0.575     1.700 r  okHI/iob_regs[25].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.700    okUHU[25]
    T18                                                               r  okUHU[25] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  1.029    

Slack (MET) :             1.030ns  (arrival time - required time)
  Source:                 okHI/iob_regs[21].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[21]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.769ns  (logic 0.768ns (99.870%)  route 0.001ns (0.130%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.556ns = ( 0.932 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         0.594     0.932    okHI/okHC[0]
    OLOGIC_X0Y58         FDRE                                         r  okHI/iob_regs[21].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y58         FDRE (Prop_fdre_C_Q)         0.192     1.124 f  okHI/iob_regs[21].regvalid/Q
                         net (fo=1, routed)           0.001     1.125    okHI/iob_regs[21].iobf0/T
    N17                  OBUFT (TriStatE_obuft_T_O)
                                                      0.576     1.701 r  okHI/iob_regs[21].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.701    okUHU[21]
    N17                                                               r  okUHU[21] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  1.030    

Slack (MET) :             1.033ns  (arrival time - required time)
  Source:                 okHI/iob_regs[16].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[16]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.772ns  (logic 0.771ns (99.870%)  route 0.001ns (0.130%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.556ns = ( 0.932 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         0.594     0.932    okHI/okHC[0]
    OLOGIC_X0Y61         FDRE                                         r  okHI/iob_regs[16].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y61         FDRE (Prop_fdre_C_Q)         0.192     1.124 f  okHI/iob_regs[16].regvalid/Q
                         net (fo=1, routed)           0.001     1.125    okHI/iob_regs[16].iobf0/T
    R14                  OBUFT (TriStatE_obuft_T_O)
                                                      0.579     1.704 r  okHI/iob_regs[16].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.704    okUHU[16]
    R14                                                               r  okUHU[16] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  1.033    

Slack (MET) :             1.033ns  (arrival time - required time)
  Source:                 okHI/iob_regs[24].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[24]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.770ns  (logic 0.769ns (99.870%)  route 0.001ns (0.130%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.554ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.554ns = ( 0.934 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         0.596     0.934    okHI/okHC[0]
    OLOGIC_X0Y52         FDRE                                         r  okHI/iob_regs[24].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y52         FDRE (Prop_fdre_C_Q)         0.192     1.126 f  okHI/iob_regs[24].regvalid/Q
                         net (fo=1, routed)           0.001     1.127    okHI/iob_regs[24].iobf0/T
    P16                  OBUFT (TriStatE_obuft_T_O)
                                                      0.577     1.704 r  okHI/iob_regs[24].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.704    okUHU[24]
    P16                                                               r  okUHU[24] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  1.033    

Slack (MET) :             1.038ns  (arrival time - required time)
  Source:                 okHI/iob_regs[19].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[19]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.777ns  (logic 0.776ns (99.871%)  route 0.001ns (0.129%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.556ns = ( 0.932 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         0.594     0.932    okHI/okHC[0]
    OLOGIC_X0Y57         FDRE                                         r  okHI/iob_regs[19].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y57         FDRE (Prop_fdre_C_Q)         0.192     1.124 f  okHI/iob_regs[19].regvalid/Q
                         net (fo=1, routed)           0.001     1.125    okHI/iob_regs[19].iobf0/T
    P17                  OBUFT (TriStatE_obuft_T_O)
                                                      0.584     1.709 r  okHI/iob_regs[19].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.709    okUHU[19]
    P17                                                               r  okUHU[19] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  1.038    

Slack (MET) :             1.049ns  (arrival time - required time)
  Source:                 okHI/iob_regs[9].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[9]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.788ns  (logic 0.787ns (99.873%)  route 0.001ns (0.127%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.556ns = ( 0.932 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         0.594     0.932    okHI/okHC[0]
    OLOGIC_X0Y90         FDRE                                         r  okHI/iob_regs[9].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y90         FDRE (Prop_fdre_C_Q)         0.192     1.124 f  okHI/iob_regs[9].regvalid/Q
                         net (fo=1, routed)           0.001     1.125    okHI/iob_regs[9].iobf0/T
    P19                  OBUFT (TriStatE_obuft_T_O)
                                                      0.595     1.720 r  okHI/iob_regs[9].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.720    okUHU[9]
    P19                                                               r  okUHU[9] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  1.049    

Slack (MET) :             1.054ns  (arrival time - required time)
  Source:                 okHI/iob_regs[8].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[8]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.793ns  (logic 0.792ns (99.874%)  route 0.001ns (0.126%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.556ns = ( 0.932 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         0.594     0.932    okHI/okHC[0]
    OLOGIC_X0Y89         FDRE                                         r  okHI/iob_regs[8].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y89         FDRE (Prop_fdre_C_Q)         0.192     1.124 f  okHI/iob_regs[8].regvalid/Q
                         net (fo=1, routed)           0.001     1.125    okHI/iob_regs[8].iobf0/T
    R19                  OBUFT (TriStatE_obuft_T_O)
                                                      0.600     1.725 r  okHI/iob_regs[8].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.725    okUHU[8]
    R19                                                               r  okUHU[8] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  1.054    

Slack (MET) :             1.058ns  (arrival time - required time)
  Source:                 okHI/iob_regs[28].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[28]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.797ns  (logic 0.796ns (99.874%)  route 0.001ns (0.126%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.556ns = ( 0.932 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         0.594     0.932    okHI/okHC[0]
    OLOGIC_X0Y56         FDRE                                         r  okHI/iob_regs[28].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y56         FDRE (Prop_fdre_C_Q)         0.192     1.124 f  okHI/iob_regs[28].regvalid/Q
                         net (fo=1, routed)           0.001     1.125    okHI/iob_regs[28].iobf0/T
    P15                  OBUFT (TriStatE_obuft_T_O)
                                                      0.604     1.729 r  okHI/iob_regs[28].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.729    okUHU[28]
    P15                                                               r  okUHU[28] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  1.058    

Slack (MET) :             1.058ns  (arrival time - required time)
  Source:                 okHI/iob_regs[22].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[22]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.796ns  (logic 0.795ns (99.874%)  route 0.001ns (0.126%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.555ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.555ns = ( 0.933 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         0.595     0.933    okHI/okHC[0]
    OLOGIC_X0Y53         FDRE                                         r  okHI/iob_regs[22].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y53         FDRE (Prop_fdre_C_Q)         0.192     1.125 f  okHI/iob_regs[22].regvalid/Q
                         net (fo=1, routed)           0.001     1.126    okHI/iob_regs[22].iobf0/T
    N14                  OBUFT (TriStatE_obuft_T_O)
                                                      0.603     1.729 r  okHI/iob_regs[22].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.729    okUHU[22]
    N14                                                               r  okUHU[22] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  1.058    

Slack (MET) :             1.059ns  (arrival time - required time)
  Source:                 okHI/iob_regs[7].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[7]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.798ns  (logic 0.797ns (99.875%)  route 0.001ns (0.125%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.556ns = ( 0.932 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         0.594     0.932    okHI/okHC[0]
    OLOGIC_X0Y87         FDRE                                         r  okHI/iob_regs[7].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y87         FDRE (Prop_fdre_C_Q)         0.192     1.124 f  okHI/iob_regs[7].regvalid/Q
                         net (fo=1, routed)           0.001     1.125    okHI/iob_regs[7].iobf0/T
    T20                  OBUFT (TriStatE_obuft_T_O)
                                                      0.605     1.730 r  okHI/iob_regs[7].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.730    okUHU[7]
    T20                                                               r  okUHU[7] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  1.059    





---------------------------------------------------------------------------------------------------
From Clock:  okUH0
  To Clock:  mmcm0_clk0

Setup :            0  Failing Endpoints,  Worst Slack        0.208ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.283ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.208ns  (required time - arrival time)
  Source:                 okUHU[0]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[0].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.051ns  (logic 1.051ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( -0.479 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    AB22                                              0.000     8.000 r  okUHU[0] (INOUT)
                         net (fo=1, unset)            0.000     8.000    okHI/iob_regs[0].iobf0/IO
    AB22                 IBUF (Prop_ibuf_I_O)         1.051     9.051 r  okHI/iob_regs[0].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.051    okHI/iobf0_o_0
    ILOGIC_X0Y79         FDRE                                         r  okHI/iob_regs[0].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.570     9.441    okHI/okHC[0]
    ILOGIC_X0Y79         FDRE                                         r  okHI/iob_regs[0].regin0/C
                         clock pessimism              0.000     9.441    
                         clock uncertainty           -0.171     9.270    
    ILOGIC_X0Y79         FDRE (Setup_fdre_C_D)       -0.011     9.259    okHI/iob_regs[0].regin0
  -------------------------------------------------------------------
                         required time                          9.259    
                         arrival time                          -9.051    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.209ns  (required time - arrival time)
  Source:                 okUHU[1]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[1].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 1.050ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( -0.479 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    AB21                                              0.000     8.000 r  okUHU[1] (INOUT)
                         net (fo=1, unset)            0.000     8.000    okHI/iob_regs[1].iobf0/IO
    AB21                 IBUF (Prop_ibuf_I_O)         1.050     9.050 r  okHI/iob_regs[1].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.050    okHI/iobf0_o_1
    ILOGIC_X0Y80         FDRE                                         r  okHI/iob_regs[1].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.570     9.441    okHI/okHC[0]
    ILOGIC_X0Y80         FDRE                                         r  okHI/iob_regs[1].regin0/C
                         clock pessimism              0.000     9.441    
                         clock uncertainty           -0.171     9.270    
    ILOGIC_X0Y80         FDRE (Setup_fdre_C_D)       -0.011     9.259    okHI/iob_regs[1].regin0
  -------------------------------------------------------------------
                         required time                          9.259    
                         arrival time                          -9.050    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.218ns  (required time - arrival time)
  Source:                 okUHU[3]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[3].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.047ns  (logic 1.047ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.961ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.961ns = ( -0.473 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    AA21                                              0.000     8.000 r  okUHU[3] (INOUT)
                         net (fo=1, unset)            0.000     8.000    okHI/iob_regs[3].iobf0/IO
    AA21                 IBUF (Prop_ibuf_I_O)         1.047     9.047 r  okHI/iob_regs[3].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.047    okHI/iobf0_o_3
    ILOGIC_X0Y83         FDRE                                         r  okHI/iob_regs[3].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.576     9.447    okHI/okHC[0]
    ILOGIC_X0Y83         FDRE                                         r  okHI/iob_regs[3].regin0/C
                         clock pessimism              0.000     9.447    
                         clock uncertainty           -0.171     9.276    
    ILOGIC_X0Y83         FDRE (Setup_fdre_C_D)       -0.011     9.265    okHI/iob_regs[3].regin0
  -------------------------------------------------------------------
                         required time                          9.265    
                         arrival time                          -9.047    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.222ns  (required time - arrival time)
  Source:                 okUHU[4]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[4].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.043ns  (logic 1.043ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.961ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.961ns = ( -0.473 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    AA20                                              0.000     8.000 r  okUHU[4] (INOUT)
                         net (fo=1, unset)            0.000     8.000    okHI/iob_regs[4].iobf0/IO
    AA20                 IBUF (Prop_ibuf_I_O)         1.043     9.043 r  okHI/iob_regs[4].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.043    okHI/iobf0_o_4
    ILOGIC_X0Y84         FDRE                                         r  okHI/iob_regs[4].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.576     9.447    okHI/okHC[0]
    ILOGIC_X0Y84         FDRE                                         r  okHI/iob_regs[4].regin0/C
                         clock pessimism              0.000     9.447    
                         clock uncertainty           -0.171     9.276    
    ILOGIC_X0Y84         FDRE (Setup_fdre_C_D)       -0.011     9.265    okHI/iob_regs[4].regin0
  -------------------------------------------------------------------
                         required time                          9.265    
                         arrival time                          -9.043    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.223ns  (required time - arrival time)
  Source:                 okUHU[2]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[2].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.040ns  (logic 1.040ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.963ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.963ns = ( -0.475 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    Y22                                               0.000     8.000 r  okUHU[2] (INOUT)
                         net (fo=1, unset)            0.000     8.000    okHI/iob_regs[2].iobf0/IO
    Y22                  IBUF (Prop_ibuf_I_O)         1.040     9.040 r  okHI/iob_regs[2].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.040    okHI/iobf0_o_2
    ILOGIC_X0Y81         FDRE                                         r  okHI/iob_regs[2].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.574     9.445    okHI/okHC[0]
    ILOGIC_X0Y81         FDRE                                         r  okHI/iob_regs[2].regin0/C
                         clock pessimism              0.000     9.445    
                         clock uncertainty           -0.171     9.274    
    ILOGIC_X0Y81         FDRE (Setup_fdre_C_D)       -0.011     9.263    okHI/iob_regs[2].regin0
  -------------------------------------------------------------------
                         required time                          9.263    
                         arrival time                          -9.040    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.230ns  (required time - arrival time)
  Source:                 okUHU[6]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[6].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.036ns  (logic 1.036ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.960ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.960ns = ( -0.472 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    W21                                               0.000     8.000 r  okUHU[6] (INOUT)
                         net (fo=1, unset)            0.000     8.000    okHI/iob_regs[6].iobf0/IO
    W21                  IBUF (Prop_ibuf_I_O)         1.036     9.036 r  okHI/iob_regs[6].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.036    okHI/iobf0_o_6
    ILOGIC_X0Y86         FDRE                                         r  okHI/iob_regs[6].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.577     9.448    okHI/okHC[0]
    ILOGIC_X0Y86         FDRE                                         r  okHI/iob_regs[6].regin0/C
                         clock pessimism              0.000     9.448    
                         clock uncertainty           -0.171     9.277    
    ILOGIC_X0Y86         FDRE (Setup_fdre_C_D)       -0.011     9.266    okHI/iob_regs[6].regin0
  -------------------------------------------------------------------
                         required time                          9.266    
                         arrival time                          -9.036    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.232ns  (required time - arrival time)
  Source:                 okUH[1]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/regctrlin0a/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.025ns  (logic 1.025ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.968ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.968ns = ( -0.480 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    V18                                               0.000     8.000 r  okUH[1] (IN)
                         net (fo=0)                   0.000     8.000    okUH[1]
    V18                  IBUF (Prop_ibuf_I_O)         1.025     9.025 r  okUH_IBUF[1]_inst/O
                         net (fo=1, routed)           0.000     9.025    okHI/okUH_IBUF[0]
    ILOGIC_X0Y72         FDRE                                         r  okHI/regctrlin0a/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.569     9.440    okHI/okHC[0]
    ILOGIC_X0Y72         FDRE                                         r  okHI/regctrlin0a/C
                         clock pessimism              0.000     9.440    
                         clock uncertainty           -0.171     9.269    
    ILOGIC_X0Y72         FDRE (Setup_fdre_C_D)       -0.011     9.258    okHI/regctrlin0a
  -------------------------------------------------------------------
                         required time                          9.258    
                         arrival time                          -9.025    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.236ns  (required time - arrival time)
  Source:                 okUHU[5]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[5].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.030ns  (logic 1.030ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.960ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.960ns = ( -0.472 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    W22                                               0.000     8.000 r  okUHU[5] (INOUT)
                         net (fo=1, unset)            0.000     8.000    okHI/iob_regs[5].iobf0/IO
    W22                  IBUF (Prop_ibuf_I_O)         1.030     9.030 r  okHI/iob_regs[5].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.030    okHI/iobf0_o_5
    ILOGIC_X0Y85         FDRE                                         r  okHI/iob_regs[5].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.577     9.448    okHI/okHC[0]
    ILOGIC_X0Y85         FDRE                                         r  okHI/iob_regs[5].regin0/C
                         clock pessimism              0.000     9.448    
                         clock uncertainty           -0.171     9.277    
    ILOGIC_X0Y85         FDRE (Setup_fdre_C_D)       -0.011     9.266    okHI/iob_regs[5].regin0
  -------------------------------------------------------------------
                         required time                          9.266    
                         arrival time                          -9.030    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.241ns  (required time - arrival time)
  Source:                 okUHU[11]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[11].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.028ns  (logic 1.028ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.957ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.957ns = ( -0.469 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    T21                                               0.000     8.000 r  okUHU[11] (INOUT)
                         net (fo=1, unset)            0.000     8.000    okHI/iob_regs[11].iobf0/IO
    T21                  IBUF (Prop_ibuf_I_O)         1.028     9.028 r  okHI/iob_regs[11].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.028    okHI/iobf0_o_11
    ILOGIC_X0Y92         FDRE                                         r  okHI/iob_regs[11].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.580     9.451    okHI/okHC[0]
    ILOGIC_X0Y92         FDRE                                         r  okHI/iob_regs[11].regin0/C
                         clock pessimism              0.000     9.451    
                         clock uncertainty           -0.171     9.280    
    ILOGIC_X0Y92         FDRE (Setup_fdre_C_D)       -0.011     9.269    okHI/iob_regs[11].regin0
  -------------------------------------------------------------------
                         required time                          9.269    
                         arrival time                          -9.028    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.242ns  (required time - arrival time)
  Source:                 okUH[3]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/regctrlin2a/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.021ns  (logic 1.021ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.963ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.963ns = ( -0.475 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    W17                                               0.000     8.000 r  okUH[3] (IN)
                         net (fo=0)                   0.000     8.000    okUH[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.021     9.021 r  okUH_IBUF[3]_inst/O
                         net (fo=1, routed)           0.000     9.021    okHI/okUH_IBUF[2]
    ILOGIC_X0Y67         FDRE                                         r  okHI/regctrlin2a/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.574     9.445    okHI/okHC[0]
    ILOGIC_X0Y67         FDRE                                         r  okHI/regctrlin2a/C
                         clock pessimism              0.000     9.445    
                         clock uncertainty           -0.171     9.274    
    ILOGIC_X0Y67         FDRE (Setup_fdre_C_D)       -0.011     9.263    okHI/regctrlin2a
  -------------------------------------------------------------------
                         required time                          9.263    
                         arrival time                          -9.021    
  -------------------------------------------------------------------
                         slack                                  0.242    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.283ns  (arrival time - required time)
  Source:                 okUHU[9]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[9].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.219ns  (logic 0.219ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.791ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns = ( 0.697 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    P19                                               0.000    11.920 r  okUHU[9] (INOUT)
                         net (fo=1, unset)            0.000    11.920    okHI/iob_regs[9].iobf0/IO
    P19                  IBUF (Prop_ibuf_I_O)         0.219    12.139 r  okHI/iob_regs[9].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.139    okHI/iobf0_o_9
    ILOGIC_X0Y90         FDRE                                         r  okHI/iob_regs[9].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455    11.863 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.343    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     9.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     9.721    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.750 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         0.867    10.617    okHI/okHC[0]
    ILOGIC_X0Y90         FDRE                                         r  okHI/iob_regs[9].regin0/C
                         clock pessimism              0.000    10.617    
                         clock uncertainty            0.171    10.788    
    ILOGIC_X0Y90         FDRE (Hold_fdre_C_D)         0.068    10.856    okHI/iob_regs[9].regin0
  -------------------------------------------------------------------
                         required time                        -10.856    
                         arrival time                          12.139    
  -------------------------------------------------------------------
                         slack                                  1.283    

Slack (MET) :             1.287ns  (arrival time - required time)
  Source:                 okUHU[8]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[8].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.223ns  (logic 0.223ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.791ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns = ( 0.697 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    R19                                               0.000    11.920 r  okUHU[8] (INOUT)
                         net (fo=1, unset)            0.000    11.920    okHI/iob_regs[8].iobf0/IO
    R19                  IBUF (Prop_ibuf_I_O)         0.223    12.143 r  okHI/iob_regs[8].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.143    okHI/iobf0_o_8
    ILOGIC_X0Y89         FDRE                                         r  okHI/iob_regs[8].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455    11.863 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.343    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     9.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     9.721    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.750 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         0.867    10.617    okHI/okHC[0]
    ILOGIC_X0Y89         FDRE                                         r  okHI/iob_regs[8].regin0/C
                         clock pessimism              0.000    10.617    
                         clock uncertainty            0.171    10.788    
    ILOGIC_X0Y89         FDRE (Hold_fdre_C_D)         0.068    10.856    okHI/iob_regs[8].regin0
  -------------------------------------------------------------------
                         required time                        -10.856    
                         arrival time                          12.143    
  -------------------------------------------------------------------
                         slack                                  1.287    

Slack (MET) :             1.292ns  (arrival time - required time)
  Source:                 okUHU[15]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[15].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.229ns  (logic 0.229ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.789ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns = ( 0.699 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    P22                                               0.000    11.920 r  okUHU[15] (INOUT)
                         net (fo=1, unset)            0.000    11.920    okHI/iob_regs[15].iobf0/IO
    P22                  IBUF (Prop_ibuf_I_O)         0.229    12.149 r  okHI/iob_regs[15].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.149    okHI/iobf0_o_15
    ILOGIC_X0Y98         FDRE                                         r  okHI/iob_regs[15].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455    11.863 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.343    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     9.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     9.721    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.750 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         0.869    10.619    okHI/okHC[0]
    ILOGIC_X0Y98         FDRE                                         r  okHI/iob_regs[15].regin0/C
                         clock pessimism              0.000    10.619    
                         clock uncertainty            0.171    10.790    
    ILOGIC_X0Y98         FDRE (Hold_fdre_C_D)         0.068    10.858    okHI/iob_regs[15].regin0
  -------------------------------------------------------------------
                         required time                        -10.858    
                         arrival time                          12.149    
  -------------------------------------------------------------------
                         slack                                  1.292    

Slack (MET) :             1.292ns  (arrival time - required time)
  Source:                 okUHU[14]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[14].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.230ns  (logic 0.230ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.789ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns = ( 0.699 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    R22                                               0.000    11.920 r  okUHU[14] (INOUT)
                         net (fo=1, unset)            0.000    11.920    okHI/iob_regs[14].iobf0/IO
    R22                  IBUF (Prop_ibuf_I_O)         0.230    12.150 r  okHI/iob_regs[14].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.150    okHI/iobf0_o_14
    ILOGIC_X0Y97         FDRE                                         r  okHI/iob_regs[14].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455    11.863 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.343    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     9.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     9.721    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.750 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         0.869    10.619    okHI/okHC[0]
    ILOGIC_X0Y97         FDRE                                         r  okHI/iob_regs[14].regin0/C
                         clock pessimism              0.000    10.619    
                         clock uncertainty            0.171    10.790    
    ILOGIC_X0Y97         FDRE (Hold_fdre_C_D)         0.068    10.858    okHI/iob_regs[14].regin0
  -------------------------------------------------------------------
                         required time                        -10.858    
                         arrival time                          12.150    
  -------------------------------------------------------------------
                         slack                                  1.292    

Slack (MET) :             1.293ns  (arrival time - required time)
  Source:                 okUHU[12]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[12].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.229ns  (logic 0.229ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.790ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns = ( 0.698 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    R21                                               0.000    11.920 r  okUHU[12] (INOUT)
                         net (fo=1, unset)            0.000    11.920    okHI/iob_regs[12].iobf0/IO
    R21                  IBUF (Prop_ibuf_I_O)         0.229    12.149 r  okHI/iob_regs[12].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.149    okHI/iobf0_o_12
    ILOGIC_X0Y95         FDRE                                         r  okHI/iob_regs[12].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455    11.863 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.343    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     9.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     9.721    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.750 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         0.868    10.618    okHI/okHC[0]
    ILOGIC_X0Y95         FDRE                                         r  okHI/iob_regs[12].regin0/C
                         clock pessimism              0.000    10.618    
                         clock uncertainty            0.171    10.789    
    ILOGIC_X0Y95         FDRE (Hold_fdre_C_D)         0.068    10.857    okHI/iob_regs[12].regin0
  -------------------------------------------------------------------
                         required time                        -10.857    
                         arrival time                          12.149    
  -------------------------------------------------------------------
                         slack                                  1.293    

Slack (MET) :             1.293ns  (arrival time - required time)
  Source:                 okUHU[7]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[7].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.229ns  (logic 0.229ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.791ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns = ( 0.697 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    T20                                               0.000    11.920 r  okUHU[7] (INOUT)
                         net (fo=1, unset)            0.000    11.920    okHI/iob_regs[7].iobf0/IO
    T20                  IBUF (Prop_ibuf_I_O)         0.229    12.149 r  okHI/iob_regs[7].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.149    okHI/iobf0_o_7
    ILOGIC_X0Y87         FDRE                                         r  okHI/iob_regs[7].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455    11.863 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.343    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     9.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     9.721    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.750 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         0.867    10.617    okHI/okHC[0]
    ILOGIC_X0Y87         FDRE                                         r  okHI/iob_regs[7].regin0/C
                         clock pessimism              0.000    10.617    
                         clock uncertainty            0.171    10.788    
    ILOGIC_X0Y87         FDRE (Hold_fdre_C_D)         0.068    10.856    okHI/iob_regs[7].regin0
  -------------------------------------------------------------------
                         required time                        -10.856    
                         arrival time                          12.149    
  -------------------------------------------------------------------
                         slack                                  1.293    

Slack (MET) :             1.295ns  (arrival time - required time)
  Source:                 okUHU[13]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[13].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.232ns  (logic 0.232ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.790ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns = ( 0.698 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    P21                                               0.000    11.920 r  okUHU[13] (INOUT)
                         net (fo=1, unset)            0.000    11.920    okHI/iob_regs[13].iobf0/IO
    P21                  IBUF (Prop_ibuf_I_O)         0.232    12.152 r  okHI/iob_regs[13].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.152    okHI/iobf0_o_13
    ILOGIC_X0Y96         FDRE                                         r  okHI/iob_regs[13].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455    11.863 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.343    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     9.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     9.721    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.750 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         0.868    10.618    okHI/okHC[0]
    ILOGIC_X0Y96         FDRE                                         r  okHI/iob_regs[13].regin0/C
                         clock pessimism              0.000    10.618    
                         clock uncertainty            0.171    10.789    
    ILOGIC_X0Y96         FDRE (Hold_fdre_C_D)         0.068    10.857    okHI/iob_regs[13].regin0
  -------------------------------------------------------------------
                         required time                        -10.857    
                         arrival time                          12.152    
  -------------------------------------------------------------------
                         slack                                  1.295    

Slack (MET) :             1.319ns  (arrival time - required time)
  Source:                 okUHU[10]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[10].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.254ns  (logic 0.254ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.791ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns = ( 0.697 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    U21                                               0.000    11.920 r  okUHU[10] (INOUT)
                         net (fo=1, unset)            0.000    11.920    okHI/iob_regs[10].iobf0/IO
    U21                  IBUF (Prop_ibuf_I_O)         0.254    12.174 r  okHI/iob_regs[10].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.174    okHI/iobf0_o_10
    ILOGIC_X0Y91         FDRE                                         r  okHI/iob_regs[10].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455    11.863 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.343    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     9.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     9.721    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.750 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         0.867    10.617    okHI/okHC[0]
    ILOGIC_X0Y91         FDRE                                         r  okHI/iob_regs[10].regin0/C
                         clock pessimism              0.000    10.617    
                         clock uncertainty            0.171    10.788    
    ILOGIC_X0Y91         FDRE (Hold_fdre_C_D)         0.068    10.856    okHI/iob_regs[10].regin0
  -------------------------------------------------------------------
                         required time                        -10.856    
                         arrival time                          12.174    
  -------------------------------------------------------------------
                         slack                                  1.319    

Slack (MET) :             1.320ns  (arrival time - required time)
  Source:                 okUHU[11]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[11].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.256ns  (logic 0.256ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.791ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns = ( 0.697 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    T21                                               0.000    11.920 r  okUHU[11] (INOUT)
                         net (fo=1, unset)            0.000    11.920    okHI/iob_regs[11].iobf0/IO
    T21                  IBUF (Prop_ibuf_I_O)         0.256    12.176 r  okHI/iob_regs[11].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.176    okHI/iobf0_o_11
    ILOGIC_X0Y92         FDRE                                         r  okHI/iob_regs[11].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455    11.863 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.343    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     9.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     9.721    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.750 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         0.867    10.617    okHI/okHC[0]
    ILOGIC_X0Y92         FDRE                                         r  okHI/iob_regs[11].regin0/C
                         clock pessimism              0.000    10.617    
                         clock uncertainty            0.171    10.788    
    ILOGIC_X0Y92         FDRE (Hold_fdre_C_D)         0.068    10.856    okHI/iob_regs[11].regin0
  -------------------------------------------------------------------
                         required time                        -10.856    
                         arrival time                          12.176    
  -------------------------------------------------------------------
                         slack                                  1.320    

Slack (MET) :             1.324ns  (arrival time - required time)
  Source:                 okUHU[5]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[5].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.258ns  (logic 0.258ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.793ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns = ( 0.695 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    W22                                               0.000    11.920 r  okUHU[5] (INOUT)
                         net (fo=1, unset)            0.000    11.920    okHI/iob_regs[5].iobf0/IO
    W22                  IBUF (Prop_ibuf_I_O)         0.258    12.178 r  okHI/iob_regs[5].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.178    okHI/iobf0_o_5
    ILOGIC_X0Y85         FDRE                                         r  okHI/iob_regs[5].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455    11.863 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.343    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     9.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     9.721    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.750 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         0.865    10.615    okHI/okHC[0]
    ILOGIC_X0Y85         FDRE                                         r  okHI/iob_regs[5].regin0/C
                         clock pessimism              0.000    10.615    
                         clock uncertainty            0.171    10.786    
    ILOGIC_X0Y85         FDRE (Hold_fdre_C_D)         0.068    10.854    okHI/iob_regs[5].regin0
  -------------------------------------------------------------------
                         required time                        -10.854    
                         arrival time                          12.178    
  -------------------------------------------------------------------
                         slack                                  1.324    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  adc_data_clk
  To Clock:  adc_data_clk

Setup :            0  Failing Endpoints,  Worst Slack       23.102ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.685ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.102ns  (required time - arrival time)
  Source:                 adc_impl/reset_sync_reg/C
                            (rising edge-triggered cell FDPE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            adc_impl/adc_frame_impl/bitslip_reg/CLR
                            (recovery check against rising-edge clock adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (adc_data_clk rise@25.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        1.434ns  (logic 0.518ns (36.119%)  route 0.916ns (63.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.111ns = ( 28.111 - 25.000 ) 
    Source Clock Delay      (SCD):    3.301ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.500     1.517    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.500 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=134, routed)         0.801     3.301    adc_impl/clk_out_div
    SLICE_X2Y39          FDPE                                         r  adc_impl/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDPE (Prop_fdpe_C_Q)         0.518     3.819 f  adc_impl/reset_sync_reg/Q
                         net (fo=10, routed)          0.916     4.735    adc_impl/adc_frame_impl/reset_sync
    SLICE_X0Y42          FDCE                                         f  adc_impl/adc_frame_impl/bitslip_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                     25.000    25.000 r  
    W11                                               0.000    25.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000    25.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973    25.973 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.459    26.432    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    27.351 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=134, routed)         0.760    28.111    adc_impl/adc_frame_impl/clk_out_div
    SLICE_X0Y42          FDCE                                         r  adc_impl/adc_frame_impl/bitslip_reg/C
                         clock pessimism              0.166    28.277    
                         clock uncertainty           -0.035    28.242    
    SLICE_X0Y42          FDCE (Recov_fdce_C_CLR)     -0.405    27.837    adc_impl/adc_frame_impl/bitslip_reg
  -------------------------------------------------------------------
                         required time                         27.837    
                         arrival time                          -4.735    
  -------------------------------------------------------------------
                         slack                                 23.102    

Slack (MET) :             23.102ns  (required time - arrival time)
  Source:                 adc_impl/reset_sync_reg/C
                            (rising edge-triggered cell FDPE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            adc_impl/adc_frame_impl/wait_count_reg[0]/CLR
                            (recovery check against rising-edge clock adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (adc_data_clk rise@25.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        1.434ns  (logic 0.518ns (36.119%)  route 0.916ns (63.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.111ns = ( 28.111 - 25.000 ) 
    Source Clock Delay      (SCD):    3.301ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.500     1.517    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.500 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=134, routed)         0.801     3.301    adc_impl/clk_out_div
    SLICE_X2Y39          FDPE                                         r  adc_impl/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDPE (Prop_fdpe_C_Q)         0.518     3.819 f  adc_impl/reset_sync_reg/Q
                         net (fo=10, routed)          0.916     4.735    adc_impl/adc_frame_impl/reset_sync
    SLICE_X0Y42          FDCE                                         f  adc_impl/adc_frame_impl/wait_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                     25.000    25.000 r  
    W11                                               0.000    25.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000    25.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973    25.973 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.459    26.432    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    27.351 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=134, routed)         0.760    28.111    adc_impl/adc_frame_impl/clk_out_div
    SLICE_X0Y42          FDCE                                         r  adc_impl/adc_frame_impl/wait_count_reg[0]/C
                         clock pessimism              0.166    28.277    
                         clock uncertainty           -0.035    28.242    
    SLICE_X0Y42          FDCE (Recov_fdce_C_CLR)     -0.405    27.837    adc_impl/adc_frame_impl/wait_count_reg[0]
  -------------------------------------------------------------------
                         required time                         27.837    
                         arrival time                          -4.735    
  -------------------------------------------------------------------
                         slack                                 23.102    

Slack (MET) :             23.102ns  (required time - arrival time)
  Source:                 adc_impl/reset_sync_reg/C
                            (rising edge-triggered cell FDPE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            adc_impl/adc_frame_impl/wait_count_reg[1]/CLR
                            (recovery check against rising-edge clock adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (adc_data_clk rise@25.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        1.434ns  (logic 0.518ns (36.119%)  route 0.916ns (63.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.111ns = ( 28.111 - 25.000 ) 
    Source Clock Delay      (SCD):    3.301ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.500     1.517    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.500 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=134, routed)         0.801     3.301    adc_impl/clk_out_div
    SLICE_X2Y39          FDPE                                         r  adc_impl/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDPE (Prop_fdpe_C_Q)         0.518     3.819 f  adc_impl/reset_sync_reg/Q
                         net (fo=10, routed)          0.916     4.735    adc_impl/adc_frame_impl/reset_sync
    SLICE_X0Y42          FDCE                                         f  adc_impl/adc_frame_impl/wait_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                     25.000    25.000 r  
    W11                                               0.000    25.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000    25.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973    25.973 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.459    26.432    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    27.351 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=134, routed)         0.760    28.111    adc_impl/adc_frame_impl/clk_out_div
    SLICE_X0Y42          FDCE                                         r  adc_impl/adc_frame_impl/wait_count_reg[1]/C
                         clock pessimism              0.166    28.277    
                         clock uncertainty           -0.035    28.242    
    SLICE_X0Y42          FDCE (Recov_fdce_C_CLR)     -0.405    27.837    adc_impl/adc_frame_impl/wait_count_reg[1]
  -------------------------------------------------------------------
                         required time                         27.837    
                         arrival time                          -4.735    
  -------------------------------------------------------------------
                         slack                                 23.102    

Slack (MET) :             23.148ns  (required time - arrival time)
  Source:                 adc_impl/reset_sync_reg/C
                            (rising edge-triggered cell FDPE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            adc_impl/adc_frame_impl/data_valid_reg_lopt_replica/PRE
                            (recovery check against rising-edge clock adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (adc_data_clk rise@25.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        1.434ns  (logic 0.518ns (36.119%)  route 0.916ns (63.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.111ns = ( 28.111 - 25.000 ) 
    Source Clock Delay      (SCD):    3.301ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.500     1.517    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.500 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=134, routed)         0.801     3.301    adc_impl/clk_out_div
    SLICE_X2Y39          FDPE                                         r  adc_impl/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDPE (Prop_fdpe_C_Q)         0.518     3.819 f  adc_impl/reset_sync_reg/Q
                         net (fo=10, routed)          0.916     4.735    adc_impl/adc_frame_impl/reset_sync
    SLICE_X0Y42          FDPE                                         f  adc_impl/adc_frame_impl/data_valid_reg_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                     25.000    25.000 r  
    W11                                               0.000    25.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000    25.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973    25.973 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.459    26.432    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    27.351 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=134, routed)         0.760    28.111    adc_impl/adc_frame_impl/clk_out_div
    SLICE_X0Y42          FDPE                                         r  adc_impl/adc_frame_impl/data_valid_reg_lopt_replica/C
                         clock pessimism              0.166    28.277    
                         clock uncertainty           -0.035    28.242    
    SLICE_X0Y42          FDPE (Recov_fdpe_C_PRE)     -0.359    27.883    adc_impl/adc_frame_impl/data_valid_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         27.883    
                         arrival time                          -4.735    
  -------------------------------------------------------------------
                         slack                                 23.148    

Slack (MET) :             23.152ns  (required time - arrival time)
  Source:                 adc_impl/reset_sync_reg/C
                            (rising edge-triggered cell FDPE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            adc_impl/adc_frame_impl/data_valid_reg/PRE
                            (recovery check against rising-edge clock adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (adc_data_clk rise@25.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        1.430ns  (logic 0.518ns (36.229%)  route 0.912ns (63.771%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.111ns = ( 28.111 - 25.000 ) 
    Source Clock Delay      (SCD):    3.301ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.500     1.517    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.500 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=134, routed)         0.801     3.301    adc_impl/clk_out_div
    SLICE_X2Y39          FDPE                                         r  adc_impl/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDPE (Prop_fdpe_C_Q)         0.518     3.819 f  adc_impl/reset_sync_reg/Q
                         net (fo=10, routed)          0.912     4.731    adc_impl/adc_frame_impl/reset_sync
    SLICE_X1Y42          FDPE                                         f  adc_impl/adc_frame_impl/data_valid_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                     25.000    25.000 r  
    W11                                               0.000    25.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000    25.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973    25.973 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.459    26.432    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    27.351 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=134, routed)         0.760    28.111    adc_impl/adc_frame_impl/clk_out_div
    SLICE_X1Y42          FDPE                                         r  adc_impl/adc_frame_impl/data_valid_reg/C
                         clock pessimism              0.166    28.277    
                         clock uncertainty           -0.035    28.242    
    SLICE_X1Y42          FDPE (Recov_fdpe_C_PRE)     -0.359    27.883    adc_impl/adc_frame_impl/data_valid_reg
  -------------------------------------------------------------------
                         required time                         27.883    
                         arrival time                          -4.731    
  -------------------------------------------------------------------
                         slack                                 23.152    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.685ns  (arrival time - required time)
  Source:                 adc_impl/reset_sync_reg/C
                            (rising edge-triggered cell FDPE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            adc_impl/adc_frame_impl/data_valid_reg/PRE
                            (removal check against rising-edge clock adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk rise@0.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.164ns (27.028%)  route 0.443ns (72.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.521ns
    Source Clock Delay      (SCD):    1.181ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.206     0.650    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.921 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=134, routed)         0.260     1.181    adc_impl/clk_out_div
    SLICE_X2Y39          FDPE                                         r  adc_impl/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDPE (Prop_fdpe_C_Q)         0.164     1.345 f  adc_impl/reset_sync_reg/Q
                         net (fo=10, routed)          0.443     1.788    adc_impl/adc_frame_impl/reset_sync
    SLICE_X1Y42          FDPE                                         f  adc_impl/adc_frame_impl/data_valid_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.311     0.791    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.223 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=134, routed)         0.298     1.521    adc_impl/adc_frame_impl/clk_out_div
    SLICE_X1Y42          FDPE                                         r  adc_impl/adc_frame_impl/data_valid_reg/C
                         clock pessimism             -0.323     1.198    
    SLICE_X1Y42          FDPE (Remov_fdpe_C_PRE)     -0.095     1.103    adc_impl/adc_frame_impl/data_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.686ns  (arrival time - required time)
  Source:                 adc_impl/reset_sync_reg/C
                            (rising edge-triggered cell FDPE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            adc_impl/adc_frame_impl/bitslip_reg/CLR
                            (removal check against rising-edge clock adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk rise@0.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.164ns (26.835%)  route 0.447ns (73.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.521ns
    Source Clock Delay      (SCD):    1.181ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.206     0.650    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.921 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=134, routed)         0.260     1.181    adc_impl/clk_out_div
    SLICE_X2Y39          FDPE                                         r  adc_impl/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDPE (Prop_fdpe_C_Q)         0.164     1.345 f  adc_impl/reset_sync_reg/Q
                         net (fo=10, routed)          0.447     1.792    adc_impl/adc_frame_impl/reset_sync
    SLICE_X0Y42          FDCE                                         f  adc_impl/adc_frame_impl/bitslip_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.311     0.791    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.223 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=134, routed)         0.298     1.521    adc_impl/adc_frame_impl/clk_out_div
    SLICE_X0Y42          FDCE                                         r  adc_impl/adc_frame_impl/bitslip_reg/C
                         clock pessimism             -0.323     1.198    
    SLICE_X0Y42          FDCE (Remov_fdce_C_CLR)     -0.092     1.106    adc_impl/adc_frame_impl/bitslip_reg
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.686ns  (arrival time - required time)
  Source:                 adc_impl/reset_sync_reg/C
                            (rising edge-triggered cell FDPE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            adc_impl/adc_frame_impl/wait_count_reg[0]/CLR
                            (removal check against rising-edge clock adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk rise@0.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.164ns (26.835%)  route 0.447ns (73.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.521ns
    Source Clock Delay      (SCD):    1.181ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.206     0.650    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.921 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=134, routed)         0.260     1.181    adc_impl/clk_out_div
    SLICE_X2Y39          FDPE                                         r  adc_impl/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDPE (Prop_fdpe_C_Q)         0.164     1.345 f  adc_impl/reset_sync_reg/Q
                         net (fo=10, routed)          0.447     1.792    adc_impl/adc_frame_impl/reset_sync
    SLICE_X0Y42          FDCE                                         f  adc_impl/adc_frame_impl/wait_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.311     0.791    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.223 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=134, routed)         0.298     1.521    adc_impl/adc_frame_impl/clk_out_div
    SLICE_X0Y42          FDCE                                         r  adc_impl/adc_frame_impl/wait_count_reg[0]/C
                         clock pessimism             -0.323     1.198    
    SLICE_X0Y42          FDCE (Remov_fdce_C_CLR)     -0.092     1.106    adc_impl/adc_frame_impl/wait_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.686ns  (arrival time - required time)
  Source:                 adc_impl/reset_sync_reg/C
                            (rising edge-triggered cell FDPE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            adc_impl/adc_frame_impl/wait_count_reg[1]/CLR
                            (removal check against rising-edge clock adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk rise@0.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.164ns (26.835%)  route 0.447ns (73.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.521ns
    Source Clock Delay      (SCD):    1.181ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.206     0.650    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.921 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=134, routed)         0.260     1.181    adc_impl/clk_out_div
    SLICE_X2Y39          FDPE                                         r  adc_impl/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDPE (Prop_fdpe_C_Q)         0.164     1.345 f  adc_impl/reset_sync_reg/Q
                         net (fo=10, routed)          0.447     1.792    adc_impl/adc_frame_impl/reset_sync
    SLICE_X0Y42          FDCE                                         f  adc_impl/adc_frame_impl/wait_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.311     0.791    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.223 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=134, routed)         0.298     1.521    adc_impl/adc_frame_impl/clk_out_div
    SLICE_X0Y42          FDCE                                         r  adc_impl/adc_frame_impl/wait_count_reg[1]/C
                         clock pessimism             -0.323     1.198    
    SLICE_X0Y42          FDCE (Remov_fdce_C_CLR)     -0.092     1.106    adc_impl/adc_frame_impl/wait_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 adc_impl/reset_sync_reg/C
                            (rising edge-triggered cell FDPE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            adc_impl/adc_frame_impl/data_valid_reg_lopt_replica/PRE
                            (removal check against rising-edge clock adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk rise@0.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.164ns (26.835%)  route 0.447ns (73.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.521ns
    Source Clock Delay      (SCD):    1.181ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.206     0.650    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.921 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=134, routed)         0.260     1.181    adc_impl/clk_out_div
    SLICE_X2Y39          FDPE                                         r  adc_impl/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDPE (Prop_fdpe_C_Q)         0.164     1.345 f  adc_impl/reset_sync_reg/Q
                         net (fo=10, routed)          0.447     1.792    adc_impl/adc_frame_impl/reset_sync
    SLICE_X0Y42          FDPE                                         f  adc_impl/adc_frame_impl/data_valid_reg_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.311     0.791    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.223 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=134, routed)         0.298     1.521    adc_impl/adc_frame_impl/clk_out_div
    SLICE_X0Y42          FDPE                                         r  adc_impl/adc_frame_impl/data_valid_reg_lopt_replica/C
                         clock pessimism             -0.323     1.198    
    SLICE_X0Y42          FDPE (Remov_fdpe_C_PRE)     -0.095     1.103    adc_impl/adc_frame_impl/data_valid_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.689    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mmcm0_clk0
  To Clock:  mmcm0_clk0

Setup :            0  Failing Endpoints,  Worst Slack        5.878ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.627ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.878ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[0]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        3.493ns  (logic 0.580ns (16.607%)  route 2.913ns (83.393%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.011ns = ( 9.397 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.272ns = ( 0.216 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.720     0.216    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X5Y59          FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456     0.672 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.656     1.328    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X5Y59          LUT2 (Prop_lut2_I1_O)        0.124     1.452 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          2.256     3.709    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X10Y50         FDPE                                         f  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.525     9.397    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X10Y50         FDPE                                         r  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[0]/C
                         clock pessimism              0.624    10.021    
                         clock uncertainty           -0.073     9.948    
    SLICE_X10Y50         FDPE (Recov_fdpe_C_PRE)     -0.361     9.587    okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[0]
  -------------------------------------------------------------------
                         required time                          9.587    
                         arrival time                          -3.709    
  -------------------------------------------------------------------
                         slack                                  5.878    

Slack (MET) :             5.878ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[10]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        3.493ns  (logic 0.580ns (16.607%)  route 2.913ns (83.393%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.011ns = ( 9.397 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.272ns = ( 0.216 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.720     0.216    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X5Y59          FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456     0.672 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.656     1.328    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X5Y59          LUT2 (Prop_lut2_I1_O)        0.124     1.452 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          2.256     3.709    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X10Y50         FDPE                                         f  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[10]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.525     9.397    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X10Y50         FDPE                                         r  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[10]/C
                         clock pessimism              0.624    10.021    
                         clock uncertainty           -0.073     9.948    
    SLICE_X10Y50         FDPE (Recov_fdpe_C_PRE)     -0.361     9.587    okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[10]
  -------------------------------------------------------------------
                         required time                          9.587    
                         arrival time                          -3.709    
  -------------------------------------------------------------------
                         slack                                  5.878    

Slack (MET) :             5.878ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[11]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        3.493ns  (logic 0.580ns (16.607%)  route 2.913ns (83.393%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.011ns = ( 9.397 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.272ns = ( 0.216 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.720     0.216    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X5Y59          FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456     0.672 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.656     1.328    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X5Y59          LUT2 (Prop_lut2_I1_O)        0.124     1.452 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          2.256     3.709    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X10Y50         FDPE                                         f  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[11]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.525     9.397    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X10Y50         FDPE                                         r  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[11]/C
                         clock pessimism              0.624    10.021    
                         clock uncertainty           -0.073     9.948    
    SLICE_X10Y50         FDPE (Recov_fdpe_C_PRE)     -0.361     9.587    okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[11]
  -------------------------------------------------------------------
                         required time                          9.587    
                         arrival time                          -3.709    
  -------------------------------------------------------------------
                         slack                                  5.878    

Slack (MET) :             5.878ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[1]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        3.493ns  (logic 0.580ns (16.607%)  route 2.913ns (83.393%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.011ns = ( 9.397 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.272ns = ( 0.216 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.720     0.216    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X5Y59          FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456     0.672 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.656     1.328    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X5Y59          LUT2 (Prop_lut2_I1_O)        0.124     1.452 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          2.256     3.709    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X10Y50         FDPE                                         f  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.525     9.397    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X10Y50         FDPE                                         r  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[1]/C
                         clock pessimism              0.624    10.021    
                         clock uncertainty           -0.073     9.948    
    SLICE_X10Y50         FDPE (Recov_fdpe_C_PRE)     -0.361     9.587    okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[1]
  -------------------------------------------------------------------
                         required time                          9.587    
                         arrival time                          -3.709    
  -------------------------------------------------------------------
                         slack                                  5.878    

Slack (MET) :             5.878ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l8733ba0cb25077d8c78e1b1549a80eef_reg/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        3.493ns  (logic 0.580ns (16.607%)  route 2.913ns (83.393%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.011ns = ( 9.397 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.272ns = ( 0.216 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.720     0.216    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X5Y59          FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456     0.672 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.656     1.328    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X5Y59          LUT2 (Prop_lut2_I1_O)        0.124     1.452 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          2.256     3.709    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X10Y50         FDCE                                         f  okHI/core0/core0/a0/l8733ba0cb25077d8c78e1b1549a80eef_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.525     9.397    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X10Y50         FDCE                                         r  okHI/core0/core0/a0/l8733ba0cb25077d8c78e1b1549a80eef_reg/C
                         clock pessimism              0.624    10.021    
                         clock uncertainty           -0.073     9.948    
    SLICE_X10Y50         FDCE (Recov_fdce_C_CLR)     -0.361     9.587    okHI/core0/core0/a0/l8733ba0cb25077d8c78e1b1549a80eef_reg
  -------------------------------------------------------------------
                         required time                          9.587    
                         arrival time                          -3.709    
  -------------------------------------------------------------------
                         slack                                  5.878    

Slack (MET) :             5.920ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[2]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        3.493ns  (logic 0.580ns (16.607%)  route 2.913ns (83.393%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.011ns = ( 9.397 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.272ns = ( 0.216 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.720     0.216    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X5Y59          FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456     0.672 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.656     1.328    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X5Y59          LUT2 (Prop_lut2_I1_O)        0.124     1.452 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          2.256     3.709    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X10Y50         FDPE                                         f  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.525     9.397    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X10Y50         FDPE                                         r  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[2]/C
                         clock pessimism              0.624    10.021    
                         clock uncertainty           -0.073     9.948    
    SLICE_X10Y50         FDPE (Recov_fdpe_C_PRE)     -0.319     9.629    okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[2]
  -------------------------------------------------------------------
                         required time                          9.629    
                         arrival time                          -3.709    
  -------------------------------------------------------------------
                         slack                                  5.920    

Slack (MET) :             5.920ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[3]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        3.493ns  (logic 0.580ns (16.607%)  route 2.913ns (83.393%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.011ns = ( 9.397 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.272ns = ( 0.216 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.720     0.216    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X5Y59          FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456     0.672 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.656     1.328    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X5Y59          LUT2 (Prop_lut2_I1_O)        0.124     1.452 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          2.256     3.709    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X10Y50         FDPE                                         f  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.525     9.397    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X10Y50         FDPE                                         r  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[3]/C
                         clock pessimism              0.624    10.021    
                         clock uncertainty           -0.073     9.948    
    SLICE_X10Y50         FDPE (Recov_fdpe_C_PRE)     -0.319     9.629    okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[3]
  -------------------------------------------------------------------
                         required time                          9.629    
                         arrival time                          -3.709    
  -------------------------------------------------------------------
                         slack                                  5.920    

Slack (MET) :             5.920ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[5]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        3.493ns  (logic 0.580ns (16.607%)  route 2.913ns (83.393%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.011ns = ( 9.397 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.272ns = ( 0.216 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.720     0.216    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X5Y59          FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456     0.672 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.656     1.328    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X5Y59          LUT2 (Prop_lut2_I1_O)        0.124     1.452 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          2.256     3.709    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X10Y50         FDPE                                         f  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.525     9.397    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X10Y50         FDPE                                         r  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[5]/C
                         clock pessimism              0.624    10.021    
                         clock uncertainty           -0.073     9.948    
    SLICE_X10Y50         FDPE (Recov_fdpe_C_PRE)     -0.319     9.629    okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[5]
  -------------------------------------------------------------------
                         required time                          9.629    
                         arrival time                          -3.709    
  -------------------------------------------------------------------
                         slack                                  5.920    

Slack (MET) :             6.163ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[4]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        3.205ns  (logic 0.580ns (18.099%)  route 2.625ns (81.901%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.014ns = ( 9.394 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.272ns = ( 0.216 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.720     0.216    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X5Y59          FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456     0.672 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.656     1.328    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X5Y59          LUT2 (Prop_lut2_I1_O)        0.124     1.452 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.968     3.421    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X12Y52         FDPE                                         f  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.522     9.394    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X12Y52         FDPE                                         r  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[4]/C
                         clock pessimism              0.624    10.018    
                         clock uncertainty           -0.073     9.945    
    SLICE_X12Y52         FDPE (Recov_fdpe_C_PRE)     -0.361     9.584    okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[4]
  -------------------------------------------------------------------
                         required time                          9.584    
                         arrival time                          -3.421    
  -------------------------------------------------------------------
                         slack                                  6.163    

Slack (MET) :             6.163ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[6]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        3.205ns  (logic 0.580ns (18.099%)  route 2.625ns (81.901%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.014ns = ( 9.394 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.272ns = ( 0.216 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.720     0.216    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X5Y59          FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456     0.672 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.656     1.328    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X5Y59          LUT2 (Prop_lut2_I1_O)        0.124     1.452 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.968     3.421    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X12Y52         FDPE                                         f  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.522     9.394    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X12Y52         FDPE                                         r  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[6]/C
                         clock pessimism              0.624    10.018    
                         clock uncertainty           -0.073     9.945    
    SLICE_X12Y52         FDPE (Recov_fdpe_C_PRE)     -0.361     9.584    okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[6]
  -------------------------------------------------------------------
                         required time                          9.584    
                         arrival time                          -3.421    
  -------------------------------------------------------------------
                         slack                                  6.163    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[28]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.576ns  (logic 0.186ns (32.315%)  route 0.390ns (67.685%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns = ( 0.701 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.550ns = ( 0.938 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         0.600     0.938    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X5Y59          FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.141     1.079 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.219     1.298    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X5Y59          LUT2 (Prop_lut2_I1_O)        0.045     1.343 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.170     1.514    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X6Y58          FDCE                                         f  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         0.871     0.701    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X6Y58          FDCE                                         r  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[28]/C
                         clock pessimism              0.254     0.954    
    SLICE_X6Y58          FDCE (Remov_fdce_C_CLR)     -0.067     0.887    okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           1.514    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[29]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.576ns  (logic 0.186ns (32.315%)  route 0.390ns (67.685%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns = ( 0.701 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.550ns = ( 0.938 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         0.600     0.938    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X5Y59          FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.141     1.079 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.219     1.298    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X5Y59          LUT2 (Prop_lut2_I1_O)        0.045     1.343 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.170     1.514    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X6Y58          FDCE                                         f  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         0.871     0.701    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X6Y58          FDCE                                         r  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[29]/C
                         clock pessimism              0.254     0.954    
    SLICE_X6Y58          FDCE (Remov_fdce_C_CLR)     -0.067     0.887    okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           1.514    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[30]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.576ns  (logic 0.186ns (32.315%)  route 0.390ns (67.685%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns = ( 0.701 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.550ns = ( 0.938 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         0.600     0.938    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X5Y59          FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.141     1.079 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.219     1.298    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X5Y59          LUT2 (Prop_lut2_I1_O)        0.045     1.343 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.170     1.514    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X6Y58          FDCE                                         f  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         0.871     0.701    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X6Y58          FDCE                                         r  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[30]/C
                         clock pessimism              0.254     0.954    
    SLICE_X6Y58          FDCE (Remov_fdce_C_CLR)     -0.067     0.887    okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           1.514    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[31]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.576ns  (logic 0.186ns (32.315%)  route 0.390ns (67.685%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns = ( 0.701 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.550ns = ( 0.938 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         0.600     0.938    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X5Y59          FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.141     1.079 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.219     1.298    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X5Y59          LUT2 (Prop_lut2_I1_O)        0.045     1.343 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.170     1.514    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X6Y58          FDCE                                         f  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         0.871     0.701    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X6Y58          FDCE                                         r  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[31]/C
                         clock pessimism              0.254     0.954    
    SLICE_X6Y58          FDCE (Remov_fdce_C_CLR)     -0.067     0.887    okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           1.514    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.758ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[24]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.707ns  (logic 0.186ns (26.299%)  route 0.521ns (73.701%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns = ( 0.701 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.550ns = ( 0.938 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         0.600     0.938    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X5Y59          FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.141     1.079 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.219     1.298    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X5Y59          LUT2 (Prop_lut2_I1_O)        0.045     1.343 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.302     1.646    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X6Y57          FDCE                                         f  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         0.871     0.701    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X6Y57          FDCE                                         r  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[24]/C
                         clock pessimism              0.254     0.954    
    SLICE_X6Y57          FDCE (Remov_fdce_C_CLR)     -0.067     0.887    okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  0.758    

Slack (MET) :             0.758ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[25]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.707ns  (logic 0.186ns (26.299%)  route 0.521ns (73.701%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns = ( 0.701 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.550ns = ( 0.938 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         0.600     0.938    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X5Y59          FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.141     1.079 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.219     1.298    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X5Y59          LUT2 (Prop_lut2_I1_O)        0.045     1.343 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.302     1.646    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X6Y57          FDCE                                         f  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         0.871     0.701    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X6Y57          FDCE                                         r  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[25]/C
                         clock pessimism              0.254     0.954    
    SLICE_X6Y57          FDCE (Remov_fdce_C_CLR)     -0.067     0.887    okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  0.758    

Slack (MET) :             0.758ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[26]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.707ns  (logic 0.186ns (26.299%)  route 0.521ns (73.701%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns = ( 0.701 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.550ns = ( 0.938 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         0.600     0.938    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X5Y59          FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.141     1.079 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.219     1.298    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X5Y59          LUT2 (Prop_lut2_I1_O)        0.045     1.343 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.302     1.646    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X6Y57          FDCE                                         f  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         0.871     0.701    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X6Y57          FDCE                                         r  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[26]/C
                         clock pessimism              0.254     0.954    
    SLICE_X6Y57          FDCE (Remov_fdce_C_CLR)     -0.067     0.887    okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  0.758    

Slack (MET) :             0.758ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[27]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.707ns  (logic 0.186ns (26.299%)  route 0.521ns (73.701%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns = ( 0.701 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.550ns = ( 0.938 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         0.600     0.938    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X5Y59          FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.141     1.079 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.219     1.298    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X5Y59          LUT2 (Prop_lut2_I1_O)        0.045     1.343 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.302     1.646    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X6Y57          FDCE                                         f  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         0.871     0.701    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X6Y57          FDCE                                         r  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[27]/C
                         clock pessimism              0.254     0.954    
    SLICE_X6Y57          FDCE (Remov_fdce_C_CLR)     -0.067     0.887    okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  0.758    

Slack (MET) :             0.762ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[20]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.712ns  (logic 0.186ns (26.115%)  route 0.526ns (73.885%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns = ( 0.702 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.550ns = ( 0.938 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         0.600     0.938    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X5Y59          FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.141     1.079 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.219     1.298    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X5Y59          LUT2 (Prop_lut2_I1_O)        0.045     1.343 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.307     1.651    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X6Y56          FDCE                                         f  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         0.872     0.702    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X6Y56          FDCE                                         r  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[20]/C
                         clock pessimism              0.254     0.955    
    SLICE_X6Y56          FDCE (Remov_fdce_C_CLR)     -0.067     0.888    okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           1.651    
  -------------------------------------------------------------------
                         slack                                  0.762    

Slack (MET) :             0.762ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[21]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.712ns  (logic 0.186ns (26.115%)  route 0.526ns (73.885%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns = ( 0.702 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.550ns = ( 0.938 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         0.600     0.938    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X5Y59          FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.141     1.079 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.219     1.298    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X5Y59          LUT2 (Prop_lut2_I1_O)        0.045     1.343 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.307     1.651    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X6Y56          FDCE                                         f  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         0.872     0.702    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X6Y56          FDCE                                         r  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[21]/C
                         clock pessimism              0.254     0.955    
    SLICE_X6Y56          FDCE (Remov_fdce_C_CLR)     -0.067     0.888    okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           1.651    
  -------------------------------------------------------------------
                         slack                                  0.762    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mmcm0_clk0
  To Clock:  adc_data_clk

Max Delay            68 Endpoints
Min Delay            68 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fifo_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.141ns  (logic 0.518ns (45.382%)  route 0.623ns (54.618%))
  Logic Levels:           0  
  Clock Path Skew:        4.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.112ns
    Source Clock Delay      (SCD):    -1.095ns = ( 0.393 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.897     0.393    okClk
    SLICE_X2Y45          FDRE                                         r  fifo_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.518     0.911 r  fifo_reset_reg/Q
                         net (fo=3, routed)           0.623     1.534    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X6Y42          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     0.973 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.459     1.432    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919     2.351 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=134, routed)         0.761     3.112    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X6Y42          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.069ns  (logic 0.456ns (42.676%)  route 0.613ns (57.324%))
  Logic Levels:           0  
  Clock Path Skew:        4.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.112ns
    Source Clock Delay      (SCD):    -1.096ns = ( 0.392 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.896     0.392    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X3Y42          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.456     0.848 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=29, routed)          0.613     1.461    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/src_in
    SLICE_X7Y42          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     0.973 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.459     1.432    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919     2.351 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=134, routed)         0.761     3.112    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X7Y42          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 fifo_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.417ns  (logic 2.030ns (37.474%)  route 3.387ns (62.526%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        4.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.111ns
    Source Clock Delay      (SCD):    -1.095ns = ( 0.393 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.897     0.393    okClk
    SLICE_X2Y45          FDRE                                         r  fifo_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.518     0.911 r  fifo_busy_reg/Q
                         net (fo=4, routed)           0.832     1.743    led_TRI[2]
    SLICE_X3Y43          LUT2 (Prop_lut2_I0_O)        0.152     1.895 r  fifo_i_1/O
                         net (fo=3, routed)           0.974     2.869    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X4Y40          LUT2 (Prop_lut2_I0_O)        0.332     3.201 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=38, routed)          1.581     4.782    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/E[0]
    SLICE_X5Y38          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.362 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.362    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.476 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.476    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry__0_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.810 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry__1/O[1]
                         net (fo=1, routed)           0.000     5.810    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp[10]
    SLICE_X5Y40          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     0.973 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.459     1.432    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919     2.351 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=134, routed)         0.760     3.111    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X5Y40          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[10]/C

Slack:                    inf
  Source:                 fifo_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.322ns  (logic 1.935ns (36.357%)  route 3.387ns (63.643%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        4.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.111ns
    Source Clock Delay      (SCD):    -1.095ns = ( 0.393 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.897     0.393    okClk
    SLICE_X2Y45          FDRE                                         r  fifo_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.518     0.911 r  fifo_busy_reg/Q
                         net (fo=4, routed)           0.832     1.743    led_TRI[2]
    SLICE_X3Y43          LUT2 (Prop_lut2_I0_O)        0.152     1.895 r  fifo_i_1/O
                         net (fo=3, routed)           0.974     2.869    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X4Y40          LUT2 (Prop_lut2_I0_O)        0.332     3.201 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=38, routed)          1.581     4.782    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/E[0]
    SLICE_X5Y38          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.362 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.362    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.476 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.476    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry__0_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.715 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry__1/O[2]
                         net (fo=1, routed)           0.000     5.715    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp[11]
    SLICE_X5Y40          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     0.973 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.459     1.432    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919     2.351 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=134, routed)         0.760     3.111    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X5Y40          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[11]/C

Slack:                    inf
  Source:                 fifo_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.306ns  (logic 1.919ns (36.166%)  route 3.387ns (63.834%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        4.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.111ns
    Source Clock Delay      (SCD):    -1.095ns = ( 0.393 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.897     0.393    okClk
    SLICE_X2Y45          FDRE                                         r  fifo_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.518     0.911 r  fifo_busy_reg/Q
                         net (fo=4, routed)           0.832     1.743    led_TRI[2]
    SLICE_X3Y43          LUT2 (Prop_lut2_I0_O)        0.152     1.895 r  fifo_i_1/O
                         net (fo=3, routed)           0.974     2.869    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X4Y40          LUT2 (Prop_lut2_I0_O)        0.332     3.201 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=38, routed)          1.581     4.782    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/E[0]
    SLICE_X5Y38          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.362 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.362    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.476 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.476    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry__0_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.699 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry__1/O[0]
                         net (fo=1, routed)           0.000     5.699    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp[9]
    SLICE_X5Y40          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     0.973 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.459     1.432    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919     2.351 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=134, routed)         0.760     3.111    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X5Y40          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[9]/C

Slack:                    inf
  Source:                 fifo_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.303ns  (logic 1.916ns (36.129%)  route 3.387ns (63.871%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        4.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.111ns
    Source Clock Delay      (SCD):    -1.095ns = ( 0.393 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.897     0.393    okClk
    SLICE_X2Y45          FDRE                                         r  fifo_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.518     0.911 r  fifo_busy_reg/Q
                         net (fo=4, routed)           0.832     1.743    led_TRI[2]
    SLICE_X3Y43          LUT2 (Prop_lut2_I0_O)        0.152     1.895 r  fifo_i_1/O
                         net (fo=3, routed)           0.974     2.869    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X4Y40          LUT2 (Prop_lut2_I0_O)        0.332     3.201 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=38, routed)          1.581     4.782    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/E[0]
    SLICE_X5Y38          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.362 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.362    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.696 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry__0/O[1]
                         net (fo=1, routed)           0.000     5.696    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp[6]
    SLICE_X5Y39          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     0.973 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.459     1.432    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919     2.351 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=134, routed)         0.760     3.111    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X5Y39          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[6]/C

Slack:                    inf
  Source:                 fifo_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.282ns  (logic 1.895ns (35.876%)  route 3.387ns (64.124%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        4.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.111ns
    Source Clock Delay      (SCD):    -1.095ns = ( 0.393 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.897     0.393    okClk
    SLICE_X2Y45          FDRE                                         r  fifo_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.518     0.911 r  fifo_busy_reg/Q
                         net (fo=4, routed)           0.832     1.743    led_TRI[2]
    SLICE_X3Y43          LUT2 (Prop_lut2_I0_O)        0.152     1.895 r  fifo_i_1/O
                         net (fo=3, routed)           0.974     2.869    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X4Y40          LUT2 (Prop_lut2_I0_O)        0.332     3.201 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=38, routed)          1.581     4.782    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/E[0]
    SLICE_X5Y38          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.362 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.362    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.675 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry__0/O[3]
                         net (fo=1, routed)           0.000     5.675    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp[8]
    SLICE_X5Y39          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     0.973 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.459     1.432    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919     2.351 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=134, routed)         0.760     3.111    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X5Y39          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[8]/C

Slack:                    inf
  Source:                 fifo_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.208ns  (logic 1.821ns (34.964%)  route 3.387ns (65.036%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        4.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.111ns
    Source Clock Delay      (SCD):    -1.095ns = ( 0.393 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.897     0.393    okClk
    SLICE_X2Y45          FDRE                                         r  fifo_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.518     0.911 r  fifo_busy_reg/Q
                         net (fo=4, routed)           0.832     1.743    led_TRI[2]
    SLICE_X3Y43          LUT2 (Prop_lut2_I0_O)        0.152     1.895 r  fifo_i_1/O
                         net (fo=3, routed)           0.974     2.869    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X4Y40          LUT2 (Prop_lut2_I0_O)        0.332     3.201 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=38, routed)          1.581     4.782    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/E[0]
    SLICE_X5Y38          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.362 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.362    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.601 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry__0/O[2]
                         net (fo=1, routed)           0.000     5.601    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp[7]
    SLICE_X5Y39          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     0.973 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.459     1.432    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919     2.351 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=134, routed)         0.760     3.111    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X5Y39          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[7]/C

Slack:                    inf
  Source:                 fifo_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.192ns  (logic 1.805ns (34.764%)  route 3.387ns (65.236%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        4.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.111ns
    Source Clock Delay      (SCD):    -1.095ns = ( 0.393 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.897     0.393    okClk
    SLICE_X2Y45          FDRE                                         r  fifo_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.518     0.911 r  fifo_busy_reg/Q
                         net (fo=4, routed)           0.832     1.743    led_TRI[2]
    SLICE_X3Y43          LUT2 (Prop_lut2_I0_O)        0.152     1.895 r  fifo_i_1/O
                         net (fo=3, routed)           0.974     2.869    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X4Y40          LUT2 (Prop_lut2_I0_O)        0.332     3.201 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=38, routed)          1.581     4.782    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/E[0]
    SLICE_X5Y38          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.362 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.362    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.585 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry__0/O[0]
                         net (fo=1, routed)           0.000     5.585    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp[5]
    SLICE_X5Y39          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     0.973 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.459     1.432    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919     2.351 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=134, routed)         0.760     3.111    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X5Y39          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[5]/C

Slack:                    inf
  Source:                 fifo_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.031ns  (logic 1.644ns (32.676%)  route 3.387ns (67.324%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        4.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.110ns
    Source Clock Delay      (SCD):    -1.095ns = ( 0.393 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.897     0.393    okClk
    SLICE_X2Y45          FDRE                                         r  fifo_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.518     0.911 r  fifo_busy_reg/Q
                         net (fo=4, routed)           0.832     1.743    led_TRI[2]
    SLICE_X3Y43          LUT2 (Prop_lut2_I0_O)        0.152     1.895 r  fifo_i_1/O
                         net (fo=3, routed)           0.974     2.869    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X4Y40          LUT2 (Prop_lut2_I0_O)        0.332     3.201 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=38, routed)          1.581     4.782    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/E[0]
    SLICE_X5Y38          CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642     5.424 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry/O[3]
                         net (fo=1, routed)           0.000     5.424    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp[4]
    SLICE_X5Y38          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     0.973 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.459     1.432    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919     2.351 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=134, routed)         0.759     3.110    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X5Y38          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.742ns  (logic 0.367ns (49.493%)  route 0.375ns (50.507%))
  Logic Levels:           0  
  Clock Path Skew:        5.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.300ns
    Source Clock Delay      (SCD):    -1.774ns = ( -0.286 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.763    -0.286    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X4Y37          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.367     0.081 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.375     0.456    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X4Y38          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.500     1.517    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.500 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=134, routed)         0.800     3.300    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X4Y38          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C

Slack:                    inf
  Source:                 fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.746ns  (logic 0.337ns (45.195%)  route 0.409ns (54.805%))
  Logic Levels:           0  
  Clock Path Skew:        5.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.300ns
    Source Clock Delay      (SCD):    -1.774ns = ( -0.286 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.763    -0.286    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X4Y37          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.337     0.051 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.409     0.460    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X4Y38          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.500     1.517    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.500 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=134, routed)         0.800     3.300    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X4Y38          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C

Slack:                    inf
  Source:                 fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.745ns  (logic 0.367ns (49.239%)  route 0.378ns (50.761%))
  Logic Levels:           0  
  Clock Path Skew:        5.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.302ns
    Source Clock Delay      (SCD):    -1.770ns = ( -0.282 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.767    -0.282    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X3Y41          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.367     0.085 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.378     0.464    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[10]
    SLICE_X4Y41          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.500     1.517    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.500 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=134, routed)         0.802     3.302    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X4Y41          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C

Slack:                    inf
  Source:                 fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.847ns  (logic 0.337ns (39.785%)  route 0.510ns (60.215%))
  Logic Levels:           0  
  Clock Path Skew:        5.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.298ns
    Source Clock Delay      (SCD):    -1.775ns = ( -0.287 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.762    -0.287    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X5Y36          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDRE (Prop_fdre_C_Q)         0.337     0.050 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.510     0.560    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X6Y36          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.500     1.517    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.500 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=134, routed)         0.798     3.298    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X6Y36          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.851ns  (logic 0.367ns (43.124%)  route 0.484ns (56.876%))
  Logic Levels:           0  
  Clock Path Skew:        5.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.299ns
    Source Clock Delay      (SCD):    -1.774ns = ( -0.286 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.763    -0.286    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X4Y37          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.367     0.081 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.484     0.565    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X5Y37          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.500     1.517    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.500 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=134, routed)         0.799     3.299    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X5Y37          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C

Slack:                    inf
  Source:                 fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.867ns  (logic 0.337ns (38.874%)  route 0.530ns (61.126%))
  Logic Levels:           0  
  Clock Path Skew:        5.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.298ns
    Source Clock Delay      (SCD):    -1.775ns = ( -0.287 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.762    -0.287    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X4Y36          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.337     0.050 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.530     0.580    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X6Y36          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.500     1.517    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.500 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=134, routed)         0.798     3.298    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X6Y36          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.886ns  (logic 0.367ns (41.445%)  route 0.519ns (58.555%))
  Logic Levels:           0  
  Clock Path Skew:        5.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.302ns
    Source Clock Delay      (SCD):    -1.770ns = ( -0.282 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.767    -0.282    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X3Y42          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.367     0.085 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=29, routed)          0.519     0.604    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/src_in
    SLICE_X7Y42          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.500     1.517    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.500 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=134, routed)         0.802     3.302    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X7Y42          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.896ns  (logic 0.367ns (40.951%)  route 0.529ns (59.049%))
  Logic Levels:           0  
  Clock Path Skew:        5.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.299ns
    Source Clock Delay      (SCD):    -1.775ns = ( -0.287 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.762    -0.287    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X4Y36          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.367     0.080 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.529     0.609    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X5Y37          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.500     1.517    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.500 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=134, routed)         0.799     3.299    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X5Y37          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 fifo_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.946ns  (logic 0.418ns (44.166%)  route 0.528ns (55.834%))
  Logic Levels:           0  
  Clock Path Skew:        5.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.302ns
    Source Clock Delay      (SCD):    -1.769ns = ( -0.281 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.768    -0.281    okClk
    SLICE_X2Y45          FDRE                                         r  fifo_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.418     0.137 r  fifo_reset_reg/Q
                         net (fo=3, routed)           0.528     0.666    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X6Y42          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.500     1.517    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.500 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=134, routed)         0.802     3.302    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X6Y42          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.994ns  (logic 0.337ns (33.911%)  route 0.657ns (66.089%))
  Logic Levels:           0  
  Clock Path Skew:        5.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.300ns
    Source Clock Delay      (SCD):    -1.774ns = ( -0.286 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.763    -0.286    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X4Y37          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.337     0.051 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.657     0.708    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X4Y38          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.500     1.517    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.500 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=134, routed)         0.800     3.300    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X4Y38          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mmcm0_clk0
  To Clock:  clk_out2_enc_clk_1

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wire00/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            adc_impl/reset_idelay_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_enc_clk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.270ns  (logic 0.456ns (35.894%)  route 0.814ns (64.105%))
  Logic Levels:           0  
  Clock Path Skew:        7.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.797ns
    Source Clock Delay      (SCD):    -1.275ns = ( 0.213 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.133ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.717     0.213    wire00/okHE[40]
    SLICE_X5Y64          FDRE                                         r  wire00/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDRE (Prop_fdre_C_Q)         0.456     0.669 f  wire00/ep_dataout_reg[0]/Q
                         net (fo=17, routed)          0.814     1.483    adc_impl/ep_dataout[0]
    SLICE_X0Y65          FDCE                                         f  adc_impl/reset_idelay_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_enc_clk_1 rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    enc_clk_inst/inst/clk_in1_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.944     0.944 r  enc_clk_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.105    enc_clk_inst/inst/clk_in1_enc_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084     2.189 r  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.917     4.107    enc_clk_inst/inst/clk_out2_enc_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.198 r  enc_clk_inst/inst/clkout2_buf/O
                         net (fo=7, routed)           1.599     5.797    adc_impl/clk_out2
    SLICE_X0Y65          FDCE                                         r  adc_impl/reset_idelay_cnt_reg[0]/C

Slack:                    inf
  Source:                 wire00/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            adc_impl/reset_idelay_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_enc_clk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.270ns  (logic 0.456ns (35.894%)  route 0.814ns (64.105%))
  Logic Levels:           0  
  Clock Path Skew:        7.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.797ns
    Source Clock Delay      (SCD):    -1.275ns = ( 0.213 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.133ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.717     0.213    wire00/okHE[40]
    SLICE_X5Y64          FDRE                                         r  wire00/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDRE (Prop_fdre_C_Q)         0.456     0.669 f  wire00/ep_dataout_reg[0]/Q
                         net (fo=17, routed)          0.814     1.483    adc_impl/ep_dataout[0]
    SLICE_X0Y65          FDCE                                         f  adc_impl/reset_idelay_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_enc_clk_1 rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    enc_clk_inst/inst/clk_in1_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.944     0.944 r  enc_clk_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.105    enc_clk_inst/inst/clk_in1_enc_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084     2.189 r  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.917     4.107    enc_clk_inst/inst/clk_out2_enc_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.198 r  enc_clk_inst/inst/clkout2_buf/O
                         net (fo=7, routed)           1.599     5.797    adc_impl/clk_out2
    SLICE_X0Y65          FDCE                                         r  adc_impl/reset_idelay_cnt_reg[1]/C

Slack:                    inf
  Source:                 wire00/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            adc_impl/reset_idelay_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_enc_clk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.270ns  (logic 0.456ns (35.894%)  route 0.814ns (64.105%))
  Logic Levels:           0  
  Clock Path Skew:        7.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.797ns
    Source Clock Delay      (SCD):    -1.275ns = ( 0.213 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.133ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.717     0.213    wire00/okHE[40]
    SLICE_X5Y64          FDRE                                         r  wire00/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDRE (Prop_fdre_C_Q)         0.456     0.669 f  wire00/ep_dataout_reg[0]/Q
                         net (fo=17, routed)          0.814     1.483    adc_impl/ep_dataout[0]
    SLICE_X0Y65          FDCE                                         f  adc_impl/reset_idelay_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_enc_clk_1 rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    enc_clk_inst/inst/clk_in1_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.944     0.944 r  enc_clk_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.105    enc_clk_inst/inst/clk_in1_enc_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084     2.189 r  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.917     4.107    enc_clk_inst/inst/clk_out2_enc_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.198 r  enc_clk_inst/inst/clkout2_buf/O
                         net (fo=7, routed)           1.599     5.797    adc_impl/clk_out2
    SLICE_X0Y65          FDCE                                         r  adc_impl/reset_idelay_cnt_reg[2]/C

Slack:                    inf
  Source:                 wire00/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            adc_impl/reset_idelay_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_enc_clk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.270ns  (logic 0.456ns (35.894%)  route 0.814ns (64.105%))
  Logic Levels:           0  
  Clock Path Skew:        7.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.797ns
    Source Clock Delay      (SCD):    -1.275ns = ( 0.213 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.133ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.717     0.213    wire00/okHE[40]
    SLICE_X5Y64          FDRE                                         r  wire00/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDRE (Prop_fdre_C_Q)         0.456     0.669 f  wire00/ep_dataout_reg[0]/Q
                         net (fo=17, routed)          0.814     1.483    adc_impl/ep_dataout[0]
    SLICE_X0Y65          FDCE                                         f  adc_impl/reset_idelay_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_enc_clk_1 rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    enc_clk_inst/inst/clk_in1_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.944     0.944 r  enc_clk_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.105    enc_clk_inst/inst/clk_in1_enc_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084     2.189 r  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.917     4.107    enc_clk_inst/inst/clk_out2_enc_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.198 r  enc_clk_inst/inst/clkout2_buf/O
                         net (fo=7, routed)           1.599     5.797    adc_impl/clk_out2
    SLICE_X0Y65          FDCE                                         r  adc_impl/reset_idelay_cnt_reg[3]/C

Slack:                    inf
  Source:                 wire00/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            adc_impl/reset_idelay_cnt_reg[4]/PRE
                            (recovery check against rising-edge clock clk_out2_enc_clk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.270ns  (logic 0.456ns (35.894%)  route 0.814ns (64.105%))
  Logic Levels:           0  
  Clock Path Skew:        7.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.797ns
    Source Clock Delay      (SCD):    -1.275ns = ( 0.213 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.133ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.717     0.213    wire00/okHE[40]
    SLICE_X5Y64          FDRE                                         r  wire00/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDRE (Prop_fdre_C_Q)         0.456     0.669 f  wire00/ep_dataout_reg[0]/Q
                         net (fo=17, routed)          0.814     1.483    adc_impl/ep_dataout[0]
    SLICE_X0Y65          FDPE                                         f  adc_impl/reset_idelay_cnt_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_enc_clk_1 rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    enc_clk_inst/inst/clk_in1_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.944     0.944 r  enc_clk_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.105    enc_clk_inst/inst/clk_in1_enc_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084     2.189 r  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.917     4.107    enc_clk_inst/inst/clk_out2_enc_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.198 r  enc_clk_inst/inst/clkout2_buf/O
                         net (fo=7, routed)           1.599     5.797    adc_impl/clk_out2
    SLICE_X0Y65          FDPE                                         r  adc_impl/reset_idelay_cnt_reg[4]/C

Slack:                    inf
  Source:                 wire00/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            adc_impl/reset_idelay_reg/PRE
                            (recovery check against rising-edge clock clk_out2_enc_clk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.980ns  (logic 0.456ns (46.535%)  route 0.524ns (53.465%))
  Logic Levels:           0  
  Clock Path Skew:        7.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.798ns
    Source Clock Delay      (SCD):    -1.275ns = ( 0.213 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.133ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.717     0.213    wire00/okHE[40]
    SLICE_X5Y64          FDRE                                         r  wire00/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDRE (Prop_fdre_C_Q)         0.456     0.669 f  wire00/ep_dataout_reg[0]/Q
                         net (fo=17, routed)          0.524     1.193    adc_impl/ep_dataout[0]
    SLICE_X0Y64          FDPE                                         f  adc_impl/reset_idelay_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_enc_clk_1 rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    enc_clk_inst/inst/clk_in1_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.944     0.944 r  enc_clk_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.105    enc_clk_inst/inst/clk_in1_enc_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084     2.189 r  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.917     4.107    enc_clk_inst/inst/clk_out2_enc_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.198 r  enc_clk_inst/inst/clkout2_buf/O
                         net (fo=7, routed)           1.600     5.798    adc_impl/clk_out2
    SLICE_X0Y64          FDPE                                         r  adc_impl/reset_idelay_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wire00/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            adc_impl/reset_idelay_reg/PRE
                            (removal check against rising-edge clock clk_out2_enc_clk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.816ns  (logic 0.367ns (44.981%)  route 0.449ns (55.019%))
  Logic Levels:           0  
  Clock Path Skew:        8.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.138ns
    Source Clock Delay      (SCD):    -1.941ns = ( -0.453 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.133ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.595    -0.453    wire00/okHE[40]
    SLICE_X5Y64          FDRE                                         r  wire00/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDRE (Prop_fdre_C_Q)         0.367    -0.086 f  wire00/ep_dataout_reg[0]/Q
                         net (fo=17, routed)          0.449     0.362    adc_impl/ep_dataout[0]
    SLICE_X0Y64          FDPE                                         f  adc_impl/reset_idelay_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_enc_clk_1 rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    enc_clk_inst/inst/clk_in1_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.988     0.988 r  enc_clk_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.221    enc_clk_inst/inst/clk_in1_enc_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.310 r  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     4.322    enc_clk_inst/inst/clk_out2_enc_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.418 r  enc_clk_inst/inst/clkout2_buf/O
                         net (fo=7, routed)           1.720     6.138    adc_impl/clk_out2
    SLICE_X0Y64          FDPE                                         r  adc_impl/reset_idelay_reg/C

Slack:                    inf
  Source:                 wire00/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            adc_impl/reset_idelay_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_enc_clk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.059ns  (logic 0.367ns (34.643%)  route 0.692ns (65.357%))
  Logic Levels:           0  
  Clock Path Skew:        8.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.136ns
    Source Clock Delay      (SCD):    -1.941ns = ( -0.453 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.133ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.595    -0.453    wire00/okHE[40]
    SLICE_X5Y64          FDRE                                         r  wire00/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDRE (Prop_fdre_C_Q)         0.367    -0.086 f  wire00/ep_dataout_reg[0]/Q
                         net (fo=17, routed)          0.692     0.606    adc_impl/ep_dataout[0]
    SLICE_X0Y65          FDCE                                         f  adc_impl/reset_idelay_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_enc_clk_1 rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    enc_clk_inst/inst/clk_in1_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.988     0.988 r  enc_clk_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.221    enc_clk_inst/inst/clk_in1_enc_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.310 r  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     4.322    enc_clk_inst/inst/clk_out2_enc_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.418 r  enc_clk_inst/inst/clkout2_buf/O
                         net (fo=7, routed)           1.718     6.136    adc_impl/clk_out2
    SLICE_X0Y65          FDCE                                         r  adc_impl/reset_idelay_cnt_reg[0]/C

Slack:                    inf
  Source:                 wire00/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            adc_impl/reset_idelay_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_enc_clk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.059ns  (logic 0.367ns (34.643%)  route 0.692ns (65.357%))
  Logic Levels:           0  
  Clock Path Skew:        8.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.136ns
    Source Clock Delay      (SCD):    -1.941ns = ( -0.453 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.133ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.595    -0.453    wire00/okHE[40]
    SLICE_X5Y64          FDRE                                         r  wire00/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDRE (Prop_fdre_C_Q)         0.367    -0.086 f  wire00/ep_dataout_reg[0]/Q
                         net (fo=17, routed)          0.692     0.606    adc_impl/ep_dataout[0]
    SLICE_X0Y65          FDCE                                         f  adc_impl/reset_idelay_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_enc_clk_1 rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    enc_clk_inst/inst/clk_in1_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.988     0.988 r  enc_clk_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.221    enc_clk_inst/inst/clk_in1_enc_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.310 r  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     4.322    enc_clk_inst/inst/clk_out2_enc_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.418 r  enc_clk_inst/inst/clkout2_buf/O
                         net (fo=7, routed)           1.718     6.136    adc_impl/clk_out2
    SLICE_X0Y65          FDCE                                         r  adc_impl/reset_idelay_cnt_reg[1]/C

Slack:                    inf
  Source:                 wire00/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            adc_impl/reset_idelay_cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_enc_clk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.059ns  (logic 0.367ns (34.643%)  route 0.692ns (65.357%))
  Logic Levels:           0  
  Clock Path Skew:        8.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.136ns
    Source Clock Delay      (SCD):    -1.941ns = ( -0.453 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.133ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.595    -0.453    wire00/okHE[40]
    SLICE_X5Y64          FDRE                                         r  wire00/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDRE (Prop_fdre_C_Q)         0.367    -0.086 f  wire00/ep_dataout_reg[0]/Q
                         net (fo=17, routed)          0.692     0.606    adc_impl/ep_dataout[0]
    SLICE_X0Y65          FDCE                                         f  adc_impl/reset_idelay_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_enc_clk_1 rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    enc_clk_inst/inst/clk_in1_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.988     0.988 r  enc_clk_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.221    enc_clk_inst/inst/clk_in1_enc_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.310 r  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     4.322    enc_clk_inst/inst/clk_out2_enc_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.418 r  enc_clk_inst/inst/clkout2_buf/O
                         net (fo=7, routed)           1.718     6.136    adc_impl/clk_out2
    SLICE_X0Y65          FDCE                                         r  adc_impl/reset_idelay_cnt_reg[2]/C

Slack:                    inf
  Source:                 wire00/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            adc_impl/reset_idelay_cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_enc_clk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.059ns  (logic 0.367ns (34.643%)  route 0.692ns (65.357%))
  Logic Levels:           0  
  Clock Path Skew:        8.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.136ns
    Source Clock Delay      (SCD):    -1.941ns = ( -0.453 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.133ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.595    -0.453    wire00/okHE[40]
    SLICE_X5Y64          FDRE                                         r  wire00/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDRE (Prop_fdre_C_Q)         0.367    -0.086 f  wire00/ep_dataout_reg[0]/Q
                         net (fo=17, routed)          0.692     0.606    adc_impl/ep_dataout[0]
    SLICE_X0Y65          FDCE                                         f  adc_impl/reset_idelay_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_enc_clk_1 rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    enc_clk_inst/inst/clk_in1_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.988     0.988 r  enc_clk_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.221    enc_clk_inst/inst/clk_in1_enc_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.310 r  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     4.322    enc_clk_inst/inst/clk_out2_enc_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.418 r  enc_clk_inst/inst/clkout2_buf/O
                         net (fo=7, routed)           1.718     6.136    adc_impl/clk_out2
    SLICE_X0Y65          FDCE                                         r  adc_impl/reset_idelay_cnt_reg[3]/C

Slack:                    inf
  Source:                 wire00/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            adc_impl/reset_idelay_cnt_reg[4]/PRE
                            (removal check against rising-edge clock clk_out2_enc_clk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.059ns  (logic 0.367ns (34.643%)  route 0.692ns (65.357%))
  Logic Levels:           0  
  Clock Path Skew:        8.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.136ns
    Source Clock Delay      (SCD):    -1.941ns = ( -0.453 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.133ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.595    -0.453    wire00/okHE[40]
    SLICE_X5Y64          FDRE                                         r  wire00/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDRE (Prop_fdre_C_Q)         0.367    -0.086 f  wire00/ep_dataout_reg[0]/Q
                         net (fo=17, routed)          0.692     0.606    adc_impl/ep_dataout[0]
    SLICE_X0Y65          FDPE                                         f  adc_impl/reset_idelay_cnt_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_enc_clk_1 rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    enc_clk_inst/inst/clk_in1_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.988     0.988 r  enc_clk_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.221    enc_clk_inst/inst/clk_in1_enc_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.310 r  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     4.322    enc_clk_inst/inst/clk_out2_enc_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.418 r  enc_clk_inst/inst/clkout2_buf/O
                         net (fo=7, routed)           1.718     6.136    adc_impl/clk_out2
    SLICE_X0Y65          FDPE                                         r  adc_impl/reset_idelay_cnt_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  adc_data_clk
  To Clock:  mmcm0_clk0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.945ns  (logic 0.518ns (54.786%)  route 0.428ns (45.214%))
  Logic Levels:           0  
  Clock Path Skew:        -5.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.849ns = ( -0.361 - 1.488 ) 
    Source Clock Delay      (SCD):    3.302ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.500     1.517    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.500 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=134, routed)         0.802     3.302    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X6Y42          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.518     3.820 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=48, routed)          0.428     4.248    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/src_in
    SLICE_X8Y42          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.688    -0.361    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X8Y42          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.385ns  (logic 0.518ns (37.402%)  route 0.867ns (62.598%))
  Logic Levels:           0  
  Clock Path Skew:        -5.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.773ns = ( -0.285 - 1.488 ) 
    Source Clock Delay      (SCD):    3.299ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.500     1.517    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.500 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=134, routed)         0.799     3.299    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X6Y37          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDRE (Prop_fdre_C_Q)         0.518     3.817 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.867     4.684    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X2Y37          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.764    -0.285    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X2Y37          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C

Slack:                    inf
  Source:                 fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.107ns  (logic 0.518ns (46.786%)  route 0.589ns (53.214%))
  Logic Levels:           0  
  Clock Path Skew:        -5.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.852ns = ( -0.364 - 1.488 ) 
    Source Clock Delay      (SCD):    3.372ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.500     1.517    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.500 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=134, routed)         0.872     3.372    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X8Y36          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y36          FDRE (Prop_fdre_C_Q)         0.518     3.890 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.589     4.479    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X8Y37          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.685    -0.364    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X8Y37          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C

Slack:                    inf
  Source:                 fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.181ns  (logic 0.419ns (35.482%)  route 0.762ns (64.518%))
  Logic Levels:           0  
  Clock Path Skew:        -5.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.774ns = ( -0.286 - 1.488 ) 
    Source Clock Delay      (SCD):    3.298ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.500     1.517    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.500 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=134, routed)         0.798     3.298    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X7Y36          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.419     3.717 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.762     4.479    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X2Y36          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.763    -0.286    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X2Y36          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C

Slack:                    inf
  Source:                 fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.080ns  (logic 0.478ns (44.263%)  route 0.602ns (55.737%))
  Logic Levels:           0  
  Clock Path Skew:        -5.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.852ns = ( -0.364 - 1.488 ) 
    Source Clock Delay      (SCD):    3.372ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.500     1.517    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.500 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=134, routed)         0.872     3.372    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X8Y36          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y36          FDRE (Prop_fdre_C_Q)         0.478     3.850 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.602     4.452    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X8Y37          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.685    -0.364    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X8Y37          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.059ns  (logic 0.456ns (43.072%)  route 0.603ns (56.928%))
  Logic Levels:           0  
  Clock Path Skew:        -5.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.774ns = ( -0.286 - 1.488 ) 
    Source Clock Delay      (SCD):    3.298ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.500     1.517    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.500 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=134, routed)         0.798     3.298    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X7Y36          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.456     3.754 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.603     4.357    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X2Y36          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.763    -0.286    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X2Y36          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C

Slack:                    inf
  Source:                 fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.933ns  (logic 0.478ns (51.246%)  route 0.455ns (48.754%))
  Logic Levels:           0  
  Clock Path Skew:        -5.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.775ns = ( -0.287 - 1.488 ) 
    Source Clock Delay      (SCD):    3.298ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.500     1.517    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.500 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=134, routed)         0.798     3.298    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X6Y36          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDRE (Prop_fdre_C_Q)         0.478     3.776 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.455     4.231    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[10]
    SLICE_X5Y36          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.762    -0.287    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X5Y36          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C

Slack:                    inf
  Source:                 fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.925ns  (logic 0.478ns (51.670%)  route 0.447ns (48.330%))
  Logic Levels:           0  
  Clock Path Skew:        -5.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.773ns = ( -0.285 - 1.488 ) 
    Source Clock Delay      (SCD):    3.299ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.500     1.517    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.500 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=134, routed)         0.799     3.299    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X6Y37          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDRE (Prop_fdre_C_Q)         0.478     3.777 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.447     4.224    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X2Y37          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.764    -0.285    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X2Y37          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C

Slack:                    inf
  Source:                 fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.916ns  (logic 0.456ns (49.758%)  route 0.460ns (50.242%))
  Logic Levels:           0  
  Clock Path Skew:        -5.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.775ns = ( -0.287 - 1.488 ) 
    Source Clock Delay      (SCD):    3.298ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.500     1.517    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.500 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=134, routed)         0.798     3.298    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X7Y36          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.456     3.754 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.460     4.215    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X4Y36          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.762    -0.287    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X4Y36          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.907ns  (logic 0.456ns (50.293%)  route 0.451ns (49.707%))
  Logic Levels:           0  
  Clock Path Skew:        -5.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.775ns = ( -0.287 - 1.488 ) 
    Source Clock Delay      (SCD):    3.298ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.500     1.517    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.500 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=134, routed)         0.798     3.298    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X7Y36          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.456     3.754 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.451     4.205    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X4Y36          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.762    -0.287    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X4Y36          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.128ns (45.761%)  route 0.152ns (54.239%))
  Logic Levels:           0  
  Clock Path Skew:        -1.900ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns = ( 0.769 - 1.488 ) 
    Source Clock Delay      (SCD):    1.180ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.206     0.650    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.921 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=134, routed)         0.259     1.180    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X7Y36          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.128     1.308 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.152     1.460    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X5Y36          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         0.939     0.769    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X5Y36          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C

Slack:                    inf
  Source:                 fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.287ns  (logic 0.128ns (44.574%)  route 0.159ns (55.426%))
  Logic Levels:           0  
  Clock Path Skew:        -1.900ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns = ( 0.769 - 1.488 ) 
    Source Clock Delay      (SCD):    1.180ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.206     0.650    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.921 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=134, routed)         0.259     1.180    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X7Y36          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.128     1.308 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.159     1.468    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X4Y36          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         0.939     0.769    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X4Y36          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.049%)  route 0.159ns (52.951%))
  Logic Levels:           0  
  Clock Path Skew:        -1.900ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns = ( 0.769 - 1.488 ) 
    Source Clock Delay      (SCD):    1.180ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.206     0.650    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.921 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=134, routed)         0.259     1.180    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X7Y36          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.141     1.321 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.159     1.480    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X4Y36          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         0.939     0.769    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X4Y36          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C

Slack:                    inf
  Source:                 fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.310ns  (logic 0.148ns (47.727%)  route 0.162ns (52.273%))
  Logic Levels:           0  
  Clock Path Skew:        -1.899ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.717ns = ( 0.771 - 1.488 ) 
    Source Clock Delay      (SCD):    1.181ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.206     0.650    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.921 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=134, routed)         0.260     1.181    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X6Y37          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDRE (Prop_fdre_C_Q)         0.148     1.329 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.162     1.491    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X2Y37          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         0.941     0.771    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X2Y37          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C

Slack:                    inf
  Source:                 fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.865%)  route 0.180ns (56.135%))
  Logic Levels:           0  
  Clock Path Skew:        -1.900ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns = ( 0.769 - 1.488 ) 
    Source Clock Delay      (SCD):    1.180ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.206     0.650    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.921 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=134, routed)         0.259     1.180    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X7Y36          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.141     1.321 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.180     1.502    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X4Y36          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         0.939     0.769    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X4Y36          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.325ns  (logic 0.148ns (45.574%)  route 0.177ns (54.426%))
  Logic Levels:           0  
  Clock Path Skew:        -1.900ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns = ( 0.769 - 1.488 ) 
    Source Clock Delay      (SCD):    1.180ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.206     0.650    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.921 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=134, routed)         0.259     1.180    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X6Y36          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDRE (Prop_fdre_C_Q)         0.148     1.328 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.177     1.505    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[10]
    SLICE_X5Y36          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         0.939     0.769    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X5Y36          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C

Slack:                    inf
  Source:                 fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.642%)  route 0.215ns (60.358%))
  Logic Levels:           0  
  Clock Path Skew:        -1.899ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns = ( 0.770 - 1.488 ) 
    Source Clock Delay      (SCD):    1.180ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.206     0.650    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.921 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=134, routed)         0.259     1.180    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X7Y36          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.141     1.321 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.215     1.536    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X2Y36          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         0.940     0.770    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X2Y36          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C

Slack:                    inf
  Source:                 fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.364ns  (logic 0.164ns (45.034%)  route 0.200ns (54.966%))
  Logic Levels:           0  
  Clock Path Skew:        -1.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns = ( 0.740 - 1.488 ) 
    Source Clock Delay      (SCD):    1.206ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.206     0.650    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.921 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=134, routed)         0.285     1.206    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X8Y36          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y36          FDRE (Prop_fdre_C_Q)         0.164     1.370 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.200     1.571    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X8Y37          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         0.910     0.740    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X8Y37          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C

Slack:                    inf
  Source:                 fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.399ns  (logic 0.164ns (41.154%)  route 0.235ns (58.846%))
  Logic Levels:           0  
  Clock Path Skew:        -1.929ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns = ( 0.743 - 1.488 ) 
    Source Clock Delay      (SCD):    1.183ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.206     0.650    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.921 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=134, routed)         0.262     1.183    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X6Y42          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.164     1.347 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=48, routed)          0.235     1.582    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/src_in
    SLICE_X8Y42          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         0.913     0.743    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X8Y42          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.379ns  (logic 0.148ns (39.060%)  route 0.231ns (60.940%))
  Logic Levels:           0  
  Clock Path Skew:        -1.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns = ( 0.740 - 1.488 ) 
    Source Clock Delay      (SCD):    1.206ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.206     0.650    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.921 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=134, routed)         0.285     1.206    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X8Y36          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y36          FDRE (Prop_fdre_C_Q)         0.148     1.354 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.231     1.585    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X8Y37          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         0.910     0.740    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X8Y37          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mmcm0_clk0
  To Clock:  mmcm0_clk0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fifo_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.147ns  (logic 0.518ns (45.166%)  route 0.629ns (54.834%))
  Logic Levels:           0  
  Clock Path Skew:        -0.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.770ns = ( -0.282 - 1.488 ) 
    Source Clock Delay      (SCD):    -1.095ns = ( 0.393 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.897     0.393    okClk
    SLICE_X2Y45          FDRE                                         r  fifo_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.518     0.911 r  fifo_reset_reg/Q
                         net (fo=3, routed)           0.629     1.540    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X3Y42          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.767    -0.282    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X3Y42          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fifo_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.954ns  (logic 0.418ns (43.822%)  route 0.536ns (56.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.673ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.096ns = ( 0.392 - 1.488 ) 
    Source Clock Delay      (SCD):    -1.769ns = ( -0.281 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.768    -0.281    okClk
    SLICE_X2Y45          FDRE                                         r  fifo_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.418     0.137 r  fifo_reset_reg/Q
                         net (fo=3, routed)           0.536     0.673    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X3Y42          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.896     0.392    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X3Y42          FDRE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  adc_data_clk
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
                            (rising edge-triggered cell FDSE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.804ns  (logic 2.943ns (33.426%)  route 5.861ns (66.574%))
  Logic Levels:           2  (LUT1=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.500     1.517    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.500 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=134, routed)         0.801     3.301    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X4Y40          FDSE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDSE (Prop_fdse_C_Q)         0.456     3.757 f  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/Q
                         net (fo=3, routed)           1.136     4.893    prog_full
    SLICE_X1Y43          LUT1 (Prop_lut1_I0_O)        0.124     5.017 r  led_OBUFT[0]_inst_i_1/O
                         net (fo=1, routed)           4.725     9.743    led_TRI[0]
    A13                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363    12.106 r  led_OBUFT[0]_inst/O
                         net (fo=0)                   0.000    12.106    led[0]
    A13                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_impl/adc_frame_impl/data_valid_reg_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.738ns  (logic 2.957ns (33.842%)  route 5.781ns (66.158%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.500     1.517    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.500 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=134, routed)         0.802     3.302    adc_impl/adc_frame_impl/clk_out_div
    SLICE_X0Y42          FDPE                                         r  adc_impl/adc_frame_impl/data_valid_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDPE (Prop_fdpe_C_Q)         0.419     3.721 r  adc_impl/adc_frame_impl/data_valid_reg_lopt_replica/Q
                         net (fo=1, routed)           5.781     9.502    lopt
    A15                  OBUFT (TriStatD_obuft_T_O)
                                                      2.538    12.040 r  led_OBUFT[3]_inst/O
                         net (fo=0)                   0.000    12.040    led[3]
    A15                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adc_impl/adc_frame_impl/data_valid_reg_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.853ns  (logic 0.680ns (23.839%)  route 2.173ns (76.161%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.206     0.650    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.921 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=134, routed)         0.261     1.182    adc_impl/adc_frame_impl/clk_out_div
    SLICE_X0Y42          FDPE                                         r  adc_impl/adc_frame_impl/data_valid_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDPE (Prop_fdpe_C_Q)         0.128     1.310 f  adc_impl/adc_frame_impl/data_valid_reg_lopt_replica/Q
                         net (fo=1, routed)           2.173     3.483    lopt
    A15                  OBUFT (TriStatE_obuft_T_O)
                                                      0.552     4.035 r  led_OBUFT[3]_inst/O
                         net (fo=0)                   0.000     4.035    led[3]
    A15                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
                            (rising edge-triggered cell FDSE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.878ns  (logic 0.696ns (24.197%)  route 2.181ns (75.803%))
  Logic Levels:           2  (LUT1=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.206     0.650    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.921 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=134, routed)         0.262     1.183    fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X4Y40          FDSE                                         r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDSE (Prop_fdse_C_Q)         0.141     1.324 r  fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/Q
                         net (fo=3, routed)           0.413     1.737    prog_full
    SLICE_X1Y43          LUT1 (Prop_lut1_I0_O)        0.045     1.782 f  led_OBUFT[0]_inst_i_1/O
                         net (fo=1, routed)           1.768     3.551    led_TRI[0]
    A13                  OBUFT (TriStatE_obuft_T_O)
                                                      0.510     4.061 r  led_OBUFT[0]_inst/O
                         net (fo=0)                   0.000     4.061    led[0]
    A13                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_enc_clk_1
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adc_impl/adc_enc_impl/adc_enc_oddr/C
                            (falling edge-triggered cell ODDR clocked by clk_out1_enc_clk_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            adc_encode_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.229ns  (logic 2.228ns (99.955%)  route 0.001ns (0.045%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_enc_clk_1 fall edge)
                                                     12.500    12.500 f  
    D17                                               0.000    12.500 f  sys_clkp (IN)
                         net (fo=0)                   0.000    12.500    enc_clk_inst/inst/clk_in1_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.988    13.488 f  enc_clk_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233    14.721    enc_clk_inst/inst/clk_in1_enc_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089    14.810 f  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.822    enc_clk_inst/inst/clk_out1_enc_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    16.918 f  enc_clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.897    18.815    adc_impl/adc_enc_impl/clk
    OLOGIC_X0Y18         ODDR                                         f  adc_impl/adc_enc_impl/adc_enc_oddr/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         ODDR (Prop_oddr_C_Q)         0.472    19.287 r  adc_impl/adc_enc_impl/adc_enc_oddr/Q
                         net (fo=1, routed)           0.001    19.288    adc_impl/adc_enc_impl/adc_encode_int
    W15                  OBUFDS (Prop_obufds_I_OB)    1.756    21.044 r  adc_impl/adc_enc_impl/adc_enc_obuf/OB
                         net (fo=0)                   0.000    21.044    adc_encode_n
    W16                                                               r  adc_encode_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_impl/adc_enc_impl/adc_enc_oddr/C
                            (falling edge-triggered cell ODDR clocked by clk_out1_enc_clk_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            adc_encode_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.228ns  (logic 2.227ns (99.955%)  route 0.001ns (0.045%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_enc_clk_1 fall edge)
                                                     12.500    12.500 f  
    D17                                               0.000    12.500 f  sys_clkp (IN)
                         net (fo=0)                   0.000    12.500    enc_clk_inst/inst/clk_in1_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.988    13.488 f  enc_clk_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233    14.721    enc_clk_inst/inst/clk_in1_enc_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089    14.810 f  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.822    enc_clk_inst/inst/clk_out1_enc_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    16.918 f  enc_clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.897    18.815    adc_impl/adc_enc_impl/clk
    OLOGIC_X0Y18         ODDR                                         f  adc_impl/adc_enc_impl/adc_enc_oddr/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         ODDR (Prop_oddr_C_Q)         0.472    19.287 r  adc_impl/adc_enc_impl/adc_enc_oddr/Q
                         net (fo=1, routed)           0.001    19.288    adc_impl/adc_enc_impl/adc_encode_int
    W15                  OBUFDS (Prop_obufds_I_O)     1.755    21.043 r  adc_impl/adc_enc_impl/adc_enc_obuf/O
                         net (fo=0)                   0.000    21.043    adc_encode_p
    W15                                                               r  adc_encode_p (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adc_impl/adc_enc_impl/adc_enc_oddr/C
                            (rising edge-triggered cell ODDR clocked by clk_out1_enc_clk_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            adc_encode_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.915ns  (logic 0.914ns (99.891%)  route 0.001ns (0.109%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_enc_clk_1 rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    enc_clk_inst/inst/clk_in1_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  enc_clk_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.855    enc_clk_inst/inst/clk_in1_enc_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.906 r  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662     1.569    enc_clk_inst/inst/clk_out1_enc_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.595 r  enc_clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.659     2.254    adc_impl/adc_enc_impl/clk
    OLOGIC_X0Y18         ODDR                                         r  adc_impl/adc_enc_impl/adc_enc_oddr/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         ODDR (Prop_oddr_C_Q)         0.177     2.431 r  adc_impl/adc_enc_impl/adc_enc_oddr/Q
                         net (fo=1, routed)           0.001     2.432    adc_impl/adc_enc_impl/adc_encode_int
    W15                  OBUFDS (Prop_obufds_I_O)     0.737     3.169 r  adc_impl/adc_enc_impl/adc_enc_obuf/O
                         net (fo=0)                   0.000     3.169    adc_encode_p
    W15                                                               r  adc_encode_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_impl/adc_enc_impl/adc_enc_oddr/C
                            (rising edge-triggered cell ODDR clocked by clk_out1_enc_clk_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            adc_encode_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.916ns  (logic 0.915ns (99.891%)  route 0.001ns (0.109%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_enc_clk_1 rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    enc_clk_inst/inst/clk_in1_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  enc_clk_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.855    enc_clk_inst/inst/clk_in1_enc_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.906 r  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662     1.569    enc_clk_inst/inst/clk_out1_enc_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.595 r  enc_clk_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.659     2.254    adc_impl/adc_enc_impl/clk
    OLOGIC_X0Y18         ODDR                                         r  adc_impl/adc_enc_impl/adc_enc_oddr/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         ODDR (Prop_oddr_C_Q)         0.177     2.431 r  adc_impl/adc_enc_impl/adc_enc_oddr/Q
                         net (fo=1, routed)           0.001     2.432    adc_impl/adc_enc_impl/adc_encode_int
    W15                  OBUFDS (Prop_obufds_I_OB)    0.738     3.170 r  adc_impl/adc_enc_impl/adc_enc_obuf/OB
                         net (fo=0)                   0.000     3.170    adc_encode_n
    W16                                                               r  adc_encode_n (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_enc_clk_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 enc_clk_inst/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_out2_enc_clk_1'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc_impl/idelay_adc/REFCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.687ns  (logic 0.096ns (2.604%)  route 3.591ns (97.396%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_enc_clk_1 fall edge)
                                                      2.500     2.500 f  
    D17                                               0.000     2.500 f  sys_clkp (IN)
                         net (fo=0)                   0.000     2.500    enc_clk_inst/inst/clk_in1_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.988     3.488 f  enc_clk_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     4.721    enc_clk_inst/inst/clk_in1_enc_clk
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     4.810 f  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     6.822    enc_clk_inst/inst/clk_out2_enc_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     6.918 f  enc_clk_inst/inst/clkout2_buf/O
                         net (fo=7, routed)           1.578     8.496    adc_impl/clk_out2
    IDELAYCTRL_X0Y0      IDELAYCTRL                                   f  adc_impl/idelay_adc/REFCLK
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 enc_clk_inst/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_out2_enc_clk_1'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc_impl/idelay_adc/REFCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.260ns  (logic 0.026ns (2.064%)  route 1.234ns (97.936%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_enc_clk_1 rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    enc_clk_inst/inst/clk_in1_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  enc_clk_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.855    enc_clk_inst/inst/clk_in1_enc_clk
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.906 r  enc_clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662     1.569    enc_clk_inst/inst/clk_out2_enc_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.595 r  enc_clk_inst/inst/clkout2_buf/O
                         net (fo=7, routed)           0.571     2.166    adc_impl/clk_out2
    IDELAYCTRL_X0Y0      IDELAYCTRL                                   r  adc_impl/idelay_adc/REFCLK
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_enc_clk_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 enc_clk_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_enc_clk_1'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            enc_clk_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (100.001%))
  Logic Levels:           0  
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.071ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_enc_clk_1 fall edge)
                                                      2.500     2.500 f  
    D17                                               0.000     2.500 f  sys_clkp (IN)
                         net (fo=0)                   0.000     2.500    enc_clk_inst/inst/clk_in1_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.988     3.488 f  enc_clk_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     4.721    enc_clk_inst/inst/clk_in1_enc_clk
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.089     4.810 f  enc_clk_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.014     4.824    enc_clk_inst/inst/clkfbout_enc_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV                                   f  enc_clk_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 enc_clk_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_enc_clk_1'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            enc_clk_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.071ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_enc_clk_1 rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    enc_clk_inst/inst/clk_in1_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  enc_clk_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.855    enc_clk_inst/inst/clk_in1_enc_clk
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.051     0.906 r  enc_clk_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.005     0.911    enc_clk_inst/inst/clkfbout_enc_clk
    MMCME2_ADV_X0Y3      MMCME2_ADV                                   r  enc_clk_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mmcm0_clk0
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fifo_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.860ns  (logic 2.881ns (32.516%)  route 5.979ns (67.483%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.897     0.393    okClk
    SLICE_X2Y45          FDRE                                         r  fifo_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.518     0.911 r  fifo_busy_reg/Q
                         net (fo=4, routed)           5.979     6.890    led_TRI[2]
    A14                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     9.253 r  led_OBUFT[2]_inst/O
                         net (fo=0)                   0.000     9.253    led[2]
    A14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 okHI/core0/core0/a0/c0/l881f06f4ab52febaa9fc6c72100ce702_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okAA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.969ns  (logic 3.108ns (62.548%)  route 1.861ns (37.452%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.898     0.394    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X3Y49          FDRE                                         r  okHI/core0/core0/a0/c0/l881f06f4ab52febaa9fc6c72100ce702_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.456     0.850 r  okHI/core0/core0/a0/c0/l881f06f4ab52febaa9fc6c72100ce702_reg/Q
                         net (fo=2, routed)           1.861     2.711    okHI/tbuf/I
    N13                  OBUFT (Prop_obuft_I_O)       2.652     5.363 r  okHI/tbuf/OBUFT/O
                         net (fo=1, unset)            0.000     5.363    okAA
    N13                                                               r  okAA (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 okHI/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/d0/dna0/READ
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.118ns  (logic 0.518ns (24.460%)  route 1.600ns (75.540%))
  Logic Levels:           0  
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.631     0.127    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X10Y71         FDCE                                         r  okHI/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y71         FDCE (Prop_fdce_C_Q)         0.518     0.645 r  okHI/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034_reg/Q
                         net (fo=2, routed)           1.600     2.245    okHI/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034
    DNA_PORT_X0Y0        DNA_PORT                                     r  okHI/core0/core0/a0/d0/dna0/READ
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 okHI/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/d0/dna0/SHIFT
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.093ns  (logic 0.478ns (22.836%)  route 1.615ns (77.164%))
  Logic Levels:           0  
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.631     0.127    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X10Y71         FDCE                                         r  okHI/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y71         FDCE (Prop_fdce_C_Q)         0.478     0.605 r  okHI/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356_reg/Q
                         net (fo=2, routed)           1.615     2.220    okHI/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356
    DNA_PORT_X0Y0        DNA_PORT                                     r  okHI/core0/core0/a0/d0/dna0/SHIFT
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 okHI/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/d0/dna0/SHIFT
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.779ns  (logic 0.385ns (21.640%)  route 1.394ns (78.361%))
  Logic Levels:           0  
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.512    -0.536    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X10Y71         FDCE                                         r  okHI/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y71         FDCE (Prop_fdce_C_Q)         0.385    -0.151 r  okHI/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356_reg/Q
                         net (fo=2, routed)           1.394     1.243    okHI/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356
    DNA_PORT_X0Y0        DNA_PORT                                     r  okHI/core0/core0/a0/d0/dna0/SHIFT
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 okHI/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/d0/dna0/READ
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.799ns  (logic 0.418ns (23.238%)  route 1.381ns (76.762%))
  Logic Levels:           0  
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.512    -0.536    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X10Y71         FDCE                                         r  okHI/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y71         FDCE (Prop_fdce_C_Q)         0.418    -0.118 r  okHI/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034_reg/Q
                         net (fo=2, routed)           1.381     1.262    okHI/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034
    DNA_PORT_X0Y0        DNA_PORT                                     r  okHI/core0/core0/a0/d0/dna0/READ
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 okHI/core0/core0/a0/c0/lca4771e14019e2187b8d2a2ce66f8c66_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okAA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.643ns  (logic 0.965ns (58.724%)  route 0.678ns (41.276%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         0.669     1.008    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X0Y49          FDRE                                         r  okHI/core0/core0/a0/c0/lca4771e14019e2187b8d2a2ce66f8c66_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     1.149 r  okHI/core0/core0/a0/c0/lca4771e14019e2187b8d2a2ce66f8c66_reg/Q
                         net (fo=2, routed)           0.678     1.827    okHI/tbuf/T
    N13                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     2.651 r  okHI/tbuf/OBUFT/O
                         net (fo=1, unset)            0.000     2.651    okAA
    N13                                                               r  okAA (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.034ns  (logic 0.680ns (22.400%)  route 2.354ns (77.600%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         0.668     1.007    okClk
    SLICE_X2Y45          FDRE                                         r  fifo_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.164     1.171 f  fifo_busy_reg/Q
                         net (fo=4, routed)           2.354     3.525    led_TRI[2]
    A14                  OBUFT (TriStatE_obuft_T_O)
                                                      0.516     4.041 r  led_OBUFT[2]_inst/O
                         net (fo=0)                   0.000     4.041    led[2]
    A14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mmcm0_clkfb
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 okHI/mmcm0/CLKFBOUT
                            (clock source 'mmcm0_clkfb'  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/mmcm0/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.394ns  (logic 0.029ns (2.080%)  route 1.365ns (97.920%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clkfb fall edge)
                                                      4.960     4.960 f  
    W19                                               0.000     4.960 f  okUH[0] (IN)
                         net (fo=0)                   0.000     4.960    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     5.415 f  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     5.895    okHI/okUH0_ibufg
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.161     2.734 f  okHI/mmcm0/CLKFBOUT
                         net (fo=1, routed)           0.540     3.273    okHI/mmcm0_clkfb
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.302 f  okHI/mmcm0fb_bufg/O
                         net (fo=1, routed)           0.826     4.128    okHI/mmcm0_clkfb_bufg
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   f  okHI/mmcm0/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 okHI/mmcm0/CLKFBOUT
                            (clock source 'mmcm0_clkfb'  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/mmcm0/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.235ns  (logic 0.091ns (2.813%)  route 3.143ns (97.187%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clkfb rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  okUH[0] (IN)
                         net (fo=0)                   0.000     0.000    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     0.903 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     2.065    okHI/okUH0_ibufg
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.322    -5.258 r  okHI/mmcm0/CLKFBOUT
                         net (fo=1, routed)           1.630    -3.628    okHI/mmcm0_clkfb
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.537 r  okHI/mmcm0fb_bufg/O
                         net (fo=1, routed)           1.513    -2.023    okHI/mmcm0_clkfb_bufg
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   r  okHI/mmcm0/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  adc_data_clk

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 enc_clk_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            wr_en_reg/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.155ns  (logic 0.124ns (2.984%)  route 4.031ns (97.016%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV                   0.000     0.000 r  enc_clk_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=4, routed)           4.031     4.031    adc_impl/adc_frame_impl/locked
    SLICE_X3Y43          LUT6 (Prop_lut6_I3_O)        0.124     4.155 r  adc_impl/adc_frame_impl/wr_en_i_1/O
                         net (fo=1, routed)           0.000     4.155    adc_impl_n_42
    SLICE_X3Y43          FDRE                                         r  wr_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     0.973 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.459     1.432    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919     2.351 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=134, routed)         0.761     3.112    adc_data_clk
    SLICE_X3Y43          FDRE                                         r  wr_en_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adc_impl/idelay_adc/RDY
                            (internal pin)
  Destination:            wr_en_reg/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.868ns  (logic 0.045ns (5.183%)  route 0.823ns (94.817%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    IDELAYCTRL_X0Y0      IDELAYCTRL                   0.000     0.000 r  adc_impl/idelay_adc/RDY
                         net (fo=4, routed)           0.823     0.823    adc_impl/adc_frame_impl/idelay_rdy
    SLICE_X3Y43          LUT6 (Prop_lut6_I2_O)        0.045     0.868 r  adc_impl/adc_frame_impl/wr_en_i_1/O
                         net (fo=1, routed)           0.000     0.868    adc_impl_n_42
    SLICE_X3Y43          FDRE                                         r  wr_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    W11                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.000     0.000    adc_impl/adc_dco_impl/adc_dco_p
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  adc_impl/adc_dco_impl/adc_dco_ibufds/O
                         net (fo=2, routed)           0.311     0.791    adc_impl/adc_dco_impl/clk_out_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.223 r  adc_impl/adc_dco_impl/adc_dco_bufr/O
                         net (fo=134, routed)         0.299     1.522    adc_data_clk
    SLICE_X3Y43          FDRE                                         r  wr_en_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  mmcm0_clk0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 okHI/core0/core0/a0/d0/dna0/CLK
                            (rising edge-triggered cell DNA_PORT)
  Destination:            okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.502ns  (logic 3.214ns (58.419%)  route 2.288ns (41.581%))
  Logic Levels:           1  (DNA_PORT=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DNA_PORT_X0Y0        DNA_PORT                     0.000     0.000 r  okHI/core0/core0/a0/d0/dna0/CLK
    DNA_PORT_X0Y0        DNA_PORT (Prop_dna_port_CLK_DOUT)
                                                      3.214     3.214 r  okHI/core0/core0/a0/d0/dna0/DOUT
                         net (fo=1, routed)           2.288     5.502    okHI/core0/core0/a0/d0/l8076d38236291f11e4e55f86212b07bb
    SLICE_X14Y55         FDCE                                         r  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.521    -0.527    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X14Y55         FDCE                                         r  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[0]/C

Slack:                    inf
  Source:                 enc_clk_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.803ns  (logic 0.444ns (9.245%)  route 4.359ns (90.755%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV                   0.000     0.000 r  enc_clk_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=4, routed)           3.502     3.502    adc_impl/locked
    SLICE_X0Y45          LUT4 (Prop_lut4_I1_O)        0.118     3.620 r  adc_impl/delay_counter[7]_i_1/O
                         net (fo=10, routed)          0.856     4.477    adc_impl/E[0]
    SLICE_X2Y45          LUT6 (Prop_lut6_I3_O)        0.326     4.803 r  adc_impl/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     4.803    adc_impl_n_35
    SLICE_X2Y45          FDRE                                         r  FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.768    -0.281    okClk
    SLICE_X2Y45          FDRE                                         r  FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 enc_clk_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.793ns  (logic 0.444ns (9.264%)  route 4.349ns (90.736%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV                   0.000     0.000 r  enc_clk_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=4, routed)           3.502     3.502    adc_impl/locked
    SLICE_X0Y45          LUT4 (Prop_lut4_I1_O)        0.118     3.620 r  adc_impl/delay_counter[7]_i_1/O
                         net (fo=10, routed)          0.846     4.467    adc_impl/E[0]
    SLICE_X2Y45          LUT5 (Prop_lut5_I3_O)        0.326     4.793 r  adc_impl/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     4.793    adc_impl_n_39
    SLICE_X2Y45          FDRE                                         r  FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.768    -0.281    okClk
    SLICE_X2Y45          FDRE                                         r  FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 enc_clk_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            delay_counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.176ns  (logic 0.118ns (2.826%)  route 4.058ns (97.174%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV                   0.000     0.000 r  enc_clk_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=4, routed)           3.502     3.502    adc_impl/locked
    SLICE_X0Y45          LUT4 (Prop_lut4_I1_O)        0.118     3.620 r  adc_impl/delay_counter[7]_i_1/O
                         net (fo=10, routed)          0.555     4.176    adc_impl_n_38
    SLICE_X1Y44          FDRE                                         r  delay_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.768    -0.281    okClk
    SLICE_X1Y44          FDRE                                         r  delay_counter_reg[1]/C

Slack:                    inf
  Source:                 enc_clk_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            delay_counter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.176ns  (logic 0.118ns (2.826%)  route 4.058ns (97.174%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV                   0.000     0.000 r  enc_clk_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=4, routed)           3.502     3.502    adc_impl/locked
    SLICE_X0Y45          LUT4 (Prop_lut4_I1_O)        0.118     3.620 r  adc_impl/delay_counter[7]_i_1/O
                         net (fo=10, routed)          0.555     4.176    adc_impl_n_38
    SLICE_X1Y44          FDRE                                         r  delay_counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.768    -0.281    okClk
    SLICE_X1Y44          FDRE                                         r  delay_counter_reg[4]/C

Slack:                    inf
  Source:                 enc_clk_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            delay_counter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.176ns  (logic 0.118ns (2.826%)  route 4.058ns (97.174%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV                   0.000     0.000 r  enc_clk_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=4, routed)           3.502     3.502    adc_impl/locked
    SLICE_X0Y45          LUT4 (Prop_lut4_I1_O)        0.118     3.620 r  adc_impl/delay_counter[7]_i_1/O
                         net (fo=10, routed)          0.555     4.176    adc_impl_n_38
    SLICE_X1Y44          FDRE                                         r  delay_counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.768    -0.281    okClk
    SLICE_X1Y44          FDRE                                         r  delay_counter_reg[5]/C

Slack:                    inf
  Source:                 enc_clk_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            delay_counter_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.994ns  (logic 0.118ns (2.955%)  route 3.876ns (97.045%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV                   0.000     0.000 r  enc_clk_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=4, routed)           3.502     3.502    adc_impl/locked
    SLICE_X0Y45          LUT4 (Prop_lut4_I1_O)        0.118     3.620 r  adc_impl/delay_counter[7]_i_1/O
                         net (fo=10, routed)          0.373     3.994    adc_impl_n_38
    SLICE_X2Y44          FDRE                                         r  delay_counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.768    -0.281    okClk
    SLICE_X2Y44          FDRE                                         r  delay_counter_reg[6]/C

Slack:                    inf
  Source:                 enc_clk_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            delay_counter_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.994ns  (logic 0.118ns (2.955%)  route 3.876ns (97.045%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV                   0.000     0.000 r  enc_clk_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=4, routed)           3.502     3.502    adc_impl/locked
    SLICE_X0Y45          LUT4 (Prop_lut4_I1_O)        0.118     3.620 r  adc_impl/delay_counter[7]_i_1/O
                         net (fo=10, routed)          0.373     3.994    adc_impl_n_38
    SLICE_X2Y44          FDRE                                         r  delay_counter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.768    -0.281    okClk
    SLICE_X2Y44          FDRE                                         r  delay_counter_reg[7]/C

Slack:                    inf
  Source:                 enc_clk_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            delay_counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.986ns  (logic 0.118ns (2.960%)  route 3.868ns (97.040%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV                   0.000     0.000 r  enc_clk_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=4, routed)           3.502     3.502    adc_impl/locked
    SLICE_X0Y45          LUT4 (Prop_lut4_I1_O)        0.118     3.620 r  adc_impl/delay_counter[7]_i_1/O
                         net (fo=10, routed)          0.366     3.986    adc_impl_n_38
    SLICE_X0Y44          FDRE                                         r  delay_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.768    -0.281    okClk
    SLICE_X0Y44          FDRE                                         r  delay_counter_reg[0]/C

Slack:                    inf
  Source:                 enc_clk_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            delay_counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.986ns  (logic 0.118ns (2.960%)  route 3.868ns (97.040%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV                   0.000     0.000 r  enc_clk_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=4, routed)           3.502     3.502    adc_impl/locked
    SLICE_X0Y45          LUT4 (Prop_lut4_I1_O)        0.118     3.620 r  adc_impl/delay_counter[7]_i_1/O
                         net (fo=10, routed)          0.366     3.986    adc_impl_n_38
    SLICE_X0Y44          FDRE                                         r  delay_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         1.768    -0.281    okClk
    SLICE_X0Y44          FDRE                                         r  delay_counter_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 okAA
                            (input port)
  Destination:            okHI/core0/core0/a0/c0/la64fa2d1faaafafc73d47ae32e7cfc88_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.646ns  (logic 0.218ns (33.749%)  route 0.428ns (66.251%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.712ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.712ns = ( 0.776 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N13                                               0.000     0.000 r  okAA (INOUT)
                         net (fo=1, unset)            0.000     0.000    okHI/tbuf/IO
    N13                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  okHI/tbuf/IBUF/O
                         net (fo=1, routed)           0.428     0.646    okHI/core0/core0/l6132a1be241cdaf832e37b4743b26fa6
    SLICE_X3Y49          FDRE                                         r  okHI/core0/core0/a0/c0/la64fa2d1faaafafc73d47ae32e7cfc88_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         0.946     0.776    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X3Y49          FDRE                                         r  okHI/core0/core0/a0/c0/la64fa2d1faaafafc73d47ae32e7cfc88_reg/C

Slack:                    inf
  Source:                 adc_impl/idelay_adc/RDY
                            (internal pin)
  Destination:            delay_counter_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.966ns  (logic 0.042ns (4.346%)  route 0.924ns (95.654%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    IDELAYCTRL_X0Y0      IDELAYCTRL                   0.000     0.000 r  adc_impl/idelay_adc/RDY
                         net (fo=4, routed)           0.789     0.789    adc_impl/idelay_rdy
    SLICE_X0Y45          LUT4 (Prop_lut4_I2_O)        0.042     0.831 r  adc_impl/delay_counter[7]_i_1/O
                         net (fo=10, routed)          0.135     0.966    adc_impl_n_38
    SLICE_X2Y44          FDRE                                         r  delay_counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         0.945     0.775    okClk
    SLICE_X2Y44          FDRE                                         r  delay_counter_reg[6]/C

Slack:                    inf
  Source:                 adc_impl/idelay_adc/RDY
                            (internal pin)
  Destination:            delay_counter_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.966ns  (logic 0.042ns (4.346%)  route 0.924ns (95.654%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    IDELAYCTRL_X0Y0      IDELAYCTRL                   0.000     0.000 r  adc_impl/idelay_adc/RDY
                         net (fo=4, routed)           0.789     0.789    adc_impl/idelay_rdy
    SLICE_X0Y45          LUT4 (Prop_lut4_I2_O)        0.042     0.831 r  adc_impl/delay_counter[7]_i_1/O
                         net (fo=10, routed)          0.135     0.966    adc_impl_n_38
    SLICE_X2Y44          FDRE                                         r  delay_counter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         0.945     0.775    okClk
    SLICE_X2Y44          FDRE                                         r  delay_counter_reg[7]/C

Slack:                    inf
  Source:                 adc_impl/idelay_adc/RDY
                            (internal pin)
  Destination:            delay_counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.976ns  (logic 0.042ns (4.302%)  route 0.934ns (95.698%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    IDELAYCTRL_X0Y0      IDELAYCTRL                   0.000     0.000 r  adc_impl/idelay_adc/RDY
                         net (fo=4, routed)           0.789     0.789    adc_impl/idelay_rdy
    SLICE_X0Y45          LUT4 (Prop_lut4_I2_O)        0.042     0.831 r  adc_impl/delay_counter[7]_i_1/O
                         net (fo=10, routed)          0.145     0.976    adc_impl_n_38
    SLICE_X0Y44          FDRE                                         r  delay_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         0.945     0.775    okClk
    SLICE_X0Y44          FDRE                                         r  delay_counter_reg[0]/C

Slack:                    inf
  Source:                 adc_impl/idelay_adc/RDY
                            (internal pin)
  Destination:            delay_counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.976ns  (logic 0.042ns (4.302%)  route 0.934ns (95.698%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    IDELAYCTRL_X0Y0      IDELAYCTRL                   0.000     0.000 r  adc_impl/idelay_adc/RDY
                         net (fo=4, routed)           0.789     0.789    adc_impl/idelay_rdy
    SLICE_X0Y45          LUT4 (Prop_lut4_I2_O)        0.042     0.831 r  adc_impl/delay_counter[7]_i_1/O
                         net (fo=10, routed)          0.145     0.976    adc_impl_n_38
    SLICE_X0Y44          FDRE                                         r  delay_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         0.945     0.775    okClk
    SLICE_X0Y44          FDRE                                         r  delay_counter_reg[2]/C

Slack:                    inf
  Source:                 adc_impl/idelay_adc/RDY
                            (internal pin)
  Destination:            delay_counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.976ns  (logic 0.042ns (4.302%)  route 0.934ns (95.698%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    IDELAYCTRL_X0Y0      IDELAYCTRL                   0.000     0.000 r  adc_impl/idelay_adc/RDY
                         net (fo=4, routed)           0.789     0.789    adc_impl/idelay_rdy
    SLICE_X0Y45          LUT4 (Prop_lut4_I2_O)        0.042     0.831 r  adc_impl/delay_counter[7]_i_1/O
                         net (fo=10, routed)          0.145     0.976    adc_impl_n_38
    SLICE_X0Y44          FDRE                                         r  delay_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         0.945     0.775    okClk
    SLICE_X0Y44          FDRE                                         r  delay_counter_reg[3]/C

Slack:                    inf
  Source:                 adc_impl/idelay_adc/RDY
                            (internal pin)
  Destination:            delay_counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.036ns  (logic 0.042ns (4.052%)  route 0.994ns (95.948%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    IDELAYCTRL_X0Y0      IDELAYCTRL                   0.000     0.000 r  adc_impl/idelay_adc/RDY
                         net (fo=4, routed)           0.789     0.789    adc_impl/idelay_rdy
    SLICE_X0Y45          LUT4 (Prop_lut4_I2_O)        0.042     0.831 r  adc_impl/delay_counter[7]_i_1/O
                         net (fo=10, routed)          0.205     1.036    adc_impl_n_38
    SLICE_X1Y44          FDRE                                         r  delay_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         0.945     0.775    okClk
    SLICE_X1Y44          FDRE                                         r  delay_counter_reg[1]/C

Slack:                    inf
  Source:                 adc_impl/idelay_adc/RDY
                            (internal pin)
  Destination:            delay_counter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.036ns  (logic 0.042ns (4.052%)  route 0.994ns (95.948%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    IDELAYCTRL_X0Y0      IDELAYCTRL                   0.000     0.000 r  adc_impl/idelay_adc/RDY
                         net (fo=4, routed)           0.789     0.789    adc_impl/idelay_rdy
    SLICE_X0Y45          LUT4 (Prop_lut4_I2_O)        0.042     0.831 r  adc_impl/delay_counter[7]_i_1/O
                         net (fo=10, routed)          0.205     1.036    adc_impl_n_38
    SLICE_X1Y44          FDRE                                         r  delay_counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         0.945     0.775    okClk
    SLICE_X1Y44          FDRE                                         r  delay_counter_reg[4]/C

Slack:                    inf
  Source:                 adc_impl/idelay_adc/RDY
                            (internal pin)
  Destination:            delay_counter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.036ns  (logic 0.042ns (4.052%)  route 0.994ns (95.948%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    IDELAYCTRL_X0Y0      IDELAYCTRL                   0.000     0.000 r  adc_impl/idelay_adc/RDY
                         net (fo=4, routed)           0.789     0.789    adc_impl/idelay_rdy
    SLICE_X0Y45          LUT4 (Prop_lut4_I2_O)        0.042     0.831 r  adc_impl/delay_counter[7]_i_1/O
                         net (fo=10, routed)          0.205     1.036    adc_impl_n_38
    SLICE_X1Y44          FDRE                                         r  delay_counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         0.945     0.775    okClk
    SLICE_X1Y44          FDRE                                         r  delay_counter_reg[5]/C

Slack:                    inf
  Source:                 adc_impl/idelay_adc/RDY
                            (internal pin)
  Destination:            FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.252ns  (logic 0.149ns (11.897%)  route 1.103ns (88.103%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    IDELAYCTRL_X0Y0      IDELAYCTRL                   0.000     0.000 r  adc_impl/idelay_adc/RDY
                         net (fo=4, routed)           0.789     0.789    adc_impl/idelay_rdy
    SLICE_X0Y45          LUT4 (Prop_lut4_I2_O)        0.042     0.831 r  adc_impl/delay_counter[7]_i_1/O
                         net (fo=10, routed)          0.314     1.145    adc_impl/E[0]
    SLICE_X2Y45          LUT5 (Prop_lut5_I3_O)        0.107     1.252 r  adc_impl/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.252    adc_impl_n_39
    SLICE_X2Y45          FDRE                                         r  FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=884, routed)         0.945     0.775    okClk
    SLICE_X2Y45          FDRE                                         r  FSM_sequential_state_reg[1]/C





