ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc97f9V5.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"gd32f4xx_tli.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c"
  20              		.section	.text.tli_deinit,"ax",%progbits
  21              		.align	1
  22              		.global	tli_deinit
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	tli_deinit:
  28              	.LFB116:
   1:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** /*!
   2:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     \file    gd32f4xx_tli.c
   3:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     \brief   TLI driver
   4:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** 
   5:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     \version 2016-08-15, V1.0.0, firmware for GD32F4xx
   6:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     \version 2018-12-12, V2.0.0, firmware for GD32F4xx
   7:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     \version 2020-09-30, V2.1.0, firmware for GD32F4xx
   8:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     \version 2022-03-09, V3.0.0, firmware for GD32F4xx
   9:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** */
  10:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** 
  11:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** /*
  12:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     Copyright (c) 2022, GigaDevice Semiconductor Inc.
  13:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** 
  14:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     Redistribution and use in source and binary forms, with or without modification,
  15:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** are permitted provided that the following conditions are met:
  16:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** 
  17:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     1. Redistributions of source code must retain the above copyright notice, this
  18:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****        list of conditions and the following disclaimer.
  19:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     2. Redistributions in binary form must reproduce the above copyright notice,
  20:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****        this list of conditions and the following disclaimer in the documentation
  21:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****        and/or other materials provided with the distribution.
  22:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     3. Neither the name of the copyright holder nor the names of its contributors
  23:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****        may be used to endorse or promote products derived from this software without
  24:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****        specific prior written permission.
  25:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** 
  26:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  27:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
  28:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
  29:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
  30:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc97f9V5.s 			page 2


  31:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
  32:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
  33:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  34:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
  35:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** OF SUCH DAMAGE.
  36:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** */
  37:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** 
  38:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** #include "gd32f4xx_tli.h"
  39:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** 
  40:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** #define TLI_DEFAULT_VALUE   0x00000000U
  41:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** #define TLI_OPAQUE_VALUE    0x000000FFU
  42:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** 
  43:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** /*!
  44:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     \brief    deinitialize TLI registers
  45:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     \param[in]  none
  46:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     \param[out] none
  47:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     \retval     none
  48:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** */
  49:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** void tli_deinit(void)
  50:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** {
  29              		.loc 1 50 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 08B5     		push	{r3, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 3, -8
  37              		.cfi_offset 14, -4
  51:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     rcu_periph_reset_enable(RCU_TLIRST);
  38              		.loc 1 51 5 view .LVU1
  39 0002 40F61A10 		movw	r0, #2330
  40 0006 FFF7FEFF 		bl	rcu_periph_reset_enable
  41              	.LVL0:
  52:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     rcu_periph_reset_disable(RCU_TLIRST);
  42              		.loc 1 52 5 view .LVU2
  43 000a 40F61A10 		movw	r0, #2330
  44 000e FFF7FEFF 		bl	rcu_periph_reset_disable
  45              	.LVL1:
  53:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** }
  46              		.loc 1 53 1 is_stmt 0 view .LVU3
  47 0012 08BD     		pop	{r3, pc}
  48              		.cfi_endproc
  49              	.LFE116:
  51              		.section	.text.tli_struct_para_init,"ax",%progbits
  52              		.align	1
  53              		.global	tli_struct_para_init
  54              		.syntax unified
  55              		.thumb
  56              		.thumb_func
  58              	tli_struct_para_init:
  59              	.LVL2:
  60              	.LFB117:
  54:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** 
  55:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** /*!
  56:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     \brief    initialize the parameters of TLI parameter structure with the default values, it is s
  57:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****                 that call this function after a tli_parameter_struct structure is defined
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc97f9V5.s 			page 3


  58:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     \param[in]  none
  59:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     \param[out] tli_struct: the data needed to initialize TLI
  60:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****                   synpsz_vpsz: size of the vertical synchronous pulse
  61:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****                   synpsz_hpsz: size of the horizontal synchronous pulse
  62:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****                   backpsz_vbpsz: size of the vertical back porch plus synchronous pulse
  63:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****                   backpsz_hbpsz: size of the horizontal back porch plus synchronous pulse
  64:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****                   activesz_vasz: size of the vertical active area width plus back porch and synchro
  65:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****                   activesz_hasz: size of the horizontal active area width plus back porch and synch
  66:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****                   totalsz_vtsz: vertical total size of the display, including active area, back por
  67:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****                   totalsz_htsz: vorizontal total size of the display, including active area, back p
  68:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****                   backcolor_red: background value red
  69:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****                   backcolor_green: background value green
  70:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****                   backcolor_blue: background value blue
  71:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****                   signalpolarity_hs: TLI_HSYN_ACTLIVE_LOW,TLI_HSYN_ACTLIVE_HIGHT
  72:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****                   signalpolarity_vs: TLI_VSYN_ACTLIVE_LOW,TLI_VSYN_ACTLIVE_HIGHT
  73:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****                   signalpolarity_de: TLI_DE_ACTLIVE_LOW,TLI_DE_ACTLIVE_HIGHT
  74:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****                   signalpolarity_pixelck: TLI_PIXEL_CLOCK_TLI,TLI_PIXEL_CLOCK_INVERTEDTLI
  75:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     \retval     none
  76:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** */
  77:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** void tli_struct_para_init(tli_parameter_struct *tli_struct)
  78:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** {
  61              		.loc 1 78 1 is_stmt 1 view -0
  62              		.cfi_startproc
  63              		@ args = 0, pretend = 0, frame = 0
  64              		@ frame_needed = 0, uses_anonymous_args = 0
  65              		@ link register save eliminated.
  79:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     /* initialize the struct parameters with default values */
  80:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     tli_struct->synpsz_vpsz = TLI_DEFAULT_VALUE;
  66              		.loc 1 80 5 view .LVU5
  67              		.loc 1 80 29 is_stmt 0 view .LVU6
  68 0000 0023     		movs	r3, #0
  69 0002 0380     		strh	r3, [r0]	@ movhi
  81:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     tli_struct->synpsz_hpsz = TLI_DEFAULT_VALUE;
  70              		.loc 1 81 5 is_stmt 1 view .LVU7
  71              		.loc 1 81 29 is_stmt 0 view .LVU8
  72 0004 4380     		strh	r3, [r0, #2]	@ movhi
  82:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     tli_struct->backpsz_vbpsz = TLI_DEFAULT_VALUE;
  73              		.loc 1 82 5 is_stmt 1 view .LVU9
  74              		.loc 1 82 31 is_stmt 0 view .LVU10
  75 0006 8380     		strh	r3, [r0, #4]	@ movhi
  83:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     tli_struct->backpsz_hbpsz = TLI_DEFAULT_VALUE;
  76              		.loc 1 83 5 is_stmt 1 view .LVU11
  77              		.loc 1 83 31 is_stmt 0 view .LVU12
  78 0008 C380     		strh	r3, [r0, #6]	@ movhi
  84:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     tli_struct->activesz_vasz = TLI_DEFAULT_VALUE;
  79              		.loc 1 84 5 is_stmt 1 view .LVU13
  80              		.loc 1 84 31 is_stmt 0 view .LVU14
  81 000a 8360     		str	r3, [r0, #8]
  85:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     tli_struct->activesz_hasz = TLI_DEFAULT_VALUE;
  82              		.loc 1 85 5 is_stmt 1 view .LVU15
  83              		.loc 1 85 31 is_stmt 0 view .LVU16
  84 000c C360     		str	r3, [r0, #12]
  86:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     tli_struct->totalsz_vtsz = TLI_DEFAULT_VALUE;
  85              		.loc 1 86 5 is_stmt 1 view .LVU17
  86              		.loc 1 86 30 is_stmt 0 view .LVU18
  87 000e 0361     		str	r3, [r0, #16]
  87:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     tli_struct->totalsz_htsz = TLI_DEFAULT_VALUE;
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc97f9V5.s 			page 4


  88              		.loc 1 87 5 is_stmt 1 view .LVU19
  89              		.loc 1 87 30 is_stmt 0 view .LVU20
  90 0010 4361     		str	r3, [r0, #20]
  88:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     tli_struct->backcolor_red = TLI_DEFAULT_VALUE;
  91              		.loc 1 88 5 is_stmt 1 view .LVU21
  92              		.loc 1 88 31 is_stmt 0 view .LVU22
  93 0012 8361     		str	r3, [r0, #24]
  89:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     tli_struct->backcolor_green = TLI_DEFAULT_VALUE;
  94              		.loc 1 89 5 is_stmt 1 view .LVU23
  95              		.loc 1 89 33 is_stmt 0 view .LVU24
  96 0014 C361     		str	r3, [r0, #28]
  90:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     tli_struct->backcolor_blue = TLI_DEFAULT_VALUE;
  97              		.loc 1 90 5 is_stmt 1 view .LVU25
  98              		.loc 1 90 32 is_stmt 0 view .LVU26
  99 0016 0362     		str	r3, [r0, #32]
  91:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     tli_struct->signalpolarity_hs = TLI_HSYN_ACTLIVE_LOW;
 100              		.loc 1 91 5 is_stmt 1 view .LVU27
 101              		.loc 1 91 35 is_stmt 0 view .LVU28
 102 0018 4362     		str	r3, [r0, #36]
  92:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     tli_struct->signalpolarity_vs = TLI_VSYN_ACTLIVE_LOW;
 103              		.loc 1 92 5 is_stmt 1 view .LVU29
 104              		.loc 1 92 35 is_stmt 0 view .LVU30
 105 001a 8362     		str	r3, [r0, #40]
  93:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     tli_struct->signalpolarity_de = TLI_DE_ACTLIVE_LOW;
 106              		.loc 1 93 5 is_stmt 1 view .LVU31
 107              		.loc 1 93 35 is_stmt 0 view .LVU32
 108 001c C362     		str	r3, [r0, #44]
  94:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     tli_struct->signalpolarity_pixelck = TLI_PIXEL_CLOCK_TLI;
 109              		.loc 1 94 5 is_stmt 1 view .LVU33
 110              		.loc 1 94 40 is_stmt 0 view .LVU34
 111 001e 0363     		str	r3, [r0, #48]
  95:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** }
 112              		.loc 1 95 1 view .LVU35
 113 0020 7047     		bx	lr
 114              		.cfi_endproc
 115              	.LFE117:
 117              		.section	.text.tli_init,"ax",%progbits
 118              		.align	1
 119              		.global	tli_init
 120              		.syntax unified
 121              		.thumb
 122              		.thumb_func
 124              	tli_init:
 125              	.LVL3:
 126              	.LFB118:
  96:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** 
  97:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** /*!
  98:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     \brief    initialize TLI display timing parameters
  99:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     \param[in]  tli_struct: the data needed to initialize TLI
 100:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****                   synpsz_vpsz: size of the vertical synchronous pulse
 101:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****                   synpsz_hpsz: size of the horizontal synchronous pulse
 102:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****                   backpsz_vbpsz: size of the vertical back porch plus synchronous pulse
 103:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****                   backpsz_hbpsz: size of the horizontal back porch plus synchronous pulse
 104:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****                   activesz_vasz: size of the vertical active area width plus back porch and synchro
 105:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****                   activesz_hasz: size of the horizontal active area width plus back porch and synch
 106:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****                   totalsz_vtsz: vertical total size of the display, including active area, back por
 107:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****                   totalsz_htsz: vorizontal total size of the display, including active area, back p
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc97f9V5.s 			page 5


 108:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****                   backcolor_red: background value red
 109:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****                   backcolor_green: background value green
 110:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****                   backcolor_blue: background value blue
 111:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****                   signalpolarity_hs: TLI_HSYN_ACTLIVE_LOW,TLI_HSYN_ACTLIVE_HIGHT
 112:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****                   signalpolarity_vs: TLI_VSYN_ACTLIVE_LOW,TLI_VSYN_ACTLIVE_HIGHT
 113:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****                   signalpolarity_de: TLI_DE_ACTLIVE_LOW,TLI_DE_ACTLIVE_HIGHT
 114:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****                   signalpolarity_pixelck: TLI_PIXEL_CLOCK_TLI,TLI_PIXEL_CLOCK_INVERTEDTLI
 115:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     \param[out] none
 116:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     \retval     none
 117:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** */
 118:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** void tli_init(tli_parameter_struct *tli_struct)
 119:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** {
 127              		.loc 1 119 1 is_stmt 1 view -0
 128              		.cfi_startproc
 129              		@ args = 0, pretend = 0, frame = 0
 130              		@ frame_needed = 0, uses_anonymous_args = 0
 131              		@ link register save eliminated.
 132              		.loc 1 119 1 is_stmt 0 view .LVU37
 133 0000 10B4     		push	{r4}
 134              	.LCFI1:
 135              		.cfi_def_cfa_offset 4
 136              		.cfi_offset 4, -4
 120:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     /* synchronous pulse size configuration */
 121:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     TLI_SPSZ &= ~(TLI_SPSZ_VPSZ | TLI_SPSZ_HPSZ);
 137              		.loc 1 121 5 is_stmt 1 view .LVU38
 138 0002 2A4B     		ldr	r3, .L6
 139 0004 D3F80828 		ldr	r2, [r3, #2056]
 140              		.loc 1 121 14 is_stmt 0 view .LVU39
 141 0008 02F0F022 		and	r2, r2, #-268374016
 142 000c C3F80828 		str	r2, [r3, #2056]
 122:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     TLI_SPSZ = (uint32_t)((uint32_t)tli_struct->synpsz_vpsz | ((uint32_t)tli_struct->synpsz_hpsz <<
 143              		.loc 1 122 5 is_stmt 1 view .LVU40
 144              		.loc 1 122 47 is_stmt 0 view .LVU41
 145 0010 0288     		ldrh	r2, [r0]
 146              		.loc 1 122 84 view .LVU42
 147 0012 4188     		ldrh	r1, [r0, #2]
 148              		.loc 1 122 16 view .LVU43
 149 0014 42EA0142 		orr	r2, r2, r1, lsl #16
 150              		.loc 1 122 14 view .LVU44
 151 0018 C3F80828 		str	r2, [r3, #2056]
 123:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     /* back-porch size configuration */
 124:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     TLI_BPSZ &= ~(TLI_BPSZ_VBPSZ | TLI_BPSZ_HBPSZ);
 152              		.loc 1 124 5 is_stmt 1 view .LVU45
 153 001c D3F80C28 		ldr	r2, [r3, #2060]
 154              		.loc 1 124 14 is_stmt 0 view .LVU46
 155 0020 02F0F022 		and	r2, r2, #-268374016
 156 0024 C3F80C28 		str	r2, [r3, #2060]
 125:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     TLI_BPSZ = (uint32_t)((uint32_t)tli_struct->backpsz_vbpsz | ((uint32_t)tli_struct->backpsz_hbps
 157              		.loc 1 125 5 is_stmt 1 view .LVU47
 158              		.loc 1 125 47 is_stmt 0 view .LVU48
 159 0028 8288     		ldrh	r2, [r0, #4]
 160              		.loc 1 125 86 view .LVU49
 161 002a C188     		ldrh	r1, [r0, #6]
 162              		.loc 1 125 16 view .LVU50
 163 002c 42EA0142 		orr	r2, r2, r1, lsl #16
 164              		.loc 1 125 14 view .LVU51
 165 0030 C3F80C28 		str	r2, [r3, #2060]
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc97f9V5.s 			page 6


 126:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     /* active size configuration */
 127:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     TLI_ASZ &= ~(TLI_ASZ_VASZ | TLI_ASZ_HASZ);
 166              		.loc 1 127 5 is_stmt 1 view .LVU52
 167 0034 D3F81028 		ldr	r2, [r3, #2064]
 168              		.loc 1 127 13 is_stmt 0 view .LVU53
 169 0038 02F0F022 		and	r2, r2, #-268374016
 170 003c C3F81028 		str	r2, [r3, #2064]
 128:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     TLI_ASZ = (tli_struct->activesz_vasz | (tli_struct->activesz_hasz << 16U));
 171              		.loc 1 128 5 is_stmt 1 view .LVU54
 172              		.loc 1 128 26 is_stmt 0 view .LVU55
 173 0040 8268     		ldr	r2, [r0, #8]
 174              		.loc 1 128 55 view .LVU56
 175 0042 C168     		ldr	r1, [r0, #12]
 176              		.loc 1 128 42 view .LVU57
 177 0044 42EA0142 		orr	r2, r2, r1, lsl #16
 178              		.loc 1 128 13 view .LVU58
 179 0048 C3F81028 		str	r2, [r3, #2064]
 129:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     /* total size configuration */
 130:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     TLI_TSZ &= ~(TLI_TSZ_VTSZ | TLI_TSZ_HTSZ);
 180              		.loc 1 130 5 is_stmt 1 view .LVU59
 181 004c D3F81428 		ldr	r2, [r3, #2068]
 182              		.loc 1 130 13 is_stmt 0 view .LVU60
 183 0050 02F0F022 		and	r2, r2, #-268374016
 184 0054 C3F81428 		str	r2, [r3, #2068]
 131:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     TLI_TSZ = (tli_struct->totalsz_vtsz | (tli_struct->totalsz_htsz << 16U));
 185              		.loc 1 131 5 is_stmt 1 view .LVU61
 186              		.loc 1 131 26 is_stmt 0 view .LVU62
 187 0058 0269     		ldr	r2, [r0, #16]
 188              		.loc 1 131 54 view .LVU63
 189 005a 4169     		ldr	r1, [r0, #20]
 190              		.loc 1 131 41 view .LVU64
 191 005c 42EA0142 		orr	r2, r2, r1, lsl #16
 192              		.loc 1 131 13 view .LVU65
 193 0060 C3F81428 		str	r2, [r3, #2068]
 132:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     /* background color configuration */
 133:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     TLI_BGC &= ~(TLI_BGC_BVB | (TLI_BGC_BVG) | (TLI_BGC_BVR));
 194              		.loc 1 133 5 is_stmt 1 view .LVU66
 195 0064 D3F82C28 		ldr	r2, [r3, #2092]
 196              		.loc 1 133 13 is_stmt 0 view .LVU67
 197 0068 02F07F42 		and	r2, r2, #-16777216
 198 006c C3F82C28 		str	r2, [r3, #2092]
 134:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     TLI_BGC = (tli_struct->backcolor_blue | (tli_struct->backcolor_green << 8U) | (tli_struct->back
 199              		.loc 1 134 5 is_stmt 1 view .LVU68
 200              		.loc 1 134 26 is_stmt 0 view .LVU69
 201 0070 026A     		ldr	r2, [r0, #32]
 202              		.loc 1 134 56 view .LVU70
 203 0072 C169     		ldr	r1, [r0, #28]
 204              		.loc 1 134 43 view .LVU71
 205 0074 42EA0122 		orr	r2, r2, r1, lsl #8
 206              		.loc 1 134 94 view .LVU72
 207 0078 8169     		ldr	r1, [r0, #24]
 208              		.loc 1 134 81 view .LVU73
 209 007a 42EA0142 		orr	r2, r2, r1, lsl #16
 210              		.loc 1 134 13 view .LVU74
 211 007e C3F82C28 		str	r2, [r3, #2092]
 135:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     TLI_CTL &= ~(TLI_CTL_HPPS | TLI_CTL_VPPS | TLI_CTL_DEPS | TLI_CTL_CLKPS);
 212              		.loc 1 135 5 is_stmt 1 view .LVU75
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc97f9V5.s 			page 7


 213 0082 D3F81828 		ldr	r2, [r3, #2072]
 214              		.loc 1 135 13 is_stmt 0 view .LVU76
 215 0086 22F07042 		bic	r2, r2, #-268435456
 216 008a C3F81828 		str	r2, [r3, #2072]
 136:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     TLI_CTL |= (tli_struct->signalpolarity_hs | tli_struct->signalpolarity_vs | \
 217              		.loc 1 136 5 is_stmt 1 view .LVU77
 218 008e D3F81818 		ldr	r1, [r3, #2072]
 219              		.loc 1 136 27 is_stmt 0 view .LVU78
 220 0092 426A     		ldr	r2, [r0, #36]
 221              		.loc 1 136 47 view .LVU79
 222 0094 846A     		ldr	r4, [r0, #40]
 223 0096 2243     		orrs	r2, r2, r4
 224              		.loc 1 136 79 view .LVU80
 225 0098 C46A     		ldr	r4, [r0, #44]
 226 009a 2243     		orrs	r2, r2, r4
 137:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****                 tli_struct->signalpolarity_de | tli_struct->signalpolarity_pixelck);
 227              		.loc 1 137 59 view .LVU81
 228 009c 006B     		ldr	r0, [r0, #48]
 229              	.LVL4:
 230              		.loc 1 137 47 view .LVU82
 231 009e 0243     		orrs	r2, r2, r0
 136:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     TLI_CTL |= (tli_struct->signalpolarity_hs | tli_struct->signalpolarity_vs | \
 232              		.loc 1 136 13 view .LVU83
 233 00a0 0A43     		orrs	r2, r2, r1
 234 00a2 C3F81828 		str	r2, [r3, #2072]
 138:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** 
 139:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** }
 235              		.loc 1 139 1 view .LVU84
 236 00a6 5DF8044B 		ldr	r4, [sp], #4
 237              	.LCFI2:
 238              		.cfi_restore 4
 239              		.cfi_def_cfa_offset 0
 240 00aa 7047     		bx	lr
 241              	.L7:
 242              		.align	2
 243              	.L6:
 244 00ac 00600140 		.word	1073831936
 245              		.cfi_endproc
 246              	.LFE118:
 248              		.section	.text.tli_dither_config,"ax",%progbits
 249              		.align	1
 250              		.global	tli_dither_config
 251              		.syntax unified
 252              		.thumb
 253              		.thumb_func
 255              	tli_dither_config:
 256              	.LVL5:
 257              	.LFB119:
 140:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** 
 141:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** /*!
 142:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     \brief    configure TLI dither function
 143:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     \param[in]  dither_stat
 144:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****                 only one parameter can be selected which is shown as below:
 145:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****       \arg        TLI_DITHER_ENABLE
 146:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****       \arg        TLI_DITHER_DISABLE
 147:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     \param[out] none
 148:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     \retval     none
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc97f9V5.s 			page 8


 149:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** */
 150:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** void tli_dither_config(uint8_t dither_stat)
 151:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** {
 258              		.loc 1 151 1 is_stmt 1 view -0
 259              		.cfi_startproc
 260              		@ args = 0, pretend = 0, frame = 0
 261              		@ frame_needed = 0, uses_anonymous_args = 0
 262              		@ link register save eliminated.
 152:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     if(TLI_DITHER_ENABLE == dither_stat) {
 263              		.loc 1 152 5 view .LVU86
 264              		.loc 1 152 7 is_stmt 0 view .LVU87
 265 0000 0128     		cmp	r0, #1
 266 0002 07D0     		beq	.L11
 153:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****         TLI_CTL |= TLI_CTL_DFEN;
 154:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     } else {
 155:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****         TLI_CTL &= ~(TLI_CTL_DFEN);
 267              		.loc 1 155 9 is_stmt 1 view .LVU88
 268 0004 074A     		ldr	r2, .L12
 269 0006 D2F81838 		ldr	r3, [r2, #2072]
 270              		.loc 1 155 17 is_stmt 0 view .LVU89
 271 000a 23F48033 		bic	r3, r3, #65536
 272 000e C2F81838 		str	r3, [r2, #2072]
 156:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     }
 157:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** }
 273              		.loc 1 157 1 view .LVU90
 274 0012 7047     		bx	lr
 275              	.L11:
 153:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****         TLI_CTL |= TLI_CTL_DFEN;
 276              		.loc 1 153 9 is_stmt 1 view .LVU91
 277 0014 034A     		ldr	r2, .L12
 278 0016 D2F81838 		ldr	r3, [r2, #2072]
 153:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****         TLI_CTL |= TLI_CTL_DFEN;
 279              		.loc 1 153 17 is_stmt 0 view .LVU92
 280 001a 43F48033 		orr	r3, r3, #65536
 281 001e C2F81838 		str	r3, [r2, #2072]
 282 0022 7047     		bx	lr
 283              	.L13:
 284              		.align	2
 285              	.L12:
 286 0024 00600140 		.word	1073831936
 287              		.cfi_endproc
 288              	.LFE119:
 290              		.section	.text.tli_enable,"ax",%progbits
 291              		.align	1
 292              		.global	tli_enable
 293              		.syntax unified
 294              		.thumb
 295              		.thumb_func
 297              	tli_enable:
 298              	.LFB120:
 158:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** 
 159:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** /*!
 160:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     \brief    enable TLI
 161:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     \param[in]  none
 162:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     \param[out] none
 163:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     \retval     none
 164:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** */
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc97f9V5.s 			page 9


 165:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** void tli_enable(void)
 166:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** {
 299              		.loc 1 166 1 is_stmt 1 view -0
 300              		.cfi_startproc
 301              		@ args = 0, pretend = 0, frame = 0
 302              		@ frame_needed = 0, uses_anonymous_args = 0
 303              		@ link register save eliminated.
 167:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     TLI_CTL |= TLI_CTL_TLIEN;
 304              		.loc 1 167 5 view .LVU94
 305 0000 034A     		ldr	r2, .L15
 306 0002 D2F81838 		ldr	r3, [r2, #2072]
 307              		.loc 1 167 13 is_stmt 0 view .LVU95
 308 0006 43F00103 		orr	r3, r3, #1
 309 000a C2F81838 		str	r3, [r2, #2072]
 168:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** }
 310              		.loc 1 168 1 view .LVU96
 311 000e 7047     		bx	lr
 312              	.L16:
 313              		.align	2
 314              	.L15:
 315 0010 00600140 		.word	1073831936
 316              		.cfi_endproc
 317              	.LFE120:
 319              		.section	.text.tli_disable,"ax",%progbits
 320              		.align	1
 321              		.global	tli_disable
 322              		.syntax unified
 323              		.thumb
 324              		.thumb_func
 326              	tli_disable:
 327              	.LFB121:
 169:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** 
 170:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** /*!
 171:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     \brief    disable TLI
 172:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     \param[in]  none
 173:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     \param[out] none
 174:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     \retval     none
 175:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** */
 176:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** void tli_disable(void)
 177:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** {
 328              		.loc 1 177 1 is_stmt 1 view -0
 329              		.cfi_startproc
 330              		@ args = 0, pretend = 0, frame = 0
 331              		@ frame_needed = 0, uses_anonymous_args = 0
 332              		@ link register save eliminated.
 178:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     TLI_CTL &= ~(TLI_CTL_TLIEN);
 333              		.loc 1 178 5 view .LVU98
 334 0000 034A     		ldr	r2, .L18
 335 0002 D2F81838 		ldr	r3, [r2, #2072]
 336              		.loc 1 178 13 is_stmt 0 view .LVU99
 337 0006 23F00103 		bic	r3, r3, #1
 338 000a C2F81838 		str	r3, [r2, #2072]
 179:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** }
 339              		.loc 1 179 1 view .LVU100
 340 000e 7047     		bx	lr
 341              	.L19:
 342              		.align	2
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc97f9V5.s 			page 10


 343              	.L18:
 344 0010 00600140 		.word	1073831936
 345              		.cfi_endproc
 346              	.LFE121:
 348              		.section	.text.tli_reload_config,"ax",%progbits
 349              		.align	1
 350              		.global	tli_reload_config
 351              		.syntax unified
 352              		.thumb
 353              		.thumb_func
 355              	tli_reload_config:
 356              	.LVL6:
 357              	.LFB122:
 180:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** 
 181:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** /*!
 182:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     \brief    configure TLI reload mode
 183:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     \param[in]  reload_mod
 184:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****                 only one parameter can be selected which is shown as below:
 185:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****       \arg        TLI_FRAME_BLANK_RELOAD_EN
 186:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****       \arg        TLI_REQUEST_RELOAD_EN
 187:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     \param[out] none
 188:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     \retval     none
 189:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** */
 190:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** void tli_reload_config(uint8_t reload_mod)
 191:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** {
 358              		.loc 1 191 1 is_stmt 1 view -0
 359              		.cfi_startproc
 360              		@ args = 0, pretend = 0, frame = 0
 361              		@ frame_needed = 0, uses_anonymous_args = 0
 362              		@ link register save eliminated.
 192:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     if(TLI_FRAME_BLANK_RELOAD_EN == reload_mod) {
 363              		.loc 1 192 5 view .LVU102
 364              		.loc 1 192 7 is_stmt 0 view .LVU103
 365 0000 38B9     		cbnz	r0, .L21
 193:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****         /* the layer configuration will be reloaded at frame blank */
 194:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****         TLI_RL |= TLI_RL_FBR;
 366              		.loc 1 194 9 is_stmt 1 view .LVU104
 367 0002 084A     		ldr	r2, .L23
 368 0004 D2F82438 		ldr	r3, [r2, #2084]
 369              		.loc 1 194 16 is_stmt 0 view .LVU105
 370 0008 43F00203 		orr	r3, r3, #2
 371 000c C2F82438 		str	r3, [r2, #2084]
 372 0010 7047     		bx	lr
 373              	.L21:
 195:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     } else {
 196:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****         /* the layer configuration will be reloaded after this bit sets */
 197:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****         TLI_RL |= TLI_RL_RQR;
 374              		.loc 1 197 9 is_stmt 1 view .LVU106
 375 0012 044A     		ldr	r2, .L23
 376 0014 D2F82438 		ldr	r3, [r2, #2084]
 377              		.loc 1 197 16 is_stmt 0 view .LVU107
 378 0018 43F00103 		orr	r3, r3, #1
 379 001c C2F82438 		str	r3, [r2, #2084]
 198:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     }
 199:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** }
 380              		.loc 1 199 1 view .LVU108
 381 0020 7047     		bx	lr
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc97f9V5.s 			page 11


 382              	.L24:
 383 0022 00BF     		.align	2
 384              	.L23:
 385 0024 00600140 		.word	1073831936
 386              		.cfi_endproc
 387              	.LFE122:
 389              		.section	.text.tli_layer_struct_para_init,"ax",%progbits
 390              		.align	1
 391              		.global	tli_layer_struct_para_init
 392              		.syntax unified
 393              		.thumb
 394              		.thumb_func
 396              	tli_layer_struct_para_init:
 397              	.LVL7:
 398              	.LFB123:
 200:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** 
 201:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** /*!
 202:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     \brief    initialize the parameters of TLI layer structure with the default values, it is sugge
 203:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****                 that call this function after a tli_layer_parameter_struct structure is defined
 204:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     \param[in]  none
 205:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     \param[out] layer_struct: TLI Layer parameter struct
 206:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****                   layer_window_rightpos: window right position
 207:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****                   layer_window_leftpos: window left position
 208:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****                   layer_window_bottompos: window bottom position
 209:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****                   layer_window_toppos: window top position
 210:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****                   layer_ppf: LAYER_PPF_ARGB8888,LAYER_PPF_RGB888,LAYER_PPF_RGB565,
 211:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****                                  LAYER_PPF_ARG1555,LAYER_PPF_ARGB4444,LAYER_PPF_L8,
 212:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****                                  LAYER_PPF_AL44,LAYER_PPF_AL88
 213:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****                   layer_sa: specified alpha
 214:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****                   layer_default_alpha: the default color alpha
 215:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****                   layer_default_red: the default color red
 216:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****                   layer_default_green: the default color green
 217:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****                   layer_default_blue: the default color blue
 218:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****                   layer_acf1: LAYER_ACF1_SA,LAYER_ACF1_PASA
 219:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****                   layer_acf2: LAYER_ACF2_SA,LAYER_ACF2_PASA
 220:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****                   layer_frame_bufaddr: frame buffer base address
 221:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****                   layer_frame_buf_stride_offset: frame buffer stride offset
 222:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****                   layer_frame_line_length: frame line length
 223:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****                   layer_frame_total_line_number: frame total line number
 224:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     \retval     none
 225:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** */
 226:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** void tli_layer_struct_para_init(tli_layer_parameter_struct *layer_struct)
 227:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** {
 399              		.loc 1 227 1 is_stmt 1 view -0
 400              		.cfi_startproc
 401              		@ args = 0, pretend = 0, frame = 0
 402              		@ frame_needed = 0, uses_anonymous_args = 0
 403              		@ link register save eliminated.
 228:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     /* initialize the struct parameters with default values */
 229:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     layer_struct->layer_window_rightpos = TLI_DEFAULT_VALUE;
 404              		.loc 1 229 5 view .LVU110
 405              		.loc 1 229 41 is_stmt 0 view .LVU111
 406 0000 0023     		movs	r3, #0
 407 0002 0380     		strh	r3, [r0]	@ movhi
 230:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     layer_struct->layer_window_leftpos = TLI_DEFAULT_VALUE;
 408              		.loc 1 230 5 is_stmt 1 view .LVU112
 409              		.loc 1 230 40 is_stmt 0 view .LVU113
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc97f9V5.s 			page 12


 410 0004 4380     		strh	r3, [r0, #2]	@ movhi
 231:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     layer_struct->layer_window_bottompos = TLI_DEFAULT_VALUE;
 411              		.loc 1 231 5 is_stmt 1 view .LVU114
 412              		.loc 1 231 42 is_stmt 0 view .LVU115
 413 0006 8380     		strh	r3, [r0, #4]	@ movhi
 232:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     layer_struct->layer_window_toppos = TLI_DEFAULT_VALUE;
 414              		.loc 1 232 5 is_stmt 1 view .LVU116
 415              		.loc 1 232 39 is_stmt 0 view .LVU117
 416 0008 C380     		strh	r3, [r0, #6]	@ movhi
 233:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     layer_struct->layer_ppf = LAYER_PPF_ARGB8888;
 417              		.loc 1 233 5 is_stmt 1 view .LVU118
 418              		.loc 1 233 29 is_stmt 0 view .LVU119
 419 000a 8360     		str	r3, [r0, #8]
 234:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     layer_struct->layer_sa = TLI_OPAQUE_VALUE;
 420              		.loc 1 234 5 is_stmt 1 view .LVU120
 421              		.loc 1 234 28 is_stmt 0 view .LVU121
 422 000c FF22     		movs	r2, #255
 423 000e 0273     		strb	r2, [r0, #12]
 235:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     layer_struct->layer_default_alpha = TLI_DEFAULT_VALUE;
 424              		.loc 1 235 5 is_stmt 1 view .LVU122
 425              		.loc 1 235 39 is_stmt 0 view .LVU123
 426 0010 4373     		strb	r3, [r0, #13]
 236:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     layer_struct->layer_default_red = TLI_DEFAULT_VALUE;
 427              		.loc 1 236 5 is_stmt 1 view .LVU124
 428              		.loc 1 236 37 is_stmt 0 view .LVU125
 429 0012 8373     		strb	r3, [r0, #14]
 237:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     layer_struct->layer_default_green = TLI_DEFAULT_VALUE;
 430              		.loc 1 237 5 is_stmt 1 view .LVU126
 431              		.loc 1 237 39 is_stmt 0 view .LVU127
 432 0014 C373     		strb	r3, [r0, #15]
 238:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     layer_struct->layer_default_blue = TLI_DEFAULT_VALUE;
 433              		.loc 1 238 5 is_stmt 1 view .LVU128
 434              		.loc 1 238 38 is_stmt 0 view .LVU129
 435 0016 0374     		strb	r3, [r0, #16]
 239:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     layer_struct->layer_acf1 = LAYER_ACF1_PASA;
 436              		.loc 1 239 5 is_stmt 1 view .LVU130
 437              		.loc 1 239 30 is_stmt 0 view .LVU131
 438 0018 4FF4C062 		mov	r2, #1536
 439 001c 4261     		str	r2, [r0, #20]
 240:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     layer_struct->layer_acf2 = LAYER_ACF2_PASA;
 440              		.loc 1 240 5 is_stmt 1 view .LVU132
 441              		.loc 1 240 30 is_stmt 0 view .LVU133
 442 001e 0722     		movs	r2, #7
 443 0020 8261     		str	r2, [r0, #24]
 241:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     layer_struct->layer_frame_bufaddr = TLI_DEFAULT_VALUE;
 444              		.loc 1 241 5 is_stmt 1 view .LVU134
 445              		.loc 1 241 39 is_stmt 0 view .LVU135
 446 0022 C361     		str	r3, [r0, #28]
 242:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     layer_struct->layer_frame_buf_stride_offset = TLI_DEFAULT_VALUE;
 447              		.loc 1 242 5 is_stmt 1 view .LVU136
 448              		.loc 1 242 49 is_stmt 0 view .LVU137
 449 0024 0384     		strh	r3, [r0, #32]	@ movhi
 243:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     layer_struct->layer_frame_line_length = TLI_DEFAULT_VALUE;
 450              		.loc 1 243 5 is_stmt 1 view .LVU138
 451              		.loc 1 243 43 is_stmt 0 view .LVU139
 452 0026 4384     		strh	r3, [r0, #34]	@ movhi
 244:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     layer_struct->layer_frame_total_line_number = TLI_DEFAULT_VALUE;
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc97f9V5.s 			page 13


 453              		.loc 1 244 5 is_stmt 1 view .LVU140
 454              		.loc 1 244 49 is_stmt 0 view .LVU141
 455 0028 8384     		strh	r3, [r0, #36]	@ movhi
 245:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** }
 456              		.loc 1 245 1 view .LVU142
 457 002a 7047     		bx	lr
 458              		.cfi_endproc
 459              	.LFE123:
 461              		.section	.text.tli_layer_init,"ax",%progbits
 462              		.align	1
 463              		.global	tli_layer_init
 464              		.syntax unified
 465              		.thumb
 466              		.thumb_func
 468              	tli_layer_init:
 469              	.LVL8:
 470              	.LFB124:
 246:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** 
 247:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** /*!
 248:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     \brief    initialize TLI layer
 249:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     \param[in]  layerx: LAYERx(x=0,1)
 250:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     \param[in]  layer_struct: TLI Layer parameter struct
 251:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****                   layer_window_rightpos: window right position
 252:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****                   layer_window_leftpos: window left position
 253:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****                   layer_window_bottompos: window bottom position
 254:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****                   layer_window_toppos: window top position
 255:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****                   layer_ppf: LAYER_PPF_ARGB8888,LAYER_PPF_RGB888,LAYER_PPF_RGB565,
 256:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****                                  LAYER_PPF_ARG1555,LAYER_PPF_ARGB4444,LAYER_PPF_L8,
 257:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****                                  LAYER_PPF_AL44,LAYER_PPF_AL88
 258:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****                   layer_sa: specified alpha
 259:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****                   layer_default_alpha: the default color alpha
 260:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****                   layer_default_red: the default color red
 261:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****                   layer_default_green: the default color green
 262:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****                   layer_default_blue: the default color blue
 263:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****                   layer_acf1: LAYER_ACF1_SA,LAYER_ACF1_PASA
 264:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****                   layer_acf2: LAYER_ACF2_SA,LAYER_ACF2_PASA
 265:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****                   layer_frame_bufaddr: frame buffer base address
 266:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****                   layer_frame_buf_stride_offset: frame buffer stride offset
 267:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****                   layer_frame_line_length: frame line length
 268:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****                   layer_frame_total_line_number: frame total line number
 269:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     \param[out] none
 270:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     \retval     none
 271:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** */
 272:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** void tli_layer_init(uint32_t layerx, tli_layer_parameter_struct *layer_struct)
 273:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** {
 471              		.loc 1 273 1 is_stmt 1 view -0
 472              		.cfi_startproc
 473              		@ args = 0, pretend = 0, frame = 0
 474              		@ frame_needed = 0, uses_anonymous_args = 0
 475              		@ link register save eliminated.
 476              		.loc 1 273 1 is_stmt 0 view .LVU144
 477 0000 10B4     		push	{r4}
 478              	.LCFI3:
 479              		.cfi_def_cfa_offset 4
 480              		.cfi_offset 4, -4
 274:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     /* configure layer window horizontal position */
 275:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     TLI_LxHPOS(layerx) &= ~(TLI_LxHPOS_WLP | (TLI_LxHPOS_WRP));
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc97f9V5.s 			page 14


 481              		.loc 1 275 5 is_stmt 1 view .LVU145
 482 0002 D0F88830 		ldr	r3, [r0, #136]
 483              		.loc 1 275 24 is_stmt 0 view .LVU146
 484 0006 03F0F023 		and	r3, r3, #-268374016
 485 000a C0F88830 		str	r3, [r0, #136]
 276:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     TLI_LxHPOS(layerx) = (uint32_t)((uint32_t)layer_struct->layer_window_leftpos | ((uint32_t)layer
 486              		.loc 1 276 5 is_stmt 1 view .LVU147
 487              		.loc 1 276 59 is_stmt 0 view .LVU148
 488 000e 4B88     		ldrh	r3, [r1, #2]
 489              		.loc 1 276 107 view .LVU149
 490 0010 0A88     		ldrh	r2, [r1]
 491              		.loc 1 276 26 view .LVU150
 492 0012 43EA0243 		orr	r3, r3, r2, lsl #16
 493              		.loc 1 276 24 view .LVU151
 494 0016 C0F88830 		str	r3, [r0, #136]
 277:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     /* configure layer window vertical position */
 278:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     TLI_LxVPOS(layerx) &= ~(TLI_LxVPOS_WTP | (TLI_LxVPOS_WBP));
 495              		.loc 1 278 5 is_stmt 1 view .LVU152
 496 001a D0F88C30 		ldr	r3, [r0, #140]
 497              		.loc 1 278 24 is_stmt 0 view .LVU153
 498 001e 03F0F023 		and	r3, r3, #-268374016
 499 0022 C0F88C30 		str	r3, [r0, #140]
 279:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     TLI_LxVPOS(layerx) = (uint32_t)((uint32_t)layer_struct->layer_window_toppos | ((uint32_t)layer_
 500              		.loc 1 279 5 is_stmt 1 view .LVU154
 501              		.loc 1 279 59 is_stmt 0 view .LVU155
 502 0026 CB88     		ldrh	r3, [r1, #6]
 503              		.loc 1 279 106 view .LVU156
 504 0028 8A88     		ldrh	r2, [r1, #4]
 505              		.loc 1 279 26 view .LVU157
 506 002a 43EA0243 		orr	r3, r3, r2, lsl #16
 507              		.loc 1 279 24 view .LVU158
 508 002e C0F88C30 		str	r3, [r0, #140]
 280:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     /* configure layer packeted pixel format */
 281:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     TLI_LxPPF(layerx) &= ~(TLI_LxPPF_PPF);
 509              		.loc 1 281 5 is_stmt 1 view .LVU159
 510 0032 D0F89430 		ldr	r3, [r0, #148]
 511              		.loc 1 281 23 is_stmt 0 view .LVU160
 512 0036 23F00703 		bic	r3, r3, #7
 513 003a C0F89430 		str	r3, [r0, #148]
 282:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     TLI_LxPPF(layerx) = layer_struct->layer_ppf;
 514              		.loc 1 282 5 is_stmt 1 view .LVU161
 515              		.loc 1 282 37 is_stmt 0 view .LVU162
 516 003e 8B68     		ldr	r3, [r1, #8]
 517              		.loc 1 282 23 view .LVU163
 518 0040 C0F89430 		str	r3, [r0, #148]
 283:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     /* configure layer specified alpha */
 284:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     TLI_LxSA(layerx) &= ~(TLI_LxSA_SA);
 519              		.loc 1 284 5 is_stmt 1 view .LVU164
 520 0044 D0F89830 		ldr	r3, [r0, #152]
 521              		.loc 1 284 22 is_stmt 0 view .LVU165
 522 0048 23F0FF03 		bic	r3, r3, #255
 523 004c C0F89830 		str	r3, [r0, #152]
 285:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     TLI_LxSA(layerx) = layer_struct->layer_sa;
 524              		.loc 1 285 5 is_stmt 1 view .LVU166
 525              		.loc 1 285 36 is_stmt 0 view .LVU167
 526 0050 0B7B     		ldrb	r3, [r1, #12]	@ zero_extendqisi2
 527              		.loc 1 285 22 view .LVU168
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc97f9V5.s 			page 15


 528 0052 C0F89830 		str	r3, [r0, #152]
 286:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     /* configure layer default color */
 287:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     TLI_LxDC(layerx) &= ~(TLI_LxDC_DCB | (TLI_LxDC_DCG) | (TLI_LxDC_DCR) | (TLI_LxDC_DCA));
 529              		.loc 1 287 5 is_stmt 1 view .LVU169
 530 0056 D0F89C30 		ldr	r3, [r0, #156]
 531              		.loc 1 287 22 is_stmt 0 view .LVU170
 532 005a 0022     		movs	r2, #0
 533 005c C0F89C20 		str	r2, [r0, #156]
 288:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     TLI_LxDC(layerx) = (uint32_t)((uint32_t)layer_struct->layer_default_blue | ((uint32_t)layer_str
 534              		.loc 1 288 5 is_stmt 1 view .LVU171
 535              		.loc 1 288 57 is_stmt 0 view .LVU172
 536 0060 0B7C     		ldrb	r3, [r1, #16]	@ zero_extendqisi2
 537              		.loc 1 288 103 view .LVU173
 538 0062 91F80FC0 		ldrb	ip, [r1, #15]	@ zero_extendqisi2
 539              		.loc 1 288 78 view .LVU174
 540 0066 43EA0C23 		orr	r3, r3, ip, lsl #8
 289:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****                                   | ((uint32_t)layer_struct->layer_default_red << 16U)
 541              		.loc 1 289 60 view .LVU175
 542 006a 91F80EC0 		ldrb	ip, [r1, #14]	@ zero_extendqisi2
 543              		.loc 1 289 35 view .LVU176
 544 006e 43EA0C43 		orr	r3, r3, ip, lsl #16
 290:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****                                   | ((uint32_t)layer_struct->layer_default_alpha << 24U));
 545              		.loc 1 290 60 view .LVU177
 546 0072 91F80DC0 		ldrb	ip, [r1, #13]	@ zero_extendqisi2
 288:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     TLI_LxDC(layerx) = (uint32_t)((uint32_t)layer_struct->layer_default_blue | ((uint32_t)layer_str
 547              		.loc 1 288 24 view .LVU178
 548 0076 43EA0C63 		orr	r3, r3, ip, lsl #24
 288:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     TLI_LxDC(layerx) = (uint32_t)((uint32_t)layer_struct->layer_default_blue | ((uint32_t)layer_str
 549              		.loc 1 288 22 view .LVU179
 550 007a C0F89C30 		str	r3, [r0, #156]
 291:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** 
 292:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     /* configure layer alpha calculation factors */
 293:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     TLI_LxBLEND(layerx) &= ~(TLI_LxBLEND_ACF2 | (TLI_LxBLEND_ACF1));
 551              		.loc 1 293 5 is_stmt 1 view .LVU180
 552 007e D0F8A030 		ldr	r3, [r0, #160]
 553              		.loc 1 293 25 is_stmt 0 view .LVU181
 554 0082 23F4E063 		bic	r3, r3, #1792
 555 0086 23F00703 		bic	r3, r3, #7
 556 008a C0F8A030 		str	r3, [r0, #160]
 294:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     TLI_LxBLEND(layerx) = ((layer_struct->layer_acf2) | (layer_struct->layer_acf1));
 557              		.loc 1 294 5 is_stmt 1 view .LVU182
 558              		.loc 1 294 41 is_stmt 0 view .LVU183
 559 008e 8B69     		ldr	r3, [r1, #24]
 560              		.loc 1 294 55 view .LVU184
 561 0090 4C69     		ldr	r4, [r1, #20]
 562 0092 2343     		orrs	r3, r3, r4
 563              		.loc 1 294 25 view .LVU185
 564 0094 C0F8A030 		str	r3, [r0, #160]
 295:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     /* configure layer frame buffer base address */
 296:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     TLI_LxFBADDR(layerx) &= ~(TLI_LxFBADDR_FBADD);
 565              		.loc 1 296 5 is_stmt 1 view .LVU186
 566 0098 D0F8AC30 		ldr	r3, [r0, #172]
 567              		.loc 1 296 26 is_stmt 0 view .LVU187
 568 009c C0F8AC20 		str	r2, [r0, #172]
 297:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     TLI_LxFBADDR(layerx) = (layer_struct->layer_frame_bufaddr);
 569              		.loc 1 297 5 is_stmt 1 view .LVU188
 570              		.loc 1 297 41 is_stmt 0 view .LVU189
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc97f9V5.s 			page 16


 571 00a0 CB69     		ldr	r3, [r1, #28]
 572              		.loc 1 297 26 view .LVU190
 573 00a2 C0F8AC30 		str	r3, [r0, #172]
 298:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     /* configure layer frame line length */
 299:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     TLI_LxFLLEN(layerx) &= ~(TLI_LxFLLEN_FLL | (TLI_LxFLLEN_STDOFF));
 574              		.loc 1 299 5 is_stmt 1 view .LVU191
 575 00a6 D0F8B030 		ldr	r3, [r0, #176]
 576              		.loc 1 299 25 is_stmt 0 view .LVU192
 577 00aa 03F0C023 		and	r3, r3, #-1073692672
 578 00ae C0F8B030 		str	r3, [r0, #176]
 300:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     TLI_LxFLLEN(layerx) = (uint32_t)((uint32_t)layer_struct->layer_frame_line_length | ((uint32_t)l
 579              		.loc 1 300 5 is_stmt 1 view .LVU193
 580              		.loc 1 300 60 is_stmt 0 view .LVU194
 581 00b2 4B8C     		ldrh	r3, [r1, #34]
 582              		.loc 1 300 111 view .LVU195
 583 00b4 0A8C     		ldrh	r2, [r1, #32]
 584              		.loc 1 300 27 view .LVU196
 585 00b6 43EA0243 		orr	r3, r3, r2, lsl #16
 586              		.loc 1 300 25 view .LVU197
 587 00ba C0F8B030 		str	r3, [r0, #176]
 301:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     /* configure layer frame total line number */
 302:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     TLI_LxFTLN(layerx) &= ~(TLI_LxFTLN_FTLN);
 588              		.loc 1 302 5 is_stmt 1 view .LVU198
 589 00be D0F8B430 		ldr	r3, [r0, #180]
 590              		.loc 1 302 24 is_stmt 0 view .LVU199
 591 00c2 23F4FF63 		bic	r3, r3, #2040
 592 00c6 23F00703 		bic	r3, r3, #7
 593 00ca C0F8B430 		str	r3, [r0, #180]
 303:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     TLI_LxFTLN(layerx) = (uint32_t)(layer_struct->layer_frame_total_line_number);
 594              		.loc 1 303 5 is_stmt 1 view .LVU200
 595              		.loc 1 303 49 is_stmt 0 view .LVU201
 596 00ce 8B8C     		ldrh	r3, [r1, #36]
 597              		.loc 1 303 24 view .LVU202
 598 00d0 C0F8B430 		str	r3, [r0, #180]
 304:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** 
 305:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** }
 599              		.loc 1 305 1 view .LVU203
 600 00d4 5DF8044B 		ldr	r4, [sp], #4
 601              	.LCFI4:
 602              		.cfi_restore 4
 603              		.cfi_def_cfa_offset 0
 604 00d8 7047     		bx	lr
 605              		.cfi_endproc
 606              	.LFE124:
 608              		.section	.text.tli_layer_window_offset_modify,"ax",%progbits
 609              		.align	1
 610              		.global	tli_layer_window_offset_modify
 611              		.syntax unified
 612              		.thumb
 613              		.thumb_func
 615              	tli_layer_window_offset_modify:
 616              	.LVL9:
 617              	.LFB125:
 306:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** 
 307:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** /*!
 308:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     \brief    reconfigure window position
 309:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     \param[in]  layerx: LAYERx(x=0,1)
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc97f9V5.s 			page 17


 310:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     \param[in]  offset_x: new horizontal offset
 311:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     \param[in]  offset_y: new vertical offset
 312:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     \param[out] none
 313:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     \retval     none
 314:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** */
 315:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** void tli_layer_window_offset_modify(uint32_t layerx, uint16_t offset_x, uint16_t offset_y)
 316:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** {
 618              		.loc 1 316 1 is_stmt 1 view -0
 619              		.cfi_startproc
 620              		@ args = 0, pretend = 0, frame = 0
 621              		@ frame_needed = 0, uses_anonymous_args = 0
 622              		@ link register save eliminated.
 623              		.loc 1 316 1 is_stmt 0 view .LVU205
 624 0000 10B4     		push	{r4}
 625              	.LCFI5:
 626              		.cfi_def_cfa_offset 4
 627              		.cfi_offset 4, -4
 317:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     /* configure window start position */
 318:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     uint32_t layer_ppf, line_num, hstart, vstart;
 628              		.loc 1 318 5 is_stmt 1 view .LVU206
 319:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     uint32_t line_length = 0U;
 629              		.loc 1 319 5 view .LVU207
 630              	.LVL10:
 320:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     TLI_LxHPOS(layerx) &= ~(TLI_LxHPOS_WLP | (TLI_LxHPOS_WRP));
 631              		.loc 1 320 5 view .LVU208
 632 0002 D0F88830 		ldr	r3, [r0, #136]
 633              		.loc 1 320 24 is_stmt 0 view .LVU209
 634 0006 03F0F023 		and	r3, r3, #-268374016
 635 000a C0F88830 		str	r3, [r0, #136]
 321:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     TLI_LxVPOS(layerx) &= ~(TLI_LxVPOS_WTP | (TLI_LxVPOS_WBP));
 636              		.loc 1 321 5 is_stmt 1 view .LVU210
 637 000e D0F88C30 		ldr	r3, [r0, #140]
 638              		.loc 1 321 24 is_stmt 0 view .LVU211
 639 0012 03F0F023 		and	r3, r3, #-268374016
 640 0016 C0F88C30 		str	r3, [r0, #140]
 322:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     hstart = (uint32_t)offset_x + (((TLI_BPSZ & TLI_BPSZ_HBPSZ) >> 16U) + 1U);
 641              		.loc 1 322 5 is_stmt 1 view .LVU212
 642              		.loc 1 322 38 is_stmt 0 view .LVU213
 643 001a 264C     		ldr	r4, .L37
 644 001c D4F80C38 		ldr	r3, [r4, #2060]
 645              		.loc 1 322 65 view .LVU214
 646 0020 C3F30B43 		ubfx	r3, r3, #16, #12
 647              		.loc 1 322 33 view .LVU215
 648 0024 1944     		add	r1, r1, r3
 649              	.LVL11:
 650              		.loc 1 322 12 view .LVU216
 651 0026 0131     		adds	r1, r1, #1
 652              	.LVL12:
 323:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     vstart = (uint32_t)offset_y + ((TLI_BPSZ & TLI_BPSZ_VBPSZ) + 1U);
 653              		.loc 1 323 5 is_stmt 1 view .LVU217
 654              		.loc 1 323 37 is_stmt 0 view .LVU218
 655 0028 D4F80C38 		ldr	r3, [r4, #2060]
 656              		.loc 1 323 46 view .LVU219
 657 002c C3F30B03 		ubfx	r3, r3, #0, #12
 658              		.loc 1 323 33 view .LVU220
 659 0030 1A44     		add	r2, r2, r3
 660              	.LVL13:
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc97f9V5.s 			page 18


 661              		.loc 1 323 12 view .LVU221
 662 0032 0132     		adds	r2, r2, #1
 663              	.LVL14:
 324:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     line_num = (TLI_LxFTLN(layerx) & TLI_LxFTLN_FTLN);
 664              		.loc 1 324 5 is_stmt 1 view .LVU222
 665              		.loc 1 324 17 is_stmt 0 view .LVU223
 666 0034 D0F8B430 		ldr	r3, [r0, #180]
 667              		.loc 1 324 14 view .LVU224
 668 0038 C3F30A0C 		ubfx	ip, r3, #0, #11
 669              	.LVL15:
 325:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     layer_ppf = (TLI_LxPPF(layerx) & TLI_LxPPF_PPF);
 670              		.loc 1 325 5 is_stmt 1 view .LVU225
 671              		.loc 1 325 18 is_stmt 0 view .LVU226
 672 003c D0F89430 		ldr	r3, [r0, #148]
 673              		.loc 1 325 15 view .LVU227
 674 0040 03F00703 		and	r3, r3, #7
 675              	.LVL16:
 326:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     /* the bytes of a line equal TLI_LxFLLEN_FLL bits value minus 3 */
 327:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     switch(layer_ppf) {
 676              		.loc 1 327 5 is_stmt 1 view .LVU228
 677 0044 072B     		cmp	r3, #7
 678 0046 32D8     		bhi	.L35
 679 0048 DFE803F0 		tbb	[pc, r3]
 680              	.L31:
 681 004c 04       		.byte	(.L34-.L31)/2
 682 004d 1A       		.byte	(.L33-.L31)/2
 683 004e 24       		.byte	(.L30-.L31)/2
 684 004f 24       		.byte	(.L30-.L31)/2
 685 0050 24       		.byte	(.L30-.L31)/2
 686 0051 2B       		.byte	(.L32-.L31)/2
 687 0052 2B       		.byte	(.L32-.L31)/2
 688 0053 24       		.byte	(.L30-.L31)/2
 689              		.p2align 1
 690              	.L34:
 328:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     case LAYER_PPF_ARGB8888:
 329:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****         /* each pixel includes 4bytes, when pixel format is ARGB8888 */
 330:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****         line_length = (((TLI_LxFLLEN(layerx) & TLI_LxFLLEN_FLL) - 3U) / 4U);
 691              		.loc 1 330 9 view .LVU229
 692              		.loc 1 330 26 is_stmt 0 view .LVU230
 693 0054 D0F8B030 		ldr	r3, [r0, #176]
 694              	.LVL17:
 695              		.loc 1 330 46 view .LVU231
 696 0058 C3F30D03 		ubfx	r3, r3, #0, #14
 697              		.loc 1 330 65 view .LVU232
 698 005c 033B     		subs	r3, r3, #3
 699              		.loc 1 330 21 view .LVU233
 700 005e 9B08     		lsrs	r3, r3, #2
 701              	.LVL18:
 331:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****         break;
 702              		.loc 1 331 9 is_stmt 1 view .LVU234
 703              	.L29:
 332:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     case LAYER_PPF_RGB888:
 333:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****         /* each pixel includes 3bytes, when pixel format is RGB888 */
 334:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****         line_length = (((TLI_LxFLLEN(layerx) & TLI_LxFLLEN_FLL) - 3U) / 3U);
 335:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****         break;
 336:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     case LAYER_PPF_RGB565:
 337:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     case LAYER_PPF_ARGB1555:
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc97f9V5.s 			page 19


 338:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     case LAYER_PPF_ARGB4444:
 339:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     case LAYER_PPF_AL88:
 340:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****         /* each pixel includes 2bytes, when pixel format is RGB565,ARG1555,ARGB4444 or AL88 */
 341:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****         line_length = (((TLI_LxFLLEN(layerx) & TLI_LxFLLEN_FLL) - 3U) / 2U);
 342:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****         break;
 343:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     case LAYER_PPF_L8:
 344:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     case LAYER_PPF_AL44:
 345:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****         /* each pixel includes 1byte, when pixel format is L8 or AL44 */
 346:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****         line_length = (((TLI_LxFLLEN(layerx) & TLI_LxFLLEN_FLL) - 3U));
 347:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****         break;
 348:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     default:
 349:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****         break;
 350:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     }
 351:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     /* reconfigure window position */
 352:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     TLI_LxHPOS(layerx) = (hstart | ((hstart + line_length - 1U) << 16U));
 704              		.loc 1 352 5 view .LVU235
 705              		.loc 1 352 45 is_stmt 0 view .LVU236
 706 0060 0B44     		add	r3, r3, r1
 707              	.LVL19:
 708              		.loc 1 352 59 view .LVU237
 709 0062 013B     		subs	r3, r3, #1
 710              		.loc 1 352 34 view .LVU238
 711 0064 41EA0341 		orr	r1, r1, r3, lsl #16
 712              	.LVL20:
 713              		.loc 1 352 24 view .LVU239
 714 0068 C0F88810 		str	r1, [r0, #136]
 353:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     TLI_LxVPOS(layerx) = (vstart | ((vstart + line_num - 1U) << 16U));
 715              		.loc 1 353 5 is_stmt 1 view .LVU240
 716              		.loc 1 353 45 is_stmt 0 view .LVU241
 717 006c 9444     		add	ip, ip, r2
 718              	.LVL21:
 719              		.loc 1 353 56 view .LVU242
 720 006e 0CF1FF3C 		add	ip, ip, #-1
 721              		.loc 1 353 34 view .LVU243
 722 0072 42EA0C42 		orr	r2, r2, ip, lsl #16
 723              	.LVL22:
 724              		.loc 1 353 24 view .LVU244
 725 0076 C0F88C20 		str	r2, [r0, #140]
 354:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** }
 726              		.loc 1 354 1 view .LVU245
 727 007a 5DF8044B 		ldr	r4, [sp], #4
 728              	.LCFI6:
 729              		.cfi_remember_state
 730              		.cfi_restore 4
 731              		.cfi_def_cfa_offset 0
 732 007e 7047     		bx	lr
 733              	.LVL23:
 734              	.L33:
 735              	.LCFI7:
 736              		.cfi_restore_state
 334:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****         break;
 737              		.loc 1 334 9 is_stmt 1 view .LVU246
 334:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****         break;
 738              		.loc 1 334 26 is_stmt 0 view .LVU247
 739 0080 D0F8B030 		ldr	r3, [r0, #176]
 740              	.LVL24:
 334:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****         break;
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc97f9V5.s 			page 20


 741              		.loc 1 334 46 view .LVU248
 742 0084 C3F30D03 		ubfx	r3, r3, #0, #14
 334:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****         break;
 743              		.loc 1 334 65 view .LVU249
 744 0088 033B     		subs	r3, r3, #3
 334:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****         break;
 745              		.loc 1 334 21 view .LVU250
 746 008a 0B4C     		ldr	r4, .L37+4
 747 008c A4FB0343 		umull	r4, r3, r4, r3
 748 0090 5B08     		lsrs	r3, r3, #1
 749              	.LVL25:
 335:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     case LAYER_PPF_RGB565:
 750              		.loc 1 335 9 is_stmt 1 view .LVU251
 751 0092 E5E7     		b	.L29
 752              	.LVL26:
 753              	.L30:
 341:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****         break;
 754              		.loc 1 341 9 view .LVU252
 341:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****         break;
 755              		.loc 1 341 26 is_stmt 0 view .LVU253
 756 0094 D0F8B030 		ldr	r3, [r0, #176]
 757              	.LVL27:
 341:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****         break;
 758              		.loc 1 341 46 view .LVU254
 759 0098 C3F30D03 		ubfx	r3, r3, #0, #14
 341:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****         break;
 760              		.loc 1 341 65 view .LVU255
 761 009c 033B     		subs	r3, r3, #3
 341:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****         break;
 762              		.loc 1 341 21 view .LVU256
 763 009e 5B08     		lsrs	r3, r3, #1
 764              	.LVL28:
 342:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     case LAYER_PPF_L8:
 765              		.loc 1 342 9 is_stmt 1 view .LVU257
 766 00a0 DEE7     		b	.L29
 767              	.LVL29:
 768              	.L32:
 346:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****         break;
 769              		.loc 1 346 9 view .LVU258
 346:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****         break;
 770              		.loc 1 346 26 is_stmt 0 view .LVU259
 771 00a2 D0F8B030 		ldr	r3, [r0, #176]
 772              	.LVL30:
 346:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****         break;
 773              		.loc 1 346 46 view .LVU260
 774 00a6 C3F30D03 		ubfx	r3, r3, #0, #14
 346:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****         break;
 775              		.loc 1 346 21 view .LVU261
 776 00aa 033B     		subs	r3, r3, #3
 777              	.LVL31:
 347:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     default:
 778              		.loc 1 347 9 is_stmt 1 view .LVU262
 779 00ac D8E7     		b	.L29
 780              	.LVL32:
 781              	.L35:
 327:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     case LAYER_PPF_ARGB8888:
 782              		.loc 1 327 5 is_stmt 0 view .LVU263
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc97f9V5.s 			page 21


 783 00ae 0023     		movs	r3, #0
 784              	.LVL33:
 327:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     case LAYER_PPF_ARGB8888:
 785              		.loc 1 327 5 view .LVU264
 786 00b0 D6E7     		b	.L29
 787              	.L38:
 788 00b2 00BF     		.align	2
 789              	.L37:
 790 00b4 00600140 		.word	1073831936
 791 00b8 ABAAAAAA 		.word	-1431655765
 792              		.cfi_endproc
 793              	.LFE125:
 795              		.section	.text.tli_lut_struct_para_init,"ax",%progbits
 796              		.align	1
 797              		.global	tli_lut_struct_para_init
 798              		.syntax unified
 799              		.thumb
 800              		.thumb_func
 802              	tli_lut_struct_para_init:
 803              	.LVL34:
 804              	.LFB126:
 355:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** 
 356:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** /*!
 357:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     \brief    initialize the parameters of TLI layer LUT structure with the default values, it is s
 358:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****                 that call this function after a tli_layer_lut_parameter_struct structure is defined
 359:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     \param[in]  none
 360:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     \param[out] lut_struct: TLI layer LUT parameter struct
 361:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****                   layer_table_addr: look up table write address
 362:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****                   layer_lut_channel_red: red channel of a LUT entry
 363:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****                   layer_lut_channel_green: green channel of a LUT entry
 364:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****                   layer_lut_channel_blue: blue channel of a LUT entry
 365:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     \retval     none
 366:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** */
 367:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** void tli_lut_struct_para_init(tli_layer_lut_parameter_struct *lut_struct)
 368:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** {
 805              		.loc 1 368 1 is_stmt 1 view -0
 806              		.cfi_startproc
 807              		@ args = 0, pretend = 0, frame = 0
 808              		@ frame_needed = 0, uses_anonymous_args = 0
 809              		@ link register save eliminated.
 369:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     /* initialize the struct parameters with default values */
 370:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     lut_struct->layer_table_addr = TLI_DEFAULT_VALUE;
 810              		.loc 1 370 5 view .LVU266
 811              		.loc 1 370 34 is_stmt 0 view .LVU267
 812 0000 0023     		movs	r3, #0
 813 0002 0360     		str	r3, [r0]
 371:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     lut_struct->layer_lut_channel_red = TLI_DEFAULT_VALUE;
 814              		.loc 1 371 5 is_stmt 1 view .LVU268
 815              		.loc 1 371 39 is_stmt 0 view .LVU269
 816 0004 0371     		strb	r3, [r0, #4]
 372:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     lut_struct->layer_lut_channel_green = TLI_DEFAULT_VALUE;
 817              		.loc 1 372 5 is_stmt 1 view .LVU270
 818              		.loc 1 372 41 is_stmt 0 view .LVU271
 819 0006 4371     		strb	r3, [r0, #5]
 373:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     lut_struct->layer_lut_channel_blue = TLI_DEFAULT_VALUE;
 820              		.loc 1 373 5 is_stmt 1 view .LVU272
 821              		.loc 1 373 40 is_stmt 0 view .LVU273
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc97f9V5.s 			page 22


 822 0008 8371     		strb	r3, [r0, #6]
 374:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** }
 823              		.loc 1 374 1 view .LVU274
 824 000a 7047     		bx	lr
 825              		.cfi_endproc
 826              	.LFE126:
 828              		.section	.text.tli_lut_init,"ax",%progbits
 829              		.align	1
 830              		.global	tli_lut_init
 831              		.syntax unified
 832              		.thumb
 833              		.thumb_func
 835              	tli_lut_init:
 836              	.LVL35:
 837              	.LFB127:
 375:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** 
 376:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** /*!
 377:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     \brief    initialize TLI layer LUT
 378:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     \param[in]  layerx: LAYERx(x=0,1)
 379:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     \param[in]  lut_struct: TLI layer LUT parameter struct
 380:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****                   layer_table_addr: look up table write address
 381:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****                   layer_lut_channel_red: red channel of a LUT entry
 382:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****                   layer_lut_channel_green: green channel of a LUT entry
 383:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****                   layer_lut_channel_blue: blue channel of a LUT entry
 384:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     \param[out] none
 385:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     \retval     none
 386:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** */
 387:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** void tli_lut_init(uint32_t layerx, tli_layer_lut_parameter_struct *lut_struct)
 388:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** {
 838              		.loc 1 388 1 is_stmt 1 view -0
 839              		.cfi_startproc
 840              		@ args = 0, pretend = 0, frame = 0
 841              		@ frame_needed = 0, uses_anonymous_args = 0
 842              		@ link register save eliminated.
 389:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     TLI_LxLUT(layerx) = (uint32_t)(((uint32_t)lut_struct->layer_lut_channel_blue) | ((uint32_t)lut_
 843              		.loc 1 389 5 view .LVU276
 844              		.loc 1 389 57 is_stmt 0 view .LVU277
 845 0000 8B79     		ldrb	r3, [r1, #6]	@ zero_extendqisi2
 846              		.loc 1 389 106 view .LVU278
 847 0002 4A79     		ldrb	r2, [r1, #5]	@ zero_extendqisi2
 848              		.loc 1 389 83 view .LVU279
 849 0004 43EA0223 		orr	r3, r3, r2, lsl #8
 390:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****                                    | ((uint32_t)lut_struct->layer_lut_channel_red << 16U
 850              		.loc 1 390 59 view .LVU280
 851 0008 91F804C0 		ldrb	ip, [r1, #4]	@ zero_extendqisi2
 391:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****                                       | ((uint32_t)lut_struct->layer_table_addr << 24U)));
 852              		.loc 1 391 62 view .LVU281
 853 000c 0A68     		ldr	r2, [r1]
 854              		.loc 1 391 81 view .LVU282
 855 000e 1206     		lsls	r2, r2, #24
 856              		.loc 1 391 39 view .LVU283
 857 0010 42EA0C42 		orr	r2, r2, ip, lsl #16
 389:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     TLI_LxLUT(layerx) = (uint32_t)(((uint32_t)lut_struct->layer_lut_channel_blue) | ((uint32_t)lut_
 858              		.loc 1 389 25 view .LVU284
 859 0014 1343     		orrs	r3, r3, r2
 389:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     TLI_LxLUT(layerx) = (uint32_t)(((uint32_t)lut_struct->layer_lut_channel_blue) | ((uint32_t)lut_
 860              		.loc 1 389 23 view .LVU285
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc97f9V5.s 			page 23


 861 0016 C0F8C430 		str	r3, [r0, #196]
 392:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** }
 862              		.loc 1 392 1 view .LVU286
 863 001a 7047     		bx	lr
 864              		.cfi_endproc
 865              	.LFE127:
 867              		.section	.text.tli_color_key_init,"ax",%progbits
 868              		.align	1
 869              		.global	tli_color_key_init
 870              		.syntax unified
 871              		.thumb
 872              		.thumb_func
 874              	tli_color_key_init:
 875              	.LVL36:
 876              	.LFB128:
 393:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** 
 394:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** /*!
 395:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     \brief    initialize TLI layer color key
 396:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     \param[in]  layerx: LAYERx(x=0,1)
 397:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     \param[in]  redkey: color key red
 398:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     \param[in]  greenkey: color key green
 399:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     \param[in]  bluekey: color key blue
 400:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     \param[out] none
 401:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     \retval     none
 402:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** */
 403:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** void tli_color_key_init(uint32_t layerx, uint8_t redkey, uint8_t greenkey, uint8_t bluekey)
 404:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** {
 877              		.loc 1 404 1 is_stmt 1 view -0
 878              		.cfi_startproc
 879              		@ args = 0, pretend = 0, frame = 0
 880              		@ frame_needed = 0, uses_anonymous_args = 0
 881              		@ link register save eliminated.
 405:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     TLI_LxCKEY(layerx) = (((uint32_t)bluekey) | ((uint32_t)greenkey << 8U) | ((uint32_t)redkey << 1
 882              		.loc 1 405 5 view .LVU288
 883              		.loc 1 405 47 is_stmt 0 view .LVU289
 884 0000 43EA0223 		orr	r3, r3, r2, lsl #8
 885              	.LVL37:
 886              		.loc 1 405 76 view .LVU290
 887 0004 43EA0143 		orr	r3, r3, r1, lsl #16
 888              		.loc 1 405 24 view .LVU291
 889 0008 C0F89030 		str	r3, [r0, #144]
 406:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** }
 890              		.loc 1 406 1 view .LVU292
 891 000c 7047     		bx	lr
 892              		.cfi_endproc
 893              	.LFE128:
 895              		.section	.text.tli_layer_enable,"ax",%progbits
 896              		.align	1
 897              		.global	tli_layer_enable
 898              		.syntax unified
 899              		.thumb
 900              		.thumb_func
 902              	tli_layer_enable:
 903              	.LVL38:
 904              	.LFB129:
 407:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** 
 408:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** /*!
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc97f9V5.s 			page 24


 409:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     \brief    enable TLI layer
 410:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     \param[in]  layerx: LAYERx(x=0,1)
 411:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     \param[out] none
 412:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     \retval     none
 413:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** */
 414:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** void tli_layer_enable(uint32_t layerx)
 415:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** {
 905              		.loc 1 415 1 is_stmt 1 view -0
 906              		.cfi_startproc
 907              		@ args = 0, pretend = 0, frame = 0
 908              		@ frame_needed = 0, uses_anonymous_args = 0
 909              		@ link register save eliminated.
 416:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     TLI_LxCTL(layerx) |= TLI_LxCTL_LEN;
 910              		.loc 1 416 5 view .LVU294
 911 0000 D0F88430 		ldr	r3, [r0, #132]
 912              		.loc 1 416 23 is_stmt 0 view .LVU295
 913 0004 43F00103 		orr	r3, r3, #1
 914 0008 C0F88430 		str	r3, [r0, #132]
 417:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** }
 915              		.loc 1 417 1 view .LVU296
 916 000c 7047     		bx	lr
 917              		.cfi_endproc
 918              	.LFE129:
 920              		.section	.text.tli_layer_disable,"ax",%progbits
 921              		.align	1
 922              		.global	tli_layer_disable
 923              		.syntax unified
 924              		.thumb
 925              		.thumb_func
 927              	tli_layer_disable:
 928              	.LVL39:
 929              	.LFB130:
 418:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** 
 419:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** /*!
 420:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     \brief    disable TLI layer
 421:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     \param[in]  layerx: LAYERx(x=0,1)
 422:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     \param[out] none
 423:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     \retval     none
 424:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** */
 425:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** void tli_layer_disable(uint32_t layerx)
 426:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** {
 930              		.loc 1 426 1 is_stmt 1 view -0
 931              		.cfi_startproc
 932              		@ args = 0, pretend = 0, frame = 0
 933              		@ frame_needed = 0, uses_anonymous_args = 0
 934              		@ link register save eliminated.
 427:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     TLI_LxCTL(layerx) &= ~(TLI_LxCTL_LEN);
 935              		.loc 1 427 5 view .LVU298
 936 0000 D0F88430 		ldr	r3, [r0, #132]
 937              		.loc 1 427 23 is_stmt 0 view .LVU299
 938 0004 23F00103 		bic	r3, r3, #1
 939 0008 C0F88430 		str	r3, [r0, #132]
 428:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** }
 940              		.loc 1 428 1 view .LVU300
 941 000c 7047     		bx	lr
 942              		.cfi_endproc
 943              	.LFE130:
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc97f9V5.s 			page 25


 945              		.section	.text.tli_color_key_enable,"ax",%progbits
 946              		.align	1
 947              		.global	tli_color_key_enable
 948              		.syntax unified
 949              		.thumb
 950              		.thumb_func
 952              	tli_color_key_enable:
 953              	.LVL40:
 954              	.LFB131:
 429:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** 
 430:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** /*!
 431:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     \brief    enable TLI layer color keying
 432:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     \param[in]  layerx: LAYERx(x=0,1)
 433:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     \param[out] none
 434:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     \retval     none
 435:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** */
 436:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** void tli_color_key_enable(uint32_t layerx)
 437:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** {
 955              		.loc 1 437 1 is_stmt 1 view -0
 956              		.cfi_startproc
 957              		@ args = 0, pretend = 0, frame = 0
 958              		@ frame_needed = 0, uses_anonymous_args = 0
 959              		@ link register save eliminated.
 438:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     TLI_LxCTL(layerx) |= TLI_LxCTL_CKEYEN;
 960              		.loc 1 438 5 view .LVU302
 961 0000 D0F88430 		ldr	r3, [r0, #132]
 962              		.loc 1 438 23 is_stmt 0 view .LVU303
 963 0004 43F00203 		orr	r3, r3, #2
 964 0008 C0F88430 		str	r3, [r0, #132]
 439:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** }
 965              		.loc 1 439 1 view .LVU304
 966 000c 7047     		bx	lr
 967              		.cfi_endproc
 968              	.LFE131:
 970              		.section	.text.tli_color_key_disable,"ax",%progbits
 971              		.align	1
 972              		.global	tli_color_key_disable
 973              		.syntax unified
 974              		.thumb
 975              		.thumb_func
 977              	tli_color_key_disable:
 978              	.LVL41:
 979              	.LFB132:
 440:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** 
 441:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** /*!
 442:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     \brief    disable TLI layer color keying
 443:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     \param[in]  layerx: LAYERx(x=0,1)
 444:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     \param[out] none
 445:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     \retval     none
 446:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** */
 447:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** void tli_color_key_disable(uint32_t layerx)
 448:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** {
 980              		.loc 1 448 1 is_stmt 1 view -0
 981              		.cfi_startproc
 982              		@ args = 0, pretend = 0, frame = 0
 983              		@ frame_needed = 0, uses_anonymous_args = 0
 984              		@ link register save eliminated.
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc97f9V5.s 			page 26


 449:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     TLI_LxCTL(layerx) &= ~(TLI_LxCTL_CKEYEN);
 985              		.loc 1 449 5 view .LVU306
 986 0000 D0F88430 		ldr	r3, [r0, #132]
 987              		.loc 1 449 23 is_stmt 0 view .LVU307
 988 0004 23F00203 		bic	r3, r3, #2
 989 0008 C0F88430 		str	r3, [r0, #132]
 450:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** }
 990              		.loc 1 450 1 view .LVU308
 991 000c 7047     		bx	lr
 992              		.cfi_endproc
 993              	.LFE132:
 995              		.section	.text.tli_lut_enable,"ax",%progbits
 996              		.align	1
 997              		.global	tli_lut_enable
 998              		.syntax unified
 999              		.thumb
 1000              		.thumb_func
 1002              	tli_lut_enable:
 1003              	.LVL42:
 1004              	.LFB133:
 451:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** 
 452:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** /*!
 453:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     \brief    enable TLI layer LUT
 454:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     \param[in]  layerx: LAYERx(x=0,1)
 455:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     \param[out] none
 456:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     \retval     none
 457:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** */
 458:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** void tli_lut_enable(uint32_t layerx)
 459:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** {
 1005              		.loc 1 459 1 is_stmt 1 view -0
 1006              		.cfi_startproc
 1007              		@ args = 0, pretend = 0, frame = 0
 1008              		@ frame_needed = 0, uses_anonymous_args = 0
 1009              		@ link register save eliminated.
 460:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     TLI_LxCTL(layerx) |= TLI_LxCTL_LUTEN;
 1010              		.loc 1 460 5 view .LVU310
 1011 0000 D0F88430 		ldr	r3, [r0, #132]
 1012              		.loc 1 460 23 is_stmt 0 view .LVU311
 1013 0004 43F01003 		orr	r3, r3, #16
 1014 0008 C0F88430 		str	r3, [r0, #132]
 461:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** }
 1015              		.loc 1 461 1 view .LVU312
 1016 000c 7047     		bx	lr
 1017              		.cfi_endproc
 1018              	.LFE133:
 1020              		.section	.text.tli_lut_disable,"ax",%progbits
 1021              		.align	1
 1022              		.global	tli_lut_disable
 1023              		.syntax unified
 1024              		.thumb
 1025              		.thumb_func
 1027              	tli_lut_disable:
 1028              	.LVL43:
 1029              	.LFB134:
 462:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** 
 463:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** /*!
 464:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     \brief    disable TLI layer LUT
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc97f9V5.s 			page 27


 465:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     \param[in]  layerx: LAYERx(x=0,1)
 466:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     \param[out] none
 467:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     \retval     none
 468:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** */
 469:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** void tli_lut_disable(uint32_t layerx)
 470:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** {
 1030              		.loc 1 470 1 is_stmt 1 view -0
 1031              		.cfi_startproc
 1032              		@ args = 0, pretend = 0, frame = 0
 1033              		@ frame_needed = 0, uses_anonymous_args = 0
 1034              		@ link register save eliminated.
 471:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     TLI_LxCTL(layerx) &= ~(TLI_LxCTL_LUTEN);
 1035              		.loc 1 471 5 view .LVU314
 1036 0000 D0F88430 		ldr	r3, [r0, #132]
 1037              		.loc 1 471 23 is_stmt 0 view .LVU315
 1038 0004 23F01003 		bic	r3, r3, #16
 1039 0008 C0F88430 		str	r3, [r0, #132]
 472:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** }
 1040              		.loc 1 472 1 view .LVU316
 1041 000c 7047     		bx	lr
 1042              		.cfi_endproc
 1043              	.LFE134:
 1045              		.section	.text.tli_line_mark_set,"ax",%progbits
 1046              		.align	1
 1047              		.global	tli_line_mark_set
 1048              		.syntax unified
 1049              		.thumb
 1050              		.thumb_func
 1052              	tli_line_mark_set:
 1053              	.LVL44:
 1054              	.LFB135:
 473:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** 
 474:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** /*!
 475:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     \brief    set line mark value
 476:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     \param[in]  line_num: line number
 477:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     \param[out] none
 478:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     \retval     none
 479:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** */
 480:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** void tli_line_mark_set(uint16_t line_num)
 481:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** {
 1055              		.loc 1 481 1 is_stmt 1 view -0
 1056              		.cfi_startproc
 1057              		@ args = 0, pretend = 0, frame = 0
 1058              		@ frame_needed = 0, uses_anonymous_args = 0
 1059              		@ link register save eliminated.
 482:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     TLI_LM &= ~(TLI_LM_LM);
 1060              		.loc 1 482 5 view .LVU318
 1061 0000 054A     		ldr	r2, .L49
 1062 0002 D2F84038 		ldr	r3, [r2, #2112]
 1063              		.loc 1 482 12 is_stmt 0 view .LVU319
 1064 0006 23F4FF63 		bic	r3, r3, #2040
 1065 000a 23F00703 		bic	r3, r3, #7
 1066 000e C2F84038 		str	r3, [r2, #2112]
 483:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     TLI_LM = (uint32_t)line_num;
 1067              		.loc 1 483 5 is_stmt 1 view .LVU320
 1068              		.loc 1 483 12 is_stmt 0 view .LVU321
 1069 0012 C2F84008 		str	r0, [r2, #2112]
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc97f9V5.s 			page 28


 484:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** }
 1070              		.loc 1 484 1 view .LVU322
 1071 0016 7047     		bx	lr
 1072              	.L50:
 1073              		.align	2
 1074              	.L49:
 1075 0018 00600140 		.word	1073831936
 1076              		.cfi_endproc
 1077              	.LFE135:
 1079              		.section	.text.tli_current_pos_get,"ax",%progbits
 1080              		.align	1
 1081              		.global	tli_current_pos_get
 1082              		.syntax unified
 1083              		.thumb
 1084              		.thumb_func
 1086              	tli_current_pos_get:
 1087              	.LFB136:
 485:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** 
 486:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** /*!
 487:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     \brief    get current displayed position
 488:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     \param[in]  none
 489:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     \param[out] none
 490:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     \retval     position of current pixel
 491:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** */
 492:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** uint32_t tli_current_pos_get(void)
 493:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** {
 1088              		.loc 1 493 1 is_stmt 1 view -0
 1089              		.cfi_startproc
 1090              		@ args = 0, pretend = 0, frame = 0
 1091              		@ frame_needed = 0, uses_anonymous_args = 0
 1092              		@ link register save eliminated.
 494:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     return TLI_CPPOS;
 1093              		.loc 1 494 5 view .LVU324
 1094              		.loc 1 494 12 is_stmt 0 view .LVU325
 1095 0000 014B     		ldr	r3, .L52
 1096 0002 D3F84408 		ldr	r0, [r3, #2116]
 495:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** }
 1097              		.loc 1 495 1 view .LVU326
 1098 0006 7047     		bx	lr
 1099              	.L53:
 1100              		.align	2
 1101              	.L52:
 1102 0008 00600140 		.word	1073831936
 1103              		.cfi_endproc
 1104              	.LFE136:
 1106              		.section	.text.tli_interrupt_enable,"ax",%progbits
 1107              		.align	1
 1108              		.global	tli_interrupt_enable
 1109              		.syntax unified
 1110              		.thumb
 1111              		.thumb_func
 1113              	tli_interrupt_enable:
 1114              	.LVL45:
 1115              	.LFB137:
 496:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** 
 497:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** /*!
 498:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     \brief    enable TLI interrupt
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc97f9V5.s 			page 29


 499:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     \param[in]  int_flag: TLI interrupt flags
 500:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****                 one or more parameters can be selected which are shown as below:
 501:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****       \arg        TLI_INT_LM: line mark interrupt
 502:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****       \arg        TLI_INT_FE: FIFO error interrupt
 503:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****       \arg        TLI_INT_TE: transaction error interrupt
 504:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****       \arg        TLI_INT_LCR: layer configuration reloaded interrupt
 505:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     \param[out] none
 506:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     \retval     none
 507:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** */
 508:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** void tli_interrupt_enable(uint32_t int_flag)
 509:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** {
 1116              		.loc 1 509 1 is_stmt 1 view -0
 1117              		.cfi_startproc
 1118              		@ args = 0, pretend = 0, frame = 0
 1119              		@ frame_needed = 0, uses_anonymous_args = 0
 1120              		@ link register save eliminated.
 510:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     TLI_INTEN |= (int_flag);
 1121              		.loc 1 510 5 view .LVU328
 1122 0000 034A     		ldr	r2, .L55
 1123 0002 D2F83438 		ldr	r3, [r2, #2100]
 1124              		.loc 1 510 15 is_stmt 0 view .LVU329
 1125 0006 0343     		orrs	r3, r3, r0
 1126 0008 C2F83438 		str	r3, [r2, #2100]
 511:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** }
 1127              		.loc 1 511 1 view .LVU330
 1128 000c 7047     		bx	lr
 1129              	.L56:
 1130 000e 00BF     		.align	2
 1131              	.L55:
 1132 0010 00600140 		.word	1073831936
 1133              		.cfi_endproc
 1134              	.LFE137:
 1136              		.section	.text.tli_interrupt_disable,"ax",%progbits
 1137              		.align	1
 1138              		.global	tli_interrupt_disable
 1139              		.syntax unified
 1140              		.thumb
 1141              		.thumb_func
 1143              	tli_interrupt_disable:
 1144              	.LVL46:
 1145              	.LFB138:
 512:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** 
 513:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** /*!
 514:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     \brief    disable TLI interrupt
 515:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     \param[in]  int_flag: TLI interrupt flags
 516:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****                 one or more parameters can be selected which are shown as below:
 517:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****       \arg        TLI_INT_LM: line mark interrupt
 518:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****       \arg        TLI_INT_FE: FIFO error interrupt
 519:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****       \arg        TLI_INT_TE: transaction error interrupt
 520:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****       \arg        TLI_INT_LCR: layer configuration reloaded interrupt
 521:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     \param[out] none
 522:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     \retval     none
 523:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** */
 524:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** void tli_interrupt_disable(uint32_t int_flag)
 525:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** {
 1146              		.loc 1 525 1 is_stmt 1 view -0
 1147              		.cfi_startproc
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc97f9V5.s 			page 30


 1148              		@ args = 0, pretend = 0, frame = 0
 1149              		@ frame_needed = 0, uses_anonymous_args = 0
 1150              		@ link register save eliminated.
 526:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     TLI_INTEN &= ~(int_flag);
 1151              		.loc 1 526 5 view .LVU332
 1152 0000 034A     		ldr	r2, .L58
 1153 0002 D2F83438 		ldr	r3, [r2, #2100]
 1154              		.loc 1 526 15 is_stmt 0 view .LVU333
 1155 0006 23EA0003 		bic	r3, r3, r0
 1156 000a C2F83438 		str	r3, [r2, #2100]
 527:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** }
 1157              		.loc 1 527 1 view .LVU334
 1158 000e 7047     		bx	lr
 1159              	.L59:
 1160              		.align	2
 1161              	.L58:
 1162 0010 00600140 		.word	1073831936
 1163              		.cfi_endproc
 1164              	.LFE138:
 1166              		.section	.text.tli_interrupt_flag_get,"ax",%progbits
 1167              		.align	1
 1168              		.global	tli_interrupt_flag_get
 1169              		.syntax unified
 1170              		.thumb
 1171              		.thumb_func
 1173              	tli_interrupt_flag_get:
 1174              	.LVL47:
 1175              	.LFB139:
 528:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** 
 529:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** /*!
 530:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     \brief    get TLI interrupt flag
 531:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     \param[in]  int_flag: TLI interrupt flags
 532:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****                 one or more parameters can be selected which are shown as below:
 533:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****       \arg        TLI_INT_FLAG_LM: line mark interrupt flag
 534:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****       \arg        TLI_INT_FLAG_FE: FIFO error interrupt flag
 535:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****       \arg        TLI_INT_FLAG_TE: transaction error interrupt flag
 536:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****       \arg        TLI_INT_FLAG_LCR: layer configuration reloaded interrupt flag
 537:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     \param[out] none
 538:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     \retval     FlagStatus: SET or RESET
 539:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** */
 540:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** FlagStatus tli_interrupt_flag_get(uint32_t int_flag)
 541:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** {
 1176              		.loc 1 541 1 is_stmt 1 view -0
 1177              		.cfi_startproc
 1178              		@ args = 0, pretend = 0, frame = 0
 1179              		@ frame_needed = 0, uses_anonymous_args = 0
 1180              		@ link register save eliminated.
 542:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     uint32_t state;
 1181              		.loc 1 542 5 view .LVU336
 543:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     state = TLI_INTF;
 1182              		.loc 1 543 5 view .LVU337
 1183              		.loc 1 543 11 is_stmt 0 view .LVU338
 1184 0000 074B     		ldr	r3, .L64
 1185 0002 D3F83838 		ldr	r3, [r3, #2104]
 1186              	.LVL48:
 544:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     if(state & int_flag) {
 1187              		.loc 1 544 5 is_stmt 1 view .LVU339
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc97f9V5.s 			page 31


 1188              		.loc 1 544 7 is_stmt 0 view .LVU340
 1189 0006 0342     		tst	r3, r0
 1190 0008 06D0     		beq	.L62
 545:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****         state = TLI_INTEN;
 1191              		.loc 1 545 9 is_stmt 1 view .LVU341
 1192              		.loc 1 545 15 is_stmt 0 view .LVU342
 1193 000a 054B     		ldr	r3, .L64
 1194              	.LVL49:
 1195              		.loc 1 545 15 view .LVU343
 1196 000c D3F83438 		ldr	r3, [r3, #2100]
 1197              	.LVL50:
 546:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****         if(state & int_flag) {
 1198              		.loc 1 546 9 is_stmt 1 view .LVU344
 1199              		.loc 1 546 11 is_stmt 0 view .LVU345
 1200 0010 1842     		tst	r0, r3
 1201 0012 03D1     		bne	.L63
 547:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****             return SET;
 548:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****         }
 549:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     }
 550:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     return RESET;
 1202              		.loc 1 550 12 view .LVU346
 1203 0014 0020     		movs	r0, #0
 1204              	.LVL51:
 1205              		.loc 1 550 12 view .LVU347
 1206 0016 7047     		bx	lr
 1207              	.LVL52:
 1208              	.L62:
 1209              		.loc 1 550 12 view .LVU348
 1210 0018 0020     		movs	r0, #0
 1211              	.LVL53:
 1212              		.loc 1 550 12 view .LVU349
 1213 001a 7047     		bx	lr
 1214              	.LVL54:
 1215              	.L63:
 547:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****             return SET;
 1216              		.loc 1 547 20 view .LVU350
 1217 001c 0120     		movs	r0, #1
 1218              	.LVL55:
 551:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** }
 1219              		.loc 1 551 1 view .LVU351
 1220 001e 7047     		bx	lr
 1221              	.L65:
 1222              		.align	2
 1223              	.L64:
 1224 0020 00600140 		.word	1073831936
 1225              		.cfi_endproc
 1226              	.LFE139:
 1228              		.section	.text.tli_interrupt_flag_clear,"ax",%progbits
 1229              		.align	1
 1230              		.global	tli_interrupt_flag_clear
 1231              		.syntax unified
 1232              		.thumb
 1233              		.thumb_func
 1235              	tli_interrupt_flag_clear:
 1236              	.LVL56:
 1237              	.LFB140:
 552:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** 
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc97f9V5.s 			page 32


 553:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** /*!
 554:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     \brief    clear TLI interrupt flag
 555:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     \param[in]  int_flag: TLI interrupt flags
 556:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****                 one or more parameters can be selected which are shown as below:
 557:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****       \arg        TLI_INT_FLAG_LM: line mark interrupt flag
 558:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****       \arg        TLI_INT_FLAG_FE: FIFO error interrupt flag
 559:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****       \arg        TLI_INT_FLAG_TE: transaction error interrupt flag
 560:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****       \arg        TLI_INT_FLAG_LCR: layer configuration reloaded interrupt flag
 561:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     \param[out] none
 562:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     \retval     none
 563:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** */
 564:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** void tli_interrupt_flag_clear(uint32_t int_flag)
 565:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** {
 1238              		.loc 1 565 1 is_stmt 1 view -0
 1239              		.cfi_startproc
 1240              		@ args = 0, pretend = 0, frame = 0
 1241              		@ frame_needed = 0, uses_anonymous_args = 0
 1242              		@ link register save eliminated.
 566:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     TLI_INTC |= (int_flag);
 1243              		.loc 1 566 5 view .LVU353
 1244 0000 034A     		ldr	r2, .L67
 1245 0002 D2F83C38 		ldr	r3, [r2, #2108]
 1246              		.loc 1 566 14 is_stmt 0 view .LVU354
 1247 0006 0343     		orrs	r3, r3, r0
 1248 0008 C2F83C38 		str	r3, [r2, #2108]
 567:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** }
 1249              		.loc 1 567 1 view .LVU355
 1250 000c 7047     		bx	lr
 1251              	.L68:
 1252 000e 00BF     		.align	2
 1253              	.L67:
 1254 0010 00600140 		.word	1073831936
 1255              		.cfi_endproc
 1256              	.LFE140:
 1258              		.section	.text.tli_flag_get,"ax",%progbits
 1259              		.align	1
 1260              		.global	tli_flag_get
 1261              		.syntax unified
 1262              		.thumb
 1263              		.thumb_func
 1265              	tli_flag_get:
 1266              	.LVL57:
 1267              	.LFB141:
 568:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** 
 569:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** /*!
 570:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     \brief    get TLI flag or state in TLI_INTF register or TLI_STAT register
 571:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     \param[in]  flag: TLI flags or states
 572:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****                 only one parameter can be selected which is shown as below:
 573:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****       \arg        TLI_FLAG_VDE: current VDE state
 574:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****       \arg        TLI_FLAG_HDE: current HDE state
 575:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****       \arg        TLI_FLAG_VS: current VS status of the TLI
 576:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****       \arg        TLI_FLAG_HS: current HS status of the TLI
 577:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****       \arg        TLI_FLAG_LM: line mark interrupt flag
 578:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****       \arg        TLI_FLAG_FE: FIFO error interrupt flag
 579:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****       \arg        TLI_FLAG_TE: transaction error interrupt flag
 580:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****       \arg        TLI_FLAG_LCR: layer configuration reloaded interrupt flag
 581:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     \param[out] none
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc97f9V5.s 			page 33


 582:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     \retval     FlagStatus: SET or RESET
 583:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** */
 584:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** FlagStatus tli_flag_get(uint32_t flag)
 585:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** {
 1268              		.loc 1 585 1 is_stmt 1 view -0
 1269              		.cfi_startproc
 1270              		@ args = 0, pretend = 0, frame = 0
 1271              		@ frame_needed = 0, uses_anonymous_args = 0
 1272              		@ link register save eliminated.
 586:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     uint32_t stat;
 1273              		.loc 1 586 5 view .LVU357
 587:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     /* choose which register to get flag or state */
 588:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     if(flag >> 31U) {
 1274              		.loc 1 588 5 view .LVU358
 1275              		.loc 1 588 7 is_stmt 0 view .LVU359
 1276 0000 0028     		cmp	r0, #0
 1277              		.loc 1 588 7 view .LVU360
 1278 0002 06DB     		blt	.L74
 589:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****         stat = TLI_INTF;
 590:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     } else {
 591:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****         stat = TLI_STAT;
 1279              		.loc 1 591 9 is_stmt 1 view .LVU361
 1280              		.loc 1 591 14 is_stmt 0 view .LVU362
 1281 0004 064B     		ldr	r3, .L75
 1282 0006 D3F84838 		ldr	r3, [r3, #2120]
 1283              	.LVL58:
 1284              	.L71:
 592:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     }
 593:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     if(flag & stat) {
 1285              		.loc 1 593 5 is_stmt 1 view .LVU363
 1286              		.loc 1 593 7 is_stmt 0 view .LVU364
 1287 000a 0342     		tst	r3, r0
 1288 000c 05D0     		beq	.L73
 594:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****         return SET;
 1289              		.loc 1 594 16 view .LVU365
 1290 000e 0120     		movs	r0, #1
 1291              	.LVL59:
 1292              		.loc 1 594 16 view .LVU366
 1293 0010 7047     		bx	lr
 1294              	.LVL60:
 1295              	.L74:
 589:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****         stat = TLI_INTF;
 1296              		.loc 1 589 9 is_stmt 1 view .LVU367
 589:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****         stat = TLI_INTF;
 1297              		.loc 1 589 14 is_stmt 0 view .LVU368
 1298 0012 034B     		ldr	r3, .L75
 1299 0014 D3F83838 		ldr	r3, [r3, #2104]
 1300              	.LVL61:
 589:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****         stat = TLI_INTF;
 1301              		.loc 1 589 14 view .LVU369
 1302 0018 F7E7     		b	.L71
 1303              	.L73:
 595:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     } else {
 596:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****         return RESET;
 1304              		.loc 1 596 16 view .LVU370
 1305 001a 0020     		movs	r0, #0
 1306              	.LVL62:
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc97f9V5.s 			page 34


 597:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c ****     }
 598:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_tli.c **** }
 1307              		.loc 1 598 1 view .LVU371
 1308 001c 7047     		bx	lr
 1309              	.L76:
 1310 001e 00BF     		.align	2
 1311              	.L75:
 1312 0020 00600140 		.word	1073831936
 1313              		.cfi_endproc
 1314              	.LFE141:
 1316              		.text
 1317              	.Letext0:
 1318              		.file 2 "/Applications/ArmGNUToolchain/12.2.mpacbti-rel1/arm-none-eabi/arm-none-eabi/include/machi
 1319              		.file 3 "/Applications/ArmGNUToolchain/12.2.mpacbti-rel1/arm-none-eabi/arm-none-eabi/include/sys/_
 1320              		.file 4 "../../../GD32F4xx_Firmware_Library/CMSIS/GD/GD32F4xx/Include/gd32f4xx.h"
 1321              		.file 5 "../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Include/gd32f4xx_rcu.h"
 1322              		.file 6 "../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Include/gd32f4xx_tli.h"
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc97f9V5.s 			page 35


DEFINED SYMBOLS
                            *ABS*:00000000 gd32f4xx_tli.c
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc97f9V5.s:21     .text.tli_deinit:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc97f9V5.s:27     .text.tli_deinit:00000000 tli_deinit
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc97f9V5.s:52     .text.tli_struct_para_init:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc97f9V5.s:58     .text.tli_struct_para_init:00000000 tli_struct_para_init
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc97f9V5.s:118    .text.tli_init:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc97f9V5.s:124    .text.tli_init:00000000 tli_init
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc97f9V5.s:244    .text.tli_init:000000ac $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc97f9V5.s:249    .text.tli_dither_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc97f9V5.s:255    .text.tli_dither_config:00000000 tli_dither_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc97f9V5.s:286    .text.tli_dither_config:00000024 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc97f9V5.s:291    .text.tli_enable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc97f9V5.s:297    .text.tli_enable:00000000 tli_enable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc97f9V5.s:315    .text.tli_enable:00000010 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc97f9V5.s:320    .text.tli_disable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc97f9V5.s:326    .text.tli_disable:00000000 tli_disable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc97f9V5.s:344    .text.tli_disable:00000010 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc97f9V5.s:349    .text.tli_reload_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc97f9V5.s:355    .text.tli_reload_config:00000000 tli_reload_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc97f9V5.s:385    .text.tli_reload_config:00000024 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc97f9V5.s:390    .text.tli_layer_struct_para_init:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc97f9V5.s:396    .text.tli_layer_struct_para_init:00000000 tli_layer_struct_para_init
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc97f9V5.s:462    .text.tli_layer_init:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc97f9V5.s:468    .text.tli_layer_init:00000000 tli_layer_init
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc97f9V5.s:609    .text.tli_layer_window_offset_modify:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc97f9V5.s:615    .text.tli_layer_window_offset_modify:00000000 tli_layer_window_offset_modify
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc97f9V5.s:681    .text.tli_layer_window_offset_modify:0000004c $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc97f9V5.s:689    .text.tli_layer_window_offset_modify:00000054 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc97f9V5.s:790    .text.tli_layer_window_offset_modify:000000b4 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc97f9V5.s:796    .text.tli_lut_struct_para_init:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc97f9V5.s:802    .text.tli_lut_struct_para_init:00000000 tli_lut_struct_para_init
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc97f9V5.s:829    .text.tli_lut_init:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc97f9V5.s:835    .text.tli_lut_init:00000000 tli_lut_init
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc97f9V5.s:868    .text.tli_color_key_init:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc97f9V5.s:874    .text.tli_color_key_init:00000000 tli_color_key_init
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc97f9V5.s:896    .text.tli_layer_enable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc97f9V5.s:902    .text.tli_layer_enable:00000000 tli_layer_enable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc97f9V5.s:921    .text.tli_layer_disable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc97f9V5.s:927    .text.tli_layer_disable:00000000 tli_layer_disable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc97f9V5.s:946    .text.tli_color_key_enable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc97f9V5.s:952    .text.tli_color_key_enable:00000000 tli_color_key_enable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc97f9V5.s:971    .text.tli_color_key_disable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc97f9V5.s:977    .text.tli_color_key_disable:00000000 tli_color_key_disable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc97f9V5.s:996    .text.tli_lut_enable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc97f9V5.s:1002   .text.tli_lut_enable:00000000 tli_lut_enable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc97f9V5.s:1021   .text.tli_lut_disable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc97f9V5.s:1027   .text.tli_lut_disable:00000000 tli_lut_disable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc97f9V5.s:1046   .text.tli_line_mark_set:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc97f9V5.s:1052   .text.tli_line_mark_set:00000000 tli_line_mark_set
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc97f9V5.s:1075   .text.tli_line_mark_set:00000018 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc97f9V5.s:1080   .text.tli_current_pos_get:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc97f9V5.s:1086   .text.tli_current_pos_get:00000000 tli_current_pos_get
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc97f9V5.s:1102   .text.tli_current_pos_get:00000008 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc97f9V5.s:1107   .text.tli_interrupt_enable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc97f9V5.s:1113   .text.tli_interrupt_enable:00000000 tli_interrupt_enable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc97f9V5.s:1132   .text.tli_interrupt_enable:00000010 $d
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc97f9V5.s 			page 36


/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc97f9V5.s:1137   .text.tli_interrupt_disable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc97f9V5.s:1143   .text.tli_interrupt_disable:00000000 tli_interrupt_disable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc97f9V5.s:1162   .text.tli_interrupt_disable:00000010 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc97f9V5.s:1167   .text.tli_interrupt_flag_get:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc97f9V5.s:1173   .text.tli_interrupt_flag_get:00000000 tli_interrupt_flag_get
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc97f9V5.s:1224   .text.tli_interrupt_flag_get:00000020 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc97f9V5.s:1229   .text.tli_interrupt_flag_clear:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc97f9V5.s:1235   .text.tli_interrupt_flag_clear:00000000 tli_interrupt_flag_clear
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc97f9V5.s:1254   .text.tli_interrupt_flag_clear:00000010 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc97f9V5.s:1259   .text.tli_flag_get:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc97f9V5.s:1265   .text.tli_flag_get:00000000 tli_flag_get
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//cc97f9V5.s:1312   .text.tli_flag_get:00000020 $d

UNDEFINED SYMBOLS
rcu_periph_reset_enable
rcu_periph_reset_disable
