INFO: [VRFC 10-163] Analyzing VHDL file "E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mig_7series_v4_0_ddr_phy_top
INFO: [VRFC 10-163] Analyzing VHDL file "E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mig_7series_0_mig
INFO: [VRFC 10-163] Analyzing VHDL file "E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mig_7series_0
INFO: [VRFC 10-163] Analyzing VHDL file "E:/xilinx_project/project_2/Freq_Divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Freq_Divider
INFO: [VRFC 10-163] Analyzing VHDL file "E:/xilinx_project/project_2/main.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity digit_display
INFO: [VRFC 10-163] Analyzing VHDL file "E:/xilinx_project/project_2/memory_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memory_controller
INFO: [VRFC 10-163] Analyzing VHDL file "E:/xilinx_project/project_2/project_2.srcs/sources_1/new/switch_manager.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity switches_manager
INFO: [VRFC 10-163] Analyzing VHDL file "E:/xilinx_project/project_2/project_2.srcs/sources_1/new/main_interconnect.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity main_interconnect
