# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 win64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do MCycMIPS32_top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/22.1std/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode {C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/sram.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:22:13 on May 05,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode" C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/sram.v 
# -- Compiling module sram
# 
# Top level modules:
# 	sram
# End time: 15:22:13 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/TestBench {C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/TestBench/sram_tb.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:22:13 on May 05,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/TestBench" C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/TestBench/sram_tb.v 
# -- Compiling module sram_tb
# 
# Top level modules:
# 	sram_tb
# End time: 15:22:13 on May 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  sram_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" sram_tb 
# Start time: 15:22:13 on May 05,2023
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.sram_tb(fast)
# Loading work.sram(fast)
# 
# do C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/simulation/questa/wave2.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /sram_tb/clk
# add wave -noupdate /sram_tb/nce
# add wave -noupdate /sram_tb/re
# add wave -noupdate /sram_tb/we
# add wave -noupdate /sram_tb/addr
# add wave -noupdate /sram_tb/wdata
# add wave -noupdate /sram_tb/data
# add wave -noupdate -radix unsigned /sram_tb/i
# add wave -noupdate -divider SRAM
# add wave -noupdate /sram_tb/DUT/mem
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {0 ps} 0}
# quietly wave cursor active 0
# configure wave -namecolwidth 150
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 1
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ps} {128 ns}
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.sram_tb(fast)
# Loading work.sram(fast)
run -all
# SRAM no error. 
# 
# ** Note: $stop    : C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/TestBench/sram_tb.v(53)
#    Time: 41 us  Iteration: 0  Instance: /sram_tb
# Break in Module sram_tb at C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/TestBench/sram_tb.v line 53
# End time: 15:23:04 on May 05,2023, Elapsed time: 0:00:51
# Errors: 0, Warnings: 0
