{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 17 18:04:40 2011 " "Info: Processing started: Thu Mar 17 18:04:40 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab -c lab --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab -c lab --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "lab42:dd\|decoder_3x8:xx\|out\[5\] " "Warning: Node \"lab42:dd\|decoder_3x8:xx\|out\[5\]\" is a latch" {  } { { "lab42.v" "" { Text "G:/i\{Α龟策/lab6/lab42.v" 40 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lab42:dd\|decoder_3x8:xx\|out\[3\] " "Warning: Node \"lab42:dd\|decoder_3x8:xx\|out\[3\]\" is a latch" {  } { { "lab42.v" "" { Text "G:/i\{Α龟策/lab6/lab42.v" 40 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lab42:dd\|decoder_3x8:xx\|out\[6\] " "Warning: Node \"lab42:dd\|decoder_3x8:xx\|out\[6\]\" is a latch" {  } { { "lab42.v" "" { Text "G:/i\{Α龟策/lab6/lab42.v" 40 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lab42:dd\|decoder_3x8:xx\|out\[1\] " "Warning: Node \"lab42:dd\|decoder_3x8:xx\|out\[1\]\" is a latch" {  } { { "lab42.v" "" { Text "G:/i\{Α龟策/lab6/lab42.v" 40 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lab42:dd\|decoder_3x8:xx\|out\[2\] " "Warning: Node \"lab42:dd\|decoder_3x8:xx\|out\[2\]\" is a latch" {  } { { "lab42.v" "" { Text "G:/i\{Α龟策/lab6/lab42.v" 40 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lab42:dd\|decoder_3x8:xx\|out\[0\] " "Warning: Node \"lab42:dd\|decoder_3x8:xx\|out\[0\]\" is a latch" {  } { { "lab42.v" "" { Text "G:/i\{Α龟策/lab6/lab42.v" 40 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lab42:dd\|decoder_3x8:xx\|out\[4\] " "Warning: Node \"lab42:dd\|decoder_3x8:xx\|out\[4\]\" is a latch" {  } { { "lab42.v" "" { Text "G:/i\{Α龟策/lab6/lab42.v" 40 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "sel\[2\] " "Info: Assuming node \"sel\[2\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "lab.v" "" { Text "G:/i\{Α龟策/lab6/lab.v" 3 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "sel\[1\] " "Info: Assuming node \"sel\[1\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "lab.v" "" { Text "G:/i\{Α龟策/lab6/lab.v" 3 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "sel\[0\] " "Info: Assuming node \"sel\[0\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "lab.v" "" { Text "G:/i\{Α龟策/lab6/lab.v" 3 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "lab42:dd\|decoder_3x8:xx\|Mux0~2 " "Info: Detected gated clock \"lab42:dd\|decoder_3x8:xx\|Mux0~2\" as buffer" {  } { { "lab42.v" "" { Text "G:/i\{Α龟策/lab6/lab42.v" 27 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "lab42:dd\|decoder_3x8:xx\|Mux0~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lab42:dd\|decoder_3x8:xx\|out\[0\] sel\[2\] sel\[2\] 2.519 ns register " "Info: tsu for register \"lab42:dd\|decoder_3x8:xx\|out\[0\]\" (data pin = \"sel\[2\]\", clock pin = \"sel\[2\]\") is 2.519 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.460 ns + Longest pin register " "Info: + Longest pin to register delay is 5.460 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns sel\[2\] 1 CLK PIN_R21 7 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_R21; Fanout = 7; CLK Node = 'sel\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sel[2] } "NODE_NAME" } } { "lab.v" "" { Text "G:/i\{Α龟策/lab6/lab.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.542 ns) + CELL(0.366 ns) 4.738 ns lab42:dd\|decoder_3x8:xx\|Mux0~4 2 COMB LCCOMB_X1_Y8_N22 1 " "Info: 2: + IC(3.542 ns) + CELL(0.366 ns) = 4.738 ns; Loc. = LCCOMB_X1_Y8_N22; Fanout = 1; COMB Node = 'lab42:dd\|decoder_3x8:xx\|Mux0~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.908 ns" { sel[2] lab42:dd|decoder_3x8:xx|Mux0~4 } "NODE_NAME" } } { "lab42.v" "" { Text "G:/i\{Α龟策/lab6/lab42.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.356 ns) + CELL(0.366 ns) 5.460 ns lab42:dd\|decoder_3x8:xx\|out\[0\] 3 REG LCCOMB_X1_Y8_N18 5 " "Info: 3: + IC(0.356 ns) + CELL(0.366 ns) = 5.460 ns; Loc. = LCCOMB_X1_Y8_N18; Fanout = 5; REG Node = 'lab42:dd\|decoder_3x8:xx\|out\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.722 ns" { lab42:dd|decoder_3x8:xx|Mux0~4 lab42:dd|decoder_3x8:xx|out[0] } "NODE_NAME" } } { "lab42.v" "" { Text "G:/i\{Α龟策/lab6/lab42.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.562 ns ( 28.61 % ) " "Info: Total cell delay = 1.562 ns ( 28.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.898 ns ( 71.39 % ) " "Info: Total interconnect delay = 3.898 ns ( 71.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.460 ns" { sel[2] lab42:dd|decoder_3x8:xx|Mux0~4 lab42:dd|decoder_3x8:xx|out[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.460 ns" { sel[2] {} sel[2]~combout {} lab42:dd|decoder_3x8:xx|Mux0~4 {} lab42:dd|decoder_3x8:xx|out[0] {} } { 0.000ns 0.000ns 3.542ns 0.356ns } { 0.000ns 0.830ns 0.366ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.493 ns + " "Info: + Micro setup delay of destination is 0.493 ns" {  } { { "lab42.v" "" { Text "G:/i\{Α龟策/lab6/lab42.v" 40 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sel\[2\] destination 3.434 ns - Shortest register " "Info: - Shortest clock path from clock \"sel\[2\]\" to destination register is 3.434 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns sel\[2\] 1 CLK PIN_R21 7 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_R21; Fanout = 7; CLK Node = 'sel\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sel[2] } "NODE_NAME" } } { "lab.v" "" { Text "G:/i\{Α龟策/lab6/lab.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.564 ns) + CELL(0.053 ns) 1.447 ns lab42:dd\|decoder_3x8:xx\|Mux0~2 2 COMB LCCOMB_X1_Y8_N2 1 " "Info: 2: + IC(0.564 ns) + CELL(0.053 ns) = 1.447 ns; Loc. = LCCOMB_X1_Y8_N2; Fanout = 1; COMB Node = 'lab42:dd\|decoder_3x8:xx\|Mux0~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.617 ns" { sel[2] lab42:dd|decoder_3x8:xx|Mux0~2 } "NODE_NAME" } } { "lab42.v" "" { Text "G:/i\{Α龟策/lab6/lab42.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.000 ns) 2.464 ns lab42:dd\|decoder_3x8:xx\|Mux0~2clkctrl 3 COMB CLKCTRL_G2 7 " "Info: 3: + IC(1.017 ns) + CELL(0.000 ns) = 2.464 ns; Loc. = CLKCTRL_G2; Fanout = 7; COMB Node = 'lab42:dd\|decoder_3x8:xx\|Mux0~2clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.017 ns" { lab42:dd|decoder_3x8:xx|Mux0~2 lab42:dd|decoder_3x8:xx|Mux0~2clkctrl } "NODE_NAME" } } { "lab42.v" "" { Text "G:/i\{Α龟策/lab6/lab42.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.917 ns) + CELL(0.053 ns) 3.434 ns lab42:dd\|decoder_3x8:xx\|out\[0\] 4 REG LCCOMB_X1_Y8_N18 5 " "Info: 4: + IC(0.917 ns) + CELL(0.053 ns) = 3.434 ns; Loc. = LCCOMB_X1_Y8_N18; Fanout = 5; REG Node = 'lab42:dd\|decoder_3x8:xx\|out\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.970 ns" { lab42:dd|decoder_3x8:xx|Mux0~2clkctrl lab42:dd|decoder_3x8:xx|out[0] } "NODE_NAME" } } { "lab42.v" "" { Text "G:/i\{Α龟策/lab6/lab42.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.936 ns ( 27.26 % ) " "Info: Total cell delay = 0.936 ns ( 27.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.498 ns ( 72.74 % ) " "Info: Total interconnect delay = 2.498 ns ( 72.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.434 ns" { sel[2] lab42:dd|decoder_3x8:xx|Mux0~2 lab42:dd|decoder_3x8:xx|Mux0~2clkctrl lab42:dd|decoder_3x8:xx|out[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.434 ns" { sel[2] {} sel[2]~combout {} lab42:dd|decoder_3x8:xx|Mux0~2 {} lab42:dd|decoder_3x8:xx|Mux0~2clkctrl {} lab42:dd|decoder_3x8:xx|out[0] {} } { 0.000ns 0.000ns 0.564ns 1.017ns 0.917ns } { 0.000ns 0.830ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.460 ns" { sel[2] lab42:dd|decoder_3x8:xx|Mux0~4 lab42:dd|decoder_3x8:xx|out[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.460 ns" { sel[2] {} sel[2]~combout {} lab42:dd|decoder_3x8:xx|Mux0~4 {} lab42:dd|decoder_3x8:xx|out[0] {} } { 0.000ns 0.000ns 3.542ns 0.356ns } { 0.000ns 0.830ns 0.366ns 0.366ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.434 ns" { sel[2] lab42:dd|decoder_3x8:xx|Mux0~2 lab42:dd|decoder_3x8:xx|Mux0~2clkctrl lab42:dd|decoder_3x8:xx|out[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.434 ns" { sel[2] {} sel[2]~combout {} lab42:dd|decoder_3x8:xx|Mux0~2 {} lab42:dd|decoder_3x8:xx|Mux0~2clkctrl {} lab42:dd|decoder_3x8:xx|out[0] {} } { 0.000ns 0.000ns 0.564ns 1.017ns 0.917ns } { 0.000ns 0.830ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "sel\[0\] out lab42:dd\|decoder_3x8:xx\|out\[3\] 9.586 ns register " "Info: tco from clock \"sel\[0\]\" to destination pin \"out\" through register \"lab42:dd\|decoder_3x8:xx\|out\[3\]\" is 9.586 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sel\[0\] source 3.658 ns + Longest register " "Info: + Longest clock path from clock \"sel\[0\]\" to source register is 3.658 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns sel\[0\] 1 CLK PIN_P19 7 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_P19; Fanout = 7; CLK Node = 'sel\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sel[0] } "NODE_NAME" } } { "lab.v" "" { Text "G:/i\{Α龟策/lab6/lab.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.633 ns) + CELL(0.228 ns) 1.671 ns lab42:dd\|decoder_3x8:xx\|Mux0~2 2 COMB LCCOMB_X1_Y8_N2 1 " "Info: 2: + IC(0.633 ns) + CELL(0.228 ns) = 1.671 ns; Loc. = LCCOMB_X1_Y8_N2; Fanout = 1; COMB Node = 'lab42:dd\|decoder_3x8:xx\|Mux0~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.861 ns" { sel[0] lab42:dd|decoder_3x8:xx|Mux0~2 } "NODE_NAME" } } { "lab42.v" "" { Text "G:/i\{Α龟策/lab6/lab42.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.000 ns) 2.688 ns lab42:dd\|decoder_3x8:xx\|Mux0~2clkctrl 3 COMB CLKCTRL_G2 7 " "Info: 3: + IC(1.017 ns) + CELL(0.000 ns) = 2.688 ns; Loc. = CLKCTRL_G2; Fanout = 7; COMB Node = 'lab42:dd\|decoder_3x8:xx\|Mux0~2clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.017 ns" { lab42:dd|decoder_3x8:xx|Mux0~2 lab42:dd|decoder_3x8:xx|Mux0~2clkctrl } "NODE_NAME" } } { "lab42.v" "" { Text "G:/i\{Α龟策/lab6/lab42.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.917 ns) + CELL(0.053 ns) 3.658 ns lab42:dd\|decoder_3x8:xx\|out\[3\] 4 REG LCCOMB_X1_Y8_N12 5 " "Info: 4: + IC(0.917 ns) + CELL(0.053 ns) = 3.658 ns; Loc. = LCCOMB_X1_Y8_N12; Fanout = 5; REG Node = 'lab42:dd\|decoder_3x8:xx\|out\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.970 ns" { lab42:dd|decoder_3x8:xx|Mux0~2clkctrl lab42:dd|decoder_3x8:xx|out[3] } "NODE_NAME" } } { "lab42.v" "" { Text "G:/i\{Α龟策/lab6/lab42.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.091 ns ( 29.83 % ) " "Info: Total cell delay = 1.091 ns ( 29.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.567 ns ( 70.17 % ) " "Info: Total interconnect delay = 2.567 ns ( 70.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.658 ns" { sel[0] lab42:dd|decoder_3x8:xx|Mux0~2 lab42:dd|decoder_3x8:xx|Mux0~2clkctrl lab42:dd|decoder_3x8:xx|out[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.658 ns" { sel[0] {} sel[0]~combout {} lab42:dd|decoder_3x8:xx|Mux0~2 {} lab42:dd|decoder_3x8:xx|Mux0~2clkctrl {} lab42:dd|decoder_3x8:xx|out[3] {} } { 0.000ns 0.000ns 0.633ns 1.017ns 0.917ns } { 0.000ns 0.810ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "lab42.v" "" { Text "G:/i\{Α龟策/lab6/lab42.v" 40 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.928 ns + Longest register pin " "Info: + Longest register to pin delay is 5.928 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lab42:dd\|decoder_3x8:xx\|out\[3\] 1 REG LCCOMB_X1_Y8_N12 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X1_Y8_N12; Fanout = 5; REG Node = 'lab42:dd\|decoder_3x8:xx\|out\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lab42:dd|decoder_3x8:xx|out[3] } "NODE_NAME" } } { "lab42.v" "" { Text "G:/i\{Α龟策/lab6/lab42.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.846 ns) + CELL(0.357 ns) 1.203 ns lab41:ee\|tri_state:cc\|out~2 2 COMB LCCOMB_X2_Y6_N30 1 " "Info: 2: + IC(0.846 ns) + CELL(0.357 ns) = 1.203 ns; Loc. = LCCOMB_X2_Y6_N30; Fanout = 1; COMB Node = 'lab41:ee\|tri_state:cc\|out~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.203 ns" { lab42:dd|decoder_3x8:xx|out[3] lab41:ee|tri_state:cc|out~2 } "NODE_NAME" } } { "tri_state.v" "" { Text "G:/i\{Α龟策/lab6/tri_state.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.378 ns) 1.944 ns lab41:ee\|tri_state:cc\|out~1 3 COMB LCCOMB_X1_Y6_N4 1 " "Info: 3: + IC(0.363 ns) + CELL(0.378 ns) = 1.944 ns; Loc. = LCCOMB_X1_Y6_N4; Fanout = 1; COMB Node = 'lab41:ee\|tri_state:cc\|out~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.741 ns" { lab41:ee|tri_state:cc|out~2 lab41:ee|tri_state:cc|out~1 } "NODE_NAME" } } { "tri_state.v" "" { Text "G:/i\{Α龟策/lab6/tri_state.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.357 ns) 2.553 ns lab41:ee\|tri_state:dd\|out~4 4 COMB LCCOMB_X1_Y6_N24 1 " "Info: 4: + IC(0.252 ns) + CELL(0.357 ns) = 2.553 ns; Loc. = LCCOMB_X1_Y6_N24; Fanout = 1; COMB Node = 'lab41:ee\|tri_state:dd\|out~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.609 ns" { lab41:ee|tri_state:cc|out~1 lab41:ee|tri_state:dd|out~4 } "NODE_NAME" } } { "tri_state.v" "" { Text "G:/i\{Α龟策/lab6/tri_state.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.346 ns) 3.148 ns lab41:ee\|tri_state:dd\|out~5 5 COMB LCCOMB_X1_Y6_N28 1 " "Info: 5: + IC(0.249 ns) + CELL(0.346 ns) = 3.148 ns; Loc. = LCCOMB_X1_Y6_N28; Fanout = 1; COMB Node = 'lab41:ee\|tri_state:dd\|out~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.595 ns" { lab41:ee|tri_state:dd|out~4 lab41:ee|tri_state:dd|out~5 } "NODE_NAME" } } { "tri_state.v" "" { Text "G:/i\{Α龟策/lab6/tri_state.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.626 ns) + CELL(2.154 ns) 5.928 ns out 6 PIN PIN_R22 0 " "Info: 6: + IC(0.626 ns) + CELL(2.154 ns) = 5.928 ns; Loc. = PIN_R22; Fanout = 0; PIN Node = 'out'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.780 ns" { lab41:ee|tri_state:dd|out~5 out } "NODE_NAME" } } { "lab.v" "" { Text "G:/i\{Α龟策/lab6/lab.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.592 ns ( 60.59 % ) " "Info: Total cell delay = 3.592 ns ( 60.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.336 ns ( 39.41 % ) " "Info: Total interconnect delay = 2.336 ns ( 39.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.928 ns" { lab42:dd|decoder_3x8:xx|out[3] lab41:ee|tri_state:cc|out~2 lab41:ee|tri_state:cc|out~1 lab41:ee|tri_state:dd|out~4 lab41:ee|tri_state:dd|out~5 out } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.928 ns" { lab42:dd|decoder_3x8:xx|out[3] {} lab41:ee|tri_state:cc|out~2 {} lab41:ee|tri_state:cc|out~1 {} lab41:ee|tri_state:dd|out~4 {} lab41:ee|tri_state:dd|out~5 {} out {} } { 0.000ns 0.846ns 0.363ns 0.252ns 0.249ns 0.626ns } { 0.000ns 0.357ns 0.378ns 0.357ns 0.346ns 2.154ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.658 ns" { sel[0] lab42:dd|decoder_3x8:xx|Mux0~2 lab42:dd|decoder_3x8:xx|Mux0~2clkctrl lab42:dd|decoder_3x8:xx|out[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.658 ns" { sel[0] {} sel[0]~combout {} lab42:dd|decoder_3x8:xx|Mux0~2 {} lab42:dd|decoder_3x8:xx|Mux0~2clkctrl {} lab42:dd|decoder_3x8:xx|out[3] {} } { 0.000ns 0.000ns 0.633ns 1.017ns 0.917ns } { 0.000ns 0.810ns 0.228ns 0.000ns 0.053ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.928 ns" { lab42:dd|decoder_3x8:xx|out[3] lab41:ee|tri_state:cc|out~2 lab41:ee|tri_state:cc|out~1 lab41:ee|tri_state:dd|out~4 lab41:ee|tri_state:dd|out~5 out } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.928 ns" { lab42:dd|decoder_3x8:xx|out[3] {} lab41:ee|tri_state:cc|out~2 {} lab41:ee|tri_state:cc|out~1 {} lab41:ee|tri_state:dd|out~4 {} lab41:ee|tri_state:dd|out~5 {} out {} } { 0.000ns 0.846ns 0.363ns 0.252ns 0.249ns 0.626ns } { 0.000ns 0.357ns 0.378ns 0.357ns 0.346ns 2.154ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "in\[19\] out 10.689 ns Longest " "Info: Longest tpd from source pin \"in\[19\]\" to destination pin \"out\" is 10.689 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.837 ns) 0.837 ns in\[19\] 1 PIN PIN_D12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_D12; Fanout = 1; PIN Node = 'in\[19\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[19] } "NODE_NAME" } } { "lab.v" "" { Text "G:/i\{Α龟策/lab6/lab.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.074 ns) + CELL(0.053 ns) 5.964 ns lab41:ee\|tri_state:cc\|out~2 2 COMB LCCOMB_X2_Y6_N30 1 " "Info: 2: + IC(5.074 ns) + CELL(0.053 ns) = 5.964 ns; Loc. = LCCOMB_X2_Y6_N30; Fanout = 1; COMB Node = 'lab41:ee\|tri_state:cc\|out~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.127 ns" { in[19] lab41:ee|tri_state:cc|out~2 } "NODE_NAME" } } { "tri_state.v" "" { Text "G:/i\{Α龟策/lab6/tri_state.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.378 ns) 6.705 ns lab41:ee\|tri_state:cc\|out~1 3 COMB LCCOMB_X1_Y6_N4 1 " "Info: 3: + IC(0.363 ns) + CELL(0.378 ns) = 6.705 ns; Loc. = LCCOMB_X1_Y6_N4; Fanout = 1; COMB Node = 'lab41:ee\|tri_state:cc\|out~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.741 ns" { lab41:ee|tri_state:cc|out~2 lab41:ee|tri_state:cc|out~1 } "NODE_NAME" } } { "tri_state.v" "" { Text "G:/i\{Α龟策/lab6/tri_state.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.357 ns) 7.314 ns lab41:ee\|tri_state:dd\|out~4 4 COMB LCCOMB_X1_Y6_N24 1 " "Info: 4: + IC(0.252 ns) + CELL(0.357 ns) = 7.314 ns; Loc. = LCCOMB_X1_Y6_N24; Fanout = 1; COMB Node = 'lab41:ee\|tri_state:dd\|out~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.609 ns" { lab41:ee|tri_state:cc|out~1 lab41:ee|tri_state:dd|out~4 } "NODE_NAME" } } { "tri_state.v" "" { Text "G:/i\{Α龟策/lab6/tri_state.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.346 ns) 7.909 ns lab41:ee\|tri_state:dd\|out~5 5 COMB LCCOMB_X1_Y6_N28 1 " "Info: 5: + IC(0.249 ns) + CELL(0.346 ns) = 7.909 ns; Loc. = LCCOMB_X1_Y6_N28; Fanout = 1; COMB Node = 'lab41:ee\|tri_state:dd\|out~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.595 ns" { lab41:ee|tri_state:dd|out~4 lab41:ee|tri_state:dd|out~5 } "NODE_NAME" } } { "tri_state.v" "" { Text "G:/i\{Α龟策/lab6/tri_state.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.626 ns) + CELL(2.154 ns) 10.689 ns out 6 PIN PIN_R22 0 " "Info: 6: + IC(0.626 ns) + CELL(2.154 ns) = 10.689 ns; Loc. = PIN_R22; Fanout = 0; PIN Node = 'out'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.780 ns" { lab41:ee|tri_state:dd|out~5 out } "NODE_NAME" } } { "lab.v" "" { Text "G:/i\{Α龟策/lab6/lab.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.125 ns ( 38.59 % ) " "Info: Total cell delay = 4.125 ns ( 38.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.564 ns ( 61.41 % ) " "Info: Total interconnect delay = 6.564 ns ( 61.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.689 ns" { in[19] lab41:ee|tri_state:cc|out~2 lab41:ee|tri_state:cc|out~1 lab41:ee|tri_state:dd|out~4 lab41:ee|tri_state:dd|out~5 out } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.689 ns" { in[19] {} in[19]~combout {} lab41:ee|tri_state:cc|out~2 {} lab41:ee|tri_state:cc|out~1 {} lab41:ee|tri_state:dd|out~4 {} lab41:ee|tri_state:dd|out~5 {} out {} } { 0.000ns 0.000ns 5.074ns 0.363ns 0.252ns 0.249ns 0.626ns } { 0.000ns 0.837ns 0.053ns 0.378ns 0.357ns 0.346ns 2.154ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lab42:dd\|decoder_3x8:xx\|out\[1\] sel\[0\] sel\[0\] -1.300 ns register " "Info: th for register \"lab42:dd\|decoder_3x8:xx\|out\[1\]\" (data pin = \"sel\[0\]\", clock pin = \"sel\[0\]\") is -1.300 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sel\[0\] destination 3.660 ns + Longest register " "Info: + Longest clock path from clock \"sel\[0\]\" to destination register is 3.660 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns sel\[0\] 1 CLK PIN_P19 7 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_P19; Fanout = 7; CLK Node = 'sel\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sel[0] } "NODE_NAME" } } { "lab.v" "" { Text "G:/i\{Α龟策/lab6/lab.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.633 ns) + CELL(0.228 ns) 1.671 ns lab42:dd\|decoder_3x8:xx\|Mux0~2 2 COMB LCCOMB_X1_Y8_N2 1 " "Info: 2: + IC(0.633 ns) + CELL(0.228 ns) = 1.671 ns; Loc. = LCCOMB_X1_Y8_N2; Fanout = 1; COMB Node = 'lab42:dd\|decoder_3x8:xx\|Mux0~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.861 ns" { sel[0] lab42:dd|decoder_3x8:xx|Mux0~2 } "NODE_NAME" } } { "lab42.v" "" { Text "G:/i\{Α龟策/lab6/lab42.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.000 ns) 2.688 ns lab42:dd\|decoder_3x8:xx\|Mux0~2clkctrl 3 COMB CLKCTRL_G2 7 " "Info: 3: + IC(1.017 ns) + CELL(0.000 ns) = 2.688 ns; Loc. = CLKCTRL_G2; Fanout = 7; COMB Node = 'lab42:dd\|decoder_3x8:xx\|Mux0~2clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.017 ns" { lab42:dd|decoder_3x8:xx|Mux0~2 lab42:dd|decoder_3x8:xx|Mux0~2clkctrl } "NODE_NAME" } } { "lab42.v" "" { Text "G:/i\{Α龟策/lab6/lab42.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.919 ns) + CELL(0.053 ns) 3.660 ns lab42:dd\|decoder_3x8:xx\|out\[1\] 4 REG LCCOMB_X1_Y8_N6 5 " "Info: 4: + IC(0.919 ns) + CELL(0.053 ns) = 3.660 ns; Loc. = LCCOMB_X1_Y8_N6; Fanout = 5; REG Node = 'lab42:dd\|decoder_3x8:xx\|out\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.972 ns" { lab42:dd|decoder_3x8:xx|Mux0~2clkctrl lab42:dd|decoder_3x8:xx|out[1] } "NODE_NAME" } } { "lab42.v" "" { Text "G:/i\{Α龟策/lab6/lab42.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.091 ns ( 29.81 % ) " "Info: Total cell delay = 1.091 ns ( 29.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.569 ns ( 70.19 % ) " "Info: Total interconnect delay = 2.569 ns ( 70.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.660 ns" { sel[0] lab42:dd|decoder_3x8:xx|Mux0~2 lab42:dd|decoder_3x8:xx|Mux0~2clkctrl lab42:dd|decoder_3x8:xx|out[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.660 ns" { sel[0] {} sel[0]~combout {} lab42:dd|decoder_3x8:xx|Mux0~2 {} lab42:dd|decoder_3x8:xx|Mux0~2clkctrl {} lab42:dd|decoder_3x8:xx|out[1] {} } { 0.000ns 0.000ns 0.633ns 1.017ns 0.919ns } { 0.000ns 0.810ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "lab42.v" "" { Text "G:/i\{Α龟策/lab6/lab42.v" 40 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.960 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.960 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns sel\[0\] 1 CLK PIN_P19 7 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_P19; Fanout = 7; CLK Node = 'sel\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sel[0] } "NODE_NAME" } } { "lab.v" "" { Text "G:/i\{Α龟策/lab6/lab.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.632 ns) + CELL(0.053 ns) 4.495 ns lab42:dd\|decoder_3x8:xx\|Mux0~5 2 COMB LCCOMB_X1_Y8_N14 1 " "Info: 2: + IC(3.632 ns) + CELL(0.053 ns) = 4.495 ns; Loc. = LCCOMB_X1_Y8_N14; Fanout = 1; COMB Node = 'lab42:dd\|decoder_3x8:xx\|Mux0~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.685 ns" { sel[0] lab42:dd|decoder_3x8:xx|Mux0~5 } "NODE_NAME" } } { "lab42.v" "" { Text "G:/i\{Α龟策/lab6/lab42.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.237 ns) + CELL(0.228 ns) 4.960 ns lab42:dd\|decoder_3x8:xx\|out\[1\] 3 REG LCCOMB_X1_Y8_N6 5 " "Info: 3: + IC(0.237 ns) + CELL(0.228 ns) = 4.960 ns; Loc. = LCCOMB_X1_Y8_N6; Fanout = 5; REG Node = 'lab42:dd\|decoder_3x8:xx\|out\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.465 ns" { lab42:dd|decoder_3x8:xx|Mux0~5 lab42:dd|decoder_3x8:xx|out[1] } "NODE_NAME" } } { "lab42.v" "" { Text "G:/i\{Α龟策/lab6/lab42.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.091 ns ( 22.00 % ) " "Info: Total cell delay = 1.091 ns ( 22.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.869 ns ( 78.00 % ) " "Info: Total interconnect delay = 3.869 ns ( 78.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.960 ns" { sel[0] lab42:dd|decoder_3x8:xx|Mux0~5 lab42:dd|decoder_3x8:xx|out[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.960 ns" { sel[0] {} sel[0]~combout {} lab42:dd|decoder_3x8:xx|Mux0~5 {} lab42:dd|decoder_3x8:xx|out[1] {} } { 0.000ns 0.000ns 3.632ns 0.237ns } { 0.000ns 0.810ns 0.053ns 0.228ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.660 ns" { sel[0] lab42:dd|decoder_3x8:xx|Mux0~2 lab42:dd|decoder_3x8:xx|Mux0~2clkctrl lab42:dd|decoder_3x8:xx|out[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.660 ns" { sel[0] {} sel[0]~combout {} lab42:dd|decoder_3x8:xx|Mux0~2 {} lab42:dd|decoder_3x8:xx|Mux0~2clkctrl {} lab42:dd|decoder_3x8:xx|out[1] {} } { 0.000ns 0.000ns 0.633ns 1.017ns 0.919ns } { 0.000ns 0.810ns 0.228ns 0.000ns 0.053ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.960 ns" { sel[0] lab42:dd|decoder_3x8:xx|Mux0~5 lab42:dd|decoder_3x8:xx|out[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.960 ns" { sel[0] {} sel[0]~combout {} lab42:dd|decoder_3x8:xx|Mux0~5 {} lab42:dd|decoder_3x8:xx|out[1] {} } { 0.000ns 0.000ns 3.632ns 0.237ns } { 0.000ns 0.810ns 0.053ns 0.228ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 10 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "138 " "Info: Peak virtual memory: 138 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 17 18:05:00 2011 " "Info: Processing ended: Thu Mar 17 18:05:00 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Info: Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
