// Seed: 2702944657
module module_0 ();
  logic id_1;
  ;
  logic id_2;
  ;
  id_3(
      id_1, 1'b0
  );
  assign id_1 = id_2;
  tri1 id_4 = -1'd0 != -1;
endmodule
module module_1 (
    id_1
);
  output wire id_1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  module_0 modCall_1 ();
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  tri0 \id_6 , id_7, id_8;
  assign id_7 = id_2;
  logic id_9;
  assign id_8 = 1;
  wire id_10;
endmodule
