
---------- Begin Simulation Statistics ----------
final_tick                               1533393309000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 153049                       # Simulator instruction rate (inst/s)
host_mem_usage                                4559092                       # Number of bytes of host memory used
host_op_rate                                   232490                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 13394.38                       # Real time elapsed on the host
host_tick_rate                               34658997                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2050000003                       # Number of instructions simulated
sim_ops                                    3114064159                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.464236                       # Number of seconds simulated
sim_ticks                                464235838750                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2242707                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4485306                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect       273227                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted     49973063                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits     32783644                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups     32896983                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses       113339                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups      50605666                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS        328455                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted        24618                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads      1610384895                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      800337061                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts       273257                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         48374349                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events    108378317                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitSquashedInsts     14465413                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts   1000000001                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps   1515497738                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    926411270                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     1.635880                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.706387                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    528137140     57.01%     57.01% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1    169621215     18.31%     75.32% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     10115892      1.09%     76.41% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     47221709      5.10%     81.51% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4     34037701      3.67%     85.18% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      6073127      0.66%     85.84% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      9346546      1.01%     86.85% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7     13479623      1.46%     88.30% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8    108378317     11.70%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    926411270                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts          3744134                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls       255152                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts      1512631833                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           429095764                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass       303512      0.02%      0.02% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    929947176     61.36%     61.38% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult       405400      0.03%     61.41% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv            0      0.00%     61.41% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd       154685      0.01%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu       202118      0.01%     61.43% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     61.43% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt       235652      0.02%     61.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc       693021      0.05%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd       517187      0.03%     61.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp          158      0.00%     61.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt       773139      0.05%     61.58% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv       101508      0.01%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult        52518      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead    428305920     28.26%     89.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite    153013090     10.10%     99.95% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead       789844      0.05%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite         2810      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total   1515497738                       # Class of committed instruction
system.switch_cpus_1.commit.refs            582111664                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts        1000000001                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps          1515497738                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     0.928472                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.928472                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    687163392                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts   1534035546                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       41342794                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       130512073                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles       286751                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles     69161508                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         431203431                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses                5399                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses         153268788                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses               45758                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches          50605666                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        78185890                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           849863503                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        36320                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts           1014232714                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles           30                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles          184                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles        573502                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.054504                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     78316061                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     33112099                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.092368                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    928466529                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.659300                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.008805                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      679163817     73.15%     73.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       16909711      1.82%     74.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2        9540640      1.03%     76.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       19659160      2.12%     78.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4       31727110      3.42%     81.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5        4851906      0.52%     82.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6        7042656      0.76%     82.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7       24360185      2.62%     85.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8      135211344     14.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    928466529                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads         7565452                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes        3793508                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                  5148                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts       350638                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       48789320                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           1.641860                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          584659813                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores        153268684                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles       3657950                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    431697270                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts         1725                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts         2805                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts    153578437                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts   1529962152                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    431391129                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       551677                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts   1524420469                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        83716                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents    149458692                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       286751                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles    149629284                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked        45801                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads     28098735                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses         6119                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation        14839                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads           60                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads      2601501                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores       562533                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        14839                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect       223895                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       126743                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers      2560822758                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count          1523654232                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.497778                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers      1274722169                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             1.641035                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent           1523842490                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads     3096008756                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes    1317547363                       # number of integer regfile writes
system.switch_cpus_1.ipc                     1.077039                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.077039                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass       360139      0.02%      0.02% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    935917414     61.37%     61.40% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult       413719      0.03%     61.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv            0      0.00%     61.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd       200187      0.01%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt          498      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu       265902      0.02%     61.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     61.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt       246745      0.02%     61.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc       732143      0.05%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd       797269      0.05%     61.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     61.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp          188      0.00%     61.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt       909573      0.06%     61.63% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv       131767      0.01%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult        62203      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    430440685     28.23%     89.87% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite    153277229     10.05%     99.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead      1212039      0.08%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite         4449      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total   1524972149                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses       4832051                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads      9626909                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses      4683236                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes      7132156                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt           7847041                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.005146                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu        825263     10.52%     10.52% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     10.52% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     10.52% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     10.52% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     10.52% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            6      0.00%     10.52% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     10.52% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     10.52% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     10.52% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     10.52% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     10.52% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     10.52% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     10.52% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0      0.00%     10.52% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     10.52% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%     10.52% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            1      0.00%     10.52% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     10.52% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     10.52% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     10.52% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     10.52% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     10.52% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     10.52% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd        11970      0.15%     10.67% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     10.67% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     10.67% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt        26186      0.33%     11.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            1      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      6974805     88.88%     99.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite         8352      0.11%     99.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead          403      0.01%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite           54      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses   1527627000                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   3976921644                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses   1518970996                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes   1537308817                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded       1529957004                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued      1524972149                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded         5148                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined     14464390                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued       290688                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved         5148                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined     23744591                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    928466529                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     1.642463                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.104795                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    480623310     51.77%     51.77% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     61768334      6.65%     58.42% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2    105240461     11.33%     69.75% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     89089460      9.60%     79.35% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     76296075      8.22%     87.57% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     49781844      5.36%     92.93% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     37544172      4.04%     96.97% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7     18887023      2.03%     99.01% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8      9235850      0.99%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    928466529                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 1.642454                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses          78185921                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                  48                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads     20857759                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores     25804918                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    431697270                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores    153578437                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     683042239                       # number of misc regfile reads
system.switch_cpus_1.numCycles              928471677                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles     160435682                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps   2111352788                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents      8448672                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       70871219                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents    130683985                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents      6504858                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   5424919429                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts   1532177911                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   2133438455                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       169924406                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents    363853479                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles       286751                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles    526948461                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps       22085615                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups      9253498                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups   3108919070                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       405221661                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads         2347996104                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        3061997800                       # The number of ROB writes
system.switch_cpus_1.timesIdled                    65                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests          120                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5984100                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         5083                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     11952822                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           5083                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests      5340048                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops         5041                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests     10674960                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops           5041                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              37596                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2208506                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34107                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2205097                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2205097                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         37596                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port      6727999                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total      6727999                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6727999                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port    284876736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total    284876736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               284876736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2242693                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2242693    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2242693                       # Request fanout histogram
system.membus.reqLayer2.occupancy         13879232500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy        12008186000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.6                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1533393309000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1533393309000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1533393309000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1533393309000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1533393309000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1533393309000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1533393309000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3079064                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5777701                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          140                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3068725                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           15378                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          15378                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2889658                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2889658                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3079064                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          420                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     17936502                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              17936922                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        17920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    567910016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              567927936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2877844                       # Total snoops (count)
system.tol2bus.snoopTraffic                 183852096                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          8861944                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000587                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.024223                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                8856741     99.94%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   5203      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            8861944                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         8881563000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        8960562499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            210000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1533393309000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst           22                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data       633668                       # number of demand (read+write) hits
system.l2.demand_hits::total                   633690                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst           22                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data       633668                       # number of overall hits
system.l2.overall_hits::total                  633690                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst          118                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data      5334914                       # number of demand (read+write) misses
system.l2.demand_misses::total                5335032                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst          118                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data      5334914                       # number of overall misses
system.l2.overall_misses::total               5335032                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst     13559500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data 306634371500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     306647931000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst     13559500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data 306634371500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    306647931000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst          140                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      5968582                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5968722                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst          140                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      5968582                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5968722                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.842857                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.893833                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.893832                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.842857                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.893833                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.893832                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 114911.016949                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 57476.909937                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 57478.180262                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 114911.016949                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 57476.909937                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 57478.180262                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2872685                       # number of writebacks
system.l2.writebacks::total                   2872685                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst          118                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data      5334914                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5335032                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst          118                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data      5334914                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5335032                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst     12379500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data 253285231500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 253297611000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst     12379500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data 253285231500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 253297611000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.842857                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.893833                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.893832                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.842857                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.893833                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.893832                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 104911.016949                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 47476.909937                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 47478.180262                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 104911.016949                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 47476.909937                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 47478.180262                       # average overall mshr miss latency
system.l2.replacements                        2872803                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2905012                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2905012                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2905012                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2905012                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          140                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              140                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          140                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          140                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      2462144                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       2462144                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data        10397                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                10397                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data         4981                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               4981                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data        15378                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            15378                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.323904                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.323904                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data         4981                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          4981                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data     82619000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     82619000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.323904                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.323904                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 16586.829954                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 16586.829954                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data        21930                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 21930                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data      2867728                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2867728                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data 233285675500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  233285675500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data      2889658                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2889658                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.992411                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.992411                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 81348.606109                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81348.606109                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data      2867728                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2867728                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data 204608395500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 204608395500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.992411                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.992411                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 71348.606109                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71348.606109                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst           22                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus_1.data       611738                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             611760                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst          118                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.data      2467186                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          2467304                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst     13559500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.data  73348696000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  73362255500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst          140                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.data      3078924                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3079064                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.842857                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.801314                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.801316                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 114911.016949                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 29729.698531                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 29733.772369                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          118                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.data      2467186                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      2467304                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     12379500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data  48676836000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  48689215500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.842857                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.801314                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.801316                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 104911.016949                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 19729.698531                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 19733.772369                       # average ReadCleanReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1533393309000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4094.648906                       # Cycle average of tags in use
system.l2.tags.total_refs                     4860114                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2909247                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.670575                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    4094.648906                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.999670                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999670                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4095                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           97                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          724                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3255                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           19                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.999756                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  98526768                       # Number of tag accesses
system.l2.tags.data_accesses                 98526768                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1533393309000                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.data      3092339                       # number of demand (read+write) hits
system.l3.demand_hits::total                  3092339                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.data      3092339                       # number of overall hits
system.l3.overall_hits::total                 3092339                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst          118                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data      2242575                       # number of demand (read+write) misses
system.l3.demand_misses::total                2242693                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst          118                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data      2242575                       # number of overall misses
system.l3.overall_misses::total               2242693                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst     11669500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data 182073301000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total     182084970500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst     11669500                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data 182073301000                       # number of overall miss cycles
system.l3.overall_miss_latency::total    182084970500                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst          118                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data      5334914                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              5335032                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst          118                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data      5334914                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             5335032                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.420358                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.420371                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.420358                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.420371                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 98894.067797                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 81189.392105                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 81190.323642                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 98894.067797                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 81189.392105                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 81190.323642                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks             2208506                       # number of writebacks
system.l3.writebacks::total                   2208506                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst          118                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data      2242575                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total           2242693                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst          118                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data      2242575                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total          2242693                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst     10489500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data 159647551000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total 159658040500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst     10489500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data 159647551000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total 159658040500                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.420358                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.420371                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.420358                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.420371                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 88894.067797                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 71189.392105                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 71190.323642                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 88894.067797                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 71189.392105                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 71190.323642                       # average overall mshr miss latency
system.l3.replacements                        2242799                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks      2872685                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total          2872685                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks      2872685                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total      2872685                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks         4851                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total          4851                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data         4981                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                 4981                       # number of UpgradeReq hits
system.l3.UpgradeReq_accesses::.switch_cpus_1.data         4981                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total             4981                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_hits::.switch_cpus_1.data       662631                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                662631                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data      2205097                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total             2205097                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data 178619104000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total  178619104000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data      2867728                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total           2867728                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.768935                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.768935                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 81002.832982                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 81002.832982                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data      2205097                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total        2205097                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data 156568134000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total 156568134000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.768935                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.768935                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 71002.832982                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 71002.832982                       # average ReadExReq mshr miss latency
system.l3.ReadCleanReq_hits::.switch_cpus_1.data      2429708                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::total            2429708                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_misses::.switch_cpus_1.inst          118                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::.switch_cpus_1.data        37478                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::total            37596                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.inst     11669500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.data   3454197000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::total   3465866500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_accesses::.switch_cpus_1.inst          118                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::.switch_cpus_1.data      2467186                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::total        2467304                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.015191                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::total      0.015238                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 98894.067797                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 92165.990715                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::total 92187.107671                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          118                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.data        37478                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::total        37596                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     10489500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data   3079417000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::total   3089906500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.015191                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::total     0.015238                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 88894.067797                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 82165.990715                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::total 82187.107671                       # average ReadCleanReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1533393309000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        16384                       # Cycle average of tags in use
system.l3.tags.total_refs                    14534783                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                   2259183                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      6.433646                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks     372.972785                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data       256.467787                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data    60.777342                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst     0.514120                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data 15693.267966                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.022764                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.015654                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.003710                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.000031                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.957841                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1          166                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2         1902                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3        13519                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4          791                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                 173042159                       # Number of tag accesses
system.l3.tags.data_accesses                173042159                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1533393309000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp           2467304                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty      5081191                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict         2496555                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq            4981                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp           4981                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq          2867728                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp         2867728                       # Transaction distribution
system.tol3bus.trans_dist::ReadCleanReq       2467304                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side     16014973                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    525293888                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                         2242799                       # Total snoops (count)
system.tol3bus.snoopTraffic                 141344384                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          7582812                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.000665                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.025775                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                7577771     99.93%     99.93% # Request fanout histogram
system.tol3bus.snoop_fanout::1                   5041      0.07%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            7582812                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         8210165000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        8005038500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             1.7                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1533393309000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst         7552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data    143524800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          143532352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst         7552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          7552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    141344384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       141344384                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst          118                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data      2242575                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2242693                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2208506                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2208506                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst        16268                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data    309163550                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             309179818                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst        16268                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            16268                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      304466765                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            304466765                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      304466765                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst        16268                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data    309163550                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            613646583                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2208506.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples       118.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples   2241588.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004818002500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       127393                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       127393                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             6761536                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2083516                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2242693                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2208506                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2242693                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2208506                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    987                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            133099                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            135992                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            146998                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            151937                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            150366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            132621                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            120035                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            135898                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            135890                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            138690                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           154118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           162004                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           146435                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           138391                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           126367                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           132865                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            132916                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            135072                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            146789                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            150474                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            144307                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            131626                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            119807                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            126644                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            132840                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            138712                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           150649                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           158470                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           143925                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           138233                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           125961                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           132061                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.94                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  25449270000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                11208530000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             67481257500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11352.64                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30102.64                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1648533                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1896281                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.54                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                85.86                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2242693                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2208506                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2225883                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   13603                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1681                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     528                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  84564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  84802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 127389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 127396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 127401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 127451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 127438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 127429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 127452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 127463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 127513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 127488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 127450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 127490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 127531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 127419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 127414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 127394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       905377                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    314.578312                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   178.514057                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   322.557332                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       421859     46.59%     46.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        93518     10.33%     56.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        79305      8.76%     65.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        71180      7.86%     73.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        43697      4.83%     78.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        48446      5.35%     83.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        47288      5.22%     88.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        39195      4.33%     93.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        60889      6.73%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       905377                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       127393                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.596736                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.547884                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      1.348599                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6-7               8      0.01%      0.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-9              10      0.01%      0.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10-11            10      0.01%      0.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-13            38      0.03%      0.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14-15           399      0.31%      0.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-17         39328     30.87%     31.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18-19         81260     63.79%     95.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-21          4553      3.57%     98.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22-23          1153      0.91%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-25           392      0.31%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26-27           146      0.11%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-29            46      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30-31            17      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-33            21      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::34-35             4      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-37             7      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-41             1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        127393                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       127393                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.336007                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.309205                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.951803                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            42597     33.44%     33.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              215      0.17%     33.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            83826     65.80%     99.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              695      0.55%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               56      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        127393                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              143469184                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   63168                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               141343104                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               143532352                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            141344384                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       309.04                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       304.46                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    309.18                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    304.47                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.79                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.41                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.38                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  464247541000                       # Total gap between requests
system.mem_ctrls.avgGap                     104297.19                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst         7552                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data    143461632                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    141343104                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 16267.593687584509                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 309027481.347162544727                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 304464007.734904766083                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst          118                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data      2242575                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2208506                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst      5590250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data  67475667250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 10998770272250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     47375.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     30088.48                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4980185.82                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    79.65                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3415076280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1815156090                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          8102186400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         5850842220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     36646066080.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     164390455560                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      39832494240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       260052276870                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        560.172772                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 100221720250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  15501720000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 348512398500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3049322640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1620749625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          7903594440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         5677454700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     36646066080.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     163722546090                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      40394944320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       259014677895                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        557.937704                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 101910138750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  15501720000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 346823980000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1533393309000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1382793970                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     69165822                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     78185722                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1530145514                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1382793970                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     69165822                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     78185722                       # number of overall hits
system.cpu.icache.overall_hits::total      1530145514                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1944                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst          168                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2112                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1944                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst          168                       # number of overall misses
system.cpu.icache.overall_misses::total          2112                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst     16308000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     16308000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst     16308000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     16308000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1382795914                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     69165822                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     78185890                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1530147626                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1382795914                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     69165822                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     78185890                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1530147626                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 97071.428571                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  7721.590909                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 97071.428571                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  7721.590909                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1572                       # number of writebacks
system.cpu.icache.writebacks::total              1572                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst           28                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           28                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst           28                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           28                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst          140                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          140                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst          140                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          140                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst     14005500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     14005500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst     14005500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     14005500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 100039.285714                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 100039.285714                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 100039.285714                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 100039.285714                       # average overall mshr miss latency
system.cpu.icache.replacements                   1572                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1382793970                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     69165822                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     78185722                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1530145514                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1944                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst          168                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2112                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst     16308000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     16308000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1382795914                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     69165822                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     78185890                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1530147626                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 97071.428571                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  7721.590909                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst           28                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           28                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst          140                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          140                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst     14005500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     14005500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 100039.285714                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 100039.285714                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1533393309000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.985670                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1530147598                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2084                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          734235.891555                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   489.172338                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst    22.813332                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.955415                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.044557                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999972                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        6120592588                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       6120592588                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1533393309000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1533393309000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1533393309000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1533393309000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1533393309000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1533393309000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1533393309000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    572830860                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     28810504                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    546366268                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1148007632                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    572830860                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     28810504                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    546366268                       # number of overall hits
system.cpu.dcache.overall_hits::total      1148007632                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      6158969                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       314528                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data      9749342                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       16222839                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      6158969                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       314528                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data      9749342                       # number of overall misses
system.cpu.dcache.overall_misses::total      16222839                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  18357304000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 392401432536                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 410758736536                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  18357304000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 392401432536                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 410758736536                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    578989829                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     29125032                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    556115610                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1164230471                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    578989829                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     29125032                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    556115610                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1164230471                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010637                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.010799                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.017531                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013934                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010637                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.010799                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.017531                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.013934                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 58364.609828                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 40249.017066                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 25319.781361                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 58364.609828                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 40249.017066                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 25319.781361                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1213458                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          206                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             52625                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    23.058584                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    51.500000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      5943847                       # number of writebacks
system.cpu.dcache.writebacks::total           5943847                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data      3768566                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      3768566                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data      3768566                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      3768566                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       314528                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      5980776                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      6295304                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       314528                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      5980776                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      6295304                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  18042776000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 322606558536                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 340649334536                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  18042776000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 322606558536                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 340649334536                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.010799                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.010755                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005407                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.010799                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.010755                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005407                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 57364.609828                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 53940.585392                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 54111.657600                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 57364.609828                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 53940.585392                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 54111.657600                       # average overall mshr miss latency
system.cpu.dcache.replacements               12421698                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    423154037                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     21302592                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    396255431                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       840712060                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3266661                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       167807                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data      6844306                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      10278774                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   4585638000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 151344057000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 155929695000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    426420698                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     21470399                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    403099737                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    850990834                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007661                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.007816                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.016979                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012079                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 27326.857640                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 22112.403653                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 15170.067461                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data      3765382                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      3765382                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       167807                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data      3078924                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3246731                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   4417831000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data  84454219000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  88872050000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.007816                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.007638                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003815                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 26326.857640                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 27429.783587                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 27372.778958                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    149676823                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      7507912                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data    150110837                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      307295572                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2892308                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       146721                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data      2905036                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      5944065                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  13771666000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data 241057375536                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 254829041536                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    152569131                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      7654633                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data    153015873                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    313239637                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.018957                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.019168                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.018985                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.018976                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 93862.950771                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 82979.135383                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 42871.173437                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data         3184                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         3184                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       146721                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data      2901852                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      3048573                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  13624945000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data 238152339536                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 251777284536                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.019168                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.018964                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009732                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 92862.950771                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 82069.085376                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 82588.569976                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1533393309000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.995206                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1160466709                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          12422210                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             93.418700                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   318.652328                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    38.365674                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   154.977204                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.622368                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.074933                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.302690                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999991                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          175                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          270                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           51                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        4669344094                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       4669344094                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1533393309000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 952815049000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 580578260000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
