Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Jan 16 15:54:55 2025
| Host         : DESKTOP-QUUSVPG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ALU_timing_summary_routed.rpt -pb ALU_timing_summary_routed.pb -rpx ALU_timing_summary_routed.rpx -warn_on_violation
| Design       : ALU
| Device       : xa7a12t-cpg238
| Speed File   : -2I  PRODUCTION 1.16 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   33          inf        0.000                      0                   33           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ALUCtrl[2]
                            (input port)
  Destination:            Zero
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.981ns  (logic 5.120ns (36.621%)  route 8.861ns (63.379%))
  Logic Levels:           14  (CARRY4=8 IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N2                                                0.000     0.000 r  ALUCtrl[2] (IN)
                         net (fo=0)                   0.000     0.000    ALUCtrl[2]
    N2                   IBUF (Prop_ibuf_I_O)         0.863     0.863 r  ALUCtrl_IBUF[2]_inst/O
                         net (fo=65, routed)          3.894     4.758    adder_2/ALUCtrl_IBUF[2]
    SLICE_X1Y19          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.515     5.273 r  adder_2/sum_carry/CO[3]
                         net (fo=1, routed)           0.000     5.273    adder_2/sum_carry_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.371 r  adder_2/sum_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.371    adder_2/sum_carry__0_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.469 r  adder_2/sum_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.469    adder_2/sum_carry__1_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.567 r  adder_2/sum_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.567    adder_2/sum_carry__2_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.665 r  adder_2/sum_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.665    adder_2/sum_carry__3_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.763 r  adder_2/sum_carry__4/CO[3]
                         net (fo=1, routed)           0.008     5.771    adder_2/sum_carry__4_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.869 r  adder_2/sum_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.869    adder_2/sum_carry__5_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.134 f  adder_2/sum_carry__6/O[1]
                         net (fo=1, routed)           0.679     6.813    adder_2/sum__93[29]
    SLICE_X0Y28          LUT6 (Prop_lut6_I5_O)        0.250     7.063 f  adder_2/Y_OBUF[29]_inst_i_1/O
                         net (fo=2, routed)           0.956     8.019    adder_2/Y_OBUF[29]
    SLICE_X0Y32          LUT4 (Prop_lut4_I2_O)        0.105     8.124 r  adder_2/Zero_OBUF_inst_i_9/O
                         net (fo=1, routed)           0.229     8.353    adder_2/Zero_OBUF_inst_i_9_n_0
    SLICE_X0Y31          LUT6 (Prop_lut6_I5_O)        0.105     8.458 r  adder_2/Zero_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.353     8.811    adder_2/Zero_OBUF_inst_i_4_n_0
    SLICE_X0Y31          LUT6 (Prop_lut6_I5_O)        0.105     8.916 r  adder_2/Zero_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.741    11.657    Zero_OBUF
    L2                   OBUF (Prop_obuf_I_O)         2.324    13.981 r  Zero_OBUF_inst/O
                         net (fo=0)                   0.000    13.981    Zero
    L2                                                                r  Zero (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUCtrl[2]
                            (input port)
  Destination:            Y[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.412ns  (logic 4.819ns (38.827%)  route 7.593ns (61.173%))
  Logic Levels:           11  (CARRY4=8 IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N2                                                0.000     0.000 r  ALUCtrl[2] (IN)
                         net (fo=0)                   0.000     0.000    ALUCtrl[2]
    N2                   IBUF (Prop_ibuf_I_O)         0.863     0.863 r  ALUCtrl_IBUF[2]_inst/O
                         net (fo=65, routed)          3.894     4.758    adder_2/ALUCtrl_IBUF[2]
    SLICE_X1Y19          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.515     5.273 r  adder_2/sum_carry/CO[3]
                         net (fo=1, routed)           0.000     5.273    adder_2/sum_carry_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.371 r  adder_2/sum_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.371    adder_2/sum_carry__0_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.469 r  adder_2/sum_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.469    adder_2/sum_carry__1_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.567 r  adder_2/sum_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.567    adder_2/sum_carry__2_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.665 r  adder_2/sum_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.665    adder_2/sum_carry__3_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.763 r  adder_2/sum_carry__4/CO[3]
                         net (fo=1, routed)           0.008     5.771    adder_2/sum_carry__4_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.869 r  adder_2/sum_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.869    adder_2/sum_carry__5_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     6.129 r  adder_2/sum_carry__6/O[3]
                         net (fo=2, routed)           0.685     6.814    adder_2/sum__93[31]
    SLICE_X0Y28          LUT6 (Prop_lut6_I5_O)        0.257     7.071 r  adder_2/Y_OBUF[31]_inst_i_1/O
                         net (fo=2, routed)           3.005    10.076    Y_OBUF[31]
    L1                   OBUF (Prop_obuf_I_O)         2.336    12.412 r  Y_OBUF[31]_inst/O
                         net (fo=0)                   0.000    12.412    Y[31]
    L1                                                                r  Y[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUCtrl[2]
                            (input port)
  Destination:            Y[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.274ns  (logic 4.665ns (38.008%)  route 7.609ns (61.992%))
  Logic Levels:           10  (CARRY4=7 IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N2                                                0.000     0.000 r  ALUCtrl[2] (IN)
                         net (fo=0)                   0.000     0.000    ALUCtrl[2]
    N2                   IBUF (Prop_ibuf_I_O)         0.863     0.863 r  ALUCtrl_IBUF[2]_inst/O
                         net (fo=65, routed)          3.894     4.758    adder_2/ALUCtrl_IBUF[2]
    SLICE_X1Y19          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.515     5.273 r  adder_2/sum_carry/CO[3]
                         net (fo=1, routed)           0.000     5.273    adder_2/sum_carry_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.371 r  adder_2/sum_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.371    adder_2/sum_carry__0_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.469 r  adder_2/sum_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.469    adder_2/sum_carry__1_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.567 r  adder_2/sum_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.567    adder_2/sum_carry__2_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.665 r  adder_2/sum_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.665    adder_2/sum_carry__3_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.763 r  adder_2/sum_carry__4/CO[3]
                         net (fo=1, routed)           0.008     5.771    adder_2/sum_carry__4_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     5.971 r  adder_2/sum_carry__5/O[2]
                         net (fo=1, routed)           0.660     6.630    adder_2/sum__93[26]
    SLICE_X0Y25          LUT6 (Prop_lut6_I5_O)        0.253     6.883 r  adder_2/Y_OBUF[26]_inst_i_1/O
                         net (fo=2, routed)           3.047     9.930    Y_OBUF[26]
    B16                  OBUF (Prop_obuf_I_O)         2.344    12.274 r  Y_OBUF[26]_inst/O
                         net (fo=0)                   0.000    12.274    Y[26]
    B16                                                               r  Y[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUCtrl[2]
                            (input port)
  Destination:            Y[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.187ns  (logic 4.731ns (38.818%)  route 7.456ns (61.182%))
  Logic Levels:           10  (CARRY4=7 IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N2                                                0.000     0.000 r  ALUCtrl[2] (IN)
                         net (fo=0)                   0.000     0.000    ALUCtrl[2]
    N2                   IBUF (Prop_ibuf_I_O)         0.863     0.863 r  ALUCtrl_IBUF[2]_inst/O
                         net (fo=65, routed)          3.894     4.758    adder_2/ALUCtrl_IBUF[2]
    SLICE_X1Y19          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.515     5.273 r  adder_2/sum_carry/CO[3]
                         net (fo=1, routed)           0.000     5.273    adder_2/sum_carry_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.371 r  adder_2/sum_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.371    adder_2/sum_carry__0_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.469 r  adder_2/sum_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.469    adder_2/sum_carry__1_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.567 r  adder_2/sum_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.567    adder_2/sum_carry__2_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.665 r  adder_2/sum_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.665    adder_2/sum_carry__3_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.763 r  adder_2/sum_carry__4/CO[3]
                         net (fo=1, routed)           0.008     5.771    adder_2/sum_carry__4_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.036 r  adder_2/sum_carry__5/O[1]
                         net (fo=1, routed)           0.661     6.697    adder_2/sum__93[25]
    SLICE_X0Y25          LUT6 (Prop_lut6_I5_O)        0.250     6.947 r  adder_2/Y_OBUF[25]_inst_i_1/O
                         net (fo=2, routed)           2.893     9.839    Y_OBUF[25]
    A16                  OBUF (Prop_obuf_I_O)         2.348    12.187 r  Y_OBUF[25]_inst/O
                         net (fo=0)                   0.000    12.187    Y[25]
    A16                                                               r  Y[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUCtrl[2]
                            (input port)
  Destination:            Y[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.059ns  (logic 4.651ns (38.565%)  route 7.408ns (61.435%))
  Logic Levels:           9  (CARRY4=6 IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N2                                                0.000     0.000 r  ALUCtrl[2] (IN)
                         net (fo=0)                   0.000     0.000    ALUCtrl[2]
    N2                   IBUF (Prop_ibuf_I_O)         0.863     0.863 r  ALUCtrl_IBUF[2]_inst/O
                         net (fo=65, routed)          3.894     4.758    adder_2/ALUCtrl_IBUF[2]
    SLICE_X1Y19          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.515     5.273 r  adder_2/sum_carry/CO[3]
                         net (fo=1, routed)           0.000     5.273    adder_2/sum_carry_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.371 r  adder_2/sum_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.371    adder_2/sum_carry__0_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.469 r  adder_2/sum_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.469    adder_2/sum_carry__1_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.567 r  adder_2/sum_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.567    adder_2/sum_carry__2_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.665 r  adder_2/sum_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.665    adder_2/sum_carry__3_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     5.925 r  adder_2/sum_carry__4/O[3]
                         net (fo=1, routed)           0.542     6.467    adder_2/sum__93[23]
    SLICE_X0Y24          LUT6 (Prop_lut6_I5_O)        0.257     6.724 r  adder_2/Y_OBUF[23]_inst_i_1/O
                         net (fo=2, routed)           2.972     9.696    Y_OBUF[23]
    B15                  OBUF (Prop_obuf_I_O)         2.363    12.059 r  Y_OBUF[23]_inst/O
                         net (fo=0)                   0.000    12.059    Y[23]
    B15                                                               r  Y[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUCtrl[2]
                            (input port)
  Destination:            Y[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.046ns  (logic 4.821ns (40.027%)  route 7.224ns (59.973%))
  Logic Levels:           11  (CARRY4=8 IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N2                                                0.000     0.000 r  ALUCtrl[2] (IN)
                         net (fo=0)                   0.000     0.000    ALUCtrl[2]
    N2                   IBUF (Prop_ibuf_I_O)         0.863     0.863 r  ALUCtrl_IBUF[2]_inst/O
                         net (fo=65, routed)          3.894     4.758    adder_2/ALUCtrl_IBUF[2]
    SLICE_X1Y19          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.515     5.273 r  adder_2/sum_carry/CO[3]
                         net (fo=1, routed)           0.000     5.273    adder_2/sum_carry_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.371 r  adder_2/sum_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.371    adder_2/sum_carry__0_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.469 r  adder_2/sum_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.469    adder_2/sum_carry__1_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.567 r  adder_2/sum_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.567    adder_2/sum_carry__2_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.665 r  adder_2/sum_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.665    adder_2/sum_carry__3_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.763 r  adder_2/sum_carry__4/CO[3]
                         net (fo=1, routed)           0.008     5.771    adder_2/sum_carry__4_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.869 r  adder_2/sum_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.869    adder_2/sum_carry__5_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.134 r  adder_2/sum_carry__6/O[1]
                         net (fo=1, routed)           0.679     6.813    adder_2/sum__93[29]
    SLICE_X0Y28          LUT6 (Prop_lut6_I5_O)        0.250     7.063 r  adder_2/Y_OBUF[29]_inst_i_1/O
                         net (fo=2, routed)           2.643     9.705    Y_OBUF[29]
    A17                  OBUF (Prop_obuf_I_O)         2.340    12.046 r  Y_OBUF[29]_inst/O
                         net (fo=0)                   0.000    12.046    Y[29]
    A17                                                               r  Y[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUCtrl[2]
                            (input port)
  Destination:            Y[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.922ns  (logic 4.637ns (38.891%)  route 7.286ns (61.109%))
  Logic Levels:           9  (CARRY4=6 IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N2                                                0.000     0.000 r  ALUCtrl[2] (IN)
                         net (fo=0)                   0.000     0.000    ALUCtrl[2]
    N2                   IBUF (Prop_ibuf_I_O)         0.863     0.863 r  ALUCtrl_IBUF[2]_inst/O
                         net (fo=65, routed)          3.894     4.758    adder_2/ALUCtrl_IBUF[2]
    SLICE_X1Y19          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.515     5.273 r  adder_2/sum_carry/CO[3]
                         net (fo=1, routed)           0.000     5.273    adder_2/sum_carry_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.371 r  adder_2/sum_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.371    adder_2/sum_carry__0_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.469 r  adder_2/sum_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.469    adder_2/sum_carry__1_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.567 r  adder_2/sum_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.567    adder_2/sum_carry__2_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.665 r  adder_2/sum_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.665    adder_2/sum_carry__3_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     5.930 r  adder_2/sum_carry__4/O[1]
                         net (fo=1, routed)           0.661     6.591    adder_2/sum__93[21]
    SLICE_X0Y24          LUT6 (Prop_lut6_I5_O)        0.250     6.841 r  adder_2/Y_OBUF[21]_inst_i_1/O
                         net (fo=2, routed)           2.730     9.571    Y_OBUF[21]
    B17                  OBUF (Prop_obuf_I_O)         2.351    11.922 r  Y_OBUF[21]_inst/O
                         net (fo=0)                   0.000    11.922    Y[21]
    B17                                                               r  Y[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUCtrl[2]
                            (input port)
  Destination:            Y[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.900ns  (logic 4.545ns (38.195%)  route 7.355ns (61.805%))
  Logic Levels:           8  (CARRY4=5 IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N2                                                0.000     0.000 r  ALUCtrl[2] (IN)
                         net (fo=0)                   0.000     0.000    ALUCtrl[2]
    N2                   IBUF (Prop_ibuf_I_O)         0.863     0.863 r  ALUCtrl_IBUF[2]_inst/O
                         net (fo=65, routed)          3.894     4.758    adder_2/ALUCtrl_IBUF[2]
    SLICE_X1Y19          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.515     5.273 r  adder_2/sum_carry/CO[3]
                         net (fo=1, routed)           0.000     5.273    adder_2/sum_carry_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.371 r  adder_2/sum_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.371    adder_2/sum_carry__0_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.469 r  adder_2/sum_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.469    adder_2/sum_carry__1_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.567 r  adder_2/sum_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.567    adder_2/sum_carry__2_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     5.827 r  adder_2/sum_carry__3/O[3]
                         net (fo=1, routed)           0.698     6.524    adder_2/sum__93[19]
    SLICE_X0Y23          LUT6 (Prop_lut6_I5_O)        0.257     6.781 r  adder_2/Y_OBUF[19]_inst_i_1/O
                         net (fo=2, routed)           2.762     9.544    Y_OBUF[19]
    A18                  OBUF (Prop_obuf_I_O)         2.356    11.900 r  Y_OBUF[19]_inst/O
                         net (fo=0)                   0.000    11.900    Y[19]
    A18                                                               r  Y[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUCtrl[2]
                            (input port)
  Destination:            Y[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.886ns  (logic 4.758ns (40.033%)  route 7.128ns (59.967%))
  Logic Levels:           11  (CARRY4=8 IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N2                                                0.000     0.000 r  ALUCtrl[2] (IN)
                         net (fo=0)                   0.000     0.000    ALUCtrl[2]
    N2                   IBUF (Prop_ibuf_I_O)         0.863     0.863 r  ALUCtrl_IBUF[2]_inst/O
                         net (fo=65, routed)          3.894     4.758    adder_2/ALUCtrl_IBUF[2]
    SLICE_X1Y19          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.515     5.273 r  adder_2/sum_carry/CO[3]
                         net (fo=1, routed)           0.000     5.273    adder_2/sum_carry_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.371 r  adder_2/sum_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.371    adder_2/sum_carry__0_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.469 r  adder_2/sum_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.469    adder_2/sum_carry__1_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.567 r  adder_2/sum_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.567    adder_2/sum_carry__2_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.665 r  adder_2/sum_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.665    adder_2/sum_carry__3_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.763 r  adder_2/sum_carry__4/CO[3]
                         net (fo=1, routed)           0.008     5.771    adder_2/sum_carry__4_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.869 r  adder_2/sum_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.869    adder_2/sum_carry__5_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     6.069 r  adder_2/sum_carry__6/O[2]
                         net (fo=1, routed)           0.325     6.394    adder_2/sum__93[30]
    SLICE_X1Y28          LUT6 (Prop_lut6_I5_O)        0.253     6.647 r  adder_2/Y_OBUF[30]_inst_i_1/O
                         net (fo=2, routed)           2.900     9.547    Y_OBUF[30]
    M1                   OBUF (Prop_obuf_I_O)         2.339    11.886 r  Y_OBUF[30]_inst/O
                         net (fo=0)                   0.000    11.886    Y[30]
    M1                                                                r  Y[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUCtrl[2]
                            (input port)
  Destination:            Y[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.859ns  (logic 4.741ns (39.975%)  route 7.119ns (60.025%))
  Logic Levels:           10  (CARRY4=7 IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N2                                                0.000     0.000 r  ALUCtrl[2] (IN)
                         net (fo=0)                   0.000     0.000    ALUCtrl[2]
    N2                   IBUF (Prop_ibuf_I_O)         0.863     0.863 r  ALUCtrl_IBUF[2]_inst/O
                         net (fo=65, routed)          3.894     4.758    adder_2/ALUCtrl_IBUF[2]
    SLICE_X1Y19          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.515     5.273 r  adder_2/sum_carry/CO[3]
                         net (fo=1, routed)           0.000     5.273    adder_2/sum_carry_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.371 r  adder_2/sum_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.371    adder_2/sum_carry__0_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.469 r  adder_2/sum_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.469    adder_2/sum_carry__1_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.567 r  adder_2/sum_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.567    adder_2/sum_carry__2_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.665 r  adder_2/sum_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.665    adder_2/sum_carry__3_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.763 r  adder_2/sum_carry__4/CO[3]
                         net (fo=1, routed)           0.008     5.771    adder_2/sum_carry__4_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     6.031 r  adder_2/sum_carry__5/O[3]
                         net (fo=1, routed)           0.663     6.694    adder_2/sum__93[27]
    SLICE_X1Y27          LUT6 (Prop_lut6_I5_O)        0.257     6.951 r  adder_2/Y_OBUF[27]_inst_i_1/O
                         net (fo=2, routed)           2.553     9.504    Y_OBUF[27]
    A15                  OBUF (Prop_obuf_I_O)         2.356    11.859 r  Y_OBUF[27]_inst/O
                         net (fo=0)                   0.000    11.859    Y[27]
    A15                                                               r  Y[27] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            Y[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.479ns  (logic 1.312ns (52.935%)  route 1.167ns (47.065%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    W16                  IBUF (Prop_ibuf_I_O)         0.161     0.161 r  A_IBUF[1]_inst/O
                         net (fo=3, routed)           0.581     0.743    adder_2/A_IBUF[1]
    SLICE_X0Y19          LUT6 (Prop_lut6_I1_O)        0.045     0.788 r  adder_2/Y_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           0.585     1.373    Y_OBUF[1]
    K19                  OBUF (Prop_obuf_I_O)         1.106     2.479 r  Y_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.479    Y[1]
    K19                                                               r  Y[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[4]
                            (input port)
  Destination:            Y[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.499ns  (logic 1.323ns (52.934%)  route 1.176ns (47.066%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  A[4] (IN)
                         net (fo=0)                   0.000     0.000    A[4]
    V14                  IBUF (Prop_ibuf_I_O)         0.153     0.153 r  A_IBUF[4]_inst/O
                         net (fo=3, routed)           0.622     0.775    adder_2/A_IBUF[4]
    SLICE_X0Y20          LUT6 (Prop_lut6_I1_O)        0.045     0.820 r  adder_2/Y_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           0.554     1.374    Y_OBUF[4]
    H17                  OBUF (Prop_obuf_I_O)         1.125     2.499 r  Y_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.499    Y[4]
    H17                                                               r  Y[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[10]
                            (input port)
  Destination:            Y[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.530ns  (logic 1.321ns (52.233%)  route 1.208ns (47.767%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  A[10] (IN)
                         net (fo=0)                   0.000     0.000    A[10]
    W17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  A_IBUF[10]_inst/O
                         net (fo=3, routed)           0.583     0.746    adder_2/A_IBUF[10]
    SLICE_X0Y21          LUT6 (Prop_lut6_I1_O)        0.045     0.791 r  adder_2/Y_OBUF[10]_inst_i_1/O
                         net (fo=2, routed)           0.626     1.417    Y_OBUF[10]
    G18                  OBUF (Prop_obuf_I_O)         1.113     2.530 r  Y_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.530    Y[10]
    G18                                                               r  Y[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[7]
                            (input port)
  Destination:            Y[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.536ns  (logic 1.315ns (51.836%)  route 1.221ns (48.164%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  A[7] (IN)
                         net (fo=0)                   0.000     0.000    A[7]
    V17                  IBUF (Prop_ibuf_I_O)         0.151     0.151 r  A_IBUF[7]_inst/O
                         net (fo=3, routed)           0.611     0.761    adder_2/A_IBUF[7]
    SLICE_X0Y20          LUT6 (Prop_lut6_I1_O)        0.045     0.806 r  adder_2/Y_OBUF[7]_inst_i_1/O
                         net (fo=2, routed)           0.611     1.417    Y_OBUF[7]
    G17                  OBUF (Prop_obuf_I_O)         1.119     2.536 r  Y_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.536    Y[7]
    G17                                                               r  Y[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[28]
                            (input port)
  Destination:            Y[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.549ns  (logic 1.332ns (52.263%)  route 1.217ns (47.737%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  A[28] (IN)
                         net (fo=0)                   0.000     0.000    A[28]
    K18                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  A_IBUF[28]_inst/O
                         net (fo=3, routed)           0.345     0.505    adder_2/A_IBUF[28]
    SLICE_X0Y27          LUT6 (Prop_lut6_I1_O)        0.045     0.550 r  adder_2/Y_OBUF[28]_inst_i_1/O
                         net (fo=2, routed)           0.872     1.422    Y_OBUF[28]
    A14                  OBUF (Prop_obuf_I_O)         1.127     2.549 r  Y_OBUF[28]_inst/O
                         net (fo=0)                   0.000     2.549    Y[28]
    A14                                                               r  Y[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[5]
                            (input port)
  Destination:            Y[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.603ns  (logic 1.302ns (50.014%)  route 1.301ns (49.986%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  A[5] (IN)
                         net (fo=0)                   0.000     0.000    A[5]
    U16                  IBUF (Prop_ibuf_I_O)         0.147     0.147 r  A_IBUF[5]_inst/O
                         net (fo=3, routed)           0.697     0.844    adder_2/A_IBUF[5]
    SLICE_X0Y20          LUT6 (Prop_lut6_I1_O)        0.045     0.889 r  adder_2/Y_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           0.605     1.494    Y_OBUF[5]
    H19                  OBUF (Prop_obuf_I_O)         1.110     2.603 r  Y_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.603    Y[5]
    H19                                                               r  Y[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[29]
                            (input port)
  Destination:            Y[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.605ns  (logic 1.309ns (50.257%)  route 1.296ns (49.743%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  A[29] (IN)
                         net (fo=0)                   0.000     0.000    A[29]
    N18                  IBUF (Prop_ibuf_I_O)         0.154     0.154 r  A_IBUF[29]_inst/O
                         net (fo=3, routed)           0.345     0.499    adder_2/A_IBUF[29]
    SLICE_X0Y28          LUT6 (Prop_lut6_I1_O)        0.045     0.544 r  adder_2/Y_OBUF[29]_inst_i_1/O
                         net (fo=2, routed)           0.951     1.494    Y_OBUF[29]
    A17                  OBUF (Prop_obuf_I_O)         1.111     2.605 r  Y_OBUF[29]_inst/O
                         net (fo=0)                   0.000     2.605    Y[29]
    A17                                                               r  Y[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[9]
                            (input port)
  Destination:            Y[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.608ns  (logic 1.318ns (50.548%)  route 1.290ns (49.452%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W18                                               0.000     0.000 r  A[9] (IN)
                         net (fo=0)                   0.000     0.000    A[9]
    W18                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  A_IBUF[9]_inst/O
                         net (fo=3, routed)           0.602     0.768    adder_2/A_IBUF[9]
    SLICE_X2Y21          LUT6 (Prop_lut6_I1_O)        0.045     0.813 r  adder_2/Y_OBUF[9]_inst_i_1/O
                         net (fo=2, routed)           0.687     1.500    Y_OBUF[9]
    H18                  OBUF (Prop_obuf_I_O)         1.108     2.608 r  Y_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.608    Y[9]
    H18                                                               r  Y[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[18]
                            (input port)
  Destination:            Y[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.608ns  (logic 1.333ns (51.110%)  route 1.275ns (48.890%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U19                                               0.000     0.000 r  A[18] (IN)
                         net (fo=0)                   0.000     0.000    A[18]
    U19                  IBUF (Prop_ibuf_I_O)         0.172     0.172 r  A_IBUF[18]_inst/O
                         net (fo=4, routed)           0.421     0.593    adder_2/A_IBUF[18]
    SLICE_X0Y23          LUT6 (Prop_lut6_I1_O)        0.045     0.638 r  adder_2/Y_OBUF[18]_inst_i_1/O
                         net (fo=1, routed)           0.854     1.492    Y_OBUF[18]
    C17                  OBUF (Prop_obuf_I_O)         1.116     2.608 r  Y_OBUF[18]_inst/O
                         net (fo=0)                   0.000     2.608    Y[18]
    C17                                                               r  Y[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[14]
                            (input port)
  Destination:            Y[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.608ns  (logic 1.325ns (50.799%)  route 1.283ns (49.201%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  A[14] (IN)
                         net (fo=0)                   0.000     0.000    A[14]
    T17                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  A_IBUF[14]_inst/O
                         net (fo=3, routed)           0.589     0.755    adder_2/A_IBUF[14]
    SLICE_X0Y22          LUT6 (Prop_lut6_I1_O)        0.045     0.800 r  adder_2/Y_OBUF[14]_inst_i_1/O
                         net (fo=2, routed)           0.694     1.494    Y_OBUF[14]
    E19                  OBUF (Prop_obuf_I_O)         1.114     2.608 r  Y_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.608    Y[14]
    E19                                                               r  Y[14] (OUT)
  -------------------------------------------------------------------    -------------------





