$date
	Mon Oct 27 18:14:43 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module siso_tb $end
$var wire 1 ! serial_out $end
$var wire 4 " q [3:0] $end
$var reg 1 # clk $end
$var reg 1 $ rst $end
$var reg 1 % serial_in $end
$scope module inst $end
$var wire 1 # clk $end
$var wire 1 $ rst $end
$var wire 1 % serial_in $end
$var wire 1 ! serial_out $end
$var reg 4 & q [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 &
x%
1$
0#
b0 "
0!
$end
#5
1#
#10
0#
0%
0$
#15
1#
#20
0#
1%
#25
b1000 "
b1000 &
1#
#30
0#
#35
b1100 "
b1100 &
1#
#40
0#
#45
b1110 "
b1110 &
1#
#50
0#
#55
1!
b1111 "
b1111 &
1#
#60
0#
#65
1#
#70
0#
#75
1#
#80
0#
0%
#85
b111 "
b111 &
1#
#90
0#
1%
#95
b1011 "
b1011 &
1#
#100
0#
#105
b1101 "
b1101 &
1#
#110
0#
0%
#115
0!
b110 "
b110 &
1#
#120
0#
1%
#125
1!
b1011 "
b1011 &
1#
#130
0#
#135
b1101 "
b1101 &
1#
#140
0#
0%
#145
0!
b110 "
b110 &
1#
#150
0#
1%
#155
1!
b1011 "
b1011 &
1#
#160
0#
0%
#165
b101 "
b101 &
1#
#170
0#
1%
#175
0!
b1010 "
b1010 &
1#
#180
0#
0%
#185
1!
b101 "
b101 &
1#
#190
0#
1%
#195
0!
b1010 "
b1010 &
1#
#200
0#
#205
1!
b1101 "
b1101 &
1#
#210
0#
0%
#215
0!
b110 "
b110 &
1#
#220
0#
1%
#225
1!
b1011 "
b1011 &
1#
#230
0#
0%
#235
b101 "
b101 &
1#
#240
0#
#245
0!
b10 "
b10 &
1#
#250
0#
#255
1!
b1 "
b1 &
1#
#260
0#
#262
