{"vcs1":{"timestamp_begin":1747642086.340219115, "rt":8.08, "ut":8.25, "st":0.54}}
{"vcselab":{"timestamp_begin":1747642094.499602763, "rt":0.37, "ut":0.26, "st":0.11}}
{"link":{"timestamp_begin":1747642094.931480611, "rt":0.42, "ut":0.18, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747642085.679521624}
{"VCS_COMP_START_TIME": 1747642085.679521624}
{"VCS_COMP_END_TIME": 1747642095.500038461}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 489232}}
{"vcselab": {"peak_mem": 183884}}
