Verilator Tree Dump (format 0x3900) from <e426> to <e513>
     NETLIST 0x555556188f80 <e1> {a0aa}  $root [1ps/1ps]
    1: MODULE 0x5555561a7f10 <e427#> {c1ai}  __024root  L1 [P] [1ps]
    1:2: CELL 0x5555561a8150 <e430#> {c1ai}  ArithmeticShifter_Left_4Bit -> MODULE 0x555556197aa0 <e429#> {c1ai}  ArithmeticShifter_Left_4Bit  L0 [1ps]
    1:2:1: PIN 0x5555561a8530 <e434#> {c2al}  clk -> VAR 0x5555561991a0 <e249> {c2al} @dt=0x5555561a6400@(G/w1)  clk INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x5555561a8410 <e435#> {c2al} @dt=0x5555561a6400@(G/w1)  clk [RV] <- VAR 0x5555561a8290 <e431#> {c2al} @dt=0x5555561a6400@(G/w1)  clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1: PIN 0x5555561a88d0 <e441#> {c2aq}  clr -> VAR 0x5555561994d0 <e257> {c2aq} @dt=0x5555561a6400@(G/w1)  clr INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x5555561a87b0 <e440#> {c2aq} @dt=0x5555561a6400@(G/w1)  clr [RV] <- VAR 0x5555561a8630 <e436#> {c2aq} @dt=0x5555561a6400@(G/w1)  clr [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1: PIN 0x5555561ab8d0 <e447#> {c2av}  load -> VAR 0x555556199800 <e265> {c2av} @dt=0x5555561a6400@(G/w1)  load INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x5555561ab7b0 <e446#> {c2av} @dt=0x5555561a6400@(G/w1)  load [RV] <- VAR 0x5555561ab630 <e442#> {c2av} @dt=0x5555561a6400@(G/w1)  load [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1: PIN 0x5555561abc70 <e453#> {c3ar}  inp -> VAR 0x55555619a8b0 <e273> {c3ar} @dt=0x55555619a490@(G/w4)  inp INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x5555561abb50 <e452#> {c3ar} @dt=0x55555619a490@(G/w4)  inp [RV] <- VAR 0x5555561ab9d0 <e448#> {c3ar} @dt=0x55555619a490@(G/w4)  inp [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1: PIN 0x5555561ac010 <e459#> {c4aw}  outp -> VAR 0x55555619b850 <e389> {c4aw} @dt=0x55555619a490@(G/w4)  outp OUTPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x5555561abef0 <e458#> {c4aw} @dt=0x55555619a490@(G/w4)  outp [LV] => VAR 0x5555561abd70 <e454#> {c4aw} @dt=0x55555619a490@(G/w4)  outp [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x5555561a8290 <e431#> {c2al} @dt=0x5555561a6400@(G/w1)  clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x5555561a8630 <e436#> {c2aq} @dt=0x5555561a6400@(G/w1)  clr [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x5555561ab630 <e442#> {c2av} @dt=0x5555561a6400@(G/w1)  load [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x5555561ab9d0 <e448#> {c3ar} @dt=0x55555619a490@(G/w4)  inp [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x5555561abd70 <e454#> {c4aw} @dt=0x55555619a490@(G/w4)  outp [PO] OUTPUT [P] [VSTATIC]  PORT
    1: MODULE 0x555556197aa0 <e429#> {c1ai}  ArithmeticShifter_Left_4Bit  L0 [1ps]
    1:2: VAR 0x5555561991a0 <e249> {c2al} @dt=0x5555561a6400@(G/w1)  clk INPUT [VSTATIC]  PORT
    1:2: VAR 0x5555561994d0 <e257> {c2aq} @dt=0x5555561a6400@(G/w1)  clr INPUT [VSTATIC]  PORT
    1:2: VAR 0x555556199800 <e265> {c2av} @dt=0x5555561a6400@(G/w1)  load INPUT [VSTATIC]  PORT
    1:2: VAR 0x55555619a8b0 <e273> {c3ar} @dt=0x55555619a490@(G/w4)  inp INPUT [VSTATIC]  PORT
    1:2: VAR 0x55555619b850 <e389> {c4aw} @dt=0x55555619a490@(G/w4)  outp OUTPUT [VSTATIC]  PORT
    1:2: ALWAYS 0x5555561a5a20 <e162> {c6af}
    1:2:1: SENTREE 0x55555619bd80 <e171> {c6am}
    1:2:1:1: SENITEM 0x55555619bcc0 <e80> {c6ao} [POS]
    1:2:1:1:1: VARREF 0x5555561a0d00 <e282> {c6aw} @dt=0x5555561a6400@(G/w1)  clk [RV] <- VAR 0x5555561991a0 <e249> {c2al} @dt=0x5555561a6400@(G/w1)  clk INPUT [VSTATIC]  PORT
    1:2:2: BEGIN 0x5555561a2aa0 <e173> {c7af}
    1:2:2:1: ASSIGNDLY 0x5555561a3160 <e509#> {c9as} @dt=0x55555619a490@(G/w4)
    1:2:2:1:1: COND 0x5555561ac580 <e507#> {c9av} @dt=0x55555619a490@(G/w4)
    1:2:2:1:1:1: VARREF 0x5555561a0e20 <e503#> {c8am} @dt=0x5555561a6400@(G/w1)  load [RV] <- VAR 0x555556199800 <e265> {c2av} @dt=0x5555561a6400@(G/w1)  load INPUT [VSTATIC]  PORT
    1:2:2:1:1:2: VARREF 0x5555561a0f40 <e504#> {c9av} @dt=0x55555619a490@(G/w4)  inp [RV] <- VAR 0x55555619a8b0 <e273> {c3ar} @dt=0x55555619a490@(G/w4)  inp INPUT [VSTATIC]  PORT
    1:2:2:1:1:3: COND 0x5555561ac4c0 <e505#> {c11av} @dt=0x55555619a490@(G/w4)
    1:2:2:1:1:3:1: VARREF 0x5555561a1180 <e487#> {c10as} @dt=0x5555561a6400@(G/w1)  clr [RV] <- VAR 0x5555561994d0 <e257> {c2aq} @dt=0x5555561a6400@(G/w1)  clr INPUT [VSTATIC]  PORT
    1:2:2:1:1:3:2: CONST 0x5555561a3750 <e488#> {c11av} @dt=0x55555619a490@(G/w4)  4'h0
    1:2:2:1:1:3:3: CONCAT 0x5555561a50f0 <e489#> {c13bo} @dt=0x55555619a490@(G/w4)
    1:2:2:1:1:3:3:1: SEL 0x5555561a1d40 <e472#> {c13ba} @dt=0x5555561a6400@(G/w1) decl[3:0]]
    1:2:2:1:1:3:3:1:1: VARREF 0x5555561a1410 <e395> {c13aw} @dt=0x55555619a490@(G/w4)  outp [RV] <- VAR 0x55555619b850 <e389> {c4aw} @dt=0x55555619a490@(G/w4)  outp OUTPUT [VSTATIC]  PORT
    1:2:2:1:1:3:3:1:2: CONST 0x5555561a1fd0 <e324> {c13bb} @dt=0x5555561a1ef0@(G/sw2)  2'h3
    1:2:2:1:1:3:3:1:3: CONST 0x5555561a73b0 <e404> {c13ba} @dt=0x5555561a74f0@(G/w32)  32'h1
    1:2:2:1:1:3:3:2: CONCAT 0x5555561ac320 <e473#> {c13bd} @dt=0x5555561a28c0@(G/w3)
    1:2:2:1:1:3:3:2:1: SEL 0x5555561a2410 <e465#> {c13bj} @dt=0x5555561a2110@(G/w2) decl[3:0]]
    1:2:2:1:1:3:3:2:1:1: VARREF 0x5555561a1530 <e406> {c13bf} @dt=0x55555619a490@(G/w4)  outp [RV] <- VAR 0x55555619b850 <e389> {c4aw} @dt=0x55555619a490@(G/w4)  outp OUTPUT [VSTATIC]  PORT
    1:2:2:1:1:3:3:2:1:2: CONST 0x5555561a26a0 <e364> {c13bm} @dt=0x5555561a1ef0@(G/sw2)  2'h0
    1:2:2:1:1:3:3:2:1:3: CONST 0x5555561a75d0 <e416> {c13bk} @dt=0x5555561a74f0@(G/w32)  32'h2
    1:2:2:1:1:3:3:2:2: CONST 0x5555561a4e30 <e466#> {c13bq} @dt=0x5555561a6400@(G/w1)  1'h0
    1:2:2:1:2: VARREF 0x5555561a1060 <e390> {c9an} @dt=0x55555619a490@(G/w4)  outp [LV] => VAR 0x55555619b850 <e389> {c4aw} @dt=0x55555619a490@(G/w4)  outp OUTPUT [VSTATIC]  PORT
    3: TYPETABLE 0x555556189620 <e2> {a0aa}
		detailed  ->  BASICDTYPE 0x5555561a6400 <e248> {c2al} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x5555561a2110 <e320> {c13bb} @dt=this@(G/w2)  logic [GENERIC] kwd=logic range=[1:0]
		detailed  ->  BASICDTYPE 0x5555561a1ef0 <e316> {c13ba} @dt=this@(G/sw2)  logic [GENERIC] kwd=logic range=[1:0]
		detailed  ->  BASICDTYPE 0x5555561a28c0 <e367> {c13bd} @dt=this@(G/w3)  logic [GENERIC] kwd=logic range=[2:0]
		detailed  ->  BASICDTYPE 0x55555619a490 <e272> {c3al} @dt=this@(G/w4)  logic [GENERIC] kwd=logic range=[3:0]
		detailed  ->  BASICDTYPE 0x5555561a74f0 <e399> {c13ba} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555556199bb0 <e33> {c3am} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555556199f50 <e38> {c3ao} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5555561a3890 <e95> {c11av} @dt=this@(w4)  logic kwd=logic range=[3:0]
    3:1: BASICDTYPE 0x5555561a4f70 <e134> {c13bq} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x5555561a5400 <e142> {c13av} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5555561a5530 <e149> {c13av} @dt=this@(w0)  logic kwd=logic
    3:1: BASICDTYPE 0x5555561990c0 <e244> {c2al} @dt=this@(w1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x5555561a6400 <e248> {c2al} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0x5555561993f0 <e251> {c2aq} @dt=this@(w1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555556199720 <e259> {c2av} @dt=this@(w1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x55555619a490 <e272> {c3al} @dt=this@(G/w4)  logic [GENERIC] kwd=logic range=[3:0]
    3:1: BASICDTYPE 0x55555619b430 <e280> {c4am} @dt=this@(w4)  logic kwd=logic range=[3:0]
    3:1: BASICDTYPE 0x5555561a67e0 <e297> {c13ba} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5555561a1ef0 <e316> {c13ba} @dt=this@(G/sw2)  logic [GENERIC] kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x5555561a2110 <e320> {c13bb} @dt=this@(G/w2)  logic [GENERIC] kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x5555561a2330 <e333> {c13bk} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5555561a28c0 <e367> {c13bd} @dt=this@(G/w3)  logic [GENERIC] kwd=logic range=[2:0]
    3:1: BASICDTYPE 0x5555561a74f0 <e399> {c13ba} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
    3: CONSTPOOL 0x5555561897d0 <e6> {a0aa}
    3:1: MODULE 0x555556189960 <e4> {a0aa}  @CONST-POOL@  L0 [NONE]
    3:1:2: SCOPE 0x555556189aa0 <e5> {a0aa}  @CONST-POOL@ [abovep=0] [cellp=0] [modp=0x555556189960]
