{"Source Block": ["verilog-ethernet/rtl/axis_tap.v@156:174@HdlStmProcess", "            end\n        end\n    endcase\nend\n\nalways @(posedge clk) begin\n    if (rst) begin\n        state_reg <= STATE_IDLE;\n        frame_reg <= 0;\n    end else begin\n        state_reg <= state_next;\n        frame_reg <= frame_next;\n    end\nend\n\n// output datapath logic\nreg [DATA_WIDTH-1:0] output_axis_tdata_reg = 0;\nreg                  output_axis_tvalid_reg = 0;\nreg                  output_axis_tlast_reg = 0;\n"], "Clone Blocks": [["verilog-ethernet/rtl/axis_tap_64.v@164:182", "            end\n        end\n    endcase\nend\n\nalways @(posedge clk) begin\n    if (rst) begin\n        state_reg <= STATE_IDLE;\n        frame_reg <= 0;\n    end else begin\n        state_reg <= state_next;\n        frame_reg <= frame_next;\n    end\nend\n\n// output datapath logic\nreg [DATA_WIDTH-1:0] output_axis_tdata_reg = 0;\nreg [KEEP_WIDTH-1:0] output_axis_tkeep_reg = 0;\nreg                  output_axis_tvalid_reg = 0;\n"]], "Diff Content": {"Delete": [[164, "        frame_reg <= 0;\n"]], "Add": [[164, "        frame_reg <= 1'b0;\n"]]}}