; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16

define void @triton_poi_fused_constant_pad_nd_0(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, i32 %4, i32 %5) local_unnamed_addr !dbg !7 {
  %7 = tail call i32 asm "mov.u32 $0, %ctaid.y;", "=r"() #2, !dbg !10
  %8 = shl i32 %7, 4, !dbg !11
  %9 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %10 = lshr i32 %9, 3, !dbg !12
  %11 = and i32 %10, 15, !dbg !12
  %12 = and i32 %9, 7, !dbg !12
  %13 = and i32 %9, 15, !dbg !12
  %14 = or disjoint i32 %8, %11, !dbg !13
  %15 = or disjoint i32 %8, %13, !dbg !13
  %16 = icmp slt i32 %14, 16, !dbg !14
  %17 = icmp slt i32 %15, 16, !dbg !14
  %18 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #2, !dbg !15
  %19 = shl i32 %18, 3, !dbg !16
  %20 = lshr i32 %9, 4, !dbg !17
  %21 = and i32 %20, 7, !dbg !17
  %22 = or disjoint i32 %19, %12, !dbg !18
  %23 = or disjoint i32 %19, %21, !dbg !18
  %24 = icmp slt i32 %22, 7, !dbg !19
  %.frozen = freeze i32 %15, !dbg !20
  %25 = sdiv i32 %.frozen, 4, !dbg !20
  %26 = mul i32 %25, 4, !dbg !21
  %.decomposed = sub i32 %.frozen, %26, !dbg !21
  %27 = sdiv i32 %14, 4, !dbg !20
  %28 = add i32 %22, -1, !dbg !22
  %29 = icmp ult i32 %28, 4, !dbg !23
  %30 = add nsw i32 %.decomposed, -4, !dbg !24
  %31 = mul i32 %23, 12, !dbg !25
  %32 = add i32 %30, %31, !dbg !26
  %33 = mul i32 %25, 48, !dbg !27
  %34 = add i32 %32, %33, !dbg !28
  %35 = sext i32 %34 to i64, !dbg !29
  %36 = getelementptr float, ptr addrspace(1) %0, i64 %35, !dbg !29
  %37 = add i32 %23, -1, !dbg !30
  %38 = icmp ult i32 %37, 4, !dbg !30
  %39 = and i1 %16, %29, !dbg !31
  %40 = and i1 %17, %38, !dbg !31
  %41 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %36, i1 %40, i32 0, i1 %40) #2, !dbg !32
  %42 = bitcast i32 %41 to float, !dbg !32
  %43 = sext i32 %.decomposed to i64, !dbg !33
  %44 = getelementptr float, ptr addrspace(1) %1, i64 %43, !dbg !33
  %45 = getelementptr i8, ptr addrspace(1) %44, i64 32, !dbg !33
  %46 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %45, i1 %40, i32 0, i1 %40) #2, !dbg !34
  %47 = bitcast i32 %46 to float, !dbg !34
  %48 = fadd float %42, %47, !dbg !35
  %49 = shl i32 %9, 3, !dbg !35
  %50 = and i32 %49, 120, !dbg !35
  %51 = or disjoint i32 %50, %21, !dbg !35
  %52 = and i32 %9, 127, !dbg !35
  %53 = lshr exact i32 %50, 3, !dbg !35
  %54 = add nuw nsw i32 %51, %53, !dbg !35
  %55 = zext nneg i32 %54 to i64, !dbg !35
  %56 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %55, !dbg !35
  %57 = bitcast float %48 to <1 x i32>, !dbg !35
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %56, <1 x i32> %57, i1 true) #2, !dbg !35
  tail call void @llvm.nvvm.barrier0(), !dbg !35
  %58 = lshr i32 %52, 3, !dbg !35
  %59 = add nuw nsw i32 %58, %52, !dbg !35
  %60 = zext nneg i32 %59 to i64, !dbg !35
  %61 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %60, !dbg !35
  %62 = load float, ptr addrspace(3) %61, align 4, !dbg !35
  %63 = shl nsw i32 %27, 2, !dbg !36
  %64 = add i32 %28, %63, !dbg !37
  %65 = sext i32 %64 to i64, !dbg !38
  %66 = getelementptr float, ptr addrspace(1) %2, i64 %65, !dbg !38
  %67 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %66, i1 %39, i32 0, i1 %39) #2, !dbg !39
  %68 = bitcast i32 %67 to float, !dbg !39
  %69 = fmul float %62, %68, !dbg !40
  %70 = mul i32 %14, 7, !dbg !41
  %71 = add i32 %22, %70, !dbg !42
  %72 = sext i32 %71 to i64, !dbg !43
  %73 = getelementptr float, ptr addrspace(1) %3, i64 %72, !dbg !43
  %74 = and i1 %16, %24, !dbg !44
  %75 = bitcast float %69 to i32, !dbg !45
  %76 = select i1 %29, i32 %75, i32 0, !dbg !46
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %76, ptr addrspace(1) %73, i1 %74) #2, !dbg !45
  ret void, !dbg !47
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #1

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind }
attributes #2 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "coej5ydboxrsk7uuzwjan365livtrlcu5zxoxy7f6rqrvixm57bn.py", directory: "inductor_cache/oe")
!4 = !{ptr @triton_poi_fused_constant_pad_nd_0, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused_constant_pad_nd_0, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused_constant_pad_nd_0", linkageName: "triton_poi_fused_constant_pad_nd_0", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 22, column: 28, scope: !7)
!11 = !DILocation(line: 22, column: 33, scope: !7)
!12 = !DILocation(line: 23, column: 44, scope: !7)
!13 = !DILocation(line: 23, column: 23, scope: !7)
!14 = !DILocation(line: 24, column: 21, scope: !7)
!15 = !DILocation(line: 25, column: 28, scope: !7)
!16 = !DILocation(line: 25, column: 33, scope: !7)
!17 = !DILocation(line: 26, column: 44, scope: !7)
!18 = !DILocation(line: 26, column: 23, scope: !7)
!19 = !DILocation(line: 27, column: 21, scope: !7)
!20 = !DILocation(line: 30, column: 19, scope: !7)
!21 = !DILocation(line: 29, column: 19, scope: !7)
!22 = !DILocation(line: 32, column: 18, scope: !7)
!23 = !DILocation(line: 37, column: 18, scope: !7)
!24 = !DILocation(line: 38, column: 37, scope: !7)
!25 = !DILocation(line: 38, column: 45, scope: !7)
!26 = !DILocation(line: 38, column: 42, scope: !7)
!27 = !DILocation(line: 38, column: 53, scope: !7)
!28 = !DILocation(line: 38, column: 50, scope: !7)
!29 = !DILocation(line: 38, column: 30, scope: !7)
!30 = !DILocation(line: 38, column: 65, scope: !7)
!31 = !DILocation(line: 38, column: 73, scope: !7)
!32 = !DILocation(line: 38, column: 58, scope: !7)
!33 = !DILocation(line: 39, column: 30, scope: !7)
!34 = !DILocation(line: 39, column: 74, scope: !7)
!35 = !DILocation(line: 40, column: 18, scope: !7)
!36 = !DILocation(line: 41, column: 44, scope: !7)
!37 = !DILocation(line: 41, column: 42, scope: !7)
!38 = !DILocation(line: 41, column: 30, scope: !7)
!39 = !DILocation(line: 41, column: 49, scope: !7)
!40 = !DILocation(line: 42, column: 19, scope: !7)
!41 = !DILocation(line: 45, column: 32, scope: !7)
!42 = !DILocation(line: 45, column: 30, scope: !7)
!43 = !DILocation(line: 45, column: 25, scope: !7)
!44 = !DILocation(line: 45, column: 52, scope: !7)
!45 = !DILocation(line: 45, column: 44, scope: !7)
!46 = !DILocation(line: 44, column: 34, scope: !7)
!47 = !DILocation(line: 45, column: 4, scope: !7)
