# UVM Adder Testbench

This repository contains a UVM (Universal Verification Methodology) testbench for a simple **adder design**, implemented as part of my learning journey in functional verification.

## ğŸ“š Source and Credits

This testbench is **based on the publicly available example from:**

ğŸ”— [https://vlsiverify.com/uvm/uvm-adder-example/](https://vlsiverify.com/uvm/uvm-adder-example/)

I used this example to study:
- The structure of a UVM testbench
- Sequence, sequencer, driver, and monitor connections
- How data flows using TLM ports and analysis mechanisms
- How to use `uvm_subscriber` for coverage

ğŸ’¡ **Note:** This repository is for **educational purposes only**, and the original work belongs to the authors of vlsiverify.com.

---

## â–¶ï¸ Run on EDA Playground

You can **run and simulate this UVM testbench online** using the following EDA Playground link:

ğŸ”— [https://www.edaplayground.com/x/d3ar](https://www.edaplayground.com/x/d3ar)

This allows you to quickly test and explore the testbench without local setup.

---

**This repository is created solely for educational purposes, and the original source is credited above.**
