<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
<title>XPU-DSAM7S: src/fpga/fpga.cpp Source File</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.5.5 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    <li>
      <form action="search.php" method="get">
        <table cellspacing="0" cellpadding="0" border="0">
          <tr>
            <td><label>&nbsp;<u>S</u>earch&nbsp;for&nbsp;</label></td>
            <td><input type="text" name="query" value="" size="20" accesskey="s"/></td>
          </tr>
        </table>
      </form>
    </li>
    </ul>
  </div>
  <div class="navpath"><a class="el" href="dir_c3cf2c74c7940f3e35baf1198f30407c.html">src</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_e4ca38d8294643cf56a91c909835cfc5.html">fpga</a>
  </div>
</div>
</div>
<h1>fpga.cpp</h1><a href="fpga_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 
<a name="l00002"></a>00002 <span class="comment">//---------------------------------------------------------------------------------------</span>
<a name="l00003"></a>00003 <span class="comment">//      Includes</span>
<a name="l00004"></a>00004 <span class="comment">//---------------------------------------------------------------------------------------</span>
<a name="l00005"></a>00005 
<a name="l00006"></a>00006 <span class="preprocessor">#include "<a class="code" href="sam7xpud_8hpp.html">sam7xpud.hpp</a>"</span>
<a name="l00007"></a>00007 
<a name="l00008"></a>00008 <span class="comment">//---------------------------------------------------------------------------------------</span>
<a name="l00009"></a>00009 <span class="comment">//      External References</span>
<a name="l00010"></a>00010 <span class="comment">//---------------------------------------------------------------------------------------</span>
<a name="l00011"></a>00011 
<a name="l00012"></a>00012 <span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code" href="fpga_8cpp.html#81b916ac732ff6e697c3c14bd0109d69">ISR_Wrapper_FPGA</a>( <span class="keywordtype">void</span> );
<a name="l00013"></a>00013 
<a name="l00014"></a>00014 <span class="comment">//---------------------------------------------------------------------------------------</span>
<a name="l00015"></a>00015 <span class="comment">//      Module Implementation</span>
<a name="l00016"></a>00016 <span class="comment">//---------------------------------------------------------------------------------------</span>
<a name="l00017"></a>00017 
<a name="l00018"></a><a class="code" href="fpga_8cpp.html#992958e45ba0afe780b3e09e33e8accf">00018</a> <a class="code" href="classx_s_e_m_a.html">xSEMA</a> <a class="code" href="fpga_8cpp.html#992958e45ba0afe780b3e09e33e8accf">fpgaEvent</a>;
<a name="l00019"></a>00019 
<a name="l00020"></a>00020 <span class="comment">//---------------------------------------------------------------------------------------</span>
<a name="l00021"></a>00021 <span class="comment">// Handler for the FPGA state change interrupt</span>
<a name="l00022"></a>00022 <span class="comment">//---------------------------------------------------------------------------------------</span>
<a name="l00023"></a><a class="code" href="_i_s_r_8cpp.html#135770f49d98b9536820cbc6b1388c0c">00023</a> <span class="keywordtype">void</span> <a class="code" href="fpga_8cpp.html#135770f49d98b9536820cbc6b1388c0c">ISR_FPGA</a>( <span class="keywordtype">void</span> )
<a name="l00024"></a>00024 {
<a name="l00025"></a>00025     <span class="comment">// Disable interrupt until interrupt is handled and enabled again (in some task).</span>
<a name="l00026"></a>00026     <span class="comment">//</span>
<a name="l00027"></a>00027     AT91F_AIC_DisableIt( AT91C_BASE_AIC, AT91C_ID_IRQ0 );
<a name="l00028"></a>00028     
<a name="l00029"></a>00029     portBASE_TYPE isTaskWokenByPost = pdFALSE;
<a name="l00030"></a>00030     
<a name="l00031"></a>00031     <span class="keywordflow">if</span> ( fpgaEvent.<a class="code" href="classx_s_e_m_a.html#138c0f59a8444912bb8d1c083bad64ed">ReleaseFromISR</a>( 1, isTaskWokenByPost ) )
<a name="l00032"></a>00032     {
<a name="l00033"></a>00033         isTaskWokenByPost = pdTRUE;
<a name="l00034"></a>00034         }
<a name="l00035"></a>00035 
<a name="l00036"></a>00036     <span class="comment">// Acknowledge the interrupt</span>
<a name="l00037"></a>00037     <span class="comment">//</span>
<a name="l00038"></a>00038     AT91F_AIC_AcknowledgeIt( AT91C_BASE_AIC );
<a name="l00039"></a>00039 
<a name="l00040"></a>00040     <span class="comment">// If an event caused a task to unblock then we call "Yield from ISR" to ensure </span>
<a name="l00041"></a>00041     <span class="comment">// that the unblocked task is the task that executes when the interrupt completes</span>
<a name="l00042"></a>00042     <span class="comment">// if the unblocked task has a priority higher than the interrupted task.</span>
<a name="l00043"></a>00043     <span class="comment">//</span>
<a name="l00044"></a>00044     <span class="keywordflow">if</span>( isTaskWokenByPost )
<a name="l00045"></a>00045         portYIELD_FROM_ISR ();
<a name="l00046"></a>00046     }
<a name="l00047"></a>00047 
<a name="l00048"></a>00048 <span class="comment">//---------------------------------------------------------------------------------------</span>
<a name="l00049"></a>00049 <span class="comment">// FC Bus Command</span>
<a name="l00050"></a>00050 <span class="comment">//---------------------------------------------------------------------------------------</span>
<a name="l00051"></a><a class="code" href="fpga_8hpp.html#6ec2141bcc427ee6a3c18bdb187846d3">00051</a> <span class="keywordtype">bool</span> <a class="code" href="fpga_8cpp.html#6ec2141bcc427ee6a3c18bdb187846d3">FPGA_FC_Command</a>( <a class="code" href="common_8h.html#91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> cmd )
<a name="l00052"></a>00052 {
<a name="l00053"></a>00053     <a class="code" href="common_8h.html#65f85814a8290f9797005d3b28e7e5fc">uchar</a> FCD[ 8 ];
<a name="l00054"></a>00054     <span class="keywordflow">for</span> ( <span class="keywordtype">int</span> i = 0; i &lt; 8; i ++ )
<a name="l00055"></a>00055     {
<a name="l00056"></a>00056         FCD[ i ] = ( cmd &amp; 0x80 ) ? <a class="code" href="fpga_8hpp.html#bc6126af1d45847bc59afa0aa3216b04a9e58d90b3f7c7a37585a034671dcad7">XPI_FC_FCD</a> : 0;
<a name="l00057"></a>00057         cmd &lt;&lt;= 1;
<a name="l00058"></a>00058         }
<a name="l00059"></a>00059 
<a name="l00060"></a>00060     taskENTER_CRITICAL ();
<a name="l00061"></a>00061 
<a name="l00062"></a>00062     <a class="code" href="fpga_8hpp.html#1b6789ce8965ccb307d548636d964939">FPGA_BegWrite</a> ();
<a name="l00063"></a>00063     <a class="code" href="fpga_8hpp.html#8ecf613d5fe1af87d8cd076e4d33868b">FPGA_Write</a>( <a class="code" href="fpga_8hpp.html#99fb83031ce9923c84392b4e92f956b538cfbf559eb285fe5976d5c3422430d1">XPI_W_PAGE_ADDR</a>, 0 ); <span class="comment">// Page 0</span>
<a name="l00064"></a>00064     <a class="code" href="fpga_8hpp.html#8ecf613d5fe1af87d8cd076e4d33868b">FPGA_Write</a>( <a class="code" href="fpga_8hpp.html#99fb83031ce9923c84392b4e92f956b52bcab59b1196b9f0315be6f83f850e92">XPI_W_P0_FC_CONTROL</a>, 0x00 ); <span class="comment">// FCC, FCD, FCE = 0</span>
<a name="l00065"></a>00065 
<a name="l00066"></a>00066     <span class="keywordflow">for</span> ( <span class="keywordtype">int</span> i = 0; i &lt; 8; i++ )
<a name="l00067"></a>00067     {
<a name="l00068"></a>00068         <a class="code" href="fpga_8hpp.html#8ecf613d5fe1af87d8cd076e4d33868b">FPGA_Write</a>( <a class="code" href="fpga_8hpp.html#99fb83031ce9923c84392b4e92f956b52bcab59b1196b9f0315be6f83f850e92">XPI_W_P0_FC_CONTROL</a>, FCD[ i ] ); <span class="comment">// FCD with FCC = 0</span>
<a name="l00069"></a>00069         FCD[ i ] |= <a class="code" href="fpga_8hpp.html#bc6126af1d45847bc59afa0aa3216b04c7a0dd1825eecd9ceba0cd27061ebbd4">XPI_FC_FCC</a>;
<a name="l00070"></a>00070         <a class="code" href="fpga_8hpp.html#8ecf613d5fe1af87d8cd076e4d33868b">FPGA_Write</a>( <a class="code" href="fpga_8hpp.html#99fb83031ce9923c84392b4e92f956b52bcab59b1196b9f0315be6f83f850e92">XPI_W_P0_FC_CONTROL</a>, FCD[ i ] ); <span class="comment">// FCD with FCC = 1</span>
<a name="l00071"></a>00071         }
<a name="l00072"></a>00072 
<a name="l00073"></a>00073     <a class="code" href="fpga_8hpp.html#8ecf613d5fe1af87d8cd076e4d33868b">FPGA_Write</a>( <a class="code" href="fpga_8hpp.html#99fb83031ce9923c84392b4e92f956b52bcab59b1196b9f0315be6f83f850e92">XPI_W_P0_FC_CONTROL</a>, <a class="code" href="fpga_8hpp.html#bc6126af1d45847bc59afa0aa3216b047b746af04d28576df18e9361a58d67b0">XPI_FC_FCE</a> ); <span class="comment">// FCE = 1, FCC = 0</span>
<a name="l00074"></a>00074 
<a name="l00075"></a>00075     <a class="code" href="fpga_8hpp.html#a8775c4c73cdae748f93af04e87e6792">FPGA_BegRead</a> ();
<a name="l00076"></a>00076     cmd = <a class="code" href="fpga_8hpp.html#fed2dfd736eb1be0b2a3f10e7a284ba6">FPGA_Read</a>( <a class="code" href="fpga_8hpp.html#df764cbdea00d65edcd07bb9953ad2b7cff3db989c8572f49218032e140d7a4e">XPI_R_P0_FC_STATUS</a> );
<a name="l00077"></a>00077 
<a name="l00078"></a>00078     <a class="code" href="fpga_8hpp.html#1b6789ce8965ccb307d548636d964939">FPGA_BegWrite</a> ();
<a name="l00079"></a>00079     <a class="code" href="fpga_8hpp.html#8ecf613d5fe1af87d8cd076e4d33868b">FPGA_Write</a>( <a class="code" href="fpga_8hpp.html#99fb83031ce9923c84392b4e92f956b52bcab59b1196b9f0315be6f83f850e92">XPI_W_P0_FC_CONTROL</a>, 0x00 ); <span class="comment">// FCE = 0</span>
<a name="l00080"></a>00080 
<a name="l00081"></a>00081     taskEXIT_CRITICAL ();
<a name="l00082"></a>00082 
<a name="l00083"></a>00083     <span class="keywordflow">return</span> ( cmd &amp; <a class="code" href="fpga_8hpp.html#bc6126af1d45847bc59afa0aa3216b044f078beba0ebb3a0f0228c798d98ba80">XPI_FC_SENSE</a> ) != 0; <span class="comment">// Return SENSE</span>
<a name="l00084"></a>00084     }
<a name="l00085"></a>00085 
<a name="l00086"></a>00086 <span class="preprocessor">#if 0</span>
<a name="l00087"></a>00087 <span class="preprocessor"></span><span class="comment">//---------------------------------------------------------------------------------------</span>
<a name="l00088"></a>00088 <span class="comment">// FPGA I/O Profiling</span>
<a name="l00089"></a>00089 <span class="comment">//---------------------------------------------------------------------------------------</span>
<a name="l00090"></a>00090 <span class="comment">//    Cycle     Speed     Cycle w/o Loop   Instructions in Loop</span>
<a name="l00091"></a>00091 <span class="comment">//  --------- ----------  ---------------  ----------------------------</span>
<a name="l00092"></a>00092 <span class="comment">//   253 ns   31.57 Mbps        0 ns        NOP;</span>
<a name="l00093"></a>00093 <span class="comment">//   781 ns   10.24 Mbps      528 ns        Write;</span>
<a name="l00094"></a>00094 <span class="comment">//   971 ns    8.23 Mbps      718 ns        BegWrite; Write; BegRead;</span>
<a name="l00095"></a>00095 <span class="comment">//   802 ns    9.97 Mbps      549 ns        Read;</span>
<a name="l00096"></a>00096 <span class="comment">//  1.27 us    6.32 Mbps     1013 ns        BegWrite; Write; BegRead; Read;</span>
<a name="l00097"></a>00097 <span class="comment">//  1.18 us    7.15 Mbps      865 ns        BegWrite; Write; Write; BegRead;</span>
<a name="l00098"></a>00098 <span class="comment">//---------------------------------------------------------------------------------------</span>
<a name="l00099"></a>00099 
<a name="l00100"></a>00100 <span class="keyword">static</span> <span class="keywordtype">void</span> FPGA_Profile( <span class="keywordtype">void</span> )
<a name="l00101"></a>00101 {
<a name="l00102"></a>00102     <span class="keywordtype">long</span> N = 10000000;
<a name="l00103"></a>00103     
<a name="l00104"></a>00104     <a class="code" href="trace_8h.html#7339bfd784193a5c79efcef2eeb2d6df">TRACE_INFO</a>( <span class="stringliteral">"T0\n"</span> );
<a name="l00105"></a>00105     <a class="code" href="fpga_8hpp.html#1b6789ce8965ccb307d548636d964939">FPGA_BegWrite</a> ();
<a name="l00106"></a>00106     <span class="keywordflow">for</span> ( <span class="keywordtype">long</span> i = 0; i &lt; N; i++ )
<a name="l00107"></a>00107     {
<a name="l00108"></a>00108         <span class="keyword">asm</span> <span class="keyword">volatile</span> ( <span class="stringliteral">"NOP"</span> );
<a name="l00109"></a>00109         }
<a name="l00110"></a>00110     
<a name="l00111"></a>00111     <a class="code" href="trace_8h.html#7339bfd784193a5c79efcef2eeb2d6df">TRACE_INFO</a>( <span class="stringliteral">"T1\n"</span> );
<a name="l00112"></a>00112     <a class="code" href="fpga_8hpp.html#1b6789ce8965ccb307d548636d964939">FPGA_BegWrite</a> ();
<a name="l00113"></a>00113     <span class="keywordflow">for</span> ( <span class="keywordtype">long</span> i = 0; i &lt; N; i++ )
<a name="l00114"></a>00114     {
<a name="l00115"></a>00115         <span class="keyword">asm</span> <span class="keyword">volatile</span> ( <span class="stringliteral">"NOP"</span> );
<a name="l00116"></a>00116         <a class="code" href="fpga_8hpp.html#8ecf613d5fe1af87d8cd076e4d33868b">FPGA_Write</a>( i, i );
<a name="l00117"></a>00117         }
<a name="l00118"></a>00118     
<a name="l00119"></a>00119     <a class="code" href="trace_8h.html#7339bfd784193a5c79efcef2eeb2d6df">TRACE_INFO</a>( <span class="stringliteral">"T2\n"</span> );
<a name="l00120"></a>00120     <span class="keywordflow">for</span> ( <span class="keywordtype">long</span> i = 0; i &lt; N; i++ )
<a name="l00121"></a>00121     {
<a name="l00122"></a>00122         <span class="keyword">asm</span> <span class="keyword">volatile</span> ( <span class="stringliteral">"NOP"</span> );
<a name="l00123"></a>00123         <a class="code" href="fpga_8hpp.html#1b6789ce8965ccb307d548636d964939">FPGA_BegWrite</a> ();
<a name="l00124"></a>00124         <a class="code" href="fpga_8hpp.html#8ecf613d5fe1af87d8cd076e4d33868b">FPGA_Write</a>( i, i );
<a name="l00125"></a>00125         <a class="code" href="fpga_8hpp.html#a8775c4c73cdae748f93af04e87e6792">FPGA_BegRead</a> ();
<a name="l00126"></a>00126         }
<a name="l00127"></a>00127     
<a name="l00128"></a>00128     <a class="code" href="trace_8h.html#7339bfd784193a5c79efcef2eeb2d6df">TRACE_INFO</a>( <span class="stringliteral">"T3\n"</span> );
<a name="l00129"></a>00129     <a class="code" href="fpga_8hpp.html#a8775c4c73cdae748f93af04e87e6792">FPGA_BegRead</a> ();
<a name="l00130"></a>00130     <span class="keywordflow">for</span> ( <span class="keywordtype">long</span> i = 0; i &lt; N; i++ )
<a name="l00131"></a>00131     {
<a name="l00132"></a>00132         <span class="keyword">asm</span> <span class="keyword">volatile</span> ( <span class="stringliteral">"NOP"</span> );
<a name="l00133"></a>00133         (<span class="keywordtype">void</span> <span class="keyword">volatile</span>) <a class="code" href="fpga_8hpp.html#fed2dfd736eb1be0b2a3f10e7a284ba6">FPGA_Read</a>( i );
<a name="l00134"></a>00134         }
<a name="l00135"></a>00135 
<a name="l00136"></a>00136     <a class="code" href="trace_8h.html#7339bfd784193a5c79efcef2eeb2d6df">TRACE_INFO</a>( <span class="stringliteral">"T4\n"</span> );
<a name="l00137"></a>00137     <span class="keywordflow">for</span> ( <span class="keywordtype">long</span> i = 0; i &lt; N; i++ )
<a name="l00138"></a>00138     {
<a name="l00139"></a>00139         <span class="keyword">asm</span> <span class="keyword">volatile</span> ( <span class="stringliteral">"NOP"</span> );
<a name="l00140"></a>00140         <a class="code" href="fpga_8hpp.html#1b6789ce8965ccb307d548636d964939">FPGA_BegWrite</a> ();
<a name="l00141"></a>00141         <a class="code" href="fpga_8hpp.html#8ecf613d5fe1af87d8cd076e4d33868b">FPGA_Write</a>( i, i );
<a name="l00142"></a>00142         <a class="code" href="fpga_8hpp.html#a8775c4c73cdae748f93af04e87e6792">FPGA_BegRead</a> ();
<a name="l00143"></a>00143         (<span class="keywordtype">void</span> <span class="keyword">volatile</span>) <a class="code" href="fpga_8hpp.html#fed2dfd736eb1be0b2a3f10e7a284ba6">FPGA_Read</a>( i );
<a name="l00144"></a>00144         }
<a name="l00145"></a>00145     
<a name="l00146"></a>00146     <a class="code" href="trace_8h.html#7339bfd784193a5c79efcef2eeb2d6df">TRACE_INFO</a>( <span class="stringliteral">"T5\n"</span> );
<a name="l00147"></a>00147     <span class="keywordflow">for</span> ( <span class="keywordtype">long</span> i = 0; i &lt; N; i++ )
<a name="l00148"></a>00148     {
<a name="l00149"></a>00149         <span class="keyword">asm</span> <span class="keyword">volatile</span> ( <span class="stringliteral">"NOP"</span> );
<a name="l00150"></a>00150         <a class="code" href="fpga_8hpp.html#1b6789ce8965ccb307d548636d964939">FPGA_BegWrite</a> ();
<a name="l00151"></a>00151         <a class="code" href="fpga_8hpp.html#8ecf613d5fe1af87d8cd076e4d33868b">FPGA_Write</a>( i, i );
<a name="l00152"></a>00152         <a class="code" href="fpga_8hpp.html#8ecf613d5fe1af87d8cd076e4d33868b">FPGA_Write</a>( i, i );
<a name="l00153"></a>00153         <a class="code" href="fpga_8hpp.html#a8775c4c73cdae748f93af04e87e6792">FPGA_BegRead</a> ();
<a name="l00154"></a>00154         }
<a name="l00155"></a>00155 
<a name="l00156"></a>00156     <a class="code" href="trace_8h.html#7339bfd784193a5c79efcef2eeb2d6df">TRACE_INFO</a>( <span class="stringliteral">"T6\n"</span> );
<a name="l00157"></a>00157     }
<a name="l00158"></a>00158 <span class="preprocessor">#endif</span>
<a name="l00159"></a>00159 <span class="preprocessor"></span>
<a name="l00160"></a>00160 <span class="comment">//---------------------------------------------------------------------------------------</span>
<a name="l00161"></a>00161 <span class="comment">// FPGA Interrupt Handler Task</span>
<a name="l00162"></a>00162 <span class="comment">//---------------------------------------------------------------------------------------</span>
<a name="l00163"></a><a class="code" href="sam7xpud_8cpp.html#53afc651bc94988b4b1644f21f16b515">00163</a> <a class="code" href="fpga_8cpp.html#53afc651bc94988b4b1644f21f16b515">portTASK_FUNCTION</a>( FPGA_IrqTasklet, pvParameters )
<a name="l00164"></a>00164 {
<a name="l00165"></a>00165     (void) pvParameters; <span class="comment">// The parameters are not used.</span>
<a name="l00166"></a>00166 
<a name="l00167"></a>00167     taskENTER_CRITICAL();
<a name="l00168"></a>00168     
<a name="l00169"></a>00169     <a class="code" href="trace_8h.html#7339bfd784193a5c79efcef2eeb2d6df">TRACE_INFO</a>( <span class="stringliteral">"%XPI Main Task\n"</span> );
<a name="l00170"></a>00170 
<a name="l00171"></a>00171     <span class="comment">// Configure FPGA interrupt. Interrupt will be later enabled when entering </span>
<a name="l00172"></a>00172     <span class="comment">// FPGA communication mode.</span>
<a name="l00173"></a>00173     <span class="comment">//</span>
<a name="l00174"></a>00174     AT91F_PMC_EnablePeriphClock
<a name="l00175"></a>00175     (
<a name="l00176"></a>00176         AT91C_BASE_PMC, <span class="comment">// PIO controller base address</span>
<a name="l00177"></a>00177         <a class="code" href="common_8h.html#91ad9478d81a7aaf2593e8d9c3d06a14">uint</a>( 1 ) &lt;&lt; AT91C_ID_IRQ0
<a name="l00178"></a>00178         );
<a name="l00179"></a>00179 
<a name="l00180"></a>00180     AT91F_AIC_ConfigureIt
<a name="l00181"></a>00181     (
<a name="l00182"></a>00182         AT91C_BASE_AIC,
<a name="l00183"></a>00183         AT91C_ID_IRQ0,
<a name="l00184"></a>00184         AT91C_AIC_PRIOR_HIGHEST,
<a name="l00185"></a>00185         AT91C_AIC_SRCTYPE_EXT_LOW_LEVEL,
<a name="l00186"></a>00186         <a class="code" href="fpga_8cpp.html#81b916ac732ff6e697c3c14bd0109d69">ISR_Wrapper_FPGA</a>
<a name="l00187"></a>00187         );
<a name="l00188"></a>00188 
<a name="l00189"></a>00189     taskEXIT_CRITICAL();
<a name="l00190"></a>00190 
<a name="l00191"></a>00191     <a class="code" href="common_8h.html#91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> oldState = AT91F_PIO_GetInput( AT91C_BASE_PIOA );
<a name="l00192"></a>00192 
<a name="l00193"></a>00193     <span class="keywordflow">for</span>( ;; )
<a name="l00194"></a>00194     {
<a name="l00195"></a>00195         <span class="comment">// Calculate elapsed time and decrement timer</span>
<a name="l00196"></a>00196         <span class="comment">//</span>
<a name="l00197"></a>00197         <a class="code" href="xpi_8cpp.html#b400f7e2baa54c09ba8db2c8d929b238">xpi</a>.<a class="code" href="class_x_p_i.html#efca43b014ac7287f1ee782a2db45682">On_Timer</a> (); <span class="comment">// Decrement timer</span>
<a name="l00198"></a>00198 
<a name="l00199"></a>00199         <span class="keywordflow">if</span> ( ! fpgaEvent.<a class="code" href="classx_s_e_m_a.html#d398bc33f1c28f28c33ce1796b0e4ca7">Wait</a>( 1, <a class="code" href="xpi_8cpp.html#b400f7e2baa54c09ba8db2c8d929b238">xpi</a>.<a class="code" href="class_x_p_i.html#f3638a5e916ba551eb6f090685f7ce11">GetNextTimeout</a> () ) )
<a name="l00200"></a>00200         {
<a name="l00201"></a>00201             <span class="comment">// Calculate elapsed time and decrement timer</span>
<a name="l00202"></a>00202             <span class="comment">//</span>
<a name="l00203"></a>00203             <a class="code" href="xpi_8cpp.html#b400f7e2baa54c09ba8db2c8d929b238">xpi</a>.<a class="code" href="class_x_p_i.html#efca43b014ac7287f1ee782a2db45682">On_Timer</a> ();
<a name="l00204"></a>00204             
<a name="l00205"></a>00205             <span class="comment">// Post xpi.Goto(IDLE) handler</span>
<a name="l00206"></a>00206             <span class="comment">//</span>
<a name="l00207"></a>00207             <a class="code" href="xpi_8cpp.html#b400f7e2baa54c09ba8db2c8d929b238">xpi</a>.<a class="code" href="class_x_p_i.html#ebcecd7a6a47849ddc6dabe400c37d5b">StartTransmissionIfIdle</a> ();
<a name="l00208"></a>00208 
<a name="l00209"></a>00209             <span class="comment">// Check PUSHBUTTON1</span>
<a name="l00210"></a>00210             <span class="comment">//</span>
<a name="l00211"></a>00211             <a class="code" href="common_8h.html#91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> newState =  AT91F_PIO_GetInput( AT91C_BASE_PIOA );
<a name="l00212"></a>00212 
<a name="l00213"></a>00213             <span class="keywordflow">if</span> ( <a class="code" href="common_8h.html#0c7779daa8274056a6abd444c2089ade">ISSET</a>( oldState, <a class="code" href="board_8h.html#97cf97af5afe441939002a381c4f296a">PUSHBUTTON1</a> ) &amp;&amp; <a class="code" href="common_8h.html#586a31f567cc4aff5a205870e4933991">ISCLEARED</a>( newState, <a class="code" href="board_8h.html#97cf97af5afe441939002a381c4f296a">PUSHBUTTON1</a> ) )
<a name="l00214"></a>00214             {
<a name="l00215"></a>00215                 }
<a name="l00216"></a>00216 
<a name="l00217"></a>00217             oldState = newState;
<a name="l00218"></a>00218 
<a name="l00219"></a>00219             <span class="keywordflow">continue</span>;
<a name="l00220"></a>00220             }
<a name="l00221"></a>00221 
<a name="l00222"></a>00222         <span class="keywordtype">int</span> irq_count = 10000; <span class="comment">// protection from IRQ flood</span>
<a name="l00223"></a>00223         <span class="keywordflow">while</span>( --irq_count &gt;= 0 )
<a name="l00224"></a>00224         {
<a name="l00225"></a>00225             <span class="comment">// Post xpi.Goto(IDLE) handler</span>
<a name="l00226"></a>00226             <span class="comment">//</span>
<a name="l00227"></a>00227             <a class="code" href="xpi_8cpp.html#b400f7e2baa54c09ba8db2c8d929b238">xpi</a>.<a class="code" href="class_x_p_i.html#ebcecd7a6a47849ddc6dabe400c37d5b">StartTransmissionIfIdle</a> ();
<a name="l00228"></a>00228 
<a name="l00229"></a>00229             <span class="comment">// Set Page 0 and IRQ status bitmap</span>
<a name="l00230"></a>00230             <span class="comment">//</span>
<a name="l00231"></a>00231             taskENTER_CRITICAL ();
<a name="l00232"></a>00232             <a class="code" href="fpga_8hpp.html#1b6789ce8965ccb307d548636d964939">FPGA_BegWrite</a> ();
<a name="l00233"></a>00233             <a class="code" href="fpga_8hpp.html#8ecf613d5fe1af87d8cd076e4d33868b">FPGA_Write</a>( <a class="code" href="fpga_8hpp.html#99fb83031ce9923c84392b4e92f956b538cfbf559eb285fe5976d5c3422430d1">XPI_W_PAGE_ADDR</a>, 0 ); <span class="comment">// Page 0</span>
<a name="l00234"></a>00234             <a class="code" href="fpga_8hpp.html#a8775c4c73cdae748f93af04e87e6792">FPGA_BegRead</a> ();
<a name="l00235"></a>00235             <a class="code" href="common_8h.html#91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> irq_list = <a class="code" href="fpga_8hpp.html#fed2dfd736eb1be0b2a3f10e7a284ba6">FPGA_Read</a>( <a class="code" href="fpga_8hpp.html#df764cbdea00d65edcd07bb9953ad2b7900ff1073d0b3222871006cbaac84f65">XPI_R_INT_REQUEST</a> );
<a name="l00236"></a>00236             taskEXIT_CRITICAL ();
<a name="l00237"></a>00237 
<a name="l00238"></a>00238             <span class="keywordflow">if</span> ( ! irq_list )
<a name="l00239"></a>00239                 <span class="keywordflow">break</span>;
<a name="l00240"></a>00240 
<a name="l00241"></a>00241             <span class="keywordflow">if</span> ( irq_list &amp; <a class="code" href="fpga_8hpp.html#bc6126af1d45847bc59afa0aa3216b0420713b41a999f5bb8442e74472d8ee61">XPI_IRQ_CTXE</a> ) <span class="comment">// CTXE FIFO</span>
<a name="l00242"></a>00242             {
<a name="l00243"></a>00243                 <a class="code" href="xpi_8cpp.html#b400f7e2baa54c09ba8db2c8d929b238">xpi</a>.<a class="code" href="class_x_p_i.html#05f87b3de493523ae34605fee0a8d46d">On_CTXE</a> ();
<a name="l00244"></a>00244                 }
<a name="l00245"></a>00245             <span class="keywordflow">if</span> ( irq_list &amp; <a class="code" href="fpga_8hpp.html#bc6126af1d45847bc59afa0aa3216b04a2f872286792976f43f413d227272a29">XPI_IRQ_CTX</a> ) <span class="comment">// CTX FIFO</span>
<a name="l00246"></a>00246             {
<a name="l00247"></a>00247                 <a class="code" href="xpi_8cpp.html#b400f7e2baa54c09ba8db2c8d929b238">xpi</a>.<a class="code" href="class_x_p_i.html#02aa06fd22abe2e2ee4a96ec729e654d">On_CTX</a> ();
<a name="l00248"></a>00248                 }
<a name="l00249"></a>00249             <span class="keywordflow">if</span> ( irq_list &amp; <a class="code" href="fpga_8hpp.html#bc6126af1d45847bc59afa0aa3216b046d0a6cd95f5adb8cf114b5302c4cbf23">XPI_IRQ_CRX</a> ) <span class="comment">// CRX FIFO</span>
<a name="l00250"></a>00250             {
<a name="l00251"></a>00251                 <a class="code" href="xpi_8cpp.html#b400f7e2baa54c09ba8db2c8d929b238">xpi</a>.<a class="code" href="class_x_p_i.html#1c73bd96ebc42e8f5e14bb05c8cd3c86">On_CRX</a> ();
<a name="l00252"></a>00252                 }
<a name="l00253"></a>00253             <span class="keywordflow">if</span> ( irq_list &amp; <a class="code" href="fpga_8hpp.html#bc6126af1d45847bc59afa0aa3216b044879e4e80b205193cbd0b58be1b3cc99">XPI_IRQ_EIRQ</a> ) <span class="comment">// EIRQ FIFO</span>
<a name="l00254"></a>00254             {
<a name="l00255"></a>00255                 <a class="code" href="xpi_8cpp.html#b400f7e2baa54c09ba8db2c8d929b238">xpi</a>.<a class="code" href="class_x_p_i.html#56970d2f3494891b3cf80f3cc846c8df">On_EIRQ</a> ();
<a name="l00256"></a>00256                 }
<a name="l00257"></a>00257             <span class="keywordflow">if</span> ( irq_list &amp; <a class="code" href="fpga_8hpp.html#bc6126af1d45847bc59afa0aa3216b04bff93e6269b6e740f1f3681cf932cca2">XPI_IRQ_FC</a> ) <span class="comment">// FC FIFO</span>
<a name="l00258"></a>00258             {
<a name="l00259"></a>00259                 <a class="code" href="xpi_8cpp.html#b400f7e2baa54c09ba8db2c8d929b238">xpi</a>.<a class="code" href="class_x_p_i.html#796dc15fd71882551b5b699d6b408480">On_FC</a> ();
<a name="l00260"></a>00260                 }
<a name="l00261"></a>00261             <span class="keywordflow">if</span> ( irq_list &amp; <a class="code" href="fpga_8hpp.html#bc6126af1d45847bc59afa0aa3216b04331fe655290ee6eace07bd5e10936fed">XPI_IRQ_PCM</a> ) <span class="comment">// PCM FIFO</span>
<a name="l00262"></a>00262             {
<a name="l00263"></a>00263                 taskENTER_CRITICAL ();
<a name="l00264"></a>00264                 <a class="code" href="fpga_8hpp.html#1b6789ce8965ccb307d548636d964939">FPGA_BegWrite</a> ();
<a name="l00265"></a>00265                 <a class="code" href="fpga_8hpp.html#8ecf613d5fe1af87d8cd076e4d33868b">FPGA_Write</a>( <a class="code" href="fpga_8hpp.html#99fb83031ce9923c84392b4e92f956b538cfbf559eb285fe5976d5c3422430d1">XPI_W_PAGE_ADDR</a>, 2 ); <span class="comment">// Page 2</span>
<a name="l00266"></a>00266                 <a class="code" href="fpga_8hpp.html#a8775c4c73cdae748f93af04e87e6792">FPGA_BegRead</a> ();
<a name="l00267"></a>00267                 
<a name="l00268"></a>00268                 <span class="comment">// Collect 160 samples and send them as a packet to host.</span>
<a name="l00269"></a>00269                 <span class="comment">// At the same time read-in RPCM data from the last RPCM packet.</span>
<a name="l00270"></a>00270                 <span class="comment">// int octet = FPGA_Read( XPI_R_P2_PCM_R1 );</span>
<a name="l00271"></a>00271                 
<a name="l00272"></a>00272                 <span class="comment">// Acknowledge interrupt</span>
<a name="l00273"></a>00273                 <a class="code" href="fpga_8hpp.html#fed2dfd736eb1be0b2a3f10e7a284ba6">FPGA_Read</a>( <a class="code" href="fpga_8hpp.html#df764cbdea00d65edcd07bb9953ad2b7f389737e3c230f8a6456914c83085011">XPI_R_P2_PCM_ACK</a> );
<a name="l00274"></a>00274                 taskEXIT_CRITICAL ();
<a name="l00275"></a>00275                 }
<a name="l00276"></a>00276             }
<a name="l00277"></a>00277 
<a name="l00278"></a>00278         <span class="comment">// Check IRQ flood</span>
<a name="l00279"></a>00279         <span class="comment">//</span>
<a name="l00280"></a>00280         <span class="keywordflow">if</span> ( irq_count &lt; 0 )
<a name="l00281"></a>00281         {
<a name="l00282"></a>00282             taskENTER_CRITICAL ();
<a name="l00283"></a>00283             <a class="code" href="trace_8h.html#a992713b67dd2ec12eddb0ca609e13ab">tracef</a>( 2, <span class="stringliteral">"SEVERE ERROR: Too many interrupts\n"</span> );
<a name="l00284"></a>00284             taskEXIT_CRITICAL ();
<a name="l00285"></a>00285             <a class="code" href="xpi_8cpp.html#b400f7e2baa54c09ba8db2c8d929b238">xpi</a>.<a class="code" href="class_x_p_i.html#5c51dda2c789ed0f0eec401f80d92c31">ResetFPGA</a> ();
<a name="l00286"></a>00286             }
<a name="l00287"></a>00287         <span class="keywordflow">else</span>
<a name="l00288"></a>00288         {
<a name="l00289"></a>00289             <span class="comment">// Enable FPGA interrupt</span>
<a name="l00290"></a>00290             <span class="comment">//</span>
<a name="l00291"></a>00291             AT91F_AIC_EnableIt( AT91C_BASE_AIC, AT91C_ID_IRQ0 );
<a name="l00292"></a>00292             }
<a name="l00293"></a>00293         }
<a name="l00294"></a>00294     }
</pre></div></div>
<hr size="1"><address style="text-align: right;"><small>Generated on Mon Mar 10 02:42:32 2008 for XPU-DSAM7S by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.5.5 </small></address>
</body>
</html>
