

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-ffe0a1a00e984ecce9bf36e17ab94c4de0de8108_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_n_mem_for_l2wb_pcommit                   32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel_for_l2wb_pcommit                    2 # number of memory subpartition in each memory module
-gpgpu_dl2_bsize_for_l2wb_pcommit                  128 # default 128 bytes
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config            536870913 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         200 # DRAM latency (default 30)
-dram_write_latency                   600 # DRAM write latency (default 100)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                  256 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled               e2c96ab854920b9b814ed0b032e65335  /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/spmv/build/nvm_default/spmv
Extracting PTX file and ptxas options    1: spmv.1.sm_70.ptx -arch=sm_70
      0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/spmv/build/nvm_default/spmv
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/spmv/build/nvm_default/spmv
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/spmv/build/nvm_default/spmv
Running md5sum using "md5sum /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/spmv/build/nvm_default/spmv "
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/spmv/build/nvm_default/spmv
Extracting specific PTX file named spmv.1.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z13spmv_jds_nvmbPfPKfPKiS3_S1_S3_i : hostFun 0x0x40402b, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing spmv.1.sm_70.ptx
GPGPU-Sim PTX: allocating global region for "tex_x_float" from 0x100 to 0x104 (global memory space)
GPGPU-Sim PTX: allocating constant region for "jds_ptr_int" from 0x180 to 0x4fa0 (global memory space) 1
GPGPU-Sim PTX: allocating constant region for "sh_zcnt_int" from 0x5000 to 0x9e20 (global memory space) 2
GPGPU-Sim PTX: allocating global region for "NVM_log" from 0x9e80 to 0x4009e80 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_flag" from 0x4009e80 to 0x4409e80 (global memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13spmv_jds_nvmoPfPKfPKiS3_S1_S3_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z13spmv_jds_nvmuPfPKfPKiS3_S1_S3_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z13spmv_jds_nvm1PfPKfPKiS3_S1_S3_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z13spmv_jds_nvm2PfPKfPKiS3_S1_S3_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z13spmv_jds_nvmgPfPKfPKiS3_S1_S3_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z13spmv_jds_nvm3PfPKfPKiS3_S1_S3_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z13spmv_jds_nvm4PfPKfPKiS3_S1_S3_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z13spmv_jds_nvmiPfPKfPKiS3_S1_S3_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z13spmv_jds_nvm6PfPKfPKiS3_S1_S3_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z13spmv_jds_nvm5PfPKfPKiS3_S1_S3_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z13spmv_jds_nvmbPfPKfPKiS3_S1_S3_i'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file spmv.1.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from spmv.1.sm_70.ptx
GPGPU-Sim PTX: Binary info : gmem=71303168, cmem=40000
GPGPU-Sim PTX: Kernel '_Z13spmv_jds_nvmbPfPKfPKiS3_S1_S3_i' : regs=31, lmem=0, smem=0, cmem=412
GPGPU-Sim PTX: Kernel '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i' : regs=31, lmem=0, smem=0, cmem=412
GPGPU-Sim PTX: Kernel '_Z13spmv_jds_nvm5PfPKfPKiS3_S1_S3_i' : regs=32, lmem=0, smem=0, cmem=412
GPGPU-Sim PTX: Kernel '_Z13spmv_jds_nvm6PfPKfPKiS3_S1_S3_i' : regs=32, lmem=0, smem=0, cmem=412
GPGPU-Sim PTX: Kernel '_Z13spmv_jds_nvmiPfPKfPKiS3_S1_S3_i' : regs=32, lmem=0, smem=0, cmem=412
GPGPU-Sim PTX: Kernel '_Z13spmv_jds_nvm4PfPKfPKiS3_S1_S3_i' : regs=32, lmem=0, smem=0, cmem=412
GPGPU-Sim PTX: Kernel '_Z13spmv_jds_nvm3PfPKfPKiS3_S1_S3_i' : regs=32, lmem=0, smem=0, cmem=412
GPGPU-Sim PTX: Kernel '_Z13spmv_jds_nvmgPfPKfPKiS3_S1_S3_i' : regs=32, lmem=0, smem=0, cmem=412
GPGPU-Sim PTX: Kernel '_Z13spmv_jds_nvm2PfPKfPKiS3_S1_S3_i' : regs=31, lmem=0, smem=0, cmem=412
GPGPU-Sim PTX: Kernel '_Z13spmv_jds_nvm1PfPKfPKiS3_S1_S3_i' : regs=31, lmem=0, smem=0, cmem=412
GPGPU-Sim PTX: Kernel '_Z13spmv_jds_nvmuPfPKfPKiS3_S1_S3_i' : regs=31, lmem=0, smem=0, cmem=412
GPGPU-Sim PTX: Kernel '_Z13spmv_jds_nvmoPfPKfPKiS3_S1_S3_i' : regs=31, lmem=0, smem=0, cmem=412
GPGPU-Sim PTX: __cudaRegisterFunction _Z8spmv_jdsPfPKfPKiS3_S1_S3_i : hostFun 0x0x403e2e, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z13spmv_jds_nvm5PfPKfPKiS3_S1_S3_i : hostFun 0x0x403c31, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z13spmv_jds_nvm6PfPKfPKiS3_S1_S3_i : hostFun 0x0x403a34, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z13spmv_jds_nvmiPfPKfPKiS3_S1_S3_i : hostFun 0x0x403837, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z13spmv_jds_nvm4PfPKfPKiS3_S1_S3_i : hostFun 0x0x40363a, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z13spmv_jds_nvm3PfPKfPKiS3_S1_S3_i : hostFun 0x0x40343d, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z13spmv_jds_nvmgPfPKfPKiS3_S1_S3_i : hostFun 0x0x403240, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z13spmv_jds_nvm2PfPKfPKiS3_S1_S3_i : hostFun 0x0x403043, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z13spmv_jds_nvm1PfPKfPKiS3_S1_S3_i : hostFun 0x0x402e46, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z13spmv_jds_nvmuPfPKfPKiS3_S1_S3_i : hostFun 0x0x402c49, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z13spmv_jds_nvmoPfPKfPKiS3_S1_S3_i : hostFun 0x0x402a4c, fat_cubin_handle = 1
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 1
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTextureInternal(void**, const textureReference*, const void**, const char*, int, int, int, gpgpu_context*)"
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x60e2e0; deviceAddress = jds_ptr_int; deviceName = jds_ptr_int
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 20000 bytes
GPGPU-Sim PTX registering constant jds_ptr_int (20000 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x613100; deviceAddress = sh_zcnt_int; deviceName = sh_zcnt_int
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 20000 bytes
GPGPU-Sim PTX registering constant sh_zcnt_int (20000 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x617f20; deviceAddress = NVM_log; deviceName = NVM_log
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 67108864 bytes
GPGPU-Sim PTX registering global NVM_log hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x4617f20; deviceAddress = NVM_flag; deviceName = NVM_flag
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4194304 bytes
GPGPU-Sim PTX registering global NVM_flag hostVar to name mapping
/home/pli11/Videos/parboil_benchmark/parboil/benchmarks/spmv/build/nvm_default/spmv -i /home/pli11/Videos/parboil_benchmark/parboil/datasets/spmv/large/input/Dubcova3.mtx.bin,/home/pli11/Videos/parboil_benchmark/parboil/datasets/spmv/large/input/vector.bin -o /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/spmv/run/large/Dubcova3.mtx.out 
CUDA accelerated sparse matrix vector multiplication****
Original version by Li-Wen Chang <lchang20@illinois.edu> and Shengzhao Wu<wu14@illinois.edu>
This version maintained by Chris Rodrigues  ***********
Converting COO to JDS format (146689x146689)
3636649 matrix entries, warp size = 32, row padding align = 1, pack size = 1

Padding data....146720 rows, 4585 groups
Allocating data space: 3637664 entries (0.027903% padding)
Finished converting.
JDS format has 146720 columns, 49 rows.
nz_count_len = 4585
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x60e2e0
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x60e2e0
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x60e2e0
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 200 bytes  to  symbol jds_ptr_int+0 @0x180 ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x613100
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x613100
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x613100
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 18340 bytes  to  symbol sh_zcnt_int+0 @0x5000 ...
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
event update
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeb42aceb8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeb42aceb0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeb42acea8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeb42acea0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeb42ace98..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeb42ace90..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffeb42acf50..

GPGPU-Sim PTX: cudaLaunch for 0x0x403240 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z13spmv_jds_nvmgPfPKfPKiS3_S1_S3_i'...
GPGPU-Sim PTX: Finding dominators for '_Z13spmv_jds_nvmgPfPKfPKiS3_S1_S3_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13spmv_jds_nvmgPfPKfPKiS3_S1_S3_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z13spmv_jds_nvmgPfPKfPKiS3_S1_S3_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13spmv_jds_nvmgPfPKfPKiS3_S1_S3_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13spmv_jds_nvmgPfPKfPKiS3_S1_S3_i'...
GPGPU-Sim PTX: reconvergence points for _Z13spmv_jds_nvmgPfPKfPKiS3_S1_S3_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x18f0 (spmv.1.sm_70.ptx:1066) @%p1 bra BB4_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f48 (spmv.1.sm_70.ptx:1315) mov.u32 %r94, %tid.z;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x19a8 (spmv.1.sm_70.ptx:1094) @%p2 bra BB4_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a18 (spmv.1.sm_70.ptx:1115) shr.s32 %r35, %r2, 5;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1ab8 (spmv.1.sm_70.ptx:1135) @%p3 bra BB4_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f18 (spmv.1.sm_70.ptx:1303) fma.rn.f32 %f39, %f47, %f48, %f45;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1b10 (spmv.1.sm_70.ptx:1147) @%p4 bra BB4_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f08 (spmv.1.sm_70.ptx:1299) ld.global.f32 %f47, [%rd131];
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1b48 (spmv.1.sm_70.ptx:1155) @%p5 bra BB4_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d48 (spmv.1.sm_70.ptx:1238) setp.lt.u32%p8, %r43, 4;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1b60 (spmv.1.sm_70.ptx:1159) @%p6 bra BB4_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1cb8 (spmv.1.sm_70.ptx:1218) mul.wide.s32 %rd81, %r110, 4;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1b68 (spmv.1.sm_70.ptx:1160) bra.uni BB4_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bb0 (spmv.1.sm_70.ptx:1177) setp.eq.s32%p7, %r44, 2;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1b78 (spmv.1.sm_70.ptx:1164) bra.uni BB4_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1cb8 (spmv.1.sm_70.ptx:1218) mul.wide.s32 %rd81, %r110, 4;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x1b90 (spmv.1.sm_70.ptx:1169) bra.uni BB4_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f08 (spmv.1.sm_70.ptx:1299) ld.global.f32 %f47, [%rd131];
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x1ba8 (spmv.1.sm_70.ptx:1174) bra.uni BB4_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d48 (spmv.1.sm_70.ptx:1238) setp.lt.u32%p8, %r43, 4;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x1bc0 (spmv.1.sm_70.ptx:1179) @%p7 bra BB4_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c40 (spmv.1.sm_70.ptx:1201) mul.wide.u32 %rd72, %r109, 4;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x1bc8 (spmv.1.sm_70.ptx:1180) bra.uni BB4_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1be0 (spmv.1.sm_70.ptx:1187) ld.global.f32 %f22, [%rd2];
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x1bd8 (spmv.1.sm_70.ptx:1184) bra.uni BB4_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c40 (spmv.1.sm_70.ptx:1201) mul.wide.u32 %rd72, %r109, 4;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x1d50 (spmv.1.sm_70.ptx:1239) @%p8 bra BB4_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f08 (spmv.1.sm_70.ptx:1299) ld.global.f32 %f47, [%rd131];
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x1f00 (spmv.1.sm_70.ptx:1296) @%p9 bra BB4_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f08 (spmv.1.sm_70.ptx:1299) ld.global.f32 %f47, [%rd131];
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x1f98 (spmv.1.sm_70.ptx:1327) @%p10 bra BB4_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2008 (spmv.1.sm_70.ptx:1348) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13spmv_jds_nvmgPfPKfPKiS3_S1_S3_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13spmv_jds_nvmgPfPKfPKiS3_S1_S3_i'.
GPGPU-Sim PTX: pushing kernel '_Z13spmv_jds_nvmgPfPKfPKiS3_S1_S3_i' to stream 0, gridDim= (765,1,1) blockDim = (192,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z13spmv_jds_nvmgPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: CTA/core = 10, limited by: threads regs
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z13spmv_jds_nvmgPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z13spmv_jds_nvmgPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z13spmv_jds_nvmgPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z13spmv_jds_nvmgPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z13spmv_jds_nvmgPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z13spmv_jds_nvmgPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z13spmv_jds_nvmgPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z13spmv_jds_nvmgPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z13spmv_jds_nvmgPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z13spmv_jds_nvmgPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z13spmv_jds_nvmgPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z13spmv_jds_nvmgPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z13spmv_jds_nvmgPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z13spmv_jds_nvmgPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z13spmv_jds_nvmgPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z13spmv_jds_nvmgPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z13spmv_jds_nvmgPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z13spmv_jds_nvmgPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z13spmv_jds_nvmgPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z13spmv_jds_nvmgPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z13spmv_jds_nvmgPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z13spmv_jds_nvmgPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z13spmv_jds_nvmgPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z13spmv_jds_nvmgPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z13spmv_jds_nvmgPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z13spmv_jds_nvmgPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z13spmv_jds_nvmgPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z13spmv_jds_nvmgPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z13spmv_jds_nvmgPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z13spmv_jds_nvmgPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z13spmv_jds_nvmgPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z13spmv_jds_nvmgPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z13spmv_jds_nvmgPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z13spmv_jds_nvmgPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z13spmv_jds_nvmgPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z13spmv_jds_nvmgPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z13spmv_jds_nvmgPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z13spmv_jds_nvmgPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z13spmv_jds_nvmgPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z13spmv_jds_nvmgPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z13spmv_jds_nvmgPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z13spmv_jds_nvmgPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z13spmv_jds_nvmgPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z13spmv_jds_nvmgPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z13spmv_jds_nvmgPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z13spmv_jds_nvmgPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z13spmv_jds_nvmgPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z13spmv_jds_nvmgPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z13spmv_jds_nvmgPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z13spmv_jds_nvmgPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z13spmv_jds_nvmgPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z13spmv_jds_nvmgPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z13spmv_jds_nvmgPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z13spmv_jds_nvmgPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z13spmv_jds_nvmgPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z13spmv_jds_nvmgPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z13spmv_jds_nvmgPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z13spmv_jds_nvmgPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z13spmv_jds_nvmgPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z13spmv_jds_nvmgPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z13spmv_jds_nvmgPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z13spmv_jds_nvmgPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z13spmv_jds_nvmgPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z13spmv_jds_nvmgPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z13spmv_jds_nvmgPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z13spmv_jds_nvmgPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z13spmv_jds_nvmgPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z13spmv_jds_nvmgPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z13spmv_jds_nvmgPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z13spmv_jds_nvmgPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z13spmv_jds_nvmgPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z13spmv_jds_nvmgPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z13spmv_jds_nvmgPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z13spmv_jds_nvmgPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z13spmv_jds_nvmgPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z13spmv_jds_nvmgPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z13spmv_jds_nvmgPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z13spmv_jds_nvmgPfPKfPKiS3_S1_S3_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z13spmv_jds_nvmgPfPKfPKiS3_S1_S3_i'
kernel_name = _Z13spmv_jds_nvmgPfPKfPKiS3_S1_S3_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 38721
gpu_sim_insn = 42268830
gpu_ipc =    1091.6255
gpu_tot_sim_cycle = 38721
gpu_tot_sim_insn = 42268830
gpu_tot_ipc =    1091.6255
gpu_tot_issued_cta = 765
gpu_occupancy = 88.2922% 
gpu_tot_occupancy = 88.2922% 
max_total_param_size = 0
gpu_stall_dramfull = 375619
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      22.9026
partiton_level_parallism_total  =      22.9026
partiton_level_parallism_util =      26.6461
partiton_level_parallism_util_total  =      26.6461
L2_BW  =     819.7835 GB/Sec
L2_BW_total  =     819.7835 GB/Sec
gpu_total_sim_rate=97169
############## bottleneck_stats #############
cycles: core 38721, icnt 38721, l2 38721, dram 29075
gpu_ipc	1091.625
gpu_tot_issued_cta = 765, average cycles = 51
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 673620 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 4611 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.110	80
L1D data util	1.285	80	1.462	3
L1D tag util	0.434	80	0.509	3
L2 data util	1.160	64	1.173	24
L2 tag util	0.401	64	0.526	11
n_l2_access	 992497
icnt s2m util	0.000	0	0.000	11	flits per packet: -nan
icnt m2s util	0.000	0	0.000	11	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.743	32	0.749	7

latency_l1_hit:	8251880, num_l1_reqs:	412594
L1 hit latency:	20
latency_l2_hit:	57024004, num_l2_reqs:	165132
L2 hit latency:	345
latency_dram:	575937851, num_dram_reqs:	710755
DRAM latency:	810

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	0.938
smem size	0.000
thread slot	0.938
TB slot    	0.312
L1I tag util	0.228	80	0.240	27

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.123	80	0.129	18
sp pipe util	0.000	0	0.000	18
sfu pipe util	0.000	0	0.000	18
ldst mem cycle	0.000	0	0.000	18

smem port	0.000	0

n_reg_bank	16
reg port	0.075	16	0.080	2
L1D tag util	0.434	80	0.509	3
L1D fill util	0.272	80	0.306	0
n_l1d_mshr	4096
L1D mshr util	0.048	80
n_l1d_missq	16
L1D missq util	0.018	80
L1D hit rate	0.307
L1D miss rate	0.693
L1D rsfail rate	0.000
L2 tag util	0.401	64	0.526	11
L2 fill util	0.272	64	0.274	15
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.667	64	0.778	17
L2 missq util	0.009	64	0.009	55
L2 hit rate	0.167
L2 miss rate	0.720
L2 rsfail rate	0.113

dram activity	0.824	32	0.830	12

load trans eff	0.613
load trans sz	32.000
load_useful_bytes 25714352, load_transaction_bytes 41941248, icnt_m2s_bytes 0
n_gmem_load_insns 249318, n_gmem_load_accesses 1310664
n_smem_access_insn 0, n_smem_accesses 0

tmp_counter/12	0.401

run 0.010, fetch 0.000, sync 0.029, control 0.000, data 0.956, struct 0.004
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 19446, Miss = 12933, Miss_rate = 0.665, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 19487, Miss = 12698, Miss_rate = 0.652, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 19604, Miss = 12481, Miss_rate = 0.637, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 19699, Miss = 12852, Miss_rate = 0.652, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 18393, Miss = 12367, Miss_rate = 0.672, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 18624, Miss = 12375, Miss_rate = 0.664, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 18448, Miss = 12221, Miss_rate = 0.662, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 18250, Miss = 12278, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 18208, Miss = 12400, Miss_rate = 0.681, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 18408, Miss = 12421, Miss_rate = 0.675, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 18468, Miss = 12406, Miss_rate = 0.672, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 18332, Miss = 12353, Miss_rate = 0.674, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 18820, Miss = 12688, Miss_rate = 0.674, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 19274, Miss = 12921, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 18629, Miss = 12434, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 18107, Miss = 12110, Miss_rate = 0.669, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 17754, Miss = 11968, Miss_rate = 0.674, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 17854, Miss = 12011, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 17971, Miss = 12133, Miss_rate = 0.675, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 17924, Miss = 12057, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 17915, Miss = 12137, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 17830, Miss = 12128, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 17492, Miss = 11978, Miss_rate = 0.685, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 16843, Miss = 11787, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 16948, Miss = 11773, Miss_rate = 0.695, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 17129, Miss = 11884, Miss_rate = 0.694, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 17066, Miss = 11809, Miss_rate = 0.692, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 16990, Miss = 11838, Miss_rate = 0.697, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 16928, Miss = 11805, Miss_rate = 0.697, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 17038, Miss = 11929, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 16917, Miss = 11852, Miss_rate = 0.701, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 16997, Miss = 11831, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 16920, Miss = 11893, Miss_rate = 0.703, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 16862, Miss = 12330, Miss_rate = 0.731, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 16895, Miss = 12484, Miss_rate = 0.739, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 17038, Miss = 12549, Miss_rate = 0.737, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 16623, Miss = 12447, Miss_rate = 0.749, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 16843, Miss = 12294, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 16895, Miss = 12102, Miss_rate = 0.716, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 16849, Miss = 12225, Miss_rate = 0.726, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 16783, Miss = 12104, Miss_rate = 0.721, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 16840, Miss = 12490, Miss_rate = 0.742, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 16882, Miss = 12361, Miss_rate = 0.732, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 16678, Miss = 12062, Miss_rate = 0.723, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 15733, Miss = 11423, Miss_rate = 0.726, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 15874, Miss = 11119, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 15815, Miss = 11009, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 15642, Miss = 10821, Miss_rate = 0.692, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 15785, Miss = 10795, Miss_rate = 0.684, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 15623, Miss = 10792, Miss_rate = 0.691, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 15830, Miss = 10907, Miss_rate = 0.689, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 15669, Miss = 10812, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 15651, Miss = 10828, Miss_rate = 0.692, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 15558, Miss = 10784, Miss_rate = 0.693, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 15486, Miss = 10752, Miss_rate = 0.694, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 15406, Miss = 10885, Miss_rate = 0.707, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 15589, Miss = 10877, Miss_rate = 0.698, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 15472, Miss = 10812, Miss_rate = 0.699, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 15611, Miss = 10762, Miss_rate = 0.689, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 15468, Miss = 10650, Miss_rate = 0.689, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 15788, Miss = 11030, Miss_rate = 0.699, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 15671, Miss = 10864, Miss_rate = 0.693, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 15589, Miss = 11082, Miss_rate = 0.711, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 15713, Miss = 10768, Miss_rate = 0.685, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 15577, Miss = 10866, Miss_rate = 0.698, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 15725, Miss = 10882, Miss_rate = 0.692, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 15630, Miss = 10921, Miss_rate = 0.699, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 15520, Miss = 10850, Miss_rate = 0.699, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 15679, Miss = 10936, Miss_rate = 0.697, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 15551, Miss = 10804, Miss_rate = 0.695, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 15701, Miss = 10929, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 15591, Miss = 10942, Miss_rate = 0.702, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 15702, Miss = 10917, Miss_rate = 0.695, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 15681, Miss = 10835, Miss_rate = 0.691, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 15582, Miss = 10873, Miss_rate = 0.698, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 15556, Miss = 11209, Miss_rate = 0.721, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 15526, Miss = 10803, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 15670, Miss = 10990, Miss_rate = 0.701, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 15667, Miss = 10784, Miss_rate = 0.688, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 15709, Miss = 10835, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1342941
	L1D_total_cache_misses = 930347
	L1D_total_cache_miss_rate = 0.6928
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.153
	L1D_cache_fill_port_util = 0.312
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 412594
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 795829
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 100610
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 33908
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1309033
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 33908

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 
distro:
313, 300, 300, 307, 289, 296, 313, 307, 307, 296, 296, 289, 309, 300, 296, 296, 289, 296, 313, 300, 307, 300, 300, 307, 298, 300, 300, 307, 300, 300, 298, 300, 285, 296, 296, 300, 314, 288, 288, 288, 288, 288, 314, 288, 288, 288, 288, 288, 314, 288, 288, 288, 288, 288, 314, 288, 288, 288, 288, 288, 
gpgpu_n_tot_thrd_icount = 43661760
gpgpu_n_tot_w_icount = 1364430
gpgpu_n_stall_shd_mem = 1086980
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 858102
gpgpu_n_mem_write_global = 33907
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 7975070
gpgpu_n_store_insn = 212288
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 2768906
gpgpu_n_param_mem_insn = 881280
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1086980
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:150504	W0_Idle:400	W0_Scoreboard:9271662	W1:13902	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1353932
single_issue_nums: WS0:350909	WS1:344489	WS2:339533	WS3:332903	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6864816 {8:858102,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1356280 {40:33907,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 33686760 {40:842169,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 270384 {8:33798,}
maxmflatency = 4193 
max_icnt2mem_latency = 1204 
maxmrqlatency = 2045 
max_icnt2sh_latency = 283 
averagemflatency = 724 
avg_icnt2mem_latency = 124 
avg_mrq_latency = 65 
avg_icnt2sh_latency = 9 
mrq_lat_table:46684 	43910 	48005 	70365 	83377 	140565 	140879 	84683 	17379 	1756 	370 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	81601 	191288 	453934 	140249 	8859 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	434153 	110300 	75111 	123322 	109021 	34303 	600 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	632648 	105298 	46054 	30200 	24243 	24584 	12867 	40 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	2 	52 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        60        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        60        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        60        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        60        64        64        60        60        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        60        64        64        56        64        64        64        64 
dram[12]:        64        64        64        64        64        64        64        64        64        64        64        60        64        60        64        64 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[14]:        64        64        64        64        64        64        64        64        64        60        64        64        60        64        64        64 
dram[15]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[16]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[17]:        64        64        64        64        64        64        64        64        64        64        64        60        64        64        64        64 
dram[18]:        64        64        64        64        64        64        64        64        60        60        60        64        64        64        64        64 
dram[19]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[20]:        64        64        64        64        64        64        60        64        64        64        64        64        64        64        64        64 
dram[21]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[22]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[23]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[24]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[25]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[26]:        64        64        64        64        64        64        64        64        64        64        64        60        64        64        64        64 
dram[27]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[28]:        64        64        64        64        64        64        64        64        64        64        60        64        64        64        64        64 
dram[29]:        64        64        64        64        64        64        64        64        64        60        64        60        64        60        64        64 
dram[30]:        64        64        64        64        64        64        64        64        64        56        56        64        64        64        64        64 
dram[31]:        64        64        64        64        64        64        64        64        64        64        64        60        64        64        64        64 
maximum service time to same row:
dram[0]:      6232      6278      6426      6368      6561      6625      6702      6689      7919      8062      8545      8456      8746      8670      6171      6175 
dram[1]:      6253      6176      6341      6390      6542      6610      6715      6653      7675      8087      8528      8235      8505      8742      6180      6189 
dram[2]:      6245      6171      6313      6409      6531      6617      6701      6638      7663      8147      8477      8312      8569      8802      6196      6160 
dram[3]:      6249      6215      6340      6384      6638      6535      6782      6683      7769      7807      8078      8268      8557      8779      6181      6183 
dram[4]:      6240      6208      6341      6444      6490      6538      6767      6755      8012      7766      8143      8211      8761      8830      6195      6173 
dram[5]:      6196      6234      6321      6476      6500      6581      6786      6770      7905      7867      7919      8227      8658      8887      6171      6168 
dram[6]:      6185      6230      6337      6488      6571      6585      6779      6781      7966      8094      8490      8268      8562      8772      6164      6177 
dram[7]:      6180      6252      6314      6489      6605      6599      6759      6802      8115      8060      8449      8562      8847      8874      6196      6172 
dram[8]:      6205      6297      6317      6450      6617      6583      6766      6792      7922      8076      8514      8673      8961      9003      6172      6164 
dram[9]:      6211      6284      6345      6456      6583      6542      6777      6758      8172      7679      8656      8590      9023      8957      6159      6180 
dram[10]:      6207      6289      6282      6458      6583      6549      6795      6735      8104      7681      8626      8376      8761      9066      6188      6152 
dram[11]:      6205      6312      6280      6384      6579      6559      6835      6646      8152      8227      8469      8489      8805      8923      6165      6147 
dram[12]:      6204      6298      6322      6365      6630      6585      6823      6591      8188      8225      8415      8416      8750      8911      6160      6175 
dram[13]:      6192      6346      6341      6356      6610      6615      6792      6605      7849      8225      8412      8558      8620      8839      6152      6155 
dram[14]:      6219      6337      6362      6372      6538      6561      6731      6626      7917      8163      8452      8483      8713      8841      6165      6144 
dram[15]:      6265      6345      6432      6369      6605      6500      6713      6671      7921      7967      8307      8333      8642      8521      6168      6167 
dram[16]:      6282      6302      6294      6412      6559      6497      6729      6646      7833      7843      8300      8336      8676      8530      6173      6164 
dram[17]:      6228      6265      6280      6397      6529      6573      6761      6677      8014      7885      8437      8485      8742      8540      6195      6160 
dram[18]:      6197      6249      6357      6358      6526      6511      6778      6677      8026      7874      8461      8617      8834      8791      6172      6173 
dram[19]:      6193      6226      6362      6404      6598      6472      6758      6730      8046      7743      8459      8397      8854      8569      6220      6151 
dram[20]:      6213      6272      6318      6442      6506      6571      6723      6771      8050      7753      8364      8357      8710      8624      6212      6144 
dram[21]:      6200      6268      6401      6422      6550      6534      6722      6706      8123      7894      8309      8476      8760      8676      6183      6155 
dram[22]:      6199      6266      6440      6400      6583      6571      6738      6739      7878      7994      8439      8417      8644      8761      6177      6172 
dram[23]:      6230      6301      6474      6476      6570      6615      6767      6816      7805      8019      8533      8320      8677      8773      6168      6197 
dram[24]:      6204      6296      6445      6430      6553      6599      6766      6795      7814      7983      8629      8393      8750      8802      6163      6156 
dram[25]:      6189      6338      6441      6454      6623      6673      6783      6827      7905      8016      8524      8441      8717      9215      6157      6147 
dram[26]:      6226      6285      6480      6424      6586      6697      6763      6850      8122      7943      8517      8384      8742      8946      6168      6180 
dram[27]:      6188      6284      6438      6398      6523      6635      6657      6743      8191      7863      8299      8309      8745      8630      6164      6176 
dram[28]:      6179      6298      6442      6388      6630      6595      6722      6678      8072      7952      8316      8534      8737      8598      6160      6176 
dram[29]:      6216      6309      6413      6436      6637      6589      6725      6705      8357      7827      8359      8749      8977      8548      6173      6200 
dram[30]:      6233      6312      6341      6428      6599      6558      6686      6721      8296      7707      8395      8777      9056      8566      6171      6176 
dram[31]:      6238      6257      6365      6409      6581      6539      6670      6707      8136      7718      8340      8514      8823      8680      6159      6160 
average row accesses per activate:
dram[0]: 22.354839 17.871796 15.516483 20.521740 18.486486 16.839506 15.321839 16.000000 15.878049 15.337210 16.526316 16.959999 16.052631 21.684210 17.680555 25.700001 
dram[1]: 18.320000 17.820513 18.840000 16.658823 15.770115 17.461538 14.468085 15.272727 14.505618 15.152941 16.810810 17.315069 21.350878 21.614035 20.516129 22.910715 
dram[2]: 16.352942 18.236841 15.954545 15.954545 16.333334 14.103093 14.255320 14.052083 12.878788 13.171718 15.848102 16.906666 16.810810 19.187500 22.241379 21.266666 
dram[3]: 18.675676 15.488889 15.910112 13.843137 17.148148 13.898990 15.505747 13.316832 13.562500 17.440001 17.802816 17.666666 18.909090 19.746031 23.629629 19.636364 
dram[4]: 16.650602 20.086956 18.631578 18.441559 17.350000 18.648649 16.860760 14.166667 15.022988 16.111111 18.114286 17.438356 19.218750 22.000000 25.959183 20.187500 
dram[5]: 13.456310 17.375000 15.775281 18.578947 16.790123 21.437500 13.814433 16.536585 14.704545 14.988505 14.620689 18.485294 17.371429 30.243902 19.875000 21.627119 
dram[6]: 18.184210 17.424999 16.325581 21.723078 15.586206 16.035294 13.875000 15.155556 14.466666 16.405064 18.434782 18.925373 19.285715 19.015385 25.440001 20.428572 
dram[7]: 19.577465 19.263889 15.225806 20.228571 15.066667 18.958904 17.920000 16.202381 16.961039 16.935064 19.212122 19.875000 21.491526 25.360001 27.166666 24.846153 
dram[8]: 18.729731 18.250000 16.833334 19.666666 17.870131 17.164557 14.284210 14.366667 14.897727 18.428572 19.812500 20.590164 18.641790 22.740740 27.319149 24.538462 
dram[9]: 19.408451 19.250000 18.153847 19.452055 18.904110 17.692308 14.125000 12.961538 15.357142 15.719512 18.376812 21.724138 18.424242 19.062500 20.983606 21.114754 
dram[10]: 18.480000 17.531645 15.955056 16.952381 13.898990 16.154762 15.415730 14.276596 13.381443 13.934783 20.516129 15.650000 17.797102 13.688889 23.703703 19.723078 
dram[11]: 17.111111 17.350000 20.228571 19.189190 16.939024 15.460674 12.914286 16.337349 13.191919 14.086957 17.802816 13.389474 17.739130 15.555555 25.959183 18.309858 
dram[12]: 15.400000 18.770269 16.511627 22.187500 16.476191 17.000000 13.465346 14.977777 13.893617 14.461538 18.112677 16.272728 17.126760 15.961538 22.456141 18.571428 
dram[13]: 16.650602 16.523809 19.189190 14.343434 15.727273 17.920000 14.382978 14.637362 13.050505 14.120879 19.952381 16.693333 21.333334 16.000000 20.000000 19.044777 
dram[14]: 15.840909 19.657143 14.750000 14.947369 15.488636 17.215189 12.716981 12.970874 11.380531 12.767676 14.517241 14.764706 14.891566 17.388889 22.016949 19.815384 
dram[15]: 17.544304 21.353846 18.205128 18.933332 18.000000 16.682926 15.155556 14.451612 14.977012 15.518072 17.135136 16.639999 21.084745 19.234375 22.482759 26.708334 
dram[16]: 20.686567 20.716417 20.521740 18.826666 17.487179 18.157894 17.842106 15.318182 14.965517 20.698412 17.444445 17.802816 19.187500 21.754387 21.200001 25.840000 
dram[17]: 18.986301 20.969696 17.134146 18.389610 16.142857 15.674418 13.128713 15.674418 13.350515 14.850574 16.702703 16.639999 18.117647 19.698412 26.645834 25.600000 
dram[18]: 17.769230 19.828571 17.822784 16.511627 16.481928 16.839506 13.254902 12.647619 12.601942 13.659575 15.650000 16.586666 20.131147 20.524590 17.013334 22.807018 
dram[19]: 18.783783 21.353846 18.736841 17.974684 15.862069 20.294117 14.260417 16.487804 14.260870 16.350000 18.909090 19.106060 21.859650 22.763636 23.000000 24.226416 
dram[20]: 20.500000 20.716417 18.102564 18.736841 21.968254 16.987654 13.254902 15.858824 14.942529 15.987655 16.307692 17.369864 15.696202 25.120001 23.071428 23.345455 
dram[21]: 18.236841 17.974026 18.102564 20.579710 22.360655 22.622952 14.648352 15.929412 15.614458 17.266666 15.825000 21.586206 16.876713 25.872341 21.400000 27.234043 
dram[22]: 20.382353 21.353846 17.268293 18.153847 17.894737 17.947369 17.454546 16.142857 16.062500 16.100000 16.473684 19.138462 23.245283 21.875000 23.272728 34.594593 
dram[23]: 22.000000 20.352942 18.205128 18.153847 20.057972 18.594595 15.067416 17.684210 16.506329 18.140844 18.588236 22.456141 16.986301 24.799999 32.820515 23.981482 
dram[24]: 21.841270 23.066668 17.750000 18.986666 19.714285 17.794872 15.164835 14.869565 17.722221 16.615385 23.509434 20.253969 22.327272 27.377777 18.823530 29.953489 
dram[25]: 23.758621 18.025974 17.156626 16.418604 19.714285 14.881721 13.948454 12.327272 16.960526 14.988505 18.641790 19.809525 22.109091 24.480000 22.068966 24.226416 
dram[26]: 20.382353 16.523809 18.879999 16.090910 14.548388 16.247059 16.047619 14.977777 14.471910 15.164706 17.666666 15.949368 19.619047 16.972973 24.538462 18.852942 
dram[27]: 21.276922 18.025974 16.658823 19.273973 17.675325 15.208791 14.604396 14.921349 15.925926 15.058824 21.200001 21.310345 20.064516 19.619047 21.750000 35.722221 
dram[28]: 19.408451 18.756756 16.229885 14.863158 15.632184 17.262501 15.066667 14.505377 14.400000 15.388235 16.205128 21.655172 24.816326 16.864864 22.385965 20.935484 
dram[29]: 17.769230 20.072464 18.631578 16.418604 16.071428 17.037037 15.388235 16.000000 14.382023 15.428572 19.092308 18.686567 24.816326 16.876713 22.642857 21.559322 
dram[30]: 17.518988 15.000000 14.262627 17.784811 15.857142 15.636364 14.652174 13.673470 15.566265 12.969697 14.318182 16.311687 18.727272 14.939024 22.456141 17.479452 
dram[31]: 15.885057 18.702703 16.857143 19.661972 14.752688 19.600000 14.666667 15.894117 14.606742 17.698629 18.042856 19.873016 18.507463 19.677420 20.396826 24.769230 
average row locality = 677973/38720 = 17.509634
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1376      1380      1396      1400      1352      1348      1320      1344      1288      1308      1256      1272      1220      1236      1273      1287 
dram[1]:      1364      1376      1397      1400      1356      1347      1344      1328      1280      1276      1245      1264      1220      1232      1272      1284 
dram[2]:      1380      1372      1388      1388      1356      1352      1324      1334      1265      1292      1252      1268      1244      1228      1292      1276 
dram[3]:      1372      1380      1400      1396      1373      1360      1334      1329      1288      1296      1264      1272      1248      1244      1276      1296 
dram[4]:      1372      1372      1400      1404      1372      1364      1316      1344      1296      1293      1268      1276      1232      1232      1272      1292 
dram[5]:      1376      1376      1388      1396      1344      1356      1324      1340      1280      1292      1272      1268      1216      1240      1272      1276 
dram[6]:      1372      1380      1388      1396      1340      1348      1316      1348      1288      1284      1272      1268      1217      1236      1272      1292 
dram[7]:      1381      1376      1400      1400      1340      1368      1328      1345      1292      1292      1268      1272      1268      1268      1304      1292 
dram[8]:      1376      1373      1400      1400      1360      1340      1344      1318      1300      1280      1268      1256      1260      1228      1284      1276 
dram[9]:      1368      1372      1400      1404      1364      1364      1340      1332      1276      1280      1268      1260      1216      1220      1280      1288 
dram[10]:      1376      1372      1404      1408      1360      1341      1356      1328      1284      1270      1272      1252      1228      1232      1280      1284 
dram[11]:      1376      1376      1400      1404      1373      1360      1340      1340      1292      1284      1264      1272      1224      1260      1272      1300 
dram[12]:      1376      1380      1404      1404      1368      1344      1344      1332      1292      1304      1288      1256      1216      1248      1280      1300 
dram[13]:      1372      1376      1404      1404      1368      1328      1336      1316      1279      1273      1257      1252      1216      1248      1280      1276 
dram[14]:      1384      1364      1400      1404      1348      1345      1332      1320      1272      1252      1264      1260      1236      1252      1300      1288 
dram[15]:      1376      1376      1404      1404      1352      1352      1348      1328      1292      1276      1268      1248      1244      1232      1304      1284 
dram[16]:      1376      1376      1400      1396      1348      1364      1340      1332      1288      1292      1256      1264      1228      1240      1272      1292 
dram[17]:      1376      1372      1389      1400      1340      1332      1310      1332      1284      1280      1236      1248      1232      1241      1281      1280 
dram[18]:      1376      1376      1392      1404      1352      1348      1336      1312      1284      1272      1252      1244      1228      1252      1276      1301 
dram[19]:      1380      1376      1408      1404      1364      1364      1353      1336      1300      1296      1248      1267      1247      1252      1288      1284 
dram[20]:      1384      1376      1396      1408      1368      1360      1336      1332      1288      1285      1272      1268      1240      1256      1292      1284 
dram[21]:      1376      1372      1396      1404      1348      1364      1323      1337      1284      1284      1268      1252      1232      1216      1284      1280 
dram[22]:      1376      1376      1400      1400      1344      1348      1328      1340      1280      1276      1252      1244      1232      1225      1280      1280 
dram[23]:      1376      1372      1404      1400      1368      1360      1332      1328      1292      1276      1264      1280      1240      1240      1280      1296 
dram[24]:      1366      1372      1404      1408      1364      1372      1364      1352      1268      1284      1247      1276      1228      1232      1280      1288 
dram[25]:      1368      1376      1408      1396      1364      1368      1337      1340      1280      1292      1267      1248      1216      1224      1280      1284 
dram[26]:      1376      1376      1400      1400      1340      1365      1332      1332      1276      1278      1272      1260      1236      1256      1276      1282 
dram[27]:      1376      1376      1400      1391      1348      1368      1315      1317      1280      1268      1272      1236      1244      1236      1308      1288 
dram[28]:      1368      1376      1396      1396      1344      1366      1340      1336      1284      1296      1264      1256      1216      1248      1276      1298 
dram[29]:      1376      1379      1400      1396      1334      1364      1292      1328      1268      1284      1241      1252      1216      1232      1268      1272 
dram[30]:      1372      1369      1396      1392      1316      1360      1332      1324      1280      1272      1260      1256      1236      1228      1280      1276 
dram[31]:      1368      1372      1400      1380      1356      1356      1348      1336      1288      1280      1263      1252      1240      1220      1285      1288 
total dram reads = 673620
bank skew: 1408/1216 = 1.16
chip skew: 21194/20902 = 1.01
number of total write accesses:
dram[0]:        40        56        64        64        64        64        64        64        56        48         0         0         0         0         0         0 
dram[1]:        40        56        64        64        64        64        64        64        56        48         0         0         0         0         0         0 
dram[2]:        40        56        64        64        64        64        64        64        56        48         0         0         0         0         0         0 
dram[3]:        40        56        64        64        64        64        64        64        56        48         0         0         0         0         0         0 
dram[4]:        40        56        64        64        64        64        64        64        56        48         0         0         0         0         0         0 
dram[5]:        40        56        64        64        64        64        64        64        56        48         0         0         0         0         0         0 
dram[6]:        40        56        64        64        64        64        64        64        56        48         0         0         0         0         0         0 
dram[7]:        40        56        64        64        64        64        64        64        56        48         0         0         0         0         0         0 
dram[8]:        40        56        64        64        64        64        64        66        56        48         0         0         0         0         0         0 
dram[9]:        40        56        64        64        64        64        64        64        56        48         0         0         0         0         0         0 
dram[10]:        40        52        64        64        64        64        64        64        56        48         0         0         0         0         0         0 
dram[11]:        40        48        64        64        64        64        64        64        56        48         0         0         0         0         0         0 
dram[12]:        40        48        64        64        64        64        64        64        56        48         0         0         0         0         0         0 
dram[13]:        40        48        64        64        64        64        64        64        56        48         0         0         0         0         0         0 
dram[14]:        40        48        64        64        64        64        64        64        56        48         0         0         0         0         0         0 
dram[15]:        40        48        64        64        64        64        64        64        56        48         0         0         0         0         0         0 
dram[16]:        40        48        64        64        64        64        64        64        56        48         0         0         0         0         0         0 
dram[17]:        40        48        64        64        64        64        64        64        56        48         0         0         0         0         0         0 
dram[18]:        40        48        64        64        64        64        64        64        53        48         0         0         0         0         0         0 
dram[19]:        40        48        64        64        64        64        64        64        48        48         0         0         0         0         0         0 
dram[20]:        40        48        64        64        64        64        64        64        48        48         0         0         0         0         0         0 
dram[21]:        40        48        64        64        64        64        64        65        48        48         0         0         0         0         0         0 
dram[22]:        40        48        64        64        64        64        64        64        48        48         0         0         0         0         0         0 
dram[23]:        40        48        64        64        64        64        64        64        48        48         0         0         0         0         0         0 
dram[24]:        40        48        64        64        64        64        64        64        48        48         0         0         0         0         0         0 
dram[25]:        40        48        64        64        64        64        64        64        48        48         0         0         0         0         0         0 
dram[26]:        40        48        64        64        64        64        64        64        48        48         0         0         0         0         0         0 
dram[27]:        40        48        64        64        64        64        64        64        48        48         0         0         0         0         0         0 
dram[28]:        40        48        64        64        64        64        64        64        48        48         0         0         0         0         0         0 
dram[29]:        40        48        64        64        64        64        64        64        48        48         0         0         0         0         0         0 
dram[30]:        48        48        64        64        64        64        64        64        48        48         0         0         0         0         0         0 
dram[31]:        56        48        64        64        64        64        64        64        48        48         0         0         0         0         0         0 
total dram writes = 18436
min_bank_accesses = 0!
chip skew: 586/568 = 1.03
average mf latency per bank:
dram[0]:        890       804       907       795      1051       937      1273      1076      1258      1054      1005       860       949       836       932       798
dram[1]:        760       748       767       730       867       882      1139       982      1103       957       876       762       803       763       767       734
dram[2]:        777       758       800       739       905       902      1138      1024      1114      1033       862       796       800       772       776       734
dram[3]:        806       883       815       841       937      1004      1103      1165      1115      1143       905       916       855       889       822       850
dram[4]:        882      1026       899       986      1003      1163      1217      1401      1198      1439       990      1077       941      1044       902      1006
dram[5]:       1057       904      1071       857      1199      1012      1462      1187      1532      1147      1217       927      1178       895      1100       836
dram[6]:       1100      1247      1144      1200      1225      1350      1513      1731      1585      1759      1248      1381      1221      1312      1147      1201
dram[7]:       1080      1266      1130      1231      1228      1393      1525      1676      1526      1775      1213      1380      1158      1309      1092      1234
dram[8]:        945      1405       963      1335      1073      1523      1285      1813      1309      1938      1042      1444       997      1442       939      1306
dram[9]:       1117      1176      1162      1141      1224      1308      1595      1591      1609      1622      1245      1274      1240      1230      1149      1119
dram[10]:        711       757       744       752       846       915      1005      1005       963      1012       738       773       712       729       708       694
dram[11]:        742       757       748       767       864       925      1040      1019      1010       991       789       792       757       736       738       744
dram[12]:        706       741       717       767       968       913       958      1039       962      1016       752       802       728       769       711       743
dram[13]:        756       802       741       832       968       947      1052      1066      1017      1031       805       819       771       827       746       805
dram[14]:        780       765       800       772      1001       906      1109      1029      1081      1033       858       834       823       806       795       751
dram[15]:        687       713       706       721       928       877       998      1002       961       992       762       789       710       754       694       717
dram[16]:        714       713       741       736       943       858      1032       972      1011       960       796       745       754       717       730       695
dram[17]:        678       719       697       752       897       914       965      1052       970       988       749       789       713       739       676       722
dram[18]:        667       707       671       714       848       872       923       976       923       980       719       770       692       731       664       701
dram[19]:        721       715       720       732       913       895       980      1014      1009      1046       769       790       756       764       743       729
dram[20]:        677       643       687       695       857       829       933       935       948       916       719       698       702       658       669       659
dram[21]:        739       697       772       772       923       892      1008      1023      1039      1004       773       741       774       693       728       677
dram[22]:        673       694       694       726       851       854       943       949       923       967       724       744       710       717       679       686
dram[23]:        690       711       705       757       843       873       951       981      1018       960       733       746       725       731       688       703
dram[24]:        734       747       749       769       908       916      1013      1070      1039      1031       792       822       813       786       763       746
dram[25]:        768       749       776       798       945       920      1088      1036      1124      1018       822       820       833       785       771       757
dram[26]:        703       730       719       773       887       919      1006      1038       989      1028       740       796       719       752       703       761
dram[27]:        664       692       688       694       856       822       927       974       958       944       711       743       705       699       670       673
dram[28]:        718       716       734       754       899       856      1006      1013       996       982       751       779       733       723       745       701
dram[29]:        702       673       702       703       895       818       972       990       976       939       751       721       734       681       718       686
dram[30]:        685       665       698       664       877       782      1010       903       971       897       726       716       684       675       673       657
dram[31]:        904       733       862       740      1017       891      1222      1012      1178      1020       893       773       890       739       863       735
maximum mf latency per bank:
dram[0]:       2058      1928      2029      1771      2067      1984      3302      2181      2144      2097      2139      1970      2202      1916      2045      1887
dram[1]:       2114      1749      2408      1703      2353      1859      4073      1953      2541      1898      2377      1922      2346      1898      2382      1902
dram[2]:       2158      1861      2462      1852      2319      2045      4193      2219      2488      2159      2338      2106      2227      2069      2292      2066
dram[3]:       2106      2671      2105      2032      2109      1981      2323      2091      2297      2141      2123      2033      2146      2044      2096      1978
dram[4]:       2118      2863      2160      2068      2190      2231      2425      2298      2448      2376      2148      2189      2139      2155      2098      2140
dram[5]:       2210      1997      2384      1843      2301      1881      2517      2015      2498      2149      2338      1909      2335      1848      2265      1828
dram[6]:       1850      2440      2129      2003      2180      2059      2347      2102      2351      2304      2180      2150      2199      2088      2050      2061
dram[7]:       2049      2582      2313      2173      2308      2504      2418      2766      2473      2653      2343      2510      2214      2380      2282      2280
dram[8]:       1959      3054      1894      2060      1954      2061      2299      2337      2105      2201      1953      2066      1956      2013      1911      1975
dram[9]:       2220      2330      2589      2134      2489      2585      2775      2407      2592      2425      2510      2214      2473      2190      2486      2119
dram[10]:       1729      1802      1988      1948      2066      2015      3101      2238      2161      2181      2051      1996      2059      1922      1830      1719
dram[11]:       2367      2034      2289      2077      2337      2080      2988      2478      2555      2093      2330      2025      2285      1877      2161      1881
dram[12]:       1734      1966      1896      1946      1971      1950      2083      3646      2161      2266      1932      1962      1898      1958      1896      1973
dram[13]:       1763      1707      2071      1780      2096      1752      3228      2182      2448      1940      2149      1710      2050      1609      2085      1570
dram[14]:       1972      1924      2147      1952      2153      1975      2792      2092      2355      2177      2162      2048      2309      1977      2064      1928
dram[15]:       1928      1958      1872      1917      2017      1991      3929      2114      2215      2239      2137      2049      2017      1888      2036      2021
dram[16]:       2032      1933      2094      2015      2161      2020      3067      2197      2358      2413      2173      2103      2189      2045      2177      2054
dram[17]:       2051      1781      2072      2028      2014      2046      2204      2468      2216      2244      2068      2004      2092      2056      1939      1884
dram[18]:       1690      1886      1836      2020      1848      2055      2013      2400      1957      2346      1836      2096      1819      2051      1788      2077
dram[19]:       1809      1724      1963      1907      2048      2119      2211      2098      2249      3677      2071      2131      2105      2159      2077      2005
dram[20]:       1947      1762      1886      1956      1948      2119      2090      2105      2045      2187      1973      1993      1952      1953      1798      1847
dram[21]:       1741      1491      1777      1840      1902      1817      2342      1902      2043      2076      1921      1894      1898      1646      1927      1564
dram[22]:       1740      1877      1764      1928      1792      2034      2121      2118      1939      2546      1794      2148      1814      2033      1743      1861
dram[23]:       1799      1663      1833      1999      2002      1925      1910      2112      3494      2321      1903      2032      1900      1897      1873      1810
dram[24]:       2033      2359      2170      2490      2232      2535      2412      2546      2372      2645      2176      2508      2123      2489      2125      1993
dram[25]:       1940      1962      1990      1991      2119      2079      2385      2359      3378      2322      2107      2139      2073      2125      2085      2065
dram[26]:       1934      2162      1869      2194      1934      2198      3501      2347      2055      2462      1930      2234      1938      2239      1853      2091
dram[27]:       1768      1836      1861      1829      1869      1895      3090      2756      2068      2213      1878      1924      1822      1837      1796      1796
dram[28]:       2027      1810      1794      2077      1938      2052      2476      2343      2116      2330      2053      2066      2041      1992      1710      1935
dram[29]:       1886      2037      2081      1984      1993      1968      2085      3459      2168      2114      2020      1956      2009      1956      1920      1963
dram[30]:       1838      1661      1977      1738      1979      1743      3520      2914      2216      1900      2023      1749      2017      1716      1966      1733
dram[31]:       2995      1903      1981      1990      2030      2082      2355      2496      2148      2146      2072      2022      1981      1996      2081      2019
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 132): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29075 n_nop=7134 n_act=1199 n_pre=1185 n_ref_event=0 n_req=21202 n_rd=21047 n_rd_L2_A=0 n_write=0 n_wr_bk=584 bw_util=0.744
n_activity=24075 dram_eff=0.8985
bk0: 1376a 23238i bk1: 1380a 21827i bk2: 1396a 22010i bk3: 1400a 22028i bk4: 1352a 22387i bk5: 1348a 22059i bk6: 1316a 20633i bk7: 1344a 21816i bk8: 1288a 22003i bk9: 1306a 21759i bk10: 1256a 23622i bk11: 1272a 23000i bk12: 1220a 23350i bk13: 1236a 23319i bk14: 1273a 23518i bk15: 1284a 23912i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943338
Row_Buffer_Locality_read = 0.946176
Row_Buffer_Locality_write = 0.534247
Bank_Level_Parallism = 5.263000
Bank_Level_Parallism_Col = 4.447735
Bank_Level_Parallism_Ready = 2.847395
write_to_read_ratio_blp_rw_average = 0.088014
GrpLevelPara = 3.121256 

BW Util details:
bwutil = 0.743972 
total_CMD = 29075 
util_bw = 21631 
Wasted_Col = 2124 
Wasted_Row = 169 
Idle = 5151 

BW Util Bottlenecks: 
RCDc_limit = 1596 
RCDWRc_limit = 278 
WTRc_limit = 580 
RTWc_limit = 2734 
CCDLc_limit = 1608 
rwq = 0 
CCDLc_limit_alone = 1384 
WTRc_limit_alone = 518 
RTWc_limit_alone = 2572 

Commands details: 
total_CMD = 29075 
n_nop = 7134 
Read = 21047 
Write = 0 
L2_Alloc = 0 
L2_WB = 584 
n_act = 1199 
n_pre = 1185 
n_ref = 0 
n_req = 21202 
total_req = 21631 

Dual Bus Interface Util: 
issued_total_row = 2384 
issued_total_col = 21631 
Row_Bus_Util =  0.081995 
CoL_Bus_Util = 0.743972 
Either_Row_CoL_Bus_Util = 0.754635 
Issued_on_Two_Bus_Simul_Util = 0.071333 
issued_two_Eff = 0.094526 
queue_avg = 39.263180 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=39.2632
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 125): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29075 n_nop=7215 n_act=1212 n_pre=1197 n_ref_event=0 n_req=21131 n_rd=20973 n_rd_L2_A=0 n_write=0 n_wr_bk=584 bw_util=0.7414
n_activity=24047 dram_eff=0.8965
bk0: 1364a 22458i bk1: 1376a 22255i bk2: 1397a 22026i bk3: 1400a 21888i bk4: 1356a 21740i bk5: 1346a 22346i bk6: 1344a 19855i bk7: 1328a 21896i bk8: 1276a 21814i bk9: 1276a 22349i bk10: 1244a 22976i bk11: 1264a 23409i bk12: 1216a 23702i bk13: 1232a 23936i bk14: 1272a 23856i bk15: 1282a 23726i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942572
Row_Buffer_Locality_read = 0.945605
Row_Buffer_Locality_write = 0.506849
Bank_Level_Parallism = 5.283344
Bank_Level_Parallism_Col = 4.477818
Bank_Level_Parallism_Ready = 2.841397
write_to_read_ratio_blp_rw_average = 0.087400
GrpLevelPara = 3.119264 

BW Util details:
bwutil = 0.741427 
total_CMD = 29075 
util_bw = 21557 
Wasted_Col = 2107 
Wasted_Row = 201 
Idle = 5210 

BW Util Bottlenecks: 
RCDc_limit = 1517 
RCDWRc_limit = 236 
WTRc_limit = 524 
RTWc_limit = 2452 
CCDLc_limit = 1647 
rwq = 0 
CCDLc_limit_alone = 1435 
WTRc_limit_alone = 479 
RTWc_limit_alone = 2285 

Commands details: 
total_CMD = 29075 
n_nop = 7215 
Read = 20973 
Write = 0 
L2_Alloc = 0 
L2_WB = 584 
n_act = 1212 
n_pre = 1197 
n_ref = 0 
n_req = 21131 
total_req = 21557 

Dual Bus Interface Util: 
issued_total_row = 2409 
issued_total_col = 21557 
Row_Bus_Util =  0.082855 
CoL_Bus_Util = 0.741427 
Either_Row_CoL_Bus_Util = 0.751849 
Issued_on_Two_Bus_Simul_Util = 0.072433 
issued_two_Eff = 0.096340 
queue_avg = 38.710747 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.7107
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 106): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29075 n_nop=7138 n_act=1314 n_pre=1300 n_ref_event=0 n_req=21157 n_rd=21002 n_rd_L2_A=0 n_write=0 n_wr_bk=584 bw_util=0.7424
n_activity=24069 dram_eff=0.8968
bk0: 1380a 22663i bk1: 1372a 22603i bk2: 1388a 21525i bk3: 1388a 22320i bk4: 1356a 22597i bk5: 1352a 21948i bk6: 1324a 20868i bk7: 1332a 21815i bk8: 1260a 22090i bk9: 1292a 21967i bk10: 1252a 23581i bk11: 1268a 23435i bk12: 1244a 23595i bk13: 1228a 23393i bk14: 1290a 23939i bk15: 1276a 23821i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937778
Row_Buffer_Locality_read = 0.941249
Row_Buffer_Locality_write = 0.438356
Bank_Level_Parallism = 5.191155
Bank_Level_Parallism_Col = 4.276632
Bank_Level_Parallism_Ready = 2.669879
write_to_read_ratio_blp_rw_average = 0.086223
GrpLevelPara = 3.086082 

BW Util details:
bwutil = 0.742425 
total_CMD = 29075 
util_bw = 21586 
Wasted_Col = 2201 
Wasted_Row = 136 
Idle = 5152 

BW Util Bottlenecks: 
RCDc_limit = 1795 
RCDWRc_limit = 302 
WTRc_limit = 616 
RTWc_limit = 2364 
CCDLc_limit = 1811 
rwq = 0 
CCDLc_limit_alone = 1590 
WTRc_limit_alone = 568 
RTWc_limit_alone = 2191 

Commands details: 
total_CMD = 29075 
n_nop = 7138 
Read = 21002 
Write = 0 
L2_Alloc = 0 
L2_WB = 584 
n_act = 1314 
n_pre = 1300 
n_ref = 0 
n_req = 21157 
total_req = 21586 

Dual Bus Interface Util: 
issued_total_row = 2614 
issued_total_col = 21586 
Row_Bus_Util =  0.089905 
CoL_Bus_Util = 0.742425 
Either_Row_CoL_Bus_Util = 0.754497 
Issued_on_Two_Bus_Simul_Util = 0.077833 
issued_two_Eff = 0.103159 
queue_avg = 36.562443 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=36.5624
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 75): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29075 n_nop=7036 n_act=1286 n_pre=1270 n_ref_event=0 n_req=21274 n_rd=21127 n_rd_L2_A=0 n_write=0 n_wr_bk=584 bw_util=0.7467
n_activity=24177 dram_eff=0.898
bk0: 1372a 22374i bk1: 1380a 20572i bk2: 1400a 21656i bk3: 1396a 21360i bk4: 1373a 22223i bk5: 1360a 21598i bk6: 1333a 20757i bk7: 1329a 21328i bk8: 1288a 21791i bk9: 1296a 21896i bk10: 1264a 22834i bk11: 1272a 22831i bk12: 1248a 22916i bk13: 1244a 22855i bk14: 1276a 23622i bk15: 1296a 23099i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939548
Row_Buffer_Locality_read = 0.943153
Row_Buffer_Locality_write = 0.417808
Bank_Level_Parallism = 5.524113
Bank_Level_Parallism_Col = 4.673697
Bank_Level_Parallism_Ready = 3.011561
write_to_read_ratio_blp_rw_average = 0.085390
GrpLevelPara = 3.173781 

BW Util details:
bwutil = 0.746724 
total_CMD = 29075 
util_bw = 21711 
Wasted_Col = 2109 
Wasted_Row = 213 
Idle = 5042 

BW Util Bottlenecks: 
RCDc_limit = 1569 
RCDWRc_limit = 288 
WTRc_limit = 728 
RTWc_limit = 2289 
CCDLc_limit = 1604 
rwq = 0 
CCDLc_limit_alone = 1379 
WTRc_limit_alone = 687 
RTWc_limit_alone = 2105 

Commands details: 
total_CMD = 29075 
n_nop = 7036 
Read = 21127 
Write = 0 
L2_Alloc = 0 
L2_WB = 584 
n_act = 1286 
n_pre = 1270 
n_ref = 0 
n_req = 21274 
total_req = 21711 

Dual Bus Interface Util: 
issued_total_row = 2556 
issued_total_col = 21711 
Row_Bus_Util =  0.087911 
CoL_Bus_Util = 0.746724 
Either_Row_CoL_Bus_Util = 0.758005 
Issued_on_Two_Bus_Simul_Util = 0.076629 
issued_two_Eff = 0.101094 
queue_avg = 39.037319 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=39.0373
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 92): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29075 n_nop=7097 n_act=1178 n_pre=1162 n_ref_event=0 n_req=21251 n_rd=21095 n_rd_L2_A=0 n_write=0 n_wr_bk=584 bw_util=0.7456
n_activity=24136 dram_eff=0.8982
bk0: 1372a 22113i bk1: 1372a 21278i bk2: 1400a 22149i bk3: 1404a 21638i bk4: 1372a 22345i bk5: 1364a 22195i bk6: 1316a 21738i bk7: 1344a 21684i bk8: 1293a 21481i bk9: 1293a 22129i bk10: 1268a 23055i bk11: 1272a 22920i bk12: 1229a 23406i bk13: 1232a 23252i bk14: 1272a 23772i bk15: 1292a 22962i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944546
Row_Buffer_Locality_read = 0.947812
Row_Buffer_Locality_write = 0.472603
Bank_Level_Parallism = 5.348393
Bank_Level_Parallism_Col = 4.583885
Bank_Level_Parallism_Ready = 3.002814
write_to_read_ratio_blp_rw_average = 0.083532
GrpLevelPara = 3.147120 

BW Util details:
bwutil = 0.745623 
total_CMD = 29075 
util_bw = 21679 
Wasted_Col = 2072 
Wasted_Row = 242 
Idle = 5082 

BW Util Bottlenecks: 
RCDc_limit = 1417 
RCDWRc_limit = 274 
WTRc_limit = 759 
RTWc_limit = 2223 
CCDLc_limit = 1580 
rwq = 0 
CCDLc_limit_alone = 1333 
WTRc_limit_alone = 672 
RTWc_limit_alone = 2063 

Commands details: 
total_CMD = 29075 
n_nop = 7097 
Read = 21095 
Write = 0 
L2_Alloc = 0 
L2_WB = 584 
n_act = 1178 
n_pre = 1162 
n_ref = 0 
n_req = 21251 
total_req = 21679 

Dual Bus Interface Util: 
issued_total_row = 2340 
issued_total_col = 21679 
Row_Bus_Util =  0.080482 
CoL_Bus_Util = 0.745623 
Either_Row_CoL_Bus_Util = 0.755907 
Issued_on_Two_Bus_Simul_Util = 0.070198 
issued_two_Eff = 0.092866 
queue_avg = 41.214550 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=41.2146
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 119): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29075 n_nop=7162 n_act=1235 n_pre=1220 n_ref_event=0 n_req=21162 n_rd=21004 n_rd_L2_A=0 n_write=0 n_wr_bk=584 bw_util=0.7425
n_activity=24146 dram_eff=0.8941
bk0: 1376a 21672i bk1: 1376a 20753i bk2: 1388a 21666i bk3: 1396a 21438i bk4: 1344a 22130i bk5: 1356a 22113i bk6: 1324a 21172i bk7: 1340a 21608i bk8: 1280a 22399i bk9: 1292a 21597i bk10: 1272a 22636i bk11: 1256a 22517i bk12: 1216a 22858i bk13: 1240a 23172i bk14: 1272a 23458i bk15: 1276a 22739i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.941563
Row_Buffer_Locality_read = 0.944680
Row_Buffer_Locality_write = 0.493151
Bank_Level_Parallism = 5.527256
Bank_Level_Parallism_Col = 4.713647
Bank_Level_Parallism_Ready = 3.084352
write_to_read_ratio_blp_rw_average = 0.082005
GrpLevelPara = 3.178950 

BW Util details:
bwutil = 0.742494 
total_CMD = 29075 
util_bw = 21588 
Wasted_Col = 2139 
Wasted_Row = 231 
Idle = 5117 

BW Util Bottlenecks: 
RCDc_limit = 1506 
RCDWRc_limit = 269 
WTRc_limit = 771 
RTWc_limit = 2216 
CCDLc_limit = 1685 
rwq = 0 
CCDLc_limit_alone = 1485 
WTRc_limit_alone = 727 
RTWc_limit_alone = 2060 

Commands details: 
total_CMD = 29075 
n_nop = 7162 
Read = 21004 
Write = 0 
L2_Alloc = 0 
L2_WB = 584 
n_act = 1235 
n_pre = 1220 
n_ref = 0 
n_req = 21162 
total_req = 21588 

Dual Bus Interface Util: 
issued_total_row = 2455 
issued_total_col = 21588 
Row_Bus_Util =  0.084437 
CoL_Bus_Util = 0.742494 
Either_Row_CoL_Bus_Util = 0.753672 
Issued_on_Two_Bus_Simul_Util = 0.073259 
issued_two_Eff = 0.097203 
queue_avg = 38.393536 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.3935
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 81): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29075 n_nop=7165 n_act=1211 n_pre=1195 n_ref_event=0 n_req=21163 n_rd=21008 n_rd_L2_A=0 n_write=0 n_wr_bk=584 bw_util=0.7426
n_activity=23928 dram_eff=0.9024
bk0: 1372a 22940i bk1: 1380a 21063i bk2: 1388a 21989i bk3: 1396a 22314i bk4: 1340a 22199i bk5: 1347a 21804i bk6: 1316a 21240i bk7: 1348a 21594i bk8: 1288a 21811i bk9: 1284a 22064i bk10: 1272a 22964i bk11: 1268a 22996i bk12: 1215a 23274i bk13: 1236a 23311i bk14: 1272a 23744i bk15: 1286a 23432i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942756
Row_Buffer_Locality_read = 0.946118
Row_Buffer_Locality_write = 0.458904
Bank_Level_Parallism = 5.364003
Bank_Level_Parallism_Col = 4.547864
Bank_Level_Parallism_Ready = 2.938310
write_to_read_ratio_blp_rw_average = 0.079912
GrpLevelPara = 3.180430 

BW Util details:
bwutil = 0.742631 
total_CMD = 29075 
util_bw = 21592 
Wasted_Col = 2007 
Wasted_Row = 192 
Idle = 5284 

BW Util Bottlenecks: 
RCDc_limit = 1537 
RCDWRc_limit = 277 
WTRc_limit = 749 
RTWc_limit = 2093 
CCDLc_limit = 1384 
rwq = 0 
CCDLc_limit_alone = 1182 
WTRc_limit_alone = 701 
RTWc_limit_alone = 1939 

Commands details: 
total_CMD = 29075 
n_nop = 7165 
Read = 21008 
Write = 0 
L2_Alloc = 0 
L2_WB = 584 
n_act = 1211 
n_pre = 1195 
n_ref = 0 
n_req = 21163 
total_req = 21592 

Dual Bus Interface Util: 
issued_total_row = 2406 
issued_total_col = 21592 
Row_Bus_Util =  0.082752 
CoL_Bus_Util = 0.742631 
Either_Row_CoL_Bus_Util = 0.753568 
Issued_on_Two_Bus_Simul_Util = 0.071814 
issued_two_Eff = 0.095299 
queue_avg = 39.869030 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=39.869
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 104): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29075 n_nop=7024 n_act=1121 n_pre=1105 n_ref_event=0 n_req=21340 n_rd=21189 n_rd_L2_A=0 n_write=0 n_wr_bk=584 bw_util=0.7489
n_activity=23980 dram_eff=0.908
bk0: 1380a 22672i bk1: 1372a 21601i bk2: 1400a 21179i bk3: 1400a 21575i bk4: 1340a 21535i bk5: 1368a 21827i bk6: 1328a 21500i bk7: 1345a 21882i bk8: 1292a 22379i bk9: 1292a 21778i bk10: 1268a 23359i bk11: 1272a 22890i bk12: 1268a 23416i bk13: 1268a 23285i bk14: 1304a 23691i bk15: 1292a 23542i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.947460
Row_Buffer_Locality_read = 0.950779
Row_Buffer_Locality_write = 0.465753
Bank_Level_Parallism = 5.374514
Bank_Level_Parallism_Col = 4.642389
Bank_Level_Parallism_Ready = 3.016948
write_to_read_ratio_blp_rw_average = 0.091612
GrpLevelPara = 3.193364 

BW Util details:
bwutil = 0.748856 
total_CMD = 29075 
util_bw = 21773 
Wasted_Col = 1877 
Wasted_Row = 245 
Idle = 5180 

BW Util Bottlenecks: 
RCDc_limit = 1341 
RCDWRc_limit = 251 
WTRc_limit = 605 
RTWc_limit = 2376 
CCDLc_limit = 1380 
rwq = 0 
CCDLc_limit_alone = 1191 
WTRc_limit_alone = 560 
RTWc_limit_alone = 2232 

Commands details: 
total_CMD = 29075 
n_nop = 7024 
Read = 21189 
Write = 0 
L2_Alloc = 0 
L2_WB = 584 
n_act = 1121 
n_pre = 1105 
n_ref = 0 
n_req = 21340 
total_req = 21773 

Dual Bus Interface Util: 
issued_total_row = 2226 
issued_total_col = 21773 
Row_Bus_Util =  0.076561 
CoL_Bus_Util = 0.748856 
Either_Row_CoL_Bus_Util = 0.758418 
Issued_on_Two_Bus_Simul_Util = 0.066999 
issued_two_Eff = 0.088341 
queue_avg = 39.485229 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=39.4852
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 157): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29075 n_nop=7218 n_act=1149 n_pre=1134 n_ref_event=0 n_req=21210 n_rd=20997 n_rd_L2_A=0 n_write=0 n_wr_bk=584 bw_util=0.7423
n_activity=23863 dram_eff=0.9044
bk0: 1376a 21786i bk1: 1373a 19968i bk2: 1398a 21633i bk3: 1400a 21712i bk4: 1360a 21861i bk5: 1340a 22227i bk6: 1341a 20494i bk7: 1276a 21188i bk8: 1296a 21636i bk9: 1278a 22575i bk10: 1268a 22632i bk11: 1255a 22943i bk12: 1248a 22988i bk13: 1228a 23259i bk14: 1284a 23403i bk15: 1276a 23858i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945619
Row_Buffer_Locality_read = 0.948810
Row_Buffer_Locality_write = 0.489796
Bank_Level_Parallism = 5.565005
Bank_Level_Parallism_Col = 4.790786
Bank_Level_Parallism_Ready = 3.093740
write_to_read_ratio_blp_rw_average = 0.101831
GrpLevelPara = 3.257197 

BW Util details:
bwutil = 0.742253 
total_CMD = 29075 
util_bw = 21581 
Wasted_Col = 1988 
Wasted_Row = 183 
Idle = 5323 

BW Util Bottlenecks: 
RCDc_limit = 1288 
RCDWRc_limit = 303 
WTRc_limit = 607 
RTWc_limit = 3035 
CCDLc_limit = 1616 
rwq = 0 
CCDLc_limit_alone = 1345 
WTRc_limit_alone = 551 
RTWc_limit_alone = 2820 

Commands details: 
total_CMD = 29075 
n_nop = 7218 
Read = 20997 
Write = 0 
L2_Alloc = 0 
L2_WB = 584 
n_act = 1149 
n_pre = 1134 
n_ref = 0 
n_req = 21210 
total_req = 21581 

Dual Bus Interface Util: 
issued_total_row = 2283 
issued_total_col = 21581 
Row_Bus_Util =  0.078521 
CoL_Bus_Util = 0.742253 
Either_Row_CoL_Bus_Util = 0.751745 
Issued_on_Two_Bus_Simul_Util = 0.069028 
issued_two_Eff = 0.091824 
queue_avg = 42.055099 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=42.0551
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 96): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29075 n_nop=7174 n_act=1189 n_pre=1173 n_ref_event=0 n_req=21178 n_rd=21028 n_rd_L2_A=0 n_write=0 n_wr_bk=584 bw_util=0.7433
n_activity=23859 dram_eff=0.9058
bk0: 1368a 22302i bk1: 1372a 21025i bk2: 1400a 21263i bk3: 1404a 21231i bk4: 1364a 22565i bk5: 1364a 21659i bk6: 1340a 20736i bk7: 1332a 20329i bk8: 1276a 21979i bk9: 1276a 21906i bk10: 1268a 22923i bk11: 1260a 23085i bk12: 1216a 23581i bk13: 1220a 23227i bk14: 1280a 23607i bk15: 1288a 23425i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943802
Row_Buffer_Locality_read = 0.946978
Row_Buffer_Locality_write = 0.486301
Bank_Level_Parallism = 5.536982
Bank_Level_Parallism_Col = 4.717032
Bank_Level_Parallism_Ready = 3.020637
write_to_read_ratio_blp_rw_average = 0.092438
GrpLevelPara = 3.194630 

BW Util details:
bwutil = 0.743319 
total_CMD = 29075 
util_bw = 21612 
Wasted_Col = 2018 
Wasted_Row = 125 
Idle = 5320 

BW Util Bottlenecks: 
RCDc_limit = 1404 
RCDWRc_limit = 293 
WTRc_limit = 618 
RTWc_limit = 2942 
CCDLc_limit = 1519 
rwq = 0 
CCDLc_limit_alone = 1265 
WTRc_limit_alone = 571 
RTWc_limit_alone = 2735 

Commands details: 
total_CMD = 29075 
n_nop = 7174 
Read = 21028 
Write = 0 
L2_Alloc = 0 
L2_WB = 584 
n_act = 1189 
n_pre = 1173 
n_ref = 0 
n_req = 21178 
total_req = 21612 

Dual Bus Interface Util: 
issued_total_row = 2362 
issued_total_col = 21612 
Row_Bus_Util =  0.081238 
CoL_Bus_Util = 0.743319 
Either_Row_CoL_Bus_Util = 0.753259 
Issued_on_Two_Bus_Simul_Util = 0.071298 
issued_two_Eff = 0.094653 
queue_avg = 39.031918 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=39.0319
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 107): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29075 n_nop=7110 n_act=1302 n_pre=1286 n_ref_event=0 n_req=21192 n_rd=21041 n_rd_L2_A=0 n_write=0 n_wr_bk=580 bw_util=0.7436
n_activity=24070 dram_eff=0.8983
bk0: 1376a 23060i bk1: 1372a 21630i bk2: 1404a 22149i bk3: 1408a 21803i bk4: 1360a 22118i bk5: 1341a 22059i bk6: 1356a 21088i bk7: 1325a 22024i bk8: 1284a 22263i bk9: 1269a 21957i bk10: 1272a 23577i bk11: 1252a 23063i bk12: 1228a 23655i bk13: 1232a 22543i bk14: 1280a 23969i bk15: 1282a 23290i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.938550
Row_Buffer_Locality_read = 0.941406
Row_Buffer_Locality_write = 0.524138
Bank_Level_Parallism = 5.264085
Bank_Level_Parallism_Col = 4.396603
Bank_Level_Parallism_Ready = 2.732806
write_to_read_ratio_blp_rw_average = 0.084512
GrpLevelPara = 3.075477 

BW Util details:
bwutil = 0.743629 
total_CMD = 29075 
util_bw = 21621 
Wasted_Col = 2136 
Wasted_Row = 205 
Idle = 5113 

BW Util Bottlenecks: 
RCDc_limit = 1679 
RCDWRc_limit = 210 
WTRc_limit = 547 
RTWc_limit = 2481 
CCDLc_limit = 1672 
rwq = 0 
CCDLc_limit_alone = 1475 
WTRc_limit_alone = 522 
RTWc_limit_alone = 2309 

Commands details: 
total_CMD = 29075 
n_nop = 7110 
Read = 21041 
Write = 0 
L2_Alloc = 0 
L2_WB = 580 
n_act = 1302 
n_pre = 1286 
n_ref = 0 
n_req = 21192 
total_req = 21621 

Dual Bus Interface Util: 
issued_total_row = 2588 
issued_total_col = 21621 
Row_Bus_Util =  0.089011 
CoL_Bus_Util = 0.743629 
Either_Row_CoL_Bus_Util = 0.755460 
Issued_on_Two_Bus_Simul_Util = 0.077180 
issued_two_Eff = 0.102163 
queue_avg = 33.948719 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.9487
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 96): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29075 n_nop=7001 n_act=1291 n_pre=1275 n_ref_event=0 n_req=21281 n_rd=21137 n_rd_L2_A=0 n_write=0 n_wr_bk=576 bw_util=0.7468
n_activity=24140 dram_eff=0.8995
bk0: 1376a 22568i bk1: 1376a 22087i bk2: 1400a 22468i bk3: 1404a 22302i bk4: 1373a 22398i bk5: 1360a 22266i bk6: 1340a 21183i bk7: 1340a 21453i bk8: 1292a 21570i bk9: 1284a 22185i bk10: 1264a 23104i bk11: 1272a 22545i bk12: 1224a 23434i bk13: 1260a 23115i bk14: 1272a 24263i bk15: 1300a 23479i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939336
Row_Buffer_Locality_read = 0.942376
Row_Buffer_Locality_write = 0.493056
Bank_Level_Parallism = 5.243584
Bank_Level_Parallism_Col = 4.395741
Bank_Level_Parallism_Ready = 2.834523
write_to_read_ratio_blp_rw_average = 0.066847
GrpLevelPara = 3.108773 

BW Util details:
bwutil = 0.746793 
total_CMD = 29075 
util_bw = 21713 
Wasted_Col = 2118 
Wasted_Row = 210 
Idle = 5034 

BW Util Bottlenecks: 
RCDc_limit = 1663 
RCDWRc_limit = 232 
WTRc_limit = 707 
RTWc_limit = 2000 
CCDLc_limit = 1715 
rwq = 0 
CCDLc_limit_alone = 1539 
WTRc_limit_alone = 657 
RTWc_limit_alone = 1874 

Commands details: 
total_CMD = 29075 
n_nop = 7001 
Read = 21137 
Write = 0 
L2_Alloc = 0 
L2_WB = 576 
n_act = 1291 
n_pre = 1275 
n_ref = 0 
n_req = 21281 
total_req = 21713 

Dual Bus Interface Util: 
issued_total_row = 2566 
issued_total_col = 21713 
Row_Bus_Util =  0.088255 
CoL_Bus_Util = 0.746793 
Either_Row_CoL_Bus_Util = 0.759209 
Issued_on_Two_Bus_Simul_Util = 0.075838 
issued_two_Eff = 0.099891 
queue_avg = 37.684574 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=37.6846
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 121): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29075 n_nop=7009 n_act=1275 n_pre=1260 n_ref_event=0 n_req=21280 n_rd=21121 n_rd_L2_A=0 n_write=0 n_wr_bk=576 bw_util=0.7462
n_activity=24155 dram_eff=0.8982
bk0: 1376a 22326i bk1: 1376a 22420i bk2: 1404a 22016i bk3: 1404a 22731i bk4: 1368a 22760i bk5: 1344a 22418i bk6: 1344a 21420i bk7: 1332a 20488i bk8: 1292a 21908i bk9: 1304a 22099i bk10: 1285a 23328i bk11: 1252a 23437i bk12: 1216a 23731i bk13: 1244a 23283i bk14: 1280a 23659i bk15: 1300a 23434i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939913
Row_Buffer_Locality_read = 0.943195
Row_Buffer_Locality_write = 0.458333
Bank_Level_Parallism = 5.182497
Bank_Level_Parallism_Col = 4.328785
Bank_Level_Parallism_Ready = 2.726644
write_to_read_ratio_blp_rw_average = 0.088989
GrpLevelPara = 3.063154 

BW Util details:
bwutil = 0.746242 
total_CMD = 29075 
util_bw = 21697 
Wasted_Col = 2217 
Wasted_Row = 207 
Idle = 4954 

BW Util Bottlenecks: 
RCDc_limit = 1762 
RCDWRc_limit = 238 
WTRc_limit = 539 
RTWc_limit = 2567 
CCDLc_limit = 1639 
rwq = 0 
CCDLc_limit_alone = 1442 
WTRc_limit_alone = 497 
RTWc_limit_alone = 2412 

Commands details: 
total_CMD = 29075 
n_nop = 7009 
Read = 21121 
Write = 0 
L2_Alloc = 0 
L2_WB = 576 
n_act = 1275 
n_pre = 1260 
n_ref = 0 
n_req = 21280 
total_req = 21697 

Dual Bus Interface Util: 
issued_total_row = 2535 
issued_total_col = 21697 
Row_Bus_Util =  0.087188 
CoL_Bus_Util = 0.746242 
Either_Row_CoL_Bus_Util = 0.758934 
Issued_on_Two_Bus_Simul_Util = 0.074497 
issued_two_Eff = 0.098160 
queue_avg = 35.419022 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=35.419
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 98): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29075 n_nop=7163 n_act=1281 n_pre=1266 n_ref_event=0 n_req=21129 n_rd=20983 n_rd_L2_A=0 n_write=0 n_wr_bk=576 bw_util=0.7415
n_activity=24052 dram_eff=0.8963
bk0: 1372a 21773i bk1: 1376a 21959i bk2: 1404a 22035i bk3: 1404a 21685i bk4: 1368a 22028i bk5: 1328a 22310i bk6: 1336a 20421i bk7: 1316a 21302i bk8: 1278a 21870i bk9: 1272a 22510i bk10: 1257a 23332i bk11: 1252a 23343i bk12: 1216a 23984i bk13: 1248a 23107i bk14: 1280a 23452i bk15: 1276a 23357i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939322
Row_Buffer_Locality_read = 0.942575
Row_Buffer_Locality_write = 0.465278
Bank_Level_Parallism = 5.344829
Bank_Level_Parallism_Col = 4.483856
Bank_Level_Parallism_Ready = 2.829166
write_to_read_ratio_blp_rw_average = 0.093128
GrpLevelPara = 3.122188 

BW Util details:
bwutil = 0.741496 
total_CMD = 29075 
util_bw = 21559 
Wasted_Col = 2153 
Wasted_Row = 210 
Idle = 5153 

BW Util Bottlenecks: 
RCDc_limit = 1690 
RCDWRc_limit = 306 
WTRc_limit = 502 
RTWc_limit = 2629 
CCDLc_limit = 1720 
rwq = 0 
CCDLc_limit_alone = 1540 
WTRc_limit_alone = 486 
RTWc_limit_alone = 2465 

Commands details: 
total_CMD = 29075 
n_nop = 7163 
Read = 20983 
Write = 0 
L2_Alloc = 0 
L2_WB = 576 
n_act = 1281 
n_pre = 1266 
n_ref = 0 
n_req = 21129 
total_req = 21559 

Dual Bus Interface Util: 
issued_total_row = 2547 
issued_total_col = 21559 
Row_Bus_Util =  0.087601 
CoL_Bus_Util = 0.741496 
Either_Row_CoL_Bus_Util = 0.753637 
Issued_on_Two_Bus_Simul_Util = 0.075460 
issued_two_Eff = 0.100128 
queue_avg = 40.630058 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=40.6301
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 131): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29075 n_nop=7134 n_act=1388 n_pre=1372 n_ref_event=0 n_req=21165 n_rd=21009 n_rd_L2_A=0 n_write=0 n_wr_bk=576 bw_util=0.7424
n_activity=24170 dram_eff=0.893
bk0: 1384a 22418i bk1: 1364a 22736i bk2: 1400a 21888i bk3: 1404a 21711i bk4: 1347a 22116i bk5: 1343a 22201i bk6: 1332a 19632i bk7: 1320a 21296i bk8: 1272a 21592i bk9: 1252a 22074i bk10: 1263a 22948i bk11: 1254a 22766i bk12: 1236a 22945i bk13: 1252a 23051i bk14: 1298a 23790i bk15: 1288a 23480i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.934392
Row_Buffer_Locality_read = 0.936988
Row_Buffer_Locality_write = 0.555556
Bank_Level_Parallism = 5.398693
Bank_Level_Parallism_Col = 4.457187
Bank_Level_Parallism_Ready = 2.776187
write_to_read_ratio_blp_rw_average = 0.082746
GrpLevelPara = 3.098056 

BW Util details:
bwutil = 0.742390 
total_CMD = 29075 
util_bw = 21585 
Wasted_Col = 2248 
Wasted_Row = 193 
Idle = 5049 

BW Util Bottlenecks: 
RCDc_limit = 1761 
RCDWRc_limit = 210 
WTRc_limit = 501 
RTWc_limit = 2337 
CCDLc_limit = 1799 
rwq = 0 
CCDLc_limit_alone = 1580 
WTRc_limit_alone = 455 
RTWc_limit_alone = 2164 

Commands details: 
total_CMD = 29075 
n_nop = 7134 
Read = 21009 
Write = 0 
L2_Alloc = 0 
L2_WB = 576 
n_act = 1388 
n_pre = 1372 
n_ref = 0 
n_req = 21165 
total_req = 21585 

Dual Bus Interface Util: 
issued_total_row = 2760 
issued_total_col = 21585 
Row_Bus_Util =  0.094927 
CoL_Bus_Util = 0.742390 
Either_Row_CoL_Bus_Util = 0.754635 
Issued_on_Two_Bus_Simul_Util = 0.082683 
issued_two_Eff = 0.109567 
queue_avg = 38.839245 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.8392
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 90): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29075 n_nop=7112 n_act=1185 n_pre=1169 n_ref_event=0 n_req=21232 n_rd=21080 n_rd_L2_A=0 n_write=0 n_wr_bk=576 bw_util=0.7448
n_activity=24124 dram_eff=0.8977
bk0: 1376a 22450i bk1: 1376a 22720i bk2: 1404a 22781i bk3: 1404a 22579i bk4: 1352a 22246i bk5: 1352a 22222i bk6: 1348a 20573i bk7: 1328a 21926i bk8: 1288a 22456i bk9: 1276a 22209i bk10: 1268a 23330i bk11: 1248a 23070i bk12: 1244a 23696i bk13: 1231a 23441i bk14: 1303a 23549i bk15: 1282a 23948i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944125
Row_Buffer_Locality_read = 0.947348
Row_Buffer_Locality_write = 0.472222
Bank_Level_Parallism = 5.143501
Bank_Level_Parallism_Col = 4.355742
Bank_Level_Parallism_Ready = 2.785325
write_to_read_ratio_blp_rw_average = 0.082190
GrpLevelPara = 3.024419 

BW Util details:
bwutil = 0.744832 
total_CMD = 29075 
util_bw = 21656 
Wasted_Col = 2079 
Wasted_Row = 223 
Idle = 5117 

BW Util Bottlenecks: 
RCDc_limit = 1471 
RCDWRc_limit = 230 
WTRc_limit = 494 
RTWc_limit = 2137 
CCDLc_limit = 1600 
rwq = 0 
CCDLc_limit_alone = 1436 
WTRc_limit_alone = 461 
RTWc_limit_alone = 2006 

Commands details: 
total_CMD = 29075 
n_nop = 7112 
Read = 21080 
Write = 0 
L2_Alloc = 0 
L2_WB = 576 
n_act = 1185 
n_pre = 1169 
n_ref = 0 
n_req = 21232 
total_req = 21656 

Dual Bus Interface Util: 
issued_total_row = 2354 
issued_total_col = 21656 
Row_Bus_Util =  0.080963 
CoL_Bus_Util = 0.744832 
Either_Row_CoL_Bus_Util = 0.755391 
Issued_on_Two_Bus_Simul_Util = 0.070404 
issued_two_Eff = 0.093202 
queue_avg = 30.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 73): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29075 n_nop=7146 n_act=1120 n_pre=1104 n_ref_event=0 n_req=21208 n_rd=21064 n_rd_L2_A=0 n_write=0 n_wr_bk=576 bw_util=0.7443
n_activity=24094 dram_eff=0.8981
bk0: 1376a 22636i bk1: 1376a 22050i bk2: 1400a 21861i bk3: 1396a 21639i bk4: 1348a 21966i bk5: 1364a 22150i bk6: 1340a 20725i bk7: 1332a 21356i bk8: 1288a 21973i bk9: 1292a 22279i bk10: 1256a 23467i bk11: 1264a 23216i bk12: 1228a 23253i bk13: 1240a 23276i bk14: 1272a 23369i bk15: 1292a 23689i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.947190
Row_Buffer_Locality_read = 0.950247
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 5.323494
Bank_Level_Parallism_Col = 4.595284
Bank_Level_Parallism_Ready = 2.976109
write_to_read_ratio_blp_rw_average = 0.090553
GrpLevelPara = 3.131412 

BW Util details:
bwutil = 0.744282 
total_CMD = 29075 
util_bw = 21640 
Wasted_Col = 2051 
Wasted_Row = 260 
Idle = 5124 

BW Util Bottlenecks: 
RCDc_limit = 1399 
RCDWRc_limit = 255 
WTRc_limit = 521 
RTWc_limit = 2585 
CCDLc_limit = 1560 
rwq = 0 
CCDLc_limit_alone = 1326 
WTRc_limit_alone = 492 
RTWc_limit_alone = 2380 

Commands details: 
total_CMD = 29075 
n_nop = 7146 
Read = 21064 
Write = 0 
L2_Alloc = 0 
L2_WB = 576 
n_act = 1120 
n_pre = 1104 
n_ref = 0 
n_req = 21208 
total_req = 21640 

Dual Bus Interface Util: 
issued_total_row = 2224 
issued_total_col = 21640 
Row_Bus_Util =  0.076492 
CoL_Bus_Util = 0.744282 
Either_Row_CoL_Bus_Util = 0.754222 
Issued_on_Two_Bus_Simul_Util = 0.066552 
issued_two_Eff = 0.088239 
queue_avg = 32.073811 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.0738
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 120): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29075 n_nop=7228 n_act=1216 n_pre=1200 n_ref_event=0 n_req=21077 n_rd=20926 n_rd_L2_A=0 n_write=0 n_wr_bk=576 bw_util=0.7395
n_activity=24076 dram_eff=0.8931
bk0: 1376a 22855i bk1: 1372a 22555i bk2: 1389a 22334i bk3: 1400a 22113i bk4: 1340a 22389i bk5: 1332a 21881i bk6: 1310a 21581i bk7: 1332a 20512i bk8: 1280a 21764i bk9: 1280a 21931i bk10: 1236a 23257i bk11: 1248a 23066i bk12: 1232a 23435i bk13: 1241a 23192i bk14: 1278a 24098i bk15: 1280a 23862i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942246
Row_Buffer_Locality_read = 0.945575
Row_Buffer_Locality_write = 0.458333
Bank_Level_Parallism = 5.238443
Bank_Level_Parallism_Col = 4.440492
Bank_Level_Parallism_Ready = 2.815645
write_to_read_ratio_blp_rw_average = 0.082724
GrpLevelPara = 3.057393 

BW Util details:
bwutil = 0.739536 
total_CMD = 29075 
util_bw = 21502 
Wasted_Col = 2170 
Wasted_Row = 275 
Idle = 5128 

BW Util Bottlenecks: 
RCDc_limit = 1585 
RCDWRc_limit = 301 
WTRc_limit = 519 
RTWc_limit = 2275 
CCDLc_limit = 1683 
rwq = 0 
CCDLc_limit_alone = 1493 
WTRc_limit_alone = 480 
RTWc_limit_alone = 2124 

Commands details: 
total_CMD = 29075 
n_nop = 7228 
Read = 20926 
Write = 0 
L2_Alloc = 0 
L2_WB = 576 
n_act = 1216 
n_pre = 1200 
n_ref = 0 
n_req = 21077 
total_req = 21502 

Dual Bus Interface Util: 
issued_total_row = 2416 
issued_total_col = 21502 
Row_Bus_Util =  0.083095 
CoL_Bus_Util = 0.739536 
Either_Row_CoL_Bus_Util = 0.751402 
Issued_on_Two_Bus_Simul_Util = 0.071230 
issued_two_Eff = 0.094796 
queue_avg = 30.066414 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.0664
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 77): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29075 n_nop=7142 n_act=1290 n_pre=1274 n_ref_event=0 n_req=21149 n_rd=21004 n_rd_L2_A=0 n_write=0 n_wr_bk=573 bw_util=0.7421
n_activity=24124 dram_eff=0.8944
bk0: 1376a 22375i bk1: 1376a 22481i bk2: 1392a 22387i bk3: 1404a 21831i bk4: 1352a 22720i bk5: 1348a 22389i bk6: 1336a 22004i bk7: 1312a 21139i bk8: 1284a 22070i bk9: 1272a 22156i bk10: 1252a 23169i bk11: 1244a 23218i bk12: 1228a 23758i bk13: 1252a 23668i bk14: 1276a 23208i bk15: 1300a 23484i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939001
Row_Buffer_Locality_read = 0.942297
Row_Buffer_Locality_write = 0.458333
Bank_Level_Parallism = 5.183759
Bank_Level_Parallism_Col = 4.310178
Bank_Level_Parallism_Ready = 2.741808
write_to_read_ratio_blp_rw_average = 0.070443
GrpLevelPara = 3.018241 

BW Util details:
bwutil = 0.742115 
total_CMD = 29075 
util_bw = 21577 
Wasted_Col = 2185 
Wasted_Row = 215 
Idle = 5098 

BW Util Bottlenecks: 
RCDc_limit = 1778 
RCDWRc_limit = 259 
WTRc_limit = 427 
RTWc_limit = 2534 
CCDLc_limit = 1747 
rwq = 0 
CCDLc_limit_alone = 1531 
WTRc_limit_alone = 397 
RTWc_limit_alone = 2348 

Commands details: 
total_CMD = 29075 
n_nop = 7142 
Read = 21004 
Write = 0 
L2_Alloc = 0 
L2_WB = 573 
n_act = 1290 
n_pre = 1274 
n_ref = 0 
n_req = 21149 
total_req = 21577 

Dual Bus Interface Util: 
issued_total_row = 2564 
issued_total_col = 21577 
Row_Bus_Util =  0.088186 
CoL_Bus_Util = 0.742115 
Either_Row_CoL_Bus_Util = 0.754359 
Issued_on_Two_Bus_Simul_Util = 0.075942 
issued_two_Eff = 0.100670 
queue_avg = 30.356733 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.3567
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 93): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29075 n_nop=7025 n_act=1152 n_pre=1136 n_ref_event=0 n_req=21309 n_rd=21159 n_rd_L2_A=0 n_write=0 n_wr_bk=568 bw_util=0.7473
n_activity=24192 dram_eff=0.8981
bk0: 1380a 22478i bk1: 1376a 22148i bk2: 1408a 21908i bk3: 1404a 22127i bk4: 1364a 22422i bk5: 1364a 22164i bk6: 1353a 21478i bk7: 1336a 21997i bk8: 1300a 21965i bk9: 1296a 20968i bk10: 1248a 23386i bk11: 1260a 22945i bk12: 1246a 23337i bk13: 1252a 23047i bk14: 1288a 23498i bk15: 1284a 23263i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945921
Row_Buffer_Locality_read = 0.949197
Row_Buffer_Locality_write = 0.457746
Bank_Level_Parallism = 5.296490
Bank_Level_Parallism_Col = 4.552768
Bank_Level_Parallism_Ready = 2.977586
write_to_read_ratio_blp_rw_average = 0.081189
GrpLevelPara = 3.111798 

BW Util details:
bwutil = 0.747274 
total_CMD = 29075 
util_bw = 21727 
Wasted_Col = 2088 
Wasted_Row = 233 
Idle = 5027 

BW Util Bottlenecks: 
RCDc_limit = 1412 
RCDWRc_limit = 289 
WTRc_limit = 535 
RTWc_limit = 2323 
CCDLc_limit = 1468 
rwq = 0 
CCDLc_limit_alone = 1245 
WTRc_limit_alone = 469 
RTWc_limit_alone = 2166 

Commands details: 
total_CMD = 29075 
n_nop = 7025 
Read = 21159 
Write = 0 
L2_Alloc = 0 
L2_WB = 568 
n_act = 1152 
n_pre = 1136 
n_ref = 0 
n_req = 21309 
total_req = 21727 

Dual Bus Interface Util: 
issued_total_row = 2288 
issued_total_col = 21727 
Row_Bus_Util =  0.078693 
CoL_Bus_Util = 0.747274 
Either_Row_CoL_Bus_Util = 0.758384 
Issued_on_Two_Bus_Simul_Util = 0.067584 
issued_two_Eff = 0.089116 
queue_avg = 35.576679 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=35.5767
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 94): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29075 n_nop=7056 n_act=1179 n_pre=1163 n_ref_event=0 n_req=21287 n_rd=21143 n_rd_L2_A=0 n_write=0 n_wr_bk=568 bw_util=0.7467
n_activity=24122 dram_eff=0.9
bk0: 1384a 22431i bk1: 1376a 22724i bk2: 1396a 22157i bk3: 1408a 22038i bk4: 1368a 22929i bk5: 1360a 21967i bk6: 1336a 21499i bk7: 1332a 21980i bk8: 1288a 22545i bk9: 1283a 22468i bk10: 1272a 23464i bk11: 1268a 23058i bk12: 1240a 22767i bk13: 1256a 23452i bk14: 1292a 23554i bk15: 1284a 23378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944609
Row_Buffer_Locality_read = 0.947642
Row_Buffer_Locality_write = 0.492958
Bank_Level_Parallism = 5.179461
Bank_Level_Parallism_Col = 4.398395
Bank_Level_Parallism_Ready = 2.824559
write_to_read_ratio_blp_rw_average = 0.070283
GrpLevelPara = 3.039662 

BW Util details:
bwutil = 0.746724 
total_CMD = 29075 
util_bw = 21711 
Wasted_Col = 1992 
Wasted_Row = 252 
Idle = 5120 

BW Util Bottlenecks: 
RCDc_limit = 1376 
RCDWRc_limit = 258 
WTRc_limit = 587 
RTWc_limit = 2643 
CCDLc_limit = 1638 
rwq = 0 
CCDLc_limit_alone = 1370 
WTRc_limit_alone = 536 
RTWc_limit_alone = 2426 

Commands details: 
total_CMD = 29075 
n_nop = 7056 
Read = 21143 
Write = 0 
L2_Alloc = 0 
L2_WB = 568 
n_act = 1179 
n_pre = 1163 
n_ref = 0 
n_req = 21287 
total_req = 21711 

Dual Bus Interface Util: 
issued_total_row = 2342 
issued_total_col = 21711 
Row_Bus_Util =  0.080550 
CoL_Bus_Util = 0.746724 
Either_Row_CoL_Bus_Util = 0.757317 
Issued_on_Two_Bus_Simul_Util = 0.069957 
issued_two_Eff = 0.092375 
queue_avg = 28.315598 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.3156
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 72): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29075 n_nop=7195 n_act=1121 n_pre=1105 n_ref_event=0 n_req=21163 n_rd=21009 n_rd_L2_A=0 n_write=0 n_wr_bk=569 bw_util=0.7421
n_activity=24077 dram_eff=0.8962
bk0: 1376a 22492i bk1: 1372a 22353i bk2: 1396a 22713i bk3: 1404a 22826i bk4: 1348a 23003i bk5: 1364a 22810i bk6: 1317a 21611i bk7: 1337a 22255i bk8: 1284a 22768i bk9: 1282a 22186i bk10: 1265a 23428i bk11: 1252a 23627i bk12: 1232a 23514i bk13: 1216a 23901i bk14: 1284a 23634i bk15: 1280a 24045i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.947008
Row_Buffer_Locality_read = 0.949979
Row_Buffer_Locality_write = 0.510490
Bank_Level_Parallism = 4.979778
Bank_Level_Parallism_Col = 4.226322
Bank_Level_Parallism_Ready = 2.704560
write_to_read_ratio_blp_rw_average = 0.075998
GrpLevelPara = 2.980855 

BW Util details:
bwutil = 0.742150 
total_CMD = 29075 
util_bw = 21578 
Wasted_Col = 2107 
Wasted_Row = 249 
Idle = 5141 

BW Util Bottlenecks: 
RCDc_limit = 1478 
RCDWRc_limit = 227 
WTRc_limit = 500 
RTWc_limit = 2371 
CCDLc_limit = 1667 
rwq = 0 
CCDLc_limit_alone = 1478 
WTRc_limit_alone = 473 
RTWc_limit_alone = 2209 

Commands details: 
total_CMD = 29075 
n_nop = 7195 
Read = 21009 
Write = 0 
L2_Alloc = 0 
L2_WB = 569 
n_act = 1121 
n_pre = 1105 
n_ref = 0 
n_req = 21163 
total_req = 21578 

Dual Bus Interface Util: 
issued_total_row = 2226 
issued_total_col = 21578 
Row_Bus_Util =  0.076561 
CoL_Bus_Util = 0.742150 
Either_Row_CoL_Bus_Util = 0.752537 
Issued_on_Two_Bus_Simul_Util = 0.066174 
issued_two_Eff = 0.087934 
queue_avg = 28.206844 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.2068
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 96): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29075 n_nop=7202 n_act=1107 n_pre=1092 n_ref_event=0 n_req=21123 n_rd=20973 n_rd_L2_A=0 n_write=0 n_wr_bk=568 bw_util=0.7409
n_activity=24116 dram_eff=0.8932
bk0: 1376a 22612i bk1: 1376a 22891i bk2: 1400a 22216i bk3: 1400a 21934i bk4: 1344a 22379i bk5: 1348a 22240i bk6: 1328a 21736i bk7: 1340a 21886i bk8: 1272a 22498i bk9: 1276a 21751i bk10: 1252a 23046i bk11: 1244a 23276i bk12: 1232a 23400i bk13: 1225a 23446i bk14: 1280a 23483i bk15: 1280a 23697i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.947528
Row_Buffer_Locality_read = 0.951035
Row_Buffer_Locality_write = 0.429577
Bank_Level_Parallism = 5.170320
Bank_Level_Parallism_Col = 4.450414
Bank_Level_Parallism_Ready = 2.928601
write_to_read_ratio_blp_rw_average = 0.076205
GrpLevelPara = 3.059926 

BW Util details:
bwutil = 0.740877 
total_CMD = 29075 
util_bw = 21541 
Wasted_Col = 2176 
Wasted_Row = 232 
Idle = 5126 

BW Util Bottlenecks: 
RCDc_limit = 1508 
RCDWRc_limit = 314 
WTRc_limit = 617 
RTWc_limit = 2338 
CCDLc_limit = 1609 
rwq = 0 
CCDLc_limit_alone = 1412 
WTRc_limit_alone = 572 
RTWc_limit_alone = 2186 

Commands details: 
total_CMD = 29075 
n_nop = 7202 
Read = 20973 
Write = 0 
L2_Alloc = 0 
L2_WB = 568 
n_act = 1107 
n_pre = 1092 
n_ref = 0 
n_req = 21123 
total_req = 21541 

Dual Bus Interface Util: 
issued_total_row = 2199 
issued_total_col = 21541 
Row_Bus_Util =  0.075632 
CoL_Bus_Util = 0.740877 
Either_Row_CoL_Bus_Util = 0.752296 
Issued_on_Two_Bus_Simul_Util = 0.064213 
issued_two_Eff = 0.085356 
queue_avg = 29.267721 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=29.2677
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 83): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29075 n_nop=7082 n_act=1086 n_pre=1070 n_ref_event=0 n_req=21250 n_rd=21099 n_rd_L2_A=0 n_write=0 n_wr_bk=568 bw_util=0.7452
n_activity=24114 dram_eff=0.8985
bk0: 1376a 22699i bk1: 1372a 22306i bk2: 1404a 21518i bk3: 1400a 21189i bk4: 1368a 22417i bk5: 1360a 21668i bk6: 1324a 21518i bk7: 1328a 21805i bk8: 1292a 20495i bk9: 1276a 22089i bk10: 1264a 22933i bk11: 1280a 23211i bk12: 1240a 22652i bk13: 1240a 23363i bk14: 1280a 24169i bk15: 1295a 23551i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948875
Row_Buffer_Locality_read = 0.951706
Row_Buffer_Locality_write = 0.528169
Bank_Level_Parallism = 5.366177
Bank_Level_Parallism_Col = 4.652128
Bank_Level_Parallism_Ready = 3.055938
write_to_read_ratio_blp_rw_average = 0.089555
GrpLevelPara = 3.158238 

BW Util details:
bwutil = 0.745211 
total_CMD = 29075 
util_bw = 21667 
Wasted_Col = 2089 
Wasted_Row = 257 
Idle = 5062 

BW Util Bottlenecks: 
RCDc_limit = 1521 
RCDWRc_limit = 249 
WTRc_limit = 574 
RTWc_limit = 2630 
CCDLc_limit = 1613 
rwq = 0 
CCDLc_limit_alone = 1384 
WTRc_limit_alone = 557 
RTWc_limit_alone = 2418 

Commands details: 
total_CMD = 29075 
n_nop = 7082 
Read = 21099 
Write = 0 
L2_Alloc = 0 
L2_WB = 568 
n_act = 1086 
n_pre = 1070 
n_ref = 0 
n_req = 21250 
total_req = 21667 

Dual Bus Interface Util: 
issued_total_row = 2156 
issued_total_col = 21667 
Row_Bus_Util =  0.074153 
CoL_Bus_Util = 0.745211 
Either_Row_CoL_Bus_Util = 0.756423 
Issued_on_Two_Bus_Simul_Util = 0.062941 
issued_two_Eff = 0.083208 
queue_avg = 33.674152 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.6742
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 104): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29075 n_nop=7094 n_act=1085 n_pre=1070 n_ref_event=0 n_req=21247 n_rd=21098 n_rd_L2_A=0 n_write=0 n_wr_bk=568 bw_util=0.7452
n_activity=24126 dram_eff=0.898
bk0: 1366a 22763i bk1: 1372a 22805i bk2: 1404a 22188i bk3: 1408a 22469i bk4: 1364a 22560i bk5: 1372a 22283i bk6: 1364a 21537i bk7: 1352a 21653i bk8: 1263a 22636i bk9: 1284a 22515i bk10: 1245a 23705i bk11: 1276a 23273i bk12: 1228a 23573i bk13: 1232a 23286i bk14: 1280a 23327i bk15: 1288a 23711i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948875
Row_Buffer_Locality_read = 0.951801
Row_Buffer_Locality_write = 0.514085
Bank_Level_Parallism = 5.088773
Bank_Level_Parallism_Col = 4.377857
Bank_Level_Parallism_Ready = 2.869519
write_to_read_ratio_blp_rw_average = 0.071075
GrpLevelPara = 3.026184 

BW Util details:
bwutil = 0.745176 
total_CMD = 29075 
util_bw = 21666 
Wasted_Col = 2111 
Wasted_Row = 228 
Idle = 5070 

BW Util Bottlenecks: 
RCDc_limit = 1532 
RCDWRc_limit = 242 
WTRc_limit = 653 
RTWc_limit = 2129 
CCDLc_limit = 1707 
rwq = 0 
CCDLc_limit_alone = 1506 
WTRc_limit_alone = 612 
RTWc_limit_alone = 1969 

Commands details: 
total_CMD = 29075 
n_nop = 7094 
Read = 21098 
Write = 0 
L2_Alloc = 0 
L2_WB = 568 
n_act = 1085 
n_pre = 1070 
n_ref = 0 
n_req = 21247 
total_req = 21666 

Dual Bus Interface Util: 
issued_total_row = 2155 
issued_total_col = 21666 
Row_Bus_Util =  0.074119 
CoL_Bus_Util = 0.745176 
Either_Row_CoL_Bus_Util = 0.756010 
Issued_on_Two_Bus_Simul_Util = 0.063285 
issued_two_Eff = 0.083709 
queue_avg = 29.868271 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=29.8683
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 102): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29075 n_nop=7135 n_act=1182 n_pre=1166 n_ref_event=0 n_req=21190 n_rd=21026 n_rd_L2_A=0 n_write=0 n_wr_bk=568 bw_util=0.7427
n_activity=24196 dram_eff=0.8925
bk0: 1368a 22849i bk1: 1376a 22295i bk2: 1408a 22073i bk3: 1396a 21906i bk4: 1364a 22925i bk5: 1368a 21778i bk6: 1337a 21813i bk7: 1340a 20731i bk8: 1276a 21212i bk9: 1292a 21734i bk10: 1249a 23304i bk11: 1248a 23319i bk12: 1216a 23553i bk13: 1224a 23220i bk14: 1280a 23490i bk15: 1284a 23545i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944116
Row_Buffer_Locality_read = 0.947448
Row_Buffer_Locality_write = 0.450704
Bank_Level_Parallism = 5.255292
Bank_Level_Parallism_Col = 4.467881
Bank_Level_Parallism_Ready = 2.888627
write_to_read_ratio_blp_rw_average = 0.088086
GrpLevelPara = 3.068970 

BW Util details:
bwutil = 0.742700 
total_CMD = 29075 
util_bw = 21594 
Wasted_Col = 2310 
Wasted_Row = 190 
Idle = 4981 

BW Util Bottlenecks: 
RCDc_limit = 1769 
RCDWRc_limit = 215 
WTRc_limit = 644 
RTWc_limit = 2364 
CCDLc_limit = 1758 
rwq = 0 
CCDLc_limit_alone = 1520 
WTRc_limit_alone = 578 
RTWc_limit_alone = 2192 

Commands details: 
total_CMD = 29075 
n_nop = 7135 
Read = 21026 
Write = 0 
L2_Alloc = 0 
L2_WB = 568 
n_act = 1182 
n_pre = 1166 
n_ref = 0 
n_req = 21190 
total_req = 21594 

Dual Bus Interface Util: 
issued_total_row = 2348 
issued_total_col = 21594 
Row_Bus_Util =  0.080757 
CoL_Bus_Util = 0.742700 
Either_Row_CoL_Bus_Util = 0.754600 
Issued_on_Two_Bus_Simul_Util = 0.068856 
issued_two_Eff = 0.091249 
queue_avg = 31.762098 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.7621
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 122): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29075 n_nop=7099 n_act=1248 n_pre=1233 n_ref_event=0 n_req=21199 n_rd=21052 n_rd_L2_A=0 n_write=0 n_wr_bk=568 bw_util=0.7436
n_activity=24143 dram_eff=0.8955
bk0: 1376a 22953i bk1: 1376a 22535i bk2: 1400a 22501i bk3: 1400a 21680i bk4: 1337a 22088i bk5: 1365a 22022i bk6: 1332a 20858i bk7: 1332a 21998i bk8: 1276a 22518i bk9: 1276a 22147i bk10: 1272a 23270i bk11: 1260a 22962i bk12: 1236a 23523i bk13: 1256a 23050i bk14: 1276a 23965i bk15: 1282a 23201i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.941071
Row_Buffer_Locality_read = 0.944046
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 5.199593
Bank_Level_Parallism_Col = 4.364296
Bank_Level_Parallism_Ready = 2.760407
write_to_read_ratio_blp_rw_average = 0.084328
GrpLevelPara = 3.028362 

BW Util details:
bwutil = 0.743594 
total_CMD = 29075 
util_bw = 21620 
Wasted_Col = 2236 
Wasted_Row = 208 
Idle = 5011 

BW Util Bottlenecks: 
RCDc_limit = 1693 
RCDWRc_limit = 242 
WTRc_limit = 759 
RTWc_limit = 2288 
CCDLc_limit = 1852 
rwq = 0 
CCDLc_limit_alone = 1661 
WTRc_limit_alone = 706 
RTWc_limit_alone = 2150 

Commands details: 
total_CMD = 29075 
n_nop = 7099 
Read = 21052 
Write = 0 
L2_Alloc = 0 
L2_WB = 568 
n_act = 1248 
n_pre = 1233 
n_ref = 0 
n_req = 21199 
total_req = 21620 

Dual Bus Interface Util: 
issued_total_row = 2481 
issued_total_col = 21620 
Row_Bus_Util =  0.085331 
CoL_Bus_Util = 0.743594 
Either_Row_CoL_Bus_Util = 0.755838 
Issued_on_Two_Bus_Simul_Util = 0.073087 
issued_two_Eff = 0.096696 
queue_avg = 33.016991 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.017
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 111): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29075 n_nop=7146 n_act=1151 n_pre=1136 n_ref_event=0 n_req=21165 n_rd=20998 n_rd_L2_A=0 n_write=0 n_wr_bk=568 bw_util=0.7417
n_activity=24137 dram_eff=0.8935
bk0: 1372a 23192i bk1: 1376a 22215i bk2: 1400a 22345i bk3: 1391a 22424i bk4: 1345a 23048i bk5: 1368a 22006i bk6: 1312a 20979i bk7: 1311a 20916i bk8: 1278a 22612i bk9: 1268a 22003i bk10: 1272a 23701i bk11: 1236a 23584i bk12: 1244a 23470i bk13: 1236a 23190i bk14: 1304a 23531i bk15: 1285a 24067i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945472
Row_Buffer_Locality_read = 0.948769
Row_Buffer_Locality_write = 0.457746
Bank_Level_Parallism = 5.128016
Bank_Level_Parallism_Col = 4.375332
Bank_Level_Parallism_Ready = 2.794909
write_to_read_ratio_blp_rw_average = 0.086410
GrpLevelPara = 3.068798 

BW Util details:
bwutil = 0.741737 
total_CMD = 29075 
util_bw = 21566 
Wasted_Col = 2168 
Wasted_Row = 263 
Idle = 5078 

BW Util Bottlenecks: 
RCDc_limit = 1636 
RCDWRc_limit = 266 
WTRc_limit = 577 
RTWc_limit = 2292 
CCDLc_limit = 1733 
rwq = 0 
CCDLc_limit_alone = 1522 
WTRc_limit_alone = 544 
RTWc_limit_alone = 2114 

Commands details: 
total_CMD = 29075 
n_nop = 7146 
Read = 20998 
Write = 0 
L2_Alloc = 0 
L2_WB = 568 
n_act = 1151 
n_pre = 1136 
n_ref = 0 
n_req = 21165 
total_req = 21566 

Dual Bus Interface Util: 
issued_total_row = 2287 
issued_total_col = 21566 
Row_Bus_Util =  0.078659 
CoL_Bus_Util = 0.741737 
Either_Row_CoL_Bus_Util = 0.754222 
Issued_on_Two_Bus_Simul_Util = 0.066174 
issued_two_Eff = 0.087738 
queue_avg = 33.529457 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.5295
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 115): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29075 n_nop=7112 n_act=1228 n_pre=1214 n_ref_event=0 n_req=21202 n_rd=21054 n_rd_L2_A=0 n_write=0 n_wr_bk=568 bw_util=0.7437
n_activity=24118 dram_eff=0.8965
bk0: 1368a 22743i bk1: 1376a 21986i bk2: 1396a 21674i bk3: 1396a 21388i bk4: 1344a 22250i bk5: 1364a 22459i bk6: 1340a 20890i bk7: 1332a 21399i bk8: 1284a 22019i bk9: 1296a 21757i bk10: 1264a 23311i bk11: 1256a 23259i bk12: 1216a 23537i bk13: 1248a 22708i bk14: 1276a 23463i bk15: 1298a 23274i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.941976
Row_Buffer_Locality_read = 0.945241
Row_Buffer_Locality_write = 0.457746
Bank_Level_Parallism = 5.341175
Bank_Level_Parallism_Col = 4.524686
Bank_Level_Parallism_Ready = 2.900009
write_to_read_ratio_blp_rw_average = 0.085949
GrpLevelPara = 3.105780 

BW Util details:
bwutil = 0.743663 
total_CMD = 29075 
util_bw = 21622 
Wasted_Col = 2136 
Wasted_Row = 259 
Idle = 5058 

BW Util Bottlenecks: 
RCDc_limit = 1666 
RCDWRc_limit = 289 
WTRc_limit = 703 
RTWc_limit = 2366 
CCDLc_limit = 1679 
rwq = 0 
CCDLc_limit_alone = 1498 
WTRc_limit_alone = 666 
RTWc_limit_alone = 2222 

Commands details: 
total_CMD = 29075 
n_nop = 7112 
Read = 21054 
Write = 0 
L2_Alloc = 0 
L2_WB = 568 
n_act = 1228 
n_pre = 1214 
n_ref = 0 
n_req = 21202 
total_req = 21622 

Dual Bus Interface Util: 
issued_total_row = 2442 
issued_total_col = 21622 
Row_Bus_Util =  0.083990 
CoL_Bus_Util = 0.743663 
Either_Row_CoL_Bus_Util = 0.755391 
Issued_on_Two_Bus_Simul_Util = 0.072261 
issued_two_Eff = 0.095661 
queue_avg = 35.521824 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=35.5218
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 139): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29075 n_nop=7270 n_act=1185 n_pre=1169 n_ref_event=0 n_req=21044 n_rd=20895 n_rd_L2_A=0 n_write=0 n_wr_bk=568 bw_util=0.7382
n_activity=24018 dram_eff=0.8936
bk0: 1376a 22743i bk1: 1372a 22346i bk2: 1400a 22525i bk3: 1396a 21848i bk4: 1334a 22791i bk5: 1364a 22129i bk6: 1292a 22743i bk7: 1328a 20959i bk8: 1268a 22557i bk9: 1284a 22378i bk10: 1241a 24151i bk11: 1252a 23380i bk12: 1216a 24572i bk13: 1232a 23207i bk14: 1268a 24048i bk15: 1272a 23661i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943673
Row_Buffer_Locality_read = 0.946640
Row_Buffer_Locality_write = 0.507042
Bank_Level_Parallism = 5.032405
Bank_Level_Parallism_Col = 4.224485
Bank_Level_Parallism_Ready = 2.709267
write_to_read_ratio_blp_rw_average = 0.077182
GrpLevelPara = 2.991650 

BW Util details:
bwutil = 0.738194 
total_CMD = 29075 
util_bw = 21463 
Wasted_Col = 2271 
Wasted_Row = 151 
Idle = 5190 

BW Util Bottlenecks: 
RCDc_limit = 1797 
RCDWRc_limit = 272 
WTRc_limit = 709 
RTWc_limit = 1905 
CCDLc_limit = 1779 
rwq = 0 
CCDLc_limit_alone = 1602 
WTRc_limit_alone = 654 
RTWc_limit_alone = 1783 

Commands details: 
total_CMD = 29075 
n_nop = 7270 
Read = 20895 
Write = 0 
L2_Alloc = 0 
L2_WB = 568 
n_act = 1185 
n_pre = 1169 
n_ref = 0 
n_req = 21044 
total_req = 21463 

Dual Bus Interface Util: 
issued_total_row = 2354 
issued_total_col = 21463 
Row_Bus_Util =  0.080963 
CoL_Bus_Util = 0.738194 
Either_Row_CoL_Bus_Util = 0.749957 
Issued_on_Two_Bus_Simul_Util = 0.069200 
issued_two_Eff = 0.092272 
queue_avg = 29.878933 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=29.8789
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 103): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29075 n_nop=7174 n_act=1335 n_pre=1319 n_ref_event=0 n_req=21093 n_rd=20940 n_rd_L2_A=0 n_write=0 n_wr_bk=576 bw_util=0.74
n_activity=24158 dram_eff=0.8906
bk0: 1372a 22112i bk1: 1368a 22185i bk2: 1396a 21761i bk3: 1388a 22132i bk4: 1316a 22498i bk5: 1360a 22179i bk6: 1332a 21033i bk7: 1324a 20540i bk8: 1280a 22026i bk9: 1272a 21968i bk10: 1260a 22821i bk11: 1256a 23159i bk12: 1236a 23227i bk13: 1224a 23126i bk14: 1280a 23778i bk15: 1276a 23173i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.936640
Row_Buffer_Locality_read = 0.939452
Row_Buffer_Locality_write = 0.527778
Bank_Level_Parallism = 5.346447
Bank_Level_Parallism_Col = 4.461127
Bank_Level_Parallism_Ready = 2.776306
write_to_read_ratio_blp_rw_average = 0.081854
GrpLevelPara = 3.071718 

BW Util details:
bwutil = 0.740017 
total_CMD = 29075 
util_bw = 21516 
Wasted_Col = 2228 
Wasted_Row = 303 
Idle = 5028 

BW Util Bottlenecks: 
RCDc_limit = 2009 
RCDWRc_limit = 230 
WTRc_limit = 658 
RTWc_limit = 2142 
CCDLc_limit = 1864 
rwq = 0 
CCDLc_limit_alone = 1672 
WTRc_limit_alone = 622 
RTWc_limit_alone = 1986 

Commands details: 
total_CMD = 29075 
n_nop = 7174 
Read = 20940 
Write = 0 
L2_Alloc = 0 
L2_WB = 576 
n_act = 1335 
n_pre = 1319 
n_ref = 0 
n_req = 21093 
total_req = 21516 

Dual Bus Interface Util: 
issued_total_row = 2654 
issued_total_col = 21516 
Row_Bus_Util =  0.091281 
CoL_Bus_Util = 0.740017 
Either_Row_CoL_Bus_Util = 0.753259 
Issued_on_Two_Bus_Simul_Util = 0.078040 
issued_two_Eff = 0.103603 
queue_avg = 31.847120 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.8471
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 118): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29075 n_nop=7177 n_act=1196 n_pre=1180 n_ref_event=0 n_req=21178 n_rd=21031 n_rd_L2_A=0 n_write=0 n_wr_bk=584 bw_util=0.7434
n_activity=24086 dram_eff=0.8974
bk0: 1368a 21166i bk1: 1372a 21977i bk2: 1400a 21877i bk3: 1380a 22045i bk4: 1356a 22329i bk5: 1356a 22129i bk6: 1348a 22300i bk7: 1335a 21343i bk8: 1288a 22843i bk9: 1280a 22328i bk10: 1263a 23677i bk11: 1252a 23089i bk12: 1240a 23379i bk13: 1220a 23138i bk14: 1285a 23638i bk15: 1288a 23195i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943524
Row_Buffer_Locality_read = 0.946317
Row_Buffer_Locality_write = 0.541096
Bank_Level_Parallism = 5.258885
Bank_Level_Parallism_Col = 4.470854
Bank_Level_Parallism_Ready = 2.891834
write_to_read_ratio_blp_rw_average = 0.079926
GrpLevelPara = 3.126426 

BW Util details:
bwutil = 0.743422 
total_CMD = 29075 
util_bw = 21615 
Wasted_Col = 2078 
Wasted_Row = 252 
Idle = 5130 

BW Util Bottlenecks: 
RCDc_limit = 1302 
RCDWRc_limit = 236 
WTRc_limit = 634 
RTWc_limit = 2293 
CCDLc_limit = 1600 
rwq = 0 
CCDLc_limit_alone = 1417 
WTRc_limit_alone = 571 
RTWc_limit_alone = 2173 

Commands details: 
total_CMD = 29075 
n_nop = 7177 
Read = 21031 
Write = 0 
L2_Alloc = 0 
L2_WB = 584 
n_act = 1196 
n_pre = 1180 
n_ref = 0 
n_req = 21178 
total_req = 21615 

Dual Bus Interface Util: 
issued_total_row = 2376 
issued_total_col = 21615 
Row_Bus_Util =  0.081720 
CoL_Bus_Util = 0.743422 
Either_Row_CoL_Bus_Util = 0.753156 
Issued_on_Two_Bus_Simul_Util = 0.071986 
issued_two_Eff = 0.095580 
queue_avg = 37.501633 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=37.5016

========= L2 cache stats =========
L2_cache_bank[0]: Access = 13584, Miss = 11062, Miss_rate = 0.814, Pending_hits = 57, Reservation_fails = 1447
L2_cache_bank[1]: Access = 13991, Miss = 11217, Miss_rate = 0.802, Pending_hits = 76, Reservation_fails = 5485
L2_cache_bank[2]: Access = 13591, Miss = 11095, Miss_rate = 0.816, Pending_hits = 72, Reservation_fails = 1948
L2_cache_bank[3]: Access = 13840, Miss = 11132, Miss_rate = 0.804, Pending_hits = 60, Reservation_fails = 2423
L2_cache_bank[4]: Access = 13495, Miss = 11107, Miss_rate = 0.823, Pending_hits = 55, Reservation_fails = 514
L2_cache_bank[5]: Access = 13872, Miss = 11140, Miss_rate = 0.803, Pending_hits = 68, Reservation_fails = 921
L2_cache_bank[6]: Access = 13576, Miss = 11131, Miss_rate = 0.820, Pending_hits = 45, Reservation_fails = 1455
L2_cache_bank[7]: Access = 13893, Miss = 11193, Miss_rate = 0.806, Pending_hits = 74, Reservation_fails = 5017
L2_cache_bank[8]: Access = 13535, Miss = 11107, Miss_rate = 0.821, Pending_hits = 68, Reservation_fails = 3293
L2_cache_bank[9]: Access = 13859, Miss = 11179, Miss_rate = 0.807, Pending_hits = 93, Reservation_fails = 5837
L2_cache_bank[10]: Access = 13576, Miss = 11053, Miss_rate = 0.814, Pending_hits = 83, Reservation_fails = 2506
L2_cache_bank[11]: Access = 14077, Miss = 11251, Miss_rate = 0.799, Pending_hits = 98, Reservation_fails = 6278
L2_cache_bank[12]: Access = 13388, Miss = 11030, Miss_rate = 0.824, Pending_hits = 54, Reservation_fails = 6054
L2_cache_bank[13]: Access = 13899, Miss = 11223, Miss_rate = 0.807, Pending_hits = 79, Reservation_fails = 3191
L2_cache_bank[14]: Access = 13502, Miss = 11153, Miss_rate = 0.826, Pending_hits = 42, Reservation_fails = 5732
L2_cache_bank[15]: Access = 13923, Miss = 11293, Miss_rate = 0.811, Pending_hits = 67, Reservation_fails = 3740
L2_cache_bank[16]: Access = 13546, Miss = 11169, Miss_rate = 0.825, Pending_hits = 66, Reservation_fails = 6550
L2_cache_bank[17]: Access = 13578, Miss = 11176, Miss_rate = 0.823, Pending_hits = 76, Reservation_fails = 3755
L2_cache_bank[18]: Access = 13555, Miss = 11102, Miss_rate = 0.819, Pending_hits = 71, Reservation_fails = 6024
L2_cache_bank[19]: Access = 13801, Miss = 11171, Miss_rate = 0.809, Pending_hits = 58, Reservation_fails = 2897
L2_cache_bank[20]: Access = 13523, Miss = 11129, Miss_rate = 0.823, Pending_hits = 80, Reservation_fails = 495
L2_cache_bank[21]: Access = 13899, Miss = 11094, Miss_rate = 0.798, Pending_hits = 56, Reservation_fails = 399
L2_cache_bank[22]: Access = 13543, Miss = 11115, Miss_rate = 0.821, Pending_hits = 73, Reservation_fails = 313
L2_cache_bank[23]: Access = 13865, Miss = 11153, Miss_rate = 0.804, Pending_hits = 60, Reservation_fails = 1025
L2_cache_bank[24]: Access = 14109, Miss = 11131, Miss_rate = 0.789, Pending_hits = 44, Reservation_fails = 179
L2_cache_bank[25]: Access = 13743, Miss = 11155, Miss_rate = 0.812, Pending_hits = 62, Reservation_fails = 726
L2_cache_bank[26]: Access = 13926, Miss = 11071, Miss_rate = 0.795, Pending_hits = 58, Reservation_fails = 2778
L2_cache_bank[27]: Access = 13686, Miss = 11041, Miss_rate = 0.807, Pending_hits = 56, Reservation_fails = 3263
L2_cache_bank[28]: Access = 13935, Miss = 11160, Miss_rate = 0.801, Pending_hits = 71, Reservation_fails = 1079
L2_cache_bank[29]: Access = 13812, Miss = 11055, Miss_rate = 0.800, Pending_hits = 44, Reservation_fails = 2149
L2_cache_bank[30]: Access = 13998, Miss = 11170, Miss_rate = 0.798, Pending_hits = 81, Reservation_fails = 538
L2_cache_bank[31]: Access = 13769, Miss = 11050, Miss_rate = 0.803, Pending_hits = 64, Reservation_fails = 2046
L2_cache_bank[32]: Access = 13825, Miss = 11038, Miss_rate = 0.798, Pending_hits = 68, Reservation_fails = 315
L2_cache_bank[33]: Access = 13761, Miss = 11099, Miss_rate = 0.807, Pending_hits = 75, Reservation_fails = 476
L2_cache_bank[34]: Access = 13885, Miss = 11044, Miss_rate = 0.795, Pending_hits = 54, Reservation_fails = 139
L2_cache_bank[35]: Access = 13726, Miss = 11067, Miss_rate = 0.806, Pending_hits = 98, Reservation_fails = 2314
L2_cache_bank[36]: Access = 13819, Miss = 11069, Miss_rate = 0.801, Pending_hits = 50, Reservation_fails = 149
L2_cache_bank[37]: Access = 13715, Miss = 11041, Miss_rate = 0.805, Pending_hits = 51, Reservation_fails = 414
L2_cache_bank[38]: Access = 13990, Miss = 11117, Miss_rate = 0.795, Pending_hits = 54, Reservation_fails = 275
L2_cache_bank[39]: Access = 13890, Miss = 11141, Miss_rate = 0.802, Pending_hits = 57, Reservation_fails = 1293
L2_cache_bank[40]: Access = 13916, Miss = 11109, Miss_rate = 0.798, Pending_hits = 67, Reservation_fails = 146
L2_cache_bank[41]: Access = 13772, Miss = 11133, Miss_rate = 0.808, Pending_hits = 93, Reservation_fails = 93
L2_cache_bank[42]: Access = 13870, Miss = 11054, Miss_rate = 0.797, Pending_hits = 54, Reservation_fails = 1308
L2_cache_bank[43]: Access = 13629, Miss = 11061, Miss_rate = 0.812, Pending_hits = 76, Reservation_fails = 129
L2_cache_bank[44]: Access = 13857, Miss = 11059, Miss_rate = 0.798, Pending_hits = 67, Reservation_fails = 573
L2_cache_bank[45]: Access = 13639, Miss = 11026, Miss_rate = 0.808, Pending_hits = 57, Reservation_fails = 551
L2_cache_bank[46]: Access = 13781, Miss = 11091, Miss_rate = 0.805, Pending_hits = 68, Reservation_fails = 2155
L2_cache_bank[47]: Access = 13669, Miss = 11106, Miss_rate = 0.812, Pending_hits = 42, Reservation_fails = 50
L2_cache_bank[48]: Access = 13765, Miss = 11062, Miss_rate = 0.804, Pending_hits = 70, Reservation_fails = 902
L2_cache_bank[49]: Access = 13786, Miss = 11168, Miss_rate = 0.810, Pending_hits = 66, Reservation_fails = 122
L2_cache_bank[50]: Access = 13856, Miss = 11070, Miss_rate = 0.799, Pending_hits = 55, Reservation_fails = 108
L2_cache_bank[51]: Access = 13585, Miss = 11101, Miss_rate = 0.817, Pending_hits = 71, Reservation_fails = 904
L2_cache_bank[52]: Access = 13883, Miss = 11086, Miss_rate = 0.799, Pending_hits = 65, Reservation_fails = 1092
L2_cache_bank[53]: Access = 13661, Miss = 11121, Miss_rate = 0.814, Pending_hits = 62, Reservation_fails = 190
L2_cache_bank[54]: Access = 13809, Miss = 11088, Miss_rate = 0.803, Pending_hits = 62, Reservation_fails = 334
L2_cache_bank[55]: Access = 13629, Miss = 11048, Miss_rate = 0.811, Pending_hits = 49, Reservation_fails = 161
L2_cache_bank[56]: Access = 13754, Miss = 11023, Miss_rate = 0.801, Pending_hits = 71, Reservation_fails = 1466
L2_cache_bank[57]: Access = 13754, Miss = 11163, Miss_rate = 0.812, Pending_hits = 67, Reservation_fails = 75
L2_cache_bank[58]: Access = 13710, Miss = 10924, Miss_rate = 0.797, Pending_hits = 51, Reservation_fails = 258
L2_cache_bank[59]: Access = 13637, Miss = 11108, Miss_rate = 0.815, Pending_hits = 48, Reservation_fails = 186
L2_cache_bank[60]: Access = 13801, Miss = 11055, Miss_rate = 0.801, Pending_hits = 99, Reservation_fails = 699
L2_cache_bank[61]: Access = 13527, Miss = 11050, Miss_rate = 0.817, Pending_hits = 42, Reservation_fails = 894
L2_cache_bank[62]: Access = 13952, Miss = 11186, Miss_rate = 0.802, Pending_hits = 84, Reservation_fails = 3099
L2_cache_bank[63]: Access = 13695, Miss = 11063, Miss_rate = 0.808, Pending_hits = 53, Reservation_fails = 1133
L2_total_cache_accesses = 880437
L2_total_cache_misses = 710879
L2_total_cache_miss_rate = 0.8074
L2_total_cache_pending_hits = 4157
L2_total_cache_reservation_fails = 112060
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 165401
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4157
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 169305
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 112060
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 507769
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6667
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 27138
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 846632
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 33805
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 111427
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 633
L2_cache_data_port_util = 0.067
L2_cache_fill_port_util = 0.272

icnt_total_pkts_mem_to_simt=875967
icnt_total_pkts_simt_to_mem=892009
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 892009
Req_Network_cycles = 38721
Req_Network_injected_packets_per_cycle =      23.0368 
Req_Network_conflicts_per_cycle =      15.2046
Req_Network_conflicts_per_cycle_util =      17.6909
Req_Bank_Level_Parallism =      26.6539
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      12.5841
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =      20.0243

Reply_Network_injected_packets_num = 876293
Reply_Network_cycles = 38721
Reply_Network_injected_packets_per_cycle =       22.6309
Reply_Network_conflicts_per_cycle =        8.4861
Reply_Network_conflicts_per_cycle_util =       9.9497
Reply_Bank_Level_Parallism =      26.5256
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       2.7506
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2828
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 15 sec (435 sec)
gpgpu_simulation_rate = 97169 (inst/sec)
gpgpu_simulation_rate = 89 (cycle/sec)
gpgpu_silicon_slowdown = 12719101x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: ** break due to reaching the maximum cycles (or instructions) **
GPGPU-Sim: *** exit detected ***
