verilator --lint-only --Wall --Wno-DECLFILENAME --Wno-EOFNEWLINE --top-module NN /home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/runs/RUN_2024-12-30_01-33-00/01-verilator-lint/_deps.vlt /home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/runs/RUN_2024-12-30_01-33-00/tmp/de07e002efea4028945e9455bc04100a.bb.v /home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/NN.sv --Wno-fatal --relative-includes --Werror-LATCH +define+PDK_sky130A +define+SCL_sky130_fd_sc_hd +define+__openlane__ +define+__pnr__ +define+USE_POWER_PINS
