
temp.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000be8c  080002d0  080002d0  000102d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000164  0800c15c  0800c15c  0001c15c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800c2c0  0800c2c0  0001c2c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800c2c8  0800c2c8  0001c2c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800c2cc  0800c2cc  0001c2cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000078  24000000  0800c2d0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00004560  24000078  0800c348  00020078  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  240045d8  0800c348  000245d8  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 10 .debug_info   00033c20  00000000  00000000  000200a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00004448  00000000  00000000  00053cc6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001d88  00000000  00000000  00058110  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 00001c40  00000000  00000000  00059e98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00039c3f  00000000  00000000  0005bad8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0002350d  00000000  00000000  00095717  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0017dc0c  00000000  00000000  000b8c24  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000053  00000000  00000000  00236830  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00008a28  00000000  00000000  00236884  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	; (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	; (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	; (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	24000078 	.word	0x24000078
 80002ec:	00000000 	.word	0x00000000
 80002f0:	0800c144 	.word	0x0800c144

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	; (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	; (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	; (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	2400007c 	.word	0x2400007c
 800030c:	0800c144 	.word	0x0800c144

08000310 <memchr>:
 8000310:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000314:	2a10      	cmp	r2, #16
 8000316:	db2b      	blt.n	8000370 <memchr+0x60>
 8000318:	f010 0f07 	tst.w	r0, #7
 800031c:	d008      	beq.n	8000330 <memchr+0x20>
 800031e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000322:	3a01      	subs	r2, #1
 8000324:	428b      	cmp	r3, r1
 8000326:	d02d      	beq.n	8000384 <memchr+0x74>
 8000328:	f010 0f07 	tst.w	r0, #7
 800032c:	b342      	cbz	r2, 8000380 <memchr+0x70>
 800032e:	d1f6      	bne.n	800031e <memchr+0xe>
 8000330:	b4f0      	push	{r4, r5, r6, r7}
 8000332:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000336:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800033a:	f022 0407 	bic.w	r4, r2, #7
 800033e:	f07f 0700 	mvns.w	r7, #0
 8000342:	2300      	movs	r3, #0
 8000344:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000348:	3c08      	subs	r4, #8
 800034a:	ea85 0501 	eor.w	r5, r5, r1
 800034e:	ea86 0601 	eor.w	r6, r6, r1
 8000352:	fa85 f547 	uadd8	r5, r5, r7
 8000356:	faa3 f587 	sel	r5, r3, r7
 800035a:	fa86 f647 	uadd8	r6, r6, r7
 800035e:	faa5 f687 	sel	r6, r5, r7
 8000362:	b98e      	cbnz	r6, 8000388 <memchr+0x78>
 8000364:	d1ee      	bne.n	8000344 <memchr+0x34>
 8000366:	bcf0      	pop	{r4, r5, r6, r7}
 8000368:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800036c:	f002 0207 	and.w	r2, r2, #7
 8000370:	b132      	cbz	r2, 8000380 <memchr+0x70>
 8000372:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000376:	3a01      	subs	r2, #1
 8000378:	ea83 0301 	eor.w	r3, r3, r1
 800037c:	b113      	cbz	r3, 8000384 <memchr+0x74>
 800037e:	d1f8      	bne.n	8000372 <memchr+0x62>
 8000380:	2000      	movs	r0, #0
 8000382:	4770      	bx	lr
 8000384:	3801      	subs	r0, #1
 8000386:	4770      	bx	lr
 8000388:	2d00      	cmp	r5, #0
 800038a:	bf06      	itte	eq
 800038c:	4635      	moveq	r5, r6
 800038e:	3803      	subeq	r0, #3
 8000390:	3807      	subne	r0, #7
 8000392:	f015 0f01 	tst.w	r5, #1
 8000396:	d107      	bne.n	80003a8 <memchr+0x98>
 8000398:	3001      	adds	r0, #1
 800039a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800039e:	bf02      	ittt	eq
 80003a0:	3001      	addeq	r0, #1
 80003a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80003a6:	3001      	addeq	r0, #1
 80003a8:	bcf0      	pop	{r4, r5, r6, r7}
 80003aa:	3801      	subs	r0, #1
 80003ac:	4770      	bx	lr
 80003ae:	bf00      	nop

080003b0 <__aeabi_uldivmod>:
 80003b0:	b953      	cbnz	r3, 80003c8 <__aeabi_uldivmod+0x18>
 80003b2:	b94a      	cbnz	r2, 80003c8 <__aeabi_uldivmod+0x18>
 80003b4:	2900      	cmp	r1, #0
 80003b6:	bf08      	it	eq
 80003b8:	2800      	cmpeq	r0, #0
 80003ba:	bf1c      	itt	ne
 80003bc:	f04f 31ff 	movne.w	r1, #4294967295
 80003c0:	f04f 30ff 	movne.w	r0, #4294967295
 80003c4:	f000 b96e 	b.w	80006a4 <__aeabi_idiv0>
 80003c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003d0:	f000 f806 	bl	80003e0 <__udivmoddi4>
 80003d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003dc:	b004      	add	sp, #16
 80003de:	4770      	bx	lr

080003e0 <__udivmoddi4>:
 80003e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003e4:	9d08      	ldr	r5, [sp, #32]
 80003e6:	4604      	mov	r4, r0
 80003e8:	468c      	mov	ip, r1
 80003ea:	2b00      	cmp	r3, #0
 80003ec:	f040 8083 	bne.w	80004f6 <__udivmoddi4+0x116>
 80003f0:	428a      	cmp	r2, r1
 80003f2:	4617      	mov	r7, r2
 80003f4:	d947      	bls.n	8000486 <__udivmoddi4+0xa6>
 80003f6:	fab2 f282 	clz	r2, r2
 80003fa:	b142      	cbz	r2, 800040e <__udivmoddi4+0x2e>
 80003fc:	f1c2 0020 	rsb	r0, r2, #32
 8000400:	fa24 f000 	lsr.w	r0, r4, r0
 8000404:	4091      	lsls	r1, r2
 8000406:	4097      	lsls	r7, r2
 8000408:	ea40 0c01 	orr.w	ip, r0, r1
 800040c:	4094      	lsls	r4, r2
 800040e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000412:	0c23      	lsrs	r3, r4, #16
 8000414:	fbbc f6f8 	udiv	r6, ip, r8
 8000418:	fa1f fe87 	uxth.w	lr, r7
 800041c:	fb08 c116 	mls	r1, r8, r6, ip
 8000420:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000424:	fb06 f10e 	mul.w	r1, r6, lr
 8000428:	4299      	cmp	r1, r3
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x60>
 800042c:	18fb      	adds	r3, r7, r3
 800042e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000432:	f080 8119 	bcs.w	8000668 <__udivmoddi4+0x288>
 8000436:	4299      	cmp	r1, r3
 8000438:	f240 8116 	bls.w	8000668 <__udivmoddi4+0x288>
 800043c:	3e02      	subs	r6, #2
 800043e:	443b      	add	r3, r7
 8000440:	1a5b      	subs	r3, r3, r1
 8000442:	b2a4      	uxth	r4, r4
 8000444:	fbb3 f0f8 	udiv	r0, r3, r8
 8000448:	fb08 3310 	mls	r3, r8, r0, r3
 800044c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000450:	fb00 fe0e 	mul.w	lr, r0, lr
 8000454:	45a6      	cmp	lr, r4
 8000456:	d909      	bls.n	800046c <__udivmoddi4+0x8c>
 8000458:	193c      	adds	r4, r7, r4
 800045a:	f100 33ff 	add.w	r3, r0, #4294967295
 800045e:	f080 8105 	bcs.w	800066c <__udivmoddi4+0x28c>
 8000462:	45a6      	cmp	lr, r4
 8000464:	f240 8102 	bls.w	800066c <__udivmoddi4+0x28c>
 8000468:	3802      	subs	r0, #2
 800046a:	443c      	add	r4, r7
 800046c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000470:	eba4 040e 	sub.w	r4, r4, lr
 8000474:	2600      	movs	r6, #0
 8000476:	b11d      	cbz	r5, 8000480 <__udivmoddi4+0xa0>
 8000478:	40d4      	lsrs	r4, r2
 800047a:	2300      	movs	r3, #0
 800047c:	e9c5 4300 	strd	r4, r3, [r5]
 8000480:	4631      	mov	r1, r6
 8000482:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000486:	b902      	cbnz	r2, 800048a <__udivmoddi4+0xaa>
 8000488:	deff      	udf	#255	; 0xff
 800048a:	fab2 f282 	clz	r2, r2
 800048e:	2a00      	cmp	r2, #0
 8000490:	d150      	bne.n	8000534 <__udivmoddi4+0x154>
 8000492:	1bcb      	subs	r3, r1, r7
 8000494:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000498:	fa1f f887 	uxth.w	r8, r7
 800049c:	2601      	movs	r6, #1
 800049e:	fbb3 fcfe 	udiv	ip, r3, lr
 80004a2:	0c21      	lsrs	r1, r4, #16
 80004a4:	fb0e 331c 	mls	r3, lr, ip, r3
 80004a8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004ac:	fb08 f30c 	mul.w	r3, r8, ip
 80004b0:	428b      	cmp	r3, r1
 80004b2:	d907      	bls.n	80004c4 <__udivmoddi4+0xe4>
 80004b4:	1879      	adds	r1, r7, r1
 80004b6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80004ba:	d202      	bcs.n	80004c2 <__udivmoddi4+0xe2>
 80004bc:	428b      	cmp	r3, r1
 80004be:	f200 80e9 	bhi.w	8000694 <__udivmoddi4+0x2b4>
 80004c2:	4684      	mov	ip, r0
 80004c4:	1ac9      	subs	r1, r1, r3
 80004c6:	b2a3      	uxth	r3, r4
 80004c8:	fbb1 f0fe 	udiv	r0, r1, lr
 80004cc:	fb0e 1110 	mls	r1, lr, r0, r1
 80004d0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80004d4:	fb08 f800 	mul.w	r8, r8, r0
 80004d8:	45a0      	cmp	r8, r4
 80004da:	d907      	bls.n	80004ec <__udivmoddi4+0x10c>
 80004dc:	193c      	adds	r4, r7, r4
 80004de:	f100 33ff 	add.w	r3, r0, #4294967295
 80004e2:	d202      	bcs.n	80004ea <__udivmoddi4+0x10a>
 80004e4:	45a0      	cmp	r8, r4
 80004e6:	f200 80d9 	bhi.w	800069c <__udivmoddi4+0x2bc>
 80004ea:	4618      	mov	r0, r3
 80004ec:	eba4 0408 	sub.w	r4, r4, r8
 80004f0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80004f4:	e7bf      	b.n	8000476 <__udivmoddi4+0x96>
 80004f6:	428b      	cmp	r3, r1
 80004f8:	d909      	bls.n	800050e <__udivmoddi4+0x12e>
 80004fa:	2d00      	cmp	r5, #0
 80004fc:	f000 80b1 	beq.w	8000662 <__udivmoddi4+0x282>
 8000500:	2600      	movs	r6, #0
 8000502:	e9c5 0100 	strd	r0, r1, [r5]
 8000506:	4630      	mov	r0, r6
 8000508:	4631      	mov	r1, r6
 800050a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800050e:	fab3 f683 	clz	r6, r3
 8000512:	2e00      	cmp	r6, #0
 8000514:	d14a      	bne.n	80005ac <__udivmoddi4+0x1cc>
 8000516:	428b      	cmp	r3, r1
 8000518:	d302      	bcc.n	8000520 <__udivmoddi4+0x140>
 800051a:	4282      	cmp	r2, r0
 800051c:	f200 80b8 	bhi.w	8000690 <__udivmoddi4+0x2b0>
 8000520:	1a84      	subs	r4, r0, r2
 8000522:	eb61 0103 	sbc.w	r1, r1, r3
 8000526:	2001      	movs	r0, #1
 8000528:	468c      	mov	ip, r1
 800052a:	2d00      	cmp	r5, #0
 800052c:	d0a8      	beq.n	8000480 <__udivmoddi4+0xa0>
 800052e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000532:	e7a5      	b.n	8000480 <__udivmoddi4+0xa0>
 8000534:	f1c2 0320 	rsb	r3, r2, #32
 8000538:	fa20 f603 	lsr.w	r6, r0, r3
 800053c:	4097      	lsls	r7, r2
 800053e:	fa01 f002 	lsl.w	r0, r1, r2
 8000542:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000546:	40d9      	lsrs	r1, r3
 8000548:	4330      	orrs	r0, r6
 800054a:	0c03      	lsrs	r3, r0, #16
 800054c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000550:	fa1f f887 	uxth.w	r8, r7
 8000554:	fb0e 1116 	mls	r1, lr, r6, r1
 8000558:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800055c:	fb06 f108 	mul.w	r1, r6, r8
 8000560:	4299      	cmp	r1, r3
 8000562:	fa04 f402 	lsl.w	r4, r4, r2
 8000566:	d909      	bls.n	800057c <__udivmoddi4+0x19c>
 8000568:	18fb      	adds	r3, r7, r3
 800056a:	f106 3cff 	add.w	ip, r6, #4294967295
 800056e:	f080 808d 	bcs.w	800068c <__udivmoddi4+0x2ac>
 8000572:	4299      	cmp	r1, r3
 8000574:	f240 808a 	bls.w	800068c <__udivmoddi4+0x2ac>
 8000578:	3e02      	subs	r6, #2
 800057a:	443b      	add	r3, r7
 800057c:	1a5b      	subs	r3, r3, r1
 800057e:	b281      	uxth	r1, r0
 8000580:	fbb3 f0fe 	udiv	r0, r3, lr
 8000584:	fb0e 3310 	mls	r3, lr, r0, r3
 8000588:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800058c:	fb00 f308 	mul.w	r3, r0, r8
 8000590:	428b      	cmp	r3, r1
 8000592:	d907      	bls.n	80005a4 <__udivmoddi4+0x1c4>
 8000594:	1879      	adds	r1, r7, r1
 8000596:	f100 3cff 	add.w	ip, r0, #4294967295
 800059a:	d273      	bcs.n	8000684 <__udivmoddi4+0x2a4>
 800059c:	428b      	cmp	r3, r1
 800059e:	d971      	bls.n	8000684 <__udivmoddi4+0x2a4>
 80005a0:	3802      	subs	r0, #2
 80005a2:	4439      	add	r1, r7
 80005a4:	1acb      	subs	r3, r1, r3
 80005a6:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80005aa:	e778      	b.n	800049e <__udivmoddi4+0xbe>
 80005ac:	f1c6 0c20 	rsb	ip, r6, #32
 80005b0:	fa03 f406 	lsl.w	r4, r3, r6
 80005b4:	fa22 f30c 	lsr.w	r3, r2, ip
 80005b8:	431c      	orrs	r4, r3
 80005ba:	fa20 f70c 	lsr.w	r7, r0, ip
 80005be:	fa01 f306 	lsl.w	r3, r1, r6
 80005c2:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80005c6:	fa21 f10c 	lsr.w	r1, r1, ip
 80005ca:	431f      	orrs	r7, r3
 80005cc:	0c3b      	lsrs	r3, r7, #16
 80005ce:	fbb1 f9fe 	udiv	r9, r1, lr
 80005d2:	fa1f f884 	uxth.w	r8, r4
 80005d6:	fb0e 1119 	mls	r1, lr, r9, r1
 80005da:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80005de:	fb09 fa08 	mul.w	sl, r9, r8
 80005e2:	458a      	cmp	sl, r1
 80005e4:	fa02 f206 	lsl.w	r2, r2, r6
 80005e8:	fa00 f306 	lsl.w	r3, r0, r6
 80005ec:	d908      	bls.n	8000600 <__udivmoddi4+0x220>
 80005ee:	1861      	adds	r1, r4, r1
 80005f0:	f109 30ff 	add.w	r0, r9, #4294967295
 80005f4:	d248      	bcs.n	8000688 <__udivmoddi4+0x2a8>
 80005f6:	458a      	cmp	sl, r1
 80005f8:	d946      	bls.n	8000688 <__udivmoddi4+0x2a8>
 80005fa:	f1a9 0902 	sub.w	r9, r9, #2
 80005fe:	4421      	add	r1, r4
 8000600:	eba1 010a 	sub.w	r1, r1, sl
 8000604:	b2bf      	uxth	r7, r7
 8000606:	fbb1 f0fe 	udiv	r0, r1, lr
 800060a:	fb0e 1110 	mls	r1, lr, r0, r1
 800060e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000612:	fb00 f808 	mul.w	r8, r0, r8
 8000616:	45b8      	cmp	r8, r7
 8000618:	d907      	bls.n	800062a <__udivmoddi4+0x24a>
 800061a:	19e7      	adds	r7, r4, r7
 800061c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000620:	d22e      	bcs.n	8000680 <__udivmoddi4+0x2a0>
 8000622:	45b8      	cmp	r8, r7
 8000624:	d92c      	bls.n	8000680 <__udivmoddi4+0x2a0>
 8000626:	3802      	subs	r0, #2
 8000628:	4427      	add	r7, r4
 800062a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800062e:	eba7 0708 	sub.w	r7, r7, r8
 8000632:	fba0 8902 	umull	r8, r9, r0, r2
 8000636:	454f      	cmp	r7, r9
 8000638:	46c6      	mov	lr, r8
 800063a:	4649      	mov	r1, r9
 800063c:	d31a      	bcc.n	8000674 <__udivmoddi4+0x294>
 800063e:	d017      	beq.n	8000670 <__udivmoddi4+0x290>
 8000640:	b15d      	cbz	r5, 800065a <__udivmoddi4+0x27a>
 8000642:	ebb3 020e 	subs.w	r2, r3, lr
 8000646:	eb67 0701 	sbc.w	r7, r7, r1
 800064a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800064e:	40f2      	lsrs	r2, r6
 8000650:	ea4c 0202 	orr.w	r2, ip, r2
 8000654:	40f7      	lsrs	r7, r6
 8000656:	e9c5 2700 	strd	r2, r7, [r5]
 800065a:	2600      	movs	r6, #0
 800065c:	4631      	mov	r1, r6
 800065e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000662:	462e      	mov	r6, r5
 8000664:	4628      	mov	r0, r5
 8000666:	e70b      	b.n	8000480 <__udivmoddi4+0xa0>
 8000668:	4606      	mov	r6, r0
 800066a:	e6e9      	b.n	8000440 <__udivmoddi4+0x60>
 800066c:	4618      	mov	r0, r3
 800066e:	e6fd      	b.n	800046c <__udivmoddi4+0x8c>
 8000670:	4543      	cmp	r3, r8
 8000672:	d2e5      	bcs.n	8000640 <__udivmoddi4+0x260>
 8000674:	ebb8 0e02 	subs.w	lr, r8, r2
 8000678:	eb69 0104 	sbc.w	r1, r9, r4
 800067c:	3801      	subs	r0, #1
 800067e:	e7df      	b.n	8000640 <__udivmoddi4+0x260>
 8000680:	4608      	mov	r0, r1
 8000682:	e7d2      	b.n	800062a <__udivmoddi4+0x24a>
 8000684:	4660      	mov	r0, ip
 8000686:	e78d      	b.n	80005a4 <__udivmoddi4+0x1c4>
 8000688:	4681      	mov	r9, r0
 800068a:	e7b9      	b.n	8000600 <__udivmoddi4+0x220>
 800068c:	4666      	mov	r6, ip
 800068e:	e775      	b.n	800057c <__udivmoddi4+0x19c>
 8000690:	4630      	mov	r0, r6
 8000692:	e74a      	b.n	800052a <__udivmoddi4+0x14a>
 8000694:	f1ac 0c02 	sub.w	ip, ip, #2
 8000698:	4439      	add	r1, r7
 800069a:	e713      	b.n	80004c4 <__udivmoddi4+0xe4>
 800069c:	3802      	subs	r0, #2
 800069e:	443c      	add	r4, r7
 80006a0:	e724      	b.n	80004ec <__udivmoddi4+0x10c>
 80006a2:	bf00      	nop

080006a4 <__aeabi_idiv0>:
 80006a4:	4770      	bx	lr
 80006a6:	bf00      	nop

080006a8 <__io_putchar>:
UART_HandleTypeDef huart1;
UART_HandleTypeDef huart3;

/* USER CODE BEGIN PV */
PUTCHAR_PROTOTYPE
{
 80006a8:	b580      	push	{r7, lr}
 80006aa:	b082      	sub	sp, #8
 80006ac:	af00      	add	r7, sp, #0
 80006ae:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART1 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart3, (uint8_t *)&ch, 1, 0xFFFF);
 80006b0:	1d39      	adds	r1, r7, #4
 80006b2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80006b6:	2201      	movs	r2, #1
 80006b8:	4803      	ldr	r0, [pc, #12]	; (80006c8 <__io_putchar+0x20>)
 80006ba:	f009 fb8b 	bl	8009dd4 <HAL_UART_Transmit>

  return ch;
 80006be:	687b      	ldr	r3, [r7, #4]
}
 80006c0:	4618      	mov	r0, r3
 80006c2:	3708      	adds	r7, #8
 80006c4:	46bd      	mov	sp, r7
 80006c6:	bd80      	pop	{r7, pc}
 80006c8:	2400015c 	.word	0x2400015c

080006cc <save_timestamp>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

// save current tim14 cnt with given sequence step(x)
void save_timestamp(int x){
 80006cc:	b480      	push	{r7}
 80006ce:	b083      	sub	sp, #12
 80006d0:	af00      	add	r7, sp, #0
 80006d2:	6078      	str	r0, [r7, #4]
	timestamp[id][0] = x;
 80006d4:	4b0e      	ldr	r3, [pc, #56]	; (8000710 <save_timestamp+0x44>)
 80006d6:	681b      	ldr	r3, [r3, #0]
 80006d8:	687a      	ldr	r2, [r7, #4]
 80006da:	490e      	ldr	r1, [pc, #56]	; (8000714 <save_timestamp+0x48>)
 80006dc:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
	timestamp[id][1] = TIM14->CNT / 100;
 80006e0:	4b0d      	ldr	r3, [pc, #52]	; (8000718 <save_timestamp+0x4c>)
 80006e2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80006e4:	4b0a      	ldr	r3, [pc, #40]	; (8000710 <save_timestamp+0x44>)
 80006e6:	681b      	ldr	r3, [r3, #0]
 80006e8:	490c      	ldr	r1, [pc, #48]	; (800071c <save_timestamp+0x50>)
 80006ea:	fba1 1202 	umull	r1, r2, r1, r2
 80006ee:	0952      	lsrs	r2, r2, #5
 80006f0:	4908      	ldr	r1, [pc, #32]	; (8000714 <save_timestamp+0x48>)
 80006f2:	00db      	lsls	r3, r3, #3
 80006f4:	440b      	add	r3, r1
 80006f6:	605a      	str	r2, [r3, #4]
	//timestamp[id] = uwTick;
	id++;
 80006f8:	4b05      	ldr	r3, [pc, #20]	; (8000710 <save_timestamp+0x44>)
 80006fa:	681b      	ldr	r3, [r3, #0]
 80006fc:	3301      	adds	r3, #1
 80006fe:	4a04      	ldr	r2, [pc, #16]	; (8000710 <save_timestamp+0x44>)
 8000700:	6013      	str	r3, [r2, #0]
}
 8000702:	bf00      	nop
 8000704:	370c      	adds	r7, #12
 8000706:	46bd      	mov	sp, r7
 8000708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800070c:	4770      	bx	lr
 800070e:	bf00      	nop
 8000710:	24000094 	.word	0x24000094
 8000714:	240001ec 	.word	0x240001ec
 8000718:	40002000 	.word	0x40002000
 800071c:	51eb851f 	.word	0x51eb851f

08000720 <print_timestamp>:

// print the timestamps saved before
void print_timestamp(){
 8000720:	b580      	push	{r7, lr}
 8000722:	b084      	sub	sp, #16
 8000724:	af00      	add	r7, sp, #0
	int i, tmp;
	int k = 0;
 8000726:	2300      	movs	r3, #0
 8000728:	607b      	str	r3, [r7, #4]
	i = 0;
 800072a:	2300      	movs	r3, #0
 800072c:	60fb      	str	r3, [r7, #12]
	for (i=0; i<id; i++){
 800072e:	2300      	movs	r3, #0
 8000730:	60fb      	str	r3, [r7, #12]
 8000732:	e039      	b.n	80007a8 <print_timestamp+0x88>
		// when cnt is overflowed
		if (timestamp[i][1] <= timestamp[i-1][1])
 8000734:	4a21      	ldr	r2, [pc, #132]	; (80007bc <print_timestamp+0x9c>)
 8000736:	68fb      	ldr	r3, [r7, #12]
 8000738:	00db      	lsls	r3, r3, #3
 800073a:	4413      	add	r3, r2
 800073c:	685a      	ldr	r2, [r3, #4]
 800073e:	68fb      	ldr	r3, [r7, #12]
 8000740:	3b01      	subs	r3, #1
 8000742:	491e      	ldr	r1, [pc, #120]	; (80007bc <print_timestamp+0x9c>)
 8000744:	00db      	lsls	r3, r3, #3
 8000746:	440b      	add	r3, r1
 8000748:	685b      	ldr	r3, [r3, #4]
 800074a:	429a      	cmp	r2, r3
 800074c:	d810      	bhi.n	8000770 <print_timestamp+0x50>
			tmp = 65535 + timestamp[i][1] - timestamp[i-1][1];
 800074e:	4a1b      	ldr	r2, [pc, #108]	; (80007bc <print_timestamp+0x9c>)
 8000750:	68fb      	ldr	r3, [r7, #12]
 8000752:	00db      	lsls	r3, r3, #3
 8000754:	4413      	add	r3, r2
 8000756:	685a      	ldr	r2, [r3, #4]
 8000758:	68fb      	ldr	r3, [r7, #12]
 800075a:	3b01      	subs	r3, #1
 800075c:	4917      	ldr	r1, [pc, #92]	; (80007bc <print_timestamp+0x9c>)
 800075e:	00db      	lsls	r3, r3, #3
 8000760:	440b      	add	r3, r1
 8000762:	685b      	ldr	r3, [r3, #4]
 8000764:	1ad2      	subs	r2, r2, r3
 8000766:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800076a:	4413      	add	r3, r2
 800076c:	60bb      	str	r3, [r7, #8]
 800076e:	e00c      	b.n	800078a <print_timestamp+0x6a>
		else
			tmp = timestamp[i][1] - timestamp[i-1][1];
 8000770:	4a12      	ldr	r2, [pc, #72]	; (80007bc <print_timestamp+0x9c>)
 8000772:	68fb      	ldr	r3, [r7, #12]
 8000774:	00db      	lsls	r3, r3, #3
 8000776:	4413      	add	r3, r2
 8000778:	685a      	ldr	r2, [r3, #4]
 800077a:	68fb      	ldr	r3, [r7, #12]
 800077c:	3b01      	subs	r3, #1
 800077e:	490f      	ldr	r1, [pc, #60]	; (80007bc <print_timestamp+0x9c>)
 8000780:	00db      	lsls	r3, r3, #3
 8000782:	440b      	add	r3, r1
 8000784:	685b      	ldr	r3, [r3, #4]
 8000786:	1ad3      	subs	r3, r2, r3
 8000788:	60bb      	str	r3, [r7, #8]
		printf("(%d) %ld ms ellapsed after prev timestamp. \r\n", timestamp[i][0], tmp);
 800078a:	4a0c      	ldr	r2, [pc, #48]	; (80007bc <print_timestamp+0x9c>)
 800078c:	68fb      	ldr	r3, [r7, #12]
 800078e:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8000792:	68ba      	ldr	r2, [r7, #8]
 8000794:	4619      	mov	r1, r3
 8000796:	480a      	ldr	r0, [pc, #40]	; (80007c0 <print_timestamp+0xa0>)
 8000798:	f00a fd08 	bl	800b1ac <iprintf>
		printf("--------------------\r\n");
 800079c:	4809      	ldr	r0, [pc, #36]	; (80007c4 <print_timestamp+0xa4>)
 800079e:	f00a fd8b 	bl	800b2b8 <puts>
	for (i=0; i<id; i++){
 80007a2:	68fb      	ldr	r3, [r7, #12]
 80007a4:	3301      	adds	r3, #1
 80007a6:	60fb      	str	r3, [r7, #12]
 80007a8:	68fa      	ldr	r2, [r7, #12]
 80007aa:	4b07      	ldr	r3, [pc, #28]	; (80007c8 <print_timestamp+0xa8>)
 80007ac:	681b      	ldr	r3, [r3, #0]
 80007ae:	429a      	cmp	r2, r3
 80007b0:	d3c0      	bcc.n	8000734 <print_timestamp+0x14>
	}

}
 80007b2:	bf00      	nop
 80007b4:	bf00      	nop
 80007b6:	3710      	adds	r7, #16
 80007b8:	46bd      	mov	sp, r7
 80007ba:	bd80      	pop	{r7, pc}
 80007bc:	240001ec 	.word	0x240001ec
 80007c0:	0800c15c 	.word	0x0800c15c
 80007c4:	0800c18c 	.word	0x0800c18c
 80007c8:	24000094 	.word	0x24000094

080007cc <HAL_TIM_PeriodElapsedCallback>:
//	timing_counter += 1;
//}

// timers interrupt handler routine
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80007cc:	b580      	push	{r7, lr}
 80007ce:	b082      	sub	sp, #8
 80007d0:	af00      	add	r7, sp, #0
 80007d2:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM7){
 80007d4:	687b      	ldr	r3, [r7, #4]
 80007d6:	681b      	ldr	r3, [r3, #0]
 80007d8:	4a46      	ldr	r2, [pc, #280]	; (80008f4 <HAL_TIM_PeriodElapsedCallback+0x128>)
 80007da:	4293      	cmp	r3, r2
 80007dc:	d140      	bne.n	8000860 <HAL_TIM_PeriodElapsedCallback+0x94>
		switch(tim7_status){
 80007de:	4b46      	ldr	r3, [pc, #280]	; (80008f8 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 80007e0:	681b      	ldr	r3, [r3, #0]
 80007e2:	2b02      	cmp	r3, #2
 80007e4:	d022      	beq.n	800082c <HAL_TIM_PeriodElapsedCallback+0x60>
 80007e6:	2b02      	cmp	r3, #2
 80007e8:	dc3b      	bgt.n	8000862 <HAL_TIM_PeriodElapsedCallback+0x96>
 80007ea:	2b00      	cmp	r3, #0
 80007ec:	d002      	beq.n	80007f4 <HAL_TIM_PeriodElapsedCallback+0x28>
 80007ee:	2b01      	cmp	r3, #1
 80007f0:	d00f      	beq.n	8000812 <HAL_TIM_PeriodElapsedCallback+0x46>
 80007f2:	e036      	b.n	8000862 <HAL_TIM_PeriodElapsedCallback+0x96>
			case MN_ON: // mn relay on
				HAL_TIM_Base_Stop_IT(&htim7);
 80007f4:	4841      	ldr	r0, [pc, #260]	; (80008fc <HAL_TIM_PeriodElapsedCallback+0x130>)
 80007f6:	f008 fae5 	bl	8008dc4 <HAL_TIM_Base_Stop_IT>
				HAL_GPIO_WritePin(GPIOC, MN_Relay_Pin, RESET);
 80007fa:	2200      	movs	r2, #0
 80007fc:	2108      	movs	r1, #8
 80007fe:	4840      	ldr	r0, [pc, #256]	; (8000900 <HAL_TIM_PeriodElapsedCallback+0x134>)
 8000800:	f004 fd86 	bl	8005310 <HAL_GPIO_WritePin>
				save_timestamp(0);
 8000804:	2000      	movs	r0, #0
 8000806:	f7ff ff61 	bl	80006cc <save_timestamp>
				tim7_status = MP_ON; // toggle timer status
 800080a:	4b3b      	ldr	r3, [pc, #236]	; (80008f8 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 800080c:	2201      	movs	r2, #1
 800080e:	601a      	str	r2, [r3, #0]
				break;
 8000810:	e027      	b.n	8000862 <HAL_TIM_PeriodElapsedCallback+0x96>
			case MP_ON: // mp relay on
				HAL_TIM_Base_Stop_IT(&htim7);
 8000812:	483a      	ldr	r0, [pc, #232]	; (80008fc <HAL_TIM_PeriodElapsedCallback+0x130>)
 8000814:	f008 fad6 	bl	8008dc4 <HAL_TIM_Base_Stop_IT>
				HAL_GPIO_WritePin(GPIOA, MP_Relay_Pin, SET);
 8000818:	2201      	movs	r2, #1
 800081a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800081e:	4839      	ldr	r0, [pc, #228]	; (8000904 <HAL_TIM_PeriodElapsedCallback+0x138>)
 8000820:	f004 fd76 	bl	8005310 <HAL_GPIO_WritePin>
				save_timestamp(3);
 8000824:	2003      	movs	r0, #3
 8000826:	f7ff ff51 	bl	80006cc <save_timestamp>
				break;
 800082a:	e01a      	b.n	8000862 <HAL_TIM_PeriodElapsedCallback+0x96>
			case OFF: // mn, mp igbt off
				HAL_TIM_Base_Stop_IT(&htim7);
 800082c:	4833      	ldr	r0, [pc, #204]	; (80008fc <HAL_TIM_PeriodElapsedCallback+0x130>)
 800082e:	f008 fac9 	bl	8008dc4 <HAL_TIM_Base_Stop_IT>
				HAL_GPIO_WritePin(GPIOC, MN_IGBT_Pin, SET);
 8000832:	2201      	movs	r2, #1
 8000834:	2104      	movs	r1, #4
 8000836:	4832      	ldr	r0, [pc, #200]	; (8000900 <HAL_TIM_PeriodElapsedCallback+0x134>)
 8000838:	f004 fd6a 	bl	8005310 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOG, MP_IGBT_Pin, SET);
 800083c:	2201      	movs	r2, #1
 800083e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000842:	4831      	ldr	r0, [pc, #196]	; (8000908 <HAL_TIM_PeriodElapsedCallback+0x13c>)
 8000844:	f004 fd64 	bl	8005310 <HAL_GPIO_WritePin>
				save_timestamp(5);
 8000848:	2005      	movs	r0, #5
 800084a:	f7ff ff3f 	bl	80006cc <save_timestamp>
				HAL_TIM_Base_Stop(&htim14);
 800084e:	482f      	ldr	r0, [pc, #188]	; (800090c <HAL_TIM_PeriodElapsedCallback+0x140>)
 8000850:	f008 fa0a 	bl	8008c68 <HAL_TIM_Base_Stop>
				print_timestamp();
 8000854:	f7ff ff64 	bl	8000720 <print_timestamp>
				id = 0; // reset the timestamp id
 8000858:	4b2d      	ldr	r3, [pc, #180]	; (8000910 <HAL_TIM_PeriodElapsedCallback+0x144>)
 800085a:	2200      	movs	r2, #0
 800085c:	601a      	str	r2, [r3, #0]
 800085e:	e000      	b.n	8000862 <HAL_TIM_PeriodElapsedCallback+0x96>
		}

	}
 8000860:	bf00      	nop
	if (htim->Instance == TIM13){ // pc igbt on
 8000862:	687b      	ldr	r3, [r7, #4]
 8000864:	681b      	ldr	r3, [r3, #0]
 8000866:	4a2b      	ldr	r2, [pc, #172]	; (8000914 <HAL_TIM_PeriodElapsedCallback+0x148>)
 8000868:	4293      	cmp	r3, r2
 800086a:	d10a      	bne.n	8000882 <HAL_TIM_PeriodElapsedCallback+0xb6>
		HAL_TIM_Base_Stop_IT(&htim13);
 800086c:	482a      	ldr	r0, [pc, #168]	; (8000918 <HAL_TIM_PeriodElapsedCallback+0x14c>)
 800086e:	f008 faa9 	bl	8008dc4 <HAL_TIM_Base_Stop_IT>
		HAL_GPIO_WritePin(GPIOF, PC_IGBT_Pin, SET);
 8000872:	2201      	movs	r2, #1
 8000874:	2180      	movs	r1, #128	; 0x80
 8000876:	4829      	ldr	r0, [pc, #164]	; (800091c <HAL_TIM_PeriodElapsedCallback+0x150>)
 8000878:	f004 fd4a 	bl	8005310 <HAL_GPIO_WritePin>
		save_timestamp(1);
 800087c:	2001      	movs	r0, #1
 800087e:	f7ff ff25 	bl	80006cc <save_timestamp>
	}
	if (htim->Instance == TIM16){ // mp igbt on
 8000882:	687b      	ldr	r3, [r7, #4]
 8000884:	681b      	ldr	r3, [r3, #0]
 8000886:	4a26      	ldr	r2, [pc, #152]	; (8000920 <HAL_TIM_PeriodElapsedCallback+0x154>)
 8000888:	4293      	cmp	r3, r2
 800088a:	d116      	bne.n	80008ba <HAL_TIM_PeriodElapsedCallback+0xee>
		HAL_TIM_Base_Stop_IT(&htim16);
 800088c:	4825      	ldr	r0, [pc, #148]	; (8000924 <HAL_TIM_PeriodElapsedCallback+0x158>)
 800088e:	f008 fa99 	bl	8008dc4 <HAL_TIM_Base_Stop_IT>
		HAL_GPIO_WritePin(GPIOG, MP_IGBT_Pin, RESET);
 8000892:	2200      	movs	r2, #0
 8000894:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000898:	481b      	ldr	r0, [pc, #108]	; (8000908 <HAL_TIM_PeriodElapsedCallback+0x13c>)
 800089a:	f004 fd39 	bl	8005310 <HAL_GPIO_WritePin>
		save_timestamp(2);
 800089e:	2002      	movs	r0, #2
 80008a0:	f7ff ff14 	bl	80006cc <save_timestamp>
		TIM7->CNT = 0; // reset tim 7 for precise timing(50ms)
 80008a4:	4b13      	ldr	r3, [pc, #76]	; (80008f4 <HAL_TIM_PeriodElapsedCallback+0x128>)
 80008a6:	2200      	movs	r2, #0
 80008a8:	625a      	str	r2, [r3, #36]	; 0x24
		FIX_TIMER_TRIGGER(&htim7); // start timer mp relay on
 80008aa:	4b14      	ldr	r3, [pc, #80]	; (80008fc <HAL_TIM_PeriodElapsedCallback+0x130>)
 80008ac:	681b      	ldr	r3, [r3, #0]
 80008ae:	f06f 0201 	mvn.w	r2, #1
 80008b2:	611a      	str	r2, [r3, #16]
		HAL_TIM_Base_Start_IT(&htim7);
 80008b4:	4811      	ldr	r0, [pc, #68]	; (80008fc <HAL_TIM_PeriodElapsedCallback+0x130>)
 80008b6:	f008 f9ff 	bl	8008cb8 <HAL_TIM_Base_Start_IT>
	}
	if (htim->Instance == TIM17){ // pc igbt off
 80008ba:	687b      	ldr	r3, [r7, #4]
 80008bc:	681b      	ldr	r3, [r3, #0]
 80008be:	4a1a      	ldr	r2, [pc, #104]	; (8000928 <HAL_TIM_PeriodElapsedCallback+0x15c>)
 80008c0:	4293      	cmp	r3, r2
 80008c2:	d112      	bne.n	80008ea <HAL_TIM_PeriodElapsedCallback+0x11e>
		HAL_TIM_Base_Stop_IT(&htim17);
 80008c4:	4819      	ldr	r0, [pc, #100]	; (800092c <HAL_TIM_PeriodElapsedCallback+0x160>)
 80008c6:	f008 fa7d 	bl	8008dc4 <HAL_TIM_Base_Stop_IT>
		HAL_GPIO_WritePin(GPIOF, PC_IGBT_Pin, RESET);
 80008ca:	2200      	movs	r2, #0
 80008cc:	2180      	movs	r1, #128	; 0x80
 80008ce:	4813      	ldr	r0, [pc, #76]	; (800091c <HAL_TIM_PeriodElapsedCallback+0x150>)
 80008d0:	f004 fd1e 	bl	8005310 <HAL_GPIO_WritePin>
		save_timestamp(4);
 80008d4:	2004      	movs	r0, #4
 80008d6:	f7ff fef9 	bl	80006cc <save_timestamp>
		HAL_TIM_Base_Stop(&htim14);
 80008da:	480c      	ldr	r0, [pc, #48]	; (800090c <HAL_TIM_PeriodElapsedCallback+0x140>)
 80008dc:	f008 f9c4 	bl	8008c68 <HAL_TIM_Base_Stop>
		print_timestamp();
 80008e0:	f7ff ff1e 	bl	8000720 <print_timestamp>
		id = 0; // reset the timestamp id
 80008e4:	4b0a      	ldr	r3, [pc, #40]	; (8000910 <HAL_TIM_PeriodElapsedCallback+0x144>)
 80008e6:	2200      	movs	r2, #0
 80008e8:	601a      	str	r2, [r3, #0]
	}
}
 80008ea:	bf00      	nop
 80008ec:	3708      	adds	r7, #8
 80008ee:	46bd      	mov	sp, r7
 80008f0:	bd80      	pop	{r7, pc}
 80008f2:	bf00      	nop
 80008f4:	40001400 	.word	0x40001400
 80008f8:	240000ac 	.word	0x240000ac
 80008fc:	240044d8 	.word	0x240044d8
 8000900:	58020800 	.word	0x58020800
 8000904:	58020000 	.word	0x58020000
 8000908:	58021800 	.word	0x58021800
 800090c:	24004440 	.word	0x24004440
 8000910:	24000094 	.word	0x24000094
 8000914:	40001c00 	.word	0x40001c00
 8000918:	24004254 	.word	0x24004254
 800091c:	58021400 	.word	0x58021400
 8000920:	40014400 	.word	0x40014400
 8000924:	2400448c 	.word	0x2400448c
 8000928:	40014800 	.word	0x40014800
 800092c:	240040dc 	.word	0x240040dc

08000930 <HAL_GPIO_EXTI_Callback>:

// interrupt routine for user button pushed
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8000930:	b580      	push	{r7, lr}
 8000932:	b082      	sub	sp, #8
 8000934:	af00      	add	r7, sp, #0
 8000936:	4603      	mov	r3, r0
 8000938:	80fb      	strh	r3, [r7, #6]

	if(GPIO_Pin == Button_2_Pin){
 800093a:	88fb      	ldrh	r3, [r7, #6]
 800093c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000940:	d158      	bne.n	80009f4 <HAL_GPIO_EXTI_Callback+0xc4>
		// turn on the timer for checking timing
		TIM14->CNT = 0;
 8000942:	4b2e      	ldr	r3, [pc, #184]	; (80009fc <HAL_GPIO_EXTI_Callback+0xcc>)
 8000944:	2200      	movs	r2, #0
 8000946:	625a      	str	r2, [r3, #36]	; 0x24
		HAL_TIM_Base_Start(&htim14);
 8000948:	482d      	ldr	r0, [pc, #180]	; (8000a00 <HAL_GPIO_EXTI_Callback+0xd0>)
 800094a:	f008 f90f 	bl	8008b6c <HAL_TIM_Base_Start>
		// if cur signal == auto_start
		if (signal_status){
 800094e:	4b2d      	ldr	r3, [pc, #180]	; (8000a04 <HAL_GPIO_EXTI_Callback+0xd4>)
 8000950:	681b      	ldr	r3, [r3, #0]
 8000952:	2b00      	cmp	r3, #0
 8000954:	d027      	beq.n	80009a6 <HAL_GPIO_EXTI_Callback+0x76>
			// turn on mn igbt
			HAL_GPIO_WritePin(GPIOC, MN_IGBT_Pin, RESET);
 8000956:	2200      	movs	r2, #0
 8000958:	2104      	movs	r1, #4
 800095a:	482b      	ldr	r0, [pc, #172]	; (8000a08 <HAL_GPIO_EXTI_Callback+0xd8>)
 800095c:	f004 fcd8 	bl	8005310 <HAL_GPIO_WritePin>
			tim7_status = MN_ON;
 8000960:	4b2a      	ldr	r3, [pc, #168]	; (8000a0c <HAL_GPIO_EXTI_Callback+0xdc>)
 8000962:	2200      	movs	r2, #0
 8000964:	601a      	str	r2, [r3, #0]
			// turn on mn relay
			FIX_TIMER_TRIGGER(&htim7);
 8000966:	4b2a      	ldr	r3, [pc, #168]	; (8000a10 <HAL_GPIO_EXTI_Callback+0xe0>)
 8000968:	681b      	ldr	r3, [r3, #0]
 800096a:	f06f 0201 	mvn.w	r2, #1
 800096e:	611a      	str	r2, [r3, #16]
			HAL_TIM_Base_Start_IT(&htim7);
 8000970:	4827      	ldr	r0, [pc, #156]	; (8000a10 <HAL_GPIO_EXTI_Callback+0xe0>)
 8000972:	f008 f9a1 	bl	8008cb8 <HAL_TIM_Base_Start_IT>
			// turn on pc igbt
			FIX_TIMER_TRIGGER(&htim13);
 8000976:	4b27      	ldr	r3, [pc, #156]	; (8000a14 <HAL_GPIO_EXTI_Callback+0xe4>)
 8000978:	681b      	ldr	r3, [r3, #0]
 800097a:	f06f 0201 	mvn.w	r2, #1
 800097e:	611a      	str	r2, [r3, #16]
			HAL_TIM_Base_Start_IT(&htim13);
 8000980:	4824      	ldr	r0, [pc, #144]	; (8000a14 <HAL_GPIO_EXTI_Callback+0xe4>)
 8000982:	f008 f999 	bl	8008cb8 <HAL_TIM_Base_Start_IT>
			// turn on mp igbt
			FIX_TIMER_TRIGGER(&htim16);
 8000986:	4b24      	ldr	r3, [pc, #144]	; (8000a18 <HAL_GPIO_EXTI_Callback+0xe8>)
 8000988:	681b      	ldr	r3, [r3, #0]
 800098a:	f06f 0201 	mvn.w	r2, #1
 800098e:	611a      	str	r2, [r3, #16]
			HAL_TIM_Base_Start_IT(&htim16);
 8000990:	4821      	ldr	r0, [pc, #132]	; (8000a18 <HAL_GPIO_EXTI_Callback+0xe8>)
 8000992:	f008 f991 	bl	8008cb8 <HAL_TIM_Base_Start_IT>
			// turn off pc relay
			FIX_TIMER_TRIGGER(&htim17);
 8000996:	4b21      	ldr	r3, [pc, #132]	; (8000a1c <HAL_GPIO_EXTI_Callback+0xec>)
 8000998:	681b      	ldr	r3, [r3, #0]
 800099a:	f06f 0201 	mvn.w	r2, #1
 800099e:	611a      	str	r2, [r3, #16]
			HAL_TIM_Base_Start_IT(&htim17);
 80009a0:	481e      	ldr	r0, [pc, #120]	; (8000a1c <HAL_GPIO_EXTI_Callback+0xec>)
 80009a2:	f008 f989 	bl	8008cb8 <HAL_TIM_Base_Start_IT>
		}
		// if cur signal == stop
		if (!signal_status){
 80009a6:	4b17      	ldr	r3, [pc, #92]	; (8000a04 <HAL_GPIO_EXTI_Callback+0xd4>)
 80009a8:	681b      	ldr	r3, [r3, #0]
 80009aa:	2b00      	cmp	r3, #0
 80009ac:	d118      	bne.n	80009e0 <HAL_GPIO_EXTI_Callback+0xb0>
			// turn off mn relay, mp relay
			HAL_GPIO_WritePin(GPIOC, MN_Relay_Pin, SET);
 80009ae:	2201      	movs	r2, #1
 80009b0:	2108      	movs	r1, #8
 80009b2:	4815      	ldr	r0, [pc, #84]	; (8000a08 <HAL_GPIO_EXTI_Callback+0xd8>)
 80009b4:	f004 fcac 	bl	8005310 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, MP_Relay_Pin, RESET);
 80009b8:	2200      	movs	r2, #0
 80009ba:	f44f 7100 	mov.w	r1, #512	; 0x200
 80009be:	4818      	ldr	r0, [pc, #96]	; (8000a20 <HAL_GPIO_EXTI_Callback+0xf0>)
 80009c0:	f004 fca6 	bl	8005310 <HAL_GPIO_WritePin>
			// turn off mn igbt, mp igbt
			tim7_status = OFF;
 80009c4:	4b11      	ldr	r3, [pc, #68]	; (8000a0c <HAL_GPIO_EXTI_Callback+0xdc>)
 80009c6:	2202      	movs	r2, #2
 80009c8:	601a      	str	r2, [r3, #0]
			TIM7->CNT = 0; // reset tim 7 for precise timing(50ms)
 80009ca:	4b16      	ldr	r3, [pc, #88]	; (8000a24 <HAL_GPIO_EXTI_Callback+0xf4>)
 80009cc:	2200      	movs	r2, #0
 80009ce:	625a      	str	r2, [r3, #36]	; 0x24
			FIX_TIMER_TRIGGER(&htim7);
 80009d0:	4b0f      	ldr	r3, [pc, #60]	; (8000a10 <HAL_GPIO_EXTI_Callback+0xe0>)
 80009d2:	681b      	ldr	r3, [r3, #0]
 80009d4:	f06f 0201 	mvn.w	r2, #1
 80009d8:	611a      	str	r2, [r3, #16]
			HAL_TIM_Base_Start_IT(&htim7);
 80009da:	480d      	ldr	r0, [pc, #52]	; (8000a10 <HAL_GPIO_EXTI_Callback+0xe0>)
 80009dc:	f008 f96c 	bl	8008cb8 <HAL_TIM_Base_Start_IT>
		}
		// toggle the signal_status (temporary)
		signal_status = !signal_status;
 80009e0:	4b08      	ldr	r3, [pc, #32]	; (8000a04 <HAL_GPIO_EXTI_Callback+0xd4>)
 80009e2:	681b      	ldr	r3, [r3, #0]
 80009e4:	2b00      	cmp	r3, #0
 80009e6:	bf0c      	ite	eq
 80009e8:	2301      	moveq	r3, #1
 80009ea:	2300      	movne	r3, #0
 80009ec:	b2db      	uxtb	r3, r3
 80009ee:	461a      	mov	r2, r3
 80009f0:	4b04      	ldr	r3, [pc, #16]	; (8000a04 <HAL_GPIO_EXTI_Callback+0xd4>)
 80009f2:	601a      	str	r2, [r3, #0]
	}
}
 80009f4:	bf00      	nop
 80009f6:	3708      	adds	r7, #8
 80009f8:	46bd      	mov	sp, r7
 80009fa:	bd80      	pop	{r7, pc}
 80009fc:	40002000 	.word	0x40002000
 8000a00:	24004440 	.word	0x24004440
 8000a04:	24000000 	.word	0x24000000
 8000a08:	58020800 	.word	0x58020800
 8000a0c:	240000ac 	.word	0x240000ac
 8000a10:	240044d8 	.word	0x240044d8
 8000a14:	24004254 	.word	0x24004254
 8000a18:	2400448c 	.word	0x2400448c
 8000a1c:	240040dc 	.word	0x240040dc
 8000a20:	58020000 	.word	0x58020000
 8000a24:	40001400 	.word	0x40001400

08000a28 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a2c:	f002 f8c4 	bl	8002bb8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a30:	f000 f83e 	bl	8000ab0 <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8000a34:	f000 f8b6 	bl	8000ba4 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a38:	f000 fe82 	bl	8001740 <MX_GPIO_Init>
  MX_ADC1_Init();
 8000a3c:	f000 f8de 	bl	8000bfc <MX_ADC1_Init>
  MX_ADC2_Init();
 8000a40:	f000 f954 	bl	8000cec <MX_ADC2_Init>
  MX_ADC3_Init();
 8000a44:	f000 f9b4 	bl	8000db0 <MX_ADC3_Init>
  MX_DAC1_Init();
 8000a48:	f000 fa24 	bl	8000e94 <MX_DAC1_Init>
  MX_FDCAN1_Init();
 8000a4c:	f000 fa54 	bl	8000ef8 <MX_FDCAN1_Init>
  MX_FDCAN2_Init();
 8000a50:	f000 fab6 	bl	8000fc0 <MX_FDCAN2_Init>
  MX_I2C4_Init();
 8000a54:	f000 fb18 	bl	8001088 <MX_I2C4_Init>
  MX_TIM1_Init();
 8000a58:	f000 fbb2 	bl	80011c0 <MX_TIM1_Init>
  MX_TIM4_Init();
 8000a5c:	f000 fc3e 	bl	80012dc <MX_TIM4_Init>
  MX_TIM5_Init();
 8000a60:	f000 fcac 	bl	80013bc <MX_TIM5_Init>
  MX_USART1_UART_Init();
 8000a64:	f000 fdd4 	bl	8001610 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 8000a68:	f000 fe1e 	bl	80016a8 <MX_USART3_UART_Init>
  MX_TIM13_Init();
 8000a6c:	f000 fd38 	bl	80014e0 <MX_TIM13_Init>
  MX_RTC_Init();
 8000a70:	f000 fb4a 	bl	8001108 <MX_RTC_Init>
  MX_TIM14_Init();
 8000a74:	f000 fd58 	bl	8001528 <MX_TIM14_Init>
  MX_TIM7_Init();
 8000a78:	f000 fcfa 	bl	8001470 <MX_TIM7_Init>
  MX_TIM16_Init();
 8000a7c:	f000 fd78 	bl	8001570 <MX_TIM16_Init>
  MX_TIM17_Init();
 8000a80:	f000 fd9e 	bl	80015c0 <MX_TIM17_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  HAL_GPIO_WritePin(GPIOC, MN_IGBT_Pin, SET);
 8000a84:	2201      	movs	r2, #1
 8000a86:	2104      	movs	r1, #4
 8000a88:	4807      	ldr	r0, [pc, #28]	; (8000aa8 <main+0x80>)
 8000a8a:	f004 fc41 	bl	8005310 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, MN_Relay_Pin, SET);
 8000a8e:	2201      	movs	r2, #1
 8000a90:	2108      	movs	r1, #8
 8000a92:	4805      	ldr	r0, [pc, #20]	; (8000aa8 <main+0x80>)
 8000a94:	f004 fc3c 	bl	8005310 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOG, MP_IGBT_Pin, SET);
 8000a98:	2201      	movs	r2, #1
 8000a9a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000a9e:	4803      	ldr	r0, [pc, #12]	; (8000aac <main+0x84>)
 8000aa0:	f004 fc36 	bl	8005310 <HAL_GPIO_WritePin>

  while (1)
 8000aa4:	e7fe      	b.n	8000aa4 <main+0x7c>
 8000aa6:	bf00      	nop
 8000aa8:	58020800 	.word	0x58020800
 8000aac:	58021800 	.word	0x58021800

08000ab0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	b09c      	sub	sp, #112	; 0x70
 8000ab4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ab6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000aba:	224c      	movs	r2, #76	; 0x4c
 8000abc:	2100      	movs	r1, #0
 8000abe:	4618      	mov	r0, r3
 8000ac0:	f00a fb6c 	bl	800b19c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ac4:	1d3b      	adds	r3, r7, #4
 8000ac6:	2220      	movs	r2, #32
 8000ac8:	2100      	movs	r1, #0
 8000aca:	4618      	mov	r0, r3
 8000acc:	f00a fb66 	bl	800b19c <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 8000ad0:	2004      	movs	r0, #4
 8000ad2:	f004 fd79 	bl	80055c8 <HAL_PWREx_ConfigSupply>
  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8000ad6:	2300      	movs	r3, #0
 8000ad8:	603b      	str	r3, [r7, #0]
 8000ada:	4b30      	ldr	r3, [pc, #192]	; (8000b9c <SystemClock_Config+0xec>)
 8000adc:	699b      	ldr	r3, [r3, #24]
 8000ade:	4a2f      	ldr	r2, [pc, #188]	; (8000b9c <SystemClock_Config+0xec>)
 8000ae0:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000ae4:	6193      	str	r3, [r2, #24]
 8000ae6:	4b2d      	ldr	r3, [pc, #180]	; (8000b9c <SystemClock_Config+0xec>)
 8000ae8:	699b      	ldr	r3, [r3, #24]
 8000aea:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000aee:	603b      	str	r3, [r7, #0]
 8000af0:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000af2:	bf00      	nop
 8000af4:	4b29      	ldr	r3, [pc, #164]	; (8000b9c <SystemClock_Config+0xec>)
 8000af6:	699b      	ldr	r3, [r3, #24]
 8000af8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000afc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000b00:	d1f8      	bne.n	8000af4 <SystemClock_Config+0x44>
  /** Macro to configure the PLL clock source
  */
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 8000b02:	4b27      	ldr	r3, [pc, #156]	; (8000ba0 <SystemClock_Config+0xf0>)
 8000b04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000b06:	f023 0303 	bic.w	r3, r3, #3
 8000b0a:	4a25      	ldr	r2, [pc, #148]	; (8000ba0 <SystemClock_Config+0xf0>)
 8000b0c:	f043 0302 	orr.w	r3, r3, #2
 8000b10:	6293      	str	r3, [r2, #40]	; 0x28
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8000b12:	2309      	movs	r3, #9
 8000b14:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000b16:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000b1a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000b1c:	2301      	movs	r3, #1
 8000b1e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b20:	2302      	movs	r3, #2
 8000b22:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000b24:	2302      	movs	r3, #2
 8000b26:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 5;
 8000b28:	2305      	movs	r3, #5
 8000b2a:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 110;
 8000b2c:	236e      	movs	r3, #110	; 0x6e
 8000b2e:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 1;
 8000b30:	2301      	movs	r3, #1
 8000b32:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000b34:	2304      	movs	r3, #4
 8000b36:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000b38:	2302      	movs	r3, #2
 8000b3a:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 8000b3c:	2308      	movs	r3, #8
 8000b3e:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000b40:	2300      	movs	r3, #0
 8000b42:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000b44:	2300      	movs	r3, #0
 8000b46:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b48:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b4c:	4618      	mov	r0, r3
 8000b4e:	f004 fd95 	bl	800567c <HAL_RCC_OscConfig>
 8000b52:	4603      	mov	r3, r0
 8000b54:	2b00      	cmp	r3, #0
 8000b56:	d001      	beq.n	8000b5c <SystemClock_Config+0xac>
  {
    Error_Handler();
 8000b58:	f001 f980 	bl	8001e5c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b5c:	233f      	movs	r3, #63	; 0x3f
 8000b5e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b60:	2303      	movs	r3, #3
 8000b62:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000b64:	2300      	movs	r3, #0
 8000b66:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8000b68:	2308      	movs	r3, #8
 8000b6a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000b6c:	2340      	movs	r3, #64	; 0x40
 8000b6e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000b70:	2340      	movs	r3, #64	; 0x40
 8000b72:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000b74:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000b78:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000b7a:	2340      	movs	r3, #64	; 0x40
 8000b7c:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000b7e:	1d3b      	adds	r3, r7, #4
 8000b80:	2103      	movs	r1, #3
 8000b82:	4618      	mov	r0, r3
 8000b84:	f005 f926 	bl	8005dd4 <HAL_RCC_ClockConfig>
 8000b88:	4603      	mov	r3, r0
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	d001      	beq.n	8000b92 <SystemClock_Config+0xe2>
  {
    Error_Handler();
 8000b8e:	f001 f965 	bl	8001e5c <Error_Handler>
  }
}
 8000b92:	bf00      	nop
 8000b94:	3770      	adds	r7, #112	; 0x70
 8000b96:	46bd      	mov	sp, r7
 8000b98:	bd80      	pop	{r7, pc}
 8000b9a:	bf00      	nop
 8000b9c:	58024800 	.word	0x58024800
 8000ba0:	58024400 	.word	0x58024400

08000ba4 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	b0ae      	sub	sp, #184	; 0xb8
 8000ba8:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000baa:	1d3b      	adds	r3, r7, #4
 8000bac:	22b4      	movs	r2, #180	; 0xb4
 8000bae:	2100      	movs	r1, #0
 8000bb0:	4618      	mov	r0, r3
 8000bb2:	f00a faf3 	bl	800b19c <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000bb6:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8000bba:	607b      	str	r3, [r7, #4]
  PeriphClkInitStruct.PLL2.PLL2M = 5;
 8000bbc:	2305      	movs	r3, #5
 8000bbe:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLL2.PLL2N = 80;
 8000bc0:	2350      	movs	r3, #80	; 0x50
 8000bc2:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLL2.PLL2P = 5;
 8000bc4:	2305      	movs	r3, #5
 8000bc6:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8000bc8:	2302      	movs	r3, #2
 8000bca:	617b      	str	r3, [r7, #20]
  PeriphClkInitStruct.PLL2.PLL2R = 2;
 8000bcc:	2302      	movs	r3, #2
 8000bce:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_2;
 8000bd0:	2380      	movs	r3, #128	; 0x80
 8000bd2:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 8000bd4:	2300      	movs	r3, #0
 8000bd6:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8000bd8:	2300      	movs	r3, #0
 8000bda:	627b      	str	r3, [r7, #36]	; 0x24
  PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 8000bdc:	2300      	movs	r3, #0
 8000bde:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000be2:	1d3b      	adds	r3, r7, #4
 8000be4:	4618      	mov	r0, r3
 8000be6:	f005 fc81 	bl	80064ec <HAL_RCCEx_PeriphCLKConfig>
 8000bea:	4603      	mov	r3, r0
 8000bec:	2b00      	cmp	r3, #0
 8000bee:	d001      	beq.n	8000bf4 <PeriphCommonClock_Config+0x50>
  {
    Error_Handler();
 8000bf0:	f001 f934 	bl	8001e5c <Error_Handler>
  }
}
 8000bf4:	bf00      	nop
 8000bf6:	37b8      	adds	r7, #184	; 0xb8
 8000bf8:	46bd      	mov	sp, r7
 8000bfa:	bd80      	pop	{r7, pc}

08000bfc <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	b08c      	sub	sp, #48	; 0x30
 8000c00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000c02:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c06:	2200      	movs	r2, #0
 8000c08:	601a      	str	r2, [r3, #0]
 8000c0a:	605a      	str	r2, [r3, #4]
 8000c0c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000c0e:	463b      	mov	r3, r7
 8000c10:	2224      	movs	r2, #36	; 0x24
 8000c12:	2100      	movs	r1, #0
 8000c14:	4618      	mov	r0, r3
 8000c16:	f00a fac1 	bl	800b19c <memset>
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8000c1a:	4b31      	ldr	r3, [pc, #196]	; (8000ce0 <MX_ADC1_Init+0xe4>)
 8000c1c:	4a31      	ldr	r2, [pc, #196]	; (8000ce4 <MX_ADC1_Init+0xe8>)
 8000c1e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000c20:	4b2f      	ldr	r3, [pc, #188]	; (8000ce0 <MX_ADC1_Init+0xe4>)
 8000c22:	2200      	movs	r2, #0
 8000c24:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 8000c26:	4b2e      	ldr	r3, [pc, #184]	; (8000ce0 <MX_ADC1_Init+0xe4>)
 8000c28:	2200      	movs	r2, #0
 8000c2a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000c2c:	4b2c      	ldr	r3, [pc, #176]	; (8000ce0 <MX_ADC1_Init+0xe4>)
 8000c2e:	2200      	movs	r2, #0
 8000c30:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000c32:	4b2b      	ldr	r3, [pc, #172]	; (8000ce0 <MX_ADC1_Init+0xe4>)
 8000c34:	2204      	movs	r2, #4
 8000c36:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000c38:	4b29      	ldr	r3, [pc, #164]	; (8000ce0 <MX_ADC1_Init+0xe4>)
 8000c3a:	2200      	movs	r2, #0
 8000c3c:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000c3e:	4b28      	ldr	r3, [pc, #160]	; (8000ce0 <MX_ADC1_Init+0xe4>)
 8000c40:	2200      	movs	r2, #0
 8000c42:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8000c44:	4b26      	ldr	r3, [pc, #152]	; (8000ce0 <MX_ADC1_Init+0xe4>)
 8000c46:	2201      	movs	r2, #1
 8000c48:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000c4a:	4b25      	ldr	r3, [pc, #148]	; (8000ce0 <MX_ADC1_Init+0xe4>)
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000c52:	4b23      	ldr	r3, [pc, #140]	; (8000ce0 <MX_ADC1_Init+0xe4>)
 8000c54:	2200      	movs	r2, #0
 8000c56:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000c58:	4b21      	ldr	r3, [pc, #132]	; (8000ce0 <MX_ADC1_Init+0xe4>)
 8000c5a:	2200      	movs	r2, #0
 8000c5c:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 8000c5e:	4b20      	ldr	r3, [pc, #128]	; (8000ce0 <MX_ADC1_Init+0xe4>)
 8000c60:	2200      	movs	r2, #0
 8000c62:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000c64:	4b1e      	ldr	r3, [pc, #120]	; (8000ce0 <MX_ADC1_Init+0xe4>)
 8000c66:	2200      	movs	r2, #0
 8000c68:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8000c6a:	4b1d      	ldr	r3, [pc, #116]	; (8000ce0 <MX_ADC1_Init+0xe4>)
 8000c6c:	2200      	movs	r2, #0
 8000c6e:	641a      	str	r2, [r3, #64]	; 0x40
  hadc1.Init.OversamplingMode = DISABLE;
 8000c70:	4b1b      	ldr	r3, [pc, #108]	; (8000ce0 <MX_ADC1_Init+0xe4>)
 8000c72:	2200      	movs	r2, #0
 8000c74:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000c78:	4819      	ldr	r0, [pc, #100]	; (8000ce0 <MX_ADC1_Init+0xe4>)
 8000c7a:	f002 faaf 	bl	80031dc <HAL_ADC_Init>
 8000c7e:	4603      	mov	r3, r0
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	d001      	beq.n	8000c88 <MX_ADC1_Init+0x8c>
  {
    Error_Handler();
 8000c84:	f001 f8ea 	bl	8001e5c <Error_Handler>
  }
  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000c88:	2300      	movs	r3, #0
 8000c8a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000c8c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c90:	4619      	mov	r1, r3
 8000c92:	4813      	ldr	r0, [pc, #76]	; (8000ce0 <MX_ADC1_Init+0xe4>)
 8000c94:	f003 fae8 	bl	8004268 <HAL_ADCEx_MultiModeConfigChannel>
 8000c98:	4603      	mov	r3, r0
 8000c9a:	2b00      	cmp	r3, #0
 8000c9c:	d001      	beq.n	8000ca2 <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 8000c9e:	f001 f8dd 	bl	8001e5c <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000ca2:	4b11      	ldr	r3, [pc, #68]	; (8000ce8 <MX_ADC1_Init+0xec>)
 8000ca4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000ca6:	2306      	movs	r3, #6
 8000ca8:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000caa:	2300      	movs	r3, #0
 8000cac:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000cae:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8000cb2:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000cb4:	2304      	movs	r3, #4
 8000cb6:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000cb8:	2300      	movs	r3, #0
 8000cba:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000cc2:	463b      	mov	r3, r7
 8000cc4:	4619      	mov	r1, r3
 8000cc6:	4806      	ldr	r0, [pc, #24]	; (8000ce0 <MX_ADC1_Init+0xe4>)
 8000cc8:	f002 fc90 	bl	80035ec <HAL_ADC_ConfigChannel>
 8000ccc:	4603      	mov	r3, r0
 8000cce:	2b00      	cmp	r3, #0
 8000cd0:	d001      	beq.n	8000cd6 <MX_ADC1_Init+0xda>
  {
    Error_Handler();
 8000cd2:	f001 f8c3 	bl	8001e5c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000cd6:	bf00      	nop
 8000cd8:	3730      	adds	r7, #48	; 0x30
 8000cda:	46bd      	mov	sp, r7
 8000cdc:	bd80      	pop	{r7, pc}
 8000cde:	bf00      	nop
 8000ce0:	24004174 	.word	0x24004174
 8000ce4:	40022000 	.word	0x40022000
 8000ce8:	04300002 	.word	0x04300002

08000cec <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8000cec:	b580      	push	{r7, lr}
 8000cee:	b08a      	sub	sp, #40	; 0x28
 8000cf0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000cf2:	1d3b      	adds	r3, r7, #4
 8000cf4:	2224      	movs	r2, #36	; 0x24
 8000cf6:	2100      	movs	r1, #0
 8000cf8:	4618      	mov	r0, r3
 8000cfa:	f00a fa4f 	bl	800b19c <memset>
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Common config
  */
  hadc2.Instance = ADC2;
 8000cfe:	4b2a      	ldr	r3, [pc, #168]	; (8000da8 <MX_ADC2_Init+0xbc>)
 8000d00:	4a2a      	ldr	r2, [pc, #168]	; (8000dac <MX_ADC2_Init+0xc0>)
 8000d02:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000d04:	4b28      	ldr	r3, [pc, #160]	; (8000da8 <MX_ADC2_Init+0xbc>)
 8000d06:	2200      	movs	r2, #0
 8000d08:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_16B;
 8000d0a:	4b27      	ldr	r3, [pc, #156]	; (8000da8 <MX_ADC2_Init+0xbc>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000d10:	4b25      	ldr	r3, [pc, #148]	; (8000da8 <MX_ADC2_Init+0xbc>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	611a      	str	r2, [r3, #16]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000d16:	4b24      	ldr	r3, [pc, #144]	; (8000da8 <MX_ADC2_Init+0xbc>)
 8000d18:	2204      	movs	r2, #4
 8000d1a:	615a      	str	r2, [r3, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8000d1c:	4b22      	ldr	r3, [pc, #136]	; (8000da8 <MX_ADC2_Init+0xbc>)
 8000d1e:	2200      	movs	r2, #0
 8000d20:	761a      	strb	r2, [r3, #24]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8000d22:	4b21      	ldr	r3, [pc, #132]	; (8000da8 <MX_ADC2_Init+0xbc>)
 8000d24:	2200      	movs	r2, #0
 8000d26:	765a      	strb	r2, [r3, #25]
  hadc2.Init.NbrOfConversion = 1;
 8000d28:	4b1f      	ldr	r3, [pc, #124]	; (8000da8 <MX_ADC2_Init+0xbc>)
 8000d2a:	2201      	movs	r2, #1
 8000d2c:	61da      	str	r2, [r3, #28]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000d2e:	4b1e      	ldr	r3, [pc, #120]	; (8000da8 <MX_ADC2_Init+0xbc>)
 8000d30:	2200      	movs	r2, #0
 8000d32:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000d36:	4b1c      	ldr	r3, [pc, #112]	; (8000da8 <MX_ADC2_Init+0xbc>)
 8000d38:	2200      	movs	r2, #0
 8000d3a:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000d3c:	4b1a      	ldr	r3, [pc, #104]	; (8000da8 <MX_ADC2_Init+0xbc>)
 8000d3e:	2200      	movs	r2, #0
 8000d40:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 8000d42:	4b19      	ldr	r3, [pc, #100]	; (8000da8 <MX_ADC2_Init+0xbc>)
 8000d44:	2200      	movs	r2, #0
 8000d46:	631a      	str	r2, [r3, #48]	; 0x30
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000d48:	4b17      	ldr	r3, [pc, #92]	; (8000da8 <MX_ADC2_Init+0xbc>)
 8000d4a:	2200      	movs	r2, #0
 8000d4c:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc2.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8000d4e:	4b16      	ldr	r3, [pc, #88]	; (8000da8 <MX_ADC2_Init+0xbc>)
 8000d50:	2200      	movs	r2, #0
 8000d52:	641a      	str	r2, [r3, #64]	; 0x40
  hadc2.Init.OversamplingMode = DISABLE;
 8000d54:	4b14      	ldr	r3, [pc, #80]	; (8000da8 <MX_ADC2_Init+0xbc>)
 8000d56:	2200      	movs	r2, #0
 8000d58:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000d5c:	4812      	ldr	r0, [pc, #72]	; (8000da8 <MX_ADC2_Init+0xbc>)
 8000d5e:	f002 fa3d 	bl	80031dc <HAL_ADC_Init>
 8000d62:	4603      	mov	r3, r0
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	d001      	beq.n	8000d6c <MX_ADC2_Init+0x80>
  {
    Error_Handler();
 8000d68:	f001 f878 	bl	8001e5c <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000d6c:	2301      	movs	r3, #1
 8000d6e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000d70:	2306      	movs	r3, #6
 8000d72:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000d74:	2300      	movs	r3, #0
 8000d76:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000d78:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8000d7c:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000d7e:	2304      	movs	r3, #4
 8000d80:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000d82:	2300      	movs	r3, #0
 8000d84:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSignedSaturation = DISABLE;
 8000d86:	2300      	movs	r3, #0
 8000d88:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000d8c:	1d3b      	adds	r3, r7, #4
 8000d8e:	4619      	mov	r1, r3
 8000d90:	4805      	ldr	r0, [pc, #20]	; (8000da8 <MX_ADC2_Init+0xbc>)
 8000d92:	f002 fc2b 	bl	80035ec <HAL_ADC_ConfigChannel>
 8000d96:	4603      	mov	r3, r0
 8000d98:	2b00      	cmp	r3, #0
 8000d9a:	d001      	beq.n	8000da0 <MX_ADC2_Init+0xb4>
  {
    Error_Handler();
 8000d9c:	f001 f85e 	bl	8001e5c <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8000da0:	bf00      	nop
 8000da2:	3728      	adds	r7, #40	; 0x28
 8000da4:	46bd      	mov	sp, r7
 8000da6:	bd80      	pop	{r7, pc}
 8000da8:	2400406c 	.word	0x2400406c
 8000dac:	40022100 	.word	0x40022100

08000db0 <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 8000db0:	b580      	push	{r7, lr}
 8000db2:	b08a      	sub	sp, #40	; 0x28
 8000db4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000db6:	1d3b      	adds	r3, r7, #4
 8000db8:	2224      	movs	r2, #36	; 0x24
 8000dba:	2100      	movs	r1, #0
 8000dbc:	4618      	mov	r0, r3
 8000dbe:	f00a f9ed 	bl	800b19c <memset>
  /* USER CODE BEGIN ADC3_Init 1 */

  /* USER CODE END ADC3_Init 1 */
  /** Common config
  */
  hadc3.Instance = ADC3;
 8000dc2:	4b32      	ldr	r3, [pc, #200]	; (8000e8c <MX_ADC3_Init+0xdc>)
 8000dc4:	4a32      	ldr	r2, [pc, #200]	; (8000e90 <MX_ADC3_Init+0xe0>)
 8000dc6:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000dc8:	4b30      	ldr	r3, [pc, #192]	; (8000e8c <MX_ADC3_Init+0xdc>)
 8000dca:	2200      	movs	r2, #0
 8000dcc:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8000dce:	4b2f      	ldr	r3, [pc, #188]	; (8000e8c <MX_ADC3_Init+0xdc>)
 8000dd0:	2208      	movs	r2, #8
 8000dd2:	609a      	str	r2, [r3, #8]
  hadc3.Init.DataAlign = ADC3_DATAALIGN_RIGHT;
 8000dd4:	4b2d      	ldr	r3, [pc, #180]	; (8000e8c <MX_ADC3_Init+0xdc>)
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	60da      	str	r2, [r3, #12]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000dda:	4b2c      	ldr	r3, [pc, #176]	; (8000e8c <MX_ADC3_Init+0xdc>)
 8000ddc:	2200      	movs	r2, #0
 8000dde:	611a      	str	r2, [r3, #16]
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000de0:	4b2a      	ldr	r3, [pc, #168]	; (8000e8c <MX_ADC3_Init+0xdc>)
 8000de2:	2204      	movs	r2, #4
 8000de4:	615a      	str	r2, [r3, #20]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 8000de6:	4b29      	ldr	r3, [pc, #164]	; (8000e8c <MX_ADC3_Init+0xdc>)
 8000de8:	2200      	movs	r2, #0
 8000dea:	761a      	strb	r2, [r3, #24]
  hadc3.Init.ContinuousConvMode = DISABLE;
 8000dec:	4b27      	ldr	r3, [pc, #156]	; (8000e8c <MX_ADC3_Init+0xdc>)
 8000dee:	2200      	movs	r2, #0
 8000df0:	765a      	strb	r2, [r3, #25]
  hadc3.Init.NbrOfConversion = 1;
 8000df2:	4b26      	ldr	r3, [pc, #152]	; (8000e8c <MX_ADC3_Init+0xdc>)
 8000df4:	2201      	movs	r2, #1
 8000df6:	61da      	str	r2, [r3, #28]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8000df8:	4b24      	ldr	r3, [pc, #144]	; (8000e8c <MX_ADC3_Init+0xdc>)
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000e00:	4b22      	ldr	r3, [pc, #136]	; (8000e8c <MX_ADC3_Init+0xdc>)
 8000e02:	2200      	movs	r2, #0
 8000e04:	629a      	str	r2, [r3, #40]	; 0x28
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000e06:	4b21      	ldr	r3, [pc, #132]	; (8000e8c <MX_ADC3_Init+0xdc>)
 8000e08:	2200      	movs	r2, #0
 8000e0a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.DMAContinuousRequests = DISABLE;
 8000e0c:	4b1f      	ldr	r3, [pc, #124]	; (8000e8c <MX_ADC3_Init+0xdc>)
 8000e0e:	2200      	movs	r2, #0
 8000e10:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc3.Init.SamplingMode = ADC_SAMPLING_MODE_NORMAL;
 8000e14:	4b1d      	ldr	r3, [pc, #116]	; (8000e8c <MX_ADC3_Init+0xdc>)
 8000e16:	2200      	movs	r2, #0
 8000e18:	635a      	str	r2, [r3, #52]	; 0x34
  hadc3.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 8000e1a:	4b1c      	ldr	r3, [pc, #112]	; (8000e8c <MX_ADC3_Init+0xdc>)
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	631a      	str	r2, [r3, #48]	; 0x30
  hadc3.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000e20:	4b1a      	ldr	r3, [pc, #104]	; (8000e8c <MX_ADC3_Init+0xdc>)
 8000e22:	2200      	movs	r2, #0
 8000e24:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc3.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8000e26:	4b19      	ldr	r3, [pc, #100]	; (8000e8c <MX_ADC3_Init+0xdc>)
 8000e28:	2200      	movs	r2, #0
 8000e2a:	641a      	str	r2, [r3, #64]	; 0x40
  hadc3.Init.OversamplingMode = DISABLE;
 8000e2c:	4b17      	ldr	r3, [pc, #92]	; (8000e8c <MX_ADC3_Init+0xdc>)
 8000e2e:	2200      	movs	r2, #0
 8000e30:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8000e34:	4815      	ldr	r0, [pc, #84]	; (8000e8c <MX_ADC3_Init+0xdc>)
 8000e36:	f002 f9d1 	bl	80031dc <HAL_ADC_Init>
 8000e3a:	4603      	mov	r3, r0
 8000e3c:	2b00      	cmp	r3, #0
 8000e3e:	d001      	beq.n	8000e44 <MX_ADC3_Init+0x94>
  {
    Error_Handler();
 8000e40:	f001 f80c 	bl	8001e5c <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000e44:	2301      	movs	r3, #1
 8000e46:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000e48:	2306      	movs	r3, #6
 8000e4a:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC3_SAMPLETIME_2CYCLES_5;
 8000e4c:	2300      	movs	r3, #0
 8000e4e:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000e50:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8000e54:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000e56:	2304      	movs	r3, #4
 8000e58:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000e5a:	2300      	movs	r3, #0
 8000e5c:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSignedSaturation = DISABLE;
 8000e5e:	2300      	movs	r3, #0
 8000e60:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  sConfig.OffsetSign = ADC3_OFFSET_SIGN_NEGATIVE;
 8000e64:	2300      	movs	r3, #0
 8000e66:	623b      	str	r3, [r7, #32]
  sConfig.OffsetSaturation = DISABLE;
 8000e68:	2300      	movs	r3, #0
 8000e6a:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000e6e:	1d3b      	adds	r3, r7, #4
 8000e70:	4619      	mov	r1, r3
 8000e72:	4806      	ldr	r0, [pc, #24]	; (8000e8c <MX_ADC3_Init+0xdc>)
 8000e74:	f002 fbba 	bl	80035ec <HAL_ADC_ConfigChannel>
 8000e78:	4603      	mov	r3, r0
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	d001      	beq.n	8000e82 <MX_ADC3_Init+0xd2>
  {
    Error_Handler();
 8000e7e:	f000 ffed 	bl	8001e5c <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8000e82:	bf00      	nop
 8000e84:	3728      	adds	r7, #40	; 0x28
 8000e86:	46bd      	mov	sp, r7
 8000e88:	bd80      	pop	{r7, pc}
 8000e8a:	bf00      	nop
 8000e8c:	240041e4 	.word	0x240041e4
 8000e90:	58026000 	.word	0x58026000

08000e94 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8000e94:	b580      	push	{r7, lr}
 8000e96:	b08a      	sub	sp, #40	; 0x28
 8000e98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8000e9a:	1d3b      	adds	r3, r7, #4
 8000e9c:	2224      	movs	r2, #36	; 0x24
 8000e9e:	2100      	movs	r1, #0
 8000ea0:	4618      	mov	r0, r3
 8000ea2:	f00a f97b 	bl	800b19c <memset>
  /* USER CODE BEGIN DAC1_Init 1 */

  /* USER CODE END DAC1_Init 1 */
  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8000ea6:	4b12      	ldr	r3, [pc, #72]	; (8000ef0 <MX_DAC1_Init+0x5c>)
 8000ea8:	4a12      	ldr	r2, [pc, #72]	; (8000ef4 <MX_DAC1_Init+0x60>)
 8000eaa:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8000eac:	4810      	ldr	r0, [pc, #64]	; (8000ef0 <MX_DAC1_Init+0x5c>)
 8000eae:	f003 fbcc 	bl	800464a <HAL_DAC_Init>
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	2b00      	cmp	r3, #0
 8000eb6:	d001      	beq.n	8000ebc <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8000eb8:	f000 ffd0 	bl	8001e5c <Error_Handler>
  }
  /** DAC channel OUT2 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8000ebc:	2300      	movs	r3, #0
 8000ebe:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8000ec0:	2300      	movs	r3, #0
 8000ec2:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8000ec8:	2301      	movs	r3, #1
 8000eca:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8000ecc:	2300      	movs	r3, #0
 8000ece:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8000ed0:	1d3b      	adds	r3, r7, #4
 8000ed2:	2210      	movs	r2, #16
 8000ed4:	4619      	mov	r1, r3
 8000ed6:	4806      	ldr	r0, [pc, #24]	; (8000ef0 <MX_DAC1_Init+0x5c>)
 8000ed8:	f003 fbda 	bl	8004690 <HAL_DAC_ConfigChannel>
 8000edc:	4603      	mov	r3, r0
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	d001      	beq.n	8000ee6 <MX_DAC1_Init+0x52>
  {
    Error_Handler();
 8000ee2:	f000 ffbb 	bl	8001e5c <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8000ee6:	bf00      	nop
 8000ee8:	3728      	adds	r7, #40	; 0x28
 8000eea:	46bd      	mov	sp, r7
 8000eec:	bd80      	pop	{r7, pc}
 8000eee:	bf00      	nop
 8000ef0:	24000148 	.word	0x24000148
 8000ef4:	40007400 	.word	0x40007400

08000ef8 <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8000efc:	4b2e      	ldr	r3, [pc, #184]	; (8000fb8 <MX_FDCAN1_Init+0xc0>)
 8000efe:	4a2f      	ldr	r2, [pc, #188]	; (8000fbc <MX_FDCAN1_Init+0xc4>)
 8000f00:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8000f02:	4b2d      	ldr	r3, [pc, #180]	; (8000fb8 <MX_FDCAN1_Init+0xc0>)
 8000f04:	2200      	movs	r2, #0
 8000f06:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8000f08:	4b2b      	ldr	r3, [pc, #172]	; (8000fb8 <MX_FDCAN1_Init+0xc0>)
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8000f0e:	4b2a      	ldr	r3, [pc, #168]	; (8000fb8 <MX_FDCAN1_Init+0xc0>)
 8000f10:	2200      	movs	r2, #0
 8000f12:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8000f14:	4b28      	ldr	r3, [pc, #160]	; (8000fb8 <MX_FDCAN1_Init+0xc0>)
 8000f16:	2200      	movs	r2, #0
 8000f18:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8000f1a:	4b27      	ldr	r3, [pc, #156]	; (8000fb8 <MX_FDCAN1_Init+0xc0>)
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 1;
 8000f20:	4b25      	ldr	r3, [pc, #148]	; (8000fb8 <MX_FDCAN1_Init+0xc0>)
 8000f22:	2201      	movs	r2, #1
 8000f24:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 8000f26:	4b24      	ldr	r3, [pc, #144]	; (8000fb8 <MX_FDCAN1_Init+0xc0>)
 8000f28:	2201      	movs	r2, #1
 8000f2a:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 2;
 8000f2c:	4b22      	ldr	r3, [pc, #136]	; (8000fb8 <MX_FDCAN1_Init+0xc0>)
 8000f2e:	2202      	movs	r2, #2
 8000f30:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 2;
 8000f32:	4b21      	ldr	r3, [pc, #132]	; (8000fb8 <MX_FDCAN1_Init+0xc0>)
 8000f34:	2202      	movs	r2, #2
 8000f36:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 8000f38:	4b1f      	ldr	r3, [pc, #124]	; (8000fb8 <MX_FDCAN1_Init+0xc0>)
 8000f3a:	2201      	movs	r2, #1
 8000f3c:	625a      	str	r2, [r3, #36]	; 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 8000f3e:	4b1e      	ldr	r3, [pc, #120]	; (8000fb8 <MX_FDCAN1_Init+0xc0>)
 8000f40:	2201      	movs	r2, #1
 8000f42:	629a      	str	r2, [r3, #40]	; 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 8000f44:	4b1c      	ldr	r3, [pc, #112]	; (8000fb8 <MX_FDCAN1_Init+0xc0>)
 8000f46:	2201      	movs	r2, #1
 8000f48:	62da      	str	r2, [r3, #44]	; 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 8000f4a:	4b1b      	ldr	r3, [pc, #108]	; (8000fb8 <MX_FDCAN1_Init+0xc0>)
 8000f4c:	2201      	movs	r2, #1
 8000f4e:	631a      	str	r2, [r3, #48]	; 0x30
  hfdcan1.Init.MessageRAMOffset = 0;
 8000f50:	4b19      	ldr	r3, [pc, #100]	; (8000fb8 <MX_FDCAN1_Init+0xc0>)
 8000f52:	2200      	movs	r2, #0
 8000f54:	635a      	str	r2, [r3, #52]	; 0x34
  hfdcan1.Init.StdFiltersNbr = 0;
 8000f56:	4b18      	ldr	r3, [pc, #96]	; (8000fb8 <MX_FDCAN1_Init+0xc0>)
 8000f58:	2200      	movs	r2, #0
 8000f5a:	639a      	str	r2, [r3, #56]	; 0x38
  hfdcan1.Init.ExtFiltersNbr = 0;
 8000f5c:	4b16      	ldr	r3, [pc, #88]	; (8000fb8 <MX_FDCAN1_Init+0xc0>)
 8000f5e:	2200      	movs	r2, #0
 8000f60:	63da      	str	r2, [r3, #60]	; 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 0;
 8000f62:	4b15      	ldr	r3, [pc, #84]	; (8000fb8 <MX_FDCAN1_Init+0xc0>)
 8000f64:	2200      	movs	r2, #0
 8000f66:	641a      	str	r2, [r3, #64]	; 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 8000f68:	4b13      	ldr	r3, [pc, #76]	; (8000fb8 <MX_FDCAN1_Init+0xc0>)
 8000f6a:	2204      	movs	r2, #4
 8000f6c:	645a      	str	r2, [r3, #68]	; 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 0;
 8000f6e:	4b12      	ldr	r3, [pc, #72]	; (8000fb8 <MX_FDCAN1_Init+0xc0>)
 8000f70:	2200      	movs	r2, #0
 8000f72:	649a      	str	r2, [r3, #72]	; 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8000f74:	4b10      	ldr	r3, [pc, #64]	; (8000fb8 <MX_FDCAN1_Init+0xc0>)
 8000f76:	2204      	movs	r2, #4
 8000f78:	64da      	str	r2, [r3, #76]	; 0x4c
  hfdcan1.Init.RxBuffersNbr = 0;
 8000f7a:	4b0f      	ldr	r3, [pc, #60]	; (8000fb8 <MX_FDCAN1_Init+0xc0>)
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	651a      	str	r2, [r3, #80]	; 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8000f80:	4b0d      	ldr	r3, [pc, #52]	; (8000fb8 <MX_FDCAN1_Init+0xc0>)
 8000f82:	2204      	movs	r2, #4
 8000f84:	655a      	str	r2, [r3, #84]	; 0x54
  hfdcan1.Init.TxEventsNbr = 0;
 8000f86:	4b0c      	ldr	r3, [pc, #48]	; (8000fb8 <MX_FDCAN1_Init+0xc0>)
 8000f88:	2200      	movs	r2, #0
 8000f8a:	659a      	str	r2, [r3, #88]	; 0x58
  hfdcan1.Init.TxBuffersNbr = 0;
 8000f8c:	4b0a      	ldr	r3, [pc, #40]	; (8000fb8 <MX_FDCAN1_Init+0xc0>)
 8000f8e:	2200      	movs	r2, #0
 8000f90:	65da      	str	r2, [r3, #92]	; 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 0;
 8000f92:	4b09      	ldr	r3, [pc, #36]	; (8000fb8 <MX_FDCAN1_Init+0xc0>)
 8000f94:	2200      	movs	r2, #0
 8000f96:	661a      	str	r2, [r3, #96]	; 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000f98:	4b07      	ldr	r3, [pc, #28]	; (8000fb8 <MX_FDCAN1_Init+0xc0>)
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	665a      	str	r2, [r3, #100]	; 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 8000f9e:	4b06      	ldr	r3, [pc, #24]	; (8000fb8 <MX_FDCAN1_Init+0xc0>)
 8000fa0:	2204      	movs	r2, #4
 8000fa2:	669a      	str	r2, [r3, #104]	; 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8000fa4:	4804      	ldr	r0, [pc, #16]	; (8000fb8 <MX_FDCAN1_Init+0xc0>)
 8000fa6:	f003 fca3 	bl	80048f0 <HAL_FDCAN_Init>
 8000faa:	4603      	mov	r3, r0
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	d001      	beq.n	8000fb4 <MX_FDCAN1_Init+0xbc>
  {
    Error_Handler();
 8000fb0:	f000 ff54 	bl	8001e5c <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 8000fb4:	bf00      	nop
 8000fb6:	bd80      	pop	{r7, pc}
 8000fb8:	24004354 	.word	0x24004354
 8000fbc:	4000a000 	.word	0x4000a000

08000fc0 <MX_FDCAN2_Init>:
  * @brief FDCAN2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN2_Init(void)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN2_Init 0 */

  /* USER CODE BEGIN FDCAN2_Init 1 */

  /* USER CODE END FDCAN2_Init 1 */
  hfdcan2.Instance = FDCAN2;
 8000fc4:	4b2e      	ldr	r3, [pc, #184]	; (8001080 <MX_FDCAN2_Init+0xc0>)
 8000fc6:	4a2f      	ldr	r2, [pc, #188]	; (8001084 <MX_FDCAN2_Init+0xc4>)
 8000fc8:	601a      	str	r2, [r3, #0]
  hfdcan2.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8000fca:	4b2d      	ldr	r3, [pc, #180]	; (8001080 <MX_FDCAN2_Init+0xc0>)
 8000fcc:	2200      	movs	r2, #0
 8000fce:	609a      	str	r2, [r3, #8]
  hfdcan2.Init.Mode = FDCAN_MODE_NORMAL;
 8000fd0:	4b2b      	ldr	r3, [pc, #172]	; (8001080 <MX_FDCAN2_Init+0xc0>)
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	60da      	str	r2, [r3, #12]
  hfdcan2.Init.AutoRetransmission = DISABLE;
 8000fd6:	4b2a      	ldr	r3, [pc, #168]	; (8001080 <MX_FDCAN2_Init+0xc0>)
 8000fd8:	2200      	movs	r2, #0
 8000fda:	741a      	strb	r2, [r3, #16]
  hfdcan2.Init.TransmitPause = DISABLE;
 8000fdc:	4b28      	ldr	r3, [pc, #160]	; (8001080 <MX_FDCAN2_Init+0xc0>)
 8000fde:	2200      	movs	r2, #0
 8000fe0:	745a      	strb	r2, [r3, #17]
  hfdcan2.Init.ProtocolException = DISABLE;
 8000fe2:	4b27      	ldr	r3, [pc, #156]	; (8001080 <MX_FDCAN2_Init+0xc0>)
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	749a      	strb	r2, [r3, #18]
  hfdcan2.Init.NominalPrescaler = 1;
 8000fe8:	4b25      	ldr	r3, [pc, #148]	; (8001080 <MX_FDCAN2_Init+0xc0>)
 8000fea:	2201      	movs	r2, #1
 8000fec:	615a      	str	r2, [r3, #20]
  hfdcan2.Init.NominalSyncJumpWidth = 1;
 8000fee:	4b24      	ldr	r3, [pc, #144]	; (8001080 <MX_FDCAN2_Init+0xc0>)
 8000ff0:	2201      	movs	r2, #1
 8000ff2:	619a      	str	r2, [r3, #24]
  hfdcan2.Init.NominalTimeSeg1 = 2;
 8000ff4:	4b22      	ldr	r3, [pc, #136]	; (8001080 <MX_FDCAN2_Init+0xc0>)
 8000ff6:	2202      	movs	r2, #2
 8000ff8:	61da      	str	r2, [r3, #28]
  hfdcan2.Init.NominalTimeSeg2 = 2;
 8000ffa:	4b21      	ldr	r3, [pc, #132]	; (8001080 <MX_FDCAN2_Init+0xc0>)
 8000ffc:	2202      	movs	r2, #2
 8000ffe:	621a      	str	r2, [r3, #32]
  hfdcan2.Init.DataPrescaler = 1;
 8001000:	4b1f      	ldr	r3, [pc, #124]	; (8001080 <MX_FDCAN2_Init+0xc0>)
 8001002:	2201      	movs	r2, #1
 8001004:	625a      	str	r2, [r3, #36]	; 0x24
  hfdcan2.Init.DataSyncJumpWidth = 1;
 8001006:	4b1e      	ldr	r3, [pc, #120]	; (8001080 <MX_FDCAN2_Init+0xc0>)
 8001008:	2201      	movs	r2, #1
 800100a:	629a      	str	r2, [r3, #40]	; 0x28
  hfdcan2.Init.DataTimeSeg1 = 1;
 800100c:	4b1c      	ldr	r3, [pc, #112]	; (8001080 <MX_FDCAN2_Init+0xc0>)
 800100e:	2201      	movs	r2, #1
 8001010:	62da      	str	r2, [r3, #44]	; 0x2c
  hfdcan2.Init.DataTimeSeg2 = 1;
 8001012:	4b1b      	ldr	r3, [pc, #108]	; (8001080 <MX_FDCAN2_Init+0xc0>)
 8001014:	2201      	movs	r2, #1
 8001016:	631a      	str	r2, [r3, #48]	; 0x30
  hfdcan2.Init.MessageRAMOffset = 0;
 8001018:	4b19      	ldr	r3, [pc, #100]	; (8001080 <MX_FDCAN2_Init+0xc0>)
 800101a:	2200      	movs	r2, #0
 800101c:	635a      	str	r2, [r3, #52]	; 0x34
  hfdcan2.Init.StdFiltersNbr = 0;
 800101e:	4b18      	ldr	r3, [pc, #96]	; (8001080 <MX_FDCAN2_Init+0xc0>)
 8001020:	2200      	movs	r2, #0
 8001022:	639a      	str	r2, [r3, #56]	; 0x38
  hfdcan2.Init.ExtFiltersNbr = 0;
 8001024:	4b16      	ldr	r3, [pc, #88]	; (8001080 <MX_FDCAN2_Init+0xc0>)
 8001026:	2200      	movs	r2, #0
 8001028:	63da      	str	r2, [r3, #60]	; 0x3c
  hfdcan2.Init.RxFifo0ElmtsNbr = 0;
 800102a:	4b15      	ldr	r3, [pc, #84]	; (8001080 <MX_FDCAN2_Init+0xc0>)
 800102c:	2200      	movs	r2, #0
 800102e:	641a      	str	r2, [r3, #64]	; 0x40
  hfdcan2.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 8001030:	4b13      	ldr	r3, [pc, #76]	; (8001080 <MX_FDCAN2_Init+0xc0>)
 8001032:	2204      	movs	r2, #4
 8001034:	645a      	str	r2, [r3, #68]	; 0x44
  hfdcan2.Init.RxFifo1ElmtsNbr = 0;
 8001036:	4b12      	ldr	r3, [pc, #72]	; (8001080 <MX_FDCAN2_Init+0xc0>)
 8001038:	2200      	movs	r2, #0
 800103a:	649a      	str	r2, [r3, #72]	; 0x48
  hfdcan2.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 800103c:	4b10      	ldr	r3, [pc, #64]	; (8001080 <MX_FDCAN2_Init+0xc0>)
 800103e:	2204      	movs	r2, #4
 8001040:	64da      	str	r2, [r3, #76]	; 0x4c
  hfdcan2.Init.RxBuffersNbr = 0;
 8001042:	4b0f      	ldr	r3, [pc, #60]	; (8001080 <MX_FDCAN2_Init+0xc0>)
 8001044:	2200      	movs	r2, #0
 8001046:	651a      	str	r2, [r3, #80]	; 0x50
  hfdcan2.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8001048:	4b0d      	ldr	r3, [pc, #52]	; (8001080 <MX_FDCAN2_Init+0xc0>)
 800104a:	2204      	movs	r2, #4
 800104c:	655a      	str	r2, [r3, #84]	; 0x54
  hfdcan2.Init.TxEventsNbr = 0;
 800104e:	4b0c      	ldr	r3, [pc, #48]	; (8001080 <MX_FDCAN2_Init+0xc0>)
 8001050:	2200      	movs	r2, #0
 8001052:	659a      	str	r2, [r3, #88]	; 0x58
  hfdcan2.Init.TxBuffersNbr = 0;
 8001054:	4b0a      	ldr	r3, [pc, #40]	; (8001080 <MX_FDCAN2_Init+0xc0>)
 8001056:	2200      	movs	r2, #0
 8001058:	65da      	str	r2, [r3, #92]	; 0x5c
  hfdcan2.Init.TxFifoQueueElmtsNbr = 0;
 800105a:	4b09      	ldr	r3, [pc, #36]	; (8001080 <MX_FDCAN2_Init+0xc0>)
 800105c:	2200      	movs	r2, #0
 800105e:	661a      	str	r2, [r3, #96]	; 0x60
  hfdcan2.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8001060:	4b07      	ldr	r3, [pc, #28]	; (8001080 <MX_FDCAN2_Init+0xc0>)
 8001062:	2200      	movs	r2, #0
 8001064:	665a      	str	r2, [r3, #100]	; 0x64
  hfdcan2.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 8001066:	4b06      	ldr	r3, [pc, #24]	; (8001080 <MX_FDCAN2_Init+0xc0>)
 8001068:	2204      	movs	r2, #4
 800106a:	669a      	str	r2, [r3, #104]	; 0x68
  if (HAL_FDCAN_Init(&hfdcan2) != HAL_OK)
 800106c:	4804      	ldr	r0, [pc, #16]	; (8001080 <MX_FDCAN2_Init+0xc0>)
 800106e:	f003 fc3f 	bl	80048f0 <HAL_FDCAN_Init>
 8001072:	4603      	mov	r3, r0
 8001074:	2b00      	cmp	r3, #0
 8001076:	d001      	beq.n	800107c <MX_FDCAN2_Init+0xbc>
  {
    Error_Handler();
 8001078:	f000 fef0 	bl	8001e5c <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN2_Init 2 */

  /* USER CODE END FDCAN2_Init 2 */

}
 800107c:	bf00      	nop
 800107e:	bd80      	pop	{r7, pc}
 8001080:	24004524 	.word	0x24004524
 8001084:	4000a400 	.word	0x4000a400

08001088 <MX_I2C4_Init>:
  * @brief I2C4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C4_Init(void)
{
 8001088:	b580      	push	{r7, lr}
 800108a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C4_Init 0 */

  /* USER CODE BEGIN I2C4_Init 1 */

  /* USER CODE END I2C4_Init 1 */
  hi2c4.Instance = I2C4;
 800108c:	4b1b      	ldr	r3, [pc, #108]	; (80010fc <MX_I2C4_Init+0x74>)
 800108e:	4a1c      	ldr	r2, [pc, #112]	; (8001100 <MX_I2C4_Init+0x78>)
 8001090:	601a      	str	r2, [r3, #0]
  hi2c4.Init.Timing = 0x60404E72;
 8001092:	4b1a      	ldr	r3, [pc, #104]	; (80010fc <MX_I2C4_Init+0x74>)
 8001094:	4a1b      	ldr	r2, [pc, #108]	; (8001104 <MX_I2C4_Init+0x7c>)
 8001096:	605a      	str	r2, [r3, #4]
  hi2c4.Init.OwnAddress1 = 0;
 8001098:	4b18      	ldr	r3, [pc, #96]	; (80010fc <MX_I2C4_Init+0x74>)
 800109a:	2200      	movs	r2, #0
 800109c:	609a      	str	r2, [r3, #8]
  hi2c4.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800109e:	4b17      	ldr	r3, [pc, #92]	; (80010fc <MX_I2C4_Init+0x74>)
 80010a0:	2201      	movs	r2, #1
 80010a2:	60da      	str	r2, [r3, #12]
  hi2c4.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80010a4:	4b15      	ldr	r3, [pc, #84]	; (80010fc <MX_I2C4_Init+0x74>)
 80010a6:	2200      	movs	r2, #0
 80010a8:	611a      	str	r2, [r3, #16]
  hi2c4.Init.OwnAddress2 = 0;
 80010aa:	4b14      	ldr	r3, [pc, #80]	; (80010fc <MX_I2C4_Init+0x74>)
 80010ac:	2200      	movs	r2, #0
 80010ae:	615a      	str	r2, [r3, #20]
  hi2c4.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80010b0:	4b12      	ldr	r3, [pc, #72]	; (80010fc <MX_I2C4_Init+0x74>)
 80010b2:	2200      	movs	r2, #0
 80010b4:	619a      	str	r2, [r3, #24]
  hi2c4.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80010b6:	4b11      	ldr	r3, [pc, #68]	; (80010fc <MX_I2C4_Init+0x74>)
 80010b8:	2200      	movs	r2, #0
 80010ba:	61da      	str	r2, [r3, #28]
  hi2c4.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80010bc:	4b0f      	ldr	r3, [pc, #60]	; (80010fc <MX_I2C4_Init+0x74>)
 80010be:	2200      	movs	r2, #0
 80010c0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c4) != HAL_OK)
 80010c2:	480e      	ldr	r0, [pc, #56]	; (80010fc <MX_I2C4_Init+0x74>)
 80010c4:	f004 f958 	bl	8005378 <HAL_I2C_Init>
 80010c8:	4603      	mov	r3, r0
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	d001      	beq.n	80010d2 <MX_I2C4_Init+0x4a>
  {
    Error_Handler();
 80010ce:	f000 fec5 	bl	8001e5c <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c4, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80010d2:	2100      	movs	r1, #0
 80010d4:	4809      	ldr	r0, [pc, #36]	; (80010fc <MX_I2C4_Init+0x74>)
 80010d6:	f004 f9df 	bl	8005498 <HAL_I2CEx_ConfigAnalogFilter>
 80010da:	4603      	mov	r3, r0
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d001      	beq.n	80010e4 <MX_I2C4_Init+0x5c>
  {
    Error_Handler();
 80010e0:	f000 febc 	bl	8001e5c <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c4, 0) != HAL_OK)
 80010e4:	2100      	movs	r1, #0
 80010e6:	4805      	ldr	r0, [pc, #20]	; (80010fc <MX_I2C4_Init+0x74>)
 80010e8:	f004 fa21 	bl	800552e <HAL_I2CEx_ConfigDigitalFilter>
 80010ec:	4603      	mov	r3, r0
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d001      	beq.n	80010f6 <MX_I2C4_Init+0x6e>
  {
    Error_Handler();
 80010f2:	f000 feb3 	bl	8001e5c <Error_Handler>
  }
  /* USER CODE BEGIN I2C4_Init 2 */

  /* USER CODE END I2C4_Init 2 */

}
 80010f6:	bf00      	nop
 80010f8:	bd80      	pop	{r7, pc}
 80010fa:	bf00      	nop
 80010fc:	240000b0 	.word	0x240000b0
 8001100:	58001c00 	.word	0x58001c00
 8001104:	60404e72 	.word	0x60404e72

08001108 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8001108:	b580      	push	{r7, lr}
 800110a:	b086      	sub	sp, #24
 800110c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 800110e:	1d3b      	adds	r3, r7, #4
 8001110:	2200      	movs	r2, #0
 8001112:	601a      	str	r2, [r3, #0]
 8001114:	605a      	str	r2, [r3, #4]
 8001116:	609a      	str	r2, [r3, #8]
 8001118:	60da      	str	r2, [r3, #12]
 800111a:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 800111c:	2300      	movs	r3, #0
 800111e:	603b      	str	r3, [r7, #0]
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001120:	4b25      	ldr	r3, [pc, #148]	; (80011b8 <MX_RTC_Init+0xb0>)
 8001122:	4a26      	ldr	r2, [pc, #152]	; (80011bc <MX_RTC_Init+0xb4>)
 8001124:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001126:	4b24      	ldr	r3, [pc, #144]	; (80011b8 <MX_RTC_Init+0xb0>)
 8001128:	2200      	movs	r2, #0
 800112a:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 800112c:	4b22      	ldr	r3, [pc, #136]	; (80011b8 <MX_RTC_Init+0xb0>)
 800112e:	227f      	movs	r2, #127	; 0x7f
 8001130:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8001132:	4b21      	ldr	r3, [pc, #132]	; (80011b8 <MX_RTC_Init+0xb0>)
 8001134:	22ff      	movs	r2, #255	; 0xff
 8001136:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001138:	4b1f      	ldr	r3, [pc, #124]	; (80011b8 <MX_RTC_Init+0xb0>)
 800113a:	2200      	movs	r2, #0
 800113c:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800113e:	4b1e      	ldr	r3, [pc, #120]	; (80011b8 <MX_RTC_Init+0xb0>)
 8001140:	2200      	movs	r2, #0
 8001142:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001144:	4b1c      	ldr	r3, [pc, #112]	; (80011b8 <MX_RTC_Init+0xb0>)
 8001146:	2200      	movs	r2, #0
 8001148:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 800114a:	4b1b      	ldr	r3, [pc, #108]	; (80011b8 <MX_RTC_Init+0xb0>)
 800114c:	2200      	movs	r2, #0
 800114e:	615a      	str	r2, [r3, #20]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001150:	4819      	ldr	r0, [pc, #100]	; (80011b8 <MX_RTC_Init+0xb0>)
 8001152:	f007 fa5d 	bl	8008610 <HAL_RTC_Init>
 8001156:	4603      	mov	r3, r0
 8001158:	2b00      	cmp	r3, #0
 800115a:	d001      	beq.n	8001160 <MX_RTC_Init+0x58>
  {
    Error_Handler();
 800115c:	f000 fe7e 	bl	8001e5c <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x22;
 8001160:	2322      	movs	r3, #34	; 0x22
 8001162:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x22;
 8001164:	2322      	movs	r3, #34	; 0x22
 8001166:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x22;
 8001168:	2322      	movs	r3, #34	; 0x22
 800116a:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800116c:	2300      	movs	r3, #0
 800116e:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001170:	2300      	movs	r3, #0
 8001172:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8001174:	1d3b      	adds	r3, r7, #4
 8001176:	2201      	movs	r2, #1
 8001178:	4619      	mov	r1, r3
 800117a:	480f      	ldr	r0, [pc, #60]	; (80011b8 <MX_RTC_Init+0xb0>)
 800117c:	f007 fac0 	bl	8008700 <HAL_RTC_SetTime>
 8001180:	4603      	mov	r3, r0
 8001182:	2b00      	cmp	r3, #0
 8001184:	d001      	beq.n	800118a <MX_RTC_Init+0x82>
  {
    Error_Handler();
 8001186:	f000 fe69 	bl	8001e5c <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_THURSDAY;
 800118a:	2304      	movs	r3, #4
 800118c:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_FEBRUARY;
 800118e:	2302      	movs	r3, #2
 8001190:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x10;
 8001192:	2310      	movs	r3, #16
 8001194:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x22;
 8001196:	2322      	movs	r3, #34	; 0x22
 8001198:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 800119a:	463b      	mov	r3, r7
 800119c:	2201      	movs	r2, #1
 800119e:	4619      	mov	r1, r3
 80011a0:	4805      	ldr	r0, [pc, #20]	; (80011b8 <MX_RTC_Init+0xb0>)
 80011a2:	f007 fb4b 	bl	800883c <HAL_RTC_SetDate>
 80011a6:	4603      	mov	r3, r0
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d001      	beq.n	80011b0 <MX_RTC_Init+0xa8>
  {
    Error_Handler();
 80011ac:	f000 fe56 	bl	8001e5c <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80011b0:	bf00      	nop
 80011b2:	3718      	adds	r7, #24
 80011b4:	46bd      	mov	sp, r7
 80011b6:	bd80      	pop	{r7, pc}
 80011b8:	24004330 	.word	0x24004330
 80011bc:	58004000 	.word	0x58004000

080011c0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b098      	sub	sp, #96	; 0x60
 80011c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80011c6:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80011ca:	2200      	movs	r2, #0
 80011cc:	601a      	str	r2, [r3, #0]
 80011ce:	605a      	str	r2, [r3, #4]
 80011d0:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80011d2:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80011d6:	2200      	movs	r2, #0
 80011d8:	601a      	str	r2, [r3, #0]
 80011da:	605a      	str	r2, [r3, #4]
 80011dc:	609a      	str	r2, [r3, #8]
 80011de:	60da      	str	r2, [r3, #12]
 80011e0:	611a      	str	r2, [r3, #16]
 80011e2:	615a      	str	r2, [r3, #20]
 80011e4:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80011e6:	1d3b      	adds	r3, r7, #4
 80011e8:	2234      	movs	r2, #52	; 0x34
 80011ea:	2100      	movs	r1, #0
 80011ec:	4618      	mov	r0, r3
 80011ee:	f009 ffd5 	bl	800b19c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80011f2:	4b38      	ldr	r3, [pc, #224]	; (80012d4 <MX_TIM1_Init+0x114>)
 80011f4:	4a38      	ldr	r2, [pc, #224]	; (80012d8 <MX_TIM1_Init+0x118>)
 80011f6:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80011f8:	4b36      	ldr	r3, [pc, #216]	; (80012d4 <MX_TIM1_Init+0x114>)
 80011fa:	2200      	movs	r2, #0
 80011fc:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011fe:	4b35      	ldr	r3, [pc, #212]	; (80012d4 <MX_TIM1_Init+0x114>)
 8001200:	2200      	movs	r2, #0
 8001202:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001204:	4b33      	ldr	r3, [pc, #204]	; (80012d4 <MX_TIM1_Init+0x114>)
 8001206:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800120a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800120c:	4b31      	ldr	r3, [pc, #196]	; (80012d4 <MX_TIM1_Init+0x114>)
 800120e:	2200      	movs	r2, #0
 8001210:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001212:	4b30      	ldr	r3, [pc, #192]	; (80012d4 <MX_TIM1_Init+0x114>)
 8001214:	2200      	movs	r2, #0
 8001216:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001218:	4b2e      	ldr	r3, [pc, #184]	; (80012d4 <MX_TIM1_Init+0x114>)
 800121a:	2200      	movs	r2, #0
 800121c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800121e:	482d      	ldr	r0, [pc, #180]	; (80012d4 <MX_TIM1_Init+0x114>)
 8001220:	f007 fdff 	bl	8008e22 <HAL_TIM_PWM_Init>
 8001224:	4603      	mov	r3, r0
 8001226:	2b00      	cmp	r3, #0
 8001228:	d001      	beq.n	800122e <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 800122a:	f000 fe17 	bl	8001e5c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800122e:	2300      	movs	r3, #0
 8001230:	657b      	str	r3, [r7, #84]	; 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001232:	2300      	movs	r3, #0
 8001234:	65bb      	str	r3, [r7, #88]	; 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001236:	2300      	movs	r3, #0
 8001238:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800123a:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800123e:	4619      	mov	r1, r3
 8001240:	4824      	ldr	r0, [pc, #144]	; (80012d4 <MX_TIM1_Init+0x114>)
 8001242:	f008 fc1d 	bl	8009a80 <HAL_TIMEx_MasterConfigSynchronization>
 8001246:	4603      	mov	r3, r0
 8001248:	2b00      	cmp	r3, #0
 800124a:	d001      	beq.n	8001250 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 800124c:	f000 fe06 	bl	8001e5c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001250:	2360      	movs	r3, #96	; 0x60
 8001252:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.Pulse = 0;
 8001254:	2300      	movs	r3, #0
 8001256:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001258:	2300      	movs	r3, #0
 800125a:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800125c:	2300      	movs	r3, #0
 800125e:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001260:	2300      	movs	r3, #0
 8001262:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001264:	2300      	movs	r3, #0
 8001266:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001268:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800126c:	220c      	movs	r2, #12
 800126e:	4619      	mov	r1, r3
 8001270:	4818      	ldr	r0, [pc, #96]	; (80012d4 <MX_TIM1_Init+0x114>)
 8001272:	f007 ff4d 	bl	8009110 <HAL_TIM_PWM_ConfigChannel>
 8001276:	4603      	mov	r3, r0
 8001278:	2b00      	cmp	r3, #0
 800127a:	d001      	beq.n	8001280 <MX_TIM1_Init+0xc0>
  {
    Error_Handler();
 800127c:	f000 fdee 	bl	8001e5c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001280:	2300      	movs	r3, #0
 8001282:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001284:	2300      	movs	r3, #0
 8001286:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001288:	2300      	movs	r3, #0
 800128a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800128c:	2300      	movs	r3, #0
 800128e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001290:	2300      	movs	r3, #0
 8001292:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001294:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001298:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800129a:	2300      	movs	r3, #0
 800129c:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800129e:	2300      	movs	r3, #0
 80012a0:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80012a2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80012a6:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 80012a8:	2300      	movs	r3, #0
 80012aa:	62fb      	str	r3, [r7, #44]	; 0x2c
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80012ac:	2300      	movs	r3, #0
 80012ae:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80012b0:	1d3b      	adds	r3, r7, #4
 80012b2:	4619      	mov	r1, r3
 80012b4:	4807      	ldr	r0, [pc, #28]	; (80012d4 <MX_TIM1_Init+0x114>)
 80012b6:	f008 fc7f 	bl	8009bb8 <HAL_TIMEx_ConfigBreakDeadTime>
 80012ba:	4603      	mov	r3, r0
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d001      	beq.n	80012c4 <MX_TIM1_Init+0x104>
  {
    Error_Handler();
 80012c0:	f000 fdcc 	bl	8001e5c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80012c4:	4803      	ldr	r0, [pc, #12]	; (80012d4 <MX_TIM1_Init+0x114>)
 80012c6:	f001 f971 	bl	80025ac <HAL_TIM_MspPostInit>

}
 80012ca:	bf00      	nop
 80012cc:	3760      	adds	r7, #96	; 0x60
 80012ce:	46bd      	mov	sp, r7
 80012d0:	bd80      	pop	{r7, pc}
 80012d2:	bf00      	nop
 80012d4:	240043f4 	.word	0x240043f4
 80012d8:	40010000 	.word	0x40010000

080012dc <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	b08a      	sub	sp, #40	; 0x28
 80012e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012e2:	f107 031c 	add.w	r3, r7, #28
 80012e6:	2200      	movs	r2, #0
 80012e8:	601a      	str	r2, [r3, #0]
 80012ea:	605a      	str	r2, [r3, #4]
 80012ec:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80012ee:	463b      	mov	r3, r7
 80012f0:	2200      	movs	r2, #0
 80012f2:	601a      	str	r2, [r3, #0]
 80012f4:	605a      	str	r2, [r3, #4]
 80012f6:	609a      	str	r2, [r3, #8]
 80012f8:	60da      	str	r2, [r3, #12]
 80012fa:	611a      	str	r2, [r3, #16]
 80012fc:	615a      	str	r2, [r3, #20]
 80012fe:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001300:	4b2c      	ldr	r3, [pc, #176]	; (80013b4 <MX_TIM4_Init+0xd8>)
 8001302:	4a2d      	ldr	r2, [pc, #180]	; (80013b8 <MX_TIM4_Init+0xdc>)
 8001304:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001306:	4b2b      	ldr	r3, [pc, #172]	; (80013b4 <MX_TIM4_Init+0xd8>)
 8001308:	2200      	movs	r2, #0
 800130a:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800130c:	4b29      	ldr	r3, [pc, #164]	; (80013b4 <MX_TIM4_Init+0xd8>)
 800130e:	2200      	movs	r2, #0
 8001310:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8001312:	4b28      	ldr	r3, [pc, #160]	; (80013b4 <MX_TIM4_Init+0xd8>)
 8001314:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001318:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800131a:	4b26      	ldr	r3, [pc, #152]	; (80013b4 <MX_TIM4_Init+0xd8>)
 800131c:	2200      	movs	r2, #0
 800131e:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001320:	4b24      	ldr	r3, [pc, #144]	; (80013b4 <MX_TIM4_Init+0xd8>)
 8001322:	2200      	movs	r2, #0
 8001324:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001326:	4823      	ldr	r0, [pc, #140]	; (80013b4 <MX_TIM4_Init+0xd8>)
 8001328:	f007 fd7b 	bl	8008e22 <HAL_TIM_PWM_Init>
 800132c:	4603      	mov	r3, r0
 800132e:	2b00      	cmp	r3, #0
 8001330:	d001      	beq.n	8001336 <MX_TIM4_Init+0x5a>
  {
    Error_Handler();
 8001332:	f000 fd93 	bl	8001e5c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001336:	2300      	movs	r3, #0
 8001338:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800133a:	2300      	movs	r3, #0
 800133c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800133e:	f107 031c 	add.w	r3, r7, #28
 8001342:	4619      	mov	r1, r3
 8001344:	481b      	ldr	r0, [pc, #108]	; (80013b4 <MX_TIM4_Init+0xd8>)
 8001346:	f008 fb9b 	bl	8009a80 <HAL_TIMEx_MasterConfigSynchronization>
 800134a:	4603      	mov	r3, r0
 800134c:	2b00      	cmp	r3, #0
 800134e:	d001      	beq.n	8001354 <MX_TIM4_Init+0x78>
  {
    Error_Handler();
 8001350:	f000 fd84 	bl	8001e5c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001354:	2360      	movs	r3, #96	; 0x60
 8001356:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001358:	2300      	movs	r3, #0
 800135a:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800135c:	2300      	movs	r3, #0
 800135e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001360:	2300      	movs	r3, #0
 8001362:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001364:	463b      	mov	r3, r7
 8001366:	2204      	movs	r2, #4
 8001368:	4619      	mov	r1, r3
 800136a:	4812      	ldr	r0, [pc, #72]	; (80013b4 <MX_TIM4_Init+0xd8>)
 800136c:	f007 fed0 	bl	8009110 <HAL_TIM_PWM_ConfigChannel>
 8001370:	4603      	mov	r3, r0
 8001372:	2b00      	cmp	r3, #0
 8001374:	d001      	beq.n	800137a <MX_TIM4_Init+0x9e>
  {
    Error_Handler();
 8001376:	f000 fd71 	bl	8001e5c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800137a:	463b      	mov	r3, r7
 800137c:	2208      	movs	r2, #8
 800137e:	4619      	mov	r1, r3
 8001380:	480c      	ldr	r0, [pc, #48]	; (80013b4 <MX_TIM4_Init+0xd8>)
 8001382:	f007 fec5 	bl	8009110 <HAL_TIM_PWM_ConfigChannel>
 8001386:	4603      	mov	r3, r0
 8001388:	2b00      	cmp	r3, #0
 800138a:	d001      	beq.n	8001390 <MX_TIM4_Init+0xb4>
  {
    Error_Handler();
 800138c:	f000 fd66 	bl	8001e5c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001390:	463b      	mov	r3, r7
 8001392:	220c      	movs	r2, #12
 8001394:	4619      	mov	r1, r3
 8001396:	4807      	ldr	r0, [pc, #28]	; (80013b4 <MX_TIM4_Init+0xd8>)
 8001398:	f007 feba 	bl	8009110 <HAL_TIM_PWM_ConfigChannel>
 800139c:	4603      	mov	r3, r0
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d001      	beq.n	80013a6 <MX_TIM4_Init+0xca>
  {
    Error_Handler();
 80013a2:	f000 fd5b 	bl	8001e5c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 80013a6:	4803      	ldr	r0, [pc, #12]	; (80013b4 <MX_TIM4_Init+0xd8>)
 80013a8:	f001 f900 	bl	80025ac <HAL_TIM_MspPostInit>

}
 80013ac:	bf00      	nop
 80013ae:	3728      	adds	r7, #40	; 0x28
 80013b0:	46bd      	mov	sp, r7
 80013b2:	bd80      	pop	{r7, pc}
 80013b4:	240000fc 	.word	0x240000fc
 80013b8:	40000800 	.word	0x40000800

080013bc <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 80013bc:	b580      	push	{r7, lr}
 80013be:	b08a      	sub	sp, #40	; 0x28
 80013c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013c2:	f107 031c 	add.w	r3, r7, #28
 80013c6:	2200      	movs	r2, #0
 80013c8:	601a      	str	r2, [r3, #0]
 80013ca:	605a      	str	r2, [r3, #4]
 80013cc:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80013ce:	463b      	mov	r3, r7
 80013d0:	2200      	movs	r2, #0
 80013d2:	601a      	str	r2, [r3, #0]
 80013d4:	605a      	str	r2, [r3, #4]
 80013d6:	609a      	str	r2, [r3, #8]
 80013d8:	60da      	str	r2, [r3, #12]
 80013da:	611a      	str	r2, [r3, #16]
 80013dc:	615a      	str	r2, [r3, #20]
 80013de:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80013e0:	4b21      	ldr	r3, [pc, #132]	; (8001468 <MX_TIM5_Init+0xac>)
 80013e2:	4a22      	ldr	r2, [pc, #136]	; (800146c <MX_TIM5_Init+0xb0>)
 80013e4:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 80013e6:	4b20      	ldr	r3, [pc, #128]	; (8001468 <MX_TIM5_Init+0xac>)
 80013e8:	2200      	movs	r2, #0
 80013ea:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013ec:	4b1e      	ldr	r3, [pc, #120]	; (8001468 <MX_TIM5_Init+0xac>)
 80013ee:	2200      	movs	r2, #0
 80013f0:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 80013f2:	4b1d      	ldr	r3, [pc, #116]	; (8001468 <MX_TIM5_Init+0xac>)
 80013f4:	f04f 32ff 	mov.w	r2, #4294967295
 80013f8:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013fa:	4b1b      	ldr	r3, [pc, #108]	; (8001468 <MX_TIM5_Init+0xac>)
 80013fc:	2200      	movs	r2, #0
 80013fe:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001400:	4b19      	ldr	r3, [pc, #100]	; (8001468 <MX_TIM5_Init+0xac>)
 8001402:	2200      	movs	r2, #0
 8001404:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8001406:	4818      	ldr	r0, [pc, #96]	; (8001468 <MX_TIM5_Init+0xac>)
 8001408:	f007 fd0b 	bl	8008e22 <HAL_TIM_PWM_Init>
 800140c:	4603      	mov	r3, r0
 800140e:	2b00      	cmp	r3, #0
 8001410:	d001      	beq.n	8001416 <MX_TIM5_Init+0x5a>
  {
    Error_Handler();
 8001412:	f000 fd23 	bl	8001e5c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001416:	2300      	movs	r3, #0
 8001418:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800141a:	2300      	movs	r3, #0
 800141c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800141e:	f107 031c 	add.w	r3, r7, #28
 8001422:	4619      	mov	r1, r3
 8001424:	4810      	ldr	r0, [pc, #64]	; (8001468 <MX_TIM5_Init+0xac>)
 8001426:	f008 fb2b 	bl	8009a80 <HAL_TIMEx_MasterConfigSynchronization>
 800142a:	4603      	mov	r3, r0
 800142c:	2b00      	cmp	r3, #0
 800142e:	d001      	beq.n	8001434 <MX_TIM5_Init+0x78>
  {
    Error_Handler();
 8001430:	f000 fd14 	bl	8001e5c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001434:	2360      	movs	r3, #96	; 0x60
 8001436:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001438:	2300      	movs	r3, #0
 800143a:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800143c:	2300      	movs	r3, #0
 800143e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001440:	2300      	movs	r3, #0
 8001442:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001444:	463b      	mov	r3, r7
 8001446:	2200      	movs	r2, #0
 8001448:	4619      	mov	r1, r3
 800144a:	4807      	ldr	r0, [pc, #28]	; (8001468 <MX_TIM5_Init+0xac>)
 800144c:	f007 fe60 	bl	8009110 <HAL_TIM_PWM_ConfigChannel>
 8001450:	4603      	mov	r3, r0
 8001452:	2b00      	cmp	r3, #0
 8001454:	d001      	beq.n	800145a <MX_TIM5_Init+0x9e>
  {
    Error_Handler();
 8001456:	f000 fd01 	bl	8001e5c <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 800145a:	4803      	ldr	r0, [pc, #12]	; (8001468 <MX_TIM5_Init+0xac>)
 800145c:	f001 f8a6 	bl	80025ac <HAL_TIM_MspPostInit>

}
 8001460:	bf00      	nop
 8001462:	3728      	adds	r7, #40	; 0x28
 8001464:	46bd      	mov	sp, r7
 8001466:	bd80      	pop	{r7, pc}
 8001468:	24004128 	.word	0x24004128
 800146c:	40000c00 	.word	0x40000c00

08001470 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	b084      	sub	sp, #16
 8001474:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001476:	1d3b      	adds	r3, r7, #4
 8001478:	2200      	movs	r2, #0
 800147a:	601a      	str	r2, [r3, #0]
 800147c:	605a      	str	r2, [r3, #4]
 800147e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8001480:	4b15      	ldr	r3, [pc, #84]	; (80014d8 <MX_TIM7_Init+0x68>)
 8001482:	4a16      	ldr	r2, [pc, #88]	; (80014dc <MX_TIM7_Init+0x6c>)
 8001484:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 27500-1;
 8001486:	4b14      	ldr	r3, [pc, #80]	; (80014d8 <MX_TIM7_Init+0x68>)
 8001488:	f646 326b 	movw	r2, #27499	; 0x6b6b
 800148c:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800148e:	4b12      	ldr	r3, [pc, #72]	; (80014d8 <MX_TIM7_Init+0x68>)
 8001490:	2200      	movs	r2, #0
 8001492:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 500-1;
 8001494:	4b10      	ldr	r3, [pc, #64]	; (80014d8 <MX_TIM7_Init+0x68>)
 8001496:	f240 12f3 	movw	r2, #499	; 0x1f3
 800149a:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800149c:	4b0e      	ldr	r3, [pc, #56]	; (80014d8 <MX_TIM7_Init+0x68>)
 800149e:	2200      	movs	r2, #0
 80014a0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80014a2:	480d      	ldr	r0, [pc, #52]	; (80014d8 <MX_TIM7_Init+0x68>)
 80014a4:	f007 fb0a 	bl	8008abc <HAL_TIM_Base_Init>
 80014a8:	4603      	mov	r3, r0
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d001      	beq.n	80014b2 <MX_TIM7_Init+0x42>
  {
    Error_Handler();
 80014ae:	f000 fcd5 	bl	8001e5c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014b2:	2300      	movs	r3, #0
 80014b4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014b6:	2300      	movs	r3, #0
 80014b8:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80014ba:	1d3b      	adds	r3, r7, #4
 80014bc:	4619      	mov	r1, r3
 80014be:	4806      	ldr	r0, [pc, #24]	; (80014d8 <MX_TIM7_Init+0x68>)
 80014c0:	f008 fade 	bl	8009a80 <HAL_TIMEx_MasterConfigSynchronization>
 80014c4:	4603      	mov	r3, r0
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d001      	beq.n	80014ce <MX_TIM7_Init+0x5e>
  {
    Error_Handler();
 80014ca:	f000 fcc7 	bl	8001e5c <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 80014ce:	bf00      	nop
 80014d0:	3710      	adds	r7, #16
 80014d2:	46bd      	mov	sp, r7
 80014d4:	bd80      	pop	{r7, pc}
 80014d6:	bf00      	nop
 80014d8:	240044d8 	.word	0x240044d8
 80014dc:	40001400 	.word	0x40001400

080014e0 <MX_TIM13_Init>:
  * @brief TIM13 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM13_Init(void)
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	af00      	add	r7, sp, #0
  /* USER CODE END TIM13_Init 0 */

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 80014e4:	4b0e      	ldr	r3, [pc, #56]	; (8001520 <MX_TIM13_Init+0x40>)
 80014e6:	4a0f      	ldr	r2, [pc, #60]	; (8001524 <MX_TIM13_Init+0x44>)
 80014e8:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 27500 -1;
 80014ea:	4b0d      	ldr	r3, [pc, #52]	; (8001520 <MX_TIM13_Init+0x40>)
 80014ec:	f646 326b 	movw	r2, #27499	; 0x6b6b
 80014f0:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014f2:	4b0b      	ldr	r3, [pc, #44]	; (8001520 <MX_TIM13_Init+0x40>)
 80014f4:	2200      	movs	r2, #0
 80014f6:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 1500-1;
 80014f8:	4b09      	ldr	r3, [pc, #36]	; (8001520 <MX_TIM13_Init+0x40>)
 80014fa:	f240 52db 	movw	r2, #1499	; 0x5db
 80014fe:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001500:	4b07      	ldr	r3, [pc, #28]	; (8001520 <MX_TIM13_Init+0x40>)
 8001502:	2200      	movs	r2, #0
 8001504:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001506:	4b06      	ldr	r3, [pc, #24]	; (8001520 <MX_TIM13_Init+0x40>)
 8001508:	2200      	movs	r2, #0
 800150a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 800150c:	4804      	ldr	r0, [pc, #16]	; (8001520 <MX_TIM13_Init+0x40>)
 800150e:	f007 fad5 	bl	8008abc <HAL_TIM_Base_Init>
 8001512:	4603      	mov	r3, r0
 8001514:	2b00      	cmp	r3, #0
 8001516:	d001      	beq.n	800151c <MX_TIM13_Init+0x3c>
  {
    Error_Handler();
 8001518:	f000 fca0 	bl	8001e5c <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */
  /* USER CODE END TIM13_Init 2 */

}
 800151c:	bf00      	nop
 800151e:	bd80      	pop	{r7, pc}
 8001520:	24004254 	.word	0x24004254
 8001524:	40001c00 	.word	0x40001c00

08001528 <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 8001528:	b580      	push	{r7, lr}
 800152a:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 800152c:	4b0e      	ldr	r3, [pc, #56]	; (8001568 <MX_TIM14_Init+0x40>)
 800152e:	4a0f      	ldr	r2, [pc, #60]	; (800156c <MX_TIM14_Init+0x44>)
 8001530:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 2750-1;
 8001532:	4b0d      	ldr	r3, [pc, #52]	; (8001568 <MX_TIM14_Init+0x40>)
 8001534:	f640 22bd 	movw	r2, #2749	; 0xabd
 8001538:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 800153a:	4b0b      	ldr	r3, [pc, #44]	; (8001568 <MX_TIM14_Init+0x40>)
 800153c:	2200      	movs	r2, #0
 800153e:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 65535;
 8001540:	4b09      	ldr	r3, [pc, #36]	; (8001568 <MX_TIM14_Init+0x40>)
 8001542:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001546:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001548:	4b07      	ldr	r3, [pc, #28]	; (8001568 <MX_TIM14_Init+0x40>)
 800154a:	2200      	movs	r2, #0
 800154c:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800154e:	4b06      	ldr	r3, [pc, #24]	; (8001568 <MX_TIM14_Init+0x40>)
 8001550:	2200      	movs	r2, #0
 8001552:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8001554:	4804      	ldr	r0, [pc, #16]	; (8001568 <MX_TIM14_Init+0x40>)
 8001556:	f007 fab1 	bl	8008abc <HAL_TIM_Base_Init>
 800155a:	4603      	mov	r3, r0
 800155c:	2b00      	cmp	r3, #0
 800155e:	d001      	beq.n	8001564 <MX_TIM14_Init+0x3c>
  {
    Error_Handler();
 8001560:	f000 fc7c 	bl	8001e5c <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 8001564:	bf00      	nop
 8001566:	bd80      	pop	{r7, pc}
 8001568:	24004440 	.word	0x24004440
 800156c:	40002000 	.word	0x40002000

08001570 <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8001574:	4b10      	ldr	r3, [pc, #64]	; (80015b8 <MX_TIM16_Init+0x48>)
 8001576:	4a11      	ldr	r2, [pc, #68]	; (80015bc <MX_TIM16_Init+0x4c>)
 8001578:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 27500-1;
 800157a:	4b0f      	ldr	r3, [pc, #60]	; (80015b8 <MX_TIM16_Init+0x48>)
 800157c:	f646 326b 	movw	r2, #27499	; 0x6b6b
 8001580:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001582:	4b0d      	ldr	r3, [pc, #52]	; (80015b8 <MX_TIM16_Init+0x48>)
 8001584:	2200      	movs	r2, #0
 8001586:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 3500-1;
 8001588:	4b0b      	ldr	r3, [pc, #44]	; (80015b8 <MX_TIM16_Init+0x48>)
 800158a:	f640 52ab 	movw	r2, #3499	; 0xdab
 800158e:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001590:	4b09      	ldr	r3, [pc, #36]	; (80015b8 <MX_TIM16_Init+0x48>)
 8001592:	2200      	movs	r2, #0
 8001594:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8001596:	4b08      	ldr	r3, [pc, #32]	; (80015b8 <MX_TIM16_Init+0x48>)
 8001598:	2200      	movs	r2, #0
 800159a:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800159c:	4b06      	ldr	r3, [pc, #24]	; (80015b8 <MX_TIM16_Init+0x48>)
 800159e:	2200      	movs	r2, #0
 80015a0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 80015a2:	4805      	ldr	r0, [pc, #20]	; (80015b8 <MX_TIM16_Init+0x48>)
 80015a4:	f007 fa8a 	bl	8008abc <HAL_TIM_Base_Init>
 80015a8:	4603      	mov	r3, r0
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d001      	beq.n	80015b2 <MX_TIM16_Init+0x42>
  {
    Error_Handler();
 80015ae:	f000 fc55 	bl	8001e5c <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 80015b2:	bf00      	nop
 80015b4:	bd80      	pop	{r7, pc}
 80015b6:	bf00      	nop
 80015b8:	2400448c 	.word	0x2400448c
 80015bc:	40014400 	.word	0x40014400

080015c0 <MX_TIM17_Init>:
  * @brief TIM17 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM17_Init(void)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	af00      	add	r7, sp, #0
  /* USER CODE END TIM17_Init 0 */

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 80015c4:	4b10      	ldr	r3, [pc, #64]	; (8001608 <MX_TIM17_Init+0x48>)
 80015c6:	4a11      	ldr	r2, [pc, #68]	; (800160c <MX_TIM17_Init+0x4c>)
 80015c8:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 27500-1;
 80015ca:	4b0f      	ldr	r3, [pc, #60]	; (8001608 <MX_TIM17_Init+0x48>)
 80015cc:	f646 326b 	movw	r2, #27499	; 0x6b6b
 80015d0:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015d2:	4b0d      	ldr	r3, [pc, #52]	; (8001608 <MX_TIM17_Init+0x48>)
 80015d4:	2200      	movs	r2, #0
 80015d6:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 5000-1;
 80015d8:	4b0b      	ldr	r3, [pc, #44]	; (8001608 <MX_TIM17_Init+0x48>)
 80015da:	f241 3287 	movw	r2, #4999	; 0x1387
 80015de:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015e0:	4b09      	ldr	r3, [pc, #36]	; (8001608 <MX_TIM17_Init+0x48>)
 80015e2:	2200      	movs	r2, #0
 80015e4:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 80015e6:	4b08      	ldr	r3, [pc, #32]	; (8001608 <MX_TIM17_Init+0x48>)
 80015e8:	2200      	movs	r2, #0
 80015ea:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015ec:	4b06      	ldr	r3, [pc, #24]	; (8001608 <MX_TIM17_Init+0x48>)
 80015ee:	2200      	movs	r2, #0
 80015f0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 80015f2:	4805      	ldr	r0, [pc, #20]	; (8001608 <MX_TIM17_Init+0x48>)
 80015f4:	f007 fa62 	bl	8008abc <HAL_TIM_Base_Init>
 80015f8:	4603      	mov	r3, r0
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d001      	beq.n	8001602 <MX_TIM17_Init+0x42>
  {
    Error_Handler();
 80015fe:	f000 fc2d 	bl	8001e5c <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */

}
 8001602:	bf00      	nop
 8001604:	bd80      	pop	{r7, pc}
 8001606:	bf00      	nop
 8001608:	240040dc 	.word	0x240040dc
 800160c:	40014800 	.word	0x40014800

08001610 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001614:	4b22      	ldr	r3, [pc, #136]	; (80016a0 <MX_USART1_UART_Init+0x90>)
 8001616:	4a23      	ldr	r2, [pc, #140]	; (80016a4 <MX_USART1_UART_Init+0x94>)
 8001618:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800161a:	4b21      	ldr	r3, [pc, #132]	; (80016a0 <MX_USART1_UART_Init+0x90>)
 800161c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001620:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001622:	4b1f      	ldr	r3, [pc, #124]	; (80016a0 <MX_USART1_UART_Init+0x90>)
 8001624:	2200      	movs	r2, #0
 8001626:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001628:	4b1d      	ldr	r3, [pc, #116]	; (80016a0 <MX_USART1_UART_Init+0x90>)
 800162a:	2200      	movs	r2, #0
 800162c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800162e:	4b1c      	ldr	r3, [pc, #112]	; (80016a0 <MX_USART1_UART_Init+0x90>)
 8001630:	2200      	movs	r2, #0
 8001632:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001634:	4b1a      	ldr	r3, [pc, #104]	; (80016a0 <MX_USART1_UART_Init+0x90>)
 8001636:	220c      	movs	r2, #12
 8001638:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800163a:	4b19      	ldr	r3, [pc, #100]	; (80016a0 <MX_USART1_UART_Init+0x90>)
 800163c:	2200      	movs	r2, #0
 800163e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001640:	4b17      	ldr	r3, [pc, #92]	; (80016a0 <MX_USART1_UART_Init+0x90>)
 8001642:	2200      	movs	r2, #0
 8001644:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001646:	4b16      	ldr	r3, [pc, #88]	; (80016a0 <MX_USART1_UART_Init+0x90>)
 8001648:	2200      	movs	r2, #0
 800164a:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800164c:	4b14      	ldr	r3, [pc, #80]	; (80016a0 <MX_USART1_UART_Init+0x90>)
 800164e:	2200      	movs	r2, #0
 8001650:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001652:	4b13      	ldr	r3, [pc, #76]	; (80016a0 <MX_USART1_UART_Init+0x90>)
 8001654:	2200      	movs	r2, #0
 8001656:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001658:	4811      	ldr	r0, [pc, #68]	; (80016a0 <MX_USART1_UART_Init+0x90>)
 800165a:	f008 fb6b 	bl	8009d34 <HAL_UART_Init>
 800165e:	4603      	mov	r3, r0
 8001660:	2b00      	cmp	r3, #0
 8001662:	d001      	beq.n	8001668 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8001664:	f000 fbfa 	bl	8001e5c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001668:	2100      	movs	r1, #0
 800166a:	480d      	ldr	r0, [pc, #52]	; (80016a0 <MX_USART1_UART_Init+0x90>)
 800166c:	f009 fc94 	bl	800af98 <HAL_UARTEx_SetTxFifoThreshold>
 8001670:	4603      	mov	r3, r0
 8001672:	2b00      	cmp	r3, #0
 8001674:	d001      	beq.n	800167a <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8001676:	f000 fbf1 	bl	8001e5c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800167a:	2100      	movs	r1, #0
 800167c:	4808      	ldr	r0, [pc, #32]	; (80016a0 <MX_USART1_UART_Init+0x90>)
 800167e:	f009 fcc9 	bl	800b014 <HAL_UARTEx_SetRxFifoThreshold>
 8001682:	4603      	mov	r3, r0
 8001684:	2b00      	cmp	r3, #0
 8001686:	d001      	beq.n	800168c <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001688:	f000 fbe8 	bl	8001e5c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 800168c:	4804      	ldr	r0, [pc, #16]	; (80016a0 <MX_USART1_UART_Init+0x90>)
 800168e:	f009 fc4a 	bl	800af26 <HAL_UARTEx_DisableFifoMode>
 8001692:	4603      	mov	r3, r0
 8001694:	2b00      	cmp	r3, #0
 8001696:	d001      	beq.n	800169c <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001698:	f000 fbe0 	bl	8001e5c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800169c:	bf00      	nop
 800169e:	bd80      	pop	{r7, pc}
 80016a0:	240042a0 	.word	0x240042a0
 80016a4:	40011000 	.word	0x40011000

080016a8 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80016ac:	4b22      	ldr	r3, [pc, #136]	; (8001738 <MX_USART3_UART_Init+0x90>)
 80016ae:	4a23      	ldr	r2, [pc, #140]	; (800173c <MX_USART3_UART_Init+0x94>)
 80016b0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80016b2:	4b21      	ldr	r3, [pc, #132]	; (8001738 <MX_USART3_UART_Init+0x90>)
 80016b4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80016b8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80016ba:	4b1f      	ldr	r3, [pc, #124]	; (8001738 <MX_USART3_UART_Init+0x90>)
 80016bc:	2200      	movs	r2, #0
 80016be:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80016c0:	4b1d      	ldr	r3, [pc, #116]	; (8001738 <MX_USART3_UART_Init+0x90>)
 80016c2:	2200      	movs	r2, #0
 80016c4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80016c6:	4b1c      	ldr	r3, [pc, #112]	; (8001738 <MX_USART3_UART_Init+0x90>)
 80016c8:	2200      	movs	r2, #0
 80016ca:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80016cc:	4b1a      	ldr	r3, [pc, #104]	; (8001738 <MX_USART3_UART_Init+0x90>)
 80016ce:	220c      	movs	r2, #12
 80016d0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80016d2:	4b19      	ldr	r3, [pc, #100]	; (8001738 <MX_USART3_UART_Init+0x90>)
 80016d4:	2200      	movs	r2, #0
 80016d6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80016d8:	4b17      	ldr	r3, [pc, #92]	; (8001738 <MX_USART3_UART_Init+0x90>)
 80016da:	2200      	movs	r2, #0
 80016dc:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80016de:	4b16      	ldr	r3, [pc, #88]	; (8001738 <MX_USART3_UART_Init+0x90>)
 80016e0:	2200      	movs	r2, #0
 80016e2:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80016e4:	4b14      	ldr	r3, [pc, #80]	; (8001738 <MX_USART3_UART_Init+0x90>)
 80016e6:	2200      	movs	r2, #0
 80016e8:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80016ea:	4b13      	ldr	r3, [pc, #76]	; (8001738 <MX_USART3_UART_Init+0x90>)
 80016ec:	2200      	movs	r2, #0
 80016ee:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80016f0:	4811      	ldr	r0, [pc, #68]	; (8001738 <MX_USART3_UART_Init+0x90>)
 80016f2:	f008 fb1f 	bl	8009d34 <HAL_UART_Init>
 80016f6:	4603      	mov	r3, r0
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d001      	beq.n	8001700 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 80016fc:	f000 fbae 	bl	8001e5c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001700:	2100      	movs	r1, #0
 8001702:	480d      	ldr	r0, [pc, #52]	; (8001738 <MX_USART3_UART_Init+0x90>)
 8001704:	f009 fc48 	bl	800af98 <HAL_UARTEx_SetTxFifoThreshold>
 8001708:	4603      	mov	r3, r0
 800170a:	2b00      	cmp	r3, #0
 800170c:	d001      	beq.n	8001712 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 800170e:	f000 fba5 	bl	8001e5c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001712:	2100      	movs	r1, #0
 8001714:	4808      	ldr	r0, [pc, #32]	; (8001738 <MX_USART3_UART_Init+0x90>)
 8001716:	f009 fc7d 	bl	800b014 <HAL_UARTEx_SetRxFifoThreshold>
 800171a:	4603      	mov	r3, r0
 800171c:	2b00      	cmp	r3, #0
 800171e:	d001      	beq.n	8001724 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8001720:	f000 fb9c 	bl	8001e5c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8001724:	4804      	ldr	r0, [pc, #16]	; (8001738 <MX_USART3_UART_Init+0x90>)
 8001726:	f009 fbfe 	bl	800af26 <HAL_UARTEx_DisableFifoMode>
 800172a:	4603      	mov	r3, r0
 800172c:	2b00      	cmp	r3, #0
 800172e:	d001      	beq.n	8001734 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8001730:	f000 fb94 	bl	8001e5c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001734:	bf00      	nop
 8001736:	bd80      	pop	{r7, pc}
 8001738:	2400015c 	.word	0x2400015c
 800173c:	40004800 	.word	0x40004800

08001740 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001740:	b580      	push	{r7, lr}
 8001742:	b08e      	sub	sp, #56	; 0x38
 8001744:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001746:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800174a:	2200      	movs	r2, #0
 800174c:	601a      	str	r2, [r3, #0]
 800174e:	605a      	str	r2, [r3, #4]
 8001750:	609a      	str	r2, [r3, #8]
 8001752:	60da      	str	r2, [r3, #12]
 8001754:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001756:	4bbf      	ldr	r3, [pc, #764]	; (8001a54 <MX_GPIO_Init+0x314>)
 8001758:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800175c:	4abd      	ldr	r2, [pc, #756]	; (8001a54 <MX_GPIO_Init+0x314>)
 800175e:	f043 0302 	orr.w	r3, r3, #2
 8001762:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001766:	4bbb      	ldr	r3, [pc, #748]	; (8001a54 <MX_GPIO_Init+0x314>)
 8001768:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800176c:	f003 0302 	and.w	r3, r3, #2
 8001770:	623b      	str	r3, [r7, #32]
 8001772:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001774:	4bb7      	ldr	r3, [pc, #732]	; (8001a54 <MX_GPIO_Init+0x314>)
 8001776:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800177a:	4ab6      	ldr	r2, [pc, #728]	; (8001a54 <MX_GPIO_Init+0x314>)
 800177c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001780:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001784:	4bb3      	ldr	r3, [pc, #716]	; (8001a54 <MX_GPIO_Init+0x314>)
 8001786:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800178a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800178e:	61fb      	str	r3, [r7, #28]
 8001790:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001792:	4bb0      	ldr	r3, [pc, #704]	; (8001a54 <MX_GPIO_Init+0x314>)
 8001794:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001798:	4aae      	ldr	r2, [pc, #696]	; (8001a54 <MX_GPIO_Init+0x314>)
 800179a:	f043 0308 	orr.w	r3, r3, #8
 800179e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80017a2:	4bac      	ldr	r3, [pc, #688]	; (8001a54 <MX_GPIO_Init+0x314>)
 80017a4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80017a8:	f003 0308 	and.w	r3, r3, #8
 80017ac:	61bb      	str	r3, [r7, #24]
 80017ae:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80017b0:	4ba8      	ldr	r3, [pc, #672]	; (8001a54 <MX_GPIO_Init+0x314>)
 80017b2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80017b6:	4aa7      	ldr	r2, [pc, #668]	; (8001a54 <MX_GPIO_Init+0x314>)
 80017b8:	f043 0301 	orr.w	r3, r3, #1
 80017bc:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80017c0:	4ba4      	ldr	r3, [pc, #656]	; (8001a54 <MX_GPIO_Init+0x314>)
 80017c2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80017c6:	f003 0301 	and.w	r3, r3, #1
 80017ca:	617b      	str	r3, [r7, #20]
 80017cc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80017ce:	4ba1      	ldr	r3, [pc, #644]	; (8001a54 <MX_GPIO_Init+0x314>)
 80017d0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80017d4:	4a9f      	ldr	r2, [pc, #636]	; (8001a54 <MX_GPIO_Init+0x314>)
 80017d6:	f043 0310 	orr.w	r3, r3, #16
 80017da:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80017de:	4b9d      	ldr	r3, [pc, #628]	; (8001a54 <MX_GPIO_Init+0x314>)
 80017e0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80017e4:	f003 0310 	and.w	r3, r3, #16
 80017e8:	613b      	str	r3, [r7, #16]
 80017ea:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80017ec:	4b99      	ldr	r3, [pc, #612]	; (8001a54 <MX_GPIO_Init+0x314>)
 80017ee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80017f2:	4a98      	ldr	r2, [pc, #608]	; (8001a54 <MX_GPIO_Init+0x314>)
 80017f4:	f043 0304 	orr.w	r3, r3, #4
 80017f8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80017fc:	4b95      	ldr	r3, [pc, #596]	; (8001a54 <MX_GPIO_Init+0x314>)
 80017fe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001802:	f003 0304 	and.w	r3, r3, #4
 8001806:	60fb      	str	r3, [r7, #12]
 8001808:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800180a:	4b92      	ldr	r3, [pc, #584]	; (8001a54 <MX_GPIO_Init+0x314>)
 800180c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001810:	4a90      	ldr	r2, [pc, #576]	; (8001a54 <MX_GPIO_Init+0x314>)
 8001812:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001816:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800181a:	4b8e      	ldr	r3, [pc, #568]	; (8001a54 <MX_GPIO_Init+0x314>)
 800181c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001820:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001824:	60bb      	str	r3, [r7, #8]
 8001826:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001828:	4b8a      	ldr	r3, [pc, #552]	; (8001a54 <MX_GPIO_Init+0x314>)
 800182a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800182e:	4a89      	ldr	r2, [pc, #548]	; (8001a54 <MX_GPIO_Init+0x314>)
 8001830:	f043 0320 	orr.w	r3, r3, #32
 8001834:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001838:	4b86      	ldr	r3, [pc, #536]	; (8001a54 <MX_GPIO_Init+0x314>)
 800183a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800183e:	f003 0320 	and.w	r3, r3, #32
 8001842:	607b      	str	r3, [r7, #4]
 8001844:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, Detectn_Pin|LCD_DISP_Pin, GPIO_PIN_RESET);
 8001846:	2200      	movs	r2, #0
 8001848:	f240 4102 	movw	r1, #1026	; 0x402
 800184c:	4882      	ldr	r0, [pc, #520]	; (8001a58 <MX_GPIO_Init+0x318>)
 800184e:	f003 fd5f 	bl	8005310 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, ARD_D8_Pin|STMOD_17_Pin|STMOD_19_Pin|STMOD_18_Pin, GPIO_PIN_RESET);
 8001852:	2200      	movs	r2, #0
 8001854:	f44f 61d1 	mov.w	r1, #1672	; 0x688
 8001858:	4880      	ldr	r0, [pc, #512]	; (8001a5c <MX_GPIO_Init+0x31c>)
 800185a:	f003 fd59 	bl	8005310 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, MP_IGBT_Pin|LCD_BL_CTRL_Pin|ARD_D7_Pin|MEMS_LED_Pin
 800185e:	2200      	movs	r2, #0
 8001860:	f24a 1138 	movw	r1, #41272	; 0xa138
 8001864:	487e      	ldr	r0, [pc, #504]	; (8001a60 <MX_GPIO_Init+0x320>)
 8001866:	f003 fd53 	bl	8005310 <HAL_GPIO_WritePin>
                          |ARD_D4_Pin|ARD_D2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MP_Relay_GPIO_Port, MP_Relay_Pin, GPIO_PIN_RESET);
 800186a:	2200      	movs	r2, #0
 800186c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001870:	487c      	ldr	r0, [pc, #496]	; (8001a64 <MX_GPIO_Init+0x324>)
 8001872:	f003 fd4d 	bl	8005310 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, PC_IGBT_Pin|STMOD_20_Pin, GPIO_PIN_RESET);
 8001876:	2200      	movs	r2, #0
 8001878:	f44f 5102 	mov.w	r1, #8320	; 0x2080
 800187c:	487a      	ldr	r0, [pc, #488]	; (8001a68 <MX_GPIO_Init+0x328>)
 800187e:	f003 fd47 	bl	8005310 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, MN_IGBT_Pin|MN_Relay_Pin, GPIO_PIN_RESET);
 8001882:	2200      	movs	r2, #0
 8001884:	210c      	movs	r1, #12
 8001886:	4879      	ldr	r0, [pc, #484]	; (8001a6c <MX_GPIO_Init+0x32c>)
 8001888:	f003 fd42 	bl	8005310 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, LCD_RST_Pin|USB_FS_PWR_EN_Pin, GPIO_PIN_RESET);
 800188c:	2200      	movs	r2, #0
 800188e:	2160      	movs	r1, #96	; 0x60
 8001890:	4877      	ldr	r0, [pc, #476]	; (8001a70 <MX_GPIO_Init+0x330>)
 8001892:	f003 fd3d 	bl	8005310 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LCD_B6_Pin LCD_B7_Pin LCD_G0_Pin LCD_G1_Pin */
  GPIO_InitStruct.Pin = LCD_B6_Pin|LCD_B7_Pin|LCD_G0_Pin|LCD_G1_Pin;
 8001896:	f240 3303 	movw	r3, #771	; 0x303
 800189a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800189c:	2302      	movs	r3, #2
 800189e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018a0:	2300      	movs	r3, #0
 80018a2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018a4:	2300      	movs	r3, #0
 80018a6:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80018a8:	230e      	movs	r3, #14
 80018aa:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018ac:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80018b0:	4619      	mov	r1, r3
 80018b2:	4870      	ldr	r0, [pc, #448]	; (8001a74 <MX_GPIO_Init+0x334>)
 80018b4:	f003 fb84 	bl	8004fc0 <HAL_GPIO_Init>

  /*Configure GPIO pins : OCSPI2_IO7_Pin OCSPI2_IO5_Pin OCSPI2_IO4_Pin */
  GPIO_InitStruct.Pin = OCSPI2_IO7_Pin|OCSPI2_IO5_Pin|OCSPI2_IO4_Pin;
 80018b8:	f640 0303 	movw	r3, #2051	; 0x803
 80018bc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018be:	2302      	movs	r3, #2
 80018c0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018c2:	2300      	movs	r3, #0
 80018c4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018c6:	2303      	movs	r3, #3
 80018c8:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF9_OCTOSPIM_P2;
 80018ca:	2309      	movs	r3, #9
 80018cc:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80018ce:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80018d2:	4619      	mov	r1, r3
 80018d4:	4862      	ldr	r0, [pc, #392]	; (8001a60 <MX_GPIO_Init+0x320>)
 80018d6:	f003 fb73 	bl	8004fc0 <HAL_GPIO_Init>

  /*Configure GPIO pin : OCSPI1_IO6_Pin */
  GPIO_InitStruct.Pin = OCSPI1_IO6_Pin;
 80018da:	f44f 7300 	mov.w	r3, #512	; 0x200
 80018de:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018e0:	2302      	movs	r3, #2
 80018e2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018e4:	2300      	movs	r3, #0
 80018e6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018e8:	2303      	movs	r3, #3
 80018ea:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF9_OCTOSPIM_P1;
 80018ec:	2309      	movs	r3, #9
 80018ee:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(OCSPI1_IO6_GPIO_Port, &GPIO_InitStruct);
 80018f0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80018f4:	4619      	mov	r1, r3
 80018f6:	485a      	ldr	r0, [pc, #360]	; (8001a60 <MX_GPIO_Init+0x320>)
 80018f8:	f003 fb62 	bl	8004fc0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_G7_Pin LCD_B1_Pin LCD_B2_Pin */
  GPIO_InitStruct.Pin = LCD_G7_Pin|LCD_B1_Pin|LCD_B2_Pin;
 80018fc:	2349      	movs	r3, #73	; 0x49
 80018fe:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001900:	2302      	movs	r3, #2
 8001902:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001904:	2300      	movs	r3, #0
 8001906:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001908:	2300      	movs	r3, #0
 800190a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800190c:	230e      	movs	r3, #14
 800190e:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001910:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001914:	4619      	mov	r1, r3
 8001916:	4850      	ldr	r0, [pc, #320]	; (8001a58 <MX_GPIO_Init+0x318>)
 8001918:	f003 fb52 	bl	8004fc0 <HAL_GPIO_Init>

  /*Configure GPIO pins : Detectn_Pin LCD_DISP_Pin */
  GPIO_InitStruct.Pin = Detectn_Pin|LCD_DISP_Pin;
 800191c:	f240 4302 	movw	r3, #1026	; 0x402
 8001920:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001922:	2301      	movs	r3, #1
 8001924:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001926:	2300      	movs	r3, #0
 8001928:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800192a:	2300      	movs	r3, #0
 800192c:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800192e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001932:	4619      	mov	r1, r3
 8001934:	4848      	ldr	r0, [pc, #288]	; (8001a58 <MX_GPIO_Init+0x318>)
 8001936:	f003 fb43 	bl	8004fc0 <HAL_GPIO_Init>

  /*Configure GPIO pins : SAI4_D2_Pin SAI4_CK2_Pin */
  GPIO_InitStruct.Pin = SAI4_D2_Pin|SAI4_CK2_Pin;
 800193a:	2330      	movs	r3, #48	; 0x30
 800193c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800193e:	2302      	movs	r3, #2
 8001940:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001942:	2300      	movs	r3, #0
 8001944:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001946:	2300      	movs	r3, #0
 8001948:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_SAI4;
 800194a:	230a      	movs	r3, #10
 800194c:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800194e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001952:	4619      	mov	r1, r3
 8001954:	4841      	ldr	r0, [pc, #260]	; (8001a5c <MX_GPIO_Init+0x31c>)
 8001956:	f003 fb33 	bl	8004fc0 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D8_Pin STMOD_17_Pin STMOD_19_Pin STMOD_18_Pin */
  GPIO_InitStruct.Pin = ARD_D8_Pin|STMOD_17_Pin|STMOD_19_Pin|STMOD_18_Pin;
 800195a:	f44f 63d1 	mov.w	r3, #1672	; 0x688
 800195e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001960:	2301      	movs	r3, #1
 8001962:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001964:	2300      	movs	r3, #0
 8001966:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001968:	2300      	movs	r3, #0
 800196a:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800196c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001970:	4619      	mov	r1, r3
 8001972:	483a      	ldr	r0, [pc, #232]	; (8001a5c <MX_GPIO_Init+0x31c>)
 8001974:	f003 fb24 	bl	8004fc0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_R0_Pin LCD_R6_Pin LCD_B4_Pin LCD_DE_Pin
                           LCD_R7_Pin LCD_G3_Pin */
  GPIO_InitStruct.Pin = LCD_R0_Pin|LCD_R6_Pin|LCD_B4_Pin|LCD_DE_Pin
 8001978:	f64b 0303 	movw	r3, #47107	; 0xb803
 800197c:	627b      	str	r3, [r7, #36]	; 0x24
                          |LCD_R7_Pin|LCD_G3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800197e:	2302      	movs	r3, #2
 8001980:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001982:	2300      	movs	r3, #0
 8001984:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001986:	2300      	movs	r3, #0
 8001988:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800198a:	230e      	movs	r3, #14
 800198c:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800198e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001992:	4619      	mov	r1, r3
 8001994:	4831      	ldr	r0, [pc, #196]	; (8001a5c <MX_GPIO_Init+0x31c>)
 8001996:	f003 fb13 	bl	8004fc0 <HAL_GPIO_Init>

  /*Configure GPIO pins : MP_IGBT_Pin LCD_BL_CTRL_Pin ARD_D7_Pin MEMS_LED_Pin
                           ARD_D4_Pin ARD_D2_Pin */
  GPIO_InitStruct.Pin = MP_IGBT_Pin|LCD_BL_CTRL_Pin|ARD_D7_Pin|MEMS_LED_Pin
 800199a:	f24a 1338 	movw	r3, #41272	; 0xa138
 800199e:	627b      	str	r3, [r7, #36]	; 0x24
                          |ARD_D4_Pin|ARD_D2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019a0:	2301      	movs	r3, #1
 80019a2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019a4:	2300      	movs	r3, #0
 80019a6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019a8:	2300      	movs	r3, #0
 80019aa:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80019ac:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80019b0:	4619      	mov	r1, r3
 80019b2:	482b      	ldr	r0, [pc, #172]	; (8001a60 <MX_GPIO_Init+0x320>)
 80019b4:	f003 fb04 	bl	8004fc0 <HAL_GPIO_Init>

  /*Configure GPIO pins : OCSPI1_IO7_Pin OCSPI1_IO5_Pin OCSPI1_IO4_Pin */
  GPIO_InitStruct.Pin = OCSPI1_IO7_Pin|OCSPI1_IO5_Pin|OCSPI1_IO4_Pin;
 80019b8:	23b0      	movs	r3, #176	; 0xb0
 80019ba:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019bc:	2302      	movs	r3, #2
 80019be:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019c0:	2300      	movs	r3, #0
 80019c2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019c4:	2303      	movs	r3, #3
 80019c6:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPIM_P1;
 80019c8:	230a      	movs	r3, #10
 80019ca:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80019cc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80019d0:	4619      	mov	r1, r3
 80019d2:	4821      	ldr	r0, [pc, #132]	; (8001a58 <MX_GPIO_Init+0x318>)
 80019d4:	f003 faf4 	bl	8004fc0 <HAL_GPIO_Init>

  /*Configure GPIO pin : SDIO1_CMD_Pin */
  GPIO_InitStruct.Pin = SDIO1_CMD_Pin;
 80019d8:	2304      	movs	r3, #4
 80019da:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019dc:	2302      	movs	r3, #2
 80019de:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019e0:	2300      	movs	r3, #0
 80019e2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019e4:	2303      	movs	r3, #3
 80019e6:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 80019e8:	230c      	movs	r3, #12
 80019ea:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(SDIO1_CMD_GPIO_Port, &GPIO_InitStruct);
 80019ec:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80019f0:	4619      	mov	r1, r3
 80019f2:	4819      	ldr	r0, [pc, #100]	; (8001a58 <MX_GPIO_Init+0x318>)
 80019f4:	f003 fae4 	bl	8004fc0 <HAL_GPIO_Init>

  /*Configure GPIO pins : SDIO1_CK_Pin SDIO1_D3_Pin SDIO1_D2_Pin SDIO1_D0_Pin
                           SDIO1_D1_Pin */
  GPIO_InitStruct.Pin = SDIO1_CK_Pin|SDIO1_D3_Pin|SDIO1_D2_Pin|SDIO1_D0_Pin
 80019f8:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 80019fc:	627b      	str	r3, [r7, #36]	; 0x24
                          |SDIO1_D1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019fe:	2302      	movs	r3, #2
 8001a00:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a02:	2300      	movs	r3, #0
 8001a04:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a06:	2303      	movs	r3, #3
 8001a08:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8001a0a:	230c      	movs	r3, #12
 8001a0c:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a0e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a12:	4619      	mov	r1, r3
 8001a14:	4815      	ldr	r0, [pc, #84]	; (8001a6c <MX_GPIO_Init+0x32c>)
 8001a16:	f003 fad3 	bl	8004fc0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_B3_Pin */
  GPIO_InitStruct.Pin = LCD_B3_Pin;
 8001a1a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001a1e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a20:	2302      	movs	r3, #2
 8001a22:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a24:	2300      	movs	r3, #0
 8001a26:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a28:	2300      	movs	r3, #0
 8001a2a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_LTDC;
 8001a2c:	230d      	movs	r3, #13
 8001a2e:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(LCD_B3_GPIO_Port, &GPIO_InitStruct);
 8001a30:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a34:	4619      	mov	r1, r3
 8001a36:	480b      	ldr	r0, [pc, #44]	; (8001a64 <MX_GPIO_Init+0x324>)
 8001a38:	f003 fac2 	bl	8004fc0 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_FS_DP_Pin USB_FS_DM_Pin */
  GPIO_InitStruct.Pin = USB_FS_DP_Pin|USB_FS_DM_Pin;
 8001a3c:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8001a40:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a42:	2302      	movs	r3, #2
 8001a44:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a46:	2300      	movs	r3, #0
 8001a48:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a4e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a52:	e011      	b.n	8001a78 <MX_GPIO_Init+0x338>
 8001a54:	58024400 	.word	0x58024400
 8001a58:	58020c00 	.word	0x58020c00
 8001a5c:	58021000 	.word	0x58021000
 8001a60:	58021800 	.word	0x58021800
 8001a64:	58020000 	.word	0x58020000
 8001a68:	58021400 	.word	0x58021400
 8001a6c:	58020800 	.word	0x58020800
 8001a70:	58021c00 	.word	0x58021c00
 8001a74:	58020400 	.word	0x58020400
 8001a78:	4619      	mov	r1, r3
 8001a7a:	48bc      	ldr	r0, [pc, #752]	; (8001d6c <MX_GPIO_Init+0x62c>)
 8001a7c:	f003 faa0 	bl	8004fc0 <HAL_GPIO_Init>

  /*Configure GPIO pin : Button_2_Pin */
  GPIO_InitStruct.Pin = Button_2_Pin;
 8001a80:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001a84:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001a86:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001a8a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(Button_2_GPIO_Port, &GPIO_InitStruct);
 8001a90:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a94:	4619      	mov	r1, r3
 8001a96:	48b6      	ldr	r0, [pc, #728]	; (8001d70 <MX_GPIO_Init+0x630>)
 8001a98:	f003 fa92 	bl	8004fc0 <HAL_GPIO_Init>

  /*Configure GPIO pin : OCSPI1_IO2_Pin */
  GPIO_InitStruct.Pin = OCSPI1_IO2_Pin;
 8001a9c:	2304      	movs	r3, #4
 8001a9e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001aa0:	2302      	movs	r3, #2
 8001aa2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001aa8:	2303      	movs	r3, #3
 8001aaa:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF9_OCTOSPIM_P1;
 8001aac:	2309      	movs	r3, #9
 8001aae:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(OCSPI1_IO2_GPIO_Port, &GPIO_InitStruct);
 8001ab0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ab4:	4619      	mov	r1, r3
 8001ab6:	48af      	ldr	r0, [pc, #700]	; (8001d74 <MX_GPIO_Init+0x634>)
 8001ab8:	f003 fa82 	bl	8004fc0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_B0_Pin LCD_CLK_Pin */
  GPIO_InitStruct.Pin = LCD_B0_Pin|LCD_CLK_Pin;
 8001abc:	f44f 4381 	mov.w	r3, #16512	; 0x4080
 8001ac0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ac2:	2302      	movs	r3, #2
 8001ac4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001aca:	2300      	movs	r3, #0
 8001acc:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001ace:	230e      	movs	r3, #14
 8001ad0:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001ad2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ad6:	4619      	mov	r1, r3
 8001ad8:	48a7      	ldr	r0, [pc, #668]	; (8001d78 <MX_GPIO_Init+0x638>)
 8001ada:	f003 fa71 	bl	8004fc0 <HAL_GPIO_Init>

  /*Configure GPIO pins : OCSPI2_IO6_Pin OCSPI2_NCS_Pin */
  GPIO_InitStruct.Pin = OCSPI2_IO6_Pin|OCSPI2_NCS_Pin;
 8001ade:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001ae2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ae4:	2302      	movs	r3, #2
 8001ae6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ae8:	2300      	movs	r3, #0
 8001aea:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001aec:	2303      	movs	r3, #3
 8001aee:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF3_OCTOSPIM_P2;
 8001af0:	2303      	movs	r3, #3
 8001af2:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001af4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001af8:	4619      	mov	r1, r3
 8001afa:	489f      	ldr	r0, [pc, #636]	; (8001d78 <MX_GPIO_Init+0x638>)
 8001afc:	f003 fa60 	bl	8004fc0 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_FS_ID_Pin */
  GPIO_InitStruct.Pin = USB_FS_ID_Pin;
 8001b00:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001b04:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b06:	2302      	movs	r3, #2
 8001b08:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b0e:	2300      	movs	r3, #0
 8001b10:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_HS;
 8001b12:	230a      	movs	r3, #10
 8001b14:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(USB_FS_ID_GPIO_Port, &GPIO_InitStruct);
 8001b16:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b1a:	4619      	mov	r1, r3
 8001b1c:	4893      	ldr	r0, [pc, #588]	; (8001d6c <MX_GPIO_Init+0x62c>)
 8001b1e:	f003 fa4f 	bl	8004fc0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_G4_Pin LCD_R5_Pin LCD_R3_Pin LCD_R2_Pin
                           LCD_R4_Pin LCD_R1_Pin */
  GPIO_InitStruct.Pin = LCD_G4_Pin|LCD_R5_Pin|LCD_R3_Pin|LCD_R2_Pin
 8001b22:	f648 7308 	movw	r3, #36616	; 0x8f08
 8001b26:	627b      	str	r3, [r7, #36]	; 0x24
                          |LCD_R4_Pin|LCD_R1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b28:	2302      	movs	r3, #2
 8001b2a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b2c:	2300      	movs	r3, #0
 8001b2e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b30:	2300      	movs	r3, #0
 8001b32:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001b34:	230e      	movs	r3, #14
 8001b36:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001b38:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b3c:	4619      	mov	r1, r3
 8001b3e:	488f      	ldr	r0, [pc, #572]	; (8001d7c <MX_GPIO_Init+0x63c>)
 8001b40:	f003 fa3e 	bl	8004fc0 <HAL_GPIO_Init>

  /*Configure GPIO pin : MP_Relay_Pin */
  GPIO_InitStruct.Pin = MP_Relay_Pin;
 8001b44:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001b48:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b4a:	2301      	movs	r3, #1
 8001b4c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b4e:	2300      	movs	r3, #0
 8001b50:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b52:	2300      	movs	r3, #0
 8001b54:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(MP_Relay_GPIO_Port, &GPIO_InitStruct);
 8001b56:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b5a:	4619      	mov	r1, r3
 8001b5c:	4883      	ldr	r0, [pc, #524]	; (8001d6c <MX_GPIO_Init+0x62c>)
 8001b5e:	f003 fa2f 	bl	8004fc0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_G6_Pin LCD_HSYNC_Pin */
  GPIO_InitStruct.Pin = LCD_G6_Pin|LCD_HSYNC_Pin;
 8001b62:	23c0      	movs	r3, #192	; 0xc0
 8001b64:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b66:	2302      	movs	r3, #2
 8001b68:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b6e:	2300      	movs	r3, #0
 8001b70:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001b72:	230e      	movs	r3, #14
 8001b74:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b76:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b7a:	4619      	mov	r1, r3
 8001b7c:	487c      	ldr	r0, [pc, #496]	; (8001d70 <MX_GPIO_Init+0x630>)
 8001b7e:	f003 fa1f 	bl	8004fc0 <HAL_GPIO_Init>

  /*Configure GPIO pin : SAI1_SD_A_Pin */
  GPIO_InitStruct.Pin = SAI1_SD_A_Pin;
 8001b82:	2340      	movs	r3, #64	; 0x40
 8001b84:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b86:	2302      	movs	r3, #2
 8001b88:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b8e:	2300      	movs	r3, #0
 8001b90:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 8001b92:	2306      	movs	r3, #6
 8001b94:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(SAI1_SD_A_GPIO_Port, &GPIO_InitStruct);
 8001b96:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b9a:	4619      	mov	r1, r3
 8001b9c:	4875      	ldr	r0, [pc, #468]	; (8001d74 <MX_GPIO_Init+0x634>)
 8001b9e:	f003 fa0f 	bl	8004fc0 <HAL_GPIO_Init>

  /*Configure GPIO pins : OCSPI2_IO1_Pin OCSPI2_IO0_Pin OCSPI2_IO2_Pin OCSPI2_CLK_Pin
                           OCSPI2_IO3_Pin OCSPI2_DQS_Pin */
  GPIO_InitStruct.Pin = OCSPI2_IO1_Pin|OCSPI2_IO0_Pin|OCSPI2_IO2_Pin|OCSPI2_CLK_Pin
 8001ba2:	f241 031f 	movw	r3, #4127	; 0x101f
 8001ba6:	627b      	str	r3, [r7, #36]	; 0x24
                          |OCSPI2_IO3_Pin|OCSPI2_DQS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ba8:	2302      	movs	r3, #2
 8001baa:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bac:	2300      	movs	r3, #0
 8001bae:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bb0:	2303      	movs	r3, #3
 8001bb2:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF9_OCTOSPIM_P2;
 8001bb4:	2309      	movs	r3, #9
 8001bb6:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001bb8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001bbc:	4619      	mov	r1, r3
 8001bbe:	4870      	ldr	r0, [pc, #448]	; (8001d80 <MX_GPIO_Init+0x640>)
 8001bc0:	f003 f9fe 	bl	8004fc0 <HAL_GPIO_Init>

  /*Configure GPIO pin : OCSPI1_NCS_Pin */
  GPIO_InitStruct.Pin = OCSPI1_NCS_Pin;
 8001bc4:	2340      	movs	r3, #64	; 0x40
 8001bc6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bc8:	2302      	movs	r3, #2
 8001bca:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bcc:	2300      	movs	r3, #0
 8001bce:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bd0:	2303      	movs	r3, #3
 8001bd2:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPIM_P1;
 8001bd4:	230a      	movs	r3, #10
 8001bd6:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(OCSPI1_NCS_GPIO_Port, &GPIO_InitStruct);
 8001bd8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001bdc:	4619      	mov	r1, r3
 8001bde:	4866      	ldr	r0, [pc, #408]	; (8001d78 <MX_GPIO_Init+0x638>)
 8001be0:	f003 f9ee 	bl	8004fc0 <HAL_GPIO_Init>

  /*Configure GPIO pin : CTP_INT_Pin */
  GPIO_InitStruct.Pin = CTP_INT_Pin;
 8001be4:	2304      	movs	r3, #4
 8001be6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001be8:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001bec:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bee:	2300      	movs	r3, #0
 8001bf0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CTP_INT_GPIO_Port, &GPIO_InitStruct);
 8001bf2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001bf6:	4619      	mov	r1, r3
 8001bf8:	485f      	ldr	r0, [pc, #380]	; (8001d78 <MX_GPIO_Init+0x638>)
 8001bfa:	f003 f9e1 	bl	8004fc0 <HAL_GPIO_Init>

  /*Configure GPIO pins : SAI1_SD_B_Pin SAI1_SCK_B_Pin SAI1_FS_B_Pin */
  GPIO_InitStruct.Pin = SAI1_SD_B_Pin|SAI1_SCK_B_Pin|SAI1_FS_B_Pin;
 8001bfe:	f44f 7350 	mov.w	r3, #832	; 0x340
 8001c02:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c04:	2302      	movs	r3, #2
 8001c06:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c08:	2300      	movs	r3, #0
 8001c0a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c0c:	2300      	movs	r3, #0
 8001c0e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 8001c10:	2306      	movs	r3, #6
 8001c12:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001c14:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c18:	4619      	mov	r1, r3
 8001c1a:	4859      	ldr	r0, [pc, #356]	; (8001d80 <MX_GPIO_Init+0x640>)
 8001c1c:	f003 f9d0 	bl	8004fc0 <HAL_GPIO_Init>

  /*Configure GPIO pin : uSD_Detect_Pin */
  GPIO_InitStruct.Pin = uSD_Detect_Pin;
 8001c20:	2320      	movs	r3, #32
 8001c22:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001c24:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001c28:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(uSD_Detect_GPIO_Port, &GPIO_InitStruct);
 8001c2e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c32:	4619      	mov	r1, r3
 8001c34:	4852      	ldr	r0, [pc, #328]	; (8001d80 <MX_GPIO_Init+0x640>)
 8001c36:	f003 f9c3 	bl	8004fc0 <HAL_GPIO_Init>

  /*Configure GPIO pins : OCSPI1_IO3_Pin OCSPI1_IO0_Pin OCSPI1_IO1_Pin */
  GPIO_InitStruct.Pin = OCSPI1_IO3_Pin|OCSPI1_IO0_Pin|OCSPI1_IO1_Pin;
 8001c3a:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001c3e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c40:	2302      	movs	r3, #2
 8001c42:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c44:	2300      	movs	r3, #0
 8001c46:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c48:	2303      	movs	r3, #3
 8001c4a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF9_OCTOSPIM_P1;
 8001c4c:	2309      	movs	r3, #9
 8001c4e:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001c50:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c54:	4619      	mov	r1, r3
 8001c56:	484b      	ldr	r0, [pc, #300]	; (8001d84 <MX_GPIO_Init+0x644>)
 8001c58:	f003 f9b2 	bl	8004fc0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC_IGBT_Pin STMOD_20_Pin */
  GPIO_InitStruct.Pin = PC_IGBT_Pin|STMOD_20_Pin;
 8001c5c:	f44f 5302 	mov.w	r3, #8320	; 0x2080
 8001c60:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c62:	2301      	movs	r3, #1
 8001c64:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c66:	2300      	movs	r3, #0
 8001c68:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c6a:	2300      	movs	r3, #0
 8001c6c:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001c6e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c72:	4619      	mov	r1, r3
 8001c74:	4842      	ldr	r0, [pc, #264]	; (8001d80 <MX_GPIO_Init+0x640>)
 8001c76:	f003 f9a3 	bl	8004fc0 <HAL_GPIO_Init>

  /*Configure GPIO pin : OCSPI1_CLK_Pin */
  GPIO_InitStruct.Pin = OCSPI1_CLK_Pin;
 8001c7a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001c7e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c80:	2302      	movs	r3, #2
 8001c82:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c84:	2300      	movs	r3, #0
 8001c86:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c88:	2303      	movs	r3, #3
 8001c8a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF9_OCTOSPIM_P1;
 8001c8c:	2309      	movs	r3, #9
 8001c8e:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(OCSPI1_CLK_GPIO_Port, &GPIO_InitStruct);
 8001c90:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c94:	4619      	mov	r1, r3
 8001c96:	483a      	ldr	r0, [pc, #232]	; (8001d80 <MX_GPIO_Init+0x640>)
 8001c98:	f003 f992 	bl	8004fc0 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_MDC_Pin RMII_RXD1_Pin RMII_RXD0_Pin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD1_Pin|RMII_RXD0_Pin;
 8001c9c:	2332      	movs	r3, #50	; 0x32
 8001c9e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ca0:	2302      	movs	r3, #2
 8001ca2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ca4:	2300      	movs	r3, #0
 8001ca6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ca8:	2300      	movs	r3, #0
 8001caa:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001cac:	230b      	movs	r3, #11
 8001cae:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001cb0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001cb4:	4619      	mov	r1, r3
 8001cb6:	482e      	ldr	r0, [pc, #184]	; (8001d70 <MX_GPIO_Init+0x630>)
 8001cb8:	f003 f982 	bl	8004fc0 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_TXD1_Pin RMII_TXD0_Pin RMII_RX_ER_Pin RMII_TX_EN_Pin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin|RMII_TXD0_Pin|RMII_RX_ER_Pin|RMII_TX_EN_Pin;
 8001cbc:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8001cc0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cc2:	2302      	movs	r3, #2
 8001cc4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cca:	2300      	movs	r3, #0
 8001ccc:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001cce:	230b      	movs	r3, #11
 8001cd0:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001cd2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001cd6:	4619      	mov	r1, r3
 8001cd8:	482b      	ldr	r0, [pc, #172]	; (8001d88 <MX_GPIO_Init+0x648>)
 8001cda:	f003 f971 	bl	8004fc0 <HAL_GPIO_Init>

  /*Configure GPIO pins : MN_IGBT_Pin MN_Relay_Pin */
  GPIO_InitStruct.Pin = MN_IGBT_Pin|MN_Relay_Pin;
 8001cde:	230c      	movs	r3, #12
 8001ce0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ce2:	2301      	movs	r3, #1
 8001ce4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cea:	2300      	movs	r3, #0
 8001cec:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001cee:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001cf2:	4619      	mov	r1, r3
 8001cf4:	481e      	ldr	r0, [pc, #120]	; (8001d70 <MX_GPIO_Init+0x630>)
 8001cf6:	f003 f963 	bl	8004fc0 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI5_MISO_Pin */
  GPIO_InitStruct.Pin = SPI5_MISO_Pin;
 8001cfa:	2380      	movs	r3, #128	; 0x80
 8001cfc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cfe:	2302      	movs	r3, #2
 8001d00:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d02:	2300      	movs	r3, #0
 8001d04:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d06:	2300      	movs	r3, #0
 8001d08:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8001d0a:	2305      	movs	r3, #5
 8001d0c:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(SPI5_MISO_GPIO_Port, &GPIO_InitStruct);
 8001d0e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d12:	4619      	mov	r1, r3
 8001d14:	4819      	ldr	r0, [pc, #100]	; (8001d7c <MX_GPIO_Init+0x63c>)
 8001d16:	f003 f953 	bl	8004fc0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_B5_Pin LCD_VSYNC_Pin */
  GPIO_InitStruct.Pin = LCD_B5_Pin|LCD_VSYNC_Pin;
 8001d1a:	2318      	movs	r3, #24
 8001d1c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d1e:	2302      	movs	r3, #2
 8001d20:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d22:	2300      	movs	r3, #0
 8001d24:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d26:	2300      	movs	r3, #0
 8001d28:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001d2a:	230e      	movs	r3, #14
 8001d2c:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d2e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d32:	4619      	mov	r1, r3
 8001d34:	480d      	ldr	r0, [pc, #52]	; (8001d6c <MX_GPIO_Init+0x62c>)
 8001d36:	f003 f943 	bl	8004fc0 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_CRS_DV_Pin RMII_REF_CLK_Pin RMII_MDIO_Pin */
  GPIO_InitStruct.Pin = RMII_CRS_DV_Pin|RMII_REF_CLK_Pin|RMII_MDIO_Pin;
 8001d3a:	2386      	movs	r3, #134	; 0x86
 8001d3c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d3e:	2302      	movs	r3, #2
 8001d40:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d42:	2300      	movs	r3, #0
 8001d44:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d46:	2300      	movs	r3, #0
 8001d48:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001d4a:	230b      	movs	r3, #11
 8001d4c:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d4e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d52:	4619      	mov	r1, r3
 8001d54:	4805      	ldr	r0, [pc, #20]	; (8001d6c <MX_GPIO_Init+0x62c>)
 8001d56:	f003 f933 	bl	8004fc0 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI5_MOSI_Pin */
  GPIO_InitStruct.Pin = SPI5_MOSI_Pin;
 8001d5a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001d5e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d60:	2302      	movs	r3, #2
 8001d62:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d64:	2300      	movs	r3, #0
 8001d66:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001d68:	e010      	b.n	8001d8c <MX_GPIO_Init+0x64c>
 8001d6a:	bf00      	nop
 8001d6c:	58020000 	.word	0x58020000
 8001d70:	58020800 	.word	0x58020800
 8001d74:	58021000 	.word	0x58021000
 8001d78:	58021800 	.word	0x58021800
 8001d7c:	58021c00 	.word	0x58021c00
 8001d80:	58021400 	.word	0x58021400
 8001d84:	58020c00 	.word	0x58020c00
 8001d88:	58020400 	.word	0x58020400
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d8c:	2300      	movs	r3, #0
 8001d8e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8001d90:	2305      	movs	r3, #5
 8001d92:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(SPI5_MOSI_GPIO_Port, &GPIO_InitStruct);
 8001d94:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d98:	4619      	mov	r1, r3
 8001d9a:	482c      	ldr	r0, [pc, #176]	; (8001e4c <MX_GPIO_Init+0x70c>)
 8001d9c:	f003 f910 	bl	8004fc0 <HAL_GPIO_Init>

  /*Configure GPIO pin : Audio_Int_Pin */
  GPIO_InitStruct.Pin = Audio_Int_Pin;
 8001da0:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001da4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001da6:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001daa:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dac:	2300      	movs	r3, #0
 8001dae:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(Audio_Int_GPIO_Port, &GPIO_InitStruct);
 8001db0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001db4:	4619      	mov	r1, r3
 8001db6:	4826      	ldr	r0, [pc, #152]	; (8001e50 <MX_GPIO_Init+0x710>)
 8001db8:	f003 f902 	bl	8004fc0 <HAL_GPIO_Init>

  /*Configure GPIO pin : STMOD_11_INT_Pin */
  GPIO_InitStruct.Pin = STMOD_11_INT_Pin;
 8001dbc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001dc0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001dc2:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001dc6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dc8:	2300      	movs	r3, #0
 8001dca:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(STMOD_11_INT_GPIO_Port, &GPIO_InitStruct);
 8001dcc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001dd0:	4619      	mov	r1, r3
 8001dd2:	4820      	ldr	r0, [pc, #128]	; (8001e54 <MX_GPIO_Init+0x714>)
 8001dd4:	f003 f8f4 	bl	8004fc0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_G5_Pin */
  GPIO_InitStruct.Pin = LCD_G5_Pin;
 8001dd8:	2310      	movs	r3, #16
 8001dda:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ddc:	2302      	movs	r3, #2
 8001dde:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001de0:	2300      	movs	r3, #0
 8001de2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001de4:	2300      	movs	r3, #0
 8001de6:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8001de8:	2309      	movs	r3, #9
 8001dea:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(LCD_G5_GPIO_Port, &GPIO_InitStruct);
 8001dec:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001df0:	4619      	mov	r1, r3
 8001df2:	4818      	ldr	r0, [pc, #96]	; (8001e54 <MX_GPIO_Init+0x714>)
 8001df4:	f003 f8e4 	bl	8004fc0 <HAL_GPIO_Init>

  /*Configure GPIO pin : OCSPI1_DQS_Pin */
  GPIO_InitStruct.Pin = OCSPI1_DQS_Pin;
 8001df8:	2304      	movs	r3, #4
 8001dfa:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dfc:	2302      	movs	r3, #2
 8001dfe:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e00:	2300      	movs	r3, #0
 8001e02:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e04:	2303      	movs	r3, #3
 8001e06:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPIM_P1;
 8001e08:	230a      	movs	r3, #10
 8001e0a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(OCSPI1_DQS_GPIO_Port, &GPIO_InitStruct);
 8001e0c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e10:	4619      	mov	r1, r3
 8001e12:	4811      	ldr	r0, [pc, #68]	; (8001e58 <MX_GPIO_Init+0x718>)
 8001e14:	f003 f8d4 	bl	8004fc0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_RST_Pin USB_FS_PWR_EN_Pin */
  GPIO_InitStruct.Pin = LCD_RST_Pin|USB_FS_PWR_EN_Pin;
 8001e18:	2360      	movs	r3, #96	; 0x60
 8001e1a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e1c:	2301      	movs	r3, #1
 8001e1e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e20:	2300      	movs	r3, #0
 8001e22:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e24:	2300      	movs	r3, #0
 8001e26:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001e28:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e2c:	4619      	mov	r1, r3
 8001e2e:	4809      	ldr	r0, [pc, #36]	; (8001e54 <MX_GPIO_Init+0x714>)
 8001e30:	f003 f8c6 	bl	8004fc0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001e34:	2200      	movs	r2, #0
 8001e36:	2100      	movs	r1, #0
 8001e38:	2028      	movs	r0, #40	; 0x28
 8001e3a:	f002 fbd2 	bl	80045e2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001e3e:	2028      	movs	r0, #40	; 0x28
 8001e40:	f002 fbe9 	bl	8004616 <HAL_NVIC_EnableIRQ>

}
 8001e44:	bf00      	nop
 8001e46:	3738      	adds	r7, #56	; 0x38
 8001e48:	46bd      	mov	sp, r7
 8001e4a:	bd80      	pop	{r7, pc}
 8001e4c:	58021400 	.word	0x58021400
 8001e50:	58021000 	.word	0x58021000
 8001e54:	58021c00 	.word	0x58021c00
 8001e58:	58020400 	.word	0x58020400

08001e5c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001e5c:	b480      	push	{r7}
 8001e5e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001e60:	b672      	cpsid	i
}
 8001e62:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001e64:	e7fe      	b.n	8001e64 <Error_Handler+0x8>
	...

08001e68 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e68:	b480      	push	{r7}
 8001e6a:	b083      	sub	sp, #12
 8001e6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e6e:	4b0a      	ldr	r3, [pc, #40]	; (8001e98 <HAL_MspInit+0x30>)
 8001e70:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001e74:	4a08      	ldr	r2, [pc, #32]	; (8001e98 <HAL_MspInit+0x30>)
 8001e76:	f043 0302 	orr.w	r3, r3, #2
 8001e7a:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8001e7e:	4b06      	ldr	r3, [pc, #24]	; (8001e98 <HAL_MspInit+0x30>)
 8001e80:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001e84:	f003 0302 	and.w	r3, r3, #2
 8001e88:	607b      	str	r3, [r7, #4]
 8001e8a:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e8c:	bf00      	nop
 8001e8e:	370c      	adds	r7, #12
 8001e90:	46bd      	mov	sp, r7
 8001e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e96:	4770      	bx	lr
 8001e98:	58024400 	.word	0x58024400

08001e9c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	b090      	sub	sp, #64	; 0x40
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ea4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	601a      	str	r2, [r3, #0]
 8001eac:	605a      	str	r2, [r3, #4]
 8001eae:	609a      	str	r2, [r3, #8]
 8001eb0:	60da      	str	r2, [r3, #12]
 8001eb2:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	4a6c      	ldr	r2, [pc, #432]	; (800206c <HAL_ADC_MspInit+0x1d0>)
 8001eba:	4293      	cmp	r3, r2
 8001ebc:	d14e      	bne.n	8001f5c <HAL_ADC_MspInit+0xc0>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 8001ebe:	4b6c      	ldr	r3, [pc, #432]	; (8002070 <HAL_ADC_MspInit+0x1d4>)
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	3301      	adds	r3, #1
 8001ec4:	4a6a      	ldr	r2, [pc, #424]	; (8002070 <HAL_ADC_MspInit+0x1d4>)
 8001ec6:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8001ec8:	4b69      	ldr	r3, [pc, #420]	; (8002070 <HAL_ADC_MspInit+0x1d4>)
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	2b01      	cmp	r3, #1
 8001ece:	d10e      	bne.n	8001eee <HAL_ADC_MspInit+0x52>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8001ed0:	4b68      	ldr	r3, [pc, #416]	; (8002074 <HAL_ADC_MspInit+0x1d8>)
 8001ed2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8001ed6:	4a67      	ldr	r2, [pc, #412]	; (8002074 <HAL_ADC_MspInit+0x1d8>)
 8001ed8:	f043 0320 	orr.w	r3, r3, #32
 8001edc:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8001ee0:	4b64      	ldr	r3, [pc, #400]	; (8002074 <HAL_ADC_MspInit+0x1d8>)
 8001ee2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8001ee6:	f003 0320 	and.w	r3, r3, #32
 8001eea:	62bb      	str	r3, [r7, #40]	; 0x28
 8001eec:	6abb      	ldr	r3, [r7, #40]	; 0x28
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001eee:	4b61      	ldr	r3, [pc, #388]	; (8002074 <HAL_ADC_MspInit+0x1d8>)
 8001ef0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001ef4:	4a5f      	ldr	r2, [pc, #380]	; (8002074 <HAL_ADC_MspInit+0x1d8>)
 8001ef6:	f043 0304 	orr.w	r3, r3, #4
 8001efa:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001efe:	4b5d      	ldr	r3, [pc, #372]	; (8002074 <HAL_ADC_MspInit+0x1d8>)
 8001f00:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001f04:	f003 0304 	and.w	r3, r3, #4
 8001f08:	627b      	str	r3, [r7, #36]	; 0x24
 8001f0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f0c:	4b59      	ldr	r3, [pc, #356]	; (8002074 <HAL_ADC_MspInit+0x1d8>)
 8001f0e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001f12:	4a58      	ldr	r2, [pc, #352]	; (8002074 <HAL_ADC_MspInit+0x1d8>)
 8001f14:	f043 0301 	orr.w	r3, r3, #1
 8001f18:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001f1c:	4b55      	ldr	r3, [pc, #340]	; (8002074 <HAL_ADC_MspInit+0x1d8>)
 8001f1e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001f22:	f003 0301 	and.w	r3, r3, #1
 8001f26:	623b      	str	r3, [r7, #32]
 8001f28:	6a3b      	ldr	r3, [r7, #32]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_INP10
    PA1_C     ------> ADC1_INP1
    PA0_C     ------> ADC1_INP0
    */
    GPIO_InitStruct.Pin = ARD_A0_Pin;
 8001f2a:	2301      	movs	r3, #1
 8001f2c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001f2e:	2303      	movs	r3, #3
 8001f30:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f32:	2300      	movs	r3, #0
 8001f34:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(ARD_A0_GPIO_Port, &GPIO_InitStruct);
 8001f36:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001f3a:	4619      	mov	r1, r3
 8001f3c:	484e      	ldr	r0, [pc, #312]	; (8002078 <HAL_ADC_MspInit+0x1dc>)
 8001f3e:	f003 f83f 	bl	8004fc0 <HAL_GPIO_Init>

    HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PA1, SYSCFG_SWITCH_PA1_OPEN);
 8001f42:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001f46:	f04f 7000 	mov.w	r0, #33554432	; 0x2000000
 8001f4a:	f000 feeb 	bl	8002d24 <HAL_SYSCFG_AnalogSwitchConfig>

    HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PA0, SYSCFG_SWITCH_PA0_OPEN);
 8001f4e:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
 8001f52:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
 8001f56:	f000 fee5 	bl	8002d24 <HAL_SYSCFG_AnalogSwitchConfig>
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 8001f5a:	e082      	b.n	8002062 <HAL_ADC_MspInit+0x1c6>
  else if(hadc->Instance==ADC2)
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	4a46      	ldr	r2, [pc, #280]	; (800207c <HAL_ADC_MspInit+0x1e0>)
 8001f62:	4293      	cmp	r3, r2
 8001f64:	d133      	bne.n	8001fce <HAL_ADC_MspInit+0x132>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8001f66:	4b42      	ldr	r3, [pc, #264]	; (8002070 <HAL_ADC_MspInit+0x1d4>)
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	3301      	adds	r3, #1
 8001f6c:	4a40      	ldr	r2, [pc, #256]	; (8002070 <HAL_ADC_MspInit+0x1d4>)
 8001f6e:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8001f70:	4b3f      	ldr	r3, [pc, #252]	; (8002070 <HAL_ADC_MspInit+0x1d4>)
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	2b01      	cmp	r3, #1
 8001f76:	d10e      	bne.n	8001f96 <HAL_ADC_MspInit+0xfa>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8001f78:	4b3e      	ldr	r3, [pc, #248]	; (8002074 <HAL_ADC_MspInit+0x1d8>)
 8001f7a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8001f7e:	4a3d      	ldr	r2, [pc, #244]	; (8002074 <HAL_ADC_MspInit+0x1d8>)
 8001f80:	f043 0320 	orr.w	r3, r3, #32
 8001f84:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8001f88:	4b3a      	ldr	r3, [pc, #232]	; (8002074 <HAL_ADC_MspInit+0x1d8>)
 8001f8a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8001f8e:	f003 0320 	and.w	r3, r3, #32
 8001f92:	61fb      	str	r3, [r7, #28]
 8001f94:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f96:	4b37      	ldr	r3, [pc, #220]	; (8002074 <HAL_ADC_MspInit+0x1d8>)
 8001f98:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001f9c:	4a35      	ldr	r2, [pc, #212]	; (8002074 <HAL_ADC_MspInit+0x1d8>)
 8001f9e:	f043 0301 	orr.w	r3, r3, #1
 8001fa2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001fa6:	4b33      	ldr	r3, [pc, #204]	; (8002074 <HAL_ADC_MspInit+0x1d8>)
 8001fa8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001fac:	f003 0301 	and.w	r3, r3, #1
 8001fb0:	61bb      	str	r3, [r7, #24]
 8001fb2:	69bb      	ldr	r3, [r7, #24]
    HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PA1, SYSCFG_SWITCH_PA1_OPEN);
 8001fb4:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001fb8:	f04f 7000 	mov.w	r0, #33554432	; 0x2000000
 8001fbc:	f000 feb2 	bl	8002d24 <HAL_SYSCFG_AnalogSwitchConfig>
    HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PA0, SYSCFG_SWITCH_PA0_OPEN);
 8001fc0:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
 8001fc4:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
 8001fc8:	f000 feac 	bl	8002d24 <HAL_SYSCFG_AnalogSwitchConfig>
}
 8001fcc:	e049      	b.n	8002062 <HAL_ADC_MspInit+0x1c6>
  else if(hadc->Instance==ADC3)
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	4a2b      	ldr	r2, [pc, #172]	; (8002080 <HAL_ADC_MspInit+0x1e4>)
 8001fd4:	4293      	cmp	r3, r2
 8001fd6:	d144      	bne.n	8002062 <HAL_ADC_MspInit+0x1c6>
    __HAL_RCC_ADC3_CLK_ENABLE();
 8001fd8:	4b26      	ldr	r3, [pc, #152]	; (8002074 <HAL_ADC_MspInit+0x1d8>)
 8001fda:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001fde:	4a25      	ldr	r2, [pc, #148]	; (8002074 <HAL_ADC_MspInit+0x1d8>)
 8001fe0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001fe4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001fe8:	4b22      	ldr	r3, [pc, #136]	; (8002074 <HAL_ADC_MspInit+0x1d8>)
 8001fea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001fee:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001ff2:	617b      	str	r3, [r7, #20]
 8001ff4:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ff6:	4b1f      	ldr	r3, [pc, #124]	; (8002074 <HAL_ADC_MspInit+0x1d8>)
 8001ff8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001ffc:	4a1d      	ldr	r2, [pc, #116]	; (8002074 <HAL_ADC_MspInit+0x1d8>)
 8001ffe:	f043 0304 	orr.w	r3, r3, #4
 8002002:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002006:	4b1b      	ldr	r3, [pc, #108]	; (8002074 <HAL_ADC_MspInit+0x1d8>)
 8002008:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800200c:	f003 0304 	and.w	r3, r3, #4
 8002010:	613b      	str	r3, [r7, #16]
 8002012:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8002014:	4b17      	ldr	r3, [pc, #92]	; (8002074 <HAL_ADC_MspInit+0x1d8>)
 8002016:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800201a:	4a16      	ldr	r2, [pc, #88]	; (8002074 <HAL_ADC_MspInit+0x1d8>)
 800201c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002020:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002024:	4b13      	ldr	r3, [pc, #76]	; (8002074 <HAL_ADC_MspInit+0x1d8>)
 8002026:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800202a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800202e:	60fb      	str	r3, [r7, #12]
 8002030:	68fb      	ldr	r3, [r7, #12]
    HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC2, SYSCFG_SWITCH_PC2_OPEN);
 8002032:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
 8002036:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 800203a:	f000 fe73 	bl	8002d24 <HAL_SYSCFG_AnalogSwitchConfig>
    HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC3, SYSCFG_SWITCH_PC3_OPEN);
 800203e:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
 8002042:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 8002046:	f000 fe6d 	bl	8002d24 <HAL_SYSCFG_AnalogSwitchConfig>
    GPIO_InitStruct.Pin = ARD_A1_Pin;
 800204a:	2304      	movs	r3, #4
 800204c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800204e:	2303      	movs	r3, #3
 8002050:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002052:	2300      	movs	r3, #0
 8002054:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(ARD_A1_GPIO_Port, &GPIO_InitStruct);
 8002056:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800205a:	4619      	mov	r1, r3
 800205c:	4809      	ldr	r0, [pc, #36]	; (8002084 <HAL_ADC_MspInit+0x1e8>)
 800205e:	f002 ffaf 	bl	8004fc0 <HAL_GPIO_Init>
}
 8002062:	bf00      	nop
 8002064:	3740      	adds	r7, #64	; 0x40
 8002066:	46bd      	mov	sp, r7
 8002068:	bd80      	pop	{r7, pc}
 800206a:	bf00      	nop
 800206c:	40022000 	.word	0x40022000
 8002070:	24000098 	.word	0x24000098
 8002074:	58024400 	.word	0x58024400
 8002078:	58020800 	.word	0x58020800
 800207c:	40022100 	.word	0x40022100
 8002080:	58026000 	.word	0x58026000
 8002084:	58021c00 	.word	0x58021c00

08002088 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8002088:	b580      	push	{r7, lr}
 800208a:	b08a      	sub	sp, #40	; 0x28
 800208c:	af00      	add	r7, sp, #0
 800208e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002090:	f107 0314 	add.w	r3, r7, #20
 8002094:	2200      	movs	r2, #0
 8002096:	601a      	str	r2, [r3, #0]
 8002098:	605a      	str	r2, [r3, #4]
 800209a:	609a      	str	r2, [r3, #8]
 800209c:	60da      	str	r2, [r3, #12]
 800209e:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	4a18      	ldr	r2, [pc, #96]	; (8002108 <HAL_DAC_MspInit+0x80>)
 80020a6:	4293      	cmp	r3, r2
 80020a8:	d129      	bne.n	80020fe <HAL_DAC_MspInit+0x76>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC12_CLK_ENABLE();
 80020aa:	4b18      	ldr	r3, [pc, #96]	; (800210c <HAL_DAC_MspInit+0x84>)
 80020ac:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80020b0:	4a16      	ldr	r2, [pc, #88]	; (800210c <HAL_DAC_MspInit+0x84>)
 80020b2:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80020b6:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80020ba:	4b14      	ldr	r3, [pc, #80]	; (800210c <HAL_DAC_MspInit+0x84>)
 80020bc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80020c0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80020c4:	613b      	str	r3, [r7, #16]
 80020c6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020c8:	4b10      	ldr	r3, [pc, #64]	; (800210c <HAL_DAC_MspInit+0x84>)
 80020ca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80020ce:	4a0f      	ldr	r2, [pc, #60]	; (800210c <HAL_DAC_MspInit+0x84>)
 80020d0:	f043 0301 	orr.w	r3, r3, #1
 80020d4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80020d8:	4b0c      	ldr	r3, [pc, #48]	; (800210c <HAL_DAC_MspInit+0x84>)
 80020da:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80020de:	f003 0301 	and.w	r3, r3, #1
 80020e2:	60fb      	str	r3, [r7, #12]
 80020e4:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA5     ------> DAC1_OUT2
    */
    GPIO_InitStruct.Pin = DAC1_OUT2_Pin;
 80020e6:	2320      	movs	r3, #32
 80020e8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80020ea:	2303      	movs	r3, #3
 80020ec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020ee:	2300      	movs	r3, #0
 80020f0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(DAC1_OUT2_GPIO_Port, &GPIO_InitStruct);
 80020f2:	f107 0314 	add.w	r3, r7, #20
 80020f6:	4619      	mov	r1, r3
 80020f8:	4805      	ldr	r0, [pc, #20]	; (8002110 <HAL_DAC_MspInit+0x88>)
 80020fa:	f002 ff61 	bl	8004fc0 <HAL_GPIO_Init>
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }

}
 80020fe:	bf00      	nop
 8002100:	3728      	adds	r7, #40	; 0x28
 8002102:	46bd      	mov	sp, r7
 8002104:	bd80      	pop	{r7, pc}
 8002106:	bf00      	nop
 8002108:	40007400 	.word	0x40007400
 800210c:	58024400 	.word	0x58024400
 8002110:	58020000 	.word	0x58020000

08002114 <HAL_FDCAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hfdcan: FDCAN handle pointer
* @retval None
*/
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8002114:	b580      	push	{r7, lr}
 8002116:	b0b8      	sub	sp, #224	; 0xe0
 8002118:	af00      	add	r7, sp, #0
 800211a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800211c:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8002120:	2200      	movs	r2, #0
 8002122:	601a      	str	r2, [r3, #0]
 8002124:	605a      	str	r2, [r3, #4]
 8002126:	609a      	str	r2, [r3, #8]
 8002128:	60da      	str	r2, [r3, #12]
 800212a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800212c:	f107 0318 	add.w	r3, r7, #24
 8002130:	22b4      	movs	r2, #180	; 0xb4
 8002132:	2100      	movs	r1, #0
 8002134:	4618      	mov	r0, r3
 8002136:	f009 f831 	bl	800b19c <memset>
  if(hfdcan->Instance==FDCAN1)
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	4a54      	ldr	r2, [pc, #336]	; (8002290 <HAL_FDCAN_MspInit+0x17c>)
 8002140:	4293      	cmp	r3, r2
 8002142:	d14e      	bne.n	80021e2 <HAL_FDCAN_MspInit+0xce>
  /* USER CODE BEGIN FDCAN1_MspInit 0 */

  /* USER CODE END FDCAN1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8002144:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002148:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 800214a:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800214e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002152:	f107 0318 	add.w	r3, r7, #24
 8002156:	4618      	mov	r0, r3
 8002158:	f004 f9c8 	bl	80064ec <HAL_RCCEx_PeriphCLKConfig>
 800215c:	4603      	mov	r3, r0
 800215e:	2b00      	cmp	r3, #0
 8002160:	d001      	beq.n	8002166 <HAL_FDCAN_MspInit+0x52>
    {
      Error_Handler();
 8002162:	f7ff fe7b 	bl	8001e5c <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_FDCAN_CLK_ENABLED++;
 8002166:	4b4b      	ldr	r3, [pc, #300]	; (8002294 <HAL_FDCAN_MspInit+0x180>)
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	3301      	adds	r3, #1
 800216c:	4a49      	ldr	r2, [pc, #292]	; (8002294 <HAL_FDCAN_MspInit+0x180>)
 800216e:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 8002170:	4b48      	ldr	r3, [pc, #288]	; (8002294 <HAL_FDCAN_MspInit+0x180>)
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	2b01      	cmp	r3, #1
 8002176:	d10e      	bne.n	8002196 <HAL_FDCAN_MspInit+0x82>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 8002178:	4b47      	ldr	r3, [pc, #284]	; (8002298 <HAL_FDCAN_MspInit+0x184>)
 800217a:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 800217e:	4a46      	ldr	r2, [pc, #280]	; (8002298 <HAL_FDCAN_MspInit+0x184>)
 8002180:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002184:	f8c2 30ec 	str.w	r3, [r2, #236]	; 0xec
 8002188:	4b43      	ldr	r3, [pc, #268]	; (8002298 <HAL_FDCAN_MspInit+0x184>)
 800218a:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 800218e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002192:	617b      	str	r3, [r7, #20]
 8002194:	697b      	ldr	r3, [r7, #20]
    }

    __HAL_RCC_GPIOH_CLK_ENABLE();
 8002196:	4b40      	ldr	r3, [pc, #256]	; (8002298 <HAL_FDCAN_MspInit+0x184>)
 8002198:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800219c:	4a3e      	ldr	r2, [pc, #248]	; (8002298 <HAL_FDCAN_MspInit+0x184>)
 800219e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80021a2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80021a6:	4b3c      	ldr	r3, [pc, #240]	; (8002298 <HAL_FDCAN_MspInit+0x184>)
 80021a8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80021ac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80021b0:	613b      	str	r3, [r7, #16]
 80021b2:	693b      	ldr	r3, [r7, #16]
    /**FDCAN1 GPIO Configuration
    PH14     ------> FDCAN1_RX
    PH13     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = FDCAN1_RX_Pin|FDCAN1_TX_Pin;
 80021b4:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 80021b8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021bc:	2302      	movs	r3, #2
 80021be:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021c2:	2300      	movs	r3, #0
 80021c4:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021c8:	2300      	movs	r3, #0
 80021ca:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 80021ce:	2309      	movs	r3, #9
 80021d0:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80021d4:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80021d8:	4619      	mov	r1, r3
 80021da:	4830      	ldr	r0, [pc, #192]	; (800229c <HAL_FDCAN_MspInit+0x188>)
 80021dc:	f002 fef0 	bl	8004fc0 <HAL_GPIO_Init>
  /* USER CODE BEGIN FDCAN2_MspInit 1 */

  /* USER CODE END FDCAN2_MspInit 1 */
  }

}
 80021e0:	e051      	b.n	8002286 <HAL_FDCAN_MspInit+0x172>
  else if(hfdcan->Instance==FDCAN2)
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	4a2e      	ldr	r2, [pc, #184]	; (80022a0 <HAL_FDCAN_MspInit+0x18c>)
 80021e8:	4293      	cmp	r3, r2
 80021ea:	d14c      	bne.n	8002286 <HAL_FDCAN_MspInit+0x172>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 80021ec:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80021f0:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 80021f2:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80021f6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80021fa:	f107 0318 	add.w	r3, r7, #24
 80021fe:	4618      	mov	r0, r3
 8002200:	f004 f974 	bl	80064ec <HAL_RCCEx_PeriphCLKConfig>
 8002204:	4603      	mov	r3, r0
 8002206:	2b00      	cmp	r3, #0
 8002208:	d001      	beq.n	800220e <HAL_FDCAN_MspInit+0xfa>
      Error_Handler();
 800220a:	f7ff fe27 	bl	8001e5c <Error_Handler>
    HAL_RCC_FDCAN_CLK_ENABLED++;
 800220e:	4b21      	ldr	r3, [pc, #132]	; (8002294 <HAL_FDCAN_MspInit+0x180>)
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	3301      	adds	r3, #1
 8002214:	4a1f      	ldr	r2, [pc, #124]	; (8002294 <HAL_FDCAN_MspInit+0x180>)
 8002216:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 8002218:	4b1e      	ldr	r3, [pc, #120]	; (8002294 <HAL_FDCAN_MspInit+0x180>)
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	2b01      	cmp	r3, #1
 800221e:	d10e      	bne.n	800223e <HAL_FDCAN_MspInit+0x12a>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 8002220:	4b1d      	ldr	r3, [pc, #116]	; (8002298 <HAL_FDCAN_MspInit+0x184>)
 8002222:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 8002226:	4a1c      	ldr	r2, [pc, #112]	; (8002298 <HAL_FDCAN_MspInit+0x184>)
 8002228:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800222c:	f8c2 30ec 	str.w	r3, [r2, #236]	; 0xec
 8002230:	4b19      	ldr	r3, [pc, #100]	; (8002298 <HAL_FDCAN_MspInit+0x184>)
 8002232:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 8002236:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800223a:	60fb      	str	r3, [r7, #12]
 800223c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800223e:	4b16      	ldr	r3, [pc, #88]	; (8002298 <HAL_FDCAN_MspInit+0x184>)
 8002240:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002244:	4a14      	ldr	r2, [pc, #80]	; (8002298 <HAL_FDCAN_MspInit+0x184>)
 8002246:	f043 0302 	orr.w	r3, r3, #2
 800224a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800224e:	4b12      	ldr	r3, [pc, #72]	; (8002298 <HAL_FDCAN_MspInit+0x184>)
 8002250:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002254:	f003 0302 	and.w	r3, r3, #2
 8002258:	60bb      	str	r3, [r7, #8]
 800225a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = FDCAN2_TX_Pin|FDCAN2_RX_Pin;
 800225c:	2360      	movs	r3, #96	; 0x60
 800225e:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002262:	2302      	movs	r3, #2
 8002264:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002268:	2300      	movs	r3, #0
 800226a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800226e:	2300      	movs	r3, #0
 8002270:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 8002274:	2309      	movs	r3, #9
 8002276:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800227a:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 800227e:	4619      	mov	r1, r3
 8002280:	4808      	ldr	r0, [pc, #32]	; (80022a4 <HAL_FDCAN_MspInit+0x190>)
 8002282:	f002 fe9d 	bl	8004fc0 <HAL_GPIO_Init>
}
 8002286:	bf00      	nop
 8002288:	37e0      	adds	r7, #224	; 0xe0
 800228a:	46bd      	mov	sp, r7
 800228c:	bd80      	pop	{r7, pc}
 800228e:	bf00      	nop
 8002290:	4000a000 	.word	0x4000a000
 8002294:	2400009c 	.word	0x2400009c
 8002298:	58024400 	.word	0x58024400
 800229c:	58021c00 	.word	0x58021c00
 80022a0:	4000a400 	.word	0x4000a400
 80022a4:	58020400 	.word	0x58020400

080022a8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80022a8:	b580      	push	{r7, lr}
 80022aa:	b0b6      	sub	sp, #216	; 0xd8
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022b0:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80022b4:	2200      	movs	r2, #0
 80022b6:	601a      	str	r2, [r3, #0]
 80022b8:	605a      	str	r2, [r3, #4]
 80022ba:	609a      	str	r2, [r3, #8]
 80022bc:	60da      	str	r2, [r3, #12]
 80022be:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80022c0:	f107 0310 	add.w	r3, r7, #16
 80022c4:	22b4      	movs	r2, #180	; 0xb4
 80022c6:	2100      	movs	r1, #0
 80022c8:	4618      	mov	r0, r3
 80022ca:	f008 ff67 	bl	800b19c <memset>
  if(hi2c->Instance==I2C4)
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	4a25      	ldr	r2, [pc, #148]	; (8002368 <HAL_I2C_MspInit+0xc0>)
 80022d4:	4293      	cmp	r3, r2
 80022d6:	d142      	bne.n	800235e <HAL_I2C_MspInit+0xb6>
  /* USER CODE BEGIN I2C4_MspInit 0 */

  /* USER CODE END I2C4_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C4;
 80022d8:	2310      	movs	r3, #16
 80022da:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.I2c4ClockSelection = RCC_I2C4CLKSOURCE_D3PCLK1;
 80022dc:	2300      	movs	r3, #0
 80022de:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80022e2:	f107 0310 	add.w	r3, r7, #16
 80022e6:	4618      	mov	r0, r3
 80022e8:	f004 f900 	bl	80064ec <HAL_RCCEx_PeriphCLKConfig>
 80022ec:	4603      	mov	r3, r0
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d001      	beq.n	80022f6 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 80022f2:	f7ff fdb3 	bl	8001e5c <Error_Handler>
    }

    __HAL_RCC_GPIOF_CLK_ENABLE();
 80022f6:	4b1d      	ldr	r3, [pc, #116]	; (800236c <HAL_I2C_MspInit+0xc4>)
 80022f8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80022fc:	4a1b      	ldr	r2, [pc, #108]	; (800236c <HAL_I2C_MspInit+0xc4>)
 80022fe:	f043 0320 	orr.w	r3, r3, #32
 8002302:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002306:	4b19      	ldr	r3, [pc, #100]	; (800236c <HAL_I2C_MspInit+0xc4>)
 8002308:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800230c:	f003 0320 	and.w	r3, r3, #32
 8002310:	60fb      	str	r3, [r7, #12]
 8002312:	68fb      	ldr	r3, [r7, #12]
    /**I2C4 GPIO Configuration
    PF15     ------> I2C4_SDA
    PF14     ------> I2C4_SCL
    */
    GPIO_InitStruct.Pin = I2C4_SDA_Pin|I2C4_SCL_Pin;
 8002314:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8002318:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800231c:	2312      	movs	r3, #18
 800231e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002322:	2301      	movs	r3, #1
 8002324:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002328:	2300      	movs	r3, #0
 800232a:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C4;
 800232e:	2304      	movs	r3, #4
 8002330:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002334:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8002338:	4619      	mov	r1, r3
 800233a:	480d      	ldr	r0, [pc, #52]	; (8002370 <HAL_I2C_MspInit+0xc8>)
 800233c:	f002 fe40 	bl	8004fc0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C4_CLK_ENABLE();
 8002340:	4b0a      	ldr	r3, [pc, #40]	; (800236c <HAL_I2C_MspInit+0xc4>)
 8002342:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8002346:	4a09      	ldr	r2, [pc, #36]	; (800236c <HAL_I2C_MspInit+0xc4>)
 8002348:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800234c:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8002350:	4b06      	ldr	r3, [pc, #24]	; (800236c <HAL_I2C_MspInit+0xc4>)
 8002352:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8002356:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800235a:	60bb      	str	r3, [r7, #8]
 800235c:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C4_MspInit 1 */

  /* USER CODE END I2C4_MspInit 1 */
  }

}
 800235e:	bf00      	nop
 8002360:	37d8      	adds	r7, #216	; 0xd8
 8002362:	46bd      	mov	sp, r7
 8002364:	bd80      	pop	{r7, pc}
 8002366:	bf00      	nop
 8002368:	58001c00 	.word	0x58001c00
 800236c:	58024400 	.word	0x58024400
 8002370:	58021400 	.word	0x58021400

08002374 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8002374:	b580      	push	{r7, lr}
 8002376:	b0b0      	sub	sp, #192	; 0xc0
 8002378:	af00      	add	r7, sp, #0
 800237a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800237c:	f107 030c 	add.w	r3, r7, #12
 8002380:	22b4      	movs	r2, #180	; 0xb4
 8002382:	2100      	movs	r1, #0
 8002384:	4618      	mov	r0, r3
 8002386:	f008 ff09 	bl	800b19c <memset>
  if(hrtc->Instance==RTC)
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	4a0f      	ldr	r2, [pc, #60]	; (80023cc <HAL_RTC_MspInit+0x58>)
 8002390:	4293      	cmp	r3, r2
 8002392:	d116      	bne.n	80023c2 <HAL_RTC_MspInit+0x4e>
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8002394:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002398:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 800239a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800239e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80023a2:	f107 030c 	add.w	r3, r7, #12
 80023a6:	4618      	mov	r0, r3
 80023a8:	f004 f8a0 	bl	80064ec <HAL_RCCEx_PeriphCLKConfig>
 80023ac:	4603      	mov	r3, r0
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d001      	beq.n	80023b6 <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 80023b2:	f7ff fd53 	bl	8001e5c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80023b6:	4b06      	ldr	r3, [pc, #24]	; (80023d0 <HAL_RTC_MspInit+0x5c>)
 80023b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80023ba:	4a05      	ldr	r2, [pc, #20]	; (80023d0 <HAL_RTC_MspInit+0x5c>)
 80023bc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80023c0:	6713      	str	r3, [r2, #112]	; 0x70
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 80023c2:	bf00      	nop
 80023c4:	37c0      	adds	r7, #192	; 0xc0
 80023c6:	46bd      	mov	sp, r7
 80023c8:	bd80      	pop	{r7, pc}
 80023ca:	bf00      	nop
 80023cc:	58004000 	.word	0x58004000
 80023d0:	58024400 	.word	0x58024400

080023d4 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80023d4:	b480      	push	{r7}
 80023d6:	b087      	sub	sp, #28
 80023d8:	af00      	add	r7, sp, #0
 80023da:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	4a20      	ldr	r2, [pc, #128]	; (8002464 <HAL_TIM_PWM_MspInit+0x90>)
 80023e2:	4293      	cmp	r3, r2
 80023e4:	d10f      	bne.n	8002406 <HAL_TIM_PWM_MspInit+0x32>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80023e6:	4b20      	ldr	r3, [pc, #128]	; (8002468 <HAL_TIM_PWM_MspInit+0x94>)
 80023e8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80023ec:	4a1e      	ldr	r2, [pc, #120]	; (8002468 <HAL_TIM_PWM_MspInit+0x94>)
 80023ee:	f043 0301 	orr.w	r3, r3, #1
 80023f2:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 80023f6:	4b1c      	ldr	r3, [pc, #112]	; (8002468 <HAL_TIM_PWM_MspInit+0x94>)
 80023f8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80023fc:	f003 0301 	and.w	r3, r3, #1
 8002400:	617b      	str	r3, [r7, #20]
 8002402:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 8002404:	e028      	b.n	8002458 <HAL_TIM_PWM_MspInit+0x84>
  else if(htim_pwm->Instance==TIM4)
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	4a18      	ldr	r2, [pc, #96]	; (800246c <HAL_TIM_PWM_MspInit+0x98>)
 800240c:	4293      	cmp	r3, r2
 800240e:	d10f      	bne.n	8002430 <HAL_TIM_PWM_MspInit+0x5c>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002410:	4b15      	ldr	r3, [pc, #84]	; (8002468 <HAL_TIM_PWM_MspInit+0x94>)
 8002412:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002416:	4a14      	ldr	r2, [pc, #80]	; (8002468 <HAL_TIM_PWM_MspInit+0x94>)
 8002418:	f043 0304 	orr.w	r3, r3, #4
 800241c:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8002420:	4b11      	ldr	r3, [pc, #68]	; (8002468 <HAL_TIM_PWM_MspInit+0x94>)
 8002422:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002426:	f003 0304 	and.w	r3, r3, #4
 800242a:	613b      	str	r3, [r7, #16]
 800242c:	693b      	ldr	r3, [r7, #16]
}
 800242e:	e013      	b.n	8002458 <HAL_TIM_PWM_MspInit+0x84>
  else if(htim_pwm->Instance==TIM5)
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	4a0e      	ldr	r2, [pc, #56]	; (8002470 <HAL_TIM_PWM_MspInit+0x9c>)
 8002436:	4293      	cmp	r3, r2
 8002438:	d10e      	bne.n	8002458 <HAL_TIM_PWM_MspInit+0x84>
    __HAL_RCC_TIM5_CLK_ENABLE();
 800243a:	4b0b      	ldr	r3, [pc, #44]	; (8002468 <HAL_TIM_PWM_MspInit+0x94>)
 800243c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002440:	4a09      	ldr	r2, [pc, #36]	; (8002468 <HAL_TIM_PWM_MspInit+0x94>)
 8002442:	f043 0308 	orr.w	r3, r3, #8
 8002446:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 800244a:	4b07      	ldr	r3, [pc, #28]	; (8002468 <HAL_TIM_PWM_MspInit+0x94>)
 800244c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002450:	f003 0308 	and.w	r3, r3, #8
 8002454:	60fb      	str	r3, [r7, #12]
 8002456:	68fb      	ldr	r3, [r7, #12]
}
 8002458:	bf00      	nop
 800245a:	371c      	adds	r7, #28
 800245c:	46bd      	mov	sp, r7
 800245e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002462:	4770      	bx	lr
 8002464:	40010000 	.word	0x40010000
 8002468:	58024400 	.word	0x58024400
 800246c:	40000800 	.word	0x40000800
 8002470:	40000c00 	.word	0x40000c00

08002474 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002474:	b580      	push	{r7, lr}
 8002476:	b088      	sub	sp, #32
 8002478:	af00      	add	r7, sp, #0
 800247a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM7)
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	4a44      	ldr	r2, [pc, #272]	; (8002594 <HAL_TIM_Base_MspInit+0x120>)
 8002482:	4293      	cmp	r3, r2
 8002484:	d117      	bne.n	80024b6 <HAL_TIM_Base_MspInit+0x42>
  {
  /* USER CODE BEGIN TIM7_MspInit 0 */

  /* USER CODE END TIM7_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM7_CLK_ENABLE();
 8002486:	4b44      	ldr	r3, [pc, #272]	; (8002598 <HAL_TIM_Base_MspInit+0x124>)
 8002488:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800248c:	4a42      	ldr	r2, [pc, #264]	; (8002598 <HAL_TIM_Base_MspInit+0x124>)
 800248e:	f043 0320 	orr.w	r3, r3, #32
 8002492:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8002496:	4b40      	ldr	r3, [pc, #256]	; (8002598 <HAL_TIM_Base_MspInit+0x124>)
 8002498:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800249c:	f003 0320 	and.w	r3, r3, #32
 80024a0:	61fb      	str	r3, [r7, #28]
 80024a2:	69fb      	ldr	r3, [r7, #28]
    /* TIM7 interrupt Init */
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 80024a4:	2200      	movs	r2, #0
 80024a6:	2100      	movs	r1, #0
 80024a8:	2037      	movs	r0, #55	; 0x37
 80024aa:	f002 f89a 	bl	80045e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 80024ae:	2037      	movs	r0, #55	; 0x37
 80024b0:	f002 f8b1 	bl	8004616 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }

}
 80024b4:	e06a      	b.n	800258c <HAL_TIM_Base_MspInit+0x118>
  else if(htim_base->Instance==TIM13)
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	4a38      	ldr	r2, [pc, #224]	; (800259c <HAL_TIM_Base_MspInit+0x128>)
 80024bc:	4293      	cmp	r3, r2
 80024be:	d117      	bne.n	80024f0 <HAL_TIM_Base_MspInit+0x7c>
    __HAL_RCC_TIM13_CLK_ENABLE();
 80024c0:	4b35      	ldr	r3, [pc, #212]	; (8002598 <HAL_TIM_Base_MspInit+0x124>)
 80024c2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80024c6:	4a34      	ldr	r2, [pc, #208]	; (8002598 <HAL_TIM_Base_MspInit+0x124>)
 80024c8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80024cc:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80024d0:	4b31      	ldr	r3, [pc, #196]	; (8002598 <HAL_TIM_Base_MspInit+0x124>)
 80024d2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80024d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80024da:	61bb      	str	r3, [r7, #24]
 80024dc:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 80024de:	2200      	movs	r2, #0
 80024e0:	2100      	movs	r1, #0
 80024e2:	202c      	movs	r0, #44	; 0x2c
 80024e4:	f002 f87d 	bl	80045e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 80024e8:	202c      	movs	r0, #44	; 0x2c
 80024ea:	f002 f894 	bl	8004616 <HAL_NVIC_EnableIRQ>
}
 80024ee:	e04d      	b.n	800258c <HAL_TIM_Base_MspInit+0x118>
  else if(htim_base->Instance==TIM14)
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	4a2a      	ldr	r2, [pc, #168]	; (80025a0 <HAL_TIM_Base_MspInit+0x12c>)
 80024f6:	4293      	cmp	r3, r2
 80024f8:	d10f      	bne.n	800251a <HAL_TIM_Base_MspInit+0xa6>
    __HAL_RCC_TIM14_CLK_ENABLE();
 80024fa:	4b27      	ldr	r3, [pc, #156]	; (8002598 <HAL_TIM_Base_MspInit+0x124>)
 80024fc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002500:	4a25      	ldr	r2, [pc, #148]	; (8002598 <HAL_TIM_Base_MspInit+0x124>)
 8002502:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002506:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 800250a:	4b23      	ldr	r3, [pc, #140]	; (8002598 <HAL_TIM_Base_MspInit+0x124>)
 800250c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002510:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002514:	617b      	str	r3, [r7, #20]
 8002516:	697b      	ldr	r3, [r7, #20]
}
 8002518:	e038      	b.n	800258c <HAL_TIM_Base_MspInit+0x118>
  else if(htim_base->Instance==TIM16)
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	4a21      	ldr	r2, [pc, #132]	; (80025a4 <HAL_TIM_Base_MspInit+0x130>)
 8002520:	4293      	cmp	r3, r2
 8002522:	d117      	bne.n	8002554 <HAL_TIM_Base_MspInit+0xe0>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8002524:	4b1c      	ldr	r3, [pc, #112]	; (8002598 <HAL_TIM_Base_MspInit+0x124>)
 8002526:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800252a:	4a1b      	ldr	r2, [pc, #108]	; (8002598 <HAL_TIM_Base_MspInit+0x124>)
 800252c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002530:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8002534:	4b18      	ldr	r3, [pc, #96]	; (8002598 <HAL_TIM_Base_MspInit+0x124>)
 8002536:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800253a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800253e:	613b      	str	r3, [r7, #16]
 8002540:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM16_IRQn, 0, 0);
 8002542:	2200      	movs	r2, #0
 8002544:	2100      	movs	r1, #0
 8002546:	2075      	movs	r0, #117	; 0x75
 8002548:	f002 f84b 	bl	80045e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM16_IRQn);
 800254c:	2075      	movs	r0, #117	; 0x75
 800254e:	f002 f862 	bl	8004616 <HAL_NVIC_EnableIRQ>
}
 8002552:	e01b      	b.n	800258c <HAL_TIM_Base_MspInit+0x118>
  else if(htim_base->Instance==TIM17)
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	4a13      	ldr	r2, [pc, #76]	; (80025a8 <HAL_TIM_Base_MspInit+0x134>)
 800255a:	4293      	cmp	r3, r2
 800255c:	d116      	bne.n	800258c <HAL_TIM_Base_MspInit+0x118>
    __HAL_RCC_TIM17_CLK_ENABLE();
 800255e:	4b0e      	ldr	r3, [pc, #56]	; (8002598 <HAL_TIM_Base_MspInit+0x124>)
 8002560:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8002564:	4a0c      	ldr	r2, [pc, #48]	; (8002598 <HAL_TIM_Base_MspInit+0x124>)
 8002566:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800256a:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 800256e:	4b0a      	ldr	r3, [pc, #40]	; (8002598 <HAL_TIM_Base_MspInit+0x124>)
 8002570:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8002574:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002578:	60fb      	str	r3, [r7, #12]
 800257a:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM17_IRQn, 0, 0);
 800257c:	2200      	movs	r2, #0
 800257e:	2100      	movs	r1, #0
 8002580:	2076      	movs	r0, #118	; 0x76
 8002582:	f002 f82e 	bl	80045e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM17_IRQn);
 8002586:	2076      	movs	r0, #118	; 0x76
 8002588:	f002 f845 	bl	8004616 <HAL_NVIC_EnableIRQ>
}
 800258c:	bf00      	nop
 800258e:	3720      	adds	r7, #32
 8002590:	46bd      	mov	sp, r7
 8002592:	bd80      	pop	{r7, pc}
 8002594:	40001400 	.word	0x40001400
 8002598:	58024400 	.word	0x58024400
 800259c:	40001c00 	.word	0x40001c00
 80025a0:	40002000 	.word	0x40002000
 80025a4:	40014400 	.word	0x40014400
 80025a8:	40014800 	.word	0x40014800

080025ac <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80025ac:	b580      	push	{r7, lr}
 80025ae:	b08c      	sub	sp, #48	; 0x30
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025b4:	f107 031c 	add.w	r3, r7, #28
 80025b8:	2200      	movs	r2, #0
 80025ba:	601a      	str	r2, [r3, #0]
 80025bc:	605a      	str	r2, [r3, #4]
 80025be:	609a      	str	r2, [r3, #8]
 80025c0:	60da      	str	r2, [r3, #12]
 80025c2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	4a48      	ldr	r2, [pc, #288]	; (80026ec <HAL_TIM_MspPostInit+0x140>)
 80025ca:	4293      	cmp	r3, r2
 80025cc:	d120      	bne.n	8002610 <HAL_TIM_MspPostInit+0x64>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80025ce:	4b48      	ldr	r3, [pc, #288]	; (80026f0 <HAL_TIM_MspPostInit+0x144>)
 80025d0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80025d4:	4a46      	ldr	r2, [pc, #280]	; (80026f0 <HAL_TIM_MspPostInit+0x144>)
 80025d6:	f043 0310 	orr.w	r3, r3, #16
 80025da:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80025de:	4b44      	ldr	r3, [pc, #272]	; (80026f0 <HAL_TIM_MspPostInit+0x144>)
 80025e0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80025e4:	f003 0310 	and.w	r3, r3, #16
 80025e8:	61bb      	str	r3, [r7, #24]
 80025ea:	69bb      	ldr	r3, [r7, #24]
    /**TIM1 GPIO Configuration
    PE14     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = ARD_D5_Pin;
 80025ec:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80025f0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025f2:	2302      	movs	r3, #2
 80025f4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025f6:	2300      	movs	r3, #0
 80025f8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025fa:	2300      	movs	r3, #0
 80025fc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80025fe:	2301      	movs	r3, #1
 8002600:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(ARD_D5_GPIO_Port, &GPIO_InitStruct);
 8002602:	f107 031c 	add.w	r3, r7, #28
 8002606:	4619      	mov	r1, r3
 8002608:	483a      	ldr	r0, [pc, #232]	; (80026f4 <HAL_TIM_MspPostInit+0x148>)
 800260a:	f002 fcd9 	bl	8004fc0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM5_MspPostInit 1 */

  /* USER CODE END TIM5_MspPostInit 1 */
  }

}
 800260e:	e068      	b.n	80026e2 <HAL_TIM_MspPostInit+0x136>
  else if(htim->Instance==TIM4)
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	4a38      	ldr	r2, [pc, #224]	; (80026f8 <HAL_TIM_MspPostInit+0x14c>)
 8002616:	4293      	cmp	r3, r2
 8002618:	d13f      	bne.n	800269a <HAL_TIM_MspPostInit+0xee>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800261a:	4b35      	ldr	r3, [pc, #212]	; (80026f0 <HAL_TIM_MspPostInit+0x144>)
 800261c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002620:	4a33      	ldr	r2, [pc, #204]	; (80026f0 <HAL_TIM_MspPostInit+0x144>)
 8002622:	f043 0302 	orr.w	r3, r3, #2
 8002626:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800262a:	4b31      	ldr	r3, [pc, #196]	; (80026f0 <HAL_TIM_MspPostInit+0x144>)
 800262c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002630:	f003 0302 	and.w	r3, r3, #2
 8002634:	617b      	str	r3, [r7, #20]
 8002636:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002638:	4b2d      	ldr	r3, [pc, #180]	; (80026f0 <HAL_TIM_MspPostInit+0x144>)
 800263a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800263e:	4a2c      	ldr	r2, [pc, #176]	; (80026f0 <HAL_TIM_MspPostInit+0x144>)
 8002640:	f043 0308 	orr.w	r3, r3, #8
 8002644:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002648:	4b29      	ldr	r3, [pc, #164]	; (80026f0 <HAL_TIM_MspPostInit+0x144>)
 800264a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800264e:	f003 0308 	and.w	r3, r3, #8
 8002652:	613b      	str	r3, [r7, #16]
 8002654:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = ARD_D9_Pin;
 8002656:	2380      	movs	r3, #128	; 0x80
 8002658:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800265a:	2302      	movs	r3, #2
 800265c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800265e:	2300      	movs	r3, #0
 8002660:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002662:	2300      	movs	r3, #0
 8002664:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002666:	2302      	movs	r3, #2
 8002668:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(ARD_D9_GPIO_Port, &GPIO_InitStruct);
 800266a:	f107 031c 	add.w	r3, r7, #28
 800266e:	4619      	mov	r1, r3
 8002670:	4822      	ldr	r0, [pc, #136]	; (80026fc <HAL_TIM_MspPostInit+0x150>)
 8002672:	f002 fca5 	bl	8004fc0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = STMOD_14_PWM_Pin|ARD_D6_Pin;
 8002676:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 800267a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800267c:	2302      	movs	r3, #2
 800267e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002680:	2300      	movs	r3, #0
 8002682:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002684:	2300      	movs	r3, #0
 8002686:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002688:	2302      	movs	r3, #2
 800268a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800268c:	f107 031c 	add.w	r3, r7, #28
 8002690:	4619      	mov	r1, r3
 8002692:	481b      	ldr	r0, [pc, #108]	; (8002700 <HAL_TIM_MspPostInit+0x154>)
 8002694:	f002 fc94 	bl	8004fc0 <HAL_GPIO_Init>
}
 8002698:	e023      	b.n	80026e2 <HAL_TIM_MspPostInit+0x136>
  else if(htim->Instance==TIM5)
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	4a19      	ldr	r2, [pc, #100]	; (8002704 <HAL_TIM_MspPostInit+0x158>)
 80026a0:	4293      	cmp	r3, r2
 80026a2:	d11e      	bne.n	80026e2 <HAL_TIM_MspPostInit+0x136>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026a4:	4b12      	ldr	r3, [pc, #72]	; (80026f0 <HAL_TIM_MspPostInit+0x144>)
 80026a6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80026aa:	4a11      	ldr	r2, [pc, #68]	; (80026f0 <HAL_TIM_MspPostInit+0x144>)
 80026ac:	f043 0301 	orr.w	r3, r3, #1
 80026b0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80026b4:	4b0e      	ldr	r3, [pc, #56]	; (80026f0 <HAL_TIM_MspPostInit+0x144>)
 80026b6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80026ba:	f003 0301 	and.w	r3, r3, #1
 80026be:	60fb      	str	r3, [r7, #12]
 80026c0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ARD_D3_Pin;
 80026c2:	2301      	movs	r3, #1
 80026c4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026c6:	2302      	movs	r3, #2
 80026c8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026ca:	2300      	movs	r3, #0
 80026cc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026ce:	2300      	movs	r3, #0
 80026d0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 80026d2:	2302      	movs	r3, #2
 80026d4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(ARD_D3_GPIO_Port, &GPIO_InitStruct);
 80026d6:	f107 031c 	add.w	r3, r7, #28
 80026da:	4619      	mov	r1, r3
 80026dc:	480a      	ldr	r0, [pc, #40]	; (8002708 <HAL_TIM_MspPostInit+0x15c>)
 80026de:	f002 fc6f 	bl	8004fc0 <HAL_GPIO_Init>
}
 80026e2:	bf00      	nop
 80026e4:	3730      	adds	r7, #48	; 0x30
 80026e6:	46bd      	mov	sp, r7
 80026e8:	bd80      	pop	{r7, pc}
 80026ea:	bf00      	nop
 80026ec:	40010000 	.word	0x40010000
 80026f0:	58024400 	.word	0x58024400
 80026f4:	58021000 	.word	0x58021000
 80026f8:	40000800 	.word	0x40000800
 80026fc:	58020400 	.word	0x58020400
 8002700:	58020c00 	.word	0x58020c00
 8002704:	40000c00 	.word	0x40000c00
 8002708:	58020000 	.word	0x58020000

0800270c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800270c:	b580      	push	{r7, lr}
 800270e:	b0b8      	sub	sp, #224	; 0xe0
 8002710:	af00      	add	r7, sp, #0
 8002712:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002714:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8002718:	2200      	movs	r2, #0
 800271a:	601a      	str	r2, [r3, #0]
 800271c:	605a      	str	r2, [r3, #4]
 800271e:	609a      	str	r2, [r3, #8]
 8002720:	60da      	str	r2, [r3, #12]
 8002722:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002724:	f107 0318 	add.w	r3, r7, #24
 8002728:	22b4      	movs	r2, #180	; 0xb4
 800272a:	2100      	movs	r1, #0
 800272c:	4618      	mov	r0, r3
 800272e:	f008 fd35 	bl	800b19c <memset>
  if(huart->Instance==USART1)
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	4a49      	ldr	r2, [pc, #292]	; (800285c <HAL_UART_MspInit+0x150>)
 8002738:	4293      	cmp	r3, r2
 800273a:	d143      	bne.n	80027c4 <HAL_UART_MspInit+0xb8>
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800273c:	2301      	movs	r3, #1
 800273e:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16910CLKSOURCE_D2PCLK2;
 8002740:	2300      	movs	r3, #0
 8002742:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002746:	f107 0318 	add.w	r3, r7, #24
 800274a:	4618      	mov	r0, r3
 800274c:	f003 fece 	bl	80064ec <HAL_RCCEx_PeriphCLKConfig>
 8002750:	4603      	mov	r3, r0
 8002752:	2b00      	cmp	r3, #0
 8002754:	d001      	beq.n	800275a <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8002756:	f7ff fb81 	bl	8001e5c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800275a:	4b41      	ldr	r3, [pc, #260]	; (8002860 <HAL_UART_MspInit+0x154>)
 800275c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8002760:	4a3f      	ldr	r2, [pc, #252]	; (8002860 <HAL_UART_MspInit+0x154>)
 8002762:	f043 0310 	orr.w	r3, r3, #16
 8002766:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 800276a:	4b3d      	ldr	r3, [pc, #244]	; (8002860 <HAL_UART_MspInit+0x154>)
 800276c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8002770:	f003 0310 	and.w	r3, r3, #16
 8002774:	617b      	str	r3, [r7, #20]
 8002776:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002778:	4b39      	ldr	r3, [pc, #228]	; (8002860 <HAL_UART_MspInit+0x154>)
 800277a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800277e:	4a38      	ldr	r2, [pc, #224]	; (8002860 <HAL_UART_MspInit+0x154>)
 8002780:	f043 0302 	orr.w	r3, r3, #2
 8002784:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002788:	4b35      	ldr	r3, [pc, #212]	; (8002860 <HAL_UART_MspInit+0x154>)
 800278a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800278e:	f003 0302 	and.w	r3, r3, #2
 8002792:	613b      	str	r3, [r7, #16]
 8002794:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PB15     ------> USART1_RX
    PB14     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = ARD_D0_Pin|ARD_D1_Pin;
 8002796:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 800279a:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800279e:	2302      	movs	r3, #2
 80027a0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027a4:	2300      	movs	r3, #0
 80027a6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027aa:	2300      	movs	r3, #0
 80027ac:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 80027b0:	2304      	movs	r3, #4
 80027b2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80027b6:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80027ba:	4619      	mov	r1, r3
 80027bc:	4829      	ldr	r0, [pc, #164]	; (8002864 <HAL_UART_MspInit+0x158>)
 80027be:	f002 fbff 	bl	8004fc0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80027c2:	e047      	b.n	8002854 <HAL_UART_MspInit+0x148>
  else if(huart->Instance==USART3)
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	4a27      	ldr	r2, [pc, #156]	; (8002868 <HAL_UART_MspInit+0x15c>)
 80027ca:	4293      	cmp	r3, r2
 80027cc:	d142      	bne.n	8002854 <HAL_UART_MspInit+0x148>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80027ce:	2302      	movs	r3, #2
 80027d0:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 80027d2:	2300      	movs	r3, #0
 80027d4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80027d8:	f107 0318 	add.w	r3, r7, #24
 80027dc:	4618      	mov	r0, r3
 80027de:	f003 fe85 	bl	80064ec <HAL_RCCEx_PeriphCLKConfig>
 80027e2:	4603      	mov	r3, r0
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d001      	beq.n	80027ec <HAL_UART_MspInit+0xe0>
      Error_Handler();
 80027e8:	f7ff fb38 	bl	8001e5c <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 80027ec:	4b1c      	ldr	r3, [pc, #112]	; (8002860 <HAL_UART_MspInit+0x154>)
 80027ee:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80027f2:	4a1b      	ldr	r2, [pc, #108]	; (8002860 <HAL_UART_MspInit+0x154>)
 80027f4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80027f8:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80027fc:	4b18      	ldr	r3, [pc, #96]	; (8002860 <HAL_UART_MspInit+0x154>)
 80027fe:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002802:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002806:	60fb      	str	r3, [r7, #12]
 8002808:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800280a:	4b15      	ldr	r3, [pc, #84]	; (8002860 <HAL_UART_MspInit+0x154>)
 800280c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002810:	4a13      	ldr	r2, [pc, #76]	; (8002860 <HAL_UART_MspInit+0x154>)
 8002812:	f043 0308 	orr.w	r3, r3, #8
 8002816:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800281a:	4b11      	ldr	r3, [pc, #68]	; (8002860 <HAL_UART_MspInit+0x154>)
 800281c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002820:	f003 0308 	and.w	r3, r3, #8
 8002824:	60bb      	str	r3, [r7, #8]
 8002826:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = T_VCP_RX_Pin|T_VCP_TX_Pin;
 8002828:	f44f 7340 	mov.w	r3, #768	; 0x300
 800282c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002830:	2302      	movs	r3, #2
 8002832:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002836:	2300      	movs	r3, #0
 8002838:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800283c:	2300      	movs	r3, #0
 800283e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002842:	2307      	movs	r3, #7
 8002844:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002848:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 800284c:	4619      	mov	r1, r3
 800284e:	4807      	ldr	r0, [pc, #28]	; (800286c <HAL_UART_MspInit+0x160>)
 8002850:	f002 fbb6 	bl	8004fc0 <HAL_GPIO_Init>
}
 8002854:	bf00      	nop
 8002856:	37e0      	adds	r7, #224	; 0xe0
 8002858:	46bd      	mov	sp, r7
 800285a:	bd80      	pop	{r7, pc}
 800285c:	40011000 	.word	0x40011000
 8002860:	58024400 	.word	0x58024400
 8002864:	58020400 	.word	0x58020400
 8002868:	40004800 	.word	0x40004800
 800286c:	58020c00 	.word	0x58020c00

08002870 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002870:	b480      	push	{r7}
 8002872:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002874:	e7fe      	b.n	8002874 <NMI_Handler+0x4>

08002876 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002876:	b480      	push	{r7}
 8002878:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800287a:	e7fe      	b.n	800287a <HardFault_Handler+0x4>

0800287c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800287c:	b480      	push	{r7}
 800287e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002880:	e7fe      	b.n	8002880 <MemManage_Handler+0x4>

08002882 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002882:	b480      	push	{r7}
 8002884:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002886:	e7fe      	b.n	8002886 <BusFault_Handler+0x4>

08002888 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002888:	b480      	push	{r7}
 800288a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800288c:	e7fe      	b.n	800288c <UsageFault_Handler+0x4>

0800288e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800288e:	b480      	push	{r7}
 8002890:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002892:	bf00      	nop
 8002894:	46bd      	mov	sp, r7
 8002896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800289a:	4770      	bx	lr

0800289c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800289c:	b480      	push	{r7}
 800289e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80028a0:	bf00      	nop
 80028a2:	46bd      	mov	sp, r7
 80028a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a8:	4770      	bx	lr

080028aa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80028aa:	b480      	push	{r7}
 80028ac:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80028ae:	bf00      	nop
 80028b0:	46bd      	mov	sp, r7
 80028b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b6:	4770      	bx	lr

080028b8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80028b8:	b580      	push	{r7, lr}
 80028ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80028bc:	f000 f9ee 	bl	8002c9c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80028c0:	bf00      	nop
 80028c2:	bd80      	pop	{r7, pc}

080028c4 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80028c4:	b580      	push	{r7, lr}
 80028c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 80028c8:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80028cc:	f002 fd39 	bl	8005342 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 80028d0:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80028d4:	f002 fd35 	bl	8005342 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80028d8:	bf00      	nop
 80028da:	bd80      	pop	{r7, pc}

080028dc <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 80028dc:	b580      	push	{r7, lr}
 80028de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim13);
 80028e0:	4802      	ldr	r0, [pc, #8]	; (80028ec <TIM8_UP_TIM13_IRQHandler+0x10>)
 80028e2:	f006 faf5 	bl	8008ed0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 80028e6:	bf00      	nop
 80028e8:	bd80      	pop	{r7, pc}
 80028ea:	bf00      	nop
 80028ec:	24004254 	.word	0x24004254

080028f0 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 80028f0:	b580      	push	{r7, lr}
 80028f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80028f4:	4802      	ldr	r0, [pc, #8]	; (8002900 <TIM7_IRQHandler+0x10>)
 80028f6:	f006 faeb 	bl	8008ed0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 80028fa:	bf00      	nop
 80028fc:	bd80      	pop	{r7, pc}
 80028fe:	bf00      	nop
 8002900:	240044d8 	.word	0x240044d8

08002904 <TIM16_IRQHandler>:

/**
  * @brief This function handles TIM16 global interrupt.
  */
void TIM16_IRQHandler(void)
{
 8002904:	b580      	push	{r7, lr}
 8002906:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM16_IRQn 0 */

  /* USER CODE END TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 8002908:	4802      	ldr	r0, [pc, #8]	; (8002914 <TIM16_IRQHandler+0x10>)
 800290a:	f006 fae1 	bl	8008ed0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM16_IRQn 1 */

  /* USER CODE END TIM16_IRQn 1 */
}
 800290e:	bf00      	nop
 8002910:	bd80      	pop	{r7, pc}
 8002912:	bf00      	nop
 8002914:	2400448c 	.word	0x2400448c

08002918 <TIM17_IRQHandler>:

/**
  * @brief This function handles TIM17 global interrupt.
  */
void TIM17_IRQHandler(void)
{
 8002918:	b580      	push	{r7, lr}
 800291a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM17_IRQn 0 */

  /* USER CODE END TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 800291c:	4802      	ldr	r0, [pc, #8]	; (8002928 <TIM17_IRQHandler+0x10>)
 800291e:	f006 fad7 	bl	8008ed0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM17_IRQn 1 */

  /* USER CODE END TIM17_IRQn 1 */
}
 8002922:	bf00      	nop
 8002924:	bd80      	pop	{r7, pc}
 8002926:	bf00      	nop
 8002928:	240040dc 	.word	0x240040dc

0800292c <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800292c:	b580      	push	{r7, lr}
 800292e:	b086      	sub	sp, #24
 8002930:	af00      	add	r7, sp, #0
 8002932:	60f8      	str	r0, [r7, #12]
 8002934:	60b9      	str	r1, [r7, #8]
 8002936:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002938:	2300      	movs	r3, #0
 800293a:	617b      	str	r3, [r7, #20]
 800293c:	e00a      	b.n	8002954 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800293e:	f3af 8000 	nop.w
 8002942:	4601      	mov	r1, r0
 8002944:	68bb      	ldr	r3, [r7, #8]
 8002946:	1c5a      	adds	r2, r3, #1
 8002948:	60ba      	str	r2, [r7, #8]
 800294a:	b2ca      	uxtb	r2, r1
 800294c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800294e:	697b      	ldr	r3, [r7, #20]
 8002950:	3301      	adds	r3, #1
 8002952:	617b      	str	r3, [r7, #20]
 8002954:	697a      	ldr	r2, [r7, #20]
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	429a      	cmp	r2, r3
 800295a:	dbf0      	blt.n	800293e <_read+0x12>
	}

return len;
 800295c:	687b      	ldr	r3, [r7, #4]
}
 800295e:	4618      	mov	r0, r3
 8002960:	3718      	adds	r7, #24
 8002962:	46bd      	mov	sp, r7
 8002964:	bd80      	pop	{r7, pc}

08002966 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002966:	b580      	push	{r7, lr}
 8002968:	b086      	sub	sp, #24
 800296a:	af00      	add	r7, sp, #0
 800296c:	60f8      	str	r0, [r7, #12]
 800296e:	60b9      	str	r1, [r7, #8]
 8002970:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002972:	2300      	movs	r3, #0
 8002974:	617b      	str	r3, [r7, #20]
 8002976:	e009      	b.n	800298c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002978:	68bb      	ldr	r3, [r7, #8]
 800297a:	1c5a      	adds	r2, r3, #1
 800297c:	60ba      	str	r2, [r7, #8]
 800297e:	781b      	ldrb	r3, [r3, #0]
 8002980:	4618      	mov	r0, r3
 8002982:	f7fd fe91 	bl	80006a8 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002986:	697b      	ldr	r3, [r7, #20]
 8002988:	3301      	adds	r3, #1
 800298a:	617b      	str	r3, [r7, #20]
 800298c:	697a      	ldr	r2, [r7, #20]
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	429a      	cmp	r2, r3
 8002992:	dbf1      	blt.n	8002978 <_write+0x12>
	}
	return len;
 8002994:	687b      	ldr	r3, [r7, #4]
}
 8002996:	4618      	mov	r0, r3
 8002998:	3718      	adds	r7, #24
 800299a:	46bd      	mov	sp, r7
 800299c:	bd80      	pop	{r7, pc}

0800299e <_close>:

int _close(int file)
{
 800299e:	b480      	push	{r7}
 80029a0:	b083      	sub	sp, #12
 80029a2:	af00      	add	r7, sp, #0
 80029a4:	6078      	str	r0, [r7, #4]
	return -1;
 80029a6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80029aa:	4618      	mov	r0, r3
 80029ac:	370c      	adds	r7, #12
 80029ae:	46bd      	mov	sp, r7
 80029b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b4:	4770      	bx	lr

080029b6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80029b6:	b480      	push	{r7}
 80029b8:	b083      	sub	sp, #12
 80029ba:	af00      	add	r7, sp, #0
 80029bc:	6078      	str	r0, [r7, #4]
 80029be:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80029c0:	683b      	ldr	r3, [r7, #0]
 80029c2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80029c6:	605a      	str	r2, [r3, #4]
	return 0;
 80029c8:	2300      	movs	r3, #0
}
 80029ca:	4618      	mov	r0, r3
 80029cc:	370c      	adds	r7, #12
 80029ce:	46bd      	mov	sp, r7
 80029d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d4:	4770      	bx	lr

080029d6 <_isatty>:

int _isatty(int file)
{
 80029d6:	b480      	push	{r7}
 80029d8:	b083      	sub	sp, #12
 80029da:	af00      	add	r7, sp, #0
 80029dc:	6078      	str	r0, [r7, #4]
	return 1;
 80029de:	2301      	movs	r3, #1
}
 80029e0:	4618      	mov	r0, r3
 80029e2:	370c      	adds	r7, #12
 80029e4:	46bd      	mov	sp, r7
 80029e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ea:	4770      	bx	lr

080029ec <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80029ec:	b480      	push	{r7}
 80029ee:	b085      	sub	sp, #20
 80029f0:	af00      	add	r7, sp, #0
 80029f2:	60f8      	str	r0, [r7, #12]
 80029f4:	60b9      	str	r1, [r7, #8]
 80029f6:	607a      	str	r2, [r7, #4]
	return 0;
 80029f8:	2300      	movs	r3, #0
}
 80029fa:	4618      	mov	r0, r3
 80029fc:	3714      	adds	r7, #20
 80029fe:	46bd      	mov	sp, r7
 8002a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a04:	4770      	bx	lr
	...

08002a08 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002a08:	b580      	push	{r7, lr}
 8002a0a:	b086      	sub	sp, #24
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002a10:	4a14      	ldr	r2, [pc, #80]	; (8002a64 <_sbrk+0x5c>)
 8002a12:	4b15      	ldr	r3, [pc, #84]	; (8002a68 <_sbrk+0x60>)
 8002a14:	1ad3      	subs	r3, r2, r3
 8002a16:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002a18:	697b      	ldr	r3, [r7, #20]
 8002a1a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002a1c:	4b13      	ldr	r3, [pc, #76]	; (8002a6c <_sbrk+0x64>)
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d102      	bne.n	8002a2a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002a24:	4b11      	ldr	r3, [pc, #68]	; (8002a6c <_sbrk+0x64>)
 8002a26:	4a12      	ldr	r2, [pc, #72]	; (8002a70 <_sbrk+0x68>)
 8002a28:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002a2a:	4b10      	ldr	r3, [pc, #64]	; (8002a6c <_sbrk+0x64>)
 8002a2c:	681a      	ldr	r2, [r3, #0]
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	4413      	add	r3, r2
 8002a32:	693a      	ldr	r2, [r7, #16]
 8002a34:	429a      	cmp	r2, r3
 8002a36:	d207      	bcs.n	8002a48 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002a38:	f008 fb78 	bl	800b12c <__errno>
 8002a3c:	4603      	mov	r3, r0
 8002a3e:	220c      	movs	r2, #12
 8002a40:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002a42:	f04f 33ff 	mov.w	r3, #4294967295
 8002a46:	e009      	b.n	8002a5c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002a48:	4b08      	ldr	r3, [pc, #32]	; (8002a6c <_sbrk+0x64>)
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002a4e:	4b07      	ldr	r3, [pc, #28]	; (8002a6c <_sbrk+0x64>)
 8002a50:	681a      	ldr	r2, [r3, #0]
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	4413      	add	r3, r2
 8002a56:	4a05      	ldr	r2, [pc, #20]	; (8002a6c <_sbrk+0x64>)
 8002a58:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002a5a:	68fb      	ldr	r3, [r7, #12]
}
 8002a5c:	4618      	mov	r0, r3
 8002a5e:	3718      	adds	r7, #24
 8002a60:	46bd      	mov	sp, r7
 8002a62:	bd80      	pop	{r7, pc}
 8002a64:	24050000 	.word	0x24050000
 8002a68:	00000400 	.word	0x00000400
 8002a6c:	240000a0 	.word	0x240000a0
 8002a70:	240045d8 	.word	0x240045d8

08002a74 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002a74:	b480      	push	{r7}
 8002a76:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002a78:	4b32      	ldr	r3, [pc, #200]	; (8002b44 <SystemInit+0xd0>)
 8002a7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a7e:	4a31      	ldr	r2, [pc, #196]	; (8002b44 <SystemInit+0xd0>)
 8002a80:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002a84:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8002a88:	4b2f      	ldr	r3, [pc, #188]	; (8002b48 <SystemInit+0xd4>)
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	f003 030f 	and.w	r3, r3, #15
 8002a90:	2b06      	cmp	r3, #6
 8002a92:	d807      	bhi.n	8002aa4 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8002a94:	4b2c      	ldr	r3, [pc, #176]	; (8002b48 <SystemInit+0xd4>)
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	f023 030f 	bic.w	r3, r3, #15
 8002a9c:	4a2a      	ldr	r2, [pc, #168]	; (8002b48 <SystemInit+0xd4>)
 8002a9e:	f043 0307 	orr.w	r3, r3, #7
 8002aa2:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8002aa4:	4b29      	ldr	r3, [pc, #164]	; (8002b4c <SystemInit+0xd8>)
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	4a28      	ldr	r2, [pc, #160]	; (8002b4c <SystemInit+0xd8>)
 8002aaa:	f043 0301 	orr.w	r3, r3, #1
 8002aae:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8002ab0:	4b26      	ldr	r3, [pc, #152]	; (8002b4c <SystemInit+0xd8>)
 8002ab2:	2200      	movs	r2, #0
 8002ab4:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8002ab6:	4b25      	ldr	r3, [pc, #148]	; (8002b4c <SystemInit+0xd8>)
 8002ab8:	681a      	ldr	r2, [r3, #0]
 8002aba:	4924      	ldr	r1, [pc, #144]	; (8002b4c <SystemInit+0xd8>)
 8002abc:	4b24      	ldr	r3, [pc, #144]	; (8002b50 <SystemInit+0xdc>)
 8002abe:	4013      	ands	r3, r2
 8002ac0:	600b      	str	r3, [r1, #0]
  
   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8002ac2:	4b21      	ldr	r3, [pc, #132]	; (8002b48 <SystemInit+0xd4>)
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	f003 0308 	and.w	r3, r3, #8
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d007      	beq.n	8002ade <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8002ace:	4b1e      	ldr	r3, [pc, #120]	; (8002b48 <SystemInit+0xd4>)
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	f023 030f 	bic.w	r3, r3, #15
 8002ad6:	4a1c      	ldr	r2, [pc, #112]	; (8002b48 <SystemInit+0xd4>)
 8002ad8:	f043 0307 	orr.w	r3, r3, #7
 8002adc:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8002ade:	4b1b      	ldr	r3, [pc, #108]	; (8002b4c <SystemInit+0xd8>)
 8002ae0:	2200      	movs	r2, #0
 8002ae2:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8002ae4:	4b19      	ldr	r3, [pc, #100]	; (8002b4c <SystemInit+0xd8>)
 8002ae6:	2200      	movs	r2, #0
 8002ae8:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8002aea:	4b18      	ldr	r3, [pc, #96]	; (8002b4c <SystemInit+0xd8>)
 8002aec:	2200      	movs	r2, #0
 8002aee:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8002af0:	4b16      	ldr	r3, [pc, #88]	; (8002b4c <SystemInit+0xd8>)
 8002af2:	4a18      	ldr	r2, [pc, #96]	; (8002b54 <SystemInit+0xe0>)
 8002af4:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8002af6:	4b15      	ldr	r3, [pc, #84]	; (8002b4c <SystemInit+0xd8>)
 8002af8:	4a17      	ldr	r2, [pc, #92]	; (8002b58 <SystemInit+0xe4>)
 8002afa:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8002afc:	4b13      	ldr	r3, [pc, #76]	; (8002b4c <SystemInit+0xd8>)
 8002afe:	4a17      	ldr	r2, [pc, #92]	; (8002b5c <SystemInit+0xe8>)
 8002b00:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8002b02:	4b12      	ldr	r3, [pc, #72]	; (8002b4c <SystemInit+0xd8>)
 8002b04:	2200      	movs	r2, #0
 8002b06:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8002b08:	4b10      	ldr	r3, [pc, #64]	; (8002b4c <SystemInit+0xd8>)
 8002b0a:	4a14      	ldr	r2, [pc, #80]	; (8002b5c <SystemInit+0xe8>)
 8002b0c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8002b0e:	4b0f      	ldr	r3, [pc, #60]	; (8002b4c <SystemInit+0xd8>)
 8002b10:	2200      	movs	r2, #0
 8002b12:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8002b14:	4b0d      	ldr	r3, [pc, #52]	; (8002b4c <SystemInit+0xd8>)
 8002b16:	4a11      	ldr	r2, [pc, #68]	; (8002b5c <SystemInit+0xe8>)
 8002b18:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8002b1a:	4b0c      	ldr	r3, [pc, #48]	; (8002b4c <SystemInit+0xd8>)
 8002b1c:	2200      	movs	r2, #0
 8002b1e:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002b20:	4b0a      	ldr	r3, [pc, #40]	; (8002b4c <SystemInit+0xd8>)
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	4a09      	ldr	r2, [pc, #36]	; (8002b4c <SystemInit+0xd8>)
 8002b26:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002b2a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8002b2c:	4b07      	ldr	r3, [pc, #28]	; (8002b4c <SystemInit+0xd8>)
 8002b2e:	2200      	movs	r2, #0
 8002b30:	661a      	str	r2, [r3, #96]	; 0x60
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8002b32:	4b0b      	ldr	r3, [pc, #44]	; (8002b60 <SystemInit+0xec>)
 8002b34:	f243 02d2 	movw	r2, #12498	; 0x30d2
 8002b38:	601a      	str	r2, [r3, #0]
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/

}
 8002b3a:	bf00      	nop
 8002b3c:	46bd      	mov	sp, r7
 8002b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b42:	4770      	bx	lr
 8002b44:	e000ed00 	.word	0xe000ed00
 8002b48:	52002000 	.word	0x52002000
 8002b4c:	58024400 	.word	0x58024400
 8002b50:	eaf6ed7f 	.word	0xeaf6ed7f
 8002b54:	02020200 	.word	0x02020200
 8002b58:	01ff0000 	.word	0x01ff0000
 8002b5c:	01010280 	.word	0x01010280
 8002b60:	52004000 	.word	0x52004000

08002b64 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8002b64:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002b9c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8002b68:	f7ff ff84 	bl	8002a74 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002b6c:	480c      	ldr	r0, [pc, #48]	; (8002ba0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002b6e:	490d      	ldr	r1, [pc, #52]	; (8002ba4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002b70:	4a0d      	ldr	r2, [pc, #52]	; (8002ba8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002b72:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002b74:	e002      	b.n	8002b7c <LoopCopyDataInit>

08002b76 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002b76:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002b78:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002b7a:	3304      	adds	r3, #4

08002b7c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002b7c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002b7e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002b80:	d3f9      	bcc.n	8002b76 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002b82:	4a0a      	ldr	r2, [pc, #40]	; (8002bac <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002b84:	4c0a      	ldr	r4, [pc, #40]	; (8002bb0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002b86:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002b88:	e001      	b.n	8002b8e <LoopFillZerobss>

08002b8a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002b8a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002b8c:	3204      	adds	r2, #4

08002b8e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002b8e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002b90:	d3fb      	bcc.n	8002b8a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002b92:	f008 fad1 	bl	800b138 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002b96:	f7fd ff47 	bl	8000a28 <main>
  bx  lr
 8002b9a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002b9c:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 8002ba0:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8002ba4:	24000078 	.word	0x24000078
  ldr r2, =_sidata
 8002ba8:	0800c2d0 	.word	0x0800c2d0
  ldr r2, =_sbss
 8002bac:	24000078 	.word	0x24000078
  ldr r4, =_ebss
 8002bb0:	240045d8 	.word	0x240045d8

08002bb4 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002bb4:	e7fe      	b.n	8002bb4 <ADC3_IRQHandler>
	...

08002bb8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002bb8:	b580      	push	{r7, lr}
 8002bba:	b082      	sub	sp, #8
 8002bbc:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002bbe:	2003      	movs	r0, #3
 8002bc0:	f001 fd04 	bl	80045cc <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002bc4:	f003 fabc 	bl	8006140 <HAL_RCC_GetSysClockFreq>
 8002bc8:	4602      	mov	r2, r0
 8002bca:	4b15      	ldr	r3, [pc, #84]	; (8002c20 <HAL_Init+0x68>)
 8002bcc:	699b      	ldr	r3, [r3, #24]
 8002bce:	0a1b      	lsrs	r3, r3, #8
 8002bd0:	f003 030f 	and.w	r3, r3, #15
 8002bd4:	4913      	ldr	r1, [pc, #76]	; (8002c24 <HAL_Init+0x6c>)
 8002bd6:	5ccb      	ldrb	r3, [r1, r3]
 8002bd8:	f003 031f 	and.w	r3, r3, #31
 8002bdc:	fa22 f303 	lsr.w	r3, r2, r3
 8002be0:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002be2:	4b0f      	ldr	r3, [pc, #60]	; (8002c20 <HAL_Init+0x68>)
 8002be4:	699b      	ldr	r3, [r3, #24]
 8002be6:	f003 030f 	and.w	r3, r3, #15
 8002bea:	4a0e      	ldr	r2, [pc, #56]	; (8002c24 <HAL_Init+0x6c>)
 8002bec:	5cd3      	ldrb	r3, [r2, r3]
 8002bee:	f003 031f 	and.w	r3, r3, #31
 8002bf2:	687a      	ldr	r2, [r7, #4]
 8002bf4:	fa22 f303 	lsr.w	r3, r2, r3
 8002bf8:	4a0b      	ldr	r2, [pc, #44]	; (8002c28 <HAL_Init+0x70>)
 8002bfa:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002bfc:	4a0b      	ldr	r2, [pc, #44]	; (8002c2c <HAL_Init+0x74>)
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002c02:	2000      	movs	r0, #0
 8002c04:	f000 f814 	bl	8002c30 <HAL_InitTick>
 8002c08:	4603      	mov	r3, r0
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d001      	beq.n	8002c12 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8002c0e:	2301      	movs	r3, #1
 8002c10:	e002      	b.n	8002c18 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8002c12:	f7ff f929 	bl	8001e68 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002c16:	2300      	movs	r3, #0
}
 8002c18:	4618      	mov	r0, r3
 8002c1a:	3708      	adds	r7, #8
 8002c1c:	46bd      	mov	sp, r7
 8002c1e:	bd80      	pop	{r7, pc}
 8002c20:	58024400 	.word	0x58024400
 8002c24:	0800c1f0 	.word	0x0800c1f0
 8002c28:	24000008 	.word	0x24000008
 8002c2c:	24000004 	.word	0x24000004

08002c30 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002c30:	b580      	push	{r7, lr}
 8002c32:	b082      	sub	sp, #8
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8002c38:	4b15      	ldr	r3, [pc, #84]	; (8002c90 <HAL_InitTick+0x60>)
 8002c3a:	781b      	ldrb	r3, [r3, #0]
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d101      	bne.n	8002c44 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8002c40:	2301      	movs	r3, #1
 8002c42:	e021      	b.n	8002c88 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8002c44:	4b13      	ldr	r3, [pc, #76]	; (8002c94 <HAL_InitTick+0x64>)
 8002c46:	681a      	ldr	r2, [r3, #0]
 8002c48:	4b11      	ldr	r3, [pc, #68]	; (8002c90 <HAL_InitTick+0x60>)
 8002c4a:	781b      	ldrb	r3, [r3, #0]
 8002c4c:	4619      	mov	r1, r3
 8002c4e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002c52:	fbb3 f3f1 	udiv	r3, r3, r1
 8002c56:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c5a:	4618      	mov	r0, r3
 8002c5c:	f001 fce9 	bl	8004632 <HAL_SYSTICK_Config>
 8002c60:	4603      	mov	r3, r0
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d001      	beq.n	8002c6a <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8002c66:	2301      	movs	r3, #1
 8002c68:	e00e      	b.n	8002c88 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	2b0f      	cmp	r3, #15
 8002c6e:	d80a      	bhi.n	8002c86 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002c70:	2200      	movs	r2, #0
 8002c72:	6879      	ldr	r1, [r7, #4]
 8002c74:	f04f 30ff 	mov.w	r0, #4294967295
 8002c78:	f001 fcb3 	bl	80045e2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002c7c:	4a06      	ldr	r2, [pc, #24]	; (8002c98 <HAL_InitTick+0x68>)
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002c82:	2300      	movs	r3, #0
 8002c84:	e000      	b.n	8002c88 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8002c86:	2301      	movs	r3, #1
}
 8002c88:	4618      	mov	r0, r3
 8002c8a:	3708      	adds	r7, #8
 8002c8c:	46bd      	mov	sp, r7
 8002c8e:	bd80      	pop	{r7, pc}
 8002c90:	24000010 	.word	0x24000010
 8002c94:	24000004 	.word	0x24000004
 8002c98:	2400000c 	.word	0x2400000c

08002c9c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002c9c:	b480      	push	{r7}
 8002c9e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002ca0:	4b06      	ldr	r3, [pc, #24]	; (8002cbc <HAL_IncTick+0x20>)
 8002ca2:	781b      	ldrb	r3, [r3, #0]
 8002ca4:	461a      	mov	r2, r3
 8002ca6:	4b06      	ldr	r3, [pc, #24]	; (8002cc0 <HAL_IncTick+0x24>)
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	4413      	add	r3, r2
 8002cac:	4a04      	ldr	r2, [pc, #16]	; (8002cc0 <HAL_IncTick+0x24>)
 8002cae:	6013      	str	r3, [r2, #0]
}
 8002cb0:	bf00      	nop
 8002cb2:	46bd      	mov	sp, r7
 8002cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb8:	4770      	bx	lr
 8002cba:	bf00      	nop
 8002cbc:	24000010 	.word	0x24000010
 8002cc0:	240045c4 	.word	0x240045c4

08002cc4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002cc4:	b480      	push	{r7}
 8002cc6:	af00      	add	r7, sp, #0
  return uwTick;
 8002cc8:	4b03      	ldr	r3, [pc, #12]	; (8002cd8 <HAL_GetTick+0x14>)
 8002cca:	681b      	ldr	r3, [r3, #0]
}
 8002ccc:	4618      	mov	r0, r3
 8002cce:	46bd      	mov	sp, r7
 8002cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd4:	4770      	bx	lr
 8002cd6:	bf00      	nop
 8002cd8:	240045c4 	.word	0x240045c4

08002cdc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002cdc:	b580      	push	{r7, lr}
 8002cde:	b084      	sub	sp, #16
 8002ce0:	af00      	add	r7, sp, #0
 8002ce2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002ce4:	f7ff ffee 	bl	8002cc4 <HAL_GetTick>
 8002ce8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002cf4:	d005      	beq.n	8002d02 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002cf6:	4b0a      	ldr	r3, [pc, #40]	; (8002d20 <HAL_Delay+0x44>)
 8002cf8:	781b      	ldrb	r3, [r3, #0]
 8002cfa:	461a      	mov	r2, r3
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	4413      	add	r3, r2
 8002d00:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002d02:	bf00      	nop
 8002d04:	f7ff ffde 	bl	8002cc4 <HAL_GetTick>
 8002d08:	4602      	mov	r2, r0
 8002d0a:	68bb      	ldr	r3, [r7, #8]
 8002d0c:	1ad3      	subs	r3, r2, r3
 8002d0e:	68fa      	ldr	r2, [r7, #12]
 8002d10:	429a      	cmp	r2, r3
 8002d12:	d8f7      	bhi.n	8002d04 <HAL_Delay+0x28>
  {
  }
}
 8002d14:	bf00      	nop
 8002d16:	bf00      	nop
 8002d18:	3710      	adds	r7, #16
 8002d1a:	46bd      	mov	sp, r7
 8002d1c:	bd80      	pop	{r7, pc}
 8002d1e:	bf00      	nop
 8002d20:	24000010 	.word	0x24000010

08002d24 <HAL_SYSCFG_AnalogSwitchConfig>:
  *   @arg SYSCFG_SWITCH_PC3_CLOSE
  * @retval None
  */

void HAL_SYSCFG_AnalogSwitchConfig(uint32_t SYSCFG_AnalogSwitch , uint32_t SYSCFG_SwitchState )
{
 8002d24:	b480      	push	{r7}
 8002d26:	b083      	sub	sp, #12
 8002d28:	af00      	add	r7, sp, #0
 8002d2a:	6078      	str	r0, [r7, #4]
 8002d2c:	6039      	str	r1, [r7, #0]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ANALOG_SWITCH(SYSCFG_AnalogSwitch));
  assert_param(IS_SYSCFG_SWITCH_STATE(SYSCFG_SwitchState));

  MODIFY_REG(SYSCFG->PMCR, (uint32_t) SYSCFG_AnalogSwitch, (uint32_t)(SYSCFG_SwitchState));
 8002d2e:	4b07      	ldr	r3, [pc, #28]	; (8002d4c <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 8002d30:	685a      	ldr	r2, [r3, #4]
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	43db      	mvns	r3, r3
 8002d36:	401a      	ands	r2, r3
 8002d38:	4904      	ldr	r1, [pc, #16]	; (8002d4c <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 8002d3a:	683b      	ldr	r3, [r7, #0]
 8002d3c:	4313      	orrs	r3, r2
 8002d3e:	604b      	str	r3, [r1, #4]
}
 8002d40:	bf00      	nop
 8002d42:	370c      	adds	r7, #12
 8002d44:	46bd      	mov	sp, r7
 8002d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d4a:	4770      	bx	lr
 8002d4c:	58000400 	.word	0x58000400

08002d50 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002d50:	b480      	push	{r7}
 8002d52:	b083      	sub	sp, #12
 8002d54:	af00      	add	r7, sp, #0
 8002d56:	6078      	str	r0, [r7, #4]
 8002d58:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	689b      	ldr	r3, [r3, #8]
 8002d5e:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8002d62:	683b      	ldr	r3, [r7, #0]
 8002d64:	431a      	orrs	r2, r3
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	609a      	str	r2, [r3, #8]
}
 8002d6a:	bf00      	nop
 8002d6c:	370c      	adds	r7, #12
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d74:	4770      	bx	lr

08002d76 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002d76:	b480      	push	{r7}
 8002d78:	b083      	sub	sp, #12
 8002d7a:	af00      	add	r7, sp, #0
 8002d7c:	6078      	str	r0, [r7, #4]
 8002d7e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	689b      	ldr	r3, [r3, #8]
 8002d84:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8002d88:	683b      	ldr	r3, [r7, #0]
 8002d8a:	431a      	orrs	r2, r3
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	609a      	str	r2, [r3, #8]
}
 8002d90:	bf00      	nop
 8002d92:	370c      	adds	r7, #12
 8002d94:	46bd      	mov	sp, r7
 8002d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d9a:	4770      	bx	lr

08002d9c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002d9c:	b480      	push	{r7}
 8002d9e:	b083      	sub	sp, #12
 8002da0:	af00      	add	r7, sp, #0
 8002da2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	689b      	ldr	r3, [r3, #8]
 8002da8:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8002dac:	4618      	mov	r0, r3
 8002dae:	370c      	adds	r7, #12
 8002db0:	46bd      	mov	sp, r7
 8002db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db6:	4770      	bx	lr

08002db8 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x1FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002db8:	b480      	push	{r7}
 8002dba:	b087      	sub	sp, #28
 8002dbc:	af00      	add	r7, sp, #0
 8002dbe:	60f8      	str	r0, [r7, #12]
 8002dc0:	60b9      	str	r1, [r7, #8]
 8002dc2:	607a      	str	r2, [r7, #4]
 8002dc4:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	3360      	adds	r3, #96	; 0x60
 8002dca:	461a      	mov	r2, r3
 8002dcc:	68bb      	ldr	r3, [r7, #8]
 8002dce:	009b      	lsls	r3, r3, #2
 8002dd0:	4413      	add	r3, r2
 8002dd2:	617b      	str	r3, [r7, #20]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	4a10      	ldr	r2, [pc, #64]	; (8002e18 <LL_ADC_SetOffset+0x60>)
 8002dd8:	4293      	cmp	r3, r2
 8002dda:	d10b      	bne.n	8002df4 <LL_ADC_SetOffset+0x3c>
  {
    MODIFY_REG(*preg,
 8002ddc:	697b      	ldr	r3, [r7, #20]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002de6:	683b      	ldr	r3, [r7, #0]
 8002de8:	4313      	orrs	r3, r2
 8002dea:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8002dee:	697b      	ldr	r3, [r7, #20]
 8002df0:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 8002df2:	e00b      	b.n	8002e0c <LL_ADC_SetOffset+0x54>
    MODIFY_REG(*preg,
 8002df4:	697b      	ldr	r3, [r7, #20]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	f003 41f8 	and.w	r1, r3, #2080374784	; 0x7c000000
 8002e02:	683b      	ldr	r3, [r7, #0]
 8002e04:	430b      	orrs	r3, r1
 8002e06:	431a      	orrs	r2, r3
 8002e08:	697b      	ldr	r3, [r7, #20]
 8002e0a:	601a      	str	r2, [r3, #0]
}
 8002e0c:	bf00      	nop
 8002e0e:	371c      	adds	r7, #28
 8002e10:	46bd      	mov	sp, r7
 8002e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e16:	4770      	bx	lr
 8002e18:	58026000 	.word	0x58026000

08002e1c <LL_ADC_GetOffsetChannel>:
  *         (1, 2) For ADC channel read back from ADC register,
  *                comparison with internal channel parameter to be done
  *                using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002e1c:	b480      	push	{r7}
 8002e1e:	b085      	sub	sp, #20
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	6078      	str	r0, [r7, #4]
 8002e24:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	3360      	adds	r3, #96	; 0x60
 8002e2a:	461a      	mov	r2, r3
 8002e2c:	683b      	ldr	r3, [r7, #0]
 8002e2e:	009b      	lsls	r3, r3, #2
 8002e30:	4413      	add	r3, r2
 8002e32:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8002e3c:	4618      	mov	r0, r3
 8002e3e:	3714      	adds	r7, #20
 8002e40:	46bd      	mov	sp, r7
 8002e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e46:	4770      	bx	lr

08002e48 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8002e48:	b480      	push	{r7}
 8002e4a:	b085      	sub	sp, #20
 8002e4c:	af00      	add	r7, sp, #0
 8002e4e:	60f8      	str	r0, [r7, #12]
 8002e50:	60b9      	str	r1, [r7, #8]
 8002e52:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	691b      	ldr	r3, [r3, #16]
 8002e58:	f423 42f0 	bic.w	r2, r3, #30720	; 0x7800
 8002e5c:	68bb      	ldr	r3, [r7, #8]
 8002e5e:	f003 031f 	and.w	r3, r3, #31
 8002e62:	6879      	ldr	r1, [r7, #4]
 8002e64:	fa01 f303 	lsl.w	r3, r1, r3
 8002e68:	431a      	orrs	r2, r3
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	611a      	str	r2, [r3, #16]
}
 8002e6e:	bf00      	nop
 8002e70:	3714      	adds	r7, #20
 8002e72:	46bd      	mov	sp, r7
 8002e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e78:	4770      	bx	lr
	...

08002e7c <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8002e7c:	b480      	push	{r7}
 8002e7e:	b087      	sub	sp, #28
 8002e80:	af00      	add	r7, sp, #0
 8002e82:	60f8      	str	r0, [r7, #12]
 8002e84:	60b9      	str	r1, [r7, #8]
 8002e86:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	4a0c      	ldr	r2, [pc, #48]	; (8002ebc <LL_ADC_SetOffsetSignedSaturation+0x40>)
 8002e8c:	4293      	cmp	r3, r2
 8002e8e:	d00e      	beq.n	8002eae <LL_ADC_SetOffsetSignedSaturation+0x32>
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	3360      	adds	r3, #96	; 0x60
 8002e94:	461a      	mov	r2, r3
 8002e96:	68bb      	ldr	r3, [r7, #8]
 8002e98:	009b      	lsls	r3, r3, #2
 8002e9a:	4413      	add	r3, r2
 8002e9c:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8002e9e:	697b      	ldr	r3, [r7, #20]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	431a      	orrs	r2, r3
 8002eaa:	697b      	ldr	r3, [r7, #20]
 8002eac:	601a      	str	r2, [r3, #0]
  }
}
 8002eae:	bf00      	nop
 8002eb0:	371c      	adds	r7, #28
 8002eb2:	46bd      	mov	sp, r7
 8002eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb8:	4770      	bx	lr
 8002eba:	bf00      	nop
 8002ebc:	58026000 	.word	0x58026000

08002ec0 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8002ec0:	b480      	push	{r7}
 8002ec2:	b087      	sub	sp, #28
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	60f8      	str	r0, [r7, #12]
 8002ec8:	60b9      	str	r1, [r7, #8]
 8002eca:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	4a0c      	ldr	r2, [pc, #48]	; (8002f00 <LL_ADC_SetOffsetSaturation+0x40>)
 8002ed0:	4293      	cmp	r3, r2
 8002ed2:	d10e      	bne.n	8002ef2 <LL_ADC_SetOffsetSaturation+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	3360      	adds	r3, #96	; 0x60
 8002ed8:	461a      	mov	r2, r3
 8002eda:	68bb      	ldr	r3, [r7, #8]
 8002edc:	009b      	lsls	r3, r3, #2
 8002ede:	4413      	add	r3, r2
 8002ee0:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 8002ee2:	697b      	ldr	r3, [r7, #20]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	431a      	orrs	r2, r3
 8002eee:	697b      	ldr	r3, [r7, #20]
 8002ef0:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_SATEN,
               OffsetSaturation);
  }
}
 8002ef2:	bf00      	nop
 8002ef4:	371c      	adds	r7, #28
 8002ef6:	46bd      	mov	sp, r7
 8002ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002efc:	4770      	bx	lr
 8002efe:	bf00      	nop
 8002f00:	58026000 	.word	0x58026000

08002f04 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8002f04:	b480      	push	{r7}
 8002f06:	b087      	sub	sp, #28
 8002f08:	af00      	add	r7, sp, #0
 8002f0a:	60f8      	str	r0, [r7, #12]
 8002f0c:	60b9      	str	r1, [r7, #8]
 8002f0e:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	4a0c      	ldr	r2, [pc, #48]	; (8002f44 <LL_ADC_SetOffsetSign+0x40>)
 8002f14:	4293      	cmp	r3, r2
 8002f16:	d10e      	bne.n	8002f36 <LL_ADC_SetOffsetSign+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	3360      	adds	r3, #96	; 0x60
 8002f1c:	461a      	mov	r2, r3
 8002f1e:	68bb      	ldr	r3, [r7, #8]
 8002f20:	009b      	lsls	r3, r3, #2
 8002f22:	4413      	add	r3, r2
 8002f24:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 8002f26:	697b      	ldr	r3, [r7, #20]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	431a      	orrs	r2, r3
 8002f32:	697b      	ldr	r3, [r7, #20]
 8002f34:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_OFFSETPOS,
               OffsetSign);
  }
}
 8002f36:	bf00      	nop
 8002f38:	371c      	adds	r7, #28
 8002f3a:	46bd      	mov	sp, r7
 8002f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f40:	4770      	bx	lr
 8002f42:	bf00      	nop
 8002f44:	58026000 	.word	0x58026000

08002f48 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002f48:	b480      	push	{r7}
 8002f4a:	b087      	sub	sp, #28
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	60f8      	str	r0, [r7, #12]
 8002f50:	60b9      	str	r1, [r7, #8]
 8002f52:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	3360      	adds	r3, #96	; 0x60
 8002f58:	461a      	mov	r2, r3
 8002f5a:	68bb      	ldr	r3, [r7, #8]
 8002f5c:	009b      	lsls	r3, r3, #2
 8002f5e:	4413      	add	r3, r2
 8002f60:	617b      	str	r3, [r7, #20]
  if (ADCx == ADC3)
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	4a0c      	ldr	r2, [pc, #48]	; (8002f98 <LL_ADC_SetOffsetState+0x50>)
 8002f66:	4293      	cmp	r3, r2
 8002f68:	d108      	bne.n	8002f7c <LL_ADC_SetOffsetState+0x34>
  {
    MODIFY_REG(*preg,
 8002f6a:	697b      	ldr	r3, [r7, #20]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	431a      	orrs	r2, r3
 8002f76:	697b      	ldr	r3, [r7, #20]
 8002f78:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_SSATE,
               OffsetState);
  }
}
 8002f7a:	e007      	b.n	8002f8c <LL_ADC_SetOffsetState+0x44>
    MODIFY_REG(*preg,
 8002f7c:	697b      	ldr	r3, [r7, #20]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	431a      	orrs	r2, r3
 8002f88:	697b      	ldr	r3, [r7, #20]
 8002f8a:	601a      	str	r2, [r3, #0]
}
 8002f8c:	bf00      	nop
 8002f8e:	371c      	adds	r7, #28
 8002f90:	46bd      	mov	sp, r7
 8002f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f96:	4770      	bx	lr
 8002f98:	58026000 	.word	0x58026000

08002f9c <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002f9c:	b480      	push	{r7}
 8002f9e:	b087      	sub	sp, #28
 8002fa0:	af00      	add	r7, sp, #0
 8002fa2:	60f8      	str	r0, [r7, #12]
 8002fa4:	60b9      	str	r1, [r7, #8]
 8002fa6:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	3330      	adds	r3, #48	; 0x30
 8002fac:	461a      	mov	r2, r3
 8002fae:	68bb      	ldr	r3, [r7, #8]
 8002fb0:	0a1b      	lsrs	r3, r3, #8
 8002fb2:	009b      	lsls	r3, r3, #2
 8002fb4:	f003 030c 	and.w	r3, r3, #12
 8002fb8:	4413      	add	r3, r2
 8002fba:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002fbc:	697b      	ldr	r3, [r7, #20]
 8002fbe:	681a      	ldr	r2, [r3, #0]
 8002fc0:	68bb      	ldr	r3, [r7, #8]
 8002fc2:	f003 031f 	and.w	r3, r3, #31
 8002fc6:	211f      	movs	r1, #31
 8002fc8:	fa01 f303 	lsl.w	r3, r1, r3
 8002fcc:	43db      	mvns	r3, r3
 8002fce:	401a      	ands	r2, r3
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	0e9b      	lsrs	r3, r3, #26
 8002fd4:	f003 011f 	and.w	r1, r3, #31
 8002fd8:	68bb      	ldr	r3, [r7, #8]
 8002fda:	f003 031f 	and.w	r3, r3, #31
 8002fde:	fa01 f303 	lsl.w	r3, r1, r3
 8002fe2:	431a      	orrs	r2, r3
 8002fe4:	697b      	ldr	r3, [r7, #20]
 8002fe6:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002fe8:	bf00      	nop
 8002fea:	371c      	adds	r7, #28
 8002fec:	46bd      	mov	sp, r7
 8002fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff2:	4770      	bx	lr

08002ff4 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002ff4:	b480      	push	{r7}
 8002ff6:	b087      	sub	sp, #28
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	60f8      	str	r0, [r7, #12]
 8002ffc:	60b9      	str	r1, [r7, #8]
 8002ffe:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	3314      	adds	r3, #20
 8003004:	461a      	mov	r2, r3
 8003006:	68bb      	ldr	r3, [r7, #8]
 8003008:	0e5b      	lsrs	r3, r3, #25
 800300a:	009b      	lsls	r3, r3, #2
 800300c:	f003 0304 	and.w	r3, r3, #4
 8003010:	4413      	add	r3, r2
 8003012:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003014:	697b      	ldr	r3, [r7, #20]
 8003016:	681a      	ldr	r2, [r3, #0]
 8003018:	68bb      	ldr	r3, [r7, #8]
 800301a:	0d1b      	lsrs	r3, r3, #20
 800301c:	f003 031f 	and.w	r3, r3, #31
 8003020:	2107      	movs	r1, #7
 8003022:	fa01 f303 	lsl.w	r3, r1, r3
 8003026:	43db      	mvns	r3, r3
 8003028:	401a      	ands	r2, r3
 800302a:	68bb      	ldr	r3, [r7, #8]
 800302c:	0d1b      	lsrs	r3, r3, #20
 800302e:	f003 031f 	and.w	r3, r3, #31
 8003032:	6879      	ldr	r1, [r7, #4]
 8003034:	fa01 f303 	lsl.w	r3, r1, r3
 8003038:	431a      	orrs	r2, r3
 800303a:	697b      	ldr	r3, [r7, #20]
 800303c:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800303e:	bf00      	nop
 8003040:	371c      	adds	r7, #28
 8003042:	46bd      	mov	sp, r7
 8003044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003048:	4770      	bx	lr
	...

0800304c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 800304c:	b480      	push	{r7}
 800304e:	b085      	sub	sp, #20
 8003050:	af00      	add	r7, sp, #0
 8003052:	60f8      	str	r0, [r7, #12]
 8003054:	60b9      	str	r1, [r7, #8]
 8003056:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  if (ADCx == ADC3)
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	4a1a      	ldr	r2, [pc, #104]	; (80030c4 <LL_ADC_SetChannelSingleDiff+0x78>)
 800305c:	4293      	cmp	r3, r2
 800305e:	d115      	bne.n	800308c <LL_ADC_SetChannelSingleDiff+0x40>
  {
    MODIFY_REG(ADCx->LTR2_DIFSEL,
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8003066:	68bb      	ldr	r3, [r7, #8]
 8003068:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800306c:	43db      	mvns	r3, r3
 800306e:	401a      	ands	r2, r3
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	f003 0318 	and.w	r3, r3, #24
 8003076:	4914      	ldr	r1, [pc, #80]	; (80030c8 <LL_ADC_SetChannelSingleDiff+0x7c>)
 8003078:	40d9      	lsrs	r1, r3
 800307a:	68bb      	ldr	r3, [r7, #8]
 800307c:	400b      	ands	r3, r1
 800307e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003082:	431a      	orrs	r2, r3
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif
}
 800308a:	e014      	b.n	80030b6 <LL_ADC_SetChannelSingleDiff+0x6a>
    MODIFY_REG(ADCx->DIFSEL_RES12,
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 8003092:	68bb      	ldr	r3, [r7, #8]
 8003094:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003098:	43db      	mvns	r3, r3
 800309a:	401a      	ands	r2, r3
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	f003 0318 	and.w	r3, r3, #24
 80030a2:	4909      	ldr	r1, [pc, #36]	; (80030c8 <LL_ADC_SetChannelSingleDiff+0x7c>)
 80030a4:	40d9      	lsrs	r1, r3
 80030a6:	68bb      	ldr	r3, [r7, #8]
 80030a8:	400b      	ands	r3, r1
 80030aa:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80030ae:	431a      	orrs	r2, r3
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
}
 80030b6:	bf00      	nop
 80030b8:	3714      	adds	r7, #20
 80030ba:	46bd      	mov	sp, r7
 80030bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c0:	4770      	bx	lr
 80030c2:	bf00      	nop
 80030c4:	58026000 	.word	0x58026000
 80030c8:	000fffff 	.word	0x000fffff

080030cc <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80030cc:	b480      	push	{r7}
 80030ce:	b083      	sub	sp, #12
 80030d0:	af00      	add	r7, sp, #0
 80030d2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	689a      	ldr	r2, [r3, #8]
 80030d8:	4b04      	ldr	r3, [pc, #16]	; (80030ec <LL_ADC_DisableDeepPowerDown+0x20>)
 80030da:	4013      	ands	r3, r2
 80030dc:	687a      	ldr	r2, [r7, #4]
 80030de:	6093      	str	r3, [r2, #8]
}
 80030e0:	bf00      	nop
 80030e2:	370c      	adds	r7, #12
 80030e4:	46bd      	mov	sp, r7
 80030e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ea:	4770      	bx	lr
 80030ec:	5fffffc0 	.word	0x5fffffc0

080030f0 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 80030f0:	b480      	push	{r7}
 80030f2:	b083      	sub	sp, #12
 80030f4:	af00      	add	r7, sp, #0
 80030f6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	689b      	ldr	r3, [r3, #8]
 80030fc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003100:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003104:	d101      	bne.n	800310a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8003106:	2301      	movs	r3, #1
 8003108:	e000      	b.n	800310c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800310a:	2300      	movs	r3, #0
}
 800310c:	4618      	mov	r0, r3
 800310e:	370c      	adds	r7, #12
 8003110:	46bd      	mov	sp, r7
 8003112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003116:	4770      	bx	lr

08003118 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8003118:	b480      	push	{r7}
 800311a:	b083      	sub	sp, #12
 800311c:	af00      	add	r7, sp, #0
 800311e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	689a      	ldr	r2, [r3, #8]
 8003124:	4b05      	ldr	r3, [pc, #20]	; (800313c <LL_ADC_EnableInternalRegulator+0x24>)
 8003126:	4013      	ands	r3, r2
 8003128:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8003130:	bf00      	nop
 8003132:	370c      	adds	r7, #12
 8003134:	46bd      	mov	sp, r7
 8003136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800313a:	4770      	bx	lr
 800313c:	6fffffc0 	.word	0x6fffffc0

08003140 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8003140:	b480      	push	{r7}
 8003142:	b083      	sub	sp, #12
 8003144:	af00      	add	r7, sp, #0
 8003146:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	689b      	ldr	r3, [r3, #8]
 800314c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003150:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003154:	d101      	bne.n	800315a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8003156:	2301      	movs	r3, #1
 8003158:	e000      	b.n	800315c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800315a:	2300      	movs	r3, #0
}
 800315c:	4618      	mov	r0, r3
 800315e:	370c      	adds	r7, #12
 8003160:	46bd      	mov	sp, r7
 8003162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003166:	4770      	bx	lr

08003168 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8003168:	b480      	push	{r7}
 800316a:	b083      	sub	sp, #12
 800316c:	af00      	add	r7, sp, #0
 800316e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	689b      	ldr	r3, [r3, #8]
 8003174:	f003 0301 	and.w	r3, r3, #1
 8003178:	2b01      	cmp	r3, #1
 800317a:	d101      	bne.n	8003180 <LL_ADC_IsEnabled+0x18>
 800317c:	2301      	movs	r3, #1
 800317e:	e000      	b.n	8003182 <LL_ADC_IsEnabled+0x1a>
 8003180:	2300      	movs	r3, #0
}
 8003182:	4618      	mov	r0, r3
 8003184:	370c      	adds	r7, #12
 8003186:	46bd      	mov	sp, r7
 8003188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800318c:	4770      	bx	lr

0800318e <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 800318e:	b480      	push	{r7}
 8003190:	b083      	sub	sp, #12
 8003192:	af00      	add	r7, sp, #0
 8003194:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	689b      	ldr	r3, [r3, #8]
 800319a:	f003 0304 	and.w	r3, r3, #4
 800319e:	2b04      	cmp	r3, #4
 80031a0:	d101      	bne.n	80031a6 <LL_ADC_REG_IsConversionOngoing+0x18>
 80031a2:	2301      	movs	r3, #1
 80031a4:	e000      	b.n	80031a8 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80031a6:	2300      	movs	r3, #0
}
 80031a8:	4618      	mov	r0, r3
 80031aa:	370c      	adds	r7, #12
 80031ac:	46bd      	mov	sp, r7
 80031ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b2:	4770      	bx	lr

080031b4 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80031b4:	b480      	push	{r7}
 80031b6:	b083      	sub	sp, #12
 80031b8:	af00      	add	r7, sp, #0
 80031ba:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	689b      	ldr	r3, [r3, #8]
 80031c0:	f003 0308 	and.w	r3, r3, #8
 80031c4:	2b08      	cmp	r3, #8
 80031c6:	d101      	bne.n	80031cc <LL_ADC_INJ_IsConversionOngoing+0x18>
 80031c8:	2301      	movs	r3, #1
 80031ca:	e000      	b.n	80031ce <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80031cc:	2300      	movs	r3, #0
}
 80031ce:	4618      	mov	r0, r3
 80031d0:	370c      	adds	r7, #12
 80031d2:	46bd      	mov	sp, r7
 80031d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d8:	4770      	bx	lr
	...

080031dc <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80031dc:	b590      	push	{r4, r7, lr}
 80031de:	b089      	sub	sp, #36	; 0x24
 80031e0:	af00      	add	r7, sp, #0
 80031e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80031e4:	2300      	movs	r3, #0
 80031e6:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80031e8:	2300      	movs	r3, #0
 80031ea:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d101      	bne.n	80031f6 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80031f2:	2301      	movs	r3, #1
 80031f4:	e1ee      	b.n	80035d4 <HAL_ADC_Init+0x3f8>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	691b      	ldr	r3, [r3, #16]
 80031fa:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003200:	2b00      	cmp	r3, #0
 8003202:	d109      	bne.n	8003218 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003204:	6878      	ldr	r0, [r7, #4]
 8003206:	f7fe fe49 	bl	8001e9c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	2200      	movs	r2, #0
 800320e:	665a      	str	r2, [r3, #100]	; 0x64

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	2200      	movs	r2, #0
 8003214:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	4618      	mov	r0, r3
 800321e:	f7ff ff67 	bl	80030f0 <LL_ADC_IsDeepPowerDownEnabled>
 8003222:	4603      	mov	r3, r0
 8003224:	2b00      	cmp	r3, #0
 8003226:	d004      	beq.n	8003232 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	4618      	mov	r0, r3
 800322e:	f7ff ff4d 	bl	80030cc <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	4618      	mov	r0, r3
 8003238:	f7ff ff82 	bl	8003140 <LL_ADC_IsInternalRegulatorEnabled>
 800323c:	4603      	mov	r3, r0
 800323e:	2b00      	cmp	r3, #0
 8003240:	d114      	bne.n	800326c <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	4618      	mov	r0, r3
 8003248:	f7ff ff66 	bl	8003118 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800324c:	4b8e      	ldr	r3, [pc, #568]	; (8003488 <HAL_ADC_Init+0x2ac>)
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	099b      	lsrs	r3, r3, #6
 8003252:	4a8e      	ldr	r2, [pc, #568]	; (800348c <HAL_ADC_Init+0x2b0>)
 8003254:	fba2 2303 	umull	r2, r3, r2, r3
 8003258:	099b      	lsrs	r3, r3, #6
 800325a:	3301      	adds	r3, #1
 800325c:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800325e:	e002      	b.n	8003266 <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 8003260:	68bb      	ldr	r3, [r7, #8]
 8003262:	3b01      	subs	r3, #1
 8003264:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8003266:	68bb      	ldr	r3, [r7, #8]
 8003268:	2b00      	cmp	r3, #0
 800326a:	d1f9      	bne.n	8003260 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	4618      	mov	r0, r3
 8003272:	f7ff ff65 	bl	8003140 <LL_ADC_IsInternalRegulatorEnabled>
 8003276:	4603      	mov	r3, r0
 8003278:	2b00      	cmp	r3, #0
 800327a:	d10d      	bne.n	8003298 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003280:	f043 0210 	orr.w	r2, r3, #16
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	661a      	str	r2, [r3, #96]	; 0x60

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800328c:	f043 0201 	orr.w	r2, r3, #1
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	665a      	str	r2, [r3, #100]	; 0x64

    tmp_hal_status = HAL_ERROR;
 8003294:	2301      	movs	r3, #1
 8003296:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	4618      	mov	r0, r3
 800329e:	f7ff ff76 	bl	800318e <LL_ADC_REG_IsConversionOngoing>
 80032a2:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80032a8:	f003 0310 	and.w	r3, r3, #16
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	f040 8188 	bne.w	80035c2 <HAL_ADC_Init+0x3e6>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80032b2:	697b      	ldr	r3, [r7, #20]
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	f040 8184 	bne.w	80035c2 <HAL_ADC_Init+0x3e6>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80032be:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80032c2:	f043 0202 	orr.w	r2, r3, #2
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	661a      	str	r2, [r3, #96]	; 0x60
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	4618      	mov	r0, r3
 80032d0:	f7ff ff4a 	bl	8003168 <LL_ADC_IsEnabled>
 80032d4:	4603      	mov	r3, r0
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d136      	bne.n	8003348 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	4a6c      	ldr	r2, [pc, #432]	; (8003490 <HAL_ADC_Init+0x2b4>)
 80032e0:	4293      	cmp	r3, r2
 80032e2:	d004      	beq.n	80032ee <HAL_ADC_Init+0x112>
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	4a6a      	ldr	r2, [pc, #424]	; (8003494 <HAL_ADC_Init+0x2b8>)
 80032ea:	4293      	cmp	r3, r2
 80032ec:	d10e      	bne.n	800330c <HAL_ADC_Init+0x130>
 80032ee:	4868      	ldr	r0, [pc, #416]	; (8003490 <HAL_ADC_Init+0x2b4>)
 80032f0:	f7ff ff3a 	bl	8003168 <LL_ADC_IsEnabled>
 80032f4:	4604      	mov	r4, r0
 80032f6:	4867      	ldr	r0, [pc, #412]	; (8003494 <HAL_ADC_Init+0x2b8>)
 80032f8:	f7ff ff36 	bl	8003168 <LL_ADC_IsEnabled>
 80032fc:	4603      	mov	r3, r0
 80032fe:	4323      	orrs	r3, r4
 8003300:	2b00      	cmp	r3, #0
 8003302:	bf0c      	ite	eq
 8003304:	2301      	moveq	r3, #1
 8003306:	2300      	movne	r3, #0
 8003308:	b2db      	uxtb	r3, r3
 800330a:	e008      	b.n	800331e <HAL_ADC_Init+0x142>
 800330c:	4862      	ldr	r0, [pc, #392]	; (8003498 <HAL_ADC_Init+0x2bc>)
 800330e:	f7ff ff2b 	bl	8003168 <LL_ADC_IsEnabled>
 8003312:	4603      	mov	r3, r0
 8003314:	2b00      	cmp	r3, #0
 8003316:	bf0c      	ite	eq
 8003318:	2301      	moveq	r3, #1
 800331a:	2300      	movne	r3, #0
 800331c:	b2db      	uxtb	r3, r3
 800331e:	2b00      	cmp	r3, #0
 8003320:	d012      	beq.n	8003348 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	4a5a      	ldr	r2, [pc, #360]	; (8003490 <HAL_ADC_Init+0x2b4>)
 8003328:	4293      	cmp	r3, r2
 800332a:	d004      	beq.n	8003336 <HAL_ADC_Init+0x15a>
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	4a58      	ldr	r2, [pc, #352]	; (8003494 <HAL_ADC_Init+0x2b8>)
 8003332:	4293      	cmp	r3, r2
 8003334:	d101      	bne.n	800333a <HAL_ADC_Init+0x15e>
 8003336:	4a59      	ldr	r2, [pc, #356]	; (800349c <HAL_ADC_Init+0x2c0>)
 8003338:	e000      	b.n	800333c <HAL_ADC_Init+0x160>
 800333a:	4a59      	ldr	r2, [pc, #356]	; (80034a0 <HAL_ADC_Init+0x2c4>)
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	685b      	ldr	r3, [r3, #4]
 8003340:	4619      	mov	r1, r3
 8003342:	4610      	mov	r0, r2
 8003344:	f7ff fd04 	bl	8002d50 <LL_ADC_SetCommonClock>
                hadc->Init.Overrun                                                    |
                hadc->Init.Resolution                                                 |
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));

#elif defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	4a52      	ldr	r2, [pc, #328]	; (8003498 <HAL_ADC_Init+0x2bc>)
 800334e:	4293      	cmp	r3, r2
 8003350:	d129      	bne.n	80033a6 <HAL_ADC_Init+0x1ca>
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	7e5b      	ldrb	r3, [r3, #25]
 8003356:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                     |
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 800335c:	431a      	orrs	r2, r3
                  hadc->Init.DataAlign                                                   |
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	68db      	ldr	r3, [r3, #12]
                  hadc->Init.Overrun                                                     |
 8003362:	431a      	orrs	r2, r3
                  ((__LL_ADC12_RESOLUTION_TO_ADC3(hadc->Init.Resolution)  & (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)) << 1UL)                                                   |
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	689b      	ldr	r3, [r3, #8]
 8003368:	2b08      	cmp	r3, #8
 800336a:	d013      	beq.n	8003394 <HAL_ADC_Init+0x1b8>
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	689b      	ldr	r3, [r3, #8]
 8003370:	2b0c      	cmp	r3, #12
 8003372:	d00d      	beq.n	8003390 <HAL_ADC_Init+0x1b4>
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	689b      	ldr	r3, [r3, #8]
 8003378:	2b1c      	cmp	r3, #28
 800337a:	d007      	beq.n	800338c <HAL_ADC_Init+0x1b0>
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	689b      	ldr	r3, [r3, #8]
 8003380:	2b18      	cmp	r3, #24
 8003382:	d101      	bne.n	8003388 <HAL_ADC_Init+0x1ac>
 8003384:	2318      	movs	r3, #24
 8003386:	e006      	b.n	8003396 <HAL_ADC_Init+0x1ba>
 8003388:	2300      	movs	r3, #0
 800338a:	e004      	b.n	8003396 <HAL_ADC_Init+0x1ba>
 800338c:	2310      	movs	r3, #16
 800338e:	e002      	b.n	8003396 <HAL_ADC_Init+0x1ba>
 8003390:	2308      	movs	r3, #8
 8003392:	e000      	b.n	8003396 <HAL_ADC_Init+0x1ba>
 8003394:	2300      	movs	r3, #0
                  hadc->Init.DataAlign                                                   |
 8003396:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800339e:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 80033a0:	4313      	orrs	r3, r2
 80033a2:	61bb      	str	r3, [r7, #24]
 80033a4:	e00e      	b.n	80033c4 <HAL_ADC_Init+0x1e8>
    }
    else
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	7e5b      	ldrb	r3, [r3, #25]
 80033aa:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80033b0:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 80033b6:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	f893 3020 	ldrb.w	r3, [r3, #32]
 80033be:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80033c0:	4313      	orrs	r3, r2
 80033c2:	61bb      	str	r3, [r7, #24]
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80033ca:	2b01      	cmp	r3, #1
 80033cc:	d106      	bne.n	80033dc <HAL_ADC_Init+0x200>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033d2:	3b01      	subs	r3, #1
 80033d4:	045b      	lsls	r3, r3, #17
 80033d6:	69ba      	ldr	r2, [r7, #24]
 80033d8:	4313      	orrs	r3, r2
 80033da:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d009      	beq.n	80033f8 <HAL_ADC_Init+0x21c>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033e8:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033f0:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80033f2:	69ba      	ldr	r2, [r7, #24]
 80033f4:	4313      	orrs	r3, r2
 80033f6:	61bb      	str	r3, [r7, #24]
                 );
    }


#if defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	4a26      	ldr	r2, [pc, #152]	; (8003498 <HAL_ADC_Init+0x2bc>)
 80033fe:	4293      	cmp	r3, r2
 8003400:	d115      	bne.n	800342e <HAL_ADC_Init+0x252>
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC3_CFGR_FIELDS_1, tmpCFGR);
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	68da      	ldr	r2, [r3, #12]
 8003408:	4b26      	ldr	r3, [pc, #152]	; (80034a4 <HAL_ADC_Init+0x2c8>)
 800340a:	4013      	ands	r3, r2
 800340c:	687a      	ldr	r2, [r7, #4]
 800340e:	6812      	ldr	r2, [r2, #0]
 8003410:	69b9      	ldr	r1, [r7, #24]
 8003412:	430b      	orrs	r3, r1
 8003414:	60d3      	str	r3, [r2, #12]
      /* Configuration of sampling mode */
      MODIFY_REG(hadc->Instance->CFGR2, ADC3_CFGR2_BULB | ADC3_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	691b      	ldr	r3, [r3, #16]
 800341c:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	430a      	orrs	r2, r1
 800342a:	611a      	str	r2, [r3, #16]
 800342c:	e009      	b.n	8003442 <HAL_ADC_Init+0x266>
    }
    else
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	68da      	ldr	r2, [r3, #12]
 8003434:	4b1c      	ldr	r3, [pc, #112]	; (80034a8 <HAL_ADC_Init+0x2cc>)
 8003436:	4013      	ands	r3, r2
 8003438:	687a      	ldr	r2, [r7, #4]
 800343a:	6812      	ldr	r2, [r2, #0]
 800343c:	69b9      	ldr	r1, [r7, #24]
 800343e:	430b      	orrs	r3, r1
 8003440:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	4618      	mov	r0, r3
 8003448:	f7ff fea1 	bl	800318e <LL_ADC_REG_IsConversionOngoing>
 800344c:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	4618      	mov	r0, r3
 8003454:	f7ff feae 	bl	80031b4 <LL_ADC_INJ_IsConversionOngoing>
 8003458:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800345a:	693b      	ldr	r3, [r7, #16]
 800345c:	2b00      	cmp	r3, #0
 800345e:	f040 808e 	bne.w	800357e <HAL_ADC_Init+0x3a2>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	2b00      	cmp	r3, #0
 8003466:	f040 808a 	bne.w	800357e <HAL_ADC_Init+0x3a2>
       )
    {
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	4a0a      	ldr	r2, [pc, #40]	; (8003498 <HAL_ADC_Init+0x2bc>)
 8003470:	4293      	cmp	r3, r2
 8003472:	d11b      	bne.n	80034ac <HAL_ADC_Init+0x2d0>
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	7e1b      	ldrb	r3, [r3, #24]
 8003478:	039a      	lsls	r2, r3, #14
                    ADC3_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003480:	005b      	lsls	r3, r3, #1
        tmpCFGR = (
 8003482:	4313      	orrs	r3, r2
 8003484:	61bb      	str	r3, [r7, #24]
 8003486:	e018      	b.n	80034ba <HAL_ADC_Init+0x2de>
 8003488:	24000004 	.word	0x24000004
 800348c:	053e2d63 	.word	0x053e2d63
 8003490:	40022000 	.word	0x40022000
 8003494:	40022100 	.word	0x40022100
 8003498:	58026000 	.word	0x58026000
 800349c:	40022300 	.word	0x40022300
 80034a0:	58026300 	.word	0x58026300
 80034a4:	fff04007 	.word	0xfff04007
 80034a8:	fff0c003 	.word	0xfff0c003
      }
      else
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	7e1b      	ldrb	r3, [r3, #24]
 80034b0:	039a      	lsls	r2, r3, #14
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        tmpCFGR = (
 80034b6:	4313      	orrs	r3, r2
 80034b8:	61bb      	str	r3, [r7, #24]
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	68da      	ldr	r2, [r3, #12]
 80034c0:	4b46      	ldr	r3, [pc, #280]	; (80035dc <HAL_ADC_Init+0x400>)
 80034c2:	4013      	ands	r3, r2
 80034c4:	687a      	ldr	r2, [r7, #4]
 80034c6:	6812      	ldr	r2, [r2, #0]
 80034c8:	69b9      	ldr	r1, [r7, #24]
 80034ca:	430b      	orrs	r3, r1
 80034cc:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80034d4:	2b01      	cmp	r3, #1
 80034d6:	d137      	bne.n	8003548 <HAL_ADC_Init+0x36c>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034dc:	2b00      	cmp	r3, #0
          /* Multi trigger is not applicable to software-triggered conversions */
          assert_param((hadc->Init.Oversampling.TriggeredMode == ADC_TRIGGEREDMODE_SINGLE_TRIGGER));
        }

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	4a3f      	ldr	r2, [pc, #252]	; (80035e0 <HAL_ADC_Init+0x404>)
 80034e4:	4293      	cmp	r3, r2
 80034e6:	d116      	bne.n	8003516 <HAL_ADC_Init+0x33a>
          /* Configuration of Oversampler:                                      */
          /*  - Oversampling Ratio                                              */
          /*  - Right bit shift                                                 */
          /*  - Triggered mode                                                  */
          /*  - Oversampling mode (continued/resumed)                           */
          MODIFY_REG(hadc->Instance->CFGR2,
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	691a      	ldr	r2, [r3, #16]
 80034ee:	4b3d      	ldr	r3, [pc, #244]	; (80035e4 <HAL_ADC_Init+0x408>)
 80034f0:	4013      	ands	r3, r2
 80034f2:	687a      	ldr	r2, [r7, #4]
 80034f4:	6c91      	ldr	r1, [r2, #72]	; 0x48
 80034f6:	687a      	ldr	r2, [r7, #4]
 80034f8:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 80034fa:	4311      	orrs	r1, r2
 80034fc:	687a      	ldr	r2, [r7, #4]
 80034fe:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003500:	4311      	orrs	r1, r2
 8003502:	687a      	ldr	r2, [r7, #4]
 8003504:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8003506:	430a      	orrs	r2, r1
 8003508:	431a      	orrs	r2, r3
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	f042 0201 	orr.w	r2, r2, #1
 8003512:	611a      	str	r2, [r3, #16]
 8003514:	e020      	b.n	8003558 <HAL_ADC_Init+0x37c>
          /*  - Oversampling Ratio                                               */
          /*  - Right bit shift                                                  */
          /*  - Left bit shift                                                   */
          /*  - Triggered mode                                                   */
          /*  - Oversampling mode (continued/resumed)                            */
          MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	691a      	ldr	r2, [r3, #16]
 800351c:	4b32      	ldr	r3, [pc, #200]	; (80035e8 <HAL_ADC_Init+0x40c>)
 800351e:	4013      	ands	r3, r2
 8003520:	687a      	ldr	r2, [r7, #4]
 8003522:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8003524:	3a01      	subs	r2, #1
 8003526:	0411      	lsls	r1, r2, #16
 8003528:	687a      	ldr	r2, [r7, #4]
 800352a:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 800352c:	4311      	orrs	r1, r2
 800352e:	687a      	ldr	r2, [r7, #4]
 8003530:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003532:	4311      	orrs	r1, r2
 8003534:	687a      	ldr	r2, [r7, #4]
 8003536:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8003538:	430a      	orrs	r2, r1
 800353a:	431a      	orrs	r2, r3
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	f042 0201 	orr.w	r2, r2, #1
 8003544:	611a      	str	r2, [r3, #16]
 8003546:	e007      	b.n	8003558 <HAL_ADC_Init+0x37c>

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	691a      	ldr	r2, [r3, #16]
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	f022 0201 	bic.w	r2, r2, #1
 8003556:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	691b      	ldr	r3, [r3, #16]
 800355e:	f023 4170 	bic.w	r1, r3, #4026531840	; 0xf0000000
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	430a      	orrs	r2, r1
 800356c:	611a      	str	r2, [r3, #16]
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance != ADC3)
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	4a1b      	ldr	r2, [pc, #108]	; (80035e0 <HAL_ADC_Init+0x404>)
 8003574:	4293      	cmp	r3, r2
 8003576:	d002      	beq.n	800357e <HAL_ADC_Init+0x3a2>
      {
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
 8003578:	6878      	ldr	r0, [r7, #4]
 800357a:	f000 fd63 	bl	8004044 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	691b      	ldr	r3, [r3, #16]
 8003582:	2b01      	cmp	r3, #1
 8003584:	d10c      	bne.n	80035a0 <HAL_ADC_Init+0x3c4>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800358c:	f023 010f 	bic.w	r1, r3, #15
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	69db      	ldr	r3, [r3, #28]
 8003594:	1e5a      	subs	r2, r3, #1
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	430a      	orrs	r2, r1
 800359c:	631a      	str	r2, [r3, #48]	; 0x30
 800359e:	e007      	b.n	80035b0 <HAL_ADC_Init+0x3d4>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	f022 020f 	bic.w	r2, r2, #15
 80035ae:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80035b4:	f023 0303 	bic.w	r3, r3, #3
 80035b8:	f043 0201 	orr.w	r2, r3, #1
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	661a      	str	r2, [r3, #96]	; 0x60
 80035c0:	e007      	b.n	80035d2 <HAL_ADC_Init+0x3f6>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80035c6:	f043 0210 	orr.w	r2, r3, #16
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 80035ce:	2301      	movs	r3, #1
 80035d0:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80035d2:	7ffb      	ldrb	r3, [r7, #31]
}
 80035d4:	4618      	mov	r0, r3
 80035d6:	3724      	adds	r7, #36	; 0x24
 80035d8:	46bd      	mov	sp, r7
 80035da:	bd90      	pop	{r4, r7, pc}
 80035dc:	ffffbffc 	.word	0xffffbffc
 80035e0:	58026000 	.word	0x58026000
 80035e4:	fc00f81f 	.word	0xfc00f81f
 80035e8:	fc00f81e 	.word	0xfc00f81e

080035ec <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80035ec:	b590      	push	{r4, r7, lr}
 80035ee:	b0b9      	sub	sp, #228	; 0xe4
 80035f0:	af00      	add	r7, sp, #0
 80035f2:	6078      	str	r0, [r7, #4]
 80035f4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80035f6:	2300      	movs	r3, #0
 80035f8:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 80035fc:	2300      	movs	r3, #0
 80035fe:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(sConfig->SingleDiff));
  assert_param(IS_ADC_OFFSET_NUMBER(sConfig->OffsetNumber));
  /* Check offset range according to oversampling setting */
  if (hadc->Init.OversamplingMode == ENABLE)
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003606:	2b01      	cmp	r3, #1
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8003608:	683b      	ldr	r3, [r7, #0]
 800360a:	68db      	ldr	r3, [r3, #12]
 800360c:	4ab3      	ldr	r2, [pc, #716]	; (80038dc <HAL_ADC_ConfigChannel+0x2f0>)
 800360e:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8003616:	2b01      	cmp	r3, #1
 8003618:	d102      	bne.n	8003620 <HAL_ADC_ConfigChannel+0x34>
 800361a:	2302      	movs	r3, #2
 800361c:	f000 bcfa 	b.w	8004014 <HAL_ADC_ConfigChannel+0xa28>
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	2201      	movs	r2, #1
 8003624:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	4618      	mov	r0, r3
 800362e:	f7ff fdae 	bl	800318e <LL_ADC_REG_IsConversionOngoing>
 8003632:	4603      	mov	r3, r0
 8003634:	2b00      	cmp	r3, #0
 8003636:	f040 84de 	bne.w	8003ff6 <HAL_ADC_ConfigChannel+0xa0a>
  {

#if defined(ADC_VER_V5_V90)
    if (hadc->Instance != ADC3)
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	4aa8      	ldr	r2, [pc, #672]	; (80038e0 <HAL_ADC_ConfigChannel+0x2f4>)
 8003640:	4293      	cmp	r3, r2
 8003642:	d033      	beq.n	80036ac <HAL_ADC_ConfigChannel+0xc0>
    {
      /* ADC channels preselection */
      hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8003644:	683b      	ldr	r3, [r7, #0]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800364c:	2b00      	cmp	r3, #0
 800364e:	d108      	bne.n	8003662 <HAL_ADC_ConfigChannel+0x76>
 8003650:	683b      	ldr	r3, [r7, #0]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	0e9b      	lsrs	r3, r3, #26
 8003656:	f003 031f 	and.w	r3, r3, #31
 800365a:	2201      	movs	r2, #1
 800365c:	fa02 f303 	lsl.w	r3, r2, r3
 8003660:	e01d      	b.n	800369e <HAL_ADC_ConfigChannel+0xb2>
 8003662:	683b      	ldr	r3, [r7, #0]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800366a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800366e:	fa93 f3a3 	rbit	r3, r3
 8003672:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003676:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800367a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800367e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8003682:	2b00      	cmp	r3, #0
 8003684:	d101      	bne.n	800368a <HAL_ADC_ConfigChannel+0x9e>
  {
    return 32U;
 8003686:	2320      	movs	r3, #32
 8003688:	e004      	b.n	8003694 <HAL_ADC_ConfigChannel+0xa8>
  }
  return __builtin_clz(value);
 800368a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800368e:	fab3 f383 	clz	r3, r3
 8003692:	b2db      	uxtb	r3, r3
 8003694:	f003 031f 	and.w	r3, r3, #31
 8003698:	2201      	movs	r2, #1
 800369a:	fa02 f303 	lsl.w	r3, r2, r3
 800369e:	687a      	ldr	r2, [r7, #4]
 80036a0:	6812      	ldr	r2, [r2, #0]
 80036a2:	69d1      	ldr	r1, [r2, #28]
 80036a4:	687a      	ldr	r2, [r7, #4]
 80036a6:	6812      	ldr	r2, [r2, #0]
 80036a8:	430b      	orrs	r3, r1
 80036aa:	61d3      	str	r3, [r2, #28]
    /* ADC channels preselection */
    hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
#endif /* ADC_VER_V5_V90 */

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	6818      	ldr	r0, [r3, #0]
 80036b0:	683b      	ldr	r3, [r7, #0]
 80036b2:	6859      	ldr	r1, [r3, #4]
 80036b4:	683b      	ldr	r3, [r7, #0]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	461a      	mov	r2, r3
 80036ba:	f7ff fc6f 	bl	8002f9c <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	4618      	mov	r0, r3
 80036c4:	f7ff fd63 	bl	800318e <LL_ADC_REG_IsConversionOngoing>
 80036c8:	f8c7 00d4 	str.w	r0, [r7, #212]	; 0xd4
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	4618      	mov	r0, r3
 80036d2:	f7ff fd6f 	bl	80031b4 <LL_ADC_INJ_IsConversionOngoing>
 80036d6:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80036da:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80036de:	2b00      	cmp	r3, #0
 80036e0:	f040 8270 	bne.w	8003bc4 <HAL_ADC_ConfigChannel+0x5d8>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80036e4:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	f040 826b 	bne.w	8003bc4 <HAL_ADC_ConfigChannel+0x5d8>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	6818      	ldr	r0, [r3, #0]
 80036f2:	683b      	ldr	r3, [r7, #0]
 80036f4:	6819      	ldr	r1, [r3, #0]
 80036f6:	683b      	ldr	r3, [r7, #0]
 80036f8:	689b      	ldr	r3, [r3, #8]
 80036fa:	461a      	mov	r2, r3
 80036fc:	f7ff fc7a 	bl	8002ff4 <LL_ADC_SetChannelSamplingTime>
      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	4a76      	ldr	r2, [pc, #472]	; (80038e0 <HAL_ADC_ConfigChannel+0x2f4>)
 8003706:	4293      	cmp	r3, r2
 8003708:	d10d      	bne.n	8003726 <HAL_ADC_ConfigChannel+0x13a>
      {
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 800370a:	683b      	ldr	r3, [r7, #0]
 800370c:	695a      	ldr	r2, [r3, #20]
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	68db      	ldr	r3, [r3, #12]
 8003714:	08db      	lsrs	r3, r3, #3
 8003716:	f003 0303 	and.w	r3, r3, #3
 800371a:	005b      	lsls	r3, r3, #1
 800371c:	fa02 f303 	lsl.w	r3, r2, r3
 8003720:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8003724:	e032      	b.n	800378c <HAL_ADC_ConfigChannel+0x1a0>
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8003726:	4b6f      	ldr	r3, [pc, #444]	; (80038e4 <HAL_ADC_ConfigChannel+0x2f8>)
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800372e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003732:	d10b      	bne.n	800374c <HAL_ADC_ConfigChannel+0x160>
 8003734:	683b      	ldr	r3, [r7, #0]
 8003736:	695a      	ldr	r2, [r3, #20]
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	68db      	ldr	r3, [r3, #12]
 800373e:	089b      	lsrs	r3, r3, #2
 8003740:	f003 0307 	and.w	r3, r3, #7
 8003744:	005b      	lsls	r3, r3, #1
 8003746:	fa02 f303 	lsl.w	r3, r2, r3
 800374a:	e01d      	b.n	8003788 <HAL_ADC_ConfigChannel+0x19c>
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	68db      	ldr	r3, [r3, #12]
 8003752:	f003 0310 	and.w	r3, r3, #16
 8003756:	2b00      	cmp	r3, #0
 8003758:	d10b      	bne.n	8003772 <HAL_ADC_ConfigChannel+0x186>
 800375a:	683b      	ldr	r3, [r7, #0]
 800375c:	695a      	ldr	r2, [r3, #20]
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	68db      	ldr	r3, [r3, #12]
 8003764:	089b      	lsrs	r3, r3, #2
 8003766:	f003 0307 	and.w	r3, r3, #7
 800376a:	005b      	lsls	r3, r3, #1
 800376c:	fa02 f303 	lsl.w	r3, r2, r3
 8003770:	e00a      	b.n	8003788 <HAL_ADC_ConfigChannel+0x19c>
 8003772:	683b      	ldr	r3, [r7, #0]
 8003774:	695a      	ldr	r2, [r3, #20]
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	68db      	ldr	r3, [r3, #12]
 800377c:	089b      	lsrs	r3, r3, #2
 800377e:	f003 0304 	and.w	r3, r3, #4
 8003782:	005b      	lsls	r3, r3, #1
 8003784:	fa02 f303 	lsl.w	r3, r2, r3
 8003788:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
      }
      
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 800378c:	683b      	ldr	r3, [r7, #0]
 800378e:	691b      	ldr	r3, [r3, #16]
 8003790:	2b04      	cmp	r3, #4
 8003792:	d048      	beq.n	8003826 <HAL_ADC_ConfigChannel+0x23a>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	6818      	ldr	r0, [r3, #0]
 8003798:	683b      	ldr	r3, [r7, #0]
 800379a:	6919      	ldr	r1, [r3, #16]
 800379c:	683b      	ldr	r3, [r7, #0]
 800379e:	681a      	ldr	r2, [r3, #0]
 80037a0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80037a4:	f7ff fb08 	bl	8002db8 <LL_ADC_SetOffset>

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	4a4c      	ldr	r2, [pc, #304]	; (80038e0 <HAL_ADC_ConfigChannel+0x2f4>)
 80037ae:	4293      	cmp	r3, r2
 80037b0:	d119      	bne.n	80037e6 <HAL_ADC_ConfigChannel+0x1fa>
        {
          assert_param(IS_ADC3_OFFSET_SIGN(sConfig->OffsetSign));
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
          /* Set ADC selected offset sign & saturation */
          LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	6818      	ldr	r0, [r3, #0]
 80037b6:	683b      	ldr	r3, [r7, #0]
 80037b8:	6919      	ldr	r1, [r3, #16]
 80037ba:	683b      	ldr	r3, [r7, #0]
 80037bc:	69db      	ldr	r3, [r3, #28]
 80037be:	461a      	mov	r2, r3
 80037c0:	f7ff fba0 	bl	8002f04 <LL_ADC_SetOffsetSign>
          LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	6818      	ldr	r0, [r3, #0]
 80037c8:	683b      	ldr	r3, [r7, #0]
 80037ca:	6919      	ldr	r1, [r3, #16]
 80037cc:	683b      	ldr	r3, [r7, #0]
 80037ce:	f893 3020 	ldrb.w	r3, [r3, #32]
 80037d2:	2b01      	cmp	r3, #1
 80037d4:	d102      	bne.n	80037dc <HAL_ADC_ConfigChannel+0x1f0>
 80037d6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80037da:	e000      	b.n	80037de <HAL_ADC_ConfigChannel+0x1f2>
 80037dc:	2300      	movs	r3, #0
 80037de:	461a      	mov	r2, r3
 80037e0:	f7ff fb6e 	bl	8002ec0 <LL_ADC_SetOffsetSaturation>
 80037e4:	e1ee      	b.n	8003bc4 <HAL_ADC_ConfigChannel+0x5d8>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	6818      	ldr	r0, [r3, #0]
 80037ea:	683b      	ldr	r3, [r7, #0]
 80037ec:	6919      	ldr	r1, [r3, #16]
 80037ee:	683b      	ldr	r3, [r7, #0]
 80037f0:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80037f4:	2b01      	cmp	r3, #1
 80037f6:	d102      	bne.n	80037fe <HAL_ADC_ConfigChannel+0x212>
 80037f8:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80037fc:	e000      	b.n	8003800 <HAL_ADC_ConfigChannel+0x214>
 80037fe:	2300      	movs	r3, #0
 8003800:	461a      	mov	r2, r3
 8003802:	f7ff fb3b 	bl	8002e7c <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	6818      	ldr	r0, [r3, #0]
 800380a:	683b      	ldr	r3, [r7, #0]
 800380c:	6919      	ldr	r1, [r3, #16]
 800380e:	683b      	ldr	r3, [r7, #0]
 8003810:	7e1b      	ldrb	r3, [r3, #24]
 8003812:	2b01      	cmp	r3, #1
 8003814:	d102      	bne.n	800381c <HAL_ADC_ConfigChannel+0x230>
 8003816:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800381a:	e000      	b.n	800381e <HAL_ADC_ConfigChannel+0x232>
 800381c:	2300      	movs	r3, #0
 800381e:	461a      	mov	r2, r3
 8003820:	f7ff fb12 	bl	8002e48 <LL_ADC_SetDataRightShift>
 8003824:	e1ce      	b.n	8003bc4 <HAL_ADC_ConfigChannel+0x5d8>
      {
        /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is enabled.
          If this is the case, offset OFRx is disabled since
          sConfig->OffsetNumber = ADC_OFFSET_NONE. */
#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	4a2d      	ldr	r2, [pc, #180]	; (80038e0 <HAL_ADC_ConfigChannel+0x2f4>)
 800382c:	4293      	cmp	r3, r2
 800382e:	f040 8181 	bne.w	8003b34 <HAL_ADC_ConfigChannel+0x548>
        {
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	2100      	movs	r1, #0
 8003838:	4618      	mov	r0, r3
 800383a:	f7ff faef 	bl	8002e1c <LL_ADC_GetOffsetChannel>
 800383e:	4603      	mov	r3, r0
 8003840:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003844:	2b00      	cmp	r3, #0
 8003846:	d10a      	bne.n	800385e <HAL_ADC_ConfigChannel+0x272>
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	2100      	movs	r1, #0
 800384e:	4618      	mov	r0, r3
 8003850:	f7ff fae4 	bl	8002e1c <LL_ADC_GetOffsetChannel>
 8003854:	4603      	mov	r3, r0
 8003856:	0e9b      	lsrs	r3, r3, #26
 8003858:	f003 021f 	and.w	r2, r3, #31
 800385c:	e01e      	b.n	800389c <HAL_ADC_ConfigChannel+0x2b0>
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	2100      	movs	r1, #0
 8003864:	4618      	mov	r0, r3
 8003866:	f7ff fad9 	bl	8002e1c <LL_ADC_GetOffsetChannel>
 800386a:	4603      	mov	r3, r0
 800386c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003870:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8003874:	fa93 f3a3 	rbit	r3, r3
 8003878:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  return result;
 800387c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8003880:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  if (value == 0U)
 8003884:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8003888:	2b00      	cmp	r3, #0
 800388a:	d101      	bne.n	8003890 <HAL_ADC_ConfigChannel+0x2a4>
    return 32U;
 800388c:	2320      	movs	r3, #32
 800388e:	e004      	b.n	800389a <HAL_ADC_ConfigChannel+0x2ae>
  return __builtin_clz(value);
 8003890:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8003894:	fab3 f383 	clz	r3, r3
 8003898:	b2db      	uxtb	r3, r3
 800389a:	461a      	mov	r2, r3
 800389c:	683b      	ldr	r3, [r7, #0]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d105      	bne.n	80038b4 <HAL_ADC_ConfigChannel+0x2c8>
 80038a8:	683b      	ldr	r3, [r7, #0]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	0e9b      	lsrs	r3, r3, #26
 80038ae:	f003 031f 	and.w	r3, r3, #31
 80038b2:	e01e      	b.n	80038f2 <HAL_ADC_ConfigChannel+0x306>
 80038b4:	683b      	ldr	r3, [r7, #0]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038bc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80038c0:	fa93 f3a3 	rbit	r3, r3
 80038c4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  return result;
 80038c8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80038cc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  if (value == 0U)
 80038d0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d107      	bne.n	80038e8 <HAL_ADC_ConfigChannel+0x2fc>
    return 32U;
 80038d8:	2320      	movs	r3, #32
 80038da:	e00a      	b.n	80038f2 <HAL_ADC_ConfigChannel+0x306>
 80038dc:	47ff0000 	.word	0x47ff0000
 80038e0:	58026000 	.word	0x58026000
 80038e4:	5c001000 	.word	0x5c001000
  return __builtin_clz(value);
 80038e8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80038ec:	fab3 f383 	clz	r3, r3
 80038f0:	b2db      	uxtb	r3, r3
 80038f2:	429a      	cmp	r2, r3
 80038f4:	d106      	bne.n	8003904 <HAL_ADC_ConfigChannel+0x318>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	2200      	movs	r2, #0
 80038fc:	2100      	movs	r1, #0
 80038fe:	4618      	mov	r0, r3
 8003900:	f7ff fb22 	bl	8002f48 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	2101      	movs	r1, #1
 800390a:	4618      	mov	r0, r3
 800390c:	f7ff fa86 	bl	8002e1c <LL_ADC_GetOffsetChannel>
 8003910:	4603      	mov	r3, r0
 8003912:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003916:	2b00      	cmp	r3, #0
 8003918:	d10a      	bne.n	8003930 <HAL_ADC_ConfigChannel+0x344>
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	2101      	movs	r1, #1
 8003920:	4618      	mov	r0, r3
 8003922:	f7ff fa7b 	bl	8002e1c <LL_ADC_GetOffsetChannel>
 8003926:	4603      	mov	r3, r0
 8003928:	0e9b      	lsrs	r3, r3, #26
 800392a:	f003 021f 	and.w	r2, r3, #31
 800392e:	e01e      	b.n	800396e <HAL_ADC_ConfigChannel+0x382>
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	2101      	movs	r1, #1
 8003936:	4618      	mov	r0, r3
 8003938:	f7ff fa70 	bl	8002e1c <LL_ADC_GetOffsetChannel>
 800393c:	4603      	mov	r3, r0
 800393e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003942:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003946:	fa93 f3a3 	rbit	r3, r3
 800394a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  return result;
 800394e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003952:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  if (value == 0U)
 8003956:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800395a:	2b00      	cmp	r3, #0
 800395c:	d101      	bne.n	8003962 <HAL_ADC_ConfigChannel+0x376>
    return 32U;
 800395e:	2320      	movs	r3, #32
 8003960:	e004      	b.n	800396c <HAL_ADC_ConfigChannel+0x380>
  return __builtin_clz(value);
 8003962:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8003966:	fab3 f383 	clz	r3, r3
 800396a:	b2db      	uxtb	r3, r3
 800396c:	461a      	mov	r2, r3
 800396e:	683b      	ldr	r3, [r7, #0]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003976:	2b00      	cmp	r3, #0
 8003978:	d105      	bne.n	8003986 <HAL_ADC_ConfigChannel+0x39a>
 800397a:	683b      	ldr	r3, [r7, #0]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	0e9b      	lsrs	r3, r3, #26
 8003980:	f003 031f 	and.w	r3, r3, #31
 8003984:	e018      	b.n	80039b8 <HAL_ADC_ConfigChannel+0x3cc>
 8003986:	683b      	ldr	r3, [r7, #0]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800398e:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8003992:	fa93 f3a3 	rbit	r3, r3
 8003996:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  return result;
 800399a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800399e:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  if (value == 0U)
 80039a2:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d101      	bne.n	80039ae <HAL_ADC_ConfigChannel+0x3c2>
    return 32U;
 80039aa:	2320      	movs	r3, #32
 80039ac:	e004      	b.n	80039b8 <HAL_ADC_ConfigChannel+0x3cc>
  return __builtin_clz(value);
 80039ae:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80039b2:	fab3 f383 	clz	r3, r3
 80039b6:	b2db      	uxtb	r3, r3
 80039b8:	429a      	cmp	r2, r3
 80039ba:	d106      	bne.n	80039ca <HAL_ADC_ConfigChannel+0x3de>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	2200      	movs	r2, #0
 80039c2:	2101      	movs	r1, #1
 80039c4:	4618      	mov	r0, r3
 80039c6:	f7ff fabf 	bl	8002f48 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	2102      	movs	r1, #2
 80039d0:	4618      	mov	r0, r3
 80039d2:	f7ff fa23 	bl	8002e1c <LL_ADC_GetOffsetChannel>
 80039d6:	4603      	mov	r3, r0
 80039d8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d10a      	bne.n	80039f6 <HAL_ADC_ConfigChannel+0x40a>
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	2102      	movs	r1, #2
 80039e6:	4618      	mov	r0, r3
 80039e8:	f7ff fa18 	bl	8002e1c <LL_ADC_GetOffsetChannel>
 80039ec:	4603      	mov	r3, r0
 80039ee:	0e9b      	lsrs	r3, r3, #26
 80039f0:	f003 021f 	and.w	r2, r3, #31
 80039f4:	e01e      	b.n	8003a34 <HAL_ADC_ConfigChannel+0x448>
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	2102      	movs	r1, #2
 80039fc:	4618      	mov	r0, r3
 80039fe:	f7ff fa0d 	bl	8002e1c <LL_ADC_GetOffsetChannel>
 8003a02:	4603      	mov	r3, r0
 8003a04:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a08:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003a0c:	fa93 f3a3 	rbit	r3, r3
 8003a10:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  return result;
 8003a14:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003a18:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (value == 0U)
 8003a1c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d101      	bne.n	8003a28 <HAL_ADC_ConfigChannel+0x43c>
    return 32U;
 8003a24:	2320      	movs	r3, #32
 8003a26:	e004      	b.n	8003a32 <HAL_ADC_ConfigChannel+0x446>
  return __builtin_clz(value);
 8003a28:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003a2c:	fab3 f383 	clz	r3, r3
 8003a30:	b2db      	uxtb	r3, r3
 8003a32:	461a      	mov	r2, r3
 8003a34:	683b      	ldr	r3, [r7, #0]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d105      	bne.n	8003a4c <HAL_ADC_ConfigChannel+0x460>
 8003a40:	683b      	ldr	r3, [r7, #0]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	0e9b      	lsrs	r3, r3, #26
 8003a46:	f003 031f 	and.w	r3, r3, #31
 8003a4a:	e014      	b.n	8003a76 <HAL_ADC_ConfigChannel+0x48a>
 8003a4c:	683b      	ldr	r3, [r7, #0]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a52:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003a54:	fa93 f3a3 	rbit	r3, r3
 8003a58:	67bb      	str	r3, [r7, #120]	; 0x78
  return result;
 8003a5a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003a5c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  if (value == 0U)
 8003a60:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d101      	bne.n	8003a6c <HAL_ADC_ConfigChannel+0x480>
    return 32U;
 8003a68:	2320      	movs	r3, #32
 8003a6a:	e004      	b.n	8003a76 <HAL_ADC_ConfigChannel+0x48a>
  return __builtin_clz(value);
 8003a6c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003a70:	fab3 f383 	clz	r3, r3
 8003a74:	b2db      	uxtb	r3, r3
 8003a76:	429a      	cmp	r2, r3
 8003a78:	d106      	bne.n	8003a88 <HAL_ADC_ConfigChannel+0x49c>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	2200      	movs	r2, #0
 8003a80:	2102      	movs	r1, #2
 8003a82:	4618      	mov	r0, r3
 8003a84:	f7ff fa60 	bl	8002f48 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	2103      	movs	r1, #3
 8003a8e:	4618      	mov	r0, r3
 8003a90:	f7ff f9c4 	bl	8002e1c <LL_ADC_GetOffsetChannel>
 8003a94:	4603      	mov	r3, r0
 8003a96:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d10a      	bne.n	8003ab4 <HAL_ADC_ConfigChannel+0x4c8>
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	2103      	movs	r1, #3
 8003aa4:	4618      	mov	r0, r3
 8003aa6:	f7ff f9b9 	bl	8002e1c <LL_ADC_GetOffsetChannel>
 8003aaa:	4603      	mov	r3, r0
 8003aac:	0e9b      	lsrs	r3, r3, #26
 8003aae:	f003 021f 	and.w	r2, r3, #31
 8003ab2:	e017      	b.n	8003ae4 <HAL_ADC_ConfigChannel+0x4f8>
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	2103      	movs	r1, #3
 8003aba:	4618      	mov	r0, r3
 8003abc:	f7ff f9ae 	bl	8002e1c <LL_ADC_GetOffsetChannel>
 8003ac0:	4603      	mov	r3, r0
 8003ac2:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ac4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003ac6:	fa93 f3a3 	rbit	r3, r3
 8003aca:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8003acc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003ace:	677b      	str	r3, [r7, #116]	; 0x74
  if (value == 0U)
 8003ad0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d101      	bne.n	8003ada <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 8003ad6:	2320      	movs	r3, #32
 8003ad8:	e003      	b.n	8003ae2 <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 8003ada:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003adc:	fab3 f383 	clz	r3, r3
 8003ae0:	b2db      	uxtb	r3, r3
 8003ae2:	461a      	mov	r2, r3
 8003ae4:	683b      	ldr	r3, [r7, #0]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d105      	bne.n	8003afc <HAL_ADC_ConfigChannel+0x510>
 8003af0:	683b      	ldr	r3, [r7, #0]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	0e9b      	lsrs	r3, r3, #26
 8003af6:	f003 031f 	and.w	r3, r3, #31
 8003afa:	e011      	b.n	8003b20 <HAL_ADC_ConfigChannel+0x534>
 8003afc:	683b      	ldr	r3, [r7, #0]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b02:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003b04:	fa93 f3a3 	rbit	r3, r3
 8003b08:	663b      	str	r3, [r7, #96]	; 0x60
  return result;
 8003b0a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003b0c:	66bb      	str	r3, [r7, #104]	; 0x68
  if (value == 0U)
 8003b0e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d101      	bne.n	8003b18 <HAL_ADC_ConfigChannel+0x52c>
    return 32U;
 8003b14:	2320      	movs	r3, #32
 8003b16:	e003      	b.n	8003b20 <HAL_ADC_ConfigChannel+0x534>
  return __builtin_clz(value);
 8003b18:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003b1a:	fab3 f383 	clz	r3, r3
 8003b1e:	b2db      	uxtb	r3, r3
 8003b20:	429a      	cmp	r2, r3
 8003b22:	d14f      	bne.n	8003bc4 <HAL_ADC_ConfigChannel+0x5d8>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	2200      	movs	r2, #0
 8003b2a:	2103      	movs	r1, #3
 8003b2c:	4618      	mov	r0, r3
 8003b2e:	f7ff fa0b 	bl	8002f48 <LL_ADC_SetOffsetState>
 8003b32:	e047      	b.n	8003bc4 <HAL_ADC_ConfigChannel+0x5d8>
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003b3a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003b3e:	683b      	ldr	r3, [r7, #0]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	069b      	lsls	r3, r3, #26
 8003b44:	429a      	cmp	r2, r3
 8003b46:	d107      	bne.n	8003b58 <HAL_ADC_ConfigChannel+0x56c>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003b56:	661a      	str	r2, [r3, #96]	; 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003b5e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003b62:	683b      	ldr	r3, [r7, #0]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	069b      	lsls	r3, r3, #26
 8003b68:	429a      	cmp	r2, r3
 8003b6a:	d107      	bne.n	8003b7c <HAL_ADC_ConfigChannel+0x590>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003b7a:	665a      	str	r2, [r3, #100]	; 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003b82:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003b86:	683b      	ldr	r3, [r7, #0]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	069b      	lsls	r3, r3, #26
 8003b8c:	429a      	cmp	r2, r3
 8003b8e:	d107      	bne.n	8003ba0 <HAL_ADC_ConfigChannel+0x5b4>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003b9e:	669a      	str	r2, [r3, #104]	; 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003ba6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003baa:	683b      	ldr	r3, [r7, #0]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	069b      	lsls	r3, r3, #26
 8003bb0:	429a      	cmp	r2, r3
 8003bb2:	d107      	bne.n	8003bc4 <HAL_ADC_ConfigChannel+0x5d8>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003bc2:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	4618      	mov	r0, r3
 8003bca:	f7ff facd 	bl	8003168 <LL_ADC_IsEnabled>
 8003bce:	4603      	mov	r3, r0
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	f040 8219 	bne.w	8004008 <HAL_ADC_ConfigChannel+0xa1c>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	6818      	ldr	r0, [r3, #0]
 8003bda:	683b      	ldr	r3, [r7, #0]
 8003bdc:	6819      	ldr	r1, [r3, #0]
 8003bde:	683b      	ldr	r3, [r7, #0]
 8003be0:	68db      	ldr	r3, [r3, #12]
 8003be2:	461a      	mov	r2, r3
 8003be4:	f7ff fa32 	bl	800304c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003be8:	683b      	ldr	r3, [r7, #0]
 8003bea:	68db      	ldr	r3, [r3, #12]
 8003bec:	4aa1      	ldr	r2, [pc, #644]	; (8003e74 <HAL_ADC_ConfigChannel+0x888>)
 8003bee:	4293      	cmp	r3, r2
 8003bf0:	f040 812e 	bne.w	8003e50 <HAL_ADC_ConfigChannel+0x864>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003bf8:	683b      	ldr	r3, [r7, #0]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d10b      	bne.n	8003c1c <HAL_ADC_ConfigChannel+0x630>
 8003c04:	683b      	ldr	r3, [r7, #0]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	0e9b      	lsrs	r3, r3, #26
 8003c0a:	3301      	adds	r3, #1
 8003c0c:	f003 031f 	and.w	r3, r3, #31
 8003c10:	2b09      	cmp	r3, #9
 8003c12:	bf94      	ite	ls
 8003c14:	2301      	movls	r3, #1
 8003c16:	2300      	movhi	r3, #0
 8003c18:	b2db      	uxtb	r3, r3
 8003c1a:	e019      	b.n	8003c50 <HAL_ADC_ConfigChannel+0x664>
 8003c1c:	683b      	ldr	r3, [r7, #0]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c22:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003c24:	fa93 f3a3 	rbit	r3, r3
 8003c28:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 8003c2a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003c2c:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (value == 0U)
 8003c2e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d101      	bne.n	8003c38 <HAL_ADC_ConfigChannel+0x64c>
    return 32U;
 8003c34:	2320      	movs	r3, #32
 8003c36:	e003      	b.n	8003c40 <HAL_ADC_ConfigChannel+0x654>
  return __builtin_clz(value);
 8003c38:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003c3a:	fab3 f383 	clz	r3, r3
 8003c3e:	b2db      	uxtb	r3, r3
 8003c40:	3301      	adds	r3, #1
 8003c42:	f003 031f 	and.w	r3, r3, #31
 8003c46:	2b09      	cmp	r3, #9
 8003c48:	bf94      	ite	ls
 8003c4a:	2301      	movls	r3, #1
 8003c4c:	2300      	movhi	r3, #0
 8003c4e:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d079      	beq.n	8003d48 <HAL_ADC_ConfigChannel+0x75c>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003c54:	683b      	ldr	r3, [r7, #0]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d107      	bne.n	8003c70 <HAL_ADC_ConfigChannel+0x684>
 8003c60:	683b      	ldr	r3, [r7, #0]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	0e9b      	lsrs	r3, r3, #26
 8003c66:	3301      	adds	r3, #1
 8003c68:	069b      	lsls	r3, r3, #26
 8003c6a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003c6e:	e015      	b.n	8003c9c <HAL_ADC_ConfigChannel+0x6b0>
 8003c70:	683b      	ldr	r3, [r7, #0]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c76:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003c78:	fa93 f3a3 	rbit	r3, r3
 8003c7c:	64bb      	str	r3, [r7, #72]	; 0x48
  return result;
 8003c7e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003c80:	653b      	str	r3, [r7, #80]	; 0x50
  if (value == 0U)
 8003c82:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d101      	bne.n	8003c8c <HAL_ADC_ConfigChannel+0x6a0>
    return 32U;
 8003c88:	2320      	movs	r3, #32
 8003c8a:	e003      	b.n	8003c94 <HAL_ADC_ConfigChannel+0x6a8>
  return __builtin_clz(value);
 8003c8c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003c8e:	fab3 f383 	clz	r3, r3
 8003c92:	b2db      	uxtb	r3, r3
 8003c94:	3301      	adds	r3, #1
 8003c96:	069b      	lsls	r3, r3, #26
 8003c98:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003c9c:	683b      	ldr	r3, [r7, #0]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d109      	bne.n	8003cbc <HAL_ADC_ConfigChannel+0x6d0>
 8003ca8:	683b      	ldr	r3, [r7, #0]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	0e9b      	lsrs	r3, r3, #26
 8003cae:	3301      	adds	r3, #1
 8003cb0:	f003 031f 	and.w	r3, r3, #31
 8003cb4:	2101      	movs	r1, #1
 8003cb6:	fa01 f303 	lsl.w	r3, r1, r3
 8003cba:	e017      	b.n	8003cec <HAL_ADC_ConfigChannel+0x700>
 8003cbc:	683b      	ldr	r3, [r7, #0]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cc2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003cc4:	fa93 f3a3 	rbit	r3, r3
 8003cc8:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 8003cca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003ccc:	647b      	str	r3, [r7, #68]	; 0x44
  if (value == 0U)
 8003cce:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d101      	bne.n	8003cd8 <HAL_ADC_ConfigChannel+0x6ec>
    return 32U;
 8003cd4:	2320      	movs	r3, #32
 8003cd6:	e003      	b.n	8003ce0 <HAL_ADC_ConfigChannel+0x6f4>
  return __builtin_clz(value);
 8003cd8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003cda:	fab3 f383 	clz	r3, r3
 8003cde:	b2db      	uxtb	r3, r3
 8003ce0:	3301      	adds	r3, #1
 8003ce2:	f003 031f 	and.w	r3, r3, #31
 8003ce6:	2101      	movs	r1, #1
 8003ce8:	fa01 f303 	lsl.w	r3, r1, r3
 8003cec:	ea42 0103 	orr.w	r1, r2, r3
 8003cf0:	683b      	ldr	r3, [r7, #0]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d10a      	bne.n	8003d12 <HAL_ADC_ConfigChannel+0x726>
 8003cfc:	683b      	ldr	r3, [r7, #0]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	0e9b      	lsrs	r3, r3, #26
 8003d02:	3301      	adds	r3, #1
 8003d04:	f003 021f 	and.w	r2, r3, #31
 8003d08:	4613      	mov	r3, r2
 8003d0a:	005b      	lsls	r3, r3, #1
 8003d0c:	4413      	add	r3, r2
 8003d0e:	051b      	lsls	r3, r3, #20
 8003d10:	e018      	b.n	8003d44 <HAL_ADC_ConfigChannel+0x758>
 8003d12:	683b      	ldr	r3, [r7, #0]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d18:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003d1a:	fa93 f3a3 	rbit	r3, r3
 8003d1e:	633b      	str	r3, [r7, #48]	; 0x30
  return result;
 8003d20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d22:	63bb      	str	r3, [r7, #56]	; 0x38
  if (value == 0U)
 8003d24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d101      	bne.n	8003d2e <HAL_ADC_ConfigChannel+0x742>
    return 32U;
 8003d2a:	2320      	movs	r3, #32
 8003d2c:	e003      	b.n	8003d36 <HAL_ADC_ConfigChannel+0x74a>
  return __builtin_clz(value);
 8003d2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003d30:	fab3 f383 	clz	r3, r3
 8003d34:	b2db      	uxtb	r3, r3
 8003d36:	3301      	adds	r3, #1
 8003d38:	f003 021f 	and.w	r2, r3, #31
 8003d3c:	4613      	mov	r3, r2
 8003d3e:	005b      	lsls	r3, r3, #1
 8003d40:	4413      	add	r3, r2
 8003d42:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003d44:	430b      	orrs	r3, r1
 8003d46:	e07e      	b.n	8003e46 <HAL_ADC_ConfigChannel+0x85a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003d48:	683b      	ldr	r3, [r7, #0]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d107      	bne.n	8003d64 <HAL_ADC_ConfigChannel+0x778>
 8003d54:	683b      	ldr	r3, [r7, #0]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	0e9b      	lsrs	r3, r3, #26
 8003d5a:	3301      	adds	r3, #1
 8003d5c:	069b      	lsls	r3, r3, #26
 8003d5e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003d62:	e015      	b.n	8003d90 <HAL_ADC_ConfigChannel+0x7a4>
 8003d64:	683b      	ldr	r3, [r7, #0]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d6c:	fa93 f3a3 	rbit	r3, r3
 8003d70:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 8003d72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d74:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (value == 0U)
 8003d76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d101      	bne.n	8003d80 <HAL_ADC_ConfigChannel+0x794>
    return 32U;
 8003d7c:	2320      	movs	r3, #32
 8003d7e:	e003      	b.n	8003d88 <HAL_ADC_ConfigChannel+0x79c>
  return __builtin_clz(value);
 8003d80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d82:	fab3 f383 	clz	r3, r3
 8003d86:	b2db      	uxtb	r3, r3
 8003d88:	3301      	adds	r3, #1
 8003d8a:	069b      	lsls	r3, r3, #26
 8003d8c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003d90:	683b      	ldr	r3, [r7, #0]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d109      	bne.n	8003db0 <HAL_ADC_ConfigChannel+0x7c4>
 8003d9c:	683b      	ldr	r3, [r7, #0]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	0e9b      	lsrs	r3, r3, #26
 8003da2:	3301      	adds	r3, #1
 8003da4:	f003 031f 	and.w	r3, r3, #31
 8003da8:	2101      	movs	r1, #1
 8003daa:	fa01 f303 	lsl.w	r3, r1, r3
 8003dae:	e017      	b.n	8003de0 <HAL_ADC_ConfigChannel+0x7f4>
 8003db0:	683b      	ldr	r3, [r7, #0]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003db6:	69fb      	ldr	r3, [r7, #28]
 8003db8:	fa93 f3a3 	rbit	r3, r3
 8003dbc:	61bb      	str	r3, [r7, #24]
  return result;
 8003dbe:	69bb      	ldr	r3, [r7, #24]
 8003dc0:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8003dc2:	6a3b      	ldr	r3, [r7, #32]
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d101      	bne.n	8003dcc <HAL_ADC_ConfigChannel+0x7e0>
    return 32U;
 8003dc8:	2320      	movs	r3, #32
 8003dca:	e003      	b.n	8003dd4 <HAL_ADC_ConfigChannel+0x7e8>
  return __builtin_clz(value);
 8003dcc:	6a3b      	ldr	r3, [r7, #32]
 8003dce:	fab3 f383 	clz	r3, r3
 8003dd2:	b2db      	uxtb	r3, r3
 8003dd4:	3301      	adds	r3, #1
 8003dd6:	f003 031f 	and.w	r3, r3, #31
 8003dda:	2101      	movs	r1, #1
 8003ddc:	fa01 f303 	lsl.w	r3, r1, r3
 8003de0:	ea42 0103 	orr.w	r1, r2, r3
 8003de4:	683b      	ldr	r3, [r7, #0]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d10d      	bne.n	8003e0c <HAL_ADC_ConfigChannel+0x820>
 8003df0:	683b      	ldr	r3, [r7, #0]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	0e9b      	lsrs	r3, r3, #26
 8003df6:	3301      	adds	r3, #1
 8003df8:	f003 021f 	and.w	r2, r3, #31
 8003dfc:	4613      	mov	r3, r2
 8003dfe:	005b      	lsls	r3, r3, #1
 8003e00:	4413      	add	r3, r2
 8003e02:	3b1e      	subs	r3, #30
 8003e04:	051b      	lsls	r3, r3, #20
 8003e06:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003e0a:	e01b      	b.n	8003e44 <HAL_ADC_ConfigChannel+0x858>
 8003e0c:	683b      	ldr	r3, [r7, #0]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e12:	693b      	ldr	r3, [r7, #16]
 8003e14:	fa93 f3a3 	rbit	r3, r3
 8003e18:	60fb      	str	r3, [r7, #12]
  return result;
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8003e1e:	697b      	ldr	r3, [r7, #20]
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d101      	bne.n	8003e28 <HAL_ADC_ConfigChannel+0x83c>
    return 32U;
 8003e24:	2320      	movs	r3, #32
 8003e26:	e003      	b.n	8003e30 <HAL_ADC_ConfigChannel+0x844>
  return __builtin_clz(value);
 8003e28:	697b      	ldr	r3, [r7, #20]
 8003e2a:	fab3 f383 	clz	r3, r3
 8003e2e:	b2db      	uxtb	r3, r3
 8003e30:	3301      	adds	r3, #1
 8003e32:	f003 021f 	and.w	r2, r3, #31
 8003e36:	4613      	mov	r3, r2
 8003e38:	005b      	lsls	r3, r3, #1
 8003e3a:	4413      	add	r3, r2
 8003e3c:	3b1e      	subs	r3, #30
 8003e3e:	051b      	lsls	r3, r3, #20
 8003e40:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003e44:	430b      	orrs	r3, r1
 8003e46:	683a      	ldr	r2, [r7, #0]
 8003e48:	6892      	ldr	r2, [r2, #8]
 8003e4a:	4619      	mov	r1, r3
 8003e4c:	f7ff f8d2 	bl	8002ff4 <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003e50:	683b      	ldr	r3, [r7, #0]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	f280 80d7 	bge.w	8004008 <HAL_ADC_ConfigChannel+0xa1c>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	4a06      	ldr	r2, [pc, #24]	; (8003e78 <HAL_ADC_ConfigChannel+0x88c>)
 8003e60:	4293      	cmp	r3, r2
 8003e62:	d004      	beq.n	8003e6e <HAL_ADC_ConfigChannel+0x882>
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	4a04      	ldr	r2, [pc, #16]	; (8003e7c <HAL_ADC_ConfigChannel+0x890>)
 8003e6a:	4293      	cmp	r3, r2
 8003e6c:	d10a      	bne.n	8003e84 <HAL_ADC_ConfigChannel+0x898>
 8003e6e:	4b04      	ldr	r3, [pc, #16]	; (8003e80 <HAL_ADC_ConfigChannel+0x894>)
 8003e70:	e009      	b.n	8003e86 <HAL_ADC_ConfigChannel+0x89a>
 8003e72:	bf00      	nop
 8003e74:	47ff0000 	.word	0x47ff0000
 8003e78:	40022000 	.word	0x40022000
 8003e7c:	40022100 	.word	0x40022100
 8003e80:	40022300 	.word	0x40022300
 8003e84:	4b65      	ldr	r3, [pc, #404]	; (800401c <HAL_ADC_ConfigChannel+0xa30>)
 8003e86:	4618      	mov	r0, r3
 8003e88:	f7fe ff88 	bl	8002d9c <LL_ADC_GetCommonPathInternalCh>
 8003e8c:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	4a62      	ldr	r2, [pc, #392]	; (8004020 <HAL_ADC_ConfigChannel+0xa34>)
 8003e96:	4293      	cmp	r3, r2
 8003e98:	d004      	beq.n	8003ea4 <HAL_ADC_ConfigChannel+0x8b8>
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	4a61      	ldr	r2, [pc, #388]	; (8004024 <HAL_ADC_ConfigChannel+0xa38>)
 8003ea0:	4293      	cmp	r3, r2
 8003ea2:	d10e      	bne.n	8003ec2 <HAL_ADC_ConfigChannel+0x8d6>
 8003ea4:	485e      	ldr	r0, [pc, #376]	; (8004020 <HAL_ADC_ConfigChannel+0xa34>)
 8003ea6:	f7ff f95f 	bl	8003168 <LL_ADC_IsEnabled>
 8003eaa:	4604      	mov	r4, r0
 8003eac:	485d      	ldr	r0, [pc, #372]	; (8004024 <HAL_ADC_ConfigChannel+0xa38>)
 8003eae:	f7ff f95b 	bl	8003168 <LL_ADC_IsEnabled>
 8003eb2:	4603      	mov	r3, r0
 8003eb4:	4323      	orrs	r3, r4
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	bf0c      	ite	eq
 8003eba:	2301      	moveq	r3, #1
 8003ebc:	2300      	movne	r3, #0
 8003ebe:	b2db      	uxtb	r3, r3
 8003ec0:	e008      	b.n	8003ed4 <HAL_ADC_ConfigChannel+0x8e8>
 8003ec2:	4859      	ldr	r0, [pc, #356]	; (8004028 <HAL_ADC_ConfigChannel+0xa3c>)
 8003ec4:	f7ff f950 	bl	8003168 <LL_ADC_IsEnabled>
 8003ec8:	4603      	mov	r3, r0
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	bf0c      	ite	eq
 8003ece:	2301      	moveq	r3, #1
 8003ed0:	2300      	movne	r3, #0
 8003ed2:	b2db      	uxtb	r3, r3
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	f000 8084 	beq.w	8003fe2 <HAL_ADC_ConfigChannel+0x9f6>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003eda:	683b      	ldr	r3, [r7, #0]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	4a53      	ldr	r2, [pc, #332]	; (800402c <HAL_ADC_ConfigChannel+0xa40>)
 8003ee0:	4293      	cmp	r3, r2
 8003ee2:	d132      	bne.n	8003f4a <HAL_ADC_ConfigChannel+0x95e>
 8003ee4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8003ee8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d12c      	bne.n	8003f4a <HAL_ADC_ConfigChannel+0x95e>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	4a4c      	ldr	r2, [pc, #304]	; (8004028 <HAL_ADC_ConfigChannel+0xa3c>)
 8003ef6:	4293      	cmp	r3, r2
 8003ef8:	f040 8086 	bne.w	8004008 <HAL_ADC_ConfigChannel+0xa1c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	4a47      	ldr	r2, [pc, #284]	; (8004020 <HAL_ADC_ConfigChannel+0xa34>)
 8003f02:	4293      	cmp	r3, r2
 8003f04:	d004      	beq.n	8003f10 <HAL_ADC_ConfigChannel+0x924>
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	4a46      	ldr	r2, [pc, #280]	; (8004024 <HAL_ADC_ConfigChannel+0xa38>)
 8003f0c:	4293      	cmp	r3, r2
 8003f0e:	d101      	bne.n	8003f14 <HAL_ADC_ConfigChannel+0x928>
 8003f10:	4a47      	ldr	r2, [pc, #284]	; (8004030 <HAL_ADC_ConfigChannel+0xa44>)
 8003f12:	e000      	b.n	8003f16 <HAL_ADC_ConfigChannel+0x92a>
 8003f14:	4a41      	ldr	r2, [pc, #260]	; (800401c <HAL_ADC_ConfigChannel+0xa30>)
 8003f16:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8003f1a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003f1e:	4619      	mov	r1, r3
 8003f20:	4610      	mov	r0, r2
 8003f22:	f7fe ff28 	bl	8002d76 <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003f26:	4b43      	ldr	r3, [pc, #268]	; (8004034 <HAL_ADC_ConfigChannel+0xa48>)
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	099b      	lsrs	r3, r3, #6
 8003f2c:	4a42      	ldr	r2, [pc, #264]	; (8004038 <HAL_ADC_ConfigChannel+0xa4c>)
 8003f2e:	fba2 2303 	umull	r2, r3, r2, r3
 8003f32:	099b      	lsrs	r3, r3, #6
 8003f34:	3301      	adds	r3, #1
 8003f36:	005b      	lsls	r3, r3, #1
 8003f38:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 8003f3a:	e002      	b.n	8003f42 <HAL_ADC_ConfigChannel+0x956>
              {
                wait_loop_index--;
 8003f3c:	68bb      	ldr	r3, [r7, #8]
 8003f3e:	3b01      	subs	r3, #1
 8003f40:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 8003f42:	68bb      	ldr	r3, [r7, #8]
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d1f9      	bne.n	8003f3c <HAL_ADC_ConfigChannel+0x950>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003f48:	e05e      	b.n	8004008 <HAL_ADC_ConfigChannel+0xa1c>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003f4a:	683b      	ldr	r3, [r7, #0]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	4a3b      	ldr	r2, [pc, #236]	; (800403c <HAL_ADC_ConfigChannel+0xa50>)
 8003f50:	4293      	cmp	r3, r2
 8003f52:	d120      	bne.n	8003f96 <HAL_ADC_ConfigChannel+0x9aa>
 8003f54:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8003f58:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d11a      	bne.n	8003f96 <HAL_ADC_ConfigChannel+0x9aa>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	4a30      	ldr	r2, [pc, #192]	; (8004028 <HAL_ADC_ConfigChannel+0xa3c>)
 8003f66:	4293      	cmp	r3, r2
 8003f68:	d14e      	bne.n	8004008 <HAL_ADC_ConfigChannel+0xa1c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	4a2c      	ldr	r2, [pc, #176]	; (8004020 <HAL_ADC_ConfigChannel+0xa34>)
 8003f70:	4293      	cmp	r3, r2
 8003f72:	d004      	beq.n	8003f7e <HAL_ADC_ConfigChannel+0x992>
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	4a2a      	ldr	r2, [pc, #168]	; (8004024 <HAL_ADC_ConfigChannel+0xa38>)
 8003f7a:	4293      	cmp	r3, r2
 8003f7c:	d101      	bne.n	8003f82 <HAL_ADC_ConfigChannel+0x996>
 8003f7e:	4a2c      	ldr	r2, [pc, #176]	; (8004030 <HAL_ADC_ConfigChannel+0xa44>)
 8003f80:	e000      	b.n	8003f84 <HAL_ADC_ConfigChannel+0x998>
 8003f82:	4a26      	ldr	r2, [pc, #152]	; (800401c <HAL_ADC_ConfigChannel+0xa30>)
 8003f84:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8003f88:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003f8c:	4619      	mov	r1, r3
 8003f8e:	4610      	mov	r0, r2
 8003f90:	f7fe fef1 	bl	8002d76 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003f94:	e038      	b.n	8004008 <HAL_ADC_ConfigChannel+0xa1c>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003f96:	683b      	ldr	r3, [r7, #0]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	4a29      	ldr	r2, [pc, #164]	; (8004040 <HAL_ADC_ConfigChannel+0xa54>)
 8003f9c:	4293      	cmp	r3, r2
 8003f9e:	d133      	bne.n	8004008 <HAL_ADC_ConfigChannel+0xa1c>
 8003fa0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8003fa4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d12d      	bne.n	8004008 <HAL_ADC_ConfigChannel+0xa1c>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	4a1d      	ldr	r2, [pc, #116]	; (8004028 <HAL_ADC_ConfigChannel+0xa3c>)
 8003fb2:	4293      	cmp	r3, r2
 8003fb4:	d128      	bne.n	8004008 <HAL_ADC_ConfigChannel+0xa1c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	4a19      	ldr	r2, [pc, #100]	; (8004020 <HAL_ADC_ConfigChannel+0xa34>)
 8003fbc:	4293      	cmp	r3, r2
 8003fbe:	d004      	beq.n	8003fca <HAL_ADC_ConfigChannel+0x9de>
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	4a17      	ldr	r2, [pc, #92]	; (8004024 <HAL_ADC_ConfigChannel+0xa38>)
 8003fc6:	4293      	cmp	r3, r2
 8003fc8:	d101      	bne.n	8003fce <HAL_ADC_ConfigChannel+0x9e2>
 8003fca:	4a19      	ldr	r2, [pc, #100]	; (8004030 <HAL_ADC_ConfigChannel+0xa44>)
 8003fcc:	e000      	b.n	8003fd0 <HAL_ADC_ConfigChannel+0x9e4>
 8003fce:	4a13      	ldr	r2, [pc, #76]	; (800401c <HAL_ADC_ConfigChannel+0xa30>)
 8003fd0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8003fd4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003fd8:	4619      	mov	r1, r3
 8003fda:	4610      	mov	r0, r2
 8003fdc:	f7fe fecb 	bl	8002d76 <LL_ADC_SetCommonPathInternalCh>
 8003fe0:	e012      	b.n	8004008 <HAL_ADC_ConfigChannel+0xa1c>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003fe6:	f043 0220 	orr.w	r2, r3, #32
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	661a      	str	r2, [r3, #96]	; 0x60

          tmp_hal_status = HAL_ERROR;
 8003fee:	2301      	movs	r3, #1
 8003ff0:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
 8003ff4:	e008      	b.n	8004008 <HAL_ADC_ConfigChannel+0xa1c>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003ffa:	f043 0220 	orr.w	r2, r3, #32
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 8004002:	2301      	movs	r3, #1
 8004004:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	2200      	movs	r2, #0
 800400c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Return function status */
  return tmp_hal_status;
 8004010:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
}
 8004014:	4618      	mov	r0, r3
 8004016:	37e4      	adds	r7, #228	; 0xe4
 8004018:	46bd      	mov	sp, r7
 800401a:	bd90      	pop	{r4, r7, pc}
 800401c:	58026300 	.word	0x58026300
 8004020:	40022000 	.word	0x40022000
 8004024:	40022100 	.word	0x40022100
 8004028:	58026000 	.word	0x58026000
 800402c:	c7520000 	.word	0xc7520000
 8004030:	40022300 	.word	0x40022300
 8004034:	24000004 	.word	0x24000004
 8004038:	053e2d63 	.word	0x053e2d63
 800403c:	c3210000 	.word	0xc3210000
 8004040:	cb840000 	.word	0xcb840000

08004044 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8004044:	b580      	push	{r7, lr}
 8004046:	b084      	sub	sp, #16
 8004048:	af00      	add	r7, sp, #0
 800404a:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	4a6b      	ldr	r2, [pc, #428]	; (8004200 <ADC_ConfigureBoostMode+0x1bc>)
 8004052:	4293      	cmp	r3, r2
 8004054:	d004      	beq.n	8004060 <ADC_ConfigureBoostMode+0x1c>
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	4a6a      	ldr	r2, [pc, #424]	; (8004204 <ADC_ConfigureBoostMode+0x1c0>)
 800405c:	4293      	cmp	r3, r2
 800405e:	d109      	bne.n	8004074 <ADC_ConfigureBoostMode+0x30>
 8004060:	4b69      	ldr	r3, [pc, #420]	; (8004208 <ADC_ConfigureBoostMode+0x1c4>)
 8004062:	689b      	ldr	r3, [r3, #8]
 8004064:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004068:	2b00      	cmp	r3, #0
 800406a:	bf14      	ite	ne
 800406c:	2301      	movne	r3, #1
 800406e:	2300      	moveq	r3, #0
 8004070:	b2db      	uxtb	r3, r3
 8004072:	e008      	b.n	8004086 <ADC_ConfigureBoostMode+0x42>
 8004074:	4b65      	ldr	r3, [pc, #404]	; (800420c <ADC_ConfigureBoostMode+0x1c8>)
 8004076:	689b      	ldr	r3, [r3, #8]
 8004078:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800407c:	2b00      	cmp	r3, #0
 800407e:	bf14      	ite	ne
 8004080:	2301      	movne	r3, #1
 8004082:	2300      	moveq	r3, #0
 8004084:	b2db      	uxtb	r3, r3
 8004086:	2b00      	cmp	r3, #0
 8004088:	d01c      	beq.n	80040c4 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 800408a:	f002 f9d3 	bl	8006434 <HAL_RCC_GetHCLKFreq>
 800408e:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	685b      	ldr	r3, [r3, #4]
 8004094:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8004098:	d010      	beq.n	80040bc <ADC_ConfigureBoostMode+0x78>
 800409a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800409e:	d871      	bhi.n	8004184 <ADC_ConfigureBoostMode+0x140>
 80040a0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80040a4:	d002      	beq.n	80040ac <ADC_ConfigureBoostMode+0x68>
 80040a6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80040aa:	d16b      	bne.n	8004184 <ADC_ConfigureBoostMode+0x140>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	685b      	ldr	r3, [r3, #4]
 80040b0:	0c1b      	lsrs	r3, r3, #16
 80040b2:	68fa      	ldr	r2, [r7, #12]
 80040b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80040b8:	60fb      	str	r3, [r7, #12]
        break;
 80040ba:	e066      	b.n	800418a <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	089b      	lsrs	r3, r3, #2
 80040c0:	60fb      	str	r3, [r7, #12]
        break;
 80040c2:	e062      	b.n	800418a <ADC_ConfigureBoostMode+0x146>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 80040c4:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 80040c8:	f003 f90a 	bl	80072e0 <HAL_RCCEx_GetPeriphCLKFreq>
 80040cc:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	685b      	ldr	r3, [r3, #4]
 80040d2:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 80040d6:	d051      	beq.n	800417c <ADC_ConfigureBoostMode+0x138>
 80040d8:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 80040dc:	d854      	bhi.n	8004188 <ADC_ConfigureBoostMode+0x144>
 80040de:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 80040e2:	d047      	beq.n	8004174 <ADC_ConfigureBoostMode+0x130>
 80040e4:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 80040e8:	d84e      	bhi.n	8004188 <ADC_ConfigureBoostMode+0x144>
 80040ea:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 80040ee:	d03d      	beq.n	800416c <ADC_ConfigureBoostMode+0x128>
 80040f0:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 80040f4:	d848      	bhi.n	8004188 <ADC_ConfigureBoostMode+0x144>
 80040f6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80040fa:	d033      	beq.n	8004164 <ADC_ConfigureBoostMode+0x120>
 80040fc:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004100:	d842      	bhi.n	8004188 <ADC_ConfigureBoostMode+0x144>
 8004102:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 8004106:	d029      	beq.n	800415c <ADC_ConfigureBoostMode+0x118>
 8004108:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 800410c:	d83c      	bhi.n	8004188 <ADC_ConfigureBoostMode+0x144>
 800410e:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 8004112:	d01a      	beq.n	800414a <ADC_ConfigureBoostMode+0x106>
 8004114:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 8004118:	d836      	bhi.n	8004188 <ADC_ConfigureBoostMode+0x144>
 800411a:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 800411e:	d014      	beq.n	800414a <ADC_ConfigureBoostMode+0x106>
 8004120:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 8004124:	d830      	bhi.n	8004188 <ADC_ConfigureBoostMode+0x144>
 8004126:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800412a:	d00e      	beq.n	800414a <ADC_ConfigureBoostMode+0x106>
 800412c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004130:	d82a      	bhi.n	8004188 <ADC_ConfigureBoostMode+0x144>
 8004132:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8004136:	d008      	beq.n	800414a <ADC_ConfigureBoostMode+0x106>
 8004138:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800413c:	d824      	bhi.n	8004188 <ADC_ConfigureBoostMode+0x144>
 800413e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004142:	d002      	beq.n	800414a <ADC_ConfigureBoostMode+0x106>
 8004144:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8004148:	d11e      	bne.n	8004188 <ADC_ConfigureBoostMode+0x144>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	685b      	ldr	r3, [r3, #4]
 800414e:	0c9b      	lsrs	r3, r3, #18
 8004150:	005b      	lsls	r3, r3, #1
 8004152:	68fa      	ldr	r2, [r7, #12]
 8004154:	fbb2 f3f3 	udiv	r3, r2, r3
 8004158:	60fb      	str	r3, [r7, #12]
        break;
 800415a:	e016      	b.n	800418a <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	091b      	lsrs	r3, r3, #4
 8004160:	60fb      	str	r3, [r7, #12]
        break;
 8004162:	e012      	b.n	800418a <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	095b      	lsrs	r3, r3, #5
 8004168:	60fb      	str	r3, [r7, #12]
        break;
 800416a:	e00e      	b.n	800418a <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	099b      	lsrs	r3, r3, #6
 8004170:	60fb      	str	r3, [r7, #12]
        break;
 8004172:	e00a      	b.n	800418a <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	09db      	lsrs	r3, r3, #7
 8004178:	60fb      	str	r3, [r7, #12]
        break;
 800417a:	e006      	b.n	800418a <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	0a1b      	lsrs	r3, r3, #8
 8004180:	60fb      	str	r3, [r7, #12]
        break;
 8004182:	e002      	b.n	800418a <ADC_ConfigureBoostMode+0x146>
        break;
 8004184:	bf00      	nop
 8004186:	e000      	b.n	800418a <ADC_ConfigureBoostMode+0x146>
      default:
        break;
 8004188:	bf00      	nop
    }
  }

#if defined(ADC_VER_V5_3) || defined(ADC_VER_V5_V90)
  freq /= 2U;
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	085b      	lsrs	r3, r3, #1
 800418e:	60fb      	str	r3, [r7, #12]
  if (freq <= 6250000UL)
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	4a1f      	ldr	r2, [pc, #124]	; (8004210 <ADC_ConfigureBoostMode+0x1cc>)
 8004194:	4293      	cmp	r3, r2
 8004196:	d808      	bhi.n	80041aa <ADC_ConfigureBoostMode+0x166>
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	689a      	ldr	r2, [r3, #8]
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80041a6:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 80041a8:	e025      	b.n	80041f6 <ADC_ConfigureBoostMode+0x1b2>
  else if (freq <= 12500000UL)
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	4a19      	ldr	r2, [pc, #100]	; (8004214 <ADC_ConfigureBoostMode+0x1d0>)
 80041ae:	4293      	cmp	r3, r2
 80041b0:	d80a      	bhi.n	80041c8 <ADC_ConfigureBoostMode+0x184>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	689b      	ldr	r3, [r3, #8]
 80041b8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80041c4:	609a      	str	r2, [r3, #8]
}
 80041c6:	e016      	b.n	80041f6 <ADC_ConfigureBoostMode+0x1b2>
  else if (freq <= 25000000UL)
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	4a13      	ldr	r2, [pc, #76]	; (8004218 <ADC_ConfigureBoostMode+0x1d4>)
 80041cc:	4293      	cmp	r3, r2
 80041ce:	d80a      	bhi.n	80041e6 <ADC_ConfigureBoostMode+0x1a2>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	689b      	ldr	r3, [r3, #8]
 80041d6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80041e2:	609a      	str	r2, [r3, #8]
}
 80041e4:	e007      	b.n	80041f6 <ADC_ConfigureBoostMode+0x1b2>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	689a      	ldr	r2, [r3, #8]
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 80041f4:	609a      	str	r2, [r3, #8]
}
 80041f6:	bf00      	nop
 80041f8:	3710      	adds	r7, #16
 80041fa:	46bd      	mov	sp, r7
 80041fc:	bd80      	pop	{r7, pc}
 80041fe:	bf00      	nop
 8004200:	40022000 	.word	0x40022000
 8004204:	40022100 	.word	0x40022100
 8004208:	40022300 	.word	0x40022300
 800420c:	58026300 	.word	0x58026300
 8004210:	005f5e10 	.word	0x005f5e10
 8004214:	00bebc20 	.word	0x00bebc20
 8004218:	017d7840 	.word	0x017d7840

0800421c <LL_ADC_IsEnabled>:
{
 800421c:	b480      	push	{r7}
 800421e:	b083      	sub	sp, #12
 8004220:	af00      	add	r7, sp, #0
 8004222:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	689b      	ldr	r3, [r3, #8]
 8004228:	f003 0301 	and.w	r3, r3, #1
 800422c:	2b01      	cmp	r3, #1
 800422e:	d101      	bne.n	8004234 <LL_ADC_IsEnabled+0x18>
 8004230:	2301      	movs	r3, #1
 8004232:	e000      	b.n	8004236 <LL_ADC_IsEnabled+0x1a>
 8004234:	2300      	movs	r3, #0
}
 8004236:	4618      	mov	r0, r3
 8004238:	370c      	adds	r7, #12
 800423a:	46bd      	mov	sp, r7
 800423c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004240:	4770      	bx	lr

08004242 <LL_ADC_REG_IsConversionOngoing>:
{
 8004242:	b480      	push	{r7}
 8004244:	b083      	sub	sp, #12
 8004246:	af00      	add	r7, sp, #0
 8004248:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	689b      	ldr	r3, [r3, #8]
 800424e:	f003 0304 	and.w	r3, r3, #4
 8004252:	2b04      	cmp	r3, #4
 8004254:	d101      	bne.n	800425a <LL_ADC_REG_IsConversionOngoing+0x18>
 8004256:	2301      	movs	r3, #1
 8004258:	e000      	b.n	800425c <LL_ADC_REG_IsConversionOngoing+0x1a>
 800425a:	2300      	movs	r3, #0
}
 800425c:	4618      	mov	r0, r3
 800425e:	370c      	adds	r7, #12
 8004260:	46bd      	mov	sp, r7
 8004262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004266:	4770      	bx	lr

08004268 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8004268:	b590      	push	{r4, r7, lr}
 800426a:	b0a3      	sub	sp, #140	; 0x8c
 800426c:	af00      	add	r7, sp, #0
 800426e:	6078      	str	r0, [r7, #4]
 8004270:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004272:	2300      	movs	r3, #0
 8004274:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800427e:	2b01      	cmp	r3, #1
 8004280:	d101      	bne.n	8004286 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8004282:	2302      	movs	r3, #2
 8004284:	e0c1      	b.n	800440a <HAL_ADCEx_MultiModeConfigChannel+0x1a2>
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	2201      	movs	r2, #1
 800428a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 800428e:	2300      	movs	r3, #0
 8004290:	66fb      	str	r3, [r7, #108]	; 0x6c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 8004292:	2300      	movs	r3, #0
 8004294:	673b      	str	r3, [r7, #112]	; 0x70

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	4a5e      	ldr	r2, [pc, #376]	; (8004414 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 800429c:	4293      	cmp	r3, r2
 800429e:	d102      	bne.n	80042a6 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80042a0:	4b5d      	ldr	r3, [pc, #372]	; (8004418 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 80042a2:	60fb      	str	r3, [r7, #12]
 80042a4:	e001      	b.n	80042aa <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80042a6:	2300      	movs	r3, #0
 80042a8:	60fb      	str	r3, [r7, #12]

  if (tmphadcSlave.Instance == NULL)
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d10b      	bne.n	80042c8 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80042b4:	f043 0220 	orr.w	r2, r3, #32
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	661a      	str	r2, [r3, #96]	; 0x60

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	2200      	movs	r2, #0
 80042c0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    return HAL_ERROR;
 80042c4:	2301      	movs	r3, #1
 80042c6:	e0a0      	b.n	800440a <HAL_ADCEx_MultiModeConfigChannel+0x1a2>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	4618      	mov	r0, r3
 80042cc:	f7ff ffb9 	bl	8004242 <LL_ADC_REG_IsConversionOngoing>
 80042d0:	f8c7 0080 	str.w	r0, [r7, #128]	; 0x80
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	4618      	mov	r0, r3
 80042da:	f7ff ffb2 	bl	8004242 <LL_ADC_REG_IsConversionOngoing>
 80042de:	4603      	mov	r3, r0
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	f040 8081 	bne.w	80043e8 <HAL_ADCEx_MultiModeConfigChannel+0x180>
      && (tmphadcSlave_conversion_on_going == 0UL))
 80042e6:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d17c      	bne.n	80043e8 <HAL_ADCEx_MultiModeConfigChannel+0x180>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	4a48      	ldr	r2, [pc, #288]	; (8004414 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 80042f4:	4293      	cmp	r3, r2
 80042f6:	d004      	beq.n	8004302 <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	4a46      	ldr	r2, [pc, #280]	; (8004418 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 80042fe:	4293      	cmp	r3, r2
 8004300:	d101      	bne.n	8004306 <HAL_ADCEx_MultiModeConfigChannel+0x9e>
 8004302:	4b46      	ldr	r3, [pc, #280]	; (800441c <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8004304:	e000      	b.n	8004308 <HAL_ADCEx_MultiModeConfigChannel+0xa0>
 8004306:	4b46      	ldr	r3, [pc, #280]	; (8004420 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8004308:	67fb      	str	r3, [r7, #124]	; 0x7c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800430a:	683b      	ldr	r3, [r7, #0]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	2b00      	cmp	r3, #0
 8004310:	d039      	beq.n	8004386 <HAL_ADCEx_MultiModeConfigChannel+0x11e>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 8004312:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004314:	689b      	ldr	r3, [r3, #8]
 8004316:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800431a:	683b      	ldr	r3, [r7, #0]
 800431c:	685b      	ldr	r3, [r3, #4]
 800431e:	431a      	orrs	r2, r3
 8004320:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004322:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	4a3a      	ldr	r2, [pc, #232]	; (8004414 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 800432a:	4293      	cmp	r3, r2
 800432c:	d004      	beq.n	8004338 <HAL_ADCEx_MultiModeConfigChannel+0xd0>
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	4a39      	ldr	r2, [pc, #228]	; (8004418 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8004334:	4293      	cmp	r3, r2
 8004336:	d10e      	bne.n	8004356 <HAL_ADCEx_MultiModeConfigChannel+0xee>
 8004338:	4836      	ldr	r0, [pc, #216]	; (8004414 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 800433a:	f7ff ff6f 	bl	800421c <LL_ADC_IsEnabled>
 800433e:	4604      	mov	r4, r0
 8004340:	4835      	ldr	r0, [pc, #212]	; (8004418 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8004342:	f7ff ff6b 	bl	800421c <LL_ADC_IsEnabled>
 8004346:	4603      	mov	r3, r0
 8004348:	4323      	orrs	r3, r4
 800434a:	2b00      	cmp	r3, #0
 800434c:	bf0c      	ite	eq
 800434e:	2301      	moveq	r3, #1
 8004350:	2300      	movne	r3, #0
 8004352:	b2db      	uxtb	r3, r3
 8004354:	e008      	b.n	8004368 <HAL_ADCEx_MultiModeConfigChannel+0x100>
 8004356:	4833      	ldr	r0, [pc, #204]	; (8004424 <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 8004358:	f7ff ff60 	bl	800421c <LL_ADC_IsEnabled>
 800435c:	4603      	mov	r3, r0
 800435e:	2b00      	cmp	r3, #0
 8004360:	bf0c      	ite	eq
 8004362:	2301      	moveq	r3, #1
 8004364:	2300      	movne	r3, #0
 8004366:	b2db      	uxtb	r3, r3
 8004368:	2b00      	cmp	r3, #0
 800436a:	d047      	beq.n	80043fc <HAL_ADCEx_MultiModeConfigChannel+0x194>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800436c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800436e:	689a      	ldr	r2, [r3, #8]
 8004370:	4b2d      	ldr	r3, [pc, #180]	; (8004428 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8004372:	4013      	ands	r3, r2
 8004374:	683a      	ldr	r2, [r7, #0]
 8004376:	6811      	ldr	r1, [r2, #0]
 8004378:	683a      	ldr	r2, [r7, #0]
 800437a:	6892      	ldr	r2, [r2, #8]
 800437c:	430a      	orrs	r2, r1
 800437e:	431a      	orrs	r2, r3
 8004380:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004382:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004384:	e03a      	b.n	80043fc <HAL_ADCEx_MultiModeConfigChannel+0x194>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 8004386:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004388:	689b      	ldr	r3, [r3, #8]
 800438a:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800438e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004390:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	4a1f      	ldr	r2, [pc, #124]	; (8004414 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8004398:	4293      	cmp	r3, r2
 800439a:	d004      	beq.n	80043a6 <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	4a1d      	ldr	r2, [pc, #116]	; (8004418 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 80043a2:	4293      	cmp	r3, r2
 80043a4:	d10e      	bne.n	80043c4 <HAL_ADCEx_MultiModeConfigChannel+0x15c>
 80043a6:	481b      	ldr	r0, [pc, #108]	; (8004414 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 80043a8:	f7ff ff38 	bl	800421c <LL_ADC_IsEnabled>
 80043ac:	4604      	mov	r4, r0
 80043ae:	481a      	ldr	r0, [pc, #104]	; (8004418 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 80043b0:	f7ff ff34 	bl	800421c <LL_ADC_IsEnabled>
 80043b4:	4603      	mov	r3, r0
 80043b6:	4323      	orrs	r3, r4
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	bf0c      	ite	eq
 80043bc:	2301      	moveq	r3, #1
 80043be:	2300      	movne	r3, #0
 80043c0:	b2db      	uxtb	r3, r3
 80043c2:	e008      	b.n	80043d6 <HAL_ADCEx_MultiModeConfigChannel+0x16e>
 80043c4:	4817      	ldr	r0, [pc, #92]	; (8004424 <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 80043c6:	f7ff ff29 	bl	800421c <LL_ADC_IsEnabled>
 80043ca:	4603      	mov	r3, r0
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	bf0c      	ite	eq
 80043d0:	2301      	moveq	r3, #1
 80043d2:	2300      	movne	r3, #0
 80043d4:	b2db      	uxtb	r3, r3
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d010      	beq.n	80043fc <HAL_ADCEx_MultiModeConfigChannel+0x194>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80043da:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80043dc:	689a      	ldr	r2, [r3, #8]
 80043de:	4b12      	ldr	r3, [pc, #72]	; (8004428 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 80043e0:	4013      	ands	r3, r2
 80043e2:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 80043e4:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80043e6:	e009      	b.n	80043fc <HAL_ADCEx_MultiModeConfigChannel+0x194>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80043ec:	f043 0220 	orr.w	r2, r3, #32
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 80043f4:	2301      	movs	r3, #1
 80043f6:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
 80043fa:	e000      	b.n	80043fe <HAL_ADCEx_MultiModeConfigChannel+0x196>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80043fc:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	2200      	movs	r2, #0
 8004402:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Return function status */
  return tmp_hal_status;
 8004406:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
}
 800440a:	4618      	mov	r0, r3
 800440c:	378c      	adds	r7, #140	; 0x8c
 800440e:	46bd      	mov	sp, r7
 8004410:	bd90      	pop	{r4, r7, pc}
 8004412:	bf00      	nop
 8004414:	40022000 	.word	0x40022000
 8004418:	40022100 	.word	0x40022100
 800441c:	40022300 	.word	0x40022300
 8004420:	58026300 	.word	0x58026300
 8004424:	58026000 	.word	0x58026000
 8004428:	fffff0e0 	.word	0xfffff0e0

0800442c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800442c:	b480      	push	{r7}
 800442e:	b085      	sub	sp, #20
 8004430:	af00      	add	r7, sp, #0
 8004432:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	f003 0307 	and.w	r3, r3, #7
 800443a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800443c:	4b0b      	ldr	r3, [pc, #44]	; (800446c <__NVIC_SetPriorityGrouping+0x40>)
 800443e:	68db      	ldr	r3, [r3, #12]
 8004440:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004442:	68ba      	ldr	r2, [r7, #8]
 8004444:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004448:	4013      	ands	r3, r2
 800444a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004450:	68bb      	ldr	r3, [r7, #8]
 8004452:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8004454:	4b06      	ldr	r3, [pc, #24]	; (8004470 <__NVIC_SetPriorityGrouping+0x44>)
 8004456:	4313      	orrs	r3, r2
 8004458:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800445a:	4a04      	ldr	r2, [pc, #16]	; (800446c <__NVIC_SetPriorityGrouping+0x40>)
 800445c:	68bb      	ldr	r3, [r7, #8]
 800445e:	60d3      	str	r3, [r2, #12]
}
 8004460:	bf00      	nop
 8004462:	3714      	adds	r7, #20
 8004464:	46bd      	mov	sp, r7
 8004466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800446a:	4770      	bx	lr
 800446c:	e000ed00 	.word	0xe000ed00
 8004470:	05fa0000 	.word	0x05fa0000

08004474 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004474:	b480      	push	{r7}
 8004476:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004478:	4b04      	ldr	r3, [pc, #16]	; (800448c <__NVIC_GetPriorityGrouping+0x18>)
 800447a:	68db      	ldr	r3, [r3, #12]
 800447c:	0a1b      	lsrs	r3, r3, #8
 800447e:	f003 0307 	and.w	r3, r3, #7
}
 8004482:	4618      	mov	r0, r3
 8004484:	46bd      	mov	sp, r7
 8004486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800448a:	4770      	bx	lr
 800448c:	e000ed00 	.word	0xe000ed00

08004490 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004490:	b480      	push	{r7}
 8004492:	b083      	sub	sp, #12
 8004494:	af00      	add	r7, sp, #0
 8004496:	4603      	mov	r3, r0
 8004498:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800449a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800449e:	2b00      	cmp	r3, #0
 80044a0:	db0b      	blt.n	80044ba <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80044a2:	88fb      	ldrh	r3, [r7, #6]
 80044a4:	f003 021f 	and.w	r2, r3, #31
 80044a8:	4907      	ldr	r1, [pc, #28]	; (80044c8 <__NVIC_EnableIRQ+0x38>)
 80044aa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80044ae:	095b      	lsrs	r3, r3, #5
 80044b0:	2001      	movs	r0, #1
 80044b2:	fa00 f202 	lsl.w	r2, r0, r2
 80044b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80044ba:	bf00      	nop
 80044bc:	370c      	adds	r7, #12
 80044be:	46bd      	mov	sp, r7
 80044c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044c4:	4770      	bx	lr
 80044c6:	bf00      	nop
 80044c8:	e000e100 	.word	0xe000e100

080044cc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80044cc:	b480      	push	{r7}
 80044ce:	b083      	sub	sp, #12
 80044d0:	af00      	add	r7, sp, #0
 80044d2:	4603      	mov	r3, r0
 80044d4:	6039      	str	r1, [r7, #0]
 80044d6:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80044d8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80044dc:	2b00      	cmp	r3, #0
 80044de:	db0a      	blt.n	80044f6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80044e0:	683b      	ldr	r3, [r7, #0]
 80044e2:	b2da      	uxtb	r2, r3
 80044e4:	490c      	ldr	r1, [pc, #48]	; (8004518 <__NVIC_SetPriority+0x4c>)
 80044e6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80044ea:	0112      	lsls	r2, r2, #4
 80044ec:	b2d2      	uxtb	r2, r2
 80044ee:	440b      	add	r3, r1
 80044f0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80044f4:	e00a      	b.n	800450c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80044f6:	683b      	ldr	r3, [r7, #0]
 80044f8:	b2da      	uxtb	r2, r3
 80044fa:	4908      	ldr	r1, [pc, #32]	; (800451c <__NVIC_SetPriority+0x50>)
 80044fc:	88fb      	ldrh	r3, [r7, #6]
 80044fe:	f003 030f 	and.w	r3, r3, #15
 8004502:	3b04      	subs	r3, #4
 8004504:	0112      	lsls	r2, r2, #4
 8004506:	b2d2      	uxtb	r2, r2
 8004508:	440b      	add	r3, r1
 800450a:	761a      	strb	r2, [r3, #24]
}
 800450c:	bf00      	nop
 800450e:	370c      	adds	r7, #12
 8004510:	46bd      	mov	sp, r7
 8004512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004516:	4770      	bx	lr
 8004518:	e000e100 	.word	0xe000e100
 800451c:	e000ed00 	.word	0xe000ed00

08004520 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004520:	b480      	push	{r7}
 8004522:	b089      	sub	sp, #36	; 0x24
 8004524:	af00      	add	r7, sp, #0
 8004526:	60f8      	str	r0, [r7, #12]
 8004528:	60b9      	str	r1, [r7, #8]
 800452a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	f003 0307 	and.w	r3, r3, #7
 8004532:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004534:	69fb      	ldr	r3, [r7, #28]
 8004536:	f1c3 0307 	rsb	r3, r3, #7
 800453a:	2b04      	cmp	r3, #4
 800453c:	bf28      	it	cs
 800453e:	2304      	movcs	r3, #4
 8004540:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004542:	69fb      	ldr	r3, [r7, #28]
 8004544:	3304      	adds	r3, #4
 8004546:	2b06      	cmp	r3, #6
 8004548:	d902      	bls.n	8004550 <NVIC_EncodePriority+0x30>
 800454a:	69fb      	ldr	r3, [r7, #28]
 800454c:	3b03      	subs	r3, #3
 800454e:	e000      	b.n	8004552 <NVIC_EncodePriority+0x32>
 8004550:	2300      	movs	r3, #0
 8004552:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004554:	f04f 32ff 	mov.w	r2, #4294967295
 8004558:	69bb      	ldr	r3, [r7, #24]
 800455a:	fa02 f303 	lsl.w	r3, r2, r3
 800455e:	43da      	mvns	r2, r3
 8004560:	68bb      	ldr	r3, [r7, #8]
 8004562:	401a      	ands	r2, r3
 8004564:	697b      	ldr	r3, [r7, #20]
 8004566:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004568:	f04f 31ff 	mov.w	r1, #4294967295
 800456c:	697b      	ldr	r3, [r7, #20]
 800456e:	fa01 f303 	lsl.w	r3, r1, r3
 8004572:	43d9      	mvns	r1, r3
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004578:	4313      	orrs	r3, r2
         );
}
 800457a:	4618      	mov	r0, r3
 800457c:	3724      	adds	r7, #36	; 0x24
 800457e:	46bd      	mov	sp, r7
 8004580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004584:	4770      	bx	lr
	...

08004588 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004588:	b580      	push	{r7, lr}
 800458a:	b082      	sub	sp, #8
 800458c:	af00      	add	r7, sp, #0
 800458e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	3b01      	subs	r3, #1
 8004594:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004598:	d301      	bcc.n	800459e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800459a:	2301      	movs	r3, #1
 800459c:	e00f      	b.n	80045be <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800459e:	4a0a      	ldr	r2, [pc, #40]	; (80045c8 <SysTick_Config+0x40>)
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	3b01      	subs	r3, #1
 80045a4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80045a6:	210f      	movs	r1, #15
 80045a8:	f04f 30ff 	mov.w	r0, #4294967295
 80045ac:	f7ff ff8e 	bl	80044cc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80045b0:	4b05      	ldr	r3, [pc, #20]	; (80045c8 <SysTick_Config+0x40>)
 80045b2:	2200      	movs	r2, #0
 80045b4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80045b6:	4b04      	ldr	r3, [pc, #16]	; (80045c8 <SysTick_Config+0x40>)
 80045b8:	2207      	movs	r2, #7
 80045ba:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80045bc:	2300      	movs	r3, #0
}
 80045be:	4618      	mov	r0, r3
 80045c0:	3708      	adds	r7, #8
 80045c2:	46bd      	mov	sp, r7
 80045c4:	bd80      	pop	{r7, pc}
 80045c6:	bf00      	nop
 80045c8:	e000e010 	.word	0xe000e010

080045cc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80045cc:	b580      	push	{r7, lr}
 80045ce:	b082      	sub	sp, #8
 80045d0:	af00      	add	r7, sp, #0
 80045d2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80045d4:	6878      	ldr	r0, [r7, #4]
 80045d6:	f7ff ff29 	bl	800442c <__NVIC_SetPriorityGrouping>
}
 80045da:	bf00      	nop
 80045dc:	3708      	adds	r7, #8
 80045de:	46bd      	mov	sp, r7
 80045e0:	bd80      	pop	{r7, pc}

080045e2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80045e2:	b580      	push	{r7, lr}
 80045e4:	b086      	sub	sp, #24
 80045e6:	af00      	add	r7, sp, #0
 80045e8:	4603      	mov	r3, r0
 80045ea:	60b9      	str	r1, [r7, #8]
 80045ec:	607a      	str	r2, [r7, #4]
 80045ee:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80045f0:	f7ff ff40 	bl	8004474 <__NVIC_GetPriorityGrouping>
 80045f4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80045f6:	687a      	ldr	r2, [r7, #4]
 80045f8:	68b9      	ldr	r1, [r7, #8]
 80045fa:	6978      	ldr	r0, [r7, #20]
 80045fc:	f7ff ff90 	bl	8004520 <NVIC_EncodePriority>
 8004600:	4602      	mov	r2, r0
 8004602:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004606:	4611      	mov	r1, r2
 8004608:	4618      	mov	r0, r3
 800460a:	f7ff ff5f 	bl	80044cc <__NVIC_SetPriority>
}
 800460e:	bf00      	nop
 8004610:	3718      	adds	r7, #24
 8004612:	46bd      	mov	sp, r7
 8004614:	bd80      	pop	{r7, pc}

08004616 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004616:	b580      	push	{r7, lr}
 8004618:	b082      	sub	sp, #8
 800461a:	af00      	add	r7, sp, #0
 800461c:	4603      	mov	r3, r0
 800461e:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004620:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004624:	4618      	mov	r0, r3
 8004626:	f7ff ff33 	bl	8004490 <__NVIC_EnableIRQ>
}
 800462a:	bf00      	nop
 800462c:	3708      	adds	r7, #8
 800462e:	46bd      	mov	sp, r7
 8004630:	bd80      	pop	{r7, pc}

08004632 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004632:	b580      	push	{r7, lr}
 8004634:	b082      	sub	sp, #8
 8004636:	af00      	add	r7, sp, #0
 8004638:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800463a:	6878      	ldr	r0, [r7, #4]
 800463c:	f7ff ffa4 	bl	8004588 <SysTick_Config>
 8004640:	4603      	mov	r3, r0
}
 8004642:	4618      	mov	r0, r3
 8004644:	3708      	adds	r7, #8
 8004646:	46bd      	mov	sp, r7
 8004648:	bd80      	pop	{r7, pc}

0800464a <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 800464a:	b580      	push	{r7, lr}
 800464c:	b082      	sub	sp, #8
 800464e:	af00      	add	r7, sp, #0
 8004650:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	2b00      	cmp	r3, #0
 8004656:	d101      	bne.n	800465c <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8004658:	2301      	movs	r3, #1
 800465a:	e014      	b.n	8004686 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	791b      	ldrb	r3, [r3, #4]
 8004660:	b2db      	uxtb	r3, r3
 8004662:	2b00      	cmp	r3, #0
 8004664:	d105      	bne.n	8004672 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	2200      	movs	r2, #0
 800466a:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 800466c:	6878      	ldr	r0, [r7, #4]
 800466e:	f7fd fd0b 	bl	8002088 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	2202      	movs	r2, #2
 8004676:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	2200      	movs	r2, #0
 800467c:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	2201      	movs	r2, #1
 8004682:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8004684:	2300      	movs	r3, #0
}
 8004686:	4618      	mov	r0, r3
 8004688:	3708      	adds	r7, #8
 800468a:	46bd      	mov	sp, r7
 800468c:	bd80      	pop	{r7, pc}
	...

08004690 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8004690:	b580      	push	{r7, lr}
 8004692:	b088      	sub	sp, #32
 8004694:	af00      	add	r7, sp, #0
 8004696:	60f8      	str	r0, [r7, #12]
 8004698:	60b9      	str	r1, [r7, #8]
 800469a:	607a      	str	r2, [r7, #4]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	795b      	ldrb	r3, [r3, #5]
 80046a0:	2b01      	cmp	r3, #1
 80046a2:	d101      	bne.n	80046a8 <HAL_DAC_ConfigChannel+0x18>
 80046a4:	2302      	movs	r3, #2
 80046a6:	e11d      	b.n	80048e4 <HAL_DAC_ConfigChannel+0x254>
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	2201      	movs	r2, #1
 80046ac:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	2202      	movs	r2, #2
 80046b2:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 80046b4:	68bb      	ldr	r3, [r7, #8]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	2b04      	cmp	r3, #4
 80046ba:	d174      	bne.n	80047a6 <HAL_DAC_ConfigChannel+0x116>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 80046bc:	f7fe fb02 	bl	8002cc4 <HAL_GetTick>
 80046c0:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d134      	bne.n	8004732 <HAL_DAC_ConfigChannel+0xa2>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80046c8:	e011      	b.n	80046ee <HAL_DAC_ConfigChannel+0x5e>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80046ca:	f7fe fafb 	bl	8002cc4 <HAL_GetTick>
 80046ce:	4602      	mov	r2, r0
 80046d0:	69bb      	ldr	r3, [r7, #24]
 80046d2:	1ad3      	subs	r3, r2, r3
 80046d4:	2b01      	cmp	r3, #1
 80046d6:	d90a      	bls.n	80046ee <HAL_DAC_ConfigChannel+0x5e>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	691b      	ldr	r3, [r3, #16]
 80046dc:	f043 0208 	orr.w	r2, r3, #8
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	2203      	movs	r2, #3
 80046e8:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 80046ea:	2303      	movs	r3, #3
 80046ec:	e0fa      	b.n	80048e4 <HAL_DAC_ConfigChannel+0x254>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80046f4:	4b7d      	ldr	r3, [pc, #500]	; (80048ec <HAL_DAC_ConfigChannel+0x25c>)
 80046f6:	4013      	ands	r3, r2
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d1e6      	bne.n	80046ca <HAL_DAC_ConfigChannel+0x3a>
        }
      }
      HAL_Delay(1);
 80046fc:	2001      	movs	r0, #1
 80046fe:	f7fe faed 	bl	8002cdc <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	68ba      	ldr	r2, [r7, #8]
 8004708:	6992      	ldr	r2, [r2, #24]
 800470a:	641a      	str	r2, [r3, #64]	; 0x40
 800470c:	e01e      	b.n	800474c <HAL_DAC_ConfigChannel+0xbc>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800470e:	f7fe fad9 	bl	8002cc4 <HAL_GetTick>
 8004712:	4602      	mov	r2, r0
 8004714:	69bb      	ldr	r3, [r7, #24]
 8004716:	1ad3      	subs	r3, r2, r3
 8004718:	2b01      	cmp	r3, #1
 800471a:	d90a      	bls.n	8004732 <HAL_DAC_ConfigChannel+0xa2>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	691b      	ldr	r3, [r3, #16]
 8004720:	f043 0208 	orr.w	r2, r3, #8
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	2203      	movs	r2, #3
 800472c:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 800472e:	2303      	movs	r3, #3
 8004730:	e0d8      	b.n	80048e4 <HAL_DAC_ConfigChannel+0x254>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004738:	2b00      	cmp	r3, #0
 800473a:	dbe8      	blt.n	800470e <HAL_DAC_ConfigChannel+0x7e>
        }
      }
      HAL_Delay(1U);
 800473c:	2001      	movs	r0, #1
 800473e:	f7fe facd 	bl	8002cdc <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	68ba      	ldr	r2, [r7, #8]
 8004748:	6992      	ldr	r2, [r2, #24]
 800474a:	645a      	str	r2, [r3, #68]	; 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	f003 0310 	and.w	r3, r3, #16
 8004758:	f240 31ff 	movw	r1, #1023	; 0x3ff
 800475c:	fa01 f303 	lsl.w	r3, r1, r3
 8004760:	43db      	mvns	r3, r3
 8004762:	ea02 0103 	and.w	r1, r2, r3
 8004766:	68bb      	ldr	r3, [r7, #8]
 8004768:	69da      	ldr	r2, [r3, #28]
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	f003 0310 	and.w	r3, r3, #16
 8004770:	409a      	lsls	r2, r3
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	430a      	orrs	r2, r1
 8004778:	649a      	str	r2, [r3, #72]	; 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	f003 0310 	and.w	r3, r3, #16
 8004786:	21ff      	movs	r1, #255	; 0xff
 8004788:	fa01 f303 	lsl.w	r3, r1, r3
 800478c:	43db      	mvns	r3, r3
 800478e:	ea02 0103 	and.w	r1, r2, r3
 8004792:	68bb      	ldr	r3, [r7, #8]
 8004794:	6a1a      	ldr	r2, [r3, #32]
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	f003 0310 	and.w	r3, r3, #16
 800479c:	409a      	lsls	r2, r3
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	430a      	orrs	r2, r1
 80047a4:	64da      	str	r2, [r3, #76]	; 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 80047a6:	68bb      	ldr	r3, [r7, #8]
 80047a8:	691b      	ldr	r3, [r3, #16]
 80047aa:	2b01      	cmp	r3, #1
 80047ac:	d11d      	bne.n	80047ea <HAL_DAC_ConfigChannel+0x15a>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047b4:	617b      	str	r3, [r7, #20]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	f003 0310 	and.w	r3, r3, #16
 80047bc:	221f      	movs	r2, #31
 80047be:	fa02 f303 	lsl.w	r3, r2, r3
 80047c2:	43db      	mvns	r3, r3
 80047c4:	697a      	ldr	r2, [r7, #20]
 80047c6:	4013      	ands	r3, r2
 80047c8:	617b      	str	r3, [r7, #20]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 80047ca:	68bb      	ldr	r3, [r7, #8]
 80047cc:	695b      	ldr	r3, [r3, #20]
 80047ce:	613b      	str	r3, [r7, #16]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	f003 0310 	and.w	r3, r3, #16
 80047d6:	693a      	ldr	r2, [r7, #16]
 80047d8:	fa02 f303 	lsl.w	r3, r2, r3
 80047dc:	697a      	ldr	r2, [r7, #20]
 80047de:	4313      	orrs	r3, r2
 80047e0:	617b      	str	r3, [r7, #20]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	697a      	ldr	r2, [r7, #20]
 80047e8:	639a      	str	r2, [r3, #56]	; 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80047f0:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	f003 0310 	and.w	r3, r3, #16
 80047f8:	2207      	movs	r2, #7
 80047fa:	fa02 f303 	lsl.w	r3, r2, r3
 80047fe:	43db      	mvns	r3, r3
 8004800:	697a      	ldr	r2, [r7, #20]
 8004802:	4013      	ands	r3, r2
 8004804:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8004806:	68bb      	ldr	r3, [r7, #8]
 8004808:	68db      	ldr	r3, [r3, #12]
 800480a:	2b01      	cmp	r3, #1
 800480c:	d102      	bne.n	8004814 <HAL_DAC_ConfigChannel+0x184>
  {
    connectOnChip = 0x00000000UL;
 800480e:	2300      	movs	r3, #0
 8004810:	61fb      	str	r3, [r7, #28]
 8004812:	e00f      	b.n	8004834 <HAL_DAC_ConfigChannel+0x1a4>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8004814:	68bb      	ldr	r3, [r7, #8]
 8004816:	68db      	ldr	r3, [r3, #12]
 8004818:	2b02      	cmp	r3, #2
 800481a:	d102      	bne.n	8004822 <HAL_DAC_ConfigChannel+0x192>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 800481c:	2301      	movs	r3, #1
 800481e:	61fb      	str	r3, [r7, #28]
 8004820:	e008      	b.n	8004834 <HAL_DAC_ConfigChannel+0x1a4>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8004822:	68bb      	ldr	r3, [r7, #8]
 8004824:	689b      	ldr	r3, [r3, #8]
 8004826:	2b00      	cmp	r3, #0
 8004828:	d102      	bne.n	8004830 <HAL_DAC_ConfigChannel+0x1a0>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 800482a:	2301      	movs	r3, #1
 800482c:	61fb      	str	r3, [r7, #28]
 800482e:	e001      	b.n	8004834 <HAL_DAC_ConfigChannel+0x1a4>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 8004830:	2300      	movs	r3, #0
 8004832:	61fb      	str	r3, [r7, #28]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8004834:	68bb      	ldr	r3, [r7, #8]
 8004836:	681a      	ldr	r2, [r3, #0]
 8004838:	68bb      	ldr	r3, [r7, #8]
 800483a:	689b      	ldr	r3, [r3, #8]
 800483c:	4313      	orrs	r3, r2
 800483e:	69fa      	ldr	r2, [r7, #28]
 8004840:	4313      	orrs	r3, r2
 8004842:	613b      	str	r3, [r7, #16]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	f003 0310 	and.w	r3, r3, #16
 800484a:	693a      	ldr	r2, [r7, #16]
 800484c:	fa02 f303 	lsl.w	r3, r2, r3
 8004850:	697a      	ldr	r2, [r7, #20]
 8004852:	4313      	orrs	r3, r2
 8004854:	617b      	str	r3, [r7, #20]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	697a      	ldr	r2, [r7, #20]
 800485c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	6819      	ldr	r1, [r3, #0]
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	f003 0310 	and.w	r3, r3, #16
 800486a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800486e:	fa02 f303 	lsl.w	r3, r2, r3
 8004872:	43da      	mvns	r2, r3
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	400a      	ands	r2, r1
 800487a:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	617b      	str	r3, [r7, #20]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	f003 0310 	and.w	r3, r3, #16
 800488a:	f640 72fe 	movw	r2, #4094	; 0xffe
 800488e:	fa02 f303 	lsl.w	r3, r2, r3
 8004892:	43db      	mvns	r3, r3
 8004894:	697a      	ldr	r2, [r7, #20]
 8004896:	4013      	ands	r3, r2
 8004898:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 800489a:	68bb      	ldr	r3, [r7, #8]
 800489c:	685b      	ldr	r3, [r3, #4]
 800489e:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	f003 0310 	and.w	r3, r3, #16
 80048a6:	693a      	ldr	r2, [r7, #16]
 80048a8:	fa02 f303 	lsl.w	r3, r2, r3
 80048ac:	697a      	ldr	r2, [r7, #20]
 80048ae:	4313      	orrs	r3, r2
 80048b0:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	697a      	ldr	r2, [r7, #20]
 80048b8:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	6819      	ldr	r1, [r3, #0]
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	f003 0310 	and.w	r3, r3, #16
 80048c6:	22c0      	movs	r2, #192	; 0xc0
 80048c8:	fa02 f303 	lsl.w	r3, r2, r3
 80048cc:	43da      	mvns	r2, r3
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	400a      	ands	r2, r1
 80048d4:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	2201      	movs	r2, #1
 80048da:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	2200      	movs	r2, #0
 80048e0:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80048e2:	2300      	movs	r3, #0
}
 80048e4:	4618      	mov	r0, r3
 80048e6:	3720      	adds	r7, #32
 80048e8:	46bd      	mov	sp, r7
 80048ea:	bd80      	pop	{r7, pc}
 80048ec:	20008000 	.word	0x20008000

080048f0 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 80048f0:	b580      	push	{r7, lr}
 80048f2:	b098      	sub	sp, #96	; 0x60
 80048f4:	af00      	add	r7, sp, #0
 80048f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 80048f8:	4a84      	ldr	r2, [pc, #528]	; (8004b0c <HAL_FDCAN_Init+0x21c>)
 80048fa:	f107 030c 	add.w	r3, r7, #12
 80048fe:	4611      	mov	r1, r2
 8004900:	224c      	movs	r2, #76	; 0x4c
 8004902:	4618      	mov	r0, r3
 8004904:	f006 fc3c 	bl	800b180 <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	2b00      	cmp	r3, #0
 800490c:	d101      	bne.n	8004912 <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 800490e:	2301      	movs	r3, #1
 8004910:	e1ca      	b.n	8004ca8 <HAL_FDCAN_Init+0x3b8>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	4a7e      	ldr	r2, [pc, #504]	; (8004b10 <HAL_FDCAN_Init+0x220>)
 8004918:	4293      	cmp	r3, r2
 800491a:	d106      	bne.n	800492a <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8004924:	461a      	mov	r2, r3
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 8004930:	b2db      	uxtb	r3, r3
 8004932:	2b00      	cmp	r3, #0
 8004934:	d106      	bne.n	8004944 <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	2200      	movs	r2, #0
 800493a:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 800493e:	6878      	ldr	r0, [r7, #4]
 8004940:	f7fd fbe8 	bl	8002114 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	699a      	ldr	r2, [r3, #24]
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	f022 0210 	bic.w	r2, r2, #16
 8004952:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004954:	f7fe f9b6 	bl	8002cc4 <HAL_GetTick>
 8004958:	65f8      	str	r0, [r7, #92]	; 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800495a:	e014      	b.n	8004986 <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 800495c:	f7fe f9b2 	bl	8002cc4 <HAL_GetTick>
 8004960:	4602      	mov	r2, r0
 8004962:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004964:	1ad3      	subs	r3, r2, r3
 8004966:	2b0a      	cmp	r3, #10
 8004968:	d90d      	bls.n	8004986 <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004970:	f043 0201 	orr.w	r2, r3, #1
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	2203      	movs	r2, #3
 800497e:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

      return HAL_ERROR;
 8004982:	2301      	movs	r3, #1
 8004984:	e190      	b.n	8004ca8 <HAL_FDCAN_Init+0x3b8>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	699b      	ldr	r3, [r3, #24]
 800498c:	f003 0308 	and.w	r3, r3, #8
 8004990:	2b08      	cmp	r3, #8
 8004992:	d0e3      	beq.n	800495c <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	699a      	ldr	r2, [r3, #24]
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	f042 0201 	orr.w	r2, r2, #1
 80049a2:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80049a4:	f7fe f98e 	bl	8002cc4 <HAL_GetTick>
 80049a8:	65f8      	str	r0, [r7, #92]	; 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80049aa:	e014      	b.n	80049d6 <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80049ac:	f7fe f98a 	bl	8002cc4 <HAL_GetTick>
 80049b0:	4602      	mov	r2, r0
 80049b2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80049b4:	1ad3      	subs	r3, r2, r3
 80049b6:	2b0a      	cmp	r3, #10
 80049b8:	d90d      	bls.n	80049d6 <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80049c0:	f043 0201 	orr.w	r2, r3, #1
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	2203      	movs	r2, #3
 80049ce:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

      return HAL_ERROR;
 80049d2:	2301      	movs	r3, #1
 80049d4:	e168      	b.n	8004ca8 <HAL_FDCAN_Init+0x3b8>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	699b      	ldr	r3, [r3, #24]
 80049dc:	f003 0301 	and.w	r3, r3, #1
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d0e3      	beq.n	80049ac <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	699a      	ldr	r2, [r3, #24]
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	f042 0202 	orr.w	r2, r2, #2
 80049f2:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	7c1b      	ldrb	r3, [r3, #16]
 80049f8:	2b01      	cmp	r3, #1
 80049fa:	d108      	bne.n	8004a0e <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	699a      	ldr	r2, [r3, #24]
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004a0a:	619a      	str	r2, [r3, #24]
 8004a0c:	e007      	b.n	8004a1e <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	699a      	ldr	r2, [r3, #24]
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004a1c:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	7c5b      	ldrb	r3, [r3, #17]
 8004a22:	2b01      	cmp	r3, #1
 8004a24:	d108      	bne.n	8004a38 <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	699a      	ldr	r2, [r3, #24]
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004a34:	619a      	str	r2, [r3, #24]
 8004a36:	e007      	b.n	8004a48 <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	699a      	ldr	r2, [r3, #24]
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004a46:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	7c9b      	ldrb	r3, [r3, #18]
 8004a4c:	2b01      	cmp	r3, #1
 8004a4e:	d108      	bne.n	8004a62 <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	699a      	ldr	r2, [r3, #24]
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004a5e:	619a      	str	r2, [r3, #24]
 8004a60:	e007      	b.n	8004a72 <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	699a      	ldr	r2, [r3, #24]
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004a70:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	699b      	ldr	r3, [r3, #24]
 8004a78:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	689a      	ldr	r2, [r3, #8]
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	430a      	orrs	r2, r1
 8004a86:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	699a      	ldr	r2, [r3, #24]
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	f022 02a4 	bic.w	r2, r2, #164	; 0xa4
 8004a96:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	691a      	ldr	r2, [r3, #16]
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	f022 0210 	bic.w	r2, r2, #16
 8004aa6:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	68db      	ldr	r3, [r3, #12]
 8004aac:	2b01      	cmp	r3, #1
 8004aae:	d108      	bne.n	8004ac2 <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	699a      	ldr	r2, [r3, #24]
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	f042 0204 	orr.w	r2, r2, #4
 8004abe:	619a      	str	r2, [r3, #24]
 8004ac0:	e030      	b.n	8004b24 <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	68db      	ldr	r3, [r3, #12]
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d02c      	beq.n	8004b24 <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	68db      	ldr	r3, [r3, #12]
 8004ace:	2b02      	cmp	r3, #2
 8004ad0:	d020      	beq.n	8004b14 <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	699a      	ldr	r2, [r3, #24]
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004ae0:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	691a      	ldr	r2, [r3, #16]
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	f042 0210 	orr.w	r2, r2, #16
 8004af0:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	68db      	ldr	r3, [r3, #12]
 8004af6:	2b03      	cmp	r3, #3
 8004af8:	d114      	bne.n	8004b24 <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	699a      	ldr	r2, [r3, #24]
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	f042 0220 	orr.w	r2, r2, #32
 8004b08:	619a      	str	r2, [r3, #24]
 8004b0a:	e00b      	b.n	8004b24 <HAL_FDCAN_Init+0x234>
 8004b0c:	0800c1a4 	.word	0x0800c1a4
 8004b10:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	699a      	ldr	r2, [r3, #24]
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	f042 0220 	orr.w	r2, r2, #32
 8004b22:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	699b      	ldr	r3, [r3, #24]
 8004b28:	3b01      	subs	r3, #1
 8004b2a:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	69db      	ldr	r3, [r3, #28]
 8004b30:	3b01      	subs	r3, #1
 8004b32:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8004b34:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	6a1b      	ldr	r3, [r3, #32]
 8004b3a:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8004b3c:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	695b      	ldr	r3, [r3, #20]
 8004b44:	3b01      	subs	r3, #1
 8004b46:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8004b4c:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8004b4e:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	689b      	ldr	r3, [r3, #8]
 8004b54:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004b58:	d115      	bne.n	8004b86 <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b5e:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)    | \
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b64:	3b01      	subs	r3, #1
 8004b66:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 8004b68:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)    | \
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b6e:	3b01      	subs	r3, #1
 8004b70:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)    | \
 8004b72:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b7a:	3b01      	subs	r3, #1
 8004b7c:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)    | \
 8004b82:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 8004b84:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d00a      	beq.n	8004ba4 <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	f8d3 10c0 	ldr.w	r1, [r3, #192]	; 0xc0
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	430a      	orrs	r2, r1
 8004ba0:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004bac:	4413      	add	r3, r2
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d012      	beq.n	8004bd8 <HAL_FDCAN_Init+0x2e8>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
 8004bba:	f023 0107 	bic.w	r1, r3, #7
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004bc2:	009b      	lsls	r3, r3, #2
 8004bc4:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8004bc8:	4413      	add	r3, r2
 8004bca:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	430a      	orrs	r2, r1
 8004bd4:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d012      	beq.n	8004c06 <HAL_FDCAN_Init+0x316>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS, (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8004be8:	f023 0107 	bic.w	r1, r3, #7
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004bf0:	009b      	lsls	r3, r3, #2
 8004bf2:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8004bf6:	4413      	add	r3, r2
 8004bf8:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	430a      	orrs	r2, r1
 8004c02:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d013      	beq.n	8004c36 <HAL_FDCAN_Init+0x346>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS, (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8004c16:	f023 0170 	bic.w	r1, r3, #112	; 0x70
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004c1e:	009b      	lsls	r3, r3, #2
 8004c20:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8004c24:	4413      	add	r3, r2
 8004c26:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8004c2a:	011a      	lsls	r2, r3, #4
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	430a      	orrs	r2, r1
 8004c32:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d013      	beq.n	8004c66 <HAL_FDCAN_Init+0x376>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS, (CvtEltSize[hfdcan->Init.RxBufferSize] << FDCAN_RXESC_RBDS_Pos));
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8004c46:	f423 61e0 	bic.w	r1, r3, #1792	; 0x700
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c4e:	009b      	lsls	r3, r3, #2
 8004c50:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8004c54:	4413      	add	r3, r2
 8004c56:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8004c5a:	021a      	lsls	r2, r3, #8
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	430a      	orrs	r2, r1
 8004c62:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	4a11      	ldr	r2, [pc, #68]	; (8004cb0 <HAL_FDCAN_Init+0x3c0>)
 8004c6c:	4293      	cmp	r3, r2
 8004c6e:	d107      	bne.n	8004c80 <HAL_FDCAN_Init+0x390>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	685b      	ldr	r3, [r3, #4]
 8004c74:	689a      	ldr	r2, [r3, #8]
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	685b      	ldr	r3, [r3, #4]
 8004c7a:	f022 0203 	bic.w	r2, r2, #3
 8004c7e:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	2200      	movs	r2, #0
 8004c84:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	2200      	movs	r2, #0
 8004c8c:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	2201      	movs	r2, #1
 8004c94:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8004c98:	6878      	ldr	r0, [r7, #4]
 8004c9a:	f000 f80b 	bl	8004cb4 <FDCAN_CalcultateRamBlockAddresses>
 8004c9e:	4603      	mov	r3, r0
 8004ca0:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b

  /* Return function status */
  return status;
 8004ca4:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
}
 8004ca8:	4618      	mov	r0, r3
 8004caa:	3760      	adds	r7, #96	; 0x60
 8004cac:	46bd      	mov	sp, r7
 8004cae:	bd80      	pop	{r7, pc}
 8004cb0:	4000a000 	.word	0x4000a000

08004cb4 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8004cb4:	b480      	push	{r7}
 8004cb6:	b085      	sub	sp, #20
 8004cb8:	af00      	add	r7, sp, #0
 8004cba:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004cc0:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 8004cca:	4ba7      	ldr	r3, [pc, #668]	; (8004f68 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8004ccc:	4013      	ands	r3, r2
 8004cce:	68ba      	ldr	r2, [r7, #8]
 8004cd0:	0091      	lsls	r1, r2, #2
 8004cd2:	687a      	ldr	r2, [r7, #4]
 8004cd4:	6812      	ldr	r2, [r2, #0]
 8004cd6:	430b      	orrs	r3, r1
 8004cd8:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004ce4:	f423 017f 	bic.w	r1, r3, #16711680	; 0xff0000
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004cec:	041a      	lsls	r2, r3, #16
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	430a      	orrs	r2, r1
 8004cf4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004cfc:	68ba      	ldr	r2, [r7, #8]
 8004cfe:	4413      	add	r3, r2
 8004d00:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8004d0a:	4b97      	ldr	r3, [pc, #604]	; (8004f68 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8004d0c:	4013      	ands	r3, r2
 8004d0e:	68ba      	ldr	r2, [r7, #8]
 8004d10:	0091      	lsls	r1, r2, #2
 8004d12:	687a      	ldr	r2, [r7, #4]
 8004d14:	6812      	ldr	r2, [r2, #0]
 8004d16:	430b      	orrs	r3, r1
 8004d18:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d24:	f423 01fe 	bic.w	r1, r3, #8323072	; 0x7f0000
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d2c:	041a      	lsls	r2, r3, #16
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	430a      	orrs	r2, r1
 8004d34:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d3c:	005b      	lsls	r3, r3, #1
 8004d3e:	68ba      	ldr	r2, [r7, #8]
 8004d40:	4413      	add	r3, r2
 8004d42:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 8004d4c:	4b86      	ldr	r3, [pc, #536]	; (8004f68 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8004d4e:	4013      	ands	r3, r2
 8004d50:	68ba      	ldr	r2, [r7, #8]
 8004d52:	0091      	lsls	r1, r2, #2
 8004d54:	687a      	ldr	r2, [r7, #4]
 8004d56:	6812      	ldr	r2, [r2, #0]
 8004d58:	430b      	orrs	r3, r1
 8004d5a:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8004d66:	f423 01fe 	bic.w	r1, r3, #8323072	; 0x7f0000
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d6e:	041a      	lsls	r2, r3, #16
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	430a      	orrs	r2, r1
 8004d76:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d7e:	687a      	ldr	r2, [r7, #4]
 8004d80:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8004d82:	fb02 f303 	mul.w	r3, r2, r3
 8004d86:	68ba      	ldr	r2, [r7, #8]
 8004d88:	4413      	add	r3, r2
 8004d8a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8004d94:	4b74      	ldr	r3, [pc, #464]	; (8004f68 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8004d96:	4013      	ands	r3, r2
 8004d98:	68ba      	ldr	r2, [r7, #8]
 8004d9a:	0091      	lsls	r1, r2, #2
 8004d9c:	687a      	ldr	r2, [r7, #4]
 8004d9e:	6812      	ldr	r2, [r2, #0]
 8004da0:	430b      	orrs	r3, r1
 8004da2:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8004dae:	f423 01fe 	bic.w	r1, r3, #8323072	; 0x7f0000
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004db6:	041a      	lsls	r2, r3, #16
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	430a      	orrs	r2, r1
 8004dbe:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004dc6:	687a      	ldr	r2, [r7, #4]
 8004dc8:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8004dca:	fb02 f303 	mul.w	r3, r2, r3
 8004dce:	68ba      	ldr	r2, [r7, #8]
 8004dd0:	4413      	add	r3, r2
 8004dd2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8004ddc:	4b62      	ldr	r3, [pc, #392]	; (8004f68 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8004dde:	4013      	ands	r3, r2
 8004de0:	68ba      	ldr	r2, [r7, #8]
 8004de2:	0091      	lsls	r1, r2, #2
 8004de4:	687a      	ldr	r2, [r7, #4]
 8004de6:	6812      	ldr	r2, [r2, #0]
 8004de8:	430b      	orrs	r3, r1
 8004dea:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004df2:	687a      	ldr	r2, [r7, #4]
 8004df4:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8004df6:	fb02 f303 	mul.w	r3, r2, r3
 8004dfa:	68ba      	ldr	r2, [r7, #8]
 8004dfc:	4413      	add	r3, r2
 8004dfe:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
 8004e08:	4b57      	ldr	r3, [pc, #348]	; (8004f68 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8004e0a:	4013      	ands	r3, r2
 8004e0c:	68ba      	ldr	r2, [r7, #8]
 8004e0e:	0091      	lsls	r1, r2, #2
 8004e10:	687a      	ldr	r2, [r7, #4]
 8004e12:	6812      	ldr	r2, [r2, #0]
 8004e14:	430b      	orrs	r3, r1
 8004e16:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8004e22:	f423 117c 	bic.w	r1, r3, #4128768	; 0x3f0000
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e2a:	041a      	lsls	r2, r3, #16
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	430a      	orrs	r2, r1
 8004e32:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e3a:	005b      	lsls	r3, r3, #1
 8004e3c:	68ba      	ldr	r2, [r7, #8]
 8004e3e:	4413      	add	r3, r2
 8004e40:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 8004e4a:	4b47      	ldr	r3, [pc, #284]	; (8004f68 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8004e4c:	4013      	ands	r3, r2
 8004e4e:	68ba      	ldr	r2, [r7, #8]
 8004e50:	0091      	lsls	r1, r2, #2
 8004e52:	687a      	ldr	r2, [r7, #4]
 8004e54:	6812      	ldr	r2, [r2, #0]
 8004e56:	430b      	orrs	r3, r1
 8004e58:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8004e64:	f423 117c 	bic.w	r1, r3, #4128768	; 0x3f0000
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004e6c:	041a      	lsls	r2, r3, #16
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	430a      	orrs	r2, r1
 8004e74:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8004e80:	f023 517c 	bic.w	r1, r3, #1056964608	; 0x3f000000
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004e88:	061a      	lsls	r2, r3, #24
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	430a      	orrs	r2, r1
 8004e90:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004e98:	4b34      	ldr	r3, [pc, #208]	; (8004f6c <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 8004e9a:	4413      	add	r3, r2
 8004e9c:	009a      	lsls	r2, r3, #2
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	66da      	str	r2, [r3, #108]	; 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004eaa:	009b      	lsls	r3, r3, #2
 8004eac:	441a      	add	r2, r3
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	671a      	str	r2, [r3, #112]	; 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004eba:	00db      	lsls	r3, r3, #3
 8004ebc:	441a      	add	r2, r3
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	675a      	str	r2, [r3, #116]	; 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA + (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004eca:	6879      	ldr	r1, [r7, #4]
 8004ecc:	6c49      	ldr	r1, [r1, #68]	; 0x44
 8004ece:	fb01 f303 	mul.w	r3, r1, r3
 8004ed2:	009b      	lsls	r3, r3, #2
 8004ed4:	441a      	add	r2, r3
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	679a      	str	r2, [r3, #120]	; 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA + (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	6f9a      	ldr	r2, [r3, #120]	; 0x78
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004ee2:	6879      	ldr	r1, [r7, #4]
 8004ee4:	6cc9      	ldr	r1, [r1, #76]	; 0x4c
 8004ee6:	fb01 f303 	mul.w	r3, r1, r3
 8004eea:	009b      	lsls	r3, r3, #2
 8004eec:	441a      	add	r2, r3
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	67da      	str	r2, [r3, #124]	; 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA + (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004efa:	6879      	ldr	r1, [r7, #4]
 8004efc:	6d49      	ldr	r1, [r1, #84]	; 0x54
 8004efe:	fb01 f303 	mul.w	r3, r1, r3
 8004f02:	009b      	lsls	r3, r3, #2
 8004f04:	441a      	add	r2, r3
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004f16:	00db      	lsls	r3, r3, #3
 8004f18:	441a      	add	r2, r3
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004f2a:	6879      	ldr	r1, [r7, #4]
 8004f2c:	6e89      	ldr	r1, [r1, #104]	; 0x68
 8004f2e:	fb01 f303 	mul.w	r3, r1, r3
 8004f32:	009b      	lsls	r3, r3, #2
 8004f34:	441a      	add	r2, r3
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA + (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004f46:	6879      	ldr	r1, [r7, #4]
 8004f48:	6e89      	ldr	r1, [r1, #104]	; 0x68
 8004f4a:	fb01 f303 	mul.w	r3, r1, r3
 8004f4e:	009b      	lsls	r3, r3, #2
 8004f50:	441a      	add	r2, r3
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f5e:	4a04      	ldr	r2, [pc, #16]	; (8004f70 <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 8004f60:	4293      	cmp	r3, r2
 8004f62:	d915      	bls.n	8004f90 <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 8004f64:	e006      	b.n	8004f74 <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 8004f66:	bf00      	nop
 8004f68:	ffff0003 	.word	0xffff0003
 8004f6c:	10002b00 	.word	0x10002b00
 8004f70:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004f7a:	f043 0220 	orr.w	r2, r3, #32
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	2203      	movs	r2, #3
 8004f88:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

    return HAL_ERROR;
 8004f8c:	2301      	movs	r3, #1
 8004f8e:	e010      	b.n	8004fb2 <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004f94:	60fb      	str	r3, [r7, #12]
 8004f96:	e005      	b.n	8004fa4 <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	2200      	movs	r2, #0
 8004f9c:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	3304      	adds	r3, #4
 8004fa2:	60fb      	str	r3, [r7, #12]
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004faa:	68fa      	ldr	r2, [r7, #12]
 8004fac:	429a      	cmp	r2, r3
 8004fae:	d3f3      	bcc.n	8004f98 <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 8004fb0:	2300      	movs	r3, #0
}
 8004fb2:	4618      	mov	r0, r3
 8004fb4:	3714      	adds	r7, #20
 8004fb6:	46bd      	mov	sp, r7
 8004fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fbc:	4770      	bx	lr
 8004fbe:	bf00      	nop

08004fc0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004fc0:	b480      	push	{r7}
 8004fc2:	b089      	sub	sp, #36	; 0x24
 8004fc4:	af00      	add	r7, sp, #0
 8004fc6:	6078      	str	r0, [r7, #4]
 8004fc8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8004fca:	2300      	movs	r3, #0
 8004fcc:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8004fce:	4b86      	ldr	r3, [pc, #536]	; (80051e8 <HAL_GPIO_Init+0x228>)
 8004fd0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8004fd2:	e18c      	b.n	80052ee <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004fd4:	683b      	ldr	r3, [r7, #0]
 8004fd6:	681a      	ldr	r2, [r3, #0]
 8004fd8:	2101      	movs	r1, #1
 8004fda:	69fb      	ldr	r3, [r7, #28]
 8004fdc:	fa01 f303 	lsl.w	r3, r1, r3
 8004fe0:	4013      	ands	r3, r2
 8004fe2:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8004fe4:	693b      	ldr	r3, [r7, #16]
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	f000 817e 	beq.w	80052e8 <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004fec:	683b      	ldr	r3, [r7, #0]
 8004fee:	685b      	ldr	r3, [r3, #4]
 8004ff0:	f003 0303 	and.w	r3, r3, #3
 8004ff4:	2b01      	cmp	r3, #1
 8004ff6:	d005      	beq.n	8005004 <HAL_GPIO_Init+0x44>
 8004ff8:	683b      	ldr	r3, [r7, #0]
 8004ffa:	685b      	ldr	r3, [r3, #4]
 8004ffc:	f003 0303 	and.w	r3, r3, #3
 8005000:	2b02      	cmp	r3, #2
 8005002:	d130      	bne.n	8005066 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	689b      	ldr	r3, [r3, #8]
 8005008:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800500a:	69fb      	ldr	r3, [r7, #28]
 800500c:	005b      	lsls	r3, r3, #1
 800500e:	2203      	movs	r2, #3
 8005010:	fa02 f303 	lsl.w	r3, r2, r3
 8005014:	43db      	mvns	r3, r3
 8005016:	69ba      	ldr	r2, [r7, #24]
 8005018:	4013      	ands	r3, r2
 800501a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800501c:	683b      	ldr	r3, [r7, #0]
 800501e:	68da      	ldr	r2, [r3, #12]
 8005020:	69fb      	ldr	r3, [r7, #28]
 8005022:	005b      	lsls	r3, r3, #1
 8005024:	fa02 f303 	lsl.w	r3, r2, r3
 8005028:	69ba      	ldr	r2, [r7, #24]
 800502a:	4313      	orrs	r3, r2
 800502c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	69ba      	ldr	r2, [r7, #24]
 8005032:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	685b      	ldr	r3, [r3, #4]
 8005038:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800503a:	2201      	movs	r2, #1
 800503c:	69fb      	ldr	r3, [r7, #28]
 800503e:	fa02 f303 	lsl.w	r3, r2, r3
 8005042:	43db      	mvns	r3, r3
 8005044:	69ba      	ldr	r2, [r7, #24]
 8005046:	4013      	ands	r3, r2
 8005048:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800504a:	683b      	ldr	r3, [r7, #0]
 800504c:	685b      	ldr	r3, [r3, #4]
 800504e:	091b      	lsrs	r3, r3, #4
 8005050:	f003 0201 	and.w	r2, r3, #1
 8005054:	69fb      	ldr	r3, [r7, #28]
 8005056:	fa02 f303 	lsl.w	r3, r2, r3
 800505a:	69ba      	ldr	r2, [r7, #24]
 800505c:	4313      	orrs	r3, r2
 800505e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	69ba      	ldr	r2, [r7, #24]
 8005064:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005066:	683b      	ldr	r3, [r7, #0]
 8005068:	685b      	ldr	r3, [r3, #4]
 800506a:	f003 0303 	and.w	r3, r3, #3
 800506e:	2b03      	cmp	r3, #3
 8005070:	d017      	beq.n	80050a2 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	68db      	ldr	r3, [r3, #12]
 8005076:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005078:	69fb      	ldr	r3, [r7, #28]
 800507a:	005b      	lsls	r3, r3, #1
 800507c:	2203      	movs	r2, #3
 800507e:	fa02 f303 	lsl.w	r3, r2, r3
 8005082:	43db      	mvns	r3, r3
 8005084:	69ba      	ldr	r2, [r7, #24]
 8005086:	4013      	ands	r3, r2
 8005088:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800508a:	683b      	ldr	r3, [r7, #0]
 800508c:	689a      	ldr	r2, [r3, #8]
 800508e:	69fb      	ldr	r3, [r7, #28]
 8005090:	005b      	lsls	r3, r3, #1
 8005092:	fa02 f303 	lsl.w	r3, r2, r3
 8005096:	69ba      	ldr	r2, [r7, #24]
 8005098:	4313      	orrs	r3, r2
 800509a:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	69ba      	ldr	r2, [r7, #24]
 80050a0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80050a2:	683b      	ldr	r3, [r7, #0]
 80050a4:	685b      	ldr	r3, [r3, #4]
 80050a6:	f003 0303 	and.w	r3, r3, #3
 80050aa:	2b02      	cmp	r3, #2
 80050ac:	d123      	bne.n	80050f6 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80050ae:	69fb      	ldr	r3, [r7, #28]
 80050b0:	08da      	lsrs	r2, r3, #3
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	3208      	adds	r2, #8
 80050b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80050ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80050bc:	69fb      	ldr	r3, [r7, #28]
 80050be:	f003 0307 	and.w	r3, r3, #7
 80050c2:	009b      	lsls	r3, r3, #2
 80050c4:	220f      	movs	r2, #15
 80050c6:	fa02 f303 	lsl.w	r3, r2, r3
 80050ca:	43db      	mvns	r3, r3
 80050cc:	69ba      	ldr	r2, [r7, #24]
 80050ce:	4013      	ands	r3, r2
 80050d0:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80050d2:	683b      	ldr	r3, [r7, #0]
 80050d4:	691a      	ldr	r2, [r3, #16]
 80050d6:	69fb      	ldr	r3, [r7, #28]
 80050d8:	f003 0307 	and.w	r3, r3, #7
 80050dc:	009b      	lsls	r3, r3, #2
 80050de:	fa02 f303 	lsl.w	r3, r2, r3
 80050e2:	69ba      	ldr	r2, [r7, #24]
 80050e4:	4313      	orrs	r3, r2
 80050e6:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80050e8:	69fb      	ldr	r3, [r7, #28]
 80050ea:	08da      	lsrs	r2, r3, #3
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	3208      	adds	r2, #8
 80050f0:	69b9      	ldr	r1, [r7, #24]
 80050f2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80050fc:	69fb      	ldr	r3, [r7, #28]
 80050fe:	005b      	lsls	r3, r3, #1
 8005100:	2203      	movs	r2, #3
 8005102:	fa02 f303 	lsl.w	r3, r2, r3
 8005106:	43db      	mvns	r3, r3
 8005108:	69ba      	ldr	r2, [r7, #24]
 800510a:	4013      	ands	r3, r2
 800510c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800510e:	683b      	ldr	r3, [r7, #0]
 8005110:	685b      	ldr	r3, [r3, #4]
 8005112:	f003 0203 	and.w	r2, r3, #3
 8005116:	69fb      	ldr	r3, [r7, #28]
 8005118:	005b      	lsls	r3, r3, #1
 800511a:	fa02 f303 	lsl.w	r3, r2, r3
 800511e:	69ba      	ldr	r2, [r7, #24]
 8005120:	4313      	orrs	r3, r2
 8005122:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	69ba      	ldr	r2, [r7, #24]
 8005128:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800512a:	683b      	ldr	r3, [r7, #0]
 800512c:	685b      	ldr	r3, [r3, #4]
 800512e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005132:	2b00      	cmp	r3, #0
 8005134:	f000 80d8 	beq.w	80052e8 <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005138:	4b2c      	ldr	r3, [pc, #176]	; (80051ec <HAL_GPIO_Init+0x22c>)
 800513a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800513e:	4a2b      	ldr	r2, [pc, #172]	; (80051ec <HAL_GPIO_Init+0x22c>)
 8005140:	f043 0302 	orr.w	r3, r3, #2
 8005144:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8005148:	4b28      	ldr	r3, [pc, #160]	; (80051ec <HAL_GPIO_Init+0x22c>)
 800514a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800514e:	f003 0302 	and.w	r3, r3, #2
 8005152:	60fb      	str	r3, [r7, #12]
 8005154:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005156:	4a26      	ldr	r2, [pc, #152]	; (80051f0 <HAL_GPIO_Init+0x230>)
 8005158:	69fb      	ldr	r3, [r7, #28]
 800515a:	089b      	lsrs	r3, r3, #2
 800515c:	3302      	adds	r3, #2
 800515e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005162:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005164:	69fb      	ldr	r3, [r7, #28]
 8005166:	f003 0303 	and.w	r3, r3, #3
 800516a:	009b      	lsls	r3, r3, #2
 800516c:	220f      	movs	r2, #15
 800516e:	fa02 f303 	lsl.w	r3, r2, r3
 8005172:	43db      	mvns	r3, r3
 8005174:	69ba      	ldr	r2, [r7, #24]
 8005176:	4013      	ands	r3, r2
 8005178:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	4a1d      	ldr	r2, [pc, #116]	; (80051f4 <HAL_GPIO_Init+0x234>)
 800517e:	4293      	cmp	r3, r2
 8005180:	d04a      	beq.n	8005218 <HAL_GPIO_Init+0x258>
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	4a1c      	ldr	r2, [pc, #112]	; (80051f8 <HAL_GPIO_Init+0x238>)
 8005186:	4293      	cmp	r3, r2
 8005188:	d02b      	beq.n	80051e2 <HAL_GPIO_Init+0x222>
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	4a1b      	ldr	r2, [pc, #108]	; (80051fc <HAL_GPIO_Init+0x23c>)
 800518e:	4293      	cmp	r3, r2
 8005190:	d025      	beq.n	80051de <HAL_GPIO_Init+0x21e>
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	4a1a      	ldr	r2, [pc, #104]	; (8005200 <HAL_GPIO_Init+0x240>)
 8005196:	4293      	cmp	r3, r2
 8005198:	d01f      	beq.n	80051da <HAL_GPIO_Init+0x21a>
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	4a19      	ldr	r2, [pc, #100]	; (8005204 <HAL_GPIO_Init+0x244>)
 800519e:	4293      	cmp	r3, r2
 80051a0:	d019      	beq.n	80051d6 <HAL_GPIO_Init+0x216>
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	4a18      	ldr	r2, [pc, #96]	; (8005208 <HAL_GPIO_Init+0x248>)
 80051a6:	4293      	cmp	r3, r2
 80051a8:	d013      	beq.n	80051d2 <HAL_GPIO_Init+0x212>
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	4a17      	ldr	r2, [pc, #92]	; (800520c <HAL_GPIO_Init+0x24c>)
 80051ae:	4293      	cmp	r3, r2
 80051b0:	d00d      	beq.n	80051ce <HAL_GPIO_Init+0x20e>
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	4a16      	ldr	r2, [pc, #88]	; (8005210 <HAL_GPIO_Init+0x250>)
 80051b6:	4293      	cmp	r3, r2
 80051b8:	d007      	beq.n	80051ca <HAL_GPIO_Init+0x20a>
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	4a15      	ldr	r2, [pc, #84]	; (8005214 <HAL_GPIO_Init+0x254>)
 80051be:	4293      	cmp	r3, r2
 80051c0:	d101      	bne.n	80051c6 <HAL_GPIO_Init+0x206>
 80051c2:	2309      	movs	r3, #9
 80051c4:	e029      	b.n	800521a <HAL_GPIO_Init+0x25a>
 80051c6:	230a      	movs	r3, #10
 80051c8:	e027      	b.n	800521a <HAL_GPIO_Init+0x25a>
 80051ca:	2307      	movs	r3, #7
 80051cc:	e025      	b.n	800521a <HAL_GPIO_Init+0x25a>
 80051ce:	2306      	movs	r3, #6
 80051d0:	e023      	b.n	800521a <HAL_GPIO_Init+0x25a>
 80051d2:	2305      	movs	r3, #5
 80051d4:	e021      	b.n	800521a <HAL_GPIO_Init+0x25a>
 80051d6:	2304      	movs	r3, #4
 80051d8:	e01f      	b.n	800521a <HAL_GPIO_Init+0x25a>
 80051da:	2303      	movs	r3, #3
 80051dc:	e01d      	b.n	800521a <HAL_GPIO_Init+0x25a>
 80051de:	2302      	movs	r3, #2
 80051e0:	e01b      	b.n	800521a <HAL_GPIO_Init+0x25a>
 80051e2:	2301      	movs	r3, #1
 80051e4:	e019      	b.n	800521a <HAL_GPIO_Init+0x25a>
 80051e6:	bf00      	nop
 80051e8:	58000080 	.word	0x58000080
 80051ec:	58024400 	.word	0x58024400
 80051f0:	58000400 	.word	0x58000400
 80051f4:	58020000 	.word	0x58020000
 80051f8:	58020400 	.word	0x58020400
 80051fc:	58020800 	.word	0x58020800
 8005200:	58020c00 	.word	0x58020c00
 8005204:	58021000 	.word	0x58021000
 8005208:	58021400 	.word	0x58021400
 800520c:	58021800 	.word	0x58021800
 8005210:	58021c00 	.word	0x58021c00
 8005214:	58022400 	.word	0x58022400
 8005218:	2300      	movs	r3, #0
 800521a:	69fa      	ldr	r2, [r7, #28]
 800521c:	f002 0203 	and.w	r2, r2, #3
 8005220:	0092      	lsls	r2, r2, #2
 8005222:	4093      	lsls	r3, r2
 8005224:	69ba      	ldr	r2, [r7, #24]
 8005226:	4313      	orrs	r3, r2
 8005228:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800522a:	4938      	ldr	r1, [pc, #224]	; (800530c <HAL_GPIO_Init+0x34c>)
 800522c:	69fb      	ldr	r3, [r7, #28]
 800522e:	089b      	lsrs	r3, r3, #2
 8005230:	3302      	adds	r3, #2
 8005232:	69ba      	ldr	r2, [r7, #24]
 8005234:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005238:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005240:	693b      	ldr	r3, [r7, #16]
 8005242:	43db      	mvns	r3, r3
 8005244:	69ba      	ldr	r2, [r7, #24]
 8005246:	4013      	ands	r3, r2
 8005248:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800524a:	683b      	ldr	r3, [r7, #0]
 800524c:	685b      	ldr	r3, [r3, #4]
 800524e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005252:	2b00      	cmp	r3, #0
 8005254:	d003      	beq.n	800525e <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 8005256:	69ba      	ldr	r2, [r7, #24]
 8005258:	693b      	ldr	r3, [r7, #16]
 800525a:	4313      	orrs	r3, r2
 800525c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800525e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005262:	69bb      	ldr	r3, [r7, #24]
 8005264:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8005266:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800526a:	685b      	ldr	r3, [r3, #4]
 800526c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800526e:	693b      	ldr	r3, [r7, #16]
 8005270:	43db      	mvns	r3, r3
 8005272:	69ba      	ldr	r2, [r7, #24]
 8005274:	4013      	ands	r3, r2
 8005276:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005278:	683b      	ldr	r3, [r7, #0]
 800527a:	685b      	ldr	r3, [r3, #4]
 800527c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005280:	2b00      	cmp	r3, #0
 8005282:	d003      	beq.n	800528c <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 8005284:	69ba      	ldr	r2, [r7, #24]
 8005286:	693b      	ldr	r3, [r7, #16]
 8005288:	4313      	orrs	r3, r2
 800528a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 800528c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005290:	69bb      	ldr	r3, [r7, #24]
 8005292:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8005294:	697b      	ldr	r3, [r7, #20]
 8005296:	685b      	ldr	r3, [r3, #4]
 8005298:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800529a:	693b      	ldr	r3, [r7, #16]
 800529c:	43db      	mvns	r3, r3
 800529e:	69ba      	ldr	r2, [r7, #24]
 80052a0:	4013      	ands	r3, r2
 80052a2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80052a4:	683b      	ldr	r3, [r7, #0]
 80052a6:	685b      	ldr	r3, [r3, #4]
 80052a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d003      	beq.n	80052b8 <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 80052b0:	69ba      	ldr	r2, [r7, #24]
 80052b2:	693b      	ldr	r3, [r7, #16]
 80052b4:	4313      	orrs	r3, r2
 80052b6:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80052b8:	697b      	ldr	r3, [r7, #20]
 80052ba:	69ba      	ldr	r2, [r7, #24]
 80052bc:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80052be:	697b      	ldr	r3, [r7, #20]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80052c4:	693b      	ldr	r3, [r7, #16]
 80052c6:	43db      	mvns	r3, r3
 80052c8:	69ba      	ldr	r2, [r7, #24]
 80052ca:	4013      	ands	r3, r2
 80052cc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80052ce:	683b      	ldr	r3, [r7, #0]
 80052d0:	685b      	ldr	r3, [r3, #4]
 80052d2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d003      	beq.n	80052e2 <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 80052da:	69ba      	ldr	r2, [r7, #24]
 80052dc:	693b      	ldr	r3, [r7, #16]
 80052de:	4313      	orrs	r3, r2
 80052e0:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80052e2:	697b      	ldr	r3, [r7, #20]
 80052e4:	69ba      	ldr	r2, [r7, #24]
 80052e6:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80052e8:	69fb      	ldr	r3, [r7, #28]
 80052ea:	3301      	adds	r3, #1
 80052ec:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80052ee:	683b      	ldr	r3, [r7, #0]
 80052f0:	681a      	ldr	r2, [r3, #0]
 80052f2:	69fb      	ldr	r3, [r7, #28]
 80052f4:	fa22 f303 	lsr.w	r3, r2, r3
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	f47f ae6b 	bne.w	8004fd4 <HAL_GPIO_Init+0x14>
  }
}
 80052fe:	bf00      	nop
 8005300:	bf00      	nop
 8005302:	3724      	adds	r7, #36	; 0x24
 8005304:	46bd      	mov	sp, r7
 8005306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800530a:	4770      	bx	lr
 800530c:	58000400 	.word	0x58000400

08005310 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005310:	b480      	push	{r7}
 8005312:	b083      	sub	sp, #12
 8005314:	af00      	add	r7, sp, #0
 8005316:	6078      	str	r0, [r7, #4]
 8005318:	460b      	mov	r3, r1
 800531a:	807b      	strh	r3, [r7, #2]
 800531c:	4613      	mov	r3, r2
 800531e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005320:	787b      	ldrb	r3, [r7, #1]
 8005322:	2b00      	cmp	r3, #0
 8005324:	d003      	beq.n	800532e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005326:	887a      	ldrh	r2, [r7, #2]
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 800532c:	e003      	b.n	8005336 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800532e:	887b      	ldrh	r3, [r7, #2]
 8005330:	041a      	lsls	r2, r3, #16
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	619a      	str	r2, [r3, #24]
}
 8005336:	bf00      	nop
 8005338:	370c      	adds	r7, #12
 800533a:	46bd      	mov	sp, r7
 800533c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005340:	4770      	bx	lr

08005342 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005342:	b580      	push	{r7, lr}
 8005344:	b082      	sub	sp, #8
 8005346:	af00      	add	r7, sp, #0
 8005348:	4603      	mov	r3, r0
 800534a:	80fb      	strh	r3, [r7, #6]
    __HAL_GPIO_EXTID2_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
#else
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00U)
 800534c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005350:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8005354:	88fb      	ldrh	r3, [r7, #6]
 8005356:	4013      	ands	r3, r2
 8005358:	2b00      	cmp	r3, #0
 800535a:	d008      	beq.n	800536e <HAL_GPIO_EXTI_IRQHandler+0x2c>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800535c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005360:	88fb      	ldrh	r3, [r7, #6]
 8005362:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005366:	88fb      	ldrh	r3, [r7, #6]
 8005368:	4618      	mov	r0, r3
 800536a:	f7fb fae1 	bl	8000930 <HAL_GPIO_EXTI_Callback>
  }
#endif
}
 800536e:	bf00      	nop
 8005370:	3708      	adds	r7, #8
 8005372:	46bd      	mov	sp, r7
 8005374:	bd80      	pop	{r7, pc}
	...

08005378 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005378:	b580      	push	{r7, lr}
 800537a:	b082      	sub	sp, #8
 800537c:	af00      	add	r7, sp, #0
 800537e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	2b00      	cmp	r3, #0
 8005384:	d101      	bne.n	800538a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005386:	2301      	movs	r3, #1
 8005388:	e07f      	b.n	800548a <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005390:	b2db      	uxtb	r3, r3
 8005392:	2b00      	cmp	r3, #0
 8005394:	d106      	bne.n	80053a4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	2200      	movs	r2, #0
 800539a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800539e:	6878      	ldr	r0, [r7, #4]
 80053a0:	f7fc ff82 	bl	80022a8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	2224      	movs	r2, #36	; 0x24
 80053a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	681a      	ldr	r2, [r3, #0]
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	f022 0201 	bic.w	r2, r2, #1
 80053ba:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	685a      	ldr	r2, [r3, #4]
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80053c8:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	689a      	ldr	r2, [r3, #8]
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80053d8:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	68db      	ldr	r3, [r3, #12]
 80053de:	2b01      	cmp	r3, #1
 80053e0:	d107      	bne.n	80053f2 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	689a      	ldr	r2, [r3, #8]
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80053ee:	609a      	str	r2, [r3, #8]
 80053f0:	e006      	b.n	8005400 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	689a      	ldr	r2, [r3, #8]
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80053fe:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	68db      	ldr	r3, [r3, #12]
 8005404:	2b02      	cmp	r3, #2
 8005406:	d104      	bne.n	8005412 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005410:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	6859      	ldr	r1, [r3, #4]
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681a      	ldr	r2, [r3, #0]
 800541c:	4b1d      	ldr	r3, [pc, #116]	; (8005494 <HAL_I2C_Init+0x11c>)
 800541e:	430b      	orrs	r3, r1
 8005420:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	68da      	ldr	r2, [r3, #12]
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005430:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	691a      	ldr	r2, [r3, #16]
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	695b      	ldr	r3, [r3, #20]
 800543a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	699b      	ldr	r3, [r3, #24]
 8005442:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	430a      	orrs	r2, r1
 800544a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	69d9      	ldr	r1, [r3, #28]
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	6a1a      	ldr	r2, [r3, #32]
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	430a      	orrs	r2, r1
 800545a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	681a      	ldr	r2, [r3, #0]
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	f042 0201 	orr.w	r2, r2, #1
 800546a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	2200      	movs	r2, #0
 8005470:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	2220      	movs	r2, #32
 8005476:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	2200      	movs	r2, #0
 800547e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	2200      	movs	r2, #0
 8005484:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8005488:	2300      	movs	r3, #0
}
 800548a:	4618      	mov	r0, r3
 800548c:	3708      	adds	r7, #8
 800548e:	46bd      	mov	sp, r7
 8005490:	bd80      	pop	{r7, pc}
 8005492:	bf00      	nop
 8005494:	02008000 	.word	0x02008000

08005498 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005498:	b480      	push	{r7}
 800549a:	b083      	sub	sp, #12
 800549c:	af00      	add	r7, sp, #0
 800549e:	6078      	str	r0, [r7, #4]
 80054a0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80054a8:	b2db      	uxtb	r3, r3
 80054aa:	2b20      	cmp	r3, #32
 80054ac:	d138      	bne.n	8005520 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80054b4:	2b01      	cmp	r3, #1
 80054b6:	d101      	bne.n	80054bc <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80054b8:	2302      	movs	r3, #2
 80054ba:	e032      	b.n	8005522 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	2201      	movs	r2, #1
 80054c0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	2224      	movs	r2, #36	; 0x24
 80054c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	681a      	ldr	r2, [r3, #0]
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	f022 0201 	bic.w	r2, r2, #1
 80054da:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	681a      	ldr	r2, [r3, #0]
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80054ea:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	6819      	ldr	r1, [r3, #0]
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	683a      	ldr	r2, [r7, #0]
 80054f8:	430a      	orrs	r2, r1
 80054fa:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	681a      	ldr	r2, [r3, #0]
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	f042 0201 	orr.w	r2, r2, #1
 800550a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	2220      	movs	r2, #32
 8005510:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	2200      	movs	r2, #0
 8005518:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800551c:	2300      	movs	r3, #0
 800551e:	e000      	b.n	8005522 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005520:	2302      	movs	r3, #2
  }
}
 8005522:	4618      	mov	r0, r3
 8005524:	370c      	adds	r7, #12
 8005526:	46bd      	mov	sp, r7
 8005528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800552c:	4770      	bx	lr

0800552e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800552e:	b480      	push	{r7}
 8005530:	b085      	sub	sp, #20
 8005532:	af00      	add	r7, sp, #0
 8005534:	6078      	str	r0, [r7, #4]
 8005536:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800553e:	b2db      	uxtb	r3, r3
 8005540:	2b20      	cmp	r3, #32
 8005542:	d139      	bne.n	80055b8 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800554a:	2b01      	cmp	r3, #1
 800554c:	d101      	bne.n	8005552 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800554e:	2302      	movs	r3, #2
 8005550:	e033      	b.n	80055ba <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	2201      	movs	r2, #1
 8005556:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	2224      	movs	r2, #36	; 0x24
 800555e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	681a      	ldr	r2, [r3, #0]
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	f022 0201 	bic.w	r2, r2, #1
 8005570:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8005580:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8005582:	683b      	ldr	r3, [r7, #0]
 8005584:	021b      	lsls	r3, r3, #8
 8005586:	68fa      	ldr	r2, [r7, #12]
 8005588:	4313      	orrs	r3, r2
 800558a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	68fa      	ldr	r2, [r7, #12]
 8005592:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	681a      	ldr	r2, [r3, #0]
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	f042 0201 	orr.w	r2, r2, #1
 80055a2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	2220      	movs	r2, #32
 80055a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	2200      	movs	r2, #0
 80055b0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80055b4:	2300      	movs	r3, #0
 80055b6:	e000      	b.n	80055ba <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80055b8:	2302      	movs	r3, #2
  }
}
 80055ba:	4618      	mov	r0, r3
 80055bc:	3714      	adds	r7, #20
 80055be:	46bd      	mov	sp, r7
 80055c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055c4:	4770      	bx	lr
	...

080055c8 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80055c8:	b580      	push	{r7, lr}
 80055ca:	b084      	sub	sp, #16
 80055cc:	af00      	add	r7, sp, #0
 80055ce:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 80055d0:	4b29      	ldr	r3, [pc, #164]	; (8005678 <HAL_PWREx_ConfigSupply+0xb0>)
 80055d2:	68db      	ldr	r3, [r3, #12]
 80055d4:	f003 0307 	and.w	r3, r3, #7
 80055d8:	2b06      	cmp	r3, #6
 80055da:	d00a      	beq.n	80055f2 <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80055dc:	4b26      	ldr	r3, [pc, #152]	; (8005678 <HAL_PWREx_ConfigSupply+0xb0>)
 80055de:	68db      	ldr	r3, [r3, #12]
 80055e0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80055e4:	687a      	ldr	r2, [r7, #4]
 80055e6:	429a      	cmp	r2, r3
 80055e8:	d001      	beq.n	80055ee <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80055ea:	2301      	movs	r3, #1
 80055ec:	e03f      	b.n	800566e <HAL_PWREx_ConfigSupply+0xa6>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 80055ee:	2300      	movs	r3, #0
 80055f0:	e03d      	b.n	800566e <HAL_PWREx_ConfigSupply+0xa6>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80055f2:	4b21      	ldr	r3, [pc, #132]	; (8005678 <HAL_PWREx_ConfigSupply+0xb0>)
 80055f4:	68db      	ldr	r3, [r3, #12]
 80055f6:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
 80055fa:	491f      	ldr	r1, [pc, #124]	; (8005678 <HAL_PWREx_ConfigSupply+0xb0>)
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	4313      	orrs	r3, r2
 8005600:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8005602:	f7fd fb5f 	bl	8002cc4 <HAL_GetTick>
 8005606:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8005608:	e009      	b.n	800561e <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800560a:	f7fd fb5b 	bl	8002cc4 <HAL_GetTick>
 800560e:	4602      	mov	r2, r0
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	1ad3      	subs	r3, r2, r3
 8005614:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005618:	d901      	bls.n	800561e <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800561a:	2301      	movs	r3, #1
 800561c:	e027      	b.n	800566e <HAL_PWREx_ConfigSupply+0xa6>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800561e:	4b16      	ldr	r3, [pc, #88]	; (8005678 <HAL_PWREx_ConfigSupply+0xb0>)
 8005620:	685b      	ldr	r3, [r3, #4]
 8005622:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005626:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800562a:	d1ee      	bne.n	800560a <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	2b1e      	cmp	r3, #30
 8005630:	d008      	beq.n	8005644 <HAL_PWREx_ConfigSupply+0x7c>
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	2b2e      	cmp	r3, #46	; 0x2e
 8005636:	d005      	beq.n	8005644 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	2b1d      	cmp	r3, #29
 800563c:	d002      	beq.n	8005644 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	2b2d      	cmp	r3, #45	; 0x2d
 8005642:	d113      	bne.n	800566c <HAL_PWREx_ConfigSupply+0xa4>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 8005644:	f7fd fb3e 	bl	8002cc4 <HAL_GetTick>
 8005648:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 800564a:	e009      	b.n	8005660 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800564c:	f7fd fb3a 	bl	8002cc4 <HAL_GetTick>
 8005650:	4602      	mov	r2, r0
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	1ad3      	subs	r3, r2, r3
 8005656:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800565a:	d901      	bls.n	8005660 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 800565c:	2301      	movs	r3, #1
 800565e:	e006      	b.n	800566e <HAL_PWREx_ConfigSupply+0xa6>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8005660:	4b05      	ldr	r3, [pc, #20]	; (8005678 <HAL_PWREx_ConfigSupply+0xb0>)
 8005662:	68db      	ldr	r3, [r3, #12]
 8005664:	f003 0311 	and.w	r3, r3, #17
 8005668:	2b11      	cmp	r3, #17
 800566a:	d1ef      	bne.n	800564c <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800566c:	2300      	movs	r3, #0
}
 800566e:	4618      	mov	r0, r3
 8005670:	3710      	adds	r7, #16
 8005672:	46bd      	mov	sp, r7
 8005674:	bd80      	pop	{r7, pc}
 8005676:	bf00      	nop
 8005678:	58024800 	.word	0x58024800

0800567c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800567c:	b580      	push	{r7, lr}
 800567e:	b08c      	sub	sp, #48	; 0x30
 8005680:	af00      	add	r7, sp, #0
 8005682:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	2b00      	cmp	r3, #0
 8005688:	d101      	bne.n	800568e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800568a:	2301      	movs	r3, #1
 800568c:	e397      	b.n	8005dbe <HAL_RCC_OscConfig+0x742>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	f003 0301 	and.w	r3, r3, #1
 8005696:	2b00      	cmp	r3, #0
 8005698:	f000 8087 	beq.w	80057aa <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800569c:	4b9e      	ldr	r3, [pc, #632]	; (8005918 <HAL_RCC_OscConfig+0x29c>)
 800569e:	691b      	ldr	r3, [r3, #16]
 80056a0:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80056a4:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80056a6:	4b9c      	ldr	r3, [pc, #624]	; (8005918 <HAL_RCC_OscConfig+0x29c>)
 80056a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80056aa:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80056ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80056ae:	2b10      	cmp	r3, #16
 80056b0:	d007      	beq.n	80056c2 <HAL_RCC_OscConfig+0x46>
 80056b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80056b4:	2b18      	cmp	r3, #24
 80056b6:	d110      	bne.n	80056da <HAL_RCC_OscConfig+0x5e>
 80056b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80056ba:	f003 0303 	and.w	r3, r3, #3
 80056be:	2b02      	cmp	r3, #2
 80056c0:	d10b      	bne.n	80056da <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80056c2:	4b95      	ldr	r3, [pc, #596]	; (8005918 <HAL_RCC_OscConfig+0x29c>)
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d06c      	beq.n	80057a8 <HAL_RCC_OscConfig+0x12c>
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	685b      	ldr	r3, [r3, #4]
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d168      	bne.n	80057a8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80056d6:	2301      	movs	r3, #1
 80056d8:	e371      	b.n	8005dbe <HAL_RCC_OscConfig+0x742>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	685b      	ldr	r3, [r3, #4]
 80056de:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80056e2:	d106      	bne.n	80056f2 <HAL_RCC_OscConfig+0x76>
 80056e4:	4b8c      	ldr	r3, [pc, #560]	; (8005918 <HAL_RCC_OscConfig+0x29c>)
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	4a8b      	ldr	r2, [pc, #556]	; (8005918 <HAL_RCC_OscConfig+0x29c>)
 80056ea:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80056ee:	6013      	str	r3, [r2, #0]
 80056f0:	e02e      	b.n	8005750 <HAL_RCC_OscConfig+0xd4>
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	685b      	ldr	r3, [r3, #4]
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d10c      	bne.n	8005714 <HAL_RCC_OscConfig+0x98>
 80056fa:	4b87      	ldr	r3, [pc, #540]	; (8005918 <HAL_RCC_OscConfig+0x29c>)
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	4a86      	ldr	r2, [pc, #536]	; (8005918 <HAL_RCC_OscConfig+0x29c>)
 8005700:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005704:	6013      	str	r3, [r2, #0]
 8005706:	4b84      	ldr	r3, [pc, #528]	; (8005918 <HAL_RCC_OscConfig+0x29c>)
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	4a83      	ldr	r2, [pc, #524]	; (8005918 <HAL_RCC_OscConfig+0x29c>)
 800570c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005710:	6013      	str	r3, [r2, #0]
 8005712:	e01d      	b.n	8005750 <HAL_RCC_OscConfig+0xd4>
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	685b      	ldr	r3, [r3, #4]
 8005718:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800571c:	d10c      	bne.n	8005738 <HAL_RCC_OscConfig+0xbc>
 800571e:	4b7e      	ldr	r3, [pc, #504]	; (8005918 <HAL_RCC_OscConfig+0x29c>)
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	4a7d      	ldr	r2, [pc, #500]	; (8005918 <HAL_RCC_OscConfig+0x29c>)
 8005724:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005728:	6013      	str	r3, [r2, #0]
 800572a:	4b7b      	ldr	r3, [pc, #492]	; (8005918 <HAL_RCC_OscConfig+0x29c>)
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	4a7a      	ldr	r2, [pc, #488]	; (8005918 <HAL_RCC_OscConfig+0x29c>)
 8005730:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005734:	6013      	str	r3, [r2, #0]
 8005736:	e00b      	b.n	8005750 <HAL_RCC_OscConfig+0xd4>
 8005738:	4b77      	ldr	r3, [pc, #476]	; (8005918 <HAL_RCC_OscConfig+0x29c>)
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	4a76      	ldr	r2, [pc, #472]	; (8005918 <HAL_RCC_OscConfig+0x29c>)
 800573e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005742:	6013      	str	r3, [r2, #0]
 8005744:	4b74      	ldr	r3, [pc, #464]	; (8005918 <HAL_RCC_OscConfig+0x29c>)
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	4a73      	ldr	r2, [pc, #460]	; (8005918 <HAL_RCC_OscConfig+0x29c>)
 800574a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800574e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	685b      	ldr	r3, [r3, #4]
 8005754:	2b00      	cmp	r3, #0
 8005756:	d013      	beq.n	8005780 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005758:	f7fd fab4 	bl	8002cc4 <HAL_GetTick>
 800575c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800575e:	e008      	b.n	8005772 <HAL_RCC_OscConfig+0xf6>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005760:	f7fd fab0 	bl	8002cc4 <HAL_GetTick>
 8005764:	4602      	mov	r2, r0
 8005766:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005768:	1ad3      	subs	r3, r2, r3
 800576a:	2b64      	cmp	r3, #100	; 0x64
 800576c:	d901      	bls.n	8005772 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800576e:	2303      	movs	r3, #3
 8005770:	e325      	b.n	8005dbe <HAL_RCC_OscConfig+0x742>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005772:	4b69      	ldr	r3, [pc, #420]	; (8005918 <HAL_RCC_OscConfig+0x29c>)
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800577a:	2b00      	cmp	r3, #0
 800577c:	d0f0      	beq.n	8005760 <HAL_RCC_OscConfig+0xe4>
 800577e:	e014      	b.n	80057aa <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005780:	f7fd faa0 	bl	8002cc4 <HAL_GetTick>
 8005784:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8005786:	e008      	b.n	800579a <HAL_RCC_OscConfig+0x11e>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005788:	f7fd fa9c 	bl	8002cc4 <HAL_GetTick>
 800578c:	4602      	mov	r2, r0
 800578e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005790:	1ad3      	subs	r3, r2, r3
 8005792:	2b64      	cmp	r3, #100	; 0x64
 8005794:	d901      	bls.n	800579a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8005796:	2303      	movs	r3, #3
 8005798:	e311      	b.n	8005dbe <HAL_RCC_OscConfig+0x742>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800579a:	4b5f      	ldr	r3, [pc, #380]	; (8005918 <HAL_RCC_OscConfig+0x29c>)
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d1f0      	bne.n	8005788 <HAL_RCC_OscConfig+0x10c>
 80057a6:	e000      	b.n	80057aa <HAL_RCC_OscConfig+0x12e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80057a8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	f003 0302 	and.w	r3, r3, #2
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	f000 808a 	beq.w	80058cc <HAL_RCC_OscConfig+0x250>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80057b8:	4b57      	ldr	r3, [pc, #348]	; (8005918 <HAL_RCC_OscConfig+0x29c>)
 80057ba:	691b      	ldr	r3, [r3, #16]
 80057bc:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80057c0:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80057c2:	4b55      	ldr	r3, [pc, #340]	; (8005918 <HAL_RCC_OscConfig+0x29c>)
 80057c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80057c6:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80057c8:	6a3b      	ldr	r3, [r7, #32]
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d007      	beq.n	80057de <HAL_RCC_OscConfig+0x162>
 80057ce:	6a3b      	ldr	r3, [r7, #32]
 80057d0:	2b18      	cmp	r3, #24
 80057d2:	d137      	bne.n	8005844 <HAL_RCC_OscConfig+0x1c8>
 80057d4:	69fb      	ldr	r3, [r7, #28]
 80057d6:	f003 0303 	and.w	r3, r3, #3
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d132      	bne.n	8005844 <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80057de:	4b4e      	ldr	r3, [pc, #312]	; (8005918 <HAL_RCC_OscConfig+0x29c>)
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	f003 0304 	and.w	r3, r3, #4
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d005      	beq.n	80057f6 <HAL_RCC_OscConfig+0x17a>
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	68db      	ldr	r3, [r3, #12]
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d101      	bne.n	80057f6 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80057f2:	2301      	movs	r3, #1
 80057f4:	e2e3      	b.n	8005dbe <HAL_RCC_OscConfig+0x742>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
          /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80057f6:	4b48      	ldr	r3, [pc, #288]	; (8005918 <HAL_RCC_OscConfig+0x29c>)
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	f023 0219 	bic.w	r2, r3, #25
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	68db      	ldr	r3, [r3, #12]
 8005802:	4945      	ldr	r1, [pc, #276]	; (8005918 <HAL_RCC_OscConfig+0x29c>)
 8005804:	4313      	orrs	r3, r2
 8005806:	600b      	str	r3, [r1, #0]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005808:	f7fd fa5c 	bl	8002cc4 <HAL_GetTick>
 800580c:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till HSI is ready */
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800580e:	e008      	b.n	8005822 <HAL_RCC_OscConfig+0x1a6>
          {
            if((uint32_t) (HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005810:	f7fd fa58 	bl	8002cc4 <HAL_GetTick>
 8005814:	4602      	mov	r2, r0
 8005816:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005818:	1ad3      	subs	r3, r2, r3
 800581a:	2b02      	cmp	r3, #2
 800581c:	d901      	bls.n	8005822 <HAL_RCC_OscConfig+0x1a6>
            {
              return HAL_TIMEOUT;
 800581e:	2303      	movs	r3, #3
 8005820:	e2cd      	b.n	8005dbe <HAL_RCC_OscConfig+0x742>
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005822:	4b3d      	ldr	r3, [pc, #244]	; (8005918 <HAL_RCC_OscConfig+0x29c>)
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	f003 0304 	and.w	r3, r3, #4
 800582a:	2b00      	cmp	r3, #0
 800582c:	d0f0      	beq.n	8005810 <HAL_RCC_OscConfig+0x194>
            }
          }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800582e:	4b3a      	ldr	r3, [pc, #232]	; (8005918 <HAL_RCC_OscConfig+0x29c>)
 8005830:	685b      	ldr	r3, [r3, #4]
 8005832:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	691b      	ldr	r3, [r3, #16]
 800583a:	061b      	lsls	r3, r3, #24
 800583c:	4936      	ldr	r1, [pc, #216]	; (8005918 <HAL_RCC_OscConfig+0x29c>)
 800583e:	4313      	orrs	r3, r2
 8005840:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005842:	e043      	b.n	80058cc <HAL_RCC_OscConfig+0x250>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	68db      	ldr	r3, [r3, #12]
 8005848:	2b00      	cmp	r3, #0
 800584a:	d026      	beq.n	800589a <HAL_RCC_OscConfig+0x21e>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800584c:	4b32      	ldr	r3, [pc, #200]	; (8005918 <HAL_RCC_OscConfig+0x29c>)
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	f023 0219 	bic.w	r2, r3, #25
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	68db      	ldr	r3, [r3, #12]
 8005858:	492f      	ldr	r1, [pc, #188]	; (8005918 <HAL_RCC_OscConfig+0x29c>)
 800585a:	4313      	orrs	r3, r2
 800585c:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800585e:	f7fd fa31 	bl	8002cc4 <HAL_GetTick>
 8005862:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005864:	e008      	b.n	8005878 <HAL_RCC_OscConfig+0x1fc>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005866:	f7fd fa2d 	bl	8002cc4 <HAL_GetTick>
 800586a:	4602      	mov	r2, r0
 800586c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800586e:	1ad3      	subs	r3, r2, r3
 8005870:	2b02      	cmp	r3, #2
 8005872:	d901      	bls.n	8005878 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8005874:	2303      	movs	r3, #3
 8005876:	e2a2      	b.n	8005dbe <HAL_RCC_OscConfig+0x742>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005878:	4b27      	ldr	r3, [pc, #156]	; (8005918 <HAL_RCC_OscConfig+0x29c>)
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	f003 0304 	and.w	r3, r3, #4
 8005880:	2b00      	cmp	r3, #0
 8005882:	d0f0      	beq.n	8005866 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005884:	4b24      	ldr	r3, [pc, #144]	; (8005918 <HAL_RCC_OscConfig+0x29c>)
 8005886:	685b      	ldr	r3, [r3, #4]
 8005888:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	691b      	ldr	r3, [r3, #16]
 8005890:	061b      	lsls	r3, r3, #24
 8005892:	4921      	ldr	r1, [pc, #132]	; (8005918 <HAL_RCC_OscConfig+0x29c>)
 8005894:	4313      	orrs	r3, r2
 8005896:	604b      	str	r3, [r1, #4]
 8005898:	e018      	b.n	80058cc <HAL_RCC_OscConfig+0x250>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800589a:	4b1f      	ldr	r3, [pc, #124]	; (8005918 <HAL_RCC_OscConfig+0x29c>)
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	4a1e      	ldr	r2, [pc, #120]	; (8005918 <HAL_RCC_OscConfig+0x29c>)
 80058a0:	f023 0301 	bic.w	r3, r3, #1
 80058a4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80058a6:	f7fd fa0d 	bl	8002cc4 <HAL_GetTick>
 80058aa:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80058ac:	e008      	b.n	80058c0 <HAL_RCC_OscConfig+0x244>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80058ae:	f7fd fa09 	bl	8002cc4 <HAL_GetTick>
 80058b2:	4602      	mov	r2, r0
 80058b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058b6:	1ad3      	subs	r3, r2, r3
 80058b8:	2b02      	cmp	r3, #2
 80058ba:	d901      	bls.n	80058c0 <HAL_RCC_OscConfig+0x244>
          {
            return HAL_TIMEOUT;
 80058bc:	2303      	movs	r3, #3
 80058be:	e27e      	b.n	8005dbe <HAL_RCC_OscConfig+0x742>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80058c0:	4b15      	ldr	r3, [pc, #84]	; (8005918 <HAL_RCC_OscConfig+0x29c>)
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	f003 0304 	and.w	r3, r3, #4
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d1f0      	bne.n	80058ae <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	f003 0310 	and.w	r3, r3, #16
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d06d      	beq.n	80059b4 <HAL_RCC_OscConfig+0x338>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80058d8:	4b0f      	ldr	r3, [pc, #60]	; (8005918 <HAL_RCC_OscConfig+0x29c>)
 80058da:	691b      	ldr	r3, [r3, #16]
 80058dc:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80058e0:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80058e2:	4b0d      	ldr	r3, [pc, #52]	; (8005918 <HAL_RCC_OscConfig+0x29c>)
 80058e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80058e6:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80058e8:	69bb      	ldr	r3, [r7, #24]
 80058ea:	2b08      	cmp	r3, #8
 80058ec:	d007      	beq.n	80058fe <HAL_RCC_OscConfig+0x282>
 80058ee:	69bb      	ldr	r3, [r7, #24]
 80058f0:	2b18      	cmp	r3, #24
 80058f2:	d11e      	bne.n	8005932 <HAL_RCC_OscConfig+0x2b6>
 80058f4:	697b      	ldr	r3, [r7, #20]
 80058f6:	f003 0303 	and.w	r3, r3, #3
 80058fa:	2b01      	cmp	r3, #1
 80058fc:	d119      	bne.n	8005932 <HAL_RCC_OscConfig+0x2b6>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80058fe:	4b06      	ldr	r3, [pc, #24]	; (8005918 <HAL_RCC_OscConfig+0x29c>)
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005906:	2b00      	cmp	r3, #0
 8005908:	d008      	beq.n	800591c <HAL_RCC_OscConfig+0x2a0>
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	69db      	ldr	r3, [r3, #28]
 800590e:	2b80      	cmp	r3, #128	; 0x80
 8005910:	d004      	beq.n	800591c <HAL_RCC_OscConfig+0x2a0>
      {
        return HAL_ERROR;
 8005912:	2301      	movs	r3, #1
 8005914:	e253      	b.n	8005dbe <HAL_RCC_OscConfig+0x742>
 8005916:	bf00      	nop
 8005918:	58024400 	.word	0x58024400
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800591c:	4ba3      	ldr	r3, [pc, #652]	; (8005bac <HAL_RCC_OscConfig+0x530>)
 800591e:	68db      	ldr	r3, [r3, #12]
 8005920:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	6a1b      	ldr	r3, [r3, #32]
 8005928:	061b      	lsls	r3, r3, #24
 800592a:	49a0      	ldr	r1, [pc, #640]	; (8005bac <HAL_RCC_OscConfig+0x530>)
 800592c:	4313      	orrs	r3, r2
 800592e:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005930:	e040      	b.n	80059b4 <HAL_RCC_OscConfig+0x338>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	69db      	ldr	r3, [r3, #28]
 8005936:	2b00      	cmp	r3, #0
 8005938:	d023      	beq.n	8005982 <HAL_RCC_OscConfig+0x306>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800593a:	4b9c      	ldr	r3, [pc, #624]	; (8005bac <HAL_RCC_OscConfig+0x530>)
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	4a9b      	ldr	r2, [pc, #620]	; (8005bac <HAL_RCC_OscConfig+0x530>)
 8005940:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005944:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005946:	f7fd f9bd 	bl	8002cc4 <HAL_GetTick>
 800594a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800594c:	e008      	b.n	8005960 <HAL_RCC_OscConfig+0x2e4>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 800594e:	f7fd f9b9 	bl	8002cc4 <HAL_GetTick>
 8005952:	4602      	mov	r2, r0
 8005954:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005956:	1ad3      	subs	r3, r2, r3
 8005958:	2b02      	cmp	r3, #2
 800595a:	d901      	bls.n	8005960 <HAL_RCC_OscConfig+0x2e4>
          {
            return HAL_TIMEOUT;
 800595c:	2303      	movs	r3, #3
 800595e:	e22e      	b.n	8005dbe <HAL_RCC_OscConfig+0x742>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005960:	4b92      	ldr	r3, [pc, #584]	; (8005bac <HAL_RCC_OscConfig+0x530>)
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005968:	2b00      	cmp	r3, #0
 800596a:	d0f0      	beq.n	800594e <HAL_RCC_OscConfig+0x2d2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800596c:	4b8f      	ldr	r3, [pc, #572]	; (8005bac <HAL_RCC_OscConfig+0x530>)
 800596e:	68db      	ldr	r3, [r3, #12]
 8005970:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	6a1b      	ldr	r3, [r3, #32]
 8005978:	061b      	lsls	r3, r3, #24
 800597a:	498c      	ldr	r1, [pc, #560]	; (8005bac <HAL_RCC_OscConfig+0x530>)
 800597c:	4313      	orrs	r3, r2
 800597e:	60cb      	str	r3, [r1, #12]
 8005980:	e018      	b.n	80059b4 <HAL_RCC_OscConfig+0x338>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8005982:	4b8a      	ldr	r3, [pc, #552]	; (8005bac <HAL_RCC_OscConfig+0x530>)
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	4a89      	ldr	r2, [pc, #548]	; (8005bac <HAL_RCC_OscConfig+0x530>)
 8005988:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800598c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800598e:	f7fd f999 	bl	8002cc4 <HAL_GetTick>
 8005992:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8005994:	e008      	b.n	80059a8 <HAL_RCC_OscConfig+0x32c>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8005996:	f7fd f995 	bl	8002cc4 <HAL_GetTick>
 800599a:	4602      	mov	r2, r0
 800599c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800599e:	1ad3      	subs	r3, r2, r3
 80059a0:	2b02      	cmp	r3, #2
 80059a2:	d901      	bls.n	80059a8 <HAL_RCC_OscConfig+0x32c>
          {
            return HAL_TIMEOUT;
 80059a4:	2303      	movs	r3, #3
 80059a6:	e20a      	b.n	8005dbe <HAL_RCC_OscConfig+0x742>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80059a8:	4b80      	ldr	r3, [pc, #512]	; (8005bac <HAL_RCC_OscConfig+0x530>)
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d1f0      	bne.n	8005996 <HAL_RCC_OscConfig+0x31a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	f003 0308 	and.w	r3, r3, #8
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d036      	beq.n	8005a2e <HAL_RCC_OscConfig+0x3b2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	695b      	ldr	r3, [r3, #20]
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d019      	beq.n	80059fc <HAL_RCC_OscConfig+0x380>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80059c8:	4b78      	ldr	r3, [pc, #480]	; (8005bac <HAL_RCC_OscConfig+0x530>)
 80059ca:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80059cc:	4a77      	ldr	r2, [pc, #476]	; (8005bac <HAL_RCC_OscConfig+0x530>)
 80059ce:	f043 0301 	orr.w	r3, r3, #1
 80059d2:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80059d4:	f7fd f976 	bl	8002cc4 <HAL_GetTick>
 80059d8:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80059da:	e008      	b.n	80059ee <HAL_RCC_OscConfig+0x372>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80059dc:	f7fd f972 	bl	8002cc4 <HAL_GetTick>
 80059e0:	4602      	mov	r2, r0
 80059e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059e4:	1ad3      	subs	r3, r2, r3
 80059e6:	2b02      	cmp	r3, #2
 80059e8:	d901      	bls.n	80059ee <HAL_RCC_OscConfig+0x372>
        {
          return HAL_TIMEOUT;
 80059ea:	2303      	movs	r3, #3
 80059ec:	e1e7      	b.n	8005dbe <HAL_RCC_OscConfig+0x742>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80059ee:	4b6f      	ldr	r3, [pc, #444]	; (8005bac <HAL_RCC_OscConfig+0x530>)
 80059f0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80059f2:	f003 0302 	and.w	r3, r3, #2
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d0f0      	beq.n	80059dc <HAL_RCC_OscConfig+0x360>
 80059fa:	e018      	b.n	8005a2e <HAL_RCC_OscConfig+0x3b2>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80059fc:	4b6b      	ldr	r3, [pc, #428]	; (8005bac <HAL_RCC_OscConfig+0x530>)
 80059fe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005a00:	4a6a      	ldr	r2, [pc, #424]	; (8005bac <HAL_RCC_OscConfig+0x530>)
 8005a02:	f023 0301 	bic.w	r3, r3, #1
 8005a06:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a08:	f7fd f95c 	bl	8002cc4 <HAL_GetTick>
 8005a0c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8005a0e:	e008      	b.n	8005a22 <HAL_RCC_OscConfig+0x3a6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005a10:	f7fd f958 	bl	8002cc4 <HAL_GetTick>
 8005a14:	4602      	mov	r2, r0
 8005a16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a18:	1ad3      	subs	r3, r2, r3
 8005a1a:	2b02      	cmp	r3, #2
 8005a1c:	d901      	bls.n	8005a22 <HAL_RCC_OscConfig+0x3a6>
        {
          return HAL_TIMEOUT;
 8005a1e:	2303      	movs	r3, #3
 8005a20:	e1cd      	b.n	8005dbe <HAL_RCC_OscConfig+0x742>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8005a22:	4b62      	ldr	r3, [pc, #392]	; (8005bac <HAL_RCC_OscConfig+0x530>)
 8005a24:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005a26:	f003 0302 	and.w	r3, r3, #2
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d1f0      	bne.n	8005a10 <HAL_RCC_OscConfig+0x394>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	f003 0320 	and.w	r3, r3, #32
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d036      	beq.n	8005aa8 <HAL_RCC_OscConfig+0x42c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	699b      	ldr	r3, [r3, #24]
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d019      	beq.n	8005a76 <HAL_RCC_OscConfig+0x3fa>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005a42:	4b5a      	ldr	r3, [pc, #360]	; (8005bac <HAL_RCC_OscConfig+0x530>)
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	4a59      	ldr	r2, [pc, #356]	; (8005bac <HAL_RCC_OscConfig+0x530>)
 8005a48:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8005a4c:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8005a4e:	f7fd f939 	bl	8002cc4 <HAL_GetTick>
 8005a52:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8005a54:	e008      	b.n	8005a68 <HAL_RCC_OscConfig+0x3ec>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8005a56:	f7fd f935 	bl	8002cc4 <HAL_GetTick>
 8005a5a:	4602      	mov	r2, r0
 8005a5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a5e:	1ad3      	subs	r3, r2, r3
 8005a60:	2b02      	cmp	r3, #2
 8005a62:	d901      	bls.n	8005a68 <HAL_RCC_OscConfig+0x3ec>
        {
          return HAL_TIMEOUT;
 8005a64:	2303      	movs	r3, #3
 8005a66:	e1aa      	b.n	8005dbe <HAL_RCC_OscConfig+0x742>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8005a68:	4b50      	ldr	r3, [pc, #320]	; (8005bac <HAL_RCC_OscConfig+0x530>)
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d0f0      	beq.n	8005a56 <HAL_RCC_OscConfig+0x3da>
 8005a74:	e018      	b.n	8005aa8 <HAL_RCC_OscConfig+0x42c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005a76:	4b4d      	ldr	r3, [pc, #308]	; (8005bac <HAL_RCC_OscConfig+0x530>)
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	4a4c      	ldr	r2, [pc, #304]	; (8005bac <HAL_RCC_OscConfig+0x530>)
 8005a7c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005a80:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8005a82:	f7fd f91f 	bl	8002cc4 <HAL_GetTick>
 8005a86:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8005a88:	e008      	b.n	8005a9c <HAL_RCC_OscConfig+0x420>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8005a8a:	f7fd f91b 	bl	8002cc4 <HAL_GetTick>
 8005a8e:	4602      	mov	r2, r0
 8005a90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a92:	1ad3      	subs	r3, r2, r3
 8005a94:	2b02      	cmp	r3, #2
 8005a96:	d901      	bls.n	8005a9c <HAL_RCC_OscConfig+0x420>
        {
          return HAL_TIMEOUT;
 8005a98:	2303      	movs	r3, #3
 8005a9a:	e190      	b.n	8005dbe <HAL_RCC_OscConfig+0x742>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8005a9c:	4b43      	ldr	r3, [pc, #268]	; (8005bac <HAL_RCC_OscConfig+0x530>)
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d1f0      	bne.n	8005a8a <HAL_RCC_OscConfig+0x40e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	f003 0304 	and.w	r3, r3, #4
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	f000 8085 	beq.w	8005bc0 <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8005ab6:	4b3e      	ldr	r3, [pc, #248]	; (8005bb0 <HAL_RCC_OscConfig+0x534>)
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	4a3d      	ldr	r2, [pc, #244]	; (8005bb0 <HAL_RCC_OscConfig+0x534>)
 8005abc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005ac0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005ac2:	f7fd f8ff 	bl	8002cc4 <HAL_GetTick>
 8005ac6:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005ac8:	e008      	b.n	8005adc <HAL_RCC_OscConfig+0x460>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8005aca:	f7fd f8fb 	bl	8002cc4 <HAL_GetTick>
 8005ace:	4602      	mov	r2, r0
 8005ad0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ad2:	1ad3      	subs	r3, r2, r3
 8005ad4:	2b64      	cmp	r3, #100	; 0x64
 8005ad6:	d901      	bls.n	8005adc <HAL_RCC_OscConfig+0x460>
      {
        return HAL_TIMEOUT;
 8005ad8:	2303      	movs	r3, #3
 8005ada:	e170      	b.n	8005dbe <HAL_RCC_OscConfig+0x742>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005adc:	4b34      	ldr	r3, [pc, #208]	; (8005bb0 <HAL_RCC_OscConfig+0x534>)
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d0f0      	beq.n	8005aca <HAL_RCC_OscConfig+0x44e>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	689b      	ldr	r3, [r3, #8]
 8005aec:	2b01      	cmp	r3, #1
 8005aee:	d106      	bne.n	8005afe <HAL_RCC_OscConfig+0x482>
 8005af0:	4b2e      	ldr	r3, [pc, #184]	; (8005bac <HAL_RCC_OscConfig+0x530>)
 8005af2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005af4:	4a2d      	ldr	r2, [pc, #180]	; (8005bac <HAL_RCC_OscConfig+0x530>)
 8005af6:	f043 0301 	orr.w	r3, r3, #1
 8005afa:	6713      	str	r3, [r2, #112]	; 0x70
 8005afc:	e02d      	b.n	8005b5a <HAL_RCC_OscConfig+0x4de>
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	689b      	ldr	r3, [r3, #8]
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d10c      	bne.n	8005b20 <HAL_RCC_OscConfig+0x4a4>
 8005b06:	4b29      	ldr	r3, [pc, #164]	; (8005bac <HAL_RCC_OscConfig+0x530>)
 8005b08:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b0a:	4a28      	ldr	r2, [pc, #160]	; (8005bac <HAL_RCC_OscConfig+0x530>)
 8005b0c:	f023 0301 	bic.w	r3, r3, #1
 8005b10:	6713      	str	r3, [r2, #112]	; 0x70
 8005b12:	4b26      	ldr	r3, [pc, #152]	; (8005bac <HAL_RCC_OscConfig+0x530>)
 8005b14:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b16:	4a25      	ldr	r2, [pc, #148]	; (8005bac <HAL_RCC_OscConfig+0x530>)
 8005b18:	f023 0304 	bic.w	r3, r3, #4
 8005b1c:	6713      	str	r3, [r2, #112]	; 0x70
 8005b1e:	e01c      	b.n	8005b5a <HAL_RCC_OscConfig+0x4de>
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	689b      	ldr	r3, [r3, #8]
 8005b24:	2b05      	cmp	r3, #5
 8005b26:	d10c      	bne.n	8005b42 <HAL_RCC_OscConfig+0x4c6>
 8005b28:	4b20      	ldr	r3, [pc, #128]	; (8005bac <HAL_RCC_OscConfig+0x530>)
 8005b2a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b2c:	4a1f      	ldr	r2, [pc, #124]	; (8005bac <HAL_RCC_OscConfig+0x530>)
 8005b2e:	f043 0304 	orr.w	r3, r3, #4
 8005b32:	6713      	str	r3, [r2, #112]	; 0x70
 8005b34:	4b1d      	ldr	r3, [pc, #116]	; (8005bac <HAL_RCC_OscConfig+0x530>)
 8005b36:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b38:	4a1c      	ldr	r2, [pc, #112]	; (8005bac <HAL_RCC_OscConfig+0x530>)
 8005b3a:	f043 0301 	orr.w	r3, r3, #1
 8005b3e:	6713      	str	r3, [r2, #112]	; 0x70
 8005b40:	e00b      	b.n	8005b5a <HAL_RCC_OscConfig+0x4de>
 8005b42:	4b1a      	ldr	r3, [pc, #104]	; (8005bac <HAL_RCC_OscConfig+0x530>)
 8005b44:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b46:	4a19      	ldr	r2, [pc, #100]	; (8005bac <HAL_RCC_OscConfig+0x530>)
 8005b48:	f023 0301 	bic.w	r3, r3, #1
 8005b4c:	6713      	str	r3, [r2, #112]	; 0x70
 8005b4e:	4b17      	ldr	r3, [pc, #92]	; (8005bac <HAL_RCC_OscConfig+0x530>)
 8005b50:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b52:	4a16      	ldr	r2, [pc, #88]	; (8005bac <HAL_RCC_OscConfig+0x530>)
 8005b54:	f023 0304 	bic.w	r3, r3, #4
 8005b58:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	689b      	ldr	r3, [r3, #8]
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d015      	beq.n	8005b8e <HAL_RCC_OscConfig+0x512>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005b62:	f7fd f8af 	bl	8002cc4 <HAL_GetTick>
 8005b66:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005b68:	e00a      	b.n	8005b80 <HAL_RCC_OscConfig+0x504>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005b6a:	f7fd f8ab 	bl	8002cc4 <HAL_GetTick>
 8005b6e:	4602      	mov	r2, r0
 8005b70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b72:	1ad3      	subs	r3, r2, r3
 8005b74:	f241 3288 	movw	r2, #5000	; 0x1388
 8005b78:	4293      	cmp	r3, r2
 8005b7a:	d901      	bls.n	8005b80 <HAL_RCC_OscConfig+0x504>
        {
          return HAL_TIMEOUT;
 8005b7c:	2303      	movs	r3, #3
 8005b7e:	e11e      	b.n	8005dbe <HAL_RCC_OscConfig+0x742>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005b80:	4b0a      	ldr	r3, [pc, #40]	; (8005bac <HAL_RCC_OscConfig+0x530>)
 8005b82:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b84:	f003 0302 	and.w	r3, r3, #2
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d0ee      	beq.n	8005b6a <HAL_RCC_OscConfig+0x4ee>
 8005b8c:	e018      	b.n	8005bc0 <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005b8e:	f7fd f899 	bl	8002cc4 <HAL_GetTick>
 8005b92:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8005b94:	e00e      	b.n	8005bb4 <HAL_RCC_OscConfig+0x538>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005b96:	f7fd f895 	bl	8002cc4 <HAL_GetTick>
 8005b9a:	4602      	mov	r2, r0
 8005b9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b9e:	1ad3      	subs	r3, r2, r3
 8005ba0:	f241 3288 	movw	r2, #5000	; 0x1388
 8005ba4:	4293      	cmp	r3, r2
 8005ba6:	d905      	bls.n	8005bb4 <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 8005ba8:	2303      	movs	r3, #3
 8005baa:	e108      	b.n	8005dbe <HAL_RCC_OscConfig+0x742>
 8005bac:	58024400 	.word	0x58024400
 8005bb0:	58024800 	.word	0x58024800
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8005bb4:	4b84      	ldr	r3, [pc, #528]	; (8005dc8 <HAL_RCC_OscConfig+0x74c>)
 8005bb6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005bb8:	f003 0302 	and.w	r3, r3, #2
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d1ea      	bne.n	8005b96 <HAL_RCC_OscConfig+0x51a>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	f000 80f9 	beq.w	8005dbc <HAL_RCC_OscConfig+0x740>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8005bca:	4b7f      	ldr	r3, [pc, #508]	; (8005dc8 <HAL_RCC_OscConfig+0x74c>)
 8005bcc:	691b      	ldr	r3, [r3, #16]
 8005bce:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005bd2:	2b18      	cmp	r3, #24
 8005bd4:	f000 80b4 	beq.w	8005d40 <HAL_RCC_OscConfig+0x6c4>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bdc:	2b02      	cmp	r3, #2
 8005bde:	f040 8095 	bne.w	8005d0c <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005be2:	4b79      	ldr	r3, [pc, #484]	; (8005dc8 <HAL_RCC_OscConfig+0x74c>)
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	4a78      	ldr	r2, [pc, #480]	; (8005dc8 <HAL_RCC_OscConfig+0x74c>)
 8005be8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005bec:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005bee:	f7fd f869 	bl	8002cc4 <HAL_GetTick>
 8005bf2:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005bf4:	e008      	b.n	8005c08 <HAL_RCC_OscConfig+0x58c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005bf6:	f7fd f865 	bl	8002cc4 <HAL_GetTick>
 8005bfa:	4602      	mov	r2, r0
 8005bfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bfe:	1ad3      	subs	r3, r2, r3
 8005c00:	2b02      	cmp	r3, #2
 8005c02:	d901      	bls.n	8005c08 <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 8005c04:	2303      	movs	r3, #3
 8005c06:	e0da      	b.n	8005dbe <HAL_RCC_OscConfig+0x742>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005c08:	4b6f      	ldr	r3, [pc, #444]	; (8005dc8 <HAL_RCC_OscConfig+0x74c>)
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d1f0      	bne.n	8005bf6 <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005c14:	4b6c      	ldr	r3, [pc, #432]	; (8005dc8 <HAL_RCC_OscConfig+0x74c>)
 8005c16:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005c18:	4b6c      	ldr	r3, [pc, #432]	; (8005dcc <HAL_RCC_OscConfig+0x750>)
 8005c1a:	4013      	ands	r3, r2
 8005c1c:	687a      	ldr	r2, [r7, #4]
 8005c1e:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8005c20:	687a      	ldr	r2, [r7, #4]
 8005c22:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8005c24:	0112      	lsls	r2, r2, #4
 8005c26:	430a      	orrs	r2, r1
 8005c28:	4967      	ldr	r1, [pc, #412]	; (8005dc8 <HAL_RCC_OscConfig+0x74c>)
 8005c2a:	4313      	orrs	r3, r2
 8005c2c:	628b      	str	r3, [r1, #40]	; 0x28
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c32:	3b01      	subs	r3, #1
 8005c34:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005c3c:	3b01      	subs	r3, #1
 8005c3e:	025b      	lsls	r3, r3, #9
 8005c40:	b29b      	uxth	r3, r3
 8005c42:	431a      	orrs	r2, r3
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c48:	3b01      	subs	r3, #1
 8005c4a:	041b      	lsls	r3, r3, #16
 8005c4c:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8005c50:	431a      	orrs	r2, r3
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005c56:	3b01      	subs	r3, #1
 8005c58:	061b      	lsls	r3, r3, #24
 8005c5a:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8005c5e:	495a      	ldr	r1, [pc, #360]	; (8005dc8 <HAL_RCC_OscConfig+0x74c>)
 8005c60:	4313      	orrs	r3, r2
 8005c62:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 8005c64:	4b58      	ldr	r3, [pc, #352]	; (8005dc8 <HAL_RCC_OscConfig+0x74c>)
 8005c66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c68:	4a57      	ldr	r2, [pc, #348]	; (8005dc8 <HAL_RCC_OscConfig+0x74c>)
 8005c6a:	f023 0301 	bic.w	r3, r3, #1
 8005c6e:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8005c70:	4b55      	ldr	r3, [pc, #340]	; (8005dc8 <HAL_RCC_OscConfig+0x74c>)
 8005c72:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005c74:	4b56      	ldr	r3, [pc, #344]	; (8005dd0 <HAL_RCC_OscConfig+0x754>)
 8005c76:	4013      	ands	r3, r2
 8005c78:	687a      	ldr	r2, [r7, #4]
 8005c7a:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8005c7c:	00d2      	lsls	r2, r2, #3
 8005c7e:	4952      	ldr	r1, [pc, #328]	; (8005dc8 <HAL_RCC_OscConfig+0x74c>)
 8005c80:	4313      	orrs	r3, r2
 8005c82:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8005c84:	4b50      	ldr	r3, [pc, #320]	; (8005dc8 <HAL_RCC_OscConfig+0x74c>)
 8005c86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c88:	f023 020c 	bic.w	r2, r3, #12
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c90:	494d      	ldr	r1, [pc, #308]	; (8005dc8 <HAL_RCC_OscConfig+0x74c>)
 8005c92:	4313      	orrs	r3, r2
 8005c94:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8005c96:	4b4c      	ldr	r3, [pc, #304]	; (8005dc8 <HAL_RCC_OscConfig+0x74c>)
 8005c98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c9a:	f023 0202 	bic.w	r2, r3, #2
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005ca2:	4949      	ldr	r1, [pc, #292]	; (8005dc8 <HAL_RCC_OscConfig+0x74c>)
 8005ca4:	4313      	orrs	r3, r2
 8005ca6:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8005ca8:	4b47      	ldr	r3, [pc, #284]	; (8005dc8 <HAL_RCC_OscConfig+0x74c>)
 8005caa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005cac:	4a46      	ldr	r2, [pc, #280]	; (8005dc8 <HAL_RCC_OscConfig+0x74c>)
 8005cae:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005cb2:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005cb4:	4b44      	ldr	r3, [pc, #272]	; (8005dc8 <HAL_RCC_OscConfig+0x74c>)
 8005cb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005cb8:	4a43      	ldr	r2, [pc, #268]	; (8005dc8 <HAL_RCC_OscConfig+0x74c>)
 8005cba:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005cbe:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8005cc0:	4b41      	ldr	r3, [pc, #260]	; (8005dc8 <HAL_RCC_OscConfig+0x74c>)
 8005cc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005cc4:	4a40      	ldr	r2, [pc, #256]	; (8005dc8 <HAL_RCC_OscConfig+0x74c>)
 8005cc6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005cca:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 8005ccc:	4b3e      	ldr	r3, [pc, #248]	; (8005dc8 <HAL_RCC_OscConfig+0x74c>)
 8005cce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005cd0:	4a3d      	ldr	r2, [pc, #244]	; (8005dc8 <HAL_RCC_OscConfig+0x74c>)
 8005cd2:	f043 0301 	orr.w	r3, r3, #1
 8005cd6:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005cd8:	4b3b      	ldr	r3, [pc, #236]	; (8005dc8 <HAL_RCC_OscConfig+0x74c>)
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	4a3a      	ldr	r2, [pc, #232]	; (8005dc8 <HAL_RCC_OscConfig+0x74c>)
 8005cde:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005ce2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ce4:	f7fc ffee 	bl	8002cc4 <HAL_GetTick>
 8005ce8:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005cea:	e008      	b.n	8005cfe <HAL_RCC_OscConfig+0x682>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005cec:	f7fc ffea 	bl	8002cc4 <HAL_GetTick>
 8005cf0:	4602      	mov	r2, r0
 8005cf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cf4:	1ad3      	subs	r3, r2, r3
 8005cf6:	2b02      	cmp	r3, #2
 8005cf8:	d901      	bls.n	8005cfe <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 8005cfa:	2303      	movs	r3, #3
 8005cfc:	e05f      	b.n	8005dbe <HAL_RCC_OscConfig+0x742>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005cfe:	4b32      	ldr	r3, [pc, #200]	; (8005dc8 <HAL_RCC_OscConfig+0x74c>)
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d0f0      	beq.n	8005cec <HAL_RCC_OscConfig+0x670>
 8005d0a:	e057      	b.n	8005dbc <HAL_RCC_OscConfig+0x740>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005d0c:	4b2e      	ldr	r3, [pc, #184]	; (8005dc8 <HAL_RCC_OscConfig+0x74c>)
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	4a2d      	ldr	r2, [pc, #180]	; (8005dc8 <HAL_RCC_OscConfig+0x74c>)
 8005d12:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005d16:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d18:	f7fc ffd4 	bl	8002cc4 <HAL_GetTick>
 8005d1c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005d1e:	e008      	b.n	8005d32 <HAL_RCC_OscConfig+0x6b6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005d20:	f7fc ffd0 	bl	8002cc4 <HAL_GetTick>
 8005d24:	4602      	mov	r2, r0
 8005d26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d28:	1ad3      	subs	r3, r2, r3
 8005d2a:	2b02      	cmp	r3, #2
 8005d2c:	d901      	bls.n	8005d32 <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 8005d2e:	2303      	movs	r3, #3
 8005d30:	e045      	b.n	8005dbe <HAL_RCC_OscConfig+0x742>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005d32:	4b25      	ldr	r3, [pc, #148]	; (8005dc8 <HAL_RCC_OscConfig+0x74c>)
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d1f0      	bne.n	8005d20 <HAL_RCC_OscConfig+0x6a4>
 8005d3e:	e03d      	b.n	8005dbc <HAL_RCC_OscConfig+0x740>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8005d40:	4b21      	ldr	r3, [pc, #132]	; (8005dc8 <HAL_RCC_OscConfig+0x74c>)
 8005d42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d44:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8005d46:	4b20      	ldr	r3, [pc, #128]	; (8005dc8 <HAL_RCC_OscConfig+0x74c>)
 8005d48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d4a:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d50:	2b01      	cmp	r3, #1
 8005d52:	d031      	beq.n	8005db8 <HAL_RCC_OscConfig+0x73c>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005d54:	693b      	ldr	r3, [r7, #16]
 8005d56:	f003 0203 	and.w	r2, r3, #3
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005d5e:	429a      	cmp	r2, r3
 8005d60:	d12a      	bne.n	8005db8 <HAL_RCC_OscConfig+0x73c>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8005d62:	693b      	ldr	r3, [r7, #16]
 8005d64:	091b      	lsrs	r3, r3, #4
 8005d66:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005d6e:	429a      	cmp	r2, r3
 8005d70:	d122      	bne.n	8005db8 <HAL_RCC_OscConfig+0x73c>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d7c:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8005d7e:	429a      	cmp	r2, r3
 8005d80:	d11a      	bne.n	8005db8 <HAL_RCC_OscConfig+0x73c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	0a5b      	lsrs	r3, r3, #9
 8005d86:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d8e:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8005d90:	429a      	cmp	r2, r3
 8005d92:	d111      	bne.n	8005db8 <HAL_RCC_OscConfig+0x73c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	0c1b      	lsrs	r3, r3, #16
 8005d98:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005da0:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8005da2:	429a      	cmp	r2, r3
 8005da4:	d108      	bne.n	8005db8 <HAL_RCC_OscConfig+0x73c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	0e1b      	lsrs	r3, r3, #24
 8005daa:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005db2:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8005db4:	429a      	cmp	r2, r3
 8005db6:	d001      	beq.n	8005dbc <HAL_RCC_OscConfig+0x740>
      {
        return HAL_ERROR;
 8005db8:	2301      	movs	r3, #1
 8005dba:	e000      	b.n	8005dbe <HAL_RCC_OscConfig+0x742>
      }
    }
  }
  return HAL_OK;
 8005dbc:	2300      	movs	r3, #0
}
 8005dbe:	4618      	mov	r0, r3
 8005dc0:	3730      	adds	r7, #48	; 0x30
 8005dc2:	46bd      	mov	sp, r7
 8005dc4:	bd80      	pop	{r7, pc}
 8005dc6:	bf00      	nop
 8005dc8:	58024400 	.word	0x58024400
 8005dcc:	fffffc0c 	.word	0xfffffc0c
 8005dd0:	ffff0007 	.word	0xffff0007

08005dd4 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005dd4:	b580      	push	{r7, lr}
 8005dd6:	b086      	sub	sp, #24
 8005dd8:	af00      	add	r7, sp, #0
 8005dda:	6078      	str	r0, [r7, #4]
 8005ddc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d101      	bne.n	8005de8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005de4:	2301      	movs	r3, #1
 8005de6:	e19c      	b.n	8006122 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005de8:	4b8a      	ldr	r3, [pc, #552]	; (8006014 <HAL_RCC_ClockConfig+0x240>)
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	f003 030f 	and.w	r3, r3, #15
 8005df0:	683a      	ldr	r2, [r7, #0]
 8005df2:	429a      	cmp	r2, r3
 8005df4:	d910      	bls.n	8005e18 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005df6:	4b87      	ldr	r3, [pc, #540]	; (8006014 <HAL_RCC_ClockConfig+0x240>)
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	f023 020f 	bic.w	r2, r3, #15
 8005dfe:	4985      	ldr	r1, [pc, #532]	; (8006014 <HAL_RCC_ClockConfig+0x240>)
 8005e00:	683b      	ldr	r3, [r7, #0]
 8005e02:	4313      	orrs	r3, r2
 8005e04:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005e06:	4b83      	ldr	r3, [pc, #524]	; (8006014 <HAL_RCC_ClockConfig+0x240>)
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	f003 030f 	and.w	r3, r3, #15
 8005e0e:	683a      	ldr	r2, [r7, #0]
 8005e10:	429a      	cmp	r2, r3
 8005e12:	d001      	beq.n	8005e18 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8005e14:	2301      	movs	r3, #1
 8005e16:	e184      	b.n	8006122 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	f003 0304 	and.w	r3, r3, #4
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d010      	beq.n	8005e46 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	691a      	ldr	r2, [r3, #16]
 8005e28:	4b7b      	ldr	r3, [pc, #492]	; (8006018 <HAL_RCC_ClockConfig+0x244>)
 8005e2a:	699b      	ldr	r3, [r3, #24]
 8005e2c:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8005e30:	429a      	cmp	r2, r3
 8005e32:	d908      	bls.n	8005e46 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8005e34:	4b78      	ldr	r3, [pc, #480]	; (8006018 <HAL_RCC_ClockConfig+0x244>)
 8005e36:	699b      	ldr	r3, [r3, #24]
 8005e38:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	691b      	ldr	r3, [r3, #16]
 8005e40:	4975      	ldr	r1, [pc, #468]	; (8006018 <HAL_RCC_ClockConfig+0x244>)
 8005e42:	4313      	orrs	r3, r2
 8005e44:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	f003 0308 	and.w	r3, r3, #8
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d010      	beq.n	8005e74 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	695a      	ldr	r2, [r3, #20]
 8005e56:	4b70      	ldr	r3, [pc, #448]	; (8006018 <HAL_RCC_ClockConfig+0x244>)
 8005e58:	69db      	ldr	r3, [r3, #28]
 8005e5a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8005e5e:	429a      	cmp	r2, r3
 8005e60:	d908      	bls.n	8005e74 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8005e62:	4b6d      	ldr	r3, [pc, #436]	; (8006018 <HAL_RCC_ClockConfig+0x244>)
 8005e64:	69db      	ldr	r3, [r3, #28]
 8005e66:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	695b      	ldr	r3, [r3, #20]
 8005e6e:	496a      	ldr	r1, [pc, #424]	; (8006018 <HAL_RCC_ClockConfig+0x244>)
 8005e70:	4313      	orrs	r3, r2
 8005e72:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	f003 0310 	and.w	r3, r3, #16
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d010      	beq.n	8005ea2 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	699a      	ldr	r2, [r3, #24]
 8005e84:	4b64      	ldr	r3, [pc, #400]	; (8006018 <HAL_RCC_ClockConfig+0x244>)
 8005e86:	69db      	ldr	r3, [r3, #28]
 8005e88:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8005e8c:	429a      	cmp	r2, r3
 8005e8e:	d908      	bls.n	8005ea2 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8005e90:	4b61      	ldr	r3, [pc, #388]	; (8006018 <HAL_RCC_ClockConfig+0x244>)
 8005e92:	69db      	ldr	r3, [r3, #28]
 8005e94:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	699b      	ldr	r3, [r3, #24]
 8005e9c:	495e      	ldr	r1, [pc, #376]	; (8006018 <HAL_RCC_ClockConfig+0x244>)
 8005e9e:	4313      	orrs	r3, r2
 8005ea0:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	f003 0320 	and.w	r3, r3, #32
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d010      	beq.n	8005ed0 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	69da      	ldr	r2, [r3, #28]
 8005eb2:	4b59      	ldr	r3, [pc, #356]	; (8006018 <HAL_RCC_ClockConfig+0x244>)
 8005eb4:	6a1b      	ldr	r3, [r3, #32]
 8005eb6:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8005eba:	429a      	cmp	r2, r3
 8005ebc:	d908      	bls.n	8005ed0 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8005ebe:	4b56      	ldr	r3, [pc, #344]	; (8006018 <HAL_RCC_ClockConfig+0x244>)
 8005ec0:	6a1b      	ldr	r3, [r3, #32]
 8005ec2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	69db      	ldr	r3, [r3, #28]
 8005eca:	4953      	ldr	r1, [pc, #332]	; (8006018 <HAL_RCC_ClockConfig+0x244>)
 8005ecc:	4313      	orrs	r3, r2
 8005ece:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	f003 0302 	and.w	r3, r3, #2
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	d010      	beq.n	8005efe <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	68da      	ldr	r2, [r3, #12]
 8005ee0:	4b4d      	ldr	r3, [pc, #308]	; (8006018 <HAL_RCC_ClockConfig+0x244>)
 8005ee2:	699b      	ldr	r3, [r3, #24]
 8005ee4:	f003 030f 	and.w	r3, r3, #15
 8005ee8:	429a      	cmp	r2, r3
 8005eea:	d908      	bls.n	8005efe <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005eec:	4b4a      	ldr	r3, [pc, #296]	; (8006018 <HAL_RCC_ClockConfig+0x244>)
 8005eee:	699b      	ldr	r3, [r3, #24]
 8005ef0:	f023 020f 	bic.w	r2, r3, #15
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	68db      	ldr	r3, [r3, #12]
 8005ef8:	4947      	ldr	r1, [pc, #284]	; (8006018 <HAL_RCC_ClockConfig+0x244>)
 8005efa:	4313      	orrs	r3, r2
 8005efc:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	f003 0301 	and.w	r3, r3, #1
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d055      	beq.n	8005fb6 <HAL_RCC_ClockConfig+0x1e2>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8005f0a:	4b43      	ldr	r3, [pc, #268]	; (8006018 <HAL_RCC_ClockConfig+0x244>)
 8005f0c:	699b      	ldr	r3, [r3, #24]
 8005f0e:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	689b      	ldr	r3, [r3, #8]
 8005f16:	4940      	ldr	r1, [pc, #256]	; (8006018 <HAL_RCC_ClockConfig+0x244>)
 8005f18:	4313      	orrs	r3, r2
 8005f1a:	618b      	str	r3, [r1, #24]
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	685b      	ldr	r3, [r3, #4]
 8005f20:	2b02      	cmp	r3, #2
 8005f22:	d107      	bne.n	8005f34 <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005f24:	4b3c      	ldr	r3, [pc, #240]	; (8006018 <HAL_RCC_ClockConfig+0x244>)
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d121      	bne.n	8005f74 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8005f30:	2301      	movs	r3, #1
 8005f32:	e0f6      	b.n	8006122 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	685b      	ldr	r3, [r3, #4]
 8005f38:	2b03      	cmp	r3, #3
 8005f3a:	d107      	bne.n	8005f4c <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005f3c:	4b36      	ldr	r3, [pc, #216]	; (8006018 <HAL_RCC_ClockConfig+0x244>)
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d115      	bne.n	8005f74 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8005f48:	2301      	movs	r3, #1
 8005f4a:	e0ea      	b.n	8006122 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	685b      	ldr	r3, [r3, #4]
 8005f50:	2b01      	cmp	r3, #1
 8005f52:	d107      	bne.n	8005f64 <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005f54:	4b30      	ldr	r3, [pc, #192]	; (8006018 <HAL_RCC_ClockConfig+0x244>)
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d109      	bne.n	8005f74 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8005f60:	2301      	movs	r3, #1
 8005f62:	e0de      	b.n	8006122 <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005f64:	4b2c      	ldr	r3, [pc, #176]	; (8006018 <HAL_RCC_ClockConfig+0x244>)
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	f003 0304 	and.w	r3, r3, #4
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d101      	bne.n	8005f74 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8005f70:	2301      	movs	r3, #1
 8005f72:	e0d6      	b.n	8006122 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005f74:	4b28      	ldr	r3, [pc, #160]	; (8006018 <HAL_RCC_ClockConfig+0x244>)
 8005f76:	691b      	ldr	r3, [r3, #16]
 8005f78:	f023 0207 	bic.w	r2, r3, #7
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	685b      	ldr	r3, [r3, #4]
 8005f80:	4925      	ldr	r1, [pc, #148]	; (8006018 <HAL_RCC_ClockConfig+0x244>)
 8005f82:	4313      	orrs	r3, r2
 8005f84:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005f86:	f7fc fe9d 	bl	8002cc4 <HAL_GetTick>
 8005f8a:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005f8c:	e00a      	b.n	8005fa4 <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005f8e:	f7fc fe99 	bl	8002cc4 <HAL_GetTick>
 8005f92:	4602      	mov	r2, r0
 8005f94:	697b      	ldr	r3, [r7, #20]
 8005f96:	1ad3      	subs	r3, r2, r3
 8005f98:	f241 3288 	movw	r2, #5000	; 0x1388
 8005f9c:	4293      	cmp	r3, r2
 8005f9e:	d901      	bls.n	8005fa4 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8005fa0:	2303      	movs	r3, #3
 8005fa2:	e0be      	b.n	8006122 <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005fa4:	4b1c      	ldr	r3, [pc, #112]	; (8006018 <HAL_RCC_ClockConfig+0x244>)
 8005fa6:	691b      	ldr	r3, [r3, #16]
 8005fa8:	f003 0238 	and.w	r2, r3, #56	; 0x38
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	685b      	ldr	r3, [r3, #4]
 8005fb0:	00db      	lsls	r3, r3, #3
 8005fb2:	429a      	cmp	r2, r3
 8005fb4:	d1eb      	bne.n	8005f8e <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	f003 0302 	and.w	r3, r3, #2
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d010      	beq.n	8005fe4 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	68da      	ldr	r2, [r3, #12]
 8005fc6:	4b14      	ldr	r3, [pc, #80]	; (8006018 <HAL_RCC_ClockConfig+0x244>)
 8005fc8:	699b      	ldr	r3, [r3, #24]
 8005fca:	f003 030f 	and.w	r3, r3, #15
 8005fce:	429a      	cmp	r2, r3
 8005fd0:	d208      	bcs.n	8005fe4 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005fd2:	4b11      	ldr	r3, [pc, #68]	; (8006018 <HAL_RCC_ClockConfig+0x244>)
 8005fd4:	699b      	ldr	r3, [r3, #24]
 8005fd6:	f023 020f 	bic.w	r2, r3, #15
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	68db      	ldr	r3, [r3, #12]
 8005fde:	490e      	ldr	r1, [pc, #56]	; (8006018 <HAL_RCC_ClockConfig+0x244>)
 8005fe0:	4313      	orrs	r3, r2
 8005fe2:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005fe4:	4b0b      	ldr	r3, [pc, #44]	; (8006014 <HAL_RCC_ClockConfig+0x240>)
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	f003 030f 	and.w	r3, r3, #15
 8005fec:	683a      	ldr	r2, [r7, #0]
 8005fee:	429a      	cmp	r2, r3
 8005ff0:	d214      	bcs.n	800601c <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005ff2:	4b08      	ldr	r3, [pc, #32]	; (8006014 <HAL_RCC_ClockConfig+0x240>)
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	f023 020f 	bic.w	r2, r3, #15
 8005ffa:	4906      	ldr	r1, [pc, #24]	; (8006014 <HAL_RCC_ClockConfig+0x240>)
 8005ffc:	683b      	ldr	r3, [r7, #0]
 8005ffe:	4313      	orrs	r3, r2
 8006000:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006002:	4b04      	ldr	r3, [pc, #16]	; (8006014 <HAL_RCC_ClockConfig+0x240>)
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	f003 030f 	and.w	r3, r3, #15
 800600a:	683a      	ldr	r2, [r7, #0]
 800600c:	429a      	cmp	r2, r3
 800600e:	d005      	beq.n	800601c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8006010:	2301      	movs	r3, #1
 8006012:	e086      	b.n	8006122 <HAL_RCC_ClockConfig+0x34e>
 8006014:	52002000 	.word	0x52002000
 8006018:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	f003 0304 	and.w	r3, r3, #4
 8006024:	2b00      	cmp	r3, #0
 8006026:	d010      	beq.n	800604a <HAL_RCC_ClockConfig+0x276>
 {
#if defined(RCC_D1CFGR_D1PPRE)
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	691a      	ldr	r2, [r3, #16]
 800602c:	4b3f      	ldr	r3, [pc, #252]	; (800612c <HAL_RCC_ClockConfig+0x358>)
 800602e:	699b      	ldr	r3, [r3, #24]
 8006030:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8006034:	429a      	cmp	r2, r3
 8006036:	d208      	bcs.n	800604a <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8006038:	4b3c      	ldr	r3, [pc, #240]	; (800612c <HAL_RCC_ClockConfig+0x358>)
 800603a:	699b      	ldr	r3, [r3, #24]
 800603c:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	691b      	ldr	r3, [r3, #16]
 8006044:	4939      	ldr	r1, [pc, #228]	; (800612c <HAL_RCC_ClockConfig+0x358>)
 8006046:	4313      	orrs	r3, r2
 8006048:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	f003 0308 	and.w	r3, r3, #8
 8006052:	2b00      	cmp	r3, #0
 8006054:	d010      	beq.n	8006078 <HAL_RCC_ClockConfig+0x2a4>
 {
#if defined(RCC_D2CFGR_D2PPRE1)
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	695a      	ldr	r2, [r3, #20]
 800605a:	4b34      	ldr	r3, [pc, #208]	; (800612c <HAL_RCC_ClockConfig+0x358>)
 800605c:	69db      	ldr	r3, [r3, #28]
 800605e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8006062:	429a      	cmp	r2, r3
 8006064:	d208      	bcs.n	8006078 <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8006066:	4b31      	ldr	r3, [pc, #196]	; (800612c <HAL_RCC_ClockConfig+0x358>)
 8006068:	69db      	ldr	r3, [r3, #28]
 800606a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	695b      	ldr	r3, [r3, #20]
 8006072:	492e      	ldr	r1, [pc, #184]	; (800612c <HAL_RCC_ClockConfig+0x358>)
 8006074:	4313      	orrs	r3, r2
 8006076:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	f003 0310 	and.w	r3, r3, #16
 8006080:	2b00      	cmp	r3, #0
 8006082:	d010      	beq.n	80060a6 <HAL_RCC_ClockConfig+0x2d2>
 {
#if defined (RCC_D2CFGR_D2PPRE2)
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	699a      	ldr	r2, [r3, #24]
 8006088:	4b28      	ldr	r3, [pc, #160]	; (800612c <HAL_RCC_ClockConfig+0x358>)
 800608a:	69db      	ldr	r3, [r3, #28]
 800608c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8006090:	429a      	cmp	r2, r3
 8006092:	d208      	bcs.n	80060a6 <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8006094:	4b25      	ldr	r3, [pc, #148]	; (800612c <HAL_RCC_ClockConfig+0x358>)
 8006096:	69db      	ldr	r3, [r3, #28]
 8006098:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	699b      	ldr	r3, [r3, #24]
 80060a0:	4922      	ldr	r1, [pc, #136]	; (800612c <HAL_RCC_ClockConfig+0x358>)
 80060a2:	4313      	orrs	r3, r2
 80060a4:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	f003 0320 	and.w	r3, r3, #32
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d010      	beq.n	80060d4 <HAL_RCC_ClockConfig+0x300>
 {
#if defined(RCC_D3CFGR_D3PPRE)
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	69da      	ldr	r2, [r3, #28]
 80060b6:	4b1d      	ldr	r3, [pc, #116]	; (800612c <HAL_RCC_ClockConfig+0x358>)
 80060b8:	6a1b      	ldr	r3, [r3, #32]
 80060ba:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80060be:	429a      	cmp	r2, r3
 80060c0:	d208      	bcs.n	80060d4 <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 80060c2:	4b1a      	ldr	r3, [pc, #104]	; (800612c <HAL_RCC_ClockConfig+0x358>)
 80060c4:	6a1b      	ldr	r3, [r3, #32]
 80060c6:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	69db      	ldr	r3, [r3, #28]
 80060ce:	4917      	ldr	r1, [pc, #92]	; (800612c <HAL_RCC_ClockConfig+0x358>)
 80060d0:	4313      	orrs	r3, r2
 80060d2:	620b      	str	r3, [r1, #32]
#endif
 }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80060d4:	f000 f834 	bl	8006140 <HAL_RCC_GetSysClockFreq>
 80060d8:	4602      	mov	r2, r0
 80060da:	4b14      	ldr	r3, [pc, #80]	; (800612c <HAL_RCC_ClockConfig+0x358>)
 80060dc:	699b      	ldr	r3, [r3, #24]
 80060de:	0a1b      	lsrs	r3, r3, #8
 80060e0:	f003 030f 	and.w	r3, r3, #15
 80060e4:	4912      	ldr	r1, [pc, #72]	; (8006130 <HAL_RCC_ClockConfig+0x35c>)
 80060e6:	5ccb      	ldrb	r3, [r1, r3]
 80060e8:	f003 031f 	and.w	r3, r3, #31
 80060ec:	fa22 f303 	lsr.w	r3, r2, r3
 80060f0:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80060f2:	4b0e      	ldr	r3, [pc, #56]	; (800612c <HAL_RCC_ClockConfig+0x358>)
 80060f4:	699b      	ldr	r3, [r3, #24]
 80060f6:	f003 030f 	and.w	r3, r3, #15
 80060fa:	4a0d      	ldr	r2, [pc, #52]	; (8006130 <HAL_RCC_ClockConfig+0x35c>)
 80060fc:	5cd3      	ldrb	r3, [r2, r3]
 80060fe:	f003 031f 	and.w	r3, r3, #31
 8006102:	693a      	ldr	r2, [r7, #16]
 8006104:	fa22 f303 	lsr.w	r3, r2, r3
 8006108:	4a0a      	ldr	r2, [pc, #40]	; (8006134 <HAL_RCC_ClockConfig+0x360>)
 800610a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800610c:	4a0a      	ldr	r2, [pc, #40]	; (8006138 <HAL_RCC_ClockConfig+0x364>)
 800610e:	693b      	ldr	r3, [r7, #16]
 8006110:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 8006112:	4b0a      	ldr	r3, [pc, #40]	; (800613c <HAL_RCC_ClockConfig+0x368>)
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	4618      	mov	r0, r3
 8006118:	f7fc fd8a 	bl	8002c30 <HAL_InitTick>
 800611c:	4603      	mov	r3, r0
 800611e:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8006120:	7bfb      	ldrb	r3, [r7, #15]
}
 8006122:	4618      	mov	r0, r3
 8006124:	3718      	adds	r7, #24
 8006126:	46bd      	mov	sp, r7
 8006128:	bd80      	pop	{r7, pc}
 800612a:	bf00      	nop
 800612c:	58024400 	.word	0x58024400
 8006130:	0800c1f0 	.word	0x0800c1f0
 8006134:	24000008 	.word	0x24000008
 8006138:	24000004 	.word	0x24000004
 800613c:	2400000c 	.word	0x2400000c

08006140 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006140:	b480      	push	{r7}
 8006142:	b089      	sub	sp, #36	; 0x24
 8006144:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006146:	4bb3      	ldr	r3, [pc, #716]	; (8006414 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006148:	691b      	ldr	r3, [r3, #16]
 800614a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800614e:	2b18      	cmp	r3, #24
 8006150:	f200 8155 	bhi.w	80063fe <HAL_RCC_GetSysClockFreq+0x2be>
 8006154:	a201      	add	r2, pc, #4	; (adr r2, 800615c <HAL_RCC_GetSysClockFreq+0x1c>)
 8006156:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800615a:	bf00      	nop
 800615c:	080061c1 	.word	0x080061c1
 8006160:	080063ff 	.word	0x080063ff
 8006164:	080063ff 	.word	0x080063ff
 8006168:	080063ff 	.word	0x080063ff
 800616c:	080063ff 	.word	0x080063ff
 8006170:	080063ff 	.word	0x080063ff
 8006174:	080063ff 	.word	0x080063ff
 8006178:	080063ff 	.word	0x080063ff
 800617c:	080061e7 	.word	0x080061e7
 8006180:	080063ff 	.word	0x080063ff
 8006184:	080063ff 	.word	0x080063ff
 8006188:	080063ff 	.word	0x080063ff
 800618c:	080063ff 	.word	0x080063ff
 8006190:	080063ff 	.word	0x080063ff
 8006194:	080063ff 	.word	0x080063ff
 8006198:	080063ff 	.word	0x080063ff
 800619c:	080061ed 	.word	0x080061ed
 80061a0:	080063ff 	.word	0x080063ff
 80061a4:	080063ff 	.word	0x080063ff
 80061a8:	080063ff 	.word	0x080063ff
 80061ac:	080063ff 	.word	0x080063ff
 80061b0:	080063ff 	.word	0x080063ff
 80061b4:	080063ff 	.word	0x080063ff
 80061b8:	080063ff 	.word	0x080063ff
 80061bc:	080061f3 	.word	0x080061f3
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80061c0:	4b94      	ldr	r3, [pc, #592]	; (8006414 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	f003 0320 	and.w	r3, r3, #32
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d009      	beq.n	80061e0 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80061cc:	4b91      	ldr	r3, [pc, #580]	; (8006414 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	08db      	lsrs	r3, r3, #3
 80061d2:	f003 0303 	and.w	r3, r3, #3
 80061d6:	4a90      	ldr	r2, [pc, #576]	; (8006418 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80061d8:	fa22 f303 	lsr.w	r3, r2, r3
 80061dc:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 80061de:	e111      	b.n	8006404 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80061e0:	4b8d      	ldr	r3, [pc, #564]	; (8006418 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80061e2:	61bb      	str	r3, [r7, #24]
    break;
 80061e4:	e10e      	b.n	8006404 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 80061e6:	4b8d      	ldr	r3, [pc, #564]	; (800641c <HAL_RCC_GetSysClockFreq+0x2dc>)
 80061e8:	61bb      	str	r3, [r7, #24]
    break;
 80061ea:	e10b      	b.n	8006404 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 80061ec:	4b8c      	ldr	r3, [pc, #560]	; (8006420 <HAL_RCC_GetSysClockFreq+0x2e0>)
 80061ee:	61bb      	str	r3, [r7, #24]
    break;
 80061f0:	e108      	b.n	8006404 <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80061f2:	4b88      	ldr	r3, [pc, #544]	; (8006414 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80061f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80061f6:	f003 0303 	and.w	r3, r3, #3
 80061fa:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 80061fc:	4b85      	ldr	r3, [pc, #532]	; (8006414 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80061fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006200:	091b      	lsrs	r3, r3, #4
 8006202:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006206:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8006208:	4b82      	ldr	r3, [pc, #520]	; (8006414 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800620a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800620c:	f003 0301 	and.w	r3, r3, #1
 8006210:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8006212:	4b80      	ldr	r3, [pc, #512]	; (8006414 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006214:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006216:	08db      	lsrs	r3, r3, #3
 8006218:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800621c:	68fa      	ldr	r2, [r7, #12]
 800621e:	fb02 f303 	mul.w	r3, r2, r3
 8006222:	ee07 3a90 	vmov	s15, r3
 8006226:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800622a:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 800622e:	693b      	ldr	r3, [r7, #16]
 8006230:	2b00      	cmp	r3, #0
 8006232:	f000 80e1 	beq.w	80063f8 <HAL_RCC_GetSysClockFreq+0x2b8>
 8006236:	697b      	ldr	r3, [r7, #20]
 8006238:	2b02      	cmp	r3, #2
 800623a:	f000 8083 	beq.w	8006344 <HAL_RCC_GetSysClockFreq+0x204>
 800623e:	697b      	ldr	r3, [r7, #20]
 8006240:	2b02      	cmp	r3, #2
 8006242:	f200 80a1 	bhi.w	8006388 <HAL_RCC_GetSysClockFreq+0x248>
 8006246:	697b      	ldr	r3, [r7, #20]
 8006248:	2b00      	cmp	r3, #0
 800624a:	d003      	beq.n	8006254 <HAL_RCC_GetSysClockFreq+0x114>
 800624c:	697b      	ldr	r3, [r7, #20]
 800624e:	2b01      	cmp	r3, #1
 8006250:	d056      	beq.n	8006300 <HAL_RCC_GetSysClockFreq+0x1c0>
 8006252:	e099      	b.n	8006388 <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006254:	4b6f      	ldr	r3, [pc, #444]	; (8006414 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	f003 0320 	and.w	r3, r3, #32
 800625c:	2b00      	cmp	r3, #0
 800625e:	d02d      	beq.n	80062bc <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8006260:	4b6c      	ldr	r3, [pc, #432]	; (8006414 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	08db      	lsrs	r3, r3, #3
 8006266:	f003 0303 	and.w	r3, r3, #3
 800626a:	4a6b      	ldr	r2, [pc, #428]	; (8006418 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800626c:	fa22 f303 	lsr.w	r3, r2, r3
 8006270:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	ee07 3a90 	vmov	s15, r3
 8006278:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800627c:	693b      	ldr	r3, [r7, #16]
 800627e:	ee07 3a90 	vmov	s15, r3
 8006282:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006286:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800628a:	4b62      	ldr	r3, [pc, #392]	; (8006414 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800628c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800628e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006292:	ee07 3a90 	vmov	s15, r3
 8006296:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800629a:	ed97 6a02 	vldr	s12, [r7, #8]
 800629e:	eddf 5a61 	vldr	s11, [pc, #388]	; 8006424 <HAL_RCC_GetSysClockFreq+0x2e4>
 80062a2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80062a6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80062aa:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80062ae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80062b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80062b6:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 80062ba:	e087      	b.n	80063cc <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80062bc:	693b      	ldr	r3, [r7, #16]
 80062be:	ee07 3a90 	vmov	s15, r3
 80062c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80062c6:	eddf 6a58 	vldr	s13, [pc, #352]	; 8006428 <HAL_RCC_GetSysClockFreq+0x2e8>
 80062ca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80062ce:	4b51      	ldr	r3, [pc, #324]	; (8006414 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80062d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80062d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80062d6:	ee07 3a90 	vmov	s15, r3
 80062da:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80062de:	ed97 6a02 	vldr	s12, [r7, #8]
 80062e2:	eddf 5a50 	vldr	s11, [pc, #320]	; 8006424 <HAL_RCC_GetSysClockFreq+0x2e4>
 80062e6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80062ea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80062ee:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80062f2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80062f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80062fa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80062fe:	e065      	b.n	80063cc <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8006300:	693b      	ldr	r3, [r7, #16]
 8006302:	ee07 3a90 	vmov	s15, r3
 8006306:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800630a:	eddf 6a48 	vldr	s13, [pc, #288]	; 800642c <HAL_RCC_GetSysClockFreq+0x2ec>
 800630e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006312:	4b40      	ldr	r3, [pc, #256]	; (8006414 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006314:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006316:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800631a:	ee07 3a90 	vmov	s15, r3
 800631e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006322:	ed97 6a02 	vldr	s12, [r7, #8]
 8006326:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8006424 <HAL_RCC_GetSysClockFreq+0x2e4>
 800632a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800632e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006332:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006336:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800633a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800633e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006342:	e043      	b.n	80063cc <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8006344:	693b      	ldr	r3, [r7, #16]
 8006346:	ee07 3a90 	vmov	s15, r3
 800634a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800634e:	eddf 6a38 	vldr	s13, [pc, #224]	; 8006430 <HAL_RCC_GetSysClockFreq+0x2f0>
 8006352:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006356:	4b2f      	ldr	r3, [pc, #188]	; (8006414 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006358:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800635a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800635e:	ee07 3a90 	vmov	s15, r3
 8006362:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006366:	ed97 6a02 	vldr	s12, [r7, #8]
 800636a:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8006424 <HAL_RCC_GetSysClockFreq+0x2e4>
 800636e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006372:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006376:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800637a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800637e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006382:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006386:	e021      	b.n	80063cc <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8006388:	693b      	ldr	r3, [r7, #16]
 800638a:	ee07 3a90 	vmov	s15, r3
 800638e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006392:	eddf 6a26 	vldr	s13, [pc, #152]	; 800642c <HAL_RCC_GetSysClockFreq+0x2ec>
 8006396:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800639a:	4b1e      	ldr	r3, [pc, #120]	; (8006414 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800639c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800639e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80063a2:	ee07 3a90 	vmov	s15, r3
 80063a6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80063aa:	ed97 6a02 	vldr	s12, [r7, #8]
 80063ae:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8006424 <HAL_RCC_GetSysClockFreq+0x2e4>
 80063b2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80063b6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80063ba:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80063be:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80063c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80063c6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80063ca:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 80063cc:	4b11      	ldr	r3, [pc, #68]	; (8006414 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80063ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063d0:	0a5b      	lsrs	r3, r3, #9
 80063d2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80063d6:	3301      	adds	r3, #1
 80063d8:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 80063da:	683b      	ldr	r3, [r7, #0]
 80063dc:	ee07 3a90 	vmov	s15, r3
 80063e0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80063e4:	edd7 6a07 	vldr	s13, [r7, #28]
 80063e8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80063ec:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80063f0:	ee17 3a90 	vmov	r3, s15
 80063f4:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 80063f6:	e005      	b.n	8006404 <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 80063f8:	2300      	movs	r3, #0
 80063fa:	61bb      	str	r3, [r7, #24]
    break;
 80063fc:	e002      	b.n	8006404 <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 80063fe:	4b07      	ldr	r3, [pc, #28]	; (800641c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8006400:	61bb      	str	r3, [r7, #24]
    break;
 8006402:	bf00      	nop
  }

  return sysclockfreq;
 8006404:	69bb      	ldr	r3, [r7, #24]
}
 8006406:	4618      	mov	r0, r3
 8006408:	3724      	adds	r7, #36	; 0x24
 800640a:	46bd      	mov	sp, r7
 800640c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006410:	4770      	bx	lr
 8006412:	bf00      	nop
 8006414:	58024400 	.word	0x58024400
 8006418:	03d09000 	.word	0x03d09000
 800641c:	003d0900 	.word	0x003d0900
 8006420:	017d7840 	.word	0x017d7840
 8006424:	46000000 	.word	0x46000000
 8006428:	4c742400 	.word	0x4c742400
 800642c:	4a742400 	.word	0x4a742400
 8006430:	4bbebc20 	.word	0x4bbebc20

08006434 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006434:	b580      	push	{r7, lr}
 8006436:	b082      	sub	sp, #8
 8006438:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800643a:	f7ff fe81 	bl	8006140 <HAL_RCC_GetSysClockFreq>
 800643e:	4602      	mov	r2, r0
 8006440:	4b10      	ldr	r3, [pc, #64]	; (8006484 <HAL_RCC_GetHCLKFreq+0x50>)
 8006442:	699b      	ldr	r3, [r3, #24]
 8006444:	0a1b      	lsrs	r3, r3, #8
 8006446:	f003 030f 	and.w	r3, r3, #15
 800644a:	490f      	ldr	r1, [pc, #60]	; (8006488 <HAL_RCC_GetHCLKFreq+0x54>)
 800644c:	5ccb      	ldrb	r3, [r1, r3]
 800644e:	f003 031f 	and.w	r3, r3, #31
 8006452:	fa22 f303 	lsr.w	r3, r2, r3
 8006456:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006458:	4b0a      	ldr	r3, [pc, #40]	; (8006484 <HAL_RCC_GetHCLKFreq+0x50>)
 800645a:	699b      	ldr	r3, [r3, #24]
 800645c:	f003 030f 	and.w	r3, r3, #15
 8006460:	4a09      	ldr	r2, [pc, #36]	; (8006488 <HAL_RCC_GetHCLKFreq+0x54>)
 8006462:	5cd3      	ldrb	r3, [r2, r3]
 8006464:	f003 031f 	and.w	r3, r3, #31
 8006468:	687a      	ldr	r2, [r7, #4]
 800646a:	fa22 f303 	lsr.w	r3, r2, r3
 800646e:	4a07      	ldr	r2, [pc, #28]	; (800648c <HAL_RCC_GetHCLKFreq+0x58>)
 8006470:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8006472:	4a07      	ldr	r2, [pc, #28]	; (8006490 <HAL_RCC_GetHCLKFreq+0x5c>)
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8006478:	4b04      	ldr	r3, [pc, #16]	; (800648c <HAL_RCC_GetHCLKFreq+0x58>)
 800647a:	681b      	ldr	r3, [r3, #0]
}
 800647c:	4618      	mov	r0, r3
 800647e:	3708      	adds	r7, #8
 8006480:	46bd      	mov	sp, r7
 8006482:	bd80      	pop	{r7, pc}
 8006484:	58024400 	.word	0x58024400
 8006488:	0800c1f0 	.word	0x0800c1f0
 800648c:	24000008 	.word	0x24000008
 8006490:	24000004 	.word	0x24000004

08006494 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006494:	b580      	push	{r7, lr}
 8006496:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8006498:	f7ff ffcc 	bl	8006434 <HAL_RCC_GetHCLKFreq>
 800649c:	4602      	mov	r2, r0
 800649e:	4b06      	ldr	r3, [pc, #24]	; (80064b8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80064a0:	69db      	ldr	r3, [r3, #28]
 80064a2:	091b      	lsrs	r3, r3, #4
 80064a4:	f003 0307 	and.w	r3, r3, #7
 80064a8:	4904      	ldr	r1, [pc, #16]	; (80064bc <HAL_RCC_GetPCLK1Freq+0x28>)
 80064aa:	5ccb      	ldrb	r3, [r1, r3]
 80064ac:	f003 031f 	and.w	r3, r3, #31
 80064b0:	fa22 f303 	lsr.w	r3, r2, r3
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 80064b4:	4618      	mov	r0, r3
 80064b6:	bd80      	pop	{r7, pc}
 80064b8:	58024400 	.word	0x58024400
 80064bc:	0800c1f0 	.word	0x0800c1f0

080064c0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80064c0:	b580      	push	{r7, lr}
 80064c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 80064c4:	f7ff ffb6 	bl	8006434 <HAL_RCC_GetHCLKFreq>
 80064c8:	4602      	mov	r2, r0
 80064ca:	4b06      	ldr	r3, [pc, #24]	; (80064e4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80064cc:	69db      	ldr	r3, [r3, #28]
 80064ce:	0a1b      	lsrs	r3, r3, #8
 80064d0:	f003 0307 	and.w	r3, r3, #7
 80064d4:	4904      	ldr	r1, [pc, #16]	; (80064e8 <HAL_RCC_GetPCLK2Freq+0x28>)
 80064d6:	5ccb      	ldrb	r3, [r1, r3]
 80064d8:	f003 031f 	and.w	r3, r3, #31
 80064dc:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 80064e0:	4618      	mov	r0, r3
 80064e2:	bd80      	pop	{r7, pc}
 80064e4:	58024400 	.word	0x58024400
 80064e8:	0800c1f0 	.word	0x0800c1f0

080064ec <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80064ec:	b580      	push	{r7, lr}
 80064ee:	b086      	sub	sp, #24
 80064f0:	af00      	add	r7, sp, #0
 80064f2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80064f4:	2300      	movs	r3, #0
 80064f6:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80064f8:	2300      	movs	r3, #0
 80064fa:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006504:	2b00      	cmp	r3, #0
 8006506:	d03f      	beq.n	8006588 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800650c:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8006510:	d02a      	beq.n	8006568 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8006512:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8006516:	d824      	bhi.n	8006562 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8006518:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800651c:	d018      	beq.n	8006550 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800651e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006522:	d81e      	bhi.n	8006562 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8006524:	2b00      	cmp	r3, #0
 8006526:	d003      	beq.n	8006530 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8006528:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800652c:	d007      	beq.n	800653e <HAL_RCCEx_PeriphCLKConfig+0x52>
 800652e:	e018      	b.n	8006562 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006530:	4bab      	ldr	r3, [pc, #684]	; (80067e0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006532:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006534:	4aaa      	ldr	r2, [pc, #680]	; (80067e0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006536:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800653a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 800653c:	e015      	b.n	800656a <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	3304      	adds	r3, #4
 8006542:	2102      	movs	r1, #2
 8006544:	4618      	mov	r0, r3
 8006546:	f001 feff 	bl	8008348 <RCCEx_PLL2_Config>
 800654a:	4603      	mov	r3, r0
 800654c:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 800654e:	e00c      	b.n	800656a <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	3324      	adds	r3, #36	; 0x24
 8006554:	2102      	movs	r1, #2
 8006556:	4618      	mov	r0, r3
 8006558:	f001 ffa8 	bl	80084ac <RCCEx_PLL3_Config>
 800655c:	4603      	mov	r3, r0
 800655e:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8006560:	e003      	b.n	800656a <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006562:	2301      	movs	r3, #1
 8006564:	75fb      	strb	r3, [r7, #23]
      break;
 8006566:	e000      	b.n	800656a <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8006568:	bf00      	nop
    }

    if(ret == HAL_OK)
 800656a:	7dfb      	ldrb	r3, [r7, #23]
 800656c:	2b00      	cmp	r3, #0
 800656e:	d109      	bne.n	8006584 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8006570:	4b9b      	ldr	r3, [pc, #620]	; (80067e0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006572:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006574:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800657c:	4998      	ldr	r1, [pc, #608]	; (80067e0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800657e:	4313      	orrs	r3, r2
 8006580:	650b      	str	r3, [r1, #80]	; 0x50
 8006582:	e001      	b.n	8006588 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006584:	7dfb      	ldrb	r3, [r7, #23]
 8006586:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006590:	2b00      	cmp	r3, #0
 8006592:	d03d      	beq.n	8006610 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006598:	2b04      	cmp	r3, #4
 800659a:	d826      	bhi.n	80065ea <HAL_RCCEx_PeriphCLKConfig+0xfe>
 800659c:	a201      	add	r2, pc, #4	; (adr r2, 80065a4 <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 800659e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80065a2:	bf00      	nop
 80065a4:	080065b9 	.word	0x080065b9
 80065a8:	080065c7 	.word	0x080065c7
 80065ac:	080065d9 	.word	0x080065d9
 80065b0:	080065f1 	.word	0x080065f1
 80065b4:	080065f1 	.word	0x080065f1
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80065b8:	4b89      	ldr	r3, [pc, #548]	; (80067e0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80065ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065bc:	4a88      	ldr	r2, [pc, #544]	; (80067e0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80065be:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80065c2:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80065c4:	e015      	b.n	80065f2 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	3304      	adds	r3, #4
 80065ca:	2100      	movs	r1, #0
 80065cc:	4618      	mov	r0, r3
 80065ce:	f001 febb 	bl	8008348 <RCCEx_PLL2_Config>
 80065d2:	4603      	mov	r3, r0
 80065d4:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80065d6:	e00c      	b.n	80065f2 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	3324      	adds	r3, #36	; 0x24
 80065dc:	2100      	movs	r1, #0
 80065de:	4618      	mov	r0, r3
 80065e0:	f001 ff64 	bl	80084ac <RCCEx_PLL3_Config>
 80065e4:	4603      	mov	r3, r0
 80065e6:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80065e8:	e003      	b.n	80065f2 <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80065ea:	2301      	movs	r3, #1
 80065ec:	75fb      	strb	r3, [r7, #23]
      break;
 80065ee:	e000      	b.n	80065f2 <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 80065f0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80065f2:	7dfb      	ldrb	r3, [r7, #23]
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	d109      	bne.n	800660c <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80065f8:	4b79      	ldr	r3, [pc, #484]	; (80067e0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80065fa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80065fc:	f023 0207 	bic.w	r2, r3, #7
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006604:	4976      	ldr	r1, [pc, #472]	; (80067e0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006606:	4313      	orrs	r3, r2
 8006608:	650b      	str	r3, [r1, #80]	; 0x50
 800660a:	e001      	b.n	8006610 <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800660c:	7dfb      	ldrb	r3, [r7, #23]
 800660e:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006618:	2b00      	cmp	r3, #0
 800661a:	d051      	beq.n	80066c0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8006622:	f5b3 0f20 	cmp.w	r3, #10485760	; 0xa00000
 8006626:	d036      	beq.n	8006696 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8006628:	f5b3 0f20 	cmp.w	r3, #10485760	; 0xa00000
 800662c:	d830      	bhi.n	8006690 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
 800662e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006632:	d032      	beq.n	800669a <HAL_RCCEx_PeriphCLKConfig+0x1ae>
 8006634:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006638:	d82a      	bhi.n	8006690 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
 800663a:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800663e:	d02e      	beq.n	800669e <HAL_RCCEx_PeriphCLKConfig+0x1b2>
 8006640:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8006644:	d824      	bhi.n	8006690 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
 8006646:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800664a:	d018      	beq.n	800667e <HAL_RCCEx_PeriphCLKConfig+0x192>
 800664c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006650:	d81e      	bhi.n	8006690 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
 8006652:	2b00      	cmp	r3, #0
 8006654:	d003      	beq.n	800665e <HAL_RCCEx_PeriphCLKConfig+0x172>
 8006656:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800665a:	d007      	beq.n	800666c <HAL_RCCEx_PeriphCLKConfig+0x180>
 800665c:	e018      	b.n	8006690 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800665e:	4b60      	ldr	r3, [pc, #384]	; (80067e0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006660:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006662:	4a5f      	ldr	r2, [pc, #380]	; (80067e0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006664:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006668:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800666a:	e019      	b.n	80066a0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	3304      	adds	r3, #4
 8006670:	2100      	movs	r1, #0
 8006672:	4618      	mov	r0, r3
 8006674:	f001 fe68 	bl	8008348 <RCCEx_PLL2_Config>
 8006678:	4603      	mov	r3, r0
 800667a:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 800667c:	e010      	b.n	80066a0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	3324      	adds	r3, #36	; 0x24
 8006682:	2100      	movs	r1, #0
 8006684:	4618      	mov	r0, r3
 8006686:	f001 ff11 	bl	80084ac <RCCEx_PLL3_Config>
 800668a:	4603      	mov	r3, r0
 800668c:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800668e:	e007      	b.n	80066a0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8006690:	2301      	movs	r3, #1
 8006692:	75fb      	strb	r3, [r7, #23]
      break;
 8006694:	e004      	b.n	80066a0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
      break;
 8006696:	bf00      	nop
 8006698:	e002      	b.n	80066a0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
      break;
 800669a:	bf00      	nop
 800669c:	e000      	b.n	80066a0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
      break;
 800669e:	bf00      	nop
    }

    if(ret == HAL_OK)
 80066a0:	7dfb      	ldrb	r3, [r7, #23]
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	d10a      	bne.n	80066bc <HAL_RCCEx_PeriphCLKConfig+0x1d0>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80066a6:	4b4e      	ldr	r3, [pc, #312]	; (80067e0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80066a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80066aa:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 80066b4:	494a      	ldr	r1, [pc, #296]	; (80067e0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80066b6:	4313      	orrs	r3, r2
 80066b8:	658b      	str	r3, [r1, #88]	; 0x58
 80066ba:	e001      	b.n	80066c0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80066bc:	7dfb      	ldrb	r3, [r7, #23]
 80066be:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d051      	beq.n	8006770 <HAL_RCCEx_PeriphCLKConfig+0x284>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80066d2:	f1b3 6fa0 	cmp.w	r3, #83886080	; 0x5000000
 80066d6:	d036      	beq.n	8006746 <HAL_RCCEx_PeriphCLKConfig+0x25a>
 80066d8:	f1b3 6fa0 	cmp.w	r3, #83886080	; 0x5000000
 80066dc:	d830      	bhi.n	8006740 <HAL_RCCEx_PeriphCLKConfig+0x254>
 80066de:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80066e2:	d032      	beq.n	800674a <HAL_RCCEx_PeriphCLKConfig+0x25e>
 80066e4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80066e8:	d82a      	bhi.n	8006740 <HAL_RCCEx_PeriphCLKConfig+0x254>
 80066ea:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80066ee:	d02e      	beq.n	800674e <HAL_RCCEx_PeriphCLKConfig+0x262>
 80066f0:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80066f4:	d824      	bhi.n	8006740 <HAL_RCCEx_PeriphCLKConfig+0x254>
 80066f6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80066fa:	d018      	beq.n	800672e <HAL_RCCEx_PeriphCLKConfig+0x242>
 80066fc:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006700:	d81e      	bhi.n	8006740 <HAL_RCCEx_PeriphCLKConfig+0x254>
 8006702:	2b00      	cmp	r3, #0
 8006704:	d003      	beq.n	800670e <HAL_RCCEx_PeriphCLKConfig+0x222>
 8006706:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800670a:	d007      	beq.n	800671c <HAL_RCCEx_PeriphCLKConfig+0x230>
 800670c:	e018      	b.n	8006740 <HAL_RCCEx_PeriphCLKConfig+0x254>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800670e:	4b34      	ldr	r3, [pc, #208]	; (80067e0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006710:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006712:	4a33      	ldr	r2, [pc, #204]	; (80067e0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006714:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006718:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800671a:	e019      	b.n	8006750 <HAL_RCCEx_PeriphCLKConfig+0x264>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	3304      	adds	r3, #4
 8006720:	2100      	movs	r1, #0
 8006722:	4618      	mov	r0, r3
 8006724:	f001 fe10 	bl	8008348 <RCCEx_PLL2_Config>
 8006728:	4603      	mov	r3, r0
 800672a:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 800672c:	e010      	b.n	8006750 <HAL_RCCEx_PeriphCLKConfig+0x264>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	3324      	adds	r3, #36	; 0x24
 8006732:	2100      	movs	r1, #0
 8006734:	4618      	mov	r0, r3
 8006736:	f001 feb9 	bl	80084ac <RCCEx_PLL3_Config>
 800673a:	4603      	mov	r3, r0
 800673c:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800673e:	e007      	b.n	8006750 <HAL_RCCEx_PeriphCLKConfig+0x264>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8006740:	2301      	movs	r3, #1
 8006742:	75fb      	strb	r3, [r7, #23]
      break;
 8006744:	e004      	b.n	8006750 <HAL_RCCEx_PeriphCLKConfig+0x264>
      break;
 8006746:	bf00      	nop
 8006748:	e002      	b.n	8006750 <HAL_RCCEx_PeriphCLKConfig+0x264>
      break;
 800674a:	bf00      	nop
 800674c:	e000      	b.n	8006750 <HAL_RCCEx_PeriphCLKConfig+0x264>
      break;
 800674e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006750:	7dfb      	ldrb	r3, [r7, #23]
 8006752:	2b00      	cmp	r3, #0
 8006754:	d10a      	bne.n	800676c <HAL_RCCEx_PeriphCLKConfig+0x280>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8006756:	4b22      	ldr	r3, [pc, #136]	; (80067e0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006758:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800675a:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8006764:	491e      	ldr	r1, [pc, #120]	; (80067e0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006766:	4313      	orrs	r3, r2
 8006768:	658b      	str	r3, [r1, #88]	; 0x58
 800676a:	e001      	b.n	8006770 <HAL_RCCEx_PeriphCLKConfig+0x284>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800676c:	7dfb      	ldrb	r3, [r7, #23]
 800676e:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006778:	2b00      	cmp	r3, #0
 800677a:	d035      	beq.n	80067e8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    switch(PeriphClkInit->OspiClockSelection)
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006780:	2b30      	cmp	r3, #48	; 0x30
 8006782:	d01c      	beq.n	80067be <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8006784:	2b30      	cmp	r3, #48	; 0x30
 8006786:	d817      	bhi.n	80067b8 <HAL_RCCEx_PeriphCLKConfig+0x2cc>
 8006788:	2b20      	cmp	r3, #32
 800678a:	d00c      	beq.n	80067a6 <HAL_RCCEx_PeriphCLKConfig+0x2ba>
 800678c:	2b20      	cmp	r3, #32
 800678e:	d813      	bhi.n	80067b8 <HAL_RCCEx_PeriphCLKConfig+0x2cc>
 8006790:	2b00      	cmp	r3, #0
 8006792:	d016      	beq.n	80067c2 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
 8006794:	2b10      	cmp	r3, #16
 8006796:	d10f      	bne.n	80067b8 <HAL_RCCEx_PeriphCLKConfig+0x2cc>
    {
    case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
      /* Enable OSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006798:	4b11      	ldr	r3, [pc, #68]	; (80067e0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800679a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800679c:	4a10      	ldr	r2, [pc, #64]	; (80067e0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800679e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80067a2:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* OSPI clock source configuration done later after clock selection check */
      break;
 80067a4:	e00e      	b.n	80067c4 <HAL_RCCEx_PeriphCLKConfig+0x2d8>

    case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	3304      	adds	r3, #4
 80067aa:	2102      	movs	r1, #2
 80067ac:	4618      	mov	r0, r3
 80067ae:	f001 fdcb 	bl	8008348 <RCCEx_PLL2_Config>
 80067b2:	4603      	mov	r3, r0
 80067b4:	75fb      	strb	r3, [r7, #23]

      /* OSPI clock source configuration done later after clock selection check */
      break;
 80067b6:	e005      	b.n	80067c4 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
    case RCC_OSPICLKSOURCE_HCLK:
      /* HCLK clock selected as OSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 80067b8:	2301      	movs	r3, #1
 80067ba:	75fb      	strb	r3, [r7, #23]
      break;
 80067bc:	e002      	b.n	80067c4 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
      break;
 80067be:	bf00      	nop
 80067c0:	e000      	b.n	80067c4 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
      break;
 80067c2:	bf00      	nop
    }

    if(ret == HAL_OK)
 80067c4:	7dfb      	ldrb	r3, [r7, #23]
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d10c      	bne.n	80067e4 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 80067ca:	4b05      	ldr	r3, [pc, #20]	; (80067e0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80067cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80067ce:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80067d6:	4902      	ldr	r1, [pc, #8]	; (80067e0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80067d8:	4313      	orrs	r3, r2
 80067da:	64cb      	str	r3, [r1, #76]	; 0x4c
 80067dc:	e004      	b.n	80067e8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
 80067de:	bf00      	nop
 80067e0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80067e4:	7dfb      	ldrb	r3, [r7, #23]
 80067e6:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	d047      	beq.n	8006884 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80067f8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80067fc:	d030      	beq.n	8006860 <HAL_RCCEx_PeriphCLKConfig+0x374>
 80067fe:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006802:	d82a      	bhi.n	800685a <HAL_RCCEx_PeriphCLKConfig+0x36e>
 8006804:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8006808:	d02c      	beq.n	8006864 <HAL_RCCEx_PeriphCLKConfig+0x378>
 800680a:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800680e:	d824      	bhi.n	800685a <HAL_RCCEx_PeriphCLKConfig+0x36e>
 8006810:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006814:	d018      	beq.n	8006848 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 8006816:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800681a:	d81e      	bhi.n	800685a <HAL_RCCEx_PeriphCLKConfig+0x36e>
 800681c:	2b00      	cmp	r3, #0
 800681e:	d003      	beq.n	8006828 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8006820:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006824:	d007      	beq.n	8006836 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8006826:	e018      	b.n	800685a <HAL_RCCEx_PeriphCLKConfig+0x36e>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006828:	4bac      	ldr	r3, [pc, #688]	; (8006adc <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 800682a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800682c:	4aab      	ldr	r2, [pc, #684]	; (8006adc <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 800682e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006832:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8006834:	e017      	b.n	8006866 <HAL_RCCEx_PeriphCLKConfig+0x37a>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	3304      	adds	r3, #4
 800683a:	2100      	movs	r1, #0
 800683c:	4618      	mov	r0, r3
 800683e:	f001 fd83 	bl	8008348 <RCCEx_PLL2_Config>
 8006842:	4603      	mov	r3, r0
 8006844:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8006846:	e00e      	b.n	8006866 <HAL_RCCEx_PeriphCLKConfig+0x37a>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	3324      	adds	r3, #36	; 0x24
 800684c:	2100      	movs	r1, #0
 800684e:	4618      	mov	r0, r3
 8006850:	f001 fe2c 	bl	80084ac <RCCEx_PLL3_Config>
 8006854:	4603      	mov	r3, r0
 8006856:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8006858:	e005      	b.n	8006866 <HAL_RCCEx_PeriphCLKConfig+0x37a>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800685a:	2301      	movs	r3, #1
 800685c:	75fb      	strb	r3, [r7, #23]
      break;
 800685e:	e002      	b.n	8006866 <HAL_RCCEx_PeriphCLKConfig+0x37a>
      break;
 8006860:	bf00      	nop
 8006862:	e000      	b.n	8006866 <HAL_RCCEx_PeriphCLKConfig+0x37a>
      break;
 8006864:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006866:	7dfb      	ldrb	r3, [r7, #23]
 8006868:	2b00      	cmp	r3, #0
 800686a:	d109      	bne.n	8006880 <HAL_RCCEx_PeriphCLKConfig+0x394>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800686c:	4b9b      	ldr	r3, [pc, #620]	; (8006adc <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 800686e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006870:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006878:	4998      	ldr	r1, [pc, #608]	; (8006adc <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 800687a:	4313      	orrs	r3, r2
 800687c:	650b      	str	r3, [r1, #80]	; 0x50
 800687e:	e001      	b.n	8006884 <HAL_RCCEx_PeriphCLKConfig+0x398>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006880:	7dfb      	ldrb	r3, [r7, #23]
 8006882:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800688c:	2b00      	cmp	r3, #0
 800688e:	d049      	beq.n	8006924 <HAL_RCCEx_PeriphCLKConfig+0x438>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006894:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006898:	d02e      	beq.n	80068f8 <HAL_RCCEx_PeriphCLKConfig+0x40c>
 800689a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800689e:	d828      	bhi.n	80068f2 <HAL_RCCEx_PeriphCLKConfig+0x406>
 80068a0:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80068a4:	d02a      	beq.n	80068fc <HAL_RCCEx_PeriphCLKConfig+0x410>
 80068a6:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80068aa:	d822      	bhi.n	80068f2 <HAL_RCCEx_PeriphCLKConfig+0x406>
 80068ac:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80068b0:	d026      	beq.n	8006900 <HAL_RCCEx_PeriphCLKConfig+0x414>
 80068b2:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80068b6:	d81c      	bhi.n	80068f2 <HAL_RCCEx_PeriphCLKConfig+0x406>
 80068b8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80068bc:	d010      	beq.n	80068e0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
 80068be:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80068c2:	d816      	bhi.n	80068f2 <HAL_RCCEx_PeriphCLKConfig+0x406>
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	d01d      	beq.n	8006904 <HAL_RCCEx_PeriphCLKConfig+0x418>
 80068c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80068cc:	d111      	bne.n	80068f2 <HAL_RCCEx_PeriphCLKConfig+0x406>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	3304      	adds	r3, #4
 80068d2:	2101      	movs	r1, #1
 80068d4:	4618      	mov	r0, r3
 80068d6:	f001 fd37 	bl	8008348 <RCCEx_PLL2_Config>
 80068da:	4603      	mov	r3, r0
 80068dc:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 80068de:	e012      	b.n	8006906 <HAL_RCCEx_PeriphCLKConfig+0x41a>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	3324      	adds	r3, #36	; 0x24
 80068e4:	2101      	movs	r1, #1
 80068e6:	4618      	mov	r0, r3
 80068e8:	f001 fde0 	bl	80084ac <RCCEx_PLL3_Config>
 80068ec:	4603      	mov	r3, r0
 80068ee:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 80068f0:	e009      	b.n	8006906 <HAL_RCCEx_PeriphCLKConfig+0x41a>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80068f2:	2301      	movs	r3, #1
 80068f4:	75fb      	strb	r3, [r7, #23]
      break;
 80068f6:	e006      	b.n	8006906 <HAL_RCCEx_PeriphCLKConfig+0x41a>
      break;
 80068f8:	bf00      	nop
 80068fa:	e004      	b.n	8006906 <HAL_RCCEx_PeriphCLKConfig+0x41a>
      break;
 80068fc:	bf00      	nop
 80068fe:	e002      	b.n	8006906 <HAL_RCCEx_PeriphCLKConfig+0x41a>
      break;
 8006900:	bf00      	nop
 8006902:	e000      	b.n	8006906 <HAL_RCCEx_PeriphCLKConfig+0x41a>
      break;
 8006904:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006906:	7dfb      	ldrb	r3, [r7, #23]
 8006908:	2b00      	cmp	r3, #0
 800690a:	d109      	bne.n	8006920 <HAL_RCCEx_PeriphCLKConfig+0x434>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800690c:	4b73      	ldr	r3, [pc, #460]	; (8006adc <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 800690e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006910:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006918:	4970      	ldr	r1, [pc, #448]	; (8006adc <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 800691a:	4313      	orrs	r3, r2
 800691c:	650b      	str	r3, [r1, #80]	; 0x50
 800691e:	e001      	b.n	8006924 <HAL_RCCEx_PeriphCLKConfig+0x438>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006920:	7dfb      	ldrb	r3, [r7, #23]
 8006922:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800692c:	2b00      	cmp	r3, #0
 800692e:	d04b      	beq.n	80069c8 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8006936:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800693a:	d02e      	beq.n	800699a <HAL_RCCEx_PeriphCLKConfig+0x4ae>
 800693c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006940:	d828      	bhi.n	8006994 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8006942:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006946:	d02a      	beq.n	800699e <HAL_RCCEx_PeriphCLKConfig+0x4b2>
 8006948:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800694c:	d822      	bhi.n	8006994 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 800694e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8006952:	d026      	beq.n	80069a2 <HAL_RCCEx_PeriphCLKConfig+0x4b6>
 8006954:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8006958:	d81c      	bhi.n	8006994 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 800695a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800695e:	d010      	beq.n	8006982 <HAL_RCCEx_PeriphCLKConfig+0x496>
 8006960:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006964:	d816      	bhi.n	8006994 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8006966:	2b00      	cmp	r3, #0
 8006968:	d01d      	beq.n	80069a6 <HAL_RCCEx_PeriphCLKConfig+0x4ba>
 800696a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800696e:	d111      	bne.n	8006994 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	3304      	adds	r3, #4
 8006974:	2101      	movs	r1, #1
 8006976:	4618      	mov	r0, r3
 8006978:	f001 fce6 	bl	8008348 <RCCEx_PLL2_Config>
 800697c:	4603      	mov	r3, r0
 800697e:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8006980:	e012      	b.n	80069a8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	3324      	adds	r3, #36	; 0x24
 8006986:	2101      	movs	r1, #1
 8006988:	4618      	mov	r0, r3
 800698a:	f001 fd8f 	bl	80084ac <RCCEx_PLL3_Config>
 800698e:	4603      	mov	r3, r0
 8006990:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8006992:	e009      	b.n	80069a8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 8006994:	2301      	movs	r3, #1
 8006996:	75fb      	strb	r3, [r7, #23]
      break;
 8006998:	e006      	b.n	80069a8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      break;
 800699a:	bf00      	nop
 800699c:	e004      	b.n	80069a8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      break;
 800699e:	bf00      	nop
 80069a0:	e002      	b.n	80069a8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      break;
 80069a2:	bf00      	nop
 80069a4:	e000      	b.n	80069a8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      break;
 80069a6:	bf00      	nop
    }

    if(ret == HAL_OK)
 80069a8:	7dfb      	ldrb	r3, [r7, #23]
 80069aa:	2b00      	cmp	r3, #0
 80069ac:	d10a      	bne.n	80069c4 <HAL_RCCEx_PeriphCLKConfig+0x4d8>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80069ae:	4b4b      	ldr	r3, [pc, #300]	; (8006adc <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 80069b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80069b2:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80069bc:	4947      	ldr	r1, [pc, #284]	; (8006adc <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 80069be:	4313      	orrs	r3, r2
 80069c0:	658b      	str	r3, [r1, #88]	; 0x58
 80069c2:	e001      	b.n	80069c8 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80069c4:	7dfb      	ldrb	r3, [r7, #23]
 80069c6:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80069d0:	2b00      	cmp	r3, #0
 80069d2:	d02f      	beq.n	8006a34 <HAL_RCCEx_PeriphCLKConfig+0x548>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80069d8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80069dc:	d00e      	beq.n	80069fc <HAL_RCCEx_PeriphCLKConfig+0x510>
 80069de:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80069e2:	d814      	bhi.n	8006a0e <HAL_RCCEx_PeriphCLKConfig+0x522>
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	d015      	beq.n	8006a14 <HAL_RCCEx_PeriphCLKConfig+0x528>
 80069e8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80069ec:	d10f      	bne.n	8006a0e <HAL_RCCEx_PeriphCLKConfig+0x522>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80069ee:	4b3b      	ldr	r3, [pc, #236]	; (8006adc <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 80069f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80069f2:	4a3a      	ldr	r2, [pc, #232]	; (8006adc <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 80069f4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80069f8:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 80069fa:	e00c      	b.n	8006a16 <HAL_RCCEx_PeriphCLKConfig+0x52a>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	3304      	adds	r3, #4
 8006a00:	2101      	movs	r1, #1
 8006a02:	4618      	mov	r0, r3
 8006a04:	f001 fca0 	bl	8008348 <RCCEx_PLL2_Config>
 8006a08:	4603      	mov	r3, r0
 8006a0a:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8006a0c:	e003      	b.n	8006a16 <HAL_RCCEx_PeriphCLKConfig+0x52a>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006a0e:	2301      	movs	r3, #1
 8006a10:	75fb      	strb	r3, [r7, #23]
      break;
 8006a12:	e000      	b.n	8006a16 <HAL_RCCEx_PeriphCLKConfig+0x52a>
      break;
 8006a14:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006a16:	7dfb      	ldrb	r3, [r7, #23]
 8006a18:	2b00      	cmp	r3, #0
 8006a1a:	d109      	bne.n	8006a30 <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8006a1c:	4b2f      	ldr	r3, [pc, #188]	; (8006adc <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8006a1e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006a20:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006a28:	492c      	ldr	r1, [pc, #176]	; (8006adc <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8006a2a:	4313      	orrs	r3, r2
 8006a2c:	650b      	str	r3, [r1, #80]	; 0x50
 8006a2e:	e001      	b.n	8006a34 <HAL_RCCEx_PeriphCLKConfig+0x548>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006a30:	7dfb      	ldrb	r3, [r7, #23]
 8006a32:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006a3c:	2b00      	cmp	r3, #0
 8006a3e:	d032      	beq.n	8006aa6 <HAL_RCCEx_PeriphCLKConfig+0x5ba>
  {
    switch(PeriphClkInit->FmcClockSelection)
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006a44:	2b03      	cmp	r3, #3
 8006a46:	d81b      	bhi.n	8006a80 <HAL_RCCEx_PeriphCLKConfig+0x594>
 8006a48:	a201      	add	r2, pc, #4	; (adr r2, 8006a50 <HAL_RCCEx_PeriphCLKConfig+0x564>)
 8006a4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a4e:	bf00      	nop
 8006a50:	08006a87 	.word	0x08006a87
 8006a54:	08006a61 	.word	0x08006a61
 8006a58:	08006a6f 	.word	0x08006a6f
 8006a5c:	08006a87 	.word	0x08006a87
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006a60:	4b1e      	ldr	r3, [pc, #120]	; (8006adc <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8006a62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a64:	4a1d      	ldr	r2, [pc, #116]	; (8006adc <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8006a66:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006a6a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 8006a6c:	e00c      	b.n	8006a88 <HAL_RCCEx_PeriphCLKConfig+0x59c>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	3304      	adds	r3, #4
 8006a72:	2102      	movs	r1, #2
 8006a74:	4618      	mov	r0, r3
 8006a76:	f001 fc67 	bl	8008348 <RCCEx_PLL2_Config>
 8006a7a:	4603      	mov	r3, r0
 8006a7c:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 8006a7e:	e003      	b.n	8006a88 <HAL_RCCEx_PeriphCLKConfig+0x59c>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8006a80:	2301      	movs	r3, #1
 8006a82:	75fb      	strb	r3, [r7, #23]
      break;
 8006a84:	e000      	b.n	8006a88 <HAL_RCCEx_PeriphCLKConfig+0x59c>
      break;
 8006a86:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006a88:	7dfb      	ldrb	r3, [r7, #23]
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d109      	bne.n	8006aa2 <HAL_RCCEx_PeriphCLKConfig+0x5b6>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8006a8e:	4b13      	ldr	r3, [pc, #76]	; (8006adc <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8006a90:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006a92:	f023 0203 	bic.w	r2, r3, #3
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006a9a:	4910      	ldr	r1, [pc, #64]	; (8006adc <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8006a9c:	4313      	orrs	r3, r2
 8006a9e:	64cb      	str	r3, [r1, #76]	; 0x4c
 8006aa0:	e001      	b.n	8006aa6 <HAL_RCCEx_PeriphCLKConfig+0x5ba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006aa2:	7dfb      	ldrb	r3, [r7, #23]
 8006aa4:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	f000 808a 	beq.w	8006bc8 <HAL_RCCEx_PeriphCLKConfig+0x6dc>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006ab4:	4b0a      	ldr	r3, [pc, #40]	; (8006ae0 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	4a09      	ldr	r2, [pc, #36]	; (8006ae0 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8006aba:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006abe:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006ac0:	f7fc f900 	bl	8002cc4 <HAL_GetTick>
 8006ac4:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006ac6:	e00d      	b.n	8006ae4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006ac8:	f7fc f8fc 	bl	8002cc4 <HAL_GetTick>
 8006acc:	4602      	mov	r2, r0
 8006ace:	693b      	ldr	r3, [r7, #16]
 8006ad0:	1ad3      	subs	r3, r2, r3
 8006ad2:	2b64      	cmp	r3, #100	; 0x64
 8006ad4:	d906      	bls.n	8006ae4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>
      {
        ret = HAL_TIMEOUT;
 8006ad6:	2303      	movs	r3, #3
 8006ad8:	75fb      	strb	r3, [r7, #23]
        break;
 8006ada:	e009      	b.n	8006af0 <HAL_RCCEx_PeriphCLKConfig+0x604>
 8006adc:	58024400 	.word	0x58024400
 8006ae0:	58024800 	.word	0x58024800
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006ae4:	4bb9      	ldr	r3, [pc, #740]	; (8006dcc <HAL_RCCEx_PeriphCLKConfig+0x8e0>)
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	d0eb      	beq.n	8006ac8 <HAL_RCCEx_PeriphCLKConfig+0x5dc>
      }
    }

    if(ret == HAL_OK)
 8006af0:	7dfb      	ldrb	r3, [r7, #23]
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	d166      	bne.n	8006bc4 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8006af6:	4bb6      	ldr	r3, [pc, #728]	; (8006dd0 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8006af8:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8006b00:	4053      	eors	r3, r2
 8006b02:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	d013      	beq.n	8006b32 <HAL_RCCEx_PeriphCLKConfig+0x646>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006b0a:	4bb1      	ldr	r3, [pc, #708]	; (8006dd0 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8006b0c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006b0e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006b12:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006b14:	4bae      	ldr	r3, [pc, #696]	; (8006dd0 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8006b16:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006b18:	4aad      	ldr	r2, [pc, #692]	; (8006dd0 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8006b1a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006b1e:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006b20:	4bab      	ldr	r3, [pc, #684]	; (8006dd0 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8006b22:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006b24:	4aaa      	ldr	r2, [pc, #680]	; (8006dd0 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8006b26:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006b2a:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8006b2c:	4aa8      	ldr	r2, [pc, #672]	; (8006dd0 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8006b38:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006b3c:	d115      	bne.n	8006b6a <HAL_RCCEx_PeriphCLKConfig+0x67e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006b3e:	f7fc f8c1 	bl	8002cc4 <HAL_GetTick>
 8006b42:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006b44:	e00b      	b.n	8006b5e <HAL_RCCEx_PeriphCLKConfig+0x672>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006b46:	f7fc f8bd 	bl	8002cc4 <HAL_GetTick>
 8006b4a:	4602      	mov	r2, r0
 8006b4c:	693b      	ldr	r3, [r7, #16]
 8006b4e:	1ad3      	subs	r3, r2, r3
 8006b50:	f241 3288 	movw	r2, #5000	; 0x1388
 8006b54:	4293      	cmp	r3, r2
 8006b56:	d902      	bls.n	8006b5e <HAL_RCCEx_PeriphCLKConfig+0x672>
          {
            ret = HAL_TIMEOUT;
 8006b58:	2303      	movs	r3, #3
 8006b5a:	75fb      	strb	r3, [r7, #23]
            break;
 8006b5c:	e005      	b.n	8006b6a <HAL_RCCEx_PeriphCLKConfig+0x67e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006b5e:	4b9c      	ldr	r3, [pc, #624]	; (8006dd0 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8006b60:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006b62:	f003 0302 	and.w	r3, r3, #2
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d0ed      	beq.n	8006b46 <HAL_RCCEx_PeriphCLKConfig+0x65a>
          }
        }
      }

      if(ret == HAL_OK)
 8006b6a:	7dfb      	ldrb	r3, [r7, #23]
 8006b6c:	2b00      	cmp	r3, #0
 8006b6e:	d126      	bne.n	8006bbe <HAL_RCCEx_PeriphCLKConfig+0x6d2>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8006b76:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006b7a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006b7e:	d10d      	bne.n	8006b9c <HAL_RCCEx_PeriphCLKConfig+0x6b0>
 8006b80:	4b93      	ldr	r3, [pc, #588]	; (8006dd0 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8006b82:	691b      	ldr	r3, [r3, #16]
 8006b84:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8006b8e:	0919      	lsrs	r1, r3, #4
 8006b90:	4b90      	ldr	r3, [pc, #576]	; (8006dd4 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8006b92:	400b      	ands	r3, r1
 8006b94:	498e      	ldr	r1, [pc, #568]	; (8006dd0 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8006b96:	4313      	orrs	r3, r2
 8006b98:	610b      	str	r3, [r1, #16]
 8006b9a:	e005      	b.n	8006ba8 <HAL_RCCEx_PeriphCLKConfig+0x6bc>
 8006b9c:	4b8c      	ldr	r3, [pc, #560]	; (8006dd0 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8006b9e:	691b      	ldr	r3, [r3, #16]
 8006ba0:	4a8b      	ldr	r2, [pc, #556]	; (8006dd0 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8006ba2:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8006ba6:	6113      	str	r3, [r2, #16]
 8006ba8:	4b89      	ldr	r3, [pc, #548]	; (8006dd0 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8006baa:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8006bb2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006bb6:	4986      	ldr	r1, [pc, #536]	; (8006dd0 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8006bb8:	4313      	orrs	r3, r2
 8006bba:	670b      	str	r3, [r1, #112]	; 0x70
 8006bbc:	e004      	b.n	8006bc8 <HAL_RCCEx_PeriphCLKConfig+0x6dc>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006bbe:	7dfb      	ldrb	r3, [r7, #23]
 8006bc0:	75bb      	strb	r3, [r7, #22]
 8006bc2:	e001      	b.n	8006bc8 <HAL_RCCEx_PeriphCLKConfig+0x6dc>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006bc4:	7dfb      	ldrb	r3, [r7, #23]
 8006bc6:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	f003 0301 	and.w	r3, r3, #1
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	d07e      	beq.n	8006cd2 <HAL_RCCEx_PeriphCLKConfig+0x7e6>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006bd8:	2b28      	cmp	r3, #40	; 0x28
 8006bda:	d867      	bhi.n	8006cac <HAL_RCCEx_PeriphCLKConfig+0x7c0>
 8006bdc:	a201      	add	r2, pc, #4	; (adr r2, 8006be4 <HAL_RCCEx_PeriphCLKConfig+0x6f8>)
 8006bde:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006be2:	bf00      	nop
 8006be4:	08006cb3 	.word	0x08006cb3
 8006be8:	08006cad 	.word	0x08006cad
 8006bec:	08006cad 	.word	0x08006cad
 8006bf0:	08006cad 	.word	0x08006cad
 8006bf4:	08006cad 	.word	0x08006cad
 8006bf8:	08006cad 	.word	0x08006cad
 8006bfc:	08006cad 	.word	0x08006cad
 8006c00:	08006cad 	.word	0x08006cad
 8006c04:	08006c89 	.word	0x08006c89
 8006c08:	08006cad 	.word	0x08006cad
 8006c0c:	08006cad 	.word	0x08006cad
 8006c10:	08006cad 	.word	0x08006cad
 8006c14:	08006cad 	.word	0x08006cad
 8006c18:	08006cad 	.word	0x08006cad
 8006c1c:	08006cad 	.word	0x08006cad
 8006c20:	08006cad 	.word	0x08006cad
 8006c24:	08006c9b 	.word	0x08006c9b
 8006c28:	08006cad 	.word	0x08006cad
 8006c2c:	08006cad 	.word	0x08006cad
 8006c30:	08006cad 	.word	0x08006cad
 8006c34:	08006cad 	.word	0x08006cad
 8006c38:	08006cad 	.word	0x08006cad
 8006c3c:	08006cad 	.word	0x08006cad
 8006c40:	08006cad 	.word	0x08006cad
 8006c44:	08006cb3 	.word	0x08006cb3
 8006c48:	08006cad 	.word	0x08006cad
 8006c4c:	08006cad 	.word	0x08006cad
 8006c50:	08006cad 	.word	0x08006cad
 8006c54:	08006cad 	.word	0x08006cad
 8006c58:	08006cad 	.word	0x08006cad
 8006c5c:	08006cad 	.word	0x08006cad
 8006c60:	08006cad 	.word	0x08006cad
 8006c64:	08006cb3 	.word	0x08006cb3
 8006c68:	08006cad 	.word	0x08006cad
 8006c6c:	08006cad 	.word	0x08006cad
 8006c70:	08006cad 	.word	0x08006cad
 8006c74:	08006cad 	.word	0x08006cad
 8006c78:	08006cad 	.word	0x08006cad
 8006c7c:	08006cad 	.word	0x08006cad
 8006c80:	08006cad 	.word	0x08006cad
 8006c84:	08006cb3 	.word	0x08006cb3
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	3304      	adds	r3, #4
 8006c8c:	2101      	movs	r1, #1
 8006c8e:	4618      	mov	r0, r3
 8006c90:	f001 fb5a 	bl	8008348 <RCCEx_PLL2_Config>
 8006c94:	4603      	mov	r3, r0
 8006c96:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8006c98:	e00c      	b.n	8006cb4 <HAL_RCCEx_PeriphCLKConfig+0x7c8>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	3324      	adds	r3, #36	; 0x24
 8006c9e:	2101      	movs	r1, #1
 8006ca0:	4618      	mov	r0, r3
 8006ca2:	f001 fc03 	bl	80084ac <RCCEx_PLL3_Config>
 8006ca6:	4603      	mov	r3, r0
 8006ca8:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8006caa:	e003      	b.n	8006cb4 <HAL_RCCEx_PeriphCLKConfig+0x7c8>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006cac:	2301      	movs	r3, #1
 8006cae:	75fb      	strb	r3, [r7, #23]
      break;
 8006cb0:	e000      	b.n	8006cb4 <HAL_RCCEx_PeriphCLKConfig+0x7c8>
      break;
 8006cb2:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006cb4:	7dfb      	ldrb	r3, [r7, #23]
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	d109      	bne.n	8006cce <HAL_RCCEx_PeriphCLKConfig+0x7e2>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8006cba:	4b45      	ldr	r3, [pc, #276]	; (8006dd0 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8006cbc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006cbe:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006cc6:	4942      	ldr	r1, [pc, #264]	; (8006dd0 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8006cc8:	4313      	orrs	r3, r2
 8006cca:	654b      	str	r3, [r1, #84]	; 0x54
 8006ccc:	e001      	b.n	8006cd2 <HAL_RCCEx_PeriphCLKConfig+0x7e6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006cce:	7dfb      	ldrb	r3, [r7, #23]
 8006cd0:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	f003 0302 	and.w	r3, r3, #2
 8006cda:	2b00      	cmp	r3, #0
 8006cdc:	d037      	beq.n	8006d4e <HAL_RCCEx_PeriphCLKConfig+0x862>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006ce2:	2b05      	cmp	r3, #5
 8006ce4:	d820      	bhi.n	8006d28 <HAL_RCCEx_PeriphCLKConfig+0x83c>
 8006ce6:	a201      	add	r2, pc, #4	; (adr r2, 8006cec <HAL_RCCEx_PeriphCLKConfig+0x800>)
 8006ce8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006cec:	08006d2f 	.word	0x08006d2f
 8006cf0:	08006d05 	.word	0x08006d05
 8006cf4:	08006d17 	.word	0x08006d17
 8006cf8:	08006d2f 	.word	0x08006d2f
 8006cfc:	08006d2f 	.word	0x08006d2f
 8006d00:	08006d2f 	.word	0x08006d2f
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	3304      	adds	r3, #4
 8006d08:	2101      	movs	r1, #1
 8006d0a:	4618      	mov	r0, r3
 8006d0c:	f001 fb1c 	bl	8008348 <RCCEx_PLL2_Config>
 8006d10:	4603      	mov	r3, r0
 8006d12:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8006d14:	e00c      	b.n	8006d30 <HAL_RCCEx_PeriphCLKConfig+0x844>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	3324      	adds	r3, #36	; 0x24
 8006d1a:	2101      	movs	r1, #1
 8006d1c:	4618      	mov	r0, r3
 8006d1e:	f001 fbc5 	bl	80084ac <RCCEx_PLL3_Config>
 8006d22:	4603      	mov	r3, r0
 8006d24:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8006d26:	e003      	b.n	8006d30 <HAL_RCCEx_PeriphCLKConfig+0x844>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006d28:	2301      	movs	r3, #1
 8006d2a:	75fb      	strb	r3, [r7, #23]
      break;
 8006d2c:	e000      	b.n	8006d30 <HAL_RCCEx_PeriphCLKConfig+0x844>
      break;
 8006d2e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006d30:	7dfb      	ldrb	r3, [r7, #23]
 8006d32:	2b00      	cmp	r3, #0
 8006d34:	d109      	bne.n	8006d4a <HAL_RCCEx_PeriphCLKConfig+0x85e>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8006d36:	4b26      	ldr	r3, [pc, #152]	; (8006dd0 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8006d38:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006d3a:	f023 0207 	bic.w	r2, r3, #7
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006d42:	4923      	ldr	r1, [pc, #140]	; (8006dd0 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8006d44:	4313      	orrs	r3, r2
 8006d46:	654b      	str	r3, [r1, #84]	; 0x54
 8006d48:	e001      	b.n	8006d4e <HAL_RCCEx_PeriphCLKConfig+0x862>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006d4a:	7dfb      	ldrb	r3, [r7, #23]
 8006d4c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	f003 0304 	and.w	r3, r3, #4
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	d040      	beq.n	8006ddc <HAL_RCCEx_PeriphCLKConfig+0x8f0>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006d60:	2b05      	cmp	r3, #5
 8006d62:	d821      	bhi.n	8006da8 <HAL_RCCEx_PeriphCLKConfig+0x8bc>
 8006d64:	a201      	add	r2, pc, #4	; (adr r2, 8006d6c <HAL_RCCEx_PeriphCLKConfig+0x880>)
 8006d66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d6a:	bf00      	nop
 8006d6c:	08006daf 	.word	0x08006daf
 8006d70:	08006d85 	.word	0x08006d85
 8006d74:	08006d97 	.word	0x08006d97
 8006d78:	08006daf 	.word	0x08006daf
 8006d7c:	08006daf 	.word	0x08006daf
 8006d80:	08006daf 	.word	0x08006daf
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	3304      	adds	r3, #4
 8006d88:	2101      	movs	r1, #1
 8006d8a:	4618      	mov	r0, r3
 8006d8c:	f001 fadc 	bl	8008348 <RCCEx_PLL2_Config>
 8006d90:	4603      	mov	r3, r0
 8006d92:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8006d94:	e00c      	b.n	8006db0 <HAL_RCCEx_PeriphCLKConfig+0x8c4>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	3324      	adds	r3, #36	; 0x24
 8006d9a:	2101      	movs	r1, #1
 8006d9c:	4618      	mov	r0, r3
 8006d9e:	f001 fb85 	bl	80084ac <RCCEx_PLL3_Config>
 8006da2:	4603      	mov	r3, r0
 8006da4:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8006da6:	e003      	b.n	8006db0 <HAL_RCCEx_PeriphCLKConfig+0x8c4>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006da8:	2301      	movs	r3, #1
 8006daa:	75fb      	strb	r3, [r7, #23]
      break;
 8006dac:	e000      	b.n	8006db0 <HAL_RCCEx_PeriphCLKConfig+0x8c4>
      break;
 8006dae:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006db0:	7dfb      	ldrb	r3, [r7, #23]
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	d110      	bne.n	8006dd8 <HAL_RCCEx_PeriphCLKConfig+0x8ec>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006db6:	4b06      	ldr	r3, [pc, #24]	; (8006dd0 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8006db8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006dba:	f023 0207 	bic.w	r2, r3, #7
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006dc4:	4902      	ldr	r1, [pc, #8]	; (8006dd0 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8006dc6:	4313      	orrs	r3, r2
 8006dc8:	658b      	str	r3, [r1, #88]	; 0x58
 8006dca:	e007      	b.n	8006ddc <HAL_RCCEx_PeriphCLKConfig+0x8f0>
 8006dcc:	58024800 	.word	0x58024800
 8006dd0:	58024400 	.word	0x58024400
 8006dd4:	00ffffcf 	.word	0x00ffffcf
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006dd8:	7dfb      	ldrb	r3, [r7, #23]
 8006dda:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	f003 0320 	and.w	r3, r3, #32
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d04b      	beq.n	8006e80 <HAL_RCCEx_PeriphCLKConfig+0x994>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006dee:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006df2:	d02e      	beq.n	8006e52 <HAL_RCCEx_PeriphCLKConfig+0x966>
 8006df4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006df8:	d828      	bhi.n	8006e4c <HAL_RCCEx_PeriphCLKConfig+0x960>
 8006dfa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006dfe:	d02a      	beq.n	8006e56 <HAL_RCCEx_PeriphCLKConfig+0x96a>
 8006e00:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006e04:	d822      	bhi.n	8006e4c <HAL_RCCEx_PeriphCLKConfig+0x960>
 8006e06:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8006e0a:	d026      	beq.n	8006e5a <HAL_RCCEx_PeriphCLKConfig+0x96e>
 8006e0c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8006e10:	d81c      	bhi.n	8006e4c <HAL_RCCEx_PeriphCLKConfig+0x960>
 8006e12:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006e16:	d010      	beq.n	8006e3a <HAL_RCCEx_PeriphCLKConfig+0x94e>
 8006e18:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006e1c:	d816      	bhi.n	8006e4c <HAL_RCCEx_PeriphCLKConfig+0x960>
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	d01d      	beq.n	8006e5e <HAL_RCCEx_PeriphCLKConfig+0x972>
 8006e22:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006e26:	d111      	bne.n	8006e4c <HAL_RCCEx_PeriphCLKConfig+0x960>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	3304      	adds	r3, #4
 8006e2c:	2100      	movs	r1, #0
 8006e2e:	4618      	mov	r0, r3
 8006e30:	f001 fa8a 	bl	8008348 <RCCEx_PLL2_Config>
 8006e34:	4603      	mov	r3, r0
 8006e36:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8006e38:	e012      	b.n	8006e60 <HAL_RCCEx_PeriphCLKConfig+0x974>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	3324      	adds	r3, #36	; 0x24
 8006e3e:	2102      	movs	r1, #2
 8006e40:	4618      	mov	r0, r3
 8006e42:	f001 fb33 	bl	80084ac <RCCEx_PLL3_Config>
 8006e46:	4603      	mov	r3, r0
 8006e48:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8006e4a:	e009      	b.n	8006e60 <HAL_RCCEx_PeriphCLKConfig+0x974>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006e4c:	2301      	movs	r3, #1
 8006e4e:	75fb      	strb	r3, [r7, #23]
      break;
 8006e50:	e006      	b.n	8006e60 <HAL_RCCEx_PeriphCLKConfig+0x974>
      break;
 8006e52:	bf00      	nop
 8006e54:	e004      	b.n	8006e60 <HAL_RCCEx_PeriphCLKConfig+0x974>
      break;
 8006e56:	bf00      	nop
 8006e58:	e002      	b.n	8006e60 <HAL_RCCEx_PeriphCLKConfig+0x974>
      break;
 8006e5a:	bf00      	nop
 8006e5c:	e000      	b.n	8006e60 <HAL_RCCEx_PeriphCLKConfig+0x974>
      break;
 8006e5e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006e60:	7dfb      	ldrb	r3, [r7, #23]
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	d10a      	bne.n	8006e7c <HAL_RCCEx_PeriphCLKConfig+0x990>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006e66:	4bb2      	ldr	r3, [pc, #712]	; (8007130 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8006e68:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006e6a:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006e74:	49ae      	ldr	r1, [pc, #696]	; (8007130 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8006e76:	4313      	orrs	r3, r2
 8006e78:	654b      	str	r3, [r1, #84]	; 0x54
 8006e7a:	e001      	b.n	8006e80 <HAL_RCCEx_PeriphCLKConfig+0x994>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006e7c:	7dfb      	ldrb	r3, [r7, #23]
 8006e7e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006e88:	2b00      	cmp	r3, #0
 8006e8a:	d04b      	beq.n	8006f24 <HAL_RCCEx_PeriphCLKConfig+0xa38>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006e92:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8006e96:	d02e      	beq.n	8006ef6 <HAL_RCCEx_PeriphCLKConfig+0xa0a>
 8006e98:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8006e9c:	d828      	bhi.n	8006ef0 <HAL_RCCEx_PeriphCLKConfig+0xa04>
 8006e9e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006ea2:	d02a      	beq.n	8006efa <HAL_RCCEx_PeriphCLKConfig+0xa0e>
 8006ea4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006ea8:	d822      	bhi.n	8006ef0 <HAL_RCCEx_PeriphCLKConfig+0xa04>
 8006eaa:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006eae:	d026      	beq.n	8006efe <HAL_RCCEx_PeriphCLKConfig+0xa12>
 8006eb0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006eb4:	d81c      	bhi.n	8006ef0 <HAL_RCCEx_PeriphCLKConfig+0xa04>
 8006eb6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006eba:	d010      	beq.n	8006ede <HAL_RCCEx_PeriphCLKConfig+0x9f2>
 8006ebc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006ec0:	d816      	bhi.n	8006ef0 <HAL_RCCEx_PeriphCLKConfig+0xa04>
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	d01d      	beq.n	8006f02 <HAL_RCCEx_PeriphCLKConfig+0xa16>
 8006ec6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006eca:	d111      	bne.n	8006ef0 <HAL_RCCEx_PeriphCLKConfig+0xa04>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	3304      	adds	r3, #4
 8006ed0:	2100      	movs	r1, #0
 8006ed2:	4618      	mov	r0, r3
 8006ed4:	f001 fa38 	bl	8008348 <RCCEx_PLL2_Config>
 8006ed8:	4603      	mov	r3, r0
 8006eda:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8006edc:	e012      	b.n	8006f04 <HAL_RCCEx_PeriphCLKConfig+0xa18>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	3324      	adds	r3, #36	; 0x24
 8006ee2:	2102      	movs	r1, #2
 8006ee4:	4618      	mov	r0, r3
 8006ee6:	f001 fae1 	bl	80084ac <RCCEx_PLL3_Config>
 8006eea:	4603      	mov	r3, r0
 8006eec:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8006eee:	e009      	b.n	8006f04 <HAL_RCCEx_PeriphCLKConfig+0xa18>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006ef0:	2301      	movs	r3, #1
 8006ef2:	75fb      	strb	r3, [r7, #23]
      break;
 8006ef4:	e006      	b.n	8006f04 <HAL_RCCEx_PeriphCLKConfig+0xa18>
      break;
 8006ef6:	bf00      	nop
 8006ef8:	e004      	b.n	8006f04 <HAL_RCCEx_PeriphCLKConfig+0xa18>
      break;
 8006efa:	bf00      	nop
 8006efc:	e002      	b.n	8006f04 <HAL_RCCEx_PeriphCLKConfig+0xa18>
      break;
 8006efe:	bf00      	nop
 8006f00:	e000      	b.n	8006f04 <HAL_RCCEx_PeriphCLKConfig+0xa18>
      break;
 8006f02:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006f04:	7dfb      	ldrb	r3, [r7, #23]
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	d10a      	bne.n	8006f20 <HAL_RCCEx_PeriphCLKConfig+0xa34>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8006f0a:	4b89      	ldr	r3, [pc, #548]	; (8007130 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8006f0c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006f0e:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006f18:	4985      	ldr	r1, [pc, #532]	; (8007130 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8006f1a:	4313      	orrs	r3, r2
 8006f1c:	658b      	str	r3, [r1, #88]	; 0x58
 8006f1e:	e001      	b.n	8006f24 <HAL_RCCEx_PeriphCLKConfig+0xa38>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006f20:	7dfb      	ldrb	r3, [r7, #23]
 8006f22:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	d04b      	beq.n	8006fc8 <HAL_RCCEx_PeriphCLKConfig+0xadc>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006f36:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8006f3a:	d02e      	beq.n	8006f9a <HAL_RCCEx_PeriphCLKConfig+0xaae>
 8006f3c:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8006f40:	d828      	bhi.n	8006f94 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 8006f42:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006f46:	d02a      	beq.n	8006f9e <HAL_RCCEx_PeriphCLKConfig+0xab2>
 8006f48:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006f4c:	d822      	bhi.n	8006f94 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 8006f4e:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8006f52:	d026      	beq.n	8006fa2 <HAL_RCCEx_PeriphCLKConfig+0xab6>
 8006f54:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8006f58:	d81c      	bhi.n	8006f94 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 8006f5a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006f5e:	d010      	beq.n	8006f82 <HAL_RCCEx_PeriphCLKConfig+0xa96>
 8006f60:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006f64:	d816      	bhi.n	8006f94 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d01d      	beq.n	8006fa6 <HAL_RCCEx_PeriphCLKConfig+0xaba>
 8006f6a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006f6e:	d111      	bne.n	8006f94 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	3304      	adds	r3, #4
 8006f74:	2100      	movs	r1, #0
 8006f76:	4618      	mov	r0, r3
 8006f78:	f001 f9e6 	bl	8008348 <RCCEx_PLL2_Config>
 8006f7c:	4603      	mov	r3, r0
 8006f7e:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8006f80:	e012      	b.n	8006fa8 <HAL_RCCEx_PeriphCLKConfig+0xabc>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	3324      	adds	r3, #36	; 0x24
 8006f86:	2102      	movs	r1, #2
 8006f88:	4618      	mov	r0, r3
 8006f8a:	f001 fa8f 	bl	80084ac <RCCEx_PLL3_Config>
 8006f8e:	4603      	mov	r3, r0
 8006f90:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8006f92:	e009      	b.n	8006fa8 <HAL_RCCEx_PeriphCLKConfig+0xabc>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006f94:	2301      	movs	r3, #1
 8006f96:	75fb      	strb	r3, [r7, #23]
      break;
 8006f98:	e006      	b.n	8006fa8 <HAL_RCCEx_PeriphCLKConfig+0xabc>
      break;
 8006f9a:	bf00      	nop
 8006f9c:	e004      	b.n	8006fa8 <HAL_RCCEx_PeriphCLKConfig+0xabc>
      break;
 8006f9e:	bf00      	nop
 8006fa0:	e002      	b.n	8006fa8 <HAL_RCCEx_PeriphCLKConfig+0xabc>
      break;
 8006fa2:	bf00      	nop
 8006fa4:	e000      	b.n	8006fa8 <HAL_RCCEx_PeriphCLKConfig+0xabc>
      break;
 8006fa6:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006fa8:	7dfb      	ldrb	r3, [r7, #23]
 8006faa:	2b00      	cmp	r3, #0
 8006fac:	d10a      	bne.n	8006fc4 <HAL_RCCEx_PeriphCLKConfig+0xad8>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8006fae:	4b60      	ldr	r3, [pc, #384]	; (8007130 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8006fb0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006fb2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006fbc:	495c      	ldr	r1, [pc, #368]	; (8007130 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8006fbe:	4313      	orrs	r3, r2
 8006fc0:	658b      	str	r3, [r1, #88]	; 0x58
 8006fc2:	e001      	b.n	8006fc8 <HAL_RCCEx_PeriphCLKConfig+0xadc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006fc4:	7dfb      	ldrb	r3, [r7, #23]
 8006fc6:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	f003 0308 	and.w	r3, r3, #8
 8006fd0:	2b00      	cmp	r3, #0
 8006fd2:	d018      	beq.n	8007006 <HAL_RCCEx_PeriphCLKConfig+0xb1a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection )== RCC_I2C1235CLKSOURCE_PLL3 )
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006fd8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006fdc:	d10a      	bne.n	8006ff4 <HAL_RCCEx_PeriphCLKConfig+0xb08>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	3324      	adds	r3, #36	; 0x24
 8006fe2:	2102      	movs	r1, #2
 8006fe4:	4618      	mov	r0, r3
 8006fe6:	f001 fa61 	bl	80084ac <RCCEx_PLL3_Config>
 8006fea:	4603      	mov	r3, r0
 8006fec:	2b00      	cmp	r3, #0
 8006fee:	d001      	beq.n	8006ff4 <HAL_RCCEx_PeriphCLKConfig+0xb08>
        {
          status = HAL_ERROR;
 8006ff0:	2301      	movs	r3, #1
 8006ff2:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 8006ff4:	4b4e      	ldr	r3, [pc, #312]	; (8007130 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8006ff6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006ff8:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007000:	494b      	ldr	r1, [pc, #300]	; (8007130 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8007002:	4313      	orrs	r3, r2
 8007004:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	f003 0310 	and.w	r3, r3, #16
 800700e:	2b00      	cmp	r3, #0
 8007010:	d01a      	beq.n	8007048 <HAL_RCCEx_PeriphCLKConfig+0xb5c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007018:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800701c:	d10a      	bne.n	8007034 <HAL_RCCEx_PeriphCLKConfig+0xb48>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	3324      	adds	r3, #36	; 0x24
 8007022:	2102      	movs	r1, #2
 8007024:	4618      	mov	r0, r3
 8007026:	f001 fa41 	bl	80084ac <RCCEx_PLL3_Config>
 800702a:	4603      	mov	r3, r0
 800702c:	2b00      	cmp	r3, #0
 800702e:	d001      	beq.n	8007034 <HAL_RCCEx_PeriphCLKConfig+0xb48>
      {
        status = HAL_ERROR;
 8007030:	2301      	movs	r3, #1
 8007032:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8007034:	4b3e      	ldr	r3, [pc, #248]	; (8007130 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8007036:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007038:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007042:	493b      	ldr	r1, [pc, #236]	; (8007130 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8007044:	4313      	orrs	r3, r2
 8007046:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007050:	2b00      	cmp	r3, #0
 8007052:	d034      	beq.n	80070be <HAL_RCCEx_PeriphCLKConfig+0xbd2>
  {
    switch(PeriphClkInit->AdcClockSelection)
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800705a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800705e:	d01d      	beq.n	800709c <HAL_RCCEx_PeriphCLKConfig+0xbb0>
 8007060:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007064:	d817      	bhi.n	8007096 <HAL_RCCEx_PeriphCLKConfig+0xbaa>
 8007066:	2b00      	cmp	r3, #0
 8007068:	d003      	beq.n	8007072 <HAL_RCCEx_PeriphCLKConfig+0xb86>
 800706a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800706e:	d009      	beq.n	8007084 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8007070:	e011      	b.n	8007096 <HAL_RCCEx_PeriphCLKConfig+0xbaa>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	3304      	adds	r3, #4
 8007076:	2100      	movs	r1, #0
 8007078:	4618      	mov	r0, r3
 800707a:	f001 f965 	bl	8008348 <RCCEx_PLL2_Config>
 800707e:	4603      	mov	r3, r0
 8007080:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8007082:	e00c      	b.n	800709e <HAL_RCCEx_PeriphCLKConfig+0xbb2>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	3324      	adds	r3, #36	; 0x24
 8007088:	2102      	movs	r1, #2
 800708a:	4618      	mov	r0, r3
 800708c:	f001 fa0e 	bl	80084ac <RCCEx_PLL3_Config>
 8007090:	4603      	mov	r3, r0
 8007092:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8007094:	e003      	b.n	800709e <HAL_RCCEx_PeriphCLKConfig+0xbb2>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007096:	2301      	movs	r3, #1
 8007098:	75fb      	strb	r3, [r7, #23]
      break;
 800709a:	e000      	b.n	800709e <HAL_RCCEx_PeriphCLKConfig+0xbb2>
      break;
 800709c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800709e:	7dfb      	ldrb	r3, [r7, #23]
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	d10a      	bne.n	80070ba <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80070a4:	4b22      	ldr	r3, [pc, #136]	; (8007130 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 80070a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80070a8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80070b2:	491f      	ldr	r1, [pc, #124]	; (8007130 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 80070b4:	4313      	orrs	r3, r2
 80070b6:	658b      	str	r3, [r1, #88]	; 0x58
 80070b8:	e001      	b.n	80070be <HAL_RCCEx_PeriphCLKConfig+0xbd2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80070ba:	7dfb      	ldrb	r3, [r7, #23]
 80070bc:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	d036      	beq.n	8007138 <HAL_RCCEx_PeriphCLKConfig+0xc4c>
  {

    switch(PeriphClkInit->UsbClockSelection)
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80070d0:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80070d4:	d01c      	beq.n	8007110 <HAL_RCCEx_PeriphCLKConfig+0xc24>
 80070d6:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80070da:	d816      	bhi.n	800710a <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 80070dc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80070e0:	d003      	beq.n	80070ea <HAL_RCCEx_PeriphCLKConfig+0xbfe>
 80070e2:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80070e6:	d007      	beq.n	80070f8 <HAL_RCCEx_PeriphCLKConfig+0xc0c>
 80070e8:	e00f      	b.n	800710a <HAL_RCCEx_PeriphCLKConfig+0xc1e>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80070ea:	4b11      	ldr	r3, [pc, #68]	; (8007130 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 80070ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80070ee:	4a10      	ldr	r2, [pc, #64]	; (8007130 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 80070f0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80070f4:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 80070f6:	e00c      	b.n	8007112 <HAL_RCCEx_PeriphCLKConfig+0xc26>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	3324      	adds	r3, #36	; 0x24
 80070fc:	2101      	movs	r1, #1
 80070fe:	4618      	mov	r0, r3
 8007100:	f001 f9d4 	bl	80084ac <RCCEx_PLL3_Config>
 8007104:	4603      	mov	r3, r0
 8007106:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 8007108:	e003      	b.n	8007112 <HAL_RCCEx_PeriphCLKConfig+0xc26>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800710a:	2301      	movs	r3, #1
 800710c:	75fb      	strb	r3, [r7, #23]
      break;
 800710e:	e000      	b.n	8007112 <HAL_RCCEx_PeriphCLKConfig+0xc26>
      break;
 8007110:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007112:	7dfb      	ldrb	r3, [r7, #23]
 8007114:	2b00      	cmp	r3, #0
 8007116:	d10d      	bne.n	8007134 <HAL_RCCEx_PeriphCLKConfig+0xc48>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007118:	4b05      	ldr	r3, [pc, #20]	; (8007130 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 800711a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800711c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007126:	4902      	ldr	r1, [pc, #8]	; (8007130 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8007128:	4313      	orrs	r3, r2
 800712a:	654b      	str	r3, [r1, #84]	; 0x54
 800712c:	e004      	b.n	8007138 <HAL_RCCEx_PeriphCLKConfig+0xc4c>
 800712e:	bf00      	nop
 8007130:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007134:	7dfb      	ldrb	r3, [r7, #23]
 8007136:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007140:	2b00      	cmp	r3, #0
 8007142:	d029      	beq.n	8007198 <HAL_RCCEx_PeriphCLKConfig+0xcac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007148:	2b00      	cmp	r3, #0
 800714a:	d003      	beq.n	8007154 <HAL_RCCEx_PeriphCLKConfig+0xc68>
 800714c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007150:	d007      	beq.n	8007162 <HAL_RCCEx_PeriphCLKConfig+0xc76>
 8007152:	e00f      	b.n	8007174 <HAL_RCCEx_PeriphCLKConfig+0xc88>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007154:	4b61      	ldr	r3, [pc, #388]	; (80072dc <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8007156:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007158:	4a60      	ldr	r2, [pc, #384]	; (80072dc <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 800715a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800715e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8007160:	e00b      	b.n	800717a <HAL_RCCEx_PeriphCLKConfig+0xc8e>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	3304      	adds	r3, #4
 8007166:	2102      	movs	r1, #2
 8007168:	4618      	mov	r0, r3
 800716a:	f001 f8ed 	bl	8008348 <RCCEx_PLL2_Config>
 800716e:	4603      	mov	r3, r0
 8007170:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8007172:	e002      	b.n	800717a <HAL_RCCEx_PeriphCLKConfig+0xc8e>

    default:
      ret = HAL_ERROR;
 8007174:	2301      	movs	r3, #1
 8007176:	75fb      	strb	r3, [r7, #23]
      break;
 8007178:	bf00      	nop
    }

    if(ret == HAL_OK)
 800717a:	7dfb      	ldrb	r3, [r7, #23]
 800717c:	2b00      	cmp	r3, #0
 800717e:	d109      	bne.n	8007194 <HAL_RCCEx_PeriphCLKConfig+0xca8>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8007180:	4b56      	ldr	r3, [pc, #344]	; (80072dc <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8007182:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007184:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800718c:	4953      	ldr	r1, [pc, #332]	; (80072dc <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 800718e:	4313      	orrs	r3, r2
 8007190:	64cb      	str	r3, [r1, #76]	; 0x4c
 8007192:	e001      	b.n	8007198 <HAL_RCCEx_PeriphCLKConfig+0xcac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007194:	7dfb      	ldrb	r3, [r7, #23]
 8007196:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	d00a      	beq.n	80071ba <HAL_RCCEx_PeriphCLKConfig+0xcce>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	3324      	adds	r3, #36	; 0x24
 80071a8:	2102      	movs	r1, #2
 80071aa:	4618      	mov	r0, r3
 80071ac:	f001 f97e 	bl	80084ac <RCCEx_PLL3_Config>
 80071b0:	4603      	mov	r3, r0
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	d001      	beq.n	80071ba <HAL_RCCEx_PeriphCLKConfig+0xcce>
    {
      status=HAL_ERROR;
 80071b6:	2301      	movs	r3, #1
 80071b8:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	d030      	beq.n	8007228 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
  {

    switch(PeriphClkInit->RngClockSelection)
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80071ca:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80071ce:	d017      	beq.n	8007200 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 80071d0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80071d4:	d811      	bhi.n	80071fa <HAL_RCCEx_PeriphCLKConfig+0xd0e>
 80071d6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80071da:	d013      	beq.n	8007204 <HAL_RCCEx_PeriphCLKConfig+0xd18>
 80071dc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80071e0:	d80b      	bhi.n	80071fa <HAL_RCCEx_PeriphCLKConfig+0xd0e>
 80071e2:	2b00      	cmp	r3, #0
 80071e4:	d010      	beq.n	8007208 <HAL_RCCEx_PeriphCLKConfig+0xd1c>
 80071e6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80071ea:	d106      	bne.n	80071fa <HAL_RCCEx_PeriphCLKConfig+0xd0e>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80071ec:	4b3b      	ldr	r3, [pc, #236]	; (80072dc <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 80071ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80071f0:	4a3a      	ldr	r2, [pc, #232]	; (80072dc <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 80071f2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80071f6:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 80071f8:	e007      	b.n	800720a <HAL_RCCEx_PeriphCLKConfig+0xd1e>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80071fa:	2301      	movs	r3, #1
 80071fc:	75fb      	strb	r3, [r7, #23]
      break;
 80071fe:	e004      	b.n	800720a <HAL_RCCEx_PeriphCLKConfig+0xd1e>
      break;
 8007200:	bf00      	nop
 8007202:	e002      	b.n	800720a <HAL_RCCEx_PeriphCLKConfig+0xd1e>
      break;
 8007204:	bf00      	nop
 8007206:	e000      	b.n	800720a <HAL_RCCEx_PeriphCLKConfig+0xd1e>
      break;
 8007208:	bf00      	nop
    }

    if(ret == HAL_OK)
 800720a:	7dfb      	ldrb	r3, [r7, #23]
 800720c:	2b00      	cmp	r3, #0
 800720e:	d109      	bne.n	8007224 <HAL_RCCEx_PeriphCLKConfig+0xd38>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007210:	4b32      	ldr	r3, [pc, #200]	; (80072dc <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8007212:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007214:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800721c:	492f      	ldr	r1, [pc, #188]	; (80072dc <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 800721e:	4313      	orrs	r3, r2
 8007220:	654b      	str	r3, [r1, #84]	; 0x54
 8007222:	e001      	b.n	8007228 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007224:	7dfb      	ldrb	r3, [r7, #23]
 8007226:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007230:	2b00      	cmp	r3, #0
 8007232:	d008      	beq.n	8007246 <HAL_RCCEx_PeriphCLKConfig+0xd5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8007234:	4b29      	ldr	r3, [pc, #164]	; (80072dc <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8007236:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007238:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007240:	4926      	ldr	r1, [pc, #152]	; (80072dc <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8007242:	4313      	orrs	r3, r2
 8007244:	650b      	str	r3, [r1, #80]	; 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800724e:	2b00      	cmp	r3, #0
 8007250:	d008      	beq.n	8007264 <HAL_RCCEx_PeriphCLKConfig+0xd78>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8007252:	4b22      	ldr	r3, [pc, #136]	; (80072dc <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8007254:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007256:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800725e:	491f      	ldr	r1, [pc, #124]	; (80072dc <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8007260:	4313      	orrs	r3, r2
 8007262:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800726c:	2b00      	cmp	r3, #0
 800726e:	d00d      	beq.n	800728c <HAL_RCCEx_PeriphCLKConfig+0xda0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8007270:	4b1a      	ldr	r3, [pc, #104]	; (80072dc <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8007272:	691b      	ldr	r3, [r3, #16]
 8007274:	4a19      	ldr	r2, [pc, #100]	; (80072dc <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8007276:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800727a:	6113      	str	r3, [r2, #16]
 800727c:	4b17      	ldr	r3, [pc, #92]	; (80072dc <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 800727e:	691a      	ldr	r2, [r3, #16]
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8007286:	4915      	ldr	r1, [pc, #84]	; (80072dc <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8007288:	4313      	orrs	r3, r2
 800728a:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	2b00      	cmp	r3, #0
 8007292:	da08      	bge.n	80072a6 <HAL_RCCEx_PeriphCLKConfig+0xdba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8007294:	4b11      	ldr	r3, [pc, #68]	; (80072dc <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8007296:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007298:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80072a0:	490e      	ldr	r1, [pc, #56]	; (80072dc <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 80072a2:	4313      	orrs	r3, r2
 80072a4:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	d009      	beq.n	80072c6 <HAL_RCCEx_PeriphCLKConfig+0xdda>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80072b2:	4b0a      	ldr	r3, [pc, #40]	; (80072dc <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 80072b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80072b6:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80072c0:	4906      	ldr	r1, [pc, #24]	; (80072dc <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 80072c2:	4313      	orrs	r3, r2
 80072c4:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 80072c6:	7dbb      	ldrb	r3, [r7, #22]
 80072c8:	2b00      	cmp	r3, #0
 80072ca:	d101      	bne.n	80072d0 <HAL_RCCEx_PeriphCLKConfig+0xde4>
  {
    return HAL_OK;
 80072cc:	2300      	movs	r3, #0
 80072ce:	e000      	b.n	80072d2 <HAL_RCCEx_PeriphCLKConfig+0xde6>
  }
  return HAL_ERROR;
 80072d0:	2301      	movs	r3, #1
}
 80072d2:	4618      	mov	r0, r3
 80072d4:	3718      	adds	r7, #24
 80072d6:	46bd      	mov	sp, r7
 80072d8:	bd80      	pop	{r7, pc}
 80072da:	bf00      	nop
 80072dc:	58024400 	.word	0x58024400

080072e0 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80072e0:	b580      	push	{r7, lr}
 80072e2:	b090      	sub	sp, #64	; 0x40
 80072e4:	af00      	add	r7, sp, #0
 80072e6:	6078      	str	r0, [r7, #4]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80072ee:	f040 8089 	bne.w	8007404 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
    {

      saiclocksource= __HAL_RCC_GET_SAI1_SOURCE();
 80072f2:	4b95      	ldr	r3, [pc, #596]	; (8007548 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 80072f4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80072f6:	f003 0307 	and.w	r3, r3, #7
 80072fa:	633b      	str	r3, [r7, #48]	; 0x30
 80072fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80072fe:	2b04      	cmp	r3, #4
 8007300:	d87d      	bhi.n	80073fe <HAL_RCCEx_GetPeriphCLKFreq+0x11e>
 8007302:	a201      	add	r2, pc, #4	; (adr r2, 8007308 <HAL_RCCEx_GetPeriphCLKFreq+0x28>)
 8007304:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007308:	0800731d 	.word	0x0800731d
 800730c:	08007341 	.word	0x08007341
 8007310:	08007365 	.word	0x08007365
 8007314:	080073f9 	.word	0x080073f9
 8007318:	08007389 	.word	0x08007389

      switch (saiclocksource)
      {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800731c:	4b8a      	ldr	r3, [pc, #552]	; (8007548 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007324:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007328:	d107      	bne.n	800733a <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
         {
           HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800732a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800732e:	4618      	mov	r0, r3
 8007330:	f000 feb8 	bl	80080a4 <HAL_RCCEx_GetPLL1ClockFreq>
           frequency = pll1_clocks.PLL1_Q_Frequency;
 8007334:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007336:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8007338:	e3ed      	b.n	8007b16 <HAL_RCCEx_GetPeriphCLKFreq+0x836>
           frequency = 0;
 800733a:	2300      	movs	r3, #0
 800733c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800733e:	e3ea      	b.n	8007b16 <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007340:	4b81      	ldr	r3, [pc, #516]	; (8007548 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007348:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800734c:	d107      	bne.n	800735e <HAL_RCCEx_GetPeriphCLKFreq+0x7e>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800734e:	f107 0318 	add.w	r3, r7, #24
 8007352:	4618      	mov	r0, r3
 8007354:	f000 fbfe 	bl	8007b54 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8007358:	69bb      	ldr	r3, [r7, #24]
 800735a:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800735c:	e3db      	b.n	8007b16 <HAL_RCCEx_GetPeriphCLKFreq+0x836>
           frequency = 0;
 800735e:	2300      	movs	r3, #0
 8007360:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007362:	e3d8      	b.n	8007b16 <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8007364:	4b78      	ldr	r3, [pc, #480]	; (8007548 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800736c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007370:	d107      	bne.n	8007382 <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007372:	f107 030c 	add.w	r3, r7, #12
 8007376:	4618      	mov	r0, r3
 8007378:	f000 fd40 	bl	8007dfc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800737c:	68fb      	ldr	r3, [r7, #12]
 800737e:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8007380:	e3c9      	b.n	8007b16 <HAL_RCCEx_GetPeriphCLKFreq+0x836>
           frequency = 0;
 8007382:	2300      	movs	r3, #0
 8007384:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007386:	e3c6      	b.n	8007b16 <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8007388:	4b6f      	ldr	r3, [pc, #444]	; (8007548 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 800738a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800738c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8007390:	637b      	str	r3, [r7, #52]	; 0x34

          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8007392:	4b6d      	ldr	r3, [pc, #436]	; (8007548 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	f003 0304 	and.w	r3, r3, #4
 800739a:	2b04      	cmp	r3, #4
 800739c:	d10c      	bne.n	80073b8 <HAL_RCCEx_GetPeriphCLKFreq+0xd8>
 800739e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80073a0:	2b00      	cmp	r3, #0
 80073a2:	d109      	bne.n	80073b8 <HAL_RCCEx_GetPeriphCLKFreq+0xd8>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80073a4:	4b68      	ldr	r3, [pc, #416]	; (8007548 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	08db      	lsrs	r3, r3, #3
 80073aa:	f003 0303 	and.w	r3, r3, #3
 80073ae:	4a67      	ldr	r2, [pc, #412]	; (800754c <HAL_RCCEx_GetPeriphCLKFreq+0x26c>)
 80073b0:	fa22 f303 	lsr.w	r3, r2, r3
 80073b4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80073b6:	e01e      	b.n	80073f6 <HAL_RCCEx_GetPeriphCLKFreq+0x116>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80073b8:	4b63      	ldr	r3, [pc, #396]	; (8007548 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80073c0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80073c4:	d106      	bne.n	80073d4 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
 80073c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80073c8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80073cc:	d102      	bne.n	80073d4 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 80073ce:	4b60      	ldr	r3, [pc, #384]	; (8007550 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80073d0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80073d2:	e010      	b.n	80073f6 <HAL_RCCEx_GetPeriphCLKFreq+0x116>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80073d4:	4b5c      	ldr	r3, [pc, #368]	; (8007548 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80073dc:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80073e0:	d106      	bne.n	80073f0 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 80073e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80073e4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80073e8:	d102      	bne.n	80073f0 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 80073ea:	4b5a      	ldr	r3, [pc, #360]	; (8007554 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 80073ec:	63fb      	str	r3, [r7, #60]	; 0x3c
 80073ee:	e002      	b.n	80073f6 <HAL_RCCEx_GetPeriphCLKFreq+0x116>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 80073f0:	2300      	movs	r3, #0
 80073f2:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 80073f4:	e38f      	b.n	8007b16 <HAL_RCCEx_GetPeriphCLKFreq+0x836>
 80073f6:	e38e      	b.n	8007b16 <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 80073f8:	4b57      	ldr	r3, [pc, #348]	; (8007558 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 80073fa:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80073fc:	e38b      	b.n	8007b16 <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      default :
        {
          frequency = 0;
 80073fe:	2300      	movs	r3, #0
 8007400:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007402:	e388      	b.n	8007b16 <HAL_RCCEx_GetPeriphCLKFreq+0x836>
      }
    }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800740a:	f040 80a7 	bne.w	800755c <HAL_RCCEx_GetPeriphCLKFreq+0x27c>
    {

      saiclocksource= __HAL_RCC_GET_SAI4A_SOURCE();
 800740e:	4b4e      	ldr	r3, [pc, #312]	; (8007548 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 8007410:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007412:	f403 0360 	and.w	r3, r3, #14680064	; 0xe00000
 8007416:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 8007418:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800741a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800741e:	d054      	beq.n	80074ca <HAL_RCCEx_GetPeriphCLKFreq+0x1ea>
 8007420:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007422:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8007426:	f200 808b 	bhi.w	8007540 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
 800742a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800742c:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8007430:	f000 8083 	beq.w	800753a <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 8007434:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007436:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800743a:	f200 8081 	bhi.w	8007540 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
 800743e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007440:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007444:	d02f      	beq.n	80074a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1c6>
 8007446:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007448:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800744c:	d878      	bhi.n	8007540 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
 800744e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007450:	2b00      	cmp	r3, #0
 8007452:	d004      	beq.n	800745e <HAL_RCCEx_GetPeriphCLKFreq+0x17e>
 8007454:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007456:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800745a:	d012      	beq.n	8007482 <HAL_RCCEx_GetPeriphCLKFreq+0x1a2>
 800745c:	e070      	b.n	8007540 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
      {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800745e:	4b3a      	ldr	r3, [pc, #232]	; (8007548 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007466:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800746a:	d107      	bne.n	800747c <HAL_RCCEx_GetPeriphCLKFreq+0x19c>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800746c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007470:	4618      	mov	r0, r3
 8007472:	f000 fe17 	bl	80080a4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007476:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007478:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800747a:	e34c      	b.n	8007b16 <HAL_RCCEx_GetPeriphCLKFreq+0x836>
           frequency = 0;
 800747c:	2300      	movs	r3, #0
 800747e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007480:	e349      	b.n	8007b16 <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007482:	4b31      	ldr	r3, [pc, #196]	; (8007548 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800748a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800748e:	d107      	bne.n	80074a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1c0>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007490:	f107 0318 	add.w	r3, r7, #24
 8007494:	4618      	mov	r0, r3
 8007496:	f000 fb5d 	bl	8007b54 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800749a:	69bb      	ldr	r3, [r7, #24]
 800749c:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800749e:	e33a      	b.n	8007b16 <HAL_RCCEx_GetPeriphCLKFreq+0x836>
           frequency = 0;
 80074a0:	2300      	movs	r3, #0
 80074a2:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80074a4:	e337      	b.n	8007b16 <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80074a6:	4b28      	ldr	r3, [pc, #160]	; (8007548 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80074ae:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80074b2:	d107      	bne.n	80074c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1e4>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80074b4:	f107 030c 	add.w	r3, r7, #12
 80074b8:	4618      	mov	r0, r3
 80074ba:	f000 fc9f 	bl	8007dfc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80074be:	68fb      	ldr	r3, [r7, #12]
 80074c0:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 80074c2:	e328      	b.n	8007b16 <HAL_RCCEx_GetPeriphCLKFreq+0x836>
           frequency = 0;
 80074c4:	2300      	movs	r3, #0
 80074c6:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80074c8:	e325      	b.n	8007b16 <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 80074ca:	4b1f      	ldr	r3, [pc, #124]	; (8007548 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 80074cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80074ce:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80074d2:	637b      	str	r3, [r7, #52]	; 0x34

          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80074d4:	4b1c      	ldr	r3, [pc, #112]	; (8007548 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	f003 0304 	and.w	r3, r3, #4
 80074dc:	2b04      	cmp	r3, #4
 80074de:	d10c      	bne.n	80074fa <HAL_RCCEx_GetPeriphCLKFreq+0x21a>
 80074e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80074e2:	2b00      	cmp	r3, #0
 80074e4:	d109      	bne.n	80074fa <HAL_RCCEx_GetPeriphCLKFreq+0x21a>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80074e6:	4b18      	ldr	r3, [pc, #96]	; (8007548 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	08db      	lsrs	r3, r3, #3
 80074ec:	f003 0303 	and.w	r3, r3, #3
 80074f0:	4a16      	ldr	r2, [pc, #88]	; (800754c <HAL_RCCEx_GetPeriphCLKFreq+0x26c>)
 80074f2:	fa22 f303 	lsr.w	r3, r2, r3
 80074f6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80074f8:	e01e      	b.n	8007538 <HAL_RCCEx_GetPeriphCLKFreq+0x258>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80074fa:	4b13      	ldr	r3, [pc, #76]	; (8007548 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007502:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007506:	d106      	bne.n	8007516 <HAL_RCCEx_GetPeriphCLKFreq+0x236>
 8007508:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800750a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800750e:	d102      	bne.n	8007516 <HAL_RCCEx_GetPeriphCLKFreq+0x236>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 8007510:	4b0f      	ldr	r3, [pc, #60]	; (8007550 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8007512:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007514:	e010      	b.n	8007538 <HAL_RCCEx_GetPeriphCLKFreq+0x258>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8007516:	4b0c      	ldr	r3, [pc, #48]	; (8007548 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800751e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007522:	d106      	bne.n	8007532 <HAL_RCCEx_GetPeriphCLKFreq+0x252>
 8007524:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007526:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800752a:	d102      	bne.n	8007532 <HAL_RCCEx_GetPeriphCLKFreq+0x252>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 800752c:	4b09      	ldr	r3, [pc, #36]	; (8007554 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 800752e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007530:	e002      	b.n	8007538 <HAL_RCCEx_GetPeriphCLKFreq+0x258>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 8007532:	2300      	movs	r3, #0
 8007534:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 8007536:	e2ee      	b.n	8007b16 <HAL_RCCEx_GetPeriphCLKFreq+0x836>
 8007538:	e2ed      	b.n	8007b16 <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 800753a:	4b07      	ldr	r3, [pc, #28]	; (8007558 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 800753c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800753e:	e2ea      	b.n	8007b16 <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }

      default :
        {
          frequency = 0;
 8007540:	2300      	movs	r3, #0
 8007542:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007544:	e2e7      	b.n	8007b16 <HAL_RCCEx_GetPeriphCLKFreq+0x836>
 8007546:	bf00      	nop
 8007548:	58024400 	.word	0x58024400
 800754c:	03d09000 	.word	0x03d09000
 8007550:	003d0900 	.word	0x003d0900
 8007554:	017d7840 	.word	0x017d7840
 8007558:	00bb8000 	.word	0x00bb8000
        }
      }
    }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007562:	f040 809c 	bne.w	800769e <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
    {

      saiclocksource= __HAL_RCC_GET_SAI4B_SOURCE();
 8007566:	4b9e      	ldr	r3, [pc, #632]	; (80077e0 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 8007568:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800756a:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 800756e:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 8007570:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007572:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8007576:	d054      	beq.n	8007622 <HAL_RCCEx_GetPeriphCLKFreq+0x342>
 8007578:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800757a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800757e:	f200 808b 	bhi.w	8007698 <HAL_RCCEx_GetPeriphCLKFreq+0x3b8>
 8007582:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007584:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8007588:	f000 8083 	beq.w	8007692 <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
 800758c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800758e:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8007592:	f200 8081 	bhi.w	8007698 <HAL_RCCEx_GetPeriphCLKFreq+0x3b8>
 8007596:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007598:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800759c:	d02f      	beq.n	80075fe <HAL_RCCEx_GetPeriphCLKFreq+0x31e>
 800759e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80075a0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80075a4:	d878      	bhi.n	8007698 <HAL_RCCEx_GetPeriphCLKFreq+0x3b8>
 80075a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80075a8:	2b00      	cmp	r3, #0
 80075aa:	d004      	beq.n	80075b6 <HAL_RCCEx_GetPeriphCLKFreq+0x2d6>
 80075ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80075ae:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80075b2:	d012      	beq.n	80075da <HAL_RCCEx_GetPeriphCLKFreq+0x2fa>
 80075b4:	e070      	b.n	8007698 <HAL_RCCEx_GetPeriphCLKFreq+0x3b8>
      {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80075b6:	4b8a      	ldr	r3, [pc, #552]	; (80077e0 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80075be:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80075c2:	d107      	bne.n	80075d4 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80075c4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80075c8:	4618      	mov	r0, r3
 80075ca:	f000 fd6b 	bl	80080a4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80075ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80075d0:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 80075d2:	e2a0      	b.n	8007b16 <HAL_RCCEx_GetPeriphCLKFreq+0x836>
           frequency = 0;
 80075d4:	2300      	movs	r3, #0
 80075d6:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80075d8:	e29d      	b.n	8007b16 <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80075da:	4b81      	ldr	r3, [pc, #516]	; (80077e0 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80075e2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80075e6:	d107      	bne.n	80075f8 <HAL_RCCEx_GetPeriphCLKFreq+0x318>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80075e8:	f107 0318 	add.w	r3, r7, #24
 80075ec:	4618      	mov	r0, r3
 80075ee:	f000 fab1 	bl	8007b54 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80075f2:	69bb      	ldr	r3, [r7, #24]
 80075f4:	63fb      	str	r3, [r7, #60]	; 0x3c
          }
         else
         {
           frequency = 0;
         }
          break;
 80075f6:	e28e      	b.n	8007b16 <HAL_RCCEx_GetPeriphCLKFreq+0x836>
           frequency = 0;
 80075f8:	2300      	movs	r3, #0
 80075fa:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80075fc:	e28b      	b.n	8007b16 <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80075fe:	4b78      	ldr	r3, [pc, #480]	; (80077e0 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007606:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800760a:	d107      	bne.n	800761c <HAL_RCCEx_GetPeriphCLKFreq+0x33c>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800760c:	f107 030c 	add.w	r3, r7, #12
 8007610:	4618      	mov	r0, r3
 8007612:	f000 fbf3 	bl	8007dfc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8007616:	68fb      	ldr	r3, [r7, #12]
 8007618:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800761a:	e27c      	b.n	8007b16 <HAL_RCCEx_GetPeriphCLKFreq+0x836>
           frequency = 0;
 800761c:	2300      	movs	r3, #0
 800761e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007620:	e279      	b.n	8007b16 <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8007622:	4b6f      	ldr	r3, [pc, #444]	; (80077e0 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 8007624:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007626:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800762a:	637b      	str	r3, [r7, #52]	; 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800762c:	4b6c      	ldr	r3, [pc, #432]	; (80077e0 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	f003 0304 	and.w	r3, r3, #4
 8007634:	2b04      	cmp	r3, #4
 8007636:	d10c      	bne.n	8007652 <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 8007638:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800763a:	2b00      	cmp	r3, #0
 800763c:	d109      	bne.n	8007652 <HAL_RCCEx_GetPeriphCLKFreq+0x372>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800763e:	4b68      	ldr	r3, [pc, #416]	; (80077e0 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	08db      	lsrs	r3, r3, #3
 8007644:	f003 0303 	and.w	r3, r3, #3
 8007648:	4a66      	ldr	r2, [pc, #408]	; (80077e4 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 800764a:	fa22 f303 	lsr.w	r3, r2, r3
 800764e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007650:	e01e      	b.n	8007690 <HAL_RCCEx_GetPeriphCLKFreq+0x3b0>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8007652:	4b63      	ldr	r3, [pc, #396]	; (80077e0 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800765a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800765e:	d106      	bne.n	800766e <HAL_RCCEx_GetPeriphCLKFreq+0x38e>
 8007660:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007662:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007666:	d102      	bne.n	800766e <HAL_RCCEx_GetPeriphCLKFreq+0x38e>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 8007668:	4b5f      	ldr	r3, [pc, #380]	; (80077e8 <HAL_RCCEx_GetPeriphCLKFreq+0x508>)
 800766a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800766c:	e010      	b.n	8007690 <HAL_RCCEx_GetPeriphCLKFreq+0x3b0>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800766e:	4b5c      	ldr	r3, [pc, #368]	; (80077e0 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007676:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800767a:	d106      	bne.n	800768a <HAL_RCCEx_GetPeriphCLKFreq+0x3aa>
 800767c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800767e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007682:	d102      	bne.n	800768a <HAL_RCCEx_GetPeriphCLKFreq+0x3aa>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 8007684:	4b59      	ldr	r3, [pc, #356]	; (80077ec <HAL_RCCEx_GetPeriphCLKFreq+0x50c>)
 8007686:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007688:	e002      	b.n	8007690 <HAL_RCCEx_GetPeriphCLKFreq+0x3b0>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 800768a:	2300      	movs	r3, #0
 800768c:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 800768e:	e242      	b.n	8007b16 <HAL_RCCEx_GetPeriphCLKFreq+0x836>
 8007690:	e241      	b.n	8007b16 <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 8007692:	4b57      	ldr	r3, [pc, #348]	; (80077f0 <HAL_RCCEx_GetPeriphCLKFreq+0x510>)
 8007694:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007696:	e23e      	b.n	8007b16 <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }

      default :
        {
          frequency = 0;
 8007698:	2300      	movs	r3, #0
 800769a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800769c:	e23b      	b.n	8007b16 <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      }
    }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80076a4:	f040 80a6 	bne.w	80077f4 <HAL_RCCEx_GetPeriphCLKFreq+0x514>
    {
      /* Get SPI1/2/3 clock source */
      srcclk= __HAL_RCC_GET_SPI123_SOURCE();
 80076a8:	4b4d      	ldr	r3, [pc, #308]	; (80077e0 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 80076aa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80076ac:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 80076b0:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 80076b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80076b4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80076b8:	d054      	beq.n	8007764 <HAL_RCCEx_GetPeriphCLKFreq+0x484>
 80076ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80076bc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80076c0:	f200 808b 	bhi.w	80077da <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
 80076c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80076c6:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80076ca:	f000 8083 	beq.w	80077d4 <HAL_RCCEx_GetPeriphCLKFreq+0x4f4>
 80076ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80076d0:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80076d4:	f200 8081 	bhi.w	80077da <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
 80076d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80076da:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80076de:	d02f      	beq.n	8007740 <HAL_RCCEx_GetPeriphCLKFreq+0x460>
 80076e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80076e2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80076e6:	d878      	bhi.n	80077da <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
 80076e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80076ea:	2b00      	cmp	r3, #0
 80076ec:	d004      	beq.n	80076f8 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
 80076ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80076f0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80076f4:	d012      	beq.n	800771c <HAL_RCCEx_GetPeriphCLKFreq+0x43c>
 80076f6:	e070      	b.n	80077da <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
      {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80076f8:	4b39      	ldr	r3, [pc, #228]	; (80077e0 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007700:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007704:	d107      	bne.n	8007716 <HAL_RCCEx_GetPeriphCLKFreq+0x436>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007706:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800770a:	4618      	mov	r0, r3
 800770c:	f000 fcca 	bl	80080a4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007710:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007712:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8007714:	e1ff      	b.n	8007b16 <HAL_RCCEx_GetPeriphCLKFreq+0x836>
           frequency = 0;
 8007716:	2300      	movs	r3, #0
 8007718:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800771a:	e1fc      	b.n	8007b16 <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800771c:	4b30      	ldr	r3, [pc, #192]	; (80077e0 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007724:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007728:	d107      	bne.n	800773a <HAL_RCCEx_GetPeriphCLKFreq+0x45a>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800772a:	f107 0318 	add.w	r3, r7, #24
 800772e:	4618      	mov	r0, r3
 8007730:	f000 fa10 	bl	8007b54 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8007734:	69bb      	ldr	r3, [r7, #24]
 8007736:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8007738:	e1ed      	b.n	8007b16 <HAL_RCCEx_GetPeriphCLKFreq+0x836>
           frequency = 0;
 800773a:	2300      	movs	r3, #0
 800773c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800773e:	e1ea      	b.n	8007b16 <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8007740:	4b27      	ldr	r3, [pc, #156]	; (80077e0 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007748:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800774c:	d107      	bne.n	800775e <HAL_RCCEx_GetPeriphCLKFreq+0x47e>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800774e:	f107 030c 	add.w	r3, r7, #12
 8007752:	4618      	mov	r0, r3
 8007754:	f000 fb52 	bl	8007dfc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800775c:	e1db      	b.n	8007b16 <HAL_RCCEx_GetPeriphCLKFreq+0x836>
           frequency = 0;
 800775e:	2300      	movs	r3, #0
 8007760:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007762:	e1d8      	b.n	8007b16 <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8007764:	4b1e      	ldr	r3, [pc, #120]	; (80077e0 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 8007766:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007768:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800776c:	637b      	str	r3, [r7, #52]	; 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800776e:	4b1c      	ldr	r3, [pc, #112]	; (80077e0 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	f003 0304 	and.w	r3, r3, #4
 8007776:	2b04      	cmp	r3, #4
 8007778:	d10c      	bne.n	8007794 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
 800777a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800777c:	2b00      	cmp	r3, #0
 800777e:	d109      	bne.n	8007794 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007780:	4b17      	ldr	r3, [pc, #92]	; (80077e0 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	08db      	lsrs	r3, r3, #3
 8007786:	f003 0303 	and.w	r3, r3, #3
 800778a:	4a16      	ldr	r2, [pc, #88]	; (80077e4 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 800778c:	fa22 f303 	lsr.w	r3, r2, r3
 8007790:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007792:	e01e      	b.n	80077d2 <HAL_RCCEx_GetPeriphCLKFreq+0x4f2>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8007794:	4b12      	ldr	r3, [pc, #72]	; (80077e0 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800779c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80077a0:	d106      	bne.n	80077b0 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
 80077a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80077a4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80077a8:	d102      	bne.n	80077b0 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 80077aa:	4b0f      	ldr	r3, [pc, #60]	; (80077e8 <HAL_RCCEx_GetPeriphCLKFreq+0x508>)
 80077ac:	63fb      	str	r3, [r7, #60]	; 0x3c
 80077ae:	e010      	b.n	80077d2 <HAL_RCCEx_GetPeriphCLKFreq+0x4f2>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80077b0:	4b0b      	ldr	r3, [pc, #44]	; (80077e0 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80077b8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80077bc:	d106      	bne.n	80077cc <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>
 80077be:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80077c0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80077c4:	d102      	bne.n	80077cc <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 80077c6:	4b09      	ldr	r3, [pc, #36]	; (80077ec <HAL_RCCEx_GetPeriphCLKFreq+0x50c>)
 80077c8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80077ca:	e002      	b.n	80077d2 <HAL_RCCEx_GetPeriphCLKFreq+0x4f2>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 80077cc:	2300      	movs	r3, #0
 80077ce:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 80077d0:	e1a1      	b.n	8007b16 <HAL_RCCEx_GetPeriphCLKFreq+0x836>
 80077d2:	e1a0      	b.n	8007b16 <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 80077d4:	4b06      	ldr	r3, [pc, #24]	; (80077f0 <HAL_RCCEx_GetPeriphCLKFreq+0x510>)
 80077d6:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80077d8:	e19d      	b.n	8007b16 <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      default :
        {
          frequency = 0;
 80077da:	2300      	movs	r3, #0
 80077dc:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80077de:	e19a      	b.n	8007b16 <HAL_RCCEx_GetPeriphCLKFreq+0x836>
 80077e0:	58024400 	.word	0x58024400
 80077e4:	03d09000 	.word	0x03d09000
 80077e8:	003d0900 	.word	0x003d0900
 80077ec:	017d7840 	.word	0x017d7840
 80077f0:	00bb8000 	.word	0x00bb8000
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80077fa:	d173      	bne.n	80078e4 <HAL_RCCEx_GetPeriphCLKFreq+0x604>
    {
      /* Get ADC clock source */
      srcclk= __HAL_RCC_GET_ADC_SOURCE();
 80077fc:	4b9a      	ldr	r3, [pc, #616]	; (8007a68 <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 80077fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007800:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8007804:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 8007806:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007808:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800780c:	d02f      	beq.n	800786e <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
 800780e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007810:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007814:	d863      	bhi.n	80078de <HAL_RCCEx_GetPeriphCLKFreq+0x5fe>
 8007816:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007818:	2b00      	cmp	r3, #0
 800781a:	d004      	beq.n	8007826 <HAL_RCCEx_GetPeriphCLKFreq+0x546>
 800781c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800781e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007822:	d012      	beq.n	800784a <HAL_RCCEx_GetPeriphCLKFreq+0x56a>
 8007824:	e05b      	b.n	80078de <HAL_RCCEx_GetPeriphCLKFreq+0x5fe>
      {
      case RCC_ADCCLKSOURCE_PLL2:
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007826:	4b90      	ldr	r3, [pc, #576]	; (8007a68 <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800782e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007832:	d107      	bne.n	8007844 <HAL_RCCEx_GetPeriphCLKFreq+0x564>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007834:	f107 0318 	add.w	r3, r7, #24
 8007838:	4618      	mov	r0, r3
 800783a:	f000 f98b 	bl	8007b54 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800783e:	69bb      	ldr	r3, [r7, #24]
 8007840:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8007842:	e168      	b.n	8007b16 <HAL_RCCEx_GetPeriphCLKFreq+0x836>
           frequency = 0;
 8007844:	2300      	movs	r3, #0
 8007846:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007848:	e165      	b.n	8007b16 <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      case RCC_ADCCLKSOURCE_PLL3:
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800784a:	4b87      	ldr	r3, [pc, #540]	; (8007a68 <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007852:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007856:	d107      	bne.n	8007868 <HAL_RCCEx_GetPeriphCLKFreq+0x588>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007858:	f107 030c 	add.w	r3, r7, #12
 800785c:	4618      	mov	r0, r3
 800785e:	f000 facd 	bl	8007dfc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8007862:	697b      	ldr	r3, [r7, #20]
 8007864:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8007866:	e156      	b.n	8007b16 <HAL_RCCEx_GetPeriphCLKFreq+0x836>
           frequency = 0;
 8007868:	2300      	movs	r3, #0
 800786a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800786c:	e153      	b.n	8007b16 <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }

      case RCC_ADCCLKSOURCE_CLKP:
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 800786e:	4b7e      	ldr	r3, [pc, #504]	; (8007a68 <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 8007870:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007872:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8007876:	637b      	str	r3, [r7, #52]	; 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8007878:	4b7b      	ldr	r3, [pc, #492]	; (8007a68 <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	f003 0304 	and.w	r3, r3, #4
 8007880:	2b04      	cmp	r3, #4
 8007882:	d10c      	bne.n	800789e <HAL_RCCEx_GetPeriphCLKFreq+0x5be>
 8007884:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007886:	2b00      	cmp	r3, #0
 8007888:	d109      	bne.n	800789e <HAL_RCCEx_GetPeriphCLKFreq+0x5be>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800788a:	4b77      	ldr	r3, [pc, #476]	; (8007a68 <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	08db      	lsrs	r3, r3, #3
 8007890:	f003 0303 	and.w	r3, r3, #3
 8007894:	4a75      	ldr	r2, [pc, #468]	; (8007a6c <HAL_RCCEx_GetPeriphCLKFreq+0x78c>)
 8007896:	fa22 f303 	lsr.w	r3, r2, r3
 800789a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800789c:	e01e      	b.n	80078dc <HAL_RCCEx_GetPeriphCLKFreq+0x5fc>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800789e:	4b72      	ldr	r3, [pc, #456]	; (8007a68 <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80078a6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80078aa:	d106      	bne.n	80078ba <HAL_RCCEx_GetPeriphCLKFreq+0x5da>
 80078ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80078ae:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80078b2:	d102      	bne.n	80078ba <HAL_RCCEx_GetPeriphCLKFreq+0x5da>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 80078b4:	4b6e      	ldr	r3, [pc, #440]	; (8007a70 <HAL_RCCEx_GetPeriphCLKFreq+0x790>)
 80078b6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80078b8:	e010      	b.n	80078dc <HAL_RCCEx_GetPeriphCLKFreq+0x5fc>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80078ba:	4b6b      	ldr	r3, [pc, #428]	; (8007a68 <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80078c2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80078c6:	d106      	bne.n	80078d6 <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
 80078c8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80078ca:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80078ce:	d102      	bne.n	80078d6 <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 80078d0:	4b68      	ldr	r3, [pc, #416]	; (8007a74 <HAL_RCCEx_GetPeriphCLKFreq+0x794>)
 80078d2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80078d4:	e002      	b.n	80078dc <HAL_RCCEx_GetPeriphCLKFreq+0x5fc>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 80078d6:	2300      	movs	r3, #0
 80078d8:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 80078da:	e11c      	b.n	8007b16 <HAL_RCCEx_GetPeriphCLKFreq+0x836>
 80078dc:	e11b      	b.n	8007b16 <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }

      default :
        {
          frequency = 0;
 80078de:	2300      	movs	r3, #0
 80078e0:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80078e2:	e118      	b.n	8007b16 <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80078ea:	d133      	bne.n	8007954 <HAL_RCCEx_GetPeriphCLKFreq+0x674>
    {
      /* Get SDMMC clock source */
      srcclk= __HAL_RCC_GET_SDMMC_SOURCE();
 80078ec:	4b5e      	ldr	r3, [pc, #376]	; (8007a68 <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 80078ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80078f0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80078f4:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 80078f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80078f8:	2b00      	cmp	r3, #0
 80078fa:	d004      	beq.n	8007906 <HAL_RCCEx_GetPeriphCLKFreq+0x626>
 80078fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80078fe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007902:	d012      	beq.n	800792a <HAL_RCCEx_GetPeriphCLKFreq+0x64a>
 8007904:	e023      	b.n	800794e <HAL_RCCEx_GetPeriphCLKFreq+0x66e>
      {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8007906:	4b58      	ldr	r3, [pc, #352]	; (8007a68 <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800790e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007912:	d107      	bne.n	8007924 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007914:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007918:	4618      	mov	r0, r3
 800791a:	f000 fbc3 	bl	80080a4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800791e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007920:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8007922:	e0f8      	b.n	8007b16 <HAL_RCCEx_GetPeriphCLKFreq+0x836>
          frequency = 0;
 8007924:	2300      	movs	r3, #0
 8007926:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007928:	e0f5      	b.n	8007b16 <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800792a:	4b4f      	ldr	r3, [pc, #316]	; (8007a68 <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007932:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007936:	d107      	bne.n	8007948 <HAL_RCCEx_GetPeriphCLKFreq+0x668>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007938:	f107 0318 	add.w	r3, r7, #24
 800793c:	4618      	mov	r0, r3
 800793e:	f000 f909 	bl	8007b54 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8007942:	6a3b      	ldr	r3, [r7, #32]
 8007944:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8007946:	e0e6      	b.n	8007b16 <HAL_RCCEx_GetPeriphCLKFreq+0x836>
          frequency = 0;
 8007948:	2300      	movs	r3, #0
 800794a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800794c:	e0e3      	b.n	8007b16 <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }

      default :
        {
          frequency = 0;
 800794e:	2300      	movs	r3, #0
 8007950:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007952:	e0e0      	b.n	8007b16 <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800795a:	f040 808d 	bne.w	8007a78 <HAL_RCCEx_GetPeriphCLKFreq+0x798>
    {
      /* Get SPI6 clock source */
      srcclk= __HAL_RCC_GET_SPI6_SOURCE();
 800795e:	4b42      	ldr	r3, [pc, #264]	; (8007a68 <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 8007960:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007962:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
 8007966:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 8007968:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800796a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800796e:	d06b      	beq.n	8007a48 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
 8007970:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007972:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8007976:	d874      	bhi.n	8007a62 <HAL_RCCEx_GetPeriphCLKFreq+0x782>
 8007978:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800797a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800797e:	d056      	beq.n	8007a2e <HAL_RCCEx_GetPeriphCLKFreq+0x74e>
 8007980:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007982:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007986:	d86c      	bhi.n	8007a62 <HAL_RCCEx_GetPeriphCLKFreq+0x782>
 8007988:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800798a:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800798e:	d03b      	beq.n	8007a08 <HAL_RCCEx_GetPeriphCLKFreq+0x728>
 8007990:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007992:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8007996:	d864      	bhi.n	8007a62 <HAL_RCCEx_GetPeriphCLKFreq+0x782>
 8007998:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800799a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800799e:	d021      	beq.n	80079e4 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
 80079a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80079a2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80079a6:	d85c      	bhi.n	8007a62 <HAL_RCCEx_GetPeriphCLKFreq+0x782>
 80079a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	d004      	beq.n	80079b8 <HAL_RCCEx_GetPeriphCLKFreq+0x6d8>
 80079ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80079b0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80079b4:	d004      	beq.n	80079c0 <HAL_RCCEx_GetPeriphCLKFreq+0x6e0>
 80079b6:	e054      	b.n	8007a62 <HAL_RCCEx_GetPeriphCLKFreq+0x782>
      {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
        {
          frequency = HAL_RCCEx_GetD3PCLK1Freq();
 80079b8:	f000 f8b6 	bl	8007b28 <HAL_RCCEx_GetD3PCLK1Freq>
 80079bc:	63f8      	str	r0, [r7, #60]	; 0x3c
          break;
 80079be:	e0aa      	b.n	8007b16 <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80079c0:	4b29      	ldr	r3, [pc, #164]	; (8007a68 <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80079c8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80079cc:	d107      	bne.n	80079de <HAL_RCCEx_GetPeriphCLKFreq+0x6fe>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80079ce:	f107 0318 	add.w	r3, r7, #24
 80079d2:	4618      	mov	r0, r3
 80079d4:	f000 f8be 	bl	8007b54 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80079d8:	69fb      	ldr	r3, [r7, #28]
 80079da:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 80079dc:	e09b      	b.n	8007b16 <HAL_RCCEx_GetPeriphCLKFreq+0x836>
          frequency = 0;
 80079de:	2300      	movs	r3, #0
 80079e0:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80079e2:	e098      	b.n	8007b16 <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80079e4:	4b20      	ldr	r3, [pc, #128]	; (8007a68 <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80079ec:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80079f0:	d107      	bne.n	8007a02 <HAL_RCCEx_GetPeriphCLKFreq+0x722>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80079f2:	f107 030c 	add.w	r3, r7, #12
 80079f6:	4618      	mov	r0, r3
 80079f8:	f000 fa00 	bl	8007dfc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80079fc:	693b      	ldr	r3, [r7, #16]
 80079fe:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8007a00:	e089      	b.n	8007b16 <HAL_RCCEx_GetPeriphCLKFreq+0x836>
          frequency = 0;
 8007a02:	2300      	movs	r3, #0
 8007a04:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007a06:	e086      	b.n	8007b16 <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007a08:	4b17      	ldr	r3, [pc, #92]	; (8007a68 <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	f003 0304 	and.w	r3, r3, #4
 8007a10:	2b04      	cmp	r3, #4
 8007a12:	d109      	bne.n	8007a28 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
         {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007a14:	4b14      	ldr	r3, [pc, #80]	; (8007a68 <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	08db      	lsrs	r3, r3, #3
 8007a1a:	f003 0303 	and.w	r3, r3, #3
 8007a1e:	4a13      	ldr	r2, [pc, #76]	; (8007a6c <HAL_RCCEx_GetPeriphCLKFreq+0x78c>)
 8007a20:	fa22 f303 	lsr.w	r3, r2, r3
 8007a24:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8007a26:	e076      	b.n	8007b16 <HAL_RCCEx_GetPeriphCLKFreq+0x836>
          frequency = 0;
 8007a28:	2300      	movs	r3, #0
 8007a2a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007a2c:	e073      	b.n	8007b16 <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8007a2e:	4b0e      	ldr	r3, [pc, #56]	; (8007a68 <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007a36:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007a3a:	d102      	bne.n	8007a42 <HAL_RCCEx_GetPeriphCLKFreq+0x762>
         {
          frequency = CSI_VALUE;
 8007a3c:	4b0c      	ldr	r3, [pc, #48]	; (8007a70 <HAL_RCCEx_GetPeriphCLKFreq+0x790>)
 8007a3e:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8007a40:	e069      	b.n	8007b16 <HAL_RCCEx_GetPeriphCLKFreq+0x836>
           frequency = 0;
 8007a42:	2300      	movs	r3, #0
 8007a44:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007a46:	e066      	b.n	8007b16 <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8007a48:	4b07      	ldr	r3, [pc, #28]	; (8007a68 <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007a50:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007a54:	d102      	bne.n	8007a5c <HAL_RCCEx_GetPeriphCLKFreq+0x77c>
         {
          frequency = HSE_VALUE;
 8007a56:	4b07      	ldr	r3, [pc, #28]	; (8007a74 <HAL_RCCEx_GetPeriphCLKFreq+0x794>)
 8007a58:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8007a5a:	e05c      	b.n	8007b16 <HAL_RCCEx_GetPeriphCLKFreq+0x836>
          frequency = 0;
 8007a5c:	2300      	movs	r3, #0
 8007a5e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007a60:	e059      	b.n	8007b16 <HAL_RCCEx_GetPeriphCLKFreq+0x836>
          break;
        }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
        {
          frequency = 0;
 8007a62:	2300      	movs	r3, #0
 8007a64:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007a66:	e056      	b.n	8007b16 <HAL_RCCEx_GetPeriphCLKFreq+0x836>
 8007a68:	58024400 	.word	0x58024400
 8007a6c:	03d09000 	.word	0x03d09000
 8007a70:	003d0900 	.word	0x003d0900
 8007a74:	017d7840 	.word	0x017d7840
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007a7e:	d148      	bne.n	8007b12 <HAL_RCCEx_GetPeriphCLKFreq+0x832>
    {
      /* Get FDCAN clock source */
      srcclk= __HAL_RCC_GET_FDCAN_SOURCE();
 8007a80:	4b27      	ldr	r3, [pc, #156]	; (8007b20 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8007a82:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007a84:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8007a88:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 8007a8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a8c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007a90:	d02a      	beq.n	8007ae8 <HAL_RCCEx_GetPeriphCLKFreq+0x808>
 8007a92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a94:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007a98:	d838      	bhi.n	8007b0c <HAL_RCCEx_GetPeriphCLKFreq+0x82c>
 8007a9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a9c:	2b00      	cmp	r3, #0
 8007a9e:	d004      	beq.n	8007aaa <HAL_RCCEx_GetPeriphCLKFreq+0x7ca>
 8007aa0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007aa2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007aa6:	d00d      	beq.n	8007ac4 <HAL_RCCEx_GetPeriphCLKFreq+0x7e4>
 8007aa8:	e030      	b.n	8007b0c <HAL_RCCEx_GetPeriphCLKFreq+0x82c>
      {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8007aaa:	4b1d      	ldr	r3, [pc, #116]	; (8007b20 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007ab2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007ab6:	d102      	bne.n	8007abe <HAL_RCCEx_GetPeriphCLKFreq+0x7de>
         {
          frequency = HSE_VALUE;
 8007ab8:	4b1a      	ldr	r3, [pc, #104]	; (8007b24 <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 8007aba:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8007abc:	e02b      	b.n	8007b16 <HAL_RCCEx_GetPeriphCLKFreq+0x836>
          frequency = 0;
 8007abe:	2300      	movs	r3, #0
 8007ac0:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007ac2:	e028      	b.n	8007b16 <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8007ac4:	4b16      	ldr	r3, [pc, #88]	; (8007b20 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007acc:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007ad0:	d107      	bne.n	8007ae2 <HAL_RCCEx_GetPeriphCLKFreq+0x802>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007ad2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007ad6:	4618      	mov	r0, r3
 8007ad8:	f000 fae4 	bl	80080a4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007adc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ade:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8007ae0:	e019      	b.n	8007b16 <HAL_RCCEx_GetPeriphCLKFreq+0x836>
          frequency = 0;
 8007ae2:	2300      	movs	r3, #0
 8007ae4:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007ae6:	e016      	b.n	8007b16 <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007ae8:	4b0d      	ldr	r3, [pc, #52]	; (8007b20 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007af0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007af4:	d107      	bne.n	8007b06 <HAL_RCCEx_GetPeriphCLKFreq+0x826>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007af6:	f107 0318 	add.w	r3, r7, #24
 8007afa:	4618      	mov	r0, r3
 8007afc:	f000 f82a 	bl	8007b54 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007b00:	69fb      	ldr	r3, [r7, #28]
 8007b02:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8007b04:	e007      	b.n	8007b16 <HAL_RCCEx_GetPeriphCLKFreq+0x836>
          frequency = 0;
 8007b06:	2300      	movs	r3, #0
 8007b08:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007b0a:	e004      	b.n	8007b16 <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      default :
        {
          frequency = 0;
 8007b0c:	2300      	movs	r3, #0
 8007b0e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007b10:	e001      	b.n	8007b16 <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      }
    }
  else
    {
      frequency = 0;
 8007b12:	2300      	movs	r3, #0
 8007b14:	63fb      	str	r3, [r7, #60]	; 0x3c
    }

  return frequency;
 8007b16:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8007b18:	4618      	mov	r0, r3
 8007b1a:	3740      	adds	r7, #64	; 0x40
 8007b1c:	46bd      	mov	sp, r7
 8007b1e:	bd80      	pop	{r7, pc}
 8007b20:	58024400 	.word	0x58024400
 8007b24:	017d7840 	.word	0x017d7840

08007b28 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8007b28:	b580      	push	{r7, lr}
 8007b2a:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8007b2c:	f7fe fc82 	bl	8006434 <HAL_RCC_GetHCLKFreq>
 8007b30:	4602      	mov	r2, r0
 8007b32:	4b06      	ldr	r3, [pc, #24]	; (8007b4c <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8007b34:	6a1b      	ldr	r3, [r3, #32]
 8007b36:	091b      	lsrs	r3, r3, #4
 8007b38:	f003 0307 	and.w	r3, r3, #7
 8007b3c:	4904      	ldr	r1, [pc, #16]	; (8007b50 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8007b3e:	5ccb      	ldrb	r3, [r1, r3]
 8007b40:	f003 031f 	and.w	r3, r3, #31
 8007b44:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8007b48:	4618      	mov	r0, r3
 8007b4a:	bd80      	pop	{r7, pc}
 8007b4c:	58024400 	.word	0x58024400
 8007b50:	0800c1f0 	.word	0x0800c1f0

08007b54 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 8007b54:	b480      	push	{r7}
 8007b56:	b089      	sub	sp, #36	; 0x24
 8007b58:	af00      	add	r7, sp, #0
 8007b5a:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007b5c:	4ba1      	ldr	r3, [pc, #644]	; (8007de4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007b5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b60:	f003 0303 	and.w	r3, r3, #3
 8007b64:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 8007b66:	4b9f      	ldr	r3, [pc, #636]	; (8007de4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007b68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b6a:	0b1b      	lsrs	r3, r3, #12
 8007b6c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007b70:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8007b72:	4b9c      	ldr	r3, [pc, #624]	; (8007de4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007b74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b76:	091b      	lsrs	r3, r3, #4
 8007b78:	f003 0301 	and.w	r3, r3, #1
 8007b7c:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 8007b7e:	4b99      	ldr	r3, [pc, #612]	; (8007de4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007b80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007b82:	08db      	lsrs	r3, r3, #3
 8007b84:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007b88:	693a      	ldr	r2, [r7, #16]
 8007b8a:	fb02 f303 	mul.w	r3, r2, r3
 8007b8e:	ee07 3a90 	vmov	s15, r3
 8007b92:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007b96:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8007b9a:	697b      	ldr	r3, [r7, #20]
 8007b9c:	2b00      	cmp	r3, #0
 8007b9e:	f000 8111 	beq.w	8007dc4 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8007ba2:	69bb      	ldr	r3, [r7, #24]
 8007ba4:	2b02      	cmp	r3, #2
 8007ba6:	f000 8083 	beq.w	8007cb0 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8007baa:	69bb      	ldr	r3, [r7, #24]
 8007bac:	2b02      	cmp	r3, #2
 8007bae:	f200 80a1 	bhi.w	8007cf4 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8007bb2:	69bb      	ldr	r3, [r7, #24]
 8007bb4:	2b00      	cmp	r3, #0
 8007bb6:	d003      	beq.n	8007bc0 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8007bb8:	69bb      	ldr	r3, [r7, #24]
 8007bba:	2b01      	cmp	r3, #1
 8007bbc:	d056      	beq.n	8007c6c <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8007bbe:	e099      	b.n	8007cf4 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007bc0:	4b88      	ldr	r3, [pc, #544]	; (8007de4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	f003 0320 	and.w	r3, r3, #32
 8007bc8:	2b00      	cmp	r3, #0
 8007bca:	d02d      	beq.n	8007c28 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007bcc:	4b85      	ldr	r3, [pc, #532]	; (8007de4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	08db      	lsrs	r3, r3, #3
 8007bd2:	f003 0303 	and.w	r3, r3, #3
 8007bd6:	4a84      	ldr	r2, [pc, #528]	; (8007de8 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8007bd8:	fa22 f303 	lsr.w	r3, r2, r3
 8007bdc:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8007bde:	68bb      	ldr	r3, [r7, #8]
 8007be0:	ee07 3a90 	vmov	s15, r3
 8007be4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007be8:	697b      	ldr	r3, [r7, #20]
 8007bea:	ee07 3a90 	vmov	s15, r3
 8007bee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007bf2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007bf6:	4b7b      	ldr	r3, [pc, #492]	; (8007de4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007bf8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007bfa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007bfe:	ee07 3a90 	vmov	s15, r3
 8007c02:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007c06:	ed97 6a03 	vldr	s12, [r7, #12]
 8007c0a:	eddf 5a78 	vldr	s11, [pc, #480]	; 8007dec <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007c0e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007c12:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007c16:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007c1a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007c1e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007c22:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8007c26:	e087      	b.n	8007d38 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8007c28:	697b      	ldr	r3, [r7, #20]
 8007c2a:	ee07 3a90 	vmov	s15, r3
 8007c2e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007c32:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8007df0 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8007c36:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007c3a:	4b6a      	ldr	r3, [pc, #424]	; (8007de4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007c3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c3e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007c42:	ee07 3a90 	vmov	s15, r3
 8007c46:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007c4a:	ed97 6a03 	vldr	s12, [r7, #12]
 8007c4e:	eddf 5a67 	vldr	s11, [pc, #412]	; 8007dec <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007c52:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007c56:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007c5a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007c5e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007c62:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007c66:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007c6a:	e065      	b.n	8007d38 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8007c6c:	697b      	ldr	r3, [r7, #20]
 8007c6e:	ee07 3a90 	vmov	s15, r3
 8007c72:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007c76:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8007df4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8007c7a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007c7e:	4b59      	ldr	r3, [pc, #356]	; (8007de4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007c80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c82:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007c86:	ee07 3a90 	vmov	s15, r3
 8007c8a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007c8e:	ed97 6a03 	vldr	s12, [r7, #12]
 8007c92:	eddf 5a56 	vldr	s11, [pc, #344]	; 8007dec <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007c96:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007c9a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007c9e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007ca2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007ca6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007caa:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007cae:	e043      	b.n	8007d38 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8007cb0:	697b      	ldr	r3, [r7, #20]
 8007cb2:	ee07 3a90 	vmov	s15, r3
 8007cb6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007cba:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8007df8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8007cbe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007cc2:	4b48      	ldr	r3, [pc, #288]	; (8007de4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007cc4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007cc6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007cca:	ee07 3a90 	vmov	s15, r3
 8007cce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007cd2:	ed97 6a03 	vldr	s12, [r7, #12]
 8007cd6:	eddf 5a45 	vldr	s11, [pc, #276]	; 8007dec <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007cda:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007cde:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007ce2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007ce6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007cea:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007cee:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007cf2:	e021      	b.n	8007d38 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8007cf4:	697b      	ldr	r3, [r7, #20]
 8007cf6:	ee07 3a90 	vmov	s15, r3
 8007cfa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007cfe:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8007df4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8007d02:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007d06:	4b37      	ldr	r3, [pc, #220]	; (8007de4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007d08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d0a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007d0e:	ee07 3a90 	vmov	s15, r3
 8007d12:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007d16:	ed97 6a03 	vldr	s12, [r7, #12]
 8007d1a:	eddf 5a34 	vldr	s11, [pc, #208]	; 8007dec <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007d1e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007d22:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007d26:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007d2a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007d2e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007d32:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007d36:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 8007d38:	4b2a      	ldr	r3, [pc, #168]	; (8007de4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007d3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d3c:	0a5b      	lsrs	r3, r3, #9
 8007d3e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007d42:	ee07 3a90 	vmov	s15, r3
 8007d46:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007d4a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007d4e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007d52:	edd7 6a07 	vldr	s13, [r7, #28]
 8007d56:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007d5a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007d5e:	ee17 2a90 	vmov	r2, s15
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 8007d66:	4b1f      	ldr	r3, [pc, #124]	; (8007de4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007d68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d6a:	0c1b      	lsrs	r3, r3, #16
 8007d6c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007d70:	ee07 3a90 	vmov	s15, r3
 8007d74:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007d78:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007d7c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007d80:	edd7 6a07 	vldr	s13, [r7, #28]
 8007d84:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007d88:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007d8c:	ee17 2a90 	vmov	r2, s15
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 8007d94:	4b13      	ldr	r3, [pc, #76]	; (8007de4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007d96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d98:	0e1b      	lsrs	r3, r3, #24
 8007d9a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007d9e:	ee07 3a90 	vmov	s15, r3
 8007da2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007da6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007daa:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007dae:	edd7 6a07 	vldr	s13, [r7, #28]
 8007db2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007db6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007dba:	ee17 2a90 	vmov	r2, s15
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8007dc2:	e008      	b.n	8007dd6 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	2200      	movs	r2, #0
 8007dc8:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	2200      	movs	r2, #0
 8007dce:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	2200      	movs	r2, #0
 8007dd4:	609a      	str	r2, [r3, #8]
}
 8007dd6:	bf00      	nop
 8007dd8:	3724      	adds	r7, #36	; 0x24
 8007dda:	46bd      	mov	sp, r7
 8007ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007de0:	4770      	bx	lr
 8007de2:	bf00      	nop
 8007de4:	58024400 	.word	0x58024400
 8007de8:	03d09000 	.word	0x03d09000
 8007dec:	46000000 	.word	0x46000000
 8007df0:	4c742400 	.word	0x4c742400
 8007df4:	4a742400 	.word	0x4a742400
 8007df8:	4bbebc20 	.word	0x4bbebc20

08007dfc <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 8007dfc:	b480      	push	{r7}
 8007dfe:	b089      	sub	sp, #36	; 0x24
 8007e00:	af00      	add	r7, sp, #0
 8007e02:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007e04:	4ba1      	ldr	r3, [pc, #644]	; (800808c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007e06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007e08:	f003 0303 	and.w	r3, r3, #3
 8007e0c:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 8007e0e:	4b9f      	ldr	r3, [pc, #636]	; (800808c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007e10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007e12:	0d1b      	lsrs	r3, r3, #20
 8007e14:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007e18:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8007e1a:	4b9c      	ldr	r3, [pc, #624]	; (800808c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007e1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007e1e:	0a1b      	lsrs	r3, r3, #8
 8007e20:	f003 0301 	and.w	r3, r3, #1
 8007e24:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8007e26:	4b99      	ldr	r3, [pc, #612]	; (800808c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007e28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007e2a:	08db      	lsrs	r3, r3, #3
 8007e2c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007e30:	693a      	ldr	r2, [r7, #16]
 8007e32:	fb02 f303 	mul.w	r3, r2, r3
 8007e36:	ee07 3a90 	vmov	s15, r3
 8007e3a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007e3e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8007e42:	697b      	ldr	r3, [r7, #20]
 8007e44:	2b00      	cmp	r3, #0
 8007e46:	f000 8111 	beq.w	800806c <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8007e4a:	69bb      	ldr	r3, [r7, #24]
 8007e4c:	2b02      	cmp	r3, #2
 8007e4e:	f000 8083 	beq.w	8007f58 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8007e52:	69bb      	ldr	r3, [r7, #24]
 8007e54:	2b02      	cmp	r3, #2
 8007e56:	f200 80a1 	bhi.w	8007f9c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8007e5a:	69bb      	ldr	r3, [r7, #24]
 8007e5c:	2b00      	cmp	r3, #0
 8007e5e:	d003      	beq.n	8007e68 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8007e60:	69bb      	ldr	r3, [r7, #24]
 8007e62:	2b01      	cmp	r3, #1
 8007e64:	d056      	beq.n	8007f14 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8007e66:	e099      	b.n	8007f9c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007e68:	4b88      	ldr	r3, [pc, #544]	; (800808c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	f003 0320 	and.w	r3, r3, #32
 8007e70:	2b00      	cmp	r3, #0
 8007e72:	d02d      	beq.n	8007ed0 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007e74:	4b85      	ldr	r3, [pc, #532]	; (800808c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007e76:	681b      	ldr	r3, [r3, #0]
 8007e78:	08db      	lsrs	r3, r3, #3
 8007e7a:	f003 0303 	and.w	r3, r3, #3
 8007e7e:	4a84      	ldr	r2, [pc, #528]	; (8008090 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8007e80:	fa22 f303 	lsr.w	r3, r2, r3
 8007e84:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8007e86:	68bb      	ldr	r3, [r7, #8]
 8007e88:	ee07 3a90 	vmov	s15, r3
 8007e8c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007e90:	697b      	ldr	r3, [r7, #20]
 8007e92:	ee07 3a90 	vmov	s15, r3
 8007e96:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007e9a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007e9e:	4b7b      	ldr	r3, [pc, #492]	; (800808c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007ea0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ea2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007ea6:	ee07 3a90 	vmov	s15, r3
 8007eaa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007eae:	ed97 6a03 	vldr	s12, [r7, #12]
 8007eb2:	eddf 5a78 	vldr	s11, [pc, #480]	; 8008094 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007eb6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007eba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007ebe:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007ec2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007ec6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007eca:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8007ece:	e087      	b.n	8007fe0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8007ed0:	697b      	ldr	r3, [r7, #20]
 8007ed2:	ee07 3a90 	vmov	s15, r3
 8007ed6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007eda:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8008098 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8007ede:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007ee2:	4b6a      	ldr	r3, [pc, #424]	; (800808c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007ee4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ee6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007eea:	ee07 3a90 	vmov	s15, r3
 8007eee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007ef2:	ed97 6a03 	vldr	s12, [r7, #12]
 8007ef6:	eddf 5a67 	vldr	s11, [pc, #412]	; 8008094 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007efa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007efe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007f02:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007f06:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007f0a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007f0e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007f12:	e065      	b.n	8007fe0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8007f14:	697b      	ldr	r3, [r7, #20]
 8007f16:	ee07 3a90 	vmov	s15, r3
 8007f1a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007f1e:	eddf 6a5f 	vldr	s13, [pc, #380]	; 800809c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8007f22:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007f26:	4b59      	ldr	r3, [pc, #356]	; (800808c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007f28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f2a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007f2e:	ee07 3a90 	vmov	s15, r3
 8007f32:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007f36:	ed97 6a03 	vldr	s12, [r7, #12]
 8007f3a:	eddf 5a56 	vldr	s11, [pc, #344]	; 8008094 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007f3e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007f42:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007f46:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007f4a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007f4e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007f52:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007f56:	e043      	b.n	8007fe0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8007f58:	697b      	ldr	r3, [r7, #20]
 8007f5a:	ee07 3a90 	vmov	s15, r3
 8007f5e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007f62:	eddf 6a4f 	vldr	s13, [pc, #316]	; 80080a0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8007f66:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007f6a:	4b48      	ldr	r3, [pc, #288]	; (800808c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007f6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f6e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007f72:	ee07 3a90 	vmov	s15, r3
 8007f76:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007f7a:	ed97 6a03 	vldr	s12, [r7, #12]
 8007f7e:	eddf 5a45 	vldr	s11, [pc, #276]	; 8008094 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007f82:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007f86:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007f8a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007f8e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007f92:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007f96:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007f9a:	e021      	b.n	8007fe0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8007f9c:	697b      	ldr	r3, [r7, #20]
 8007f9e:	ee07 3a90 	vmov	s15, r3
 8007fa2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007fa6:	eddf 6a3d 	vldr	s13, [pc, #244]	; 800809c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8007faa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007fae:	4b37      	ldr	r3, [pc, #220]	; (800808c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007fb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007fb2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007fb6:	ee07 3a90 	vmov	s15, r3
 8007fba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007fbe:	ed97 6a03 	vldr	s12, [r7, #12]
 8007fc2:	eddf 5a34 	vldr	s11, [pc, #208]	; 8008094 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007fc6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007fca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007fce:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007fd2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007fd6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007fda:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007fde:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 8007fe0:	4b2a      	ldr	r3, [pc, #168]	; (800808c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007fe2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007fe4:	0a5b      	lsrs	r3, r3, #9
 8007fe6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007fea:	ee07 3a90 	vmov	s15, r3
 8007fee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007ff2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007ff6:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007ffa:	edd7 6a07 	vldr	s13, [r7, #28]
 8007ffe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008002:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008006:	ee17 2a90 	vmov	r2, s15
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 800800e:	4b1f      	ldr	r3, [pc, #124]	; (800808c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008010:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008012:	0c1b      	lsrs	r3, r3, #16
 8008014:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008018:	ee07 3a90 	vmov	s15, r3
 800801c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008020:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008024:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008028:	edd7 6a07 	vldr	s13, [r7, #28]
 800802c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008030:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008034:	ee17 2a90 	vmov	r2, s15
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 800803c:	4b13      	ldr	r3, [pc, #76]	; (800808c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800803e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008040:	0e1b      	lsrs	r3, r3, #24
 8008042:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008046:	ee07 3a90 	vmov	s15, r3
 800804a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800804e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008052:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008056:	edd7 6a07 	vldr	s13, [r7, #28]
 800805a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800805e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008062:	ee17 2a90 	vmov	r2, s15
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800806a:	e008      	b.n	800807e <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	2200      	movs	r2, #0
 8008070:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	2200      	movs	r2, #0
 8008076:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	2200      	movs	r2, #0
 800807c:	609a      	str	r2, [r3, #8]
}
 800807e:	bf00      	nop
 8008080:	3724      	adds	r7, #36	; 0x24
 8008082:	46bd      	mov	sp, r7
 8008084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008088:	4770      	bx	lr
 800808a:	bf00      	nop
 800808c:	58024400 	.word	0x58024400
 8008090:	03d09000 	.word	0x03d09000
 8008094:	46000000 	.word	0x46000000
 8008098:	4c742400 	.word	0x4c742400
 800809c:	4a742400 	.word	0x4a742400
 80080a0:	4bbebc20 	.word	0x4bbebc20

080080a4 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef* PLL1_Clocks)
{
 80080a4:	b480      	push	{r7}
 80080a6:	b089      	sub	sp, #36	; 0x24
 80080a8:	af00      	add	r7, sp, #0
 80080aa:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80080ac:	4ba0      	ldr	r3, [pc, #640]	; (8008330 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80080ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80080b0:	f003 0303 	and.w	r3, r3, #3
 80080b4:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4);
 80080b6:	4b9e      	ldr	r3, [pc, #632]	; (8008330 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80080b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80080ba:	091b      	lsrs	r3, r3, #4
 80080bc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80080c0:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 80080c2:	4b9b      	ldr	r3, [pc, #620]	; (8008330 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80080c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80080c6:	f003 0301 	and.w	r3, r3, #1
 80080ca:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 80080cc:	4b98      	ldr	r3, [pc, #608]	; (8008330 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80080ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80080d0:	08db      	lsrs	r3, r3, #3
 80080d2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80080d6:	693a      	ldr	r2, [r7, #16]
 80080d8:	fb02 f303 	mul.w	r3, r2, r3
 80080dc:	ee07 3a90 	vmov	s15, r3
 80080e0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80080e4:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 80080e8:	697b      	ldr	r3, [r7, #20]
 80080ea:	2b00      	cmp	r3, #0
 80080ec:	f000 8111 	beq.w	8008312 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 80080f0:	69bb      	ldr	r3, [r7, #24]
 80080f2:	2b02      	cmp	r3, #2
 80080f4:	f000 8083 	beq.w	80081fe <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 80080f8:	69bb      	ldr	r3, [r7, #24]
 80080fa:	2b02      	cmp	r3, #2
 80080fc:	f200 80a1 	bhi.w	8008242 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 8008100:	69bb      	ldr	r3, [r7, #24]
 8008102:	2b00      	cmp	r3, #0
 8008104:	d003      	beq.n	800810e <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 8008106:	69bb      	ldr	r3, [r7, #24]
 8008108:	2b01      	cmp	r3, #1
 800810a:	d056      	beq.n	80081ba <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 800810c:	e099      	b.n	8008242 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800810e:	4b88      	ldr	r3, [pc, #544]	; (8008330 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	f003 0320 	and.w	r3, r3, #32
 8008116:	2b00      	cmp	r3, #0
 8008118:	d02d      	beq.n	8008176 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800811a:	4b85      	ldr	r3, [pc, #532]	; (8008330 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	08db      	lsrs	r3, r3, #3
 8008120:	f003 0303 	and.w	r3, r3, #3
 8008124:	4a83      	ldr	r2, [pc, #524]	; (8008334 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 8008126:	fa22 f303 	lsr.w	r3, r2, r3
 800812a:	60bb      	str	r3, [r7, #8]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800812c:	68bb      	ldr	r3, [r7, #8]
 800812e:	ee07 3a90 	vmov	s15, r3
 8008132:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008136:	697b      	ldr	r3, [r7, #20]
 8008138:	ee07 3a90 	vmov	s15, r3
 800813c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008140:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008144:	4b7a      	ldr	r3, [pc, #488]	; (8008330 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008146:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008148:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800814c:	ee07 3a90 	vmov	s15, r3
 8008150:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008154:	ed97 6a03 	vldr	s12, [r7, #12]
 8008158:	eddf 5a77 	vldr	s11, [pc, #476]	; 8008338 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800815c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008160:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008164:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008168:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800816c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008170:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8008174:	e087      	b.n	8008286 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8008176:	697b      	ldr	r3, [r7, #20]
 8008178:	ee07 3a90 	vmov	s15, r3
 800817c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008180:	eddf 6a6e 	vldr	s13, [pc, #440]	; 800833c <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8008184:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008188:	4b69      	ldr	r3, [pc, #420]	; (8008330 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800818a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800818c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008190:	ee07 3a90 	vmov	s15, r3
 8008194:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008198:	ed97 6a03 	vldr	s12, [r7, #12]
 800819c:	eddf 5a66 	vldr	s11, [pc, #408]	; 8008338 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80081a0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80081a4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80081a8:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80081ac:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80081b0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80081b4:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80081b8:	e065      	b.n	8008286 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80081ba:	697b      	ldr	r3, [r7, #20]
 80081bc:	ee07 3a90 	vmov	s15, r3
 80081c0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80081c4:	eddf 6a5e 	vldr	s13, [pc, #376]	; 8008340 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 80081c8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80081cc:	4b58      	ldr	r3, [pc, #352]	; (8008330 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80081ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80081d0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80081d4:	ee07 3a90 	vmov	s15, r3
 80081d8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80081dc:	ed97 6a03 	vldr	s12, [r7, #12]
 80081e0:	eddf 5a55 	vldr	s11, [pc, #340]	; 8008338 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80081e4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80081e8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80081ec:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80081f0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80081f4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80081f8:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80081fc:	e043      	b.n	8008286 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80081fe:	697b      	ldr	r3, [r7, #20]
 8008200:	ee07 3a90 	vmov	s15, r3
 8008204:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008208:	eddf 6a4e 	vldr	s13, [pc, #312]	; 8008344 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 800820c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008210:	4b47      	ldr	r3, [pc, #284]	; (8008330 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008212:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008214:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008218:	ee07 3a90 	vmov	s15, r3
 800821c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008220:	ed97 6a03 	vldr	s12, [r7, #12]
 8008224:	eddf 5a44 	vldr	s11, [pc, #272]	; 8008338 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8008228:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800822c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008230:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008234:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008238:	ee67 7a27 	vmul.f32	s15, s14, s15
 800823c:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8008240:	e021      	b.n	8008286 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

    default:
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8008242:	697b      	ldr	r3, [r7, #20]
 8008244:	ee07 3a90 	vmov	s15, r3
 8008248:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800824c:	eddf 6a3b 	vldr	s13, [pc, #236]	; 800833c <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8008250:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008254:	4b36      	ldr	r3, [pc, #216]	; (8008330 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008256:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008258:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800825c:	ee07 3a90 	vmov	s15, r3
 8008260:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008264:	ed97 6a03 	vldr	s12, [r7, #12]
 8008268:	eddf 5a33 	vldr	s11, [pc, #204]	; 8008338 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800826c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008270:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008274:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008278:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800827c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008280:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8008284:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9)  + (float_t)1 )) ;
 8008286:	4b2a      	ldr	r3, [pc, #168]	; (8008330 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008288:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800828a:	0a5b      	lsrs	r3, r3, #9
 800828c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008290:	ee07 3a90 	vmov	s15, r3
 8008294:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008298:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800829c:	ee37 7a87 	vadd.f32	s14, s15, s14
 80082a0:	edd7 6a07 	vldr	s13, [r7, #28]
 80082a4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80082a8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80082ac:	ee17 2a90 	vmov	r2, s15
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >>16) + (float_t)1 )) ;
 80082b4:	4b1e      	ldr	r3, [pc, #120]	; (8008330 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80082b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80082b8:	0c1b      	lsrs	r3, r3, #16
 80082ba:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80082be:	ee07 3a90 	vmov	s15, r3
 80082c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80082c6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80082ca:	ee37 7a87 	vadd.f32	s14, s15, s14
 80082ce:	edd7 6a07 	vldr	s13, [r7, #28]
 80082d2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80082d6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80082da:	ee17 2a90 	vmov	r2, s15
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >>24) + (float_t)1 )) ;
 80082e2:	4b13      	ldr	r3, [pc, #76]	; (8008330 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80082e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80082e6:	0e1b      	lsrs	r3, r3, #24
 80082e8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80082ec:	ee07 3a90 	vmov	s15, r3
 80082f0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80082f4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80082f8:	ee37 7a87 	vadd.f32	s14, s15, s14
 80082fc:	edd7 6a07 	vldr	s13, [r7, #28]
 8008300:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008304:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008308:	ee17 2a90 	vmov	r2, s15
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8008310:	e008      	b.n	8008324 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	2200      	movs	r2, #0
 8008316:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	2200      	movs	r2, #0
 800831c:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	2200      	movs	r2, #0
 8008322:	609a      	str	r2, [r3, #8]
}
 8008324:	bf00      	nop
 8008326:	3724      	adds	r7, #36	; 0x24
 8008328:	46bd      	mov	sp, r7
 800832a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800832e:	4770      	bx	lr
 8008330:	58024400 	.word	0x58024400
 8008334:	03d09000 	.word	0x03d09000
 8008338:	46000000 	.word	0x46000000
 800833c:	4c742400 	.word	0x4c742400
 8008340:	4a742400 	.word	0x4a742400
 8008344:	4bbebc20 	.word	0x4bbebc20

08008348 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8008348:	b580      	push	{r7, lr}
 800834a:	b084      	sub	sp, #16
 800834c:	af00      	add	r7, sp, #0
 800834e:	6078      	str	r0, [r7, #4]
 8008350:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8008352:	2300      	movs	r3, #0
 8008354:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008356:	4b53      	ldr	r3, [pc, #332]	; (80084a4 <RCCEx_PLL2_Config+0x15c>)
 8008358:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800835a:	f003 0303 	and.w	r3, r3, #3
 800835e:	2b03      	cmp	r3, #3
 8008360:	d101      	bne.n	8008366 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8008362:	2301      	movs	r3, #1
 8008364:	e099      	b.n	800849a <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8008366:	4b4f      	ldr	r3, [pc, #316]	; (80084a4 <RCCEx_PLL2_Config+0x15c>)
 8008368:	681b      	ldr	r3, [r3, #0]
 800836a:	4a4e      	ldr	r2, [pc, #312]	; (80084a4 <RCCEx_PLL2_Config+0x15c>)
 800836c:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8008370:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008372:	f7fa fca7 	bl	8002cc4 <HAL_GetTick>
 8008376:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008378:	e008      	b.n	800838c <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 800837a:	f7fa fca3 	bl	8002cc4 <HAL_GetTick>
 800837e:	4602      	mov	r2, r0
 8008380:	68bb      	ldr	r3, [r7, #8]
 8008382:	1ad3      	subs	r3, r2, r3
 8008384:	2b02      	cmp	r3, #2
 8008386:	d901      	bls.n	800838c <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8008388:	2303      	movs	r3, #3
 800838a:	e086      	b.n	800849a <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800838c:	4b45      	ldr	r3, [pc, #276]	; (80084a4 <RCCEx_PLL2_Config+0x15c>)
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008394:	2b00      	cmp	r3, #0
 8008396:	d1f0      	bne.n	800837a <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8008398:	4b42      	ldr	r3, [pc, #264]	; (80084a4 <RCCEx_PLL2_Config+0x15c>)
 800839a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800839c:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	031b      	lsls	r3, r3, #12
 80083a6:	493f      	ldr	r1, [pc, #252]	; (80084a4 <RCCEx_PLL2_Config+0x15c>)
 80083a8:	4313      	orrs	r3, r2
 80083aa:	628b      	str	r3, [r1, #40]	; 0x28
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	685b      	ldr	r3, [r3, #4]
 80083b0:	3b01      	subs	r3, #1
 80083b2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	689b      	ldr	r3, [r3, #8]
 80083ba:	3b01      	subs	r3, #1
 80083bc:	025b      	lsls	r3, r3, #9
 80083be:	b29b      	uxth	r3, r3
 80083c0:	431a      	orrs	r2, r3
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	68db      	ldr	r3, [r3, #12]
 80083c6:	3b01      	subs	r3, #1
 80083c8:	041b      	lsls	r3, r3, #16
 80083ca:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80083ce:	431a      	orrs	r2, r3
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	691b      	ldr	r3, [r3, #16]
 80083d4:	3b01      	subs	r3, #1
 80083d6:	061b      	lsls	r3, r3, #24
 80083d8:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 80083dc:	4931      	ldr	r1, [pc, #196]	; (80084a4 <RCCEx_PLL2_Config+0x15c>)
 80083de:	4313      	orrs	r3, r2
 80083e0:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 80083e2:	4b30      	ldr	r3, [pc, #192]	; (80084a4 <RCCEx_PLL2_Config+0x15c>)
 80083e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80083e6:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	695b      	ldr	r3, [r3, #20]
 80083ee:	492d      	ldr	r1, [pc, #180]	; (80084a4 <RCCEx_PLL2_Config+0x15c>)
 80083f0:	4313      	orrs	r3, r2
 80083f2:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 80083f4:	4b2b      	ldr	r3, [pc, #172]	; (80084a4 <RCCEx_PLL2_Config+0x15c>)
 80083f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80083f8:	f023 0220 	bic.w	r2, r3, #32
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	699b      	ldr	r3, [r3, #24]
 8008400:	4928      	ldr	r1, [pc, #160]	; (80084a4 <RCCEx_PLL2_Config+0x15c>)
 8008402:	4313      	orrs	r3, r2
 8008404:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8008406:	4b27      	ldr	r3, [pc, #156]	; (80084a4 <RCCEx_PLL2_Config+0x15c>)
 8008408:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800840a:	4a26      	ldr	r2, [pc, #152]	; (80084a4 <RCCEx_PLL2_Config+0x15c>)
 800840c:	f023 0310 	bic.w	r3, r3, #16
 8008410:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8008412:	4b24      	ldr	r3, [pc, #144]	; (80084a4 <RCCEx_PLL2_Config+0x15c>)
 8008414:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008416:	4b24      	ldr	r3, [pc, #144]	; (80084a8 <RCCEx_PLL2_Config+0x160>)
 8008418:	4013      	ands	r3, r2
 800841a:	687a      	ldr	r2, [r7, #4]
 800841c:	69d2      	ldr	r2, [r2, #28]
 800841e:	00d2      	lsls	r2, r2, #3
 8008420:	4920      	ldr	r1, [pc, #128]	; (80084a4 <RCCEx_PLL2_Config+0x15c>)
 8008422:	4313      	orrs	r3, r2
 8008424:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8008426:	4b1f      	ldr	r3, [pc, #124]	; (80084a4 <RCCEx_PLL2_Config+0x15c>)
 8008428:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800842a:	4a1e      	ldr	r2, [pc, #120]	; (80084a4 <RCCEx_PLL2_Config+0x15c>)
 800842c:	f043 0310 	orr.w	r3, r3, #16
 8008430:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8008432:	683b      	ldr	r3, [r7, #0]
 8008434:	2b00      	cmp	r3, #0
 8008436:	d106      	bne.n	8008446 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8008438:	4b1a      	ldr	r3, [pc, #104]	; (80084a4 <RCCEx_PLL2_Config+0x15c>)
 800843a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800843c:	4a19      	ldr	r2, [pc, #100]	; (80084a4 <RCCEx_PLL2_Config+0x15c>)
 800843e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008442:	62d3      	str	r3, [r2, #44]	; 0x2c
 8008444:	e00f      	b.n	8008466 <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8008446:	683b      	ldr	r3, [r7, #0]
 8008448:	2b01      	cmp	r3, #1
 800844a:	d106      	bne.n	800845a <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800844c:	4b15      	ldr	r3, [pc, #84]	; (80084a4 <RCCEx_PLL2_Config+0x15c>)
 800844e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008450:	4a14      	ldr	r2, [pc, #80]	; (80084a4 <RCCEx_PLL2_Config+0x15c>)
 8008452:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008456:	62d3      	str	r3, [r2, #44]	; 0x2c
 8008458:	e005      	b.n	8008466 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800845a:	4b12      	ldr	r3, [pc, #72]	; (80084a4 <RCCEx_PLL2_Config+0x15c>)
 800845c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800845e:	4a11      	ldr	r2, [pc, #68]	; (80084a4 <RCCEx_PLL2_Config+0x15c>)
 8008460:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8008464:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8008466:	4b0f      	ldr	r3, [pc, #60]	; (80084a4 <RCCEx_PLL2_Config+0x15c>)
 8008468:	681b      	ldr	r3, [r3, #0]
 800846a:	4a0e      	ldr	r2, [pc, #56]	; (80084a4 <RCCEx_PLL2_Config+0x15c>)
 800846c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8008470:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008472:	f7fa fc27 	bl	8002cc4 <HAL_GetTick>
 8008476:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8008478:	e008      	b.n	800848c <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 800847a:	f7fa fc23 	bl	8002cc4 <HAL_GetTick>
 800847e:	4602      	mov	r2, r0
 8008480:	68bb      	ldr	r3, [r7, #8]
 8008482:	1ad3      	subs	r3, r2, r3
 8008484:	2b02      	cmp	r3, #2
 8008486:	d901      	bls.n	800848c <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8008488:	2303      	movs	r3, #3
 800848a:	e006      	b.n	800849a <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800848c:	4b05      	ldr	r3, [pc, #20]	; (80084a4 <RCCEx_PLL2_Config+0x15c>)
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008494:	2b00      	cmp	r3, #0
 8008496:	d0f0      	beq.n	800847a <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8008498:	7bfb      	ldrb	r3, [r7, #15]
}
 800849a:	4618      	mov	r0, r3
 800849c:	3710      	adds	r7, #16
 800849e:	46bd      	mov	sp, r7
 80084a0:	bd80      	pop	{r7, pc}
 80084a2:	bf00      	nop
 80084a4:	58024400 	.word	0x58024400
 80084a8:	ffff0007 	.word	0xffff0007

080084ac <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 80084ac:	b580      	push	{r7, lr}
 80084ae:	b084      	sub	sp, #16
 80084b0:	af00      	add	r7, sp, #0
 80084b2:	6078      	str	r0, [r7, #4]
 80084b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80084b6:	2300      	movs	r3, #0
 80084b8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80084ba:	4b53      	ldr	r3, [pc, #332]	; (8008608 <RCCEx_PLL3_Config+0x15c>)
 80084bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80084be:	f003 0303 	and.w	r3, r3, #3
 80084c2:	2b03      	cmp	r3, #3
 80084c4:	d101      	bne.n	80084ca <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 80084c6:	2301      	movs	r3, #1
 80084c8:	e099      	b.n	80085fe <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 80084ca:	4b4f      	ldr	r3, [pc, #316]	; (8008608 <RCCEx_PLL3_Config+0x15c>)
 80084cc:	681b      	ldr	r3, [r3, #0]
 80084ce:	4a4e      	ldr	r2, [pc, #312]	; (8008608 <RCCEx_PLL3_Config+0x15c>)
 80084d0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80084d4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80084d6:	f7fa fbf5 	bl	8002cc4 <HAL_GetTick>
 80084da:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80084dc:	e008      	b.n	80084f0 <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 80084de:	f7fa fbf1 	bl	8002cc4 <HAL_GetTick>
 80084e2:	4602      	mov	r2, r0
 80084e4:	68bb      	ldr	r3, [r7, #8]
 80084e6:	1ad3      	subs	r3, r2, r3
 80084e8:	2b02      	cmp	r3, #2
 80084ea:	d901      	bls.n	80084f0 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 80084ec:	2303      	movs	r3, #3
 80084ee:	e086      	b.n	80085fe <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80084f0:	4b45      	ldr	r3, [pc, #276]	; (8008608 <RCCEx_PLL3_Config+0x15c>)
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80084f8:	2b00      	cmp	r3, #0
 80084fa:	d1f0      	bne.n	80084de <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 80084fc:	4b42      	ldr	r3, [pc, #264]	; (8008608 <RCCEx_PLL3_Config+0x15c>)
 80084fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008500:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	051b      	lsls	r3, r3, #20
 800850a:	493f      	ldr	r1, [pc, #252]	; (8008608 <RCCEx_PLL3_Config+0x15c>)
 800850c:	4313      	orrs	r3, r2
 800850e:	628b      	str	r3, [r1, #40]	; 0x28
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	685b      	ldr	r3, [r3, #4]
 8008514:	3b01      	subs	r3, #1
 8008516:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	689b      	ldr	r3, [r3, #8]
 800851e:	3b01      	subs	r3, #1
 8008520:	025b      	lsls	r3, r3, #9
 8008522:	b29b      	uxth	r3, r3
 8008524:	431a      	orrs	r2, r3
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	68db      	ldr	r3, [r3, #12]
 800852a:	3b01      	subs	r3, #1
 800852c:	041b      	lsls	r3, r3, #16
 800852e:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8008532:	431a      	orrs	r2, r3
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	691b      	ldr	r3, [r3, #16]
 8008538:	3b01      	subs	r3, #1
 800853a:	061b      	lsls	r3, r3, #24
 800853c:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8008540:	4931      	ldr	r1, [pc, #196]	; (8008608 <RCCEx_PLL3_Config+0x15c>)
 8008542:	4313      	orrs	r3, r2
 8008544:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8008546:	4b30      	ldr	r3, [pc, #192]	; (8008608 <RCCEx_PLL3_Config+0x15c>)
 8008548:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800854a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	695b      	ldr	r3, [r3, #20]
 8008552:	492d      	ldr	r1, [pc, #180]	; (8008608 <RCCEx_PLL3_Config+0x15c>)
 8008554:	4313      	orrs	r3, r2
 8008556:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8008558:	4b2b      	ldr	r3, [pc, #172]	; (8008608 <RCCEx_PLL3_Config+0x15c>)
 800855a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800855c:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	699b      	ldr	r3, [r3, #24]
 8008564:	4928      	ldr	r1, [pc, #160]	; (8008608 <RCCEx_PLL3_Config+0x15c>)
 8008566:	4313      	orrs	r3, r2
 8008568:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800856a:	4b27      	ldr	r3, [pc, #156]	; (8008608 <RCCEx_PLL3_Config+0x15c>)
 800856c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800856e:	4a26      	ldr	r2, [pc, #152]	; (8008608 <RCCEx_PLL3_Config+0x15c>)
 8008570:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008574:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8008576:	4b24      	ldr	r3, [pc, #144]	; (8008608 <RCCEx_PLL3_Config+0x15c>)
 8008578:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800857a:	4b24      	ldr	r3, [pc, #144]	; (800860c <RCCEx_PLL3_Config+0x160>)
 800857c:	4013      	ands	r3, r2
 800857e:	687a      	ldr	r2, [r7, #4]
 8008580:	69d2      	ldr	r2, [r2, #28]
 8008582:	00d2      	lsls	r2, r2, #3
 8008584:	4920      	ldr	r1, [pc, #128]	; (8008608 <RCCEx_PLL3_Config+0x15c>)
 8008586:	4313      	orrs	r3, r2
 8008588:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800858a:	4b1f      	ldr	r3, [pc, #124]	; (8008608 <RCCEx_PLL3_Config+0x15c>)
 800858c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800858e:	4a1e      	ldr	r2, [pc, #120]	; (8008608 <RCCEx_PLL3_Config+0x15c>)
 8008590:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008594:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8008596:	683b      	ldr	r3, [r7, #0]
 8008598:	2b00      	cmp	r3, #0
 800859a:	d106      	bne.n	80085aa <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800859c:	4b1a      	ldr	r3, [pc, #104]	; (8008608 <RCCEx_PLL3_Config+0x15c>)
 800859e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80085a0:	4a19      	ldr	r2, [pc, #100]	; (8008608 <RCCEx_PLL3_Config+0x15c>)
 80085a2:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80085a6:	62d3      	str	r3, [r2, #44]	; 0x2c
 80085a8:	e00f      	b.n	80085ca <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 80085aa:	683b      	ldr	r3, [r7, #0]
 80085ac:	2b01      	cmp	r3, #1
 80085ae:	d106      	bne.n	80085be <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 80085b0:	4b15      	ldr	r3, [pc, #84]	; (8008608 <RCCEx_PLL3_Config+0x15c>)
 80085b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80085b4:	4a14      	ldr	r2, [pc, #80]	; (8008608 <RCCEx_PLL3_Config+0x15c>)
 80085b6:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80085ba:	62d3      	str	r3, [r2, #44]	; 0x2c
 80085bc:	e005      	b.n	80085ca <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 80085be:	4b12      	ldr	r3, [pc, #72]	; (8008608 <RCCEx_PLL3_Config+0x15c>)
 80085c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80085c2:	4a11      	ldr	r2, [pc, #68]	; (8008608 <RCCEx_PLL3_Config+0x15c>)
 80085c4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80085c8:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 80085ca:	4b0f      	ldr	r3, [pc, #60]	; (8008608 <RCCEx_PLL3_Config+0x15c>)
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	4a0e      	ldr	r2, [pc, #56]	; (8008608 <RCCEx_PLL3_Config+0x15c>)
 80085d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80085d4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80085d6:	f7fa fb75 	bl	8002cc4 <HAL_GetTick>
 80085da:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80085dc:	e008      	b.n	80085f0 <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 80085de:	f7fa fb71 	bl	8002cc4 <HAL_GetTick>
 80085e2:	4602      	mov	r2, r0
 80085e4:	68bb      	ldr	r3, [r7, #8]
 80085e6:	1ad3      	subs	r3, r2, r3
 80085e8:	2b02      	cmp	r3, #2
 80085ea:	d901      	bls.n	80085f0 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 80085ec:	2303      	movs	r3, #3
 80085ee:	e006      	b.n	80085fe <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80085f0:	4b05      	ldr	r3, [pc, #20]	; (8008608 <RCCEx_PLL3_Config+0x15c>)
 80085f2:	681b      	ldr	r3, [r3, #0]
 80085f4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80085f8:	2b00      	cmp	r3, #0
 80085fa:	d0f0      	beq.n	80085de <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 80085fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80085fe:	4618      	mov	r0, r3
 8008600:	3710      	adds	r7, #16
 8008602:	46bd      	mov	sp, r7
 8008604:	bd80      	pop	{r7, pc}
 8008606:	bf00      	nop
 8008608:	58024400 	.word	0x58024400
 800860c:	ffff0007 	.word	0xffff0007

08008610 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8008610:	b580      	push	{r7, lr}
 8008612:	b084      	sub	sp, #16
 8008614:	af00      	add	r7, sp, #0
 8008616:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8008618:	2301      	movs	r3, #1
 800861a:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler */
  if(hrtc != NULL)
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	2b00      	cmp	r3, #0
 8008620:	d067      	beq.n	80086f2 <HAL_RTC_Init+0xe2>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /*  (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if(hrtc->State == HAL_RTC_STATE_RESET)
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8008628:	b2db      	uxtb	r3, r3
 800862a:	2b00      	cmp	r3, #0
 800862c:	d106      	bne.n	800863c <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	2200      	movs	r2, #0
 8008632:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8008636:	6878      	ldr	r0, [r7, #4]
 8008638:	f7f9 fe9c 	bl	8002374 <HAL_RTC_MspInit>
    }
#endif /*  (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	2202      	movs	r2, #2
 8008640:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	681b      	ldr	r3, [r3, #0]
 8008648:	22ca      	movs	r2, #202	; 0xca
 800864a:	625a      	str	r2, [r3, #36]	; 0x24
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	2253      	movs	r2, #83	; 0x53
 8008652:	625a      	str	r2, [r3, #36]	; 0x24

   /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8008654:	6878      	ldr	r0, [r7, #4]
 8008656:	f000 f99f 	bl	8008998 <RTC_EnterInitMode>
 800865a:	4603      	mov	r3, r0
 800865c:	73fb      	strb	r3, [r7, #15]
    if (status == HAL_OK)
 800865e:	7bfb      	ldrb	r3, [r7, #15]
 8008660:	2b00      	cmp	r3, #0
 8008662:	d13b      	bne.n	80086dc <HAL_RTC_Init+0xcc>
#if defined(RTC_CR_TAMPOE)
      /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else  /* RTC_CR_TAMPOE */
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	6899      	ldr	r1, [r3, #8]
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	681a      	ldr	r2, [r3, #0]
 800866e:	4b23      	ldr	r3, [pc, #140]	; (80086fc <HAL_RTC_Init+0xec>)
 8008670:	400b      	ands	r3, r1
 8008672:	6093      	str	r3, [r2, #8]
#endif /* RTC_CR_TAMPOE */

      /* Set RTC_CR register */
      hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	681b      	ldr	r3, [r3, #0]
 8008678:	6899      	ldr	r1, [r3, #8]
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	685a      	ldr	r2, [r3, #4]
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	691b      	ldr	r3, [r3, #16]
 8008682:	431a      	orrs	r2, r3
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	699b      	ldr	r3, [r3, #24]
 8008688:	431a      	orrs	r2, r3
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	681b      	ldr	r3, [r3, #0]
 800868e:	430a      	orrs	r2, r1
 8008690:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos) | (hrtc->Init.SynchPrediv << RTC_PRER_PREDIV_S_Pos);
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	689b      	ldr	r3, [r3, #8]
 8008696:	0419      	lsls	r1, r3, #16
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	68da      	ldr	r2, [r3, #12]
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	430a      	orrs	r2, r1
 80086a2:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 80086a4:	6878      	ldr	r0, [r7, #4]
 80086a6:	f000 f9ab 	bl	8008a00 <RTC_ExitInitMode>
 80086aa:	4603      	mov	r3, r0
 80086ac:	73fb      	strb	r3, [r7, #15]

      if(status == HAL_OK)
 80086ae:	7bfb      	ldrb	r3, [r7, #15]
 80086b0:	2b00      	cmp	r3, #0
 80086b2:	d113      	bne.n	80086dc <HAL_RTC_Init+0xcc>
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#endif /* RTC_CR_TAMPALRM_TYPE && RTC_CR_OUT2EN && RTC_CR_TAMPALRM_PU */

#if defined(RTC_OR_ALARMOUTTYPE) && defined(RTC_OR_OUT_RMP)
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	f022 0203 	bic.w	r2, r2, #3
 80086c2:	64da      	str	r2, [r3, #76]	; 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	681b      	ldr	r3, [r3, #0]
 80086c8:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	69da      	ldr	r2, [r3, #28]
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	695b      	ldr	r3, [r3, #20]
 80086d2:	431a      	orrs	r2, r3
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	681b      	ldr	r3, [r3, #0]
 80086d8:	430a      	orrs	r2, r1
 80086da:	64da      	str	r2, [r3, #76]	; 0x4c
#endif /* ALARMOUTTYPE && RTC_OR_OUT_RMP */
      }
    }
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	22ff      	movs	r2, #255	; 0xff
 80086e2:	625a      	str	r2, [r3, #36]	; 0x24
    if (status == HAL_OK)
 80086e4:	7bfb      	ldrb	r3, [r7, #15]
 80086e6:	2b00      	cmp	r3, #0
 80086e8:	d103      	bne.n	80086f2 <HAL_RTC_Init+0xe2>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_READY;
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	2201      	movs	r2, #1
 80086ee:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
  }

  /* return status */
  return status;
 80086f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80086f4:	4618      	mov	r0, r3
 80086f6:	3710      	adds	r7, #16
 80086f8:	46bd      	mov	sp, r7
 80086fa:	bd80      	pop	{r7, pc}
 80086fc:	ff8fffbf 	.word	0xff8fffbf

08008700 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8008700:	b590      	push	{r4, r7, lr}
 8008702:	b087      	sub	sp, #28
 8008704:	af00      	add	r7, sp, #0
 8008706:	60f8      	str	r0, [r7, #12]
 8008708:	60b9      	str	r1, [r7, #8]
 800870a:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800870c:	68fb      	ldr	r3, [r7, #12]
 800870e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8008712:	2b01      	cmp	r3, #1
 8008714:	d101      	bne.n	800871a <HAL_RTC_SetTime+0x1a>
 8008716:	2302      	movs	r3, #2
 8008718:	e089      	b.n	800882e <HAL_RTC_SetTime+0x12e>
 800871a:	68fb      	ldr	r3, [r7, #12]
 800871c:	2201      	movs	r2, #1
 800871e:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8008722:	68fb      	ldr	r3, [r7, #12]
 8008724:	2202      	movs	r2, #2
 8008726:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800872a:	68fb      	ldr	r3, [r7, #12]
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	22ca      	movs	r2, #202	; 0xca
 8008730:	625a      	str	r2, [r3, #36]	; 0x24
 8008732:	68fb      	ldr	r3, [r7, #12]
 8008734:	681b      	ldr	r3, [r3, #0]
 8008736:	2253      	movs	r2, #83	; 0x53
 8008738:	625a      	str	r2, [r3, #36]	; 0x24
 /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800873a:	68f8      	ldr	r0, [r7, #12]
 800873c:	f000 f92c 	bl	8008998 <RTC_EnterInitMode>
 8008740:	4603      	mov	r3, r0
 8008742:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 8008744:	7cfb      	ldrb	r3, [r7, #19]
 8008746:	2b00      	cmp	r3, #0
 8008748:	d161      	bne.n	800880e <HAL_RTC_SetTime+0x10e>
  {
    if(Format == RTC_FORMAT_BIN)
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	2b00      	cmp	r3, #0
 800874e:	d126      	bne.n	800879e <HAL_RTC_SetTime+0x9e>
    {
      if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8008750:	68fb      	ldr	r3, [r7, #12]
 8008752:	681b      	ldr	r3, [r3, #0]
 8008754:	689b      	ldr	r3, [r3, #8]
 8008756:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800875a:	2b00      	cmp	r3, #0
 800875c:	d102      	bne.n	8008764 <HAL_RTC_SetTime+0x64>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 800875e:	68bb      	ldr	r3, [r7, #8]
 8008760:	2200      	movs	r2, #0
 8008762:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8008764:	68bb      	ldr	r3, [r7, #8]
 8008766:	781b      	ldrb	r3, [r3, #0]
 8008768:	4618      	mov	r0, r3
 800876a:	f000 f987 	bl	8008a7c <RTC_ByteToBcd2>
 800876e:	4603      	mov	r3, r0
 8008770:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8008772:	68bb      	ldr	r3, [r7, #8]
 8008774:	785b      	ldrb	r3, [r3, #1]
 8008776:	4618      	mov	r0, r3
 8008778:	f000 f980 	bl	8008a7c <RTC_ByteToBcd2>
 800877c:	4603      	mov	r3, r0
 800877e:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8008780:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos)  | \
 8008782:	68bb      	ldr	r3, [r7, #8]
 8008784:	789b      	ldrb	r3, [r3, #2]
 8008786:	4618      	mov	r0, r3
 8008788:	f000 f978 	bl	8008a7c <RTC_ByteToBcd2>
 800878c:	4603      	mov	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800878e:	ea44 0203 	orr.w	r2, r4, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 8008792:	68bb      	ldr	r3, [r7, #8]
 8008794:	78db      	ldrb	r3, [r3, #3]
 8008796:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8008798:	4313      	orrs	r3, r2
 800879a:	617b      	str	r3, [r7, #20]
 800879c:	e018      	b.n	80087d0 <HAL_RTC_SetTime+0xd0>
    }
    else
    {
      if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800879e:	68fb      	ldr	r3, [r7, #12]
 80087a0:	681b      	ldr	r3, [r3, #0]
 80087a2:	689b      	ldr	r3, [r3, #8]
 80087a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80087a8:	2b00      	cmp	r3, #0
 80087aa:	d102      	bne.n	80087b2 <HAL_RTC_SetTime+0xb2>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 80087ac:	68bb      	ldr	r3, [r7, #8]
 80087ae:	2200      	movs	r2, #0
 80087b0:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80087b2:	68bb      	ldr	r3, [r7, #8]
 80087b4:	781b      	ldrb	r3, [r3, #0]
 80087b6:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80087b8:	68bb      	ldr	r3, [r7, #8]
 80087ba:	785b      	ldrb	r3, [r3, #1]
 80087bc:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80087be:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos)  | \
 80087c0:	68ba      	ldr	r2, [r7, #8]
 80087c2:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80087c4:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 80087c6:	68bb      	ldr	r3, [r7, #8]
 80087c8:	78db      	ldrb	r3, [r3, #3]
 80087ca:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80087cc:	4313      	orrs	r3, r2
 80087ce:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80087d0:	68fb      	ldr	r3, [r7, #12]
 80087d2:	681a      	ldr	r2, [r3, #0]
 80087d4:	6979      	ldr	r1, [r7, #20]
 80087d6:	4b18      	ldr	r3, [pc, #96]	; (8008838 <HAL_RTC_SetTime+0x138>)
 80087d8:	400b      	ands	r3, r1
 80087da:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 80087dc:	68fb      	ldr	r3, [r7, #12]
 80087de:	681b      	ldr	r3, [r3, #0]
 80087e0:	689a      	ldr	r2, [r3, #8]
 80087e2:	68fb      	ldr	r3, [r7, #12]
 80087e4:	681b      	ldr	r3, [r3, #0]
 80087e6:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80087ea:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 80087ec:	68fb      	ldr	r3, [r7, #12]
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	6899      	ldr	r1, [r3, #8]
 80087f2:	68bb      	ldr	r3, [r7, #8]
 80087f4:	68da      	ldr	r2, [r3, #12]
 80087f6:	68bb      	ldr	r3, [r7, #8]
 80087f8:	691b      	ldr	r3, [r3, #16]
 80087fa:	431a      	orrs	r2, r3
 80087fc:	68fb      	ldr	r3, [r7, #12]
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	430a      	orrs	r2, r1
 8008802:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8008804:	68f8      	ldr	r0, [r7, #12]
 8008806:	f000 f8fb 	bl	8008a00 <RTC_ExitInitMode>
 800880a:	4603      	mov	r3, r0
 800880c:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800880e:	68fb      	ldr	r3, [r7, #12]
 8008810:	681b      	ldr	r3, [r3, #0]
 8008812:	22ff      	movs	r2, #255	; 0xff
 8008814:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 8008816:	7cfb      	ldrb	r3, [r7, #19]
 8008818:	2b00      	cmp	r3, #0
 800881a:	d103      	bne.n	8008824 <HAL_RTC_SetTime+0x124>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800881c:	68fb      	ldr	r3, [r7, #12]
 800881e:	2201      	movs	r2, #1
 8008820:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8008824:	68fb      	ldr	r3, [r7, #12]
 8008826:	2200      	movs	r2, #0
 8008828:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 800882c:	7cfb      	ldrb	r3, [r7, #19]
}
 800882e:	4618      	mov	r0, r3
 8008830:	371c      	adds	r7, #28
 8008832:	46bd      	mov	sp, r7
 8008834:	bd90      	pop	{r4, r7, pc}
 8008836:	bf00      	nop
 8008838:	007f7f7f 	.word	0x007f7f7f

0800883c <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800883c:	b590      	push	{r4, r7, lr}
 800883e:	b087      	sub	sp, #28
 8008840:	af00      	add	r7, sp, #0
 8008842:	60f8      	str	r0, [r7, #12]
 8008844:	60b9      	str	r1, [r7, #8]
 8008846:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8008848:	68fb      	ldr	r3, [r7, #12]
 800884a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800884e:	2b01      	cmp	r3, #1
 8008850:	d101      	bne.n	8008856 <HAL_RTC_SetDate+0x1a>
 8008852:	2302      	movs	r3, #2
 8008854:	e073      	b.n	800893e <HAL_RTC_SetDate+0x102>
 8008856:	68fb      	ldr	r3, [r7, #12]
 8008858:	2201      	movs	r2, #1
 800885a:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800885e:	68fb      	ldr	r3, [r7, #12]
 8008860:	2202      	movs	r2, #2
 8008862:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	2b00      	cmp	r3, #0
 800886a:	d10e      	bne.n	800888a <HAL_RTC_SetDate+0x4e>
 800886c:	68bb      	ldr	r3, [r7, #8]
 800886e:	785b      	ldrb	r3, [r3, #1]
 8008870:	f003 0310 	and.w	r3, r3, #16
 8008874:	2b00      	cmp	r3, #0
 8008876:	d008      	beq.n	800888a <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8008878:	68bb      	ldr	r3, [r7, #8]
 800887a:	785b      	ldrb	r3, [r3, #1]
 800887c:	f023 0310 	bic.w	r3, r3, #16
 8008880:	b2db      	uxtb	r3, r3
 8008882:	330a      	adds	r3, #10
 8008884:	b2da      	uxtb	r2, r3
 8008886:	68bb      	ldr	r3, [r7, #8]
 8008888:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	2b00      	cmp	r3, #0
 800888e:	d11c      	bne.n	80088ca <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8008890:	68bb      	ldr	r3, [r7, #8]
 8008892:	78db      	ldrb	r3, [r3, #3]
 8008894:	4618      	mov	r0, r3
 8008896:	f000 f8f1 	bl	8008a7c <RTC_ByteToBcd2>
 800889a:	4603      	mov	r3, r0
 800889c:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800889e:	68bb      	ldr	r3, [r7, #8]
 80088a0:	785b      	ldrb	r3, [r3, #1]
 80088a2:	4618      	mov	r0, r3
 80088a4:	f000 f8ea 	bl	8008a7c <RTC_ByteToBcd2>
 80088a8:	4603      	mov	r3, r0
 80088aa:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80088ac:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date)  << RTC_DR_DU_Pos) | \
 80088ae:	68bb      	ldr	r3, [r7, #8]
 80088b0:	789b      	ldrb	r3, [r3, #2]
 80088b2:	4618      	mov	r0, r3
 80088b4:	f000 f8e2 	bl	8008a7c <RTC_ByteToBcd2>
 80088b8:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80088ba:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 80088be:	68bb      	ldr	r3, [r7, #8]
 80088c0:	781b      	ldrb	r3, [r3, #0]
 80088c2:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80088c4:	4313      	orrs	r3, r2
 80088c6:	617b      	str	r3, [r7, #20]
 80088c8:	e00e      	b.n	80088e8 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80088ca:	68bb      	ldr	r3, [r7, #8]
 80088cc:	78db      	ldrb	r3, [r3, #3]
 80088ce:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 80088d0:	68bb      	ldr	r3, [r7, #8]
 80088d2:	785b      	ldrb	r3, [r3, #1]
 80088d4:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80088d6:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date)    << RTC_DR_DU_Pos) | \
 80088d8:	68ba      	ldr	r2, [r7, #8]
 80088da:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 80088dc:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 80088de:	68bb      	ldr	r3, [r7, #8]
 80088e0:	781b      	ldrb	r3, [r3, #0]
 80088e2:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80088e4:	4313      	orrs	r3, r2
 80088e6:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80088e8:	68fb      	ldr	r3, [r7, #12]
 80088ea:	681b      	ldr	r3, [r3, #0]
 80088ec:	22ca      	movs	r2, #202	; 0xca
 80088ee:	625a      	str	r2, [r3, #36]	; 0x24
 80088f0:	68fb      	ldr	r3, [r7, #12]
 80088f2:	681b      	ldr	r3, [r3, #0]
 80088f4:	2253      	movs	r2, #83	; 0x53
 80088f6:	625a      	str	r2, [r3, #36]	; 0x24


  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80088f8:	68f8      	ldr	r0, [r7, #12]
 80088fa:	f000 f84d 	bl	8008998 <RTC_EnterInitMode>
 80088fe:	4603      	mov	r3, r0
 8008900:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 8008902:	7cfb      	ldrb	r3, [r7, #19]
 8008904:	2b00      	cmp	r3, #0
 8008906:	d10a      	bne.n	800891e <HAL_RTC_SetDate+0xe2>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8008908:	68fb      	ldr	r3, [r7, #12]
 800890a:	681a      	ldr	r2, [r3, #0]
 800890c:	6979      	ldr	r1, [r7, #20]
 800890e:	4b0e      	ldr	r3, [pc, #56]	; (8008948 <HAL_RTC_SetDate+0x10c>)
 8008910:	400b      	ands	r3, r1
 8008912:	6053      	str	r3, [r2, #4]


    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8008914:	68f8      	ldr	r0, [r7, #12]
 8008916:	f000 f873 	bl	8008a00 <RTC_ExitInitMode>
 800891a:	4603      	mov	r3, r0
 800891c:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800891e:	68fb      	ldr	r3, [r7, #12]
 8008920:	681b      	ldr	r3, [r3, #0]
 8008922:	22ff      	movs	r2, #255	; 0xff
 8008924:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 8008926:	7cfb      	ldrb	r3, [r7, #19]
 8008928:	2b00      	cmp	r3, #0
 800892a:	d103      	bne.n	8008934 <HAL_RTC_SetDate+0xf8>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800892c:	68fb      	ldr	r3, [r7, #12]
 800892e:	2201      	movs	r2, #1
 8008930:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8008934:	68fb      	ldr	r3, [r7, #12]
 8008936:	2200      	movs	r2, #0
 8008938:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 800893c:	7cfb      	ldrb	r3, [r7, #19]


}
 800893e:	4618      	mov	r0, r3
 8008940:	371c      	adds	r7, #28
 8008942:	46bd      	mov	sp, r7
 8008944:	bd90      	pop	{r4, r7, pc}
 8008946:	bf00      	nop
 8008948:	00ffff3f 	.word	0x00ffff3f

0800894c <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800894c:	b580      	push	{r7, lr}
 800894e:	b084      	sub	sp, #16
 8008950:	af00      	add	r7, sp, #0
 8008952:	6078      	str	r0, [r7, #4]
  /* Clear RSF flag */
#if defined(RTC_ICSR_RSF)
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
#endif /* RTC_ICSR_RSF */
#if defined(RTC_ISR_RSF)
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	68da      	ldr	r2, [r3, #12]
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	681b      	ldr	r3, [r3, #0]
 800895e:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8008962:	60da      	str	r2, [r3, #12]
#endif /* RTC_ISR_RSF */

  tickstart = HAL_GetTick();
 8008964:	f7fa f9ae 	bl	8002cc4 <HAL_GetTick>
 8008968:	60f8      	str	r0, [r7, #12]
  /* Wait the registers to be synchronised */
#if defined(RTC_ICSR_RSF)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#endif /* RTC_ICSR_RSF */
#if defined(RTC_ISR_RSF)
    while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800896a:	e009      	b.n	8008980 <HAL_RTC_WaitForSynchro+0x34>
#endif /* RTC_ISR_RSF */
    {
      if((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800896c:	f7fa f9aa 	bl	8002cc4 <HAL_GetTick>
 8008970:	4602      	mov	r2, r0
 8008972:	68fb      	ldr	r3, [r7, #12]
 8008974:	1ad3      	subs	r3, r2, r3
 8008976:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800897a:	d901      	bls.n	8008980 <HAL_RTC_WaitForSynchro+0x34>
      {
        return HAL_TIMEOUT;
 800897c:	2303      	movs	r3, #3
 800897e:	e007      	b.n	8008990 <HAL_RTC_WaitForSynchro+0x44>
    while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	68db      	ldr	r3, [r3, #12]
 8008986:	f003 0320 	and.w	r3, r3, #32
 800898a:	2b00      	cmp	r3, #0
 800898c:	d0ee      	beq.n	800896c <HAL_RTC_WaitForSynchro+0x20>
      }
    }

  return HAL_OK;
 800898e:	2300      	movs	r3, #0
}
 8008990:	4618      	mov	r0, r3
 8008992:	3710      	adds	r7, #16
 8008994:	46bd      	mov	sp, r7
 8008996:	bd80      	pop	{r7, pc}

08008998 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8008998:	b580      	push	{r7, lr}
 800899a:	b084      	sub	sp, #16
 800899c:	af00      	add	r7, sp, #0
 800899e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80089a0:	2300      	movs	r3, #0
 80089a2:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#endif /* RTC_ICSR_INITF */
#if defined(RTC_ISR_INITF)
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	681b      	ldr	r3, [r3, #0]
 80089a8:	68db      	ldr	r3, [r3, #12]
 80089aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80089ae:	2b00      	cmp	r3, #0
 80089b0:	d120      	bne.n	80089f4 <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	681b      	ldr	r3, [r3, #0]
 80089b6:	f04f 32ff 	mov.w	r2, #4294967295
 80089ba:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 80089bc:	f7fa f982 	bl	8002cc4 <HAL_GetTick>
 80089c0:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while (((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 80089c2:	e00d      	b.n	80089e0 <RTC_EnterInitMode+0x48>
    {
      if((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 80089c4:	f7fa f97e 	bl	8002cc4 <HAL_GetTick>
 80089c8:	4602      	mov	r2, r0
 80089ca:	68bb      	ldr	r3, [r7, #8]
 80089cc:	1ad3      	subs	r3, r2, r3
 80089ce:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80089d2:	d905      	bls.n	80089e0 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 80089d4:	2303      	movs	r3, #3
 80089d6:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	2203      	movs	r2, #3
 80089dc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    while (((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	681b      	ldr	r3, [r3, #0]
 80089e4:	68db      	ldr	r3, [r3, #12]
 80089e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80089ea:	2b00      	cmp	r3, #0
 80089ec:	d102      	bne.n	80089f4 <RTC_EnterInitMode+0x5c>
 80089ee:	7bfb      	ldrb	r3, [r7, #15]
 80089f0:	2b03      	cmp	r3, #3
 80089f2:	d1e7      	bne.n	80089c4 <RTC_EnterInitMode+0x2c>
      }
    }
  }
#endif /* RTC_ISR_INITF */

  return status;
 80089f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80089f6:	4618      	mov	r0, r3
 80089f8:	3710      	adds	r7, #16
 80089fa:	46bd      	mov	sp, r7
 80089fc:	bd80      	pop	{r7, pc}
	...

08008a00 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8008a00:	b580      	push	{r7, lr}
 8008a02:	b084      	sub	sp, #16
 8008a04:	af00      	add	r7, sp, #0
 8008a06:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008a08:	2300      	movs	r3, #0
 8008a0a:	73fb      	strb	r3, [r7, #15]
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);

#elif defined(RTC_ISR_INITF)

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ISR, RTC_ISR_INITF);
 8008a0c:	4b1a      	ldr	r3, [pc, #104]	; (8008a78 <RTC_ExitInitMode+0x78>)
 8008a0e:	68db      	ldr	r3, [r3, #12]
 8008a10:	4a19      	ldr	r2, [pc, #100]	; (8008a78 <RTC_ExitInitMode+0x78>)
 8008a12:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008a16:	60d3      	str	r3, [r2, #12]

#endif /* RTC_ISR_INITF */
  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8008a18:	4b17      	ldr	r3, [pc, #92]	; (8008a78 <RTC_ExitInitMode+0x78>)
 8008a1a:	689b      	ldr	r3, [r3, #8]
 8008a1c:	f003 0320 	and.w	r3, r3, #32
 8008a20:	2b00      	cmp	r3, #0
 8008a22:	d10c      	bne.n	8008a3e <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8008a24:	6878      	ldr	r0, [r7, #4]
 8008a26:	f7ff ff91 	bl	800894c <HAL_RTC_WaitForSynchro>
 8008a2a:	4603      	mov	r3, r0
 8008a2c:	2b00      	cmp	r3, #0
 8008a2e:	d01e      	beq.n	8008a6e <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	2203      	movs	r2, #3
 8008a34:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 8008a38:	2303      	movs	r3, #3
 8008a3a:	73fb      	strb	r3, [r7, #15]
 8008a3c:	e017      	b.n	8008a6e <RTC_ExitInitMode+0x6e>
    }
  }
  else
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8008a3e:	4b0e      	ldr	r3, [pc, #56]	; (8008a78 <RTC_ExitInitMode+0x78>)
 8008a40:	689b      	ldr	r3, [r3, #8]
 8008a42:	4a0d      	ldr	r2, [pc, #52]	; (8008a78 <RTC_ExitInitMode+0x78>)
 8008a44:	f023 0320 	bic.w	r3, r3, #32
 8008a48:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8008a4a:	6878      	ldr	r0, [r7, #4]
 8008a4c:	f7ff ff7e 	bl	800894c <HAL_RTC_WaitForSynchro>
 8008a50:	4603      	mov	r3, r0
 8008a52:	2b00      	cmp	r3, #0
 8008a54:	d005      	beq.n	8008a62 <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	2203      	movs	r2, #3
 8008a5a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 8008a5e:	2303      	movs	r3, #3
 8008a60:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8008a62:	4b05      	ldr	r3, [pc, #20]	; (8008a78 <RTC_ExitInitMode+0x78>)
 8008a64:	689b      	ldr	r3, [r3, #8]
 8008a66:	4a04      	ldr	r2, [pc, #16]	; (8008a78 <RTC_ExitInitMode+0x78>)
 8008a68:	f043 0320 	orr.w	r3, r3, #32
 8008a6c:	6093      	str	r3, [r2, #8]
  }

  return status;
 8008a6e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a70:	4618      	mov	r0, r3
 8008a72:	3710      	adds	r7, #16
 8008a74:	46bd      	mov	sp, r7
 8008a76:	bd80      	pop	{r7, pc}
 8008a78:	58004000 	.word	0x58004000

08008a7c <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8008a7c:	b480      	push	{r7}
 8008a7e:	b085      	sub	sp, #20
 8008a80:	af00      	add	r7, sp, #0
 8008a82:	4603      	mov	r3, r0
 8008a84:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8008a86:	2300      	movs	r3, #0
 8008a88:	60fb      	str	r3, [r7, #12]
  uint8_t  bcdlow  = Value;
 8008a8a:	79fb      	ldrb	r3, [r7, #7]
 8008a8c:	72fb      	strb	r3, [r7, #11]

  while (bcdlow >= 10U)
 8008a8e:	e005      	b.n	8008a9c <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 8008a90:	68fb      	ldr	r3, [r7, #12]
 8008a92:	3301      	adds	r3, #1
 8008a94:	60fb      	str	r3, [r7, #12]
    bcdlow -= 10U;
 8008a96:	7afb      	ldrb	r3, [r7, #11]
 8008a98:	3b0a      	subs	r3, #10
 8008a9a:	72fb      	strb	r3, [r7, #11]
  while (bcdlow >= 10U)
 8008a9c:	7afb      	ldrb	r3, [r7, #11]
 8008a9e:	2b09      	cmp	r3, #9
 8008aa0:	d8f6      	bhi.n	8008a90 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | bcdlow);
 8008aa2:	68fb      	ldr	r3, [r7, #12]
 8008aa4:	b2db      	uxtb	r3, r3
 8008aa6:	011b      	lsls	r3, r3, #4
 8008aa8:	b2da      	uxtb	r2, r3
 8008aaa:	7afb      	ldrb	r3, [r7, #11]
 8008aac:	4313      	orrs	r3, r2
 8008aae:	b2db      	uxtb	r3, r3
}
 8008ab0:	4618      	mov	r0, r3
 8008ab2:	3714      	adds	r7, #20
 8008ab4:	46bd      	mov	sp, r7
 8008ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aba:	4770      	bx	lr

08008abc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008abc:	b580      	push	{r7, lr}
 8008abe:	b082      	sub	sp, #8
 8008ac0:	af00      	add	r7, sp, #0
 8008ac2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	2b00      	cmp	r3, #0
 8008ac8:	d101      	bne.n	8008ace <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008aca:	2301      	movs	r3, #1
 8008acc:	e049      	b.n	8008b62 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008ad4:	b2db      	uxtb	r3, r3
 8008ad6:	2b00      	cmp	r3, #0
 8008ad8:	d106      	bne.n	8008ae8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	2200      	movs	r2, #0
 8008ade:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008ae2:	6878      	ldr	r0, [r7, #4]
 8008ae4:	f7f9 fcc6 	bl	8002474 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	2202      	movs	r2, #2
 8008aec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	681a      	ldr	r2, [r3, #0]
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	3304      	adds	r3, #4
 8008af8:	4619      	mov	r1, r3
 8008afa:	4610      	mov	r0, r2
 8008afc:	f000 fc44 	bl	8009388 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	2201      	movs	r2, #1
 8008b04:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	2201      	movs	r2, #1
 8008b0c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	2201      	movs	r2, #1
 8008b14:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	2201      	movs	r2, #1
 8008b1c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	2201      	movs	r2, #1
 8008b24:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	2201      	movs	r2, #1
 8008b2c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	2201      	movs	r2, #1
 8008b34:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	2201      	movs	r2, #1
 8008b3c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	2201      	movs	r2, #1
 8008b44:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	2201      	movs	r2, #1
 8008b4c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	2201      	movs	r2, #1
 8008b54:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	2201      	movs	r2, #1
 8008b5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008b60:	2300      	movs	r3, #0
}
 8008b62:	4618      	mov	r0, r3
 8008b64:	3708      	adds	r7, #8
 8008b66:	46bd      	mov	sp, r7
 8008b68:	bd80      	pop	{r7, pc}
	...

08008b6c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8008b6c:	b480      	push	{r7}
 8008b6e:	b085      	sub	sp, #20
 8008b70:	af00      	add	r7, sp, #0
 8008b72:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008b7a:	b2db      	uxtb	r3, r3
 8008b7c:	2b01      	cmp	r3, #1
 8008b7e:	d001      	beq.n	8008b84 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8008b80:	2301      	movs	r3, #1
 8008b82:	e056      	b.n	8008c32 <HAL_TIM_Base_Start+0xc6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	2202      	movs	r2, #2
 8008b88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	681b      	ldr	r3, [r3, #0]
 8008b90:	4a2b      	ldr	r2, [pc, #172]	; (8008c40 <HAL_TIM_Base_Start+0xd4>)
 8008b92:	4293      	cmp	r3, r2
 8008b94:	d02c      	beq.n	8008bf0 <HAL_TIM_Base_Start+0x84>
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008b9e:	d027      	beq.n	8008bf0 <HAL_TIM_Base_Start+0x84>
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	4a27      	ldr	r2, [pc, #156]	; (8008c44 <HAL_TIM_Base_Start+0xd8>)
 8008ba6:	4293      	cmp	r3, r2
 8008ba8:	d022      	beq.n	8008bf0 <HAL_TIM_Base_Start+0x84>
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	681b      	ldr	r3, [r3, #0]
 8008bae:	4a26      	ldr	r2, [pc, #152]	; (8008c48 <HAL_TIM_Base_Start+0xdc>)
 8008bb0:	4293      	cmp	r3, r2
 8008bb2:	d01d      	beq.n	8008bf0 <HAL_TIM_Base_Start+0x84>
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	681b      	ldr	r3, [r3, #0]
 8008bb8:	4a24      	ldr	r2, [pc, #144]	; (8008c4c <HAL_TIM_Base_Start+0xe0>)
 8008bba:	4293      	cmp	r3, r2
 8008bbc:	d018      	beq.n	8008bf0 <HAL_TIM_Base_Start+0x84>
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	4a23      	ldr	r2, [pc, #140]	; (8008c50 <HAL_TIM_Base_Start+0xe4>)
 8008bc4:	4293      	cmp	r3, r2
 8008bc6:	d013      	beq.n	8008bf0 <HAL_TIM_Base_Start+0x84>
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	681b      	ldr	r3, [r3, #0]
 8008bcc:	4a21      	ldr	r2, [pc, #132]	; (8008c54 <HAL_TIM_Base_Start+0xe8>)
 8008bce:	4293      	cmp	r3, r2
 8008bd0:	d00e      	beq.n	8008bf0 <HAL_TIM_Base_Start+0x84>
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	681b      	ldr	r3, [r3, #0]
 8008bd6:	4a20      	ldr	r2, [pc, #128]	; (8008c58 <HAL_TIM_Base_Start+0xec>)
 8008bd8:	4293      	cmp	r3, r2
 8008bda:	d009      	beq.n	8008bf0 <HAL_TIM_Base_Start+0x84>
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	681b      	ldr	r3, [r3, #0]
 8008be0:	4a1e      	ldr	r2, [pc, #120]	; (8008c5c <HAL_TIM_Base_Start+0xf0>)
 8008be2:	4293      	cmp	r3, r2
 8008be4:	d004      	beq.n	8008bf0 <HAL_TIM_Base_Start+0x84>
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	681b      	ldr	r3, [r3, #0]
 8008bea:	4a1d      	ldr	r2, [pc, #116]	; (8008c60 <HAL_TIM_Base_Start+0xf4>)
 8008bec:	4293      	cmp	r3, r2
 8008bee:	d115      	bne.n	8008c1c <HAL_TIM_Base_Start+0xb0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	681b      	ldr	r3, [r3, #0]
 8008bf4:	689a      	ldr	r2, [r3, #8]
 8008bf6:	4b1b      	ldr	r3, [pc, #108]	; (8008c64 <HAL_TIM_Base_Start+0xf8>)
 8008bf8:	4013      	ands	r3, r2
 8008bfa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008bfc:	68fb      	ldr	r3, [r7, #12]
 8008bfe:	2b06      	cmp	r3, #6
 8008c00:	d015      	beq.n	8008c2e <HAL_TIM_Base_Start+0xc2>
 8008c02:	68fb      	ldr	r3, [r7, #12]
 8008c04:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008c08:	d011      	beq.n	8008c2e <HAL_TIM_Base_Start+0xc2>
    {
      __HAL_TIM_ENABLE(htim);
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	681b      	ldr	r3, [r3, #0]
 8008c0e:	681a      	ldr	r2, [r3, #0]
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	681b      	ldr	r3, [r3, #0]
 8008c14:	f042 0201 	orr.w	r2, r2, #1
 8008c18:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008c1a:	e008      	b.n	8008c2e <HAL_TIM_Base_Start+0xc2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	681a      	ldr	r2, [r3, #0]
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	681b      	ldr	r3, [r3, #0]
 8008c26:	f042 0201 	orr.w	r2, r2, #1
 8008c2a:	601a      	str	r2, [r3, #0]
 8008c2c:	e000      	b.n	8008c30 <HAL_TIM_Base_Start+0xc4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008c2e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008c30:	2300      	movs	r3, #0
}
 8008c32:	4618      	mov	r0, r3
 8008c34:	3714      	adds	r7, #20
 8008c36:	46bd      	mov	sp, r7
 8008c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c3c:	4770      	bx	lr
 8008c3e:	bf00      	nop
 8008c40:	40010000 	.word	0x40010000
 8008c44:	40000400 	.word	0x40000400
 8008c48:	40000800 	.word	0x40000800
 8008c4c:	40000c00 	.word	0x40000c00
 8008c50:	40010400 	.word	0x40010400
 8008c54:	40001800 	.word	0x40001800
 8008c58:	40014000 	.word	0x40014000
 8008c5c:	4000e000 	.word	0x4000e000
 8008c60:	4000e400 	.word	0x4000e400
 8008c64:	00010007 	.word	0x00010007

08008c68 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8008c68:	b480      	push	{r7}
 8008c6a:	b083      	sub	sp, #12
 8008c6c:	af00      	add	r7, sp, #0
 8008c6e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	681b      	ldr	r3, [r3, #0]
 8008c74:	6a1a      	ldr	r2, [r3, #32]
 8008c76:	f241 1311 	movw	r3, #4369	; 0x1111
 8008c7a:	4013      	ands	r3, r2
 8008c7c:	2b00      	cmp	r3, #0
 8008c7e:	d10f      	bne.n	8008ca0 <HAL_TIM_Base_Stop+0x38>
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	681b      	ldr	r3, [r3, #0]
 8008c84:	6a1a      	ldr	r2, [r3, #32]
 8008c86:	f240 4344 	movw	r3, #1092	; 0x444
 8008c8a:	4013      	ands	r3, r2
 8008c8c:	2b00      	cmp	r3, #0
 8008c8e:	d107      	bne.n	8008ca0 <HAL_TIM_Base_Stop+0x38>
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	681b      	ldr	r3, [r3, #0]
 8008c94:	681a      	ldr	r2, [r3, #0]
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	681b      	ldr	r3, [r3, #0]
 8008c9a:	f022 0201 	bic.w	r2, r2, #1
 8008c9e:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	2201      	movs	r2, #1
 8008ca4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8008ca8:	2300      	movs	r3, #0
}
 8008caa:	4618      	mov	r0, r3
 8008cac:	370c      	adds	r7, #12
 8008cae:	46bd      	mov	sp, r7
 8008cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cb4:	4770      	bx	lr
	...

08008cb8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008cb8:	b480      	push	{r7}
 8008cba:	b085      	sub	sp, #20
 8008cbc:	af00      	add	r7, sp, #0
 8008cbe:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008cc6:	b2db      	uxtb	r3, r3
 8008cc8:	2b01      	cmp	r3, #1
 8008cca:	d001      	beq.n	8008cd0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8008ccc:	2301      	movs	r3, #1
 8008cce:	e05e      	b.n	8008d8e <HAL_TIM_Base_Start_IT+0xd6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	2202      	movs	r2, #2
 8008cd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	681b      	ldr	r3, [r3, #0]
 8008cdc:	68da      	ldr	r2, [r3, #12]
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	681b      	ldr	r3, [r3, #0]
 8008ce2:	f042 0201 	orr.w	r2, r2, #1
 8008ce6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	681b      	ldr	r3, [r3, #0]
 8008cec:	4a2b      	ldr	r2, [pc, #172]	; (8008d9c <HAL_TIM_Base_Start_IT+0xe4>)
 8008cee:	4293      	cmp	r3, r2
 8008cf0:	d02c      	beq.n	8008d4c <HAL_TIM_Base_Start_IT+0x94>
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	681b      	ldr	r3, [r3, #0]
 8008cf6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008cfa:	d027      	beq.n	8008d4c <HAL_TIM_Base_Start_IT+0x94>
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	4a27      	ldr	r2, [pc, #156]	; (8008da0 <HAL_TIM_Base_Start_IT+0xe8>)
 8008d02:	4293      	cmp	r3, r2
 8008d04:	d022      	beq.n	8008d4c <HAL_TIM_Base_Start_IT+0x94>
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	681b      	ldr	r3, [r3, #0]
 8008d0a:	4a26      	ldr	r2, [pc, #152]	; (8008da4 <HAL_TIM_Base_Start_IT+0xec>)
 8008d0c:	4293      	cmp	r3, r2
 8008d0e:	d01d      	beq.n	8008d4c <HAL_TIM_Base_Start_IT+0x94>
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	681b      	ldr	r3, [r3, #0]
 8008d14:	4a24      	ldr	r2, [pc, #144]	; (8008da8 <HAL_TIM_Base_Start_IT+0xf0>)
 8008d16:	4293      	cmp	r3, r2
 8008d18:	d018      	beq.n	8008d4c <HAL_TIM_Base_Start_IT+0x94>
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	681b      	ldr	r3, [r3, #0]
 8008d1e:	4a23      	ldr	r2, [pc, #140]	; (8008dac <HAL_TIM_Base_Start_IT+0xf4>)
 8008d20:	4293      	cmp	r3, r2
 8008d22:	d013      	beq.n	8008d4c <HAL_TIM_Base_Start_IT+0x94>
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	681b      	ldr	r3, [r3, #0]
 8008d28:	4a21      	ldr	r2, [pc, #132]	; (8008db0 <HAL_TIM_Base_Start_IT+0xf8>)
 8008d2a:	4293      	cmp	r3, r2
 8008d2c:	d00e      	beq.n	8008d4c <HAL_TIM_Base_Start_IT+0x94>
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	681b      	ldr	r3, [r3, #0]
 8008d32:	4a20      	ldr	r2, [pc, #128]	; (8008db4 <HAL_TIM_Base_Start_IT+0xfc>)
 8008d34:	4293      	cmp	r3, r2
 8008d36:	d009      	beq.n	8008d4c <HAL_TIM_Base_Start_IT+0x94>
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	681b      	ldr	r3, [r3, #0]
 8008d3c:	4a1e      	ldr	r2, [pc, #120]	; (8008db8 <HAL_TIM_Base_Start_IT+0x100>)
 8008d3e:	4293      	cmp	r3, r2
 8008d40:	d004      	beq.n	8008d4c <HAL_TIM_Base_Start_IT+0x94>
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	681b      	ldr	r3, [r3, #0]
 8008d46:	4a1d      	ldr	r2, [pc, #116]	; (8008dbc <HAL_TIM_Base_Start_IT+0x104>)
 8008d48:	4293      	cmp	r3, r2
 8008d4a:	d115      	bne.n	8008d78 <HAL_TIM_Base_Start_IT+0xc0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	681b      	ldr	r3, [r3, #0]
 8008d50:	689a      	ldr	r2, [r3, #8]
 8008d52:	4b1b      	ldr	r3, [pc, #108]	; (8008dc0 <HAL_TIM_Base_Start_IT+0x108>)
 8008d54:	4013      	ands	r3, r2
 8008d56:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008d58:	68fb      	ldr	r3, [r7, #12]
 8008d5a:	2b06      	cmp	r3, #6
 8008d5c:	d015      	beq.n	8008d8a <HAL_TIM_Base_Start_IT+0xd2>
 8008d5e:	68fb      	ldr	r3, [r7, #12]
 8008d60:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008d64:	d011      	beq.n	8008d8a <HAL_TIM_Base_Start_IT+0xd2>
    {
      __HAL_TIM_ENABLE(htim);
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	681a      	ldr	r2, [r3, #0]
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	681b      	ldr	r3, [r3, #0]
 8008d70:	f042 0201 	orr.w	r2, r2, #1
 8008d74:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008d76:	e008      	b.n	8008d8a <HAL_TIM_Base_Start_IT+0xd2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	681b      	ldr	r3, [r3, #0]
 8008d7c:	681a      	ldr	r2, [r3, #0]
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	681b      	ldr	r3, [r3, #0]
 8008d82:	f042 0201 	orr.w	r2, r2, #1
 8008d86:	601a      	str	r2, [r3, #0]
 8008d88:	e000      	b.n	8008d8c <HAL_TIM_Base_Start_IT+0xd4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008d8a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008d8c:	2300      	movs	r3, #0
}
 8008d8e:	4618      	mov	r0, r3
 8008d90:	3714      	adds	r7, #20
 8008d92:	46bd      	mov	sp, r7
 8008d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d98:	4770      	bx	lr
 8008d9a:	bf00      	nop
 8008d9c:	40010000 	.word	0x40010000
 8008da0:	40000400 	.word	0x40000400
 8008da4:	40000800 	.word	0x40000800
 8008da8:	40000c00 	.word	0x40000c00
 8008dac:	40010400 	.word	0x40010400
 8008db0:	40001800 	.word	0x40001800
 8008db4:	40014000 	.word	0x40014000
 8008db8:	4000e000 	.word	0x4000e000
 8008dbc:	4000e400 	.word	0x4000e400
 8008dc0:	00010007 	.word	0x00010007

08008dc4 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8008dc4:	b480      	push	{r7}
 8008dc6:	b083      	sub	sp, #12
 8008dc8:	af00      	add	r7, sp, #0
 8008dca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	681b      	ldr	r3, [r3, #0]
 8008dd0:	68da      	ldr	r2, [r3, #12]
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	681b      	ldr	r3, [r3, #0]
 8008dd6:	f022 0201 	bic.w	r2, r2, #1
 8008dda:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	681b      	ldr	r3, [r3, #0]
 8008de0:	6a1a      	ldr	r2, [r3, #32]
 8008de2:	f241 1311 	movw	r3, #4369	; 0x1111
 8008de6:	4013      	ands	r3, r2
 8008de8:	2b00      	cmp	r3, #0
 8008dea:	d10f      	bne.n	8008e0c <HAL_TIM_Base_Stop_IT+0x48>
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	681b      	ldr	r3, [r3, #0]
 8008df0:	6a1a      	ldr	r2, [r3, #32]
 8008df2:	f240 4344 	movw	r3, #1092	; 0x444
 8008df6:	4013      	ands	r3, r2
 8008df8:	2b00      	cmp	r3, #0
 8008dfa:	d107      	bne.n	8008e0c <HAL_TIM_Base_Stop_IT+0x48>
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	681b      	ldr	r3, [r3, #0]
 8008e00:	681a      	ldr	r2, [r3, #0]
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	681b      	ldr	r3, [r3, #0]
 8008e06:	f022 0201 	bic.w	r2, r2, #1
 8008e0a:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	2201      	movs	r2, #1
 8008e10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8008e14:	2300      	movs	r3, #0
}
 8008e16:	4618      	mov	r0, r3
 8008e18:	370c      	adds	r7, #12
 8008e1a:	46bd      	mov	sp, r7
 8008e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e20:	4770      	bx	lr

08008e22 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8008e22:	b580      	push	{r7, lr}
 8008e24:	b082      	sub	sp, #8
 8008e26:	af00      	add	r7, sp, #0
 8008e28:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	2b00      	cmp	r3, #0
 8008e2e:	d101      	bne.n	8008e34 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8008e30:	2301      	movs	r3, #1
 8008e32:	e049      	b.n	8008ec8 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008e3a:	b2db      	uxtb	r3, r3
 8008e3c:	2b00      	cmp	r3, #0
 8008e3e:	d106      	bne.n	8008e4e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	2200      	movs	r2, #0
 8008e44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8008e48:	6878      	ldr	r0, [r7, #4]
 8008e4a:	f7f9 fac3 	bl	80023d4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	2202      	movs	r2, #2
 8008e52:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	681a      	ldr	r2, [r3, #0]
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	3304      	adds	r3, #4
 8008e5e:	4619      	mov	r1, r3
 8008e60:	4610      	mov	r0, r2
 8008e62:	f000 fa91 	bl	8009388 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	2201      	movs	r2, #1
 8008e6a:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	2201      	movs	r2, #1
 8008e72:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	2201      	movs	r2, #1
 8008e7a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	2201      	movs	r2, #1
 8008e82:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	2201      	movs	r2, #1
 8008e8a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	2201      	movs	r2, #1
 8008e92:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	2201      	movs	r2, #1
 8008e9a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	2201      	movs	r2, #1
 8008ea2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	2201      	movs	r2, #1
 8008eaa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	2201      	movs	r2, #1
 8008eb2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	2201      	movs	r2, #1
 8008eba:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	2201      	movs	r2, #1
 8008ec2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008ec6:	2300      	movs	r3, #0
}
 8008ec8:	4618      	mov	r0, r3
 8008eca:	3708      	adds	r7, #8
 8008ecc:	46bd      	mov	sp, r7
 8008ece:	bd80      	pop	{r7, pc}

08008ed0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008ed0:	b580      	push	{r7, lr}
 8008ed2:	b082      	sub	sp, #8
 8008ed4:	af00      	add	r7, sp, #0
 8008ed6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	681b      	ldr	r3, [r3, #0]
 8008edc:	691b      	ldr	r3, [r3, #16]
 8008ede:	f003 0302 	and.w	r3, r3, #2
 8008ee2:	2b02      	cmp	r3, #2
 8008ee4:	d122      	bne.n	8008f2c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	681b      	ldr	r3, [r3, #0]
 8008eea:	68db      	ldr	r3, [r3, #12]
 8008eec:	f003 0302 	and.w	r3, r3, #2
 8008ef0:	2b02      	cmp	r3, #2
 8008ef2:	d11b      	bne.n	8008f2c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	681b      	ldr	r3, [r3, #0]
 8008ef8:	f06f 0202 	mvn.w	r2, #2
 8008efc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	2201      	movs	r2, #1
 8008f02:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	681b      	ldr	r3, [r3, #0]
 8008f08:	699b      	ldr	r3, [r3, #24]
 8008f0a:	f003 0303 	and.w	r3, r3, #3
 8008f0e:	2b00      	cmp	r3, #0
 8008f10:	d003      	beq.n	8008f1a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008f12:	6878      	ldr	r0, [r7, #4]
 8008f14:	f000 fa1a 	bl	800934c <HAL_TIM_IC_CaptureCallback>
 8008f18:	e005      	b.n	8008f26 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008f1a:	6878      	ldr	r0, [r7, #4]
 8008f1c:	f000 fa0c 	bl	8009338 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008f20:	6878      	ldr	r0, [r7, #4]
 8008f22:	f000 fa1d 	bl	8009360 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	2200      	movs	r2, #0
 8008f2a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	681b      	ldr	r3, [r3, #0]
 8008f30:	691b      	ldr	r3, [r3, #16]
 8008f32:	f003 0304 	and.w	r3, r3, #4
 8008f36:	2b04      	cmp	r3, #4
 8008f38:	d122      	bne.n	8008f80 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	681b      	ldr	r3, [r3, #0]
 8008f3e:	68db      	ldr	r3, [r3, #12]
 8008f40:	f003 0304 	and.w	r3, r3, #4
 8008f44:	2b04      	cmp	r3, #4
 8008f46:	d11b      	bne.n	8008f80 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	681b      	ldr	r3, [r3, #0]
 8008f4c:	f06f 0204 	mvn.w	r2, #4
 8008f50:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	2202      	movs	r2, #2
 8008f56:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	681b      	ldr	r3, [r3, #0]
 8008f5c:	699b      	ldr	r3, [r3, #24]
 8008f5e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008f62:	2b00      	cmp	r3, #0
 8008f64:	d003      	beq.n	8008f6e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008f66:	6878      	ldr	r0, [r7, #4]
 8008f68:	f000 f9f0 	bl	800934c <HAL_TIM_IC_CaptureCallback>
 8008f6c:	e005      	b.n	8008f7a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008f6e:	6878      	ldr	r0, [r7, #4]
 8008f70:	f000 f9e2 	bl	8009338 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008f74:	6878      	ldr	r0, [r7, #4]
 8008f76:	f000 f9f3 	bl	8009360 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	2200      	movs	r2, #0
 8008f7e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	681b      	ldr	r3, [r3, #0]
 8008f84:	691b      	ldr	r3, [r3, #16]
 8008f86:	f003 0308 	and.w	r3, r3, #8
 8008f8a:	2b08      	cmp	r3, #8
 8008f8c:	d122      	bne.n	8008fd4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	681b      	ldr	r3, [r3, #0]
 8008f92:	68db      	ldr	r3, [r3, #12]
 8008f94:	f003 0308 	and.w	r3, r3, #8
 8008f98:	2b08      	cmp	r3, #8
 8008f9a:	d11b      	bne.n	8008fd4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	681b      	ldr	r3, [r3, #0]
 8008fa0:	f06f 0208 	mvn.w	r2, #8
 8008fa4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	2204      	movs	r2, #4
 8008faa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	69db      	ldr	r3, [r3, #28]
 8008fb2:	f003 0303 	and.w	r3, r3, #3
 8008fb6:	2b00      	cmp	r3, #0
 8008fb8:	d003      	beq.n	8008fc2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008fba:	6878      	ldr	r0, [r7, #4]
 8008fbc:	f000 f9c6 	bl	800934c <HAL_TIM_IC_CaptureCallback>
 8008fc0:	e005      	b.n	8008fce <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008fc2:	6878      	ldr	r0, [r7, #4]
 8008fc4:	f000 f9b8 	bl	8009338 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008fc8:	6878      	ldr	r0, [r7, #4]
 8008fca:	f000 f9c9 	bl	8009360 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	2200      	movs	r2, #0
 8008fd2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	681b      	ldr	r3, [r3, #0]
 8008fd8:	691b      	ldr	r3, [r3, #16]
 8008fda:	f003 0310 	and.w	r3, r3, #16
 8008fde:	2b10      	cmp	r3, #16
 8008fe0:	d122      	bne.n	8009028 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	681b      	ldr	r3, [r3, #0]
 8008fe6:	68db      	ldr	r3, [r3, #12]
 8008fe8:	f003 0310 	and.w	r3, r3, #16
 8008fec:	2b10      	cmp	r3, #16
 8008fee:	d11b      	bne.n	8009028 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	681b      	ldr	r3, [r3, #0]
 8008ff4:	f06f 0210 	mvn.w	r2, #16
 8008ff8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	2208      	movs	r2, #8
 8008ffe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	681b      	ldr	r3, [r3, #0]
 8009004:	69db      	ldr	r3, [r3, #28]
 8009006:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800900a:	2b00      	cmp	r3, #0
 800900c:	d003      	beq.n	8009016 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800900e:	6878      	ldr	r0, [r7, #4]
 8009010:	f000 f99c 	bl	800934c <HAL_TIM_IC_CaptureCallback>
 8009014:	e005      	b.n	8009022 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009016:	6878      	ldr	r0, [r7, #4]
 8009018:	f000 f98e 	bl	8009338 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800901c:	6878      	ldr	r0, [r7, #4]
 800901e:	f000 f99f 	bl	8009360 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	2200      	movs	r2, #0
 8009026:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	681b      	ldr	r3, [r3, #0]
 800902c:	691b      	ldr	r3, [r3, #16]
 800902e:	f003 0301 	and.w	r3, r3, #1
 8009032:	2b01      	cmp	r3, #1
 8009034:	d10e      	bne.n	8009054 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	681b      	ldr	r3, [r3, #0]
 800903a:	68db      	ldr	r3, [r3, #12]
 800903c:	f003 0301 	and.w	r3, r3, #1
 8009040:	2b01      	cmp	r3, #1
 8009042:	d107      	bne.n	8009054 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	681b      	ldr	r3, [r3, #0]
 8009048:	f06f 0201 	mvn.w	r2, #1
 800904c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800904e:	6878      	ldr	r0, [r7, #4]
 8009050:	f7f7 fbbc 	bl	80007cc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	681b      	ldr	r3, [r3, #0]
 8009058:	691b      	ldr	r3, [r3, #16]
 800905a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800905e:	2b80      	cmp	r3, #128	; 0x80
 8009060:	d10e      	bne.n	8009080 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	681b      	ldr	r3, [r3, #0]
 8009066:	68db      	ldr	r3, [r3, #12]
 8009068:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800906c:	2b80      	cmp	r3, #128	; 0x80
 800906e:	d107      	bne.n	8009080 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	681b      	ldr	r3, [r3, #0]
 8009074:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8009078:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800907a:	6878      	ldr	r0, [r7, #4]
 800907c:	f000 fe46 	bl	8009d0c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	681b      	ldr	r3, [r3, #0]
 8009084:	691b      	ldr	r3, [r3, #16]
 8009086:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800908a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800908e:	d10e      	bne.n	80090ae <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	681b      	ldr	r3, [r3, #0]
 8009094:	68db      	ldr	r3, [r3, #12]
 8009096:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800909a:	2b80      	cmp	r3, #128	; 0x80
 800909c:	d107      	bne.n	80090ae <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	681b      	ldr	r3, [r3, #0]
 80090a2:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80090a6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80090a8:	6878      	ldr	r0, [r7, #4]
 80090aa:	f000 fe39 	bl	8009d20 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	681b      	ldr	r3, [r3, #0]
 80090b2:	691b      	ldr	r3, [r3, #16]
 80090b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80090b8:	2b40      	cmp	r3, #64	; 0x40
 80090ba:	d10e      	bne.n	80090da <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	681b      	ldr	r3, [r3, #0]
 80090c0:	68db      	ldr	r3, [r3, #12]
 80090c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80090c6:	2b40      	cmp	r3, #64	; 0x40
 80090c8:	d107      	bne.n	80090da <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	681b      	ldr	r3, [r3, #0]
 80090ce:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80090d2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80090d4:	6878      	ldr	r0, [r7, #4]
 80090d6:	f000 f94d 	bl	8009374 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	681b      	ldr	r3, [r3, #0]
 80090de:	691b      	ldr	r3, [r3, #16]
 80090e0:	f003 0320 	and.w	r3, r3, #32
 80090e4:	2b20      	cmp	r3, #32
 80090e6:	d10e      	bne.n	8009106 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	681b      	ldr	r3, [r3, #0]
 80090ec:	68db      	ldr	r3, [r3, #12]
 80090ee:	f003 0320 	and.w	r3, r3, #32
 80090f2:	2b20      	cmp	r3, #32
 80090f4:	d107      	bne.n	8009106 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	681b      	ldr	r3, [r3, #0]
 80090fa:	f06f 0220 	mvn.w	r2, #32
 80090fe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8009100:	6878      	ldr	r0, [r7, #4]
 8009102:	f000 fdf9 	bl	8009cf8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8009106:	bf00      	nop
 8009108:	3708      	adds	r7, #8
 800910a:	46bd      	mov	sp, r7
 800910c:	bd80      	pop	{r7, pc}
	...

08009110 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8009110:	b580      	push	{r7, lr}
 8009112:	b086      	sub	sp, #24
 8009114:	af00      	add	r7, sp, #0
 8009116:	60f8      	str	r0, [r7, #12]
 8009118:	60b9      	str	r1, [r7, #8]
 800911a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800911c:	2300      	movs	r3, #0
 800911e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009120:	68fb      	ldr	r3, [r7, #12]
 8009122:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009126:	2b01      	cmp	r3, #1
 8009128:	d101      	bne.n	800912e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800912a:	2302      	movs	r3, #2
 800912c:	e0ff      	b.n	800932e <HAL_TIM_PWM_ConfigChannel+0x21e>
 800912e:	68fb      	ldr	r3, [r7, #12]
 8009130:	2201      	movs	r2, #1
 8009132:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	2b14      	cmp	r3, #20
 800913a:	f200 80f0 	bhi.w	800931e <HAL_TIM_PWM_ConfigChannel+0x20e>
 800913e:	a201      	add	r2, pc, #4	; (adr r2, 8009144 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8009140:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009144:	08009199 	.word	0x08009199
 8009148:	0800931f 	.word	0x0800931f
 800914c:	0800931f 	.word	0x0800931f
 8009150:	0800931f 	.word	0x0800931f
 8009154:	080091d9 	.word	0x080091d9
 8009158:	0800931f 	.word	0x0800931f
 800915c:	0800931f 	.word	0x0800931f
 8009160:	0800931f 	.word	0x0800931f
 8009164:	0800921b 	.word	0x0800921b
 8009168:	0800931f 	.word	0x0800931f
 800916c:	0800931f 	.word	0x0800931f
 8009170:	0800931f 	.word	0x0800931f
 8009174:	0800925b 	.word	0x0800925b
 8009178:	0800931f 	.word	0x0800931f
 800917c:	0800931f 	.word	0x0800931f
 8009180:	0800931f 	.word	0x0800931f
 8009184:	0800929d 	.word	0x0800929d
 8009188:	0800931f 	.word	0x0800931f
 800918c:	0800931f 	.word	0x0800931f
 8009190:	0800931f 	.word	0x0800931f
 8009194:	080092dd 	.word	0x080092dd
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009198:	68fb      	ldr	r3, [r7, #12]
 800919a:	681b      	ldr	r3, [r3, #0]
 800919c:	68b9      	ldr	r1, [r7, #8]
 800919e:	4618      	mov	r0, r3
 80091a0:	f000 f998 	bl	80094d4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80091a4:	68fb      	ldr	r3, [r7, #12]
 80091a6:	681b      	ldr	r3, [r3, #0]
 80091a8:	699a      	ldr	r2, [r3, #24]
 80091aa:	68fb      	ldr	r3, [r7, #12]
 80091ac:	681b      	ldr	r3, [r3, #0]
 80091ae:	f042 0208 	orr.w	r2, r2, #8
 80091b2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80091b4:	68fb      	ldr	r3, [r7, #12]
 80091b6:	681b      	ldr	r3, [r3, #0]
 80091b8:	699a      	ldr	r2, [r3, #24]
 80091ba:	68fb      	ldr	r3, [r7, #12]
 80091bc:	681b      	ldr	r3, [r3, #0]
 80091be:	f022 0204 	bic.w	r2, r2, #4
 80091c2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80091c4:	68fb      	ldr	r3, [r7, #12]
 80091c6:	681b      	ldr	r3, [r3, #0]
 80091c8:	6999      	ldr	r1, [r3, #24]
 80091ca:	68bb      	ldr	r3, [r7, #8]
 80091cc:	691a      	ldr	r2, [r3, #16]
 80091ce:	68fb      	ldr	r3, [r7, #12]
 80091d0:	681b      	ldr	r3, [r3, #0]
 80091d2:	430a      	orrs	r2, r1
 80091d4:	619a      	str	r2, [r3, #24]
      break;
 80091d6:	e0a5      	b.n	8009324 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80091d8:	68fb      	ldr	r3, [r7, #12]
 80091da:	681b      	ldr	r3, [r3, #0]
 80091dc:	68b9      	ldr	r1, [r7, #8]
 80091de:	4618      	mov	r0, r3
 80091e0:	f000 fa08 	bl	80095f4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80091e4:	68fb      	ldr	r3, [r7, #12]
 80091e6:	681b      	ldr	r3, [r3, #0]
 80091e8:	699a      	ldr	r2, [r3, #24]
 80091ea:	68fb      	ldr	r3, [r7, #12]
 80091ec:	681b      	ldr	r3, [r3, #0]
 80091ee:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80091f2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80091f4:	68fb      	ldr	r3, [r7, #12]
 80091f6:	681b      	ldr	r3, [r3, #0]
 80091f8:	699a      	ldr	r2, [r3, #24]
 80091fa:	68fb      	ldr	r3, [r7, #12]
 80091fc:	681b      	ldr	r3, [r3, #0]
 80091fe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009202:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8009204:	68fb      	ldr	r3, [r7, #12]
 8009206:	681b      	ldr	r3, [r3, #0]
 8009208:	6999      	ldr	r1, [r3, #24]
 800920a:	68bb      	ldr	r3, [r7, #8]
 800920c:	691b      	ldr	r3, [r3, #16]
 800920e:	021a      	lsls	r2, r3, #8
 8009210:	68fb      	ldr	r3, [r7, #12]
 8009212:	681b      	ldr	r3, [r3, #0]
 8009214:	430a      	orrs	r2, r1
 8009216:	619a      	str	r2, [r3, #24]
      break;
 8009218:	e084      	b.n	8009324 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800921a:	68fb      	ldr	r3, [r7, #12]
 800921c:	681b      	ldr	r3, [r3, #0]
 800921e:	68b9      	ldr	r1, [r7, #8]
 8009220:	4618      	mov	r0, r3
 8009222:	f000 fa71 	bl	8009708 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8009226:	68fb      	ldr	r3, [r7, #12]
 8009228:	681b      	ldr	r3, [r3, #0]
 800922a:	69da      	ldr	r2, [r3, #28]
 800922c:	68fb      	ldr	r3, [r7, #12]
 800922e:	681b      	ldr	r3, [r3, #0]
 8009230:	f042 0208 	orr.w	r2, r2, #8
 8009234:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8009236:	68fb      	ldr	r3, [r7, #12]
 8009238:	681b      	ldr	r3, [r3, #0]
 800923a:	69da      	ldr	r2, [r3, #28]
 800923c:	68fb      	ldr	r3, [r7, #12]
 800923e:	681b      	ldr	r3, [r3, #0]
 8009240:	f022 0204 	bic.w	r2, r2, #4
 8009244:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8009246:	68fb      	ldr	r3, [r7, #12]
 8009248:	681b      	ldr	r3, [r3, #0]
 800924a:	69d9      	ldr	r1, [r3, #28]
 800924c:	68bb      	ldr	r3, [r7, #8]
 800924e:	691a      	ldr	r2, [r3, #16]
 8009250:	68fb      	ldr	r3, [r7, #12]
 8009252:	681b      	ldr	r3, [r3, #0]
 8009254:	430a      	orrs	r2, r1
 8009256:	61da      	str	r2, [r3, #28]
      break;
 8009258:	e064      	b.n	8009324 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800925a:	68fb      	ldr	r3, [r7, #12]
 800925c:	681b      	ldr	r3, [r3, #0]
 800925e:	68b9      	ldr	r1, [r7, #8]
 8009260:	4618      	mov	r0, r3
 8009262:	f000 fad9 	bl	8009818 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8009266:	68fb      	ldr	r3, [r7, #12]
 8009268:	681b      	ldr	r3, [r3, #0]
 800926a:	69da      	ldr	r2, [r3, #28]
 800926c:	68fb      	ldr	r3, [r7, #12]
 800926e:	681b      	ldr	r3, [r3, #0]
 8009270:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009274:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8009276:	68fb      	ldr	r3, [r7, #12]
 8009278:	681b      	ldr	r3, [r3, #0]
 800927a:	69da      	ldr	r2, [r3, #28]
 800927c:	68fb      	ldr	r3, [r7, #12]
 800927e:	681b      	ldr	r3, [r3, #0]
 8009280:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009284:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8009286:	68fb      	ldr	r3, [r7, #12]
 8009288:	681b      	ldr	r3, [r3, #0]
 800928a:	69d9      	ldr	r1, [r3, #28]
 800928c:	68bb      	ldr	r3, [r7, #8]
 800928e:	691b      	ldr	r3, [r3, #16]
 8009290:	021a      	lsls	r2, r3, #8
 8009292:	68fb      	ldr	r3, [r7, #12]
 8009294:	681b      	ldr	r3, [r3, #0]
 8009296:	430a      	orrs	r2, r1
 8009298:	61da      	str	r2, [r3, #28]
      break;
 800929a:	e043      	b.n	8009324 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800929c:	68fb      	ldr	r3, [r7, #12]
 800929e:	681b      	ldr	r3, [r3, #0]
 80092a0:	68b9      	ldr	r1, [r7, #8]
 80092a2:	4618      	mov	r0, r3
 80092a4:	f000 fb22 	bl	80098ec <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80092a8:	68fb      	ldr	r3, [r7, #12]
 80092aa:	681b      	ldr	r3, [r3, #0]
 80092ac:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80092ae:	68fb      	ldr	r3, [r7, #12]
 80092b0:	681b      	ldr	r3, [r3, #0]
 80092b2:	f042 0208 	orr.w	r2, r2, #8
 80092b6:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80092b8:	68fb      	ldr	r3, [r7, #12]
 80092ba:	681b      	ldr	r3, [r3, #0]
 80092bc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80092be:	68fb      	ldr	r3, [r7, #12]
 80092c0:	681b      	ldr	r3, [r3, #0]
 80092c2:	f022 0204 	bic.w	r2, r2, #4
 80092c6:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80092c8:	68fb      	ldr	r3, [r7, #12]
 80092ca:	681b      	ldr	r3, [r3, #0]
 80092cc:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80092ce:	68bb      	ldr	r3, [r7, #8]
 80092d0:	691a      	ldr	r2, [r3, #16]
 80092d2:	68fb      	ldr	r3, [r7, #12]
 80092d4:	681b      	ldr	r3, [r3, #0]
 80092d6:	430a      	orrs	r2, r1
 80092d8:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80092da:	e023      	b.n	8009324 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80092dc:	68fb      	ldr	r3, [r7, #12]
 80092de:	681b      	ldr	r3, [r3, #0]
 80092e0:	68b9      	ldr	r1, [r7, #8]
 80092e2:	4618      	mov	r0, r3
 80092e4:	f000 fb66 	bl	80099b4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80092e8:	68fb      	ldr	r3, [r7, #12]
 80092ea:	681b      	ldr	r3, [r3, #0]
 80092ec:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80092ee:	68fb      	ldr	r3, [r7, #12]
 80092f0:	681b      	ldr	r3, [r3, #0]
 80092f2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80092f6:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80092f8:	68fb      	ldr	r3, [r7, #12]
 80092fa:	681b      	ldr	r3, [r3, #0]
 80092fc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80092fe:	68fb      	ldr	r3, [r7, #12]
 8009300:	681b      	ldr	r3, [r3, #0]
 8009302:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009306:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8009308:	68fb      	ldr	r3, [r7, #12]
 800930a:	681b      	ldr	r3, [r3, #0]
 800930c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800930e:	68bb      	ldr	r3, [r7, #8]
 8009310:	691b      	ldr	r3, [r3, #16]
 8009312:	021a      	lsls	r2, r3, #8
 8009314:	68fb      	ldr	r3, [r7, #12]
 8009316:	681b      	ldr	r3, [r3, #0]
 8009318:	430a      	orrs	r2, r1
 800931a:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800931c:	e002      	b.n	8009324 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800931e:	2301      	movs	r3, #1
 8009320:	75fb      	strb	r3, [r7, #23]
      break;
 8009322:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8009324:	68fb      	ldr	r3, [r7, #12]
 8009326:	2200      	movs	r2, #0
 8009328:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800932c:	7dfb      	ldrb	r3, [r7, #23]
}
 800932e:	4618      	mov	r0, r3
 8009330:	3718      	adds	r7, #24
 8009332:	46bd      	mov	sp, r7
 8009334:	bd80      	pop	{r7, pc}
 8009336:	bf00      	nop

08009338 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009338:	b480      	push	{r7}
 800933a:	b083      	sub	sp, #12
 800933c:	af00      	add	r7, sp, #0
 800933e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009340:	bf00      	nop
 8009342:	370c      	adds	r7, #12
 8009344:	46bd      	mov	sp, r7
 8009346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800934a:	4770      	bx	lr

0800934c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800934c:	b480      	push	{r7}
 800934e:	b083      	sub	sp, #12
 8009350:	af00      	add	r7, sp, #0
 8009352:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009354:	bf00      	nop
 8009356:	370c      	adds	r7, #12
 8009358:	46bd      	mov	sp, r7
 800935a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800935e:	4770      	bx	lr

08009360 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009360:	b480      	push	{r7}
 8009362:	b083      	sub	sp, #12
 8009364:	af00      	add	r7, sp, #0
 8009366:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009368:	bf00      	nop
 800936a:	370c      	adds	r7, #12
 800936c:	46bd      	mov	sp, r7
 800936e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009372:	4770      	bx	lr

08009374 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009374:	b480      	push	{r7}
 8009376:	b083      	sub	sp, #12
 8009378:	af00      	add	r7, sp, #0
 800937a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800937c:	bf00      	nop
 800937e:	370c      	adds	r7, #12
 8009380:	46bd      	mov	sp, r7
 8009382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009386:	4770      	bx	lr

08009388 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8009388:	b480      	push	{r7}
 800938a:	b085      	sub	sp, #20
 800938c:	af00      	add	r7, sp, #0
 800938e:	6078      	str	r0, [r7, #4]
 8009390:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	681b      	ldr	r3, [r3, #0]
 8009396:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	4a44      	ldr	r2, [pc, #272]	; (80094ac <TIM_Base_SetConfig+0x124>)
 800939c:	4293      	cmp	r3, r2
 800939e:	d013      	beq.n	80093c8 <TIM_Base_SetConfig+0x40>
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80093a6:	d00f      	beq.n	80093c8 <TIM_Base_SetConfig+0x40>
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	4a41      	ldr	r2, [pc, #260]	; (80094b0 <TIM_Base_SetConfig+0x128>)
 80093ac:	4293      	cmp	r3, r2
 80093ae:	d00b      	beq.n	80093c8 <TIM_Base_SetConfig+0x40>
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	4a40      	ldr	r2, [pc, #256]	; (80094b4 <TIM_Base_SetConfig+0x12c>)
 80093b4:	4293      	cmp	r3, r2
 80093b6:	d007      	beq.n	80093c8 <TIM_Base_SetConfig+0x40>
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	4a3f      	ldr	r2, [pc, #252]	; (80094b8 <TIM_Base_SetConfig+0x130>)
 80093bc:	4293      	cmp	r3, r2
 80093be:	d003      	beq.n	80093c8 <TIM_Base_SetConfig+0x40>
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	4a3e      	ldr	r2, [pc, #248]	; (80094bc <TIM_Base_SetConfig+0x134>)
 80093c4:	4293      	cmp	r3, r2
 80093c6:	d108      	bne.n	80093da <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80093c8:	68fb      	ldr	r3, [r7, #12]
 80093ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80093ce:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80093d0:	683b      	ldr	r3, [r7, #0]
 80093d2:	685b      	ldr	r3, [r3, #4]
 80093d4:	68fa      	ldr	r2, [r7, #12]
 80093d6:	4313      	orrs	r3, r2
 80093d8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	4a33      	ldr	r2, [pc, #204]	; (80094ac <TIM_Base_SetConfig+0x124>)
 80093de:	4293      	cmp	r3, r2
 80093e0:	d027      	beq.n	8009432 <TIM_Base_SetConfig+0xaa>
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80093e8:	d023      	beq.n	8009432 <TIM_Base_SetConfig+0xaa>
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	4a30      	ldr	r2, [pc, #192]	; (80094b0 <TIM_Base_SetConfig+0x128>)
 80093ee:	4293      	cmp	r3, r2
 80093f0:	d01f      	beq.n	8009432 <TIM_Base_SetConfig+0xaa>
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	4a2f      	ldr	r2, [pc, #188]	; (80094b4 <TIM_Base_SetConfig+0x12c>)
 80093f6:	4293      	cmp	r3, r2
 80093f8:	d01b      	beq.n	8009432 <TIM_Base_SetConfig+0xaa>
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	4a2e      	ldr	r2, [pc, #184]	; (80094b8 <TIM_Base_SetConfig+0x130>)
 80093fe:	4293      	cmp	r3, r2
 8009400:	d017      	beq.n	8009432 <TIM_Base_SetConfig+0xaa>
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	4a2d      	ldr	r2, [pc, #180]	; (80094bc <TIM_Base_SetConfig+0x134>)
 8009406:	4293      	cmp	r3, r2
 8009408:	d013      	beq.n	8009432 <TIM_Base_SetConfig+0xaa>
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	4a2c      	ldr	r2, [pc, #176]	; (80094c0 <TIM_Base_SetConfig+0x138>)
 800940e:	4293      	cmp	r3, r2
 8009410:	d00f      	beq.n	8009432 <TIM_Base_SetConfig+0xaa>
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	4a2b      	ldr	r2, [pc, #172]	; (80094c4 <TIM_Base_SetConfig+0x13c>)
 8009416:	4293      	cmp	r3, r2
 8009418:	d00b      	beq.n	8009432 <TIM_Base_SetConfig+0xaa>
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	4a2a      	ldr	r2, [pc, #168]	; (80094c8 <TIM_Base_SetConfig+0x140>)
 800941e:	4293      	cmp	r3, r2
 8009420:	d007      	beq.n	8009432 <TIM_Base_SetConfig+0xaa>
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	4a29      	ldr	r2, [pc, #164]	; (80094cc <TIM_Base_SetConfig+0x144>)
 8009426:	4293      	cmp	r3, r2
 8009428:	d003      	beq.n	8009432 <TIM_Base_SetConfig+0xaa>
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	4a28      	ldr	r2, [pc, #160]	; (80094d0 <TIM_Base_SetConfig+0x148>)
 800942e:	4293      	cmp	r3, r2
 8009430:	d108      	bne.n	8009444 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009432:	68fb      	ldr	r3, [r7, #12]
 8009434:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009438:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800943a:	683b      	ldr	r3, [r7, #0]
 800943c:	68db      	ldr	r3, [r3, #12]
 800943e:	68fa      	ldr	r2, [r7, #12]
 8009440:	4313      	orrs	r3, r2
 8009442:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009444:	68fb      	ldr	r3, [r7, #12]
 8009446:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800944a:	683b      	ldr	r3, [r7, #0]
 800944c:	695b      	ldr	r3, [r3, #20]
 800944e:	4313      	orrs	r3, r2
 8009450:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	68fa      	ldr	r2, [r7, #12]
 8009456:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009458:	683b      	ldr	r3, [r7, #0]
 800945a:	689a      	ldr	r2, [r3, #8]
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009460:	683b      	ldr	r3, [r7, #0]
 8009462:	681a      	ldr	r2, [r3, #0]
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	4a10      	ldr	r2, [pc, #64]	; (80094ac <TIM_Base_SetConfig+0x124>)
 800946c:	4293      	cmp	r3, r2
 800946e:	d00f      	beq.n	8009490 <TIM_Base_SetConfig+0x108>
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	4a12      	ldr	r2, [pc, #72]	; (80094bc <TIM_Base_SetConfig+0x134>)
 8009474:	4293      	cmp	r3, r2
 8009476:	d00b      	beq.n	8009490 <TIM_Base_SetConfig+0x108>
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	4a11      	ldr	r2, [pc, #68]	; (80094c0 <TIM_Base_SetConfig+0x138>)
 800947c:	4293      	cmp	r3, r2
 800947e:	d007      	beq.n	8009490 <TIM_Base_SetConfig+0x108>
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	4a10      	ldr	r2, [pc, #64]	; (80094c4 <TIM_Base_SetConfig+0x13c>)
 8009484:	4293      	cmp	r3, r2
 8009486:	d003      	beq.n	8009490 <TIM_Base_SetConfig+0x108>
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	4a0f      	ldr	r2, [pc, #60]	; (80094c8 <TIM_Base_SetConfig+0x140>)
 800948c:	4293      	cmp	r3, r2
 800948e:	d103      	bne.n	8009498 <TIM_Base_SetConfig+0x110>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009490:	683b      	ldr	r3, [r7, #0]
 8009492:	691a      	ldr	r2, [r3, #16]
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	2201      	movs	r2, #1
 800949c:	615a      	str	r2, [r3, #20]
}
 800949e:	bf00      	nop
 80094a0:	3714      	adds	r7, #20
 80094a2:	46bd      	mov	sp, r7
 80094a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094a8:	4770      	bx	lr
 80094aa:	bf00      	nop
 80094ac:	40010000 	.word	0x40010000
 80094b0:	40000400 	.word	0x40000400
 80094b4:	40000800 	.word	0x40000800
 80094b8:	40000c00 	.word	0x40000c00
 80094bc:	40010400 	.word	0x40010400
 80094c0:	40014000 	.word	0x40014000
 80094c4:	40014400 	.word	0x40014400
 80094c8:	40014800 	.word	0x40014800
 80094cc:	4000e000 	.word	0x4000e000
 80094d0:	4000e400 	.word	0x4000e400

080094d4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80094d4:	b480      	push	{r7}
 80094d6:	b087      	sub	sp, #28
 80094d8:	af00      	add	r7, sp, #0
 80094da:	6078      	str	r0, [r7, #4]
 80094dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	6a1b      	ldr	r3, [r3, #32]
 80094e2:	f023 0201 	bic.w	r2, r3, #1
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	6a1b      	ldr	r3, [r3, #32]
 80094ee:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	685b      	ldr	r3, [r3, #4]
 80094f4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	699b      	ldr	r3, [r3, #24]
 80094fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80094fc:	68fa      	ldr	r2, [r7, #12]
 80094fe:	4b37      	ldr	r3, [pc, #220]	; (80095dc <TIM_OC1_SetConfig+0x108>)
 8009500:	4013      	ands	r3, r2
 8009502:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009504:	68fb      	ldr	r3, [r7, #12]
 8009506:	f023 0303 	bic.w	r3, r3, #3
 800950a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800950c:	683b      	ldr	r3, [r7, #0]
 800950e:	681b      	ldr	r3, [r3, #0]
 8009510:	68fa      	ldr	r2, [r7, #12]
 8009512:	4313      	orrs	r3, r2
 8009514:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8009516:	697b      	ldr	r3, [r7, #20]
 8009518:	f023 0302 	bic.w	r3, r3, #2
 800951c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800951e:	683b      	ldr	r3, [r7, #0]
 8009520:	689b      	ldr	r3, [r3, #8]
 8009522:	697a      	ldr	r2, [r7, #20]
 8009524:	4313      	orrs	r3, r2
 8009526:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	4a2d      	ldr	r2, [pc, #180]	; (80095e0 <TIM_OC1_SetConfig+0x10c>)
 800952c:	4293      	cmp	r3, r2
 800952e:	d00f      	beq.n	8009550 <TIM_OC1_SetConfig+0x7c>
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	4a2c      	ldr	r2, [pc, #176]	; (80095e4 <TIM_OC1_SetConfig+0x110>)
 8009534:	4293      	cmp	r3, r2
 8009536:	d00b      	beq.n	8009550 <TIM_OC1_SetConfig+0x7c>
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	4a2b      	ldr	r2, [pc, #172]	; (80095e8 <TIM_OC1_SetConfig+0x114>)
 800953c:	4293      	cmp	r3, r2
 800953e:	d007      	beq.n	8009550 <TIM_OC1_SetConfig+0x7c>
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	4a2a      	ldr	r2, [pc, #168]	; (80095ec <TIM_OC1_SetConfig+0x118>)
 8009544:	4293      	cmp	r3, r2
 8009546:	d003      	beq.n	8009550 <TIM_OC1_SetConfig+0x7c>
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	4a29      	ldr	r2, [pc, #164]	; (80095f0 <TIM_OC1_SetConfig+0x11c>)
 800954c:	4293      	cmp	r3, r2
 800954e:	d10c      	bne.n	800956a <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009550:	697b      	ldr	r3, [r7, #20]
 8009552:	f023 0308 	bic.w	r3, r3, #8
 8009556:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009558:	683b      	ldr	r3, [r7, #0]
 800955a:	68db      	ldr	r3, [r3, #12]
 800955c:	697a      	ldr	r2, [r7, #20]
 800955e:	4313      	orrs	r3, r2
 8009560:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8009562:	697b      	ldr	r3, [r7, #20]
 8009564:	f023 0304 	bic.w	r3, r3, #4
 8009568:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	4a1c      	ldr	r2, [pc, #112]	; (80095e0 <TIM_OC1_SetConfig+0x10c>)
 800956e:	4293      	cmp	r3, r2
 8009570:	d00f      	beq.n	8009592 <TIM_OC1_SetConfig+0xbe>
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	4a1b      	ldr	r2, [pc, #108]	; (80095e4 <TIM_OC1_SetConfig+0x110>)
 8009576:	4293      	cmp	r3, r2
 8009578:	d00b      	beq.n	8009592 <TIM_OC1_SetConfig+0xbe>
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	4a1a      	ldr	r2, [pc, #104]	; (80095e8 <TIM_OC1_SetConfig+0x114>)
 800957e:	4293      	cmp	r3, r2
 8009580:	d007      	beq.n	8009592 <TIM_OC1_SetConfig+0xbe>
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	4a19      	ldr	r2, [pc, #100]	; (80095ec <TIM_OC1_SetConfig+0x118>)
 8009586:	4293      	cmp	r3, r2
 8009588:	d003      	beq.n	8009592 <TIM_OC1_SetConfig+0xbe>
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	4a18      	ldr	r2, [pc, #96]	; (80095f0 <TIM_OC1_SetConfig+0x11c>)
 800958e:	4293      	cmp	r3, r2
 8009590:	d111      	bne.n	80095b6 <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8009592:	693b      	ldr	r3, [r7, #16]
 8009594:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009598:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800959a:	693b      	ldr	r3, [r7, #16]
 800959c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80095a0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80095a2:	683b      	ldr	r3, [r7, #0]
 80095a4:	695b      	ldr	r3, [r3, #20]
 80095a6:	693a      	ldr	r2, [r7, #16]
 80095a8:	4313      	orrs	r3, r2
 80095aa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80095ac:	683b      	ldr	r3, [r7, #0]
 80095ae:	699b      	ldr	r3, [r3, #24]
 80095b0:	693a      	ldr	r2, [r7, #16]
 80095b2:	4313      	orrs	r3, r2
 80095b4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	693a      	ldr	r2, [r7, #16]
 80095ba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	68fa      	ldr	r2, [r7, #12]
 80095c0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80095c2:	683b      	ldr	r3, [r7, #0]
 80095c4:	685a      	ldr	r2, [r3, #4]
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	697a      	ldr	r2, [r7, #20]
 80095ce:	621a      	str	r2, [r3, #32]
}
 80095d0:	bf00      	nop
 80095d2:	371c      	adds	r7, #28
 80095d4:	46bd      	mov	sp, r7
 80095d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095da:	4770      	bx	lr
 80095dc:	fffeff8f 	.word	0xfffeff8f
 80095e0:	40010000 	.word	0x40010000
 80095e4:	40010400 	.word	0x40010400
 80095e8:	40014000 	.word	0x40014000
 80095ec:	40014400 	.word	0x40014400
 80095f0:	40014800 	.word	0x40014800

080095f4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80095f4:	b480      	push	{r7}
 80095f6:	b087      	sub	sp, #28
 80095f8:	af00      	add	r7, sp, #0
 80095fa:	6078      	str	r0, [r7, #4]
 80095fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	6a1b      	ldr	r3, [r3, #32]
 8009602:	f023 0210 	bic.w	r2, r3, #16
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	6a1b      	ldr	r3, [r3, #32]
 800960e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	685b      	ldr	r3, [r3, #4]
 8009614:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	699b      	ldr	r3, [r3, #24]
 800961a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800961c:	68fa      	ldr	r2, [r7, #12]
 800961e:	4b34      	ldr	r3, [pc, #208]	; (80096f0 <TIM_OC2_SetConfig+0xfc>)
 8009620:	4013      	ands	r3, r2
 8009622:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009624:	68fb      	ldr	r3, [r7, #12]
 8009626:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800962a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800962c:	683b      	ldr	r3, [r7, #0]
 800962e:	681b      	ldr	r3, [r3, #0]
 8009630:	021b      	lsls	r3, r3, #8
 8009632:	68fa      	ldr	r2, [r7, #12]
 8009634:	4313      	orrs	r3, r2
 8009636:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009638:	697b      	ldr	r3, [r7, #20]
 800963a:	f023 0320 	bic.w	r3, r3, #32
 800963e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009640:	683b      	ldr	r3, [r7, #0]
 8009642:	689b      	ldr	r3, [r3, #8]
 8009644:	011b      	lsls	r3, r3, #4
 8009646:	697a      	ldr	r2, [r7, #20]
 8009648:	4313      	orrs	r3, r2
 800964a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	4a29      	ldr	r2, [pc, #164]	; (80096f4 <TIM_OC2_SetConfig+0x100>)
 8009650:	4293      	cmp	r3, r2
 8009652:	d003      	beq.n	800965c <TIM_OC2_SetConfig+0x68>
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	4a28      	ldr	r2, [pc, #160]	; (80096f8 <TIM_OC2_SetConfig+0x104>)
 8009658:	4293      	cmp	r3, r2
 800965a:	d10d      	bne.n	8009678 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800965c:	697b      	ldr	r3, [r7, #20]
 800965e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009662:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009664:	683b      	ldr	r3, [r7, #0]
 8009666:	68db      	ldr	r3, [r3, #12]
 8009668:	011b      	lsls	r3, r3, #4
 800966a:	697a      	ldr	r2, [r7, #20]
 800966c:	4313      	orrs	r3, r2
 800966e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009670:	697b      	ldr	r3, [r7, #20]
 8009672:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009676:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	4a1e      	ldr	r2, [pc, #120]	; (80096f4 <TIM_OC2_SetConfig+0x100>)
 800967c:	4293      	cmp	r3, r2
 800967e:	d00f      	beq.n	80096a0 <TIM_OC2_SetConfig+0xac>
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	4a1d      	ldr	r2, [pc, #116]	; (80096f8 <TIM_OC2_SetConfig+0x104>)
 8009684:	4293      	cmp	r3, r2
 8009686:	d00b      	beq.n	80096a0 <TIM_OC2_SetConfig+0xac>
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	4a1c      	ldr	r2, [pc, #112]	; (80096fc <TIM_OC2_SetConfig+0x108>)
 800968c:	4293      	cmp	r3, r2
 800968e:	d007      	beq.n	80096a0 <TIM_OC2_SetConfig+0xac>
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	4a1b      	ldr	r2, [pc, #108]	; (8009700 <TIM_OC2_SetConfig+0x10c>)
 8009694:	4293      	cmp	r3, r2
 8009696:	d003      	beq.n	80096a0 <TIM_OC2_SetConfig+0xac>
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	4a1a      	ldr	r2, [pc, #104]	; (8009704 <TIM_OC2_SetConfig+0x110>)
 800969c:	4293      	cmp	r3, r2
 800969e:	d113      	bne.n	80096c8 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80096a0:	693b      	ldr	r3, [r7, #16]
 80096a2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80096a6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80096a8:	693b      	ldr	r3, [r7, #16]
 80096aa:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80096ae:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80096b0:	683b      	ldr	r3, [r7, #0]
 80096b2:	695b      	ldr	r3, [r3, #20]
 80096b4:	009b      	lsls	r3, r3, #2
 80096b6:	693a      	ldr	r2, [r7, #16]
 80096b8:	4313      	orrs	r3, r2
 80096ba:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80096bc:	683b      	ldr	r3, [r7, #0]
 80096be:	699b      	ldr	r3, [r3, #24]
 80096c0:	009b      	lsls	r3, r3, #2
 80096c2:	693a      	ldr	r2, [r7, #16]
 80096c4:	4313      	orrs	r3, r2
 80096c6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	693a      	ldr	r2, [r7, #16]
 80096cc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	68fa      	ldr	r2, [r7, #12]
 80096d2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80096d4:	683b      	ldr	r3, [r7, #0]
 80096d6:	685a      	ldr	r2, [r3, #4]
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	697a      	ldr	r2, [r7, #20]
 80096e0:	621a      	str	r2, [r3, #32]
}
 80096e2:	bf00      	nop
 80096e4:	371c      	adds	r7, #28
 80096e6:	46bd      	mov	sp, r7
 80096e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096ec:	4770      	bx	lr
 80096ee:	bf00      	nop
 80096f0:	feff8fff 	.word	0xfeff8fff
 80096f4:	40010000 	.word	0x40010000
 80096f8:	40010400 	.word	0x40010400
 80096fc:	40014000 	.word	0x40014000
 8009700:	40014400 	.word	0x40014400
 8009704:	40014800 	.word	0x40014800

08009708 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009708:	b480      	push	{r7}
 800970a:	b087      	sub	sp, #28
 800970c:	af00      	add	r7, sp, #0
 800970e:	6078      	str	r0, [r7, #4]
 8009710:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	6a1b      	ldr	r3, [r3, #32]
 8009716:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	6a1b      	ldr	r3, [r3, #32]
 8009722:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	685b      	ldr	r3, [r3, #4]
 8009728:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	69db      	ldr	r3, [r3, #28]
 800972e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009730:	68fa      	ldr	r2, [r7, #12]
 8009732:	4b33      	ldr	r3, [pc, #204]	; (8009800 <TIM_OC3_SetConfig+0xf8>)
 8009734:	4013      	ands	r3, r2
 8009736:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009738:	68fb      	ldr	r3, [r7, #12]
 800973a:	f023 0303 	bic.w	r3, r3, #3
 800973e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009740:	683b      	ldr	r3, [r7, #0]
 8009742:	681b      	ldr	r3, [r3, #0]
 8009744:	68fa      	ldr	r2, [r7, #12]
 8009746:	4313      	orrs	r3, r2
 8009748:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800974a:	697b      	ldr	r3, [r7, #20]
 800974c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009750:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8009752:	683b      	ldr	r3, [r7, #0]
 8009754:	689b      	ldr	r3, [r3, #8]
 8009756:	021b      	lsls	r3, r3, #8
 8009758:	697a      	ldr	r2, [r7, #20]
 800975a:	4313      	orrs	r3, r2
 800975c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	4a28      	ldr	r2, [pc, #160]	; (8009804 <TIM_OC3_SetConfig+0xfc>)
 8009762:	4293      	cmp	r3, r2
 8009764:	d003      	beq.n	800976e <TIM_OC3_SetConfig+0x66>
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	4a27      	ldr	r2, [pc, #156]	; (8009808 <TIM_OC3_SetConfig+0x100>)
 800976a:	4293      	cmp	r3, r2
 800976c:	d10d      	bne.n	800978a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800976e:	697b      	ldr	r3, [r7, #20]
 8009770:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009774:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8009776:	683b      	ldr	r3, [r7, #0]
 8009778:	68db      	ldr	r3, [r3, #12]
 800977a:	021b      	lsls	r3, r3, #8
 800977c:	697a      	ldr	r2, [r7, #20]
 800977e:	4313      	orrs	r3, r2
 8009780:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8009782:	697b      	ldr	r3, [r7, #20]
 8009784:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009788:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	4a1d      	ldr	r2, [pc, #116]	; (8009804 <TIM_OC3_SetConfig+0xfc>)
 800978e:	4293      	cmp	r3, r2
 8009790:	d00f      	beq.n	80097b2 <TIM_OC3_SetConfig+0xaa>
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	4a1c      	ldr	r2, [pc, #112]	; (8009808 <TIM_OC3_SetConfig+0x100>)
 8009796:	4293      	cmp	r3, r2
 8009798:	d00b      	beq.n	80097b2 <TIM_OC3_SetConfig+0xaa>
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	4a1b      	ldr	r2, [pc, #108]	; (800980c <TIM_OC3_SetConfig+0x104>)
 800979e:	4293      	cmp	r3, r2
 80097a0:	d007      	beq.n	80097b2 <TIM_OC3_SetConfig+0xaa>
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	4a1a      	ldr	r2, [pc, #104]	; (8009810 <TIM_OC3_SetConfig+0x108>)
 80097a6:	4293      	cmp	r3, r2
 80097a8:	d003      	beq.n	80097b2 <TIM_OC3_SetConfig+0xaa>
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	4a19      	ldr	r2, [pc, #100]	; (8009814 <TIM_OC3_SetConfig+0x10c>)
 80097ae:	4293      	cmp	r3, r2
 80097b0:	d113      	bne.n	80097da <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80097b2:	693b      	ldr	r3, [r7, #16]
 80097b4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80097b8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80097ba:	693b      	ldr	r3, [r7, #16]
 80097bc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80097c0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80097c2:	683b      	ldr	r3, [r7, #0]
 80097c4:	695b      	ldr	r3, [r3, #20]
 80097c6:	011b      	lsls	r3, r3, #4
 80097c8:	693a      	ldr	r2, [r7, #16]
 80097ca:	4313      	orrs	r3, r2
 80097cc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80097ce:	683b      	ldr	r3, [r7, #0]
 80097d0:	699b      	ldr	r3, [r3, #24]
 80097d2:	011b      	lsls	r3, r3, #4
 80097d4:	693a      	ldr	r2, [r7, #16]
 80097d6:	4313      	orrs	r3, r2
 80097d8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	693a      	ldr	r2, [r7, #16]
 80097de:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	68fa      	ldr	r2, [r7, #12]
 80097e4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80097e6:	683b      	ldr	r3, [r7, #0]
 80097e8:	685a      	ldr	r2, [r3, #4]
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	697a      	ldr	r2, [r7, #20]
 80097f2:	621a      	str	r2, [r3, #32]
}
 80097f4:	bf00      	nop
 80097f6:	371c      	adds	r7, #28
 80097f8:	46bd      	mov	sp, r7
 80097fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097fe:	4770      	bx	lr
 8009800:	fffeff8f 	.word	0xfffeff8f
 8009804:	40010000 	.word	0x40010000
 8009808:	40010400 	.word	0x40010400
 800980c:	40014000 	.word	0x40014000
 8009810:	40014400 	.word	0x40014400
 8009814:	40014800 	.word	0x40014800

08009818 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009818:	b480      	push	{r7}
 800981a:	b087      	sub	sp, #28
 800981c:	af00      	add	r7, sp, #0
 800981e:	6078      	str	r0, [r7, #4]
 8009820:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009822:	687b      	ldr	r3, [r7, #4]
 8009824:	6a1b      	ldr	r3, [r3, #32]
 8009826:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	6a1b      	ldr	r3, [r3, #32]
 8009832:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	685b      	ldr	r3, [r3, #4]
 8009838:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	69db      	ldr	r3, [r3, #28]
 800983e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009840:	68fa      	ldr	r2, [r7, #12]
 8009842:	4b24      	ldr	r3, [pc, #144]	; (80098d4 <TIM_OC4_SetConfig+0xbc>)
 8009844:	4013      	ands	r3, r2
 8009846:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009848:	68fb      	ldr	r3, [r7, #12]
 800984a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800984e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009850:	683b      	ldr	r3, [r7, #0]
 8009852:	681b      	ldr	r3, [r3, #0]
 8009854:	021b      	lsls	r3, r3, #8
 8009856:	68fa      	ldr	r2, [r7, #12]
 8009858:	4313      	orrs	r3, r2
 800985a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800985c:	693b      	ldr	r3, [r7, #16]
 800985e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009862:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009864:	683b      	ldr	r3, [r7, #0]
 8009866:	689b      	ldr	r3, [r3, #8]
 8009868:	031b      	lsls	r3, r3, #12
 800986a:	693a      	ldr	r2, [r7, #16]
 800986c:	4313      	orrs	r3, r2
 800986e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	4a19      	ldr	r2, [pc, #100]	; (80098d8 <TIM_OC4_SetConfig+0xc0>)
 8009874:	4293      	cmp	r3, r2
 8009876:	d00f      	beq.n	8009898 <TIM_OC4_SetConfig+0x80>
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	4a18      	ldr	r2, [pc, #96]	; (80098dc <TIM_OC4_SetConfig+0xc4>)
 800987c:	4293      	cmp	r3, r2
 800987e:	d00b      	beq.n	8009898 <TIM_OC4_SetConfig+0x80>
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	4a17      	ldr	r2, [pc, #92]	; (80098e0 <TIM_OC4_SetConfig+0xc8>)
 8009884:	4293      	cmp	r3, r2
 8009886:	d007      	beq.n	8009898 <TIM_OC4_SetConfig+0x80>
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	4a16      	ldr	r2, [pc, #88]	; (80098e4 <TIM_OC4_SetConfig+0xcc>)
 800988c:	4293      	cmp	r3, r2
 800988e:	d003      	beq.n	8009898 <TIM_OC4_SetConfig+0x80>
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	4a15      	ldr	r2, [pc, #84]	; (80098e8 <TIM_OC4_SetConfig+0xd0>)
 8009894:	4293      	cmp	r3, r2
 8009896:	d109      	bne.n	80098ac <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009898:	697b      	ldr	r3, [r7, #20]
 800989a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800989e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80098a0:	683b      	ldr	r3, [r7, #0]
 80098a2:	695b      	ldr	r3, [r3, #20]
 80098a4:	019b      	lsls	r3, r3, #6
 80098a6:	697a      	ldr	r2, [r7, #20]
 80098a8:	4313      	orrs	r3, r2
 80098aa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	697a      	ldr	r2, [r7, #20]
 80098b0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	68fa      	ldr	r2, [r7, #12]
 80098b6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80098b8:	683b      	ldr	r3, [r7, #0]
 80098ba:	685a      	ldr	r2, [r3, #4]
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	693a      	ldr	r2, [r7, #16]
 80098c4:	621a      	str	r2, [r3, #32]
}
 80098c6:	bf00      	nop
 80098c8:	371c      	adds	r7, #28
 80098ca:	46bd      	mov	sp, r7
 80098cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098d0:	4770      	bx	lr
 80098d2:	bf00      	nop
 80098d4:	feff8fff 	.word	0xfeff8fff
 80098d8:	40010000 	.word	0x40010000
 80098dc:	40010400 	.word	0x40010400
 80098e0:	40014000 	.word	0x40014000
 80098e4:	40014400 	.word	0x40014400
 80098e8:	40014800 	.word	0x40014800

080098ec <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80098ec:	b480      	push	{r7}
 80098ee:	b087      	sub	sp, #28
 80098f0:	af00      	add	r7, sp, #0
 80098f2:	6078      	str	r0, [r7, #4]
 80098f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	6a1b      	ldr	r3, [r3, #32]
 80098fa:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80098fe:	687b      	ldr	r3, [r7, #4]
 8009900:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	6a1b      	ldr	r3, [r3, #32]
 8009906:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	685b      	ldr	r3, [r3, #4]
 800990c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009912:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8009914:	68fa      	ldr	r2, [r7, #12]
 8009916:	4b21      	ldr	r3, [pc, #132]	; (800999c <TIM_OC5_SetConfig+0xb0>)
 8009918:	4013      	ands	r3, r2
 800991a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800991c:	683b      	ldr	r3, [r7, #0]
 800991e:	681b      	ldr	r3, [r3, #0]
 8009920:	68fa      	ldr	r2, [r7, #12]
 8009922:	4313      	orrs	r3, r2
 8009924:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8009926:	693b      	ldr	r3, [r7, #16]
 8009928:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800992c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800992e:	683b      	ldr	r3, [r7, #0]
 8009930:	689b      	ldr	r3, [r3, #8]
 8009932:	041b      	lsls	r3, r3, #16
 8009934:	693a      	ldr	r2, [r7, #16]
 8009936:	4313      	orrs	r3, r2
 8009938:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	4a18      	ldr	r2, [pc, #96]	; (80099a0 <TIM_OC5_SetConfig+0xb4>)
 800993e:	4293      	cmp	r3, r2
 8009940:	d00f      	beq.n	8009962 <TIM_OC5_SetConfig+0x76>
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	4a17      	ldr	r2, [pc, #92]	; (80099a4 <TIM_OC5_SetConfig+0xb8>)
 8009946:	4293      	cmp	r3, r2
 8009948:	d00b      	beq.n	8009962 <TIM_OC5_SetConfig+0x76>
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	4a16      	ldr	r2, [pc, #88]	; (80099a8 <TIM_OC5_SetConfig+0xbc>)
 800994e:	4293      	cmp	r3, r2
 8009950:	d007      	beq.n	8009962 <TIM_OC5_SetConfig+0x76>
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	4a15      	ldr	r2, [pc, #84]	; (80099ac <TIM_OC5_SetConfig+0xc0>)
 8009956:	4293      	cmp	r3, r2
 8009958:	d003      	beq.n	8009962 <TIM_OC5_SetConfig+0x76>
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	4a14      	ldr	r2, [pc, #80]	; (80099b0 <TIM_OC5_SetConfig+0xc4>)
 800995e:	4293      	cmp	r3, r2
 8009960:	d109      	bne.n	8009976 <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8009962:	697b      	ldr	r3, [r7, #20]
 8009964:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009968:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800996a:	683b      	ldr	r3, [r7, #0]
 800996c:	695b      	ldr	r3, [r3, #20]
 800996e:	021b      	lsls	r3, r3, #8
 8009970:	697a      	ldr	r2, [r7, #20]
 8009972:	4313      	orrs	r3, r2
 8009974:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	697a      	ldr	r2, [r7, #20]
 800997a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	68fa      	ldr	r2, [r7, #12]
 8009980:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8009982:	683b      	ldr	r3, [r7, #0]
 8009984:	685a      	ldr	r2, [r3, #4]
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	693a      	ldr	r2, [r7, #16]
 800998e:	621a      	str	r2, [r3, #32]
}
 8009990:	bf00      	nop
 8009992:	371c      	adds	r7, #28
 8009994:	46bd      	mov	sp, r7
 8009996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800999a:	4770      	bx	lr
 800999c:	fffeff8f 	.word	0xfffeff8f
 80099a0:	40010000 	.word	0x40010000
 80099a4:	40010400 	.word	0x40010400
 80099a8:	40014000 	.word	0x40014000
 80099ac:	40014400 	.word	0x40014400
 80099b0:	40014800 	.word	0x40014800

080099b4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80099b4:	b480      	push	{r7}
 80099b6:	b087      	sub	sp, #28
 80099b8:	af00      	add	r7, sp, #0
 80099ba:	6078      	str	r0, [r7, #4]
 80099bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	6a1b      	ldr	r3, [r3, #32]
 80099c2:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	6a1b      	ldr	r3, [r3, #32]
 80099ce:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	685b      	ldr	r3, [r3, #4]
 80099d4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80099da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80099dc:	68fa      	ldr	r2, [r7, #12]
 80099de:	4b22      	ldr	r3, [pc, #136]	; (8009a68 <TIM_OC6_SetConfig+0xb4>)
 80099e0:	4013      	ands	r3, r2
 80099e2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80099e4:	683b      	ldr	r3, [r7, #0]
 80099e6:	681b      	ldr	r3, [r3, #0]
 80099e8:	021b      	lsls	r3, r3, #8
 80099ea:	68fa      	ldr	r2, [r7, #12]
 80099ec:	4313      	orrs	r3, r2
 80099ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80099f0:	693b      	ldr	r3, [r7, #16]
 80099f2:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80099f6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80099f8:	683b      	ldr	r3, [r7, #0]
 80099fa:	689b      	ldr	r3, [r3, #8]
 80099fc:	051b      	lsls	r3, r3, #20
 80099fe:	693a      	ldr	r2, [r7, #16]
 8009a00:	4313      	orrs	r3, r2
 8009a02:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	4a19      	ldr	r2, [pc, #100]	; (8009a6c <TIM_OC6_SetConfig+0xb8>)
 8009a08:	4293      	cmp	r3, r2
 8009a0a:	d00f      	beq.n	8009a2c <TIM_OC6_SetConfig+0x78>
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	4a18      	ldr	r2, [pc, #96]	; (8009a70 <TIM_OC6_SetConfig+0xbc>)
 8009a10:	4293      	cmp	r3, r2
 8009a12:	d00b      	beq.n	8009a2c <TIM_OC6_SetConfig+0x78>
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	4a17      	ldr	r2, [pc, #92]	; (8009a74 <TIM_OC6_SetConfig+0xc0>)
 8009a18:	4293      	cmp	r3, r2
 8009a1a:	d007      	beq.n	8009a2c <TIM_OC6_SetConfig+0x78>
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	4a16      	ldr	r2, [pc, #88]	; (8009a78 <TIM_OC6_SetConfig+0xc4>)
 8009a20:	4293      	cmp	r3, r2
 8009a22:	d003      	beq.n	8009a2c <TIM_OC6_SetConfig+0x78>
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	4a15      	ldr	r2, [pc, #84]	; (8009a7c <TIM_OC6_SetConfig+0xc8>)
 8009a28:	4293      	cmp	r3, r2
 8009a2a:	d109      	bne.n	8009a40 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8009a2c:	697b      	ldr	r3, [r7, #20]
 8009a2e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009a32:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8009a34:	683b      	ldr	r3, [r7, #0]
 8009a36:	695b      	ldr	r3, [r3, #20]
 8009a38:	029b      	lsls	r3, r3, #10
 8009a3a:	697a      	ldr	r2, [r7, #20]
 8009a3c:	4313      	orrs	r3, r2
 8009a3e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	697a      	ldr	r2, [r7, #20]
 8009a44:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	68fa      	ldr	r2, [r7, #12]
 8009a4a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8009a4c:	683b      	ldr	r3, [r7, #0]
 8009a4e:	685a      	ldr	r2, [r3, #4]
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	693a      	ldr	r2, [r7, #16]
 8009a58:	621a      	str	r2, [r3, #32]
}
 8009a5a:	bf00      	nop
 8009a5c:	371c      	adds	r7, #28
 8009a5e:	46bd      	mov	sp, r7
 8009a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a64:	4770      	bx	lr
 8009a66:	bf00      	nop
 8009a68:	feff8fff 	.word	0xfeff8fff
 8009a6c:	40010000 	.word	0x40010000
 8009a70:	40010400 	.word	0x40010400
 8009a74:	40014000 	.word	0x40014000
 8009a78:	40014400 	.word	0x40014400
 8009a7c:	40014800 	.word	0x40014800

08009a80 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009a80:	b480      	push	{r7}
 8009a82:	b085      	sub	sp, #20
 8009a84:	af00      	add	r7, sp, #0
 8009a86:	6078      	str	r0, [r7, #4]
 8009a88:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009a90:	2b01      	cmp	r3, #1
 8009a92:	d101      	bne.n	8009a98 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009a94:	2302      	movs	r3, #2
 8009a96:	e077      	b.n	8009b88 <HAL_TIMEx_MasterConfigSynchronization+0x108>
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	2201      	movs	r2, #1
 8009a9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	2202      	movs	r2, #2
 8009aa4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	681b      	ldr	r3, [r3, #0]
 8009aac:	685b      	ldr	r3, [r3, #4]
 8009aae:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	681b      	ldr	r3, [r3, #0]
 8009ab4:	689b      	ldr	r3, [r3, #8]
 8009ab6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	681b      	ldr	r3, [r3, #0]
 8009abc:	4a35      	ldr	r2, [pc, #212]	; (8009b94 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8009abe:	4293      	cmp	r3, r2
 8009ac0:	d004      	beq.n	8009acc <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	681b      	ldr	r3, [r3, #0]
 8009ac6:	4a34      	ldr	r2, [pc, #208]	; (8009b98 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8009ac8:	4293      	cmp	r3, r2
 8009aca:	d108      	bne.n	8009ade <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8009acc:	68fb      	ldr	r3, [r7, #12]
 8009ace:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8009ad2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8009ad4:	683b      	ldr	r3, [r7, #0]
 8009ad6:	685b      	ldr	r3, [r3, #4]
 8009ad8:	68fa      	ldr	r2, [r7, #12]
 8009ada:	4313      	orrs	r3, r2
 8009adc:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009ade:	68fb      	ldr	r3, [r7, #12]
 8009ae0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009ae4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009ae6:	683b      	ldr	r3, [r7, #0]
 8009ae8:	681b      	ldr	r3, [r3, #0]
 8009aea:	68fa      	ldr	r2, [r7, #12]
 8009aec:	4313      	orrs	r3, r2
 8009aee:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	681b      	ldr	r3, [r3, #0]
 8009af4:	68fa      	ldr	r2, [r7, #12]
 8009af6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	681b      	ldr	r3, [r3, #0]
 8009afc:	4a25      	ldr	r2, [pc, #148]	; (8009b94 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8009afe:	4293      	cmp	r3, r2
 8009b00:	d02c      	beq.n	8009b5c <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	681b      	ldr	r3, [r3, #0]
 8009b06:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009b0a:	d027      	beq.n	8009b5c <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	681b      	ldr	r3, [r3, #0]
 8009b10:	4a22      	ldr	r2, [pc, #136]	; (8009b9c <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8009b12:	4293      	cmp	r3, r2
 8009b14:	d022      	beq.n	8009b5c <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	681b      	ldr	r3, [r3, #0]
 8009b1a:	4a21      	ldr	r2, [pc, #132]	; (8009ba0 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8009b1c:	4293      	cmp	r3, r2
 8009b1e:	d01d      	beq.n	8009b5c <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	681b      	ldr	r3, [r3, #0]
 8009b24:	4a1f      	ldr	r2, [pc, #124]	; (8009ba4 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8009b26:	4293      	cmp	r3, r2
 8009b28:	d018      	beq.n	8009b5c <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	681b      	ldr	r3, [r3, #0]
 8009b2e:	4a1a      	ldr	r2, [pc, #104]	; (8009b98 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8009b30:	4293      	cmp	r3, r2
 8009b32:	d013      	beq.n	8009b5c <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	681b      	ldr	r3, [r3, #0]
 8009b38:	4a1b      	ldr	r2, [pc, #108]	; (8009ba8 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8009b3a:	4293      	cmp	r3, r2
 8009b3c:	d00e      	beq.n	8009b5c <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	681b      	ldr	r3, [r3, #0]
 8009b42:	4a1a      	ldr	r2, [pc, #104]	; (8009bac <HAL_TIMEx_MasterConfigSynchronization+0x12c>)
 8009b44:	4293      	cmp	r3, r2
 8009b46:	d009      	beq.n	8009b5c <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	681b      	ldr	r3, [r3, #0]
 8009b4c:	4a18      	ldr	r2, [pc, #96]	; (8009bb0 <HAL_TIMEx_MasterConfigSynchronization+0x130>)
 8009b4e:	4293      	cmp	r3, r2
 8009b50:	d004      	beq.n	8009b5c <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	681b      	ldr	r3, [r3, #0]
 8009b56:	4a17      	ldr	r2, [pc, #92]	; (8009bb4 <HAL_TIMEx_MasterConfigSynchronization+0x134>)
 8009b58:	4293      	cmp	r3, r2
 8009b5a:	d10c      	bne.n	8009b76 <HAL_TIMEx_MasterConfigSynchronization+0xf6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009b5c:	68bb      	ldr	r3, [r7, #8]
 8009b5e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009b62:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009b64:	683b      	ldr	r3, [r7, #0]
 8009b66:	689b      	ldr	r3, [r3, #8]
 8009b68:	68ba      	ldr	r2, [r7, #8]
 8009b6a:	4313      	orrs	r3, r2
 8009b6c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009b6e:	687b      	ldr	r3, [r7, #4]
 8009b70:	681b      	ldr	r3, [r3, #0]
 8009b72:	68ba      	ldr	r2, [r7, #8]
 8009b74:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	2201      	movs	r2, #1
 8009b7a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	2200      	movs	r2, #0
 8009b82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009b86:	2300      	movs	r3, #0
}
 8009b88:	4618      	mov	r0, r3
 8009b8a:	3714      	adds	r7, #20
 8009b8c:	46bd      	mov	sp, r7
 8009b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b92:	4770      	bx	lr
 8009b94:	40010000 	.word	0x40010000
 8009b98:	40010400 	.word	0x40010400
 8009b9c:	40000400 	.word	0x40000400
 8009ba0:	40000800 	.word	0x40000800
 8009ba4:	40000c00 	.word	0x40000c00
 8009ba8:	40001800 	.word	0x40001800
 8009bac:	40014000 	.word	0x40014000
 8009bb0:	4000e000 	.word	0x4000e000
 8009bb4:	4000e400 	.word	0x4000e400

08009bb8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8009bb8:	b480      	push	{r7}
 8009bba:	b085      	sub	sp, #20
 8009bbc:	af00      	add	r7, sp, #0
 8009bbe:	6078      	str	r0, [r7, #4]
 8009bc0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8009bc2:	2300      	movs	r3, #0
 8009bc4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009bcc:	2b01      	cmp	r3, #1
 8009bce:	d101      	bne.n	8009bd4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8009bd0:	2302      	movs	r3, #2
 8009bd2:	e087      	b.n	8009ce4 <HAL_TIMEx_ConfigBreakDeadTime+0x12c>
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	2201      	movs	r2, #1
 8009bd8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8009bdc:	68fb      	ldr	r3, [r7, #12]
 8009bde:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8009be2:	683b      	ldr	r3, [r7, #0]
 8009be4:	68db      	ldr	r3, [r3, #12]
 8009be6:	4313      	orrs	r3, r2
 8009be8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8009bea:	68fb      	ldr	r3, [r7, #12]
 8009bec:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8009bf0:	683b      	ldr	r3, [r7, #0]
 8009bf2:	689b      	ldr	r3, [r3, #8]
 8009bf4:	4313      	orrs	r3, r2
 8009bf6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8009bf8:	68fb      	ldr	r3, [r7, #12]
 8009bfa:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8009bfe:	683b      	ldr	r3, [r7, #0]
 8009c00:	685b      	ldr	r3, [r3, #4]
 8009c02:	4313      	orrs	r3, r2
 8009c04:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8009c06:	68fb      	ldr	r3, [r7, #12]
 8009c08:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8009c0c:	683b      	ldr	r3, [r7, #0]
 8009c0e:	681b      	ldr	r3, [r3, #0]
 8009c10:	4313      	orrs	r3, r2
 8009c12:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8009c14:	68fb      	ldr	r3, [r7, #12]
 8009c16:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8009c1a:	683b      	ldr	r3, [r7, #0]
 8009c1c:	691b      	ldr	r3, [r3, #16]
 8009c1e:	4313      	orrs	r3, r2
 8009c20:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8009c22:	68fb      	ldr	r3, [r7, #12]
 8009c24:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8009c28:	683b      	ldr	r3, [r7, #0]
 8009c2a:	695b      	ldr	r3, [r3, #20]
 8009c2c:	4313      	orrs	r3, r2
 8009c2e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8009c30:	68fb      	ldr	r3, [r7, #12]
 8009c32:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8009c36:	683b      	ldr	r3, [r7, #0]
 8009c38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009c3a:	4313      	orrs	r3, r2
 8009c3c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8009c3e:	68fb      	ldr	r3, [r7, #12]
 8009c40:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8009c44:	683b      	ldr	r3, [r7, #0]
 8009c46:	699b      	ldr	r3, [r3, #24]
 8009c48:	041b      	lsls	r3, r3, #16
 8009c4a:	4313      	orrs	r3, r2
 8009c4c:	60fb      	str	r3, [r7, #12]

#if defined(TIM_BDTR_BKBID)
  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	681b      	ldr	r3, [r3, #0]
 8009c52:	4a27      	ldr	r2, [pc, #156]	; (8009cf0 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 8009c54:	4293      	cmp	r3, r2
 8009c56:	d004      	beq.n	8009c62 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	681b      	ldr	r3, [r3, #0]
 8009c5c:	4a25      	ldr	r2, [pc, #148]	; (8009cf4 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 8009c5e:	4293      	cmp	r3, r2
 8009c60:	d106      	bne.n	8009c70 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8009c62:	68fb      	ldr	r3, [r7, #12]
 8009c64:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8009c68:	683b      	ldr	r3, [r7, #0]
 8009c6a:	69db      	ldr	r3, [r3, #28]
 8009c6c:	4313      	orrs	r3, r2
 8009c6e:	60fb      	str	r3, [r7, #12]
  }

#endif /* TIM_BDTR_BKBID */
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8009c70:	687b      	ldr	r3, [r7, #4]
 8009c72:	681b      	ldr	r3, [r3, #0]
 8009c74:	4a1e      	ldr	r2, [pc, #120]	; (8009cf0 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 8009c76:	4293      	cmp	r3, r2
 8009c78:	d004      	beq.n	8009c84 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	681b      	ldr	r3, [r3, #0]
 8009c7e:	4a1d      	ldr	r2, [pc, #116]	; (8009cf4 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 8009c80:	4293      	cmp	r3, r2
 8009c82:	d126      	bne.n	8009cd2 <HAL_TIMEx_ConfigBreakDeadTime+0x11a>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8009c84:	68fb      	ldr	r3, [r7, #12]
 8009c86:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8009c8a:	683b      	ldr	r3, [r7, #0]
 8009c8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009c8e:	051b      	lsls	r3, r3, #20
 8009c90:	4313      	orrs	r3, r2
 8009c92:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8009c94:	68fb      	ldr	r3, [r7, #12]
 8009c96:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8009c9a:	683b      	ldr	r3, [r7, #0]
 8009c9c:	6a1b      	ldr	r3, [r3, #32]
 8009c9e:	4313      	orrs	r3, r2
 8009ca0:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8009ca2:	68fb      	ldr	r3, [r7, #12]
 8009ca4:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8009ca8:	683b      	ldr	r3, [r7, #0]
 8009caa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009cac:	4313      	orrs	r3, r2
 8009cae:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	681b      	ldr	r3, [r3, #0]
 8009cb4:	4a0e      	ldr	r2, [pc, #56]	; (8009cf0 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 8009cb6:	4293      	cmp	r3, r2
 8009cb8:	d004      	beq.n	8009cc4 <HAL_TIMEx_ConfigBreakDeadTime+0x10c>
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	681b      	ldr	r3, [r3, #0]
 8009cbe:	4a0d      	ldr	r2, [pc, #52]	; (8009cf4 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 8009cc0:	4293      	cmp	r3, r2
 8009cc2:	d106      	bne.n	8009cd2 <HAL_TIMEx_ConfigBreakDeadTime+0x11a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8009cc4:	68fb      	ldr	r3, [r7, #12]
 8009cc6:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8009cca:	683b      	ldr	r3, [r7, #0]
 8009ccc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009cce:	4313      	orrs	r3, r2
 8009cd0:	60fb      	str	r3, [r7, #12]
    }
#endif /* TIM_BDTR_BKBID */
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	681b      	ldr	r3, [r3, #0]
 8009cd6:	68fa      	ldr	r2, [r7, #12]
 8009cd8:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	2200      	movs	r2, #0
 8009cde:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009ce2:	2300      	movs	r3, #0
}
 8009ce4:	4618      	mov	r0, r3
 8009ce6:	3714      	adds	r7, #20
 8009ce8:	46bd      	mov	sp, r7
 8009cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cee:	4770      	bx	lr
 8009cf0:	40010000 	.word	0x40010000
 8009cf4:	40010400 	.word	0x40010400

08009cf8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009cf8:	b480      	push	{r7}
 8009cfa:	b083      	sub	sp, #12
 8009cfc:	af00      	add	r7, sp, #0
 8009cfe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009d00:	bf00      	nop
 8009d02:	370c      	adds	r7, #12
 8009d04:	46bd      	mov	sp, r7
 8009d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d0a:	4770      	bx	lr

08009d0c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009d0c:	b480      	push	{r7}
 8009d0e:	b083      	sub	sp, #12
 8009d10:	af00      	add	r7, sp, #0
 8009d12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009d14:	bf00      	nop
 8009d16:	370c      	adds	r7, #12
 8009d18:	46bd      	mov	sp, r7
 8009d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d1e:	4770      	bx	lr

08009d20 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8009d20:	b480      	push	{r7}
 8009d22:	b083      	sub	sp, #12
 8009d24:	af00      	add	r7, sp, #0
 8009d26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8009d28:	bf00      	nop
 8009d2a:	370c      	adds	r7, #12
 8009d2c:	46bd      	mov	sp, r7
 8009d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d32:	4770      	bx	lr

08009d34 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009d34:	b580      	push	{r7, lr}
 8009d36:	b082      	sub	sp, #8
 8009d38:	af00      	add	r7, sp, #0
 8009d3a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	2b00      	cmp	r3, #0
 8009d40:	d101      	bne.n	8009d46 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009d42:	2301      	movs	r3, #1
 8009d44:	e042      	b.n	8009dcc <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009d4c:	2b00      	cmp	r3, #0
 8009d4e:	d106      	bne.n	8009d5e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	2200      	movs	r2, #0
 8009d54:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009d58:	6878      	ldr	r0, [r7, #4]
 8009d5a:	f7f8 fcd7 	bl	800270c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	2224      	movs	r2, #36	; 0x24
 8009d62:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	681b      	ldr	r3, [r3, #0]
 8009d6a:	681a      	ldr	r2, [r3, #0]
 8009d6c:	687b      	ldr	r3, [r7, #4]
 8009d6e:	681b      	ldr	r3, [r3, #0]
 8009d70:	f022 0201 	bic.w	r2, r2, #1
 8009d74:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009d76:	6878      	ldr	r0, [r7, #4]
 8009d78:	f000 f8c2 	bl	8009f00 <UART_SetConfig>
 8009d7c:	4603      	mov	r3, r0
 8009d7e:	2b01      	cmp	r3, #1
 8009d80:	d101      	bne.n	8009d86 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8009d82:	2301      	movs	r3, #1
 8009d84:	e022      	b.n	8009dcc <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009d8a:	2b00      	cmp	r3, #0
 8009d8c:	d002      	beq.n	8009d94 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8009d8e:	6878      	ldr	r0, [r7, #4]
 8009d90:	f000 ff14 	bl	800abbc <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	681b      	ldr	r3, [r3, #0]
 8009d98:	685a      	ldr	r2, [r3, #4]
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	681b      	ldr	r3, [r3, #0]
 8009d9e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8009da2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	681b      	ldr	r3, [r3, #0]
 8009da8:	689a      	ldr	r2, [r3, #8]
 8009daa:	687b      	ldr	r3, [r7, #4]
 8009dac:	681b      	ldr	r3, [r3, #0]
 8009dae:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8009db2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	681b      	ldr	r3, [r3, #0]
 8009db8:	681a      	ldr	r2, [r3, #0]
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	681b      	ldr	r3, [r3, #0]
 8009dbe:	f042 0201 	orr.w	r2, r2, #1
 8009dc2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009dc4:	6878      	ldr	r0, [r7, #4]
 8009dc6:	f000 ff9b 	bl	800ad00 <UART_CheckIdleState>
 8009dca:	4603      	mov	r3, r0
}
 8009dcc:	4618      	mov	r0, r3
 8009dce:	3708      	adds	r7, #8
 8009dd0:	46bd      	mov	sp, r7
 8009dd2:	bd80      	pop	{r7, pc}

08009dd4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009dd4:	b580      	push	{r7, lr}
 8009dd6:	b08a      	sub	sp, #40	; 0x28
 8009dd8:	af02      	add	r7, sp, #8
 8009dda:	60f8      	str	r0, [r7, #12]
 8009ddc:	60b9      	str	r1, [r7, #8]
 8009dde:	603b      	str	r3, [r7, #0]
 8009de0:	4613      	mov	r3, r2
 8009de2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009de4:	68fb      	ldr	r3, [r7, #12]
 8009de6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009dea:	2b20      	cmp	r3, #32
 8009dec:	f040 8083 	bne.w	8009ef6 <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 8009df0:	68bb      	ldr	r3, [r7, #8]
 8009df2:	2b00      	cmp	r3, #0
 8009df4:	d002      	beq.n	8009dfc <HAL_UART_Transmit+0x28>
 8009df6:	88fb      	ldrh	r3, [r7, #6]
 8009df8:	2b00      	cmp	r3, #0
 8009dfa:	d101      	bne.n	8009e00 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8009dfc:	2301      	movs	r3, #1
 8009dfe:	e07b      	b.n	8009ef8 <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 8009e00:	68fb      	ldr	r3, [r7, #12]
 8009e02:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8009e06:	2b01      	cmp	r3, #1
 8009e08:	d101      	bne.n	8009e0e <HAL_UART_Transmit+0x3a>
 8009e0a:	2302      	movs	r3, #2
 8009e0c:	e074      	b.n	8009ef8 <HAL_UART_Transmit+0x124>
 8009e0e:	68fb      	ldr	r3, [r7, #12]
 8009e10:	2201      	movs	r2, #1
 8009e12:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009e16:	68fb      	ldr	r3, [r7, #12]
 8009e18:	2200      	movs	r2, #0
 8009e1a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009e1e:	68fb      	ldr	r3, [r7, #12]
 8009e20:	2221      	movs	r2, #33	; 0x21
 8009e22:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009e26:	f7f8 ff4d 	bl	8002cc4 <HAL_GetTick>
 8009e2a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8009e2c:	68fb      	ldr	r3, [r7, #12]
 8009e2e:	88fa      	ldrh	r2, [r7, #6]
 8009e30:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8009e34:	68fb      	ldr	r3, [r7, #12]
 8009e36:	88fa      	ldrh	r2, [r7, #6]
 8009e38:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009e3c:	68fb      	ldr	r3, [r7, #12]
 8009e3e:	689b      	ldr	r3, [r3, #8]
 8009e40:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009e44:	d108      	bne.n	8009e58 <HAL_UART_Transmit+0x84>
 8009e46:	68fb      	ldr	r3, [r7, #12]
 8009e48:	691b      	ldr	r3, [r3, #16]
 8009e4a:	2b00      	cmp	r3, #0
 8009e4c:	d104      	bne.n	8009e58 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 8009e4e:	2300      	movs	r3, #0
 8009e50:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8009e52:	68bb      	ldr	r3, [r7, #8]
 8009e54:	61bb      	str	r3, [r7, #24]
 8009e56:	e003      	b.n	8009e60 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 8009e58:	68bb      	ldr	r3, [r7, #8]
 8009e5a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009e5c:	2300      	movs	r3, #0
 8009e5e:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8009e60:	68fb      	ldr	r3, [r7, #12]
 8009e62:	2200      	movs	r2, #0
 8009e64:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 8009e68:	e02c      	b.n	8009ec4 <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009e6a:	683b      	ldr	r3, [r7, #0]
 8009e6c:	9300      	str	r3, [sp, #0]
 8009e6e:	697b      	ldr	r3, [r7, #20]
 8009e70:	2200      	movs	r2, #0
 8009e72:	2180      	movs	r1, #128	; 0x80
 8009e74:	68f8      	ldr	r0, [r7, #12]
 8009e76:	f000 ff8e 	bl	800ad96 <UART_WaitOnFlagUntilTimeout>
 8009e7a:	4603      	mov	r3, r0
 8009e7c:	2b00      	cmp	r3, #0
 8009e7e:	d001      	beq.n	8009e84 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 8009e80:	2303      	movs	r3, #3
 8009e82:	e039      	b.n	8009ef8 <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 8009e84:	69fb      	ldr	r3, [r7, #28]
 8009e86:	2b00      	cmp	r3, #0
 8009e88:	d10b      	bne.n	8009ea2 <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8009e8a:	69bb      	ldr	r3, [r7, #24]
 8009e8c:	881b      	ldrh	r3, [r3, #0]
 8009e8e:	461a      	mov	r2, r3
 8009e90:	68fb      	ldr	r3, [r7, #12]
 8009e92:	681b      	ldr	r3, [r3, #0]
 8009e94:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009e98:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8009e9a:	69bb      	ldr	r3, [r7, #24]
 8009e9c:	3302      	adds	r3, #2
 8009e9e:	61bb      	str	r3, [r7, #24]
 8009ea0:	e007      	b.n	8009eb2 <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8009ea2:	69fb      	ldr	r3, [r7, #28]
 8009ea4:	781a      	ldrb	r2, [r3, #0]
 8009ea6:	68fb      	ldr	r3, [r7, #12]
 8009ea8:	681b      	ldr	r3, [r3, #0]
 8009eaa:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8009eac:	69fb      	ldr	r3, [r7, #28]
 8009eae:	3301      	adds	r3, #1
 8009eb0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009eb2:	68fb      	ldr	r3, [r7, #12]
 8009eb4:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8009eb8:	b29b      	uxth	r3, r3
 8009eba:	3b01      	subs	r3, #1
 8009ebc:	b29a      	uxth	r2, r3
 8009ebe:	68fb      	ldr	r3, [r7, #12]
 8009ec0:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8009ec4:	68fb      	ldr	r3, [r7, #12]
 8009ec6:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8009eca:	b29b      	uxth	r3, r3
 8009ecc:	2b00      	cmp	r3, #0
 8009ece:	d1cc      	bne.n	8009e6a <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009ed0:	683b      	ldr	r3, [r7, #0]
 8009ed2:	9300      	str	r3, [sp, #0]
 8009ed4:	697b      	ldr	r3, [r7, #20]
 8009ed6:	2200      	movs	r2, #0
 8009ed8:	2140      	movs	r1, #64	; 0x40
 8009eda:	68f8      	ldr	r0, [r7, #12]
 8009edc:	f000 ff5b 	bl	800ad96 <UART_WaitOnFlagUntilTimeout>
 8009ee0:	4603      	mov	r3, r0
 8009ee2:	2b00      	cmp	r3, #0
 8009ee4:	d001      	beq.n	8009eea <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 8009ee6:	2303      	movs	r3, #3
 8009ee8:	e006      	b.n	8009ef8 <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009eea:	68fb      	ldr	r3, [r7, #12]
 8009eec:	2220      	movs	r2, #32
 8009eee:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 8009ef2:	2300      	movs	r3, #0
 8009ef4:	e000      	b.n	8009ef8 <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 8009ef6:	2302      	movs	r3, #2
  }
}
 8009ef8:	4618      	mov	r0, r3
 8009efa:	3720      	adds	r7, #32
 8009efc:	46bd      	mov	sp, r7
 8009efe:	bd80      	pop	{r7, pc}

08009f00 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009f00:	b5b0      	push	{r4, r5, r7, lr}
 8009f02:	b08e      	sub	sp, #56	; 0x38
 8009f04:	af00      	add	r7, sp, #0
 8009f06:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8009f08:	2300      	movs	r3, #0
 8009f0a:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009f0e:	687b      	ldr	r3, [r7, #4]
 8009f10:	689a      	ldr	r2, [r3, #8]
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	691b      	ldr	r3, [r3, #16]
 8009f16:	431a      	orrs	r2, r3
 8009f18:	687b      	ldr	r3, [r7, #4]
 8009f1a:	695b      	ldr	r3, [r3, #20]
 8009f1c:	431a      	orrs	r2, r3
 8009f1e:	687b      	ldr	r3, [r7, #4]
 8009f20:	69db      	ldr	r3, [r3, #28]
 8009f22:	4313      	orrs	r3, r2
 8009f24:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009f26:	687b      	ldr	r3, [r7, #4]
 8009f28:	681b      	ldr	r3, [r3, #0]
 8009f2a:	681a      	ldr	r2, [r3, #0]
 8009f2c:	4bbf      	ldr	r3, [pc, #764]	; (800a22c <UART_SetConfig+0x32c>)
 8009f2e:	4013      	ands	r3, r2
 8009f30:	687a      	ldr	r2, [r7, #4]
 8009f32:	6812      	ldr	r2, [r2, #0]
 8009f34:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8009f36:	430b      	orrs	r3, r1
 8009f38:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	681b      	ldr	r3, [r3, #0]
 8009f3e:	685b      	ldr	r3, [r3, #4]
 8009f40:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	68da      	ldr	r2, [r3, #12]
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	681b      	ldr	r3, [r3, #0]
 8009f4c:	430a      	orrs	r2, r1
 8009f4e:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	699b      	ldr	r3, [r3, #24]
 8009f54:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	681b      	ldr	r3, [r3, #0]
 8009f5a:	4ab5      	ldr	r2, [pc, #724]	; (800a230 <UART_SetConfig+0x330>)
 8009f5c:	4293      	cmp	r3, r2
 8009f5e:	d004      	beq.n	8009f6a <UART_SetConfig+0x6a>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	6a1b      	ldr	r3, [r3, #32]
 8009f64:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009f66:	4313      	orrs	r3, r2
 8009f68:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	681b      	ldr	r3, [r3, #0]
 8009f6e:	689a      	ldr	r2, [r3, #8]
 8009f70:	4bb0      	ldr	r3, [pc, #704]	; (800a234 <UART_SetConfig+0x334>)
 8009f72:	4013      	ands	r3, r2
 8009f74:	687a      	ldr	r2, [r7, #4]
 8009f76:	6812      	ldr	r2, [r2, #0]
 8009f78:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8009f7a:	430b      	orrs	r3, r1
 8009f7c:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	681b      	ldr	r3, [r3, #0]
 8009f82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009f84:	f023 010f 	bic.w	r1, r3, #15
 8009f88:	687b      	ldr	r3, [r7, #4]
 8009f8a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8009f8c:	687b      	ldr	r3, [r7, #4]
 8009f8e:	681b      	ldr	r3, [r3, #0]
 8009f90:	430a      	orrs	r2, r1
 8009f92:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	681b      	ldr	r3, [r3, #0]
 8009f98:	4aa7      	ldr	r2, [pc, #668]	; (800a238 <UART_SetConfig+0x338>)
 8009f9a:	4293      	cmp	r3, r2
 8009f9c:	d176      	bne.n	800a08c <UART_SetConfig+0x18c>
 8009f9e:	4ba7      	ldr	r3, [pc, #668]	; (800a23c <UART_SetConfig+0x33c>)
 8009fa0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009fa2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8009fa6:	2b28      	cmp	r3, #40	; 0x28
 8009fa8:	d86c      	bhi.n	800a084 <UART_SetConfig+0x184>
 8009faa:	a201      	add	r2, pc, #4	; (adr r2, 8009fb0 <UART_SetConfig+0xb0>)
 8009fac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009fb0:	0800a055 	.word	0x0800a055
 8009fb4:	0800a085 	.word	0x0800a085
 8009fb8:	0800a085 	.word	0x0800a085
 8009fbc:	0800a085 	.word	0x0800a085
 8009fc0:	0800a085 	.word	0x0800a085
 8009fc4:	0800a085 	.word	0x0800a085
 8009fc8:	0800a085 	.word	0x0800a085
 8009fcc:	0800a085 	.word	0x0800a085
 8009fd0:	0800a05d 	.word	0x0800a05d
 8009fd4:	0800a085 	.word	0x0800a085
 8009fd8:	0800a085 	.word	0x0800a085
 8009fdc:	0800a085 	.word	0x0800a085
 8009fe0:	0800a085 	.word	0x0800a085
 8009fe4:	0800a085 	.word	0x0800a085
 8009fe8:	0800a085 	.word	0x0800a085
 8009fec:	0800a085 	.word	0x0800a085
 8009ff0:	0800a065 	.word	0x0800a065
 8009ff4:	0800a085 	.word	0x0800a085
 8009ff8:	0800a085 	.word	0x0800a085
 8009ffc:	0800a085 	.word	0x0800a085
 800a000:	0800a085 	.word	0x0800a085
 800a004:	0800a085 	.word	0x0800a085
 800a008:	0800a085 	.word	0x0800a085
 800a00c:	0800a085 	.word	0x0800a085
 800a010:	0800a06d 	.word	0x0800a06d
 800a014:	0800a085 	.word	0x0800a085
 800a018:	0800a085 	.word	0x0800a085
 800a01c:	0800a085 	.word	0x0800a085
 800a020:	0800a085 	.word	0x0800a085
 800a024:	0800a085 	.word	0x0800a085
 800a028:	0800a085 	.word	0x0800a085
 800a02c:	0800a085 	.word	0x0800a085
 800a030:	0800a075 	.word	0x0800a075
 800a034:	0800a085 	.word	0x0800a085
 800a038:	0800a085 	.word	0x0800a085
 800a03c:	0800a085 	.word	0x0800a085
 800a040:	0800a085 	.word	0x0800a085
 800a044:	0800a085 	.word	0x0800a085
 800a048:	0800a085 	.word	0x0800a085
 800a04c:	0800a085 	.word	0x0800a085
 800a050:	0800a07d 	.word	0x0800a07d
 800a054:	2301      	movs	r3, #1
 800a056:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a05a:	e326      	b.n	800a6aa <UART_SetConfig+0x7aa>
 800a05c:	2304      	movs	r3, #4
 800a05e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a062:	e322      	b.n	800a6aa <UART_SetConfig+0x7aa>
 800a064:	2308      	movs	r3, #8
 800a066:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a06a:	e31e      	b.n	800a6aa <UART_SetConfig+0x7aa>
 800a06c:	2310      	movs	r3, #16
 800a06e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a072:	e31a      	b.n	800a6aa <UART_SetConfig+0x7aa>
 800a074:	2320      	movs	r3, #32
 800a076:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a07a:	e316      	b.n	800a6aa <UART_SetConfig+0x7aa>
 800a07c:	2340      	movs	r3, #64	; 0x40
 800a07e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a082:	e312      	b.n	800a6aa <UART_SetConfig+0x7aa>
 800a084:	2380      	movs	r3, #128	; 0x80
 800a086:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a08a:	e30e      	b.n	800a6aa <UART_SetConfig+0x7aa>
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	681b      	ldr	r3, [r3, #0]
 800a090:	4a6b      	ldr	r2, [pc, #428]	; (800a240 <UART_SetConfig+0x340>)
 800a092:	4293      	cmp	r3, r2
 800a094:	d130      	bne.n	800a0f8 <UART_SetConfig+0x1f8>
 800a096:	4b69      	ldr	r3, [pc, #420]	; (800a23c <UART_SetConfig+0x33c>)
 800a098:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a09a:	f003 0307 	and.w	r3, r3, #7
 800a09e:	2b05      	cmp	r3, #5
 800a0a0:	d826      	bhi.n	800a0f0 <UART_SetConfig+0x1f0>
 800a0a2:	a201      	add	r2, pc, #4	; (adr r2, 800a0a8 <UART_SetConfig+0x1a8>)
 800a0a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a0a8:	0800a0c1 	.word	0x0800a0c1
 800a0ac:	0800a0c9 	.word	0x0800a0c9
 800a0b0:	0800a0d1 	.word	0x0800a0d1
 800a0b4:	0800a0d9 	.word	0x0800a0d9
 800a0b8:	0800a0e1 	.word	0x0800a0e1
 800a0bc:	0800a0e9 	.word	0x0800a0e9
 800a0c0:	2300      	movs	r3, #0
 800a0c2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a0c6:	e2f0      	b.n	800a6aa <UART_SetConfig+0x7aa>
 800a0c8:	2304      	movs	r3, #4
 800a0ca:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a0ce:	e2ec      	b.n	800a6aa <UART_SetConfig+0x7aa>
 800a0d0:	2308      	movs	r3, #8
 800a0d2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a0d6:	e2e8      	b.n	800a6aa <UART_SetConfig+0x7aa>
 800a0d8:	2310      	movs	r3, #16
 800a0da:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a0de:	e2e4      	b.n	800a6aa <UART_SetConfig+0x7aa>
 800a0e0:	2320      	movs	r3, #32
 800a0e2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a0e6:	e2e0      	b.n	800a6aa <UART_SetConfig+0x7aa>
 800a0e8:	2340      	movs	r3, #64	; 0x40
 800a0ea:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a0ee:	e2dc      	b.n	800a6aa <UART_SetConfig+0x7aa>
 800a0f0:	2380      	movs	r3, #128	; 0x80
 800a0f2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a0f6:	e2d8      	b.n	800a6aa <UART_SetConfig+0x7aa>
 800a0f8:	687b      	ldr	r3, [r7, #4]
 800a0fa:	681b      	ldr	r3, [r3, #0]
 800a0fc:	4a51      	ldr	r2, [pc, #324]	; (800a244 <UART_SetConfig+0x344>)
 800a0fe:	4293      	cmp	r3, r2
 800a100:	d130      	bne.n	800a164 <UART_SetConfig+0x264>
 800a102:	4b4e      	ldr	r3, [pc, #312]	; (800a23c <UART_SetConfig+0x33c>)
 800a104:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a106:	f003 0307 	and.w	r3, r3, #7
 800a10a:	2b05      	cmp	r3, #5
 800a10c:	d826      	bhi.n	800a15c <UART_SetConfig+0x25c>
 800a10e:	a201      	add	r2, pc, #4	; (adr r2, 800a114 <UART_SetConfig+0x214>)
 800a110:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a114:	0800a12d 	.word	0x0800a12d
 800a118:	0800a135 	.word	0x0800a135
 800a11c:	0800a13d 	.word	0x0800a13d
 800a120:	0800a145 	.word	0x0800a145
 800a124:	0800a14d 	.word	0x0800a14d
 800a128:	0800a155 	.word	0x0800a155
 800a12c:	2300      	movs	r3, #0
 800a12e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a132:	e2ba      	b.n	800a6aa <UART_SetConfig+0x7aa>
 800a134:	2304      	movs	r3, #4
 800a136:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a13a:	e2b6      	b.n	800a6aa <UART_SetConfig+0x7aa>
 800a13c:	2308      	movs	r3, #8
 800a13e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a142:	e2b2      	b.n	800a6aa <UART_SetConfig+0x7aa>
 800a144:	2310      	movs	r3, #16
 800a146:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a14a:	e2ae      	b.n	800a6aa <UART_SetConfig+0x7aa>
 800a14c:	2320      	movs	r3, #32
 800a14e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a152:	e2aa      	b.n	800a6aa <UART_SetConfig+0x7aa>
 800a154:	2340      	movs	r3, #64	; 0x40
 800a156:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a15a:	e2a6      	b.n	800a6aa <UART_SetConfig+0x7aa>
 800a15c:	2380      	movs	r3, #128	; 0x80
 800a15e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a162:	e2a2      	b.n	800a6aa <UART_SetConfig+0x7aa>
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	681b      	ldr	r3, [r3, #0]
 800a168:	4a37      	ldr	r2, [pc, #220]	; (800a248 <UART_SetConfig+0x348>)
 800a16a:	4293      	cmp	r3, r2
 800a16c:	d130      	bne.n	800a1d0 <UART_SetConfig+0x2d0>
 800a16e:	4b33      	ldr	r3, [pc, #204]	; (800a23c <UART_SetConfig+0x33c>)
 800a170:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a172:	f003 0307 	and.w	r3, r3, #7
 800a176:	2b05      	cmp	r3, #5
 800a178:	d826      	bhi.n	800a1c8 <UART_SetConfig+0x2c8>
 800a17a:	a201      	add	r2, pc, #4	; (adr r2, 800a180 <UART_SetConfig+0x280>)
 800a17c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a180:	0800a199 	.word	0x0800a199
 800a184:	0800a1a1 	.word	0x0800a1a1
 800a188:	0800a1a9 	.word	0x0800a1a9
 800a18c:	0800a1b1 	.word	0x0800a1b1
 800a190:	0800a1b9 	.word	0x0800a1b9
 800a194:	0800a1c1 	.word	0x0800a1c1
 800a198:	2300      	movs	r3, #0
 800a19a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a19e:	e284      	b.n	800a6aa <UART_SetConfig+0x7aa>
 800a1a0:	2304      	movs	r3, #4
 800a1a2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a1a6:	e280      	b.n	800a6aa <UART_SetConfig+0x7aa>
 800a1a8:	2308      	movs	r3, #8
 800a1aa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a1ae:	e27c      	b.n	800a6aa <UART_SetConfig+0x7aa>
 800a1b0:	2310      	movs	r3, #16
 800a1b2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a1b6:	e278      	b.n	800a6aa <UART_SetConfig+0x7aa>
 800a1b8:	2320      	movs	r3, #32
 800a1ba:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a1be:	e274      	b.n	800a6aa <UART_SetConfig+0x7aa>
 800a1c0:	2340      	movs	r3, #64	; 0x40
 800a1c2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a1c6:	e270      	b.n	800a6aa <UART_SetConfig+0x7aa>
 800a1c8:	2380      	movs	r3, #128	; 0x80
 800a1ca:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a1ce:	e26c      	b.n	800a6aa <UART_SetConfig+0x7aa>
 800a1d0:	687b      	ldr	r3, [r7, #4]
 800a1d2:	681b      	ldr	r3, [r3, #0]
 800a1d4:	4a1d      	ldr	r2, [pc, #116]	; (800a24c <UART_SetConfig+0x34c>)
 800a1d6:	4293      	cmp	r3, r2
 800a1d8:	d142      	bne.n	800a260 <UART_SetConfig+0x360>
 800a1da:	4b18      	ldr	r3, [pc, #96]	; (800a23c <UART_SetConfig+0x33c>)
 800a1dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a1de:	f003 0307 	and.w	r3, r3, #7
 800a1e2:	2b05      	cmp	r3, #5
 800a1e4:	d838      	bhi.n	800a258 <UART_SetConfig+0x358>
 800a1e6:	a201      	add	r2, pc, #4	; (adr r2, 800a1ec <UART_SetConfig+0x2ec>)
 800a1e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a1ec:	0800a205 	.word	0x0800a205
 800a1f0:	0800a20d 	.word	0x0800a20d
 800a1f4:	0800a215 	.word	0x0800a215
 800a1f8:	0800a21d 	.word	0x0800a21d
 800a1fc:	0800a225 	.word	0x0800a225
 800a200:	0800a251 	.word	0x0800a251
 800a204:	2300      	movs	r3, #0
 800a206:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a20a:	e24e      	b.n	800a6aa <UART_SetConfig+0x7aa>
 800a20c:	2304      	movs	r3, #4
 800a20e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a212:	e24a      	b.n	800a6aa <UART_SetConfig+0x7aa>
 800a214:	2308      	movs	r3, #8
 800a216:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a21a:	e246      	b.n	800a6aa <UART_SetConfig+0x7aa>
 800a21c:	2310      	movs	r3, #16
 800a21e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a222:	e242      	b.n	800a6aa <UART_SetConfig+0x7aa>
 800a224:	2320      	movs	r3, #32
 800a226:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a22a:	e23e      	b.n	800a6aa <UART_SetConfig+0x7aa>
 800a22c:	cfff69f3 	.word	0xcfff69f3
 800a230:	58000c00 	.word	0x58000c00
 800a234:	11fff4ff 	.word	0x11fff4ff
 800a238:	40011000 	.word	0x40011000
 800a23c:	58024400 	.word	0x58024400
 800a240:	40004400 	.word	0x40004400
 800a244:	40004800 	.word	0x40004800
 800a248:	40004c00 	.word	0x40004c00
 800a24c:	40005000 	.word	0x40005000
 800a250:	2340      	movs	r3, #64	; 0x40
 800a252:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a256:	e228      	b.n	800a6aa <UART_SetConfig+0x7aa>
 800a258:	2380      	movs	r3, #128	; 0x80
 800a25a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a25e:	e224      	b.n	800a6aa <UART_SetConfig+0x7aa>
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	681b      	ldr	r3, [r3, #0]
 800a264:	4ab1      	ldr	r2, [pc, #708]	; (800a52c <UART_SetConfig+0x62c>)
 800a266:	4293      	cmp	r3, r2
 800a268:	d176      	bne.n	800a358 <UART_SetConfig+0x458>
 800a26a:	4bb1      	ldr	r3, [pc, #708]	; (800a530 <UART_SetConfig+0x630>)
 800a26c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a26e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800a272:	2b28      	cmp	r3, #40	; 0x28
 800a274:	d86c      	bhi.n	800a350 <UART_SetConfig+0x450>
 800a276:	a201      	add	r2, pc, #4	; (adr r2, 800a27c <UART_SetConfig+0x37c>)
 800a278:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a27c:	0800a321 	.word	0x0800a321
 800a280:	0800a351 	.word	0x0800a351
 800a284:	0800a351 	.word	0x0800a351
 800a288:	0800a351 	.word	0x0800a351
 800a28c:	0800a351 	.word	0x0800a351
 800a290:	0800a351 	.word	0x0800a351
 800a294:	0800a351 	.word	0x0800a351
 800a298:	0800a351 	.word	0x0800a351
 800a29c:	0800a329 	.word	0x0800a329
 800a2a0:	0800a351 	.word	0x0800a351
 800a2a4:	0800a351 	.word	0x0800a351
 800a2a8:	0800a351 	.word	0x0800a351
 800a2ac:	0800a351 	.word	0x0800a351
 800a2b0:	0800a351 	.word	0x0800a351
 800a2b4:	0800a351 	.word	0x0800a351
 800a2b8:	0800a351 	.word	0x0800a351
 800a2bc:	0800a331 	.word	0x0800a331
 800a2c0:	0800a351 	.word	0x0800a351
 800a2c4:	0800a351 	.word	0x0800a351
 800a2c8:	0800a351 	.word	0x0800a351
 800a2cc:	0800a351 	.word	0x0800a351
 800a2d0:	0800a351 	.word	0x0800a351
 800a2d4:	0800a351 	.word	0x0800a351
 800a2d8:	0800a351 	.word	0x0800a351
 800a2dc:	0800a339 	.word	0x0800a339
 800a2e0:	0800a351 	.word	0x0800a351
 800a2e4:	0800a351 	.word	0x0800a351
 800a2e8:	0800a351 	.word	0x0800a351
 800a2ec:	0800a351 	.word	0x0800a351
 800a2f0:	0800a351 	.word	0x0800a351
 800a2f4:	0800a351 	.word	0x0800a351
 800a2f8:	0800a351 	.word	0x0800a351
 800a2fc:	0800a341 	.word	0x0800a341
 800a300:	0800a351 	.word	0x0800a351
 800a304:	0800a351 	.word	0x0800a351
 800a308:	0800a351 	.word	0x0800a351
 800a30c:	0800a351 	.word	0x0800a351
 800a310:	0800a351 	.word	0x0800a351
 800a314:	0800a351 	.word	0x0800a351
 800a318:	0800a351 	.word	0x0800a351
 800a31c:	0800a349 	.word	0x0800a349
 800a320:	2301      	movs	r3, #1
 800a322:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a326:	e1c0      	b.n	800a6aa <UART_SetConfig+0x7aa>
 800a328:	2304      	movs	r3, #4
 800a32a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a32e:	e1bc      	b.n	800a6aa <UART_SetConfig+0x7aa>
 800a330:	2308      	movs	r3, #8
 800a332:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a336:	e1b8      	b.n	800a6aa <UART_SetConfig+0x7aa>
 800a338:	2310      	movs	r3, #16
 800a33a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a33e:	e1b4      	b.n	800a6aa <UART_SetConfig+0x7aa>
 800a340:	2320      	movs	r3, #32
 800a342:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a346:	e1b0      	b.n	800a6aa <UART_SetConfig+0x7aa>
 800a348:	2340      	movs	r3, #64	; 0x40
 800a34a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a34e:	e1ac      	b.n	800a6aa <UART_SetConfig+0x7aa>
 800a350:	2380      	movs	r3, #128	; 0x80
 800a352:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a356:	e1a8      	b.n	800a6aa <UART_SetConfig+0x7aa>
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	681b      	ldr	r3, [r3, #0]
 800a35c:	4a75      	ldr	r2, [pc, #468]	; (800a534 <UART_SetConfig+0x634>)
 800a35e:	4293      	cmp	r3, r2
 800a360:	d130      	bne.n	800a3c4 <UART_SetConfig+0x4c4>
 800a362:	4b73      	ldr	r3, [pc, #460]	; (800a530 <UART_SetConfig+0x630>)
 800a364:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a366:	f003 0307 	and.w	r3, r3, #7
 800a36a:	2b05      	cmp	r3, #5
 800a36c:	d826      	bhi.n	800a3bc <UART_SetConfig+0x4bc>
 800a36e:	a201      	add	r2, pc, #4	; (adr r2, 800a374 <UART_SetConfig+0x474>)
 800a370:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a374:	0800a38d 	.word	0x0800a38d
 800a378:	0800a395 	.word	0x0800a395
 800a37c:	0800a39d 	.word	0x0800a39d
 800a380:	0800a3a5 	.word	0x0800a3a5
 800a384:	0800a3ad 	.word	0x0800a3ad
 800a388:	0800a3b5 	.word	0x0800a3b5
 800a38c:	2300      	movs	r3, #0
 800a38e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a392:	e18a      	b.n	800a6aa <UART_SetConfig+0x7aa>
 800a394:	2304      	movs	r3, #4
 800a396:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a39a:	e186      	b.n	800a6aa <UART_SetConfig+0x7aa>
 800a39c:	2308      	movs	r3, #8
 800a39e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a3a2:	e182      	b.n	800a6aa <UART_SetConfig+0x7aa>
 800a3a4:	2310      	movs	r3, #16
 800a3a6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a3aa:	e17e      	b.n	800a6aa <UART_SetConfig+0x7aa>
 800a3ac:	2320      	movs	r3, #32
 800a3ae:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a3b2:	e17a      	b.n	800a6aa <UART_SetConfig+0x7aa>
 800a3b4:	2340      	movs	r3, #64	; 0x40
 800a3b6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a3ba:	e176      	b.n	800a6aa <UART_SetConfig+0x7aa>
 800a3bc:	2380      	movs	r3, #128	; 0x80
 800a3be:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a3c2:	e172      	b.n	800a6aa <UART_SetConfig+0x7aa>
 800a3c4:	687b      	ldr	r3, [r7, #4]
 800a3c6:	681b      	ldr	r3, [r3, #0]
 800a3c8:	4a5b      	ldr	r2, [pc, #364]	; (800a538 <UART_SetConfig+0x638>)
 800a3ca:	4293      	cmp	r3, r2
 800a3cc:	d130      	bne.n	800a430 <UART_SetConfig+0x530>
 800a3ce:	4b58      	ldr	r3, [pc, #352]	; (800a530 <UART_SetConfig+0x630>)
 800a3d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a3d2:	f003 0307 	and.w	r3, r3, #7
 800a3d6:	2b05      	cmp	r3, #5
 800a3d8:	d826      	bhi.n	800a428 <UART_SetConfig+0x528>
 800a3da:	a201      	add	r2, pc, #4	; (adr r2, 800a3e0 <UART_SetConfig+0x4e0>)
 800a3dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a3e0:	0800a3f9 	.word	0x0800a3f9
 800a3e4:	0800a401 	.word	0x0800a401
 800a3e8:	0800a409 	.word	0x0800a409
 800a3ec:	0800a411 	.word	0x0800a411
 800a3f0:	0800a419 	.word	0x0800a419
 800a3f4:	0800a421 	.word	0x0800a421
 800a3f8:	2300      	movs	r3, #0
 800a3fa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a3fe:	e154      	b.n	800a6aa <UART_SetConfig+0x7aa>
 800a400:	2304      	movs	r3, #4
 800a402:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a406:	e150      	b.n	800a6aa <UART_SetConfig+0x7aa>
 800a408:	2308      	movs	r3, #8
 800a40a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a40e:	e14c      	b.n	800a6aa <UART_SetConfig+0x7aa>
 800a410:	2310      	movs	r3, #16
 800a412:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a416:	e148      	b.n	800a6aa <UART_SetConfig+0x7aa>
 800a418:	2320      	movs	r3, #32
 800a41a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a41e:	e144      	b.n	800a6aa <UART_SetConfig+0x7aa>
 800a420:	2340      	movs	r3, #64	; 0x40
 800a422:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a426:	e140      	b.n	800a6aa <UART_SetConfig+0x7aa>
 800a428:	2380      	movs	r3, #128	; 0x80
 800a42a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a42e:	e13c      	b.n	800a6aa <UART_SetConfig+0x7aa>
 800a430:	687b      	ldr	r3, [r7, #4]
 800a432:	681b      	ldr	r3, [r3, #0]
 800a434:	4a41      	ldr	r2, [pc, #260]	; (800a53c <UART_SetConfig+0x63c>)
 800a436:	4293      	cmp	r3, r2
 800a438:	f040 8082 	bne.w	800a540 <UART_SetConfig+0x640>
 800a43c:	4b3c      	ldr	r3, [pc, #240]	; (800a530 <UART_SetConfig+0x630>)
 800a43e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a440:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800a444:	2b28      	cmp	r3, #40	; 0x28
 800a446:	d86d      	bhi.n	800a524 <UART_SetConfig+0x624>
 800a448:	a201      	add	r2, pc, #4	; (adr r2, 800a450 <UART_SetConfig+0x550>)
 800a44a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a44e:	bf00      	nop
 800a450:	0800a4f5 	.word	0x0800a4f5
 800a454:	0800a525 	.word	0x0800a525
 800a458:	0800a525 	.word	0x0800a525
 800a45c:	0800a525 	.word	0x0800a525
 800a460:	0800a525 	.word	0x0800a525
 800a464:	0800a525 	.word	0x0800a525
 800a468:	0800a525 	.word	0x0800a525
 800a46c:	0800a525 	.word	0x0800a525
 800a470:	0800a4fd 	.word	0x0800a4fd
 800a474:	0800a525 	.word	0x0800a525
 800a478:	0800a525 	.word	0x0800a525
 800a47c:	0800a525 	.word	0x0800a525
 800a480:	0800a525 	.word	0x0800a525
 800a484:	0800a525 	.word	0x0800a525
 800a488:	0800a525 	.word	0x0800a525
 800a48c:	0800a525 	.word	0x0800a525
 800a490:	0800a505 	.word	0x0800a505
 800a494:	0800a525 	.word	0x0800a525
 800a498:	0800a525 	.word	0x0800a525
 800a49c:	0800a525 	.word	0x0800a525
 800a4a0:	0800a525 	.word	0x0800a525
 800a4a4:	0800a525 	.word	0x0800a525
 800a4a8:	0800a525 	.word	0x0800a525
 800a4ac:	0800a525 	.word	0x0800a525
 800a4b0:	0800a50d 	.word	0x0800a50d
 800a4b4:	0800a525 	.word	0x0800a525
 800a4b8:	0800a525 	.word	0x0800a525
 800a4bc:	0800a525 	.word	0x0800a525
 800a4c0:	0800a525 	.word	0x0800a525
 800a4c4:	0800a525 	.word	0x0800a525
 800a4c8:	0800a525 	.word	0x0800a525
 800a4cc:	0800a525 	.word	0x0800a525
 800a4d0:	0800a515 	.word	0x0800a515
 800a4d4:	0800a525 	.word	0x0800a525
 800a4d8:	0800a525 	.word	0x0800a525
 800a4dc:	0800a525 	.word	0x0800a525
 800a4e0:	0800a525 	.word	0x0800a525
 800a4e4:	0800a525 	.word	0x0800a525
 800a4e8:	0800a525 	.word	0x0800a525
 800a4ec:	0800a525 	.word	0x0800a525
 800a4f0:	0800a51d 	.word	0x0800a51d
 800a4f4:	2301      	movs	r3, #1
 800a4f6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a4fa:	e0d6      	b.n	800a6aa <UART_SetConfig+0x7aa>
 800a4fc:	2304      	movs	r3, #4
 800a4fe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a502:	e0d2      	b.n	800a6aa <UART_SetConfig+0x7aa>
 800a504:	2308      	movs	r3, #8
 800a506:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a50a:	e0ce      	b.n	800a6aa <UART_SetConfig+0x7aa>
 800a50c:	2310      	movs	r3, #16
 800a50e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a512:	e0ca      	b.n	800a6aa <UART_SetConfig+0x7aa>
 800a514:	2320      	movs	r3, #32
 800a516:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a51a:	e0c6      	b.n	800a6aa <UART_SetConfig+0x7aa>
 800a51c:	2340      	movs	r3, #64	; 0x40
 800a51e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a522:	e0c2      	b.n	800a6aa <UART_SetConfig+0x7aa>
 800a524:	2380      	movs	r3, #128	; 0x80
 800a526:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a52a:	e0be      	b.n	800a6aa <UART_SetConfig+0x7aa>
 800a52c:	40011400 	.word	0x40011400
 800a530:	58024400 	.word	0x58024400
 800a534:	40007800 	.word	0x40007800
 800a538:	40007c00 	.word	0x40007c00
 800a53c:	40011800 	.word	0x40011800
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	681b      	ldr	r3, [r3, #0]
 800a544:	4aad      	ldr	r2, [pc, #692]	; (800a7fc <UART_SetConfig+0x8fc>)
 800a546:	4293      	cmp	r3, r2
 800a548:	d176      	bne.n	800a638 <UART_SetConfig+0x738>
 800a54a:	4bad      	ldr	r3, [pc, #692]	; (800a800 <UART_SetConfig+0x900>)
 800a54c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a54e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800a552:	2b28      	cmp	r3, #40	; 0x28
 800a554:	d86c      	bhi.n	800a630 <UART_SetConfig+0x730>
 800a556:	a201      	add	r2, pc, #4	; (adr r2, 800a55c <UART_SetConfig+0x65c>)
 800a558:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a55c:	0800a601 	.word	0x0800a601
 800a560:	0800a631 	.word	0x0800a631
 800a564:	0800a631 	.word	0x0800a631
 800a568:	0800a631 	.word	0x0800a631
 800a56c:	0800a631 	.word	0x0800a631
 800a570:	0800a631 	.word	0x0800a631
 800a574:	0800a631 	.word	0x0800a631
 800a578:	0800a631 	.word	0x0800a631
 800a57c:	0800a609 	.word	0x0800a609
 800a580:	0800a631 	.word	0x0800a631
 800a584:	0800a631 	.word	0x0800a631
 800a588:	0800a631 	.word	0x0800a631
 800a58c:	0800a631 	.word	0x0800a631
 800a590:	0800a631 	.word	0x0800a631
 800a594:	0800a631 	.word	0x0800a631
 800a598:	0800a631 	.word	0x0800a631
 800a59c:	0800a611 	.word	0x0800a611
 800a5a0:	0800a631 	.word	0x0800a631
 800a5a4:	0800a631 	.word	0x0800a631
 800a5a8:	0800a631 	.word	0x0800a631
 800a5ac:	0800a631 	.word	0x0800a631
 800a5b0:	0800a631 	.word	0x0800a631
 800a5b4:	0800a631 	.word	0x0800a631
 800a5b8:	0800a631 	.word	0x0800a631
 800a5bc:	0800a619 	.word	0x0800a619
 800a5c0:	0800a631 	.word	0x0800a631
 800a5c4:	0800a631 	.word	0x0800a631
 800a5c8:	0800a631 	.word	0x0800a631
 800a5cc:	0800a631 	.word	0x0800a631
 800a5d0:	0800a631 	.word	0x0800a631
 800a5d4:	0800a631 	.word	0x0800a631
 800a5d8:	0800a631 	.word	0x0800a631
 800a5dc:	0800a621 	.word	0x0800a621
 800a5e0:	0800a631 	.word	0x0800a631
 800a5e4:	0800a631 	.word	0x0800a631
 800a5e8:	0800a631 	.word	0x0800a631
 800a5ec:	0800a631 	.word	0x0800a631
 800a5f0:	0800a631 	.word	0x0800a631
 800a5f4:	0800a631 	.word	0x0800a631
 800a5f8:	0800a631 	.word	0x0800a631
 800a5fc:	0800a629 	.word	0x0800a629
 800a600:	2301      	movs	r3, #1
 800a602:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a606:	e050      	b.n	800a6aa <UART_SetConfig+0x7aa>
 800a608:	2304      	movs	r3, #4
 800a60a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a60e:	e04c      	b.n	800a6aa <UART_SetConfig+0x7aa>
 800a610:	2308      	movs	r3, #8
 800a612:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a616:	e048      	b.n	800a6aa <UART_SetConfig+0x7aa>
 800a618:	2310      	movs	r3, #16
 800a61a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a61e:	e044      	b.n	800a6aa <UART_SetConfig+0x7aa>
 800a620:	2320      	movs	r3, #32
 800a622:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a626:	e040      	b.n	800a6aa <UART_SetConfig+0x7aa>
 800a628:	2340      	movs	r3, #64	; 0x40
 800a62a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a62e:	e03c      	b.n	800a6aa <UART_SetConfig+0x7aa>
 800a630:	2380      	movs	r3, #128	; 0x80
 800a632:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a636:	e038      	b.n	800a6aa <UART_SetConfig+0x7aa>
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	681b      	ldr	r3, [r3, #0]
 800a63c:	4a71      	ldr	r2, [pc, #452]	; (800a804 <UART_SetConfig+0x904>)
 800a63e:	4293      	cmp	r3, r2
 800a640:	d130      	bne.n	800a6a4 <UART_SetConfig+0x7a4>
 800a642:	4b6f      	ldr	r3, [pc, #444]	; (800a800 <UART_SetConfig+0x900>)
 800a644:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a646:	f003 0307 	and.w	r3, r3, #7
 800a64a:	2b05      	cmp	r3, #5
 800a64c:	d826      	bhi.n	800a69c <UART_SetConfig+0x79c>
 800a64e:	a201      	add	r2, pc, #4	; (adr r2, 800a654 <UART_SetConfig+0x754>)
 800a650:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a654:	0800a66d 	.word	0x0800a66d
 800a658:	0800a675 	.word	0x0800a675
 800a65c:	0800a67d 	.word	0x0800a67d
 800a660:	0800a685 	.word	0x0800a685
 800a664:	0800a68d 	.word	0x0800a68d
 800a668:	0800a695 	.word	0x0800a695
 800a66c:	2302      	movs	r3, #2
 800a66e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a672:	e01a      	b.n	800a6aa <UART_SetConfig+0x7aa>
 800a674:	2304      	movs	r3, #4
 800a676:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a67a:	e016      	b.n	800a6aa <UART_SetConfig+0x7aa>
 800a67c:	2308      	movs	r3, #8
 800a67e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a682:	e012      	b.n	800a6aa <UART_SetConfig+0x7aa>
 800a684:	2310      	movs	r3, #16
 800a686:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a68a:	e00e      	b.n	800a6aa <UART_SetConfig+0x7aa>
 800a68c:	2320      	movs	r3, #32
 800a68e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a692:	e00a      	b.n	800a6aa <UART_SetConfig+0x7aa>
 800a694:	2340      	movs	r3, #64	; 0x40
 800a696:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a69a:	e006      	b.n	800a6aa <UART_SetConfig+0x7aa>
 800a69c:	2380      	movs	r3, #128	; 0x80
 800a69e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a6a2:	e002      	b.n	800a6aa <UART_SetConfig+0x7aa>
 800a6a4:	2380      	movs	r3, #128	; 0x80
 800a6a6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	681b      	ldr	r3, [r3, #0]
 800a6ae:	4a55      	ldr	r2, [pc, #340]	; (800a804 <UART_SetConfig+0x904>)
 800a6b0:	4293      	cmp	r3, r2
 800a6b2:	f040 80f0 	bne.w	800a896 <UART_SetConfig+0x996>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800a6b6:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800a6ba:	2b20      	cmp	r3, #32
 800a6bc:	dc46      	bgt.n	800a74c <UART_SetConfig+0x84c>
 800a6be:	2b02      	cmp	r3, #2
 800a6c0:	db75      	blt.n	800a7ae <UART_SetConfig+0x8ae>
 800a6c2:	3b02      	subs	r3, #2
 800a6c4:	2b1e      	cmp	r3, #30
 800a6c6:	d872      	bhi.n	800a7ae <UART_SetConfig+0x8ae>
 800a6c8:	a201      	add	r2, pc, #4	; (adr r2, 800a6d0 <UART_SetConfig+0x7d0>)
 800a6ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a6ce:	bf00      	nop
 800a6d0:	0800a753 	.word	0x0800a753
 800a6d4:	0800a7af 	.word	0x0800a7af
 800a6d8:	0800a75b 	.word	0x0800a75b
 800a6dc:	0800a7af 	.word	0x0800a7af
 800a6e0:	0800a7af 	.word	0x0800a7af
 800a6e4:	0800a7af 	.word	0x0800a7af
 800a6e8:	0800a76b 	.word	0x0800a76b
 800a6ec:	0800a7af 	.word	0x0800a7af
 800a6f0:	0800a7af 	.word	0x0800a7af
 800a6f4:	0800a7af 	.word	0x0800a7af
 800a6f8:	0800a7af 	.word	0x0800a7af
 800a6fc:	0800a7af 	.word	0x0800a7af
 800a700:	0800a7af 	.word	0x0800a7af
 800a704:	0800a7af 	.word	0x0800a7af
 800a708:	0800a77b 	.word	0x0800a77b
 800a70c:	0800a7af 	.word	0x0800a7af
 800a710:	0800a7af 	.word	0x0800a7af
 800a714:	0800a7af 	.word	0x0800a7af
 800a718:	0800a7af 	.word	0x0800a7af
 800a71c:	0800a7af 	.word	0x0800a7af
 800a720:	0800a7af 	.word	0x0800a7af
 800a724:	0800a7af 	.word	0x0800a7af
 800a728:	0800a7af 	.word	0x0800a7af
 800a72c:	0800a7af 	.word	0x0800a7af
 800a730:	0800a7af 	.word	0x0800a7af
 800a734:	0800a7af 	.word	0x0800a7af
 800a738:	0800a7af 	.word	0x0800a7af
 800a73c:	0800a7af 	.word	0x0800a7af
 800a740:	0800a7af 	.word	0x0800a7af
 800a744:	0800a7af 	.word	0x0800a7af
 800a748:	0800a7a1 	.word	0x0800a7a1
 800a74c:	2b40      	cmp	r3, #64	; 0x40
 800a74e:	d02a      	beq.n	800a7a6 <UART_SetConfig+0x8a6>
 800a750:	e02d      	b.n	800a7ae <UART_SetConfig+0x8ae>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800a752:	f7fd f9e9 	bl	8007b28 <HAL_RCCEx_GetD3PCLK1Freq>
 800a756:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 800a758:	e02f      	b.n	800a7ba <UART_SetConfig+0x8ba>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a75a:	f107 0314 	add.w	r3, r7, #20
 800a75e:	4618      	mov	r0, r3
 800a760:	f7fd f9f8 	bl	8007b54 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800a764:	69bb      	ldr	r3, [r7, #24]
 800a766:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a768:	e027      	b.n	800a7ba <UART_SetConfig+0x8ba>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a76a:	f107 0308 	add.w	r3, r7, #8
 800a76e:	4618      	mov	r0, r3
 800a770:	f7fd fb44 	bl	8007dfc <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800a774:	68fb      	ldr	r3, [r7, #12]
 800a776:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a778:	e01f      	b.n	800a7ba <UART_SetConfig+0x8ba>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a77a:	4b21      	ldr	r3, [pc, #132]	; (800a800 <UART_SetConfig+0x900>)
 800a77c:	681b      	ldr	r3, [r3, #0]
 800a77e:	f003 0320 	and.w	r3, r3, #32
 800a782:	2b00      	cmp	r3, #0
 800a784:	d009      	beq.n	800a79a <UART_SetConfig+0x89a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800a786:	4b1e      	ldr	r3, [pc, #120]	; (800a800 <UART_SetConfig+0x900>)
 800a788:	681b      	ldr	r3, [r3, #0]
 800a78a:	08db      	lsrs	r3, r3, #3
 800a78c:	f003 0303 	and.w	r3, r3, #3
 800a790:	4a1d      	ldr	r2, [pc, #116]	; (800a808 <UART_SetConfig+0x908>)
 800a792:	fa22 f303 	lsr.w	r3, r2, r3
 800a796:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800a798:	e00f      	b.n	800a7ba <UART_SetConfig+0x8ba>
          pclk = (uint32_t) HSI_VALUE;
 800a79a:	4b1b      	ldr	r3, [pc, #108]	; (800a808 <UART_SetConfig+0x908>)
 800a79c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a79e:	e00c      	b.n	800a7ba <UART_SetConfig+0x8ba>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800a7a0:	4b1a      	ldr	r3, [pc, #104]	; (800a80c <UART_SetConfig+0x90c>)
 800a7a2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a7a4:	e009      	b.n	800a7ba <UART_SetConfig+0x8ba>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a7a6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a7aa:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a7ac:	e005      	b.n	800a7ba <UART_SetConfig+0x8ba>
      default:
        pclk = 0U;
 800a7ae:	2300      	movs	r3, #0
 800a7b0:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 800a7b2:	2301      	movs	r3, #1
 800a7b4:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 800a7b8:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800a7ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a7bc:	2b00      	cmp	r3, #0
 800a7be:	f000 81e6 	beq.w	800ab8e <UART_SetConfig+0xc8e>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800a7c2:	687b      	ldr	r3, [r7, #4]
 800a7c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a7c6:	4a12      	ldr	r2, [pc, #72]	; (800a810 <UART_SetConfig+0x910>)
 800a7c8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a7cc:	461a      	mov	r2, r3
 800a7ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a7d0:	fbb3 f3f2 	udiv	r3, r3, r2
 800a7d4:	623b      	str	r3, [r7, #32]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a7d6:	687b      	ldr	r3, [r7, #4]
 800a7d8:	685a      	ldr	r2, [r3, #4]
 800a7da:	4613      	mov	r3, r2
 800a7dc:	005b      	lsls	r3, r3, #1
 800a7de:	4413      	add	r3, r2
 800a7e0:	6a3a      	ldr	r2, [r7, #32]
 800a7e2:	429a      	cmp	r2, r3
 800a7e4:	d305      	bcc.n	800a7f2 <UART_SetConfig+0x8f2>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800a7e6:	687b      	ldr	r3, [r7, #4]
 800a7e8:	685b      	ldr	r3, [r3, #4]
 800a7ea:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a7ec:	6a3a      	ldr	r2, [r7, #32]
 800a7ee:	429a      	cmp	r2, r3
 800a7f0:	d910      	bls.n	800a814 <UART_SetConfig+0x914>
      {
        ret = HAL_ERROR;
 800a7f2:	2301      	movs	r3, #1
 800a7f4:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 800a7f8:	e1c9      	b.n	800ab8e <UART_SetConfig+0xc8e>
 800a7fa:	bf00      	nop
 800a7fc:	40011c00 	.word	0x40011c00
 800a800:	58024400 	.word	0x58024400
 800a804:	58000c00 	.word	0x58000c00
 800a808:	03d09000 	.word	0x03d09000
 800a80c:	003d0900 	.word	0x003d0900
 800a810:	0800c200 	.word	0x0800c200
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a814:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a816:	4618      	mov	r0, r3
 800a818:	f04f 0100 	mov.w	r1, #0
 800a81c:	687b      	ldr	r3, [r7, #4]
 800a81e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a820:	4ac1      	ldr	r2, [pc, #772]	; (800ab28 <UART_SetConfig+0xc28>)
 800a822:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a826:	b29a      	uxth	r2, r3
 800a828:	f04f 0300 	mov.w	r3, #0
 800a82c:	f7f5 fdc0 	bl	80003b0 <__aeabi_uldivmod>
 800a830:	4602      	mov	r2, r0
 800a832:	460b      	mov	r3, r1
 800a834:	4610      	mov	r0, r2
 800a836:	4619      	mov	r1, r3
 800a838:	f04f 0200 	mov.w	r2, #0
 800a83c:	f04f 0300 	mov.w	r3, #0
 800a840:	020b      	lsls	r3, r1, #8
 800a842:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800a846:	0202      	lsls	r2, r0, #8
 800a848:	6879      	ldr	r1, [r7, #4]
 800a84a:	6849      	ldr	r1, [r1, #4]
 800a84c:	0849      	lsrs	r1, r1, #1
 800a84e:	4608      	mov	r0, r1
 800a850:	f04f 0100 	mov.w	r1, #0
 800a854:	1814      	adds	r4, r2, r0
 800a856:	eb43 0501 	adc.w	r5, r3, r1
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	685b      	ldr	r3, [r3, #4]
 800a85e:	461a      	mov	r2, r3
 800a860:	f04f 0300 	mov.w	r3, #0
 800a864:	4620      	mov	r0, r4
 800a866:	4629      	mov	r1, r5
 800a868:	f7f5 fda2 	bl	80003b0 <__aeabi_uldivmod>
 800a86c:	4602      	mov	r2, r0
 800a86e:	460b      	mov	r3, r1
 800a870:	4613      	mov	r3, r2
 800a872:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800a874:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a876:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a87a:	d308      	bcc.n	800a88e <UART_SetConfig+0x98e>
 800a87c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a87e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a882:	d204      	bcs.n	800a88e <UART_SetConfig+0x98e>
        {
          huart->Instance->BRR = usartdiv;
 800a884:	687b      	ldr	r3, [r7, #4]
 800a886:	681b      	ldr	r3, [r3, #0]
 800a888:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a88a:	60da      	str	r2, [r3, #12]
 800a88c:	e17f      	b.n	800ab8e <UART_SetConfig+0xc8e>
        }
        else
        {
          ret = HAL_ERROR;
 800a88e:	2301      	movs	r3, #1
 800a890:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 800a894:	e17b      	b.n	800ab8e <UART_SetConfig+0xc8e>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a896:	687b      	ldr	r3, [r7, #4]
 800a898:	69db      	ldr	r3, [r3, #28]
 800a89a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a89e:	f040 80bd 	bne.w	800aa1c <UART_SetConfig+0xb1c>
  {
    switch (clocksource)
 800a8a2:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800a8a6:	2b20      	cmp	r3, #32
 800a8a8:	dc48      	bgt.n	800a93c <UART_SetConfig+0xa3c>
 800a8aa:	2b00      	cmp	r3, #0
 800a8ac:	db7b      	blt.n	800a9a6 <UART_SetConfig+0xaa6>
 800a8ae:	2b20      	cmp	r3, #32
 800a8b0:	d879      	bhi.n	800a9a6 <UART_SetConfig+0xaa6>
 800a8b2:	a201      	add	r2, pc, #4	; (adr r2, 800a8b8 <UART_SetConfig+0x9b8>)
 800a8b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a8b8:	0800a943 	.word	0x0800a943
 800a8bc:	0800a94b 	.word	0x0800a94b
 800a8c0:	0800a9a7 	.word	0x0800a9a7
 800a8c4:	0800a9a7 	.word	0x0800a9a7
 800a8c8:	0800a953 	.word	0x0800a953
 800a8cc:	0800a9a7 	.word	0x0800a9a7
 800a8d0:	0800a9a7 	.word	0x0800a9a7
 800a8d4:	0800a9a7 	.word	0x0800a9a7
 800a8d8:	0800a963 	.word	0x0800a963
 800a8dc:	0800a9a7 	.word	0x0800a9a7
 800a8e0:	0800a9a7 	.word	0x0800a9a7
 800a8e4:	0800a9a7 	.word	0x0800a9a7
 800a8e8:	0800a9a7 	.word	0x0800a9a7
 800a8ec:	0800a9a7 	.word	0x0800a9a7
 800a8f0:	0800a9a7 	.word	0x0800a9a7
 800a8f4:	0800a9a7 	.word	0x0800a9a7
 800a8f8:	0800a973 	.word	0x0800a973
 800a8fc:	0800a9a7 	.word	0x0800a9a7
 800a900:	0800a9a7 	.word	0x0800a9a7
 800a904:	0800a9a7 	.word	0x0800a9a7
 800a908:	0800a9a7 	.word	0x0800a9a7
 800a90c:	0800a9a7 	.word	0x0800a9a7
 800a910:	0800a9a7 	.word	0x0800a9a7
 800a914:	0800a9a7 	.word	0x0800a9a7
 800a918:	0800a9a7 	.word	0x0800a9a7
 800a91c:	0800a9a7 	.word	0x0800a9a7
 800a920:	0800a9a7 	.word	0x0800a9a7
 800a924:	0800a9a7 	.word	0x0800a9a7
 800a928:	0800a9a7 	.word	0x0800a9a7
 800a92c:	0800a9a7 	.word	0x0800a9a7
 800a930:	0800a9a7 	.word	0x0800a9a7
 800a934:	0800a9a7 	.word	0x0800a9a7
 800a938:	0800a999 	.word	0x0800a999
 800a93c:	2b40      	cmp	r3, #64	; 0x40
 800a93e:	d02e      	beq.n	800a99e <UART_SetConfig+0xa9e>
 800a940:	e031      	b.n	800a9a6 <UART_SetConfig+0xaa6>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a942:	f7fb fda7 	bl	8006494 <HAL_RCC_GetPCLK1Freq>
 800a946:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 800a948:	e033      	b.n	800a9b2 <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a94a:	f7fb fdb9 	bl	80064c0 <HAL_RCC_GetPCLK2Freq>
 800a94e:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 800a950:	e02f      	b.n	800a9b2 <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a952:	f107 0314 	add.w	r3, r7, #20
 800a956:	4618      	mov	r0, r3
 800a958:	f7fd f8fc 	bl	8007b54 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800a95c:	69bb      	ldr	r3, [r7, #24]
 800a95e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a960:	e027      	b.n	800a9b2 <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a962:	f107 0308 	add.w	r3, r7, #8
 800a966:	4618      	mov	r0, r3
 800a968:	f7fd fa48 	bl	8007dfc <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800a96c:	68fb      	ldr	r3, [r7, #12]
 800a96e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a970:	e01f      	b.n	800a9b2 <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a972:	4b6e      	ldr	r3, [pc, #440]	; (800ab2c <UART_SetConfig+0xc2c>)
 800a974:	681b      	ldr	r3, [r3, #0]
 800a976:	f003 0320 	and.w	r3, r3, #32
 800a97a:	2b00      	cmp	r3, #0
 800a97c:	d009      	beq.n	800a992 <UART_SetConfig+0xa92>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800a97e:	4b6b      	ldr	r3, [pc, #428]	; (800ab2c <UART_SetConfig+0xc2c>)
 800a980:	681b      	ldr	r3, [r3, #0]
 800a982:	08db      	lsrs	r3, r3, #3
 800a984:	f003 0303 	and.w	r3, r3, #3
 800a988:	4a69      	ldr	r2, [pc, #420]	; (800ab30 <UART_SetConfig+0xc30>)
 800a98a:	fa22 f303 	lsr.w	r3, r2, r3
 800a98e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800a990:	e00f      	b.n	800a9b2 <UART_SetConfig+0xab2>
          pclk = (uint32_t) HSI_VALUE;
 800a992:	4b67      	ldr	r3, [pc, #412]	; (800ab30 <UART_SetConfig+0xc30>)
 800a994:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a996:	e00c      	b.n	800a9b2 <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800a998:	4b66      	ldr	r3, [pc, #408]	; (800ab34 <UART_SetConfig+0xc34>)
 800a99a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a99c:	e009      	b.n	800a9b2 <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a99e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a9a2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a9a4:	e005      	b.n	800a9b2 <UART_SetConfig+0xab2>
      default:
        pclk = 0U;
 800a9a6:	2300      	movs	r3, #0
 800a9a8:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 800a9aa:	2301      	movs	r3, #1
 800a9ac:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 800a9b0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800a9b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a9b4:	2b00      	cmp	r3, #0
 800a9b6:	f000 80ea 	beq.w	800ab8e <UART_SetConfig+0xc8e>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a9ba:	687b      	ldr	r3, [r7, #4]
 800a9bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a9be:	4a5a      	ldr	r2, [pc, #360]	; (800ab28 <UART_SetConfig+0xc28>)
 800a9c0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a9c4:	461a      	mov	r2, r3
 800a9c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a9c8:	fbb3 f3f2 	udiv	r3, r3, r2
 800a9cc:	005a      	lsls	r2, r3, #1
 800a9ce:	687b      	ldr	r3, [r7, #4]
 800a9d0:	685b      	ldr	r3, [r3, #4]
 800a9d2:	085b      	lsrs	r3, r3, #1
 800a9d4:	441a      	add	r2, r3
 800a9d6:	687b      	ldr	r3, [r7, #4]
 800a9d8:	685b      	ldr	r3, [r3, #4]
 800a9da:	fbb2 f3f3 	udiv	r3, r2, r3
 800a9de:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a9e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a9e2:	2b0f      	cmp	r3, #15
 800a9e4:	d916      	bls.n	800aa14 <UART_SetConfig+0xb14>
 800a9e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a9e8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a9ec:	d212      	bcs.n	800aa14 <UART_SetConfig+0xb14>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a9ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a9f0:	b29b      	uxth	r3, r3
 800a9f2:	f023 030f 	bic.w	r3, r3, #15
 800a9f6:	84fb      	strh	r3, [r7, #38]	; 0x26
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a9f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a9fa:	085b      	lsrs	r3, r3, #1
 800a9fc:	b29b      	uxth	r3, r3
 800a9fe:	f003 0307 	and.w	r3, r3, #7
 800aa02:	b29a      	uxth	r2, r3
 800aa04:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800aa06:	4313      	orrs	r3, r2
 800aa08:	84fb      	strh	r3, [r7, #38]	; 0x26
        huart->Instance->BRR = brrtemp;
 800aa0a:	687b      	ldr	r3, [r7, #4]
 800aa0c:	681b      	ldr	r3, [r3, #0]
 800aa0e:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800aa10:	60da      	str	r2, [r3, #12]
 800aa12:	e0bc      	b.n	800ab8e <UART_SetConfig+0xc8e>
      }
      else
      {
        ret = HAL_ERROR;
 800aa14:	2301      	movs	r3, #1
 800aa16:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 800aa1a:	e0b8      	b.n	800ab8e <UART_SetConfig+0xc8e>
      }
    }
  }
  else
  {
    switch (clocksource)
 800aa1c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800aa20:	2b20      	cmp	r3, #32
 800aa22:	dc4b      	bgt.n	800aabc <UART_SetConfig+0xbbc>
 800aa24:	2b00      	cmp	r3, #0
 800aa26:	f2c0 8087 	blt.w	800ab38 <UART_SetConfig+0xc38>
 800aa2a:	2b20      	cmp	r3, #32
 800aa2c:	f200 8084 	bhi.w	800ab38 <UART_SetConfig+0xc38>
 800aa30:	a201      	add	r2, pc, #4	; (adr r2, 800aa38 <UART_SetConfig+0xb38>)
 800aa32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aa36:	bf00      	nop
 800aa38:	0800aac3 	.word	0x0800aac3
 800aa3c:	0800aacb 	.word	0x0800aacb
 800aa40:	0800ab39 	.word	0x0800ab39
 800aa44:	0800ab39 	.word	0x0800ab39
 800aa48:	0800aad3 	.word	0x0800aad3
 800aa4c:	0800ab39 	.word	0x0800ab39
 800aa50:	0800ab39 	.word	0x0800ab39
 800aa54:	0800ab39 	.word	0x0800ab39
 800aa58:	0800aae3 	.word	0x0800aae3
 800aa5c:	0800ab39 	.word	0x0800ab39
 800aa60:	0800ab39 	.word	0x0800ab39
 800aa64:	0800ab39 	.word	0x0800ab39
 800aa68:	0800ab39 	.word	0x0800ab39
 800aa6c:	0800ab39 	.word	0x0800ab39
 800aa70:	0800ab39 	.word	0x0800ab39
 800aa74:	0800ab39 	.word	0x0800ab39
 800aa78:	0800aaf3 	.word	0x0800aaf3
 800aa7c:	0800ab39 	.word	0x0800ab39
 800aa80:	0800ab39 	.word	0x0800ab39
 800aa84:	0800ab39 	.word	0x0800ab39
 800aa88:	0800ab39 	.word	0x0800ab39
 800aa8c:	0800ab39 	.word	0x0800ab39
 800aa90:	0800ab39 	.word	0x0800ab39
 800aa94:	0800ab39 	.word	0x0800ab39
 800aa98:	0800ab39 	.word	0x0800ab39
 800aa9c:	0800ab39 	.word	0x0800ab39
 800aaa0:	0800ab39 	.word	0x0800ab39
 800aaa4:	0800ab39 	.word	0x0800ab39
 800aaa8:	0800ab39 	.word	0x0800ab39
 800aaac:	0800ab39 	.word	0x0800ab39
 800aab0:	0800ab39 	.word	0x0800ab39
 800aab4:	0800ab39 	.word	0x0800ab39
 800aab8:	0800ab19 	.word	0x0800ab19
 800aabc:	2b40      	cmp	r3, #64	; 0x40
 800aabe:	d02e      	beq.n	800ab1e <UART_SetConfig+0xc1e>
 800aac0:	e03a      	b.n	800ab38 <UART_SetConfig+0xc38>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800aac2:	f7fb fce7 	bl	8006494 <HAL_RCC_GetPCLK1Freq>
 800aac6:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 800aac8:	e03c      	b.n	800ab44 <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800aaca:	f7fb fcf9 	bl	80064c0 <HAL_RCC_GetPCLK2Freq>
 800aace:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 800aad0:	e038      	b.n	800ab44 <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800aad2:	f107 0314 	add.w	r3, r7, #20
 800aad6:	4618      	mov	r0, r3
 800aad8:	f7fd f83c 	bl	8007b54 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800aadc:	69bb      	ldr	r3, [r7, #24]
 800aade:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800aae0:	e030      	b.n	800ab44 <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800aae2:	f107 0308 	add.w	r3, r7, #8
 800aae6:	4618      	mov	r0, r3
 800aae8:	f7fd f988 	bl	8007dfc <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800aaec:	68fb      	ldr	r3, [r7, #12]
 800aaee:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800aaf0:	e028      	b.n	800ab44 <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800aaf2:	4b0e      	ldr	r3, [pc, #56]	; (800ab2c <UART_SetConfig+0xc2c>)
 800aaf4:	681b      	ldr	r3, [r3, #0]
 800aaf6:	f003 0320 	and.w	r3, r3, #32
 800aafa:	2b00      	cmp	r3, #0
 800aafc:	d009      	beq.n	800ab12 <UART_SetConfig+0xc12>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800aafe:	4b0b      	ldr	r3, [pc, #44]	; (800ab2c <UART_SetConfig+0xc2c>)
 800ab00:	681b      	ldr	r3, [r3, #0]
 800ab02:	08db      	lsrs	r3, r3, #3
 800ab04:	f003 0303 	and.w	r3, r3, #3
 800ab08:	4a09      	ldr	r2, [pc, #36]	; (800ab30 <UART_SetConfig+0xc30>)
 800ab0a:	fa22 f303 	lsr.w	r3, r2, r3
 800ab0e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800ab10:	e018      	b.n	800ab44 <UART_SetConfig+0xc44>
          pclk = (uint32_t) HSI_VALUE;
 800ab12:	4b07      	ldr	r3, [pc, #28]	; (800ab30 <UART_SetConfig+0xc30>)
 800ab14:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800ab16:	e015      	b.n	800ab44 <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800ab18:	4b06      	ldr	r3, [pc, #24]	; (800ab34 <UART_SetConfig+0xc34>)
 800ab1a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800ab1c:	e012      	b.n	800ab44 <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ab1e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800ab22:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800ab24:	e00e      	b.n	800ab44 <UART_SetConfig+0xc44>
 800ab26:	bf00      	nop
 800ab28:	0800c200 	.word	0x0800c200
 800ab2c:	58024400 	.word	0x58024400
 800ab30:	03d09000 	.word	0x03d09000
 800ab34:	003d0900 	.word	0x003d0900
      default:
        pclk = 0U;
 800ab38:	2300      	movs	r3, #0
 800ab3a:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 800ab3c:	2301      	movs	r3, #1
 800ab3e:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 800ab42:	bf00      	nop
    }

    if (pclk != 0U)
 800ab44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ab46:	2b00      	cmp	r3, #0
 800ab48:	d021      	beq.n	800ab8e <UART_SetConfig+0xc8e>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800ab4a:	687b      	ldr	r3, [r7, #4]
 800ab4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ab4e:	4a1a      	ldr	r2, [pc, #104]	; (800abb8 <UART_SetConfig+0xcb8>)
 800ab50:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ab54:	461a      	mov	r2, r3
 800ab56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ab58:	fbb3 f2f2 	udiv	r2, r3, r2
 800ab5c:	687b      	ldr	r3, [r7, #4]
 800ab5e:	685b      	ldr	r3, [r3, #4]
 800ab60:	085b      	lsrs	r3, r3, #1
 800ab62:	441a      	add	r2, r3
 800ab64:	687b      	ldr	r3, [r7, #4]
 800ab66:	685b      	ldr	r3, [r3, #4]
 800ab68:	fbb2 f3f3 	udiv	r3, r2, r3
 800ab6c:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800ab6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab70:	2b0f      	cmp	r3, #15
 800ab72:	d909      	bls.n	800ab88 <UART_SetConfig+0xc88>
 800ab74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab76:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ab7a:	d205      	bcs.n	800ab88 <UART_SetConfig+0xc88>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800ab7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab7e:	b29a      	uxth	r2, r3
 800ab80:	687b      	ldr	r3, [r7, #4]
 800ab82:	681b      	ldr	r3, [r3, #0]
 800ab84:	60da      	str	r2, [r3, #12]
 800ab86:	e002      	b.n	800ab8e <UART_SetConfig+0xc8e>
      }
      else
      {
        ret = HAL_ERROR;
 800ab88:	2301      	movs	r3, #1
 800ab8a:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800ab8e:	687b      	ldr	r3, [r7, #4]
 800ab90:	2201      	movs	r2, #1
 800ab92:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800ab96:	687b      	ldr	r3, [r7, #4]
 800ab98:	2201      	movs	r2, #1
 800ab9a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800ab9e:	687b      	ldr	r3, [r7, #4]
 800aba0:	2200      	movs	r2, #0
 800aba2:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 800aba4:	687b      	ldr	r3, [r7, #4]
 800aba6:	2200      	movs	r2, #0
 800aba8:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 800abaa:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
}
 800abae:	4618      	mov	r0, r3
 800abb0:	3738      	adds	r7, #56	; 0x38
 800abb2:	46bd      	mov	sp, r7
 800abb4:	bdb0      	pop	{r4, r5, r7, pc}
 800abb6:	bf00      	nop
 800abb8:	0800c200 	.word	0x0800c200

0800abbc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800abbc:	b480      	push	{r7}
 800abbe:	b083      	sub	sp, #12
 800abc0:	af00      	add	r7, sp, #0
 800abc2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800abc4:	687b      	ldr	r3, [r7, #4]
 800abc6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800abc8:	f003 0301 	and.w	r3, r3, #1
 800abcc:	2b00      	cmp	r3, #0
 800abce:	d00a      	beq.n	800abe6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800abd0:	687b      	ldr	r3, [r7, #4]
 800abd2:	681b      	ldr	r3, [r3, #0]
 800abd4:	685b      	ldr	r3, [r3, #4]
 800abd6:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800abda:	687b      	ldr	r3, [r7, #4]
 800abdc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800abde:	687b      	ldr	r3, [r7, #4]
 800abe0:	681b      	ldr	r3, [r3, #0]
 800abe2:	430a      	orrs	r2, r1
 800abe4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800abe6:	687b      	ldr	r3, [r7, #4]
 800abe8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800abea:	f003 0302 	and.w	r3, r3, #2
 800abee:	2b00      	cmp	r3, #0
 800abf0:	d00a      	beq.n	800ac08 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800abf2:	687b      	ldr	r3, [r7, #4]
 800abf4:	681b      	ldr	r3, [r3, #0]
 800abf6:	685b      	ldr	r3, [r3, #4]
 800abf8:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800abfc:	687b      	ldr	r3, [r7, #4]
 800abfe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ac00:	687b      	ldr	r3, [r7, #4]
 800ac02:	681b      	ldr	r3, [r3, #0]
 800ac04:	430a      	orrs	r2, r1
 800ac06:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800ac08:	687b      	ldr	r3, [r7, #4]
 800ac0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ac0c:	f003 0304 	and.w	r3, r3, #4
 800ac10:	2b00      	cmp	r3, #0
 800ac12:	d00a      	beq.n	800ac2a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800ac14:	687b      	ldr	r3, [r7, #4]
 800ac16:	681b      	ldr	r3, [r3, #0]
 800ac18:	685b      	ldr	r3, [r3, #4]
 800ac1a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800ac1e:	687b      	ldr	r3, [r7, #4]
 800ac20:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800ac22:	687b      	ldr	r3, [r7, #4]
 800ac24:	681b      	ldr	r3, [r3, #0]
 800ac26:	430a      	orrs	r2, r1
 800ac28:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800ac2a:	687b      	ldr	r3, [r7, #4]
 800ac2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ac2e:	f003 0308 	and.w	r3, r3, #8
 800ac32:	2b00      	cmp	r3, #0
 800ac34:	d00a      	beq.n	800ac4c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800ac36:	687b      	ldr	r3, [r7, #4]
 800ac38:	681b      	ldr	r3, [r3, #0]
 800ac3a:	685b      	ldr	r3, [r3, #4]
 800ac3c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800ac40:	687b      	ldr	r3, [r7, #4]
 800ac42:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ac44:	687b      	ldr	r3, [r7, #4]
 800ac46:	681b      	ldr	r3, [r3, #0]
 800ac48:	430a      	orrs	r2, r1
 800ac4a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800ac4c:	687b      	ldr	r3, [r7, #4]
 800ac4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ac50:	f003 0310 	and.w	r3, r3, #16
 800ac54:	2b00      	cmp	r3, #0
 800ac56:	d00a      	beq.n	800ac6e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800ac58:	687b      	ldr	r3, [r7, #4]
 800ac5a:	681b      	ldr	r3, [r3, #0]
 800ac5c:	689b      	ldr	r3, [r3, #8]
 800ac5e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800ac62:	687b      	ldr	r3, [r7, #4]
 800ac64:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800ac66:	687b      	ldr	r3, [r7, #4]
 800ac68:	681b      	ldr	r3, [r3, #0]
 800ac6a:	430a      	orrs	r2, r1
 800ac6c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800ac6e:	687b      	ldr	r3, [r7, #4]
 800ac70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ac72:	f003 0320 	and.w	r3, r3, #32
 800ac76:	2b00      	cmp	r3, #0
 800ac78:	d00a      	beq.n	800ac90 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	681b      	ldr	r3, [r3, #0]
 800ac7e:	689b      	ldr	r3, [r3, #8]
 800ac80:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800ac84:	687b      	ldr	r3, [r7, #4]
 800ac86:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800ac88:	687b      	ldr	r3, [r7, #4]
 800ac8a:	681b      	ldr	r3, [r3, #0]
 800ac8c:	430a      	orrs	r2, r1
 800ac8e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800ac90:	687b      	ldr	r3, [r7, #4]
 800ac92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ac94:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ac98:	2b00      	cmp	r3, #0
 800ac9a:	d01a      	beq.n	800acd2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800ac9c:	687b      	ldr	r3, [r7, #4]
 800ac9e:	681b      	ldr	r3, [r3, #0]
 800aca0:	685b      	ldr	r3, [r3, #4]
 800aca2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800aca6:	687b      	ldr	r3, [r7, #4]
 800aca8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800acaa:	687b      	ldr	r3, [r7, #4]
 800acac:	681b      	ldr	r3, [r3, #0]
 800acae:	430a      	orrs	r2, r1
 800acb0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800acb6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800acba:	d10a      	bne.n	800acd2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800acbc:	687b      	ldr	r3, [r7, #4]
 800acbe:	681b      	ldr	r3, [r3, #0]
 800acc0:	685b      	ldr	r3, [r3, #4]
 800acc2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800acc6:	687b      	ldr	r3, [r7, #4]
 800acc8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800acca:	687b      	ldr	r3, [r7, #4]
 800accc:	681b      	ldr	r3, [r3, #0]
 800acce:	430a      	orrs	r2, r1
 800acd0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800acd2:	687b      	ldr	r3, [r7, #4]
 800acd4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800acd6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800acda:	2b00      	cmp	r3, #0
 800acdc:	d00a      	beq.n	800acf4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800acde:	687b      	ldr	r3, [r7, #4]
 800ace0:	681b      	ldr	r3, [r3, #0]
 800ace2:	685b      	ldr	r3, [r3, #4]
 800ace4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800ace8:	687b      	ldr	r3, [r7, #4]
 800acea:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800acec:	687b      	ldr	r3, [r7, #4]
 800acee:	681b      	ldr	r3, [r3, #0]
 800acf0:	430a      	orrs	r2, r1
 800acf2:	605a      	str	r2, [r3, #4]
  }
}
 800acf4:	bf00      	nop
 800acf6:	370c      	adds	r7, #12
 800acf8:	46bd      	mov	sp, r7
 800acfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acfe:	4770      	bx	lr

0800ad00 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800ad00:	b580      	push	{r7, lr}
 800ad02:	b086      	sub	sp, #24
 800ad04:	af02      	add	r7, sp, #8
 800ad06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ad08:	687b      	ldr	r3, [r7, #4]
 800ad0a:	2200      	movs	r2, #0
 800ad0c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800ad10:	f7f7 ffd8 	bl	8002cc4 <HAL_GetTick>
 800ad14:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800ad16:	687b      	ldr	r3, [r7, #4]
 800ad18:	681b      	ldr	r3, [r3, #0]
 800ad1a:	681b      	ldr	r3, [r3, #0]
 800ad1c:	f003 0308 	and.w	r3, r3, #8
 800ad20:	2b08      	cmp	r3, #8
 800ad22:	d10e      	bne.n	800ad42 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ad24:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800ad28:	9300      	str	r3, [sp, #0]
 800ad2a:	68fb      	ldr	r3, [r7, #12]
 800ad2c:	2200      	movs	r2, #0
 800ad2e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800ad32:	6878      	ldr	r0, [r7, #4]
 800ad34:	f000 f82f 	bl	800ad96 <UART_WaitOnFlagUntilTimeout>
 800ad38:	4603      	mov	r3, r0
 800ad3a:	2b00      	cmp	r3, #0
 800ad3c:	d001      	beq.n	800ad42 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800ad3e:	2303      	movs	r3, #3
 800ad40:	e025      	b.n	800ad8e <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800ad42:	687b      	ldr	r3, [r7, #4]
 800ad44:	681b      	ldr	r3, [r3, #0]
 800ad46:	681b      	ldr	r3, [r3, #0]
 800ad48:	f003 0304 	and.w	r3, r3, #4
 800ad4c:	2b04      	cmp	r3, #4
 800ad4e:	d10e      	bne.n	800ad6e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ad50:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800ad54:	9300      	str	r3, [sp, #0]
 800ad56:	68fb      	ldr	r3, [r7, #12]
 800ad58:	2200      	movs	r2, #0
 800ad5a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800ad5e:	6878      	ldr	r0, [r7, #4]
 800ad60:	f000 f819 	bl	800ad96 <UART_WaitOnFlagUntilTimeout>
 800ad64:	4603      	mov	r3, r0
 800ad66:	2b00      	cmp	r3, #0
 800ad68:	d001      	beq.n	800ad6e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800ad6a:	2303      	movs	r3, #3
 800ad6c:	e00f      	b.n	800ad8e <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800ad6e:	687b      	ldr	r3, [r7, #4]
 800ad70:	2220      	movs	r2, #32
 800ad72:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 800ad76:	687b      	ldr	r3, [r7, #4]
 800ad78:	2220      	movs	r2, #32
 800ad7a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ad7e:	687b      	ldr	r3, [r7, #4]
 800ad80:	2200      	movs	r2, #0
 800ad82:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 800ad84:	687b      	ldr	r3, [r7, #4]
 800ad86:	2200      	movs	r2, #0
 800ad88:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800ad8c:	2300      	movs	r3, #0
}
 800ad8e:	4618      	mov	r0, r3
 800ad90:	3710      	adds	r7, #16
 800ad92:	46bd      	mov	sp, r7
 800ad94:	bd80      	pop	{r7, pc}

0800ad96 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800ad96:	b580      	push	{r7, lr}
 800ad98:	b09c      	sub	sp, #112	; 0x70
 800ad9a:	af00      	add	r7, sp, #0
 800ad9c:	60f8      	str	r0, [r7, #12]
 800ad9e:	60b9      	str	r1, [r7, #8]
 800ada0:	603b      	str	r3, [r7, #0]
 800ada2:	4613      	mov	r3, r2
 800ada4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ada6:	e0a9      	b.n	800aefc <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800ada8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800adaa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800adae:	f000 80a5 	beq.w	800aefc <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800adb2:	f7f7 ff87 	bl	8002cc4 <HAL_GetTick>
 800adb6:	4602      	mov	r2, r0
 800adb8:	683b      	ldr	r3, [r7, #0]
 800adba:	1ad3      	subs	r3, r2, r3
 800adbc:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800adbe:	429a      	cmp	r2, r3
 800adc0:	d302      	bcc.n	800adc8 <UART_WaitOnFlagUntilTimeout+0x32>
 800adc2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800adc4:	2b00      	cmp	r3, #0
 800adc6:	d140      	bne.n	800ae4a <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800adc8:	68fb      	ldr	r3, [r7, #12]
 800adca:	681b      	ldr	r3, [r3, #0]
 800adcc:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800adce:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800add0:	e853 3f00 	ldrex	r3, [r3]
 800add4:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800add6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800add8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800addc:	667b      	str	r3, [r7, #100]	; 0x64
 800adde:	68fb      	ldr	r3, [r7, #12]
 800ade0:	681b      	ldr	r3, [r3, #0]
 800ade2:	461a      	mov	r2, r3
 800ade4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800ade6:	65fb      	str	r3, [r7, #92]	; 0x5c
 800ade8:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800adea:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800adec:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800adee:	e841 2300 	strex	r3, r2, [r1]
 800adf2:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800adf4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800adf6:	2b00      	cmp	r3, #0
 800adf8:	d1e6      	bne.n	800adc8 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800adfa:	68fb      	ldr	r3, [r7, #12]
 800adfc:	681b      	ldr	r3, [r3, #0]
 800adfe:	3308      	adds	r3, #8
 800ae00:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae02:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ae04:	e853 3f00 	ldrex	r3, [r3]
 800ae08:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800ae0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ae0c:	f023 0301 	bic.w	r3, r3, #1
 800ae10:	663b      	str	r3, [r7, #96]	; 0x60
 800ae12:	68fb      	ldr	r3, [r7, #12]
 800ae14:	681b      	ldr	r3, [r3, #0]
 800ae16:	3308      	adds	r3, #8
 800ae18:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800ae1a:	64ba      	str	r2, [r7, #72]	; 0x48
 800ae1c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae1e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800ae20:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800ae22:	e841 2300 	strex	r3, r2, [r1]
 800ae26:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800ae28:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ae2a:	2b00      	cmp	r3, #0
 800ae2c:	d1e5      	bne.n	800adfa <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800ae2e:	68fb      	ldr	r3, [r7, #12]
 800ae30:	2220      	movs	r2, #32
 800ae32:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 800ae36:	68fb      	ldr	r3, [r7, #12]
 800ae38:	2220      	movs	r2, #32
 800ae3a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 800ae3e:	68fb      	ldr	r3, [r7, #12]
 800ae40:	2200      	movs	r2, #0
 800ae42:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 800ae46:	2303      	movs	r3, #3
 800ae48:	e069      	b.n	800af1e <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800ae4a:	68fb      	ldr	r3, [r7, #12]
 800ae4c:	681b      	ldr	r3, [r3, #0]
 800ae4e:	681b      	ldr	r3, [r3, #0]
 800ae50:	f003 0304 	and.w	r3, r3, #4
 800ae54:	2b00      	cmp	r3, #0
 800ae56:	d051      	beq.n	800aefc <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800ae58:	68fb      	ldr	r3, [r7, #12]
 800ae5a:	681b      	ldr	r3, [r3, #0]
 800ae5c:	69db      	ldr	r3, [r3, #28]
 800ae5e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800ae62:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800ae66:	d149      	bne.n	800aefc <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800ae68:	68fb      	ldr	r3, [r7, #12]
 800ae6a:	681b      	ldr	r3, [r3, #0]
 800ae6c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800ae70:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800ae72:	68fb      	ldr	r3, [r7, #12]
 800ae74:	681b      	ldr	r3, [r3, #0]
 800ae76:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ae7a:	e853 3f00 	ldrex	r3, [r3]
 800ae7e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800ae80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae82:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800ae86:	66fb      	str	r3, [r7, #108]	; 0x6c
 800ae88:	68fb      	ldr	r3, [r7, #12]
 800ae8a:	681b      	ldr	r3, [r3, #0]
 800ae8c:	461a      	mov	r2, r3
 800ae8e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ae90:	637b      	str	r3, [r7, #52]	; 0x34
 800ae92:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae94:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800ae96:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800ae98:	e841 2300 	strex	r3, r2, [r1]
 800ae9c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800ae9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aea0:	2b00      	cmp	r3, #0
 800aea2:	d1e6      	bne.n	800ae72 <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800aea4:	68fb      	ldr	r3, [r7, #12]
 800aea6:	681b      	ldr	r3, [r3, #0]
 800aea8:	3308      	adds	r3, #8
 800aeaa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aeac:	697b      	ldr	r3, [r7, #20]
 800aeae:	e853 3f00 	ldrex	r3, [r3]
 800aeb2:	613b      	str	r3, [r7, #16]
   return(result);
 800aeb4:	693b      	ldr	r3, [r7, #16]
 800aeb6:	f023 0301 	bic.w	r3, r3, #1
 800aeba:	66bb      	str	r3, [r7, #104]	; 0x68
 800aebc:	68fb      	ldr	r3, [r7, #12]
 800aebe:	681b      	ldr	r3, [r3, #0]
 800aec0:	3308      	adds	r3, #8
 800aec2:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800aec4:	623a      	str	r2, [r7, #32]
 800aec6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aec8:	69f9      	ldr	r1, [r7, #28]
 800aeca:	6a3a      	ldr	r2, [r7, #32]
 800aecc:	e841 2300 	strex	r3, r2, [r1]
 800aed0:	61bb      	str	r3, [r7, #24]
   return(result);
 800aed2:	69bb      	ldr	r3, [r7, #24]
 800aed4:	2b00      	cmp	r3, #0
 800aed6:	d1e5      	bne.n	800aea4 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 800aed8:	68fb      	ldr	r3, [r7, #12]
 800aeda:	2220      	movs	r2, #32
 800aedc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 800aee0:	68fb      	ldr	r3, [r7, #12]
 800aee2:	2220      	movs	r2, #32
 800aee4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800aee8:	68fb      	ldr	r3, [r7, #12]
 800aeea:	2220      	movs	r2, #32
 800aeec:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800aef0:	68fb      	ldr	r3, [r7, #12]
 800aef2:	2200      	movs	r2, #0
 800aef4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 800aef8:	2303      	movs	r3, #3
 800aefa:	e010      	b.n	800af1e <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800aefc:	68fb      	ldr	r3, [r7, #12]
 800aefe:	681b      	ldr	r3, [r3, #0]
 800af00:	69da      	ldr	r2, [r3, #28]
 800af02:	68bb      	ldr	r3, [r7, #8]
 800af04:	4013      	ands	r3, r2
 800af06:	68ba      	ldr	r2, [r7, #8]
 800af08:	429a      	cmp	r2, r3
 800af0a:	bf0c      	ite	eq
 800af0c:	2301      	moveq	r3, #1
 800af0e:	2300      	movne	r3, #0
 800af10:	b2db      	uxtb	r3, r3
 800af12:	461a      	mov	r2, r3
 800af14:	79fb      	ldrb	r3, [r7, #7]
 800af16:	429a      	cmp	r2, r3
 800af18:	f43f af46 	beq.w	800ada8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800af1c:	2300      	movs	r3, #0
}
 800af1e:	4618      	mov	r0, r3
 800af20:	3770      	adds	r7, #112	; 0x70
 800af22:	46bd      	mov	sp, r7
 800af24:	bd80      	pop	{r7, pc}

0800af26 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800af26:	b480      	push	{r7}
 800af28:	b085      	sub	sp, #20
 800af2a:	af00      	add	r7, sp, #0
 800af2c:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800af2e:	687b      	ldr	r3, [r7, #4]
 800af30:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800af34:	2b01      	cmp	r3, #1
 800af36:	d101      	bne.n	800af3c <HAL_UARTEx_DisableFifoMode+0x16>
 800af38:	2302      	movs	r3, #2
 800af3a:	e027      	b.n	800af8c <HAL_UARTEx_DisableFifoMode+0x66>
 800af3c:	687b      	ldr	r3, [r7, #4]
 800af3e:	2201      	movs	r2, #1
 800af40:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800af44:	687b      	ldr	r3, [r7, #4]
 800af46:	2224      	movs	r2, #36	; 0x24
 800af48:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800af4c:	687b      	ldr	r3, [r7, #4]
 800af4e:	681b      	ldr	r3, [r3, #0]
 800af50:	681b      	ldr	r3, [r3, #0]
 800af52:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800af54:	687b      	ldr	r3, [r7, #4]
 800af56:	681b      	ldr	r3, [r3, #0]
 800af58:	681a      	ldr	r2, [r3, #0]
 800af5a:	687b      	ldr	r3, [r7, #4]
 800af5c:	681b      	ldr	r3, [r3, #0]
 800af5e:	f022 0201 	bic.w	r2, r2, #1
 800af62:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800af64:	68fb      	ldr	r3, [r7, #12]
 800af66:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800af6a:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800af6c:	687b      	ldr	r3, [r7, #4]
 800af6e:	2200      	movs	r2, #0
 800af70:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800af72:	687b      	ldr	r3, [r7, #4]
 800af74:	681b      	ldr	r3, [r3, #0]
 800af76:	68fa      	ldr	r2, [r7, #12]
 800af78:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800af7a:	687b      	ldr	r3, [r7, #4]
 800af7c:	2220      	movs	r2, #32
 800af7e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800af82:	687b      	ldr	r3, [r7, #4]
 800af84:	2200      	movs	r2, #0
 800af86:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800af8a:	2300      	movs	r3, #0
}
 800af8c:	4618      	mov	r0, r3
 800af8e:	3714      	adds	r7, #20
 800af90:	46bd      	mov	sp, r7
 800af92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af96:	4770      	bx	lr

0800af98 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800af98:	b580      	push	{r7, lr}
 800af9a:	b084      	sub	sp, #16
 800af9c:	af00      	add	r7, sp, #0
 800af9e:	6078      	str	r0, [r7, #4]
 800afa0:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800afa2:	687b      	ldr	r3, [r7, #4]
 800afa4:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800afa8:	2b01      	cmp	r3, #1
 800afaa:	d101      	bne.n	800afb0 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800afac:	2302      	movs	r3, #2
 800afae:	e02d      	b.n	800b00c <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800afb0:	687b      	ldr	r3, [r7, #4]
 800afb2:	2201      	movs	r2, #1
 800afb4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800afb8:	687b      	ldr	r3, [r7, #4]
 800afba:	2224      	movs	r2, #36	; 0x24
 800afbc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800afc0:	687b      	ldr	r3, [r7, #4]
 800afc2:	681b      	ldr	r3, [r3, #0]
 800afc4:	681b      	ldr	r3, [r3, #0]
 800afc6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800afc8:	687b      	ldr	r3, [r7, #4]
 800afca:	681b      	ldr	r3, [r3, #0]
 800afcc:	681a      	ldr	r2, [r3, #0]
 800afce:	687b      	ldr	r3, [r7, #4]
 800afd0:	681b      	ldr	r3, [r3, #0]
 800afd2:	f022 0201 	bic.w	r2, r2, #1
 800afd6:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800afd8:	687b      	ldr	r3, [r7, #4]
 800afda:	681b      	ldr	r3, [r3, #0]
 800afdc:	689b      	ldr	r3, [r3, #8]
 800afde:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800afe2:	687b      	ldr	r3, [r7, #4]
 800afe4:	681b      	ldr	r3, [r3, #0]
 800afe6:	683a      	ldr	r2, [r7, #0]
 800afe8:	430a      	orrs	r2, r1
 800afea:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800afec:	6878      	ldr	r0, [r7, #4]
 800afee:	f000 f84f 	bl	800b090 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800aff2:	687b      	ldr	r3, [r7, #4]
 800aff4:	681b      	ldr	r3, [r3, #0]
 800aff6:	68fa      	ldr	r2, [r7, #12]
 800aff8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800affa:	687b      	ldr	r3, [r7, #4]
 800affc:	2220      	movs	r2, #32
 800affe:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b002:	687b      	ldr	r3, [r7, #4]
 800b004:	2200      	movs	r2, #0
 800b006:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800b00a:	2300      	movs	r3, #0
}
 800b00c:	4618      	mov	r0, r3
 800b00e:	3710      	adds	r7, #16
 800b010:	46bd      	mov	sp, r7
 800b012:	bd80      	pop	{r7, pc}

0800b014 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800b014:	b580      	push	{r7, lr}
 800b016:	b084      	sub	sp, #16
 800b018:	af00      	add	r7, sp, #0
 800b01a:	6078      	str	r0, [r7, #4]
 800b01c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b01e:	687b      	ldr	r3, [r7, #4]
 800b020:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800b024:	2b01      	cmp	r3, #1
 800b026:	d101      	bne.n	800b02c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800b028:	2302      	movs	r3, #2
 800b02a:	e02d      	b.n	800b088 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800b02c:	687b      	ldr	r3, [r7, #4]
 800b02e:	2201      	movs	r2, #1
 800b030:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800b034:	687b      	ldr	r3, [r7, #4]
 800b036:	2224      	movs	r2, #36	; 0x24
 800b038:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b03c:	687b      	ldr	r3, [r7, #4]
 800b03e:	681b      	ldr	r3, [r3, #0]
 800b040:	681b      	ldr	r3, [r3, #0]
 800b042:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b044:	687b      	ldr	r3, [r7, #4]
 800b046:	681b      	ldr	r3, [r3, #0]
 800b048:	681a      	ldr	r2, [r3, #0]
 800b04a:	687b      	ldr	r3, [r7, #4]
 800b04c:	681b      	ldr	r3, [r3, #0]
 800b04e:	f022 0201 	bic.w	r2, r2, #1
 800b052:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800b054:	687b      	ldr	r3, [r7, #4]
 800b056:	681b      	ldr	r3, [r3, #0]
 800b058:	689b      	ldr	r3, [r3, #8]
 800b05a:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800b05e:	687b      	ldr	r3, [r7, #4]
 800b060:	681b      	ldr	r3, [r3, #0]
 800b062:	683a      	ldr	r2, [r7, #0]
 800b064:	430a      	orrs	r2, r1
 800b066:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800b068:	6878      	ldr	r0, [r7, #4]
 800b06a:	f000 f811 	bl	800b090 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b06e:	687b      	ldr	r3, [r7, #4]
 800b070:	681b      	ldr	r3, [r3, #0]
 800b072:	68fa      	ldr	r2, [r7, #12]
 800b074:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b076:	687b      	ldr	r3, [r7, #4]
 800b078:	2220      	movs	r2, #32
 800b07a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b07e:	687b      	ldr	r3, [r7, #4]
 800b080:	2200      	movs	r2, #0
 800b082:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800b086:	2300      	movs	r3, #0
}
 800b088:	4618      	mov	r0, r3
 800b08a:	3710      	adds	r7, #16
 800b08c:	46bd      	mov	sp, r7
 800b08e:	bd80      	pop	{r7, pc}

0800b090 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800b090:	b480      	push	{r7}
 800b092:	b085      	sub	sp, #20
 800b094:	af00      	add	r7, sp, #0
 800b096:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800b098:	687b      	ldr	r3, [r7, #4]
 800b09a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b09c:	2b00      	cmp	r3, #0
 800b09e:	d108      	bne.n	800b0b2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800b0a0:	687b      	ldr	r3, [r7, #4]
 800b0a2:	2201      	movs	r2, #1
 800b0a4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800b0a8:	687b      	ldr	r3, [r7, #4]
 800b0aa:	2201      	movs	r2, #1
 800b0ac:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800b0b0:	e031      	b.n	800b116 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800b0b2:	2310      	movs	r3, #16
 800b0b4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800b0b6:	2310      	movs	r3, #16
 800b0b8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800b0ba:	687b      	ldr	r3, [r7, #4]
 800b0bc:	681b      	ldr	r3, [r3, #0]
 800b0be:	689b      	ldr	r3, [r3, #8]
 800b0c0:	0e5b      	lsrs	r3, r3, #25
 800b0c2:	b2db      	uxtb	r3, r3
 800b0c4:	f003 0307 	and.w	r3, r3, #7
 800b0c8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800b0ca:	687b      	ldr	r3, [r7, #4]
 800b0cc:	681b      	ldr	r3, [r3, #0]
 800b0ce:	689b      	ldr	r3, [r3, #8]
 800b0d0:	0f5b      	lsrs	r3, r3, #29
 800b0d2:	b2db      	uxtb	r3, r3
 800b0d4:	f003 0307 	and.w	r3, r3, #7
 800b0d8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b0da:	7bbb      	ldrb	r3, [r7, #14]
 800b0dc:	7b3a      	ldrb	r2, [r7, #12]
 800b0de:	4911      	ldr	r1, [pc, #68]	; (800b124 <UARTEx_SetNbDataToProcess+0x94>)
 800b0e0:	5c8a      	ldrb	r2, [r1, r2]
 800b0e2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800b0e6:	7b3a      	ldrb	r2, [r7, #12]
 800b0e8:	490f      	ldr	r1, [pc, #60]	; (800b128 <UARTEx_SetNbDataToProcess+0x98>)
 800b0ea:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b0ec:	fb93 f3f2 	sdiv	r3, r3, r2
 800b0f0:	b29a      	uxth	r2, r3
 800b0f2:	687b      	ldr	r3, [r7, #4]
 800b0f4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b0f8:	7bfb      	ldrb	r3, [r7, #15]
 800b0fa:	7b7a      	ldrb	r2, [r7, #13]
 800b0fc:	4909      	ldr	r1, [pc, #36]	; (800b124 <UARTEx_SetNbDataToProcess+0x94>)
 800b0fe:	5c8a      	ldrb	r2, [r1, r2]
 800b100:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800b104:	7b7a      	ldrb	r2, [r7, #13]
 800b106:	4908      	ldr	r1, [pc, #32]	; (800b128 <UARTEx_SetNbDataToProcess+0x98>)
 800b108:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b10a:	fb93 f3f2 	sdiv	r3, r3, r2
 800b10e:	b29a      	uxth	r2, r3
 800b110:	687b      	ldr	r3, [r7, #4]
 800b112:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800b116:	bf00      	nop
 800b118:	3714      	adds	r7, #20
 800b11a:	46bd      	mov	sp, r7
 800b11c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b120:	4770      	bx	lr
 800b122:	bf00      	nop
 800b124:	0800c218 	.word	0x0800c218
 800b128:	0800c220 	.word	0x0800c220

0800b12c <__errno>:
 800b12c:	4b01      	ldr	r3, [pc, #4]	; (800b134 <__errno+0x8>)
 800b12e:	6818      	ldr	r0, [r3, #0]
 800b130:	4770      	bx	lr
 800b132:	bf00      	nop
 800b134:	24000014 	.word	0x24000014

0800b138 <__libc_init_array>:
 800b138:	b570      	push	{r4, r5, r6, lr}
 800b13a:	4d0d      	ldr	r5, [pc, #52]	; (800b170 <__libc_init_array+0x38>)
 800b13c:	4c0d      	ldr	r4, [pc, #52]	; (800b174 <__libc_init_array+0x3c>)
 800b13e:	1b64      	subs	r4, r4, r5
 800b140:	10a4      	asrs	r4, r4, #2
 800b142:	2600      	movs	r6, #0
 800b144:	42a6      	cmp	r6, r4
 800b146:	d109      	bne.n	800b15c <__libc_init_array+0x24>
 800b148:	4d0b      	ldr	r5, [pc, #44]	; (800b178 <__libc_init_array+0x40>)
 800b14a:	4c0c      	ldr	r4, [pc, #48]	; (800b17c <__libc_init_array+0x44>)
 800b14c:	f000 fffa 	bl	800c144 <_init>
 800b150:	1b64      	subs	r4, r4, r5
 800b152:	10a4      	asrs	r4, r4, #2
 800b154:	2600      	movs	r6, #0
 800b156:	42a6      	cmp	r6, r4
 800b158:	d105      	bne.n	800b166 <__libc_init_array+0x2e>
 800b15a:	bd70      	pop	{r4, r5, r6, pc}
 800b15c:	f855 3b04 	ldr.w	r3, [r5], #4
 800b160:	4798      	blx	r3
 800b162:	3601      	adds	r6, #1
 800b164:	e7ee      	b.n	800b144 <__libc_init_array+0xc>
 800b166:	f855 3b04 	ldr.w	r3, [r5], #4
 800b16a:	4798      	blx	r3
 800b16c:	3601      	adds	r6, #1
 800b16e:	e7f2      	b.n	800b156 <__libc_init_array+0x1e>
 800b170:	0800c2c8 	.word	0x0800c2c8
 800b174:	0800c2c8 	.word	0x0800c2c8
 800b178:	0800c2c8 	.word	0x0800c2c8
 800b17c:	0800c2cc 	.word	0x0800c2cc

0800b180 <memcpy>:
 800b180:	440a      	add	r2, r1
 800b182:	4291      	cmp	r1, r2
 800b184:	f100 33ff 	add.w	r3, r0, #4294967295
 800b188:	d100      	bne.n	800b18c <memcpy+0xc>
 800b18a:	4770      	bx	lr
 800b18c:	b510      	push	{r4, lr}
 800b18e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b192:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b196:	4291      	cmp	r1, r2
 800b198:	d1f9      	bne.n	800b18e <memcpy+0xe>
 800b19a:	bd10      	pop	{r4, pc}

0800b19c <memset>:
 800b19c:	4402      	add	r2, r0
 800b19e:	4603      	mov	r3, r0
 800b1a0:	4293      	cmp	r3, r2
 800b1a2:	d100      	bne.n	800b1a6 <memset+0xa>
 800b1a4:	4770      	bx	lr
 800b1a6:	f803 1b01 	strb.w	r1, [r3], #1
 800b1aa:	e7f9      	b.n	800b1a0 <memset+0x4>

0800b1ac <iprintf>:
 800b1ac:	b40f      	push	{r0, r1, r2, r3}
 800b1ae:	4b0a      	ldr	r3, [pc, #40]	; (800b1d8 <iprintf+0x2c>)
 800b1b0:	b513      	push	{r0, r1, r4, lr}
 800b1b2:	681c      	ldr	r4, [r3, #0]
 800b1b4:	b124      	cbz	r4, 800b1c0 <iprintf+0x14>
 800b1b6:	69a3      	ldr	r3, [r4, #24]
 800b1b8:	b913      	cbnz	r3, 800b1c0 <iprintf+0x14>
 800b1ba:	4620      	mov	r0, r4
 800b1bc:	f000 fa5e 	bl	800b67c <__sinit>
 800b1c0:	ab05      	add	r3, sp, #20
 800b1c2:	9a04      	ldr	r2, [sp, #16]
 800b1c4:	68a1      	ldr	r1, [r4, #8]
 800b1c6:	9301      	str	r3, [sp, #4]
 800b1c8:	4620      	mov	r0, r4
 800b1ca:	f000 fc2f 	bl	800ba2c <_vfiprintf_r>
 800b1ce:	b002      	add	sp, #8
 800b1d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b1d4:	b004      	add	sp, #16
 800b1d6:	4770      	bx	lr
 800b1d8:	24000014 	.word	0x24000014

0800b1dc <_puts_r>:
 800b1dc:	b570      	push	{r4, r5, r6, lr}
 800b1de:	460e      	mov	r6, r1
 800b1e0:	4605      	mov	r5, r0
 800b1e2:	b118      	cbz	r0, 800b1ec <_puts_r+0x10>
 800b1e4:	6983      	ldr	r3, [r0, #24]
 800b1e6:	b90b      	cbnz	r3, 800b1ec <_puts_r+0x10>
 800b1e8:	f000 fa48 	bl	800b67c <__sinit>
 800b1ec:	69ab      	ldr	r3, [r5, #24]
 800b1ee:	68ac      	ldr	r4, [r5, #8]
 800b1f0:	b913      	cbnz	r3, 800b1f8 <_puts_r+0x1c>
 800b1f2:	4628      	mov	r0, r5
 800b1f4:	f000 fa42 	bl	800b67c <__sinit>
 800b1f8:	4b2c      	ldr	r3, [pc, #176]	; (800b2ac <_puts_r+0xd0>)
 800b1fa:	429c      	cmp	r4, r3
 800b1fc:	d120      	bne.n	800b240 <_puts_r+0x64>
 800b1fe:	686c      	ldr	r4, [r5, #4]
 800b200:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b202:	07db      	lsls	r3, r3, #31
 800b204:	d405      	bmi.n	800b212 <_puts_r+0x36>
 800b206:	89a3      	ldrh	r3, [r4, #12]
 800b208:	0598      	lsls	r0, r3, #22
 800b20a:	d402      	bmi.n	800b212 <_puts_r+0x36>
 800b20c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b20e:	f000 fad3 	bl	800b7b8 <__retarget_lock_acquire_recursive>
 800b212:	89a3      	ldrh	r3, [r4, #12]
 800b214:	0719      	lsls	r1, r3, #28
 800b216:	d51d      	bpl.n	800b254 <_puts_r+0x78>
 800b218:	6923      	ldr	r3, [r4, #16]
 800b21a:	b1db      	cbz	r3, 800b254 <_puts_r+0x78>
 800b21c:	3e01      	subs	r6, #1
 800b21e:	68a3      	ldr	r3, [r4, #8]
 800b220:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800b224:	3b01      	subs	r3, #1
 800b226:	60a3      	str	r3, [r4, #8]
 800b228:	bb39      	cbnz	r1, 800b27a <_puts_r+0x9e>
 800b22a:	2b00      	cmp	r3, #0
 800b22c:	da38      	bge.n	800b2a0 <_puts_r+0xc4>
 800b22e:	4622      	mov	r2, r4
 800b230:	210a      	movs	r1, #10
 800b232:	4628      	mov	r0, r5
 800b234:	f000 f848 	bl	800b2c8 <__swbuf_r>
 800b238:	3001      	adds	r0, #1
 800b23a:	d011      	beq.n	800b260 <_puts_r+0x84>
 800b23c:	250a      	movs	r5, #10
 800b23e:	e011      	b.n	800b264 <_puts_r+0x88>
 800b240:	4b1b      	ldr	r3, [pc, #108]	; (800b2b0 <_puts_r+0xd4>)
 800b242:	429c      	cmp	r4, r3
 800b244:	d101      	bne.n	800b24a <_puts_r+0x6e>
 800b246:	68ac      	ldr	r4, [r5, #8]
 800b248:	e7da      	b.n	800b200 <_puts_r+0x24>
 800b24a:	4b1a      	ldr	r3, [pc, #104]	; (800b2b4 <_puts_r+0xd8>)
 800b24c:	429c      	cmp	r4, r3
 800b24e:	bf08      	it	eq
 800b250:	68ec      	ldreq	r4, [r5, #12]
 800b252:	e7d5      	b.n	800b200 <_puts_r+0x24>
 800b254:	4621      	mov	r1, r4
 800b256:	4628      	mov	r0, r5
 800b258:	f000 f888 	bl	800b36c <__swsetup_r>
 800b25c:	2800      	cmp	r0, #0
 800b25e:	d0dd      	beq.n	800b21c <_puts_r+0x40>
 800b260:	f04f 35ff 	mov.w	r5, #4294967295
 800b264:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b266:	07da      	lsls	r2, r3, #31
 800b268:	d405      	bmi.n	800b276 <_puts_r+0x9a>
 800b26a:	89a3      	ldrh	r3, [r4, #12]
 800b26c:	059b      	lsls	r3, r3, #22
 800b26e:	d402      	bmi.n	800b276 <_puts_r+0x9a>
 800b270:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b272:	f000 faa2 	bl	800b7ba <__retarget_lock_release_recursive>
 800b276:	4628      	mov	r0, r5
 800b278:	bd70      	pop	{r4, r5, r6, pc}
 800b27a:	2b00      	cmp	r3, #0
 800b27c:	da04      	bge.n	800b288 <_puts_r+0xac>
 800b27e:	69a2      	ldr	r2, [r4, #24]
 800b280:	429a      	cmp	r2, r3
 800b282:	dc06      	bgt.n	800b292 <_puts_r+0xb6>
 800b284:	290a      	cmp	r1, #10
 800b286:	d004      	beq.n	800b292 <_puts_r+0xb6>
 800b288:	6823      	ldr	r3, [r4, #0]
 800b28a:	1c5a      	adds	r2, r3, #1
 800b28c:	6022      	str	r2, [r4, #0]
 800b28e:	7019      	strb	r1, [r3, #0]
 800b290:	e7c5      	b.n	800b21e <_puts_r+0x42>
 800b292:	4622      	mov	r2, r4
 800b294:	4628      	mov	r0, r5
 800b296:	f000 f817 	bl	800b2c8 <__swbuf_r>
 800b29a:	3001      	adds	r0, #1
 800b29c:	d1bf      	bne.n	800b21e <_puts_r+0x42>
 800b29e:	e7df      	b.n	800b260 <_puts_r+0x84>
 800b2a0:	6823      	ldr	r3, [r4, #0]
 800b2a2:	250a      	movs	r5, #10
 800b2a4:	1c5a      	adds	r2, r3, #1
 800b2a6:	6022      	str	r2, [r4, #0]
 800b2a8:	701d      	strb	r5, [r3, #0]
 800b2aa:	e7db      	b.n	800b264 <_puts_r+0x88>
 800b2ac:	0800c24c 	.word	0x0800c24c
 800b2b0:	0800c26c 	.word	0x0800c26c
 800b2b4:	0800c22c 	.word	0x0800c22c

0800b2b8 <puts>:
 800b2b8:	4b02      	ldr	r3, [pc, #8]	; (800b2c4 <puts+0xc>)
 800b2ba:	4601      	mov	r1, r0
 800b2bc:	6818      	ldr	r0, [r3, #0]
 800b2be:	f7ff bf8d 	b.w	800b1dc <_puts_r>
 800b2c2:	bf00      	nop
 800b2c4:	24000014 	.word	0x24000014

0800b2c8 <__swbuf_r>:
 800b2c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b2ca:	460e      	mov	r6, r1
 800b2cc:	4614      	mov	r4, r2
 800b2ce:	4605      	mov	r5, r0
 800b2d0:	b118      	cbz	r0, 800b2da <__swbuf_r+0x12>
 800b2d2:	6983      	ldr	r3, [r0, #24]
 800b2d4:	b90b      	cbnz	r3, 800b2da <__swbuf_r+0x12>
 800b2d6:	f000 f9d1 	bl	800b67c <__sinit>
 800b2da:	4b21      	ldr	r3, [pc, #132]	; (800b360 <__swbuf_r+0x98>)
 800b2dc:	429c      	cmp	r4, r3
 800b2de:	d12b      	bne.n	800b338 <__swbuf_r+0x70>
 800b2e0:	686c      	ldr	r4, [r5, #4]
 800b2e2:	69a3      	ldr	r3, [r4, #24]
 800b2e4:	60a3      	str	r3, [r4, #8]
 800b2e6:	89a3      	ldrh	r3, [r4, #12]
 800b2e8:	071a      	lsls	r2, r3, #28
 800b2ea:	d52f      	bpl.n	800b34c <__swbuf_r+0x84>
 800b2ec:	6923      	ldr	r3, [r4, #16]
 800b2ee:	b36b      	cbz	r3, 800b34c <__swbuf_r+0x84>
 800b2f0:	6923      	ldr	r3, [r4, #16]
 800b2f2:	6820      	ldr	r0, [r4, #0]
 800b2f4:	1ac0      	subs	r0, r0, r3
 800b2f6:	6963      	ldr	r3, [r4, #20]
 800b2f8:	b2f6      	uxtb	r6, r6
 800b2fa:	4283      	cmp	r3, r0
 800b2fc:	4637      	mov	r7, r6
 800b2fe:	dc04      	bgt.n	800b30a <__swbuf_r+0x42>
 800b300:	4621      	mov	r1, r4
 800b302:	4628      	mov	r0, r5
 800b304:	f000 f926 	bl	800b554 <_fflush_r>
 800b308:	bb30      	cbnz	r0, 800b358 <__swbuf_r+0x90>
 800b30a:	68a3      	ldr	r3, [r4, #8]
 800b30c:	3b01      	subs	r3, #1
 800b30e:	60a3      	str	r3, [r4, #8]
 800b310:	6823      	ldr	r3, [r4, #0]
 800b312:	1c5a      	adds	r2, r3, #1
 800b314:	6022      	str	r2, [r4, #0]
 800b316:	701e      	strb	r6, [r3, #0]
 800b318:	6963      	ldr	r3, [r4, #20]
 800b31a:	3001      	adds	r0, #1
 800b31c:	4283      	cmp	r3, r0
 800b31e:	d004      	beq.n	800b32a <__swbuf_r+0x62>
 800b320:	89a3      	ldrh	r3, [r4, #12]
 800b322:	07db      	lsls	r3, r3, #31
 800b324:	d506      	bpl.n	800b334 <__swbuf_r+0x6c>
 800b326:	2e0a      	cmp	r6, #10
 800b328:	d104      	bne.n	800b334 <__swbuf_r+0x6c>
 800b32a:	4621      	mov	r1, r4
 800b32c:	4628      	mov	r0, r5
 800b32e:	f000 f911 	bl	800b554 <_fflush_r>
 800b332:	b988      	cbnz	r0, 800b358 <__swbuf_r+0x90>
 800b334:	4638      	mov	r0, r7
 800b336:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b338:	4b0a      	ldr	r3, [pc, #40]	; (800b364 <__swbuf_r+0x9c>)
 800b33a:	429c      	cmp	r4, r3
 800b33c:	d101      	bne.n	800b342 <__swbuf_r+0x7a>
 800b33e:	68ac      	ldr	r4, [r5, #8]
 800b340:	e7cf      	b.n	800b2e2 <__swbuf_r+0x1a>
 800b342:	4b09      	ldr	r3, [pc, #36]	; (800b368 <__swbuf_r+0xa0>)
 800b344:	429c      	cmp	r4, r3
 800b346:	bf08      	it	eq
 800b348:	68ec      	ldreq	r4, [r5, #12]
 800b34a:	e7ca      	b.n	800b2e2 <__swbuf_r+0x1a>
 800b34c:	4621      	mov	r1, r4
 800b34e:	4628      	mov	r0, r5
 800b350:	f000 f80c 	bl	800b36c <__swsetup_r>
 800b354:	2800      	cmp	r0, #0
 800b356:	d0cb      	beq.n	800b2f0 <__swbuf_r+0x28>
 800b358:	f04f 37ff 	mov.w	r7, #4294967295
 800b35c:	e7ea      	b.n	800b334 <__swbuf_r+0x6c>
 800b35e:	bf00      	nop
 800b360:	0800c24c 	.word	0x0800c24c
 800b364:	0800c26c 	.word	0x0800c26c
 800b368:	0800c22c 	.word	0x0800c22c

0800b36c <__swsetup_r>:
 800b36c:	4b32      	ldr	r3, [pc, #200]	; (800b438 <__swsetup_r+0xcc>)
 800b36e:	b570      	push	{r4, r5, r6, lr}
 800b370:	681d      	ldr	r5, [r3, #0]
 800b372:	4606      	mov	r6, r0
 800b374:	460c      	mov	r4, r1
 800b376:	b125      	cbz	r5, 800b382 <__swsetup_r+0x16>
 800b378:	69ab      	ldr	r3, [r5, #24]
 800b37a:	b913      	cbnz	r3, 800b382 <__swsetup_r+0x16>
 800b37c:	4628      	mov	r0, r5
 800b37e:	f000 f97d 	bl	800b67c <__sinit>
 800b382:	4b2e      	ldr	r3, [pc, #184]	; (800b43c <__swsetup_r+0xd0>)
 800b384:	429c      	cmp	r4, r3
 800b386:	d10f      	bne.n	800b3a8 <__swsetup_r+0x3c>
 800b388:	686c      	ldr	r4, [r5, #4]
 800b38a:	89a3      	ldrh	r3, [r4, #12]
 800b38c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b390:	0719      	lsls	r1, r3, #28
 800b392:	d42c      	bmi.n	800b3ee <__swsetup_r+0x82>
 800b394:	06dd      	lsls	r5, r3, #27
 800b396:	d411      	bmi.n	800b3bc <__swsetup_r+0x50>
 800b398:	2309      	movs	r3, #9
 800b39a:	6033      	str	r3, [r6, #0]
 800b39c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800b3a0:	81a3      	strh	r3, [r4, #12]
 800b3a2:	f04f 30ff 	mov.w	r0, #4294967295
 800b3a6:	e03e      	b.n	800b426 <__swsetup_r+0xba>
 800b3a8:	4b25      	ldr	r3, [pc, #148]	; (800b440 <__swsetup_r+0xd4>)
 800b3aa:	429c      	cmp	r4, r3
 800b3ac:	d101      	bne.n	800b3b2 <__swsetup_r+0x46>
 800b3ae:	68ac      	ldr	r4, [r5, #8]
 800b3b0:	e7eb      	b.n	800b38a <__swsetup_r+0x1e>
 800b3b2:	4b24      	ldr	r3, [pc, #144]	; (800b444 <__swsetup_r+0xd8>)
 800b3b4:	429c      	cmp	r4, r3
 800b3b6:	bf08      	it	eq
 800b3b8:	68ec      	ldreq	r4, [r5, #12]
 800b3ba:	e7e6      	b.n	800b38a <__swsetup_r+0x1e>
 800b3bc:	0758      	lsls	r0, r3, #29
 800b3be:	d512      	bpl.n	800b3e6 <__swsetup_r+0x7a>
 800b3c0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b3c2:	b141      	cbz	r1, 800b3d6 <__swsetup_r+0x6a>
 800b3c4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b3c8:	4299      	cmp	r1, r3
 800b3ca:	d002      	beq.n	800b3d2 <__swsetup_r+0x66>
 800b3cc:	4630      	mov	r0, r6
 800b3ce:	f000 fa59 	bl	800b884 <_free_r>
 800b3d2:	2300      	movs	r3, #0
 800b3d4:	6363      	str	r3, [r4, #52]	; 0x34
 800b3d6:	89a3      	ldrh	r3, [r4, #12]
 800b3d8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800b3dc:	81a3      	strh	r3, [r4, #12]
 800b3de:	2300      	movs	r3, #0
 800b3e0:	6063      	str	r3, [r4, #4]
 800b3e2:	6923      	ldr	r3, [r4, #16]
 800b3e4:	6023      	str	r3, [r4, #0]
 800b3e6:	89a3      	ldrh	r3, [r4, #12]
 800b3e8:	f043 0308 	orr.w	r3, r3, #8
 800b3ec:	81a3      	strh	r3, [r4, #12]
 800b3ee:	6923      	ldr	r3, [r4, #16]
 800b3f0:	b94b      	cbnz	r3, 800b406 <__swsetup_r+0x9a>
 800b3f2:	89a3      	ldrh	r3, [r4, #12]
 800b3f4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800b3f8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b3fc:	d003      	beq.n	800b406 <__swsetup_r+0x9a>
 800b3fe:	4621      	mov	r1, r4
 800b400:	4630      	mov	r0, r6
 800b402:	f000 f9ff 	bl	800b804 <__smakebuf_r>
 800b406:	89a0      	ldrh	r0, [r4, #12]
 800b408:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b40c:	f010 0301 	ands.w	r3, r0, #1
 800b410:	d00a      	beq.n	800b428 <__swsetup_r+0xbc>
 800b412:	2300      	movs	r3, #0
 800b414:	60a3      	str	r3, [r4, #8]
 800b416:	6963      	ldr	r3, [r4, #20]
 800b418:	425b      	negs	r3, r3
 800b41a:	61a3      	str	r3, [r4, #24]
 800b41c:	6923      	ldr	r3, [r4, #16]
 800b41e:	b943      	cbnz	r3, 800b432 <__swsetup_r+0xc6>
 800b420:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800b424:	d1ba      	bne.n	800b39c <__swsetup_r+0x30>
 800b426:	bd70      	pop	{r4, r5, r6, pc}
 800b428:	0781      	lsls	r1, r0, #30
 800b42a:	bf58      	it	pl
 800b42c:	6963      	ldrpl	r3, [r4, #20]
 800b42e:	60a3      	str	r3, [r4, #8]
 800b430:	e7f4      	b.n	800b41c <__swsetup_r+0xb0>
 800b432:	2000      	movs	r0, #0
 800b434:	e7f7      	b.n	800b426 <__swsetup_r+0xba>
 800b436:	bf00      	nop
 800b438:	24000014 	.word	0x24000014
 800b43c:	0800c24c 	.word	0x0800c24c
 800b440:	0800c26c 	.word	0x0800c26c
 800b444:	0800c22c 	.word	0x0800c22c

0800b448 <__sflush_r>:
 800b448:	898a      	ldrh	r2, [r1, #12]
 800b44a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b44e:	4605      	mov	r5, r0
 800b450:	0710      	lsls	r0, r2, #28
 800b452:	460c      	mov	r4, r1
 800b454:	d458      	bmi.n	800b508 <__sflush_r+0xc0>
 800b456:	684b      	ldr	r3, [r1, #4]
 800b458:	2b00      	cmp	r3, #0
 800b45a:	dc05      	bgt.n	800b468 <__sflush_r+0x20>
 800b45c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800b45e:	2b00      	cmp	r3, #0
 800b460:	dc02      	bgt.n	800b468 <__sflush_r+0x20>
 800b462:	2000      	movs	r0, #0
 800b464:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b468:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b46a:	2e00      	cmp	r6, #0
 800b46c:	d0f9      	beq.n	800b462 <__sflush_r+0x1a>
 800b46e:	2300      	movs	r3, #0
 800b470:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800b474:	682f      	ldr	r7, [r5, #0]
 800b476:	602b      	str	r3, [r5, #0]
 800b478:	d032      	beq.n	800b4e0 <__sflush_r+0x98>
 800b47a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800b47c:	89a3      	ldrh	r3, [r4, #12]
 800b47e:	075a      	lsls	r2, r3, #29
 800b480:	d505      	bpl.n	800b48e <__sflush_r+0x46>
 800b482:	6863      	ldr	r3, [r4, #4]
 800b484:	1ac0      	subs	r0, r0, r3
 800b486:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b488:	b10b      	cbz	r3, 800b48e <__sflush_r+0x46>
 800b48a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b48c:	1ac0      	subs	r0, r0, r3
 800b48e:	2300      	movs	r3, #0
 800b490:	4602      	mov	r2, r0
 800b492:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b494:	6a21      	ldr	r1, [r4, #32]
 800b496:	4628      	mov	r0, r5
 800b498:	47b0      	blx	r6
 800b49a:	1c43      	adds	r3, r0, #1
 800b49c:	89a3      	ldrh	r3, [r4, #12]
 800b49e:	d106      	bne.n	800b4ae <__sflush_r+0x66>
 800b4a0:	6829      	ldr	r1, [r5, #0]
 800b4a2:	291d      	cmp	r1, #29
 800b4a4:	d82c      	bhi.n	800b500 <__sflush_r+0xb8>
 800b4a6:	4a2a      	ldr	r2, [pc, #168]	; (800b550 <__sflush_r+0x108>)
 800b4a8:	40ca      	lsrs	r2, r1
 800b4aa:	07d6      	lsls	r6, r2, #31
 800b4ac:	d528      	bpl.n	800b500 <__sflush_r+0xb8>
 800b4ae:	2200      	movs	r2, #0
 800b4b0:	6062      	str	r2, [r4, #4]
 800b4b2:	04d9      	lsls	r1, r3, #19
 800b4b4:	6922      	ldr	r2, [r4, #16]
 800b4b6:	6022      	str	r2, [r4, #0]
 800b4b8:	d504      	bpl.n	800b4c4 <__sflush_r+0x7c>
 800b4ba:	1c42      	adds	r2, r0, #1
 800b4bc:	d101      	bne.n	800b4c2 <__sflush_r+0x7a>
 800b4be:	682b      	ldr	r3, [r5, #0]
 800b4c0:	b903      	cbnz	r3, 800b4c4 <__sflush_r+0x7c>
 800b4c2:	6560      	str	r0, [r4, #84]	; 0x54
 800b4c4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b4c6:	602f      	str	r7, [r5, #0]
 800b4c8:	2900      	cmp	r1, #0
 800b4ca:	d0ca      	beq.n	800b462 <__sflush_r+0x1a>
 800b4cc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b4d0:	4299      	cmp	r1, r3
 800b4d2:	d002      	beq.n	800b4da <__sflush_r+0x92>
 800b4d4:	4628      	mov	r0, r5
 800b4d6:	f000 f9d5 	bl	800b884 <_free_r>
 800b4da:	2000      	movs	r0, #0
 800b4dc:	6360      	str	r0, [r4, #52]	; 0x34
 800b4de:	e7c1      	b.n	800b464 <__sflush_r+0x1c>
 800b4e0:	6a21      	ldr	r1, [r4, #32]
 800b4e2:	2301      	movs	r3, #1
 800b4e4:	4628      	mov	r0, r5
 800b4e6:	47b0      	blx	r6
 800b4e8:	1c41      	adds	r1, r0, #1
 800b4ea:	d1c7      	bne.n	800b47c <__sflush_r+0x34>
 800b4ec:	682b      	ldr	r3, [r5, #0]
 800b4ee:	2b00      	cmp	r3, #0
 800b4f0:	d0c4      	beq.n	800b47c <__sflush_r+0x34>
 800b4f2:	2b1d      	cmp	r3, #29
 800b4f4:	d001      	beq.n	800b4fa <__sflush_r+0xb2>
 800b4f6:	2b16      	cmp	r3, #22
 800b4f8:	d101      	bne.n	800b4fe <__sflush_r+0xb6>
 800b4fa:	602f      	str	r7, [r5, #0]
 800b4fc:	e7b1      	b.n	800b462 <__sflush_r+0x1a>
 800b4fe:	89a3      	ldrh	r3, [r4, #12]
 800b500:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b504:	81a3      	strh	r3, [r4, #12]
 800b506:	e7ad      	b.n	800b464 <__sflush_r+0x1c>
 800b508:	690f      	ldr	r7, [r1, #16]
 800b50a:	2f00      	cmp	r7, #0
 800b50c:	d0a9      	beq.n	800b462 <__sflush_r+0x1a>
 800b50e:	0793      	lsls	r3, r2, #30
 800b510:	680e      	ldr	r6, [r1, #0]
 800b512:	bf08      	it	eq
 800b514:	694b      	ldreq	r3, [r1, #20]
 800b516:	600f      	str	r7, [r1, #0]
 800b518:	bf18      	it	ne
 800b51a:	2300      	movne	r3, #0
 800b51c:	eba6 0807 	sub.w	r8, r6, r7
 800b520:	608b      	str	r3, [r1, #8]
 800b522:	f1b8 0f00 	cmp.w	r8, #0
 800b526:	dd9c      	ble.n	800b462 <__sflush_r+0x1a>
 800b528:	6a21      	ldr	r1, [r4, #32]
 800b52a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800b52c:	4643      	mov	r3, r8
 800b52e:	463a      	mov	r2, r7
 800b530:	4628      	mov	r0, r5
 800b532:	47b0      	blx	r6
 800b534:	2800      	cmp	r0, #0
 800b536:	dc06      	bgt.n	800b546 <__sflush_r+0xfe>
 800b538:	89a3      	ldrh	r3, [r4, #12]
 800b53a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b53e:	81a3      	strh	r3, [r4, #12]
 800b540:	f04f 30ff 	mov.w	r0, #4294967295
 800b544:	e78e      	b.n	800b464 <__sflush_r+0x1c>
 800b546:	4407      	add	r7, r0
 800b548:	eba8 0800 	sub.w	r8, r8, r0
 800b54c:	e7e9      	b.n	800b522 <__sflush_r+0xda>
 800b54e:	bf00      	nop
 800b550:	20400001 	.word	0x20400001

0800b554 <_fflush_r>:
 800b554:	b538      	push	{r3, r4, r5, lr}
 800b556:	690b      	ldr	r3, [r1, #16]
 800b558:	4605      	mov	r5, r0
 800b55a:	460c      	mov	r4, r1
 800b55c:	b913      	cbnz	r3, 800b564 <_fflush_r+0x10>
 800b55e:	2500      	movs	r5, #0
 800b560:	4628      	mov	r0, r5
 800b562:	bd38      	pop	{r3, r4, r5, pc}
 800b564:	b118      	cbz	r0, 800b56e <_fflush_r+0x1a>
 800b566:	6983      	ldr	r3, [r0, #24]
 800b568:	b90b      	cbnz	r3, 800b56e <_fflush_r+0x1a>
 800b56a:	f000 f887 	bl	800b67c <__sinit>
 800b56e:	4b14      	ldr	r3, [pc, #80]	; (800b5c0 <_fflush_r+0x6c>)
 800b570:	429c      	cmp	r4, r3
 800b572:	d11b      	bne.n	800b5ac <_fflush_r+0x58>
 800b574:	686c      	ldr	r4, [r5, #4]
 800b576:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b57a:	2b00      	cmp	r3, #0
 800b57c:	d0ef      	beq.n	800b55e <_fflush_r+0xa>
 800b57e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b580:	07d0      	lsls	r0, r2, #31
 800b582:	d404      	bmi.n	800b58e <_fflush_r+0x3a>
 800b584:	0599      	lsls	r1, r3, #22
 800b586:	d402      	bmi.n	800b58e <_fflush_r+0x3a>
 800b588:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b58a:	f000 f915 	bl	800b7b8 <__retarget_lock_acquire_recursive>
 800b58e:	4628      	mov	r0, r5
 800b590:	4621      	mov	r1, r4
 800b592:	f7ff ff59 	bl	800b448 <__sflush_r>
 800b596:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b598:	07da      	lsls	r2, r3, #31
 800b59a:	4605      	mov	r5, r0
 800b59c:	d4e0      	bmi.n	800b560 <_fflush_r+0xc>
 800b59e:	89a3      	ldrh	r3, [r4, #12]
 800b5a0:	059b      	lsls	r3, r3, #22
 800b5a2:	d4dd      	bmi.n	800b560 <_fflush_r+0xc>
 800b5a4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b5a6:	f000 f908 	bl	800b7ba <__retarget_lock_release_recursive>
 800b5aa:	e7d9      	b.n	800b560 <_fflush_r+0xc>
 800b5ac:	4b05      	ldr	r3, [pc, #20]	; (800b5c4 <_fflush_r+0x70>)
 800b5ae:	429c      	cmp	r4, r3
 800b5b0:	d101      	bne.n	800b5b6 <_fflush_r+0x62>
 800b5b2:	68ac      	ldr	r4, [r5, #8]
 800b5b4:	e7df      	b.n	800b576 <_fflush_r+0x22>
 800b5b6:	4b04      	ldr	r3, [pc, #16]	; (800b5c8 <_fflush_r+0x74>)
 800b5b8:	429c      	cmp	r4, r3
 800b5ba:	bf08      	it	eq
 800b5bc:	68ec      	ldreq	r4, [r5, #12]
 800b5be:	e7da      	b.n	800b576 <_fflush_r+0x22>
 800b5c0:	0800c24c 	.word	0x0800c24c
 800b5c4:	0800c26c 	.word	0x0800c26c
 800b5c8:	0800c22c 	.word	0x0800c22c

0800b5cc <std>:
 800b5cc:	2300      	movs	r3, #0
 800b5ce:	b510      	push	{r4, lr}
 800b5d0:	4604      	mov	r4, r0
 800b5d2:	e9c0 3300 	strd	r3, r3, [r0]
 800b5d6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b5da:	6083      	str	r3, [r0, #8]
 800b5dc:	8181      	strh	r1, [r0, #12]
 800b5de:	6643      	str	r3, [r0, #100]	; 0x64
 800b5e0:	81c2      	strh	r2, [r0, #14]
 800b5e2:	6183      	str	r3, [r0, #24]
 800b5e4:	4619      	mov	r1, r3
 800b5e6:	2208      	movs	r2, #8
 800b5e8:	305c      	adds	r0, #92	; 0x5c
 800b5ea:	f7ff fdd7 	bl	800b19c <memset>
 800b5ee:	4b05      	ldr	r3, [pc, #20]	; (800b604 <std+0x38>)
 800b5f0:	6263      	str	r3, [r4, #36]	; 0x24
 800b5f2:	4b05      	ldr	r3, [pc, #20]	; (800b608 <std+0x3c>)
 800b5f4:	62a3      	str	r3, [r4, #40]	; 0x28
 800b5f6:	4b05      	ldr	r3, [pc, #20]	; (800b60c <std+0x40>)
 800b5f8:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b5fa:	4b05      	ldr	r3, [pc, #20]	; (800b610 <std+0x44>)
 800b5fc:	6224      	str	r4, [r4, #32]
 800b5fe:	6323      	str	r3, [r4, #48]	; 0x30
 800b600:	bd10      	pop	{r4, pc}
 800b602:	bf00      	nop
 800b604:	0800bfd5 	.word	0x0800bfd5
 800b608:	0800bff7 	.word	0x0800bff7
 800b60c:	0800c02f 	.word	0x0800c02f
 800b610:	0800c053 	.word	0x0800c053

0800b614 <_cleanup_r>:
 800b614:	4901      	ldr	r1, [pc, #4]	; (800b61c <_cleanup_r+0x8>)
 800b616:	f000 b8af 	b.w	800b778 <_fwalk_reent>
 800b61a:	bf00      	nop
 800b61c:	0800b555 	.word	0x0800b555

0800b620 <__sfmoreglue>:
 800b620:	b570      	push	{r4, r5, r6, lr}
 800b622:	1e4a      	subs	r2, r1, #1
 800b624:	2568      	movs	r5, #104	; 0x68
 800b626:	4355      	muls	r5, r2
 800b628:	460e      	mov	r6, r1
 800b62a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800b62e:	f000 f979 	bl	800b924 <_malloc_r>
 800b632:	4604      	mov	r4, r0
 800b634:	b140      	cbz	r0, 800b648 <__sfmoreglue+0x28>
 800b636:	2100      	movs	r1, #0
 800b638:	e9c0 1600 	strd	r1, r6, [r0]
 800b63c:	300c      	adds	r0, #12
 800b63e:	60a0      	str	r0, [r4, #8]
 800b640:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800b644:	f7ff fdaa 	bl	800b19c <memset>
 800b648:	4620      	mov	r0, r4
 800b64a:	bd70      	pop	{r4, r5, r6, pc}

0800b64c <__sfp_lock_acquire>:
 800b64c:	4801      	ldr	r0, [pc, #4]	; (800b654 <__sfp_lock_acquire+0x8>)
 800b64e:	f000 b8b3 	b.w	800b7b8 <__retarget_lock_acquire_recursive>
 800b652:	bf00      	nop
 800b654:	240045d0 	.word	0x240045d0

0800b658 <__sfp_lock_release>:
 800b658:	4801      	ldr	r0, [pc, #4]	; (800b660 <__sfp_lock_release+0x8>)
 800b65a:	f000 b8ae 	b.w	800b7ba <__retarget_lock_release_recursive>
 800b65e:	bf00      	nop
 800b660:	240045d0 	.word	0x240045d0

0800b664 <__sinit_lock_acquire>:
 800b664:	4801      	ldr	r0, [pc, #4]	; (800b66c <__sinit_lock_acquire+0x8>)
 800b666:	f000 b8a7 	b.w	800b7b8 <__retarget_lock_acquire_recursive>
 800b66a:	bf00      	nop
 800b66c:	240045cb 	.word	0x240045cb

0800b670 <__sinit_lock_release>:
 800b670:	4801      	ldr	r0, [pc, #4]	; (800b678 <__sinit_lock_release+0x8>)
 800b672:	f000 b8a2 	b.w	800b7ba <__retarget_lock_release_recursive>
 800b676:	bf00      	nop
 800b678:	240045cb 	.word	0x240045cb

0800b67c <__sinit>:
 800b67c:	b510      	push	{r4, lr}
 800b67e:	4604      	mov	r4, r0
 800b680:	f7ff fff0 	bl	800b664 <__sinit_lock_acquire>
 800b684:	69a3      	ldr	r3, [r4, #24]
 800b686:	b11b      	cbz	r3, 800b690 <__sinit+0x14>
 800b688:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b68c:	f7ff bff0 	b.w	800b670 <__sinit_lock_release>
 800b690:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800b694:	6523      	str	r3, [r4, #80]	; 0x50
 800b696:	4b13      	ldr	r3, [pc, #76]	; (800b6e4 <__sinit+0x68>)
 800b698:	4a13      	ldr	r2, [pc, #76]	; (800b6e8 <__sinit+0x6c>)
 800b69a:	681b      	ldr	r3, [r3, #0]
 800b69c:	62a2      	str	r2, [r4, #40]	; 0x28
 800b69e:	42a3      	cmp	r3, r4
 800b6a0:	bf04      	itt	eq
 800b6a2:	2301      	moveq	r3, #1
 800b6a4:	61a3      	streq	r3, [r4, #24]
 800b6a6:	4620      	mov	r0, r4
 800b6a8:	f000 f820 	bl	800b6ec <__sfp>
 800b6ac:	6060      	str	r0, [r4, #4]
 800b6ae:	4620      	mov	r0, r4
 800b6b0:	f000 f81c 	bl	800b6ec <__sfp>
 800b6b4:	60a0      	str	r0, [r4, #8]
 800b6b6:	4620      	mov	r0, r4
 800b6b8:	f000 f818 	bl	800b6ec <__sfp>
 800b6bc:	2200      	movs	r2, #0
 800b6be:	60e0      	str	r0, [r4, #12]
 800b6c0:	2104      	movs	r1, #4
 800b6c2:	6860      	ldr	r0, [r4, #4]
 800b6c4:	f7ff ff82 	bl	800b5cc <std>
 800b6c8:	68a0      	ldr	r0, [r4, #8]
 800b6ca:	2201      	movs	r2, #1
 800b6cc:	2109      	movs	r1, #9
 800b6ce:	f7ff ff7d 	bl	800b5cc <std>
 800b6d2:	68e0      	ldr	r0, [r4, #12]
 800b6d4:	2202      	movs	r2, #2
 800b6d6:	2112      	movs	r1, #18
 800b6d8:	f7ff ff78 	bl	800b5cc <std>
 800b6dc:	2301      	movs	r3, #1
 800b6de:	61a3      	str	r3, [r4, #24]
 800b6e0:	e7d2      	b.n	800b688 <__sinit+0xc>
 800b6e2:	bf00      	nop
 800b6e4:	0800c228 	.word	0x0800c228
 800b6e8:	0800b615 	.word	0x0800b615

0800b6ec <__sfp>:
 800b6ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b6ee:	4607      	mov	r7, r0
 800b6f0:	f7ff ffac 	bl	800b64c <__sfp_lock_acquire>
 800b6f4:	4b1e      	ldr	r3, [pc, #120]	; (800b770 <__sfp+0x84>)
 800b6f6:	681e      	ldr	r6, [r3, #0]
 800b6f8:	69b3      	ldr	r3, [r6, #24]
 800b6fa:	b913      	cbnz	r3, 800b702 <__sfp+0x16>
 800b6fc:	4630      	mov	r0, r6
 800b6fe:	f7ff ffbd 	bl	800b67c <__sinit>
 800b702:	3648      	adds	r6, #72	; 0x48
 800b704:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800b708:	3b01      	subs	r3, #1
 800b70a:	d503      	bpl.n	800b714 <__sfp+0x28>
 800b70c:	6833      	ldr	r3, [r6, #0]
 800b70e:	b30b      	cbz	r3, 800b754 <__sfp+0x68>
 800b710:	6836      	ldr	r6, [r6, #0]
 800b712:	e7f7      	b.n	800b704 <__sfp+0x18>
 800b714:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800b718:	b9d5      	cbnz	r5, 800b750 <__sfp+0x64>
 800b71a:	4b16      	ldr	r3, [pc, #88]	; (800b774 <__sfp+0x88>)
 800b71c:	60e3      	str	r3, [r4, #12]
 800b71e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800b722:	6665      	str	r5, [r4, #100]	; 0x64
 800b724:	f000 f847 	bl	800b7b6 <__retarget_lock_init_recursive>
 800b728:	f7ff ff96 	bl	800b658 <__sfp_lock_release>
 800b72c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800b730:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800b734:	6025      	str	r5, [r4, #0]
 800b736:	61a5      	str	r5, [r4, #24]
 800b738:	2208      	movs	r2, #8
 800b73a:	4629      	mov	r1, r5
 800b73c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800b740:	f7ff fd2c 	bl	800b19c <memset>
 800b744:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800b748:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800b74c:	4620      	mov	r0, r4
 800b74e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b750:	3468      	adds	r4, #104	; 0x68
 800b752:	e7d9      	b.n	800b708 <__sfp+0x1c>
 800b754:	2104      	movs	r1, #4
 800b756:	4638      	mov	r0, r7
 800b758:	f7ff ff62 	bl	800b620 <__sfmoreglue>
 800b75c:	4604      	mov	r4, r0
 800b75e:	6030      	str	r0, [r6, #0]
 800b760:	2800      	cmp	r0, #0
 800b762:	d1d5      	bne.n	800b710 <__sfp+0x24>
 800b764:	f7ff ff78 	bl	800b658 <__sfp_lock_release>
 800b768:	230c      	movs	r3, #12
 800b76a:	603b      	str	r3, [r7, #0]
 800b76c:	e7ee      	b.n	800b74c <__sfp+0x60>
 800b76e:	bf00      	nop
 800b770:	0800c228 	.word	0x0800c228
 800b774:	ffff0001 	.word	0xffff0001

0800b778 <_fwalk_reent>:
 800b778:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b77c:	4606      	mov	r6, r0
 800b77e:	4688      	mov	r8, r1
 800b780:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800b784:	2700      	movs	r7, #0
 800b786:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b78a:	f1b9 0901 	subs.w	r9, r9, #1
 800b78e:	d505      	bpl.n	800b79c <_fwalk_reent+0x24>
 800b790:	6824      	ldr	r4, [r4, #0]
 800b792:	2c00      	cmp	r4, #0
 800b794:	d1f7      	bne.n	800b786 <_fwalk_reent+0xe>
 800b796:	4638      	mov	r0, r7
 800b798:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b79c:	89ab      	ldrh	r3, [r5, #12]
 800b79e:	2b01      	cmp	r3, #1
 800b7a0:	d907      	bls.n	800b7b2 <_fwalk_reent+0x3a>
 800b7a2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b7a6:	3301      	adds	r3, #1
 800b7a8:	d003      	beq.n	800b7b2 <_fwalk_reent+0x3a>
 800b7aa:	4629      	mov	r1, r5
 800b7ac:	4630      	mov	r0, r6
 800b7ae:	47c0      	blx	r8
 800b7b0:	4307      	orrs	r7, r0
 800b7b2:	3568      	adds	r5, #104	; 0x68
 800b7b4:	e7e9      	b.n	800b78a <_fwalk_reent+0x12>

0800b7b6 <__retarget_lock_init_recursive>:
 800b7b6:	4770      	bx	lr

0800b7b8 <__retarget_lock_acquire_recursive>:
 800b7b8:	4770      	bx	lr

0800b7ba <__retarget_lock_release_recursive>:
 800b7ba:	4770      	bx	lr

0800b7bc <__swhatbuf_r>:
 800b7bc:	b570      	push	{r4, r5, r6, lr}
 800b7be:	460e      	mov	r6, r1
 800b7c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b7c4:	2900      	cmp	r1, #0
 800b7c6:	b096      	sub	sp, #88	; 0x58
 800b7c8:	4614      	mov	r4, r2
 800b7ca:	461d      	mov	r5, r3
 800b7cc:	da07      	bge.n	800b7de <__swhatbuf_r+0x22>
 800b7ce:	2300      	movs	r3, #0
 800b7d0:	602b      	str	r3, [r5, #0]
 800b7d2:	89b3      	ldrh	r3, [r6, #12]
 800b7d4:	061a      	lsls	r2, r3, #24
 800b7d6:	d410      	bmi.n	800b7fa <__swhatbuf_r+0x3e>
 800b7d8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b7dc:	e00e      	b.n	800b7fc <__swhatbuf_r+0x40>
 800b7de:	466a      	mov	r2, sp
 800b7e0:	f000 fc5e 	bl	800c0a0 <_fstat_r>
 800b7e4:	2800      	cmp	r0, #0
 800b7e6:	dbf2      	blt.n	800b7ce <__swhatbuf_r+0x12>
 800b7e8:	9a01      	ldr	r2, [sp, #4]
 800b7ea:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800b7ee:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800b7f2:	425a      	negs	r2, r3
 800b7f4:	415a      	adcs	r2, r3
 800b7f6:	602a      	str	r2, [r5, #0]
 800b7f8:	e7ee      	b.n	800b7d8 <__swhatbuf_r+0x1c>
 800b7fa:	2340      	movs	r3, #64	; 0x40
 800b7fc:	2000      	movs	r0, #0
 800b7fe:	6023      	str	r3, [r4, #0]
 800b800:	b016      	add	sp, #88	; 0x58
 800b802:	bd70      	pop	{r4, r5, r6, pc}

0800b804 <__smakebuf_r>:
 800b804:	898b      	ldrh	r3, [r1, #12]
 800b806:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800b808:	079d      	lsls	r5, r3, #30
 800b80a:	4606      	mov	r6, r0
 800b80c:	460c      	mov	r4, r1
 800b80e:	d507      	bpl.n	800b820 <__smakebuf_r+0x1c>
 800b810:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800b814:	6023      	str	r3, [r4, #0]
 800b816:	6123      	str	r3, [r4, #16]
 800b818:	2301      	movs	r3, #1
 800b81a:	6163      	str	r3, [r4, #20]
 800b81c:	b002      	add	sp, #8
 800b81e:	bd70      	pop	{r4, r5, r6, pc}
 800b820:	ab01      	add	r3, sp, #4
 800b822:	466a      	mov	r2, sp
 800b824:	f7ff ffca 	bl	800b7bc <__swhatbuf_r>
 800b828:	9900      	ldr	r1, [sp, #0]
 800b82a:	4605      	mov	r5, r0
 800b82c:	4630      	mov	r0, r6
 800b82e:	f000 f879 	bl	800b924 <_malloc_r>
 800b832:	b948      	cbnz	r0, 800b848 <__smakebuf_r+0x44>
 800b834:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b838:	059a      	lsls	r2, r3, #22
 800b83a:	d4ef      	bmi.n	800b81c <__smakebuf_r+0x18>
 800b83c:	f023 0303 	bic.w	r3, r3, #3
 800b840:	f043 0302 	orr.w	r3, r3, #2
 800b844:	81a3      	strh	r3, [r4, #12]
 800b846:	e7e3      	b.n	800b810 <__smakebuf_r+0xc>
 800b848:	4b0d      	ldr	r3, [pc, #52]	; (800b880 <__smakebuf_r+0x7c>)
 800b84a:	62b3      	str	r3, [r6, #40]	; 0x28
 800b84c:	89a3      	ldrh	r3, [r4, #12]
 800b84e:	6020      	str	r0, [r4, #0]
 800b850:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b854:	81a3      	strh	r3, [r4, #12]
 800b856:	9b00      	ldr	r3, [sp, #0]
 800b858:	6163      	str	r3, [r4, #20]
 800b85a:	9b01      	ldr	r3, [sp, #4]
 800b85c:	6120      	str	r0, [r4, #16]
 800b85e:	b15b      	cbz	r3, 800b878 <__smakebuf_r+0x74>
 800b860:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b864:	4630      	mov	r0, r6
 800b866:	f000 fc2d 	bl	800c0c4 <_isatty_r>
 800b86a:	b128      	cbz	r0, 800b878 <__smakebuf_r+0x74>
 800b86c:	89a3      	ldrh	r3, [r4, #12]
 800b86e:	f023 0303 	bic.w	r3, r3, #3
 800b872:	f043 0301 	orr.w	r3, r3, #1
 800b876:	81a3      	strh	r3, [r4, #12]
 800b878:	89a0      	ldrh	r0, [r4, #12]
 800b87a:	4305      	orrs	r5, r0
 800b87c:	81a5      	strh	r5, [r4, #12]
 800b87e:	e7cd      	b.n	800b81c <__smakebuf_r+0x18>
 800b880:	0800b615 	.word	0x0800b615

0800b884 <_free_r>:
 800b884:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b886:	2900      	cmp	r1, #0
 800b888:	d048      	beq.n	800b91c <_free_r+0x98>
 800b88a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b88e:	9001      	str	r0, [sp, #4]
 800b890:	2b00      	cmp	r3, #0
 800b892:	f1a1 0404 	sub.w	r4, r1, #4
 800b896:	bfb8      	it	lt
 800b898:	18e4      	addlt	r4, r4, r3
 800b89a:	f000 fc35 	bl	800c108 <__malloc_lock>
 800b89e:	4a20      	ldr	r2, [pc, #128]	; (800b920 <_free_r+0x9c>)
 800b8a0:	9801      	ldr	r0, [sp, #4]
 800b8a2:	6813      	ldr	r3, [r2, #0]
 800b8a4:	4615      	mov	r5, r2
 800b8a6:	b933      	cbnz	r3, 800b8b6 <_free_r+0x32>
 800b8a8:	6063      	str	r3, [r4, #4]
 800b8aa:	6014      	str	r4, [r2, #0]
 800b8ac:	b003      	add	sp, #12
 800b8ae:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b8b2:	f000 bc2f 	b.w	800c114 <__malloc_unlock>
 800b8b6:	42a3      	cmp	r3, r4
 800b8b8:	d90b      	bls.n	800b8d2 <_free_r+0x4e>
 800b8ba:	6821      	ldr	r1, [r4, #0]
 800b8bc:	1862      	adds	r2, r4, r1
 800b8be:	4293      	cmp	r3, r2
 800b8c0:	bf04      	itt	eq
 800b8c2:	681a      	ldreq	r2, [r3, #0]
 800b8c4:	685b      	ldreq	r3, [r3, #4]
 800b8c6:	6063      	str	r3, [r4, #4]
 800b8c8:	bf04      	itt	eq
 800b8ca:	1852      	addeq	r2, r2, r1
 800b8cc:	6022      	streq	r2, [r4, #0]
 800b8ce:	602c      	str	r4, [r5, #0]
 800b8d0:	e7ec      	b.n	800b8ac <_free_r+0x28>
 800b8d2:	461a      	mov	r2, r3
 800b8d4:	685b      	ldr	r3, [r3, #4]
 800b8d6:	b10b      	cbz	r3, 800b8dc <_free_r+0x58>
 800b8d8:	42a3      	cmp	r3, r4
 800b8da:	d9fa      	bls.n	800b8d2 <_free_r+0x4e>
 800b8dc:	6811      	ldr	r1, [r2, #0]
 800b8de:	1855      	adds	r5, r2, r1
 800b8e0:	42a5      	cmp	r5, r4
 800b8e2:	d10b      	bne.n	800b8fc <_free_r+0x78>
 800b8e4:	6824      	ldr	r4, [r4, #0]
 800b8e6:	4421      	add	r1, r4
 800b8e8:	1854      	adds	r4, r2, r1
 800b8ea:	42a3      	cmp	r3, r4
 800b8ec:	6011      	str	r1, [r2, #0]
 800b8ee:	d1dd      	bne.n	800b8ac <_free_r+0x28>
 800b8f0:	681c      	ldr	r4, [r3, #0]
 800b8f2:	685b      	ldr	r3, [r3, #4]
 800b8f4:	6053      	str	r3, [r2, #4]
 800b8f6:	4421      	add	r1, r4
 800b8f8:	6011      	str	r1, [r2, #0]
 800b8fa:	e7d7      	b.n	800b8ac <_free_r+0x28>
 800b8fc:	d902      	bls.n	800b904 <_free_r+0x80>
 800b8fe:	230c      	movs	r3, #12
 800b900:	6003      	str	r3, [r0, #0]
 800b902:	e7d3      	b.n	800b8ac <_free_r+0x28>
 800b904:	6825      	ldr	r5, [r4, #0]
 800b906:	1961      	adds	r1, r4, r5
 800b908:	428b      	cmp	r3, r1
 800b90a:	bf04      	itt	eq
 800b90c:	6819      	ldreq	r1, [r3, #0]
 800b90e:	685b      	ldreq	r3, [r3, #4]
 800b910:	6063      	str	r3, [r4, #4]
 800b912:	bf04      	itt	eq
 800b914:	1949      	addeq	r1, r1, r5
 800b916:	6021      	streq	r1, [r4, #0]
 800b918:	6054      	str	r4, [r2, #4]
 800b91a:	e7c7      	b.n	800b8ac <_free_r+0x28>
 800b91c:	b003      	add	sp, #12
 800b91e:	bd30      	pop	{r4, r5, pc}
 800b920:	240000a4 	.word	0x240000a4

0800b924 <_malloc_r>:
 800b924:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b926:	1ccd      	adds	r5, r1, #3
 800b928:	f025 0503 	bic.w	r5, r5, #3
 800b92c:	3508      	adds	r5, #8
 800b92e:	2d0c      	cmp	r5, #12
 800b930:	bf38      	it	cc
 800b932:	250c      	movcc	r5, #12
 800b934:	2d00      	cmp	r5, #0
 800b936:	4606      	mov	r6, r0
 800b938:	db01      	blt.n	800b93e <_malloc_r+0x1a>
 800b93a:	42a9      	cmp	r1, r5
 800b93c:	d903      	bls.n	800b946 <_malloc_r+0x22>
 800b93e:	230c      	movs	r3, #12
 800b940:	6033      	str	r3, [r6, #0]
 800b942:	2000      	movs	r0, #0
 800b944:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b946:	f000 fbdf 	bl	800c108 <__malloc_lock>
 800b94a:	4921      	ldr	r1, [pc, #132]	; (800b9d0 <_malloc_r+0xac>)
 800b94c:	680a      	ldr	r2, [r1, #0]
 800b94e:	4614      	mov	r4, r2
 800b950:	b99c      	cbnz	r4, 800b97a <_malloc_r+0x56>
 800b952:	4f20      	ldr	r7, [pc, #128]	; (800b9d4 <_malloc_r+0xb0>)
 800b954:	683b      	ldr	r3, [r7, #0]
 800b956:	b923      	cbnz	r3, 800b962 <_malloc_r+0x3e>
 800b958:	4621      	mov	r1, r4
 800b95a:	4630      	mov	r0, r6
 800b95c:	f000 fb2a 	bl	800bfb4 <_sbrk_r>
 800b960:	6038      	str	r0, [r7, #0]
 800b962:	4629      	mov	r1, r5
 800b964:	4630      	mov	r0, r6
 800b966:	f000 fb25 	bl	800bfb4 <_sbrk_r>
 800b96a:	1c43      	adds	r3, r0, #1
 800b96c:	d123      	bne.n	800b9b6 <_malloc_r+0x92>
 800b96e:	230c      	movs	r3, #12
 800b970:	6033      	str	r3, [r6, #0]
 800b972:	4630      	mov	r0, r6
 800b974:	f000 fbce 	bl	800c114 <__malloc_unlock>
 800b978:	e7e3      	b.n	800b942 <_malloc_r+0x1e>
 800b97a:	6823      	ldr	r3, [r4, #0]
 800b97c:	1b5b      	subs	r3, r3, r5
 800b97e:	d417      	bmi.n	800b9b0 <_malloc_r+0x8c>
 800b980:	2b0b      	cmp	r3, #11
 800b982:	d903      	bls.n	800b98c <_malloc_r+0x68>
 800b984:	6023      	str	r3, [r4, #0]
 800b986:	441c      	add	r4, r3
 800b988:	6025      	str	r5, [r4, #0]
 800b98a:	e004      	b.n	800b996 <_malloc_r+0x72>
 800b98c:	6863      	ldr	r3, [r4, #4]
 800b98e:	42a2      	cmp	r2, r4
 800b990:	bf0c      	ite	eq
 800b992:	600b      	streq	r3, [r1, #0]
 800b994:	6053      	strne	r3, [r2, #4]
 800b996:	4630      	mov	r0, r6
 800b998:	f000 fbbc 	bl	800c114 <__malloc_unlock>
 800b99c:	f104 000b 	add.w	r0, r4, #11
 800b9a0:	1d23      	adds	r3, r4, #4
 800b9a2:	f020 0007 	bic.w	r0, r0, #7
 800b9a6:	1ac2      	subs	r2, r0, r3
 800b9a8:	d0cc      	beq.n	800b944 <_malloc_r+0x20>
 800b9aa:	1a1b      	subs	r3, r3, r0
 800b9ac:	50a3      	str	r3, [r4, r2]
 800b9ae:	e7c9      	b.n	800b944 <_malloc_r+0x20>
 800b9b0:	4622      	mov	r2, r4
 800b9b2:	6864      	ldr	r4, [r4, #4]
 800b9b4:	e7cc      	b.n	800b950 <_malloc_r+0x2c>
 800b9b6:	1cc4      	adds	r4, r0, #3
 800b9b8:	f024 0403 	bic.w	r4, r4, #3
 800b9bc:	42a0      	cmp	r0, r4
 800b9be:	d0e3      	beq.n	800b988 <_malloc_r+0x64>
 800b9c0:	1a21      	subs	r1, r4, r0
 800b9c2:	4630      	mov	r0, r6
 800b9c4:	f000 faf6 	bl	800bfb4 <_sbrk_r>
 800b9c8:	3001      	adds	r0, #1
 800b9ca:	d1dd      	bne.n	800b988 <_malloc_r+0x64>
 800b9cc:	e7cf      	b.n	800b96e <_malloc_r+0x4a>
 800b9ce:	bf00      	nop
 800b9d0:	240000a4 	.word	0x240000a4
 800b9d4:	240000a8 	.word	0x240000a8

0800b9d8 <__sfputc_r>:
 800b9d8:	6893      	ldr	r3, [r2, #8]
 800b9da:	3b01      	subs	r3, #1
 800b9dc:	2b00      	cmp	r3, #0
 800b9de:	b410      	push	{r4}
 800b9e0:	6093      	str	r3, [r2, #8]
 800b9e2:	da08      	bge.n	800b9f6 <__sfputc_r+0x1e>
 800b9e4:	6994      	ldr	r4, [r2, #24]
 800b9e6:	42a3      	cmp	r3, r4
 800b9e8:	db01      	blt.n	800b9ee <__sfputc_r+0x16>
 800b9ea:	290a      	cmp	r1, #10
 800b9ec:	d103      	bne.n	800b9f6 <__sfputc_r+0x1e>
 800b9ee:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b9f2:	f7ff bc69 	b.w	800b2c8 <__swbuf_r>
 800b9f6:	6813      	ldr	r3, [r2, #0]
 800b9f8:	1c58      	adds	r0, r3, #1
 800b9fa:	6010      	str	r0, [r2, #0]
 800b9fc:	7019      	strb	r1, [r3, #0]
 800b9fe:	4608      	mov	r0, r1
 800ba00:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ba04:	4770      	bx	lr

0800ba06 <__sfputs_r>:
 800ba06:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ba08:	4606      	mov	r6, r0
 800ba0a:	460f      	mov	r7, r1
 800ba0c:	4614      	mov	r4, r2
 800ba0e:	18d5      	adds	r5, r2, r3
 800ba10:	42ac      	cmp	r4, r5
 800ba12:	d101      	bne.n	800ba18 <__sfputs_r+0x12>
 800ba14:	2000      	movs	r0, #0
 800ba16:	e007      	b.n	800ba28 <__sfputs_r+0x22>
 800ba18:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ba1c:	463a      	mov	r2, r7
 800ba1e:	4630      	mov	r0, r6
 800ba20:	f7ff ffda 	bl	800b9d8 <__sfputc_r>
 800ba24:	1c43      	adds	r3, r0, #1
 800ba26:	d1f3      	bne.n	800ba10 <__sfputs_r+0xa>
 800ba28:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800ba2c <_vfiprintf_r>:
 800ba2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba30:	460d      	mov	r5, r1
 800ba32:	b09d      	sub	sp, #116	; 0x74
 800ba34:	4614      	mov	r4, r2
 800ba36:	4698      	mov	r8, r3
 800ba38:	4606      	mov	r6, r0
 800ba3a:	b118      	cbz	r0, 800ba44 <_vfiprintf_r+0x18>
 800ba3c:	6983      	ldr	r3, [r0, #24]
 800ba3e:	b90b      	cbnz	r3, 800ba44 <_vfiprintf_r+0x18>
 800ba40:	f7ff fe1c 	bl	800b67c <__sinit>
 800ba44:	4b89      	ldr	r3, [pc, #548]	; (800bc6c <_vfiprintf_r+0x240>)
 800ba46:	429d      	cmp	r5, r3
 800ba48:	d11b      	bne.n	800ba82 <_vfiprintf_r+0x56>
 800ba4a:	6875      	ldr	r5, [r6, #4]
 800ba4c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ba4e:	07d9      	lsls	r1, r3, #31
 800ba50:	d405      	bmi.n	800ba5e <_vfiprintf_r+0x32>
 800ba52:	89ab      	ldrh	r3, [r5, #12]
 800ba54:	059a      	lsls	r2, r3, #22
 800ba56:	d402      	bmi.n	800ba5e <_vfiprintf_r+0x32>
 800ba58:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ba5a:	f7ff fead 	bl	800b7b8 <__retarget_lock_acquire_recursive>
 800ba5e:	89ab      	ldrh	r3, [r5, #12]
 800ba60:	071b      	lsls	r3, r3, #28
 800ba62:	d501      	bpl.n	800ba68 <_vfiprintf_r+0x3c>
 800ba64:	692b      	ldr	r3, [r5, #16]
 800ba66:	b9eb      	cbnz	r3, 800baa4 <_vfiprintf_r+0x78>
 800ba68:	4629      	mov	r1, r5
 800ba6a:	4630      	mov	r0, r6
 800ba6c:	f7ff fc7e 	bl	800b36c <__swsetup_r>
 800ba70:	b1c0      	cbz	r0, 800baa4 <_vfiprintf_r+0x78>
 800ba72:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ba74:	07dc      	lsls	r4, r3, #31
 800ba76:	d50e      	bpl.n	800ba96 <_vfiprintf_r+0x6a>
 800ba78:	f04f 30ff 	mov.w	r0, #4294967295
 800ba7c:	b01d      	add	sp, #116	; 0x74
 800ba7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ba82:	4b7b      	ldr	r3, [pc, #492]	; (800bc70 <_vfiprintf_r+0x244>)
 800ba84:	429d      	cmp	r5, r3
 800ba86:	d101      	bne.n	800ba8c <_vfiprintf_r+0x60>
 800ba88:	68b5      	ldr	r5, [r6, #8]
 800ba8a:	e7df      	b.n	800ba4c <_vfiprintf_r+0x20>
 800ba8c:	4b79      	ldr	r3, [pc, #484]	; (800bc74 <_vfiprintf_r+0x248>)
 800ba8e:	429d      	cmp	r5, r3
 800ba90:	bf08      	it	eq
 800ba92:	68f5      	ldreq	r5, [r6, #12]
 800ba94:	e7da      	b.n	800ba4c <_vfiprintf_r+0x20>
 800ba96:	89ab      	ldrh	r3, [r5, #12]
 800ba98:	0598      	lsls	r0, r3, #22
 800ba9a:	d4ed      	bmi.n	800ba78 <_vfiprintf_r+0x4c>
 800ba9c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ba9e:	f7ff fe8c 	bl	800b7ba <__retarget_lock_release_recursive>
 800baa2:	e7e9      	b.n	800ba78 <_vfiprintf_r+0x4c>
 800baa4:	2300      	movs	r3, #0
 800baa6:	9309      	str	r3, [sp, #36]	; 0x24
 800baa8:	2320      	movs	r3, #32
 800baaa:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800baae:	f8cd 800c 	str.w	r8, [sp, #12]
 800bab2:	2330      	movs	r3, #48	; 0x30
 800bab4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800bc78 <_vfiprintf_r+0x24c>
 800bab8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800babc:	f04f 0901 	mov.w	r9, #1
 800bac0:	4623      	mov	r3, r4
 800bac2:	469a      	mov	sl, r3
 800bac4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bac8:	b10a      	cbz	r2, 800bace <_vfiprintf_r+0xa2>
 800baca:	2a25      	cmp	r2, #37	; 0x25
 800bacc:	d1f9      	bne.n	800bac2 <_vfiprintf_r+0x96>
 800bace:	ebba 0b04 	subs.w	fp, sl, r4
 800bad2:	d00b      	beq.n	800baec <_vfiprintf_r+0xc0>
 800bad4:	465b      	mov	r3, fp
 800bad6:	4622      	mov	r2, r4
 800bad8:	4629      	mov	r1, r5
 800bada:	4630      	mov	r0, r6
 800badc:	f7ff ff93 	bl	800ba06 <__sfputs_r>
 800bae0:	3001      	adds	r0, #1
 800bae2:	f000 80aa 	beq.w	800bc3a <_vfiprintf_r+0x20e>
 800bae6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bae8:	445a      	add	r2, fp
 800baea:	9209      	str	r2, [sp, #36]	; 0x24
 800baec:	f89a 3000 	ldrb.w	r3, [sl]
 800baf0:	2b00      	cmp	r3, #0
 800baf2:	f000 80a2 	beq.w	800bc3a <_vfiprintf_r+0x20e>
 800baf6:	2300      	movs	r3, #0
 800baf8:	f04f 32ff 	mov.w	r2, #4294967295
 800bafc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bb00:	f10a 0a01 	add.w	sl, sl, #1
 800bb04:	9304      	str	r3, [sp, #16]
 800bb06:	9307      	str	r3, [sp, #28]
 800bb08:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800bb0c:	931a      	str	r3, [sp, #104]	; 0x68
 800bb0e:	4654      	mov	r4, sl
 800bb10:	2205      	movs	r2, #5
 800bb12:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bb16:	4858      	ldr	r0, [pc, #352]	; (800bc78 <_vfiprintf_r+0x24c>)
 800bb18:	f7f4 fbfa 	bl	8000310 <memchr>
 800bb1c:	9a04      	ldr	r2, [sp, #16]
 800bb1e:	b9d8      	cbnz	r0, 800bb58 <_vfiprintf_r+0x12c>
 800bb20:	06d1      	lsls	r1, r2, #27
 800bb22:	bf44      	itt	mi
 800bb24:	2320      	movmi	r3, #32
 800bb26:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bb2a:	0713      	lsls	r3, r2, #28
 800bb2c:	bf44      	itt	mi
 800bb2e:	232b      	movmi	r3, #43	; 0x2b
 800bb30:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bb34:	f89a 3000 	ldrb.w	r3, [sl]
 800bb38:	2b2a      	cmp	r3, #42	; 0x2a
 800bb3a:	d015      	beq.n	800bb68 <_vfiprintf_r+0x13c>
 800bb3c:	9a07      	ldr	r2, [sp, #28]
 800bb3e:	4654      	mov	r4, sl
 800bb40:	2000      	movs	r0, #0
 800bb42:	f04f 0c0a 	mov.w	ip, #10
 800bb46:	4621      	mov	r1, r4
 800bb48:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bb4c:	3b30      	subs	r3, #48	; 0x30
 800bb4e:	2b09      	cmp	r3, #9
 800bb50:	d94e      	bls.n	800bbf0 <_vfiprintf_r+0x1c4>
 800bb52:	b1b0      	cbz	r0, 800bb82 <_vfiprintf_r+0x156>
 800bb54:	9207      	str	r2, [sp, #28]
 800bb56:	e014      	b.n	800bb82 <_vfiprintf_r+0x156>
 800bb58:	eba0 0308 	sub.w	r3, r0, r8
 800bb5c:	fa09 f303 	lsl.w	r3, r9, r3
 800bb60:	4313      	orrs	r3, r2
 800bb62:	9304      	str	r3, [sp, #16]
 800bb64:	46a2      	mov	sl, r4
 800bb66:	e7d2      	b.n	800bb0e <_vfiprintf_r+0xe2>
 800bb68:	9b03      	ldr	r3, [sp, #12]
 800bb6a:	1d19      	adds	r1, r3, #4
 800bb6c:	681b      	ldr	r3, [r3, #0]
 800bb6e:	9103      	str	r1, [sp, #12]
 800bb70:	2b00      	cmp	r3, #0
 800bb72:	bfbb      	ittet	lt
 800bb74:	425b      	neglt	r3, r3
 800bb76:	f042 0202 	orrlt.w	r2, r2, #2
 800bb7a:	9307      	strge	r3, [sp, #28]
 800bb7c:	9307      	strlt	r3, [sp, #28]
 800bb7e:	bfb8      	it	lt
 800bb80:	9204      	strlt	r2, [sp, #16]
 800bb82:	7823      	ldrb	r3, [r4, #0]
 800bb84:	2b2e      	cmp	r3, #46	; 0x2e
 800bb86:	d10c      	bne.n	800bba2 <_vfiprintf_r+0x176>
 800bb88:	7863      	ldrb	r3, [r4, #1]
 800bb8a:	2b2a      	cmp	r3, #42	; 0x2a
 800bb8c:	d135      	bne.n	800bbfa <_vfiprintf_r+0x1ce>
 800bb8e:	9b03      	ldr	r3, [sp, #12]
 800bb90:	1d1a      	adds	r2, r3, #4
 800bb92:	681b      	ldr	r3, [r3, #0]
 800bb94:	9203      	str	r2, [sp, #12]
 800bb96:	2b00      	cmp	r3, #0
 800bb98:	bfb8      	it	lt
 800bb9a:	f04f 33ff 	movlt.w	r3, #4294967295
 800bb9e:	3402      	adds	r4, #2
 800bba0:	9305      	str	r3, [sp, #20]
 800bba2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800bc88 <_vfiprintf_r+0x25c>
 800bba6:	7821      	ldrb	r1, [r4, #0]
 800bba8:	2203      	movs	r2, #3
 800bbaa:	4650      	mov	r0, sl
 800bbac:	f7f4 fbb0 	bl	8000310 <memchr>
 800bbb0:	b140      	cbz	r0, 800bbc4 <_vfiprintf_r+0x198>
 800bbb2:	2340      	movs	r3, #64	; 0x40
 800bbb4:	eba0 000a 	sub.w	r0, r0, sl
 800bbb8:	fa03 f000 	lsl.w	r0, r3, r0
 800bbbc:	9b04      	ldr	r3, [sp, #16]
 800bbbe:	4303      	orrs	r3, r0
 800bbc0:	3401      	adds	r4, #1
 800bbc2:	9304      	str	r3, [sp, #16]
 800bbc4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bbc8:	482c      	ldr	r0, [pc, #176]	; (800bc7c <_vfiprintf_r+0x250>)
 800bbca:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800bbce:	2206      	movs	r2, #6
 800bbd0:	f7f4 fb9e 	bl	8000310 <memchr>
 800bbd4:	2800      	cmp	r0, #0
 800bbd6:	d03f      	beq.n	800bc58 <_vfiprintf_r+0x22c>
 800bbd8:	4b29      	ldr	r3, [pc, #164]	; (800bc80 <_vfiprintf_r+0x254>)
 800bbda:	bb1b      	cbnz	r3, 800bc24 <_vfiprintf_r+0x1f8>
 800bbdc:	9b03      	ldr	r3, [sp, #12]
 800bbde:	3307      	adds	r3, #7
 800bbe0:	f023 0307 	bic.w	r3, r3, #7
 800bbe4:	3308      	adds	r3, #8
 800bbe6:	9303      	str	r3, [sp, #12]
 800bbe8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bbea:	443b      	add	r3, r7
 800bbec:	9309      	str	r3, [sp, #36]	; 0x24
 800bbee:	e767      	b.n	800bac0 <_vfiprintf_r+0x94>
 800bbf0:	fb0c 3202 	mla	r2, ip, r2, r3
 800bbf4:	460c      	mov	r4, r1
 800bbf6:	2001      	movs	r0, #1
 800bbf8:	e7a5      	b.n	800bb46 <_vfiprintf_r+0x11a>
 800bbfa:	2300      	movs	r3, #0
 800bbfc:	3401      	adds	r4, #1
 800bbfe:	9305      	str	r3, [sp, #20]
 800bc00:	4619      	mov	r1, r3
 800bc02:	f04f 0c0a 	mov.w	ip, #10
 800bc06:	4620      	mov	r0, r4
 800bc08:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bc0c:	3a30      	subs	r2, #48	; 0x30
 800bc0e:	2a09      	cmp	r2, #9
 800bc10:	d903      	bls.n	800bc1a <_vfiprintf_r+0x1ee>
 800bc12:	2b00      	cmp	r3, #0
 800bc14:	d0c5      	beq.n	800bba2 <_vfiprintf_r+0x176>
 800bc16:	9105      	str	r1, [sp, #20]
 800bc18:	e7c3      	b.n	800bba2 <_vfiprintf_r+0x176>
 800bc1a:	fb0c 2101 	mla	r1, ip, r1, r2
 800bc1e:	4604      	mov	r4, r0
 800bc20:	2301      	movs	r3, #1
 800bc22:	e7f0      	b.n	800bc06 <_vfiprintf_r+0x1da>
 800bc24:	ab03      	add	r3, sp, #12
 800bc26:	9300      	str	r3, [sp, #0]
 800bc28:	462a      	mov	r2, r5
 800bc2a:	4b16      	ldr	r3, [pc, #88]	; (800bc84 <_vfiprintf_r+0x258>)
 800bc2c:	a904      	add	r1, sp, #16
 800bc2e:	4630      	mov	r0, r6
 800bc30:	f3af 8000 	nop.w
 800bc34:	4607      	mov	r7, r0
 800bc36:	1c78      	adds	r0, r7, #1
 800bc38:	d1d6      	bne.n	800bbe8 <_vfiprintf_r+0x1bc>
 800bc3a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bc3c:	07d9      	lsls	r1, r3, #31
 800bc3e:	d405      	bmi.n	800bc4c <_vfiprintf_r+0x220>
 800bc40:	89ab      	ldrh	r3, [r5, #12]
 800bc42:	059a      	lsls	r2, r3, #22
 800bc44:	d402      	bmi.n	800bc4c <_vfiprintf_r+0x220>
 800bc46:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bc48:	f7ff fdb7 	bl	800b7ba <__retarget_lock_release_recursive>
 800bc4c:	89ab      	ldrh	r3, [r5, #12]
 800bc4e:	065b      	lsls	r3, r3, #25
 800bc50:	f53f af12 	bmi.w	800ba78 <_vfiprintf_r+0x4c>
 800bc54:	9809      	ldr	r0, [sp, #36]	; 0x24
 800bc56:	e711      	b.n	800ba7c <_vfiprintf_r+0x50>
 800bc58:	ab03      	add	r3, sp, #12
 800bc5a:	9300      	str	r3, [sp, #0]
 800bc5c:	462a      	mov	r2, r5
 800bc5e:	4b09      	ldr	r3, [pc, #36]	; (800bc84 <_vfiprintf_r+0x258>)
 800bc60:	a904      	add	r1, sp, #16
 800bc62:	4630      	mov	r0, r6
 800bc64:	f000 f880 	bl	800bd68 <_printf_i>
 800bc68:	e7e4      	b.n	800bc34 <_vfiprintf_r+0x208>
 800bc6a:	bf00      	nop
 800bc6c:	0800c24c 	.word	0x0800c24c
 800bc70:	0800c26c 	.word	0x0800c26c
 800bc74:	0800c22c 	.word	0x0800c22c
 800bc78:	0800c28c 	.word	0x0800c28c
 800bc7c:	0800c296 	.word	0x0800c296
 800bc80:	00000000 	.word	0x00000000
 800bc84:	0800ba07 	.word	0x0800ba07
 800bc88:	0800c292 	.word	0x0800c292

0800bc8c <_printf_common>:
 800bc8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bc90:	4616      	mov	r6, r2
 800bc92:	4699      	mov	r9, r3
 800bc94:	688a      	ldr	r2, [r1, #8]
 800bc96:	690b      	ldr	r3, [r1, #16]
 800bc98:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800bc9c:	4293      	cmp	r3, r2
 800bc9e:	bfb8      	it	lt
 800bca0:	4613      	movlt	r3, r2
 800bca2:	6033      	str	r3, [r6, #0]
 800bca4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800bca8:	4607      	mov	r7, r0
 800bcaa:	460c      	mov	r4, r1
 800bcac:	b10a      	cbz	r2, 800bcb2 <_printf_common+0x26>
 800bcae:	3301      	adds	r3, #1
 800bcb0:	6033      	str	r3, [r6, #0]
 800bcb2:	6823      	ldr	r3, [r4, #0]
 800bcb4:	0699      	lsls	r1, r3, #26
 800bcb6:	bf42      	ittt	mi
 800bcb8:	6833      	ldrmi	r3, [r6, #0]
 800bcba:	3302      	addmi	r3, #2
 800bcbc:	6033      	strmi	r3, [r6, #0]
 800bcbe:	6825      	ldr	r5, [r4, #0]
 800bcc0:	f015 0506 	ands.w	r5, r5, #6
 800bcc4:	d106      	bne.n	800bcd4 <_printf_common+0x48>
 800bcc6:	f104 0a19 	add.w	sl, r4, #25
 800bcca:	68e3      	ldr	r3, [r4, #12]
 800bccc:	6832      	ldr	r2, [r6, #0]
 800bcce:	1a9b      	subs	r3, r3, r2
 800bcd0:	42ab      	cmp	r3, r5
 800bcd2:	dc26      	bgt.n	800bd22 <_printf_common+0x96>
 800bcd4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800bcd8:	1e13      	subs	r3, r2, #0
 800bcda:	6822      	ldr	r2, [r4, #0]
 800bcdc:	bf18      	it	ne
 800bcde:	2301      	movne	r3, #1
 800bce0:	0692      	lsls	r2, r2, #26
 800bce2:	d42b      	bmi.n	800bd3c <_printf_common+0xb0>
 800bce4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800bce8:	4649      	mov	r1, r9
 800bcea:	4638      	mov	r0, r7
 800bcec:	47c0      	blx	r8
 800bcee:	3001      	adds	r0, #1
 800bcf0:	d01e      	beq.n	800bd30 <_printf_common+0xa4>
 800bcf2:	6823      	ldr	r3, [r4, #0]
 800bcf4:	68e5      	ldr	r5, [r4, #12]
 800bcf6:	6832      	ldr	r2, [r6, #0]
 800bcf8:	f003 0306 	and.w	r3, r3, #6
 800bcfc:	2b04      	cmp	r3, #4
 800bcfe:	bf08      	it	eq
 800bd00:	1aad      	subeq	r5, r5, r2
 800bd02:	68a3      	ldr	r3, [r4, #8]
 800bd04:	6922      	ldr	r2, [r4, #16]
 800bd06:	bf0c      	ite	eq
 800bd08:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800bd0c:	2500      	movne	r5, #0
 800bd0e:	4293      	cmp	r3, r2
 800bd10:	bfc4      	itt	gt
 800bd12:	1a9b      	subgt	r3, r3, r2
 800bd14:	18ed      	addgt	r5, r5, r3
 800bd16:	2600      	movs	r6, #0
 800bd18:	341a      	adds	r4, #26
 800bd1a:	42b5      	cmp	r5, r6
 800bd1c:	d11a      	bne.n	800bd54 <_printf_common+0xc8>
 800bd1e:	2000      	movs	r0, #0
 800bd20:	e008      	b.n	800bd34 <_printf_common+0xa8>
 800bd22:	2301      	movs	r3, #1
 800bd24:	4652      	mov	r2, sl
 800bd26:	4649      	mov	r1, r9
 800bd28:	4638      	mov	r0, r7
 800bd2a:	47c0      	blx	r8
 800bd2c:	3001      	adds	r0, #1
 800bd2e:	d103      	bne.n	800bd38 <_printf_common+0xac>
 800bd30:	f04f 30ff 	mov.w	r0, #4294967295
 800bd34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bd38:	3501      	adds	r5, #1
 800bd3a:	e7c6      	b.n	800bcca <_printf_common+0x3e>
 800bd3c:	18e1      	adds	r1, r4, r3
 800bd3e:	1c5a      	adds	r2, r3, #1
 800bd40:	2030      	movs	r0, #48	; 0x30
 800bd42:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800bd46:	4422      	add	r2, r4
 800bd48:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800bd4c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800bd50:	3302      	adds	r3, #2
 800bd52:	e7c7      	b.n	800bce4 <_printf_common+0x58>
 800bd54:	2301      	movs	r3, #1
 800bd56:	4622      	mov	r2, r4
 800bd58:	4649      	mov	r1, r9
 800bd5a:	4638      	mov	r0, r7
 800bd5c:	47c0      	blx	r8
 800bd5e:	3001      	adds	r0, #1
 800bd60:	d0e6      	beq.n	800bd30 <_printf_common+0xa4>
 800bd62:	3601      	adds	r6, #1
 800bd64:	e7d9      	b.n	800bd1a <_printf_common+0x8e>
	...

0800bd68 <_printf_i>:
 800bd68:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800bd6c:	460c      	mov	r4, r1
 800bd6e:	4691      	mov	r9, r2
 800bd70:	7e27      	ldrb	r7, [r4, #24]
 800bd72:	990c      	ldr	r1, [sp, #48]	; 0x30
 800bd74:	2f78      	cmp	r7, #120	; 0x78
 800bd76:	4680      	mov	r8, r0
 800bd78:	469a      	mov	sl, r3
 800bd7a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800bd7e:	d807      	bhi.n	800bd90 <_printf_i+0x28>
 800bd80:	2f62      	cmp	r7, #98	; 0x62
 800bd82:	d80a      	bhi.n	800bd9a <_printf_i+0x32>
 800bd84:	2f00      	cmp	r7, #0
 800bd86:	f000 80d8 	beq.w	800bf3a <_printf_i+0x1d2>
 800bd8a:	2f58      	cmp	r7, #88	; 0x58
 800bd8c:	f000 80a3 	beq.w	800bed6 <_printf_i+0x16e>
 800bd90:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800bd94:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800bd98:	e03a      	b.n	800be10 <_printf_i+0xa8>
 800bd9a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800bd9e:	2b15      	cmp	r3, #21
 800bda0:	d8f6      	bhi.n	800bd90 <_printf_i+0x28>
 800bda2:	a001      	add	r0, pc, #4	; (adr r0, 800bda8 <_printf_i+0x40>)
 800bda4:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800bda8:	0800be01 	.word	0x0800be01
 800bdac:	0800be15 	.word	0x0800be15
 800bdb0:	0800bd91 	.word	0x0800bd91
 800bdb4:	0800bd91 	.word	0x0800bd91
 800bdb8:	0800bd91 	.word	0x0800bd91
 800bdbc:	0800bd91 	.word	0x0800bd91
 800bdc0:	0800be15 	.word	0x0800be15
 800bdc4:	0800bd91 	.word	0x0800bd91
 800bdc8:	0800bd91 	.word	0x0800bd91
 800bdcc:	0800bd91 	.word	0x0800bd91
 800bdd0:	0800bd91 	.word	0x0800bd91
 800bdd4:	0800bf21 	.word	0x0800bf21
 800bdd8:	0800be45 	.word	0x0800be45
 800bddc:	0800bf03 	.word	0x0800bf03
 800bde0:	0800bd91 	.word	0x0800bd91
 800bde4:	0800bd91 	.word	0x0800bd91
 800bde8:	0800bf43 	.word	0x0800bf43
 800bdec:	0800bd91 	.word	0x0800bd91
 800bdf0:	0800be45 	.word	0x0800be45
 800bdf4:	0800bd91 	.word	0x0800bd91
 800bdf8:	0800bd91 	.word	0x0800bd91
 800bdfc:	0800bf0b 	.word	0x0800bf0b
 800be00:	680b      	ldr	r3, [r1, #0]
 800be02:	1d1a      	adds	r2, r3, #4
 800be04:	681b      	ldr	r3, [r3, #0]
 800be06:	600a      	str	r2, [r1, #0]
 800be08:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800be0c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800be10:	2301      	movs	r3, #1
 800be12:	e0a3      	b.n	800bf5c <_printf_i+0x1f4>
 800be14:	6825      	ldr	r5, [r4, #0]
 800be16:	6808      	ldr	r0, [r1, #0]
 800be18:	062e      	lsls	r6, r5, #24
 800be1a:	f100 0304 	add.w	r3, r0, #4
 800be1e:	d50a      	bpl.n	800be36 <_printf_i+0xce>
 800be20:	6805      	ldr	r5, [r0, #0]
 800be22:	600b      	str	r3, [r1, #0]
 800be24:	2d00      	cmp	r5, #0
 800be26:	da03      	bge.n	800be30 <_printf_i+0xc8>
 800be28:	232d      	movs	r3, #45	; 0x2d
 800be2a:	426d      	negs	r5, r5
 800be2c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800be30:	485e      	ldr	r0, [pc, #376]	; (800bfac <_printf_i+0x244>)
 800be32:	230a      	movs	r3, #10
 800be34:	e019      	b.n	800be6a <_printf_i+0x102>
 800be36:	f015 0f40 	tst.w	r5, #64	; 0x40
 800be3a:	6805      	ldr	r5, [r0, #0]
 800be3c:	600b      	str	r3, [r1, #0]
 800be3e:	bf18      	it	ne
 800be40:	b22d      	sxthne	r5, r5
 800be42:	e7ef      	b.n	800be24 <_printf_i+0xbc>
 800be44:	680b      	ldr	r3, [r1, #0]
 800be46:	6825      	ldr	r5, [r4, #0]
 800be48:	1d18      	adds	r0, r3, #4
 800be4a:	6008      	str	r0, [r1, #0]
 800be4c:	0628      	lsls	r0, r5, #24
 800be4e:	d501      	bpl.n	800be54 <_printf_i+0xec>
 800be50:	681d      	ldr	r5, [r3, #0]
 800be52:	e002      	b.n	800be5a <_printf_i+0xf2>
 800be54:	0669      	lsls	r1, r5, #25
 800be56:	d5fb      	bpl.n	800be50 <_printf_i+0xe8>
 800be58:	881d      	ldrh	r5, [r3, #0]
 800be5a:	4854      	ldr	r0, [pc, #336]	; (800bfac <_printf_i+0x244>)
 800be5c:	2f6f      	cmp	r7, #111	; 0x6f
 800be5e:	bf0c      	ite	eq
 800be60:	2308      	moveq	r3, #8
 800be62:	230a      	movne	r3, #10
 800be64:	2100      	movs	r1, #0
 800be66:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800be6a:	6866      	ldr	r6, [r4, #4]
 800be6c:	60a6      	str	r6, [r4, #8]
 800be6e:	2e00      	cmp	r6, #0
 800be70:	bfa2      	ittt	ge
 800be72:	6821      	ldrge	r1, [r4, #0]
 800be74:	f021 0104 	bicge.w	r1, r1, #4
 800be78:	6021      	strge	r1, [r4, #0]
 800be7a:	b90d      	cbnz	r5, 800be80 <_printf_i+0x118>
 800be7c:	2e00      	cmp	r6, #0
 800be7e:	d04d      	beq.n	800bf1c <_printf_i+0x1b4>
 800be80:	4616      	mov	r6, r2
 800be82:	fbb5 f1f3 	udiv	r1, r5, r3
 800be86:	fb03 5711 	mls	r7, r3, r1, r5
 800be8a:	5dc7      	ldrb	r7, [r0, r7]
 800be8c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800be90:	462f      	mov	r7, r5
 800be92:	42bb      	cmp	r3, r7
 800be94:	460d      	mov	r5, r1
 800be96:	d9f4      	bls.n	800be82 <_printf_i+0x11a>
 800be98:	2b08      	cmp	r3, #8
 800be9a:	d10b      	bne.n	800beb4 <_printf_i+0x14c>
 800be9c:	6823      	ldr	r3, [r4, #0]
 800be9e:	07df      	lsls	r7, r3, #31
 800bea0:	d508      	bpl.n	800beb4 <_printf_i+0x14c>
 800bea2:	6923      	ldr	r3, [r4, #16]
 800bea4:	6861      	ldr	r1, [r4, #4]
 800bea6:	4299      	cmp	r1, r3
 800bea8:	bfde      	ittt	le
 800beaa:	2330      	movle	r3, #48	; 0x30
 800beac:	f806 3c01 	strble.w	r3, [r6, #-1]
 800beb0:	f106 36ff 	addle.w	r6, r6, #4294967295
 800beb4:	1b92      	subs	r2, r2, r6
 800beb6:	6122      	str	r2, [r4, #16]
 800beb8:	f8cd a000 	str.w	sl, [sp]
 800bebc:	464b      	mov	r3, r9
 800bebe:	aa03      	add	r2, sp, #12
 800bec0:	4621      	mov	r1, r4
 800bec2:	4640      	mov	r0, r8
 800bec4:	f7ff fee2 	bl	800bc8c <_printf_common>
 800bec8:	3001      	adds	r0, #1
 800beca:	d14c      	bne.n	800bf66 <_printf_i+0x1fe>
 800becc:	f04f 30ff 	mov.w	r0, #4294967295
 800bed0:	b004      	add	sp, #16
 800bed2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bed6:	4835      	ldr	r0, [pc, #212]	; (800bfac <_printf_i+0x244>)
 800bed8:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800bedc:	6823      	ldr	r3, [r4, #0]
 800bede:	680e      	ldr	r6, [r1, #0]
 800bee0:	061f      	lsls	r7, r3, #24
 800bee2:	f856 5b04 	ldr.w	r5, [r6], #4
 800bee6:	600e      	str	r6, [r1, #0]
 800bee8:	d514      	bpl.n	800bf14 <_printf_i+0x1ac>
 800beea:	07d9      	lsls	r1, r3, #31
 800beec:	bf44      	itt	mi
 800beee:	f043 0320 	orrmi.w	r3, r3, #32
 800bef2:	6023      	strmi	r3, [r4, #0]
 800bef4:	b91d      	cbnz	r5, 800befe <_printf_i+0x196>
 800bef6:	6823      	ldr	r3, [r4, #0]
 800bef8:	f023 0320 	bic.w	r3, r3, #32
 800befc:	6023      	str	r3, [r4, #0]
 800befe:	2310      	movs	r3, #16
 800bf00:	e7b0      	b.n	800be64 <_printf_i+0xfc>
 800bf02:	6823      	ldr	r3, [r4, #0]
 800bf04:	f043 0320 	orr.w	r3, r3, #32
 800bf08:	6023      	str	r3, [r4, #0]
 800bf0a:	2378      	movs	r3, #120	; 0x78
 800bf0c:	4828      	ldr	r0, [pc, #160]	; (800bfb0 <_printf_i+0x248>)
 800bf0e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800bf12:	e7e3      	b.n	800bedc <_printf_i+0x174>
 800bf14:	065e      	lsls	r6, r3, #25
 800bf16:	bf48      	it	mi
 800bf18:	b2ad      	uxthmi	r5, r5
 800bf1a:	e7e6      	b.n	800beea <_printf_i+0x182>
 800bf1c:	4616      	mov	r6, r2
 800bf1e:	e7bb      	b.n	800be98 <_printf_i+0x130>
 800bf20:	680b      	ldr	r3, [r1, #0]
 800bf22:	6826      	ldr	r6, [r4, #0]
 800bf24:	6960      	ldr	r0, [r4, #20]
 800bf26:	1d1d      	adds	r5, r3, #4
 800bf28:	600d      	str	r5, [r1, #0]
 800bf2a:	0635      	lsls	r5, r6, #24
 800bf2c:	681b      	ldr	r3, [r3, #0]
 800bf2e:	d501      	bpl.n	800bf34 <_printf_i+0x1cc>
 800bf30:	6018      	str	r0, [r3, #0]
 800bf32:	e002      	b.n	800bf3a <_printf_i+0x1d2>
 800bf34:	0671      	lsls	r1, r6, #25
 800bf36:	d5fb      	bpl.n	800bf30 <_printf_i+0x1c8>
 800bf38:	8018      	strh	r0, [r3, #0]
 800bf3a:	2300      	movs	r3, #0
 800bf3c:	6123      	str	r3, [r4, #16]
 800bf3e:	4616      	mov	r6, r2
 800bf40:	e7ba      	b.n	800beb8 <_printf_i+0x150>
 800bf42:	680b      	ldr	r3, [r1, #0]
 800bf44:	1d1a      	adds	r2, r3, #4
 800bf46:	600a      	str	r2, [r1, #0]
 800bf48:	681e      	ldr	r6, [r3, #0]
 800bf4a:	6862      	ldr	r2, [r4, #4]
 800bf4c:	2100      	movs	r1, #0
 800bf4e:	4630      	mov	r0, r6
 800bf50:	f7f4 f9de 	bl	8000310 <memchr>
 800bf54:	b108      	cbz	r0, 800bf5a <_printf_i+0x1f2>
 800bf56:	1b80      	subs	r0, r0, r6
 800bf58:	6060      	str	r0, [r4, #4]
 800bf5a:	6863      	ldr	r3, [r4, #4]
 800bf5c:	6123      	str	r3, [r4, #16]
 800bf5e:	2300      	movs	r3, #0
 800bf60:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bf64:	e7a8      	b.n	800beb8 <_printf_i+0x150>
 800bf66:	6923      	ldr	r3, [r4, #16]
 800bf68:	4632      	mov	r2, r6
 800bf6a:	4649      	mov	r1, r9
 800bf6c:	4640      	mov	r0, r8
 800bf6e:	47d0      	blx	sl
 800bf70:	3001      	adds	r0, #1
 800bf72:	d0ab      	beq.n	800becc <_printf_i+0x164>
 800bf74:	6823      	ldr	r3, [r4, #0]
 800bf76:	079b      	lsls	r3, r3, #30
 800bf78:	d413      	bmi.n	800bfa2 <_printf_i+0x23a>
 800bf7a:	68e0      	ldr	r0, [r4, #12]
 800bf7c:	9b03      	ldr	r3, [sp, #12]
 800bf7e:	4298      	cmp	r0, r3
 800bf80:	bfb8      	it	lt
 800bf82:	4618      	movlt	r0, r3
 800bf84:	e7a4      	b.n	800bed0 <_printf_i+0x168>
 800bf86:	2301      	movs	r3, #1
 800bf88:	4632      	mov	r2, r6
 800bf8a:	4649      	mov	r1, r9
 800bf8c:	4640      	mov	r0, r8
 800bf8e:	47d0      	blx	sl
 800bf90:	3001      	adds	r0, #1
 800bf92:	d09b      	beq.n	800becc <_printf_i+0x164>
 800bf94:	3501      	adds	r5, #1
 800bf96:	68e3      	ldr	r3, [r4, #12]
 800bf98:	9903      	ldr	r1, [sp, #12]
 800bf9a:	1a5b      	subs	r3, r3, r1
 800bf9c:	42ab      	cmp	r3, r5
 800bf9e:	dcf2      	bgt.n	800bf86 <_printf_i+0x21e>
 800bfa0:	e7eb      	b.n	800bf7a <_printf_i+0x212>
 800bfa2:	2500      	movs	r5, #0
 800bfa4:	f104 0619 	add.w	r6, r4, #25
 800bfa8:	e7f5      	b.n	800bf96 <_printf_i+0x22e>
 800bfaa:	bf00      	nop
 800bfac:	0800c29d 	.word	0x0800c29d
 800bfb0:	0800c2ae 	.word	0x0800c2ae

0800bfb4 <_sbrk_r>:
 800bfb4:	b538      	push	{r3, r4, r5, lr}
 800bfb6:	4d06      	ldr	r5, [pc, #24]	; (800bfd0 <_sbrk_r+0x1c>)
 800bfb8:	2300      	movs	r3, #0
 800bfba:	4604      	mov	r4, r0
 800bfbc:	4608      	mov	r0, r1
 800bfbe:	602b      	str	r3, [r5, #0]
 800bfc0:	f7f6 fd22 	bl	8002a08 <_sbrk>
 800bfc4:	1c43      	adds	r3, r0, #1
 800bfc6:	d102      	bne.n	800bfce <_sbrk_r+0x1a>
 800bfc8:	682b      	ldr	r3, [r5, #0]
 800bfca:	b103      	cbz	r3, 800bfce <_sbrk_r+0x1a>
 800bfcc:	6023      	str	r3, [r4, #0]
 800bfce:	bd38      	pop	{r3, r4, r5, pc}
 800bfd0:	240045d4 	.word	0x240045d4

0800bfd4 <__sread>:
 800bfd4:	b510      	push	{r4, lr}
 800bfd6:	460c      	mov	r4, r1
 800bfd8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bfdc:	f000 f8a0 	bl	800c120 <_read_r>
 800bfe0:	2800      	cmp	r0, #0
 800bfe2:	bfab      	itete	ge
 800bfe4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800bfe6:	89a3      	ldrhlt	r3, [r4, #12]
 800bfe8:	181b      	addge	r3, r3, r0
 800bfea:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800bfee:	bfac      	ite	ge
 800bff0:	6563      	strge	r3, [r4, #84]	; 0x54
 800bff2:	81a3      	strhlt	r3, [r4, #12]
 800bff4:	bd10      	pop	{r4, pc}

0800bff6 <__swrite>:
 800bff6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bffa:	461f      	mov	r7, r3
 800bffc:	898b      	ldrh	r3, [r1, #12]
 800bffe:	05db      	lsls	r3, r3, #23
 800c000:	4605      	mov	r5, r0
 800c002:	460c      	mov	r4, r1
 800c004:	4616      	mov	r6, r2
 800c006:	d505      	bpl.n	800c014 <__swrite+0x1e>
 800c008:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c00c:	2302      	movs	r3, #2
 800c00e:	2200      	movs	r2, #0
 800c010:	f000 f868 	bl	800c0e4 <_lseek_r>
 800c014:	89a3      	ldrh	r3, [r4, #12]
 800c016:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c01a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800c01e:	81a3      	strh	r3, [r4, #12]
 800c020:	4632      	mov	r2, r6
 800c022:	463b      	mov	r3, r7
 800c024:	4628      	mov	r0, r5
 800c026:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c02a:	f000 b817 	b.w	800c05c <_write_r>

0800c02e <__sseek>:
 800c02e:	b510      	push	{r4, lr}
 800c030:	460c      	mov	r4, r1
 800c032:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c036:	f000 f855 	bl	800c0e4 <_lseek_r>
 800c03a:	1c43      	adds	r3, r0, #1
 800c03c:	89a3      	ldrh	r3, [r4, #12]
 800c03e:	bf15      	itete	ne
 800c040:	6560      	strne	r0, [r4, #84]	; 0x54
 800c042:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800c046:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800c04a:	81a3      	strheq	r3, [r4, #12]
 800c04c:	bf18      	it	ne
 800c04e:	81a3      	strhne	r3, [r4, #12]
 800c050:	bd10      	pop	{r4, pc}

0800c052 <__sclose>:
 800c052:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c056:	f000 b813 	b.w	800c080 <_close_r>
	...

0800c05c <_write_r>:
 800c05c:	b538      	push	{r3, r4, r5, lr}
 800c05e:	4d07      	ldr	r5, [pc, #28]	; (800c07c <_write_r+0x20>)
 800c060:	4604      	mov	r4, r0
 800c062:	4608      	mov	r0, r1
 800c064:	4611      	mov	r1, r2
 800c066:	2200      	movs	r2, #0
 800c068:	602a      	str	r2, [r5, #0]
 800c06a:	461a      	mov	r2, r3
 800c06c:	f7f6 fc7b 	bl	8002966 <_write>
 800c070:	1c43      	adds	r3, r0, #1
 800c072:	d102      	bne.n	800c07a <_write_r+0x1e>
 800c074:	682b      	ldr	r3, [r5, #0]
 800c076:	b103      	cbz	r3, 800c07a <_write_r+0x1e>
 800c078:	6023      	str	r3, [r4, #0]
 800c07a:	bd38      	pop	{r3, r4, r5, pc}
 800c07c:	240045d4 	.word	0x240045d4

0800c080 <_close_r>:
 800c080:	b538      	push	{r3, r4, r5, lr}
 800c082:	4d06      	ldr	r5, [pc, #24]	; (800c09c <_close_r+0x1c>)
 800c084:	2300      	movs	r3, #0
 800c086:	4604      	mov	r4, r0
 800c088:	4608      	mov	r0, r1
 800c08a:	602b      	str	r3, [r5, #0]
 800c08c:	f7f6 fc87 	bl	800299e <_close>
 800c090:	1c43      	adds	r3, r0, #1
 800c092:	d102      	bne.n	800c09a <_close_r+0x1a>
 800c094:	682b      	ldr	r3, [r5, #0]
 800c096:	b103      	cbz	r3, 800c09a <_close_r+0x1a>
 800c098:	6023      	str	r3, [r4, #0]
 800c09a:	bd38      	pop	{r3, r4, r5, pc}
 800c09c:	240045d4 	.word	0x240045d4

0800c0a0 <_fstat_r>:
 800c0a0:	b538      	push	{r3, r4, r5, lr}
 800c0a2:	4d07      	ldr	r5, [pc, #28]	; (800c0c0 <_fstat_r+0x20>)
 800c0a4:	2300      	movs	r3, #0
 800c0a6:	4604      	mov	r4, r0
 800c0a8:	4608      	mov	r0, r1
 800c0aa:	4611      	mov	r1, r2
 800c0ac:	602b      	str	r3, [r5, #0]
 800c0ae:	f7f6 fc82 	bl	80029b6 <_fstat>
 800c0b2:	1c43      	adds	r3, r0, #1
 800c0b4:	d102      	bne.n	800c0bc <_fstat_r+0x1c>
 800c0b6:	682b      	ldr	r3, [r5, #0]
 800c0b8:	b103      	cbz	r3, 800c0bc <_fstat_r+0x1c>
 800c0ba:	6023      	str	r3, [r4, #0]
 800c0bc:	bd38      	pop	{r3, r4, r5, pc}
 800c0be:	bf00      	nop
 800c0c0:	240045d4 	.word	0x240045d4

0800c0c4 <_isatty_r>:
 800c0c4:	b538      	push	{r3, r4, r5, lr}
 800c0c6:	4d06      	ldr	r5, [pc, #24]	; (800c0e0 <_isatty_r+0x1c>)
 800c0c8:	2300      	movs	r3, #0
 800c0ca:	4604      	mov	r4, r0
 800c0cc:	4608      	mov	r0, r1
 800c0ce:	602b      	str	r3, [r5, #0]
 800c0d0:	f7f6 fc81 	bl	80029d6 <_isatty>
 800c0d4:	1c43      	adds	r3, r0, #1
 800c0d6:	d102      	bne.n	800c0de <_isatty_r+0x1a>
 800c0d8:	682b      	ldr	r3, [r5, #0]
 800c0da:	b103      	cbz	r3, 800c0de <_isatty_r+0x1a>
 800c0dc:	6023      	str	r3, [r4, #0]
 800c0de:	bd38      	pop	{r3, r4, r5, pc}
 800c0e0:	240045d4 	.word	0x240045d4

0800c0e4 <_lseek_r>:
 800c0e4:	b538      	push	{r3, r4, r5, lr}
 800c0e6:	4d07      	ldr	r5, [pc, #28]	; (800c104 <_lseek_r+0x20>)
 800c0e8:	4604      	mov	r4, r0
 800c0ea:	4608      	mov	r0, r1
 800c0ec:	4611      	mov	r1, r2
 800c0ee:	2200      	movs	r2, #0
 800c0f0:	602a      	str	r2, [r5, #0]
 800c0f2:	461a      	mov	r2, r3
 800c0f4:	f7f6 fc7a 	bl	80029ec <_lseek>
 800c0f8:	1c43      	adds	r3, r0, #1
 800c0fa:	d102      	bne.n	800c102 <_lseek_r+0x1e>
 800c0fc:	682b      	ldr	r3, [r5, #0]
 800c0fe:	b103      	cbz	r3, 800c102 <_lseek_r+0x1e>
 800c100:	6023      	str	r3, [r4, #0]
 800c102:	bd38      	pop	{r3, r4, r5, pc}
 800c104:	240045d4 	.word	0x240045d4

0800c108 <__malloc_lock>:
 800c108:	4801      	ldr	r0, [pc, #4]	; (800c110 <__malloc_lock+0x8>)
 800c10a:	f7ff bb55 	b.w	800b7b8 <__retarget_lock_acquire_recursive>
 800c10e:	bf00      	nop
 800c110:	240045cc 	.word	0x240045cc

0800c114 <__malloc_unlock>:
 800c114:	4801      	ldr	r0, [pc, #4]	; (800c11c <__malloc_unlock+0x8>)
 800c116:	f7ff bb50 	b.w	800b7ba <__retarget_lock_release_recursive>
 800c11a:	bf00      	nop
 800c11c:	240045cc 	.word	0x240045cc

0800c120 <_read_r>:
 800c120:	b538      	push	{r3, r4, r5, lr}
 800c122:	4d07      	ldr	r5, [pc, #28]	; (800c140 <_read_r+0x20>)
 800c124:	4604      	mov	r4, r0
 800c126:	4608      	mov	r0, r1
 800c128:	4611      	mov	r1, r2
 800c12a:	2200      	movs	r2, #0
 800c12c:	602a      	str	r2, [r5, #0]
 800c12e:	461a      	mov	r2, r3
 800c130:	f7f6 fbfc 	bl	800292c <_read>
 800c134:	1c43      	adds	r3, r0, #1
 800c136:	d102      	bne.n	800c13e <_read_r+0x1e>
 800c138:	682b      	ldr	r3, [r5, #0]
 800c13a:	b103      	cbz	r3, 800c13e <_read_r+0x1e>
 800c13c:	6023      	str	r3, [r4, #0]
 800c13e:	bd38      	pop	{r3, r4, r5, pc}
 800c140:	240045d4 	.word	0x240045d4

0800c144 <_init>:
 800c144:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c146:	bf00      	nop
 800c148:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c14a:	bc08      	pop	{r3}
 800c14c:	469e      	mov	lr, r3
 800c14e:	4770      	bx	lr

0800c150 <_fini>:
 800c150:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c152:	bf00      	nop
 800c154:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c156:	bc08      	pop	{r3}
 800c158:	469e      	mov	lr, r3
 800c15a:	4770      	bx	lr
