library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity bcd_counter_nine is 
port (
	Enable : in bit;
	clk : in bit;
	Q_Out: 	out std_logic_vector(3 downto 0) 
	);
end entity bcd_counter_nine;

architecture behaviour of bcd_counter_nine is
	-- define signals

begin

process(Enable,clk)
variable v_output : integer :=0;
begin
		
	if (clk'event and clk = '1') then
		if (Enable = '0') then
			-- Up counter
			if (v_output = 9) then
				v_output := 0;
			else 
				v_output := v_output +1;
			end if;
		end if;
	end if;
	Q_out <= std_logic_vector(to_unsigned(v_output,4));
	
	
end process;



end architecture behaviour;
