<profile>
    <ReportVersion>
        <Version>2024.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xczu3eg-sfvc784-1-e</Part>
        <TopModelName>accelerator</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.00</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.188</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>13</Best-caseLatency>
            <Average-caseLatency>13515</Average-caseLatency>
            <Worst-caseLatency>43016</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.130 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.135 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.430 ms</Worst-caseRealTimeLatency>
            <Interval-min>14</Interval-min>
            <Interval-max>43017</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_65_3>
                <Slack>8.00</Slack>
                <TripCount>
                    <range>
                        <min>0</min>
                        <max>500</max>
                    </range>
                </TripCount>
                <Latency>
                    <range>
                        <min>0</min>
                        <max>43002</max>
                    </range>
                </Latency>
                <AbsoluteTimeLatency>
                    <range>
                        <min>0</min>
                        <max>430020</max>
                    </range>
                </AbsoluteTimeLatency>
                <IterationLatency>
                    <range>
                        <min>21</min>
                        <max>86</max>
                    </range>
                </IterationLatency>
                <InstanceList/>
            </VITIS_LOOP_65_3>
        </SummaryOfLoopLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>../accelerator.cpp:64</SourceLocation>
            <SummaryOfLoopViolations>
                <VITIS_LOOP_65_3>
                    <Name>VITIS_LOOP_65_3</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../accelerator.cpp:65</SourceLocation>
                </VITIS_LOOP_65_3>
            </SummaryOfLoopViolations>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <DSP>27</DSP>
            <FF>3753</FF>
            <LUT>4453</LUT>
            <BRAM_18K>0</BRAM_18K>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>432</BRAM_18K>
            <DSP>360</DSP>
            <FF>141120</FF>
            <LUT>70560</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>accelerator</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>accelerator</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>accelerator</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>accelerator</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>accelerator</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>accelerator</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_return</name>
            <Object>accelerator</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>256</Bits>
            <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>w1_address0</name>
            <Object>w1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>w1_ce0</name>
            <Object>w1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>w1_q0</name>
            <Object>w1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>w1_address1</name>
            <Object>w1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>w1_ce1</name>
            <Object>w1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>w1_q1</name>
            <Object>w1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>w2_address0</name>
            <Object>w2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>w2_ce0</name>
            <Object>w2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>w2_q0</name>
            <Object>w2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>w2_address1</name>
            <Object>w2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>w2_ce1</name>
            <Object>w2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>w2_q1</name>
            <Object>w2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>bias_1_address0</name>
            <Object>bias_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>bias_1_ce0</name>
            <Object>bias_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>bias_1_q0</name>
            <Object>bias_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>bias_2_address0</name>
            <Object>bias_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>bias_2_ce0</name>
            <Object>bias_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>bias_2_q0</name>
            <Object>bias_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>training</name>
            <Object>training</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>accelerator</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570</InstName>
                    <ModuleName>accelerator_Pipeline_VITIS_LOOP_47_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>570</ID>
                    <BindInstances>icmp_ln47_fu_310_p2 add_ln47_fu_316_p2 icmp_ln48_fu_358_p2 select_ln48_fu_409_p3 select_ln48_1_fu_416_p3 select_ln48_2_fu_423_p3 select_ln48_3_fu_430_p3 select_ln48_4_fu_437_p3 select_ln48_5_fu_444_p3 select_ln48_6_fu_451_p3 select_ln48_7_fu_458_p3 select_ln48_8_fu_465_p3 select_ln48_9_fu_472_p3 select_ln48_10_fu_479_p3 select_ln48_11_fu_486_p3</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594</InstName>
                    <ModuleName>accelerator_Pipeline_VITIS_LOOP_69_4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>594</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_model_array_fu_816</InstName>
                            <ModuleName>model_array</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>816</ID>
                            <BindInstances>mul_16s_16s_28_1_1_U25 mul_16s_16s_28_1_1_U26 mul_16s_16s_32_1_1_U21 mul_32s_10s_40_1_1_U17 add_ln14_fu_258_p2 mul_16s_16s_32_1_1_U22 mac_mulsub_16s_9ns_28s_28_4_1_U33 mac_mulsub_16s_9ns_28s_28_4_1_U33 mac_mulsub_16s_9ns_28s_28_4_1_U33 mul_16s_16s_32_1_1_U23 mul_16s_16s_28_1_1_U27 mac_muladd_16s_16s_28ns_28_4_1_U34 mac_muladd_16s_16s_28ns_28_4_1_U34 mul_32s_10s_40_1_1_U18 add_ln14_1_fu_314_p2 bias_out_net_sum_fu_470_p2 mul_16s_10ns_26_1_1_U29 output_4_fu_507_p3 mac_muladd_16s_16s_28ns_28_4_1_U35 mac_muladd_16s_16s_28ns_28_4_1_U35 mul_16s_16s_28_1_1_U28 mul_32s_10s_40_1_1_U19 add_ln14_2_fu_342_p2 mac_muladd_16s_16s_28ns_28_4_1_U36 mac_muladd_16s_16s_28ns_28_4_1_U36 mac_muladd_16s_16s_28ns_28_4_1_U37 mac_muladd_16s_16s_28ns_28_4_1_U37 mul_16s_16s_32_1_1_U24 mul_32s_10s_40_1_1_U20 add_ln14_3_fu_389_p2 bias_out_net_sum_1_fu_542_p2 mac_mulsub_16s_9ns_28s_28_4_1_U38 mac_mulsub_16s_9ns_28s_28_4_1_U38 mac_mulsub_16s_9ns_28s_28_4_1_U38 mul_16s_10ns_26_1_1_U30 output_3_fu_588_p3 cmp_i_i_fu_214_p2 icmp_ln19_fu_405_p2 mul_16s_10ns_26_1_1_U31 error_1_fu_620_p3 icmp_ln19_1_fu_220_p2 mul_16s_10ns_26_1_1_U32 error_3_fu_651_p3 agg_result_delta_kmin1_0_0_fu_658_p3 agg_result_delta_kmin1_1_0_fu_665_p3</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>icmp_ln69_fu_1026_p2 add_ln69_fu_1032_p2 sparsemux_9_2_13_1_1_U57 sparsemux_9_2_13_1_1_U58 icmp_ln93_fu_1218_p2 sub_ln93_fu_1223_p2 select_ln93_fu_1228_p3 tmp_5_fu_1256_p3 sub_ln93_1_fu_1268_p2 add_ln93_fu_1274_p2 icmp_ln93_1_fu_1290_p2 sub_ln93_4_fu_1300_p2 lshr_ln93_2_fu_1310_p2 and_ln93_3_fu_1316_p2 icmp_ln93_2_fu_1322_p2 phi_ln93_fu_1328_p2 xor_ln93_1_fu_1342_p2 and_ln93_fu_1356_p2 or_ln93_fu_1362_p2 icmp_ln93_3_fu_1376_p2 add_ln93_1_fu_1430_p2 lshr_ln93_fu_1439_p2 sub_ln93_2_fu_1445_p2 shl_ln93_fu_1454_p2 cond50_i_i454_fu_1459_p3 add_ln93_2_fu_1468_p2 select_ln93_1_fu_1496_p3 icmp_ln93_4_fu_1544_p2 icmp_ln93_5_fu_1550_p2 or_ln93_1_fu_1556_p2 dcmp_64ns_64ns_1_2_no_dsp_1_U56 and_ln93_1_fu_1624_p2 dcmp_64ns_64ns_1_2_no_dsp_1_U56 and_ln96_fu_1628_p2 xor_ln93_fu_1633_p2 and_ln93_2_fu_1638_p2 icmp_ln94_fu_1673_p2 icmp_ln94_1_fu_1678_p2 icmp_ln94_2_fu_1683_p2 and_ln94_fu_1688_p2 and_ln94_1_fu_1693_p2 and_ln94_2_fu_1699_p2 xor_ln96_fu_1644_p2 and_ln96_1_fu_1650_p2 or_ln96_fu_1656_p2 and_ln96_2_fu_1705_p2 and_ln96_3_fu_1711_p2 and_ln96_4_fu_1717_p2 sparsemux_7_2_16_1_1_U61 icmp_ln94_3_fu_1750_p2 and_ln94_3_fu_1755_p2 and_ln96_5_fu_1760_p2 sparsemux_7_2_16_1_1_U62 icmp_ln94_4_fu_1793_p2 and_ln94_4_fu_1798_p2 and_ln96_6_fu_1803_p2 sparsemux_7_2_16_1_1_U63 icmp_ln94_5_fu_1836_p2 and_ln94_5_fu_1841_p2 and_ln96_7_fu_1846_p2 sparsemux_7_2_16_1_1_U64 icmp_ln111_fu_1175_p2 sparsemux_9_2_13_1_1_U59 sub_ln112_fu_1385_p2 sub_ln114_fu_1212_p2 sub_ln114_1_fu_1393_p2 mul_18s_10ns_28_1_1_U60 conv_i_i_i15419_fu_1419_p3 icmp_ln144_fu_1038_p2 and_ln144_fu_1044_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664</InstName>
                    <ModuleName>accelerator_Pipeline_VITIS_LOOP_160_9</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>664</ID>
                    <BindInstances>icmp_ln160_fu_292_p2 add_ln160_fu_298_p2 icmp_ln161_1_fu_340_p2 output_array_new_b1_fu_346_p3 icmp_ln161_fu_354_p2 output_array_new_b2_fu_360_p3 output_array_new_w1_fu_368_p3 output_array_new_w1_1_fu_376_p3 output_array_new_w2_fu_384_p3 output_array_new_w2_1_fu_392_p3 select_ln161_fu_400_p3 select_ln161_1_fu_408_p3 select_ln161_2_fu_416_p3 select_ln161_3_fu_424_p3 select_ln161_4_fu_432_p3 select_ln161_5_fu_440_p3 select_ln161_6_fu_448_p3 select_ln161_7_fu_456_p3 select_ln161_8_fu_464_p3 select_ln161_9_fu_472_p3 select_ln161_10_fu_480_p3 select_ln161_11_fu_488_p3</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>cmp_i_i113_fu_733_p2 icmp_ln65_fu_886_p2 i_2_fu_892_p2 select_ln69_fu_1050_p3 select_ln69_1_fu_1057_p3 select_ln69_2_fu_1064_p3 select_ln69_3_fu_1071_p3 select_ln69_4_fu_1078_p3 select_ln69_5_fu_1085_p3 select_ln69_6_fu_1092_p3 select_ln69_7_fu_1099_p3 select_ln69_8_fu_1106_p3 select_ln69_9_fu_1114_p3 select_ln69_10_fu_1122_p3 select_ln69_11_fu_1130_p3 select_ln69_12_fu_1138_p3 select_ln69_13_fu_1146_p3 select_ln69_14_fu_1154_p3 select_ln69_15_fu_1162_p3 select_ln69_16_fu_1170_p3 select_ln69_17_fu_1178_p3 select_ln69_18_fu_1186_p3 select_ln69_19_fu_1194_p3 select_ln69_20_fu_1202_p3 select_ln69_21_fu_1209_p3 select_ln69_22_fu_1216_p3 select_ln69_23_fu_1223_p3</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>accelerator_Pipeline_VITIS_LOOP_47_1</Name>
            <Loops>
                <VITIS_LOOP_47_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>1.699</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4</Best-caseLatency>
                    <Average-caseLatency>4</Average-caseLatency>
                    <Worst-caseLatency>4</Worst-caseLatency>
                    <Best-caseRealTimeLatency>40.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>40.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>40.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_47_1>
                        <Name>VITIS_LOOP_47_1</Name>
                        <Slack>8.00</Slack>
                        <TripCount>2</TripCount>
                        <Latency>2</Latency>
                        <AbsoluteTimeLatency>20.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_47_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../accelerator.cpp:47</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_47_1>
                            <Name>VITIS_LOOP_47_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../accelerator.cpp:51</SourceLocation>
                        </VITIS_LOOP_47_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>134</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>386</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_47_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln47_fu_310_p2" SOURCE="../accelerator.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln47" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_47_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_fu_316_p2" SOURCE="../accelerator.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln47" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_47_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln48_fu_358_p2" SOURCE="../accelerator.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln48" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_47_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln48_fu_409_p3" SOURCE="../accelerator.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln48" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_47_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln48_1_fu_416_p3" SOURCE="../accelerator.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln48_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_47_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln48_2_fu_423_p3" SOURCE="../accelerator.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln48_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_47_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln48_3_fu_430_p3" SOURCE="../accelerator.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln48_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_47_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln48_4_fu_437_p3" SOURCE="../accelerator.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln48_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_47_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln48_5_fu_444_p3" SOURCE="../accelerator.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln48_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_47_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln48_6_fu_451_p3" SOURCE="../accelerator.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln48_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_47_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln48_7_fu_458_p3" SOURCE="../accelerator.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln48_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_47_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln48_8_fu_465_p3" SOURCE="../accelerator.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln48_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_47_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln48_9_fu_472_p3" SOURCE="../accelerator.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln48_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_47_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln48_10_fu_479_p3" SOURCE="../accelerator.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln48_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_47_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln48_11_fu_486_p3" SOURCE="../accelerator.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln48_11" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>model_array</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>5.177</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3</Best-caseLatency>
                    <Average-caseLatency>3</Average-caseLatency>
                    <Worst-caseLatency>3</Worst-caseLatency>
                    <Best-caseRealTimeLatency>30.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>30.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>30.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>4</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../weight_pe.cpp:12~../array.cpp:29</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>26</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>7</UTIL_DSP>
                    <FF>768</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>669</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_28_1_1_U25" SOURCE="../weight_pe.cpp:12" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_28_1_1_U26" SOURCE="../weight_pe.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_32_1_1_U21" SOURCE="../weight_pe.cpp:14" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_10s_40_1_1_U17" SOURCE="../weight_pe.cpp:14" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln14_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_fu_258_p2" SOURCE="../weight_pe.cpp:14" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_32_1_1_U22" SOURCE="../weight_pe.cpp:14" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln14_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_9ns_28s_28_4_1_U33" SOURCE="../bias_pe.cpp:14" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln14_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="mac_mulsub_16s_9ns_28s_28_4_1_U33" SOURCE="../bias_pe.cpp:14" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln14_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_9ns_28s_28_4_1_U33" SOURCE="../bias_pe.cpp:14" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_32_1_1_U23" SOURCE="../weight_pe.cpp:14" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln14_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_28_1_1_U27" SOURCE="../weight_pe.cpp:12" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln12_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28ns_28_4_1_U34" SOURCE="../weight_pe.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln13_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28ns_28_4_1_U34" SOURCE="../weight_pe.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_10s_40_1_1_U18" SOURCE="../weight_pe.cpp:14" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln14_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_1_fu_314_p2" SOURCE="../weight_pe.cpp:14" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln14_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="bias_out_net_sum_fu_470_p2" SOURCE="../bias_pe.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="bias_out_net_sum" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U29" SOURCE="../act_pe.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="output_4_fu_507_p3" SOURCE="../act_pe.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="output_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28ns_28_4_1_U35" SOURCE="../weight_pe.cpp:12" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln12_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28ns_28_4_1_U35" SOURCE="../weight_pe.cpp:12" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_28_1_1_U28" SOURCE="../weight_pe.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln13_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_10s_40_1_1_U19" SOURCE="../weight_pe.cpp:14" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln14_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_2_fu_342_p2" SOURCE="../weight_pe.cpp:14" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln14_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28ns_28_4_1_U36" SOURCE="../weight_pe.cpp:12" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln12_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28ns_28_4_1_U36" SOURCE="../weight_pe.cpp:12" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln12_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28ns_28_4_1_U37" SOURCE="../weight_pe.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln13_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28ns_28_4_1_U37" SOURCE="../weight_pe.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln13_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_32_1_1_U24" SOURCE="../weight_pe.cpp:14" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln14_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_10s_40_1_1_U20" SOURCE="../weight_pe.cpp:14" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln14_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_3_fu_389_p2" SOURCE="../weight_pe.cpp:14" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln14_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="bias_out_net_sum_1_fu_542_p2" SOURCE="../bias_pe.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="bias_out_net_sum_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_9ns_28s_28_4_1_U38" SOURCE="../bias_pe.cpp:14" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln14_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="mac_mulsub_16s_9ns_28s_28_4_1_U38" SOURCE="../bias_pe.cpp:14" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln14_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_9ns_28s_28_4_1_U38" SOURCE="../bias_pe.cpp:14" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln14_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U30" SOURCE="../act_pe.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln22_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="output_3_fu_588_p3" SOURCE="../act_pe.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="output_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="cmp_i_i_fu_214_p2" SOURCE="../weight_pe.cpp:12" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp_i_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln19_fu_405_p2" SOURCE="../error_pe.cpp:19" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U31" SOURCE="../error_pe.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="error_1_fu_620_p3" SOURCE="../error_pe.cpp:19" STORAGESUBTYPE="" URAM="0" VARIABLE="error_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln19_1_fu_220_p2" SOURCE="../error_pe.cpp:19" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln19_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U32" SOURCE="../error_pe.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln23_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="error_3_fu_651_p3" SOURCE="../error_pe.cpp:19" STORAGESUBTYPE="" URAM="0" VARIABLE="error_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="agg_result_delta_kmin1_0_0_fu_658_p3" SOURCE="../weight_pe.cpp:12" STORAGESUBTYPE="" URAM="0" VARIABLE="agg_result_delta_kmin1_0_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="agg_result_delta_kmin1_1_0_fu_665_p3" SOURCE="../weight_pe.cpp:12" STORAGESUBTYPE="" URAM="0" VARIABLE="agg_result_delta_kmin1_1_0" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>accelerator_Pipeline_VITIS_LOOP_69_4</Name>
            <Loops>
                <VITIS_LOOP_69_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>7.188</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>51</Average-caseLatency>
                    <Worst-caseLatency>83</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.510 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.830 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18 ~ 83</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_69_4>
                        <Name>VITIS_LOOP_69_4</Name>
                        <Slack>8.00</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>4</max>
                            </range>
                        </TripCount>
                        <Latency>16 ~ 80</Latency>
                        <AbsoluteTimeLatency>0.160 us ~ 0.800 us</AbsoluteTimeLatency>
                        <PipelineII>16</PipelineII>
                        <PipelineDepth>17</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_model_array_fu_816</Instance>
                        </InstanceList>
                    </VITIS_LOOP_69_4>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../accelerator.cpp:68</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_69_4>
                            <Name>VITIS_LOOP_69_4</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>../accelerator.cpp:69</SourceLocation>
                        </VITIS_LOOP_69_4>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>27</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>7</UTIL_DSP>
                    <FF>2111</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>2894</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln69_fu_1026_p2" SOURCE="../accelerator.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln69" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_fu_1032_p2" SOURCE="../accelerator.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln69" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_2_13_1_1_U57" SOURCE="../accelerator.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="zext_ln73_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_2_13_1_1_U58" SOURCE="../accelerator.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="zext_ln83_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln93_fu_1218_p2" SOURCE="../accelerator.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln93" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln93_fu_1223_p2" SOURCE="../accelerator.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln93" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln93_fu_1228_p3" SOURCE="../accelerator.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln93" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op cttz" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="cttz" PRAGMA="" RTLNAME="tmp_5_fu_1256_p3" SOURCE="../accelerator.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln93_1_fu_1268_p2" SOURCE="../accelerator.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln93_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_fu_1274_p2" SOURCE="../accelerator.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln93_1_fu_1290_p2" SOURCE="../accelerator.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln93_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln93_4_fu_1300_p2" SOURCE="../accelerator.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln93_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln93_2_fu_1310_p2" SOURCE="../accelerator.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln93_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln93_3_fu_1316_p2" SOURCE="../accelerator.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln93_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln93_2_fu_1322_p2" SOURCE="../accelerator.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln93_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="and" PRAGMA="" RTLNAME="phi_ln93_fu_1328_p2" SOURCE="../accelerator.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="phi_ln93" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln93_1_fu_1342_p2" SOURCE="../accelerator.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln93_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln93_fu_1356_p2" SOURCE="../accelerator.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln93" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln93_fu_1362_p2" SOURCE="../accelerator.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln93" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln93_3_fu_1376_p2" SOURCE="../accelerator.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln93_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_1_fu_1430_p2" SOURCE="../accelerator.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln93_fu_1439_p2" SOURCE="../accelerator.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln93" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln93_2_fu_1445_p2" SOURCE="../accelerator.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln93_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln93_fu_1454_p2" SOURCE="../accelerator.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln93" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="select" PRAGMA="" RTLNAME="cond50_i_i454_fu_1459_p3" SOURCE="../accelerator.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="cond50_i_i454" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_2_fu_1468_p2" SOURCE="../accelerator.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln93_1_fu_1496_p3" SOURCE="../accelerator.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln93_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln93_4_fu_1544_p2" SOURCE="../accelerator.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln93_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln93_5_fu_1550_p2" SOURCE="../accelerator.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln93_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln93_1_fu_1556_p2" SOURCE="../accelerator.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln93_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_69_4" OPTYPE="dcmp" PRAGMA="" RTLNAME="dcmp_64ns_64ns_1_2_no_dsp_1_U56" SOURCE="../accelerator.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln93_1_fu_1624_p2" SOURCE="../accelerator.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln93_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_69_4" OPTYPE="dcmp" PRAGMA="" RTLNAME="dcmp_64ns_64ns_1_2_no_dsp_1_U56" SOURCE="../accelerator.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln96_fu_1628_p2" SOURCE="../accelerator.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln96" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln93_fu_1633_p2" SOURCE="../accelerator.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln93" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln93_2_fu_1638_p2" SOURCE="../accelerator.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln93_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln94_fu_1673_p2" SOURCE="../accelerator.cpp:94" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln94" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln94_1_fu_1678_p2" SOURCE="../accelerator.cpp:94" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln94_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln94_2_fu_1683_p2" SOURCE="../accelerator.cpp:94" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln94_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln94_fu_1688_p2" SOURCE="../accelerator.cpp:94" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln94" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln94_1_fu_1693_p2" SOURCE="../accelerator.cpp:94" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln94_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln94_2_fu_1699_p2" SOURCE="../accelerator.cpp:94" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln94_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln96_fu_1644_p2" SOURCE="../accelerator.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln96" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln96_1_fu_1650_p2" SOURCE="../accelerator.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln96_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln96_fu_1656_p2" SOURCE="../accelerator.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln96" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln96_2_fu_1705_p2" SOURCE="../accelerator.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln96_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln96_3_fu_1711_p2" SOURCE="../accelerator.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln96_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln96_4_fu_1717_p2" SOURCE="../accelerator.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln96_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_U61" SOURCE="../accelerator.cpp:94" STORAGESUBTYPE="" URAM="0" VARIABLE="retval_0_3_0_0_0_load" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln94_3_fu_1750_p2" SOURCE="../accelerator.cpp:94" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln94_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln94_3_fu_1755_p2" SOURCE="../accelerator.cpp:94" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln94_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln96_5_fu_1760_p2" SOURCE="../accelerator.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln96_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_U62" SOURCE="../accelerator.cpp:94" STORAGESUBTYPE="" URAM="0" VARIABLE="retval_0_2_0_0_0_load" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln94_4_fu_1793_p2" SOURCE="../accelerator.cpp:94" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln94_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln94_4_fu_1798_p2" SOURCE="../accelerator.cpp:94" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln94_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln96_6_fu_1803_p2" SOURCE="../accelerator.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln96_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_U63" SOURCE="../accelerator.cpp:94" STORAGESUBTYPE="" URAM="0" VARIABLE="retval_0_1_0_0_0_load" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln94_5_fu_1836_p2" SOURCE="../accelerator.cpp:94" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln94_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln94_5_fu_1841_p2" SOURCE="../accelerator.cpp:94" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln94_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln96_7_fu_1846_p2" SOURCE="../accelerator.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln96_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_U64" SOURCE="../accelerator.cpp:94" STORAGESUBTYPE="" URAM="0" VARIABLE="retval_0_0_0_0_0_load" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln111_fu_1175_p2" SOURCE="../accelerator.cpp:111" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln111" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_2_13_1_1_U59" SOURCE="../accelerator.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="zext_ln114_cast1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln112_fu_1385_p2" SOURCE="../accelerator.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln112" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln114_fu_1212_p2" SOURCE="../accelerator.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln114" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln114_1_fu_1393_p2" SOURCE="../accelerator.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln114_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_10ns_28_1_1_U60" SOURCE="../accelerator.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln114" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="select" PRAGMA="" RTLNAME="conv_i_i_i15419_fu_1419_p3" SOURCE="../accelerator.cpp:111" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_i_i_i15419" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln144_fu_1038_p2" SOURCE="../accelerator.cpp:144" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln144" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln144_fu_1044_p2" SOURCE="../accelerator.cpp:144" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln144" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>accelerator_Pipeline_VITIS_LOOP_160_9</Name>
            <Loops>
                <VITIS_LOOP_160_9/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>1.954</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4</Best-caseLatency>
                    <Average-caseLatency>4</Average-caseLatency>
                    <Worst-caseLatency>4</Worst-caseLatency>
                    <Best-caseRealTimeLatency>40.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>40.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>40.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_160_9>
                        <Name>VITIS_LOOP_160_9</Name>
                        <Slack>8.00</Slack>
                        <TripCount>2</TripCount>
                        <Latency>2</Latency>
                        <AbsoluteTimeLatency>20.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_160_9>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../accelerator.cpp:160</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_160_9>
                            <Name>VITIS_LOOP_160_9</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../accelerator.cpp:160</SourceLocation>
                        </VITIS_LOOP_160_9>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>196</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>352</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_160_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln160_fu_292_p2" SOURCE="../accelerator.cpp:160" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln160" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_160_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln160_fu_298_p2" SOURCE="../accelerator.cpp:160" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln160" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_160_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln161_1_fu_340_p2" SOURCE="../accelerator.cpp:161" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln161_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_160_9" OPTYPE="select" PRAGMA="" RTLNAME="output_array_new_b1_fu_346_p3" SOURCE="../accelerator.cpp:161" STORAGESUBTYPE="" URAM="0" VARIABLE="output_array_new_b1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_160_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln161_fu_354_p2" SOURCE="../accelerator.cpp:161" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln161" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_160_9" OPTYPE="select" PRAGMA="" RTLNAME="output_array_new_b2_fu_360_p3" SOURCE="../accelerator.cpp:162" STORAGESUBTYPE="" URAM="0" VARIABLE="output_array_new_b2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_160_9" OPTYPE="select" PRAGMA="" RTLNAME="output_array_new_w1_fu_368_p3" SOURCE="../accelerator.cpp:164" STORAGESUBTYPE="" URAM="0" VARIABLE="output_array_new_w1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_160_9" OPTYPE="select" PRAGMA="" RTLNAME="output_array_new_w1_1_fu_376_p3" SOURCE="../accelerator.cpp:164" STORAGESUBTYPE="" URAM="0" VARIABLE="output_array_new_w1_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_160_9" OPTYPE="select" PRAGMA="" RTLNAME="output_array_new_w2_fu_384_p3" SOURCE="../accelerator.cpp:165" STORAGESUBTYPE="" URAM="0" VARIABLE="output_array_new_w2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_160_9" OPTYPE="select" PRAGMA="" RTLNAME="output_array_new_w2_1_fu_392_p3" SOURCE="../accelerator.cpp:165" STORAGESUBTYPE="" URAM="0" VARIABLE="output_array_new_w2_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_160_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln161_fu_400_p3" SOURCE="../accelerator.cpp:161" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln161" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_160_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln161_1_fu_408_p3" SOURCE="../accelerator.cpp:161" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln161_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_160_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln161_2_fu_416_p3" SOURCE="../accelerator.cpp:161" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln161_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_160_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln161_3_fu_424_p3" SOURCE="../accelerator.cpp:161" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln161_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_160_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln161_4_fu_432_p3" SOURCE="../accelerator.cpp:161" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln161_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_160_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln161_5_fu_440_p3" SOURCE="../accelerator.cpp:161" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln161_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_160_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln161_6_fu_448_p3" SOURCE="../accelerator.cpp:161" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln161_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_160_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln161_7_fu_456_p3" SOURCE="../accelerator.cpp:161" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln161_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_160_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln161_8_fu_464_p3" SOURCE="../accelerator.cpp:161" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln161_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_160_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln161_9_fu_472_p3" SOURCE="../accelerator.cpp:161" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln161_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_160_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln161_10_fu_480_p3" SOURCE="../accelerator.cpp:161" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln161_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_160_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln161_11_fu_488_p3" SOURCE="../accelerator.cpp:161" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln161_11" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>accelerator</Name>
            <Loops>
                <VITIS_LOOP_65_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>7.188</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>13</Best-caseLatency>
                    <Average-caseLatency>13515</Average-caseLatency>
                    <Worst-caseLatency>43016</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.130 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.135 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.430 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>14 ~ 43017</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_65_3>
                        <Name>VITIS_LOOP_65_3</Name>
                        <Slack>8.00</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>500</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 43002</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 0.430 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>21</min>
                                <max>86</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>21 ~ 86</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594</Instance>
                        </InstanceList>
                    </VITIS_LOOP_65_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../accelerator.cpp:64</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_65_3>
                            <Name>VITIS_LOOP_65_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../accelerator.cpp:65</SourceLocation>
                        </VITIS_LOOP_65_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>27</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>7</UTIL_DSP>
                    <FF>3753</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>4453</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>6</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="cmp_i_i113_fu_733_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp_i_i113" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_65_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln65_fu_886_p2" SOURCE="../accelerator.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln65" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_65_3" OPTYPE="add" PRAGMA="" RTLNAME="i_2_fu_892_p2" SOURCE="../accelerator.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="i_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_65_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_fu_1050_p3" SOURCE="../accelerator.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln69" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_65_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_1_fu_1057_p3" SOURCE="../accelerator.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln69_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_65_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_2_fu_1064_p3" SOURCE="../accelerator.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln69_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_65_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_3_fu_1071_p3" SOURCE="../accelerator.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln69_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_65_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_4_fu_1078_p3" SOURCE="../accelerator.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln69_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_65_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_5_fu_1085_p3" SOURCE="../accelerator.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln69_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_65_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_6_fu_1092_p3" SOURCE="../accelerator.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln69_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_65_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_7_fu_1099_p3" SOURCE="../accelerator.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln69_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_65_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_8_fu_1106_p3" SOURCE="../accelerator.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln69_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_65_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_9_fu_1114_p3" SOURCE="../accelerator.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln69_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_65_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_10_fu_1122_p3" SOURCE="../accelerator.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln69_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_65_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_11_fu_1130_p3" SOURCE="../accelerator.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln69_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_65_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_12_fu_1138_p3" SOURCE="../accelerator.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln69_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_65_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_13_fu_1146_p3" SOURCE="../accelerator.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln69_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_65_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_14_fu_1154_p3" SOURCE="../accelerator.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln69_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_65_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_15_fu_1162_p3" SOURCE="../accelerator.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln69_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_65_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_16_fu_1170_p3" SOURCE="../accelerator.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln69_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_65_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_17_fu_1178_p3" SOURCE="../accelerator.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln69_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_65_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_18_fu_1186_p3" SOURCE="../accelerator.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln69_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_65_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_19_fu_1194_p3" SOURCE="../accelerator.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln69_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_65_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_20_fu_1202_p3" SOURCE="../accelerator.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln69_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_65_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_21_fu_1209_p3" SOURCE="../accelerator.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln69_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_65_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_22_fu_1216_p3" SOURCE="../accelerator.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln69_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_65_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_23_fu_1223_p3" SOURCE="../accelerator.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln69_23" VISIBLE="false"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="w1" index="0" direction="in" srcType="ap_fixed&lt;16, 4, AP_TRN, AP_WRAP, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="w1_address0" name="w1_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="w1_ce0" name="w1_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="w1_q0" name="w1_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="w1_address1" name="w1_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="w1_ce1" name="w1_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="w1_q1" name="w1_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="w2" index="1" direction="in" srcType="ap_fixed&lt;16, 4, AP_TRN, AP_WRAP, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="w2_address0" name="w2_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="w2_ce0" name="w2_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="w2_q0" name="w2_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="w2_address1" name="w2_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="w2_ce1" name="w2_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="w2_q1" name="w2_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="bias_1" index="2" direction="in" srcType="ap_fixed&lt;16, 4, AP_TRN, AP_WRAP, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="bias_1_address0" name="bias_1_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="bias_1_ce0" name="bias_1_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="bias_1_q0" name="bias_1_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="bias_2" index="3" direction="in" srcType="ap_fixed&lt;16, 4, AP_TRN, AP_WRAP, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="bias_2_address0" name="bias_2_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="bias_2_ce0" name="bias_2_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="bias_2_q0" name="bias_2_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="training" index="4" direction="in" srcType="ap_fixed&lt;16, 4, AP_TRN, AP_WRAP, 0&gt;" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="training" name="training" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <ReturnValue ReturnValueName="srcType">Inference</ReturnValue>
    <ReturnValue ReturnValueName="srcSize">256</ReturnValue>
    <ReturnValue ReturnValueName="hwRefs" type="port" interface="ap_return" name="ap_return" usage="data" direction="out"/>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_return" type="data" busTypeName="data" protocol="ap_ctrl_hs" mode="master" dataWidth="256">
            <portMaps>
                <portMap portMapName="ap_return">DATA</portMap>
            </portMaps>
            <ports>
                <port>ap_return</port>
            </ports>
        </Interface>
        <Interface InterfaceName="w1_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="2">
            <portMaps>
                <portMap portMapName="w1_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>w1_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="w1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="w1_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="w1_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>w1_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="w1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="w1_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="2">
            <portMaps>
                <portMap portMapName="w1_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>w1_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="w1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="w1_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="w1_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>w1_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="w1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="w2_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="2">
            <portMaps>
                <portMap portMapName="w2_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>w2_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="w2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="w2_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="w2_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>w2_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="w2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="w2_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="2">
            <portMaps>
                <portMap portMapName="w2_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>w2_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="w2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="w2_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="w2_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>w2_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="w2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="bias_1_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="bias_1_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>bias_1_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="bias_1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="bias_1_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="bias_1_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>bias_1_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="bias_1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="bias_2_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="bias_2_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>bias_2_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="bias_2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="bias_2_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="bias_2_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>bias_2_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="bias_2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="training" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="training">DATA</portMap>
            </portMaps>
            <ports>
                <port>training</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="training"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table>
                    <keys size="3">Port, Direction, Bitwidth</keys>
                    <column name="bias_1_address0">out, 1</column>
                    <column name="bias_1_q0">in, 16</column>
                    <column name="bias_2_address0">out, 1</column>
                    <column name="bias_2_q0">in, 16</column>
                    <column name="w1_address0">out, 2</column>
                    <column name="w1_address1">out, 2</column>
                    <column name="w1_q0">in, 16</column>
                    <column name="w1_q1">in, 16</column>
                    <column name="w2_address0">out, 2</column>
                    <column name="w2_address1">out, 2</column>
                    <column name="w2_q0">in, 16</column>
                    <column name="w2_q1">in, 16</column>
                </table>
            </item>
            <item name="Other Ports">
                <table>
                    <keys size="4">Port, Mode, Direction, Bitwidth</keys>
                    <column name="ap_return">, out, 256</column>
                    <column name="training">ap_none, in, 16</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="w1">in, ap_fixed&lt;16 4 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="w2">in, ap_fixed&lt;16 4 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="bias_1">in, ap_fixed&lt;16 4 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="bias_2">in, ap_fixed&lt;16 4 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="training">in, ap_fixed&lt;16 4 AP_TRN AP_WRAP 0&gt;</column>
                    <column name="return">out, Inference</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="w1">w1_address0, port, offset</column>
                    <column name="w1">w1_ce0, port, </column>
                    <column name="w1">w1_q0, port, </column>
                    <column name="w1">w1_address1, port, offset</column>
                    <column name="w1">w1_ce1, port, </column>
                    <column name="w1">w1_q1, port, </column>
                    <column name="w2">w2_address0, port, offset</column>
                    <column name="w2">w2_ce0, port, </column>
                    <column name="w2">w2_q0, port, </column>
                    <column name="w2">w2_address1, port, offset</column>
                    <column name="w2">w2_ce1, port, </column>
                    <column name="w2">w2_q1, port, </column>
                    <column name="bias_1">bias_1_address0, port, offset</column>
                    <column name="bias_1">bias_1_ce0, port, </column>
                    <column name="bias_1">bias_1_q0, port, </column>
                    <column name="bias_2">bias_2_address0, port, offset</column>
                    <column name="bias_2">bias_2_ce0, port, </column>
                    <column name="bias_2">bias_2_q0, port, </column>
                    <column name="training">training, port, </column>
                    <column name="return">ap_return, port, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings."/>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="pipeline" location="../accelerator.cpp:70" status="valid" parentFunction="accelerator" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../array.cpp:21" status="valid" parentFunction="model_array" variable="" isDirective="0" options=""/>
    </PragmaReport>
    <AutoPragmaReport/>
</profile>

