<dec f='llvm/build/lib/Target/X86/X86GenInstrInfo.inc' l='4368' type='4353'/>
<use f='llvm/build/lib/Target/X86/X86GenAsmMatcher.inc' l='11986'/>
<use f='llvm/build/lib/Target/X86/X86GenAsmMatcher.inc' l='26556'/>
<use f='llvm/build/lib/Target/X86/X86GenEVEX2VEXTables.inc' l='104'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='275188' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='275188' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='275219' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='275219' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrFoldTables.cpp' l='1732'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='5108' c='_ZL17hasUndefRegUpdatejjb'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='5770' c='_ZL32isNonFoldablePartialRegisterLoadRKN4llvm12MachineInstrES2_RKNS_15MachineFunctionE'/>
