# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../fp_mult.srcs/sources_1/ip/vio_0_1/sim/vio_0.vhd" \
"../../../../fp_mult.srcs/sources_1/imports/Fuente/fp_multiplier.vhd" \
"../../../../fp_mult.srcs/sources_1/imports/Fuente/fp_multiplier_VIO.vhd" \

# Do not sort compile order
nosort
