<module id="EPWM_REGS" HW_revision="" description="EPWM Registers">
	<register id="TBCTL" width="16" page="1" offset="0x0" internal="0" description="Time Base Control Register">
		<bitfield id="CTRMODE" description="Counter Mode" begin="1" end="0" width="2" rwaccess="R/W"/>
		<bitfield id="PHSEN" description="Phase Load Enable" begin="2" end="2" width="1" rwaccess="R/W"/>
		<bitfield id="PRDLD" description="Active Period Load" begin="3" end="3" width="1" rwaccess="R/W"/>
		<bitfield id="SYNCOSEL" description="Sync Output Select" begin="5" end="4" width="2" rwaccess="R/W"/>
		<bitfield id="SWFSYNC" description="Software Force Sync Pulse" begin="6" end="6" width="1" rwaccess="R=0/W=1"/>
		<bitfield id="HSPCLKDIV" description="High Speed TBCLK Pre-scaler" begin="9" end="7" width="3" rwaccess="R/W"/>
		<bitfield id="CLKDIV" description="Time Base Clock Pre-scaler" begin="12" end="10" width="3" rwaccess="R/W"/>
		<bitfield id="PHSDIR" description="Phase Direction Bit" begin="13" end="13" width="1" rwaccess="R/W"/>
		<bitfield id="FREE_SOFT" description="Emulation Mode Bits" begin="15" end="14" width="2" rwaccess="R/W"/>
	</register>
	<register id="TBCTL2" width="16" page="1" offset="0x1" internal="0" description="Time Base Control Register 2">
		<bitfield id="SELFCLRTRREM" description="Self clear Translator reminder" begin="5" end="5" width="1" rwaccess="R/W"/>
		<bitfield id="OSHTSYNCMODE" description="One shot sync mode" begin="6" end="6" width="1" rwaccess="R/W"/>
		<bitfield id="OSHTSYNC" description="One shot sync" begin="7" end="7" width="1" rwaccess="R/W"/>
		<bitfield id="SYNCOSELX" description="Syncout selection" begin="13" end="12" width="2" rwaccess="R/W"/>
		<bitfield id="PRDLDSYNC" description="PRD Shadow to Active Load on SYNC Event" begin="15" end="14" width="2" rwaccess="R/W"/>
	</register>
	<register id="TBCTR" width="16" page="1" offset="0x4" internal="0" description="Time Base Counter Register">
		<bitfield id="TBCTR" description="Counter Value" begin="15" end="0" width="16" rwaccess="R/W"/>
	</register>
	<register id="TBSTS" width="16" page="1" offset="0x5" internal="0" description="Time Base Status Register">
		<bitfield id="CTRDIR" description="Counter Direction Status" begin="0" end="0" width="1" rwaccess="R"/>
		<bitfield id="SYNCI" description="External Input Sync Status" begin="1" end="1" width="1" rwaccess="R/W=1"/>
		<bitfield id="CTRMAX" description="Counter Max Latched Status" begin="2" end="2" width="1" rwaccess="R/W=1"/>
	</register>
	<register id="CMPCTL" width="16" page="1" offset="0x8" internal="0" description="Counter Compare Control Register">
		<bitfield id="LOADAMODE" description="Active Compare A Load" begin="1" end="0" width="2" rwaccess="R/W"/>
		<bitfield id="LOADBMODE" description="Active Compare B Load" begin="3" end="2" width="2" rwaccess="R/W"/>
		<bitfield id="SHDWAMODE" description="Compare A Register Block Operating Mode" begin="4" end="4" width="1" rwaccess="R/W"/>
		<bitfield id="SHDWBMODE" description="Compare B Register Block Operating Mode" begin="6" end="6" width="1" rwaccess="R/W"/>
		<bitfield id="SHDWAFULL" description="Compare A Shadow Register Full Status" begin="8" end="8" width="1" rwaccess="R"/>
		<bitfield id="SHDWBFULL" description="Compare B Shadow Register Full Status" begin="9" end="9" width="1" rwaccess="R"/>
		<bitfield id="LOADASYNC" description="Active Compare A Load on SYNC" begin="11" end="10" width="2" rwaccess="R/W"/>
		<bitfield id="LOADBSYNC" description="Active Compare B Load on SYNC" begin="13" end="12" width="2" rwaccess="R/W"/>
	</register>
	<register id="CMPCTL2" width="16" page="1" offset="0x9" internal="0" description="Counter Compare Control Register 2">
		<bitfield id="LOADCMODE" description="Active Compare C Load" begin="1" end="0" width="2" rwaccess="R/W"/>
		<bitfield id="LOADDMODE" description="Active Compare D load" begin="3" end="2" width="2" rwaccess="R/W"/>
		<bitfield id="SHDWCMODE" description="Compare C Block Operating Mode" begin="4" end="4" width="1" rwaccess="R/W"/>
		<bitfield id="SHDWDMODE" description="Compare D Block Operating Mode" begin="6" end="6" width="1" rwaccess="R/W"/>
		<bitfield id="LOADCSYNC" description="Active Compare C Load on SYNC" begin="11" end="10" width="2" rwaccess="R/W"/>
		<bitfield id="LOADDSYNC" description="Active Compare D Load on SYNC" begin="13" end="12" width="2" rwaccess="R/W"/>
	</register>
	<register id="DBCTL" width="16" page="1" offset="0xc" internal="0" description="Dead-Band Generator Control Register">
		<bitfield id="OUT_MODE" description="Dead Band Output Mode Control" begin="1" end="0" width="2" rwaccess="R/W"/>
		<bitfield id="POLSEL" description="Polarity Select Control" begin="3" end="2" width="2" rwaccess="R/W"/>
		<bitfield id="IN_MODE" description="Dead Band Input Select Mode Control" begin="5" end="4" width="2" rwaccess="R/W"/>
		<bitfield id="LOADREDMODE" description="Active DBRED Load Mode" begin="7" end="6" width="2" rwaccess="R/W"/>
		<bitfield id="LOADFEDMODE" description="Active DBFED Load Mode" begin="9" end="8" width="2" rwaccess="R/W"/>
		<bitfield id="SHDWDBREDMODE" description="DBRED Block Operating Mode" begin="10" end="10" width="1" rwaccess="R/W"/>
		<bitfield id="SHDWDBFEDMODE" description="DBFED Block Operating Mode" begin="11" end="11" width="1" rwaccess="R/W"/>
		<bitfield id="OUTSWAP" description="Dead Band Output Swap Control" begin="13" end="12" width="2" rwaccess="R/W"/>
		<bitfield id="DEDB_MODE" description="Dead Band Dual-Edge B Mode Control" begin="14" end="14" width="1" rwaccess="R/W"/>
		<bitfield id="HALFCYCLE" description="Half Cycle Clocking Enable" begin="15" end="15" width="1" rwaccess="R/W"/>
	</register>
	<register id="DBCTL2" width="16" page="1" offset="0xd" internal="0" description="Dead-Band Generator Control Register 2">
		<bitfield id="LOADDBCTLMODE" description="DBCTL Load from Shadow Mode Select" begin="1" end="0" width="2" rwaccess="R/W"/>
		<bitfield id="SHDWDBCTLMODE" description="DBCTL Load mode Select" begin="2" end="2" width="1" rwaccess="R/W"/>
	</register>
	<register id="AQCTL" width="16" page="1" offset="0x10" internal="0" description="Action Qualifier Control Register">
		<bitfield id="LDAQAMODE" description="Action Qualifier A Load Select" begin="1" end="0" width="2" rwaccess="R/W"/>
		<bitfield id="LDAQBMODE" description="Action Qualifier B Load Select" begin="3" end="2" width="2" rwaccess="R/W"/>
		<bitfield id="SHDWAQAMODE" description="Action Qualifer A Operating Mode" begin="4" end="4" width="1" rwaccess="R/W"/>
		<bitfield id="SHDWAQBMODE" description="Action Qualifier B Operating Mode" begin="6" end="6" width="1" rwaccess="R/W"/>
		<bitfield id="LDAQASYNC" description="AQCTLA Register Load on SYNC" begin="9" end="8" width="2" rwaccess="R/W"/>
		<bitfield id="LDAQBSYNC" description="AQCTLB Register Load on SYNC" begin="11" end="10" width="2" rwaccess="R/W"/>
	</register>
	<register id="AQTSRCSEL" width="16" page="1" offset="0x11" internal="0" description="Action Qualifier Trigger Event Source Select Register">
		<bitfield id="T1SEL" description="T1 Event Source Select Bits" begin="3" end="0" width="4" rwaccess="R/W"/>
		<bitfield id="T2SEL" description="T2 Event Source Select Bits" begin="7" end="4" width="4" rwaccess="R/W"/>
	</register>
	<register id="PCCTL" width="16" page="1" offset="0x14" internal="0" description="PWM Chopper Control Register">
		<bitfield id="CHPEN" description="PWM chopping enable" begin="0" end="0" width="1" rwaccess="R/W"/>
		<bitfield id="OSHTWTH" description="One-shot pulse width" begin="4" end="1" width="4" rwaccess="R/W"/>
		<bitfield id="CHPFREQ" description="Chopping clock frequency" begin="7" end="5" width="3" rwaccess="R/W"/>
		<bitfield id="CHPDUTY" description="Chopping clock Duty cycle" begin="10" end="8" width="3" rwaccess="R/W"/>
	</register>
	<register id="HRCNFG" width="16" page="1" offset="0x20" internal="0" description="HRPWM Configuration Register">
		<bitfield id="EDGMODE" description="ePWMxA Edge Mode Select Bits" begin="1" end="0" width="2" rwaccess="R/W"/>
		<bitfield id="CTLMODE" description="ePWMxA Control Mode Select Bits" begin="2" end="2" width="1" rwaccess="R/W"/>
		<bitfield id="HRLOAD" description="ePWMxA Shadow Mode Select Bits" begin="4" end="3" width="2" rwaccess="R/W"/>
		<bitfield id="SELOUTB" description="EPWMB Output Selection Bit" begin="5" end="5" width="1" rwaccess="R/W"/>
		<bitfield id="AUTOCONV" description="Autoconversion Bit" begin="6" end="6" width="1" rwaccess="R/W"/>
		<bitfield id="SWAPAB" description="Swap EPWMA and EPWMB Outputs Bit" begin="7" end="7" width="1" rwaccess="R/W"/>
		<bitfield id="EDGMODEB" description="ePWMxB Edge Mode Select Bits" begin="9" end="8" width="2" rwaccess="R/W"/>
		<bitfield id="CTLMODEB" description="ePWMxB Control Mode Select Bits" begin="10" end="10" width="1" rwaccess="R/W"/>
		<bitfield id="HRLOADB" description="ePWMxB Shadow Mode Select Bits" begin="12" end="11" width="2" rwaccess="R/W"/>
	</register>
	<register id="HRPWR" width="16" page="1" offset="0x21" internal="0" description="HRPWM Power Register">
		<bitfield id="CALPWRON" description="Calibration Power On" begin="15" end="15" width="1" rwaccess="R/W"/>
	</register>
	<register id="HRMSTEP" width="16" page="1" offset="0x26" internal="0" description="HRPWM MEP Step Register">
		<bitfield id="HRMSTEP" description="High Resolution Micro Step Value" begin="7" end="0" width="8" rwaccess="R/W"/>
	</register>
	<register id="HRCNFG2" width="16" page="1" offset="0x27" internal="0" description="HRPWM Configuration 2 Register">
		<bitfield id="EDGMODEDB" description="Dead-Band Edge-Mode Select Bits" begin="1" end="0" width="2" rwaccess="R/W"/>
		<bitfield id="CTLMODEDBRED" description="DBRED Control Mode Select Bits" begin="3" end="2" width="2" rwaccess="R/W"/>
		<bitfield id="CTLMODEDBFED" description="DBFED Control Mode Select Bits" begin="5" end="4" width="2" rwaccess="R/W"/>
	</register>
	<register id="HRPCTL" width="16" page="1" offset="0x2d" internal="0" description="High Resolution Period Control Register ">
		<bitfield id="HRPE" description="High Resolution Period Enable" begin="0" end="0" width="1" rwaccess="R/W"/>
		<bitfield id="PWMSYNCSEL" description="PWMSYNC Source Select " begin="1" end="1" width="1" rwaccess="R/W"/>
		<bitfield id="TBPHSHRLOADE" description="TBPHSHR Load Enable " begin="2" end="2" width="1" rwaccess="R/W"/>
		<bitfield id="PWMSYNCSELX" description="PWMSYNCX Source Select Bit: " begin="6" end="4" width="3" rwaccess="R/W"/>
	</register>
	<register id="GLDCTL" width="16" page="1" offset="0x34" internal="0" description="Global PWM Load Control Register">
		<bitfield id="GLD" description="Global Shadow to Active load event control" begin="0" end="0" width="1" rwaccess="R/W"/>
		<bitfield id="GLDMODE" description="Shadow to Active Global Load Pulse Selection" begin="4" end="1" width="4" rwaccess="R/W"/>
		<bitfield id="OSHTMODE" description="One Shot Load mode control bit" begin="5" end="5" width="1" rwaccess="R/W"/>
		<bitfield id="GLDPRD" description="Global Reload Strobe Period Select Register" begin="9" end="7" width="3" rwaccess="R/W"/>
		<bitfield id="GLDCNT" description="Global Reload Strobe Counter Register" begin="12" end="10" width="3" rwaccess="R"/>
	</register>
	<register id="GLDCFG" width="16" page="1" offset="0x35" internal="0" description="Global PWM Load Config Register ">
		<bitfield id="TBPRD_TBPRDHR" description="Global load event configuration for TBPRD:TBPRDHR " begin="0" end="0" width="1" rwaccess="R/W"/>
		<bitfield id="CMPA_CMPAHR" description="Global load event configuration for CMPA:CMPAHR " begin="1" end="1" width="1" rwaccess="R/W"/>
		<bitfield id="CMPB_CMPBHR" description="Global load event configuration for CMPB:CMPBHR " begin="2" end="2" width="1" rwaccess="R/W"/>
		<bitfield id="CMPC" description="Global load event configuration for CMPC " begin="3" end="3" width="1" rwaccess="R/W"/>
		<bitfield id="CMPD" description="Global load event configuration for CMPD " begin="4" end="4" width="1" rwaccess="R/W"/>
		<bitfield id="DBRED_DBREDHR" description="Global load event configuration for DBRED:DBREDHR " begin="5" end="5" width="1" rwaccess="R/W"/>
		<bitfield id="DBFED_DBFEDHR" description="Global load event configuration for DBFED:DBFEDHR" begin="6" end="6" width="1" rwaccess="R/W"/>
		<bitfield id="DBCTL" description="Global load event configuration for DBCTL" begin="7" end="7" width="1" rwaccess="R/W"/>
		<bitfield id="AQCTLA_AQCTLA2" description="Global load event configuration for AQCTLA/A2 " begin="8" end="8" width="1" rwaccess="R/W"/>
		<bitfield id="AQCTLB_AQCTLB2" description="Global load event configuration for AQCTLB/B2 " begin="9" end="9" width="1" rwaccess="R/W"/>
		<bitfield id="AQCSFRC" description="Global load event configuration for AQCSFRC " begin="10" end="10" width="1" rwaccess="R/W"/>
	</register>
	<register id="EPWMXLINK" width="32" page="1" offset="0x38" internal="0" description="EPWMx Link Register">
		<bitfield id="TBPRDLINK" description="TBPRD:TBPRDHR  Link " begin="3" end="0" width="4" rwaccess="R/W"/>
		<bitfield id="CMPALINK" description="CMPA:CMPAHR Link " begin="7" end="4" width="4" rwaccess="R/W"/>
		<bitfield id="CMPBLINK" description="CMPB:CMPBHR Link" begin="11" end="8" width="4" rwaccess="R/W"/>
		<bitfield id="CMPCLINK" description="CMPC Link" begin="15" end="12" width="4" rwaccess="R/W"/>
		<bitfield id="CMPDLINK" description="CMPD Link" begin="19" end="16" width="4" rwaccess="R/W"/>
		<bitfield id="GLDCTL2LINK" description="GLDCTL2 Link" begin="31" end="28" width="4" rwaccess="R/W"/>
	</register>
	<register id="AQCTLA" width="16" page="1" offset="0x40" internal="0" description="Action Qualifier Control Register For Output A ">
		<bitfield id="ZRO" description="Action Counter = Zero" begin="1" end="0" width="2" rwaccess="R/W"/>
		<bitfield id="PRD" description="Action Counter = Period" begin="3" end="2" width="2" rwaccess="R/W"/>
		<bitfield id="CAU" description="Action Counter = Compare A Up" begin="5" end="4" width="2" rwaccess="R/W"/>
		<bitfield id="CAD" description="Action Counter = Compare A Down" begin="7" end="6" width="2" rwaccess="R/W"/>
		<bitfield id="CBU" description="Action Counter = Compare B Up" begin="9" end="8" width="2" rwaccess="R/W"/>
		<bitfield id="CBD" description="Action Counter = Compare B Down" begin="11" end="10" width="2" rwaccess="R/W"/>
	</register>
	<register id="AQCTLA2" width="16" page="1" offset="0x41" internal="0" description="Additional Action Qualifier Control Register For Output A ">
		<bitfield id="T1U" description="Action when event occurs on T1 in UP-Count" begin="1" end="0" width="2" rwaccess="R/W"/>
		<bitfield id="T1D" description="Action when event occurs on T1 in DOWN-Count" begin="3" end="2" width="2" rwaccess="R/W"/>
		<bitfield id="T2U" description="Action when event occurs on T2 in UP-Count" begin="5" end="4" width="2" rwaccess="R/W"/>
		<bitfield id="T2D" description="Action when event occurs on T2 in DOWN-Count" begin="7" end="6" width="2" rwaccess="R/W"/>
	</register>
	<register id="AQCTLB" width="16" page="1" offset="0x42" internal="0" description="Action Qualifier Control Register For Output B ">
		<bitfield id="ZRO" description="Action Counter = Zero" begin="1" end="0" width="2" rwaccess="R/W"/>
		<bitfield id="PRD" description="Action Counter = Period" begin="3" end="2" width="2" rwaccess="R/W"/>
		<bitfield id="CAU" description="Action Counter = Compare A Up" begin="5" end="4" width="2" rwaccess="R/W"/>
		<bitfield id="CAD" description="Action Counter = Compare A Down" begin="7" end="6" width="2" rwaccess="R/W"/>
		<bitfield id="CBU" description="Action Counter = Compare B Up" begin="9" end="8" width="2" rwaccess="R/W"/>
		<bitfield id="CBD" description="Action Counter = Compare B Down" begin="11" end="10" width="2" rwaccess="R/W"/>
	</register>
	<register id="AQCTLB2" width="16" page="1" offset="0x43" internal="0" description="Additional Action Qualifier Control Register For Output B ">
		<bitfield id="T1U" description="Action when event occurs on T1 in UP-Count" begin="1" end="0" width="2" rwaccess="R/W"/>
		<bitfield id="T1D" description="Action when event occurs on T1 in DOWN-Count" begin="3" end="2" width="2" rwaccess="R/W"/>
		<bitfield id="T2U" description="Action when event occurs on T2 in UP-Count" begin="5" end="4" width="2" rwaccess="R/W"/>
		<bitfield id="T2D" description="Action when event occurs on T2 in DOWN-Count" begin="7" end="6" width="2" rwaccess="R/W"/>
	</register>
	<register id="AQSFRC" width="16" page="1" offset="0x47" internal="0" description="Action Qualifier Software Force Register">
		<bitfield id="ACTSFA" description="Action when One-time SW Force A Invoked" begin="1" end="0" width="2" rwaccess="R/W"/>
		<bitfield id="OTSFA" description="One-time SW Force A Output" begin="2" end="2" width="1" rwaccess="R=0/W=1"/>
		<bitfield id="ACTSFB" description="Action when One-time SW Force B Invoked" begin="4" end="3" width="2" rwaccess="R/W"/>
		<bitfield id="OTSFB" description="One-time SW Force A Output" begin="5" end="5" width="1" rwaccess="R=0/W=1"/>
		<bitfield id="RLDCSF" description="Reload from Shadow Options" begin="7" end="6" width="2" rwaccess="R/W"/>
	</register>
	<register id="AQCSFRC" width="16" page="1" offset="0x49" internal="0" description="Action Qualifier Continuous S/W Force Register ">
		<bitfield id="CSFA" description="Continuous Software Force on output A" begin="1" end="0" width="2" rwaccess="R/W"/>
		<bitfield id="CSFB" description="Continuous Software Force on output B" begin="3" end="2" width="2" rwaccess="R/W"/>
	</register>
	<register id="DBREDHR" width="16" page="1" offset="0x50" internal="0" description="Dead-Band Generator Rising Edge Delay High Resolution Mirror Register ">
		<bitfield id="DBREDHR" description="DBREDHR High Resolution Bits" begin="15" end="9" width="7" rwaccess="R/W"/>
	</register>
	<register id="DBRED" width="16" page="1" offset="0x51" internal="0" description="Dead-Band Generator Rising Edge Delay High Resolution Mirror Register ">
		<bitfield id="DBRED" description="Rising edge delay value" begin="13" end="0" width="14" rwaccess="R/W"/>
	</register>
	<register id="DBFEDHR" width="16" page="1" offset="0x52" internal="0" description="Dead-Band Generator Falling Edge Delay High Resolution Register ">
		<bitfield id="DBFEDHR" description="DBFEDHR High Resolution Bits" begin="15" end="9" width="7" rwaccess="R/W"/>
	</register>
	<register id="DBFED" width="16" page="1" offset="0x53" internal="0" description="Dead-Band Generator Falling Edge Delay Count Register">
		<bitfield id="DBFED" description="Falling edge delay value" begin="13" end="0" width="14" rwaccess="R/W"/>
	</register>
	<register id="TBPHS" width="32" page="1" offset="0x60" internal="0" description="Time Base Phase High">
		<bitfield id="TBPHSHR" description="Extension Register for HRPWM Phase (8-bits) " begin="15" end="0" width="16" rwaccess="R/W"/>
		<bitfield id="TBPHS" description="Phase Offset Register" begin="31" end="16" width="16" rwaccess="R/W"/>
	</register>
	<register id="TBPRDHR" width="16" page="1" offset="0x62" internal="0" description="Time Base Period High Resolution Register ">
		<bitfield id="TBPRDHR" description="High res Time base period register" begin="15" end="0" width="16" rwaccess="R/W"/>
	</register>
	<register id="TBPRD" width="16" page="1" offset="0x63" internal="0" description="Time Base Period Register ">
		<bitfield id="TBPRD" description="Time base period register" begin="15" end="0" width="16" rwaccess="R/W"/>
	</register>
	<register id="CMPA" width="32" page="1" offset="0x6a" internal="0" description="Counter Compare A Register ">
		<bitfield id="CMPAHR" description="Compare A HRPWM Extension Register" begin="15" end="0" width="16" rwaccess="R/W"/>
		<bitfield id="CMPA" description="Compare A Register" begin="31" end="16" width="16" rwaccess="R/W"/>
	</register>
	<register id="CMPB" width="32" page="1" offset="0x6c" internal="0" description="Compare B Register ">
		<bitfield id="CMPBHR" description="Compare B High Resolution Bits" begin="15" end="0" width="16" rwaccess="R/W"/>
		<bitfield id="CMPB" description="Compare B Register" begin="31" end="16" width="16" rwaccess="R/W"/>
	</register>
	<register id="CMPC" width="16" page="1" offset="0x6f" internal="0" description="Counter Compare C Register">
		<bitfield id="CMPC" description="Compare C Register" begin="15" end="0" width="16" rwaccess="R/W"/>
	</register>
	<register id="CMPD" width="16" page="1" offset="0x71" internal="0" description="Counter Compare D Register">
		<bitfield id="CMPD" description="Compare D Register" begin="15" end="0" width="16" rwaccess="R/W"/>
	</register>
	<register id="GLDCTL2" width="16" page="1" offset="0x74" internal="0" description="Global PWM Load Control Register 2">
		<bitfield id="OSHTLD" description="Enable reload event in one shot mode " begin="0" end="0" width="1" rwaccess="R=0/W=1"/>
		<bitfield id="GFRCLD" description="Force reload event in one shot mode " begin="1" end="1" width="1" rwaccess="R=0/W=1"/>
	</register>
	<register id="TZSEL" width="16" page="1" offset="0x80" internal="0" description="Trip Zone Select Register ">
		<bitfield id="CBC1" description="TZ1 CBC select" begin="0" end="0" width="1" rwaccess="R/W"/>
		<bitfield id="CBC2" description="TZ2 CBC select" begin="1" end="1" width="1" rwaccess="R/W"/>
		<bitfield id="CBC3" description="TZ3 CBC select" begin="2" end="2" width="1" rwaccess="R/W"/>
		<bitfield id="CBC4" description="TZ4 CBC select" begin="3" end="3" width="1" rwaccess="R/W"/>
		<bitfield id="CBC5" description="TZ5 CBC select" begin="4" end="4" width="1" rwaccess="R/W"/>
		<bitfield id="CBC6" description="TZ6 CBC select" begin="5" end="5" width="1" rwaccess="R/W"/>
		<bitfield id="DCAEVT2" description="DCAEVT2 CBC select" begin="6" end="6" width="1" rwaccess="R/W"/>
		<bitfield id="DCBEVT2" description="DCBEVT2 CBC select" begin="7" end="7" width="1" rwaccess="R/W"/>
		<bitfield id="OSHT1" description="One-shot TZ1 select" begin="8" end="8" width="1" rwaccess="R/W"/>
		<bitfield id="OSHT2" description="One-shot TZ2 select" begin="9" end="9" width="1" rwaccess="R/W"/>
		<bitfield id="OSHT3" description="One-shot TZ3 select" begin="10" end="10" width="1" rwaccess="R/W"/>
		<bitfield id="OSHT4" description="One-shot TZ4 select" begin="11" end="11" width="1" rwaccess="R/W"/>
		<bitfield id="OSHT5" description="One-shot TZ5 select" begin="12" end="12" width="1" rwaccess="R/W"/>
		<bitfield id="OSHT6" description="One-shot TZ6 select" begin="13" end="13" width="1" rwaccess="R/W"/>
		<bitfield id="DCAEVT1" description="One-shot DCAEVT1 select" begin="14" end="14" width="1" rwaccess="R/W"/>
		<bitfield id="DCBEVT1" description="One-shot DCBEVT1 select" begin="15" end="15" width="1" rwaccess="R/W"/>
	</register>
	<register id="TZDCSEL" width="16" page="1" offset="0x82" internal="0" description="Trip Zone Digital Comparator Select Register">
		<bitfield id="DCAEVT1" description="Digital Compare Output A Event 1" begin="2" end="0" width="3" rwaccess="R/W"/>
		<bitfield id="DCAEVT2" description="Digital Compare Output A Event 2" begin="5" end="3" width="3" rwaccess="R/W"/>
		<bitfield id="DCBEVT1" description="Digital Compare Output B Event 1" begin="8" end="6" width="3" rwaccess="R/W"/>
		<bitfield id="DCBEVT2" description="Digital Compare Output B Event 2" begin="11" end="9" width="3" rwaccess="R/W"/>
	</register>
	<register id="TZCTL" width="16" page="1" offset="0x84" internal="0" description="Trip Zone Control Register">
		<bitfield id="TZA" description="TZ1 to TZ6 Trip Action On EPWMxA" begin="1" end="0" width="2" rwaccess="R/W"/>
		<bitfield id="TZB" description="TZ1 to TZ6 Trip Action On EPWMxB" begin="3" end="2" width="2" rwaccess="R/W"/>
		<bitfield id="DCAEVT1" description="EPWMxA action on DCAEVT1" begin="5" end="4" width="2" rwaccess="R/W"/>
		<bitfield id="DCAEVT2" description="EPWMxA action on DCAEVT2" begin="7" end="6" width="2" rwaccess="R/W"/>
		<bitfield id="DCBEVT1" description="EPWMxB action on DCBEVT1" begin="9" end="8" width="2" rwaccess="R/W"/>
		<bitfield id="DCBEVT2" description="EPWMxB action on DCBEVT2" begin="11" end="10" width="2" rwaccess="R/W"/>
	</register>
	<register id="TZCTL2" width="16" page="1" offset="0x85" internal="0" description="Additional Trip Zone Control Register">
		<bitfield id="TZAU" description="Trip Action On EPWMxA while Count direction is UP" begin="2" end="0" width="3" rwaccess="R/W"/>
		<bitfield id="TZAD" description="Trip Action On EPWMxA while Count direction is DOWN" begin="5" end="3" width="3" rwaccess="R/W"/>
		<bitfield id="TZBU" description="Trip Action On EPWMxB while Count direction is UP" begin="8" end="6" width="3" rwaccess="R/W"/>
		<bitfield id="TZBD" description="Trip Action On EPWMxB while Count direction is DOWN" begin="11" end="9" width="3" rwaccess="R/W"/>
		<bitfield id="ETZE" description="TZCTL2 Enable" begin="15" end="15" width="1" rwaccess="R/W"/>
	</register>
	<register id="TZCTLDCA" width="16" page="1" offset="0x86" internal="0" description="Trip Zone Control Register Digital Compare A ">
		<bitfield id="DCAEVT1U" description="DCAEVT1 Action On EPWMxA while Count direction is UP" begin="2" end="0" width="3" rwaccess="R/W"/>
		<bitfield id="DCAEVT1D" description="DCAEVT1 Action On EPWMxA while Count direction is DOWN" begin="5" end="3" width="3" rwaccess="R/W"/>
		<bitfield id="DCAEVT2U" description="DCAEVT2 Action On EPWMxA while Count direction is UP" begin="8" end="6" width="3" rwaccess="R/W"/>
		<bitfield id="DCAEVT2D" description="DCAEVT2 Action On EPWMxA while Count direction is DOWN" begin="11" end="9" width="3" rwaccess="R/W"/>
	</register>
	<register id="TZCTLDCB" width="16" page="1" offset="0x87" internal="0" description="Trip Zone Control Register Digital Compare B ">
		<bitfield id="DCBEVT1U" description="DCBEVT1 Action On EPWMxA while Count direction is UP" begin="2" end="0" width="3" rwaccess="R/W"/>
		<bitfield id="DCBEVT1D" description="DCBEVT1 Action On EPWMxA while Count direction is DOWN" begin="5" end="3" width="3" rwaccess="R/W"/>
		<bitfield id="DCBEVT2U" description="DCBEVT2 Action On EPWMxA while Count direction is UP" begin="8" end="6" width="3" rwaccess="R/W"/>
		<bitfield id="DCBEVT2D" description="DCBEVT2 Action On EPWMxA while Count direction is DOWN" begin="11" end="9" width="3" rwaccess="R/W"/>
	</register>
	<register id="TZEINT" width="16" page="1" offset="0x8d" internal="0" description="Trip Zone Enable Interrupt Register">
		<bitfield id="CBC" description="Trip Zones Cycle By Cycle Int Enable" begin="1" end="1" width="1" rwaccess="R/W"/>
		<bitfield id="OST" description="Trip Zones One Shot Int Enable" begin="2" end="2" width="1" rwaccess="R/W"/>
		<bitfield id="DCAEVT1" description="Digital Compare A Event 1 Int Enable" begin="3" end="3" width="1" rwaccess="R/W"/>
		<bitfield id="DCAEVT2" description="Digital Compare A Event 2 Int Enable" begin="4" end="4" width="1" rwaccess="R/W"/>
		<bitfield id="DCBEVT1" description="Digital Compare B Event 1 Int Enable" begin="5" end="5" width="1" rwaccess="R/W"/>
		<bitfield id="DCBEVT2" description="Digital Compare B Event 2 Int Enable" begin="6" end="6" width="1" rwaccess="R/W"/>
	</register>
	<register id="TZFLG" width="16" page="1" offset="0x93" internal="0" description="Trip Zone Flag Register">
		<bitfield id="INT" description="Global Int Status Flag" begin="0" end="0" width="1" rwaccess="R"/>
		<bitfield id="CBC" description="Trip Zones Cycle By Cycle Flag" begin="1" end="1" width="1" rwaccess="R"/>
		<bitfield id="OST" description="Trip Zones One Shot Flag" begin="2" end="2" width="1" rwaccess="R"/>
		<bitfield id="DCAEVT1" description="Digital Compare A Event 1 Flag" begin="3" end="3" width="1" rwaccess="R"/>
		<bitfield id="DCAEVT2" description="Digital Compare A Event 2 Flag" begin="4" end="4" width="1" rwaccess="R"/>
		<bitfield id="DCBEVT1" description="Digital Compare B Event 1 Flag" begin="5" end="5" width="1" rwaccess="R"/>
		<bitfield id="DCBEVT2" description="Digital Compare B Event 2 Flag" begin="6" end="6" width="1" rwaccess="R"/>
	</register>
	<register id="TZCBCFLG" width="16" page="1" offset="0x94" internal="0" description="Trip Zone CBC Flag Register">
		<bitfield id="CBC1" description="Latched Status Flag for CBC1 Trip Latch" begin="0" end="0" width="1" rwaccess="R"/>
		<bitfield id="CBC2" description="Latched Status Flag for CBC2 Trip Latch" begin="1" end="1" width="1" rwaccess="R"/>
		<bitfield id="CBC3" description="Latched Status Flag for CBC3 Trip Latch" begin="2" end="2" width="1" rwaccess="R"/>
		<bitfield id="CBC4" description="Latched Status Flag for CBC4 Trip Latch" begin="3" end="3" width="1" rwaccess="R"/>
		<bitfield id="CBC5" description="Latched Status Flag for CBC5 Trip Latch" begin="4" end="4" width="1" rwaccess="R"/>
		<bitfield id="CBC6" description="Latched Status Flag for CBC6 Trip Latch" begin="5" end="5" width="1" rwaccess="R"/>
		<bitfield id="DCAEVT2" description="Latched Status Flag for Digital Compare Output A Event 2" begin="6" end="6" width="1" rwaccess="R"/>
		<bitfield id="DCBEVT2" description="Latched Status Flag for Digital Compare Output B Event 2" begin="7" end="7" width="1" rwaccess="R"/>
	</register>
	<register id="TZOSTFLG" width="16" page="1" offset="0x95" internal="0" description="Trip Zone OST Flag Register">
		<bitfield id="OST1" description="Latched Status Flag for OST1 Trip Latch" begin="0" end="0" width="1" rwaccess="R"/>
		<bitfield id="OST2" description="Latched Status Flag for OST2 Trip Latch" begin="1" end="1" width="1" rwaccess="R"/>
		<bitfield id="OST3" description="Latched Status Flag for OST3 Trip Latch" begin="2" end="2" width="1" rwaccess="R"/>
		<bitfield id="OST4" description="Latched Status Flag for OST4 Trip Latch" begin="3" end="3" width="1" rwaccess="R"/>
		<bitfield id="OST5" description="Latched Status Flag for OST5 Trip Latch" begin="4" end="4" width="1" rwaccess="R"/>
		<bitfield id="OST6" description="Latched Status Flag for OST6 Trip Latch" begin="5" end="5" width="1" rwaccess="R"/>
		<bitfield id="DCAEVT1" description="Latched Status Flag for Digital Compare Output A Event 1" begin="6" end="6" width="1" rwaccess="R"/>
		<bitfield id="DCBEVT1" description="Latched Status Flag for Digital Compare Output B Event 1" begin="7" end="7" width="1" rwaccess="R"/>
	</register>
	<register id="TZCLR" width="16" page="1" offset="0x97" internal="0" description="Trip Zone Clear Register">
		<bitfield id="INT" description="Global Interrupt Clear Flag" begin="0" end="0" width="1" rwaccess="R=0/W=1"/>
		<bitfield id="CBC" description="Cycle-By-Cycle Flag Clear" begin="1" end="1" width="1" rwaccess="R=0/W=1"/>
		<bitfield id="OST" description="One-Shot Flag Clear" begin="2" end="2" width="1" rwaccess="R=0/W=1"/>
		<bitfield id="DCAEVT1" description="DCAVET1 Flag Clear" begin="3" end="3" width="1" rwaccess="R=0/W=1"/>
		<bitfield id="DCAEVT2" description="DCAEVT2 Flag Clear" begin="4" end="4" width="1" rwaccess="R=0/W=1"/>
		<bitfield id="DCBEVT1" description="DCBEVT1 Flag Clear" begin="5" end="5" width="1" rwaccess="R=0/W=1"/>
		<bitfield id="DCBEVT2" description="DCBEVT2 Flag Clear" begin="6" end="6" width="1" rwaccess="R=0/W=1"/>
		<bitfield id="CBCPULSE" description="Clear Pulse for CBC Trip Latch" begin="15" end="14" width="2" rwaccess="R/W"/>
	</register>
	<register id="TZCBCCLR" width="16" page="1" offset="0x98" internal="0" description="Trip Zone CBC Clear Register">
		<bitfield id="CBC1" description="Clear Flag for Cycle-By-Cycle (CBC1) Trip Latch" begin="0" end="0" width="1" rwaccess="R=0/W=1"/>
		<bitfield id="CBC2" description="Clear Flag for Cycle-By-Cycle (CBC2) Trip Latch" begin="1" end="1" width="1" rwaccess="R=0/W=1"/>
		<bitfield id="CBC3" description="Clear Flag for Cycle-By-Cycle (CBC3) Trip Latch" begin="2" end="2" width="1" rwaccess="R=0/W=1"/>
		<bitfield id="CBC4" description="Clear Flag for Cycle-By-Cycle (CBC4) Trip Latch" begin="3" end="3" width="1" rwaccess="R=0/W=1"/>
		<bitfield id="CBC5" description="Clear Flag for Cycle-By-Cycle (CBC5) Trip Latch" begin="4" end="4" width="1" rwaccess="R=0/W=1"/>
		<bitfield id="CBC6" description="Clear Flag for Cycle-By-Cycle (CBC6) Trip Latch" begin="5" end="5" width="1" rwaccess="R=0/W=1"/>
		<bitfield id="DCAEVT2" description="Clear Flag forDCAEVT2 selected for CBC" begin="6" end="6" width="1" rwaccess="R=0/W=1"/>
		<bitfield id="DCBEVT2" description="Clear Flag for DCBEVT2 selected for CBC" begin="7" end="7" width="1" rwaccess="R=0/W=1"/>
	</register>
	<register id="TZOSTCLR" width="16" page="1" offset="0x99" internal="0" description="Trip Zone OST Clear Register">
		<bitfield id="OST1" description="Clear Flag for Oneshot (OST1) Trip Latch" begin="0" end="0" width="1" rwaccess="R=0/W=1"/>
		<bitfield id="OST2" description="Clear Flag for Oneshot (OST2) Trip Latch" begin="1" end="1" width="1" rwaccess="R=0/W=1"/>
		<bitfield id="OST3" description="Clear Flag for Oneshot (OST3) Trip Latch" begin="2" end="2" width="1" rwaccess="R=0/W=1"/>
		<bitfield id="OST4" description="Clear Flag for Oneshot (OST4) Trip Latch" begin="3" end="3" width="1" rwaccess="R=0/W=1"/>
		<bitfield id="OST5" description="Clear Flag for Oneshot (OST5) Trip Latch" begin="4" end="4" width="1" rwaccess="R=0/W=1"/>
		<bitfield id="OST6" description="Clear Flag for Oneshot (OST6) Trip Latch" begin="5" end="5" width="1" rwaccess="R=0/W=1"/>
		<bitfield id="DCAEVT1" description="Clear Flag for DCAEVT1 selected for OST" begin="6" end="6" width="1" rwaccess="R=0/W=1"/>
		<bitfield id="DCBEVT1" description="Clear Flag for DCBEVT1 selected for OST" begin="7" end="7" width="1" rwaccess="R=0/W=1"/>
	</register>
	<register id="TZFRC" width="16" page="1" offset="0x9b" internal="0" description="Trip Zone Force Register">
		<bitfield id="CBC" description="Force Trip Zones Cycle By Cycle Event" begin="1" end="1" width="1" rwaccess="R=0/W=1"/>
		<bitfield id="OST" description="Force Trip Zones One Shot Event" begin="2" end="2" width="1" rwaccess="R=0/W=1"/>
		<bitfield id="DCAEVT1" description="Force Digital Compare A Event 1 " begin="3" end="3" width="1" rwaccess="R=0/W=1"/>
		<bitfield id="DCAEVT2" description="Force Digital Compare A Event 2 " begin="4" end="4" width="1" rwaccess="R=0/W=1"/>
		<bitfield id="DCBEVT1" description="Force Digital Compare B Event 1 " begin="5" end="5" width="1" rwaccess="R=0/W=1"/>
		<bitfield id="DCBEVT2" description="Force Digital Compare B Event 2 " begin="6" end="6" width="1" rwaccess="R=0/W=1"/>
	</register>
	<register id="ETSEL" width="16" page="1" offset="0xa4" internal="0" description="Event Trigger Selection Register">
		<bitfield id="INTSEL" description="EPWMxINTn Select" begin="2" end="0" width="3" rwaccess="R/W"/>
		<bitfield id="INTEN" description="EPWMxINTn Enable" begin="3" end="3" width="1" rwaccess="R/W"/>
		<bitfield id="SOCASELCMP" description="EPWMxSOCA Compare Select" begin="4" end="4" width="1" rwaccess="R/W"/>
		<bitfield id="SOCBSELCMP" description="EPWMxSOCB Compare Select" begin="5" end="5" width="1" rwaccess="R/W"/>
		<bitfield id="INTSELCMP" description="EPWMxINT Compare Select" begin="6" end="6" width="1" rwaccess="R/W"/>
		<bitfield id="SOCASEL" description="Start of Conversion A Select" begin="10" end="8" width="3" rwaccess="R/W"/>
		<bitfield id="SOCAEN" description="Start of Conversion A Enable" begin="11" end="11" width="1" rwaccess="R/W"/>
		<bitfield id="SOCBSEL" description="Start of Conversion B Select" begin="14" end="12" width="3" rwaccess="R/W"/>
		<bitfield id="SOCBEN" description="Start of Conversion B Enable" begin="15" end="15" width="1" rwaccess="R/W"/>
	</register>
	<register id="ETPS" width="16" page="1" offset="0xa6" internal="0" description="Event Trigger Pre-Scale Register">
		<bitfield id="INTPRD" description="EPWMxINTn Period Select" begin="1" end="0" width="2" rwaccess="R/W"/>
		<bitfield id="INTCNT" description="EPWMxINTn Counter Register" begin="3" end="2" width="2" rwaccess="R"/>
		<bitfield id="INTPSSEL" description="EPWMxINTn Pre-Scale Selection Bits" begin="4" end="4" width="1" rwaccess="R/W"/>
		<bitfield id="SOCPSSEL" description="EPWMxSOC A/B  Pre-Scale Selection Bits" begin="5" end="5" width="1" rwaccess="R/W"/>
		<bitfield id="SOCAPRD" description="EPWMxSOCA Period Select" begin="9" end="8" width="2" rwaccess="R/W"/>
		<bitfield id="SOCACNT" description="EPWMxSOCA Counter Register" begin="11" end="10" width="2" rwaccess="R"/>
		<bitfield id="SOCBPRD" description="EPWMxSOCB Period Select" begin="13" end="12" width="2" rwaccess="R/W"/>
		<bitfield id="SOCBCNT" description="EPWMxSOCB Counter" begin="15" end="14" width="2" rwaccess="R"/>
	</register>
	<register id="ETFLG" width="16" page="1" offset="0xa8" internal="0" description="Event Trigger Flag Register">
		<bitfield id="INT" description="EPWMxINTn Flag" begin="0" end="0" width="1" rwaccess="R"/>
		<bitfield id="SOCA" description="EPWMxSOCA Flag" begin="2" end="2" width="1" rwaccess="R"/>
		<bitfield id="SOCB" description="EPWMxSOCB Flag" begin="3" end="3" width="1" rwaccess="R"/>
	</register>
	<register id="ETCLR" width="16" page="1" offset="0xaa" internal="0" description="Event Trigger Clear Register">
		<bitfield id="INT" description="EPWMxINTn Clear" begin="0" end="0" width="1" rwaccess="R=0/W=1"/>
		<bitfield id="SOCA" description="EPWMxSOCA Clear" begin="2" end="2" width="1" rwaccess="R=0/W=1"/>
		<bitfield id="SOCB" description="EPWMxSOCB Clear" begin="3" end="3" width="1" rwaccess="R=0/W=1"/>
	</register>
	<register id="ETFRC" width="16" page="1" offset="0xac" internal="0" description="Event Trigger Force Register">
		<bitfield id="INT" description="EPWMxINTn Force" begin="0" end="0" width="1" rwaccess="R=0/W=1"/>
		<bitfield id="SOCA" description="EPWMxSOCA Force" begin="2" end="2" width="1" rwaccess="R=0/W=1"/>
		<bitfield id="SOCB" description="EPWMxSOCB Force" begin="3" end="3" width="1" rwaccess="R=0/W=1"/>
	</register>
	<register id="ETINTPS" width="16" page="1" offset="0xae" internal="0" description="Event-Trigger Interrupt Pre-Scale Register">
		<bitfield id="INTPRD2" description="EPWMxINTn Period Select" begin="3" end="0" width="4" rwaccess="R/W"/>
		<bitfield id="INTCNT2" description="EPWMxINTn Counter Register" begin="7" end="4" width="4" rwaccess="R"/>
	</register>
	<register id="ETSOCPS" width="16" page="1" offset="0xb0" internal="0" description="Event-Trigger SOC Pre-Scale Register">
		<bitfield id="SOCAPRD2" description="EPWMxSOCA Period Select" begin="3" end="0" width="4" rwaccess="R/W"/>
		<bitfield id="SOCACNT2" description="EPWMxSOCA Counter Register" begin="7" end="4" width="4" rwaccess="R"/>
		<bitfield id="SOCBPRD2" description="EPWMxSOCB Period Select" begin="11" end="8" width="4" rwaccess="R/W"/>
		<bitfield id="SOCBCNT2" description="EPWMxSOCB Counter Register" begin="15" end="12" width="4" rwaccess="R"/>
	</register>
	<register id="ETCNTINITCTL" width="16" page="1" offset="0xb2" internal="0" description="Event-Trigger Counter Initialization Control Register">
		<bitfield id="INTINITFRC" description="EPWMxINT Counter Initialization Force" begin="10" end="10" width="1" rwaccess="R/W"/>
		<bitfield id="SOCAINITFRC" description="EPWMxSOCA Counter Initialization Force" begin="11" end="11" width="1" rwaccess="R/W"/>
		<bitfield id="SOCBINITFRC" description="EPWMxSOCB Counter Initialization Force" begin="12" end="12" width="1" rwaccess="R/W"/>
		<bitfield id="INTINITEN" description="EPWMxINT Counter Initialization Enable" begin="13" end="13" width="1" rwaccess="R/W"/>
		<bitfield id="SOCAINITEN" description="EPWMxSOCA Counter Initialization Enable" begin="14" end="14" width="1" rwaccess="R/W"/>
		<bitfield id="SOCBINITEN" description="EPWMxSOCB Counter Initialization Enable" begin="15" end="15" width="1" rwaccess="R/W"/>
	</register>
	<register id="ETCNTINIT" width="16" page="1" offset="0xb4" internal="0" description="Event-Trigger Counter Initialization Register">
		<bitfield id="INTINIT" description="EPWMxINT Counter Initialization Bits" begin="3" end="0" width="4" rwaccess="R/W"/>
		<bitfield id="SOCAINIT" description="EPWMxSOCA Counter Initialization Bits" begin="7" end="4" width="4" rwaccess="R/W"/>
		<bitfield id="SOCBINIT" description="EPWMxSOCB Counter Initialization Bits" begin="11" end="8" width="4" rwaccess="R/W"/>
	</register>
	<register id="DCTRIPSEL" width="16" page="1" offset="0xc0" internal="0" description="Digital Compare Trip Select Register">
		<bitfield id="DCAHCOMPSEL" description="Digital Compare A High COMP Input Select " begin="3" end="0" width="4" rwaccess="R/W"/>
		<bitfield id="DCALCOMPSEL" description="Digital Compare A Low COMP Input Select " begin="7" end="4" width="4" rwaccess="R/W"/>
		<bitfield id="DCBHCOMPSEL" description="Digital Compare B High COMP Input Select" begin="11" end="8" width="4" rwaccess="R/W"/>
		<bitfield id="DCBLCOMPSEL" description="Digital Compare B Low COMP Input Select" begin="15" end="12" width="4" rwaccess="R/W"/>
	</register>
	<register id="DCACTL" width="16" page="1" offset="0xc3" internal="0" description="Digital Compare A Control Register">
		<bitfield id="EVT1SRCSEL" description="DCAEVT1 Source Signal" begin="0" end="0" width="1" rwaccess="R/W"/>
		<bitfield id="EVT1FRCSYNCSEL" description="DCAEVT1 Force Sync Signal" begin="1" end="1" width="1" rwaccess="R/W"/>
		<bitfield id="EVT1SOCE" description="DCAEVT1 SOC Enable" begin="2" end="2" width="1" rwaccess="R/W"/>
		<bitfield id="EVT1SYNCE" description="DCAEVT1 SYNC Enable" begin="3" end="3" width="1" rwaccess="R/W"/>
		<bitfield id="EVT2SRCSEL" description="DCAEVT2 Source Signal" begin="8" end="8" width="1" rwaccess="R/W"/>
		<bitfield id="EVT2FRCSYNCSEL" description="DCAEVT2 Force Sync Signal" begin="9" end="9" width="1" rwaccess="R/W"/>
	</register>
	<register id="DCBCTL" width="16" page="1" offset="0xc4" internal="0" description="Digital Compare B Control Register">
		<bitfield id="EVT1SRCSEL" description="DCBEVT1 Source Signal" begin="0" end="0" width="1" rwaccess="R/W"/>
		<bitfield id="EVT1FRCSYNCSEL" description="DCBEVT1 Force Sync Signal" begin="1" end="1" width="1" rwaccess="R/W"/>
		<bitfield id="EVT1SOCE" description="DCBEVT1 SOC Enable" begin="2" end="2" width="1" rwaccess="R/W"/>
		<bitfield id="EVT1SYNCE" description="DCBEVT1 SYNC Enable" begin="3" end="3" width="1" rwaccess="R/W"/>
		<bitfield id="EVT2SRCSEL" description="DCBEVT2 Source Signal" begin="8" end="8" width="1" rwaccess="R/W"/>
		<bitfield id="EVT2FRCSYNCSEL" description="DCBEVT2 Force Sync Signal" begin="9" end="9" width="1" rwaccess="R/W"/>
	</register>
	<register id="DCFCTL" width="16" page="1" offset="0xc7" internal="0" description="Digital Compare Filter Control Register">
		<bitfield id="SRCSEL" description="Filter Block Signal Source Select" begin="1" end="0" width="2" rwaccess="R/W"/>
		<bitfield id="BLANKE" description="Blanking Enable/Disable" begin="2" end="2" width="1" rwaccess="R/W"/>
		<bitfield id="BLANKINV" description="Blanking Window Inversion" begin="3" end="3" width="1" rwaccess="R/W"/>
		<bitfield id="PULSESEL" description="Pulse Select for Blanking and Capture Alignment" begin="5" end="4" width="2" rwaccess="R/W"/>
	</register>
	<register id="DCCAPCTL" width="16" page="1" offset="0xc8" internal="0" description="Digital Compare Capture Control Register">
		<bitfield id="CAPE" description="Counter Capture Enable" begin="0" end="0" width="1" rwaccess="R/W"/>
		<bitfield id="SHDWMODE" description="Counter Capture Mode" begin="1" end="1" width="1" rwaccess="R/W"/>
		<bitfield id="CAPSTS" description="Latched Status Flag for Capture Event" begin="13" end="13" width="1" rwaccess="R"/>
		<bitfield id="CAPCLR" description="DC Capture Latched Status Clear Flag" begin="14" end="14" width="1" rwaccess="R=0/W=1"/>
		<bitfield id="CAPMODE" description="Counter Capture Mode" begin="15" end="15" width="1" rwaccess="R/W"/>
	</register>
	<register id="DCFOFFSET" width="16" page="1" offset="0xc9" internal="0" description="Digital Compare Filter Offset Register ">
		<bitfield id="DCFOFFSET" description="Blanking Offset" begin="15" end="0" width="16" rwaccess="R/W"/>
	</register>
	<register id="DCFOFFSETCNT" width="16" page="1" offset="0xca" internal="0" description="Digital Compare Filter Offset Counter Register">
		<bitfield id="DCFOFFSETCNT" description="Blanking Offset Counter" begin="15" end="0" width="16" rwaccess="R"/>
	</register>
	<register id="DCFWINDOW" width="16" page="1" offset="0xcb" internal="0" description="Digital Compare Filter Window Register">
		<bitfield id="DCFWINDOW" description="Digital Compare Filter Window Register " begin="15" end="0" width="16" rwaccess="R/W"/>
	</register>
	<register id="DCFWINDOWCNT" width="16" page="1" offset="0xcc" internal="0" description="Digital Compare Filter Window Counter Register">
		<bitfield id="DCFWINDOWCNT" description="Digital Compare Filter Window Counter Register " begin="15" end="0" width="16" rwaccess="R"/>
	</register>
	<register id="DCCAP" width="16" page="1" offset="0xcf" internal="0" description="Digital Compare Counter Capture Register ">
		<bitfield id="DCCAP" description="Time Base Counter Capture Register" begin="15" end="0" width="16" rwaccess="R"/>
	</register>
	<register id="DCAHTRIPSEL" width="16" page="1" offset="0xd2" internal="0" description="Digital Compare AH Trip Select ">
		<bitfield id="TRIPINPUT1" description="Trip Input 1 Select to DCAH Mux" begin="0" end="0" width="1" rwaccess="R/W"/>
		<bitfield id="TRIPINPUT2" description="Trip Input 2 Select to DCAH Mux" begin="1" end="1" width="1" rwaccess="R/W"/>
		<bitfield id="TRIPINPUT3" description="Trip Input 3 Select to DCAH Mux" begin="2" end="2" width="1" rwaccess="R/W"/>
		<bitfield id="TRIPINPUT4" description="Trip Input 4 Select to DCAH Mux" begin="3" end="3" width="1" rwaccess="R/W"/>
		<bitfield id="TRIPINPUT5" description="Trip Input 5 Select to DCAH Mux" begin="4" end="4" width="1" rwaccess="R/W"/>
		<bitfield id="TRIPINPUT6" description="Trip Input 6 Select to DCAH Mux" begin="5" end="5" width="1" rwaccess="R/W"/>
		<bitfield id="TRIPINPUT7" description="Trip Input 7 Select to DCAH Mux" begin="6" end="6" width="1" rwaccess="R/W"/>
		<bitfield id="TRIPINPUT8" description="Trip Input 8 Select to DCAH Mux" begin="7" end="7" width="1" rwaccess="R/W"/>
		<bitfield id="TRIPINPUT9" description="Trip Input 9 Select to DCAH Mux" begin="8" end="8" width="1" rwaccess="R/W"/>
		<bitfield id="TRIPINPUT10" description="Trip Input 10 Select to DCAH Mux" begin="9" end="9" width="1" rwaccess="R/W"/>
		<bitfield id="TRIPINPUT11" description="Trip Input 11 Select to DCAH Mux" begin="10" end="10" width="1" rwaccess="R/W"/>
		<bitfield id="TRIPINPUT12" description="Trip Input 12 Select to DCAH Mux" begin="11" end="11" width="1" rwaccess="R/W"/>
		<bitfield id="TRIPINPUT14" description="Trip Input 14 Select to DCAH Mux" begin="13" end="13" width="1" rwaccess="R/W"/>
		<bitfield id="TRIPINPUT15" description="Trip Input 15 Select to DCAH Mux" begin="14" end="14" width="1" rwaccess="R/W"/>
	</register>
	<register id="DCALTRIPSEL" width="16" page="1" offset="0xd3" internal="0" description="Digital Compare AL Trip Select ">
		<bitfield id="TRIPINPUT1" description="Trip Input 1 Select to DCAL Mux" begin="0" end="0" width="1" rwaccess="R/W"/>
		<bitfield id="TRIPINPUT2" description="Trip Input 2 Select to DCAL Mux" begin="1" end="1" width="1" rwaccess="R/W"/>
		<bitfield id="TRIPINPUT3" description="Trip Input 3 Select to DCAL Mux" begin="2" end="2" width="1" rwaccess="R/W"/>
		<bitfield id="TRIPINPUT4" description="Trip Input 4 Select to DCAL Mux" begin="3" end="3" width="1" rwaccess="R/W"/>
		<bitfield id="TRIPINPUT5" description="Trip Input 5 Select to DCAL Mux" begin="4" end="4" width="1" rwaccess="R/W"/>
		<bitfield id="TRIPINPUT6" description="Trip Input 6 Select to DCAL Mux" begin="5" end="5" width="1" rwaccess="R/W"/>
		<bitfield id="TRIPINPUT7" description="Trip Input 7 Select to DCAL Mux" begin="6" end="6" width="1" rwaccess="R/W"/>
		<bitfield id="TRIPINPUT8" description="Trip Input 8 Select to DCAL Mux" begin="7" end="7" width="1" rwaccess="R/W"/>
		<bitfield id="TRIPINPUT9" description="Trip Input 9 Select to DCAL Mux" begin="8" end="8" width="1" rwaccess="R/W"/>
		<bitfield id="TRIPINPUT10" description="Trip Input 10 Select to DCAL Mux" begin="9" end="9" width="1" rwaccess="R/W"/>
		<bitfield id="TRIPINPUT11" description="Trip Input 11 Select to DCAL Mux" begin="10" end="10" width="1" rwaccess="R/W"/>
		<bitfield id="TRIPINPUT12" description="Trip Input 12 Select to DCAL Mux" begin="11" end="11" width="1" rwaccess="R/W"/>
		<bitfield id="TRIPINPUT14" description="Trip Input 14 Select to DCAL Mux" begin="13" end="13" width="1" rwaccess="R/W"/>
		<bitfield id="TRIPINPUT15" description="Trip Input 15 Select to DCAL Mux" begin="14" end="14" width="1" rwaccess="R/W"/>
	</register>
	<register id="DCBHTRIPSEL" width="16" page="1" offset="0xd4" internal="0" description="Digital Compare BH Trip Select ">
		<bitfield id="TRIPINPUT1" description="Trip Input 1 Select to DCBH Mux" begin="0" end="0" width="1" rwaccess="R/W"/>
		<bitfield id="TRIPINPUT2" description="Trip Input 2 Select to DCBH Mux" begin="1" end="1" width="1" rwaccess="R/W"/>
		<bitfield id="TRIPINPUT3" description="Trip Input 3 Select to DCBH Mux" begin="2" end="2" width="1" rwaccess="R/W"/>
		<bitfield id="TRIPINPUT4" description="Trip Input 4 Select to DCBH Mux" begin="3" end="3" width="1" rwaccess="R/W"/>
		<bitfield id="TRIPINPUT5" description="Trip Input 5 Select to DCBH Mux" begin="4" end="4" width="1" rwaccess="R/W"/>
		<bitfield id="TRIPINPUT6" description="Trip Input 6 Select to DCBH Mux" begin="5" end="5" width="1" rwaccess="R/W"/>
		<bitfield id="TRIPINPUT7" description="Trip Input 7 Select to DCBH Mux" begin="6" end="6" width="1" rwaccess="R/W"/>
		<bitfield id="TRIPINPUT8" description="Trip Input 8 Select to DCBH Mux" begin="7" end="7" width="1" rwaccess="R/W"/>
		<bitfield id="TRIPINPUT9" description="Trip Input 9 Select to DCBH Mux" begin="8" end="8" width="1" rwaccess="R/W"/>
		<bitfield id="TRIPINPUT10" description="Trip Input 10 Select to DCBH Mux" begin="9" end="9" width="1" rwaccess="R/W"/>
		<bitfield id="TRIPINPUT11" description="Trip Input 11 Select to DCBH Mux" begin="10" end="10" width="1" rwaccess="R/W"/>
		<bitfield id="TRIPINPUT12" description="Trip Input 12 Select to DCBH Mux" begin="11" end="11" width="1" rwaccess="R/W"/>
		<bitfield id="TRIPINPUT14" description="Trip Input 14 Select to DCBH Mux" begin="13" end="13" width="1" rwaccess="R/W"/>
		<bitfield id="TRIPINPUT15" description="Trip Input 15 Select to DCBH Mux" begin="14" end="14" width="1" rwaccess="R/W"/>
	</register>
	<register id="DCBLTRIPSEL" width="16" page="1" offset="0xd5" internal="0" description="Digital Compare BL Trip Select ">
		<bitfield id="TRIPINPUT1" description="Trip Input 1 Select to DCBL Mux" begin="0" end="0" width="1" rwaccess="R/W"/>
		<bitfield id="TRIPINPUT2" description="Trip Input 2 Select to DCBL Mux" begin="1" end="1" width="1" rwaccess="R/W"/>
		<bitfield id="TRIPINPUT3" description="Trip Input 3 Select to DCBL Mux" begin="2" end="2" width="1" rwaccess="R/W"/>
		<bitfield id="TRIPINPUT4" description="Trip Input 4 Select to DCBL Mux" begin="3" end="3" width="1" rwaccess="R/W"/>
		<bitfield id="TRIPINPUT5" description="Trip Input 5 Select to DCBL Mux" begin="4" end="4" width="1" rwaccess="R/W"/>
		<bitfield id="TRIPINPUT6" description="Trip Input 6 Select to DCBL Mux" begin="5" end="5" width="1" rwaccess="R/W"/>
		<bitfield id="TRIPINPUT7" description="Trip Input 7 Select to DCBL Mux" begin="6" end="6" width="1" rwaccess="R/W"/>
		<bitfield id="TRIPINPUT8" description="Trip Input 8 Select to DCBL Mux" begin="7" end="7" width="1" rwaccess="R/W"/>
		<bitfield id="TRIPINPUT9" description="Trip Input 9 Select to DCBL Mux" begin="8" end="8" width="1" rwaccess="R/W"/>
		<bitfield id="TRIPINPUT10" description="Trip Input 10 Select to DCBL Mux" begin="9" end="9" width="1" rwaccess="R/W"/>
		<bitfield id="TRIPINPUT11" description="Trip Input 11 Select to DCBL Mux" begin="10" end="10" width="1" rwaccess="R/W"/>
		<bitfield id="TRIPINPUT12" description="Trip Input 12 Select to DCBL Mux" begin="11" end="11" width="1" rwaccess="R/W"/>
		<bitfield id="TRIPINPUT14" description="Trip Input 14 Select to DCBL Mux" begin="13" end="13" width="1" rwaccess="R/W"/>
		<bitfield id="TRIPINPUT15" description="Trip Input 15 Select to DCBL Mux" begin="14" end="14" width="1" rwaccess="R/W"/>
	</register>
</module>
