// Seed: 1372712079
module module_0 #(
    parameter id_1 = 32'd68,
    parameter id_2 = 32'd67,
    parameter id_4 = 32'd29
);
  assign id_1 = id_1;
  logic  _id_2 = 1;
  string id_3;
  assign id_2 = 1;
  logic _id_4;
  assign id_3[id_1] = "";
  assign id_3[id_1][id_2-id_4 : 1] = 1 + id_3;
  assign id_3[id_2] = 0;
  always #1 begin
    id_1 <= id_2() ? id_1 + 1 + 1'd0 : 1;
  end
  logic id_5;
  always id_2[id_4] <= 1;
  assign id_5 = 1;
  type_13(
      id_4, id_3[1], id_4
  );
  logic id_6, id_7, id_8 = id_5;
endmodule
`timescale 1 ps / 1ps
module module_1 #(
    parameter id_2 = 32'd37,
    parameter id_4 = 32'd98
) (
    id_1,
    _id_2
);
  output _id_2;
  output id_1;
  assign id_2 = 1'b0;
  initial
    if (id_1)
      if (1) SystemTFIdentifier(id_1);
      else if (id_1) id_1[1] <= id_2;
      else begin
        id_2 = "" * !id_2;
        #id_3 id_1 <= 1;
      end
  logic _id_4;
  assign id_4 = id_2[1&id_2];
  assign id_2 = id_2;
  defparam id_5 = id_4[1'h0 : id_4], id_6 = 1, id_7 = id_4;
  reg id_8;
  always id_8 <= id_1;
endmodule
