#! /usr/local/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-446-g182c08b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f8b6942c9b0 .scope module, "MUX4" "MUX4" 2 230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "result"
    .port_info 1 /INPUT 16 "indata0"
    .port_info 2 /INPUT 16 "indata1"
    .port_info 3 /INPUT 16 "indata2"
    .port_info 4 /INPUT 16 "indata3"
    .port_info 5 /INPUT 2 "select"
o0x10884d008 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x7f8b69436250_0 .net "indata0", 15 0, o0x10884d008;  0 drivers
o0x10884d038 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x7f8b69446740_0 .net "indata1", 15 0, o0x10884d038;  0 drivers
o0x10884d068 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x7f8b694467e0_0 .net "indata2", 15 0, o0x10884d068;  0 drivers
o0x10884d098 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x7f8b69446890_0 .net "indata3", 15 0, o0x10884d098;  0 drivers
v0x7f8b69446940_0 .var "result", 15 0;
o0x10884d0f8 .functor BUFZ 2, C4<zz>; HiZ drive
v0x7f8b69446a30_0 .net "select", 1 0, o0x10884d0f8;  0 drivers
E_0x7f8b69437ca0/0 .event edge, v0x7f8b69446a30_0, v0x7f8b69446890_0, v0x7f8b694467e0_0, v0x7f8b69446740_0;
E_0x7f8b69437ca0/1 .event edge, v0x7f8b69436250_0;
E_0x7f8b69437ca0 .event/or E_0x7f8b69437ca0/0, E_0x7f8b69437ca0/1;
S_0x7f8b69421a40 .scope module, "testbenchLEGLiteSingle" "testbenchLEGLiteSingle" 3 3;
 .timescale 0 0;
o0x10884e598 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x7f8b6944d370_0 .net "alu_out", 15 0, o0x10884e598;  0 drivers
v0x7f8b6944d420_0 .var "clock", 0 0;
v0x7f8b6944d530_0 .net "draddr", 15 0, v0x7f8b694487e0_0;  1 drivers
v0x7f8b6944d640_0 .net "drdata", 15 0, v0x7f8b69447830_0;  1 drivers
v0x7f8b6944d6d0_0 .net "dread", 0 0, L_0x7f8b6944ddb0;  1 drivers
v0x7f8b6944d760_0 .net "dwdata", 15 0, L_0x7f8b6944de60;  1 drivers
v0x7f8b6944d7f0_0 .net "dwrite", 0 0, L_0x7f8b6944dd00;  1 drivers
v0x7f8b6944d8c0_0 .net "iaddr", 15 0, v0x7f8b69449ef0_0;  1 drivers
v0x7f8b6944d950_0 .net "idata", 15 0, v0x7f8b69447f60_0;  1 drivers
v0x7f8b6944da60_0 .net "io_display", 6 0, v0x7f8b694473e0_0;  1 drivers
v0x7f8b6944daf0_0 .var "io_sw0", 0 0;
v0x7f8b6944db80_0 .var "io_sw1", 0 0;
v0x7f8b6944dc30_0 .var "reset", 0 0;
S_0x7f8b69446b70 .scope module, "DMemoryIO_Circ" "DMemory_IO" 3 42, 2 43 0, S_0x7f8b69421a40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "rdata"
    .port_info 1 /OUTPUT 7 "io_display"
    .port_info 2 /INPUT 1 "clock"
    .port_info 3 /INPUT 16 "addr"
    .port_info 4 /INPUT 16 "wdata"
    .port_info 5 /INPUT 1 "write"
    .port_info 6 /INPUT 1 "read"
    .port_info 7 /INPUT 1 "io_sw0"
    .port_info 8 /INPUT 1 "io_sw1"
L_0x7f8b69604300 .functor BUFZ 16, L_0x7f8b69604060, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7f8b69446ec0_0 .net *"_s0", 15 0, L_0x7f8b69604060;  1 drivers
L_0x10887f0e0 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f8b69446f80_0 .net/2u *"_s10", 13 0, L_0x10887f0e0;  1 drivers
v0x7f8b69447030_0 .net *"_s3", 6 0, L_0x7f8b69604100;  1 drivers
v0x7f8b694470f0_0 .net *"_s4", 8 0, L_0x7f8b696041a0;  1 drivers
L_0x10887f098 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f8b694471a0_0 .net *"_s7", 1 0, L_0x10887f098;  1 drivers
v0x7f8b69447290_0 .net "addr", 15 0, v0x7f8b694487e0_0;  alias, 1 drivers
v0x7f8b69447340_0 .net "clock", 0 0, v0x7f8b6944d420_0;  1 drivers
v0x7f8b694473e0_0 .var "io_display", 6 0;
v0x7f8b69447490_0 .net "io_rdata", 15 0, L_0x7f8b696043b0;  1 drivers
v0x7f8b694475a0_0 .net "io_sw0", 0 0, v0x7f8b6944daf0_0;  1 drivers
v0x7f8b69447640_0 .net "io_sw1", 0 0, v0x7f8b6944db80_0;  1 drivers
v0x7f8b694476e0_0 .net "mem_rdata", 15 0, L_0x7f8b69604300;  1 drivers
v0x7f8b69447790 .array "memcell", 127 0, 15 0;
v0x7f8b69447830_0 .var "rdata", 15 0;
v0x7f8b694478e0_0 .net "read", 0 0, L_0x7f8b6944ddb0;  alias, 1 drivers
v0x7f8b69447980_0 .net "wdata", 15 0, L_0x7f8b6944de60;  alias, 1 drivers
v0x7f8b69447a30_0 .net "write", 0 0, L_0x7f8b6944dd00;  alias, 1 drivers
E_0x7f8b694344e0 .event posedge, v0x7f8b69447340_0;
E_0x7f8b69446e70 .event edge, v0x7f8b694478e0_0, v0x7f8b69447490_0, v0x7f8b694476e0_0, v0x7f8b69447290_0;
L_0x7f8b69604060 .array/port v0x7f8b69447790, L_0x7f8b696041a0;
L_0x7f8b69604100 .part v0x7f8b694487e0_0, 1, 7;
L_0x7f8b696041a0 .concat [ 7 2 0 0], L_0x7f8b69604100, L_0x10887f098;
L_0x7f8b696043b0 .concat [ 1 1 14 0], v0x7f8b6944daf0_0, v0x7f8b6944db80_0, L_0x10887f0e0;
S_0x7f8b69447c70 .scope module, "IM_Circuit" "IM" 3 40, 4 15 0, S_0x7f8b69421a40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "idata"
    .port_info 1 /INPUT 16 "iaddr"
v0x7f8b69447df0_0 .net *"_s2", 2 0, L_0x7f8b69603f40;  1 drivers
v0x7f8b69447eb0_0 .net "iaddr", 15 0, v0x7f8b69449ef0_0;  alias, 1 drivers
v0x7f8b69447f60_0 .var "idata", 15 0;
E_0x7f8b69447560 .event edge, L_0x7f8b69603f40;
L_0x7f8b69603f40 .part v0x7f8b69449ef0_0, 1, 3;
S_0x7f8b69448050 .scope module, "cpu" "LEGLiteSingle" 3 27, 5 7 0, S_0x7f8b69421a40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "iaddr"
    .port_info 1 /OUTPUT 16 "daddr"
    .port_info 2 /OUTPUT 1 "dwrite"
    .port_info 3 /OUTPUT 1 "dread"
    .port_info 4 /OUTPUT 16 "dwdata"
    .port_info 5 /OUTPUT 16 "alu_out"
    .port_info 6 /INPUT 1 "clock"
    .port_info 7 /INPUT 16 "idata"
    .port_info 8 /INPUT 16 "ddata"
    .port_info 9 /INPUT 1 "reset"
L_0x7f8b6944dd00 .functor BUFZ 1, v0x7f8b694496f0_0, C4<0>, C4<0>, C4<0>;
L_0x7f8b6944ddb0 .functor BUFZ 1, v0x7f8b69449590_0, C4<0>, C4<0>, C4<0>;
L_0x7f8b6944de60 .functor BUFZ 16, v0x7f8b6944b200_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7f8b6944c070_0 .net "alu_mux_out", 15 0, v0x7f8b69448e70_0;  1 drivers
v0x7f8b6944c160_0 .net "alu_out", 15 0, o0x10884e598;  alias, 0 drivers
v0x7f8b6944c1f0_0 .net "alu_select", 2 0, v0x7f8b69449360_0;  1 drivers
v0x7f8b6944c2c0_0 .net "alu_zero", 0 0, v0x7f8b69448950_0;  1 drivers
v0x7f8b6944c390_0 .net "alusrc", 0 0, v0x7f8b69449430_0;  1 drivers
v0x7f8b6944c4a0_0 .net "branch", 0 0, v0x7f8b694494e0_0;  1 drivers
v0x7f8b6944c570_0 .net "clock", 0 0, v0x7f8b6944d420_0;  alias, 1 drivers
v0x7f8b6944c600_0 .net "daddr", 15 0, v0x7f8b694487e0_0;  alias, 1 drivers
v0x7f8b6944c690_0 .net "ddata", 15 0, v0x7f8b69447830_0;  alias, 1 drivers
v0x7f8b6944c7a0_0 .net "dread", 0 0, L_0x7f8b6944ddb0;  alias, 1 drivers
v0x7f8b6944c830_0 .net "dwdata", 15 0, L_0x7f8b6944de60;  alias, 1 drivers
v0x7f8b6944c8c0_0 .net "dwrite", 0 0, L_0x7f8b6944dd00;  alias, 1 drivers
v0x7f8b6944c950_0 .net "extended", 15 0, L_0x7f8b69603cc0;  1 drivers
v0x7f8b6944c9e0_0 .net "iaddr", 15 0, v0x7f8b69449ef0_0;  alias, 1 drivers
v0x7f8b6944cab0_0 .net "idata", 15 0, v0x7f8b69447f60_0;  alias, 1 drivers
v0x7f8b6944cb40_0 .net "memread", 0 0, v0x7f8b69449590_0;  1 drivers
v0x7f8b6944cbd0_0 .net "memtoreg", 0 0, v0x7f8b69449620_0;  1 drivers
v0x7f8b6944cda0_0 .net "memwrite", 0 0, v0x7f8b694496f0_0;  1 drivers
v0x7f8b6944ce30_0 .net "rdata1", 15 0, v0x7f8b6944b140_0;  1 drivers
v0x7f8b6944cec0_0 .net "rdata2", 15 0, v0x7f8b6944b200_0;  1 drivers
v0x7f8b6944cf50_0 .net "reg2loc", 0 0, v0x7f8b69449840_0;  1 drivers
v0x7f8b6944d020_0 .net "regwrite", 0 0, v0x7f8b694498e0_0;  1 drivers
v0x7f8b6944d0f0_0 .net "reset", 0 0, v0x7f8b6944dc30_0;  1 drivers
v0x7f8b6944d180_0 .net "rreg2", 3 0, L_0x7f8b6944df70;  1 drivers
v0x7f8b6944d210_0 .net "write_mux", 15 0, v0x7f8b6944bec0_0;  1 drivers
L_0x7f8b6944ded0 .part v0x7f8b69447f60_0, 13, 3;
L_0x7f8b6944df70 .part/pv v0x7f8b6944a560_0, 0, 3, 4;
L_0x7f8b6944e030 .part v0x7f8b69447f60_0, 10, 3;
L_0x7f8b6944e190 .part v0x7f8b69447f60_0, 0, 3;
L_0x7f8b69602e30 .part v0x7f8b69447f60_0, 0, 3;
L_0x7f8b696031d0 .part v0x7f8b69447f60_0, 3, 3;
L_0x7f8b69602fe0 .part L_0x7f8b6944df70, 0, 3;
L_0x7f8b69603da0 .part v0x7f8b69447f60_0, 6, 7;
S_0x7f8b69448370 .scope module, "ALU_Circuit" "ALU" 5 79, 2 171 0, S_0x7f8b69448050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "result"
    .port_info 1 /OUTPUT 1 "zero_result"
    .port_info 2 /INPUT 16 "indata0"
    .port_info 3 /INPUT 16 "indata1"
    .port_info 4 /INPUT 3 "select"
v0x7f8b69448670_0 .net "indata0", 15 0, v0x7f8b6944b140_0;  alias, 1 drivers
v0x7f8b69448730_0 .net "indata1", 15 0, v0x7f8b69448e70_0;  alias, 1 drivers
v0x7f8b694487e0_0 .var "result", 15 0;
v0x7f8b694488b0_0 .net "select", 2 0, v0x7f8b69449360_0;  alias, 1 drivers
v0x7f8b69448950_0 .var "zero_result", 0 0;
E_0x7f8b694485e0 .event edge, v0x7f8b69447290_0;
E_0x7f8b69448620 .event edge, v0x7f8b694488b0_0, v0x7f8b69448730_0, v0x7f8b69448670_0;
S_0x7f8b69448ab0 .scope module, "ALU_Mux" "MUX2" 5 94, 2 207 0, S_0x7f8b69448050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "result"
    .port_info 1 /INPUT 16 "indata0"
    .port_info 2 /INPUT 16 "indata1"
    .port_info 3 /INPUT 1 "select"
v0x7f8b69448d20_0 .net "indata0", 15 0, v0x7f8b6944b200_0;  alias, 1 drivers
v0x7f8b69448dc0_0 .net "indata1", 15 0, L_0x7f8b69603cc0;  alias, 1 drivers
v0x7f8b69448e70_0 .var "result", 15 0;
v0x7f8b69448f40_0 .net "select", 0 0, v0x7f8b69449430_0;  alias, 1 drivers
E_0x7f8b69448cd0 .event edge, v0x7f8b69448f40_0, v0x7f8b69448dc0_0, v0x7f8b69448d20_0;
S_0x7f8b69449030 .scope module, "Control_Circuit" "Control" 5 66, 6 10 0, S_0x7f8b69448050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "reg2loc"
    .port_info 1 /OUTPUT 1 "branch"
    .port_info 2 /OUTPUT 1 "memread"
    .port_info 3 /OUTPUT 1 "memtoreg"
    .port_info 4 /OUTPUT 3 "alu_select"
    .port_info 5 /OUTPUT 1 "memwrite"
    .port_info 6 /OUTPUT 1 "alusrc"
    .port_info 7 /OUTPUT 1 "regwrite"
    .port_info 8 /INPUT 3 "opcode"
v0x7f8b69449360_0 .var "alu_select", 2 0;
v0x7f8b69449430_0 .var "alusrc", 0 0;
v0x7f8b694494e0_0 .var "branch", 0 0;
v0x7f8b69449590_0 .var "memread", 0 0;
v0x7f8b69449620_0 .var "memtoreg", 0 0;
v0x7f8b694496f0_0 .var "memwrite", 0 0;
v0x7f8b69449790_0 .net "opcode", 2 0, L_0x7f8b6944ded0;  1 drivers
v0x7f8b69449840_0 .var "reg2loc", 0 0;
v0x7f8b694498e0_0 .var "regwrite", 0 0;
E_0x7f8b69449320 .event edge, v0x7f8b69449790_0;
S_0x7f8b69449ac0 .scope module, "PC_Circuit" "PCLogic" 5 55, 7 9 0, S_0x7f8b69448050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "pc"
    .port_info 1 /INPUT 1 "clock"
    .port_info 2 /INPUT 16 "signext"
    .port_info 3 /INPUT 1 "branch"
    .port_info 4 /INPUT 1 "alu_zero"
    .port_info 5 /INPUT 1 "reset"
v0x7f8b69449cc0_0 .net "alu_zero", 0 0, v0x7f8b69448950_0;  alias, 1 drivers
v0x7f8b69449d70_0 .net "branch", 0 0, v0x7f8b694494e0_0;  alias, 1 drivers
v0x7f8b69449e20_0 .net "clock", 0 0, v0x7f8b6944d420_0;  alias, 1 drivers
v0x7f8b69449ef0_0 .var "pc", 15 0;
v0x7f8b69449fa0_0 .net "reset", 0 0, v0x7f8b6944dc30_0;  alias, 1 drivers
v0x7f8b6944a070_0 .net "signext", 15 0, L_0x7f8b69603cc0;  alias, 1 drivers
S_0x7f8b6944a160 .scope module, "Reg2_Mux" "MUX23" 5 87, 2 255 0, S_0x7f8b69448050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "result"
    .port_info 1 /INPUT 3 "indata0"
    .port_info 2 /INPUT 3 "indata1"
    .port_info 3 /INPUT 1 "select"
v0x7f8b6944a3f0_0 .net "indata0", 2 0, L_0x7f8b6944e030;  1 drivers
v0x7f8b6944a4b0_0 .net "indata1", 2 0, L_0x7f8b6944e190;  1 drivers
v0x7f8b6944a560_0 .var "result", 2 0;
v0x7f8b6944a620_0 .net "select", 0 0, v0x7f8b69449840_0;  alias, 1 drivers
E_0x7f8b694496b0 .event edge, v0x7f8b69449840_0, v0x7f8b6944a4b0_0, v0x7f8b6944a3f0_0;
S_0x7f8b6944a720 .scope module, "RegFile_Circuit" "RegFile" 5 108, 2 121 0, S_0x7f8b69448050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "rdata1"
    .port_info 1 /OUTPUT 16 "rdata2"
    .port_info 2 /INPUT 1 "clock"
    .port_info 3 /INPUT 16 "wdata"
    .port_info 4 /INPUT 3 "waddr"
    .port_info 5 /INPUT 3 "raddr1"
    .port_info 6 /INPUT 3 "raddr2"
    .port_info 7 /INPUT 1 "write"
v0x7f8b6944aa70_0 .net *"_s13", 15 0, L_0x7f8b69603620;  1 drivers
v0x7f8b6944ab30_0 .net *"_s15", 4 0, L_0x7f8b69603410;  1 drivers
L_0x10887f050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f8b6944abd0_0 .net *"_s18", 1 0, L_0x10887f050;  1 drivers
v0x7f8b6944ac80_0 .net *"_s4", 15 0, L_0x7f8b69600590;  1 drivers
v0x7f8b6944ad30_0 .net *"_s6", 4 0, L_0x7f8b696037b0;  1 drivers
L_0x10887f008 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f8b6944ae20_0 .net *"_s9", 1 0, L_0x10887f008;  1 drivers
v0x7f8b6944aed0_0 .net "clock", 0 0, v0x7f8b6944d420_0;  alias, 1 drivers
v0x7f8b6944afa0_0 .net "raddr1", 2 0, L_0x7f8b696031d0;  1 drivers
v0x7f8b6944b030_0 .net "raddr2", 2 0, L_0x7f8b69602fe0;  1 drivers
v0x7f8b6944b140_0 .var "rdata1", 15 0;
v0x7f8b6944b200_0 .var "rdata2", 15 0;
v0x7f8b6944b290 .array "regcell", 7 0, 15 0;
v0x7f8b6944b320_0 .net "waddr", 2 0, L_0x7f8b69602e30;  1 drivers
v0x7f8b6944b3b0_0 .net "wdata", 15 0, v0x7f8b6944bec0_0;  alias, 1 drivers
v0x7f8b6944b460_0 .net "write", 0 0, v0x7f8b694498e0_0;  alias, 1 drivers
E_0x7f8b6944a9e0 .event edge, L_0x7f8b69603620, v0x7f8b6944b030_0;
E_0x7f8b6944aa30 .event edge, L_0x7f8b69600590, v0x7f8b6944afa0_0;
L_0x7f8b69600590 .array/port v0x7f8b6944b290, L_0x7f8b696037b0;
L_0x7f8b696037b0 .concat [ 3 2 0 0], L_0x7f8b696031d0, L_0x10887f008;
L_0x7f8b69603620 .array/port v0x7f8b6944b290, L_0x7f8b69603410;
L_0x7f8b69603410 .concat [ 3 2 0 0], L_0x7f8b69602fe0, L_0x10887f050;
S_0x7f8b6944b5c0 .scope module, "SignExtend" "Signext" 5 119, 2 277 0, S_0x7f8b69448050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "result"
    .port_info 1 /INPUT 7 "value"
v0x7f8b6944b7c0_0 .net *"_s1", 0 0, L_0x7f8b69603970;  1 drivers
v0x7f8b6944b880_0 .net *"_s2", 8 0, L_0x7f8b69603a10;  1 drivers
v0x7f8b6944b920_0 .net "result", 15 0, L_0x7f8b69603cc0;  alias, 1 drivers
v0x7f8b6944b9f0_0 .net "value", 6 0, L_0x7f8b69603da0;  1 drivers
L_0x7f8b69603970 .part L_0x7f8b69603da0, 6, 1;
LS_0x7f8b69603a10_0_0 .concat [ 1 1 1 1], L_0x7f8b69603970, L_0x7f8b69603970, L_0x7f8b69603970, L_0x7f8b69603970;
LS_0x7f8b69603a10_0_4 .concat [ 1 1 1 1], L_0x7f8b69603970, L_0x7f8b69603970, L_0x7f8b69603970, L_0x7f8b69603970;
LS_0x7f8b69603a10_0_8 .concat [ 1 0 0 0], L_0x7f8b69603970;
L_0x7f8b69603a10 .concat [ 4 4 1 0], LS_0x7f8b69603a10_0_0, LS_0x7f8b69603a10_0_4, LS_0x7f8b69603a10_0_8;
L_0x7f8b69603cc0 .concat [ 7 9 0 0], L_0x7f8b69603da0, L_0x7f8b69603a10;
S_0x7f8b6944bac0 .scope module, "Write_Mux" "MUX2" 5 101, 2 207 0, S_0x7f8b69448050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "result"
    .port_info 1 /INPUT 16 "indata0"
    .port_info 2 /INPUT 16 "indata1"
    .port_info 3 /INPUT 1 "select"
v0x7f8b6944bd30_0 .net "indata0", 15 0, v0x7f8b694487e0_0;  alias, 1 drivers
v0x7f8b6944be20_0 .net "indata1", 15 0, v0x7f8b69447830_0;  alias, 1 drivers
v0x7f8b6944bec0_0 .var "result", 15 0;
v0x7f8b6944bf90_0 .net "select", 0 0, v0x7f8b69449620_0;  alias, 1 drivers
E_0x7f8b6944bce0 .event edge, v0x7f8b69449620_0, v0x7f8b69447830_0, v0x7f8b69447290_0;
    .scope S_0x7f8b6942c9b0;
T_0 ;
    %wait E_0x7f8b69437ca0;
    %load/vec4 v0x7f8b69446a30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %jmp T_0.4;
T_0.0 ;
    %load/vec4 v0x7f8b69436250_0;
    %store/vec4 v0x7f8b69446940_0, 0, 16;
    %jmp T_0.4;
T_0.1 ;
    %load/vec4 v0x7f8b69446740_0;
    %store/vec4 v0x7f8b69446940_0, 0, 16;
    %jmp T_0.4;
T_0.2 ;
    %load/vec4 v0x7f8b694467e0_0;
    %store/vec4 v0x7f8b69446940_0, 0, 16;
    %jmp T_0.4;
T_0.3 ;
    %load/vec4 v0x7f8b69446890_0;
    %store/vec4 v0x7f8b69446940_0, 0, 16;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7f8b69449ac0;
T_1 ;
    %wait E_0x7f8b694344e0;
    %load/vec4 v0x7f8b69449fa0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7f8b69449ef0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7f8b69449d70_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f8b69449cc0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x7f8b6944a070_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x7f8b69449ef0_0;
    %add;
    %assign/vec4 v0x7f8b69449ef0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x7f8b69449ef0_0;
    %addi 2, 0, 16;
    %assign/vec4 v0x7f8b69449ef0_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7f8b69449030;
T_2 ;
    %wait E_0x7f8b69449320;
    %load/vec4 v0x7f8b69449790_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8b69449840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8b694494e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8b69449590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8b69449620_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f8b69449360_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8b694496f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8b69449430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8b694498e0_0, 0, 1;
    %jmp T_2.4;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8b69449840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8b694494e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8b69449590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8b69449620_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f8b69449360_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8b694496f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8b69449430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8b694498e0_0, 0, 1;
    %jmp T_2.4;
T_2.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8b69449840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8b694494e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8b69449590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8b69449620_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f8b69449360_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8b694496f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8b69449430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8b694498e0_0, 0, 1;
    %jmp T_2.4;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8b69449840_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8b694494e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8b69449590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8b69449620_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7f8b69449360_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8b694496f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8b69449430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8b694498e0_0, 0, 1;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7f8b69448370;
T_3 ;
    %wait E_0x7f8b69448620;
    %load/vec4 v0x7f8b694488b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f8b694487e0_0, 0, 16;
    %jmp T_3.6;
T_3.0 ;
    %load/vec4 v0x7f8b69448670_0;
    %load/vec4 v0x7f8b69448730_0;
    %add;
    %store/vec4 v0x7f8b694487e0_0, 0, 16;
    %jmp T_3.6;
T_3.1 ;
    %load/vec4 v0x7f8b69448670_0;
    %load/vec4 v0x7f8b69448730_0;
    %sub;
    %store/vec4 v0x7f8b694487e0_0, 0, 16;
    %jmp T_3.6;
T_3.2 ;
    %load/vec4 v0x7f8b69448730_0;
    %store/vec4 v0x7f8b694487e0_0, 0, 16;
    %jmp T_3.6;
T_3.3 ;
    %load/vec4 v0x7f8b69448670_0;
    %load/vec4 v0x7f8b69448730_0;
    %or;
    %store/vec4 v0x7f8b694487e0_0, 0, 16;
    %jmp T_3.6;
T_3.4 ;
    %load/vec4 v0x7f8b69448670_0;
    %load/vec4 v0x7f8b69448730_0;
    %and;
    %store/vec4 v0x7f8b694487e0_0, 0, 16;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7f8b69448370;
T_4 ;
    %wait E_0x7f8b694485e0;
    %load/vec4 v0x7f8b694487e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8b69448950_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8b69448950_0, 0, 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7f8b6944a160;
T_5 ;
    %wait E_0x7f8b694496b0;
    %load/vec4 v0x7f8b6944a620_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %jmp T_5.2;
T_5.0 ;
    %load/vec4 v0x7f8b6944a3f0_0;
    %store/vec4 v0x7f8b6944a560_0, 0, 3;
    %jmp T_5.2;
T_5.1 ;
    %load/vec4 v0x7f8b6944a4b0_0;
    %store/vec4 v0x7f8b6944a560_0, 0, 3;
    %jmp T_5.2;
T_5.2 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7f8b69448ab0;
T_6 ;
    %wait E_0x7f8b69448cd0;
    %load/vec4 v0x7f8b69448f40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %jmp T_6.2;
T_6.0 ;
    %load/vec4 v0x7f8b69448d20_0;
    %store/vec4 v0x7f8b69448e70_0, 0, 16;
    %jmp T_6.2;
T_6.1 ;
    %load/vec4 v0x7f8b69448dc0_0;
    %store/vec4 v0x7f8b69448e70_0, 0, 16;
    %jmp T_6.2;
T_6.2 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7f8b6944bac0;
T_7 ;
    %wait E_0x7f8b6944bce0;
    %load/vec4 v0x7f8b6944bf90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %jmp T_7.2;
T_7.0 ;
    %load/vec4 v0x7f8b6944bd30_0;
    %store/vec4 v0x7f8b6944bec0_0, 0, 16;
    %jmp T_7.2;
T_7.1 ;
    %load/vec4 v0x7f8b6944be20_0;
    %store/vec4 v0x7f8b6944bec0_0, 0, 16;
    %jmp T_7.2;
T_7.2 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7f8b6944a720;
T_8 ;
    %wait E_0x7f8b694344e0;
    %load/vec4 v0x7f8b6944b460_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x7f8b6944b3b0_0;
    %load/vec4 v0x7f8b6944b320_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8b6944b290, 0, 4;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7f8b6944a720;
T_9 ;
    %wait E_0x7f8b6944aa30;
    %load/vec4 v0x7f8b6944afa0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f8b6944b140_0, 0, 16;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x7f8b6944afa0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7f8b6944b290, 4;
    %store/vec4 v0x7f8b6944b140_0, 0, 16;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7f8b6944a720;
T_10 ;
    %wait E_0x7f8b6944a9e0;
    %load/vec4 v0x7f8b6944b030_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f8b6944b200_0, 0, 16;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x7f8b6944b030_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7f8b6944b290, 4;
    %store/vec4 v0x7f8b6944b200_0, 0, 16;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x7f8b69447c70;
T_11 ;
    %wait E_0x7f8b69447560;
    %load/vec4 v0x7f8b69447eb0_0;
    %parti/s 3, 1, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f8b69447f60_0, 0, 16;
    %jmp T_11.7;
T_11.0 ;
    %pushi/vec4 49402, 0, 16;
    %store/vec4 v0x7f8b69447f60_0, 0, 16;
    %jmp T_11.7;
T_11.1 ;
    %pushi/vec4 7228, 0, 16;
    %store/vec4 v0x7f8b69447f60_0, 0, 16;
    %jmp T_11.7;
T_11.2 ;
    %pushi/vec4 49026, 0, 16;
    %store/vec4 v0x7f8b69447f60_0, 0, 16;
    %jmp T_11.7;
T_11.3 ;
    %pushi/vec4 49508, 0, 16;
    %store/vec4 v0x7f8b69447f60_0, 0, 16;
    %jmp T_11.7;
T_11.4 ;
    %pushi/vec4 57298, 0, 16;
    %store/vec4 v0x7f8b69447f60_0, 0, 16;
    %jmp T_11.7;
T_11.5 ;
    %pushi/vec4 48967, 0, 16;
    %store/vec4 v0x7f8b69447f60_0, 0, 16;
    %jmp T_11.7;
T_11.7 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7f8b69446b70;
T_12 ;
    %wait E_0x7f8b69446e70;
    %load/vec4 v0x7f8b694478e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f8b69447830_0, 0, 16;
    %jmp T_12.1;
T_12.0 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7f8b69447290_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x7f8b69447290_0;
    %pad/u 32;
    %cmpi/u 256, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x7f8b694476e0_0;
    %store/vec4 v0x7f8b69447830_0, 0, 16;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x7f8b69447290_0;
    %cmpi/e 65520, 0, 16;
    %jmp/0xz  T_12.4, 4;
    %load/vec4 v0x7f8b69447490_0;
    %store/vec4 v0x7f8b69447830_0, 0, 16;
    %jmp T_12.5;
T_12.4 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f8b69447830_0, 0, 16;
T_12.5 ;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7f8b69446b70;
T_13 ;
    %wait E_0x7f8b694344e0;
    %load/vec4 v0x7f8b69447a30_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f8b69447290_0;
    %pushi/vec4 65530, 0, 16;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x7f8b69447980_0;
    %parti/s 7, 0, 2;
    %assign/vec4 v0x7f8b694473e0_0, 0;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7f8b69446b70;
T_14 ;
    %wait E_0x7f8b694344e0;
    %load/vec4 v0x7f8b69447a30_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f8b69447290_0;
    %parti/s 8, 8, 5;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x7f8b69447980_0;
    %load/vec4 v0x7f8b69447290_0;
    %parti/s 7, 1, 2;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8b69447790, 0, 4;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x7f8b69421a40;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8b6944d420_0, 0, 1;
    %end;
    .thread T_15;
    .scope S_0x7f8b69421a40;
T_16 ;
    %delay 1, 0;
    %load/vec4 v0x7f8b6944d420_0;
    %inv;
    %store/vec4 v0x7f8b6944d420_0, 0, 1;
    %jmp T_16;
    .thread T_16;
    .scope S_0x7f8b69421a40;
T_17 ;
    %vpi_call 3 56 "$display", "Instruction[pc]=[opcode,reg,reg,reg,imm]\012" {0 0 0};
    %vpi_call 3 58 "$display", "DataMemory[addr]=[read data, write data]\012" {0 0 0};
    %vpi_call 3 67 "$display", "Signals C-R-Sw-Disp[clock,reset,switch0,display]" {0 0 0};
    %vpi_call 3 69 "$display", "* Recall data memory addr = ALU output\012" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8b6944daf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8b6944db80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8b6944dc30_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8b6944dc30_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8b6944dc30_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8b6944daf0_0, 0, 1;
    %delay 50, 0;
    %vpi_call 3 80 "$finish" {0 0 0};
    %end;
    .thread T_17;
    .scope S_0x7f8b69421a40;
T_18 ;
    %vpi_call 3 90 "$monitor", "Instr[%d]=[%b,%b,%b,%b,%b] DataMem[%d]=[%d,%d] C-R-Sw-Dsp[%b,%b,%b,%b]", v0x7f8b6944d8c0_0, &PV<v0x7f8b6944d950_0, 13, 3>, &PV<v0x7f8b6944d950_0, 10, 3>, &PV<v0x7f8b6944d950_0, 7, 3>, &PV<v0x7f8b6944d950_0, 4, 3>, &PV<v0x7f8b6944d950_0, 0, 4>, v0x7f8b6944d530_0, v0x7f8b6944d640_0, v0x7f8b6944d760_0, v0x7f8b6944d420_0, v0x7f8b6944dc30_0, v0x7f8b6944daf0_0, v0x7f8b6944da60_0 {0 0 0};
    %end;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "Parts.V";
    "testbench-LEGLiteSingle-Stage2.V";
    "IM1.V";
    "LEGLiteSingle.V";
    "LEGLite-Control.V";
    "LEGLite-PC.V";
