#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7f7f7f4060c0 .scope module, "computer" "computer" 2 1;
 .timescale 0 0;
v0x7f7f7f421980_0 .net "AI", 0 0, L_0x7f7f7f426700;  1 drivers
v0x7f7f7f421a60_0 .net "AO", 0 0, L_0x7f7f7f4267f0;  1 drivers
v0x7f7f7f421b30_0 .net "BI", 0 0, L_0x7f7f7f426bb0;  1 drivers
L_0x7f7f81063290 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f7f7f421c00_0 .net "BO", 0 0, L_0x7f7f81063290;  1 drivers
RS_0x7f7f81032068 .resolv tri, L_0x7f7f7f4234a0, L_0x7f7f7f423620, L_0x7f7f7f425710, L_0x7f7f7f425b40, L_0x7f7f7f425c60, L_0x7f7f7f426e00;
v0x7f7f7f421cd0_0 .net8 "BUS", 7 0, RS_0x7f7f81032068;  6 drivers
v0x7f7f7f421da0_0 .net "CE", 0 0, L_0x7f7f7f426d60;  1 drivers
v0x7f7f7f421e70_0 .net "CF", 0 0, v0x7f7f7f41a5a0_0;  1 drivers
v0x7f7f7f421f40_0 .net "CLK", 0 0, v0x7f7f7f41c040_0;  1 drivers
v0x7f7f7f421fd0_0 .net "CLK_inv", 0 0, L_0x7f7f7f4226f0;  1 drivers
v0x7f7f7f4220e0_0 .var "CLR", 0 0;
v0x7f7f7f422170_0 .net "CO", 0 0, L_0x7f7f7f426e80;  1 drivers
v0x7f7f7f422200_0 .net "EO", 0 0, L_0x7f7f7f426a10;  1 drivers
v0x7f7f7f4222d0_0 .net "FI", 0 0, L_0x7f7f7f4270d0;  1 drivers
v0x7f7f7f4223a0_0 .net "HLT", 0 0, L_0x7f7f7f426150;  1 drivers
v0x7f7f7f422470_0 .net "II", 0 0, L_0x7f7f7f426660;  1 drivers
v0x7f7f7f422540_0 .net "IO", 0 0, L_0x7f7f7f426540;  1 drivers
v0x7f7f7f4225d0_0 .net "IR", 3 0, L_0x7f7f7f423540;  1 drivers
v0x7f7f7f422760_0 .net "J", 0 0, L_0x7f7f7f426fa0;  1 drivers
v0x7f7f7f4227f0_0 .net "MI", 0 0, L_0x7f7f7f4261f0;  1 drivers
v0x7f7f7f422880_0 .net "OI", 0 0, L_0x7f7f7f426cc0;  1 drivers
v0x7f7f7f422950_0 .net "RI", 0 0, L_0x7f7f7f4262d0;  1 drivers
v0x7f7f7f422a20_0 .net "RO", 0 0, L_0x7f7f7f4263a0;  1 drivers
v0x7f7f7f422af0_0 .net "SU", 0 0, L_0x7f7f7f426b10;  1 drivers
v0x7f7f7f422b80_0 .net "VAL_a", 7 0, v0x7f7f7f4166e0_0;  1 drivers
v0x7f7f7f422c90_0 .net "VAL_alu", 7 0, L_0x7f7f7f424a70;  1 drivers
v0x7f7f7f422d20_0 .net "VAL_b", 7 0, v0x7f7f7f41b5d0_0;  1 drivers
v0x7f7f7f422db0_0 .net "VAL_c", 3 0, v0x7f7f7f41c790_0;  1 drivers
v0x7f7f7f422e40_0 .net "VAL_i", 7 0, v0x7f7f7f41f590_0;  1 drivers
v0x7f7f7f422ed0_0 .net "VAL_mar", 3 0, v0x7f7f7f420260_0;  1 drivers
v0x7f7f7f422f60_0 .net "VAL_ram", 7 0, L_0x7f7f7f425a90;  1 drivers
v0x7f7f7f423030_0 .net "ZF", 0 0, v0x7f7f7f41aa00_0;  1 drivers
L_0x7f7f81063008 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7f7f7f423100_0 .net/2u *"_ivl_2", 3 0, L_0x7f7f81063008;  1 drivers
v0x7f7f7f423190_0 .net *"_ivl_5", 3 0, L_0x7f7f7f4236c0;  1 drivers
L_0x7f7f81063248 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7f7f7f422660_0 .net/2u *"_ivl_8", 3 0, L_0x7f7f81063248;  1 drivers
L_0x7f7f7f423540 .part v0x7f7f7f41f590_0, 4, 4;
L_0x7f7f7f4236c0 .part v0x7f7f7f41f590_0, 0, 4;
L_0x7f7f7f423760 .concat [ 4 4 0 0], L_0x7f7f7f4236c0, L_0x7f7f81063008;
L_0x7f7f7f425d80 .concat [ 4 4 0 0], v0x7f7f7f41c790_0, L_0x7f7f81063248;
S_0x7f7f7f406240 .scope module, "a_register" "register" 2 43, 3 1 0, S_0x7f7f7f4060c0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 8 "out";
v0x7f7f7f4064f0_0 .net "clock", 0 0, v0x7f7f7f41c040_0;  alias, 1 drivers
v0x7f7f7f4165a0_0 .net "enable", 0 0, L_0x7f7f7f426700;  alias, 1 drivers
v0x7f7f7f416640_0 .net8 "in", 7 0, RS_0x7f7f81032068;  alias, 6 drivers
v0x7f7f7f4166e0_0 .var "out", 7 0;
v0x7f7f7f416790_0 .net "reset", 0 0, v0x7f7f7f4220e0_0;  1 drivers
E_0x7f7f7f4064b0 .event posedge, v0x7f7f7f4064f0_0;
S_0x7f7f7f4168f0 .scope module, "a_register_tristate" "tri8" 2 51, 4 1 0, S_0x7f7f7f4060c0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "clock";
    .port_info 3 /OUTPUT 8 "out";
o0x7f7f810321e8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x7f7f7f416b10_0 name=_ivl_0
o0x7f7f81032218 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f7f7f416ba0_0 .net "clock", 0 0, o0x7f7f81032218;  0 drivers
v0x7f7f7f416c40_0 .net "enable", 0 0, L_0x7f7f7f4267f0;  alias, 1 drivers
v0x7f7f7f416cf0_0 .net "in", 7 0, v0x7f7f7f4166e0_0;  alias, 1 drivers
v0x7f7f7f416db0_0 .net8 "out", 7 0, RS_0x7f7f81032068;  alias, 6 drivers
L_0x7f7f7f4234a0 .functor MUXZ 8, o0x7f7f810321e8, v0x7f7f7f4166e0_0, L_0x7f7f7f4267f0, C4<>;
S_0x7f7f7f416ed0 .scope module, "alu" "alu" 2 98, 5 1 0, S_0x7f7f7f4060c0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "subtract";
    .port_info 3 /INPUT 1 "clock";
    .port_info 4 /INPUT 1 "reset";
    .port_info 5 /INPUT 1 "en_flag";
    .port_info 6 /OUTPUT 8 "out";
    .port_info 7 /OUTPUT 1 "zero";
    .port_info 8 /OUTPUT 1 "carry";
v0x7f7f7f41a2c0_0 .net "a", 7 0, v0x7f7f7f4166e0_0;  alias, 1 drivers
v0x7f7f7f41a370_0 .net "b", 7 0, v0x7f7f7f41b5d0_0;  alias, 1 drivers
v0x7f7f7f41a420_0 .net "b1", 7 0, L_0x7f7f7f424540;  1 drivers
v0x7f7f7f41a4f0_0 .net "c1", 0 0, L_0x7f7f7f424990;  1 drivers
v0x7f7f7f41a5a0_0 .var "carry", 0 0;
v0x7f7f7f41a670_0 .net "clock", 0 0, v0x7f7f7f41c040_0;  alias, 1 drivers
v0x7f7f7f41a700_0 .net "en_flag", 0 0, L_0x7f7f7f4270d0;  alias, 1 drivers
v0x7f7f7f41a790_0 .net "out", 7 0, L_0x7f7f7f424a70;  alias, 1 drivers
v0x7f7f7f41a840_0 .net "reset", 0 0, v0x7f7f7f4220e0_0;  alias, 1 drivers
v0x7f7f7f41a970_0 .net "subtract", 0 0, L_0x7f7f7f426b10;  alias, 1 drivers
v0x7f7f7f41aa00_0 .var "zero", 0 0;
L_0x7f7f7f4238c0 .part v0x7f7f7f41b5d0_0, 0, 1;
L_0x7f7f7f423ad0 .part v0x7f7f7f41b5d0_0, 1, 1;
L_0x7f7f7f423be0 .part v0x7f7f7f41b5d0_0, 2, 1;
L_0x7f7f7f423d90 .part v0x7f7f7f41b5d0_0, 3, 1;
L_0x7f7f7f423f20 .part v0x7f7f7f41b5d0_0, 4, 1;
L_0x7f7f7f424250 .part v0x7f7f7f41b5d0_0, 5, 1;
L_0x7f7f7f424370 .part v0x7f7f7f41b5d0_0, 6, 1;
LS_0x7f7f7f424540_0_0 .concat8 [ 1 1 1 1], L_0x7f7f7f4239e0, L_0x7f7f7f423b70, L_0x7f7f7f423ca0, L_0x7f7f7f423e30;
LS_0x7f7f7f424540_0_4 .concat8 [ 1 1 1 1], L_0x7f7f7f423960, L_0x7f7f7f423a50, L_0x7f7f7f424450, L_0x7f7f7f4248e0;
L_0x7f7f7f424540 .concat8 [ 4 4 0 0], LS_0x7f7f7f424540_0_0, LS_0x7f7f7f424540_0_4;
L_0x7f7f7f4247f0 .part v0x7f7f7f41b5d0_0, 7, 1;
S_0x7f7f7f4171c0 .scope module, "U1" "adder8" 5 25, 6 1 0, S_0x7f7f7f416ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "c0";
    .port_info 3 /OUTPUT 8 "out";
    .port_info 4 /OUTPUT 1 "c1";
L_0x7f7f81063098 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f7f7f417430_0 .net *"_ivl_10", 0 0, L_0x7f7f81063098;  1 drivers
v0x7f7f7f4174f0_0 .net *"_ivl_11", 8 0, L_0x7f7f7f424d50;  1 drivers
L_0x7f7f810630e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f7f7f4175a0_0 .net *"_ivl_14", 0 0, L_0x7f7f810630e0;  1 drivers
v0x7f7f7f417660_0 .net *"_ivl_15", 8 0, L_0x7f7f7f424e60;  1 drivers
v0x7f7f7f417710_0 .net *"_ivl_17", 8 0, L_0x7f7f7f424fa0;  1 drivers
L_0x7f7f81063128 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f7f7f417800_0 .net *"_ivl_20", 0 0, L_0x7f7f81063128;  1 drivers
v0x7f7f7f4178b0_0 .net *"_ivl_21", 8 0, L_0x7f7f7f425100;  1 drivers
L_0x7f7f81063170 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f7f7f417960_0 .net *"_ivl_24", 0 0, L_0x7f7f81063170;  1 drivers
v0x7f7f7f417a10_0 .net *"_ivl_25", 8 0, L_0x7f7f7f425220;  1 drivers
v0x7f7f7f417b20_0 .net *"_ivl_27", 8 0, L_0x7f7f7f4253b0;  1 drivers
L_0x7f7f81063050 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x7f7f7f417bd0_0 .net *"_ivl_3", 0 0, L_0x7f7f81063050;  1 drivers
L_0x7f7f810631b8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7f7f7f417c80_0 .net *"_ivl_30", 7 0, L_0x7f7f810631b8;  1 drivers
v0x7f7f7f417d30_0 .net *"_ivl_31", 8 0, L_0x7f7f7f425450;  1 drivers
v0x7f7f7f417de0_0 .net *"_ivl_33", 8 0, L_0x7f7f7f4255f0;  1 drivers
v0x7f7f7f417e90_0 .net *"_ivl_5", 0 0, L_0x7f7f7f424b90;  1 drivers
v0x7f7f7f417f30_0 .net *"_ivl_7", 8 0, L_0x7f7f7f424c70;  1 drivers
v0x7f7f7f417fe0_0 .net "a", 7 0, v0x7f7f7f4166e0_0;  alias, 1 drivers
v0x7f7f7f4181b0_0 .net "b", 7 0, L_0x7f7f7f424540;  alias, 1 drivers
v0x7f7f7f418240_0 .net "c0", 0 0, L_0x7f7f7f426b10;  alias, 1 drivers
v0x7f7f7f4182d0_0 .net "c1", 0 0, L_0x7f7f7f424990;  alias, 1 drivers
v0x7f7f7f418360_0 .net "out", 7 0, L_0x7f7f7f424a70;  alias, 1 drivers
L_0x7f7f7f424990 .part L_0x7f7f7f4255f0, 8, 1;
L_0x7f7f7f424a70 .part L_0x7f7f7f4255f0, 0, 8;
L_0x7f7f7f424b90 .cmp/eeq 1, L_0x7f7f7f426b10, L_0x7f7f81063050;
L_0x7f7f7f424c70 .concat [ 8 1 0 0], v0x7f7f7f4166e0_0, L_0x7f7f81063098;
L_0x7f7f7f424d50 .concat [ 8 1 0 0], L_0x7f7f7f424540, L_0x7f7f810630e0;
L_0x7f7f7f424e60 .arith/sum 9, L_0x7f7f7f424c70, L_0x7f7f7f424d50;
L_0x7f7f7f424fa0 .concat [ 8 1 0 0], v0x7f7f7f4166e0_0, L_0x7f7f81063128;
L_0x7f7f7f425100 .concat [ 8 1 0 0], L_0x7f7f7f424540, L_0x7f7f81063170;
L_0x7f7f7f425220 .arith/sum 9, L_0x7f7f7f424fa0, L_0x7f7f7f425100;
L_0x7f7f7f4253b0 .concat [ 1 8 0 0], L_0x7f7f7f426b10, L_0x7f7f810631b8;
L_0x7f7f7f425450 .arith/sum 9, L_0x7f7f7f425220, L_0x7f7f7f4253b0;
L_0x7f7f7f4255f0 .functor MUXZ 9, L_0x7f7f7f425450, L_0x7f7f7f424e60, L_0x7f7f7f424b90, C4<>;
S_0x7f7f7f418420 .scope generate, "genblk1[0]" "genblk1[0]" 5 20, 5 20 0, S_0x7f7f7f416ed0;
 .timescale 0 0;
P_0x7f7f7f4185e0 .param/l "i" 0 5 20, +C4<00>;
L_0x7f7f7f4239e0 .functor XOR 1, L_0x7f7f7f4238c0, L_0x7f7f7f426b10, C4<0>, C4<0>;
v0x7f7f7f418660_0 .net *"_ivl_0", 0 0, L_0x7f7f7f4238c0;  1 drivers
v0x7f7f7f4186f0_0 .net *"_ivl_1", 0 0, L_0x7f7f7f4239e0;  1 drivers
S_0x7f7f7f4187a0 .scope generate, "genblk1[1]" "genblk1[1]" 5 20, 5 20 0, S_0x7f7f7f416ed0;
 .timescale 0 0;
P_0x7f7f7f418990 .param/l "i" 0 5 20, +C4<01>;
L_0x7f7f7f423b70 .functor XOR 1, L_0x7f7f7f423ad0, L_0x7f7f7f426b10, C4<0>, C4<0>;
v0x7f7f7f418a20_0 .net *"_ivl_0", 0 0, L_0x7f7f7f423ad0;  1 drivers
v0x7f7f7f418ad0_0 .net *"_ivl_1", 0 0, L_0x7f7f7f423b70;  1 drivers
S_0x7f7f7f418b80 .scope generate, "genblk1[2]" "genblk1[2]" 5 20, 5 20 0, S_0x7f7f7f416ed0;
 .timescale 0 0;
P_0x7f7f7f418d50 .param/l "i" 0 5 20, +C4<010>;
L_0x7f7f7f423ca0 .functor XOR 1, L_0x7f7f7f423be0, L_0x7f7f7f426b10, C4<0>, C4<0>;
v0x7f7f7f418df0_0 .net *"_ivl_0", 0 0, L_0x7f7f7f423be0;  1 drivers
v0x7f7f7f418ea0_0 .net *"_ivl_1", 0 0, L_0x7f7f7f423ca0;  1 drivers
S_0x7f7f7f418f50 .scope generate, "genblk1[3]" "genblk1[3]" 5 20, 5 20 0, S_0x7f7f7f416ed0;
 .timescale 0 0;
P_0x7f7f7f419160 .param/l "i" 0 5 20, +C4<011>;
L_0x7f7f7f423e30 .functor XOR 1, L_0x7f7f7f423d90, L_0x7f7f7f426b10, C4<0>, C4<0>;
v0x7f7f7f419200_0 .net *"_ivl_0", 0 0, L_0x7f7f7f423d90;  1 drivers
v0x7f7f7f419290_0 .net *"_ivl_1", 0 0, L_0x7f7f7f423e30;  1 drivers
S_0x7f7f7f419340 .scope generate, "genblk1[4]" "genblk1[4]" 5 20, 5 20 0, S_0x7f7f7f416ed0;
 .timescale 0 0;
P_0x7f7f7f419510 .param/l "i" 0 5 20, +C4<0100>;
L_0x7f7f7f423960 .functor XOR 1, L_0x7f7f7f423f20, L_0x7f7f7f426b10, C4<0>, C4<0>;
v0x7f7f7f4195b0_0 .net *"_ivl_0", 0 0, L_0x7f7f7f423f20;  1 drivers
v0x7f7f7f419660_0 .net *"_ivl_1", 0 0, L_0x7f7f7f423960;  1 drivers
S_0x7f7f7f419710 .scope generate, "genblk1[5]" "genblk1[5]" 5 20, 5 20 0, S_0x7f7f7f416ed0;
 .timescale 0 0;
P_0x7f7f7f4198e0 .param/l "i" 0 5 20, +C4<0101>;
L_0x7f7f7f423a50 .functor XOR 1, L_0x7f7f7f424250, L_0x7f7f7f426b10, C4<0>, C4<0>;
v0x7f7f7f419980_0 .net *"_ivl_0", 0 0, L_0x7f7f7f424250;  1 drivers
v0x7f7f7f419a30_0 .net *"_ivl_1", 0 0, L_0x7f7f7f423a50;  1 drivers
S_0x7f7f7f419ae0 .scope generate, "genblk1[6]" "genblk1[6]" 5 20, 5 20 0, S_0x7f7f7f416ed0;
 .timescale 0 0;
P_0x7f7f7f419cb0 .param/l "i" 0 5 20, +C4<0110>;
L_0x7f7f7f424450 .functor XOR 1, L_0x7f7f7f424370, L_0x7f7f7f426b10, C4<0>, C4<0>;
v0x7f7f7f419d50_0 .net *"_ivl_0", 0 0, L_0x7f7f7f424370;  1 drivers
v0x7f7f7f419e00_0 .net *"_ivl_1", 0 0, L_0x7f7f7f424450;  1 drivers
S_0x7f7f7f419eb0 .scope generate, "genblk1[7]" "genblk1[7]" 5 20, 5 20 0, S_0x7f7f7f416ed0;
 .timescale 0 0;
P_0x7f7f7f419120 .param/l "i" 0 5 20, +C4<0111>;
L_0x7f7f7f4248e0 .functor XOR 1, L_0x7f7f7f4247f0, L_0x7f7f7f426b10, C4<0>, C4<0>;
v0x7f7f7f41a160_0 .net *"_ivl_0", 0 0, L_0x7f7f7f4247f0;  1 drivers
v0x7f7f7f41a210_0 .net *"_ivl_1", 0 0, L_0x7f7f7f4248e0;  1 drivers
S_0x7f7f7f41ab30 .scope module, "alu_tristate" "tri8" 2 110, 4 1 0, S_0x7f7f7f4060c0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "clock";
    .port_info 3 /OUTPUT 8 "out";
o0x7f7f81032d58 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x7f7f7f41ad20_0 name=_ivl_0
o0x7f7f81032d88 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f7f7f41ade0_0 .net "clock", 0 0, o0x7f7f81032d88;  0 drivers
v0x7f7f7f41ae80_0 .net "enable", 0 0, L_0x7f7f7f426a10;  alias, 1 drivers
v0x7f7f7f41af30_0 .net "in", 7 0, L_0x7f7f7f424a70;  alias, 1 drivers
v0x7f7f7f41b010_0 .net8 "out", 7 0, RS_0x7f7f81032068;  alias, 6 drivers
L_0x7f7f7f425710 .functor MUXZ 8, o0x7f7f81032d58, L_0x7f7f7f424a70, L_0x7f7f7f426a10, C4<>;
S_0x7f7f7f41b130 .scope module, "b_register" "register" 2 60, 3 1 0, S_0x7f7f7f4060c0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 8 "out";
v0x7f7f7f41b3e0_0 .net "clock", 0 0, v0x7f7f7f41c040_0;  alias, 1 drivers
v0x7f7f7f41b4b0_0 .net "enable", 0 0, L_0x7f7f7f426bb0;  alias, 1 drivers
v0x7f7f7f41b540_0 .net8 "in", 7 0, RS_0x7f7f81032068;  alias, 6 drivers
v0x7f7f7f41b5d0_0 .var "out", 7 0;
v0x7f7f7f41b680_0 .net "reset", 0 0, v0x7f7f7f4220e0_0;  alias, 1 drivers
S_0x7f7f7f41b7d0 .scope module, "b_register_tristate" "tri8" 2 68, 4 1 0, S_0x7f7f7f4060c0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "clock";
    .port_info 3 /OUTPUT 8 "out";
o0x7f7f81032fc8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
L_0x7f7f7f426e00 .functor BUFT 8, o0x7f7f81032fc8, C4<00000000>, C4<00000000>, C4<00000000>;
; Elide local net with no drivers, v0x7f7f7f41b9f0_0 name=_ivl_0
o0x7f7f81032ff8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f7f7f41bab0_0 .net "clock", 0 0, o0x7f7f81032ff8;  0 drivers
v0x7f7f7f41bb50_0 .net "enable", 0 0, L_0x7f7f81063290;  alias, 1 drivers
v0x7f7f7f41bbe0_0 .net "in", 7 0, v0x7f7f7f41b5d0_0;  alias, 1 drivers
v0x7f7f7f41bcb0_0 .net8 "out", 7 0, RS_0x7f7f81032068;  alias, 6 drivers
S_0x7f7f7f41be30 .scope module, "clock" "clock" 2 34, 7 1 0, S_0x7f7f7f4060c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "halt";
    .port_info 1 /OUTPUT 1 "clock";
    .port_info 2 /OUTPUT 1 "clock_inv";
L_0x7f7f7f4226f0 .functor NOT 1, v0x7f7f7f41c040_0, C4<0>, C4<0>, C4<0>;
v0x7f7f7f41c040_0 .var "clock", 0 0;
v0x7f7f7f41c0d0_0 .net "clock_inv", 0 0, L_0x7f7f7f4226f0;  alias, 1 drivers
v0x7f7f7f41c160_0 .net "halt", 0 0, L_0x7f7f7f426150;  alias, 1 drivers
S_0x7f7f7f41c240 .scope module, "counter" "counter" 2 147, 8 1 0, S_0x7f7f7f4060c0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "jump";
    .port_info 4 /INPUT 1 "enable";
    .port_info 5 /OUTPUT 4 "out";
v0x7f7f7f41c4c0_0 .net "clock", 0 0, v0x7f7f7f41c040_0;  alias, 1 drivers
v0x7f7f7f41c5e0_0 .net "enable", 0 0, L_0x7f7f7f426d60;  alias, 1 drivers
v0x7f7f7f41c670_0 .net8 "in", 7 0, RS_0x7f7f81032068;  alias, 6 drivers
v0x7f7f7f41c700_0 .net "jump", 0 0, L_0x7f7f7f426fa0;  alias, 1 drivers
v0x7f7f7f41c790_0 .var "out", 3 0;
v0x7f7f7f41c860_0 .net "reset", 0 0, v0x7f7f7f4220e0_0;  alias, 1 drivers
S_0x7f7f7f41c980 .scope module, "counter_tristate" "tri8" 2 156, 4 1 0, S_0x7f7f7f4060c0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "clock";
    .port_info 3 /OUTPUT 8 "out";
o0x7f7f810333b8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x7f7f7f41cc20_0 name=_ivl_0
o0x7f7f810333e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f7f7f41ccb0_0 .net "clock", 0 0, o0x7f7f810333e8;  0 drivers
v0x7f7f7f41cd50_0 .net "enable", 0 0, L_0x7f7f7f426e80;  alias, 1 drivers
v0x7f7f7f41cde0_0 .net "in", 7 0, L_0x7f7f7f425d80;  1 drivers
v0x7f7f7f41ce70_0 .net8 "out", 7 0, RS_0x7f7f81032068;  alias, 6 drivers
L_0x7f7f7f425c60 .functor MUXZ 8, o0x7f7f810333b8, L_0x7f7f7f425d80, L_0x7f7f7f426e80, C4<>;
S_0x7f7f7f41cf90 .scope module, "cpu" "cpu" 2 171, 9 1 0, S_0x7f7f7f4060c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "ZF";
    .port_info 3 /INPUT 1 "CF";
    .port_info 4 /OUTPUT 1 "HLT";
    .port_info 5 /OUTPUT 1 "MI";
    .port_info 6 /OUTPUT 1 "RI";
    .port_info 7 /OUTPUT 1 "RO";
    .port_info 8 /OUTPUT 1 "IO";
    .port_info 9 /OUTPUT 1 "II";
    .port_info 10 /OUTPUT 1 "AI";
    .port_info 11 /OUTPUT 1 "AO";
    .port_info 12 /OUTPUT 1 "EO";
    .port_info 13 /OUTPUT 1 "SU";
    .port_info 14 /OUTPUT 1 "BI";
    .port_info 15 /OUTPUT 1 "BO";
    .port_info 16 /OUTPUT 1 "OI";
    .port_info 17 /OUTPUT 1 "CE";
    .port_info 18 /OUTPUT 1 "CO";
    .port_info 19 /OUTPUT 1 "J";
    .port_info 20 /OUTPUT 1 "FI";
    .port_info 21 /OUTPUT 8 "BRUH";
o0x7f7f810339e8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x7f7f7f4260a0 .functor OR 1, L_0x7f7f7f425f80, o0x7f7f810339e8, C4<0>, C4<0>;
v0x7f7f7f41dba0_0 .net "AI", 0 0, L_0x7f7f7f426700;  alias, 1 drivers
v0x7f7f7f41dc50_0 .net "AO", 0 0, L_0x7f7f7f4267f0;  alias, 1 drivers
v0x7f7f7f41dce0_0 .net "BI", 0 0, L_0x7f7f7f426bb0;  alias, 1 drivers
v0x7f7f7f41dd90_0 .net "BO", 0 0, L_0x7f7f81063290;  alias, 1 drivers
o0x7f7f81033748 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7f7f7f41de40_0 .net "BRUH", 7 0, o0x7f7f81033748;  0 drivers
v0x7f7f7f41df10_0 .net "CE", 0 0, L_0x7f7f7f426d60;  alias, 1 drivers
v0x7f7f7f41dfa0_0 .net "CF", 0 0, v0x7f7f7f41a5a0_0;  alias, 1 drivers
v0x7f7f7f41e050_0 .net "CO", 0 0, L_0x7f7f7f426e80;  alias, 1 drivers
v0x7f7f7f41e100_0 .net "EO", 0 0, L_0x7f7f7f426a10;  alias, 1 drivers
v0x7f7f7f41e230_0 .net "FI", 0 0, L_0x7f7f7f4270d0;  alias, 1 drivers
v0x7f7f7f41e2c0_0 .net "HLT", 0 0, L_0x7f7f7f426150;  alias, 1 drivers
v0x7f7f7f41e350_0 .net "II", 0 0, L_0x7f7f7f426660;  alias, 1 drivers
v0x7f7f7f41e3e0_0 .net "IO", 0 0, L_0x7f7f7f426540;  alias, 1 drivers
v0x7f7f7f41e470_0 .net "J", 0 0, L_0x7f7f7f426fa0;  alias, 1 drivers
v0x7f7f7f41e520_0 .net "MI", 0 0, L_0x7f7f7f4261f0;  alias, 1 drivers
v0x7f7f7f41e5b0_0 .net "OI", 0 0, L_0x7f7f7f426cc0;  alias, 1 drivers
v0x7f7f7f41e640_0 .net "RI", 0 0, L_0x7f7f7f4262d0;  alias, 1 drivers
v0x7f7f7f41e7d0_0 .net "RO", 0 0, L_0x7f7f7f4263a0;  alias, 1 drivers
v0x7f7f7f41e860_0 .net "SU", 0 0, L_0x7f7f7f426b10;  alias, 1 drivers
v0x7f7f7f41e930_0 .net "ZF", 0 0, v0x7f7f7f41aa00_0;  alias, 1 drivers
v0x7f7f7f41e9c0_0 .net *"_ivl_2", 31 0, L_0x7f7f7f425e60;  1 drivers
v0x7f7f7f41ea50_0 .net *"_ivl_32", 15 0, v0x7f7f7f41ee60_0;  1 drivers
L_0x7f7f810632d8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f7f7f41eae0_0 .net *"_ivl_5", 27 0, L_0x7f7f810632d8;  1 drivers
L_0x7f7f81063320 .functor BUFT 1, C4<00000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v0x7f7f7f41eb70_0 .net/2u *"_ivl_6", 31 0, L_0x7f7f81063320;  1 drivers
v0x7f7f7f41ec00_0 .net *"_ivl_8", 0 0, L_0x7f7f7f425f80;  1 drivers
v0x7f7f7f41ec90_0 .net "clock", 0 0, L_0x7f7f7f4226f0;  alias, 1 drivers
v0x7f7f7f41ed20_0 .net "count_cpu", 3 0, v0x7f7f7f41d980_0;  1 drivers
v0x7f7f7f41edc0_0 .net "in", 3 0, L_0x7f7f7f423540;  alias, 1 drivers
v0x7f7f7f41ee60_0 .var "out", 15 0;
v0x7f7f7f41ef10_0 .net "reset", 0 0, o0x7f7f810339e8;  0 drivers
L_0x7f7f7f425e60 .concat [ 4 28 0 0], v0x7f7f7f41d980_0, L_0x7f7f810632d8;
L_0x7f7f7f425f80 .cmp/eeq 32, L_0x7f7f7f425e60, L_0x7f7f81063320;
L_0x7f7f7f426150 .part v0x7f7f7f41ee60_0, 15, 1;
L_0x7f7f7f4261f0 .part v0x7f7f7f41ee60_0, 14, 1;
L_0x7f7f7f4262d0 .part v0x7f7f7f41ee60_0, 13, 1;
L_0x7f7f7f4263a0 .part v0x7f7f7f41ee60_0, 12, 1;
L_0x7f7f7f426540 .part v0x7f7f7f41ee60_0, 11, 1;
L_0x7f7f7f426660 .part v0x7f7f7f41ee60_0, 10, 1;
L_0x7f7f7f426700 .part v0x7f7f7f41ee60_0, 9, 1;
L_0x7f7f7f4267f0 .part v0x7f7f7f41ee60_0, 8, 1;
L_0x7f7f7f426a10 .part v0x7f7f7f41ee60_0, 7, 1;
L_0x7f7f7f426b10 .part v0x7f7f7f41ee60_0, 6, 1;
L_0x7f7f7f426bb0 .part v0x7f7f7f41ee60_0, 5, 1;
L_0x7f7f7f426cc0 .part v0x7f7f7f41ee60_0, 4, 1;
L_0x7f7f7f426d60 .part v0x7f7f7f41ee60_0, 3, 1;
L_0x7f7f7f426e80 .part v0x7f7f7f41ee60_0, 2, 1;
L_0x7f7f7f426fa0 .part v0x7f7f7f41ee60_0, 1, 1;
L_0x7f7f7f4270d0 .part v0x7f7f7f41ee60_0, 0, 1;
S_0x7f7f7f41d410 .scope module, "counter" "counter" 9 30, 8 1 0, S_0x7f7f7f41cf90;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "jump";
    .port_info 4 /INPUT 1 "enable";
    .port_info 5 /OUTPUT 4 "out";
v0x7f7f7f41d6f0_0 .net "clock", 0 0, L_0x7f7f7f4226f0;  alias, 1 drivers
L_0x7f7f81063368 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7f7f7f41d790_0 .net "enable", 0 0, L_0x7f7f81063368;  1 drivers
o0x7f7f81033568 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7f7f7f41d820_0 .net "in", 7 0, o0x7f7f81033568;  0 drivers
o0x7f7f81033598 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f7f7f41d8e0_0 .net "jump", 0 0, o0x7f7f81033598;  0 drivers
v0x7f7f7f41d980_0 .var "out", 3 0;
v0x7f7f7f41da70_0 .net "reset", 0 0, L_0x7f7f7f4260a0;  1 drivers
E_0x7f7f7f41d6a0 .event posedge, v0x7f7f7f41c0d0_0;
S_0x7f7f7f41f1c0 .scope module, "i_register" "register" 2 79, 3 1 0, S_0x7f7f7f4060c0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 8 "out";
v0x7f7f7f41f430_0 .net "clock", 0 0, v0x7f7f7f41c040_0;  alias, 1 drivers
v0x7f7f7f41f4d0_0 .net "enable", 0 0, L_0x7f7f7f426660;  alias, 1 drivers
v0x7f7f7f41d170_0 .net8 "in", 7 0, RS_0x7f7f81032068;  alias, 6 drivers
v0x7f7f7f41f590_0 .var "out", 7 0;
v0x7f7f7f41f620_0 .net "reset", 0 0, v0x7f7f7f4220e0_0;  alias, 1 drivers
S_0x7f7f7f41f7d0 .scope module, "i_register_tristate" "tri8" 2 87, 4 1 0, S_0x7f7f7f4060c0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "clock";
    .port_info 3 /OUTPUT 8 "out";
o0x7f7f81033f58 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x7f7f7f41f9f0_0 name=_ivl_0
o0x7f7f81033f88 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f7f7f41fa90_0 .net "clock", 0 0, o0x7f7f81033f88;  0 drivers
v0x7f7f7f41fb30_0 .net "enable", 0 0, L_0x7f7f7f426540;  alias, 1 drivers
v0x7f7f7f41fbe0_0 .net "in", 7 0, L_0x7f7f7f423760;  1 drivers
v0x7f7f7f41fc70_0 .net8 "out", 7 0, RS_0x7f7f81032068;  alias, 6 drivers
L_0x7f7f7f423620 .functor MUXZ 8, o0x7f7f81033f58, L_0x7f7f7f423760, L_0x7f7f7f426540, C4<>;
S_0x7f7f7f41fe80 .scope module, "mar" "mar" 2 120, 10 1 0, S_0x7f7f7f4060c0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 4 "out";
v0x7f7f7f420070_0 .net "clock", 0 0, v0x7f7f7f41c040_0;  alias, 1 drivers
v0x7f7f7f420110_0 .net "enable", 0 0, L_0x7f7f7f4261f0;  alias, 1 drivers
v0x7f7f7f4201b0_0 .net8 "in", 7 0, RS_0x7f7f81032068;  alias, 6 drivers
v0x7f7f7f420260_0 .var "out", 3 0;
v0x7f7f7f4202f0_0 .net "reset", 0 0, v0x7f7f7f4220e0_0;  alias, 1 drivers
S_0x7f7f7f420440 .scope module, "printer" "printer" 2 163, 11 1 0, S_0x7f7f7f4060c0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
v0x7f7f7f420660_0 .net "clock", 0 0, v0x7f7f7f41c040_0;  alias, 1 drivers
v0x7f7f7f420700_0 .net "enable", 0 0, L_0x7f7f7f426cc0;  alias, 1 drivers
v0x7f7f7f4207a0_0 .net8 "in", 7 0, RS_0x7f7f81032068;  alias, 6 drivers
v0x7f7f7f420850_0 .net "reset", 0 0, v0x7f7f7f4220e0_0;  alias, 1 drivers
v0x7f7f7f4208e0_0 .var "val", 7 0;
S_0x7f7f7f4209e0 .scope module, "ram" "ram" 2 128, 12 1 0, S_0x7f7f7f4060c0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 4 "address";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 8 "out";
L_0x7f7f7f425a90 .functor BUFZ 8, L_0x7f7f7f41fd40, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7f7f7f420c50_0 .net *"_ivl_0", 7 0, L_0x7f7f7f41fd40;  1 drivers
v0x7f7f7f420d10_0 .net *"_ivl_2", 5 0, L_0x7f7f7f4259b0;  1 drivers
L_0x7f7f81063200 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f7f7f420db0_0 .net *"_ivl_5", 1 0, L_0x7f7f81063200;  1 drivers
v0x7f7f7f420e60_0 .net "address", 3 0, v0x7f7f7f420260_0;  alias, 1 drivers
v0x7f7f7f420f20_0 .net "clock", 0 0, v0x7f7f7f41c040_0;  alias, 1 drivers
v0x7f7f7f4210f0_0 .net "enable", 0 0, L_0x7f7f7f4262d0;  alias, 1 drivers
v0x7f7f7f421180_0 .net8 "in", 7 0, RS_0x7f7f81032068;  alias, 6 drivers
v0x7f7f7f421210 .array "mem", 15 0, 7 0;
v0x7f7f7f4212a0_0 .net "out", 7 0, L_0x7f7f7f425a90;  alias, 1 drivers
L_0x7f7f7f41fd40 .array/port v0x7f7f7f421210, L_0x7f7f7f4259b0;
L_0x7f7f7f4259b0 .concat [ 4 2 0 0], v0x7f7f7f420260_0, L_0x7f7f81063200;
S_0x7f7f7f4213d0 .scope module, "ram_tristate" "tri8" 2 138, 4 1 0, S_0x7f7f7f4060c0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "clock";
    .port_info 3 /OUTPUT 8 "out";
o0x7f7f81034468 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x7f7f7f4215f0_0 name=_ivl_0
o0x7f7f81034498 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f7f7f421690_0 .net "clock", 0 0, o0x7f7f81034498;  0 drivers
v0x7f7f7f421730_0 .net "enable", 0 0, L_0x7f7f7f4263a0;  alias, 1 drivers
v0x7f7f7f4217e0_0 .net "in", 7 0, L_0x7f7f7f425a90;  alias, 1 drivers
v0x7f7f7f421890_0 .net8 "out", 7 0, RS_0x7f7f81032068;  alias, 6 drivers
L_0x7f7f7f425b40 .functor MUXZ 8, o0x7f7f81034468, L_0x7f7f7f425a90, L_0x7f7f7f4263a0, C4<>;
    .scope S_0x7f7f7f41be30;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f7f7f41c040_0, 0;
    %end;
    .thread T_0;
    .scope S_0x7f7f7f41be30;
T_1 ;
    %delay 1, 0;
    %load/vec4 v0x7f7f7f41c040_0;
    %inv;
    %load/vec4 v0x7f7f7f41c160_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
    %store/vec4 v0x7f7f7f41c040_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7f7f7f406240;
T_2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f7f7f4166e0_0, 0;
    %end;
    .thread T_2;
    .scope S_0x7f7f7f406240;
T_3 ;
    %wait E_0x7f7f7f4064b0;
    %load/vec4 v0x7f7f7f416790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f7f7f4166e0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7f7f7f4165a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x7f7f7f416640_0;
    %assign/vec4 v0x7f7f7f4166e0_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7f7f7f41b130;
T_4 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f7f7f41b5d0_0, 0;
    %end;
    .thread T_4;
    .scope S_0x7f7f7f41b130;
T_5 ;
    %wait E_0x7f7f7f4064b0;
    %load/vec4 v0x7f7f7f41b680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f7f7f41b5d0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7f7f7f41b4b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x7f7f7f41b540_0;
    %assign/vec4 v0x7f7f7f41b5d0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7f7f7f41f1c0;
T_6 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f7f7f41f590_0, 0;
    %end;
    .thread T_6;
    .scope S_0x7f7f7f41f1c0;
T_7 ;
    %wait E_0x7f7f7f4064b0;
    %load/vec4 v0x7f7f7f41f620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f7f7f41f590_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7f7f7f41f4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x7f7f7f41d170_0;
    %assign/vec4 v0x7f7f7f41f590_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7f7f7f416ed0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f7f7f41aa00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f7f7f41a5a0_0, 0;
    %end;
    .thread T_8;
    .scope S_0x7f7f7f416ed0;
T_9 ;
    %wait E_0x7f7f7f4064b0;
    %load/vec4 v0x7f7f7f41a840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f7f7f41aa00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f7f7f41a5a0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x7f7f7f41a700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x7f7f7f41a4f0_0;
    %assign/vec4 v0x7f7f7f41a5a0_0, 0;
    %load/vec4 v0x7f7f7f41a790_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %assign/vec4 v0x7f7f7f41aa00_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7f7f7f41fe80;
T_10 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f7f7f420260_0, 0;
    %end;
    .thread T_10;
    .scope S_0x7f7f7f41fe80;
T_11 ;
    %wait E_0x7f7f7f4064b0;
    %load/vec4 v0x7f7f7f4202f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f7f7f420260_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x7f7f7f420110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x7f7f7f4201b0_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0x7f7f7f420260_0, 0;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7f7f7f4209e0;
T_12 ;
    %wait E_0x7f7f7f4064b0;
    %load/vec4 v0x7f7f7f4210f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x7f7f7f421180_0;
    %load/vec4 v0x7f7f7f420e60_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f7f7f421210, 0, 4;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7f7f7f41c240;
T_13 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f7f7f41c790_0, 0;
    %end;
    .thread T_13;
    .scope S_0x7f7f7f41c240;
T_14 ;
    %wait E_0x7f7f7f4064b0;
    %load/vec4 v0x7f7f7f41c860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f7f7f41c790_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x7f7f7f41c700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x7f7f7f41c670_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0x7f7f7f41c790_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x7f7f7f41c5e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x7f7f7f41c790_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7f7f7f41c790_0, 0;
T_14.4 ;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x7f7f7f420440;
T_15 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f7f7f4208e0_0, 0;
    %end;
    .thread T_15;
    .scope S_0x7f7f7f420440;
T_16 ;
    %wait E_0x7f7f7f4064b0;
    %load/vec4 v0x7f7f7f420850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f7f7f4208e0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x7f7f7f420700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x7f7f7f4207a0_0;
    %assign/vec4 v0x7f7f7f4208e0_0, 0;
T_16.2 ;
T_16.1 ;
    %vpi_call 11 17 "$monitor", "%d", v0x7f7f7f4208e0_0 {0 0 0};
    %jmp T_16;
    .thread T_16;
    .scope S_0x7f7f7f41d410;
T_17 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f7f7f41d980_0, 0;
    %end;
    .thread T_17;
    .scope S_0x7f7f7f41d410;
T_18 ;
    %wait E_0x7f7f7f41d6a0;
    %load/vec4 v0x7f7f7f41da70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f7f7f41d980_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x7f7f7f41d8e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x7f7f7f41d820_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0x7f7f7f41d980_0, 0;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0x7f7f7f41d790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v0x7f7f7f41d980_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7f7f7f41d980_0, 0;
T_18.4 ;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x7f7f7f41cf90;
T_19 ;
    %wait E_0x7f7f7f41d6a0;
    %load/vec4 v0x7f7f7f41edc0_0;
    %load/vec4 v0x7f7f7f41ed20_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 8;
    %cmp/u;
    %jmp/1 T_19.4, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 8;
    %cmp/u;
    %jmp/1 T_19.5, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_19.6, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_19.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_19.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 8;
    %cmp/u;
    %jmp/1 T_19.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 8;
    %cmp/u;
    %jmp/1 T_19.10, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 8;
    %cmp/u;
    %jmp/1 T_19.11, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 8;
    %cmp/u;
    %jmp/1 T_19.12, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_19.13, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_19.14, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_19.15, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 8;
    %cmp/u;
    %jmp/1 T_19.16, 6;
    %dup/vec4;
    %pushi/vec4 65, 0, 8;
    %cmp/u;
    %jmp/1 T_19.17, 6;
    %dup/vec4;
    %pushi/vec4 66, 0, 8;
    %cmp/u;
    %jmp/1 T_19.18, 6;
    %dup/vec4;
    %pushi/vec4 67, 0, 8;
    %cmp/u;
    %jmp/1 T_19.19, 6;
    %dup/vec4;
    %pushi/vec4 80, 0, 8;
    %cmp/u;
    %jmp/1 T_19.20, 6;
    %dup/vec4;
    %pushi/vec4 81, 0, 8;
    %cmp/u;
    %jmp/1 T_19.21, 6;
    %dup/vec4;
    %pushi/vec4 82, 0, 8;
    %cmp/u;
    %jmp/1 T_19.22, 6;
    %dup/vec4;
    %pushi/vec4 96, 0, 8;
    %cmp/u;
    %jmp/1 T_19.23, 6;
    %dup/vec4;
    %pushi/vec4 97, 0, 8;
    %cmp/u;
    %jmp/1 T_19.24, 6;
    %dup/vec4;
    %pushi/vec4 98, 0, 8;
    %cmp/u;
    %jmp/1 T_19.25, 6;
    %dup/vec4;
    %pushi/vec4 224, 0, 8;
    %cmp/u;
    %jmp/1 T_19.26, 6;
    %dup/vec4;
    %pushi/vec4 225, 0, 8;
    %cmp/u;
    %jmp/1 T_19.27, 6;
    %dup/vec4;
    %pushi/vec4 226, 0, 8;
    %cmp/u;
    %jmp/1 T_19.28, 6;
    %dup/vec4;
    %pushi/vec4 240, 0, 8;
    %cmp/u;
    %jmp/1 T_19.29, 6;
    %dup/vec4;
    %pushi/vec4 241, 0, 8;
    %cmp/u;
    %jmp/1 T_19.30, 6;
    %dup/vec4;
    %pushi/vec4 242, 0, 8;
    %cmp/u;
    %jmp/1 T_19.31, 6;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7f7f7f41ee60_0, 0;
    %jmp T_19.33;
T_19.0 ;
    %pushi/vec4 16388, 0, 16;
    %assign/vec4 v0x7f7f7f41ee60_0, 0;
    %jmp T_19.33;
T_19.1 ;
    %pushi/vec4 5128, 0, 16;
    %assign/vec4 v0x7f7f7f41ee60_0, 0;
    %jmp T_19.33;
T_19.2 ;
    %pushi/vec4 16388, 0, 16;
    %assign/vec4 v0x7f7f7f41ee60_0, 0;
    %jmp T_19.33;
T_19.3 ;
    %pushi/vec4 5128, 0, 16;
    %assign/vec4 v0x7f7f7f41ee60_0, 0;
    %jmp T_19.33;
T_19.4 ;
    %pushi/vec4 18432, 0, 16;
    %assign/vec4 v0x7f7f7f41ee60_0, 0;
    %jmp T_19.33;
T_19.5 ;
    %pushi/vec4 4608, 0, 16;
    %assign/vec4 v0x7f7f7f41ee60_0, 0;
    %jmp T_19.33;
T_19.6 ;
    %pushi/vec4 16388, 0, 16;
    %assign/vec4 v0x7f7f7f41ee60_0, 0;
    %jmp T_19.33;
T_19.7 ;
    %pushi/vec4 5128, 0, 16;
    %assign/vec4 v0x7f7f7f41ee60_0, 0;
    %jmp T_19.33;
T_19.8 ;
    %pushi/vec4 18432, 0, 16;
    %assign/vec4 v0x7f7f7f41ee60_0, 0;
    %jmp T_19.33;
T_19.9 ;
    %pushi/vec4 4128, 0, 16;
    %assign/vec4 v0x7f7f7f41ee60_0, 0;
    %jmp T_19.33;
T_19.10 ;
    %pushi/vec4 640, 0, 16;
    %assign/vec4 v0x7f7f7f41ee60_0, 0;
    %jmp T_19.33;
T_19.11 ;
    %pushi/vec4 16388, 0, 16;
    %assign/vec4 v0x7f7f7f41ee60_0, 0;
    %jmp T_19.33;
T_19.12 ;
    %pushi/vec4 5128, 0, 16;
    %assign/vec4 v0x7f7f7f41ee60_0, 0;
    %jmp T_19.33;
T_19.13 ;
    %pushi/vec4 18432, 0, 16;
    %assign/vec4 v0x7f7f7f41ee60_0, 0;
    %jmp T_19.33;
T_19.14 ;
    %pushi/vec4 4128, 0, 16;
    %assign/vec4 v0x7f7f7f41ee60_0, 0;
    %jmp T_19.33;
T_19.15 ;
    %pushi/vec4 704, 0, 16;
    %assign/vec4 v0x7f7f7f41ee60_0, 0;
    %jmp T_19.33;
T_19.16 ;
    %pushi/vec4 16388, 0, 16;
    %assign/vec4 v0x7f7f7f41ee60_0, 0;
    %jmp T_19.33;
T_19.17 ;
    %pushi/vec4 5128, 0, 16;
    %assign/vec4 v0x7f7f7f41ee60_0, 0;
    %jmp T_19.33;
T_19.18 ;
    %pushi/vec4 18432, 0, 16;
    %assign/vec4 v0x7f7f7f41ee60_0, 0;
    %jmp T_19.33;
T_19.19 ;
    %pushi/vec4 8448, 0, 16;
    %assign/vec4 v0x7f7f7f41ee60_0, 0;
    %jmp T_19.33;
T_19.20 ;
    %pushi/vec4 16388, 0, 16;
    %assign/vec4 v0x7f7f7f41ee60_0, 0;
    %jmp T_19.33;
T_19.21 ;
    %pushi/vec4 5128, 0, 16;
    %assign/vec4 v0x7f7f7f41ee60_0, 0;
    %jmp T_19.33;
T_19.22 ;
    %pushi/vec4 2560, 0, 16;
    %assign/vec4 v0x7f7f7f41ee60_0, 0;
    %jmp T_19.33;
T_19.23 ;
    %pushi/vec4 16388, 0, 16;
    %assign/vec4 v0x7f7f7f41ee60_0, 0;
    %jmp T_19.33;
T_19.24 ;
    %pushi/vec4 5128, 0, 16;
    %assign/vec4 v0x7f7f7f41ee60_0, 0;
    %jmp T_19.33;
T_19.25 ;
    %pushi/vec4 2050, 0, 16;
    %assign/vec4 v0x7f7f7f41ee60_0, 0;
    %jmp T_19.33;
T_19.26 ;
    %pushi/vec4 16388, 0, 16;
    %assign/vec4 v0x7f7f7f41ee60_0, 0;
    %jmp T_19.33;
T_19.27 ;
    %pushi/vec4 5128, 0, 16;
    %assign/vec4 v0x7f7f7f41ee60_0, 0;
    %jmp T_19.33;
T_19.28 ;
    %pushi/vec4 272, 0, 16;
    %assign/vec4 v0x7f7f7f41ee60_0, 0;
    %jmp T_19.33;
T_19.29 ;
    %pushi/vec4 16388, 0, 16;
    %assign/vec4 v0x7f7f7f41ee60_0, 0;
    %jmp T_19.33;
T_19.30 ;
    %pushi/vec4 5128, 0, 16;
    %assign/vec4 v0x7f7f7f41ee60_0, 0;
    %jmp T_19.33;
T_19.31 ;
    %pushi/vec4 32768, 0, 16;
    %assign/vec4 v0x7f7f7f41ee60_0, 0;
    %jmp T_19.33;
T_19.33 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19;
    .scope S_0x7f7f7f4060c0;
T_20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7f7f4220e0_0, 0, 1;
    %end;
    .thread T_20;
    .scope S_0x7f7f7f4060c0;
T_21 ;
    %delay 1248, 0;
    %vpi_call 2 24 "$finish" {0 0 0};
    %end;
    .thread T_21;
    .scope S_0x7f7f7f4060c0;
T_22 ;
    %vpi_call 2 26 "$dumpfile", "waves/computer.vcd" {0 0 0};
    %vpi_call 2 27 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7f7f7f4060c0 {0 0 0};
    %end;
    .thread T_22;
    .scope S_0x7f7f7f4060c0;
T_23 ;
    %vpi_call 2 136 "$readmemh", "program.mem", v0x7f7f7f421210 {0 0 0};
    %end;
    .thread T_23;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "computer.v";
    "register.v";
    "tri8.v";
    "alu.v";
    "adder8.v";
    "clock.v";
    "counter.v";
    "cpu.v";
    "mar.v";
    "printer.v";
    "ram.v";
