// Seed: 253899552
module module_0 ();
  wire id_1;
  wire id_2;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input  tri  id_0,
    output wand id_1
);
  assign id_1 = -1;
  wand id_3, id_4;
  module_0 modCall_1 ();
  id_5(
      id_4, 1, 1, id_0, 1, !id_3, -1 ^ -1
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  output wire id_17;
  inout wire id_16;
  inout wire id_15;
  inout wire id_14;
  output wire id_13;
  input wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_15 = -1;
  uwire id_18;
  assign id_16 = id_7;
  id_19(
      1 == -1'h0, {id_18, 1, id_6, 1, {id_13}, id_5, -1}
  );
  wire id_20, id_21;
  module_0 modCall_1 ();
  wire id_22 = id_21;
endmodule
