Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Jun  7 14:54:22 2024
| Host         : Asus-CrHome running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Nexys4_timing_summary_routed.rpt -pb Nexys4_timing_summary_routed.pb -rpx Nexys4_timing_summary_routed.rpx -warn_on_violation
| Design       : Nexys4
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert   1           
TIMING-18  Warning   Missing input or output delay  53          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (18)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.348        0.000                      0                  199        0.167        0.000                      0                  199        4.500        0.000                       0                    90  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.348        0.000                      0                  152        0.167        0.000                      0                  152        4.500        0.000                       0                    90  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.272        0.000                      0                   47        0.837        0.000                      0                   47  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.348ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.348ns  (required time - arrival time)
  Source:                 UCC/intensitate_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UCC/delay_counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.692ns  (logic 2.812ns (49.401%)  route 2.880ns (50.599%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.711     5.314    UCC/clk_IBUF_BUFG
    SLICE_X4Y79          FDCE                                         r  UCC/intensitate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDCE (Prop_fdce_C_Q)         0.456     5.770 r  UCC/intensitate_reg[2]/Q
                         net (fo=27, routed)          1.504     7.274    UCC/intensitate_reg_n_0_[2]
    SLICE_X3Y82          LUT4 (Prop_lut4_I1_O)        0.124     7.398 r  UCC/delay_counter1_carry__2_i_5/O
                         net (fo=1, routed)           0.000     7.398    UCC/delay_counter1_carry__2_i_5_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.948 r  UCC/delay_counter1_carry__2/CO[3]
                         net (fo=37, routed)          1.376     9.324    UCC/delay_counter1
    SLICE_X2Y77          LUT2 (Prop_lut2_I0_O)        0.124     9.448 r  UCC/delay_counter[0]_i_4/O
                         net (fo=1, routed)           0.000     9.448    UCC/delay_counter[0]_i_4_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.981 r  UCC/delay_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.981    UCC/delay_counter_reg[0]_i_1_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.098 r  UCC/delay_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.098    UCC/delay_counter_reg[4]_i_1_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.215 r  UCC/delay_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.215    UCC/delay_counter_reg[8]_i_1_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.332 r  UCC/delay_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.332    UCC/delay_counter_reg[12]_i_1_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.449 r  UCC/delay_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.449    UCC/delay_counter_reg[16]_i_1_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.566 r  UCC/delay_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.566    UCC/delay_counter_reg[20]_i_1_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.683 r  UCC/delay_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.683    UCC/delay_counter_reg[24]_i_1_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.006 r  UCC/delay_counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.006    UCC/delay_counter_reg[28]_i_1_n_6
    SLICE_X2Y84          FDCE                                         r  UCC/delay_counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.599    15.022    UCC/clk_IBUF_BUFG
    SLICE_X2Y84          FDCE                                         r  UCC/delay_counter_reg[29]/C
                         clock pessimism              0.259    15.281    
                         clock uncertainty           -0.035    15.245    
    SLICE_X2Y84          FDCE (Setup_fdce_C_D)        0.109    15.354    UCC/delay_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         15.354    
                         arrival time                         -11.006    
  -------------------------------------------------------------------
                         slack                                  4.348    

Slack (MET) :             4.356ns  (required time - arrival time)
  Source:                 UCC/intensitate_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UCC/delay_counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.684ns  (logic 2.804ns (49.330%)  route 2.880ns (50.670%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.711     5.314    UCC/clk_IBUF_BUFG
    SLICE_X4Y79          FDCE                                         r  UCC/intensitate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDCE (Prop_fdce_C_Q)         0.456     5.770 r  UCC/intensitate_reg[2]/Q
                         net (fo=27, routed)          1.504     7.274    UCC/intensitate_reg_n_0_[2]
    SLICE_X3Y82          LUT4 (Prop_lut4_I1_O)        0.124     7.398 r  UCC/delay_counter1_carry__2_i_5/O
                         net (fo=1, routed)           0.000     7.398    UCC/delay_counter1_carry__2_i_5_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.948 r  UCC/delay_counter1_carry__2/CO[3]
                         net (fo=37, routed)          1.376     9.324    UCC/delay_counter1
    SLICE_X2Y77          LUT2 (Prop_lut2_I0_O)        0.124     9.448 r  UCC/delay_counter[0]_i_4/O
                         net (fo=1, routed)           0.000     9.448    UCC/delay_counter[0]_i_4_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.981 r  UCC/delay_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.981    UCC/delay_counter_reg[0]_i_1_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.098 r  UCC/delay_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.098    UCC/delay_counter_reg[4]_i_1_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.215 r  UCC/delay_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.215    UCC/delay_counter_reg[8]_i_1_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.332 r  UCC/delay_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.332    UCC/delay_counter_reg[12]_i_1_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.449 r  UCC/delay_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.449    UCC/delay_counter_reg[16]_i_1_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.566 r  UCC/delay_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.566    UCC/delay_counter_reg[20]_i_1_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.683 r  UCC/delay_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.683    UCC/delay_counter_reg[24]_i_1_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.998 r  UCC/delay_counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.998    UCC/delay_counter_reg[28]_i_1_n_4
    SLICE_X2Y84          FDCE                                         r  UCC/delay_counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.599    15.022    UCC/clk_IBUF_BUFG
    SLICE_X2Y84          FDCE                                         r  UCC/delay_counter_reg[31]/C
                         clock pessimism              0.259    15.281    
                         clock uncertainty           -0.035    15.245    
    SLICE_X2Y84          FDCE (Setup_fdce_C_D)        0.109    15.354    UCC/delay_counter_reg[31]
  -------------------------------------------------------------------
                         required time                         15.354    
                         arrival time                         -10.998    
  -------------------------------------------------------------------
                         slack                                  4.356    

Slack (MET) :             4.432ns  (required time - arrival time)
  Source:                 UCC/intensitate_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UCC/delay_counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.608ns  (logic 2.728ns (48.643%)  route 2.880ns (51.357%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.711     5.314    UCC/clk_IBUF_BUFG
    SLICE_X4Y79          FDCE                                         r  UCC/intensitate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDCE (Prop_fdce_C_Q)         0.456     5.770 r  UCC/intensitate_reg[2]/Q
                         net (fo=27, routed)          1.504     7.274    UCC/intensitate_reg_n_0_[2]
    SLICE_X3Y82          LUT4 (Prop_lut4_I1_O)        0.124     7.398 r  UCC/delay_counter1_carry__2_i_5/O
                         net (fo=1, routed)           0.000     7.398    UCC/delay_counter1_carry__2_i_5_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.948 r  UCC/delay_counter1_carry__2/CO[3]
                         net (fo=37, routed)          1.376     9.324    UCC/delay_counter1
    SLICE_X2Y77          LUT2 (Prop_lut2_I0_O)        0.124     9.448 r  UCC/delay_counter[0]_i_4/O
                         net (fo=1, routed)           0.000     9.448    UCC/delay_counter[0]_i_4_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.981 r  UCC/delay_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.981    UCC/delay_counter_reg[0]_i_1_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.098 r  UCC/delay_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.098    UCC/delay_counter_reg[4]_i_1_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.215 r  UCC/delay_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.215    UCC/delay_counter_reg[8]_i_1_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.332 r  UCC/delay_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.332    UCC/delay_counter_reg[12]_i_1_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.449 r  UCC/delay_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.449    UCC/delay_counter_reg[16]_i_1_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.566 r  UCC/delay_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.566    UCC/delay_counter_reg[20]_i_1_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.683 r  UCC/delay_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.683    UCC/delay_counter_reg[24]_i_1_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.922 r  UCC/delay_counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.922    UCC/delay_counter_reg[28]_i_1_n_5
    SLICE_X2Y84          FDCE                                         r  UCC/delay_counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.599    15.022    UCC/clk_IBUF_BUFG
    SLICE_X2Y84          FDCE                                         r  UCC/delay_counter_reg[30]/C
                         clock pessimism              0.259    15.281    
                         clock uncertainty           -0.035    15.245    
    SLICE_X2Y84          FDCE (Setup_fdce_C_D)        0.109    15.354    UCC/delay_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         15.354    
                         arrival time                         -10.922    
  -------------------------------------------------------------------
                         slack                                  4.432    

Slack (MET) :             4.452ns  (required time - arrival time)
  Source:                 UCC/intensitate_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UCC/delay_counter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.588ns  (logic 2.708ns (48.459%)  route 2.880ns (51.541%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.711     5.314    UCC/clk_IBUF_BUFG
    SLICE_X4Y79          FDCE                                         r  UCC/intensitate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDCE (Prop_fdce_C_Q)         0.456     5.770 r  UCC/intensitate_reg[2]/Q
                         net (fo=27, routed)          1.504     7.274    UCC/intensitate_reg_n_0_[2]
    SLICE_X3Y82          LUT4 (Prop_lut4_I1_O)        0.124     7.398 r  UCC/delay_counter1_carry__2_i_5/O
                         net (fo=1, routed)           0.000     7.398    UCC/delay_counter1_carry__2_i_5_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.948 r  UCC/delay_counter1_carry__2/CO[3]
                         net (fo=37, routed)          1.376     9.324    UCC/delay_counter1
    SLICE_X2Y77          LUT2 (Prop_lut2_I0_O)        0.124     9.448 r  UCC/delay_counter[0]_i_4/O
                         net (fo=1, routed)           0.000     9.448    UCC/delay_counter[0]_i_4_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.981 r  UCC/delay_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.981    UCC/delay_counter_reg[0]_i_1_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.098 r  UCC/delay_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.098    UCC/delay_counter_reg[4]_i_1_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.215 r  UCC/delay_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.215    UCC/delay_counter_reg[8]_i_1_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.332 r  UCC/delay_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.332    UCC/delay_counter_reg[12]_i_1_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.449 r  UCC/delay_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.449    UCC/delay_counter_reg[16]_i_1_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.566 r  UCC/delay_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.566    UCC/delay_counter_reg[20]_i_1_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.683 r  UCC/delay_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.683    UCC/delay_counter_reg[24]_i_1_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.902 r  UCC/delay_counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.902    UCC/delay_counter_reg[28]_i_1_n_7
    SLICE_X2Y84          FDCE                                         r  UCC/delay_counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.599    15.022    UCC/clk_IBUF_BUFG
    SLICE_X2Y84          FDCE                                         r  UCC/delay_counter_reg[28]/C
                         clock pessimism              0.259    15.281    
                         clock uncertainty           -0.035    15.245    
    SLICE_X2Y84          FDCE (Setup_fdce_C_D)        0.109    15.354    UCC/delay_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         15.354    
                         arrival time                         -10.902    
  -------------------------------------------------------------------
                         slack                                  4.452    

Slack (MET) :             4.464ns  (required time - arrival time)
  Source:                 UCC/intensitate_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UCC/delay_counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.575ns  (logic 2.695ns (48.339%)  route 2.880ns (51.661%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.711     5.314    UCC/clk_IBUF_BUFG
    SLICE_X4Y79          FDCE                                         r  UCC/intensitate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDCE (Prop_fdce_C_Q)         0.456     5.770 r  UCC/intensitate_reg[2]/Q
                         net (fo=27, routed)          1.504     7.274    UCC/intensitate_reg_n_0_[2]
    SLICE_X3Y82          LUT4 (Prop_lut4_I1_O)        0.124     7.398 r  UCC/delay_counter1_carry__2_i_5/O
                         net (fo=1, routed)           0.000     7.398    UCC/delay_counter1_carry__2_i_5_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.948 r  UCC/delay_counter1_carry__2/CO[3]
                         net (fo=37, routed)          1.376     9.324    UCC/delay_counter1
    SLICE_X2Y77          LUT2 (Prop_lut2_I0_O)        0.124     9.448 r  UCC/delay_counter[0]_i_4/O
                         net (fo=1, routed)           0.000     9.448    UCC/delay_counter[0]_i_4_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.981 r  UCC/delay_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.981    UCC/delay_counter_reg[0]_i_1_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.098 r  UCC/delay_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.098    UCC/delay_counter_reg[4]_i_1_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.215 r  UCC/delay_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.215    UCC/delay_counter_reg[8]_i_1_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.332 r  UCC/delay_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.332    UCC/delay_counter_reg[12]_i_1_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.449 r  UCC/delay_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.449    UCC/delay_counter_reg[16]_i_1_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.566 r  UCC/delay_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.566    UCC/delay_counter_reg[20]_i_1_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.889 r  UCC/delay_counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.889    UCC/delay_counter_reg[24]_i_1_n_6
    SLICE_X2Y83          FDCE                                         r  UCC/delay_counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.598    15.021    UCC/clk_IBUF_BUFG
    SLICE_X2Y83          FDCE                                         r  UCC/delay_counter_reg[25]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X2Y83          FDCE (Setup_fdce_C_D)        0.109    15.353    UCC/delay_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.353    
                         arrival time                         -10.889    
  -------------------------------------------------------------------
                         slack                                  4.464    

Slack (MET) :             4.472ns  (required time - arrival time)
  Source:                 UCC/intensitate_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UCC/delay_counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.567ns  (logic 2.687ns (48.265%)  route 2.880ns (51.735%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.711     5.314    UCC/clk_IBUF_BUFG
    SLICE_X4Y79          FDCE                                         r  UCC/intensitate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDCE (Prop_fdce_C_Q)         0.456     5.770 r  UCC/intensitate_reg[2]/Q
                         net (fo=27, routed)          1.504     7.274    UCC/intensitate_reg_n_0_[2]
    SLICE_X3Y82          LUT4 (Prop_lut4_I1_O)        0.124     7.398 r  UCC/delay_counter1_carry__2_i_5/O
                         net (fo=1, routed)           0.000     7.398    UCC/delay_counter1_carry__2_i_5_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.948 r  UCC/delay_counter1_carry__2/CO[3]
                         net (fo=37, routed)          1.376     9.324    UCC/delay_counter1
    SLICE_X2Y77          LUT2 (Prop_lut2_I0_O)        0.124     9.448 r  UCC/delay_counter[0]_i_4/O
                         net (fo=1, routed)           0.000     9.448    UCC/delay_counter[0]_i_4_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.981 r  UCC/delay_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.981    UCC/delay_counter_reg[0]_i_1_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.098 r  UCC/delay_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.098    UCC/delay_counter_reg[4]_i_1_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.215 r  UCC/delay_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.215    UCC/delay_counter_reg[8]_i_1_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.332 r  UCC/delay_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.332    UCC/delay_counter_reg[12]_i_1_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.449 r  UCC/delay_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.449    UCC/delay_counter_reg[16]_i_1_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.566 r  UCC/delay_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.566    UCC/delay_counter_reg[20]_i_1_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.881 r  UCC/delay_counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.881    UCC/delay_counter_reg[24]_i_1_n_4
    SLICE_X2Y83          FDCE                                         r  UCC/delay_counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.598    15.021    UCC/clk_IBUF_BUFG
    SLICE_X2Y83          FDCE                                         r  UCC/delay_counter_reg[27]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X2Y83          FDCE (Setup_fdce_C_D)        0.109    15.353    UCC/delay_counter_reg[27]
  -------------------------------------------------------------------
                         required time                         15.353    
                         arrival time                         -10.881    
  -------------------------------------------------------------------
                         slack                                  4.472    

Slack (MET) :             4.548ns  (required time - arrival time)
  Source:                 UCC/intensitate_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UCC/delay_counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.491ns  (logic 2.611ns (47.549%)  route 2.880ns (52.451%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.711     5.314    UCC/clk_IBUF_BUFG
    SLICE_X4Y79          FDCE                                         r  UCC/intensitate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDCE (Prop_fdce_C_Q)         0.456     5.770 r  UCC/intensitate_reg[2]/Q
                         net (fo=27, routed)          1.504     7.274    UCC/intensitate_reg_n_0_[2]
    SLICE_X3Y82          LUT4 (Prop_lut4_I1_O)        0.124     7.398 r  UCC/delay_counter1_carry__2_i_5/O
                         net (fo=1, routed)           0.000     7.398    UCC/delay_counter1_carry__2_i_5_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.948 r  UCC/delay_counter1_carry__2/CO[3]
                         net (fo=37, routed)          1.376     9.324    UCC/delay_counter1
    SLICE_X2Y77          LUT2 (Prop_lut2_I0_O)        0.124     9.448 r  UCC/delay_counter[0]_i_4/O
                         net (fo=1, routed)           0.000     9.448    UCC/delay_counter[0]_i_4_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.981 r  UCC/delay_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.981    UCC/delay_counter_reg[0]_i_1_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.098 r  UCC/delay_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.098    UCC/delay_counter_reg[4]_i_1_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.215 r  UCC/delay_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.215    UCC/delay_counter_reg[8]_i_1_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.332 r  UCC/delay_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.332    UCC/delay_counter_reg[12]_i_1_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.449 r  UCC/delay_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.449    UCC/delay_counter_reg[16]_i_1_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.566 r  UCC/delay_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.566    UCC/delay_counter_reg[20]_i_1_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.805 r  UCC/delay_counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.805    UCC/delay_counter_reg[24]_i_1_n_5
    SLICE_X2Y83          FDCE                                         r  UCC/delay_counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.598    15.021    UCC/clk_IBUF_BUFG
    SLICE_X2Y83          FDCE                                         r  UCC/delay_counter_reg[26]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X2Y83          FDCE (Setup_fdce_C_D)        0.109    15.353    UCC/delay_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.353    
                         arrival time                         -10.805    
  -------------------------------------------------------------------
                         slack                                  4.548    

Slack (MET) :             4.568ns  (required time - arrival time)
  Source:                 UCC/intensitate_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UCC/delay_counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.471ns  (logic 2.591ns (47.357%)  route 2.880ns (52.643%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.711     5.314    UCC/clk_IBUF_BUFG
    SLICE_X4Y79          FDCE                                         r  UCC/intensitate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDCE (Prop_fdce_C_Q)         0.456     5.770 r  UCC/intensitate_reg[2]/Q
                         net (fo=27, routed)          1.504     7.274    UCC/intensitate_reg_n_0_[2]
    SLICE_X3Y82          LUT4 (Prop_lut4_I1_O)        0.124     7.398 r  UCC/delay_counter1_carry__2_i_5/O
                         net (fo=1, routed)           0.000     7.398    UCC/delay_counter1_carry__2_i_5_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.948 r  UCC/delay_counter1_carry__2/CO[3]
                         net (fo=37, routed)          1.376     9.324    UCC/delay_counter1
    SLICE_X2Y77          LUT2 (Prop_lut2_I0_O)        0.124     9.448 r  UCC/delay_counter[0]_i_4/O
                         net (fo=1, routed)           0.000     9.448    UCC/delay_counter[0]_i_4_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.981 r  UCC/delay_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.981    UCC/delay_counter_reg[0]_i_1_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.098 r  UCC/delay_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.098    UCC/delay_counter_reg[4]_i_1_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.215 r  UCC/delay_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.215    UCC/delay_counter_reg[8]_i_1_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.332 r  UCC/delay_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.332    UCC/delay_counter_reg[12]_i_1_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.449 r  UCC/delay_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.449    UCC/delay_counter_reg[16]_i_1_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.566 r  UCC/delay_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.566    UCC/delay_counter_reg[20]_i_1_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.785 r  UCC/delay_counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.785    UCC/delay_counter_reg[24]_i_1_n_7
    SLICE_X2Y83          FDCE                                         r  UCC/delay_counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.598    15.021    UCC/clk_IBUF_BUFG
    SLICE_X2Y83          FDCE                                         r  UCC/delay_counter_reg[24]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X2Y83          FDCE (Setup_fdce_C_D)        0.109    15.353    UCC/delay_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.353    
                         arrival time                         -10.785    
  -------------------------------------------------------------------
                         slack                                  4.568    

Slack (MET) :             4.580ns  (required time - arrival time)
  Source:                 UCC/intensitate_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UCC/delay_counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.458ns  (logic 2.578ns (47.232%)  route 2.880ns (52.768%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.711     5.314    UCC/clk_IBUF_BUFG
    SLICE_X4Y79          FDCE                                         r  UCC/intensitate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDCE (Prop_fdce_C_Q)         0.456     5.770 r  UCC/intensitate_reg[2]/Q
                         net (fo=27, routed)          1.504     7.274    UCC/intensitate_reg_n_0_[2]
    SLICE_X3Y82          LUT4 (Prop_lut4_I1_O)        0.124     7.398 r  UCC/delay_counter1_carry__2_i_5/O
                         net (fo=1, routed)           0.000     7.398    UCC/delay_counter1_carry__2_i_5_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.948 r  UCC/delay_counter1_carry__2/CO[3]
                         net (fo=37, routed)          1.376     9.324    UCC/delay_counter1
    SLICE_X2Y77          LUT2 (Prop_lut2_I0_O)        0.124     9.448 r  UCC/delay_counter[0]_i_4/O
                         net (fo=1, routed)           0.000     9.448    UCC/delay_counter[0]_i_4_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.981 r  UCC/delay_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.981    UCC/delay_counter_reg[0]_i_1_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.098 r  UCC/delay_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.098    UCC/delay_counter_reg[4]_i_1_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.215 r  UCC/delay_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.215    UCC/delay_counter_reg[8]_i_1_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.332 r  UCC/delay_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.332    UCC/delay_counter_reg[12]_i_1_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.449 r  UCC/delay_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.449    UCC/delay_counter_reg[16]_i_1_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.772 r  UCC/delay_counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.772    UCC/delay_counter_reg[20]_i_1_n_6
    SLICE_X2Y82          FDCE                                         r  UCC/delay_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.597    15.020    UCC/clk_IBUF_BUFG
    SLICE_X2Y82          FDCE                                         r  UCC/delay_counter_reg[21]/C
                         clock pessimism              0.259    15.279    
                         clock uncertainty           -0.035    15.243    
    SLICE_X2Y82          FDCE (Setup_fdce_C_D)        0.109    15.352    UCC/delay_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.352    
                         arrival time                         -10.772    
  -------------------------------------------------------------------
                         slack                                  4.580    

Slack (MET) :             4.588ns  (required time - arrival time)
  Source:                 UCC/intensitate_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UCC/delay_counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.450ns  (logic 2.570ns (47.154%)  route 2.880ns (52.846%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.711     5.314    UCC/clk_IBUF_BUFG
    SLICE_X4Y79          FDCE                                         r  UCC/intensitate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDCE (Prop_fdce_C_Q)         0.456     5.770 r  UCC/intensitate_reg[2]/Q
                         net (fo=27, routed)          1.504     7.274    UCC/intensitate_reg_n_0_[2]
    SLICE_X3Y82          LUT4 (Prop_lut4_I1_O)        0.124     7.398 r  UCC/delay_counter1_carry__2_i_5/O
                         net (fo=1, routed)           0.000     7.398    UCC/delay_counter1_carry__2_i_5_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.948 r  UCC/delay_counter1_carry__2/CO[3]
                         net (fo=37, routed)          1.376     9.324    UCC/delay_counter1
    SLICE_X2Y77          LUT2 (Prop_lut2_I0_O)        0.124     9.448 r  UCC/delay_counter[0]_i_4/O
                         net (fo=1, routed)           0.000     9.448    UCC/delay_counter[0]_i_4_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.981 r  UCC/delay_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.981    UCC/delay_counter_reg[0]_i_1_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.098 r  UCC/delay_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.098    UCC/delay_counter_reg[4]_i_1_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.215 r  UCC/delay_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.215    UCC/delay_counter_reg[8]_i_1_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.332 r  UCC/delay_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.332    UCC/delay_counter_reg[12]_i_1_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.449 r  UCC/delay_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.449    UCC/delay_counter_reg[16]_i_1_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.764 r  UCC/delay_counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.764    UCC/delay_counter_reg[20]_i_1_n_4
    SLICE_X2Y82          FDCE                                         r  UCC/delay_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.597    15.020    UCC/clk_IBUF_BUFG
    SLICE_X2Y82          FDCE                                         r  UCC/delay_counter_reg[23]/C
                         clock pessimism              0.259    15.279    
                         clock uncertainty           -0.035    15.243    
    SLICE_X2Y82          FDCE (Setup_fdce_C_D)        0.109    15.352    UCC/delay_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.352    
                         arrival time                         -10.764    
  -------------------------------------------------------------------
                         slack                                  4.588    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 btn_start/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UCC/stare_curenta_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.937%)  route 0.114ns (38.063%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.592     1.511    btn_start/clk_IBUF_BUFG
    SLICE_X1Y76          FDRE                                         r  btn_start/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  btn_start/Q2_reg/Q
                         net (fo=2, routed)           0.114     1.767    btn_start/Q2
    SLICE_X2Y76          LUT3 (Prop_lut3_I2_O)        0.045     1.812 r  btn_start/stare_curenta_i_1/O
                         net (fo=1, routed)           0.000     1.812    UCC/stare_urmatoare
    SLICE_X2Y76          FDCE                                         r  UCC/stare_curenta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.862     2.027    UCC/clk_IBUF_BUFG
    SLICE_X2Y76          FDCE                                         r  UCC/stare_curenta_reg/C
                         clock pessimism             -0.502     1.524    
    SLICE_X2Y76          FDCE (Hold_fdce_C_D)         0.120     1.644    UCC/stare_curenta_reg
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 btn_reset/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_reset/Q3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.593     1.512    btn_reset/clk_IBUF_BUFG
    SLICE_X5Y77          FDRE                                         r  btn_reset/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  btn_reset/Q2_reg/Q
                         net (fo=3, routed)           0.112     1.765    btn_reset/Q2
    SLICE_X5Y78          FDRE                                         r  btn_reset/Q3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.862     2.027    btn_reset/clk_IBUF_BUFG
    SLICE_X5Y78          FDRE                                         r  btn_reset/Q3_reg/C
                         clock pessimism             -0.500     1.526    
    SLICE_X5Y78          FDRE (Hold_fdre_C_D)         0.070     1.596    btn_reset/Q3_reg
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 btn_start/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_start/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.594     1.513    btn_start/clk_IBUF_BUFG
    SLICE_X1Y77          FDRE                                         r  btn_start/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  btn_start/Q1_reg/Q
                         net (fo=1, routed)           0.110     1.764    btn_start/Q1_reg_n_0
    SLICE_X1Y76          FDRE                                         r  btn_start/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.862     2.027    btn_start/clk_IBUF_BUFG
    SLICE_X1Y76          FDRE                                         r  btn_start/Q2_reg/C
                         clock pessimism             -0.502     1.524    
    SLICE_X1Y76          FDRE (Hold_fdre_C_D)         0.070     1.594    btn_start/Q2_reg
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 btn_reset/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_reset/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.338%)  route 0.177ns (55.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.594     1.513    btn_reset/clk_IBUF_BUFG
    SLICE_X3Y77          FDRE                                         r  btn_reset/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  btn_reset/Q1_reg/Q
                         net (fo=1, routed)           0.177     1.831    btn_reset/Q1
    SLICE_X5Y77          FDRE                                         r  btn_reset/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.861     2.026    btn_reset/clk_IBUF_BUFG
    SLICE_X5Y77          FDRE                                         r  btn_reset/Q2_reg/C
                         clock pessimism             -0.479     1.546    
    SLICE_X5Y77          FDRE (Hold_fdre_C_D)         0.070     1.616    btn_reset/Q2_reg
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 UCC/puncte_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UCC/puncte_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.227ns (73.155%)  route 0.083ns (26.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.594     1.513    UCC/clk_IBUF_BUFG
    SLICE_X3Y78          FDCE                                         r  UCC/puncte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDCE (Prop_fdce_C_Q)         0.128     1.641 r  UCC/puncte_reg[4]/Q
                         net (fo=9, routed)           0.083     1.725    UCC/puncte_reg[4]
    SLICE_X3Y78          LUT6 (Prop_lut6_I4_O)        0.099     1.824 r  UCC/puncte[5]_i_1/O
                         net (fo=1, routed)           0.000     1.824    UCC/plusOp[5]
    SLICE_X3Y78          FDCE                                         r  UCC/puncte_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.865     2.030    UCC/clk_IBUF_BUFG
    SLICE_X3Y78          FDCE                                         r  UCC/puncte_reg[5]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X3Y78          FDCE (Hold_fdce_C_D)         0.092     1.605    UCC/puncte_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 UCC/counter_index_harciogi_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UCC/counter_index_harciogi_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.248%)  route 0.133ns (41.752%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.594     1.513    UCC/clk_IBUF_BUFG
    SLICE_X0Y77          FDCE                                         r  UCC/counter_index_harciogi_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  UCC/counter_index_harciogi_reg[0]/Q
                         net (fo=5, routed)           0.133     1.788    UCC/counter_index_harciogi_reg[0]
    SLICE_X0Y77          LUT3 (Prop_lut3_I1_O)        0.045     1.833 r  UCC/counter_index_harciogi[2]_i_1/O
                         net (fo=1, routed)           0.000     1.833    UCC/counter_index_harciogi[2]_i_1_n_0
    SLICE_X0Y77          FDCE                                         r  UCC/counter_index_harciogi_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.864     2.029    UCC/clk_IBUF_BUFG
    SLICE_X0Y77          FDCE                                         r  UCC/counter_index_harciogi_reg[2]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X0Y77          FDCE (Hold_fdce_C_D)         0.092     1.605    UCC/counter_index_harciogi_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 UCC/puncte_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UCC/puncte_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.189ns (53.892%)  route 0.162ns (46.108%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.592     1.511    UCC/clk_IBUF_BUFG
    SLICE_X3Y76          FDCE                                         r  UCC/puncte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDCE (Prop_fdce_C_Q)         0.141     1.652 r  UCC/puncte_reg[1]/Q
                         net (fo=9, routed)           0.162     1.814    UCC/puncte_reg[1]
    SLICE_X3Y78          LUT5 (Prop_lut5_I2_O)        0.048     1.862 r  UCC/puncte[4]_i_1/O
                         net (fo=1, routed)           0.000     1.862    UCC/plusOp[4]
    SLICE_X3Y78          FDCE                                         r  UCC/puncte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.865     2.030    UCC/clk_IBUF_BUFG
    SLICE_X3Y78          FDCE                                         r  UCC/puncte_reg[4]/C
                         clock pessimism             -0.502     1.527    
    SLICE_X3Y78          FDCE (Hold_fdce_C_D)         0.107     1.634    UCC/puncte_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 UCC/puncte_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UCC/puncte_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.494%)  route 0.162ns (46.506%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.592     1.511    UCC/clk_IBUF_BUFG
    SLICE_X3Y76          FDCE                                         r  UCC/puncte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDCE (Prop_fdce_C_Q)         0.141     1.652 r  UCC/puncte_reg[1]/Q
                         net (fo=9, routed)           0.162     1.814    UCC/puncte_reg[1]
    SLICE_X3Y78          LUT4 (Prop_lut4_I0_O)        0.045     1.859 r  UCC/puncte[3]_i_1/O
                         net (fo=1, routed)           0.000     1.859    UCC/plusOp[3]
    SLICE_X3Y78          FDCE                                         r  UCC/puncte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.865     2.030    UCC/clk_IBUF_BUFG
    SLICE_X3Y78          FDCE                                         r  UCC/puncte_reg[3]/C
                         clock pessimism             -0.502     1.527    
    SLICE_X3Y78          FDCE (Hold_fdce_C_D)         0.091     1.618    UCC/puncte_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 btn_start/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_start/Q3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.598%)  route 0.182ns (56.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.592     1.511    btn_start/clk_IBUF_BUFG
    SLICE_X1Y76          FDRE                                         r  btn_start/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  btn_start/Q2_reg/Q
                         net (fo=2, routed)           0.182     1.835    btn_start/Q2
    SLICE_X1Y76          FDRE                                         r  btn_start/Q3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.862     2.027    btn_start/clk_IBUF_BUFG
    SLICE_X1Y76          FDRE                                         r  btn_start/Q3_reg/C
                         clock pessimism             -0.515     1.511    
    SLICE_X1Y76          FDRE (Hold_fdre_C_D)         0.066     1.577    btn_start/Q3_reg
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 afisor/Num_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            afisor/Num_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.593     1.512    afisor/clk_IBUF_BUFG
    SLICE_X6Y78          FDRE                                         r  afisor/Num_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDRE (Prop_fdre_C_Q)         0.164     1.676 r  afisor/Num_reg[14]/Q
                         net (fo=2, routed)           0.125     1.802    afisor/Num_reg[14]
    SLICE_X6Y78          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.912 r  afisor/Num_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.912    afisor/Num_reg[12]_i_1_n_5
    SLICE_X6Y78          FDRE                                         r  afisor/Num_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.862     2.027    afisor/clk_IBUF_BUFG
    SLICE_X6Y78          FDRE                                         r  afisor/Num_reg[14]/C
                         clock pessimism             -0.514     1.512    
    SLICE_X6Y78          FDRE (Hold_fdre_C_D)         0.134     1.646    afisor/Num_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y77     UCC/counter_index_harciogi_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y77     UCC/counter_index_harciogi_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y77     UCC/counter_index_harciogi_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y77     UCC/counter_index_harciogi_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y77     UCC/counter_index_harciogi_reg_rep[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y77     UCC/delay_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y79     UCC/delay_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y79     UCC/delay_counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y80     UCC/delay_counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y77     UCC/counter_index_harciogi_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y77     UCC/counter_index_harciogi_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y77     UCC/counter_index_harciogi_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y77     UCC/counter_index_harciogi_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y77     UCC/counter_index_harciogi_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y77     UCC/counter_index_harciogi_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y77     UCC/counter_index_harciogi_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y77     UCC/counter_index_harciogi_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y77     UCC/counter_index_harciogi_reg_rep[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y77     UCC/counter_index_harciogi_reg_rep[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y77     UCC/counter_index_harciogi_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y77     UCC/counter_index_harciogi_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y77     UCC/counter_index_harciogi_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y77     UCC/counter_index_harciogi_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y77     UCC/counter_index_harciogi_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y77     UCC/counter_index_harciogi_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y77     UCC/counter_index_harciogi_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y77     UCC/counter_index_harciogi_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y77     UCC/counter_index_harciogi_reg_rep[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y77     UCC/counter_index_harciogi_reg_rep[0]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.272ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.837ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.272ns  (required time - arrival time)
  Source:                 btn_reset/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UCC/delay_counter_reg[28]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.142ns  (logic 0.610ns (19.417%)  route 2.532ns (80.583%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.707     5.310    btn_reset/clk_IBUF_BUFG
    SLICE_X5Y77          FDRE                                         r  btn_reset/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDRE (Prop_fdre_C_Q)         0.456     5.766 f  btn_reset/Q2_reg/Q
                         net (fo=3, routed)           0.987     6.753    btn_reset/Q2
    SLICE_X5Y78          LUT2 (Prop_lut2_I0_O)        0.154     6.907 f  btn_reset/counter_index_harciogi_rep[0]_i_3/O
                         net (fo=47, routed)          1.544     8.451    UCC/AR[0]
    SLICE_X2Y84          FDCE                                         f  UCC/delay_counter_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.599    15.022    UCC/clk_IBUF_BUFG
    SLICE_X2Y84          FDCE                                         r  UCC/delay_counter_reg[28]/C
                         clock pessimism              0.259    15.281    
                         clock uncertainty           -0.035    15.245    
    SLICE_X2Y84          FDCE (Recov_fdce_C_CLR)     -0.522    14.723    UCC/delay_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         14.723    
                         arrival time                          -8.451    
  -------------------------------------------------------------------
                         slack                                  6.272    

Slack (MET) :             6.272ns  (required time - arrival time)
  Source:                 btn_reset/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UCC/delay_counter_reg[29]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.142ns  (logic 0.610ns (19.417%)  route 2.532ns (80.583%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.707     5.310    btn_reset/clk_IBUF_BUFG
    SLICE_X5Y77          FDRE                                         r  btn_reset/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDRE (Prop_fdre_C_Q)         0.456     5.766 f  btn_reset/Q2_reg/Q
                         net (fo=3, routed)           0.987     6.753    btn_reset/Q2
    SLICE_X5Y78          LUT2 (Prop_lut2_I0_O)        0.154     6.907 f  btn_reset/counter_index_harciogi_rep[0]_i_3/O
                         net (fo=47, routed)          1.544     8.451    UCC/AR[0]
    SLICE_X2Y84          FDCE                                         f  UCC/delay_counter_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.599    15.022    UCC/clk_IBUF_BUFG
    SLICE_X2Y84          FDCE                                         r  UCC/delay_counter_reg[29]/C
                         clock pessimism              0.259    15.281    
                         clock uncertainty           -0.035    15.245    
    SLICE_X2Y84          FDCE (Recov_fdce_C_CLR)     -0.522    14.723    UCC/delay_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.723    
                         arrival time                          -8.451    
  -------------------------------------------------------------------
                         slack                                  6.272    

Slack (MET) :             6.272ns  (required time - arrival time)
  Source:                 btn_reset/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UCC/delay_counter_reg[30]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.142ns  (logic 0.610ns (19.417%)  route 2.532ns (80.583%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.707     5.310    btn_reset/clk_IBUF_BUFG
    SLICE_X5Y77          FDRE                                         r  btn_reset/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDRE (Prop_fdre_C_Q)         0.456     5.766 f  btn_reset/Q2_reg/Q
                         net (fo=3, routed)           0.987     6.753    btn_reset/Q2
    SLICE_X5Y78          LUT2 (Prop_lut2_I0_O)        0.154     6.907 f  btn_reset/counter_index_harciogi_rep[0]_i_3/O
                         net (fo=47, routed)          1.544     8.451    UCC/AR[0]
    SLICE_X2Y84          FDCE                                         f  UCC/delay_counter_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.599    15.022    UCC/clk_IBUF_BUFG
    SLICE_X2Y84          FDCE                                         r  UCC/delay_counter_reg[30]/C
                         clock pessimism              0.259    15.281    
                         clock uncertainty           -0.035    15.245    
    SLICE_X2Y84          FDCE (Recov_fdce_C_CLR)     -0.522    14.723    UCC/delay_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         14.723    
                         arrival time                          -8.451    
  -------------------------------------------------------------------
                         slack                                  6.272    

Slack (MET) :             6.272ns  (required time - arrival time)
  Source:                 btn_reset/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UCC/delay_counter_reg[31]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.142ns  (logic 0.610ns (19.417%)  route 2.532ns (80.583%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.707     5.310    btn_reset/clk_IBUF_BUFG
    SLICE_X5Y77          FDRE                                         r  btn_reset/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDRE (Prop_fdre_C_Q)         0.456     5.766 f  btn_reset/Q2_reg/Q
                         net (fo=3, routed)           0.987     6.753    btn_reset/Q2
    SLICE_X5Y78          LUT2 (Prop_lut2_I0_O)        0.154     6.907 f  btn_reset/counter_index_harciogi_rep[0]_i_3/O
                         net (fo=47, routed)          1.544     8.451    UCC/AR[0]
    SLICE_X2Y84          FDCE                                         f  UCC/delay_counter_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.599    15.022    UCC/clk_IBUF_BUFG
    SLICE_X2Y84          FDCE                                         r  UCC/delay_counter_reg[31]/C
                         clock pessimism              0.259    15.281    
                         clock uncertainty           -0.035    15.245    
    SLICE_X2Y84          FDCE (Recov_fdce_C_CLR)     -0.522    14.723    UCC/delay_counter_reg[31]
  -------------------------------------------------------------------
                         required time                         14.723    
                         arrival time                          -8.451    
  -------------------------------------------------------------------
                         slack                                  6.272    

Slack (MET) :             6.413ns  (required time - arrival time)
  Source:                 btn_reset/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UCC/delay_counter_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.000ns  (logic 0.610ns (20.335%)  route 2.390ns (79.665%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.707     5.310    btn_reset/clk_IBUF_BUFG
    SLICE_X5Y77          FDRE                                         r  btn_reset/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDRE (Prop_fdre_C_Q)         0.456     5.766 f  btn_reset/Q2_reg/Q
                         net (fo=3, routed)           0.987     6.753    btn_reset/Q2
    SLICE_X5Y78          LUT2 (Prop_lut2_I0_O)        0.154     6.907 f  btn_reset/counter_index_harciogi_rep[0]_i_3/O
                         net (fo=47, routed)          1.402     8.309    UCC/AR[0]
    SLICE_X2Y83          FDCE                                         f  UCC/delay_counter_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.598    15.021    UCC/clk_IBUF_BUFG
    SLICE_X2Y83          FDCE                                         r  UCC/delay_counter_reg[24]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X2Y83          FDCE (Recov_fdce_C_CLR)     -0.522    14.722    UCC/delay_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.722    
                         arrival time                          -8.309    
  -------------------------------------------------------------------
                         slack                                  6.413    

Slack (MET) :             6.413ns  (required time - arrival time)
  Source:                 btn_reset/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UCC/delay_counter_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.000ns  (logic 0.610ns (20.335%)  route 2.390ns (79.665%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.707     5.310    btn_reset/clk_IBUF_BUFG
    SLICE_X5Y77          FDRE                                         r  btn_reset/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDRE (Prop_fdre_C_Q)         0.456     5.766 f  btn_reset/Q2_reg/Q
                         net (fo=3, routed)           0.987     6.753    btn_reset/Q2
    SLICE_X5Y78          LUT2 (Prop_lut2_I0_O)        0.154     6.907 f  btn_reset/counter_index_harciogi_rep[0]_i_3/O
                         net (fo=47, routed)          1.402     8.309    UCC/AR[0]
    SLICE_X2Y83          FDCE                                         f  UCC/delay_counter_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.598    15.021    UCC/clk_IBUF_BUFG
    SLICE_X2Y83          FDCE                                         r  UCC/delay_counter_reg[25]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X2Y83          FDCE (Recov_fdce_C_CLR)     -0.522    14.722    UCC/delay_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.722    
                         arrival time                          -8.309    
  -------------------------------------------------------------------
                         slack                                  6.413    

Slack (MET) :             6.413ns  (required time - arrival time)
  Source:                 btn_reset/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UCC/delay_counter_reg[26]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.000ns  (logic 0.610ns (20.335%)  route 2.390ns (79.665%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.707     5.310    btn_reset/clk_IBUF_BUFG
    SLICE_X5Y77          FDRE                                         r  btn_reset/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDRE (Prop_fdre_C_Q)         0.456     5.766 f  btn_reset/Q2_reg/Q
                         net (fo=3, routed)           0.987     6.753    btn_reset/Q2
    SLICE_X5Y78          LUT2 (Prop_lut2_I0_O)        0.154     6.907 f  btn_reset/counter_index_harciogi_rep[0]_i_3/O
                         net (fo=47, routed)          1.402     8.309    UCC/AR[0]
    SLICE_X2Y83          FDCE                                         f  UCC/delay_counter_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.598    15.021    UCC/clk_IBUF_BUFG
    SLICE_X2Y83          FDCE                                         r  UCC/delay_counter_reg[26]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X2Y83          FDCE (Recov_fdce_C_CLR)     -0.522    14.722    UCC/delay_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.722    
                         arrival time                          -8.309    
  -------------------------------------------------------------------
                         slack                                  6.413    

Slack (MET) :             6.413ns  (required time - arrival time)
  Source:                 btn_reset/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UCC/delay_counter_reg[27]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.000ns  (logic 0.610ns (20.335%)  route 2.390ns (79.665%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.707     5.310    btn_reset/clk_IBUF_BUFG
    SLICE_X5Y77          FDRE                                         r  btn_reset/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDRE (Prop_fdre_C_Q)         0.456     5.766 f  btn_reset/Q2_reg/Q
                         net (fo=3, routed)           0.987     6.753    btn_reset/Q2
    SLICE_X5Y78          LUT2 (Prop_lut2_I0_O)        0.154     6.907 f  btn_reset/counter_index_harciogi_rep[0]_i_3/O
                         net (fo=47, routed)          1.402     8.309    UCC/AR[0]
    SLICE_X2Y83          FDCE                                         f  UCC/delay_counter_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.598    15.021    UCC/clk_IBUF_BUFG
    SLICE_X2Y83          FDCE                                         r  UCC/delay_counter_reg[27]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X2Y83          FDCE (Recov_fdce_C_CLR)     -0.522    14.722    UCC/delay_counter_reg[27]
  -------------------------------------------------------------------
                         required time                         14.722    
                         arrival time                          -8.309    
  -------------------------------------------------------------------
                         slack                                  6.413    

Slack (MET) :             6.564ns  (required time - arrival time)
  Source:                 btn_reset/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UCC/delay_counter_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.848ns  (logic 0.610ns (21.419%)  route 2.238ns (78.581%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.707     5.310    btn_reset/clk_IBUF_BUFG
    SLICE_X5Y77          FDRE                                         r  btn_reset/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDRE (Prop_fdre_C_Q)         0.456     5.766 f  btn_reset/Q2_reg/Q
                         net (fo=3, routed)           0.987     6.753    btn_reset/Q2
    SLICE_X5Y78          LUT2 (Prop_lut2_I0_O)        0.154     6.907 f  btn_reset/counter_index_harciogi_rep[0]_i_3/O
                         net (fo=47, routed)          1.250     8.158    UCC/AR[0]
    SLICE_X2Y82          FDCE                                         f  UCC/delay_counter_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.597    15.020    UCC/clk_IBUF_BUFG
    SLICE_X2Y82          FDCE                                         r  UCC/delay_counter_reg[20]/C
                         clock pessimism              0.259    15.279    
                         clock uncertainty           -0.035    15.243    
    SLICE_X2Y82          FDCE (Recov_fdce_C_CLR)     -0.522    14.721    UCC/delay_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.721    
                         arrival time                          -8.158    
  -------------------------------------------------------------------
                         slack                                  6.564    

Slack (MET) :             6.564ns  (required time - arrival time)
  Source:                 btn_reset/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UCC/delay_counter_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.848ns  (logic 0.610ns (21.419%)  route 2.238ns (78.581%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.707     5.310    btn_reset/clk_IBUF_BUFG
    SLICE_X5Y77          FDRE                                         r  btn_reset/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDRE (Prop_fdre_C_Q)         0.456     5.766 f  btn_reset/Q2_reg/Q
                         net (fo=3, routed)           0.987     6.753    btn_reset/Q2
    SLICE_X5Y78          LUT2 (Prop_lut2_I0_O)        0.154     6.907 f  btn_reset/counter_index_harciogi_rep[0]_i_3/O
                         net (fo=47, routed)          1.250     8.158    UCC/AR[0]
    SLICE_X2Y82          FDCE                                         f  UCC/delay_counter_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.597    15.020    UCC/clk_IBUF_BUFG
    SLICE_X2Y82          FDCE                                         r  UCC/delay_counter_reg[21]/C
                         clock pessimism              0.259    15.279    
                         clock uncertainty           -0.035    15.243    
    SLICE_X2Y82          FDCE (Recov_fdce_C_CLR)     -0.522    14.721    UCC/delay_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.721    
                         arrival time                          -8.158    
  -------------------------------------------------------------------
                         slack                                  6.564    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.837ns  (arrival time - required time)
  Source:                 btn_reset/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UCC/delay_counter_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.183ns (24.657%)  route 0.559ns (75.343%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.593     1.512    btn_reset/clk_IBUF_BUFG
    SLICE_X5Y78          FDRE                                         r  btn_reset/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  btn_reset/Q3_reg/Q
                         net (fo=2, routed)           0.275     1.928    btn_reset/Q3
    SLICE_X5Y78          LUT2 (Prop_lut2_I1_O)        0.042     1.970 f  btn_reset/counter_index_harciogi_rep[0]_i_3/O
                         net (fo=47, routed)          0.284     2.255    UCC/AR[0]
    SLICE_X2Y77          FDCE                                         f  UCC/delay_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.864     2.029    UCC/clk_IBUF_BUFG
    SLICE_X2Y77          FDCE                                         r  UCC/delay_counter_reg[0]/C
                         clock pessimism             -0.479     1.549    
    SLICE_X2Y77          FDCE (Remov_fdce_C_CLR)     -0.132     1.417    UCC/delay_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           2.255    
  -------------------------------------------------------------------
                         slack                                  0.837    

Slack (MET) :             0.837ns  (arrival time - required time)
  Source:                 btn_reset/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UCC/delay_counter_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.183ns (24.657%)  route 0.559ns (75.343%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.593     1.512    btn_reset/clk_IBUF_BUFG
    SLICE_X5Y78          FDRE                                         r  btn_reset/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  btn_reset/Q3_reg/Q
                         net (fo=2, routed)           0.275     1.928    btn_reset/Q3
    SLICE_X5Y78          LUT2 (Prop_lut2_I1_O)        0.042     1.970 f  btn_reset/counter_index_harciogi_rep[0]_i_3/O
                         net (fo=47, routed)          0.284     2.255    UCC/AR[0]
    SLICE_X2Y77          FDCE                                         f  UCC/delay_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.864     2.029    UCC/clk_IBUF_BUFG
    SLICE_X2Y77          FDCE                                         r  UCC/delay_counter_reg[1]/C
                         clock pessimism             -0.479     1.549    
    SLICE_X2Y77          FDCE (Remov_fdce_C_CLR)     -0.132     1.417    UCC/delay_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           2.255    
  -------------------------------------------------------------------
                         slack                                  0.837    

Slack (MET) :             0.837ns  (arrival time - required time)
  Source:                 btn_reset/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UCC/delay_counter_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.183ns (24.657%)  route 0.559ns (75.343%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.593     1.512    btn_reset/clk_IBUF_BUFG
    SLICE_X5Y78          FDRE                                         r  btn_reset/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  btn_reset/Q3_reg/Q
                         net (fo=2, routed)           0.275     1.928    btn_reset/Q3
    SLICE_X5Y78          LUT2 (Prop_lut2_I1_O)        0.042     1.970 f  btn_reset/counter_index_harciogi_rep[0]_i_3/O
                         net (fo=47, routed)          0.284     2.255    UCC/AR[0]
    SLICE_X2Y77          FDCE                                         f  UCC/delay_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.864     2.029    UCC/clk_IBUF_BUFG
    SLICE_X2Y77          FDCE                                         r  UCC/delay_counter_reg[2]/C
                         clock pessimism             -0.479     1.549    
    SLICE_X2Y77          FDCE (Remov_fdce_C_CLR)     -0.132     1.417    UCC/delay_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           2.255    
  -------------------------------------------------------------------
                         slack                                  0.837    

Slack (MET) :             0.837ns  (arrival time - required time)
  Source:                 btn_reset/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UCC/delay_counter_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.183ns (24.657%)  route 0.559ns (75.343%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.593     1.512    btn_reset/clk_IBUF_BUFG
    SLICE_X5Y78          FDRE                                         r  btn_reset/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  btn_reset/Q3_reg/Q
                         net (fo=2, routed)           0.275     1.928    btn_reset/Q3
    SLICE_X5Y78          LUT2 (Prop_lut2_I1_O)        0.042     1.970 f  btn_reset/counter_index_harciogi_rep[0]_i_3/O
                         net (fo=47, routed)          0.284     2.255    UCC/AR[0]
    SLICE_X2Y77          FDCE                                         f  UCC/delay_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.864     2.029    UCC/clk_IBUF_BUFG
    SLICE_X2Y77          FDCE                                         r  UCC/delay_counter_reg[3]/C
                         clock pessimism             -0.479     1.549    
    SLICE_X2Y77          FDCE (Remov_fdce_C_CLR)     -0.132     1.417    UCC/delay_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           2.255    
  -------------------------------------------------------------------
                         slack                                  0.837    

Slack (MET) :             0.841ns  (arrival time - required time)
  Source:                 btn_reset/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UCC/stare_curenta_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.183ns (24.607%)  route 0.561ns (75.393%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.593     1.512    btn_reset/clk_IBUF_BUFG
    SLICE_X5Y78          FDRE                                         r  btn_reset/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  btn_reset/Q3_reg/Q
                         net (fo=2, routed)           0.275     1.928    btn_reset/Q3
    SLICE_X5Y78          LUT2 (Prop_lut2_I1_O)        0.042     1.970 f  btn_reset/counter_index_harciogi_rep[0]_i_3/O
                         net (fo=47, routed)          0.286     2.256    UCC/AR[0]
    SLICE_X2Y76          FDCE                                         f  UCC/stare_curenta_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.862     2.027    UCC/clk_IBUF_BUFG
    SLICE_X2Y76          FDCE                                         r  UCC/stare_curenta_reg/C
                         clock pessimism             -0.479     1.547    
    SLICE_X2Y76          FDCE (Remov_fdce_C_CLR)     -0.132     1.415    UCC/stare_curenta_reg
  -------------------------------------------------------------------
                         required time                         -1.415    
                         arrival time                           2.256    
  -------------------------------------------------------------------
                         slack                                  0.841    

Slack (MET) :             0.849ns  (arrival time - required time)
  Source:                 btn_reset/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UCC/counter_index_harciogi_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.183ns (25.098%)  route 0.546ns (74.902%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.593     1.512    btn_reset/clk_IBUF_BUFG
    SLICE_X5Y78          FDRE                                         r  btn_reset/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  btn_reset/Q3_reg/Q
                         net (fo=2, routed)           0.275     1.928    btn_reset/Q3
    SLICE_X5Y78          LUT2 (Prop_lut2_I1_O)        0.042     1.970 f  btn_reset/counter_index_harciogi_rep[0]_i_3/O
                         net (fo=47, routed)          0.271     2.241    UCC/AR[0]
    SLICE_X0Y77          FDCE                                         f  UCC/counter_index_harciogi_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.864     2.029    UCC/clk_IBUF_BUFG
    SLICE_X0Y77          FDCE                                         r  UCC/counter_index_harciogi_reg[0]/C
                         clock pessimism             -0.479     1.549    
    SLICE_X0Y77          FDCE (Remov_fdce_C_CLR)     -0.157     1.392    UCC/counter_index_harciogi_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.849ns  (arrival time - required time)
  Source:                 btn_reset/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UCC/counter_index_harciogi_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.183ns (25.098%)  route 0.546ns (74.902%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.593     1.512    btn_reset/clk_IBUF_BUFG
    SLICE_X5Y78          FDRE                                         r  btn_reset/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  btn_reset/Q3_reg/Q
                         net (fo=2, routed)           0.275     1.928    btn_reset/Q3
    SLICE_X5Y78          LUT2 (Prop_lut2_I1_O)        0.042     1.970 f  btn_reset/counter_index_harciogi_rep[0]_i_3/O
                         net (fo=47, routed)          0.271     2.241    UCC/AR[0]
    SLICE_X0Y77          FDCE                                         f  UCC/counter_index_harciogi_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.864     2.029    UCC/clk_IBUF_BUFG
    SLICE_X0Y77          FDCE                                         r  UCC/counter_index_harciogi_reg[1]/C
                         clock pessimism             -0.479     1.549    
    SLICE_X0Y77          FDCE (Remov_fdce_C_CLR)     -0.157     1.392    UCC/counter_index_harciogi_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.849ns  (arrival time - required time)
  Source:                 btn_reset/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UCC/counter_index_harciogi_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.183ns (25.098%)  route 0.546ns (74.902%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.593     1.512    btn_reset/clk_IBUF_BUFG
    SLICE_X5Y78          FDRE                                         r  btn_reset/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  btn_reset/Q3_reg/Q
                         net (fo=2, routed)           0.275     1.928    btn_reset/Q3
    SLICE_X5Y78          LUT2 (Prop_lut2_I1_O)        0.042     1.970 f  btn_reset/counter_index_harciogi_rep[0]_i_3/O
                         net (fo=47, routed)          0.271     2.241    UCC/AR[0]
    SLICE_X0Y77          FDCE                                         f  UCC/counter_index_harciogi_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.864     2.029    UCC/clk_IBUF_BUFG
    SLICE_X0Y77          FDCE                                         r  UCC/counter_index_harciogi_reg[2]/C
                         clock pessimism             -0.479     1.549    
    SLICE_X0Y77          FDCE (Remov_fdce_C_CLR)     -0.157     1.392    UCC/counter_index_harciogi_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.849ns  (arrival time - required time)
  Source:                 btn_reset/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UCC/counter_index_harciogi_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.183ns (25.098%)  route 0.546ns (74.902%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.593     1.512    btn_reset/clk_IBUF_BUFG
    SLICE_X5Y78          FDRE                                         r  btn_reset/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  btn_reset/Q3_reg/Q
                         net (fo=2, routed)           0.275     1.928    btn_reset/Q3
    SLICE_X5Y78          LUT2 (Prop_lut2_I1_O)        0.042     1.970 f  btn_reset/counter_index_harciogi_rep[0]_i_3/O
                         net (fo=47, routed)          0.271     2.241    UCC/AR[0]
    SLICE_X0Y77          FDCE                                         f  UCC/counter_index_harciogi_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.864     2.029    UCC/clk_IBUF_BUFG
    SLICE_X0Y77          FDCE                                         r  UCC/counter_index_harciogi_reg[3]/C
                         clock pessimism             -0.479     1.549    
    SLICE_X0Y77          FDCE (Remov_fdce_C_CLR)     -0.157     1.392    UCC/counter_index_harciogi_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.849ns  (arrival time - required time)
  Source:                 btn_reset/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UCC/counter_index_harciogi_reg_rep[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.183ns (25.098%)  route 0.546ns (74.902%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.593     1.512    btn_reset/clk_IBUF_BUFG
    SLICE_X5Y78          FDRE                                         r  btn_reset/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  btn_reset/Q3_reg/Q
                         net (fo=2, routed)           0.275     1.928    btn_reset/Q3
    SLICE_X5Y78          LUT2 (Prop_lut2_I1_O)        0.042     1.970 f  btn_reset/counter_index_harciogi_rep[0]_i_3/O
                         net (fo=47, routed)          0.271     2.241    UCC/AR[0]
    SLICE_X0Y77          FDCE                                         f  UCC/counter_index_harciogi_reg_rep[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.864     2.029    UCC/clk_IBUF_BUFG
    SLICE_X0Y77          FDCE                                         r  UCC/counter_index_harciogi_reg_rep[0]/C
                         clock pessimism             -0.479     1.549    
    SLICE_X0Y77          FDCE (Remov_fdce_C_CLR)     -0.157     1.392    UCC/counter_index_harciogi_reg_rep[0]
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  0.849    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            26 Endpoints
Min Delay            26 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UCC/puncte_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.944ns  (logic 5.212ns (47.626%)  route 5.732ns (52.374%))
  Logic Levels:           4  (LUT4=1 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.707     5.310    UCC/clk_IBUF_BUFG
    SLICE_X3Y76          FDCE                                         r  UCC/puncte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDCE (Prop_fdce_C_Q)         0.419     5.729 r  UCC/puncte_reg[2]/Q
                         net (fo=10, routed)          1.195     6.923    UCC/puncte_reg[2]
    SLICE_X4Y78          LUT5 (Prop_lut5_I1_O)        0.329     7.252 r  UCC/g0_b0/O
                         net (fo=1, routed)           0.674     7.926    afisor/cat_OBUF[0]_inst_i_1_2
    SLICE_X4Y78          LUT5 (Prop_lut5_I2_O)        0.352     8.278 r  afisor/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.840     9.119    afisor/sel0[0]
    SLICE_X1Y78          LUT4 (Prop_lut4_I2_O)        0.360     9.479 r  afisor/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.023    12.502    cat_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.752    16.254 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.254    cat[3]
    K13                                                               r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UCC/puncte_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.780ns  (logic 5.217ns (48.397%)  route 5.563ns (51.603%))
  Logic Levels:           4  (LUT4=1 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.707     5.310    UCC/clk_IBUF_BUFG
    SLICE_X3Y76          FDCE                                         r  UCC/puncte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDCE (Prop_fdce_C_Q)         0.419     5.729 r  UCC/puncte_reg[2]/Q
                         net (fo=10, routed)          1.195     6.923    UCC/puncte_reg[2]
    SLICE_X4Y78          LUT5 (Prop_lut5_I1_O)        0.329     7.252 r  UCC/g0_b0/O
                         net (fo=1, routed)           0.674     7.926    afisor/cat_OBUF[0]_inst_i_1_2
    SLICE_X4Y78          LUT5 (Prop_lut5_I2_O)        0.352     8.278 r  afisor/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.981     9.260    afisor/sel0[0]
    SLICE_X1Y77          LUT4 (Prop_lut4_I3_O)        0.360     9.620 r  afisor/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.713    12.333    cat_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.757    16.090 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.090    cat[1]
    R10                                                               r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UCC/puncte_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.517ns  (logic 5.009ns (47.628%)  route 5.508ns (52.372%))
  Logic Levels:           4  (LUT4=1 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.707     5.310    UCC/clk_IBUF_BUFG
    SLICE_X3Y76          FDCE                                         r  UCC/puncte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDCE (Prop_fdce_C_Q)         0.419     5.729 r  UCC/puncte_reg[2]/Q
                         net (fo=10, routed)          1.195     6.923    UCC/puncte_reg[2]
    SLICE_X4Y78          LUT5 (Prop_lut5_I1_O)        0.329     7.252 r  UCC/g0_b0/O
                         net (fo=1, routed)           0.674     7.926    afisor/cat_OBUF[0]_inst_i_1_2
    SLICE_X4Y78          LUT5 (Prop_lut5_I2_O)        0.352     8.278 r  afisor/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.981     9.260    afisor/sel0[0]
    SLICE_X1Y77          LUT4 (Prop_lut4_I2_O)        0.332     9.592 r  afisor/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.658    12.250    cat_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    15.827 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.827    cat[0]
    T10                                                               r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UCC/puncte_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.384ns  (logic 5.229ns (50.351%)  route 5.156ns (49.649%))
  Logic Levels:           4  (LUT4=1 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.707     5.310    UCC/clk_IBUF_BUFG
    SLICE_X3Y76          FDCE                                         r  UCC/puncte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDCE (Prop_fdce_C_Q)         0.419     5.729 r  UCC/puncte_reg[2]/Q
                         net (fo=10, routed)          1.195     6.923    UCC/puncte_reg[2]
    SLICE_X4Y78          LUT5 (Prop_lut5_I1_O)        0.329     7.252 r  UCC/g0_b0/O
                         net (fo=1, routed)           0.674     7.926    afisor/cat_OBUF[0]_inst_i_1_2
    SLICE_X4Y78          LUT5 (Prop_lut5_I2_O)        0.352     8.278 r  afisor/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.980     9.259    afisor/sel0[0]
    SLICE_X1Y77          LUT4 (Prop_lut4_I2_O)        0.360     9.619 r  afisor/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.307    11.925    cat_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.769    15.694 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.694    cat[5]
    T11                                                               r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UCC/puncte_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.935ns  (logic 4.925ns (49.574%)  route 5.010ns (50.426%))
  Logic Levels:           4  (LUT4=1 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.707     5.310    UCC/clk_IBUF_BUFG
    SLICE_X3Y76          FDCE                                         r  UCC/puncte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDCE (Prop_fdce_C_Q)         0.419     5.729 r  UCC/puncte_reg[2]/Q
                         net (fo=10, routed)          1.195     6.923    UCC/puncte_reg[2]
    SLICE_X4Y78          LUT5 (Prop_lut5_I1_O)        0.329     7.252 f  UCC/g0_b0/O
                         net (fo=1, routed)           0.674     7.926    afisor/cat_OBUF[0]_inst_i_1_2
    SLICE_X4Y78          LUT5 (Prop_lut5_I2_O)        0.352     8.278 f  afisor/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.840     9.119    afisor/sel0[0]
    SLICE_X1Y78          LUT4 (Prop_lut4_I1_O)        0.332     9.451 r  afisor/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.301    11.751    cat_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    15.245 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.245    cat[2]
    K16                                                               r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 afisor/Num_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.800ns  (logic 4.160ns (42.445%)  route 5.640ns (57.555%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.711     5.314    afisor/clk_IBUF_BUFG
    SLICE_X6Y79          FDRE                                         r  afisor/Num_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y79          FDRE (Prop_fdre_C_Q)         0.518     5.832 f  afisor/Num_reg[18]/Q
                         net (fo=14, routed)          0.854     6.686    afisor/Num_reg[18]
    SLICE_X5Y78          LUT3 (Prop_lut3_I0_O)        0.124     6.810 r  afisor/an_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.786    11.596    an_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518    15.113 r  an_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.113    an[6]
    K2                                                                r  an[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UCC/puncte_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.740ns  (logic 4.969ns (51.020%)  route 4.771ns (48.980%))
  Logic Levels:           4  (LUT4=1 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.707     5.310    UCC/clk_IBUF_BUFG
    SLICE_X3Y76          FDCE                                         r  UCC/puncte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDCE (Prop_fdce_C_Q)         0.419     5.729 r  UCC/puncte_reg[2]/Q
                         net (fo=10, routed)          1.195     6.923    UCC/puncte_reg[2]
    SLICE_X4Y78          LUT5 (Prop_lut5_I1_O)        0.329     7.252 r  UCC/g0_b0/O
                         net (fo=1, routed)           0.674     7.926    afisor/cat_OBUF[0]_inst_i_1_2
    SLICE_X4Y78          LUT5 (Prop_lut5_I2_O)        0.352     8.278 r  afisor/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.839     9.118    afisor/sel0[0]
    SLICE_X1Y78          LUT4 (Prop_lut4_I1_O)        0.332     9.450 r  afisor/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.063    11.512    cat_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    15.050 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.050    cat[6]
    L18                                                               r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UCC/puncte_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.563ns  (logic 4.966ns (51.922%)  route 4.598ns (48.078%))
  Logic Levels:           4  (LUT4=1 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.707     5.310    UCC/clk_IBUF_BUFG
    SLICE_X3Y76          FDCE                                         r  UCC/puncte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDCE (Prop_fdce_C_Q)         0.419     5.729 r  UCC/puncte_reg[2]/Q
                         net (fo=10, routed)          1.195     6.923    UCC/puncte_reg[2]
    SLICE_X4Y78          LUT5 (Prop_lut5_I1_O)        0.329     7.252 r  UCC/g0_b0/O
                         net (fo=1, routed)           0.674     7.926    afisor/cat_OBUF[0]_inst_i_1_2
    SLICE_X4Y78          LUT5 (Prop_lut5_I2_O)        0.352     8.278 r  afisor/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.980     9.259    afisor/sel0[0]
    SLICE_X1Y77          LUT4 (Prop_lut4_I3_O)        0.332     9.591 r  afisor/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.749    11.340    cat_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    14.873 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.873    cat[4]
    P15                                                               r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 afisor/Num_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.706ns  (logic 4.444ns (51.047%)  route 4.262ns (48.953%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.711     5.314    afisor/clk_IBUF_BUFG
    SLICE_X6Y79          FDRE                                         r  afisor/Num_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y79          FDRE (Prop_fdre_C_Q)         0.518     5.832 r  afisor/Num_reg[19]/Q
                         net (fo=14, routed)          1.549     7.381    afisor/Num_reg[19]
    SLICE_X0Y79          LUT3 (Prop_lut3_I0_O)        0.150     7.531 r  afisor/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.713    10.244    an_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.776    14.020 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.020    an[2]
    T9                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UCC/stare_curenta_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.360ns  (logic 4.195ns (50.173%)  route 4.166ns (49.827%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.707     5.310    UCC/clk_IBUF_BUFG
    SLICE_X2Y76          FDCE                                         r  UCC/stare_curenta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDCE (Prop_fdce_C_Q)         0.518     5.828 r  UCC/stare_curenta_reg/Q
                         net (fo=48, routed)          1.317     7.145    UCC/stare_curenta
    SLICE_X0Y78          LUT5 (Prop_lut5_I0_O)        0.124     7.269 r  UCC/led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.849    10.117    led_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553    13.670 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.670    led[2]
    J13                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 afisor/Num_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.026ns  (logic 1.460ns (72.033%)  route 0.567ns (27.967%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.594     1.513    afisor/clk_IBUF_BUFG
    SLICE_X6Y79          FDRE                                         r  afisor/Num_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y79          FDRE (Prop_fdre_C_Q)         0.164     1.677 f  afisor/Num_reg[19]/Q
                         net (fo=14, routed)          0.158     1.836    afisor/Num_reg[19]
    SLICE_X4Y78          LUT3 (Prop_lut3_I2_O)        0.045     1.881 r  afisor/an_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.408     2.289    an_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     3.540 r  an_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.540    an[4]
    P14                                                               r  an[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UCC/counter_index_harciogi_reg_rep[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.138ns  (logic 1.479ns (69.203%)  route 0.658ns (30.797%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.594     1.513    UCC/clk_IBUF_BUFG
    SLICE_X0Y77          FDCE                                         r  UCC/counter_index_harciogi_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.128     1.641 f  UCC/counter_index_harciogi_reg_rep[0]/Q
                         net (fo=17, routed)          0.224     1.866    UCC/counter_index_harciogi[0]
    SLICE_X1Y76          LUT5 (Prop_lut5_I3_O)        0.099     1.965 r  UCC/led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.434     2.399    led_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.252     3.651 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.651    led[4]
    R18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UCC/counter_index_harciogi_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.163ns  (logic 1.508ns (69.712%)  route 0.655ns (30.288%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.594     1.513    UCC/clk_IBUF_BUFG
    SLICE_X0Y77          FDCE                                         r  UCC/counter_index_harciogi_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  UCC/counter_index_harciogi_reg[1]/Q
                         net (fo=23, routed)          0.229     1.884    UCC/counter_index_harciogi[1]
    SLICE_X0Y78          LUT5 (Prop_lut5_I4_O)        0.049     1.933 r  UCC/led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.426     2.359    led_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.318     3.677 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.677    led[3]
    N14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UCC/counter_index_harciogi_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.167ns  (logic 1.441ns (66.482%)  route 0.726ns (33.518%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.594     1.513    UCC/clk_IBUF_BUFG
    SLICE_X0Y77          FDCE                                         r  UCC/counter_index_harciogi_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.141     1.654 f  UCC/counter_index_harciogi_reg[1]/Q
                         net (fo=23, routed)          0.369     2.023    UCC/counter_index_harciogi[1]
    SLICE_X0Y74          LUT4 (Prop_lut4_I3_O)        0.045     2.068 r  UCC/led_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.357     2.426    led_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         1.255     3.681 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.681    led[9]
    T15                                                               r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UCC/counter_index_harciogi_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.247ns  (logic 1.442ns (64.156%)  route 0.805ns (35.844%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.594     1.513    UCC/clk_IBUF_BUFG
    SLICE_X0Y77          FDCE                                         r  UCC/counter_index_harciogi_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  UCC/counter_index_harciogi_reg[1]/Q
                         net (fo=23, routed)          0.378     2.033    UCC/counter_index_harciogi[1]
    SLICE_X0Y74          LUT5 (Prop_lut5_I4_O)        0.045     2.078 r  UCC/led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.427     2.505    led_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.256     3.760 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.760    led[6]
    U17                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UCC/counter_index_harciogi_reg_rep[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.300ns  (logic 1.544ns (67.138%)  route 0.756ns (32.862%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.594     1.513    UCC/clk_IBUF_BUFG
    SLICE_X0Y77          FDCE                                         r  UCC/counter_index_harciogi_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.128     1.641 r  UCC/counter_index_harciogi_reg_rep[0]/Q
                         net (fo=17, routed)          0.224     1.866    UCC/counter_index_harciogi[0]
    SLICE_X1Y76          LUT5 (Prop_lut5_I4_O)        0.102     1.968 r  UCC/led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.532     2.499    led_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         1.314     3.814 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.814    led[5]
    V17                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UCC/stare_curenta_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.322ns  (logic 1.462ns (62.963%)  route 0.860ns (37.037%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.592     1.511    UCC/clk_IBUF_BUFG
    SLICE_X2Y76          FDCE                                         r  UCC/stare_curenta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDCE (Prop_fdce_C_Q)         0.164     1.675 r  UCC/stare_curenta_reg/Q
                         net (fo=48, routed)          0.173     1.848    UCC/stare_curenta
    SLICE_X1Y75          LUT3 (Prop_lut3_I0_O)        0.045     1.893 r  UCC/led_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           0.687     2.580    led_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         1.253     3.833 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.833    led[10]
    U14                                                               r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UCC/counter_index_harciogi_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.329ns  (logic 1.505ns (64.627%)  route 0.824ns (35.373%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.594     1.513    UCC/clk_IBUF_BUFG
    SLICE_X0Y77          FDCE                                         r  UCC/counter_index_harciogi_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  UCC/counter_index_harciogi_reg[1]/Q
                         net (fo=23, routed)          0.378     2.033    UCC/counter_index_harciogi[1]
    SLICE_X0Y74          LUT5 (Prop_lut5_I4_O)        0.046     2.079 r  UCC/led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.445     2.524    led_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         1.318     3.842 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.842    led[7]
    U16                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UCC/counter_index_harciogi_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.358ns  (logic 1.407ns (59.682%)  route 0.951ns (40.318%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.594     1.513    UCC/clk_IBUF_BUFG
    SLICE_X0Y77          FDCE                                         r  UCC/counter_index_harciogi_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.141     1.654 f  UCC/counter_index_harciogi_reg[1]/Q
                         net (fo=23, routed)          0.228     1.883    UCC/counter_index_harciogi[1]
    SLICE_X0Y78          LUT5 (Prop_lut5_I4_O)        0.045     1.928 r  UCC/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.722     2.650    led_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     3.871 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.871    led[0]
    H17                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UCC/counter_index_harciogi_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.359ns  (logic 1.501ns (63.650%)  route 0.857ns (36.350%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.594     1.513    UCC/clk_IBUF_BUFG
    SLICE_X0Y77          FDCE                                         r  UCC/counter_index_harciogi_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.141     1.654 f  UCC/counter_index_harciogi_reg[1]/Q
                         net (fo=23, routed)          0.369     2.023    UCC/counter_index_harciogi[1]
    SLICE_X0Y74          LUT4 (Prop_lut4_I2_O)        0.045     2.068 r  UCC/led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.488     2.557    led_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         1.315     3.872 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.872    led[8]
    V16                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            UCC/intensitate_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.333ns  (logic 2.114ns (25.369%)  route 6.219ns (74.631%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT6=3)
  Clock Path Skew:        5.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  sw_IBUF[8]_inst/O
                         net (fo=1, routed)           4.659     5.641    UCC/sw_IBUF[8]
    SLICE_X1Y75          LUT6 (Prop_lut6_I1_O)        0.124     5.765 r  UCC/eqOp_carry_i_6/O
                         net (fo=1, routed)           0.420     6.185    UCC/eqOp_carry_i_6_n_0
    SLICE_X0Y75          LUT6 (Prop_lut6_I5_O)        0.124     6.309 r  UCC/eqOp_carry_i_2/O
                         net (fo=1, routed)           0.000     6.309    UCC/eqOp_carry_i_2_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.707 r  UCC/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     6.707    UCC/eqOp_carry_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.864 r  UCC/eqOp_carry__0/CO[1]
                         net (fo=4, routed)           1.140     8.004    UCC/eqOp
    SLICE_X4Y79          LUT6 (Prop_lut6_I0_O)        0.329     8.333 r  UCC/intensitate[0]_i_1/O
                         net (fo=1, routed)           0.000     8.333    UCC/intensitate[0]_i_1_n_0
    SLICE_X4Y79          FDCE                                         r  UCC/intensitate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.592     5.015    UCC/clk_IBUF_BUFG
    SLICE_X4Y79          FDCE                                         r  UCC/intensitate_reg[0]/C

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            UCC/counter_index_harciogi_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.165ns  (logic 2.114ns (25.893%)  route 6.050ns (74.107%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        5.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  sw_IBUF[8]_inst/O
                         net (fo=1, routed)           4.659     5.641    UCC/sw_IBUF[8]
    SLICE_X1Y75          LUT6 (Prop_lut6_I1_O)        0.124     5.765 r  UCC/eqOp_carry_i_6/O
                         net (fo=1, routed)           0.420     6.185    UCC/eqOp_carry_i_6_n_0
    SLICE_X0Y75          LUT6 (Prop_lut6_I5_O)        0.124     6.309 r  UCC/eqOp_carry_i_2/O
                         net (fo=1, routed)           0.000     6.309    UCC/eqOp_carry_i_2_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.707 r  UCC/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     6.707    UCC/eqOp_carry_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.864 r  UCC/eqOp_carry__0/CO[1]
                         net (fo=4, routed)           0.413     7.277    UCC/eqOp
    SLICE_X3Y77          LUT3 (Prop_lut3_I2_O)        0.329     7.606 r  UCC/counter_index_harciogi_rep[0]_i_1/O
                         net (fo=11, routed)          0.558     8.165    UCC/counter_index_harciogi__0
    SLICE_X0Y77          FDCE                                         r  UCC/counter_index_harciogi_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.591     5.014    UCC/clk_IBUF_BUFG
    SLICE_X0Y77          FDCE                                         r  UCC/counter_index_harciogi_reg[0]/C

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            UCC/counter_index_harciogi_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.165ns  (logic 2.114ns (25.893%)  route 6.050ns (74.107%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        5.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  sw_IBUF[8]_inst/O
                         net (fo=1, routed)           4.659     5.641    UCC/sw_IBUF[8]
    SLICE_X1Y75          LUT6 (Prop_lut6_I1_O)        0.124     5.765 r  UCC/eqOp_carry_i_6/O
                         net (fo=1, routed)           0.420     6.185    UCC/eqOp_carry_i_6_n_0
    SLICE_X0Y75          LUT6 (Prop_lut6_I5_O)        0.124     6.309 r  UCC/eqOp_carry_i_2/O
                         net (fo=1, routed)           0.000     6.309    UCC/eqOp_carry_i_2_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.707 r  UCC/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     6.707    UCC/eqOp_carry_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.864 r  UCC/eqOp_carry__0/CO[1]
                         net (fo=4, routed)           0.413     7.277    UCC/eqOp
    SLICE_X3Y77          LUT3 (Prop_lut3_I2_O)        0.329     7.606 r  UCC/counter_index_harciogi_rep[0]_i_1/O
                         net (fo=11, routed)          0.558     8.165    UCC/counter_index_harciogi__0
    SLICE_X0Y77          FDCE                                         r  UCC/counter_index_harciogi_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.591     5.014    UCC/clk_IBUF_BUFG
    SLICE_X0Y77          FDCE                                         r  UCC/counter_index_harciogi_reg[1]/C

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            UCC/counter_index_harciogi_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.165ns  (logic 2.114ns (25.893%)  route 6.050ns (74.107%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        5.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  sw_IBUF[8]_inst/O
                         net (fo=1, routed)           4.659     5.641    UCC/sw_IBUF[8]
    SLICE_X1Y75          LUT6 (Prop_lut6_I1_O)        0.124     5.765 r  UCC/eqOp_carry_i_6/O
                         net (fo=1, routed)           0.420     6.185    UCC/eqOp_carry_i_6_n_0
    SLICE_X0Y75          LUT6 (Prop_lut6_I5_O)        0.124     6.309 r  UCC/eqOp_carry_i_2/O
                         net (fo=1, routed)           0.000     6.309    UCC/eqOp_carry_i_2_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.707 r  UCC/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     6.707    UCC/eqOp_carry_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.864 r  UCC/eqOp_carry__0/CO[1]
                         net (fo=4, routed)           0.413     7.277    UCC/eqOp
    SLICE_X3Y77          LUT3 (Prop_lut3_I2_O)        0.329     7.606 r  UCC/counter_index_harciogi_rep[0]_i_1/O
                         net (fo=11, routed)          0.558     8.165    UCC/counter_index_harciogi__0
    SLICE_X0Y77          FDCE                                         r  UCC/counter_index_harciogi_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.591     5.014    UCC/clk_IBUF_BUFG
    SLICE_X0Y77          FDCE                                         r  UCC/counter_index_harciogi_reg[2]/C

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            UCC/counter_index_harciogi_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.165ns  (logic 2.114ns (25.893%)  route 6.050ns (74.107%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        5.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  sw_IBUF[8]_inst/O
                         net (fo=1, routed)           4.659     5.641    UCC/sw_IBUF[8]
    SLICE_X1Y75          LUT6 (Prop_lut6_I1_O)        0.124     5.765 r  UCC/eqOp_carry_i_6/O
                         net (fo=1, routed)           0.420     6.185    UCC/eqOp_carry_i_6_n_0
    SLICE_X0Y75          LUT6 (Prop_lut6_I5_O)        0.124     6.309 r  UCC/eqOp_carry_i_2/O
                         net (fo=1, routed)           0.000     6.309    UCC/eqOp_carry_i_2_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.707 r  UCC/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     6.707    UCC/eqOp_carry_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.864 r  UCC/eqOp_carry__0/CO[1]
                         net (fo=4, routed)           0.413     7.277    UCC/eqOp
    SLICE_X3Y77          LUT3 (Prop_lut3_I2_O)        0.329     7.606 r  UCC/counter_index_harciogi_rep[0]_i_1/O
                         net (fo=11, routed)          0.558     8.165    UCC/counter_index_harciogi__0
    SLICE_X0Y77          FDCE                                         r  UCC/counter_index_harciogi_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.591     5.014    UCC/clk_IBUF_BUFG
    SLICE_X0Y77          FDCE                                         r  UCC/counter_index_harciogi_reg[3]/C

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            UCC/counter_index_harciogi_reg_rep[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.165ns  (logic 2.114ns (25.893%)  route 6.050ns (74.107%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        5.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  sw_IBUF[8]_inst/O
                         net (fo=1, routed)           4.659     5.641    UCC/sw_IBUF[8]
    SLICE_X1Y75          LUT6 (Prop_lut6_I1_O)        0.124     5.765 r  UCC/eqOp_carry_i_6/O
                         net (fo=1, routed)           0.420     6.185    UCC/eqOp_carry_i_6_n_0
    SLICE_X0Y75          LUT6 (Prop_lut6_I5_O)        0.124     6.309 r  UCC/eqOp_carry_i_2/O
                         net (fo=1, routed)           0.000     6.309    UCC/eqOp_carry_i_2_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.707 r  UCC/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     6.707    UCC/eqOp_carry_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.864 r  UCC/eqOp_carry__0/CO[1]
                         net (fo=4, routed)           0.413     7.277    UCC/eqOp
    SLICE_X3Y77          LUT3 (Prop_lut3_I2_O)        0.329     7.606 r  UCC/counter_index_harciogi_rep[0]_i_1/O
                         net (fo=11, routed)          0.558     8.165    UCC/counter_index_harciogi__0
    SLICE_X0Y77          FDCE                                         r  UCC/counter_index_harciogi_reg_rep[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.591     5.014    UCC/clk_IBUF_BUFG
    SLICE_X0Y77          FDCE                                         r  UCC/counter_index_harciogi_reg_rep[0]/C

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            UCC/puncte_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.089ns  (logic 2.114ns (26.136%)  route 5.975ns (73.864%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  sw_IBUF[8]_inst/O
                         net (fo=1, routed)           4.659     5.641    UCC/sw_IBUF[8]
    SLICE_X1Y75          LUT6 (Prop_lut6_I1_O)        0.124     5.765 r  UCC/eqOp_carry_i_6/O
                         net (fo=1, routed)           0.420     6.185    UCC/eqOp_carry_i_6_n_0
    SLICE_X0Y75          LUT6 (Prop_lut6_I5_O)        0.124     6.309 r  UCC/eqOp_carry_i_2/O
                         net (fo=1, routed)           0.000     6.309    UCC/eqOp_carry_i_2_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.707 r  UCC/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     6.707    UCC/eqOp_carry_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.864 r  UCC/eqOp_carry__0/CO[1]
                         net (fo=4, routed)           0.413     7.277    UCC/eqOp
    SLICE_X3Y77          LUT3 (Prop_lut3_I2_O)        0.329     7.606 r  UCC/counter_index_harciogi_rep[0]_i_1/O
                         net (fo=11, routed)          0.482     8.089    UCC/counter_index_harciogi__0
    SLICE_X3Y78          FDCE                                         r  UCC/puncte_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.593     5.016    UCC/clk_IBUF_BUFG
    SLICE_X3Y78          FDCE                                         r  UCC/puncte_reg[3]/C

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            UCC/puncte_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.089ns  (logic 2.114ns (26.136%)  route 5.975ns (73.864%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  sw_IBUF[8]_inst/O
                         net (fo=1, routed)           4.659     5.641    UCC/sw_IBUF[8]
    SLICE_X1Y75          LUT6 (Prop_lut6_I1_O)        0.124     5.765 r  UCC/eqOp_carry_i_6/O
                         net (fo=1, routed)           0.420     6.185    UCC/eqOp_carry_i_6_n_0
    SLICE_X0Y75          LUT6 (Prop_lut6_I5_O)        0.124     6.309 r  UCC/eqOp_carry_i_2/O
                         net (fo=1, routed)           0.000     6.309    UCC/eqOp_carry_i_2_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.707 r  UCC/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     6.707    UCC/eqOp_carry_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.864 r  UCC/eqOp_carry__0/CO[1]
                         net (fo=4, routed)           0.413     7.277    UCC/eqOp
    SLICE_X3Y77          LUT3 (Prop_lut3_I2_O)        0.329     7.606 r  UCC/counter_index_harciogi_rep[0]_i_1/O
                         net (fo=11, routed)          0.482     8.089    UCC/counter_index_harciogi__0
    SLICE_X3Y78          FDCE                                         r  UCC/puncte_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.593     5.016    UCC/clk_IBUF_BUFG
    SLICE_X3Y78          FDCE                                         r  UCC/puncte_reg[4]/C

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            UCC/puncte_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.089ns  (logic 2.114ns (26.136%)  route 5.975ns (73.864%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  sw_IBUF[8]_inst/O
                         net (fo=1, routed)           4.659     5.641    UCC/sw_IBUF[8]
    SLICE_X1Y75          LUT6 (Prop_lut6_I1_O)        0.124     5.765 r  UCC/eqOp_carry_i_6/O
                         net (fo=1, routed)           0.420     6.185    UCC/eqOp_carry_i_6_n_0
    SLICE_X0Y75          LUT6 (Prop_lut6_I5_O)        0.124     6.309 r  UCC/eqOp_carry_i_2/O
                         net (fo=1, routed)           0.000     6.309    UCC/eqOp_carry_i_2_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.707 r  UCC/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     6.707    UCC/eqOp_carry_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.864 r  UCC/eqOp_carry__0/CO[1]
                         net (fo=4, routed)           0.413     7.277    UCC/eqOp
    SLICE_X3Y77          LUT3 (Prop_lut3_I2_O)        0.329     7.606 r  UCC/counter_index_harciogi_rep[0]_i_1/O
                         net (fo=11, routed)          0.482     8.089    UCC/counter_index_harciogi__0
    SLICE_X3Y78          FDCE                                         r  UCC/puncte_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.593     5.016    UCC/clk_IBUF_BUFG
    SLICE_X3Y78          FDCE                                         r  UCC/puncte_reg[5]/C

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            UCC/puncte_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.949ns  (logic 2.114ns (26.596%)  route 5.835ns (73.404%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        5.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  sw_IBUF[8]_inst/O
                         net (fo=1, routed)           4.659     5.641    UCC/sw_IBUF[8]
    SLICE_X1Y75          LUT6 (Prop_lut6_I1_O)        0.124     5.765 r  UCC/eqOp_carry_i_6/O
                         net (fo=1, routed)           0.420     6.185    UCC/eqOp_carry_i_6_n_0
    SLICE_X0Y75          LUT6 (Prop_lut6_I5_O)        0.124     6.309 r  UCC/eqOp_carry_i_2/O
                         net (fo=1, routed)           0.000     6.309    UCC/eqOp_carry_i_2_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.707 r  UCC/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     6.707    UCC/eqOp_carry_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.864 r  UCC/eqOp_carry__0/CO[1]
                         net (fo=4, routed)           0.413     7.277    UCC/eqOp
    SLICE_X3Y77          LUT3 (Prop_lut3_I2_O)        0.329     7.606 r  UCC/counter_index_harciogi_rep[0]_i_1/O
                         net (fo=11, routed)          0.342     7.949    UCC/counter_index_harciogi__0
    SLICE_X3Y76          FDCE                                         r  UCC/puncte_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.590     5.013    UCC/clk_IBUF_BUFG
    SLICE_X3Y76          FDCE                                         r  UCC/puncte_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            btn_reset/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.603ns  (logic 0.244ns (40.507%)  route 0.359ns (59.493%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           0.359     0.603    btn_reset/btn_IBUF[0]
    SLICE_X3Y77          FDRE                                         r  btn_reset/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.864     2.029    btn_reset/clk_IBUF_BUFG
    SLICE_X3Y77          FDRE                                         r  btn_reset/Q1_reg/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            btn_start/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.780ns  (logic 0.254ns (32.520%)  route 0.526ns (67.480%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  btn_IBUF[1]_inst/O
                         net (fo=1, routed)           0.526     0.780    btn_start/btn_IBUF[0]
    SLICE_X1Y77          FDRE                                         r  btn_start/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.864     2.029    btn_start/clk_IBUF_BUFG
    SLICE_X1Y77          FDRE                                         r  btn_start/Q1_reg/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            UCC/puncte_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.328ns  (logic 0.604ns (45.471%)  route 0.724ns (54.529%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  sw_IBUF[3]_inst/O
                         net (fo=1, routed)           0.456     0.701    UCC/sw_IBUF[3]
    SLICE_X0Y75          LUT6 (Prop_lut6_I0_O)        0.045     0.746 r  UCC/eqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     0.746    UCC/eqOp_carry_i_3_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.901 r  UCC/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     0.901    UCC/eqOp_carry_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.946 r  UCC/eqOp_carry__0/CO[1]
                         net (fo=4, routed)           0.146     1.092    UCC/eqOp
    SLICE_X3Y77          LUT3 (Prop_lut3_I2_O)        0.114     1.206 r  UCC/counter_index_harciogi_rep[0]_i_1/O
                         net (fo=11, routed)          0.122     1.328    UCC/counter_index_harciogi__0
    SLICE_X3Y76          FDCE                                         r  UCC/puncte_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.862     2.027    UCC/clk_IBUF_BUFG
    SLICE_X3Y76          FDCE                                         r  UCC/puncte_reg[0]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            UCC/puncte_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.328ns  (logic 0.604ns (45.471%)  route 0.724ns (54.529%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  sw_IBUF[3]_inst/O
                         net (fo=1, routed)           0.456     0.701    UCC/sw_IBUF[3]
    SLICE_X0Y75          LUT6 (Prop_lut6_I0_O)        0.045     0.746 r  UCC/eqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     0.746    UCC/eqOp_carry_i_3_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.901 r  UCC/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     0.901    UCC/eqOp_carry_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.946 r  UCC/eqOp_carry__0/CO[1]
                         net (fo=4, routed)           0.146     1.092    UCC/eqOp
    SLICE_X3Y77          LUT3 (Prop_lut3_I2_O)        0.114     1.206 r  UCC/counter_index_harciogi_rep[0]_i_1/O
                         net (fo=11, routed)          0.122     1.328    UCC/counter_index_harciogi__0
    SLICE_X3Y76          FDCE                                         r  UCC/puncte_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.862     2.027    UCC/clk_IBUF_BUFG
    SLICE_X3Y76          FDCE                                         r  UCC/puncte_reg[1]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            UCC/puncte_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.328ns  (logic 0.604ns (45.471%)  route 0.724ns (54.529%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  sw_IBUF[3]_inst/O
                         net (fo=1, routed)           0.456     0.701    UCC/sw_IBUF[3]
    SLICE_X0Y75          LUT6 (Prop_lut6_I0_O)        0.045     0.746 r  UCC/eqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     0.746    UCC/eqOp_carry_i_3_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.901 r  UCC/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     0.901    UCC/eqOp_carry_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.946 r  UCC/eqOp_carry__0/CO[1]
                         net (fo=4, routed)           0.146     1.092    UCC/eqOp
    SLICE_X3Y77          LUT3 (Prop_lut3_I2_O)        0.114     1.206 r  UCC/counter_index_harciogi_rep[0]_i_1/O
                         net (fo=11, routed)          0.122     1.328    UCC/counter_index_harciogi__0
    SLICE_X3Y76          FDCE                                         r  UCC/puncte_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.862     2.027    UCC/clk_IBUF_BUFG
    SLICE_X3Y76          FDCE                                         r  UCC/puncte_reg[2]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            UCC/intensitate_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.352ns  (logic 0.604ns (44.678%)  route 0.748ns (55.322%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT6=2)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  sw_IBUF[3]_inst/O
                         net (fo=1, routed)           0.456     0.701    UCC/sw_IBUF[3]
    SLICE_X0Y75          LUT6 (Prop_lut6_I0_O)        0.045     0.746 r  UCC/eqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     0.746    UCC/eqOp_carry_i_3_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.901 r  UCC/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     0.901    UCC/eqOp_carry_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.946 r  UCC/eqOp_carry__0/CO[1]
                         net (fo=4, routed)           0.292     1.238    UCC/eqOp
    SLICE_X4Y79          LUT6 (Prop_lut6_I5_O)        0.114     1.352 r  UCC/intensitate[1]_i_1/O
                         net (fo=1, routed)           0.000     1.352    UCC/intensitate[1]_i_1_n_0
    SLICE_X4Y79          FDCE                                         r  UCC/intensitate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.863     2.028    UCC/clk_IBUF_BUFG
    SLICE_X4Y79          FDCE                                         r  UCC/intensitate_reg[1]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            UCC/intensitate_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.353ns  (logic 0.604ns (44.645%)  route 0.749ns (55.355%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT6=2)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  sw_IBUF[3]_inst/O
                         net (fo=1, routed)           0.456     0.701    UCC/sw_IBUF[3]
    SLICE_X0Y75          LUT6 (Prop_lut6_I0_O)        0.045     0.746 r  UCC/eqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     0.746    UCC/eqOp_carry_i_3_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.901 r  UCC/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     0.901    UCC/eqOp_carry_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.946 r  UCC/eqOp_carry__0/CO[1]
                         net (fo=4, routed)           0.293     1.239    UCC/eqOp
    SLICE_X4Y79          LUT6 (Prop_lut6_I5_O)        0.114     1.353 r  UCC/intensitate[2]_i_1/O
                         net (fo=1, routed)           0.000     1.353    UCC/intensitate[2]_i_1_n_0
    SLICE_X4Y79          FDCE                                         r  UCC/intensitate_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.863     2.028    UCC/clk_IBUF_BUFG
    SLICE_X4Y79          FDCE                                         r  UCC/intensitate_reg[2]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            UCC/puncte_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.380ns  (logic 0.604ns (43.762%)  route 0.776ns (56.238%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  sw_IBUF[3]_inst/O
                         net (fo=1, routed)           0.456     0.701    UCC/sw_IBUF[3]
    SLICE_X0Y75          LUT6 (Prop_lut6_I0_O)        0.045     0.746 r  UCC/eqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     0.746    UCC/eqOp_carry_i_3_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.901 r  UCC/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     0.901    UCC/eqOp_carry_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.946 r  UCC/eqOp_carry__0/CO[1]
                         net (fo=4, routed)           0.146     1.092    UCC/eqOp
    SLICE_X3Y77          LUT3 (Prop_lut3_I2_O)        0.114     1.206 r  UCC/counter_index_harciogi_rep[0]_i_1/O
                         net (fo=11, routed)          0.174     1.380    UCC/counter_index_harciogi__0
    SLICE_X3Y78          FDCE                                         r  UCC/puncte_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.865     2.030    UCC/clk_IBUF_BUFG
    SLICE_X3Y78          FDCE                                         r  UCC/puncte_reg[3]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            UCC/puncte_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.380ns  (logic 0.604ns (43.762%)  route 0.776ns (56.238%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  sw_IBUF[3]_inst/O
                         net (fo=1, routed)           0.456     0.701    UCC/sw_IBUF[3]
    SLICE_X0Y75          LUT6 (Prop_lut6_I0_O)        0.045     0.746 r  UCC/eqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     0.746    UCC/eqOp_carry_i_3_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.901 r  UCC/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     0.901    UCC/eqOp_carry_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.946 r  UCC/eqOp_carry__0/CO[1]
                         net (fo=4, routed)           0.146     1.092    UCC/eqOp
    SLICE_X3Y77          LUT3 (Prop_lut3_I2_O)        0.114     1.206 r  UCC/counter_index_harciogi_rep[0]_i_1/O
                         net (fo=11, routed)          0.174     1.380    UCC/counter_index_harciogi__0
    SLICE_X3Y78          FDCE                                         r  UCC/puncte_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.865     2.030    UCC/clk_IBUF_BUFG
    SLICE_X3Y78          FDCE                                         r  UCC/puncte_reg[4]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            UCC/puncte_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.380ns  (logic 0.604ns (43.762%)  route 0.776ns (56.238%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  sw_IBUF[3]_inst/O
                         net (fo=1, routed)           0.456     0.701    UCC/sw_IBUF[3]
    SLICE_X0Y75          LUT6 (Prop_lut6_I0_O)        0.045     0.746 r  UCC/eqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     0.746    UCC/eqOp_carry_i_3_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.901 r  UCC/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     0.901    UCC/eqOp_carry_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.946 r  UCC/eqOp_carry__0/CO[1]
                         net (fo=4, routed)           0.146     1.092    UCC/eqOp
    SLICE_X3Y77          LUT3 (Prop_lut3_I2_O)        0.114     1.206 r  UCC/counter_index_harciogi_rep[0]_i_1/O
                         net (fo=11, routed)          0.174     1.380    UCC/counter_index_harciogi__0
    SLICE_X3Y78          FDCE                                         r  UCC/puncte_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.865     2.030    UCC/clk_IBUF_BUFG
    SLICE_X3Y78          FDCE                                         r  UCC/puncte_reg[5]/C





