/// Auto-generated bit field definitions for RSTC
/// Family: same70
/// Vendor: Microchip Technology
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

#include "hal/utils/bitfield.hpp"

namespace alloy::hal::atmel::same70::rstc {

using namespace alloy::hal::bitfields;

// ============================================================================
// RSTC Bit Field Definitions
// ============================================================================

/// CR - Control Register
namespace cr {
/// Processor Reset
/// Position: 0, Width: 1
using PROCRST = BitField<0, 1>;
constexpr uint32_t PROCRST_Pos = 0;
constexpr uint32_t PROCRST_Msk = PROCRST::mask;

/// External Reset
/// Position: 3, Width: 1
using EXTRST = BitField<3, 1>;
constexpr uint32_t EXTRST_Pos = 3;
constexpr uint32_t EXTRST_Msk = EXTRST::mask;

/// System Reset Key
/// Position: 24, Width: 8
using KEY = BitField<24, 8>;
constexpr uint32_t KEY_Pos = 24;
constexpr uint32_t KEY_Msk = KEY::mask;
/// Enumerated values for KEY
namespace key {
constexpr uint32_t PASSWD = 165;
}

}  // namespace cr

/// SR - Status Register
namespace sr {
/// User Reset Status
/// Position: 0, Width: 1
using URSTS = BitField<0, 1>;
constexpr uint32_t URSTS_Pos = 0;
constexpr uint32_t URSTS_Msk = URSTS::mask;

/// Reset Type
/// Position: 8, Width: 3
using RSTTYP = BitField<8, 3>;
constexpr uint32_t RSTTYP_Pos = 8;
constexpr uint32_t RSTTYP_Msk = RSTTYP::mask;
/// Enumerated values for RSTTYP
namespace rsttyp {
constexpr uint32_t GENERAL_RST = 0;
constexpr uint32_t BACKUP_RST = 1;
constexpr uint32_t WDT_RST = 2;
constexpr uint32_t SOFT_RST = 3;
constexpr uint32_t USER_RST = 4;
}  // namespace rsttyp

/// NRST Pin Level
/// Position: 16, Width: 1
using NRSTL = BitField<16, 1>;
constexpr uint32_t NRSTL_Pos = 16;
constexpr uint32_t NRSTL_Msk = NRSTL::mask;

/// Software Reset Command in Progress
/// Position: 17, Width: 1
using SRCMP = BitField<17, 1>;
constexpr uint32_t SRCMP_Pos = 17;
constexpr uint32_t SRCMP_Msk = SRCMP::mask;

}  // namespace sr

/// MR - Mode Register
namespace mr {
/// User Reset Enable
/// Position: 0, Width: 1
using URSTEN = BitField<0, 1>;
constexpr uint32_t URSTEN_Pos = 0;
constexpr uint32_t URSTEN_Msk = URSTEN::mask;

/// User Reset Interrupt Enable
/// Position: 4, Width: 1
using URSTIEN = BitField<4, 1>;
constexpr uint32_t URSTIEN_Pos = 4;
constexpr uint32_t URSTIEN_Msk = URSTIEN::mask;

/// External Reset Length
/// Position: 8, Width: 4
using ERSTL = BitField<8, 4>;
constexpr uint32_t ERSTL_Pos = 8;
constexpr uint32_t ERSTL_Msk = ERSTL::mask;

/// Write Access Password
/// Position: 24, Width: 8
using KEY = BitField<24, 8>;
constexpr uint32_t KEY_Pos = 24;
constexpr uint32_t KEY_Msk = KEY::mask;
/// Enumerated values for KEY
namespace key {
constexpr uint32_t PASSWD = 165;
}

}  // namespace mr

}  // namespace alloy::hal::atmel::same70::rstc
