

================================================================
== Vivado HLS Report for 'k2c_matmul_1'
================================================================
* Date:           Tue Apr 23 20:37:57 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Webmodel_final
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tsbv484-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.286|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         1|          -|          -|     ?|    no    |
        |- Loop 2     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 2.1  |    ?|    ?|        11|          6|          1|     ?|    yes   |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|    1566|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|     53|    1416|     917|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     257|
|Register         |        -|      -|    2213|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|     53|    3629|    2740|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      7|       1|       2|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------+----------------------+---------+-------+-----+-----+
    |WebModel_fadd_32ncud_U81  |WebModel_fadd_32ncud  |        0|      2|  205|  203|
    |WebModel_fmul_32ndEe_U82  |WebModel_fmul_32ndEe  |        0|      3|  128|  129|
    |WebModel_mul_64nseOg_U85  |WebModel_mul_64nseOg  |        0|     16|  361|  195|
    |WebModel_mul_64s_bkb_U83  |WebModel_mul_64s_bkb  |        0|     16|  361|  195|
    |WebModel_mul_64s_bkb_U84  |WebModel_mul_64s_bkb  |        0|     16|  361|  195|
    +--------------------------+----------------------+---------+-------+-----+-----+
    |Total                     |                      |        0|     53| 1416|  917|
    +--------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+-----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+-----+------------+------------+
    |a10_fu_269_p2                    |     +    |      0|  0|   22|          15|           1|
    |indvar_flatten_next_fu_378_p2    |     +    |      0|  0|  135|         128|           1|
    |indvars_iv_next7_fu_485_p2       |     +    |      0|  0|   71|          64|          64|
    |indvars_iv_next9_fu_490_p2       |     +    |      0|  0|   71|          64|          64|
    |inner_k_outcols_4_ca_fu_363_p2   |     +    |      0|  0|   23|          16|          16|
    |inner_k_outcols_4_fu_358_p2      |     +    |      0|  0|   71|          64|          64|
    |inner_k_outcols_end_fu_368_p2    |     +    |      0|  0|   71|          64|          64|
    |inneridx_2_fu_336_p2             |     +    |      0|  0|   71|          64|          64|
    |j_1_fu_480_p2                    |     +    |      0|  0|   71|           1|          64|
    |k_1_fu_306_p2                    |     +    |      0|  0|   71|          64|           1|
    |outrowidx_2_fu_341_p2            |     +    |      0|  0|   71|          64|          64|
    |sum2_fu_470_p2                   |     +    |      0|  0|   16|          16|          16|
    |sum3_fu_453_p2                   |     +    |      0|  0|   21|          14|          14|
    |sum_cast_mid2_v_fu_418_p2        |     +    |      0|  0|   16|          14|          14|
    |sum_cast_mid2_v_v_fu_413_p2      |     +    |      0|  0|   16|          14|          14|
    |tmp_11_fu_396_p2                 |     +    |      0|  0|   71|          64|          64|
    |tmp_12_fu_423_p2                 |     +    |      0|  0|   71|          64|          64|
    |tmp_5_mid2_v_fu_440_p2           |     +    |      0|  0|   23|          16|          16|
    |tmp_6_fu_326_p2                  |     +    |      0|  0|   71|          64|          64|
    |indvars_iv_fu_296_p2             |     -    |      0|  0|   71|          64|          64|
    |tmp_5_mid2_fu_462_p2             |     -    |      0|  0|   16|          16|          16|
    |exitcond1_fu_301_p2              |   icmp   |      0|  0|   29|          64|          64|
    |exitcond2_fu_264_p2              |   icmp   |      0|  0|   29|          64|          64|
    |exitcond_flatten_fu_373_p2       |   icmp   |      0|  0|   50|         128|         128|
    |tmp_10_fu_384_p2                 |   icmp   |      0|  0|   29|          64|          64|
    |tmp_s_fu_312_p2                  |   icmp   |      0|  0|   29|          64|          64|
    |j1_mid2_fu_389_p3                |  select  |      0|  0|   64|           1|          64|
    |sum_cast_mid2_v_v_v_s_fu_401_p3  |  select  |      0|  0|   64|           1|          64|
    |tmp_5_mid2_v_v_v_fu_428_p3       |  select  |      0|  0|   64|           1|          64|
    |umax_fu_318_p3                   |  select  |      0|  0|   64|           1|          64|
    |ap_enable_pp0                    |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_reg_pp0_iter1          |    xor   |      0|  0|    2|           2|           1|
    +---------------------------------+----------+-------+---+-----+------------+------------+
    |Total                            |          |      0|  0| 1566|        1345|        1456|
    +---------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |C_address0                               |  21|          4|   15|         60|
    |C_d0                                     |  15|          3|   32|         96|
    |a_reg_114                                |   9|          2|   15|         30|
    |ap_NS_fsm                                |  62|         15|    1|         15|
    |ap_enable_reg_pp0_iter1                  |  15|          3|    1|          3|
    |ap_phi_mux_indvar_flatten_phi_fu_207_p4  |   9|          2|  128|        256|
    |ap_phi_mux_inneridx_1_phi_fu_227_p4      |   9|          2|   64|        128|
    |ap_phi_mux_j1_phi_fu_237_p4              |   9|          2|   64|        128|
    |ap_phi_mux_outrowidx_1_phi_fu_217_p4     |   9|          2|   64|        128|
    |indvar_flatten_reg_203                   |   9|          2|  128|        256|
    |indvars_iv11_pn_reg_125                  |   9|          2|   64|        128|
    |indvars_iv6_reg_146                      |   9|          2|   64|        128|
    |indvars_iv8_reg_136                      |   9|          2|   64|        128|
    |inner_k_outcols_reg_156                  |   9|          2|   64|        128|
    |inneridx_1_reg_224                       |   9|          2|   64|        128|
    |inneridx_reg_180                         |   9|          2|   64|        128|
    |j1_reg_234                               |   9|          2|   64|        128|
    |k_reg_192                                |   9|          2|   64|        128|
    |outrowidx_1_reg_214                      |   9|          2|   64|        128|
    |outrowidx_reg_168                        |   9|          2|   64|        128|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 257|         57| 1152|       2380|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+-----+----+-----+-----------+
    |                  Name                  |  FF | LUT| Bits| Const Bits|
    +----------------------------------------+-----+----+-----+-----------+
    |B_load_2_reg_693                        |   32|   0|   32|          0|
    |B_load_reg_698                          |   32|   0|   32|          0|
    |C_addr_2_reg_688                        |   15|   0|   15|          0|
    |C_addr_2_reg_688_pp0_iter1_reg          |   15|   0|   15|          0|
    |a_reg_114                               |   15|   0|   15|          0|
    |ap_CS_fsm                               |   14|   0|   14|          0|
    |ap_enable_reg_pp0_iter0                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                 |    1|   0|    1|          0|
    |bound_reg_629                           |  128|   0|  128|          0|
    |cast_reg_569                            |   64|   0|  128|         64|
    |exitcond_flatten_reg_634                |    1|   0|    1|          0|
    |exitcond_flatten_reg_634_pp0_iter1_reg  |    1|   0|    1|          0|
    |indvar_flatten_next_reg_638             |  128|   0|  128|          0|
    |indvar_flatten_reg_203                  |  128|   0|  128|          0|
    |indvars_iv11_pn_reg_125                 |   64|   0|   64|          0|
    |indvars_iv6_reg_146                     |   64|   0|   64|          0|
    |indvars_iv8_reg_136                     |   64|   0|   64|          0|
    |indvars_iv_reg_574                      |   64|   0|   64|          0|
    |inner_k_outcols_4_ca_reg_619            |   16|   0|   16|          0|
    |inner_k_outcols_4_reg_612               |   64|   0|   64|          0|
    |inner_k_outcols_end_reg_624             |   64|   0|   64|          0|
    |inner_k_outcols_reg_156                 |   64|   0|   64|          0|
    |inneridx_1_reg_224                      |   64|   0|   64|          0|
    |inneridx_2_reg_597                      |   64|   0|   64|          0|
    |inneridx_reg_180                        |   64|   0|   64|          0|
    |j1_mid2_reg_643                         |   64|   0|   64|          0|
    |j1_reg_234                              |   64|   0|   64|          0|
    |j_1_reg_708                             |   64|   0|   64|          0|
    |k_1_reg_582                             |   64|   0|   64|          0|
    |k_reg_192                               |   64|   0|   64|          0|
    |outrowidx_1_reg_214                     |   64|   0|   64|          0|
    |outrowidx_2_reg_602                     |   64|   0|   64|          0|
    |outrowidx_reg_168                       |   64|   0|   64|          0|
    |sum3_reg_673                            |   14|   0|   14|          0|
    |sum_cast_mid2_v_reg_653                 |   14|   0|   14|          0|
    |sum_cast_mid2_v_v_v_s_reg_648           |   64|   0|   64|          0|
    |tmp_22_reg_553                          |   16|   0|   16|          0|
    |tmp_23_reg_559                          |   14|   0|   14|          0|
    |tmp_24_reg_543                          |   14|   0|   14|          0|
    |tmp_26_reg_592                          |   14|   0|   14|          0|
    |tmp_30_reg_668                          |   16|   0|   16|          0|
    |tmp_4_reg_703                           |   32|   0|   32|          0|
    |tmp_5_mid2_v_reg_663                    |   16|   0|   16|          0|
    |tmp_5_mid2_v_v_v_reg_658                |   64|   0|   64|          0|
    |tmp_6_reg_587                           |   64|   0|   64|          0|
    |tmp_9_reg_548                           |   64|   0|   64|          0|
    |tmp_reg_529                             |   64|   0|   64|          0|
    +----------------------------------------+-----+----+-----+-----------+
    |Total                                   | 2213|   0| 2277|         64|
    +----------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs | k2c_matmul.1 | return value |
|ap_rst      |  in |    1| ap_ctrl_hs | k2c_matmul.1 | return value |
|ap_start    |  in |    1| ap_ctrl_hs | k2c_matmul.1 | return value |
|ap_done     | out |    1| ap_ctrl_hs | k2c_matmul.1 | return value |
|ap_idle     | out |    1| ap_ctrl_hs | k2c_matmul.1 | return value |
|ap_ready    | out |    1| ap_ctrl_hs | k2c_matmul.1 | return value |
|C_address0  | out |   15|  ap_memory |       C      |     array    |
|C_ce0       | out |    1|  ap_memory |       C      |     array    |
|C_we0       | out |    1|  ap_memory |       C      |     array    |
|C_d0        | out |   32|  ap_memory |       C      |     array    |
|C_q0        |  in |   32|  ap_memory |       C      |     array    |
|B_address0  | out |   13|  ap_memory |       B      |     array    |
|B_ce0       | out |    1|  ap_memory |       B      |     array    |
|B_q0        |  in |   32|  ap_memory |       B      |     array    |
|B_address1  | out |   13|  ap_memory |       B      |     array    |
|B_ce1       | out |    1|  ap_memory |       B      |     array    |
|B_q1        |  in |   32|  ap_memory |       B      |     array    |
|B_offset    |  in |   64|   ap_none  |   B_offset   |    scalar    |
|outrows     |  in |   64|   ap_none  |    outrows   |    scalar    |
|outcols     |  in |   64|   ap_none  |    outcols   |    scalar    |
|innerdim    |  in |   64|   ap_none  |   innerdim   |    scalar    |
+------------+-----+-----+------------+--------------+--------------+

