INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:26:44 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : atax
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.052ns  (required time - arrival time)
  Source:                 mulf0/operator/sigProdExt_c2_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.535ns period=7.070ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.535ns period=7.070ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.070ns  (clk rise@7.070ns - clk rise@0.000ns)
  Data Path Delay:        6.662ns  (logic 2.447ns (36.729%)  route 4.215ns (63.271%))
  Logic Levels:           25  (CARRY4=13 LUT2=1 LUT4=3 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.553 - 7.070 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2806, unset)         0.508     0.508    mulf0/operator/clk
    SLICE_X25Y76         FDRE                                         r  mulf0/operator/sigProdExt_c2_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y76         FDRE (Prop_fdre_C_Q)         0.216     0.724 r  mulf0/operator/sigProdExt_c2_reg[25]/Q
                         net (fo=3, routed)           0.551     1.275    mulf0/operator/sigProdExt_c2[25]
    SLICE_X22Y76         LUT6 (Prop_lut6_I2_O)        0.043     1.318 r  mulf0/operator/level5_c1[6]_i_10/O
                         net (fo=1, routed)           0.098     1.416    mulf0/operator/level5_c1[6]_i_10_n_0
    SLICE_X22Y76         LUT6 (Prop_lut6_I3_O)        0.043     1.459 r  mulf0/operator/level5_c1[6]_i_6/O
                         net (fo=1, routed)           0.212     1.672    mulf0/operator/level5_c1[6]_i_6_n_0
    SLICE_X23Y76         LUT5 (Prop_lut5_I1_O)        0.043     1.715 r  mulf0/operator/level5_c1[6]_i_5/O
                         net (fo=1, routed)           0.000     1.715    mulf0/operator/RoundingAdder/S[0]
    SLICE_X23Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     1.966 r  mulf0/operator/RoundingAdder/level5_c1_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.966    mulf0/operator/RoundingAdder/level5_c1_reg[6]_i_4_n_0
    SLICE_X23Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.015 r  mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000     2.015    mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_6_n_0
    SLICE_X23Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.064 r  mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_8/CO[3]
                         net (fo=1, routed)           0.000     2.064    mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_8_n_0
    SLICE_X23Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.113 r  mulf0/operator/RoundingAdder/level4_c1_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.113    mulf0/operator/RoundingAdder/level4_c1_reg[1]_i_4_n_0
    SLICE_X23Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.162 r  mulf0/operator/RoundingAdder/level4_c1_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.162    mulf0/operator/RoundingAdder/level4_c1_reg[6]_i_4_n_0
    SLICE_X23Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.211 r  mulf0/operator/RoundingAdder/i__carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.211    mulf0/operator/RoundingAdder/i__carry_i_9_n_0
    SLICE_X23Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     2.356 f  mulf0/operator/RoundingAdder/ltOp_carry__2_i_16/O[3]
                         net (fo=6, routed)           0.343     2.699    mulf0/operator/RoundingAdder/ip_result__0[27]
    SLICE_X22Y81         LUT4 (Prop_lut4_I1_O)        0.120     2.819 f  mulf0/operator/RoundingAdder/level4_c1[9]_i_11/O
                         net (fo=1, routed)           0.173     2.991    mulf0/operator/RoundingAdder/level4_c1[9]_i_11_n_0
    SLICE_X20Y81         LUT5 (Prop_lut5_I4_O)        0.043     3.034 f  mulf0/operator/RoundingAdder/level4_c1[9]_i_10/O
                         net (fo=34, routed)          0.213     3.247    mulf0/operator/RoundingAdder/level4_c1[9]_i_10_n_0
    SLICE_X21Y80         LUT5 (Prop_lut5_I4_O)        0.043     3.290 r  mulf0/operator/RoundingAdder/level4_c1[8]_i_6/O
                         net (fo=5, routed)           0.398     3.688    mulf0/operator/RoundingAdder/level4_c1[8]_i_6_n_0
    SLICE_X22Y78         LUT4 (Prop_lut4_I1_O)        0.043     3.731 r  mulf0/operator/RoundingAdder/level4_c1[9]_i_7/O
                         net (fo=21, routed)          0.198     3.929    mulf0/operator/RoundingAdder/addf0/ieee2nfloat_1/sfracX1__0
    SLICE_X22Y79         LUT6 (Prop_lut6_I1_O)        0.043     3.972 r  mulf0/operator/RoundingAdder/level4_c1[13]_i_3/O
                         net (fo=5, routed)           0.517     4.490    control_merge1/tehb/control/excExpFracY_c0[11]
    SLICE_X26Y81         LUT6 (Prop_lut6_I5_O)        0.043     4.533 r  control_merge1/tehb/control/ltOp_carry__0_i_3/O
                         net (fo=1, routed)           0.258     4.790    addf0/operator/ltOp_carry__1_0[1]
    SLICE_X24Y81         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.242     5.032 r  addf0/operator/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.032    addf0/operator/ltOp_carry__0_n_0
    SLICE_X24Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.081 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.081    addf0/operator/ltOp_carry__1_n_0
    SLICE_X24Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.130 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.130    addf0/operator/ltOp_carry__2_n_0
    SLICE_X24Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     5.257 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=92, routed)          0.208     5.465    control_merge1/tehb/control/CO[0]
    SLICE_X26Y85         LUT2 (Prop_lut2_I0_O)        0.130     5.595 r  control_merge1/tehb/control/i__carry_i_4/O
                         net (fo=1, routed)           0.170     5.766    addf0/operator/p_1_in[0]
    SLICE_X24Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262     6.028 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.028    addf0/operator/_inferred__1/i__carry_n_0
    SLICE_X24Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     6.132 r  addf0/operator/_inferred__1/i__carry__0/O[0]
                         net (fo=3, routed)           0.426     6.558    addf0/operator/RightShifterComponent/ps_c1_reg[3]_0[0]
    SLICE_X26Y86         LUT6 (Prop_lut6_I3_O)        0.120     6.678 r  addf0/operator/RightShifterComponent/level4_c1[25]_i_3/O
                         net (fo=6, routed)           0.099     6.777    mulf0/operator/RoundingAdder/ps_c1_reg[4]
    SLICE_X26Y86         LUT4 (Prop_lut4_I0_O)        0.043     6.820 r  mulf0/operator/RoundingAdder/level4_c1[25]_i_1/O
                         net (fo=16, routed)          0.351     7.170    addf0/operator/RightShifterComponent/level4_c1_reg[25]_0
    SLICE_X25Y87         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.070     7.070 r  
                                                      0.000     7.070 r  clk (IN)
                         net (fo=2806, unset)         0.483     7.553    addf0/operator/RightShifterComponent/clk
    SLICE_X25Y87         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[10]/C
                         clock pessimism              0.000     7.553    
                         clock uncertainty           -0.035     7.517    
    SLICE_X25Y87         FDRE (Setup_fdre_C_R)       -0.295     7.222    addf0/operator/RightShifterComponent/level4_c1_reg[10]
  -------------------------------------------------------------------
                         required time                          7.222    
                         arrival time                          -7.170    
  -------------------------------------------------------------------
                         slack                                  0.052    




