{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1588108029829 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588108029842 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 28 15:07:09 2020 " "Processing started: Tue Apr 28 15:07:09 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588108029842 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588108029842 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CoogsLite_FinalProj_top -c CoogsLite_FinalProj_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off CoogsLite_FinalProj_top -c CoogsLite_FinalProj_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588108029842 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1588108030378 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1588108030378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/score_tracker_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/score_tracker_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 score_tracker_tb " "Found entity 1: score_tracker_tb" {  } { { "../src/score_tracker_tb.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/score_tracker_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588108041990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588108041990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/rom_user.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/rom_user.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_USER " "Found entity 1: ROM_USER" {  } { { "../src/ROM_USER.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/ROM_USER.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588108041999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588108041999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/rom_pass.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/rom_pass.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_PASS " "Found entity 1: ROM_PASS" {  } { { "../src/ROM_PASS.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/ROM_PASS.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588108042007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588108042007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/memorypairs_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/memorypairs_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoryPairs_tb " "Found entity 1: memoryPairs_tb" {  } { { "../src/memoryPairs_tb.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/memoryPairs_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588108042016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588108042016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/memory_game_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/memory_game_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_game_tb " "Found entity 1: memory_game_tb" {  } { { "../src/memory_game_tb.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/memory_game_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588108042025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588108042025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/lfsr_random_number_generator_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/lfsr_random_number_generator_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR_random_number_generator_tb " "Found entity 1: LFSR_random_number_generator_tb" {  } { { "../src/LFSR_random_number_generator_tb.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/LFSR_random_number_generator_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588108042034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588108042034 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ROMout ROMOUT access_controller.v(22) " "Verilog HDL Declaration information at access_controller.v(22): object \"ROMout\" differs only in case from object \"ROMOUT\" in the same scope" {  } { { "../src/access_controller.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/access_controller.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1588108042040 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reconfig RECONFIG access_controller.v(13) " "Verilog HDL Declaration information at access_controller.v(13): object \"reconfig\" differs only in case from object \"RECONFIG\" in the same scope" {  } { { "../src/access_controller.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/access_controller.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1588108042041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/access_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/access_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 access_controller " "Found entity 1: access_controller" {  } { { "../src/access_controller.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/access_controller.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588108042044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588108042044 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "accessCont.v(42) " "Verilog HDL information at accessCont.v(42): always construct contains both blocking and non-blocking assignments" {  } { { "../accessCont.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/accessCont.v" 42 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1588108042049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/accesscont.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/accesscont.v" { { "Info" "ISGN_ENTITY_NAME" "1 accessCont " "Found entity 1: accessCont" {  } { { "../accessCont.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/accessCont.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588108042052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588108042052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/seven_seg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/seven_seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg " "Found entity 1: seven_seg" {  } { { "../src/seven_seg.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/seven_seg.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588108042060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588108042060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/score_tracker.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/score_tracker.v" { { "Info" "ISGN_ENTITY_NAME" "1 score_tracker " "Found entity 1: score_tracker" {  } { { "../src/score_tracker.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/score_tracker.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588108042069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588108042069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/raminitial.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/raminitial.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAMinitial " "Found entity 1: RAMinitial" {  } { { "../src/RAMinitial.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/RAMinitial.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588108042078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588108042078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/one_second_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/one_second_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 one_second_timer " "Found entity 1: one_second_timer" {  } { { "../src/one_second_timer.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/one_second_timer.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588108042088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588108042088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/one_ms_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/one_ms_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 one_ms_timer " "Found entity 1: one_ms_timer" {  } { { "../src/one_ms_timer.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/one_ms_timer.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588108042097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588108042097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/one_hundred_ms_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/one_hundred_ms_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 one_hundred_ms_timer " "Found entity 1: one_hundred_ms_timer" {  } { { "../src/one_hundred_ms_timer.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/one_hundred_ms_timer.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588108042106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588108042106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/memorypairs.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/memorypairs.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoryPairs " "Found entity 1: memoryPairs" {  } { { "../src/memoryPairs.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/memoryPairs.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588108042115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588108042115 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "memory_game.v(26) " "Verilog HDL information at memory_game.v(26): always construct contains both blocking and non-blocking assignments" {  } { { "../src/memory_game.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/memory_game.v" 26 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1588108042122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/memory_game.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/memory_game.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_game " "Found entity 1: memory_game" {  } { { "../src/memory_game.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/memory_game.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588108042125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588108042125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/load_register.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/load_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 load_register " "Found entity 1: load_register" {  } { { "../src/load_register.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/load_register.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588108042133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588108042133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/lfsr_random_number_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/lfsr_random_number_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR_random_number_generator " "Found entity 1: LFSR_random_number_generator" {  } { { "../src/LFSR_random_number_generator.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/LFSR_random_number_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588108042142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588108042142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/lfsr_1_ms_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/lfsr_1_ms_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR_1_ms_timer " "Found entity 1: LFSR_1_ms_timer" {  } { { "../src/LFSR_1_ms_timer.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/LFSR_1_ms_timer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588108042152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588108042152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/digittimer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/digittimer.v" { { "Info" "ISGN_ENTITY_NAME" "1 digitTimer " "Found entity 1: digitTimer" {  } { { "../src/digitTimer.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/digitTimer.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588108042161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588108042161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/countto100.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/countto100.v" { { "Info" "ISGN_ENTITY_NAME" "1 countTo100 " "Found entity 1: countTo100" {  } { { "../src/countTo100.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/countTo100.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588108042170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588108042170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/countto10.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/countto10.v" { { "Info" "ISGN_ENTITY_NAME" "1 countTo10 " "Found entity 1: countTo10" {  } { { "../src/countTo10.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/countTo10.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588108042179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588108042179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../src/counter.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/counter.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588108042189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588108042189 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "final CoogsLite_FinalProj_top.v(17) " "Verilog HDL Declaration warning at CoogsLite_FinalProj_top.v(17): \"final\" is SystemVerilog-2005 keyword" {  } { { "../src/CoogsLite_FinalProj_top.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v" 17 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1588108042195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/coogslite_finalproj_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/coogslite_finalproj_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 CoogsLite_FinalProj_top " "Found entity 1: CoogsLite_FinalProj_top" {  } { { "../src/CoogsLite_FinalProj_top.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588108042200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588108042200 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "button_shaper.v(13) " "Verilog HDL information at button_shaper.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "../src/button_shaper.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/button_shaper.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1588108042206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/button_shaper.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/button_shaper.v" { { "Info" "ISGN_ENTITY_NAME" "1 button_shaper " "Found entity 1: button_shaper" {  } { { "../src/button_shaper.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/button_shaper.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588108042210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588108042210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "../src/adder.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/adder.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588108042218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588108042218 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "gameButton accessCont.v(28) " "Verilog HDL Implicit Net warning at accessCont.v(28): created implicit net for \"gameButton\"" {  } { { "../accessCont.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/accessCont.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588108042219 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "passwordSwitch CoogsLite_FinalProj_top.v(11) " "Verilog HDL Implicit Net warning at CoogsLite_FinalProj_top.v(11): created implicit net for \"passwordSwitch\"" {  } { { "../src/CoogsLite_FinalProj_top.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588108042219 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CoogsLite_FinalProj_top " "Elaborating entity \"CoogsLite_FinalProj_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1588108042322 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 CoogsLite_FinalProj_top.v(11) " "Verilog HDL assignment warning at CoogsLite_FinalProj_top.v(11): truncated value with size 4 to match size of target (1)" {  } { { "../src/CoogsLite_FinalProj_top.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588108042324 "|CoogsLite_FinalProj_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_shaper button_shaper:butIn " "Elaborating entity \"button_shaper\" for hierarchy \"button_shaper:butIn\"" {  } { { "../src/CoogsLite_FinalProj_top.v" "butIn" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588108042330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accessCont accessCont:accessController " "Elaborating entity \"accessCont\" for hierarchy \"accessCont:accessController\"" {  } { { "../src/CoogsLite_FinalProj_top.v" "accessController" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588108042341 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gameEnable accessCont.v(26) " "Verilog HDL or VHDL warning at accessCont.v(26): object \"gameEnable\" assigned a value but never read" {  } { { "../accessCont.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/accessCont.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588108042344 "|CoogsLite_FinalProj_top|accessCont:accessController"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 accessCont.v(111) " "Verilog HDL assignment warning at accessCont.v(111): truncated value with size 32 to match size of target (8)" {  } { { "../accessCont.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/accessCont.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588108042344 "|CoogsLite_FinalProj_top|accessCont:accessController"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 accessCont.v(112) " "Verilog HDL assignment warning at accessCont.v(112): truncated value with size 32 to match size of target (8)" {  } { { "../accessCont.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/accessCont.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588108042344 "|CoogsLite_FinalProj_top|accessCont:accessController"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 accessCont.v(134) " "Verilog HDL assignment warning at accessCont.v(134): truncated value with size 32 to match size of target (8)" {  } { { "../accessCont.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/accessCont.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588108042344 "|CoogsLite_FinalProj_top|accessCont:accessController"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "accessCont.v(55) " "Verilog HDL Case Statement information at accessCont.v(55): all case item expressions in this case statement are onehot" {  } { { "../accessCont.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/accessCont.v" 55 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1588108042344 "|CoogsLite_FinalProj_top|accessCont:accessController"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_USER accessCont:accessController\|ROM_USER:ROM_USER_instance " "Elaborating entity \"ROM_USER\" for hierarchy \"accessCont:accessController\|ROM_USER:ROM_USER_instance\"" {  } { { "../accessCont.v" "ROM_USER_instance" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/accessCont.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588108042354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram accessCont:accessController\|ROM_USER:ROM_USER_instance\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"accessCont:accessController\|ROM_USER:ROM_USER_instance\|altsyncram:altsyncram_component\"" {  } { { "../src/ROM_USER.v" "altsyncram_component" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/ROM_USER.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588108042425 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "accessCont:accessController\|ROM_USER:ROM_USER_instance\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"accessCont:accessController\|ROM_USER:ROM_USER_instance\|altsyncram:altsyncram_component\"" {  } { { "../src/ROM_USER.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/ROM_USER.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588108042428 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "accessCont:accessController\|ROM_USER:ROM_USER_instance\|altsyncram:altsyncram_component " "Instantiated megafunction \"accessCont:accessController\|ROM_USER:ROM_USER_instance\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588108042428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588108042428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588108042428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ROM_USER.mif " "Parameter \"init_file\" = \"ROM_USER.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588108042428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588108042428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588108042428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588108042428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588108042428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588108042428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588108042428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588108042428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588108042428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588108042428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588108042428 ""}  } { { "../src/ROM_USER.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/ROM_USER.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588108042428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rg91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rg91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rg91 " "Found entity 1: altsyncram_rg91" {  } { { "db/altsyncram_rg91.tdf" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/syn/db/altsyncram_rg91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588108042490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588108042490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rg91 accessCont:accessController\|ROM_USER:ROM_USER_instance\|altsyncram:altsyncram_component\|altsyncram_rg91:auto_generated " "Elaborating entity \"altsyncram_rg91\" for hierarchy \"accessCont:accessController\|ROM_USER:ROM_USER_instance\|altsyncram:altsyncram_component\|altsyncram_rg91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588108042494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_PASS accessCont:accessController\|ROM_PASS:ROM_PASS_instance " "Elaborating entity \"ROM_PASS\" for hierarchy \"accessCont:accessController\|ROM_PASS:ROM_PASS_instance\"" {  } { { "../accessCont.v" "ROM_PASS_instance" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/accessCont.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588108042550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram accessCont:accessController\|ROM_PASS:ROM_PASS_instance\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"accessCont:accessController\|ROM_PASS:ROM_PASS_instance\|altsyncram:altsyncram_component\"" {  } { { "../src/ROM_PASS.v" "altsyncram_component" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/ROM_PASS.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588108042564 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "accessCont:accessController\|ROM_PASS:ROM_PASS_instance\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"accessCont:accessController\|ROM_PASS:ROM_PASS_instance\|altsyncram:altsyncram_component\"" {  } { { "../src/ROM_PASS.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/ROM_PASS.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588108042568 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "accessCont:accessController\|ROM_PASS:ROM_PASS_instance\|altsyncram:altsyncram_component " "Instantiated megafunction \"accessCont:accessController\|ROM_PASS:ROM_PASS_instance\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588108042569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588108042569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588108042569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/ROM_PASS.mif " "Parameter \"init_file\" = \"C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/ROM_PASS.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588108042569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588108042569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588108042569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588108042569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588108042569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588108042569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588108042569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588108042569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588108042569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 20 " "Parameter \"width_a\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588108042569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588108042569 ""}  } { { "../src/ROM_PASS.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/ROM_PASS.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588108042569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ami1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ami1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ami1 " "Found entity 1: altsyncram_ami1" {  } { { "db/altsyncram_ami1.tdf" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/syn/db/altsyncram_ami1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588108042630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588108042630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ami1 accessCont:accessController\|ROM_PASS:ROM_PASS_instance\|altsyncram:altsyncram_component\|altsyncram_ami1:auto_generated " "Elaborating entity \"altsyncram_ami1\" for hierarchy \"accessCont:accessController\|ROM_PASS:ROM_PASS_instance\|altsyncram:altsyncram_component\|altsyncram_ami1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588108042633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_game accessCont:accessController\|memory_game:mem_game " "Elaborating entity \"memory_game\" for hierarchy \"accessCont:accessController\|memory_game:mem_game\"" {  } { { "../accessCont.v" "mem_game" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/accessCont.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588108042714 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 memory_game.v(171) " "Verilog HDL assignment warning at memory_game.v(171): truncated value with size 32 to match size of target (4)" {  } { { "../src/memory_game.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/memory_game.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588108042716 "|CoogsLite_FinalProj_top|accessCont:accessController|memory_game:mem_game"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoryPairs accessCont:accessController\|memory_game:mem_game\|memoryPairs:memPairs " "Elaborating entity \"memoryPairs\" for hierarchy \"accessCont:accessController\|memory_game:mem_game\|memoryPairs:memPairs\"" {  } { { "../src/memory_game.v" "memPairs" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/memory_game.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588108042721 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 memoryPairs.v(35) " "Verilog HDL assignment warning at memoryPairs.v(35): truncated value with size 32 to match size of target (4)" {  } { { "../src/memoryPairs.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/memoryPairs.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588108042722 "|CoogsLite_FinalProj_top|accessCont:accessController|memory_game:mem_game|memoryPairs:memPairs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR_random_number_generator accessCont:accessController\|memory_game:mem_game\|memoryPairs:memPairs\|LFSR_random_number_generator:LFSR " "Elaborating entity \"LFSR_random_number_generator\" for hierarchy \"accessCont:accessController\|memory_game:mem_game\|memoryPairs:memPairs\|LFSR_random_number_generator:LFSR\"" {  } { { "../src/memoryPairs.v" "LFSR" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/memoryPairs.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588108042727 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 4 LFSR_random_number_generator.v(21) " "Verilog HDL assignment warning at LFSR_random_number_generator.v(21): truncated value with size 16 to match size of target (4)" {  } { { "../src/LFSR_random_number_generator.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/LFSR_random_number_generator.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588108042728 "|CoogsLite_FinalProj_top|accessCont:accessController|memory_game:mem_game|memoryPairs:memPairs|LFSR_random_number_generator:LFSR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_second_timer accessCont:accessController\|memory_game:mem_game\|one_second_timer:oneSecondTimer " "Elaborating entity \"one_second_timer\" for hierarchy \"accessCont:accessController\|memory_game:mem_game\|one_second_timer:oneSecondTimer\"" {  } { { "../src/memory_game.v" "oneSecondTimer" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/memory_game.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588108042734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_hundred_ms_timer accessCont:accessController\|memory_game:mem_game\|one_second_timer:oneSecondTimer\|one_hundred_ms_timer:one_hundred_ms_timer1 " "Elaborating entity \"one_hundred_ms_timer\" for hierarchy \"accessCont:accessController\|memory_game:mem_game\|one_second_timer:oneSecondTimer\|one_hundred_ms_timer:one_hundred_ms_timer1\"" {  } { { "../src/one_second_timer.v" "one_hundred_ms_timer1" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/one_second_timer.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588108042740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_ms_timer accessCont:accessController\|memory_game:mem_game\|one_second_timer:oneSecondTimer\|one_hundred_ms_timer:one_hundred_ms_timer1\|one_ms_timer:one_ms_timer1 " "Elaborating entity \"one_ms_timer\" for hierarchy \"accessCont:accessController\|memory_game:mem_game\|one_second_timer:oneSecondTimer\|one_hundred_ms_timer:one_hundred_ms_timer1\|one_ms_timer:one_ms_timer1\"" {  } { { "../src/one_hundred_ms_timer.v" "one_ms_timer1" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/one_hundred_ms_timer.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588108042746 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 one_ms_timer.v(26) " "Verilog HDL assignment warning at one_ms_timer.v(26): truncated value with size 32 to match size of target (16)" {  } { { "../src/one_ms_timer.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/one_ms_timer.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588108042749 "|CoogsLite_FinalProj_top|accessCont:accessController|memory_game:mem_game|one_second_timer:oneSecondTimer|one_hundred_ms_timer:one_hundred_ms_timer1|one_ms_timer:one_ms_timer1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "countTo100 accessCont:accessController\|memory_game:mem_game\|one_second_timer:oneSecondTimer\|one_hundred_ms_timer:one_hundred_ms_timer1\|countTo100:countTo100_1 " "Elaborating entity \"countTo100\" for hierarchy \"accessCont:accessController\|memory_game:mem_game\|one_second_timer:oneSecondTimer\|one_hundred_ms_timer:one_hundred_ms_timer1\|countTo100:countTo100_1\"" {  } { { "../src/one_hundred_ms_timer.v" "countTo100_1" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/one_hundred_ms_timer.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588108042763 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 countTo100.v(26) " "Verilog HDL assignment warning at countTo100.v(26): truncated value with size 32 to match size of target (7)" {  } { { "../src/countTo100.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/countTo100.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588108042765 "|CoogsLite_FinalProj_top|accessCont:accessController|memory_game:mem_game|one_second_timer:oneSecondTimer|one_hundred_ms_timer:one_hundred_ms_timer1|countTo100:countTo100_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "countTo10 accessCont:accessController\|memory_game:mem_game\|one_second_timer:oneSecondTimer\|countTo10:countTo10_1 " "Elaborating entity \"countTo10\" for hierarchy \"accessCont:accessController\|memory_game:mem_game\|one_second_timer:oneSecondTimer\|countTo10:countTo10_1\"" {  } { { "../src/one_second_timer.v" "countTo10_1" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/one_second_timer.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588108042787 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 countTo10.v(26) " "Verilog HDL assignment warning at countTo10.v(26): truncated value with size 32 to match size of target (4)" {  } { { "../src/countTo10.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/countTo10.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588108042789 "|CoogsLite_FinalProj_top|accessCont:accessController|memory_game:mem_game|one_second_timer:oneSecondTimer|countTo10:countTo10_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digitTimer digitTimer:digit1 " "Elaborating entity \"digitTimer\" for hierarchy \"digitTimer:digit1\"" {  } { { "../src/CoogsLite_FinalProj_top.v" "digit1" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588108042800 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 digitTimer.v(55) " "Verilog HDL assignment warning at digitTimer.v(55): truncated value with size 32 to match size of target (4)" {  } { { "../src/digitTimer.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/digitTimer.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588108042802 "|CoogsLite_FinalProj_top|digitTimer:digit1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score_tracker score_tracker:scoretrack " "Elaborating entity \"score_tracker\" for hierarchy \"score_tracker:scoretrack\"" {  } { { "../src/CoogsLite_FinalProj_top.v" "scoretrack" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588108042824 ""}
{ "Critical Warning" "WVRFX_VERI_PORT_DECLARED_WITH_DIFFERENT_RANGE" "maxSeg score_tracker.v(14) " "Verilog HDL warning at score_tracker.v(14): the port and data declarations for array port \"maxSeg\" do not specify the same range for each dimension" {  } { { "../src/score_tracker.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/score_tracker.v" 14 0 0 } }  } 1 10169 "Verilog HDL warning at %2!s!: the port and data declarations for array port \"%1!s!\" do not specify the same range for each dimension" 0 0 "Analysis & Synthesis" 0 -1 1588108042827 "|CoogsLite_FinalProj_top|score_tracker:scoretrack"}
{ "Warning" "WVRFX_HDL_SEE_DECLARATION" "maxSeg score_tracker.v(24) " "HDL warning at score_tracker.v(24): see declaration for object \"maxSeg\"" {  } { { "../src/score_tracker.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/score_tracker.v" 24 0 0 } }  } 0 10359 "HDL warning at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588108042828 "|CoogsLite_FinalProj_top|score_tracker:scoretrack"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 score_tracker.v(58) " "Verilog HDL assignment warning at score_tracker.v(58): truncated value with size 32 to match size of target (3)" {  } { { "../src/score_tracker.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/score_tracker.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588108042828 "|CoogsLite_FinalProj_top|score_tracker:scoretrack"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 score_tracker.v(68) " "Verilog HDL assignment warning at score_tracker.v(68): truncated value with size 4 to match size of target (3)" {  } { { "../src/score_tracker.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/score_tracker.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588108042828 "|CoogsLite_FinalProj_top|score_tracker:scoretrack"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 score_tracker.v(69) " "Verilog HDL assignment warning at score_tracker.v(69): truncated value with size 4 to match size of target (3)" {  } { { "../src/score_tracker.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/score_tracker.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588108042828 "|CoogsLite_FinalProj_top|score_tracker:scoretrack"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 score_tracker.v(104) " "Verilog HDL assignment warning at score_tracker.v(104): truncated value with size 4 to match size of target (3)" {  } { { "../src/score_tracker.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/score_tracker.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588108042828 "|CoogsLite_FinalProj_top|score_tracker:scoretrack"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAMinitial score_tracker:scoretrack\|RAMinitial:Ram_init_1 " "Elaborating entity \"RAMinitial\" for hierarchy \"score_tracker:scoretrack\|RAMinitial:Ram_init_1\"" {  } { { "../src/score_tracker.v" "Ram_init_1" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/score_tracker.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588108042832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram score_tracker:scoretrack\|RAMinitial:Ram_init_1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"score_tracker:scoretrack\|RAMinitial:Ram_init_1\|altsyncram:altsyncram_component\"" {  } { { "../src/RAMinitial.v" "altsyncram_component" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/RAMinitial.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588108042843 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "score_tracker:scoretrack\|RAMinitial:Ram_init_1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"score_tracker:scoretrack\|RAMinitial:Ram_init_1\|altsyncram:altsyncram_component\"" {  } { { "../src/RAMinitial.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/RAMinitial.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588108042845 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "score_tracker:scoretrack\|RAMinitial:Ram_init_1\|altsyncram:altsyncram_component " "Instantiated megafunction \"score_tracker:scoretrack\|RAMinitial:Ram_init_1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588108042845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588108042845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../intelFPGA/18.1/RAM_SIM/RAMinitial.mif " "Parameter \"init_file\" = \"../../intelFPGA/18.1/RAM_SIM/RAMinitial.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588108042845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588108042845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588108042845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588108042845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588108042845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588108042845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588108042845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588108042845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588108042845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588108042845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588108042845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588108042845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588108042845 ""}  } { { "../src/RAMinitial.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/RAMinitial.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588108042845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o2k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o2k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o2k1 " "Found entity 1: altsyncram_o2k1" {  } { { "db/altsyncram_o2k1.tdf" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/syn/db/altsyncram_o2k1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588108042908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588108042908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_o2k1 score_tracker:scoretrack\|RAMinitial:Ram_init_1\|altsyncram:altsyncram_component\|altsyncram_o2k1:auto_generated " "Elaborating entity \"altsyncram_o2k1\" for hierarchy \"score_tracker:scoretrack\|RAMinitial:Ram_init_1\|altsyncram:altsyncram_component\|altsyncram_o2k1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588108042912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg seven_seg:maxScoreSeg " "Elaborating entity \"seven_seg\" for hierarchy \"seven_seg:maxScoreSeg\"" {  } { { "../src/CoogsLite_FinalProj_top.v" "maxScoreSeg" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588108042937 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "maxScore\[3\] " "Net \"maxScore\[3\]\" is missing source, defaulting to GND" {  } { { "../src/CoogsLite_FinalProj_top.v" "maxScore\[3\]" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588108043000 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1588108043000 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "maxScore\[3\] " "Net \"maxScore\[3\]\" is missing source, defaulting to GND" {  } { { "../src/CoogsLite_FinalProj_top.v" "maxScore\[3\]" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588108043000 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1588108043000 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "maxScore\[3\] " "Net \"maxScore\[3\]\" is missing source, defaulting to GND" {  } { { "../src/CoogsLite_FinalProj_top.v" "maxScore\[3\]" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588108043000 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1588108043000 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "maxScore\[3\] " "Net \"maxScore\[3\]\" is missing source, defaulting to GND" {  } { { "../src/CoogsLite_FinalProj_top.v" "maxScore\[3\]" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588108043003 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1588108043003 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "maxScore\[3\] " "Net \"maxScore\[3\]\" is missing source, defaulting to GND" {  } { { "../src/CoogsLite_FinalProj_top.v" "maxScore\[3\]" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588108043003 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1588108043003 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "maxScore\[3\] " "Net \"maxScore\[3\]\" is missing source, defaulting to GND" {  } { { "../src/CoogsLite_FinalProj_top.v" "maxScore\[3\]" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1588108043004 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1588108043004 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accessCont:accessController\|ROM_USER:ROM_USER_instance\|altsyncram:altsyncram_component\|altsyncram_rg91:auto_generated\|q_a\[15\] " "Synthesized away node \"accessCont:accessController\|ROM_USER:ROM_USER_instance\|altsyncram:altsyncram_component\|altsyncram_rg91:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_rg91.tdf" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/syn/db/altsyncram_rg91.tdf" 364 2 0 } } { "altsyncram.tdf" "" { Text "f:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../src/ROM_USER.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/ROM_USER.v" 81 0 0 } } { "../accessCont.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/accessCont.v" 18 0 0 } } { "../src/CoogsLite_FinalProj_top.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v" 24 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588108043469 "|CoogsLite_FinalProj_top|accessCont:accessController|ROM_USER:ROM_USER_instance|altsyncram:altsyncram_component|altsyncram_rg91:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accessCont:accessController\|ROM_USER:ROM_USER_instance\|altsyncram:altsyncram_component\|altsyncram_rg91:auto_generated\|q_a\[14\] " "Synthesized away node \"accessCont:accessController\|ROM_USER:ROM_USER_instance\|altsyncram:altsyncram_component\|altsyncram_rg91:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_rg91.tdf" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/syn/db/altsyncram_rg91.tdf" 342 2 0 } } { "altsyncram.tdf" "" { Text "f:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../src/ROM_USER.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/ROM_USER.v" 81 0 0 } } { "../accessCont.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/accessCont.v" 18 0 0 } } { "../src/CoogsLite_FinalProj_top.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v" 24 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588108043469 "|CoogsLite_FinalProj_top|accessCont:accessController|ROM_USER:ROM_USER_instance|altsyncram:altsyncram_component|altsyncram_rg91:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accessCont:accessController\|ROM_USER:ROM_USER_instance\|altsyncram:altsyncram_component\|altsyncram_rg91:auto_generated\|q_a\[13\] " "Synthesized away node \"accessCont:accessController\|ROM_USER:ROM_USER_instance\|altsyncram:altsyncram_component\|altsyncram_rg91:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_rg91.tdf" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/syn/db/altsyncram_rg91.tdf" 320 2 0 } } { "altsyncram.tdf" "" { Text "f:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../src/ROM_USER.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/ROM_USER.v" 81 0 0 } } { "../accessCont.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/accessCont.v" 18 0 0 } } { "../src/CoogsLite_FinalProj_top.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v" 24 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588108043469 "|CoogsLite_FinalProj_top|accessCont:accessController|ROM_USER:ROM_USER_instance|altsyncram:altsyncram_component|altsyncram_rg91:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accessCont:accessController\|ROM_USER:ROM_USER_instance\|altsyncram:altsyncram_component\|altsyncram_rg91:auto_generated\|q_a\[12\] " "Synthesized away node \"accessCont:accessController\|ROM_USER:ROM_USER_instance\|altsyncram:altsyncram_component\|altsyncram_rg91:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_rg91.tdf" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/syn/db/altsyncram_rg91.tdf" 298 2 0 } } { "altsyncram.tdf" "" { Text "f:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../src/ROM_USER.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/ROM_USER.v" 81 0 0 } } { "../accessCont.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/accessCont.v" 18 0 0 } } { "../src/CoogsLite_FinalProj_top.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v" 24 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588108043469 "|CoogsLite_FinalProj_top|accessCont:accessController|ROM_USER:ROM_USER_instance|altsyncram:altsyncram_component|altsyncram_rg91:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accessCont:accessController\|ROM_USER:ROM_USER_instance\|altsyncram:altsyncram_component\|altsyncram_rg91:auto_generated\|q_a\[11\] " "Synthesized away node \"accessCont:accessController\|ROM_USER:ROM_USER_instance\|altsyncram:altsyncram_component\|altsyncram_rg91:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_rg91.tdf" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/syn/db/altsyncram_rg91.tdf" 276 2 0 } } { "altsyncram.tdf" "" { Text "f:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../src/ROM_USER.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/ROM_USER.v" 81 0 0 } } { "../accessCont.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/accessCont.v" 18 0 0 } } { "../src/CoogsLite_FinalProj_top.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v" 24 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588108043469 "|CoogsLite_FinalProj_top|accessCont:accessController|ROM_USER:ROM_USER_instance|altsyncram:altsyncram_component|altsyncram_rg91:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accessCont:accessController\|ROM_USER:ROM_USER_instance\|altsyncram:altsyncram_component\|altsyncram_rg91:auto_generated\|q_a\[10\] " "Synthesized away node \"accessCont:accessController\|ROM_USER:ROM_USER_instance\|altsyncram:altsyncram_component\|altsyncram_rg91:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_rg91.tdf" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/syn/db/altsyncram_rg91.tdf" 254 2 0 } } { "altsyncram.tdf" "" { Text "f:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../src/ROM_USER.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/ROM_USER.v" 81 0 0 } } { "../accessCont.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/accessCont.v" 18 0 0 } } { "../src/CoogsLite_FinalProj_top.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v" 24 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588108043469 "|CoogsLite_FinalProj_top|accessCont:accessController|ROM_USER:ROM_USER_instance|altsyncram:altsyncram_component|altsyncram_rg91:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accessCont:accessController\|ROM_USER:ROM_USER_instance\|altsyncram:altsyncram_component\|altsyncram_rg91:auto_generated\|q_a\[9\] " "Synthesized away node \"accessCont:accessController\|ROM_USER:ROM_USER_instance\|altsyncram:altsyncram_component\|altsyncram_rg91:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_rg91.tdf" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/syn/db/altsyncram_rg91.tdf" 232 2 0 } } { "altsyncram.tdf" "" { Text "f:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../src/ROM_USER.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/ROM_USER.v" 81 0 0 } } { "../accessCont.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/accessCont.v" 18 0 0 } } { "../src/CoogsLite_FinalProj_top.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v" 24 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588108043469 "|CoogsLite_FinalProj_top|accessCont:accessController|ROM_USER:ROM_USER_instance|altsyncram:altsyncram_component|altsyncram_rg91:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accessCont:accessController\|ROM_USER:ROM_USER_instance\|altsyncram:altsyncram_component\|altsyncram_rg91:auto_generated\|q_a\[8\] " "Synthesized away node \"accessCont:accessController\|ROM_USER:ROM_USER_instance\|altsyncram:altsyncram_component\|altsyncram_rg91:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_rg91.tdf" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/syn/db/altsyncram_rg91.tdf" 210 2 0 } } { "altsyncram.tdf" "" { Text "f:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../src/ROM_USER.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/ROM_USER.v" 81 0 0 } } { "../accessCont.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/accessCont.v" 18 0 0 } } { "../src/CoogsLite_FinalProj_top.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v" 24 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588108043469 "|CoogsLite_FinalProj_top|accessCont:accessController|ROM_USER:ROM_USER_instance|altsyncram:altsyncram_component|altsyncram_rg91:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accessCont:accessController\|ROM_USER:ROM_USER_instance\|altsyncram:altsyncram_component\|altsyncram_rg91:auto_generated\|q_a\[7\] " "Synthesized away node \"accessCont:accessController\|ROM_USER:ROM_USER_instance\|altsyncram:altsyncram_component\|altsyncram_rg91:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_rg91.tdf" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/syn/db/altsyncram_rg91.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "f:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../src/ROM_USER.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/ROM_USER.v" 81 0 0 } } { "../accessCont.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/accessCont.v" 18 0 0 } } { "../src/CoogsLite_FinalProj_top.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v" 24 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588108043469 "|CoogsLite_FinalProj_top|accessCont:accessController|ROM_USER:ROM_USER_instance|altsyncram:altsyncram_component|altsyncram_rg91:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accessCont:accessController\|ROM_USER:ROM_USER_instance\|altsyncram:altsyncram_component\|altsyncram_rg91:auto_generated\|q_a\[6\] " "Synthesized away node \"accessCont:accessController\|ROM_USER:ROM_USER_instance\|altsyncram:altsyncram_component\|altsyncram_rg91:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_rg91.tdf" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/syn/db/altsyncram_rg91.tdf" 166 2 0 } } { "altsyncram.tdf" "" { Text "f:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../src/ROM_USER.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/ROM_USER.v" 81 0 0 } } { "../accessCont.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/accessCont.v" 18 0 0 } } { "../src/CoogsLite_FinalProj_top.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v" 24 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588108043469 "|CoogsLite_FinalProj_top|accessCont:accessController|ROM_USER:ROM_USER_instance|altsyncram:altsyncram_component|altsyncram_rg91:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accessCont:accessController\|ROM_USER:ROM_USER_instance\|altsyncram:altsyncram_component\|altsyncram_rg91:auto_generated\|q_a\[5\] " "Synthesized away node \"accessCont:accessController\|ROM_USER:ROM_USER_instance\|altsyncram:altsyncram_component\|altsyncram_rg91:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_rg91.tdf" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/syn/db/altsyncram_rg91.tdf" 144 2 0 } } { "altsyncram.tdf" "" { Text "f:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../src/ROM_USER.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/ROM_USER.v" 81 0 0 } } { "../accessCont.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/accessCont.v" 18 0 0 } } { "../src/CoogsLite_FinalProj_top.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v" 24 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588108043469 "|CoogsLite_FinalProj_top|accessCont:accessController|ROM_USER:ROM_USER_instance|altsyncram:altsyncram_component|altsyncram_rg91:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accessCont:accessController\|ROM_USER:ROM_USER_instance\|altsyncram:altsyncram_component\|altsyncram_rg91:auto_generated\|q_a\[4\] " "Synthesized away node \"accessCont:accessController\|ROM_USER:ROM_USER_instance\|altsyncram:altsyncram_component\|altsyncram_rg91:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_rg91.tdf" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/syn/db/altsyncram_rg91.tdf" 122 2 0 } } { "altsyncram.tdf" "" { Text "f:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../src/ROM_USER.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/ROM_USER.v" 81 0 0 } } { "../accessCont.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/accessCont.v" 18 0 0 } } { "../src/CoogsLite_FinalProj_top.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v" 24 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588108043469 "|CoogsLite_FinalProj_top|accessCont:accessController|ROM_USER:ROM_USER_instance|altsyncram:altsyncram_component|altsyncram_rg91:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accessCont:accessController\|ROM_USER:ROM_USER_instance\|altsyncram:altsyncram_component\|altsyncram_rg91:auto_generated\|q_a\[3\] " "Synthesized away node \"accessCont:accessController\|ROM_USER:ROM_USER_instance\|altsyncram:altsyncram_component\|altsyncram_rg91:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_rg91.tdf" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/syn/db/altsyncram_rg91.tdf" 100 2 0 } } { "altsyncram.tdf" "" { Text "f:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../src/ROM_USER.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/ROM_USER.v" 81 0 0 } } { "../accessCont.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/accessCont.v" 18 0 0 } } { "../src/CoogsLite_FinalProj_top.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v" 24 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588108043469 "|CoogsLite_FinalProj_top|accessCont:accessController|ROM_USER:ROM_USER_instance|altsyncram:altsyncram_component|altsyncram_rg91:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accessCont:accessController\|ROM_USER:ROM_USER_instance\|altsyncram:altsyncram_component\|altsyncram_rg91:auto_generated\|q_a\[2\] " "Synthesized away node \"accessCont:accessController\|ROM_USER:ROM_USER_instance\|altsyncram:altsyncram_component\|altsyncram_rg91:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_rg91.tdf" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/syn/db/altsyncram_rg91.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "f:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../src/ROM_USER.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/ROM_USER.v" 81 0 0 } } { "../accessCont.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/accessCont.v" 18 0 0 } } { "../src/CoogsLite_FinalProj_top.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v" 24 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588108043469 "|CoogsLite_FinalProj_top|accessCont:accessController|ROM_USER:ROM_USER_instance|altsyncram:altsyncram_component|altsyncram_rg91:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accessCont:accessController\|ROM_USER:ROM_USER_instance\|altsyncram:altsyncram_component\|altsyncram_rg91:auto_generated\|q_a\[1\] " "Synthesized away node \"accessCont:accessController\|ROM_USER:ROM_USER_instance\|altsyncram:altsyncram_component\|altsyncram_rg91:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_rg91.tdf" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/syn/db/altsyncram_rg91.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "f:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../src/ROM_USER.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/ROM_USER.v" 81 0 0 } } { "../accessCont.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/accessCont.v" 18 0 0 } } { "../src/CoogsLite_FinalProj_top.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v" 24 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588108043469 "|CoogsLite_FinalProj_top|accessCont:accessController|ROM_USER:ROM_USER_instance|altsyncram:altsyncram_component|altsyncram_rg91:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accessCont:accessController\|ROM_USER:ROM_USER_instance\|altsyncram:altsyncram_component\|altsyncram_rg91:auto_generated\|q_a\[0\] " "Synthesized away node \"accessCont:accessController\|ROM_USER:ROM_USER_instance\|altsyncram:altsyncram_component\|altsyncram_rg91:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_rg91.tdf" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/syn/db/altsyncram_rg91.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "f:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../src/ROM_USER.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/ROM_USER.v" 81 0 0 } } { "../accessCont.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/accessCont.v" 18 0 0 } } { "../src/CoogsLite_FinalProj_top.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v" 24 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588108043469 "|CoogsLite_FinalProj_top|accessCont:accessController|ROM_USER:ROM_USER_instance|altsyncram:altsyncram_component|altsyncram_rg91:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accessCont:accessController\|ROM_PASS:ROM_PASS_instance\|altsyncram:altsyncram_component\|altsyncram_ami1:auto_generated\|q_a\[19\] " "Synthesized away node \"accessCont:accessController\|ROM_PASS:ROM_PASS_instance\|altsyncram:altsyncram_component\|altsyncram_ami1:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_ami1.tdf" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/syn/db/altsyncram_ami1.tdf" 452 2 0 } } { "altsyncram.tdf" "" { Text "f:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../src/ROM_PASS.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/ROM_PASS.v" 81 0 0 } } { "../accessCont.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/accessCont.v" 19 0 0 } } { "../src/CoogsLite_FinalProj_top.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v" 24 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588108043469 "|CoogsLite_FinalProj_top|accessCont:accessController|ROM_PASS:ROM_PASS_instance|altsyncram:altsyncram_component|altsyncram_ami1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accessCont:accessController\|ROM_PASS:ROM_PASS_instance\|altsyncram:altsyncram_component\|altsyncram_ami1:auto_generated\|q_a\[18\] " "Synthesized away node \"accessCont:accessController\|ROM_PASS:ROM_PASS_instance\|altsyncram:altsyncram_component\|altsyncram_ami1:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_ami1.tdf" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/syn/db/altsyncram_ami1.tdf" 430 2 0 } } { "altsyncram.tdf" "" { Text "f:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../src/ROM_PASS.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/ROM_PASS.v" 81 0 0 } } { "../accessCont.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/accessCont.v" 19 0 0 } } { "../src/CoogsLite_FinalProj_top.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v" 24 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588108043469 "|CoogsLite_FinalProj_top|accessCont:accessController|ROM_PASS:ROM_PASS_instance|altsyncram:altsyncram_component|altsyncram_ami1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accessCont:accessController\|ROM_PASS:ROM_PASS_instance\|altsyncram:altsyncram_component\|altsyncram_ami1:auto_generated\|q_a\[17\] " "Synthesized away node \"accessCont:accessController\|ROM_PASS:ROM_PASS_instance\|altsyncram:altsyncram_component\|altsyncram_ami1:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_ami1.tdf" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/syn/db/altsyncram_ami1.tdf" 408 2 0 } } { "altsyncram.tdf" "" { Text "f:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../src/ROM_PASS.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/ROM_PASS.v" 81 0 0 } } { "../accessCont.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/accessCont.v" 19 0 0 } } { "../src/CoogsLite_FinalProj_top.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v" 24 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588108043469 "|CoogsLite_FinalProj_top|accessCont:accessController|ROM_PASS:ROM_PASS_instance|altsyncram:altsyncram_component|altsyncram_ami1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accessCont:accessController\|ROM_PASS:ROM_PASS_instance\|altsyncram:altsyncram_component\|altsyncram_ami1:auto_generated\|q_a\[16\] " "Synthesized away node \"accessCont:accessController\|ROM_PASS:ROM_PASS_instance\|altsyncram:altsyncram_component\|altsyncram_ami1:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_ami1.tdf" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/syn/db/altsyncram_ami1.tdf" 386 2 0 } } { "altsyncram.tdf" "" { Text "f:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../src/ROM_PASS.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/ROM_PASS.v" 81 0 0 } } { "../accessCont.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/accessCont.v" 19 0 0 } } { "../src/CoogsLite_FinalProj_top.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v" 24 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588108043469 "|CoogsLite_FinalProj_top|accessCont:accessController|ROM_PASS:ROM_PASS_instance|altsyncram:altsyncram_component|altsyncram_ami1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accessCont:accessController\|ROM_PASS:ROM_PASS_instance\|altsyncram:altsyncram_component\|altsyncram_ami1:auto_generated\|q_a\[15\] " "Synthesized away node \"accessCont:accessController\|ROM_PASS:ROM_PASS_instance\|altsyncram:altsyncram_component\|altsyncram_ami1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_ami1.tdf" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/syn/db/altsyncram_ami1.tdf" 364 2 0 } } { "altsyncram.tdf" "" { Text "f:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../src/ROM_PASS.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/ROM_PASS.v" 81 0 0 } } { "../accessCont.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/accessCont.v" 19 0 0 } } { "../src/CoogsLite_FinalProj_top.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v" 24 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588108043469 "|CoogsLite_FinalProj_top|accessCont:accessController|ROM_PASS:ROM_PASS_instance|altsyncram:altsyncram_component|altsyncram_ami1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accessCont:accessController\|ROM_PASS:ROM_PASS_instance\|altsyncram:altsyncram_component\|altsyncram_ami1:auto_generated\|q_a\[14\] " "Synthesized away node \"accessCont:accessController\|ROM_PASS:ROM_PASS_instance\|altsyncram:altsyncram_component\|altsyncram_ami1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_ami1.tdf" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/syn/db/altsyncram_ami1.tdf" 342 2 0 } } { "altsyncram.tdf" "" { Text "f:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../src/ROM_PASS.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/ROM_PASS.v" 81 0 0 } } { "../accessCont.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/accessCont.v" 19 0 0 } } { "../src/CoogsLite_FinalProj_top.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v" 24 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588108043469 "|CoogsLite_FinalProj_top|accessCont:accessController|ROM_PASS:ROM_PASS_instance|altsyncram:altsyncram_component|altsyncram_ami1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accessCont:accessController\|ROM_PASS:ROM_PASS_instance\|altsyncram:altsyncram_component\|altsyncram_ami1:auto_generated\|q_a\[13\] " "Synthesized away node \"accessCont:accessController\|ROM_PASS:ROM_PASS_instance\|altsyncram:altsyncram_component\|altsyncram_ami1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_ami1.tdf" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/syn/db/altsyncram_ami1.tdf" 320 2 0 } } { "altsyncram.tdf" "" { Text "f:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../src/ROM_PASS.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/ROM_PASS.v" 81 0 0 } } { "../accessCont.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/accessCont.v" 19 0 0 } } { "../src/CoogsLite_FinalProj_top.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v" 24 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588108043469 "|CoogsLite_FinalProj_top|accessCont:accessController|ROM_PASS:ROM_PASS_instance|altsyncram:altsyncram_component|altsyncram_ami1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accessCont:accessController\|ROM_PASS:ROM_PASS_instance\|altsyncram:altsyncram_component\|altsyncram_ami1:auto_generated\|q_a\[12\] " "Synthesized away node \"accessCont:accessController\|ROM_PASS:ROM_PASS_instance\|altsyncram:altsyncram_component\|altsyncram_ami1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_ami1.tdf" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/syn/db/altsyncram_ami1.tdf" 298 2 0 } } { "altsyncram.tdf" "" { Text "f:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../src/ROM_PASS.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/ROM_PASS.v" 81 0 0 } } { "../accessCont.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/accessCont.v" 19 0 0 } } { "../src/CoogsLite_FinalProj_top.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v" 24 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588108043469 "|CoogsLite_FinalProj_top|accessCont:accessController|ROM_PASS:ROM_PASS_instance|altsyncram:altsyncram_component|altsyncram_ami1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accessCont:accessController\|ROM_PASS:ROM_PASS_instance\|altsyncram:altsyncram_component\|altsyncram_ami1:auto_generated\|q_a\[11\] " "Synthesized away node \"accessCont:accessController\|ROM_PASS:ROM_PASS_instance\|altsyncram:altsyncram_component\|altsyncram_ami1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_ami1.tdf" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/syn/db/altsyncram_ami1.tdf" 276 2 0 } } { "altsyncram.tdf" "" { Text "f:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../src/ROM_PASS.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/ROM_PASS.v" 81 0 0 } } { "../accessCont.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/accessCont.v" 19 0 0 } } { "../src/CoogsLite_FinalProj_top.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v" 24 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588108043469 "|CoogsLite_FinalProj_top|accessCont:accessController|ROM_PASS:ROM_PASS_instance|altsyncram:altsyncram_component|altsyncram_ami1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accessCont:accessController\|ROM_PASS:ROM_PASS_instance\|altsyncram:altsyncram_component\|altsyncram_ami1:auto_generated\|q_a\[10\] " "Synthesized away node \"accessCont:accessController\|ROM_PASS:ROM_PASS_instance\|altsyncram:altsyncram_component\|altsyncram_ami1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_ami1.tdf" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/syn/db/altsyncram_ami1.tdf" 254 2 0 } } { "altsyncram.tdf" "" { Text "f:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../src/ROM_PASS.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/ROM_PASS.v" 81 0 0 } } { "../accessCont.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/accessCont.v" 19 0 0 } } { "../src/CoogsLite_FinalProj_top.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v" 24 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588108043469 "|CoogsLite_FinalProj_top|accessCont:accessController|ROM_PASS:ROM_PASS_instance|altsyncram:altsyncram_component|altsyncram_ami1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accessCont:accessController\|ROM_PASS:ROM_PASS_instance\|altsyncram:altsyncram_component\|altsyncram_ami1:auto_generated\|q_a\[9\] " "Synthesized away node \"accessCont:accessController\|ROM_PASS:ROM_PASS_instance\|altsyncram:altsyncram_component\|altsyncram_ami1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_ami1.tdf" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/syn/db/altsyncram_ami1.tdf" 232 2 0 } } { "altsyncram.tdf" "" { Text "f:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../src/ROM_PASS.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/ROM_PASS.v" 81 0 0 } } { "../accessCont.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/accessCont.v" 19 0 0 } } { "../src/CoogsLite_FinalProj_top.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v" 24 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588108043469 "|CoogsLite_FinalProj_top|accessCont:accessController|ROM_PASS:ROM_PASS_instance|altsyncram:altsyncram_component|altsyncram_ami1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accessCont:accessController\|ROM_PASS:ROM_PASS_instance\|altsyncram:altsyncram_component\|altsyncram_ami1:auto_generated\|q_a\[8\] " "Synthesized away node \"accessCont:accessController\|ROM_PASS:ROM_PASS_instance\|altsyncram:altsyncram_component\|altsyncram_ami1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_ami1.tdf" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/syn/db/altsyncram_ami1.tdf" 210 2 0 } } { "altsyncram.tdf" "" { Text "f:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../src/ROM_PASS.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/ROM_PASS.v" 81 0 0 } } { "../accessCont.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/accessCont.v" 19 0 0 } } { "../src/CoogsLite_FinalProj_top.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v" 24 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588108043469 "|CoogsLite_FinalProj_top|accessCont:accessController|ROM_PASS:ROM_PASS_instance|altsyncram:altsyncram_component|altsyncram_ami1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accessCont:accessController\|ROM_PASS:ROM_PASS_instance\|altsyncram:altsyncram_component\|altsyncram_ami1:auto_generated\|q_a\[7\] " "Synthesized away node \"accessCont:accessController\|ROM_PASS:ROM_PASS_instance\|altsyncram:altsyncram_component\|altsyncram_ami1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_ami1.tdf" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/syn/db/altsyncram_ami1.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "f:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../src/ROM_PASS.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/ROM_PASS.v" 81 0 0 } } { "../accessCont.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/accessCont.v" 19 0 0 } } { "../src/CoogsLite_FinalProj_top.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v" 24 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588108043469 "|CoogsLite_FinalProj_top|accessCont:accessController|ROM_PASS:ROM_PASS_instance|altsyncram:altsyncram_component|altsyncram_ami1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accessCont:accessController\|ROM_PASS:ROM_PASS_instance\|altsyncram:altsyncram_component\|altsyncram_ami1:auto_generated\|q_a\[6\] " "Synthesized away node \"accessCont:accessController\|ROM_PASS:ROM_PASS_instance\|altsyncram:altsyncram_component\|altsyncram_ami1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_ami1.tdf" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/syn/db/altsyncram_ami1.tdf" 166 2 0 } } { "altsyncram.tdf" "" { Text "f:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../src/ROM_PASS.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/ROM_PASS.v" 81 0 0 } } { "../accessCont.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/accessCont.v" 19 0 0 } } { "../src/CoogsLite_FinalProj_top.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v" 24 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588108043469 "|CoogsLite_FinalProj_top|accessCont:accessController|ROM_PASS:ROM_PASS_instance|altsyncram:altsyncram_component|altsyncram_ami1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accessCont:accessController\|ROM_PASS:ROM_PASS_instance\|altsyncram:altsyncram_component\|altsyncram_ami1:auto_generated\|q_a\[5\] " "Synthesized away node \"accessCont:accessController\|ROM_PASS:ROM_PASS_instance\|altsyncram:altsyncram_component\|altsyncram_ami1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_ami1.tdf" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/syn/db/altsyncram_ami1.tdf" 144 2 0 } } { "altsyncram.tdf" "" { Text "f:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../src/ROM_PASS.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/ROM_PASS.v" 81 0 0 } } { "../accessCont.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/accessCont.v" 19 0 0 } } { "../src/CoogsLite_FinalProj_top.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v" 24 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588108043469 "|CoogsLite_FinalProj_top|accessCont:accessController|ROM_PASS:ROM_PASS_instance|altsyncram:altsyncram_component|altsyncram_ami1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accessCont:accessController\|ROM_PASS:ROM_PASS_instance\|altsyncram:altsyncram_component\|altsyncram_ami1:auto_generated\|q_a\[4\] " "Synthesized away node \"accessCont:accessController\|ROM_PASS:ROM_PASS_instance\|altsyncram:altsyncram_component\|altsyncram_ami1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_ami1.tdf" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/syn/db/altsyncram_ami1.tdf" 122 2 0 } } { "altsyncram.tdf" "" { Text "f:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../src/ROM_PASS.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/ROM_PASS.v" 81 0 0 } } { "../accessCont.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/accessCont.v" 19 0 0 } } { "../src/CoogsLite_FinalProj_top.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v" 24 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588108043469 "|CoogsLite_FinalProj_top|accessCont:accessController|ROM_PASS:ROM_PASS_instance|altsyncram:altsyncram_component|altsyncram_ami1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accessCont:accessController\|ROM_PASS:ROM_PASS_instance\|altsyncram:altsyncram_component\|altsyncram_ami1:auto_generated\|q_a\[3\] " "Synthesized away node \"accessCont:accessController\|ROM_PASS:ROM_PASS_instance\|altsyncram:altsyncram_component\|altsyncram_ami1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_ami1.tdf" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/syn/db/altsyncram_ami1.tdf" 100 2 0 } } { "altsyncram.tdf" "" { Text "f:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../src/ROM_PASS.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/ROM_PASS.v" 81 0 0 } } { "../accessCont.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/accessCont.v" 19 0 0 } } { "../src/CoogsLite_FinalProj_top.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v" 24 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588108043469 "|CoogsLite_FinalProj_top|accessCont:accessController|ROM_PASS:ROM_PASS_instance|altsyncram:altsyncram_component|altsyncram_ami1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accessCont:accessController\|ROM_PASS:ROM_PASS_instance\|altsyncram:altsyncram_component\|altsyncram_ami1:auto_generated\|q_a\[2\] " "Synthesized away node \"accessCont:accessController\|ROM_PASS:ROM_PASS_instance\|altsyncram:altsyncram_component\|altsyncram_ami1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_ami1.tdf" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/syn/db/altsyncram_ami1.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "f:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../src/ROM_PASS.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/ROM_PASS.v" 81 0 0 } } { "../accessCont.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/accessCont.v" 19 0 0 } } { "../src/CoogsLite_FinalProj_top.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v" 24 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588108043469 "|CoogsLite_FinalProj_top|accessCont:accessController|ROM_PASS:ROM_PASS_instance|altsyncram:altsyncram_component|altsyncram_ami1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accessCont:accessController\|ROM_PASS:ROM_PASS_instance\|altsyncram:altsyncram_component\|altsyncram_ami1:auto_generated\|q_a\[1\] " "Synthesized away node \"accessCont:accessController\|ROM_PASS:ROM_PASS_instance\|altsyncram:altsyncram_component\|altsyncram_ami1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_ami1.tdf" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/syn/db/altsyncram_ami1.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "f:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../src/ROM_PASS.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/ROM_PASS.v" 81 0 0 } } { "../accessCont.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/accessCont.v" 19 0 0 } } { "../src/CoogsLite_FinalProj_top.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v" 24 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588108043469 "|CoogsLite_FinalProj_top|accessCont:accessController|ROM_PASS:ROM_PASS_instance|altsyncram:altsyncram_component|altsyncram_ami1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accessCont:accessController\|ROM_PASS:ROM_PASS_instance\|altsyncram:altsyncram_component\|altsyncram_ami1:auto_generated\|q_a\[0\] " "Synthesized away node \"accessCont:accessController\|ROM_PASS:ROM_PASS_instance\|altsyncram:altsyncram_component\|altsyncram_ami1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_ami1.tdf" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/syn/db/altsyncram_ami1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "f:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../src/ROM_PASS.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/ROM_PASS.v" 81 0 0 } } { "../accessCont.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/accessCont.v" 19 0 0 } } { "../src/CoogsLite_FinalProj_top.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v" 24 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588108043469 "|CoogsLite_FinalProj_top|accessCont:accessController|ROM_PASS:ROM_PASS_instance|altsyncram:altsyncram_component|altsyncram_ami1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "score_tracker:scoretrack\|RAMinitial:Ram_init_1\|altsyncram:altsyncram_component\|altsyncram_o2k1:auto_generated\|q_a\[2\] " "Synthesized away node \"score_tracker:scoretrack\|RAMinitial:Ram_init_1\|altsyncram:altsyncram_component\|altsyncram_o2k1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_o2k1.tdf" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/syn/db/altsyncram_o2k1.tdf" 86 2 0 } } { "altsyncram.tdf" "" { Text "f:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../src/RAMinitial.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/RAMinitial.v" 85 0 0 } } { "../src/score_tracker.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/score_tracker.v" 36 0 0 } } { "../src/CoogsLite_FinalProj_top.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588108043469 "|CoogsLite_FinalProj_top|score_tracker:scoretrack|RAMinitial:Ram_init_1|altsyncram:altsyncram_component|altsyncram_o2k1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "score_tracker:scoretrack\|RAMinitial:Ram_init_1\|altsyncram:altsyncram_component\|altsyncram_o2k1:auto_generated\|q_a\[0\] " "Synthesized away node \"score_tracker:scoretrack\|RAMinitial:Ram_init_1\|altsyncram:altsyncram_component\|altsyncram_o2k1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_o2k1.tdf" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/syn/db/altsyncram_o2k1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "f:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../src/RAMinitial.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/RAMinitial.v" 85 0 0 } } { "../src/score_tracker.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/score_tracker.v" 36 0 0 } } { "../src/CoogsLite_FinalProj_top.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588108043469 "|CoogsLite_FinalProj_top|score_tracker:scoretrack|RAMinitial:Ram_init_1|altsyncram:altsyncram_component|altsyncram_o2k1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "score_tracker:scoretrack\|RAMinitial:Ram_init_1\|altsyncram:altsyncram_component\|altsyncram_o2k1:auto_generated\|q_a\[1\] " "Synthesized away node \"score_tracker:scoretrack\|RAMinitial:Ram_init_1\|altsyncram:altsyncram_component\|altsyncram_o2k1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_o2k1.tdf" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/syn/db/altsyncram_o2k1.tdf" 61 2 0 } } { "altsyncram.tdf" "" { Text "f:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../src/RAMinitial.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/RAMinitial.v" 85 0 0 } } { "../src/score_tracker.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/score_tracker.v" 36 0 0 } } { "../src/CoogsLite_FinalProj_top.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588108043469 "|CoogsLite_FinalProj_top|score_tracker:scoretrack|RAMinitial:Ram_init_1|altsyncram:altsyncram_component|altsyncram_o2k1:auto_generated|ram_block1a1"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1588108043469 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1588108043469 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1588108043674 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "max7seg\[0\] GND " "Pin \"max7seg\[0\]\" is stuck at GND" {  } { { "../src/CoogsLite_FinalProj_top.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588108043701 "|CoogsLite_FinalProj_top|max7seg[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max7seg\[1\] GND " "Pin \"max7seg\[1\]\" is stuck at GND" {  } { { "../src/CoogsLite_FinalProj_top.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588108043701 "|CoogsLite_FinalProj_top|max7seg[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max7seg\[2\] GND " "Pin \"max7seg\[2\]\" is stuck at GND" {  } { { "../src/CoogsLite_FinalProj_top.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588108043701 "|CoogsLite_FinalProj_top|max7seg[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max7seg\[3\] GND " "Pin \"max7seg\[3\]\" is stuck at GND" {  } { { "../src/CoogsLite_FinalProj_top.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588108043701 "|CoogsLite_FinalProj_top|max7seg[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max7seg\[4\] GND " "Pin \"max7seg\[4\]\" is stuck at GND" {  } { { "../src/CoogsLite_FinalProj_top.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588108043701 "|CoogsLite_FinalProj_top|max7seg[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max7seg\[5\] GND " "Pin \"max7seg\[5\]\" is stuck at GND" {  } { { "../src/CoogsLite_FinalProj_top.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588108043701 "|CoogsLite_FinalProj_top|max7seg[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max7seg\[6\] VCC " "Pin \"max7seg\[6\]\" is stuck at VCC" {  } { { "../src/CoogsLite_FinalProj_top.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588108043701 "|CoogsLite_FinalProj_top|max7seg[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "score7seg\[0\] GND " "Pin \"score7seg\[0\]\" is stuck at GND" {  } { { "../src/CoogsLite_FinalProj_top.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588108043701 "|CoogsLite_FinalProj_top|score7seg[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "score7seg\[1\] GND " "Pin \"score7seg\[1\]\" is stuck at GND" {  } { { "../src/CoogsLite_FinalProj_top.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588108043701 "|CoogsLite_FinalProj_top|score7seg[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "score7seg\[2\] GND " "Pin \"score7seg\[2\]\" is stuck at GND" {  } { { "../src/CoogsLite_FinalProj_top.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588108043701 "|CoogsLite_FinalProj_top|score7seg[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "score7seg\[3\] GND " "Pin \"score7seg\[3\]\" is stuck at GND" {  } { { "../src/CoogsLite_FinalProj_top.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588108043701 "|CoogsLite_FinalProj_top|score7seg[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "score7seg\[4\] GND " "Pin \"score7seg\[4\]\" is stuck at GND" {  } { { "../src/CoogsLite_FinalProj_top.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588108043701 "|CoogsLite_FinalProj_top|score7seg[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "score7seg\[5\] GND " "Pin \"score7seg\[5\]\" is stuck at GND" {  } { { "../src/CoogsLite_FinalProj_top.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588108043701 "|CoogsLite_FinalProj_top|score7seg[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "score7seg\[6\] VCC " "Pin \"score7seg\[6\]\" is stuck at VCC" {  } { { "../src/CoogsLite_FinalProj_top.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588108043701 "|CoogsLite_FinalProj_top|score7seg[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit27seg\[0\] GND " "Pin \"digit27seg\[0\]\" is stuck at GND" {  } { { "../src/CoogsLite_FinalProj_top.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588108043701 "|CoogsLite_FinalProj_top|digit27seg[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit27seg\[1\] GND " "Pin \"digit27seg\[1\]\" is stuck at GND" {  } { { "../src/CoogsLite_FinalProj_top.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588108043701 "|CoogsLite_FinalProj_top|digit27seg[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit27seg\[2\] GND " "Pin \"digit27seg\[2\]\" is stuck at GND" {  } { { "../src/CoogsLite_FinalProj_top.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588108043701 "|CoogsLite_FinalProj_top|digit27seg[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit27seg\[3\] GND " "Pin \"digit27seg\[3\]\" is stuck at GND" {  } { { "../src/CoogsLite_FinalProj_top.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588108043701 "|CoogsLite_FinalProj_top|digit27seg[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit27seg\[4\] GND " "Pin \"digit27seg\[4\]\" is stuck at GND" {  } { { "../src/CoogsLite_FinalProj_top.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588108043701 "|CoogsLite_FinalProj_top|digit27seg[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit27seg\[5\] GND " "Pin \"digit27seg\[5\]\" is stuck at GND" {  } { { "../src/CoogsLite_FinalProj_top.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588108043701 "|CoogsLite_FinalProj_top|digit27seg[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit27seg\[6\] VCC " "Pin \"digit27seg\[6\]\" is stuck at VCC" {  } { { "../src/CoogsLite_FinalProj_top.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588108043701 "|CoogsLite_FinalProj_top|digit27seg[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g1 GND " "Pin \"g1\" is stuck at GND" {  } { { "../src/CoogsLite_FinalProj_top.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588108043701 "|CoogsLite_FinalProj_top|g1"} { "Warning" "WMLS_MLS_STUCK_PIN" "g2 GND " "Pin \"g2\" is stuck at GND" {  } { { "../src/CoogsLite_FinalProj_top.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588108043701 "|CoogsLite_FinalProj_top|g2"} { "Warning" "WMLS_MLS_STUCK_PIN" "g3 GND " "Pin \"g3\" is stuck at GND" {  } { { "../src/CoogsLite_FinalProj_top.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588108043701 "|CoogsLite_FinalProj_top|g3"} { "Warning" "WMLS_MLS_STUCK_PIN" "redLight\[0\] GND " "Pin \"redLight\[0\]\" is stuck at GND" {  } { { "../src/CoogsLite_FinalProj_top.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588108043701 "|CoogsLite_FinalProj_top|redLight[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "redLight\[1\] GND " "Pin \"redLight\[1\]\" is stuck at GND" {  } { { "../src/CoogsLite_FinalProj_top.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588108043701 "|CoogsLite_FinalProj_top|redLight[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "redLight\[2\] GND " "Pin \"redLight\[2\]\" is stuck at GND" {  } { { "../src/CoogsLite_FinalProj_top.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588108043701 "|CoogsLite_FinalProj_top|redLight[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "redLight\[3\] GND " "Pin \"redLight\[3\]\" is stuck at GND" {  } { { "../src/CoogsLite_FinalProj_top.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588108043701 "|CoogsLite_FinalProj_top|redLight[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "redLight\[4\] GND " "Pin \"redLight\[4\]\" is stuck at GND" {  } { { "../src/CoogsLite_FinalProj_top.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588108043701 "|CoogsLite_FinalProj_top|redLight[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "redLight\[5\] GND " "Pin \"redLight\[5\]\" is stuck at GND" {  } { { "../src/CoogsLite_FinalProj_top.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588108043701 "|CoogsLite_FinalProj_top|redLight[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "redLight\[6\] GND " "Pin \"redLight\[6\]\" is stuck at GND" {  } { { "../src/CoogsLite_FinalProj_top.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588108043701 "|CoogsLite_FinalProj_top|redLight[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "redLight\[7\] GND " "Pin \"redLight\[7\]\" is stuck at GND" {  } { { "../src/CoogsLite_FinalProj_top.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588108043701 "|CoogsLite_FinalProj_top|redLight[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "redLight\[8\] GND " "Pin \"redLight\[8\]\" is stuck at GND" {  } { { "../src/CoogsLite_FinalProj_top.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588108043701 "|CoogsLite_FinalProj_top|redLight[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "redLight\[9\] GND " "Pin \"redLight\[9\]\" is stuck at GND" {  } { { "../src/CoogsLite_FinalProj_top.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588108043701 "|CoogsLite_FinalProj_top|redLight[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "redLight\[10\] GND " "Pin \"redLight\[10\]\" is stuck at GND" {  } { { "../src/CoogsLite_FinalProj_top.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588108043701 "|CoogsLite_FinalProj_top|redLight[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "redLight\[11\] GND " "Pin \"redLight\[11\]\" is stuck at GND" {  } { { "../src/CoogsLite_FinalProj_top.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588108043701 "|CoogsLite_FinalProj_top|redLight[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "redLight\[12\] GND " "Pin \"redLight\[12\]\" is stuck at GND" {  } { { "../src/CoogsLite_FinalProj_top.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588108043701 "|CoogsLite_FinalProj_top|redLight[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "redLight\[13\] GND " "Pin \"redLight\[13\]\" is stuck at GND" {  } { { "../src/CoogsLite_FinalProj_top.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588108043701 "|CoogsLite_FinalProj_top|redLight[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "redLight\[14\] GND " "Pin \"redLight\[14\]\" is stuck at GND" {  } { { "../src/CoogsLite_FinalProj_top.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588108043701 "|CoogsLite_FinalProj_top|redLight[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "redLight\[15\] GND " "Pin \"redLight\[15\]\" is stuck at GND" {  } { { "../src/CoogsLite_FinalProj_top.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588108043701 "|CoogsLite_FinalProj_top|redLight[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1588108043701 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1588108043771 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "142 " "142 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1588108044090 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/syn/output_files/CoogsLite_FinalProj_top.map.smsg " "Generated suppressed messages file C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/syn/output_files/CoogsLite_FinalProj_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588108044192 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1588108044416 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588108044416 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[1\] " "No output dependent on input pin \"switches\[1\]\"" {  } { { "../src/CoogsLite_FinalProj_top.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588108044530 "|CoogsLite_FinalProj_top|switches[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[2\] " "No output dependent on input pin \"switches\[2\]\"" {  } { { "../src/CoogsLite_FinalProj_top.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588108044530 "|CoogsLite_FinalProj_top|switches[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[3\] " "No output dependent on input pin \"switches\[3\]\"" {  } { { "../src/CoogsLite_FinalProj_top.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588108044530 "|CoogsLite_FinalProj_top|switches[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[4\] " "No output dependent on input pin \"switches\[4\]\"" {  } { { "../src/CoogsLite_FinalProj_top.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588108044530 "|CoogsLite_FinalProj_top|switches[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[5\] " "No output dependent on input pin \"switches\[5\]\"" {  } { { "../src/CoogsLite_FinalProj_top.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588108044530 "|CoogsLite_FinalProj_top|switches[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[6\] " "No output dependent on input pin \"switches\[6\]\"" {  } { { "../src/CoogsLite_FinalProj_top.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588108044530 "|CoogsLite_FinalProj_top|switches[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[7\] " "No output dependent on input pin \"switches\[7\]\"" {  } { { "../src/CoogsLite_FinalProj_top.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588108044530 "|CoogsLite_FinalProj_top|switches[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[8\] " "No output dependent on input pin \"switches\[8\]\"" {  } { { "../src/CoogsLite_FinalProj_top.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588108044530 "|CoogsLite_FinalProj_top|switches[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[9\] " "No output dependent on input pin \"switches\[9\]\"" {  } { { "../src/CoogsLite_FinalProj_top.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588108044530 "|CoogsLite_FinalProj_top|switches[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[10\] " "No output dependent on input pin \"switches\[10\]\"" {  } { { "../src/CoogsLite_FinalProj_top.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588108044530 "|CoogsLite_FinalProj_top|switches[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[11\] " "No output dependent on input pin \"switches\[11\]\"" {  } { { "../src/CoogsLite_FinalProj_top.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588108044530 "|CoogsLite_FinalProj_top|switches[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[12\] " "No output dependent on input pin \"switches\[12\]\"" {  } { { "../src/CoogsLite_FinalProj_top.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588108044530 "|CoogsLite_FinalProj_top|switches[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[13\] " "No output dependent on input pin \"switches\[13\]\"" {  } { { "../src/CoogsLite_FinalProj_top.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588108044530 "|CoogsLite_FinalProj_top|switches[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[14\] " "No output dependent on input pin \"switches\[14\]\"" {  } { { "../src/CoogsLite_FinalProj_top.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588108044530 "|CoogsLite_FinalProj_top|switches[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[15\] " "No output dependent on input pin \"switches\[15\]\"" {  } { { "../src/CoogsLite_FinalProj_top.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588108044530 "|CoogsLite_FinalProj_top|switches[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[0\] " "No output dependent on input pin \"switches\[0\]\"" {  } { { "../src/CoogsLite_FinalProj_top.v" "" { Text "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588108044530 "|CoogsLite_FinalProj_top|switches[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1588108044530 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "100 " "Implemented 100 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1588108044530 ""} { "Info" "ICUT_CUT_TM_OPINS" "47 " "Implemented 47 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1588108044530 ""} { "Info" "ICUT_CUT_TM_LCELLS" "34 " "Implemented 34 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1588108044530 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1588108044530 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 134 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 134 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4785 " "Peak virtual memory: 4785 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588108044595 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 28 15:07:24 2020 " "Processing ended: Tue Apr 28 15:07:24 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588108044595 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588108044595 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588108044595 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1588108044595 ""}
