
<html><head>
  <title>Verification Run Manager Status Report</title>
  <link rel="StyleSheet" media="screen" href="../css/vrmreport.css">
</head><body>
<h1>Verification Run Manager Status Report</h1>
<table cellspacing="2" cellpadding="3">
       <tr><td class="odd" >Testname</td>
           <td class="even">corev_rand_fp_instr_data_fwd_test__disable_all_trn_logs__floating_pt_zfinx_instr_en__pulp_fpu_zfinx_1cyclat__1457667381</td></tr>
       <tr><td class="odd" >Action</td>
           <td class="even">cv32e40p/cv32e40pv2_fpu_instr/cv32e40pv2_fpu_instr_uvmt_cv32e40p/corev_rand_fp_instr_data_fwd_test~1457667381/simulation/execScript</td></tr>
  <tr><td class="odd" >Status</td>
      <td class="bgYellow">Passed (Warning)</td>
  <tr><td class="odd" >Reason</td>
      <td class="even">** Warning: (vsim-8855) The evaluation of coverpoint bin 'mret_excp' 'with' expression resulted in an empty value range list.
   Time: 0 ps  Iteration: 15  Process: /uvm_pkg::uvm_phase::m_run_phases/#FORK#2213_2a9a93b6fbb File: /shark0/processing/cv32e40p/users/processing/PRODUCTS_DIGITAL_DESIGN/PANTHER/PANTHER_1.0/CV32/NR/CFG_P_Z1/NR_QUESTA_FPU/workdir/cv32e40p/env/uvme/cov/uvme_interrupt_covg_v2.sv Line: 103
</td>
  <tr><td class="odd" >Tstat Time</td>
      <td class="even">0.00</td>
  <tr><td class="odd" >Log File</td>
      <td class="even"><a href="file:/shark0/processing/cv32e40p/users/processing/PRODUCTS_DIGITAL_DESIGN/PANTHER/PANTHER_1.0/CV32/NR/CFG_P_Z1/NR_QUESTA_FPU/workdir/regression/cv32e40p/cv32e40pv2_fpu_instr/cv32e40pv2_fpu_instr_uvmt_cv32e40p/corev_rand_fp_instr_data_fwd_test~1457667381/simulation/execScript.log">/shark0/processing/cv32e40p/users/processing/PRODUCTS_DIGITAL_DESIGN/PANTHER/PANTHER_1.0/CV32/NR/CFG_P_Z1/NR_QUESTA_FPU/workdir/regression/cv32e40p/cv32e40pv2_fpu_instr/cv32e40pv2_fpu_instr_uvmt_cv32e40p/corev_rand_fp_instr_data_fwd_test~1457667381/simulation/execScript.log</a></td>
</table>
<h3>Per-test attributes:</h3>
<table cellspacing="2" cellpadding="3">
  <tr><th class="odd">Attribute</th><th class="even">Value</th></tr>
  <tr><td class="odd" >Action context (Runnable)</td>
      <td class="even">cv32e40p/cv32e40pv2_fpu_instr/cv32e40pv2_fpu_instr_uvmt_cv32e40p/corev_rand_fp_instr_data_fwd_test~1457667381/simulation</td></tr>
  <tr><td class="odd" >Script name</td>
      <td class="even">execScript</td></tr>
  <tr><td class="odd" >Date/Time</td>
      <td class="even"><span class="strip">Fri Apr 26 20:51:06 CEST 2024</span></td></tr>
  <tr><td class="odd" >UCDB File</td>
      <td class="even">/shark0/processing/cv32e40p/users/processing/PRODUCTS_DIGITAL_DESIGN/PANTHER/PANTHER_1.0/CV32/NR/CFG_P_Z1/NR_QUESTA_FPU/workdir/cv32e40p/sim/uvmt/vsim_results/pulp_fpu_zfinx_1cyclat/corev_rand_fp_instr_data_fwd_test/disable_all_trn_logs__floating_pt_zfinx_instr_en/1457667381/corev_rand_fp_instr_data_fwd_test_disable_all_trn_logs__floating_pt_zfinx_instr_en.ucdb</td></tr>
  <tr><td class="odd" >Queued</td>
      <td class="even">2</td></tr>
  <tr><td class="odd" >Elapsed</td>
      <td class="even">41</td></tr>
  <tr><td class="odd" >CPU Time</td>
      <td class="even">4.14</td></tr>
  <tr><td class="odd" >Hostname</td>
      <td class="even">node02.cm.cluster</td></tr>
  <tr><td class="odd" >Username</td>
      <td class="even">processi</td></tr>
  <tr><td class="odd" >Seed</td>
      <td class="even">1457667381</td></tr>
</table>
       <h3>UCDB test data record attributes:</h3>
       <table cellspacing="2" cellpadding="3">
         <tr><th class="odd">Attribute</th><th class="even">Value</th></tr>
           <tr><td class="odd" >COMPULSORY</td>
               <td class="even">No</td></tr>
           <tr><td class="odd" >CPUTIME</td>
               <td class="even">4.14</td></tr>
           <tr><td class="odd" >DATE</td>
               <td class="even">20240426185055</td></tr>
           <tr><td class="odd" >Filename</td>
               <td class="even">corev_rand_fp_instr_data_fwd_test_disable_all_trn_logs__floating_pt_zfinx_instr_en.ucdb</td></tr>
           <tr><td class="odd" >HOSTNAME</td>
               <td class="even">node02</td></tr>
           <tr><td class="odd" >HOSTOS</td>
               <td class="even">linux_x86_64</td></tr>
           <tr><td class="odd" >LOGNAME</td>
               <td class="even">vsim-corev_rand_fp_instr_data_fwd_test.log</td></tr>
           <tr><td class="odd" >MEMUSAGE</td>
               <td class="even">1414260</td></tr>
           <tr><td class="odd" >MTIVERSION</td>
               <td class="even">2023.2_1</td></tr>
           <tr><td class="odd" >RUNCWD</td>
               <td class="even">/shark0/processing/cv32e40p/users/processing/PRODUCTS_DIGITAL_DESIGN/PANTHER/PANTHER_1.0/CV32/NR/CFG_P_Z1/NR_QUESTA_FPU/workdir/cv32e40p/sim/uvmt/vsim_results/pulp_fpu_zfinx_1cyclat/corev_rand_fp_instr_data_fwd_test/disable_all_trn_logs__floating_pt_zfinx_instr_en/1457667381</td></tr>
           <tr><td class="odd" >SEED</td>
               <td class="even">1457667381</td></tr>
           <tr><td class="odd" >SIMTIME</td>
               <td class="even">15441300.0</td></tr>
           <tr><td class="odd" >TESTCMD</td>
               <td class="even">-</td></tr>
           <tr><td class="odd" >TESTCOMMENT</td>
               <td class="even">-</td></tr>
           <tr><td class="odd" >TESTNAME</td>
               <td class="even">corev_rand_fp_instr_data_fwd_test__disable_all_trn_logs__floating_pt_zfinx_instr_en__pulp_fpu_zfinx_1cyclat__1457667381</td></tr>
           <tr><td class="odd" >TESTSTATUS</td>
               <td class="even">1 (warning)</td></tr>
           <tr><td class="odd" >TIMEUNIT</td>
               <td class="even">ps</td></tr>
           <tr><td class="odd" >TSTAT_REASON</td>
               <td class="even">** Warning: (vsim-8855) The evaluation of coverpoint bin 'mret_excp' 'with' expression resulted in an empty value range list.
   Time: 0 ps  Iteration: 15  Process: /uvm_pkg::uvm_phase::m_run_phases/#FORK#2213_2a9a93b6fbb File: /shark0/processing/cv32e40p/users/processing/PRODUCTS_DIGITAL_DESIGN/PANTHER/PANTHER_1.0/CV32/NR/CFG_P_Z1/NR_QUESTA_FPU/workdir/cv32e40p/env/uvme/cov/uvme_interrupt_covg_v2.sv Line: 103
</td></tr>
           <tr><td class="odd" >TSTAT_SIMTIME</td>
               <td class="even">0.0</td></tr>
           <tr><td class="odd" >USERNAME</td>
               <td class="even">processi</td></tr>
           <tr><td class="odd" >VRM_CONTEXT</td>
               <td class="even">cv32e40p/cv32e40pv2_fpu_instr/cv32e40pv2_fpu_instr_uvmt_cv32e40p/corev_rand_fp_instr_data_fwd_test~1457667381/simulation/execScript</td></tr>
           <tr><td class="odd" >VSIMARGS</td>
               <td class="even">-work work -sv_seed 1457667381 -64 -suppress 7031 -suppress 8858 -suppress 8522 -suppress 8550 -suppress 8549 -permit_unmatched_virtual_intf +USE_ISS +USE_IMPERASDV -sv_lib /share/apps/imperas/imperas_idv/eng.20240418.0/lib/Linux64/ImperasLib/imperas.com/verification/riscv/1.0/model +IDV_TRACE2COV=1 -sv_lib /shark0/processing/cv32e40p/users/processing/PRODUCTS_DIGITAL_DESIGN/PANTHER/PANTHER_1.0/CV32/NR/CFG_P_Z1/NR_QUESTA_FPU/workdir/lib/dpi_dasm/lib/Linux64/libdpi_dasm -sv_lib /shark0/processing/cv32e40p/users/processing/PRODUCTS_DIGITAL_DESIGN/PANTHER/PANTHER_1.0/CV32/NR/CFG_P_Z1/NR_QUESTA_FPU/workdir/cv32e40p/vendor_lib/verilab/svlib_dpi -coverage +uvm_set_config_int=uvm_test_top,cov_model_enabled,1 -do 'setenv TEST_COV corev_rand_fp_instr_data_fwd_test; setenv TEST_CONFIG_COV pulp_fpu_zfinx_1cyclat; setenv TEST_CFG_FILE_COV _disable_all_trn_logs__floating_pt_zfinx_instr_en; setenv TEST_SEED_COV 1457667381; source /shark0/processing/cv32e40p/users/processing/PRODUCTS_DIGITAL_DESIGN/PANTHER/PANTHER_1.0/CV32/NR/CFG_P_Z1/NR_QUESTA_FPU/workdir/cv32e40p/sim/tools/vsim/cov.tcl' -batch -do /shark0/processing/cv32e40p/users/processing/PRODUCTS_DIGITAL_DESIGN/PANTHER/PANTHER_1.0/CV32/NR/CFG_P_Z1/NR_QUESTA_FPU/workdir/cv32e40p/sim/tools/vsim/vsim.tcl +firmware=/shark0/processing/cv32e40p/users/processing/PRODUCTS_DIGITAL_DESIGN/PANTHER/PANTHER_1.0/CV32/NR/CFG_P_Z1/NR_QUESTA_FPU/workdir/cv32e40p/sim/uvmt/vsim_results/pulp_fpu_zfinx_1cyclat/corev_rand_fp_instr_data_fwd_test/disable_all_trn_logs__floating_pt_zfinx_instr_en/1457667381/test_program/corev_rand_fp_instr_data_fwd_test_1457667381.hex +elf_file=/shark0/processing/cv32e40p/users/processing/PRODUCTS_DIGITAL_DESIGN/PANTHER/PANTHER_1.0/CV32/NR/CFG_P_Z1/NR_QUESTA_FPU/workdir/cv32e40p/sim/uvmt/vsim_results/pulp_fpu_zfinx_1cyclat/corev_rand_fp_instr_data_fwd_test/disable_all_trn_logs__floating_pt_zfinx_instr_en/1457667381/test_program/corev_rand_fp_instr_data_fwd_test_1457667381.elf +itb_file=/shark0/processing/cv32e40p/users/processing/PRODUCTS_DIGITAL_DESIGN/PANTHER/PANTHER_1.0/CV32/NR/CFG_P_Z1/NR_QUESTA_FPU/workdir/cv32e40p/sim/uvmt/vsim_results/pulp_fpu_zfinx_1cyclat/corev_rand_fp_instr_data_fwd_test/disable_all_trn_logs__floating_pt_zfinx_instr_en/1457667381/test_program/corev_rand_fp_instr_data_fwd_test_1457667381.itb -modelsimini modelsim.ini -l vsim-corev_rand_fp_instr_data_fwd_test.log -sv_lib /share/apps/mentor/modelsim/QUESTA_2023.2_1/questasim/verilog_src/uvm-1.2/src/../../../uvm-1.2/linux_x86_64/uvm_dpi +UVM_TESTNAME=uvmt_cv32e40p_firmware_test_c uvmt_cv32e40p_tb_vopt +UVM_TIMEOUT=1000000 +disable_all_trn_logs +enable_fp_in_x_regs=1 </td></tr>
           <tr><td class="odd" >WLFNAME</td>
               <td class="even">-</td></tr>
       </table>
           <h3>Script (defined in Runnable 'simulation'):</h3>
           <pre>
           echo " TEST RUNCMD: (%t_cmd%) CHECK_SIM_RESULT=YES CV_CORE=cv32e40p COREV=1 CFG=(%t_cfg%) TEST_CFG_FILE=(%t_test_cfg:%) SIMULATOR=(%t_simulator%) USE_ISS=(%t_iss:%) COV=(%t_cov:%) RUN_INDEX=(%t_iteration%) GEN_START_INDEX=(%t_iteration%) SEED=(%t_iteration%) CV_RESULTS=/shark0/processing/cv32e40p/users/processing/PRODUCTS_DIGITAL_DESIGN/PANTHER/PANTHER_1.0/CV32/NR/CFG_P_Z1/NR_QUESTA_FPU/workdir/cv32e40p/sim/uvmt  (%t_makearg%)"
           echo "     logfile: (%log_file%)"
           echo "     RTL repo: CV_CORE_REPO  : ${CV_CORE_REPO}"
           echo "               CV_CORE_BRANCH: ${CV_CORE_BRANCH}"
           echo "               CV_CORE_HASH  : ${CV_CORE_HASH}"
           echo " Here is the command to reproduce the test, using above RTL repo: "
           echo " (%t_cmd%) CHECK_SIM_RESULT=YES CV_CORE=cv32e40p COREV=1 CFG=(%t_cfg%) TEST_CFG_FILE=(%t_test_cfg:%) SIMULATOR=(%t_simulator%) USE_ISS=(%t_iss:%) COV=(%t_cov:%) SEED=(%t_iteration%)  (%t_makearg%) "
           cd (%t_abs_dir%) && (%t_cmd%) CHECK_SIM_RESULT=YES CHECK_SIM_LOG=(%log_file%) COMP=0 CV_CORE=cv32e40p COREV=1 CFG=(%t_cfg%) TEST_CFG_FILE=(%t_test_cfg:%) SIMULATOR=(%t_simulator%) USE_ISS=(%t_iss:%) COV=(%t_cov:%) RUN_INDEX=(%t_iteration%) GEN_START_INDEX=(%t_iteration%) SEED=(%t_iteration%) CV_RESULTS=/shark0/processing/cv32e40p/users/processing/PRODUCTS_DIGITAL_DESIGN/PANTHER/PANTHER_1.0/CV32/NR/CFG_P_Z1/NR_QUESTA_FPU/workdir/cv32e40p/sim/uvmt  (%t_makearg%)
           </pre>
<h3>Other information:</h3>
<dl><dt>Most recent event change record:</dt>
    <dd>20240426T205106 done cv32e40p/cv32e40pv2_fpu_instr/cv32e40pv2_fpu_instr_uvmt_cv32e40p/corev_rand_fp_instr_data_fwd_test~1457667381/simulation/execScript passed/warning node02.cm.cluster /shark0/processing/cv32e40p/users/processing/PRODUCTS_DIGITAL_DESIGN/PANTHER/PANTHER_1.0/CV32/NR/CFG_P_Z1/NR_QUESTA_FPU/workdir/cv32e40p/sim/uvmt/vsim_results/pulp_fpu_zfinx_1cyclat/corev_rand_fp_instr_data_fwd_test/disable_all_trn_logs__floating_pt_zfinx_instr_en/1457667381/corev_rand_fp_instr_data_fwd_test_disable_all_trn_logs__floating_pt_zfinx_instr_en.ucdb warning 1457667381 46.16 {} 41</dd></dl
</body></html>

