$date
	Mon Jan 19 15:57:35 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module logic_test_tb $end
$var wire 1 ! reg_write $end
$var wire 32 " read_data [31:0] $end
$var wire 1 # mem_write $end
$var wire 1 $ mem_to_reg $end
$var wire 1 % mem_read $end
$var wire 1 & alu_src $end
$var wire 2 ' alu_op [1:0] $end
$var reg 32 ( addr [31:0] $end
$var reg 1 ) clk $end
$var reg 7 * opcode [6:0] $end
$var reg 32 + write_data [31:0] $end
$scope module cu $end
$var wire 7 , opcode [6:0] $end
$var reg 2 - alu_op [1:0] $end
$var reg 1 & alu_src $end
$var reg 1 % mem_read $end
$var reg 1 $ mem_to_reg $end
$var reg 1 # mem_write $end
$var reg 1 ! reg_write $end
$upscope $end
$scope module dm $end
$var wire 32 . addr [31:0] $end
$var wire 1 ) clk $end
$var wire 1 % mem_read $end
$var wire 1 # mem_write $end
$var wire 32 / write_data [31:0] $end
$var wire 32 0 read_data [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 0
b0 /
b0 .
b0 -
b0 ,
b0 +
b0 *
0)
b0 (
b0 '
0&
0%
0$
0#
b0 "
0!
$end
#5000
1)
#10000
1&
1#
0)
b11011110101011011011111011101111 +
b11011110101011011011111011101111 /
b100 (
b100 .
b100011 *
b100011 ,
#15000
1)
#20000
0)
#25000
1)
#30000
b11011110101011011011111011101111 "
b11011110101011011011111011101111 0
1$
1%
1!
0#
1&
0)
b11 *
b11 ,
#35000
1)
#40000
0)
#45000
1)
#50000
b0 "
b0 0
b10 '
b10 -
0$
0%
0&
1!
0)
b110011 *
b110011 ,
#55000
1)
#60000
0)
#65000
1)
#70000
0)
