# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do lhn_cache_2w_v_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored {E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/lhn_cache_2w_v.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:06:35 on Nov 17,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored" E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/lhn_cache_2w_v.v 
# -- Compiling module lhn_cache_2w_v
# 
# Top level modules:
# 	lhn_cache_2w_v
# End time: 11:06:35 on Nov 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored {E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/lhn_3to8_dec.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:06:35 on Nov 17,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored" E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/lhn_3to8_dec.v 
# -- Compiling module lhn_3to8_dec
# 
# Top level modules:
# 	lhn_3to8_dec
# End time: 11:06:35 on Nov 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored {E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/lhn_CAM_v.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:06:35 on Nov 17,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored" E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/lhn_CAM_v.v 
# -- Compiling module lhn_CAM_v
# ** Warning: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/lhn_CAM_v.v(54): (vlog-2256) Event expressions should result in a singular type.
# 
# Top level modules:
# 	lhn_CAM_v
# End time: 11:06:35 on Nov 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored {E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/lhn_cache_v.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:06:35 on Nov 17,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored" E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/lhn_cache_v.v 
# -- Compiling module lhn_cache_v
# 
# Top level modules:
# 	lhn_cache_v
# End time: 11:06:35 on Nov 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored {E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/lhn_pll_3_v.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:06:35 on Nov 17,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored" E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/lhn_pll_3_v.v 
# -- Compiling module lhn_pll_3_v
# 
# Top level modules:
# 	lhn_pll_3_v
# End time: 11:06:35 on Nov 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored {E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/lhnRISC621_ram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:06:36 on Nov 17,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored" E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/lhnRISC621_ram.v 
# -- Compiling module lhnRISC621_ram
# 
# Top level modules:
# 	lhnRISC621_ram
# End time: 11:06:36 on Nov 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/db {E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/db/lhn_pll_3_v_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:06:36 on Nov 17,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/db" E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/db/lhn_pll_3_v_altpll.v 
# -- Compiling module lhn_pll_3_v_altpll
# 
# Top level modules:
# 	lhn_pll_3_v_altpll
# End time: 11:06:36 on Nov 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored {E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/lhn_cache_2w_v_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:06:36 on Nov 17,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored" E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/lhn_cache_2w_v_tb.v 
# -- Compiling module lhn_cache_2w_v_tb
# 
# Top level modules:
# 	lhn_cache_2w_v_tb
# End time: 11:06:36 on Nov 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  lhn_cache_2w_v_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" lhn_cache_2w_v_tb 
# Start time: 11:06:36 on Nov 17,2022
# Loading work.lhn_cache_2w_v_tb
# Loading work.lhn_cache_2w_v
# Loading work.lhn_pll_3_v
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.lhn_CAM_v
# Loading work.lhnRISC621_ram
# Loading altera_mf_ver.altsyncram
# Loading work.lhn_cache_v
# Loading work.lhn_3to8_dec
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 180000  Instance: lhn_cache_2w_v_tb.dut.my_pll.altpll_component.cycloneiii_pll.pll3
# 
# 
# ------------------------------------------------------------
# Start of Test Sequence:
# ** Note: $stop    : E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/lhn_cache_2w_v_tb.v(200)
#    Time: 34220 ns  Iteration: 1  Instance: /lhn_cache_2w_v_tb
# Break in Module lhn_cache_2w_v_tb at E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/lhn_cache_2w_v_tb.v line 200
do wave.do
restart
run -all
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 180000  Instance: lhn_cache_2w_v_tb.dut.my_pll.altpll_component.cycloneiii_pll.pll3
# 
# 
# ------------------------------------------------------------
# Start of Test Sequence:
# ** Note: $stop    : E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/lhn_cache_2w_v_tb.v(200)
#    Time: 34220 ns  Iteration: 1  Instance: /lhn_cache_2w_v_tb
# Break in Module lhn_cache_2w_v_tb at E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/lhn_cache_2w_v_tb.v line 200
run -all
#            764067000: Address and Data expected to be equal: expected data   516 recieved data   772
#            764147000: Address and Data expected to be equal: expected data   518 recieved data   774
#            764187000: Address and Data expected to be equal: expected data   519 recieved data   775
# ** Note: $stop    : E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/lhn_cache_2w_v_tb.v(97)
#    Time: 764663500 ps  Iteration: 3  Instance: /lhn_cache_2w_v_tb
# Break in Module lhn_cache_2w_v_tb at E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/lhn_cache_2w_v_tb.v line 97
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
add wave -position insertpoint  \
sim:/lhn_cache_2w_v_tb/address_sample_period
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
do lhn_cache_2w_v_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/simulation/modelsim/rtl_work/_lib.qdb".
# Error 31: Unable to unlink file "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/simulation/modelsim/rtl_work/_lib1_0.qdb".
# Error 31: Unable to unlink file "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/simulation/modelsim/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/simulation/modelsim/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored {E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/lhn_cache_2w_v.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:16:31 on Nov 17,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored" E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/lhn_cache_2w_v.v 
# -- Compiling module lhn_cache_2w_v
# 
# Top level modules:
# 	lhn_cache_2w_v
# End time: 12:16:31 on Nov 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored {E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/lhn_3to8_dec.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:16:31 on Nov 17,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored" E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/lhn_3to8_dec.v 
# -- Compiling module lhn_3to8_dec
# 
# Top level modules:
# 	lhn_3to8_dec
# End time: 12:16:31 on Nov 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored {E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/lhn_CAM_v.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:16:31 on Nov 17,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored" E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/lhn_CAM_v.v 
# -- Compiling module lhn_CAM_v
# ** Warning: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/lhn_CAM_v.v(54): (vlog-2256) Event expressions should result in a singular type.
# 
# Top level modules:
# 	lhn_CAM_v
# End time: 12:16:31 on Nov 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored {E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/lhn_cache_v.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:16:31 on Nov 17,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored" E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/lhn_cache_v.v 
# -- Compiling module lhn_cache_v
# 
# Top level modules:
# 	lhn_cache_v
# End time: 12:16:31 on Nov 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored {E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/lhn_pll_3_v.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:16:31 on Nov 17,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored" E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/lhn_pll_3_v.v 
# -- Compiling module lhn_pll_3_v
# 
# Top level modules:
# 	lhn_pll_3_v
# End time: 12:16:31 on Nov 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored {E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/lhnRISC621_ram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:16:31 on Nov 17,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored" E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/lhnRISC621_ram.v 
# -- Compiling module lhnRISC621_ram
# 
# Top level modules:
# 	lhnRISC621_ram
# End time: 12:16:31 on Nov 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/db {E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/db/lhn_pll_3_v_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:16:31 on Nov 17,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/db" E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/db/lhn_pll_3_v_altpll.v 
# -- Compiling module lhn_pll_3_v_altpll
# 
# Top level modules:
# 	lhn_pll_3_v_altpll
# End time: 12:16:31 on Nov 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored {E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/lhn_cache_2w_v_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:16:31 on Nov 17,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored" E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/lhn_cache_2w_v_tb.v 
# -- Compiling module lhn_cache_2w_v_tb
# ** Error: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/lhn_cache_2w_v_tb.v(84): (vlog-2730) Undefined variable: 'Done'.
# End time: 12:16:31 on Nov 17,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./lhn_cache_2w_v_run_msim_rtl_verilog.do line 16
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored {E:/RIT/Fall_22/EE-621-Design-of-C..."
do lhn_cache_2w_v_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/simulation/modelsim/rtl_work/_lib.qdb".
# Error 31: Unable to unlink file "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/simulation/modelsim/rtl_work/_lib1_0.qdb".
# Error 31: Unable to unlink file "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/simulation/modelsim/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/simulation/modelsim/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored {E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/lhn_cache_2w_v.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:16:56 on Nov 17,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored" E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/lhn_cache_2w_v.v 
# -- Compiling module lhn_cache_2w_v
# 
# Top level modules:
# 	lhn_cache_2w_v
# End time: 12:16:56 on Nov 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored {E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/lhn_3to8_dec.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:16:56 on Nov 17,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored" E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/lhn_3to8_dec.v 
# -- Compiling module lhn_3to8_dec
# 
# Top level modules:
# 	lhn_3to8_dec
# End time: 12:16:56 on Nov 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored {E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/lhn_CAM_v.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:16:56 on Nov 17,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored" E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/lhn_CAM_v.v 
# -- Compiling module lhn_CAM_v
# ** Warning: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/lhn_CAM_v.v(54): (vlog-2256) Event expressions should result in a singular type.
# 
# Top level modules:
# 	lhn_CAM_v
# End time: 12:16:56 on Nov 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored {E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/lhn_cache_v.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:16:56 on Nov 17,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored" E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/lhn_cache_v.v 
# -- Compiling module lhn_cache_v
# 
# Top level modules:
# 	lhn_cache_v
# End time: 12:16:56 on Nov 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored {E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/lhn_pll_3_v.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:16:56 on Nov 17,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored" E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/lhn_pll_3_v.v 
# -- Compiling module lhn_pll_3_v
# 
# Top level modules:
# 	lhn_pll_3_v
# End time: 12:16:56 on Nov 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored {E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/lhnRISC621_ram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:16:57 on Nov 17,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored" E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/lhnRISC621_ram.v 
# -- Compiling module lhnRISC621_ram
# 
# Top level modules:
# 	lhnRISC621_ram
# End time: 12:16:57 on Nov 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/db {E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/db/lhn_pll_3_v_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:16:57 on Nov 17,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/db" E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/db/lhn_pll_3_v_altpll.v 
# -- Compiling module lhn_pll_3_v_altpll
# 
# Top level modules:
# 	lhn_pll_3_v_altpll
# End time: 12:16:57 on Nov 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored {E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/lhn_cache_2w_v_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:16:57 on Nov 17,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored" E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/lhn_cache_2w_v_tb.v 
# -- Compiling module lhn_cache_2w_v_tb
# ** Error: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/lhn_cache_2w_v_tb.v(84): (vlog-2730) Undefined variable: 'Done'.
# End time: 12:16:57 on Nov 17,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./lhn_cache_2w_v_run_msim_rtl_verilog.do line 16
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored {E:/RIT/Fall_22/EE-621-Design-of-C..."
do lhn_cache_2w_v_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/simulation/modelsim/rtl_work/_lib.qdb".
# Error 31: Unable to unlink file "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/simulation/modelsim/rtl_work/_lib1_0.qdb".
# Error 31: Unable to unlink file "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/simulation/modelsim/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/simulation/modelsim/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored {E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/lhn_cache_2w_v.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:18:17 on Nov 17,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored" E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/lhn_cache_2w_v.v 
# -- Compiling module lhn_cache_2w_v
# 
# Top level modules:
# 	lhn_cache_2w_v
# End time: 12:18:17 on Nov 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored {E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/lhn_3to8_dec.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:18:17 on Nov 17,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored" E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/lhn_3to8_dec.v 
# -- Compiling module lhn_3to8_dec
# 
# Top level modules:
# 	lhn_3to8_dec
# End time: 12:18:17 on Nov 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored {E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/lhn_CAM_v.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:18:17 on Nov 17,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored" E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/lhn_CAM_v.v 
# -- Compiling module lhn_CAM_v
# ** Warning: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/lhn_CAM_v.v(54): (vlog-2256) Event expressions should result in a singular type.
# 
# Top level modules:
# 	lhn_CAM_v
# End time: 12:18:17 on Nov 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored {E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/lhn_cache_v.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:18:17 on Nov 17,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored" E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/lhn_cache_v.v 
# -- Compiling module lhn_cache_v
# 
# Top level modules:
# 	lhn_cache_v
# End time: 12:18:17 on Nov 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored {E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/lhn_pll_3_v.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:18:17 on Nov 17,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored" E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/lhn_pll_3_v.v 
# -- Compiling module lhn_pll_3_v
# 
# Top level modules:
# 	lhn_pll_3_v
# End time: 12:18:17 on Nov 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored {E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/lhnRISC621_ram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:18:17 on Nov 17,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored" E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/lhnRISC621_ram.v 
# -- Compiling module lhnRISC621_ram
# 
# Top level modules:
# 	lhnRISC621_ram
# End time: 12:18:17 on Nov 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/db {E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/db/lhn_pll_3_v_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:18:17 on Nov 17,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/db" E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/db/lhn_pll_3_v_altpll.v 
# -- Compiling module lhn_pll_3_v_altpll
# 
# Top level modules:
# 	lhn_pll_3_v_altpll
# End time: 12:18:18 on Nov 17,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored {E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/lhn_cache_2w_v_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:18:18 on Nov 17,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored" E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/lhn_cache_2w_v_tb.v 
# -- Compiling module lhn_cache_2w_v_tb
# 
# Top level modules:
# 	lhn_cache_2w_v_tb
# End time: 12:18:18 on Nov 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  lhn_cache_2w_v_tb
# End time: 12:18:19 on Nov 17,2022, Elapsed time: 1:11:43
# Errors: 56, Warnings: 4
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" lhn_cache_2w_v_tb 
# Start time: 12:18:19 on Nov 17,2022
# Loading work.lhn_cache_2w_v_tb
# Loading work.lhn_cache_2w_v
# Loading work.lhn_pll_3_v
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.lhn_CAM_v
# Loading work.lhnRISC621_ram
# Loading altera_mf_ver.altsyncram
# Loading work.lhn_cache_v
# Loading work.lhn_3to8_dec
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 180000  Instance: lhn_cache_2w_v_tb.dut.my_pll.altpll_component.cycloneiii_pll.pll3
# 
# 
# ------------------------------------------------------------
# Start of Test Sequence:
#             12427000: Address and Data expected to be equal: expected data   143 recieved data    15
# ** Note: $stop    : E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/lhn_cache_2w_v_tb.v(97)
#    Time: 12863500 ps  Iteration: 3  Instance: /lhn_cache_2w_v_tb
# Break in Module lhn_cache_2w_v_tb at E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/lhn_cache_2w_v_tb.v line 97
do wave.do
restart
run -all
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 180000  Instance: lhn_cache_2w_v_tb.dut.my_pll.altpll_component.cycloneiii_pll.pll3
# 
# 
# ------------------------------------------------------------
# Start of Test Sequence:
#             12427000: Address and Data expected to be equal: expected data   143 recieved data    15
# ** Note: $stop    : E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/lhn_cache_2w_v_tb.v(97)
#    Time: 12863500 ps  Iteration: 3  Instance: /lhn_cache_2w_v_tb
# Break in Module lhn_cache_2w_v_tb at E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/lhn_cache_2w_v_tb.v line 97
run -all
# ** Note: $stop    : E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/lhn_cache_2w_v_tb.v(200)
#    Time: 32220 ns  Iteration: 1  Instance: /lhn_cache_2w_v_tb
# Break in Module lhn_cache_2w_v_tb at E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/lhn_cache_2w_v_tb.v line 200
run -all
#             61147000: Address and Data expected to be equal: expected data    55 recieved data   247
#             68587000: Address and Data expected to be equal: expected data   951 recieved data   247
#             69867000: Address and Data expected to be equal: expected data   759 recieved data   439
#             72667000: Address and Data expected to be equal: expected data   655 recieved data   911
#             85227000: Address and Data expected to be equal: expected data   847 recieved data   911
#             89187000: Address and Data expected to be equal: expected data   183 recieved data   439
#             92547000: Address and Data expected to be equal: expected data   783 recieved data   911
#             94140000: Model check failed for address    31 expected data     0 recieved data   671
#             94180000: Model check failed for address    31 expected data     0 recieved data   671
#             95227000: Address and Data expected to be equal: expected data   823 recieved data   695
#            103547000: Address and Data expected to be equal: expected data   823 recieved data   439
#            104780000: Model check failed for address    95 expected data     0 recieved data   159
#            104820000: Model check failed for address    95 expected data     0 recieved data   159
#            107507000: Address and Data expected to be equal: expected data    31 recieved data   671
#            111227000: Address and Data expected to be equal: expected data   319 recieved data   191
#            112940000: Model check failed for address   575 expected data     0 recieved data   895
#            112980000: Model check failed for address   575 expected data     0 recieved data   895
#            117227000: Address and Data expected to be equal: expected data   543 recieved data   159
#            118787000: Address and Data expected to be equal: expected data   895 recieved data   191
#            124707000: Address and Data expected to be equal: expected data   183 recieved data   439
#            126227000: Address and Data expected to be equal: expected data    95 recieved data   671
#            133907000: Address and Data expected to be equal: expected data    79 recieved data   911
#            140667000: Address and Data expected to be equal: expected data   199 recieved data   775
#            141427000: Address and Data expected to be equal: expected data   463 recieved data   911
#            143867000: Address and Data expected to be equal: expected data   383 recieved data   895
#            148667000: Address and Data expected to be equal: expected data   463 recieved data   655
#            151027000: Address and Data expected to be equal: expected data   415 recieved data   671
#            152220000: Model check failed for address   671 expected data   671 recieved data   479
#            152260000: Model check failed for address   671 expected data   671 recieved data   479
#            153467000: Address and Data expected to be equal: expected data    79 recieved data   911
#            154227000: Address and Data expected to be equal: expected data   959 recieved data   191
#            156580000: Model check failed for address   487 expected data     0 recieved data   295
#            156620000: Model check failed for address   487 expected data     0 recieved data   295
#            156660000: Model check failed for address   487 expected data     0 recieved data   295
#            156947000: Address and Data expected to be equal: expected data   655 recieved data   911
#            160507000: Address and Data expected to be equal: expected data   863 recieved data   671
#            161267000: Address and Data expected to be equal: expected data   303 recieved data   111
#            163227000: Address and Data expected to be equal: expected data   975 recieved data   655
#            165147000: Address and Data expected to be equal: expected data   223 recieved data   671
#            165580000: Model check failed for address   927 expected data     0 recieved data   671
#            165620000: Model check failed for address   927 expected data     0 recieved data   671
#            169267000: Address and Data expected to be equal: expected data   591 recieved data   655
#            170027000: Address and Data expected to be equal: expected data   551 recieved data   359
#            170460000: Model check failed for address   103 expected data     0 recieved data   359
#            170500000: Model check failed for address   103 expected data     0 recieved data   359
#            170787000: Address and Data expected to be equal: expected data   511 recieved data   895
#            172307000: Address and Data expected to be equal: expected data   823 recieved data   439
#            173067000: Address and Data expected to be equal: expected data    15 recieved data   911
#            174867000: Address and Data expected to be equal: expected data   887 recieved data   439
#            176027000: Address and Data expected to be equal: expected data    55 recieved data   759
#            177740000: Model check failed for address   487 expected data     0 recieved data   359
#            177780000: Model check failed for address   487 expected data     0 recieved data   359
#            180347000: Address and Data expected to be equal: expected data   519 recieved data   775
#            181987000: Address and Data expected to be equal: expected data   183 recieved data   439
#            185107000: Address and Data expected to be equal: expected data   383 recieved data   895
#            185867000: Address and Data expected to be equal: expected data   839 recieved data   327
#            186300000: Model check failed for address    71 expected data     0 recieved data   327
#            186340000: Model check failed for address    71 expected data     0 recieved data   327
#            187027000: Address and Data expected to be equal: expected data   311 recieved data   439
#            188947000: Address and Data expected to be equal: expected data   927 recieved data   671
#            190747000: Address and Data expected to be equal: expected data   263 recieved data   775
#            193107000: Address and Data expected to be equal: expected data   695 recieved data   439
#            194667000: Address and Data expected to be equal: expected data   303 recieved data   111
#            196187000: Address and Data expected to be equal: expected data   615 recieved data   359
#            197747000: Address and Data expected to be equal: expected data   199 recieved data   775
#            198507000: Address and Data expected to be equal: expected data   919 recieved data   791
#            198940000: Model check failed for address   727 expected data     0 recieved data   791
#            198980000: Model check failed for address   727 expected data     0 recieved data   791
#            199267000: Address and Data expected to be equal: expected data    95 recieved data   671
#            200027000: Address and Data expected to be equal: expected data   575 recieved data   191
#            200787000: Address and Data expected to be equal: expected data   351 recieved data   479
#            201547000: Address and Data expected to be equal: expected data   703 recieved data   895
#            203347000: Address and Data expected to be equal: expected data   463 recieved data   655
#            203780000: Model check failed for address    15 expected data    15 recieved data   655
#            203820000: Model check failed for address    15 expected data    15 recieved data   655
#            204107000: Address and Data expected to be equal: expected data   103 recieved data   295
#            208107000: Address and Data expected to be equal: expected data    71 recieved data   775
#            209387000: Address and Data expected to be equal: expected data   679 recieved data   359
#            209820000: Model check failed for address   871 expected data     0 recieved data   359
#            209860000: Model check failed for address   871 expected data     0 recieved data   359
#            210147000: Address and Data expected to be equal: expected data   847 recieved data   911
#            210907000: Address and Data expected to be equal: expected data   511 recieved data   191
#            212900000: Model check failed for address   559 expected data     0 recieved data   111
#            212940000: Model check failed for address   559 expected data     0 recieved data   111
#            214787000: Address and Data expected to be equal: expected data    95 recieved data   479
#            215667000: Address and Data expected to be equal: expected data   959 recieved data   895
#            216427000: Address and Data expected to be equal: expected data    39 recieved data   295
#            217587000: Address and Data expected to be equal: expected data   327 recieved data   583
#            221107000: Address and Data expected to be equal: expected data   359 recieved data   295
#            221867000: Address and Data expected to be equal: expected data   807 recieved data   167
#            222627000: Address and Data expected to be equal: expected data   719 recieved data   911
#            223460000: Model check failed for address   695 expected data   695 recieved data   951
#            223500000: Model check failed for address   695 expected data   695 recieved data   951
#            223787000: Address and Data expected to be equal: expected data   279 recieved data   791
#            224547000: Address and Data expected to be equal: expected data   847 recieved data   655
#            228107000: Address and Data expected to be equal: expected data   239 recieved data    47
#            230027000: Address and Data expected to be equal: expected data   695 recieved data   951
#            230787000: Address and Data expected to be equal: expected data    31 recieved data   479
#            231947000: Address and Data expected to be equal: expected data   335 recieved data   655
#            232707000: Address and Data expected to be equal: expected data   999 recieved data   295
#            233467000: Address and Data expected to be equal: expected data   567 recieved data   311
#            235547000: Address and Data expected to be equal: expected data   631 recieved data   311
#            236500000: Model check failed for address   519 expected data     0 recieved data   775
#            236540000: Model check failed for address   519 expected data     0 recieved data   775
#            238027000: Address and Data expected to be equal: expected data   695 recieved data   311
#            238787000: Address and Data expected to be equal: expected data   287 recieved data   479
#            243067000: Address and Data expected to be equal: expected data    95 recieved data   479
#            244987000: Address and Data expected to be equal: expected data   703 recieved data   895
#            247947000: Address and Data expected to be equal: expected data   903 recieved data   583
#            248827000: Address and Data expected to be equal: expected data   815 recieved data   111
#            249587000: Address and Data expected to be equal: expected data   959 recieved data   191
#            250467000: Address and Data expected to be equal: expected data   207 recieved data   911
#            252027000: Address and Data expected to be equal: expected data   159 recieved data   863
#            252787000: Address and Data expected to be equal: expected data   855 recieved data   279
#            255867000: Address and Data expected to be equal: expected data   639 recieved data   191
#            256627000: Address and Data expected to be equal: expected data   215 recieved data   279
#            257387000: Address and Data expected to be equal: expected data   687 recieved data    47
#            258547000: Address and Data expected to be equal: expected data   759 recieved data   375
#            259707000: Address and Data expected to be equal: expected data   247 recieved data   951
#            260867000: Address and Data expected to be equal: expected data   839 recieved data   775
#            261627000: Address and Data expected to be equal: expected data   559 recieved data   111
#            263547000: Address and Data expected to be equal: expected data   103 recieved data   167
#            265827000: Address and Data expected to be equal: expected data   431 recieved data    47
#            267107000: Address and Data expected to be equal: expected data   447 recieved data   895
#            267867000: Address and Data expected to be equal: expected data   399 recieved data   911
#            272027000: Address and Data expected to be equal: expected data   311 recieved data   375
#            272907000: Address and Data expected to be equal: expected data   551 recieved data   295
#            273667000: Address and Data expected to be equal: expected data   935 recieved data   167
#            275227000: Address and Data expected to be equal: expected data   823 recieved data   951
#            275987000: Address and Data expected to be equal: expected data   359 recieved data   167
#            277147000: Address and Data expected to be equal: expected data   695 recieved data   375
#            279867000: Address and Data expected to be equal: expected data   719 recieved data   911
#            281387000: Address and Data expected to be equal: expected data   271 recieved data   975
#            283347000: Address and Data expected to be equal: expected data   111 recieved data    47
#            284107000: Address and Data expected to be equal: expected data   495 recieved data   111
#            284867000: Address and Data expected to be equal: expected data   463 recieved data   911
#            286500000: Model check failed for address   319 expected data     0 recieved data   191
#            286540000: Model check failed for address   319 expected data     0 recieved data   191
#            286827000: Address and Data expected to be equal: expected data   351 recieved data   479
#            288507000: Address and Data expected to be equal: expected data   551 recieved data   167
#            289787000: Address and Data expected to be equal: expected data   607 recieved data   863
#            290300000: Model check failed for address   391 expected data     0 recieved data   775
#            290340000: Model check failed for address   391 expected data     0 recieved data   775
#            290380000: Model check failed for address   391 expected data     0 recieved data   775
#            291587000: Address and Data expected to be equal: expected data    31 recieved data   479
#            292467000: Address and Data expected to be equal: expected data   535 recieved data    23
#            294387000: Address and Data expected to be equal: expected data   527 recieved data   911
#            295147000: Address and Data expected to be equal: expected data   359 recieved data   295
#            295980000: Model check failed for address   927 expected data     0 recieved data   863
#            296020000: Model check failed for address   927 expected data     0 recieved data   863
#            296707000: Address and Data expected to be equal: expected data   687 recieved data   111
#            297467000: Address and Data expected to be equal: expected data   327 recieved data   455
#            297900000: Model check failed for address   967 expected data     0 recieved data   455
#            297940000: Model check failed for address   967 expected data     0 recieved data   455
#            298227000: Address and Data expected to be equal: expected data   783 recieved data   399
#            300547000: Address and Data expected to be equal: expected data   239 recieved data    47
#            301307000: Address and Data expected to be equal: expected data    95 recieved data   479
#            302467000: Address and Data expected to be equal: expected data   527 recieved data   399
#            303227000: Address and Data expected to be equal: expected data   695 recieved data   951
#            305707000: Address and Data expected to be equal: expected data   623 recieved data   111
#            306587000: Address and Data expected to be equal: expected data   303 recieved data    47
#            307020000: Model check failed for address   239 expected data   239 recieved data    47
#            307060000: Model check failed for address   239 expected data   239 recieved data    47
#            307867000: Address and Data expected to be equal: expected data   927 recieved data   863
#            308627000: Address and Data expected to be equal: expected data   335 recieved data   399
#            309787000: Address and Data expected to be equal: expected data   847 recieved data   911
#            310547000: Address and Data expected to be equal: expected data   311 recieved data   375
#            312187000: Address and Data expected to be equal: expected data   183 recieved data   951
#            314387000: Address and Data expected to be equal: expected data   591 recieved data   399
#            315980000: Model check failed for address   407 expected data     0 recieved data    23
#            316020000: Model check failed for address   407 expected data     0 recieved data    23
#            316307000: Address and Data expected to be equal: expected data   223 recieved data   863
#            319107000: Address and Data expected to be equal: expected data   647 recieved data   775
#            321947000: Address and Data expected to be equal: expected data   135 recieved data   775
#            323107000: Address and Data expected to be equal: expected data   391 recieved data   455
#            324267000: Address and Data expected to be equal: expected data   111 recieved data    47
#            326987000: Address and Data expected to be equal: expected data   671 recieved data   863
#            327747000: Address and Data expected to be equal: expected data   567 recieved data   375
#            328507000: Address and Data expected to be equal: expected data   495 recieved data    47
#            329267000: Address and Data expected to be equal: expected data   975 recieved data    15
#            330427000: Address and Data expected to be equal: expected data   751 recieved data    47
#            331187000: Address and Data expected to be equal: expected data   383 recieved data   895
#            333067000: Address and Data expected to be equal: expected data   511 recieved data   895
#            335547000: Address and Data expected to be equal: expected data   319 recieved data   895
#            337107000: Address and Data expected to be equal: expected data   831 recieved data   895
#            337867000: Address and Data expected to be equal: expected data   807 recieved data   103
#            340187000: Address and Data expected to be equal: expected data   159 recieved data   863
#            342580000: Model check failed for address    31 expected data     0 recieved data   799
#            342620000: Model check failed for address    31 expected data     0 recieved data   799
#            342660000: Model check failed for address    31 expected data     0 recieved data   799
#            342700000: Model check failed for address    31 expected data     0 recieved data   799
#            342740000: Model check failed for address    31 expected data     0 recieved data   799
#            343547000: Address and Data expected to be equal: expected data   983 recieved data    23
#            344707000: Address and Data expected to be equal: expected data   119 recieved data   951
#            346347000: Address and Data expected to be equal: expected data   695 recieved data   375
#            347507000: Address and Data expected to be equal: expected data   687 recieved data    47
#            348700000: Model check failed for address   591 expected data     0 recieved data    15
#            348740000: Model check failed for address   591 expected data     0 recieved data    15
#            349500000: Model check failed for address   711 expected data     0 recieved data   455
#            349540000: Model check failed for address   711 expected data     0 recieved data   455
#            349947000: Address and Data expected to be equal: expected data   247 recieved data   951
#            350707000: Address and Data expected to be equal: expected data   807 recieved data   103
#            351467000: Address and Data expected to be equal: expected data   223 recieved data   479
#            354667000: Address and Data expected to be equal: expected data   735 recieved data   479
#            355427000: Address and Data expected to be equal: expected data   743 recieved data   167
#            356187000: Address and Data expected to be equal: expected data   311 recieved data   375
#            356700000: Model check failed for address   951 expected data   951 recieved data   375
#            356740000: Model check failed for address   951 expected data   951 recieved data   375
#            356780000: Model check failed for address   951 expected data   951 recieved data   375
#            357187000: Address and Data expected to be equal: expected data   479 recieved data   799
#            357947000: Address and Data expected to be equal: expected data   503 recieved data   951
#            359867000: Address and Data expected to be equal: expected data    31 recieved data   479
#            361427000: Address and Data expected to be equal: expected data   127 recieved data   895
#            361940000: Model check failed for address   871 expected data     0 recieved data   999
#            361980000: Model check failed for address   871 expected data     0 recieved data   999
#            362020000: Model check failed for address   871 expected data     0 recieved data   999
#            362307000: Address and Data expected to be equal: expected data   543 recieved data   479
#            362740000: Model check failed for address    31 expected data     0 recieved data   479
#            362780000: Model check failed for address    31 expected data     0 recieved data   479
#            364387000: Address and Data expected to be equal: expected data    23 recieved data   535
#            365147000: Address and Data expected to be equal: expected data   135 recieved data   775
#            366060000: Model check failed for address   463 expected data     0 recieved data    15
#            366100000: Model check failed for address   463 expected data     0 recieved data    15
#            366140000: Model check failed for address   463 expected data     0 recieved data    15
#            368027000: Address and Data expected to be equal: expected data    31 recieved data   479
#            369587000: Address and Data expected to be equal: expected data   527 recieved data   783
#            370347000: Address and Data expected to be equal: expected data   287 recieved data   799
#            371107000: Address and Data expected to be equal: expected data   351 recieved data   479
#            372267000: Address and Data expected to be equal: expected data   223 recieved data   799
#            373827000: Address and Data expected to be equal: expected data   127 recieved data   895
#            375107000: Address and Data expected to be equal: expected data   431 recieved data    47
#            375867000: Address and Data expected to be equal: expected data   983 recieved data   535
#            376627000: Address and Data expected to be equal: expected data   503 recieved data   951
#            377787000: Address and Data expected to be equal: expected data   967 recieved data   775
#            379347000: Address and Data expected to be equal: expected data   631 recieved data   375
#            380180000: Model check failed for address   591 expected data     0 recieved data    15
#            380220000: Model check failed for address   591 expected data     0 recieved data    15
#            381307000: Address and Data expected to be equal: expected data   719 recieved data   783
#            382067000: Address and Data expected to be equal: expected data   439 recieved data   375
#            382900000: Model check failed for address   263 expected data     0 recieved data   775
#            382940000: Model check failed for address   263 expected data     0 recieved data   775
#            383347000: Address and Data expected to be equal: expected data   311 recieved data   951
#            384107000: Address and Data expected to be equal: expected data   327 recieved data   455
#            385747000: Address and Data expected to be equal: expected data   287 recieved data   799
#            386507000: Address and Data expected to be equal: expected data   839 recieved data   455
#            389747000: Address and Data expected to be equal: expected data   471 recieved data   535
#            390507000: Address and Data expected to be equal: expected data   735 recieved data   479
#            391340000: Model check failed for address   255 expected data     0 recieved data   895
#            391380000: Model check failed for address   255 expected data     0 recieved data   895
#            391667000: Address and Data expected to be equal: expected data   831 recieved data   895
#            392827000: Address and Data expected to be equal: expected data   103 recieved data   999
#            394787000: Address and Data expected to be equal: expected data   159 recieved data   799
#            397227000: Address and Data expected to be equal: expected data   911 recieved data   783
#            401187000: Address and Data expected to be equal: expected data   351 recieved data   479
#            401947000: Address and Data expected to be equal: expected data   703 recieved data   895
#            403107000: Address and Data expected to be equal: expected data   823 recieved data   375
#            403867000: Address and Data expected to be equal: expected data   559 recieved data    47
#            404627000: Address and Data expected to be equal: expected data   887 recieved data   951
#            405787000: Address and Data expected to be equal: expected data   311 recieved data   375
#            406547000: Address and Data expected to be equal: expected data   175 recieved data    47
#            406980000: Model check failed for address   751 expected data     0 recieved data    47
#            407020000: Model check failed for address   751 expected data     0 recieved data    47
#            407707000: Address and Data expected to be equal: expected data   543 recieved data   479
#            412587000: Address and Data expected to be equal: expected data   911 recieved data    15
#            415827000: Address and Data expected to be equal: expected data   551 recieved data   167
#            416587000: Address and Data expected to be equal: expected data   983 recieved data   535
#            420587000: Address and Data expected to be equal: expected data   239 recieved data    47
#            421347000: Address and Data expected to be equal: expected data   191 recieved data   895
#            422107000: Address and Data expected to be equal: expected data   815 recieved data    47
#            422867000: Address and Data expected to be equal: expected data   367 recieved data    47
#            424027000: Address and Data expected to be equal: expected data   103 recieved data   999
#            425707000: Address and Data expected to be equal: expected data   631 recieved data   951
#            426140000: Model check failed for address   695 expected data   695 recieved data   951
#            426180000: Model check failed for address   695 expected data   695 recieved data   951
#            427387000: Address and Data expected to be equal: expected data   687 recieved data    47
#            429707000: Address and Data expected to be equal: expected data   511 recieved data   895
#            432787000: Address and Data expected to be equal: expected data   991 recieved data   223
#            433547000: Address and Data expected to be equal: expected data   551 recieved data   999
#            436147000: Address and Data expected to be equal: expected data   863 recieved data   735
#            436907000: Address and Data expected to be equal: expected data   431 recieved data    47
#            437667000: Address and Data expected to be equal: expected data   887 recieved data   375
#            439627000: Address and Data expected to be equal: expected data   575 recieved data   895
#            443507000: Address and Data expected to be equal: expected data    95 recieved data   735
#            444267000: Address and Data expected to be equal: expected data   367 recieved data    47
#            445427000: Address and Data expected to be equal: expected data   639 recieved data   895
#            449307000: Address and Data expected to be equal: expected data   567 recieved data   951
#            449740000: Model check failed for address   247 expected data   247 recieved data   951
#            449780000: Model check failed for address   247 expected data   247 recieved data   951
#            450067000: Address and Data expected to be equal: expected data   279 recieved data   791
#            450827000: Address and Data expected to be equal: expected data   263 recieved data   391
#            452387000: Address and Data expected to be equal: expected data   607 recieved data   223
#            452820000: Model check failed for address   287 expected data     0 recieved data   223
#            452860000: Model check failed for address   287 expected data     0 recieved data   223
#            453547000: Address and Data expected to be equal: expected data   223 recieved data   735
#            455907000: Address and Data expected to be equal: expected data   119 recieved data   375
#            456740000: Model check failed for address   351 expected data     0 recieved data   223
#            456780000: Model check failed for address   351 expected data     0 recieved data   223
#            457067000: Address and Data expected to be equal: expected data   631 recieved data   951
#            458587000: Address and Data expected to be equal: expected data   527 recieved data    15
#            460547000: Address and Data expected to be equal: expected data   943 recieved data    47
#            462067000: Address and Data expected to be equal: expected data   575 recieved data   895
#            462827000: Address and Data expected to be equal: expected data   399 recieved data   143
#            463260000: Model check failed for address   207 expected data     0 recieved data   143
#            463300000: Model check failed for address   207 expected data     0 recieved data   143
#            464387000: Address and Data expected to be equal: expected data   639 recieved data   127
#            465947000: Address and Data expected to be equal: expected data   543 recieved data   735
#            466707000: Address and Data expected to be equal: expected data   231 recieved data   807
#            467467000: Address and Data expected to be equal: expected data   895 recieved data   127
#            468820000: Model check failed for address   927 expected data     0 recieved data   735
#            468860000: Model check failed for address   927 expected data     0 recieved data   735
#            469147000: Address and Data expected to be equal: expected data   463 recieved data   591
#            470707000: Address and Data expected to be equal: expected data   991 recieved data   223
#            471467000: Address and Data expected to be equal: expected data   695 recieved data   951
#            473500000: Model check failed for address   671 expected data   671 recieved data   223
#            473540000: Model check failed for address   671 expected data   671 recieved data   223
#            474627000: Address and Data expected to be equal: expected data   935 recieved data   807
#            475387000: Address and Data expected to be equal: expected data    15 recieved data   591
#            476547000: Address and Data expected to be equal: expected data   231 recieved data   999
#            477827000: Address and Data expected to be equal: expected data   999 recieved data   807
#            479107000: Address and Data expected to be equal: expected data   263 recieved data   327
#            481867000: Address and Data expected to be equal: expected data   679 recieved data   807
#            482627000: Address and Data expected to be equal: expected data   335 recieved data   143
#            483907000: Address and Data expected to be equal: expected data   527 recieved data   591
#            487787000: Address and Data expected to be equal: expected data   655 recieved data   143
#            488547000: Address and Data expected to be equal: expected data   383 recieved data   127
#            489307000: Address and Data expected to be equal: expected data   975 recieved data   591
#            490467000: Address and Data expected to be equal: expected data   183 recieved data   951
#            494667000: Address and Data expected to be equal: expected data   439 recieved data   951
#            495427000: Address and Data expected to be equal: expected data   959 recieved data   127
#            498267000: Address and Data expected to be equal: expected data   543 recieved data   223
#            500187000: Address and Data expected to be equal: expected data   951 recieved data   375
#            501827000: Address and Data expected to be equal: expected data   135 recieved data   327
#            502987000: Address and Data expected to be equal: expected data   759 recieved data   951
#            503500000: Model check failed for address    23 expected data    23 recieved data   791
#            503540000: Model check failed for address    23 expected data    23 recieved data   791
#            503580000: Model check failed for address    23 expected data    23 recieved data   791
#            503867000: Address and Data expected to be equal: expected data   335 recieved data   591
#            504627000: Address and Data expected to be equal: expected data   231 recieved data   999
#            506620000: Model check failed for address   471 expected data     0 recieved data   791
#            506660000: Model check failed for address   471 expected data     0 recieved data   791
#            507747000: Address and Data expected to be equal: expected data   719 recieved data   591
#            508507000: Address and Data expected to be equal: expected data   735 recieved data   223
#            508940000: Model check failed for address   159 expected data   159 recieved data   223
#            508980000: Model check failed for address   159 expected data   159 recieved data   223
#            510547000: Address and Data expected to be equal: expected data   895 recieved data   127
#            512587000: Address and Data expected to be equal: expected data   247 recieved data   375
#            514507000: Address and Data expected to be equal: expected data   671 recieved data   863
#            518707000: Address and Data expected to be equal: expected data    95 recieved data   223
#            519467000: Address and Data expected to be equal: expected data     7 recieved data   711
#            520227000: Address and Data expected to be equal: expected data   359 recieved data   999
#            521387000: Address and Data expected to be equal: expected data   783 recieved data    79
#            522387000: Address and Data expected to be equal: expected data   447 recieved data   127
#            523147000: Address and Data expected to be equal: expected data   127 recieved data   895
#            523907000: Address and Data expected to be equal: expected data   751 recieved data   175
#            525067000: Address and Data expected to be equal: expected data   575 recieved data   127
#            525827000: Address and Data expected to be equal: expected data   815 recieved data   367
#            527347000: Address and Data expected to be equal: expected data   655 recieved data   591
#            529027000: Address and Data expected to be equal: expected data   167 recieved data   807
#            529460000: Model check failed for address   551 expected data     0 recieved data   807
#            529500000: Model check failed for address   551 expected data     0 recieved data   807
#            529787000: Address and Data expected to be equal: expected data   967 recieved data   711
#            530300000: Model check failed for address   823 expected data     0 recieved data   375
#            530340000: Model check failed for address   823 expected data     0 recieved data   375
#            530380000: Model check failed for address   823 expected data     0 recieved data   375
#            532747000: Address and Data expected to be equal: expected data   175 recieved data   367
#            534307000: Address and Data expected to be equal: expected data   607 recieved data   863
#            535500000: Model check failed for address   639 expected data     0 recieved data   703
#            535540000: Model check failed for address   639 expected data     0 recieved data   703
#            537907000: Address and Data expected to be equal: expected data   807 recieved data   999
#            540347000: Address and Data expected to be equal: expected data   823 recieved data   375
#            541107000: Address and Data expected to be equal: expected data     7 recieved data   711
#            541540000: Model check failed for address   199 expected data     0 recieved data   711
#            541580000: Model check failed for address   199 expected data     0 recieved data   711
#            542267000: Address and Data expected to be equal: expected data   903 recieved data   327
#            544307000: Address and Data expected to be equal: expected data    87 recieved data   855
#            546580000: Model check failed for address   631 expected data   631 recieved data   375
#            546620000: Model check failed for address   631 expected data   631 recieved data   375
#            546907000: Address and Data expected to be equal: expected data   311 recieved data   631
#            549347000: Address and Data expected to be equal: expected data   511 recieved data   703
#            551747000: Address and Data expected to be equal: expected data   287 recieved data   863
#            552507000: Address and Data expected to be equal: expected data   359 recieved data   807
#            553267000: Address and Data expected to be equal: expected data   231 recieved data   999
#            554027000: Address and Data expected to be equal: expected data   319 recieved data   895
#            555587000: Address and Data expected to be equal: expected data   671 recieved data   223
#            556347000: Address and Data expected to be equal: expected data   687 recieved data   367
#            557107000: Address and Data expected to be equal: expected data   167 recieved data   807
#            557867000: Address and Data expected to be equal: expected data   135 recieved data   711
#            558627000: Address and Data expected to be equal: expected data   719 recieved data   399
#            559387000: Address and Data expected to be equal: expected data   679 recieved data   999
#            561067000: Address and Data expected to be equal: expected data   991 recieved data   863
#            562347000: Address and Data expected to be equal: expected data   247 recieved data   631
#            565107000: Address and Data expected to be equal: expected data   231 recieved data   807
#            565867000: Address and Data expected to be equal: expected data   263 recieved data   327
#            566747000: Address and Data expected to be equal: expected data   919 recieved data   855
#            568380000: Model check failed for address   455 expected data   455 recieved data   711
#            568420000: Model check failed for address   455 expected data   455 recieved data   711
#            569540000: Model check failed for address   783 expected data   783 recieved data   399
#            569580000: Model check failed for address   783 expected data   783 recieved data   399
#            569867000: Address and Data expected to be equal: expected data   535 recieved data   855
#            571027000: Address and Data expected to be equal: expected data    39 recieved data   999
#            572027000: Address and Data expected to be equal: expected data   143 recieved data   783
#            572907000: Address and Data expected to be equal: expected data   391 recieved data   327
#            575740000: Model check failed for address   231 expected data     0 recieved data   999
#            575780000: Model check failed for address   231 expected data     0 recieved data   999
#            576827000: Address and Data expected to be equal: expected data   951 recieved data   375
#            577987000: Address and Data expected to be equal: expected data   431 recieved data   367
#            579147000: Address and Data expected to be equal: expected data   607 recieved data   863
#            580667000: Address and Data expected to be equal: expected data   279 recieved data   855
#            581427000: Address and Data expected to be equal: expected data   487 recieved data   807
#            583507000: Address and Data expected to be equal: expected data   935 recieved data   807
#            584267000: Address and Data expected to be equal: expected data   175 recieved data   303
#            585027000: Address and Data expected to be equal: expected data   815 recieved data   367
#            586947000: Address and Data expected to be equal: expected data   559 recieved data   303
#            587707000: Address and Data expected to be equal: expected data   791 recieved data   855
#            588467000: Address and Data expected to be equal: expected data   287 recieved data   223
#            589347000: Address and Data expected to be equal: expected data   751 recieved data   367
#            589780000: Model check failed for address   943 expected data     0 recieved data   367
#            589820000: Model check failed for address   943 expected data     0 recieved data   367
#            590107000: Address and Data expected to be equal: expected data   295 recieved data   999
#            592027000: Address and Data expected to be equal: expected data   383 recieved data   895
#            592787000: Address and Data expected to be equal: expected data   815 recieved data   303
#            593547000: Address and Data expected to be equal: expected data   655 recieved data   591
#            594307000: Address and Data expected to be equal: expected data   583 recieved data   711
#            595140000: Model check failed for address   239 expected data   239 recieved data   367
#            595180000: Model check failed for address   239 expected data   239 recieved data   367
#            595900000: Model check failed for address   695 expected data   695 recieved data   247
#            595940000: Model check failed for address   695 expected data   695 recieved data   247
#            596227000: Address and Data expected to be equal: expected data    39 recieved data   807
#            596987000: Address and Data expected to be equal: expected data   647 recieved data   327
#            598147000: Address and Data expected to be equal: expected data   631 recieved data   375
#            600107000: Address and Data expected to be equal: expected data   871 recieved data   999
#            602027000: Address and Data expected to be equal: expected data    23 recieved data   855
#            604227000: Address and Data expected to be equal: expected data   839 recieved data   711
#            605387000: Address and Data expected to be equal: expected data   279 recieved data   855
#            607787000: Address and Data expected to be equal: expected data   399 recieved data   783
#            609067000: Address and Data expected to be equal: expected data   223 recieved data   863
#            609947000: Address and Data expected to be equal: expected data   391 recieved data   327
#            610707000: Address and Data expected to be equal: expected data   695 recieved data   119
#            611587000: Address and Data expected to be equal: expected data   551 recieved data   807
#            613147000: Address and Data expected to be equal: expected data   759 recieved data   375
#            615947000: Address and Data expected to be equal: expected data   831 recieved data   703
#            616707000: Address and Data expected to be equal: expected data   647 recieved data   327
#            618667000: Address and Data expected to be equal: expected data   663 recieved data   855
#            619100000: Model check failed for address   471 expected data     0 recieved data   855
#            619140000: Model check failed for address   471 expected data     0 recieved data   855
#            621060000: Model check failed for address   447 expected data     0 recieved data   703
#            621100000: Model check failed for address   447 expected data     0 recieved data   703
#            622187000: Address and Data expected to be equal: expected data   823 recieved data   375
#            622947000: Address and Data expected to be equal: expected data   871 recieved data   999
#            624180000: Model check failed for address   279 expected data   279 recieved data     0
#            624220000: Model check failed for address   279 expected data   279 recieved data     0
#            624507000: Address and Data expected to be equal: expected data   375 recieved data   119
#            626307000: Address and Data expected to be equal: expected data   351 recieved data   223
#            627067000: Address and Data expected to be equal: expected data    71 recieved data   711
#            627500000: Model check failed for address   455 expected data   455 recieved data   711
#            627540000: Model check failed for address   455 expected data   455 recieved data   711
#            627827000: Address and Data expected to be equal: expected data   391 recieved data   327
#            629107000: Address and Data expected to be equal: expected data   871 recieved data   807
#            630267000: Address and Data expected to be equal: expected data   775 recieved data   327
#            632427000: Address and Data expected to be equal: expected data     7 recieved data   711
#            633587000: Address and Data expected to be equal: expected data   143 recieved data   463
#            635580000: Model check failed for address   335 expected data     0 recieved data   463
#            635620000: Model check failed for address   335 expected data     0 recieved data   463
#            635907000: Address and Data expected to be equal: expected data   599 recieved data   855
#            637187000: Address and Data expected to be equal: expected data   351 recieved data   927
#            638747000: Address and Data expected to be equal: expected data   671 recieved data   223
#            640027000: Address and Data expected to be equal: expected data   255 recieved data   703
#            640787000: Address and Data expected to be equal: expected data   511 recieved data   191
#            643107000: Address and Data expected to be equal: expected data   735 recieved data   223
#            644387000: Address and Data expected to be equal: expected data   711 recieved data   519
#            645147000: Address and Data expected to be equal: expected data   919 recieved data   855
#            645580000: Model check failed for address   343 expected data     0 recieved data   855
#            645620000: Model check failed for address   343 expected data     0 recieved data   855
#            647107000: Address and Data expected to be equal: expected data   623 recieved data   367
#            648267000: Address and Data expected to be equal: expected data   911 recieved data   527
#            649027000: Address and Data expected to be equal: expected data    95 recieved data   223
#            649787000: Address and Data expected to be equal: expected data   951 recieved data   119
#            651707000: Address and Data expected to be equal: expected data   111 recieved data   303
#            652467000: Address and Data expected to be equal: expected data    47 recieved data   367
#            654220000: Model check failed for address   655 expected data   655 recieved data   463
#            654260000: Model check failed for address   655 expected data   655 recieved data   463
#            654547000: Address and Data expected to be equal: expected data   887 recieved data   375
#            657267000: Address and Data expected to be equal: expected data   367 recieved data   303
#            658147000: Address and Data expected to be equal: expected data   735 recieved data   223
#            658907000: Address and Data expected to be equal: expected data   839 recieved data   711
#            660187000: Address and Data expected to be equal: expected data   847 recieved data   527
#            660947000: Address and Data expected to be equal: expected data   415 recieved data   927
#            661947000: Address and Data expected to be equal: expected data   255 recieved data   191
#            664267000: Address and Data expected to be equal: expected data   575 recieved data   703
#            665027000: Address and Data expected to be equal: expected data   903 recieved data   711
#            665787000: Address and Data expected to be equal: expected data   607 recieved data   223
#            667307000: Address and Data expected to be equal: expected data   767 recieved data   191
#            668587000: Address and Data expected to be equal: expected data   247 recieved data   119
#            671387000: Address and Data expected to be equal: expected data   159 recieved data   927
#            673307000: Address and Data expected to be equal: expected data   543 recieved data   223
#            674587000: Address and Data expected to be equal: expected data   359 recieved data   807
#            675347000: Address and Data expected to be equal: expected data   839 recieved data   519
#            676907000: Address and Data expected to be equal: expected data   847 recieved data   463
#            677787000: Address and Data expected to be equal: expected data   191 recieved data   703
#            678547000: Address and Data expected to be equal: expected data   815 recieved data   303
#            681507000: Address and Data expected to be equal: expected data   967 recieved data   711
#            681940000: Model check failed for address   391 expected data   391 recieved data   711
#            681980000: Model check failed for address   391 expected data   391 recieved data   711
#            682267000: Address and Data expected to be equal: expected data   207 recieved data   527
#            683147000: Address and Data expected to be equal: expected data   183 recieved data   567
#            683907000: Address and Data expected to be equal: expected data   879 recieved data   303
#            684340000: Model check failed for address   943 expected data     0 recieved data   303
#            684380000: Model check failed for address   943 expected data     0 recieved data   303
#            684667000: Address and Data expected to be equal: expected data   239 recieved data   495
#            685827000: Address and Data expected to be equal: expected data   527 recieved data   463
#            686660000: Model check failed for address   855 expected data   855 recieved data   471
#            686700000: Model check failed for address   855 expected data   855 recieved data   471
#            686987000: Address and Data expected to be equal: expected data   415 recieved data   927
#            687747000: Address and Data expected to be equal: expected data   311 recieved data   119
#            688507000: Address and Data expected to be equal: expected data   287 recieved data   223
#            690707000: Address and Data expected to be equal: expected data    71 recieved data   519
#            693307000: Address and Data expected to be equal: expected data   599 recieved data   407
#            694067000: Address and Data expected to be equal: expected data   999 recieved data   807
#            695227000: Address and Data expected to be equal: expected data   303 recieved data   495
#            695987000: Address and Data expected to be equal: expected data   367 recieved data   303
#            696747000: Address and Data expected to be equal: expected data   319 recieved data   191
#            700020000: Model check failed for address     7 expected data     0 recieved data   711
#            700060000: Model check failed for address     7 expected data     0 recieved data   711
#            700347000: Address and Data expected to be equal: expected data   327 recieved data   519
#            702307000: Address and Data expected to be equal: expected data   551 recieved data   167
#            703467000: Address and Data expected to be equal: expected data   919 recieved data   407
#            705027000: Address and Data expected to be equal: expected data   943 recieved data   495
#            705787000: Address and Data expected to be equal: expected data   935 recieved data   807
#            706547000: Address and Data expected to be equal: expected data   687 recieved data   303
#            707307000: Address and Data expected to be equal: expected data   431 recieved data   495
#            708067000: Address and Data expected to be equal: expected data   311 recieved data   247
#            708827000: Address and Data expected to be equal: expected data   399 recieved data   463
#            709587000: Address and Data expected to be equal: expected data   351 recieved data   927
#            711507000: Address and Data expected to be equal: expected data   831 recieved data   191
#            717107000: Address and Data expected to be equal: expected data   516 recieved data   772
#            717187000: Address and Data expected to be equal: expected data   518 recieved data   774
#            717987000: Address and Data expected to be equal: expected data   279 recieved data   471
#            719147000: Address and Data expected to be equal: expected data   903 recieved data   519
#            720307000: Address and Data expected to be equal: expected data    39 recieved data   807
#            721827000: Address and Data expected to be equal: expected data   615 recieved data   167
#            722587000: Address and Data expected to be equal: expected data    47 recieved data   303
#            724787000: Address and Data expected to be equal: expected data   623 recieved data   495
#            726347000: Address and Data expected to be equal: expected data   639 recieved data   703
#            727107000: Address and Data expected to be equal: expected data   703 recieved data   191
#            729027000: Address and Data expected to be equal: expected data   391 recieved data   519
#            731747000: Address and Data expected to be equal: expected data   311 recieved data   695
#            732260000: Model check failed for address   159 expected data   159 recieved data   223
#            732300000: Model check failed for address   159 expected data   159 recieved data   223
#            732340000: Model check failed for address   159 expected data   159 recieved data   223
#            732627000: Address and Data expected to be equal: expected data   383 recieved data   191
#            733060000: Model check failed for address   511 expected data     0 recieved data   191
#            733100000: Model check failed for address   511 expected data     0 recieved data   191
#            735347000: Address and Data expected to be equal: expected data   679 recieved data   167
#            737147000: Address and Data expected to be equal: expected data   815 recieved data   495
#            738307000: Address and Data expected to be equal: expected data   911 recieved data   527
#            739707000: Address and Data expected to be equal: expected data   999 recieved data   167
#            741667000: Address and Data expected to be equal: expected data    55 recieved data   695
#            742180000: Model check failed for address   663 expected data     0 recieved data   407
#            742220000: Model check failed for address   663 expected data     0 recieved data   407
#            742260000: Model check failed for address   663 expected data     0 recieved data   407
#            744147000: Address and Data expected to be equal: expected data  1007 recieved data   303
#            744907000: Address and Data expected to be equal: expected data   239 recieved data   495
#            748427000: Address and Data expected to be equal: expected data   879 recieved data   303
#            749187000: Address and Data expected to be equal: expected data   767 recieved data   703
#            750827000: Address and Data expected to be equal: expected data   775 recieved data   519
#            751987000: Address and Data expected to be equal: expected data   455 recieved data   583
#            752420000: Model check failed for address   903 expected data     0 recieved data   583
#            752460000: Model check failed for address   903 expected data     0 recieved data   583
#            752747000: Address and Data expected to be equal: expected data   423 recieved data   807
#            753507000: Address and Data expected to be equal: expected data   327 recieved data   519
#            754387000: Address and Data expected to be equal: expected data    23 recieved data   471
#            755907000: Address and Data expected to be equal: expected data   855 recieved data   407
#            757187000: Address and Data expected to be equal: expected data   847 recieved data   527
#            758747000: Address and Data expected to be equal: expected data   127 recieved data   703
#            759980000: Model check failed for address    39 expected data     0 recieved data   167
#            760020000: Model check failed for address    39 expected data     0 recieved data   167
#            760307000: Address and Data expected to be equal: expected data   759 recieved data   695
#            761067000: Address and Data expected to be equal: expected data   103 recieved data   807
#            762227000: Address and Data expected to be equal: expected data   511 recieved data   191
#            762987000: Address and Data expected to be equal: expected data   183 recieved data   951
#            763747000: Address and Data expected to be equal: expected data   415 recieved data   223
#            765460000: Model check failed for address   159 expected data   159 recieved data   223
#            765500000: Model check failed for address   159 expected data   159 recieved data   223
#            765540000: Model check failed for address   159 expected data   159 recieved data   223
#            766347000: Address and Data expected to be equal: expected data   383 recieved data   703
#            767907000: Address and Data expected to be equal: expected data   711 recieved data   519
#            770020000: Model check failed for address   247 expected data   247 recieved data   375
#            770060000: Model check failed for address   247 expected data   247 recieved data   375
#            770747000: Address and Data expected to be equal: expected data   575 recieved data   703
#            771940000: Model check failed for address   711 expected data   711 recieved data   583
#            771980000: Model check failed for address   711 expected data   711 recieved data   583
#            773867000: Address and Data expected to be equal: expected data   151 recieved data   471
#            774627000: Address and Data expected to be equal: expected data   783 recieved data   463
#            775387000: Address and Data expected to be equal: expected data   295 recieved data   167
#            776547000: Address and Data expected to be equal: expected data    39 recieved data   807
#            777307000: Address and Data expected to be equal: expected data   199 recieved data   519
#            778067000: Address and Data expected to be equal: expected data   759 recieved data   695
#            778827000: Address and Data expected to be equal: expected data   591 recieved data   463
#            779587000: Address and Data expected to be equal: expected data   303 recieved data   495
#            781147000: Address and Data expected to be equal: expected data   423 recieved data   807
#            782307000: Address and Data expected to be equal: expected data     7 recieved data   519
#            783467000: Address and Data expected to be equal: expected data   559 recieved data   303
#            784227000: Address and Data expected to be equal: expected data   767 recieved data   191
#            784660000: Model check failed for address   959 expected data     0 recieved data   191
#            784700000: Model check failed for address   959 expected data     0 recieved data   191
#            787987000: Address and Data expected to be equal: expected data   975 recieved data   527
#            789147000: Address and Data expected to be equal: expected data   439 recieved data   375
#            789580000: Model check failed for address   183 expected data     0 recieved data   375
#            789620000: Model check failed for address   183 expected data     0 recieved data   375
#            790707000: Address and Data expected to be equal: expected data   751 recieved data   495
#            791467000: Address and Data expected to be equal: expected data   119 recieved data   887
#            792627000: Address and Data expected to be equal: expected data   599 recieved data   407
#            793387000: Address and Data expected to be equal: expected data   623 recieved data   495
#            794147000: Address and Data expected to be equal: expected data   839 recieved data   583
#            794907000: Address and Data expected to be equal: expected data   823 recieved data   375
#            795340000: Model check failed for address   631 expected data   631 recieved data   375
#            795380000: Model check failed for address   631 expected data   631 recieved data   375
#            796427000: Address and Data expected to be equal: expected data   415 recieved data   927
#            798347000: Address and Data expected to be equal: expected data   423 recieved data   167
#            799507000: Address and Data expected to be equal: expected data   503 recieved data   887
#            799940000: Model check failed for address   439 expected data   439 recieved data   887
#            799980000: Model check failed for address   439 expected data   439 recieved data   887
#            800667000: Address and Data expected to be equal: expected data   319 recieved data   703
#            801427000: Address and Data expected to be equal: expected data   207 recieved data   527
#            802187000: Address and Data expected to be equal: expected data   679 recieved data   103
#            804507000: Address and Data expected to be equal: expected data   967 recieved data   583
#            805460000: Model check failed for address   319 expected data     0 recieved data   703
#            805500000: Model check failed for address   319 expected data     0 recieved data   703
#            805787000: Address and Data expected to be equal: expected data    63 recieved data   895
#            806547000: Address and Data expected to be equal: expected data   919 recieved data   407
#            807467000: Address and Data expected to be equal: expected data   913 recieved data   977
#            807507000: Address and Data expected to be equal: expected data   914 recieved data   978
#            807587000: Address and Data expected to be equal: expected data   916 recieved data   980
#            807627000: Address and Data expected to be equal: expected data   917 recieved data   981
#            807667000: Address and Data expected to be equal: expected data   918 recieved data   982
#            807707000: Address and Data expected to be equal: expected data   919 recieved data   407
#            808467000: Address and Data expected to be equal: expected data   647 recieved data   519
#            809747000: Address and Data expected to be equal: expected data   807 recieved data   167
#            810580000: Model check failed for address   775 expected data   775 recieved data   583
#            810620000: Model check failed for address   775 expected data   775 recieved data   583
#            810907000: Address and Data expected to be equal: expected data   975 recieved data   463
#            812947000: Address and Data expected to be equal: expected data   231 recieved data   103
#            813780000: Model check failed for address   975 expected data   975 recieved data   527
#            813820000: Model check failed for address   975 expected data   975 recieved data   527
#            815787000: Address and Data expected to be equal: expected data   279 recieved data   407
#            817307000: Address and Data expected to be equal: expected data   767 recieved data   703
#            820547000: Address and Data expected to be equal: expected data   575 recieved data   895
#            821307000: Address and Data expected to be equal: expected data   871 recieved data   167
#            822467000: Address and Data expected to be equal: expected data   863 recieved data   927
#            823347000: Address and Data expected to be equal: expected data   351 recieved data   223
#            823780000: Model check failed for address   799 expected data   799 recieved data   223
#            823820000: Model check failed for address   799 expected data   799 recieved data   223
#            824627000: Address and Data expected to be equal: expected data   847 recieved data   527
#            825060000: Model check failed for address   911 expected data   911 recieved data   527
#            825100000: Model check failed for address   911 expected data   911 recieved data   527
#            825507000: Address and Data expected to be equal: expected data   599 recieved data   471
#            826267000: Address and Data expected to be equal: expected data   151 recieved data   407
#            827027000: Address and Data expected to be equal: expected data   743 recieved data   103
#            827787000: Address and Data expected to be equal: expected data   679 recieved data   167
#            828547000: Address and Data expected to be equal: expected data   159 recieved data   927
#            831347000: Address and Data expected to be equal: expected data   343 recieved data   471
#            831987000: Address and Data expected to be equal: expected data   516 recieved data   772
#            832067000: Address and Data expected to be equal: expected data   518 recieved data   774
#            832987000: Address and Data expected to be equal: expected data   799 recieved data   223
#            833747000: Address and Data expected to be equal: expected data   511 recieved data   703
#            836107000: Address and Data expected to be equal: expected data   543 recieved data   927
#            836867000: Address and Data expected to be equal: expected data   471 recieved data   407
#            839300000: Model check failed for address   975 expected data   975 recieved data   463
#            839340000: Model check failed for address   975 expected data   975 recieved data   463
#            840027000: Address and Data expected to be equal: expected data   223 recieved data   927
#            840787000: Address and Data expected to be equal: expected data   287 recieved data   223
#            841547000: Address and Data expected to be equal: expected data   143 recieved data   527
#            843067000: Address and Data expected to be equal: expected data   551 recieved data   103
#            844227000: Address and Data expected to be equal: expected data   759 recieved data   375
#            846547000: Address and Data expected to be equal: expected data   871 recieved data   167
#            847307000: Address and Data expected to be equal: expected data   415 recieved data   223
#            848067000: Address and Data expected to be equal: expected data   383 recieved data   703
#            848827000: Address and Data expected to be equal: expected data   535 recieved data   279
#            849987000: Address and Data expected to be equal: expected data   631 recieved data   887
#            850420000: Model check failed for address   951 expected data   951 recieved data   887
#            850460000: Model check failed for address   951 expected data   951 recieved data   887
#            850747000: Address and Data expected to be equal: expected data   151 recieved data   407
#            851507000: Address and Data expected to be equal: expected data   455 recieved data   519
#            852340000: Model check failed for address     7 expected data     0 recieved data   583
#            852380000: Model check failed for address     7 expected data     0 recieved data   583
#            852467000: Address and Data expected to be equal: expected data   450 recieved data   898
#            852547000: Address and Data expected to be equal: expected data   452 recieved data   900
#            852587000: Address and Data expected to be equal: expected data   453 recieved data   901
#            852667000: Address and Data expected to be equal: expected data   455 recieved data   519
#            855507000: Address and Data expected to be equal: expected data   607 recieved data   223
#            856267000: Address and Data expected to be equal: expected data   751 recieved data   495
#            858380000: Model check failed for address   135 expected data     0 recieved data   583
#            858420000: Model check failed for address   135 expected data     0 recieved data   583
#            858707000: Address and Data expected to be equal: expected data   583 recieved data   519
#            859467000: Address and Data expected to be equal: expected data   759 recieved data   375
#            859900000: Model check failed for address   503 expected data     0 recieved data   375
#            859940000: Model check failed for address   503 expected data     0 recieved data   375
#            860227000: Address and Data expected to be equal: expected data   495 recieved data   303
#            860987000: Address and Data expected to be equal: expected data   239 recieved data   495
#            861820000: Model check failed for address   918 expected data   918 recieved data   982
#            861860000: Model check failed for address   918 expected data   918 recieved data   982
#            862147000: Address and Data expected to be equal: expected data   319 recieved data   895
#            863307000: Address and Data expected to be equal: expected data    23 recieved data   407
#            864467000: Address and Data expected to be equal: expected data   999 recieved data   295
#            865227000: Address and Data expected to be equal: expected data   255 recieved data   511
#            867187000: Address and Data expected to be equal: expected data   679 recieved data   103
#            867947000: Address and Data expected to be equal: expected data   239 recieved data   303
#            868707000: Address and Data expected to be equal: expected data    39 recieved data   295
#            869867000: Address and Data expected to be equal: expected data   535 recieved data   407
#            871547000: Address and Data expected to be equal: expected data   175 recieved data   303
#            872307000: Address and Data expected to be equal: expected data   471 recieved data   279
#            873307000: Address and Data expected to be equal: expected data    47 recieved data   495
#            876827000: Address and Data expected to be equal: expected data   127 recieved data   511
#            878507000: Address and Data expected to be equal: expected data   703 recieved data   895
#            879667000: Address and Data expected to be equal: expected data   399 recieved data   463
#            881260000: Model check failed for address   855 expected data   855 recieved data   279
#            881300000: Model check failed for address   855 expected data   855 recieved data   279
#            882460000: Model check failed for address   917 expected data     0 recieved data   981
#            882500000: Model check failed for address   917 expected data     0 recieved data   981
#            884500000: Model check failed for address   127 expected data   127 recieved data   831
#            884540000: Model check failed for address   127 expected data   127 recieved data   831
#            885227000: Address and Data expected to be equal: expected data   783 recieved data   143
#            885987000: Address and Data expected to be equal: expected data   527 recieved data   463
#            887147000: Address and Data expected to be equal: expected data   655 recieved data   143
#            887907000: Address and Data expected to be equal: expected data   623 recieved data   495
#            888860000: Model check failed for address    39 expected data     0 recieved data   103
#            888900000: Model check failed for address    39 expected data     0 recieved data   103
#            889187000: Address and Data expected to be equal: expected data   775 recieved data   519
#            889947000: Address and Data expected to be equal: expected data   719 recieved data   463
#            891107000: Address and Data expected to be equal: expected data   439 recieved data   375
#            892627000: Address and Data expected to be equal: expected data   911 recieved data   143
#            893387000: Address and Data expected to be equal: expected data    55 recieved data   887
#            894547000: Address and Data expected to be equal: expected data   727 recieved data   279
#            896627000: Address and Data expected to be equal: expected data   327 recieved data   583
#            897387000: Address and Data expected to be equal: expected data   151 recieved data   279
#            898947000: Address and Data expected to be equal: expected data   783 recieved data   143
#            900107000: Address and Data expected to be equal: expected data   271 recieved data   463
#            901627000: Address and Data expected to be equal: expected data   567 recieved data   375
#            902787000: Address and Data expected to be equal: expected data   287 recieved data   927
#            904347000: Address and Data expected to be equal: expected data   631 recieved data   375
#            905107000: Address and Data expected to be equal: expected data   807 recieved data   103
#            905867000: Address and Data expected to be equal: expected data   959 recieved data   511
#            906300000: Model check failed for address   575 expected data     0 recieved data   511
#            906340000: Model check failed for address   575 expected data     0 recieved data   511
#            907027000: Address and Data expected to be equal: expected data   247 recieved data   887
#            907787000: Address and Data expected to be equal: expected data   319 recieved data   831
#            908547000: Address and Data expected to be equal: expected data   879 recieved data   303
#            911267000: Address and Data expected to be equal: expected data     7 recieved data   519
#            912027000: Address and Data expected to be equal: expected data   983 recieved data   279
#            912460000: Model check failed for address    23 expected data    23 recieved data   279
#            912500000: Model check failed for address    23 expected data    23 recieved data   279
#            912787000: Address and Data expected to be equal: expected data   479 recieved data   223
#            913547000: Address and Data expected to be equal: expected data   599 recieved data   279
#            914427000: Address and Data expected to be equal: expected data   367 recieved data   303
#            916227000: Address and Data expected to be equal: expected data   639 recieved data   831
#            916987000: Address and Data expected to be equal: expected data   711 recieved data   519
#            918547000: Address and Data expected to be equal: expected data   359 recieved data   103
#            919307000: Address and Data expected to be equal: expected data   815 recieved data   367
#            920067000: Address and Data expected to be equal: expected data   103 recieved data   359
#            920827000: Address and Data expected to be equal: expected data   903 recieved data   583
#            921587000: Address and Data expected to be equal: expected data   471 recieved data   279
#            922467000: Address and Data expected to be equal: expected data   464 recieved data   272
#            922507000: Address and Data expected to be equal: expected data   465 recieved data   273
#            922547000: Address and Data expected to be equal: expected data   466 recieved data   274
#            922667000: Address and Data expected to be equal: expected data   469 recieved data   277
#            922707000: Address and Data expected to be equal: expected data   470 recieved data   278
#            922747000: Address and Data expected to be equal: expected data   471 recieved data   279
#            922787000: Address and Data expected to be equal: expected data   464 recieved data   272
#            923260000: Model check failed for address   912 expected data   912 recieved data     0
#            923300000: Model check failed for address   912 expected data   912 recieved data     0
#            923340000: Model check failed for address   912 expected data   912 recieved data     0
#            924427000: Address and Data expected to be equal: expected data   951 recieved data   887
#            925187000: Address and Data expected to be equal: expected data   215 recieved data   279
#            925707000: Address and Data expected to be equal: expected data   913 recieved data   977
#            925747000: Address and Data expected to be equal: expected data   914 recieved data   978
#            925827000: Address and Data expected to be equal: expected data   916 recieved data   980
#            925867000: Address and Data expected to be equal: expected data   917 recieved data   981
#            925907000: Address and Data expected to be equal: expected data   918 recieved data   982
#            927107000: Address and Data expected to be equal: expected data   167 recieved data   103
#            927987000: Address and Data expected to be equal: expected data    87 recieved data   279
#            929147000: Address and Data expected to be equal: expected data   383 recieved data   511
#            931227000: Address and Data expected to be equal: expected data   903 recieved data   519
#            931987000: Address and Data expected to be equal: expected data   847 recieved data   463
#            932747000: Address and Data expected to be equal: expected data   999 recieved data   103
#            933507000: Address and Data expected to be equal: expected data   255 recieved data   831
#            935667000: Address and Data expected to be equal: expected data   631 recieved data   887
#            936100000: Model check failed for address   247 expected data   247 recieved data   887
#            936140000: Model check failed for address   247 expected data   247 recieved data   887
#            936427000: Address and Data expected to be equal: expected data    15 recieved data   655
#            937307000: Address and Data expected to be equal: expected data   335 recieved data   463
#            939627000: Address and Data expected to be equal: expected data   567 recieved data   375
#            940060000: Model check failed for address   887 expected data   887 recieved data   375
#            940100000: Model check failed for address   887 expected data   887 recieved data   375
#            940387000: Address and Data expected to be equal: expected data    87 recieved data   919
#            941147000: Address and Data expected to be equal: expected data    31 recieved data   223
#            941907000: Address and Data expected to be equal: expected data    23 recieved data   279
#            942667000: Address and Data expected to be equal: expected data   623 recieved data   303
#            945147000: Address and Data expected to be equal: expected data   880 recieved data   240
#            945187000: Address and Data expected to be equal: expected data   881 recieved data   241
#            945227000: Address and Data expected to be equal: expected data   882 recieved data   242
#            945267000: Address and Data expected to be equal: expected data   883 recieved data   243
#            945307000: Address and Data expected to be equal: expected data   884 recieved data   244
#            945347000: Address and Data expected to be equal: expected data   885 recieved data   245
#            945387000: Address and Data expected to be equal: expected data   886 recieved data   246
#            945427000: Address and Data expected to be equal: expected data   887 recieved data   375
#            945467000: Address and Data expected to be equal: expected data   880 recieved data   240
#            945860000: Model check failed for address   885 expected data   885 recieved data   245
#            945900000: Model check failed for address   885 expected data   885 recieved data   245
#            946700000: Model check failed for address   863 expected data   863 recieved data   927
#            946740000: Model check failed for address   863 expected data   863 recieved data   927
#            946780000: Model check failed for address   863 expected data   863 recieved data   927
#            947187000: Address and Data expected to be equal: expected data   423 recieved data   103
#            949147000: Address and Data expected to be equal: expected data   615 recieved data   359
#            949907000: Address and Data expected to be equal: expected data   231 recieved data   103
#            952227000: Address and Data expected to be equal: expected data   551 recieved data   359
#            952660000: Model check failed for address   935 expected data   935 recieved data   359
#            952700000: Model check failed for address   935 expected data   935 recieved data   359
#            953060000: Model check failed for address   467 expected data   467 recieved data     0
#            953100000: Model check failed for address   467 expected data   467 recieved data     0
#            953787000: Address and Data expected to be equal: expected data   535 recieved data   919
#            954547000: Address and Data expected to be equal: expected data   287 recieved data   223
#            955307000: Address and Data expected to be equal: expected data   647 recieved data   711
#            956467000: Address and Data expected to be equal: expected data   271 recieved data   655
#            956900000: Model check failed for address   591 expected data   591 recieved data   655
#            956940000: Model check failed for address   591 expected data   591 recieved data   655
#            957627000: Address and Data expected to be equal: expected data   431 recieved data    47
#            959427000: Address and Data expected to be equal: expected data   751 recieved data   303
#            960187000: Address and Data expected to be equal: expected data    55 recieved data   887
#            961747000: Address and Data expected to be equal: expected data   583 recieved data   711
#            962380000: Model check failed for address   839 expected data     0 recieved data   711
#            962420000: Model check failed for address   839 expected data     0 recieved data   711
#            962460000: Model check failed for address   839 expected data     0 recieved data   711
#            965507000: Address and Data expected to be equal: expected data   143 recieved data   463
#            967467000: Address and Data expected to be equal: expected data   687 recieved data    47
#            968227000: Address and Data expected to be equal: expected data   295 recieved data   103
#            969820000: Model check failed for address   981 expected data   981 recieved data     0
#            969860000: Model check failed for address   981 expected data   981 recieved data     0
#            971747000: Address and Data expected to be equal: expected data   527 recieved data   591
#            972507000: Address and Data expected to be equal: expected data   351 recieved data   927
#            973340000: Model check failed for address   551 expected data     0 recieved data   103
#            973380000: Model check failed for address   551 expected data     0 recieved data   103
#            974180000: Model check failed for address   311 expected data   311 recieved data   887
#            974220000: Model check failed for address   311 expected data   311 recieved data   887
#            974260000: Model check failed for address   311 expected data   311 recieved data   887
#            974547000: Address and Data expected to be equal: expected data   215 recieved data   919
#            975707000: Address and Data expected to be equal: expected data   111 recieved data    47
#            977747000: Address and Data expected to be equal: expected data   207 recieved data   463
#            978980000: Model check failed for address   159 expected data   159 recieved data   223
#            979020000: Model check failed for address   159 expected data   159 recieved data   223
#            981667000: Address and Data expected to be equal: expected data   303 recieved data    47
#            982100000: Model check failed for address   687 expected data     0 recieved data    47
#            982140000: Model check failed for address   687 expected data     0 recieved data    47
#            982427000: Address and Data expected to be equal: expected data   247 recieved data   119
#            983187000: Address and Data expected to be equal: expected data    63 recieved data   831
#            985747000: Address and Data expected to be equal: expected data   143 recieved data   591
#            986580000: Model check failed for address   495 expected data   495 recieved data   815
#            986620000: Model check failed for address   495 expected data   495 recieved data   815
#            986907000: Address and Data expected to be equal: expected data    15 recieved data   463
#            988067000: Address and Data expected to be equal: expected data   551 recieved data   103
#            988900000: Model check failed for address   515 expected data   515 recieved data     0
#            988940000: Model check failed for address   515 expected data   515 recieved data     0
#            990027000: Address and Data expected to be equal: expected data   831 recieved data   511
#            990787000: Address and Data expected to be equal: expected data   863 recieved data   927
#            991547000: Address and Data expected to be equal: expected data   407 recieved data   791
#            992707000: Address and Data expected to be equal: expected data    87 recieved data   279
#            993140000: Model check failed for address   343 expected data     0 recieved data   279
#            993180000: Model check failed for address   343 expected data     0 recieved data   279
#            993467000: Address and Data expected to be equal: expected data   255 recieved data   831
#            995427000: Address and Data expected to be equal: expected data   775 recieved data   135
#            995940000: Model check failed for address    15 expected data    15 recieved data   591
#            995980000: Model check failed for address    15 expected data    15 recieved data   591
#            996020000: Model check failed for address    15 expected data    15 recieved data   591
#            996307000: Address and Data expected to be equal: expected data   719 recieved data   463
#            999340000: Model check failed for address   503 expected data     0 recieved data   119
#            999380000: Model check failed for address   503 expected data     0 recieved data   119
#           1000187000: Address and Data expected to be equal: expected data   695 recieved data   887
#           1001747000: Address and Data expected to be equal: expected data   663 recieved data   279
#           1003307000: Address and Data expected to be equal: expected data   967 recieved data   135
#           1004067000: Address and Data expected to be equal: expected data   175 recieved data    47
#           1004827000: Address and Data expected to be equal: expected data  1007 recieved data   815
#           1005587000: Address and Data expected to be equal: expected data    31 recieved data   927
#           1007147000: Address and Data expected to be equal: expected data    15 recieved data   591
#           1007580000: Model check failed for address   655 expected data   655 recieved data   591
#           1007620000: Model check failed for address   655 expected data   655 recieved data   591
#           1007907000: Address and Data expected to be equal: expected data   615 recieved data   359
#           1008667000: Address and Data expected to be equal: expected data   823 recieved data   887
#           1009547000: Address and Data expected to be equal: expected data   575 recieved data   831
#           1010707000: Address and Data expected to be equal: expected data   535 recieved data   279
#           1011467000: Address and Data expected to be equal: expected data    47 recieved data   815
#           1013907000: Address and Data expected to be equal: expected data   743 recieved data   359
#           1014667000: Address and Data expected to be equal: expected data   815 recieved data    47
#           1015427000: Address and Data expected to be equal: expected data   207 recieved data   463
#           1017347000: Address and Data expected to be equal: expected data   479 recieved data   223
#           1019307000: Address and Data expected to be equal: expected data   439 recieved data   119
#           1022107000: Address and Data expected to be equal: expected data   295 recieved data   103
#           1022867000: Address and Data expected to be equal: expected data   991 recieved data   927
#           1023627000: Address and Data expected to be equal: expected data   655 recieved data    79
#           1024387000: Address and Data expected to be equal: expected data   783 recieved data   591
#           1025147000: Address and Data expected to be equal: expected data   575 recieved data   831
#           1025907000: Address and Data expected to be equal: expected data   431 recieved data   815
#           1028867000: Address and Data expected to be equal: expected data   151 recieved data   279
#           1029627000: Address and Data expected to be equal: expected data   127 recieved data   639
#           1030140000: Model check failed for address   239 expected data   239 recieved data    47
#           1030180000: Model check failed for address   239 expected data   239 recieved data    47
#           1030220000: Model check failed for address   239 expected data   239 recieved data    47
#           1030507000: Address and Data expected to be equal: expected data    63 recieved data   831
#           1031267000: Address and Data expected to be equal: expected data   383 recieved data   639
#           1032827000: Address and Data expected to be equal: expected data   239 recieved data    47
#           1033587000: Address and Data expected to be equal: expected data    31 recieved data   223
#           1034747000: Address and Data expected to be equal: expected data   911 recieved data    79
#           1039107000: Address and Data expected to be equal: expected data   503 recieved data   887
#           1039867000: Address and Data expected to be equal: expected data   199 recieved data   135
#           1040627000: Address and Data expected to be equal: expected data   399 recieved data   591
#           1042427000: Address and Data expected to be equal: expected data   839 recieved data   135
#           1043187000: Address and Data expected to be equal: expected data   711 recieved data     7
#           1043947000: Address and Data expected to be equal: expected data    55 recieved data   183
#           1044707000: Address and Data expected to be equal: expected data   687 recieved data    47
#           1045467000: Address and Data expected to be equal: expected data   295 recieved data   359
#           1046227000: Address and Data expected to be equal: expected data   943 recieved data   815
#           1046987000: Address and Data expected to be equal: expected data   551 recieved data   103
#           1049307000: Address and Data expected to be equal: expected data   879 recieved data    47
#           1050067000: Address and Data expected to be equal: expected data   983 recieved data   279
#           1052427000: Address and Data expected to be equal: expected data    23 recieved data   279
#           1052860000: Model check failed for address   915 expected data   915 recieved data     0
#           1052900000: Model check failed for address   915 expected data   915 recieved data     0
#           1054867000: Address and Data expected to be equal: expected data   671 recieved data   927
#           1055700000: Model check failed for address   855 expected data   855 recieved data   279
#           1055740000: Model check failed for address   855 expected data   855 recieved data   279
#           1056100000: Model check failed for address   915 expected data   915 recieved data     0
#           1056140000: Model check failed for address   915 expected data   915 recieved data     0
#           1056427000: Address and Data expected to be equal: expected data   335 recieved data    79
#           1057187000: Address and Data expected to be equal: expected data   847 recieved data   591
#           1060347000: Address and Data expected to be equal: expected data   743 recieved data   103
#           1062107000: Address and Data expected to be equal: expected data   375 recieved data   887
#           1063507000: Address and Data expected to be equal: expected data   255 recieved data   511
#           1064267000: Address and Data expected to be equal: expected data   271 recieved data    79
#           1066587000: Address and Data expected to be equal: expected data   127 recieved data   511
#           1067747000: Address and Data expected to be equal: expected data   775 recieved data   135
#           1068507000: Address and Data expected to be equal: expected data   311 recieved data   183
#           1069267000: Address and Data expected to be equal: expected data   807 recieved data   359
#           1070827000: Address and Data expected to be equal: expected data   439 recieved data   759
#           1072787000: Address and Data expected to be equal: expected data    63 recieved data   511
#           1075107000: Address and Data expected to be equal: expected data   903 recieved data   135
#           1077187000: Address and Data expected to be equal: expected data   351 recieved data   287
#           1078747000: Address and Data expected to be equal: expected data   727 recieved data   279
#           1081867000: Address and Data expected to be equal: expected data   183 recieved data   759
#           1084427000: Address and Data expected to be equal: expected data    39 recieved data   359
#           1085587000: Address and Data expected to be equal: expected data    23 recieved data   279
#           1086020000: Model check failed for address   917 expected data     0 recieved data   981
#           1086060000: Model check failed for address   917 expected data     0 recieved data   981
#           1087907000: Address and Data expected to be equal: expected data   367 recieved data    47
# Test sequence ended, check failed assertions
# Number of failed assertions:         952
# ------------------------------------------------------------
# 
# 
# ** Note: $stop    : E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/lhn_cache_2w_v_tb.v(213)
#    Time: 1088860 ns  Iteration: 1  Instance: /lhn_cache_2w_v_tb
# Break in Module lhn_cache_2w_v_tb at E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/lhn_cache_2w_v_tb.v line 213
do lhn_cache_2w_v_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored {E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/lhn_cache_2w_v.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:21:10 on Nov 17,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored" E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/lhn_cache_2w_v.v 
# -- Compiling module lhn_cache_2w_v
# 
# Top level modules:
# 	lhn_cache_2w_v
# End time: 12:21:11 on Nov 17,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored {E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/lhn_3to8_dec.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:21:11 on Nov 17,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored" E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/lhn_3to8_dec.v 
# -- Compiling module lhn_3to8_dec
# 
# Top level modules:
# 	lhn_3to8_dec
# End time: 12:21:11 on Nov 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored {E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/lhn_CAM_v.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:21:11 on Nov 17,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored" E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/lhn_CAM_v.v 
# -- Compiling module lhn_CAM_v
# ** Warning: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/lhn_CAM_v.v(54): (vlog-2256) Event expressions should result in a singular type.
# 
# Top level modules:
# 	lhn_CAM_v
# End time: 12:21:11 on Nov 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored {E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/lhn_cache_v.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:21:11 on Nov 17,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored" E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/lhn_cache_v.v 
# -- Compiling module lhn_cache_v
# 
# Top level modules:
# 	lhn_cache_v
# End time: 12:21:11 on Nov 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored {E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/lhn_pll_3_v.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:21:11 on Nov 17,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored" E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/lhn_pll_3_v.v 
# -- Compiling module lhn_pll_3_v
# 
# Top level modules:
# 	lhn_pll_3_v
# End time: 12:21:11 on Nov 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored {E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/lhnRISC621_ram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:21:11 on Nov 17,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored" E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/lhnRISC621_ram.v 
# -- Compiling module lhnRISC621_ram
# 
# Top level modules:
# 	lhnRISC621_ram
# End time: 12:21:11 on Nov 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/db {E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/db/lhn_pll_3_v_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:21:11 on Nov 17,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/db" E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/db/lhn_pll_3_v_altpll.v 
# -- Compiling module lhn_pll_3_v_altpll
# 
# Top level modules:
# 	lhn_pll_3_v_altpll
# End time: 12:21:11 on Nov 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored {E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/lhn_cache_2w_v_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:21:11 on Nov 17,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored" E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/lhn_cache_2w_v_tb.v 
# -- Compiling module lhn_cache_2w_v_tb
# 
# Top level modules:
# 	lhn_cache_2w_v_tb
# End time: 12:21:11 on Nov 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  lhn_cache_2w_v_tb
# End time: 12:21:12 on Nov 17,2022, Elapsed time: 0:02:53
# Errors: 0, Warnings: 1
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" lhn_cache_2w_v_tb 
# Start time: 12:21:12 on Nov 17,2022
# Loading work.lhn_cache_2w_v_tb
# Loading work.lhn_cache_2w_v
# Loading work.lhn_pll_3_v
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.lhn_CAM_v
# Loading work.lhnRISC621_ram
# Loading altera_mf_ver.altsyncram
# Loading work.lhn_cache_v
# Loading work.lhn_3to8_dec
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 180000  Instance: lhn_cache_2w_v_tb.dut.my_pll.altpll_component.cycloneiii_pll.pll3
# 
# 
# ------------------------------------------------------------
# Start of Test Sequence:
# ** Note: $stop    : E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/lhn_cache_2w_v_tb.v(200)
#    Time: 34220 ns  Iteration: 1  Instance: /lhn_cache_2w_v_tb
# Break in Module lhn_cache_2w_v_tb at E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/lhn_cache_2w_v_tb.v line 200
do wave.do
restart
run -all
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 180000  Instance: lhn_cache_2w_v_tb.dut.my_pll.altpll_component.cycloneiii_pll.pll3
# 
# 
# ------------------------------------------------------------
# Start of Test Sequence:
# ** Note: $stop    : E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/lhn_cache_2w_v_tb.v(200)
#    Time: 34220 ns  Iteration: 1  Instance: /lhn_cache_2w_v_tb
# Break in Module lhn_cache_2w_v_tb at E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/lhn_cache_2w_v_tb.v line 200
run -all
#            764067000: Address and Data expected to be equal: expected data   516 recieved data   772
#            764147000: Address and Data expected to be equal: expected data   518 recieved data   774
#            764187000: Address and Data expected to be equal: expected data   519 recieved data   775
# ** Note: $stop    : E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/lhn_cache_2w_v_tb.v(97)
#    Time: 764663500 ps  Iteration: 3  Instance: /lhn_cache_2w_v_tb
# Break in Module lhn_cache_2w_v_tb at E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/lhn_cache_2w_v_tb.v line 97
run -all
#            860427000: Address and Data expected to be equal: expected data   913 recieved data   977
#            860467000: Address and Data expected to be equal: expected data   914 recieved data   978
#            860547000: Address and Data expected to be equal: expected data   916 recieved data   980
#            860587000: Address and Data expected to be equal: expected data   917 recieved data   981
#            860627000: Address and Data expected to be equal: expected data   918 recieved data   982
#            886427000: Address and Data expected to be equal: expected data   516 recieved data   772
#            886507000: Address and Data expected to be equal: expected data   518 recieved data   774
#            886547000: Address and Data expected to be equal: expected data   519 recieved data   775
#            908267000: Address and Data expected to be equal: expected data   450 recieved data   898
#            908347000: Address and Data expected to be equal: expected data   452 recieved data   900
#            908387000: Address and Data expected to be equal: expected data   453 recieved data   901
#            918220000: Model check failed for address   918 expected data   918 recieved data   982
#            918260000: Model check failed for address   918 expected data   918 recieved data   982
#            940300000: Model check failed for address   917 expected data     0 recieved data   981
#            940340000: Model check failed for address   917 expected data     0 recieved data   981
#            982827000: Address and Data expected to be equal: expected data   464 recieved data   272
#            982867000: Address and Data expected to be equal: expected data   465 recieved data   273
#            982907000: Address and Data expected to be equal: expected data   466 recieved data   274
#            983027000: Address and Data expected to be equal: expected data   469 recieved data   277
#            983067000: Address and Data expected to be equal: expected data   470 recieved data   278
#            983107000: Address and Data expected to be equal: expected data   471 recieved data   279
#            983147000: Address and Data expected to be equal: expected data   464 recieved data   272
#            983660000: Model check failed for address   912 expected data   912 recieved data     0
#            983700000: Model check failed for address   912 expected data   912 recieved data     0
#            983740000: Model check failed for address   912 expected data   912 recieved data     0
#            986267000: Address and Data expected to be equal: expected data   913 recieved data   977
#            986307000: Address and Data expected to be equal: expected data   914 recieved data   978
#            986387000: Address and Data expected to be equal: expected data   916 recieved data   980
#            986427000: Address and Data expected to be equal: expected data   917 recieved data   981
#            986467000: Address and Data expected to be equal: expected data   918 recieved data   982
#           1006947000: Address and Data expected to be equal: expected data   880 recieved data   240
#           1006987000: Address and Data expected to be equal: expected data   881 recieved data   241
#           1007027000: Address and Data expected to be equal: expected data   882 recieved data   242
#           1007067000: Address and Data expected to be equal: expected data   883 recieved data   243
#           1007107000: Address and Data expected to be equal: expected data   884 recieved data   244
#           1007147000: Address and Data expected to be equal: expected data   885 recieved data   245
#           1007187000: Address and Data expected to be equal: expected data   886 recieved data   246
#           1007227000: Address and Data expected to be equal: expected data   887 recieved data   247
#           1007267000: Address and Data expected to be equal: expected data   880 recieved data   240
#           1007700000: Model check failed for address   885 expected data   885 recieved data   245
#           1007740000: Model check failed for address   885 expected data   885 recieved data   245
#           1015380000: Model check failed for address   467 expected data   467 recieved data     0
#           1015420000: Model check failed for address   467 expected data   467 recieved data     0
#           1033300000: Model check failed for address   981 expected data   981 recieved data     0
#           1033340000: Model check failed for address   981 expected data   981 recieved data     0
#           1053700000: Model check failed for address   515 expected data   515 recieved data     0
#           1053740000: Model check failed for address   515 expected data   515 recieved data     0
#           1121740000: Model check failed for address   915 expected data   915 recieved data     0
#           1121780000: Model check failed for address   915 expected data   915 recieved data     0
#           1125220000: Model check failed for address   915 expected data   915 recieved data     0
#           1125260000: Model check failed for address   915 expected data   915 recieved data     0
#           1157220000: Model check failed for address   917 expected data     0 recieved data   981
#           1157260000: Model check failed for address   917 expected data     0 recieved data   981
# Test sequence ended, check failed assertions
# Number of failed assertions:          56
# ------------------------------------------------------------
# 
# 
# ** Note: $stop    : E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/lhn_cache_2w_v_tb.v(213)
#    Time: 1160260 ns  Iteration: 1  Instance: /lhn_cache_2w_v_tb
# Break in Module lhn_cache_2w_v_tb at E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/lhn_cache_2w_v_tb.v line 213
write format wave -window .main_pane.wave.interior.cs.body.pw.wf E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/simulation/modelsim/wave.do
do lhn_cache_2w_v_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored {E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/lhn_cache_2w_v.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:57:07 on Nov 17,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored" E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/lhn_cache_2w_v.v 
# -- Compiling module lhn_cache_2w_v
# 
# Top level modules:
# 	lhn_cache_2w_v
# End time: 14:57:07 on Nov 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored {E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/lhn_3to8_dec.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:57:07 on Nov 17,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored" E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/lhn_3to8_dec.v 
# -- Compiling module lhn_3to8_dec
# 
# Top level modules:
# 	lhn_3to8_dec
# End time: 14:57:07 on Nov 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored {E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/lhn_CAM_v.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:57:07 on Nov 17,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored" E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/lhn_CAM_v.v 
# -- Compiling module lhn_CAM_v
# ** Warning: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/lhn_CAM_v.v(54): (vlog-2256) Event expressions should result in a singular type.
# 
# Top level modules:
# 	lhn_CAM_v
# End time: 14:57:07 on Nov 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored {E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/lhn_cache_v.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:57:07 on Nov 17,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored" E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/lhn_cache_v.v 
# -- Compiling module lhn_cache_v
# 
# Top level modules:
# 	lhn_cache_v
# End time: 14:57:07 on Nov 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored {E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/lhn_pll_3_v.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:57:07 on Nov 17,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored" E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/lhn_pll_3_v.v 
# -- Compiling module lhn_pll_3_v
# 
# Top level modules:
# 	lhn_pll_3_v
# End time: 14:57:07 on Nov 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored {E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/lhnRISC621_ram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:57:07 on Nov 17,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored" E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/lhnRISC621_ram.v 
# -- Compiling module lhnRISC621_ram
# 
# Top level modules:
# 	lhnRISC621_ram
# End time: 14:57:07 on Nov 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/db {E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/db/lhn_pll_3_v_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:57:07 on Nov 17,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/db" E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/db/lhn_pll_3_v_altpll.v 
# -- Compiling module lhn_pll_3_v_altpll
# 
# Top level modules:
# 	lhn_pll_3_v_altpll
# End time: 14:57:07 on Nov 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored {E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/lhn_cache_2w_v_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:57:07 on Nov 17,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored" E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/lhn_cache_2w_v_tb.v 
# -- Compiling module lhn_cache_2w_v_tb
# 
# Top level modules:
# 	lhn_cache_2w_v_tb
# End time: 14:57:07 on Nov 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  lhn_cache_2w_v_tb
# End time: 14:57:09 on Nov 17,2022, Elapsed time: 2:35:57
# Errors: 0, Warnings: 1
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" lhn_cache_2w_v_tb 
# Start time: 14:57:10 on Nov 17,2022
# Loading work.lhn_cache_2w_v_tb
# Loading work.lhn_cache_2w_v
# Loading work.lhn_pll_3_v
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.lhn_CAM_v
# Loading work.lhnRISC621_ram
# Loading altera_mf_ver.altsyncram
# Loading work.lhn_cache_v
# Loading work.lhn_3to8_dec
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 180000  Instance: lhn_cache_2w_v_tb.dut.my_pll.altpll_component.cycloneiii_pll.pll3
# 
# 
# ------------------------------------------------------------
# Start of Test Sequence:
# ** Note: $stop    : E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/lhn_cache_2w_v_tb.v(200)
#    Time: 34220 ns  Iteration: 1  Instance: /lhn_cache_2w_v_tb
# Break in Module lhn_cache_2w_v_tb at E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/lhn_cache_2w_v_tb.v line 200
do wave.do
restart
run -all
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 180000  Instance: lhn_cache_2w_v_tb.dut.my_pll.altpll_component.cycloneiii_pll.pll3
# 
# 
# ------------------------------------------------------------
# Start of Test Sequence:
# ** Note: $stop    : E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/lhn_cache_2w_v_tb.v(200)
#    Time: 34220 ns  Iteration: 1  Instance: /lhn_cache_2w_v_tb
# Break in Module lhn_cache_2w_v_tb at E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/lhn_cache_2w_v_tb.v line 200
run -all
# Test sequence ended, no failed assertions detected, this DOES NOT guarantee that DUT is perfect
# Number of failed assertions:           0
# ------------------------------------------------------------
# 
# 
# ** Note: $stop    : E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/lhn_cache_2w_v_tb.v(213)
#    Time: 1160260 ns  Iteration: 1  Instance: /lhn_cache_2w_v_tb
# Break in Module lhn_cache_2w_v_tb at E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v_restored/lhn_cache_2w_v_tb.v line 213
do wave.do
# End time: 15:22:35 on Nov 17,2022, Elapsed time: 0:25:25
# Errors: 0, Warnings: 0
