library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;

entity UART_TX is
  generic(
    SYSTEM_SPEED : integer := 50e6; --50e6;   	-- clock speed, in Hz 	--for simmulation setting = 4
    BAUDRATE     : integer := 9600);--9600 	   -- baudrate 				--for simmulation setting = 1
  port(
    clk_i   : in  std_logic;	-- system clock 							
    rst_i   : in  std_logic;	-- synchronous reset, active-high
    Send_data   : in std_logic := '0'; 	-- Start 
    Data_TX  : in std_logic_vector(7 downto 0); -- Data 8 bits   
    TX      : out std_logic );	-- TX output
end UART_TX;