#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "D:\program\iverilog\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\program\iverilog\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\program\iverilog\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\program\iverilog\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\program\iverilog\iverilog\lib\ivl\va_math.vpi";
S_000001654768dfc0 .scope module, "comparator_4bit_tb" "comparator_4bit_tb" 2 1;
 .timescale 0 0;
v00000165476ec980_0 .var "a", 3 0;
v00000165476ecc00_0 .net "a_eq_b", 0 0, v00000165476ecf20_0;  1 drivers
v00000165476ecd40_0 .net "a_gt_b", 0 0, v00000165476ec340_0;  1 drivers
v00000165476ecde0_0 .net "a_lt_b", 0 0, v00000165476ec7a0_0;  1 drivers
v00000165476ece80_0 .var "b", 3 0;
S_000001654769a000 .scope task, "initialize_inputs" "initialize_inputs" 2 11, 2 11 0, S_000001654768dfc0;
 .timescale 0 0;
TD_comparator_4bit_tb.initialize_inputs ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000165476ec980_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000165476ece80_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000165476ec980_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000165476ece80_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000165476ec980_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000165476ece80_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v00000165476ec980_0, 0, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v00000165476ece80_0, 0, 4;
    %delay 5, 0;
    %end;
S_000001654769a190 .scope module, "uut" "comparator_4bit" 2 4, 3 1 0, S_000001654768dfc0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 1 "a_gt_b";
    .port_info 3 /OUTPUT 1 "a_eq_b";
    .port_info 4 /OUTPUT 1 "a_lt_b";
v00000165476eca20_0 .net "a", 3 0, v00000165476ec980_0;  1 drivers
v00000165476ecf20_0 .var "a_eq_b", 0 0;
v00000165476ec5c0_0 .net "a_eq_b_lsb", 0 0, v000001654769a320_0;  1 drivers
v00000165476ecfc0_0 .net "a_eq_b_msb", 0 0, v00000165476ec2a0_0;  1 drivers
v00000165476ec340_0 .var "a_gt_b", 0 0;
v00000165476ec700_0 .net "a_gt_b_lsb", 0 0, v000001654769a3c0_0;  1 drivers
v00000165476ec3e0_0 .net "a_gt_b_msb", 0 0, v00000165476ec0c0_0;  1 drivers
v00000165476ec7a0_0 .var "a_lt_b", 0 0;
v00000165476ecb60_0 .net "a_lt_b_lsb", 0 0, v0000016547646980_0;  1 drivers
v00000165476ec840_0 .net "a_lt_b_msb", 0 0, v00000165476ec200_0;  1 drivers
v00000165476ec8e0_0 .net "b", 3 0, v00000165476ece80_0;  1 drivers
E_000001654768ccd0/0 .event anyedge, v00000165476ec0c0_0, v00000165476ec2a0_0, v000001654769a3c0_0, v000001654769a320_0;
E_000001654768ccd0/1 .event anyedge, v00000165476ec200_0, v0000016547646980_0;
E_000001654768ccd0 .event/or E_000001654768ccd0/0, E_000001654768ccd0/1;
L_00000165476ee2f0 .part v00000165476ec980_0, 2, 1;
L_00000165476edf30 .part v00000165476ec980_0, 3, 1;
L_00000165476ee890 .part v00000165476ece80_0, 2, 1;
L_00000165476ed210 .part v00000165476ece80_0, 3, 1;
L_00000165476ee750 .part v00000165476ec980_0, 0, 1;
L_00000165476ed0d0 .part v00000165476ec980_0, 1, 1;
L_00000165476edb70 .part v00000165476ece80_0, 0, 1;
L_00000165476edfd0 .part v00000165476ece80_0, 1, 1;
S_00000165476467f0 .scope module, "c2lsb" "comparator_2bit" 3 10, 3 18 0, S_000001654769a190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a0";
    .port_info 1 /INPUT 1 "a1";
    .port_info 2 /INPUT 1 "b0";
    .port_info 3 /INPUT 1 "b1";
    .port_info 4 /OUTPUT 1 "a_gt_b";
    .port_info 5 /OUTPUT 1 "a_eq_b";
    .port_info 6 /OUTPUT 1 "a_lt_b";
v0000016547646ec0_0 .net "a0", 0 0, L_00000165476ee750;  1 drivers
v0000016547694c30_0 .net "a1", 0 0, L_00000165476ed0d0;  1 drivers
v000001654769a320_0 .var "a_eq_b", 0 0;
v000001654769a3c0_0 .var "a_gt_b", 0 0;
v0000016547646980_0 .var "a_lt_b", 0 0;
v00000165476ec520_0 .net "b0", 0 0, L_00000165476edb70;  1 drivers
v00000165476ec480_0 .net "b1", 0 0, L_00000165476edfd0;  1 drivers
E_000001654768c850 .event anyedge, v0000016547694c30_0, v00000165476ec480_0, v0000016547646ec0_0, v00000165476ec520_0;
S_0000016547646a20 .scope module, "c2msb" "comparator_2bit" 3 9, 3 18 0, S_000001654769a190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a0";
    .port_info 1 /INPUT 1 "a1";
    .port_info 2 /INPUT 1 "b0";
    .port_info 3 /INPUT 1 "b1";
    .port_info 4 /OUTPUT 1 "a_gt_b";
    .port_info 5 /OUTPUT 1 "a_eq_b";
    .port_info 6 /OUTPUT 1 "a_lt_b";
v00000165476ecac0_0 .net "a0", 0 0, L_00000165476ee2f0;  1 drivers
v00000165476ec660_0 .net "a1", 0 0, L_00000165476edf30;  1 drivers
v00000165476ec2a0_0 .var "a_eq_b", 0 0;
v00000165476ec0c0_0 .var "a_gt_b", 0 0;
v00000165476ec200_0 .var "a_lt_b", 0 0;
v00000165476ecca0_0 .net "b0", 0 0, L_00000165476ee890;  1 drivers
v00000165476ec160_0 .net "b1", 0 0, L_00000165476ed210;  1 drivers
E_000001654768c990 .event anyedge, v00000165476ec660_0, v00000165476ec160_0, v00000165476ecac0_0, v00000165476ecca0_0;
    .scope S_0000016547646a20;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000165476ec0c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000165476ec2a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000165476ec200_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0000016547646a20;
T_2 ;
    %wait E_000001654768c990;
    %load/vec4 v00000165476ec660_0;
    %load/vec4 v00000165476ec160_0;
    %inv;
    %and;
    %load/vec4 v00000165476ec660_0;
    %load/vec4 v00000165476ec160_0;
    %xnor;
    %load/vec4 v00000165476ecac0_0;
    %and;
    %load/vec4 v00000165476ecca0_0;
    %inv;
    %and;
    %or;
    %store/vec4 v00000165476ec0c0_0, 0, 1;
    %load/vec4 v00000165476ecac0_0;
    %load/vec4 v00000165476ecca0_0;
    %xor;
    %inv;
    %load/vec4 v00000165476ec660_0;
    %load/vec4 v00000165476ec160_0;
    %xor;
    %inv;
    %and;
    %store/vec4 v00000165476ec2a0_0, 0, 1;
    %load/vec4 v00000165476ec660_0;
    %inv;
    %load/vec4 v00000165476ec160_0;
    %and;
    %load/vec4 v00000165476ec660_0;
    %load/vec4 v00000165476ec160_0;
    %xnor;
    %load/vec4 v00000165476ecac0_0;
    %inv;
    %and;
    %load/vec4 v00000165476ecca0_0;
    %and;
    %or;
    %store/vec4 v00000165476ec200_0, 0, 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000165476467f0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001654769a3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001654769a320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016547646980_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_00000165476467f0;
T_4 ;
    %wait E_000001654768c850;
    %load/vec4 v0000016547694c30_0;
    %load/vec4 v00000165476ec480_0;
    %inv;
    %and;
    %load/vec4 v0000016547694c30_0;
    %load/vec4 v00000165476ec480_0;
    %xnor;
    %load/vec4 v0000016547646ec0_0;
    %and;
    %load/vec4 v00000165476ec520_0;
    %inv;
    %and;
    %or;
    %store/vec4 v000001654769a3c0_0, 0, 1;
    %load/vec4 v0000016547646ec0_0;
    %load/vec4 v00000165476ec520_0;
    %xor;
    %inv;
    %load/vec4 v0000016547694c30_0;
    %load/vec4 v00000165476ec480_0;
    %xor;
    %inv;
    %and;
    %store/vec4 v000001654769a320_0, 0, 1;
    %load/vec4 v0000016547694c30_0;
    %inv;
    %load/vec4 v00000165476ec480_0;
    %and;
    %load/vec4 v0000016547694c30_0;
    %load/vec4 v00000165476ec480_0;
    %xnor;
    %load/vec4 v0000016547646ec0_0;
    %inv;
    %and;
    %load/vec4 v00000165476ec520_0;
    %and;
    %or;
    %store/vec4 v0000016547646980_0, 0, 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001654769a190;
T_5 ;
    %wait E_000001654768ccd0;
    %load/vec4 v00000165476ec3e0_0;
    %load/vec4 v00000165476ecfc0_0;
    %load/vec4 v00000165476ec700_0;
    %and;
    %or;
    %store/vec4 v00000165476ec340_0, 0, 1;
    %load/vec4 v00000165476ecfc0_0;
    %load/vec4 v00000165476ec5c0_0;
    %and;
    %store/vec4 v00000165476ecf20_0, 0, 1;
    %load/vec4 v00000165476ec840_0;
    %load/vec4 v00000165476ecfc0_0;
    %load/vec4 v00000165476ecb60_0;
    %and;
    %or;
    %store/vec4 v00000165476ec7a0_0, 0, 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001654768dfc0;
T_6 ;
    %vpi_call 2 24 "$dumpfile", "comparator_4bit_tb.vcd" {0 0 0};
    %vpi_call 2 25 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001654768dfc0 {0 0 0};
    %vpi_call 2 26 "$monitor", "Time: %0t | a: %b, b: %b | a_gt_b: %b, a_eq_b: %b, a_lt_b: %b", $time, v00000165476ec980_0, v00000165476ece80_0, v00000165476ecd40_0, v00000165476ecc00_0, v00000165476ecde0_0 {0 0 0};
    %fork TD_comparator_4bit_tb.initialize_inputs, S_000001654769a000;
    %join;
    %vpi_call 2 29 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\comparator_4bit_tb.v";
    ".\comparator_4bit.v";
