--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml FourBitParallelAdder.twx FourBitParallelAdder.ncd -o
FourBitParallelAdder.twr FourBitParallelAdder.pcf -ucf FourBitParallelAdder.ucf

Design file:              FourBitParallelAdder.ncd
Physical constraint file: FourBitParallelAdder.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
Ain<0>         |Cout           |   11.068|
Ain<0>         |Sout0          |    6.754|
Ain<0>         |Sout1          |    7.854|
Ain<0>         |Sout2          |   10.651|
Ain<0>         |Sout3          |   11.244|
Ain<1>         |Cout           |   11.076|
Ain<1>         |Sout1          |    7.562|
Ain<1>         |Sout2          |   10.659|
Ain<1>         |Sout3          |   11.252|
Ain<2>         |Cout           |    9.914|
Ain<2>         |Sout2          |    8.211|
Ain<2>         |Sout3          |   10.090|
Ain<3>         |Cout           |    9.802|
Ain<3>         |Sout3          |    9.978|
Bin<0>         |Cout           |   10.123|
Bin<0>         |Sout0          |    7.806|
Bin<0>         |Sout1          |    8.868|
Bin<0>         |Sout2          |    9.706|
Bin<0>         |Sout3          |   10.299|
Bin<1>         |Cout           |   11.935|
Bin<1>         |Sout1          |    8.868|
Bin<1>         |Sout2          |   11.518|
Bin<1>         |Sout3          |   12.111|
Bin<2>         |Cout           |   10.387|
Bin<2>         |Sout2          |    8.345|
Bin<2>         |Sout3          |   10.563|
Bin<3>         |Cout           |    9.942|
Bin<3>         |Sout3          |   10.118|
---------------+---------------+---------+


Analysis completed Thu Sep 27 09:21:30 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 195 MB



