INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyFile/code/Vivado/project_1/project_1.srcs/sources_1/new/4.1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyFile/code/Vivado/project_1/project_1.srcs/sources_1/new/4.1_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyFile/code/Vivado/project_1/project_1.srcs/sources_1/new/4.1_Mux_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyFile/code/Vivado/project_1/project_1.srcs/sources_1/new/4.1_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyFile/code/Vivado/project_1/project_1.srcs/sources_1/new/4.1_comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyFile/code/Vivado/project_1/project_1.srcs/sources_1/new/4.1_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyFile/code/Vivado/project_1/project_1.srcs/sources_1/new/4.2_FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyFile/code/Vivado/project_1/project_1.srcs/sources_1/new/4.3_AutoAdd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auto_add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyFile/code/Vivado/project_1/project_1.srcs/sources_1/new/4.3_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auto_add_tb
