TimeQuest Timing Analyzer report for dsdlab4
Fri Mar 24 15:37:15 2017
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clk'
 12. Slow Model Hold: 'clk'
 13. Slow Model Minimum Pulse Width: 'clk'
 14. Setup Times
 15. Hold Times
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Propagation Delay
 19. Minimum Propagation Delay
 20. Fast Model Setup Summary
 21. Fast Model Hold Summary
 22. Fast Model Recovery Summary
 23. Fast Model Removal Summary
 24. Fast Model Minimum Pulse Width Summary
 25. Fast Model Setup: 'clk'
 26. Fast Model Hold: 'clk'
 27. Fast Model Minimum Pulse Width: 'clk'
 28. Setup Times
 29. Hold Times
 30. Clock to Output Times
 31. Minimum Clock to Output Times
 32. Propagation Delay
 33. Minimum Propagation Delay
 34. Multicorner Timing Analysis Summary
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Progagation Delay
 40. Minimum Progagation Delay
 41. Setup Transfers
 42. Hold Transfers
 43. Report TCCS
 44. Report RSKM
 45. Unconstrained Paths
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; dsdlab4                                                           ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C20F484C7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-6         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+-------------------------------------------------+
; Slow Model Fmax Summary                         ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 89.64 MHz ; 89.64 MHz       ; clk        ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------+
; Slow Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clk   ; -6.324 ; -1850.871     ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clk   ; 0.445 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clk   ; -1.814 ; -540.077              ;
+-------+--------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk'                                                                                                                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                  ; To Node                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -6.324 ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[16]                                                                        ; g58_testbed:inst|g58_dealer_rng:inst|g58_dealerfsm:inst|y.C ; clk          ; clk         ; 1.000        ; 0.003      ; 7.365      ;
; -6.323 ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[16]                                                                        ; g58_testbed:inst|g58_dealer_rng:inst|g58_dealerfsm:inst|y.D ; clk          ; clk         ; 1.000        ; 0.003      ; 7.364      ;
; -6.083 ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[15]                                                                        ; g58_testbed:inst|g58_dealer_rng:inst|g58_dealerfsm:inst|y.C ; clk          ; clk         ; 1.000        ; 0.003      ; 7.124      ;
; -6.082 ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[15]                                                                        ; g58_testbed:inst|g58_dealer_rng:inst|g58_dealerfsm:inst|y.D ; clk          ; clk         ; 1.000        ; 0.003      ; 7.123      ;
; -6.074 ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[3]                                                                         ; g58_testbed:inst|g58_dealer_rng:inst|g58_dealerfsm:inst|y.C ; clk          ; clk         ; 1.000        ; 0.003      ; 7.115      ;
; -6.073 ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[3]                                                                         ; g58_testbed:inst|g58_dealer_rng:inst|g58_dealerfsm:inst|y.D ; clk          ; clk         ; 1.000        ; 0.003      ; 7.114      ;
; -5.848 ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[6]                                                                         ; g58_testbed:inst|g58_dealer_rng:inst|g58_dealerfsm:inst|y.C ; clk          ; clk         ; 1.000        ; 0.003      ; 6.889      ;
; -5.847 ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[6]                                                                         ; g58_testbed:inst|g58_dealer_rng:inst|g58_dealerfsm:inst|y.D ; clk          ; clk         ; 1.000        ; 0.003      ; 6.888      ;
; -5.820 ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[1]                                                                         ; g58_testbed:inst|g58_dealer_rng:inst|g58_dealerfsm:inst|y.C ; clk          ; clk         ; 1.000        ; 0.001      ; 6.859      ;
; -5.819 ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[1]                                                                         ; g58_testbed:inst|g58_dealer_rng:inst|g58_dealerfsm:inst|y.D ; clk          ; clk         ; 1.000        ; 0.001      ; 6.858      ;
; -5.704 ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[4]                                                                         ; g58_testbed:inst|g58_dealer_rng:inst|g58_dealerfsm:inst|y.C ; clk          ; clk         ; 1.000        ; 0.003      ; 6.745      ;
; -5.703 ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[4]                                                                         ; g58_testbed:inst|g58_dealer_rng:inst|g58_dealerfsm:inst|y.D ; clk          ; clk         ; 1.000        ; 0.003      ; 6.744      ;
; -5.665 ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[5]                                                                         ; g58_testbed:inst|g58_dealer_rng:inst|g58_dealerfsm:inst|y.C ; clk          ; clk         ; 1.000        ; 0.003      ; 6.706      ;
; -5.664 ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[5]                                                                         ; g58_testbed:inst|g58_dealer_rng:inst|g58_dealerfsm:inst|y.D ; clk          ; clk         ; 1.000        ; 0.003      ; 6.705      ;
; -5.621 ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[20]                                                                        ; g58_testbed:inst|g58_dealer_rng:inst|g58_dealerfsm:inst|y.C ; clk          ; clk         ; 1.000        ; 0.001      ; 6.660      ;
; -5.620 ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[20]                                                                        ; g58_testbed:inst|g58_dealer_rng:inst|g58_dealerfsm:inst|y.D ; clk          ; clk         ; 1.000        ; 0.001      ; 6.659      ;
; -5.571 ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[17]                                                                        ; g58_testbed:inst|g58_dealer_rng:inst|g58_dealerfsm:inst|y.C ; clk          ; clk         ; 1.000        ; 0.001      ; 6.610      ;
; -5.570 ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[17]                                                                        ; g58_testbed:inst|g58_dealer_rng:inst|g58_dealerfsm:inst|y.D ; clk          ; clk         ; 1.000        ; 0.001      ; 6.609      ;
; -5.550 ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[7]                                                                         ; g58_testbed:inst|g58_dealer_rng:inst|g58_dealerfsm:inst|y.C ; clk          ; clk         ; 1.000        ; 0.003      ; 6.591      ;
; -5.549 ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[7]                                                                         ; g58_testbed:inst|g58_dealer_rng:inst|g58_dealerfsm:inst|y.D ; clk          ; clk         ; 1.000        ; 0.003      ; 6.590      ;
; -5.527 ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[18]                                                                        ; g58_testbed:inst|g58_dealer_rng:inst|g58_dealerfsm:inst|y.C ; clk          ; clk         ; 1.000        ; 0.001      ; 6.566      ;
; -5.526 ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[18]                                                                        ; g58_testbed:inst|g58_dealer_rng:inst|g58_dealerfsm:inst|y.D ; clk          ; clk         ; 1.000        ; 0.001      ; 6.565      ;
; -5.448 ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[19]                                                                        ; g58_testbed:inst|g58_dealer_rng:inst|g58_dealerfsm:inst|y.C ; clk          ; clk         ; 1.000        ; 0.001      ; 6.487      ;
; -5.447 ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[19]                                                                        ; g58_testbed:inst|g58_dealer_rng:inst|g58_dealerfsm:inst|y.D ; clk          ; clk         ; 1.000        ; 0.001      ; 6.486      ;
; -5.345 ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[8]                                                                         ; g58_testbed:inst|g58_dealer_rng:inst|g58_dealerfsm:inst|y.C ; clk          ; clk         ; 1.000        ; 0.003      ; 6.386      ;
; -5.344 ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[16]                                                                        ; g58_testbed:inst|g58_dealer_rng:inst|lpm_ff:inst6|dffs[2]   ; clk          ; clk         ; 1.000        ; 0.003      ; 6.385      ;
; -5.344 ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[8]                                                                         ; g58_testbed:inst|g58_dealer_rng:inst|g58_dealerfsm:inst|y.D ; clk          ; clk         ; 1.000        ; 0.003      ; 6.385      ;
; -5.273 ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[10]                                                                        ; g58_testbed:inst|g58_dealer_rng:inst|g58_dealerfsm:inst|y.C ; clk          ; clk         ; 1.000        ; 0.003      ; 6.314      ;
; -5.248 ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[21]                                                                        ; g58_testbed:inst|g58_dealer_rng:inst|g58_dealerfsm:inst|y.C ; clk          ; clk         ; 1.000        ; 0.001      ; 6.287      ;
; -5.247 ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[21]                                                                        ; g58_testbed:inst|g58_dealer_rng:inst|g58_dealerfsm:inst|y.D ; clk          ; clk         ; 1.000        ; 0.001      ; 6.286      ;
; -5.244 ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[24]                                                                        ; g58_testbed:inst|g58_dealer_rng:inst|g58_dealerfsm:inst|y.C ; clk          ; clk         ; 1.000        ; 0.001      ; 6.283      ;
; -5.243 ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[24]                                                                        ; g58_testbed:inst|g58_dealer_rng:inst|g58_dealerfsm:inst|y.D ; clk          ; clk         ; 1.000        ; 0.001      ; 6.282      ;
; -5.235 ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[16]                                                                        ; g58_testbed:inst|g58_dealer_rng:inst|lpm_ff:inst6|dffs[4]   ; clk          ; clk         ; 1.000        ; 0.003      ; 6.276      ;
; -5.230 ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[11]                                                                        ; g58_testbed:inst|g58_dealer_rng:inst|g58_dealerfsm:inst|y.C ; clk          ; clk         ; 1.000        ; 0.003      ; 6.271      ;
; -5.229 ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[16]                                                                        ; g58_testbed:inst|g58_dealer_rng:inst|lpm_ff:inst6|dffs[3]   ; clk          ; clk         ; 1.000        ; 0.003      ; 6.270      ;
; -5.175 ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[22]                                                                        ; g58_testbed:inst|g58_dealer_rng:inst|g58_dealerfsm:inst|y.C ; clk          ; clk         ; 1.000        ; 0.001      ; 6.214      ;
; -5.174 ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[22]                                                                        ; g58_testbed:inst|g58_dealer_rng:inst|g58_dealerfsm:inst|y.D ; clk          ; clk         ; 1.000        ; 0.001      ; 6.213      ;
; -5.129 ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[10]                                                                        ; g58_testbed:inst|g58_dealer_rng:inst|g58_dealerfsm:inst|y.D ; clk          ; clk         ; 1.000        ; 0.003      ; 6.170      ;
; -5.117 ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[12]                                                                        ; g58_testbed:inst|g58_dealer_rng:inst|g58_dealerfsm:inst|y.C ; clk          ; clk         ; 1.000        ; 0.003      ; 6.158      ;
; -5.112 ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[9]                                                                         ; g58_testbed:inst|g58_dealer_rng:inst|g58_dealerfsm:inst|y.C ; clk          ; clk         ; 1.000        ; 0.003      ; 6.153      ;
; -5.111 ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[9]                                                                         ; g58_testbed:inst|g58_dealer_rng:inst|g58_dealerfsm:inst|y.D ; clk          ; clk         ; 1.000        ; 0.003      ; 6.152      ;
; -5.103 ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[15]                                                                        ; g58_testbed:inst|g58_dealer_rng:inst|lpm_ff:inst6|dffs[2]   ; clk          ; clk         ; 1.000        ; 0.003      ; 6.144      ;
; -5.094 ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[3]                                                                         ; g58_testbed:inst|g58_dealer_rng:inst|lpm_ff:inst6|dffs[2]   ; clk          ; clk         ; 1.000        ; 0.003      ; 6.135      ;
; -5.086 ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[11]                                                                        ; g58_testbed:inst|g58_dealer_rng:inst|g58_dealerfsm:inst|y.D ; clk          ; clk         ; 1.000        ; 0.003      ; 6.127      ;
; -5.078 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg0 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst55|dffs[2]    ; clk          ; clk         ; 0.500        ; -0.080     ; 5.536      ;
; -5.078 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg0 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst55|dffs[3]    ; clk          ; clk         ; 0.500        ; -0.080     ; 5.536      ;
; -5.078 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg0 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst55|dffs[4]    ; clk          ; clk         ; 0.500        ; -0.080     ; 5.536      ;
; -5.078 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg0 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst55|dffs[1]    ; clk          ; clk         ; 0.500        ; -0.080     ; 5.536      ;
; -5.078 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg0 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst55|dffs[0]    ; clk          ; clk         ; 0.500        ; -0.080     ; 5.536      ;
; -5.078 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg0 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst55|dffs[5]    ; clk          ; clk         ; 0.500        ; -0.080     ; 5.536      ;
; -5.078 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg1 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst55|dffs[2]    ; clk          ; clk         ; 0.500        ; -0.080     ; 5.536      ;
; -5.078 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg2 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst55|dffs[2]    ; clk          ; clk         ; 0.500        ; -0.080     ; 5.536      ;
; -5.078 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg3 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst55|dffs[2]    ; clk          ; clk         ; 0.500        ; -0.080     ; 5.536      ;
; -5.078 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg4 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst55|dffs[2]    ; clk          ; clk         ; 0.500        ; -0.080     ; 5.536      ;
; -5.078 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg5 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst55|dffs[2]    ; clk          ; clk         ; 0.500        ; -0.080     ; 5.536      ;
; -5.078 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg1 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst55|dffs[3]    ; clk          ; clk         ; 0.500        ; -0.080     ; 5.536      ;
; -5.078 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg2 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst55|dffs[3]    ; clk          ; clk         ; 0.500        ; -0.080     ; 5.536      ;
; -5.078 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg3 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst55|dffs[3]    ; clk          ; clk         ; 0.500        ; -0.080     ; 5.536      ;
; -5.078 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg4 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst55|dffs[3]    ; clk          ; clk         ; 0.500        ; -0.080     ; 5.536      ;
; -5.078 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg5 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst55|dffs[3]    ; clk          ; clk         ; 0.500        ; -0.080     ; 5.536      ;
; -5.078 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg1 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst55|dffs[4]    ; clk          ; clk         ; 0.500        ; -0.080     ; 5.536      ;
; -5.078 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg2 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst55|dffs[4]    ; clk          ; clk         ; 0.500        ; -0.080     ; 5.536      ;
; -5.078 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg3 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst55|dffs[4]    ; clk          ; clk         ; 0.500        ; -0.080     ; 5.536      ;
; -5.078 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg4 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst55|dffs[4]    ; clk          ; clk         ; 0.500        ; -0.080     ; 5.536      ;
; -5.078 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg5 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst55|dffs[4]    ; clk          ; clk         ; 0.500        ; -0.080     ; 5.536      ;
; -5.078 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg1 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst55|dffs[1]    ; clk          ; clk         ; 0.500        ; -0.080     ; 5.536      ;
; -5.078 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg2 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst55|dffs[1]    ; clk          ; clk         ; 0.500        ; -0.080     ; 5.536      ;
; -5.078 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg3 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst55|dffs[1]    ; clk          ; clk         ; 0.500        ; -0.080     ; 5.536      ;
; -5.078 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg4 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst55|dffs[1]    ; clk          ; clk         ; 0.500        ; -0.080     ; 5.536      ;
; -5.078 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg5 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst55|dffs[1]    ; clk          ; clk         ; 0.500        ; -0.080     ; 5.536      ;
; -5.078 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg1 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst55|dffs[0]    ; clk          ; clk         ; 0.500        ; -0.080     ; 5.536      ;
; -5.078 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg2 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst55|dffs[0]    ; clk          ; clk         ; 0.500        ; -0.080     ; 5.536      ;
; -5.078 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg3 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst55|dffs[0]    ; clk          ; clk         ; 0.500        ; -0.080     ; 5.536      ;
; -5.078 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg4 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst55|dffs[0]    ; clk          ; clk         ; 0.500        ; -0.080     ; 5.536      ;
; -5.078 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg5 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst55|dffs[0]    ; clk          ; clk         ; 0.500        ; -0.080     ; 5.536      ;
; -5.078 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg1 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst55|dffs[5]    ; clk          ; clk         ; 0.500        ; -0.080     ; 5.536      ;
; -5.078 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg2 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst55|dffs[5]    ; clk          ; clk         ; 0.500        ; -0.080     ; 5.536      ;
; -5.078 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg3 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst55|dffs[5]    ; clk          ; clk         ; 0.500        ; -0.080     ; 5.536      ;
; -5.078 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg4 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst55|dffs[5]    ; clk          ; clk         ; 0.500        ; -0.080     ; 5.536      ;
; -5.078 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg5 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst55|dffs[5]    ; clk          ; clk         ; 0.500        ; -0.080     ; 5.536      ;
; -5.063 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg0 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst49|dffs[2]    ; clk          ; clk         ; 0.500        ; -0.086     ; 5.515      ;
; -5.063 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg0 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst49|dffs[3]    ; clk          ; clk         ; 0.500        ; -0.086     ; 5.515      ;
; -5.063 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg0 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst49|dffs[4]    ; clk          ; clk         ; 0.500        ; -0.086     ; 5.515      ;
; -5.063 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg0 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst49|dffs[1]    ; clk          ; clk         ; 0.500        ; -0.086     ; 5.515      ;
; -5.063 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg0 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst49|dffs[0]    ; clk          ; clk         ; 0.500        ; -0.086     ; 5.515      ;
; -5.063 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg0 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst49|dffs[5]    ; clk          ; clk         ; 0.500        ; -0.086     ; 5.515      ;
; -5.063 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg1 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst49|dffs[2]    ; clk          ; clk         ; 0.500        ; -0.086     ; 5.515      ;
; -5.063 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg2 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst49|dffs[2]    ; clk          ; clk         ; 0.500        ; -0.086     ; 5.515      ;
; -5.063 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg3 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst49|dffs[2]    ; clk          ; clk         ; 0.500        ; -0.086     ; 5.515      ;
; -5.063 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg4 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst49|dffs[2]    ; clk          ; clk         ; 0.500        ; -0.086     ; 5.515      ;
; -5.063 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg5 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst49|dffs[2]    ; clk          ; clk         ; 0.500        ; -0.086     ; 5.515      ;
; -5.063 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg1 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst49|dffs[3]    ; clk          ; clk         ; 0.500        ; -0.086     ; 5.515      ;
; -5.063 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg2 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst49|dffs[3]    ; clk          ; clk         ; 0.500        ; -0.086     ; 5.515      ;
; -5.063 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg3 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst49|dffs[3]    ; clk          ; clk         ; 0.500        ; -0.086     ; 5.515      ;
; -5.063 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg4 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst49|dffs[3]    ; clk          ; clk         ; 0.500        ; -0.086     ; 5.515      ;
; -5.063 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg5 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst49|dffs[3]    ; clk          ; clk         ; 0.500        ; -0.086     ; 5.515      ;
; -5.063 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg1 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst49|dffs[4]    ; clk          ; clk         ; 0.500        ; -0.086     ; 5.515      ;
; -5.063 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg2 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst49|dffs[4]    ; clk          ; clk         ; 0.500        ; -0.086     ; 5.515      ;
; -5.063 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg3 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst49|dffs[4]    ; clk          ; clk         ; 0.500        ; -0.086     ; 5.515      ;
; -5.063 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg4 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst49|dffs[4]    ; clk          ; clk         ; 0.500        ; -0.086     ; 5.515      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk'                                                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                          ; To Node                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.445 ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[1] ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[1] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; g58_testbed:inst|g58_dealer_rng:inst|g58_dealerfsm:inst|y.C                                        ; g58_testbed:inst|g58_dealer_rng:inst|g58_dealerfsm:inst|y.C                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.731      ;
; 0.613 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst111|dffs[4]                                          ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst110|dffs[4]                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.899      ;
; 0.620 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst55|dffs[3]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst54|dffs[3]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.906      ;
; 0.620 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst74|dffs[1]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst75|dffs[1]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.906      ;
; 0.620 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst33|dffs[5]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst32|dffs[5]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.906      ;
; 0.621 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst14|dffs[4]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst12|dffs[4]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.907      ;
; 0.621 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst99|dffs[5]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst98|dffs[5]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.907      ;
; 0.622 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst41|dffs[4]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst49|dffs[4]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.908      ;
; 0.622 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst92|dffs[1]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst93|dffs[1]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.908      ;
; 0.622 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst81|dffs[1]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst89|dffs[1]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.908      ;
; 0.622 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst74|dffs[5]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst75|dffs[5]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.908      ;
; 0.623 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst98|dffs[3]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst99|dffs[3]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.909      ;
; 0.623 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst53|dffs[4]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst52|dffs[4]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.909      ;
; 0.623 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst33|dffs[0]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst32|dffs[0]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.909      ;
; 0.624 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst38|dffs[2]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst39|dffs[2]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.910      ;
; 0.624 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst50|dffs[3]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst51|dffs[3]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.910      ;
; 0.624 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst92|dffs[0]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst93|dffs[0]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.910      ;
; 0.625 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst95|dffs[2]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst94|dffs[2]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.911      ;
; 0.625 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst70|dffs[3]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst71|dffs[3]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.911      ;
; 0.625 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst94|dffs[4]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst95|dffs[4]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.911      ;
; 0.625 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst92|dffs[4]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst93|dffs[4]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.911      ;
; 0.625 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst72|dffs[4]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst73|dffs[4]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.911      ;
; 0.625 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst32|dffs[4]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst33|dffs[4]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.911      ;
; 0.625 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst33|dffs[4]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst32|dffs[4]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.911      ;
; 0.625 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst55|dffs[1]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst54|dffs[1]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.911      ;
; 0.625 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst38|dffs[0]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst39|dffs[0]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.911      ;
; 0.625 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst38|dffs[5]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst39|dffs[5]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.911      ;
; 0.626 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst93|dffs[3]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst92|dffs[3]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.912      ;
; 0.626 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst2|dffs[4]                                            ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst|dffs[4]                                             ; clk          ; clk         ; 0.000        ; 0.000      ; 0.912      ;
; 0.626 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst|dffs[4]                                             ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst2|dffs[4]                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.912      ;
; 0.626 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst73|dffs[1]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst72|dffs[1]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.912      ;
; 0.626 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst30|dffs[1]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst29|dffs[1]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.912      ;
; 0.626 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst98|dffs[5]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst99|dffs[5]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.912      ;
; 0.626 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst92|dffs[5]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst93|dffs[5]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.912      ;
; 0.626 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst73|dffs[5]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst72|dffs[5]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.912      ;
; 0.627 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst|dffs[2]                                             ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst2|dffs[2]                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.913      ;
; 0.627 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst50|dffs[4]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst51|dffs[4]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.913      ;
; 0.627 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst38|dffs[4]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst39|dffs[4]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.913      ;
; 0.627 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst90|dffs[1]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst91|dffs[1]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.913      ;
; 0.627 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst91|dffs[1]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst90|dffs[1]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.913      ;
; 0.627 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst50|dffs[1]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst51|dffs[1]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.913      ;
; 0.627 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst72|dffs[0]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst73|dffs[0]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.913      ;
; 0.627 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst91|dffs[5]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst90|dffs[5]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.913      ;
; 0.628 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst58|dffs[2]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst59|dffs[2]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.914      ;
; 0.628 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst72|dffs[3]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst73|dffs[3]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.914      ;
; 0.628 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst59|dffs[3]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst58|dffs[3]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.914      ;
; 0.628 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst38|dffs[1]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst39|dffs[1]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.914      ;
; 0.628 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst|dffs[0]                                             ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst2|dffs[0]                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.914      ;
; 0.628 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst95|dffs[5]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst94|dffs[5]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.914      ;
; 0.628 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst54|dffs[5]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst55|dffs[5]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.914      ;
; 0.629 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst54|dffs[3]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst55|dffs[3]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.915      ;
; 0.629 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst34|dffs[3]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst35|dffs[3]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.915      ;
; 0.629 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst78|dffs[4]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst79|dffs[4]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.915      ;
; 0.629 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst59|dffs[0]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst58|dffs[0]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.915      ;
; 0.629 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst34|dffs[5]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst35|dffs[5]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.915      ;
; 0.629 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst|dffs[5]                                             ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst2|dffs[5]                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.915      ;
; 0.630 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst75|dffs[2]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst74|dffs[2]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.916      ;
; 0.630 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst81|dffs[3]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst89|dffs[3]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.916      ;
; 0.630 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst79|dffs[1]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst78|dffs[1]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.916      ;
; 0.630 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst70|dffs[1]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst71|dffs[1]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.916      ;
; 0.630 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst29|dffs[0]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst30|dffs[0]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.916      ;
; 0.630 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst30|dffs[0]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst29|dffs[0]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.916      ;
; 0.630 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst50|dffs[5]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst51|dffs[5]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.916      ;
; 0.631 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst50|dffs[2]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst51|dffs[2]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.917      ;
; 0.631 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst|dffs[3]                                             ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst2|dffs[3]                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.917      ;
; 0.631 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst19|dffs[3]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst18|dffs[3]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.917      ;
; 0.631 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst54|dffs[4]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst55|dffs[4]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.917      ;
; 0.631 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst51|dffs[4]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst50|dffs[4]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.917      ;
; 0.631 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst78|dffs[0]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst79|dffs[0]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.917      ;
; 0.632 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst91|dffs[3]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst90|dffs[3]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.918      ;
; 0.632 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst89|dffs[1]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst81|dffs[1]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.918      ;
; 0.632 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst31|dffs[1]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst21|dffs[1]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.918      ;
; 0.632 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst94|dffs[5]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst95|dffs[5]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.918      ;
; 0.632 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst90|dffs[5]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst91|dffs[5]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.918      ;
; 0.632 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst78|dffs[5]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst79|dffs[5]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.918      ;
; 0.632 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst75|dffs[5]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst74|dffs[5]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.918      ;
; 0.632 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst70|dffs[5]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst71|dffs[5]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.918      ;
; 0.633 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst39|dffs[2]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst38|dffs[2]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.919      ;
; 0.633 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst94|dffs[3]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst95|dffs[3]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.919      ;
; 0.633 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst59|dffs[5]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst58|dffs[5]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.919      ;
; 0.633 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst31|dffs[5]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst21|dffs[5]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.919      ;
; 0.634 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst70|dffs[2]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst71|dffs[2]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.920      ;
; 0.634 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst54|dffs[1]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst55|dffs[1]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.920      ;
; 0.634 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst54|dffs[0]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst55|dffs[0]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.920      ;
; 0.635 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst12|dffs[2]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst10|dffs[2]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.921      ;
; 0.636 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst51|dffs[2]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst50|dffs[2]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.922      ;
; 0.636 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst49|dffs[2]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst41|dffs[2]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.922      ;
; 0.637 ; g58_testbed:inst|g58_pulse_gen:inst7|lpm_counter:inst_counter|cntr_ijg:auto_generated|safe_q[23]   ; g58_testbed:inst|g58_pulse_gen:inst7|lpm_counter:inst_counter|cntr_ijg:auto_generated|safe_q[23]   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.923      ;
; 0.638 ; g58_testbed:inst|g58_pulse_gen:inst8|lpm_counter:inst_counter|cntr_ijg:auto_generated|safe_q[23]   ; g58_testbed:inst|g58_pulse_gen:inst8|lpm_counter:inst_counter|cntr_ijg:auto_generated|safe_q[23]   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.924      ;
; 0.638 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst12|dffs[1]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst10|dffs[1]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.924      ;
; 0.638 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst70|dffs[0]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst71|dffs[0]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.924      ;
; 0.638 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst29|dffs[5]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst30|dffs[5]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.924      ;
; 0.638 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst21|dffs[5]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst31|dffs[5]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.924      ;
; 0.639 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst10|dffs[2]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst12|dffs[2]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.925      ;
; 0.639 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst31|dffs[3]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst21|dffs[3]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.925      ;
; 0.639 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst71|dffs[4]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst70|dffs[4]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.925      ;
; 0.640 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst2|dffs[2]                                            ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst|dffs[2]                                             ; clk          ; clk         ; 0.000        ; 0.000      ; 0.926      ;
; 0.641 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst10|dffs[0]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst12|dffs[0]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.927      ;
; 0.643 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst31|dffs[2]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst21|dffs[2]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.929      ;
+-------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk'                                                                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; clk   ; Fall       ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; clk   ; Fall       ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; clk   ; Fall       ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg1  ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; clk   ; Fall       ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg1  ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; clk   ; Fall       ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg2  ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; clk   ; Fall       ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg2  ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; clk   ; Fall       ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg3  ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; clk   ; Fall       ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg3  ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; clk   ; Fall       ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg4  ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; clk   ; Fall       ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg4  ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; clk   ; Fall       ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg5  ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; clk   ; Fall       ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg5  ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; clk   ; Fall       ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a36~porta_address_reg0 ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; clk   ; Fall       ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a36~porta_address_reg0 ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; clk   ; Fall       ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a36~porta_address_reg1 ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; clk   ; Fall       ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a36~porta_address_reg1 ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; clk   ; Fall       ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a36~porta_address_reg2 ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; clk   ; Fall       ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a36~porta_address_reg2 ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; clk   ; Fall       ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a36~porta_address_reg3 ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; clk   ; Fall       ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a36~porta_address_reg3 ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; clk   ; Fall       ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a36~porta_address_reg4 ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; clk   ; Fall       ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a36~porta_address_reg4 ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; clk   ; Fall       ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a36~porta_address_reg5 ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; clk   ; Fall       ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a36~porta_address_reg5 ;
; -1.631 ; 1.000        ; 2.631          ; Port Rate        ; clk   ; Rise       ; clk                                                                                                                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|g58_dealerfsm:inst|y.B                                                                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|g58_dealerfsm:inst|y.B                                                                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|g58_dealerfsm:inst|y.C                                                                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|g58_dealerfsm:inst|y.C                                                                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|g58_dealerfsm:inst|y.D                                                                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|g58_dealerfsm:inst|y.D                                                                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_ff:inst6|dffs[0]                                                                                                                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_ff:inst6|dffs[0]                                                                                                                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_ff:inst6|dffs[1]                                                                                                                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_ff:inst6|dffs[1]                                                                                                                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_ff:inst6|dffs[2]                                                                                                                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_ff:inst6|dffs[2]                                                                                                                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_ff:inst6|dffs[3]                                                                                                                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_ff:inst6|dffs[3]                                                                                                                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_ff:inst6|dffs[4]                                                                                                                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_ff:inst6|dffs[4]                                                                                                                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[10]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[10]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[11]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[11]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[12]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[12]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[13]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[13]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[14]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[14]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[15]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[15]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[16]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[16]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[17]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[17]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[18]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[18]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[19]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[19]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[1]                                                                          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[1]                                                                          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[20]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[20]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[21]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[21]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[22]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[22]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[23]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[23]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[24]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[24]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[25]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[25]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[26]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[26]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[27]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[27]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[28]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[28]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[29]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[29]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[30]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[30]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[3]                                                                          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[3]                                                                          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[4]                                                                          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[4]                                                                          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[5]                                                                          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[5]                                                                          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[6]                                                                          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[6]                                                                          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[7]                                                                          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[7]                                                                          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[8]                                                                          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[8]                                                                          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[9]                                                                          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[9]                                                                          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; g58_testbed:inst|g58_pulse_gen:inst7|inst3                                                                                                                                  ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; deal_button  ; clk        ; 4.931 ; 4.931 ; Rise       ; clk             ;
; mode[*]      ; clk        ; 3.725 ; 3.725 ; Rise       ; clk             ;
;  mode[0]     ; clk        ; 3.565 ; 3.565 ; Rise       ; clk             ;
;  mode[1]     ; clk        ; 3.725 ; 3.725 ; Rise       ; clk             ;
; stack_button ; clk        ; 5.453 ; 5.453 ; Rise       ; clk             ;
; mode[*]      ; clk        ; 2.366 ; 2.366 ; Fall       ; clk             ;
;  mode[0]     ; clk        ; 2.287 ; 2.287 ; Fall       ; clk             ;
;  mode[1]     ; clk        ; 2.366 ; 2.366 ; Fall       ; clk             ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; deal_button  ; clk        ; -3.190 ; -3.190 ; Rise       ; clk             ;
; mode[*]      ; clk        ; -1.135 ; -1.135 ; Rise       ; clk             ;
;  mode[0]     ; clk        ; -1.135 ; -1.135 ; Rise       ; clk             ;
;  mode[1]     ; clk        ; -1.295 ; -1.295 ; Rise       ; clk             ;
; stack_button ; clk        ; -4.318 ; -4.318 ; Rise       ; clk             ;
; mode[*]      ; clk        ; -1.652 ; -1.652 ; Fall       ; clk             ;
;  mode[0]     ; clk        ; -1.652 ; -1.652 ; Fall       ; clk             ;
;  mode[1]     ; clk        ; -1.728 ; -1.728 ; Fall       ; clk             ;
+--------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Clock to Output Times                                                            ;
+--------------------+------------+--------+--------+------------+-----------------+
; Data Port          ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------------+------------+--------+--------+------------+-----------------+
; empty              ; clk        ; 9.888  ; 9.888  ; Rise       ; clk             ;
; full               ; clk        ; 10.211 ; 10.211 ; Rise       ; clk             ;
; num[*]             ; clk        ; 8.041  ; 8.041  ; Rise       ; clk             ;
;  num[0]            ; clk        ; 7.935  ; 7.935  ; Rise       ; clk             ;
;  num[1]            ; clk        ; 7.676  ; 7.676  ; Rise       ; clk             ;
;  num[2]            ; clk        ; 7.963  ; 7.963  ; Rise       ; clk             ;
;  num[3]            ; clk        ; 8.041  ; 8.041  ; Rise       ; clk             ;
;  num[4]            ; clk        ; 7.939  ; 7.939  ; Rise       ; clk             ;
;  num[5]            ; clk        ; 7.989  ; 7.989  ; Rise       ; clk             ;
; req_deal           ; clk        ; 6.564  ; 6.564  ; Rise       ; clk             ;
; segs_card_rank[*]  ; clk        ; 23.772 ; 23.772 ; Rise       ; clk             ;
;  segs_card_rank[0] ; clk        ; 23.646 ; 23.646 ; Rise       ; clk             ;
;  segs_card_rank[1] ; clk        ; 23.483 ; 23.483 ; Rise       ; clk             ;
;  segs_card_rank[2] ; clk        ; 22.889 ; 22.889 ; Rise       ; clk             ;
;  segs_card_rank[3] ; clk        ; 23.134 ; 23.134 ; Rise       ; clk             ;
;  segs_card_rank[4] ; clk        ; 23.772 ; 23.772 ; Rise       ; clk             ;
;  segs_card_rank[5] ; clk        ; 23.607 ; 23.607 ; Rise       ; clk             ;
;  segs_card_rank[6] ; clk        ; 23.216 ; 23.216 ; Rise       ; clk             ;
; segs_card_suit[*]  ; clk        ; 21.186 ; 21.186 ; Rise       ; clk             ;
;  segs_card_suit[0] ; clk        ; 21.170 ; 21.170 ; Rise       ; clk             ;
;  segs_card_suit[1] ; clk        ; 21.095 ; 21.095 ; Rise       ; clk             ;
;  segs_card_suit[2] ; clk        ; 21.156 ; 21.156 ; Rise       ; clk             ;
;  segs_card_suit[3] ; clk        ; 20.851 ; 20.851 ; Rise       ; clk             ;
;  segs_card_suit[4] ; clk        ; 20.869 ; 20.869 ; Rise       ; clk             ;
;  segs_card_suit[5] ; clk        ; 21.184 ; 21.184 ; Rise       ; clk             ;
;  segs_card_suit[6] ; clk        ; 21.186 ; 21.186 ; Rise       ; clk             ;
; value[*]           ; clk        ; 16.522 ; 16.522 ; Rise       ; clk             ;
;  value[0]          ; clk        ; 16.182 ; 16.182 ; Rise       ; clk             ;
;  value[1]          ; clk        ; 16.446 ; 16.446 ; Rise       ; clk             ;
;  value[2]          ; clk        ; 15.487 ; 15.487 ; Rise       ; clk             ;
;  value[3]          ; clk        ; 15.899 ; 15.899 ; Rise       ; clk             ;
;  value[4]          ; clk        ; 15.932 ; 15.932 ; Rise       ; clk             ;
;  value[5]          ; clk        ; 16.522 ; 16.522 ; Rise       ; clk             ;
+--------------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                    ;
+--------------------+------------+--------+--------+------------+-----------------+
; Data Port          ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------------+------------+--------+--------+------------+-----------------+
; empty              ; clk        ; 8.918  ; 8.918  ; Rise       ; clk             ;
; full               ; clk        ; 9.244  ; 9.244  ; Rise       ; clk             ;
; num[*]             ; clk        ; 7.676  ; 7.676  ; Rise       ; clk             ;
;  num[0]            ; clk        ; 7.935  ; 7.935  ; Rise       ; clk             ;
;  num[1]            ; clk        ; 7.676  ; 7.676  ; Rise       ; clk             ;
;  num[2]            ; clk        ; 7.963  ; 7.963  ; Rise       ; clk             ;
;  num[3]            ; clk        ; 8.041  ; 8.041  ; Rise       ; clk             ;
;  num[4]            ; clk        ; 7.939  ; 7.939  ; Rise       ; clk             ;
;  num[5]            ; clk        ; 7.989  ; 7.989  ; Rise       ; clk             ;
; req_deal           ; clk        ; 6.564  ; 6.564  ; Rise       ; clk             ;
; segs_card_rank[*]  ; clk        ; 12.908 ; 12.908 ; Rise       ; clk             ;
;  segs_card_rank[0] ; clk        ; 13.121 ; 13.121 ; Rise       ; clk             ;
;  segs_card_rank[1] ; clk        ; 13.165 ; 13.165 ; Rise       ; clk             ;
;  segs_card_rank[2] ; clk        ; 12.910 ; 12.910 ; Rise       ; clk             ;
;  segs_card_rank[3] ; clk        ; 12.908 ; 12.908 ; Rise       ; clk             ;
;  segs_card_rank[4] ; clk        ; 13.285 ; 13.285 ; Rise       ; clk             ;
;  segs_card_rank[5] ; clk        ; 13.502 ; 13.502 ; Rise       ; clk             ;
;  segs_card_rank[6] ; clk        ; 13.275 ; 13.275 ; Rise       ; clk             ;
; segs_card_suit[*]  ; clk        ; 11.805 ; 11.805 ; Rise       ; clk             ;
;  segs_card_suit[0] ; clk        ; 12.188 ; 12.188 ; Rise       ; clk             ;
;  segs_card_suit[1] ; clk        ; 12.127 ; 12.127 ; Rise       ; clk             ;
;  segs_card_suit[2] ; clk        ; 12.182 ; 12.182 ; Rise       ; clk             ;
;  segs_card_suit[3] ; clk        ; 11.805 ; 11.805 ; Rise       ; clk             ;
;  segs_card_suit[4] ; clk        ; 11.821 ; 11.821 ; Rise       ; clk             ;
;  segs_card_suit[5] ; clk        ; 12.213 ; 12.213 ; Rise       ; clk             ;
;  segs_card_suit[6] ; clk        ; 12.208 ; 12.208 ; Rise       ; clk             ;
; value[*]           ; clk        ; 10.102 ; 10.102 ; Rise       ; clk             ;
;  value[0]          ; clk        ; 10.471 ; 10.471 ; Rise       ; clk             ;
;  value[1]          ; clk        ; 10.102 ; 10.102 ; Rise       ; clk             ;
;  value[2]          ; clk        ; 10.487 ; 10.487 ; Rise       ; clk             ;
;  value[3]          ; clk        ; 10.471 ; 10.471 ; Rise       ; clk             ;
;  value[4]          ; clk        ; 10.397 ; 10.397 ; Rise       ; clk             ;
;  value[5]          ; clk        ; 10.111 ; 10.111 ; Rise       ; clk             ;
+--------------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------+
; Propagation Delay                                                   ;
+-----------------+-------------------+-------+-------+-------+-------+
; Input Port      ; Output Port       ; RR    ; RF    ; FR    ; FF    ;
+-----------------+-------------------+-------+-------+-------+-------+
; disp_mode_left  ; segs_card_suit[0] ; 7.053 ; 7.053 ; 7.053 ; 7.053 ;
; disp_mode_left  ; segs_card_suit[1] ; 7.011 ;       ;       ; 7.011 ;
; disp_mode_left  ; segs_card_suit[2] ; 7.044 ; 7.044 ; 7.044 ; 7.044 ;
; disp_mode_left  ; segs_card_suit[3] ; 7.229 ; 7.229 ; 7.229 ; 7.229 ;
; disp_mode_left  ; segs_card_suit[4] ; 7.243 ; 7.243 ; 7.243 ; 7.243 ;
; disp_mode_left  ; segs_card_suit[5] ;       ; 7.067 ; 7.067 ;       ;
; disp_mode_left  ; segs_card_suit[6] ;       ; 7.024 ; 7.024 ;       ;
; disp_mode_right ; segs_card_rank[0] ; 8.455 ; 8.226 ; 8.226 ; 8.455 ;
; disp_mode_right ; segs_card_rank[1] ; 8.409 ; 8.409 ; 8.409 ; 8.409 ;
; disp_mode_right ; segs_card_rank[2] ; 7.810 ; 7.810 ; 7.810 ; 7.810 ;
; disp_mode_right ; segs_card_rank[3] ; 8.054 ; 8.054 ; 8.054 ; 8.054 ;
; disp_mode_right ; segs_card_rank[4] ; 8.585 ; 8.585 ; 8.585 ; 8.585 ;
; disp_mode_right ; segs_card_rank[5] ; 8.414 ; 8.414 ; 8.414 ; 8.414 ;
; disp_mode_right ; segs_card_rank[6] ; 8.382 ; 8.382 ; 8.382 ; 8.382 ;
+-----------------+-------------------+-------+-------+-------+-------+


+---------------------------------------------------------------------+
; Minimum Propagation Delay                                           ;
+-----------------+-------------------+-------+-------+-------+-------+
; Input Port      ; Output Port       ; RR    ; RF    ; FR    ; FF    ;
+-----------------+-------------------+-------+-------+-------+-------+
; disp_mode_left  ; segs_card_suit[0] ; 7.053 ; 7.053 ; 7.053 ; 7.053 ;
; disp_mode_left  ; segs_card_suit[1] ; 7.011 ;       ;       ; 7.011 ;
; disp_mode_left  ; segs_card_suit[2] ; 7.044 ; 7.044 ; 7.044 ; 7.044 ;
; disp_mode_left  ; segs_card_suit[3] ; 7.229 ; 7.229 ; 7.229 ; 7.229 ;
; disp_mode_left  ; segs_card_suit[4] ; 7.243 ; 7.243 ; 7.243 ; 7.243 ;
; disp_mode_left  ; segs_card_suit[5] ;       ; 7.067 ; 7.067 ;       ;
; disp_mode_left  ; segs_card_suit[6] ;       ; 7.024 ; 7.024 ;       ;
; disp_mode_right ; segs_card_rank[0] ; 8.226 ; 8.226 ; 8.226 ; 8.226 ;
; disp_mode_right ; segs_card_rank[1] ; 8.409 ; 8.409 ; 8.409 ; 8.409 ;
; disp_mode_right ; segs_card_rank[2] ; 7.810 ; 7.810 ; 7.810 ; 7.810 ;
; disp_mode_right ; segs_card_rank[3] ; 7.860 ; 7.860 ; 7.860 ; 7.860 ;
; disp_mode_right ; segs_card_rank[4] ; 8.217 ; 8.217 ; 8.217 ; 8.217 ;
; disp_mode_right ; segs_card_rank[5] ; 7.208 ; 8.414 ; 8.414 ; 7.208 ;
; disp_mode_right ; segs_card_rank[6] ; 8.214 ; 8.214 ; 8.214 ; 8.214 ;
+-----------------+-------------------+-------+-------+-------+-------+


+--------------------------------+
; Fast Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clk   ; -2.428 ; -795.435      ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clk   ; 0.215 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clk   ; -1.423 ; -440.532              ;
+-------+--------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk'                                                                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                   ; To Node                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.428 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a36~porta_address_reg0 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst98|dffs[2] ; clk          ; clk         ; 0.500        ; -0.066     ; 2.894      ;
; -2.428 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a36~porta_address_reg0 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst98|dffs[3] ; clk          ; clk         ; 0.500        ; -0.066     ; 2.894      ;
; -2.428 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a36~porta_address_reg0 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst98|dffs[4] ; clk          ; clk         ; 0.500        ; -0.066     ; 2.894      ;
; -2.428 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a36~porta_address_reg0 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst98|dffs[1] ; clk          ; clk         ; 0.500        ; -0.066     ; 2.894      ;
; -2.428 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a36~porta_address_reg0 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst98|dffs[0] ; clk          ; clk         ; 0.500        ; -0.066     ; 2.894      ;
; -2.428 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a36~porta_address_reg0 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst98|dffs[5] ; clk          ; clk         ; 0.500        ; -0.066     ; 2.894      ;
; -2.428 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a36~porta_address_reg1 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst98|dffs[2] ; clk          ; clk         ; 0.500        ; -0.066     ; 2.894      ;
; -2.428 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a36~porta_address_reg2 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst98|dffs[2] ; clk          ; clk         ; 0.500        ; -0.066     ; 2.894      ;
; -2.428 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a36~porta_address_reg3 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst98|dffs[2] ; clk          ; clk         ; 0.500        ; -0.066     ; 2.894      ;
; -2.428 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a36~porta_address_reg4 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst98|dffs[2] ; clk          ; clk         ; 0.500        ; -0.066     ; 2.894      ;
; -2.428 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a36~porta_address_reg5 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst98|dffs[2] ; clk          ; clk         ; 0.500        ; -0.066     ; 2.894      ;
; -2.428 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a36~porta_address_reg1 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst98|dffs[3] ; clk          ; clk         ; 0.500        ; -0.066     ; 2.894      ;
; -2.428 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a36~porta_address_reg2 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst98|dffs[3] ; clk          ; clk         ; 0.500        ; -0.066     ; 2.894      ;
; -2.428 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a36~porta_address_reg3 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst98|dffs[3] ; clk          ; clk         ; 0.500        ; -0.066     ; 2.894      ;
; -2.428 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a36~porta_address_reg4 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst98|dffs[3] ; clk          ; clk         ; 0.500        ; -0.066     ; 2.894      ;
; -2.428 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a36~porta_address_reg5 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst98|dffs[3] ; clk          ; clk         ; 0.500        ; -0.066     ; 2.894      ;
; -2.428 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a36~porta_address_reg1 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst98|dffs[4] ; clk          ; clk         ; 0.500        ; -0.066     ; 2.894      ;
; -2.428 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a36~porta_address_reg2 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst98|dffs[4] ; clk          ; clk         ; 0.500        ; -0.066     ; 2.894      ;
; -2.428 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a36~porta_address_reg3 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst98|dffs[4] ; clk          ; clk         ; 0.500        ; -0.066     ; 2.894      ;
; -2.428 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a36~porta_address_reg4 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst98|dffs[4] ; clk          ; clk         ; 0.500        ; -0.066     ; 2.894      ;
; -2.428 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a36~porta_address_reg5 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst98|dffs[4] ; clk          ; clk         ; 0.500        ; -0.066     ; 2.894      ;
; -2.428 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a36~porta_address_reg1 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst98|dffs[1] ; clk          ; clk         ; 0.500        ; -0.066     ; 2.894      ;
; -2.428 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a36~porta_address_reg2 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst98|dffs[1] ; clk          ; clk         ; 0.500        ; -0.066     ; 2.894      ;
; -2.428 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a36~porta_address_reg3 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst98|dffs[1] ; clk          ; clk         ; 0.500        ; -0.066     ; 2.894      ;
; -2.428 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a36~porta_address_reg4 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst98|dffs[1] ; clk          ; clk         ; 0.500        ; -0.066     ; 2.894      ;
; -2.428 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a36~porta_address_reg5 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst98|dffs[1] ; clk          ; clk         ; 0.500        ; -0.066     ; 2.894      ;
; -2.428 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a36~porta_address_reg1 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst98|dffs[0] ; clk          ; clk         ; 0.500        ; -0.066     ; 2.894      ;
; -2.428 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a36~porta_address_reg2 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst98|dffs[0] ; clk          ; clk         ; 0.500        ; -0.066     ; 2.894      ;
; -2.428 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a36~porta_address_reg3 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst98|dffs[0] ; clk          ; clk         ; 0.500        ; -0.066     ; 2.894      ;
; -2.428 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a36~porta_address_reg4 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst98|dffs[0] ; clk          ; clk         ; 0.500        ; -0.066     ; 2.894      ;
; -2.428 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a36~porta_address_reg5 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst98|dffs[0] ; clk          ; clk         ; 0.500        ; -0.066     ; 2.894      ;
; -2.428 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a36~porta_address_reg1 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst98|dffs[5] ; clk          ; clk         ; 0.500        ; -0.066     ; 2.894      ;
; -2.428 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a36~porta_address_reg2 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst98|dffs[5] ; clk          ; clk         ; 0.500        ; -0.066     ; 2.894      ;
; -2.428 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a36~porta_address_reg3 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst98|dffs[5] ; clk          ; clk         ; 0.500        ; -0.066     ; 2.894      ;
; -2.428 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a36~porta_address_reg4 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst98|dffs[5] ; clk          ; clk         ; 0.500        ; -0.066     ; 2.894      ;
; -2.428 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a36~porta_address_reg5 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst98|dffs[5] ; clk          ; clk         ; 0.500        ; -0.066     ; 2.894      ;
; -2.411 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg0  ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst55|dffs[2] ; clk          ; clk         ; 0.500        ; -0.067     ; 2.876      ;
; -2.411 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg0  ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst55|dffs[3] ; clk          ; clk         ; 0.500        ; -0.067     ; 2.876      ;
; -2.411 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg0  ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst55|dffs[4] ; clk          ; clk         ; 0.500        ; -0.067     ; 2.876      ;
; -2.411 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg0  ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst55|dffs[1] ; clk          ; clk         ; 0.500        ; -0.067     ; 2.876      ;
; -2.411 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg0  ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst55|dffs[0] ; clk          ; clk         ; 0.500        ; -0.067     ; 2.876      ;
; -2.411 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg0  ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst55|dffs[5] ; clk          ; clk         ; 0.500        ; -0.067     ; 2.876      ;
; -2.411 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg1  ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst55|dffs[2] ; clk          ; clk         ; 0.500        ; -0.067     ; 2.876      ;
; -2.411 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg2  ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst55|dffs[2] ; clk          ; clk         ; 0.500        ; -0.067     ; 2.876      ;
; -2.411 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg3  ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst55|dffs[2] ; clk          ; clk         ; 0.500        ; -0.067     ; 2.876      ;
; -2.411 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg4  ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst55|dffs[2] ; clk          ; clk         ; 0.500        ; -0.067     ; 2.876      ;
; -2.411 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg5  ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst55|dffs[2] ; clk          ; clk         ; 0.500        ; -0.067     ; 2.876      ;
; -2.411 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg1  ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst55|dffs[3] ; clk          ; clk         ; 0.500        ; -0.067     ; 2.876      ;
; -2.411 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg2  ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst55|dffs[3] ; clk          ; clk         ; 0.500        ; -0.067     ; 2.876      ;
; -2.411 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg3  ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst55|dffs[3] ; clk          ; clk         ; 0.500        ; -0.067     ; 2.876      ;
; -2.411 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg4  ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst55|dffs[3] ; clk          ; clk         ; 0.500        ; -0.067     ; 2.876      ;
; -2.411 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg5  ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst55|dffs[3] ; clk          ; clk         ; 0.500        ; -0.067     ; 2.876      ;
; -2.411 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg1  ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst55|dffs[4] ; clk          ; clk         ; 0.500        ; -0.067     ; 2.876      ;
; -2.411 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg2  ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst55|dffs[4] ; clk          ; clk         ; 0.500        ; -0.067     ; 2.876      ;
; -2.411 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg3  ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst55|dffs[4] ; clk          ; clk         ; 0.500        ; -0.067     ; 2.876      ;
; -2.411 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg4  ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst55|dffs[4] ; clk          ; clk         ; 0.500        ; -0.067     ; 2.876      ;
; -2.411 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg5  ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst55|dffs[4] ; clk          ; clk         ; 0.500        ; -0.067     ; 2.876      ;
; -2.411 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg1  ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst55|dffs[1] ; clk          ; clk         ; 0.500        ; -0.067     ; 2.876      ;
; -2.411 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg2  ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst55|dffs[1] ; clk          ; clk         ; 0.500        ; -0.067     ; 2.876      ;
; -2.411 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg3  ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst55|dffs[1] ; clk          ; clk         ; 0.500        ; -0.067     ; 2.876      ;
; -2.411 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg4  ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst55|dffs[1] ; clk          ; clk         ; 0.500        ; -0.067     ; 2.876      ;
; -2.411 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg5  ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst55|dffs[1] ; clk          ; clk         ; 0.500        ; -0.067     ; 2.876      ;
; -2.411 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg1  ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst55|dffs[0] ; clk          ; clk         ; 0.500        ; -0.067     ; 2.876      ;
; -2.411 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg2  ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst55|dffs[0] ; clk          ; clk         ; 0.500        ; -0.067     ; 2.876      ;
; -2.411 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg3  ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst55|dffs[0] ; clk          ; clk         ; 0.500        ; -0.067     ; 2.876      ;
; -2.411 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg4  ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst55|dffs[0] ; clk          ; clk         ; 0.500        ; -0.067     ; 2.876      ;
; -2.411 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg5  ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst55|dffs[0] ; clk          ; clk         ; 0.500        ; -0.067     ; 2.876      ;
; -2.411 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg1  ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst55|dffs[5] ; clk          ; clk         ; 0.500        ; -0.067     ; 2.876      ;
; -2.411 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg2  ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst55|dffs[5] ; clk          ; clk         ; 0.500        ; -0.067     ; 2.876      ;
; -2.411 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg3  ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst55|dffs[5] ; clk          ; clk         ; 0.500        ; -0.067     ; 2.876      ;
; -2.411 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg4  ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst55|dffs[5] ; clk          ; clk         ; 0.500        ; -0.067     ; 2.876      ;
; -2.411 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg5  ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst55|dffs[5] ; clk          ; clk         ; 0.500        ; -0.067     ; 2.876      ;
; -2.405 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg0  ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst49|dffs[2] ; clk          ; clk         ; 0.500        ; -0.074     ; 2.863      ;
; -2.405 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg0  ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst49|dffs[3] ; clk          ; clk         ; 0.500        ; -0.074     ; 2.863      ;
; -2.405 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg0  ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst49|dffs[4] ; clk          ; clk         ; 0.500        ; -0.074     ; 2.863      ;
; -2.405 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg0  ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst49|dffs[1] ; clk          ; clk         ; 0.500        ; -0.074     ; 2.863      ;
; -2.405 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg0  ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst49|dffs[0] ; clk          ; clk         ; 0.500        ; -0.074     ; 2.863      ;
; -2.405 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg0  ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst49|dffs[5] ; clk          ; clk         ; 0.500        ; -0.074     ; 2.863      ;
; -2.405 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg1  ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst49|dffs[2] ; clk          ; clk         ; 0.500        ; -0.074     ; 2.863      ;
; -2.405 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg2  ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst49|dffs[2] ; clk          ; clk         ; 0.500        ; -0.074     ; 2.863      ;
; -2.405 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg3  ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst49|dffs[2] ; clk          ; clk         ; 0.500        ; -0.074     ; 2.863      ;
; -2.405 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg4  ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst49|dffs[2] ; clk          ; clk         ; 0.500        ; -0.074     ; 2.863      ;
; -2.405 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg5  ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst49|dffs[2] ; clk          ; clk         ; 0.500        ; -0.074     ; 2.863      ;
; -2.405 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg1  ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst49|dffs[3] ; clk          ; clk         ; 0.500        ; -0.074     ; 2.863      ;
; -2.405 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg2  ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst49|dffs[3] ; clk          ; clk         ; 0.500        ; -0.074     ; 2.863      ;
; -2.405 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg3  ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst49|dffs[3] ; clk          ; clk         ; 0.500        ; -0.074     ; 2.863      ;
; -2.405 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg4  ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst49|dffs[3] ; clk          ; clk         ; 0.500        ; -0.074     ; 2.863      ;
; -2.405 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg5  ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst49|dffs[3] ; clk          ; clk         ; 0.500        ; -0.074     ; 2.863      ;
; -2.405 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg1  ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst49|dffs[4] ; clk          ; clk         ; 0.500        ; -0.074     ; 2.863      ;
; -2.405 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg2  ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst49|dffs[4] ; clk          ; clk         ; 0.500        ; -0.074     ; 2.863      ;
; -2.405 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg3  ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst49|dffs[4] ; clk          ; clk         ; 0.500        ; -0.074     ; 2.863      ;
; -2.405 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg4  ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst49|dffs[4] ; clk          ; clk         ; 0.500        ; -0.074     ; 2.863      ;
; -2.405 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg5  ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst49|dffs[4] ; clk          ; clk         ; 0.500        ; -0.074     ; 2.863      ;
; -2.405 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg1  ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst49|dffs[1] ; clk          ; clk         ; 0.500        ; -0.074     ; 2.863      ;
; -2.405 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg2  ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst49|dffs[1] ; clk          ; clk         ; 0.500        ; -0.074     ; 2.863      ;
; -2.405 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg3  ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst49|dffs[1] ; clk          ; clk         ; 0.500        ; -0.074     ; 2.863      ;
; -2.405 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg4  ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst49|dffs[1] ; clk          ; clk         ; 0.500        ; -0.074     ; 2.863      ;
; -2.405 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg5  ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst49|dffs[1] ; clk          ; clk         ; 0.500        ; -0.074     ; 2.863      ;
; -2.405 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg1  ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst49|dffs[0] ; clk          ; clk         ; 0.500        ; -0.074     ; 2.863      ;
; -2.405 ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg2  ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst49|dffs[0] ; clk          ; clk         ; 0.500        ; -0.074     ; 2.863      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk'                                                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                          ; To Node                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[1] ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[1] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; g58_testbed:inst|g58_dealer_rng:inst|g58_dealerfsm:inst|y.C                                        ; g58_testbed:inst|g58_dealer_rng:inst|g58_dealerfsm:inst|y.C                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.237 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst111|dffs[4]                                          ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst110|dffs[4]                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.389      ;
; 0.238 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst55|dffs[3]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst54|dffs[3]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst33|dffs[5]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst32|dffs[5]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst14|dffs[4]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst12|dffs[4]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst74|dffs[1]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst75|dffs[1]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst99|dffs[5]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst98|dffs[5]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst38|dffs[2]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst39|dffs[2]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst50|dffs[3]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst51|dffs[3]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst53|dffs[4]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst52|dffs[4]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst41|dffs[4]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst49|dffs[4]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst32|dffs[4]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst33|dffs[4]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst33|dffs[4]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst32|dffs[4]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst92|dffs[1]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst93|dffs[1]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst81|dffs[1]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst89|dffs[1]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst33|dffs[0]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst32|dffs[0]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst74|dffs[5]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst75|dffs[5]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst95|dffs[2]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst94|dffs[2]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst98|dffs[3]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst99|dffs[3]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst70|dffs[3]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst71|dffs[3]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst94|dffs[4]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst95|dffs[4]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst92|dffs[4]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst93|dffs[4]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst72|dffs[4]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst73|dffs[4]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst2|dffs[4]                                            ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst|dffs[4]                                             ; clk          ; clk         ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst|dffs[4]                                             ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst2|dffs[4]                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst55|dffs[1]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst54|dffs[1]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst92|dffs[0]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst93|dffs[0]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst38|dffs[0]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst39|dffs[0]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst92|dffs[5]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst93|dffs[5]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst38|dffs[5]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst39|dffs[5]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst93|dffs[3]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst92|dffs[3]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst50|dffs[4]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst51|dffs[4]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst73|dffs[1]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst72|dffs[1]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst30|dffs[1]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst29|dffs[1]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst72|dffs[0]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst73|dffs[0]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst98|dffs[5]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst99|dffs[5]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst73|dffs[5]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst72|dffs[5]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst54|dffs[5]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst55|dffs[5]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst58|dffs[2]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst59|dffs[2]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst72|dffs[3]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst73|dffs[3]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst59|dffs[3]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst58|dffs[3]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst54|dffs[3]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst55|dffs[3]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst34|dffs[3]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst35|dffs[3]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst78|dffs[4]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst79|dffs[4]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst38|dffs[4]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst39|dffs[4]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst90|dffs[1]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst91|dffs[1]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst91|dffs[1]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst90|dffs[1]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst70|dffs[1]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst71|dffs[1]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst50|dffs[1]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst51|dffs[1]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst38|dffs[1]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst39|dffs[1]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst59|dffs[0]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst58|dffs[0]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst29|dffs[0]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst30|dffs[0]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst30|dffs[0]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst29|dffs[0]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst95|dffs[5]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst94|dffs[5]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst91|dffs[5]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst90|dffs[5]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst50|dffs[5]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst51|dffs[5]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst34|dffs[5]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst35|dffs[5]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst75|dffs[2]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst74|dffs[2]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst81|dffs[3]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst89|dffs[3]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst19|dffs[3]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst18|dffs[3]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst54|dffs[4]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst55|dffs[4]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst51|dffs[4]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst50|dffs[4]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst79|dffs[1]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst78|dffs[1]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.396      ;
; 0.245 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst70|dffs[2]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst71|dffs[2]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst50|dffs[2]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst51|dffs[2]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst39|dffs[2]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst38|dffs[2]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst|dffs[2]                                             ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst2|dffs[2]                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst|dffs[3]                                             ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst2|dffs[3]                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst91|dffs[3]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst90|dffs[3]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst89|dffs[1]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst81|dffs[1]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst31|dffs[1]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst21|dffs[1]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst|dffs[0]                                             ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst2|dffs[0]                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst78|dffs[0]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst79|dffs[0]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst90|dffs[5]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst91|dffs[5]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst78|dffs[5]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst79|dffs[5]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst75|dffs[5]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst74|dffs[5]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst70|dffs[5]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst71|dffs[5]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst31|dffs[5]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst21|dffs[5]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst|dffs[5]                                             ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst2|dffs[5]                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.397      ;
; 0.246 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst51|dffs[2]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst50|dffs[2]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.398      ;
; 0.246 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst49|dffs[2]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst41|dffs[2]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.398      ;
; 0.246 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst54|dffs[1]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst55|dffs[1]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.398      ;
; 0.246 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst54|dffs[0]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst55|dffs[0]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.398      ;
; 0.246 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst94|dffs[5]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst95|dffs[5]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.398      ;
; 0.247 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst12|dffs[2]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst10|dffs[2]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.399      ;
; 0.247 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst59|dffs[5]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst58|dffs[5]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.399      ;
; 0.248 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst94|dffs[3]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst95|dffs[3]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.400      ;
; 0.248 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst12|dffs[1]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst10|dffs[1]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.400      ;
; 0.248 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst29|dffs[5]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst30|dffs[5]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.400      ;
; 0.248 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst21|dffs[5]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst31|dffs[5]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.400      ;
; 0.249 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst10|dffs[2]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst12|dffs[2]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.401      ;
; 0.249 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst31|dffs[3]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst21|dffs[3]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.401      ;
; 0.250 ; g58_testbed:inst|g58_pulse_gen:inst8|lpm_counter:inst_counter|cntr_ijg:auto_generated|safe_q[23]   ; g58_testbed:inst|g58_pulse_gen:inst8|lpm_counter:inst_counter|cntr_ijg:auto_generated|safe_q[23]   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.402      ;
; 0.250 ; g58_testbed:inst|g58_pulse_gen:inst7|lpm_counter:inst_counter|cntr_ijg:auto_generated|safe_q[23]   ; g58_testbed:inst|g58_pulse_gen:inst7|lpm_counter:inst_counter|cntr_ijg:auto_generated|safe_q[23]   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.402      ;
; 0.250 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst2|dffs[2]                                            ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst|dffs[2]                                             ; clk          ; clk         ; 0.000        ; 0.000      ; 0.402      ;
; 0.250 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst71|dffs[4]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst70|dffs[4]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.402      ;
; 0.250 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst70|dffs[0]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst71|dffs[0]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.402      ;
; 0.251 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst31|dffs[2]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst21|dffs[2]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.403      ;
; 0.251 ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst21|dffs[4]                                           ; g58_testbed:inst|g58_stack52:inst1|lpm_ff:inst31|dffs[4]                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.403      ;
+-------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk'                                                                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Fall       ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Fall       ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Fall       ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Fall       ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Fall       ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Fall       ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Fall       ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Fall       ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Fall       ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Fall       ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Fall       ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Fall       ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a0~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Fall       ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a36~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Fall       ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a36~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Fall       ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a36~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Fall       ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a36~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Fall       ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a36~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Fall       ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a36~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Fall       ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a36~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Fall       ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a36~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Fall       ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a36~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Fall       ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a36~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Fall       ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a36~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Fall       ; g58_testbed:inst|g58_stack52:inst1|g58_pop_enable:inst102|lpm_rom:rom_table|altrom:srom|altsyncram:rom_block|altsyncram_6qv:auto_generated|ram_block1a36~porta_address_reg5 ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clk   ; Rise       ; clk                                                                                                                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|g58_dealerfsm:inst|y.B                                                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|g58_dealerfsm:inst|y.B                                                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|g58_dealerfsm:inst|y.C                                                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|g58_dealerfsm:inst|y.C                                                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|g58_dealerfsm:inst|y.D                                                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|g58_dealerfsm:inst|y.D                                                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_ff:inst6|dffs[0]                                                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_ff:inst6|dffs[0]                                                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_ff:inst6|dffs[1]                                                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_ff:inst6|dffs[1]                                                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_ff:inst6|dffs[2]                                                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_ff:inst6|dffs[2]                                                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_ff:inst6|dffs[3]                                                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_ff:inst6|dffs[3]                                                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_ff:inst6|dffs[4]                                                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_ff:inst6|dffs[4]                                                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[10]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[10]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[11]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[11]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[12]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[12]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[13]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[13]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[14]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[14]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[15]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[15]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[16]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[16]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[17]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[17]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[18]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[18]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[19]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[19]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[1]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[1]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[20]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[20]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[21]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[21]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[22]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[22]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[23]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[23]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[24]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[24]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[25]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[25]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[26]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[26]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[27]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[27]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[28]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[28]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[29]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[29]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[30]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[30]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[3]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[3]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[4]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[4]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[5]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[5]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[6]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[6]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[7]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[7]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[8]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[8]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[9]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; g58_testbed:inst|g58_dealer_rng:inst|lpm_mux:inst1|mux_1me:auto_generated|external_latency_ffsa[9]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; g58_testbed:inst|g58_pulse_gen:inst7|inst3                                                                                                                                  ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; deal_button  ; clk        ; 2.250 ; 2.250 ; Rise       ; clk             ;
; mode[*]      ; clk        ; 1.072 ; 1.072 ; Rise       ; clk             ;
;  mode[0]     ; clk        ; 1.008 ; 1.008 ; Rise       ; clk             ;
;  mode[1]     ; clk        ; 1.072 ; 1.072 ; Rise       ; clk             ;
; stack_button ; clk        ; 2.497 ; 2.497 ; Rise       ; clk             ;
; mode[*]      ; clk        ; 0.402 ; 0.402 ; Fall       ; clk             ;
;  mode[0]     ; clk        ; 0.344 ; 0.344 ; Fall       ; clk             ;
;  mode[1]     ; clk        ; 0.402 ; 0.402 ; Fall       ; clk             ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; deal_button  ; clk        ; -1.470 ; -1.470 ; Rise       ; clk             ;
; mode[*]      ; clk        ; 0.046  ; 0.046  ; Rise       ; clk             ;
;  mode[0]     ; clk        ; 0.046  ; 0.046  ; Rise       ; clk             ;
;  mode[1]     ; clk        ; -0.018 ; -0.018 ; Rise       ; clk             ;
; stack_button ; clk        ; -1.960 ; -1.960 ; Rise       ; clk             ;
; mode[*]      ; clk        ; -0.063 ; -0.063 ; Fall       ; clk             ;
;  mode[0]     ; clk        ; -0.063 ; -0.063 ; Fall       ; clk             ;
;  mode[1]     ; clk        ; -0.121 ; -0.121 ; Fall       ; clk             ;
+--------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Clock to Output Times                                                          ;
+--------------------+------------+-------+-------+------------+-----------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------------+------------+-------+-------+------------+-----------------+
; empty              ; clk        ; 4.871 ; 4.871 ; Rise       ; clk             ;
; full               ; clk        ; 4.973 ; 4.973 ; Rise       ; clk             ;
; num[*]             ; clk        ; 4.190 ; 4.190 ; Rise       ; clk             ;
;  num[0]            ; clk        ; 4.093 ; 4.093 ; Rise       ; clk             ;
;  num[1]            ; clk        ; 4.056 ; 4.056 ; Rise       ; clk             ;
;  num[2]            ; clk        ; 4.105 ; 4.105 ; Rise       ; clk             ;
;  num[3]            ; clk        ; 4.172 ; 4.172 ; Rise       ; clk             ;
;  num[4]            ; clk        ; 4.190 ; 4.190 ; Rise       ; clk             ;
;  num[5]            ; clk        ; 4.140 ; 4.140 ; Rise       ; clk             ;
; req_deal           ; clk        ; 3.601 ; 3.601 ; Rise       ; clk             ;
; segs_card_rank[*]  ; clk        ; 9.952 ; 9.952 ; Rise       ; clk             ;
;  segs_card_rank[0] ; clk        ; 9.859 ; 9.859 ; Rise       ; clk             ;
;  segs_card_rank[1] ; clk        ; 9.833 ; 9.833 ; Rise       ; clk             ;
;  segs_card_rank[2] ; clk        ; 9.634 ; 9.634 ; Rise       ; clk             ;
;  segs_card_rank[3] ; clk        ; 9.710 ; 9.710 ; Rise       ; clk             ;
;  segs_card_rank[4] ; clk        ; 9.952 ; 9.952 ; Rise       ; clk             ;
;  segs_card_rank[5] ; clk        ; 9.876 ; 9.876 ; Rise       ; clk             ;
;  segs_card_rank[6] ; clk        ; 9.767 ; 9.767 ; Rise       ; clk             ;
; segs_card_suit[*]  ; clk        ; 9.085 ; 9.085 ; Rise       ; clk             ;
;  segs_card_suit[0] ; clk        ; 9.067 ; 9.067 ; Rise       ; clk             ;
;  segs_card_suit[1] ; clk        ; 9.029 ; 9.029 ; Rise       ; clk             ;
;  segs_card_suit[2] ; clk        ; 9.051 ; 9.051 ; Rise       ; clk             ;
;  segs_card_suit[3] ; clk        ; 8.929 ; 8.929 ; Rise       ; clk             ;
;  segs_card_suit[4] ; clk        ; 8.936 ; 8.936 ; Rise       ; clk             ;
;  segs_card_suit[5] ; clk        ; 9.083 ; 9.083 ; Rise       ; clk             ;
;  segs_card_suit[6] ; clk        ; 9.085 ; 9.085 ; Rise       ; clk             ;
; value[*]           ; clk        ; 7.419 ; 7.419 ; Rise       ; clk             ;
;  value[0]          ; clk        ; 7.162 ; 7.162 ; Rise       ; clk             ;
;  value[1]          ; clk        ; 7.330 ; 7.330 ; Rise       ; clk             ;
;  value[2]          ; clk        ; 6.994 ; 6.994 ; Rise       ; clk             ;
;  value[3]          ; clk        ; 7.133 ; 7.133 ; Rise       ; clk             ;
;  value[4]          ; clk        ; 7.174 ; 7.174 ; Rise       ; clk             ;
;  value[5]          ; clk        ; 7.419 ; 7.419 ; Rise       ; clk             ;
+--------------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                  ;
+--------------------+------------+-------+-------+------------+-----------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------------+------------+-------+-------+------------+-----------------+
; empty              ; clk        ; 4.529 ; 4.529 ; Rise       ; clk             ;
; full               ; clk        ; 4.648 ; 4.648 ; Rise       ; clk             ;
; num[*]             ; clk        ; 4.056 ; 4.056 ; Rise       ; clk             ;
;  num[0]            ; clk        ; 4.093 ; 4.093 ; Rise       ; clk             ;
;  num[1]            ; clk        ; 4.056 ; 4.056 ; Rise       ; clk             ;
;  num[2]            ; clk        ; 4.105 ; 4.105 ; Rise       ; clk             ;
;  num[3]            ; clk        ; 4.172 ; 4.172 ; Rise       ; clk             ;
;  num[4]            ; clk        ; 4.190 ; 4.190 ; Rise       ; clk             ;
;  num[5]            ; clk        ; 4.140 ; 4.140 ; Rise       ; clk             ;
; req_deal           ; clk        ; 3.601 ; 3.601 ; Rise       ; clk             ;
; segs_card_rank[*]  ; clk        ; 5.968 ; 5.968 ; Rise       ; clk             ;
;  segs_card_rank[0] ; clk        ; 5.998 ; 5.998 ; Rise       ; clk             ;
;  segs_card_rank[1] ; clk        ; 6.082 ; 6.082 ; Rise       ; clk             ;
;  segs_card_rank[2] ; clk        ; 5.972 ; 5.972 ; Rise       ; clk             ;
;  segs_card_rank[3] ; clk        ; 5.968 ; 5.968 ; Rise       ; clk             ;
;  segs_card_rank[4] ; clk        ; 6.094 ; 6.094 ; Rise       ; clk             ;
;  segs_card_rank[5] ; clk        ; 6.212 ; 6.212 ; Rise       ; clk             ;
;  segs_card_rank[6] ; clk        ; 6.088 ; 6.088 ; Rise       ; clk             ;
; segs_card_suit[*]  ; clk        ; 5.596 ; 5.596 ; Rise       ; clk             ;
;  segs_card_suit[0] ; clk        ; 5.729 ; 5.729 ; Rise       ; clk             ;
;  segs_card_suit[1] ; clk        ; 5.708 ; 5.708 ; Rise       ; clk             ;
;  segs_card_suit[2] ; clk        ; 5.717 ; 5.717 ; Rise       ; clk             ;
;  segs_card_suit[3] ; clk        ; 5.596 ; 5.596 ; Rise       ; clk             ;
;  segs_card_suit[4] ; clk        ; 5.607 ; 5.607 ; Rise       ; clk             ;
;  segs_card_suit[5] ; clk        ; 5.753 ; 5.753 ; Rise       ; clk             ;
;  segs_card_suit[6] ; clk        ; 5.748 ; 5.748 ; Rise       ; clk             ;
; value[*]           ; clk        ; 4.927 ; 4.927 ; Rise       ; clk             ;
;  value[0]          ; clk        ; 5.075 ; 5.075 ; Rise       ; clk             ;
;  value[1]          ; clk        ; 4.927 ; 4.927 ; Rise       ; clk             ;
;  value[2]          ; clk        ; 5.098 ; 5.098 ; Rise       ; clk             ;
;  value[3]          ; clk        ; 5.077 ; 5.077 ; Rise       ; clk             ;
;  value[4]          ; clk        ; 5.151 ; 5.151 ; Rise       ; clk             ;
;  value[5]          ; clk        ; 5.009 ; 5.009 ; Rise       ; clk             ;
+--------------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------+
; Propagation Delay                                                   ;
+-----------------+-------------------+-------+-------+-------+-------+
; Input Port      ; Output Port       ; RR    ; RF    ; FR    ; FF    ;
+-----------------+-------------------+-------+-------+-------+-------+
; disp_mode_left  ; segs_card_suit[0] ; 3.251 ; 3.251 ; 3.251 ; 3.251 ;
; disp_mode_left  ; segs_card_suit[1] ; 3.236 ;       ;       ; 3.236 ;
; disp_mode_left  ; segs_card_suit[2] ; 3.234 ; 3.234 ; 3.234 ; 3.234 ;
; disp_mode_left  ; segs_card_suit[3] ; 3.283 ; 3.283 ; 3.283 ; 3.283 ;
; disp_mode_left  ; segs_card_suit[4] ; 3.292 ; 3.292 ; 3.292 ; 3.292 ;
; disp_mode_left  ; segs_card_suit[5] ;       ; 3.266 ; 3.266 ;       ;
; disp_mode_left  ; segs_card_suit[6] ;       ; 3.267 ; 3.267 ;       ;
; disp_mode_right ; segs_card_rank[0] ; 3.782 ; 3.710 ; 3.710 ; 3.782 ;
; disp_mode_right ; segs_card_rank[1] ; 3.790 ; 3.790 ; 3.790 ; 3.790 ;
; disp_mode_right ; segs_card_rank[2] ; 3.582 ; 3.582 ; 3.582 ; 3.582 ;
; disp_mode_right ; segs_card_rank[3] ; 3.657 ; 3.657 ; 3.657 ; 3.657 ;
; disp_mode_right ; segs_card_rank[4] ; 3.879 ; 3.879 ; 3.879 ; 3.879 ;
; disp_mode_right ; segs_card_rank[5] ; 3.796 ; 3.796 ; 3.796 ; 3.796 ;
; disp_mode_right ; segs_card_rank[6] ; 3.786 ; 3.786 ; 3.786 ; 3.786 ;
+-----------------+-------------------+-------+-------+-------+-------+


+---------------------------------------------------------------------+
; Minimum Propagation Delay                                           ;
+-----------------+-------------------+-------+-------+-------+-------+
; Input Port      ; Output Port       ; RR    ; RF    ; FR    ; FF    ;
+-----------------+-------------------+-------+-------+-------+-------+
; disp_mode_left  ; segs_card_suit[0] ; 3.251 ; 3.251 ; 3.251 ; 3.251 ;
; disp_mode_left  ; segs_card_suit[1] ; 3.236 ;       ;       ; 3.236 ;
; disp_mode_left  ; segs_card_suit[2] ; 3.234 ; 3.234 ; 3.234 ; 3.234 ;
; disp_mode_left  ; segs_card_suit[3] ; 3.283 ; 3.283 ; 3.283 ; 3.283 ;
; disp_mode_left  ; segs_card_suit[4] ; 3.292 ; 3.292 ; 3.292 ; 3.292 ;
; disp_mode_left  ; segs_card_suit[5] ;       ; 3.266 ; 3.266 ;       ;
; disp_mode_left  ; segs_card_suit[6] ;       ; 3.267 ; 3.267 ;       ;
; disp_mode_right ; segs_card_rank[0] ; 3.710 ; 3.710 ; 3.710 ; 3.710 ;
; disp_mode_right ; segs_card_rank[1] ; 3.790 ; 3.790 ; 3.790 ; 3.790 ;
; disp_mode_right ; segs_card_rank[2] ; 3.582 ; 3.582 ; 3.582 ; 3.582 ;
; disp_mode_right ; segs_card_rank[3] ; 3.580 ; 3.580 ; 3.580 ; 3.580 ;
; disp_mode_right ; segs_card_rank[4] ; 3.718 ; 3.718 ; 3.718 ; 3.718 ;
; disp_mode_right ; segs_card_rank[5] ; 3.374 ; 3.796 ; 3.796 ; 3.374 ;
; disp_mode_right ; segs_card_rank[6] ; 3.720 ; 3.720 ; 3.720 ; 3.720 ;
+-----------------+-------------------+-------+-------+-------+-------+


+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+-----------+-------+----------+---------+---------------------+
; Clock            ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -6.324    ; 0.215 ; N/A      ; N/A     ; -1.814              ;
;  clk             ; -6.324    ; 0.215 ; N/A      ; N/A     ; -1.814              ;
; Design-wide TNS  ; -1850.871 ; 0.0   ; 0.0      ; 0.0     ; -540.077            ;
;  clk             ; -1850.871 ; 0.000 ; N/A      ; N/A     ; -540.077            ;
+------------------+-----------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; deal_button  ; clk        ; 4.931 ; 4.931 ; Rise       ; clk             ;
; mode[*]      ; clk        ; 3.725 ; 3.725 ; Rise       ; clk             ;
;  mode[0]     ; clk        ; 3.565 ; 3.565 ; Rise       ; clk             ;
;  mode[1]     ; clk        ; 3.725 ; 3.725 ; Rise       ; clk             ;
; stack_button ; clk        ; 5.453 ; 5.453 ; Rise       ; clk             ;
; mode[*]      ; clk        ; 2.366 ; 2.366 ; Fall       ; clk             ;
;  mode[0]     ; clk        ; 2.287 ; 2.287 ; Fall       ; clk             ;
;  mode[1]     ; clk        ; 2.366 ; 2.366 ; Fall       ; clk             ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; deal_button  ; clk        ; -1.470 ; -1.470 ; Rise       ; clk             ;
; mode[*]      ; clk        ; 0.046  ; 0.046  ; Rise       ; clk             ;
;  mode[0]     ; clk        ; 0.046  ; 0.046  ; Rise       ; clk             ;
;  mode[1]     ; clk        ; -0.018 ; -0.018 ; Rise       ; clk             ;
; stack_button ; clk        ; -1.960 ; -1.960 ; Rise       ; clk             ;
; mode[*]      ; clk        ; -0.063 ; -0.063 ; Fall       ; clk             ;
;  mode[0]     ; clk        ; -0.063 ; -0.063 ; Fall       ; clk             ;
;  mode[1]     ; clk        ; -0.121 ; -0.121 ; Fall       ; clk             ;
+--------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Clock to Output Times                                                            ;
+--------------------+------------+--------+--------+------------+-----------------+
; Data Port          ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------------+------------+--------+--------+------------+-----------------+
; empty              ; clk        ; 9.888  ; 9.888  ; Rise       ; clk             ;
; full               ; clk        ; 10.211 ; 10.211 ; Rise       ; clk             ;
; num[*]             ; clk        ; 8.041  ; 8.041  ; Rise       ; clk             ;
;  num[0]            ; clk        ; 7.935  ; 7.935  ; Rise       ; clk             ;
;  num[1]            ; clk        ; 7.676  ; 7.676  ; Rise       ; clk             ;
;  num[2]            ; clk        ; 7.963  ; 7.963  ; Rise       ; clk             ;
;  num[3]            ; clk        ; 8.041  ; 8.041  ; Rise       ; clk             ;
;  num[4]            ; clk        ; 7.939  ; 7.939  ; Rise       ; clk             ;
;  num[5]            ; clk        ; 7.989  ; 7.989  ; Rise       ; clk             ;
; req_deal           ; clk        ; 6.564  ; 6.564  ; Rise       ; clk             ;
; segs_card_rank[*]  ; clk        ; 23.772 ; 23.772 ; Rise       ; clk             ;
;  segs_card_rank[0] ; clk        ; 23.646 ; 23.646 ; Rise       ; clk             ;
;  segs_card_rank[1] ; clk        ; 23.483 ; 23.483 ; Rise       ; clk             ;
;  segs_card_rank[2] ; clk        ; 22.889 ; 22.889 ; Rise       ; clk             ;
;  segs_card_rank[3] ; clk        ; 23.134 ; 23.134 ; Rise       ; clk             ;
;  segs_card_rank[4] ; clk        ; 23.772 ; 23.772 ; Rise       ; clk             ;
;  segs_card_rank[5] ; clk        ; 23.607 ; 23.607 ; Rise       ; clk             ;
;  segs_card_rank[6] ; clk        ; 23.216 ; 23.216 ; Rise       ; clk             ;
; segs_card_suit[*]  ; clk        ; 21.186 ; 21.186 ; Rise       ; clk             ;
;  segs_card_suit[0] ; clk        ; 21.170 ; 21.170 ; Rise       ; clk             ;
;  segs_card_suit[1] ; clk        ; 21.095 ; 21.095 ; Rise       ; clk             ;
;  segs_card_suit[2] ; clk        ; 21.156 ; 21.156 ; Rise       ; clk             ;
;  segs_card_suit[3] ; clk        ; 20.851 ; 20.851 ; Rise       ; clk             ;
;  segs_card_suit[4] ; clk        ; 20.869 ; 20.869 ; Rise       ; clk             ;
;  segs_card_suit[5] ; clk        ; 21.184 ; 21.184 ; Rise       ; clk             ;
;  segs_card_suit[6] ; clk        ; 21.186 ; 21.186 ; Rise       ; clk             ;
; value[*]           ; clk        ; 16.522 ; 16.522 ; Rise       ; clk             ;
;  value[0]          ; clk        ; 16.182 ; 16.182 ; Rise       ; clk             ;
;  value[1]          ; clk        ; 16.446 ; 16.446 ; Rise       ; clk             ;
;  value[2]          ; clk        ; 15.487 ; 15.487 ; Rise       ; clk             ;
;  value[3]          ; clk        ; 15.899 ; 15.899 ; Rise       ; clk             ;
;  value[4]          ; clk        ; 15.932 ; 15.932 ; Rise       ; clk             ;
;  value[5]          ; clk        ; 16.522 ; 16.522 ; Rise       ; clk             ;
+--------------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                  ;
+--------------------+------------+-------+-------+------------+-----------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------------+------------+-------+-------+------------+-----------------+
; empty              ; clk        ; 4.529 ; 4.529 ; Rise       ; clk             ;
; full               ; clk        ; 4.648 ; 4.648 ; Rise       ; clk             ;
; num[*]             ; clk        ; 4.056 ; 4.056 ; Rise       ; clk             ;
;  num[0]            ; clk        ; 4.093 ; 4.093 ; Rise       ; clk             ;
;  num[1]            ; clk        ; 4.056 ; 4.056 ; Rise       ; clk             ;
;  num[2]            ; clk        ; 4.105 ; 4.105 ; Rise       ; clk             ;
;  num[3]            ; clk        ; 4.172 ; 4.172 ; Rise       ; clk             ;
;  num[4]            ; clk        ; 4.190 ; 4.190 ; Rise       ; clk             ;
;  num[5]            ; clk        ; 4.140 ; 4.140 ; Rise       ; clk             ;
; req_deal           ; clk        ; 3.601 ; 3.601 ; Rise       ; clk             ;
; segs_card_rank[*]  ; clk        ; 5.968 ; 5.968 ; Rise       ; clk             ;
;  segs_card_rank[0] ; clk        ; 5.998 ; 5.998 ; Rise       ; clk             ;
;  segs_card_rank[1] ; clk        ; 6.082 ; 6.082 ; Rise       ; clk             ;
;  segs_card_rank[2] ; clk        ; 5.972 ; 5.972 ; Rise       ; clk             ;
;  segs_card_rank[3] ; clk        ; 5.968 ; 5.968 ; Rise       ; clk             ;
;  segs_card_rank[4] ; clk        ; 6.094 ; 6.094 ; Rise       ; clk             ;
;  segs_card_rank[5] ; clk        ; 6.212 ; 6.212 ; Rise       ; clk             ;
;  segs_card_rank[6] ; clk        ; 6.088 ; 6.088 ; Rise       ; clk             ;
; segs_card_suit[*]  ; clk        ; 5.596 ; 5.596 ; Rise       ; clk             ;
;  segs_card_suit[0] ; clk        ; 5.729 ; 5.729 ; Rise       ; clk             ;
;  segs_card_suit[1] ; clk        ; 5.708 ; 5.708 ; Rise       ; clk             ;
;  segs_card_suit[2] ; clk        ; 5.717 ; 5.717 ; Rise       ; clk             ;
;  segs_card_suit[3] ; clk        ; 5.596 ; 5.596 ; Rise       ; clk             ;
;  segs_card_suit[4] ; clk        ; 5.607 ; 5.607 ; Rise       ; clk             ;
;  segs_card_suit[5] ; clk        ; 5.753 ; 5.753 ; Rise       ; clk             ;
;  segs_card_suit[6] ; clk        ; 5.748 ; 5.748 ; Rise       ; clk             ;
; value[*]           ; clk        ; 4.927 ; 4.927 ; Rise       ; clk             ;
;  value[0]          ; clk        ; 5.075 ; 5.075 ; Rise       ; clk             ;
;  value[1]          ; clk        ; 4.927 ; 4.927 ; Rise       ; clk             ;
;  value[2]          ; clk        ; 5.098 ; 5.098 ; Rise       ; clk             ;
;  value[3]          ; clk        ; 5.077 ; 5.077 ; Rise       ; clk             ;
;  value[4]          ; clk        ; 5.151 ; 5.151 ; Rise       ; clk             ;
;  value[5]          ; clk        ; 5.009 ; 5.009 ; Rise       ; clk             ;
+--------------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------+
; Progagation Delay                                                   ;
+-----------------+-------------------+-------+-------+-------+-------+
; Input Port      ; Output Port       ; RR    ; RF    ; FR    ; FF    ;
+-----------------+-------------------+-------+-------+-------+-------+
; disp_mode_left  ; segs_card_suit[0] ; 7.053 ; 7.053 ; 7.053 ; 7.053 ;
; disp_mode_left  ; segs_card_suit[1] ; 7.011 ;       ;       ; 7.011 ;
; disp_mode_left  ; segs_card_suit[2] ; 7.044 ; 7.044 ; 7.044 ; 7.044 ;
; disp_mode_left  ; segs_card_suit[3] ; 7.229 ; 7.229 ; 7.229 ; 7.229 ;
; disp_mode_left  ; segs_card_suit[4] ; 7.243 ; 7.243 ; 7.243 ; 7.243 ;
; disp_mode_left  ; segs_card_suit[5] ;       ; 7.067 ; 7.067 ;       ;
; disp_mode_left  ; segs_card_suit[6] ;       ; 7.024 ; 7.024 ;       ;
; disp_mode_right ; segs_card_rank[0] ; 8.455 ; 8.226 ; 8.226 ; 8.455 ;
; disp_mode_right ; segs_card_rank[1] ; 8.409 ; 8.409 ; 8.409 ; 8.409 ;
; disp_mode_right ; segs_card_rank[2] ; 7.810 ; 7.810 ; 7.810 ; 7.810 ;
; disp_mode_right ; segs_card_rank[3] ; 8.054 ; 8.054 ; 8.054 ; 8.054 ;
; disp_mode_right ; segs_card_rank[4] ; 8.585 ; 8.585 ; 8.585 ; 8.585 ;
; disp_mode_right ; segs_card_rank[5] ; 8.414 ; 8.414 ; 8.414 ; 8.414 ;
; disp_mode_right ; segs_card_rank[6] ; 8.382 ; 8.382 ; 8.382 ; 8.382 ;
+-----------------+-------------------+-------+-------+-------+-------+


+---------------------------------------------------------------------+
; Minimum Progagation Delay                                           ;
+-----------------+-------------------+-------+-------+-------+-------+
; Input Port      ; Output Port       ; RR    ; RF    ; FR    ; FF    ;
+-----------------+-------------------+-------+-------+-------+-------+
; disp_mode_left  ; segs_card_suit[0] ; 3.251 ; 3.251 ; 3.251 ; 3.251 ;
; disp_mode_left  ; segs_card_suit[1] ; 3.236 ;       ;       ; 3.236 ;
; disp_mode_left  ; segs_card_suit[2] ; 3.234 ; 3.234 ; 3.234 ; 3.234 ;
; disp_mode_left  ; segs_card_suit[3] ; 3.283 ; 3.283 ; 3.283 ; 3.283 ;
; disp_mode_left  ; segs_card_suit[4] ; 3.292 ; 3.292 ; 3.292 ; 3.292 ;
; disp_mode_left  ; segs_card_suit[5] ;       ; 3.266 ; 3.266 ;       ;
; disp_mode_left  ; segs_card_suit[6] ;       ; 3.267 ; 3.267 ;       ;
; disp_mode_right ; segs_card_rank[0] ; 3.710 ; 3.710 ; 3.710 ; 3.710 ;
; disp_mode_right ; segs_card_rank[1] ; 3.790 ; 3.790 ; 3.790 ; 3.790 ;
; disp_mode_right ; segs_card_rank[2] ; 3.582 ; 3.582 ; 3.582 ; 3.582 ;
; disp_mode_right ; segs_card_rank[3] ; 3.580 ; 3.580 ; 3.580 ; 3.580 ;
; disp_mode_right ; segs_card_rank[4] ; 3.718 ; 3.718 ; 3.718 ; 3.718 ;
; disp_mode_right ; segs_card_rank[5] ; 3.374 ; 3.796 ; 3.796 ; 3.374 ;
; disp_mode_right ; segs_card_rank[6] ; 3.720 ; 3.720 ; 3.720 ; 3.720 ;
+-----------------+-------------------+-------+-------+-------+-------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 9462     ; 1872     ; 34       ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 9462     ; 1872     ; 34       ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 7     ; 7    ;
; Unconstrained Input Port Paths  ; 1050  ; 1050 ;
; Unconstrained Output Ports      ; 29    ; 29   ;
; Unconstrained Output Port Paths ; 3013  ; 3013 ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Mar 24 15:37:13 2017
Info: Command: quartus_sta dsdlab4 -c dsdlab4
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'dsdlab4.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -6.324
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -6.324     -1850.871 clk 
Info (332146): Worst-case hold slack is 0.445
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.445         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.814
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.814      -540.077 clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.428
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.428      -795.435 clk 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.423
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.423      -440.532 clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 457 megabytes
    Info: Processing ended: Fri Mar 24 15:37:15 2017
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


