#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Wed Feb 15 20:08:24 2017
# Process ID: 4132
# Log file: V:/EECS 700-FPGA/Hw/project_romext/project_romext.runs/synth_1/rams_init_file.vds
# Journal file: V:/EECS 700-FPGA/Hw/project_romext/project_romext.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source rams_init_file.tcl -notrace
