{
    "problem": "3",
    "problem_context": "Circle whether each of the following is an aspect of the ISA or the microarchitecture.\n\nNote: we will subtract 2 points for each incorrect answer and award 0 points for each unanswered question.",
    "subproblems": [
        {
            "subproblem": "1",
            "subproblem_question": "Width of the immediate value in an ADD instruction.",
            "subproblem_options": [
                "1. ISA",
                "2. Microarchitecture"
            ],
            "subproblem_context_figures": [],
            "subproblem_solution_figures": []
        },
        {
            "subproblem": "2",
            "subproblem_question": "The algorithm used by the ALU to perform multiplication.",
            "subproblem_options": [
                "1. ISA",
                "2. Microarchitecture"
            ],
            "subproblem_context_figures": [],
            "subproblem_solution_figures": []
        },
        {
            "subproblem": "3",
            "subproblem_question": "Number of bits required for indexing the source register of a store instruction.",
            "subproblem_options": [
                "1. ISA",
                "2. Microarchitecture"
            ],
            "subproblem_context_figures": [],
            "subproblem_solution_figures": []
        },
        {
            "subproblem": "4",
            "subproblem_question": "Number of entries in the L3 cache.",
            "subproblem_options": [
                "1. ISA",
                "2. Microarchitecture"
            ],
            "subproblem_context_figures": [],
            "subproblem_solution_figures": []
        },
        {
            "subproblem": "5",
            "subproblem_question": "The data cache organization (e.g., direct-mapped, set-associative).",
            "subproblem_options": [
                "1. ISA",
                "2. Microarchitecture"
            ],
            "subproblem_context_figures": [],
            "subproblem_solution_figures": []
        },
        {
            "subproblem": "6",
            "subproblem_question": "Support for conveying prefetching hints to the hardware via the compiler.",
            "subproblem_options": [
                "1. ISA",
                "2. Microarchitecture"
            ],
            "subproblem_context_figures": [],
            "subproblem_solution_figures": []
        },
        {
            "subproblem": "7",
            "subproblem_question": "Available data types (e.g., integer) for arithmetic and logic operations.",
            "subproblem_options": [
                "1. ISA",
                "2. Microarchitecture"
            ],
            "subproblem_context_figures": [],
            "subproblem_solution_figures": []
        },
        {
            "subproblem": "8",
            "subproblem_question": "Cache coherence protocol in multi-core processors.",
            "subproblem_options": [
                "1. ISA",
                "2. Microarchitecture"
            ],
            "subproblem_context_figures": [],
            "subproblem_solution_figures": []
        },
        {
            "subproblem": "9",
            "subproblem_question": "Width of the data bus between the processor and main memory.",
            "subproblem_options": [
                "1. ISA",
                "2. Microarchitecture"
            ],
            "subproblem_context_figures": [],
            "subproblem_solution_figures": []
        },
        {
            "subproblem": "10",
            "subproblem_question": "The memory controller's memory request scheduling algorithm.",
            "subproblem_options": [
                "1. ISA",
                "2. Microarchitecture"
            ],
            "subproblem_context_figures": [],
            "subproblem_solution_figures": []
        },
        {
            "subproblem": "11",
            "subproblem_question": "Instruction encoding for control flow and branch instructions.",
            "subproblem_options": [
                "1. ISA",
                "2. Microarchitecture"
            ],
            "subproblem_context_figures": [],
            "subproblem_solution_figures": []
        },
        {
            "subproblem": "12",
            "subproblem_question": "The design of the register renaming logic.",
            "subproblem_options": [
                "1. ISA",
                "2. Microarchitecture"
            ],
            "subproblem_context_figures": [],
            "subproblem_solution_figures": []
        },
        {
            "subproblem": "13",
            "subproblem_question": "Number of instructions decoded per cycle in a superscalar processor.",
            "subproblem_options": [
                "1. ISA",
                "2. Microarchitecture"
            ],
            "subproblem_context_figures": [],
            "subproblem_solution_figures": []
        },
        {
            "subproblem": "14",
            "subproblem_question": "L2 cache miss latency.",
            "subproblem_options": [
                "1. ISA",
                "2. Microarchitecture"
            ],
            "subproblem_context_figures": [],
            "subproblem_solution_figures": []
        },
        {
            "subproblem": "15",
            "subproblem_question": "Width of the program counter.",
            "subproblem_options": [
                "1. ISA",
                "2. Microarchitecture"
            ],
            "subproblem_context_figures": [],
            "subproblem_solution_figures": []
        }
    ],
    "problem_context_figures": []
}