Removing design 'Approx_adder_W16'
Removing design 'Approx_adder_W32'
Running PRESTO HDLC
Compiling source file ./source/ACA_II_N16_Q4.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/ACA_II_N16_Q8.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/ACA_II_N32_Q16.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/ACA_II_N8_Q4.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/ACA_I_N16_Q4.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/ACA_I_N32_Q8.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/ACA_I_N8_Q5.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Approx_adder.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/ETAII_N16_Q4.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/ETAII_N16_Q8.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/GDA_dyn_N16_M4.v
Warning:  ./source/GDA_dyn_N16_M4.v:117: the undeclared symbol 'p11p10p9p8' assumed to have the default net type, which is 'wire'. (VER-936)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/GDA_St_N16_M4_P4.v
Warning:  ./source/GDA_St_N16_M4_P4.v:101: the undeclared symbol 'p11p10p9g8' assumed to have the default net type, which is 'wire'. (VER-936)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/GDA_St_N16_M4_P8.v
Warning:  ./source/GDA_St_N16_M4_P8.v:111: the undeclared symbol 'p11p10p9p8' assumed to have the default net type, which is 'wire'. (VER-936)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/GDA_St_N8_M4_P2.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/GDA_St_N8_M4_P4.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/GDA_St_N8_M8_P1.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/GDA_St_N8_M8_P2.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/GDA_St_N8_M8_P3.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/GDA_St_N8_M8_P4.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/GDA_St_N8_M8_P5.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/GDA_St_N8_M8_P6.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/GeAr_N16_R2_P4.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/GeAr_N16_R4_P4.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/GeAr_N16_R4_P8.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/GeAr_N16_R6_P4.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/GeAr_N20_R5_P5_with_recovery.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/GeAr_N8_R1_P1.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/GeAr_N8_R1_P2.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/GeAr_N8_R1_P3.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/GeAr_N8_R1_P4.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/GeAr_N8_R1_P5.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/GeAr_N8_R1_P6.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/GeAr_N8_R2_P2.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/GeAr_N8_R2_P4.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/GeAr_N9_R4_P1.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/LOAGDA_St_N16_M4_P4.v
Warning:  ./source/LOAGDA_St_N16_M4_P4.v:101: the undeclared symbol 'p11p10p9g8' assumed to have the default net type, which is 'wire'. (VER-936)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/LOAGDA_St_N16_M4_P8.v
Warning:  ./source/LOAGDA_St_N16_M4_P8.v:111: the undeclared symbol 'p11p10p9p8' assumed to have the default net type, which is 'wire'. (VER-936)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/LOA.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/RCA_N16.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/RCA_N20.v
Presto compilation completed successfully.
Error: Value for list 'file_list' must have more than zero elements. (CMD-036)
Running PRESTO HDLC
Compiling source file ./source/Approx_adder.v
Presto compilation completed successfully.
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'Approx_adder_W16'.
Information: Building the design 'ACA_I_N8_Q5'. (HDL-193)
Presto compilation completed successfully.

  Linking design 'Approx_adder_W16'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (2 designs)               /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/Approx_adder_W16.db, etc
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library)
                              /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/IBM/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  dw_foundation.sldb (library)
                              /mnt/vol_NFS_Zener/tools/synopsys/apps/syn/L-2016.03-SP3/libraries/syn/dw_foundation.sldb

Writing ddc file './db/SINGLE/Approx_adder_ACAIN8Q5_syn_unmapped.ddc'.
Using operating conditions 'tt_1p2v_25c' found in library 'scx3_cmos8rf_lpvt_tt_1p2v_25c'.
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)

#   Propagate Constraints from cell BIGGER16.ApproxAdd/ (ACA_I_N8_Q5) #
 
****************************************
check_design summary:
Version:     L-2016.03-SP3
Date:        Sun Mar 12 17:11:02 2017
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Cells                                                               1
    Cells do not drive (LINT-1)                                     1
--------------------------------------------------------------------------------

Warning: In design 'Approx_adder_W16', cell 'B_2' does not drive any nets. (LINT-1)
Warning: The -timing_high_effort_script option is ignored.  (OPT-1342)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
Information: Retiming is enabled. SVF file must be used for formal verification. (OPT-1210)

Information: There are 1 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'Approx_adder_W16'

Loaded alib file '../alib-52/scx3_cmos8rf_lpvt_tt_1p2v_25c.db.alib'
Information: Ungrouping hierarchy BIGGER16.ApproxAdd before Pass 1 (OPT-776)
Information: Ungrouping 1 of 2 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'Approx_adder_W16'
 Implement Synthetic for 'Approx_adder_W16'.
Information: Added key list 'DesignWare' to design 'Approx_adder_W16'. (DDB-72)

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1TS' in the library 'scx3_cmos8rf_lpvt_tt_1p2v_25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Mapping 'Approx_adder_W16_DP_OP_21J43_122_5869_1'

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:07    1680.5      6.33      41.2      10.5                           2396.7295
    0:00:07    1918.1      1.97       9.7       4.8                           2867.1653
    0:00:07    1918.1      1.97       9.7       4.8                           2867.1653
    0:00:07    1918.1      1.97       9.7       4.8                           2867.1653

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:08    1885.0      0.61       1.5       0.9                           2895.7512
    0:00:08    1885.0      0.61       1.5       0.9                           2899.2566
    0:00:08    1885.0      0.61       1.5       0.9                           2899.2566
    0:00:08    2184.5      0.40       0.9       0.9                           3297.3428
    0:00:08    2184.5      0.40       0.9       0.9                           3297.3428
    0:00:08    2209.0      0.35       0.7       0.9                           3338.6594
    0:00:08    2209.0      0.35       0.7       0.9                           3338.6594
    0:00:09    2449.4      0.21       0.4       0.9                           3616.5669
    0:00:09    2449.4      0.21       0.4       0.9                           3616.5669
    0:00:09    2482.6      0.00       0.0       1.0                           3652.8801
    0:00:09    2482.6      0.00       0.0       1.0                           3652.8801
    0:00:09    2482.6      0.00       0.0       1.0                           3652.8801
    0:00:09    2482.6      0.00       0.0       1.0                           3652.8801
    0:00:09    2482.6      0.00       0.0       1.0                           3652.8801
    0:00:09    2482.6      0.00       0.0       1.0                           3652.8801
    0:00:09    2482.6      0.00       0.0       1.0                           3652.8801
    0:00:09    2482.6      0.00       0.0       1.0                           3652.8801
    0:00:09    2482.6      0.00       0.0       1.0                           3652.8801
    0:00:09    2482.6      0.00       0.0       1.0                           3652.8801
    0:00:09    2482.6      0.00       0.0       1.0                           3652.8801


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09    2482.6      0.00       0.0       1.0                           3652.8801
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
    0:00:09    2466.7      0.00       0.0       0.0                           3626.4751
    0:00:09    2466.7      0.00       0.0       0.0                           3626.4751


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09    2466.7      0.00       0.0       0.0                           3626.4751
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
    0:00:09    2067.8      0.00       0.0       0.0                           2963.2192
    0:00:09    2067.8      0.00       0.0       0.0                           2963.2192
    0:00:09    2067.8      0.00       0.0       0.0                           2963.2192
    0:00:09    2047.7      0.00       0.0       0.0                           2923.0574
    0:00:10    2047.7      0.00       0.0       0.0                           2923.0574
    0:00:10    2047.7      0.00       0.0       0.0                           2923.0574
    0:00:10    2047.7      0.00       0.0       0.0                           2923.0574
    0:00:10    2047.7      0.00       0.0       0.0                           2923.0574
    0:00:10    2047.7      0.00       0.0       0.0                           2923.0574
    0:00:10    2047.7      0.00       0.0       0.0                           2923.0574
    0:00:10    2047.7      0.00       0.0       0.0                           2923.0574
    0:00:10    2047.7      0.00       0.0       0.0                           2923.0574
    0:00:10    2047.7      0.00       0.0       0.0                           2923.0574
    0:00:10    2047.7      0.00       0.0       0.0                           2923.0574
    0:00:10    2047.7      0.00       0.0       0.0                           2923.0574
    0:00:10    2047.7      0.00       0.0       0.0                           2923.0574
    0:00:10    2047.7      0.00       0.0       0.0                           2923.0574
    0:00:10    2047.7      0.00       0.0       0.0                           2923.0574
    0:00:10    2047.7      0.00       0.0       0.0                           2923.0574
    0:00:10    2047.7      0.00       0.0       0.0                           2923.0574
    0:00:10    2047.7      0.00       0.0       0.0                           2923.0574
    0:00:10    2047.7      0.00       0.0       0.0                           2923.0574

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:10    2047.7      0.00       0.0       0.0                           2923.0574
    0:00:10    2013.1      0.00       0.0       0.0                           2876.2932
    0:00:10    2013.1      0.00       0.0       0.0                           2876.2932
    0:00:10    2013.1      0.00       0.0       0.0                           2876.2932
    0:00:10    2013.1      0.00       0.0       0.0                           2876.2932
    0:00:10    2001.6      0.00       0.0       0.0                           2852.8330
    0:00:10    2001.6      0.00       0.0       0.0                           2852.8330
    0:00:10    2001.6      0.00       0.0       0.0                           2852.8330
    0:00:10    2001.6      0.00       0.0       0.0                           2852.8330
    0:00:10    1899.4      0.00       0.0       0.0                           2676.8162
Loading db file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/IBM/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Writing verilog file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/db/SINGLE/Approx_adder_ACAIN8Q5_syn.v'.
Writing ddc file './db/SINGLE/Approx_adder_ACAIN8Q5_syn_mapped.ddc'.
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/db/SINGLE/Approx_adder_ACAIN8Q5_syn.sdf'. (WT-3)
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/simulacion_logica_sintesis/SINGLE/Approx_adder_ACAIN8Q5_syn.sdf'. (WT-3)

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...

Information: Checking unconstrained_endpoints...

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
Running PRESTO HDLC
Compiling source file ./source/Approx_adder.v
Presto compilation completed successfully.
Running PRESTO HDLC
Presto compilation completed successfully.
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/Approx_adder_W16.db'. (DDB-24)
Elaborated 1 design.
Current design is now 'Approx_adder_W16'.
Information: Building the design 'ACA_II_N8_Q4'. (HDL-193)
Presto compilation completed successfully.

  Linking design 'Approx_adder_W16'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (2 designs)               /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/Approx_adder_W16.db, etc
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library)
                              /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/IBM/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  dw_foundation.sldb (library)
                              /mnt/vol_NFS_Zener/tools/synopsys/apps/syn/L-2016.03-SP3/libraries/syn/dw_foundation.sldb

Writing ddc file './db/SINGLE/Approx_adder_ACAIIN8Q4_syn_unmapped.ddc'.
Using operating conditions 'tt_1p2v_25c' found in library 'scx3_cmos8rf_lpvt_tt_1p2v_25c'.
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)

#   Propagate Constraints from cell BIGGER16.ApproxAdd/ (ACA_II_N8_Q4) #
 
****************************************
check_design summary:
Version:     L-2016.03-SP3
Date:        Sun Mar 12 17:11:15 2017
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Cells                                                               1
    Cells do not drive (LINT-1)                                     1
--------------------------------------------------------------------------------

Warning: In design 'Approx_adder_W16', cell 'B_2' does not drive any nets. (LINT-1)
Warning: The -timing_high_effort_script option is ignored.  (OPT-1342)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
Information: Retiming is enabled. SVF file must be used for formal verification. (OPT-1210)

Information: There are 1 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'Approx_adder_W16'

Loaded alib file '../alib-52/scx3_cmos8rf_lpvt_tt_1p2v_25c.db.alib'
Information: Ungrouping hierarchy BIGGER16.ApproxAdd before Pass 1 (OPT-776)
Information: Ungrouping 1 of 2 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'Approx_adder_W16'
Information: Added key list 'DesignWare' to design 'Approx_adder_W16'. (DDB-72)
 Implement Synthetic for 'Approx_adder_W16'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1TS' in the library 'scx3_cmos8rf_lpvt_tt_1p2v_25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Mapping 'Approx_adder_W16_DP_OP_18J44_122_4161_1'

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:07    1422.7      6.15      32.4       4.1                           2137.7988
    0:00:07    1604.2      1.88       8.2       1.5                           2518.7910
    0:00:07    1604.2      1.88       8.2       1.5                           2518.7910
    0:00:07    1604.2      1.88       8.2       1.5                           2518.7910

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:08    1823.0      0.78       2.0       0.3                           2942.6890
    0:00:08    1823.0      0.78       2.0       0.2                           2943.7158
    0:00:08    1823.0      0.78       2.0       0.2                           2943.7158
    0:00:09    2095.2      0.36       0.8       0.2                           3213.7808
    0:00:09    2095.2      0.36       0.8       0.2                           3213.7808
    0:00:09    2089.4      0.33       0.7       0.2                           3188.7493
    0:00:09    2089.4      0.33       0.7       0.2                           3188.7493
    0:00:09    2312.6      0.28       0.7       0.2                           3462.8647
    0:00:09    2312.6      0.28       0.7       0.2                           3462.8647
    0:00:09    2482.6      0.00       0.0       1.3                           3611.0986
    0:00:09    2482.6      0.00       0.0       1.3                           3611.0986
    0:00:09    2482.6      0.00       0.0       1.3                           3611.0986
    0:00:09    2482.6      0.00       0.0       1.3                           3611.0986
    0:00:09    2482.6      0.00       0.0       1.3                           3611.0986
    0:00:09    2482.6      0.00       0.0       1.3                           3611.0986
    0:00:09    2482.6      0.00       0.0       1.3                           3611.0986
    0:00:09    2482.6      0.00       0.0       1.3                           3611.0986
    0:00:09    2482.6      0.00       0.0       1.3                           3611.0986
    0:00:09    2482.6      0.00       0.0       1.3                           3611.0986
    0:00:09    2482.6      0.00       0.0       1.3                           3611.0986


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09    2482.6      0.00       0.0       1.3                           3611.0986
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
    0:00:09    2472.5      0.00       0.0       0.0                           3592.8130
    0:00:09    2472.5      0.00       0.0       0.0                           3592.8130


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09    2472.5      0.00       0.0       0.0                           3592.8130
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
    0:00:09    2069.3      0.00       0.0       0.0                           2942.9265
    0:00:09    2069.3      0.00       0.0       0.0                           2942.9265
    0:00:09    2069.3      0.00       0.0       0.0                           2942.9265
    0:00:10    2059.2      0.00       0.0       0.0                           2922.8457
    0:00:10    2059.2      0.00       0.0       0.0                           2922.8457
    0:00:10    2059.2      0.00       0.0       0.0                           2922.8457
    0:00:10    2059.2      0.00       0.0       0.0                           2922.8457
    0:00:10    2059.2      0.00       0.0       0.0                           2922.8457
    0:00:10    2059.2      0.00       0.0       0.0                           2922.8457
    0:00:10    2059.2      0.00       0.0       0.0                           2922.8457
    0:00:10    2059.2      0.00       0.0       0.0                           2922.8457
    0:00:10    2059.2      0.00       0.0       0.0                           2922.8457
    0:00:10    2059.2      0.00       0.0       0.0                           2922.8457
    0:00:10    2059.2      0.00       0.0       0.0                           2922.8457
    0:00:10    2059.2      0.00       0.0       0.0                           2922.8457
    0:00:10    2059.2      0.00       0.0       0.0                           2922.8457
    0:00:10    2059.2      0.00       0.0       0.0                           2922.8457
    0:00:10    2059.2      0.00       0.0       0.0                           2922.8457
    0:00:10    2059.2      0.00       0.0       0.0                           2922.8457
    0:00:10    2059.2      0.00       0.0       0.0                           2922.8457
    0:00:10    2059.2      0.00       0.0       0.0                           2922.8457
    0:00:10    2059.2      0.00       0.0       0.0                           2922.8457

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:10    2059.2      0.00       0.0       0.0                           2922.8457
    0:00:10    1954.1      0.00       0.0       0.0                           2778.6038
    0:00:10    1954.1      0.00       0.0       0.0                           2778.6038
    0:00:10    1954.1      0.00       0.0       0.0                           2778.6038
    0:00:10    1939.7      0.00       0.0       0.0                           2750.3008
    0:00:10    1910.9      0.00       0.0       0.0                           2709.6721
    0:00:10    1910.9      0.00       0.0       0.0                           2709.6721
    0:00:10    1910.9      0.00       0.0       0.0                           2709.6721
    0:00:10    1910.9      0.00       0.0       0.0                           2709.6721
    0:00:11    1831.7      0.00       0.0       0.0                           2574.6250
Loading db file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/IBM/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Writing verilog file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/db/SINGLE/Approx_adder_ACAIIN8Q4_syn.v'.
Writing ddc file './db/SINGLE/Approx_adder_ACAIIN8Q4_syn_mapped.ddc'.
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/db/SINGLE/Approx_adder_ACAIIN8Q4_syn.sdf'. (WT-3)
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/simulacion_logica_sintesis/SINGLE/Approx_adder_ACAIIN8Q4_syn.sdf'. (WT-3)

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...

Information: Checking unconstrained_endpoints...

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
Running PRESTO HDLC
Compiling source file ./source/Approx_adder.v
Presto compilation completed successfully.
Running PRESTO HDLC
Presto compilation completed successfully.
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/Approx_adder_W16.db'. (DDB-24)
Elaborated 1 design.
Current design is now 'Approx_adder_W16'.
Information: Building the design 'GDA_St_N8_M8_P1'. (HDL-193)
Presto compilation completed successfully.

  Linking design 'Approx_adder_W16'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (2 designs)               /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/Approx_adder_W16.db, etc
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library)
                              /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/IBM/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  dw_foundation.sldb (library)
                              /mnt/vol_NFS_Zener/tools/synopsys/apps/syn/L-2016.03-SP3/libraries/syn/dw_foundation.sldb

Writing ddc file './db/SINGLE/Approx_adder_GDAN8M8P1_syn_unmapped.ddc'.
Using operating conditions 'tt_1p2v_25c' found in library 'scx3_cmos8rf_lpvt_tt_1p2v_25c'.
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)

#   Propagate Constraints from cell BIGGER16.ApproxAdd/ (GDA_St_N8_M8_P1) #
 
****************************************
check_design summary:
Version:     L-2016.03-SP3
Date:        Sun Mar 12 17:11:28 2017
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Cells                                                               1
    Cells do not drive (LINT-1)                                     1
--------------------------------------------------------------------------------

Warning: In design 'Approx_adder_W16', cell 'B_2' does not drive any nets. (LINT-1)
Warning: The -timing_high_effort_script option is ignored.  (OPT-1342)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
Information: Retiming is enabled. SVF file must be used for formal verification. (OPT-1210)

Information: There are 1 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'Approx_adder_W16'

Loaded alib file '../alib-52/scx3_cmos8rf_lpvt_tt_1p2v_25c.db.alib'
Information: Ungrouping hierarchy BIGGER16.ApproxAdd before Pass 1 (OPT-776)
Information: Ungrouping 1 of 2 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'Approx_adder_W16'
 Implement Synthetic for 'Approx_adder_W16'.
Information: Added key list 'DesignWare' to design 'Approx_adder_W16'. (DDB-72)

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1TS' in the library 'scx3_cmos8rf_lpvt_tt_1p2v_25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:06    1002.2      3.72      20.2       0.0                           1195.5443
    0:00:06    1139.0      1.00       3.8       0.0                           1402.0651
    0:00:06    1139.0      1.00       3.8       0.0                           1402.0651
    0:00:06    1139.0      1.00       3.8       0.0                           1402.0651

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:07    1298.9      0.00       0.0       0.0                           1666.6588
    0:00:07    1298.9      0.00       0.0       0.0                           1660.3284
    0:00:07    1298.9      0.00       0.0       0.0                           1660.3284
    0:00:07    1298.9      0.00       0.0       0.0                           1660.3284
    0:00:07    1298.9      0.00       0.0       0.0                           1660.3284
    0:00:07    1298.9      0.00       0.0       0.0                           1660.3284
    0:00:07    1298.9      0.00       0.0       0.0                           1660.3284
    0:00:07    1298.9      0.00       0.0       0.0                           1660.3284
    0:00:07    1298.9      0.00       0.0       0.0                           1660.3284
    0:00:07    1298.9      0.00       0.0       0.0                           1660.3284
    0:00:07    1298.9      0.00       0.0       0.0                           1660.3284
    0:00:07    1298.9      0.00       0.0       0.0                           1660.3284
    0:00:07    1298.9      0.00       0.0       0.0                           1660.3284
    0:00:07    1298.9      0.00       0.0       0.0                           1660.3284
    0:00:07    1298.9      0.00       0.0       0.0                           1660.3284
    0:00:07    1298.9      0.00       0.0       0.0                           1660.3284
    0:00:07    1298.9      0.00       0.0       0.0                           1660.3284
    0:00:07    1298.9      0.00       0.0       0.0                           1660.3284
    0:00:07    1298.9      0.00       0.0       0.0                           1660.3284
    0:00:07    1298.9      0.00       0.0       0.0                           1660.3284
    0:00:07    1298.9      0.00       0.0       0.0                           1660.3284
    0:00:07    1298.9      0.00       0.0       0.0                           1660.3284


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:07    1298.9      0.00       0.0       0.0                           1660.3284
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
    0:00:08    1278.7      0.00       0.0       0.0                           1603.6600
    0:00:08    1278.7      0.00       0.0       0.0                           1603.6600
    0:00:08    1278.7      0.00       0.0       0.0                           1603.6600
    0:00:08    1278.7      0.00       0.0       0.0                           1603.6600
    0:00:08    1278.7      0.00       0.0       0.0                           1603.6600
    0:00:08    1278.7      0.00       0.0       0.0                           1603.6600
    0:00:08    1278.7      0.00       0.0       0.0                           1603.6600
    0:00:08    1278.7      0.00       0.0       0.0                           1603.6600
    0:00:08    1278.7      0.00       0.0       0.0                           1603.6600
    0:00:08    1278.7      0.00       0.0       0.0                           1603.6600
    0:00:08    1278.7      0.00       0.0       0.0                           1603.6600
    0:00:08    1278.7      0.00       0.0       0.0                           1603.6600
    0:00:08    1278.7      0.00       0.0       0.0                           1603.6600
    0:00:08    1278.7      0.00       0.0       0.0                           1603.6600
    0:00:08    1278.7      0.00       0.0       0.0                           1603.6600
    0:00:08    1278.7      0.00       0.0       0.0                           1603.6600
    0:00:08    1278.7      0.00       0.0       0.0                           1603.6600
    0:00:08    1278.7      0.00       0.0       0.0                           1603.6600
    0:00:08    1278.7      0.00       0.0       0.0                           1603.6600
    0:00:08    1278.7      0.00       0.0       0.0                           1603.6600
    0:00:08    1278.7      0.00       0.0       0.0                           1603.6600
    0:00:08    1278.7      0.00       0.0       0.0                           1603.6600

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08    1278.7      0.00       0.0       0.0                           1603.6600
    0:00:08    1235.5      0.00       0.0       0.0                           1541.1307
    0:00:08    1235.5      0.00       0.0       0.0                           1541.1307
    0:00:08    1235.5      0.00       0.0       0.0                           1541.1307
    0:00:08    1235.5      0.00       0.0       0.0                           1535.8555
    0:00:08    1232.6      0.00       0.0       0.0                           1527.7203
    0:00:08    1232.6      0.00       0.0       0.0                           1527.7203
    0:00:09    1232.6      0.00       0.0       0.0                           1527.7203
    0:00:09    1232.6      0.00       0.0       0.0                           1527.7203
    0:00:09    1195.2      0.00       0.0       0.0                           1446.6006
Loading db file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/IBM/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Writing verilog file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/db/SINGLE/Approx_adder_GDAN8M8P1_syn.v'.
Writing ddc file './db/SINGLE/Approx_adder_GDAN8M8P1_syn_mapped.ddc'.
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/db/SINGLE/Approx_adder_GDAN8M8P1_syn.sdf'. (WT-3)
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/simulacion_logica_sintesis/SINGLE/Approx_adder_GDAN8M8P1_syn.sdf'. (WT-3)

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...

Information: Checking unconstrained_endpoints...

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
Running PRESTO HDLC
Compiling source file ./source/Approx_adder.v
Presto compilation completed successfully.
Running PRESTO HDLC
Presto compilation completed successfully.
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/Approx_adder_W16.db'. (DDB-24)
Elaborated 1 design.
Current design is now 'Approx_adder_W16'.
Information: Building the design 'GDA_St_N8_M8_P2'. (HDL-193)
Presto compilation completed successfully.

  Linking design 'Approx_adder_W16'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (2 designs)               /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/Approx_adder_W16.db, etc
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library)
                              /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/IBM/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  dw_foundation.sldb (library)
                              /mnt/vol_NFS_Zener/tools/synopsys/apps/syn/L-2016.03-SP3/libraries/syn/dw_foundation.sldb

Writing ddc file './db/SINGLE/Approx_adder_GDAN8M8P2_syn_unmapped.ddc'.
Using operating conditions 'tt_1p2v_25c' found in library 'scx3_cmos8rf_lpvt_tt_1p2v_25c'.
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)

#   Propagate Constraints from cell BIGGER16.ApproxAdd/ (GDA_St_N8_M8_P2) #
 
****************************************
check_design summary:
Version:     L-2016.03-SP3
Date:        Sun Mar 12 17:11:40 2017
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Cells                                                               1
    Cells do not drive (LINT-1)                                     1
--------------------------------------------------------------------------------

Warning: In design 'Approx_adder_W16', cell 'B_2' does not drive any nets. (LINT-1)
Warning: The -timing_high_effort_script option is ignored.  (OPT-1342)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
Information: Retiming is enabled. SVF file must be used for formal verification. (OPT-1210)

Information: There are 1 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'Approx_adder_W16'

Loaded alib file '../alib-52/scx3_cmos8rf_lpvt_tt_1p2v_25c.db.alib'
Information: Ungrouping hierarchy BIGGER16.ApproxAdd before Pass 1 (OPT-776)
Information: Ungrouping 1 of 2 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'Approx_adder_W16'
 Implement Synthetic for 'Approx_adder_W16'.
Information: Added key list 'DesignWare' to design 'Approx_adder_W16'. (DDB-72)

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1TS' in the library 'scx3_cmos8rf_lpvt_tt_1p2v_25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:06    1085.8      4.62      28.5       0.0                           1251.9996
    0:00:06    1251.4      1.14       3.8       0.0                           1502.2419
    0:00:06    1251.4      1.14       3.8       0.0                           1502.2419
    0:00:06    1251.4      1.14       3.8       0.0                           1502.2419

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:07    1414.1      0.00       0.0       0.0                           1770.8621
    0:00:07    1414.1      0.00       0.0       0.0                           1767.7404
    0:00:07    1414.1      0.00       0.0       0.0                           1767.7404
    0:00:07    1414.1      0.00       0.0       0.0                           1767.7404
    0:00:07    1414.1      0.00       0.0       0.0                           1767.7404
    0:00:07    1414.1      0.00       0.0       0.0                           1767.7404
    0:00:07    1414.1      0.00       0.0       0.0                           1767.7404
    0:00:07    1414.1      0.00       0.0       0.0                           1767.7404
    0:00:07    1414.1      0.00       0.0       0.0                           1767.7404
    0:00:07    1414.1      0.00       0.0       0.0                           1767.7404
    0:00:07    1414.1      0.00       0.0       0.0                           1767.7404
    0:00:07    1414.1      0.00       0.0       0.0                           1767.7404
    0:00:07    1414.1      0.00       0.0       0.0                           1767.7404
    0:00:07    1414.1      0.00       0.0       0.0                           1767.7404
    0:00:07    1414.1      0.00       0.0       0.0                           1767.7404
    0:00:07    1414.1      0.00       0.0       0.0                           1767.7404
    0:00:07    1414.1      0.00       0.0       0.0                           1767.7404
    0:00:07    1414.1      0.00       0.0       0.0                           1767.7404
    0:00:07    1414.1      0.00       0.0       0.0                           1767.7404
    0:00:07    1414.1      0.00       0.0       0.0                           1767.7404
    0:00:08    1414.1      0.00       0.0       0.0                           1767.7404
    0:00:08    1414.1      0.00       0.0       0.0                           1767.7404


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08    1414.1      0.00       0.0       0.0                           1767.7404
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
    0:00:08    1441.4      0.00       0.0       0.0                           1792.6687
    0:00:08    1441.4      0.00       0.0       0.0                           1792.6687
    0:00:08    1441.4      0.00       0.0       0.0                           1792.6687
    0:00:08    1431.4      0.00       0.0       0.0                           1772.5878
    0:00:08    1431.4      0.00       0.0       0.0                           1772.5878
    0:00:08    1431.4      0.00       0.0       0.0                           1772.5878
    0:00:08    1431.4      0.00       0.0       0.0                           1772.5878
    0:00:08    1431.4      0.00       0.0       0.0                           1772.5878
    0:00:08    1431.4      0.00       0.0       0.0                           1772.5878
    0:00:08    1431.4      0.00       0.0       0.0                           1772.5878
    0:00:08    1431.4      0.00       0.0       0.0                           1772.5878
    0:00:08    1431.4      0.00       0.0       0.0                           1772.5878
    0:00:08    1431.4      0.00       0.0       0.0                           1772.5878
    0:00:08    1431.4      0.00       0.0       0.0                           1772.5878
    0:00:08    1431.4      0.00       0.0       0.0                           1772.5878
    0:00:08    1431.4      0.00       0.0       0.0                           1772.5878
    0:00:08    1431.4      0.00       0.0       0.0                           1772.5878
    0:00:08    1431.4      0.00       0.0       0.0                           1772.5878
    0:00:08    1431.4      0.00       0.0       0.0                           1772.5878
    0:00:08    1431.4      0.00       0.0       0.0                           1772.5878
    0:00:08    1431.4      0.00       0.0       0.0                           1772.5878
    0:00:08    1431.4      0.00       0.0       0.0                           1772.5878

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08    1431.4      0.00       0.0       0.0                           1772.5878
    0:00:08    1357.9      0.00       0.0       0.0                           1684.2634
    0:00:08    1357.9      0.00       0.0       0.0                           1684.2634
    0:00:08    1357.9      0.00       0.0       0.0                           1684.2634
    0:00:09    1350.7      0.00       0.0       0.0                           1662.8348
    0:00:09    1339.2      0.00       0.0       0.0                           1636.3792
    0:00:09    1339.2      0.00       0.0       0.0                           1636.3792
    0:00:09    1339.2      0.00       0.0       0.0                           1636.3792
    0:00:09    1339.2      0.00       0.0       0.0                           1636.3792
    0:00:09    1313.3      0.00       0.0       0.0                           1593.6476
Loading db file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/IBM/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Writing verilog file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/db/SINGLE/Approx_adder_GDAN8M8P2_syn.v'.
Writing ddc file './db/SINGLE/Approx_adder_GDAN8M8P2_syn_mapped.ddc'.
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/db/SINGLE/Approx_adder_GDAN8M8P2_syn.sdf'. (WT-3)
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/simulacion_logica_sintesis/SINGLE/Approx_adder_GDAN8M8P2_syn.sdf'. (WT-3)

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...

Information: Checking unconstrained_endpoints...

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
Running PRESTO HDLC
Compiling source file ./source/Approx_adder.v
Presto compilation completed successfully.
Running PRESTO HDLC
Presto compilation completed successfully.
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/Approx_adder_W16.db'. (DDB-24)
Elaborated 1 design.
Current design is now 'Approx_adder_W16'.
Information: Building the design 'GDA_St_N8_M8_P3'. (HDL-193)
Presto compilation completed successfully.

  Linking design 'Approx_adder_W16'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (2 designs)               /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/Approx_adder_W16.db, etc
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library)
                              /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/IBM/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  dw_foundation.sldb (library)
                              /mnt/vol_NFS_Zener/tools/synopsys/apps/syn/L-2016.03-SP3/libraries/syn/dw_foundation.sldb

Writing ddc file './db/SINGLE/Approx_adder_GDAN8M8P3_syn_unmapped.ddc'.
Using operating conditions 'tt_1p2v_25c' found in library 'scx3_cmos8rf_lpvt_tt_1p2v_25c'.
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)

#   Propagate Constraints from cell BIGGER16.ApproxAdd/ (GDA_St_N8_M8_P3) #
 
****************************************
check_design summary:
Version:     L-2016.03-SP3
Date:        Sun Mar 12 17:11:53 2017
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Cells                                                               1
    Cells do not drive (LINT-1)                                     1
--------------------------------------------------------------------------------

Warning: In design 'Approx_adder_W16', cell 'B_2' does not drive any nets. (LINT-1)
Warning: The -timing_high_effort_script option is ignored.  (OPT-1342)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
Information: Retiming is enabled. SVF file must be used for formal verification. (OPT-1210)

Information: There are 1 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'Approx_adder_W16'

Loaded alib file '../alib-52/scx3_cmos8rf_lpvt_tt_1p2v_25c.db.alib'
Information: Ungrouping hierarchy BIGGER16.ApproxAdd before Pass 1 (OPT-776)
Information: Ungrouping 1 of 2 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'Approx_adder_W16'
 Implement Synthetic for 'Approx_adder_W16'.
Information: Added key list 'DesignWare' to design 'Approx_adder_W16'. (DDB-72)

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1TS' in the library 'scx3_cmos8rf_lpvt_tt_1p2v_25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:06    1153.4      4.23      25.3       0.0                           1311.7214
    0:00:06    1329.1      1.12       4.5       0.0                           1567.4062
    0:00:06    1329.1      1.12       4.5       0.0                           1567.4062
    0:00:07    1329.1      1.12       4.5       0.0                           1567.4062

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:07    1512.0      0.00       0.0       0.0                           1886.9506
    0:00:08    1512.0      0.00       0.0       0.0                           1884.8839
    0:00:08    1512.0      0.00       0.0       0.0                           1884.8839
    0:00:08    1512.0      0.00       0.0       0.0                           1884.8839
    0:00:08    1512.0      0.00       0.0       0.0                           1884.8839
    0:00:08    1512.0      0.00       0.0       0.0                           1884.8839
    0:00:08    1512.0      0.00       0.0       0.0                           1884.8839
    0:00:08    1512.0      0.00       0.0       0.0                           1884.8839
    0:00:08    1512.0      0.00       0.0       0.0                           1884.8839
    0:00:08    1512.0      0.00       0.0       0.0                           1884.8839
    0:00:08    1512.0      0.00       0.0       0.0                           1884.8839
    0:00:08    1512.0      0.00       0.0       0.0                           1884.8839
    0:00:08    1512.0      0.00       0.0       0.0                           1884.8839
    0:00:08    1512.0      0.00       0.0       0.0                           1884.8839
    0:00:08    1512.0      0.00       0.0       0.0                           1884.8839
    0:00:08    1512.0      0.00       0.0       0.0                           1884.8839
    0:00:08    1512.0      0.00       0.0       0.0                           1884.8839
    0:00:08    1512.0      0.00       0.0       0.0                           1884.8839
    0:00:08    1512.0      0.00       0.0       0.0                           1884.8839
    0:00:08    1512.0      0.00       0.0       0.0                           1884.8839


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08    1512.0      0.00       0.0       0.0                           1884.8839
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
    0:00:08    1510.6      0.00       0.0       0.0                           1881.0468
    0:00:08    1510.6      0.00       0.0       0.0                           1881.0468


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08    1510.6      0.00       0.0       0.0                           1881.0468
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
    0:00:08    1497.6      0.00       0.0       0.0                           1844.7252
    0:00:08    1497.6      0.00       0.0       0.0                           1844.7252
    0:00:08    1497.6      0.00       0.0       0.0                           1844.7252
    0:00:08    1487.5      0.00       0.0       0.0                           1824.6442
    0:00:08    1487.5      0.00       0.0       0.0                           1824.6442
    0:00:08    1487.5      0.00       0.0       0.0                           1824.6442
    0:00:08    1487.5      0.00       0.0       0.0                           1824.6442
    0:00:08    1487.5      0.00       0.0       0.0                           1824.6442
    0:00:08    1487.5      0.00       0.0       0.0                           1824.6442
    0:00:08    1487.5      0.00       0.0       0.0                           1824.6442
    0:00:08    1487.5      0.00       0.0       0.0                           1824.6442
    0:00:08    1487.5      0.00       0.0       0.0                           1824.6442
    0:00:08    1487.5      0.00       0.0       0.0                           1824.6442
    0:00:08    1487.5      0.00       0.0       0.0                           1824.6442
    0:00:08    1487.5      0.00       0.0       0.0                           1824.6442
    0:00:08    1487.5      0.00       0.0       0.0                           1824.6442
    0:00:08    1487.5      0.00       0.0       0.0                           1824.6442
    0:00:08    1487.5      0.00       0.0       0.0                           1824.6442
    0:00:08    1487.5      0.00       0.0       0.0                           1824.6442
    0:00:08    1487.5      0.00       0.0       0.0                           1824.6442
    0:00:08    1487.5      0.00       0.0       0.0                           1824.6442
    0:00:08    1487.5      0.00       0.0       0.0                           1824.6442

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08    1487.5      0.00       0.0       0.0                           1824.6442
    0:00:09    1429.9      0.00       0.0       0.0                           1749.6199
    0:00:09    1429.9      0.00       0.0       0.0                           1749.6199
    0:00:09    1429.9      0.00       0.0       0.0                           1749.6199
    0:00:09    1428.5      0.00       0.0       0.0                           1743.9139
    0:00:09    1425.6      0.00       0.0       0.0                           1737.1971
    0:00:09    1425.6      0.00       0.0       0.0                           1737.1971
    0:00:09    1425.6      0.00       0.0       0.0                           1737.1971
    0:00:09    1425.6      0.00       0.0       0.0                           1737.1971
    0:00:09    1379.5      0.00       0.0       0.0                           1642.5457
Loading db file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/IBM/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Writing verilog file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/db/SINGLE/Approx_adder_GDAN8M8P3_syn.v'.
Writing ddc file './db/SINGLE/Approx_adder_GDAN8M8P3_syn_mapped.ddc'.
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/db/SINGLE/Approx_adder_GDAN8M8P3_syn.sdf'. (WT-3)
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/simulacion_logica_sintesis/SINGLE/Approx_adder_GDAN8M8P3_syn.sdf'. (WT-3)

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...

Information: Checking unconstrained_endpoints...

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
Running PRESTO HDLC
Compiling source file ./source/Approx_adder.v
Presto compilation completed successfully.
Running PRESTO HDLC
Presto compilation completed successfully.
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/Approx_adder_W16.db'. (DDB-24)
Elaborated 1 design.
Current design is now 'Approx_adder_W16'.
Information: Building the design 'GDA_St_N8_M8_P4'. (HDL-193)
Presto compilation completed successfully.

  Linking design 'Approx_adder_W16'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (2 designs)               /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/Approx_adder_W16.db, etc
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library)
                              /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/IBM/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  dw_foundation.sldb (library)
                              /mnt/vol_NFS_Zener/tools/synopsys/apps/syn/L-2016.03-SP3/libraries/syn/dw_foundation.sldb

Writing ddc file './db/SINGLE/Approx_adder_GDAN8M8P4_syn_unmapped.ddc'.
Using operating conditions 'tt_1p2v_25c' found in library 'scx3_cmos8rf_lpvt_tt_1p2v_25c'.
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)

#   Propagate Constraints from cell BIGGER16.ApproxAdd/ (GDA_St_N8_M8_P4) #
 
****************************************
check_design summary:
Version:     L-2016.03-SP3
Date:        Sun Mar 12 17:12:05 2017
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Cells                                                               1
    Cells do not drive (LINT-1)                                     1
--------------------------------------------------------------------------------

Warning: In design 'Approx_adder_W16', cell 'B_2' does not drive any nets. (LINT-1)
Warning: The -timing_high_effort_script option is ignored.  (OPT-1342)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
Information: Retiming is enabled. SVF file must be used for formal verification. (OPT-1210)

Information: There are 1 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'Approx_adder_W16'

Loaded alib file '../alib-52/scx3_cmos8rf_lpvt_tt_1p2v_25c.db.alib'
Information: Ungrouping hierarchy BIGGER16.ApproxAdd before Pass 1 (OPT-776)
Information: Ungrouping 1 of 2 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'Approx_adder_W16'
 Implement Synthetic for 'Approx_adder_W16'.
Information: Added key list 'DesignWare' to design 'Approx_adder_W16'. (DDB-72)

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1TS' in the library 'scx3_cmos8rf_lpvt_tt_1p2v_25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Mapping 'Approx_adder_W16_DP_OP_15J48_122_2710_1'

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:07    1709.3      4.33      27.0       6.3                           2215.8560
    0:00:07    1935.4      0.89       3.1       2.6                           2624.9836
    0:00:07    1935.4      0.89       3.1       2.6                           2624.9836
    0:00:07    1935.4      0.89       3.1       2.6                           2624.9836

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:08    1994.4      0.00       0.0       1.8                           2755.0166
    0:00:08    1948.3      0.00       0.0       1.8                           2661.0696
    0:00:08    1948.3      0.00       0.0       1.8                           2661.0696
    0:00:08    1948.3      0.00       0.0       1.8                           2661.0696
    0:00:08    1948.3      0.00       0.0       1.8                           2661.0696
    0:00:08    1948.3      0.00       0.0       1.8                           2661.0696
    0:00:08    1948.3      0.00       0.0       1.8                           2661.0696
    0:00:08    1948.3      0.00       0.0       1.8                           2661.0696
    0:00:08    1948.3      0.00       0.0       1.8                           2661.0696
    0:00:08    1948.3      0.00       0.0       1.8                           2661.0696
    0:00:08    1948.3      0.00       0.0       1.8                           2661.0696
    0:00:08    1948.3      0.00       0.0       1.8                           2661.0696
    0:00:08    1948.3      0.00       0.0       1.8                           2661.0696
    0:00:08    1948.3      0.00       0.0       1.8                           2661.0696
    0:00:08    1948.3      0.00       0.0       1.8                           2661.0696
    0:00:08    1948.3      0.00       0.0       1.8                           2661.0696
    0:00:08    1948.3      0.00       0.0       1.8                           2661.0696
    0:00:08    1948.3      0.00       0.0       1.8                           2661.0696
    0:00:08    1948.3      0.00       0.0       1.8                           2661.0696
    0:00:08    1948.3      0.00       0.0       1.8                           2661.0696


  Beginning Design Rule Fixing  (max_transition)  (max_fanout)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08    1948.3      0.00       0.0       1.8                           2661.0696
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
    0:00:08    1993.0      0.00       0.0       0.0                           2718.9900
    0:00:08    1993.0      0.00       0.0       0.0                           2718.9900


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08    1993.0      0.00       0.0       0.0                           2718.9900
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
    0:00:09    1739.5      0.00       0.0       0.0                           2318.1016
    0:00:09    1739.5      0.00       0.0       0.0                           2318.1016
    0:00:09    1739.5      0.00       0.0       0.0                           2318.1016
    0:00:09    1739.5      0.00       0.0       0.0                           2318.1016
    0:00:09    1739.5      0.00       0.0       0.0                           2318.1016
    0:00:09    1739.5      0.00       0.0       0.0                           2318.1016
    0:00:09    1739.5      0.00       0.0       0.0                           2318.1016
    0:00:09    1739.5      0.00       0.0       0.0                           2318.1016
    0:00:09    1739.5      0.00       0.0       0.0                           2318.1016
    0:00:09    1739.5      0.00       0.0       0.0                           2318.1016
    0:00:09    1739.5      0.00       0.0       0.0                           2318.1016
    0:00:09    1739.5      0.00       0.0       0.0                           2318.1016
    0:00:09    1739.5      0.00       0.0       0.0                           2318.1016
    0:00:09    1739.5      0.00       0.0       0.0                           2318.1016
    0:00:09    1739.5      0.00       0.0       0.0                           2318.1016
    0:00:09    1739.5      0.00       0.0       0.0                           2318.1016
    0:00:09    1739.5      0.00       0.0       0.0                           2318.1016
    0:00:09    1739.5      0.00       0.0       0.0                           2318.1016
    0:00:09    1739.5      0.00       0.0       0.0                           2318.1016
    0:00:09    1739.5      0.00       0.0       0.0                           2318.1016
    0:00:09    1739.5      0.00       0.0       0.0                           2318.1016
    0:00:09    1739.5      0.00       0.0       0.0                           2318.1016

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09    1739.5      0.00       0.0       0.0                           2318.1016
    0:00:09    1549.4      0.00       0.0       0.0                           2032.3749
    0:00:09    1549.4      0.00       0.0       0.0                           2032.3749
    0:00:09    1549.4      0.00       0.0       0.0                           2032.3749
    0:00:10    1549.4      0.00       0.0       0.0                           2030.3081
    0:00:10    1527.8      0.00       0.0       0.0                           2002.2385
    0:00:10    1527.8      0.00       0.0       0.0                           2002.2385
    0:00:10    1527.8      0.00       0.0       0.0                           2002.2385
    0:00:10    1527.8      0.00       0.0       0.0                           2002.2385
    0:00:10    1463.0      0.00       0.0       0.0                           1888.5425
Loading db file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/IBM/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Writing verilog file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/db/SINGLE/Approx_adder_GDAN8M8P4_syn.v'.
Writing ddc file './db/SINGLE/Approx_adder_GDAN8M8P4_syn_mapped.ddc'.
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/db/SINGLE/Approx_adder_GDAN8M8P4_syn.sdf'. (WT-3)
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/simulacion_logica_sintesis/SINGLE/Approx_adder_GDAN8M8P4_syn.sdf'. (WT-3)

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...

Information: Checking unconstrained_endpoints...

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
Running PRESTO HDLC
Compiling source file ./source/Approx_adder.v
Presto compilation completed successfully.
Running PRESTO HDLC
Presto compilation completed successfully.
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/Approx_adder_W16.db'. (DDB-24)
Elaborated 1 design.
Current design is now 'Approx_adder_W16'.
Information: Building the design 'GDA_St_N8_M8_P5'. (HDL-193)
Presto compilation completed successfully.

  Linking design 'Approx_adder_W16'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (2 designs)               /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/Approx_adder_W16.db, etc
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library)
                              /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/IBM/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  dw_foundation.sldb (library)
                              /mnt/vol_NFS_Zener/tools/synopsys/apps/syn/L-2016.03-SP3/libraries/syn/dw_foundation.sldb

Writing ddc file './db/SINGLE/Approx_adder_GDAN8M8P5_syn_unmapped.ddc'.
Using operating conditions 'tt_1p2v_25c' found in library 'scx3_cmos8rf_lpvt_tt_1p2v_25c'.
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)

#   Propagate Constraints from cell BIGGER16.ApproxAdd/ (GDA_St_N8_M8_P5) #
 
****************************************
check_design summary:
Version:     L-2016.03-SP3
Date:        Sun Mar 12 17:12:18 2017
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Cells                                                               1
    Cells do not drive (LINT-1)                                     1
--------------------------------------------------------------------------------

Warning: In design 'Approx_adder_W16', cell 'B_2' does not drive any nets. (LINT-1)
Warning: The -timing_high_effort_script option is ignored.  (OPT-1342)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
Information: Retiming is enabled. SVF file must be used for formal verification. (OPT-1210)

Information: There are 1 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'Approx_adder_W16'

Loaded alib file '../alib-52/scx3_cmos8rf_lpvt_tt_1p2v_25c.db.alib'
Information: Ungrouping hierarchy BIGGER16.ApproxAdd before Pass 1 (OPT-776)
Information: Ungrouping 1 of 2 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'Approx_adder_W16'
 Implement Synthetic for 'Approx_adder_W16'.
Information: Added key list 'DesignWare' to design 'Approx_adder_W16'. (DDB-72)

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1TS' in the library 'scx3_cmos8rf_lpvt_tt_1p2v_25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:06    1290.2      3.05      19.1       1.0                           1487.1536
    0:00:06    1489.0      1.03       5.7       1.0                           1788.9874
    0:00:06    1489.0      1.03       5.7       1.0                           1788.9874
    0:00:07    1489.0      1.03       5.7       1.0                           1788.9874

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:08    1648.8      0.00       0.0       1.0                           2035.3885
    0:00:08    1648.8      0.00       0.0       1.0                           2033.0590
    0:00:08    1648.8      0.00       0.0       1.0                           2033.0590
    0:00:08    1648.8      0.00       0.0       1.0                           2033.0590
    0:00:08    1648.8      0.00       0.0       1.0                           2033.0590
    0:00:08    1648.8      0.00       0.0       1.0                           2033.0590
    0:00:08    1648.8      0.00       0.0       1.0                           2033.0590
    0:00:08    1648.8      0.00       0.0       1.0                           2033.0590
    0:00:08    1648.8      0.00       0.0       1.0                           2033.0590
    0:00:08    1648.8      0.00       0.0       1.0                           2033.0590
    0:00:08    1648.8      0.00       0.0       1.0                           2033.0590
    0:00:08    1648.8      0.00       0.0       1.0                           2033.0590
    0:00:08    1648.8      0.00       0.0       1.0                           2033.0590
    0:00:08    1648.8      0.00       0.0       1.0                           2033.0590
    0:00:08    1648.8      0.00       0.0       1.0                           2033.0590
    0:00:08    1648.8      0.00       0.0       1.0                           2033.0590
    0:00:08    1648.8      0.00       0.0       1.0                           2033.0590
    0:00:08    1648.8      0.00       0.0       1.0                           2033.0590
    0:00:08    1648.8      0.00       0.0       1.0                           2033.0590
    0:00:08    1648.8      0.00       0.0       1.0                           2033.0590


  Beginning Design Rule Fixing  (max_fanout)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08    1648.8      0.00       0.0       1.0                           2033.0590
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:08    1684.8      0.00       0.0       0.0                           2088.0837
    0:00:08    1684.8      0.00       0.0       0.0                           2088.0837


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08    1684.8      0.00       0.0       0.0                           2088.0837
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
    0:00:08    1640.2      0.00       0.0       0.0                           1985.0414
    0:00:08    1640.2      0.00       0.0       0.0                           1985.0414
    0:00:08    1640.2      0.00       0.0       0.0                           1985.0414
    0:00:09    1633.0      0.00       0.0       0.0                           1966.7345
    0:00:09    1633.0      0.00       0.0       0.0                           1966.7345
    0:00:09    1633.0      0.00       0.0       0.0                           1966.7345
    0:00:09    1633.0      0.00       0.0       0.0                           1966.7345
    0:00:09    1633.0      0.00       0.0       0.0                           1966.7345
    0:00:09    1633.0      0.00       0.0       0.0                           1966.7345
    0:00:09    1633.0      0.00       0.0       0.0                           1966.7345
    0:00:09    1633.0      0.00       0.0       0.0                           1966.7345
    0:00:09    1633.0      0.00       0.0       0.0                           1966.7345
    0:00:09    1633.0      0.00       0.0       0.0                           1966.7345
    0:00:09    1633.0      0.00       0.0       0.0                           1966.7345
    0:00:09    1633.0      0.00       0.0       0.0                           1966.7345
    0:00:09    1633.0      0.00       0.0       0.0                           1966.7345
    0:00:09    1633.0      0.00       0.0       0.0                           1966.7345
    0:00:09    1633.0      0.00       0.0       0.0                           1966.7345
    0:00:09    1633.0      0.00       0.0       0.0                           1966.7345
    0:00:09    1633.0      0.00       0.0       0.0                           1966.7345
    0:00:09    1633.0      0.00       0.0       0.0                           1966.7345
    0:00:09    1633.0      0.00       0.0       0.0                           1966.7345

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09    1633.0      0.00       0.0       0.0                           1966.7345
    0:00:09    1609.9      0.00       0.0       0.0                           1950.7899
    0:00:09    1609.9      0.00       0.0       0.0                           1950.7899
    0:00:09    1609.9      0.00       0.0       0.0                           1950.7899
    0:00:09    1609.9      0.00       0.0       0.0                           1948.7233
    0:00:09    1582.6      0.00       0.0       0.0                           1907.2745
    0:00:09    1582.6      0.00       0.0       0.0                           1907.2745
    0:00:09    1582.6      0.00       0.0       0.0                           1907.2745
    0:00:09    1582.6      0.00       0.0       0.0                           1907.2745
    0:00:10    1530.7      0.00       0.0       0.0                           1811.4976
Loading db file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/IBM/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Writing verilog file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/db/SINGLE/Approx_adder_GDAN8M8P5_syn.v'.
Writing ddc file './db/SINGLE/Approx_adder_GDAN8M8P5_syn_mapped.ddc'.
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/db/SINGLE/Approx_adder_GDAN8M8P5_syn.sdf'. (WT-3)
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/simulacion_logica_sintesis/SINGLE/Approx_adder_GDAN8M8P5_syn.sdf'. (WT-3)

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...

Information: Checking unconstrained_endpoints...

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
Running PRESTO HDLC
Compiling source file ./source/Approx_adder.v
Presto compilation completed successfully.
Running PRESTO HDLC
Presto compilation completed successfully.
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/Approx_adder_W16.db'. (DDB-24)
Elaborated 1 design.
Current design is now 'Approx_adder_W16'.
Information: Building the design 'GDA_St_N8_M8_P6'. (HDL-193)
Presto compilation completed successfully.

  Linking design 'Approx_adder_W16'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (2 designs)               /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/Approx_adder_W16.db, etc
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library)
                              /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/IBM/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  dw_foundation.sldb (library)
                              /mnt/vol_NFS_Zener/tools/synopsys/apps/syn/L-2016.03-SP3/libraries/syn/dw_foundation.sldb

Writing ddc file './db/SINGLE/Approx_adder_GDAN8M8P6_syn_unmapped.ddc'.
Using operating conditions 'tt_1p2v_25c' found in library 'scx3_cmos8rf_lpvt_tt_1p2v_25c'.
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)

#   Propagate Constraints from cell BIGGER16.ApproxAdd/ (GDA_St_N8_M8_P6) #
 
****************************************
check_design summary:
Version:     L-2016.03-SP3
Date:        Sun Mar 12 17:12:30 2017
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Cells                                                               1
    Cells do not drive (LINT-1)                                     1
--------------------------------------------------------------------------------

Warning: In design 'Approx_adder_W16', cell 'B_2' does not drive any nets. (LINT-1)
Warning: The -timing_high_effort_script option is ignored.  (OPT-1342)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
Information: Retiming is enabled. SVF file must be used for formal verification. (OPT-1210)

Information: There are 1 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'Approx_adder_W16'

Loaded alib file '../alib-52/scx3_cmos8rf_lpvt_tt_1p2v_25c.db.alib'
Information: Ungrouping hierarchy BIGGER16.ApproxAdd before Pass 1 (OPT-776)
Information: Ungrouping 1 of 2 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'Approx_adder_W16'
 Implement Synthetic for 'Approx_adder_W16'.
Information: Added key list 'DesignWare' to design 'Approx_adder_W16'. (DDB-72)

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1TS' in the library 'scx3_cmos8rf_lpvt_tt_1p2v_25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:06    1271.5      2.96      20.2       2.0                           1505.6765
    0:00:06    1424.2      1.55       7.0       2.0                           1740.8143
    0:00:06    1424.2      1.55       7.0       2.0                           1740.8143
    0:00:07    1424.2      1.55       7.0       2.0                           1740.8143

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:07    1761.1      0.00       0.0       2.0                           2329.3604
    0:00:08    1751.0      0.00       0.0       2.0                           2306.9497
    0:00:08    1751.0      0.00       0.0       2.0                           2306.9497
    0:00:08    1751.0      0.00       0.0       2.0                           2306.9497
    0:00:08    1751.0      0.00       0.0       2.0                           2306.9497
    0:00:08    1751.0      0.00       0.0       2.0                           2306.9497
    0:00:08    1751.0      0.00       0.0       2.0                           2306.9497
    0:00:08    1751.0      0.00       0.0       2.0                           2306.9497
    0:00:08    1751.0      0.00       0.0       2.0                           2306.9497
    0:00:08    1751.0      0.00       0.0       2.0                           2306.9497
    0:00:08    1751.0      0.00       0.0       2.0                           2306.9497
    0:00:08    1751.0      0.00       0.0       2.0                           2306.9497
    0:00:08    1751.0      0.00       0.0       2.0                           2306.9497
    0:00:08    1751.0      0.00       0.0       2.0                           2306.9497
    0:00:08    1751.0      0.00       0.0       2.0                           2306.9497
    0:00:08    1751.0      0.00       0.0       2.0                           2306.9497
    0:00:08    1751.0      0.00       0.0       2.0                           2306.9497
    0:00:08    1751.0      0.00       0.0       2.0                           2306.9497
    0:00:08    1751.0      0.00       0.0       2.0                           2306.9497
    0:00:08    1751.0      0.00       0.0       2.0                           2306.9497


  Beginning Design Rule Fixing  (max_fanout)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08    1751.0      0.00       0.0       2.0                           2306.9497
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
    0:00:08    1789.9      0.00       0.0       0.0                           2365.6948
    0:00:08    1789.9      0.00       0.0       0.0                           2365.6948


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08    1789.9      0.00       0.0       0.0                           2365.6948
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
    0:00:08    1680.5      0.00       0.0       0.0                           2146.6262
    0:00:08    1680.5      0.00       0.0       0.0                           2146.6262
    0:00:08    1680.5      0.00       0.0       0.0                           2146.6262
    0:00:08    1680.5      0.00       0.0       0.0                           2146.6262
    0:00:08    1680.5      0.00       0.0       0.0                           2146.6262
    0:00:08    1680.5      0.00       0.0       0.0                           2146.6262
    0:00:08    1680.5      0.00       0.0       0.0                           2146.6262
    0:00:08    1680.5      0.00       0.0       0.0                           2146.6262
    0:00:08    1680.5      0.00       0.0       0.0                           2146.6262
    0:00:08    1680.5      0.00       0.0       0.0                           2146.6262
    0:00:08    1680.5      0.00       0.0       0.0                           2146.6262
    0:00:08    1680.5      0.00       0.0       0.0                           2146.6262
    0:00:08    1680.5      0.00       0.0       0.0                           2146.6262
    0:00:08    1680.5      0.00       0.0       0.0                           2146.6262
    0:00:08    1680.5      0.00       0.0       0.0                           2146.6262
    0:00:08    1680.5      0.00       0.0       0.0                           2146.6262
    0:00:08    1680.5      0.00       0.0       0.0                           2146.6262
    0:00:08    1680.5      0.00       0.0       0.0                           2146.6262
    0:00:08    1680.5      0.00       0.0       0.0                           2146.6262
    0:00:08    1680.5      0.00       0.0       0.0                           2146.6262
    0:00:08    1680.5      0.00       0.0       0.0                           2146.6262
    0:00:08    1680.5      0.00       0.0       0.0                           2146.6262

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08    1680.5      0.00       0.0       0.0                           2146.6262
    0:00:09    1615.7      0.00       0.0       0.0                           2044.7020
    0:00:09    1615.7      0.00       0.0       0.0                           2044.7020
    0:00:09    1615.7      0.00       0.0       0.0                           2044.7020
    0:00:09    1615.7      0.00       0.0       0.0                           2043.4274
    0:00:09    1595.5      0.00       0.0       0.0                           2011.0676
    0:00:09    1595.5      0.00       0.0       0.0                           2011.0676
    0:00:09    1595.5      0.00       0.0       0.0                           2011.0676
    0:00:09    1595.5      0.00       0.0       0.0                           2011.0676
    0:00:09    1548.0      0.00       0.0       0.0                           1934.9814
Loading db file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/IBM/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Writing verilog file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/db/SINGLE/Approx_adder_GDAN8M8P6_syn.v'.
Writing ddc file './db/SINGLE/Approx_adder_GDAN8M8P6_syn_mapped.ddc'.
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/db/SINGLE/Approx_adder_GDAN8M8P6_syn.sdf'. (WT-3)
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/simulacion_logica_sintesis/SINGLE/Approx_adder_GDAN8M8P6_syn.sdf'. (WT-3)

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...

Information: Checking unconstrained_endpoints...

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
Running PRESTO HDLC
Compiling source file ./source/Approx_adder.v
Presto compilation completed successfully.
Running PRESTO HDLC
Presto compilation completed successfully.
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/Approx_adder_W16.db'. (DDB-24)
Elaborated 1 design.
Current design is now 'Approx_adder_W16'.
Information: Building the design 'GeAr_N8_R1_P1'. (HDL-193)
Presto compilation completed successfully.

  Linking design 'Approx_adder_W16'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (2 designs)               /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/Approx_adder_W16.db, etc
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library)
                              /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/IBM/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  dw_foundation.sldb (library)
                              /mnt/vol_NFS_Zener/tools/synopsys/apps/syn/L-2016.03-SP3/libraries/syn/dw_foundation.sldb

Writing ddc file './db/SINGLE/Approx_adder_GeArN8R1P1_syn_unmapped.ddc'.
Using operating conditions 'tt_1p2v_25c' found in library 'scx3_cmos8rf_lpvt_tt_1p2v_25c'.
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)

#   Propagate Constraints from cell BIGGER16.ApproxAdd/ (GeAr_N8_R1_P1) #
 
****************************************
check_design summary:
Version:     L-2016.03-SP3
Date:        Sun Mar 12 17:12:43 2017
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Cells                                                               1
    Cells do not drive (LINT-1)                                     1
--------------------------------------------------------------------------------

Warning: In design 'Approx_adder_W16', cell 'B_2' does not drive any nets. (LINT-1)
Warning: The -timing_high_effort_script option is ignored.  (OPT-1342)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
Information: Retiming is enabled. SVF file must be used for formal verification. (OPT-1210)

Information: There are 1 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'Approx_adder_W16'

Loaded alib file '../alib-52/scx3_cmos8rf_lpvt_tt_1p2v_25c.db.alib'
Information: Ungrouping hierarchy BIGGER16.ApproxAdd before Pass 1 (OPT-776)
Information: Ungrouping 1 of 2 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'Approx_adder_W16'
Information: Added key list 'DesignWare' to design 'Approx_adder_W16'. (DDB-72)
 Implement Synthetic for 'Approx_adder_W16'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1TS' in the library 'scx3_cmos8rf_lpvt_tt_1p2v_25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:06    1009.4      4.38      26.2       0.0                           1210.0894
    0:00:06    1131.8      1.25       5.0       0.0                           1399.2893
    0:00:06    1131.8      1.25       5.0       0.0                           1399.2893
    0:00:07    1131.8      1.25       5.0       0.0                           1399.2893

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:08    1365.1      0.00       0.0       0.0                           1780.2643
    0:00:08    1365.1      0.00       0.0       0.0                           1772.6229
    0:00:08    1365.1      0.00       0.0       0.0                           1772.6229
    0:00:08    1365.1      0.00       0.0       0.0                           1772.6229
    0:00:08    1365.1      0.00       0.0       0.0                           1772.6229
    0:00:08    1365.1      0.00       0.0       0.0                           1772.6229
    0:00:08    1365.1      0.00       0.0       0.0                           1772.6229
    0:00:08    1365.1      0.00       0.0       0.0                           1772.6229
    0:00:08    1365.1      0.00       0.0       0.0                           1772.6229
    0:00:08    1365.1      0.00       0.0       0.0                           1772.6229
    0:00:08    1365.1      0.00       0.0       0.0                           1772.6229
    0:00:08    1365.1      0.00       0.0       0.0                           1772.6229
    0:00:08    1365.1      0.00       0.0       0.0                           1772.6229
    0:00:08    1365.1      0.00       0.0       0.0                           1772.6229
    0:00:08    1365.1      0.00       0.0       0.0                           1772.6229
    0:00:08    1365.1      0.00       0.0       0.0                           1772.6229
    0:00:08    1365.1      0.00       0.0       0.0                           1772.6229
    0:00:08    1365.1      0.00       0.0       0.0                           1772.6229
    0:00:08    1365.1      0.00       0.0       0.0                           1772.6229
    0:00:08    1365.1      0.00       0.0       0.0                           1772.6229
    0:00:08    1365.1      0.00       0.0       0.0                           1772.6229
    0:00:08    1365.1      0.00       0.0       0.0                           1772.6229


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08    1365.1      0.00       0.0       0.0                           1772.6229
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
    0:00:08    1310.4      0.00       0.0       0.0                           1657.3807
    0:00:08    1310.4      0.00       0.0       0.0                           1657.3807
    0:00:08    1310.4      0.00       0.0       0.0                           1657.3807
    0:00:09    1310.4      0.00       0.0       0.0                           1657.3807
    0:00:09    1310.4      0.00       0.0       0.0                           1657.3807
    0:00:09    1310.4      0.00       0.0       0.0                           1657.3807
    0:00:09    1310.4      0.00       0.0       0.0                           1657.3807
    0:00:09    1310.4      0.00       0.0       0.0                           1657.3807
    0:00:09    1310.4      0.00       0.0       0.0                           1657.3807
    0:00:09    1310.4      0.00       0.0       0.0                           1657.3807
    0:00:09    1310.4      0.00       0.0       0.0                           1657.3807
    0:00:09    1310.4      0.00       0.0       0.0                           1657.3807
    0:00:09    1310.4      0.00       0.0       0.0                           1657.3807
    0:00:09    1310.4      0.00       0.0       0.0                           1657.3807
    0:00:09    1310.4      0.00       0.0       0.0                           1657.3807
    0:00:09    1310.4      0.00       0.0       0.0                           1657.3807
    0:00:09    1310.4      0.00       0.0       0.0                           1657.3807
    0:00:09    1310.4      0.00       0.0       0.0                           1657.3807
    0:00:09    1310.4      0.00       0.0       0.0                           1657.3807
    0:00:09    1310.4      0.00       0.0       0.0                           1657.3807
    0:00:09    1310.4      0.00       0.0       0.0                           1657.3807
    0:00:09    1310.4      0.00       0.0       0.0                           1657.3807

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09    1310.4      0.00       0.0       0.0                           1657.3807
    0:00:09    1258.6      0.00       0.0       0.0                           1615.0247
    0:00:09    1258.6      0.00       0.0       0.0                           1615.0247
    0:00:09    1258.6      0.00       0.0       0.0                           1615.0247
    0:00:09    1258.6      0.00       0.0       0.0                           1608.6942
    0:00:09    1257.1      0.00       0.0       0.0                           1604.2843
    0:00:09    1257.1      0.00       0.0       0.0                           1604.2843
    0:00:09    1257.1      0.00       0.0       0.0                           1604.2843
    0:00:09    1257.1      0.00       0.0       0.0                           1604.2843
    0:00:10    1211.0      0.00       0.0       0.0                           1519.7346
Loading db file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/IBM/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Writing verilog file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/db/SINGLE/Approx_adder_GeArN8R1P1_syn.v'.
Writing ddc file './db/SINGLE/Approx_adder_GeArN8R1P1_syn_mapped.ddc'.
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/db/SINGLE/Approx_adder_GeArN8R1P1_syn.sdf'. (WT-3)
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/simulacion_logica_sintesis/SINGLE/Approx_adder_GeArN8R1P1_syn.sdf'. (WT-3)

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...

Information: Checking unconstrained_endpoints...

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
Running PRESTO HDLC
Compiling source file ./source/Approx_adder.v
Presto compilation completed successfully.
Running PRESTO HDLC
Presto compilation completed successfully.
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/Approx_adder_W16.db'. (DDB-24)
Elaborated 1 design.
Current design is now 'Approx_adder_W16'.
Information: Building the design 'GeAr_N8_R1_P2'. (HDL-193)
Presto compilation completed successfully.

  Linking design 'Approx_adder_W16'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (2 designs)               /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/Approx_adder_W16.db, etc
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library)
                              /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/IBM/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  dw_foundation.sldb (library)
                              /mnt/vol_NFS_Zener/tools/synopsys/apps/syn/L-2016.03-SP3/libraries/syn/dw_foundation.sldb

Writing ddc file './db/SINGLE/Approx_adder_GeArN8R1P2_syn_unmapped.ddc'.
Using operating conditions 'tt_1p2v_25c' found in library 'scx3_cmos8rf_lpvt_tt_1p2v_25c'.
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)

#   Propagate Constraints from cell BIGGER16.ApproxAdd/ (GeAr_N8_R1_P2) #
 
****************************************
check_design summary:
Version:     L-2016.03-SP3
Date:        Sun Mar 12 17:12:55 2017
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Cells                                                               1
    Cells do not drive (LINT-1)                                     1
--------------------------------------------------------------------------------

Warning: In design 'Approx_adder_W16', cell 'B_2' does not drive any nets. (LINT-1)
Warning: The -timing_high_effort_script option is ignored.  (OPT-1342)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
Information: Retiming is enabled. SVF file must be used for formal verification. (OPT-1210)

Information: There are 1 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'Approx_adder_W16'

Loaded alib file '../alib-52/scx3_cmos8rf_lpvt_tt_1p2v_25c.db.alib'
Information: Ungrouping hierarchy BIGGER16.ApproxAdd before Pass 1 (OPT-776)
Information: Ungrouping 1 of 2 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'Approx_adder_W16'
Information: Added key list 'DesignWare' to design 'Approx_adder_W16'. (DDB-72)
 Implement Synthetic for 'Approx_adder_W16'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1TS' in the library 'scx3_cmos8rf_lpvt_tt_1p2v_25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:07    1147.7      6.41      36.0       4.6                           1330.3500
    0:00:07    1346.4      2.08      11.0       4.1                           1630.1199
    0:00:07    1346.4      2.08      11.0       4.1                           1630.1199
    0:00:07    1346.4      2.08      11.0       4.1                           1630.1199

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:08    1621.4      0.00       0.0       2.6                           2098.0547
    0:00:08    1598.4      0.00       0.0       2.5                           2050.2913
    0:00:08    1598.4      0.00       0.0       2.5                           2050.2913
    0:00:08    1598.4      0.00       0.0       2.5                           2050.2913
    0:00:08    1598.4      0.00       0.0       2.5                           2050.2913
    0:00:08    1598.4      0.00       0.0       2.5                           2050.2913
    0:00:08    1598.4      0.00       0.0       2.5                           2050.2913
    0:00:08    1598.4      0.00       0.0       2.5                           2050.2913
    0:00:08    1598.4      0.00       0.0       2.5                           2050.2913
    0:00:08    1598.4      0.00       0.0       2.5                           2050.2913
    0:00:08    1598.4      0.00       0.0       2.5                           2050.2913
    0:00:08    1598.4      0.00       0.0       2.5                           2050.2913
    0:00:08    1598.4      0.00       0.0       2.5                           2050.2913
    0:00:08    1598.4      0.00       0.0       2.5                           2050.2913
    0:00:08    1598.4      0.00       0.0       2.5                           2050.2913
    0:00:08    1598.4      0.00       0.0       2.5                           2050.2913
    0:00:08    1598.4      0.00       0.0       2.5                           2050.2913
    0:00:08    1598.4      0.00       0.0       2.5                           2050.2913
    0:00:08    1598.4      0.00       0.0       2.5                           2050.2913
    0:00:08    1598.4      0.00       0.0       2.5                           2050.2913


  Beginning Design Rule Fixing  (max_transition)  (max_fanout)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08    1598.4      0.00       0.0       2.5                           2050.2913
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
    0:00:08    1618.6      0.00       0.0       0.0                           2080.9875
    0:00:08    1618.6      0.00       0.0       0.0                           2080.9875


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08    1618.6      0.00       0.0       0.0                           2080.9875
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
    0:00:09    1474.6      0.00       0.0       0.0                           1824.1560
    0:00:09    1474.6      0.00       0.0       0.0                           1824.1560
    0:00:09    1474.6      0.00       0.0       0.0                           1824.1560
    0:00:09    1467.4      0.00       0.0       0.0                           1805.8491
    0:00:09    1467.4      0.00       0.0       0.0                           1805.8491
    0:00:09    1467.4      0.00       0.0       0.0                           1805.8491
    0:00:09    1467.4      0.00       0.0       0.0                           1805.8491
    0:00:09    1467.4      0.00       0.0       0.0                           1805.8491
    0:00:09    1467.4      0.00       0.0       0.0                           1805.8491
    0:00:09    1467.4      0.00       0.0       0.0                           1805.8491
    0:00:09    1467.4      0.00       0.0       0.0                           1805.8491
    0:00:09    1467.4      0.00       0.0       0.0                           1805.8491
    0:00:09    1467.4      0.00       0.0       0.0                           1805.8491
    0:00:09    1467.4      0.00       0.0       0.0                           1805.8491
    0:00:09    1467.4      0.00       0.0       0.0                           1805.8491
    0:00:09    1467.4      0.00       0.0       0.0                           1805.8491
    0:00:09    1467.4      0.00       0.0       0.0                           1805.8491
    0:00:09    1467.4      0.00       0.0       0.0                           1805.8491
    0:00:09    1467.4      0.00       0.0       0.0                           1805.8491
    0:00:09    1467.4      0.00       0.0       0.0                           1805.8491
    0:00:09    1467.4      0.00       0.0       0.0                           1805.8491
    0:00:09    1467.4      0.00       0.0       0.0                           1805.8491

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09    1467.4      0.00       0.0       0.0                           1805.8491
    0:00:09    1415.5      0.00       0.0       0.0                           1729.2778
    0:00:09    1415.5      0.00       0.0       0.0                           1729.2778
    0:00:09    1415.5      0.00       0.0       0.0                           1729.2778
    0:00:10    1415.5      0.00       0.0       0.0                           1727.2112
    0:00:10    1409.8      0.00       0.0       0.0                           1713.2131
    0:00:10    1409.8      0.00       0.0       0.0                           1713.2131
    0:00:10    1409.8      0.00       0.0       0.0                           1713.2131
    0:00:10    1409.8      0.00       0.0       0.0                           1713.2131
    0:00:10    1383.8      0.00       0.0       0.0                           1665.7699
Loading db file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/IBM/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Writing verilog file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/db/SINGLE/Approx_adder_GeArN8R1P2_syn.v'.
Writing ddc file './db/SINGLE/Approx_adder_GeArN8R1P2_syn_mapped.ddc'.
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/db/SINGLE/Approx_adder_GeArN8R1P2_syn.sdf'. (WT-3)
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/simulacion_logica_sintesis/SINGLE/Approx_adder_GeArN8R1P2_syn.sdf'. (WT-3)

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...

Information: Checking unconstrained_endpoints...

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
Running PRESTO HDLC
Compiling source file ./source/Approx_adder.v
Presto compilation completed successfully.
Running PRESTO HDLC
Presto compilation completed successfully.
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/Approx_adder_W16.db'. (DDB-24)
Elaborated 1 design.
Current design is now 'Approx_adder_W16'.
Information: Building the design 'GeAr_N8_R1_P3'. (HDL-193)
Presto compilation completed successfully.

  Linking design 'Approx_adder_W16'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (2 designs)               /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/Approx_adder_W16.db, etc
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library)
                              /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/IBM/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  dw_foundation.sldb (library)
                              /mnt/vol_NFS_Zener/tools/synopsys/apps/syn/L-2016.03-SP3/libraries/syn/dw_foundation.sldb

Writing ddc file './db/SINGLE/Approx_adder_GeArN8R1P3_syn_unmapped.ddc'.
Using operating conditions 'tt_1p2v_25c' found in library 'scx3_cmos8rf_lpvt_tt_1p2v_25c'.
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)

#   Propagate Constraints from cell BIGGER16.ApproxAdd/ (GeAr_N8_R1_P3) #
 
****************************************
check_design summary:
Version:     L-2016.03-SP3
Date:        Sun Mar 12 17:13:08 2017
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Cells                                                               1
    Cells do not drive (LINT-1)                                     1
--------------------------------------------------------------------------------

Warning: In design 'Approx_adder_W16', cell 'B_2' does not drive any nets. (LINT-1)
Warning: The -timing_high_effort_script option is ignored.  (OPT-1342)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
Information: Retiming is enabled. SVF file must be used for formal verification. (OPT-1210)

Information: There are 1 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'Approx_adder_W16'

Loaded alib file '../alib-52/scx3_cmos8rf_lpvt_tt_1p2v_25c.db.alib'
Information: Ungrouping hierarchy BIGGER16.ApproxAdd before Pass 1 (OPT-776)
Information: Ungrouping 1 of 2 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'Approx_adder_W16'
Information: Added key list 'DesignWare' to design 'Approx_adder_W16'. (DDB-72)
 Implement Synthetic for 'Approx_adder_W16'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1TS' in the library 'scx3_cmos8rf_lpvt_tt_1p2v_25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Mapping 'Approx_adder_W16_DP_OP_24J53_122_4161_1'

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:06    1507.7      4.29      21.6       4.0                           2090.6653
    0:00:06    1719.4      1.17       4.4       1.7                           2490.8848
    0:00:06    1719.4      1.17       4.4       1.7                           2490.8848
    0:00:07    1719.4      1.17       4.4       1.7                           2490.8848

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:08    1954.1      0.00       0.0       1.3                           2937.0173
    0:00:08    1931.0      0.00       0.0       1.3                           2884.0112
    0:00:08    1931.0      0.00       0.0       1.3                           2884.0112
    0:00:08    1931.0      0.00       0.0       1.3                           2884.0112
    0:00:08    1931.0      0.00       0.0       1.3                           2884.0112
    0:00:08    1931.0      0.00       0.0       1.3                           2884.0112
    0:00:08    1931.0      0.00       0.0       1.3                           2884.0112
    0:00:08    1931.0      0.00       0.0       1.3                           2884.0112
    0:00:08    1931.0      0.00       0.0       1.3                           2884.0112
    0:00:08    1931.0      0.00       0.0       1.3                           2884.0112
    0:00:08    1931.0      0.00       0.0       1.3                           2884.0112
    0:00:08    1931.0      0.00       0.0       1.3                           2884.0112
    0:00:08    1931.0      0.00       0.0       1.3                           2884.0112
    0:00:08    1931.0      0.00       0.0       1.3                           2884.0112
    0:00:08    1931.0      0.00       0.0       1.3                           2884.0112
    0:00:08    1931.0      0.00       0.0       1.3                           2884.0112
    0:00:08    1931.0      0.00       0.0       1.3                           2884.0112
    0:00:08    1931.0      0.00       0.0       1.3                           2884.0112
    0:00:08    1931.0      0.00       0.0       1.3                           2884.0112
    0:00:08    1931.0      0.00       0.0       1.3                           2884.0112


  Beginning Design Rule Fixing  (max_transition)  (max_fanout)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08    1931.0      0.00       0.0       1.3                           2884.0112
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
    0:00:08    1967.0      0.00       0.0       0.0                           2934.1096
    0:00:08    1967.0      0.00       0.0       0.0                           2934.1096


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08    1967.0      0.00       0.0       0.0                           2934.1096
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
    0:00:08    1795.7      0.00       0.0       0.0                           2659.1951
    0:00:08    1795.7      0.00       0.0       0.0                           2659.1951
    0:00:08    1795.7      0.00       0.0       0.0                           2659.1951
    0:00:09    1787.0      0.00       0.0       0.0                           2640.7817
    0:00:09    1787.0      0.00       0.0       0.0                           2640.7817
    0:00:09    1787.0      0.00       0.0       0.0                           2640.7817
    0:00:09    1787.0      0.00       0.0       0.0                           2640.7817
    0:00:09    1787.0      0.00       0.0       0.0                           2640.7817
    0:00:09    1787.0      0.00       0.0       0.0                           2640.7817
    0:00:09    1787.0      0.00       0.0       0.0                           2640.7817
    0:00:09    1787.0      0.00       0.0       0.0                           2640.7817
    0:00:09    1787.0      0.00       0.0       0.0                           2640.7817
    0:00:09    1787.0      0.00       0.0       0.0                           2640.7817
    0:00:09    1787.0      0.00       0.0       0.0                           2640.7817
    0:00:09    1787.0      0.00       0.0       0.0                           2640.7817
    0:00:09    1787.0      0.00       0.0       0.0                           2640.7817
    0:00:09    1787.0      0.00       0.0       0.0                           2640.7817
    0:00:09    1787.0      0.00       0.0       0.0                           2640.7817
    0:00:09    1787.0      0.00       0.0       0.0                           2640.7817
    0:00:09    1787.0      0.00       0.0       0.0                           2640.7817
    0:00:09    1787.0      0.00       0.0       0.0                           2640.7817
    0:00:09    1787.0      0.00       0.0       0.0                           2640.7817

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09    1787.0      0.00       0.0       0.0                           2640.7817
    0:00:09    1693.4      0.00       0.0       0.0                           2505.5576
    0:00:09    1693.4      0.00       0.0       0.0                           2505.5576
    0:00:09    1693.4      0.00       0.0       0.0                           2505.5576
    0:00:09    1693.4      0.00       0.0       0.0                           2504.2832
    0:00:09    1687.7      0.00       0.0       0.0                           2495.2305
    0:00:09    1687.7      0.00       0.0       0.0                           2495.2305
    0:00:09    1687.7      0.00       0.0       0.0                           2495.2305
    0:00:09    1687.7      0.00       0.0       0.0                           2495.2305
    0:00:10    1615.7      0.00       0.0       0.0                           2386.6455
Loading db file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/IBM/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Writing verilog file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/db/SINGLE/Approx_adder_GeArN8R1P3_syn.v'.
Writing ddc file './db/SINGLE/Approx_adder_GeArN8R1P3_syn_mapped.ddc'.
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/db/SINGLE/Approx_adder_GeArN8R1P3_syn.sdf'. (WT-3)
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/simulacion_logica_sintesis/SINGLE/Approx_adder_GeArN8R1P3_syn.sdf'. (WT-3)

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...

Information: Checking unconstrained_endpoints...

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
Running PRESTO HDLC
Compiling source file ./source/Approx_adder.v
Presto compilation completed successfully.
Running PRESTO HDLC
Presto compilation completed successfully.
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/Approx_adder_W16.db'. (DDB-24)
Elaborated 1 design.
Current design is now 'Approx_adder_W16'.
Information: Building the design 'GeAr_N8_R1_P4'. (HDL-193)
Presto compilation completed successfully.

  Linking design 'Approx_adder_W16'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (2 designs)               /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/Approx_adder_W16.db, etc
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library)
                              /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/IBM/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  dw_foundation.sldb (library)
                              /mnt/vol_NFS_Zener/tools/synopsys/apps/syn/L-2016.03-SP3/libraries/syn/dw_foundation.sldb

Writing ddc file './db/SINGLE/Approx_adder_GeArN8R1P4_syn_unmapped.ddc'.
Using operating conditions 'tt_1p2v_25c' found in library 'scx3_cmos8rf_lpvt_tt_1p2v_25c'.
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)

#   Propagate Constraints from cell BIGGER16.ApproxAdd/ (GeAr_N8_R1_P4) #
 
****************************************
check_design summary:
Version:     L-2016.03-SP3
Date:        Sun Mar 12 17:13:20 2017
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Cells                                                               1
    Cells do not drive (LINT-1)                                     1
--------------------------------------------------------------------------------

Warning: In design 'Approx_adder_W16', cell 'B_2' does not drive any nets. (LINT-1)
Warning: The -timing_high_effort_script option is ignored.  (OPT-1342)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
Information: Retiming is enabled. SVF file must be used for formal verification. (OPT-1210)

Information: There are 1 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'Approx_adder_W16'

Loaded alib file '../alib-52/scx3_cmos8rf_lpvt_tt_1p2v_25c.db.alib'
Information: Ungrouping hierarchy BIGGER16.ApproxAdd before Pass 1 (OPT-776)
Information: Ungrouping 1 of 2 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'Approx_adder_W16'
 Implement Synthetic for 'Approx_adder_W16'.
Information: Added key list 'DesignWare' to design 'Approx_adder_W16'. (DDB-72)

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1TS' in the library 'scx3_cmos8rf_lpvt_tt_1p2v_25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Mapping 'Approx_adder_W16_DP_OP_21J54_122_5869_1'

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:07    1680.5      6.33      41.2      10.5                           2396.7295
    0:00:07    1918.1      1.97       9.7       4.8                           2867.1653
    0:00:07    1918.1      1.97       9.7       4.8                           2867.1653
    0:00:08    1918.1      1.97       9.7       4.8                           2867.1653

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:08    1885.0      0.61       1.5       0.9                           2895.7512
    0:00:09    1885.0      0.61       1.5       0.9                           2899.2566
    0:00:09    1885.0      0.61       1.5       0.9                           2899.2566
    0:00:09    2184.5      0.40       0.9       0.9                           3297.3428
    0:00:09    2184.5      0.40       0.9       0.9                           3297.3428
    0:00:09    2209.0      0.35       0.7       0.9                           3338.6594
    0:00:09    2209.0      0.35       0.7       0.9                           3338.6594
    0:00:09    2449.4      0.21       0.4       0.9                           3616.5669
    0:00:09    2449.4      0.21       0.4       0.9                           3616.5669
    0:00:09    2482.6      0.00       0.0       1.0                           3652.8801
    0:00:09    2482.6      0.00       0.0       1.0                           3652.8801
    0:00:09    2482.6      0.00       0.0       1.0                           3652.8801
    0:00:09    2482.6      0.00       0.0       1.0                           3652.8801
    0:00:09    2482.6      0.00       0.0       1.0                           3652.8801
    0:00:09    2482.6      0.00       0.0       1.0                           3652.8801
    0:00:09    2482.6      0.00       0.0       1.0                           3652.8801
    0:00:09    2482.6      0.00       0.0       1.0                           3652.8801
    0:00:09    2482.6      0.00       0.0       1.0                           3652.8801
    0:00:09    2482.6      0.00       0.0       1.0                           3652.8801
    0:00:09    2482.6      0.00       0.0       1.0                           3652.8801


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09    2482.6      0.00       0.0       1.0                           3652.8801
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
    0:00:09    2466.7      0.00       0.0       0.0                           3626.4751
    0:00:09    2466.7      0.00       0.0       0.0                           3626.4751


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09    2466.7      0.00       0.0       0.0                           3626.4751
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
    0:00:10    2067.8      0.00       0.0       0.0                           2963.2192
    0:00:10    2067.8      0.00       0.0       0.0                           2963.2192
    0:00:10    2067.8      0.00       0.0       0.0                           2963.2192
    0:00:10    2047.7      0.00       0.0       0.0                           2923.0574
    0:00:10    2047.7      0.00       0.0       0.0                           2923.0574
    0:00:10    2047.7      0.00       0.0       0.0                           2923.0574
    0:00:10    2047.7      0.00       0.0       0.0                           2923.0574
    0:00:10    2047.7      0.00       0.0       0.0                           2923.0574
    0:00:10    2047.7      0.00       0.0       0.0                           2923.0574
    0:00:10    2047.7      0.00       0.0       0.0                           2923.0574
    0:00:10    2047.7      0.00       0.0       0.0                           2923.0574
    0:00:10    2047.7      0.00       0.0       0.0                           2923.0574
    0:00:10    2047.7      0.00       0.0       0.0                           2923.0574
    0:00:10    2047.7      0.00       0.0       0.0                           2923.0574
    0:00:10    2047.7      0.00       0.0       0.0                           2923.0574
    0:00:10    2047.7      0.00       0.0       0.0                           2923.0574
    0:00:10    2047.7      0.00       0.0       0.0                           2923.0574
    0:00:10    2047.7      0.00       0.0       0.0                           2923.0574
    0:00:10    2047.7      0.00       0.0       0.0                           2923.0574
    0:00:10    2047.7      0.00       0.0       0.0                           2923.0574
    0:00:10    2047.7      0.00       0.0       0.0                           2923.0574
    0:00:10    2047.7      0.00       0.0       0.0                           2923.0574

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:10    2047.7      0.00       0.0       0.0                           2923.0574
    0:00:10    2013.1      0.00       0.0       0.0                           2876.2932
    0:00:10    2013.1      0.00       0.0       0.0                           2876.2932
    0:00:10    2013.1      0.00       0.0       0.0                           2876.2932
    0:00:11    2013.1      0.00       0.0       0.0                           2876.2932
    0:00:11    2001.6      0.00       0.0       0.0                           2852.8330
    0:00:11    2001.6      0.00       0.0       0.0                           2852.8330
    0:00:11    2001.6      0.00       0.0       0.0                           2852.8330
    0:00:11    2001.6      0.00       0.0       0.0                           2852.8330
    0:00:11    1899.4      0.00       0.0       0.0                           2676.8162
Loading db file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/IBM/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Writing verilog file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/db/SINGLE/Approx_adder_GeArN8R1P4_syn.v'.
Writing ddc file './db/SINGLE/Approx_adder_GeArN8R1P4_syn_mapped.ddc'.
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/db/SINGLE/Approx_adder_GeArN8R1P4_syn.sdf'. (WT-3)
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/simulacion_logica_sintesis/SINGLE/Approx_adder_GeArN8R1P4_syn.sdf'. (WT-3)

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...

Information: Checking unconstrained_endpoints...

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
Running PRESTO HDLC
Compiling source file ./source/Approx_adder.v
Presto compilation completed successfully.
Running PRESTO HDLC
Presto compilation completed successfully.
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/Approx_adder_W16.db'. (DDB-24)
Elaborated 1 design.
Current design is now 'Approx_adder_W16'.
Information: Building the design 'GeAr_N8_R1_P5'. (HDL-193)
Presto compilation completed successfully.

  Linking design 'Approx_adder_W16'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (2 designs)               /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/Approx_adder_W16.db, etc
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library)
                              /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/IBM/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  dw_foundation.sldb (library)
                              /mnt/vol_NFS_Zener/tools/synopsys/apps/syn/L-2016.03-SP3/libraries/syn/dw_foundation.sldb

Writing ddc file './db/SINGLE/Approx_adder_GeArN8R1P5_syn_unmapped.ddc'.
Using operating conditions 'tt_1p2v_25c' found in library 'scx3_cmos8rf_lpvt_tt_1p2v_25c'.
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)

#   Propagate Constraints from cell BIGGER16.ApproxAdd/ (GeAr_N8_R1_P5) #
 
****************************************
check_design summary:
Version:     L-2016.03-SP3
Date:        Sun Mar 12 17:13:34 2017
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Cells                                                               1
    Cells do not drive (LINT-1)                                     1
--------------------------------------------------------------------------------

Warning: In design 'Approx_adder_W16', cell 'B_2' does not drive any nets. (LINT-1)
Warning: The -timing_high_effort_script option is ignored.  (OPT-1342)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
Information: Retiming is enabled. SVF file must be used for formal verification. (OPT-1210)

Information: There are 1 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'Approx_adder_W16'

Loaded alib file '../alib-52/scx3_cmos8rf_lpvt_tt_1p2v_25c.db.alib'
Information: Ungrouping hierarchy BIGGER16.ApproxAdd before Pass 1 (OPT-776)
Information: Ungrouping 1 of 2 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'Approx_adder_W16'
 Implement Synthetic for 'Approx_adder_W16'.
Information: Added key list 'DesignWare' to design 'Approx_adder_W16'. (DDB-72)

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1TS' in the library 'scx3_cmos8rf_lpvt_tt_1p2v_25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Mapping 'Approx_adder_W16_DP_OP_18J55_122_5662_2'

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:07    2187.4      2.51      13.8       6.0                           2930.0466
    0:00:07    2452.3      0.10       0.1       1.0                           3451.5115
    0:00:07    2452.3      0.10       0.1       1.0                           3451.5115
    0:00:07    2452.3      0.10       0.1       1.0                           3451.5115

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:08    2230.6      0.00       0.0       1.0                           3130.3557
    0:00:08    2139.8      0.00       0.0       1.0                           2948.4814
    0:00:08    2139.8      0.00       0.0       1.0                           2948.4814
    0:00:08    2139.8      0.00       0.0       1.0                           2948.4814
    0:00:08    2139.8      0.00       0.0       1.0                           2948.4814
    0:00:08    2139.8      0.00       0.0       1.0                           2948.4814
    0:00:08    2139.8      0.00       0.0       1.0                           2948.4814
    0:00:08    2139.8      0.00       0.0       1.0                           2948.4814
    0:00:08    2139.8      0.00       0.0       1.0                           2948.4814
    0:00:08    2139.8      0.00       0.0       1.0                           2948.4814
    0:00:08    2139.8      0.00       0.0       1.0                           2948.4814
    0:00:08    2139.8      0.00       0.0       1.0                           2948.4814
    0:00:08    2139.8      0.00       0.0       1.0                           2948.4814
    0:00:08    2139.8      0.00       0.0       1.0                           2948.4814
    0:00:08    2139.8      0.00       0.0       1.0                           2948.4814
    0:00:08    2139.8      0.00       0.0       1.0                           2948.4814
    0:00:08    2139.8      0.00       0.0       1.0                           2948.4814
    0:00:08    2139.8      0.00       0.0       1.0                           2948.4814
    0:00:08    2139.8      0.00       0.0       1.0                           2948.4814
    0:00:08    2139.8      0.00       0.0       1.0                           2948.4814


  Beginning Design Rule Fixing  (max_fanout)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08    2139.8      0.00       0.0       1.0                           2948.4814
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:09    2148.5      0.00       0.0       0.0                           2950.5200
    0:00:09    2148.5      0.00       0.0       0.0                           2950.5200


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09    2148.5      0.00       0.0       0.0                           2950.5200
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
    0:00:09    1743.8      0.00       0.0       0.0                           2263.4026
    0:00:09    1743.8      0.00       0.0       0.0                           2263.4026
    0:00:09    1743.8      0.00       0.0       0.0                           2263.4026
    0:00:09    1743.8      0.00       0.0       0.0                           2263.4026
    0:00:09    1743.8      0.00       0.0       0.0                           2263.4026
    0:00:09    1743.8      0.00       0.0       0.0                           2263.4026
    0:00:09    1743.8      0.00       0.0       0.0                           2263.4026
    0:00:09    1743.8      0.00       0.0       0.0                           2263.4026
    0:00:09    1743.8      0.00       0.0       0.0                           2263.4026
    0:00:09    1743.8      0.00       0.0       0.0                           2263.4026
    0:00:09    1743.8      0.00       0.0       0.0                           2263.4026
    0:00:09    1743.8      0.00       0.0       0.0                           2263.4026
    0:00:09    1743.8      0.00       0.0       0.0                           2263.4026
    0:00:09    1743.8      0.00       0.0       0.0                           2263.4026
    0:00:09    1743.8      0.00       0.0       0.0                           2263.4026
    0:00:09    1743.8      0.00       0.0       0.0                           2263.4026
    0:00:09    1743.8      0.00       0.0       0.0                           2263.4026
    0:00:09    1743.8      0.00       0.0       0.0                           2263.4026
    0:00:09    1743.8      0.00       0.0       0.0                           2263.4026
    0:00:09    1743.8      0.00       0.0       0.0                           2263.4026
    0:00:09    1743.8      0.00       0.0       0.0                           2263.4026
    0:00:09    1743.8      0.00       0.0       0.0                           2263.4026

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09    1743.8      0.00       0.0       0.0                           2263.4026
    0:00:09    1540.8      0.00       0.0       0.0                           1981.9904
    0:00:09    1540.8      0.00       0.0       0.0                           1981.9904
    0:00:09    1540.8      0.00       0.0       0.0                           1981.9904
    0:00:10    1533.6      0.00       0.0       0.0                           1966.9791
    0:00:10    1526.4      0.00       0.0       0.0                           1957.8530
    0:00:10    1526.4      0.00       0.0       0.0                           1957.8530
    0:00:10    1526.4      0.00       0.0       0.0                           1957.8530
    0:00:10    1526.4      0.00       0.0       0.0                           1957.8530
    0:00:10    1481.8      0.00       0.0       0.0                           1870.5293
Loading db file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/IBM/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Writing verilog file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/db/SINGLE/Approx_adder_GeArN8R1P5_syn.v'.
Writing ddc file './db/SINGLE/Approx_adder_GeArN8R1P5_syn_mapped.ddc'.
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/db/SINGLE/Approx_adder_GeArN8R1P5_syn.sdf'. (WT-3)
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/simulacion_logica_sintesis/SINGLE/Approx_adder_GeArN8R1P5_syn.sdf'. (WT-3)

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...

Information: Checking unconstrained_endpoints...

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
Running PRESTO HDLC
Compiling source file ./source/Approx_adder.v
Presto compilation completed successfully.
Running PRESTO HDLC
Presto compilation completed successfully.
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/Approx_adder_W16.db'. (DDB-24)
Elaborated 1 design.
Current design is now 'Approx_adder_W16'.
Information: Building the design 'GeAr_N8_R1_P6'. (HDL-193)
Presto compilation completed successfully.

  Linking design 'Approx_adder_W16'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (2 designs)               /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/Approx_adder_W16.db, etc
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library)
                              /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/IBM/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  dw_foundation.sldb (library)
                              /mnt/vol_NFS_Zener/tools/synopsys/apps/syn/L-2016.03-SP3/libraries/syn/dw_foundation.sldb

Writing ddc file './db/SINGLE/Approx_adder_GeArN8R1P6_syn_unmapped.ddc'.
Using operating conditions 'tt_1p2v_25c' found in library 'scx3_cmos8rf_lpvt_tt_1p2v_25c'.
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)

#   Propagate Constraints from cell BIGGER16.ApproxAdd/ (GeAr_N8_R1_P6) #
 
****************************************
check_design summary:
Version:     L-2016.03-SP3
Date:        Sun Mar 12 17:13:47 2017
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Cells                                                               1
    Cells do not drive (LINT-1)                                     1
--------------------------------------------------------------------------------

Warning: In design 'Approx_adder_W16', cell 'B_2' does not drive any nets. (LINT-1)
Warning: The -timing_high_effort_script option is ignored.  (OPT-1342)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
Information: Retiming is enabled. SVF file must be used for formal verification. (OPT-1210)

Information: There are 1 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'Approx_adder_W16'

Loaded alib file '../alib-52/scx3_cmos8rf_lpvt_tt_1p2v_25c.db.alib'
Information: Ungrouping hierarchy BIGGER16.ApproxAdd before Pass 1 (OPT-776)
Information: Ungrouping 1 of 2 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'Approx_adder_W16'
 Implement Synthetic for 'Approx_adder_W16'.
Information: Added key list 'DesignWare' to design 'Approx_adder_W16'. (DDB-72)

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1TS' in the library 'scx3_cmos8rf_lpvt_tt_1p2v_25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:07    1273.0      3.98      23.5       1.3                           1730.5122
  Mapping 'Approx_adder_W16_DP_OP_15J56_122_7370_2'
    0:00:07    2122.6      1.58       7.8       7.2                           2964.3655
    0:00:07    2122.6      1.58       7.8       7.2                           2964.3655
    0:00:07    2122.6      1.58       7.8       7.2                           2964.3655

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:08    2167.2      0.00       0.0       1.6                           3140.2051
    0:00:08    2106.7      0.00       0.0       1.6                           3011.3301
    0:00:08    2106.7      0.00       0.0       1.6                           3011.3301
    0:00:08    2106.7      0.00       0.0       1.6                           3011.3301
    0:00:08    2106.7      0.00       0.0       1.6                           3011.3301
    0:00:08    2106.7      0.00       0.0       1.6                           3011.3301
    0:00:08    2106.7      0.00       0.0       1.6                           3011.3301
    0:00:08    2106.7      0.00       0.0       1.6                           3011.3301
    0:00:08    2106.7      0.00       0.0       1.6                           3011.3301
    0:00:08    2106.7      0.00       0.0       1.6                           3011.3301
    0:00:08    2106.7      0.00       0.0       1.6                           3011.3301
    0:00:08    2106.7      0.00       0.0       1.6                           3011.3301
    0:00:08    2106.7      0.00       0.0       1.6                           3011.3301
    0:00:08    2106.7      0.00       0.0       1.6                           3011.3301
    0:00:08    2106.7      0.00       0.0       1.6                           3011.3301
    0:00:08    2106.7      0.00       0.0       1.6                           3011.3301
    0:00:08    2106.7      0.00       0.0       1.6                           3011.3301
    0:00:08    2106.7      0.00       0.0       1.6                           3011.3301
    0:00:08    2106.7      0.00       0.0       1.6                           3011.3301
    0:00:08    2106.7      0.00       0.0       1.6                           3011.3301


  Beginning Design Rule Fixing  (max_transition)  (max_fanout)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08    2106.7      0.00       0.0       1.6                           3011.3301
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
    0:00:08    2099.5      0.00       0.0       0.0                           2974.1841
    0:00:08    2099.5      0.00       0.0       0.0                           2974.1841


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08    2099.5      0.00       0.0       0.0                           2974.1841
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
    0:00:09    1715.0      0.00       0.0       0.0                           2404.2314
    0:00:09    1715.0      0.00       0.0       0.0                           2404.2314
    0:00:09    1715.0      0.00       0.0       0.0                           2404.2314
    0:00:09    1715.0      0.00       0.0       0.0                           2404.2314
    0:00:09    1715.0      0.00       0.0       0.0                           2404.2314
    0:00:09    1715.0      0.00       0.0       0.0                           2404.2314
    0:00:09    1715.0      0.00       0.0       0.0                           2404.2314
    0:00:09    1715.0      0.00       0.0       0.0                           2404.2314
    0:00:09    1715.0      0.00       0.0       0.0                           2404.2314
    0:00:09    1715.0      0.00       0.0       0.0                           2404.2314
    0:00:09    1715.0      0.00       0.0       0.0                           2404.2314
    0:00:09    1715.0      0.00       0.0       0.0                           2404.2314
    0:00:09    1715.0      0.00       0.0       0.0                           2404.2314
    0:00:09    1715.0      0.00       0.0       0.0                           2404.2314
    0:00:09    1715.0      0.00       0.0       0.0                           2404.2314
    0:00:09    1715.0      0.00       0.0       0.0                           2404.2314
    0:00:09    1715.0      0.00       0.0       0.0                           2404.2314
    0:00:09    1715.0      0.00       0.0       0.0                           2404.2314
    0:00:09    1715.0      0.00       0.0       0.0                           2404.2314
    0:00:09    1715.0      0.00       0.0       0.0                           2404.2314
    0:00:09    1715.0      0.00       0.0       0.0                           2404.2314
    0:00:09    1715.0      0.00       0.0       0.0                           2404.2314

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09    1715.0      0.00       0.0       0.0                           2404.2314
    0:00:09    1586.9      0.00       0.0       0.0                           2196.6177
    0:00:09    1586.9      0.00       0.0       0.0                           2196.6177
    0:00:09    1586.9      0.00       0.0       0.0                           2196.6177
    0:00:10    1586.9      0.00       0.0       0.0                           2196.6177
    0:00:10    1582.6      0.00       0.0       0.0                           2188.9348
    0:00:10    1582.6      0.00       0.0       0.0                           2188.9348
    0:00:10    1582.6      0.00       0.0       0.0                           2188.9348
    0:00:10    1582.6      0.00       0.0       0.0                           2188.9348
    0:00:10    1480.3      0.00       0.0       0.0                           2022.4443
Loading db file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/IBM/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Writing verilog file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/db/SINGLE/Approx_adder_GeArN8R1P6_syn.v'.
Writing ddc file './db/SINGLE/Approx_adder_GeArN8R1P6_syn_mapped.ddc'.
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/db/SINGLE/Approx_adder_GeArN8R1P6_syn.sdf'. (WT-3)
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/simulacion_logica_sintesis/SINGLE/Approx_adder_GeArN8R1P6_syn.sdf'. (WT-3)

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...

Information: Checking unconstrained_endpoints...

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
Running PRESTO HDLC
Compiling source file ./source/Approx_adder.v
Presto compilation completed successfully.
Running PRESTO HDLC
Presto compilation completed successfully.
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/Approx_adder_W16.db'. (DDB-24)
Elaborated 1 design.
Current design is now 'Approx_adder_W16'.
Information: Building the design 'GeAr_N8_R2_P2'. (HDL-193)
Presto compilation completed successfully.

  Linking design 'Approx_adder_W16'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (2 designs)               /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/Approx_adder_W16.db, etc
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library)
                              /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/IBM/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  dw_foundation.sldb (library)
                              /mnt/vol_NFS_Zener/tools/synopsys/apps/syn/L-2016.03-SP3/libraries/syn/dw_foundation.sldb

Writing ddc file './db/SINGLE/Approx_adder_GeArN8R2P2_syn_unmapped.ddc'.
Using operating conditions 'tt_1p2v_25c' found in library 'scx3_cmos8rf_lpvt_tt_1p2v_25c'.
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)

#   Propagate Constraints from cell BIGGER16.ApproxAdd/ (GeAr_N8_R2_P2) #
 
****************************************
check_design summary:
Version:     L-2016.03-SP3
Date:        Sun Mar 12 17:14:00 2017
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Cells                                                               1
    Cells do not drive (LINT-1)                                     1
--------------------------------------------------------------------------------

Warning: In design 'Approx_adder_W16', cell 'B_2' does not drive any nets. (LINT-1)
Warning: The -timing_high_effort_script option is ignored.  (OPT-1342)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
Information: Retiming is enabled. SVF file must be used for formal verification. (OPT-1210)

Information: There are 1 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'Approx_adder_W16'

Loaded alib file '../alib-52/scx3_cmos8rf_lpvt_tt_1p2v_25c.db.alib'
Information: Ungrouping hierarchy BIGGER16.ApproxAdd before Pass 1 (OPT-776)
Information: Ungrouping 1 of 2 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'Approx_adder_W16'
Information: Added key list 'DesignWare' to design 'Approx_adder_W16'. (DDB-72)
 Implement Synthetic for 'Approx_adder_W16'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1TS' in the library 'scx3_cmos8rf_lpvt_tt_1p2v_25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Mapping 'Approx_adder_W16_DP_OP_18J57_122_4161_1'

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:06    1422.7      6.15      32.4       4.1                           2137.7988
    0:00:06    1604.2      1.88       8.2       1.5                           2518.7910
    0:00:06    1604.2      1.88       8.2       1.5                           2518.7910
    0:00:07    1604.2      1.88       8.2       1.5                           2518.7910

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:08    1823.0      0.78       2.0       0.3                           2942.6890
    0:00:08    1823.0      0.78       2.0       0.2                           2943.7158
    0:00:08    1823.0      0.78       2.0       0.2                           2943.7158
    0:00:08    2095.2      0.36       0.8       0.2                           3213.7808
    0:00:08    2095.2      0.36       0.8       0.2                           3213.7808
    0:00:08    2089.4      0.33       0.7       0.2                           3188.7493
    0:00:08    2089.4      0.33       0.7       0.2                           3188.7493
    0:00:08    2312.6      0.28       0.7       0.2                           3462.8647
    0:00:08    2312.6      0.28       0.7       0.2                           3462.8647
    0:00:09    2482.6      0.00       0.0       1.3                           3611.0986
    0:00:09    2482.6      0.00       0.0       1.3                           3611.0986
    0:00:09    2482.6      0.00       0.0       1.3                           3611.0986
    0:00:09    2482.6      0.00       0.0       1.3                           3611.0986
    0:00:09    2482.6      0.00       0.0       1.3                           3611.0986
    0:00:09    2482.6      0.00       0.0       1.3                           3611.0986
    0:00:09    2482.6      0.00       0.0       1.3                           3611.0986
    0:00:09    2482.6      0.00       0.0       1.3                           3611.0986
    0:00:09    2482.6      0.00       0.0       1.3                           3611.0986
    0:00:09    2482.6      0.00       0.0       1.3                           3611.0986
    0:00:09    2482.6      0.00       0.0       1.3                           3611.0986


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09    2482.6      0.00       0.0       1.3                           3611.0986
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
    0:00:09    2472.5      0.00       0.0       0.0                           3592.8130
    0:00:09    2472.5      0.00       0.0       0.0                           3592.8130


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09    2472.5      0.00       0.0       0.0                           3592.8130
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
    0:00:09    2069.3      0.00       0.0       0.0                           2942.9265
    0:00:09    2069.3      0.00       0.0       0.0                           2942.9265
    0:00:09    2069.3      0.00       0.0       0.0                           2942.9265
    0:00:09    2059.2      0.00       0.0       0.0                           2922.8457
    0:00:09    2059.2      0.00       0.0       0.0                           2922.8457
    0:00:09    2059.2      0.00       0.0       0.0                           2922.8457
    0:00:09    2059.2      0.00       0.0       0.0                           2922.8457
    0:00:09    2059.2      0.00       0.0       0.0                           2922.8457
    0:00:09    2059.2      0.00       0.0       0.0                           2922.8457
    0:00:09    2059.2      0.00       0.0       0.0                           2922.8457
    0:00:09    2059.2      0.00       0.0       0.0                           2922.8457
    0:00:09    2059.2      0.00       0.0       0.0                           2922.8457
    0:00:09    2059.2      0.00       0.0       0.0                           2922.8457
    0:00:09    2059.2      0.00       0.0       0.0                           2922.8457
    0:00:09    2059.2      0.00       0.0       0.0                           2922.8457
    0:00:09    2059.2      0.00       0.0       0.0                           2922.8457
    0:00:09    2059.2      0.00       0.0       0.0                           2922.8457
    0:00:09    2059.2      0.00       0.0       0.0                           2922.8457
    0:00:09    2059.2      0.00       0.0       0.0                           2922.8457
    0:00:09    2059.2      0.00       0.0       0.0                           2922.8457
    0:00:09    2059.2      0.00       0.0       0.0                           2922.8457
    0:00:09    2059.2      0.00       0.0       0.0                           2922.8457

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09    2059.2      0.00       0.0       0.0                           2922.8457
    0:00:10    1954.1      0.00       0.0       0.0                           2778.6038
    0:00:10    1954.1      0.00       0.0       0.0                           2778.6038
    0:00:10    1954.1      0.00       0.0       0.0                           2778.6038
    0:00:10    1939.7      0.00       0.0       0.0                           2750.3008
    0:00:10    1910.9      0.00       0.0       0.0                           2709.6721
    0:00:10    1910.9      0.00       0.0       0.0                           2709.6721
    0:00:10    1910.9      0.00       0.0       0.0                           2709.6721
    0:00:10    1910.9      0.00       0.0       0.0                           2709.6721
    0:00:10    1831.7      0.00       0.0       0.0                           2574.6250
Loading db file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/IBM/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Writing verilog file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/db/SINGLE/Approx_adder_GeArN8R2P2_syn.v'.
Writing ddc file './db/SINGLE/Approx_adder_GeArN8R2P2_syn_mapped.ddc'.
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/db/SINGLE/Approx_adder_GeArN8R2P2_syn.sdf'. (WT-3)
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/simulacion_logica_sintesis/SINGLE/Approx_adder_GeArN8R2P2_syn.sdf'. (WT-3)

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...

Information: Checking unconstrained_endpoints...

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
Running PRESTO HDLC
Compiling source file ./source/Approx_adder.v
Presto compilation completed successfully.
Running PRESTO HDLC
Presto compilation completed successfully.
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/Approx_adder_W16.db'. (DDB-24)
Elaborated 1 design.
Current design is now 'Approx_adder_W16'.
Information: Building the design 'GeAr_N8_R2_P4'. (HDL-193)
Presto compilation completed successfully.

  Linking design 'Approx_adder_W16'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (2 designs)               /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/Approx_adder_W16.db, etc
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library)
                              /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/IBM/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  dw_foundation.sldb (library)
                              /mnt/vol_NFS_Zener/tools/synopsys/apps/syn/L-2016.03-SP3/libraries/syn/dw_foundation.sldb

Writing ddc file './db/SINGLE/Approx_adder_GeArN8R2P4_syn_unmapped.ddc'.
Using operating conditions 'tt_1p2v_25c' found in library 'scx3_cmos8rf_lpvt_tt_1p2v_25c'.
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)

#   Propagate Constraints from cell BIGGER16.ApproxAdd/ (GeAr_N8_R2_P4) #
 
****************************************
check_design summary:
Version:     L-2016.03-SP3
Date:        Sun Mar 12 17:14:13 2017
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Cells                                                               1
    Cells do not drive (LINT-1)                                     1
--------------------------------------------------------------------------------

Warning: In design 'Approx_adder_W16', cell 'B_2' does not drive any nets. (LINT-1)
Warning: The -timing_high_effort_script option is ignored.  (OPT-1342)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
Information: Retiming is enabled. SVF file must be used for formal verification. (OPT-1210)

Information: There are 1 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'Approx_adder_W16'

Loaded alib file '../alib-52/scx3_cmos8rf_lpvt_tt_1p2v_25c.db.alib'
Information: Ungrouping hierarchy BIGGER16.ApproxAdd before Pass 1 (OPT-776)
Information: Ungrouping 1 of 2 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'Approx_adder_W16'
 Implement Synthetic for 'Approx_adder_W16'.
Information: Added key list 'DesignWare' to design 'Approx_adder_W16'. (DDB-72)

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1TS' in the library 'scx3_cmos8rf_lpvt_tt_1p2v_25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Mapping 'Approx_adder_W16_DP_OP_15J58_122_5662_2'

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:07    1932.5      2.50      14.0       4.4                           2786.3367
    0:00:07    2191.7      0.45       1.4       2.0                           3210.7354
    0:00:07    2191.7      0.45       1.4       2.0                           3210.7354
    0:00:07    2191.7      0.45       1.4       2.0                           3210.7354

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:08    2219.0      0.00       0.0       1.0                           3283.6135
    0:00:08    2132.6      0.00       0.0       1.0                           3097.4087
    0:00:08    2132.6      0.00       0.0       1.0                           3097.4087
    0:00:08    2132.6      0.00       0.0       1.0                           3097.4087
    0:00:08    2132.6      0.00       0.0       1.0                           3097.4087
    0:00:08    2132.6      0.00       0.0       1.0                           3097.4087
    0:00:08    2132.6      0.00       0.0       1.0                           3097.4087
    0:00:08    2132.6      0.00       0.0       1.0                           3097.4087
    0:00:08    2132.6      0.00       0.0       1.0                           3097.4087
    0:00:08    2132.6      0.00       0.0       1.0                           3097.4087
    0:00:08    2132.6      0.00       0.0       1.0                           3097.4087
    0:00:08    2132.6      0.00       0.0       1.0                           3097.4087
    0:00:08    2132.6      0.00       0.0       1.0                           3097.4087
    0:00:08    2132.6      0.00       0.0       1.0                           3097.4087
    0:00:08    2132.6      0.00       0.0       1.0                           3097.4087
    0:00:08    2132.6      0.00       0.0       1.0                           3097.4087
    0:00:08    2132.6      0.00       0.0       1.0                           3097.4087
    0:00:08    2132.6      0.00       0.0       1.0                           3097.4087
    0:00:08    2132.6      0.00       0.0       1.0                           3097.4087
    0:00:08    2132.6      0.00       0.0       1.0                           3097.4087


  Beginning Design Rule Fixing  (max_fanout)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08    2132.6      0.00       0.0       1.0                           3097.4087
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:08    2171.5      0.00       0.0       0.0                           3156.1536
    0:00:08    2171.5      0.00       0.0       0.0                           3156.1536


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08    2171.5      0.00       0.0       0.0                           3156.1536
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
    0:00:09    1762.6      0.00       0.0       0.0                           2459.7856
    0:00:09    1762.6      0.00       0.0       0.0                           2459.7856
    0:00:09    1762.6      0.00       0.0       0.0                           2459.7856
    0:00:09    1759.7      0.00       0.0       0.0                           2451.9490
    0:00:09    1759.7      0.00       0.0       0.0                           2451.9490
    0:00:09    1759.7      0.00       0.0       0.0                           2451.9490
    0:00:09    1759.7      0.00       0.0       0.0                           2451.9490
    0:00:09    1759.7      0.00       0.0       0.0                           2451.9490
    0:00:09    1759.7      0.00       0.0       0.0                           2451.9490
    0:00:09    1759.7      0.00       0.0       0.0                           2451.9490
    0:00:09    1759.7      0.00       0.0       0.0                           2451.9490
    0:00:09    1759.7      0.00       0.0       0.0                           2451.9490
    0:00:09    1759.7      0.00       0.0       0.0                           2451.9490
    0:00:09    1759.7      0.00       0.0       0.0                           2451.9490
    0:00:09    1759.7      0.00       0.0       0.0                           2451.9490
    0:00:09    1759.7      0.00       0.0       0.0                           2451.9490
    0:00:09    1759.7      0.00       0.0       0.0                           2451.9490
    0:00:09    1759.7      0.00       0.0       0.0                           2451.9490
    0:00:09    1759.7      0.00       0.0       0.0                           2451.9490
    0:00:09    1759.7      0.00       0.0       0.0                           2451.9490
    0:00:09    1759.7      0.00       0.0       0.0                           2451.9490
    0:00:09    1759.7      0.00       0.0       0.0                           2451.9490

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09    1759.7      0.00       0.0       0.0                           2451.9490
    0:00:09    1597.0      0.00       0.0       0.0                           2263.3735
    0:00:09    1597.0      0.00       0.0       0.0                           2263.3735
    0:00:09    1597.0      0.00       0.0       0.0                           2263.3735
    0:00:10    1589.8      0.00       0.0       0.0                           2248.3623
    0:00:10    1573.9      0.00       0.0       0.0                           2214.4199
    0:00:10    1573.9      0.00       0.0       0.0                           2214.4199
    0:00:10    1573.9      0.00       0.0       0.0                           2214.4199
    0:00:10    1573.9      0.00       0.0       0.0                           2214.4199
    0:00:10    1513.4      0.00       0.0       0.0                           2118.2847
Loading db file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/IBM/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Writing verilog file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/db/SINGLE/Approx_adder_GeArN8R2P4_syn.v'.
Writing ddc file './db/SINGLE/Approx_adder_GeArN8R2P4_syn_mapped.ddc'.
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/db/SINGLE/Approx_adder_GeArN8R2P4_syn.sdf'. (WT-3)
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/simulacion_logica_sintesis/SINGLE/Approx_adder_GeArN8R2P4_syn.sdf'. (WT-3)

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...

Information: Checking unconstrained_endpoints...

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
Running PRESTO HDLC
Compiling source file ./source/Approx_adder.v
Presto compilation completed successfully.
Running PRESTO HDLC
Presto compilation completed successfully.
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/Approx_adder_W16.db'. (DDB-24)
Elaborated 1 design.
Current design is now 'Approx_adder_W16'.
Information: Building the design 'GeAr_N8_R4_P1'. (HDL-193)
Warning: Cannot find the design 'GeAr_N8_R4_P1' in the library 'WORK'. (LBR-1)
Warning: Design 'Approx_adder_W16' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'Approx_adder_W16' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)

  Linking design 'Approx_adder_W16'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  Approx_adder_W16            /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/Approx_adder_W16.db
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library)
                              /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/IBM/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  dw_foundation.sldb (library)
                              /mnt/vol_NFS_Zener/tools/synopsys/apps/syn/L-2016.03-SP3/libraries/syn/dw_foundation.sldb

Information: Building the design 'GeAr_N8_R4_P1'. (HDL-193)
Warning: Cannot find the design 'GeAr_N8_R4_P1' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'GeAr_N8_R4_P1' in 'Approx_adder_W16'. (LINK-5)
Warning: Design 'Approx_adder_W16' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing ddc file './db/SINGLE/Approx_adder_GeArN8R4P1_syn_unmapped.ddc'.
Warning: Design 'Approx_adder_W16' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Using operating conditions 'tt_1p2v_25c' found in library 'scx3_cmos8rf_lpvt_tt_1p2v_25c'.
Warning: Design 'Approx_adder_W16' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
Warning: Design 'Approx_adder_W16' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'Approx_adder_W16' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'Approx_adder_W16' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'Approx_adder_W16' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'Approx_adder_W16' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'Approx_adder_W16' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
check_design summary:
Version:     L-2016.03-SP3
Date:        Sun Mar 12 17:14:26 2017
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                      8
    Multiply driven inputs (LINT-6)                                 8

Cells                                                               1
    Cells do not drive (LINT-1)                                     1

Tristate                                                            8
    A tristate bus has a non tri-state driver (LINT-34)             8
--------------------------------------------------------------------------------

Warning: In design 'Approx_adder_W16', cell 'B_2' does not drive any nets. (LINT-1)
Warning: In design 'Approx_adder_W16', input port 'in1[7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Approx_adder_W16', input port 'in1[6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Approx_adder_W16', input port 'in1[5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Approx_adder_W16', input port 'in1[4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Approx_adder_W16', input port 'in1[3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Approx_adder_W16', input port 'in1[2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Approx_adder_W16', input port 'in1[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Approx_adder_W16', input port 'in1[0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Approx_adder_W16', three-state bus 'BIGGER16.lower_in2_signed[0]' has non three-state driver 'C26/Z_0'. (LINT-34)
Warning: In design 'Approx_adder_W16', three-state bus 'BIGGER16.lower_in2_signed[1]' has non three-state driver 'C26/Z_1'. (LINT-34)
Warning: In design 'Approx_adder_W16', three-state bus 'BIGGER16.lower_in2_signed[2]' has non three-state driver 'C26/Z_2'. (LINT-34)
Warning: In design 'Approx_adder_W16', three-state bus 'BIGGER16.lower_in2_signed[3]' has non three-state driver 'C26/Z_3'. (LINT-34)
Warning: In design 'Approx_adder_W16', three-state bus 'BIGGER16.lower_in2_signed[4]' has non three-state driver 'C26/Z_4'. (LINT-34)
Warning: In design 'Approx_adder_W16', three-state bus 'BIGGER16.lower_in2_signed[5]' has non three-state driver 'C26/Z_5'. (LINT-34)
Warning: In design 'Approx_adder_W16', three-state bus 'BIGGER16.lower_in2_signed[6]' has non three-state driver 'C26/Z_6'. (LINT-34)
Warning: In design 'Approx_adder_W16', three-state bus 'BIGGER16.lower_in2_signed[7]' has non three-state driver 'C26/Z_7'. (LINT-34)
Warning: Design 'Approx_adder_W16' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: The -timing_high_effort_script option is ignored.  (OPT-1342)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
Information: Retiming is enabled. SVF file must be used for formal verification. (OPT-1210)

Information: There are 17 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'Approx_adder_W16'

Information: Building the design 'GeAr_N8_R4_P1'. (HDL-193)
Warning: Cannot find the design 'GeAr_N8_R4_P1' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'GeAr_N8_R4_P1' in 'Approx_adder_W16'. (LINK-5)
Loaded alib file '../alib-52/scx3_cmos8rf_lpvt_tt_1p2v_25c.db.alib'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'Approx_adder_W16'
 Implement Synthetic for 'Approx_adder_W16'.
Information: Added key list 'DesignWare' to design 'Approx_adder_W16'. (DDB-72)
Information: Building the design 'GeAr_N8_R4_P1'. (HDL-193)
Warning: Cannot find the design 'GeAr_N8_R4_P1' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'GeAr_N8_R4_P1' in 'Approx_adder_W16'. (LINK-5)
Warning: Design 'Approx_adder_W16' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1TS' in the library 'scx3_cmos8rf_lpvt_tt_1p2v_25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:06     786.2      4.24      23.6       5.0                            828.2853
    0:00:06     920.2      1.37       4.9       5.1                           1000.5585
    0:00:06     920.2      1.37       4.9       5.1                           1000.5585
    0:00:07     920.2      1.37       4.9       5.1                           1000.5585

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:07    1018.1      0.00       0.0       5.0                           1172.8589
    0:00:08    1016.6      0.00       0.0       5.0                           1168.9734
    0:00:08    1016.6      0.00       0.0       5.0                           1168.9734
    0:00:08    1016.6      0.00       0.0       5.0                           1168.9734
    0:00:08    1016.6      0.00       0.0       5.0                           1168.9734
    0:00:08    1016.6      0.00       0.0       5.0                           1168.9734
    0:00:08    1016.6      0.00       0.0       5.0                           1168.9734
    0:00:08    1016.6      0.00       0.0       5.0                           1168.9734
    0:00:08    1016.6      0.00       0.0       5.0                           1168.9734
    0:00:08    1016.6      0.00       0.0       5.0                           1168.9734
    0:00:08    1016.6      0.00       0.0       5.0                           1168.9734
    0:00:08    1016.6      0.00       0.0       5.0                           1168.9734
    0:00:08    1016.6      0.00       0.0       5.0                           1168.9734
    0:00:08    1016.6      0.00       0.0       5.0                           1168.9734
    0:00:08    1016.6      0.00       0.0       5.0                           1168.9734
    0:00:08    1016.6      0.00       0.0       5.0                           1168.9734
    0:00:08    1016.6      0.00       0.0       5.0                           1168.9734
    0:00:08    1016.6      0.00       0.0       5.0                           1168.9734
    0:00:08    1016.6      0.00       0.0       5.0                           1168.9734
    0:00:08    1016.6      0.00       0.0       5.0                           1168.9734


  Beginning Design Rule Fixing  (max_fanout)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08    1016.6      0.00       0.0       5.0                           1168.9734
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
    0:00:08    1028.2      0.00       0.0       0.0                           1173.8600
    0:00:08    1028.2      0.00       0.0       0.0                           1173.8600


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08    1028.2      0.00       0.0       0.0                           1173.8600
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
    0:00:08    1035.4      0.00       0.0       0.0                           1171.2223
    0:00:08    1035.4      0.00       0.0       0.0                           1171.2223
    0:00:08    1035.4      0.00       0.0       0.0                           1171.2223
    0:00:08    1035.4      0.00       0.0       0.0                           1171.2223
    0:00:08    1035.4      0.00       0.0       0.0                           1171.2223
    0:00:08    1035.4      0.00       0.0       0.0                           1171.2223
    0:00:08    1035.4      0.00       0.0       0.0                           1171.2223
    0:00:08    1035.4      0.00       0.0       0.0                           1171.2223
    0:00:08    1035.4      0.00       0.0       0.0                           1171.2223
    0:00:08    1035.4      0.00       0.0       0.0                           1171.2223
    0:00:08    1035.4      0.00       0.0       0.0                           1171.2223
    0:00:08    1035.4      0.00       0.0       0.0                           1171.2223
    0:00:08    1035.4      0.00       0.0       0.0                           1171.2223
    0:00:08    1035.4      0.00       0.0       0.0                           1171.2223
    0:00:08    1035.4      0.00       0.0       0.0                           1171.2223
    0:00:08    1035.4      0.00       0.0       0.0                           1171.2223
    0:00:08    1035.4      0.00       0.0       0.0                           1171.2223
    0:00:08    1035.4      0.00       0.0       0.0                           1171.2223
    0:00:08    1035.4      0.00       0.0       0.0                           1171.2223
    0:00:08    1035.4      0.00       0.0       0.0                           1171.2223
    0:00:08    1035.4      0.00       0.0       0.0                           1171.2223
    0:00:08    1035.4      0.00       0.0       0.0                           1171.2223

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08    1035.4      0.00       0.0       0.0                           1171.2223
    0:00:09     980.6      0.00       0.0       0.0                           1103.8627
    0:00:09     980.6      0.00       0.0       0.0                           1103.8627
    0:00:09     980.6      0.00       0.0       0.0                           1103.8627
    0:00:09     980.6      0.00       0.0       0.0                           1103.8627
    0:00:09     977.8      0.00       0.0       0.0                           1098.7330
    0:00:09     977.8      0.00       0.0       0.0                           1098.7330
    0:00:09     977.8      0.00       0.0       0.0                           1098.7330
    0:00:09     977.8      0.00       0.0       0.0                           1098.7330
    0:00:09     970.6      0.00       0.0       0.0                           1086.5449
Loading db file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/IBM/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: Building the design 'GeAr_N8_R4_P1'. (HDL-193)
Warning: Cannot find the design 'GeAr_N8_R4_P1' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'GeAr_N8_R4_P1' in 'Approx_adder_W16'. (LINK-5)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated black box outputs. (PWR-428)
Information: Building the design 'GeAr_N8_R4_P1'. (HDL-193)
Warning: Cannot find the design 'GeAr_N8_R4_P1' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'GeAr_N8_R4_P1' in 'Approx_adder_W16'. (LINK-5)
Warning: Design 'Approx_adder_W16' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing verilog file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/db/SINGLE/Approx_adder_GeArN8R4P1_syn.v'.
Warning: Design 'Approx_adder_W16' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing ddc file './db/SINGLE/Approx_adder_GeArN8R4P1_syn_mapped.ddc'.
Warning: Design 'Approx_adder_W16' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'Approx_adder_W16' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/db/SINGLE/Approx_adder_GeArN8R4P1_syn.sdf'. (WT-3)
Warning: Design contains black-box components.  These cells will have no timing information. (WT-7)
Warning: Design 'Approx_adder_W16' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/simulacion_logica_sintesis/SINGLE/Approx_adder_GeArN8R4P1_syn.sdf'. (WT-3)
Warning: Design contains black-box components.  These cells will have no timing information. (WT-7)
Warning: Design 'Approx_adder_W16' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...

Information: Checking unconstrained_endpoints...

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
Running PRESTO HDLC
Compiling source file ./source/Approx_adder.v
Presto compilation completed successfully.
Running PRESTO HDLC
Presto compilation completed successfully.
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/Approx_adder_W16.db'. (DDB-24)
Elaborated 1 design.
Current design is now 'Approx_adder_W16'.
Information: Building the design 'LOA' instantiated from design 'Approx_adder_W16' with
	the parameters "LPL=5,W=8". (HDL-193)
Presto compilation completed successfully.

  Linking design 'Approx_adder_W16'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (2 designs)               /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/Approx_adder_W16.db, etc
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library)
                              /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/IBM/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  dw_foundation.sldb (library)
                              /mnt/vol_NFS_Zener/tools/synopsys/apps/syn/L-2016.03-SP3/libraries/syn/dw_foundation.sldb

Writing ddc file './db/SINGLE/Approx_adder_LOALPL5_syn_unmapped.ddc'.
Using operating conditions 'tt_1p2v_25c' found in library 'scx3_cmos8rf_lpvt_tt_1p2v_25c'.
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)

#   Propagate Constraints from cell BIGGER16.ApproxAdd/ (LOA_LPL5_W8) #
 
****************************************
check_design summary:
Version:     L-2016.03-SP3
Date:        Sun Mar 12 17:14:38 2017
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Cells                                                               1
    Cells do not drive (LINT-1)                                     1
--------------------------------------------------------------------------------

Warning: In design 'Approx_adder_W16', cell 'B_2' does not drive any nets. (LINT-1)
Warning: The -timing_high_effort_script option is ignored.  (OPT-1342)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
Information: Retiming is enabled. SVF file must be used for formal verification. (OPT-1210)

Information: There are 1 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'Approx_adder_W16'

Loaded alib file '../alib-52/scx3_cmos8rf_lpvt_tt_1p2v_25c.db.alib'
Information: Ungrouping hierarchy BIGGER16.ApproxAdd before Pass 1 (OPT-776)
Information: Ungrouping 1 of 2 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'Approx_adder_W16'
 Implement Synthetic for 'Approx_adder_W16'.
Information: Added key list 'DesignWare' to design 'Approx_adder_W16'. (DDB-72)

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1TS' in the library 'scx3_cmos8rf_lpvt_tt_1p2v_25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Mapping 'Approx_adder_W16_DP_OP_15J60_122_5060_1'

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:07    1153.4      6.66      35.6       4.3                           1653.5175
    0:00:07    1323.4      2.96      13.6       3.0                           1986.2124
    0:00:07    1323.4      2.96      13.6       3.0                           1986.2124
    0:00:07    1323.4      2.96      13.6       3.0                           1986.2124

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:08    1591.2      0.94       2.4       1.0                           2553.9202
    0:00:08    1604.2      0.94       2.4       1.0                           2559.6697
    0:00:08    1604.2      0.94       2.4       1.0                           2559.6697
    0:00:08    1752.5      0.69       1.7       1.0                           2760.1816
    0:00:08    1752.5      0.69       1.7       1.0                           2760.1816
    0:00:08    1719.4      0.68       1.6       1.0                           2713.0352
    0:00:08    1719.4      0.68       1.6       1.0                           2713.0352
    0:00:08    1902.2      0.63       1.5       2.0                           2933.4023
    0:00:08    1902.2      0.63       1.5       2.0                           2933.4023
    0:00:09    2144.2      0.10       0.1       2.1                           3105.3059
    0:00:09    2144.2      0.10       0.1       2.1                           3105.3059
    0:00:09    2338.6      0.12       0.2       2.1                           3376.0637
    0:00:09    2338.6      0.12       0.2       2.1                           3376.0637
    0:00:09    2399.0      0.00       0.0       2.1                           3439.4851
    0:00:09    2399.0      0.00       0.0       2.1                           3439.4851
    0:00:09    2399.0      0.00       0.0       2.1                           3439.4851
    0:00:09    2399.0      0.00       0.0       2.1                           3439.4851
    0:00:09    2399.0      0.00       0.0       2.1                           3439.4851
    0:00:09    2399.0      0.00       0.0       2.1                           3439.4851
    0:00:09    2399.0      0.00       0.0       2.1                           3439.4851


  Beginning Design Rule Fixing  (max_transition)  (max_fanout)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09    2399.0      0.00       0.0       2.1                           3439.4851
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
    0:00:09    2390.4      0.00       0.0       0.0                           3419.0005
    0:00:09    2390.4      0.00       0.0       0.0                           3419.0005


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09    2390.4      0.00       0.0       0.0                           3419.0005
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
    0:00:09    1710.7      0.00       0.0       0.0                           2290.9568
    0:00:09    1710.7      0.00       0.0       0.0                           2290.9568
    0:00:09    1710.7      0.00       0.0       0.0                           2290.9568
    0:00:10    1697.8      0.00       0.0       0.0                           2265.5754
    0:00:10    1697.8      0.00       0.0       0.0                           2265.5754
    0:00:10    1697.8      0.00       0.0       0.0                           2265.5754
    0:00:10    1697.8      0.00       0.0       0.0                           2265.5754
    0:00:10    1697.8      0.00       0.0       0.0                           2265.5754
    0:00:10    1697.8      0.00       0.0       0.0                           2265.5754
    0:00:10    1697.8      0.00       0.0       0.0                           2265.5754
    0:00:10    1697.8      0.00       0.0       0.0                           2265.5754
    0:00:10    1697.8      0.00       0.0       0.0                           2265.5754
    0:00:10    1697.8      0.00       0.0       0.0                           2265.5754
    0:00:10    1697.8      0.00       0.0       0.0                           2265.5754
    0:00:10    1697.8      0.00       0.0       0.0                           2265.5754
    0:00:10    1697.8      0.00       0.0       0.0                           2265.5754
    0:00:10    1697.8      0.00       0.0       0.0                           2265.5754
    0:00:10    1697.8      0.00       0.0       0.0                           2265.5754
    0:00:10    1697.8      0.00       0.0       0.0                           2265.5754
    0:00:10    1697.8      0.00       0.0       0.0                           2265.5754
    0:00:10    1697.8      0.00       0.0       0.0                           2265.5754
    0:00:10    1697.8      0.00       0.0       0.0                           2265.5754

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:10    1697.8      0.00       0.0       0.0                           2265.5754
    0:00:10    1561.0      0.00       0.0       0.0                           2094.0154
    0:00:10    1561.0      0.00       0.0       0.0                           2094.0154
    0:00:10    1561.0      0.00       0.0       0.0                           2094.0154
    0:00:10    1546.6      0.00       0.0       0.0                           2058.8391
    0:00:10    1527.8      0.00       0.0       0.0                           2023.1489
    0:00:10    1527.8      0.00       0.0       0.0                           2023.1489
    0:00:10    1527.8      0.00       0.0       0.0                           2023.1489
    0:00:10    1527.8      0.00       0.0       0.0                           2023.1489
    0:00:11    1474.6      0.00       0.0       0.0                           1926.5757
Loading db file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/IBM/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Writing verilog file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/db/SINGLE/Approx_adder_LOALPL5_syn.v'.
Writing ddc file './db/SINGLE/Approx_adder_LOALPL5_syn_mapped.ddc'.
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/db/SINGLE/Approx_adder_LOALPL5_syn.sdf'. (WT-3)
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/simulacion_logica_sintesis/SINGLE/Approx_adder_LOALPL5_syn.sdf'. (WT-3)

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...

Information: Checking unconstrained_endpoints...

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
Running PRESTO HDLC
Compiling source file ./source/Approx_adder.v
Presto compilation completed successfully.
Running PRESTO HDLC
Presto compilation completed successfully.
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/Approx_adder_W16.db'. (DDB-24)
Elaborated 1 design.
Current design is now 'Approx_adder_W16'.
Information: Building the design 'LOA' instantiated from design 'Approx_adder_W16' with
	the parameters "LPL=6,W=8". (HDL-193)
Presto compilation completed successfully.

  Linking design 'Approx_adder_W16'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (2 designs)               /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/Approx_adder_W16.db, etc
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library)
                              /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/IBM/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  dw_foundation.sldb (library)
                              /mnt/vol_NFS_Zener/tools/synopsys/apps/syn/L-2016.03-SP3/libraries/syn/dw_foundation.sldb

Writing ddc file './db/SINGLE/Approx_adder_LOALPL6_syn_unmapped.ddc'.
Using operating conditions 'tt_1p2v_25c' found in library 'scx3_cmos8rf_lpvt_tt_1p2v_25c'.
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)

#   Propagate Constraints from cell BIGGER16.ApproxAdd/ (LOA_LPL6_W8) #
 
****************************************
check_design summary:
Version:     L-2016.03-SP3
Date:        Sun Mar 12 17:14:51 2017
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Cells                                                               1
    Cells do not drive (LINT-1)                                     1
--------------------------------------------------------------------------------

Warning: In design 'Approx_adder_W16', cell 'B_2' does not drive any nets. (LINT-1)
Warning: The -timing_high_effort_script option is ignored.  (OPT-1342)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
Information: Retiming is enabled. SVF file must be used for formal verification. (OPT-1210)

Information: There are 1 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'Approx_adder_W16'

Loaded alib file '../alib-52/scx3_cmos8rf_lpvt_tt_1p2v_25c.db.alib'
Information: Ungrouping hierarchy BIGGER16.ApproxAdd before Pass 1 (OPT-776)
Information: Ungrouping 1 of 2 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'Approx_adder_W16'
 Implement Synthetic for 'Approx_adder_W16'.
Information: Added key list 'DesignWare' to design 'Approx_adder_W16'. (DDB-72)

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1TS' in the library 'scx3_cmos8rf_lpvt_tt_1p2v_25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Mapping 'Approx_adder_W16_DP_OP_15J61_122_9781_1'

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:07    1118.9      4.13      21.1       4.0                           1513.3616
    0:00:07    1293.1      1.37       4.8       2.5                           1827.3643
    0:00:07    1293.1      1.37       4.8       2.5                           1827.3643
    0:00:08    1293.1      1.37       4.8       2.5                           1827.3643

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:08    1486.1      0.22       0.5       1.0                           2223.2598
    0:00:08    1455.8      0.18       0.4       1.0                           2168.2522
    0:00:08    1455.8      0.18       0.4       1.0                           2168.2522
    0:00:09    1586.9      0.00       0.0       1.0                           2350.7786
    0:00:09    1586.9      0.00       0.0       1.0                           2350.7786
    0:00:09    1586.9      0.00       0.0       1.0                           2350.7786
    0:00:09    1586.9      0.00       0.0       1.0                           2350.7786
    0:00:09    1586.9      0.00       0.0       1.0                           2350.7786
    0:00:09    1586.9      0.00       0.0       1.0                           2350.7786
    0:00:09    1586.9      0.00       0.0       1.0                           2350.7786
    0:00:09    1586.9      0.00       0.0       1.0                           2350.7786
    0:00:09    1586.9      0.00       0.0       1.0                           2350.7786
    0:00:09    1586.9      0.00       0.0       1.0                           2350.7786
    0:00:09    1586.9      0.00       0.0       1.0                           2350.7786
    0:00:09    1586.9      0.00       0.0       1.0                           2350.7786
    0:00:09    1586.9      0.00       0.0       1.0                           2350.7786
    0:00:09    1586.9      0.00       0.0       1.0                           2350.7786
    0:00:09    1586.9      0.00       0.0       1.0                           2350.7786
    0:00:09    1586.9      0.00       0.0       1.0                           2350.7786
    0:00:09    1586.9      0.00       0.0       1.0                           2350.7786


  Beginning Design Rule Fixing  (max_fanout)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09    1586.9      0.00       0.0       1.0                           2350.7786
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
    0:00:09    1622.9      0.00       0.0       0.0                           2402.0276
    0:00:09    1622.9      0.00       0.0       0.0                           2402.0276


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09    1622.9      0.00       0.0       0.0                           2402.0276
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
    0:00:09    1261.4      0.00       0.0       0.0                           1761.2251
    0:00:09    1261.4      0.00       0.0       0.0                           1761.2251
    0:00:09    1261.4      0.00       0.0       0.0                           1761.2251
    0:00:09    1245.6      0.00       0.0       0.0                           1727.6971
    0:00:09    1245.6      0.00       0.0       0.0                           1727.6971
    0:00:09    1245.6      0.00       0.0       0.0                           1727.6971
    0:00:09    1245.6      0.00       0.0       0.0                           1727.6971
    0:00:09    1245.6      0.00       0.0       0.0                           1727.6971
    0:00:09    1245.6      0.00       0.0       0.0                           1727.6971
    0:00:09    1245.6      0.00       0.0       0.0                           1727.6971
    0:00:09    1245.6      0.00       0.0       0.0                           1727.6971
    0:00:09    1245.6      0.00       0.0       0.0                           1727.6971
    0:00:09    1245.6      0.00       0.0       0.0                           1727.6971
    0:00:09    1245.6      0.00       0.0       0.0                           1727.6971
    0:00:09    1245.6      0.00       0.0       0.0                           1727.6971
    0:00:09    1245.6      0.00       0.0       0.0                           1727.6971
    0:00:09    1245.6      0.00       0.0       0.0                           1727.6971
    0:00:09    1245.6      0.00       0.0       0.0                           1727.6971
    0:00:09    1245.6      0.00       0.0       0.0                           1727.6971
    0:00:09    1245.6      0.00       0.0       0.0                           1727.6971
    0:00:09    1245.6      0.00       0.0       0.0                           1727.6971
    0:00:09    1245.6      0.00       0.0       0.0                           1727.6971

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09    1245.6      0.00       0.0       0.0                           1727.6971
    0:00:10    1169.3      0.00       0.0       0.0                           1595.8217
    0:00:10    1169.3      0.00       0.0       0.0                           1595.8217
    0:00:10    1169.3      0.00       0.0       0.0                           1595.8217
    0:00:10    1169.3      0.00       0.0       0.0                           1593.8601
    0:00:10    1163.5      0.00       0.0       0.0                           1585.4207
    0:00:10    1163.5      0.00       0.0       0.0                           1585.4207
    0:00:10    1163.5      0.00       0.0       0.0                           1585.4207
    0:00:10    1163.5      0.00       0.0       0.0                           1585.4207
    0:00:10    1108.8      0.00       0.0       0.0                           1490.3981
Loading db file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/IBM/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Writing verilog file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/db/SINGLE/Approx_adder_LOALPL6_syn.v'.
Writing ddc file './db/SINGLE/Approx_adder_LOALPL6_syn_mapped.ddc'.
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/db/SINGLE/Approx_adder_LOALPL6_syn.sdf'. (WT-3)
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/simulacion_logica_sintesis/SINGLE/Approx_adder_LOALPL6_syn.sdf'. (WT-3)

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...

Information: Checking unconstrained_endpoints...

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
Running PRESTO HDLC
Compiling source file ./source/Approx_adder.v
Presto compilation completed successfully.
Running PRESTO HDLC
Presto compilation completed successfully.
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/Approx_adder_W16.db'. (DDB-24)
Elaborated 1 design.
Current design is now 'Approx_adder_W16'.
Information: Building the design 'LOA' instantiated from design 'Approx_adder_W16' with
	the parameters "LPL=7,W=8". (HDL-193)
Presto compilation completed successfully.

  Linking design 'Approx_adder_W16'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (2 designs)               /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/Approx_adder_W16.db, etc
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library)
                              /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/IBM/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  dw_foundation.sldb (library)
                              /mnt/vol_NFS_Zener/tools/synopsys/apps/syn/L-2016.03-SP3/libraries/syn/dw_foundation.sldb

Writing ddc file './db/SINGLE/Approx_adder_LOALPL7_syn_unmapped.ddc'.
Using operating conditions 'tt_1p2v_25c' found in library 'scx3_cmos8rf_lpvt_tt_1p2v_25c'.
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)

#   Propagate Constraints from cell BIGGER16.ApproxAdd/ (LOA_LPL7_W8) #
 
****************************************
check_design summary:
Version:     L-2016.03-SP3
Date:        Sun Mar 12 17:15:04 2017
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Cells                                                               1
    Cells do not drive (LINT-1)                                     1
--------------------------------------------------------------------------------

Warning: In design 'Approx_adder_W16', cell 'B_2' does not drive any nets. (LINT-1)
Warning: The -timing_high_effort_script option is ignored.  (OPT-1342)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
Information: Retiming is enabled. SVF file must be used for formal verification. (OPT-1210)

Information: There are 1 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'Approx_adder_W16'

Loaded alib file '../alib-52/scx3_cmos8rf_lpvt_tt_1p2v_25c.db.alib'
Information: Ungrouping hierarchy BIGGER16.ApproxAdd before Pass 1 (OPT-776)
Information: Ungrouping 1 of 2 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'Approx_adder_W16'
 Implement Synthetic for 'Approx_adder_W16'.
Information: Added key list 'DesignWare' to design 'Approx_adder_W16'. (DDB-72)

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1TS' in the library 'scx3_cmos8rf_lpvt_tt_1p2v_25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:06     859.7      3.72      20.2       1.0                            959.7267
    0:00:06     996.5      1.00       3.8       1.0                           1166.2474
    0:00:06     996.5      1.00       3.8       1.0                           1166.2474
    0:00:07     996.5      1.00       3.8       1.0                           1166.2474

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:08    1156.3      0.00       0.0       1.0                           1431.0306
    0:00:08    1156.3      0.00       0.0       1.0                           1430.1946
    0:00:08    1156.3      0.00       0.0       1.0                           1430.1946
    0:00:08    1156.3      0.00       0.0       1.0                           1430.1946
    0:00:08    1156.3      0.00       0.0       1.0                           1430.1946
    0:00:08    1156.3      0.00       0.0       1.0                           1430.1946
    0:00:08    1156.3      0.00       0.0       1.0                           1430.1946
    0:00:08    1156.3      0.00       0.0       1.0                           1430.1946
    0:00:08    1156.3      0.00       0.0       1.0                           1430.1946
    0:00:08    1156.3      0.00       0.0       1.0                           1430.1946
    0:00:08    1156.3      0.00       0.0       1.0                           1430.1946
    0:00:08    1156.3      0.00       0.0       1.0                           1430.1946
    0:00:08    1156.3      0.00       0.0       1.0                           1430.1946
    0:00:08    1156.3      0.00       0.0       1.0                           1430.1946
    0:00:08    1156.3      0.00       0.0       1.0                           1430.1946
    0:00:08    1156.3      0.00       0.0       1.0                           1430.1946
    0:00:08    1156.3      0.00       0.0       1.0                           1430.1946
    0:00:08    1156.3      0.00       0.0       1.0                           1430.1946
    0:00:08    1156.3      0.00       0.0       1.0                           1430.1946
    0:00:08    1156.3      0.00       0.0       1.0                           1430.1946


  Beginning Design Rule Fixing  (max_fanout)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08    1156.3      0.00       0.0       1.0                           1430.1946
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
    0:00:08    1169.3      0.00       0.0       0.0                           1438.6189
    0:00:08    1169.3      0.00       0.0       0.0                           1438.6189


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08    1169.3      0.00       0.0       0.0                           1438.6189
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
    0:00:08    1147.7      0.00       0.0       0.0                           1395.3662
    0:00:08    1147.7      0.00       0.0       0.0                           1395.3662
    0:00:08    1147.7      0.00       0.0       0.0                           1395.3662
    0:00:08    1147.7      0.00       0.0       0.0                           1395.3662
    0:00:09    1147.7      0.00       0.0       0.0                           1395.3662
    0:00:09    1147.7      0.00       0.0       0.0                           1395.3662
    0:00:09    1147.7      0.00       0.0       0.0                           1395.3662
    0:00:09    1147.7      0.00       0.0       0.0                           1395.3662
    0:00:09    1147.7      0.00       0.0       0.0                           1395.3662
    0:00:09    1147.7      0.00       0.0       0.0                           1395.3662
    0:00:09    1147.7      0.00       0.0       0.0                           1395.3662
    0:00:09    1147.7      0.00       0.0       0.0                           1395.3662
    0:00:09    1147.7      0.00       0.0       0.0                           1395.3662
    0:00:09    1147.7      0.00       0.0       0.0                           1395.3662
    0:00:09    1147.7      0.00       0.0       0.0                           1395.3662
    0:00:09    1147.7      0.00       0.0       0.0                           1395.3662
    0:00:09    1147.7      0.00       0.0       0.0                           1395.3662
    0:00:09    1147.7      0.00       0.0       0.0                           1395.3662
    0:00:09    1147.7      0.00       0.0       0.0                           1395.3662
    0:00:09    1147.7      0.00       0.0       0.0                           1395.3662
    0:00:09    1147.7      0.00       0.0       0.0                           1395.3662
    0:00:09    1147.7      0.00       0.0       0.0                           1395.3662

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09    1147.7      0.00       0.0       0.0                           1395.3662
    0:00:09    1078.6      0.00       0.0       0.0                           1293.4098
    0:00:09    1078.6      0.00       0.0       0.0                           1293.4098
    0:00:09    1078.6      0.00       0.0       0.0                           1293.4098
    0:00:09    1078.6      0.00       0.0       0.0                           1291.4482
    0:00:09    1077.1      0.00       0.0       0.0                           1287.4989
    0:00:09    1077.1      0.00       0.0       0.0                           1287.4989
    0:00:09    1077.1      0.00       0.0       0.0                           1287.4989
    0:00:09    1077.1      0.00       0.0       0.0                           1287.4989
    0:00:09    1052.6      0.00       0.0       0.0                           1251.4563
Loading db file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/IBM/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Writing verilog file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/db/SINGLE/Approx_adder_LOALPL7_syn.v'.
Writing ddc file './db/SINGLE/Approx_adder_LOALPL7_syn_mapped.ddc'.
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/db/SINGLE/Approx_adder_LOALPL7_syn.sdf'. (WT-3)
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/simulacion_logica_sintesis/SINGLE/Approx_adder_LOALPL7_syn.sdf'. (WT-3)

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...

Information: Checking unconstrained_endpoints...

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
Running PRESTO HDLC
Compiling source file ./source/Approx_adder.v
Presto compilation completed successfully.
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'Approx_adder_W32'.
Information: Building the design 'ACA_I_N16_Q8'. (HDL-193)
Warning: Cannot find the design 'ACA_I_N16_Q8' in the library 'WORK'. (LBR-1)
Warning: Design 'Approx_adder_W32' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'Approx_adder_W32' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)

  Linking design 'Approx_adder_W32'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (2 designs)               /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/Approx_adder_W32.db, etc
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library)
                              /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/IBM/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  dw_foundation.sldb (library)
                              /mnt/vol_NFS_Zener/tools/synopsys/apps/syn/L-2016.03-SP3/libraries/syn/dw_foundation.sldb

Information: Building the design 'ACA_I_N16_Q8'. (HDL-193)
Warning: Cannot find the design 'ACA_I_N16_Q8' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'ACA_I_N16_Q8' in 'Approx_adder_W32'. (LINK-5)
Warning: Design 'Approx_adder_W32' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing ddc file './db/DOUBLE/Approx_adder_ACAIN16Q8_syn_unmapped.ddc'.
Warning: Design 'Approx_adder_W32' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Using operating conditions 'tt_1p2v_25c' found in library 'scx3_cmos8rf_lpvt_tt_1p2v_25c'.
Warning: Design 'Approx_adder_W32' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
Warning: Design 'Approx_adder_W32' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'Approx_adder_W32' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'Approx_adder_W32' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'Approx_adder_W32' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'Approx_adder_W32' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'Approx_adder_W32' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
check_design summary:
Version:     L-2016.03-SP3
Date:        Sun Mar 12 17:15:16 2017
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     16
    Multiply driven inputs (LINT-6)                                16

Cells                                                               1
    Cells do not drive (LINT-1)                                     1

Tristate                                                           16
    A tristate bus has a non tri-state driver (LINT-34)            16
--------------------------------------------------------------------------------

Warning: In design 'Approx_adder_W32', cell 'B_2' does not drive any nets. (LINT-1)
Warning: In design 'Approx_adder_W32', input port 'in1[15]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Approx_adder_W32', input port 'in1[14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Approx_adder_W32', input port 'in1[13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Approx_adder_W32', input port 'in1[12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Approx_adder_W32', input port 'in1[11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Approx_adder_W32', input port 'in1[10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Approx_adder_W32', input port 'in1[9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Approx_adder_W32', input port 'in1[8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Approx_adder_W32', input port 'in1[7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Approx_adder_W32', input port 'in1[6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Approx_adder_W32', input port 'in1[5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Approx_adder_W32', input port 'in1[4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Approx_adder_W32', input port 'in1[3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Approx_adder_W32', input port 'in1[2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Approx_adder_W32', input port 'in1[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Approx_adder_W32', input port 'in1[0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'Approx_adder_W32', three-state bus 'EIGHTLENGTH.lower_in2_signed[0]' has non three-state driver 'C42/Z_0'. (LINT-34)
Warning: In design 'Approx_adder_W32', three-state bus 'EIGHTLENGTH.lower_in2_signed[1]' has non three-state driver 'C42/Z_1'. (LINT-34)
Warning: In design 'Approx_adder_W32', three-state bus 'EIGHTLENGTH.lower_in2_signed[2]' has non three-state driver 'C42/Z_2'. (LINT-34)
Warning: In design 'Approx_adder_W32', three-state bus 'EIGHTLENGTH.lower_in2_signed[3]' has non three-state driver 'C42/Z_3'. (LINT-34)
Warning: In design 'Approx_adder_W32', three-state bus 'EIGHTLENGTH.lower_in2_signed[4]' has non three-state driver 'C42/Z_4'. (LINT-34)
Warning: In design 'Approx_adder_W32', three-state bus 'EIGHTLENGTH.lower_in2_signed[5]' has non three-state driver 'C42/Z_5'. (LINT-34)
Warning: In design 'Approx_adder_W32', three-state bus 'EIGHTLENGTH.lower_in2_signed[6]' has non three-state driver 'C42/Z_6'. (LINT-34)
Warning: In design 'Approx_adder_W32', three-state bus 'EIGHTLENGTH.lower_in2_signed[7]' has non three-state driver 'C42/Z_7'. (LINT-34)
Warning: In design 'Approx_adder_W32', three-state bus 'EIGHTLENGTH.lower_in2_signed[8]' has non three-state driver 'C42/Z_8'. (LINT-34)
Warning: In design 'Approx_adder_W32', three-state bus 'EIGHTLENGTH.lower_in2_signed[9]' has non three-state driver 'C42/Z_9'. (LINT-34)
Warning: In design 'Approx_adder_W32', three-state bus 'EIGHTLENGTH.lower_in2_signed[10]' has non three-state driver 'C42/Z_10'. (LINT-34)
Warning: In design 'Approx_adder_W32', three-state bus 'EIGHTLENGTH.lower_in2_signed[11]' has non three-state driver 'C42/Z_11'. (LINT-34)
Warning: In design 'Approx_adder_W32', three-state bus 'EIGHTLENGTH.lower_in2_signed[12]' has non three-state driver 'C42/Z_12'. (LINT-34)
Warning: In design 'Approx_adder_W32', three-state bus 'EIGHTLENGTH.lower_in2_signed[13]' has non three-state driver 'C42/Z_13'. (LINT-34)
Warning: In design 'Approx_adder_W32', three-state bus 'EIGHTLENGTH.lower_in2_signed[14]' has non three-state driver 'C42/Z_14'. (LINT-34)
Warning: In design 'Approx_adder_W32', three-state bus 'EIGHTLENGTH.lower_in2_signed[15]' has non three-state driver 'C42/Z_15'. (LINT-34)
Warning: Design 'Approx_adder_W32' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: The -timing_high_effort_script option is ignored.  (OPT-1342)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
Information: Retiming is enabled. SVF file must be used for formal verification. (OPT-1210)

Information: There are 33 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'Approx_adder_W32'

Information: Building the design 'ACA_I_N16_Q8'. (HDL-193)
Warning: Cannot find the design 'ACA_I_N16_Q8' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'ACA_I_N16_Q8' in 'Approx_adder_W32'. (LINK-5)
Loaded alib file '../alib-52/scx3_cmos8rf_lpvt_tt_1p2v_25c.db.alib'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'Approx_adder_W32'
 Implement Synthetic for 'Approx_adder_W32'.
Information: Building the design 'ACA_I_N16_Q8'. (HDL-193)
Warning: Cannot find the design 'ACA_I_N16_Q8' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'ACA_I_N16_Q8' in 'Approx_adder_W32'. (LINK-5)
Warning: Design 'Approx_adder_W32' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1TS' in the library 'scx3_cmos8rf_lpvt_tt_1p2v_25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'Approx_adder_W32'. (DDB-72)
  Mapping Optimization (Phase 1)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:07    2223.4      3.56      30.5       0.2                           2622.2000
    0:00:07    2509.9      1.04       9.4       0.0                           3006.5979
    0:00:07    2509.9      1.04       9.4       0.0                           3006.5979
    0:00:08    2509.9      1.04       9.4       0.0                           3006.5979

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:09    2819.5      0.00       0.0       0.0                           3503.0654
    0:00:09    2803.7      0.00       0.0       0.0                           3449.1023
    0:00:09    2803.7      0.00       0.0       0.0                           3449.1023
    0:00:09    2803.7      0.00       0.0       0.0                           3449.1023
    0:00:09    2803.7      0.00       0.0       0.0                           3449.1023
    0:00:09    2803.7      0.00       0.0       0.0                           3449.1023
    0:00:09    2803.7      0.00       0.0       0.0                           3449.1023
    0:00:09    2803.7      0.00       0.0       0.0                           3449.1023
    0:00:09    2803.7      0.00       0.0       0.0                           3449.1023
    0:00:09    2803.7      0.00       0.0       0.0                           3449.1023
    0:00:09    2803.7      0.00       0.0       0.0                           3449.1023
    0:00:09    2803.7      0.00       0.0       0.0                           3449.1023
    0:00:09    2803.7      0.00       0.0       0.0                           3449.1023
    0:00:09    2803.7      0.00       0.0       0.0                           3449.1023
    0:00:09    2803.7      0.00       0.0       0.0                           3449.1023
    0:00:09    2803.7      0.00       0.0       0.0                           3449.1023
    0:00:09    2803.7      0.00       0.0       0.0                           3449.1023
    0:00:09    2803.7      0.00       0.0       0.0                           3449.1023
    0:00:09    2803.7      0.00       0.0       0.0                           3449.1023
    0:00:09    2803.7      0.00       0.0       0.0                           3449.1023
    0:00:09    2803.7      0.00       0.0       0.0                           3449.1023
    0:00:09    2803.7      0.00       0.0       0.0                           3449.1023


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09    2803.7      0.00       0.0       0.0                           3449.1023
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
    0:00:10    2743.2      0.00       0.0       0.0                           3368.4207
    0:00:10    2743.2      0.00       0.0       0.0                           3368.4207
    0:00:10    2743.2      0.00       0.0       0.0                           3368.4207
    0:00:10    2710.1      0.00       0.0       0.0                           3294.8740
    0:00:10    2710.1      0.00       0.0       0.0                           3294.8740
    0:00:10    2710.1      0.00       0.0       0.0                           3294.8740
    0:00:10    2710.1      0.00       0.0       0.0                           3294.8740
    0:00:10    2710.1      0.00       0.0       0.0                           3294.8740
    0:00:10    2710.1      0.00       0.0       0.0                           3294.8740
    0:00:10    2710.1      0.00       0.0       0.0                           3294.8740
    0:00:10    2710.1      0.00       0.0       0.0                           3294.8740
    0:00:10    2710.1      0.00       0.0       0.0                           3294.8740
    0:00:10    2710.1      0.00       0.0       0.0                           3294.8740
    0:00:10    2710.1      0.00       0.0       0.0                           3294.8740
    0:00:10    2710.1      0.00       0.0       0.0                           3294.8740
    0:00:10    2710.1      0.00       0.0       0.0                           3294.8740
    0:00:10    2710.1      0.00       0.0       0.0                           3294.8740
    0:00:10    2710.1      0.00       0.0       0.0                           3294.8740
    0:00:10    2710.1      0.00       0.0       0.0                           3294.8740
    0:00:10    2710.1      0.00       0.0       0.0                           3294.8740
    0:00:10    2710.1      0.00       0.0       0.0                           3294.8740
    0:00:10    2710.1      0.00       0.0       0.0                           3294.8740

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:10    2710.1      0.00       0.0       0.0                           3294.8740
    0:00:10    2665.4      0.00       0.0       0.0                           3227.5994
    0:00:10    2665.4      0.00       0.0       0.0                           3227.5994
    0:00:10    2665.4      0.00       0.0       0.0                           3227.5994
    0:00:11    2623.7      0.00       0.0       0.0                           3142.4036
    0:00:11    2602.1      0.00       0.0       0.0                           3110.1667
    0:00:11    2602.1      0.00       0.0       0.0                           3110.1667
    0:00:11    2602.1      0.00       0.0       0.0                           3110.1667
    0:00:11    2602.1      0.00       0.0       0.0                           3110.1667
    0:00:11    2537.3      0.00       0.0       0.0                           2990.7471
Loading db file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/IBM/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: Building the design 'ACA_I_N16_Q8'. (HDL-193)
Warning: Cannot find the design 'ACA_I_N16_Q8' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'ACA_I_N16_Q8' in 'Approx_adder_W32'. (LINK-5)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated black box outputs. (PWR-428)
Information: Building the design 'ACA_I_N16_Q8'. (HDL-193)
Warning: Cannot find the design 'ACA_I_N16_Q8' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'ACA_I_N16_Q8' in 'Approx_adder_W32'. (LINK-5)
Warning: Design 'Approx_adder_W32' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing verilog file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/db/DOUBLE/Approx_adder_ACAIN16Q8_syn.v'.
Warning: Design 'Approx_adder_W32' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing ddc file './db/DOUBLE/Approx_adder_ACAIN16Q8_syn_mapped.ddc'.
Warning: Design 'Approx_adder_W32' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'Approx_adder_W32' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/db/DOUBLE/Approx_adder_ACAIN16Q8_syn.sdf'. (WT-3)
Warning: Design contains black-box components.  These cells will have no timing information. (WT-7)
Warning: Design 'Approx_adder_W32' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/simulacion_logica_sintesis/DOUBLE/Approx_adder_ACAIN16Q8_syn.sdf'. (WT-3)
Warning: Design contains black-box components.  These cells will have no timing information. (WT-7)
Warning: Design 'Approx_adder_W32' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...

Information: Checking unconstrained_endpoints...

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
Running PRESTO HDLC
Compiling source file ./source/Approx_adder.v
Presto compilation completed successfully.
Running PRESTO HDLC
Presto compilation completed successfully.
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/Approx_adder_W32.db'. (DDB-24)
Elaborated 1 design.
Current design is now 'Approx_adder_W32'.
Information: Building the design 'ACA_I_N16_Q4'. (HDL-193)
Presto compilation completed successfully.

  Linking design 'Approx_adder_W32'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (3 designs)               /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/Approx_adder_W32.db, etc
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library)
                              /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/IBM/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  dw_foundation.sldb (library)
                              /mnt/vol_NFS_Zener/tools/synopsys/apps/syn/L-2016.03-SP3/libraries/syn/dw_foundation.sldb

Writing ddc file './db/DOUBLE/Approx_adder_ACAIN16Q4_syn_unmapped.ddc'.
Using operating conditions 'tt_1p2v_25c' found in library 'scx3_cmos8rf_lpvt_tt_1p2v_25c'.
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)

#   Propagate Constraints from cell EIGHTLENGTH.ApproxAdd/ (ACA_I_N16_Q4) #
 
****************************************
check_design summary:
Version:     L-2016.03-SP3
Date:        Sun Mar 12 17:15:30 2017
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Cells                                                               1
    Cells do not drive (LINT-1)                                     1
--------------------------------------------------------------------------------

Warning: In design 'Approx_adder_W32', cell 'B_2' does not drive any nets. (LINT-1)
Warning: The -timing_high_effort_script option is ignored.  (OPT-1342)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
Information: Retiming is enabled. SVF file must be used for formal verification. (OPT-1210)

Information: There are 1 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'Approx_adder_W32'

Loaded alib file '../alib-52/scx3_cmos8rf_lpvt_tt_1p2v_25c.db.alib'
Information: Ungrouping hierarchy EIGHTLENGTH.ApproxAdd before Pass 1 (OPT-776)
Information: Ungrouping 1 of 2 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'Approx_adder_W32'
Information: Added key list 'DesignWare' to design 'Approx_adder_W32'. (DDB-72)
 Implement Synthetic for 'Approx_adder_W32'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1TS' in the library 'scx3_cmos8rf_lpvt_tt_1p2v_25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Mapping 'Approx_adder_W32_DP_OP_48J64_122_3620_2'

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08    4671.4      2.71      44.1       7.3                           5837.6494
    0:00:09    5256.0      0.56       5.5       6.0                           6723.9990
    0:00:09    5256.0      0.56       5.5       6.0                           6723.9990
    0:00:09    5256.0      0.56       5.5       6.0                           6723.9990

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:10    5186.9      0.09       0.1       6.0                           6687.3247
    0:00:10    5182.6      0.08       0.1       6.0                           6679.0391
    0:00:10    5182.6      0.08       0.1       6.0                           6679.0391
    0:00:11    5381.3      0.00       0.0       6.0                           6947.3848
    0:00:11    5381.3      0.00       0.0       6.0                           6947.3848
    0:00:11    5381.3      0.00       0.0       6.0                           6947.3848
    0:00:11    5381.3      0.00       0.0       6.0                           6947.3848
    0:00:11    5381.3      0.00       0.0       6.0                           6947.3848
    0:00:11    5381.3      0.00       0.0       6.0                           6947.3848
    0:00:11    5381.3      0.00       0.0       6.0                           6947.3848
    0:00:11    5381.3      0.00       0.0       6.0                           6947.3848
    0:00:11    5381.3      0.00       0.0       6.0                           6947.3848
    0:00:11    5381.3      0.00       0.0       6.0                           6947.3848
    0:00:11    5381.3      0.00       0.0       6.0                           6947.3848
    0:00:11    5381.3      0.00       0.0       6.0                           6947.3848
    0:00:11    5381.3      0.00       0.0       6.0                           6947.3848
    0:00:11    5381.3      0.00       0.0       6.0                           6947.3848
    0:00:11    5381.3      0.00       0.0       6.0                           6947.3848
    0:00:11    5381.3      0.00       0.0       6.0                           6947.3848
    0:00:11    5381.3      0.00       0.0       6.0                           6947.3848


  Beginning Design Rule Fixing  (max_fanout)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:11    5381.3      0.00       0.0       6.0                           6947.3848
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
    0:00:11    5410.1      0.00       0.0       0.0                           6988.6001
    0:00:11    5410.1      0.00       0.0       0.0                           6988.6001


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:11    5410.1      0.00       0.0       0.0                           6988.6001
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
    0:00:11    4327.2      0.00       0.0       0.0                           5178.1841
    0:00:11    4327.2      0.00       0.0       0.0                           5178.1841
    0:00:11    4327.2      0.00       0.0       0.0                           5178.1841
    0:00:11    4304.2      0.00       0.0       0.0                           5139.5649
    0:00:12    4304.2      0.00       0.0       0.0                           5139.5649
    0:00:12    4304.2      0.00       0.0       0.0                           5139.5649
    0:00:12    4304.2      0.00       0.0       0.0                           5139.5649
    0:00:12    4304.2      0.00       0.0       0.0                           5139.5649
    0:00:12    4304.2      0.00       0.0       0.0                           5139.5649
    0:00:12    4304.2      0.00       0.0       0.0                           5139.5649
    0:00:12    4304.2      0.00       0.0       0.0                           5139.5649
    0:00:12    4304.2      0.00       0.0       0.0                           5139.5649
    0:00:12    4304.2      0.00       0.0       0.0                           5139.5649
    0:00:12    4304.2      0.00       0.0       0.0                           5139.5649
    0:00:12    4304.2      0.00       0.0       0.0                           5139.5649
    0:00:12    4304.2      0.00       0.0       0.0                           5139.5649
    0:00:12    4304.2      0.00       0.0       0.0                           5139.5649
    0:00:12    4304.2      0.00       0.0       0.0                           5139.5649
    0:00:12    4304.2      0.00       0.0       0.0                           5139.5649
    0:00:12    4304.2      0.00       0.0       0.0                           5139.5649
    0:00:12    4304.2      0.00       0.0       0.0                           5139.5649
    0:00:12    4304.2      0.00       0.0       0.0                           5139.5649

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:12    4304.2      0.00       0.0       0.0                           5139.5649
    0:00:12    4046.4      0.00       0.0       0.0                           4813.1323
    0:00:12    4047.8      0.00       0.0       0.0                           4815.2871
    0:00:12    4047.8      0.00       0.0       0.0                           4815.2871
    0:00:12    4047.8      0.00       0.0       0.0                           4814.2754
    0:00:12    4010.4      0.00       0.0       0.0                           4761.5508
    0:00:12    4010.4      0.00       0.0       0.0                           4761.5508
    0:00:12    4010.4      0.00       0.0       0.0                           4761.5508
    0:00:12    4010.4      0.00       0.0       0.0                           4761.5508
    0:00:13    3873.6      0.00       0.0       0.0                           4568.8447
Loading db file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/IBM/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Writing verilog file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/db/DOUBLE/Approx_adder_ACAIN16Q4_syn.v'.
Writing ddc file './db/DOUBLE/Approx_adder_ACAIN16Q4_syn_mapped.ddc'.
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/db/DOUBLE/Approx_adder_ACAIN16Q4_syn.sdf'. (WT-3)
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/simulacion_logica_sintesis/DOUBLE/Approx_adder_ACAIN16Q4_syn.sdf'. (WT-3)

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...

Information: Checking unconstrained_endpoints...

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
Running PRESTO HDLC
Compiling source file ./source/Approx_adder.v
Presto compilation completed successfully.
Running PRESTO HDLC
Presto compilation completed successfully.
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/Approx_adder_W32.db'. (DDB-24)
Elaborated 1 design.
Current design is now 'Approx_adder_W32'.
Information: Building the design 'ETAII_N16_Q4'. (HDL-193)
Presto compilation completed successfully.

  Linking design 'Approx_adder_W32'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (3 designs)               /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/Approx_adder_W32.db, etc
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library)
                              /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/IBM/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  dw_foundation.sldb (library)
                              /mnt/vol_NFS_Zener/tools/synopsys/apps/syn/L-2016.03-SP3/libraries/syn/dw_foundation.sldb

Writing ddc file './db/DOUBLE/Approx_adder_ETAIIN16Q4_syn_unmapped.ddc'.
Using operating conditions 'tt_1p2v_25c' found in library 'scx3_cmos8rf_lpvt_tt_1p2v_25c'.
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)

#   Propagate Constraints from cell EIGHTLENGTH.ApproxAdd/ (ETAII_N16_Q4) #
 
****************************************
check_design summary:
Version:     L-2016.03-SP3
Date:        Sun Mar 12 17:15:45 2017
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Cells                                                               1
    Cells do not drive (LINT-1)                                     1
--------------------------------------------------------------------------------

Warning: In design 'Approx_adder_W32', cell 'B_2' does not drive any nets. (LINT-1)
Warning: The -timing_high_effort_script option is ignored.  (OPT-1342)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
Information: Retiming is enabled. SVF file must be used for formal verification. (OPT-1210)

Information: There are 1 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'Approx_adder_W32'

Loaded alib file '../alib-52/scx3_cmos8rf_lpvt_tt_1p2v_25c.db.alib'
Information: Ungrouping hierarchy EIGHTLENGTH.ApproxAdd before Pass 1 (OPT-776)
Information: Ungrouping 1 of 2 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'Approx_adder_W32'
Information: Added key list 'DesignWare' to design 'Approx_adder_W32'. (DDB-72)
 Implement Synthetic for 'Approx_adder_W32'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1TS' in the library 'scx3_cmos8rf_lpvt_tt_1p2v_25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Mapping 'Approx_adder_W32_DP_OP_33J65_122_3620_2'

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08    4685.8      3.28      43.2       1.1                           6155.3804
    0:00:08    5266.1      0.89       9.9       0.2                           7079.4136
    0:00:08    5266.1      0.89       9.9       0.2                           7079.4136
    0:00:09    5266.1      0.89       9.9       0.2                           7079.4136

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:10    5186.9      0.04       0.1       0.2                           7011.5786
    0:00:10    5123.5      0.04       0.1       0.2                           6897.2090
    0:00:10    5123.5      0.04       0.1       0.2                           6897.2090
    0:00:11    5277.6      0.00       0.0       0.2                           7147.7339
    0:00:11    5277.6      0.00       0.0       0.2                           7147.7339
    0:00:11    5277.6      0.00       0.0       0.2                           7147.7339
    0:00:11    5277.6      0.00       0.0       0.2                           7147.7339
    0:00:11    5277.6      0.00       0.0       0.2                           7147.7339
    0:00:11    5277.6      0.00       0.0       0.2                           7147.7339
    0:00:11    5277.6      0.00       0.0       0.2                           7147.7339
    0:00:11    5277.6      0.00       0.0       0.2                           7147.7339
    0:00:11    5277.6      0.00       0.0       0.2                           7147.7339
    0:00:11    5277.6      0.00       0.0       0.2                           7147.7339
    0:00:11    5277.6      0.00       0.0       0.2                           7147.7339
    0:00:11    5277.6      0.00       0.0       0.2                           7147.7339
    0:00:11    5277.6      0.00       0.0       0.2                           7147.7339
    0:00:11    5277.6      0.00       0.0       0.2                           7147.7339
    0:00:11    5277.6      0.00       0.0       0.2                           7147.7339
    0:00:11    5277.6      0.00       0.0       0.2                           7147.7339
    0:00:11    5277.6      0.00       0.0       0.2                           7147.7339


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:11    5277.6      0.00       0.0       0.2                           7147.7339
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
    0:00:11    5287.7      0.00       0.0       0.0                           7162.0527
    0:00:11    5287.7      0.00       0.0       0.0                           7162.0527


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:11    5287.7      0.00       0.0       0.0                           7162.0527
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
    0:00:11    4580.6      0.00       0.0       0.0                           6034.6362
    0:00:11    4580.6      0.00       0.0       0.0                           6034.6362
    0:00:11    4580.6      0.00       0.0       0.0                           6034.6362
    0:00:12    4547.5      0.00       0.0       0.0                           5962.0557
    0:00:12    4547.5      0.00       0.0       0.0                           5962.0557
    0:00:12    4547.5      0.00       0.0       0.0                           5962.0557
    0:00:12    4547.5      0.00       0.0       0.0                           5962.0557
    0:00:12    4547.5      0.00       0.0       0.0                           5962.0557
    0:00:12    4547.5      0.00       0.0       0.0                           5962.0557
    0:00:12    4547.5      0.00       0.0       0.0                           5962.0557
    0:00:12    4547.5      0.00       0.0       0.0                           5962.0557
    0:00:12    4547.5      0.00       0.0       0.0                           5962.0557
    0:00:12    4547.5      0.00       0.0       0.0                           5962.0557
    0:00:12    4547.5      0.00       0.0       0.0                           5962.0557
    0:00:12    4547.5      0.00       0.0       0.0                           5962.0557
    0:00:12    4547.5      0.00       0.0       0.0                           5962.0557
    0:00:12    4547.5      0.00       0.0       0.0                           5962.0557
    0:00:12    4547.5      0.00       0.0       0.0                           5962.0557
    0:00:12    4547.5      0.00       0.0       0.0                           5962.0557
    0:00:12    4547.5      0.00       0.0       0.0                           5962.0557
    0:00:12    4547.5      0.00       0.0       0.0                           5962.0557
    0:00:12    4547.5      0.00       0.0       0.0                           5962.0557

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:12    4547.5      0.00       0.0       0.0                           5962.0557
    0:00:12    4109.8      0.01       0.0       0.0                           5268.6602
    0:00:12    4114.1      0.00       0.0       0.0                           5281.7593
    0:00:12    4114.1      0.00       0.0       0.0                           5281.7593
    0:00:12    4106.9      0.00       0.0       0.0                           5265.4736
    0:00:13    4068.0      0.00       0.0       0.0                           5196.5815
    0:00:13    4068.0      0.00       0.0       0.0                           5196.5815
    0:00:13    4068.0      0.00       0.0       0.0                           5196.5815
    0:00:13    4068.0      0.00       0.0       0.0                           5196.5815
    0:00:13    3850.6      0.00       0.0       0.0                           4846.3584
Loading db file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/IBM/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Writing verilog file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/db/DOUBLE/Approx_adder_ETAIIN16Q4_syn.v'.
Writing ddc file './db/DOUBLE/Approx_adder_ETAIIN16Q4_syn_mapped.ddc'.
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/db/DOUBLE/Approx_adder_ETAIIN16Q4_syn.sdf'. (WT-3)
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/simulacion_logica_sintesis/DOUBLE/Approx_adder_ETAIIN16Q4_syn.sdf'. (WT-3)

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...

Information: Checking unconstrained_endpoints...

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
Running PRESTO HDLC
Compiling source file ./source/Approx_adder.v
Presto compilation completed successfully.
Running PRESTO HDLC
Presto compilation completed successfully.
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/Approx_adder_W32.db'. (DDB-24)
Elaborated 1 design.
Current design is now 'Approx_adder_W32'.
Information: Building the design 'ETAII_N16_Q8'. (HDL-193)
Presto compilation completed successfully.

  Linking design 'Approx_adder_W32'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (3 designs)               /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/Approx_adder_W32.db, etc
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library)
                              /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/IBM/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  dw_foundation.sldb (library)
                              /mnt/vol_NFS_Zener/tools/synopsys/apps/syn/L-2016.03-SP3/libraries/syn/dw_foundation.sldb

Writing ddc file './db/DOUBLE/Approx_adder_ETAIIN16Q8_syn_unmapped.ddc'.
Using operating conditions 'tt_1p2v_25c' found in library 'scx3_cmos8rf_lpvt_tt_1p2v_25c'.
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)

#   Propagate Constraints from cell EIGHTLENGTH.ApproxAdd/ (ETAII_N16_Q8) #
 
****************************************
check_design summary:
Version:     L-2016.03-SP3
Date:        Sun Mar 12 17:16:01 2017
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Cells                                                               1
    Cells do not drive (LINT-1)                                     1
--------------------------------------------------------------------------------

Warning: In design 'Approx_adder_W32', cell 'B_2' does not drive any nets. (LINT-1)
Warning: The -timing_high_effort_script option is ignored.  (OPT-1342)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
Information: Retiming is enabled. SVF file must be used for formal verification. (OPT-1210)

Information: There are 1 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'Approx_adder_W32'

Loaded alib file '../alib-52/scx3_cmos8rf_lpvt_tt_1p2v_25c.db.alib'
Information: Ungrouping hierarchy EIGHTLENGTH.ApproxAdd before Pass 1 (OPT-776)
Information: Ungrouping 1 of 2 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'Approx_adder_W32'
Information: Added key list 'DesignWare' to design 'Approx_adder_W32'. (DDB-72)
 Implement Synthetic for 'Approx_adder_W32'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1TS' in the library 'scx3_cmos8rf_lpvt_tt_1p2v_25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Mapping 'Approx_adder_W32_DP_OP_21J66_122_9739_2'

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08    4880.2      4.82      78.4       3.3                           6358.2705
    0:00:09    5499.4      1.14      15.0       0.1                           7319.7451
    0:00:09    5499.4      1.14      15.0       0.1                           7319.7451
    0:00:10    5499.4      1.14      15.0       0.1                           7319.7451

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:10    5438.9      0.64       4.7       0.1                           7367.3628
    0:00:11    5329.4      0.64       4.3       0.1                           7257.5615
    0:00:11    5329.4      0.64       4.3       0.1                           7257.5615
    0:00:11    6065.3      0.46       2.5       0.1                           8231.7090
    0:00:11    6065.3      0.46       2.5       0.1                           8231.7090
    0:00:11    6251.0      0.28       1.5       0.1                           8544.2285
    0:00:11    6251.0      0.28       1.5       0.1                           8544.2285
    0:00:11    6804.0      0.23       1.0       0.1                           9258.2900
    0:00:11    6804.0      0.23       1.0       0.1                           9258.2900
    0:00:12    6946.6      0.00       0.0       1.1                           9500.7051
    0:00:12    6946.6      0.00       0.0       1.1                           9500.7051
    0:00:12    6946.6      0.00       0.0       1.1                           9500.7051
    0:00:12    6946.6      0.00       0.0       1.1                           9500.7051
    0:00:12    6946.6      0.00       0.0       1.1                           9500.7051
    0:00:12    6946.6      0.00       0.0       1.1                           9500.7051
    0:00:12    6946.6      0.00       0.0       1.1                           9500.7051
    0:00:12    6946.6      0.00       0.0       1.1                           9500.7051
    0:00:12    6946.6      0.00       0.0       1.1                           9500.7051
    0:00:12    6946.6      0.00       0.0       1.1                           9500.7051
    0:00:12    6946.6      0.00       0.0       1.1                           9500.7051


  Beginning Design Rule Fixing  (max_transition)  (max_fanout)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:12    6946.6      0.00       0.0       1.1                           9500.7051
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
    0:00:12    6912.0      0.00       0.0       0.0                           9433.1182
    0:00:12    6912.0      0.00       0.0       0.0                           9433.1182


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:12    6912.0      0.00       0.0       0.0                           9433.1182
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
    0:00:12    5428.8      0.00       0.0       0.0                           7112.5566
    0:00:12    5428.8      0.00       0.0       0.0                           7112.5566
    0:00:12    5428.8      0.00       0.0       0.0                           7112.5566
    0:00:13    5356.8      0.00       0.0       0.0                           6977.1392
    0:00:13    5356.8      0.00       0.0       0.0                           6977.1392
    0:00:13    5356.8      0.00       0.0       0.0                           6977.1392
    0:00:13    5356.8      0.00       0.0       0.0                           6977.1392
    0:00:13    5356.8      0.00       0.0       0.0                           6977.1392
    0:00:13    5356.8      0.00       0.0       0.0                           6977.1392
    0:00:13    5356.8      0.00       0.0       0.0                           6977.1392
    0:00:13    5356.8      0.00       0.0       0.0                           6977.1392
    0:00:13    5356.8      0.00       0.0       0.0                           6977.1392
    0:00:13    5356.8      0.00       0.0       0.0                           6977.1392
    0:00:13    5356.8      0.00       0.0       0.0                           6977.1392
    0:00:13    5356.8      0.00       0.0       0.0                           6977.1392
    0:00:13    5356.8      0.00       0.0       0.0                           6977.1392
    0:00:13    5356.8      0.00       0.0       0.0                           6977.1392
    0:00:13    5356.8      0.00       0.0       0.0                           6977.1392
    0:00:13    5356.8      0.00       0.0       0.0                           6977.1392
    0:00:13    5356.8      0.00       0.0       0.0                           6977.1392
    0:00:13    5356.8      0.00       0.0       0.0                           6977.1392
    0:00:13    5356.8      0.00       0.0       0.0                           6977.1392

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:13    5356.8      0.00       0.0       0.0                           6977.1392
    0:00:13    4574.9      0.00       0.0       0.0                           5782.5786
    0:00:13    4574.9      0.00       0.0       0.0                           5782.5786
    0:00:13    4574.9      0.00       0.0       0.0                           5782.5786
    0:00:13    4530.2      0.00       0.0       0.0                           5669.5093
    0:00:13    4498.6      0.00       0.0       0.0                           5630.2251
    0:00:13    4498.6      0.00       0.0       0.0                           5630.2251
    0:00:13    4498.6      0.00       0.0       0.0                           5630.2251
    0:00:13    4498.6      0.00       0.0       0.0                           5630.2251
    0:00:14    4304.2      0.00       0.0       0.0                           5348.0591
Loading db file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/IBM/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Writing verilog file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/db/DOUBLE/Approx_adder_ETAIIN16Q8_syn.v'.
Writing ddc file './db/DOUBLE/Approx_adder_ETAIIN16Q8_syn_mapped.ddc'.
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/db/DOUBLE/Approx_adder_ETAIIN16Q8_syn.sdf'. (WT-3)
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/simulacion_logica_sintesis/DOUBLE/Approx_adder_ETAIIN16Q8_syn.sdf'. (WT-3)

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...

Information: Checking unconstrained_endpoints...

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
Running PRESTO HDLC
Compiling source file ./source/Approx_adder.v
Presto compilation completed successfully.
Running PRESTO HDLC
Presto compilation completed successfully.
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/Approx_adder_W32.db'. (DDB-24)
Elaborated 1 design.
Current design is now 'Approx_adder_W32'.
Information: Building the design 'ACA_II_N16_Q4'. (HDL-193)
Presto compilation completed successfully.

  Linking design 'Approx_adder_W32'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (3 designs)               /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/Approx_adder_W32.db, etc
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library)
                              /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/IBM/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  dw_foundation.sldb (library)
                              /mnt/vol_NFS_Zener/tools/synopsys/apps/syn/L-2016.03-SP3/libraries/syn/dw_foundation.sldb

Writing ddc file './db/DOUBLE/Approx_adder_ACAIIN16Q4_syn_unmapped.ddc'.
Using operating conditions 'tt_1p2v_25c' found in library 'scx3_cmos8rf_lpvt_tt_1p2v_25c'.
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)

#   Propagate Constraints from cell EIGHTLENGTH.ApproxAdd/ (ACA_II_N16_Q4) #
 
****************************************
check_design summary:
Version:     L-2016.03-SP3
Date:        Sun Mar 12 17:16:17 2017
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Cells                                                               1
    Cells do not drive (LINT-1)                                     1
--------------------------------------------------------------------------------

Warning: In design 'Approx_adder_W32', cell 'B_2' does not drive any nets. (LINT-1)
Warning: The -timing_high_effort_script option is ignored.  (OPT-1342)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
Information: Retiming is enabled. SVF file must be used for formal verification. (OPT-1210)

Information: There are 1 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'Approx_adder_W32'

Loaded alib file '../alib-52/scx3_cmos8rf_lpvt_tt_1p2v_25c.db.alib'
Information: Ungrouping hierarchy EIGHTLENGTH.ApproxAdd before Pass 1 (OPT-776)
Information: Ungrouping 1 of 2 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'Approx_adder_W32'
Information: Added key list 'DesignWare' to design 'Approx_adder_W32'. (DDB-72)
 Implement Synthetic for 'Approx_adder_W32'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1TS' in the library 'scx3_cmos8rf_lpvt_tt_1p2v_25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Mapping 'Approx_adder_W32_DP_OP_30J67_122_3620_2'

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:07    4687.2      3.27      41.8       0.9                           6147.2563
    0:00:07    5294.9      0.51       4.0       0.0                           7108.3374
    0:00:07    5294.9      0.51       4.0       0.0                           7108.3374
    0:00:08    5294.9      0.51       4.0       0.0                           7108.3374

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:08    5330.9      0.00       0.0       0.0                           7219.8545
    0:00:09    5234.4      0.00       0.0       0.0                           7018.8052
    0:00:09    5234.4      0.00       0.0       0.0                           7018.8052
    0:00:09    5234.4      0.00       0.0       0.0                           7018.8052
    0:00:09    5234.4      0.00       0.0       0.0                           7018.8052
    0:00:09    5234.4      0.00       0.0       0.0                           7018.8052
    0:00:09    5234.4      0.00       0.0       0.0                           7018.8052
    0:00:09    5234.4      0.00       0.0       0.0                           7018.8052
    0:00:09    5234.4      0.00       0.0       0.0                           7018.8052
    0:00:09    5234.4      0.00       0.0       0.0                           7018.8052
    0:00:09    5234.4      0.00       0.0       0.0                           7018.8052
    0:00:09    5234.4      0.00       0.0       0.0                           7018.8052
    0:00:09    5234.4      0.00       0.0       0.0                           7018.8052
    0:00:09    5234.4      0.00       0.0       0.0                           7018.8052
    0:00:09    5234.4      0.00       0.0       0.0                           7018.8052
    0:00:09    5234.4      0.00       0.0       0.0                           7018.8052
    0:00:09    5234.4      0.00       0.0       0.0                           7018.8052
    0:00:09    5234.4      0.00       0.0       0.0                           7018.8052
    0:00:09    5234.4      0.00       0.0       0.0                           7018.8052
    0:00:09    5234.4      0.00       0.0       0.0                           7018.8052
    0:00:09    5234.4      0.00       0.0       0.0                           7018.8052
    0:00:09    5234.4      0.00       0.0       0.0                           7018.8052


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09    5234.4      0.00       0.0       0.0                           7018.8052
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
    0:00:09    4544.6      0.00       0.0       0.0                           5949.3267
    0:00:09    4544.6      0.00       0.0       0.0                           5949.3267
    0:00:09    4544.6      0.00       0.0       0.0                           5949.3267
    0:00:09    4507.2      0.00       0.0       0.0                           5866.2759
    0:00:10    4507.2      0.00       0.0       0.0                           5866.2759
    0:00:10    4507.2      0.00       0.0       0.0                           5866.2759
    0:00:10    4507.2      0.00       0.0       0.0                           5866.2759
    0:00:10    4507.2      0.00       0.0       0.0                           5866.2759
    0:00:10    4507.2      0.00       0.0       0.0                           5866.2759
    0:00:10    4507.2      0.00       0.0       0.0                           5866.2759
    0:00:10    4507.2      0.00       0.0       0.0                           5866.2759
    0:00:10    4507.2      0.00       0.0       0.0                           5866.2759
    0:00:10    4507.2      0.00       0.0       0.0                           5866.2759
    0:00:10    4507.2      0.00       0.0       0.0                           5866.2759
    0:00:10    4507.2      0.00       0.0       0.0                           5866.2759
    0:00:10    4507.2      0.00       0.0       0.0                           5866.2759
    0:00:10    4507.2      0.00       0.0       0.0                           5866.2759
    0:00:10    4507.2      0.00       0.0       0.0                           5866.2759
    0:00:10    4507.2      0.00       0.0       0.0                           5866.2759
    0:00:10    4507.2      0.00       0.0       0.0                           5866.2759
    0:00:10    4507.2      0.00       0.0       0.0                           5866.2759
    0:00:10    4507.2      0.00       0.0       0.0                           5866.2759

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:10    4507.2      0.00       0.0       0.0                           5866.2759
    0:00:10    4096.8      0.00       0.0       0.0                           5266.1772
    0:00:10    4096.8      0.00       0.0       0.0                           5266.1772
    0:00:10    4096.8      0.00       0.0       0.0                           5266.1772
    0:00:10    4073.8      0.00       0.0       0.0                           5213.3906
    0:00:10    3997.4      0.00       0.0       0.0                           5089.1870
    0:00:10    3997.4      0.00       0.0       0.0                           5089.1870
    0:00:10    3997.4      0.00       0.0       0.0                           5089.1870
    0:00:10    3997.4      0.00       0.0       0.0                           5089.1870
    0:00:11    3790.1      0.00       0.0       0.0                           4743.0630
Loading db file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/IBM/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Writing verilog file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/db/DOUBLE/Approx_adder_ACAIIN16Q4_syn.v'.
Writing ddc file './db/DOUBLE/Approx_adder_ACAIIN16Q4_syn_mapped.ddc'.
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/db/DOUBLE/Approx_adder_ACAIIN16Q4_syn.sdf'. (WT-3)
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/simulacion_logica_sintesis/DOUBLE/Approx_adder_ACAIIN16Q4_syn.sdf'. (WT-3)

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...

Information: Checking unconstrained_endpoints...

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
Running PRESTO HDLC
Compiling source file ./source/Approx_adder.v
Presto compilation completed successfully.
Running PRESTO HDLC
Presto compilation completed successfully.
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/Approx_adder_W32.db'. (DDB-24)
Elaborated 1 design.
Current design is now 'Approx_adder_W32'.
Information: Building the design 'ACA_II_N16_Q8'. (HDL-193)
Presto compilation completed successfully.

  Linking design 'Approx_adder_W32'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (3 designs)               /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/Approx_adder_W32.db, etc
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library)
                              /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/IBM/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  dw_foundation.sldb (library)
                              /mnt/vol_NFS_Zener/tools/synopsys/apps/syn/L-2016.03-SP3/libraries/syn/dw_foundation.sldb

Writing ddc file './db/DOUBLE/Approx_adder_ACAIIN16Q8_syn_unmapped.ddc'.
Using operating conditions 'tt_1p2v_25c' found in library 'scx3_cmos8rf_lpvt_tt_1p2v_25c'.
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)

#   Propagate Constraints from cell EIGHTLENGTH.ApproxAdd/ (ACA_II_N16_Q8) #
 
****************************************
check_design summary:
Version:     L-2016.03-SP3
Date:        Sun Mar 12 17:16:30 2017
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Cells                                                               1
    Cells do not drive (LINT-1)                                     1
--------------------------------------------------------------------------------

Warning: In design 'Approx_adder_W32', cell 'B_2' does not drive any nets. (LINT-1)
Warning: The -timing_high_effort_script option is ignored.  (OPT-1342)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
Information: Retiming is enabled. SVF file must be used for formal verification. (OPT-1210)

Information: There are 1 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'Approx_adder_W32'

Loaded alib file '../alib-52/scx3_cmos8rf_lpvt_tt_1p2v_25c.db.alib'
Information: Ungrouping hierarchy EIGHTLENGTH.ApproxAdd before Pass 1 (OPT-776)
Information: Ungrouping 1 of 2 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'Approx_adder_W32'
 Implement Synthetic for 'Approx_adder_W32'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1TS' in the library 'scx3_cmos8rf_lpvt_tt_1p2v_25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'Approx_adder_W32'. (DDB-72)
  Mapping Optimization (Phase 1)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Mapping 'Approx_adder_W32_DP_OP_18J68_122_9739_2'

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08    4832.6      4.05      70.4       3.4                           6355.7935
    0:00:08    5535.4      0.67       8.6       0.5                           7508.9009
    0:00:08    5535.4      0.67       8.6       0.5                           7508.9009
    0:00:09    5535.4      0.67       8.6       0.5                           7508.9009

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:10    5477.8      0.25       1.6       0.2                           7458.0132
    0:00:10    5312.2      0.25       1.3       0.1                           7193.4795
    0:00:10    5312.2      0.25       1.3       0.1                           7193.4795
    0:00:11    5640.5      0.15       0.7       0.1                           7630.3955
    0:00:11    5640.5      0.15       0.7       0.1                           7630.3955
    0:00:11    5649.1      0.13       0.4       0.1                           7651.5957
    0:00:11    5649.1      0.13       0.4       0.1                           7651.5957
    0:00:11    6281.3      0.05       0.1       0.1                           8472.2246
    0:00:11    6281.3      0.05       0.1       0.1                           8472.2246
    0:00:11    6328.8      0.00       0.0       0.1                           8563.9570
    0:00:11    6328.8      0.00       0.0       0.1                           8563.9570
    0:00:11    6328.8      0.00       0.0       0.1                           8563.9570
    0:00:11    6328.8      0.00       0.0       0.1                           8563.9570
    0:00:11    6328.8      0.00       0.0       0.1                           8563.9570
    0:00:11    6328.8      0.00       0.0       0.1                           8563.9570
    0:00:11    6328.8      0.00       0.0       0.1                           8563.9570
    0:00:11    6328.8      0.00       0.0       0.1                           8563.9570
    0:00:11    6328.8      0.00       0.0       0.1                           8563.9570
    0:00:11    6328.8      0.00       0.0       0.1                           8563.9570
    0:00:11    6328.8      0.00       0.0       0.1                           8563.9570


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:11    6328.8      0.00       0.0       0.1                           8563.9570
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
    0:00:12    6292.8      0.00       0.0       0.0                           8493.2754
    0:00:12    6292.8      0.00       0.0       0.0                           8493.2754


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:12    6292.8      0.00       0.0       0.0                           8493.2754
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
    0:00:12    4693.0      0.00       0.0       0.0                           6067.7627
    0:00:12    4693.0      0.00       0.0       0.0                           6067.7627
    0:00:12    4693.0      0.00       0.0       0.0                           6067.7627
    0:00:12    4635.4      0.00       0.0       0.0                           5945.6714
    0:00:13    4635.4      0.00       0.0       0.0                           5945.6714
    0:00:13    4635.4      0.00       0.0       0.0                           5945.6714
    0:00:13    4635.4      0.00       0.0       0.0                           5945.6714
    0:00:13    4635.4      0.00       0.0       0.0                           5945.6714
    0:00:13    4635.4      0.00       0.0       0.0                           5945.6714
    0:00:13    4635.4      0.00       0.0       0.0                           5945.6714
    0:00:13    4635.4      0.00       0.0       0.0                           5945.6714
    0:00:13    4635.4      0.00       0.0       0.0                           5945.6714
    0:00:13    4635.4      0.00       0.0       0.0                           5945.6714
    0:00:13    4635.4      0.00       0.0       0.0                           5945.6714
    0:00:13    4635.4      0.00       0.0       0.0                           5945.6714
    0:00:13    4635.4      0.00       0.0       0.0                           5945.6714
    0:00:13    4635.4      0.00       0.0       0.0                           5945.6714
    0:00:13    4635.4      0.00       0.0       0.0                           5945.6714
    0:00:13    4635.4      0.00       0.0       0.0                           5945.6714
    0:00:13    4635.4      0.00       0.0       0.0                           5945.6714
    0:00:13    4635.4      0.00       0.0       0.0                           5945.6714
    0:00:13    4635.4      0.00       0.0       0.0                           5945.6714

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:13    4635.4      0.00       0.0       0.0                           5945.6714
    0:00:13    4364.6      0.00       0.0       0.0                           5571.4180
    0:00:13    4364.6      0.00       0.0       0.0                           5571.4180
    0:00:13    4364.6      0.00       0.0       0.0                           5571.4180
    0:00:13    4322.9      0.00       0.0       0.0                           5475.6309
    0:00:13    4284.0      0.00       0.0       0.0                           5410.4028
    0:00:13    4284.0      0.00       0.0       0.0                           5410.4028
    0:00:13    4284.0      0.00       0.0       0.0                           5410.4028
    0:00:13    4284.0      0.00       0.0       0.0                           5410.4028
    0:00:14    4076.6      0.00       0.0       0.0                           5075.0176
Loading db file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/IBM/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Writing verilog file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/db/DOUBLE/Approx_adder_ACAIIN16Q8_syn.v'.
Writing ddc file './db/DOUBLE/Approx_adder_ACAIIN16Q8_syn_mapped.ddc'.
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/db/DOUBLE/Approx_adder_ACAIIN16Q8_syn.sdf'. (WT-3)
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/simulacion_logica_sintesis/DOUBLE/Approx_adder_ACAIIN16Q8_syn.sdf'. (WT-3)

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...

Information: Checking unconstrained_endpoints...

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
Running PRESTO HDLC
Compiling source file ./source/Approx_adder.v
Presto compilation completed successfully.
Running PRESTO HDLC
Presto compilation completed successfully.
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/Approx_adder_W32.db'. (DDB-24)
Elaborated 1 design.
Current design is now 'Approx_adder_W32'.
Information: Building the design 'GDA_St_N16_M4_P4'. (HDL-193)
Presto compilation completed successfully.

  Linking design 'Approx_adder_W32'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (3 designs)               /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/Approx_adder_W32.db, etc
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library)
                              /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/IBM/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  dw_foundation.sldb (library)
                              /mnt/vol_NFS_Zener/tools/synopsys/apps/syn/L-2016.03-SP3/libraries/syn/dw_foundation.sldb

Writing ddc file './db/DOUBLE/Approx_adder_GDAN16M4P4_syn_unmapped.ddc'.
Using operating conditions 'tt_1p2v_25c' found in library 'scx3_cmos8rf_lpvt_tt_1p2v_25c'.
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)

#   Propagate Constraints from cell EIGHTLENGTH.ApproxAdd/ (GDA_St_N16_M4_P4) #
 
****************************************
check_design summary:
Version:     L-2016.03-SP3
Date:        Sun Mar 12 17:16:48 2017
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Cells                                                               1
    Cells do not drive (LINT-1)                                     1
--------------------------------------------------------------------------------

Warning: In design 'Approx_adder_W32', cell 'B_2' does not drive any nets. (LINT-1)
Warning: The -timing_high_effort_script option is ignored.  (OPT-1342)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
Information: Retiming is enabled. SVF file must be used for formal verification. (OPT-1210)

Information: There are 1 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'Approx_adder_W32'

Loaded alib file '../alib-52/scx3_cmos8rf_lpvt_tt_1p2v_25c.db.alib'
Information: Ungrouping hierarchy EIGHTLENGTH.ApproxAdd before Pass 1 (OPT-776)
Information: Ungrouping 1 of 2 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'Approx_adder_W32'
Information: Added key list 'DesignWare' to design 'Approx_adder_W32'. (DDB-72)
 Implement Synthetic for 'Approx_adder_W32'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1TS' in the library 'scx3_cmos8rf_lpvt_tt_1p2v_25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Mapping 'Approx_adder_W32_DP_OP_30J69_122_5783_3'

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09    5104.8      4.52      74.7       3.3                           6518.8066
    0:00:10    5744.2      0.86      10.2       1.6                           7449.8223
    0:00:10    5744.2      0.86      10.2       1.6                           7449.8223
    0:00:10    5744.2      0.86      10.2       1.6                           7449.8223

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:11    5725.4      0.41       3.0       0.0                           7460.2900
    0:00:11    5657.8      0.40       2.5       0.0                           7419.3037
    0:00:12    5657.8      0.40       2.5       0.0                           7419.3037
    0:00:12    5963.0      0.30       1.5       0.0                           7846.4146
    0:00:12    5963.0      0.30       1.5       0.0                           7846.4146
    0:00:13    6147.4      0.10       0.3       0.0                           8118.3477
    0:00:13    6147.4      0.10       0.3       0.0                           8118.3477
    0:00:13    6406.6      0.00       0.0       1.0                           8434.6562
    0:00:13    6406.6      0.00       0.0       1.0                           8434.6562
    0:00:13    6406.6      0.00       0.0       1.0                           8434.6562
    0:00:13    6406.6      0.00       0.0       1.0                           8434.6562
    0:00:13    6406.6      0.00       0.0       1.0                           8434.6562
    0:00:13    6406.6      0.00       0.0       1.0                           8434.6562
    0:00:13    6406.6      0.00       0.0       1.0                           8434.6562
    0:00:13    6406.6      0.00       0.0       1.0                           8434.6562
    0:00:13    6406.6      0.00       0.0       1.0                           8434.6562
    0:00:13    6406.6      0.00       0.0       1.0                           8434.6562
    0:00:13    6406.6      0.00       0.0       1.0                           8434.6562
    0:00:13    6406.6      0.00       0.0       1.0                           8434.6562
    0:00:13    6406.6      0.00       0.0       1.0                           8434.6562


  Beginning Design Rule Fixing  (max_transition)  (max_fanout)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:13    6406.6      0.00       0.0       1.0                           8434.6562
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
    0:00:13    6279.8      0.00       0.0       0.0                           8244.1758
    0:00:13    6279.8      0.00       0.0       0.0                           8244.1758


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:13    6279.8      0.00       0.0       0.0                           8244.1758
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
    0:00:14    5076.0      0.00       0.0       0.0                           6347.8496
    0:00:14    5076.0      0.00       0.0       0.0                           6347.8496
    0:00:14    5076.0      0.00       0.0       0.0                           6347.8496
    0:00:14    5025.6      0.00       0.0       0.0                           6251.8706
    0:00:14    5025.6      0.00       0.0       0.0                           6251.8706
    0:00:14    5025.6      0.00       0.0       0.0                           6251.8706
    0:00:14    5025.6      0.00       0.0       0.0                           6251.8706
    0:00:14    5025.6      0.00       0.0       0.0                           6251.8706
    0:00:14    5025.6      0.00       0.0       0.0                           6251.8706
    0:00:14    5025.6      0.00       0.0       0.0                           6251.8706
    0:00:14    5025.6      0.00       0.0       0.0                           6251.8706
    0:00:14    5025.6      0.00       0.0       0.0                           6251.8706
    0:00:14    5025.6      0.00       0.0       0.0                           6251.8706
    0:00:14    5025.6      0.00       0.0       0.0                           6251.8706
    0:00:14    5025.6      0.00       0.0       0.0                           6251.8706
    0:00:14    5025.6      0.00       0.0       0.0                           6251.8706
    0:00:14    5025.6      0.00       0.0       0.0                           6251.8706
    0:00:14    5025.6      0.00       0.0       0.0                           6251.8706
    0:00:14    5025.6      0.00       0.0       0.0                           6251.8706
    0:00:14    5025.6      0.00       0.0       0.0                           6251.8706
    0:00:14    5025.6      0.00       0.0       0.0                           6251.8706
    0:00:14    5025.6      0.00       0.0       0.0                           6251.8706

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:14    5025.6      0.00       0.0       0.0                           6251.8706
    0:00:15    4534.6      0.00       0.0       0.0                           5507.6777
    0:00:15    4534.6      0.00       0.0       0.0                           5507.6777
    0:00:15    4534.6      0.00       0.0       0.0                           5507.6777
    0:00:15    4505.8      0.00       0.0       0.0                           5451.6528
    0:00:15    4428.0      0.00       0.0       0.0                           5343.1128
    0:00:15    4428.0      0.00       0.0       0.0                           5343.1128
    0:00:15    4428.0      0.00       0.0       0.0                           5343.1128
    0:00:15    4428.0      0.00       0.0       0.0                           5343.1128
    0:00:15    4236.5      0.00       0.0       0.0                           5041.7480
Loading db file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/IBM/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Writing verilog file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/db/DOUBLE/Approx_adder_GDAN16M4P4_syn.v'.
Writing ddc file './db/DOUBLE/Approx_adder_GDAN16M4P4_syn_mapped.ddc'.
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/db/DOUBLE/Approx_adder_GDAN16M4P4_syn.sdf'. (WT-3)
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/simulacion_logica_sintesis/DOUBLE/Approx_adder_GDAN16M4P4_syn.sdf'. (WT-3)

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...

Information: Checking unconstrained_endpoints...

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
Running PRESTO HDLC
Compiling source file ./source/Approx_adder.v
Presto compilation completed successfully.
Running PRESTO HDLC
Presto compilation completed successfully.
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/Approx_adder_W32.db'. (DDB-24)
Elaborated 1 design.
Current design is now 'Approx_adder_W32'.
Information: Building the design 'GDA_St_N16_M4_P8'. (HDL-193)
Presto compilation completed successfully.

  Linking design 'Approx_adder_W32'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (3 designs)               /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/Approx_adder_W32.db, etc
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library)
                              /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/IBM/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  dw_foundation.sldb (library)
                              /mnt/vol_NFS_Zener/tools/synopsys/apps/syn/L-2016.03-SP3/libraries/syn/dw_foundation.sldb

Writing ddc file './db/DOUBLE/Approx_adder_GDAN16M4P8_syn_unmapped.ddc'.
Using operating conditions 'tt_1p2v_25c' found in library 'scx3_cmos8rf_lpvt_tt_1p2v_25c'.
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)

#   Propagate Constraints from cell EIGHTLENGTH.ApproxAdd/ (GDA_St_N16_M4_P8) #
 
****************************************
check_design summary:
Version:     L-2016.03-SP3
Date:        Sun Mar 12 17:17:06 2017
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Cells                                                               1
    Cells do not drive (LINT-1)                                     1
--------------------------------------------------------------------------------

Warning: In design 'Approx_adder_W32', cell 'B_2' does not drive any nets. (LINT-1)
Warning: The -timing_high_effort_script option is ignored.  (OPT-1342)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
Information: Retiming is enabled. SVF file must be used for formal verification. (OPT-1210)

Information: There are 1 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'Approx_adder_W32'

Loaded alib file '../alib-52/scx3_cmos8rf_lpvt_tt_1p2v_25c.db.alib'
Information: Ungrouping hierarchy EIGHTLENGTH.ApproxAdd before Pass 1 (OPT-776)
Information: Ungrouping 1 of 2 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'Approx_adder_W32'
Information: Added key list 'DesignWare' to design 'Approx_adder_W32'. (DDB-72)
 Implement Synthetic for 'Approx_adder_W32'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1TS' in the library 'scx3_cmos8rf_lpvt_tt_1p2v_25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Mapping 'Approx_adder_W32_DP_OP_30J70_122_5783_3'

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09    5316.5      3.37      59.0      13.5                           6507.1357
    0:00:09    5963.0      1.07      14.5      12.8                           7419.8594
    0:00:09    5963.0      1.07      14.5      12.8                           7419.8594
    0:00:10    5963.0      1.07      14.5      12.8                           7419.8594

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:11    6370.6      0.37       3.4      12.0                           8191.5483
    0:00:11    6233.8      0.35       3.2      12.0                           8019.5225
    0:00:11    6233.8      0.35       3.2      12.0                           8019.5225
    0:00:12    6634.1      0.15       1.0      12.0                           8546.3691
    0:00:12    6634.1      0.15       1.0      12.0                           8546.3691
    0:00:12    6766.6      0.00       0.0      12.0                           8726.5488
    0:00:12    6766.6      0.00       0.0      12.0                           8726.5488
    0:00:12    6766.6      0.00       0.0      12.0                           8726.5488
    0:00:12    6766.6      0.00       0.0      12.0                           8726.5488
    0:00:12    6766.6      0.00       0.0      12.0                           8726.5488
    0:00:12    6766.6      0.00       0.0      12.0                           8726.5488
    0:00:12    6766.6      0.00       0.0      12.0                           8726.5488
    0:00:12    6766.6      0.00       0.0      12.0                           8726.5488
    0:00:12    6766.6      0.00       0.0      12.0                           8726.5488
    0:00:12    6766.6      0.00       0.0      12.0                           8726.5488
    0:00:12    6766.6      0.00       0.0      12.0                           8726.5488
    0:00:12    6766.6      0.00       0.0      12.0                           8726.5488
    0:00:12    6766.6      0.00       0.0      12.0                           8726.5488
    0:00:12    6766.6      0.00       0.0      12.0                           8726.5488
    0:00:12    6766.6      0.00       0.0      12.0                           8726.5488


  Beginning Design Rule Fixing  (max_fanout)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:12    6766.6      0.00       0.0      12.0                           8726.5488
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
    0:00:12    6779.5      0.00       0.0       0.0                           8695.3164
    0:00:12    6779.5      0.00       0.0       0.0                           8695.3164


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:12    6779.5      0.00       0.0       0.0                           8695.3164
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
    0:00:13    5731.2      0.00       0.0       0.0                           6985.0024
    0:00:13    5731.2      0.00       0.0       0.0                           6985.0024
    0:00:13    5731.2      0.00       0.0       0.0                           6985.0024
    0:00:13    5680.8      0.00       0.0       0.0                           6876.3638
    0:00:13    5680.8      0.00       0.0       0.0                           6876.3638
    0:00:13    5680.8      0.00       0.0       0.0                           6876.3638
    0:00:13    5680.8      0.00       0.0       0.0                           6876.3638
    0:00:13    5680.8      0.00       0.0       0.0                           6876.3638
    0:00:13    5680.8      0.00       0.0       0.0                           6876.3638
    0:00:13    5680.8      0.00       0.0       0.0                           6876.3638
    0:00:13    5680.8      0.00       0.0       0.0                           6876.3638
    0:00:13    5680.8      0.00       0.0       0.0                           6876.3638
    0:00:13    5680.8      0.00       0.0       0.0                           6876.3638
    0:00:13    5680.8      0.00       0.0       0.0                           6876.3638
    0:00:13    5680.8      0.00       0.0       0.0                           6876.3638
    0:00:13    5680.8      0.00       0.0       0.0                           6876.3638
    0:00:13    5680.8      0.00       0.0       0.0                           6876.3638
    0:00:13    5680.8      0.00       0.0       0.0                           6876.3638
    0:00:13    5680.8      0.00       0.0       0.0                           6876.3638
    0:00:13    5680.8      0.00       0.0       0.0                           6876.3638
    0:00:13    5680.8      0.00       0.0       0.0                           6876.3638
    0:00:13    5680.8      0.00       0.0       0.0                           6876.3638

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:13    5680.8      0.00       0.0       0.0                           6876.3638
    0:00:14    5162.4      0.01       0.0       0.0                           6139.1802
    0:00:14    5165.3      0.00       0.0       0.0                           6142.6733
    0:00:14    5165.3      0.00       0.0       0.0                           6142.6733
    0:00:14    5161.0      0.00       0.0       0.0                           6134.4077
    0:00:14    5120.6      0.00       0.0       0.0                           6062.0093
    0:00:14    5120.6      0.00       0.0       0.0                           6062.0093
    0:00:14    5120.6      0.00       0.0       0.0                           6062.0093
    0:00:14    5120.6      0.00       0.0       0.0                           6062.0093
    0:00:14    4789.4      0.00       0.0       0.0                           5566.2188
Loading db file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/IBM/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Writing verilog file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/db/DOUBLE/Approx_adder_GDAN16M4P8_syn.v'.
Writing ddc file './db/DOUBLE/Approx_adder_GDAN16M4P8_syn_mapped.ddc'.
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/db/DOUBLE/Approx_adder_GDAN16M4P8_syn.sdf'. (WT-3)
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/simulacion_logica_sintesis/DOUBLE/Approx_adder_GDAN16M4P8_syn.sdf'. (WT-3)

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...

Information: Checking unconstrained_endpoints...

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
Running PRESTO HDLC
Compiling source file ./source/Approx_adder.v
Presto compilation completed successfully.
Running PRESTO HDLC
Presto compilation completed successfully.
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/Approx_adder_W32.db'. (DDB-24)
Elaborated 1 design.
Current design is now 'Approx_adder_W32'.
Information: Building the design 'GeAr_N16_R2_P4'. (HDL-193)
Presto compilation completed successfully.

  Linking design 'Approx_adder_W32'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (3 designs)               /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/Approx_adder_W32.db, etc
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library)
                              /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/IBM/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  dw_foundation.sldb (library)
                              /mnt/vol_NFS_Zener/tools/synopsys/apps/syn/L-2016.03-SP3/libraries/syn/dw_foundation.sldb

Writing ddc file './db/DOUBLE/Approx_adder_GeArN16R2P4_syn_unmapped.ddc'.
Using operating conditions 'tt_1p2v_25c' found in library 'scx3_cmos8rf_lpvt_tt_1p2v_25c'.
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)

#   Propagate Constraints from cell EIGHTLENGTH.ApproxAdd/ (GeAr_N16_R2_P4) #
 
****************************************
check_design summary:
Version:     L-2016.03-SP3
Date:        Sun Mar 12 17:17:24 2017
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Cells                                                               1
    Cells do not drive (LINT-1)                                     1
--------------------------------------------------------------------------------

Warning: In design 'Approx_adder_W32', cell 'B_2' does not drive any nets. (LINT-1)
Warning: The -timing_high_effort_script option is ignored.  (OPT-1342)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
Information: Retiming is enabled. SVF file must be used for formal verification. (OPT-1210)

Information: There are 1 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'Approx_adder_W32'

Loaded alib file '../alib-52/scx3_cmos8rf_lpvt_tt_1p2v_25c.db.alib'
Information: Ungrouping hierarchy EIGHTLENGTH.ApproxAdd before Pass 1 (OPT-776)
Information: Ungrouping 1 of 2 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'Approx_adder_W32'
 Implement Synthetic for 'Approx_adder_W32'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1TS' in the library 'scx3_cmos8rf_lpvt_tt_1p2v_25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'Approx_adder_W32'. (DDB-72)
  Mapping Optimization (Phase 1)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:07    3205.4      4.73      83.5       1.2                           4076.9097
  Mapping 'Approx_adder_W32_DP_OP_27J71_122_3858_2'
    0:00:08    4811.0      3.22      63.0       3.2                           6408.5347
    0:00:08    4811.0      3.22      63.0       3.2                           6408.5347
    0:00:08    4811.0      3.22      63.0       3.2                           6408.5347

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:09    5617.4      0.34       1.6       0.3                           7775.3184
    0:00:10    5352.5      0.31       1.5       0.3                           7333.4067
    0:00:10    5352.5      0.31       1.5       0.3                           7333.4067
    0:00:10    5654.9      0.14       0.4       0.3                           7780.7764
    0:00:10    5654.9      0.14       0.4       0.3                           7780.7764
    0:00:10    5698.1      0.11       0.2       0.3                           7834.5205
    0:00:10    5698.1      0.11       0.2       0.3                           7834.5205
    0:00:11    5924.2      0.00       0.0       0.3                           8147.0107
    0:00:11    5924.2      0.00       0.0       0.3                           8147.0107
    0:00:11    5924.2      0.00       0.0       0.3                           8147.0107
    0:00:11    5924.2      0.00       0.0       0.3                           8147.0107
    0:00:11    5924.2      0.00       0.0       0.3                           8147.0107
    0:00:11    5924.2      0.00       0.0       0.3                           8147.0107
    0:00:11    5924.2      0.00       0.0       0.3                           8147.0107
    0:00:11    5924.2      0.00       0.0       0.3                           8147.0107
    0:00:11    5924.2      0.00       0.0       0.3                           8147.0107
    0:00:11    5924.2      0.00       0.0       0.3                           8147.0107
    0:00:11    5924.2      0.00       0.0       0.3                           8147.0107
    0:00:11    5924.2      0.00       0.0       0.3                           8147.0107
    0:00:11    5924.2      0.00       0.0       0.3                           8147.0107


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:11    5924.2      0.00       0.0       0.3                           8147.0107
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
    0:00:11    5915.5      0.00       0.0       0.0                           8125.8188
    0:00:11    5915.5      0.00       0.0       0.0                           8125.8188


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:11    5915.5      0.00       0.0       0.0                           8125.8188
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
    0:00:11    4818.2      0.00       0.0       0.0                           6455.8091
    0:00:11    4818.2      0.00       0.0       0.0                           6455.8091
    0:00:11    4818.2      0.00       0.0       0.0                           6455.8091
    0:00:11    4763.5      0.00       0.0       0.0                           6342.1670
    0:00:12    4763.5      0.00       0.0       0.0                           6342.1670
    0:00:12    4763.5      0.00       0.0       0.0                           6342.1670
    0:00:12    4763.5      0.00       0.0       0.0                           6342.1670
    0:00:12    4763.5      0.00       0.0       0.0                           6342.1670
    0:00:12    4763.5      0.00       0.0       0.0                           6342.1670
    0:00:12    4763.5      0.00       0.0       0.0                           6342.1670
    0:00:12    4763.5      0.00       0.0       0.0                           6342.1670
    0:00:12    4763.5      0.00       0.0       0.0                           6342.1670
    0:00:12    4763.5      0.00       0.0       0.0                           6342.1670
    0:00:12    4763.5      0.00       0.0       0.0                           6342.1670
    0:00:12    4763.5      0.00       0.0       0.0                           6342.1670
    0:00:12    4763.5      0.00       0.0       0.0                           6342.1670
    0:00:12    4763.5      0.00       0.0       0.0                           6342.1670
    0:00:12    4763.5      0.00       0.0       0.0                           6342.1670
    0:00:12    4763.5      0.00       0.0       0.0                           6342.1670
    0:00:12    4763.5      0.00       0.0       0.0                           6342.1670
    0:00:12    4763.5      0.00       0.0       0.0                           6342.1670
    0:00:12    4763.5      0.00       0.0       0.0                           6342.1670

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:12    4763.5      0.00       0.0       0.0                           6342.1670
    0:00:12    4453.9      0.00       0.0       0.0                           5873.8647
    0:00:12    4453.9      0.00       0.0       0.0                           5873.8647
    0:00:12    4453.9      0.00       0.0       0.0                           5873.8647
    0:00:12    4432.3      0.00       0.0       0.0                           5818.9443
    0:00:12    4357.4      0.00       0.0       0.0                           5688.8003
    0:00:12    4357.4      0.00       0.0       0.0                           5688.8003
    0:00:12    4357.4      0.00       0.0       0.0                           5688.8003
    0:00:12    4357.4      0.00       0.0       0.0                           5688.8003
    0:00:13    4105.4      0.00       0.0       0.0                           5275.3315
Loading db file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/IBM/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Writing verilog file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/db/DOUBLE/Approx_adder_GeArN16R2P4_syn.v'.
Writing ddc file './db/DOUBLE/Approx_adder_GeArN16R2P4_syn_mapped.ddc'.
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/db/DOUBLE/Approx_adder_GeArN16R2P4_syn.sdf'. (WT-3)
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/simulacion_logica_sintesis/DOUBLE/Approx_adder_GeArN16R2P4_syn.sdf'. (WT-3)

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...

Information: Checking unconstrained_endpoints...

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
Running PRESTO HDLC
Compiling source file ./source/Approx_adder.v
Presto compilation completed successfully.
Running PRESTO HDLC
Presto compilation completed successfully.
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/Approx_adder_W32.db'. (DDB-24)
Elaborated 1 design.
Current design is now 'Approx_adder_W32'.
Information: Building the design 'GeAr_N16_R4_P4'. (HDL-193)
Presto compilation completed successfully.

  Linking design 'Approx_adder_W32'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (3 designs)               /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/Approx_adder_W32.db, etc
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library)
                              /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/IBM/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  dw_foundation.sldb (library)
                              /mnt/vol_NFS_Zener/tools/synopsys/apps/syn/L-2016.03-SP3/libraries/syn/dw_foundation.sldb

Writing ddc file './db/DOUBLE/Approx_adder_GeArN16R4P4_syn_unmapped.ddc'.
Using operating conditions 'tt_1p2v_25c' found in library 'scx3_cmos8rf_lpvt_tt_1p2v_25c'.
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)

#   Propagate Constraints from cell EIGHTLENGTH.ApproxAdd/ (GeAr_N16_R4_P4) #
 
****************************************
check_design summary:
Version:     L-2016.03-SP3
Date:        Sun Mar 12 17:17:41 2017
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Cells                                                               1
    Cells do not drive (LINT-1)                                     1
--------------------------------------------------------------------------------

Warning: In design 'Approx_adder_W32', cell 'B_2' does not drive any nets. (LINT-1)
Warning: The -timing_high_effort_script option is ignored.  (OPT-1342)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
Information: Retiming is enabled. SVF file must be used for formal verification. (OPT-1210)

Information: There are 1 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'Approx_adder_W32'

Loaded alib file '../alib-52/scx3_cmos8rf_lpvt_tt_1p2v_25c.db.alib'
Information: Ungrouping hierarchy EIGHTLENGTH.ApproxAdd before Pass 1 (OPT-776)
Information: Ungrouping 1 of 2 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'Approx_adder_W32'
 Implement Synthetic for 'Approx_adder_W32'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1TS' in the library 'scx3_cmos8rf_lpvt_tt_1p2v_25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'Approx_adder_W32'. (DDB-72)
  Mapping Optimization (Phase 1)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Mapping 'Approx_adder_W32_DP_OP_18J72_122_9739_2'

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08    4832.6      4.05      70.4       3.4                           6355.7935
    0:00:09    5535.4      0.67       8.6       0.5                           7508.9009
    0:00:09    5535.4      0.67       8.6       0.5                           7508.9009
    0:00:09    5535.4      0.67       8.6       0.5                           7508.9009

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:10    5477.8      0.25       1.6       0.2                           7458.0132
    0:00:10    5312.2      0.25       1.3       0.1                           7193.4795
    0:00:10    5312.2      0.25       1.3       0.1                           7193.4795
    0:00:11    5640.5      0.15       0.7       0.1                           7630.3955
    0:00:11    5640.5      0.15       0.7       0.1                           7630.3955
    0:00:11    5649.1      0.13       0.4       0.1                           7651.5957
    0:00:11    5649.1      0.13       0.4       0.1                           7651.5957
    0:00:12    6281.3      0.05       0.1       0.1                           8472.2246
    0:00:12    6281.3      0.05       0.1       0.1                           8472.2246
    0:00:12    6328.8      0.00       0.0       0.1                           8563.9570
    0:00:12    6328.8      0.00       0.0       0.1                           8563.9570
    0:00:12    6328.8      0.00       0.0       0.1                           8563.9570
    0:00:12    6328.8      0.00       0.0       0.1                           8563.9570
    0:00:12    6328.8      0.00       0.0       0.1                           8563.9570
    0:00:12    6328.8      0.00       0.0       0.1                           8563.9570
    0:00:12    6328.8      0.00       0.0       0.1                           8563.9570
    0:00:12    6328.8      0.00       0.0       0.1                           8563.9570
    0:00:12    6328.8      0.00       0.0       0.1                           8563.9570
    0:00:12    6328.8      0.00       0.0       0.1                           8563.9570
    0:00:12    6328.8      0.00       0.0       0.1                           8563.9570


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:12    6328.8      0.00       0.0       0.1                           8563.9570
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
    0:00:12    6292.8      0.00       0.0       0.0                           8493.2754
    0:00:12    6292.8      0.00       0.0       0.0                           8493.2754


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:12    6292.8      0.00       0.0       0.0                           8493.2754
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
    0:00:13    4693.0      0.00       0.0       0.0                           6067.7627
    0:00:13    4693.0      0.00       0.0       0.0                           6067.7627
    0:00:13    4693.0      0.00       0.0       0.0                           6067.7627
    0:00:13    4635.4      0.00       0.0       0.0                           5945.6714
    0:00:13    4635.4      0.00       0.0       0.0                           5945.6714
    0:00:13    4635.4      0.00       0.0       0.0                           5945.6714
    0:00:13    4635.4      0.00       0.0       0.0                           5945.6714
    0:00:13    4635.4      0.00       0.0       0.0                           5945.6714
    0:00:13    4635.4      0.00       0.0       0.0                           5945.6714
    0:00:13    4635.4      0.00       0.0       0.0                           5945.6714
    0:00:13    4635.4      0.00       0.0       0.0                           5945.6714
    0:00:13    4635.4      0.00       0.0       0.0                           5945.6714
    0:00:13    4635.4      0.00       0.0       0.0                           5945.6714
    0:00:13    4635.4      0.00       0.0       0.0                           5945.6714
    0:00:13    4635.4      0.00       0.0       0.0                           5945.6714
    0:00:13    4635.4      0.00       0.0       0.0                           5945.6714
    0:00:13    4635.4      0.00       0.0       0.0                           5945.6714
    0:00:13    4635.4      0.00       0.0       0.0                           5945.6714
    0:00:13    4635.4      0.00       0.0       0.0                           5945.6714
    0:00:13    4635.4      0.00       0.0       0.0                           5945.6714
    0:00:13    4635.4      0.00       0.0       0.0                           5945.6714
    0:00:13    4635.4      0.00       0.0       0.0                           5945.6714

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:13    4635.4      0.00       0.0       0.0                           5945.6714
    0:00:13    4364.6      0.00       0.0       0.0                           5571.4180
    0:00:13    4364.6      0.00       0.0       0.0                           5571.4180
    0:00:13    4364.6      0.00       0.0       0.0                           5571.4180
    0:00:14    4322.9      0.00       0.0       0.0                           5475.6309
    0:00:14    4284.0      0.00       0.0       0.0                           5410.4028
    0:00:14    4284.0      0.00       0.0       0.0                           5410.4028
    0:00:14    4284.0      0.00       0.0       0.0                           5410.4028
    0:00:14    4284.0      0.00       0.0       0.0                           5410.4028
    0:00:14    4076.6      0.00       0.0       0.0                           5075.0176
Loading db file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/IBM/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Writing verilog file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/db/DOUBLE/Approx_adder_GeArN16R4P4_syn.v'.
Writing ddc file './db/DOUBLE/Approx_adder_GeArN16R4P4_syn_mapped.ddc'.
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/db/DOUBLE/Approx_adder_GeArN16R4P4_syn.sdf'. (WT-3)
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/simulacion_logica_sintesis/DOUBLE/Approx_adder_GeArN16R4P4_syn.sdf'. (WT-3)

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...

Information: Checking unconstrained_endpoints...

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
Running PRESTO HDLC
Compiling source file ./source/Approx_adder.v
Presto compilation completed successfully.
Running PRESTO HDLC
Presto compilation completed successfully.
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/Approx_adder_W32.db'. (DDB-24)
Elaborated 1 design.
Current design is now 'Approx_adder_W32'.
Information: Building the design 'GeAr_N16_R4_P8'. (HDL-193)
Presto compilation completed successfully.

  Linking design 'Approx_adder_W32'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (3 designs)               /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/Approx_adder_W32.db, etc
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library)
                              /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/IBM/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  dw_foundation.sldb (library)
                              /mnt/vol_NFS_Zener/tools/synopsys/apps/syn/L-2016.03-SP3/libraries/syn/dw_foundation.sldb

Writing ddc file './db/DOUBLE/Approx_adder_GeArN16R4P8_syn_unmapped.ddc'.
Using operating conditions 'tt_1p2v_25c' found in library 'scx3_cmos8rf_lpvt_tt_1p2v_25c'.
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)

#   Propagate Constraints from cell EIGHTLENGTH.ApproxAdd/ (GeAr_N16_R4_P8) #
 
****************************************
check_design summary:
Version:     L-2016.03-SP3
Date:        Sun Mar 12 17:17:58 2017
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Cells                                                               1
    Cells do not drive (LINT-1)                                     1
--------------------------------------------------------------------------------

Warning: In design 'Approx_adder_W32', cell 'B_2' does not drive any nets. (LINT-1)
Warning: The -timing_high_effort_script option is ignored.  (OPT-1342)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
Information: Retiming is enabled. SVF file must be used for formal verification. (OPT-1210)

Information: There are 1 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'Approx_adder_W32'

Loaded alib file '../alib-52/scx3_cmos8rf_lpvt_tt_1p2v_25c.db.alib'
Information: Ungrouping hierarchy EIGHTLENGTH.ApproxAdd before Pass 1 (OPT-776)
Information: Ungrouping 1 of 2 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'Approx_adder_W32'
 Implement Synthetic for 'Approx_adder_W32'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1TS' in the library 'scx3_cmos8rf_lpvt_tt_1p2v_25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'Approx_adder_W32'. (DDB-72)
  Mapping Optimization (Phase 1)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Mapping 'Approx_adder_W32_DP_OP_15J73_122_8144_2'

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08    5245.9      3.63      55.0       3.0                           6629.2012
    0:00:09    5896.8      0.87      10.1       1.6                           7683.5645
    0:00:09    5896.8      0.87      10.1       1.6                           7683.5645
    0:00:10    5896.8      0.87      10.1       1.6                           7683.5645

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:11    5983.2      0.38       3.3       1.2                           7892.8223
    0:00:11    5839.2      0.38       3.1       1.2                           7698.7368
    0:00:11    5839.2      0.38       3.1       1.2                           7698.7368
    0:00:12    6220.8      0.26       2.3       1.2                           8243.7344
    0:00:12    6220.8      0.26       2.3       1.2                           8243.7344
    0:00:12    6291.4      0.14       0.4       1.2                           8369.1895
    0:00:12    6291.4      0.14       0.4       1.2                           8369.1895
    0:00:13    6629.8      0.00       0.0       3.2                           8845.8193
    0:00:13    6629.8      0.00       0.0       3.2                           8845.8193
    0:00:13    6629.8      0.00       0.0       3.2                           8845.8193
    0:00:13    6629.8      0.00       0.0       3.2                           8845.8193
    0:00:13    6629.8      0.00       0.0       3.2                           8845.8193
    0:00:13    6629.8      0.00       0.0       3.2                           8845.8193
    0:00:13    6629.8      0.00       0.0       3.2                           8845.8193
    0:00:13    6629.8      0.00       0.0       3.2                           8845.8193
    0:00:13    6629.8      0.00       0.0       3.2                           8845.8193
    0:00:13    6629.8      0.00       0.0       3.2                           8845.8193
    0:00:13    6629.8      0.00       0.0       3.2                           8845.8193
    0:00:13    6629.8      0.00       0.0       3.2                           8845.8193
    0:00:13    6629.8      0.00       0.0       3.2                           8845.8193


  Beginning Design Rule Fixing  (max_transition)  (max_fanout)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:13    6629.8      0.00       0.0       3.2                           8845.8193
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
    0:00:13    6432.5      0.00       0.0       0.0                           8549.8789
    0:00:13    6432.5      0.00       0.0       0.0                           8549.8789


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:13    6432.5      0.00       0.0       0.0                           8549.8789
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
    0:00:13    5510.9      0.00       0.0       0.0                           6964.7056
    0:00:13    5510.9      0.00       0.0       0.0                           6964.7056
    0:00:13    5510.9      0.00       0.0       0.0                           6964.7056
    0:00:14    5433.1      0.00       0.0       0.0                           6822.2520
    0:00:14    5433.1      0.00       0.0       0.0                           6822.2520
    0:00:14    5433.1      0.00       0.0       0.0                           6822.2520
    0:00:14    5433.1      0.00       0.0       0.0                           6822.2520
    0:00:14    5433.1      0.00       0.0       0.0                           6822.2520
    0:00:14    5433.1      0.00       0.0       0.0                           6822.2520
    0:00:14    5433.1      0.00       0.0       0.0                           6822.2520
    0:00:14    5433.1      0.00       0.0       0.0                           6822.2520
    0:00:14    5433.1      0.00       0.0       0.0                           6822.2520
    0:00:14    5433.1      0.00       0.0       0.0                           6822.2520
    0:00:14    5433.1      0.00       0.0       0.0                           6822.2520
    0:00:14    5433.1      0.00       0.0       0.0                           6822.2520
    0:00:14    5433.1      0.00       0.0       0.0                           6822.2520
    0:00:14    5433.1      0.00       0.0       0.0                           6822.2520
    0:00:14    5433.1      0.00       0.0       0.0                           6822.2520
    0:00:14    5433.1      0.00       0.0       0.0                           6822.2520
    0:00:14    5433.1      0.00       0.0       0.0                           6822.2520
    0:00:14    5433.1      0.00       0.0       0.0                           6822.2520
    0:00:14    5433.1      0.00       0.0       0.0                           6822.2520

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:14    5433.1      0.00       0.0       0.0                           6822.2520
    0:00:14    4943.5      0.01       0.0       0.0                           6160.7944
    0:00:14    4945.0      0.00       0.0       0.0                           6162.9497
    0:00:14    4945.0      0.00       0.0       0.0                           6162.9497
    0:00:14    4924.8      0.00       0.0       0.0                           6117.2314
    0:00:15    4857.1      0.00       0.0       0.0                           6007.4263
    0:00:15    4857.1      0.00       0.0       0.0                           6007.4263
    0:00:15    4857.1      0.00       0.0       0.0                           6007.4263
    0:00:15    4857.1      0.00       0.0       0.0                           6007.4263
    0:00:15    4566.2      0.00       0.0       0.0                           5534.2388
Loading db file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/IBM/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Writing verilog file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/db/DOUBLE/Approx_adder_GeArN16R4P8_syn.v'.
Writing ddc file './db/DOUBLE/Approx_adder_GeArN16R4P8_syn_mapped.ddc'.
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/db/DOUBLE/Approx_adder_GeArN16R4P8_syn.sdf'. (WT-3)
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/simulacion_logica_sintesis/DOUBLE/Approx_adder_GeArN16R4P8_syn.sdf'. (WT-3)

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...

Information: Checking unconstrained_endpoints...

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
Running PRESTO HDLC
Compiling source file ./source/Approx_adder.v
Presto compilation completed successfully.
Running PRESTO HDLC
Presto compilation completed successfully.
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/Approx_adder_W32.db'. (DDB-24)
Elaborated 1 design.
Current design is now 'Approx_adder_W32'.
Information: Building the design 'LOA' instantiated from design 'Approx_adder_W32' with
	the parameters "LPL=4,W=16". (HDL-193)
Presto compilation completed successfully.

  Linking design 'Approx_adder_W32'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (3 designs)               /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/Approx_adder_W32.db, etc
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library)
                              /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/IBM/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  dw_foundation.sldb (library)
                              /mnt/vol_NFS_Zener/tools/synopsys/apps/syn/L-2016.03-SP3/libraries/syn/dw_foundation.sldb

Writing ddc file './db/DOUBLE/Approx_adder_LOALPL4_syn_unmapped.ddc'.
Using operating conditions 'tt_1p2v_25c' found in library 'scx3_cmos8rf_lpvt_tt_1p2v_25c'.
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)

#   Propagate Constraints from cell EIGHTLENGTH.ApproxAdd/ (LOA_LPL4_W16) #
 
****************************************
check_design summary:
Version:     L-2016.03-SP3
Date:        Sun Mar 12 17:18:16 2017
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Cells                                                               1
    Cells do not drive (LINT-1)                                     1
--------------------------------------------------------------------------------

Warning: In design 'Approx_adder_W32', cell 'B_2' does not drive any nets. (LINT-1)
Warning: The -timing_high_effort_script option is ignored.  (OPT-1342)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
Information: Retiming is enabled. SVF file must be used for formal verification. (OPT-1210)

Information: There are 1 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'Approx_adder_W32'

Loaded alib file '../alib-52/scx3_cmos8rf_lpvt_tt_1p2v_25c.db.alib'
Information: Ungrouping hierarchy EIGHTLENGTH.ApproxAdd before Pass 1 (OPT-776)
Information: Ungrouping 1 of 2 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'Approx_adder_W32'
 Implement Synthetic for 'Approx_adder_W32'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1TS' in the library 'scx3_cmos8rf_lpvt_tt_1p2v_25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'Approx_adder_W32'. (DDB-72)
  Mapping Optimization (Phase 1)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08    3181.0      5.09      85.4       0.3                           3591.7935
  Mapping 'Approx_adder_W32_DP_OP_15J74_122_7333_2'
    0:00:08    5423.0      2.67      37.1       1.5                           7079.5557
    0:00:08    5423.0      2.67      37.1       1.5                           7079.5557
    0:00:09    5423.0      2.67      37.1       1.5                           7079.5557

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:10    5418.7      1.45      16.1       0.7                           7131.9995
    0:00:10    5176.8      1.45      15.9       0.3                           6816.8442
    0:00:10    5176.8      1.45      15.9       0.3                           6816.8442
    0:00:11    5701.0      1.37      14.2       0.3                           7522.9370
    0:00:11    5701.0      1.37      14.2       0.3                           7522.9370
    0:00:11    6104.2      0.94       9.0       0.1                           8119.7134
    0:00:11    6104.2      0.94       9.0       0.1                           8119.7134
    0:00:11    6533.3      0.70       6.9       3.0                           8639.4033
    0:00:11    6533.3      0.70       6.9       3.0                           8639.4033
    0:00:12    6868.8      0.00       0.0       2.0                           9199.2852
    0:00:12    6868.8      0.00       0.0       2.0                           9199.2852
    0:00:12    6868.8      0.00       0.0       2.0                           9199.2852
    0:00:12    6868.8      0.00       0.0       2.0                           9199.2852
    0:00:12    6868.8      0.00       0.0       2.0                           9199.2852
    0:00:12    6868.8      0.00       0.0       2.0                           9199.2852
    0:00:12    6868.8      0.00       0.0       2.0                           9199.2852
    0:00:12    6868.8      0.00       0.0       2.0                           9199.2852
    0:00:12    6868.8      0.00       0.0       2.0                           9199.2852
    0:00:12    6868.8      0.00       0.0       2.0                           9199.2852
    0:00:12    6868.8      0.00       0.0       2.0                           9199.2852


  Beginning Design Rule Fixing  (max_fanout)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:12    6868.8      0.00       0.0       2.0                           9199.2852
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
    0:00:12    6806.9      0.00       0.0       0.0                           9095.6045
    0:00:12    6806.9      0.00       0.0       0.0                           9095.6045


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:12    6806.9      0.00       0.0       0.0                           9095.6045
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
    0:00:13    5294.9      0.00       0.0       0.0                           6787.2817
    0:00:13    5294.9      0.00       0.0       0.0                           6787.2817
    0:00:13    5294.9      0.00       0.0       0.0                           6787.2817
    0:00:13    5269.0      0.00       0.0       0.0                           6737.9170
    0:00:13    5269.0      0.00       0.0       0.0                           6737.9170
    0:00:13    5269.0      0.00       0.0       0.0                           6737.9170
    0:00:13    5269.0      0.00       0.0       0.0                           6737.9170
    0:00:13    5269.0      0.00       0.0       0.0                           6737.9170
    0:00:13    5269.0      0.00       0.0       0.0                           6737.9170
    0:00:13    5269.0      0.00       0.0       0.0                           6737.9170
    0:00:13    5269.0      0.00       0.0       0.0                           6737.9170
    0:00:13    5269.0      0.00       0.0       0.0                           6737.9170
    0:00:13    5269.0      0.00       0.0       0.0                           6737.9170
    0:00:13    5269.0      0.00       0.0       0.0                           6737.9170
    0:00:13    5269.0      0.00       0.0       0.0                           6737.9170
    0:00:13    5269.0      0.00       0.0       0.0                           6737.9170
    0:00:13    5269.0      0.00       0.0       0.0                           6737.9170
    0:00:13    5269.0      0.00       0.0       0.0                           6737.9170
    0:00:13    5269.0      0.00       0.0       0.0                           6737.9170
    0:00:13    5269.0      0.00       0.0       0.0                           6737.9170
    0:00:13    5269.0      0.00       0.0       0.0                           6737.9170
    0:00:13    5269.0      0.00       0.0       0.0                           6737.9170

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:13    5269.0      0.00       0.0       0.0                           6737.9170
    0:00:14    4736.2      0.00       0.0       0.0                           5926.6704
    0:00:14    4736.2      0.00       0.0       0.0                           5926.6704
    0:00:14    4736.2      0.00       0.0       0.0                           5926.6704
    0:00:14    4694.4      0.00       0.0       0.0                           5842.8267
    0:00:14    4613.8      0.00       0.0       0.0                           5725.7759
    0:00:14    4613.8      0.00       0.0       0.0                           5725.7759
    0:00:14    4613.8      0.00       0.0       0.0                           5725.7759
    0:00:14    4613.8      0.00       0.0       0.0                           5725.7759
    0:00:14    4331.5      0.00       0.0       0.0                           5240.3174
Loading db file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/IBM/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Writing verilog file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/db/DOUBLE/Approx_adder_LOALPL4_syn.v'.
Writing ddc file './db/DOUBLE/Approx_adder_LOALPL4_syn_mapped.ddc'.
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/db/DOUBLE/Approx_adder_LOALPL4_syn.sdf'. (WT-3)
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/simulacion_logica_sintesis/DOUBLE/Approx_adder_LOALPL4_syn.sdf'. (WT-3)

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...

Information: Checking unconstrained_endpoints...

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
Running PRESTO HDLC
Compiling source file ./source/Approx_adder.v
Presto compilation completed successfully.
Running PRESTO HDLC
Presto compilation completed successfully.
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/Approx_adder_W32.db'. (DDB-24)
Elaborated 1 design.
Current design is now 'Approx_adder_W32'.
Information: Building the design 'LOA' instantiated from design 'Approx_adder_W32' with
	the parameters "LPL=5,W=16". (HDL-193)
Presto compilation completed successfully.

  Linking design 'Approx_adder_W32'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (3 designs)               /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/Approx_adder_W32.db, etc
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library)
                              /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/IBM/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  dw_foundation.sldb (library)
                              /mnt/vol_NFS_Zener/tools/synopsys/apps/syn/L-2016.03-SP3/libraries/syn/dw_foundation.sldb

Writing ddc file './db/DOUBLE/Approx_adder_LOALPL5_syn_unmapped.ddc'.
Using operating conditions 'tt_1p2v_25c' found in library 'scx3_cmos8rf_lpvt_tt_1p2v_25c'.
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)

#   Propagate Constraints from cell EIGHTLENGTH.ApproxAdd/ (LOA_LPL5_W16) #
 
****************************************
check_design summary:
Version:     L-2016.03-SP3
Date:        Sun Mar 12 17:18:33 2017
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Cells                                                               1
    Cells do not drive (LINT-1)                                     1
--------------------------------------------------------------------------------

Warning: In design 'Approx_adder_W32', cell 'B_2' does not drive any nets. (LINT-1)
Warning: The -timing_high_effort_script option is ignored.  (OPT-1342)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
Information: Retiming is enabled. SVF file must be used for formal verification. (OPT-1210)

Information: There are 1 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'Approx_adder_W32'

Loaded alib file '../alib-52/scx3_cmos8rf_lpvt_tt_1p2v_25c.db.alib'
Information: Ungrouping hierarchy EIGHTLENGTH.ApproxAdd before Pass 1 (OPT-776)
Information: Ungrouping 1 of 2 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'Approx_adder_W32'
 Implement Synthetic for 'Approx_adder_W32'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1TS' in the library 'scx3_cmos8rf_lpvt_tt_1p2v_25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'Approx_adder_W32'. (DDB-72)
  Mapping Optimization (Phase 1)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Mapping 'Approx_adder_W32_DP_OP_15J75_122_7846_2'

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08    5086.1      4.20      61.0       2.5                           6635.9736
    0:00:08    5711.0      1.13      13.5       0.7                           7536.7817
    0:00:08    5711.0      1.13      13.5       0.7                           7536.7817
    0:00:09    5711.0      1.13      13.5       0.7                           7536.7817

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:10    5558.4      0.85       8.8       0.4                           7401.4961
    0:00:10    5323.7      0.85       8.5       0.3                           7067.3809
    0:00:10    5323.7      0.85       8.5       0.3                           7067.3809
    0:00:11    5830.6      0.79       8.2       0.3                           7755.8843
    0:00:11    5830.6      0.79       8.2       0.3                           7755.8843
    0:00:11    5989.0      0.49       4.4       0.0                           8027.3354
    0:00:11    5989.0      0.49       4.4       0.0                           8027.3354
    0:00:11    6307.2      0.44       3.4       0.0                           8466.4893
    0:00:11    6307.2      0.44       3.4       0.0                           8466.4893
    0:00:11    6488.6      0.00       0.0       0.0                           8751.9102
    0:00:11    6488.6      0.00       0.0       0.0                           8751.9102
    0:00:11    6488.6      0.00       0.0       0.0                           8751.9102
    0:00:11    6488.6      0.00       0.0       0.0                           8751.9102
    0:00:11    6488.6      0.00       0.0       0.0                           8751.9102
    0:00:11    6488.6      0.00       0.0       0.0                           8751.9102
    0:00:11    6488.6      0.00       0.0       0.0                           8751.9102
    0:00:11    6488.6      0.00       0.0       0.0                           8751.9102
    0:00:11    6488.6      0.00       0.0       0.0                           8751.9102
    0:00:11    6488.6      0.00       0.0       0.0                           8751.9102
    0:00:11    6488.6      0.00       0.0       0.0                           8751.9102
    0:00:11    6488.6      0.00       0.0       0.0                           8751.9102
    0:00:11    6488.6      0.00       0.0       0.0                           8751.9102


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:11    6488.6      0.00       0.0       0.0                           8751.9102
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
    0:00:12    5254.6      0.00       0.0       0.0                           6764.9731
    0:00:12    5254.6      0.00       0.0       0.0                           6764.9731
    0:00:12    5254.6      0.00       0.0       0.0                           6764.9731
    0:00:12    5188.3      0.00       0.0       0.0                           6630.2070
    0:00:12    5188.3      0.00       0.0       0.0                           6630.2070
    0:00:12    5188.3      0.00       0.0       0.0                           6630.2070
    0:00:12    5188.3      0.00       0.0       0.0                           6630.2070
    0:00:12    5188.3      0.00       0.0       0.0                           6630.2070
    0:00:12    5188.3      0.00       0.0       0.0                           6630.2070
    0:00:12    5188.3      0.00       0.0       0.0                           6630.2070
    0:00:12    5188.3      0.00       0.0       0.0                           6630.2070
    0:00:12    5188.3      0.00       0.0       0.0                           6630.2070
    0:00:12    5188.3      0.00       0.0       0.0                           6630.2070
    0:00:12    5188.3      0.00       0.0       0.0                           6630.2070
    0:00:12    5188.3      0.00       0.0       0.0                           6630.2070
    0:00:12    5188.3      0.00       0.0       0.0                           6630.2070
    0:00:12    5188.3      0.00       0.0       0.0                           6630.2070
    0:00:12    5188.3      0.00       0.0       0.0                           6630.2070
    0:00:12    5188.3      0.00       0.0       0.0                           6630.2070
    0:00:12    5188.3      0.00       0.0       0.0                           6630.2070
    0:00:12    5188.3      0.00       0.0       0.0                           6630.2070
    0:00:12    5188.3      0.00       0.0       0.0                           6630.2070

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:12    5188.3      0.00       0.0       0.0                           6630.2070
    0:00:13    4916.2      0.00       0.0       0.0                           6276.1855
    0:00:13    4920.5      0.00       0.0       0.0                           6280.4468
    0:00:13    4920.5      0.00       0.0       0.0                           6280.4468
    0:00:13    4904.6      0.00       0.0       0.0                           6243.9492
    0:00:13    4792.3      0.00       0.0       0.0                           6093.4272
    0:00:13    4792.3      0.00       0.0       0.0                           6093.4272
    0:00:13    4792.3      0.00       0.0       0.0                           6093.4272
    0:00:13    4792.3      0.00       0.0       0.0                           6093.4272
    0:00:14    4546.1      0.00       0.0       0.0                           5701.2017
Loading db file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/IBM/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Writing verilog file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/db/DOUBLE/Approx_adder_LOALPL5_syn.v'.
Writing ddc file './db/DOUBLE/Approx_adder_LOALPL5_syn_mapped.ddc'.
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/db/DOUBLE/Approx_adder_LOALPL5_syn.sdf'. (WT-3)
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/simulacion_logica_sintesis/DOUBLE/Approx_adder_LOALPL5_syn.sdf'. (WT-3)

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...

Information: Checking unconstrained_endpoints...

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
Running PRESTO HDLC
Compiling source file ./source/Approx_adder.v
Presto compilation completed successfully.
Running PRESTO HDLC
Presto compilation completed successfully.
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/Approx_adder_W32.db'. (DDB-24)
Elaborated 1 design.
Current design is now 'Approx_adder_W32'.
Information: Building the design 'LOA' instantiated from design 'Approx_adder_W32' with
	the parameters "LPL=6,W=16". (HDL-193)
Presto compilation completed successfully.

  Linking design 'Approx_adder_W32'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (3 designs)               /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/Approx_adder_W32.db, etc
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library)
                              /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/IBM/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  dw_foundation.sldb (library)
                              /mnt/vol_NFS_Zener/tools/synopsys/apps/syn/L-2016.03-SP3/libraries/syn/dw_foundation.sldb

Writing ddc file './db/DOUBLE/Approx_adder_LOALPL6_syn_unmapped.ddc'.
Using operating conditions 'tt_1p2v_25c' found in library 'scx3_cmos8rf_lpvt_tt_1p2v_25c'.
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)

#   Propagate Constraints from cell EIGHTLENGTH.ApproxAdd/ (LOA_LPL6_W16) #
 
****************************************
check_design summary:
Version:     L-2016.03-SP3
Date:        Sun Mar 12 17:18:50 2017
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Cells                                                               1
    Cells do not drive (LINT-1)                                     1
--------------------------------------------------------------------------------

Warning: In design 'Approx_adder_W32', cell 'B_2' does not drive any nets. (LINT-1)
Warning: The -timing_high_effort_script option is ignored.  (OPT-1342)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
Information: Retiming is enabled. SVF file must be used for formal verification. (OPT-1210)

Information: There are 1 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'Approx_adder_W32'

Loaded alib file '../alib-52/scx3_cmos8rf_lpvt_tt_1p2v_25c.db.alib'
Information: Ungrouping hierarchy EIGHTLENGTH.ApproxAdd before Pass 1 (OPT-776)
Information: Ungrouping 1 of 2 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'Approx_adder_W32'
 Implement Synthetic for 'Approx_adder_W32'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1TS' in the library 'scx3_cmos8rf_lpvt_tt_1p2v_25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'Approx_adder_W32'. (DDB-72)
  Mapping Optimization (Phase 1)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Mapping 'Approx_adder_W32_DP_OP_15J76_122_1647_2'

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08    4993.9      3.52      49.3       2.4                           6510.2227
    0:00:09    5652.0      0.62       5.9       0.3                           7505.4341
    0:00:09    5652.0      0.62       5.9       0.3                           7505.4341
    0:00:09    5652.0      0.62       5.9       0.3                           7505.4341

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:10    5525.3      0.42       2.9       0.1                           7353.0962
    0:00:10    5202.7      0.42       2.7       0.0                           6867.9214
    0:00:10    5202.7      0.42       2.7       0.0                           6867.9214
    0:00:11    5595.8      0.41       2.7       0.0                           7388.8154
    0:00:11    5595.8      0.41       2.7       0.0                           7388.8154
    0:00:11    5709.6      0.16       0.9       0.0                           7595.6484
    0:00:11    5709.6      0.16       0.9       0.0                           7595.6484
    0:00:11    6033.6      0.09       0.6       0.0                           8055.6440
    0:00:11    6033.6      0.09       0.6       0.0                           8055.6440
    0:00:11    6130.1      0.00       0.0       0.0                           8192.0127
    0:00:11    6130.1      0.00       0.0       0.0                           8192.0127
    0:00:11    6130.1      0.00       0.0       0.0                           8192.0127
    0:00:11    6130.1      0.00       0.0       0.0                           8192.0127
    0:00:11    6130.1      0.00       0.0       0.0                           8192.0127
    0:00:11    6130.1      0.00       0.0       0.0                           8192.0127
    0:00:11    6130.1      0.00       0.0       0.0                           8192.0127
    0:00:11    6130.1      0.00       0.0       0.0                           8192.0127
    0:00:11    6130.1      0.00       0.0       0.0                           8192.0127
    0:00:11    6130.1      0.00       0.0       0.0                           8192.0127
    0:00:11    6130.1      0.00       0.0       0.0                           8192.0127
    0:00:11    6130.1      0.00       0.0       0.0                           8192.0127
    0:00:11    6130.1      0.00       0.0       0.0                           8192.0127


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:11    6130.1      0.00       0.0       0.0                           8192.0127
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
    0:00:12    5077.4      0.00       0.0       0.0                           6575.1523
    0:00:12    5077.4      0.00       0.0       0.0                           6575.1523
    0:00:12    5077.4      0.00       0.0       0.0                           6575.1523
    0:00:12    5028.5      0.00       0.0       0.0                           6470.2354
    0:00:12    5028.5      0.00       0.0       0.0                           6470.2354
    0:00:12    5028.5      0.00       0.0       0.0                           6470.2354
    0:00:12    5028.5      0.00       0.0       0.0                           6470.2354
    0:00:12    5028.5      0.00       0.0       0.0                           6470.2354
    0:00:12    5028.5      0.00       0.0       0.0                           6470.2354
    0:00:12    5028.5      0.00       0.0       0.0                           6470.2354
    0:00:12    5028.5      0.00       0.0       0.0                           6470.2354
    0:00:12    5028.5      0.00       0.0       0.0                           6470.2354
    0:00:12    5028.5      0.00       0.0       0.0                           6470.2354
    0:00:12    5028.5      0.00       0.0       0.0                           6470.2354
    0:00:12    5028.5      0.00       0.0       0.0                           6470.2354
    0:00:12    5028.5      0.00       0.0       0.0                           6470.2354
    0:00:12    5028.5      0.00       0.0       0.0                           6470.2354
    0:00:12    5028.5      0.00       0.0       0.0                           6470.2354
    0:00:12    5028.5      0.00       0.0       0.0                           6470.2354
    0:00:12    5028.5      0.00       0.0       0.0                           6470.2354
    0:00:12    5028.5      0.00       0.0       0.0                           6470.2354
    0:00:12    5028.5      0.00       0.0       0.0                           6470.2354

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:12    5028.5      0.00       0.0       0.0                           6470.2354
    0:00:13    4612.3      0.00       0.0       0.0                           5841.5664
    0:00:13    4612.3      0.00       0.0       0.0                           5841.5664
    0:00:13    4612.3      0.00       0.0       0.0                           5841.5664
    0:00:13    4582.1      0.00       0.0       0.0                           5765.9521
    0:00:13    4524.5      0.00       0.0       0.0                           5673.4614
    0:00:13    4524.5      0.00       0.0       0.0                           5673.4614
    0:00:13    4524.5      0.00       0.0       0.0                           5673.4614
    0:00:13    4524.5      0.00       0.0       0.0                           5673.4614
    0:00:14    4269.6      0.00       0.0       0.0                           5271.6948
Loading db file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/IBM/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Writing verilog file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/db/DOUBLE/Approx_adder_LOALPL6_syn.v'.
Writing ddc file './db/DOUBLE/Approx_adder_LOALPL6_syn_mapped.ddc'.
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/db/DOUBLE/Approx_adder_LOALPL6_syn.sdf'. (WT-3)
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/simulacion_logica_sintesis/DOUBLE/Approx_adder_LOALPL6_syn.sdf'. (WT-3)

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...

Information: Checking unconstrained_endpoints...

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
Running PRESTO HDLC
Compiling source file ./source/Approx_adder.v
Presto compilation completed successfully.
Running PRESTO HDLC
Presto compilation completed successfully.
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/Approx_adder_W32.db'. (DDB-24)
Elaborated 1 design.
Current design is now 'Approx_adder_W32'.
Information: Building the design 'LOA' instantiated from design 'Approx_adder_W32' with
	the parameters "LPL=7,W=16". (HDL-193)
Presto compilation completed successfully.

  Linking design 'Approx_adder_W32'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (3 designs)               /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/Approx_adder_W32.db, etc
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library)
                              /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/IBM/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  dw_foundation.sldb (library)
                              /mnt/vol_NFS_Zener/tools/synopsys/apps/syn/L-2016.03-SP3/libraries/syn/dw_foundation.sldb

Writing ddc file './db/DOUBLE/Approx_adder_LOALPL7_syn_unmapped.ddc'.
Using operating conditions 'tt_1p2v_25c' found in library 'scx3_cmos8rf_lpvt_tt_1p2v_25c'.
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)

#   Propagate Constraints from cell EIGHTLENGTH.ApproxAdd/ (LOA_LPL7_W16) #
 
****************************************
check_design summary:
Version:     L-2016.03-SP3
Date:        Sun Mar 12 17:19:08 2017
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Cells                                                               1
    Cells do not drive (LINT-1)                                     1
--------------------------------------------------------------------------------

Warning: In design 'Approx_adder_W32', cell 'B_2' does not drive any nets. (LINT-1)
Warning: The -timing_high_effort_script option is ignored.  (OPT-1342)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
Information: Retiming is enabled. SVF file must be used for formal verification. (OPT-1210)

Information: There are 1 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'Approx_adder_W32'

Loaded alib file '../alib-52/scx3_cmos8rf_lpvt_tt_1p2v_25c.db.alib'
Information: Ungrouping hierarchy EIGHTLENGTH.ApproxAdd before Pass 1 (OPT-776)
Information: Ungrouping 1 of 2 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'Approx_adder_W32'
 Implement Synthetic for 'Approx_adder_W32'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1TS' in the library 'scx3_cmos8rf_lpvt_tt_1p2v_25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'Approx_adder_W32'. (DDB-72)
  Mapping Optimization (Phase 1)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Mapping 'Approx_adder_W32_DP_OP_15J77_122_6670_2'

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08    4890.2      4.19      60.4       1.9                           6305.0078
    0:00:09    5480.6      1.21      13.9       1.7                           7250.7275
    0:00:09    5480.6      1.21      13.9       1.7                           7250.7275
    0:00:09    5480.6      1.21      13.9       1.7                           7250.7275

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:10    5274.7      0.86       9.4       1.1                           6971.7974
    0:00:10    5078.9      0.86       9.1       1.1                           6698.2812
    0:00:10    5078.9      0.86       9.1       1.1                           6698.2812
    0:00:11    5672.2      0.71       7.2       1.2                           7470.4561
    0:00:11    5672.2      0.71       7.2       1.2                           7470.4561
    0:00:11    5829.1      0.58       5.2       1.0                           7741.1772
    0:00:11    5829.1      0.58       5.2       1.0                           7741.1772
    0:00:11    6266.9      0.51       5.0       1.0                           8346.3174
    0:00:11    6266.9      0.51       5.0       1.0                           8346.3174
    0:00:12    6550.6      0.00       0.0       1.0                           8774.3877
    0:00:12    6550.6      0.00       0.0       1.0                           8774.3877
    0:00:12    6550.6      0.00       0.0       1.0                           8774.3877
    0:00:12    6550.6      0.00       0.0       1.0                           8774.3877
    0:00:12    6550.6      0.00       0.0       1.0                           8774.3877
    0:00:12    6550.6      0.00       0.0       1.0                           8774.3877
    0:00:12    6550.6      0.00       0.0       1.0                           8774.3877
    0:00:12    6550.6      0.00       0.0       1.0                           8774.3877
    0:00:12    6550.6      0.00       0.0       1.0                           8774.3877
    0:00:12    6550.6      0.00       0.0       1.0                           8774.3877
    0:00:12    6550.6      0.00       0.0       1.0                           8774.3877


  Beginning Design Rule Fixing  (max_transition)  (max_fanout)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:12    6550.6      0.00       0.0       1.0                           8774.3877
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
    0:00:12    6530.4      0.00       0.0       0.0                           8723.8838
    0:00:12    6530.4      0.00       0.0       0.0                           8723.8838


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:12    6530.4      0.00       0.0       0.0                           8723.8838
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
    0:00:12    5238.7      0.00       0.0       0.0                           6739.2432
    0:00:12    5238.7      0.00       0.0       0.0                           6739.2432
    0:00:13    5238.7      0.00       0.0       0.0                           6739.2432
    0:00:13    5212.8      0.00       0.0       0.0                           6689.8096
    0:00:13    5212.8      0.00       0.0       0.0                           6689.8096
    0:00:13    5212.8      0.00       0.0       0.0                           6689.8096
    0:00:13    5212.8      0.00       0.0       0.0                           6689.8096
    0:00:13    5212.8      0.00       0.0       0.0                           6689.8096
    0:00:13    5212.8      0.00       0.0       0.0                           6689.8096
    0:00:13    5212.8      0.00       0.0       0.0                           6689.8096
    0:00:13    5212.8      0.00       0.0       0.0                           6689.8096
    0:00:13    5212.8      0.00       0.0       0.0                           6689.8096
    0:00:13    5212.8      0.00       0.0       0.0                           6689.8096
    0:00:13    5212.8      0.00       0.0       0.0                           6689.8096
    0:00:13    5212.8      0.00       0.0       0.0                           6689.8096
    0:00:13    5212.8      0.00       0.0       0.0                           6689.8096
    0:00:13    5212.8      0.00       0.0       0.0                           6689.8096
    0:00:13    5212.8      0.00       0.0       0.0                           6689.8096
    0:00:13    5212.8      0.00       0.0       0.0                           6689.8096
    0:00:13    5212.8      0.00       0.0       0.0                           6689.8096
    0:00:13    5212.8      0.00       0.0       0.0                           6689.8096
    0:00:13    5212.8      0.00       0.0       0.0                           6689.8096

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:13    5212.8      0.00       0.0       0.0                           6689.8096
    0:00:13    4839.8      0.00       0.0       0.0                           6140.6777
    0:00:13    4839.8      0.00       0.0       0.0                           6140.6777
    0:00:13    4839.8      0.00       0.0       0.0                           6140.6777
    0:00:14    4832.6      0.00       0.0       0.0                           6119.8267
    0:00:14    4769.3      0.00       0.0       0.0                           6038.7959
    0:00:14    4769.3      0.00       0.0       0.0                           6038.7959
    0:00:14    4769.3      0.00       0.0       0.0                           6038.7959
    0:00:14    4769.3      0.00       0.0       0.0                           6038.7959
    0:00:14    4442.4      0.00       0.0       0.0                           5498.3989
Loading db file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/IBM/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Writing verilog file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/db/DOUBLE/Approx_adder_LOALPL7_syn.v'.
Writing ddc file './db/DOUBLE/Approx_adder_LOALPL7_syn_mapped.ddc'.
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/db/DOUBLE/Approx_adder_LOALPL7_syn.sdf'. (WT-3)
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/simulacion_logica_sintesis/DOUBLE/Approx_adder_LOALPL7_syn.sdf'. (WT-3)

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...

Information: Checking unconstrained_endpoints...

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
Running PRESTO HDLC
Compiling source file ./source/Approx_adder.v
Presto compilation completed successfully.
Running PRESTO HDLC
Presto compilation completed successfully.
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/Approx_adder_W32.db'. (DDB-24)
Elaborated 1 design.
Current design is now 'Approx_adder_W32'.
Information: Building the design 'LOA' instantiated from design 'Approx_adder_W32' with
	the parameters "LPL=8,W=16". (HDL-193)
Presto compilation completed successfully.

  Linking design 'Approx_adder_W32'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (3 designs)               /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/Approx_adder_W32.db, etc
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library)
                              /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/IBM/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  dw_foundation.sldb (library)
                              /mnt/vol_NFS_Zener/tools/synopsys/apps/syn/L-2016.03-SP3/libraries/syn/dw_foundation.sldb

Writing ddc file './db/DOUBLE/Approx_adder_LOALPL8_syn_unmapped.ddc'.
Using operating conditions 'tt_1p2v_25c' found in library 'scx3_cmos8rf_lpvt_tt_1p2v_25c'.
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)

#   Propagate Constraints from cell EIGHTLENGTH.ApproxAdd/ (LOA_LPL8_W16) #
 
****************************************
check_design summary:
Version:     L-2016.03-SP3
Date:        Sun Mar 12 17:19:25 2017
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Cells                                                               1
    Cells do not drive (LINT-1)                                     1
--------------------------------------------------------------------------------

Warning: In design 'Approx_adder_W32', cell 'B_2' does not drive any nets. (LINT-1)
Warning: The -timing_high_effort_script option is ignored.  (OPT-1342)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
Information: Retiming is enabled. SVF file must be used for formal verification. (OPT-1210)

Information: There are 1 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'Approx_adder_W32'

Loaded alib file '../alib-52/scx3_cmos8rf_lpvt_tt_1p2v_25c.db.alib'
Information: Ungrouping hierarchy EIGHTLENGTH.ApproxAdd before Pass 1 (OPT-776)
Information: Ungrouping 1 of 2 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'Approx_adder_W32'
 Implement Synthetic for 'Approx_adder_W32'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1TS' in the library 'scx3_cmos8rf_lpvt_tt_1p2v_25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'Approx_adder_W32'. (DDB-72)
  Mapping Optimization (Phase 1)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Mapping 'Approx_adder_W32_DP_OP_15J78_122_5975_2'

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08    4592.2      4.51      72.3       2.5                           6034.2432
    0:00:09    5156.6      1.16      14.0       0.6                           6863.6597
    0:00:09    5156.6      1.16      14.0       0.6                           6863.6597
    0:00:09    5156.6      1.16      14.0       0.6                           6863.6597

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:10    5251.7      0.61       5.9       0.4                           7158.5229
    0:00:11    5021.3      0.61       5.8       0.2                           6797.0381
    0:00:11    5021.3      0.61       5.8       0.2                           6797.0381
    0:00:11    5797.4      0.58       5.0       0.2                           7847.5566
    0:00:11    5797.4      0.58       5.0       0.2                           7847.5566
    0:00:11    6144.5      0.09       0.5       0.2                           8381.0518
    0:00:11    6144.5      0.09       0.5       0.2                           8381.0518
    0:00:12    6236.6      0.00       0.0       0.2                           8501.2617
    0:00:12    6236.6      0.00       0.0       0.2                           8501.2617
    0:00:12    6236.6      0.00       0.0       0.2                           8501.2617
    0:00:12    6236.6      0.00       0.0       0.2                           8501.2617
    0:00:12    6236.6      0.00       0.0       0.2                           8501.2617
    0:00:12    6236.6      0.00       0.0       0.2                           8501.2617
    0:00:12    6236.6      0.00       0.0       0.2                           8501.2617
    0:00:12    6236.6      0.00       0.0       0.2                           8501.2617
    0:00:12    6236.6      0.00       0.0       0.2                           8501.2617
    0:00:12    6236.6      0.00       0.0       0.2                           8501.2617
    0:00:12    6236.6      0.00       0.0       0.2                           8501.2617
    0:00:12    6236.6      0.00       0.0       0.2                           8501.2617
    0:00:12    6236.6      0.00       0.0       0.2                           8501.2617


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:12    6236.6      0.00       0.0       0.2                           8501.2617
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
    0:00:12    6220.8      0.00       0.0       0.0                           8483.7061
    0:00:12    6220.8      0.00       0.0       0.0                           8483.7061


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:12    6220.8      0.00       0.0       0.0                           8483.7061
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
    0:00:13    4844.2      0.00       0.0       0.0                           6336.0396
    0:00:13    4844.2      0.00       0.0       0.0                           6336.0396
    0:00:13    4844.2      0.00       0.0       0.0                           6336.0396
    0:00:13    4770.7      0.00       0.0       0.0                           6183.7300
    0:00:13    4770.7      0.00       0.0       0.0                           6183.7300
    0:00:13    4770.7      0.00       0.0       0.0                           6183.7300
    0:00:13    4770.7      0.00       0.0       0.0                           6183.7300
    0:00:13    4770.7      0.00       0.0       0.0                           6183.7300
    0:00:13    4770.7      0.00       0.0       0.0                           6183.7300
    0:00:13    4770.7      0.00       0.0       0.0                           6183.7300
    0:00:13    4770.7      0.00       0.0       0.0                           6183.7300
    0:00:13    4770.7      0.00       0.0       0.0                           6183.7300
    0:00:13    4770.7      0.00       0.0       0.0                           6183.7300
    0:00:13    4770.7      0.00       0.0       0.0                           6183.7300
    0:00:13    4770.7      0.00       0.0       0.0                           6183.7300
    0:00:13    4770.7      0.00       0.0       0.0                           6183.7300
    0:00:13    4770.7      0.00       0.0       0.0                           6183.7300
    0:00:13    4770.7      0.00       0.0       0.0                           6183.7300
    0:00:13    4770.7      0.00       0.0       0.0                           6183.7300
    0:00:13    4770.7      0.00       0.0       0.0                           6183.7300
    0:00:13    4770.7      0.00       0.0       0.0                           6183.7300
    0:00:13    4770.7      0.00       0.0       0.0                           6183.7300

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:13    4770.7      0.00       0.0       0.0                           6183.7300
    0:00:13    4417.9      0.00       0.0       0.0                           5664.1035
    0:00:13    4417.9      0.00       0.0       0.0                           5664.1035
    0:00:13    4417.9      0.00       0.0       0.0                           5664.1035
    0:00:14    4390.6      0.00       0.0       0.0                           5605.8018
    0:00:14    4304.2      0.00       0.0       0.0                           5487.5063
    0:00:14    4304.2      0.00       0.0       0.0                           5487.5063
    0:00:14    4304.2      0.00       0.0       0.0                           5487.5063
    0:00:14    4304.2      0.00       0.0       0.0                           5487.5063
    0:00:14    4060.8      0.00       0.0       0.0                           5121.9326
Loading db file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/IBM/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Writing verilog file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/db/DOUBLE/Approx_adder_LOALPL8_syn.v'.
Writing ddc file './db/DOUBLE/Approx_adder_LOALPL8_syn_mapped.ddc'.
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/db/DOUBLE/Approx_adder_LOALPL8_syn.sdf'. (WT-3)
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/simulacion_logica_sintesis/DOUBLE/Approx_adder_LOALPL8_syn.sdf'. (WT-3)

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...

Information: Checking unconstrained_endpoints...

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
Running PRESTO HDLC
Compiling source file ./source/Approx_adder.v
Presto compilation completed successfully.
Running PRESTO HDLC
Presto compilation completed successfully.
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/Approx_adder_W32.db'. (DDB-24)
Elaborated 1 design.
Current design is now 'Approx_adder_W32'.
Information: Building the design 'LOA' instantiated from design 'Approx_adder_W32' with
	the parameters "LPL=9,W=16". (HDL-193)
Presto compilation completed successfully.

  Linking design 'Approx_adder_W32'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (3 designs)               /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/Approx_adder_W32.db, etc
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library)
                              /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/IBM/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  dw_foundation.sldb (library)
                              /mnt/vol_NFS_Zener/tools/synopsys/apps/syn/L-2016.03-SP3/libraries/syn/dw_foundation.sldb

Writing ddc file './db/DOUBLE/Approx_adder_LOALPL9_syn_unmapped.ddc'.
Using operating conditions 'tt_1p2v_25c' found in library 'scx3_cmos8rf_lpvt_tt_1p2v_25c'.
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)

#   Propagate Constraints from cell EIGHTLENGTH.ApproxAdd/ (LOA_LPL9_W16) #
 
****************************************
check_design summary:
Version:     L-2016.03-SP3
Date:        Sun Mar 12 17:19:42 2017
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Cells                                                               1
    Cells do not drive (LINT-1)                                     1
--------------------------------------------------------------------------------

Warning: In design 'Approx_adder_W32', cell 'B_2' does not drive any nets. (LINT-1)
Warning: The -timing_high_effort_script option is ignored.  (OPT-1342)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
Information: Retiming is enabled. SVF file must be used for formal verification. (OPT-1210)

Information: There are 1 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'Approx_adder_W32'

Loaded alib file '../alib-52/scx3_cmos8rf_lpvt_tt_1p2v_25c.db.alib'
Information: Ungrouping hierarchy EIGHTLENGTH.ApproxAdd before Pass 1 (OPT-776)
Information: Ungrouping 1 of 2 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'Approx_adder_W32'
 Implement Synthetic for 'Approx_adder_W32'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1TS' in the library 'scx3_cmos8rf_lpvt_tt_1p2v_25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'Approx_adder_W32'. (DDB-72)
  Mapping Optimization (Phase 1)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Mapping 'Approx_adder_W32_DP_OP_15J79_122_5767_2'

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09    4504.3      3.49      49.4      10.1                           5838.7637
    0:00:09    5113.4      0.76       8.3       7.7                           6774.9453
    0:00:09    5113.4      0.76       8.3       7.7                           6774.9453
    0:00:10    5113.4      0.76       8.3       7.7                           6774.9453

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:10    5276.2      0.42       3.5       7.0                           7131.4238
    0:00:11    5122.1      0.42       3.2       7.0                           6921.0439
    0:00:11    5122.1      0.42       3.2       7.0                           6921.0439
    0:00:11    5646.2      0.31       2.2       7.0                           7615.9448
    0:00:11    5646.2      0.31       2.2       7.0                           7615.9448
    0:00:11    5809.0      0.00       0.0       7.0                           7893.7524
    0:00:11    5809.0      0.00       0.0       7.0                           7893.7524
    0:00:11    5809.0      0.00       0.0       7.0                           7893.7524
    0:00:11    5809.0      0.00       0.0       7.0                           7893.7524
    0:00:11    5809.0      0.00       0.0       7.0                           7893.7524
    0:00:11    5809.0      0.00       0.0       7.0                           7893.7524
    0:00:11    5809.0      0.00       0.0       7.0                           7893.7524
    0:00:11    5809.0      0.00       0.0       7.0                           7893.7524
    0:00:11    5809.0      0.00       0.0       7.0                           7893.7524
    0:00:11    5809.0      0.00       0.0       7.0                           7893.7524
    0:00:11    5809.0      0.00       0.0       7.0                           7893.7524
    0:00:11    5809.0      0.00       0.0       7.0                           7893.7524
    0:00:11    5809.0      0.00       0.0       7.0                           7893.7524
    0:00:11    5809.0      0.00       0.0       7.0                           7893.7524
    0:00:11    5809.0      0.00       0.0       7.0                           7893.7524


  Beginning Design Rule Fixing  (max_fanout)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:11    5809.0      0.00       0.0       7.0                           7893.7524
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
    0:00:11    5852.2      0.00       0.0       0.0                           7949.8052
    0:00:11    5852.2      0.00       0.0       0.0                           7949.8052


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:11    5852.2      0.00       0.0       0.0                           7949.8052
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
    0:00:12    4462.6      0.00       0.0       0.0                           5775.7314
    0:00:12    4462.6      0.00       0.0       0.0                           5775.7314
    0:00:12    4462.6      0.00       0.0       0.0                           5775.7314
    0:00:12    4435.2      0.00       0.0       0.0                           5713.7363
    0:00:12    4435.2      0.00       0.0       0.0                           5713.7363
    0:00:12    4435.2      0.00       0.0       0.0                           5713.7363
    0:00:12    4435.2      0.00       0.0       0.0                           5713.7363
    0:00:12    4435.2      0.00       0.0       0.0                           5713.7363
    0:00:12    4435.2      0.00       0.0       0.0                           5713.7363
    0:00:12    4435.2      0.00       0.0       0.0                           5713.7363
    0:00:12    4435.2      0.00       0.0       0.0                           5713.7363
    0:00:12    4435.2      0.00       0.0       0.0                           5713.7363
    0:00:12    4435.2      0.00       0.0       0.0                           5713.7363
    0:00:12    4435.2      0.00       0.0       0.0                           5713.7363
    0:00:12    4435.2      0.00       0.0       0.0                           5713.7363
    0:00:12    4435.2      0.00       0.0       0.0                           5713.7363
    0:00:12    4435.2      0.00       0.0       0.0                           5713.7363
    0:00:12    4435.2      0.00       0.0       0.0                           5713.7363
    0:00:12    4435.2      0.00       0.0       0.0                           5713.7363
    0:00:12    4435.2      0.00       0.0       0.0                           5713.7363
    0:00:12    4435.2      0.00       0.0       0.0                           5713.7363
    0:00:12    4435.2      0.00       0.0       0.0                           5713.7363

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:12    4435.2      0.00       0.0       0.0                           5713.7363
    0:00:13    4151.5      0.00       0.0       0.0                           5264.0498
    0:00:13    4151.5      0.00       0.0       0.0                           5264.0498
    0:00:13    4151.5      0.00       0.0       0.0                           5264.0498
    0:00:13    4142.9      0.00       0.0       0.0                           5243.3560
    0:00:13    4070.9      0.00       0.0       0.0                           5116.3018
    0:00:13    4070.9      0.00       0.0       0.0                           5116.3018
    0:00:13    4070.9      0.00       0.0       0.0                           5116.3018
    0:00:13    4070.9      0.00       0.0       0.0                           5116.3018
    0:00:13    3889.4      0.00       0.0       0.0                           4824.1357
Loading db file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/IBM/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Writing verilog file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/db/DOUBLE/Approx_adder_LOALPL9_syn.v'.
Writing ddc file './db/DOUBLE/Approx_adder_LOALPL9_syn_mapped.ddc'.
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/db/DOUBLE/Approx_adder_LOALPL9_syn.sdf'. (WT-3)
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/simulacion_logica_sintesis/DOUBLE/Approx_adder_LOALPL9_syn.sdf'. (WT-3)

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...

Information: Checking unconstrained_endpoints...

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
Running PRESTO HDLC
Compiling source file ./source/Approx_adder.v
Presto compilation completed successfully.
Running PRESTO HDLC
Presto compilation completed successfully.
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/Approx_adder_W32.db'. (DDB-24)
Elaborated 1 design.
Current design is now 'Approx_adder_W32'.
Information: Building the design 'LOA' instantiated from design 'Approx_adder_W32' with
	the parameters "LPL=10,W=16". (HDL-193)
Presto compilation completed successfully.

  Linking design 'Approx_adder_W32'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (3 designs)               /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/Approx_adder_W32.db, etc
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library)
                              /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/IBM/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  dw_foundation.sldb (library)
                              /mnt/vol_NFS_Zener/tools/synopsys/apps/syn/L-2016.03-SP3/libraries/syn/dw_foundation.sldb

Writing ddc file './db/DOUBLE/Approx_adder_LOALPL10_syn_unmapped.ddc'.
Using operating conditions 'tt_1p2v_25c' found in library 'scx3_cmos8rf_lpvt_tt_1p2v_25c'.
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)

#   Propagate Constraints from cell EIGHTLENGTH.ApproxAdd/ (LOA_LPL10_W16) #
 
****************************************
check_design summary:
Version:     L-2016.03-SP3
Date:        Sun Mar 12 17:19:58 2017
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Cells                                                               1
    Cells do not drive (LINT-1)                                     1
--------------------------------------------------------------------------------

Warning: In design 'Approx_adder_W32', cell 'B_2' does not drive any nets. (LINT-1)
Warning: The -timing_high_effort_script option is ignored.  (OPT-1342)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
Information: Retiming is enabled. SVF file must be used for formal verification. (OPT-1210)

Information: There are 1 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'Approx_adder_W32'

Loaded alib file '../alib-52/scx3_cmos8rf_lpvt_tt_1p2v_25c.db.alib'
Information: Ungrouping hierarchy EIGHTLENGTH.ApproxAdd before Pass 1 (OPT-776)
Information: Ungrouping 1 of 2 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'Approx_adder_W32'
 Implement Synthetic for 'Approx_adder_W32'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1TS' in the library 'scx3_cmos8rf_lpvt_tt_1p2v_25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'Approx_adder_W32'. (DDB-72)
  Mapping Optimization (Phase 1)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Mapping 'Approx_adder_W32_DP_OP_15J80_122_9365_3'

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08    4324.3      3.85      56.4      14.0                           5555.5273
    0:00:08    4857.1      0.71       7.3      13.7                           6301.4600
    0:00:08    4857.1      0.71       7.3      13.7                           6301.4600
    0:00:09    4857.1      0.71       7.3      13.7                           6301.4600

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:10    4842.7      0.42       3.6      13.1                           6309.0142
    0:00:10    4711.7      0.41       3.5      13.0                           6133.2407
    0:00:10    4711.7      0.41       3.5      13.0                           6133.2407
    0:00:10    4995.4      0.30       2.5      13.0                           6539.3120
    0:00:10    4995.4      0.30       2.5      13.0                           6539.3120
    0:00:11    5137.9      0.00       0.0      13.0                           6814.8589
    0:00:11    5137.9      0.00       0.0      13.0                           6814.8589
    0:00:11    5137.9      0.00       0.0      13.0                           6814.8589
    0:00:11    5137.9      0.00       0.0      13.0                           6814.8589
    0:00:11    5137.9      0.00       0.0      13.0                           6814.8589
    0:00:11    5137.9      0.00       0.0      13.0                           6814.8589
    0:00:11    5137.9      0.00       0.0      13.0                           6814.8589
    0:00:11    5137.9      0.00       0.0      13.0                           6814.8589
    0:00:11    5137.9      0.00       0.0      13.0                           6814.8589
    0:00:11    5137.9      0.00       0.0      13.0                           6814.8589
    0:00:11    5137.9      0.00       0.0      13.0                           6814.8589
    0:00:11    5137.9      0.00       0.0      13.0                           6814.8589
    0:00:11    5137.9      0.00       0.0      13.0                           6814.8589
    0:00:11    5137.9      0.00       0.0      13.0                           6814.8589
    0:00:11    5137.9      0.00       0.0      13.0                           6814.8589


  Beginning Design Rule Fixing  (max_fanout)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:11    5137.9      0.00       0.0      13.0                           6814.8589
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
    0:00:11    5146.6      0.00       0.0       0.0                           6777.0474
    0:00:11    5146.6      0.00       0.0       0.0                           6777.0474


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:11    5146.6      0.00       0.0       0.0                           6777.0474
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
    0:00:12    4199.0      0.00       0.0       0.0                           5383.1362
    0:00:12    4199.0      0.00       0.0       0.0                           5383.1362
    0:00:12    4199.0      0.00       0.0       0.0                           5383.1362
    0:00:12    4168.8      0.00       0.0       0.0                           5315.6255
    0:00:12    4168.8      0.00       0.0       0.0                           5315.6255
    0:00:12    4168.8      0.00       0.0       0.0                           5315.6255
    0:00:12    4168.8      0.00       0.0       0.0                           5315.6255
    0:00:12    4168.8      0.00       0.0       0.0                           5315.6255
    0:00:12    4168.8      0.00       0.0       0.0                           5315.6255
    0:00:12    4168.8      0.00       0.0       0.0                           5315.6255
    0:00:12    4168.8      0.00       0.0       0.0                           5315.6255
    0:00:12    4168.8      0.00       0.0       0.0                           5315.6255
    0:00:12    4168.8      0.00       0.0       0.0                           5315.6255
    0:00:12    4168.8      0.00       0.0       0.0                           5315.6255
    0:00:12    4168.8      0.00       0.0       0.0                           5315.6255
    0:00:12    4168.8      0.00       0.0       0.0                           5315.6255
    0:00:12    4168.8      0.00       0.0       0.0                           5315.6255
    0:00:12    4168.8      0.00       0.0       0.0                           5315.6255
    0:00:12    4168.8      0.00       0.0       0.0                           5315.6255
    0:00:12    4168.8      0.00       0.0       0.0                           5315.6255
    0:00:12    4168.8      0.00       0.0       0.0                           5315.6255
    0:00:12    4168.8      0.00       0.0       0.0                           5315.6255

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:12    4168.8      0.00       0.0       0.0                           5315.6255
    0:00:12    3852.0      0.00       0.0       0.0                           4852.3340
    0:00:12    3852.0      0.00       0.0       0.0                           4852.3340
    0:00:12    3852.0      0.00       0.0       0.0                           4852.3340
    0:00:13    3841.9      0.00       0.0       0.0                           4829.0630
    0:00:13    3820.3      0.00       0.0       0.0                           4790.8325
    0:00:13    3820.3      0.00       0.0       0.0                           4790.8325
    0:00:13    3820.3      0.00       0.0       0.0                           4790.8325
    0:00:13    3820.3      0.00       0.0       0.0                           4790.8325
    0:00:13    3673.4      0.00       0.0       0.0                           4541.4297
Loading db file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/IBM/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Writing verilog file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/db/DOUBLE/Approx_adder_LOALPL10_syn.v'.
Writing ddc file './db/DOUBLE/Approx_adder_LOALPL10_syn_mapped.ddc'.
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/db/DOUBLE/Approx_adder_LOALPL10_syn.sdf'. (WT-3)
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/simulacion_logica_sintesis/DOUBLE/Approx_adder_LOALPL10_syn.sdf'. (WT-3)

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...

Information: Checking unconstrained_endpoints...

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
Running PRESTO HDLC
Compiling source file ./source/Approx_adder.v
Presto compilation completed successfully.
Running PRESTO HDLC
Presto compilation completed successfully.
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/Approx_adder_W32.db'. (DDB-24)
Elaborated 1 design.
Current design is now 'Approx_adder_W32'.
Information: Building the design 'LOA' instantiated from design 'Approx_adder_W32' with
	the parameters "LPL=11,W=16". (HDL-193)
Presto compilation completed successfully.

  Linking design 'Approx_adder_W32'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (3 designs)               /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/Approx_adder_W32.db, etc
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library)
                              /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/IBM/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  dw_foundation.sldb (library)
                              /mnt/vol_NFS_Zener/tools/synopsys/apps/syn/L-2016.03-SP3/libraries/syn/dw_foundation.sldb

Writing ddc file './db/DOUBLE/Approx_adder_LOALPL11_syn_unmapped.ddc'.
Using operating conditions 'tt_1p2v_25c' found in library 'scx3_cmos8rf_lpvt_tt_1p2v_25c'.
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)

#   Propagate Constraints from cell EIGHTLENGTH.ApproxAdd/ (LOA_LPL11_W16) #
 
****************************************
check_design summary:
Version:     L-2016.03-SP3
Date:        Sun Mar 12 17:20:15 2017
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Cells                                                               1
    Cells do not drive (LINT-1)                                     1
--------------------------------------------------------------------------------

Warning: In design 'Approx_adder_W32', cell 'B_2' does not drive any nets. (LINT-1)
Warning: The -timing_high_effort_script option is ignored.  (OPT-1342)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
Information: Retiming is enabled. SVF file must be used for formal verification. (OPT-1210)

Information: There are 1 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'Approx_adder_W32'

Loaded alib file '../alib-52/scx3_cmos8rf_lpvt_tt_1p2v_25c.db.alib'
Information: Ungrouping hierarchy EIGHTLENGTH.ApproxAdd before Pass 1 (OPT-776)
Information: Ungrouping 1 of 2 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'Approx_adder_W32'
 Implement Synthetic for 'Approx_adder_W32'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1TS' in the library 'scx3_cmos8rf_lpvt_tt_1p2v_25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'Approx_adder_W32'. (DDB-72)
  Mapping Optimization (Phase 1)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Mapping 'Approx_adder_W32_DP_OP_15J81_122_9413_2'

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08    4288.3      3.68      47.7       9.6                           5488.0054
    0:00:08    4813.9      0.80       7.1       7.3                           6194.2891
    0:00:08    4813.9      0.80       7.1       7.3                           6194.2891
    0:00:09    4813.9      0.80       7.1       7.3                           6194.2891

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:09    4920.5      0.49       4.1       7.2                           6469.7197
    0:00:10    4803.8      0.49       4.1       7.2                           6334.1982
    0:00:10    4803.8      0.49       4.1       7.2                           6334.1982
    0:00:10    5140.8      0.53       3.9       7.2                           6794.3682
    0:00:10    5140.8      0.53       3.9       7.2                           6794.3682
    0:00:10    5299.2      0.00       0.0       7.2                           7047.9092
    0:00:10    5299.2      0.00       0.0       7.2                           7047.9092
    0:00:10    5299.2      0.00       0.0       7.2                           7047.9092
    0:00:10    5299.2      0.00       0.0       7.2                           7047.9092
    0:00:10    5299.2      0.00       0.0       7.2                           7047.9092
    0:00:10    5299.2      0.00       0.0       7.2                           7047.9092
    0:00:10    5299.2      0.00       0.0       7.2                           7047.9092
    0:00:10    5299.2      0.00       0.0       7.2                           7047.9092
    0:00:10    5299.2      0.00       0.0       7.2                           7047.9092
    0:00:10    5299.2      0.00       0.0       7.2                           7047.9092
    0:00:10    5299.2      0.00       0.0       7.2                           7047.9092
    0:00:10    5299.2      0.00       0.0       7.2                           7047.9092
    0:00:10    5299.2      0.00       0.0       7.2                           7047.9092
    0:00:10    5299.2      0.00       0.0       7.2                           7047.9092
    0:00:10    5299.2      0.00       0.0       7.2                           7047.9092


  Beginning Design Rule Fixing  (max_transition)  (max_fanout)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:10    5299.2      0.00       0.0       7.2                           7047.9092
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
    0:00:10    5280.5      0.00       0.0       0.0                           7004.1196
    0:00:10    5280.5      0.00       0.0       0.0                           7004.1196


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:10    5280.5      0.00       0.0       0.0                           7004.1196
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
    0:00:11    4236.5      0.00       0.0       0.0                           5336.0547
    0:00:11    4236.5      0.00       0.0       0.0                           5336.0547
    0:00:11    4236.5      0.00       0.0       0.0                           5336.0547
    0:00:11    4207.7      0.00       0.0       0.0                           5277.4795
    0:00:11    4207.7      0.00       0.0       0.0                           5277.4795
    0:00:11    4207.7      0.00       0.0       0.0                           5277.4795
    0:00:11    4207.7      0.00       0.0       0.0                           5277.4795
    0:00:11    4207.7      0.00       0.0       0.0                           5277.4795
    0:00:11    4207.7      0.00       0.0       0.0                           5277.4795
    0:00:11    4207.7      0.00       0.0       0.0                           5277.4795
    0:00:11    4207.7      0.00       0.0       0.0                           5277.4795
    0:00:11    4207.7      0.00       0.0       0.0                           5277.4795
    0:00:11    4207.7      0.00       0.0       0.0                           5277.4795
    0:00:11    4207.7      0.00       0.0       0.0                           5277.4795
    0:00:11    4207.7      0.00       0.0       0.0                           5277.4795
    0:00:11    4207.7      0.00       0.0       0.0                           5277.4795
    0:00:11    4207.7      0.00       0.0       0.0                           5277.4795
    0:00:11    4207.7      0.00       0.0       0.0                           5277.4795
    0:00:11    4207.7      0.00       0.0       0.0                           5277.4795
    0:00:11    4207.7      0.00       0.0       0.0                           5277.4795
    0:00:11    4207.7      0.00       0.0       0.0                           5277.4795
    0:00:11    4207.7      0.00       0.0       0.0                           5277.4795

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:11    4207.7      0.00       0.0       0.0                           5277.4795
    0:00:11    3915.4      0.00       0.0       0.0                           4864.3701
    0:00:11    3915.4      0.00       0.0       0.0                           4864.3701
    0:00:11    3915.4      0.00       0.0       0.0                           4864.3701
    0:00:12    3860.6      0.00       0.0       0.0                           4736.1284
    0:00:12    3803.0      0.00       0.0       0.0                           4644.4004
    0:00:12    3803.0      0.00       0.0       0.0                           4644.4004
    0:00:12    3803.0      0.00       0.0       0.0                           4644.4004
    0:00:12    3803.0      0.00       0.0       0.0                           4644.4004
    0:00:12    3627.4      0.00       0.0       0.0                           4370.0044
Loading db file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/IBM/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Writing verilog file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/db/DOUBLE/Approx_adder_LOALPL11_syn.v'.
Writing ddc file './db/DOUBLE/Approx_adder_LOALPL11_syn_mapped.ddc'.
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/db/DOUBLE/Approx_adder_LOALPL11_syn.sdf'. (WT-3)
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/simulacion_logica_sintesis/DOUBLE/Approx_adder_LOALPL11_syn.sdf'. (WT-3)

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...

Information: Checking unconstrained_endpoints...

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
Running PRESTO HDLC
Compiling source file ./source/Approx_adder.v
Presto compilation completed successfully.
Running PRESTO HDLC
Presto compilation completed successfully.
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/Approx_adder_W32.db'. (DDB-24)
Elaborated 1 design.
Current design is now 'Approx_adder_W32'.
Information: Building the design 'LOA' instantiated from design 'Approx_adder_W32' with
	the parameters "LPL=12,W=16". (HDL-193)
Presto compilation completed successfully.

  Linking design 'Approx_adder_W32'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (3 designs)               /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/Approx_adder_W32.db, etc
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library)
                              /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/IBM/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  dw_foundation.sldb (library)
                              /mnt/vol_NFS_Zener/tools/synopsys/apps/syn/L-2016.03-SP3/libraries/syn/dw_foundation.sldb

Writing ddc file './db/DOUBLE/Approx_adder_LOALPL12_syn_unmapped.ddc'.
Using operating conditions 'tt_1p2v_25c' found in library 'scx3_cmos8rf_lpvt_tt_1p2v_25c'.
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)

#   Propagate Constraints from cell EIGHTLENGTH.ApproxAdd/ (LOA_LPL12_W16) #
 
****************************************
check_design summary:
Version:     L-2016.03-SP3
Date:        Sun Mar 12 17:20:29 2017
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Cells                                                               1
    Cells do not drive (LINT-1)                                     1
--------------------------------------------------------------------------------

Warning: In design 'Approx_adder_W32', cell 'B_2' does not drive any nets. (LINT-1)
Warning: The -timing_high_effort_script option is ignored.  (OPT-1342)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
Information: Retiming is enabled. SVF file must be used for formal verification. (OPT-1210)

Information: There are 1 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'Approx_adder_W32'

Loaded alib file '../alib-52/scx3_cmos8rf_lpvt_tt_1p2v_25c.db.alib'
Information: Ungrouping hierarchy EIGHTLENGTH.ApproxAdd before Pass 1 (OPT-776)
Information: Ungrouping 1 of 2 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'Approx_adder_W32'
 Implement Synthetic for 'Approx_adder_W32'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1TS' in the library 'scx3_cmos8rf_lpvt_tt_1p2v_25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'Approx_adder_W32'. (DDB-72)
  Mapping Optimization (Phase 1)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Mapping 'Approx_adder_W32_DP_OP_15J82_122_5783_2'

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08    4151.5      4.42      62.0       2.3                           5465.7266
    0:00:08    4690.1      0.68       5.7       0.6                           6306.3496
    0:00:08    4690.1      0.68       5.7       0.6                           6306.3496
    0:00:09    4690.1      0.68       5.7       0.6                           6306.3496

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:09    4556.2      0.44       2.7       0.3                           6179.7168
    0:00:10    4449.6      0.44       2.5       0.1                           6099.7075
    0:00:10    4449.6      0.44       2.5       0.1                           6099.7075
    0:00:10    4726.1      0.17       0.3       1.1                           6426.0405
    0:00:10    4726.1      0.17       0.3       1.1                           6426.0405
    0:00:10    4759.2      0.00       0.0       1.1                           6470.1724
    0:00:10    4759.2      0.00       0.0       1.1                           6470.1724
    0:00:10    4759.2      0.00       0.0       1.1                           6470.1724
    0:00:10    4759.2      0.00       0.0       1.1                           6470.1724
    0:00:10    4759.2      0.00       0.0       1.1                           6470.1724
    0:00:10    4759.2      0.00       0.0       1.1                           6470.1724
    0:00:10    4759.2      0.00       0.0       1.1                           6470.1724
    0:00:10    4759.2      0.00       0.0       1.1                           6470.1724
    0:00:10    4759.2      0.00       0.0       1.1                           6470.1724
    0:00:10    4759.2      0.00       0.0       1.1                           6470.1724
    0:00:10    4759.2      0.00       0.0       1.1                           6470.1724
    0:00:10    4759.2      0.00       0.0       1.1                           6470.1724
    0:00:10    4759.2      0.00       0.0       1.1                           6470.1724
    0:00:10    4759.2      0.00       0.0       1.1                           6470.1724
    0:00:10    4759.2      0.00       0.0       1.1                           6470.1724


  Beginning Design Rule Fixing  (max_transition)  (max_fanout)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:10    4759.2      0.00       0.0       1.1                           6470.1724
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
    0:00:10    4759.2      0.00       0.0       0.0                           6466.5674
    0:00:10    4759.2      0.00       0.0       0.0                           6466.5674


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:10    4759.2      0.00       0.0       0.0                           6466.5674
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
    0:00:11    3856.3      0.00       0.0       0.0                           4912.4087
    0:00:11    3856.3      0.00       0.0       0.0                           4912.4087
    0:00:11    3856.3      0.00       0.0       0.0                           4912.4087
    0:00:11    3827.5      0.00       0.0       0.0                           4853.8335
    0:00:11    3827.5      0.00       0.0       0.0                           4853.8335
    0:00:11    3827.5      0.00       0.0       0.0                           4853.8335
    0:00:11    3827.5      0.00       0.0       0.0                           4853.8335
    0:00:11    3827.5      0.00       0.0       0.0                           4853.8335
    0:00:11    3827.5      0.00       0.0       0.0                           4853.8335
    0:00:11    3827.5      0.00       0.0       0.0                           4853.8335
    0:00:11    3827.5      0.00       0.0       0.0                           4853.8335
    0:00:11    3827.5      0.00       0.0       0.0                           4853.8335
    0:00:11    3827.5      0.00       0.0       0.0                           4853.8335
    0:00:11    3827.5      0.00       0.0       0.0                           4853.8335
    0:00:11    3827.5      0.00       0.0       0.0                           4853.8335
    0:00:11    3827.5      0.00       0.0       0.0                           4853.8335
    0:00:11    3827.5      0.00       0.0       0.0                           4853.8335
    0:00:11    3827.5      0.00       0.0       0.0                           4853.8335
    0:00:11    3827.5      0.00       0.0       0.0                           4853.8335
    0:00:11    3827.5      0.00       0.0       0.0                           4853.8335
    0:00:11    3827.5      0.00       0.0       0.0                           4853.8335
    0:00:11    3827.5      0.00       0.0       0.0                           4853.8335

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:11    3827.5      0.00       0.0       0.0                           4853.8335
    0:00:12    3669.1      0.00       0.0       0.0                           4606.0210
    0:00:12    3669.1      0.00       0.0       0.0                           4606.0210
    0:00:12    3669.1      0.00       0.0       0.0                           4606.0210
    0:00:12    3661.9      0.00       0.0       0.0                           4585.6113
    0:00:12    3617.3      0.00       0.0       0.0                           4516.0488
    0:00:12    3617.3      0.00       0.0       0.0                           4516.0488
    0:00:12    3617.3      0.00       0.0       0.0                           4516.0488
    0:00:12    3617.3      0.00       0.0       0.0                           4516.0488
    0:00:12    3366.7      0.00       0.0       0.0                           4091.5808
Loading db file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/IBM/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Writing verilog file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/db/DOUBLE/Approx_adder_LOALPL12_syn.v'.
Writing ddc file './db/DOUBLE/Approx_adder_LOALPL12_syn_mapped.ddc'.
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/db/DOUBLE/Approx_adder_LOALPL12_syn.sdf'. (WT-3)
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/simulacion_logica_sintesis/DOUBLE/Approx_adder_LOALPL12_syn.sdf'. (WT-3)

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...

Information: Checking unconstrained_endpoints...

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
Running PRESTO HDLC
Compiling source file ./source/Approx_adder.v
Presto compilation completed successfully.
Running PRESTO HDLC
Presto compilation completed successfully.
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/Approx_adder_W32.db'. (DDB-24)
Elaborated 1 design.
Current design is now 'Approx_adder_W32'.
Information: Building the design 'LOA' instantiated from design 'Approx_adder_W32' with
	the parameters "LPL=13,W=16". (HDL-193)
Presto compilation completed successfully.

  Linking design 'Approx_adder_W32'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (3 designs)               /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/Approx_adder_W32.db, etc
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library)
                              /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/IBM/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  dw_foundation.sldb (library)
                              /mnt/vol_NFS_Zener/tools/synopsys/apps/syn/L-2016.03-SP3/libraries/syn/dw_foundation.sldb

Writing ddc file './db/DOUBLE/Approx_adder_LOALPL13_syn_unmapped.ddc'.
Using operating conditions 'tt_1p2v_25c' found in library 'scx3_cmos8rf_lpvt_tt_1p2v_25c'.
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)

#   Propagate Constraints from cell EIGHTLENGTH.ApproxAdd/ (LOA_LPL13_W16) #
 
****************************************
check_design summary:
Version:     L-2016.03-SP3
Date:        Sun Mar 12 17:20:45 2017
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Cells                                                               1
    Cells do not drive (LINT-1)                                     1
--------------------------------------------------------------------------------

Warning: In design 'Approx_adder_W32', cell 'B_2' does not drive any nets. (LINT-1)
Warning: The -timing_high_effort_script option is ignored.  (OPT-1342)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
Information: Retiming is enabled. SVF file must be used for formal verification. (OPT-1210)

Information: There are 1 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'Approx_adder_W32'

Loaded alib file '../alib-52/scx3_cmos8rf_lpvt_tt_1p2v_25c.db.alib'
Information: Ungrouping hierarchy EIGHTLENGTH.ApproxAdd before Pass 1 (OPT-776)
Information: Ungrouping 1 of 2 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'Approx_adder_W32'
 Implement Synthetic for 'Approx_adder_W32'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1TS' in the library 'scx3_cmos8rf_lpvt_tt_1p2v_25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'Approx_adder_W32'. (DDB-72)
  Mapping Optimization (Phase 1)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Mapping 'Approx_adder_W32_DP_OP_15J83_122_5831_2'

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08    3853.4      2.78      33.8       0.7                           5077.8618
    0:00:08    4324.3      1.05      10.0       1.1                           5847.8330
    0:00:08    4324.3      1.05      10.0       1.1                           5847.8330
    0:00:09    4324.3      1.05      10.0       1.1                           5847.8330

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:10    4477.0      0.00       0.0       1.0                           6133.2495
    0:00:10    4386.2      0.00       0.0       1.0                           5942.8203
    0:00:10    4386.2      0.00       0.0       1.0                           5942.8203
    0:00:10    4386.2      0.00       0.0       1.0                           5942.8203
    0:00:10    4386.2      0.00       0.0       1.0                           5942.8203
    0:00:10    4386.2      0.00       0.0       1.0                           5942.8203
    0:00:10    4386.2      0.00       0.0       1.0                           5942.8203
    0:00:10    4386.2      0.00       0.0       1.0                           5942.8203
    0:00:10    4386.2      0.00       0.0       1.0                           5942.8203
    0:00:10    4386.2      0.00       0.0       1.0                           5942.8203
    0:00:10    4386.2      0.00       0.0       1.0                           5942.8203
    0:00:10    4386.2      0.00       0.0       1.0                           5942.8203
    0:00:10    4386.2      0.00       0.0       1.0                           5942.8203
    0:00:10    4386.2      0.00       0.0       1.0                           5942.8203
    0:00:10    4386.2      0.00       0.0       1.0                           5942.8203
    0:00:10    4386.2      0.00       0.0       1.0                           5942.8203
    0:00:10    4386.2      0.00       0.0       1.0                           5942.8203
    0:00:10    4386.2      0.00       0.0       1.0                           5942.8203
    0:00:10    4386.2      0.00       0.0       1.0                           5942.8203
    0:00:10    4386.2      0.00       0.0       1.0                           5942.8203


  Beginning Design Rule Fixing  (max_fanout)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:10    4386.2      0.00       0.0       1.0                           5942.8203
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
    0:00:10    4383.4      0.00       0.0       0.0                           5917.9360
    0:00:10    4383.4      0.00       0.0       0.0                           5917.9360


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:10    4383.4      0.00       0.0       0.0                           5917.9360
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
    0:00:11    3543.8      0.00       0.0       0.0                           4629.0659
    0:00:11    3543.8      0.00       0.0       0.0                           4629.0659
    0:00:11    3543.8      0.00       0.0       0.0                           4629.0659
    0:00:11    3519.4      0.00       0.0       0.0                           4580.1416
    0:00:11    3519.4      0.00       0.0       0.0                           4580.1416
    0:00:11    3519.4      0.00       0.0       0.0                           4580.1416
    0:00:11    3519.4      0.00       0.0       0.0                           4580.1416
    0:00:11    3519.4      0.00       0.0       0.0                           4580.1416
    0:00:11    3519.4      0.00       0.0       0.0                           4580.1416
    0:00:11    3519.4      0.00       0.0       0.0                           4580.1416
    0:00:11    3519.4      0.00       0.0       0.0                           4580.1416
    0:00:11    3519.4      0.00       0.0       0.0                           4580.1416
    0:00:11    3519.4      0.00       0.0       0.0                           4580.1416
    0:00:11    3519.4      0.00       0.0       0.0                           4580.1416
    0:00:11    3519.4      0.00       0.0       0.0                           4580.1416
    0:00:11    3519.4      0.00       0.0       0.0                           4580.1416
    0:00:11    3519.4      0.00       0.0       0.0                           4580.1416
    0:00:11    3519.4      0.00       0.0       0.0                           4580.1416
    0:00:11    3519.4      0.00       0.0       0.0                           4580.1416
    0:00:11    3519.4      0.00       0.0       0.0                           4580.1416
    0:00:11    3519.4      0.00       0.0       0.0                           4580.1416
    0:00:11    3519.4      0.00       0.0       0.0                           4580.1416

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:11    3519.4      0.00       0.0       0.0                           4580.1416
    0:00:12    3267.4      0.00       0.0       0.0                           4179.3608
    0:00:12    3267.4      0.00       0.0       0.0                           4179.3608
    0:00:12    3267.4      0.00       0.0       0.0                           4179.3608
    0:00:12    3238.6      0.00       0.0       0.0                           4103.9272
    0:00:12    3202.6      0.00       0.0       0.0                           4052.7637
    0:00:12    3202.6      0.00       0.0       0.0                           4052.7637
    0:00:12    3202.6      0.00       0.0       0.0                           4052.7637
    0:00:12    3202.6      0.00       0.0       0.0                           4052.7637
    0:00:12    3061.4      0.00       0.0       0.0                           3831.5525
Loading db file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/IBM/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Writing verilog file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/db/DOUBLE/Approx_adder_LOALPL13_syn.v'.
Writing ddc file './db/DOUBLE/Approx_adder_LOALPL13_syn_mapped.ddc'.
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/db/DOUBLE/Approx_adder_LOALPL13_syn.sdf'. (WT-3)
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/simulacion_logica_sintesis/DOUBLE/Approx_adder_LOALPL13_syn.sdf'. (WT-3)

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...

Information: Checking unconstrained_endpoints...

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
Running PRESTO HDLC
Compiling source file ./source/Approx_adder.v
Presto compilation completed successfully.
Running PRESTO HDLC
Presto compilation completed successfully.
Warning: Overwriting design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/Approx_adder_W32.db'. (DDB-24)
Elaborated 1 design.
Current design is now 'Approx_adder_W32'.
Information: Building the design 'GeAr_N16_R6_P4'. (HDL-193)
Presto compilation completed successfully.

  Linking design 'Approx_adder_W32'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (3 designs)               /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/Approx_adder_W32.db, etc
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library)
                              /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/IBM/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  dw_foundation.sldb (library)
                              /mnt/vol_NFS_Zener/tools/synopsys/apps/syn/L-2016.03-SP3/libraries/syn/dw_foundation.sldb

Writing ddc file './db/DOUBLE/Approx_adder_GeArN16R6P4_syn_unmapped.ddc'.
Using operating conditions 'tt_1p2v_25c' found in library 'scx3_cmos8rf_lpvt_tt_1p2v_25c'.
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)

#   Propagate Constraints from cell EIGHTLENGTH.ApproxAdd/ (GeAr_N16_R6_P4) #
 
****************************************
check_design summary:
Version:     L-2016.03-SP3
Date:        Sun Mar 12 17:21:00 2017
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Cells                                                               1
    Cells do not drive (LINT-1)                                     1
--------------------------------------------------------------------------------

Warning: In design 'Approx_adder_W32', cell 'B_2' does not drive any nets. (LINT-1)
Warning: The -timing_high_effort_script option is ignored.  (OPT-1342)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
Information: Retiming is enabled. SVF file must be used for formal verification. (OPT-1210)

Information: There are 1 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'Approx_adder_W32'

Loaded alib file '../alib-52/scx3_cmos8rf_lpvt_tt_1p2v_25c.db.alib'
Information: Ungrouping hierarchy EIGHTLENGTH.ApproxAdd before Pass 1 (OPT-776)
Information: Ungrouping 1 of 2 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'Approx_adder_W32'
 Implement Synthetic for 'Approx_adder_W32'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1TS' in the library 'scx3_cmos8rf_lpvt_tt_1p2v_25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'Approx_adder_W32'. (DDB-72)
  Mapping Optimization (Phase 1)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Mapping 'Approx_adder_W32_DP_OP_15J84_122_4370_2'

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09    5716.8      1.95      23.8       0.9                           7252.5708
    0:00:09    6419.5      0.19       1.1       1.0                           8276.1152
    0:00:09    6419.5      0.19       1.1       1.0                           8276.1152
    0:00:10    6419.5      0.19       1.1       1.0                           8276.1152

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:11    6085.4      0.00       0.0       1.0                           7817.0269
    0:00:11    5950.1      0.00       0.0       1.0                           7542.5093
    0:00:11    5950.1      0.00       0.0       1.0                           7542.5093
    0:00:11    5950.1      0.00       0.0       1.0                           7542.5093
    0:00:11    5950.1      0.00       0.0       1.0                           7542.5093
    0:00:11    5950.1      0.00       0.0       1.0                           7542.5093
    0:00:11    5950.1      0.00       0.0       1.0                           7542.5093
    0:00:11    5950.1      0.00       0.0       1.0                           7542.5093
    0:00:11    5950.1      0.00       0.0       1.0                           7542.5093
    0:00:11    5950.1      0.00       0.0       1.0                           7542.5093
    0:00:11    5950.1      0.00       0.0       1.0                           7542.5093
    0:00:11    5950.1      0.00       0.0       1.0                           7542.5093
    0:00:11    5950.1      0.00       0.0       1.0                           7542.5093
    0:00:11    5950.1      0.00       0.0       1.0                           7542.5093
    0:00:11    5950.1      0.00       0.0       1.0                           7542.5093
    0:00:11    5950.1      0.00       0.0       1.0                           7542.5093
    0:00:11    5950.1      0.00       0.0       1.0                           7542.5093
    0:00:11    5950.1      0.00       0.0       1.0                           7542.5093
    0:00:11    5950.1      0.00       0.0       1.0                           7542.5093
    0:00:11    5950.1      0.00       0.0       1.0                           7542.5093


  Beginning Design Rule Fixing  (max_fanout)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:11    5950.1      0.00       0.0       1.0                           7542.5093
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
    0:00:11    5872.3      0.00       0.0       0.0                           7422.6816
    0:00:11    5872.3      0.00       0.0       0.0                           7422.6816


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:11    5872.3      0.00       0.0       0.0                           7422.6816
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
    0:00:12    5107.7      0.00       0.0       0.0                           6298.6733
    0:00:12    5107.7      0.00       0.0       0.0                           6298.6733
    0:00:12    5107.7      0.00       0.0       0.0                           6298.6733
    0:00:12    5064.5      0.00       0.0       0.0                           6212.1968
    0:00:12    5064.5      0.00       0.0       0.0                           6212.1968
    0:00:12    5064.5      0.00       0.0       0.0                           6212.1968
    0:00:12    5064.5      0.00       0.0       0.0                           6212.1968
    0:00:12    5064.5      0.00       0.0       0.0                           6212.1968
    0:00:12    5064.5      0.00       0.0       0.0                           6212.1968
    0:00:12    5064.5      0.00       0.0       0.0                           6212.1968
    0:00:12    5064.5      0.00       0.0       0.0                           6212.1968
    0:00:12    5064.5      0.00       0.0       0.0                           6212.1968
    0:00:12    5064.5      0.00       0.0       0.0                           6212.1968
    0:00:12    5064.5      0.00       0.0       0.0                           6212.1968
    0:00:12    5064.5      0.00       0.0       0.0                           6212.1968
    0:00:12    5064.5      0.00       0.0       0.0                           6212.1968
    0:00:12    5064.5      0.00       0.0       0.0                           6212.1968
    0:00:12    5064.5      0.00       0.0       0.0                           6212.1968
    0:00:12    5064.5      0.00       0.0       0.0                           6212.1968
    0:00:12    5064.5      0.00       0.0       0.0                           6212.1968
    0:00:12    5064.5      0.00       0.0       0.0                           6212.1968
    0:00:12    5064.5      0.00       0.0       0.0                           6212.1968

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:12    5064.5      0.00       0.0       0.0                           6212.1968
    0:00:12    4763.5      0.00       0.0       0.0                           5818.4316
    0:00:12    4763.5      0.00       0.0       0.0                           5818.4316
    0:00:12    4763.5      0.00       0.0       0.0                           5818.4316
    0:00:13    4700.2      0.00       0.0       0.0                           5684.7334
    0:00:13    4681.4      0.00       0.0       0.0                           5652.9526
    0:00:13    4681.4      0.00       0.0       0.0                           5652.9526
    0:00:13    4681.4      0.00       0.0       0.0                           5652.9526
    0:00:13    4681.4      0.00       0.0       0.0                           5652.9526
    0:00:13    4432.3      0.00       0.0       0.0                           5258.8486
Loading db file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/IBM/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Writing verilog file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/db/DOUBLE/Approx_adder_GeArN16R6P4_syn.v'.
Writing ddc file './db/DOUBLE/Approx_adder_GeArN16R6P4_syn_mapped.ddc'.
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/front_end/db/DOUBLE/Approx_adder_GeArN16R6P4_syn.sdf'. (WT-3)
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Aprox-Life/add_approx_flow/integracion_fisica/simulacion_logica_sintesis/DOUBLE/Approx_adder_GeArN16R6P4_syn.sdf'. (WT-3)

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...

Information: Checking unconstrained_endpoints...

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
