\hypertarget{class_simulator_1_1_d_d_r_channel_1_1_i_callback}{\section{Simulator\+:\+:D\+D\+R\+Channel\+:\+:I\+Callback Class Reference}
\label{class_simulator_1_1_d_d_r_channel_1_1_i_callback}\index{Simulator\+::\+D\+D\+R\+Channel\+::\+I\+Callback@{Simulator\+::\+D\+D\+R\+Channel\+::\+I\+Callback}}
}


{\ttfamily \#include $<$D\+D\+R.\+h$>$}

Inheritance diagram for Simulator\+:\+:D\+D\+R\+Channel\+:\+:I\+Callback\+:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=1.728395cm]{class_simulator_1_1_d_d_r_channel_1_1_i_callback}
\end{center}
\end{figure}
\subsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
virtual bool \hyperlink{class_simulator_1_1_d_d_r_channel_1_1_i_callback_a2782fe111ea6a02b44216d1b654c9425}{On\+Read\+Completed} ()=0
\item 
virtual \hyperlink{class_simulator_1_1_d_d_r_channel_1_1_i_callback_a7613e882433ff328d9cae5d1051082dc}{$\sim$\+I\+Callback} ()
\end{DoxyCompactItemize}


\subsection{Constructor \& Destructor Documentation}
\hypertarget{class_simulator_1_1_d_d_r_channel_1_1_i_callback_a7613e882433ff328d9cae5d1051082dc}{\index{Simulator\+::\+D\+D\+R\+Channel\+::\+I\+Callback@{Simulator\+::\+D\+D\+R\+Channel\+::\+I\+Callback}!````~I\+Callback@{$\sim$\+I\+Callback}}
\index{````~I\+Callback@{$\sim$\+I\+Callback}!Simulator\+::\+D\+D\+R\+Channel\+::\+I\+Callback@{Simulator\+::\+D\+D\+R\+Channel\+::\+I\+Callback}}
\subsubsection[{$\sim$\+I\+Callback}]{\setlength{\rightskip}{0pt plus 5cm}virtual Simulator\+::\+D\+D\+R\+Channel\+::\+I\+Callback\+::$\sim$\+I\+Callback (
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [virtual]}}}\label{class_simulator_1_1_d_d_r_channel_1_1_i_callback_a7613e882433ff328d9cae5d1051082dc}


\subsection{Member Function Documentation}
\hypertarget{class_simulator_1_1_d_d_r_channel_1_1_i_callback_a2782fe111ea6a02b44216d1b654c9425}{\index{Simulator\+::\+D\+D\+R\+Channel\+::\+I\+Callback@{Simulator\+::\+D\+D\+R\+Channel\+::\+I\+Callback}!On\+Read\+Completed@{On\+Read\+Completed}}
\index{On\+Read\+Completed@{On\+Read\+Completed}!Simulator\+::\+D\+D\+R\+Channel\+::\+I\+Callback@{Simulator\+::\+D\+D\+R\+Channel\+::\+I\+Callback}}
\subsubsection[{On\+Read\+Completed}]{\setlength{\rightskip}{0pt plus 5cm}virtual bool Simulator\+::\+D\+D\+R\+Channel\+::\+I\+Callback\+::\+On\+Read\+Completed (
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [pure virtual]}}}\label{class_simulator_1_1_d_d_r_channel_1_1_i_callback_a2782fe111ea6a02b44216d1b654c9425}


Implemented in \hyperlink{class_simulator_1_1_d_d_r_memory_1_1_interface_aa8e3244f424ea0a40095cba865a778f3}{Simulator\+::\+D\+D\+R\+Memory\+::\+Interface}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
arch/mem/\hyperlink{_d_d_r_8h}{D\+D\+R.\+h}\end{DoxyCompactItemize}
