# SIS-script
Project created for the course Computer Architecture in university of Verona. It supervises a motor status.

For the complete project description check https://github.com/HighSoftWare96/SIS-script/RelazioneElaborato_Ultimo.pdf (in italian).

SIS (from UC Berkeley University) simulates the design of an integrated circuit of type FSM (Finite State Machine) and / or DATAPATH.
