// Seed: 3573718641
module module_0;
  initial id_1 <= id_1;
  assign module_1.id_17 = 0;
endmodule
module module_1 (
    output uwire id_0,
    output wor id_1,
    input supply1 id_2,
    input tri id_3,
    output wor id_4,
    input tri0 id_5,
    input supply1 id_6,
    input tri1 id_7,
    input wand id_8,
    output uwire id_9,
    input tri1 id_10,
    output supply1 id_11,
    input wand id_12,
    output wor id_13,
    input supply0 id_14,
    input wand id_15
);
  integer id_17 = -1;
  assign id_0 = id_2;
  assign id_4 = 1;
  module_0 modCall_1 ();
endmodule
