================================================================================ 
Commit: 447f9e17cd3ca37db859538584cd8fddf1660af2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 19:28:34 2019 -0700 
-------------------------------------------------------------------------------- 
Auto-Gen File sync

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
ClientOneSiliconPkg/SystemAgent/IncludePrivate/SaNvsAreaDef.h
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
TigerLakeBoardPkg/Include/PlatformNvsAreaDef.h
TigerLakeFspBinPkg/Fsp.bsf
TigerLakeFspBinPkg/Include/FspmUpd.h
TigerLakeFspBinPkg/Include/FspsUpd.h

================================================================================ 
Commit: 4fe0bde56f73249a759759057027ddae749ca0f1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 19:19:16 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Sun Sep 1 09:26:39 2019 -0700
Original commit date: Sun Sep 1 09:26:39 2019 -0700
Original commit hash: 012793bd664db2617350af8369a4d237b7c6d631

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: e7a0b0d943885a232c76ef73f3ae2361a9b9ca35 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 19:19:11 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit WeeklyUpdate_FSP/RC CI

Sun Sep 1 09:13:44 2019 -0700
Original commit date: Sun Sep 1 09:13:44 2019 -0700
Original commit hash: 311905851562345381189a989355cf32a5cf0073

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 06c8f10d241c7299dae58bb10d231a1b9cdacf08 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 19:19:07 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Sun Sep 1 09:07:00 2019 -0700
Original commit date: Sun Sep 1 09:07:00 2019 -0700
Original commit hash: b6216e41e17d48047b1a7e4697ea914ad3746528

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 17064100d18a888fb055ca10871435a0477705a6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 19:18:03 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Sat Aug 31 09:19:04 2019 -0700
Original commit date: Sat Aug 31 09:19:04 2019 -0700
Original commit hash: 4d78a7b9e8c599a6da9bda0ba3709f0deaba004e

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a1a2b0a3bc644625644287279c0086b72285d846 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 19:18:00 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Sat Aug 31 09:07:32 2019 -0700
Original commit date: Sat Aug 31 09:07:32 2019 -0700
Original commit hash: 233e743c02b0218f092d5df2303de4e4982d9fb4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 7cf498a28b77d98bc6c616e5d44837b77111d53e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 19:17:55 2019 -0700 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg: [TGL] FV size reduction

1.Selective use of PeiDebugLibDebugServicein PEIM and BaseDebugLibAllDebugPort in PEI_CORE/DXE_CORE.
2.Align PcdFixedDebugPrintErrorLevel as PcdDebugPrintErrorLevel.

Hsd-es-id: https://hsdes.intel.com/appstore/article/#/1507386568
Original commit date: Fri Aug 30 23:42:54 2019 +0800
Change-Id: I3a53082a93e76a4bf275f52865a0b3faa724eec0
Original commit hash: 8d89b96d2df0200225976170fc2d3e7fb1785a1c

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakeBoardPkg/BoardPkgPcd.dsc

================================================================================ 
Commit: ab6179c01d7ce20fbae4383deb6ea662d81c3a78 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 19:17:51 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Sat Aug 31 01:25:21 2019 -0700
Original commit date: Sat Aug 31 01:25:21 2019 -0700
Original commit hash: f89f55460cfacaabc20cf0dfd328a8687bf26969

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 7b57569c9ffd651e7955ac931a0e59ccc3dfc372 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 19:17:38 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Fri Aug 30 22:51:25 2019 -0700
Original commit date: Fri Aug 30 22:51:25 2019 -0700
Original commit hash: f30e9c8139b8042b95982510ec9adea1a556f509

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 42a0fe71bb42e077880b8a4b72c44accdddcf325 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 19:17:20 2019 -0700 
-------------------------------------------------------------------------------- 
BGUP update fails with FSP2_1 based BGUP binary

Replaced correct variable to get Bios size for Dispatch mode

Hsd-es-id: 1607662631
Original commit date: Thu Aug 29 13:12:14 2019 -0700
Change-Id: I5bafc8d15b814be3ed3bcf3641e3a208042a6f4f
Original commit hash: 64985a975964a53641a71ece4a95e899929fe39f

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c

================================================================================ 
Commit: 6b2d19f22ed36a757736c1682a5f25a36086dacf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 19:16:28 2019 -0700 
-------------------------------------------------------------------------------- 
[Part9] DPTF BIOS Dependency Reduction [TigerLake, RocketLake, AlderLake, JasperLake]

Removing Storage participant from BIOS.

Hsd-es-id: 2206899817
Original commit date: Wed Jun 26 15:48:21 2019 -0700
Change-Id: I35ed298a0acc467fb00597d25e3fbe7c1c174245
Original commit hash: 45d0db8cb26777ab5059d9b9e7670de3bc293882

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Dptf.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/DptfTriggerEvent.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Sds/DptfSds.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Sds/Trt.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/StrgParticipant1.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/StrgParticipant2.asl
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/DxeAcpiGnvsInitLib/DxeAcpiGnvsInitLib.c
TigerLakePlatSamplePkg/Setup/PlatformSetup.hfr
TigerLakePlatSamplePkg/Setup/PlatformSetup.uni

================================================================================ 
Commit: 7aa1215e05fa8f599b95200d1e22cce4dcfd51cd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 19:16:15 2019 -0700 
-------------------------------------------------------------------------------- 
RKL External - FSP Wrapper and External - EDK II Builds are Failing

-Edit to RocketLakeFspPkg.dsc to resolve missing !endif issue
-Removing InternalOnly Tags in BAT files for building RocketLake
-Edit to SaSetup.uni for RocketLake MRC
-Removing Restricted Tags from RocketLake code in ClientOneSiliconPkg

Hsd-es-id: 2208237389
Original commit date: Thu Aug 22 14:58:58 2019 -0700
Change-Id: If9d9c79da93ce040ccf2991b3157ea60900c50e6
Original commit hash: 1058798a5d5d676150f725f03bb03da2de11b4e1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/CpuRegs.h
ClientOneSiliconPkg/Cpu/Include/Library/CpuPlatformLib.h
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiDxeSmmCpuCommonLib/CpuCommonLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/Common/CpuRegs.h
ClientOneSiliconPkg/SystemAgent/Library/PeiDxeSmmSaPlatformLib/SaPlatformLibrary.c
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInit.c

================================================================================ 
Commit: 54125dc3f78d949e9d6ca328a36f83f74bfb858e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 19:16:05 2019 -0700 
-------------------------------------------------------------------------------- 
[JSL] Workaround to fix boot regression in JasperLakeplus, caused by
 review - https://git-amr-7.devtools.intel.com/gerrit/56962.
 SaNvs is moved to Dsdt from Ssdt in C1S and this is causing
 Boot regression issue in jasperlake project.
 Keeping W/A because it is blocking critical PO release - JSL.
 Will remove this WA after proper fix.
UnitTest: Able to boot on RVP after this change.

Original commit date: Thu Aug 29 17:28:10 2019 +0530
Change-Id: I99252abd97075253e64e07fd4268137ade211d09
Original commit hash: fd125bad7295ef64611c5a3500e355eb11935873

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/Sa.asl
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaAcpi.c

================================================================================ 
Commit: 9b5d3eab0ec07c676b5a865483a38a36df6a5baa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 19:15:53 2019 -0700 
-------------------------------------------------------------------------------- 
Build batch should support fspapi parameter for FSP API mode.

Going forward FSP Dispatch mode will be default mode so there
should be a build command to build FSP API mode for validation.

Hsd-es-id: 1507352958
Original commit date: Wed Aug 28 17:31:56 2019 +0800
Change-Id: I2c98deb8a0bb20f220839df860e0e6f26ace650f
Original commit hash: 6462cd07c61dfe9c62d089c4e832326b328774e0

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/prep.bat

================================================================================ 
Commit: a458799910846a0220c64a0a62b0985d78d27154 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 19:15:46 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL][SA]Remove old PCIe/DMI IP Silicon code
Removed the restricted tag around the CpuPcieSmm which was kept earlier for initial implementation.
Removed the CpuPcie from SaPlatform
Hsd-es-id:  1607425624

Original commit date: Wed Aug 28 15:54:48 2019 +0530
Change-Id: I8975729c8f1a61f46fb6d6c8eeabc602e594e02c
Original commit hash: 6443f4f8babe0f47b989dae88dce2da8415cc6eb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/Include/Library/CpuPcieInfoLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoLib/CpuPcieInfoLibTgl.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoLib/PeiDxeSmmCpuPcieInfoLibTgl.inf
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PeiDxeSmmPsfLibVer1.inf
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PeiDxeSmmPsfLibVer2.inf
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLib.c
ClientOneSiliconPkg/SystemAgent/Include/Library/SaPlatformLib.h
ClientOneSiliconPkg/SystemAgent/Library/PeiDxeSmmSaPlatformLib/SaPlatformLibrary.c
ClientOneSiliconPkg/SystemAgent/SaInit/Smm/SaLateInitSmm.c
TigerLakeFspPkg/TigerLakeFspPkg.dsc

================================================================================ 
Commit: a441649cd94a7def0be0e898a9c4fd89b120b0ce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 19:15:37 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Fri Aug 30 01:26:21 2019 -0700
Original commit date: Fri Aug 30 01:26:21 2019 -0700
Original commit hash: 4aba3cfa1740a3a4fdc573ed531617526930a410

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 32c8d99220b3212e8a1925d9318c5fd2e507a72a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 19:15:23 2019 -0700 
-------------------------------------------------------------------------------- 
Move HdAudio initialization to Pre-mem

Fixed PeiGraphicsInitLib.c assert hang.

Hsd-es-id: 1607289546
Original commit date: Thu Aug 29 14:39:19 2019 +0200
Change-Id: Iea3cfb8d7f1a73779326f36aec2bee2bdf899933
Original commit hash: e15e8f242cfa72bce4f094178eb8e6b169863d9e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen11/PeiGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen11/PeiGraphicsInitLib.inf

================================================================================ 
Commit: 620946771c6c5cf701a90e1588b5680338f23228 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 19:14:35 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Aug 29 23:36:07 2019 +0000
Original commit date: Thu Aug 29 23:36:07 2019 +0000
Original commit hash: 400f4071ad58d536d61cb1118fa0570129776126

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 521f0863b2ce5e067810b15bc3eb0211015b7f02 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 19:14:31 2019 -0700 
-------------------------------------------------------------------------------- 
TGL Y LP4 EXS ERB BOM ID change request

Removed support for TGL-Y ERB board and reused the board id for TGL-H-EXS support

Hsd-es-id: 1607240753

Original commit date: Wed Aug 28 15:35:40 2019 -0700
Change-Id: Ie3e69c54fed396e4c9331f932227213c82cc2fd4
Original commit hash: b380bee29cf7f7d546d4e2cdc4c2097ab6751859

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/Common/PlatformBoardId.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcOemPlatform.c
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakeBoardPkg/Include/PlatformBoardId.h
TigerLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/BoardSaConfigPreMem.h
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PchUsbOcMappingTable.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiDetect.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
TigerLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiSaPolicyBoardConfig.c

================================================================================ 
Commit: 33a68567079e8e8861d2182637bfa78acb894c8c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 19:13:51 2019 -0700 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg/bld.bat: Add build check on FV Firmware Binaries offset setting

Startup ACM has 128KB alignment requirement.
The module has 128KB alignment option in FDF which is based on FV base address,
so Firmware Binaries FV base absolute address needs to meet 128KB alignment as well.
It will break system boot otherwise.
This commit adds quick check in bld script to capture the requirement violation
in build process. This is for internal use only.

Hsd-es-id: 2208260914
Original commit date: Wed Aug 28 03:54:46 2019 -0700
Change-Id: I50fb7b1ce6c67c1696de389c25c0e8b822f47504
Original commit hash: 23111a8e0b4100c319792b073ccbb39f8c6f076a

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf
TigerLakeBoardPkg/Include/Fdf/FlashMapIncludeEdk.fdf
TigerLakeBoardPkg/bld.bat
TigerLakeBoardPkg/postbuild.bat

================================================================================ 
Commit: 6d8f7656bcf779a39c584e4687718a23e50514ef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 19:13:21 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Thu Aug 29 09:08:14 2019 -0700
Original commit date: Thu Aug 29 09:08:14 2019 -0700
Original commit hash: b5ab59184c0db755961d8b7f40f2367d373e3fc7

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 583962ec761571f45fc796137a411f30e4030ec2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 19:13:18 2019 -0700 
-------------------------------------------------------------------------------- 
[JSL+] Adding 172.8 Mhz CD clock support in BIOS

Hsd-es-id: 1607666672
Original commit date: Mon Aug 12 12:06:40 2019 +0530
Change-Id: I2ca15c9fb3a78c55000ea79ce73387139ab1ee85
Original commit hash: 7cf399c96b97dcde9ff91ffd12b222a9b0754369

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Graphics/Gen11/GraphicsConfig.h
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen11/PeiDisplayInitLib.c

================================================================================ 
Commit: a840c86dcad108f285f70d9ca3d34a8a69227aca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 19:12:33 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL-A0][PO] PCIE Power enable and Reset GPIOs are different for Pcie4 on M.2 /x4 slot

There is an ask to handle different GPIOs for M.2 vs x4 slot using BIOS setup option, he BIOS menu will need a Knob to select CEM vs M2 for System Agent PCIE Configuration Slot option.

Hsd-es-id:2208075554

Original commit date: Tue Aug 27 14:09:17 2019 +0530
Change-Id: I41aa02de459ccb6a5a28029e10a66a7dadb52cdc
Original commit hash: 1d43ea7219e32d6e46025a9df2c87bf62e0563a1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/CpuPcieConfig.h
ClientOneSiliconPkg/Include/CpuPcieHob.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaAcpi.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.inf
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxeFsp.inf
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxeJsp.inf
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3PcieSsdStorage.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglURvpRtd3.asl
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
TigerLakeFspPkg/Upd/FspsUpd.dsc
TigerLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
TigerLakePlatSamplePkg/Features/Pep/AcpiTables/PepPcieSsd.asl
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
TigerLakePlatSamplePkg/Setup/SaSetup.hfr
TigerLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: d587ff44e270bbfb21d2795c22931961f8bb820a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 19:12:25 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Aug 29 09:42:38 2019 +0000
Original commit date: Thu Aug 29 09:42:38 2019 +0000
Original commit hash: 01ad4da183dec4d13d815fb86b5412f28fceb962

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a512a2fa8ddfbec9f5921ffd5f0edef60de06408 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 19:12:18 2019 -0700 
-------------------------------------------------------------------------------- 
[TCSS] Move TCSS related register header files from Include to IncludePrivate folder

According to silicon design, the register header files should be private data

Hsd-es-id: 1607594998
Original commit date: Fri Aug 16 13:40:39 2019 +0800
Change-Id: I615d0273287bc2c3b76dd94c19304af3181d5566
Original commit hash: 5fdcca125a11b2119f88da58f0e115031c85b26e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/RklCpu/Include/TcssInfo.h
ClientOneSiliconPkg/Fru/RklCpu/IncludePrivate/Register/CpuUsbRegs.h
ClientOneSiliconPkg/Fru/RklCpu/IncludePrivate/Register/HostDmaRegs.h
ClientOneSiliconPkg/Fru/RklCpu/IncludePrivate/Register/IomRegs.h
ClientOneSiliconPkg/Fru/RklCpu/IncludePrivate/Register/ItbtPcieRegs.h
ClientOneSiliconPkg/Fru/TglCpu/Include/TcssInfo.h
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/CpuUsbRegs.h
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/HostDmaRegs.h
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/IomRegs.h
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/ItbtPcieRegs.h
ClientOneSiliconPkg/Fru/TglCpu/Vtd/LibraryPrivate/DxeVtdInitLib/DxeVtdInitFruLib.c
ClientOneSiliconPkg/Include/ConfigBlock/Tbt/DxeITbtConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Tbt/PeiITbtConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Tcss/TcssPeiConfig.h
ClientOneSiliconPkg/Include/DmaRemappingTable.h
ClientOneSiliconPkg/Include/ITbtInfoHob.h
ClientOneSiliconPkg/Include/Library/TcssInfoLib.h
ClientOneSiliconPkg/Include/TcssDataHob.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/Library/PeiDxeSmmItbtPcieRpLib/ItbtPcieRpLib.c
ClientOneSiliconPkg/IpBlock/Tbt/Library/PeiDxeSmmTbtCommonLib/TbtCommonLib.c
ClientOneSiliconPkg/IpBlock/Tbt/Library/PeiITbtPolicyLib/PeiITbtPolicyLib.c
ClientOneSiliconPkg/IpBlock/Tbt/LibraryPrivate/PeiITbtInitLib/PeiITbtInitLib.c
ClientOneSiliconPkg/IpBlock/Tcss/Library/PeiDxeSmmTcssInfoLib/TcssInfoLib.c
ClientOneSiliconPkg/IpBlock/Tcss/Library/PeiDxeSmmTcssInfoLib/TcssInfoLib.inf
ClientOneSiliconPkg/IpBlock/Tcss/Library/PeiDxeSmmTcssInfoLibNull/TcssInfoLibNull.c
ClientOneSiliconPkg/IpBlock/Tcss/Library/PeiDxeSmmTcssInfoLibNull/TcssInfoLibNull.inf
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/DxeTcssInitLib/DxeTcssInit.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssInitLib/TcssInit.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssPolicyLib/PeiTcssPolicyLib.c
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdInitLib/PeiVtdInitLib.c
ClientOneSiliconPkg/Product/RocketLake/SiPkgCommonLib.dsc
ClientOneSiliconPkg/Product/TigerLake/SiPkgCommonLib.dsc
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiTbtPolicyUpdate.c
TigerLakeFspPkg/TigerLakeFspPkg.dsc
TigerLakeOpenBoardPkg/FspWrapper/Library/PeiSiliconPolicyUpdateLibFsp/PeiPchPolicyUpdatePostMem.c
TigerLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/HstiIhvDxe.h
TigerLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/IntegratedDeviceDmaProtection.c
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiSaPolicyBoardConfig.c
TigerLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlug.c
TigerLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlug.inf
TigerLakePlatSamplePkg/Platform/PciPlatform/Dxe/PciPlatform.c
TigerLakePlatSamplePkg/Platform/PciPlatform/Dxe/PciPlatform.h
TigerLakePlatSamplePkg/Platform/PciPlatform/Dxe/PciPlatform.inf
TigerLakePlatSamplePkg/Setup/TbtSetup.c

================================================================================ 
Commit: f2a66e6071c3541748d0d08dc5f5ed4d4c67ee2b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 19:12:07 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Thu Aug 29 01:26:53 2019 -0700
Original commit date: Thu Aug 29 01:26:53 2019 -0700
Original commit hash: fc7a8f631cdc4e337e331e7f85c5c8c1af1cd49c

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: d55a751eada3fc7010360ffbc5d0bf4e5084b99b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 19:12:00 2019 -0700 
-------------------------------------------------------------------------------- 
Flexible CSME manufacturing flow

Changed manufacturing mode detection for certain features.
Implemented WriteToSpi Heci message

Original commit date: Thu Aug 8 12:58:32 2019 +0200
Change-Id: I467dee65c99a040b074bdecb6ea7143086c68d0a
Original commit hash: 6a79fef600227b73359353e1bd85aed0847bec53

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c
ClientOneSiliconPkg/Include/Library/DxeMeLib.h
ClientOneSiliconPkg/Include/MkhiMsgs.h
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/HeciMsgDxeLib.c
TigerLakePlatSamplePkg/Features/LifeCycleState/LifeCycleState.c
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c

================================================================================ 
Commit: 1776092e3c881b985ca9268e1b6dfe11965b406f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 19:11:56 2019 -0700 
-------------------------------------------------------------------------------- 
Green H Violations in ClientOneSiliconPkg (Package)

 Cut off the association that violation with ClientOneSiliconPkg.

Hsd-es-id: 2207017263
Original commit date: Tue Aug 20 11:39:42 2019 +0800
Change-Id: I7995b1253392a85572d0a580eb85987abb9d8e35
Original commit hash: 5555e213117d692ea429dbf76bc280cf270c8ea6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsPolicyLibGen9/PeiGraphicsPolicyLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFspRkl.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoPolicyLib/PeiSerialIoPolicyLib.inf
ClientOneSiliconPkg/Library/PlatformSecLib/PlatformSecLib.inf

================================================================================ 
Commit: bbb1617a01a0a2dd1ad73cbf3d6316e58f33dc29 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 19:11:17 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Aug 29 03:32:15 2019 +0000
Original commit date: Thu Aug 29 03:32:15 2019 +0000
Original commit hash: 62abac6b45fa5477dce5a0659e5a17d17fa49eaa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b93f9ac1559c7a2aa29b8f7af40be5b75566aca9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 19:11:10 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: [TGL][MRC] Sync up Full BIOS setup options

Added new BIOS options to match MrcSetup.c as well as matching option defaults
MRC verison updated to 0.3.2.0

Hsd-es-id: none
Original commit date: Wed Aug 28 18:21:43 2019 -0700
Change-Id: Ifbc9548db55a0ffe645f96c510a34634e9586536
Original commit hash: ecc86652c6d10ea69742bb1345a0feb6d5faeb29

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
TigerLakeBoardPkg/TigerLakeUBoards/Include/TigerLakeUBoardConfigPatchTable.h
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Setup/SaSetup.hfr
TigerLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 1ab58389e207de3f042de185862ae3deb60874c4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 19:10:50 2019 -0700 
-------------------------------------------------------------------------------- 
[ADL] adding check for PCH-S in Sata lib

moving the definition of IsPchS() to the common PchInitLib to be used by common modules and ading that check in Sata library.

Hsd-es-id: 1409220727

Original commit date: Wed Aug 28 14:13:11 2019 -0700
Change-Id: I4a92e543a0d843f0620f2a027e3e42f610cd3b81
Original commit hash: b70a5bd5b96a4b90c3b10c2b3ede6251de30b43f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Sata/Library/PeiDxeSmmSataLib/SataLibVer2.c
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLib.c
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibAdl.c

================================================================================ 
Commit: ebbf504ebc75e82e982be4aa9c4cbc262c95d02f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 19:10:44 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: [TGP A3] [IPM] Sata clockreq asserted during platform in S0i2.1

SATA BWG update.
Removal of step 4 in the SATA Controller Disabling flow is applicable for TGP_LP, TGP_H, ADP_S, ADP_LP and onward.

Hsd-es-id: 1409851777
Original commit date: Fri Aug 23 12:52:27 2019 -0700
Change-Id: Ibfe680f8cc9a8cecfa9e693a8477ca29d1025d62
Original commit hash: fc9beef0a0b92455935c205c4e95c37d990cf347

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataLib/PeiSataLib.c
ClientOneSiliconPkg/Pch/Include/Library/PchInfoLib.h
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibAdl.c
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibEbg.c
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibIcl.c
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibJsl.c
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibTgl.c

================================================================================ 
Commit: 137ae0c8d48d695ba7364878a17726b4f6752a6b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 19:10:25 2019 -0700 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg/TigerLakeHBoards : Fix duplicated FILE_GUID

TigerLakeHBoards libraries have duplicated FILE_GUID
with TigerLakeUBoards libraries.
This commit has the new FILE_GUIDs.

Hsd-es-id: 2208257253
Original commit date: Tue Aug 27 16:17:03 2019 -0700
Change-Id: Ic4d98944e226a586d645eeb6de1568e7929ec72e
Original commit hash: 004ce83f10553e25529e9ca989567178a08cd247

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardAcpiLib/BaseMultiBoardAcpiSupportLib.inf
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf

================================================================================ 
Commit: 39df4bec32d0f8cbb0a668d7e90c8cc0d34bd0e8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 19:09:49 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL][IOTG]TigerLakePlatSamplePkg\Setup: Remove restricted flag for IEH setup option

IEH mode is disabled by default in CCG and it is under restricted flag.
This change is to enable the code for IOTG to enable IEH mode

Hsd-es-id: 1409430447
Original commit date: Wed Aug 14 08:16:46 2019 +0800
Change-Id: I2361174db4270af700e555551ea48dcd365ec1ee
Original commit hash: ca485e30e8803b357b69b0395e641e133beadca3

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: cc2a95de8ba72d15132c3e78815df76fe621554a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 19:09:39 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Wed Aug 28 09:07:35 2019 -0700
Original commit date: Wed Aug 28 09:07:35 2019 -0700
Original commit hash: 0c1992e0a2dc7de2dfcf889f50cbbf54d643f013

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f1fda0ed360910d0b37e8f95e01f1a61ca904602 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 19:09:33 2019 -0700 
-------------------------------------------------------------------------------- 
ChasmFalls[TGL]: Fix 56099 causes BiosGuard Assert in POST

Hsd-es-id: 1507171905
Original commit date: Wed Aug 28 18:21:01 2019 +0800
Change-Id: Ibd140fca8ddad7ab9005ff4623574b16ec858bce
Original commit hash: d9edd2da91d4fbf36dc935bcb56ac51b23be3518

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Include/Fdf/FlashMapEmbeddedIncludeEdk.fdf
TigerLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf

================================================================================ 
Commit: 00903971b3c5d1cfcacc2eef96fd82ff2dd8c786 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 19:09:15 2019 -0700 
-------------------------------------------------------------------------------- 
Move HdAudio initialization to Pre-mem

Hd Audio controller and DSP subsystem should be initialized before any access to Sndw codecs.
HdAudio init is called on the beggining of PreMem phase. Part of HdAudio config options were moved to PreMem Config.

Topic of the patch series:
PC Beep support for SoundWire Interface from BIOS

Hsd-es-id: 1607289546
Original commit date: Fri Aug 16 13:31:29 2019 +0200
Change-Id: I0bb2b2a82c1b3ba20a756eb794ca38d21a7e4cbd
Original commit hash: df71ebc622628650d0771b6d3e8c9a397e607eb9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Hda/HdAudioConfig.h
ClientOneSiliconPkg/IpBlock/Hda/IncludePrivate/Library/PeiHdaInitLib.h
ClientOneSiliconPkg/IpBlock/Hda/IncludePrivate/Register/HdaRegs.h
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaInitLib/PeiHdaInitLib.c
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaPolicyLib/PeiHdaPolicyLib.c
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaPolicyLib/PeiHdaPreMemPolicyLib.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchHobs.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInit.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInitPreMem.c
ClientOneSiliconPkg/Product/RocketLake/SiInit/Pei/SiInit.c
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInit.c
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiPchPolicyUpdatePreMem.c
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakeFspPkg/Upd/FspsUpd.dsc
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdatePreMem.c

================================================================================ 
Commit: 67885f4398b348e5edc1c7878c03bc0cd06d5afb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 19:09:04 2019 -0700 
-------------------------------------------------------------------------------- 
[TCSS] Enable TC cold capability and request bit once prior to boot to OS if all TCSS devices are disabled.

An architecture design gap of TCSS D3 cold requirement is established on top of ACPI requirement
Add a solution which is from ICL platform to TGL platform.

Hsd-es-id: 2208206247
Original commit date: Fri Aug 23 10:18:15 2019 +0800
Change-Id: I248f734375a50fa968e5683ef4bf117bb686ca7e
Original commit hash: 3857a0d97cda884db34c954845dc7b73f7fa2d94

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/Include/Register/IomRegs.h
ClientOneSiliconPkg/Fru/TglCpu/Include/Register/SaRegsHostBridge.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.inf
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssInitLib/TcssInit.c
ClientOneSiliconPkg/Product/RocketLake/SiPkgPeiLib.dsc

================================================================================ 
Commit: ca40e731b342a1f99fc431ded77fb4f7e0fd6803 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 19:08:54 2019 -0700 
-------------------------------------------------------------------------------- 
Title: [1507378689] Syncup some asl code changes to match ACPI spec rule - to TGL

Resolution:  ICL Commit ID: accfffb173de1cf9a79af4a0db9385267fb8111a
             Syncup some asl code changes from ICL to match ACPI spec rule.
             Check and modify arguments/return value to match Spec.

Hsd-es-id: 1507378689
Original commit date: Tue Aug 27 19:01:42 2019 +0800
Change-Id: Ic564ca9dd9960e3d1991754a377b658529ac2878
Original commit hash: 62847ace25f1caa9f02f91fe034f41c17b44b759

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/PcieDock.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/SpiFingerprint.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/B0d4Participant.asl

================================================================================ 
Commit: f8df3bd497fcec6ba3b98bfe0c8dd77e533eeaad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 19:08:39 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Wed Aug 28 01:28:04 2019 -0700
Original commit date: Wed Aug 28 01:28:04 2019 -0700
Original commit hash: a55af44380696d1d73a0ac702ff1fc09dcda21d1

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: bcac6df071f9fab2f77a6622eeb0cd94e3485d22 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 19:08:06 2019 -0700 
-------------------------------------------------------------------------------- 
RocketLake Simics fails to boot due to page fault

Since the CPU Pcie Hob is not found, accessing invalid memory location causes page faulr

Hsd-es-id: N/A
Original commit date: Tue Aug 27 17:55:19 2019 -0700
Change-Id: Ic795c1b389479cfc40995867a8a1cce08db7b305
Original commit hash: 9944f605eefc276754634e52a2df220d21e8647e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/SaInit/Smm/SaLateInitSmm.c

================================================================================ 
Commit: d8cb296d502c40918ee2f5938b320f3816159e94 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 19:08:03 2019 -0700 
-------------------------------------------------------------------------------- 
Green H Violations in ClientOneSiliconPkg (Delete unuse code)

  Remove DxeDriverAddrDecodeTest/*.* :
    There is no one use so remove it.
  Remove "gSvFspHobGuid" related code :
    The hob that create in "SiInit.c" has no one use. Once it need to be add back,
    please reference the usage in CML (add in to  XXXPlatformSiliconPkg).

Hsd-es-id: 2207017263
Original commit date: Wed Aug 21 19:13:24 2019 +0800
Change-Id: I39429d5138134cac80d5169b177b016148b81330
Original commit hash: f72e1daf720bd941615cb2594a0b9dbbf4e81632

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/DxeDriverAddrDecodeTest/AddrDecodeEncodeTest0.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/DxeDriverAddrDecodeTest/MrcMcAddrDecodeEntryPoint.c

================================================================================ 
Commit: f850b53161ce6d72977c16bdbce17ccfbdc91055 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 19:07:59 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL] Fix SCT error test case "HIITest\HIIConfigAccessProtocolTest"

  To meet UEFI spec 2.7, in case the parameters are correct, function "EFI_HII_CONFIG_ACCESS_PROTOCOL.ExtractConfig()"
  should not return EFI_INVALID_PARAMETER.

Hsd-es-id: 1606973509
Original commit date: Thu Aug 15 18:19:09 2019 +0800
Change-Id: I7b81d5c3c06cdfa005b6e2c938419e0f779a429c
Original commit hash: b3d88dc817400066254022a1ebdaa365b87e5812

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/HiiConfigAccess.c

================================================================================ 
Commit: 975c7b6471c2331a12697222ea4a6e68e097a772 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 19:07:44 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Aug 28 01:33:34 2019 +0000
Original commit date: Wed Aug 28 01:33:34 2019 +0000
Original commit hash: 5d6a8b7393a6999ea2ec1038528d5bdb77d87046

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 86f2daf5f1a5e75b65329f7c8ceb079d554ca642 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 19:07:37 2019 -0700 
-------------------------------------------------------------------------------- 
Make python 3.X as default mode to run all python scripts

Due to Python 2.X will be out of maintain soon and Basetools start
supported python scripts in 3.7 from EDK201903 Stable tag,
this patch is to make python 3.X as default mode to run all python scripts
so we can support the current usage model and align with future goal.

Hsd-es-id: 1507331089
Original commit date: Tue Aug 20 16:41:28 2019 +0800
Change-Id: I9911add5f8f3e9d6e40f2e9e4fb98d260b0352c3
Original commit hash: 0039c9e64be63b0013db8ad2bea8f1df2658ca03

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Tools/FspBinRebase/RebaseAndPatchFspBinBaseAddress.py
ClientOneSiliconPkg/Product/RocketLake/RocketLakeSiliconBuild.bat
ClientOneSiliconPkg/Product/TigerLake/TigerLakeSiliconBuild.bat
ClientSiliconPkg/BuildFsp.cmd
TigerLakeBoardPkg/PrepareBaseTools.cmd
TigerLakeBoardPkg/SetEdk2Env.bat
TigerLakeBoardPkg/bld.bat
TigerLakeBoardPkg/postbuild.bat
TigerLakeBoardPkg/prebuild.bat
TigerLakeFspPkg/BuildFv.cmd
TigerLakeOpenBoardPkg/PrepareBaseTools.cmd
TigerLakeOpenBoardPkg/TigerLakeSimics/SetEdk2Env.bat
TigerLakeOpenBoardPkg/TigerLakeSimics/bld.bat
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenBiosUpdateImages/CapsuleRecoveryGen/FvBinaryRebase.py
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenBiosUpdateImages/CapsuleRecoveryGen/ProcessFvRebase.py
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenBiosUpdateImages/CapsuleRecoveryGen/SplitFv.py
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenBiosUpdateImages/GenBiosUpdateImages.bat
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/CreateWindowsCapsule.py
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/CreateWindowsInf.py
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GetFwVersionFromBin/GetBiosIdFromBin.py
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GetFwVersionFromBin/GetEcVerFromBin.py
TigerLakePlatSamplePkg/FixAceGcc.py
TigerLakePlatSamplePkg/capsulebuild.bat

================================================================================ 
Commit: d4f981c75198d2da054e92bb76324e861584c8e0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 19:07:33 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Aug 28 00:33:26 2019 +0000
Original commit date: Wed Aug 28 00:33:26 2019 +0000
Original commit hash: 5ba22b691c97f3ea0ac1113423029920b911fd85

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 77aeb34c538eef51fbff4d1791b9c60b768ed9f3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 19:07:24 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL] [MinPlatform] Capsule Image Geneneration,  Update process, and Seamless Recovery functionalities needs to readjusted to conform to MinPlatform Archictecute spec

  1.Disable Rtc Bios Interface Lock for BIOS Update Process.
  2.Move FvSecurityPreMemory to IBB of Flashmap for Seamless Recovery function.

Hsd-es-id: 1507171905
Original commit date: Thu Aug 15 09:33:28 2019 +0800
Change-Id: If622e9b9aa10e28ed61f7bddf4bf40c62671822d
Original commit hash: 8e9cde0e719da395110eb38d8c980cca5fcda3b5

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf
TigerLakeBoardPkg/Include/Fdf/FlashMapEmbeddedIncludeEdk.fdf
TigerLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf
TigerLakeBoardPkg/Include/Fdf/FlashMapIncludeEdk.fdf
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c

================================================================================ 
Commit: db2bba55678527dd5553bed0fbcdcac6ee172900 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 19:07:17 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: [TGL_A0][LPDDR] WrRetrain only programming initpicode on even bytes

InitPiCode is not being programmed for Byte 1 if not byte mode.

Hsd-es-id: 2208241552
Original commit date: Mon Aug 26 16:52:08 2019 +0800
Change-Id: Id213c829c4e7a87ac58078a8129eccb57140ed17
Original commit hash: a2ddb9b91040c28914da147e1272efaded3b70de

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: a54686b8058863d40df2201265dc3b2cc870d79b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 19:07:04 2019 -0700 
-------------------------------------------------------------------------------- 
Update for C1S platforms..
[TGL LP][PCIe]RTD3 flow broken in recent BIOS versions [Alpha Blocker]
WA to skip HGMD check can be removed by including SaNvs vars in this
module scope (fixed).

Hsd-es-id: 1409512492
Original commit date: Fri Aug 23 10:24:30 2019 -0700
Change-Id: Iecec20fda4cb661c487c1e001f64f4ce9580e225
Original commit hash: 8f3bdf45be4de4b6cd2d97b7744b20a679052563

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/Sa.asl
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaAcpi.c
TigerLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/DSDT.ASL

================================================================================ 
Commit: 07d9b687bd0fc1619f28f21fd56fc2d469f42995 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 19:06:49 2019 -0700 
-------------------------------------------------------------------------------- 
[ADL} Fixing the return Value in for MaxUsfNum

there is no USF in ADL-S, so returning 0

Hsd-es-id: 1409220727

Original commit date: Tue Aug 27 12:13:47 2019 -0700
Change-Id: I55c9face8416c702a4256f27b66edf75cbf1e0da
Original commit hash: 114b9367091cd95bfe0d984f288a47b4a4e45e6a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibAdl.c

================================================================================ 
Commit: 520204d1ecbab8a1cc3df2a2951c540427f76909 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 19:06:42 2019 -0700 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg: Call BpmGen2 after all modifications to flash image are issued.

Within the postbuild.bat script the module_remover.py tool was being called
after BpmGen2 had generated the BIOS binary reference hashes, which will modify
the binary contents and invalidate the calculated hashes.

The correct order is to call BpmGen2 on the final version of the image, after
all modifications to the image have been issued.

Hsd-es-id: 1607634183
Original commit date: Tue Aug 27 11:02:19 2019 -0700
Change-Id: I960bb57d3191611f1146cc2fc6eb731a87fdbc0c
Original commit hash: 6d5de6a1dc9f59d25e6b071891a407c912cdf0cb

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/postbuild.bat

================================================================================ 
Commit: 6552453eaeb1cb3fab1840a80254ff22e0883b01 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 19:06:30 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Aug 27 18:53:33 2019 +0000
Original commit date: Tue Aug 27 18:53:33 2019 +0000
Original commit hash: bb45a901a6a9baab6e3d13ede336aa81f46a0940

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 73cfeea7103b0d5dd0e48013c18afe33cfc2df18 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 19:06:27 2019 -0700 
-------------------------------------------------------------------------------- 
[2LM-PMEM] Fix for - 2LM Platform does not switch to 1LM when NM is less than 4G

Hsd-es-id: 1306662292
Original commit date: Mon Aug 26 15:07:35 2019 -0700
Change-Id: Ie15410396d5a45bb657d25fafc62fd4a2745b994
Original commit hash: 7f16f544c2f1f413730b701ee66dafd99954bd39

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMemoryMap.c
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmInitLib/BzmInit.c

================================================================================ 
Commit: 4ff90aa8a3ceb0ce904a086a614e2cbf5c5bf995 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 19:06:05 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Tue Aug 27 09:17:52 2019 -0700
Original commit date: Tue Aug 27 09:17:52 2019 -0700
Original commit hash: 113fa92848a938409ecf081c866c20ae5b3d59b6

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 3ecfb60dad0b175663b60fc5db49aec04c139ab4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 19:05:29 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit WeeklyUpdate_FSP/RC CI

Tue Aug 27 03:41:13 2019 -0700
Original commit date: Tue Aug 27 03:41:13 2019 -0700
Original commit hash: 1aedd28b5a2cc15c3b2c26e304a41079bc058257

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: f3b0f073ac18ac06273f0d51a5cf040b3f400b7b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 19:05:20 2019 -0700 
-------------------------------------------------------------------------------- 
[CPU Convergence] Convert BIOS MSR definitions from macros to structure format

- Adding JSL Specific header file generated from MSR CRIFF
- Align Client MSR register from macro format to be structure format
- Align header file (xxxMsr.h) naming convention to be consistent between Client and Server

Hsd-es-id: 1409279152
Original commit date: Fri Aug 23 12:00:01 2019 +0530
Change-Id: If0001ab7295eb69c7989b10a6a551ea99172119f
Original commit hash: dc5fffd7ed682703cb9fe592f2b0ec70a8fd760c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/Register/JslMsr.h

================================================================================ 
Commit: c9875e150fbf4c772e9fb2ab8ad7629a9b84acc3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 19:05:15 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Tue Aug 27 01:27:06 2019 -0700
Original commit date: Tue Aug 27 01:27:06 2019 -0700
Original commit hash: 636713b24b26e0f3eb87ac92f5ef83d67740ca67

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 869782baff17a0195912a98a5beaa2b9507c9d52 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 19:05:02 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL][A3]TGL_U S3  hangs up post code 0023 with V2341_Ext_Xcode_BIOS.

S3  hangs up post code 0023 with V2341_Ext_Xcode_BIOS.

Hsd-es-id: 1507361301
Original commit date: Sat Aug 24 22:44:39 2019 +0530
Change-Id: I6037ed46b06e7b36c2dbf5f596613c88c29fb3eb
Original commit hash: a68f30042bd7cfe03513676a546bcfa5a5ab50f7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/RklCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/Fru/TglCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: 75fdfbe0ae502a651c28138b7615aefd290b0f7b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 19:04:56 2019 -0700 
-------------------------------------------------------------------------------- 
Send status code in dispatch mode for FSP_ERROR_INFO.

For dispatch mode the FSP_ERROR_INFO should be sent
by ReportStatusCode service.

This also implemented Platform ReportStatusCode
listener to capture those errors and print the
debug message in debug build.

Original commit date: Mon Aug 26 17:45:58 2019 +0800
Change-Id: I9be332400d40abb2cfde340e384636ab1ce9a8d9
Original commit hash: 1ddaddeb6b49b1d4cd46282bc2464db46a6a5c51

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Guid/FspErrorInfo.h
ClientOneSiliconPkg/Include/Library/FspErrorInfoLib.h
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/EndOfPost.c
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/HeciInit.inf
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/HeciInitDxeFsp.inf
ClientOneSiliconPkg/Library/FspErrorInfoLib/FspErrorInfo.c
ClientOneSiliconPkg/Library/FspErrorInfoLib/PeiDxeFspErrorInfoLib.inf
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dsc
TigerLakePlatSamplePkg/Features/PlatformStatusCodeHandler/Pei/PlatformStatusCodeHandlerPei.c
TigerLakePlatSamplePkg/Features/PlatformStatusCodeHandler/Pei/PlatformStatusCodeHandlerPei.inf
TigerLakePlatSamplePkg/Features/PlatformStatusCodeHandler/RuntimeDxe/PlatformStatusCodeHandlerRuntimeDxe.c
TigerLakePlatSamplePkg/Features/PlatformStatusCodeHandler/RuntimeDxe/PlatformStatusCodeHandlerRuntimeDxe.inf

================================================================================ 
Commit: cea6fe260d1ff1237dafe9a18cf2e915a18e45c8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 19:04:48 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL][C1S][SA] Move PCIe IP Silicon code to IpBlock - Part 2

Removed CpuPcieRegs.h file from SystemAgent folder
Merged PreMem and PostMem configBlock
Moved installation of CpuPcieHob from SaInitPreMem.c to PeiCpuPciePreMemRpInitLib.c

Hsd-es-id: 1606885480

Original commit date: Mon Jun 17 14:10:13 2019 +0530
Change-Id: Ibd39a65f901683c179aef9abb60691ab1cbca405
Original commit hash: 0a8e2a958788a8c9f1406bf1561cacce82e91fea

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/CpuPcieConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/CpuPciePeiPreMemConfig.h
ClientOneSiliconPkg/Include/CpuPcieHob.h
ClientOneSiliconPkg/Include/Ppi/SiPolicy.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLib.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchHsio.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchHsioPreMem.c
ClientOneSiliconPkg/SiPkg.dec
ClientOneSiliconPkg/SystemAgent/Include/Register/CpuPcieRegs.h
ClientOneSiliconPkg/SystemAgent/IncludePrivate/Library/SaInitLib.h
ClientOneSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLib.c
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/PeiSaInitLib.inf
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/PeiSaInitLibFsp.inf
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInit.c
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInitPreMem.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.c
ClientOneSiliconPkg/SystemAgent/SaInit/Smm/CpuPcieSmm.c
ClientOneSiliconPkg/SystemAgent/SaInit/Smm/SaLateInitSmm.c
ClientOneSiliconPkg/SystemAgent/SaInit/Smm/SaLateInitSmm.inf
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
TigerLakePlatSamplePkg/Platform/SavePegConfig/Dxe/SavePegConfig.c
TigerLakePlatSamplePkg/Platform/SavePegConfig/Dxe/SavePegConfig.inf
TigerLakePlatSamplePkg/Setup/PlatformSetup.c
TigerLakePlatSamplePkg/Setup/Setup.inf

================================================================================ 
Commit: 564bdba6bb01a36f862658c6c2eb667d1533b689 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 19:04:42 2019 -0700 
-------------------------------------------------------------------------------- 
Add info text on Platform Information Menu / PCH Information to display "PMC Patch Version"

Resolution: Remove nonused partition ID since the ID number might change from generation to generation.
Impacted: All TGL platforms.

Original commit date: Fri Aug 23 10:52:52 2019 +0800
Change-Id: I0568f0e939a0ce62440e72b0d8f91cd2617b7b8b
Original commit hash: 08578a07160aca48afcbc5f7b27d97a78e66e0ab

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/DxeMeLib.h
ClientOneSiliconPkg/Include/MkhiMsgs.h
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/HeciMsgDxeLib.c
TigerLakePlatSamplePkg/Setup/PlatformSetup.c

================================================================================ 
Commit: 89733934197c6a50aabcd4d6dab1e1a0dc36e918 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 19:04:38 2019 -0700 
-------------------------------------------------------------------------------- 
[TCSS] ACPI BIOS Error - Could not resolve symbol [\_SB.PC00.TXHC.RHUB.SS01], AE_NOT_FOUND

Adjust sequence to install XHCI SSDT table at EndOfDxe

Hsd-es-id: 1507355374
Original commit date: Mon Aug 26 23:49:32 2019 +0800
Change-Id: Iefcbcb372eaad74a2cad2097fa40c802d66f0c4a
Original commit hash: c188aeef4a83a7cbf6c4ca6f1ffe1b7d601bf38a

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c

================================================================================ 
Commit: 88a8e9ee2db36bb8d200247c7f38b1c7181cbab4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 19:04:35 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL] KW scan: Fix identified KW issues for SA area

Hsd-es-id: 2208247129

Original commit date: Tue Aug 27 08:27:44 2019 +0530
Change-Id: I777a5b18d701246410a4b921961dbae5e39fc3ce
Original commit hash: 741854184fd26b9700a0a0aa13ea6e2b33d63d8d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c

================================================================================ 
Commit: 6cea0402f5aa439302eaaeb1f77b47a2e6408c65 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 19:04:31 2019 -0700 
-------------------------------------------------------------------------------- 
[TCSS] BIOS should not touch the TBT PCIe RP L0S enable bit in HotPlug SCI

Sync up with ICL platform

Hsd-es-id: 1607655827
Original commit date: Mon Aug 26 16:40:11 2019 +0800
Change-Id: I5b088dbeb7dfec5aa12f8a4c0b7c74e88cafcdbd
Original commit hash: dd2617b043fdf0d2de9db0259d4cec30c980c224

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssItbtPcieRp.asl

================================================================================ 
Commit: f84aca1367e01f752fde6aee1b738d322d1a89ef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 19:04:22 2019 -0700 
-------------------------------------------------------------------------------- 
[TCSS] Sporadically(2/10) TBT3 Devices (Storage/Docks) not enumerating  when plugged in S0 because of
OS race condition of _PS0 invoked before L61

Sync up with ICL platorm

Hsd-es-id: 1507366498
Original commit date: Mon Aug 26 15:40:31 2019 +0800
Change-Id: I1922425d2a99892385bcf29039c66d4da64d35d1
Original commit hash: 1c91f924ffd77c8fd3116c6b40260d18ac090525

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssItbtPcieRp.asl

================================================================================ 
Commit: bc2791fa418deaf15c204b589016d715520a8e22 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 19:04:15 2019 -0700 
-------------------------------------------------------------------------------- 
Cleanup CpuRegs.h - remove duplicated defines and leverage defines in UefiCpuPkg

Problem: Duplicated defines present in CPuRegs.h
Solution: Cleanup CpuRegs.h - remove duplicated & unused defines and leverage defines from UefiCpuPkg

Hsd-es-Id: 1607574438
Original commit date: Fri Aug 23 19:07:01 2019 +0530
Change-Id: I0e42f10692f8ead50fb3d49327ead8e635d2783f
Original commit hash: 1bdbd3d00677f98a575895bbcc7c64a4eca70f3b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/CpuRegs.h
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/CpuInitPreResetCpl.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/MiscFunctions.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PerformanceStates.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerLimits.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/Thermal.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiSmbiosCpuLib/SmbiosType4.c
TigerLakePlatSamplePkg/Features/OverClocking/OverClockInit/DxeOverClock.c
TigerLakePlatSamplePkg/Features/OverClocking/OverclockInterface/OverclockInterface.c
TigerLakePlatSamplePkg/Setup/CpuSetup.c

================================================================================ 
Commit: bb0549bb420cbd10854be8af270e7d000cacee1c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 19:04:05 2019 -0700 
-------------------------------------------------------------------------------- 
Core ratio limit overrides reverts back to '0' on loading Bios defaults

Problem: Core ratio limit values are retaining 0 after Load defaults
Solution: Updated setup variable to 0 while loading to defaults

Unit TestDone:
1. Core ratio limit values are retaining to its original values after load defaults
2. Checked OS boot status for
   1. SPI-FSP   -Release &Debug

Hsd-es-id: 1607365681
Original commit date: Thu Aug 22 22:35:29 2019 +0530
Change-Id: Ic5efdc03aa1d646413d3242c77b690eb983e06dd
Original commit hash: 28c32ddc405a152720043f8452d1beff6308fb7c

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/CpuSetup.c

================================================================================ 
Commit: 19f0323404acc932b49bc8593ca2a9b1dde0d24f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 19:03:41 2019 -0700 
-------------------------------------------------------------------------------- 
TGL [TGL-PCH] New TGL Platform VR POR file WW3519

Updated PM/VR support for TGL H board

Hsd-es-id: 1409856714

Original commit date: Mon Aug 26 11:37:56 2019 -0700
Change-Id: Ie4a7487033583d896ffda711e17b353779cac707
Original commit hash: 72d201e9b16dbc17f6ed65a0f8aa3b5eeba1cba3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerLimits.c
ClientOneSiliconPkg/Fru/TglCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: d77972b931da42f00fa8ede1b466ce521468e390 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 19:03:37 2019 -0700 
-------------------------------------------------------------------------------- 
[VTIO] Update SDEV table to reflect correct BDF values for XHCI controller

Add function to do VSEC lookup for VTIO Alternate Function Vector

Hsd-es-id: 1409466702
Original commit date: Wed Jul 24 13:03:42 2019 -0700
Change-Id: Id7811d38fc7b88e8c1c989baa098588fadb876a7
Original commit hash: 8fd8431515cfe6ef6b00def15d05d68906ab3743

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Vtio/Dxe/VtioDxe.c
TigerLakePlatSamplePkg/Vtio/Dxe/VtioDxe.h
TigerLakePlatSamplePkg/Vtio/Dxe/VtioDxe.inf

================================================================================ 
Commit: 90a3a048ba3165c40bb2a878788eaffefde9bb0f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 19:03:33 2019 -0700 
-------------------------------------------------------------------------------- 
TGL Security[A2] : SGX EPOCH values exposed in the External BIOS debug log

Tag SGX EPOCH debug print statements as restricted

Hsd-es-id: 1607611466
Original commit date: Thu Aug 22 12:36:00 2019 -0700
Change-Id: If627be60960dee756ffdae9c16c7bfaa45c5cdbd
Original commit hash: 53abd7853c3e3ea068cc06de20154af311612a41

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiDxeSoftwareGuardLib/PeiDxeSoftwareGuardLib.c

================================================================================ 
Commit: f913e8240b2d9911af420a03a2c1211443d66d3c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 19:03:09 2019 -0700 
-------------------------------------------------------------------------------- 
TigerLake A0 Unified (uCode+Punit) Production Patch 0x30

Update TGL Ax with Patch 0x30

Hsd-es-id: 2208241193

Original commit date: Fri Aug 23 12:27:52 2019 -0700
Change-Id: I1427f432bf2d353bf535fa6b67e0072ccb436769
Original commit hash: 904d763b32914a8b5b1bc80023220125967e6bcb

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 0d227401fddf43d581210f8acafe2902953dd480 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 19:03:06 2019 -0700 
-------------------------------------------------------------------------------- 
Another SPD update for Y AEP DRAMS

Hsd-es-id: 1409739053
Original commit date: Fri Aug 23 10:05:20 2019 -0700
Change-Id: I1e4e99f759bf73fc705a670d94d3928ef7459717
Original commit hash: aff430e2886e4ca82de5ecf69591f37203ba165d

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Library/PeiBoardConfigLib/PeiSpdTables.c

================================================================================ 
Commit: 53c5e0bb77f30ec5808baf50d849fd0322fbef3f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 19:02:53 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Aug 26 16:34:51 2019 +0000
Original commit date: Mon Aug 26 16:34:51 2019 +0000
Original commit hash: ac24f020b4c878952897886e54e7904b4a289d7c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: fdf93d4ee932dd78d33a43a314d50b8c61ca27c8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 19:02:50 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Mon Aug 26 09:17:34 2019 -0700
Original commit date: Mon Aug 26 09:17:34 2019 -0700
Original commit hash: 4ace23b40012bfa45d8191ce39b47b6ae90f453b

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 93f61cb24f28335a28ec4969354b791c7a5ae018 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 19:02:46 2019 -0700 
-------------------------------------------------------------------------------- 
Remove SaCommonDefinitios.h, SaRegs.h & SaCommonPolicy.h files and use the required ones only

Hsd-es-id: 1607664152
Original commit date: Thu Aug 22 23:23:11 2019 +0530
Change-Id: Ie902bf8140e85b5cfe9e48b15ebb05f543974c2e
Original commit hash: 70ee0fa71b903fec4c546a5ee76ce2e40e7f2692

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLibrary.h
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuMailboxLib/MaiboxLibrary.h
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
ClientOneSiliconPkg/Fru/RklCpu/Include/Library/GraphicsInfoFruLib.h
ClientOneSiliconPkg/Fru/RklCpu/Include/Register/SaRegsHostBridge.h
ClientOneSiliconPkg/Fru/TglCpu/Include/Library/GraphicsInfoFruLib.h
ClientOneSiliconPkg/Fru/TglCpu/Include/Register/SaRegsHostBridge.h
ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/CpuPciePeiPreMemConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver1/MemoryConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Tcss/TcssPeiPreMemConfig.h
ClientOneSiliconPkg/Include/Library/GraphicsInfoLib.h
ClientOneSiliconPkg/Include/Library/VtdInfoLib.h
ClientOneSiliconPkg/Include/Ppi/SiPolicy.h
ClientOneSiliconPkg/IncludePrivate/Library/PcieInitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/Include/Library/CpuPcieRpLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/Include/Library/ItbtPcieRpLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Library/ItbtPcieRpInitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Library/PeiCpuPciePreMemRpInitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiItbtPcieRpInitLib/ItbtPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/IncludePrivate/Library/DxeGraphicsInitLib.h
ClientOneSiliconPkg/IpBlock/Graphics/IncludePrivate/Library/DxeIgdOpRegionInitLib.h
ClientOneSiliconPkg/IpBlock/Graphics/IncludePrivate/Library/PeiGraphicsInitLib.h
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen9/PeiGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaInitLib/PeiHdaInitLib.c
ClientOneSiliconPkg/IpBlock/HybridGraphics/IncludePrivate/Library/DxeHybridGraphicsInitLib.h
ClientOneSiliconPkg/IpBlock/HybridGraphics/IncludePrivate/Library/PeiHybridGraphicsInitLib.h
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/PeiHybridGraphicsInitLibNull/PeiHybridGraphicsInitNull.c
ClientOneSiliconPkg/IpBlock/Ipu/LibraryPrivate/DxeIpuInitLib/DxeIpuInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/Library/PeiDxeSmmMemAddrEncodeLib/MemAddrEncodeLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/Library/PeiMemPolicyLib/PeiMemPolicyLibSample.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Library/PeiMemPolicyLib/PeiMemPolicyLibSample.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/Overclocking/IncludePrivate/Library/PeiOcLib.h
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PeiCpuPsfInitLib/PeiCpuPsfInitLib.c
ClientOneSiliconPkg/IpBlock/Psmi/LibraryPrivate/PeiPsmiInitLib/PeiPsmiInitLib.c
ClientOneSiliconPkg/IpBlock/Tbt/ITbtInit/Smm/ITbtSmm.c
ClientOneSiliconPkg/IpBlock/Tbt/Library/PeiITbtPolicyLib/PeiITbtPolicyLib.c
ClientOneSiliconPkg/IpBlock/Tcss/IncludePrivate/Library/TcssInitLib.h
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/DxeTcssInitLib/DxeTcssInit.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssInitLib/TcssInit.c
ClientOneSiliconPkg/IpBlock/Telemetry/Library/PeiDxeTelemetryLib/PeiDxeTelemetryLib.c
ClientOneSiliconPkg/IpBlock/Telemetry/LibraryPrivate/PeiDxeTelemetryPrivateLib/PeiDxeTelemetryPrivateLib.c
ClientOneSiliconPkg/IpBlock/TraceHub/IncludePrivate/Library/PeiCpuTraceHubLib.h
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/DxeTraceHubInitLib/DxeTraceHubInit.c
ClientOneSiliconPkg/IpBlock/TwoLm/Library/PeiDxeSmmTwoLmLib/PeiDxeSmmTwoLmLib.c
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmInitLib/TwoLmInitLib.c
ClientOneSiliconPkg/IpBlock/Vmd/Library/VmdInfoLib/VmdInfoLib.c
ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdInitLib/PeiVmdInit.c
ClientOneSiliconPkg/IpBlock/Vtd/Library/PeiDxeSmmVtdInfoLib/VtdInfoLib.c
ClientOneSiliconPkg/Library/BasePreSiliconEnvDetectLib/BasePreSiliconEnvDetectLib.c
ClientOneSiliconPkg/Library/SiMtrrLib/SiMtrr.h
ClientOneSiliconPkg/LibraryPrivate/DxeSiFviInitLib/DxeSiFvi.c
ClientOneSiliconPkg/LibraryPrivate/PeiSiFviInitLib/PeiSiFvi.c
ClientOneSiliconPkg/Pch/IncludePrivate/Library/PcieInitLib.h
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchHsio.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchHsioPreMem.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInit.c
ClientOneSiliconPkg/Product/RocketLake/SiInit/Dxe/IncompatiblePciDeviceSupport.c
ClientOneSiliconPkg/Product/RocketLake/SiInit/Pei/TempRamExit.c
ClientOneSiliconPkg/Product/TigerLake/SiInit/Dxe/IncompatiblePciDeviceSupport.c
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/TempRamExit.c
ClientOneSiliconPkg/SystemAgent/BdatAccessHandler/Dxe/BdatAccessHandler.h
ClientOneSiliconPkg/SystemAgent/Include/Library/PeiMemPolicyLib.h
ClientOneSiliconPkg/SystemAgent/Include/Protocol/SaPolicy.h
ClientOneSiliconPkg/SystemAgent/Include/SaCommonDefinitions.h
ClientOneSiliconPkg/SystemAgent/Include/SaPolicyCommon.h
ClientOneSiliconPkg/SystemAgent/Include/SaRegs.h
ClientOneSiliconPkg/SystemAgent/IncludePrivate/Library/CpuPcieExpressHelpersLib.h
ClientOneSiliconPkg/SystemAgent/IncludePrivate/Library/SaDmiInitLib.h
ClientOneSiliconPkg/SystemAgent/IncludePrivate/Library/SaPcieInitLib.h
ClientOneSiliconPkg/SystemAgent/IncludePrivate/SaConfigHob.h
ClientOneSiliconPkg/SystemAgent/Library/DxeSaPolicyLib/DxeSaPolicyLib.c
ClientOneSiliconPkg/SystemAgent/Library/PeiDxeSmmSaPlatformLib/SaPlatformLibrary.c
ClientOneSiliconPkg/SystemAgent/Library/PeiDxeSmmSaPlatformLib/SaPlatformLibrary.h
ClientOneSiliconPkg/SystemAgent/Library/PeiSmmAccessLib/PeiSmmAccessLib.c
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInit.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInit.h
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.h
ClientOneSiliconPkg/SystemAgent/SaInit/Smm/SaLateInitSmm.c
ClientOneSiliconPkg/SystemAgent/SmmAccess/Dxe/SmmAccessDriver.h
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.h
TigerLakeBoardPkg/Include/Library/DxeUpdatePlatformInfoLib.h
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
TigerLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/HstiIhvDxe.h
TigerLakePlatSamplePkg/Features/OverClocking/OverClockInit/PeiOverClock.h
TigerLakePlatSamplePkg/Features/Tbt/Library/Private/PeiDTbtInitLib/PeiDTbtInitLib.c
TigerLakePlatSamplePkg/Features/VTd/IntelVTdPmrPei/IntelVTdPmr.c
TigerLakePlatSamplePkg/Features/VTd/PlatformVTdInfoSamplePei/PlatformVTdInfoSamplePei.c
TigerLakePlatSamplePkg/Library/PeiPolicyInitLib/PeiSaPolicyInit.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.h
TigerLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlug.c
TigerLakePlatSamplePkg/Platform/PciPlatform/Dxe/PciPlatform.h
TigerLakePlatSamplePkg/Platform/SmbiosPlatformInfo/SmbiosPlatformInfo.h
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c
TigerLakePlatSamplePkg/Setup/CpuSetup.c

================================================================================ 
Commit: 199e3dba949362a64718beeec48ebc87843603b2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 19:02:08 2019 -0700 
-------------------------------------------------------------------------------- 
PcdCpuApTargetCstate definition is incorrect and used incorrectly for setting the max c-state prior to OS boot
 - Updated the Pcd Value in CpuInit to use only Target C State.

Hsd-es-Id: 2208229412
Original commit date: Fri Aug 23 14:24:28 2019 +0530
Change-Id: Ibb6425623dc4adfcd2dc4c0def7e9f29482fa692
Original commit hash: f9312ff6ca7e8bdc11d685155b49381d75f14e92

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.c

================================================================================ 
Commit: 92c89f1729c78759df878655771a8b295d42d2ad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 19:02:01 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL] FSP should provide a provision to configure SATA
 dev_slp pad reset configuration

Possibility for configuring reset type for Sata DevSleep pin added

Hsd-es-id: 1507280402
Original commit date: Tue Jul 23 09:55:09 2019 +0200
Change-Id: Ifad83f76865f597b4bf57ad26a5acf3336cd0440
Original commit hash: 9ae4f88c2a4e113ee739f1725a4b443eb51666f8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Sata/SataConfig.h
ClientOneSiliconPkg/IpBlock/Gpio/IncludePrivate/Library/GpioPrivateLib.h
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLib.c
ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataLib/PeiSataLib.c
ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataPolicyLib/PeiSataPolicyLib.c
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
TigerLakeFspPkg/Upd/FspsUpd.dsc

================================================================================ 
Commit: 17a4845f19f8fa05f7929396fb64fd7115c05e5a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 19:01:57 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL][PCIe]Need to correct Gen3/Gen4 eq Phase23/Phase3 Method

Hsd-es-id: 1607630913

Original commit date: Wed Aug 14 13:42:44 2019 +0530
Change-Id: Iedec3bfb7689941b9f5a67f575b45bcabeb166d4
Original commit hash: 76cca611f717e334e8087af139945c44a85bd647

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/CpuPcieRpConfig.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
TigerLakeFspPkg/Upd/FspsUpd.dsc
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
TigerLakePlatSamplePkg/Setup/SaPcieSetupSinglePort.hfr

================================================================================ 
Commit: 388ce5c14dbbcd49dffceb57e7cfe10c3cd60d6d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 19:01:50 2019 -0700 
-------------------------------------------------------------------------------- 
WRC Clean up for RKL

WRC is getting programmed in common file under C1S and to facilitate clean up for RKL, it can be only exectued for TGL by checking Cpu Generation.

Hsd-es-id: 1607598564
Original commit date: Fri Aug 23 19:56:28 2019 +0530
Change-Id: I9c5d3d2f5431dcf473143058d6f1ff8bd8bca7db
Original commit hash: 533d3e0000ead6988418836f996407673e2ff63a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/IncludePrivate/Library/SaInitLib.h
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInitPreMem.c

================================================================================ 
Commit: 0d55f7447567d99363940412bfa24cbfc8403449 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 19:01:16 2019 -0700 
-------------------------------------------------------------------------------- 
[TCSS] ITBT root port isn't enumerated when multi seg function enable

1. Sync up with ICL platform
2. Add pcd "gSiPkgTokenSpaceGuid.PcdITbtEnable" in AdvancedAcpiDxe.inf to fixed always not define problem
3. Modify token form "gMinPlatformPkgTokenSpaceGuid" to "gSiPkgTokenSpaceGuid" to fixed "PcdPciExpressRegionLength" value not correct
4. Modify "PD00" to "PD70" and "AD00" to "AD70" in SegSsdt.asl to fixed redefinition under \_SB

Hsd-es-id: 1507351994
Original commit date: Fri Aug 23 12:40:18 2019 +0800
Change-Id: I800f3daee356bc6645f900e242b0865a0e36e106
Original commit hash: a53eaf4aaf5aa6edc72ab0b5dbf7bb25d1066137

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/SegSsdt/SegSsdt.asl
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssItbtPcieRp.asl
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssSsdt.asl
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssXhci.asl
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
TigerLakeBoardPkg/Library/BaseMmioInitLib/BaseMmioInitLib.inf

================================================================================ 
Commit: 1902652b7547e0515aecd6a984064b50c2084cc9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 19:00:48 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Sun Aug 25 09:07:55 2019 -0700
Original commit date: Sun Aug 25 09:07:55 2019 -0700
Original commit hash: d17341964929a6026a47d1c5282da6e287c6926d

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b77604da935e8f2cb0ae086e2bf973f345f3c7cd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 19:00:42 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Sun Aug 25 01:27:53 2019 -0700
Original commit date: Sun Aug 25 01:27:53 2019 -0700
Original commit hash: b18fb95b17ec4bf01ad71dcab6787d451ace6be1

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: b8af312c452d43867de2e42b99dffea0717c2e59 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 19:00:23 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Sat Aug 24 09:09:33 2019 -0700
Original commit date: Sat Aug 24 09:09:33 2019 -0700
Original commit hash: 862bac23692963ae9186920b8d46b035dca2f1f7

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 98c716b2d2e1c05a61ad63a83fbd0ae158b7fb35 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 19:00:19 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Sat Aug 24 01:28:44 2019 -0700
Original commit date: Sat Aug 24 01:28:44 2019 -0700
Original commit hash: 380201f7c0efcd5a014bd72e1dec0916d2c8439b

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 1e5752e0689bde46886e4c24bdd5c582fcd8d162 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 19:00:07 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Sat Aug 24 03:23:09 2019 +0000
Original commit date: Sat Aug 24 03:23:09 2019 +0000
Original commit hash: ca4f8a189ba54562ffbdebbaf6e88ae43d128d44

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d3fc7c146dd7845bd1241908730120812d535984 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 19:00:03 2019 -0700 
-------------------------------------------------------------------------------- 
Create separately HostBridge ConfigBlock and move some used in HostBridge IPBlock to new HostBridge ConfigBlock from SaMiscConfigblock

Hsd-es-id: 1507372381
Original commit date: Fri Aug 23 12:13:23 2019 +0800
Change-Id: Ia015978655c157779db60f31dba78d246e35706d
Original commit hash: 2ae95da68aec02a5d23f62e05f080d4e400995de

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/HostBridge/HostBridgeConfig.h
ClientOneSiliconPkg/IpBlock/HostBridge/IncludePrivate/Library/PeiHostBridgeInitLib.h
ClientOneSiliconPkg/IpBlock/HostBridge/IncludePrivate/Library/PeiHostBridgePolicyLib.h
ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiHostBridgeInitLib/PeiHostBridgeInitLib.c
ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiHostBridgeInitLib/PeiHostBridgeInitLib.inf
ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiHostBridgePolicyLib/PeiHostBridgePolicyLib.c
ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiHostBridgePolicyLib/PeiHostBridgePolicyLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/Library/PeiMemPolicyLib/MrcOemPlatform.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Library/PeiMemPolicyLib/MrcOemPlatform.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/Library/PeiSiPolicyLib/PeiSiPolicyLib.inf
ClientOneSiliconPkg/Library/PeiSiPolicyLib/PeiSiPolicyLibPreMem.c
ClientOneSiliconPkg/Library/PeiSiPolicyLib/PeiSiPolicyLibrary.h
ClientOneSiliconPkg/Product/RocketLake/SiPkgPeiLib.dsc
ClientOneSiliconPkg/Product/TigerLake/SiPkgPeiLib.dsc
ClientOneSiliconPkg/SiPkg.dec
ClientOneSiliconPkg/SystemAgent/Include/ConfigBlock/SaMiscPeiPreMemConfig.h
ClientOneSiliconPkg/SystemAgent/IncludePrivate/Library/SaDmiInitLib.h
ClientOneSiliconPkg/SystemAgent/IncludePrivate/Library/SaInitLib.h
ClientOneSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLib.c
ClientOneSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/SaPrintPolicy.c
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaDmiInitLib/PeiSaDmiInitLib.c
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInitPreMem.c
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
TigerLakeFspPkg/TigerLakeFspPkg.dsc
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c

================================================================================ 
Commit: 604f2036c65dc53ccb485e81e815d18b279cfc74 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:59:48 2019 -0700 
-------------------------------------------------------------------------------- 
[TGP] Change TGL A2 default BIOS option for PCH-IO->PCIE to enable L1.1

This request is to change the following defaults in BIOS options:
Intel Advanced Menu ->PCH-IO->PCI Express Configuration->PCI Express Root Port [i]->ASPM = Auto
Intel Advanced Menu ->PCH-IO->PCI Express Configuration->PCI Express Root Port [i]->L1 Substates = L1.1

Hsd-es-id: https
Original commit date: Tue Aug 20 22:47:49 2019 -0700
Change-Id: I854d9b2ef786d2ae38885328dc7e67490b01d768
Original commit hash: 4f493d3a43eb59fa320173da81472bae8ac47331

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Include/TigerLakeUBoardConfigPatchTable.h
TigerLakeBoardPkg/TigerLakeYBoards/Include/TigerLakeYBoardConfigPatchTable.h

================================================================================ 
Commit: fd9f5de8c4aa6ededf28412f9868b2ad37c03a1e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:59:44 2019 -0700 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg/EarlySiliconInit: Move LPC IO decode programming to PEI BoardConfigLib

EarlySiliconInit(), where we program LPC IO decode for EC access, wants to run
before EC access. Change ID If7348ebb3e5ee4f21004a209a687071cb45c34f9
actually fixed the above issue for TGL-U only but not for TGL-Y/H.

This commit renames EarlySiliconInit() to EarlyLpcIoDecode(), which should more appropriate,
and makes it run at the beginning of GetBoardConfig() where we have the first EC access
on the boot flow.

Hsd-es-id: 1507165234
Original commit date: Mon Aug 19 14:20:35 2019 -0700
Change-Id: I9f057816a70153d65708e2d36a394979e2b20242
Original commit hash: 053d85a1ab58661b0a1f35ce3dda9b80e1894b0a

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Include/Library/SiliconInitLib.h
TigerLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
TigerLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.inf
TigerLakeBoardPkg/Library/SiliconInitLib/SiliconInitPreMem.c
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: 389d11ae847682e2db97816f1bf4b8731ac60e34 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:59:32 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL A3] [cAVS] [BIOS] BIOS settings for SNDW and HD-A needs to be fixed in Advanced Link config

Hsd-es-id: 1409680145

Original commit date: Wed Aug 14 17:18:02 2019 -0700
Change-Id: Ibf140a3fe1358e974301e9366688d6a1204ee006
Original commit hash: 9dfa295479cc68a040a758c31a4e4796ade365a5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaInitLib/PeiHdaInitLib.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
TigerLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: 07becb141d6919d23f456fe666d380b58c697d0a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:59:16 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Fri Aug 23 09:07:30 2019 -0700
Original commit date: Fri Aug 23 09:07:30 2019 -0700
Original commit hash: 9aa8c1466f9f615f31b45edb95fef62fbf4b294a

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 1176bfb9cae39c9979035c1fdc35a2dbbeb61444 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:59:06 2019 -0700 
-------------------------------------------------------------------------------- 
[JSL] Workaround to fix boot regression in JasperLakeplus, caused by
 review - https://git-amr-7.devtools.intel.com/gerrit/56759.
 SaNvs is moved to Dsdt from Ssdt in C1S and this is causing
 Boot regression issue in jasperlake project.
 Keeping W/A because it is blocking critical PO release - JSL.
 Will remove this WA after proper fix.

Unit Test : Able to boot on RVP after this change.

Original commit date: Fri Aug 23 16:28:01 2019 +0530
Change-Id: I3c6b0fa5638f9ffe70c08b114e367f0bd87b4792
Original commit hash: 8cfed12d48014ad3f6128eddb9848367ae92c86c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/Sa.asl
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaAcpi.c

================================================================================ 
Commit: 95a3ee5779f22088383dbaffdcbee3cf6c5f0ffe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:58:57 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL]: Build error for Right shift & left shift operators when Optimization is disabled.

 -Link error occur when using UINT64 variable doing shift or declare bit
 field using UINT64 with Optimize disable.(unresolved symbol __aullshr or __allshl)

 -Instead RightShift and LeftShift operators by function RShiftU64 and LShiftU64.
 -According to UEFI coding Standards 5.6.3.4,
 bit field should only be INT32, UINT32 type.

Hsd-es-id: 2208071232
Original commit date: Mon Aug 19 16:48:49 2019 +0800
Change-Id: I2b3a6ee501bd8214fdc83f19673f8bd840dad849
Original commit hash: 91192af32ec04710e1a4e39aae34e47ed5b1a45a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/CpuInitPeim.c
ClientOneSiliconPkg/IpBlock/BiosGuard/LibraryPrivate/PeiBiosGuardLib/BiosGuardInit.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiDxeHeciInitLib/HeciCore.c
ClientOneSiliconPkg/IpBlock/TwoLm/IncludePrivate/Library/FmssMbLib.h

================================================================================ 
Commit: 59e048a5e02d473e5eb78a875f6eaf3864be3041 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:58:53 2019 -0700 
-------------------------------------------------------------------------------- 
Invalid SPI Clock Freq info shown in BIOS Setup

Fixed string updates in setup page. Previous change was overriding Read Id
Status Clock frequency instead of rest of fields.

Hsd-es-id: 1409428205

Original commit date: Wed Aug 21 12:34:58 2019 +0200
Change-Id: Ibf0a92de8bb04446085a3158494c88103540dff5
Original commit hash: cefb4f1b8cc6e33598d70a8b8a41f32e39b7f49b

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/PchSetup.c

================================================================================ 
Commit: b990e0b2e48b71e068cedd023de11fe85a99001d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:58:44 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Fri Aug 23 01:25:56 2019 -0700
Original commit date: Fri Aug 23 01:25:56 2019 -0700
Original commit hash: e4221bc70e9e2075cb0a5c5ad1617bca9f864f46

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 2328d27ff4cb707fa439c943b7ac7cdf4340a5ab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:58:37 2019 -0700 
-------------------------------------------------------------------------------- 
[TCSS] iTBT BIOS RTD3 exit: KPI optimization issues

Add a solution which is from ICL platform to TGL platform

Hsd-es-id: 1607655870
Original commit date: Thu Aug 22 17:52:11 2019 +0800
Change-Id: Ib4251214f9203396dc87eab762bbf14b8b674900
Original commit hash: e825fa60d5e7be324bb2105384606a7b7fc3cd80

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tbt/AcpiTables/ITbtMailBox.asl
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssItbtPcieRp.asl
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssSsdt.asl

================================================================================ 
Commit: ba2fb038b1796250b7fc5e2cd79a6bd03287368b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:58:34 2019 -0700 
-------------------------------------------------------------------------------- 
Add Hostbridge DID checking which need support for JasperLake

Hsd-es-id: 1607237476
Original commit date: Fri Aug 16 14:40:00 2019 +0800
Change-Id: I78f9e68c39b29c7f8255c8de5dfb2d249e66b325
Original commit hash: 610b445fbfe6c88827352458174e6c0ab2cf972b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
ClientOneSiliconPkg/Fru/RklCpu/Include/Register/SaRegsHostBridge.h
ClientOneSiliconPkg/Fru/TglCpu/Include/Register/SaRegsHostBridge.h

================================================================================ 
Commit: f5b878c3636e9daae3c153e18b397d6a17a31237 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:58:18 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit WeeklyUpdate_FSP/RC CI

Thu Aug 22 21:45:08 2019 -0700
Original commit date: Thu Aug 22 21:45:08 2019 -0700
Original commit hash: d4b9d9ac05611cff97cace1c25191b27e617c7fb

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: ab9c971dc9de67613d50f788839f37555cc06d4b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:58:08 2019 -0700 
-------------------------------------------------------------------------------- 
[TCSS] Enable TGL VT-d A-step workaround by providing memory for tbt driver

Hsd-es-id: 2208198914
Original commit date: Thu Aug 22 13:04:26 2019 +0800
Change-Id: I2f87d86ffbf37a041fff156bd65c485038f964a0
Original commit hash: 2121f4b3c7bdf546f696b181e985c0515c4936ff

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/RklCpu/DxeLib.dsc
ClientOneSiliconPkg/Fru/RklCpu/IncludePrivate/Library/VtdInitFruLib.h
ClientOneSiliconPkg/Fru/RklCpu/Vtd/LibraryPrivate/DxeVtdInitLib/DxeVtdInitFruLib.c
ClientOneSiliconPkg/Fru/RklCpu/Vtd/LibraryPrivate/DxeVtdInitLib/DxeVtdInitFruLib.inf
ClientOneSiliconPkg/Fru/TglCpu/DxeLib.dsc
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Library/VtdInitFruLib.h
ClientOneSiliconPkg/Fru/TglCpu/Vtd/LibraryPrivate/DxeVtdInitLib/DxeVtdInitFruLib.c
ClientOneSiliconPkg/Fru/TglCpu/Vtd/LibraryPrivate/DxeVtdInitLib/DxeVtdInitFruLib.inf
ClientOneSiliconPkg/Include/DmaRemappingTable.h
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssDma.asl
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssSsdt.asl
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/DxeTcssInitLib/DxeTcssInit.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/DxeTcssInitLib/DxeTcssInitLib.inf
ClientOneSiliconPkg/IpBlock/Vtd/AcpiTables/Dmar.aslc
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdInitLib/DxeVtdInitLib.c
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdInitLib/DxeVtdInitLib.inf

================================================================================ 
Commit: a8649e2dc868ca90876401b95b79f2c615b789ea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:57:52 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Aug 23 01:42:08 2019 +0000
Original commit date: Fri Aug 23 01:42:08 2019 +0000
Original commit hash: f04908cdecb8a0d464619c92008c2e4b141d0161

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 148a296158c9d64945c917ee553a8e7ad43b85fa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:57:49 2019 -0700 
-------------------------------------------------------------------------------- 
TGL-FSP: FSP Build errors with external toolchain

Fix some syntax error for chrome tool chain

Hsd-es-id: 2208230188
Original commit date: Thu Aug 22 16:25:14 2019 +0800
Change-Id: I3921adf42d8caf351f3ae86ba7892c53b5b094ef
Original commit hash: bdfd71ef7cace70fae78ee0cd0a016f0582528b5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmBootGuardLib/BootGuardLibrary.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PcieLinkEq.c

================================================================================ 
Commit: 3aa30c82ecb4caef24c099e6f3fafc97b098e85e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:57:36 2019 -0700 
-------------------------------------------------------------------------------- 
[C1S] Serial Io IP Block refactoring - Part 7 Serial IO Registers

- Removed deprecated header includes
- Renamed all Device Id to Ver1/2/3
- Added TGL-H Device Id support
- Divided Regisers across Serial Io I2C/UART
- Moved PCH specific registers to private
- Removed CNL Acpi header
- Removed unused code for GetPchMaxSerialIoControllersNum
- Added new API for SerialIoI2cEarlyDisable in Pre Mem

Hsd-es-id: 1409779393
Original commit date: Thu Aug 8 07:52:35 2019 -0700
Change-Id: Ice5ecf6b49388ac1700b5ba6004b9b0422e41fda
Original commit hash: dbacff6b73cb7a2ecbb86d1d1b0c793b630f1e3b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/SerialIoI2cRegs.h
ClientOneSiliconPkg/Include/Register/SerialIoRegs.h
ClientOneSiliconPkg/Include/Register/SerialIoUartRegs.h
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLib.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer1.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer2.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer3.c
ClientOneSiliconPkg/IpBlock/SerialIo/I2c/I2cDriver/SerialIoI2cDriver.c
ClientOneSiliconPkg/IpBlock/SerialIo/I2c/LibraryPrivate/PeiDxeSerialIoI2cMasterCommonLib/SerialIoI2cMasterCommonLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/IncludePrivate/Library/PeiSerialIoInitLib.h
ClientOneSiliconPkg/IpBlock/SerialIo/IncludePrivate/Register/SerialIoRegsVer1.h
ClientOneSiliconPkg/IpBlock/SerialIo/IncludePrivate/Register/SerialIoRegsVer2.h
ClientOneSiliconPkg/IpBlock/SerialIo/IncludePrivate/Register/SerialIoRegsVer3.h
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibI2c.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibI2cVer1.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibI2cVer2.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibSpi.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibSpiVer1.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibSpiVer2.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibUart.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibUartVer1.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibUartVer2.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibUartVer3.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoI2cLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoInitLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoInitLib.inf
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoInitPrivateLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoSpiLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoUartLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/Uart/Library/PeiDxeSmmSerialIoUartLib/SerialIoUartPrivateLib.h
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchSerialIo.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchSerialIoAcpiDefinesCnl.h
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchSerialIoUart.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/SerialIoAcpiDefinesVer1.h
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/SerialIoAcpiDefinesVer2.h
ClientOneSiliconPkg/Pch/Include/Library/PchInfoLib.h
ClientOneSiliconPkg/Pch/Include/Register/PchRegsSerialIo.h
ClientOneSiliconPkg/Pch/Include/Register/PchRegsSerialIoCnl.h
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibAdl.c
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibEbg.c
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibIcl.c
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibJsl.c
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibTgl.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInitPreMem.c
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchSerialIoDxe.c
TigerLakePlatSamplePkg/Library/PeiI2cAccessLib/PeiI2cAccessLib.c
TigerLakePlatSamplePkg/Library/PssLib/PssLib.c

================================================================================ 
Commit: a7ab18649de1e539a79883c8d35f182351348d0f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:57:24 2019 -0700 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg/BoardPkgPcd DSC: Set PcdEdkiiFpdtStringRecordEnableOnly to TRUE for performance build

Set gEfiMdeModulePkgTokenSpaceGuid.PcdEdkiiFpdtStringRecordEnableOnly to TRUE in BoardPkgPcd.dsc
for performance build to fix crashed characters in FPDT logs.

Hsd-es-id: 1409818483
Original commit date: Mon Aug 19 15:11:57 2019 -0700
Change-Id: Ie9efbc435a4af96ed667c21dfb892991f6020894
Original commit hash: 5bc6351944e94d5fd7c506f949fd46fca6918128

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkgPcd.dsc

================================================================================ 
Commit: 81d7ea5061965dd1748ee077c6608251ad1a29da 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:57:18 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL][PEG] Enable Multi VC for CpuPcie

Hsd-es-id: 1607652959

Original commit date: Tue Aug 20 13:47:26 2019 +0530
Change-Id: I3964b24e9b3a5e7995aaac013b74fa8b30329427
Original commit hash: 14e459815220366ef2ec783bd52d90f8e719174d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoLib/CpuPcieInfoLibTgl.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoLib/PeiDxeSmmCpuPcieInfoLibTgl.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.inf
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
TigerLakePlatSamplePkg/Setup/SaPcieSetupSinglePort.hfr

================================================================================ 
Commit: 1febf510881fe6df46927c77b8737bb8fd137c00 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:57:11 2019 -0700 
-------------------------------------------------------------------------------- 
TigerLakePlatSamplePkg/Setup: TCC Mode Wrc

Hsd-es-id: 1408243941
Original commit date: Tue Aug 13 10:14:26 2019 -0700
Change-Id: I05748b998931dc40b15e5ce9348dd48447aa7247
Original commit hash: a204105baf8b1af5c2170d8100282ab7211a7eb2

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 145d7a5058752f1adad963ff42bb6299de942ab6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:57:01 2019 -0700 
-------------------------------------------------------------------------------- 
[TCSS] BIOS does not build when PcdITbtEnable == FALSE

Hsd-es-id: 1409843966
Original commit date: Thu Aug 22 08:33:50 2019 -0700
Change-Id: I03ece19d84bed0dd38998eae3501cdd3b3e238c8
Original commit hash: 2de4ace17e9c92c8e40dd1f09a90789b59585824

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/Setup.c

================================================================================ 
Commit: c17dc539a29db5e1183468fc0809b412528d9142 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:56:57 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL LP][PCIe]RTD3 flow broken in recent BIOS versions [Alpha Blocker]
WA to skip HGMD check can be removed by including SaNvs vars in this
module scope (fixed).

Hsd-es-id: 1409512492
Original commit date: Wed Aug 21 22:39:41 2019 -0700
Change-Id: I719b9deb0a836d65a8d7803cff75031784222973
Original commit hash: 76efa8ed82ecb8267d7eb12f895cc3ce5dafb770

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/Sa.asl
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaAcpi.c
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglURvpRtd3.asl

================================================================================ 
Commit: 6170e66f00097b9a2f53dfcc693666e149b6e47f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:56:53 2019 -0700 
-------------------------------------------------------------------------------- 
TGL_Y AEP - MRC Failure due to Channel 1 Byte 4
- updating SPD for AEP boards

Hsd-es-id: 1409739053
Original commit date: Wed Aug 21 23:01:32 2019 -0700
Change-Id: Ib36e9a5a96d13bdfcc82f1fb18e275a9e513f1ad
Original commit hash: 3cece7ba5282782716b8754f58fbe408c3e3d4e2

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Library/PeiBoardConfigLib/PeiSpdTables.c

================================================================================ 
Commit: f0cff9520a94d23e084e460f9d80f08001024db6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:56:46 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Thu Aug 22 09:07:21 2019 -0700
Original commit date: Thu Aug 22 09:07:21 2019 -0700
Original commit hash: a8869b19c938fba7dbe72914fe722596a0efe848

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: d6bbcaaad5d567d30d6a86b223927f911299d4b6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:56:34 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/TigerLakeBoardPkg/TigerLakeFspPkg: Hybrid storage support commit broke FSP Dispatch mode booting.

New added PCD(PcdHybridStorageLocation) was not defined as DynamicEx type (FSP Binary can only consume DynamicEx, not Dynamic)

Hsd-es-id: 1607655968
Original commit date: Thu Aug 22 12:43:40 2019 +0800
Change-Id: Idfc582a9e7b5814691465017852dd9c510367ae2
Original commit hash: 67b8ac70c2946462e45764735cc35046501592d0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/RocketLake/RocketLakeSiliconPkg.dsc
ClientOneSiliconPkg/Product/TigerLake/TigerLakeSiliconPkg.dsc
ClientOneSiliconPkg/SiPkg.dec
TigerLakeBoardPkg/BoardPkgPcd.dsc
TigerLakeFspBinPkg/TigerLakeFspPcds.dsc
TigerLakeFspPkg/TigerLakeFspPcds.dsc
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf

================================================================================ 
Commit: 7ea72c11243fa57c0e55b03167c69e312b1cba9f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:56:23 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL][A0][PEG60] Request BIOS to program/update the pcie register (gates alpha, ES1)

Hsd-es-id: 1607658399

Original commit date: Wed Aug 21 23:11:07 2019 +0530
Change-Id: I2ccb0ee10b44d04fc7b41329c63179db47464c75
Original commit hash: 2b1b40cb558c774a4446e7d1afc08573d4599179

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/Include/Register/CpuPcieRegs.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c

================================================================================ 
Commit: f966549ceb66c87a965d9d9aae2e803414c16895 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:56:20 2019 -0700 
-------------------------------------------------------------------------------- 
Recipe write format to be changed from filed to register write

Hsd-es-id: 1607630705

Original commit date: Mon Aug 12 11:09:41 2019 +0530
Change-Id: I507a8bb30392a3cf5fbd4bbaff51905427e764fd
Original commit hash: 359801cd1b7507d90de694ed2209ee15bf271f09

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLib/PeiCpuPcieDekelInitLib.c

================================================================================ 
Commit: 813765d55614a18a20217e2b93f4894c4b17aa08 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:56:07 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Thu Aug 22 01:29:40 2019 -0700
Original commit date: Thu Aug 22 01:29:40 2019 -0700
Original commit hash: f2c45f348456fa05e4344ececb87b53af4d3d379

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 8acf28f1d675b314e2148e6c6e602f884a366535 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:56:04 2019 -0700 
-------------------------------------------------------------------------------- 
GPIO Enable USB OC Assert

Adding missing Ports for OC mapping tables for TGL-Y platforms

Hsd-es-id: 1409620784
Original commit date: Mon Aug 5 09:31:01 2019 +0200
Change-Id: I551f453931f089ce15345a37c837e0071d2dc9c9
Original commit hash: 5fab8b98966937ceefdc49620e5594d01157ac12

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PchUsbOcMappingTable.c

================================================================================ 
Commit: 68309865cd9af82bc404c0fcf01e00b53353f89f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:55:57 2019 -0700 
-------------------------------------------------------------------------------- 
TigerLakeFspPkg/BuildFv.sh: Set toolchain variable

Set the toolchain varibale as per input argument.
This allows to support external toolchain references

Hsd-es-id: 1607657817

Original commit date: Wed Aug 21 17:01:04 2019 +0530
Change-Id: I7e026c57242773aad40031efc34e0a55fe4cedca
Original commit hash: 59be71fe6e55f5551181c8e49ac33d55a7c9c6b4

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/BuildFv.sh

================================================================================ 
Commit: 0e00a29a5088a73a9eb2b20075563cce110605bc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:55:54 2019 -0700 
-------------------------------------------------------------------------------- 
Remove CpRcPkg dependencies from ClientOneSiliconPkg

Original commit date: Tue Aug 20 11:44:47 2019 +0200
Change-Id: I07e09914e8d3b7cfdc3a84ac841ff8dddfabc807
Original commit hash: d76fa3ffe3d65353615aecbd53495a68c78c28aa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/PeiMeLibVer3.inf
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/PeiMeInitLibVer3.inf

================================================================================ 
Commit: 44f124eaf60d653a5f9e0e99193b1b0760a02f4b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:55:38 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL_U]CRB BIOS[TGL_U A2:Debug bios hangs at PC:dd00 with baud rate 9600/19200.

Add DxeCoreSerialPortParameterLib and PeiSerialPortParameterLib which from CML platform to replace BaseSrialPortLib in PEI/DXE/SMM phase.

Hsd-es-id: 1507299593
Original commit date: Wed Aug 21 17:22:23 2019 +0800
Change-Id: I24615afd9f3427222b191a93e0c6d5b57e1f7cf6
Original commit hash: c64cf1dc07b2cd64e6f05945f4fc2f6c20fb0396

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakePlatSamplePkg/Library/DxeCoreSerialPortParameterLib/DxeCoreSerialPortParameterLib.c
TigerLakePlatSamplePkg/Library/DxeCoreSerialPortParameterLib/DxeCoreSerialPortParameterLib.inf
TigerLakePlatSamplePkg/Library/PeiSerialPortParameterLib/PeiSerialPortParameterLib.c
TigerLakePlatSamplePkg/Library/PeiSerialPortParameterLib/PeiSerialPortParameterLib.inf

================================================================================ 
Commit: be32b068d6e7a0faae3666111e0de1e51b2ddc88 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:55:23 2019 -0700 
-------------------------------------------------------------------------------- 
[JSL+] For ICP-N, correct the FIA Lane to PCIe Root Port Mapping
Unit Test :
 1.Bios is booting fine after changes.
 2.NVMe is enumarated with this changes

Hsd-es-id: 1607617061
Original commit date: Mon Aug 19 19:09:53 2019 +0530
Change-Id: I0f9d1907f85f46f14d9d09caaaa1f7d644b09c88
Original commit hash: a25a7ccb733a3d823627aed4a66c23cc3c4c6ca8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PchFiaLibVer1.c
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PeiPchFiaLibVer1.inf

================================================================================ 
Commit: d45766f02fc299d028343993a688069180a19460 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:55:15 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL] Remove useless definition

  Remove useless definition in PeiSaPolicyBoardConfig.c

Hsd-es-id: 1507331731
Original commit date: Tue Aug 20 14:49:00 2019 +0800
Change-Id: I2690b187eb51a150bfaa129673acafe297622a75
Original commit hash: 4dabcf422de3b2951dfbb357a6105273f38b5112

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiSaPolicyBoardConfig.c

================================================================================ 
Commit: e1a6f2602841f16d3838119c1cf1c873068cd4d1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:54:57 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Aug 22 04:02:07 2019 +0000
Original commit date: Thu Aug 22 04:02:07 2019 +0000
Original commit hash: 75dfb6c3b13b9b7f8d7b00bf409ca4b81363f2ea

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0e5011bb3cf354d7d0cfea2fcbaf03bf7668dedc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:54:50 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL] Change S5 wake up control in BIOS setup.

This is an existing fetaure, but needed to provide System wake timimgs hr::min::sec only from BIOS Setup.
Providing this Waketiming control to OSPM enviromnent so that so thatany Tool from OS can set up the Wake up time from S5 via RTC
(cherry picked from commit b8293ee8b68a61e1e7ca38919327059758a8765a)

Hsd-es-id: 1607576839 1606794170
Original commit date: Mon Aug 19 16:16:04 2019 +0800
Change-Id: I3927a0c3a1b8f943b1c3cc295c26afe43e66338c
Original commit hash: 984017422a39b4b204bd20fe5b5506bde69da905

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PlatformInitAdvancedSmm.c
TigerLakePlatSamplePkg/Setup/AcpiSetup.hfr
TigerLakePlatSamplePkg/Setup/AcpiSetup.uni

================================================================================ 
Commit: 40082f4c174bde93ccd92ab0b55453fa19f32c7b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:54:47 2019 -0700 
-------------------------------------------------------------------------------- 
[C1S] Disable full MRC trace message in run time and build time

1. Provide setup option to turn off MRC trace message in run time.
2. Provide PcdMrcTraceMessageSupported to remove MRC trace message in build time.

Hsd-es-id: 2202770236
Original commit date: Wed Aug 21 12:31:49 2019 +0800
Change-Id: I0f9dcefa954cdbea2b4e51c0371221f7016460cb
Original commit hash: 782c93787fca55c1ee029583ea63ba3e968ebcd3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFspRkl.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibRkl.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
ClientOneSiliconPkg/Product/RocketLake/RocketLakeSiliconPkg.dsc
ClientOneSiliconPkg/Product/RocketLake/SiPkgBuildOption.dsc
ClientOneSiliconPkg/Product/TigerLake/SiPkgBuildOption.dsc
ClientOneSiliconPkg/Product/TigerLake/TigerLakeSiliconPkg.dsc
ClientOneSiliconPkg/SiPkg.dec
TigerLakeBoardPkg/BoardPkgConfig.dsc
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
TigerLakeFspPkg/TigerLakeFspPkgConfigOverride.dsc
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Include/Setup.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSiPolicyUpdate.c
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c
TigerLakePlatSamplePkg/Setup/Setup.inf
TigerLakePlatSamplePkg/Setup/StatusCodeSetup.hfr
TigerLakePlatSamplePkg/Setup/StatusCodeSetup.uni

================================================================================ 
Commit: 232079a0334b397c0ead69706f2f7f40c3ce1317 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:54:32 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL][CPU Convergence] Convert BIOS MSR definitions from macros to structure format

- Align Client MSR register from macro format to be structure format
- Align header file (xxxMsr.h) naming convention to be consistent between Client and Server

Hsd-es-id: 1409279152
Original commit date: Fri Aug 9 13:23:18 2019 +0800
Change-Id: I568a9affe9ee229b60357d053cc6c5153b466cef
Original commit hash: 661aefce06927af68e6f336de0d2907a53631baa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/Register/AdlMsr.h
ClientOneSiliconPkg/Cpu/Include/Register/ArchMsr.h
ClientOneSiliconPkg/Cpu/Include/Register/CommonMsr.h
ClientOneSiliconPkg/Cpu/Include/Register/RklMsr.h
ClientOneSiliconPkg/Cpu/Include/Register/TglMsr.h

================================================================================ 
Commit: aaa30314332975c7ffdb6ae394e29468cc39f208 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:54:06 2019 -0700 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg/MultiBoardInit: Add SkuID support to MultiBoardInitLib

Add SkuID, sub SkuID support to BoardPkg.dsc and add SkuID check
to MultiBoardInit library for PreMem, PostMem, Dxe, and Acpi.
Set SkuID at TglXBoardDetect() based on BoardIDs.
This commit is part of the SkuID implementation for creating default variables.

Hsd-es-id: 1507015144
Original commit date: Wed Aug 21 02:41:53 2019 -0700
Change-Id: Ic104aa0ffcdb49e80908e4c80d9b7123dcff4a02
Original commit hash: b659d8a1e5e683a273fd265de0732912c13ced8c

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakeBoardPkg/Include/PlatformBoardId.h
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardAcpiLib/BaseMultiBoardAcpiSupportLib.c
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitLib.c
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiDetect.c
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.c
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardAcpiLib/BaseMultiBoardAcpiSupportLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiDetect.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardAcpiLib/BaseMultiBoardAcpiSupportLib.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitLib.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiDetect.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.c

================================================================================ 
Commit: 753b2a376140541fad11d868d3e0480a4b421e12 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:54:02 2019 -0700 
-------------------------------------------------------------------------------- 
[2LM-PMEM]For ADL A0 and TGL P0, CAPID0_A[8] to indicate 2LM_SUPPORT.

Hsd-es-id: 1607572071
Original commit date: Tue Aug 20 16:08:25 2019 -0700
Change-Id: I3fee6ef5e4aeec02ca9a297191abfb3f87d2e405
Original commit hash: 0cb1928a11cc473255dd993951bcd62178480074

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/TwoLm/Include/Library/PeiDxeSmmTwoLmLib.h
ClientOneSiliconPkg/IpBlock/TwoLm/Library/PeiDxeSmmTwoLmLib/PeiDxeSmmTwoLmLib.c
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/PeiSaInitLib.inf
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/PeiSaInitLibFsp.inf
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInitPreMem.c
TigerLakePlatSamplePkg/Setup/Setup.c

================================================================================ 
Commit: 00c32d71ef2561ca9186349e144557b335389d27 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:53:49 2019 -0700 
-------------------------------------------------------------------------------- 
Intel logo is not seen while booting to OS.

Intel\TigerLakeBoardPkg\Library\PeiReportFvLib\PeiReportFvLib.c
 - move conditional statement block earlier so PcdFlashFvAdvancedBase will get loaded earlier.

Hsd-es-id: 1607594368
Original commit date: Mon Aug 19 12:11:04 2019 -0700
Change-Id: I2c1490e3f64be5cf59b9620720d1b2c9d7c29c6f
Original commit hash: 6897ce06d67e82053a2ed63846ef2380968561d7

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Library/PeiReportFvLib/PeiReportFvLib.c

================================================================================ 
Commit: e37643ca58e937f0e7460ae54c5b1a852b945336 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:53:21 2019 -0700 
-------------------------------------------------------------------------------- 
TGL: Request for BIOS setup options

Adding Local Tx Coefficients Override PreCursor and PostCursor

Hsd-es-id: 1409506382

Original commit date: Fri Jul 26 17:41:38 2019 +0530
Change-Id: I69e0f64c69af17f0991b77728ccf5732ce6ca80b
Original commit hash: 37c7b23a191ef5ec55199cedeb8b150043459587

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/Include/Library/CpuPcieInfoLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoLib/CpuPcieInfoLibTgl.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c

================================================================================ 
Commit: 09c14392ef4b9bd34d0d129f093f67232d33d553 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:53:17 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL]Change the BIOS default path to enable BT offload for integrated bluetooth and disabled for discrete bluetooth for TGL

Added WA to enable enable BT audio offload for integrated bluetooth and disabled for discrete bluetooth for PCH A0/Z0

Hsd-es-id: 220802806
Original commit date: Tue Jul 30 00:04:57 2019 -0700
Change-Id: I09ba7c5c7b6a42e84fd19e827864f0b1d74ff74f
Original commit hash: 98f728494b6beb3dfbc0eaa0065e1b7e1bffb663

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeUBoards/Include/TigerLakeUBoardConfigPatchTable.h
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
TigerLakeBoardPkg/TigerLakeYBoards/Include/TigerLakeYBoardConfigPatchTable.h
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf

================================================================================ 
Commit: 25f27109670a491dc25aa3ebde6a04266ae2a7bc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:53:13 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Wed Aug 21 09:16:50 2019 -0700
Original commit date: Wed Aug 21 09:16:50 2019 -0700
Original commit hash: ae21df7120645d8ce2b0cf8da0b5f638fb4b5573

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: aec1ebb13d59776342f7952c726e63ca2527a8b1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:52:31 2019 -0700 
-------------------------------------------------------------------------------- 
[JSL+] Fix for external Boot failure.

Added fix to resolve the External boot failure in JSL+.

Hsd-es-id: 1607591260
Original commit date: Tue Aug 20 12:27:50 2019 +0530
Change-Id: I00900f9bf662d995bb4740fb11c6195a923800a7
Original commit hash: 481a5998edf54cf23865036a583c4ab7b0827f22

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 58110ecd1202839dc0bcad7da8e0fe0841e37ea3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:52:15 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Wed Aug 21 00:36:25 2019 -0700
Original commit date: Wed Aug 21 00:36:25 2019 -0700
Original commit hash: 5415b17db7f5dec4048fdcfc057e5ff098859d4c

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: fb7006941f62c82c341f0467728ce726c14221f9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:52:11 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Clear WhiteSpace-Git Auto-Commit [Part 2] CI Replace tab characters with two spaces and trim trailing white space

Wed Aug 21 00:26:20 2019 -0700
Original commit date: Wed Aug 21 00:26:20 2019 -0700
Original commit hash: fe8ed704fb1272b26a9bedf4a3b640ca6c9862a1

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Library/DxeInstallNhltTableLib/NhltConfig.c

================================================================================ 
Commit: cde097210a827cb17bd5ebc269db63b73c9ba4e4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:52:05 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL] Sync EC.c with ICL.

Cherry pick 2 code changes to TGL.
1.IFWI-ICL-B2-Y42/U42: C10 and SLPS0 Values are hitting only 65% with and with out Wifi access Point Connected.
  SHA1 ID: 781ba78c19109236953fe28935911100c509f798
2.Correcting the  data structure of count variavle in  EcCsIoTrapHandler(),to avoid system getting stuck in teh loop incase EC TIMEOUT HAPPENS
  SHA ID: d94efd2d9e88f7e01349f06b78de7c8dda3c623d

Hsd-es-id: 1409514687
Original commit date: Tue Aug 6 10:46:33 2019 +0800
Change-Id: I9cecf61bd1df9facef547907e7b351c70315b594
Original commit hash: 9d89024974d47191b095e4530866f24ec0294cd1

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/EC/EC.c

================================================================================ 
Commit: 7b93b50bae4daeba463ab0e25670da25a3a1d18a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:52:01 2019 -0700 
-------------------------------------------------------------------------------- 
[TCSS] Move ItbtPcieRpLib.h and ItbtPcieRpInitLib.h to IpBlock

Hsd-es-id: 1507363570
Original commit date: Tue Aug 20 14:12:34 2019 +0800
Change-Id: I15cbbae6ec212dbdcdeb94ea13b5f1da108fed43
Original commit hash: 0a43538ec15dce6c82229733082dc0ec69fb5c10

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/Include/Library/ItbtPcieRpLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Library/ItbtPcieRpInitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/Library/PeiDxeSmmItbtPcieRpLib/ItbtPcieRpLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/Library/PeiDxeSmmItbtPcieRpLib/PeiDxeSmmItbtPcieRpLib.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/Library/PeiDxeSmmItbtPcieRpLibNull/ItbtPcieRpLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/Library/PeiDxeSmmItbtPcieRpLibNull/PeiDxeSmmItbtPcieRpLibNull.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiItbtPcieRpInitLib/ItbtPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiItbtPcieRpInitLib/ItbtPcieRpInitLib.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiItbtPcieRpInitLibNull/ItbtPcieRpInitLibNull.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiItbtPcieRpInitLibNull/ItbtPcieRpInitLibNull.inf
ClientOneSiliconPkg/Product/RocketLake/SiPkgCommonLib.dsc
ClientOneSiliconPkg/Product/RocketLake/SiPkgPeiLib.dsc
ClientOneSiliconPkg/Product/TigerLake/SiPkgCommonLib.dsc
ClientOneSiliconPkg/Product/TigerLake/SiPkgPeiLib.dsc
TigerLakeFspPkg/TigerLakeFspPkg.dsc

================================================================================ 
Commit: 47ef3b759dbd2f16d569877e3557389cc1bc5d68 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:51:54 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/SystemAgent - Remove
As part of ClientOneSilicon Package cleanup activites, removing old PeiPcieInitLib.

Hsd-es-id: 1607425624

Original commit date: Tue Jul 30 15:35:45 2019 +0530
Change-Id: I5a4d4c6c830a02efad59d84e4bfa2f6ade7df70b
Original commit hash: c0d871399b5d235644b085102beed0cf01d3cba6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/RocketLake/SiPkgPeiLib.dsc
ClientOneSiliconPkg/Product/TigerLake/SiPkgPeiLib.dsc
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiPcieInitLib/LowLevel/PcieInitLowLevel.c
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiPcieInitLib/PeiPcieInitLib.c
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiPcieInitLib/PeiPcieInitLib.inf
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaDmiInitLib/PeiSaDmiInitLib.c
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaDmiInitLib/PeiSaDmiInitLib.inf
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaPcieDmiLib/PeiSaPcieDmiLib.inf
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaPcieDmiLibNull/PeiSaPcieDmiLibNull.inf
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaPcieInitLib/PeiSaPcieInitLib.inf
TigerLakeFspPkg/TigerLakeFspPkg.dsc

================================================================================ 
Commit: ea1c391f25c185a6efaec2a1aa67287dbd7b2211 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:51:50 2019 -0700 
-------------------------------------------------------------------------------- 
IPU Code removal for RKL

With these code changes, PcdIpuEnable is getting set to FALSE. The code removal part from Platform/FSP folder would be taken care separately.

Hsd-es-id: 1607598506
Original commit date: Tue Aug 20 13:31:41 2019 +0530
Change-Id: Iffe7e51d7652c4ef42ab7b6ba107d9f2eef9c0b7
Original commit hash: c3290ac2e97374062d20fa1faf2239e8a16510ae

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdInitLib/PeiVtdInitLib.inf
ClientOneSiliconPkg/Product/RocketLake/SiInit/Pei/SiInit.inf
ClientOneSiliconPkg/Product/RocketLake/SiInit/Pei/SiInitFsp.inf
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInit.inf
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInitFsp.inf
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/PeiSaInitLibFsp.inf

================================================================================ 
Commit: ff50f76a6263ddf81daf8ac97354ee38ed7a909f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:51:38 2019 -0700 
-------------------------------------------------------------------------------- 
Ament TGL H patch config table to keep it consistent with current design

updating the TGL-H Config table so this change doesnt break it.

Hsd-es-id: https://hsdes.intel.com/appstore/article/#/2208220087

Original commit date: Tue Aug 20 16:10:19 2019 -0700
Change-Id: I3e22bb56bf5c7023b9e109fdf49e5b822ce047bc
Original commit hash: ec4af03ff4ba7918b4863d9241ccca871e8ba891

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeHBoards/Include/TigerLakeHBoardConfigPatchTable.h
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Dxe/TigerLakeHBoardConfigPatchTable.h
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/TigerLakeHBoardConfigPatchTable.h

================================================================================ 
Commit: 56bdbd98bc8cb93b1bebbfc3de0e66e67f712704 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:51:19 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL-U][A2][Daily CI][Regression] : "9CAD" hang is observed while booting to OS with V2342.

Fixed clkreq programming with hybrid storage device support.

Hsd-es-id: 1607652839

Original commit date: Tue Aug 20 10:54:40 2019 -0700
Change-Id: I7cfa63079d052f151e7d9e9ce39d7e8d558f48fd
Original commit hash: 2242dc6d1ce413aa93de86a5db07ca489d0f9355

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPchPcieClocksLib.h
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiHybridStorageLib/PeiHybridStorageLib.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInit.c

================================================================================ 
Commit: dceb69c76a686cf37c1cc928c6d8f2e4d8902720 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:51:10 2019 -0700 
-------------------------------------------------------------------------------- 
Revert[TGL LP][PCIe]RTD3 flow broken in recent BIOS versions

This reverts commit 24eb8f00c11b86114df961ded71865c1e99bf6ae.
Changes caused BSOD issue

Hsd-es-id: 1409512492

Original commit date: Tue Aug 20 18:10:54 2019 -0700
Change-Id: Ieacd717cf643dcf13c70c430e9b787010f189595
Original commit hash: 6555c431e7d65154a9b3fa9a5650dee20189562f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglURvpRtd3.asl

================================================================================ 
Commit: b256b07b6ed680842514749abf304c543c887fbd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:51:05 2019 -0700 
-------------------------------------------------------------------------------- 
ADL PCH IP

Phase 1 - Add Device ID support

Hsd-es-id: 1409220497
Original commit date: Mon Aug 12 17:25:52 2019 -0700
Change-Id: I908b9a9447fe40ee8ed73ecacca4c9b21f40174e
Original commit hash: d1c72ffcf22dc7089ec606bdfc8d1d0fba1174c0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/Include/Library/PchInfoLib.h
ClientOneSiliconPkg/Pch/Include/Register/PchRegsLpcAdl.h
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLib.c
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibAdl.c
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PeiDxeSmmPchInfoLibAdl.inf

================================================================================ 
Commit: 8fa643a4680d93221f1513886e9ab01298c89d2b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:50:55 2019 -0700 
-------------------------------------------------------------------------------- 
Enable Intel Dynamic Tuning by default

This change is required to enable Dynamic Tuning ingredient by default for TGL Program

Hsd-es-id: https
Original commit date: Mon Aug 19 22:44:08 2019 -0700
Change-Id: I58f965ec02ff62beb9b725eeb77b9a6c569490ac
Original commit hash: 0b865b42fbd0738896add48dc2f84cdc67e45fb8

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeHBoards/Include/TigerLakeHBoardConfigPatchTable.h
TigerLakePlatSamplePkg/Setup/PlatformSetup.hfr

================================================================================ 
Commit: e0ae0d6af45717e1b5e437056b4f9cf860fe02b3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:50:52 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL LP][PCIe]RTD3 flow broken in recent BIOS versions [Alpha Blocker]
WA to skip HGMD check can be removed by including SaNvs vars in this
module scope (fixed).

Hsd-es-id: 1409512492
Original commit date: Fri Aug 16 13:37:29 2019 -0700
Change-Id: Ie32e4a8421edc7cb05376da4044fffe1162fa018
Original commit hash: 24eb8f00c11b86114df961ded71865c1e99bf6ae

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglURvpRtd3.asl

================================================================================ 
Commit: 366e24077dce2d88442ac29f7a70faf6df58accd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:49:50 2019 -0700 
-------------------------------------------------------------------------------- 
Cypresscove CPUID support

Adding RKL-S CPUID

Hsd-es-id: 1409808848
Original commit date: Wed Aug 14 11:18:49 2019 -0700
Change-Id: Iedfabac89cd07bbe7fdc3639bae8f15bdd1d2d99
Original commit hash: 25bc457e9661639ea88fae0371d9076e797163ab

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
ClientOneSiliconPkg/Fru/RklCpu/Include/Register/SaRegsHostBridge.h

================================================================================ 
Commit: 651cff4b9904ea71674bd9919979b1c2b1667e48 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:49:43 2019 -0700 
-------------------------------------------------------------------------------- 
TigerlakeBoardPkg: [TGL][IOTG] Fix Flashmap build error for embedded bios build

Fix Flashmap build error for embedded bios build.

Hsd-es-id: 1507364478
Original commit date: Tue Aug 20 18:31:57 2019 +0800
Change-Id: I6860a5abf78ad77f90ea684923cbd7e21af90626
Original commit hash: 0efed2146c29dd271eb16ecf6a49c50a3248ec12

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Include/Fdf/FlashMapEmbeddedInclude.fdf

================================================================================ 
Commit: 8aa1b63785824e8a9d70b4b6e3e298eb3674189c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:49:27 2019 -0700 
-------------------------------------------------------------------------------- 
Move VtdRegs.h file to includePrivate from Include folder

Hsd-es-id: 1607591280

Original commit date: Tue Aug 6 15:36:22 2019 +0530
Change-Id: I1452fddead55cfaaaa26bb8239dd91d552683f01
Original commit hash: 3fafb24996b0cf543d2aebafeea54d89fee01d93

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/RklCpu/IncludePrivate/Register/VtdRegs.h
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/VtdRegs.h
ClientOneSiliconPkg/Include/ConfigBlock/Vtd/VtdConfig.h
ClientOneSiliconPkg/Include/Library/VtdInfoLib.h
ClientOneSiliconPkg/IpBlock/Vtd/IncludePrivate/VtdDataHob.h
ClientOneSiliconPkg/IpBlock/Vtd/Library/PeiDxeSmmVtdInfoLib/PeiDxeSmmVtdInfoLib.inf
ClientOneSiliconPkg/IpBlock/Vtd/Library/PeiDxeSmmVtdInfoLib/VtdInfoLib.c
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiPolicyUpdatePreMemLib.inf
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/HstiIhvDxe.h
TigerLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/HstiIhvDxe.inf
TigerLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/IntegratedDeviceDmaProtection.c
TigerLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureMemoryMapConfiguration.c
TigerLakePlatSamplePkg/Features/VTd/PlatformVTdInfoSamplePei/PlatformVTdInfoSamplePei.c
TigerLakePlatSamplePkg/Features/VTd/PlatformVTdInfoSamplePei/PlatformVTdInfoSamplePei.inf
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c

================================================================================ 
Commit: 9ea3938078d84673c4897c5dca745cd0c807e620 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:49:20 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL][NHLT] Update of Dmic configuration

TGL DMIC configuration update

Hsd-es-id: 1808272931
Original commit date: Tue Aug 13 16:46:05 2019 +0200
Change-Id: I7d285557cd8fef9d30a33b8c1cb7f8273a47cd7c
Original commit hash: c60deaca673ee7c35514fcbfde846c35ed9affa1

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Library/DxeInstallNhltTableLib/NhltConfig.c

================================================================================ 
Commit: 7a20d829fdf3da37b1a6c031ae0f2107661a248f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:49:10 2019 -0700 
-------------------------------------------------------------------------------- 
Add EBG support and detection to PchRasLib

Added support for EBG and TGL in PchRasLib which was moved to C1S

Hsd-es-id: 1808145375
Original commit date: Tue Jul 30 09:31:18 2019 +0200
Change-Id: I3a41527a4fa4d8590795ebc660d300cf34193efc
Original commit hash: 0b5ba589db134e7a55c8ebd6c3f7a737bf2c1004

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglPch/PeiLib.dsc
ClientOneSiliconPkg/Fru/TglPchEmbedded/PeiLib.dsc
ClientOneSiliconPkg/IpBlock/Ieh/Include/Register/IehRegs.h
ClientOneSiliconPkg/IpBlock/Ieh/Include/Register/IehVer2Regs.h
ClientOneSiliconPkg/IpBlock/Ieh/Include/Register/IehVer3Regs.h
ClientOneSiliconPkg/IpBlock/Ieh/IncludePrivate/Library/PeiIehInitLib.h
ClientOneSiliconPkg/IpBlock/Ieh/LibraryPrivate/PeiIehInitLib/PeiIehInitLib.c
ClientOneSiliconPkg/IpBlock/Ieh/LibraryPrivate/PeiIehInitLib/PeiIehInitLibVer2.c
ClientOneSiliconPkg/IpBlock/Ieh/LibraryPrivate/PeiIehInitLib/PeiIehInitLibVer2.inf
ClientOneSiliconPkg/IpBlock/Ieh/LibraryPrivate/PeiIehInitLib/PeiIehInitLibVer3.c
ClientOneSiliconPkg/IpBlock/Ieh/LibraryPrivate/PeiIehInitLib/PeiIehInitLibVer3.inf
ClientOneSiliconPkg/Pch/Include/Library/PchRasLib.h
ClientOneSiliconPkg/Pch/Library/DxeSmmPchRasLib/DxeSmmPchRasLibVer2.inf
ClientOneSiliconPkg/Pch/Library/DxeSmmPchRasLib/DxeSmmPchRasLibVer3.inf
ClientOneSiliconPkg/Pch/Library/DxeSmmPchRasLib/PchRasLibCommon.c
ClientOneSiliconPkg/Pch/Library/DxeSmmPchRasLib/PchRasLibVer2.c
ClientOneSiliconPkg/Pch/Library/DxeSmmPchRasLib/PchRasLibVer3.c
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dsc

================================================================================ 
Commit: c9dbfec08973e7c7de6afe07e7e282ad95ea7e8d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:48:53 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Tue Aug 20 01:28:32 2019 -0700
Original commit date: Tue Aug 20 01:28:32 2019 -0700
Original commit hash: 46246ce4a65ccea2e9c673573e1686aa407da2f6

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: ada6fd9f1556aaee71ce1174bbda8283101a3c92 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:48:47 2019 -0700 
-------------------------------------------------------------------------------- 
Remove BP core version information.

Hsd-es-id: 1607616652
Original commit date: Tue Aug 13 11:19:32 2019 +0800
Change-Id: Iad9b4f2d2b27ca4cc8ee5dfe0c46f207f2cf55f4
Original commit hash: d907bdb7fee44a0abb83214de0b613174ce9e17b

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/Setup.uni

================================================================================ 
Commit: 998e12b61a7103269ad3411bfb005ce5f0eebe96 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:48:43 2019 -0700 
-------------------------------------------------------------------------------- 
Remove BP Core Version references under BIOS information in BIOS page and from FVI entries

Hsd-es-id:  2208018908
Original commit date: Fri Aug 16 17:18:10 2019 +0800
Change-Id: Iba2b1d8aa3cdbbbd2d4101f1158df67def586851
Original commit hash: d00995fd15e186cf66de8e7702c18d01725dd688

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/ClientCommonPkg.dec

================================================================================ 
Commit: 3b1c233c3c422277d23a204b902057d5fe1feb43 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:48:17 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL] Remove duplicate header file in Platfomr PKG.

  Remove duplicate header files that already exist in board PKG.

Hsd-es-id: 1507331731
Original commit date: Thu Aug 15 17:58:17 2019 +0800
Change-Id: I76446898a01e74f4bda7ceb521c08364ecec8dda
Original commit hash: c90aa03b3537a31c2b91a57d2b2b5ad1dea879a4

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Include/PlatformBoardId.h
TigerLakePlatSamplePkg/Include/Library/BoardConfigLib.h
TigerLakePlatSamplePkg/Include/Library/PeiDxeBoardIdsLib.h
TigerLakePlatSamplePkg/Include/PlatformBoardConfig.h
TigerLakePlatSamplePkg/Include/PlatformBoardId.h
TigerLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiSaPolicyBoardConfig.c

================================================================================ 
Commit: cdb8d857171714966e97856d39393c18c9849cde 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:48:04 2019 -0700 
-------------------------------------------------------------------------------- 
[WWAN] _DSM with function 0(Query) impementation is not as per the ACPI Spec.

_DSM with function 0 Query should return the supported functions in a BitMap.

Hsd-es-id: 1607631393
Original commit date: Fri Aug 16 16:59:09 2019 +0800
Change-Id: I7041ba1da52f4866d1915c1a0dbae4175208f139
Original commit hash: ee8981ee9c05d27c7bdd84f1c8eaab96ec53816c

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglUErbRtd3.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglURvpRtd3.asl

================================================================================ 
Commit: 11afb2b9e4fbc578b93574c10a96e484dcbaeaee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:47:38 2019 -0700 
-------------------------------------------------------------------------------- 
Move VMD register header from Include to IncludePrivate in FRU.
Added public APIs to get VMD Info.
Removed VMD Platform code from JasperLake.

Hsd-es-id: 1409769375
Original commit date: Tue Jul 30 14:43:59 2019 -0700
Change-Id: I2d2118bf8250960f1dba86b0d202dc57b1e9c8ad
Original commit hash: e5257c65e90bf8b656215dddfbc08c9986acc0c7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/RklCpu/CommonLib.dsc
ClientOneSiliconPkg/Fru/RklCpu/IncludePrivate/Register/VmdRegs.h
ClientOneSiliconPkg/Fru/TglCpu/CommonLib.dsc
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/VmdRegs.h
ClientOneSiliconPkg/IpBlock/Vmd/Include/Library/VmdInfoLib.h
ClientOneSiliconPkg/IpBlock/Vmd/Library/VmdInfoLib/VmdInfoLib.c
ClientOneSiliconPkg/IpBlock/Vmd/Library/VmdInfoLib/VmdInfoLib.inf
ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdInitLib/PeiVmdInit.c
ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdInitLib/PeiVmdInitLib.inf
ClientOneSiliconPkg/Product/RocketLake/SiInit/Dxe/IncompatiblePciDeviceSupport.c
ClientOneSiliconPkg/Product/TigerLake/SiInit/Dxe/IncompatiblePciDeviceSupport.c
ClientOneSiliconPkg/SiPkg.dec
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaAcpi.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.inf
TigerLakeFspPkg/TigerLakeFspPkg.dsc
TigerLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/HstiIhvDxe.inf
TigerLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureCpuConfiguration.c
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/PlatformData.c
TigerLakePlatSamplePkg/Setup/SaSetup.c
TigerLakePlatSamplePkg/Setup/Setup.c
TigerLakePlatSamplePkg/Setup/Setup.inf

================================================================================ 
Commit: fc575851009f4ed00b3e119964a951c46eb7a8fa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:47:18 2019 -0700 
-------------------------------------------------------------------------------- 
TigerLake A0 Unified (uCode+Punit) Production Patch 0x28

Update TGL Ax with Patch 0x28

Hsd-es-id: 2208204836

Original commit date: Fri Aug 16 10:28:05 2019 -0700
Change-Id: Icf0ab2fc738fc3d0ecc632ce8a1ac8a80e046202
Original commit hash: bc8adf6d1e5255ad127ff962ecaa08612391e174

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 1e29fe6311161c284fc09b946167338f94eb6147 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:47:05 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Aug 19 22:04:10 2019 +0000
Original commit date: Mon Aug 19 22:04:10 2019 +0000
Original commit hash: f90c87e97591d2e576c5d9a5a06883985946798c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 31594c947f6421f1afd78fd50a6f64ba158481fc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:47:02 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit:[TGL][MRC] Save and restore ForceRxOn and TxPiOn for ECT 2D and 1D sweeps

ForceRxOn and TxPiOn are set to 1 during Phyinit. ECT sets and resets these bits during the training but doesnt restore them back
to phyinit values.

Hsd-es-id: <1409809974>
Original commit date: Thu Aug 15 14:38:34 2019 -0700
Change-Id: I6b98b1aa659c2d20b369422e68cce98d35b76431
Original commit hash: d88783342c9360ee8c5ffec2b85def97a6541be2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

================================================================================ 
Commit: 4636a0eaf8e29c0fa751000e5d04d801a6e42546 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:46:55 2019 -0700 
-------------------------------------------------------------------------------- 
Adopting Optane Memory Hybrid Modules(TGL platform)

Added support for hybrid storage devices.
Created a new library for all hybrid storage related functions and provided a policy to either enable or disable support for Hybrid storage device.

Hsd-es-id: 2207826121

Original commit date: Wed Aug 7 13:03:19 2019 -0700
Change-Id: I8e905135af269e5681a8a88bb8cb67e3cb0c2c70
Original commit hash: c67cad43553f24dd58f57ac1f71b6958719c9e43

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglPch/PeiLib.dsc
ClientOneSiliconPkg/Include/ConfigBlock/HybridStorage/HybridStorageConfig.h
ClientOneSiliconPkg/Include/IccMsgs.h
ClientOneSiliconPkg/Include/Library/PeiMeLib.h
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciMsgPeiLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPcieRpInitLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLibVer1.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLibVer2.inf
ClientOneSiliconPkg/IpBlock/Rst/IncludePrivate/Library/PeiHybridStorageLib.h
ClientOneSiliconPkg/IpBlock/Rst/IncludePrivate/Library/PeiHybridStoragePolicyLib.h
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiHybridStorageLib/PeiHybridStorageLib.c
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiHybridStorageLib/PeiHybridStorageLib.inf
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiHybridStoragePolicyLib/PeiHybridStoragePolicyLib.c
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiHybridStoragePolicyLib/PeiHybridStoragePolicyLib.inf
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPrivateLib/PeiRstPrivateLib.c
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPrivateLib/PeiRstPrivateLib.inf
ClientOneSiliconPkg/Library/PeiSiPolicyLib/PeiSiPolicyLib.c
ClientOneSiliconPkg/Library/PeiSiPolicyLib/PeiSiPolicyLib.inf
ClientOneSiliconPkg/Library/PeiSiPolicyLib/PeiSiPolicyLibrary.h
ClientOneSiliconPkg/Pch/Include/PchPolicyCommon.h
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInit.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspIcl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspTgl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibIcl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibTgl.inf
ClientOneSiliconPkg/Product/RocketLake/RocketLakeSiliconPkg.dsc
ClientOneSiliconPkg/Product/RocketLake/SiPkgPeiLib.dsc
ClientOneSiliconPkg/Product/TigerLake/SiPkgCommonLib.dsc
ClientOneSiliconPkg/Product/TigerLake/SiPkgPeiLib.dsc
ClientOneSiliconPkg/Product/TigerLake/TigerLakeSiliconPkg.dsc
ClientOneSiliconPkg/SiPkg.dec
TigerLakeBoardPkg/BoardPkgConfig.dsc
TigerLakeBoardPkg/BoardPkgConfigDefault.dsc
TigerLakeBoardPkg/BoardPkgPcd.dsc
TigerLakeFspBinPkg/TigerLakeFspPcds.dsc
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
TigerLakeFspPkg/TigerLakeFspPcds.dsc
TigerLakeFspPkg/TigerLakeFspPkg.dsc
TigerLakeFspPkg/TigerLakeFspPkgConfig.dsc
TigerLakeFspPkg/Upd/FspsUpd.dsc
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
TigerLakePlatSamplePkg/Setup/PchSetup.hfr
TigerLakePlatSamplePkg/Setup/PchSetup.uni

================================================================================ 
Commit: 92a1333e5dc702d8b525cd0091899fa6ba76d283 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:46:47 2019 -0700 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg/PeiMultiBoardInitPreMemLib: Run GetBoardConfig in IsTglX when BoardId is not set

We don't want to call GetBoardConfig(), where reading EC, for every SKU, U/Y/H unnecessarily.
This commit makes GetBoardConfig() run only when BoardId is not set yet,
which saves time for reading EC.
Also moves WakeUpEC() to GetBoardConfig() so we should save the time for it as well.

Hsd-es-id: 2208188230
Original commit date: Mon Aug 12 22:38:25 2019 -0700
Change-Id: Ie309a74d2d410fd1d44b12585f4c3d3afc8dabbf
Original commit hash: aae0a1e0341a7199ba939229f42c50a21dfefdbc

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiDetect.c
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiDetect.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiDetect.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.c

================================================================================ 
Commit: b4ddd0c85c0cf8124d1a4ded135728b13383822b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:46:11 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Mon Aug 19 09:10:11 2019 -0700
Original commit date: Mon Aug 19 09:10:11 2019 -0700
Original commit hash: 89381664880d549d340083a7b9609dd22ca67a30

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 90374697f3c228780697002f74147f32bd9a04b7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:45:56 2019 -0700 
-------------------------------------------------------------------------------- 
Remove redundant override path and tag

ClientCommonPkg: redundant override tag
ClientOneSiliconPkg: redundant override path
TigerLakeBoardPkg: redundant override path and tag

Hsd-es-id: N/A
Original commit date: Fri Aug 16 13:25:58 2019 +0800
Change-Id: Iadfe81585933e7b21155099704dbb12226a5e16d
Original commit hash: f93f969aa962a4fe4e276545bc99e347e97e3ac1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/ClientCommonPkg.dec
ClientCommonPkg/Override/RoyalParkCommonOverride.md
ClientCommonPkg/Universal/HddPassword/Dxe/HddPasswordDxe.c
ClientCommonPkg/Universal/HddPassword/Dxe/HddPasswordDxe.inf
ClientOneSiliconPkg/Product/RocketLake/RocketLakeSiliconBuild.bat
ClientOneSiliconPkg/Product/TigerLake/TigerLakeSiliconBuild.bat
ClientOneSiliconPkg/SiPkg.dec
TigerLakeBoardPkg/BuildIafw.sh
TigerLakeFspPkg/BuildFv.cmd

================================================================================ 
Commit: 1174f452ba4bc457c0eb0f5f1d3623f4b5c893a7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:45:43 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Mon Aug 19 01:23:22 2019 -0700
Original commit date: Mon Aug 19 01:23:22 2019 -0700
Original commit hash: 3b15688cf2b2c4d895b062e3941b6c98c4bacf72

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: c82cd39eb957676ace5fa1a4c8647df384ecf7c8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:45:31 2019 -0700 
-------------------------------------------------------------------------------- 
Revert "Switch FSP Dispatch mode as default mode."

This reverts commit f9b769f986487975ad79c80e5f15401acde6154c.

Hsd-es-id: 1507359795
Original commit date: Sun Aug 18 20:49:54 2019 -0700
Change-Id: Iffeceef9f5e2958c370223f8fce1573ad73379ca
Original commit hash: 9848dd7ca15fd9870e282e91b382de58391755a2

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkgConfigDefault.dsc

================================================================================ 
Commit: b71aa5e4d4b550340c1093aa891995eb8c16a255 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:45:18 2019 -0700 
-------------------------------------------------------------------------------- 
Switch FSP Dispatch mode as default mode.

FSP Dispatch mode should be default mode.

Hsd-es-id: 1507359795
Original commit date: Mon Aug 19 09:38:13 2019 +0800
Change-Id: Iae52f5a897ff5bc7adfc8fbfcfb3ffc940dc587c
Original commit hash: f9b769f986487975ad79c80e5f15401acde6154c

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkgConfigDefault.dsc

================================================================================ 
Commit: 6122bfbfab97bda8ca74722d5ef0112fbb183fd8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:44:45 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Sun Aug 18 09:12:26 2019 -0700
Original commit date: Sun Aug 18 09:12:26 2019 -0700
Original commit hash: b7efa4dc5b1aad6399660f251d68291e7dfbdb51

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 95814382073a4bdb296259b689be3186ad1baa1c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:44:42 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Sun Aug 18 01:29:46 2019 -0700
Original commit date: Sun Aug 18 01:29:46 2019 -0700
Original commit hash: 243cd3086513873b16ee882a590399faa37d9f31

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 5fda13fbe2d8ebfcc35c12fe8a787f6b6023a5ba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:44:18 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Sat Aug 17 09:10:02 2019 -0700
Original commit date: Sat Aug 17 09:10:02 2019 -0700
Original commit hash: 7d8f250217ddadb69a278a5e46ea00a87dadd2a1

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: ca787d193f2740066c2c8c7efffc3939d1921be4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:43:59 2019 -0700 
-------------------------------------------------------------------------------- 
[C1S] Expand Display DDI Configuration policy to support different display on DDI port-A and B

Currently DDI A port only supports eDP/MIPI but DDIB is not.
code changes here is to expand DDIA and DDIB to support eDP/MIPI/DP/HDMI on it

Hsd-es-id: 1607629239
Original commit date: Tue Aug 13 19:28:43 2019 +0530
Change-Id: Id9a2a19b6a954957cf3d751ff808af070dade974
Original commit hash: 7b45f20bb86de5acfbc0a5cc94dfb596f4101dc1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Graphics/Gen11/GraphicsConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Graphics/Gen12/GraphicsConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Graphics/Gen9/GraphicsConfig.h
ClientOneSiliconPkg/IpBlock/Graphics/Library/PeiDxeSmmGraphicsInfoLib/GraphicsInfoLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen11/PeiDisplayInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen12/PeiDisplayInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen9/PeiDisplayInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen9/AdditionalDisableSteps.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen9/PeiGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen9/PeiGraphicsPmInit.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsPolicyLibGen11/PeiGraphicsPolicyLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsPolicyLibGen12/PeiGraphicsPolicyLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsPolicyLibGen9/PeiGraphicsPolicyLib.c
ClientOneSiliconPkg/SiPkg.dec
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/BoardSaConfigPreMem.h
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/BoardSaConfigPreMem.h
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/BoardSaConfigPreMem.h
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c

================================================================================ 
Commit: 080ae569abfdced2a9d1181889f9672e34ea5902 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:43:51 2019 -0700 
-------------------------------------------------------------------------------- 
Modify GopConfigPei module.

We need to move GopConfigPei module (both source and binary modules) before "PlatformInitPostMem.inf" so it can be dispatched earlier.
Also today GopConfigPei had PcdFspModeSelection check which caused separate binary needed by FSP API mode and FSP Dispatch mode, this is not good.
We can update gReadyForGopConfigPpiGuid PPI to report VbtPointer so GopConfigPei does not need to access UPD or ConfigBlock and single binary can work for both FSP API and FSP Dispatch modes.

Also removed ASSERT from SiInstallPolicyReadyPpi () when Policy PPI not found because some platforms
may not have policy PPI (only UPD) but still wanted to install PolicyReady PPI.

Hsd-es-id: 1507339856
Original commit date: Fri Aug 16 14:50:01 2019 +0800
Change-Id: Ibfdadd826044d2f92bb7f1ea8d25280ed9a32822
Original commit hash: aa524078fee2d368a2f76a71bda51cd4ef1dbc60

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Library/PeiSiPolicyLib/PeiSiPolicyLib.c
TigerLakeBoardPkg/BoardPkg.fdf
TigerLakeFspPkg/TigerLakeFspPkg.fdf
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c

================================================================================ 
Commit: 55f6672086b7c66800c24e39b96d8edb61c75f4f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:43:38 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL-A0][PO] SGX SW Controlled enablement not maintained over S4/S5 shutdown (ES1 / alpha blocker)

Apply mask to Policy to only account for Enable/Disable and not Software Controlled

Hsd-es-id: 1306480601
Original commit date: Wed Aug 14 14:20:50 2019 -0700
Change-Id: I7895238c1773920bb13aa9a68ca116d88ccf9f41
Original commit hash: 0f2fd32da3c99d838add58a77df67b3eb5e6ffd5

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c

================================================================================ 
Commit: b04d24e538e52dd0a8c9ccb19c6aa77d6b86d2af 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:43:17 2019 -0700 
-------------------------------------------------------------------------------- 
PeiDxeSmmCpuPcieInfoLibTgl.inf and PeiDxeSmmPchInfoLibTgl.inf share the same GUID

Updated the GUID for PeiDxeSmmCpuPcieInfoLibTgl.inf to avoid duplication

Hsd-es-id: N/A
Original commit date: Wed Aug 14 14:33:01 2019 -0700
Change-Id: Ide3d2bf584a6bcbe8c0088cf7a7a7b2ca83f8894
Original commit hash: 7f5ed1b59f8901f5b8b64a0ad9169ea535bd2c06

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoLib/PeiDxeSmmCpuPcieInfoLibTgl.inf

================================================================================ 
Commit: d4019ac29975d640c6cecfc076d243dc657dc722 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:43:08 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Aug 16 18:03:34 2019 +0000
Original commit date: Fri Aug 16 18:03:34 2019 +0000
Original commit hash: ecd1315455d8fe9e9c41f0b25e8800fd584d2c2d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: fe90f4d54dcfa6965d16b3f9dc911c86e303aa08 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:42:58 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: [TGL][MRC] Updated base GetSet function's Bit parameter to be Lane

1. Change the "Bit" parameter name to "Lane" parameter to make it more ambiguous in that it is not Data centric
2. Add a LaneMax variable that will be updated in a function call which determines whether it should be limited to Data bits or some other limit
3. Add a restricted tag to expand the above function call to other parameters

Hsd-es-id: 2208127677
Original commit date: Thu Aug 1 17:53:12 2019 -0700
Change-Id: I3c15c337dbb56b82fb89d2a62f185012ffac9210
Original commit hash: bb92ec172a946a9b1d596aab59ff14721ae547b9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.h

================================================================================ 
Commit: 4a355ec82c42a4d79f8341da5275f5c0e6121f25 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:42:46 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Fri Aug 16 09:29:27 2019 -0700
Original commit date: Fri Aug 16 09:29:27 2019 -0700
Original commit hash: 8e41c64b63fd6c6f55e87ed5530fa3d65c864a6d

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 96279a81575f5270d56d65c7620eb5e2fb22f5cf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:42:27 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL-U-DDR4][A2] - CI build # 11432 fails to boot

EFI ASSERT BaseSiConfigBlockLib.c

Hsd-es-id: 2208206050
Original commit date: Fri Aug 16 12:43:29 2019 +0530
Change-Id: I896f8b717d3fed1af51f9ffbbd32904260e60894
Original commit hash: 79312a47a65837a7bee65e9356ad5cc5f2638ea2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/VoltageRegulator/CpuPowerMgmtVrConfig.h
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c

================================================================================ 
Commit: 2833405b8868024b8e89a566fa9398b8f3751fcd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:41:54 2019 -0700 
-------------------------------------------------------------------------------- 
TigerLakeSamplePkg/PCT: PEIM Merge

Re-merge due to TigerLake transition to minplatform structure.
Moved PCT PEIM support to TigerLakeBoardPkg.
Clone TigerLake and merge PCT code. Reduced PEIM footprint by 5Kbytes.

Hsd-es-id: 2204790744
Original commit date: Thu Aug 15 18:09:35 2019 -0700
Change-Id: I4e960431d9765382de82e70d7889bc00ed3760f1
Original commit hash: 4dd7a255e46567d8b227bf6499b618b3dd9e0abd

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.dec
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakeBoardPkg/BoardPkg.fdf
TigerLakePlatSamplePkg/Features/Pct/PlatformConfigTool.inf
TigerLakePlatSamplePkg/Features/Pct/PlatformConfigToolCommonDataShare.c
TigerLakePlatSamplePkg/Features/Pct/PlatformConfigToolDataParser.c
TigerLakePlatSamplePkg/Features/Pct/PlatformConfigToolGuids.h
TigerLakePlatSamplePkg/Features/Pct/PlatformConfigToolInit.h
TigerLakePlatSamplePkg/Features/Pct/PlatformConfigToolStructures.h
TigerLakePlatSamplePkg/Features/Pct/PlatformConfigToolSupport.c

================================================================================ 
Commit: 39e4debfc06f893cdea1f9974efb008fb458ab03 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:41:47 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL][IOTG] TSN Default MAC address and GPIO programming PART 2

This update adds TSN configuration for IOTG Z0/Z1/A0 PO:
1) Static Default MAC address
2) TSN GPIO programming
3) IRQ TSN programming
4) Fix S3 resume
5) Fix multicast

Hsd-es-id: 1506953704
Original commit date: Tue Jul 30 21:44:05 2019 +0800
Change-Id: Ibbdd53179d7e17b94ea0b2dcd54ad3b0eb0d42c0
Original commit hash: 75d740bab695865d18c49eecdc6accab84bb75a7

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosInfo/BiosInfo.c
TigerLakeBoardPkg/BiosInfo/BiosInfo.inf
TigerLakeBoardPkg/BoardPkg.dec
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakeBoardPkg/BoardPkg.fdf
TigerLakeBoardPkg/Include/Fdf/FlashMapEmbeddedInclude.fdf
TigerLakeBoardPkg/Include/Fdf/FlashMapEmbeddedIncludeEdk.fdf
TigerLakeBoardPkg/Include/Fdf/TsnMacAddressInclude.fdf
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenBiosUpdateImages/GenBiosUpdateImages.bat
TigerLakePlatSamplePkg/Features/SubRegion/PeiSubRegionLib/PeiSubRegionLib.c
TigerLakePlatSamplePkg/Features/SubRegion/PeiSubRegionLib/PeiSubRegionLib.inf
TigerLakePlatSamplePkg/Features/SubRegion/PeiSubRegionLib/PeiSubRegionLibNull.c
TigerLakePlatSamplePkg/Features/SubRegion/PeiSubRegionLib/PeiSubRegionLibNull.inf
TigerLakePlatSamplePkg/Features/Tsn/PeiTsnFvLib/PeiTsnFvFileInit.c
TigerLakePlatSamplePkg/Features/Tsn/PeiTsnFvLib/PeiTsnFvFileInitNull.c
TigerLakePlatSamplePkg/Features/Tsn/PeiTsnFvLib/PeiTsnFvLib.inf
TigerLakePlatSamplePkg/Features/Tsn/PeiTsnFvLib/PeiTsnFvLibNull.inf
TigerLakePlatSamplePkg/Include/Library/PeiSubRegionLib.h
TigerLakePlatSamplePkg/Include/Library/PeiTsnFvLib.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/FvCallback.c
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.inf
TigerLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: ec1e10cc7bb1391a6c8ba2d4a27e6f4181198d48 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:41:37 2019 -0700 
-------------------------------------------------------------------------------- 
Revert "[JSL] Removed TME feature from JSL+ code as not POR"

This reverts commit 8e37b2d6ede0ecc832cdd970c5e7987e5ce6935f.

Reverting to unblock. Changes need to be done as the pcd used is not
avaiable in JSL source.

Hsd-es-id: 1607328429
Original commit date: Wed Aug 14 03:11:10 2019 -0700
Change-Id: I205d375f41b8d554d1057de55e93333ba5b5088f
Original commit hash: 74225c56b8a0c8b1b9c2088d642f66a99646a4d3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: e43af6f32d3a8e79e5f94b08f77ad169d59cb458 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:41:24 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Aug 16 05:10:23 2019 +0000
Original commit date: Fri Aug 16 05:10:23 2019 +0000
Original commit hash: 5391259734b3198a47fbef94e31961cbe7a60ab1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1adda854a40c57df3878b7971ee05a8eab10f34f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:41:12 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Aug 16 02:42:34 2019 +0000
Original commit date: Fri Aug 16 02:42:34 2019 +0000
Original commit hash: 471e42aa8e1e99ad57a70c157f62f0e21e0218c1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c808aab8704ffec0e0e9f09031d98c32283e1cd2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:40:56 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Aug 16 00:00:37 2019 +0000
Original commit date: Fri Aug 16 00:00:37 2019 +0000
Original commit hash: 30ac4838c68a881b72652162b5a22298456f1f69

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6c945655d34bcb956204a2d310e6c087fead7a34 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:40:50 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit: [TGL][MRC] Max_Data_Rate_At_GEAR1 is not taken into consideration for MRC to lock MCPLL

MRC should reflect max frequency as the min(max_data_rate_at_gear_1, dmfc)

Hsd-es-id: 1409446257

Original commit date: Thu Aug 1 15:28:01 2019 -0700
Change-Id: I96fad140c872c96cc886f0b39ef605542dc7a33b
Original commit hash: 14e1bc5eeb13a76df44e17d4bd64b63486c8d4d5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 0f4d0a84b52d2b3d2388f60bada6bea40fd9ad9e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:40:46 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit: [TGL][MRC] ECT 2D CMD/CTL sweep should save the feedback from DRAM per controller per channel and per byte

The feedback variable in RunEarlyCsCmdTestLpddr function, which performs the 2D CMD/CTL sweep was per channel and per byte only. We run two patterns for this operation and the loops are as follows
Pattern
  Controller
    Channel
      Byte
We save the feedback from DRAM for Pattern 0 loop and check whether the feedback from DRAM is different for Pattern 1 loop as compared to Pattern 0 loop. Therefore the variable that saves the feedback must be per Controller, Channel and Byte otherwise the feedback for Controller 1 is overwritten for Controller 0.

Hsd-es-id: <1409809852>
Original commit date: Thu Aug 15 09:31:36 2019 -0700
Change-Id: I5e7e46d2dd7b8d1762e8f9818724c13c2698f904
Original commit hash: e953997f198e00e60b7eb2df2ae084447800884e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

================================================================================ 
Commit: b060b24c4f5424929556f225818d237ac2b65b87 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:40:36 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Aug 15 22:53:16 2019 +0000
Original commit date: Thu Aug 15 22:53:16 2019 +0000
Original commit hash: bd6e12566baa16fcfeaf38669a19829a0f9a12ee

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e21cca6b145307e20327f7e70e8a33fbb624869e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:40:33 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: SAGV flow adjustments

Issue:
  1. MRC training hangs on second pass of SAGV.
  2. SAGV doesnt switch during normal mode.

Root Cause:
  1. MC injector is breaking training after the first point.
  2. PM doesn't engage the switching unless one of the 3 defined Gear Ratio sequences are defined.

Change:
  1. Reset Bubble Injector to default at the beginning of training for the point.
  2. Adjust DDR4 to meet the PM requirements (Gear 2,2,2,1).  Added the only valid combinations on our interface notes.

Additionally:
  Added a new DeviceID for MRC.
  Fixed Frequency Limiting logic to only limit on LPDDR if FreqMax is not specified.

Hsd-es-id: 2208174044, 1409796058, 1409790972
Original commit date: Mon Aug 12 18:13:43 2019 -0700
Change-Id: I23f7f975473cd8ebac6a374a6f329498576faa68
Original commit hash: c9ee5bb3888586c9fb2e6fdcd0a2b3e3bb6d22b7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcOemPlatform.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcSetup.c

================================================================================ 
Commit: 705c3bf36fc0a58313fed091dd2135ea23c2f824 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:40:17 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Aug 15 20:53:23 2019 +0000
Original commit date: Thu Aug 15 20:53:23 2019 +0000
Original commit hash: 7a48e49c9ee20f9f348ae0944cce0b5098e9e02e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 503a9da918a55fb18d9fb35220f44f19621f3c37 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:40:05 2019 -0700 
-------------------------------------------------------------------------------- 
[C1S] Optimization disabled build gives error for unresolved external __allshr for using >> in PchSerialIoUartPrivateLib.c file.

SerialIoUartSetBaudRate changes:
 - Used RShiftU64 instead of >> operator to avoid build problems.
 - Removed dead ASSERT code.

Hsd-es-id: 2208150997
Original commit date: Tue Aug 13 14:48:29 2019 -0700
Change-Id: I766e32ec66d463a063a990593923a56e08bc2e3c
Original commit hash: b20cd5838612714dc21c7d87c2368a7aa88bc7a4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/SerialIo/Uart/Library/PeiDxeSmmSerialIoUartLib/SerialIoUartPrivateLib.c

================================================================================ 
Commit: 74aa422b7f4f7ce48684d2d6c0c359cc8c359593 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:39:55 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL][C1S][CPU] Move VR Silicon code to IP block

Hsd-es-id: 1607252299
Original commit date: Mon Jun 24 12:03:45 2019 +0530
Change-Id: I511f7a252af5b2523e34fea99af27d4a1254c712
Original commit hash: 8c36d79d28ad0e4192337922bae1522b311f06ab

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/CpuPolicyCommon.h
ClientOneSiliconPkg/Cpu/Include/CpuPowerMgmt.h
ClientOneSiliconPkg/Cpu/Include/Library/CpuMailboxLib.h
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicy.c
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/CpuInitPreResetCpl.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.h
ClientOneSiliconPkg/Fru/RklCpu/IncludePrivate/Library/VoltageRegulatorDomains.h
ClientOneSiliconPkg/Fru/RklCpu/PeiLib.dsc
ClientOneSiliconPkg/Fru/RklCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/Fru/RklCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.inf
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Library/VoltageRegulatorDomains.h
ClientOneSiliconPkg/Fru/TglCpu/PeiLib.dsc
ClientOneSiliconPkg/Fru/TglCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/Fru/TglCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.inf
ClientOneSiliconPkg/Include/ConfigBlock/VoltageRegulator/CpuPowerMgmtVrConfig.h
ClientOneSiliconPkg/Include/CpuDataHob.h
ClientOneSiliconPkg/Include/Library/VoltageRegulatorCommands.h
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c
ClientOneSiliconPkg/IpBlock/VoltageRegulator/IncludePrivate/Library/PeiVrLib.h
ClientOneSiliconPkg/IpBlock/VoltageRegulator/IncludePrivate/Library/PeiVrPolicyLib.h
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.inf
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrPolicyLib/PeiVrPolicyLib.c
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrPolicyLib/PeiVrPolicyLib.inf
ClientOneSiliconPkg/Library/PeiSiPolicyLib/PeiSiPolicyLib.c
ClientOneSiliconPkg/Library/PeiSiPolicyLib/PeiSiPolicyLib.inf
ClientOneSiliconPkg/Library/PeiSiPolicyLib/PeiSiPolicyLibrary.h
ClientOneSiliconPkg/Product/RocketLake/RocketLakeSiliconPkg.dsc
ClientOneSiliconPkg/Product/RocketLake/SiInit/Pei/SiInit.c
ClientOneSiliconPkg/Product/RocketLake/SiInit/Pei/SiInit.inf
ClientOneSiliconPkg/Product/RocketLake/SiInit/Pei/SiInitFsp.inf
ClientOneSiliconPkg/Product/RocketLake/SiPkgCommonLib.dsc
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInit.c
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInit.inf
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInitFsp.inf
ClientOneSiliconPkg/Product/TigerLake/SiPkgCommonLib.dsc
ClientOneSiliconPkg/Product/TigerLake/TigerLakeSiliconPkg.dsc
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
TigerLakeFspPkg/TigerLakeFspPkg.dsc
TigerLakeFspPkg/Upd/FspsUpd.dsc
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
TigerLakePlatSamplePkg/Setup/CpuSetup.c
TigerLakePlatSamplePkg/Setup/CpuSetup.hfr
TigerLakePlatSamplePkg/Setup/Setup.inf

================================================================================ 
Commit: 6e7cc2af4145705b6d83536b8d0853e44691eee3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:39:48 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Thu Aug 15 09:12:00 2019 -0700
Original commit date: Thu Aug 15 09:12:00 2019 -0700
Original commit hash: 26bb8f895387cad814cb132e5e7407e61f6f2ac3

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 886299e0e3f3f687fce88898feff635ea4434270 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:39:45 2019 -0700 
-------------------------------------------------------------------------------- 
TigerlakeBoardPkg/TigerlakeSamplePkg: [TGL][IOTG] Fix Tsn Device Gpio mapping overidden

Fix Tsn Device Gpio mapping overidden

Hsd-es-id: 1507318955
Original commit date: Sun Aug 11 02:55:36 2019 +0800
Change-Id: Ideefa91086c35b3313a292f5a05da61e258e447f
Original commit hash: bfe609d9120c29d14810b16b28b775eee63bbe8c

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.dec
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/GpioTableTglUPostMem.h
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.inf
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMemFsp.inf

================================================================================ 
Commit: b988e976b0a38f99bb38c3b8835d6bea103f6b2e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:39:35 2019 -0700 
-------------------------------------------------------------------------------- 
Add new APIs support for Platform FmpDeviceLib

Cc: Chen, Kenji <kenji.chen@intel.com>
Cc: Chiu, Chasel <chasel.chiu@intel.com>
Cc: Chaganty, Rangasai V <rangasai.v.chaganty@intel.com>
Cc: Zhang, Chao B <chao.b.zhang@intel.com>

Hsd-es-id: 1507237027
Original commit date: Thu Aug 15 15:46:02 2019 +0800
Change-Id: I7b9e854a97e282e6b475cc2067ca0d048a4c6957
Original commit hash: 9bab10bf2905637a41075e248594921796f8375d

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibBios/FmpDeviceLib.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibEc/FmpDeviceLib.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibIshPdt/FmpDeviceLib.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMe/FmpDeviceLib.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMonolithic/FmpDeviceLib.c

================================================================================ 
Commit: c15f2dcdc2eddf61f53d249e607d96cb0ce92550 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:39:26 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Thu Aug 15 01:27:46 2019 -0700
Original commit date: Thu Aug 15 01:27:46 2019 -0700
Original commit hash: 14bd6e17fa538df8a630f4cab1312b281a240d40

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: ce9f4862bfdd2a1e1ed158acdec3fa8d44f33061 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:39:17 2019 -0700 
-------------------------------------------------------------------------------- 
Build batch should support fspapi parameter for FSP API mode.

Going forward FSP Dispatch mode will be default mode so there
should be a build command to build FSP API mode for validation.

Hsd-es-id: 1507352958
Original commit date: Wed Aug 14 23:35:37 2019 +0800
Change-Id: Ibbf6b95ff74054651985db70a9a3364cec46036d
Original commit hash: 599aceaf33bce0097303e310279696d3a737c936

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/prep.bat

================================================================================ 
Commit: 1403e6713e6f41693d8c40db98faac9d9f4eabe2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:39:10 2019 -0700 
-------------------------------------------------------------------------------- 
Add info text on Platform Information Menu / PCH Information to display "PMC Patch Version"

Resolution: Update GET_IMAGE_FW_VERSION_Response structure
Impacted: All TGL platforms.

Original commit date: Thu Aug 8 10:30:15 2019 +0800
Change-Id: Ic1a9e83c044855cf5a9c76c40fb7e14e17f5ef97
Original commit hash: 598fd52a54ada5e69b133133c6b841f0f5cdebf8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/MkhiMsgs.h
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/HeciInit.c
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/HeciMsgDxeLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/MeDxeLibInternals.h
TigerLakePlatSamplePkg/Setup/PlatformSetup.c

================================================================================ 
Commit: f097810abc20917c72c53a94c4df252348b9808d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:39:04 2019 -0700 
-------------------------------------------------------------------------------- 
Fix PCD_Parsing and Flag_Parsing issue

Modified related code to fit the rule of "build flag list check"

Hsd-es-id: <N/A>
Original commit date: Thu Aug 8 16:02:50 2019 +0800
Change-Id: I22dea5d4d98f58028adec81c7f2e5e4be74f47a7
Original commit hash: d0112bae421483dcec67c90ef5a0734cf8ac2ff9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcLibPrivate.c
ClientOneSiliconPkg/IpBlock/TwoLm/Nvdimm/Smm/NvdimmSmm.c
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchAcpiTablesSelfTest.inf
ClientOneSiliconPkg/Product/RocketLake/RocketLakeSiliconPkg.dsc
ClientOneSiliconPkg/Product/TigerLake/TigerLakeSiliconPkg.dsc

================================================================================ 
Commit: 376c3070ce7e83ff9fc5a5217011a016d3e4e6c7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:39:00 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Update additional TSN Link Speed mode programming.

Update additional TSN Link Speed mode programming for adhoc register.

Hsd-es-id: 1408570203
Original commit date: Sun Aug 11 03:50:36 2019 +0800
Change-Id: I8c6c8482e4cac45e7863e25fee17ac09f576550d
Original commit hash: 35cfeee4b9626fc9da32060606ada7e1a7576412

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tsn/IncludePrivate/Register/TsnRegs.h
ClientOneSiliconPkg/IpBlock/Tsn/LibraryPrivate/PeiTsnInitLib/PeiTsnInitLib.c
ClientOneSiliconPkg/IpBlock/Tsn/LibraryPrivate/PeiTsnInitLib/PeiTsnInitLib.inf

================================================================================ 
Commit: b4a9bdac88e47f65a917b6a58f96236d4eb7b3ca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:38:53 2019 -0700 
-------------------------------------------------------------------------------- 
Decouple DMI and CpuPcie
  1. Move SaDmiTcVcInit() and MaxPayloadSizeInit() out of PcdCpuPcieEnable control
  2. Move some restricted DMI policy from PCIE_PEI_PREMEM_CONFIG to SA_SV_MISC_CONFIGURATION

Hsd-es-id: 1607588886
Original commit date: Mon Aug 5 18:03:26 2019 +0800
Change-Id: Iefdead5427f375ae3fc618999d8b572b97b8c5ec
Original commit hash: cd41845d6668a055fe2379dc142ad9bad0edcf35

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/IncludePrivate/Library/SaDmiInitLib.h
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaDmiInitLib/PeiSaDmiInitLib.c
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaDmiInitLibNull/PeiSaDmiInitLibNull.c
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInitPreMem.c

================================================================================ 
Commit: a01f3a626f84babd3d1871070c8dda36ff9f61fb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:38:47 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Wed Aug 14 19:28:16 2019 -0700
Original commit date: Wed Aug 14 19:28:16 2019 -0700
Original commit hash: a66edff8a8ed8b1cb8614500d6ef155973dd398a

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 3e71579bd6d5d3b27c9495e66f9a4a35378553d5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:38:32 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Aug 15 00:27:05 2019 +0000
Original commit date: Thu Aug 15 00:27:05 2019 +0000
Original commit hash: 393ed051d3d93a90a36395ae3f71192785ec76af

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 63f03e6405763eae76cc9b7a3afad566d7c65867 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:38:25 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Aug 15 00:00:42 2019 +0000
Original commit date: Thu Aug 15 00:00:42 2019 +0000
Original commit hash: 2eeee1ad527e5b45d46a2b951c4bb135715846e9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e0bccda06bdc9cc2a9bff50056e3c94b2b9d0d51 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:38:22 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL][SV] Migrate ValidationMegaBlock2.0 feature from ICL

Implement Validation MegaBlock 2.0 feature as spec'd in ICL. Also by default, only load TigerLakePlatformDriver in F6 boot flow.

Hsd-es-id: 1306163353
Original commit date: Mon Aug 12 14:51:37 2019 -0700
Change-Id: I362c50e586127ff0b1f0cbc06d294646d4d775ab
Original commit hash: f07e84f796f8caf3441acc5e9ba7adc6558bbfd4

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.dsc

================================================================================ 
Commit: 7173dc51c68d7b40921d3cece9b3642c009c8132 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:38:18 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL][SV] These changes are required to allow the TGLU LPDDR4 SV board to boot

The BoardId for TGL U LPDDR4 SV boards is different from the TGL U LPDDR4 RVP board. Without these changes, the SV board will not boot to UEFI shell.
Further work will be needed to implement the correct GPIO, but this is the first step toward a working SV board.

Hsd-es-id: 1409346288
Original commit date: Tue Aug 13 16:16:45 2019 -0700
Change-Id: I52a0948fa213d23a2a53921c459090e03b39aac0
Original commit hash: bab78668e28220ff0864e05ced2fb87c686669fe

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcSetup.c
TigerLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiDetect.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
TigerLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiSaPolicyBoardConfig.c
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c

================================================================================ 
Commit: 50be11d7e9634653ee02e47bbd3969fe0dabf4fd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:38:14 2019 -0700 
-------------------------------------------------------------------------------- 
MMIO Register address FE001048h offset 00 with bit 30 is not set to 1, after enabling C10 exit Debug latch event.

Policy was not getting updated with UPD value.

Hsd-es-id: 1607510064
Original commit date: Wed Aug 14 13:49:55 2019 -0700
Change-Id: I5b9ab7158ac663e90424aeb5f986af5d72457501
Original commit hash: fb0c1b8c1a9fb70df8050f1a76b32399c2437c68

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c

================================================================================ 
Commit: ff0fcf5b142cf06e57049ae7b5b59af396e34f66 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:38:11 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Aug 14 22:54:22 2019 +0000
Original commit date: Wed Aug 14 22:54:22 2019 +0000
Original commit hash: 1e566c4f2d45563b5047126ae87136158405cda1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: fad046047b769abefcf74e045b45038be952d466 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:38:07 2019 -0700 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][bug][2208188211][TGL MRC][Merge ICL MRC 0.0.3.94 - have one copy of MrcSetCpuInformation, and add ADL CPUID for Simics]

- Treat ADL-S CPUID as TGL DT/Halo, for early Simics support.
- Merge from ICL 0.0.3.94: MrcSetCpuInformation() was duplicated in MemoryInit.c and MrcOemPlatform.c - moved it to MrcGeneral.c to have the same code used by both full BIOS and MiniBios.

Hsd-es-id: 2208188211
Original commit date: Mon Aug 12 22:26:32 2019 -0700
Change-Id: I4f90a99c275557ec25361a8bebdc0ec58ed7c494
Original commit hash: bbe093b4569fe656fc620b9ba20a045f752b3ff7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MemoryInit.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/Common/CpuRegs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcOemPlatform.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcOemPlatform.h

================================================================================ 
Commit: a066cd6386dbf581f060bd4937959ad91ff88e89 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:37:42 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Aug 14 20:42:28 2019 +0000
Original commit date: Wed Aug 14 20:42:28 2019 +0000
Original commit hash: ed0fad05a837f261dc80c0d11761374d38885715

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 258d06dba510bed41bd8d25c983af18f2b5437c9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:37:38 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit: [TGL][MRC] Lp4x Byte mode analog settings

EV and SV determined the RdOdt, CaOdt, DQ drive strength, CA Drive strength for Lp4x Bytemode parts
Code changes have been made to isolate these values for Bytemode parts only.

Testing
These changes have been tested on QDP dual rank parts which are on bytemode.
SV also tested them on x16 part for sanity testing.

Hsd-es-id: <1409796635>
Original commit date: Mon Aug 12 16:49:19 2019 -0700
Change-Id: I9b36173acc4a0b07efb9ffecf035708f4a47dcd6
Original commit hash: 127be1f35dbb8474826d233e0b350fee5d3b4071

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: df7aa7abd9437de0ddbc7d2b0d737620235126ab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:37:31 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Wed Aug 14 12:12:41 2019 -0700
Original commit date: Wed Aug 14 12:12:41 2019 -0700
Original commit hash: 9c2e6765a080d219c0def3ea69ca500a39015e0f

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 886f7fc69eee4d59952836ceaeb7afcea9b226fc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:37:28 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Aug 14 18:29:31 2019 +0000
Original commit date: Wed Aug 14 18:29:31 2019 +0000
Original commit hash: 973246e8a98207fcddf1dd4b29be2bf103bacd40

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d6d89744af356ff851bb29514a66bc5f56bf76e5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:37:16 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Aug 14 16:29:37 2019 +0000
Original commit date: Wed Aug 14 16:29:37 2019 +0000
Original commit hash: eb9ccd1c5de54d39b3133cc277c03d958a2dda7a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 32a777ab298ba7dbb297cfc8ae23d5e2ab42ec9b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:37:12 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Aug 14 16:23:55 2019 +0000
Original commit date: Wed Aug 14 16:23:55 2019 +0000
Original commit hash: 8bd16ce611a969d42537a3a30b2f4e3dce0cc31f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 91adfdc66c592439a1b3566278aad7120d276357 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:37:09 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Aug 14 16:17:43 2019 +0000
Original commit date: Wed Aug 14 16:17:43 2019 +0000
Original commit hash: 34da1f81d6236253229e2a80df0c6a3410c7e400

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 933bc439c5ae0b96f239982f24e58d4b439e6cec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:37:06 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Aug 14 16:11:28 2019 +0000
Original commit date: Wed Aug 14 16:11:28 2019 +0000
Original commit hash: 1e91b6913c2a933ab4697a9261f2e116b2507f24

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b17868931d57ec8234e2852f0d282a76cb61edfe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:36:59 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Aug 14 15:34:27 2019 +0000
Original commit date: Wed Aug 14 15:34:27 2019 +0000
Original commit hash: fffe4bcca87bff1f17d897fcf5fad77d0614c4d4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c5b7db00014570b3ae30f6d5f3f2d83e23a8f113 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:36:56 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Aug 14 15:17:41 2019 +0000
Original commit date: Wed Aug 14 15:17:41 2019 +0000
Original commit hash: 969102a5ef8ad232fe319156711df991bb975ef0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1d245fcbc02cf7bd7d1ecadd7f9adac711eb6dbd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:36:49 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Aug 14 14:49:35 2019 +0000
Original commit date: Wed Aug 14 14:49:35 2019 +0000
Original commit hash: 4dcda509fa92766582b4c63d0295256d2be4e70c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b49340b21097ff073067fb8657a096002ca24b06 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:36:43 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Aug 14 14:43:03 2019 +0000
Original commit date: Wed Aug 14 14:43:03 2019 +0000
Original commit hash: 1294729b741963fbc15307b83601a5aa306df11e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ef6ca407aed462eb66517050eff7f4a1e7c9c581 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:36:40 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Aug 14 14:33:40 2019 +0000
Original commit date: Wed Aug 14 14:33:40 2019 +0000
Original commit hash: 96a67f1c99ae0872c5d6e770c3220150b0bb3670

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6c7b9775bca029b76593b4a8775055ee62dc0233 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:36:36 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Aug 14 14:26:48 2019 +0000
Original commit date: Wed Aug 14 14:26:48 2019 +0000
Original commit hash: 43f8f001628d4024387c2069594641582230f08b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f544be7a49894df367d665d36754a814b793420c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:36:32 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Aug 14 14:19:44 2019 +0000
Original commit date: Wed Aug 14 14:19:44 2019 +0000
Original commit hash: 3979ddd8ed2d366625835206331f7768f7d8818a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0d9dbf55b77a081b7cdab1634c4920c60a0c0948 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:36:29 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Aug 14 14:14:23 2019 +0000
Original commit date: Wed Aug 14 14:14:23 2019 +0000
Original commit hash: b7971c87ce409e6c5923a91ad54e3234ea9f6c2a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e267d59bd6d64162eec1d339cadb08b41972fedb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:36:25 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Aug 14 14:08:37 2019 +0000
Original commit date: Wed Aug 14 14:08:37 2019 +0000
Original commit hash: dad9d45ca2ec04f6cc700cca69b4bdf399510bc0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f249438092fb1246c13fe2af3079c93a9903cabf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:36:21 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Aug 14 13:52:57 2019 +0000
Original commit date: Wed Aug 14 13:52:57 2019 +0000
Original commit hash: 29b080487c7f45c017649904a87bb262ec09f581

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: bc31e119086d2ac9d853e6e76d9b573efe7c74d3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:36:18 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Aug 14 13:46:57 2019 +0000
Original commit date: Wed Aug 14 13:46:57 2019 +0000
Original commit hash: 99929b7004244188eaba1f20c9eb873eafe6cb80

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ba8433cbb6106fbf92aa1933b461b69bfd8eb472 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:36:11 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Aug 14 13:20:40 2019 +0000
Original commit date: Wed Aug 14 13:20:40 2019 +0000
Original commit hash: 6901c957531b11a5ce591be849787795a1f7859e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e88f2eeea127ed0dab4cb53caa5da612d8767e65 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:36:08 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Aug 14 13:03:44 2019 +0000
Original commit date: Wed Aug 14 13:03:44 2019 +0000
Original commit hash: 9e6849e490ffee95957e15db2ae1b2ce16453dea

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ba853eee4bf5a50cb551b140c84905156405e449 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:36:04 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Aug 14 13:00:42 2019 +0000
Original commit date: Wed Aug 14 13:00:42 2019 +0000
Original commit hash: 864ff30eb4593165912f960b1f5e72c7303e6a88

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: bdfe80f934eb80f08bffae3686a4888ab02f0b7b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:36:01 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Aug 14 12:51:08 2019 +0000
Original commit date: Wed Aug 14 12:51:08 2019 +0000
Original commit hash: 326e91d01f4b848f81e61850317bfa867a6e94ad

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 91f00b4b9a473a52f12afa543210e12c806c545f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:35:58 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Aug 14 12:45:37 2019 +0000
Original commit date: Wed Aug 14 12:45:37 2019 +0000
Original commit hash: f52e1b8abc04c49e88d6cfd9ee0ba9bd7e1515c2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9fffe5756eb4f7252254fb0bbde7592c5a1b59c5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:35:54 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Aug 14 12:39:56 2019 +0000
Original commit date: Wed Aug 14 12:39:56 2019 +0000
Original commit hash: 6e07e3b85696f01f42a20a8c3517e4b7ede920b5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: cd28ab64c9a2703ab50989d8819e77a674e4e3e8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:35:51 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Aug 14 12:34:56 2019 +0000
Original commit date: Wed Aug 14 12:34:56 2019 +0000
Original commit hash: 60cfda946b1a6a2aa93e9d8658a362b16be45b15

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6e32ec77d84a4291e5c09b2b9e05cb437a2bbac4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:35:47 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Aug 14 12:16:01 2019 +0000
Original commit date: Wed Aug 14 12:16:01 2019 +0000
Original commit hash: c6d8ae13afdc97c21ec5c1162b65ff89281ae292

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0873e507d84110113feacb121801fa5d0d46fb75 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:35:44 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Aug 14 12:03:59 2019 +0000
Original commit date: Wed Aug 14 12:03:59 2019 +0000
Original commit hash: 5ad8c97a274d80e1f3ac78c57704f2a8fce78740

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 133ebc1d83cb9a8fae3343c04f6271ddea6aaa09 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:35:40 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Aug 14 11:29:44 2019 +0000
Original commit date: Wed Aug 14 11:29:44 2019 +0000
Original commit hash: 4a57c6196707c31a6b6bd98cc108a996d92494ed

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3317afbfb9683e95c46ea87554e97069e49f22c1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:35:37 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Aug 14 10:51:38 2019 +0000
Original commit date: Wed Aug 14 10:51:38 2019 +0000
Original commit hash: 7e55bb83306a993e00315aeb50543457f711aa8e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 74fb18c783b9c06e3d71659e46e04da5b7fa6fd0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:35:33 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Aug 14 10:43:58 2019 +0000
Original commit date: Wed Aug 14 10:43:58 2019 +0000
Original commit hash: e90221a474c707cace7b2dadff47ad1b5aaaa10b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d087448c9709386ac8dfa463dfe45d91e9eb36d4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:35:30 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Aug 14 10:36:05 2019 +0000
Original commit date: Wed Aug 14 10:36:05 2019 +0000
Original commit hash: 31f58a62553bc2d4a67c07ba0b73b6f0edd53294

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c57dbd867172831a068737cd654c6a6a56f8c456 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:35:26 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Aug 14 10:22:27 2019 +0000
Original commit date: Wed Aug 14 10:22:27 2019 +0000
Original commit hash: 0cad0f08ef96defd2afc08eab8408334135b7fcf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: fa22f47f89144c207fe278d8f24de15ca8ca9351 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:35:23 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Aug 14 10:12:03 2019 +0000
Original commit date: Wed Aug 14 10:12:03 2019 +0000
Original commit hash: df4463a4a24d467fbd6a59f365205c492df8ddd7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: bd51be225fd2b6ae23cffcb3a990c1d3fc45b66e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:35:20 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Aug 14 09:49:28 2019 +0000
Original commit date: Wed Aug 14 09:49:28 2019 +0000
Original commit hash: cb7059a573c2683752de88045e14a389ac0d1b45

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f2c04e7ba1191d78da408f42ade74b520a538ce0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:35:16 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Aug 14 09:41:37 2019 +0000
Original commit date: Wed Aug 14 09:41:37 2019 +0000
Original commit hash: 5f5e71dc13d8f1059976e4133b4b2799ad547d59

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 89f84a9e3f81aa26312ed7b4806b7cb9d42d43ba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:35:13 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Aug 14 09:33:21 2019 +0000
Original commit date: Wed Aug 14 09:33:21 2019 +0000
Original commit hash: fa02666ebe40967f605add75224e34f1f2f8b9f2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 82210940c169650df5c58c52be6ddd911d7e0ab2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:35:09 2019 -0700 
-------------------------------------------------------------------------------- 
Disable USB 2 port reset messaging feature in PCH XHCI controller for unsupported products

Fixing U2PRDE programming accessing CPU register incorrectly. Register is only valid for PCH.

Hsd-es-id: 1807623418
Original commit date: Wed May 22 13:12:53 2019 +0200
Change-Id: Ib0adbfc273bb2d44541f8b0a4a8a0b8a7765d4f8
Original commit hash: fa615bd94636f138372e9c744b7cdba909e38251

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/XhciInit.c

================================================================================ 
Commit: 6dbfdfee0ab8178dc616c417590ec9083e314f26 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:35:02 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL] Implement silicon DefaultPolicyInitPpi

Silicon pre-policy initialization phase will produce
PEI_PREMEM_SI_DEFAULT_POLICY_INIT_PPI and
PEI_SI_DEFAULT_POLICY_INIT_PPI for bootloader (platform
code) to consume and create default policy PPI.
Booloader then can patch those policy per design
and a PolicyReadyPpi should be installed once completed.

In API mode all of above are handled inside FSP binary,
while in Dispatch mode and non-FSP (EDK2) build it is
bootloader (platform code) to create/update policy and
install PolicyReadyPpi.

Also resolved GopConfig module dispatched sequence issue
after adopting this implementation.

Hsd-es-id: 1507339856
Original commit date: Thu Aug 8 11:47:41 2019 +0800
Change-Id: I2db2aaaed27aca8efad052e9e217452743e379ae
Original commit hash: ad0b691979a28ae172c70a4520fba1fc816a27b8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Ppi/PeiPreMemSiDefaultPolicy.h
ClientOneSiliconPkg/Include/Ppi/PeiSiDefaultPolicy.h
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/HeciInitFsp.inf
ClientOneSiliconPkg/Library/PeiSiPolicyLib/PeiSiPolicyLib.c
ClientOneSiliconPkg/Library/PeiSiPolicyLib/PeiSiPolicyLib.inf
ClientOneSiliconPkg/Library/PeiSiPolicyLib/PeiSiPolicyLibPreMem.c
ClientOneSiliconPkg/Library/PeiSiliconPolicyInitLibDependency/PeiPostMemSiliconPolicyInitLibDependency.inf
ClientOneSiliconPkg/Library/PeiSiliconPolicyInitLibDependency/PeiPreMemSiliconPolicyInitLibDependency.inf
ClientOneSiliconPkg/Library/PeiSiliconPolicyInitLibDependency/PeiSiliconPolicyInitLibDependency.c
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeFspTgl.inf
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInit.c
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInit.inf
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInitFsp.inf
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInitPreMem.c
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInitPreMem.inf
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInitPreMemFsp.inf
ClientOneSiliconPkg/SiPkg.dec
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitFsp.inf
TigerLakeBoardPkg/BoardPkg.dec
TigerLakeFspPkg/FspInit/Pei/FspInit.c
TigerLakeFspPkg/FspInit/Pei/FspInit.inf
TigerLakeFspPkg/FspInit/Pei/FspInitPreMem.c
TigerLakeFspPkg/FspInit/Pei/FspInitPreMem.inf
TigerLakeFspPkg/TigerLakeFspPkg.dsc
TigerLakeFspPkg/TigerLakeFspPkg.fdf
TigerLakePlatSamplePkg/Library/PeiPolicyInitLib/PeiPolicyInit.c
TigerLakePlatSamplePkg/Library/PeiPolicyInitLib/PeiPolicyInitLib.inf
TigerLakePlatSamplePkg/Library/PeiPolicyInitLib/PeiPolicyInitLibFsp.inf
TigerLakePlatSamplePkg/Library/PeiPolicyInitLib/PeiPolicyInitPreMem.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.inf
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMemFsp.inf
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.inf

================================================================================ 
Commit: 0eed3c1cda500c6f9a1fb163d98cf6c8c350bfa4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:34:49 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL][RKL] UniTools.py doesn't report the error condition (always exit with success) and UniTools.bat assigned a wrong path of UqiList.uni

Remove the line invoking UniTools.bat in bld.bat.
Clean UqiList.uni and UqiTool.bat.

Hsd-es-id: 1607584461
Original commit date: Thu Aug 8 16:15:56 2019 +0800
Change-Id: I7d06164142a23db6fdd819d87bc7361aa1b5fc17
Original commit hash: 412085dead73d59bfb3f7569f57cffd14233ce0b

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/PriBuild.sh
TigerLakeBoardPkg/bld.bat
TigerLakePlatSamplePkg/Setup/UqiList.uni
TigerLakePlatSamplePkg/Tools/UniTool/UniTool.bat
TigerLakePlatSamplePkg/Tools/UniTool/UniTool.sh

================================================================================ 
Commit: ab0eb429a4e50e2da479792ec60cb7e5b54e59c2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:34:45 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Aug 14 08:45:19 2019 +0000
Original commit date: Wed Aug 14 08:45:19 2019 +0000
Original commit hash: c4d0bb607f5a58b22477c00d6c27136edab51fd1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: fcd6aab9dc996b5efdbd4ca454a7364b25747b60 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 18:03:49 2019 -0700 
-------------------------------------------------------------------------------- 
Auto Gen File Sync

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspBinPkg/Fsp.bsf
TigerLakeFspBinPkg/Include/FirmwareVersionInfoHob.h
TigerLakeFspBinPkg/Include/FspUpd.h
TigerLakeFspBinPkg/Include/FspmUpd.h
TigerLakeFspBinPkg/Include/FspsUpd.h
TigerLakeFspBinPkg/Include/FsptUpd.h
TigerLakeFspBinPkg/Include/MemInfoHob.h
TigerLakeFspBinPkg/Include/SmbiosCacheInfoHob.h
TigerLakeFspBinPkg/Include/SmbiosProcessorInfoHob.h
TigerLakeFspBinPkg/TigerLakeFspPcds.dsc

================================================================================ 
Commit: 23770990a8653527b20bd0955d6f94366c27a226 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 16:09:56 2019 -0700 
-------------------------------------------------------------------------------- 
Code Sync

Hsd-es-id: 1607594818
Original commit date: Wed Aug 7 10:50:06 2019 +0800
Change-Id: I30dbd7cac7873b51e6cb7cc6156953a9bf5b950b
Original commit hash: 0ba92c0863e5d2009517e7ce5b5b5d2487a7d91b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuAcpi.c
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/X64/SmiEntry.nasm
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/X64/SmiException.nasm
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.h
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/MiscFunctions.c
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PowerMgmtDxe.inf
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PowerMgmtInit.c
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PowerMgmtInit.h
ClientOneSiliconPkg/Fru/RklCpu/DxeLib.dsc
ClientOneSiliconPkg/Fru/TglCpu/Dxe.dsc
ClientOneSiliconPkg/Fru/TglCpu/DxeLib.dsc
ClientOneSiliconPkg/Fru/TglCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.efi
ClientOneSiliconPkg/Fru/TglCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimDebug.efi
ClientOneSiliconPkg/Fru/TglCpu/Include/Register/CpuPcieRegs.h
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/TwoLmRegs.h
ClientOneSiliconPkg/Fru/TglCpu/Vtd/LibraryPrivate/DxeVtdInitLib/DxeVtdInitFruLib.c
ClientOneSiliconPkg/Fru/TglCpu/Vtd/LibraryPrivate/DxeVtdInitLib/DxeVtdInitFruLib.inf
ClientOneSiliconPkg/Fru/TglPch/PeiLib.dsc
ClientOneSiliconPkg/Fru/TglPchEmbedded/PeiLib.dsc
ClientOneSiliconPkg/Include/ConfigBlock/Graphics/Gen9/GraphicsConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/HybridStorage/HybridStorageConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/SerialIo/SerialIoConfig.h
ClientOneSiliconPkg/Include/DmaRemappingTable.h
ClientOneSiliconPkg/Include/IccMsgs.h
ClientOneSiliconPkg/Include/Library/DxeMeLib.h
ClientOneSiliconPkg/Include/Library/GpioConfig.h
ClientOneSiliconPkg/Include/Library/PchPcieRpLib.h
ClientOneSiliconPkg/Include/Library/PeiMeLib.h
ClientOneSiliconPkg/Include/Library/SerialIoI2cMasterLib.h
ClientOneSiliconPkg/Include/Library/SerialIoUartLib.h
ClientOneSiliconPkg/Include/MkhiMsgs.h
ClientOneSiliconPkg/Include/PcieRegs.h
ClientOneSiliconPkg/Include/Ppi/PeiPreMemSiDefaultPolicy.h
ClientOneSiliconPkg/Include/Ppi/PeiSiDefaultPolicy.h
ClientOneSiliconPkg/Include/Protocol/Spi.h
ClientOneSiliconPkg/Include/Register/FlashRegs.h
ClientOneSiliconPkg/Include/Register/FlashRegsVer1.h
ClientOneSiliconPkg/Include/Register/FlashRegsVer2.h
ClientOneSiliconPkg/Include/Register/GpioRegs.h
ClientOneSiliconPkg/Include/Register/PchPcieRpRegs.h
ClientOneSiliconPkg/Include/Register/SataRegs.h
ClientOneSiliconPkg/Include/SerialIoDevices.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoLib/CpuPcieInfoLibTgl.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoLib/PeiDxeSmmCpuPcieInfoLibTgl.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/Library/PeiDxeSmmCpuPcieInitCommonLib/CpuPcieInitCommon.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/Library/PeiDxeSmmCpuPcieInitCommonLib/PeiDxeSmmCpuPcieInitCommonLib.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/ItbtPcieRpInitLib/ItbtPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/ItbtPcieRpInitLib/ItbtPcieRpInitLib.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLib/PeiCpuPcieDekelInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.inf
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PchFiaLibVer1.c
ClientOneSiliconPkg/IpBlock/Fusa/IncludePrivate/Library/PeiFusaLib.h
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaLib/PeiFusaLib.c
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaLib/PeiFusaLibNull.c
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaLibNull/PeiFusaLibNull.c
ClientOneSiliconPkg/IpBlock/Gpio/IncludePrivate/Library/GpioNativePads.h
ClientOneSiliconPkg/IpBlock/Gpio/IncludePrivate/Library/GpioPrivateLib.h
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLib.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibInternal.h
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer1.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer2.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer3.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLib.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibVer1.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibVer2.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibVer3.c
ClientOneSiliconPkg/IpBlock/Graphics/IncludePrivate/Library/DxeGraphicsPolicyLib.h
ClientOneSiliconPkg/IpBlock/Graphics/IncludePrivate/Library/PeiGraphicsInitLib.h
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen9/PeiDisplayInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen9/PeiDisplayInitLib.inf
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsDisableInitLib/PeiGraphicsDisableInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen11/PeiGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen11/PeiGraphicsPmInit.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen9/AdditionalDisableSteps.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen9/PeiGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen9/PeiGraphicsInitLib.inf
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen9/PeiGraphicsPmInit.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsPolicyLibGen9/PeiGraphicsPolicyLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsPolicyLibGen9/PeiGraphicsPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsPolicyLibNull/PeiGraphicsPolicyLibNull.c
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaInitLib/PeiHdaInitLib.c
ClientOneSiliconPkg/IpBlock/Ipu/LibraryPrivate/PeiIpuInitPrivateLib/PeiIpuInitLib.c
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/HeciInitFsp.inf
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/HeciMsgDxeLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciMsgPeiLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFspRkl.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibRkl.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMemoryMap.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/MEMORY/MrcSetup.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MemoryInit.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Library/PeiMemPolicyLib/PeiMemPolicyLibSample.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMemoryMap.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcOemPlatform.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcOemPlatform.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcSetup.c
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPchPcieClocksLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPcieRpInitLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PciExpressHelpersLibrary.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLibVer1.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLibVer2.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitVer2.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer2.c
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiHybridStorageLib/PeiHybridStorageLib.c
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiHybridStorageLib/PeiHybridStorageLib.inf
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiHybridStoragePolicyLib/PeiHybridStoragePolicyLib.c
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPrivateLib/PeiRstPrivateLib.c
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPrivateLib/PeiRstPrivateLib.inf
ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataLib/PeiSataLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/I2c/I2cDriver/SerialIoI2cDriver.c
ClientOneSiliconPkg/IpBlock/SerialIo/I2c/I2cDriver/SerialIoI2cDriver.inf
ClientOneSiliconPkg/IpBlock/SerialIo/I2c/IncludePrivate/Library/SerialIoI2cMasterCommonLib.h
ClientOneSiliconPkg/IpBlock/SerialIo/I2c/Library/PeiSerialIoI2cMasterLib/PeiSerialIoI2cMasterLib.inf
ClientOneSiliconPkg/IpBlock/SerialIo/I2c/Library/PeiSerialIoI2cMasterLib/SerialIoI2cMaster.c
ClientOneSiliconPkg/IpBlock/SerialIo/I2c/LibraryPrivate/PeiDxeSerialIoI2cMasterCommonLib/PeiDxeSerialIoI2cMasterCommonLib.inf
ClientOneSiliconPkg/IpBlock/SerialIo/I2c/LibraryPrivate/PeiDxeSerialIoI2cMasterCommonLib/SerialIoI2cMasterCommonLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/IncludePrivate/Library/PeiSerialIoPolicyLib.h
ClientOneSiliconPkg/IpBlock/SerialIo/IncludePrivate/Library/SerialIoPrivateLib.h
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/PeiDxeSmmSerialIoPrivateLibVer1.inf
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/PeiDxeSmmSerialIoPrivateLibVer2.inf
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/PeiDxeSmmSerialIoPrivateLibVer3.inf
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibI2c.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibI2cNull.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibI2cVer1.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibI2cVer2.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibInternal.h
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibSpi.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibSpiNull.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibSpiVer1.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibSpiVer2.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibUart.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibUartVer1.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibUartVer2.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibUartVer3.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoI2cLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoInitLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoInitLib.inf
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoInitPrivateLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoInitPrivateLib.h
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoSpiLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoUartLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoPolicyLib/PeiSerialIoPolicyLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoPolicyLib/PeiSerialIoPolicyLib.inf
ClientOneSiliconPkg/IpBlock/SerialIo/Uart/Library/BaseSerialIoUartLibNull/BaseSerialIoUartLibNull.c
ClientOneSiliconPkg/IpBlock/SerialIo/Uart/Library/BaseSerialIoUartLibNull/BaseSerialIoUartLibNull.inf
ClientOneSiliconPkg/IpBlock/SerialIo/Uart/Library/PeiDxeSmmSerialIoUartLib/PeiDxeSmmSerialIoUartLib.inf
ClientOneSiliconPkg/IpBlock/SerialIo/Uart/Library/PeiDxeSmmSerialIoUartLib/SerialIoUartLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/Uart/Library/PeiDxeSmmSerialIoUartLib/SerialIoUartPrivateLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/Uart/Library/PeiDxeSmmSerialIoUartLib/SerialIoUartPrivateLib.h
ClientOneSiliconPkg/IpBlock/SerialIo/Uart/UartDriver/SerialIoUartDriver.c
ClientOneSiliconPkg/IpBlock/SerialIo/Uart/UartDriver/SerialIoUartDriver.inf
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssDma.asl
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssSsdt.asl
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/DxeTcssInitLib/DxeTcssInit.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/DxeTcssInitLib/DxeTcssInitLib.inf
ClientOneSiliconPkg/IpBlock/Thc/LibraryPrivate/PeiThcInitLib/PeiThcInitLib.c
ClientOneSiliconPkg/IpBlock/Tsn/IncludePrivate/Register/TsnRegs.h
ClientOneSiliconPkg/IpBlock/Tsn/LibraryPrivate/PeiTsnInitLib/PeiTsnInitLib.c
ClientOneSiliconPkg/IpBlock/TwoLm/Bzm/BzmDxe.c
ClientOneSiliconPkg/IpBlock/TwoLm/Include/Library/PeiDxeSmmTwoLmLib.h
ClientOneSiliconPkg/IpBlock/TwoLm/IncludePrivate/Library/FmssMbLib.h
ClientOneSiliconPkg/IpBlock/TwoLm/IncludePrivate/Library/TwoLmInitLib.h
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmInitLib/BzmInit.c
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmInitLib/MbCmdParser.c
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmInitLib/TwoLmInitLib.c
ClientOneSiliconPkg/IpBlock/TwoLm/Nvdimm/Dxe/NfitDxe.c
ClientOneSiliconPkg/IpBlock/TwoLm/Nvdimm/Dxe/NfitDxe.h
ClientOneSiliconPkg/IpBlock/TwoLm/Nvdimm/Dxe/NfitDxe.inf
ClientOneSiliconPkg/IpBlock/TwoLm/Nvdimm/Smm/DurabilityDsms.asl
ClientOneSiliconPkg/IpBlock/TwoLm/Nvdimm/Smm/NvdimmSmm.asl
ClientOneSiliconPkg/IpBlock/TwoLm/Nvdimm/Smm/NvdimmSmm.c
ClientOneSiliconPkg/IpBlock/TwoLm/Nvdimm/Smm/NvdimmSmm.h
ClientOneSiliconPkg/IpBlock/TwoLm/Nvdimm/Smm/NvdimmSmm.inf
ClientOneSiliconPkg/IpBlock/TwoLm/Nvdimm/Smm/RootDsms.asl
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/PeiUsbHostControllerInitLib.inf
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/XhciInit.c
ClientOneSiliconPkg/IpBlock/Vtd/AcpiTables/Dmar.aslc
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdInitLib/DxeVtdInitLib.c
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdInitLib/DxeVtdInitLib.inf
ClientOneSiliconPkg/Library/PeiSiPolicyLib/PeiSiPolicyLib.c
ClientOneSiliconPkg/Library/PeiSiPolicyLib/PeiSiPolicyLib.inf
ClientOneSiliconPkg/Library/PeiSiPolicyLib/PeiSiPolicyLibPreMem.c
ClientOneSiliconPkg/Library/PeiSiPolicyLib/PeiSiPolicyLibrary.h
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Pmc.asl
ClientOneSiliconPkg/Pch/Include/Library/PchInfoLib.h
ClientOneSiliconPkg/Pch/Include/PchPolicyCommon.h
ClientOneSiliconPkg/Pch/Include/Register/PchRegsLpcTgl.h
ClientOneSiliconPkg/Pch/IncludePrivate/PchConfigHob.h
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibEbg.c
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibIcl.c
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibJsl.c
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibTgl.c
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPrintPolicy.c
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.inf
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLibrary.h
ClientOneSiliconPkg/Pch/Library/SecPchLib/SecPchLib.c
ClientOneSiliconPkg/Pch/Library/SecPchLib/SecPchLib.inf
ClientOneSiliconPkg/Pch/Library/SecPchLib/SecPchLibEbg.c
ClientOneSiliconPkg/Pch/Library/SecPchLib/SecPchLibFsp.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/PeiDxeSmmSerialIoPrivateLibTgl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/PeiDxeSmmSerialIoPrivateLibVer3.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchHobs.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInit.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspIcl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspTgl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibIcl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibTgl.inf
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeEbg.c
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeFspTgl.inf
ClientOneSiliconPkg/Product/RocketLake/RocketLakeSiliconPkg.dsc
ClientOneSiliconPkg/Product/RocketLake/SiInit/Pei/SiInit.c
ClientOneSiliconPkg/Product/RocketLake/SiInit/Pei/SiInitPreMem.c
ClientOneSiliconPkg/Product/RocketLake/SiInit/Pei/SiInitPreMem.inf
ClientOneSiliconPkg/Product/RocketLake/SiInit/Pei/SiInitPreMemFsp.inf
ClientOneSiliconPkg/Product/RocketLake/SiPkgCommonLib.dsc
ClientOneSiliconPkg/Product/RocketLake/SiPkgDxe.dsc
ClientOneSiliconPkg/Product/RocketLake/SiPkgPeiLib.dsc
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInit.c
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInit.inf
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInitFsp.inf
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInitPreMem.c
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInitPreMem.inf
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInitPreMemFsp.inf
ClientOneSiliconPkg/Product/TigerLake/SiPkgCommonLib.dsc
ClientOneSiliconPkg/Product/TigerLake/SiPkgDxe.dsc
ClientOneSiliconPkg/Product/TigerLake/SiPkgPeiLib.dsc
ClientOneSiliconPkg/Product/TigerLake/TigerLakeSiliconPkg.dsc
ClientOneSiliconPkg/SiPkg.dec
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/Sa.asl
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
ClientOneSiliconPkg/SystemAgent/Include/SaRegs.h
ClientOneSiliconPkg/SystemAgent/IncludePrivate/SaNvsAreaDef.h
ClientOneSiliconPkg/SystemAgent/Library/DxeSaPolicyLib/DxeSaPolicyLib.c
ClientOneSiliconPkg/SystemAgent/Library/DxeSaPolicyLib/DxeSaPolicyLib.inf
ClientOneSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLib.c
ClientOneSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/SaPrintPolicy.c
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaDmiInitLib/PeiSaDmiInitLib.c
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/PeiSaInitLib.inf
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/PeiSaInitLibFsp.inf
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInit.c
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInitPreMem.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaAcpi.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitFsp.inf
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/DiscreteConnectivity.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglURvpRtd3.asl
TigerLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/Platform.asl
TigerLakeBoardPkg/BiosId.env
TigerLakeBoardPkg/BoardPkg.dec
TigerLakeBoardPkg/BoardPkg.fdf
TigerLakeBoardPkg/BoardPkgBuildOption.dsc
TigerLakeBoardPkg/BoardPkgConfig.dsc
TigerLakeBoardPkg/BoardPkgConfigDefault.dsc
TigerLakeBoardPkg/BoardPkgPcd.dsc
TigerLakeBoardPkg/BuildIafw.sh
TigerLakeBoardPkg/Library/PeiBoardConfigLib/PeiSpdTables.c
TigerLakeBoardPkg/Library/PeiReportFvLib/PeiReportFvLib.c
TigerLakeBoardPkg/Library/PeiSiliconPolicyUpdateLib/PeiSiliconPolicyUpdateLibFsp.inf
TigerLakeBoardPkg/TigerLakeHBoards/Include/TigerLakeHBoardConfigPatchTable.h
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Dxe/TigerLakeHBoardConfigPatchTable.h
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiDetect.c
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/TigerLakeHBoardConfigPatchTable.h
TigerLakeBoardPkg/TigerLakeUBoards/Include/TigerLakeUBoardConfigPatchTable.h
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiDetect.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
TigerLakeBoardPkg/TigerLakeYBoards/Include/TigerLakeYBoardConfigPatchTable.h
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/BoardSaConfigPreMem.h
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiDetect.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
TigerLakeBoardPkg/bld.bat
TigerLakeBoardPkg/cln.bat
TigerLakeBoardPkg/postbuild.bat
TigerLakeBoardPkg/prep.bat
TigerLakeFspBinPkg/SampleCode/Vbt/Vbt.bin
TigerLakeFspBinPkg/TigerLakeFspPcds.dsc
TigerLakeFspPkg/FspInit/Pei/FspInit.c
TigerLakeFspPkg/FspInit/Pei/FspInit.inf
TigerLakeFspPkg/FspInit/Pei/FspInitPreMem.c
TigerLakeFspPkg/FspInit/Pei/FspInitPreMem.inf
TigerLakeFspPkg/Library/FspSerialIoUartDebugHelperLib/FspSerialIoUartDebugHelperLib.c
TigerLakeFspPkg/Library/FspSerialIoUartDebugHelperLib/FspSerialIoUartDebugHelperLib.inf
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiPolicyUpdatePreMemLib.inf
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
TigerLakeFspPkg/TigerLakeFspPcds.dsc
TigerLakeFspPkg/TigerLakeFspPkg.dsc
TigerLakeFspPkg/TigerLakeFspPkg.fdf
TigerLakeFspPkg/TigerLakeFspPkgConfig.dsc
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakeFspPkg/Upd/FspsUpd.dsc
TigerLakePlatSamplePkg/EC/EC.c
TigerLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureCpuConfiguration.c
TigerLakePlatSamplePkg/Features/LifeCycleState/LifeCycleState.c
TigerLakePlatSamplePkg/Features/PlatformStatusCodeHandler/Pei/SerialIoUartStatusCodeWorker.c
TigerLakePlatSamplePkg/Features/PlatformStatusCodeHandler/RuntimeDxe/SerialIoUartStatusCodeWorker.c
TigerLakePlatSamplePkg/Features/PlatformStatusCodeHandler/Smm/SerialIoUartStatusCodeWorker.c
TigerLakePlatSamplePkg/Features/UiApp/BootMaint/Bm.vfr
TigerLakePlatSamplePkg/Features/UiApp/BootMaint/FormGuid.h
TigerLakePlatSamplePkg/Features/UiApp/UiApp.inf
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/BaseSerialIoUartDebugHelperLib/BaseSerialIoUartDebugHelperLib.c
TigerLakePlatSamplePkg/Library/BaseSerialIoUartDebugHelperLib/BaseSerialIoUartDebugHelperLib.inf
TigerLakePlatSamplePkg/Library/DxeFirmwareVersionInfoLib/DxeFirmwareVersionInfoLib.inf
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerHiiFreeLib.inf
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLib.inf
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/FastBootSupport.c
TigerLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxePolicyUpdateLib.inf
TigerLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiPchPolicyDebugLib.c
TigerLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiPchPolicyDebugPreMemLib.c
TigerLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiSiPolicyDebugLib.c
TigerLakePlatSamplePkg/Library/PeiPolicyInitLib/PeiPolicyInit.c
TigerLakePlatSamplePkg/Library/PeiPolicyInitLib/PeiPolicyInitLib.inf
TigerLakePlatSamplePkg/Library/PeiPolicyInitLib/PeiPolicyInitLibFsp.inf
TigerLakePlatSamplePkg/Library/PeiPolicyInitLib/PeiPolicyInitPreMem.c
TigerLakePlatSamplePkg/Library/PeiPolicyInitLib/PeiSaPolicyInit.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.inf
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMemFsp.inf
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.inf
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PlatformInitAdvancedSmm.c
TigerLakePlatSamplePkg/PlatformPkg.dec
TigerLakePlatSamplePkg/Setup/AcpiSetup.hfr
TigerLakePlatSamplePkg/Setup/AcpiSetup.uni
TigerLakePlatSamplePkg/Setup/CpuSetup.hfr
TigerLakePlatSamplePkg/Setup/PchPcieSetupSinglePort.hfr
TigerLakePlatSamplePkg/Setup/PchSetup.c
TigerLakePlatSamplePkg/Setup/PchSetup.hfr
TigerLakePlatSamplePkg/Setup/PchSetup.uni
TigerLakePlatSamplePkg/Setup/PlatformSetup.hfr
TigerLakePlatSamplePkg/Setup/PlatformSetup.uni
TigerLakePlatSamplePkg/Setup/SaPcieSetupSinglePort.hfr
TigerLakePlatSamplePkg/Setup/SaSetup.hfr
TigerLakePlatSamplePkg/Setup/SaSetup.uni
TigerLakePlatSamplePkg/Setup/Setup.inf
TigerLakePlatSamplePkg/Setup/SetupId.h
TigerLakePlatSamplePkg/Setup/SetupPrivate.h
TigerLakePlatSamplePkg/Setup/TccCpuPcieSetup.hfr
TigerLakePlatSamplePkg/Setup/TccPchPcieSetup.hfr
TigerLakePlatSamplePkg/Setup/TccSetup.c
TigerLakePlatSamplePkg/Setup/TccSetup.hfr
TigerLakePlatSamplePkg/Setup/TccSetup.uni

================================================================================ 
Commit: 8fb395526d7afb108a1fb3bad78dfe9212c8f252 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 15:29:26 2019 -0700 
-------------------------------------------------------------------------------- 
Increment Bios minor Version to 2321.08 for RC8

Hsd-es-id: NA
Original commit date: Mon Sep 16 13:31:17 2019 -0700
Change-Id: I95d4c7e232945882bcd90e7fed0a0a07362bfe61
Original commit hash: 227b131ec013bc7c9d3f5ca7e3751820962c0d2f

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 6b78e186da1e3b069028de78df7e9e06451e6ea3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 15:29:22 2019 -0700 
-------------------------------------------------------------------------------- 
Integrate New TigerLake Microcode Patch 0x34

Update Microcode Patch

Hsd-es-id: https
Original commit date: Mon Sep 16 09:35:31 2019 -0700
Change-Id: Idb2e9329d49a9e7217ff000146717e78a476e423
Original commit hash: eee21aa464bbb3df3ad84a477792781babe1241c

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: f34d882413303ab9b5ac009e1bda62f7625524f4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 14:45:29 2019 -0700 
-------------------------------------------------------------------------------- 
Increment Bios minor Version to 2321.07 for RC7

Hsd-es-id: NA
Original commit date: Tue Sep 10 17:13:05 2019 -0700
Change-Id: I367cf34c2cac5af423056cec11926571d8822204
Original commit hash: 34d91db654d673a87f759695f11343271ac7886f

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a0b1eb28b1be622459b535689baeaa838de0c540 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 14:45:26 2019 -0700 
-------------------------------------------------------------------------------- 
Fine tune  MRC parameters towards milestone to get best out of silicon

Set MRC MAx Frequency to 2133MHz and SAGV to disable state as per request

Hsd-es-id: https
Original commit date: Tue Sep 10 09:41:54 2019 -0700
Change-Id: I0b4bbc703c2282e3ec8e22ca57a9fa6e277e5d12
Original commit hash: dbf3bcb2b9e673df502015006aeb25aefaa09a5f

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeUBoards/Include/TigerLakeUBoardConfigPatchTable.h

================================================================================ 
Commit: a725b47118b457d8cfb0b542cba1583418e64605 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 14:45:23 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit NVS CI Update auto-generated NVS structure definitions

Tue Sep 10 16:23:32 2019 -0700
Original commit date: Tue Sep 10 16:23:32 2019 -0700
Original commit hash: edfe3152da87edb430b7ba422f7aab3138ec51c0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
ClientOneSiliconPkg/SystemAgent/IncludePrivate/SaNvsAreaDef.h

================================================================================ 
Commit: 6ca799c30eb0c1c9bfb1f3ce04a844536004b6a7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 14:45:19 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Clear WhiteSpace-Git Auto-Commit [Part 2] CI Replace tab characters with two spaces and trim trailing white space

Thu Sep 5 00:26:24 2019 -0700
Original commit date: Thu Sep 5 00:26:24 2019 -0700
Original commit hash: b4812210cc9a731f231ce0998361ceaa3c807245

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c

================================================================================ 
Commit: 170b76831739be316fc33d5d592f3969fe8c3e15 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 14:45:15 2019 -0700 
-------------------------------------------------------------------------------- 
Increment Bios minor Version to 2321.06 for RC6 [reapply]

Hsd-es-id: NA
Original commit date: Wed Sep 4 19:16:25 2019 -0700
Change-Id: Iae3ba7c2a60bb3c5aab9b0e67311cc567ef985d0
Original commit hash: f7a2e31b04439df0e1b0bf2075c081d220241c85

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 59d293d9a6c3c37d5acdb232621857dc0adb2af4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 14:45:12 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL-U] [A2 GT2] Require VBT/GOP support for HDMI 1.4 combo PHY port B DDI and
Update BoardPkgPcd.dsc with latest patch

Resolve bad git merge issue which introduced build failure.
Update BoardPkgPcd.dsc with latest patch

Hsd-es-id: 2208168317, 1409873559
Original commit date: Wed Sep 4 18:21:01 2019 -0700
Change-Id: Idd19e376b96237e6ebcd0289a35831e26c47f73d
Original commit hash: 8863038731c16d31079732bc6e5551844c3d1881

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkgPcd.dsc
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: dd2c80866ce17a20bf1de99f7225bbe9c71dae4a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 14:45:09 2019 -0700 
-------------------------------------------------------------------------------- 
Increment Bios minor Version to 2321.06 for RC6

Hsd-es-id: NA
Original commit date: Wed Sep 4 17:07:33 2019 -0700
Change-Id: I483589d2431b4b7009b2c29a7b239d5b15ad3a1f
Original commit hash: 3d0d82456ea705c41669bdf65727a7c28183dc1c

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 2bac26fa95c1bcf9fb794b8e79a6117e40bc3023 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 14:45:05 2019 -0700 
-------------------------------------------------------------------------------- 
TGL Lpddr4/DDR4 hitting hard hangs (core 0 can't enter probe mode)

After FSP 2.1 FSP will share bootloader stack and only needs separate
temp ram region for Heap. Basing on the debug BIOS log file FSP does
not really need 0x40000 for Heap so reduced to 0x20000 thus gave back
more temp ram to bootloader.
Also PcdPeiCoreMaxPeiStackSize has to be larger in FSP Wrapper build
too so moved to outside PcdFspWrapperEnable check.

Hsd-es-id: 1409873559
Original commit date: Wed Sep 4 20:19:31 2019 +0800
Change-Id: I5739f98126bcd8e79101d96237007352c9f6f8ae
Original commit hash: 1ff9e11d9499016e869044a9df3d86bd0eb689b9

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkgPcd.dsc
TigerLakeFspPkg/TigerLakeFspPkg.dsc

================================================================================ 
Commit: fdf54c15df31e85d383fac5db3ae77606a1b98ce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 14:45:02 2019 -0700 
-------------------------------------------------------------------------------- 
Increment Bios minor Version to 2321.06 for RC6

Hsd-es-id: NA
Original commit date: Wed Sep 4 16:20:11 2019 -0700
Change-Id: I4f25cd8f263b59bd9a65bae5faa68a71fba34a0f
Original commit hash: 6e09b3d3bd9e0ab50e2303c648b1c3bfac66b210

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: d76d0f48e18c7e44c18211b8d270a9bce90eae4a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 14:44:58 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL] Added flow to allocate valid memory space for BGNV region

Bios guard should allocate memery space for GlobalNvs thru standard EFI boot service.

Hsd-es-id: 1607569766
Original commit date: Tue Sep 3 11:28:07 2019 +0800
Change-Id: I81f3292b54c0ae7d02e1a6973eebb48f856e097f
Original commit hash: 58e458ded9a4dd7bf02eaedce37d54948a75e079

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuAcpi.c
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/MiscFunctions.c
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PowerMgmtDxe.inf
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PowerMgmtInit.c
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PowerMgmtInit.h

================================================================================ 
Commit: 944a31e62b7aa4943e071f2660ad05034e6ffb8f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 14:44:55 2019 -0700 
-------------------------------------------------------------------------------- 
[TGP][PCIe] Register values not set according to PCIe BWG 0.93

Updated programming based on latest BWG

Hsd-es-id: 1409757706

Original commit date: Tue Aug 20 15:59:46 2019 -0700
Change-Id: Ib73937a465deae9cb99a70c7bbe4d3745dbf16d7
Original commit hash: 757f800cb0df3aab9dbf28d87373225d98486890

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/PcieRegs.h
ClientOneSiliconPkg/Include/Register/PchPcieRpRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PciExpressHelpersLibrary.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitVer2.c

================================================================================ 
Commit: 61f33260e673547a77d4937dd7cfc671481e80fd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 14:44:51 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL-U] [A2 GT2] Require VBT/GOP support for HDMI 1.4 combo PHY port B DDI.
- GOP Config driver in BIOS was not updating the VBT at right time due to its call after PCI enumeration.
- With these changes, created separate BASE Lib Constructor for updating the VBT which would be consumed by PEI and DXE GOP drivers.

Hsd-es-id: 2208168317
Original commit date: Fri Aug 30 14:37:19 2019 +0530
Change-Id: I981ceff83a0d56c0f59a6a6ffc0bef298e8be4b5
Original commit hash: bad118005308aa92311a484c6b7898f1956f6658

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: 0a57e769a6b517ebe9b43c122f358f0e626a532b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 14:44:47 2019 -0700 
-------------------------------------------------------------------------------- 
Increment Bios minor Version to 2321.06 for RC6

Hsd-es-id: NA
Original commit date: Wed Sep 4 12:42:47 2019 -0700
Change-Id: I07ab36c7eab791cca107b2fc62d0223101c3e777
Original commit hash: 2ccb4516b9693cbcc1a593bc0611628ae221fc1a

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b069df135cd6b3d8748d82fd28d4e24ce7781618 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 14:44:44 2019 -0700 
-------------------------------------------------------------------------------- 
TigerLakePlatSamplePkg: Use PcdFeatureFlag and replace trusted consoles check.

After the integration of the MinPlatform changes, some PCDs got redefined
affecting their scope. For this particular issue, PcdTpm2Enable was a
PcdFixedAtBuild and became a PcdFeatureFlag. The main side effect of this change
in type of PCD is that the definition is no longer visible for the C
pre-processor, so it can't be used to exclude code at compile time.

To work around this issue, the new changes get the PCD value at runtime to
decide if the Physical Presence flows will be executed or not.

Additionally, the trusted consoles check has been replaced and aligned to what
is being defined in the MinPlatform changes, in which the platform defines a
trusted input and a trusted output console. The presence of this will suffice
for the Physical Presence flows to be issued. If any of this trusted consoles is
missing, or the trusted output is not configured as primary display, then the
Physical Presence operation will be deferred.

Hsd-es-id: 1607584021
Original commit date: Thu Aug 29 17:37:55 2019 -0700
Change-Id: I04103320569644ab3435b1d1537bdd8e97fc410c
Original commit hash: 413b3958d02066797f7add3d204c9734bf5c5316

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerHiiFreeLib.inf
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLib.inf
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/FastBootSupport.c

================================================================================ 
Commit: 358052ca9d89c8c019febb609a5dba1dfae22619 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 14:44:40 2019 -0700 
-------------------------------------------------------------------------------- 
Revert "[TGL A3] [cAVS] [BIOS] BIOS settings for SNDW and HD-A needs to be fixed in Advanced Link config"

This reverts commit d2dc168ea28a93cec4fe83c934a4acb80d7ec584 with Change-Id Ibf140a3fe1358e974301e9366688d6a1204ee006
due to regression issue

Hsd-es-id: 1409680145
Original commit date: Wed Sep 4 11:24:08 2019 -0700
Change-Id: I482b4a1f050f8810fcdcdd5e71991c5ba5fb8b0e
Original commit hash: c2c78bdba56fa49c157f3658c496525ffec705d8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaInitLib/PeiHdaInitLib.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
TigerLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: 296ad679391d27004fb5a4db7b7d46ae32ceb7b7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 14:44:36 2019 -0700 
-------------------------------------------------------------------------------- 
BGUP update fails with FSP2_1 based BGUP binary

Replaced correct variable to get Bios size for Dispatch mode

Hsd-es-id: 1607662631
Original commit date: Thu Aug 29 13:12:14 2019 -0700
Change-Id: I5bafc8d15b814be3ed3bcf3641e3a208042a6f4f
Original commit hash: 0e518272927706459aea899b1274821334ee6d69

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c

================================================================================ 
Commit: 010ddb76bfcfc47deb735191c776835a06a31c44 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 14:44:33 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL A3] [cAVS] [BIOS] Requesting to change default BIOS setting for Audio Link Mode to Soundwire to match TGL POR

Default Audio Link Mode in BIOS settings set to Soundwire

Hsd-es-id: 1409852448
Original commit date: Wed Sep 4 16:41:38 2019 +0200
Change-Id: I57cdc940468914743ac0c8c5ec99781b0636b8ef
Original commit hash: cbf2a58116f592d711332f98295315e250099ee6

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: 1b8511f1b4bfbe64087379ccf8ff70bddb0a5f02 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 14:44:29 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL] GPIO IO Standby State

IO Standby State and IO Standby Termination configuration

Hsd-es-id: 2207456365
Original commit date: Fri Jul 19 10:27:08 2019 +0200
Change-Id: I4a178116b7d3140ae788d2f6e734b42edfea5450
Original commit hash: cef8b8f0d14fc8a1ef818d0422f429176f8817a1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/GpioConfig.h
ClientOneSiliconPkg/Include/Register/GpioRegs.h
ClientOneSiliconPkg/IpBlock/Gpio/IncludePrivate/Library/GpioNativePads.h
ClientOneSiliconPkg/IpBlock/Gpio/IncludePrivate/Library/GpioPrivateLib.h
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLib.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibInternal.h
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer1.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer2.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer3.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLib.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibVer1.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibVer2.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibVer3.c
ClientOneSiliconPkg/IpBlock/Thc/LibraryPrivate/PeiThcInitLib/PeiThcInitLib.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInit.c

================================================================================ 
Commit: 9259ec44a7206be9e0e415543cfb27a1a09ba0a4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 14:44:25 2019 -0700 
-------------------------------------------------------------------------------- 
Flexible CSME manufacturing flow

Changed manufacturing mode detection for certain features.
Implemented WriteToSpi Heci message

Original commit date: Thu Aug 8 12:58:32 2019 +0200
Change-Id: I467dee65c99a040b074bdecb6ea7143086c68d0a
Original commit hash: 5ddd1352d5705d5431e5e4c635a77e6118ce75f9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c
ClientOneSiliconPkg/Include/Library/DxeMeLib.h
ClientOneSiliconPkg/Include/MkhiMsgs.h
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/HeciMsgDxeLib.c
TigerLakePlatSamplePkg/Features/LifeCycleState/LifeCycleState.c
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c

================================================================================ 
Commit: 35668c4752bebb68a42a5867cca56b17afd5bc1d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 14:44:21 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL][A2][Automation][REGRESSION]: SUT hangs at 9CAd while performing Restart with EXT FSPWrapper [Alpha Blocker]

Removed Restricted tag for PCH Stepping Z0

Hsd-es-id: 1607540050
Original commit date: Thu Aug 29 11:09:22 2019 -0700
Change-Id: I8bf012838cc76eaaa51274bab7099fb23a8639d7
Original commit hash: 44d628c7e84c1ff928b311f1bc585cb320bc6539

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer2.c
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/XhciInit.c
ClientOneSiliconPkg/Pch/Include/Library/PchInfoLib.h
ClientOneSiliconPkg/Pch/Include/Register/PchRegsLpcTgl.h
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibTgl.c

================================================================================ 
Commit: dfe9848f2d34557cfd7bb6ec5650e7dc5471aa7c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 14:44:17 2019 -0700 
-------------------------------------------------------------------------------- 
TigerLake A0 Unified (uCode+Punit) Production Patch 0x32

Update TGL Ax with Patch 0x32

Hsd-es-id: 2208279144

Original commit date: Fri Aug 30 13:08:10 2019 -0700
Change-Id: Ie14ef3ab7e0432b2e76a39f4a310572f28fc6815
Original commit hash: 4969cfc3b59998fa535bcc28b2f818911b302170

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: ed2349a3ef6d8f153df2d8d9759f3aa41d550da0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 14:44:11 2019 -0700 
-------------------------------------------------------------------------------- 
Increment Bios minor Version to 2321.05 for RC5 [reapply]

Hsd-es-id: NA
Original commit date: Wed Aug 28 19:11:04 2019 -0700
Change-Id: I405d9a9c2546ebc87829ba5960d3d36452a3c76f
Original commit hash: f322d888a05e45af55aad46fccb44edd3086341d

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f153376e5e78d1ab3acff02e2511146d061ae3cc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 14:44:08 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: [TGL][MRC] Add fix for LP4 Byte Mode

LP4 Byte Mode

Hsd-es-id: none
Original commit date: Wed Aug 28 17:16:22 2019 -0700
Change-Id: I0cacc66cb54469ded6f1e27884eb15b00529a964
Original commit hash: 068f87f063eab720398781636ce135c67ce35929

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 66f59c8edbcdc8303d2530d7a71b6bcdbfddd3d8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 14:44:04 2019 -0700 
-------------------------------------------------------------------------------- 
Increment Bios minor Version to 2321.05 for RC5 [reapply]

Hsd-es-id: NA
Original commit date: Wed Aug 28 09:36:11 2019 -0700
Change-Id: Ifad492362ab185cc1c6facf4c6ac9a369bb66c5e
Original commit hash: 52d5b3e3285445da3d7f58919c87a914433be39e

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: d2794d00ac8b9cb7bee1c752f55dcb4986bdb90f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 14:44:00 2019 -0700 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg: Call BpmGen2 after all modifications to flash image are issued.

Within the postbuild.bat script the module_remover.py tool was being called
after BpmGen2 had generated the BIOS binary reference hashes, which will modify
the binary contents and invalidate the calculated hashes.

The correct order is to call BpmGen2 on the final version of the image, after
all modifications to the image have been issued.

Hsd-es-id: 1607634183
Original commit date: Tue Aug 27 11:02:19 2019 -0700
Change-Id: I960bb57d3191611f1146cc2fc6eb731a87fdbc0c
Original commit hash: e084e74675b7f3b488de1ae46694c13b199bbf50

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/postbuild.bat

================================================================================ 
Commit: 3e8051c889d88084e01a298c5ddbe36ebd5b71f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 14:43:57 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: [TGL][MRC] Sync up Full BIOS setup options

Added new BIOS options to match MrcSetup.c as well as matching option defaults
MRC verison updated to 0.3.2.0

Hsd-es-id: none
Original commit date: Tue Aug 27 20:43:21 2019 -0700
Change-Id: I3388cecc85ba240ac6744447092bf39dc250f06f
Original commit hash: fca5c0166da3b594a95e43cc63b894f2db1342b2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: 440045b2f92028f8cc8487610881206f0c7cb4aa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 14:43:53 2019 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][MRC] Added Full BIOS setup overrides and updated MRC files to 0.3.1.97

Full BIOS changes + MRC 0.3.1.97

Hsd-es-id: https://hsdes.intel.com/appstore/article/#/1409586900
Original commit date: Tue Aug 27 14:36:34 2019 -0700
Change-Id: I4711e35b9ecec38846cc864a40f8ced7d997f68f
Original commit hash: 809b998394949ff16a2c661b1de6a1c17840f4ca

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MemoryInit.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Library/PeiMemPolicyLib/PeiMemPolicyLibSample.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosser.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcMcConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMemoryMap.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcOemPlatform.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcOemPlatform.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcSetup.c
TigerLakeBoardPkg/BoardPkg.dec
TigerLakeBoardPkg/TigerLakeUBoards/Include/TigerLakeUBoardConfigPatchTable.h
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakeOpenBoardPkg/FspWrapper/Library/PeiSiliconPolicyUpdateLibFsp/PeiSaPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Setup/SaSetup.hfr
TigerLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 9aef85ff5df31c9bef5f4bc3f3d9df3903e6fea9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 14:43:44 2019 -0700 
-------------------------------------------------------------------------------- 
Resume from S3 Hangs at PC 9AE3 on U_LPDDR4

Cherry-picked https://git-amr-7.devtools.intel.com/gerrit/55483
and https://git-amr-7.devtools.intel.com/gerrit/56238 from master
to fix screen not coming up during S3 resume in TGL-U LP4

Hsd-es-id: 2208251228
Original commit date: Thu Aug 8 11:47:41 2019 +0800
Change-Id: Ib1d898dccb6c795f889ee5924d62fc0602f0530d
Original commit hash: b5d29c0af50ace3202e3c6f65ceefae219f31147

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Ppi/PeiPreMemSiDefaultPolicy.h
ClientOneSiliconPkg/Include/Ppi/PeiSiDefaultPolicy.h
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/HeciInitFsp.inf
ClientOneSiliconPkg/Library/PeiSiPolicyLib/PeiSiPolicyLib.c
ClientOneSiliconPkg/Library/PeiSiPolicyLib/PeiSiPolicyLib.inf
ClientOneSiliconPkg/Library/PeiSiPolicyLib/PeiSiPolicyLibPreMem.c
ClientOneSiliconPkg/Library/PeiSiliconPolicyInitLibDependency/PeiPostMemSiliconPolicyInitLibDependency.inf
ClientOneSiliconPkg/Library/PeiSiliconPolicyInitLibDependency/PeiPreMemSiliconPolicyInitLibDependency.inf
ClientOneSiliconPkg/Library/PeiSiliconPolicyInitLibDependency/PeiSiliconPolicyInitLibDependency.c
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeFspTgl.inf
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInit.c
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInit.inf
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInitFsp.inf
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInitPreMem.c
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInitPreMem.inf
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInitPreMemFsp.inf
ClientOneSiliconPkg/SiPkg.dec
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitFsp.inf
TigerLakeBoardPkg/BoardPkg.dec
TigerLakeBoardPkg/BoardPkg.fdf
TigerLakeFspPkg/FspInit/Pei/FspInit.c
TigerLakeFspPkg/FspInit/Pei/FspInit.inf
TigerLakeFspPkg/FspInit/Pei/FspInitPreMem.c
TigerLakeFspPkg/FspInit/Pei/FspInitPreMem.inf
TigerLakeFspPkg/TigerLakeFspPkg.dsc
TigerLakeFspPkg/TigerLakeFspPkg.fdf
TigerLakePlatSamplePkg/Library/PeiPolicyInitLib/PeiPolicyInit.c
TigerLakePlatSamplePkg/Library/PeiPolicyInitLib/PeiPolicyInitLib.inf
TigerLakePlatSamplePkg/Library/PeiPolicyInitLib/PeiPolicyInitLibFsp.inf
TigerLakePlatSamplePkg/Library/PeiPolicyInitLib/PeiPolicyInitPreMem.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.inf
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMemFsp.inf
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.inf

================================================================================ 
Commit: 027addef2c3f3480af774a57e2957f640aaca4ca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 14:43:37 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/TigerLakeBoardPkg/TigerLakeFspPkg: Hybrid storage support commit broke FSP Dispatch mode booting.

New added PCD(PcdHybridStorageLocation) was not defined as DynamicEx type (FSP Binary can only consume DynamicEx, not Dynamic)

Hsd-es-id: 1607655968
Original commit date: Thu Aug 22 12:43:40 2019 +0800
Change-Id: Idfc582a9e7b5814691465017852dd9c510367ae2
Original commit hash: 3bb895707412be6d8866c9206e4eb94a6ab30a6d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/RocketLake/RocketLakeSiliconPkg.dsc
ClientOneSiliconPkg/Product/TigerLake/TigerLakeSiliconPkg.dsc
ClientOneSiliconPkg/SiPkg.dec
TigerLakeBoardPkg/BoardPkgPcd.dsc
TigerLakeFspBinPkg/TigerLakeFspPcds.dsc
TigerLakeFspPkg/TigerLakeFspPcds.dsc
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf

================================================================================ 
Commit: 0960f3dde7733a0409c87cdd15cd5350b546b0e4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 14:43:33 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL-U][A2][Daily CI][Regression] : "9CAD" hang is observed while booting to OS with V2342.

Fixed clkreq programming with hybrid storage device support.

Hsd-es-id: 1607652839

Original commit date: Tue Aug 20 10:54:40 2019 -0700
Change-Id: I7cfa63079d052f151e7d9e9ce39d7e8d558f48fd
Original commit hash: e7434e8d72ebbc8823ed3017fba2a35b6cb9c160

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPchPcieClocksLib.h
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiHybridStorageLib/PeiHybridStorageLib.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInit.c

================================================================================ 
Commit: 5e397b5a5a4b356aad4129b07cd490289ed2c7e7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 14:43:29 2019 -0700 
-------------------------------------------------------------------------------- 
Adopting Optane Memory Hybrid Modules(TGL platform)

Added support for hybrid storage devices.
Created a new library for all hybrid storage related functions and provided a policy to either enable or disable support for Hybrid storage device.

Hsd-es-id: 2207826121

Original commit date: Wed Aug 7 13:03:19 2019 -0700
Change-Id: I8e905135af269e5681a8a88bb8cb67e3cb0c2c70
Original commit hash: a4a197d06fca884d58ca2b53325465caec82c62e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglPch/PeiLib.dsc
ClientOneSiliconPkg/Include/ConfigBlock/HybridStorage/HybridStorageConfig.h
ClientOneSiliconPkg/Include/IccMsgs.h
ClientOneSiliconPkg/Include/Library/PeiMeLib.h
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciMsgPeiLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPcieRpInitLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLibVer1.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLibVer2.inf
ClientOneSiliconPkg/IpBlock/Rst/IncludePrivate/Library/PeiHybridStorageLib.h
ClientOneSiliconPkg/IpBlock/Rst/IncludePrivate/Library/PeiHybridStoragePolicyLib.h
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiHybridStorageLib/PeiHybridStorageLib.c
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiHybridStorageLib/PeiHybridStorageLib.inf
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiHybridStoragePolicyLib/PeiHybridStoragePolicyLib.c
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiHybridStoragePolicyLib/PeiHybridStoragePolicyLib.inf
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPrivateLib/PeiRstPrivateLib.c
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPrivateLib/PeiRstPrivateLib.inf
ClientOneSiliconPkg/Library/PeiSiPolicyLib/PeiSiPolicyLib.c
ClientOneSiliconPkg/Library/PeiSiPolicyLib/PeiSiPolicyLib.inf
ClientOneSiliconPkg/Library/PeiSiPolicyLib/PeiSiPolicyLibrary.h
ClientOneSiliconPkg/Pch/Include/PchPolicyCommon.h
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInit.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspIcl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspTgl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibIcl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibTgl.inf
ClientOneSiliconPkg/Product/RocketLake/RocketLakeSiliconPkg.dsc
ClientOneSiliconPkg/Product/RocketLake/SiPkgPeiLib.dsc
ClientOneSiliconPkg/Product/TigerLake/SiPkgCommonLib.dsc
ClientOneSiliconPkg/Product/TigerLake/SiPkgPeiLib.dsc
ClientOneSiliconPkg/Product/TigerLake/TigerLakeSiliconPkg.dsc
ClientOneSiliconPkg/SiPkg.dec
TigerLakeBoardPkg/BoardPkgConfig.dsc
TigerLakeBoardPkg/BoardPkgConfigDefault.dsc
TigerLakeBoardPkg/BoardPkgPcd.dsc
TigerLakeFspBinPkg/TigerLakeFspPcds.dsc
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
TigerLakeFspPkg/TigerLakeFspPcds.dsc
TigerLakeFspPkg/TigerLakeFspPkg.dsc
TigerLakeFspPkg/TigerLakeFspPkgConfig.dsc
TigerLakeFspPkg/Upd/FspsUpd.dsc
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
TigerLakePlatSamplePkg/Setup/PchSetup.hfr
TigerLakePlatSamplePkg/Setup/PchSetup.uni

================================================================================ 
Commit: 981d20cca4f1b269158d6d207d0bbb630d2e9c62 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 14:43:22 2019 -0700 
-------------------------------------------------------------------------------- 
Increment Bios minor Version to 2321.05 for RC5

Hsd-es-id: NA
Original commit date: Mon Aug 26 14:06:25 2019 -0700
Change-Id: If876cfba903997a1432af546d0fc04d8613a5595
Original commit hash: 51c8f3ffe6124d9f5877fe0065954927a4bfa8d5

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: e4ef00d419016c0a207011185cc83f043e5d4d40 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 14:43:19 2019 -0700 
-------------------------------------------------------------------------------- 
TigerLake A0 Unified (uCode+Punit) Production Patch 0x30

Update TGL Ax with Patch 0x30

Hsd-es-id: 2208241193

Original commit date: Fri Aug 23 12:27:52 2019 -0700
Change-Id: I1427f432bf2d353bf535fa6b67e0072ccb436769
Original commit hash: 6ff775e584a37bc08094c8724d4a44a5c2667762

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 95f97921f1b7697796cb87e52e98699f5b5b0d52 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 14:43:15 2019 -0700 
-------------------------------------------------------------------------------- 
[TGP] Change TGL A2 default BIOS option for PCH-IO->PCIE to enable L1.1

This request is to change the following defaults in BIOS options:
Intel Advanced Menu ->PCH-IO->PCI Express Configuration->PCI Express Root Port [i]->ASPM = Auto
Intel Advanced Menu ->PCH-IO->PCI Express Configuration->PCI Express Root Port [i]->L1 Substates = L1.1

Hsd-es-id: https
Original commit date: Tue Aug 20 22:47:49 2019 -0700
Change-Id: I854d9b2ef786d2ae38885328dc7e67490b01d768
Original commit hash: 25ade2947e5dea4e9fddbf7bfea4215d87ade9eb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Include/TigerLakeUBoardConfigPatchTable.h
TigerLakeBoardPkg/TigerLakeYBoards/Include/TigerLakeYBoardConfigPatchTable.h

================================================================================ 
Commit: e16ba8fb3b088e52213af98c14c169812c8dd452 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 14:43:11 2019 -0700 
-------------------------------------------------------------------------------- 
Remove ClientSiliconPkg dependency in C1S

The reason for this change is ClientSiliconPkg dependency
in EagleStream BIOS. It is confusing for customers.
Second think is that C1S package should free for this dependency
by design. There are only two things that have been done:
1. Copy ConfigBlock header files to:
   ClientOneSiliconPkg/Include/ConfigBlock.h
   ClientOneSiliconPkg/Include/Library/ConfigBlockLib.h
   ClientOneSiliconPkg/Include/SmbiosCacheInfoHob.h
   ClientOneSiliconPkg/Include/SmbiosProcessorInfoHob.h
2. Remove ClientSiliconPkg/ClientSiliconPkg.dec from C1S INF files

Hsd-es-id: 1808220583
Original commit date: Fri Aug 2 15:29:58 2019 +0200
Change-Id: I781c930e9f9ea9f81639dd4c2812fe221e4cd10c
Original commit hash: 18e0335c3170459a1f107f13ebcb98f06a9bf529

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.inf
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.inf
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLibPreMem.inf
ClientOneSiliconPkg/Cpu/LibraryPrivate/BaseSoftwareGuardLibNull/BaseSoftwareGuardLibNull.inf
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/PeiCpuInitLib.inf
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/PeiCpuInitLibFsp.inf
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PeiCpuPowerMgmtLib.inf
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerOnConfigLib/PeiCpuPowerOnConfigLib.inf
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerOnConfigLibDisable/PeiCpuPowerOnConfigLibDisable.inf
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiDxeSmmCpuCommonLib/PeiDxeSmmCpuCommonLib.inf
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiDxeSoftwareGuardLib/PeiDxeSoftwareGuardLib.inf
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiSmbiosCpuLib/PeiSmbiosCpuLib.inf
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiTxtLib/PeiTxtLib.inf
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PowerMgmtDxe.inf
ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtSmm.inf
ClientOneSiliconPkg/Cpu/TxtInit/Dxe/TxtDxe.inf
ClientOneSiliconPkg/Cpu/TxtInit/Dxe/TxtDxeJsp.inf
ClientOneSiliconPkg/Fru/RklCpu/Ipu/LibraryPrivate/PeiIpuInitFruLib/PeiIpuInitFruLib.inf
ClientOneSiliconPkg/Fru/TglCpu/Ipu/LibraryPrivate/PeiIpuInitFruLib/PeiIpuInitFruLib.inf
ClientOneSiliconPkg/Fru/TglPch/LibraryPrivate/PeiPchInitPreMemFruLib/PeiPchInitPreMemFruLib.inf
ClientOneSiliconPkg/Include/ConfigBlock.h
ClientOneSiliconPkg/Include/Library/ConfigBlockLib.h
ClientOneSiliconPkg/Include/SmbiosCacheInfoHob.h
ClientOneSiliconPkg/Include/SmbiosProcessorInfoHob.h
ClientOneSiliconPkg/IpBlock/Amt/AmtInit/Dxe/AmtInitDxe.inf
ClientOneSiliconPkg/IpBlock/Amt/BiosExtensionLoader/Dxe/BiosExtensionLoader.inf
ClientOneSiliconPkg/IpBlock/Amt/Library/DxeAmtHeciLib/DxeAmtHeciLib.inf
ClientOneSiliconPkg/IpBlock/Amt/Library/DxeAmtPolicyLib/DxeAmtPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Amt/Library/DxeAmtPolicyLibNull/DxeAmtPolicyLibNull.inf
ClientOneSiliconPkg/IpBlock/Amt/Library/PeiAmtPolicyLib/PeiAmtPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Amt/Library/PeiAmtPolicyLibNull/PeiAmtPolicyLibNull.inf
ClientOneSiliconPkg/IpBlock/Amt/LibraryPrivate/PeiActiveManagementLib/PeiActiveManagementLib.inf
ClientOneSiliconPkg/IpBlock/Amt/Sol/Dxe/SerialOverLan.inf
ClientOneSiliconPkg/IpBlock/BiosGuard/LibraryPrivate/PeiBiosGuardLib/PeiBiosGuardLib.inf
ClientOneSiliconPkg/IpBlock/BiosGuard/LibraryPrivate/PeiBiosGuardLibNull/PeiBiosGuardLibNull.inf
ClientOneSiliconPkg/IpBlock/BiosGuard/Smm/BiosGuardServices.inf
ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviLib/PeiCnviLibVer1.inf
ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviLib/PeiCnviLibVer2.inf
ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviLibNull/PeiCnviLibNull.inf
ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviPolicyLib/PeiCnviPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviPolicyLibNull/PeiCnviPolicyLibNull.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoLib/PeiDxeSmmCpuPcieInfoLibTgl.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/Library/PeiDxeSmmCpuPcieInitCommonLib/PeiDxeSmmCpuPcieInitCommonLib.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/Library/PeiDxeSmmCpuPcieRpLib/PeiDxeSmmCpuPcieRpLib.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/DxeItbtPcieRpLib/DxeItbtPcieRpLib.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/DxeItbtPcieRpLibNull/DxeItbtPcieRpLibNull.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/ItbtPcieRpInitLib/ItbtPcieRpInitLib.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/ItbtPcieRpInitLibNull/ItbtPcieRpInitLibNull.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLib/PeiCpuPcieDekelInitLib.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLibNull/PeiCpuPcieDekelInitLibNull.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPciePolicyLibNull/PeiCpuPciePolicyLibNull.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLib.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLibNull/PeiCpuPciePreMemRpInitLibNull.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLibNull/PeiCpuPcieRpInitLibNull.inf
ClientOneSiliconPkg/IpBlock/Dci/LibraryPrivate/PeiDciInitLib/PeiDciInitLib.inf
ClientOneSiliconPkg/IpBlock/Dci/LibraryPrivate/PeiDciPolicyLib/PeiDciPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Espi/LibraryPrivate/PeiEspiInitLib/PeiEspiInitLib.inf
ClientOneSiliconPkg/IpBlock/Espi/LibraryPrivate/PeiEspiPolicyLib/PeiEspiPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PeiPchFiaLibVer1.inf
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PeiPchFiaLibVer2.inf
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PeiPchFiaLibVer3.inf
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaLib/PeiFusaLib.inf
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaLibNull/PeiFusaLibNull.inf
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaPolicyLib/PeiFusaPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaPolicyLibNull/PeiFusaPolicyLibNull.inf
ClientOneSiliconPkg/IpBlock/Gbe/Library/PeiDxeSmmGbeLib/PeiDxeSmmGbeLib.inf
ClientOneSiliconPkg/IpBlock/Gbe/LibraryPrivate/PeiGbeInitLib/PeiGbeInitLib.inf
ClientOneSiliconPkg/IpBlock/Gbe/LibraryPrivate/PeiGbePolicyLib/PeiGbePolicyLib.inf
ClientOneSiliconPkg/IpBlock/Gna/LibraryPrivate/PeiGnaInitLib/PeiGnaInitLib.inf
ClientOneSiliconPkg/IpBlock/Gna/LibraryPrivate/PeiGnaInitLibNull/PeiGnaInitLibNull.inf
ClientOneSiliconPkg/IpBlock/Gna/LibraryPrivate/PeiGnaPolicyLib/PeiGnaPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Gna/LibraryPrivate/PeiGnaPolicyLibNull/PeiGnaPolicyLibNull.inf
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/DxeGpioPolicyLib/DxeGpioPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/DxeGraphicsInitLib/DxeGraphicsInitLib.inf
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/DxeGraphicsPolicyLib/DxeGraphicsPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/DxeGraphicsPolicyLibNull/DxeGraphicsPolicyLibNull.inf
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/DxeIgdOpRegionInitLib/DxeIgdOpRegionInitLib.inf
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen11/PeiDisplayInitLib.inf
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen12/PeiDisplayInitLib.inf
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibNull/PeiDisplayInitLibNull.inf
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayLib/PeiDisplayLib.inf
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayLibNull/PeiDisplayLibNull.inf
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsDisableInitLib/PeiGraphicsDisableInitLib.inf
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen11/PeiGraphicsInitLib.inf
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsInitLib.inf
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsPolicyLibGen11/PeiGraphicsPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsPolicyLibGen12/PeiGraphicsPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsPolicyLibNull/PeiGraphicsPolicyLibNull.inf
ClientOneSiliconPkg/IpBlock/Hda/Library/DxeHdaNhltLib/DxeHdaNhltLib.inf
ClientOneSiliconPkg/IpBlock/Hda/Library/HdaLib/HdaLib.inf
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/DxeHdaPolicyLib/DxeHdaPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaInitLib/PeiHdaInitLib.inf
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaLib/PeiHdaLib.inf
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaPolicyLib/PeiHdaPolicyLib.inf
ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiHostBridgeInitLib/PeiHostBridgeInitLib.inf
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/DxeHybridGraphicsInitLib/DxeHybridGraphicsInitLib.inf
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/DxeHybridGraphicsInitLibNull/DxeHybridGraphicsInitLibNull.inf
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/PeiHybridGraphicsInitLib/PeiHybridGraphicsInitLib.inf
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/PeiHybridGraphicsInitLibNull/PeiHybridGraphicsInitLibNull.inf
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/PeiHybridGraphicsPolicyLib/PeiHybridGraphicsPolicyLib.inf
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/PeiHybridGraphicsPolicyLibNull/PeiHybridGraphicsPolicyLibNull.inf
ClientOneSiliconPkg/IpBlock/Ieh/LibraryPrivate/PeiIehInitLib/PeiIehInitLibVer1.inf
ClientOneSiliconPkg/IpBlock/Ieh/LibraryPrivate/PeiIehInitLib/PeiIehInitLibVer2.inf
ClientOneSiliconPkg/IpBlock/Ieh/LibraryPrivate/PeiIehPolicyLib/PeiIehPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Ieh/LibraryPrivate/PeiIehPolicyLibNull/PeiIehPolicyLibNull.inf
ClientOneSiliconPkg/IpBlock/Ipu/LibraryPrivate/DxeIpuInitLib/DxeIpuInitLib.inf
ClientOneSiliconPkg/IpBlock/Ipu/LibraryPrivate/PeiIpuInitPrivateLib/PeiIpuInitLib.inf
ClientOneSiliconPkg/IpBlock/Ipu/LibraryPrivate/PeiIpuInitPrivateLibNull/PeiIpuInitLibNull.inf
ClientOneSiliconPkg/IpBlock/Ipu/LibraryPrivate/PeiIpuPolicyPrivateLib/PeiIpuPolicyPrivateLibVer1.inf
ClientOneSiliconPkg/IpBlock/Ipu/LibraryPrivate/PeiIpuPolicyPrivateLib/PeiIpuPolicyPrivateLibVer2.inf
ClientOneSiliconPkg/IpBlock/Ipu/LibraryPrivate/PeiIpuPolicyPrivateLibNull/PeiIpuPolicyPrivateLibNull.inf
ClientOneSiliconPkg/IpBlock/Ish/Library/IshInfoLib/IshInfoLibVer1.inf
ClientOneSiliconPkg/IpBlock/Ish/Library/IshInfoLib/IshInfoLibVer2.inf
ClientOneSiliconPkg/IpBlock/Ish/LibraryPrivate/PeiIshInitLib/PeiIshInitLibVer1.inf
ClientOneSiliconPkg/IpBlock/Ish/LibraryPrivate/PeiIshInitLib/PeiIshInitLibVer2.inf
ClientOneSiliconPkg/IpBlock/Ish/LibraryPrivate/PeiIshLib/PeiIshLibVer1.inf
ClientOneSiliconPkg/IpBlock/Ish/LibraryPrivate/PeiIshLib/PeiIshLibVer2.inf
ClientOneSiliconPkg/IpBlock/Ish/LibraryPrivate/PeiIshPolicyLib/PeiIshPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/PeiItssLibVer1.inf
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/PeiItssLibVer2.inf
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/PeiItssLibVer3.inf
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssPolicyLib/PeiItssPolicyLibVer1.inf
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssPolicyLib/PeiItssPolicyLibVer2.inf
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssPolicyLib/PeiItssPolicyLibVer3.inf
ClientOneSiliconPkg/IpBlock/Me/Asf/Dxe/AsfDxe.inf
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/HeciInit.inf
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/HeciInitDxeFsp.inf
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/HeciInitFsp.inf
ClientOneSiliconPkg/IpBlock/Me/HwAsset/Dxe/HwAssetDxe.inf
ClientOneSiliconPkg/IpBlock/Me/IntegratedTouch/IntegratedTouch.inf
ClientOneSiliconPkg/IpBlock/Me/Jhi/Dxe/JhiDxe.inf
ClientOneSiliconPkg/IpBlock/Me/Library/DxeAsfHeciLib/DxeAsfHeciLib.inf
ClientOneSiliconPkg/IpBlock/Me/Library/DxeAsfLib/DxeAsfLib.inf
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMbpDataLib/DxeMbpDataLib.inf
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/DxeMeLib.inf
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMePolicyLib/DxeMePolicyLib.inf
ClientOneSiliconPkg/IpBlock/Me/Library/DxePttHeciLib/DxePttHeciLib.inf
ClientOneSiliconPkg/IpBlock/Me/Library/DxeTouchHeciMsgsLib/DxeTouchHeciMsgsLib.inf
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeMeTypeLib/PeiDxeMeTypeLib.inf
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/PeiMeLib.inf
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/PeiMeLibVer3.inf
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMePolicyLib/PeiMePolicyLib.inf
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMePolicyLib/PeiMePolicyLibVer3.inf
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/DxeBeihaiLib/DxeBeihaiLib.inf
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/PeiMeInitLib.inf
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/PeiMeInitLibVer3.inf
ClientOneSiliconPkg/IpBlock/Me/MeFwDowngrade/Dxe/MeFwDowngrade.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/Library/PeiMemPolicyLib/PeiMemPolicyLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/Library/PeiMemPolicyLib/PeiMemPolicyLibFsp.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFspRkl.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibRkl.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Library/PeiMemPolicyLib/PeiMemPolicyLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Library/PeiMemPolicyLib/PeiMemPolicyLibFsp.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.inf
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLibNull/PeiOcInitLibNull.inf
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcLib/PeiOcLib.inf
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcLibNull/PeiOcLibNull.inf
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcPolicyLib/PeiOcPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcPolicyLibNull/PeiOcPolicyLibNull.inf
ClientOneSiliconPkg/IpBlock/P2sb/LibraryPrivate/PeiP2sbPolicyLib/PeiP2sbPolicyLib.inf
ClientOneSiliconPkg/IpBlock/P2sb/LibraryPrivate/PeiP2sbPrivateLib/PeiP2sbPrivateLibVer1.inf
ClientOneSiliconPkg/IpBlock/P2sb/LibraryPrivate/PeiP2sbPrivateLib/PeiP2sbPrivateLibVer3.inf
ClientOneSiliconPkg/IpBlock/PchDmi/Library/PeiDxeSmmPchDmiAccessLib/PeiDxeSmmPchDmiAccessLib.inf
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiDxeSmmPchDmiLib.inf
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiDxeSmmPchDmiWithS3Lib.inf
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiPchDmiLib.inf
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiPchDmiPolicyLib/PeiPchDmiPolicyLib.inf
ClientOneSiliconPkg/IpBlock/PcieRp/Library/BasePcieHelperLib/BasePcieHelperLib.inf
ClientOneSiliconPkg/IpBlock/PcieRp/Library/PeiPcieRpLib/PeiPcieRpLib.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/DxePchPcieRpPolicyLib/DxePchPcieRpPolicyLib.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PeiDxeSmmPciExpressHelpersLib.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieClocksLibVer1.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieClocksLibVer2.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPciePreMemRpInitLib.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLibVer1.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLibVer2.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpPolicyLib/PeiPcieRpPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiDxeSmmPmcPrivateLibVer1.inf
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiDxeSmmPmcPrivateLibVer2.inf
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiDxeSmmPmcPrivateLibWithS3.inf
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer1.inf
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer2.inf
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPolicyLib/PeiPmcPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PeiCpuPsfInitLib/PeiCpuPsfInitLib.inf
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PeiCpuPsfInitLibNull/PeiCpuPsfInitLibNull.inf
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PeiPsfLib/PeiPsfLib.inf
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PeiPsfPolicyLib/PeiPsfPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PeiDxeSmmPsfLibVer1.inf
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PeiDxeSmmPsfLibVer2.inf
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PeiDxeSmmPsfLibVer3.inf
ClientOneSiliconPkg/IpBlock/Psmi/LibraryPrivate/PeiPsmiInitLib/PeiPsmiInitLib.inf
ClientOneSiliconPkg/IpBlock/Psmi/LibraryPrivate/PeiPsmiInitLibNull/PeiPsmiInitLibNull.inf
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPolicyLib/PeiRstPolicyLibNull.inf
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPolicyLib/PeiRstPolicyLibVer1.inf
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPrivateLib/PeiRstPrivateLib.inf
ClientOneSiliconPkg/IpBlock/Rtc/Library/PeiDxeSmmRtcAccessLib/PeiDxeSmmRtcAccessLib.inf
ClientOneSiliconPkg/IpBlock/Rtc/LibraryPrivate/PeiRtcLib/PeiRtcLib.inf
ClientOneSiliconPkg/IpBlock/Rtc/LibraryPrivate/PeiRtcPolicyLib/PeiRtcPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataLib/PeiSataLib.inf
ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataPolicyLib/PeiSataPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Scs/EmmcSoftwareTuning/EmmcSoftwareTuning.inf
ClientOneSiliconPkg/IpBlock/Scs/LibraryPrivate/PeiScsLib/PeiScsLibVer1.inf
ClientOneSiliconPkg/IpBlock/Scs/LibraryPrivate/PeiScsLib/PeiScsLibVer2.inf
ClientOneSiliconPkg/IpBlock/Scs/LibraryPrivate/PeiScsPolicyLib/PeiScsPolicyLib.inf
ClientOneSiliconPkg/IpBlock/SerialIo/Uart/UartDriver/SerialIoUartDriver.inf
ClientOneSiliconPkg/IpBlock/Smbus/Dxe/SmbusDxe.inf
ClientOneSiliconPkg/IpBlock/Smbus/Library/PeiDxeSmmSmbusInfoLib/SmbusInfoLib.inf
ClientOneSiliconPkg/IpBlock/Smbus/LibraryPrivate/PeiSmbusLib/PeiSmbusLib.inf
ClientOneSiliconPkg/IpBlock/Smbus/LibraryPrivate/PeiSmbusPolicyLib/PeiSmbusPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Tbt/ITbtInit/Dxe/ITbtDxe.inf
ClientOneSiliconPkg/IpBlock/Tbt/ITbtInit/Smm/ITbtSmm.inf
ClientOneSiliconPkg/IpBlock/Tbt/Library/DxeITbtPolicyLib/DxeITbtPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Tbt/Library/DxeITbtPolicyLibNull/DxeITbtPolicyLibNull.inf
ClientOneSiliconPkg/IpBlock/Tbt/Library/DxeTbtDisBmeLib/DxeTbtDisBmeLib.inf
ClientOneSiliconPkg/IpBlock/Tbt/Library/PeiITbtPolicyLib/PeiITbtPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Tbt/Library/PeiITbtPolicyLibNull/PeiITbtPolicyLibNull.inf
ClientOneSiliconPkg/IpBlock/Tbt/Library/PeiTbtTaskDispatchLib/PeiTbtTaskDispatchLib.inf
ClientOneSiliconPkg/IpBlock/Tbt/Library/PeiTbtTaskDispatchLibNull/PeiTbtTaskDispatchLibNull.inf
ClientOneSiliconPkg/IpBlock/Tbt/LibraryPrivate/PeiITbtInitLib/PeiITbtInitLib.inf
ClientOneSiliconPkg/IpBlock/Tbt/LibraryPrivate/PeiITbtInitLibNull/PeiITbtInitLibNull.inf
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/DxeTcssInitLib/DxeTcssInitLib.inf
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssInitLib/PeiTcssInitLib.inf
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssInitLibNull/PeiTcssInitLibNull.inf
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssPolicyLib/PeiTcssPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssPolicyLibNull/PeiTcssPolicyLibNull.inf
ClientOneSiliconPkg/IpBlock/Telemetry/Library/PeiDxeTelemetryLib/PeiDxeTelemetryLib.inf
ClientOneSiliconPkg/IpBlock/Telemetry/Library/PeiDxeTelemetryLibNull/PeiDxeTelemetryLibNull.inf
ClientOneSiliconPkg/IpBlock/Telemetry/LibraryPrivate/PeiDxeTelemetryPrivateLib/PeiDxeTelemetryPrivateLib.inf
ClientOneSiliconPkg/IpBlock/Telemetry/LibraryPrivate/PeiTelemetryPolicyLib/PeiTelemetryPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Telemetry/LibraryPrivate/PeiTelemetryPolicyLibNull/PeiTelemetryPolicyLibNull.inf
ClientOneSiliconPkg/IpBlock/Thc/Library/PeiDxeSmmThcLib/PeiDxeSmmThcLib.inf
ClientOneSiliconPkg/IpBlock/Thc/LibraryPrivate/PeiThcInitLib/PeiThcInitLib.inf
ClientOneSiliconPkg/IpBlock/Thc/LibraryPrivate/PeiThcPolicyLib/PeiThcPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Thc/LibraryPrivate/PeiThcPolicyLibNull/PeiThcPolicyLibNull.inf
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/Thc.inf
ClientOneSiliconPkg/IpBlock/Thermal/Library/PeiDxeSmmThermalAccessLib/PeiDxeSmmThermalAccessLib.inf
ClientOneSiliconPkg/IpBlock/Thermal/LibraryPrivate/PeiThermalLib/PeiThermalLib.inf
ClientOneSiliconPkg/IpBlock/Thermal/LibraryPrivate/PeiThermalPolicyLib/PeiThermalPolicyLib.inf
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/DxeTraceHubInitLib/DxeTraceHubInitLib.inf
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiCpuTraceHubLib/PeiCpuTraceHubLib.inf
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiCpuTraceHubLibNull/PeiCpuTraceHubLibNull.inf
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiCpuTraceHubPolicyLib/PeiCpuTraceHubPolicyLib.inf
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiCpuTraceHubPolicyLibNull/PeiCpuTraceHubPolicyLibNull.inf
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiDxeSmmPchTraceHubLib/PeiDxeSmmPchTraceHubLib.inf
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiPchTraceHubPolicyLib/PeiPchTraceHubPolicyLib.inf
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiPchTraceHubPolicyLibNull/PeiPchTraceHubPolicyLibNull.inf
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiTraceHubLib/PeiTraceHubLib.inf
ClientOneSiliconPkg/IpBlock/Tsn/LibraryPrivate/PeiTsnInitLib/PeiTsnInitLib.inf
ClientOneSiliconPkg/IpBlock/Tsn/LibraryPrivate/PeiTsnInitLibNull/PeiTsnInitLibNull.inf
ClientOneSiliconPkg/IpBlock/Tsn/LibraryPrivate/PeiTsnPolicyLib/PeiTsnPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Tsn/LibraryPrivate/PeiTsnPolicyLibNull/PeiTsnPolicyLibNull.inf
ClientOneSiliconPkg/IpBlock/TwoLm/Library/PeiDxeSmmTwoLmLib/PeiDxeSmmTwoLmLib.inf
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/FmssMbLib/FmssMbLib.inf
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmInitLib/TwoLmInitLib.inf
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmInitLibNull/TwoLmInitLibNull.inf
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmPreMemPolicyLib/TwoLmPreMemPolicyLib.inf
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmPreMemPolicyLibNull/TwoLmPreMemPolicyLibNull.inf
ClientOneSiliconPkg/IpBlock/Usb/Library/PeiDxeSmmUsbLib/PeiDxeSmmUsbLib.inf
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbDeviceControllerInitLib/PeiUsbDeviceControllerInitLib.inf
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/PeiUsbHostControllerInitLib.inf
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbPolicyLib/PeiUsbPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdInitLib/PeiVmdInitLib.inf
ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdInitLibNull/PeiVmdInitLibNull.inf
ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdPolicyLib/PeiVmdPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdPolicyLibNull/PeiVmdPolicyLibNull.inf
ClientOneSiliconPkg/IpBlock/Vtd/Library/PeiDxeSmmVtdInfoLib/PeiDxeSmmVtdInfoLib.inf
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdInitLib/DxeVtdInitLib.inf
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdInitLib/PeiVtdInitLib.inf
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdInitLibNull/PeiVtdInitLibNull.inf
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdPolicyLib/PeiVtdPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdPolicyLibNull/PeiVtdPolicyLibNull.inf
ClientOneSiliconPkg/IpBlock/Wdt/Dxe/WdtDxe.inf
ClientOneSiliconPkg/IpBlock/Wdt/LibraryPrivate/PeiDxeSmmWdtCommonLib/PeiDxeSmmWdtCommonLib.inf
ClientOneSiliconPkg/IpBlock/Wdt/LibraryPrivate/PeiWdtLib/PeiWdtLib.inf
ClientOneSiliconPkg/IpBlock/Wdt/LibraryPrivate/PeiWdtPolicyLib/PeiWdtPolicyLib.inf
ClientOneSiliconPkg/Library/BaseSiConfigBlockLib/BaseSiConfigBlockLib.inf
ClientOneSiliconPkg/Library/DxeSiFviLib/DxeSiFviLib.inf
ClientOneSiliconPkg/Library/PeiProcessorTraceMemoryAllocationLib/PeiProcessorTraceMemoryAllocationLib.inf
ClientOneSiliconPkg/Library/PeiSiPolicyLib/PeiSiPolicyLib.inf
ClientOneSiliconPkg/Library/PlatformSecLib/FspMPlatformSecLib.inf
ClientOneSiliconPkg/Library/PlatformSecLib/FspSPlatformSecLib.inf
ClientOneSiliconPkg/Library/PlatformSecLib/FspTPlatformSecLib.inf
ClientOneSiliconPkg/Library/SiMtrrLib/SiMtrrLib.inf
ClientOneSiliconPkg/LibraryPrivate/DxeSiFviInitLib/DxeSiFviInitLib.inf
ClientOneSiliconPkg/LibraryPrivate/PeiPolicyOverrideLib/PeiSiPolicyOverrideLib.inf
ClientOneSiliconPkg/LibraryPrivate/PeiSiSsidLib/PeiSiSsidLib.inf
ClientOneSiliconPkg/Pch/Library/DxePchPolicyLib/DxePchPolicyLib.inf
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PeiDxeSmmPchInfoLibJsl.inf
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.inf
ClientOneSiliconPkg/Pch/Library/SecPchLib/SecPchLib.inf
ClientOneSiliconPkg/Pch/Library/SecPchLib/SecPchLibEbg.inf
ClientOneSiliconPkg/Pch/Library/SecPchLib/SecPchLibFsp.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/BaseSiScheduleResetLib/BaseSiScheduleResetLib.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiHsioLib/PeiHsioLibEbg.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiHsioLib/PeiHsioLibIcl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiHsioLib/PeiHsioLibTgl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiLpcLib/PeiLpcLib.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspIcl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspTgl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibIcl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibTgl.inf
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeEbg.inf
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeFsp.inf
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeFspIcl.inf
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeFspTgl.inf
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeIcl.inf
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeTgl.inf
ClientOneSiliconPkg/Pch/PchInit/Smm/PchInitSmm.inf
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmiDispatcher.inf
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmiDispatcherServer.inf
ClientOneSiliconPkg/Product/RocketLake/SiInit/Dxe/SiInitDxe.inf
ClientOneSiliconPkg/Product/RocketLake/SiInit/Pei/SiInit.inf
ClientOneSiliconPkg/Product/RocketLake/SiInit/Pei/SiInitFsp.inf
ClientOneSiliconPkg/Product/RocketLake/SiInit/Pei/SiInitPreMem.inf
ClientOneSiliconPkg/Product/RocketLake/SiInit/Pei/SiInitPreMemFsp.inf
ClientOneSiliconPkg/Product/TigerLake/SiInit/Dxe/SiInitDxe.inf
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInit.inf
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInitFsp.inf
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInitPreMem.inf
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInitPreMemFsp.inf
ClientOneSiliconPkg/SiPkg.dec
ClientOneSiliconPkg/SystemAgent/BdatAccessHandler/Dxe/BdatAccessHandler.inf
ClientOneSiliconPkg/SystemAgent/Library/DxeSaPolicyLib/DxeSaPolicyLib.inf
ClientOneSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLib.inf
ClientOneSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLibFsp.inf
ClientOneSiliconPkg/SystemAgent/Library/PeiSmmAccessLib/PeiSmmAccessLib.inf
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/DxeSmbiosMemoryLib/DxeSmbiosMemoryLib.inf
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/DxeSmmCpuPcieLib/DxeSmmCpuPcieLib.inf
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiPcieInitLib/PeiPcieInitLib.inf
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaDmiInitLib/PeiSaDmiInitLib.inf
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaDmiInitLibNull/PeiSaDmiInitLibNull.inf
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/PeiSaInitLib.inf
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/PeiSaInitLibFsp.inf
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaPcieDmiLib/PeiSaPcieDmiLib.inf
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaPcieDmiLibNull/PeiSaPcieDmiLibNull.inf
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaPcieInitLib/PeiSaPcieInitLib.inf
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaPcieInitLib/PeiSaPcieInitLibDisable.inf
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.inf
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxeFsp.inf
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxeJsp.inf
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitFsp.inf
ClientOneSiliconPkg/SystemAgent/SaInit/Smm/SaLateInitSmm.inf
ClientOneSiliconPkg/SystemAgent/SmmAccess/Dxe/SmmAccess.inf

================================================================================ 
Commit: eb3bca866cf2ec2691a7bddc6772b95fe67380e4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 14:42:50 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL A3] [cAVS] [BIOS] BIOS settings for SNDW and HD-A needs to be fixed in Advanced Link config

Hsd-es-id: 1409680145

Original commit date: Wed Aug 14 17:18:02 2019 -0700
Change-Id: Ibf140a3fe1358e974301e9366688d6a1204ee006
Original commit hash: d2dc168ea28a93cec4fe83c934a4acb80d7ec584

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaInitLib/PeiHdaInitLib.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
TigerLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: bb5a3049fd7b7fc4ffd2b135bd8cafa0afda1ce9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 14:42:46 2019 -0700 
-------------------------------------------------------------------------------- 
[TCSS] Enable TGL VT-d A-step workaround by providing memory for TBT driver

Hsd-es-id: 2208198914
Original commit date: Thu Aug 22 13:04:26 2019 +0800
Change-Id: I2f87d86ffbf37a041fff156bd65c485038f964a0
Original commit hash: 8b83c7fb99d7449a25242e925440e6786a57fb2c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/RklCpu/DxeLib.dsc
ClientOneSiliconPkg/Fru/RklCpu/IncludePrivate/Library/VtdInitFruLib.h
ClientOneSiliconPkg/Fru/RklCpu/Vtd/LibraryPrivate/DxeVtdInitLib/DxeVtdInitFruLib.c
ClientOneSiliconPkg/Fru/RklCpu/Vtd/LibraryPrivate/DxeVtdInitLib/DxeVtdInitFruLib.inf
ClientOneSiliconPkg/Fru/TglCpu/DxeLib.dsc
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Library/VtdInitFruLib.h
ClientOneSiliconPkg/Fru/TglCpu/Vtd/LibraryPrivate/DxeVtdInitLib/DxeVtdInitFruLib.c
ClientOneSiliconPkg/Fru/TglCpu/Vtd/LibraryPrivate/DxeVtdInitLib/DxeVtdInitFruLib.inf
ClientOneSiliconPkg/Include/DmaRemappingTable.h
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssDma.asl
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssSsdt.asl
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/DxeTcssInitLib/DxeTcssInit.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/DxeTcssInitLib/DxeTcssInitLib.inf
ClientOneSiliconPkg/IpBlock/Vtd/AcpiTables/Dmar.aslc
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdInitLib/DxeVtdInitLib.c
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdInitLib/DxeVtdInitLib.inf

================================================================================ 
Commit: 49c542d2919c9a58a225d668c7ad452c2486c931 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 14:42:42 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL][PEG] Enable Multi VC for CpuPcie

Hsd-es-id: 1607652959

Original commit date: Tue Aug 20 13:47:26 2019 +0530
Change-Id: I3964b24e9b3a5e7995aaac013b74fa8b30329427
Original commit hash: bc1ad44d23a08d283f2312a20af4530cbbe32509

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoLib/CpuPcieInfoLibTgl.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoLib/PeiDxeSmmCpuPcieInfoLibTgl.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.inf
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
TigerLakePlatSamplePkg/Setup/SaPcieSetupSinglePort.hfr

================================================================================ 
Commit: a343413e7b1f03669210ff3bfa23437d1fdfd65b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 14:42:39 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL LP][PCIe]RTD3 flow broken in recent BIOS versions [Alpha Blocker]
WA to skip HGMD check can be removed by including SaNvs vars in this
module scope (fixed).

Hsd-es-id: 1409512492
Original commit date: Wed Aug 21 22:39:41 2019 -0700
Change-Id: I719b9deb0a836d65a8d7803cff75031784222973
Original commit hash: 0d991b0869f30e297a98e3b4ef8df44245d25056

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/Sa.asl
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaAcpi.c
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl

================================================================================ 
Commit: 767c12ea7a3fec47e6eb140057d07012e090577b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 14:42:34 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL][A0][PEG60] Request BIOS to program/update the pcie register (gates alpha, ES1)

Hsd-es-id: 1607658399

Original commit date: Wed Aug 21 23:11:07 2019 +0530
Change-Id: I2ccb0ee10b44d04fc7b41329c63179db47464c75
Original commit hash: 059dd5d56e09809d2347f95581e41e0448283224

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/Include/Register/CpuPcieRegs.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c

================================================================================ 
Commit: f592754a0fdf78b549eeb4409253d745932686a2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 14:42:30 2019 -0700 
-------------------------------------------------------------------------------- 
Recipe write format to be changed from filed to register write

Hsd-es-id: 1607630705

Original commit date: Mon Aug 12 11:09:41 2019 +0530
Change-Id: I507a8bb30392a3cf5fbd4bbaff51905427e764fd
Original commit hash: a821b9c72ed09895973f4d4f82174b08ec6d440c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLib/PeiCpuPcieDekelInitLib.c

================================================================================ 
Commit: 18a59205ad51df44df19ee99ceccdfcc38fdb99f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 14:42:27 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL] Change S5 wake up control in BIOS setup.

This is an existing fetaure, but needed to provide System wake timimgs hr::min::sec only from BIOS Setup.
Providing this Waketiming control to OSPM enviromnent so that so thatany Tool from OS can set up the Wake up time from S5 via RTC
(cherry picked from commit b8293ee8b68a61e1e7ca38919327059758a8765a)

Hsd-es-id: 1607576839 1606794170
Original commit date: Mon Aug 19 16:16:04 2019 +0800
Change-Id: I3927a0c3a1b8f943b1c3cc295c26afe43e66338c
Original commit hash: 5167a5238469224ab320acd3b4517342bc19ded8

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PlatformInitAdvancedSmm.c
TigerLakePlatSamplePkg/Setup/AcpiSetup.hfr
TigerLakePlatSamplePkg/Setup/AcpiSetup.uni

================================================================================ 
Commit: 2f995fa1bd93e7925f9db89e9e07138eb4e9d604 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 14:42:23 2019 -0700 
-------------------------------------------------------------------------------- 
Intel logo is not seen while booting to OS.

Intel\TigerLakeBoardPkg\Library\PeiReportFvLib\PeiReportFvLib.c
 - move conditional statement block earlier so PcdFlashFvAdvancedBase will get loaded earlier.

Hsd-es-id: 1607594368
Original commit date: Mon Aug 19 12:11:04 2019 -0700
Change-Id: I2c1490e3f64be5cf59b9620720d1b2c9d7c29c6f
Original commit hash: 85774e9bf5570624a57324c76547aa4fdb9cbf74

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Library/PeiReportFvLib/PeiReportFvLib.c

================================================================================ 
Commit: e47b524ed00f47f6dfe6f7a31e8fa8c5432eaa50 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 14:42:19 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL]Change the BIOS default path to enable BT offload for integrated bluetooth and disabled for discrete bluetooth for TGL

Added WA to enable enable BT audio offload for integrated bluetooth and disabled for discrete bluetooth for PCH A0/Z0

Hsd-es-id: 220802806
Original commit date: Tue Jul 30 00:04:57 2019 -0700
Change-Id: I09ba7c5c7b6a42e84fd19e827864f0b1d74ff74f
Original commit hash: b416d2e2c175c4cab651f00fcd89003d3505e5ef

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeUBoards/Include/TigerLakeUBoardConfigPatchTable.h
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
TigerLakeBoardPkg/TigerLakeYBoards/Include/TigerLakeYBoardConfigPatchTable.h
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf

================================================================================ 
Commit: 09cf47a484b25d3d802c168c6228caf56d5a365c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 17 14:29:59 2019 -0700 
-------------------------------------------------------------------------------- 
Increment Bios minor Version to 2321.04 for RC4

Hsd-es-id: NA
Original commit date: Tue Aug 20 22:10:35 2019 -0700
Change-Id: Ic17e2c81a73142c615261f58b9f31e9a26795502
Original commit hash: 1296940c67876b9051cec93129cb2bb85511f489

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
ClientOneSiliconPkg/Cpu/IncludePrivate/CpuNvsAreaDef.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/MEMORY/MrcSetup.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcSetup.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcDriver.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcPrivate.h
ClientOneSiliconPkg/SiPkg.dec
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
ClientOneSiliconPkg/SystemAgent/IncludePrivate/SaNvsAreaDef.h
ClientOneSiliconPkg/gen_dec.py
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakeBoardPkg/Features/Setup/Include/Dsc/SetupDxe.dsc
TigerLakeBoardPkg/Include/PlatformNvsAreaDef.h
TigerLakeFspBinPkg/TigerLakeFspPcds.dsc
TigerLakePlatSamplePkg/capsulebuild.bat
branch.txt

================================================================================ 
Commit: 4c1c069fec1f37510f25f9bf253b1fbafbce5a41 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 6 15:04:21 2019 -0700 
-------------------------------------------------------------------------------- 
Removed Directory

-------------------------------------------------------------------------------- 
[Changed Files]
TGL_SIC_TEMP

================================================================================ 
Commit: d4a7a66953089d2f896a78f76a874272f8310ee4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 4 10:40:37 2019 -0700 
-------------------------------------------------------------------------------- 
Increment Bios minor Version to 2321.04 for RC4
Change-Id: Ic17e2c81a73142c615261f58b9f31e9a26795502


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 3055447de73d767eccccc2c2647d1ac3cee25ede 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 4 10:40:36 2019 -0700 
-------------------------------------------------------------------------------- 
Enable Intel Dynamic Tuning by default
This change is required to enable Dynamic Tuning ingredient by default for TGL Program
Change-Id: I58f965ec02ff62beb9b725eeb77b9a6c569490ac


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeHBoards/Include/TigerLakeHBoardConfigPatchTable.h
TigerLakePlatSamplePkg/Setup/PlatformSetup.hfr

================================================================================ 
Commit: 9dac2c0944c6c29b95e6d3ebd8f7eab29f51e5ab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 4 10:40:34 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL] Remove Workaround RTD3 flow broken in recent BIOS versions.
It might cause side effect of system get into S4 becomes S5.
Change-Id: I113d14ca60aec001d6e056aaac31f4bc7b333be9


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglURvpRtd3.asl

================================================================================ 
Commit: 0e16991d0b3e3e9ad194db507cf6ecb18ca5f562 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 4 10:40:33 2019 -0700 
-------------------------------------------------------------------------------- 
[PCH][TGL-U] Discrete Wake on Wi-Fi not waking SUT
Add WLAN wake up GPIO Pin.
Change-Id: Icd6115dbb56d7abec842fb434fad699b9ee7ebf8


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
TigerLakeBoardPkg/BoardPkg.dec
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf

================================================================================ 
Commit: b1e4755619b966d51d8c1dec26d1d7b0528cba1e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 4 10:40:31 2019 -0700 
-------------------------------------------------------------------------------- 
[PCH][TGL][A2]: SUT hangs at 9CAd while performing Restart with EXT FSPWrapper
Workaround has to be applied - setting ASPM to L1 and L1 Substates to Disabled
due to warm reset issue
Change-Id: Ie8c8ec992e3e3aa736e0915756b5a5a01590381c


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c

================================================================================ 
Commit: df686c3f84cdec225c4bed69ff57556a3c7fe6e2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 4 10:40:29 2019 -0700 
-------------------------------------------------------------------------------- 
[Security] Potential BIOS Guard bypass via CpuSetup variable
Move BiosGuard setup option from CpuSetup to SetupData scope
Change-Id: I691356f95f6591b12338fe50e819871f2bda024a


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeUBoards/Include/TigerLakeUBoardConfigPatchTable.h
TigerLakeBoardPkg/TigerLakeYBoards/Include/TigerLakeYBoardConfigPatchTable.h
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
TigerLakePlatSamplePkg/Setup/CpuSetup.c
TigerLakePlatSamplePkg/Setup/CpuSetup.hfr
TigerLakePlatSamplePkg/Setup/PchSetup.hfr
TigerLakePlatSamplePkg/Setup/PlatformSetup.c

================================================================================ 
Commit: 9650a70183398b670dc67af50e0783d6f91bcf61 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 4 10:40:27 2019 -0700 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg/BoardPkgPcd.dsc: Increase ACPI Reserved Memory
Increased the ACPI reserved memory size to address memory resource issue during S3 cycle.
Change-Id: I7918c1336b7e5ffeceeb92bce9abf3f0f596f306


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkgPcd.dsc

================================================================================ 
Commit: 33d7e6f67dd952ceead6ac19ac8f3465f72fc9c5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 4 10:40:26 2019 -0700 
-------------------------------------------------------------------------------- 
[Security] SGX SW Controlled enablement not maintained over S4/S5 shutdown
Update policy only for SGX Enable/Disable and not Software Controlled
Change-Id: I7895238c1773920bb13aa9a68ca116d88ccf9f41


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c

================================================================================ 
Commit: b7ec498304e5c608d9a6e6b57d2f74193b679a53 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 4 10:40:24 2019 -0700 
-------------------------------------------------------------------------------- 
Increment Bios minor Version to 2321.03 for RC3
Change-Id: I4e657822927bf965b3b6b13376087678de95bcd0


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a7fc6aae7174a9040099efb70319f59e8b97592a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 4 10:40:23 2019 -0700 
-------------------------------------------------------------------------------- 
[CPU][MCU] UpdateTigerLake Ax Unified (uCode+Punit) Production Patch to versoion 0x28
Change-Id: Icf0ab2fc738fc3d0ecc632ce8a1ac8a80e046202


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 79f278d971e3fe95681b6f428a8d3c244cb11c99 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 4 10:40:21 2019 -0700 
-------------------------------------------------------------------------------- 
Increment Bios minor Version to 2321.02 for RC2
Change-Id: Id07192622ca143a6c1cce779131016a419033e56


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 4a67c596bd2812248581dfd7a3a17217ffd4e210 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 4 10:40:19 2019 -0700 
-------------------------------------------------------------------------------- 
TGL_U CRB IFWI(TGL_U A0/A2 ) : A2 TBT All Ports IFWIs are not booting with BIOS V2321 + TGL_U_IFWI_31.5.00
Fixed: PEP index reported for RP3 is wrong
Change-Id: Ic5debcaef64aec91527f172bf502edc13645f6a6


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl

================================================================================ 
Commit: 161087086843777f606bcd796bec9a5c360726e6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 4 10:40:17 2019 -0700 
-------------------------------------------------------------------------------- 
[CPU][MCU] Update TigerLake A0 Unified (uCode+Punit) Production Patch to version 0x26
Change-Id: Ic7bf0c54b0ffb4b917621646030d5881d16ac6fb


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: e934fadd9eab6e47edd2d5badbf09a69c4422c54 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 4 10:40:15 2019 -0700 
-------------------------------------------------------------------------------- 
SUT hang at PostCode 9Cb3 after enabling Discete NIC (Foxville) in IFWI using FIT [Alpha]
Resolution: 1. Update CSME measurement File ID
2. BIOS only send "AMT provisioning audit record" command if bits 2 & 3 in AMT Status are set.
3. Add gEfiTcgProtocolGuid and gEfiTcg2ProtocolGuid dependency to prevent send TPM log fail.
Impacted: All TGL platforms.
Change-Id: I646cadb95ddeb30b027dc9399e23cd7d8a255bc1


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/MkhiMsgs.h
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/HeciMsgDxeLib.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MbpDebugPrint.c
TigerLakePlatSamplePkg/Features/Me/MeExtMeasurement/Dxe/MeExtConfig.c
TigerLakePlatSamplePkg/Features/Me/MeExtMeasurement/Dxe/MeExtMeasurement.c
TigerLakePlatSamplePkg/Features/Me/MeExtMeasurement/Dxe/MeExtMeasurement.h
TigerLakePlatSamplePkg/Features/Me/MeExtMeasurement/Dxe/MeExtMeasurement.inf

================================================================================ 
Commit: 1ed48a301a7f84817190c406a16121930949082a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 4 10:40:13 2019 -0700 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg: Include BiosInfoChecker module
- Include BiosInfoChecker module to FDF.
- Change FV section design and add authorization marks for POST IBB FVs to pass the BiosInfoChecker.
- Change BiosInfo structure attribute for FvSecurity.
- Move SectionExtractionPei.inf to FvPreMemory.
- Increase FvPreMemory size.
- Increase PcdS3AcpiReservedMemorySize to avoid S3 failed by memory resource error.
- Sync PcdFlashFvPreMemoryOffset value in postbuild.bat to avoid build error.
Change-Id: If40a0e6bc1f60c5c187c062db046ef803c6f9de9


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosInfo/BiosInfo.c
TigerLakeBoardPkg/BoardPkg.fdf
TigerLakeBoardPkg/BoardPkgPcd.dsc
TigerLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf
TigerLakeBoardPkg/postbuild.bat

================================================================================ 
Commit: 7c4b6c7ce77ad9dc62c39ce66ef6c06478a37dc2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 4 10:40:11 2019 -0700 
-------------------------------------------------------------------------------- 
HeciInitDxe was commented out from FSP, this should be added back for Dispatch mode
Add HeciInitDxe back to support dispatch mode.
Change-Id: I544fd5128a7368f4c2279aa9fb283dcc5319e564


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/MeInitDxeFsp.c
TigerLakeFspPkg/TigerLakeFspPkg.dsc
TigerLakeFspPkg/TigerLakeFspPkg.fdf

================================================================================ 
Commit: 59b881327df761552941da8f984d9c293592c335 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 4 10:40:08 2019 -0700 
-------------------------------------------------------------------------------- 
Calculation for mapping PRM Size to corresponding EPC Size
Update formula for EPC size
Change-Id: I78228f3bebe793ae700b352eac363b4dc4373172


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.c

================================================================================ 
Commit: a52bbb42cbe194b1d7803fa62ac68c1901538c06 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 4 10:40:06 2019 -0700 
-------------------------------------------------------------------------------- 
Description: Warm reset fails when PCIe L1 substate is enabled.
Solution: TPoweron Values was not programmed correctly for the CPU PCIe endpoint.
Now corrected the values
Change-Id: I2ad7c356d4d4143f3c337ff60d826361a750897d


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PciExpressHelpersLibrary.c

================================================================================ 
Commit: 6dd6006b41b7738407ad9fcab29448d5fb9e13fa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 4 10:40:03 2019 -0700 
-------------------------------------------------------------------------------- 
[MRC] Update MRC Release Notes and increment MRC build revision
2019-08-08 09:39:44 +0000


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 97d6c807b443467e8c79443717adbc14bf3750ab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 4 10:40:00 2019 -0700 
-------------------------------------------------------------------------------- 
Minor Version Increment to v2321.01
Change-Id: I785ce36793a35f5a4d9fede1d70696ab42183e03


-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: d69f5c5c08705edd384f8b7471c8cdfdd8e3f6da 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 4 10:39:40 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC] Update SpineGating settings.
McMiscSpineGating.EnableSpineGate must remain disabled in ddrioint but should be enabled for LP4 and LP5 post training before
register save restore.
Change-Id: Ic6f9a53112262d8cd0d559a735f5876115502d83


-------------------------------------------------------------------------------- 
[Changed Files]
.gitattributes
ClientCommonPkg/Override/RoyalParkCommonOverride.md
ClientCommonPkg/Tools/BpmGen/GNUmakefile
ClientCommonPkg/Tools/BpmGen/Makefile
ClientCommonPkg/Tools/KeyEnroll/GNUmakefile
ClientCommonPkg/Tools/KeyEnroll/Makefile
ClientCommonPkg/Tools/nasm/Win32/LICENSE
ClientCommonPkg/Tools/nasm/Win64/LICENSE
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
ClientOneSiliconPkg/Cpu/Include/Txt.inc
ClientOneSiliconPkg/Cpu/IncludePrivate/CpuNvsAreaDef.h
ClientOneSiliconPkg/Cpu/Library/SecCpuLib/Ia32/SecCpuLib.i
ClientOneSiliconPkg/Cpu/Library/SecCpuLib/Ia32/SecCpuLib.inc
ClientOneSiliconPkg/Cpu/Library/SecCpuLib/Ia32/SecCpuLibNasm.inc
ClientOneSiliconPkg/Cpu/TxtInit/Dxe/x64/Mmx64.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/BUILD/MiniBios.mak
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/BUILD/TOOLS/Bin2Obj32/Bin2Obj32.pl
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/CPU/SRC16/CpuRc16.mak
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/CPU/SRC32/CpuRc32.mak
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/CPU/SRC32/crcmacros.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/CPU/SRC32/crcoem.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/CPU/UCODE/m_80_706e1_80000038.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/CPU/UCODE/m_80_706e3_81000008.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/CPU/UCODE/m_80_706e4_8000000a.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/CPU/UCODE/m_80_706e5_8000000a.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/CPU/UCODE/m_c0_706e0_80000028.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/MEMORY/MiniMrc.mak
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/BUILD/MiniBios.mak
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/BUILD/TOOLS/Bin2Obj32/Bin2Obj32.pl
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/CPU/SRC16/CpuRc16.mak
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/CPU/SRC32/CpuRc32.mak
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/CPU/SRC32/crcmacros.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/CPU/SRC32/crcoem.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/CPU/UCODE/m_80_806c0_80000008.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MiniMrc.mak
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcDriver.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcPrivate.h
ClientOneSiliconPkg/Library/PlatformSecLib/Ia32/Chipset.i
ClientOneSiliconPkg/Library/PlatformSecLib/Ia32/Chipset.inc
ClientOneSiliconPkg/Library/PlatformSecLib/Ia32/ChipsetNasm.inc
ClientOneSiliconPkg/Library/PlatformSecLib/Ia32/Platform.i
ClientOneSiliconPkg/Library/PlatformSecLib/Ia32/Platform.inc
ClientOneSiliconPkg/Library/PlatformSecLib/Ia32/PlatformNasm.inc
ClientOneSiliconPkg/Library/PlatformSecLib/Ia32/SecCore.i
ClientOneSiliconPkg/Library/PlatformSecLib/Ia32/SecCore.inc
ClientOneSiliconPkg/Library/PlatformSecLib/Ia32/SecCoreNasm.inc
ClientOneSiliconPkg/Pch/Library/SecPchLib/Ia32/SecPchLib.inc
ClientOneSiliconPkg/Pch/Library/SecPchLib/Ia32/SecPchLibNasm.inc
ClientOneSiliconPkg/SiPkg.dec
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
ClientOneSiliconPkg/SystemAgent/Include/MemInfoHob.h
ClientOneSiliconPkg/SystemAgent/IncludePrivate/SaNvsAreaDef.h
ClientOneSiliconPkg/SystemAgent/Library/SecSaLib/Ia32/SecSaLib.inc
ClientSiliconPkg/Docs/PackagesRevision.md
ClientSiliconPkg/Tools/GenNvs/ReadMe.md
TGL_SIC_TEMP
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Ecdt/Ecdt.act
TigerLakeBoardPkg/Acpi/AcpiTables/Facs/Facs.act
TigerLakeBoardPkg/Acpi/AcpiTables/Fadt/Fadt6.1.act
TigerLakeBoardPkg/Acpi/AcpiTables/Hpet/Hpet.act
TigerLakeBoardPkg/Acpi/AcpiTables/Madt/Madt.act
TigerLakeBoardPkg/Acpi/AcpiTables/Mcfg/Mcfg.act
TigerLakeBoardPkg/BiosId.env
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakeBoardPkg/Features/Setup/Include/Dsc/SetupDxe.dsc
TigerLakeBoardPkg/Features/Setup/Include/Fdf/SetupDxe.fdf
TigerLakeBoardPkg/Features/Setup/Include/Fdf/SetupFv.fdf
TigerLakeBoardPkg/Features/Setup/Include/Fdf/SetupPei.fdf
TigerLakeBoardPkg/Include/Fdf/CoreUefiBootInclude.fdf
TigerLakeBoardPkg/Include/PlatformNvsAreaDef.h
TigerLakeBoardPkg/PrepareBaseTools.cmd
TigerLakeBoardPkg/ReadMe.md
TigerLakeFspBinPkg/SampleCode/Vbt/Vbt.bsf
TigerLakeFspBinPkg/TigerLakeFspPcds.dsc
TigerLakeFspPkg/BuildFv.cmd
TigerLakeFspPkg/FspBuildSteps.md
TigerLakeFspPkg/FspHeader/FspHeader.aslc
TigerLakeFspPkg/Tools/Catalog/build_rule.template_Catalog
TigerLakeOpenBoardPkg/Include/Fdf/FlashMapInclude.fdf
TigerLakeOpenBoardPkg/PrepareBaseTools.cmd
TigerLakeOpenBoardPkg/ReadMe.md
TigerLakePlatSamplePkg/Features/Acpi/AcpiTables/Lpit/Lpit.act
TigerLakePlatSamplePkg/Features/Acpi/AcpiTables/Security/Wsmt/Wsmt.act
TigerLakePlatSamplePkg/Features/Acpi/AcpiTables/Wdat/Wdat.act
TigerLakePlatSamplePkg/Features/CapsuleUpdate/FaultTolerance.fdf
TigerLakePlatSamplePkg/Features/Cmos/Include/CmosMap.equ
TigerLakePlatSamplePkg/Tools/ChangeBiosRegionSize.ps1
TigerLakePlatSamplePkg/Tools/Conf/build_rule.template_Catalog
TigerLakePlatSamplePkg/Tools/ToolScripts/SignFv/Rsa2048Sha256SignPlatform
branch.txt
