// Seed: 3032598438
module module_0 (
    output supply0 id_0,
    input supply1 id_1,
    output wor id_2,
    output supply1 id_3,
    output tri0 id_4,
    output tri id_5,
    output tri1 id_6,
    input tri0 id_7,
    input tri0 id_8
);
endmodule
module module_0 (
    input supply0 id_0,
    output wire id_1,
    output wor id_2,
    input tri0 id_3,
    output tri1 id_4,
    input tri0 id_5,
    input wire id_6,
    input supply0 module_1,
    input wor id_8,
    input supply0 id_9,
    input supply1 id_10,
    output tri id_11,
    output supply1 id_12,
    output wor id_13,
    output tri id_14,
    output uwire id_15
    , id_18,
    input tri0 id_16
);
  xor (id_1, id_5, id_9, id_3, id_6, id_10, id_0);
  module_0(
      id_2, id_16, id_2, id_4, id_1, id_4, id_13, id_3, id_16
  );
endmodule
