

================================================================
== Vivado HLS Report for 'shuffle_48_l_p'
================================================================
* Date:           Sun Dec 16 05:17:23 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        acceleartor_hls_padding
* Solution:       add_adding_engine
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      5.73|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  21313|  30913|  21313|  30913|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-------+-------+-----------+-----------+-----------+------+----------+
        |                 |    Latency    | Iteration |  Initiation Interval  | Trip |          |
        |    Loop Name    |  min  |  max  |  Latency  |  achieved |   target  | Count| Pipelined|
        +-----------------+-------+-------+-----------+-----------+-----------+------+----------+
        |- Loop 1         |  21312|  30912| 222 ~ 322 |          -|          -|    96|    no    |
        | + Loop 1.1      |    220|    320|  22 ~ 32  |          -|          -|    10|    no    |
        |  ++ Loop 1.1.1  |     20|     30|   2 ~ 3   |          -|          -|    10|    no    |
        +-----------------+-------+-------+-----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|     364|    166|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|     150|     45|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     67|
|Register         |        -|      -|     103|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     617|    278|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------+----------------------+---------+-------+-----+----+
    |           Instance          |        Module        | BRAM_18K| DSP48E|  FF | LUT|
    +-----------------------------+----------------------+---------+-------+-----+----+
    |ShuffleNetV2_mux_jbC_x_U212  |ShuffleNetV2_mux_jbC  |        0|      0|  150|  45|
    +-----------------------------+----------------------+---------+-------+-----+----+
    |Total                        |                      |        0|      0|  150|  45|
    +-----------------------------+----------------------+---------+-------+-----+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+----+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+----+----+------------+------------+
    |co_30_fu_217_p2      |     +    |      0|  26|  12|           1|           7|
    |h_26_fu_309_p2       |     +    |      0|  17|   9|           4|           1|
    |tmp_473_fu_247_p2    |     +    |      0|  38|  16|          11|          11|
    |tmp_477_fu_297_p2    |     +    |      0|  26|  12|           7|           7|
    |tmp_478_fu_323_p2    |     +    |      0|  38|  16|          11|          11|
    |tmp_479_fu_352_p2    |     +    |      0|  50|  20|          15|          15|
    |tmp_480_fu_358_p2    |     +    |      0|  26|  12|           7|           7|
    |tmp_481_fu_387_p2    |     +    |      0|  38|  16|          11|          11|
    |tmp_482_fu_413_p2    |     +    |      0|  50|  20|          15|          15|
    |tmp_483_fu_418_p2    |     +    |      0|  38|  16|          11|          11|
    |w_30_fu_399_p2       |     +    |      0|  17|   9|           4|           1|
    |exitcond2_fu_303_p2  |   icmp   |      0|   0|   2|           4|           4|
    |exitcond3_fu_211_p2  |   icmp   |      0|   0|   4|           7|           7|
    |exitcond_fu_393_p2   |   icmp   |      0|   0|   2|           4|           4|
    +---------------------+----------+-------+----+----+------------+------------+
    |Total                |          |      0| 364| 166|         112|         112|
    +---------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |ap_NS_fsm   |  40|          7|    1|          7|
    |co_reg_174  |   9|          2|    7|         14|
    |h_reg_185   |   9|          2|    4|          8|
    |w_reg_196   |   9|          2|    4|          8|
    +------------+----+-----------+-----+-----------+
    |Total       |  67|         13|   16|         37|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------+----+----+-----+-----------+
    |       Name      | FF | LUT| Bits| Const Bits|
    +-----------------+----+----+-----+-----------+
    |ap_CS_fsm        |   6|   0|    6|          0|
    |arrayNo_reg_477  |   3|   0|    3|          0|
    |co_30_reg_467    |   7|   0|    7|          0|
    |co_reg_174       |   7|   0|    7|          0|
    |h_26_reg_490     |   4|   0|    4|          0|
    |h_reg_185        |   4|   0|    4|          0|
    |tmp_473_reg_472  |  10|   0|   11|          1|
    |tmp_477_reg_482  |   6|   0|    7|          1|
    |tmp_479_reg_495  |  14|   0|   15|          1|
    |tmp_481_reg_500  |  10|   0|   11|          1|
    |tmp_482_reg_513  |  15|   0|   15|          0|
    |tmp_530_reg_460  |   1|   0|    1|          0|
    |tmp_reg_558      |   8|   0|    8|          0|
    |w_30_reg_508     |   4|   0|    4|          0|
    |w_reg_196        |   4|   0|    4|          0|
    +-----------------+----+----+-----+-----------+
    |Total            | 103|   0|  107|          4|
    +-----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+---------------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                           |  in |    1| ap_ctrl_hs |     shuffle_48_l_p     | return value |
|ap_rst                           |  in |    1| ap_ctrl_hs |     shuffle_48_l_p     | return value |
|ap_start                         |  in |    1| ap_ctrl_hs |     shuffle_48_l_p     | return value |
|ap_done                          | out |    1| ap_ctrl_hs |     shuffle_48_l_p     | return value |
|ap_idle                          | out |    1| ap_ctrl_hs |     shuffle_48_l_p     | return value |
|ap_ready                         | out |    1| ap_ctrl_hs |     shuffle_48_l_p     | return value |
|output_V_address0                | out |   14|  ap_memory |        output_V        |     array    |
|output_V_ce0                     | out |    1|  ap_memory |        output_V        |     array    |
|output_V_we0                     | out |    1|  ap_memory |        output_V        |     array    |
|output_V_d0                      | out |    8|  ap_memory |        output_V        |     array    |
|buffer1_1_48_8x8_p_V_8_address0  | out |   10|  ap_memory | buffer1_1_48_8x8_p_V_8 |     array    |
|buffer1_1_48_8x8_p_V_8_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_8 |     array    |
|buffer1_1_48_8x8_p_V_8_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_8 |     array    |
|buffer1_1_48_8x8_p_V_1_address0  | out |   10|  ap_memory | buffer1_1_48_8x8_p_V_1 |     array    |
|buffer1_1_48_8x8_p_V_1_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_1 |     array    |
|buffer1_1_48_8x8_p_V_1_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_1 |     array    |
|buffer1_1_48_8x8_p_V_2_address0  | out |   10|  ap_memory | buffer1_1_48_8x8_p_V_2 |     array    |
|buffer1_1_48_8x8_p_V_2_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_2 |     array    |
|buffer1_1_48_8x8_p_V_2_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_2 |     array    |
|buffer1_1_48_8x8_p_V_3_address0  | out |   10|  ap_memory | buffer1_1_48_8x8_p_V_3 |     array    |
|buffer1_1_48_8x8_p_V_3_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_3 |     array    |
|buffer1_1_48_8x8_p_V_3_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_3 |     array    |
|buffer1_1_48_8x8_p_V_4_address0  | out |   10|  ap_memory | buffer1_1_48_8x8_p_V_4 |     array    |
|buffer1_1_48_8x8_p_V_4_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_4 |     array    |
|buffer1_1_48_8x8_p_V_4_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_4 |     array    |
|buffer1_1_48_8x8_p_V_5_address0  | out |   10|  ap_memory | buffer1_1_48_8x8_p_V_5 |     array    |
|buffer1_1_48_8x8_p_V_5_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_5 |     array    |
|buffer1_1_48_8x8_p_V_5_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_5 |     array    |
|buffer1_1_48_8x8_p_V_6_address0  | out |   10|  ap_memory | buffer1_1_48_8x8_p_V_6 |     array    |
|buffer1_1_48_8x8_p_V_6_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_6 |     array    |
|buffer1_1_48_8x8_p_V_6_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_6 |     array    |
|buffer1_1_48_8x8_p_V_7_address0  | out |   10|  ap_memory | buffer1_1_48_8x8_p_V_7 |     array    |
|buffer1_1_48_8x8_p_V_7_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_7 |     array    |
|buffer1_1_48_8x8_p_V_7_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_7 |     array    |
+---------------------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 6
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond3)
3 --> 
	4  / (!exitcond2)
	2  / (exitcond2)
4 --> 
	5  / (!exitcond & !tmp_530)
	6  / (!exitcond & tmp_530)
	3  / (exitcond)
5 --> 
	6  / true
6 --> 
	4  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_7 (10)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:663
:0  br label %.loopexit


 <State 2>: 2.91ns
ST_2: co (12)  [1/1] 0.00ns
.loopexit:0  %co = phi i7 [ 0, %0 ], [ %co_30, %.loopexit.loopexit ]

ST_2: tmp_530 (13)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:663
.loopexit:1  %tmp_530 = trunc i7 %co to i1

ST_2: exitcond3 (14)  [1/1] 2.91ns  loc: acceleartor_hls_padding/components.cpp:663
.loopexit:2  %exitcond3 = icmp eq i7 %co, -32

ST_2: empty (15)  [1/1] 0.00ns
.loopexit:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96)

ST_2: co_30 (16)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:663
.loopexit:4  %co_30 = add i7 1, %co

ST_2: StgValue_13 (17)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:663
.loopexit:5  br i1 %exitcond3, label %3, label %.preheader4.preheader

ST_2: tmp_s (19)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:663
.preheader4.preheader:0  %tmp_s = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %co, i3 0)

ST_2: p_shl2_cast (20)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:663
.preheader4.preheader:1  %p_shl2_cast = zext i10 %tmp_s to i11

ST_2: tmp_472 (21)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:663
.preheader4.preheader:2  %tmp_472 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %co, i1 false)

ST_2: p_shl3_cast (22)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:666
.preheader4.preheader:3  %p_shl3_cast = zext i8 %tmp_472 to i11

ST_2: tmp_473 (23)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:666
.preheader4.preheader:4  %tmp_473 = add i11 %p_shl3_cast, %p_shl2_cast

ST_2: arrayNo (24)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:663
.preheader4.preheader:5  %arrayNo = call i3 @_ssdm_op_PartSelect.i3.i7.i32.i32(i7 %co, i32 1, i32 3)

ST_2: tmp_474 (25)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:663
.preheader4.preheader:6  %tmp_474 = call i3 @_ssdm_op_PartSelect.i3.i7.i32.i32(i7 %co, i32 4, i32 6)

ST_2: tmp_475 (26)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:663
.preheader4.preheader:7  %tmp_475 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_474, i3 0)

ST_2: p_shl_cast (27)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:663
.preheader4.preheader:8  %p_shl_cast = zext i6 %tmp_475 to i7

ST_2: tmp_476 (28)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:663
.preheader4.preheader:9  %tmp_476 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %tmp_474, i1 false)

ST_2: p_shl1_cast (29)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:663
.preheader4.preheader:10  %p_shl1_cast = zext i4 %tmp_476 to i7

ST_2: tmp_477 (30)  [1/1] 2.31ns  loc: acceleartor_hls_padding/components.cpp:663
.preheader4.preheader:11  %tmp_477 = add i7 %p_shl1_cast, %p_shl_cast

ST_2: StgValue_26 (31)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:664
.preheader4.preheader:12  br label %.preheader4

ST_2: StgValue_27 (96)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:671
:0  ret void


 <State 3>: 4.67ns
ST_3: h (33)  [1/1] 0.00ns
.preheader4:0  %h = phi i4 [ 0, %.preheader4.preheader ], [ %h_26, %.preheader4.loopexit ]

ST_3: exitcond2 (34)  [1/1] 3.10ns  loc: acceleartor_hls_padding/components.cpp:664
.preheader4:1  %exitcond2 = icmp eq i4 %h, -6

ST_3: empty_161 (35)  [1/1] 0.00ns
.preheader4:2  %empty_161 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

ST_3: h_26 (36)  [1/1] 2.35ns  loc: acceleartor_hls_padding/components.cpp:664
.preheader4:3  %h_26 = add i4 %h, 1

ST_3: StgValue_32 (37)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:664
.preheader4:4  br i1 %exitcond2, label %.loopexit.loopexit, label %.preheader.preheader

ST_3: tmp_233_cast9 (39)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:666
.preheader.preheader:0  %tmp_233_cast9 = zext i4 %h to i7

ST_3: tmp_233_cast (40)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:666
.preheader.preheader:1  %tmp_233_cast = zext i4 %h to i11

ST_3: tmp_478 (41)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:666
.preheader.preheader:2  %tmp_478 = add i11 %tmp_233_cast, %tmp_473

ST_3: tmp_531 (42)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:666
.preheader.preheader:3  %tmp_531 = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %tmp_478, i3 0)

ST_3: p_shl6_cast (43)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:666
.preheader.preheader:4  %p_shl6_cast = zext i14 %tmp_531 to i15

ST_3: tmp_532 (44)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:666
.preheader.preheader:5  %tmp_532 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %tmp_478, i1 false)

ST_3: p_shl7_cast (45)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:666
.preheader.preheader:6  %p_shl7_cast = zext i12 %tmp_532 to i15

ST_3: tmp_479 (46)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:666
.preheader.preheader:7  %tmp_479 = add i15 %p_shl6_cast, %p_shl7_cast

ST_3: tmp_480 (47)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:666
.preheader.preheader:8  %tmp_480 = add i7 %tmp_233_cast9, %tmp_477

ST_3: tmp_533 (48)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:666
.preheader.preheader:9  %tmp_533 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %tmp_480, i3 0)

ST_3: p_shl4_cast (49)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:666
.preheader.preheader:10  %p_shl4_cast = zext i10 %tmp_533 to i11

ST_3: tmp_534 (50)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:666
.preheader.preheader:11  %tmp_534 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %tmp_480, i1 false)

ST_3: p_shl5_cast (51)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:666
.preheader.preheader:12  %p_shl5_cast = zext i8 %tmp_534 to i11

ST_3: tmp_481 (52)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:666
.preheader.preheader:13  %tmp_481 = add i11 %p_shl4_cast, %p_shl5_cast

ST_3: StgValue_47 (53)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:665
.preheader.preheader:14  br label %.preheader

ST_3: StgValue_48 (94)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 4>: 5.58ns
ST_4: w (55)  [1/1] 0.00ns
.preheader:0  %w = phi i4 [ %w_30, %._crit_edge ], [ 0, %.preheader.preheader ]

ST_4: exitcond (56)  [1/1] 3.10ns  loc: acceleartor_hls_padding/components.cpp:665
.preheader:1  %exitcond = icmp eq i4 %w, -6

ST_4: empty_162 (57)  [1/1] 0.00ns
.preheader:2  %empty_162 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

ST_4: w_30 (58)  [1/1] 2.35ns  loc: acceleartor_hls_padding/components.cpp:665
.preheader:3  %w_30 = add i4 %w, 1

ST_4: StgValue_53 (59)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:665
.preheader:4  br i1 %exitcond, label %.preheader4.loopexit, label %1

ST_4: StgValue_54 (61)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:666
:0  br i1 %tmp_530, label %._crit_edge, label %2

ST_4: tmp_234_cast8 (63)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:666
:0  %tmp_234_cast8 = zext i4 %w to i11

ST_4: tmp_234_cast (64)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:666
:1  %tmp_234_cast = zext i4 %w to i15

ST_4: tmp_482 (65)  [1/1] 2.35ns  loc: acceleartor_hls_padding/components.cpp:666
:2  %tmp_482 = add i15 %tmp_479, %tmp_234_cast

ST_4: tmp_483 (68)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:666
:5  %tmp_483 = add i11 %tmp_481, %tmp_234_cast8

ST_4: tmp_587_cast (69)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:666
:6  %tmp_587_cast = zext i11 %tmp_483 to i64

ST_4: buffer1_1_48_8x8_p_V (70)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:666
:7  %buffer1_1_48_8x8_p_V = getelementptr [600 x i8]* @buffer1_1_48_8x8_p_V_8, i64 0, i64 %tmp_587_cast

ST_4: buffer1_1_48_8x8_p_V_85 (71)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:666
:8  %buffer1_1_48_8x8_p_V_85 = getelementptr [600 x i8]* @buffer1_1_48_8x8_p_V_3, i64 0, i64 %tmp_587_cast

ST_4: buffer1_1_48_8x8_p_V_86 (72)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:666
:9  %buffer1_1_48_8x8_p_V_86 = getelementptr [600 x i8]* @buffer1_1_48_8x8_p_V_7, i64 0, i64 %tmp_587_cast

ST_4: buffer1_1_48_8x8_p_V_87 (73)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:666
:10  %buffer1_1_48_8x8_p_V_87 = getelementptr [600 x i8]* @buffer1_1_48_8x8_p_V_2, i64 0, i64 %tmp_587_cast

ST_4: buffer1_1_48_8x8_p_V_88 (74)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:666
:11  %buffer1_1_48_8x8_p_V_88 = getelementptr [600 x i8]* @buffer1_1_48_8x8_p_V_6, i64 0, i64 %tmp_587_cast

ST_4: buffer1_1_48_8x8_p_V_89 (75)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:666
:12  %buffer1_1_48_8x8_p_V_89 = getelementptr [600 x i8]* @buffer1_1_48_8x8_p_V_1, i64 0, i64 %tmp_587_cast

ST_4: buffer1_1_48_8x8_p_V_90 (76)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:666
:13  %buffer1_1_48_8x8_p_V_90 = getelementptr [600 x i8]* @buffer1_1_48_8x8_p_V_4, i64 0, i64 %tmp_587_cast

ST_4: buffer1_1_48_8x8_p_V_91 (77)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:666
:14  %buffer1_1_48_8x8_p_V_91 = getelementptr [600 x i8]* @buffer1_1_48_8x8_p_V_5, i64 0, i64 %tmp_587_cast

ST_4: buffer1_1_48_8x8_p_V_92 (78)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:666
:15  %buffer1_1_48_8x8_p_V_92 = load i8* %buffer1_1_48_8x8_p_V, align 1

ST_4: buffer1_1_48_8x8_p_V_93 (79)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:666
:16  %buffer1_1_48_8x8_p_V_93 = load i8* %buffer1_1_48_8x8_p_V_89, align 1

ST_4: buffer1_1_48_8x8_p_V_94 (80)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:666
:17  %buffer1_1_48_8x8_p_V_94 = load i8* %buffer1_1_48_8x8_p_V_87, align 1

ST_4: buffer1_1_48_8x8_p_V_95 (81)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:666
:18  %buffer1_1_48_8x8_p_V_95 = load i8* %buffer1_1_48_8x8_p_V_85, align 1

ST_4: buffer1_1_48_8x8_p_V_96 (82)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:666
:19  %buffer1_1_48_8x8_p_V_96 = load i8* %buffer1_1_48_8x8_p_V_90, align 1

ST_4: buffer1_1_48_8x8_p_V_97 (83)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:666
:20  %buffer1_1_48_8x8_p_V_97 = load i8* %buffer1_1_48_8x8_p_V_91, align 1

ST_4: buffer1_1_48_8x8_p_V_98 (84)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:666
:21  %buffer1_1_48_8x8_p_V_98 = load i8* %buffer1_1_48_8x8_p_V_88, align 1

ST_4: buffer1_1_48_8x8_p_V_99 (85)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:666
:22  %buffer1_1_48_8x8_p_V_99 = load i8* %buffer1_1_48_8x8_p_V_86, align 1

ST_4: StgValue_76 (92)  [1/1] 0.00ns
.preheader4.loopexit:0  br label %.preheader4


 <State 5>: 5.73ns
ST_5: buffer1_1_48_8x8_p_V_92 (78)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:666
:15  %buffer1_1_48_8x8_p_V_92 = load i8* %buffer1_1_48_8x8_p_V, align 1

ST_5: buffer1_1_48_8x8_p_V_93 (79)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:666
:16  %buffer1_1_48_8x8_p_V_93 = load i8* %buffer1_1_48_8x8_p_V_89, align 1

ST_5: buffer1_1_48_8x8_p_V_94 (80)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:666
:17  %buffer1_1_48_8x8_p_V_94 = load i8* %buffer1_1_48_8x8_p_V_87, align 1

ST_5: buffer1_1_48_8x8_p_V_95 (81)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:666
:18  %buffer1_1_48_8x8_p_V_95 = load i8* %buffer1_1_48_8x8_p_V_85, align 1

ST_5: buffer1_1_48_8x8_p_V_96 (82)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:666
:19  %buffer1_1_48_8x8_p_V_96 = load i8* %buffer1_1_48_8x8_p_V_90, align 1

ST_5: buffer1_1_48_8x8_p_V_97 (83)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:666
:20  %buffer1_1_48_8x8_p_V_97 = load i8* %buffer1_1_48_8x8_p_V_91, align 1

ST_5: buffer1_1_48_8x8_p_V_98 (84)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:666
:21  %buffer1_1_48_8x8_p_V_98 = load i8* %buffer1_1_48_8x8_p_V_88, align 1

ST_5: buffer1_1_48_8x8_p_V_99 (85)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:666
:22  %buffer1_1_48_8x8_p_V_99 = load i8* %buffer1_1_48_8x8_p_V_86, align 1

ST_5: tmp (86)  [1/1] 2.48ns  loc: acceleartor_hls_padding/components.cpp:666
:23  %tmp = call i8 @_ssdm_op_Mux.ap_auto.8i8.i3(i8 %buffer1_1_48_8x8_p_V_92, i8 %buffer1_1_48_8x8_p_V_93, i8 %buffer1_1_48_8x8_p_V_94, i8 %buffer1_1_48_8x8_p_V_95, i8 %buffer1_1_48_8x8_p_V_96, i8 %buffer1_1_48_8x8_p_V_97, i8 %buffer1_1_48_8x8_p_V_98, i8 %buffer1_1_48_8x8_p_V_99, i3 %arrayNo)


 <State 6>: 3.25ns
ST_6: tmp_586_cast (66)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:666
:3  %tmp_586_cast = zext i15 %tmp_482 to i64

ST_6: output_V_addr (67)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:666
:4  %output_V_addr = getelementptr [9600 x i8]* %output_V, i64 0, i64 %tmp_586_cast

ST_6: StgValue_88 (87)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:666
:24  store i8 %tmp, i8* %output_V_addr, align 1

ST_6: StgValue_89 (88)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:666
:25  br label %._crit_edge

ST_6: StgValue_90 (90)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:665
._crit_edge:0  br label %.preheader



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ output_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buffer1_1_48_8x8_p_V_8]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_48_8x8_p_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_48_8x8_p_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_48_8x8_p_V_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_48_8x8_p_V_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_48_8x8_p_V_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_48_8x8_p_V_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_48_8x8_p_V_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_7              (br               ) [ 0111111]
co                      (phi              ) [ 0010000]
tmp_530                 (trunc            ) [ 0001111]
exitcond3               (icmp             ) [ 0011111]
empty                   (speclooptripcount) [ 0000000]
co_30                   (add              ) [ 0111111]
StgValue_13             (br               ) [ 0000000]
tmp_s                   (bitconcatenate   ) [ 0000000]
p_shl2_cast             (zext             ) [ 0000000]
tmp_472                 (bitconcatenate   ) [ 0000000]
p_shl3_cast             (zext             ) [ 0000000]
tmp_473                 (add              ) [ 0001111]
arrayNo                 (partselect       ) [ 0001111]
tmp_474                 (partselect       ) [ 0000000]
tmp_475                 (bitconcatenate   ) [ 0000000]
p_shl_cast              (zext             ) [ 0000000]
tmp_476                 (bitconcatenate   ) [ 0000000]
p_shl1_cast             (zext             ) [ 0000000]
tmp_477                 (add              ) [ 0001111]
StgValue_26             (br               ) [ 0011111]
StgValue_27             (ret              ) [ 0000000]
h                       (phi              ) [ 0001000]
exitcond2               (icmp             ) [ 0011111]
empty_161               (speclooptripcount) [ 0000000]
h_26                    (add              ) [ 0011111]
StgValue_32             (br               ) [ 0000000]
tmp_233_cast9           (zext             ) [ 0000000]
tmp_233_cast            (zext             ) [ 0000000]
tmp_478                 (add              ) [ 0000000]
tmp_531                 (bitconcatenate   ) [ 0000000]
p_shl6_cast             (zext             ) [ 0000000]
tmp_532                 (bitconcatenate   ) [ 0000000]
p_shl7_cast             (zext             ) [ 0000000]
tmp_479                 (add              ) [ 0000111]
tmp_480                 (add              ) [ 0000000]
tmp_533                 (bitconcatenate   ) [ 0000000]
p_shl4_cast             (zext             ) [ 0000000]
tmp_534                 (bitconcatenate   ) [ 0000000]
p_shl5_cast             (zext             ) [ 0000000]
tmp_481                 (add              ) [ 0000111]
StgValue_47             (br               ) [ 0011111]
StgValue_48             (br               ) [ 0111111]
w                       (phi              ) [ 0000100]
exitcond                (icmp             ) [ 0011111]
empty_162               (speclooptripcount) [ 0000000]
w_30                    (add              ) [ 0011111]
StgValue_53             (br               ) [ 0000000]
StgValue_54             (br               ) [ 0000000]
tmp_234_cast8           (zext             ) [ 0000000]
tmp_234_cast            (zext             ) [ 0000000]
tmp_482                 (add              ) [ 0000011]
tmp_483                 (add              ) [ 0000000]
tmp_587_cast            (zext             ) [ 0000000]
buffer1_1_48_8x8_p_V    (getelementptr    ) [ 0000010]
buffer1_1_48_8x8_p_V_85 (getelementptr    ) [ 0000010]
buffer1_1_48_8x8_p_V_86 (getelementptr    ) [ 0000010]
buffer1_1_48_8x8_p_V_87 (getelementptr    ) [ 0000010]
buffer1_1_48_8x8_p_V_88 (getelementptr    ) [ 0000010]
buffer1_1_48_8x8_p_V_89 (getelementptr    ) [ 0000010]
buffer1_1_48_8x8_p_V_90 (getelementptr    ) [ 0000010]
buffer1_1_48_8x8_p_V_91 (getelementptr    ) [ 0000010]
StgValue_76             (br               ) [ 0011111]
buffer1_1_48_8x8_p_V_92 (load             ) [ 0000000]
buffer1_1_48_8x8_p_V_93 (load             ) [ 0000000]
buffer1_1_48_8x8_p_V_94 (load             ) [ 0000000]
buffer1_1_48_8x8_p_V_95 (load             ) [ 0000000]
buffer1_1_48_8x8_p_V_96 (load             ) [ 0000000]
buffer1_1_48_8x8_p_V_97 (load             ) [ 0000000]
buffer1_1_48_8x8_p_V_98 (load             ) [ 0000000]
buffer1_1_48_8x8_p_V_99 (load             ) [ 0000000]
tmp                     (mux              ) [ 0011101]
tmp_586_cast            (zext             ) [ 0000000]
output_V_addr           (getelementptr    ) [ 0000000]
StgValue_88             (store            ) [ 0000000]
StgValue_89             (br               ) [ 0000000]
StgValue_90             (br               ) [ 0011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="output_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="buffer1_1_48_8x8_p_V_8">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="buffer1_1_48_8x8_p_V_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="buffer1_1_48_8x8_p_V_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="buffer1_1_48_8x8_p_V_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="buffer1_1_48_8x8_p_V_4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="buffer1_1_48_8x8_p_V_5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="buffer1_1_48_8x8_p_V_6">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="buffer1_1_48_8x8_p_V_7">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i7.i3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i7.i1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i11.i3"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i11.i1"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8i8.i3"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="buffer1_1_48_8x8_p_V_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="8" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="11" slack="0"/>
<pin id="70" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_48_8x8_p_V/4 "/>
</bind>
</comp>

<comp id="73" class="1004" name="buffer1_1_48_8x8_p_V_85_gep_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="8" slack="0"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="0" index="2" bw="11" slack="0"/>
<pin id="77" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_48_8x8_p_V_85/4 "/>
</bind>
</comp>

<comp id="80" class="1004" name="buffer1_1_48_8x8_p_V_86_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="8" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="11" slack="0"/>
<pin id="84" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_48_8x8_p_V_86/4 "/>
</bind>
</comp>

<comp id="87" class="1004" name="buffer1_1_48_8x8_p_V_87_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="8" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="11" slack="0"/>
<pin id="91" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_48_8x8_p_V_87/4 "/>
</bind>
</comp>

<comp id="94" class="1004" name="buffer1_1_48_8x8_p_V_88_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="8" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="11" slack="0"/>
<pin id="98" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_48_8x8_p_V_88/4 "/>
</bind>
</comp>

<comp id="101" class="1004" name="buffer1_1_48_8x8_p_V_89_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="8" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="11" slack="0"/>
<pin id="105" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_48_8x8_p_V_89/4 "/>
</bind>
</comp>

<comp id="108" class="1004" name="buffer1_1_48_8x8_p_V_90_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="8" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="11" slack="0"/>
<pin id="112" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_48_8x8_p_V_90/4 "/>
</bind>
</comp>

<comp id="115" class="1004" name="buffer1_1_48_8x8_p_V_91_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="8" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="11" slack="0"/>
<pin id="119" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_48_8x8_p_V_91/4 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_access_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="10" slack="0"/>
<pin id="124" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="125" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_48_8x8_p_V_92/4 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_access_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="10" slack="0"/>
<pin id="129" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="130" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_48_8x8_p_V_93/4 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_access_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="10" slack="0"/>
<pin id="134" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="135" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_48_8x8_p_V_94/4 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_access_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="10" slack="0"/>
<pin id="139" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="140" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_48_8x8_p_V_95/4 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_access_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="10" slack="0"/>
<pin id="144" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="145" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_48_8x8_p_V_96/4 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_access_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="10" slack="0"/>
<pin id="149" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="150" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_48_8x8_p_V_97/4 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_access_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="10" slack="0"/>
<pin id="154" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="155" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_48_8x8_p_V_98/4 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_access_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="10" slack="0"/>
<pin id="159" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="160" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_48_8x8_p_V_99/4 "/>
</bind>
</comp>

<comp id="162" class="1004" name="output_V_addr_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="8" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="15" slack="0"/>
<pin id="166" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_V_addr/6 "/>
</bind>
</comp>

<comp id="169" class="1004" name="StgValue_88_access_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="14" slack="0"/>
<pin id="171" dir="0" index="1" bw="8" slack="1"/>
<pin id="172" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_88/6 "/>
</bind>
</comp>

<comp id="174" class="1005" name="co_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="7" slack="1"/>
<pin id="176" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="co (phireg) "/>
</bind>
</comp>

<comp id="178" class="1004" name="co_phi_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="1"/>
<pin id="180" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="181" dir="0" index="2" bw="7" slack="0"/>
<pin id="182" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="co/2 "/>
</bind>
</comp>

<comp id="185" class="1005" name="h_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="4" slack="1"/>
<pin id="187" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="h (phireg) "/>
</bind>
</comp>

<comp id="189" class="1004" name="h_phi_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="1"/>
<pin id="191" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="192" dir="0" index="2" bw="4" slack="0"/>
<pin id="193" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h/3 "/>
</bind>
</comp>

<comp id="196" class="1005" name="w_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="4" slack="1"/>
<pin id="198" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="w (phireg) "/>
</bind>
</comp>

<comp id="200" class="1004" name="w_phi_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="4" slack="0"/>
<pin id="202" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="203" dir="0" index="2" bw="1" slack="1"/>
<pin id="204" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w/4 "/>
</bind>
</comp>

<comp id="207" class="1004" name="tmp_530_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="7" slack="0"/>
<pin id="209" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_530/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="exitcond3_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="7" slack="0"/>
<pin id="213" dir="0" index="1" bw="7" slack="0"/>
<pin id="214" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="co_30_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="0"/>
<pin id="219" dir="0" index="1" bw="7" slack="0"/>
<pin id="220" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="co_30/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="tmp_s_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="10" slack="0"/>
<pin id="225" dir="0" index="1" bw="7" slack="0"/>
<pin id="226" dir="0" index="2" bw="1" slack="0"/>
<pin id="227" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="p_shl2_cast_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="10" slack="0"/>
<pin id="233" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="tmp_472_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="8" slack="0"/>
<pin id="237" dir="0" index="1" bw="7" slack="0"/>
<pin id="238" dir="0" index="2" bw="1" slack="0"/>
<pin id="239" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_472/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="p_shl3_cast_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="8" slack="0"/>
<pin id="245" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="tmp_473_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="8" slack="0"/>
<pin id="249" dir="0" index="1" bw="10" slack="0"/>
<pin id="250" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_473/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="arrayNo_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="3" slack="0"/>
<pin id="255" dir="0" index="1" bw="7" slack="0"/>
<pin id="256" dir="0" index="2" bw="1" slack="0"/>
<pin id="257" dir="0" index="3" bw="3" slack="0"/>
<pin id="258" dir="1" index="4" bw="3" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="arrayNo/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="tmp_474_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="3" slack="0"/>
<pin id="265" dir="0" index="1" bw="7" slack="0"/>
<pin id="266" dir="0" index="2" bw="4" slack="0"/>
<pin id="267" dir="0" index="3" bw="4" slack="0"/>
<pin id="268" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_474/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="tmp_475_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="6" slack="0"/>
<pin id="275" dir="0" index="1" bw="3" slack="0"/>
<pin id="276" dir="0" index="2" bw="1" slack="0"/>
<pin id="277" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_475/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="p_shl_cast_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="6" slack="0"/>
<pin id="283" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="tmp_476_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="4" slack="0"/>
<pin id="287" dir="0" index="1" bw="3" slack="0"/>
<pin id="288" dir="0" index="2" bw="1" slack="0"/>
<pin id="289" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_476/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="p_shl1_cast_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="4" slack="0"/>
<pin id="295" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="tmp_477_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="4" slack="0"/>
<pin id="299" dir="0" index="1" bw="6" slack="0"/>
<pin id="300" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_477/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="exitcond2_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="4" slack="0"/>
<pin id="305" dir="0" index="1" bw="4" slack="0"/>
<pin id="306" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/3 "/>
</bind>
</comp>

<comp id="309" class="1004" name="h_26_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="4" slack="0"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h_26/3 "/>
</bind>
</comp>

<comp id="315" class="1004" name="tmp_233_cast9_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="4" slack="0"/>
<pin id="317" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_233_cast9/3 "/>
</bind>
</comp>

<comp id="319" class="1004" name="tmp_233_cast_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="4" slack="0"/>
<pin id="321" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_233_cast/3 "/>
</bind>
</comp>

<comp id="323" class="1004" name="tmp_478_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="4" slack="0"/>
<pin id="325" dir="0" index="1" bw="11" slack="1"/>
<pin id="326" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_478/3 "/>
</bind>
</comp>

<comp id="328" class="1004" name="tmp_531_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="14" slack="0"/>
<pin id="330" dir="0" index="1" bw="11" slack="0"/>
<pin id="331" dir="0" index="2" bw="1" slack="0"/>
<pin id="332" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_531/3 "/>
</bind>
</comp>

<comp id="336" class="1004" name="p_shl6_cast_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="14" slack="0"/>
<pin id="338" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl6_cast/3 "/>
</bind>
</comp>

<comp id="340" class="1004" name="tmp_532_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="12" slack="0"/>
<pin id="342" dir="0" index="1" bw="11" slack="0"/>
<pin id="343" dir="0" index="2" bw="1" slack="0"/>
<pin id="344" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_532/3 "/>
</bind>
</comp>

<comp id="348" class="1004" name="p_shl7_cast_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="12" slack="0"/>
<pin id="350" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl7_cast/3 "/>
</bind>
</comp>

<comp id="352" class="1004" name="tmp_479_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="14" slack="0"/>
<pin id="354" dir="0" index="1" bw="12" slack="0"/>
<pin id="355" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_479/3 "/>
</bind>
</comp>

<comp id="358" class="1004" name="tmp_480_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="4" slack="0"/>
<pin id="360" dir="0" index="1" bw="7" slack="1"/>
<pin id="361" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_480/3 "/>
</bind>
</comp>

<comp id="363" class="1004" name="tmp_533_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="10" slack="0"/>
<pin id="365" dir="0" index="1" bw="7" slack="0"/>
<pin id="366" dir="0" index="2" bw="1" slack="0"/>
<pin id="367" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_533/3 "/>
</bind>
</comp>

<comp id="371" class="1004" name="p_shl4_cast_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="10" slack="0"/>
<pin id="373" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl4_cast/3 "/>
</bind>
</comp>

<comp id="375" class="1004" name="tmp_534_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="8" slack="0"/>
<pin id="377" dir="0" index="1" bw="7" slack="0"/>
<pin id="378" dir="0" index="2" bw="1" slack="0"/>
<pin id="379" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_534/3 "/>
</bind>
</comp>

<comp id="383" class="1004" name="p_shl5_cast_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="8" slack="0"/>
<pin id="385" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl5_cast/3 "/>
</bind>
</comp>

<comp id="387" class="1004" name="tmp_481_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="10" slack="0"/>
<pin id="389" dir="0" index="1" bw="8" slack="0"/>
<pin id="390" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_481/3 "/>
</bind>
</comp>

<comp id="393" class="1004" name="exitcond_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="4" slack="0"/>
<pin id="395" dir="0" index="1" bw="4" slack="0"/>
<pin id="396" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/4 "/>
</bind>
</comp>

<comp id="399" class="1004" name="w_30_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="4" slack="0"/>
<pin id="401" dir="0" index="1" bw="1" slack="0"/>
<pin id="402" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w_30/4 "/>
</bind>
</comp>

<comp id="405" class="1004" name="tmp_234_cast8_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="4" slack="0"/>
<pin id="407" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_234_cast8/4 "/>
</bind>
</comp>

<comp id="409" class="1004" name="tmp_234_cast_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="4" slack="0"/>
<pin id="411" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_234_cast/4 "/>
</bind>
</comp>

<comp id="413" class="1004" name="tmp_482_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="15" slack="1"/>
<pin id="415" dir="0" index="1" bw="4" slack="0"/>
<pin id="416" dir="1" index="2" bw="15" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_482/4 "/>
</bind>
</comp>

<comp id="418" class="1004" name="tmp_483_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="11" slack="1"/>
<pin id="420" dir="0" index="1" bw="4" slack="0"/>
<pin id="421" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_483/4 "/>
</bind>
</comp>

<comp id="423" class="1004" name="tmp_587_cast_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="11" slack="0"/>
<pin id="425" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_587_cast/4 "/>
</bind>
</comp>

<comp id="435" class="1004" name="tmp_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="8" slack="0"/>
<pin id="437" dir="0" index="1" bw="8" slack="0"/>
<pin id="438" dir="0" index="2" bw="8" slack="0"/>
<pin id="439" dir="0" index="3" bw="8" slack="0"/>
<pin id="440" dir="0" index="4" bw="8" slack="0"/>
<pin id="441" dir="0" index="5" bw="8" slack="0"/>
<pin id="442" dir="0" index="6" bw="8" slack="0"/>
<pin id="443" dir="0" index="7" bw="8" slack="0"/>
<pin id="444" dir="0" index="8" bw="8" slack="0"/>
<pin id="445" dir="0" index="9" bw="3" slack="3"/>
<pin id="446" dir="1" index="10" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="456" class="1004" name="tmp_586_cast_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="15" slack="2"/>
<pin id="458" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_586_cast/6 "/>
</bind>
</comp>

<comp id="460" class="1005" name="tmp_530_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="2"/>
<pin id="462" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_530 "/>
</bind>
</comp>

<comp id="467" class="1005" name="co_30_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="7" slack="0"/>
<pin id="469" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="co_30 "/>
</bind>
</comp>

<comp id="472" class="1005" name="tmp_473_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="11" slack="1"/>
<pin id="474" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_473 "/>
</bind>
</comp>

<comp id="477" class="1005" name="arrayNo_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="3" slack="3"/>
<pin id="479" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="arrayNo "/>
</bind>
</comp>

<comp id="482" class="1005" name="tmp_477_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="7" slack="1"/>
<pin id="484" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_477 "/>
</bind>
</comp>

<comp id="490" class="1005" name="h_26_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="4" slack="0"/>
<pin id="492" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="h_26 "/>
</bind>
</comp>

<comp id="495" class="1005" name="tmp_479_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="15" slack="1"/>
<pin id="497" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_479 "/>
</bind>
</comp>

<comp id="500" class="1005" name="tmp_481_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="11" slack="1"/>
<pin id="502" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_481 "/>
</bind>
</comp>

<comp id="508" class="1005" name="w_30_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="4" slack="0"/>
<pin id="510" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="w_30 "/>
</bind>
</comp>

<comp id="513" class="1005" name="tmp_482_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="15" slack="2"/>
<pin id="515" dir="1" index="1" bw="15" slack="2"/>
</pin_list>
<bind>
<opset="tmp_482 "/>
</bind>
</comp>

<comp id="518" class="1005" name="buffer1_1_48_8x8_p_V_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="10" slack="1"/>
<pin id="520" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_48_8x8_p_V "/>
</bind>
</comp>

<comp id="523" class="1005" name="buffer1_1_48_8x8_p_V_85_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="10" slack="1"/>
<pin id="525" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_48_8x8_p_V_85 "/>
</bind>
</comp>

<comp id="528" class="1005" name="buffer1_1_48_8x8_p_V_86_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="10" slack="1"/>
<pin id="530" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_48_8x8_p_V_86 "/>
</bind>
</comp>

<comp id="533" class="1005" name="buffer1_1_48_8x8_p_V_87_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="10" slack="1"/>
<pin id="535" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_48_8x8_p_V_87 "/>
</bind>
</comp>

<comp id="538" class="1005" name="buffer1_1_48_8x8_p_V_88_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="10" slack="1"/>
<pin id="540" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_48_8x8_p_V_88 "/>
</bind>
</comp>

<comp id="543" class="1005" name="buffer1_1_48_8x8_p_V_89_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="10" slack="1"/>
<pin id="545" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_48_8x8_p_V_89 "/>
</bind>
</comp>

<comp id="548" class="1005" name="buffer1_1_48_8x8_p_V_90_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="10" slack="1"/>
<pin id="550" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_48_8x8_p_V_90 "/>
</bind>
</comp>

<comp id="553" class="1005" name="buffer1_1_48_8x8_p_V_91_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="10" slack="1"/>
<pin id="555" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_48_8x8_p_V_91 "/>
</bind>
</comp>

<comp id="558" class="1005" name="tmp_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="8" slack="1"/>
<pin id="560" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="2" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="62" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="8" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="62" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="85"><net_src comp="16" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="62" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="6" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="62" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="99"><net_src comp="14" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="62" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="4" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="62" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="113"><net_src comp="10" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="62" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="12" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="62" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="126"><net_src comp="66" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="131"><net_src comp="101" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="136"><net_src comp="87" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="141"><net_src comp="73" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="146"><net_src comp="108" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="151"><net_src comp="115" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="156"><net_src comp="94" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="161"><net_src comp="80" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="167"><net_src comp="0" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="62" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="173"><net_src comp="162" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="177"><net_src comp="18" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="184"><net_src comp="174" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="188"><net_src comp="50" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="195"><net_src comp="185" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="199"><net_src comp="50" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="206"><net_src comp="196" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="210"><net_src comp="178" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="215"><net_src comp="178" pin="4"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="20" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="221"><net_src comp="26" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="178" pin="4"/><net_sink comp="217" pin=1"/></net>

<net id="228"><net_src comp="28" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="178" pin="4"/><net_sink comp="223" pin=1"/></net>

<net id="230"><net_src comp="30" pin="0"/><net_sink comp="223" pin=2"/></net>

<net id="234"><net_src comp="223" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="240"><net_src comp="32" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="178" pin="4"/><net_sink comp="235" pin=1"/></net>

<net id="242"><net_src comp="34" pin="0"/><net_sink comp="235" pin=2"/></net>

<net id="246"><net_src comp="235" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="251"><net_src comp="243" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="231" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="259"><net_src comp="36" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="260"><net_src comp="178" pin="4"/><net_sink comp="253" pin=1"/></net>

<net id="261"><net_src comp="38" pin="0"/><net_sink comp="253" pin=2"/></net>

<net id="262"><net_src comp="40" pin="0"/><net_sink comp="253" pin=3"/></net>

<net id="269"><net_src comp="36" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="270"><net_src comp="178" pin="4"/><net_sink comp="263" pin=1"/></net>

<net id="271"><net_src comp="42" pin="0"/><net_sink comp="263" pin=2"/></net>

<net id="272"><net_src comp="44" pin="0"/><net_sink comp="263" pin=3"/></net>

<net id="278"><net_src comp="46" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="279"><net_src comp="263" pin="4"/><net_sink comp="273" pin=1"/></net>

<net id="280"><net_src comp="30" pin="0"/><net_sink comp="273" pin=2"/></net>

<net id="284"><net_src comp="273" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="290"><net_src comp="48" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="291"><net_src comp="263" pin="4"/><net_sink comp="285" pin=1"/></net>

<net id="292"><net_src comp="34" pin="0"/><net_sink comp="285" pin=2"/></net>

<net id="296"><net_src comp="285" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="301"><net_src comp="293" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="281" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="307"><net_src comp="189" pin="4"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="52" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="313"><net_src comp="189" pin="4"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="56" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="318"><net_src comp="189" pin="4"/><net_sink comp="315" pin=0"/></net>

<net id="322"><net_src comp="189" pin="4"/><net_sink comp="319" pin=0"/></net>

<net id="327"><net_src comp="319" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="333"><net_src comp="58" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="334"><net_src comp="323" pin="2"/><net_sink comp="328" pin=1"/></net>

<net id="335"><net_src comp="30" pin="0"/><net_sink comp="328" pin=2"/></net>

<net id="339"><net_src comp="328" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="345"><net_src comp="60" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="346"><net_src comp="323" pin="2"/><net_sink comp="340" pin=1"/></net>

<net id="347"><net_src comp="34" pin="0"/><net_sink comp="340" pin=2"/></net>

<net id="351"><net_src comp="340" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="356"><net_src comp="336" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="348" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="362"><net_src comp="315" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="368"><net_src comp="28" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="369"><net_src comp="358" pin="2"/><net_sink comp="363" pin=1"/></net>

<net id="370"><net_src comp="30" pin="0"/><net_sink comp="363" pin=2"/></net>

<net id="374"><net_src comp="363" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="380"><net_src comp="32" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="381"><net_src comp="358" pin="2"/><net_sink comp="375" pin=1"/></net>

<net id="382"><net_src comp="34" pin="0"/><net_sink comp="375" pin=2"/></net>

<net id="386"><net_src comp="375" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="391"><net_src comp="371" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="383" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="397"><net_src comp="200" pin="4"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="52" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="403"><net_src comp="200" pin="4"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="56" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="408"><net_src comp="200" pin="4"/><net_sink comp="405" pin=0"/></net>

<net id="412"><net_src comp="200" pin="4"/><net_sink comp="409" pin=0"/></net>

<net id="417"><net_src comp="409" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="422"><net_src comp="405" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="426"><net_src comp="418" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="428"><net_src comp="423" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="429"><net_src comp="423" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="430"><net_src comp="423" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="431"><net_src comp="423" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="432"><net_src comp="423" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="433"><net_src comp="423" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="434"><net_src comp="423" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="447"><net_src comp="64" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="448"><net_src comp="122" pin="2"/><net_sink comp="435" pin=1"/></net>

<net id="449"><net_src comp="127" pin="2"/><net_sink comp="435" pin=2"/></net>

<net id="450"><net_src comp="132" pin="2"/><net_sink comp="435" pin=3"/></net>

<net id="451"><net_src comp="137" pin="2"/><net_sink comp="435" pin=4"/></net>

<net id="452"><net_src comp="142" pin="2"/><net_sink comp="435" pin=5"/></net>

<net id="453"><net_src comp="147" pin="2"/><net_sink comp="435" pin=6"/></net>

<net id="454"><net_src comp="152" pin="2"/><net_sink comp="435" pin=7"/></net>

<net id="455"><net_src comp="157" pin="2"/><net_sink comp="435" pin=8"/></net>

<net id="459"><net_src comp="456" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="463"><net_src comp="207" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="470"><net_src comp="217" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="475"><net_src comp="247" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="480"><net_src comp="253" pin="4"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="435" pin=9"/></net>

<net id="485"><net_src comp="297" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="493"><net_src comp="309" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="498"><net_src comp="352" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="503"><net_src comp="387" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="511"><net_src comp="399" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="516"><net_src comp="413" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="521"><net_src comp="66" pin="3"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="526"><net_src comp="73" pin="3"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="531"><net_src comp="80" pin="3"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="536"><net_src comp="87" pin="3"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="541"><net_src comp="94" pin="3"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="546"><net_src comp="101" pin="3"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="551"><net_src comp="108" pin="3"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="556"><net_src comp="115" pin="3"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="561"><net_src comp="435" pin="10"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="169" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_V | {6 }
	Port: buffer1_1_48_8x8_p_V_8 | {}
	Port: buffer1_1_48_8x8_p_V_1 | {}
	Port: buffer1_1_48_8x8_p_V_2 | {}
	Port: buffer1_1_48_8x8_p_V_3 | {}
	Port: buffer1_1_48_8x8_p_V_4 | {}
	Port: buffer1_1_48_8x8_p_V_5 | {}
	Port: buffer1_1_48_8x8_p_V_6 | {}
	Port: buffer1_1_48_8x8_p_V_7 | {}
 - Input state : 
	Port: shuffle_48_l_p : output_V | {}
	Port: shuffle_48_l_p : buffer1_1_48_8x8_p_V_8 | {4 5 }
	Port: shuffle_48_l_p : buffer1_1_48_8x8_p_V_1 | {4 5 }
	Port: shuffle_48_l_p : buffer1_1_48_8x8_p_V_2 | {4 5 }
	Port: shuffle_48_l_p : buffer1_1_48_8x8_p_V_3 | {4 5 }
	Port: shuffle_48_l_p : buffer1_1_48_8x8_p_V_4 | {4 5 }
	Port: shuffle_48_l_p : buffer1_1_48_8x8_p_V_5 | {4 5 }
	Port: shuffle_48_l_p : buffer1_1_48_8x8_p_V_6 | {4 5 }
	Port: shuffle_48_l_p : buffer1_1_48_8x8_p_V_7 | {4 5 }
  - Chain level:
	State 1
	State 2
		tmp_530 : 1
		exitcond3 : 1
		co_30 : 1
		StgValue_13 : 2
		tmp_s : 1
		p_shl2_cast : 2
		tmp_472 : 1
		p_shl3_cast : 2
		tmp_473 : 3
		arrayNo : 1
		tmp_474 : 1
		tmp_475 : 2
		p_shl_cast : 3
		tmp_476 : 2
		p_shl1_cast : 3
		tmp_477 : 4
	State 3
		exitcond2 : 1
		h_26 : 1
		StgValue_32 : 2
		tmp_233_cast9 : 1
		tmp_233_cast : 1
		tmp_478 : 2
		tmp_531 : 3
		p_shl6_cast : 4
		tmp_532 : 3
		p_shl7_cast : 4
		tmp_479 : 5
		tmp_480 : 2
		tmp_533 : 3
		p_shl4_cast : 4
		tmp_534 : 3
		p_shl5_cast : 4
		tmp_481 : 5
	State 4
		exitcond : 1
		w_30 : 1
		StgValue_53 : 2
		tmp_234_cast8 : 1
		tmp_234_cast : 1
		tmp_482 : 2
		tmp_483 : 2
		tmp_587_cast : 3
		buffer1_1_48_8x8_p_V : 4
		buffer1_1_48_8x8_p_V_85 : 4
		buffer1_1_48_8x8_p_V_86 : 4
		buffer1_1_48_8x8_p_V_87 : 4
		buffer1_1_48_8x8_p_V_88 : 4
		buffer1_1_48_8x8_p_V_89 : 4
		buffer1_1_48_8x8_p_V_90 : 4
		buffer1_1_48_8x8_p_V_91 : 4
		buffer1_1_48_8x8_p_V_92 : 5
		buffer1_1_48_8x8_p_V_93 : 5
		buffer1_1_48_8x8_p_V_94 : 5
		buffer1_1_48_8x8_p_V_95 : 5
		buffer1_1_48_8x8_p_V_96 : 5
		buffer1_1_48_8x8_p_V_97 : 5
		buffer1_1_48_8x8_p_V_98 : 5
		buffer1_1_48_8x8_p_V_99 : 5
	State 5
		tmp : 1
	State 6
		output_V_addr : 1
		StgValue_88 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |     co_30_fu_217     |    26   |    12   |
|          |    tmp_473_fu_247    |    35   |    15   |
|          |    tmp_477_fu_297    |    23   |    11   |
|          |      h_26_fu_309     |    17   |    9    |
|          |    tmp_478_fu_323    |    38   |    16   |
|    add   |    tmp_479_fu_352    |    47   |    19   |
|          |    tmp_480_fu_358    |    26   |    12   |
|          |    tmp_481_fu_387    |    35   |    15   |
|          |      w_30_fu_399     |    17   |    9    |
|          |    tmp_482_fu_413    |    50   |    20   |
|          |    tmp_483_fu_418    |    38   |    16   |
|----------|----------------------|---------|---------|
|    mux   |      tmp_fu_435      |   150   |    45   |
|----------|----------------------|---------|---------|
|          |   exitcond3_fu_211   |    0    |    4    |
|   icmp   |   exitcond2_fu_303   |    0    |    2    |
|          |    exitcond_fu_393   |    0    |    2    |
|----------|----------------------|---------|---------|
|   trunc  |    tmp_530_fu_207    |    0    |    0    |
|----------|----------------------|---------|---------|
|          |     tmp_s_fu_223     |    0    |    0    |
|          |    tmp_472_fu_235    |    0    |    0    |
|          |    tmp_475_fu_273    |    0    |    0    |
|bitconcatenate|    tmp_476_fu_285    |    0    |    0    |
|          |    tmp_531_fu_328    |    0    |    0    |
|          |    tmp_532_fu_340    |    0    |    0    |
|          |    tmp_533_fu_363    |    0    |    0    |
|          |    tmp_534_fu_375    |    0    |    0    |
|----------|----------------------|---------|---------|
|          |  p_shl2_cast_fu_231  |    0    |    0    |
|          |  p_shl3_cast_fu_243  |    0    |    0    |
|          |   p_shl_cast_fu_281  |    0    |    0    |
|          |  p_shl1_cast_fu_293  |    0    |    0    |
|          | tmp_233_cast9_fu_315 |    0    |    0    |
|          |  tmp_233_cast_fu_319 |    0    |    0    |
|   zext   |  p_shl6_cast_fu_336  |    0    |    0    |
|          |  p_shl7_cast_fu_348  |    0    |    0    |
|          |  p_shl4_cast_fu_371  |    0    |    0    |
|          |  p_shl5_cast_fu_383  |    0    |    0    |
|          | tmp_234_cast8_fu_405 |    0    |    0    |
|          |  tmp_234_cast_fu_409 |    0    |    0    |
|          |  tmp_587_cast_fu_423 |    0    |    0    |
|          |  tmp_586_cast_fu_456 |    0    |    0    |
|----------|----------------------|---------|---------|
|partselect|    arrayNo_fu_253    |    0    |    0    |
|          |    tmp_474_fu_263    |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |   502   |   207   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|        arrayNo_reg_477        |    3   |
|buffer1_1_48_8x8_p_V_85_reg_523|   10   |
|buffer1_1_48_8x8_p_V_86_reg_528|   10   |
|buffer1_1_48_8x8_p_V_87_reg_533|   10   |
|buffer1_1_48_8x8_p_V_88_reg_538|   10   |
|buffer1_1_48_8x8_p_V_89_reg_543|   10   |
|buffer1_1_48_8x8_p_V_90_reg_548|   10   |
|buffer1_1_48_8x8_p_V_91_reg_553|   10   |
|  buffer1_1_48_8x8_p_V_reg_518 |   10   |
|         co_30_reg_467         |    7   |
|           co_reg_174          |    7   |
|          h_26_reg_490         |    4   |
|           h_reg_185           |    4   |
|        tmp_473_reg_472        |   11   |
|        tmp_477_reg_482        |    7   |
|        tmp_479_reg_495        |   15   |
|        tmp_481_reg_500        |   11   |
|        tmp_482_reg_513        |   15   |
|        tmp_530_reg_460        |    1   |
|          tmp_reg_558          |    8   |
|          w_30_reg_508         |    4   |
|           w_reg_196           |    4   |
+-------------------------------+--------+
|             Total             |   181  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_122 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_127 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_132 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_137 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_142 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_147 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_152 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_157 |  p0  |   2  |  10  |   20   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   160  ||  12.704 ||    72   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   502  |   207  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   12   |    -   |   72   |
|  Register |    -   |   181  |    -   |
+-----------+--------+--------+--------+
|   Total   |   12   |   683  |   279  |
+-----------+--------+--------+--------+
