* ******************************************************************************

* iCEcube Packer

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 16:52:36

* File Generated:     Dec 29 2020 20:58:12

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Command Line: C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\packer.exe  C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev  C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top  --package  CM36A  --outdir  C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer  --translator  C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl  --src_sdc_file  C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer\top_pl.sdc  --dst_sdc_file  C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer\top_pk.sdc  --devicename  iCE40UL1K  

***** Device Info *****
Chip: iCE40UL1K
Package: CM36A
Size: 12 X 14

***** Design Utilization Info *****
Design: top
Used Logic Cell: 800/1248
Used Logic Tile: 116/156
Used IO Cell:    3/48
Used Bram Cell For iCE40: 3/14
Used PLL For iCE40: 0/1
Ram Cascading Used: 1
Lut Cascading Used: 1

***** Clock Info *****
Clock Domain: clk
Clock Source: CONSTANT_ONE_NET CONSTANT_ONE_NET 
Clock Driver: OSCInst0 (SB_HFOSC)
Driver Position: (0, 0, 0)
Fanout to FF: 315
Fanout to Tile: 76


***** Placement Info *****
Logic cell utilization per tile
    . . . . + . . . . 1 . . . . 
   ----------------------------
15|                             
14|   0 0 0 0 0 0 1 1 0 0 0 0   
13|   0 1 0 0 3 3 8 3 2 0 0 0   
12|   0 5 0 8 5 6 8 7 6 0 0 0   
11| 0 6 3 0 8 8 8 8 8 7 0 8 3 0 
10| 0 8 8 0 8 8 8 8 8 8 0 8 8 0 
 9| 1 8 7 0 8 8 8 8 8 8 0 8 7 0 
 8| 8 6 8 0 8 8 7 6 8 7 0 8 6 0 
 7| 8 8 8 0 8 8 6 8 8 8 0 8 6 0 
 6| 0 8 8 0 8 8 7 6 6 8 0 5 8 0 
 5| 0 1 8 0 8 8 8 4 8 8 0 8 8 0 
 4| 0 8 7 0 8 8 8 8 8 8 0 7 8 0 
 3|   7 6 0 8 8 8 8 8 7 0 8 7   
 2|   0 6 0 8 2 8 8 8 1 0 8 0   
 1|   0 0 0 0 0 0 0 0 0 0 0 0   
 0|                             

Maximum number of Logic cells per logic tile: 8
Average number of Logic cells per logic tile: 6.90

***** Input Pin Density Info *****
Number of input nets per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  . 
   ------------------------------------------
15|                                           
14|     0  0  0  0  0  0  2  3  0  0  0  0    
13|     0  1  0  0  5 10 21  6  6  0  0  0    
12|     0 12  0  7 13 17 19 21 20  0  0  0    
11|  0 10 11  0 10 17 11 14 22 18  0 13 10  0 
10|  0 16 21  0  4 21 22 18 22 22  0 24 12  0 
 9|  4 20 17  0 15 20 19 21 22 21  0 26 20  0 
 8| 16 12 13  0 16 16 18 22 25 21  0 19 20  0 
 7| 16 16 16  0 21 22 16 19 24 18  0 19 17  0 
 6|  0 16 14  0 19 22 22 15 20 18  0 19 12  0 
 5|  0  2 19  0 12 21 22  9 18 15  0 13 12  0 
 4|  0 16 17  0 11 17 12 18 14 15  0 12 12  0 
 3|    14 20  0 12 20 17 21 13 16  0 13 11    
 2|     0 12  0 12  6 12 12 12  3  0 12  0    
 1|     0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                           

Maximum number of input nets per logic tile: 26
Average number of input nets per logic tile: 15.43

Number of input pins per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  . 
   ------------------------------------------
15|                                           
14|     0  0  0  0  0  0  2  3  0  0  0  0    
13|     0  1  0  0  5 10 26  7  6  0  0  0    
12|     0 20  0 27 19 22 23 23 21  0  0  0    
11|  0 24 11  0 30 23 29 24 32 26  0 23 10  0 
10|  0 31 29  0 26 28 29 32 30 23  0 29 19  0 
 9|  4 32 26  0 31 27 30 24 27 26  0 32 25  0 
 8| 31 22 26  0 30 16 24 22 32 25  0 23 22  0 
 7| 31 31 31  0 29 32 21 26 31 24  0 22 22  0 
 6|  0 31 30  0 24 29 26 19 24 24  0 19 23  0 
 5|  0  2 30  0 21 29 31 11 25 24  0 22 23  0 
 4|  0 16 24  0 28 29 25 32 24 24  0 22 24  0 
 3|    14 22  0 26 32 32 30 24 28  0 24 21    
 2|     0 12  0 24  8 24 24 24  3  0 24  0    
 1|     0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                           

Maximum number of input pins per logic tile: 32
Average number of input pins per logic tile: 23.20

***** Run Time Info *****
Run Time:  1
