//CPU IO MASTER 
`define TRIGGER_CM  0 
`define RST_CM  1 
`define SD_NEW_CM  2
`define SD_AVG_CM  3 
`define SYNC_PWM_CM  4
`define FAN_CM  5 
`define TZ_EN_CPU1_CM  6
`define PWM_EN_CM  7
`define TZ_EN_CPU2_CM  8 
 
`define LED1_CM  9 
`define LED2_CM  10 
`define LED3_CM  11 
`define LED4_CM  12 
`define LED5_CM  13 

`define C_SS_RLY_L1_CM  14
`define GR_RLY_L1_CM  15 

`define FPGA_FLASH_SPI_IO0 16
`define FPGA_FLASH_SPI_IO1 17
`define FPGA_FLASH_SPI_SCK 18
`define FPGA_FLASH_SPI_CS  19

`define C_SS_RLY_L2_CM  20
`define GR_RLY_L2_CM  21
`define C_SS_RLY_L3_CM  22
`define GR_RLY_L3_CM  23 
`define C_SSR_CM  32
`define GR_RLY_N_CM  33 

`define SS_DClink_CM  36
`define DClink_DSCH_CM  x 

`define ON_OFF_CM  84 

`define FPGA_SED  133
 