Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue May  7 16:05:31 2024
| Host         : Dans_Surface running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file graphics_control_sets_placed.rpt
| Design       : graphics
| Device       : xc7a200t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    11 |
| Unused register locations in slices containing registers |    38 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      8 |            2 |
|     10 |            2 |
|     12 |            1 |
|    16+ |            6 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             160 |           21 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              86 |           18 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              76 |           17 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------+-------------------------------------------------+----------------------------------------------------+------------------+----------------+
|                           Clock Signal                          |                  Enable Signal                  |                  Set/Reset Signal                  | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------------+-------------------------------------------------+----------------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG                                                  | control/FSM_sequential_state[3]_i_1_n_0         | control/SR[0]                                      |                2 |              8 |
|  clk_IBUF_BUFG                                                  | control/row                                     | control/SR[0]                                      |                2 |              8 |
|  clk_IBUF_BUFG                                                  | control/Data                                    | control/SR[0]                                      |                3 |             10 |
|  clk_IBUF_BUFG                                                  | control/col                                     | control/SR[0]                                      |                2 |             10 |
|  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2 |                                                 | datapath/video_inst/inst_dvid/shift_red[9]_i_1_n_0 |                1 |             12 |
|  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1 | datapath/video_inst/Inst_vga/h_count[9]_i_1_n_0 | control/SR[0]                                      |                4 |             20 |
|  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1 | datapath/video_inst/Inst_vga/v_count0           | datapath/video_inst/Inst_vga/v_count[9]_i_1_n_0    |                4 |             20 |
|  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1 |                                                 | datapath/video_inst/Inst_vga/blank                 |               11 |             36 |
|  clk_IBUF_BUFG                                                  |                                                 | control/SR[0]                                      |                6 |             38 |
|  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2 |                                                 |                                                    |                7 |             68 |
|  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1 |                                                 |                                                    |               14 |             92 |
+-----------------------------------------------------------------+-------------------------------------------------+----------------------------------------------------+------------------+----------------+


