/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [28:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [3:0] celloutsig_0_17z;
  wire [4:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [5:0] celloutsig_0_31z;
  wire celloutsig_0_33z;
  reg [6:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [27:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [12:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [5:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [4:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire [5:0] celloutsig_1_17z;
  wire [5:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  reg [2:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [6:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_16z = celloutsig_0_14z ? celloutsig_0_15z : celloutsig_0_13z;
  assign celloutsig_1_3z = ~(celloutsig_1_1z[1] & celloutsig_1_1z[2]);
  assign celloutsig_0_15z = ~(celloutsig_0_8z & celloutsig_0_2z);
  assign celloutsig_0_30z = ~((celloutsig_0_9z | celloutsig_0_15z) & (celloutsig_0_15z | celloutsig_0_15z));
  assign celloutsig_0_1z = ~((in_data[16] | in_data[5]) & (celloutsig_0_0z | in_data[64]));
  assign celloutsig_1_8z = in_data[110] ^ celloutsig_1_3z;
  assign celloutsig_0_10z = celloutsig_0_4z ^ celloutsig_0_9z;
  assign celloutsig_0_6z = ~(celloutsig_0_4z ^ celloutsig_0_5z[20]);
  assign celloutsig_0_5z = { in_data[60:44], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_3z } + { in_data[91:67], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_19z = { in_data[23:22], celloutsig_0_14z, celloutsig_0_0z, celloutsig_0_9z } + celloutsig_0_12z[20:16];
  assign celloutsig_0_0z = in_data[59:36] === in_data[79:56];
  assign celloutsig_1_4z = in_data[109:96] === { in_data[168:165], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_0_2z = { in_data[45], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z } === in_data[39:35];
  assign celloutsig_1_6z = celloutsig_1_0z[5:2] && { celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_1_12z = { celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_5z } && { celloutsig_1_9z[5:1], celloutsig_1_7z };
  assign celloutsig_0_9z = { in_data[35:25], celloutsig_0_4z, celloutsig_0_4z } && { celloutsig_0_5z[27:21], celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_6z };
  assign celloutsig_1_10z = ! { celloutsig_1_0z[4], celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_2z };
  assign celloutsig_0_35z = { celloutsig_0_12z[22:16], celloutsig_0_33z, celloutsig_0_9z, celloutsig_0_13z } || { in_data[64:56], celloutsig_0_10z };
  assign celloutsig_1_2z = in_data[144:142] || celloutsig_1_1z;
  assign celloutsig_0_14z = { celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_2z } || { celloutsig_0_12z[25:21], celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_1_14z = celloutsig_1_1z[1] & ~(celloutsig_1_5z[1]);
  assign celloutsig_1_19z = celloutsig_1_7z & ~(celloutsig_1_0z[5]);
  assign celloutsig_0_31z = { celloutsig_0_12z[15:11], celloutsig_0_30z } % { 1'h1, celloutsig_0_19z[2:0], celloutsig_0_3z, celloutsig_0_9z };
  assign celloutsig_1_0z = in_data[133:128] % { 1'h1, in_data[100:96] };
  assign celloutsig_1_5z = { in_data[146:145], celloutsig_1_3z, celloutsig_1_4z } % { 1'h1, celloutsig_1_0z[4:3], celloutsig_1_3z };
  assign celloutsig_1_17z = { celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_12z } * { celloutsig_1_11z[3], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_0_12z = { celloutsig_0_5z[26:0], celloutsig_0_8z, celloutsig_0_0z } * { in_data[22:0], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_17z = celloutsig_0_7z[8:5] * { in_data[50:48], celloutsig_0_16z };
  assign celloutsig_0_11z = { in_data[67:58], celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_0z } !== { celloutsig_0_5z[17:8], celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_33z = ~^ { celloutsig_0_31z[4:3], celloutsig_0_11z, celloutsig_0_31z };
  assign celloutsig_0_4z = ~^ { in_data[25:24], celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_1_18z = { in_data[99], celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_12z } >>> { celloutsig_1_17z[4:2], celloutsig_1_8z, celloutsig_1_14z, celloutsig_1_7z };
  assign celloutsig_0_7z = { celloutsig_0_5z[13:2], celloutsig_0_0z } - { in_data[71:62], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_1_9z = { celloutsig_1_2z, celloutsig_1_0z } ~^ { in_data[120:118], celloutsig_1_5z };
  assign celloutsig_1_11z = in_data[157:153] ^ celloutsig_1_9z[4:0];
  assign celloutsig_0_3z = ~((in_data[53] & celloutsig_0_2z) | in_data[73]);
  assign celloutsig_0_13z = ~((celloutsig_0_3z & celloutsig_0_2z) | celloutsig_0_9z);
  always_latch
    if (celloutsig_1_19z) celloutsig_0_34z = 7'h00;
    else if (clkin_data[0]) celloutsig_0_34z = { in_data[16:15], celloutsig_0_17z, celloutsig_0_2z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_1z = 3'h0;
    else if (!clkin_data[32]) celloutsig_1_1z = celloutsig_1_0z[2:0];
  assign celloutsig_1_7z = ~((celloutsig_1_6z & in_data[190]) | (celloutsig_1_4z & celloutsig_1_2z));
  assign celloutsig_0_8z = ~((celloutsig_0_2z & celloutsig_0_1z) | (celloutsig_0_6z & celloutsig_0_2z));
  assign { out_data[133:128], out_data[96], out_data[38:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_34z, celloutsig_0_35z };
endmodule
