//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-30300941
// Cuda compilation tools, release 11.4, V11.4.120
// Based on NVVM 7.0.1
//

.version 7.4
.target sm_52
.address_size 64

	// .globl	_Z14nw_gpu1_kernelPhS_Pijj
.extern .func  (.param .b64 func_retval0) cudaGetParameterBufferV2
(
	.param .b64 cudaGetParameterBufferV2_param_0,
	.param .align 4 .b8 cudaGetParameterBufferV2_param_1[12],
	.param .align 4 .b8 cudaGetParameterBufferV2_param_2[12],
	.param .b32 cudaGetParameterBufferV2_param_3
)
;
.extern .func  (.param .b32 func_retval0) cudaLaunchDeviceV2
(
	.param .b64 cudaLaunchDeviceV2_param_0,
	.param .b64 cudaLaunchDeviceV2_param_1
)
;
// _ZZ14nw_gpu1_kernelPhS_PijjE8q_offset has been demoted
// _ZZ14nw_gpu1_kernelPhS_PijjE8r_offset has been demoted
// _ZZ14nw_gpu1_kernelPhS_PijjE10loop_limit has been demoted

.visible .entry _Z14nw_gpu1_kernelPhS_Pijj(
	.param .u64 _Z14nw_gpu1_kernelPhS_Pijj_param_0,
	.param .u64 _Z14nw_gpu1_kernelPhS_Pijj_param_1,
	.param .u64 _Z14nw_gpu1_kernelPhS_Pijj_param_2,
	.param .u32 _Z14nw_gpu1_kernelPhS_Pijj_param_3,
	.param .u32 _Z14nw_gpu1_kernelPhS_Pijj_param_4
)
{
	.reg .pred 	%p<23>;
	.reg .b16 	%rs<3>;
	.reg .b32 	%r<92>;
	.reg .b64 	%rd<19>;
	// demoted variable
	.shared .align 4 .u32 _ZZ14nw_gpu1_kernelPhS_PijjE8q_offset;
	// demoted variable
	.shared .align 4 .u32 _ZZ14nw_gpu1_kernelPhS_PijjE8r_offset;
	// demoted variable
	.shared .align 4 .u32 _ZZ14nw_gpu1_kernelPhS_PijjE10loop_limit;

	ld.param.u64 	%rd4, [_Z14nw_gpu1_kernelPhS_Pijj_param_0];
	ld.param.u64 	%rd5, [_Z14nw_gpu1_kernelPhS_Pijj_param_1];
	ld.param.u64 	%rd6, [_Z14nw_gpu1_kernelPhS_Pijj_param_2];
	ld.param.u32 	%r41, [_Z14nw_gpu1_kernelPhS_Pijj_param_3];
	ld.param.u32 	%r42, [_Z14nw_gpu1_kernelPhS_Pijj_param_4];
	cvta.to.global.u64 	%rd1, %rd6;
	mov.u32 	%r1, %tid.x;
	setp.ne.s32 	%p1, %r1, 0;
	@%p1 bra 	$L__BB0_12;

	mov.u32 	%r2, %nctaid.x;
	mov.u32 	%r3, %ctaid.x;
	xor.b32  	%r4, %r3, 134217727;
	setp.eq.s32 	%p2, %r42, 1;
	@%p2 bra 	$L__BB0_4;

	setp.ne.s32 	%p3, %r42, 2;
	@%p3 bra 	$L__BB0_5;

	add.s32 	%r43, %r41, 31;
	sub.s32 	%r44, %r3, %r2;
	shl.b32 	%r45, %r44, 5;
	add.s32 	%r46, %r45, %r43;
	and.b32  	%r82, %r46, -32;
	st.shared.u32 	[_ZZ14nw_gpu1_kernelPhS_PijjE8q_offset], %r82;
	shl.b32 	%r47, %r4, 5;
	add.s32 	%r48, %r43, %r47;
	and.b32  	%r49, %r48, -32;
	st.shared.u32 	[_ZZ14nw_gpu1_kernelPhS_PijjE8r_offset], %r49;
	bra.uni 	$L__BB0_6;

$L__BB0_4:
	shl.b32 	%r82, %r3, 5;
	st.shared.u32 	[_ZZ14nw_gpu1_kernelPhS_PijjE8q_offset], %r82;
	add.s32 	%r50, %r4, %r2;
	shl.b32 	%r51, %r50, 5;
	st.shared.u32 	[_ZZ14nw_gpu1_kernelPhS_PijjE8r_offset], %r51;
	bra.uni 	$L__BB0_6;

$L__BB0_5:
	ld.shared.u32 	%r82, [_ZZ14nw_gpu1_kernelPhS_PijjE8q_offset];

$L__BB0_6:
	sub.s32 	%r9, %r41, %r82;
	setp.gt.u32 	%p4, %r9, 32;
	and.b32  	%r10, %r41, 31;
	@%p4 bra 	$L__BB0_9;
	bra.uni 	$L__BB0_7;

$L__BB0_9:
	setp.eq.s32 	%p6, %r10, 0;
	ld.shared.u32 	%r55, [_ZZ14nw_gpu1_kernelPhS_PijjE8r_offset];
	sub.s32 	%r83, %r41, %r55;
	setp.gt.u32 	%p7, %r83, 32;
	or.pred  	%p8, %p6, %p7;
	mov.u32 	%r84, 64;
	@%p8 bra 	$L__BB0_11;
	bra.uni 	$L__BB0_10;

$L__BB0_7:
	setp.eq.s32 	%p5, %r10, 0;
	mov.u32 	%r84, 64;
	@%p5 bra 	$L__BB0_11;

	ld.shared.u32 	%r53, [_ZZ14nw_gpu1_kernelPhS_PijjE8r_offset];
	sub.s32 	%r83, %r41, %r53;

$L__BB0_10:
	or.b32  	%r56, %r83, %r9;
	setp.lt.u32 	%p9, %r56, 32;
	or.b32  	%r57, %r10, 32;
	shl.b32 	%r58, %r10, 1;
	selp.b32 	%r84, %r58, %r57, %p9;

$L__BB0_11:
	st.shared.u32 	[_ZZ14nw_gpu1_kernelPhS_PijjE10loop_limit], %r84;

$L__BB0_12:
	bar.sync 	0;
	ld.shared.u32 	%r59, [_ZZ14nw_gpu1_kernelPhS_PijjE10loop_limit];
	setp.lt.u32 	%p10, %r59, 2;
	@%p10 bra 	$L__BB0_31;

	not.b32 	%r16, %r1;
	add.s32 	%r17, %r1, 32;
	mov.u32 	%r62, 31;
	sub.s32 	%r18, %r62, %r1;
	cvta.to.global.u64 	%rd2, %rd4;
	cvta.to.global.u64 	%rd3, %rd5;
	mov.u32 	%r86, 1;
	mov.u32 	%r85, 63;

$L__BB0_14:
	setp.lt.u32 	%p11, %r86, 33;
	selp.b32 	%r21, %r86, %r85, %p11;
	ld.shared.u32 	%r22, [_ZZ14nw_gpu1_kernelPhS_PijjE8q_offset];
	@%p11 bra 	$L__BB0_16;
	bra.uni 	$L__BB0_15;

$L__BB0_16:
	add.s32 	%r87, %r22, %r1;
	ld.shared.u32 	%r65, [_ZZ14nw_gpu1_kernelPhS_PijjE8r_offset];
	add.s32 	%r66, %r21, %r16;
	add.s32 	%r88, %r66, %r65;
	bra.uni 	$L__BB0_17;

$L__BB0_15:
	sub.s32 	%r63, %r17, %r21;
	add.s32 	%r87, %r63, %r22;
	ld.shared.u32 	%r64, [_ZZ14nw_gpu1_kernelPhS_PijjE8r_offset];
	add.s32 	%r88, %r18, %r64;

$L__BB0_17:
	setp.ge.u32 	%p12, %r87, %r41;
	setp.ge.u32 	%p13, %r1, %r21;
	or.pred  	%p14, %p13, %p12;
	setp.ge.u32 	%p15, %r88, %r41;
	or.pred  	%p16, %p14, %p15;
	@%p16 bra 	$L__BB0_30;

	setp.eq.s32 	%p17, %r87, 0;
	@%p17 bra 	$L__BB0_20;

	add.s32 	%r67, %r87, -1;
	mad.lo.s32 	%r68, %r67, %r41, %r88;
	mul.wide.u32 	%rd7, %r68, 4;
	add.s64 	%rd8, %rd1, %rd7;
	ld.global.u32 	%r89, [%rd8];
	bra.uni 	$L__BB0_21;

$L__BB0_20:
	not.b32 	%r89, %r88;

$L__BB0_21:
	setp.eq.s32 	%p18, %r88, 0;
	@%p18 bra 	$L__BB0_23;

	mad.lo.s32 	%r69, %r87, %r41, %r88;
	add.s32 	%r70, %r69, -1;
	mul.wide.u32 	%rd9, %r70, 4;
	add.s64 	%rd10, %rd1, %rd9;
	ld.global.u32 	%r90, [%rd10];
	bra.uni 	$L__BB0_24;

$L__BB0_23:
	not.b32 	%r90, %r87;

$L__BB0_24:
	@%p17 bra 	$L__BB0_28;

	@%p18 bra 	$L__BB0_27;

	add.s32 	%r71, %r87, -1;
	mad.lo.s32 	%r72, %r71, %r41, %r88;
	add.s32 	%r73, %r72, -1;
	mul.wide.u32 	%rd11, %r73, 4;
	add.s64 	%rd12, %rd1, %rd11;
	ld.global.u32 	%r91, [%rd12];
	bra.uni 	$L__BB0_29;

$L__BB0_28:
	neg.s32 	%r91, %r88;
	bra.uni 	$L__BB0_29;

$L__BB0_27:
	neg.s32 	%r91, %r87;

$L__BB0_29:
	cvt.s64.s32 	%rd13, %r87;
	add.s64 	%rd14, %rd3, %rd13;
	cvt.s64.s32 	%rd15, %r88;
	add.s64 	%rd16, %rd2, %rd15;
	ld.global.u8 	%rs1, [%rd16];
	ld.global.u8 	%rs2, [%rd14];
	setp.eq.s16 	%p21, %rs2, %rs1;
	selp.b32 	%r74, 1, -1, %p21;
	add.s32 	%r75, %r74, %r91;
	add.s32 	%r76, %r90, -1;
	add.s32 	%r77, %r89, -1;
	max.s32 	%r78, %r77, %r76;
	max.s32 	%r79, %r75, %r78;
	mad.lo.s32 	%r80, %r87, %r41, %r88;
	mul.wide.u32 	%rd17, %r80, 4;
	add.s64 	%rd18, %rd1, %rd17;
	st.global.u32 	[%rd18], %r79;

$L__BB0_30:
	bar.sync 	0;
	add.s32 	%r85, %r85, -1;
	ld.shared.u32 	%r81, [_ZZ14nw_gpu1_kernelPhS_PijjE10loop_limit];
	add.s32 	%r86, %r86, 1;
	setp.lt.u32 	%p22, %r86, %r81;
	@%p22 bra 	$L__BB0_14;

$L__BB0_31:
	ret;

}
	// .globl	_Z7nw_gpu1PhS_Pij
.visible .entry _Z7nw_gpu1PhS_Pij(
	.param .u64 _Z7nw_gpu1PhS_Pij_param_0,
	.param .u64 _Z7nw_gpu1PhS_Pij_param_1,
	.param .u64 _Z7nw_gpu1PhS_Pij_param_2,
	.param .u32 _Z7nw_gpu1PhS_Pij_param_3
)
{
	.reg .pred 	%p<21>;
	.reg .b32 	%r<102>;
	.reg .b64 	%rd<34>;


	ld.param.u64 	%rd11, [_Z7nw_gpu1PhS_Pij_param_0];
	ld.param.u64 	%rd12, [_Z7nw_gpu1PhS_Pij_param_1];
	ld.param.u64 	%rd13, [_Z7nw_gpu1PhS_Pij_param_2];
	ld.param.u32 	%r31, [_Z7nw_gpu1PhS_Pij_param_3];
	add.s32 	%r1, %r31, 31;
	shr.u32 	%r99, %r1, 5;
	setp.eq.s32 	%p1, %r99, 0;
	@%p1 bra 	$L__BB1_17;

	add.s32 	%r33, %r99, -1;
	and.b32  	%r96, %r99, 3;
	setp.lt.u32 	%p2, %r33, 3;
	mov.u32 	%r95, 1;
	@%p2 bra 	$L__BB1_12;

	sub.s32 	%r93, %r99, %r96;
	mov.u32 	%r34, 1;
	mov.u64 	%rd14, _Z14nw_gpu1_kernelPhS_Pijj;
	mov.u32 	%r92, %r34;

$L__BB1_3:
	mov.u32 	%r36, 32;
	mov.u32 	%r37, 0;
	{ // callseq 0, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd14;
	.param .align 4 .b8 param1[12];
	st.param.b32 	[param1+0], %r92;
	st.param.b32 	[param1+4], %r34;
	st.param.b32 	[param1+8], %r34;
	.param .align 4 .b8 param2[12];
	st.param.b32 	[param2+0], %r36;
	st.param.b32 	[param2+4], %r34;
	st.param.b32 	[param2+8], %r34;
	.param .b32 param3;
	st.param.b32 	[param3+0], %r37;
	.param .b64 retval0;
	call.uni (retval0), 
	cudaGetParameterBufferV2, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.b64 	%rd1, [retval0+0];
	} // callseq 0
	setp.eq.s64 	%p3, %rd1, 0;
	@%p3 bra 	$L__BB1_5;

	mov.u64 	%rd15, 0;
	st.u64 	[%rd1], %rd11;
	st.u64 	[%rd1+8], %rd12;
	st.u64 	[%rd1+16], %rd13;
	st.u32 	[%rd1+24], %r31;
	mov.u32 	%r38, 1;
	st.u32 	[%rd1+28], %r38;
	{ // callseq 1, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd1;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd15;
	.param .b32 retval0;
	call.uni (retval0), 
	cudaLaunchDeviceV2, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r39, [retval0+0];
	} // callseq 1

$L__BB1_5:
	add.s32 	%r7, %r92, 1;
	mov.u32 	%r40, 1;
	{ // callseq 2, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd14;
	.param .align 4 .b8 param1[12];
	st.param.b32 	[param1+0], %r7;
	st.param.b32 	[param1+4], %r40;
	st.param.b32 	[param1+8], %r40;
	.param .align 4 .b8 param2[12];
	st.param.b32 	[param2+0], %r36;
	st.param.b32 	[param2+4], %r40;
	st.param.b32 	[param2+8], %r40;
	.param .b32 param3;
	st.param.b32 	[param3+0], %r37;
	.param .b64 retval0;
	call.uni (retval0), 
	cudaGetParameterBufferV2, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.b64 	%rd2, [retval0+0];
	} // callseq 2
	setp.eq.s64 	%p4, %rd2, 0;
	@%p4 bra 	$L__BB1_7;

	mov.u64 	%rd17, 0;
	st.u64 	[%rd2], %rd11;
	st.u64 	[%rd2+8], %rd12;
	st.u64 	[%rd2+16], %rd13;
	st.u32 	[%rd2+24], %r31;
	st.u32 	[%rd2+28], %r40;
	{ // callseq 3, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd2;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd17;
	.param .b32 retval0;
	call.uni (retval0), 
	cudaLaunchDeviceV2, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r44, [retval0+0];
	} // callseq 3

$L__BB1_7:
	add.s32 	%r8, %r7, 1;
	{ // callseq 4, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd14;
	.param .align 4 .b8 param1[12];
	st.param.b32 	[param1+0], %r8;
	st.param.b32 	[param1+4], %r40;
	st.param.b32 	[param1+8], %r40;
	.param .align 4 .b8 param2[12];
	st.param.b32 	[param2+0], %r36;
	st.param.b32 	[param2+4], %r40;
	st.param.b32 	[param2+8], %r40;
	.param .b32 param3;
	st.param.b32 	[param3+0], %r37;
	.param .b64 retval0;
	call.uni (retval0), 
	cudaGetParameterBufferV2, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.b64 	%rd3, [retval0+0];
	} // callseq 4
	setp.eq.s64 	%p5, %rd3, 0;
	@%p5 bra 	$L__BB1_9;

	mov.u64 	%rd19, 0;
	st.u64 	[%rd3], %rd11;
	st.u64 	[%rd3+8], %rd12;
	st.u64 	[%rd3+16], %rd13;
	st.u32 	[%rd3+24], %r31;
	st.u32 	[%rd3+28], %r40;
	{ // callseq 5, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd3;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd19;
	.param .b32 retval0;
	call.uni (retval0), 
	cudaLaunchDeviceV2, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r49, [retval0+0];
	} // callseq 5

$L__BB1_9:
	add.s32 	%r9, %r8, 1;
	{ // callseq 6, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd14;
	.param .align 4 .b8 param1[12];
	st.param.b32 	[param1+0], %r9;
	st.param.b32 	[param1+4], %r40;
	st.param.b32 	[param1+8], %r40;
	.param .align 4 .b8 param2[12];
	st.param.b32 	[param2+0], %r36;
	st.param.b32 	[param2+4], %r40;
	st.param.b32 	[param2+8], %r40;
	.param .b32 param3;
	st.param.b32 	[param3+0], %r37;
	.param .b64 retval0;
	call.uni (retval0), 
	cudaGetParameterBufferV2, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.b64 	%rd4, [retval0+0];
	} // callseq 6
	setp.eq.s64 	%p6, %rd4, 0;
	@%p6 bra 	$L__BB1_11;

	mov.u64 	%rd21, 0;
	st.u64 	[%rd4], %rd11;
	st.u64 	[%rd4+8], %rd12;
	st.u64 	[%rd4+16], %rd13;
	st.u32 	[%rd4+24], %r31;
	st.u32 	[%rd4+28], %r40;
	{ // callseq 7, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd4;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd21;
	.param .b32 retval0;
	call.uni (retval0), 
	cudaLaunchDeviceV2, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r54, [retval0+0];
	} // callseq 7

$L__BB1_11:
	add.s32 	%r95, %r92, 4;
	add.s32 	%r93, %r93, -4;
	setp.ne.s32 	%p7, %r93, 0;
	add.s32 	%r92, %r9, 1;
	@%p7 bra 	$L__BB1_3;

$L__BB1_12:
	setp.eq.s32 	%p8, %r96, 0;
	@%p8 bra 	$L__BB1_17;

	mov.u32 	%r55, 1;
	mov.u64 	%rd22, _Z14nw_gpu1_kernelPhS_Pijj;
	mov.u32 	%r56, 32;
	mov.u64 	%rd23, 0;

$L__BB1_14:
	.pragma "nounroll";
	mov.u32 	%r57, 0;
	{ // callseq 8, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd22;
	.param .align 4 .b8 param1[12];
	st.param.b32 	[param1+0], %r95;
	st.param.b32 	[param1+4], %r55;
	st.param.b32 	[param1+8], %r55;
	.param .align 4 .b8 param2[12];
	st.param.b32 	[param2+0], %r56;
	st.param.b32 	[param2+4], %r55;
	st.param.b32 	[param2+8], %r55;
	.param .b32 param3;
	st.param.b32 	[param3+0], %r57;
	.param .b64 retval0;
	call.uni (retval0), 
	cudaGetParameterBufferV2, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.b64 	%rd5, [retval0+0];
	} // callseq 8
	setp.eq.s64 	%p9, %rd5, 0;
	@%p9 bra 	$L__BB1_16;

	st.u64 	[%rd5], %rd11;
	st.u64 	[%rd5+8], %rd12;
	st.u64 	[%rd5+16], %rd13;
	st.u32 	[%rd5+24], %r31;
	st.u32 	[%rd5+28], %r55;
	{ // callseq 9, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd5;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd23;
	.param .b32 retval0;
	call.uni (retval0), 
	cudaLaunchDeviceV2, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r59, [retval0+0];
	} // callseq 9

$L__BB1_16:
	add.s32 	%r95, %r95, 1;
	add.s32 	%r96, %r96, -1;
	setp.ne.s32 	%p10, %r96, 0;
	@%p10 bra 	$L__BB1_14;

$L__BB1_17:
	setp.lt.u32 	%p11, %r1, 64;
	@%p11 bra 	$L__BB1_34;

	not.b32 	%r60, %r99;
	max.u32 	%r61, %r60, -3;
	add.s32 	%r18, %r61, %r99;
	add.s32 	%r62, %r18, 2;
	and.b32  	%r98, %r62, 3;
	setp.eq.s32 	%p12, %r98, 0;
	@%p12 bra 	$L__BB1_23;

	mov.u32 	%r63, 1;
	mov.u64 	%rd24, _Z14nw_gpu1_kernelPhS_Pijj;
	mov.u64 	%rd25, 0;

$L__BB1_20:
	.pragma "nounroll";
	add.s32 	%r99, %r99, -1;
	mov.u32 	%r64, 32;
	mov.u32 	%r65, 0;
	{ // callseq 10, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd24;
	.param .align 4 .b8 param1[12];
	st.param.b32 	[param1+0], %r99;
	st.param.b32 	[param1+4], %r63;
	st.param.b32 	[param1+8], %r63;
	.param .align 4 .b8 param2[12];
	st.param.b32 	[param2+0], %r64;
	st.param.b32 	[param2+4], %r63;
	st.param.b32 	[param2+8], %r63;
	.param .b32 param3;
	st.param.b32 	[param3+0], %r65;
	.param .b64 retval0;
	call.uni (retval0), 
	cudaGetParameterBufferV2, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.b64 	%rd6, [retval0+0];
	} // callseq 10
	setp.eq.s64 	%p13, %rd6, 0;
	@%p13 bra 	$L__BB1_22;

	st.u64 	[%rd6], %rd11;
	st.u64 	[%rd6+8], %rd12;
	st.u64 	[%rd6+16], %rd13;
	st.u32 	[%rd6+24], %r31;
	mov.u32 	%r66, 2;
	st.u32 	[%rd6+28], %r66;
	{ // callseq 11, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd6;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd25;
	.param .b32 retval0;
	call.uni (retval0), 
	cudaLaunchDeviceV2, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r67, [retval0+0];
	} // callseq 11

$L__BB1_22:
	add.s32 	%r98, %r98, -1;
	setp.ne.s32 	%p14, %r98, 0;
	@%p14 bra 	$L__BB1_20;

$L__BB1_23:
	add.s32 	%r68, %r18, 1;
	setp.lt.u32 	%p15, %r68, 3;
	@%p15 bra 	$L__BB1_34;

	add.s32 	%r101, %r99, 4;
	add.s32 	%r100, %r99, -1;
	mov.u64 	%rd26, _Z14nw_gpu1_kernelPhS_Pijj;

$L__BB1_25:
	mov.u32 	%r69, 1;
	mov.u32 	%r70, 32;
	mov.u32 	%r71, 0;
	{ // callseq 12, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd26;
	.param .align 4 .b8 param1[12];
	st.param.b32 	[param1+0], %r100;
	st.param.b32 	[param1+4], %r69;
	st.param.b32 	[param1+8], %r69;
	.param .align 4 .b8 param2[12];
	st.param.b32 	[param2+0], %r70;
	st.param.b32 	[param2+4], %r69;
	st.param.b32 	[param2+8], %r69;
	.param .b32 param3;
	st.param.b32 	[param3+0], %r71;
	.param .b64 retval0;
	call.uni (retval0), 
	cudaGetParameterBufferV2, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.b64 	%rd7, [retval0+0];
	} // callseq 12
	setp.eq.s64 	%p16, %rd7, 0;
	@%p16 bra 	$L__BB1_27;

	mov.u64 	%rd27, 0;
	st.u64 	[%rd7], %rd11;
	st.u64 	[%rd7+8], %rd12;
	st.u64 	[%rd7+16], %rd13;
	st.u32 	[%rd7+24], %r31;
	mov.u32 	%r72, 2;
	st.u32 	[%rd7+28], %r72;
	{ // callseq 13, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd7;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd27;
	.param .b32 retval0;
	call.uni (retval0), 
	cudaLaunchDeviceV2, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r73, [retval0+0];
	} // callseq 13

$L__BB1_27:
	add.s32 	%r74, %r101, -6;
	{ // callseq 14, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd26;
	.param .align 4 .b8 param1[12];
	st.param.b32 	[param1+0], %r74;
	st.param.b32 	[param1+4], %r69;
	st.param.b32 	[param1+8], %r69;
	.param .align 4 .b8 param2[12];
	st.param.b32 	[param2+0], %r70;
	st.param.b32 	[param2+4], %r69;
	st.param.b32 	[param2+8], %r69;
	.param .b32 param3;
	st.param.b32 	[param3+0], %r71;
	.param .b64 retval0;
	call.uni (retval0), 
	cudaGetParameterBufferV2, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.b64 	%rd8, [retval0+0];
	} // callseq 14
	setp.eq.s64 	%p17, %rd8, 0;
	@%p17 bra 	$L__BB1_29;

	mov.u64 	%rd29, 0;
	st.u64 	[%rd8], %rd11;
	st.u64 	[%rd8+8], %rd12;
	st.u64 	[%rd8+16], %rd13;
	st.u32 	[%rd8+24], %r31;
	mov.u32 	%r78, 2;
	st.u32 	[%rd8+28], %r78;
	{ // callseq 15, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd8;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd29;
	.param .b32 retval0;
	call.uni (retval0), 
	cudaLaunchDeviceV2, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r79, [retval0+0];
	} // callseq 15

$L__BB1_29:
	add.s32 	%r80, %r101, -7;
	{ // callseq 16, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd26;
	.param .align 4 .b8 param1[12];
	st.param.b32 	[param1+0], %r80;
	st.param.b32 	[param1+4], %r69;
	st.param.b32 	[param1+8], %r69;
	.param .align 4 .b8 param2[12];
	st.param.b32 	[param2+0], %r70;
	st.param.b32 	[param2+4], %r69;
	st.param.b32 	[param2+8], %r69;
	.param .b32 param3;
	st.param.b32 	[param3+0], %r71;
	.param .b64 retval0;
	call.uni (retval0), 
	cudaGetParameterBufferV2, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.b64 	%rd9, [retval0+0];
	} // callseq 16
	setp.eq.s64 	%p18, %rd9, 0;
	@%p18 bra 	$L__BB1_31;

	mov.u64 	%rd31, 0;
	st.u64 	[%rd9], %rd11;
	st.u64 	[%rd9+8], %rd12;
	st.u64 	[%rd9+16], %rd13;
	st.u32 	[%rd9+24], %r31;
	mov.u32 	%r84, 2;
	st.u32 	[%rd9+28], %r84;
	{ // callseq 17, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd9;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd31;
	.param .b32 retval0;
	call.uni (retval0), 
	cudaLaunchDeviceV2, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r85, [retval0+0];
	} // callseq 17

$L__BB1_31:
	add.s32 	%r86, %r101, -8;
	{ // callseq 18, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd26;
	.param .align 4 .b8 param1[12];
	st.param.b32 	[param1+0], %r86;
	st.param.b32 	[param1+4], %r69;
	st.param.b32 	[param1+8], %r69;
	.param .align 4 .b8 param2[12];
	st.param.b32 	[param2+0], %r70;
	st.param.b32 	[param2+4], %r69;
	st.param.b32 	[param2+8], %r69;
	.param .b32 param3;
	st.param.b32 	[param3+0], %r71;
	.param .b64 retval0;
	call.uni (retval0), 
	cudaGetParameterBufferV2, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.b64 	%rd10, [retval0+0];
	} // callseq 18
	setp.eq.s64 	%p19, %rd10, 0;
	@%p19 bra 	$L__BB1_33;

	mov.u64 	%rd33, 0;
	st.u64 	[%rd10], %rd11;
	st.u64 	[%rd10+8], %rd12;
	st.u64 	[%rd10+16], %rd13;
	st.u32 	[%rd10+24], %r31;
	mov.u32 	%r90, 2;
	st.u32 	[%rd10+28], %r90;
	{ // callseq 19, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd10;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd33;
	.param .b32 retval0;
	call.uni (retval0), 
	cudaLaunchDeviceV2, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r91, [retval0+0];
	} // callseq 19

$L__BB1_33:
	add.s32 	%r101, %r101, -4;
	add.s32 	%r100, %r100, -4;
	setp.gt.s32 	%p20, %r101, 5;
	@%p20 bra 	$L__BB1_25;

$L__BB1_34:
	ret;

}

