#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Mar  1 12:52:41 2022
# Process ID: 235477
# Current directory: /home/spixy/Documents/College/EE316/EE316P3/EE316P3/master
# Command line: vivado /home/spixy/Documents/College/EE316/EE316P3/EE316P3/master/master.xpr
# Log file: /home/spixy/Documents/College/EE316/EE316P3/EE316P3/master/vivado.log
# Journal file: /home/spixy/Documents/College/EE316/EE316P3/EE316P3/master/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/spixy/Documents/College/EE316/EE316P3/EE316P3/master/master.xpr
INFO: [Project 1-313] Project file moved from '/home/cameron/Projects/EE316P3/master' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] Board Part Repository Path: Could not find the directory '/home/spixy/Documents/root/.Xilinx/Vivado/2019.1/xhub/board_store', nor could it be found using path '/root/.Xilinx/Vivado/2019.1/xhub/board_store'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/spixy/XILINX/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:11 . Memory (MB): peak = 6750.746 ; gain = 223.801 ; free physical = 137 ; free virtual = 7954
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Mar  1 12:53:26 2022] Launched synth_1...
Run output will be captured here: /home/spixy/Documents/College/EE316/EE316P3/EE316P3/master/master.runs/synth_1/runme.log
[Tue Mar  1 12:53:26 2022] Launched impl_1...
Run output will be captured here: /home/spixy/Documents/College/EE316/EE316P3/EE316P3/master/master.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210370AD5263A
open_hw_target: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 7768.453 ; gain = 912.035 ; free physical = 659 ; free virtual = 6294
set_property PROGRAM.FILE {/home/spixy/Documents/College/EE316/EE316P3/EE316P3/master/master.runs/impl_1/CoraZ7.bit} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {/home/spixy/Documents/College/EE316/EE316P3/EE316P3/master/master.runs/impl_1/CoraZ7.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {/home/spixy/Documents/College/EE316/EE316P3/EE316P3/master/master.runs/impl_1/CoraZ7.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Mar  1 13:04:20 2022] Launched synth_1...
Run output will be captured here: /home/spixy/Documents/College/EE316/EE316P3/EE316P3/master/master.runs/synth_1/runme.log
[Tue Mar  1 13:04:20 2022] Launched impl_1...
Run output will be captured here: /home/spixy/Documents/College/EE316/EE316P3/EE316P3/master/master.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Mar  1 13:05:18 2022] Launched synth_1...
Run output will be captured here: /home/spixy/Documents/College/EE316/EE316P3/EE316P3/master/master.runs/synth_1/runme.log
[Tue Mar  1 13:05:18 2022] Launched impl_1...
Run output will be captured here: /home/spixy/Documents/College/EE316/EE316P3/EE316P3/master/master.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {/home/spixy/Documents/College/EE316/EE316P3/EE316P3/master/master.runs/impl_1/CoraZ7.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {/home/spixy/Documents/College/EE316/EE316P3/EE316P3/master/master.runs/impl_1/CoraZ7.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {/home/spixy/Documents/College/EE316/EE316P3/EE316P3/master/master.runs/impl_1/CoraZ7.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {/home/spixy/Documents/College/EE316/EE316P3/EE316P3/master/master.runs/impl_1/CoraZ7.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Mar  1 13:16:02 2022] Launched synth_1...
Run output will be captured here: /home/spixy/Documents/College/EE316/EE316P3/EE316P3/master/master.runs/synth_1/runme.log
[Tue Mar  1 13:16:02 2022] Launched impl_1...
Run output will be captured here: /home/spixy/Documents/College/EE316/EE316P3/EE316P3/master/master.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Netlist 29-17] Analyzing 30 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
open_run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 8110.816 ; gain = 193.273 ; free physical = 1518 ; free virtual = 5508
INFO: [Common 17-344] 'open_run' was cancelled
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {/home/spixy/Documents/College/EE316/EE316P3/EE316P3/master/master.runs/impl_1/CoraZ7.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Mar  1 13:22:02 2022] Launched synth_1...
Run output will be captured here: /home/spixy/Documents/College/EE316/EE316P3/EE316P3/master/master.runs/synth_1/runme.log
[Tue Mar  1 13:22:02 2022] Launched impl_1...
Run output will be captured here: /home/spixy/Documents/College/EE316/EE316P3/EE316P3/master/master.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {/home/spixy/Documents/College/EE316/EE316P3/EE316P3/master/master.runs/impl_1/CoraZ7.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Mar  1 13:28:07 2022] Launched synth_1...
Run output will be captured here: /home/spixy/Documents/College/EE316/EE316P3/EE316P3/master/master.runs/synth_1/runme.log
[Tue Mar  1 13:28:08 2022] Launched impl_1...
Run output will be captured here: /home/spixy/Documents/College/EE316/EE316P3/EE316P3/master/master.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {/home/spixy/Documents/College/EE316/EE316P3/EE316P3/master/master.runs/impl_1/CoraZ7.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {/home/spixy/Documents/College/EE316/EE316P3/EE316P3/master/master.runs/impl_1/CoraZ7.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {/home/spixy/Documents/College/EE316/EE316P3/EE316P3/master/master.runs/impl_1/CoraZ7.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210370AD5263A
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/spixy/Documents/College/EE316/EE316P3/EE316P3/master/master.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'vivado_tb_CoraZ7' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/spixy/Documents/College/EE316/EE316P3/EE316P3/master/master.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj vivado_tb_CoraZ7_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/spixy/Documents/College/EE316/EE316P3/EE316P3/master/master.src/Common.vhd" into library work
INFO: [VRFC 10-163] Analyzing VHDL file "/home/spixy/Documents/College/EE316/EE316P3/EE316P3/master/master.src/I2C_Master.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'i2c_master'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/spixy/Documents/College/EE316/EE316P3/EE316P3/master/master.src/PWM.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'pwm'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/spixy/Documents/College/EE316/EE316P3/EE316P3/master/master.src/btn_debounce_toggle.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'btn_debounce_toggle'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/spixy/Documents/College/EE316/EE316P3/EE316P3/master/master.src/clock_gen.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'clock_gen'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/spixy/Documents/College/EE316/EE316P3/EE316P3/master/master.src/i2c_user_adc.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'i2c_user_adc'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/spixy/Documents/College/EE316/EE316P3/EE316P3/master/master.src/i2c_user_lcd.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'i2c_user_lcd'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/spixy/Documents/College/EE316/EE316P3/EE316P3/master/master.src/top_level.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'top_level'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/spixy/Documents/College/EE316/EE316P3/EE316P3/master/master.src/CoraZ7.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'CoraZ7'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/spixy/Documents/College/EE316/EE316P3/EE316P3/master/master.src/vivado_tb_CoraZ7.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'vivado_tb_CoraZ7'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/spixy/Documents/College/EE316/EE316P3/EE316P3/master/master.sim/sim_1/behav/xsim'
xelab -wto bade65d856d84da2aa0cba8b2edf716b --incr --debug typical --relax --mt 8 -L work -L secureip --snapshot vivado_tb_CoraZ7_behav work.vivado_tb_CoraZ7 -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/spixy/XILINX/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto bade65d856d84da2aa0cba8b2edf716b --incr --debug typical --relax --mt 8 -L work -L secureip --snapshot vivado_tb_CoraZ7_behav work.vivado_tb_CoraZ7 -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package work.common
Compiling package ieee.math_real
Compiling architecture logic of entity work.i2c_master [\i2c_master(input_clk=125000000,...]
Compiling architecture behavioral of entity work.i2c_user_lcd [\i2c_user_lcd(bus_clk=100000)\]
Compiling architecture behavioral of entity work.i2c_user_adc [\i2c_user_adc(bus_clk=100000)\]
Compiling architecture behavioral of entity work.pwm [pwm_default]
Compiling architecture behavioral of entity work.clock_gen [clock_gen_default]
Compiling architecture behavioral of entity work.btn_debounce_toggle [btn_debounce_toggle_default]
Compiling architecture behavioral of entity work.top_level [top_level_default]
Compiling architecture behavioral of entity work.CoraZ7 [coraz7_default]
Compiling architecture tb of entity work.vivado_tb_coraz7
Built simulation snapshot vivado_tb_CoraZ7_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/spixy/Documents/College/EE316/EE316P3/EE316P3/master/master.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vivado_tb_CoraZ7_behav -key {Behavioral:sim_1:Functional:vivado_tb_CoraZ7} -tclbatch {vivado_tb_CoraZ7.tcl} -view {/home/spixy/Documents/College/EE316/EE316P3/EE316P3/master/master.sim/sim_1/vivado_tb_CoraZ7_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config /home/spixy/Documents/College/EE316/EE316P3/EE316P3/master/master.sim/sim_1/vivado_tb_CoraZ7_behav.wcfg
source vivado_tb_CoraZ7.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vivado_tb_CoraZ7_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 8332.289 ; gain = 111.043 ; free physical = 1103 ; free virtual = 5352
close_sim
INFO: [Simtcl 6-16] Simulation closed
export_ip_user_files -of_objects  [get_files /home/spixy/Documents/College/EE316/EE316P3/EE316P3/master/master.src/vivado_tb_CoraZ7.vhd] -no_script -reset -force -quiet
remove_files  -fileset sim_1 /home/spixy/Documents/College/EE316/EE316P3/EE316P3/master/master.src/vivado_tb_CoraZ7.vhd
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/spixy/Documents/College/EE316/EE316P3/EE316P3/master/master.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'vivado_tb_CoraZ7' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/spixy/Documents/College/EE316/EE316P3/EE316P3/master/master.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj vivado_tb_CoraZ7_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/spixy/Documents/College/EE316/EE316P3/EE316P3/master/master.sim/sim_1/behav/xsim'
xelab -wto bade65d856d84da2aa0cba8b2edf716b --incr --debug typical --relax --mt 8 -L work -L secureip --snapshot vivado_tb_CoraZ7_behav work.vivado_tb_CoraZ7 -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/spixy/XILINX/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto bade65d856d84da2aa0cba8b2edf716b --incr --debug typical --relax --mt 8 -L work -L secureip --snapshot vivado_tb_CoraZ7_behav work.vivado_tb_CoraZ7 -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/spixy/Documents/College/EE316/EE316P3/EE316P3/master/master.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vivado_tb_CoraZ7_behav -key {Behavioral:sim_1:Functional:vivado_tb_CoraZ7} -tclbatch {vivado_tb_CoraZ7.tcl} -view {/home/spixy/Documents/College/EE316/EE316P3/EE316P3/master/master.sim/sim_1/vivado_tb_CoraZ7_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config /home/spixy/Documents/College/EE316/EE316P3/EE316P3/master/master.sim/sim_1/vivado_tb_CoraZ7_behav.wcfg
source vivado_tb_CoraZ7.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vivado_tb_CoraZ7_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 8350.250 ; gain = 17.961 ; free physical = 1092 ; free virtual = 5341
run 1 ms
run 1 ms
run 1 ms
run 1 ms
run 1 ms
run 1 ms
run 50 ms
run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 8350.250 ; gain = 0.000 ; free physical = 903 ; free virtual = 5344
add_force {/vivado_tb_CoraZ7/btn[1]} -radix hex {1 0ns}
add_force {/vivado_tb_CoraZ7/btn[0]} -radix hex {1 0ns}
run 50 ms
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 8350.250 ; gain = 0.000 ; free physical = 758 ; free virtual = 5291
add_force {/vivado_tb_CoraZ7/btn[1]} -radix hex {0 0ns}
add_force {/vivado_tb_CoraZ7/btn[0]} -radix hex {0 0ns}
run 50 ms
run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 8350.250 ; gain = 0.000 ; free physical = 556 ; free virtual = 5254
run 50 ms
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 8360.254 ; gain = 0.000 ; free physical = 439 ; free virtual = 5210
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project /home/spixy/Documents/College/EE316/EE316P3/EE316P3/master/master.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory '/home/spixy/Documents/root/.Xilinx/Vivado/2019.1/xhub/board_store'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/spixy/XILINX/Vivado/2019.1/data/ip'.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Mar  1 14:25:36 2022] Launched synth_1...
Run output will be captured here: /home/spixy/Documents/College/EE316/EE316P3/EE316P3/master/master.runs/synth_1/runme.log
[Tue Mar  1 14:25:36 2022] Launched impl_1...
Run output will be captured here: /home/spixy/Documents/College/EE316/EE316P3/EE316P3/master/master.runs/impl_1/runme.log
open_hw
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/spixy/Documents/College/EE316/EE316P3/EE316P3/master/master.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'vivado_tb_CoraZ7' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/spixy/Documents/College/EE316/EE316P3/EE316P3/master/master.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj vivado_tb_CoraZ7_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/spixy/Documents/College/EE316/EE316P3/EE316P3/master/master.src/I2C_Master.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'i2c_master'
WARNING: [VRFC 10-471] case choice must be a locally static expression [/home/spixy/Documents/College/EE316/EE316P3/EE316P3/master/master.src/I2C_Master.vhd:97]
WARNING: [VRFC 10-471] case choice must be a locally static expression [/home/spixy/Documents/College/EE316/EE316P3/EE316P3/master/master.src/I2C_Master.vhd:100]
WARNING: [VRFC 10-471] case choice must be a locally static expression [/home/spixy/Documents/College/EE316/EE316P3/EE316P3/master/master.src/I2C_Master.vhd:103]
INFO: [VRFC 10-163] Analyzing VHDL file "/home/spixy/Documents/College/EE316/EE316P3/EE316P3/master/master.src/i2c_user_adc.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'i2c_user_adc'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/spixy/Documents/College/EE316/EE316P3/EE316P3/master/master.src/i2c_user_lcd.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'i2c_user_lcd'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/spixy/Documents/College/EE316/EE316P3/EE316P3/master/master.sim/sim_1/behav/xsim'
xelab -wto bade65d856d84da2aa0cba8b2edf716b --incr --debug typical --relax --mt 8 -L work -L secureip --snapshot vivado_tb_CoraZ7_behav work.vivado_tb_CoraZ7 -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/spixy/XILINX/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto bade65d856d84da2aa0cba8b2edf716b --incr --debug typical --relax --mt 8 -L work -L secureip --snapshot vivado_tb_CoraZ7_behav work.vivado_tb_CoraZ7 -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package work.common
Compiling package ieee.math_real
Compiling architecture logic of entity work.i2c_master [\i2c_master(input_clk=125000000,...]
Compiling architecture behavioral of entity work.i2c_user_lcd [\i2c_user_lcd(bus_clk=100000)\]
Compiling architecture behavioral of entity work.i2c_user_adc [\i2c_user_adc(bus_clk=100000)\]
Compiling architecture behavioral of entity work.pwm [pwm_default]
Compiling architecture behavioral of entity work.clock_gen [clock_gen_default]
Compiling architecture behavioral of entity work.btn_debounce_toggle [btn_debounce_toggle_default]
Compiling architecture behavioral of entity work.top_level [top_level_default]
Compiling architecture behavioral of entity work.CoraZ7 [coraz7_default]
Compiling architecture tb of entity work.vivado_tb_coraz7
Built simulation snapshot vivado_tb_CoraZ7_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/spixy/Documents/College/EE316/EE316P3/EE316P3/master/master.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vivado_tb_CoraZ7_behav -key {Behavioral:sim_1:Functional:vivado_tb_CoraZ7} -tclbatch {vivado_tb_CoraZ7.tcl} -view {/home/spixy/Documents/College/EE316/EE316P3/EE316P3/master/master.sim/sim_1/vivado_tb_CoraZ7_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config /home/spixy/Documents/College/EE316/EE316P3/EE316P3/master/master.sim/sim_1/vivado_tb_CoraZ7_behav.wcfg
source vivado_tb_CoraZ7.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vivado_tb_CoraZ7_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8360.254 ; gain = 0.000 ; free physical = 1670 ; free virtual = 4917
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210370AD5263A
set_property PROGRAM.FILE {/home/spixy/Documents/College/EE316/EE316P3/EE316P3/master/master.runs/impl_1/CoraZ7.bit} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1435] Device xc7z010 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {/home/spixy/Documents/College/EE316/EE316P3/EE316P3/master/master.runs/impl_1/CoraZ7.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210370AD5263A
