#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Tue Jul 11 13:52:19 2023
# Process ID: 8020
# Current directory: C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.runs/synth_1
# Command line: vivado.exe -log delay_test.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source delay_test.tcl
# Log file: C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.runs/synth_1/delay_test.vds
# Journal file: C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.runs/synth_1\vivado.jou
# Running On: LAPTOP-6SVIBHS9, OS: Windows, CPU Frequency: 2419 MHz, CPU Physical cores: 4, Host memory: 16952 MB
#-----------------------------------------------------------
source delay_test.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/utils_1/imports/synth_1/ROB.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/utils_1/imports/synth_1/ROB.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top delay_test -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17356
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'delay_test' [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/Decode_destination_logic.sv:70]
INFO: [Synth 8-9937] previous definition of design element 'delay_test' is here [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/delay_test.sv:43]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1294.242 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'delay_test' [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/Decode_destination_logic.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'delay_test' (0#1) [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/Decode_destination_logic.sv:4]
WARNING: [Synth 8-87] always_comb on 'sorted_reg[0]' did not result in combinational logic [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/Decode_destination_logic.sv:17]
WARNING: [Synth 8-87] always_comb on 'sorted_reg[1]' did not result in combinational logic [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/Decode_destination_logic.sv:17]
WARNING: [Synth 8-87] always_comb on 'sorted_reg[2]' did not result in combinational logic [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/Decode_destination_logic.sv:17]
WARNING: [Synth 8-87] always_comb on 'sorted_reg[3]' did not result in combinational logic [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/Decode_destination_logic.sv:17]
WARNING: [Synth 8-87] always_comb on 'ordering_reg[0]' did not result in combinational logic [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/Decode_destination_logic.sv:18]
WARNING: [Synth 8-87] always_comb on 'ordering_reg[1]' did not result in combinational logic [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/Decode_destination_logic.sv:18]
WARNING: [Synth 8-87] always_comb on 'ordering_reg[2]' did not result in combinational logic [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/Decode_destination_logic.sv:18]
WARNING: [Synth 8-87] always_comb on 'ordering_reg[3]' did not result in combinational logic [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/Decode_destination_logic.sv:18]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1294.242 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1294.242 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1294.242 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6895] The reference checkpoint C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/utils_1/imports/synth_1/ROB.dcp is not suitable for use with incremental synthesis for this design. Please regenerate the checkpoint for this design with -incremental_synth switch in the same Vivado session that synth_design has been run. Synthesis will continue with the default flow
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1294.242 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1294.242 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'sorted_reg[0]' [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/Decode_destination_logic.sv:17]
WARNING: [Synth 8-327] inferring latch for variable 'sorted_reg[1]' [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/Decode_destination_logic.sv:17]
WARNING: [Synth 8-327] inferring latch for variable 'sorted_reg[2]' [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/Decode_destination_logic.sv:17]
WARNING: [Synth 8-327] inferring latch for variable 'sorted_reg[3]' [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/Decode_destination_logic.sv:17]
WARNING: [Synth 8-327] inferring latch for variable 'ordering_reg[0]' [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/Decode_destination_logic.sv:18]
WARNING: [Synth 8-327] inferring latch for variable 'ordering_reg[1]' [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/Decode_destination_logic.sv:18]
WARNING: [Synth 8-327] inferring latch for variable 'ordering_reg[2]' [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/Decode_destination_logic.sv:18]
WARNING: [Synth 8-327] inferring latch for variable 'ordering_reg[3]' [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/Decode_destination_logic.sv:18]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1294.242 ; gain = 0.000
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : 


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---XORs : 
	                3 Bit    Wide XORs := 1     
+---Muxes : 
	   2 Input    5 Bit        Muxes := 6     
	   2 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 1294.242 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 1294.242 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 1294.242 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:27 . Memory (MB): peak = 1294.242 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:27 . Memory (MB): peak = 1294.242 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:27 . Memory (MB): peak = 1294.242 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:27 . Memory (MB): peak = 1294.242 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:27 . Memory (MB): peak = 1294.242 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:27 . Memory (MB): peak = 1294.242 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     1|
|2     |LUT3 |     9|
|3     |LUT4 |     6|
|4     |LUT5 |    10|
|5     |LUT6 |     5|
|6     |LD   |    23|
|7     |LDC  |     1|
|8     |LDCP |     2|
|9     |LDP  |     1|
|10    |IBUF |    24|
|11    |OBUF |    32|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   114|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:27 . Memory (MB): peak = 1294.242 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 2 critical warnings and 17 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:27 . Memory (MB): peak = 1294.242 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:27 . Memory (MB): peak = 1294.242 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1294.242 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 27 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1294.242 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 27 instances were transformed.
  LD => LDCE: 23 instances
  LDC => LDCE: 1 instance 
  LDCP => LDCP (GND, LDCE, LUT3(x2), VCC): 2 instances
  LDP => LDPE: 1 instance 

Synth Design complete, checksum: a8027230
INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 17 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:29 . Memory (MB): peak = 1294.242 ; gain = 0.000
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.runs/synth_1/delay_test.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file delay_test_utilization_synth.rpt -pb delay_test_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jul 11 13:52:53 2023...
