# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do Systolic_array_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/IIT\ BOMBAY/M.Tech\ Projects/Systolic\ Array {D:/IIT BOMBAY/M.Tech Projects/Systolic Array/Systolic_array.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:46:53 on Jul 24,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/IIT BOMBAY/M.Tech Projects/Systolic Array" D:/IIT BOMBAY/M.Tech Projects/Systolic Array/Systolic_array.v 
# -- Compiling module Systolic_array
# -- Compiling module PE
# 
# Top level modules:
# 	Systolic_array
# End time: 23:46:53 on Jul 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/IIT\ BOMBAY/M.Tech\ Projects/Systolic\ Array {D:/IIT BOMBAY/M.Tech Projects/Systolic Array/Tb_Systolic_array.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:46:53 on Jul 24,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/IIT BOMBAY/M.Tech Projects/Systolic Array" D:/IIT BOMBAY/M.Tech Projects/Systolic Array/Tb_Systolic_array.v 
# -- Compiling module Tb_Systolic_array
# 
# Top level modules:
# 	Tb_Systolic_array
# End time: 23:46:53 on Jul 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  Tb_Systolic_array
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" Tb_Systolic_array 
# Start time: 23:46:53 on Jul 24,2022
# Loading work.Tb_Systolic_array
# Loading work.Systolic_array
# Loading work.PE
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : D:/IIT BOMBAY/M.Tech Projects/Systolic Array/Tb_Systolic_array.v(66)
#    Time: 165 ps  Iteration: 0  Instance: /Tb_Systolic_array
# Break in Module Tb_Systolic_array at D:/IIT BOMBAY/M.Tech Projects/Systolic Array/Tb_Systolic_array.v line 66
# End time: 23:49:40 on Jul 24,2022, Elapsed time: 0:02:47
# Errors: 0, Warnings: 0
