# FMA16
Floating point multiply and add using first C, then will create a SystemVerilog version. 
graph TD;
  A-->B;
  A-->C;
  B-->D;
  C-->D;