INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado3/ROM/ROM.srcs/sources_1/new/rom_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado3/ROM/ROM.srcs/sim_1/new/rom_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado3/ROM/ROM.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
