library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;


entity 16BinToBCD is
    port (
        binIn : in std_logic_vector(15 downto 0);
        bcd2  : out std_logic_vector(3 downto 0);
        bcd1  : out std_logic_vector(3 downto 0);
        bcd0  : out std_logic_vector(3 downto 0)
        
    );
end entity 16BinToBCD;


architecture Behavioral of 16BinToBCD is

    signal 

begin

    b_dez <=  to_unsigned(10,4);
    b_in <= to_unsigned(binIn,4);
    b_int <= b_in / b_dez
    b_rem <= b_in rem b_dez




    bcd1 <= std_logic_vector(b_int);
    bcd0 <= std_logic_vector(b_rem);
end Behavioral ; -- Behavioral