// Seed: 3173920329
module module_0 (
    input wor id_0,
    input wire id_1,
    input wire id_2,
    output tri0 id_3,
    input supply1 id_4,
    output supply0 id_5,
    input supply1 id_6,
    input wand id_7,
    input supply0 id_8
);
  assign id_5 = id_1;
  assign module_1.type_0 = 0;
  id_10(
      (1)
  );
  always id_3++;
endmodule
module module_1 (
    input  tri0  id_0,
    output wire  id_1,
    input  tri   id_2,
    output tri1  id_3,
    output uwire id_4,
    \id_10 ,
    output wor   id_5,
    input  tri0  id_6,
    input  tri   id_7,
    input  tri0  id_8
);
  wand id_11, id_12;
  assign id_11 = (-1);
  module_0 modCall_1 (
      id_7,
      \id_10 ,
      id_7,
      id_4,
      id_0,
      id_4,
      id_2,
      id_6,
      id_11
  );
  assign id_3   = id_2;
  assign \id_10 = (id_7);
  uwire id_13 = \id_10 , id_14;
  assign id_1  = -1'h0;
  assign id_11 = id_14;
  id_15(
      .id_0(id_8),
      .id_1(-1),
      .id_2(id_8),
      .id_3(""),
      .id_4(-1),
      .id_5(id_11 + -1),
      .id_6(id_4),
      .id_7(id_11),
      .id_8({1{id_12}} + 1),
      .id_9(),
      .id_10((id_8)),
      .id_11(id_3),
      .id_12(-1),
      .id_13(id_13),
      .id_14(id_11),
      .id_15(\id_10 )
  );
endmodule
