vhdl clock_generator_v4_03_a C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\clock_generator_v4_03_a/hdl/vhdl/dcm_module.vhd
vhdl clock_generator_v4_03_a C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\clock_generator_v4_03_a/hdl/vhdl/pll_module.vhd
vhdl clock_generator_v4_03_a C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\clock_generator_v4_03_a/hdl/vhdl/mmcm_module.vhd
vhdl clock_generator_v4_03_a C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\clock_generator_v4_03_a/hdl/vhdl/plle2_module.vhd
VHDL clock_generator_0_v4_03_a D:\Documents\Projects\Pipistrello_v2.0\Pipistrello_dvi565_doom_opl2_new\mb_system\hdl\elaborate\clock_generator_0_v4_03_a/hdl/vhdl/clock_generator.vhd
vhdl work ../hdl/mb_system_clock_generator_0_wrapper.vhd
