{"vcs1":{"timestamp_begin":1732442169.067597205, "rt":2.29, "ut":1.20, "st":0.32}}
{"vcselab":{"timestamp_begin":1732442171.435106591, "rt":1.24, "ut":0.28, "st":0.19}}
{"link":{"timestamp_begin":1732442172.747550201, "rt":0.36, "ut":0.15, "st":0.18}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1732442168.432292656}
{"VCS_COMP_START_TIME": 1732442168.432292656}
{"VCS_COMP_END_TIME": 1732442174.735910985}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.sv -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NONE +notimingchecks"}
{"vcs1": {"peak_mem": 343720}}
{"stitch_vcselab": {"peak_mem": 231544}}
