Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2013.3 (win64) Build 329390 Wed Oct 16 18:37:02 MDT 2013
| Date             : Sun Oct 19 21:48:13 2014
| Host             : vvs running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file v6pcieDMA_power_routed.rpt -pb v6pcieDMA_power_summary_routed.pb
| Design           : v6pcieDMA
| Device           : xc7a200tfbg676-2
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-----------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 1.269 |
| Dynamic (W)              | 1.096 |
| Device Static (W)        | 0.173 |
| Total Off-Chip Power (W) | 0.000 |
| Effective TJA (C/W)      | 1.9   |
| Max Ambient (C)          | 82.6  |
| Junction Temperature (C) | 27.4  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.096 |        4 |       --- |             --- |
| Slice Logic             |     0.023 |    15424 |       --- |             --- |
|   LUT as Logic          |     0.017 |     6114 |    133800 |            4.57 |
|   Others                |     0.003 |      302 |       --- |             --- |
|   Register              |     0.002 |     7284 |    267600 |            2.72 |
|   CARRY4                |     0.001 |      334 |     33450 |            1.00 |
|   LUT as Shift Register |    <0.001 |      166 |     46200 |            0.36 |
|   F7/F8 Muxes           |    <0.001 |       73 |    133800 |            0.05 |
| Signals                 |     0.057 |    12064 |       --- |             --- |
| Block RAM               |     0.041 |       66 |       365 |           18.08 |
| MMCM                    |     0.107 |        1 |        10 |           10.00 |
| PCIE                    |     0.058 |        1 |         1 |          100.00 |
| I/O                     |     0.038 |       51 |       400 |           12.75 |
| GTP                     |     0.676 |        4 |       --- |             --- |
| Static Power            |     0.173 |          |           |                 |
| Total                   |     1.269 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.394 |       0.361 |      0.033 |
| Vccaux    |       1.800 |     0.103 |       0.073 |      0.031 |
| Vcco33    |       3.300 |     0.008 |       0.003 |      0.005 |
| Vcco25    |       2.500 |     0.005 |       0.000 |      0.005 |
| Vcco18    |       1.800 |     0.005 |       0.000 |      0.005 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       0.000 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.005 |       0.003 |      0.001 |
| MGTAVcc   |       1.000 |     0.300 |       0.297 |      0.003 |
| MGTAVtt   |       1.200 |     0.250 |       0.245 |      0.005 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is completely routed                            |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                          | Domain                                                                                         | Constraint (ns) |
+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+-----------------+
| adc_clk_in_n                                                                                   | adc_clk_in_n                                                                                   |             8.0 |
| adc_clk_in_p                                                                                   | adc_clk_in_p                                                                                   |             8.0 |
| pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz | pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz |            10.0 |
| sys_clk_c                                                                                      | sys_clk                                                                                        |            10.0 |
+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------------------------------------+-----------+
| Name                                                                         | Power (W) |
+------------------------------------------------------------------------------+-----------+
| v6pcieDMA                                                                    |     1.096 |
|   LoopBack_FIFO_Off.queue_buffer0                                            |     0.018 |
|     U0_B2H                                                                   |     0.017 |
|       U0                                                                     |     0.017 |
|         inst_fifo_gen                                                        |     0.017 |
|           gconvfifo.rf                                                       |     0.017 |
|             grf.rf                                                           |     0.017 |
|               gntv_or_sync_fifo.gcx.clkx                                     |     0.004 |
|                 gsync_stage[1].rd_stg_inst                                   |    <0.001 |
|                 gsync_stage[1].wr_stg_inst                                   |    <0.001 |
|                 gsync_stage[2].rd_stg_inst                                   |     0.001 |
|                 gsync_stage[2].wr_stg_inst                                   |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                       |     0.002 |
|                 gras.gpe.rdpe                                                |    <0.001 |
|                 gras.grdc1.rdc                                               |    <0.001 |
|                 gras.rsts                                                    |    <0.001 |
|                   c0                                                         |    <0.001 |
|                   c1                                                         |    <0.001 |
|                 grhf.rhf                                                     |    <0.001 |
|                 rpntr                                                        |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                       |     0.001 |
|                 gwas.wsts                                                    |    <0.001 |
|                   c1                                                         |    <0.001 |
|                   c2                                                         |    <0.001 |
|                 wpntr                                                        |     0.001 |
|               gntv_or_sync_fifo.mem                                          |     0.010 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                     |     0.010 |
|                   inst_blk_mem_gen                                           |     0.010 |
|                     gnativebmg.native_blk_mem_gen                            |     0.010 |
|                       valid.cstr                                             |     0.010 |
|                         has_mux_b.B                                          |     0.004 |
|                         ramloop[0].ram.r                                     |    <0.001 |
|                           v6_noinit.ram                                      |    <0.001 |
|                         ramloop[10].ram.r                                    |    <0.001 |
|                           v6_noinit.ram                                      |    <0.001 |
|                         ramloop[11].ram.r                                    |    <0.001 |
|                           v6_noinit.ram                                      |    <0.001 |
|                         ramloop[12].ram.r                                    |    <0.001 |
|                           v6_noinit.ram                                      |    <0.001 |
|                         ramloop[13].ram.r                                    |    <0.001 |
|                           v6_noinit.ram                                      |    <0.001 |
|                         ramloop[14].ram.r                                    |    <0.001 |
|                           v6_noinit.ram                                      |    <0.001 |
|                         ramloop[15].ram.r                                    |    <0.001 |
|                           v6_noinit.ram                                      |    <0.001 |
|                         ramloop[16].ram.r                                    |    <0.001 |
|                           v6_noinit.ram                                      |    <0.001 |
|                         ramloop[17].ram.r                                    |    <0.001 |
|                           v6_noinit.ram                                      |    <0.001 |
|                         ramloop[18].ram.r                                    |    <0.001 |
|                           v6_noinit.ram                                      |    <0.001 |
|                         ramloop[19].ram.r                                    |    <0.001 |
|                           v6_noinit.ram                                      |    <0.001 |
|                         ramloop[1].ram.r                                     |    <0.001 |
|                           v6_noinit.ram                                      |    <0.001 |
|                         ramloop[20].ram.r                                    |    <0.001 |
|                           v6_noinit.ram                                      |    <0.001 |
|                         ramloop[21].ram.r                                    |    <0.001 |
|                           v6_noinit.ram                                      |    <0.001 |
|                         ramloop[22].ram.r                                    |    <0.001 |
|                           v6_noinit.ram                                      |    <0.001 |
|                         ramloop[23].ram.r                                    |    <0.001 |
|                           v6_noinit.ram                                      |    <0.001 |
|                         ramloop[24].ram.r                                    |    <0.001 |
|                           v6_noinit.ram                                      |    <0.001 |
|                         ramloop[25].ram.r                                    |    <0.001 |
|                           v6_noinit.ram                                      |    <0.001 |
|                         ramloop[26].ram.r                                    |    <0.001 |
|                           v6_noinit.ram                                      |    <0.001 |
|                         ramloop[27].ram.r                                    |    <0.001 |
|                           v6_noinit.ram                                      |    <0.001 |
|                         ramloop[28].ram.r                                    |    <0.001 |
|                           v6_noinit.ram                                      |    <0.001 |
|                         ramloop[29].ram.r                                    |    <0.001 |
|                           v6_noinit.ram                                      |    <0.001 |
|                         ramloop[2].ram.r                                     |    <0.001 |
|                           v6_noinit.ram                                      |    <0.001 |
|                         ramloop[30].ram.r                                    |    <0.001 |
|                           v6_noinit.ram                                      |    <0.001 |
|                         ramloop[31].ram.r                                    |    <0.001 |
|                           v6_noinit.ram                                      |    <0.001 |
|                         ramloop[32].ram.r                                    |    <0.001 |
|                           v6_noinit.ram                                      |    <0.001 |
|                         ramloop[33].ram.r                                    |    <0.001 |
|                           v6_noinit.ram                                      |    <0.001 |
|                         ramloop[34].ram.r                                    |    <0.001 |
|                           v6_noinit.ram                                      |    <0.001 |
|                         ramloop[35].ram.r                                    |    <0.001 |
|                           v6_noinit.ram                                      |    <0.001 |
|                         ramloop[36].ram.r                                    |    <0.001 |
|                           v6_noinit.ram                                      |    <0.001 |
|                         ramloop[37].ram.r                                    |    <0.001 |
|                           v6_noinit.ram                                      |    <0.001 |
|                         ramloop[38].ram.r                                    |    <0.001 |
|                           v6_noinit.ram                                      |    <0.001 |
|                         ramloop[39].ram.r                                    |    <0.001 |
|                           v6_noinit.ram                                      |    <0.001 |
|                         ramloop[3].ram.r                                     |    <0.001 |
|                           v6_noinit.ram                                      |    <0.001 |
|                         ramloop[40].ram.r                                    |    <0.001 |
|                           v6_noinit.ram                                      |    <0.001 |
|                         ramloop[41].ram.r                                    |    <0.001 |
|                           v6_noinit.ram                                      |    <0.001 |
|                         ramloop[42].ram.r                                    |    <0.001 |
|                           v6_noinit.ram                                      |    <0.001 |
|                         ramloop[43].ram.r                                    |    <0.001 |
|                           v6_noinit.ram                                      |    <0.001 |
|                         ramloop[44].ram.r                                    |    <0.001 |
|                           v6_noinit.ram                                      |    <0.001 |
|                         ramloop[45].ram.r                                    |    <0.001 |
|                           v6_noinit.ram                                      |    <0.001 |
|                         ramloop[46].ram.r                                    |    <0.001 |
|                           v6_noinit.ram                                      |    <0.001 |
|                         ramloop[47].ram.r                                    |    <0.001 |
|                           v6_noinit.ram                                      |    <0.001 |
|                         ramloop[48].ram.r                                    |    <0.001 |
|                           v6_noinit.ram                                      |    <0.001 |
|                         ramloop[49].ram.r                                    |    <0.001 |
|                           v6_noinit.ram                                      |    <0.001 |
|                         ramloop[4].ram.r                                     |    <0.001 |
|                           v6_noinit.ram                                      |    <0.001 |
|                         ramloop[50].ram.r                                    |    <0.001 |
|                           v6_noinit.ram                                      |    <0.001 |
|                         ramloop[51].ram.r                                    |    <0.001 |
|                           v6_noinit.ram                                      |    <0.001 |
|                         ramloop[52].ram.r                                    |    <0.001 |
|                           v6_noinit.ram                                      |    <0.001 |
|                         ramloop[53].ram.r                                    |    <0.001 |
|                           v6_noinit.ram                                      |    <0.001 |
|                         ramloop[54].ram.r                                    |    <0.001 |
|                           v6_noinit.ram                                      |    <0.001 |
|                         ramloop[55].ram.r                                    |    <0.001 |
|                           v6_noinit.ram                                      |    <0.001 |
|                         ramloop[56].ram.r                                    |    <0.001 |
|                           v6_noinit.ram                                      |    <0.001 |
|                         ramloop[5].ram.r                                     |    <0.001 |
|                           v6_noinit.ram                                      |    <0.001 |
|                         ramloop[6].ram.r                                     |    <0.001 |
|                           v6_noinit.ram                                      |    <0.001 |
|                         ramloop[7].ram.r                                     |    <0.001 |
|                           v6_noinit.ram                                      |    <0.001 |
|                         ramloop[8].ram.r                                     |    <0.001 |
|                           v6_noinit.ram                                      |    <0.001 |
|                         ramloop[9].ram.r                                     |    <0.001 |
|                           v6_noinit.ram                                      |    <0.001 |
|               rstblk                                                         |    <0.001 |
|   ad9467_1                                                                   |     0.060 |
|   pcie_axi_trn_bridge_i                                                      |     0.915 |
|     v7_pcie_i                                                                |     0.915 |
|       gt_top_i                                                               |     0.806 |
|         gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst                     |    <0.001 |
|         gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst                     |    <0.001 |
|         gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst                     |    <0.001 |
|         gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst                     |    <0.001 |
|         pipe_wrapper_i                                                       |     0.804 |
|           gtp_pipe_reset.gtp_pipe_reset_i                                    |     0.002 |
|           pipe_clock_int.pipe_clock_i                                        |     0.108 |
|           pipe_lane[0].gt_wrapper_i                                          |     0.169 |
|           pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i                           |     0.001 |
|           pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i                         |    <0.001 |
|           pipe_lane[0].pipe_eq.pipe_eq_i                                     |     0.000 |
|           pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i |     0.001 |
|             qpll_drp_i                                                       |     0.001 |
|             qpll_wrapper_i                                                   |    <0.001 |
|           pipe_lane[0].pipe_sync_i                                           |    <0.001 |
|           pipe_lane[0].pipe_user_i                                           |     0.001 |
|           pipe_lane[1].gt_wrapper_i                                          |     0.169 |
|           pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i                           |     0.001 |
|           pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i                         |    <0.001 |
|           pipe_lane[1].pipe_eq.pipe_eq_i                                     |     0.000 |
|           pipe_lane[1].pipe_sync_i                                           |    <0.001 |
|           pipe_lane[1].pipe_user_i                                           |     0.001 |
|           pipe_lane[2].gt_wrapper_i                                          |     0.169 |
|           pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i                           |     0.001 |
|           pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i                         |    <0.001 |
|           pipe_lane[2].pipe_eq.pipe_eq_i                                     |     0.000 |
|           pipe_lane[2].pipe_sync_i                                           |    <0.001 |
|           pipe_lane[2].pipe_user_i                                           |     0.002 |
|           pipe_lane[3].gt_wrapper_i                                          |     0.169 |
|           pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i                           |     0.001 |
|           pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i                         |    <0.001 |
|           pipe_lane[3].pipe_eq.pipe_eq_i                                     |     0.000 |
|           pipe_lane[3].pipe_sync_i                                           |    <0.001 |
|           pipe_lane[3].pipe_user_i                                           |     0.001 |
|           qpll_reset.qpll_reset_i                                            |    <0.001 |
|       pcie_top_i                                                             |     0.108 |
|         axi_basic_top_i                                                      |     0.004 |
|           rx_inst                                                            |     0.003 |
|             rx_null_gen_inst                                                 |    <0.001 |
|             rx_pipeline_inst                                                 |     0.002 |
|           tx_inst                                                            |     0.001 |
|             tx_pipeline_inst                                                 |    <0.001 |
|             xhdl12.tx_thrl_ctl_inst                                          |    <0.001 |
|         pcie_7x_i                                                            |     0.104 |
|           pcie_bram_top                                                      |     0.042 |
|             pcie_brams_rx                                                    |     0.021 |
|               brams[0].ram                                                   |     0.005 |
|                 use_tdp.ramb36                                               |     0.005 |
|               brams[1].ram                                                   |     0.005 |
|                 use_tdp.ramb36                                               |     0.005 |
|               brams[2].ram                                                   |     0.005 |
|                 use_tdp.ramb36                                               |     0.005 |
|               brams[3].ram                                                   |     0.005 |
|                 use_tdp.ramb36                                               |     0.005 |
|             pcie_brams_tx                                                    |     0.021 |
|               brams[0].ram                                                   |     0.005 |
|                 use_tdp.ramb36                                               |     0.005 |
|               brams[1].ram                                                   |     0.005 |
|                 use_tdp.ramb36                                               |     0.005 |
|               brams[2].ram                                                   |     0.005 |
|                 use_tdp.ramb36                                               |     0.005 |
|               brams[3].ram                                                   |     0.005 |
|                 use_tdp.ramb36                                               |     0.005 |
|   theTlpControl                                                              |     0.092 |
|     Memory_Space                                                             |     0.026 |
|     rx_Itf                                                                   |     0.047 |
|       CplD_Channel                                                           |     0.004 |
|       Downstream_DMA_Engine                                                  |     0.013 |
|         DMA_DSP_Buffer                                                       |     0.003 |
|           U0                                                                 |     0.003 |
|             inst_fifo_gen                                                    |     0.003 |
|               gconvfifo.rf                                                   |     0.003 |
|                 grf.rf                                                       |     0.003 |
|                   gntv_or_sync_fifo.gl1.lsshft                               |    <0.001 |
|                     c0                                                       |    <0.001 |
|                     c1                                                       |    <0.001 |
|                     crd                                                      |    <0.001 |
|                     gpf.wrpf                                                 |    <0.001 |
|                     rsts                                                     |    <0.001 |
|                     wsts                                                     |    <0.001 |
|                   gntv_or_sync_fifo.mem                                      |     0.002 |
|                     gsm.sm                                                   |     0.002 |
|                       gsm1.sm1                                               |     0.001 |
|                   rstblk                                                     |    <0.001 |
|         ds_DMA_Calculation                                                   |     0.006 |
|         ds_DMA_StateMachine                                                  |     0.003 |
|       Intrpt_Handle                                                          |     0.002 |
|       MRd_Channel                                                            |     0.008 |
|         pioCplD_Buffer                                                       |     0.003 |
|           U0                                                                 |     0.003 |
|             inst_fifo_gen                                                    |     0.003 |
|               gconvfifo.rf                                                   |     0.003 |
|                 grf.rf                                                       |     0.003 |
|                   gntv_or_sync_fifo.gl1.lsshft                               |    <0.001 |
|                     c0                                                       |    <0.001 |
|                     c1                                                       |    <0.001 |
|                     crd                                                      |    <0.001 |
|                     gpf.wrpf                                                 |    <0.001 |
|                     rsts                                                     |    <0.001 |
|                     wsts                                                     |    <0.001 |
|                   gntv_or_sync_fifo.mem                                      |     0.002 |
|                     gsm.sm                                                   |     0.002 |
|                       gsm1.sm1                                               |     0.001 |
|                   rstblk                                                     |    <0.001 |
|       MWr_Channel                                                            |     0.001 |
|       Rx_Input_Delays                                                        |     0.002 |
|       Upstream_DMA_Engine                                                    |     0.017 |
|         US_TLP_Buffer                                                        |     0.003 |
|           U0                                                                 |     0.003 |
|             inst_fifo_gen                                                    |     0.003 |
|               gconvfifo.rf                                                   |     0.003 |
|                 grf.rf                                                       |     0.003 |
|                   gntv_or_sync_fifo.gl1.lsshft                               |    <0.001 |
|                     c0                                                       |    <0.001 |
|                     c1                                                       |    <0.001 |
|                     crd                                                      |    <0.001 |
|                     gpe.rdpe                                                 |    <0.001 |
|                     gpf.wrpf                                                 |    <0.001 |
|                     rsts                                                     |    <0.001 |
|                     wsts                                                     |    <0.001 |
|                   gntv_or_sync_fifo.mem                                      |     0.003 |
|                     gsm.sm                                                   |     0.003 |
|                       gsm1.sm1                                               |     0.001 |
|                   rstblk                                                     |    <0.001 |
|         us_DMA_Calculation                                                   |     0.008 |
|         us_DMA_StateMachine                                                  |     0.003 |
|     tx_Itf                                                                   |     0.017 |
|       ABB_Tx_MBuffer                                                         |    <0.001 |
|         U0                                                                   |    <0.001 |
|           inst_fifo_gen                                                      |    <0.001 |
|             gconvfifo.rf                                                     |    <0.001 |
|               gbi.bi                                                         |    <0.001 |
|                 rstbt                                                        |    <0.001 |
|                 v7_bi_fifo.fblk                                              |    <0.001 |
|                   gextw[1].gnll_fifo.inst_extd                               |    <0.001 |
|                     gonep.inst_prim                                          |    <0.001 |
|       ABB_Tx_MReader                                                         |     0.007 |
|       O_Arbitration                                                          |    <0.001 |
+------------------------------------------------------------------------------+-----------+


