# Code auto-generated at Fri Mar 27 10:28:31 2015
# Author: lchu
# Registrer info database
bcwDb = {0: {0: [{'comment': u'', 'dut_probe': u'0,1', 'name': u'rtt_nom', 'bit_len': 3, 'default': 0, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'yes'}], 1: [{'comment': u'', 'dut_probe': u'1', 'name': u'rtt_wr', 'bit_len': 3, 'default': 0, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'yes'}], 2: [{'comment': u'', 'dut_probe': u'1', 'name': u'rtt_park', 'bit_len': 3, 'default': 0, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'yes'}], 3: [{'comment': u'Host Interface DQ/DQS Output Driver Impedance control', 'dut_probe': u'1', 'name': u'dq_dqs_drv', 'bit_len': 3, 'default': 0, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'yes'}, {'comment': u'Host interface DQ/DQS drivers disable', 'dut_probe': u'1', 'name': u'dq_dqs_drv_enb', 'bit_len': 1, 'default': 0, 'bit_start': 3, 'attrib': u'RW', 'is_context': u'no'}], 4: [{'comment': u'MDQ/MDQS ODT strength\n000:disable ', 'dut_probe': u'1', 'name': u'mdq_mdqs_odt', 'bit_len': 3, 'default': 0, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'yes'}], 5: [{'comment': u'MDQ/MDQS output driver impedance control', 'dut_probe': u'1', 'name': u'mdq_mdqs_out_drv', 'bit_len': 3, 'default': 0, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'yes'}, {'comment': u'MDQ/MDQS drive disable', 'dut_probe': u'1', 'name': u'mdq_mdqs_drv_enb', 'bit_len': 1, 'default': 0, 'bit_start': 3, 'attrib': u'RW', 'is_context': u'no'}], 6: [{'comment': u'CMD0: Reset DLL\nCMD1: ZQCL\nCMD2: ZQCS\nCMD3: Clear Error Status\nCMD4: Soft Reset', 'dut_probe': u'3', 'name': u'cmd_space_ctrl', 'bit_len': 4, 'default': 0, 'bit_start': 0, 'attrib': u'WO', 'is_context': u'no'}], 7: [{'comment': u'Package rank0 present (or selected for Write Leveling)  0:Present', 'dut_probe': u'1', 'name': u'rank0_present_n', 'bit_len': 1, 'default': 0, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'no'}, {'comment': u'Package rank1 present (or selected for Write Leveling)  0:Present', 'dut_probe': u'1', 'name': u'rank1_present_n', 'bit_len': 1, 'default': 0, 'bit_start': 1, 'attrib': u'RW', 'is_context': u'no'}, {'comment': u'Package rank2 present (or selected for Write Leveling)  0:Present', 'dut_probe': u'1', 'name': u'rank2_present_n', 'bit_len': 1, 'default': 0, 'bit_start': 2, 'attrib': u'RW', 'is_context': u'no'}, {'comment': u'Package rank3 present (or selected for Write Leveling)  0:Present', 'dut_probe': u'1', 'name': u'rank3_present_n', 'bit_len': 1, 'default': 0, 'bit_start': 3, 'attrib': u'RW', 'is_context': u'no'}], 8: [{'comment': u'Package Rank selected for Write Leveling', 'dut_probe': u'0,1', 'name': u'rank_selection', 'bit_len': 2, 'default': 0, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'no'}, {'comment': u'reserved', 'dut_probe': u'0', 'name': u'f0bc08_32', 'bit_len': 2, 'default': 0, 'bit_start': 2, 'attrib': u'RW', 'is_context': u'no'}], 9: [{'comment': u'reserved', 'dut_probe': u'0', 'name': u'f0bc09_10', 'bit_len': 2, 'default': 0, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'no'}, {'comment': u'CKE power down with ODT on/off\n0: with ODT On   1:with ODT Off', 'dut_probe': u'0', 'name': u'cke_pwdn_mode_n', 'bit_len': 1, 'default': 0, 'bit_start': 2, 'attrib': u'RW', 'is_context': u'no'}, {'comment': u'CKE Power Down Mode Enable', 'dut_probe': u'0', 'name': u'cke_pwdn_en', 'bit_len': 1, 'default': 0, 'bit_start': 3, 'attrib': u'RW', 'is_context': u'no'}], 10: [{'comment': u'RDIMM operating speed', 'dut_probe': u'0,1', 'name': u'rdimm_op_speed', 'bit_len': 3, 'default': 0, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'no'}, {'comment': u'Context for operation training', 'dut_probe': u'0,1', 'name': u'context_4_op_tran', 'bit_len': 1, 'default': 0, 'bit_start': 3, 'attrib': u'RW', 'is_context': u'no'}], 11: [{'comment': u'Buffer VDD Operating Voltage', 'dut_probe': u'1', 'name': u'op_voltage', 'bit_len': 1, 'default': 0, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'no'}, {'comment': u'Host slew-rate control', 'dut_probe': u'1', 'name': u'h_slew_rate_ctrl', 'bit_len': 2, 'default': 0, 'bit_start': 2, 'attrib': u'RW', 'is_context': u'no'}, {'comment': u'reserved', 'dut_probe': u'1', 'name': u'f0bc0b_1', 'bit_len': 1, 'default': 0, 'bit_start': 1, 'attrib': u'RW', 'is_context': u'no'}], 12: [{'comment': u'Buffer training mode\n0: normal\n1: MREP\n4: DWL\n5: HWL\n6: MRD\n7: MWD\n8: HIW', 'dut_probe': u'0,1', 'name': u'tran_mode', 'bit_len': 4, 'default': 0, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'no'}], 13: [{'comment': u'reserved', 'dut_probe': u'0', 'name': u'f0bc0d', 'bit_len': 4, 'default': 0, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'no'}], 14: [{'comment': u'Parity Checking Enable', 'dut_probe': u'0', 'name': u'parity_check_en', 'bit_len': 1, 'default': 0, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'no'}, {'comment': u'Protocol Checking Enable', 'dut_probe': u'0', 'name': u'protocol_check_en', 'bit_len': 1, 'default': 0, 'bit_start': 1, 'attrib': u'RW', 'is_context': u'no'}, {'comment': u'ALERT_n stays asserted until error is cleared or with fixed width\n0: until error is cleared\n1: with fixed width', 'dut_probe': u'0', 'name': u'alert_assert', 'bit_len': 1, 'default': 0, 'bit_start': 2, 'attrib': u'RW', 'is_context': u'no'}, {'comment': u'ALERT_n re-enable', 'dut_probe': u'0', 'name': u'alert_re_en', 'bit_len': 1, 'default': 0, 'bit_start': 3, 'attrib': u'RW', 'is_context': u'no'}], 15: [{'comment': u'Parity Error bit', 'dut_probe': u'0', 'name': u'parity_err_flag', 'bit_len': 1, 'default': 0, 'bit_start': 0, 'attrib': u'RO', 'is_context': u'no'}, {'comment': u'Sequence Error bit', 'dut_probe': u'0', 'name': u'sequence_err_flag', 'bit_len': 1, 'default': 0, 'bit_start': 1, 'attrib': u'RO', 'is_context': u'no'}, {'comment': u'>1 Errors', 'dut_probe': u'0', 'name': u'err_gt1', 'bit_len': 1, 'default': 0, 'bit_start': 2, 'attrib': u'RO', 'is_context': u'no'}, {'comment': u'Pass/Fail information from 64-bit data comparator\n0: fail\n1: pass', 'dut_probe': u'0', 'name': u'cal_comp_pass', 'bit_len': 1, 'default': 1, 'bit_start': 3, 'attrib': u'RWC', 'is_context': u'no'}], 144: [{'comment': u'Phase control between upper nibble MDQ and MDQS during write transactions in steps of (1/64)*tck', 'dut_probe': u'1', 'name': u'rank0_mdq_mdqs1_wr_dly', 'bit_len': 5, 'default': 0, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'yes'}], 32: [{'comment': u'DRAM interface receive enable timing phase control in steps of (1/64)*tck on lower nibble', 'dut_probe': u'1', 'name': u'rank0_mdqs0_rd_phase', 'bit_len': 6, 'default': 0, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'yes'}], 176: [{'comment': u'Upper nibble adelay MDQS write leveling timing by  (1/64)*tck', 'dut_probe': u'1', 'name': u'rank0_mdqs1_wr_lvl_phase', 'bit_len': 6, 'default': 0, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'yes'}], 64: [{'comment': u'Lower nibble MDQS delay control during read transactions in steps of (1/64)*tck', 'dut_probe': u'1', 'name': u'rank0_mdqs0_rd_dly', 'bit_len': 5, 'default': 0, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'yes'}], 240: [{'comment': u'Lower nibble additional cycles of MDQS write leveling delay cycle', 'dut_probe': u'1', 'name': u'rank2_mdqs0_wr_lvl_dly_cyc', 'bit_len': 3, 'default': 0, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'yes'}, {'comment': u'Upper nibble additional cycles of MDQS write leveling delay cycle', 'dut_probe': u'1', 'name': u'rank2_mdqs1_wr_lvl_dly_cyc', 'bit_len': 3, 'default': 0, 'bit_start': 4, 'attrib': u'RW', 'is_context': u'yes'}], 48: [{'comment': u'DRAM interface receive enable timing phase control in steps of (1/64)*tck on upper nibble', 'dut_probe': u'1', 'name': u'rank0_mdqs1_rd_phase', 'bit_len': 6, 'default': 0, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'yes'}], 128: [{'comment': u'Phase control between lower nibble MDQ and MDQS during write transactions in steps of (1/64)*tck', 'dut_probe': u'1', 'name': u'rank0_mdq_mdqs0_wr_dly', 'bit_len': 5, 'default': 0, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'yes'}], 192: [{'comment': u'Additional cycles of DRAM interface receive enable delay on lower nibble', 'dut_probe': u'1', 'name': u'rank0_mdqs0_rd_dly_cyc', 'bit_len': 3, 'default': 0, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'yes'}, {'comment': u'Additional cycles of DRAM interface receive enable delay on upper nibble', 'dut_probe': u'1', 'name': u'rank0_mdqs1_rd_dly_cyc', 'bit_len': 3, 'default': 0, 'bit_start': 4, 'attrib': u'RW', 'is_context': u'yes'}], 160: [{'comment': u'Lower nibble delay MDQS write leveling timing by  (1/64)*tck', 'dut_probe': u'1', 'name': u'rank0_mdqs0_wr_lvl_phase', 'bit_len': 6, 'default': 0, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'yes'}], 96: [{'comment': u'IDT proposed Frequency Training Control Word for fine granularity', 'dut_probe': u'1', 'name': u'freq_trn', 'bit_len': 7, 'default': 0, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'no'}], 80: [{'comment': u'Upper nibble MDQS delay control during read transactions in steps of (1/64)*tck', 'dut_probe': u'1', 'name': u'rank0_mdqs1_rd_dly', 'bit_len': 5, 'default': 0, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'yes'}], 224: [{'comment': u'Additional cycles of DRAM interface receive enable delay on lower nibble', 'dut_probe': u'1', 'name': u'rank2_mdqs0_rd_dly_cyc', 'bit_len': 3, 'default': 0, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'yes'}, {'comment': u'Additional cycles of DRAM interface receive enable delay on upper nibble', 'dut_probe': u'1', 'name': u'rank2_mdqs1_rd_dly_cyc', 'bit_len': 3, 'default': 0, 'bit_start': 4, 'attrib': u'RW', 'is_context': u'yes'}], 208: [{'comment': u'Lower nibble additional cycles of MDQS write leveling delay cycle', 'dut_probe': u'1', 'name': u'rank0_mdqs0_wr_lvl_dly_cyc', 'bit_len': 3, 'default': 0, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'yes'}, {'comment': u'Upper nibble additional cycles of MDQS write leveling delay cycle', 'dut_probe': u'1', 'name': u'rank0_mdqs1_wr_lvl_dly_cyc', 'bit_len': 3, 'default': 0, 'bit_start': 4, 'attrib': u'RW', 'is_context': u'yes'}], 16: [{'comment': u'PBA mode enable', 'dut_probe': u'0,1', 'name': u'pba_en', 'bit_len': 1, 'default': 0, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'no'}, {'comment': u'MPR override mode enable (HIW is also influenced)', 'dut_probe': u'0,1', 'name': u'mpr_ov_hiw_en', 'bit_len': 1, 'default': 0, 'bit_start': 1, 'attrib': u'RW', 'is_context': u'no'}, {'comment': u'PDA mode enable', 'dut_probe': u'0,1', 'name': u'pda_en', 'bit_len': 1, 'default': 0, 'bit_start': 2, 'attrib': u'RW', 'is_context': u'no'}, {'comment': u'One rank timing mode', 'dut_probe': u'0,1', 'name': u'f3bc6x_7_', 'bit_len': 1, 'default': 0, 'bit_start': 3, 'attrib': u'RW', 'is_context': u'no'}, {'comment': u'Read preamble training mode feature enable', 'dut_probe': u'0,1', 'name': u'read_pre_tran_en', 'bit_len': 1, 'default': 0, 'bit_start': 4, 'attrib': u'RW', 'is_context': u'no'}, {'comment': u'Transparent mode enable', 'dut_probe': u'0', 'name': u'transparent_en', 'bit_len': 1, 'default': 0, 'bit_start': 5, 'attrib': u'RW', 'is_context': u'no'}, {'comment': u'BODT input enable in Transparent mode', 'dut_probe': u'0', 'name': u'bodt_in_transparent', 'bit_len': 1, 'default': 0, 'bit_start': 6, 'attrib': u'RW', 'is_context': u'no'}, {'comment': u'0:Package rank timing alignment disable', 'dut_probe': u'0,1', 'name': u'rank_time_alig_en', 'bit_len': 1, 'default': 0, 'bit_start': 7, 'attrib': u'RW', 'is_context': u'no'}], 112: [{'comment': u'Function Space Selector', 'dut_probe': u'3', 'name': u'func_sel', 'bit_len': 3, 'default': 0, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'no'}, {'comment': u'Function Space Selector', 'dut_probe': u'3', 'name': u'func_sel_f0', 'bit_len': 3, 'default': 0, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'no'}]}, 1: {32: [{'comment': u'DRAM interface receive enable timing phase control in steps of (1/64)*tck on lower nibble', 'dut_probe': u'1', 'name': u'rank1_mdqs0_rd_phase', 'bit_len': 6, 'default': 0, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'yes'}], 192: [{'comment': u'Additional cycles of DRAM interface receive enable delay on lower nibble', 'dut_probe': u'1', 'name': u'rank1_mdqs0_rd_dly_cyc', 'bit_len': 3, 'default': 0, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'yes'}, {'comment': u'Additional cycles of DRAM interface receive enable delay on upper nibble', 'dut_probe': u'1', 'name': u'rank1_mdqs1_rd_dly_cyc', 'bit_len': 3, 'default': 0, 'bit_start': 4, 'attrib': u'RW', 'is_context': u'yes'}], 240: [{'comment': u'Lower nibble additional cycles of MDQS write leveling delay cycle', 'dut_probe': u'1', 'name': u'rank3_mdqs0_wr_lvl_dly_cyc', 'bit_len': 3, 'default': 0, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'yes'}, {'comment': u'Upper nibble additional cycles of MDQS write leveling delay cycle', 'dut_probe': u'1', 'name': u'rank3_mdqs1_wr_lvl_dly_cyc', 'bit_len': 3, 'default': 0, 'bit_start': 4, 'attrib': u'RW', 'is_context': u'yes'}], 48: [{'comment': u'DRAM interface receive enable timing phase control in steps of (1/64)*tck on upper nibble', 'dut_probe': u'1', 'name': u'rank1_mdqs1_rd_phase', 'bit_len': 6, 'default': 0, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'yes'}], 64: [{'comment': u'Lower nibble MDQS delay control during read transactions in steps of (1/64)*tck', 'dut_probe': u'1', 'name': u'rank1_mdqs0_rd_dly', 'bit_len': 5, 'default': 0, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'yes'}], 80: [{'comment': u'Upper nibble MDQS delay control during read transactions in steps of (1/64)*tck', 'dut_probe': u'1', 'name': u'rank1_mdqs1_rd_dly', 'bit_len': 5, 'default': 0, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'yes'}], 128: [{'comment': u'Phase control between lower nibble MDQ and MDQS during write transactions in steps of (1/64)*tck', 'dut_probe': u'1', 'name': u'rank1_mdq_mdqs0_wr_dly', 'bit_len': 5, 'default': 0, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'yes'}], 160: [{'comment': u'Lower nibble delay MDQS write leveling timing by  (1/64)*tck', 'dut_probe': u'1', 'name': u'rank1_mdqs0_wr_lvl_phase', 'bit_len': 6, 'default': 0, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'yes'}], 208: [{'comment': u'Lower nibble additional cycles of MDQS write leveling delay cycle', 'dut_probe': u'1', 'name': u'rank1_mdqs0_wr_lvl_dly_cyc', 'bit_len': 3, 'default': 0, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'yes'}, {'comment': u'Upper nibble additional cycles of MDQS write leveling delay cycle', 'dut_probe': u'1', 'name': u'rank1_mdqs1_wr_lvl_dly_cyc', 'bit_len': 3, 'default': 0, 'bit_start': 4, 'attrib': u'RW', 'is_context': u'yes'}], 224: [{'comment': u'Additional cycles of DRAM interface receive enable delay on lower nibble', 'dut_probe': u'1', 'name': u'rank3_mdqs0_rd_dly_cyc', 'bit_len': 3, 'default': 0, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'yes'}, {'comment': u'Additional cycles of DRAM interface receive enable delay on upper nibble', 'dut_probe': u'1', 'name': u'rank3_mdqs1_rd_dly_cyc', 'bit_len': 3, 'default': 0, 'bit_start': 4, 'attrib': u'RW', 'is_context': u'yes'}], 112: [{'comment': u'Function Space Selector', 'dut_probe': u'3', 'name': u'func_sel', 'bit_len': 3, 'default': 0, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'no'}, {'comment': u'Function Space Selector', 'dut_probe': u'3', 'name': u'func_sel_f1', 'bit_len': 3, 'default': 0, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'no'}], 144: [{'comment': u'Phase control between upper nibble MDQ and MDQS during write transactions in steps of (1/64)*tck', 'dut_probe': u'1', 'name': u'rank1_mdq_mdqs1_wr_dly', 'bit_len': 5, 'default': 0, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'yes'}], 176: [{'comment': u'Upper nibble delay MDQS write leveling timing by  (1/64)*tck', 'dut_probe': u'1', 'name': u'rank1_mdqs1_wr_lvl_phase', 'bit_len': 6, 'default': 0, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'yes'}]}, 2: {32: [{'comment': u'DRAM interface receive enable timing phase control in steps of (1/64)*tck on lower nibble', 'dut_probe': u'1', 'name': u'rank2_mdqs0_rd_phase', 'bit_len': 6, 'default': 0, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'yes'}], 128: [{'comment': u'Phase control between lower nibble MDQ and MDQS during write transactions in steps of (1/64)*tck', 'dut_probe': u'1', 'name': u'rank2_mdq_mdqs0_wr_dly', 'bit_len': 5, 'default': 0, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'yes'}], 240: [{'comment': u'reserved', 'dut_probe': u'1', 'name': u'f2bcfx', 'bit_len': 8, 'default': 0, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'no'}], 48: [{'comment': u'DRAM interface receive enable timing phase control in steps of (1/64)*tck on upper nibble', 'dut_probe': u'1', 'name': u'rank2_mdqs1_rd_phase', 'bit_len': 6, 'default': 0, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'yes'}], 80: [{'comment': u'Upper nibble MDQS delay control during read transactions in steps of (1/64)*tck', 'dut_probe': u'1', 'name': u'rank2_mdqs1_rd_dly', 'bit_len': 5, 'default': 0, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'yes'}], 64: [{'comment': u'Lower nibble MDQS delay control during read transactions in steps of (1/64)*tck', 'dut_probe': u'1', 'name': u'rank2_mdqs0_rd_dly', 'bit_len': 5, 'default': 0, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'yes'}], 144: [{'comment': u'Phase control between upper nibble MDQ and MDQS during write transactions in steps of (1/64)*tck', 'dut_probe': u'1', 'name': u'rank2_mdq_mdqs1_wr_dly', 'bit_len': 5, 'default': 0, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'yes'}], 160: [{'comment': u'Lower nibble delay MDQS write leveling timing by  (1/64)*tck', 'dut_probe': u'1', 'name': u'rank2_mdqs0_wr_lvl_phase', 'bit_len': 6, 'default': 0, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'yes'}], 192: [{'comment': u'reserved', 'dut_probe': u'0', 'name': u'f2bccx_73', 'bit_len': 5, 'default': 0, 'bit_start': 3, 'attrib': u'RW', 'is_context': u'no'}], 224: [{'comment': u'reserved', 'dut_probe': u'1', 'name': u'f2bcex', 'bit_len': 8, 'default': 0, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'no'}], 96: [{'comment': u'reserved', 'dut_probe': u'0', 'name': u'f2bc6x', 'bit_len': 8, 'default': 0, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'no'}], 112: [{'comment': u'Function Space Selector', 'dut_probe': u'3', 'name': u'func_sel', 'bit_len': 3, 'default': 0, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'no'}, {'comment': u'Function Space Selector', 'dut_probe': u'3', 'name': u'func_sel_f2', 'bit_len': 3, 'default': 0, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'no'}], 176: [{'comment': u'Upper nibble delay MDQS write leveling timing by  (1/64)*tck', 'dut_probe': u'1', 'name': u'rank2_mdqs1_wr_lvl_phase', 'bit_len': 6, 'default': 0, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'yes'}], 208: [{'comment': u'reserved', 'dut_probe': u'0', 'name': u'f2bcdx', 'bit_len': 8, 'default': 0, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'no'}]}, 3: {32: [{'comment': u'DRAM interface receive enable timing phase control in steps of (1/64)*tck on lower nibble', 'dut_probe': u'1', 'name': u'rank3_mdqs0_rd_phase', 'bit_len': 6, 'default': 0, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'yes'}], 128: [{'comment': u'Phase control between lower nibble MDQ and MDQS during write transactions in steps of (1/64)*tck', 'dut_probe': u'1', 'name': u'rank3_mdq_mdqs0_wr_dly', 'bit_len': 5, 'default': 0, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'yes'}], 240: [{'comment': u'reserved', 'dut_probe': u'1', 'name': u'f3bcfx', 'bit_len': 8, 'default': 0, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'no'}], 48: [{'comment': u'DRAM interface receive enable timing phase control in steps of (1/64)*tck on upper nibble', 'dut_probe': u'1', 'name': u'rank3_mdqs1_rd_phase', 'bit_len': 6, 'default': 0, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'yes'}], 80: [{'comment': u'Upper nibble MDQS delay control during read transactions in steps of (1/64)*tck', 'dut_probe': u'1', 'name': u'rank3_mdqs1_rd_dly', 'bit_len': 5, 'default': 0, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'yes'}], 64: [{'comment': u'Lower nibble MDQS delay control during read transactions in steps of (1/64)*tck', 'dut_probe': u'1', 'name': u'rank3_mdqs0_rd_dly', 'bit_len': 5, 'default': 0, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'yes'}], 144: [{'comment': u'Phase control between upper nibble MDQ and MDQS during write transactions in steps of (1/64)*tck', 'dut_probe': u'1', 'name': u'rank3_mdq_mdqs1_wr_dly', 'bit_len': 5, 'default': 0, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'yes'}], 160: [{'comment': u'Lower nibble delay MDQS write leveling timing by  (1/64)*tck', 'dut_probe': u'1', 'name': u'rank3_mdqs0_wr_lvl_phase', 'bit_len': 6, 'default': 0, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'yes'}], 192: [{'comment': u'reserved', 'dut_probe': u'1', 'name': u'f3bccx', 'bit_len': 8, 'default': 0, 'bit_start': 0, 'attrib': u'WO', 'is_context': u'no'}], 224: [{'comment': u'reserved', 'dut_probe': u'1', 'name': u'f3bcex', 'bit_len': 8, 'default': 0, 'bit_start': 0, 'attrib': u'WO', 'is_context': u'no'}], 112: [{'comment': u'Function Space Selector', 'dut_probe': u'3', 'name': u'func_sel', 'bit_len': 3, 'default': 0, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'no'}, {'comment': u'Function Space Selector', 'dut_probe': u'3', 'name': u'func_sel_f3', 'bit_len': 3, 'default': 0, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'no'}], 176: [{'comment': u'Upper nibble delay MDQS write leveling timing by  (1/64)*tck', 'dut_probe': u'1', 'name': u'rank3_mdqs1_wr_lvl_phase', 'bit_len': 6, 'default': 0, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'yes'}], 208: [{'comment': u'reserved', 'dut_probe': u'1', 'name': u'f3bcdx', 'bit_len': 8, 'default': 0, 'bit_start': 0, 'attrib': u'WO', 'is_context': u'no'}]}, 4: {0: [{'comment': u'MRS snooped settings', 'dut_probe': u'0', 'name': u'bl', 'bit_len': 2, 'default': 0, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'no'}, {'comment': u'MRS snooped settings', 'dut_probe': u'0', 'name': u'cas_latency', 'bit_len': 5, 'default': 0, 'bit_start': 3, 'attrib': u'RW', 'is_context': u'no'}], 48: [{'comment': u'MRS snooped settings', 'dut_probe': u'1', 'name': u'geardown', 'bit_len': 1, 'default': 0, 'bit_start': 1, 'attrib': u'RW', 'is_context': u'no'}, {'comment': u'MRS snooped settings', 'dut_probe': u'1', 'name': u'mpr_read_format', 'bit_len': 2, 'default': 0, 'bit_start': 6, 'attrib': u'RW', 'is_context': u'no'}], 240: [{'comment': u'Phase control between MDQ and MDQS delay during write transactions in steps of (1/64)*tck', 'dut_probe': u'1', 'name': u'rank0_mdqs0_mdq3_wr_dly', 'bit_len': 3, 'default': 0, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'yes'}, {'comment': u'Phase control between MDQ and MDQS delay during write transactions in steps of (1/64)*tck', 'dut_probe': u'1', 'name': u'rank0_mdqs1_mdq7_wr_dly', 'bit_len': 3, 'default': 0, 'bit_start': 4, 'attrib': u'RW', 'is_context': u'yes'}], 16: [{'comment': u'MRS snooped settings', 'dut_probe': u'0,1', 'name': u'al', 'bit_len': 2, 'default': 0, 'bit_start': 1, 'attrib': u'RW', 'is_context': u'no'}], 32: [{'comment': u'MRS snooped settings', 'dut_probe': u'0,1', 'name': u'cas_wr_latency', 'bit_len': 3, 'default': 0, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'no'}, {'comment': u'MRS snooped settings', 'dut_probe': u'0,1', 'name': u'wr_crc', 'bit_len': 1, 'default': 0, 'bit_start': 7, 'attrib': u'RW', 'is_context': u'no'}], 64: [{'comment': u'MRS snooped settings', 'dut_probe': u'0', 'name': u'cal_mode', 'bit_len': 3, 'default': 0, 'bit_start': 1, 'attrib': u'RW', 'is_context': u'no'}, {'comment': u'MRS snooped settings', 'dut_probe': u'0,1', 'name': u'rd_preamble', 'bit_len': 1, 'default': 0, 'bit_start': 6, 'attrib': u'RW', 'is_context': u'no'}, {'comment': u'MRS snooped settings', 'dut_probe': u'0,1', 'name': u'wr_preamble', 'bit_len': 1, 'default': 0, 'bit_start': 7, 'attrib': u'RW', 'is_context': u'no'}], 80: [{'comment': u'MRS snooped settings', 'dut_probe': u'0,1', 'name': u'ca_parity_latency', 'bit_len': 3, 'default': 0, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'no'}], 128: [{'comment': u'Phase control between MDQ and MDQS delay during read transactions in steps of (1/64)*tck', 'dut_probe': u'1', 'name': u'rank0_mdqs0_mdq0_rd_dly', 'bit_len': 3, 'default': 0, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'yes'}, {'comment': u'Phase control between MDQ and MDQS delay during read transactions in steps of (1/64)*tck', 'dut_probe': u'1', 'name': u'rank0_mdqs1_mdq4_rd_dly', 'bit_len': 3, 'default': 0, 'bit_start': 4, 'attrib': u'RW', 'is_context': u'yes'}], 160: [{'comment': u'Phase control between MDQ and MDQS delay during read transactions in steps of (1/64)*tck', 'dut_probe': u'1', 'name': u'rank0_mdqs0_mdq2_rd_dly', 'bit_len': 3, 'default': 0, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'yes'}, {'comment': u'Phase control between MDQ and MDQS delay during read transactions in steps of (1/64)*tck', 'dut_probe': u'1', 'name': u'rank0_mdqs1_mdq6_rd_dly', 'bit_len': 3, 'default': 0, 'bit_start': 4, 'attrib': u'RW', 'is_context': u'yes'}], 192: [{'comment': u'Phase control between MDQ and MDQS delay during write transactions in steps of (1/64)*tck', 'dut_probe': u'1', 'name': u'rank0_mdqs0_mdq0_wr_dly', 'bit_len': 3, 'default': 0, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'yes'}, {'comment': u'Phase control between MDQ and MDQS delay during write transactions in steps of (1/64)*tck', 'dut_probe': u'1', 'name': u'rank0_mdqs1_mdq4_wr_dly', 'bit_len': 3, 'default': 0, 'bit_start': 4, 'attrib': u'RW', 'is_context': u'yes'}], 224: [{'comment': u'Phase control between MDQ and MDQS delay during write transactions in steps of (1/64)*tck', 'dut_probe': u'1', 'name': u'rank0_mdqs0_mdq2_wr_dly', 'bit_len': 3, 'default': 0, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'yes'}, {'comment': u'Phase control between MDQ and MDQS delay during write transactions in steps of (1/64)*tck', 'dut_probe': u'1', 'name': u'rank0_mdqs1_mdq6_wr_dly', 'bit_len': 3, 'default': 0, 'bit_start': 4, 'attrib': u'RW', 'is_context': u'yes'}], 112: [{'comment': u'Function Space Selector', 'dut_probe': u'3', 'name': u'func_sel', 'bit_len': 3, 'default': 0, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'no'}, {'comment': u'Function Space Selector', 'dut_probe': u'3', 'name': u'func_sel_f4', 'bit_len': 3, 'default': 0, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'no'}], 144: [{'comment': u'Phase control between MDQ and MDQS delay during read transactions in steps of (1/64)*tck', 'dut_probe': u'1', 'name': u'rank0_mdqs0_mdq1_rd_dly', 'bit_len': 3, 'default': 0, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'yes'}, {'comment': u'Phase control between MDQ and MDQS delay during read transactions in steps of (1/64)*tck', 'dut_probe': u'1', 'name': u'rank0_mdqs1_mdq5_rd_dly', 'bit_len': 3, 'default': 0, 'bit_start': 4, 'attrib': u'RW', 'is_context': u'yes'}], 176: [{'comment': u'Phase control between MDQ and MDQS delay during read transactions in steps of (1/64)*tck', 'dut_probe': u'1', 'name': u'rank0_mdqs0_mdq3_rd_dly', 'bit_len': 3, 'default': 0, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'yes'}, {'comment': u'Phase control between MDQ and MDQS delay during read transactions in steps of (1/64)*tck', 'dut_probe': u'1', 'name': u'rank0_mdqs1_mdq7_rd_dly', 'bit_len': 3, 'default': 0, 'bit_start': 4, 'attrib': u'RW', 'is_context': u'yes'}], 208: [{'comment': u'Phase control between MDQ and MDQS delay during write transactions in steps of (1/64)*tck', 'dut_probe': u'1', 'name': u'rank0_mdqs0_mdq1_wr_dly', 'bit_len': 3, 'default': 0, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'yes'}, {'comment': u'Phase control between MDQ and MDQS delay during write transactions in steps of (1/64)*tck', 'dut_probe': u'1', 'name': u'rank0_mdqs1_mdq5_wr_dly', 'bit_len': 3, 'default': 0, 'bit_start': 4, 'attrib': u'RW', 'is_context': u'yes'}]}, 5: {0: [{'comment': u'', 'dut_probe': u'1', 'name': u'mpr0', 'bit_len': 8, 'default': 85, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'no'}], 48: [{'comment': u'', 'dut_probe': u'1', 'name': u'mpr3', 'bit_len': 8, 'default': 0, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'no'}], 240: [{'comment': u'Phase control between MDQ and MDQS delay during write transactions in steps of (1/64)*tck', 'dut_probe': u'1', 'name': u'rank1_mdqs0_mdq3_wr_dly', 'bit_len': 3, 'default': 0, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'yes'}, {'comment': u'Phase control between MDQ and MDQS delay during write transactions in steps of (1/64)*tck', 'dut_probe': u'1', 'name': u'rank1_mdqs1_mdq7_wr_dly', 'bit_len': 3, 'default': 0, 'bit_start': 4, 'attrib': u'RW', 'is_context': u'yes'}], 16: [{'comment': u'', 'dut_probe': u'1', 'name': u'mpr1', 'bit_len': 8, 'default': 51, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'no'}], 32: [{'comment': u'', 'dut_probe': u'1', 'name': u'mpr2', 'bit_len': 8, 'default': 15, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'no'}], 80: [{'comment': u'DQ VREF as % of VDD range', 'dut_probe': u'1', 'name': u'dq_vref', 'bit_len': 6, 'default': 0, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'yes'}], 96: [{'comment': u'MDQ VREF as % of VDD range', 'dut_probe': u'1', 'name': u'mdq_vref', 'bit_len': 6, 'default': 0, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'yes'}], 128: [{'comment': u'Phase control between MDQ and MDQS delay during read transactions in steps of (1/64)*tck', 'dut_probe': u'1', 'name': u'rank1_mdqs0_mdq0_rd_dly', 'bit_len': 3, 'default': 0, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'yes'}, {'comment': u'Phase control between MDQ and MDQS delay during read transactions in steps of (1/64)*tck', 'dut_probe': u'1', 'name': u'rank1_mdqs1_mdq4_rd_dly', 'bit_len': 3, 'default': 0, 'bit_start': 4, 'attrib': u'RW', 'is_context': u'yes'}], 160: [{'comment': u'Phase control between MDQ and MDQS delay during read transactions in steps of (1/64)*tck', 'dut_probe': u'1', 'name': u'rank1_mdqs0_mdq2_rd_dly', 'bit_len': 3, 'default': 0, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'yes'}, {'comment': u'Phase control between MDQ and MDQS delay during read transactions in steps of (1/64)*tck', 'dut_probe': u'1', 'name': u'rank1_mdqs1_mdq6_rd_dly', 'bit_len': 3, 'default': 0, 'bit_start': 4, 'attrib': u'RW', 'is_context': u'yes'}], 192: [{'comment': u'Phase control between MDQ and MDQS delay during write transactions in steps of (1/64)*tck', 'dut_probe': u'1', 'name': u'rank1_mdqs0_mdq0_wr_dly', 'bit_len': 3, 'default': 0, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'yes'}, {'comment': u'Phase control between MDQ and MDQS delay during write transactions in steps of (1/64)*tck', 'dut_probe': u'1', 'name': u'rank1_mdqs1_mdq4_wr_dly', 'bit_len': 3, 'default': 0, 'bit_start': 4, 'attrib': u'RW', 'is_context': u'yes'}], 224: [{'comment': u'Phase control between MDQ and MDQS delay during write transactions in steps of (1/64)*tck', 'dut_probe': u'1', 'name': u'rank1_mdqs0_mdq2_wr_dly', 'bit_len': 3, 'default': 0, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'yes'}, {'comment': u'Phase control between MDQ and MDQS delay during write transactions in steps of (1/64)*tck', 'dut_probe': u'1', 'name': u'rank1_mdqs1_mdq6_wr_dly', 'bit_len': 3, 'default': 0, 'bit_start': 4, 'attrib': u'RW', 'is_context': u'yes'}], 112: [{'comment': u'Function Space Selector', 'dut_probe': u'3', 'name': u'func_sel', 'bit_len': 3, 'default': 0, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'no'}, {'comment': u'Function Space Selector', 'dut_probe': u'3', 'name': u'func_sel_f5', 'bit_len': 3, 'default': 0, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'no'}], 144: [{'comment': u'Phase control between MDQ and MDQS delay during read transactions in steps of (1/64)*tck', 'dut_probe': u'1', 'name': u'rank1_mdqs0_mdq1_rd_dly', 'bit_len': 3, 'default': 0, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'yes'}, {'comment': u'Phase control between MDQ and MDQS delay during read transactions in steps of (1/64)*tck', 'dut_probe': u'1', 'name': u'rank1_mdqs1_mdq5_rd_dly', 'bit_len': 3, 'default': 0, 'bit_start': 4, 'attrib': u'RW', 'is_context': u'yes'}], 176: [{'comment': u'Phase control between MDQ and MDQS delay during read transactions in steps of (1/64)*tck', 'dut_probe': u'1', 'name': u'rank1_mdqs0_mdq3_rd_dly', 'bit_len': 3, 'default': 0, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'yes'}, {'comment': u'Phase control between MDQ and MDQS delay during read transactions in steps of (1/64)*tck', 'dut_probe': u'1', 'name': u'rank1_mdqs1_mdq7_rd_dly', 'bit_len': 3, 'default': 0, 'bit_start': 4, 'attrib': u'RW', 'is_context': u'yes'}], 208: [{'comment': u'Phase control between MDQ and MDQS delay during write transactions in steps of (1/64)*tck', 'dut_probe': u'1', 'name': u'rank1_mdqs0_mdq1_wr_dly', 'bit_len': 3, 'default': 0, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'yes'}, {'comment': u'Phase control between MDQ and MDQS delay during write transactions in steps of (1/64)*tck', 'dut_probe': u'1', 'name': u'rank1_mdqs1_mdq5_wr_dly', 'bit_len': 3, 'default': 0, 'bit_start': 4, 'attrib': u'RW', 'is_context': u'yes'}]}, 6: {0: [{'comment': u'', 'dut_probe': u'1', 'name': u'mpr4', 'bit_len': 8, 'default': 0, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'no'}], 48: [{'comment': u'', 'dut_probe': u'1', 'name': u'mpr7', 'bit_len': 8, 'default': 0, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'no'}], 240: [{'comment': u'Phase control between MDQ and MDQS delay during write transactions in steps of (1/64)*tck', 'dut_probe': u'1', 'name': u'rank2_mdqs0_mdq3_wr_dly', 'bit_len': 3, 'default': 0, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'yes'}, {'comment': u'Phase control between MDQ and MDQS delay during write transactions in steps of (1/64)*tck', 'dut_probe': u'1', 'name': u'rank2_mdqs1_mdq7_wr_dly', 'bit_len': 3, 'default': 0, 'bit_start': 4, 'attrib': u'RW', 'is_context': u'yes'}], 16: [{'comment': u'', 'dut_probe': u'1', 'name': u'mpr5', 'bit_len': 8, 'default': 0, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'no'}], 32: [{'comment': u'', 'dut_probe': u'1', 'name': u'mpr6', 'bit_len': 8, 'default': 0, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'no'}], 64: [{'comment': u'0:per nibble  1: per lane', 'dut_probe': u'1', 'name': u'dq_out_sts', 'bit_len': 1, 'default': 0, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'no'}, {'comment': u'Range selection of DQ_VREF\n0:Range1  1:Range2', 'dut_probe': u'1', 'name': u'host_vrefdq_tran_range', 'bit_len': 1, 'default': 0, 'bit_start': 1, 'attrib': u'RW', 'is_context': u'yes'}, {'comment': u'Range selection of MDQ_VREF\n0:Range1  1:Range2', 'dut_probe': u'1', 'name': u'dram_vrefdq_tran_range', 'bit_len': 1, 'default': 0, 'bit_start': 2, 'attrib': u'RW', 'is_context': u'yes'}, {'comment': u'0: select 1 lane for the entire burst\n1: select 1 unit interval within a burst', 'dut_probe': u'1', 'name': u'lane_enb', 'bit_len': 1, 'default': 0, 'bit_start': 4, 'attrib': u'RW', 'is_context': u'no'}, {'comment': u'Select 1 of 8 bit lanes or UIs', 'dut_probe': u'1', 'name': u'lane_ui_num', 'bit_len': 3, 'default': 0, 'bit_start': 5, 'attrib': u'RW', 'is_context': u'no'}], 80: [{'comment': u'Bits within 1UI or 8UIs for a given data lane (selection in LANE_ENB)', 'dut_probe': u'1', 'name': u'b0_sts', 'bit_len': 1, 'default': 1, 'bit_start': 0, 'attrib': u'RO', 'is_context': u'no'}, {'comment': u'Bits within 1UI or 8UIs for a given data lane (selection in LANE_ENB)', 'dut_probe': u'1', 'name': u'b1_sts', 'bit_len': 1, 'default': 1, 'bit_start': 1, 'attrib': u'RO', 'is_context': u'no'}, {'comment': u'Bits within 1UI or 8UIs for a given data lane (selection in LANE_ENB)', 'dut_probe': u'1', 'name': u'b2_sts', 'bit_len': 1, 'default': 1, 'bit_start': 2, 'attrib': u'RO', 'is_context': u'no'}, {'comment': u'Bits within 1UI or 8UIs for a given data lane (selection in LANE_ENB)', 'dut_probe': u'1', 'name': u'b3_sts', 'bit_len': 1, 'default': 1, 'bit_start': 3, 'attrib': u'RO', 'is_context': u'no'}, {'comment': u'Bits within 1UI or 8UIs for a given data lane (selection in LANE_ENB)', 'dut_probe': u'1', 'name': u'b4_sts', 'bit_len': 1, 'default': 1, 'bit_start': 4, 'attrib': u'RO', 'is_context': u'no'}, {'comment': u'Bits within 1UI or 8UIs for a given data lane (selection in LANE_ENB)', 'dut_probe': u'1', 'name': u'b5_sts', 'bit_len': 1, 'default': 1, 'bit_start': 5, 'attrib': u'RO', 'is_context': u'no'}, {'comment': u'Bits within 1UI or 8UIs for a given data lane (selection in LANE_ENB)', 'dut_probe': u'1', 'name': u'b6_sts', 'bit_len': 1, 'default': 1, 'bit_start': 6, 'attrib': u'RO', 'is_context': u'no'}, {'comment': u'Bits within 1UI or 8UIs for a given data lane (selection in LANE_ENB)', 'dut_probe': u'1', 'name': u'b7_sts', 'bit_len': 1, 'default': 1, 'bit_start': 7, 'attrib': u'RO', 'is_context': u'no'}], 128: [{'comment': u'Phase control between MDQ and MDQS delay during read transactions in steps of (1/64)*tck', 'dut_probe': u'1', 'name': u'rank2_mdqs0_mdq0_rd_dly', 'bit_len': 3, 'default': 0, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'yes'}, {'comment': u'Phase control between MDQ and MDQS delay during read transactions in steps of (1/64)*tck', 'dut_probe': u'1', 'name': u'rank2_mdqs1_mdq4_rd_dly', 'bit_len': 3, 'default': 0, 'bit_start': 4, 'attrib': u'RW', 'is_context': u'yes'}], 160: [{'comment': u'Phase control between MDQ and MDQS delay during read transactions in steps of (1/64)*tck', 'dut_probe': u'1', 'name': u'rank2_mdqs0_mdq2_rd_dly', 'bit_len': 3, 'default': 0, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'yes'}, {'comment': u'Phase control between MDQ and MDQS delay during read transactions in steps of (1/64)*tck', 'dut_probe': u'1', 'name': u'rank2_mdqs1_mdq6_rd_dly', 'bit_len': 3, 'default': 0, 'bit_start': 4, 'attrib': u'RW', 'is_context': u'yes'}], 192: [{'comment': u'Phase control between MDQ and MDQS delay during write transactions in steps of (1/64)*tck', 'dut_probe': u'1', 'name': u'rank2_mdqs0_mdq0_wr_dly', 'bit_len': 3, 'default': 0, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'yes'}, {'comment': u'Phase control between MDQ and MDQS delay during write transactions in steps of (1/64)*tck', 'dut_probe': u'1', 'name': u'rank2_mdqs1_mdq4_wr_dly', 'bit_len': 3, 'default': 0, 'bit_start': 4, 'attrib': u'RW', 'is_context': u'yes'}], 224: [{'comment': u'Phase control between MDQ and MDQS delay during write transactions in steps of (1/64)*tck', 'dut_probe': u'1', 'name': u'rank2_mdqs0_mdq2_wr_dly', 'bit_len': 3, 'default': 0, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'yes'}, {'comment': u'Phase control between MDQ and MDQS delay during write transactions in steps of (1/64)*tck', 'dut_probe': u'1', 'name': u'rank2_mdqs1_mdq6_wr_dly', 'bit_len': 3, 'default': 0, 'bit_start': 4, 'attrib': u'RW', 'is_context': u'yes'}], 112: [{'comment': u'Function Space Selector', 'dut_probe': u'3', 'name': u'func_sel', 'bit_len': 3, 'default': 0, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'no'}, {'comment': u'Function Space Selector', 'dut_probe': u'3', 'name': u'func_sel_f6', 'bit_len': 3, 'default': 0, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'no'}], 144: [{'comment': u'Phase control between MDQ and MDQS delay during read transactions in steps of (1/64)*tck', 'dut_probe': u'1', 'name': u'rank2_mdqs0_mdq1_rd_dly', 'bit_len': 3, 'default': 0, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'yes'}, {'comment': u'Phase control between MDQ and MDQS delay during read transactions in steps of (1/64)*tck', 'dut_probe': u'1', 'name': u'rank2_mdqs1_mdq5_rd_dly', 'bit_len': 3, 'default': 0, 'bit_start': 4, 'attrib': u'RW', 'is_context': u'yes'}], 176: [{'comment': u'Phase control between MDQ and MDQS delay during read transactions in steps of (1/64)*tck', 'dut_probe': u'1', 'name': u'rank2_mdqs0_mdq3_rd_dly', 'bit_len': 3, 'default': 0, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'yes'}, {'comment': u'Phase control between MDQ and MDQS delay during read transactions in steps of (1/64)*tck', 'dut_probe': u'1', 'name': u'rank2_mdqs1_mdq7_rd_dly', 'bit_len': 3, 'default': 0, 'bit_start': 4, 'attrib': u'RW', 'is_context': u'yes'}], 208: [{'comment': u'Phase control between MDQ and MDQS delay during write transactions in steps of (1/64)*tck', 'dut_probe': u'1', 'name': u'rank2_mdqs0_mdq1_wr_dly', 'bit_len': 3, 'default': 0, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'yes'}, {'comment': u'Phase control between MDQ and MDQS delay during write transactions in steps of (1/64)*tck', 'dut_probe': u'1', 'name': u'rank2_mdqs1_mdq5_wr_dly', 'bit_len': 3, 'default': 0, 'bit_start': 4, 'attrib': u'RW', 'is_context': u'yes'}]}, 7: {0: [{'comment': u'1st register for command recorded when any error occur', 'dut_probe': u'0', 'name': u'err_log_reg_1st', 'bit_len': 4, 'default': 0, 'bit_start': 0, 'attrib': u'RO', 'is_context': u'no'}, {'comment': u'2nd register for command recorded when any error occur', 'dut_probe': u'0', 'name': u'err_log_reg_2nd', 'bit_len': 4, 'default': 0, 'bit_start': 4, 'attrib': u'RO', 'is_context': u'no'}], 128: [{'comment': u'Phase control between MDQ and MDQS delay during read transactions in steps of (1/64)*tck', 'dut_probe': u'1', 'name': u'rank3_mdqs0_mdq0_rd_dly', 'bit_len': 3, 'default': 0, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'yes'}, {'comment': u'Phase control between MDQ and MDQS delay during read transactions in steps of (1/64)*tck', 'dut_probe': u'1', 'name': u'rank3_mdqs1_mdq4_rd_dly', 'bit_len': 3, 'default': 0, 'bit_start': 4, 'attrib': u'RW', 'is_context': u'yes'}], 240: [{'comment': u'Phase control between MDQ and MDQS delay during write transactions in steps of (1/64)*tck', 'dut_probe': u'1', 'name': u'rank3_mdqs0_mdq3_wr_dly', 'bit_len': 3, 'default': 0, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'yes'}, {'comment': u'Phase control between MDQ and MDQS delay during write transactions in steps of (1/64)*tck', 'dut_probe': u'1', 'name': u'rank3_mdqs1_mdq7_wr_dly', 'bit_len': 3, 'default': 0, 'bit_start': 4, 'attrib': u'RW', 'is_context': u'yes'}], 32: [{'comment': u'5th register for command recorded when any error occur', 'dut_probe': u'0', 'name': u'err_log_reg_5th', 'bit_len': 4, 'default': 0, 'bit_start': 0, 'attrib': u'RO', 'is_context': u'no'}, {'comment': u'6th register for command recorded when any error occur', 'dut_probe': u'0', 'name': u'err_log_reg_6th', 'bit_len': 4, 'default': 0, 'bit_start': 4, 'attrib': u'RO', 'is_context': u'no'}], 16: [{'comment': u'3rd register for command recorded when any error occur', 'dut_probe': u'0', 'name': u'err_log_reg_3rd', 'bit_len': 4, 'default': 0, 'bit_start': 0, 'attrib': u'RO', 'is_context': u'no'}, {'comment': u'4th register for command recorded when any error occur', 'dut_probe': u'0', 'name': u'err_log_reg_4th', 'bit_len': 4, 'default': 0, 'bit_start': 4, 'attrib': u'RO', 'is_context': u'no'}], 48: [{'comment': u'7th register for command recorded when any error occur', 'dut_probe': u'0', 'name': u'err_log_reg_7th', 'bit_len': 4, 'default': 0, 'bit_start': 0, 'attrib': u'RO', 'is_context': u'no'}, {'comment': u'8th register for command recorded when any error occur', 'dut_probe': u'0', 'name': u'err_log_reg_8th', 'bit_len': 4, 'default': 0, 'bit_start': 4, 'attrib': u'RO', 'is_context': u'no'}], 64: [{'comment': u'Password protection for custom registers', 'dut_probe': u'3', 'name': u'cus_pattern', 'bit_len': 6, 'default': 0, 'bit_start': 2, 'attrib': u'WO', 'is_context': u'no'}], 144: [{'comment': u'Phase control between MDQ and MDQS delay during read transactions in steps of (1/64)*tck', 'dut_probe': u'1', 'name': u'rank3_mdqs0_mdq1_rd_dly', 'bit_len': 3, 'default': 0, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'yes'}, {'comment': u'Phase control between MDQ and MDQS delay during read transactions in steps of (1/64)*tck', 'dut_probe': u'1', 'name': u'rank3_mdqs1_mdq5_rd_dly', 'bit_len': 3, 'default': 0, 'bit_start': 4, 'attrib': u'RW', 'is_context': u'yes'}], 160: [{'comment': u'Phase control between MDQ and MDQS delay during read transactions in steps of (1/64)*tck', 'dut_probe': u'1', 'name': u'rank3_mdqs0_mdq2_rd_dly', 'bit_len': 3, 'default': 0, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'yes'}, {'comment': u'Phase control between MDQ and MDQS delay during read transactions in steps of (1/64)*tck', 'dut_probe': u'1', 'name': u'rank3_mdqs1_mdq6_rd_dly', 'bit_len': 3, 'default': 0, 'bit_start': 4, 'attrib': u'RW', 'is_context': u'yes'}], 192: [{'comment': u'Phase control between MDQ and MDQS delay during write transactions in steps of (1/64)*tck', 'dut_probe': u'1', 'name': u'rank3_mdqs0_mdq0_wr_dly', 'bit_len': 3, 'default': 0, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'yes'}, {'comment': u'Phase control between MDQ and MDQS delay during write transactions in steps of (1/64)*tck', 'dut_probe': u'1', 'name': u'rank3_mdqs1_mdq4_wr_dly', 'bit_len': 3, 'default': 0, 'bit_start': 4, 'attrib': u'RW', 'is_context': u'yes'}], 224: [{'comment': u'Phase control between MDQ and MDQS delay during write transactions in steps of (1/64)*tck', 'dut_probe': u'1', 'name': u'rank3_mdqs0_mdq2_wr_dly', 'bit_len': 3, 'default': 0, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'yes'}, {'comment': u'Phase control between MDQ and MDQS delay during write transactions in steps of (1/64)*tck', 'dut_probe': u'1', 'name': u'rank3_mdqs1_mdq6_wr_dly', 'bit_len': 3, 'default': 0, 'bit_start': 4, 'attrib': u'RW', 'is_context': u'yes'}], 112: [{'comment': u'Function Space Selector', 'dut_probe': u'3', 'name': u'func_sel', 'bit_len': 3, 'default': 0, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'no'}, {'comment': u'Function Space Selector', 'dut_probe': u'3', 'name': u'func_sel_f7', 'bit_len': 3, 'default': 0, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'no'}], 176: [{'comment': u'Phase control between MDQ and MDQS delay during read transactions in steps of (1/64)*tck', 'dut_probe': u'1', 'name': u'rank3_mdqs0_mdq3_rd_dly', 'bit_len': 3, 'default': 0, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'yes'}, {'comment': u'Phase control between MDQ and MDQS delay during read transactions in steps of (1/64)*tck', 'dut_probe': u'1', 'name': u'rank3_mdqs1_mdq7_rd_dly', 'bit_len': 3, 'default': 0, 'bit_start': 4, 'attrib': u'RW', 'is_context': u'yes'}], 208: [{'comment': u'Phase control between MDQ and MDQS delay during write transactions in steps of (1/64)*tck', 'dut_probe': u'1', 'name': u'rank3_mdqs0_mdq1_wr_dly', 'bit_len': 3, 'default': 0, 'bit_start': 0, 'attrib': u'RW', 'is_context': u'yes'}, {'comment': u'Phase control between MDQ and MDQS delay during write transactions in steps of (1/64)*tck', 'dut_probe': u'1', 'name': u'rank3_mdqs1_mdq5_wr_dly', 'bit_len': 3, 'default': 0, 'bit_start': 4, 'attrib': u'RW', 'is_context': u'yes'}]}}
