[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/ImplicitVarType/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/tests/ImplicitVarType/dut.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/tests/ImplicitVarType/dut.sv".

[WRN:PA0205] ${SURELOG_DIR}/tests/ImplicitVarType/dut.sv:1:1: No timescale set for "spidpi".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/tests/ImplicitVarType/dut.sv:1:1: Compile module "work@spidpi".

[INF:EL0526] Design Elaboration...

Instance tree:
[TOP] work@spidpi work@spidpi

[NTE:EL0503] ${SURELOG_DIR}/tests/ImplicitVarType/dut.sv:1:1: Top level module "work@spidpi".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[NTE:EL0523] ${SURELOG_DIR}/tests/ImplicitVarType/dut.sv:1:1: Instance "work@spidpi".

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
byte_typespec                                          1
byte_var                                               1
constant                                               2
design                                                 1
function                                               1
io_decl                                                1
logic_typespec                                         1
module_inst                                            2
range                                                  1
ref_typespec                                           2
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ImplicitVarType/slpp_unit/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/ImplicitVarType/slpp_unit/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/ImplicitVarType/slpp_unit/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@spidpi)
|vpiName:work@spidpi
|uhdmallModules:
\_module_inst: work@spidpi (work@spidpi), file:${SURELOG_DIR}/tests/ImplicitVarType/dut.sv, line:1:1, endln:4:10
  |vpiParent:
  \_design: (work@spidpi)
  |vpiFullName:work@spidpi
  |vpiDefName:work@spidpi
  |vpiTaskFunc:
  \_function: (work@spidpi.tick), line:2:3, endln:3:37
    |vpiParent:
    \_module_inst: work@spidpi (work@spidpi), file:${SURELOG_DIR}/tests/ImplicitVarType/dut.sv, line:1:1, endln:4:10
    |vpiName:tick
    |vpiFullName:work@spidpi.tick
    |vpiAccessType:4
    |vpiVisibility:1
    |vpiDPICStr:2
    |vpiReturn:
    \_byte_var: (work@spidpi.tick), line:3:5, endln:3:9
      |vpiParent:
      \_function: (work@spidpi.tick), line:2:3, endln:3:37
      |vpiTypespec:
      \_ref_typespec: (work@spidpi.tick)
        |vpiParent:
        \_byte_var: (work@spidpi.tick), line:3:5, endln:3:9
        |vpiFullName:work@spidpi.tick
        |vpiActual:
        \_byte_typespec: , line:3:5, endln:3:9
      |vpiFullName:work@spidpi.tick
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (d2p_data), line:3:27, endln:3:35
      |vpiParent:
      \_function: (work@spidpi.tick), line:2:3, endln:3:37
      |vpiDirection:1
      |vpiName:d2p_data
      |vpiTypedef:
      \_ref_typespec: (work@spidpi.tick.d2p_data)
        |vpiParent:
        \_io_decl: (d2p_data), line:3:27, endln:3:35
        |vpiFullName:work@spidpi.tick.d2p_data
        |vpiActual:
        \_logic_typespec: , line:3:21, endln:3:26
    |vpiInstance:
    \_module_inst: work@spidpi (work@spidpi), file:${SURELOG_DIR}/tests/ImplicitVarType/dut.sv, line:1:1, endln:4:10
|uhdmtopModules:
\_module_inst: work@spidpi (work@spidpi), file:${SURELOG_DIR}/tests/ImplicitVarType/dut.sv, line:1:1, endln:4:10
  |vpiName:work@spidpi
  |vpiDefName:work@spidpi
  |vpiTop:1
  |vpiTaskFunc:
  \_function: (work@spidpi.tick), line:2:3, endln:3:37
  |vpiTopModule:1
\_weaklyReferenced:
\_byte_typespec: , line:3:5, endln:3:9
  |vpiSigned:1
\_logic_typespec: , line:3:21, endln:3:26
  |vpiRange:
  \_range: , line:3:21, endln:3:26
    |vpiParent:
    \_logic_typespec: , line:3:21, endln:3:26
    |vpiLeftRange:
    \_constant: , line:3:22, endln:3:23
      |vpiParent:
      \_range: , line:3:21, endln:3:26
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:3:24, endln:3:25
      |vpiParent:
      \_range: , line:3:21, endln:3:26
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 6


[roundtrip]: ${SURELOG_DIR}/tests/ImplicitVarType/dut.sv | ${SURELOG_DIR}/build/regression/ImplicitVarType/roundtrip/dut_000.sv | 2 | 4 |