

<!-- Generated by Doxygen 1.7.4 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_9fd71c1ac00056e7d855336b2291c56c.html">bertos</a>      </li>
      <li class="navelem"><a class="el" href="dir_a5de7543e32a5f073daa04f8834eb5fd.html">cpu</a>      </li>
      <li class="navelem"><a class="el" href="dir_b85b1b77342b0233aa6bdb4655adc5e9.html">cortex-m3</a>      </li>
      <li class="navelem"><a class="el" href="dir_67d33e4ffe4ff938d746541f95b62a0f.html">drv</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">ssi_lm3s.h</div>  </div>
</div>
<div class="contents">
<a href="ssi__lm3s_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 
<a name="l00037"></a>00037 <span class="preprocessor">#ifndef SSI_LM3S_H</span>
<a name="l00038"></a>00038 <span class="preprocessor"></span><span class="preprocessor">#define SSI_LM3S_H</span>
<a name="l00039"></a>00039 <span class="preprocessor"></span>
<a name="l00040"></a>00040 <span class="preprocessor">#include &lt;<a class="code" href="power_8h.html" title="CPU power management functions.">cpu/power.h</a>&gt;</span> <span class="comment">/* cpu_relax() */</span>
<a name="l00041"></a>00041 <span class="preprocessor">#include &lt;<a class="code" href="io_2kfile_8h.html">io/kfile.h</a>&gt;</span> <span class="comment">/* KFile */</span>
<a name="l00042"></a>00042 <span class="preprocessor">#include &lt;<a class="code" href="lm3s_8h.html">io/lm3s.h</a>&gt;</span>
<a name="l00043"></a>00043 
<a name="l00047"></a>00047 <span class="comment">/*\{*/</span>
<a name="l00048"></a><a class="code" href="ssi__lm3s_8h.html#a510fb7c5fbaa13005b174e144eb29260">00048</a> <span class="preprocessor">#define SSI_FRF_MOTO_MODE_0     0x00000000  //&lt; Moto fmt, polarity 0, phase 0</span>
<a name="l00049"></a><a class="code" href="ssi__lm3s_8h.html#a0521eff7edc2fe3567ad199550e8172a">00049</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_FRF_MOTO_MODE_1     0x00000002  //&lt; Moto fmt, polarity 0, phase 1</span>
<a name="l00050"></a><a class="code" href="ssi__lm3s_8h.html#afc24f6d7d30c77a3ca204d66636b61c5">00050</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_FRF_MOTO_MODE_2     0x00000001  //&lt; Moto fmt, polarity 1, phase 0</span>
<a name="l00051"></a><a class="code" href="ssi__lm3s_8h.html#ab65ff8bd097caff2aa9da9bb56d6f7b4">00051</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_FRF_MOTO_MODE_3     0x00000003  //&lt; Moto fmt, polarity 1, phase 1</span>
<a name="l00052"></a><a class="code" href="ssi__lm3s_8h.html#a3509b40c6ae1a96b1f202c48bb68bf4f">00052</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_FRF_TI              0x00000010  //&lt; TI frame format</span>
<a name="l00053"></a><a class="code" href="ssi__lm3s_8h.html#acd894524080af3452c5cbdab509da574">00053</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_FRF_NMW             0x00000020  //&lt; National MicroWire frame format</span>
<a name="l00054"></a>00054 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00055"></a>00055 
<a name="l00059"></a>00059 <span class="comment">/*\{*/</span>
<a name="l00060"></a><a class="code" href="ssi__lm3s_8h.html#a56dae2de51b66a6533a27e858bc76fe9">00060</a> <span class="preprocessor">#define SSI_MODE_MASTER         0x00000000  //&lt; SSI master</span>
<a name="l00061"></a><a class="code" href="ssi__lm3s_8h.html#ac3f7699c9d6908dcbda8d0b414fd1ac7">00061</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_MODE_SLAVE          0x00000001  //&lt; SSI slave</span>
<a name="l00062"></a><a class="code" href="ssi__lm3s_8h.html#a6a4b74e2bf267a306c89f2273f9c7d57">00062</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_MODE_SLAVE_OD       0x00000002  //&lt; SSI slave with output disabled</span>
<a name="l00063"></a>00063 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00064"></a>00064 
<a name="l00065"></a>00065 <span class="comment">/* LM3S SSI handle properties */</span>
<a name="l00066"></a>00066 <span class="keyword">enum</span>
<a name="l00067"></a>00067 {
<a name="l00068"></a>00068     <span class="comment">/* Non-blocking I/O */</span>
<a name="l00069"></a>00069     LM3S_SSI_NONBLOCK = 1,
<a name="l00070"></a>00070 };
<a name="l00071"></a>00071 
<a name="l00073"></a><a class="code" href="structLM3SSSI.html">00073</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structLM3SSSI.html" title="LM3S1968 SSI handle structure.">LM3SSSI</a>
<a name="l00074"></a>00074 {
<a name="l00075"></a>00075     <span class="comment">/* SSI Kfile structure */</span>
<a name="l00076"></a>00076     <a class="code" href="structKFile.html" title="Context data for callback functions which operate on pseudo files.">KFile</a> fd;
<a name="l00077"></a>00077 
<a name="l00078"></a>00078     <span class="comment">/* Handle properties */</span>
<a name="l00079"></a>00079     uint32_t flags;
<a name="l00080"></a>00080 
<a name="l00081"></a>00081     <span class="comment">/* SSI port address */</span>
<a name="l00082"></a>00082     uint32_t addr;
<a name="l00083"></a>00083 } <a class="code" href="structLM3SSSI.html" title="LM3S1968 SSI handle structure.">LM3SSSI</a>;
<a name="l00084"></a>00084 
<a name="l00088"></a><a class="code" href="ssi__lm3s_8h.html#ab80af71908ca5277cd54762c392c17d9">00088</a> <span class="preprocessor">#define KFT_LM3SSSI MAKE_ID(&#39;L&#39;, &#39;S&#39;, &#39;S&#39;, &#39;I&#39;)</span>
<a name="l00089"></a>00089 <span class="preprocessor"></span>
<a name="l00090"></a>00090 INLINE <a class="code" href="structLM3SSSI.html" title="LM3S1968 SSI handle structure.">LM3SSSI</a> *LM3SSSI_CAST(<a class="code" href="structKFile.html" title="Context data for callback functions which operate on pseudo files.">KFile</a> *fd)
<a name="l00091"></a>00091 {
<a name="l00092"></a>00092     <a class="code" href="group__debug.html#gaca68c0d4ac8df0838e209fb5300f7be3" title="Assert a pre-condition on code.">ASSERT</a>(fd-&gt;_type == <a class="code" href="ssi__lm3s_8h.html#ab80af71908ca5277cd54762c392c17d9" title="ID for LM3S SSI.">KFT_LM3SSSI</a>);
<a name="l00093"></a>00093     <span class="keywordflow">return</span> (<a class="code" href="structLM3SSSI.html" title="LM3S1968 SSI handle structure.">LM3SSSI</a> *)fd;
<a name="l00094"></a>00094 }
<a name="l00095"></a>00095 
<a name="l00096"></a>00096 <span class="comment">/* KFile interface to LM3S SSI */</span>
<a name="l00097"></a>00097 <span class="keywordtype">void</span> <a class="code" href="ssi__lm3s_8c.html#a7ae0e323671e422dd0fa268785ca7622" title="Initialize a LM3S SSI driver.">lm3s_ssiInit</a>(<span class="keyword">struct</span> <a class="code" href="structLM3SSSI.html" title="LM3S1968 SSI handle structure.">LM3SSSI</a> *fds, uint32_t addr, uint32_t frame, <span class="keywordtype">int</span> mode,
<a name="l00098"></a>00098             <span class="keywordtype">int</span> bitrate, uint32_t data_width);
<a name="l00099"></a>00099 
<a name="l00100"></a>00100 <span class="comment">/* Raw interface to LM3S SSI */</span>
<a name="l00101"></a>00101 <span class="keywordtype">int</span> lm3s_ssiOpen(uint32_t addr, uint32_t frame, <span class="keywordtype">int</span> mode,
<a name="l00102"></a>00102             <span class="keywordtype">int</span> bitrate, uint32_t data_width);
<a name="l00103"></a>00103 
<a name="l00104"></a>00104 <span class="comment">/*</span>
<a name="l00105"></a>00105 <span class="comment"> * Check if the SSI transmitter is busy or not</span>
<a name="l00106"></a>00106 <span class="comment"> *</span>
<a name="l00107"></a>00107 <span class="comment"> * This allows to determine whether the TX FIFO have been cleared by the</span>
<a name="l00108"></a>00108 <span class="comment"> * hardware, so the transmission can be safely considered completed.</span>
<a name="l00109"></a>00109 <span class="comment"> */</span>
<a name="l00110"></a>00110 INLINE <span class="keywordtype">bool</span> lm3s_ssiTxDone(uint32_t base)
<a name="l00111"></a>00111 {
<a name="l00112"></a>00112     <span class="keywordflow">return</span> (<a class="code" href="types_8h.html#ac9660181819fceac0b5abcd67d76ca6e" title="Macros for hardware access, both direct and via the bit-band region.">HWREG</a>(base + <a class="code" href="lm3s__ssi_8h.html#a55f7cbb2343be8bcf82ec043a3df7ee6" title="The following are defines for the SSI register offsets.">SSI_O_SR</a>) &amp; <a class="code" href="lm3s__com_8h.html#a2001ab9e16bea9e0368913d175166305" title="The following are defines for the bit fields in the SSI_O_SR register.">SSI_SR_BSY</a>) ? <span class="keyword">true</span> : <span class="keyword">false</span>;
<a name="l00113"></a>00113 }
<a name="l00114"></a>00114 
<a name="l00115"></a>00115 <span class="comment">/*</span>
<a name="l00116"></a>00116 <span class="comment"> * Check if the SSI TX FIFO is full</span>
<a name="l00117"></a>00117 <span class="comment"> */</span>
<a name="l00118"></a>00118 INLINE <span class="keywordtype">bool</span> lm3s_ssiTxReady(uint32_t base)
<a name="l00119"></a>00119 {
<a name="l00120"></a>00120     <span class="keywordflow">return</span> (<a class="code" href="types_8h.html#ac9660181819fceac0b5abcd67d76ca6e" title="Macros for hardware access, both direct and via the bit-band region.">HWREG</a>(base + <a class="code" href="lm3s__ssi_8h.html#a55f7cbb2343be8bcf82ec043a3df7ee6" title="The following are defines for the SSI register offsets.">SSI_O_SR</a>) &amp; <a class="code" href="lm3s__com_8h.html#a5d9ec4b4633a33b42c8c1b56e8ca7d0e" title="SSI Transmit FIFO Not Full.">SSI_SR_TNF</a>) ? <span class="keyword">true</span> : <span class="keyword">false</span>;
<a name="l00121"></a>00121 }
<a name="l00122"></a>00122 
<a name="l00123"></a>00123 <span class="comment">/*</span>
<a name="l00124"></a>00124 <span class="comment"> * Check for data available in the RX FIFO</span>
<a name="l00125"></a>00125 <span class="comment"> */</span>
<a name="l00126"></a>00126 INLINE <span class="keywordtype">bool</span> lm3s_ssiRxReady(uint32_t base)
<a name="l00127"></a>00127 {
<a name="l00128"></a>00128     <span class="keywordflow">return</span> (<a class="code" href="types_8h.html#ac9660181819fceac0b5abcd67d76ca6e" title="Macros for hardware access, both direct and via the bit-band region.">HWREG</a>(base + <a class="code" href="lm3s__ssi_8h.html#a55f7cbb2343be8bcf82ec043a3df7ee6" title="The following are defines for the SSI register offsets.">SSI_O_SR</a>) &amp; <a class="code" href="lm3s__com_8h.html#ae0653371c86992b7f364d3909b10fd7b" title="SSI Receive FIFO Not Empty.">SSI_SR_RNE</a>) ? <span class="keyword">true</span> : <span class="keyword">false</span>;
<a name="l00129"></a>00129 }
<a name="l00130"></a>00130 
<a name="l00131"></a>00131 <span class="comment">/*</span>
<a name="l00132"></a>00132 <span class="comment"> * Get a frame into the SSI receive FIFO without blocking.</span>
<a name="l00133"></a>00133 <span class="comment"> *</span>
<a name="l00134"></a>00134 <span class="comment"> * Return the number of frames read from the RX FIFO.</span>
<a name="l00135"></a>00135 <span class="comment"> */</span>
<a name="l00136"></a>00136 INLINE <span class="keywordtype">int</span> lm3s_ssiReadFrameNonBlocking(uint32_t base, uint32_t *val)
<a name="l00137"></a>00137 {
<a name="l00138"></a>00138     <span class="comment">/* Check for data available in the RX FIFO */</span>
<a name="l00139"></a>00139     <span class="keywordflow">if</span> (!lm3s_ssiRxReady(base))
<a name="l00140"></a>00140         <span class="keywordflow">return</span> 0;
<a name="l00141"></a>00141     <span class="comment">/* Read data from SSI RX FIFO */</span>
<a name="l00142"></a>00142     *val = <a class="code" href="types_8h.html#ac9660181819fceac0b5abcd67d76ca6e" title="Macros for hardware access, both direct and via the bit-band region.">HWREG</a>(base + <a class="code" href="lm3s__ssi_8h.html#aeee45da597a7055c2b8468367cd8e920" title="The following are defines for the SSI register offsets.">SSI_O_DR</a>);
<a name="l00143"></a>00143     <span class="keywordflow">return</span> 1;
<a name="l00144"></a>00144 }
<a name="l00145"></a>00145 
<a name="l00146"></a>00146 <span class="comment">/*</span>
<a name="l00147"></a>00147 <span class="comment"> * Get a frame from the SSI receive FIFO.</span>
<a name="l00148"></a>00148 <span class="comment"> */</span>
<a name="l00149"></a>00149 INLINE <span class="keywordtype">void</span> lm3s_ssiReadFrame(uint32_t base, uint32_t *val)
<a name="l00150"></a>00150 {
<a name="l00151"></a>00151     <span class="comment">/* Wait for data available in the RX FIFO */</span>
<a name="l00152"></a>00152     <span class="keywordflow">while</span> (!lm3s_ssiRxReady(base))
<a name="l00153"></a>00153         <a class="code" href="power_8h.html#aa0eaaa5f710ff7d97371d8053e73e692" title="Let the CPU rest in tight busy loops.">cpu_relax</a>();
<a name="l00154"></a>00154     <span class="comment">/* Read data from SSI RX FIFO */</span>
<a name="l00155"></a>00155     *val = <a class="code" href="types_8h.html#ac9660181819fceac0b5abcd67d76ca6e" title="Macros for hardware access, both direct and via the bit-band region.">HWREG</a>(base + <a class="code" href="lm3s__ssi_8h.html#aeee45da597a7055c2b8468367cd8e920" title="The following are defines for the SSI register offsets.">SSI_O_DR</a>);
<a name="l00156"></a>00156 }
<a name="l00157"></a>00157 
<a name="l00158"></a>00158 <span class="comment">/*</span>
<a name="l00159"></a>00159 <span class="comment"> * Put a frame into the SSI transmit FIFO without blocking.</span>
<a name="l00160"></a>00160 <span class="comment"> *</span>
<a name="l00161"></a>00161 <span class="comment"> * NOTE: the upper bits of the frame will be automatically discarded by the</span>
<a name="l00162"></a>00162 <span class="comment"> * hardware according to the frame data width.</span>
<a name="l00163"></a>00163 <span class="comment"> *</span>
<a name="l00164"></a>00164 <span class="comment"> * Return the number of frames written to the TX FIFO.</span>
<a name="l00165"></a>00165 <span class="comment"> */</span>
<a name="l00166"></a>00166 INLINE <span class="keywordtype">int</span> lm3s_ssiWriteFrameNonBlocking(uint32_t base, uint32_t val)
<a name="l00167"></a>00167 {
<a name="l00168"></a>00168     <span class="comment">/* Check for available space in the TX FIFO */</span>
<a name="l00169"></a>00169     <span class="keywordflow">if</span> (!lm3s_ssiTxReady(base))
<a name="l00170"></a>00170         <span class="keywordflow">return</span> 0;
<a name="l00171"></a>00171     <span class="comment">/* Enqueue data to the TX FIFO */</span>
<a name="l00172"></a>00172     <a class="code" href="types_8h.html#ac9660181819fceac0b5abcd67d76ca6e" title="Macros for hardware access, both direct and via the bit-band region.">HWREG</a>(base + <a class="code" href="lm3s__ssi_8h.html#aeee45da597a7055c2b8468367cd8e920" title="The following are defines for the SSI register offsets.">SSI_O_DR</a>) = val;
<a name="l00173"></a>00173     <span class="keywordflow">return</span> 1;
<a name="l00174"></a>00174 }
<a name="l00175"></a>00175 
<a name="l00176"></a>00176 <span class="comment">/*</span>
<a name="l00177"></a>00177 <span class="comment"> * Put a frame into the SSI transmit FIFO.</span>
<a name="l00178"></a>00178 <span class="comment"> *</span>
<a name="l00179"></a>00179 <span class="comment"> * NOTE: the upper bits of the frame will be automatically discarded by the</span>
<a name="l00180"></a>00180 <span class="comment"> * hardware according to the frame data width.</span>
<a name="l00181"></a>00181 <span class="comment"> */</span>
<a name="l00182"></a>00182 INLINE <span class="keywordtype">void</span> lm3s_ssiWriteFrame(uint32_t base, uint32_t val)
<a name="l00183"></a>00183 {
<a name="l00184"></a>00184     <span class="comment">/* Wait for available space in the TX FIFO */</span>
<a name="l00185"></a>00185     <span class="keywordflow">while</span> (!lm3s_ssiTxReady(base))
<a name="l00186"></a>00186         <a class="code" href="power_8h.html#aa0eaaa5f710ff7d97371d8053e73e692" title="Let the CPU rest in tight busy loops.">cpu_relax</a>();
<a name="l00187"></a>00187     <span class="comment">/* Enqueue data to the TX FIFO */</span>
<a name="l00188"></a>00188     <a class="code" href="types_8h.html#ac9660181819fceac0b5abcd67d76ca6e" title="Macros for hardware access, both direct and via the bit-band region.">HWREG</a>(base + <a class="code" href="lm3s__ssi_8h.html#aeee45da597a7055c2b8468367cd8e920" title="The following are defines for the SSI register offsets.">SSI_O_DR</a>) = val;
<a name="l00189"></a>00189 }
<a name="l00190"></a>00190 
<a name="l00191"></a>00191 <span class="preprocessor">#endif </span><span class="comment">/* SSI_LM3S_H */</span>
</pre></div></div>
</div>


