###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad45.sjsuad.sjsu.edu)
#  Generated on:      Tue Nov  8 16:14:43 2016
#  Command:           timeDesign -preCTS -hold -idealClock -pathReports -slackReports -numPaths 50 -prefix eth_core_preCTSHold -outDir timingReports
###############################################################
Path 1: VIOLATED Hold Check with Pin \tx_core/tx_crc/crcpkt0 /crc_vld_2d_reg/
CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /crc_vld_2d_reg/D (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /crc_vld_d_reg/Q  (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                         -0.008
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.242
  Arrival Time                  0.118
  Slack Time                   -0.124
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                         |              |       |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^ |       | 0.000 |       |   0.000 |    0.124 | 
     | \tx_core/tx_crc/crcpkt0 /crc_vld_d_reg  | CLK ^ -> Q ^ | DFFSR | 0.023 | 0.118 |   0.118 |    0.241 | 
     | \tx_core/tx_crc/crcpkt0 /crc_vld_2d_reg | D ^          | DFFSR | 0.023 | 0.000 |   0.118 |    0.242 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                         |              |       |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.124 | 
     | \tx_core/tx_crc/crcpkt0 /crc_vld_2d_reg | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.124 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Hold Check with Pin \tx_core/tx_crc/crcpkt2 /crc_vld_2d_reg/
CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /crc_vld_2d_reg/D (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /crc_vld_d_reg/Q  (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                         -0.007
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.243
  Arrival Time                  0.121
  Slack Time                   -0.122
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                         |              |       |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^ |       | 0.000 |       |   0.000 |    0.122 | 
     | \tx_core/tx_crc/crcpkt2 /crc_vld_d_reg  | CLK ^ -> Q ^ | DFFSR | 0.028 | 0.121 |   0.121 |    0.243 | 
     | \tx_core/tx_crc/crcpkt2 /crc_vld_2d_reg | D ^          | DFFSR | 0.028 | 0.000 |   0.121 |    0.243 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                         |              |       |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.122 | 
     | \tx_core/tx_crc/crcpkt2 /crc_vld_2d_reg | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.122 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Hold Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin40_d_
reg[24] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin40_d_reg[24] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /\crcin40_d_reg[24] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                          0.025
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.275
  Arrival Time                  0.158
  Slack Time                   -0.117
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.117 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin40_d_reg[24] | CLK ^ -> Q ^ | DFFSR   | 0.043 | 0.131 |   0.131 |    0.247 | 
     | \tx_core/tx_crc/crcpkt1 /U92                | A ^ -> Y v   | NAND2X1 | 0.021 | 0.019 |   0.150 |    0.266 | 
     | \tx_core/tx_crc/crcpkt1 /U91                | A v -> Y ^   | INVX1   | 0.478 | 0.007 |   0.157 |    0.274 | 
     | \tx_core/tx_crc/crcpkt1 /U577               | B ^ -> Y ^   | OR2X2   | 0.130 | 0.001 |   0.158 |    0.275 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin40_d_reg[24] | D ^          | DFFSR   | 0.130 | 0.000 |   0.158 |    0.275 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                             |              |       |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.117 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin40_d_reg[24] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.117 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_2_fifo/
data_mem_reg[1][31] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[1][31] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[1][31] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                         -0.006
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.244
  Arrival Time                  0.127
  Slack Time                   -0.117
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.117 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.021 | 0.069 |   0.069 |    0.186 | 
     | g[1][31]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U3049                         | A ^ -> Y v   | INVX1    | 0.014 | 0.021 |   0.090 |    0.206 | 
     | \tx_core/axi_master /U751                          | A v -> Y ^   | MUX2X1   | 0.039 | 0.038 |   0.127 |    0.244 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.039 | 0.000 |   0.127 |    0.244 | 
     | g[1][31]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.117 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.117 | 
     | g[1][31]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Hold Check with Pin \tx_core/tx_crc/crcpkt1 /\data24_d_reg[18] 
/CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data24_d_reg[18] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /\data24_d_reg[18] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                         -0.007
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.243
  Arrival Time                  0.130
  Slack Time                   -0.113
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.113 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[18] | CLK ^ -> Q ^ | DFFPOSX1 | 0.025 | 0.071 |   0.071 |    0.184 | 
     | \tx_core/tx_crc/crcpkt1 /U4845             | A ^ -> Y v   | INVX1    | 0.013 | 0.021 |   0.093 |    0.205 | 
     | \tx_core/tx_crc/crcpkt1 /U4846             | A v -> Y ^   | MUX2X1   | 0.036 | 0.037 |   0.130 |    0.243 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[18] | D ^          | DFFPOSX1 | 0.036 | 0.000 |   0.130 |    0.243 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.113 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[18] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.113 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_1_fifo/
data_mem_reg[0][9] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][9] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][9] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                         -0.006
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.244
  Arrival Time                  0.133
  Slack Time                   -0.111
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.111 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.018 | 0.067 |   0.067 |    0.178 | 
     | g[0][9]                                            |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2716                         | A ^ -> Y v   | INVX1    | 0.013 | 0.020 |   0.086 |    0.198 | 
     | \tx_core/axi_master /U2718                         | B v -> Y ^   | MUX2X1   | 0.040 | 0.046 |   0.133 |    0.244 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.040 | 0.000 |   0.133 |    0.244 | 
     | g[0][9]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.111 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.111 | 
     | g[0][9]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_1_fifo/
data_mem_reg[0][1] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][1] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][1] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.245
  Arrival Time                  0.134
  Slack Time                   -0.111
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.111 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.018 | 0.067 |   0.067 |    0.178 | 
     | g[0][1]                                            |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2601                         | A ^ -> Y v   | INVX1    | 0.014 | 0.020 |   0.087 |    0.198 | 
     | \tx_core/axi_master /U2603                         | B v -> Y ^   | MUX2X1   | 0.041 | 0.047 |   0.134 |    0.245 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.041 | 0.000 |   0.134 |    0.245 | 
     | g[0][1]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.111 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.111 | 
     | g[0][1]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_2_fifo/
data_mem_reg[1][19] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[1][19] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[1][19] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                         -0.006
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.244
  Arrival Time                  0.133
  Slack Time                   -0.111
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.111 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.018 | 0.067 |   0.067 |    0.178 | 
     | g[1][19]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2883                         | A ^ -> Y v   | INVX1    | 0.013 | 0.019 |   0.086 |    0.197 | 
     | \tx_core/axi_master /U2884                         | B v -> Y ^   | MUX2X1   | 0.039 | 0.047 |   0.133 |    0.244 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.039 | 0.000 |   0.133 |    0.244 | 
     | g[1][19]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.111 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.111 | 
     | g[1][19]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_1_fifo/
data_mem_reg[0][17] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][17] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][17] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                         -0.006
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.244
  Arrival Time                  0.134
  Slack Time                   -0.111
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.111 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.018 | 0.067 |   0.067 |    0.178 | 
     | g[0][17]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2846                         | A ^ -> Y v   | INVX1    | 0.014 | 0.020 |   0.087 |    0.198 | 
     | \tx_core/axi_master /U2847                         | B v -> Y ^   | MUX2X1   | 0.041 | 0.047 |   0.134 |    0.244 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.041 | 0.000 |   0.134 |    0.244 | 
     | g[0][17]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.111 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.111 | 
     | g[0][17]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_1_fifo/
data_mem_reg[0][19] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][19] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][19] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                         -0.006
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.244
  Arrival Time                  0.133
  Slack Time                   -0.111
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.111 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.018 | 0.067 |   0.067 |    0.178 | 
     | g[0][19]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2876                         | A ^ -> Y v   | INVX1    | 0.014 | 0.020 |   0.087 |    0.198 | 
     | \tx_core/axi_master /U2877                         | B v -> Y ^   | MUX2X1   | 0.040 | 0.046 |   0.133 |    0.244 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.040 | 0.000 |   0.133 |    0.244 | 
     | g[0][19]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.111 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.111 | 
     | g[0][19]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_1_fifo/
data_mem_reg[0][15] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][15] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][15] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                         -0.006
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.244
  Arrival Time                  0.134
  Slack Time                   -0.111
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.111 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.019 | 0.068 |   0.068 |    0.178 | 
     | g[0][15]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2821                         | A ^ -> Y v   | INVX1    | 0.013 | 0.020 |   0.087 |    0.198 | 
     | \tx_core/axi_master /U2822                         | B v -> Y ^   | MUX2X1   | 0.040 | 0.046 |   0.134 |    0.244 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.040 | 0.000 |   0.134 |    0.244 | 
     | g[0][15]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.111 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.111 | 
     | g[0][15]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_1_fifo/
data_mem_reg[0][26] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][26] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][26] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.245
  Arrival Time                  0.134
  Slack Time                   -0.111
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.111 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.018 | 0.067 |   0.067 |    0.178 | 
     | g[0][26]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2974                         | A ^ -> Y v   | INVX1    | 0.013 | 0.020 |   0.087 |    0.197 | 
     | \tx_core/axi_master /U2976                         | B v -> Y ^   | MUX2X1   | 0.042 | 0.048 |   0.134 |    0.245 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.042 | 0.000 |   0.134 |    0.245 | 
     | g[0][26]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.111 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.111 | 
     | g[0][26]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_1_fifo/
data_mem_reg[0][13] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][13] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][13] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                         -0.006
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.244
  Arrival Time                  0.134
  Slack Time                   -0.111
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.111 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.018 | 0.067 |   0.067 |    0.178 | 
     | g[0][13]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2791                         | A ^ -> Y v   | INVX1    | 0.014 | 0.020 |   0.087 |    0.198 | 
     | \tx_core/axi_master /U2792                         | B v -> Y ^   | MUX2X1   | 0.040 | 0.047 |   0.134 |    0.244 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.040 | 0.000 |   0.134 |    0.244 | 
     | g[0][13]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.111 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.111 | 
     | g[0][13]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_1_fifo/
data_mem_reg[0][20] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][20] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][20] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.245
  Arrival Time                  0.134
  Slack Time                   -0.111
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.111 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.018 | 0.067 |   0.067 |    0.178 | 
     | g[0][20]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2891                         | A ^ -> Y v   | INVX1    | 0.014 | 0.020 |   0.087 |    0.198 | 
     | \tx_core/axi_master /U2893                         | B v -> Y ^   | MUX2X1   | 0.041 | 0.047 |   0.134 |    0.245 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.041 | 0.000 |   0.134 |    0.245 | 
     | g[0][20]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.111 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.111 | 
     | g[0][20]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_1_fifo/
data_mem_reg[0][18] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][18] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][18] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.245
  Arrival Time                  0.134
  Slack Time                   -0.111
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.111 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.018 | 0.067 |   0.067 |    0.178 | 
     | g[0][18]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2865                         | A ^ -> Y v   | INVX1    | 0.014 | 0.020 |   0.087 |    0.198 | 
     | \tx_core/axi_master /U2867                         | B v -> Y ^   | MUX2X1   | 0.041 | 0.047 |   0.134 |    0.245 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.041 | 0.000 |   0.134 |    0.245 | 
     | g[0][18]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.111 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.111 | 
     | g[0][18]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_1_fifo/
data_mem_reg[0][4] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][4] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][4] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                         -0.006
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.244
  Arrival Time                  0.134
  Slack Time                   -0.111
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.111 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.019 | 0.068 |   0.067 |    0.178 | 
     | g[0][4]                                            |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2652                         | A ^ -> Y v   | INVX1    | 0.014 | 0.020 |   0.087 |    0.198 | 
     | \tx_core/axi_master /U2653                         | B v -> Y ^   | MUX2X1   | 0.040 | 0.046 |   0.134 |    0.244 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.040 | 0.000 |   0.134 |    0.244 | 
     | g[0][4]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.111 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.111 | 
     | g[0][4]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_1_fifo/
data_mem_reg[0][30] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][30] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][30] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                         -0.006
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.244
  Arrival Time                  0.134
  Slack Time                   -0.110
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.110 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.019 | 0.068 |   0.067 |    0.178 | 
     | g[0][30]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U3045                         | A ^ -> Y v   | INVX1    | 0.014 | 0.020 |   0.087 |    0.198 | 
     | \tx_core/axi_master /U3046                         | B v -> Y ^   | MUX2X1   | 0.040 | 0.046 |   0.134 |    0.244 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.040 | 0.000 |   0.134 |    0.244 | 
     | g[0][30]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.110 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.110 | 
     | g[0][30]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_1_fifo/
data_mem_reg[0][24] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][24] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][24] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.245
  Arrival Time                  0.135
  Slack Time                   -0.110
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.110 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.018 | 0.067 |   0.067 |    0.178 | 
     | g[0][24]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2956                         | A ^ -> Y v   | INVX1    | 0.013 | 0.020 |   0.087 |    0.197 | 
     | \tx_core/axi_master /U2957                         | B v -> Y ^   | MUX2X1   | 0.042 | 0.048 |   0.135 |    0.245 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.042 | 0.000 |   0.135 |    0.245 | 
     | g[0][24]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.110 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.110 | 
     | g[0][24]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_1_fifo/
data_mem_reg[0][22] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][22] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][22] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                         -0.006
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.244
  Arrival Time                  0.134
  Slack Time                   -0.110
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.111 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.019 | 0.067 |   0.067 |    0.178 | 
     | g[0][22]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2925                         | A ^ -> Y v   | INVX1    | 0.014 | 0.020 |   0.087 |    0.198 | 
     | \tx_core/axi_master /U2927                         | B v -> Y ^   | MUX2X1   | 0.040 | 0.047 |   0.134 |    0.244 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.040 | 0.000 |   0.134 |    0.244 | 
     | g[0][22]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.110 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.110 | 
     | g[0][22]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_1_fifo/
data_mem_reg[0][23] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][23] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][23] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.245
  Arrival Time                  0.135
  Slack Time                   -0.110
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.110 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.018 | 0.067 |   0.067 |    0.178 | 
     | g[0][23]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2941                         | A ^ -> Y v   | INVX1    | 0.014 | 0.020 |   0.087 |    0.197 | 
     | \tx_core/axi_master /U2942                         | B v -> Y ^   | MUX2X1   | 0.042 | 0.048 |   0.135 |    0.245 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.042 | 0.000 |   0.135 |    0.245 | 
     | g[0][23]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.110 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.110 | 
     | g[0][23]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_1_fifo/
data_mem_reg[0][6] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][6] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][6] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.245
  Arrival Time                  0.135
  Slack Time                   -0.110
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.110 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.019 | 0.067 |   0.067 |    0.178 | 
     | g[0][6]                                            |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2682                         | A ^ -> Y v   | INVX1    | 0.013 | 0.020 |   0.087 |    0.197 | 
     | \tx_core/axi_master /U2683                         | B v -> Y ^   | MUX2X1   | 0.042 | 0.048 |   0.135 |    0.245 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.042 | 0.000 |   0.135 |    0.245 | 
     | g[0][6]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.110 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.110 | 
     | g[0][6]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_1_fifo/
data_mem_reg[0][0] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][0] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][0] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.245
  Arrival Time                  0.135
  Slack Time                   -0.110
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.110 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.019 | 0.068 |   0.068 |    0.178 | 
     | g[0][0]                                            |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2588                         | A ^ -> Y v   | INVX1    | 0.013 | 0.020 |   0.087 |    0.198 | 
     | \tx_core/axi_master /U2591                         | B v -> Y ^   | MUX2X1   | 0.042 | 0.047 |   0.135 |    0.245 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.042 | 0.000 |   0.135 |    0.245 | 
     | g[0][0]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.110 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.110 | 
     | g[0][0]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_2_fifo/
data_mem_reg[1][9] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[1][9] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[1][9] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                         -0.007
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.243
  Arrival Time                  0.133
  Slack Time                   -0.110
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.110 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.018 | 0.067 |   0.067 |    0.177 | 
     | g[1][9]                                            |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2725                         | A ^ -> Y v   | INVX1    | 0.014 | 0.020 |   0.087 |    0.197 | 
     | \tx_core/axi_master /U2726                         | B v -> Y ^   | MUX2X1   | 0.038 | 0.046 |   0.133 |    0.243 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.038 | 0.000 |   0.133 |    0.243 | 
     | g[1][9]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.110 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.110 | 
     | g[1][9]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_1_fifo/
data_mem_reg[0][11] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][11] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][11] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.245
  Arrival Time                  0.135
  Slack Time                   -0.110
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.110 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.018 | 0.067 |   0.067 |    0.177 | 
     | g[0][11]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2752                         | A ^ -> Y v   | INVX1    | 0.014 | 0.020 |   0.087 |    0.197 | 
     | \tx_core/axi_master /U2753                         | B v -> Y ^   | MUX2X1   | 0.041 | 0.047 |   0.135 |    0.245 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.041 | 0.000 |   0.135 |    0.245 | 
     | g[0][11]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.110 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.110 | 
     | g[0][11]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_1_fifo/
data_mem_reg[0][8] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][8] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][8] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.245
  Arrival Time                  0.135
  Slack Time                   -0.110
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.110 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.018 | 0.067 |   0.067 |    0.177 | 
     | g[0][8]                                            |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2712                         | A ^ -> Y v   | INVX1    | 0.014 | 0.020 |   0.087 |    0.198 | 
     | \tx_core/axi_master /U2713                         | B v -> Y ^   | MUX2X1   | 0.041 | 0.047 |   0.134 |    0.245 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.041 | 0.000 |   0.135 |    0.245 | 
     | g[0][8]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.110 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.110 | 
     | g[0][8]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_0_fifo/
data_mem_reg[0][9] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[0][9] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[0][9] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                         -0.008
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.242
  Arrival Time                  0.132
  Slack Time                   -0.110
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.110 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.018 | 0.067 |   0.067 |    0.177 | 
     | g[0][9]                                            |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2729                         | A ^ -> Y v   | INVX1    | 0.013 | 0.019 |   0.086 |    0.196 | 
     | \tx_core/axi_master /U2730                         | B v -> Y ^   | MUX2X1   | 0.035 | 0.046 |   0.132 |    0.242 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.035 | 0.000 |   0.132 |    0.242 | 
     | g[0][9]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.110 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.110 | 
     | g[0][9]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_1_fifo/
data_mem_reg[0][10] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][10] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][10] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                         -0.006
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.244
  Arrival Time                  0.134
  Slack Time                   -0.110
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.110 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.019 | 0.068 |   0.068 |    0.178 | 
     | g[0][10]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2737                         | A ^ -> Y v   | INVX1    | 0.014 | 0.020 |   0.088 |    0.198 | 
     | \tx_core/axi_master /U2738                         | B v -> Y ^   | MUX2X1   | 0.040 | 0.046 |   0.134 |    0.244 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.040 | 0.000 |   0.134 |    0.244 | 
     | g[0][10]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.110 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.110 | 
     | g[0][10]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_1_fifo/
data_mem_reg[1][11] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[1][11] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[1][11] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                         -0.006
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.244
  Arrival Time                  0.134
  Slack Time                   -0.110
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.110 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.018 | 0.067 |   0.067 |    0.177 | 
     | g[1][11]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2746                         | A ^ -> Y v   | INVX1    | 0.014 | 0.020 |   0.087 |    0.197 | 
     | \tx_core/axi_master /U2748                         | B v -> Y ^   | MUX2X1   | 0.039 | 0.047 |   0.133 |    0.244 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.039 | 0.000 |   0.134 |    0.244 | 
     | g[1][11]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.110 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.110 | 
     | g[1][11]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_1_fifo/
data_mem_reg[1][3] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[1][3] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[1][3] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                         -0.006
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.244
  Arrival Time                  0.134
  Slack Time                   -0.110
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.110 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.018 | 0.067 |   0.067 |    0.177 | 
     | g[1][3]                                            |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2639                         | A ^ -> Y v   | INVX1    | 0.014 | 0.020 |   0.087 |    0.197 | 
     | \tx_core/axi_master /U2640                         | B v -> Y ^   | MUX2X1   | 0.039 | 0.047 |   0.134 |    0.244 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.039 | 0.000 |   0.134 |    0.244 | 
     | g[1][3]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.110 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.110 | 
     | g[1][3]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_1_fifo/
data_mem_reg[1][12] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[1][12] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[1][12] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                         -0.007
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.243
  Arrival Time                  0.133
  Slack Time                   -0.110
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.110 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.018 | 0.067 |   0.067 |    0.177 | 
     | g[1][12]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2774                         | A ^ -> Y v   | INVX1    | 0.014 | 0.020 |   0.087 |    0.197 | 
     | \tx_core/axi_master /U2776                         | B v -> Y ^   | MUX2X1   | 0.037 | 0.046 |   0.133 |    0.243 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.037 | 0.000 |   0.133 |    0.243 | 
     | g[1][12]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.110 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.110 | 
     | g[1][12]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_1_fifo/
data_mem_reg[1][8] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[1][8] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[1][8] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                         -0.006
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.244
  Arrival Time                  0.134
  Slack Time                   -0.110
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.110 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.018 | 0.067 |   0.067 |    0.177 | 
     | g[1][8]                                            |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2701                         | A ^ -> Y v   | INVX1    | 0.014 | 0.020 |   0.087 |    0.197 | 
     | \tx_core/axi_master /U2703                         | B v -> Y ^   | MUX2X1   | 0.039 | 0.047 |   0.134 |    0.244 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.039 | 0.000 |   0.134 |    0.244 | 
     | g[1][8]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.110 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.110 | 
     | g[1][8]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_1_fifo/
data_mem_reg[0][21] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][21] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][21] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                         -0.006
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.244
  Arrival Time                  0.134
  Slack Time                   -0.110
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.110 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.019 | 0.068 |   0.068 |    0.178 | 
     | g[0][21]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2911                         | A ^ -> Y v   | INVX1    | 0.013 | 0.020 |   0.088 |    0.198 | 
     | \tx_core/axi_master /U2912                         | B v -> Y ^   | MUX2X1   | 0.040 | 0.047 |   0.134 |    0.244 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.040 | 0.000 |   0.134 |    0.244 | 
     | g[0][21]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.110 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.110 | 
     | g[0][21]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_1_fifo/
data_mem_reg[1][22] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[1][22] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[1][22] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                         -0.007
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.243
  Arrival Time                  0.133
  Slack Time                   -0.110
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.110 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.018 | 0.067 |   0.067 |    0.177 | 
     | g[1][22]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2928                         | A ^ -> Y v   | INVX1    | 0.014 | 0.020 |   0.087 |    0.197 | 
     | \tx_core/axi_master /U2929                         | B v -> Y ^   | MUX2X1   | 0.038 | 0.047 |   0.133 |    0.243 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.038 | 0.000 |   0.133 |    0.243 | 
     | g[1][22]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.110 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.110 | 
     | g[1][22]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_1_fifo/
data_mem_reg[1][7] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[1][7] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[1][7] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                         -0.006
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.244
  Arrival Time                  0.134
  Slack Time                   -0.110
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.110 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.018 | 0.067 |   0.067 |    0.177 | 
     | g[1][7]                                            |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2699                         | A ^ -> Y v   | INVX1    | 0.014 | 0.020 |   0.086 |    0.196 | 
     | \tx_core/axi_master /U2700                         | B v -> Y ^   | MUX2X1   | 0.039 | 0.048 |   0.134 |    0.244 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.039 | 0.000 |   0.134 |    0.244 | 
     | g[1][7]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.110 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.110 | 
     | g[1][7]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_2_fifo/
data_mem_reg[1][4] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[1][4] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[1][4] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                         -0.007
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.243
  Arrival Time                  0.133
  Slack Time                   -0.110
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.110 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.019 | 0.067 |   0.067 |    0.177 | 
     | g[1][4]                                            |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2654                         | A ^ -> Y v   | INVX1    | 0.013 | 0.020 |   0.087 |    0.197 | 
     | \tx_core/axi_master /U2655                         | B v -> Y ^   | MUX2X1   | 0.038 | 0.046 |   0.133 |    0.243 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.038 | 0.000 |   0.133 |    0.243 | 
     | g[1][4]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.110 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.110 | 
     | g[1][4]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_1_fifo/
data_mem_reg[1][9] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[1][9] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[1][9] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                         -0.006
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.244
  Arrival Time                  0.135
  Slack Time                   -0.110
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.110 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.018 | 0.067 |   0.067 |    0.177 | 
     | g[1][9]                                            |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2727                         | A ^ -> Y v   | INVX1    | 0.013 | 0.019 |   0.087 |    0.196 | 
     | \tx_core/axi_master /U2728                         | B v -> Y ^   | MUX2X1   | 0.040 | 0.048 |   0.134 |    0.244 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.040 | 0.000 |   0.135 |    0.244 | 
     | g[1][9]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.110 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.110 | 
     | g[1][9]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_1_fifo/
data_mem_reg[0][7] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][7] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][7] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.245
  Arrival Time                  0.135
  Slack Time                   -0.110
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.110 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.019 | 0.067 |   0.067 |    0.177 | 
     | g[0][7]                                            |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2696                         | A ^ -> Y v   | INVX1    | 0.014 | 0.020 |   0.088 |    0.197 | 
     | \tx_core/axi_master /U2698                         | B v -> Y ^   | MUX2X1   | 0.042 | 0.048 |   0.135 |    0.245 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.042 | 0.000 |   0.135 |    0.245 | 
     | g[0][7]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.110 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.110 | 
     | g[0][7]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_1_fifo/
data_mem_reg[0][3] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][3] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][3] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.245
  Arrival Time                  0.135
  Slack Time                   -0.110
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.110 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.019 | 0.068 |   0.068 |    0.178 | 
     | g[0][3]                                            |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2636                         | A ^ -> Y v   | INVX1    | 0.014 | 0.020 |   0.088 |    0.198 | 
     | \tx_core/axi_master /U2638                         | B v -> Y ^   | MUX2X1   | 0.041 | 0.047 |   0.135 |    0.244 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.041 | 0.000 |   0.135 |    0.245 | 
     | g[0][3]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.110 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.110 | 
     | g[0][3]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_2_fifo/
data_mem_reg[1][24] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[1][24] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[1][24] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                         -0.006
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.244
  Arrival Time                  0.134
  Slack Time                   -0.110
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.110 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.018 | 0.067 |   0.067 |    0.177 | 
     | g[1][24]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2945                         | A ^ -> Y v   | INVX1    | 0.014 | 0.020 |   0.087 |    0.197 | 
     | \tx_core/axi_master /U2947                         | B v -> Y ^   | MUX2X1   | 0.039 | 0.047 |   0.134 |    0.244 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.039 | 0.000 |   0.134 |    0.244 | 
     | g[1][24]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.110 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.110 | 
     | g[1][24]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_1_fifo/
data_mem_reg[0][2] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][2] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][2] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.245
  Arrival Time                  0.135
  Slack Time                   -0.110
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.110 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.018 | 0.067 |   0.067 |    0.177 | 
     | g[0][2]                                            |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2621                         | A ^ -> Y v   | INVX1    | 0.015 | 0.020 |   0.087 |    0.197 | 
     | \tx_core/axi_master /U2623                         | B v -> Y ^   | MUX2X1   | 0.042 | 0.048 |   0.135 |    0.245 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.042 | 0.000 |   0.135 |    0.245 | 
     | g[0][2]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.110 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.110 | 
     | g[0][2]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_2_fifo/
data_mem_reg[0][9] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][9] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][9] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                         -0.007
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.243
  Arrival Time                  0.134
  Slack Time                   -0.110
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.110 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.019 | 0.067 |   0.067 |    0.177 | 
     | g[0][9]                                            |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2722                         | A ^ -> Y v   | INVX1    | 0.014 | 0.020 |   0.087 |    0.197 | 
     | \tx_core/axi_master /U2724                         | B v -> Y ^   | MUX2X1   | 0.038 | 0.046 |   0.134 |    0.243 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.038 | 0.000 |   0.134 |    0.243 | 
     | g[0][9]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.110 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.110 | 
     | g[0][9]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_1_fifo/
data_mem_reg[1][27] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[1][27] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[1][27] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                         -0.007
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.243
  Arrival Time                  0.134
  Slack Time                   -0.110
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.110 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.018 | 0.067 |   0.067 |    0.177 | 
     | g[1][27]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U3000                         | A ^ -> Y v   | INVX1    | 0.014 | 0.020 |   0.087 |    0.196 | 
     | \tx_core/axi_master /U3001                         | B v -> Y ^   | MUX2X1   | 0.038 | 0.047 |   0.134 |    0.243 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.038 | 0.000 |   0.134 |    0.243 | 
     | g[1][27]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.110 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.110 | 
     | g[1][27]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_1_fifo/
data_mem_reg[1][4] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[1][4] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[1][4] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                         -0.007
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.243
  Arrival Time                  0.134
  Slack Time                   -0.110
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.110 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.019 | 0.067 |   0.067 |    0.177 | 
     | g[1][4]                                            |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2641                         | A ^ -> Y v   | INVX1    | 0.014 | 0.020 |   0.087 |    0.197 | 
     | \tx_core/axi_master /U2643                         | B v -> Y ^   | MUX2X1   | 0.038 | 0.047 |   0.134 |    0.243 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.038 | 0.000 |   0.134 |    0.243 | 
     | g[1][4]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.110 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.110 | 
     | g[1][4]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_2_fifo/
data_mem_reg[0][30] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][30] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][30] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                         -0.006
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.244
  Arrival Time                  0.134
  Slack Time                   -0.110
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.110 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.018 | 0.067 |   0.067 |    0.177 | 
     | g[0][30]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U3047                         | A ^ -> Y v   | INVX1    | 0.014 | 0.020 |   0.087 |    0.197 | 
     | \tx_core/axi_master /U3048                         | B v -> Y ^   | MUX2X1   | 0.039 | 0.047 |   0.134 |    0.244 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.039 | 0.000 |   0.134 |    0.244 | 
     | g[0][30]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.110 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.110 | 
     | g[0][30]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_2_fifo/
data_mem_reg[1][29] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[1][29] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[1][29] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                         -0.007
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.243
  Arrival Time                  0.134
  Slack Time                   -0.110
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.110 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.019 | 0.067 |   0.067 |    0.177 | 
     | g[1][29]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U3032                         | A ^ -> Y v   | INVX1    | 0.014 | 0.020 |   0.087 |    0.197 | 
     | \tx_core/axi_master /U3033                         | B v -> Y ^   | MUX2X1   | 0.038 | 0.047 |   0.134 |    0.243 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.038 | 0.000 |   0.134 |    0.243 | 
     | g[1][29]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.110 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.110 | 
     | g[1][29]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_1_fifo/
data_mem_reg[1][24] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[1][24] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[1][24] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                         -0.006
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.244
  Arrival Time                  0.135
  Slack Time                   -0.110
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.110 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.018 | 0.067 |   0.067 |    0.176 | 
     | g[1][24]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2951                         | A ^ -> Y v   | INVX1    | 0.014 | 0.020 |   0.087 |    0.196 | 
     | \tx_core/axi_master /U2953                         | B v -> Y ^   | MUX2X1   | 0.039 | 0.048 |   0.134 |    0.244 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.039 | 0.000 |   0.135 |    0.244 | 
     | g[1][24]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.110 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.110 | 
     | g[1][24]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_1_fifo/
data_mem_reg[0][5] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][5] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][5] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.245
  Arrival Time                  0.136
  Slack Time                   -0.110
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.110 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.019 | 0.068 |   0.068 |    0.177 | 
     | g[0][5]                                            |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2661                         | A ^ -> Y v   | INVX1    | 0.014 | 0.020 |   0.088 |    0.197 | 
     | \tx_core/axi_master /U2663                         | B v -> Y ^   | MUX2X1   | 0.042 | 0.048 |   0.135 |    0.245 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.042 | 0.000 |   0.136 |    0.245 | 
     | g[0][5]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.110 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.110 | 
     | g[0][5]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_2_fifo/
data_mem_reg[1][16] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[1][16] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[1][16] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                         -0.006
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.244
  Arrival Time                  0.134
  Slack Time                   -0.110
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.110 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.019 | 0.068 |   0.068 |    0.177 | 
     | g[1][16]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2825                         | A ^ -> Y v   | INVX1    | 0.013 | 0.020 |   0.087 |    0.197 | 
     | \tx_core/axi_master /U2827                         | B v -> Y ^   | MUX2X1   | 0.039 | 0.047 |   0.134 |    0.244 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.039 | 0.000 |   0.134 |    0.244 | 
     | g[1][16]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.110 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.110 | 
     | g[1][16]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_2_fifo/
data_mem_reg[1][6] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[1][6] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[1][6] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                         -0.006
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.244
  Arrival Time                  0.135
  Slack Time                   -0.110
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.109 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.019 | 0.068 |   0.067 |    0.177 | 
     | g[1][6]                                            |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2684                         | A ^ -> Y v   | INVX1    | 0.013 | 0.020 |   0.087 |    0.197 | 
     | \tx_core/axi_master /U2685                         | B v -> Y ^   | MUX2X1   | 0.039 | 0.047 |   0.134 |    0.244 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.039 | 0.000 |   0.135 |    0.244 | 
     | g[1][6]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.110 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.110 | 
     | g[1][6]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_1_fifo/
data_mem_reg[1][6] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[1][6] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[1][6] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                         -0.006
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.244
  Arrival Time                  0.134
  Slack Time                   -0.109
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.109 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.019 | 0.067 |   0.067 |    0.177 | 
     | g[1][6]                                            |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2677                         | A ^ -> Y v   | INVX1    | 0.014 | 0.020 |   0.087 |    0.197 | 
     | \tx_core/axi_master /U2679                         | B v -> Y ^   | MUX2X1   | 0.038 | 0.047 |   0.134 |    0.244 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.038 | 0.000 |   0.134 |    0.244 | 
     | g[1][6]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.109 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.109 | 
     | g[1][6]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 

