Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,22
design__inferred_latch__count,0
design__instance__count,14558
design__instance__area,84372.2
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,458
design__max_cap_violation__count__corner:nom_tt_025C_1v80,1
power__internal__total,0.0005817984347231686
power__switching__total,0.00022737623658031225
power__leakage__total,9.03613681657589E-8
power__total,0.0008092650095932186
clock__skew__worst_hold__corner:nom_tt_025C_1v80,1.1421056645911787
clock__skew__worst_setup__corner:nom_tt_025C_1v80,1.6421057201023315
timing__hold__ws__corner:nom_tt_025C_1v80,0.30380543385352093
timing__setup__ws__corner:nom_tt_025C_1v80,76.69862118068004
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.303805
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,92.937439
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,0
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,458
design__max_cap_violation__count__corner:nom_ss_100C_1v60,1
clock__skew__worst_hold__corner:nom_ss_100C_1v60,2.3264000273558962
clock__skew__worst_setup__corner:nom_ss_100C_1v60,2.826400082867049
timing__hold__ws__corner:nom_ss_100C_1v60,0.839287330056769
timing__setup__ws__corner:nom_ss_100C_1v60,73.67148166705321
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.839287
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,84.841736
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,458
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,1
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,0.6822889113474677
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,1.1822889668586205
timing__hold__ws__corner:nom_ff_n40C_1v95,0.10599382782594234
timing__setup__ws__corner:nom_ff_n40C_1v95,77.79826425506975
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.105994
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,95.600883
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,16
design__max_fanout_violation__count,458
design__max_cap_violation__count,2
clock__skew__worst_hold,2.376705566292029
clock__skew__worst_setup,1.1565145835014858
timing__hold__ws,0.10450968164464891
timing__setup__ws,73.60719886393095
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.104510
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,84.708572
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 550.0 400.0
design__core__bbox,5.52 10.88 544.18 388.96
flow__warnings__count,1
flow__errors__count,0
design__io,107
design__die__area,220000
design__core__area,203657
design__instance__count__stdcell,14558
design__instance__area__stdcell,84372.2
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.414287
design__instance__utilization__stdcell,0.414287
design__power_grid_violation__count__net:vccd1,0
design__power_grid_violation__count__net:vssd1,0
design__power_grid_violation__count,0
floorplan__design__io,105
design__io__hpwl,6408873
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,216840
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,531
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
route__net,7160
route__net__special,2
route__drc_errors__iter:1,6333
route__wirelength__iter:1,258495
route__drc_errors__iter:2,2521
route__wirelength__iter:2,255977
route__drc_errors__iter:3,2339
route__wirelength__iter:3,254906
route__drc_errors__iter:4,418
route__wirelength__iter:4,254467
route__drc_errors__iter:5,29
route__wirelength__iter:5,254481
route__drc_errors__iter:6,0
route__wirelength__iter:6,254500
route__drc_errors,0
route__wirelength,254500
route__vias,62182
route__vias__singlecut,62182
route__vias__multicut,0
design__disconnected_pin__count,28
design__critical_disconnected_pin__count,0
route__wirelength__max,809.58
timing__unannotated_net__count__corner:nom_tt_025C_1v80,172
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,172
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,172
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,458
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,1.1043206661693608
clock__skew__worst_setup__corner:min_tt_025C_1v80,1.6043207216805135
timing__hold__ws__corner:min_tt_025C_1v80,0.30054848349636776
timing__setup__ws__corner:min_tt_025C_1v80,76.74472119467994
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.300548
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,93.017349
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,172
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,0
design__max_fanout_violation__count__corner:min_ss_100C_1v60,458
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,2.2630138403736835
clock__skew__worst_setup__corner:min_ss_100C_1v60,2.763013895884836
timing__hold__ws__corner:min_ss_100C_1v60,0.835662007689627
timing__setup__ws__corner:min_ss_100C_1v60,73.76766783991339
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.835662
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,84.977928
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,172
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,458
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,0.6565146390126386
clock__skew__worst_setup__corner:min_ff_n40C_1v95,1.1565145835014858
timing__hold__ws__corner:min_ff_n40C_1v95,0.10450968164464891
timing__setup__ws__corner:min_ff_n40C_1v95,77.82824915936686
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.104510
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,95.653816
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,172
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,458
design__max_cap_violation__count__corner:max_tt_025C_1v80,1
clock__skew__worst_hold__corner:max_tt_025C_1v80,1.1707444234328563
clock__skew__worst_setup__corner:max_tt_025C_1v80,1.6707444789440091
timing__hold__ws__corner:max_tt_025C_1v80,0.30672631969161557
timing__setup__ws__corner:max_tt_025C_1v80,76.67614671331232
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.306726
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,92.854416
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,172
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,16
design__max_fanout_violation__count__corner:max_ss_100C_1v60,458
design__max_cap_violation__count__corner:max_ss_100C_1v60,2
clock__skew__worst_hold__corner:max_ss_100C_1v60,2.376705566292029
clock__skew__worst_setup__corner:max_ss_100C_1v60,2.876705621803182
timing__hold__ws__corner:max_ss_100C_1v60,0.8433987080778387
timing__setup__ws__corner:max_ss_100C_1v60,73.60719886393095
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.843399
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,84.708572
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,172
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,458
design__max_cap_violation__count__corner:max_ff_n40C_1v95,1
clock__skew__worst_hold__corner:max_ff_n40C_1v95,0.7030536352089034
clock__skew__worst_setup__corner:max_ff_n40C_1v95,1.2030536907200562
timing__hold__ws__corner:max_ff_n40C_1v95,0.10551093630772453
timing__setup__ws__corner:max_ff_n40C_1v95,77.78695241439652
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.105511
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,95.552132
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,172
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,172
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80,1.79994
design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80,0.0000571
design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80,0.0000484356
design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80,0.00000751103
design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80,0.0000484356
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.000007750000000000000337512136294737530306520056910812854766845703125
ir__drop__worst,0.0000570999999999999987925457245463434219345799647271633148193359375
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
