Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date             : Fri May 13 16:23:35 2022
| Host             : LAPTOP-JMMFBA79 running 64-bit major release  (build 9200)
| Command          : report_power -file soc_power_routed.rpt -pb soc_power_summary_routed.pb -rpx soc_power_routed.rpx
| Design           : soc
| Device           : xc7k160tffg676-2L
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 38.827       |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 37.861       |
| Device Static (W)        | 0.966        |
| Effective TJA (C/W)      | 1.9          |
| Max Ambient (C)          | 25.3         |
| Junction Temperature (C) | 99.7         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |    10.300 |     7484 |       --- |             --- |
|   LUT as Logic           |     9.607 |     3843 |    101400 |            3.79 |
|   CARRY4                 |     0.319 |       93 |     25350 |            0.37 |
|   F7/F8 Muxes            |     0.235 |      874 |    101400 |            0.86 |
|   Register               |     0.081 |     1660 |    202800 |            0.82 |
|   LUT as Distributed RAM |     0.036 |      768 |     35000 |            2.19 |
|   BUFG                   |     0.020 |        6 |        32 |           18.75 |
|   Others                 |     0.000 |       31 |       --- |             --- |
| Signals                  |    19.121 |     5196 |       --- |             --- |
| Block RAM                |     0.114 |        1 |       325 |            0.31 |
| I/O                      |     8.327 |       44 |       400 |           11.00 |
| Static Power             |     0.966 |          |           |                 |
| Total                    |    38.827 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |    30.409 |      29.613 |      0.796 |
| Vccaux    |       1.800 |     0.357 |       0.300 |      0.057 |
| Vcco33    |       3.300 |     2.320 |       2.319 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.011 |       0.010 |      0.001 |
| Vcco15    |       1.500 |     0.020 |       0.019 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.036 |       0.010 |      0.025 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------+-----------+
| Name                              | Power (W) |
+-----------------------------------+-----------+
| soc                               |    37.861 |
|   U1                              |     4.435 |
|     DataPath                      |     4.419 |
|       ALU_1                       |     1.282 |
|       PC_1                        |     0.649 |
|       RegFile_1                   |     2.376 |
|     controller                    |     0.016 |
|   U10                             |     1.612 |
|   U11                             |    21.146 |
|     vga_controller                |     6.587 |
|     vga_debugger                  |    12.207 |
|     vga_display                   |     2.352 |
|   U2                              |     0.975 |
|     U0                            |     0.975 |
|       synth_options.dist_mem_inst |     0.975 |
|   U3                              |     0.118 |
|     RAM_B                         |     0.118 |
|       U0                          |     0.118 |
|   U4                              |     0.096 |
|   U7                              |     0.054 |
|     LED_P2S                       |     0.054 |
|   U8                              |     0.210 |
|   U9                              |     0.105 |
|   nolabel_line249                 |     0.210 |
|   nolabel_line343                 |     0.363 |
|     M2                            |     0.111 |
|     SM1                           |     0.252 |
|       HTS0                        |     0.014 |
|       HTS1                        |     0.033 |
|       HTS2                        |     0.032 |
|       HTS3                        |     0.026 |
|       HTS4                        |     0.028 |
|       HTS5                        |     0.024 |
|       HTS6                        |     0.036 |
|       HTS7                        |     0.057 |
+-----------------------------------+-----------+


