{
  "family": "MKW30Z4",
  "architecture": "arm-cortex-m0plus",
  "vendor": "Freescale Semiconductor, Inc.",
  "mcus": {
    "MKW30Z4": {
      "flash": {
        "size_kb": 64,
        "base_address": "0x08000000",
        "page_size_kb": 1
      },
      "ram": {
        "size_kb": 20,
        "base_address": "0x20000000"
      },
      "peripherals": {
        "FLASH": {
          "instances": [
            {
              "name": "FTFA_FlashConfig",
              "base": "0x00000400"
            },
            {
              "name": "FTFA",
              "base": "0x40020000",
              "irq": 5
            }
          ],
          "registers": {
            "BACKKEY3": {
              "offset": "0x00",
              "size": 8,
              "description": "Backdoor Comparison Key 3."
            },
            "BACKKEY2": {
              "offset": "0x01",
              "size": 8,
              "description": "Backdoor Comparison Key 2."
            },
            "BACKKEY1": {
              "offset": "0x02",
              "size": 8,
              "description": "Backdoor Comparison Key 1."
            },
            "BACKKEY0": {
              "offset": "0x03",
              "size": 8,
              "description": "Backdoor Comparison Key 0."
            },
            "BACKKEY7": {
              "offset": "0x04",
              "size": 8,
              "description": "Backdoor Comparison Key 7."
            },
            "BACKKEY6": {
              "offset": "0x05",
              "size": 8,
              "description": "Backdoor Comparison Key 6."
            },
            "BACKKEY5": {
              "offset": "0x06",
              "size": 8,
              "description": "Backdoor Comparison Key 5."
            },
            "BACKKEY4": {
              "offset": "0x07",
              "size": 8,
              "description": "Backdoor Comparison Key 4."
            },
            "FPROT3": {
              "offset": "0x08",
              "size": 8,
              "description": "Non-volatile P-Flash Protection 1 - Low Register"
            },
            "FPROT2": {
              "offset": "0x09",
              "size": 8,
              "description": "Non-volatile P-Flash Protection 1 - High Register"
            },
            "FPROT1": {
              "offset": "0x0A",
              "size": 8,
              "description": "Non-volatile P-Flash Protection 0 - Low Register"
            },
            "FPROT0": {
              "offset": "0x0B",
              "size": 8,
              "description": "Non-volatile P-Flash Protection 0 - High Register"
            },
            "FSEC": {
              "offset": "0x0C",
              "size": 8,
              "description": "Non-volatile Flash Security Register"
            },
            "FOPT": {
              "offset": "0x0D",
              "size": 8,
              "description": "Non-volatile Flash Option Register"
            }
          },
          "bits": {
            "BACKKEY3": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "BACKKEY2": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "BACKKEY1": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "BACKKEY0": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "BACKKEY7": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "BACKKEY6": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "BACKKEY5": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "BACKKEY4": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "FPROT3": {
              "PROT": {
                "bit": 0,
                "description": "P-Flash Region Protect",
                "width": 8
              }
            },
            "FPROT2": {
              "PROT": {
                "bit": 0,
                "description": "P-Flash Region Protect",
                "width": 8
              }
            },
            "FPROT1": {
              "PROT": {
                "bit": 0,
                "description": "P-Flash Region Protect",
                "width": 8
              }
            },
            "FPROT0": {
              "PROT": {
                "bit": 0,
                "description": "P-Flash Region Protect",
                "width": 8
              }
            },
            "FSEC": {
              "SEC": {
                "bit": 0,
                "description": "Flash Security",
                "width": 2
              },
              "FSLACC": {
                "bit": 2,
                "description": "Freescale Failure Analysis Access Code",
                "width": 2
              },
              "MEEN": {
                "bit": 4,
                "description": "no description available",
                "width": 2
              },
              "KEYEN": {
                "bit": 6,
                "description": "Backdoor Key Security Enable",
                "width": 2
              }
            },
            "FOPT": {
              "LPBOOT0": {
                "bit": 0,
                "description": "no description available"
              },
              "NMI_DIS": {
                "bit": 2,
                "description": "no description available"
              },
              "RESET_PIN_CFG": {
                "bit": 3,
                "description": "no description available"
              },
              "LPBOOT1": {
                "bit": 4,
                "description": "no description available"
              },
              "FAST_INIT": {
                "bit": 5,
                "description": "no description available"
              }
            }
          }
        },
        "DMA": {
          "instances": [
            {
              "name": "DMA",
              "base": "0x40008000",
              "irq": 0
            },
            {
              "name": "DMAMUX0",
              "base": "0x40021000"
            }
          ],
          "registers": {
            "SAR0": {
              "offset": "0x100",
              "size": 32,
              "description": "Source Address Register"
            },
            "DAR0": {
              "offset": "0x104",
              "size": 32,
              "description": "Destination Address Register"
            },
            "DSR_BCR0": {
              "offset": "0x108",
              "size": 32,
              "description": "DMA Status Register / Byte Count Register"
            },
            "DSR0": {
              "offset": "0x10B",
              "size": 8,
              "description": "DMA_DSR0 register."
            },
            "DCR0": {
              "offset": "0x10C",
              "size": 32,
              "description": "DMA Control Register"
            },
            "SAR1": {
              "offset": "0x110",
              "size": 32,
              "description": "Source Address Register"
            },
            "DAR1": {
              "offset": "0x114",
              "size": 32,
              "description": "Destination Address Register"
            },
            "DSR_BCR1": {
              "offset": "0x118",
              "size": 32,
              "description": "DMA Status Register / Byte Count Register"
            },
            "DSR1": {
              "offset": "0x11B",
              "size": 8,
              "description": "DMA_DSR1 register."
            },
            "DCR1": {
              "offset": "0x11C",
              "size": 32,
              "description": "DMA Control Register"
            },
            "SAR2": {
              "offset": "0x120",
              "size": 32,
              "description": "Source Address Register"
            },
            "DAR2": {
              "offset": "0x124",
              "size": 32,
              "description": "Destination Address Register"
            },
            "DSR_BCR2": {
              "offset": "0x128",
              "size": 32,
              "description": "DMA Status Register / Byte Count Register"
            },
            "DSR2": {
              "offset": "0x12B",
              "size": 8,
              "description": "DMA_DSR2 register."
            },
            "DCR2": {
              "offset": "0x12C",
              "size": 32,
              "description": "DMA Control Register"
            },
            "SAR3": {
              "offset": "0x130",
              "size": 32,
              "description": "Source Address Register"
            },
            "DAR3": {
              "offset": "0x134",
              "size": 32,
              "description": "Destination Address Register"
            },
            "DSR_BCR3": {
              "offset": "0x138",
              "size": 32,
              "description": "DMA Status Register / Byte Count Register"
            },
            "DSR3": {
              "offset": "0x13B",
              "size": 8,
              "description": "DMA_DSR3 register."
            },
            "DCR3": {
              "offset": "0x13C",
              "size": 32,
              "description": "DMA Control Register"
            }
          },
          "bits": {
            "SAR0": {
              "SAR": {
                "bit": 0,
                "description": "SAR",
                "width": 32
              }
            },
            "DAR0": {
              "DAR": {
                "bit": 0,
                "description": "DAR",
                "width": 32
              }
            },
            "DSR_BCR0": {
              "BCR": {
                "bit": 0,
                "description": "BCR",
                "width": 24
              },
              "DONE": {
                "bit": 24,
                "description": "Transactions Done"
              },
              "BSY": {
                "bit": 25,
                "description": "Busy"
              },
              "REQ": {
                "bit": 26,
                "description": "Request"
              },
              "BED": {
                "bit": 28,
                "description": "Bus Error on Destination"
              },
              "BES": {
                "bit": 29,
                "description": "Bus Error on Source"
              },
              "CE": {
                "bit": 30,
                "description": "Configuration Error"
              }
            },
            "DCR0": {
              "LCH2": {
                "bit": 0,
                "description": "Link Channel 2",
                "width": 2
              },
              "LCH1": {
                "bit": 2,
                "description": "Link Channel 1",
                "width": 2
              },
              "LINKCC": {
                "bit": 4,
                "description": "Link Channel Control",
                "width": 2
              },
              "D_REQ": {
                "bit": 7,
                "description": "Disable Request"
              },
              "DMOD": {
                "bit": 8,
                "description": "Destination Address Modulo",
                "width": 4
              },
              "SMOD": {
                "bit": 12,
                "description": "Source Address Modulo",
                "width": 4
              },
              "START": {
                "bit": 16,
                "description": "Start Transfer"
              },
              "DSIZE": {
                "bit": 17,
                "description": "Destination Size",
                "width": 2
              },
              "DINC": {
                "bit": 19,
                "description": "Destination Increment"
              },
              "SSIZE": {
                "bit": 20,
                "description": "Source Size",
                "width": 2
              },
              "SINC": {
                "bit": 22,
                "description": "Source Increment"
              },
              "EADREQ": {
                "bit": 23,
                "description": "Enable asynchronous DMA requests"
              },
              "AA": {
                "bit": 28,
                "description": "Auto-align"
              },
              "CS": {
                "bit": 29,
                "description": "Cycle Steal"
              },
              "ERQ": {
                "bit": 30,
                "description": "Enable Peripheral Request"
              },
              "EINT": {
                "bit": 31,
                "description": "Enable Interrupt on Completion of Transfer"
              }
            },
            "SAR1": {
              "SAR": {
                "bit": 0,
                "description": "SAR",
                "width": 32
              }
            },
            "DAR1": {
              "DAR": {
                "bit": 0,
                "description": "DAR",
                "width": 32
              }
            },
            "DSR_BCR1": {
              "BCR": {
                "bit": 0,
                "description": "BCR",
                "width": 24
              },
              "DONE": {
                "bit": 24,
                "description": "Transactions Done"
              },
              "BSY": {
                "bit": 25,
                "description": "Busy"
              },
              "REQ": {
                "bit": 26,
                "description": "Request"
              },
              "BED": {
                "bit": 28,
                "description": "Bus Error on Destination"
              },
              "BES": {
                "bit": 29,
                "description": "Bus Error on Source"
              },
              "CE": {
                "bit": 30,
                "description": "Configuration Error"
              }
            },
            "DCR1": {
              "LCH2": {
                "bit": 0,
                "description": "Link Channel 2",
                "width": 2
              },
              "LCH1": {
                "bit": 2,
                "description": "Link Channel 1",
                "width": 2
              },
              "LINKCC": {
                "bit": 4,
                "description": "Link Channel Control",
                "width": 2
              },
              "D_REQ": {
                "bit": 7,
                "description": "Disable Request"
              },
              "DMOD": {
                "bit": 8,
                "description": "Destination Address Modulo",
                "width": 4
              },
              "SMOD": {
                "bit": 12,
                "description": "Source Address Modulo",
                "width": 4
              },
              "START": {
                "bit": 16,
                "description": "Start Transfer"
              },
              "DSIZE": {
                "bit": 17,
                "description": "Destination Size",
                "width": 2
              },
              "DINC": {
                "bit": 19,
                "description": "Destination Increment"
              },
              "SSIZE": {
                "bit": 20,
                "description": "Source Size",
                "width": 2
              },
              "SINC": {
                "bit": 22,
                "description": "Source Increment"
              },
              "EADREQ": {
                "bit": 23,
                "description": "Enable asynchronous DMA requests"
              },
              "AA": {
                "bit": 28,
                "description": "Auto-align"
              },
              "CS": {
                "bit": 29,
                "description": "Cycle Steal"
              },
              "ERQ": {
                "bit": 30,
                "description": "Enable Peripheral Request"
              },
              "EINT": {
                "bit": 31,
                "description": "Enable Interrupt on Completion of Transfer"
              }
            },
            "SAR2": {
              "SAR": {
                "bit": 0,
                "description": "SAR",
                "width": 32
              }
            },
            "DAR2": {
              "DAR": {
                "bit": 0,
                "description": "DAR",
                "width": 32
              }
            },
            "DSR_BCR2": {
              "BCR": {
                "bit": 0,
                "description": "BCR",
                "width": 24
              },
              "DONE": {
                "bit": 24,
                "description": "Transactions Done"
              },
              "BSY": {
                "bit": 25,
                "description": "Busy"
              },
              "REQ": {
                "bit": 26,
                "description": "Request"
              },
              "BED": {
                "bit": 28,
                "description": "Bus Error on Destination"
              },
              "BES": {
                "bit": 29,
                "description": "Bus Error on Source"
              },
              "CE": {
                "bit": 30,
                "description": "Configuration Error"
              }
            },
            "DCR2": {
              "LCH2": {
                "bit": 0,
                "description": "Link Channel 2",
                "width": 2
              },
              "LCH1": {
                "bit": 2,
                "description": "Link Channel 1",
                "width": 2
              },
              "LINKCC": {
                "bit": 4,
                "description": "Link Channel Control",
                "width": 2
              },
              "D_REQ": {
                "bit": 7,
                "description": "Disable Request"
              },
              "DMOD": {
                "bit": 8,
                "description": "Destination Address Modulo",
                "width": 4
              },
              "SMOD": {
                "bit": 12,
                "description": "Source Address Modulo",
                "width": 4
              },
              "START": {
                "bit": 16,
                "description": "Start Transfer"
              },
              "DSIZE": {
                "bit": 17,
                "description": "Destination Size",
                "width": 2
              },
              "DINC": {
                "bit": 19,
                "description": "Destination Increment"
              },
              "SSIZE": {
                "bit": 20,
                "description": "Source Size",
                "width": 2
              },
              "SINC": {
                "bit": 22,
                "description": "Source Increment"
              },
              "EADREQ": {
                "bit": 23,
                "description": "Enable asynchronous DMA requests"
              },
              "AA": {
                "bit": 28,
                "description": "Auto-align"
              },
              "CS": {
                "bit": 29,
                "description": "Cycle Steal"
              },
              "ERQ": {
                "bit": 30,
                "description": "Enable Peripheral Request"
              },
              "EINT": {
                "bit": 31,
                "description": "Enable Interrupt on Completion of Transfer"
              }
            },
            "SAR3": {
              "SAR": {
                "bit": 0,
                "description": "SAR",
                "width": 32
              }
            },
            "DAR3": {
              "DAR": {
                "bit": 0,
                "description": "DAR",
                "width": 32
              }
            },
            "DSR_BCR3": {
              "BCR": {
                "bit": 0,
                "description": "BCR",
                "width": 24
              },
              "DONE": {
                "bit": 24,
                "description": "Transactions Done"
              },
              "BSY": {
                "bit": 25,
                "description": "Busy"
              },
              "REQ": {
                "bit": 26,
                "description": "Request"
              },
              "BED": {
                "bit": 28,
                "description": "Bus Error on Destination"
              },
              "BES": {
                "bit": 29,
                "description": "Bus Error on Source"
              },
              "CE": {
                "bit": 30,
                "description": "Configuration Error"
              }
            },
            "DCR3": {
              "LCH2": {
                "bit": 0,
                "description": "Link Channel 2",
                "width": 2
              },
              "LCH1": {
                "bit": 2,
                "description": "Link Channel 1",
                "width": 2
              },
              "LINKCC": {
                "bit": 4,
                "description": "Link Channel Control",
                "width": 2
              },
              "D_REQ": {
                "bit": 7,
                "description": "Disable Request"
              },
              "DMOD": {
                "bit": 8,
                "description": "Destination Address Modulo",
                "width": 4
              },
              "SMOD": {
                "bit": 12,
                "description": "Source Address Modulo",
                "width": 4
              },
              "START": {
                "bit": 16,
                "description": "Start Transfer"
              },
              "DSIZE": {
                "bit": 17,
                "description": "Destination Size",
                "width": 2
              },
              "DINC": {
                "bit": 19,
                "description": "Destination Increment"
              },
              "SSIZE": {
                "bit": 20,
                "description": "Source Size",
                "width": 2
              },
              "SINC": {
                "bit": 22,
                "description": "Source Increment"
              },
              "EADREQ": {
                "bit": 23,
                "description": "Enable asynchronous DMA requests"
              },
              "AA": {
                "bit": 28,
                "description": "Auto-align"
              },
              "CS": {
                "bit": 29,
                "description": "Cycle Steal"
              },
              "ERQ": {
                "bit": 30,
                "description": "Enable Peripheral Request"
              },
              "EINT": {
                "bit": 31,
                "description": "Enable Interrupt on Completion of Transfer"
              }
            }
          }
        },
        "RNG": {
          "instances": [
            {
              "name": "TRNG0",
              "base": "0x40029000",
              "irq": 13
            }
          ],
          "registers": {
            "TRNG0_MCTL": {
              "offset": "0x00",
              "size": 32,
              "description": "RNG Miscellaneous Control Register"
            },
            "TRNG0_SCMISC": {
              "offset": "0x04",
              "size": 32,
              "description": "RNG Statistical Check Miscellaneous Register"
            },
            "TRNG0_PKRRNG": {
              "offset": "0x08",
              "size": 32,
              "description": "RNG Poker Range Register"
            },
            "TRNG0_PKRMAX": {
              "offset": "0x0C",
              "size": 32,
              "description": "RNG Poker Maximum Limit Register"
            },
            "TRNG0_PKRSQ": {
              "offset": "0x0C",
              "size": 32,
              "description": "RNG Poker Square Calculation Result Register"
            },
            "TRNG0_SDCTL": {
              "offset": "0x10",
              "size": 32,
              "description": "RNG Seed Control Register"
            },
            "TRNG0_SBLIM": {
              "offset": "0x14",
              "size": 32,
              "description": "RNG Sparse Bit Limit Register"
            },
            "TRNG0_TOTSAM": {
              "offset": "0x14",
              "size": 32,
              "description": "RNG Total Samples Register"
            },
            "TRNG0_FRQMIN": {
              "offset": "0x18",
              "size": 32,
              "description": "RNG Frequency Count Minimum Limit Register"
            },
            "TRNG0_FRQCNT": {
              "offset": "0x1C",
              "size": 32,
              "description": "RNG Frequency Count Register"
            },
            "TRNG0_FRQMAX": {
              "offset": "0x1C",
              "size": 32,
              "description": "RNG Frequency Count Maximum Limit Register"
            },
            "TRNG0_SCMC": {
              "offset": "0x20",
              "size": 32,
              "description": "RNG Statistical Check Monobit Count Register"
            },
            "TRNG0_SCML": {
              "offset": "0x20",
              "size": 32,
              "description": "RNG Statistical Check Monobit Limit Register"
            },
            "TRNG0_SCR1C": {
              "offset": "0x24",
              "size": 32,
              "description": "RNG Statistical Check Run Length 1 Count Register"
            },
            "TRNG0_SCR1L": {
              "offset": "0x24",
              "size": 32,
              "description": "RNG Statistical Check Run Length 1 Limit Register"
            },
            "TRNG0_SCR2C": {
              "offset": "0x28",
              "size": 32,
              "description": "RNG Statistical Check Run Length 2 Count Register"
            },
            "TRNG0_SCR2L": {
              "offset": "0x28",
              "size": 32,
              "description": "RNG Statistical Check Run Length 2 Limit Register"
            },
            "TRNG0_SCR3C": {
              "offset": "0x2C",
              "size": 32,
              "description": "RNG Statistical Check Run Length 3 Count Register"
            },
            "TRNG0_SCR3L": {
              "offset": "0x2C",
              "size": 32,
              "description": "RNG Statistical Check Run Length 3 Limit Register"
            },
            "TRNG0_SCR4C": {
              "offset": "0x30",
              "size": 32,
              "description": "RNG Statistical Check Run Length 4 Count Register"
            },
            "TRNG0_SCR4L": {
              "offset": "0x30",
              "size": 32,
              "description": "RNG Statistical Check Run Length 4 Limit Register"
            },
            "TRNG0_SCR5C": {
              "offset": "0x34",
              "size": 32,
              "description": "RNG Statistical Check Run Length 5 Count Register"
            },
            "TRNG0_SCR5L": {
              "offset": "0x34",
              "size": 32,
              "description": "RNG Statistical Check Run Length 5 Limit Register"
            },
            "TRNG0_SCR6PC": {
              "offset": "0x38",
              "size": 32,
              "description": "RNG Statistical Check Run Length 6+ Count Register"
            },
            "TRNG0_SCR6PL": {
              "offset": "0x38",
              "size": 32,
              "description": "RNG Statistical Check Run Length 6+ Limit Register"
            },
            "TRNG0_STATUS": {
              "offset": "0x3C",
              "size": 32,
              "description": "RNG Status Register"
            },
            "TRNG0_ENT0": {
              "offset": "0x40",
              "size": 32,
              "description": "RNG TRNG Entropy Read Register"
            },
            "TRNG0_ENT1": {
              "offset": "0x44",
              "size": 32,
              "description": "RNG TRNG Entropy Read Register"
            },
            "TRNG0_ENT2": {
              "offset": "0x48",
              "size": 32,
              "description": "RNG TRNG Entropy Read Register"
            },
            "TRNG0_ENT3": {
              "offset": "0x4C",
              "size": 32,
              "description": "RNG TRNG Entropy Read Register"
            },
            "TRNG0_ENT4": {
              "offset": "0x50",
              "size": 32,
              "description": "RNG TRNG Entropy Read Register"
            },
            "TRNG0_ENT5": {
              "offset": "0x54",
              "size": 32,
              "description": "RNG TRNG Entropy Read Register"
            },
            "TRNG0_ENT6": {
              "offset": "0x58",
              "size": 32,
              "description": "RNG TRNG Entropy Read Register"
            },
            "TRNG0_ENT7": {
              "offset": "0x5C",
              "size": 32,
              "description": "RNG TRNG Entropy Read Register"
            },
            "TRNG0_ENT8": {
              "offset": "0x60",
              "size": 32,
              "description": "RNG TRNG Entropy Read Register"
            },
            "TRNG0_ENT9": {
              "offset": "0x64",
              "size": 32,
              "description": "RNG TRNG Entropy Read Register"
            },
            "TRNG0_ENT10": {
              "offset": "0x68",
              "size": 32,
              "description": "RNG TRNG Entropy Read Register"
            },
            "TRNG0_ENT11": {
              "offset": "0x6C",
              "size": 32,
              "description": "RNG TRNG Entropy Read Register"
            },
            "TRNG0_ENT12": {
              "offset": "0x70",
              "size": 32,
              "description": "RNG TRNG Entropy Read Register"
            },
            "TRNG0_ENT13": {
              "offset": "0x74",
              "size": 32,
              "description": "RNG TRNG Entropy Read Register"
            },
            "TRNG0_ENT14": {
              "offset": "0x78",
              "size": 32,
              "description": "RNG TRNG Entropy Read Register"
            },
            "TRNG0_ENT15": {
              "offset": "0x7C",
              "size": 32,
              "description": "RNG TRNG Entropy Read Register"
            },
            "TRNG0_PKRCNT10": {
              "offset": "0x80",
              "size": 32,
              "description": "RNG Statistical Check Poker Count 1 and 0 Register"
            },
            "TRNG0_PKRCNT32": {
              "offset": "0x84",
              "size": 32,
              "description": "RNG Statistical Check Poker Count 3 and 2 Register"
            },
            "TRNG0_PKRCNT54": {
              "offset": "0x88",
              "size": 32,
              "description": "RNG Statistical Check Poker Count 5 and 4 Register"
            },
            "TRNG0_PKRCNT76": {
              "offset": "0x8C",
              "size": 32,
              "description": "RNG Statistical Check Poker Count 7 and 6 Register"
            },
            "TRNG0_PKRCNT98": {
              "offset": "0x90",
              "size": 32,
              "description": "RNG Statistical Check Poker Count 9 and 8 Register"
            },
            "TRNG0_PKRCNTBA": {
              "offset": "0x94",
              "size": 32,
              "description": "RNG Statistical Check Poker Count B and A Register"
            },
            "TRNG0_PKRCNTDC": {
              "offset": "0x98",
              "size": 32,
              "description": "RNG Statistical Check Poker Count D and C Register"
            },
            "TRNG0_PKRCNTFE": {
              "offset": "0x9C",
              "size": 32,
              "description": "RNG Statistical Check Poker Count F and E Register"
            },
            "TRNG0_SEC_CFG": {
              "offset": "0xB0",
              "size": 32,
              "description": "RNG Security Configuration Register"
            },
            "TRNG0_INT_CTRL": {
              "offset": "0xB4",
              "size": 32,
              "description": "RNG Interrupt Control Register"
            },
            "TRNG0_INT_MASK": {
              "offset": "0xB8",
              "size": 32,
              "description": "RNG Mask Register"
            },
            "TRNG0_INT_STATUS": {
              "offset": "0xBC",
              "size": 32,
              "description": "RNG Interrupt Status Register"
            },
            "TRNG0_VID1": {
              "offset": "0xF0",
              "size": 32,
              "description": "RNG Version ID Register (MS)"
            },
            "TRNG0_VID2": {
              "offset": "0xF4",
              "size": 32,
              "description": "RNG Version ID Register (LS)"
            }
          },
          "bits": {
            "TRNG0_MCTL": {
              "SAMP_MODE": {
                "bit": 0,
                "description": "Sample Mode",
                "width": 2
              },
              "OSC_DIV": {
                "bit": 2,
                "description": "Oscillator Divide",
                "width": 2
              },
              "UNUSED": {
                "bit": 4,
                "description": "This bit is unused but write-able. Must be left as zero."
              },
              "TRNG_ACC": {
                "bit": 5,
                "description": "TRNG Access Mode"
              },
              "RST_DEF": {
                "bit": 6,
                "description": "Reset Defaults"
              },
              "FOR_SCLK": {
                "bit": 7,
                "description": "Force System Clock"
              },
              "FCT_FAIL": {
                "bit": 8,
                "description": "Read only: Frequency Count Fail"
              },
              "FCT_VAL": {
                "bit": 9,
                "description": "Read only: Frequency Count Valid. Indicates that a valid frequency count may be read from FRQCNT."
              },
              "ENT_VAL": {
                "bit": 10,
                "description": "Read only: Entropy Valid"
              },
              "TST_OUT": {
                "bit": 11,
                "description": "Read only: Test point inside ring oscillator."
              },
              "ERR": {
                "bit": 12,
                "description": "Read: Error status"
              },
              "TSTOP_OK": {
                "bit": 13,
                "description": "TRNG_OK_TO_STOP"
              },
              "PRGM": {
                "bit": 16,
                "description": "Programming Mode Select"
              }
            },
            "TRNG0_SCMISC": {
              "LRUN_MAX": {
                "bit": 0,
                "description": "LONG RUN MAX LIMIT",
                "width": 8
              },
              "RTY_CT": {
                "bit": 16,
                "description": "RETRY COUNT",
                "width": 4
              }
            },
            "TRNG0_PKRRNG": {
              "PKR_RNG": {
                "bit": 0,
                "description": "Poker Range",
                "width": 16
              }
            },
            "TRNG0_PKRMAX": {
              "PKR_MAX": {
                "bit": 0,
                "description": "Poker Maximum Limit",
                "width": 24
              }
            },
            "TRNG0_PKRSQ": {
              "PKR_SQ": {
                "bit": 0,
                "description": "Poker Square Calculation Result",
                "width": 24
              }
            },
            "TRNG0_SDCTL": {
              "SAMP_SIZE": {
                "bit": 0,
                "description": "Sample Size",
                "width": 16
              },
              "ENT_DLY": {
                "bit": 16,
                "description": "Entropy Delay",
                "width": 16
              }
            },
            "TRNG0_SBLIM": {
              "SB_LIM": {
                "bit": 0,
                "description": "Sparse Bit Limit",
                "width": 10
              }
            },
            "TRNG0_TOTSAM": {
              "TOT_SAM": {
                "bit": 0,
                "description": "Total Samples",
                "width": 20
              }
            },
            "TRNG0_FRQMIN": {
              "FRQ_MIN": {
                "bit": 0,
                "description": "Frequency Count Minimum Limit",
                "width": 22
              }
            },
            "TRNG0_FRQCNT": {
              "FRQ_CT": {
                "bit": 0,
                "description": "Frequency Count",
                "width": 22
              }
            },
            "TRNG0_FRQMAX": {
              "FRQ_MAX": {
                "bit": 0,
                "description": "Frequency Counter Maximum Limit",
                "width": 22
              }
            },
            "TRNG0_SCMC": {
              "MONO_CT": {
                "bit": 0,
                "description": "Monobit Count",
                "width": 16
              }
            },
            "TRNG0_SCML": {
              "MONO_MAX": {
                "bit": 0,
                "description": "Monobit Maximum Limit",
                "width": 16
              },
              "MONO_RNG": {
                "bit": 16,
                "description": "Monobit Range",
                "width": 16
              }
            },
            "TRNG0_SCR1C": {
              "R1_0_CT": {
                "bit": 0,
                "description": "Runs of Zero, Length 1 Count",
                "width": 15
              },
              "R1_1_CT": {
                "bit": 16,
                "description": "Runs of One, Length 1 Count",
                "width": 15
              }
            },
            "TRNG0_SCR1L": {
              "RUN1_MAX": {
                "bit": 0,
                "description": "Run Length 1 Maximum Limit",
                "width": 15
              },
              "RUN1_RNG": {
                "bit": 16,
                "description": "Run Length 1 Range",
                "width": 15
              }
            },
            "TRNG0_SCR2C": {
              "R2_0_CT": {
                "bit": 0,
                "description": "Runs of Zero, Length 2 Count",
                "width": 14
              },
              "R2_1_CT": {
                "bit": 16,
                "description": "Runs of One, Length 2 Count",
                "width": 14
              }
            },
            "TRNG0_SCR2L": {
              "RUN2_MAX": {
                "bit": 0,
                "description": "Run Length 2 Maximum Limit",
                "width": 14
              },
              "RUN2_RNG": {
                "bit": 16,
                "description": "Run Length 2 Range",
                "width": 14
              }
            },
            "TRNG0_SCR3C": {
              "R3_0_CT": {
                "bit": 0,
                "description": "Runs of Zeroes, Length 3 Count",
                "width": 13
              },
              "R3_1_CT": {
                "bit": 16,
                "description": "Runs of Ones, Length 3 Count",
                "width": 13
              }
            },
            "TRNG0_SCR3L": {
              "RUN3_MAX": {
                "bit": 0,
                "description": "Run Length 3 Maximum Limit",
                "width": 13
              },
              "RUN3_RNG": {
                "bit": 16,
                "description": "Run Length 3 Range",
                "width": 13
              }
            },
            "TRNG0_SCR4C": {
              "R4_0_CT": {
                "bit": 0,
                "description": "Runs of Zero, Length 4 Count",
                "width": 12
              },
              "R4_1_CT": {
                "bit": 16,
                "description": "Runs of One, Length 4 Count",
                "width": 12
              }
            },
            "TRNG0_SCR4L": {
              "RUN4_MAX": {
                "bit": 0,
                "description": "Run Length 4 Maximum Limit",
                "width": 12
              },
              "RUN4_RNG": {
                "bit": 16,
                "description": "Run Length 4 Range",
                "width": 12
              }
            },
            "TRNG0_SCR5C": {
              "R5_0_CT": {
                "bit": 0,
                "description": "Runs of Zero, Length 5 Count",
                "width": 11
              },
              "R5_1_CT": {
                "bit": 16,
                "description": "Runs of One, Length 5 Count",
                "width": 11
              }
            },
            "TRNG0_SCR5L": {
              "RUN5_MAX": {
                "bit": 0,
                "description": "Run Length 5 Maximum Limit",
                "width": 11
              },
              "RUN5_RNG": {
                "bit": 16,
                "description": "Run Length 5 Range",
                "width": 11
              }
            },
            "TRNG0_SCR6PC": {
              "R6P_0_CT": {
                "bit": 0,
                "description": "Runs of Zero, Length 6+ Count",
                "width": 11
              },
              "R6P_1_CT": {
                "bit": 16,
                "description": "Runs of One, Length 6+ Count",
                "width": 11
              }
            },
            "TRNG0_SCR6PL": {
              "RUN6P_MAX": {
                "bit": 0,
                "description": "Run Length 6+ Maximum Limit",
                "width": 11
              },
              "RUN6P_RNG": {
                "bit": 16,
                "description": "Run Length 6+ Range",
                "width": 11
              }
            },
            "TRNG0_STATUS": {
              "TF1BR0": {
                "bit": 0,
                "description": "Test Fail, 1-Bit Run, Sampling 0s. If TF1BR0=1, the 1-Bit Run, Sampling 0s Test has failed."
              },
              "TF1BR1": {
                "bit": 1,
                "description": "Test Fail, 1-Bit Run, Sampling 1s. If TF1BR1=1, the 1-Bit Run, Sampling 1s Test has failed."
              },
              "TF2BR0": {
                "bit": 2,
                "description": "Test Fail, 2-Bit Run, Sampling 0s. If TF2BR0=1, the 2-Bit Run, Sampling 0s Test has failed."
              },
              "TF2BR1": {
                "bit": 3,
                "description": "Test Fail, 2-Bit Run, Sampling 1s. If TF2BR1=1, the 2-Bit Run, Sampling 1s Test has failed."
              },
              "TF3BR0": {
                "bit": 4,
                "description": "Test Fail, 3-Bit Run, Sampling 0s. If TF3BR0=1, the 3-Bit Run, Sampling 0s Test has failed."
              },
              "TF3BR1": {
                "bit": 5,
                "description": "Test Fail, 3-Bit Run, Sampling 1s. If TF3BR1=1, the 3-Bit Run, Sampling 1s Test has failed."
              },
              "TF4BR0": {
                "bit": 6,
                "description": "Test Fail, 4-Bit Run, Sampling 0s. If TF4BR0=1, the 4-Bit Run, Sampling 0s Test has failed."
              },
              "TF4BR1": {
                "bit": 7,
                "description": "Test Fail, 4-Bit Run, Sampling 1s. If TF4BR1=1, the 4-Bit Run, Sampling 1s Test has failed."
              },
              "TF5BR0": {
                "bit": 8,
                "description": "Test Fail, 5-Bit Run, Sampling 0s. If TF5BR0=1, the 5-Bit Run, Sampling 0s Test has failed."
              },
              "TF5BR1": {
                "bit": 9,
                "description": "Test Fail, 5-Bit Run, Sampling 1s. If TF5BR1=1, the 5-Bit Run, Sampling 1s Test has failed."
              },
              "TF6PBR0": {
                "bit": 10,
                "description": "Test Fail, 6 Plus Bit Run, Sampling 0s"
              },
              "TF6PBR1": {
                "bit": 11,
                "description": "Test Fail, 6 Plus Bit Run, Sampling 1s"
              },
              "TFSB": {
                "bit": 12,
                "description": "Test Fail, Sparse Bit. If TFSB=1, the Sparse Bit Test has failed."
              },
              "TFLR": {
                "bit": 13,
                "description": "Test Fail, Long Run. If TFLR=1, the Long Run Test has failed."
              },
              "TFP": {
                "bit": 14,
                "description": "Test Fail, Poker. If TFP=1, the Poker Test has failed."
              },
              "TFMB": {
                "bit": 15,
                "description": "Test Fail, Mono Bit. If TFMB=1, the Mono Bit Test has failed."
              },
              "RETRY_CT": {
                "bit": 16,
                "description": "RETRY COUNT",
                "width": 4
              }
            },
            "TRNG0_ENT0": {
              "ENT": {
                "bit": 0,
                "description": "Entropy Value",
                "width": 32
              }
            },
            "TRNG0_ENT1": {
              "ENT": {
                "bit": 0,
                "description": "Entropy Value",
                "width": 32
              }
            },
            "TRNG0_ENT2": {
              "ENT": {
                "bit": 0,
                "description": "Entropy Value",
                "width": 32
              }
            },
            "TRNG0_ENT3": {
              "ENT": {
                "bit": 0,
                "description": "Entropy Value",
                "width": 32
              }
            },
            "TRNG0_ENT4": {
              "ENT": {
                "bit": 0,
                "description": "Entropy Value",
                "width": 32
              }
            },
            "TRNG0_ENT5": {
              "ENT": {
                "bit": 0,
                "description": "Entropy Value",
                "width": 32
              }
            },
            "TRNG0_ENT6": {
              "ENT": {
                "bit": 0,
                "description": "Entropy Value",
                "width": 32
              }
            },
            "TRNG0_ENT7": {
              "ENT": {
                "bit": 0,
                "description": "Entropy Value",
                "width": 32
              }
            },
            "TRNG0_ENT8": {
              "ENT": {
                "bit": 0,
                "description": "Entropy Value",
                "width": 32
              }
            },
            "TRNG0_ENT9": {
              "ENT": {
                "bit": 0,
                "description": "Entropy Value",
                "width": 32
              }
            },
            "TRNG0_ENT10": {
              "ENT": {
                "bit": 0,
                "description": "Entropy Value",
                "width": 32
              }
            },
            "TRNG0_ENT11": {
              "ENT": {
                "bit": 0,
                "description": "Entropy Value",
                "width": 32
              }
            },
            "TRNG0_ENT12": {
              "ENT": {
                "bit": 0,
                "description": "Entropy Value",
                "width": 32
              }
            },
            "TRNG0_ENT13": {
              "ENT": {
                "bit": 0,
                "description": "Entropy Value",
                "width": 32
              }
            },
            "TRNG0_ENT14": {
              "ENT": {
                "bit": 0,
                "description": "Entropy Value",
                "width": 32
              }
            },
            "TRNG0_ENT15": {
              "ENT": {
                "bit": 0,
                "description": "Entropy Value",
                "width": 32
              }
            },
            "TRNG0_PKRCNT10": {
              "PKR_0_CT": {
                "bit": 0,
                "description": "Poker 0h Count",
                "width": 16
              },
              "PKR_1_CT": {
                "bit": 16,
                "description": "Poker 1h Count",
                "width": 16
              }
            },
            "TRNG0_PKRCNT32": {
              "PKR_2_CT": {
                "bit": 0,
                "description": "Poker 2h Count",
                "width": 16
              },
              "PKR_3_CT": {
                "bit": 16,
                "description": "Poker 3h Count",
                "width": 16
              }
            },
            "TRNG0_PKRCNT54": {
              "PKR_4_CT": {
                "bit": 0,
                "description": "Poker 4h Count",
                "width": 16
              },
              "PKR_5_CT": {
                "bit": 16,
                "description": "Poker 5h Count",
                "width": 16
              }
            },
            "TRNG0_PKRCNT76": {
              "PKR_6_CT": {
                "bit": 0,
                "description": "Poker 6h Count",
                "width": 16
              },
              "PKR_7_CT": {
                "bit": 16,
                "description": "Poker 7h Count",
                "width": 16
              }
            },
            "TRNG0_PKRCNT98": {
              "PKR_8_CT": {
                "bit": 0,
                "description": "Poker 8h Count",
                "width": 16
              },
              "PKR_9_CT": {
                "bit": 16,
                "description": "Poker 9h Count",
                "width": 16
              }
            },
            "TRNG0_PKRCNTBA": {
              "PKR_A_CT": {
                "bit": 0,
                "description": "Poker Ah Count",
                "width": 16
              },
              "PKR_B_CT": {
                "bit": 16,
                "description": "Poker Bh Count",
                "width": 16
              }
            },
            "TRNG0_PKRCNTDC": {
              "PKR_C_CT": {
                "bit": 0,
                "description": "Poker Ch Count",
                "width": 16
              },
              "PKR_D_CT": {
                "bit": 16,
                "description": "Poker Dh Count",
                "width": 16
              }
            },
            "TRNG0_PKRCNTFE": {
              "PKR_E_CT": {
                "bit": 0,
                "description": "Poker Eh Count",
                "width": 16
              },
              "PKR_F_CT": {
                "bit": 16,
                "description": "Poker Fh Count",
                "width": 16
              }
            },
            "TRNG0_SEC_CFG": {
              "SH0": {
                "bit": 0,
                "description": "Reserved. DRNG specific, not applicable to this version."
              },
              "NO_PRGM": {
                "bit": 1,
                "description": "If set the TRNG registers cannot be programmed"
              },
              "SK_VAL": {
                "bit": 2,
                "description": "Reserved. DRNG-specific, not applicable to this version."
              }
            },
            "TRNG0_INT_CTRL": {
              "HW_ERR": {
                "bit": 0,
                "description": "Bit position that can be cleared if corresponding bit of INT_STATUS has been asserted."
              },
              "ENT_VAL": {
                "bit": 1,
                "description": "Same behavior as bit 0 above."
              },
              "FRQ_CT_FAIL": {
                "bit": 2,
                "description": "Same behavior as bit 0 above."
              },
              "UNUSED": {
                "bit": 3,
                "description": "Reserved but writeable.",
                "width": 29
              }
            },
            "TRNG0_INT_MASK": {
              "HW_ERR": {
                "bit": 0,
                "description": "Bit position that can be cleared if corresponding bit of INT_STATUS has been asserted."
              },
              "ENT_VAL": {
                "bit": 1,
                "description": "Same behavior as bit 0 above."
              },
              "FRQ_CT_FAIL": {
                "bit": 2,
                "description": "Same behavior as bit 0 above."
              }
            },
            "TRNG0_INT_STATUS": {
              "HW_ERR": {
                "bit": 0,
                "description": "Read: Error status"
              },
              "ENT_VAL": {
                "bit": 1,
                "description": "Read only: Entropy Valid"
              },
              "FRQ_CT_FAIL": {
                "bit": 2,
                "description": "Read only: Frequency Count Fail"
              }
            },
            "TRNG0_VID1": {
              "RNG_MIN_REV": {
                "bit": 0,
                "description": "Shows the Freescale IP's Minor revision of the TRNG.",
                "width": 8
              },
              "RNG_MAJ_REV": {
                "bit": 8,
                "description": "Shows the Freescale IP's Major revision of the TRNG.",
                "width": 8
              },
              "RNG_IP_ID": {
                "bit": 16,
                "description": "Shows the Freescale IP ID.",
                "width": 16
              }
            },
            "TRNG0_VID2": {
              "RNG_CONFIG_OPT": {
                "bit": 0,
                "description": "Shows the Freescale IP's Configuaration options for the TRNG.",
                "width": 8
              },
              "RNG_ECO_REV": {
                "bit": 8,
                "description": "Shows the Freescale IP's ECO revision of the TRNG.",
                "width": 8
              },
              "RNG_INTG_OPT": {
                "bit": 16,
                "description": "Shows the Freescale integration options for the TRNG.",
                "width": 8
              },
              "RNG_ERA": {
                "bit": 24,
                "description": "Shows the Freescale compile options for the TRNG.",
                "width": 8
              }
            }
          }
        },
        "SPI": {
          "instances": [
            {
              "name": "SPI0",
              "base": "0x4002C000",
              "irq": 10
            },
            {
              "name": "SPI1",
              "base": "0x4002D000",
              "irq": 29
            }
          ],
          "registers": {
            "MCR": {
              "offset": "0x00",
              "size": 32,
              "description": "Module Configuration Register"
            },
            "TCR": {
              "offset": "0x08",
              "size": 32,
              "description": "Transfer Count Register"
            },
            "CTAR%s": {
              "offset": "0x0C",
              "size": 32,
              "description": "Clock and Transfer Attributes Register (In Master Mode)"
            },
            "CTAR_SLAVE": {
              "offset": "0x0C",
              "size": 32,
              "description": "Clock and Transfer Attributes Register (In Slave Mode)"
            },
            "SR": {
              "offset": "0x2C",
              "size": 32,
              "description": "Status Register"
            },
            "RSER": {
              "offset": "0x30",
              "size": 32,
              "description": "DMA/Interrupt Request Select and Enable Register"
            },
            "PUSHR": {
              "offset": "0x34",
              "size": 32,
              "description": "PUSH TX FIFO Register In Master Mode"
            },
            "PUSHR_SLAVE": {
              "offset": "0x34",
              "size": 32,
              "description": "PUSH TX FIFO Register In Slave Mode"
            },
            "POPR": {
              "offset": "0x38",
              "size": 32,
              "description": "POP RX FIFO Register"
            },
            "TXFR%s": {
              "offset": "0x3C",
              "size": 32,
              "description": "Transmit FIFO Registers"
            },
            "RXFR%s": {
              "offset": "0x7C",
              "size": 32,
              "description": "Receive FIFO Registers"
            }
          },
          "bits": {
            "MCR": {
              "HALT": {
                "bit": 0,
                "description": "Halt"
              },
              "SMPL_PT": {
                "bit": 8,
                "description": "Sample Point",
                "width": 2
              },
              "CLR_RXF": {
                "bit": 10,
                "description": "CLR_RXF"
              },
              "CLR_TXF": {
                "bit": 11,
                "description": "Clear TX FIFO"
              },
              "DIS_RXF": {
                "bit": 12,
                "description": "Disable Receive FIFO"
              },
              "DIS_TXF": {
                "bit": 13,
                "description": "Disable Transmit FIFO"
              },
              "MDIS": {
                "bit": 14,
                "description": "Module Disable"
              },
              "DOZE": {
                "bit": 15,
                "description": "Doze Enable"
              },
              "PCSIS": {
                "bit": 16,
                "description": "Peripheral Chip Select x Inactive State",
                "width": 4
              },
              "ROOE": {
                "bit": 24,
                "description": "Receive FIFO Overflow Overwrite Enable"
              },
              "MTFE": {
                "bit": 26,
                "description": "Modified Transfer Format Enable"
              },
              "FRZ": {
                "bit": 27,
                "description": "Freeze"
              },
              "DCONF": {
                "bit": 28,
                "description": "SPI Configuration.",
                "width": 2
              },
              "CONT_SCKE": {
                "bit": 30,
                "description": "Continuous SCK Enable"
              },
              "MSTR": {
                "bit": 31,
                "description": "Master/Slave Mode Select"
              }
            },
            "TCR": {
              "SPI_TCNT": {
                "bit": 16,
                "description": "SPI Transfer Counter",
                "width": 16
              }
            },
            "CTAR%s": {
              "BR": {
                "bit": 0,
                "description": "Baud Rate Scaler",
                "width": 4
              },
              "DT": {
                "bit": 4,
                "description": "Delay After Transfer Scaler",
                "width": 4
              },
              "ASC": {
                "bit": 8,
                "description": "After SCK Delay Scaler",
                "width": 4
              },
              "CSSCK": {
                "bit": 12,
                "description": "PCS to SCK Delay Scaler",
                "width": 4
              },
              "PBR": {
                "bit": 16,
                "description": "Baud Rate Prescaler",
                "width": 2
              },
              "PDT": {
                "bit": 18,
                "description": "Delay after Transfer Prescaler",
                "width": 2
              },
              "PASC": {
                "bit": 20,
                "description": "After SCK Delay Prescaler",
                "width": 2
              },
              "PCSSCK": {
                "bit": 22,
                "description": "PCS to SCK Delay Prescaler",
                "width": 2
              },
              "LSBFE": {
                "bit": 24,
                "description": "LSB First"
              },
              "CPHA": {
                "bit": 25,
                "description": "Clock Phase"
              },
              "CPOL": {
                "bit": 26,
                "description": "Clock Polarity"
              },
              "FMSZ": {
                "bit": 27,
                "description": "Frame Size",
                "width": 4
              },
              "DBR": {
                "bit": 31,
                "description": "Double Baud Rate"
              }
            },
            "CTAR_SLAVE": {
              "CPHA": {
                "bit": 25,
                "description": "Clock Phase"
              },
              "CPOL": {
                "bit": 26,
                "description": "Clock Polarity"
              },
              "FMSZ": {
                "bit": 27,
                "description": "Frame Size",
                "width": 4
              }
            },
            "SR": {
              "POPNXTPTR": {
                "bit": 0,
                "description": "Pop Next Pointer",
                "width": 4
              },
              "RXCTR": {
                "bit": 4,
                "description": "RX FIFO Counter",
                "width": 4
              },
              "TXNXTPTR": {
                "bit": 8,
                "description": "Transmit Next Pointer",
                "width": 4
              },
              "TXCTR": {
                "bit": 12,
                "description": "TX FIFO Counter",
                "width": 4
              },
              "RFDF": {
                "bit": 17,
                "description": "Receive FIFO Drain Flag"
              },
              "RFOF": {
                "bit": 19,
                "description": "Receive FIFO Overflow Flag"
              },
              "TFFF": {
                "bit": 25,
                "description": "Transmit FIFO Fill Flag"
              },
              "TFUF": {
                "bit": 27,
                "description": "Transmit FIFO Underflow Flag"
              },
              "EOQF": {
                "bit": 28,
                "description": "End of Queue Flag"
              },
              "TXRXS": {
                "bit": 30,
                "description": "TX and RX Status"
              },
              "TCF": {
                "bit": 31,
                "description": "Transfer Complete Flag"
              }
            },
            "RSER": {
              "RFDF_DIRS": {
                "bit": 16,
                "description": "Receive FIFO Drain DMA or Interrupt Request Select"
              },
              "RFDF_RE": {
                "bit": 17,
                "description": "Receive FIFO Drain Request Enable"
              },
              "RFOF_RE": {
                "bit": 19,
                "description": "Receive FIFO Overflow Request Enable"
              },
              "TFFF_DIRS": {
                "bit": 24,
                "description": "Transmit FIFO Fill DMA or Interrupt Request Select"
              },
              "TFFF_RE": {
                "bit": 25,
                "description": "Transmit FIFO Fill Request Enable"
              },
              "TFUF_RE": {
                "bit": 27,
                "description": "Transmit FIFO Underflow Request Enable"
              },
              "EOQF_RE": {
                "bit": 28,
                "description": "Finished Request Enable"
              },
              "TCF_RE": {
                "bit": 31,
                "description": "Transmission Complete Request Enable"
              }
            },
            "PUSHR": {
              "TXDATA": {
                "bit": 0,
                "description": "Transmit Data",
                "width": 16
              },
              "PCS": {
                "bit": 16,
                "description": "Select which PCS signals are to be asserted for the transfer",
                "width": 4
              },
              "CTCNT": {
                "bit": 26,
                "description": "Clear Transfer Counter"
              },
              "EOQ": {
                "bit": 27,
                "description": "End Of Queue"
              },
              "CTAS": {
                "bit": 28,
                "description": "Clock and Transfer Attributes Select",
                "width": 3
              },
              "CONT": {
                "bit": 31,
                "description": "Continuous Peripheral Chip Select Enable"
              }
            },
            "PUSHR_SLAVE": {
              "TXDATA": {
                "bit": 0,
                "description": "Transmit Data",
                "width": 32
              }
            },
            "POPR": {
              "RXDATA": {
                "bit": 0,
                "description": "Received Data",
                "width": 32
              }
            },
            "TXFR%s": {
              "TXDATA": {
                "bit": 0,
                "description": "Transmit Data",
                "width": 16
              },
              "TXCMD_TXDATA": {
                "bit": 16,
                "description": "Transmit Command or Transmit Data",
                "width": 16
              }
            },
            "RXFR%s": {
              "RXDATA": {
                "bit": 0,
                "description": "Receive Data",
                "width": 32
              }
            }
          }
        },
        "TIM": {
          "instances": [
            {
              "name": "PIT",
              "base": "0x40037000",
              "irq": 22
            },
            {
              "name": "TPM0",
              "base": "0x40038000",
              "irq": 17
            },
            {
              "name": "TPM1",
              "base": "0x40039000",
              "irq": 18
            },
            {
              "name": "TPM2",
              "base": "0x4003A000",
              "irq": 19
            },
            {
              "name": "LPTMR0",
              "base": "0x40040000",
              "irq": 28
            }
          ],
          "registers": {
            "MCR": {
              "offset": "0x00",
              "size": 32,
              "description": "PIT Module Control Register"
            },
            "LTMR64H": {
              "offset": "0xE0",
              "size": 32,
              "description": "PIT Upper Lifetime Timer Register"
            },
            "LTMR64L": {
              "offset": "0xE4",
              "size": 32,
              "description": "PIT Lower Lifetime Timer Register"
            },
            "LDVAL%s": {
              "offset": "0x100",
              "size": 32,
              "description": "Timer Load Value Register"
            },
            "CVAL%s": {
              "offset": "0x104",
              "size": 32,
              "description": "Current Timer Value Register"
            },
            "TCTRL%s": {
              "offset": "0x108",
              "size": 32,
              "description": "Timer Control Register"
            },
            "TFLG%s": {
              "offset": "0x10C",
              "size": 32,
              "description": "Timer Flag Register"
            }
          },
          "bits": {
            "MCR": {
              "FRZ": {
                "bit": 0,
                "description": "Freeze"
              },
              "MDIS": {
                "bit": 1,
                "description": "Module Disable - (PIT section)"
              }
            },
            "LTMR64H": {
              "LTH": {
                "bit": 0,
                "description": "Life Timer value",
                "width": 32
              }
            },
            "LTMR64L": {
              "LTL": {
                "bit": 0,
                "description": "Life Timer value",
                "width": 32
              }
            },
            "LDVAL%s": {
              "TSV": {
                "bit": 0,
                "description": "Timer Start Value",
                "width": 32
              }
            },
            "CVAL%s": {
              "TVL": {
                "bit": 0,
                "description": "Current Timer Value",
                "width": 32
              }
            },
            "TCTRL%s": {
              "TEN": {
                "bit": 0,
                "description": "Timer Enable"
              },
              "TIE": {
                "bit": 1,
                "description": "Timer Interrupt Enable"
              },
              "CHN": {
                "bit": 2,
                "description": "Chain Mode"
              }
            },
            "TFLG%s": {
              "TIF": {
                "bit": 0,
                "description": "Timer Interrupt Flag"
              }
            }
          }
        },
        "ADC": {
          "instances": [
            {
              "name": "ADC0",
              "base": "0x4003B000",
              "irq": 15
            }
          ],
          "registers": {
            "SC1%s": {
              "offset": "0x00",
              "size": 32,
              "description": "ADC Status and Control Registers 1"
            },
            "CFG1": {
              "offset": "0x08",
              "size": 32,
              "description": "ADC Configuration Register 1"
            },
            "CFG2": {
              "offset": "0x0C",
              "size": 32,
              "description": "ADC Configuration Register 2"
            },
            "R%s": {
              "offset": "0x10",
              "size": 32,
              "description": "ADC Data Result Register"
            },
            "CV%s": {
              "offset": "0x18",
              "size": 32,
              "description": "Compare Value Registers"
            },
            "SC2": {
              "offset": "0x20",
              "size": 32,
              "description": "Status and Control Register 2"
            },
            "SC3": {
              "offset": "0x24",
              "size": 32,
              "description": "Status and Control Register 3"
            },
            "OFS": {
              "offset": "0x28",
              "size": 32,
              "description": "ADC Offset Correction Register"
            },
            "PG": {
              "offset": "0x2C",
              "size": 32,
              "description": "ADC Plus-Side Gain Register"
            },
            "MG": {
              "offset": "0x30",
              "size": 32,
              "description": "ADC Minus-Side Gain Register"
            },
            "CLPD": {
              "offset": "0x34",
              "size": 32,
              "description": "ADC Plus-Side General Calibration Value Register"
            },
            "CLPS": {
              "offset": "0x38",
              "size": 32,
              "description": "ADC Plus-Side General Calibration Value Register"
            },
            "CLP4": {
              "offset": "0x3C",
              "size": 32,
              "description": "ADC Plus-Side General Calibration Value Register"
            },
            "CLP3": {
              "offset": "0x40",
              "size": 32,
              "description": "ADC Plus-Side General Calibration Value Register"
            },
            "CLP2": {
              "offset": "0x44",
              "size": 32,
              "description": "ADC Plus-Side General Calibration Value Register"
            },
            "CLP1": {
              "offset": "0x48",
              "size": 32,
              "description": "ADC Plus-Side General Calibration Value Register"
            },
            "CLP0": {
              "offset": "0x4C",
              "size": 32,
              "description": "ADC Plus-Side General Calibration Value Register"
            },
            "CLMD": {
              "offset": "0x54",
              "size": 32,
              "description": "ADC Minus-Side General Calibration Value Register"
            },
            "CLMS": {
              "offset": "0x58",
              "size": 32,
              "description": "ADC Minus-Side General Calibration Value Register"
            },
            "CLM4": {
              "offset": "0x5C",
              "size": 32,
              "description": "ADC Minus-Side General Calibration Value Register"
            },
            "CLM3": {
              "offset": "0x60",
              "size": 32,
              "description": "ADC Minus-Side General Calibration Value Register"
            },
            "CLM2": {
              "offset": "0x64",
              "size": 32,
              "description": "ADC Minus-Side General Calibration Value Register"
            },
            "CLM1": {
              "offset": "0x68",
              "size": 32,
              "description": "ADC Minus-Side General Calibration Value Register"
            },
            "CLM0": {
              "offset": "0x6C",
              "size": 32,
              "description": "ADC Minus-Side General Calibration Value Register"
            }
          },
          "bits": {
            "SC1%s": {
              "ADCH": {
                "bit": 0,
                "description": "Input channel select",
                "width": 5
              },
              "DIFF": {
                "bit": 5,
                "description": "Differential Mode Enable"
              },
              "AIEN": {
                "bit": 6,
                "description": "Interrupt Enable"
              },
              "COCO": {
                "bit": 7,
                "description": "Conversion Complete Flag"
              }
            },
            "CFG1": {
              "ADICLK": {
                "bit": 0,
                "description": "Input Clock Select",
                "width": 2
              },
              "MODE": {
                "bit": 2,
                "description": "Conversion mode selection",
                "width": 2
              },
              "ADLSMP": {
                "bit": 4,
                "description": "Sample Time Configuration"
              },
              "ADIV": {
                "bit": 5,
                "description": "Clock Divide Select",
                "width": 2
              },
              "ADLPC": {
                "bit": 7,
                "description": "Low-Power Configuration"
              }
            },
            "CFG2": {
              "ADLSTS": {
                "bit": 0,
                "description": "Long Sample Time Select",
                "width": 2
              },
              "ADHSC": {
                "bit": 2,
                "description": "High-Speed Configuration"
              },
              "ADACKEN": {
                "bit": 3,
                "description": "Asynchronous Clock Output Enable"
              },
              "MUXSEL": {
                "bit": 4,
                "description": "ADC Mux Select"
              }
            },
            "R%s": {
              "D": {
                "bit": 0,
                "description": "Data result",
                "width": 16
              }
            },
            "CV%s": {
              "CV": {
                "bit": 0,
                "description": "Compare Value.",
                "width": 16
              }
            },
            "SC2": {
              "REFSEL": {
                "bit": 0,
                "description": "Voltage Reference Selection",
                "width": 2
              },
              "DMAEN": {
                "bit": 2,
                "description": "DMA Enable"
              },
              "ACREN": {
                "bit": 3,
                "description": "Compare Function Range Enable"
              },
              "ACFGT": {
                "bit": 4,
                "description": "Compare Function Greater Than Enable"
              },
              "ACFE": {
                "bit": 5,
                "description": "Compare Function Enable"
              },
              "ADTRG": {
                "bit": 6,
                "description": "Conversion Trigger Select"
              },
              "ADACT": {
                "bit": 7,
                "description": "Conversion Active"
              }
            },
            "SC3": {
              "AVGS": {
                "bit": 0,
                "description": "Hardware Average Select",
                "width": 2
              },
              "AVGE": {
                "bit": 2,
                "description": "Hardware Average Enable"
              },
              "ADCO": {
                "bit": 3,
                "description": "Continuous Conversion Enable"
              },
              "CALF": {
                "bit": 6,
                "description": "Calibration Failed Flag"
              },
              "CAL": {
                "bit": 7,
                "description": "Calibration"
              }
            },
            "OFS": {
              "OFS": {
                "bit": 0,
                "description": "Offset Error Correction Value",
                "width": 16
              }
            },
            "PG": {
              "PG": {
                "bit": 0,
                "description": "Plus-Side Gain",
                "width": 16
              }
            },
            "MG": {
              "MG": {
                "bit": 0,
                "description": "Minus-Side Gain",
                "width": 16
              }
            },
            "CLPD": {
              "CLPD": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 6
              }
            },
            "CLPS": {
              "CLPS": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 6
              }
            },
            "CLP4": {
              "CLP4": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 10
              }
            },
            "CLP3": {
              "CLP3": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 9
              }
            },
            "CLP2": {
              "CLP2": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 8
              }
            },
            "CLP1": {
              "CLP1": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 7
              }
            },
            "CLP0": {
              "CLP0": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 6
              }
            },
            "CLMD": {
              "CLMD": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 6
              }
            },
            "CLMS": {
              "CLMS": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 6
              }
            },
            "CLM4": {
              "CLM4": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 10
              }
            },
            "CLM3": {
              "CLM3": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 9
              }
            },
            "CLM2": {
              "CLM2": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 8
              }
            },
            "CLM1": {
              "CLM1": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 7
              }
            },
            "CLM0": {
              "CLM0": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 6
              }
            }
          }
        },
        "RTC": {
          "instances": [
            {
              "name": "RTC",
              "base": "0x4003D000",
              "irq": 20
            }
          ],
          "registers": {
            "TSR": {
              "offset": "0x00",
              "size": 32,
              "description": "RTC Time Seconds Register"
            },
            "TPR": {
              "offset": "0x04",
              "size": 32,
              "description": "RTC Time Prescaler Register"
            },
            "TAR": {
              "offset": "0x08",
              "size": 32,
              "description": "RTC Time Alarm Register"
            },
            "TCR": {
              "offset": "0x0C",
              "size": 32,
              "description": "RTC Time Compensation Register"
            },
            "CR": {
              "offset": "0x10",
              "size": 32,
              "description": "RTC Control Register"
            },
            "SR": {
              "offset": "0x14",
              "size": 32,
              "description": "RTC Status Register"
            },
            "LR": {
              "offset": "0x18",
              "size": 32,
              "description": "RTC Lock Register"
            },
            "IER": {
              "offset": "0x1C",
              "size": 32,
              "description": "RTC Interrupt Enable Register"
            }
          },
          "bits": {
            "TSR": {
              "TSR": {
                "bit": 0,
                "description": "Time Seconds Register",
                "width": 32
              }
            },
            "TPR": {
              "TPR": {
                "bit": 0,
                "description": "Time Prescaler Register",
                "width": 16
              }
            },
            "TAR": {
              "TAR": {
                "bit": 0,
                "description": "Time Alarm Register",
                "width": 32
              }
            },
            "TCR": {
              "TCR": {
                "bit": 0,
                "description": "Time Compensation Register",
                "width": 8
              },
              "CIR": {
                "bit": 8,
                "description": "Compensation Interval Register",
                "width": 8
              },
              "TCV": {
                "bit": 16,
                "description": "Time Compensation Value",
                "width": 8
              },
              "CIC": {
                "bit": 24,
                "description": "Compensation Interval Counter",
                "width": 8
              }
            },
            "CR": {
              "SWR": {
                "bit": 0,
                "description": "Software Reset"
              },
              "WPE": {
                "bit": 1,
                "description": "Wakeup Pin Enable"
              },
              "SUP": {
                "bit": 2,
                "description": "Supervisor Access"
              },
              "UM": {
                "bit": 3,
                "description": "Update Mode"
              },
              "WPS": {
                "bit": 4,
                "description": "Wakeup Pin Select"
              },
              "OSCE": {
                "bit": 8,
                "description": "Oscillator Enable"
              },
              "CLKO": {
                "bit": 9,
                "description": "Clock Output"
              },
              "SC16P": {
                "bit": 10,
                "description": "Oscillator 16pF Load Configure"
              },
              "SC8P": {
                "bit": 11,
                "description": "Oscillator 8pF Load Configure"
              },
              "SC4P": {
                "bit": 12,
                "description": "Oscillator 4pF Load Configure"
              },
              "SC2P": {
                "bit": 13,
                "description": "Oscillator 2pF Load Configure"
              },
              "OTE": {
                "bit": 14,
                "description": "Oscillator Test Enable"
              }
            },
            "SR": {
              "TIF": {
                "bit": 0,
                "description": "Time Invalid Flag"
              },
              "TOF": {
                "bit": 1,
                "description": "Time Overflow Flag"
              },
              "TAF": {
                "bit": 2,
                "description": "Time Alarm Flag"
              },
              "TCE": {
                "bit": 4,
                "description": "Time Counter Enable"
              }
            },
            "LR": {
              "TCL": {
                "bit": 3,
                "description": "Time Compensation Lock"
              },
              "CRL": {
                "bit": 4,
                "description": "Control Register Lock"
              },
              "SRL": {
                "bit": 5,
                "description": "Status Register Lock"
              },
              "LRL": {
                "bit": 6,
                "description": "Lock Register Lock"
              }
            },
            "IER": {
              "TIIE": {
                "bit": 0,
                "description": "Time Invalid Interrupt Enable"
              },
              "TOIE": {
                "bit": 1,
                "description": "Time Overflow Interrupt Enable"
              },
              "TAIE": {
                "bit": 2,
                "description": "Time Alarm Interrupt Enable"
              },
              "TSIE": {
                "bit": 4,
                "description": "Time Seconds Interrupt Enable"
              },
              "WPON": {
                "bit": 7,
                "description": "Wakeup Pin On"
              }
            }
          }
        },
        "DAC": {
          "instances": [
            {
              "name": "DAC0",
              "base": "0x4003F000",
              "irq": 25
            }
          ],
          "registers": {
            "DAT%sL": {
              "offset": "0x00",
              "size": 8,
              "description": "DAC Data Low Register"
            },
            "DAT%sH": {
              "offset": "0x01",
              "size": 8,
              "description": "DAC Data High Register"
            },
            "SR": {
              "offset": "0x20",
              "size": 8,
              "description": "DAC Status Register"
            },
            "C0": {
              "offset": "0x21",
              "size": 8,
              "description": "DAC Control Register"
            },
            "C1": {
              "offset": "0x22",
              "size": 8,
              "description": "DAC Control Register 1"
            },
            "C2": {
              "offset": "0x23",
              "size": 8,
              "description": "DAC Control Register 2"
            }
          },
          "bits": {
            "DAT%sL": {
              "DATA0": {
                "bit": 0,
                "description": "DATA0",
                "width": 8
              }
            },
            "DAT%sH": {
              "DATA1": {
                "bit": 0,
                "description": "DATA1",
                "width": 4
              }
            },
            "SR": {
              "DACBFRPBF": {
                "bit": 0,
                "description": "DAC Buffer Read Pointer Bottom Position Flag"
              },
              "DACBFRPTF": {
                "bit": 1,
                "description": "DAC Buffer Read Pointer Top Position Flag"
              }
            },
            "C0": {
              "DACBBIEN": {
                "bit": 0,
                "description": "DAC Buffer Read Pointer Bottom Flag Interrupt Enable"
              },
              "DACBTIEN": {
                "bit": 1,
                "description": "DAC Buffer Read Pointer Top Flag Interrupt Enable"
              },
              "LPEN": {
                "bit": 3,
                "description": "DAC Low Power Control"
              },
              "DACSWTRG": {
                "bit": 4,
                "description": "DAC Software Trigger"
              },
              "DACTRGSEL": {
                "bit": 5,
                "description": "DAC Trigger Select"
              },
              "DACRFS": {
                "bit": 6,
                "description": "DAC Reference Select"
              },
              "DACEN": {
                "bit": 7,
                "description": "DAC Enable"
              }
            },
            "C1": {
              "DACBFEN": {
                "bit": 0,
                "description": "DAC Buffer Enable"
              },
              "DACBFMD": {
                "bit": 2,
                "description": "DAC Buffer Work Mode Select"
              },
              "DMAEN": {
                "bit": 7,
                "description": "DMA Enable Select"
              }
            },
            "C2": {
              "DACBFUP": {
                "bit": 0,
                "description": "DAC Buffer Upper Limit"
              },
              "DACBFRP": {
                "bit": 4,
                "description": "DAC Buffer Read Pointer"
              }
            }
          }
        },
        "TSI0": {
          "instances": [
            {
              "name": "TSI0",
              "base": "0x40045000",
              "irq": 11
            }
          ],
          "registers": {
            "GENCS": {
              "offset": "0x00",
              "size": 32,
              "description": "TSI General Control and Status Register"
            },
            "DATA": {
              "offset": "0x04",
              "size": 32,
              "description": "TSI DATA Register"
            },
            "TSHD": {
              "offset": "0x08",
              "size": 32,
              "description": "TSI Threshold Register"
            }
          },
          "bits": {
            "GENCS": {
              "CURSW": {
                "bit": 1,
                "description": "CURSW"
              },
              "EOSF": {
                "bit": 2,
                "description": "End of Scan Flag"
              },
              "SCNIP": {
                "bit": 3,
                "description": "Scan In Progress Status"
              },
              "STM": {
                "bit": 4,
                "description": "Scan Trigger Mode"
              },
              "STPE": {
                "bit": 5,
                "description": "TSI STOP Enable"
              },
              "TSIIEN": {
                "bit": 6,
                "description": "Touch Sensing Input Interrupt Enable"
              },
              "TSIEN": {
                "bit": 7,
                "description": "Touch Sensing Input Module Enable"
              },
              "NSCN": {
                "bit": 8,
                "description": "NSCN",
                "width": 5
              },
              "PS": {
                "bit": 13,
                "description": "PS",
                "width": 3
              },
              "EXTCHRG": {
                "bit": 16,
                "description": "EXTCHRG",
                "width": 3
              },
              "DVOLT": {
                "bit": 19,
                "description": "DVOLT",
                "width": 2
              },
              "REFCHRG": {
                "bit": 21,
                "description": "REFCHRG",
                "width": 3
              },
              "MODE": {
                "bit": 24,
                "description": "TSI analog modes setup and status bits.",
                "width": 4
              },
              "ESOR": {
                "bit": 28,
                "description": "End-of-scan or Out-of-Range Interrupt Selection"
              },
              "OUTRGF": {
                "bit": 31,
                "description": "Out of Range Flag."
              }
            },
            "DATA": {
              "TSICNT": {
                "bit": 0,
                "description": "TSI Conversion Counter Value",
                "width": 16
              },
              "SWTS": {
                "bit": 22,
                "description": "Software Trigger Start"
              },
              "DMAEN": {
                "bit": 23,
                "description": "DMA Transfer Enabled"
              },
              "TSICH": {
                "bit": 28,
                "description": "TSICH",
                "width": 4
              }
            },
            "TSHD": {
              "THRESL": {
                "bit": 0,
                "description": "TSI Wakeup Channel Low-threshold",
                "width": 16
              },
              "THRESH": {
                "bit": 16,
                "description": "TSI Wakeup Channel High-threshold",
                "width": 16
              }
            }
          }
        },
        "SIM": {
          "instances": [
            {
              "name": "SIM",
              "base": "0x40047000"
            }
          ],
          "registers": {
            "SOPT1": {
              "offset": "0x00",
              "size": 32,
              "description": "System Options Register 1"
            },
            "SOPT2": {
              "offset": "0x1004",
              "size": 32,
              "description": "System Options Register 2"
            },
            "SOPT4": {
              "offset": "0x100C",
              "size": 32,
              "description": "System Options Register 4"
            },
            "SOPT5": {
              "offset": "0x1010",
              "size": 32,
              "description": "System Options Register 5"
            },
            "SOPT7": {
              "offset": "0x1018",
              "size": 32,
              "description": "System Options Register 7"
            },
            "SDID": {
              "offset": "0x1024",
              "size": 32,
              "description": "System Device Identification Register"
            },
            "SCGC4": {
              "offset": "0x1034",
              "size": 32,
              "description": "System Clock Gating Control Register 4"
            },
            "SCGC5": {
              "offset": "0x1038",
              "size": 32,
              "description": "System Clock Gating Control Register 5"
            },
            "SCGC6": {
              "offset": "0x103C",
              "size": 32,
              "description": "System Clock Gating Control Register 6"
            },
            "SCGC7": {
              "offset": "0x1040",
              "size": 32,
              "description": "System Clock Gating Control Register 7"
            },
            "CLKDIV1": {
              "offset": "0x1044",
              "size": 32,
              "description": "System Clock Divider Register 1"
            },
            "FCFG1": {
              "offset": "0x104C",
              "size": 32,
              "description": "Flash Configuration Register 1"
            },
            "FCFG2": {
              "offset": "0x1050",
              "size": 32,
              "description": "Flash Configuration Register 2"
            },
            "UIDMH": {
              "offset": "0x1058",
              "size": 32,
              "description": "Unique Identification Register Mid-High"
            },
            "UIDML": {
              "offset": "0x105C",
              "size": 32,
              "description": "Unique Identification Register Mid Low"
            },
            "UIDL": {
              "offset": "0x1060",
              "size": 32,
              "description": "Unique Identification Register Low"
            },
            "COPC": {
              "offset": "0x1100",
              "size": 32,
              "description": "COP Control Register"
            },
            "SRVCOP": {
              "offset": "0x1104",
              "size": 32,
              "description": "Service COP"
            }
          },
          "bits": {
            "SOPT1": {
              "OSC32KOUT": {
                "bit": 16,
                "description": "32K oscillator clock output",
                "width": 2
              },
              "OSC32KSEL": {
                "bit": 18,
                "description": "32K Oscillator Clock Select",
                "width": 2
              },
              "SIM_MISCTL": {
                "bit": 20,
                "description": "This bit control the function of RF_ACTIVE on PTC1/PTC19 ALT7"
              }
            },
            "SOPT2": {
              "CLKOUTSEL": {
                "bit": 5,
                "description": "CLKOUT select",
                "width": 3
              },
              "TPMSRC": {
                "bit": 24,
                "description": "TPM Clock Source Select",
                "width": 2
              },
              "LPUART0SRC": {
                "bit": 26,
                "description": "LPUART0 Clock Source Select",
                "width": 2
              }
            },
            "SOPT4": {
              "TPM1CH0SRC": {
                "bit": 18,
                "description": "TPM1 Channel 0 Input Capture Source Select"
              },
              "TPM2CH0SRC": {
                "bit": 20,
                "description": "TPM2 Channel 0 Input Capture Source Select"
              },
              "TPM0CLKSEL": {
                "bit": 24,
                "description": "TPM0 External Clock Pin Select"
              },
              "TPM1CLKSEL": {
                "bit": 25,
                "description": "TPM1 External Clock Pin Select"
              },
              "TPM2CLKSEL": {
                "bit": 26,
                "description": "TPM2 External Clock Pin Select"
              }
            },
            "SOPT5": {
              "LPUART0TXSRC": {
                "bit": 0,
                "description": "LPUART0 Transmit Data Source Select",
                "width": 2
              },
              "LPUART0RXSRC": {
                "bit": 2,
                "description": "LPUART0 Receive Data Source Select"
              },
              "LPUART0ODE": {
                "bit": 16,
                "description": "LPUART0 Open Drain Enable"
              }
            },
            "SOPT7": {
              "ADC0TRGSEL": {
                "bit": 0,
                "description": "ADC0 Trigger Select",
                "width": 4
              },
              "ADC0PRETRGSEL": {
                "bit": 4,
                "description": "ADC0 Pretrigger Select"
              },
              "ADC0ALTTRGEN": {
                "bit": 7,
                "description": "ADC0 Alternate Trigger Enable"
              }
            },
            "SDID": {
              "PINID": {
                "bit": 0,
                "description": "Pin count Identification",
                "width": 4
              },
              "DIEID": {
                "bit": 7,
                "description": "Device Die Number",
                "width": 5
              },
              "REVID": {
                "bit": 12,
                "description": "Device Revision Number",
                "width": 4
              },
              "SRAMSIZE": {
                "bit": 16,
                "description": "System SRAM Size",
                "width": 4
              },
              "SERIESID": {
                "bit": 20,
                "description": "Kinetis Series ID",
                "width": 4
              },
              "SUBFAMID": {
                "bit": 24,
                "description": "Kinetis Sub-Family ID.",
                "width": 2
              },
              "FAMID": {
                "bit": 28,
                "description": "Kinetis family ID",
                "width": 4
              }
            },
            "SCGC4": {
              "CMT": {
                "bit": 2,
                "description": "CMT Clock Gate Control"
              },
              "I2C0": {
                "bit": 6,
                "description": "I2C0 Clock Gate Control"
              },
              "I2C1": {
                "bit": 7,
                "description": "I2C1 Clock Gate Control"
              },
              "CMP": {
                "bit": 19,
                "description": "Comparator Clock Gate Control"
              }
            },
            "SCGC5": {
              "LPTMR": {
                "bit": 0,
                "description": "Low Power Timer Access Control"
              },
              "TSI": {
                "bit": 5,
                "description": "TSI Access Control"
              },
              "PORTA": {
                "bit": 9,
                "description": "Port A Clock Gate Control"
              },
              "PORTB": {
                "bit": 10,
                "description": "Port B Clock Gate Control"
              },
              "PORTC": {
                "bit": 11,
                "description": "Port C Clock Gate Control"
              },
              "LPUART0": {
                "bit": 20,
                "description": "LPUART0 Clock Gate Control"
              },
              "LTC": {
                "bit": 24,
                "description": "LTC Clock Gate Control"
              },
              "RSIM": {
                "bit": 25,
                "description": "RSIM Clock Gate Control"
              },
              "DCDC": {
                "bit": 26,
                "description": "DCDC Clock Gate Control"
              },
              "BTLL": {
                "bit": 27,
                "description": "BTLL System Clock Gate Control"
              },
              "PHYDIG": {
                "bit": 28,
                "description": "PHY Digital Clock Gate Control"
              },
              "ZigBee": {
                "bit": 29,
                "description": "ZigBee Clock Gate Control"
              }
            },
            "SCGC6": {
              "FTF": {
                "bit": 0,
                "description": "Flash Memory Clock Gate Control"
              },
              "DMAMUX": {
                "bit": 1,
                "description": "DMA Mux Clock Gate Control"
              },
              "TRNG": {
                "bit": 9,
                "description": "TRNG Clock Gate Control"
              },
              "SPI0": {
                "bit": 12,
                "description": "SPI0 Clock Gate Control"
              },
              "SPI1": {
                "bit": 13,
                "description": "SPI1 Clock Gate Control"
              },
              "PIT": {
                "bit": 23,
                "description": "PIT Clock Gate Control"
              },
              "TPM0": {
                "bit": 24,
                "description": "TPM0 Clock Gate Control"
              },
              "TPM1": {
                "bit": 25,
                "description": "TPM1 Clock Gate Control"
              },
              "TPM2": {
                "bit": 26,
                "description": "TPM2 Clock Gate Control"
              },
              "ADC0": {
                "bit": 27,
                "description": "ADC0 Clock Gate Control"
              },
              "RTC": {
                "bit": 29,
                "description": "RTC Access Control"
              },
              "DAC0": {
                "bit": 31,
                "description": "DAC0 Clock Gate Control"
              }
            },
            "SCGC7": {
              "DMA": {
                "bit": 8,
                "description": "DMA Clock Gate Control"
              }
            },
            "CLKDIV1": {
              "OUTDIV4": {
                "bit": 16,
                "description": "Clock 4 Output Divider value",
                "width": 3
              },
              "OUTDIV1": {
                "bit": 28,
                "description": "Clock 1 Output Divider value",
                "width": 4
              }
            },
            "FCFG1": {
              "FLASHDIS": {
                "bit": 0,
                "description": "Flash Disable"
              },
              "FLASHDOZE": {
                "bit": 1,
                "description": "Flash Doze"
              },
              "PFSIZE": {
                "bit": 24,
                "description": "Program Flash Size",
                "width": 4
              }
            },
            "FCFG2": {
              "MAXADDR1": {
                "bit": 16,
                "description": "This field concatenated with leading zeros plus the value of the MAXADDR1 field indicates the first invalid address of the second program flash block (flash block 1)",
                "width": 7
              },
              "MAXADDR0": {
                "bit": 24,
                "description": "Max Address lock",
                "width": 7
              }
            },
            "UIDMH": {
              "UID": {
                "bit": 0,
                "description": "Unique Identification",
                "width": 16
              }
            },
            "UIDML": {
              "UID": {
                "bit": 0,
                "description": "Unique Identification",
                "width": 32
              }
            },
            "UIDL": {
              "UID": {
                "bit": 0,
                "description": "Unique Identification",
                "width": 32
              }
            },
            "COPC": {
              "COPW": {
                "bit": 0,
                "description": "COP Windowed Mode"
              },
              "COPCLKS": {
                "bit": 1,
                "description": "COP Clock Select"
              },
              "COPT": {
                "bit": 2,
                "description": "COP Watchdog Timeout",
                "width": 2
              },
              "COPSTPEN": {
                "bit": 4,
                "description": "COP Stop Enable"
              },
              "COPDBGEN": {
                "bit": 5,
                "description": "COP Debug Enable"
              },
              "COPCLKSEL": {
                "bit": 6,
                "description": "COP Clock Select",
                "width": 2
              }
            },
            "SRVCOP": {
              "SRVCOP": {
                "bit": 0,
                "description": "Service COP Register",
                "width": 8
              }
            }
          }
        },
        "GPIO": {
          "instances": [
            {
              "name": "PORTA",
              "base": "0x40049000",
              "irq": 30
            },
            {
              "name": "PORTB",
              "base": "0x4004A000",
              "irq": 31
            },
            {
              "name": "PORTC",
              "base": "0x4004B000",
              "irq": 31
            },
            {
              "name": "GPIOA",
              "base": "0x400FF000",
              "irq": 30
            },
            {
              "name": "GPIOB",
              "base": "0x400FF040",
              "irq": 31
            },
            {
              "name": "GPIOC",
              "base": "0x400FF080",
              "irq": 31
            },
            {
              "name": "FGPIOA",
              "base": "0xF8000000"
            },
            {
              "name": "FGPIOB",
              "base": "0xF8000040"
            },
            {
              "name": "FGPIOC",
              "base": "0xF8000080"
            }
          ],
          "registers": {
            "PCR0": {
              "offset": "0x00",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR1": {
              "offset": "0x04",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR2": {
              "offset": "0x08",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR3": {
              "offset": "0x0C",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR4": {
              "offset": "0x10",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR5": {
              "offset": "0x14",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR6": {
              "offset": "0x18",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR7": {
              "offset": "0x1C",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR8": {
              "offset": "0x20",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR9": {
              "offset": "0x24",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR10": {
              "offset": "0x28",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR11": {
              "offset": "0x2C",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR12": {
              "offset": "0x30",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR13": {
              "offset": "0x34",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR14": {
              "offset": "0x38",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR15": {
              "offset": "0x3C",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR16": {
              "offset": "0x40",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR17": {
              "offset": "0x44",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR18": {
              "offset": "0x48",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR19": {
              "offset": "0x4C",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR20": {
              "offset": "0x50",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR21": {
              "offset": "0x54",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR22": {
              "offset": "0x58",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR23": {
              "offset": "0x5C",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR24": {
              "offset": "0x60",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR25": {
              "offset": "0x64",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR26": {
              "offset": "0x68",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR27": {
              "offset": "0x6C",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR28": {
              "offset": "0x70",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR29": {
              "offset": "0x74",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR30": {
              "offset": "0x78",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR31": {
              "offset": "0x7C",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "GPCLR": {
              "offset": "0x80",
              "size": 32,
              "description": "Global Pin Control Low Register"
            },
            "GPCHR": {
              "offset": "0x84",
              "size": 32,
              "description": "Global Pin Control High Register"
            },
            "ISFR": {
              "offset": "0xA0",
              "size": 32,
              "description": "Interrupt Status Flag Register"
            }
          },
          "bits": {
            "PCR0": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR1": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR2": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR3": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR4": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR5": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR6": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR7": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR8": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR9": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR10": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR11": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR12": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR13": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR14": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR15": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR16": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR17": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR18": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR19": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR20": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR21": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR22": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR23": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR24": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR25": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR26": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR27": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR28": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR29": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR30": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR31": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "GPCLR": {
              "GPWD": {
                "bit": 0,
                "description": "Global Pin Write Data",
                "width": 16
              },
              "GPWE": {
                "bit": 16,
                "description": "Global Pin Write Enable",
                "width": 16
              }
            },
            "GPCHR": {
              "GPWD": {
                "bit": 0,
                "description": "Global Pin Write Data",
                "width": 16
              },
              "GPWE": {
                "bit": 16,
                "description": "Global Pin Write Enable",
                "width": 16
              }
            },
            "ISFR": {
              "ISF": {
                "bit": 0,
                "description": "Interrupt Status Flag",
                "width": 32
              }
            }
          }
        },
        "USART": {
          "instances": [
            {
              "name": "LPUART0",
              "base": "0x40054000",
              "irq": 12
            }
          ],
          "registers": {
            "BAUD": {
              "offset": "0x00",
              "size": 32,
              "description": "LPUART Baud Rate Register"
            },
            "STAT": {
              "offset": "0x04",
              "size": 32,
              "description": "LPUART Status Register"
            },
            "CTRL": {
              "offset": "0x08",
              "size": 32,
              "description": "LPUART Control Register"
            },
            "DATA": {
              "offset": "0x0C",
              "size": 32,
              "description": "LPUART Data Register"
            },
            "MATCH": {
              "offset": "0x10",
              "size": 32,
              "description": "LPUART Match Address Register"
            },
            "MODIR": {
              "offset": "0x14",
              "size": 32,
              "description": "LPUART Modem IrDA Register"
            }
          },
          "bits": {
            "BAUD": {
              "SBR": {
                "bit": 0,
                "description": "Baud Rate Modulo Divisor.",
                "width": 13
              },
              "SBNS": {
                "bit": 13,
                "description": "Stop Bit Number Select"
              },
              "RXEDGIE": {
                "bit": 14,
                "description": "RX Input Active Edge Interrupt Enable"
              },
              "LBKDIE": {
                "bit": 15,
                "description": "LIN Break Detect Interrupt Enable"
              },
              "RESYNCDIS": {
                "bit": 16,
                "description": "Resynchronization Disable"
              },
              "BOTHEDGE": {
                "bit": 17,
                "description": "Both Edge Sampling"
              },
              "MATCFG": {
                "bit": 18,
                "description": "Match Configuration",
                "width": 2
              },
              "RDMAE": {
                "bit": 21,
                "description": "Receiver Full DMA Enable"
              },
              "TDMAE": {
                "bit": 23,
                "description": "Transmitter DMA Enable"
              },
              "OSR": {
                "bit": 24,
                "description": "Oversampling Ratio",
                "width": 5
              },
              "M10": {
                "bit": 29,
                "description": "10-bit Mode select"
              },
              "MAEN2": {
                "bit": 30,
                "description": "Match Address Mode Enable 2"
              },
              "MAEN1": {
                "bit": 31,
                "description": "Match Address Mode Enable 1"
              }
            },
            "STAT": {
              "MA2F": {
                "bit": 14,
                "description": "Match 2 Flag"
              },
              "MA1F": {
                "bit": 15,
                "description": "Match 1 Flag"
              },
              "PF": {
                "bit": 16,
                "description": "Parity Error Flag"
              },
              "FE": {
                "bit": 17,
                "description": "Framing Error Flag"
              },
              "NF": {
                "bit": 18,
                "description": "Noise Flag"
              },
              "OR": {
                "bit": 19,
                "description": "Receiver Overrun Flag"
              },
              "IDLE": {
                "bit": 20,
                "description": "Idle Line Flag"
              },
              "RDRF": {
                "bit": 21,
                "description": "Receive Data Register Full Flag"
              },
              "TC": {
                "bit": 22,
                "description": "Transmission Complete Flag"
              },
              "TDRE": {
                "bit": 23,
                "description": "Transmit Data Register Empty Flag"
              },
              "RAF": {
                "bit": 24,
                "description": "Receiver Active Flag"
              },
              "LBKDE": {
                "bit": 25,
                "description": "LIN Break Detection Enable"
              },
              "BRK13": {
                "bit": 26,
                "description": "Break Character Generation Length"
              },
              "RWUID": {
                "bit": 27,
                "description": "Receive Wake Up Idle Detect"
              },
              "RXINV": {
                "bit": 28,
                "description": "Receive Data Inversion"
              },
              "MSBF": {
                "bit": 29,
                "description": "MSB First"
              },
              "RXEDGIF": {
                "bit": 30,
                "description": "LPUART_RX Pin Active Edge Interrupt Flag"
              },
              "LBKDIF": {
                "bit": 31,
                "description": "LIN Break Detect Interrupt Flag"
              }
            },
            "CTRL": {
              "PT": {
                "bit": 0,
                "description": "Parity Type"
              },
              "PE": {
                "bit": 1,
                "description": "Parity Enable"
              },
              "ILT": {
                "bit": 2,
                "description": "Idle Line Type Select"
              },
              "WAKE": {
                "bit": 3,
                "description": "Receiver Wakeup Method Select"
              },
              "M": {
                "bit": 4,
                "description": "9-Bit or 8-Bit Mode Select"
              },
              "RSRC": {
                "bit": 5,
                "description": "Receiver Source Select"
              },
              "DOZEEN": {
                "bit": 6,
                "description": "Doze Enable"
              },
              "LOOPS": {
                "bit": 7,
                "description": "Loop Mode Select"
              },
              "IDLECFG": {
                "bit": 8,
                "description": "Idle Configuration",
                "width": 3
              },
              "MA2IE": {
                "bit": 14,
                "description": "Match 2 Interrupt Enable"
              },
              "MA1IE": {
                "bit": 15,
                "description": "Match 1 Interrupt Enable"
              },
              "SBK": {
                "bit": 16,
                "description": "Send Break"
              },
              "RWU": {
                "bit": 17,
                "description": "Receiver Wakeup Control"
              },
              "RE": {
                "bit": 18,
                "description": "Receiver Enable"
              },
              "TE": {
                "bit": 19,
                "description": "Transmitter Enable"
              },
              "ILIE": {
                "bit": 20,
                "description": "Idle Line Interrupt Enable"
              },
              "RIE": {
                "bit": 21,
                "description": "Receiver Interrupt Enable"
              },
              "TCIE": {
                "bit": 22,
                "description": "Transmission Complete Interrupt Enable for"
              },
              "TIE": {
                "bit": 23,
                "description": "Transmit Interrupt Enable"
              },
              "PEIE": {
                "bit": 24,
                "description": "Parity Error Interrupt Enable"
              },
              "FEIE": {
                "bit": 25,
                "description": "Framing Error Interrupt Enable"
              },
              "NEIE": {
                "bit": 26,
                "description": "Noise Error Interrupt Enable"
              },
              "ORIE": {
                "bit": 27,
                "description": "Overrun Interrupt Enable"
              },
              "TXINV": {
                "bit": 28,
                "description": "Transmit Data Inversion"
              },
              "TXDIR": {
                "bit": 29,
                "description": "LPUART_TX Pin Direction in Single-Wire Mode"
              },
              "R9T8": {
                "bit": 30,
                "description": "Receive Bit 9 / Transmit Bit 8"
              },
              "R8T9": {
                "bit": 31,
                "description": "Receive Bit 8 / Transmit Bit 9"
              }
            },
            "DATA": {
              "R0T0": {
                "bit": 0,
                "description": "Read receive data buffer 0 or write transmit data buffer 0."
              },
              "R1T1": {
                "bit": 1,
                "description": "Read receive data buffer 1 or write transmit data buffer 1."
              },
              "R2T2": {
                "bit": 2,
                "description": "Read receive data buffer 2 or write transmit data buffer 2."
              },
              "R3T3": {
                "bit": 3,
                "description": "Read receive data buffer 3 or write transmit data buffer 3."
              },
              "R4T4": {
                "bit": 4,
                "description": "Read receive data buffer 4 or write transmit data buffer 4."
              },
              "R5T5": {
                "bit": 5,
                "description": "Read receive data buffer 5 or write transmit data buffer 5."
              },
              "R6T6": {
                "bit": 6,
                "description": "Read receive data buffer 6 or write transmit data buffer 6."
              },
              "R7T7": {
                "bit": 7,
                "description": "Read receive data buffer 7 or write transmit data buffer 7."
              },
              "R8T8": {
                "bit": 8,
                "description": "Read receive data buffer 8 or write transmit data buffer 8."
              },
              "R9T9": {
                "bit": 9,
                "description": "Read receive data buffer 9 or write transmit data buffer 9."
              },
              "IDLINE": {
                "bit": 11,
                "description": "Idle Line"
              },
              "RXEMPT": {
                "bit": 12,
                "description": "Receive Buffer Empty"
              },
              "FRETSC": {
                "bit": 13,
                "description": "Frame Error / Transmit Special Character"
              },
              "PARITYE": {
                "bit": 14,
                "description": "The current received dataword contained in DATA[R9:R0] was received with a parity error."
              },
              "NOISY": {
                "bit": 15,
                "description": "The current received dataword contained in DATA[R9:R0] was received with noise."
              }
            },
            "MATCH": {
              "MA1": {
                "bit": 0,
                "description": "Match Address 1",
                "width": 10
              },
              "MA2": {
                "bit": 16,
                "description": "Match Address 2",
                "width": 10
              }
            },
            "MODIR": {
              "TXCTSE": {
                "bit": 0,
                "description": "Transmitter clear-to-send enable"
              },
              "TXRTSE": {
                "bit": 1,
                "description": "Transmitter request-to-send enable"
              },
              "TXRTSPOL": {
                "bit": 2,
                "description": "Transmitter request-to-send polarity"
              },
              "RXRTSE": {
                "bit": 3,
                "description": "Receiver request-to-send enable"
              },
              "TXCTSC": {
                "bit": 4,
                "description": "Transmit CTS Configuration"
              },
              "TXCTSSRC": {
                "bit": 5,
                "description": "Transmit CTS Source"
              },
              "TNP": {
                "bit": 16,
                "description": "Transmitter narrow pulse",
                "width": 2
              },
              "IREN": {
                "bit": 18,
                "description": "Infrared enable"
              }
            }
          }
        },
        "LTC0": {
          "instances": [
            {
              "name": "LTC0",
              "base": "0x40058000",
              "irq": 23
            }
          ],
          "registers": {
            "LTC_MD": {
              "offset": "0x00",
              "size": 32,
              "description": "LTC Mode Register"
            },
            "LTC_KS": {
              "offset": "0x08",
              "size": 32,
              "description": "LTC Key Size Register"
            },
            "LTC_DS": {
              "offset": "0x10",
              "size": 32,
              "description": "LTC Data Size Register"
            },
            "LTC_ICVS": {
              "offset": "0x18",
              "size": 32,
              "description": "LTC ICV Size Register"
            },
            "LTC_COM": {
              "offset": "0x30",
              "size": 32,
              "description": "LTC Command Register"
            },
            "LTC_CTL": {
              "offset": "0x34",
              "size": 32,
              "description": "LTC Control Register"
            },
            "LTC_CW": {
              "offset": "0x40",
              "size": 32,
              "description": "LTC Clear Written Register"
            },
            "LTC_STA": {
              "offset": "0x48",
              "size": 32,
              "description": "LTC Status Register"
            },
            "LTC_ESTA": {
              "offset": "0x4C",
              "size": 32,
              "description": "LTC Error Status Register"
            },
            "LTC_AADSZ": {
              "offset": "0x58",
              "size": 32,
              "description": "LTC AAD Size Register"
            },
            "LTC_CTX_0": {
              "offset": "0x100",
              "size": 32,
              "description": "LTC Context Register"
            },
            "LTC_CTX_1": {
              "offset": "0x104",
              "size": 32,
              "description": "LTC Context Register"
            },
            "LTC_CTX_2": {
              "offset": "0x108",
              "size": 32,
              "description": "LTC Context Register"
            },
            "LTC_CTX_3": {
              "offset": "0x10C",
              "size": 32,
              "description": "LTC Context Register"
            },
            "LTC_CTX_4": {
              "offset": "0x110",
              "size": 32,
              "description": "LTC Context Register"
            },
            "LTC_CTX_5": {
              "offset": "0x114",
              "size": 32,
              "description": "LTC Context Register"
            },
            "LTC_CTX_6": {
              "offset": "0x118",
              "size": 32,
              "description": "LTC Context Register"
            },
            "LTC_CTX_7": {
              "offset": "0x11C",
              "size": 32,
              "description": "LTC Context Register"
            },
            "LTC_CTX_8": {
              "offset": "0x120",
              "size": 32,
              "description": "LTC Context Register"
            },
            "LTC_CTX_9": {
              "offset": "0x124",
              "size": 32,
              "description": "LTC Context Register"
            },
            "LTC_CTX_10": {
              "offset": "0x128",
              "size": 32,
              "description": "LTC Context Register"
            },
            "LTC_CTX_11": {
              "offset": "0x12C",
              "size": 32,
              "description": "LTC Context Register"
            },
            "LTC_CTX_12": {
              "offset": "0x130",
              "size": 32,
              "description": "LTC Context Register"
            },
            "LTC_CTX_13": {
              "offset": "0x134",
              "size": 32,
              "description": "LTC Context Register"
            },
            "LTC_CTX_14": {
              "offset": "0x138",
              "size": 32,
              "description": "LTC Context Register"
            },
            "LTC_CTX_15": {
              "offset": "0x13C",
              "size": 32,
              "description": "LTC Context Register"
            },
            "LTC_KEY_0": {
              "offset": "0x200",
              "size": 32,
              "description": "LTC Key Registers"
            },
            "LTC_KEY_1": {
              "offset": "0x204",
              "size": 32,
              "description": "LTC Key Registers"
            },
            "LTC_KEY_2": {
              "offset": "0x208",
              "size": 32,
              "description": "LTC Key Registers"
            },
            "LTC_KEY_3": {
              "offset": "0x20C",
              "size": 32,
              "description": "LTC Key Registers"
            },
            "LTC_VID2": {
              "offset": "0x4F4",
              "size": 32,
              "description": "LTC Version ID 2 Register"
            },
            "LTC_FIFOSTA": {
              "offset": "0x7C0",
              "size": 32,
              "description": "LTC FIFO Status Register"
            },
            "LTC_IFIFO": {
              "offset": "0x7E0",
              "size": 32,
              "description": "LTC Input Data FIFO"
            },
            "LTC_OFIFO": {
              "offset": "0x7F0",
              "size": 32,
              "description": "LTC Output Data FIFO"
            },
            "LTC_VID1": {
              "offset": "0x8F0",
              "size": 32,
              "description": "LTC Version ID Register"
            },
            "LTC_CHAVID": {
              "offset": "0x8F8",
              "size": 32,
              "description": "LTC CHA Version ID Register"
            }
          },
          "bits": {
            "LTC_MD": {
              "ENC": {
                "bit": 0,
                "description": "Encrypt/Decrypt. This bit selects encryption or decryption."
              },
              "ICV_TEST": {
                "bit": 1,
                "description": "ICV Checking / Test AES fault detection"
              },
              "AS": {
                "bit": 2,
                "description": "Algorithm State",
                "width": 2
              },
              "AAI": {
                "bit": 4,
                "description": "Additional Algorithm information",
                "width": 9
              },
              "ALG": {
                "bit": 16,
                "description": "Algorithm. This field specifies which algorithm is being selected.",
                "width": 8
              }
            },
            "LTC_KS": {
              "KS": {
                "bit": 0,
                "description": "Key Size. This is the size of a Key measured in bytes",
                "width": 5
              }
            },
            "LTC_DS": {
              "DS": {
                "bit": 0,
                "description": "Data Size",
                "width": 12
              }
            },
            "LTC_ICVS": {
              "ICVS": {
                "bit": 0,
                "description": "ICV Size, in Bytes.",
                "width": 5
              }
            },
            "LTC_COM": {
              "ALL": {
                "bit": 0,
                "description": "Reset All Internal Logic"
              },
              "AES": {
                "bit": 1,
                "description": "Reset AESA. Writing a 1 to this bit resets the AES Accelerator core engine."
              }
            },
            "LTC_CTL": {
              "IM": {
                "bit": 0,
                "description": "Interrupt Mask. Once this bit is set, it can only be cleared by hard reset."
              },
              "IFE": {
                "bit": 8,
                "description": "Input FIFO DMA Enable."
              },
              "IFR": {
                "bit": 9,
                "description": "Input FIFO DMA Request Size"
              },
              "OFE": {
                "bit": 12,
                "description": "Output FIFO DMA Enable."
              },
              "OFR": {
                "bit": 13,
                "description": "Output FIFO DMA Request Size"
              },
              "IFS": {
                "bit": 16,
                "description": "Input FIFO Byte Swap. Byte swap all data that is written to the Input FIFO."
              },
              "OFS": {
                "bit": 17,
                "description": "Output FIFO Byte Swap. Byte swap all data that is read from the Onput FIFO."
              },
              "KIS": {
                "bit": 20,
                "description": "Key Register Input Byte Swap"
              },
              "KOS": {
                "bit": 21,
                "description": "Key Register Output Byte Swap"
              },
              "CIS": {
                "bit": 22,
                "description": "Context Register Input Byte Swap"
              },
              "COS": {
                "bit": 23,
                "description": "Context Register Output Byte Swap"
              },
              "KAL": {
                "bit": 31,
                "description": "Key Register Access Lock"
              }
            },
            "LTC_CW": {
              "CM": {
                "bit": 0,
                "description": "Clear the Mode Register. Writing a one to this bit causes the Mode Register to be cleared."
              },
              "CDS": {
                "bit": 2,
                "description": "Clear the Data Size Register"
              },
              "CICV": {
                "bit": 3,
                "description": "Clear the ICV Size Register. Writing a one to this bit causes the ICV Size Register to be cleared."
              },
              "CCR": {
                "bit": 5,
                "description": "Clear the Context Register. Writing a one to this bit causes the Context Register to be cleared."
              },
              "CKR": {
                "bit": 6,
                "description": "Clear the Key Register"
              },
              "COF": {
                "bit": 30,
                "description": "Clear Output FIFO. Writing a 1 to this bit causes the Output FIFO to be cleared."
              },
              "CIF": {
                "bit": 31,
                "description": "Clear Input FIFO. Writing a 1 to this bit causes the Input Data FIFO."
              }
            },
            "LTC_STA": {
              "AB": {
                "bit": 1,
                "description": "AESA Busy"
              },
              "DI": {
                "bit": 16,
                "description": "Done Interrupt"
              },
              "EI": {
                "bit": 20,
                "description": "Error Interrupt"
              }
            },
            "LTC_ESTA": {
              "ERRID1": {
                "bit": 0,
                "description": "Error ID 1",
                "width": 4
              },
              "CL1": {
                "bit": 8,
                "description": "algorithms. The algorithms field indicates which algorithm is asserting an error. Others reserved",
                "width": 4
              }
            },
            "LTC_AADSZ": {
              "AADSZ": {
                "bit": 0,
                "description": "AAD size in Bytes, mod 16.",
                "width": 4
              },
              "AL": {
                "bit": 31,
                "description": "AAD Last. Only AAD data will be written into the Input FIFO."
              }
            },
            "LTC_CTX_0": {
              "CTX": {
                "bit": 0,
                "description": "CTX",
                "width": 32
              }
            },
            "LTC_CTX_1": {
              "CTX": {
                "bit": 0,
                "description": "CTX",
                "width": 32
              }
            },
            "LTC_CTX_2": {
              "CTX": {
                "bit": 0,
                "description": "CTX",
                "width": 32
              }
            },
            "LTC_CTX_3": {
              "CTX": {
                "bit": 0,
                "description": "CTX",
                "width": 32
              }
            },
            "LTC_CTX_4": {
              "CTX": {
                "bit": 0,
                "description": "CTX",
                "width": 32
              }
            },
            "LTC_CTX_5": {
              "CTX": {
                "bit": 0,
                "description": "CTX",
                "width": 32
              }
            },
            "LTC_CTX_6": {
              "CTX": {
                "bit": 0,
                "description": "CTX",
                "width": 32
              }
            },
            "LTC_CTX_7": {
              "CTX": {
                "bit": 0,
                "description": "CTX",
                "width": 32
              }
            },
            "LTC_CTX_8": {
              "CTX": {
                "bit": 0,
                "description": "CTX",
                "width": 32
              }
            },
            "LTC_CTX_9": {
              "CTX": {
                "bit": 0,
                "description": "CTX",
                "width": 32
              }
            },
            "LTC_CTX_10": {
              "CTX": {
                "bit": 0,
                "description": "CTX",
                "width": 32
              }
            },
            "LTC_CTX_11": {
              "CTX": {
                "bit": 0,
                "description": "CTX",
                "width": 32
              }
            },
            "LTC_CTX_12": {
              "CTX": {
                "bit": 0,
                "description": "CTX",
                "width": 32
              }
            },
            "LTC_CTX_13": {
              "CTX": {
                "bit": 0,
                "description": "CTX",
                "width": 32
              }
            },
            "LTC_CTX_14": {
              "CTX": {
                "bit": 0,
                "description": "CTX",
                "width": 32
              }
            },
            "LTC_CTX_15": {
              "CTX": {
                "bit": 0,
                "description": "CTX",
                "width": 32
              }
            },
            "LTC_KEY_0": {
              "KEY": {
                "bit": 0,
                "description": "KEY",
                "width": 32
              }
            },
            "LTC_KEY_1": {
              "KEY": {
                "bit": 0,
                "description": "KEY",
                "width": 32
              }
            },
            "LTC_KEY_2": {
              "KEY": {
                "bit": 0,
                "description": "KEY",
                "width": 32
              }
            },
            "LTC_KEY_3": {
              "KEY": {
                "bit": 0,
                "description": "KEY",
                "width": 32
              }
            },
            "LTC_VID2": {
              "ECO_REV": {
                "bit": 0,
                "description": "ECO revision number.",
                "width": 8
              },
              "ARCH_ERA": {
                "bit": 8,
                "description": "Architectural ERA.",
                "width": 8
              }
            },
            "LTC_FIFOSTA": {
              "IFL": {
                "bit": 0,
                "description": "Input FIFO Level. These bits indicate the current number of entries in the Input FIFO.",
                "width": 7
              },
              "IFF": {
                "bit": 15,
                "description": "Input FIFO Full. The Input FIFO is full and should not be written to."
              },
              "OFL": {
                "bit": 16,
                "description": "Output FIFO Level. These bits indicate the current number of entries in the Output FIFO.",
                "width": 7
              },
              "OFF": {
                "bit": 31,
                "description": "Output FIFO Full. The Output FIFO is full and should not be written to."
              }
            },
            "LTC_IFIFO": {
              "IFIFO": {
                "bit": 0,
                "description": "IFIFO",
                "width": 32
              }
            },
            "LTC_OFIFO": {
              "OFIFO": {
                "bit": 0,
                "description": "Output FIFO",
                "width": 32
              }
            },
            "LTC_VID1": {
              "MIN_REV": {
                "bit": 0,
                "description": "Minor revision number.",
                "width": 8
              },
              "MAJ_REV": {
                "bit": 8,
                "description": "Major revision number.",
                "width": 8
              },
              "IP_ID": {
                "bit": 16,
                "description": "no description available",
                "width": 16
              }
            },
            "LTC_CHAVID": {
              "AESREV": {
                "bit": 0,
                "description": "AES Revision Number",
                "width": 4
              },
              "AESVID": {
                "bit": 4,
                "description": "AES Version ID",
                "width": 4
              }
            }
          }
        },
        "RSIM": {
          "instances": [
            {
              "name": "RSIM",
              "base": "0x40059000",
              "irq": 24
            }
          ],
          "registers": {
            "CONTROL": {
              "offset": "0x00",
              "size": 32,
              "description": "RSIM Control"
            },
            "ACTIVE_DELAY": {
              "offset": "0x04",
              "size": 32,
              "description": "RSIM BLE Active Delay"
            },
            "MAC_MSB": {
              "offset": "0x08",
              "size": 32,
              "description": "RSIM MAC MSB"
            },
            "MAC_LSB": {
              "offset": "0x0C",
              "size": 32,
              "description": "RSIM MAC LSB"
            },
            "ANA_TEST": {
              "offset": "0x10",
              "size": 32,
              "description": "RSIM Analog Test"
            }
          },
          "bits": {
            "CONTROL": {
              "BLE_RF_OSC_REQ_EN": {
                "bit": 0,
                "description": "BLE Ref Osc (Sysclk) Request Enable"
              },
              "BLE_RF_OSC_REQ_STAT": {
                "bit": 1,
                "description": "BLE Ref Osc (Sysclk) Request Status"
              },
              "BLE_RF_OSC_REQ_INT_EN": {
                "bit": 4,
                "description": "BLE Ref Osc (Sysclk) Request Interrupt Enable"
              },
              "BLE_RF_OSC_REQ_INT": {
                "bit": 5,
                "description": "BLE Ref Osc (Sysclk) Request Interrupt Flag"
              },
              "RF_OSC_EN": {
                "bit": 8,
                "description": "RF Ref Osc Enable [3:0]",
                "width": 4
              },
              "GASKET_BYPASS_OVRD_EN": {
                "bit": 12,
                "description": "Gasket Bypass Override Enable"
              },
              "GASKET_BYPASS_OVRD": {
                "bit": 13,
                "description": "Gasket Bypass Override"
              },
              "RF_OSC_BYPASS_EN": {
                "bit": 14,
                "description": "RF Ref Osc Bypass Enable"
              },
              "BLE_ACTIVE_PORT_1_SEL": {
                "bit": 16,
                "description": "BLE Active port 1 select"
              },
              "BLE_ACTIVE_PORT_2_SEL": {
                "bit": 17,
                "description": "BLE Active port 2 select"
              },
              "BLE_DEEP_SLEEP_EXIT": {
                "bit": 20,
                "description": "BLE Deep Sleep Exit"
              },
              "STOP_ACK_OVRD_EN": {
                "bit": 22,
                "description": "Stop Acknowledge Override Enable"
              },
              "STOP_ACK_OVRD": {
                "bit": 23,
                "description": "Stop Acknowledge Override"
              },
              "RF_OSC_READY": {
                "bit": 24,
                "description": "RF Ref Osc Ready"
              },
              "RF_OSC_READY_OVRD_EN": {
                "bit": 25,
                "description": "RF Ref Osc Ready Override Enable"
              },
              "RF_OSC_READY_OVRD": {
                "bit": 26,
                "description": "RF Ref Osc Ready Override"
              },
              "BLOCK_RADIO_RESETS": {
                "bit": 28,
                "description": "Block Radio Resets"
              },
              "BLOCK_RADIO_OUTPUTS": {
                "bit": 29,
                "description": "Block Radio Outputs"
              },
              "RADIO_RESET": {
                "bit": 31,
                "description": "Software Reset for the Radio"
              }
            },
            "ACTIVE_DELAY": {
              "BLE_ACTIVE_FINE_DELAY": {
                "bit": 0,
                "description": "The SoC Flash is presented with a BLE Active early warning signal to allow the Flash to complete any program or erase activities prior to a Radio communication event",
                "width": 6
              },
              "BLE_ACTIVE_COARSE_DELAY": {
                "bit": 16,
                "description": "The SoC Flash is presented with a BLE Active early warning signal to allow the Flash to complete any program or erase activities prior to a Radio communication event",
                "width": 4
              }
            },
            "MAC_MSB": {
              "MAC_ADDR_MSB": {
                "bit": 0,
                "description": "MAC Address MSB",
                "width": 8
              }
            },
            "MAC_LSB": {
              "MAC_ADDR_LSB": {
                "bit": 0,
                "description": "MAC Address LSB",
                "width": 32
              }
            },
            "ANA_TEST": {
              "ATST_GATE_EN": {
                "bit": 0,
                "description": "ATST Transmission Gate Enables",
                "width": 5
              },
              "RADIO_ID": {
                "bit": 24,
                "description": "Radio Version ID number",
                "width": 4
              }
            }
          }
        },
        "DCDC": {
          "instances": [
            {
              "name": "DCDC",
              "base": "0x4005A000",
              "irq": 6
            }
          ],
          "registers": {
            "REG0": {
              "offset": "0x00",
              "size": 32,
              "description": "DCDC REGISTER 0"
            },
            "REG1": {
              "offset": "0x04",
              "size": 32,
              "description": "DCDC REGISTER 1"
            },
            "REG2": {
              "offset": "0x08",
              "size": 32,
              "description": "DCDC REGISTER 2"
            },
            "REG3": {
              "offset": "0x0C",
              "size": 32,
              "description": "DCDC REGISTER 3"
            },
            "REG4": {
              "offset": "0x10",
              "size": 32,
              "description": "DCDC REGISTER 4"
            },
            "REG6": {
              "offset": "0x18",
              "size": 32,
              "description": "DCDC REGISTER 6"
            },
            "REG7": {
              "offset": "0x1C",
              "size": 32,
              "description": "DCDC REGISTER 7"
            }
          },
          "bits": {
            "REG0": {
              "DCDC_DISABLE_AUTO_CLK_SWITCH": {
                "bit": 1,
                "description": "Disable automatic clock switch from internal oscillator to external clock."
              },
              "DCDC_SEL_CLK": {
                "bit": 2,
                "description": "Select external clock for DCDC when DCDC_DISABLE_AUTO_CLK_SWITCH is set."
              },
              "DCDC_PWD_OSC_INT": {
                "bit": 3,
                "description": "Power down internal oscillator. Only set this bit when 32M crystal oscillator is available."
              },
              "DCDC_LP_DF_CMP_ENABLE": {
                "bit": 9,
                "description": "Enable low power differential comparators, to sense lower supply in pulsed mode"
              },
              "DCDC_VBAT_DIV_CTRL": {
                "bit": 10,
                "description": "Controls VBAT voltage divider",
                "width": 2
              },
              "DCDC_LP_STATE_HYS_L": {
                "bit": 17,
                "description": "Configure the hysteretic lower threshold value in low power mode",
                "width": 2
              },
              "DCDC_LP_STATE_HYS_H": {
                "bit": 19,
                "description": "Configure the hysteretic upper threshold value in low power mode",
                "width": 2
              },
              "HYST_LP_COMP_ADJ": {
                "bit": 21,
                "description": "Adjust hysteretic value in low power comparator."
              },
              "HYST_LP_CMP_DISABLE": {
                "bit": 22,
                "description": "Disable hysteresis in low power comparator."
              },
              "OFFSET_RSNS_LP_ADJ": {
                "bit": 23,
                "description": "Adjust hysteretic value in low power voltage sense."
              },
              "OFFSET_RSNS_LP_DISABLE": {
                "bit": 24,
                "description": "Disable hysteresis in low power voltage sense."
              },
              "DCDC_LESS_I": {
                "bit": 25,
                "description": "Reduce DCDC current. It will save approximately 20 uA in RUN."
              },
              "PWD_CMP_OFFSET": {
                "bit": 26,
                "description": "Power down output range comparator"
              },
              "DCDC_XTALOK_DISABLE": {
                "bit": 27,
                "description": "Disable xtalok detection circuit."
              },
              "PSWITCH_STATUS": {
                "bit": 28,
                "description": "Status register to indicate PSWITCH status"
              },
              "VLPS_CONFIG_DCDC_HP": {
                "bit": 29,
                "description": "Selects behavior of DCDC in device VLPS low power mode"
              },
              "VLPR_VLPW_CONFIG_DCDC_HP": {
                "bit": 30,
                "description": "Selects behavior of DCDC in device VLPR and VLPW low power modes"
              },
              "DCDC_STS_DC_OK": {
                "bit": 31,
                "description": "Status register to indicate DCDC lock"
              }
            },
            "REG1": {
              "POSLIMIT_BUCK_IN": {
                "bit": 0,
                "description": "Upper limit duty cycle limit in DC-DC converter",
                "width": 7
              },
              "POSLIMIT_BOOST_IN": {
                "bit": 7,
                "description": "Upper limit duty cycle limit in DC-DC converter",
                "width": 7
              },
              "DCDC_LOOPCTRL_CM_HST_THRESH": {
                "bit": 21,
                "description": "Enable hysteresis in switching converter common mode analog comparators"
              },
              "DCDC_LOOPCTRL_DF_HST_THRESH": {
                "bit": 22,
                "description": "Enable hysteresis in switching converter differential mode analog comparators"
              },
              "DCDC_LOOPCTRL_EN_CM_HYST": {
                "bit": 23,
                "description": "Enable hysteresis in switching converter common mode analog comparators"
              },
              "DCDC_LOOPCTRL_EN_DF_HYST": {
                "bit": 24,
                "description": "Enable hysteresis in switching converter differential mode analog comparators"
              }
            },
            "REG2": {
              "DCDC_LOOPCTRL_DC_C": {
                "bit": 0,
                "description": "Ratio of integral control parameter to proportional control parameter in the switching DC-DC converter, it can be used to optimize efficiency and loop response",
                "width": 2
              },
              "DCDC_LOOPCTRL_DC_FF": {
                "bit": 6,
                "description": "Two complement feed forward step in duty cycle in the switching DC-DC converter",
                "width": 3
              },
              "DCDC_LOOPCTRL_HYST_SIGN": {
                "bit": 13,
                "description": "Invert the sign of the hysteresis in DC-DC analog comparators. This bit is set when in Pulsed mode."
              },
              "DCDC_LOOPCTRL_TOGGLE_DIF": {
                "bit": 14,
                "description": "Set high to enable supply stepping to change, only after the differential control loop has toggled"
              },
              "DCDC_BATTMONITOR_EN_BATADJ": {
                "bit": 15,
                "description": "This bit enables the DC-DC to improve efficiency and minimize ripple using the information from the BATT_VAL field"
              },
              "DCDC_BATTMONITOR_BATT_VAL": {
                "bit": 16,
                "description": "Software should be configured to place the battery voltage in this register measured with an 8 mV LSB resolution through the ADC",
                "width": 10
              }
            },
            "REG3": {
              "DCDC_VDD1P8CTRL_TRG": {
                "bit": 0,
                "description": "Target value of VDD1P8, 25 mV each step in two ranges, from 0x00 to 0x11 and 0x20 to 0x3F.",
                "width": 6
              },
              "DCDC_VDD1P45CTRL_TRG_BUCK": {
                "bit": 6,
                "description": "Target value of VDD1P45 in buck mode, 25 mV each step from 0x00 to 0x0F",
                "width": 5
              },
              "DCDC_VDD1P45CTRL_TRG_BOOST": {
                "bit": 11,
                "description": "Target value of VDD1P45 in boost mode, 25 mV each step from 0x00 to 0x0F",
                "width": 5
              },
              "DCDC_VDD1P45CTRL_ADJTN": {
                "bit": 17,
                "description": "Adjust value of duty cycle when switching between VDD1P45 and VDD1P8. The unit is 1/32 or 3.125%.",
                "width": 4
              },
              "DCDC_MINPWR_DC_HALFCLK_PULSED": {
                "bit": 21,
                "description": "Set DCDC clock to half frequency for the Pulsed mode."
              },
              "DCDC_MINPWR_DOUBLE_FETS_PULSED": {
                "bit": 22,
                "description": "Use double switch FET for the Pulsed mode."
              },
              "DCDC_MINPWR_HALF_FETS_PULSED": {
                "bit": 23,
                "description": "Use half switch FET for the Pulsed mode."
              },
              "DCDC_MINPWR_DC_HALFCLK": {
                "bit": 24,
                "description": "Set DCDC clock to half frequency for the continuous mode."
              },
              "DCDC_MINPWR_DOUBLE_FETS": {
                "bit": 25,
                "description": "Use double switch FET for the continuous mode."
              },
              "DCDC_MINPWR_HALF_FETS": {
                "bit": 26,
                "description": "Use half switch FET for the continuous mode."
              },
              "DCDC_VDD1P45CTRL_DISABLE_STEP": {
                "bit": 29,
                "description": "Disable stepping for VDD1P45. Must set this bit before enter low power modes."
              },
              "DCDC_VDD1P8CTRL_DISABLE_STEP": {
                "bit": 30,
                "description": "Disable stepping for VDD1P8. Must set this bit before enter low power modes."
              }
            },
            "REG4": {
              "DCDC_SW_SHUTDOWN": {
                "bit": 0,
                "description": "Shut down DCDC in buck mode. DCDC can be turned on by pulling PSWITCH to high momentarily (min 50 ms)."
              },
              "UNLOCK": {
                "bit": 16,
                "description": "0x3E77 KEY-Key needed to unlock HW_POWER_RESET register",
                "width": 16
              }
            },
            "REG6": {
              "PSWITCH_INT_RISE_EN": {
                "bit": 0,
                "description": "Enable rising edge detect for interrupt."
              },
              "PSWITCH_INT_FALL_EN": {
                "bit": 1,
                "description": "Enable falling edge detect for interrupt."
              },
              "PSWITCH_INT_CLEAR": {
                "bit": 2,
                "description": "Write 1 to clear interrupt. Set to 0 after clear."
              },
              "PSWITCH_INT_MUTE": {
                "bit": 3,
                "description": "Mask interrupt to SoC, edge detection result can be read from PSIWTCH_INT_STS."
              },
              "PSWITCH_INT_STS": {
                "bit": 31,
                "description": "PSWITCH edge detection interrupt status"
              }
            },
            "REG7": {
              "INTEGRATOR_VALUE": {
                "bit": 0,
                "description": "Integrator value which can be loaded in pulsed mode",
                "width": 19
              },
              "INTEGRATOR_VALUE_SEL": {
                "bit": 19,
                "description": "Select the integrator value from above register or saved value in hardware."
              },
              "PULSE_RUN_SPEEDUP": {
                "bit": 20,
                "description": "Enable pulse run speedup"
              }
            }
          }
        },
        "RADIO": {
          "instances": [
            {
              "name": "BLE_RF_REGS",
              "base": "0x4005B000"
            }
          ],
          "registers": {
            "BLE_PART_ID": {
              "offset": "0xD00",
              "size": 16,
              "description": "Bluetooth Low Energy Part ID"
            },
            "DSM_STATUS": {
              "offset": "0xD04",
              "size": 16,
              "description": "DSM Status"
            },
            "BLE_AFC": {
              "offset": "0xD08",
              "size": 16,
              "description": "Bluetooth Low Energy AFC"
            },
            "BLE_BSM": {
              "offset": "0xD0C",
              "size": 16,
              "description": "Bluetooth Low Energy BSM"
            }
          },
          "bits": {
            "BLE_PART_ID": {
              "BLE_PART_ID": {
                "bit": 0,
                "description": "BLE Part ID",
                "width": 16
              }
            },
            "DSM_STATUS": {
              "ORF_SYSCLK_REQ": {
                "bit": 0,
                "description": "RF Oscillator Requested"
              },
              "RIF_LL_ACTIVE": {
                "bit": 1,
                "description": "Link Layer Active"
              }
            },
            "BLE_AFC": {
              "BLE_AFC": {
                "bit": 0,
                "description": "BLE AFC Result",
                "width": 14
              },
              "LATCH_AFC_ON_ACCESS_MATCH": {
                "bit": 15,
                "description": "Latch AFC Estimation on Access Address Match"
              }
            },
            "BLE_BSM": {
              "BSM_EN_BLE": {
                "bit": 0,
                "description": "BLE Bit Streaming Mode Enable"
              }
            }
          }
        },
        "XCVR": {
          "instances": [
            {
              "name": "XCVR",
              "base": "0x4005C000"
            }
          ],
          "registers": {
            "RX_DIG_CTRL": {
              "offset": "0x00",
              "size": 32,
              "description": "RX Digital Control"
            },
            "AGC_CTRL_0": {
              "offset": "0x04",
              "size": 32,
              "description": "AGC Control 0"
            },
            "AGC_CTRL_1": {
              "offset": "0x08",
              "size": 32,
              "description": "AGC Control 1"
            },
            "AGC_CTRL_2": {
              "offset": "0x0C",
              "size": 32,
              "description": "AGC Control 2"
            },
            "AGC_CTRL_3": {
              "offset": "0x10",
              "size": 32,
              "description": "AGC Control 3"
            },
            "AGC_STAT": {
              "offset": "0x14",
              "size": 32,
              "description": "AGC Status"
            },
            "RSSI_CTRL_0": {
              "offset": "0x18",
              "size": 32,
              "description": "RSSI Control 0"
            },
            "RSSI_CTRL_1": {
              "offset": "0x1C",
              "size": 32,
              "description": "RSSI Control 1"
            },
            "DCOC_CTRL_0": {
              "offset": "0x20",
              "size": 32,
              "description": "DCOC Control 0"
            },
            "DCOC_CTRL_1": {
              "offset": "0x24",
              "size": 32,
              "description": "DCOC Control 1"
            },
            "DCOC_CTRL_2": {
              "offset": "0x28",
              "size": 32,
              "description": "DCOC Control 2"
            },
            "DCOC_CTRL_3": {
              "offset": "0x2C",
              "size": 32,
              "description": "DCOC Control 3"
            },
            "DCOC_CTRL_4": {
              "offset": "0x30",
              "size": 32,
              "description": "DCOC Control 4"
            },
            "DCOC_CAL_GAIN": {
              "offset": "0x34",
              "size": 32,
              "description": "DCOC Calibration Gain"
            },
            "DCOC_STAT": {
              "offset": "0x38",
              "size": 32,
              "description": "DCOC Status"
            },
            "DCOC_DC_EST": {
              "offset": "0x3C",
              "size": 32,
              "description": "DCOC DC Estimate"
            },
            "DCOC_CAL_RCP": {
              "offset": "0x40",
              "size": 32,
              "description": "DCOC Calibration Reciprocals"
            },
            "IQMC_CTRL": {
              "offset": "0x4C",
              "size": 32,
              "description": "IQMC Control"
            },
            "IQMC_CAL": {
              "offset": "0x50",
              "size": 32,
              "description": "IQMC Calibration"
            },
            "TCA_AGC_VAL_3_0": {
              "offset": "0x54",
              "size": 32,
              "description": "TCA AGC Step Values 3..0"
            },
            "TCA_AGC_VAL_7_4": {
              "offset": "0x58",
              "size": 32,
              "description": "TCA AGC Step Values 7..4"
            },
            "TCA_AGC_VAL_8": {
              "offset": "0x5C",
              "size": 32,
              "description": "TCA AGC Step Values 8"
            },
            "BBF_RES_TUNE_VAL_7_0": {
              "offset": "0x60",
              "size": 32,
              "description": "BBF Resistor Tune Values 7..0"
            },
            "BBF_RES_TUNE_VAL_10_8": {
              "offset": "0x64",
              "size": 32,
              "description": "BBF Resistor Tune Values 10..8"
            },
            "TCA_AGC_LIN_VAL_2_0": {
              "offset": "0x68",
              "size": 32,
              "description": "TCA AGC Linear Gain Values 2..0"
            },
            "TCA_AGC_LIN_VAL_5_3": {
              "offset": "0x6C",
              "size": 32,
              "description": "TCA AGC Linear Gain Values 5..3"
            },
            "TCA_AGC_LIN_VAL_8_6": {
              "offset": "0x70",
              "size": 32,
              "description": "TCA AGC Linear Gain Values 8..6"
            },
            "BBF_RES_TUNE_LIN_VAL_3_0": {
              "offset": "0x74",
              "size": 32,
              "description": "BBF Resistor Tune Values 3..0"
            },
            "BBF_RES_TUNE_LIN_VAL_7_4": {
              "offset": "0x78",
              "size": 32,
              "description": "BBF Resistor Tune Values 7..4"
            },
            "BBF_RES_TUNE_LIN_VAL_10_8": {
              "offset": "0x7C",
              "size": 32,
              "description": "BBF Resistor Tune Values 10..8"
            },
            "AGC_GAIN_TBL_03_00": {
              "offset": "0x80",
              "size": 32,
              "description": "AGC Gain Tables Step 03..00"
            },
            "AGC_GAIN_TBL_07_04": {
              "offset": "0x84",
              "size": 32,
              "description": "AGC Gain Tables Step 07..04"
            },
            "AGC_GAIN_TBL_11_08": {
              "offset": "0x88",
              "size": 32,
              "description": "AGC Gain Tables Step 11..08"
            },
            "AGC_GAIN_TBL_15_12": {
              "offset": "0x8C",
              "size": 32,
              "description": "AGC Gain Tables Step 15..12"
            },
            "AGC_GAIN_TBL_19_16": {
              "offset": "0x90",
              "size": 32,
              "description": "AGC Gain Tables Step 19..16"
            },
            "AGC_GAIN_TBL_23_20": {
              "offset": "0x94",
              "size": 32,
              "description": "AGC Gain Tables Step 23..20"
            },
            "AGC_GAIN_TBL_26_24": {
              "offset": "0x98",
              "size": 32,
              "description": "AGC Gain Tables Step 26..24"
            },
            "DCOC_OFFSET_%s": {
              "offset": "0xA0",
              "size": 32,
              "description": "DCOC Offset"
            },
            "DCOC_TZA_STEP_%s": {
              "offset": "0x110",
              "size": 32,
              "description": "DCOC TZA DC step"
            },
            "DCOC_CAL_ALPHA": {
              "offset": "0x16C",
              "size": 32,
              "description": "DCOC Calibration Alpha"
            },
            "DCOC_CAL_BETA": {
              "offset": "0x170",
              "size": 32,
              "description": "DCOC Calibration Beta"
            },
            "DCOC_CAL_GAMMA": {
              "offset": "0x174",
              "size": 32,
              "description": "DCOC Calibration Gamma"
            },
            "DCOC_CAL_IIR": {
              "offset": "0x178",
              "size": 32,
              "description": "DCOC Calibration IIR"
            },
            "DCOC_CAL%s": {
              "offset": "0x180",
              "size": 32,
              "description": "DCOC Calibration Result"
            },
            "RX_CHF_COEF%s": {
              "offset": "0x1A0",
              "size": 32,
              "description": "Receive Channel Filter Coefficient"
            },
            "TX_DIG_CTRL": {
              "offset": "0x200",
              "size": 32,
              "description": "TX Digital Control"
            },
            "TX_DATA_PAD_PAT": {
              "offset": "0x204",
              "size": 32,
              "description": "TX Data Padding Pattern"
            },
            "TX_GFSK_MOD_CTRL": {
              "offset": "0x208",
              "size": 32,
              "description": "TX GFSK Modulation Control"
            },
            "TX_GFSK_COEFF2": {
              "offset": "0x20C",
              "size": 32,
              "description": "TX GFSK Filter Coefficients 2"
            },
            "TX_GFSK_COEFF1": {
              "offset": "0x210",
              "size": 32,
              "description": "TX GFSK Filter Coefficients 1"
            },
            "TX_FSK_MOD_SCALE": {
              "offset": "0x214",
              "size": 32,
              "description": "TX FSK Modulation Scale"
            },
            "TX_DFT_MOD_PAT": {
              "offset": "0x218",
              "size": 32,
              "description": "TX DFT Modulation Pattern"
            },
            "TX_DFT_TONE_0_1": {
              "offset": "0x21C",
              "size": 32,
              "description": "TX DFT Tones 0 and 1"
            },
            "TX_DFT_TONE_2_3": {
              "offset": "0x220",
              "size": 32,
              "description": "TX DFT Tones 2 and 3"
            },
            "PLL_MOD_OVRD": {
              "offset": "0x228",
              "size": 32,
              "description": "PLL Modulation Overrides"
            },
            "PLL_CHAN_MAP": {
              "offset": "0x22C",
              "size": 32,
              "description": "PLL Channel Mapping"
            },
            "PLL_LOCK_DETECT": {
              "offset": "0x230",
              "size": 32,
              "description": "PLL Lock Detect"
            },
            "PLL_HP_MOD_CTRL": {
              "offset": "0x234",
              "size": 32,
              "description": "PLL High Port Modulation Control"
            },
            "PLL_HPM_CAL_CTRL": {
              "offset": "0x238",
              "size": 32,
              "description": "PLL HPM Calibration Control"
            },
            "PLL_LD_HPM_CAL1": {
              "offset": "0x23C",
              "size": 32,
              "description": "PLL Cycle Slip Lock Detect Configuration and HPM Calibration 1"
            },
            "PLL_LD_HPM_CAL2": {
              "offset": "0x240",
              "size": 32,
              "description": "PLL Cycle Slip Lock Detect Configuration and HPM Calibration 2"
            },
            "PLL_HPM_SDM_FRACTION": {
              "offset": "0x244",
              "size": 32,
              "description": "PLL HPM SDM Fraction"
            },
            "PLL_LP_MOD_CTRL": {
              "offset": "0x248",
              "size": 32,
              "description": "PLL Low Port Modulation Control"
            },
            "PLL_LP_SDM_CTRL1": {
              "offset": "0x24C",
              "size": 32,
              "description": "PLL Low Port SDM Control 1"
            },
            "PLL_LP_SDM_CTRL2": {
              "offset": "0x250",
              "size": 32,
              "description": "PLL Low Port SDM Control 2"
            },
            "PLL_LP_SDM_CTRL3": {
              "offset": "0x254",
              "size": 32,
              "description": "PLL Low Port SDM Control 3"
            },
            "PLL_LP_SDM_NUM": {
              "offset": "0x258",
              "size": 32,
              "description": "PLL Low Port SDM Numerator Applied"
            },
            "PLL_LP_SDM_DENOM": {
              "offset": "0x25C",
              "size": 32,
              "description": "PLL Low Port SDM Denominator Applied"
            },
            "PLL_DELAY_MATCH": {
              "offset": "0x260",
              "size": 32,
              "description": "PLL Delay Matching"
            },
            "PLL_CTUNE_CTRL": {
              "offset": "0x264",
              "size": 32,
              "description": "PLL Coarse Tune Control"
            },
            "PLL_CTUNE_CNT6": {
              "offset": "0x268",
              "size": 32,
              "description": "PLL Coarse Tune Count 6"
            },
            "PLL_CTUNE_CNT5_4": {
              "offset": "0x26C",
              "size": 32,
              "description": "PLL Coarse Tune Counts 5 and 4"
            },
            "PLL_CTUNE_CNT3_2": {
              "offset": "0x270",
              "size": 32,
              "description": "PLL Coarse Tune Counts 3 and 2"
            },
            "PLL_CTUNE_CNT1_0": {
              "offset": "0x274",
              "size": 32,
              "description": "PLL Coarse Tune Counts 1 and 0"
            },
            "PLL_CTUNE_RESULTS": {
              "offset": "0x278",
              "size": 32,
              "description": "PLL Coarse Tune Results"
            },
            "CTRL": {
              "offset": "0x280",
              "size": 32,
              "description": "Transceiver Control"
            },
            "STATUS": {
              "offset": "0x284",
              "size": 32,
              "description": "Transceiver Status"
            },
            "SOFT_RESET": {
              "offset": "0x288",
              "size": 32,
              "description": "Soft Reset"
            },
            "OVERWRITE_VER": {
              "offset": "0x290",
              "size": 32,
              "description": "Overwrite Version"
            },
            "DMA_CTRL": {
              "offset": "0x294",
              "size": 32,
              "description": "DMA Control"
            },
            "DMA_DATA": {
              "offset": "0x298",
              "size": 32,
              "description": "DMA Data"
            },
            "DTEST_CTRL": {
              "offset": "0x29C",
              "size": 32,
              "description": "Digital Test Control"
            },
            "PB_CTRL": {
              "offset": "0x2A0",
              "size": 32,
              "description": "Packet Buffer Control Register"
            },
            "TSM_CTRL": {
              "offset": "0x2C0",
              "size": 32,
              "description": "Transceiver Sequence Manager Control"
            },
            "END_OF_SEQ": {
              "offset": "0x2C4",
              "size": 32,
              "description": "End of Sequence Control"
            },
            "TSM_OVRD0": {
              "offset": "0x2C8",
              "size": 32,
              "description": "TSM Override 0"
            },
            "TSM_OVRD1": {
              "offset": "0x2CC",
              "size": 32,
              "description": "TSM Override 1"
            },
            "TSM_OVRD2": {
              "offset": "0x2D0",
              "size": 32,
              "description": "TSM Override 2"
            },
            "TSM_OVRD3": {
              "offset": "0x2D4",
              "size": 32,
              "description": "TSM Override 3"
            },
            "PA_POWER": {
              "offset": "0x2D8",
              "size": 32,
              "description": "PA Power"
            },
            "PA_BIAS_TBL0": {
              "offset": "0x2DC",
              "size": 32,
              "description": "PA Bias Table 0"
            },
            "PA_BIAS_TBL1": {
              "offset": "0x2E0",
              "size": 32,
              "description": "PA Bias Table 1"
            },
            "RECYCLE_COUNT": {
              "offset": "0x2E4",
              "size": 32,
              "description": "Recycle Count Register"
            },
            "TSM_TIMING00": {
              "offset": "0x2E8",
              "size": 32,
              "description": "TSM_TIMING00"
            },
            "TSM_TIMING01": {
              "offset": "0x2EC",
              "size": 32,
              "description": "TSM_TIMING01"
            },
            "TSM_TIMING02": {
              "offset": "0x2F0",
              "size": 32,
              "description": "TSM_TIMING02"
            },
            "TSM_TIMING03": {
              "offset": "0x2F4",
              "size": 32,
              "description": "TSM_TIMING03"
            },
            "TSM_TIMING04": {
              "offset": "0x2F8",
              "size": 32,
              "description": "TSM_TIMING04"
            },
            "TSM_TIMING05": {
              "offset": "0x2FC",
              "size": 32,
              "description": "TSM_TIMING05"
            },
            "TSM_TIMING06": {
              "offset": "0x300",
              "size": 32,
              "description": "TSM_TIMING06"
            },
            "TSM_TIMING07": {
              "offset": "0x304",
              "size": 32,
              "description": "TSM_TIMING07"
            },
            "TSM_TIMING08": {
              "offset": "0x308",
              "size": 32,
              "description": "TSM_TIMING08"
            },
            "TSM_TIMING09": {
              "offset": "0x30C",
              "size": 32,
              "description": "TSM_TIMING09"
            },
            "TSM_TIMING10": {
              "offset": "0x310",
              "size": 32,
              "description": "TSM_TIMING10"
            },
            "TSM_TIMING11": {
              "offset": "0x314",
              "size": 32,
              "description": "TSM_TIMING11"
            },
            "TSM_TIMING12": {
              "offset": "0x318",
              "size": 32,
              "description": "TSM_TIMING12"
            },
            "TSM_TIMING13": {
              "offset": "0x31C",
              "size": 32,
              "description": "TSM_TIMING13"
            },
            "TSM_TIMING14": {
              "offset": "0x320",
              "size": 32,
              "description": "TSM_TIMING14"
            },
            "TSM_TIMING15": {
              "offset": "0x324",
              "size": 32,
              "description": "TSM_TIMING15"
            },
            "TSM_TIMING16": {
              "offset": "0x328",
              "size": 32,
              "description": "TSM_TIMING16"
            },
            "TSM_TIMING17": {
              "offset": "0x32C",
              "size": 32,
              "description": "TSM_TIMING17"
            },
            "TSM_TIMING18": {
              "offset": "0x330",
              "size": 32,
              "description": "TSM_TIMING18"
            },
            "TSM_TIMING19": {
              "offset": "0x334",
              "size": 32,
              "description": "TSM_TIMING19"
            },
            "TSM_TIMING20": {
              "offset": "0x338",
              "size": 32,
              "description": "TSM_TIMING20"
            },
            "TSM_TIMING21": {
              "offset": "0x33C",
              "size": 32,
              "description": "TSM_TIMING21"
            },
            "TSM_TIMING22": {
              "offset": "0x340",
              "size": 32,
              "description": "TSM_TIMING22"
            },
            "TSM_TIMING23": {
              "offset": "0x344",
              "size": 32,
              "description": "TSM_TIMING23"
            },
            "TSM_TIMING24": {
              "offset": "0x348",
              "size": 32,
              "description": "TSM_TIMING24"
            },
            "TSM_TIMING25": {
              "offset": "0x34C",
              "size": 32,
              "description": "TSM_TIMING25"
            },
            "TSM_TIMING26": {
              "offset": "0x350",
              "size": 32,
              "description": "TSM_TIMING26"
            },
            "TSM_TIMING27": {
              "offset": "0x354",
              "size": 32,
              "description": "TSM_TIMING27"
            },
            "TSM_TIMING28": {
              "offset": "0x358",
              "size": 32,
              "description": "TSM_TIMING28"
            },
            "TSM_TIMING29": {
              "offset": "0x35C",
              "size": 32,
              "description": "TSM_TIMING29"
            },
            "TSM_TIMING30": {
              "offset": "0x360",
              "size": 32,
              "description": "TSM_TIMING30"
            },
            "TSM_TIMING31": {
              "offset": "0x364",
              "size": 32,
              "description": "TSM_TIMING31"
            },
            "TSM_TIMING32": {
              "offset": "0x368",
              "size": 32,
              "description": "TSM_TIMING32"
            },
            "TSM_TIMING33": {
              "offset": "0x36C",
              "size": 32,
              "description": "TSM_TIMING33"
            },
            "TSM_TIMING34": {
              "offset": "0x370",
              "size": 32,
              "description": "TSM_TIMING34"
            },
            "TSM_TIMING35": {
              "offset": "0x374",
              "size": 32,
              "description": "TSM_TIMING35"
            },
            "TSM_TIMING36": {
              "offset": "0x378",
              "size": 32,
              "description": "TSM_TIMING36"
            },
            "TSM_TIMING37": {
              "offset": "0x37C",
              "size": 32,
              "description": "TSM_TIMING37"
            },
            "TSM_TIMING38": {
              "offset": "0x380",
              "size": 32,
              "description": "TSM_TIMING38"
            },
            "TSM_TIMING39": {
              "offset": "0x384",
              "size": 32,
              "description": "TSM_TIMING39"
            },
            "TSM_TIMING40": {
              "offset": "0x388",
              "size": 32,
              "description": "TSM_TIMING40"
            },
            "TSM_TIMING41": {
              "offset": "0x38C",
              "size": 32,
              "description": "TSM_TIMING41"
            },
            "TSM_TIMING42": {
              "offset": "0x390",
              "size": 32,
              "description": "TSM_TIMING42"
            },
            "TSM_TIMING43": {
              "offset": "0x394",
              "size": 32,
              "description": "TSM_TIMING43"
            },
            "CORR_CTRL": {
              "offset": "0x3C0",
              "size": 32,
              "description": "CORR_CTRL"
            },
            "PN_TYPE": {
              "offset": "0x3C4",
              "size": 32,
              "description": "PN_TYPE"
            },
            "PN_CODE": {
              "offset": "0x3C8",
              "size": 32,
              "description": "PN_CODE"
            },
            "SYNC_CTRL": {
              "offset": "0x3CC",
              "size": 32,
              "description": "Sync Control"
            },
            "SNF_THR": {
              "offset": "0x3D0",
              "size": 32,
              "description": "SNF_THR"
            },
            "FAD_THR": {
              "offset": "0x3D4",
              "size": 32,
              "description": "FAD_THR"
            },
            "ZBDEM_AFC": {
              "offset": "0x3D8",
              "size": 32,
              "description": "ZBDEM_AFC"
            },
            "LPPS_CTRL": {
              "offset": "0x3DC",
              "size": 32,
              "description": "LPPS Control Register"
            },
            "ADC_CTRL": {
              "offset": "0x400",
              "size": 32,
              "description": "ADC Control"
            },
            "ADC_TUNE": {
              "offset": "0x404",
              "size": 32,
              "description": "ADC Tuning"
            },
            "ADC_ADJ": {
              "offset": "0x408",
              "size": 32,
              "description": "ADC Adjustment"
            },
            "ADC_REGS": {
              "offset": "0x40C",
              "size": 32,
              "description": "ADC Regulators"
            },
            "ADC_TRIMS": {
              "offset": "0x410",
              "size": 32,
              "description": "ADC Regulator Trims"
            },
            "ADC_TEST_CTRL": {
              "offset": "0x414",
              "size": 32,
              "description": "ADC Test Control"
            },
            "BBF_CTRL": {
              "offset": "0x420",
              "size": 32,
              "description": "Baseband Filter Control"
            },
            "RX_ANA_CTRL": {
              "offset": "0x42C",
              "size": 32,
              "description": "RX Analog Control"
            },
            "XTAL_CTRL": {
              "offset": "0x434",
              "size": 32,
              "description": "Crystal Oscillator Control Register 1"
            },
            "XTAL_CTRL2": {
              "offset": "0x438",
              "size": 32,
              "description": "Crystal Oscillator Control Register 2"
            },
            "BGAP_CTRL": {
              "offset": "0x43C",
              "size": 32,
              "description": "Bandgap Control"
            },
            "PLL_CTRL": {
              "offset": "0x444",
              "size": 32,
              "description": "PLL Control Register"
            },
            "PLL_CTRL2": {
              "offset": "0x448",
              "size": 32,
              "description": "PLL Control Register 2"
            },
            "PLL_TEST_CTRL": {
              "offset": "0x44C",
              "size": 32,
              "description": "PLL Test Control"
            },
            "QGEN_CTRL": {
              "offset": "0x458",
              "size": 32,
              "description": "QGEN Control"
            },
            "TCA_CTRL": {
              "offset": "0x464",
              "size": 32,
              "description": "TCA Control"
            },
            "TZA_CTRL": {
              "offset": "0x468",
              "size": 32,
              "description": "TZA Control"
            },
            "TX_ANA_CTRL": {
              "offset": "0x474",
              "size": 32,
              "description": "TX Analog Control"
            },
            "ANA_SPARE": {
              "offset": "0x47C",
              "size": 32,
              "description": "Analog Spare"
            }
          },
          "bits": {
            "RX_DIG_CTRL": {
              "RX_ADC_NEGEDGE": {
                "bit": 0,
                "description": "Receive ADC Negative Edge Selection"
              },
              "RX_CH_FILT_BYPASS": {
                "bit": 1,
                "description": "Receive Channel Filter Bypass"
              },
              "RX_ADC_RAW_EN": {
                "bit": 2,
                "description": "ADC Raw Mode selection"
              },
              "RX_DEC_FILT_OSR": {
                "bit": 4,
                "description": "Decimation Filter Oversampling",
                "width": 3
              },
              "RX_INTERP_EN": {
                "bit": 8,
                "description": "Interpolator Enable"
              },
              "RX_NORM_EN": {
                "bit": 9,
                "description": "Normalizer Enable"
              },
              "RX_RSSI_EN": {
                "bit": 10,
                "description": "RSSI Measurement Enable"
              },
              "RX_AGC_EN": {
                "bit": 11,
                "description": "AGC Global Enable"
              },
              "RX_DCOC_EN": {
                "bit": 12,
                "description": "DCOC Enable"
              },
              "RX_DCOC_CAL_EN": {
                "bit": 13,
                "description": "DCOC Calibration Enable"
              },
              "RX_IQ_SWAP": {
                "bit": 14,
                "description": "RX IQ Swap"
              }
            },
            "AGC_CTRL_0": {
              "SLOW_AGC_EN": {
                "bit": 0,
                "description": "Slow AGC Enable"
              },
              "SLOW_AGC_SRC": {
                "bit": 1,
                "description": "Slow AGC Source Selection",
                "width": 2
              },
              "AGC_FREEZE_EN": {
                "bit": 3,
                "description": "AGC Freeze Enable"
              },
              "FREEZE_AGC_SRC": {
                "bit": 4,
                "description": "Freeze AGC Source Selection",
                "width": 2
              },
              "AGC_UP_EN": {
                "bit": 6,
                "description": "AGC Up Enable"
              },
              "AGC_UP_SRC": {
                "bit": 7,
                "description": "AGC Up Source"
              },
              "AGC_DOWN_BBF_STEP_SZ": {
                "bit": 8,
                "description": "AGC_DOWN_BBF_STEP_SZ",
                "width": 4
              },
              "AGC_DOWN_TZA_STEP_SZ": {
                "bit": 12,
                "description": "AGC_DOWN_TZA_STEP_SZ",
                "width": 4
              },
              "AGC_UP_RSSI_THRESH": {
                "bit": 16,
                "description": "AGC UP RSSI Threshold",
                "width": 8
              },
              "AGC_DOWN_RSSI_THRESH": {
                "bit": 24,
                "description": "AGC DOWN RSSI Threshold",
                "width": 8
              }
            },
            "AGC_CTRL_1": {
              "BBF_ALT_CODE": {
                "bit": 0,
                "description": "BBF_ALT_CODE",
                "width": 4
              },
              "LNM_ALT_CODE": {
                "bit": 4,
                "description": "LNM_ALT_CODE",
                "width": 8
              },
              "LNM_USER_GAIN": {
                "bit": 12,
                "description": "LNM_USER_GAIN",
                "width": 4
              },
              "BBF_USER_GAIN": {
                "bit": 16,
                "description": "BBF_USER_GAIN",
                "width": 4
              },
              "USER_LNM_GAIN_EN": {
                "bit": 20,
                "description": "User LNM Gain Enable"
              },
              "USER_BBF_GAIN_EN": {
                "bit": 21,
                "description": "User BBF Gain Enable"
              },
              "PRESLOW_EN": {
                "bit": 22,
                "description": "Pre-slow Enable"
              },
              "TZA_GAIN_SETTLE_TIME": {
                "bit": 24,
                "description": "TZA_GAIN_SETTLE_TIME",
                "width": 8
              }
            },
            "AGC_CTRL_2": {
              "BBF_PDET_RST": {
                "bit": 0,
                "description": "BBF PDET Reset"
              },
              "TZA_PDET_RST": {
                "bit": 1,
                "description": "TZA PDET Reset"
              },
              "BBF_GAIN_SETTLE_TIME": {
                "bit": 4,
                "description": "BBF Gain Settle Time",
                "width": 8
              },
              "BBF_PDET_THRESH_LO": {
                "bit": 12,
                "description": "BBF PDET Threshold Low",
                "width": 3
              },
              "BBF_PDET_THRESH_HI": {
                "bit": 15,
                "description": "BBF PDET Threshold High",
                "width": 3
              },
              "TZA_PDET_THRESH_LO": {
                "bit": 18,
                "description": "TZA PDET Threshold Low",
                "width": 3
              },
              "TZA_PDET_THRESH_HI": {
                "bit": 21,
                "description": "TZA PDET Threshold High",
                "width": 3
              },
              "AGC_FAST_EXPIRE": {
                "bit": 24,
                "description": "AGC Fast Expire",
                "width": 6
              }
            },
            "AGC_CTRL_3": {
              "AGC_UNFREEZE_TIME": {
                "bit": 0,
                "description": "AGC Unfreeze Time",
                "width": 13
              },
              "AGC_PDET_LO_DLY": {
                "bit": 13,
                "description": "AGC Peak Detect Low Delay",
                "width": 3
              },
              "AGC_RSSI_DELT_H2S": {
                "bit": 16,
                "description": "AGC_RSSI_DELT_H2S",
                "width": 7
              },
              "AGC_H2S_STEP_SZ": {
                "bit": 23,
                "description": "AGC_H2S_STEP_SZ",
                "width": 5
              },
              "AGC_UP_STEP_SZ": {
                "bit": 28,
                "description": "AGC Up Step Size",
                "width": 4
              }
            },
            "AGC_STAT": {
              "BBF_PDET_LO_STAT": {
                "bit": 0,
                "description": "BBF Peak Detector Low Status"
              },
              "BBF_PDET_HI_STAT": {
                "bit": 1,
                "description": "BBF Peak Detector High Status"
              },
              "TZA_PDET_LO_STAT": {
                "bit": 2,
                "description": "TZA Peak Detector Low Status"
              },
              "TZA_PDET_HI_STAT": {
                "bit": 3,
                "description": "TZA Peak Detector High Status"
              },
              "CURR_AGC_IDX": {
                "bit": 4,
                "description": "Current AGC Gain Index",
                "width": 5
              },
              "AGC_FROZEN": {
                "bit": 9,
                "description": "AGC Frozen Status"
              },
              "RSSI_ADC_RAW": {
                "bit": 16,
                "description": "ADC RAW RSSI Reading",
                "width": 8
              }
            },
            "RSSI_CTRL_0": {
              "RSSI_USE_VALS": {
                "bit": 0,
                "description": "RSSI Values Selection"
              },
              "RSSI_HOLD_SRC": {
                "bit": 1,
                "description": "Hold RSSI Source Selection",
                "width": 2
              },
              "RSSI_HOLD_EN": {
                "bit": 3,
                "description": "RSSI Hold Enable"
              },
              "RSSI_DEC_EN": {
                "bit": 4,
                "description": "RSSI Decimation Enable"
              },
              "RSSI_IIR_CW_WEIGHT": {
                "bit": 5,
                "description": "RSSI IIR CW Weighting",
                "width": 2
              },
              "RSSI_IIR_WEIGHT": {
                "bit": 16,
                "description": "RSSI IIR Weighting",
                "width": 4
              },
              "RSSI_ADJ": {
                "bit": 24,
                "description": "RSSI Adjustment",
                "width": 8
              }
            },
            "RSSI_CTRL_1": {
              "RSSI_ED_THRESH0": {
                "bit": 0,
                "description": "RSSI Energy Detect 0 Threshold",
                "width": 8
              },
              "RSSI_ED_THRESH1": {
                "bit": 8,
                "description": "RSSI Energy Detect 1 Threshold",
                "width": 8
              },
              "RSSI_ED_THRESH0_H": {
                "bit": 16,
                "description": "RSSI Energy Detect 0 Hysteresis",
                "width": 4
              },
              "RSSI_ED_THRESH1_H": {
                "bit": 20,
                "description": "RSSI Energy Detect 1 Hysteresis",
                "width": 4
              },
              "RSSI_OUT": {
                "bit": 24,
                "description": "RSSI Reading",
                "width": 8
              }
            },
            "DCOC_CTRL_0": {
              "DCOC_MAN": {
                "bit": 1,
                "description": "DCOC Manual Override"
              },
              "DCOC_TRACK_EN": {
                "bit": 3,
                "description": "DCOC Tracking Enable"
              },
              "DCOC_CORRECT_EN": {
                "bit": 4,
                "description": "DCOC Correction Enable"
              },
              "DCOC_SIGN_SCALE_IDX": {
                "bit": 5,
                "description": "DCOC Sign Scaling",
                "width": 2
              },
              "DCOC_ALPHAC_SCALE_IDX": {
                "bit": 8,
                "description": "DCOC Alpha-C Scaling",
                "width": 2
              },
              "DCOC_ALPHA_RADIUS_IDX": {
                "bit": 12,
                "description": "Alpha-R Scaling",
                "width": 3
              },
              "DCOC_CAL_DURATION": {
                "bit": 15,
                "description": "DCOC Calibration Duration",
                "width": 5
              },
              "DCOC_CORR_DLY": {
                "bit": 20,
                "description": "DCOC Correction Delay",
                "width": 5
              },
              "DCOC_CORR_HOLD_TIME": {
                "bit": 25,
                "description": "DCOC Correction Hold Time",
                "width": 7
              }
            },
            "DCOC_CTRL_1": {
              "BBF_DCOC_STEP": {
                "bit": 0,
                "description": "DCOC BBF Step Size",
                "width": 9
              },
              "TRACK_FROM_ZERO": {
                "bit": 24,
                "description": "Track from Zero"
              },
              "BBA_CORR_POL": {
                "bit": 25,
                "description": "BBA Correction Polarity"
              },
              "TZA_CORR_POL": {
                "bit": 26,
                "description": "TZA Correction Polarity"
              }
            },
            "DCOC_CTRL_2": {
              "BBF_DCOC_STEP_RECIP": {
                "bit": 0,
                "description": "DCOC BBF Reciprocal of Step Size",
                "width": 13
              }
            },
            "DCOC_CTRL_3": {
              "BBF_DCOC_INIT_I": {
                "bit": 0,
                "description": "DCOC BBF Init I",
                "width": 6
              },
              "BBF_DCOC_INIT_Q": {
                "bit": 8,
                "description": "DCOC BBF Init Q",
                "width": 6
              },
              "TZA_DCOC_INIT_I": {
                "bit": 16,
                "description": "DCOC TZA Init I",
                "width": 8
              },
              "TZA_DCOC_INIT_Q": {
                "bit": 24,
                "description": "DCOC TZA Init Q",
                "width": 8
              }
            },
            "DCOC_CTRL_4": {
              "DIG_DCOC_INIT_I": {
                "bit": 0,
                "description": "DCOC DIG Init I",
                "width": 12
              },
              "DIG_DCOC_INIT_Q": {
                "bit": 16,
                "description": "DCOC DIG Init Q",
                "width": 12
              }
            },
            "DCOC_CAL_GAIN": {
              "DCOC_BBF_CAL_GAIN1": {
                "bit": 8,
                "description": "DCOC BBF Calibration Gain 1",
                "width": 4
              },
              "DCOC_TZA_CAL_GAIN1": {
                "bit": 12,
                "description": "DCOC TZA Calibration Gain 1",
                "width": 4
              },
              "DCOC_BBF_CAL_GAIN2": {
                "bit": 16,
                "description": "DCOC BBF Calibration Gain 2",
                "width": 4
              },
              "DCOC_TZA_CAL_GAIN2": {
                "bit": 20,
                "description": "DCOC TZA Calibration Gain 2",
                "width": 4
              },
              "DCOC_BBF_CAL_GAIN3": {
                "bit": 24,
                "description": "DCOC BBF Calibration Gain 3",
                "width": 4
              },
              "DCOC_TZA_CAL_GAIN3": {
                "bit": 28,
                "description": "DCOC TZA Calibration Gain 3",
                "width": 4
              }
            },
            "DCOC_STAT": {
              "BBF_DCOC_I": {
                "bit": 0,
                "description": "DCOC BBF DAC I",
                "width": 6
              },
              "BBF_DCOC_Q": {
                "bit": 8,
                "description": "DCOC BBF DAC Q",
                "width": 6
              },
              "TZA_DCOC_I": {
                "bit": 16,
                "description": "DCOC TZA DAC I",
                "width": 8
              },
              "TZA_DCOC_Q": {
                "bit": 24,
                "description": "DCOC TZA DAC Q",
                "width": 8
              }
            },
            "DCOC_DC_EST": {
              "DC_EST_I": {
                "bit": 0,
                "description": "DCOC DC Estimate I",
                "width": 12
              },
              "DC_EST_Q": {
                "bit": 16,
                "description": "DCOC DC Estimate Q",
                "width": 12
              }
            },
            "DCOC_CAL_RCP": {
              "DCOC_TMP_CALC_RECIP": {
                "bit": 0,
                "description": "DCOC Calculation Reciprocal",
                "width": 10
              },
              "ALPHA_CALC_RECIP": {
                "bit": 10,
                "description": "Alpha Calculation Reciprocal",
                "width": 11
              }
            },
            "IQMC_CTRL": {
              "IQMC_CAL_EN": {
                "bit": 0,
                "description": "IQ Mismatch Cal Enable"
              },
              "IQMC_NUM_ITER": {
                "bit": 8,
                "description": "IQ Mismatch Cal Num Iter",
                "width": 8
              }
            },
            "IQMC_CAL": {
              "IQMC_GAIN_ADJ": {
                "bit": 0,
                "description": "IQ Mismatch Correction Gain Coeff",
                "width": 11
              },
              "IQMC_PHASE_ADJ": {
                "bit": 16,
                "description": "IQ Mismatch Correction Phase Coeff",
                "width": 12
              }
            },
            "TCA_AGC_VAL_3_0": {
              "TCA_AGC_VAL_0": {
                "bit": 0,
                "description": "TCA_AGC step 0",
                "width": 8
              },
              "TCA_AGC_VAL_1": {
                "bit": 8,
                "description": "TCA_AGC step 1",
                "width": 8
              },
              "TCA_AGC_VAL_2": {
                "bit": 16,
                "description": "TCA_AGC step 2",
                "width": 8
              },
              "TCA_AGC_VAL_3": {
                "bit": 24,
                "description": "TCA_AGC step 3",
                "width": 8
              }
            },
            "TCA_AGC_VAL_7_4": {
              "TCA_AGC_VAL_4": {
                "bit": 0,
                "description": "TCA_AGC step 4",
                "width": 8
              },
              "TCA_AGC_VAL_5": {
                "bit": 8,
                "description": "TCA_AGC step 5",
                "width": 8
              },
              "TCA_AGC_VAL_6": {
                "bit": 16,
                "description": "TCA_AGC step 6",
                "width": 8
              },
              "TCA_AGC_VAL_7": {
                "bit": 24,
                "description": "TCA_AGC step 7",
                "width": 8
              }
            },
            "TCA_AGC_VAL_8": {
              "TCA_AGC_VAL_8": {
                "bit": 0,
                "description": "TCA_AGC step 8",
                "width": 8
              }
            },
            "BBF_RES_TUNE_VAL_7_0": {
              "BBF_RES_TUNE_VAL_0": {
                "bit": 0,
                "description": "BBF Resistor Tune Step 0",
                "width": 4
              },
              "BBF_RES_TUNE_VAL_1": {
                "bit": 4,
                "description": "BBF Resistor Tune Step 1",
                "width": 4
              },
              "BBF_RES_TUNE_VAL_2": {
                "bit": 8,
                "description": "BBF Resistor Tune Step 2",
                "width": 4
              },
              "BBF_RES_TUNE_VAL_3": {
                "bit": 12,
                "description": "BBF Resistor Tune Step 3",
                "width": 4
              },
              "BBF_RES_TUNE_VAL_4": {
                "bit": 16,
                "description": "BBF Resistor Tune Step 4",
                "width": 4
              },
              "BBF_RES_TUNE_VAL_5": {
                "bit": 20,
                "description": "BBF Resistor Tune Step 5",
                "width": 4
              },
              "BBF_RES_TUNE_VAL_6": {
                "bit": 24,
                "description": "BBF Resistor Tune Step 6",
                "width": 4
              },
              "BBF_RES_TUNE_VAL_7": {
                "bit": 28,
                "description": "BBF Resistor Tune Step 7",
                "width": 4
              }
            },
            "BBF_RES_TUNE_VAL_10_8": {
              "BBF_RES_TUNE_VAL_8": {
                "bit": 0,
                "description": "BBF Resistor Tune Step 8",
                "width": 4
              },
              "BBF_RES_TUNE_VAL_9": {
                "bit": 4,
                "description": "BBF Resistor Tune Step 9",
                "width": 4
              },
              "BBF_RES_TUNE_VAL_10": {
                "bit": 8,
                "description": "BBF Resistor Tune Step 10",
                "width": 4
              }
            },
            "TCA_AGC_LIN_VAL_2_0": {
              "TCA_AGC_LIN_VAL_0": {
                "bit": 0,
                "description": "LNM linear gain value for index 0, e.g. nominal value is 10^(-3/20). Stored with 2 fractional bits, e.g. round([10^(-3/20)]*2^2) = 3decimal",
                "width": 10
              },
              "TCA_AGC_LIN_VAL_1": {
                "bit": 10,
                "description": "TCA AGC Linear Gain Step 1",
                "width": 10
              },
              "TCA_AGC_LIN_VAL_2": {
                "bit": 20,
                "description": "TCA AGC Linear Gain Step 2",
                "width": 10
              }
            },
            "TCA_AGC_LIN_VAL_5_3": {
              "TCA_AGC_LIN_VAL_3": {
                "bit": 0,
                "description": "TCA AGC Linear Gain Step 3",
                "width": 10
              },
              "TCA_AGC_LIN_VAL_4": {
                "bit": 10,
                "description": "TCA AGC Linear Gain Step 4",
                "width": 10
              },
              "TCA_AGC_LIN_VAL_5": {
                "bit": 20,
                "description": "TCA AGC Linear Gain Step 5",
                "width": 10
              }
            },
            "TCA_AGC_LIN_VAL_8_6": {
              "TCA_AGC_LIN_VAL_6": {
                "bit": 0,
                "description": "TCA AGC Linear Gain Step 6",
                "width": 10
              },
              "TCA_AGC_LIN_VAL_7": {
                "bit": 10,
                "description": "TCA AGC Linear Gain Step 7",
                "width": 10
              },
              "TCA_AGC_LIN_VAL_8": {
                "bit": 20,
                "description": "TCA AGC Linear Gain Step 8",
                "width": 10
              }
            },
            "BBF_RES_TUNE_LIN_VAL_3_0": {
              "BBF_RES_TUNE_LIN_VAL_0": {
                "bit": 0,
                "description": "BBF Resistor Tune Linear Gain Step 0",
                "width": 8
              },
              "BBF_RES_TUNE_LIN_VAL_1": {
                "bit": 8,
                "description": "BBF Resistor Tune Linear Gain Step 1",
                "width": 8
              },
              "BBF_RES_TUNE_LIN_VAL_2": {
                "bit": 16,
                "description": "BBF Resistor Tune Linear Gain Step 2",
                "width": 8
              },
              "BBF_RES_TUNE_LIN_VAL_3": {
                "bit": 24,
                "description": "BBF Resistor Tune Linear Gain Step 3",
                "width": 8
              }
            },
            "BBF_RES_TUNE_LIN_VAL_7_4": {
              "BBF_RES_TUNE_LIN_VAL_4": {
                "bit": 0,
                "description": "BBF Resistor Tune Linear Gain Step 4",
                "width": 8
              },
              "BBF_RES_TUNE_LIN_VAL_5": {
                "bit": 8,
                "description": "BBF Resistor Tune Linear Gain Step 5",
                "width": 8
              },
              "BBF_RES_TUNE_LIN_VAL_6": {
                "bit": 16,
                "description": "BBF Resistor Tune Linear Gain Step 6",
                "width": 8
              },
              "BBF_RES_TUNE_LIN_VAL_7": {
                "bit": 24,
                "description": "BBF Resistor Tune Linear Gain Step 7",
                "width": 8
              }
            },
            "BBF_RES_TUNE_LIN_VAL_10_8": {
              "BBF_RES_TUNE_LIN_VAL_8": {
                "bit": 0,
                "description": "BBF Resistor Tune Linear Gain Step 8",
                "width": 8
              },
              "BBF_RES_TUNE_LIN_VAL_9": {
                "bit": 8,
                "description": "BBF Resistor Tune Linear Gain Step 9",
                "width": 8
              },
              "BBF_RES_TUNE_LIN_VAL_10": {
                "bit": 16,
                "description": "BBF Resistor Tune Linear Gain Step 10",
                "width": 8
              }
            },
            "AGC_GAIN_TBL_03_00": {
              "BBF_GAIN_00": {
                "bit": 0,
                "description": "BBF Gain 00",
                "width": 4
              },
              "LNM_GAIN_00": {
                "bit": 4,
                "description": "LNM Gain 00",
                "width": 4
              },
              "BBF_GAIN_01": {
                "bit": 8,
                "description": "BBF Gain 01",
                "width": 4
              },
              "LNM_GAIN_01": {
                "bit": 12,
                "description": "LNM Gain 01",
                "width": 4
              },
              "BBF_GAIN_02": {
                "bit": 16,
                "description": "BBF Gain 02",
                "width": 4
              },
              "LNM_GAIN_02": {
                "bit": 20,
                "description": "LNM Gain 02",
                "width": 4
              },
              "BBF_GAIN_03": {
                "bit": 24,
                "description": "BBF Gain 03",
                "width": 4
              },
              "LNM_GAIN_03": {
                "bit": 28,
                "description": "LNM Gain 03",
                "width": 4
              }
            },
            "AGC_GAIN_TBL_07_04": {
              "BBF_GAIN_04": {
                "bit": 0,
                "description": "BBF Gain 04",
                "width": 4
              },
              "LNM_GAIN_04": {
                "bit": 4,
                "description": "LNM Gain 04",
                "width": 4
              },
              "BBF_GAIN_05": {
                "bit": 8,
                "description": "BBF Gain 05",
                "width": 4
              },
              "LNM_GAIN_05": {
                "bit": 12,
                "description": "LNM Gain 05",
                "width": 4
              },
              "BBF_GAIN_06": {
                "bit": 16,
                "description": "BBF Gain 06",
                "width": 4
              },
              "LNM_GAIN_06": {
                "bit": 20,
                "description": "LNM Gain 06",
                "width": 4
              },
              "BBF_GAIN_07": {
                "bit": 24,
                "description": "BBF Gain 07",
                "width": 4
              },
              "LNM_GAIN_07": {
                "bit": 28,
                "description": "LNM Gain 07",
                "width": 4
              }
            },
            "AGC_GAIN_TBL_11_08": {
              "BBF_GAIN_08": {
                "bit": 0,
                "description": "BBF Gain 08",
                "width": 4
              },
              "LNM_GAIN_08": {
                "bit": 4,
                "description": "LNM Gain 08",
                "width": 4
              },
              "BBF_GAIN_09": {
                "bit": 8,
                "description": "BBF Gain 09",
                "width": 4
              },
              "LNM_GAIN_09": {
                "bit": 12,
                "description": "LNM Gain 09",
                "width": 4
              },
              "BBF_GAIN_10": {
                "bit": 16,
                "description": "BBF Gain 10",
                "width": 4
              },
              "LNM_GAIN_10": {
                "bit": 20,
                "description": "LNM Gain 10",
                "width": 4
              },
              "BBF_GAIN_11": {
                "bit": 24,
                "description": "BBF Gain 11",
                "width": 4
              },
              "LNM_GAIN_11": {
                "bit": 28,
                "description": "LNM Gain 11",
                "width": 4
              }
            },
            "AGC_GAIN_TBL_15_12": {
              "BBF_GAIN_12": {
                "bit": 0,
                "description": "BBF Gain 12",
                "width": 4
              },
              "LNM_GAIN_12": {
                "bit": 4,
                "description": "LNM Gain 12",
                "width": 4
              },
              "BBF_GAIN_13": {
                "bit": 8,
                "description": "BBF Gain 13",
                "width": 4
              },
              "LNM_GAIN_13": {
                "bit": 12,
                "description": "LNM Gain 13",
                "width": 4
              },
              "BBF_GAIN_14": {
                "bit": 16,
                "description": "BBF Gain 14",
                "width": 4
              },
              "LNM_GAIN_14": {
                "bit": 20,
                "description": "LNM Gain 14",
                "width": 4
              },
              "BBF_GAIN_15": {
                "bit": 24,
                "description": "BBF Gain 15",
                "width": 4
              },
              "LNM_GAIN_15": {
                "bit": 28,
                "description": "LNM Gain 15",
                "width": 4
              }
            },
            "AGC_GAIN_TBL_19_16": {
              "BBF_GAIN_16": {
                "bit": 0,
                "description": "BBF Gain 16",
                "width": 4
              },
              "LNM_GAIN_16": {
                "bit": 4,
                "description": "LNM Gain 16",
                "width": 4
              },
              "BBF_GAIN_17": {
                "bit": 8,
                "description": "BBF Gain 17",
                "width": 4
              },
              "LNM_GAIN_17": {
                "bit": 12,
                "description": "LNM Gain 17",
                "width": 4
              },
              "BBF_GAIN_18": {
                "bit": 16,
                "description": "BBF Gain 18",
                "width": 4
              },
              "LNM_GAIN_18": {
                "bit": 20,
                "description": "LNM Gain 18",
                "width": 4
              },
              "BBF_GAIN_19": {
                "bit": 24,
                "description": "BBF Gain 193",
                "width": 4
              },
              "LNM_GAIN_19": {
                "bit": 28,
                "description": "LNM Gain 19",
                "width": 4
              }
            },
            "AGC_GAIN_TBL_23_20": {
              "BBF_GAIN_20": {
                "bit": 0,
                "description": "BBF Gain 20",
                "width": 4
              },
              "LNM_GAIN_20": {
                "bit": 4,
                "description": "LNM Gain 20",
                "width": 4
              },
              "BBF_GAIN_21": {
                "bit": 8,
                "description": "BBF Gain 21",
                "width": 4
              },
              "LNM_GAIN_21": {
                "bit": 12,
                "description": "LNM Gain 21",
                "width": 4
              },
              "BBF_GAIN_22": {
                "bit": 16,
                "description": "BBF Gain 22",
                "width": 4
              },
              "LNM_GAIN_22": {
                "bit": 20,
                "description": "LNM Gain 22",
                "width": 4
              },
              "BBF_GAIN_23": {
                "bit": 24,
                "description": "BBF Gain 23",
                "width": 4
              },
              "LNM_GAIN_23": {
                "bit": 28,
                "description": "LNM Gain 23",
                "width": 4
              }
            },
            "AGC_GAIN_TBL_26_24": {
              "BBF_GAIN_24": {
                "bit": 0,
                "description": "BBF Gain 24",
                "width": 4
              },
              "LNM_GAIN_24": {
                "bit": 4,
                "description": "LNM Gain 24",
                "width": 4
              },
              "BBF_GAIN_25": {
                "bit": 8,
                "description": "BBF Gain 25",
                "width": 4
              },
              "LNM_GAIN_25": {
                "bit": 12,
                "description": "LNM Gain 25",
                "width": 4
              },
              "BBF_GAIN_26": {
                "bit": 16,
                "description": "BBF Gain 26",
                "width": 4
              },
              "LNM_GAIN_26": {
                "bit": 20,
                "description": "LNM Gain 26",
                "width": 4
              }
            },
            "DCOC_OFFSET_%s": {
              "DCOC_BBF_OFFSET_I": {
                "bit": 0,
                "description": "DCOC BBF I-channel offset",
                "width": 6
              },
              "DCOC_BBF_OFFSET_Q": {
                "bit": 8,
                "description": "DCOC BBF Q-channel offset",
                "width": 6
              },
              "DCOC_TZA_OFFSET_I": {
                "bit": 16,
                "description": "DCOC TZA I-channel offset",
                "width": 8
              },
              "DCOC_TZA_OFFSET_Q": {
                "bit": 24,
                "description": "DCOC TZA Q-channel offset",
                "width": 8
              }
            },
            "DCOC_TZA_STEP_%s": {
              "DCOC_TZA_STEP_RCP": {
                "bit": 0,
                "description": "DCOC_TZA_STEP_RCP",
                "width": 13
              },
              "DCOC_TZA_STEP_GAIN": {
                "bit": 16,
                "description": "DCOC_TZA_STEP_GAIN",
                "width": 12
              }
            },
            "DCOC_CAL_ALPHA": {
              "DCOC_CAL_ALPHA_I": {
                "bit": 0,
                "description": "DCOC Calibration I-channel ALPHA constant",
                "width": 16
              },
              "DCOC_CAL_ALPHA_Q": {
                "bit": 16,
                "description": "DCOC_CAL_ALPHA_Q",
                "width": 16
              }
            },
            "DCOC_CAL_BETA": {
              "DCOC_CAL_BETA_I": {
                "bit": 0,
                "description": "DCOC_CAL_BETA_I",
                "width": 16
              },
              "DCOC_CAL_BETA_Q": {
                "bit": 16,
                "description": "DCOC_CAL_BETA_Q",
                "width": 16
              }
            },
            "DCOC_CAL_GAMMA": {
              "DCOC_CAL_GAMMA_I": {
                "bit": 0,
                "description": "DCOC_CAL_GAMMA_I",
                "width": 16
              },
              "DCOC_CAL_GAMMA_Q": {
                "bit": 16,
                "description": "DCOC_CAL_GAMMA_Q",
                "width": 16
              }
            },
            "DCOC_CAL_IIR": {
              "DCOC_CAL_IIR1A_IDX": {
                "bit": 0,
                "description": "DCOC Calibration IIR 1A Index",
                "width": 2
              },
              "DCOC_CAL_IIR2A_IDX": {
                "bit": 2,
                "description": "DCOC Calibration IIR 2A Index",
                "width": 2
              },
              "DCOC_CAL_IIR3A_IDX": {
                "bit": 4,
                "description": "DCOC Calibration IIR 3A Index",
                "width": 2
              }
            },
            "DCOC_CAL%s": {
              "DCOC_CAL_RES_I": {
                "bit": 0,
                "description": "DCOC Calibration Result - I Channel",
                "width": 12
              },
              "DCOC_CAL_RES_Q": {
                "bit": 16,
                "description": "DCOC Calibration Result - Q Channel",
                "width": 12
              }
            },
            "RX_CHF_COEF%s": {
              "RX_CH_FILT_HX": {
                "bit": 0,
                "description": "RX Channel Filter Coefficient",
                "width": 8
              }
            },
            "TX_DIG_CTRL": {
              "DFT_MODE": {
                "bit": 0,
                "description": "Radio DFT Modes",
                "width": 3
              },
              "DFT_EN": {
                "bit": 3,
                "description": "Radio DFT Mode Enable"
              },
              "DFT_LFSR_LEN": {
                "bit": 4,
                "description": "DFT LFSR Length",
                "width": 3
              },
              "LFSR_EN": {
                "bit": 7,
                "description": "DFT LFSR Enable"
              },
              "DFT_CLK_SEL": {
                "bit": 8,
                "description": "DFT Clock Selection",
                "width": 3
              },
              "TONE_SEL": {
                "bit": 12,
                "description": "DFT Tone Selection",
                "width": 2
              },
              "POL": {
                "bit": 16,
                "description": "Oversample Clock Capture Polarity"
              },
              "DP_SEL": {
                "bit": 20,
                "description": "Data Padding Pattern Select"
              },
              "FREQ_WORD_ADJ": {
                "bit": 22,
                "description": "GFSK Frequency Word Adjustment",
                "width": 10
              }
            },
            "TX_DATA_PAD_PAT": {
              "DATA_PADDING_PAT_0": {
                "bit": 0,
                "description": "Data Padding Pattern 0",
                "width": 8
              },
              "DATA_PADDING_PAT_1": {
                "bit": 8,
                "description": "Data Padding Pattern 1",
                "width": 8
              },
              "DFT_LFSR_OUT": {
                "bit": 16,
                "description": "Transmit DFT LFSR Output",
                "width": 15
              },
              "LRM": {
                "bit": 31,
                "description": "LFSR Reset Mask"
              }
            },
            "TX_GFSK_MOD_CTRL": {
              "GFSK_MULTIPLY_TABLE_MANUAL": {
                "bit": 0,
                "description": "GFSK Multiply Lookup Table Override Value",
                "width": 16
              },
              "GFSK_MI": {
                "bit": 16,
                "description": "GFSK Modulation Index",
                "width": 2
              },
              "GFSK_MLD": {
                "bit": 20,
                "description": "GFSK Multiply Lookup Table Disable"
              },
              "GFSK_SYMBOL_RATE": {
                "bit": 24,
                "description": "GFSK Symbol Rate",
                "width": 3
              },
              "GFSK_FLD": {
                "bit": 28,
                "description": "GFSK Filter Lookup Table Disable"
              }
            },
            "TX_GFSK_COEFF2": {
              "GFSK_FILTER_COEFF_MANUAL2": {
                "bit": 0,
                "description": "GFSK Manual Filter Coefficients[63:32]",
                "width": 32
              }
            },
            "TX_GFSK_COEFF1": {
              "GFSK_FILTER_COEFF_MANUAL1": {
                "bit": 0,
                "description": "GFSK Manual Filter Coefficient [31:0]",
                "width": 32
              }
            },
            "TX_FSK_MOD_SCALE": {
              "FSK_MODULATION_SCALE_0": {
                "bit": 0,
                "description": "FSK Modulation Scale for a data 0",
                "width": 13
              },
              "FSK_MODULATION_SCALE_1": {
                "bit": 16,
                "description": "FSK Modulation Scale for a data 1",
                "width": 13
              }
            },
            "TX_DFT_MOD_PAT": {
              "DFT_MOD_PATTERN": {
                "bit": 0,
                "description": "DFT Modulation Pattern",
                "width": 32
              }
            },
            "TX_DFT_TONE_0_1": {
              "DFT_TONE_1": {
                "bit": 0,
                "description": "DFT Tone 1",
                "width": 13
              },
              "DFT_TONE_0": {
                "bit": 16,
                "description": "DFT Tone 0",
                "width": 13
              }
            },
            "TX_DFT_TONE_2_3": {
              "DFT_TONE_3": {
                "bit": 0,
                "description": "DFT Tone 3",
                "width": 13
              },
              "DFT_TONE_2": {
                "bit": 16,
                "description": "DFT Tone 2",
                "width": 13
              }
            },
            "PLL_MOD_OVRD": {
              "MODULATION_WORD_MANUAL": {
                "bit": 0,
                "description": "Manual Modulation Word",
                "width": 13
              },
              "MOD_DIS": {
                "bit": 15,
                "description": "Disable Modulation Word"
              },
              "HPM_BANK_MANUAL": {
                "bit": 16,
                "description": "Manual HPM bank",
                "width": 8
              },
              "HPM_BANK_DIS": {
                "bit": 27,
                "description": "Disable HPM Bank"
              },
              "HPM_LSB_MANUAL": {
                "bit": 28,
                "description": "Manual HPM LSB",
                "width": 2
              },
              "HPM_LSB_DIS": {
                "bit": 31,
                "description": "Disable HPM LSB"
              }
            },
            "PLL_CHAN_MAP": {
              "CHANNEL_NUM": {
                "bit": 0,
                "description": "Protocol specific Channel Number for PLL Frequency Mapping",
                "width": 7
              },
              "BOC": {
                "bit": 8,
                "description": "BLE Channel Number Override"
              },
              "BMR": {
                "bit": 9,
                "description": "BLE MBAN Channel Remap"
              },
              "ZOC": {
                "bit": 10,
                "description": "Zigbee Channel Number Override"
              }
            },
            "PLL_LOCK_DETECT": {
              "CT_FAIL": {
                "bit": 0,
                "description": "Real time status of Coarse Tune Fail signal"
              },
              "CTFF": {
                "bit": 1,
                "description": "CTUNE Failure Flag, held until cleared"
              },
              "CS_FAIL": {
                "bit": 2,
                "description": "Real time status of Cycle Slip circuit"
              },
              "CSFF": {
                "bit": 3,
                "description": "Cycle Slip Failure Flag, held until cleared"
              },
              "FT_FAIL": {
                "bit": 4,
                "description": "Real time status of Frequency Target Failure"
              },
              "FTFF": {
                "bit": 5,
                "description": "Frequency Target Failure Flag"
              },
              "TAFF": {
                "bit": 7,
                "description": "TSM Abort Failure Flag"
              },
              "CTUNE_LDF_LEV": {
                "bit": 8,
                "description": "CTUNE Lock Detect Fail Level",
                "width": 4
              },
              "FTF_RX_THRSH": {
                "bit": 12,
                "description": "RX Frequency Target Fail Threshold",
                "width": 6
              },
              "FTW_RX": {
                "bit": 19,
                "description": "RX Frequency Target Window time select"
              },
              "FTF_TX_THRSH": {
                "bit": 20,
                "description": "TX Frequency Target Fail Threshold",
                "width": 6
              },
              "FTW_TX": {
                "bit": 27,
                "description": "TX Frequency Target Window time select"
              }
            },
            "PLL_HP_MOD_CTRL": {
              "HPM_SDM_MANUAL": {
                "bit": 0,
                "description": "PLL HPM SDM MANUAL",
                "width": 10
              },
              "HPFF": {
                "bit": 13,
                "description": "HPM SDM Invalid Flag"
              },
              "HP_SDM_INV": {
                "bit": 14,
                "description": "Invert HPM SDM"
              },
              "HP_SDM_DIS": {
                "bit": 15,
                "description": "Disable HPM SDM"
              },
              "HPM_LFSR_LEN": {
                "bit": 16,
                "description": "HPM LFSR Length",
                "width": 3
              },
              "HP_DTH_SCL": {
                "bit": 20,
                "description": "HPM Dither Scale"
              },
              "HPM_DTH_EN": {
                "bit": 23,
                "description": "Dither Enable for HPM LFSR"
              },
              "HPM_SCALE": {
                "bit": 24,
                "description": "HPM Scale Factor",
                "width": 2
              },
              "HP_MOD_INV": {
                "bit": 31,
                "description": "HPM Invert"
              }
            },
            "PLL_HPM_CAL_CTRL": {
              "HPM_CAL_FACTOR": {
                "bit": 0,
                "description": "High Port Modulation Calibration Factor",
                "width": 13
              },
              "HP_CAL_DIS": {
                "bit": 15,
                "description": "If this bit is set, the lookup table value for the HPM Calibration Factor is overridden by the HPM_CAL_FACTOR_MANUAL register"
              },
              "HPM_CAL_FACTOR_MANUAL": {
                "bit": 16,
                "description": "HPM Manual Calibration Factor",
                "width": 13
              },
              "HP_CAL_ARY": {
                "bit": 30,
                "description": "High Port Modulation Calibration Array Size"
              },
              "HP_CAL_TIME": {
                "bit": 31,
                "description": "High Port Modulation Calibration Time"
              }
            },
            "PLL_LD_HPM_CAL1": {
              "CNT_1": {
                "bit": 0,
                "description": "High Port Modulation Counter Value 1",
                "width": 17
              },
              "CS_WT": {
                "bit": 20,
                "description": "Cycle Slip Wait Time",
                "width": 3
              },
              "CS_FW": {
                "bit": 24,
                "description": "Cycle Slip Flag Window",
                "width": 3
              },
              "CS_FCNT": {
                "bit": 28,
                "description": "Cycle Slip Flag Count",
                "width": 4
              }
            },
            "PLL_LD_HPM_CAL2": {
              "CNT_2": {
                "bit": 0,
                "description": "High Port Modulation Counter Value 2",
                "width": 17
              },
              "CS_RC": {
                "bit": 20,
                "description": "Cycle Slip Recycle"
              },
              "CS_FT": {
                "bit": 24,
                "description": "Cycle Slip Flag Timeout",
                "width": 5
              }
            },
            "PLL_HPM_SDM_FRACTION": {
              "HPM_NUM_SELECTED": {
                "bit": 0,
                "description": "HPM_NUM_SELECTED",
                "width": 10
              },
              "HPM_DENOM": {
                "bit": 16,
                "description": "High Port Modulation Denominator",
                "width": 10
              }
            },
            "PLL_LP_MOD_CTRL": {
              "PLL_LOOP_DIVIDER_MANUAL": {
                "bit": 0,
                "description": "PLL Loop Divider Manual",
                "width": 6
              },
              "PLL_LD_DIS": {
                "bit": 11,
                "description": "PLL Loop Divider Disable"
              },
              "LPFF": {
                "bit": 13,
                "description": "LPM SDM Invalid Flag"
              },
              "LPM_SDM_INV": {
                "bit": 14,
                "description": "Invert LPM SDM"
              },
              "LPM_SDM_DIS": {
                "bit": 15,
                "description": "Disable LPM SDM"
              },
              "LPM_DTH_SCL": {
                "bit": 16,
                "description": "LPM Dither Scale",
                "width": 4
              },
              "LPM_D_CTRL": {
                "bit": 22,
                "description": "LPM Dither Control in Override Mode"
              },
              "LPM_D_OVRD": {
                "bit": 23,
                "description": "LPM Dither Override Mode Select"
              },
              "LPM_SCALE": {
                "bit": 24,
                "description": "LPM Scale Factor",
                "width": 4
              }
            },
            "PLL_LP_SDM_CTRL1": {
              "LPM_INTG_SELECTED": {
                "bit": 0,
                "description": "Low Port Modulation Integer Value Selected",
                "width": 7
              },
              "LPM_INTG": {
                "bit": 16,
                "description": "Low Port Modulation Integer Manual Value",
                "width": 7
              },
              "SDM_MAP_DIS": {
                "bit": 31,
                "description": "SDM Mapping Disable"
              }
            },
            "PLL_LP_SDM_CTRL2": {
              "LPM_NUM": {
                "bit": 0,
                "description": "Low Port Modulation Numerator",
                "width": 28
              }
            },
            "PLL_LP_SDM_CTRL3": {
              "LPM_DENOM": {
                "bit": 0,
                "description": "Low Port Modulation Denominator",
                "width": 28
              }
            },
            "PLL_LP_SDM_NUM": {
              "LPM_NUM_SELECTED": {
                "bit": 0,
                "description": "Low Port Modulation Numerator Applied",
                "width": 28
              }
            },
            "PLL_LP_SDM_DENOM": {
              "LPM_DENOM_SELECTED": {
                "bit": 0,
                "description": "Low Port Modulation Denominator Selected",
                "width": 28
              }
            },
            "PLL_DELAY_MATCH": {
              "LP_SDM_DELAY": {
                "bit": 0,
                "description": "LP_SDM_DELAY",
                "width": 4
              },
              "HPM_SDM_DELAY": {
                "bit": 8,
                "description": "HPM_SDM_DELAY",
                "width": 4
              },
              "HPM_BANK_DELAY": {
                "bit": 16,
                "description": "HPM Bank Delay",
                "width": 4
              }
            },
            "PLL_CTUNE_CTRL": {
              "CTUNE_TARGET_MANUAL": {
                "bit": 0,
                "description": "CTUNE Target Manual",
                "width": 12
              },
              "CTUNE_TD": {
                "bit": 15,
                "description": "CTUNE Target Disable"
              },
              "CTUNE_ADJUST": {
                "bit": 16,
                "description": "CTUNE Count Adjustment",
                "width": 4
              },
              "CTUNE_MANUAL": {
                "bit": 24,
                "description": "CTUNE Manual",
                "width": 7
              },
              "CTUNE_DIS": {
                "bit": 31,
                "description": "CTUNE Disable"
              }
            },
            "PLL_CTUNE_CNT6": {
              "CTUNE_COUNT_6": {
                "bit": 0,
                "description": "CTUNE Count 6",
                "width": 12
              }
            },
            "PLL_CTUNE_CNT5_4": {
              "CTUNE_COUNT_4": {
                "bit": 0,
                "description": "CTUNE Count 4",
                "width": 12
              },
              "CTUNE_COUNT_5": {
                "bit": 16,
                "description": "CTUNE Count 5",
                "width": 12
              }
            },
            "PLL_CTUNE_CNT3_2": {
              "CTUNE_COUNT_2": {
                "bit": 0,
                "description": "CTUNE Count 2",
                "width": 12
              },
              "CTUNE_COUNT_3": {
                "bit": 16,
                "description": "CTUNE Count 3",
                "width": 12
              }
            },
            "PLL_CTUNE_CNT1_0": {
              "CTUNE_COUNT_0": {
                "bit": 0,
                "description": "CTUNE Count 0",
                "width": 12
              },
              "CTUNE_COUNT_1": {
                "bit": 16,
                "description": "CTUNE Count 1",
                "width": 12
              }
            },
            "PLL_CTUNE_RESULTS": {
              "CTUNE_SELECTED": {
                "bit": 0,
                "description": "Coarse Tune Band to VCO",
                "width": 7
              },
              "CTUNE_BEST_DIFF": {
                "bit": 8,
                "description": "Coarse Tune Absolute Best Difference",
                "width": 8
              },
              "CTUNE_FREQ_TARGET": {
                "bit": 16,
                "description": "Coarse Tune Frequency Target",
                "width": 12
              }
            },
            "CTRL": {
              "PROTOCOL": {
                "bit": 0,
                "description": "Radio Protocol Selection",
                "width": 3
              },
              "TGT_PWR_SRC": {
                "bit": 4,
                "description": "Target Power Source",
                "width": 2
              },
              "REF_CLK_FREQ": {
                "bit": 6,
                "description": "Radio Reference Clock Frequency",
                "width": 2
              }
            },
            "STATUS": {
              "TSM_COUNT": {
                "bit": 0,
                "description": "TSM Count",
                "width": 8
              },
              "PLL_SEQ_STATE": {
                "bit": 8,
                "description": "PLL Sequence State",
                "width": 4
              },
              "RX_MODE": {
                "bit": 12,
                "description": "Receive Mode"
              },
              "TX_MODE": {
                "bit": 13,
                "description": "Transmit Mode"
              },
              "BTLE_SYSCLK_REQ": {
                "bit": 16,
                "description": "BTLE System Clock Request"
              },
              "RIF_LL_ACTIVE": {
                "bit": 17,
                "description": "Link Layer Active Indication"
              },
              "XTAL_READY": {
                "bit": 18,
                "description": "RF Osciallator Xtal Ready"
              },
              "SOC_USING_RF_OSC_CLK": {
                "bit": 19,
                "description": "SOC Using RF Clock Indication"
              }
            },
            "OVERWRITE_VER": {
              "OVERWRITE_VER": {
                "bit": 0,
                "description": "Overwrite Version Number.",
                "width": 8
              }
            },
            "DMA_CTRL": {
              "DMA_I_EN": {
                "bit": 0,
                "description": "DMA I Enable"
              },
              "DMA_Q_EN": {
                "bit": 1,
                "description": "DMA Q Enable"
              }
            },
            "DMA_DATA": {
              "DMA_DATA_11_0": {
                "bit": 0,
                "description": "DMA_DATA_11_0",
                "width": 12
              },
              "DMA_DATA_27_16": {
                "bit": 16,
                "description": "DMA_DATA_27_16",
                "width": 12
              }
            },
            "DTEST_CTRL": {
              "DTEST_PAGE": {
                "bit": 0,
                "description": "DTEST Page Selector",
                "width": 6
              },
              "DTEST_EN": {
                "bit": 7,
                "description": "DTEST Enable"
              },
              "GPIO0_OVLAY_PIN": {
                "bit": 8,
                "description": "GPIO 0 Overlay Pin",
                "width": 4
              },
              "GPIO1_OVLAY_PIN": {
                "bit": 12,
                "description": "GPIO 1 Overlay Pin",
                "width": 4
              },
              "TSM_GPIO_OVLAY_0": {
                "bit": 16,
                "description": "TSM GPIO 0 Overlay Pin"
              },
              "TSM_GPIO_OVLAY_1": {
                "bit": 17,
                "description": "TSM GPIO 1 Overlay Pin"
              },
              "DTEST_SHFT": {
                "bit": 24,
                "description": "DTEST Shift Control",
                "width": 3
              },
              "RAW_MODE_I": {
                "bit": 28,
                "description": "DTEST Raw Mode Enable for I Channel"
              },
              "RAW_MODE_Q": {
                "bit": 29,
                "description": "DTEST Raw Mode Enable for Q Channel"
              }
            },
            "PB_CTRL": {
              "PB_PROTECT": {
                "bit": 0,
                "description": "PB Protect"
              }
            },
            "TSM_CTRL": {
              "FORCE_TX_EN": {
                "bit": 2,
                "description": "Force Transmit Enable"
              },
              "FORCE_RX_EN": {
                "bit": 3,
                "description": "Force Receive Enable"
              },
              "PA_RAMP_SEL": {
                "bit": 4,
                "description": "PA Ramp Selection",
                "width": 2
              },
              "DATA_PADDING_EN": {
                "bit": 6,
                "description": "Data Padding Enable"
              },
              "TX_ABORT_DIS": {
                "bit": 16,
                "description": "Transmit Abort Disable"
              },
              "RX_ABORT_DIS": {
                "bit": 17,
                "description": "Receive Abort Disable"
              },
              "ABORT_ON_CTUNE": {
                "bit": 18,
                "description": "Abort On Coarse Tune Lock Detect Failure"
              },
              "ABORT_ON_CYCLE_SLIP": {
                "bit": 19,
                "description": "Abort On Cycle Slip Lock Detect Failure"
              },
              "ABORT_ON_FREQ_TARG": {
                "bit": 20,
                "description": "Abort On Frequency Target Lock Detect Failure"
              },
              "BKPT": {
                "bit": 24,
                "description": "TSM Breakpoint",
                "width": 8
              }
            },
            "END_OF_SEQ": {
              "END_OF_TX_WU": {
                "bit": 0,
                "description": "End of TX Warmup",
                "width": 8
              },
              "END_OF_TX_WD": {
                "bit": 8,
                "description": "End of TX Warmdown",
                "width": 8
              },
              "END_OF_RX_WU": {
                "bit": 16,
                "description": "End of RX Warmup",
                "width": 8
              },
              "END_OF_RX_WD": {
                "bit": 24,
                "description": "End of RX Warmdown",
                "width": 8
              }
            },
            "TSM_OVRD0": {
              "PLL_REG_EN_OVRD_EN": {
                "bit": 0,
                "description": "Override control for PLL_REG_EN"
              },
              "PLL_REG_EN_OVRD": {
                "bit": 1,
                "description": "Override value for PLL_REG_EN"
              },
              "PLL_VCO_REG_EN_OVRD_EN": {
                "bit": 2,
                "description": "Override control for PLL_VCO_REG_EN"
              },
              "PLL_VCO_REG_EN_OVRD": {
                "bit": 3,
                "description": "Override value for PLL_VCO_REG_EN"
              },
              "QGEN_REG_EN_OVRD_EN": {
                "bit": 4,
                "description": "Override control for QGEN_REG_EN"
              },
              "QGEN_REG_EN_OVRD": {
                "bit": 5,
                "description": "Override value for QGEN_REG_EN"
              },
              "TCA_TX_REG_EN_OVRD_EN": {
                "bit": 6,
                "description": "Override control for TCA_TX_REG_EN"
              },
              "TCA_TX_REG_EN_OVRD": {
                "bit": 7,
                "description": "Override value for TCA_TX_REG_EN"
              },
              "ADC_ANA_REG_EN_OVRD_EN": {
                "bit": 8,
                "description": "Override control for ADC_ANA_REG_EN"
              },
              "ADC_ANA_REG_EN_OVRD": {
                "bit": 9,
                "description": "Override value for ADC_ANA_REG_EN"
              },
              "ADC_DIG_REG_EN_OVRD_EN": {
                "bit": 10,
                "description": "Override control for ADC_DIG_REG_EN"
              },
              "ADC_DIG_REG_EN_OVRD": {
                "bit": 11,
                "description": "Override value for ADC_DIG_REG_EN"
              },
              "XTAL_PLL_REF_CLK_EN_OVRD_EN": {
                "bit": 12,
                "description": "Override control for XTAL_PLL_REF_CLK_EN"
              },
              "XTAL_PLL_REF_CLK_EN_OVRD": {
                "bit": 13,
                "description": "Override value for XTAL_PLL_REF_CLK_EN"
              },
              "XTAL_ADC_REF_CLK_EN_OVRD_EN": {
                "bit": 14,
                "description": "Override control for XTAL_ADC_REF_CLK_EN"
              },
              "XTAL_ADC_REF_CLK_EN_OVRD": {
                "bit": 15,
                "description": "Override value for XTAL_ADC_REF_CLK_EN"
              },
              "PLL_VCO_AUTOTUNE_EN_OVRD_EN": {
                "bit": 16,
                "description": "Override control for PLL_VCO_AUTOTUNE_EN"
              },
              "PLL_VCO_AUTOTUNE_EN_OVRD": {
                "bit": 17,
                "description": "Override value for PLL_VCO_AUTOTUNE_EN"
              },
              "PLL_CYCLE_SLIP_LD_EN_OVRD_EN": {
                "bit": 18,
                "description": "Override control for PLL_CYCLE_SLIP_LD_EN"
              },
              "PLL_CYCLE_SLIP_LD_EN_OVRD": {
                "bit": 19,
                "description": "Override value for PLL_CYCLE_SLIP_LD_EN"
              },
              "PLL_VCO_EN_OVRD_EN": {
                "bit": 20,
                "description": "Override control for PLL_VCO_EN"
              },
              "PLL_VCO_EN_OVRD": {
                "bit": 21,
                "description": "Override value for PLL_VCO_EN"
              },
              "PLL_VCO_BUF_RX_EN_OVRD_EN": {
                "bit": 22,
                "description": "Override control for PLL_VCO_BUF_RX_EN"
              },
              "PLL_VCO_BUF_RX_EN_OVRD": {
                "bit": 23,
                "description": "Override value for PLL_VCO_BUF_RX_EN"
              },
              "PLL_VCO_BUF_TX_EN_OVRD_EN": {
                "bit": 24,
                "description": "Override control for PLL_VCO_BUF_TX_EN"
              },
              "PLL_VCO_BUF_TX_EN_OVRD": {
                "bit": 25,
                "description": "Override value for PLL_VCO_BUF_TX_EN"
              },
              "PLL_PA_BUF_EN_OVRD_EN": {
                "bit": 26,
                "description": "Override control for PLL_PA_BUF_EN"
              },
              "PLL_PA_BUF_EN_OVRD": {
                "bit": 27,
                "description": "Override value for PLL_PA_BUF_EN"
              },
              "PLL_LDV_EN_OVRD_EN": {
                "bit": 28,
                "description": "Override control for PLL_LDV_EN"
              },
              "PLL_LDV_EN_OVRD": {
                "bit": 29,
                "description": "Override value for PLL_LDV_EN"
              },
              "PLL_RX_LDV_RIPPLE_MUX_EN_OVRD_EN": {
                "bit": 30,
                "description": "Override control for PLL_RX_LDV_RIPPLE_MUX_EN"
              },
              "PLL_RX_LDV_RIPPLE_MUX_EN_OVRD": {
                "bit": 31,
                "description": "Override value for PLL_RX_LDV_RIPPLE_MUX_EN"
              }
            },
            "TSM_OVRD1": {
              "PLL_TX_LDV_RIPPLE_MUX_EN_OVRD_EN": {
                "bit": 0,
                "description": "Override control for PLL_TX_LDV_RIPPLE_MUX_EN"
              },
              "PLL_TX_LDV_RIPPLE_MUX_EN_OVRD": {
                "bit": 1,
                "description": "Override value for PLL_TX_LDV_RIPPLE_MUX_EN"
              },
              "PLL_FILTER_CHARGE_EN_OVRD_EN": {
                "bit": 2,
                "description": "Override control for PLL_FILTER_CHARGE_EN"
              },
              "PLL_FILTER_CHARGE_EN_OVRD": {
                "bit": 3,
                "description": "Override value for PLL_FILTER_CHARGE_EN"
              },
              "PLL_PHDET_EN_OVRD_EN": {
                "bit": 4,
                "description": "Override control for PLL_PHDET_EN"
              },
              "PLL_PHDET_EN_OVRD": {
                "bit": 5,
                "description": "Override value for PLL_PHDET_EN"
              },
              "QGEN25_EN_OVRD_EN": {
                "bit": 6,
                "description": "Override control for QGEN25_EN"
              },
              "QGEN25_EN_OVRD": {
                "bit": 7,
                "description": "Override value for QGEN25_EN"
              },
              "TX_EN_OVRD_EN": {
                "bit": 8,
                "description": "Override control for TX_EN"
              },
              "TX_EN_OVRD": {
                "bit": 9,
                "description": "Override value for TX_EN"
              },
              "ADC_EN_OVRD_EN": {
                "bit": 10,
                "description": "Override control for ADC_EN"
              },
              "ADC_EN_OVRD": {
                "bit": 11,
                "description": "Override value for ADC_EN"
              },
              "ADC_BIAS_EN_OVRD_EN": {
                "bit": 12,
                "description": "Override control for ADC_BIAS_EN"
              },
              "ADC_BIAS_EN_OVRD": {
                "bit": 13,
                "description": "Override value for ADC_BIAS_EN"
              },
              "ADC_CLK_EN_OVRD_EN": {
                "bit": 14,
                "description": "Override control for ADC_CLK_EN"
              },
              "ADC_CLK_EN_OVRD": {
                "bit": 15,
                "description": "Override value for ADC_CLK_EN"
              },
              "ADC_I_ADC_EN_OVRD_EN": {
                "bit": 16,
                "description": "Override control for ADC_I_ADC_EN"
              },
              "ADC_I_ADC_EN_OVRD": {
                "bit": 17,
                "description": "Override value for ADC_I_ADC_EN"
              },
              "ADC_Q_ADC_EN_OVRD_EN": {
                "bit": 18,
                "description": "Override control for ADC_Q_ADC_EN"
              },
              "ADC_Q_ADC_EN_OVRD": {
                "bit": 19,
                "description": "Override value for ADC_Q_ADC_EN"
              },
              "ADC_DAC1_EN_OVRD_EN": {
                "bit": 20,
                "description": "Override control for ADC_DAC1_EN"
              },
              "ADC_DAC1_EN_OVRD": {
                "bit": 21,
                "description": "Override value for ADC_DAC1_EN"
              },
              "ADC_DAC2_EN_OVRD_EN": {
                "bit": 22,
                "description": "Override control for ADC_DAC2_EN"
              },
              "ADC_DAC2_EN_OVRD": {
                "bit": 23,
                "description": "Override value for ADC_DAC2_EN"
              },
              "ADC_RST_EN_OVRD_EN": {
                "bit": 24,
                "description": "Override control for ADC_RST_EN"
              },
              "ADC_RST_EN_OVRD": {
                "bit": 25,
                "description": "Override value for ADC_RST_EN"
              },
              "BBF_I_EN_OVRD_EN": {
                "bit": 26,
                "description": "Override control for BBF_I_EN"
              },
              "BBF_I_EN_OVRD": {
                "bit": 27,
                "description": "Override value for BBF_I_EN"
              },
              "BBF_Q_EN_OVRD_EN": {
                "bit": 28,
                "description": "Override control for BBF_Q_EN"
              },
              "BBF_Q_EN_OVRD": {
                "bit": 29,
                "description": "Override value for BBF_Q_EN"
              },
              "BBF_PDET_EN_OVRD_EN": {
                "bit": 30,
                "description": "Override control for BBF_PDET_EN"
              },
              "BBF_PDET_EN_OVRD": {
                "bit": 31,
                "description": "Override value for BBF_PDET_EN"
              }
            },
            "TSM_OVRD2": {
              "BBF_DCOC_EN_OVRD_EN": {
                "bit": 0,
                "description": "Override control for BBF_DCOC_EN"
              },
              "BBF_DCOC_EN_OVRD": {
                "bit": 1,
                "description": "Override value for BBF_DCOC_EN"
              },
              "TCA_EN_OVRD_EN": {
                "bit": 2,
                "description": "Override control for TCA_EN"
              },
              "TCA_EN_OVRD": {
                "bit": 3,
                "description": "Override value for TCA_EN"
              },
              "TZA_I_EN_OVRD_EN": {
                "bit": 4,
                "description": "Override control for TZA_I_EN"
              },
              "TZA_I_EN_OVRD": {
                "bit": 5,
                "description": "Override value for TZA_I_EN"
              },
              "TZA_Q_EN_OVRD_EN": {
                "bit": 6,
                "description": "Override control for TZA_Q_EN"
              },
              "TZA_Q_EN_OVRD": {
                "bit": 7,
                "description": "Override value for TZA_Q_EN"
              },
              "TZA_PDET_EN_OVRD_EN": {
                "bit": 8,
                "description": "Override control for TZA_PDET_EN"
              },
              "TZA_PDET_EN_OVRD": {
                "bit": 9,
                "description": "Override value for TZA_PDET_EN"
              },
              "TZA_DCOC_EN_OVRD_EN": {
                "bit": 10,
                "description": "Override control for TZA_DCOC_EN"
              },
              "TZA_DCOC_EN_OVRD": {
                "bit": 11,
                "description": "Override value for TZA_DCOC_EN"
              },
              "PLL_DIG_EN_OVRD_EN": {
                "bit": 12,
                "description": "Override control for PLL_DIG_EN"
              },
              "PLL_DIG_EN_OVRD": {
                "bit": 13,
                "description": "Override value for PLL_DIG_EN"
              },
              "TX_DIG_EN_OVRD_EN": {
                "bit": 14,
                "description": "Override control for TX_DIG_EN"
              },
              "TX_DIG_EN_OVRD": {
                "bit": 15,
                "description": "Override value for TX_DIG_EN"
              },
              "RX_DIG_EN_OVRD_EN": {
                "bit": 16,
                "description": "Override control for RX_DIG_EN"
              },
              "RX_DIG_EN_OVRD": {
                "bit": 17,
                "description": "Override value for RX_DIG_EN"
              },
              "RX_INIT_OVRD_EN": {
                "bit": 18,
                "description": "Override control for RX_INIT"
              },
              "RX_INIT_OVRD": {
                "bit": 19,
                "description": "Override value for RX_INIT"
              },
              "SIGMA_DELTA_EN_OVRD_EN": {
                "bit": 20,
                "description": "Override control for SIGMA_DELTA_EN"
              },
              "SIGMA_DELTA_EN_OVRD": {
                "bit": 21,
                "description": "Override value for SIGMA_DELTA_EN"
              },
              "ZBDEM_RX_EN_OVRD_EN": {
                "bit": 22,
                "description": "Override control for ZBDEM_RX_EN"
              },
              "ZBDEM_RX_EN_OVRD": {
                "bit": 23,
                "description": "Override value for ZBDEM_RX_EN"
              },
              "DCOC_EN_OVRD_EN": {
                "bit": 24,
                "description": "Override control for DCOC_EN"
              },
              "DCOC_EN_OVRD": {
                "bit": 25,
                "description": "Override value for DCOC_EN"
              },
              "DCOC_INIT_OVRD_EN": {
                "bit": 26,
                "description": "Override control for DCOC_INIT"
              },
              "DCOC_INIT_OVRD": {
                "bit": 27,
                "description": "Override value for DCOC_INIT"
              },
              "FREQ_TARG_LD_EN_OVRD_EN": {
                "bit": 28,
                "description": "Override control for FREQ_TARG_LD_EN"
              },
              "FREQ_TARG_LD_EN_OVRD": {
                "bit": 29,
                "description": "Override value for FREQ_TARG_LD_EN"
              },
              "SAR_ADC_TRIG_EN_OVRD_EN": {
                "bit": 30,
                "description": "Override control for SAR_ADC_TRIG_EN"
              },
              "SAR_ADC_TRIG_EN_OVRD": {
                "bit": 31,
                "description": "Override value for SAR_ADC_TRIG_EN"
              }
            },
            "TSM_OVRD3": {
              "TSM_SPARE0_EN_OVRD_EN": {
                "bit": 0,
                "description": "Override control for TSM_SPARE0_EN"
              },
              "TSM_SPARE0_EN_OVRD": {
                "bit": 1,
                "description": "Override value for TSM_SPARE0_EN"
              },
              "TSM_SPARE1_EN_OVRD_EN": {
                "bit": 2,
                "description": "Override control for TSM_SPARE1_EN"
              },
              "TSM_SPARE1_EN_OVRD": {
                "bit": 3,
                "description": "Override value for TSM_SPARE1_EN"
              },
              "TSM_SPARE2_EN_OVRD_EN": {
                "bit": 4,
                "description": "Override control for TSM_SPARE2_EN"
              },
              "TSM_SPARE2_EN_OVRD": {
                "bit": 5,
                "description": "Override value for TSM_SPARE2_EN"
              },
              "TSM_SPARE3_EN_OVRD_EN": {
                "bit": 6,
                "description": "Override control for TSM_SPARE3_EN"
              },
              "TSM_SPARE3_EN_OVRD": {
                "bit": 7,
                "description": "Override value for TSM_SPARE3_EN"
              },
              "TX_MODE_OVRD_EN": {
                "bit": 8,
                "description": "Override control for TX_MODE"
              },
              "TX_MODE_OVRD": {
                "bit": 9,
                "description": "Override value for TX_MODE"
              },
              "RX_MODE_OVRD_EN": {
                "bit": 10,
                "description": "Override control for RX_MODE"
              },
              "RX_MODE_OVRD": {
                "bit": 11,
                "description": "Override value for RX_MODE"
              }
            },
            "PA_POWER": {
              "PA_POWER": {
                "bit": 0,
                "description": "PA Power",
                "width": 4
              }
            },
            "PA_BIAS_TBL0": {
              "PA_BIAS0": {
                "bit": 0,
                "description": "PA_BIAS0",
                "width": 4
              },
              "PA_BIAS1": {
                "bit": 8,
                "description": "PA_BIAS1",
                "width": 4
              },
              "PA_BIAS2": {
                "bit": 16,
                "description": "PA_BIAS2",
                "width": 4
              },
              "PA_BIAS3": {
                "bit": 24,
                "description": "PA_BIAS3",
                "width": 4
              }
            },
            "PA_BIAS_TBL1": {
              "PA_BIAS4": {
                "bit": 0,
                "description": "PA_BIAS4",
                "width": 4
              },
              "PA_BIAS5": {
                "bit": 8,
                "description": "PA_BIAS5",
                "width": 4
              },
              "PA_BIAS6": {
                "bit": 16,
                "description": "PA_BIAS6",
                "width": 4
              },
              "PA_BIAS7": {
                "bit": 24,
                "description": "PA_BIAS7",
                "width": 4
              }
            },
            "RECYCLE_COUNT": {
              "RECYCLE_COUNT0": {
                "bit": 0,
                "description": "TSM RX Recycle Count 0",
                "width": 8
              },
              "RECYCLE_COUNT1": {
                "bit": 8,
                "description": "TSM RX Recycle Count 1",
                "width": 8
              }
            },
            "TSM_TIMING00": {
              "PLL_REG_EN_TX_HI": {
                "bit": 0,
                "description": "Assertion time setting for PLL_REG_EN TX sequence.",
                "width": 8
              },
              "PLL_REG_EN_TX_LO": {
                "bit": 8,
                "description": "Deassertion time setting for PLL_REG_EN signal or group TX sequence.",
                "width": 8
              },
              "PLL_REG_EN_RX_HI": {
                "bit": 16,
                "description": "Assertion time setting for PLL_REG_EN signal or group RX sequence.",
                "width": 8
              },
              "PLL_REG_EN_RX_LO": {
                "bit": 24,
                "description": "Deassertion time setting for PLL_REG_EN signal or group RX sequence.",
                "width": 8
              }
            },
            "TSM_TIMING01": {
              "PLL_VCO_REG_EN_TX_HI": {
                "bit": 0,
                "description": "Assertion time setting for PLL_VCO_REG_EN TX sequence.",
                "width": 8
              },
              "PLL_VCO_REG_EN_TX_LO": {
                "bit": 8,
                "description": "Deassertion time setting for PLL_VCO_REG_EN signal or group TX sequence.",
                "width": 8
              },
              "PLL_VCO_REG_EN_RX_HI": {
                "bit": 16,
                "description": "Assertion time setting for PLL_VCO_REG_EN signal or group RX sequence.",
                "width": 8
              },
              "PLL_VCO_REG_EN_RX_LO": {
                "bit": 24,
                "description": "Deassertion time setting for PLL_VCO_REG_EN signal or group RX sequence.",
                "width": 8
              }
            },
            "TSM_TIMING02": {
              "QGEN_REG_EN_TX_HI": {
                "bit": 0,
                "description": "Assertion time setting for QGEN_REG_EN TX sequence.",
                "width": 8
              },
              "QGEN_REG_EN_TX_LO": {
                "bit": 8,
                "description": "Deassertion time setting for QGEN_REG_EN signal or group TX sequence.",
                "width": 8
              },
              "QGEN_REG_EN_RX_HI": {
                "bit": 16,
                "description": "Assertion time setting for QGEN_REG_EN signal or group RX sequence.",
                "width": 8
              },
              "QGEN_REG_EN_RX_LO": {
                "bit": 24,
                "description": "Deassertion time setting for QGEN_REG_EN signal or group RX sequence.",
                "width": 8
              }
            },
            "TSM_TIMING03": {
              "TCA_TX_REG_EN_TX_HI": {
                "bit": 0,
                "description": "Assertion time setting for TCA_TX_REG_EN TX sequence.",
                "width": 8
              },
              "TCA_TX_REG_EN_TX_LO": {
                "bit": 8,
                "description": "Deassertion time setting for TCA_TX_REG_EN signal or group TX sequence.",
                "width": 8
              },
              "TCA_TX_REG_EN_RX_HI": {
                "bit": 16,
                "description": "Assertion time setting for TCA_TX_REG_EN signal or group RX sequence.",
                "width": 8
              },
              "TCA_TX_REG_EN_RX_LO": {
                "bit": 24,
                "description": "Deassertion time setting for TCA_TX_REG_EN signal or group RX sequence.",
                "width": 8
              }
            },
            "TSM_TIMING04": {
              "ADC_REG_EN_RX_HI": {
                "bit": 16,
                "description": "Assertion time setting for ADC_REG_EN signal or group RX sequence.",
                "width": 8
              },
              "ADC_REG_EN_RX_LO": {
                "bit": 24,
                "description": "Deassertion time setting for ADC_REG_EN signal or group RX sequence.",
                "width": 8
              }
            },
            "TSM_TIMING05": {
              "PLL_REF_CLK_EN_TX_HI": {
                "bit": 0,
                "description": "Assertion time setting for PLL_REF_CLK_EN TX sequence.",
                "width": 8
              },
              "PLL_REF_CLK_EN_TX_LO": {
                "bit": 8,
                "description": "Deassertion time setting for PLL_REF_CLK_EN signal or group TX sequence.",
                "width": 8
              },
              "PLL_REF_CLK_EN_RX_HI": {
                "bit": 16,
                "description": "Assertion time setting for PLL_REF_CLK_EN signal or group RX sequence.",
                "width": 8
              },
              "PLL_REF_CLK_EN_RX_LO": {
                "bit": 24,
                "description": "Deassertion time setting for PLL_REF_CLK_EN signal or group RX sequence.",
                "width": 8
              }
            },
            "TSM_TIMING06": {
              "ADC_CLK_EN_RX_HI": {
                "bit": 16,
                "description": "Assertion time setting for ADC_CLK_EN signal or group RX sequence.",
                "width": 8
              },
              "ADC_CLK_EN_RX_LO": {
                "bit": 24,
                "description": "Deassertion time setting for ADC_CLK_EN signal or group RX sequence.",
                "width": 8
              }
            },
            "TSM_TIMING07": {
              "PLL_VCO_AUTOTUNE_EN_TX_HI": {
                "bit": 0,
                "description": "Assertion time setting for PLL_VCO_AUTOTUNE_EN TX sequence.",
                "width": 8
              },
              "PLL_VCO_AUTOTUNE_EN_TX_LO": {
                "bit": 8,
                "description": "Deassertion time setting for PLL_VCO_AUTOTUNE_EN signal or group TX sequence.",
                "width": 8
              },
              "PLL_VCO_AUTOTUNE_EN_RX_HI": {
                "bit": 16,
                "description": "Assertion time setting for PLL_VCO_AUTOTUNE_EN signal or group RX sequence.",
                "width": 8
              },
              "PLL_VCO_AUTOTUNE_EN_RX_LO": {
                "bit": 24,
                "description": "Deassertion time setting for PLL_VCO_AUTOTUNE_EN signal or group RX sequence.",
                "width": 8
              }
            },
            "TSM_TIMING08": {
              "PLL_CYCLE_SLIP_LD_EN_TX_HI": {
                "bit": 0,
                "description": "Assertion time setting for PLL_CYCLE_SLIP_LD_EN TX sequence.",
                "width": 8
              },
              "PLL_CYCLE_SLIP_LD_EN_TX_LO": {
                "bit": 8,
                "description": "Deassertion time setting for PLL_CYCLE_SLIP_LD_EN signal or group TX sequence.",
                "width": 8
              },
              "PLL_CYCLE_SLIP_LD_EN_RX_HI": {
                "bit": 16,
                "description": "Assertion time setting for PLL_CYCLE_SLIP_LD_EN signal or group RX sequence.",
                "width": 8
              },
              "PLL_CYCLE_SLIP_LD_EN_RX_LO": {
                "bit": 24,
                "description": "Deassertion time setting for PLL_CYCLE_SLIP_LD_EN signal or group RX sequence.",
                "width": 8
              }
            },
            "TSM_TIMING09": {
              "PLL_VCO_EN_TX_HI": {
                "bit": 0,
                "description": "Assertion time setting for PLL_VCO_EN TX sequence.",
                "width": 8
              },
              "PLL_VCO_EN_TX_LO": {
                "bit": 8,
                "description": "Deassertion time setting for PLL_VCO_EN signal or group TX sequence.",
                "width": 8
              },
              "PLL_VCO_EN_RX_HI": {
                "bit": 16,
                "description": "Assertion time setting for PLL_VCO_EN signal or group RX sequence.",
                "width": 8
              },
              "PLL_VCO_EN_RX_LO": {
                "bit": 24,
                "description": "Deassertion time setting for PLL_VCO_EN signal or group RX sequence.",
                "width": 8
              }
            },
            "TSM_TIMING10": {
              "PLL_VCO_BUF_RX_EN_RX_HI": {
                "bit": 16,
                "description": "Assertion time setting for PLL_VCO_BUF_RX_EN signal or group RX sequence.",
                "width": 8
              },
              "PLL_VCO_BUF_RX_EN_RX_LO": {
                "bit": 24,
                "description": "Deassertion time setting for PLL_VCO_BUF_RX_EN signal or group RX sequence.",
                "width": 8
              }
            },
            "TSM_TIMING11": {
              "PLL_VCO_BUF_TX_EN_TX_HI": {
                "bit": 0,
                "description": "Assertion time setting for PLL_VCO_BUF_TX_EN TX sequence.",
                "width": 8
              },
              "PLL_VCO_BUF_TX_EN_TX_LO": {
                "bit": 8,
                "description": "Deassertion time setting for PLL_VCO_BUF_TX_EN signal or group TX sequence.",
                "width": 8
              }
            },
            "TSM_TIMING12": {
              "PLL_PA_BUF_EN_TX_HI": {
                "bit": 0,
                "description": "Assertion time setting for PLL_PA_BUF_EN TX sequence.",
                "width": 8
              },
              "PLL_PA_BUF_EN_TX_LO": {
                "bit": 8,
                "description": "Deassertion time setting for PLL_PA_BUF_EN signal or group TX sequence.",
                "width": 8
              }
            },
            "TSM_TIMING13": {
              "PLL_LDV_EN_TX_HI": {
                "bit": 0,
                "description": "Assertion time setting for PLL_LDV_EN TX sequence.",
                "width": 8
              },
              "PLL_LDV_EN_TX_LO": {
                "bit": 8,
                "description": "Deassertion time setting for PLL_LDV_EN signal or group TX sequence.",
                "width": 8
              },
              "PLL_LDV_EN_RX_HI": {
                "bit": 16,
                "description": "Assertion time setting for PLL_LDV_EN signal or group RX sequence.",
                "width": 8
              },
              "PLL_LDV_EN_RX_LO": {
                "bit": 24,
                "description": "Deassertion time setting for PLL_LDV_EN signal or group RX sequence.",
                "width": 8
              }
            },
            "TSM_TIMING14": {
              "PLL_RX_LDV_RIPPLE_MUX_EN_RX_HI": {
                "bit": 16,
                "description": "Assertion time setting for PLL_RX_LDV_RIPPLE_MUX_EN signal or group RX sequence.",
                "width": 8
              },
              "PLL_RX_LDV_RIPPLE_MUX_EN_RX_LO": {
                "bit": 24,
                "description": "Deassertion time setting for PLL_RX_LDV_RIPPLE_MUX_EN signal or group RX sequence.",
                "width": 8
              }
            },
            "TSM_TIMING15": {
              "PLL_TX_LDV_RIPPLE_MUX_EN_TX_HI": {
                "bit": 0,
                "description": "Assertion time setting for PLL_TX_LDV_RIPPLE_MUX_EN TX sequence.",
                "width": 8
              },
              "PLL_TX_LDV_RIPPLE_MUX_EN_TX_LO": {
                "bit": 8,
                "description": "Deassertion time setting for PLL_TX_LDV_RIPPLE_MUX_EN signal or group TX sequence.",
                "width": 8
              }
            },
            "TSM_TIMING16": {
              "PLL_FILTER_CHARGE_EN_TX_HI": {
                "bit": 0,
                "description": "Assertion time setting for PLL_FILTER_CHARGE_EN TX sequence.",
                "width": 8
              },
              "PLL_FILTER_CHARGE_EN_TX_LO": {
                "bit": 8,
                "description": "Deassertion time setting for PLL_FILTER_CHARGE_EN signal or group TX sequence.",
                "width": 8
              },
              "PLL_FILTER_CHARGE_EN_RX_HI": {
                "bit": 16,
                "description": "Assertion time setting for PLL_FILTER_CHARGE_EN signal or group RX sequence.",
                "width": 8
              },
              "PLL_FILTER_CHARGE_EN_RX_LO": {
                "bit": 24,
                "description": "Deassertion time setting for PLL_FILTER_CHARGE_EN signal or group RX sequence.",
                "width": 8
              }
            },
            "TSM_TIMING17": {
              "PLL_PHDET_EN_TX_HI": {
                "bit": 0,
                "description": "Assertion time setting for PLL_PHDET_EN TX sequence.",
                "width": 8
              },
              "PLL_PHDET_EN_TX_LO": {
                "bit": 8,
                "description": "Deassertion time setting for PLL_PHDET_EN signal or group TX sequence.",
                "width": 8
              },
              "PLL_PHDET_EN_RX_HI": {
                "bit": 16,
                "description": "Assertion time setting for PLL_PHDET_EN signal or group RX sequence.",
                "width": 8
              },
              "PLL_PHDET_EN_RX_LO": {
                "bit": 24,
                "description": "Deassertion time setting for PLL_PHDET_EN signal or group RX sequence.",
                "width": 8
              }
            },
            "TSM_TIMING18": {
              "QGEN25_EN_RX_HI": {
                "bit": 16,
                "description": "Assertion time setting for QGEN25_EN signal or group RX sequence.",
                "width": 8
              },
              "QGEN25_EN_RX_LO": {
                "bit": 24,
                "description": "Deassertion time setting for QGEN25_EN signal or group RX sequence.",
                "width": 8
              }
            },
            "TSM_TIMING19": {
              "TX_EN_TX_HI": {
                "bit": 0,
                "description": "Assertion time setting for TX_EN TX sequence.",
                "width": 8
              },
              "TX_EN_TX_LO": {
                "bit": 8,
                "description": "Deassertion time setting for TX_EN signal or group TX sequence.",
                "width": 8
              }
            },
            "TSM_TIMING20": {
              "ADC_EN_RX_HI": {
                "bit": 16,
                "description": "Assertion time setting for ADC_EN signal or group RX sequence.",
                "width": 8
              },
              "ADC_EN_RX_LO": {
                "bit": 24,
                "description": "Deassertion time setting for ADC_EN signal or group RX sequence.",
                "width": 8
              }
            },
            "TSM_TIMING21": {
              "ADC_I_Q_EN_RX_HI": {
                "bit": 16,
                "description": "Assertion time setting for ADC_I_Q_EN signal or group RX sequence.",
                "width": 8
              },
              "ADC_I_Q_EN_RX_LO": {
                "bit": 24,
                "description": "Deassertion time setting for ADC_I_Q_EN signal or group RX sequence.",
                "width": 8
              }
            },
            "TSM_TIMING22": {
              "ADC_DAC_EN_RX_HI": {
                "bit": 16,
                "description": "Assertion time setting for ADC_DAC_EN signal or group RX sequence.",
                "width": 8
              },
              "ADC_DAC_EN_RX_LO": {
                "bit": 24,
                "description": "Deassertion time setting for ADC_DAC_EN signal or group RX sequence.",
                "width": 8
              }
            },
            "TSM_TIMING23": {
              "ADC_RST_EN_RX_HI": {
                "bit": 16,
                "description": "Assertion time setting for ADC_RST_EN signal or group RX sequence.",
                "width": 8
              },
              "ADC_RST_EN_RX_LO": {
                "bit": 24,
                "description": "Deassertion time setting for ADC_RST_EN signal or group RX sequence.",
                "width": 8
              }
            },
            "TSM_TIMING24": {
              "BBF_EN_RX_HI": {
                "bit": 16,
                "description": "Assertion time setting for BBF_EN signal or group RX sequence.",
                "width": 8
              },
              "BBF_EN_RX_LO": {
                "bit": 24,
                "description": "Deassertion time setting for BBF_EN signal or group RX sequence.",
                "width": 8
              }
            },
            "TSM_TIMING25": {
              "TCA_EN_RX_HI": {
                "bit": 16,
                "description": "Assertion time setting for TCA_EN signal or group RX sequence.",
                "width": 8
              },
              "TCA_EN_RX_LO": {
                "bit": 24,
                "description": "Deassertion time setting for TCA_EN signal or group RX sequence.",
                "width": 8
              }
            },
            "TSM_TIMING26": {
              "PLL_DIG_EN_TX_HI": {
                "bit": 0,
                "description": "Assertion time setting for PLL_DIG_EN TX sequence.",
                "width": 8
              },
              "PLL_DIG_EN_TX_LO": {
                "bit": 8,
                "description": "Deassertion time setting for PLL_DIG_EN signal or group TX sequence.",
                "width": 8
              },
              "PLL_DIG_EN_RX_HI": {
                "bit": 16,
                "description": "Assertion time setting for PLL_DIG_EN signal or group RX sequence.",
                "width": 8
              },
              "PLL_DIG_EN_RX_LO": {
                "bit": 24,
                "description": "Deassertion time setting for PLL_DIG_EN signal or group RX sequence.",
                "width": 8
              }
            },
            "TSM_TIMING27": {
              "TX_DIG_EN_TX_HI": {
                "bit": 0,
                "description": "Assertion time setting for TX_DIG_EN TX sequence.",
                "width": 8
              },
              "TX_DIG_EN_TX_LO": {
                "bit": 8,
                "description": "Deassertion time setting for TX_DIG_EN signal or group TX sequence.",
                "width": 8
              }
            },
            "TSM_TIMING28": {
              "RX_DIG_EN_RX_HI": {
                "bit": 16,
                "description": "Assertion time setting for RX_DIG_EN signal or group RX sequence.",
                "width": 8
              },
              "RX_DIG_EN_RX_LO": {
                "bit": 24,
                "description": "Deassertion time setting for RX_DIG_EN signal or group RX sequence.",
                "width": 8
              }
            },
            "TSM_TIMING29": {
              "RX_INIT_RX_HI": {
                "bit": 16,
                "description": "Assertion time setting for RX_INIT signal or group RX sequence.",
                "width": 8
              },
              "RX_INIT_RX_LO": {
                "bit": 24,
                "description": "Deassertion time setting for RX_INIT signal or group RX sequence.",
                "width": 8
              }
            },
            "TSM_TIMING30": {
              "SIGMA_DELTA_EN_TX_HI": {
                "bit": 0,
                "description": "Assertion time setting for SIGMA_DELTA_EN TX sequence.",
                "width": 8
              },
              "SIGMA_DELTA_EN_TX_LO": {
                "bit": 8,
                "description": "Deassertion time setting for SIGMA_DELTA_EN signal or group TX sequence.",
                "width": 8
              },
              "SIGMA_DELTA_EN_RX_HI": {
                "bit": 16,
                "description": "Assertion time setting for SIGMA_DELTA_EN signal or group RX sequence.",
                "width": 8
              },
              "SIGMA_DELTA_EN_RX_LO": {
                "bit": 24,
                "description": "Deassertion time setting for SIGMA_DELTA_EN signal or group RX sequence.",
                "width": 8
              }
            },
            "TSM_TIMING31": {
              "ZBDEM_RX_EN_RX_HI": {
                "bit": 16,
                "description": "Assertion time setting for ZBDEM_RX_EN signal or group RX sequence.",
                "width": 8
              },
              "ZBDEM_RX_EN_RX_LO": {
                "bit": 24,
                "description": "Deassertion time setting for ZBDEM_RX_EN signal or group RX sequence.",
                "width": 8
              }
            },
            "TSM_TIMING32": {
              "DCOC_EN_RX_HI": {
                "bit": 16,
                "description": "Assertion time setting for DCOC_EN signal or group RX sequence.",
                "width": 8
              },
              "DCOC_EN_RX_LO": {
                "bit": 24,
                "description": "Deassertion time setting for DCOC_EN signal or group RX sequence.",
                "width": 8
              }
            },
            "TSM_TIMING33": {
              "DCOC_INIT_RX_HI": {
                "bit": 16,
                "description": "Assertion time setting for DCOC_INIT signal or group RX sequence.",
                "width": 8
              },
              "DCOC_INIT_RX_LO": {
                "bit": 24,
                "description": "Deassertion time setting for DCOC_INIT signal or group RX sequence.",
                "width": 8
              }
            },
            "TSM_TIMING34": {
              "FREQ_TARG_LD_EN_TX_HI": {
                "bit": 0,
                "description": "Assertion time setting for FREQ_TARG_LD_EN TX sequence.",
                "width": 8
              },
              "FREQ_TARG_LD_EN_TX_LO": {
                "bit": 8,
                "description": "Deassertion time setting for FREQ_TARG_LD_EN signal or group TX sequence.",
                "width": 8
              },
              "FREQ_TARG_LD_EN_RX_HI": {
                "bit": 16,
                "description": "Assertion time setting for FREQ_TARG_LD_EN signal or group RX sequence.",
                "width": 8
              },
              "FREQ_TARG_LD_EN_RX_LO": {
                "bit": 24,
                "description": "Deassertion time setting for FREQ_TARG_LD_EN signal or group RX sequence.",
                "width": 8
              }
            },
            "TSM_TIMING35": {
              "SAR_ADC_TRIG_EN_TX_HI": {
                "bit": 0,
                "description": "Assertion time setting for SAR_ADC_TRIG_EN TX sequence.",
                "width": 8
              },
              "SAR_ADC_TRIG_EN_TX_LO": {
                "bit": 8,
                "description": "Deassertion time setting for SAR_ADC_TRIG_EN signal or group TX sequence.",
                "width": 8
              },
              "SAR_ADC_TRIG_EN_RX_HI": {
                "bit": 16,
                "description": "Assertion time setting for SAR_ADC_TRIG_EN signal or group RX sequence.",
                "width": 8
              },
              "SAR_ADC_TRIG_EN_RX_LO": {
                "bit": 24,
                "description": "Deassertion time setting for SAR_ADC_TRIG_EN signal or group RX sequence.",
                "width": 8
              }
            },
            "TSM_TIMING36": {
              "TSM_SPARE0_EN_TX_HI": {
                "bit": 0,
                "description": "Assertion time setting for TSM_SPARE0_EN TX sequence.",
                "width": 8
              },
              "TSM_SPARE0_EN_TX_LO": {
                "bit": 8,
                "description": "Deassertion time setting for TSM_SPARE0_EN signal or group TX sequence.",
                "width": 8
              },
              "TSM_SPARE0_EN_RX_HI": {
                "bit": 16,
                "description": "Assertion time setting for TSM_SPARE0_EN signal or group RX sequence.",
                "width": 8
              },
              "TSM_SPARE0_EN_RX_LO": {
                "bit": 24,
                "description": "Deassertion time setting for TSM_SPARE0_EN signal or group RX sequence.",
                "width": 8
              }
            },
            "TSM_TIMING37": {
              "TSM_SPARE1_EN_TX_HI": {
                "bit": 0,
                "description": "Assertion time setting for TSM_SPARE1_EN TX sequence.",
                "width": 8
              },
              "TSM_SPARE1_EN_TX_LO": {
                "bit": 8,
                "description": "Deassertion time setting for TSM_SPARE1_EN signal or group TX sequence.",
                "width": 8
              },
              "TSM_SPARE1_EN_RX_HI": {
                "bit": 16,
                "description": "Assertion time setting for TSM_SPARE1_EN signal or group RX sequence.",
                "width": 8
              },
              "TSM_SPARE1_EN_RX_LO": {
                "bit": 24,
                "description": "Deassertion time setting for TSM_SPARE1_EN signal or group RX sequence.",
                "width": 8
              }
            },
            "TSM_TIMING38": {
              "TSM_SPARE2_EN_TX_HI": {
                "bit": 0,
                "description": "Assertion time setting for TSM_SPARE2_EN TX sequence.",
                "width": 8
              },
              "TSM_SPARE2_EN_TX_LO": {
                "bit": 8,
                "description": "Deassertion time setting for TSM_SPARE2_EN signal or group TX sequence.",
                "width": 8
              },
              "TSM_SPARE2_EN_RX_HI": {
                "bit": 16,
                "description": "Assertion time setting for TSM_SPARE2_EN signal or group RX sequence.",
                "width": 8
              },
              "TSM_SPARE2_EN_RX_LO": {
                "bit": 24,
                "description": "Deassertion time setting for TSM_SPARE2_EN signal or group RX sequence.",
                "width": 8
              }
            },
            "TSM_TIMING39": {
              "TSM_SPARE3_EN_TX_HI": {
                "bit": 0,
                "description": "Assertion time setting for TSM_SPARE3_EN TX sequence.",
                "width": 8
              },
              "TSM_SPARE3_EN_TX_LO": {
                "bit": 8,
                "description": "Deassertion time setting for TSM_SPARE3_EN signal or group TX sequence.",
                "width": 8
              },
              "TSM_SPARE3_EN_RX_HI": {
                "bit": 16,
                "description": "Assertion time setting for TSM_SPARE3_EN signal or group RX sequence.",
                "width": 8
              },
              "TSM_SPARE3_EN_RX_LO": {
                "bit": 24,
                "description": "Deassertion time setting for TSM_SPARE3_EN signal or group RX sequence.",
                "width": 8
              }
            },
            "TSM_TIMING40": {
              "GPIO0_TRIG_EN_TX_HI": {
                "bit": 0,
                "description": "Assertion time setting for GPIO0_TRIG_EN TX sequence.",
                "width": 8
              },
              "GPIO0_TRIG_EN_TX_LO": {
                "bit": 8,
                "description": "Deassertion time setting for GPIO0_TRIG_EN signal or group TX sequence.",
                "width": 8
              },
              "GPIO0_TRIG_EN_RX_HI": {
                "bit": 16,
                "description": "Assertion time setting for GPIO0_TRIG_EN signal or group RX sequence.",
                "width": 8
              },
              "GPIO0_TRIG_EN_RX_LO": {
                "bit": 24,
                "description": "Deassertion time setting for GPIO0_TRIG_EN signal or group RX sequence.",
                "width": 8
              }
            },
            "TSM_TIMING41": {
              "GPIO1_TRIG_EN_TX_HI": {
                "bit": 0,
                "description": "Assertion time setting for GPIO1_TRIG_EN TX sequence.",
                "width": 8
              },
              "GPIO1_TRIG_EN_TX_LO": {
                "bit": 8,
                "description": "Deassertion time setting for GPIO1_TRIG_EN signal or group TX sequence.",
                "width": 8
              },
              "GPIO1_TRIG_EN_RX_HI": {
                "bit": 16,
                "description": "Assertion time setting for GPIO1_TRIG_EN signal or group RX sequence.",
                "width": 8
              },
              "GPIO1_TRIG_EN_RX_LO": {
                "bit": 24,
                "description": "Deassertion time setting for GPIO1_TRIG_EN signal or group RX sequence.",
                "width": 8
              }
            },
            "TSM_TIMING42": {
              "GPIO2_TRIG_EN_TX_HI": {
                "bit": 0,
                "description": "Assertion time setting for GPIO2_TRIG_EN TX sequence.",
                "width": 8
              },
              "GPIO2_TRIG_EN_TX_LO": {
                "bit": 8,
                "description": "Deassertion time setting for GPIO2_TRIG_EN signal or group TX sequence.",
                "width": 8
              },
              "GPIO2_TRIG_EN_RX_HI": {
                "bit": 16,
                "description": "Assertion time setting for GPIO2_TRIG_EN signal or group RX sequence.",
                "width": 8
              },
              "GPIO2_TRIG_EN_RX_LO": {
                "bit": 24,
                "description": "Deassertion time setting for GPIO2_TRIG_EN signal or group RX sequence.",
                "width": 8
              }
            },
            "TSM_TIMING43": {
              "GPIO3_TRIG_EN_TX_HI": {
                "bit": 0,
                "description": "Assertion time setting for GPIO3_TRIG_EN TX sequence.",
                "width": 8
              },
              "GPIO3_TRIG_EN_TX_LO": {
                "bit": 8,
                "description": "Deassertion time setting for GPIO3_TRIG_EN signal or group TX sequence.",
                "width": 8
              },
              "GPIO3_TRIG_EN_RX_HI": {
                "bit": 16,
                "description": "Assertion time setting for GPIO3_TRIG_EN signal or group RX sequence.",
                "width": 8
              },
              "GPIO3_TRIG_EN_RX_LO": {
                "bit": 24,
                "description": "Deassertion time setting for GPIO3_TRIG_EN signal or group RX sequence.",
                "width": 8
              }
            },
            "CORR_CTRL": {
              "CORR_VT": {
                "bit": 0,
                "description": "CORR_VT",
                "width": 8
              },
              "CORR_NVAL": {
                "bit": 8,
                "description": "CORR_NVAL",
                "width": 3
              },
              "MAX_CORR_EN": {
                "bit": 11,
                "description": "MAX_CORR_EN"
              },
              "RX_MAX_CORR": {
                "bit": 16,
                "description": "RX_MAX_CORR",
                "width": 8
              },
              "RX_MAX_PREAMBLE": {
                "bit": 24,
                "description": "RX_MAX_PREAMBLE",
                "width": 8
              }
            },
            "PN_TYPE": {
              "PN_TYPE": {
                "bit": 0,
                "description": "PN_TYPE"
              },
              "TX_INV": {
                "bit": 1,
                "description": "TX_INV"
              }
            },
            "PN_CODE": {
              "PN_LSB": {
                "bit": 0,
                "description": "PN_LSB",
                "width": 16
              },
              "PN_MSB": {
                "bit": 16,
                "description": "PN_MSB",
                "width": 16
              }
            },
            "SYNC_CTRL": {
              "SYNC_PER": {
                "bit": 0,
                "description": "Symbol Sync Tracking Period",
                "width": 3
              },
              "TRACK_ENABLE": {
                "bit": 3,
                "description": "TRACK_ENABLE"
              }
            },
            "SNF_THR": {
              "SNF_THR": {
                "bit": 0,
                "description": "SNIFF Mode Threshold",
                "width": 8
              }
            },
            "FAD_THR": {
              "FAD_THR": {
                "bit": 0,
                "description": "FAD_THR",
                "width": 8
              }
            },
            "ZBDEM_AFC": {
              "AFC_EN": {
                "bit": 0,
                "description": "AFC_EN"
              },
              "DCD_EN": {
                "bit": 1,
                "description": "DCD Mode Enable"
              },
              "AFC_OUT": {
                "bit": 8,
                "description": "AFC_OUT",
                "width": 5
              }
            },
            "LPPS_CTRL": {
              "LPPS_ENABLE": {
                "bit": 0,
                "description": "LPPS Mode Enable"
              },
              "LPPS_QGEN25_ALLOW": {
                "bit": 1,
                "description": "LPPS_QGEN25_ALLOW"
              },
              "LPPS_ADC_ALLOW": {
                "bit": 2,
                "description": "LPPS_ADC_ALLOW"
              },
              "LPPS_ADC_CLK_ALLOW": {
                "bit": 3,
                "description": "LPPS_ADC_CLK_ALLOW"
              },
              "LPPS_ADC_I_Q_ALLOW": {
                "bit": 4,
                "description": "LPPS_ADC_I_Q_ALLOW"
              },
              "LPPS_ADC_DAC_ALLOW": {
                "bit": 5,
                "description": "LPPS_ADC_DAC_ALLOW"
              },
              "LPPS_BBF_ALLOW": {
                "bit": 6,
                "description": "LPPS_BBF_ALLOW"
              },
              "LPPS_TCA_ALLOW": {
                "bit": 7,
                "description": "LPPS_TCA_ALLOW"
              }
            },
            "ADC_CTRL": {
              "ADC_32MHZ_SEL": {
                "bit": 0,
                "description": "ADC 32MHZ Clock Select"
              },
              "ADC_2X_CLK_SEL": {
                "bit": 2,
                "description": "ADC_2X_CLK_SEL"
              },
              "ADC_DITHER_ON": {
                "bit": 9,
                "description": "ADC Dither On"
              },
              "ADC_TEST_ON": {
                "bit": 10,
                "description": "ADC Test On"
              },
              "ADC_COMP_ON": {
                "bit": 16,
                "description": "ADC Comparator Enable",
                "width": 16
              }
            },
            "ADC_TUNE": {
              "ADC_R1_TUNE": {
                "bit": 0,
                "description": "ADC_R1_TUNE",
                "width": 3
              },
              "ADC_R2_TUNE": {
                "bit": 4,
                "description": "ADC_R2_TUNE",
                "width": 3
              },
              "ADC_C1_TUNE": {
                "bit": 16,
                "description": "ADC_C1_TUNE",
                "width": 4
              },
              "ADC_C2_TUNE": {
                "bit": 20,
                "description": "ADC_C2_TUNE",
                "width": 4
              }
            },
            "ADC_ADJ": {
              "ADC_IB_OPAMP1_ADJ": {
                "bit": 0,
                "description": "ADC_IB_OPAMP1_ADJ",
                "width": 3
              },
              "ADC_IB_OPAMP2_ADJ": {
                "bit": 4,
                "description": "ADC_IB_OPAMP2_ADJ",
                "width": 3
              },
              "ADC_IB_DAC1_ADJ": {
                "bit": 12,
                "description": "ADC_IB_DAC1_ADJ",
                "width": 3
              },
              "ADC_IB_DAC2_ADJ": {
                "bit": 16,
                "description": "ADC_IB_DAC2_ADJ",
                "width": 3
              },
              "ADC_IB_FLSH_ADJ": {
                "bit": 24,
                "description": "ADC_IB_FLSH_ADJ",
                "width": 3
              },
              "ADC_FLSH_RES_ADJ": {
                "bit": 28,
                "description": "ADC_FLSH_RES_ADJ",
                "width": 3
              }
            },
            "ADC_REGS": {
              "ADC_ANA_REG_SUPPLY": {
                "bit": 0,
                "description": "ADC_ANA_REG_SUPPLY",
                "width": 4
              },
              "ADC_REG_DIG_SUPPLY": {
                "bit": 4,
                "description": "ADC_REG_DIG_SUPPLY",
                "width": 4
              },
              "ADC_ANA_REG_BYPASS_ON": {
                "bit": 8,
                "description": "ADC_ANA_REG_BYPASS_ON"
              },
              "ADC_DIG_REG_BYPASS_ON": {
                "bit": 9,
                "description": "ADC_DIG_REG_BYPASS_ON"
              },
              "ADC_VCMREF_BYPASS_ON": {
                "bit": 15,
                "description": "ADC_VCMREF_BYPASS_ON"
              },
              "ADC_INTERNAL_IREF_BYPASS_ON": {
                "bit": 17,
                "description": "ADC_INTERNAL_IREF_BYPASS_ON"
              }
            },
            "ADC_TRIMS": {
              "ADC_IREF_OPAMPS_RES_TRIM": {
                "bit": 0,
                "description": "ADC_IREF_OPAMPS_RES_TRIM",
                "width": 3
              },
              "ADC_IREF_FLSH_RES_TRIM": {
                "bit": 4,
                "description": "ADC_IREF_FLSH_RES_TRIM",
                "width": 3
              },
              "ADC_VCM_TRIM": {
                "bit": 8,
                "description": "ADC_VCM_TRIM",
                "width": 3
              }
            },
            "ADC_TEST_CTRL": {
              "ADC_ATST_SEL": {
                "bit": 0,
                "description": "ADC Analog Test Selection",
                "width": 5
              },
              "ADC_DIG_REG_ATST_SEL": {
                "bit": 8,
                "description": "ADC_DIG_REG_ATST_SEL",
                "width": 2
              },
              "ADC_ANA_REG_ATST_SEL": {
                "bit": 12,
                "description": "ADC_ANA_REG_ATST_SEL",
                "width": 2
              },
              "DCOC_ALPHA_RADIUS_GS_IDX": {
                "bit": 24,
                "description": "Alpha-R Scaling",
                "width": 3
              },
              "ADC_SPARE3": {
                "bit": 27,
                "description": "ADC_SPARE3"
              }
            },
            "BBF_CTRL": {
              "BBF_CAP_TUNE": {
                "bit": 0,
                "description": "BBF_CAP_TUNE",
                "width": 4
              },
              "BBF_RES_TUNE2": {
                "bit": 4,
                "description": "BBF_RES_TUNE2",
                "width": 4
              },
              "BBF_CUR_CNTL": {
                "bit": 8,
                "description": "BBF_CUR_CNTL"
              },
              "BBF_DCOC_ON": {
                "bit": 9,
                "description": "BBF_DCOC_ON"
              },
              "BBF_TMUX_ON": {
                "bit": 11,
                "description": "BBF_TMUX_ON"
              },
              "DCOC_ALPHAC_SCALE_GS_IDX": {
                "bit": 12,
                "description": "DCOC Alpha-C Scaling",
                "width": 2
              },
              "BBF_SPARE_3_2": {
                "bit": 14,
                "description": "BBF_SPARE_3_2",
                "width": 2
              }
            },
            "RX_ANA_CTRL": {
              "RX_ATST_SEL": {
                "bit": 0,
                "description": "RX_ATST_SEL",
                "width": 4
              },
              "IQMC_DC_GAIN_ADJ_EN": {
                "bit": 4,
                "description": "IQMC_DC_GAIN_ADJ_EN"
              },
              "LNM_SPARE_3_2_1": {
                "bit": 5,
                "description": "LNM_SPARE_3_2_1",
                "width": 3
              }
            },
            "XTAL_CTRL": {
              "XTAL_TRIM": {
                "bit": 0,
                "description": "XTAL Trim",
                "width": 8
              },
              "XTAL_GM": {
                "bit": 8,
                "description": "XTAL_GM",
                "width": 5
              },
              "XTAL_BYPASS": {
                "bit": 13,
                "description": "XTAL Bypass"
              },
              "XTAL_READY_COUNT_SEL": {
                "bit": 14,
                "description": "XTAL Ready Count Select",
                "width": 2
              },
              "XTAL_COMP_BIAS_LO": {
                "bit": 16,
                "description": "XTAL_COMP_BIAS (Low)",
                "width": 5
              },
              "XTAL_ALC_START_512U": {
                "bit": 22,
                "description": "XTAL_ALC_START_512U"
              },
              "XTAL_ALC_ON": {
                "bit": 23,
                "description": "XTAL_ALC_ON"
              },
              "XTAL_COMP_BIAS_HI": {
                "bit": 24,
                "description": "XTAL_COMP_BIAS (High)",
                "width": 5
              },
              "XTAL_READY": {
                "bit": 31,
                "description": "XTAL Ready Indicator"
              }
            },
            "XTAL_CTRL2": {
              "XTAL_REG_SUPPLY": {
                "bit": 0,
                "description": "XTAL_REG_SUPPLY",
                "width": 4
              },
              "XTAL_REG_BYPASS_ON": {
                "bit": 4,
                "description": "XTAL_REG_BYPASS_ON"
              },
              "XTAL_REG_ON_OVRD_ON": {
                "bit": 8,
                "description": "XTAL_REG_ON_OVRD_ON"
              },
              "XTAL_REG_ON_OVRD": {
                "bit": 9,
                "description": "XTAL_REG_ON_OVRD"
              },
              "XTAL_ON_OVRD_ON": {
                "bit": 10,
                "description": "XTAL_ON_OVRD_ON"
              },
              "XTAL_ON_OVRD": {
                "bit": 11,
                "description": "XTAL_ON_OVRD"
              },
              "XTAL_DIG_CLK_OUT_ON": {
                "bit": 12,
                "description": "XTAL_DIG_CLK_OUT_ON"
              },
              "XTAL_REG_ATST_SEL": {
                "bit": 16,
                "description": "XTAL_REG_ATST_SEL",
                "width": 2
              },
              "XTAL_ATST_SEL": {
                "bit": 24,
                "description": "XTAL_ATST_SEL",
                "width": 2
              },
              "XTAL_ATST_ON": {
                "bit": 26,
                "description": "XTAL_ATST_ON"
              },
              "XTAL_SPARE": {
                "bit": 28,
                "description": "XTAL_SPARE",
                "width": 4
              }
            },
            "BGAP_CTRL": {
              "BGAP_CURRENT_TRIM": {
                "bit": 0,
                "description": "BGAP_CURRENT_TRIM",
                "width": 4
              },
              "BGAP_VOLTAGE_TRIM": {
                "bit": 4,
                "description": "BGAP_VOLTAGE_TRIM",
                "width": 4
              },
              "BGAP_ATST_SEL": {
                "bit": 8,
                "description": "BGAP_ATST_SEL",
                "width": 4
              },
              "BGAP_ATST_ON": {
                "bit": 12,
                "description": "BGAP_ATST_ON"
              }
            },
            "PLL_CTRL": {
              "PLL_VCO_BIAS": {
                "bit": 0,
                "description": "PLL VCO Bias Control",
                "width": 3
              },
              "PLL_LFILT_CNTL": {
                "bit": 4,
                "description": "PLL Loop Filter Control",
                "width": 3
              },
              "PLL_REG_SUPPLY": {
                "bit": 8,
                "description": "PLL_REG_SUPPLY",
                "width": 4
              },
              "PLL_REG_BYPASS_ON": {
                "bit": 16,
                "description": "PLL_REG_BYPASS_ON"
              },
              "PLL_VCO_LDO_BYPASS": {
                "bit": 17,
                "description": "PLL_VCO_LDO_BYPASS"
              },
              "HPM_BIAS": {
                "bit": 24,
                "description": "HPM Array Bias",
                "width": 7
              },
              "PLL_VCO_SPARE7": {
                "bit": 31,
                "description": "PLL_VCO_SPARE7"
              }
            },
            "PLL_CTRL2": {
              "PLL_VCO_KV": {
                "bit": 0,
                "description": "PLL_VCO_KV",
                "width": 3
              },
              "PLL_KMOD_SLOPE": {
                "bit": 3,
                "description": "PLL_KMOD_SLOPE"
              },
              "PLL_VCO_REG_SUPPLY": {
                "bit": 4,
                "description": "PLL_VCO_REG_SUPPLY",
                "width": 2
              },
              "PLL_TMUX_ON": {
                "bit": 8,
                "description": "PLL_TMUX_ON"
              }
            },
            "PLL_TEST_CTRL": {
              "PLL_TMUX_SEL": {
                "bit": 0,
                "description": "PLL_TMUX_SEL",
                "width": 2
              },
              "PLL_VCO_REG_ATST": {
                "bit": 4,
                "description": "PLL_VCO_REG_ATST",
                "width": 2
              },
              "PLL_REG_ATST_SEL": {
                "bit": 8,
                "description": "PLL_REG_ATST_SEL",
                "width": 2
              },
              "PLL_VCO_TEST_CLK_MODE": {
                "bit": 12,
                "description": "PLL_VCO_TEST_CLK_MODE"
              },
              "PLL_FORCE_VTUNE_EXTERNALLY": {
                "bit": 13,
                "description": "PLL_FORCE_VTUNE_EXTERNALLY"
              },
              "PLL_RIPPLE_COUNTER_TEST_MODE": {
                "bit": 14,
                "description": "PLL_RIPPLE_COUNTER_TEST_MODE"
              }
            },
            "QGEN_CTRL": {
              "QGEN_REG_SUPPLY": {
                "bit": 0,
                "description": "QGEN_REG_SUPPLY",
                "width": 4
              },
              "QGEN_REG_ATST_SEL": {
                "bit": 4,
                "description": "QGEN_REG_ATST_SEL",
                "width": 4
              },
              "QGEN_REG_BYPASS_ON": {
                "bit": 8,
                "description": "QGEN_REG_BYPASS_ON"
              }
            },
            "TCA_CTRL": {
              "TCA_BIAS_CURR": {
                "bit": 0,
                "description": "TCA_BIAS_CURR",
                "width": 2
              },
              "TCA_LOW_PWR_ON": {
                "bit": 2,
                "description": "TCA_LOW_PWR_ON"
              },
              "TCA_TX_REG_BYPASS_ON": {
                "bit": 3,
                "description": "TCA_TX_REG_BYPASS_ON"
              },
              "TCA_TX_REG_SUPPLY": {
                "bit": 4,
                "description": "TCA_TX_REG_SUPPLY",
                "width": 4
              },
              "TCA_TX_REG_ATST_SEL": {
                "bit": 8,
                "description": "TCA_TX_REG_ATST_SEL",
                "width": 2
              }
            },
            "TZA_CTRL": {
              "TZA_CAP_TUNE": {
                "bit": 0,
                "description": "TZA_CAP_TUNE",
                "width": 4
              },
              "TZA_GAIN": {
                "bit": 4,
                "description": "TZA_GAIN"
              },
              "TZA_DCOC_ON": {
                "bit": 5,
                "description": "TZA_DCOC_ON"
              },
              "TZA_CUR_CNTL": {
                "bit": 6,
                "description": "TZA_CUR_CNTL",
                "width": 2
              },
              "TZA_SPARE": {
                "bit": 20,
                "description": "TZA_SPARE",
                "width": 4
              }
            },
            "TX_ANA_CTRL": {
              "HPM_CAL_ADJUST": {
                "bit": 0,
                "description": "HPM Cal Count Adjust",
                "width": 4
              }
            },
            "ANA_SPARE": {
              "IQMC_DC_GAIN_ADJ": {
                "bit": 0,
                "description": "IQ Mismatch Correction DC Gain Coeff",
                "width": 11
              },
              "DCOC_TRK_EST_GS_CNT": {
                "bit": 11,
                "description": "DCOC Tracking Estimator Gearshift Count",
                "width": 3
              },
              "HPM_LSB_INVERT": {
                "bit": 14,
                "description": "High port LSB array inversion control",
                "width": 2
              },
              "ANA_DTEST": {
                "bit": 16,
                "description": "ANA_DTEST",
                "width": 6
              }
            }
          }
        },
        "ZLL": {
          "instances": [
            {
              "name": "ZLL",
              "base": "0x4005D000"
            }
          ],
          "registers": {
            "IRQSTS": {
              "offset": "0x00",
              "size": 32,
              "description": "INTERRUPT REQUEST STATUS"
            },
            "PHY_CTRL": {
              "offset": "0x04",
              "size": 32,
              "description": "PHY CONTROL"
            },
            "EVENT_TMR": {
              "offset": "0x08",
              "size": 32,
              "description": "EVENT TIMER"
            },
            "TIMESTAMP": {
              "offset": "0x0C",
              "size": 32,
              "description": "TIMESTAMP"
            },
            "T1CMP": {
              "offset": "0x10",
              "size": 32,
              "description": "T1 COMPARE"
            },
            "T2CMP": {
              "offset": "0x14",
              "size": 32,
              "description": "T2 COMPARE"
            },
            "T2PRIMECMP": {
              "offset": "0x18",
              "size": 32,
              "description": "T2 PRIME COMPARE"
            },
            "T3CMP": {
              "offset": "0x1C",
              "size": 32,
              "description": "T3 COMPARE"
            },
            "T4CMP": {
              "offset": "0x20",
              "size": 32,
              "description": "T4 COMPARE"
            },
            "PA_PWR": {
              "offset": "0x24",
              "size": 32,
              "description": "PA POWER"
            },
            "CHANNEL_NUM0": {
              "offset": "0x28",
              "size": 32,
              "description": "CHANNEL NUMBER 0"
            },
            "LQI_AND_RSSI": {
              "offset": "0x2C",
              "size": 32,
              "description": "LQI AND RSSI"
            },
            "MACSHORTADDRS0": {
              "offset": "0x30",
              "size": 32,
              "description": "MAC SHORT ADDRESS 0"
            },
            "MACLONGADDRS0_LSB": {
              "offset": "0x34",
              "size": 32,
              "description": "MAC LONG ADDRESS 0 LSB"
            },
            "MACLONGADDRS0_MSB": {
              "offset": "0x38",
              "size": 32,
              "description": "MAC LONG ADDRESS 0 MSB"
            },
            "RX_FRAME_FILTER": {
              "offset": "0x3C",
              "size": 32,
              "description": "RECEIVE FRAME FILTER"
            },
            "CCA_LQI_CTRL": {
              "offset": "0x40",
              "size": 32,
              "description": "CCA AND LQI CONTROL"
            },
            "CCA2_CTRL": {
              "offset": "0x44",
              "size": 32,
              "description": "CCA2 CONTROL"
            },
            "FAD_CTRL": {
              "offset": "0x48",
              "size": 32,
              "description": "FAD CONTROL"
            },
            "SNF_CTRL": {
              "offset": "0x4C",
              "size": 32,
              "description": "SNF CONTROL"
            },
            "BSM_CTRL": {
              "offset": "0x50",
              "size": 32,
              "description": "BSM CONTROL"
            },
            "MACSHORTADDRS1": {
              "offset": "0x54",
              "size": 32,
              "description": "MAC SHORT ADDRESS 1"
            },
            "MACLONGADDRS1_LSB": {
              "offset": "0x58",
              "size": 32,
              "description": "MAC LONG ADDRESS 1 LSB"
            },
            "MACLONGADDRS1_MSB": {
              "offset": "0x5C",
              "size": 32,
              "description": "MAC LONG ADDRESS 1 MSB"
            },
            "DUAL_PAN_CTRL": {
              "offset": "0x60",
              "size": 32,
              "description": "DUAL PAN CONTROL"
            },
            "CHANNEL_NUM1": {
              "offset": "0x64",
              "size": 32,
              "description": "CHANNEL NUMBER 1"
            },
            "SAM_CTRL": {
              "offset": "0x68",
              "size": 32,
              "description": "SAM CONTROL"
            },
            "SAM_TABLE": {
              "offset": "0x6C",
              "size": 32,
              "description": "SOURCE ADDRESS MANAGEMENT TABLE"
            },
            "SAM_MATCH": {
              "offset": "0x70",
              "size": 32,
              "description": "SAM MATCH"
            },
            "SAM_FREE_IDX": {
              "offset": "0x74",
              "size": 32,
              "description": "SAM FREE INDEX"
            },
            "SEQ_CTRL_STS": {
              "offset": "0x78",
              "size": 32,
              "description": "SEQUENCE CONTROL AND STATUS"
            },
            "ACKDELAY": {
              "offset": "0x7C",
              "size": 32,
              "description": "ACK DELAY"
            },
            "FILTERFAIL_CODE": {
              "offset": "0x80",
              "size": 32,
              "description": "FILTER FAIL CODE"
            },
            "RX_WTR_MARK": {
              "offset": "0x84",
              "size": 32,
              "description": "RECEIVE WATER MARK"
            },
            "SLOT_PRELOAD": {
              "offset": "0x8C",
              "size": 32,
              "description": "SLOT PRELOAD"
            },
            "SEQ_STATE": {
              "offset": "0x90",
              "size": 32,
              "description": "ZIGBEE SEQUENCE STATE"
            },
            "TMR_PRESCALE": {
              "offset": "0x94",
              "size": 32,
              "description": "TIMER PRESCALER"
            },
            "LENIENCY_LSB": {
              "offset": "0x98",
              "size": 32,
              "description": "LENIENCY LSB"
            },
            "LENIENCY_MSB": {
              "offset": "0x9C",
              "size": 32,
              "description": "LENIENCY MSB"
            },
            "PART_ID": {
              "offset": "0xA0",
              "size": 32,
              "description": "PART ID"
            },
            "PKT_BUFFER%s": {
              "offset": "0x100",
              "size": 32,
              "description": "PACKET BUFFER"
            }
          },
          "bits": {
            "IRQSTS": {
              "SEQIRQ": {
                "bit": 0,
                "description": "Sequence-end Interrupt Status bit. A '1' indicates the completion of an autosequence. This interrupt will assert whenever the Sequence Manager transitions from non-idle to idle state, for any reason. This is write a '1' to clear bit."
              },
              "TXIRQ": {
                "bit": 1,
                "description": "Transmitter Interrupt Status bit. A '1' indicates the completion of a transmit operation. This is write a '1' to clear bit."
              },
              "RXIRQ": {
                "bit": 2,
                "description": "Receiver Interrupt Status bit. A '1' indicates the completion of a receive operation. This is write a '1' to clear bit."
              },
              "CCAIRQ": {
                "bit": 3,
                "description": "Clear Channel Assessment Interrupt Status bit. A '1' indicates completion of CCA operation. This is write '1' to clear bit."
              },
              "RXWTRMRKIRQ": {
                "bit": 4,
                "description": "Receiver Byte Count Water Mark Interrupt Status bit. A '1' indicates that the number of bytes specified in the RX_WTR_MARK register has been reached. This is write a '1' to clear bit."
              },
              "FILTERFAIL_IRQ": {
                "bit": 5,
                "description": "Receiver Packet Filter Fail Interrupt Status bit. A '1' indicates that the most-recently received packet has been rejected due to elements within the packet. This is write a '1' to clear bit. In Dual PAN mode, FILTERFAIL_IRQ applies to either or both networks, as follows: A: If PAN0 and PAN1 occupy different channels and CURRENT_NETWORK=0, FILTERFAIL_IRQ applies to PAN0. B: If PAN0 and PAN1 occupy different channels and CURRENT_NETWORK=1, FILTERFAIL_IRQ applies to PAN1. C: If PAN0 and PAN1 occupy the same channel, FILTERFAIL_IRQ is the logical 'AND' of the individual PANs' Filter Fail status."
              },
              "PLL_UNLOCK_IRQ": {
                "bit": 6,
                "description": "PLL Un-lock Interrupt Status bit. A '1' indicates an unlock event has occurred in the PLL. This is write a '1' to clear bit."
              },
              "RX_FRM_PEND": {
                "bit": 7,
                "description": "Status of the frame pending bit of the frame control field for the most-recently received packet. Read-only."
              },
              "PB_ERR_IRQ": {
                "bit": 9,
                "description": "Packet Buffer Underrun Error IRQ"
              },
              "TMRSTATUS": {
                "bit": 11,
                "description": "Composite TMR Status"
              },
              "PI": {
                "bit": 12,
                "description": "Poll Indication"
              },
              "SRCADDR": {
                "bit": 13,
                "description": "Source Address Match Status"
              },
              "CCA": {
                "bit": 14,
                "description": "CCA Status"
              },
              "CRCVALID": {
                "bit": 15,
                "description": "CRC Valid Status"
              },
              "TMR1IRQ": {
                "bit": 16,
                "description": "Timer 1 IRQ"
              },
              "TMR2IRQ": {
                "bit": 17,
                "description": "Timer 2 IRQ"
              },
              "TMR3IRQ": {
                "bit": 18,
                "description": "Timer 3 IRQ"
              },
              "TMR4IRQ": {
                "bit": 19,
                "description": "Timer 4 IRQ"
              },
              "TMR1MSK": {
                "bit": 20,
                "description": "Timer Comperator 1 Interrupt Mask bit"
              },
              "TMR2MSK": {
                "bit": 21,
                "description": "Timer Comperator 2 Interrupt Mask bit"
              },
              "TMR3MSK": {
                "bit": 22,
                "description": "Timer Comperator 3 Interrupt Mask bit"
              },
              "TMR4MSK": {
                "bit": 23,
                "description": "Timer Comperator 4 Interrupt Mask bit"
              },
              "RX_FRAME_LENGTH": {
                "bit": 24,
                "description": "Receive Frame Length",
                "width": 7
              }
            },
            "PHY_CTRL": {
              "XCVSEQ": {
                "bit": 0,
                "description": "Zigbee Transceiver Sequence Selector",
                "width": 3
              },
              "AUTOACK": {
                "bit": 3,
                "description": "Auto Acknowledge Enable"
              },
              "RXACKRQD": {
                "bit": 4,
                "description": "Receive Acknowledge Frame required"
              },
              "CCABFRTX": {
                "bit": 5,
                "description": "CCA Before TX"
              },
              "SLOTTED": {
                "bit": 6,
                "description": "Slotted Mode"
              },
              "TMRTRIGEN": {
                "bit": 7,
                "description": "Timer2 Trigger Enable"
              },
              "SEQMSK": {
                "bit": 8,
                "description": "Sequencer Interrupt Mask"
              },
              "TXMSK": {
                "bit": 9,
                "description": "TX Interrupt Mask"
              },
              "RXMSK": {
                "bit": 10,
                "description": "RX Interrupt Mask"
              },
              "CCAMSK": {
                "bit": 11,
                "description": "CCA Interrupt Mask"
              },
              "RX_WMRK_MSK": {
                "bit": 12,
                "description": "RX Watermark Interrupt Mask"
              },
              "FILTERFAIL_MSK": {
                "bit": 13,
                "description": "FilterFail Interrupt Mask"
              },
              "PLL_UNLOCK_MSK": {
                "bit": 14,
                "description": "PLL Unlock Interrupt Mask"
              },
              "CRC_MSK": {
                "bit": 15,
                "description": "CRC Mask"
              },
              "PB_ERR_MSK": {
                "bit": 17,
                "description": "Packet Buffer Error Interrupt Mask"
              },
              "TMR1CMP_EN": {
                "bit": 20,
                "description": "Timer 1 Compare Enable"
              },
              "TMR2CMP_EN": {
                "bit": 21,
                "description": "Timer 2 Compare Enable"
              },
              "TMR3CMP_EN": {
                "bit": 22,
                "description": "Timer 3 Compare Enable"
              },
              "TMR4CMP_EN": {
                "bit": 23,
                "description": "Timer 4 Compare Enable"
              },
              "TC2PRIME_EN": {
                "bit": 24,
                "description": "Timer 2 Prime Compare Enable"
              },
              "PROMISCUOUS": {
                "bit": 25,
                "description": "Promiscuous Mode Enable"
              },
              "TMRLOAD": {
                "bit": 26,
                "description": "Event Timer Load Enable"
              },
              "CCATYPE": {
                "bit": 27,
                "description": "Clear Channel Assessment Type",
                "width": 2
              },
              "PANCORDNTR0": {
                "bit": 29,
                "description": "Device is a PAN Coordinator on PAN0"
              },
              "TC3TMOUT": {
                "bit": 30,
                "description": "TMR3 Timeout Enable"
              },
              "TRCV_MSK": {
                "bit": 31,
                "description": "Transceiver Global Interrupt Mask"
              }
            },
            "EVENT_TMR": {
              "EVENT_TMR": {
                "bit": 0,
                "description": "Event Timer",
                "width": 24
              }
            },
            "TIMESTAMP": {
              "TIMESTAMP": {
                "bit": 0,
                "description": "Timestamp",
                "width": 24
              }
            },
            "T1CMP": {
              "T1CMP": {
                "bit": 0,
                "description": "TMR1 Compare Value",
                "width": 24
              }
            },
            "T2CMP": {
              "T2CMP": {
                "bit": 0,
                "description": "TMR2 Compare Value",
                "width": 24
              }
            },
            "T2PRIMECMP": {
              "T2PRIMECMP": {
                "bit": 0,
                "description": "TMR2 Prime Compare Value",
                "width": 16
              }
            },
            "T3CMP": {
              "T3CMP": {
                "bit": 0,
                "description": "TMR3 Compare Value",
                "width": 24
              }
            },
            "T4CMP": {
              "T4CMP": {
                "bit": 0,
                "description": "TMR4 Compare Value",
                "width": 24
              }
            },
            "PA_PWR": {
              "PA_PWR": {
                "bit": 0,
                "description": "PA Power",
                "width": 4
              }
            },
            "CHANNEL_NUM0": {
              "CHANNEL_NUM0": {
                "bit": 0,
                "description": "Channel Number for PAN0",
                "width": 7
              }
            },
            "LQI_AND_RSSI": {
              "LQI_VALUE": {
                "bit": 0,
                "description": "LQI Value",
                "width": 8
              },
              "RSSI": {
                "bit": 8,
                "description": "RSSI Value",
                "width": 8
              },
              "CCA1_ED_FNL": {
                "bit": 16,
                "description": "RSSI Value",
                "width": 8
              }
            },
            "MACSHORTADDRS0": {
              "MACPANID0": {
                "bit": 0,
                "description": "MAC PAN ID for PAN0",
                "width": 16
              },
              "MACSHORTADDRS0": {
                "bit": 16,
                "description": "MAC SHORT ADDRESS for PAN0",
                "width": 16
              }
            },
            "MACLONGADDRS0_LSB": {
              "MACLONGADDRS0_LSB": {
                "bit": 0,
                "description": "MAC LONG ADDRESS for PAN0 LSB",
                "width": 32
              }
            },
            "MACLONGADDRS0_MSB": {
              "MACLONGADDRS0_MSB": {
                "bit": 0,
                "description": "MAC LONG ADDRESS for PAN0 MSB",
                "width": 32
              }
            },
            "RX_FRAME_FILTER": {
              "BEACON_FT": {
                "bit": 0,
                "description": "Beacon Frame Type Enable"
              },
              "DATA_FT": {
                "bit": 1,
                "description": "Data Frame Type Enable"
              },
              "ACK_FT": {
                "bit": 2,
                "description": "Ack Frame Type Enable"
              },
              "CMD_FT": {
                "bit": 3,
                "description": "MAC Command Frame Type Enable"
              },
              "NS_FT": {
                "bit": 4,
                "description": "Not Specified Frame Type Enable"
              },
              "ACTIVE_PROMISCUOUS": {
                "bit": 5,
                "description": "Active Promiscuous"
              },
              "FRM_VER": {
                "bit": 6,
                "description": "Frame Version Selector",
                "width": 2
              }
            },
            "CCA_LQI_CTRL": {
              "CCA1_THRESH": {
                "bit": 0,
                "description": "CCA Mode 1 Threshold",
                "width": 8
              },
              "LQI_OFFSET_COMP": {
                "bit": 16,
                "description": "LQI Offset Compensation",
                "width": 8
              },
              "CCA3_AND_NOT_OR": {
                "bit": 27,
                "description": "CCA Mode 3 AND not OR"
              }
            },
            "CCA2_CTRL": {
              "CCA2_NUM_CORR_PEAKS": {
                "bit": 0,
                "description": "CCA Mode 2 Number of Correlation Peaks Detected",
                "width": 4
              },
              "CCA2_MIN_NUM_CORR_TH": {
                "bit": 4,
                "description": "CCA Mode 2 Threshold Number of Correlation Peaks",
                "width": 3
              },
              "CCA2_CORR_THRESH": {
                "bit": 8,
                "description": "CCA Mode 2 Correlation Threshold",
                "width": 8
              }
            },
            "FAD_CTRL": {
              "FAD_EN": {
                "bit": 0,
                "description": "FAD Enable"
              },
              "ANTX": {
                "bit": 1,
                "description": "Antenna Selection"
              },
              "FAD_NOT_GPIO": {
                "bit": 2,
                "description": "FAD/GPIO Selector"
              },
              "ANTX_EN": {
                "bit": 8,
                "description": "FAD Antenna Controls Enable",
                "width": 2
              },
              "ANTX_HZ": {
                "bit": 10,
                "description": "FAD PAD Tristate Control"
              },
              "ANTX_CTRLMODE": {
                "bit": 11,
                "description": "Antenna Diversity Control Mode"
              },
              "ANTX_POL": {
                "bit": 12,
                "description": "Antenna Diversity PAD Polarity",
                "width": 4
              }
            },
            "SNF_CTRL": {
              "SNF_EN": {
                "bit": 0,
                "description": "SNF Enable"
              }
            },
            "BSM_CTRL": {
              "BSM_EN": {
                "bit": 0,
                "description": "BSM Enable"
              }
            },
            "MACSHORTADDRS1": {
              "MACPANID1": {
                "bit": 0,
                "description": "MAC PAN ID for PAN1",
                "width": 16
              },
              "MACSHORTADDRS1": {
                "bit": 16,
                "description": "MAC SHORT ADDRESS for PAN1",
                "width": 16
              }
            },
            "MACLONGADDRS1_LSB": {
              "MACLONGADDRS1_LSB": {
                "bit": 0,
                "description": "MAC LONG ADDRESS for PAN1 LSB",
                "width": 32
              }
            },
            "MACLONGADDRS1_MSB": {
              "MACLONGADDRS1_MSB": {
                "bit": 0,
                "description": "MAC LONG ADDRESS for PAN1 MSB",
                "width": 32
              }
            },
            "DUAL_PAN_CTRL": {
              "ACTIVE_NETWORK": {
                "bit": 0,
                "description": "Active Network Selector"
              },
              "DUAL_PAN_AUTO": {
                "bit": 1,
                "description": "Activates automatic Dual PAN operating mode"
              },
              "PANCORDNTR1": {
                "bit": 2,
                "description": "Device is a PAN Coordinator on PAN1"
              },
              "CURRENT_NETWORK": {
                "bit": 3,
                "description": "Indicates which PAN is currently selected by hardware"
              },
              "ZB_DP_CHAN_OVRD_EN": {
                "bit": 4,
                "description": "Dual PAN Channel Override Enable"
              },
              "ZB_DP_CHAN_OVRD_SEL": {
                "bit": 5,
                "description": "Dual PAN Channel Override Selector"
              },
              "DUAL_PAN_DWELL": {
                "bit": 8,
                "description": "Dual PAN Channel Frequency Dwell Time",
                "width": 8
              },
              "DUAL_PAN_REMAIN": {
                "bit": 16,
                "description": "Time Remaining before next PAN switch in auto Dual PAN mode",
                "width": 6
              },
              "RECD_ON_PAN0": {
                "bit": 22,
                "description": "Last Packet was Received on PAN0"
              },
              "RECD_ON_PAN1": {
                "bit": 23,
                "description": "Last Packet was Received on PAN1"
              }
            },
            "CHANNEL_NUM1": {
              "CHANNEL_NUM1": {
                "bit": 0,
                "description": "Channel Number for PAN1",
                "width": 7
              }
            },
            "SAM_CTRL": {
              "SAP0_EN": {
                "bit": 0,
                "description": "Enables SAP0 Partition of the SAM Table"
              },
              "SAA0_EN": {
                "bit": 1,
                "description": "Enables SAA0 Partition of the SAM Table"
              },
              "SAP1_EN": {
                "bit": 2,
                "description": "Enables SAP1 Partition of the SAM Table"
              },
              "SAA1_EN": {
                "bit": 3,
                "description": "Enables SAA1 Partition of the SAM Table"
              },
              "SAA0_START": {
                "bit": 8,
                "description": "First Index of SAA0 partition",
                "width": 8
              },
              "SAP1_START": {
                "bit": 16,
                "description": "First Index of SAP1 partition",
                "width": 8
              },
              "SAA1_START": {
                "bit": 24,
                "description": "First Index of SAA1 partition",
                "width": 8
              }
            },
            "SAM_TABLE": {
              "SAM_INDEX": {
                "bit": 0,
                "description": "Contains the SAM table index to be enabled or invalidated",
                "width": 7
              },
              "SAM_INDEX_WR": {
                "bit": 7,
                "description": "Enables SAM Table Contents to be updated"
              },
              "SAM_CHECKSUM": {
                "bit": 8,
                "description": "Software-computed source address checksum, to be installed into a table index",
                "width": 16
              },
              "SAM_INDEX_INV": {
                "bit": 24,
                "description": "Invalidate the SAM table index selected by SAM_INDEX"
              },
              "SAM_INDEX_EN": {
                "bit": 25,
                "description": "Enable the SAM table index selected by SAM_INDEX"
              },
              "ACK_FRM_PND": {
                "bit": 26,
                "description": "Software-override value for the state of the AutoTxAck FramePending field"
              },
              "ACK_FRM_PND_CTRL": {
                "bit": 27,
                "description": "Software-override control for the state of the AutoTxAck FramePending field"
              },
              "FIND_FREE_IDX": {
                "bit": 28,
                "description": "Find First Free Index"
              },
              "INVALIDATE_ALL": {
                "bit": 29,
                "description": "Invalidated Entire SAM Table"
              },
              "SAM_BUSY": {
                "bit": 31,
                "description": "SAM Table Update Status Bit"
              }
            },
            "SAM_MATCH": {
              "SAP0_MATCH": {
                "bit": 0,
                "description": "Index in the SAP0 Partition of the SAM Table corresponding to the first checksum match",
                "width": 7
              },
              "SAP0_ADDR_PRESENT": {
                "bit": 7,
                "description": "A Checksum Match is Present in the SAP0 Partition of the SAM Table"
              },
              "SAA0_MATCH": {
                "bit": 8,
                "description": "Index in the SAA0 Partition of the SAM Table corresponding to the first checksum match",
                "width": 7
              },
              "SAA0_ADDR_ABSENT": {
                "bit": 15,
                "description": "A Checksum Match is Absent in the SAA0 Partition of the SAM Table"
              },
              "SAP1_MATCH": {
                "bit": 16,
                "description": "Index in the SAP1 Partition of the SAM Table corresponding to the first checksum match",
                "width": 7
              },
              "SAP1_ADDR_PRESENT": {
                "bit": 23,
                "description": "A Checksum Match is Present in the SAP1 Partition of the SAM Table"
              },
              "SAA1_MATCH": {
                "bit": 24,
                "description": "Index in the SAA1 Partition of the SAM Table corresponding to the first checksum match",
                "width": 7
              },
              "SAA1_ADDR_ABSENT": {
                "bit": 31,
                "description": "A Checksum Match is Absent in the SAP1 Partition of the SAM Table"
              }
            },
            "SAM_FREE_IDX": {
              "SAP0_1ST_FREE_IDX": {
                "bit": 0,
                "description": "First non-enabled (invalid) index in the SAP0 partition",
                "width": 8
              },
              "SAA0_1ST_FREE_IDX": {
                "bit": 8,
                "description": "First non-enabled (invalid) index in the SAA0 partition",
                "width": 8
              },
              "SAP1_1ST_FREE_IDX": {
                "bit": 16,
                "description": "First non-enabled (invalid) index in the SAP1 partition",
                "width": 8
              },
              "SAA1_1ST_FREE_IDX": {
                "bit": 24,
                "description": "First non-enabled (invalid) index in the SAA1 partition",
                "width": 8
              }
            },
            "SEQ_CTRL_STS": {
              "CLR_NEW_SEQ_INHIBIT": {
                "bit": 2,
                "description": "Overrides the automatic hardware locking of the programmed XCVSEQ while an autosequence is underway"
              },
              "EVENT_TMR_DO_NOT_LATCH": {
                "bit": 3,
                "description": "Overrides the automatic hardware latching of the Event Timer"
              },
              "LATCH_PREAMBLE": {
                "bit": 4,
                "description": "Stickiness Control for Preamble Detection"
              },
              "NO_RX_RECYCLE": {
                "bit": 5,
                "description": "Disable Automatic RX Sequence Recycling"
              },
              "FORCE_CRC_ERROR": {
                "bit": 6,
                "description": "Induce a CRC Error in Transmitted Packets"
              },
              "CONTINUOUS_EN": {
                "bit": 7,
                "description": "Enable Continuous TX or RX Mode"
              },
              "XCVSEQ_ACTUAL": {
                "bit": 8,
                "description": "Reflects the programmed sequence that has been recognized by the ZSM Sequence Manager",
                "width": 3
              },
              "SEQ_IDLE": {
                "bit": 11,
                "description": "ZSM Sequence Idle Indicator"
              },
              "NEW_SEQ_INHIBIT": {
                "bit": 12,
                "description": "New Sequence Inhibit"
              },
              "RX_TIMEOUT_PENDING": {
                "bit": 13,
                "description": "Indicates a TMR3 RX Timeout is Pending"
              },
              "RX_MODE": {
                "bit": 14,
                "description": "RX Operation in Progress"
              },
              "TMR2_SEQ_TRIG_ARMED": {
                "bit": 15,
                "description": "indicates that TMR2 has been programmed and is armed to trigger a new autosequence"
              },
              "SEQ_T_STATUS": {
                "bit": 16,
                "description": "Status of the just-completed or ongoing Sequence T or Sequence TR",
                "width": 6
              },
              "SW_ABORTED": {
                "bit": 24,
                "description": "Autosequence has terminated due to a Software abort."
              },
              "TC3_ABORTED": {
                "bit": 25,
                "description": "Autosequence has terminated due to an TMR3 timeout"
              },
              "PLL_ABORTED": {
                "bit": 26,
                "description": "Autosequence has terminated due to an PLL unlock event"
              }
            },
            "ACKDELAY": {
              "ACKDELAY": {
                "bit": 0,
                "description": "Provides a fine-tune adjustment of the time delay between Rx warmdown and the beginning of Tx warmup for an autoTxAck packet",
                "width": 6
              },
              "TXDELAY": {
                "bit": 8,
                "description": "Provides a fine-tune adjustment of the time delay between post-CCA Rx warm-down and the beginning of Tx warm-up",
                "width": 6
              }
            },
            "FILTERFAIL_CODE": {
              "FILTERFAIL_CODE": {
                "bit": 0,
                "description": "Filter Fail Code",
                "width": 10
              },
              "FILTERFAIL_PAN_SEL": {
                "bit": 15,
                "description": "PAN Selector for Filter Fail Code"
              }
            },
            "RX_WTR_MARK": {
              "RX_WTR_MARK": {
                "bit": 0,
                "description": "Receive byte count needed to trigger a RXWTRMRKIRQ interrupt",
                "width": 8
              }
            },
            "SLOT_PRELOAD": {
              "SLOT_PRELOAD": {
                "bit": 0,
                "description": "Slotted Mode Preload",
                "width": 8
              }
            },
            "SEQ_STATE": {
              "SEQ_STATE": {
                "bit": 0,
                "description": "ZSM Sequence State",
                "width": 5
              },
              "PREAMBLE_DET": {
                "bit": 8,
                "description": "Preamble Detected"
              },
              "SFD_DET": {
                "bit": 9,
                "description": "SFD Detected"
              },
              "FILTERFAIL_FLAG_SEL": {
                "bit": 10,
                "description": "Consolidated Filter Fail Flag"
              },
              "CRCVALID": {
                "bit": 11,
                "description": "CRC Valid Indicator"
              },
              "PLL_ABORT": {
                "bit": 12,
                "description": "Raw PLL Abort Signal"
              },
              "PLL_ABORTED": {
                "bit": 13,
                "description": "Autosequence has terminated due to an PLL unlock event"
              },
              "RX_BYTE_COUNT": {
                "bit": 16,
                "description": "Realtime Received Byte Count",
                "width": 8
              },
              "CCCA_BUSY_CNT": {
                "bit": 24,
                "description": "Number of CCA Measurements resulting in Busy Channel",
                "width": 6
              }
            },
            "TMR_PRESCALE": {
              "TMR_PRESCALE": {
                "bit": 0,
                "description": "Timer Prescaler",
                "width": 3
              }
            },
            "LENIENCY_LSB": {
              "LENIENCY_REGISTER": {
                "bit": 0,
                "description": "Leniency Register, bits [31:0]",
                "width": 32
              }
            },
            "LENIENCY_MSB": {
              "LENIENCY_REGISTER": {
                "bit": 0,
                "description": "Leniency Register, bits [39:32]",
                "width": 8
              }
            },
            "PART_ID": {
              "PART_ID": {
                "bit": 0,
                "description": "Zigbee Part ID",
                "width": 8
              }
            },
            "PKT_BUFFER%s": {
              "PKT_BUFFER": {
                "bit": 0,
                "description": "Packet Buffer Entry",
                "width": 32
              }
            }
          }
        },
        "CMT": {
          "instances": [
            {
              "name": "CMT",
              "base": "0x40062000",
              "irq": 14
            }
          ],
          "registers": {
            "CGH1": {
              "offset": "0x00",
              "size": 8,
              "description": "CMT Carrier Generator High Data Register 1"
            },
            "CGL1": {
              "offset": "0x01",
              "size": 8,
              "description": "CMT Carrier Generator Low Data Register 1"
            },
            "CGH2": {
              "offset": "0x02",
              "size": 8,
              "description": "CMT Carrier Generator High Data Register 2"
            },
            "CGL2": {
              "offset": "0x03",
              "size": 8,
              "description": "CMT Carrier Generator Low Data Register 2"
            },
            "OC": {
              "offset": "0x04",
              "size": 8,
              "description": "CMT Output Control Register"
            },
            "MSC": {
              "offset": "0x05",
              "size": 8,
              "description": "CMT Modulator Status and Control Register"
            },
            "CMD1": {
              "offset": "0x06",
              "size": 8,
              "description": "CMT Modulator Data Register Mark High"
            },
            "CMD2": {
              "offset": "0x07",
              "size": 8,
              "description": "CMT Modulator Data Register Mark Low"
            },
            "CMD3": {
              "offset": "0x08",
              "size": 8,
              "description": "CMT Modulator Data Register Space High"
            },
            "CMD4": {
              "offset": "0x09",
              "size": 8,
              "description": "CMT Modulator Data Register Space Low"
            },
            "PPS": {
              "offset": "0x0A",
              "size": 8,
              "description": "CMT Primary Prescaler Register"
            },
            "DMA": {
              "offset": "0x0B",
              "size": 8,
              "description": "CMT Direct Memory Access Register"
            }
          },
          "bits": {
            "CGH1": {
              "PH": {
                "bit": 0,
                "description": "Primary Carrier High Time Data Value",
                "width": 8
              }
            },
            "CGL1": {
              "PL": {
                "bit": 0,
                "description": "Primary Carrier Low Time Data Value",
                "width": 8
              }
            },
            "CGH2": {
              "SH": {
                "bit": 0,
                "description": "Secondary Carrier High Time Data Value",
                "width": 8
              }
            },
            "CGL2": {
              "SL": {
                "bit": 0,
                "description": "Secondary Carrier Low Time Data Value",
                "width": 8
              }
            },
            "OC": {
              "IROPEN": {
                "bit": 5,
                "description": "IRO Pin Enable"
              },
              "CMTPOL": {
                "bit": 6,
                "description": "CMT Output Polarity"
              },
              "IROL": {
                "bit": 7,
                "description": "IRO Latch Control"
              }
            },
            "MSC": {
              "MCGEN": {
                "bit": 0,
                "description": "Modulator and Carrier Generator Enable"
              },
              "EOCIE": {
                "bit": 1,
                "description": "End of Cycle Interrupt Enable"
              },
              "FSK": {
                "bit": 2,
                "description": "FSK Mode Select"
              },
              "BASE": {
                "bit": 3,
                "description": "Baseband Enable"
              },
              "EXSPC": {
                "bit": 4,
                "description": "Extended Space Enable"
              },
              "CMTDIV": {
                "bit": 5,
                "description": "CMT Clock Divide Prescaler",
                "width": 2
              },
              "EOCF": {
                "bit": 7,
                "description": "End Of Cycle Status Flag"
              }
            },
            "CMD1": {
              "MB": {
                "bit": 0,
                "description": "MB[15:8]",
                "width": 8
              }
            },
            "CMD2": {
              "MB": {
                "bit": 0,
                "description": "MB[7:0]",
                "width": 8
              }
            },
            "CMD3": {
              "SB": {
                "bit": 0,
                "description": "SB[15:8]",
                "width": 8
              }
            },
            "CMD4": {
              "SB": {
                "bit": 0,
                "description": "SB[7:0]",
                "width": 8
              }
            },
            "PPS": {
              "PPSDIV": {
                "bit": 0,
                "description": "Primary Prescaler Divider",
                "width": 4
              }
            },
            "DMA": {
              "DMA": {
                "bit": 0,
                "description": "DMA Enable"
              }
            }
          }
        },
        "RCC": {
          "instances": [
            {
              "name": "MCG",
              "base": "0x40064000",
              "irq": 27
            }
          ],
          "registers": {
            "C1": {
              "offset": "0x00",
              "size": 8,
              "description": "MCG Control 1 Register"
            },
            "C2": {
              "offset": "0x01",
              "size": 8,
              "description": "MCG Control 2 Register"
            },
            "C3": {
              "offset": "0x02",
              "size": 8,
              "description": "MCG Control 3 Register"
            },
            "C4": {
              "offset": "0x03",
              "size": 8,
              "description": "MCG Control 4 Register"
            },
            "C5": {
              "offset": "0x04",
              "size": 8,
              "description": "MCG Control 5 Register"
            },
            "C6": {
              "offset": "0x05",
              "size": 8,
              "description": "MCG Control 6 Register"
            },
            "S": {
              "offset": "0x06",
              "size": 8,
              "description": "MCG Status Register"
            },
            "SC": {
              "offset": "0x08",
              "size": 8,
              "description": "MCG Status and Control Register"
            },
            "ATCVH": {
              "offset": "0x0A",
              "size": 8,
              "description": "MCG Auto Trim Compare Value High Register"
            },
            "ATCVL": {
              "offset": "0x0B",
              "size": 8,
              "description": "MCG Auto Trim Compare Value Low Register"
            },
            "C7": {
              "offset": "0x0C",
              "size": 8,
              "description": "MCG Control 7 Register"
            },
            "C8": {
              "offset": "0x0D",
              "size": 8,
              "description": "MCG Control 8 Register"
            }
          },
          "bits": {
            "C1": {
              "IREFSTEN": {
                "bit": 0,
                "description": "Internal Reference Stop Enable"
              },
              "IRCLKEN": {
                "bit": 1,
                "description": "Internal Reference Clock Enable"
              },
              "IREFS": {
                "bit": 2,
                "description": "Internal Reference Select"
              },
              "FRDIV": {
                "bit": 3,
                "description": "FLL External Reference Divider",
                "width": 3
              },
              "CLKS": {
                "bit": 6,
                "description": "Clock Source Select",
                "width": 2
              }
            },
            "C2": {
              "IRCS": {
                "bit": 0,
                "description": "Internal Reference Clock Select"
              },
              "LP": {
                "bit": 1,
                "description": "Low Power Select"
              },
              "EREFS": {
                "bit": 2,
                "description": "External Reference Select"
              },
              "HGO": {
                "bit": 3,
                "description": "High Gain Oscillator Select"
              },
              "RANGE": {
                "bit": 4,
                "description": "Frequency Range Select",
                "width": 2
              },
              "FCFTRIM": {
                "bit": 6,
                "description": "Fast Internal Reference Clock Fine Trim"
              },
              "LOCRE0": {
                "bit": 7,
                "description": "Loss of Clock Reset Enable"
              }
            },
            "C3": {
              "SCTRIM": {
                "bit": 0,
                "description": "Slow Internal Reference Clock Trim Setting",
                "width": 8
              }
            },
            "C4": {
              "SCFTRIM": {
                "bit": 0,
                "description": "Slow Internal Reference Clock Fine Trim"
              },
              "FCTRIM": {
                "bit": 1,
                "description": "Fast Internal Reference Clock Trim Setting",
                "width": 4
              },
              "DRST_DRS": {
                "bit": 5,
                "description": "DCO Range Select",
                "width": 2
              },
              "DMX32": {
                "bit": 7,
                "description": "DCO Maximum Frequency with 32.768 kHz Reference"
              }
            },
            "C6": {
              "CME0": {
                "bit": 5,
                "description": "Clock Monitor Enable"
              }
            },
            "S": {
              "IRCST": {
                "bit": 0,
                "description": "Internal Reference Clock Status"
              },
              "OSCINIT0": {
                "bit": 1,
                "description": "OSC Initialization"
              },
              "CLKST": {
                "bit": 2,
                "description": "Clock Mode Status",
                "width": 2
              },
              "IREFST": {
                "bit": 4,
                "description": "Internal Reference Status"
              }
            },
            "SC": {
              "LOCS0": {
                "bit": 0,
                "description": "OSC0 Loss of Clock Status"
              },
              "FCRDIV": {
                "bit": 1,
                "description": "Fast Clock Internal Reference Divider",
                "width": 3
              },
              "FLTPRSRV": {
                "bit": 4,
                "description": "FLL Filter Preserve Enable"
              },
              "ATMF": {
                "bit": 5,
                "description": "Automatic Trim Machine Fail Flag"
              },
              "ATMS": {
                "bit": 6,
                "description": "Automatic Trim Machine Select"
              },
              "ATME": {
                "bit": 7,
                "description": "Automatic Trim Machine Enable"
              }
            },
            "ATCVH": {
              "ATCVH": {
                "bit": 0,
                "description": "ATM Compare Value High",
                "width": 8
              }
            },
            "ATCVL": {
              "ATCVL": {
                "bit": 0,
                "description": "ATM Compare Value Low",
                "width": 8
              }
            },
            "C7": {
              "OSCSEL": {
                "bit": 0,
                "description": "MCG OSC Clock Select"
              }
            },
            "C8": {
              "LOCS1": {
                "bit": 0,
                "description": "RTC Loss of Clock Status"
              },
              "CME1": {
                "bit": 5,
                "description": "Clock Monitor Enable1"
              },
              "LOCRE1": {
                "bit": 7,
                "description": "Loss of Clock Reset Enable"
              }
            }
          }
        },
        "I2C": {
          "instances": [
            {
              "name": "I2C0",
              "base": "0x40066000",
              "irq": 8
            },
            {
              "name": "I2C1",
              "base": "0x40067000",
              "irq": 9
            }
          ],
          "registers": {
            "A1": {
              "offset": "0x00",
              "size": 8,
              "description": "I2C Address Register 1"
            },
            "F": {
              "offset": "0x01",
              "size": 8,
              "description": "I2C Frequency Divider register"
            },
            "C1": {
              "offset": "0x02",
              "size": 8,
              "description": "I2C Control Register 1"
            },
            "S": {
              "offset": "0x03",
              "size": 8,
              "description": "I2C Status register"
            },
            "D": {
              "offset": "0x04",
              "size": 8,
              "description": "I2C Data I/O register"
            },
            "C2": {
              "offset": "0x05",
              "size": 8,
              "description": "I2C Control Register 2"
            },
            "FLT": {
              "offset": "0x06",
              "size": 8,
              "description": "I2C Programmable Input Glitch Filter Register"
            },
            "RA": {
              "offset": "0x07",
              "size": 8,
              "description": "I2C Range Address register"
            },
            "SMB": {
              "offset": "0x08",
              "size": 8,
              "description": "I2C SMBus Control and Status register"
            },
            "A2": {
              "offset": "0x09",
              "size": 8,
              "description": "I2C Address Register 2"
            },
            "SLTH": {
              "offset": "0x0A",
              "size": 8,
              "description": "I2C SCL Low Timeout Register High"
            },
            "SLTL": {
              "offset": "0x0B",
              "size": 8,
              "description": "I2C SCL Low Timeout Register Low"
            },
            "S2": {
              "offset": "0x0C",
              "size": 8,
              "description": "I2C Status register 2"
            }
          },
          "bits": {
            "A1": {
              "AD": {
                "bit": 1,
                "description": "Address",
                "width": 7
              }
            },
            "F": {
              "ICR": {
                "bit": 0,
                "description": "ClockRate",
                "width": 6
              },
              "MULT": {
                "bit": 6,
                "description": "Multiplier Factor",
                "width": 2
              }
            },
            "C1": {
              "DMAEN": {
                "bit": 0,
                "description": "DMA Enable"
              },
              "WUEN": {
                "bit": 1,
                "description": "Wakeup Enable"
              },
              "RSTA": {
                "bit": 2,
                "description": "Repeat START"
              },
              "TXAK": {
                "bit": 3,
                "description": "Transmit Acknowledge Enable"
              },
              "TX": {
                "bit": 4,
                "description": "Transmit Mode Select"
              },
              "MST": {
                "bit": 5,
                "description": "Master Mode Select"
              },
              "IICIE": {
                "bit": 6,
                "description": "I2C Interrupt Enable"
              },
              "IICEN": {
                "bit": 7,
                "description": "I2C Enable"
              }
            },
            "S": {
              "RXAK": {
                "bit": 0,
                "description": "Receive Acknowledge"
              },
              "IICIF": {
                "bit": 1,
                "description": "Interrupt Flag"
              },
              "SRW": {
                "bit": 2,
                "description": "Slave Read/Write"
              },
              "RAM": {
                "bit": 3,
                "description": "Range Address Match"
              },
              "ARBL": {
                "bit": 4,
                "description": "Arbitration Lost"
              },
              "BUSY": {
                "bit": 5,
                "description": "Bus Busy"
              },
              "IAAS": {
                "bit": 6,
                "description": "Addressed As A Slave"
              },
              "TCF": {
                "bit": 7,
                "description": "Transfer Complete Flag"
              }
            },
            "D": {
              "DATA": {
                "bit": 0,
                "description": "Data",
                "width": 8
              }
            },
            "C2": {
              "AD": {
                "bit": 0,
                "description": "Slave Address",
                "width": 3
              },
              "RMEN": {
                "bit": 3,
                "description": "Range Address Matching Enable"
              },
              "SBRC": {
                "bit": 4,
                "description": "Slave Baud Rate Control"
              },
              "HDRS": {
                "bit": 5,
                "description": "High Drive Select"
              },
              "ADEXT": {
                "bit": 6,
                "description": "Address Extension"
              },
              "GCAEN": {
                "bit": 7,
                "description": "General Call Address Enable"
              }
            },
            "FLT": {
              "FLT": {
                "bit": 0,
                "description": "I2C Programmable Filter Factor",
                "width": 4
              },
              "STARTF": {
                "bit": 4,
                "description": "I2C Bus Start Detect Flag"
              },
              "SSIE": {
                "bit": 5,
                "description": "I2C Bus Stop or Start Interrupt Enable"
              },
              "STOPF": {
                "bit": 6,
                "description": "I2C Bus Stop Detect Flag"
              },
              "SHEN": {
                "bit": 7,
                "description": "Stop Hold Enable"
              }
            },
            "RA": {
              "RAD": {
                "bit": 1,
                "description": "Range Slave Address",
                "width": 7
              }
            },
            "SMB": {
              "SHTF2IE": {
                "bit": 0,
                "description": "SHTF2 Interrupt Enable"
              },
              "SHTF2": {
                "bit": 1,
                "description": "SCL High Timeout Flag 2"
              },
              "SHTF1": {
                "bit": 2,
                "description": "SCL High Timeout Flag 1"
              },
              "SLTF": {
                "bit": 3,
                "description": "SCL Low Timeout Flag"
              },
              "TCKSEL": {
                "bit": 4,
                "description": "Timeout Counter Clock Select"
              },
              "SIICAEN": {
                "bit": 5,
                "description": "Second I2C Address Enable"
              },
              "ALERTEN": {
                "bit": 6,
                "description": "SMBus Alert Response Address Enable"
              },
              "FACK": {
                "bit": 7,
                "description": "Fast NACK/ACK Enable"
              }
            },
            "A2": {
              "SAD": {
                "bit": 1,
                "description": "SMBus Address",
                "width": 7
              }
            },
            "SLTH": {
              "SSLT": {
                "bit": 0,
                "description": "SSLT[15:8]",
                "width": 8
              }
            },
            "SLTL": {
              "SSLT": {
                "bit": 0,
                "description": "SSLT[7:0]",
                "width": 8
              }
            },
            "S2": {
              "EMPTY": {
                "bit": 0,
                "description": "Empty flag"
              },
              "ERROR": {
                "bit": 1,
                "description": "Error flag"
              },
              "DFEN": {
                "bit": 2,
                "description": "Double Buffer Enable"
              }
            }
          }
        },
        "CMP0": {
          "instances": [
            {
              "name": "CMP0",
              "base": "0x40073000",
              "irq": 16
            }
          ],
          "registers": {
            "CR0": {
              "offset": "0x00",
              "size": 8,
              "description": "CMP Control Register 0"
            },
            "CR1": {
              "offset": "0x01",
              "size": 8,
              "description": "CMP Control Register 1"
            },
            "FPR": {
              "offset": "0x02",
              "size": 8,
              "description": "CMP Filter Period Register"
            },
            "SCR": {
              "offset": "0x03",
              "size": 8,
              "description": "CMP Status and Control Register"
            },
            "DACCR": {
              "offset": "0x04",
              "size": 8,
              "description": "DAC Control Register"
            },
            "MUXCR": {
              "offset": "0x05",
              "size": 8,
              "description": "MUX Control Register"
            }
          },
          "bits": {
            "CR0": {
              "HYSTCTR": {
                "bit": 0,
                "description": "Comparator hard block hysteresis control",
                "width": 2
              },
              "FILTER_CNT": {
                "bit": 4,
                "description": "Filter Sample Count",
                "width": 3
              }
            },
            "CR1": {
              "EN": {
                "bit": 0,
                "description": "Comparator Module Enable"
              },
              "OPE": {
                "bit": 1,
                "description": "Comparator Output Pin Enable"
              },
              "COS": {
                "bit": 2,
                "description": "Comparator Output Select"
              },
              "INV": {
                "bit": 3,
                "description": "Comparator INVERT"
              },
              "PMODE": {
                "bit": 4,
                "description": "Power Mode Select"
              },
              "TRIGM": {
                "bit": 5,
                "description": "Trigger Mode Enable"
              },
              "WE": {
                "bit": 6,
                "description": "Windowing Enable"
              },
              "SE": {
                "bit": 7,
                "description": "Sample Enable"
              }
            },
            "FPR": {
              "FILT_PER": {
                "bit": 0,
                "description": "Filter Sample Period",
                "width": 8
              }
            },
            "SCR": {
              "COUT": {
                "bit": 0,
                "description": "Analog Comparator Output"
              },
              "CFF": {
                "bit": 1,
                "description": "Analog Comparator Flag Falling"
              },
              "CFR": {
                "bit": 2,
                "description": "Analog Comparator Flag Rising"
              },
              "IEF": {
                "bit": 3,
                "description": "Comparator Interrupt Enable Falling"
              },
              "IER": {
                "bit": 4,
                "description": "Comparator Interrupt Enable Rising"
              },
              "DMAEN": {
                "bit": 6,
                "description": "DMA Enable Control"
              }
            },
            "DACCR": {
              "VOSEL": {
                "bit": 0,
                "description": "DAC Output Voltage Select",
                "width": 6
              },
              "VRSEL": {
                "bit": 6,
                "description": "Supply Voltage Reference Source Select"
              },
              "DACEN": {
                "bit": 7,
                "description": "DAC Enable"
              }
            },
            "MUXCR": {
              "MSEL": {
                "bit": 0,
                "description": "Minus Input Mux Control",
                "width": 3
              },
              "PSEL": {
                "bit": 3,
                "description": "Plus Input Mux Control",
                "width": 3
              },
              "PSTM": {
                "bit": 7,
                "description": "Pass Through Mode Enable"
              }
            }
          }
        },
        "LLWU": {
          "instances": [
            {
              "name": "LLWU",
              "base": "0x4007C000",
              "irq": 7
            }
          ],
          "registers": {
            "PE1": {
              "offset": "0x00",
              "size": 8,
              "description": "LLWU Pin Enable 1 register"
            },
            "PE2": {
              "offset": "0x01",
              "size": 8,
              "description": "LLWU Pin Enable 2 register"
            },
            "PE3": {
              "offset": "0x02",
              "size": 8,
              "description": "LLWU Pin Enable 3 register"
            },
            "PE4": {
              "offset": "0x03",
              "size": 8,
              "description": "LLWU Pin Enable 4 register"
            },
            "ME": {
              "offset": "0x04",
              "size": 8,
              "description": "LLWU Module Enable register"
            },
            "F1": {
              "offset": "0x05",
              "size": 8,
              "description": "LLWU Flag 1 register"
            },
            "F2": {
              "offset": "0x06",
              "size": 8,
              "description": "LLWU Flag 2 register"
            },
            "F3": {
              "offset": "0x07",
              "size": 8,
              "description": "LLWU Flag 3 register"
            },
            "FILT1": {
              "offset": "0x08",
              "size": 8,
              "description": "LLWU Pin Filter 1 register"
            },
            "FILT2": {
              "offset": "0x09",
              "size": 8,
              "description": "LLWU Pin Filter 2 register"
            }
          },
          "bits": {
            "PE1": {
              "WUPE0": {
                "bit": 0,
                "description": "Wakeup Pin Enable For LLWU_P0",
                "width": 2
              },
              "WUPE1": {
                "bit": 2,
                "description": "Wakeup Pin Enable For LLWU_P1",
                "width": 2
              },
              "WUPE2": {
                "bit": 4,
                "description": "Wakeup Pin Enable For LLWU_P2",
                "width": 2
              },
              "WUPE3": {
                "bit": 6,
                "description": "Wakeup Pin Enable For LLWU_P3",
                "width": 2
              }
            },
            "PE2": {
              "WUPE4": {
                "bit": 0,
                "description": "Wakeup Pin Enable For LLWU_P4",
                "width": 2
              },
              "WUPE5": {
                "bit": 2,
                "description": "Wakeup Pin Enable For LLWU_P5",
                "width": 2
              },
              "WUPE6": {
                "bit": 4,
                "description": "Wakeup Pin Enable For LLWU_P6",
                "width": 2
              },
              "WUPE7": {
                "bit": 6,
                "description": "Wakeup Pin Enable For LLWU_P7",
                "width": 2
              }
            },
            "PE3": {
              "WUPE8": {
                "bit": 0,
                "description": "Wakeup Pin Enable For LLWU_P8",
                "width": 2
              },
              "WUPE9": {
                "bit": 2,
                "description": "Wakeup Pin Enable For LLWU_P9",
                "width": 2
              },
              "WUPE10": {
                "bit": 4,
                "description": "Wakeup Pin Enable For LLWU_P10",
                "width": 2
              },
              "WUPE11": {
                "bit": 6,
                "description": "Wakeup Pin Enable For LLWU_P11",
                "width": 2
              }
            },
            "PE4": {
              "WUPE12": {
                "bit": 0,
                "description": "Wakeup Pin Enable For LLWU_P12",
                "width": 2
              },
              "WUPE13": {
                "bit": 2,
                "description": "Wakeup Pin Enable For LLWU_P13",
                "width": 2
              },
              "WUPE14": {
                "bit": 4,
                "description": "Wakeup Pin Enable For LLWU_P14",
                "width": 2
              },
              "WUPE15": {
                "bit": 6,
                "description": "Wakeup Pin Enable For LLWU_P15",
                "width": 2
              }
            },
            "ME": {
              "WUME0": {
                "bit": 0,
                "description": "Wakeup Module Enable For Module 0"
              },
              "WUME1": {
                "bit": 1,
                "description": "Wakeup Module Enable for Module 1"
              },
              "WUME2": {
                "bit": 2,
                "description": "Wakeup Module Enable For Module 2"
              },
              "WUME3": {
                "bit": 3,
                "description": "Wakeup Module Enable For Module 3"
              },
              "WUME4": {
                "bit": 4,
                "description": "Wakeup Module Enable For Module 4"
              },
              "WUME5": {
                "bit": 5,
                "description": "Wakeup Module Enable For Module 5"
              },
              "WUME6": {
                "bit": 6,
                "description": "Wakeup Module Enable For Module 6"
              },
              "WUME7": {
                "bit": 7,
                "description": "Wakeup Module Enable For Module 7"
              }
            },
            "F1": {
              "WUF0": {
                "bit": 0,
                "description": "Wakeup Flag For LLWU_P0"
              },
              "WUF1": {
                "bit": 1,
                "description": "Wakeup Flag For LLWU_P1"
              },
              "WUF2": {
                "bit": 2,
                "description": "Wakeup Flag For LLWU_P2"
              },
              "WUF3": {
                "bit": 3,
                "description": "Wakeup Flag For LLWU_P3"
              },
              "WUF4": {
                "bit": 4,
                "description": "Wakeup Flag For LLWU_P4"
              },
              "WUF5": {
                "bit": 5,
                "description": "Wakeup Flag For LLWU_P5"
              },
              "WUF6": {
                "bit": 6,
                "description": "Wakeup Flag For LLWU_P6"
              },
              "WUF7": {
                "bit": 7,
                "description": "Wakeup Flag For LLWU_P7"
              }
            },
            "F2": {
              "WUF8": {
                "bit": 0,
                "description": "Wakeup Flag For LLWU_P8"
              },
              "WUF9": {
                "bit": 1,
                "description": "Wakeup Flag For LLWU_P9"
              },
              "WUF10": {
                "bit": 2,
                "description": "Wakeup Flag For LLWU_P10"
              },
              "WUF11": {
                "bit": 3,
                "description": "Wakeup Flag For LLWU_P11"
              },
              "WUF12": {
                "bit": 4,
                "description": "Wakeup Flag For LLWU_P12"
              },
              "WUF13": {
                "bit": 5,
                "description": "Wakeup Flag For LLWU_P13"
              },
              "WUF14": {
                "bit": 6,
                "description": "Wakeup Flag For LLWU_P14"
              },
              "WUF15": {
                "bit": 7,
                "description": "Wakeup Flag For LLWU_P15"
              }
            },
            "F3": {
              "MWUF0": {
                "bit": 0,
                "description": "Wakeup flag For module 0"
              },
              "MWUF1": {
                "bit": 1,
                "description": "Wakeup flag For module 1"
              },
              "MWUF2": {
                "bit": 2,
                "description": "Wakeup flag For module 2"
              },
              "MWUF3": {
                "bit": 3,
                "description": "Wakeup flag For module 3"
              },
              "MWUF4": {
                "bit": 4,
                "description": "Wakeup flag For module 4"
              },
              "MWUF5": {
                "bit": 5,
                "description": "Wakeup flag For module 5"
              },
              "MWUF6": {
                "bit": 6,
                "description": "Wakeup flag For module 6"
              },
              "MWUF7": {
                "bit": 7,
                "description": "Wakeup flag For module 7"
              }
            },
            "FILT1": {
              "FILTSEL": {
                "bit": 0,
                "description": "Filter Pin Select",
                "width": 4
              },
              "FILTE": {
                "bit": 5,
                "description": "Digital Filter On External Pin",
                "width": 2
              },
              "FILTF": {
                "bit": 7,
                "description": "Filter Detect Flag"
              }
            },
            "FILT2": {
              "FILTSEL": {
                "bit": 0,
                "description": "Filter Pin Select",
                "width": 4
              },
              "FILTE": {
                "bit": 5,
                "description": "Digital Filter On External Pin",
                "width": 2
              },
              "FILTF": {
                "bit": 7,
                "description": "Filter Detect Flag"
              }
            }
          }
        },
        "PMC": {
          "instances": [
            {
              "name": "PMC",
              "base": "0x4007D000",
              "irq": 6
            }
          ],
          "registers": {
            "LVDSC1": {
              "offset": "0x00",
              "size": 8,
              "description": "Low Voltage Detect Status And Control 1 register"
            },
            "LVDSC2": {
              "offset": "0x01",
              "size": 8,
              "description": "Low Voltage Detect Status And Control 2 register"
            },
            "REGSC": {
              "offset": "0x02",
              "size": 8,
              "description": "Regulator Status And Control register"
            }
          },
          "bits": {
            "LVDSC1": {
              "LVDV": {
                "bit": 0,
                "description": "Low-Voltage Detect Voltage Select",
                "width": 2
              },
              "LVDRE": {
                "bit": 4,
                "description": "Low-Voltage Detect Reset Enable"
              },
              "LVDIE": {
                "bit": 5,
                "description": "Low-Voltage Detect Interrupt Enable"
              },
              "LVDACK": {
                "bit": 6,
                "description": "Low-Voltage Detect Acknowledge"
              },
              "LVDF": {
                "bit": 7,
                "description": "Low-Voltage Detect Flag"
              }
            },
            "LVDSC2": {
              "LVWV": {
                "bit": 0,
                "description": "Low-Voltage Warning Voltage Select",
                "width": 2
              },
              "LVWIE": {
                "bit": 5,
                "description": "Low-Voltage Warning Interrupt Enable"
              },
              "LVWACK": {
                "bit": 6,
                "description": "Low-Voltage Warning Acknowledge"
              },
              "LVWF": {
                "bit": 7,
                "description": "Low-Voltage Warning Flag"
              }
            },
            "REGSC": {
              "BGBE": {
                "bit": 0,
                "description": "Bandgap Buffer Enable"
              },
              "REGONS": {
                "bit": 2,
                "description": "Regulator In Run Regulation Status"
              },
              "ACKISO": {
                "bit": 3,
                "description": "Acknowledge Isolation"
              },
              "VLPO": {
                "bit": 6,
                "description": "VLPx Option"
              }
            }
          }
        },
        "SMC": {
          "instances": [
            {
              "name": "SMC",
              "base": "0x4007E000"
            }
          ],
          "registers": {
            "PMPROT": {
              "offset": "0x00",
              "size": 8,
              "description": "Power Mode Protection register"
            },
            "PMCTRL": {
              "offset": "0x01",
              "size": 8,
              "description": "Power Mode Control register"
            },
            "STOPCTRL": {
              "offset": "0x02",
              "size": 8,
              "description": "Stop Control Register"
            },
            "PMSTAT": {
              "offset": "0x03",
              "size": 8,
              "description": "Power Mode Status register"
            }
          },
          "bits": {
            "PMPROT": {
              "AVLLS": {
                "bit": 1,
                "description": "Allow Very-Low-Leakage Stop Mode"
              },
              "ALLS": {
                "bit": 3,
                "description": "Allow Low-Leakage Stop Mode"
              },
              "AVLP": {
                "bit": 5,
                "description": "Allow Very-Low-Power Modes"
              }
            },
            "PMCTRL": {
              "STOPM": {
                "bit": 0,
                "description": "Stop Mode Control",
                "width": 3
              },
              "STOPA": {
                "bit": 3,
                "description": "Stop Aborted"
              },
              "RUNM": {
                "bit": 5,
                "description": "Run Mode Control",
                "width": 2
              }
            },
            "STOPCTRL": {
              "LLSM": {
                "bit": 0,
                "description": "LLS or VLLS Mode Control",
                "width": 3
              },
              "PORPO": {
                "bit": 5,
                "description": "POR Power Option"
              },
              "PSTOPO": {
                "bit": 6,
                "description": "Partial Stop Option",
                "width": 2
              }
            },
            "PMSTAT": {
              "PMSTAT": {
                "bit": 0,
                "description": "Power Mode Status",
                "width": 8
              }
            }
          }
        },
        "RCM": {
          "instances": [
            {
              "name": "RCM",
              "base": "0x4007F000"
            }
          ],
          "registers": {
            "SRS0": {
              "offset": "0x00",
              "size": 8,
              "description": "System Reset Status Register 0"
            },
            "SRS1": {
              "offset": "0x01",
              "size": 8,
              "description": "System Reset Status Register 1"
            },
            "RPFC": {
              "offset": "0x04",
              "size": 8,
              "description": "Reset Pin Filter Control register"
            },
            "RPFW": {
              "offset": "0x05",
              "size": 8,
              "description": "Reset Pin Filter Width register"
            }
          },
          "bits": {
            "SRS0": {
              "WAKEUP": {
                "bit": 0,
                "description": "Low Leakage Wakeup Reset"
              },
              "LVD": {
                "bit": 1,
                "description": "Low-Voltage Detect Reset"
              },
              "LOC": {
                "bit": 2,
                "description": "Loss-of-Clock Reset"
              },
              "WDOG": {
                "bit": 5,
                "description": "Watchdog"
              },
              "PIN": {
                "bit": 6,
                "description": "External Reset Pin"
              },
              "POR": {
                "bit": 7,
                "description": "Power-On Reset"
              }
            },
            "SRS1": {
              "LOCKUP": {
                "bit": 1,
                "description": "Core Lockup"
              },
              "SW": {
                "bit": 2,
                "description": "Software"
              },
              "MDM_AP": {
                "bit": 3,
                "description": "MDM-AP System Reset Request"
              },
              "SACKERR": {
                "bit": 5,
                "description": "Stop Mode Acknowledge Error Reset"
              }
            },
            "RPFC": {
              "RSTFLTSRW": {
                "bit": 0,
                "description": "Reset Pin Filter Select in Run and Wait Modes",
                "width": 2
              },
              "RSTFLTSS": {
                "bit": 2,
                "description": "Reset Pin Filter Select in Stop Mode"
              }
            },
            "RPFW": {
              "RSTFLTSEL": {
                "bit": 0,
                "description": "Reset Pin Filter Bus Clock Select",
                "width": 5
              }
            }
          }
        },
        "MTB": {
          "instances": [
            {
              "name": "MTB",
              "base": "0xF0000000"
            }
          ],
          "registers": {
            "POSITION": {
              "offset": "0x00",
              "size": 32,
              "description": "MTB Position Register"
            },
            "MASTER": {
              "offset": "0x04",
              "size": 32,
              "description": "MTB Master Register"
            },
            "FLOW": {
              "offset": "0x08",
              "size": 32,
              "description": "MTB Flow Register"
            },
            "BASE": {
              "offset": "0x0C",
              "size": 32,
              "description": "MTB Base Register"
            },
            "MODECTRL": {
              "offset": "0xF00",
              "size": 32,
              "description": "Integration Mode Control Register"
            },
            "TAGSET": {
              "offset": "0xFA0",
              "size": 32,
              "description": "Claim TAG Set Register"
            },
            "TAGCLEAR": {
              "offset": "0xFA4",
              "size": 32,
              "description": "Claim TAG Clear Register"
            },
            "LOCKACCESS": {
              "offset": "0xFB0",
              "size": 32,
              "description": "Lock Access Register"
            },
            "LOCKSTAT": {
              "offset": "0xFB4",
              "size": 32,
              "description": "Lock Status Register"
            },
            "AUTHSTAT": {
              "offset": "0xFB8",
              "size": 32,
              "description": "Authentication Status Register"
            },
            "DEVICEARCH": {
              "offset": "0xFBC",
              "size": 32,
              "description": "Device Architecture Register"
            },
            "DEVICECFG": {
              "offset": "0xFC8",
              "size": 32,
              "description": "Device Configuration Register"
            },
            "DEVICETYPID": {
              "offset": "0xFCC",
              "size": 32,
              "description": "Device Type Identifier Register"
            },
            "PERIPHID%s": {
              "offset": "0xFD0",
              "size": 32,
              "description": "Peripheral ID Register"
            },
            "COMPID%s": {
              "offset": "0xFF0",
              "size": 32,
              "description": "Component ID Register"
            }
          },
          "bits": {
            "POSITION": {
              "WRAP": {
                "bit": 2,
                "description": "WRAP"
              },
              "POINTER": {
                "bit": 3,
                "description": "Trace Packet Address Pointer[28:0]",
                "width": 29
              }
            },
            "MASTER": {
              "MASK": {
                "bit": 0,
                "description": "Mask",
                "width": 5
              },
              "TSTARTEN": {
                "bit": 5,
                "description": "Trace Start Input Enable"
              },
              "TSTOPEN": {
                "bit": 6,
                "description": "Trace Stop Input Enable"
              },
              "SFRWPRIV": {
                "bit": 7,
                "description": "Special Function Register Write Privilege"
              },
              "RAMPRIV": {
                "bit": 8,
                "description": "RAM Privilege"
              },
              "HALTREQ": {
                "bit": 9,
                "description": "Halt Request"
              },
              "EN": {
                "bit": 31,
                "description": "Main Trace Enable"
              }
            },
            "FLOW": {
              "AUTOSTOP": {
                "bit": 0,
                "description": "AUTOSTOP"
              },
              "AUTOHALT": {
                "bit": 1,
                "description": "AUTOHALT"
              },
              "WATERMARK": {
                "bit": 3,
                "description": "WATERMARK[28:0]",
                "width": 29
              }
            },
            "BASE": {
              "BASEADDR": {
                "bit": 0,
                "description": "BASEADDR",
                "width": 32
              }
            },
            "MODECTRL": {
              "MODECTRL": {
                "bit": 0,
                "description": "MODECTRL",
                "width": 32
              }
            },
            "TAGSET": {
              "TAGSET": {
                "bit": 0,
                "description": "TAGSET",
                "width": 32
              }
            },
            "TAGCLEAR": {
              "TAGCLEAR": {
                "bit": 0,
                "description": "TAGCLEAR",
                "width": 32
              }
            },
            "LOCKACCESS": {
              "LOCKACCESS": {
                "bit": 0,
                "description": "Hardwired to 0x0000_0000",
                "width": 32
              }
            },
            "LOCKSTAT": {
              "LOCKSTAT": {
                "bit": 0,
                "description": "LOCKSTAT",
                "width": 32
              }
            },
            "AUTHSTAT": {
              "BIT0": {
                "bit": 0,
                "description": "Connected to DBGEN."
              },
              "BIT1": {
                "bit": 1,
                "description": "BIT1"
              },
              "BIT2": {
                "bit": 2,
                "description": "BIT2"
              },
              "BIT3": {
                "bit": 3,
                "description": "BIT3"
              }
            },
            "DEVICEARCH": {
              "DEVICEARCH": {
                "bit": 0,
                "description": "DEVICEARCH",
                "width": 32
              }
            },
            "DEVICECFG": {
              "DEVICECFG": {
                "bit": 0,
                "description": "DEVICECFG",
                "width": 32
              }
            },
            "DEVICETYPID": {
              "DEVICETYPID": {
                "bit": 0,
                "description": "DEVICETYPID",
                "width": 32
              }
            },
            "PERIPHID%s": {
              "PERIPHID": {
                "bit": 0,
                "description": "PERIPHID",
                "width": 32
              }
            },
            "COMPID%s": {
              "COMPID": {
                "bit": 0,
                "description": "Component ID",
                "width": 32
              }
            }
          }
        },
        "MTBDWT": {
          "instances": [
            {
              "name": "MTBDWT",
              "base": "0xF0001000"
            }
          ],
          "registers": {
            "CTRL": {
              "offset": "0x00",
              "size": 32,
              "description": "MTB DWT Control Register"
            },
            "COMP%s": {
              "offset": "0x20",
              "size": 32,
              "description": "MTB_DWT Comparator Register"
            },
            "MASK%s": {
              "offset": "0x24",
              "size": 32,
              "description": "MTB_DWT Comparator Mask Register"
            },
            "FCT0": {
              "offset": "0x28",
              "size": 32,
              "description": "MTB_DWT Comparator Function Register 0"
            },
            "FCT1": {
              "offset": "0x38",
              "size": 32,
              "description": "MTB_DWT Comparator Function Register 1"
            },
            "TBCTRL": {
              "offset": "0x200",
              "size": 32,
              "description": "MTB_DWT Trace Buffer Control Register"
            },
            "DEVICECFG": {
              "offset": "0xFC8",
              "size": 32,
              "description": "Device Configuration Register"
            },
            "DEVICETYPID": {
              "offset": "0xFCC",
              "size": 32,
              "description": "Device Type Identifier Register"
            },
            "PERIPHID%s": {
              "offset": "0xFD0",
              "size": 32,
              "description": "Peripheral ID Register"
            },
            "COMPID%s": {
              "offset": "0xFF0",
              "size": 32,
              "description": "Component ID Register"
            }
          },
          "bits": {
            "CTRL": {
              "DWTCFGCTRL": {
                "bit": 0,
                "description": "DWT configuration controls",
                "width": 28
              },
              "NUMCMP": {
                "bit": 28,
                "description": "Number of comparators",
                "width": 4
              }
            },
            "COMP%s": {
              "COMP": {
                "bit": 0,
                "description": "Reference value for comparison",
                "width": 32
              }
            },
            "MASK%s": {
              "MASK": {
                "bit": 0,
                "description": "MASK",
                "width": 5
              }
            },
            "FCT0": {
              "FUNCTION": {
                "bit": 0,
                "description": "Function",
                "width": 4
              },
              "DATAVMATCH": {
                "bit": 8,
                "description": "Data Value Match"
              },
              "DATAVSIZE": {
                "bit": 10,
                "description": "Data Value Size",
                "width": 2
              },
              "DATAVADDR0": {
                "bit": 12,
                "description": "Data Value Address 0",
                "width": 4
              },
              "MATCHED": {
                "bit": 24,
                "description": "Comparator match"
              }
            },
            "FCT1": {
              "FUNCTION": {
                "bit": 0,
                "description": "Function",
                "width": 4
              },
              "MATCHED": {
                "bit": 24,
                "description": "Comparator match"
              }
            },
            "TBCTRL": {
              "ACOMP0": {
                "bit": 0,
                "description": "Action based on Comparator 0 match"
              },
              "ACOMP1": {
                "bit": 1,
                "description": "Action based on Comparator 1 match"
              },
              "NUMCOMP": {
                "bit": 28,
                "description": "Number of Comparators",
                "width": 4
              }
            },
            "DEVICECFG": {
              "DEVICECFG": {
                "bit": 0,
                "description": "DEVICECFG",
                "width": 32
              }
            },
            "DEVICETYPID": {
              "DEVICETYPID": {
                "bit": 0,
                "description": "DEVICETYPID",
                "width": 32
              }
            },
            "PERIPHID%s": {
              "PERIPHID": {
                "bit": 0,
                "description": "PERIPHID",
                "width": 32
              }
            },
            "COMPID%s": {
              "COMPID": {
                "bit": 0,
                "description": "Component ID",
                "width": 32
              }
            }
          }
        },
        "ROM": {
          "instances": [
            {
              "name": "ROM",
              "base": "0xF0002000"
            }
          ],
          "registers": {
            "ENTRY%s": {
              "offset": "0x00",
              "size": 32,
              "description": "Entry"
            },
            "TABLEMARK": {
              "offset": "0x0C",
              "size": 32,
              "description": "End of Table Marker Register"
            },
            "SYSACCESS": {
              "offset": "0xFCC",
              "size": 32,
              "description": "System Access Register"
            },
            "PERIPHID%s": {
              "offset": "0xFD0",
              "size": 32,
              "description": "Peripheral ID Register"
            },
            "COMPID%s": {
              "offset": "0xFF0",
              "size": 32,
              "description": "Component ID Register"
            }
          },
          "bits": {
            "ENTRY%s": {
              "ENTRY": {
                "bit": 0,
                "description": "ENTRY",
                "width": 32
              }
            },
            "TABLEMARK": {
              "MARK": {
                "bit": 0,
                "description": "MARK",
                "width": 32
              }
            },
            "SYSACCESS": {
              "SYSACCESS": {
                "bit": 0,
                "description": "SYSACCESS",
                "width": 32
              }
            },
            "PERIPHID%s": {
              "PERIPHID": {
                "bit": 0,
                "description": "PERIPHID",
                "width": 32
              }
            },
            "COMPID%s": {
              "COMPID": {
                "bit": 0,
                "description": "Component ID",
                "width": 32
              }
            }
          }
        },
        "MCM": {
          "instances": [
            {
              "name": "MCM",
              "base": "0xF0003000"
            }
          ],
          "registers": {
            "PLASC": {
              "offset": "0x08",
              "size": 16,
              "description": "Crossbar Switch (AXBS) Slave Configuration"
            },
            "PLAMC": {
              "offset": "0x0A",
              "size": 16,
              "description": "Crossbar Switch (AXBS) Master Configuration"
            },
            "PLACR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Platform Control Register"
            },
            "CPO": {
              "offset": "0x40",
              "size": 32,
              "description": "Compute Operation Control Register"
            }
          },
          "bits": {
            "PLASC": {
              "ASC": {
                "bit": 0,
                "description": "Each bit in the ASC field indicates whether there is a corresponding connection to the crossbar switch's slave input port.",
                "width": 8
              }
            },
            "PLAMC": {
              "AMC": {
                "bit": 0,
                "description": "Each bit in the AMC field indicates whether there is a corresponding connection to the AXBS master input port.",
                "width": 8
              }
            },
            "PLACR": {
              "ARB": {
                "bit": 9,
                "description": "Arbitration select"
              },
              "CFCC": {
                "bit": 10,
                "description": "Clear Flash Controller Cache"
              },
              "DFCDA": {
                "bit": 11,
                "description": "Disable Flash Controller Data Caching"
              },
              "DFCIC": {
                "bit": 12,
                "description": "Disable Flash Controller Instruction Caching"
              },
              "DFCC": {
                "bit": 13,
                "description": "Disable Flash Controller Cache"
              },
              "EFDS": {
                "bit": 14,
                "description": "Enable Flash Data Speculation"
              },
              "DFCS": {
                "bit": 15,
                "description": "Disable Flash Controller Speculation"
              },
              "ESFC": {
                "bit": 16,
                "description": "Enable Stalling Flash Controller"
              }
            },
            "CPO": {
              "CPOREQ": {
                "bit": 0,
                "description": "Compute Operation Request"
              },
              "CPOACK": {
                "bit": 1,
                "description": "Compute Operation Acknowledge"
              },
              "CPOWOI": {
                "bit": 2,
                "description": "Compute Operation Wake-up on Interrupt"
              }
            }
          }
        }
      },
      "interrupts": {
        "count": 48,
        "vectors": [
          {
            "number": 0,
            "name": "Initial_SP"
          },
          {
            "number": 1,
            "name": "Reset_Handler"
          },
          {
            "number": 2,
            "name": "NMI_Handler"
          },
          {
            "number": 3,
            "name": "HardFault_Handler"
          },
          {
            "number": 4,
            "name": "MemManage_Handler"
          },
          {
            "number": 5,
            "name": "BusFault_Handler"
          },
          {
            "number": 6,
            "name": "UsageFault_Handler"
          },
          {
            "number": 11,
            "name": "SVC_Handler"
          },
          {
            "number": 12,
            "name": "DebugMon_Handler"
          },
          {
            "number": 14,
            "name": "PendSV_Handler"
          },
          {
            "number": 15,
            "name": "SysTick_Handler"
          },
          {
            "number": 16,
            "name": "DMA0_IRQHandler"
          },
          {
            "number": 17,
            "name": "DMA1_IRQHandler"
          },
          {
            "number": 18,
            "name": "DMA2_IRQHandler"
          },
          {
            "number": 19,
            "name": "DMA3_IRQHandler"
          },
          {
            "number": 21,
            "name": "FTFA_IRQHandler"
          },
          {
            "number": 22,
            "name": "LVD_LVW_DCDC_IRQHandler"
          },
          {
            "number": 23,
            "name": "LLWU_IRQHandler"
          },
          {
            "number": 24,
            "name": "I2C0_IRQHandler"
          },
          {
            "number": 25,
            "name": "I2C1_IRQHandler"
          },
          {
            "number": 26,
            "name": "SPI0_IRQHandler"
          },
          {
            "number": 27,
            "name": "TSI0_IRQHandler"
          },
          {
            "number": 28,
            "name": "LPUART0_IRQHandler"
          },
          {
            "number": 29,
            "name": "TRNG0_IRQHandler"
          },
          {
            "number": 30,
            "name": "CMT_IRQHandler"
          },
          {
            "number": 31,
            "name": "ADC0_IRQHandler"
          },
          {
            "number": 32,
            "name": "CMP0_IRQHandler"
          },
          {
            "number": 33,
            "name": "TPM0_IRQHandler"
          },
          {
            "number": 34,
            "name": "TPM1_IRQHandler"
          },
          {
            "number": 35,
            "name": "TPM2_IRQHandler"
          },
          {
            "number": 36,
            "name": "RTC_IRQHandler"
          },
          {
            "number": 37,
            "name": "RTC_Seconds_IRQHandler"
          },
          {
            "number": 38,
            "name": "PIT_IRQHandler"
          },
          {
            "number": 39,
            "name": "LTC0_IRQHandler"
          },
          {
            "number": 40,
            "name": "BTLL_RSIM_IRQHandler"
          },
          {
            "number": 41,
            "name": "DAC0_IRQHandler"
          },
          {
            "number": 43,
            "name": "MCG_IRQHandler"
          },
          {
            "number": 44,
            "name": "LPTMR0_IRQHandler"
          },
          {
            "number": 45,
            "name": "SPI1_IRQHandler"
          },
          {
            "number": 46,
            "name": "PORTA_IRQHandler"
          },
          {
            "number": 47,
            "name": "PORTB_PORTC_IRQHandler"
          }
        ]
      }
    }
  }
}