
CE4951Lab.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000048e0  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000350  08004ab0  08004ab0  00014ab0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004e00  08004e00  00020078  2**0
                  CONTENTS
  4 .ARM          00000008  08004e00  08004e00  00014e00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004e08  08004e08  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004e08  08004e08  00014e08  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004e0c  08004e0c  00014e0c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  08004e10  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000154c  20000078  08004e88  00020078  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200015c4  08004e88  000215c4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d9bb  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001fff  00000000  00000000  0002da63  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b58  00000000  00000000  0002fa68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000a78  00000000  00000000  000305c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00022bf6  00000000  00000000  00031038  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ccae  00000000  00000000  00053c2e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d0065  00000000  00000000  000608dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00130941  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003a3c  00000000  00000000  00130994  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000078 	.word	0x20000078
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08004a98 	.word	0x08004a98

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000007c 	.word	0x2000007c
 800020c:	08004a98 	.word	0x08004a98

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_dmul>:
 80002b0:	b570      	push	{r4, r5, r6, lr}
 80002b2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80002b6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80002ba:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80002be:	bf1d      	ittte	ne
 80002c0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80002c4:	ea94 0f0c 	teqne	r4, ip
 80002c8:	ea95 0f0c 	teqne	r5, ip
 80002cc:	f000 f8de 	bleq	800048c <__aeabi_dmul+0x1dc>
 80002d0:	442c      	add	r4, r5
 80002d2:	ea81 0603 	eor.w	r6, r1, r3
 80002d6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80002da:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80002de:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80002e2:	bf18      	it	ne
 80002e4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80002e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80002ec:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80002f0:	d038      	beq.n	8000364 <__aeabi_dmul+0xb4>
 80002f2:	fba0 ce02 	umull	ip, lr, r0, r2
 80002f6:	f04f 0500 	mov.w	r5, #0
 80002fa:	fbe1 e502 	umlal	lr, r5, r1, r2
 80002fe:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000302:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000306:	f04f 0600 	mov.w	r6, #0
 800030a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800030e:	f09c 0f00 	teq	ip, #0
 8000312:	bf18      	it	ne
 8000314:	f04e 0e01 	orrne.w	lr, lr, #1
 8000318:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800031c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000320:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000324:	d204      	bcs.n	8000330 <__aeabi_dmul+0x80>
 8000326:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800032a:	416d      	adcs	r5, r5
 800032c:	eb46 0606 	adc.w	r6, r6, r6
 8000330:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000334:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000338:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800033c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000340:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000344:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000348:	bf88      	it	hi
 800034a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800034e:	d81e      	bhi.n	800038e <__aeabi_dmul+0xde>
 8000350:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000354:	bf08      	it	eq
 8000356:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800035a:	f150 0000 	adcs.w	r0, r0, #0
 800035e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000362:	bd70      	pop	{r4, r5, r6, pc}
 8000364:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000368:	ea46 0101 	orr.w	r1, r6, r1
 800036c:	ea40 0002 	orr.w	r0, r0, r2
 8000370:	ea81 0103 	eor.w	r1, r1, r3
 8000374:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000378:	bfc2      	ittt	gt
 800037a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800037e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000382:	bd70      	popgt	{r4, r5, r6, pc}
 8000384:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000388:	f04f 0e00 	mov.w	lr, #0
 800038c:	3c01      	subs	r4, #1
 800038e:	f300 80ab 	bgt.w	80004e8 <__aeabi_dmul+0x238>
 8000392:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000396:	bfde      	ittt	le
 8000398:	2000      	movle	r0, #0
 800039a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800039e:	bd70      	pople	{r4, r5, r6, pc}
 80003a0:	f1c4 0400 	rsb	r4, r4, #0
 80003a4:	3c20      	subs	r4, #32
 80003a6:	da35      	bge.n	8000414 <__aeabi_dmul+0x164>
 80003a8:	340c      	adds	r4, #12
 80003aa:	dc1b      	bgt.n	80003e4 <__aeabi_dmul+0x134>
 80003ac:	f104 0414 	add.w	r4, r4, #20
 80003b0:	f1c4 0520 	rsb	r5, r4, #32
 80003b4:	fa00 f305 	lsl.w	r3, r0, r5
 80003b8:	fa20 f004 	lsr.w	r0, r0, r4
 80003bc:	fa01 f205 	lsl.w	r2, r1, r5
 80003c0:	ea40 0002 	orr.w	r0, r0, r2
 80003c4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80003c8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80003cc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003d0:	fa21 f604 	lsr.w	r6, r1, r4
 80003d4:	eb42 0106 	adc.w	r1, r2, r6
 80003d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003dc:	bf08      	it	eq
 80003de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003e2:	bd70      	pop	{r4, r5, r6, pc}
 80003e4:	f1c4 040c 	rsb	r4, r4, #12
 80003e8:	f1c4 0520 	rsb	r5, r4, #32
 80003ec:	fa00 f304 	lsl.w	r3, r0, r4
 80003f0:	fa20 f005 	lsr.w	r0, r0, r5
 80003f4:	fa01 f204 	lsl.w	r2, r1, r4
 80003f8:	ea40 0002 	orr.w	r0, r0, r2
 80003fc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000400:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000404:	f141 0100 	adc.w	r1, r1, #0
 8000408:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800040c:	bf08      	it	eq
 800040e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000412:	bd70      	pop	{r4, r5, r6, pc}
 8000414:	f1c4 0520 	rsb	r5, r4, #32
 8000418:	fa00 f205 	lsl.w	r2, r0, r5
 800041c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000420:	fa20 f304 	lsr.w	r3, r0, r4
 8000424:	fa01 f205 	lsl.w	r2, r1, r5
 8000428:	ea43 0302 	orr.w	r3, r3, r2
 800042c:	fa21 f004 	lsr.w	r0, r1, r4
 8000430:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000434:	fa21 f204 	lsr.w	r2, r1, r4
 8000438:	ea20 0002 	bic.w	r0, r0, r2
 800043c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000440:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000444:	bf08      	it	eq
 8000446:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800044a:	bd70      	pop	{r4, r5, r6, pc}
 800044c:	f094 0f00 	teq	r4, #0
 8000450:	d10f      	bne.n	8000472 <__aeabi_dmul+0x1c2>
 8000452:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000456:	0040      	lsls	r0, r0, #1
 8000458:	eb41 0101 	adc.w	r1, r1, r1
 800045c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000460:	bf08      	it	eq
 8000462:	3c01      	subeq	r4, #1
 8000464:	d0f7      	beq.n	8000456 <__aeabi_dmul+0x1a6>
 8000466:	ea41 0106 	orr.w	r1, r1, r6
 800046a:	f095 0f00 	teq	r5, #0
 800046e:	bf18      	it	ne
 8000470:	4770      	bxne	lr
 8000472:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000476:	0052      	lsls	r2, r2, #1
 8000478:	eb43 0303 	adc.w	r3, r3, r3
 800047c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000480:	bf08      	it	eq
 8000482:	3d01      	subeq	r5, #1
 8000484:	d0f7      	beq.n	8000476 <__aeabi_dmul+0x1c6>
 8000486:	ea43 0306 	orr.w	r3, r3, r6
 800048a:	4770      	bx	lr
 800048c:	ea94 0f0c 	teq	r4, ip
 8000490:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000494:	bf18      	it	ne
 8000496:	ea95 0f0c 	teqne	r5, ip
 800049a:	d00c      	beq.n	80004b6 <__aeabi_dmul+0x206>
 800049c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80004a0:	bf18      	it	ne
 80004a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80004a6:	d1d1      	bne.n	800044c <__aeabi_dmul+0x19c>
 80004a8:	ea81 0103 	eor.w	r1, r1, r3
 80004ac:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80004b0:	f04f 0000 	mov.w	r0, #0
 80004b4:	bd70      	pop	{r4, r5, r6, pc}
 80004b6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80004ba:	bf06      	itte	eq
 80004bc:	4610      	moveq	r0, r2
 80004be:	4619      	moveq	r1, r3
 80004c0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80004c4:	d019      	beq.n	80004fa <__aeabi_dmul+0x24a>
 80004c6:	ea94 0f0c 	teq	r4, ip
 80004ca:	d102      	bne.n	80004d2 <__aeabi_dmul+0x222>
 80004cc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80004d0:	d113      	bne.n	80004fa <__aeabi_dmul+0x24a>
 80004d2:	ea95 0f0c 	teq	r5, ip
 80004d6:	d105      	bne.n	80004e4 <__aeabi_dmul+0x234>
 80004d8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80004dc:	bf1c      	itt	ne
 80004de:	4610      	movne	r0, r2
 80004e0:	4619      	movne	r1, r3
 80004e2:	d10a      	bne.n	80004fa <__aeabi_dmul+0x24a>
 80004e4:	ea81 0103 	eor.w	r1, r1, r3
 80004e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80004ec:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd70      	pop	{r4, r5, r6, pc}
 80004fa:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80004fe:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000502:	bd70      	pop	{r4, r5, r6, pc}

08000504 <__aeabi_drsub>:
 8000504:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000508:	e002      	b.n	8000510 <__adddf3>
 800050a:	bf00      	nop

0800050c <__aeabi_dsub>:
 800050c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000510 <__adddf3>:
 8000510:	b530      	push	{r4, r5, lr}
 8000512:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000516:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800051a:	ea94 0f05 	teq	r4, r5
 800051e:	bf08      	it	eq
 8000520:	ea90 0f02 	teqeq	r0, r2
 8000524:	bf1f      	itttt	ne
 8000526:	ea54 0c00 	orrsne.w	ip, r4, r0
 800052a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800052e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000532:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000536:	f000 80e2 	beq.w	80006fe <__adddf3+0x1ee>
 800053a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800053e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000542:	bfb8      	it	lt
 8000544:	426d      	neglt	r5, r5
 8000546:	dd0c      	ble.n	8000562 <__adddf3+0x52>
 8000548:	442c      	add	r4, r5
 800054a:	ea80 0202 	eor.w	r2, r0, r2
 800054e:	ea81 0303 	eor.w	r3, r1, r3
 8000552:	ea82 0000 	eor.w	r0, r2, r0
 8000556:	ea83 0101 	eor.w	r1, r3, r1
 800055a:	ea80 0202 	eor.w	r2, r0, r2
 800055e:	ea81 0303 	eor.w	r3, r1, r3
 8000562:	2d36      	cmp	r5, #54	; 0x36
 8000564:	bf88      	it	hi
 8000566:	bd30      	pophi	{r4, r5, pc}
 8000568:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800056c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000570:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000574:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000578:	d002      	beq.n	8000580 <__adddf3+0x70>
 800057a:	4240      	negs	r0, r0
 800057c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000580:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000584:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000588:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800058c:	d002      	beq.n	8000594 <__adddf3+0x84>
 800058e:	4252      	negs	r2, r2
 8000590:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000594:	ea94 0f05 	teq	r4, r5
 8000598:	f000 80a7 	beq.w	80006ea <__adddf3+0x1da>
 800059c:	f1a4 0401 	sub.w	r4, r4, #1
 80005a0:	f1d5 0e20 	rsbs	lr, r5, #32
 80005a4:	db0d      	blt.n	80005c2 <__adddf3+0xb2>
 80005a6:	fa02 fc0e 	lsl.w	ip, r2, lr
 80005aa:	fa22 f205 	lsr.w	r2, r2, r5
 80005ae:	1880      	adds	r0, r0, r2
 80005b0:	f141 0100 	adc.w	r1, r1, #0
 80005b4:	fa03 f20e 	lsl.w	r2, r3, lr
 80005b8:	1880      	adds	r0, r0, r2
 80005ba:	fa43 f305 	asr.w	r3, r3, r5
 80005be:	4159      	adcs	r1, r3
 80005c0:	e00e      	b.n	80005e0 <__adddf3+0xd0>
 80005c2:	f1a5 0520 	sub.w	r5, r5, #32
 80005c6:	f10e 0e20 	add.w	lr, lr, #32
 80005ca:	2a01      	cmp	r2, #1
 80005cc:	fa03 fc0e 	lsl.w	ip, r3, lr
 80005d0:	bf28      	it	cs
 80005d2:	f04c 0c02 	orrcs.w	ip, ip, #2
 80005d6:	fa43 f305 	asr.w	r3, r3, r5
 80005da:	18c0      	adds	r0, r0, r3
 80005dc:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80005e0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005e4:	d507      	bpl.n	80005f6 <__adddf3+0xe6>
 80005e6:	f04f 0e00 	mov.w	lr, #0
 80005ea:	f1dc 0c00 	rsbs	ip, ip, #0
 80005ee:	eb7e 0000 	sbcs.w	r0, lr, r0
 80005f2:	eb6e 0101 	sbc.w	r1, lr, r1
 80005f6:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80005fa:	d31b      	bcc.n	8000634 <__adddf3+0x124>
 80005fc:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000600:	d30c      	bcc.n	800061c <__adddf3+0x10c>
 8000602:	0849      	lsrs	r1, r1, #1
 8000604:	ea5f 0030 	movs.w	r0, r0, rrx
 8000608:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800060c:	f104 0401 	add.w	r4, r4, #1
 8000610:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000614:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000618:	f080 809a 	bcs.w	8000750 <__adddf3+0x240>
 800061c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000620:	bf08      	it	eq
 8000622:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000626:	f150 0000 	adcs.w	r0, r0, #0
 800062a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800062e:	ea41 0105 	orr.w	r1, r1, r5
 8000632:	bd30      	pop	{r4, r5, pc}
 8000634:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000638:	4140      	adcs	r0, r0
 800063a:	eb41 0101 	adc.w	r1, r1, r1
 800063e:	3c01      	subs	r4, #1
 8000640:	bf28      	it	cs
 8000642:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000646:	d2e9      	bcs.n	800061c <__adddf3+0x10c>
 8000648:	f091 0f00 	teq	r1, #0
 800064c:	bf04      	itt	eq
 800064e:	4601      	moveq	r1, r0
 8000650:	2000      	moveq	r0, #0
 8000652:	fab1 f381 	clz	r3, r1
 8000656:	bf08      	it	eq
 8000658:	3320      	addeq	r3, #32
 800065a:	f1a3 030b 	sub.w	r3, r3, #11
 800065e:	f1b3 0220 	subs.w	r2, r3, #32
 8000662:	da0c      	bge.n	800067e <__adddf3+0x16e>
 8000664:	320c      	adds	r2, #12
 8000666:	dd08      	ble.n	800067a <__adddf3+0x16a>
 8000668:	f102 0c14 	add.w	ip, r2, #20
 800066c:	f1c2 020c 	rsb	r2, r2, #12
 8000670:	fa01 f00c 	lsl.w	r0, r1, ip
 8000674:	fa21 f102 	lsr.w	r1, r1, r2
 8000678:	e00c      	b.n	8000694 <__adddf3+0x184>
 800067a:	f102 0214 	add.w	r2, r2, #20
 800067e:	bfd8      	it	le
 8000680:	f1c2 0c20 	rsble	ip, r2, #32
 8000684:	fa01 f102 	lsl.w	r1, r1, r2
 8000688:	fa20 fc0c 	lsr.w	ip, r0, ip
 800068c:	bfdc      	itt	le
 800068e:	ea41 010c 	orrle.w	r1, r1, ip
 8000692:	4090      	lslle	r0, r2
 8000694:	1ae4      	subs	r4, r4, r3
 8000696:	bfa2      	ittt	ge
 8000698:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800069c:	4329      	orrge	r1, r5
 800069e:	bd30      	popge	{r4, r5, pc}
 80006a0:	ea6f 0404 	mvn.w	r4, r4
 80006a4:	3c1f      	subs	r4, #31
 80006a6:	da1c      	bge.n	80006e2 <__adddf3+0x1d2>
 80006a8:	340c      	adds	r4, #12
 80006aa:	dc0e      	bgt.n	80006ca <__adddf3+0x1ba>
 80006ac:	f104 0414 	add.w	r4, r4, #20
 80006b0:	f1c4 0220 	rsb	r2, r4, #32
 80006b4:	fa20 f004 	lsr.w	r0, r0, r4
 80006b8:	fa01 f302 	lsl.w	r3, r1, r2
 80006bc:	ea40 0003 	orr.w	r0, r0, r3
 80006c0:	fa21 f304 	lsr.w	r3, r1, r4
 80006c4:	ea45 0103 	orr.w	r1, r5, r3
 80006c8:	bd30      	pop	{r4, r5, pc}
 80006ca:	f1c4 040c 	rsb	r4, r4, #12
 80006ce:	f1c4 0220 	rsb	r2, r4, #32
 80006d2:	fa20 f002 	lsr.w	r0, r0, r2
 80006d6:	fa01 f304 	lsl.w	r3, r1, r4
 80006da:	ea40 0003 	orr.w	r0, r0, r3
 80006de:	4629      	mov	r1, r5
 80006e0:	bd30      	pop	{r4, r5, pc}
 80006e2:	fa21 f004 	lsr.w	r0, r1, r4
 80006e6:	4629      	mov	r1, r5
 80006e8:	bd30      	pop	{r4, r5, pc}
 80006ea:	f094 0f00 	teq	r4, #0
 80006ee:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80006f2:	bf06      	itte	eq
 80006f4:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80006f8:	3401      	addeq	r4, #1
 80006fa:	3d01      	subne	r5, #1
 80006fc:	e74e      	b.n	800059c <__adddf3+0x8c>
 80006fe:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000702:	bf18      	it	ne
 8000704:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000708:	d029      	beq.n	800075e <__adddf3+0x24e>
 800070a:	ea94 0f05 	teq	r4, r5
 800070e:	bf08      	it	eq
 8000710:	ea90 0f02 	teqeq	r0, r2
 8000714:	d005      	beq.n	8000722 <__adddf3+0x212>
 8000716:	ea54 0c00 	orrs.w	ip, r4, r0
 800071a:	bf04      	itt	eq
 800071c:	4619      	moveq	r1, r3
 800071e:	4610      	moveq	r0, r2
 8000720:	bd30      	pop	{r4, r5, pc}
 8000722:	ea91 0f03 	teq	r1, r3
 8000726:	bf1e      	ittt	ne
 8000728:	2100      	movne	r1, #0
 800072a:	2000      	movne	r0, #0
 800072c:	bd30      	popne	{r4, r5, pc}
 800072e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000732:	d105      	bne.n	8000740 <__adddf3+0x230>
 8000734:	0040      	lsls	r0, r0, #1
 8000736:	4149      	adcs	r1, r1
 8000738:	bf28      	it	cs
 800073a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800073e:	bd30      	pop	{r4, r5, pc}
 8000740:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000744:	bf3c      	itt	cc
 8000746:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800074a:	bd30      	popcc	{r4, r5, pc}
 800074c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000750:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000754:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000758:	f04f 0000 	mov.w	r0, #0
 800075c:	bd30      	pop	{r4, r5, pc}
 800075e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000762:	bf1a      	itte	ne
 8000764:	4619      	movne	r1, r3
 8000766:	4610      	movne	r0, r2
 8000768:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800076c:	bf1c      	itt	ne
 800076e:	460b      	movne	r3, r1
 8000770:	4602      	movne	r2, r0
 8000772:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000776:	bf06      	itte	eq
 8000778:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800077c:	ea91 0f03 	teqeq	r1, r3
 8000780:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000784:	bd30      	pop	{r4, r5, pc}
 8000786:	bf00      	nop

08000788 <__aeabi_ui2d>:
 8000788:	f090 0f00 	teq	r0, #0
 800078c:	bf04      	itt	eq
 800078e:	2100      	moveq	r1, #0
 8000790:	4770      	bxeq	lr
 8000792:	b530      	push	{r4, r5, lr}
 8000794:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000798:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800079c:	f04f 0500 	mov.w	r5, #0
 80007a0:	f04f 0100 	mov.w	r1, #0
 80007a4:	e750      	b.n	8000648 <__adddf3+0x138>
 80007a6:	bf00      	nop

080007a8 <__aeabi_i2d>:
 80007a8:	f090 0f00 	teq	r0, #0
 80007ac:	bf04      	itt	eq
 80007ae:	2100      	moveq	r1, #0
 80007b0:	4770      	bxeq	lr
 80007b2:	b530      	push	{r4, r5, lr}
 80007b4:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80007b8:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80007bc:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80007c0:	bf48      	it	mi
 80007c2:	4240      	negmi	r0, r0
 80007c4:	f04f 0100 	mov.w	r1, #0
 80007c8:	e73e      	b.n	8000648 <__adddf3+0x138>
 80007ca:	bf00      	nop

080007cc <__aeabi_f2d>:
 80007cc:	0042      	lsls	r2, r0, #1
 80007ce:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80007d2:	ea4f 0131 	mov.w	r1, r1, rrx
 80007d6:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80007da:	bf1f      	itttt	ne
 80007dc:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80007e0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80007e4:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80007e8:	4770      	bxne	lr
 80007ea:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80007ee:	bf08      	it	eq
 80007f0:	4770      	bxeq	lr
 80007f2:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80007f6:	bf04      	itt	eq
 80007f8:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80007fc:	4770      	bxeq	lr
 80007fe:	b530      	push	{r4, r5, lr}
 8000800:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000804:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000808:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800080c:	e71c      	b.n	8000648 <__adddf3+0x138>
 800080e:	bf00      	nop

08000810 <__aeabi_ul2d>:
 8000810:	ea50 0201 	orrs.w	r2, r0, r1
 8000814:	bf08      	it	eq
 8000816:	4770      	bxeq	lr
 8000818:	b530      	push	{r4, r5, lr}
 800081a:	f04f 0500 	mov.w	r5, #0
 800081e:	e00a      	b.n	8000836 <__aeabi_l2d+0x16>

08000820 <__aeabi_l2d>:
 8000820:	ea50 0201 	orrs.w	r2, r0, r1
 8000824:	bf08      	it	eq
 8000826:	4770      	bxeq	lr
 8000828:	b530      	push	{r4, r5, lr}
 800082a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800082e:	d502      	bpl.n	8000836 <__aeabi_l2d+0x16>
 8000830:	4240      	negs	r0, r0
 8000832:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000836:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800083a:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800083e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000842:	f43f aed8 	beq.w	80005f6 <__adddf3+0xe6>
 8000846:	f04f 0203 	mov.w	r2, #3
 800084a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800084e:	bf18      	it	ne
 8000850:	3203      	addne	r2, #3
 8000852:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000856:	bf18      	it	ne
 8000858:	3203      	addne	r2, #3
 800085a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800085e:	f1c2 0320 	rsb	r3, r2, #32
 8000862:	fa00 fc03 	lsl.w	ip, r0, r3
 8000866:	fa20 f002 	lsr.w	r0, r0, r2
 800086a:	fa01 fe03 	lsl.w	lr, r1, r3
 800086e:	ea40 000e 	orr.w	r0, r0, lr
 8000872:	fa21 f102 	lsr.w	r1, r1, r2
 8000876:	4414      	add	r4, r2
 8000878:	e6bd      	b.n	80005f6 <__adddf3+0xe6>
 800087a:	bf00      	nop

0800087c <__aeabi_d2uiz>:
 800087c:	004a      	lsls	r2, r1, #1
 800087e:	d211      	bcs.n	80008a4 <__aeabi_d2uiz+0x28>
 8000880:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000884:	d211      	bcs.n	80008aa <__aeabi_d2uiz+0x2e>
 8000886:	d50d      	bpl.n	80008a4 <__aeabi_d2uiz+0x28>
 8000888:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 800088c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000890:	d40e      	bmi.n	80008b0 <__aeabi_d2uiz+0x34>
 8000892:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000896:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800089a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800089e:	fa23 f002 	lsr.w	r0, r3, r2
 80008a2:	4770      	bx	lr
 80008a4:	f04f 0000 	mov.w	r0, #0
 80008a8:	4770      	bx	lr
 80008aa:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80008ae:	d102      	bne.n	80008b6 <__aeabi_d2uiz+0x3a>
 80008b0:	f04f 30ff 	mov.w	r0, #4294967295
 80008b4:	4770      	bx	lr
 80008b6:	f04f 0000 	mov.w	r0, #0
 80008ba:	4770      	bx	lr

080008bc <__aeabi_uldivmod>:
 80008bc:	b953      	cbnz	r3, 80008d4 <__aeabi_uldivmod+0x18>
 80008be:	b94a      	cbnz	r2, 80008d4 <__aeabi_uldivmod+0x18>
 80008c0:	2900      	cmp	r1, #0
 80008c2:	bf08      	it	eq
 80008c4:	2800      	cmpeq	r0, #0
 80008c6:	bf1c      	itt	ne
 80008c8:	f04f 31ff 	movne.w	r1, #4294967295
 80008cc:	f04f 30ff 	movne.w	r0, #4294967295
 80008d0:	f000 b96e 	b.w	8000bb0 <__aeabi_idiv0>
 80008d4:	f1ad 0c08 	sub.w	ip, sp, #8
 80008d8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80008dc:	f000 f806 	bl	80008ec <__udivmoddi4>
 80008e0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80008e4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80008e8:	b004      	add	sp, #16
 80008ea:	4770      	bx	lr

080008ec <__udivmoddi4>:
 80008ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80008f0:	9d08      	ldr	r5, [sp, #32]
 80008f2:	4604      	mov	r4, r0
 80008f4:	468c      	mov	ip, r1
 80008f6:	2b00      	cmp	r3, #0
 80008f8:	f040 8083 	bne.w	8000a02 <__udivmoddi4+0x116>
 80008fc:	428a      	cmp	r2, r1
 80008fe:	4617      	mov	r7, r2
 8000900:	d947      	bls.n	8000992 <__udivmoddi4+0xa6>
 8000902:	fab2 f282 	clz	r2, r2
 8000906:	b142      	cbz	r2, 800091a <__udivmoddi4+0x2e>
 8000908:	f1c2 0020 	rsb	r0, r2, #32
 800090c:	fa24 f000 	lsr.w	r0, r4, r0
 8000910:	4091      	lsls	r1, r2
 8000912:	4097      	lsls	r7, r2
 8000914:	ea40 0c01 	orr.w	ip, r0, r1
 8000918:	4094      	lsls	r4, r2
 800091a:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800091e:	0c23      	lsrs	r3, r4, #16
 8000920:	fbbc f6f8 	udiv	r6, ip, r8
 8000924:	fa1f fe87 	uxth.w	lr, r7
 8000928:	fb08 c116 	mls	r1, r8, r6, ip
 800092c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000930:	fb06 f10e 	mul.w	r1, r6, lr
 8000934:	4299      	cmp	r1, r3
 8000936:	d909      	bls.n	800094c <__udivmoddi4+0x60>
 8000938:	18fb      	adds	r3, r7, r3
 800093a:	f106 30ff 	add.w	r0, r6, #4294967295
 800093e:	f080 8119 	bcs.w	8000b74 <__udivmoddi4+0x288>
 8000942:	4299      	cmp	r1, r3
 8000944:	f240 8116 	bls.w	8000b74 <__udivmoddi4+0x288>
 8000948:	3e02      	subs	r6, #2
 800094a:	443b      	add	r3, r7
 800094c:	1a5b      	subs	r3, r3, r1
 800094e:	b2a4      	uxth	r4, r4
 8000950:	fbb3 f0f8 	udiv	r0, r3, r8
 8000954:	fb08 3310 	mls	r3, r8, r0, r3
 8000958:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800095c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000960:	45a6      	cmp	lr, r4
 8000962:	d909      	bls.n	8000978 <__udivmoddi4+0x8c>
 8000964:	193c      	adds	r4, r7, r4
 8000966:	f100 33ff 	add.w	r3, r0, #4294967295
 800096a:	f080 8105 	bcs.w	8000b78 <__udivmoddi4+0x28c>
 800096e:	45a6      	cmp	lr, r4
 8000970:	f240 8102 	bls.w	8000b78 <__udivmoddi4+0x28c>
 8000974:	3802      	subs	r0, #2
 8000976:	443c      	add	r4, r7
 8000978:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800097c:	eba4 040e 	sub.w	r4, r4, lr
 8000980:	2600      	movs	r6, #0
 8000982:	b11d      	cbz	r5, 800098c <__udivmoddi4+0xa0>
 8000984:	40d4      	lsrs	r4, r2
 8000986:	2300      	movs	r3, #0
 8000988:	e9c5 4300 	strd	r4, r3, [r5]
 800098c:	4631      	mov	r1, r6
 800098e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000992:	b902      	cbnz	r2, 8000996 <__udivmoddi4+0xaa>
 8000994:	deff      	udf	#255	; 0xff
 8000996:	fab2 f282 	clz	r2, r2
 800099a:	2a00      	cmp	r2, #0
 800099c:	d150      	bne.n	8000a40 <__udivmoddi4+0x154>
 800099e:	1bcb      	subs	r3, r1, r7
 80009a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80009a4:	fa1f f887 	uxth.w	r8, r7
 80009a8:	2601      	movs	r6, #1
 80009aa:	fbb3 fcfe 	udiv	ip, r3, lr
 80009ae:	0c21      	lsrs	r1, r4, #16
 80009b0:	fb0e 331c 	mls	r3, lr, ip, r3
 80009b4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80009b8:	fb08 f30c 	mul.w	r3, r8, ip
 80009bc:	428b      	cmp	r3, r1
 80009be:	d907      	bls.n	80009d0 <__udivmoddi4+0xe4>
 80009c0:	1879      	adds	r1, r7, r1
 80009c2:	f10c 30ff 	add.w	r0, ip, #4294967295
 80009c6:	d202      	bcs.n	80009ce <__udivmoddi4+0xe2>
 80009c8:	428b      	cmp	r3, r1
 80009ca:	f200 80e9 	bhi.w	8000ba0 <__udivmoddi4+0x2b4>
 80009ce:	4684      	mov	ip, r0
 80009d0:	1ac9      	subs	r1, r1, r3
 80009d2:	b2a3      	uxth	r3, r4
 80009d4:	fbb1 f0fe 	udiv	r0, r1, lr
 80009d8:	fb0e 1110 	mls	r1, lr, r0, r1
 80009dc:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80009e0:	fb08 f800 	mul.w	r8, r8, r0
 80009e4:	45a0      	cmp	r8, r4
 80009e6:	d907      	bls.n	80009f8 <__udivmoddi4+0x10c>
 80009e8:	193c      	adds	r4, r7, r4
 80009ea:	f100 33ff 	add.w	r3, r0, #4294967295
 80009ee:	d202      	bcs.n	80009f6 <__udivmoddi4+0x10a>
 80009f0:	45a0      	cmp	r8, r4
 80009f2:	f200 80d9 	bhi.w	8000ba8 <__udivmoddi4+0x2bc>
 80009f6:	4618      	mov	r0, r3
 80009f8:	eba4 0408 	sub.w	r4, r4, r8
 80009fc:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000a00:	e7bf      	b.n	8000982 <__udivmoddi4+0x96>
 8000a02:	428b      	cmp	r3, r1
 8000a04:	d909      	bls.n	8000a1a <__udivmoddi4+0x12e>
 8000a06:	2d00      	cmp	r5, #0
 8000a08:	f000 80b1 	beq.w	8000b6e <__udivmoddi4+0x282>
 8000a0c:	2600      	movs	r6, #0
 8000a0e:	e9c5 0100 	strd	r0, r1, [r5]
 8000a12:	4630      	mov	r0, r6
 8000a14:	4631      	mov	r1, r6
 8000a16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000a1a:	fab3 f683 	clz	r6, r3
 8000a1e:	2e00      	cmp	r6, #0
 8000a20:	d14a      	bne.n	8000ab8 <__udivmoddi4+0x1cc>
 8000a22:	428b      	cmp	r3, r1
 8000a24:	d302      	bcc.n	8000a2c <__udivmoddi4+0x140>
 8000a26:	4282      	cmp	r2, r0
 8000a28:	f200 80b8 	bhi.w	8000b9c <__udivmoddi4+0x2b0>
 8000a2c:	1a84      	subs	r4, r0, r2
 8000a2e:	eb61 0103 	sbc.w	r1, r1, r3
 8000a32:	2001      	movs	r0, #1
 8000a34:	468c      	mov	ip, r1
 8000a36:	2d00      	cmp	r5, #0
 8000a38:	d0a8      	beq.n	800098c <__udivmoddi4+0xa0>
 8000a3a:	e9c5 4c00 	strd	r4, ip, [r5]
 8000a3e:	e7a5      	b.n	800098c <__udivmoddi4+0xa0>
 8000a40:	f1c2 0320 	rsb	r3, r2, #32
 8000a44:	fa20 f603 	lsr.w	r6, r0, r3
 8000a48:	4097      	lsls	r7, r2
 8000a4a:	fa01 f002 	lsl.w	r0, r1, r2
 8000a4e:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000a52:	40d9      	lsrs	r1, r3
 8000a54:	4330      	orrs	r0, r6
 8000a56:	0c03      	lsrs	r3, r0, #16
 8000a58:	fbb1 f6fe 	udiv	r6, r1, lr
 8000a5c:	fa1f f887 	uxth.w	r8, r7
 8000a60:	fb0e 1116 	mls	r1, lr, r6, r1
 8000a64:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000a68:	fb06 f108 	mul.w	r1, r6, r8
 8000a6c:	4299      	cmp	r1, r3
 8000a6e:	fa04 f402 	lsl.w	r4, r4, r2
 8000a72:	d909      	bls.n	8000a88 <__udivmoddi4+0x19c>
 8000a74:	18fb      	adds	r3, r7, r3
 8000a76:	f106 3cff 	add.w	ip, r6, #4294967295
 8000a7a:	f080 808d 	bcs.w	8000b98 <__udivmoddi4+0x2ac>
 8000a7e:	4299      	cmp	r1, r3
 8000a80:	f240 808a 	bls.w	8000b98 <__udivmoddi4+0x2ac>
 8000a84:	3e02      	subs	r6, #2
 8000a86:	443b      	add	r3, r7
 8000a88:	1a5b      	subs	r3, r3, r1
 8000a8a:	b281      	uxth	r1, r0
 8000a8c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000a90:	fb0e 3310 	mls	r3, lr, r0, r3
 8000a94:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000a98:	fb00 f308 	mul.w	r3, r0, r8
 8000a9c:	428b      	cmp	r3, r1
 8000a9e:	d907      	bls.n	8000ab0 <__udivmoddi4+0x1c4>
 8000aa0:	1879      	adds	r1, r7, r1
 8000aa2:	f100 3cff 	add.w	ip, r0, #4294967295
 8000aa6:	d273      	bcs.n	8000b90 <__udivmoddi4+0x2a4>
 8000aa8:	428b      	cmp	r3, r1
 8000aaa:	d971      	bls.n	8000b90 <__udivmoddi4+0x2a4>
 8000aac:	3802      	subs	r0, #2
 8000aae:	4439      	add	r1, r7
 8000ab0:	1acb      	subs	r3, r1, r3
 8000ab2:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000ab6:	e778      	b.n	80009aa <__udivmoddi4+0xbe>
 8000ab8:	f1c6 0c20 	rsb	ip, r6, #32
 8000abc:	fa03 f406 	lsl.w	r4, r3, r6
 8000ac0:	fa22 f30c 	lsr.w	r3, r2, ip
 8000ac4:	431c      	orrs	r4, r3
 8000ac6:	fa20 f70c 	lsr.w	r7, r0, ip
 8000aca:	fa01 f306 	lsl.w	r3, r1, r6
 8000ace:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000ad2:	fa21 f10c 	lsr.w	r1, r1, ip
 8000ad6:	431f      	orrs	r7, r3
 8000ad8:	0c3b      	lsrs	r3, r7, #16
 8000ada:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ade:	fa1f f884 	uxth.w	r8, r4
 8000ae2:	fb0e 1119 	mls	r1, lr, r9, r1
 8000ae6:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000aea:	fb09 fa08 	mul.w	sl, r9, r8
 8000aee:	458a      	cmp	sl, r1
 8000af0:	fa02 f206 	lsl.w	r2, r2, r6
 8000af4:	fa00 f306 	lsl.w	r3, r0, r6
 8000af8:	d908      	bls.n	8000b0c <__udivmoddi4+0x220>
 8000afa:	1861      	adds	r1, r4, r1
 8000afc:	f109 30ff 	add.w	r0, r9, #4294967295
 8000b00:	d248      	bcs.n	8000b94 <__udivmoddi4+0x2a8>
 8000b02:	458a      	cmp	sl, r1
 8000b04:	d946      	bls.n	8000b94 <__udivmoddi4+0x2a8>
 8000b06:	f1a9 0902 	sub.w	r9, r9, #2
 8000b0a:	4421      	add	r1, r4
 8000b0c:	eba1 010a 	sub.w	r1, r1, sl
 8000b10:	b2bf      	uxth	r7, r7
 8000b12:	fbb1 f0fe 	udiv	r0, r1, lr
 8000b16:	fb0e 1110 	mls	r1, lr, r0, r1
 8000b1a:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000b1e:	fb00 f808 	mul.w	r8, r0, r8
 8000b22:	45b8      	cmp	r8, r7
 8000b24:	d907      	bls.n	8000b36 <__udivmoddi4+0x24a>
 8000b26:	19e7      	adds	r7, r4, r7
 8000b28:	f100 31ff 	add.w	r1, r0, #4294967295
 8000b2c:	d22e      	bcs.n	8000b8c <__udivmoddi4+0x2a0>
 8000b2e:	45b8      	cmp	r8, r7
 8000b30:	d92c      	bls.n	8000b8c <__udivmoddi4+0x2a0>
 8000b32:	3802      	subs	r0, #2
 8000b34:	4427      	add	r7, r4
 8000b36:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000b3a:	eba7 0708 	sub.w	r7, r7, r8
 8000b3e:	fba0 8902 	umull	r8, r9, r0, r2
 8000b42:	454f      	cmp	r7, r9
 8000b44:	46c6      	mov	lr, r8
 8000b46:	4649      	mov	r1, r9
 8000b48:	d31a      	bcc.n	8000b80 <__udivmoddi4+0x294>
 8000b4a:	d017      	beq.n	8000b7c <__udivmoddi4+0x290>
 8000b4c:	b15d      	cbz	r5, 8000b66 <__udivmoddi4+0x27a>
 8000b4e:	ebb3 020e 	subs.w	r2, r3, lr
 8000b52:	eb67 0701 	sbc.w	r7, r7, r1
 8000b56:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000b5a:	40f2      	lsrs	r2, r6
 8000b5c:	ea4c 0202 	orr.w	r2, ip, r2
 8000b60:	40f7      	lsrs	r7, r6
 8000b62:	e9c5 2700 	strd	r2, r7, [r5]
 8000b66:	2600      	movs	r6, #0
 8000b68:	4631      	mov	r1, r6
 8000b6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b6e:	462e      	mov	r6, r5
 8000b70:	4628      	mov	r0, r5
 8000b72:	e70b      	b.n	800098c <__udivmoddi4+0xa0>
 8000b74:	4606      	mov	r6, r0
 8000b76:	e6e9      	b.n	800094c <__udivmoddi4+0x60>
 8000b78:	4618      	mov	r0, r3
 8000b7a:	e6fd      	b.n	8000978 <__udivmoddi4+0x8c>
 8000b7c:	4543      	cmp	r3, r8
 8000b7e:	d2e5      	bcs.n	8000b4c <__udivmoddi4+0x260>
 8000b80:	ebb8 0e02 	subs.w	lr, r8, r2
 8000b84:	eb69 0104 	sbc.w	r1, r9, r4
 8000b88:	3801      	subs	r0, #1
 8000b8a:	e7df      	b.n	8000b4c <__udivmoddi4+0x260>
 8000b8c:	4608      	mov	r0, r1
 8000b8e:	e7d2      	b.n	8000b36 <__udivmoddi4+0x24a>
 8000b90:	4660      	mov	r0, ip
 8000b92:	e78d      	b.n	8000ab0 <__udivmoddi4+0x1c4>
 8000b94:	4681      	mov	r9, r0
 8000b96:	e7b9      	b.n	8000b0c <__udivmoddi4+0x220>
 8000b98:	4666      	mov	r6, ip
 8000b9a:	e775      	b.n	8000a88 <__udivmoddi4+0x19c>
 8000b9c:	4630      	mov	r0, r6
 8000b9e:	e74a      	b.n	8000a36 <__udivmoddi4+0x14a>
 8000ba0:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ba4:	4439      	add	r1, r7
 8000ba6:	e713      	b.n	80009d0 <__udivmoddi4+0xe4>
 8000ba8:	3802      	subs	r0, #2
 8000baa:	443c      	add	r4, r7
 8000bac:	e724      	b.n	80009f8 <__udivmoddi4+0x10c>
 8000bae:	bf00      	nop

08000bb0 <__aeabi_idiv0>:
 8000bb0:	4770      	bx	lr
 8000bb2:	bf00      	nop

08000bb4 <cq_init>:
/*
Initializes a circular queue and returns it
 @ param void
 @ return the initialized circular queue
*/
circular_queue cq_init( void ) {
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	f6ad 0d18 	subw	sp, sp, #2072	; 0x818
 8000bba:	af00      	add	r7, sp, #0
 8000bbc:	1d3b      	adds	r3, r7, #4
 8000bbe:	6018      	str	r0, [r3, #0]

    // create a circular queue with default values
    circular_queue cq = {
 8000bc0:	f107 0308 	add.w	r3, r7, #8
 8000bc4:	4618      	mov	r0, r3
 8000bc6:	f44f 6301 	mov.w	r3, #2064	; 0x810
 8000bca:	461a      	mov	r2, r3
 8000bcc:	2100      	movs	r1, #0
 8000bce:	f002 fe06 	bl	80037de <memset>
 8000bd2:	f107 0308 	add.w	r3, r7, #8
 8000bd6:	2201      	movs	r2, #1
 8000bd8:	609a      	str	r2, [r3, #8]
            .isempty = DEFAULT_ISEMPTY,
            .isfull = DEFAULT_ISFULL
    };

    // return the circular queue
    return cq;
 8000bda:	1d3b      	adds	r3, r7, #4
 8000bdc:	681a      	ldr	r2, [r3, #0]
 8000bde:	f107 0308 	add.w	r3, r7, #8
 8000be2:	4610      	mov	r0, r2
 8000be4:	4619      	mov	r1, r3
 8000be6:	f44f 6301 	mov.w	r3, #2064	; 0x810
 8000bea:	461a      	mov	r2, r3
 8000bec:	f002 fde9 	bl	80037c2 <memcpy>
}
 8000bf0:	1d3b      	adds	r3, r7, #4
 8000bf2:	6818      	ldr	r0, [r3, #0]
 8000bf4:	f607 0718 	addw	r7, r7, #2072	; 0x818
 8000bf8:	46bd      	mov	sp, r7
 8000bfa:	bd80      	pop	{r7, pc}

08000bfc <cq_push>:
Pushes an element into the circular queue
@ param cq - the circular queue to push into
@ param c - the character to push into the queue
@ return void
*/
void cq_push( circular_queue * cq, char c ) {
 8000bfc:	b480      	push	{r7}
 8000bfe:	b083      	sub	sp, #12
 8000c00:	af00      	add	r7, sp, #0
 8000c02:	6078      	str	r0, [r7, #4]
 8000c04:	460b      	mov	r3, r1
 8000c06:	70fb      	strb	r3, [r7, #3]

    // push the character into the queue then increment the pusher
    cq->buffer[(cq->pusher)++] = c;
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	681b      	ldr	r3, [r3, #0]
 8000c0c:	1c59      	adds	r1, r3, #1
 8000c0e:	687a      	ldr	r2, [r7, #4]
 8000c10:	6011      	str	r1, [r2, #0]
 8000c12:	687a      	ldr	r2, [r7, #4]
 8000c14:	4413      	add	r3, r2
 8000c16:	78fa      	ldrb	r2, [r7, #3]
 8000c18:	741a      	strb	r2, [r3, #16]

    // if the pusher passes the end of the buffer, put it back at the start of the buffer
    if ( cq->pusher == CIRCULAR_QUEUE_SIZE ) cq->pusher = 0;
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	681b      	ldr	r3, [r3, #0]
 8000c1e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8000c22:	d102      	bne.n	8000c2a <cq_push+0x2e>
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	2200      	movs	r2, #0
 8000c28:	601a      	str	r2, [r3, #0]

    // set the full flag if the pusher moves to the same position as the puller
    cq->isfull = ( cq->pusher == cq->puller );
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	681a      	ldr	r2, [r3, #0]
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	685b      	ldr	r3, [r3, #4]
 8000c32:	429a      	cmp	r2, r3
 8000c34:	bf0c      	ite	eq
 8000c36:	2301      	moveq	r3, #1
 8000c38:	2300      	movne	r3, #0
 8000c3a:	b2db      	uxtb	r3, r3
 8000c3c:	461a      	mov	r2, r3
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	60da      	str	r2, [r3, #12]

    // clear the empty flag
    cq->isempty = 0;
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	2200      	movs	r2, #0
 8000c46:	609a      	str	r2, [r3, #8]
}
 8000c48:	bf00      	nop
 8000c4a:	370c      	adds	r7, #12
 8000c4c:	46bd      	mov	sp, r7
 8000c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c52:	4770      	bx	lr

08000c54 <cq_pull>:
/*
Pulls the next element from the circular queue
@ param cq - the circular queue to pull from
@ return the character from the queue
*/
char cq_pull( circular_queue * cq ) {
 8000c54:	b480      	push	{r7}
 8000c56:	b085      	sub	sp, #20
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	6078      	str	r0, [r7, #4]

    // pull the character out of the queue and increment the puller
    char c = cq->buffer[(cq->puller)++];
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	685b      	ldr	r3, [r3, #4]
 8000c60:	1c59      	adds	r1, r3, #1
 8000c62:	687a      	ldr	r2, [r7, #4]
 8000c64:	6051      	str	r1, [r2, #4]
 8000c66:	687a      	ldr	r2, [r7, #4]
 8000c68:	4413      	add	r3, r2
 8000c6a:	7c1b      	ldrb	r3, [r3, #16]
 8000c6c:	73fb      	strb	r3, [r7, #15]

    // if the pusher passes the end of the buffer, put it back at the start of the buffer
    if ( cq->puller == CIRCULAR_QUEUE_SIZE ) cq->puller = 0;
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	685b      	ldr	r3, [r3, #4]
 8000c72:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8000c76:	d102      	bne.n	8000c7e <cq_pull+0x2a>
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	605a      	str	r2, [r3, #4]

    // set the empty flag if the puller moves to the same position as the pusher
    cq->isempty = ( cq->puller == cq->pusher );
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	685a      	ldr	r2, [r3, #4]
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	681b      	ldr	r3, [r3, #0]
 8000c86:	429a      	cmp	r2, r3
 8000c88:	bf0c      	ite	eq
 8000c8a:	2301      	moveq	r3, #1
 8000c8c:	2300      	movne	r3, #0
 8000c8e:	b2db      	uxtb	r3, r3
 8000c90:	461a      	mov	r2, r3
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	609a      	str	r2, [r3, #8]

    // clear the full flag
    cq->isfull = 0;
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	2200      	movs	r2, #0
 8000c9a:	60da      	str	r2, [r3, #12]

    // return the character
    return c;
 8000c9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8000c9e:	4618      	mov	r0, r3
 8000ca0:	3714      	adds	r7, #20
 8000ca2:	46bd      	mov	sp, r7
 8000ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca8:	4770      	bx	lr

08000caa <cq_isempty>:
/*
Determines whether a circular queue is empty or not
@ param cq - the circular queue to analyze
@ return 1 if the circular queue is empty, 0 otherwise
*/
int cq_isempty( circular_queue * cq ) {
 8000caa:	b480      	push	{r7}
 8000cac:	b083      	sub	sp, #12
 8000cae:	af00      	add	r7, sp, #0
 8000cb0:	6078      	str	r0, [r7, #4]
    return cq->isempty;
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	689b      	ldr	r3, [r3, #8]
}
 8000cb6:	4618      	mov	r0, r3
 8000cb8:	370c      	adds	r7, #12
 8000cba:	46bd      	mov	sp, r7
 8000cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc0:	4770      	bx	lr

08000cc2 <cq_isfull>:
/*
Determines whether a circular queue is full or not
@ param cq - the circular queue to analyze
@ return 1 if the circular queue is full, 0 otherwise
*/
int cq_isfull( circular_queue * cq ) {
 8000cc2:	b480      	push	{r7}
 8000cc4:	b083      	sub	sp, #12
 8000cc6:	af00      	add	r7, sp, #0
 8000cc8:	6078      	str	r0, [r7, #4]
    return cq->isfull;
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	68db      	ldr	r3, [r3, #12]
}
 8000cce:	4618      	mov	r0, r3
 8000cd0:	370c      	adds	r7, #12
 8000cd2:	46bd      	mov	sp, r7
 8000cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd8:	4770      	bx	lr
	...

08000cdc <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim){
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	b082      	sub	sp, #8
 8000ce0:	af00      	add	r7, sp, #0
 8000ce2:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM1){
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	681b      	ldr	r3, [r3, #0]
 8000ce8:	4a15      	ldr	r2, [pc, #84]	; (8000d40 <HAL_TIM_PeriodElapsedCallback+0x64>)
 8000cea:	4293      	cmp	r3, r2
 8000cec:	d124      	bne.n	8000d38 <HAL_TIM_PeriodElapsedCallback+0x5c>
		if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_9) == GPIO_PIN_RESET){
 8000cee:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000cf2:	4814      	ldr	r0, [pc, #80]	; (8000d44 <HAL_TIM_PeriodElapsedCallback+0x68>)
 8000cf4:	f001 fb1e 	bl	8002334 <HAL_GPIO_ReadPin>
 8000cf8:	4603      	mov	r3, r0
 8000cfa:	2b00      	cmp	r3, #0
 8000cfc:	d10b      	bne.n	8000d16 <HAL_TIM_PeriodElapsedCallback+0x3a>
			COLLISION_S;
 8000cfe:	4b12      	ldr	r3, [pc, #72]	; (8000d48 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8000d00:	2202      	movs	r2, #2
 8000d02:	701a      	strb	r2, [r3, #0]
 8000d04:	4b11      	ldr	r3, [pc, #68]	; (8000d4c <HAL_TIM_PeriodElapsedCallback+0x70>)
 8000d06:	699b      	ldr	r3, [r3, #24]
 8000d08:	4a10      	ldr	r2, [pc, #64]	; (8000d4c <HAL_TIM_PeriodElapsedCallback+0x70>)
 8000d0a:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8000d0e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000d12:	6193      	str	r3, [r2, #24]
		}else{
			IDLE_S;
		}
	}
}
 8000d14:	e010      	b.n	8000d38 <HAL_TIM_PeriodElapsedCallback+0x5c>
			IDLE_S;
 8000d16:	4b0c      	ldr	r3, [pc, #48]	; (8000d48 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8000d18:	2201      	movs	r2, #1
 8000d1a:	701a      	strb	r2, [r3, #0]
 8000d1c:	4b0b      	ldr	r3, [pc, #44]	; (8000d4c <HAL_TIM_PeriodElapsedCallback+0x70>)
 8000d1e:	699b      	ldr	r3, [r3, #24]
 8000d20:	4a0a      	ldr	r2, [pc, #40]	; (8000d4c <HAL_TIM_PeriodElapsedCallback+0x70>)
 8000d22:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8000d26:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000d2a:	6193      	str	r3, [r2, #24]
 8000d2c:	4b08      	ldr	r3, [pc, #32]	; (8000d50 <HAL_TIM_PeriodElapsedCallback+0x74>)
 8000d2e:	2207      	movs	r2, #7
 8000d30:	601a      	str	r2, [r3, #0]
 8000d32:	4b08      	ldr	r3, [pc, #32]	; (8000d54 <HAL_TIM_PeriodElapsedCallback+0x78>)
 8000d34:	2200      	movs	r2, #0
 8000d36:	601a      	str	r2, [r3, #0]
}
 8000d38:	bf00      	nop
 8000d3a:	3708      	adds	r7, #8
 8000d3c:	46bd      	mov	sp, r7
 8000d3e:	bd80      	pop	{r7, pc}
 8000d40:	40010000 	.word	0x40010000
 8000d44:	40020800 	.word	0x40020800
 8000d48:	2000110c 	.word	0x2000110c
 8000d4c:	40020400 	.word	0x40020400
 8000d50:	20000004 	.word	0x20000004
 8000d54:	20000094 	.word	0x20000094

08000d58 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8000d58:	b580      	push	{r7, lr}
 8000d5a:	b084      	sub	sp, #16
 8000d5c:	af00      	add	r7, sp, #0
 8000d5e:	4603      	mov	r3, r0
 8000d60:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == GPIO_PIN_9){
 8000d62:	88fb      	ldrh	r3, [r7, #6]
 8000d64:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000d68:	d158      	bne.n	8000e1c <HAL_GPIO_EXTI_Callback+0xc4>

		if(TIM2->SR & TIM_SR_UIF){
 8000d6a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000d6e:	691b      	ldr	r3, [r3, #16]
 8000d70:	f003 0301 	and.w	r3, r3, #1
 8000d74:	2b00      	cmp	r3, #0
 8000d76:	d051      	beq.n	8000e1c <HAL_GPIO_EXTI_Callback+0xc4>
			TIM2->CNT = 0;
 8000d78:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	625a      	str	r2, [r3, #36]	; 0x24
			TIM2->SR &= ~TIM_SR_UIF;
 8000d80:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000d84:	691b      	ldr	r3, [r3, #16]
 8000d86:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000d8a:	f023 0301 	bic.w	r3, r3, #1
 8000d8e:	6113      	str	r3, [r2, #16]

			uint8_t value = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_9);
 8000d90:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000d94:	4823      	ldr	r0, [pc, #140]	; (8000e24 <HAL_GPIO_EXTI_Callback+0xcc>)
 8000d96:	f001 facd 	bl	8002334 <HAL_GPIO_ReadPin>
 8000d9a:	4603      	mov	r3, r0
 8000d9c:	73fb      	strb	r3, [r7, #15]
			if (bitCount ==7) {receiveBuffer[byteCount] = 0;}
 8000d9e:	4b22      	ldr	r3, [pc, #136]	; (8000e28 <HAL_GPIO_EXTI_Callback+0xd0>)
 8000da0:	681b      	ldr	r3, [r3, #0]
 8000da2:	2b07      	cmp	r3, #7
 8000da4:	d104      	bne.n	8000db0 <HAL_GPIO_EXTI_Callback+0x58>
 8000da6:	4b21      	ldr	r3, [pc, #132]	; (8000e2c <HAL_GPIO_EXTI_Callback+0xd4>)
 8000da8:	681b      	ldr	r3, [r3, #0]
 8000daa:	4a21      	ldr	r2, [pc, #132]	; (8000e30 <HAL_GPIO_EXTI_Callback+0xd8>)
 8000dac:	2100      	movs	r1, #0
 8000dae:	54d1      	strb	r1, [r2, r3]
			receiveBuffer[byteCount] |= value<<bitCount--;
 8000db0:	7bfa      	ldrb	r2, [r7, #15]
 8000db2:	4b1d      	ldr	r3, [pc, #116]	; (8000e28 <HAL_GPIO_EXTI_Callback+0xd0>)
 8000db4:	681b      	ldr	r3, [r3, #0]
 8000db6:	1e59      	subs	r1, r3, #1
 8000db8:	481b      	ldr	r0, [pc, #108]	; (8000e28 <HAL_GPIO_EXTI_Callback+0xd0>)
 8000dba:	6001      	str	r1, [r0, #0]
 8000dbc:	fa02 f103 	lsl.w	r1, r2, r3
 8000dc0:	4b1a      	ldr	r3, [pc, #104]	; (8000e2c <HAL_GPIO_EXTI_Callback+0xd4>)
 8000dc2:	681b      	ldr	r3, [r3, #0]
 8000dc4:	4a1a      	ldr	r2, [pc, #104]	; (8000e30 <HAL_GPIO_EXTI_Callback+0xd8>)
 8000dc6:	5cd3      	ldrb	r3, [r2, r3]
 8000dc8:	b25a      	sxtb	r2, r3
 8000dca:	b24b      	sxtb	r3, r1
 8000dcc:	4313      	orrs	r3, r2
 8000dce:	b25a      	sxtb	r2, r3
 8000dd0:	4b16      	ldr	r3, [pc, #88]	; (8000e2c <HAL_GPIO_EXTI_Callback+0xd4>)
 8000dd2:	681b      	ldr	r3, [r3, #0]
 8000dd4:	b2d1      	uxtb	r1, r2
 8000dd6:	4a16      	ldr	r2, [pc, #88]	; (8000e30 <HAL_GPIO_EXTI_Callback+0xd8>)
 8000dd8:	54d1      	strb	r1, [r2, r3]

			if(bitCount < 0)
 8000dda:	4b13      	ldr	r3, [pc, #76]	; (8000e28 <HAL_GPIO_EXTI_Callback+0xd0>)
 8000ddc:	681b      	ldr	r3, [r3, #0]
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	da07      	bge.n	8000df2 <HAL_GPIO_EXTI_Callback+0x9a>
			{
				byteCount++;
 8000de2:	4b12      	ldr	r3, [pc, #72]	; (8000e2c <HAL_GPIO_EXTI_Callback+0xd4>)
 8000de4:	681b      	ldr	r3, [r3, #0]
 8000de6:	3301      	adds	r3, #1
 8000de8:	4a10      	ldr	r2, [pc, #64]	; (8000e2c <HAL_GPIO_EXTI_Callback+0xd4>)
 8000dea:	6013      	str	r3, [r2, #0]
				bitCount = 7;
 8000dec:	4b0e      	ldr	r3, [pc, #56]	; (8000e28 <HAL_GPIO_EXTI_Callback+0xd0>)
 8000dee:	2207      	movs	r2, #7
 8000df0:	601a      	str	r2, [r3, #0]
			}
			if(byteCount == 30)
 8000df2:	4b0e      	ldr	r3, [pc, #56]	; (8000e2c <HAL_GPIO_EXTI_Callback+0xd4>)
 8000df4:	681b      	ldr	r3, [r3, #0]
 8000df6:	2b1e      	cmp	r3, #30
 8000df8:	d102      	bne.n	8000e00 <HAL_GPIO_EXTI_Callback+0xa8>
				byteCount = 0;
 8000dfa:	4b0c      	ldr	r3, [pc, #48]	; (8000e2c <HAL_GPIO_EXTI_Callback+0xd4>)
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	601a      	str	r2, [r3, #0]

			BUSY_S;
 8000e00:	4b0c      	ldr	r3, [pc, #48]	; (8000e34 <HAL_GPIO_EXTI_Callback+0xdc>)
 8000e02:	2200      	movs	r2, #0
 8000e04:	701a      	strb	r2, [r3, #0]
 8000e06:	4b0c      	ldr	r3, [pc, #48]	; (8000e38 <HAL_GPIO_EXTI_Callback+0xe0>)
 8000e08:	699b      	ldr	r3, [r3, #24]
 8000e0a:	4a0b      	ldr	r2, [pc, #44]	; (8000e38 <HAL_GPIO_EXTI_Callback+0xe0>)
 8000e0c:	f043 4320 	orr.w	r3, r3, #2684354560	; 0xa0000000
 8000e10:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000e14:	6193      	str	r3, [r2, #24]
			TIM1->CNT = 0;
 8000e16:	4b09      	ldr	r3, [pc, #36]	; (8000e3c <HAL_GPIO_EXTI_Callback+0xe4>)
 8000e18:	2200      	movs	r2, #0
 8000e1a:	625a      	str	r2, [r3, #36]	; 0x24
		}
	}
}
 8000e1c:	bf00      	nop
 8000e1e:	3710      	adds	r7, #16
 8000e20:	46bd      	mov	sp, r7
 8000e22:	bd80      	pop	{r7, pc}
 8000e24:	40020800 	.word	0x40020800
 8000e28:	20000004 	.word	0x20000004
 8000e2c:	20000094 	.word	0x20000094
 8000e30:	200014b0 	.word	0x200014b0
 8000e34:	2000110c 	.word	0x2000110c
 8000e38:	40020400 	.word	0x40020400
 8000e3c:	40010000 	.word	0x40010000

08000e40 <crc>:

uint8_t crc(uint8_t *data, size_t len)
{
 8000e40:	b480      	push	{r7}
 8000e42:	b085      	sub	sp, #20
 8000e44:	af00      	add	r7, sp, #0
 8000e46:	6078      	str	r0, [r7, #4]
 8000e48:	6039      	str	r1, [r7, #0]
    uint8_t crc = 0;
 8000e4a:	2300      	movs	r3, #0
 8000e4c:	73fb      	strb	r3, [r7, #15]
    size_t i;
    for (i = 0; i < len; i++) {
 8000e4e:	2300      	movs	r3, #0
 8000e50:	60bb      	str	r3, [r7, #8]
 8000e52:	e00d      	b.n	8000e70 <crc+0x30>
        crc = crc8x_table[crc ^ data[i]];
 8000e54:	687a      	ldr	r2, [r7, #4]
 8000e56:	68bb      	ldr	r3, [r7, #8]
 8000e58:	4413      	add	r3, r2
 8000e5a:	781a      	ldrb	r2, [r3, #0]
 8000e5c:	7bfb      	ldrb	r3, [r7, #15]
 8000e5e:	4053      	eors	r3, r2
 8000e60:	b2db      	uxtb	r3, r3
 8000e62:	461a      	mov	r2, r3
 8000e64:	4b08      	ldr	r3, [pc, #32]	; (8000e88 <crc+0x48>)
 8000e66:	5c9b      	ldrb	r3, [r3, r2]
 8000e68:	73fb      	strb	r3, [r7, #15]
    for (i = 0; i < len; i++) {
 8000e6a:	68bb      	ldr	r3, [r7, #8]
 8000e6c:	3301      	adds	r3, #1
 8000e6e:	60bb      	str	r3, [r7, #8]
 8000e70:	68ba      	ldr	r2, [r7, #8]
 8000e72:	683b      	ldr	r3, [r7, #0]
 8000e74:	429a      	cmp	r2, r3
 8000e76:	d3ed      	bcc.n	8000e54 <crc+0x14>
    }
    return crc;
 8000e78:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e7a:	4618      	mov	r0, r3
 8000e7c:	3714      	adds	r7, #20
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e84:	4770      	bx	lr
 8000e86:	bf00      	nop
 8000e88:	08004ba4 	.word	0x08004ba4

08000e8c <sendData>:

int sendData(int bytes){
 8000e8c:	b480      	push	{r7}
 8000e8e:	b087      	sub	sp, #28
 8000e90:	af00      	add	r7, sp, #0
 8000e92:	6078      	str	r0, [r7, #4]
	//send data
	buffer[bytes] = 0;
 8000e94:	4aa9      	ldr	r2, [pc, #676]	; (800113c <sendData+0x2b0>)
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	4413      	add	r3, r2
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	701a      	strb	r2, [r3, #0]

	//headers

	messageBuffer[0] = MANCHESTER(0x55); //preamble
 8000e9e:	4ba8      	ldr	r3, [pc, #672]	; (8001140 <sendData+0x2b4>)
 8000ea0:	f649 1299 	movw	r2, #39321	; 0x9999
 8000ea4:	801a      	strh	r2, [r3, #0]
	messageBuffer[1] = MANCHESTER(0x01); //version
 8000ea6:	4ba6      	ldr	r3, [pc, #664]	; (8001140 <sendData+0x2b4>)
 8000ea8:	f64a 22a9 	movw	r2, #43689	; 0xaaa9
 8000eac:	805a      	strh	r2, [r3, #2]
	messageBuffer[2] = MANCHESTER(0x16); //source
 8000eae:	4ba4      	ldr	r3, [pc, #656]	; (8001140 <sendData+0x2b4>)
 8000eb0:	f64a 1296 	movw	r2, #43414	; 0xa996
 8000eb4:	809a      	strh	r2, [r3, #4]
	messageBuffer[3] = MANCHESTER(0x01); //destination
 8000eb6:	4ba2      	ldr	r3, [pc, #648]	; (8001140 <sendData+0x2b4>)
 8000eb8:	f64a 22a9 	movw	r2, #43689	; 0xaaa9
 8000ebc:	80da      	strh	r2, [r3, #6]
	messageBuffer[4] = MANCHESTER(bytes); //length
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	f003 0301 	and.w	r3, r3, #1
 8000ec4:	2b00      	cmp	r3, #0
 8000ec6:	d001      	beq.n	8000ecc <sendData+0x40>
 8000ec8:	2201      	movs	r2, #1
 8000eca:	e000      	b.n	8000ece <sendData+0x42>
 8000ecc:	2202      	movs	r2, #2
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	f003 0302 	and.w	r3, r3, #2
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	d001      	beq.n	8000edc <sendData+0x50>
 8000ed8:	2304      	movs	r3, #4
 8000eda:	e000      	b.n	8000ede <sendData+0x52>
 8000edc:	2308      	movs	r3, #8
 8000ede:	4313      	orrs	r3, r2
 8000ee0:	b21b      	sxth	r3, r3
 8000ee2:	687a      	ldr	r2, [r7, #4]
 8000ee4:	f002 0204 	and.w	r2, r2, #4
 8000ee8:	2a00      	cmp	r2, #0
 8000eea:	d001      	beq.n	8000ef0 <sendData+0x64>
 8000eec:	2210      	movs	r2, #16
 8000eee:	e000      	b.n	8000ef2 <sendData+0x66>
 8000ef0:	2220      	movs	r2, #32
 8000ef2:	4313      	orrs	r3, r2
 8000ef4:	b21b      	sxth	r3, r3
 8000ef6:	687a      	ldr	r2, [r7, #4]
 8000ef8:	f002 0208 	and.w	r2, r2, #8
 8000efc:	2a00      	cmp	r2, #0
 8000efe:	d001      	beq.n	8000f04 <sendData+0x78>
 8000f00:	2240      	movs	r2, #64	; 0x40
 8000f02:	e000      	b.n	8000f06 <sendData+0x7a>
 8000f04:	2280      	movs	r2, #128	; 0x80
 8000f06:	4313      	orrs	r3, r2
 8000f08:	b21b      	sxth	r3, r3
 8000f0a:	687a      	ldr	r2, [r7, #4]
 8000f0c:	f002 0210 	and.w	r2, r2, #16
 8000f10:	2a00      	cmp	r2, #0
 8000f12:	d002      	beq.n	8000f1a <sendData+0x8e>
 8000f14:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000f18:	e001      	b.n	8000f1e <sendData+0x92>
 8000f1a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000f1e:	4313      	orrs	r3, r2
 8000f20:	b21b      	sxth	r3, r3
 8000f22:	687a      	ldr	r2, [r7, #4]
 8000f24:	f002 0220 	and.w	r2, r2, #32
 8000f28:	2a00      	cmp	r2, #0
 8000f2a:	d002      	beq.n	8000f32 <sendData+0xa6>
 8000f2c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000f30:	e001      	b.n	8000f36 <sendData+0xaa>
 8000f32:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000f36:	4313      	orrs	r3, r2
 8000f38:	b21b      	sxth	r3, r3
 8000f3a:	687a      	ldr	r2, [r7, #4]
 8000f3c:	f002 0240 	and.w	r2, r2, #64	; 0x40
 8000f40:	2a00      	cmp	r2, #0
 8000f42:	d002      	beq.n	8000f4a <sendData+0xbe>
 8000f44:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000f48:	e001      	b.n	8000f4e <sendData+0xc2>
 8000f4a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000f4e:	4313      	orrs	r3, r2
 8000f50:	b21b      	sxth	r3, r3
 8000f52:	687a      	ldr	r2, [r7, #4]
 8000f54:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8000f58:	2a00      	cmp	r2, #0
 8000f5a:	d002      	beq.n	8000f62 <sendData+0xd6>
 8000f5c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000f60:	e000      	b.n	8000f64 <sendData+0xd8>
 8000f62:	4a78      	ldr	r2, [pc, #480]	; (8001144 <sendData+0x2b8>)
 8000f64:	4313      	orrs	r3, r2
 8000f66:	b21b      	sxth	r3, r3
 8000f68:	b29a      	uxth	r2, r3
 8000f6a:	4b75      	ldr	r3, [pc, #468]	; (8001140 <sendData+0x2b4>)
 8000f6c:	811a      	strh	r2, [r3, #8]
	messageBuffer[5] = MANCHESTER(0x01); //crc flag
 8000f6e:	4b74      	ldr	r3, [pc, #464]	; (8001140 <sendData+0x2b4>)
 8000f70:	f64a 22a9 	movw	r2, #43689	; 0xaaa9
 8000f74:	815a      	strh	r2, [r3, #10]
	if (messageBuffer[5] == MANCHESTER(0))
		messageBuffer[HEADER_LEN+bytes] = MANCHESTER(0xAA); //crc flag
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	3306      	adds	r3, #6
 8000f7a:	4a71      	ldr	r2, [pc, #452]	; (8001140 <sendData+0x2b4>)
 8000f7c:	f246 6166 	movw	r1, #26214	; 0x6666
 8000f80:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	else
		messageBuffer[HEADER_LEN+bytes] = MANCHESTER(crc(buffer,bytes)); //crc flag
	for (int i = 0; i < bytes;i++){
 8000f84:	2300      	movs	r3, #0
 8000f86:	617b      	str	r3, [r7, #20]
 8000f88:	e075      	b.n	8001076 <sendData+0x1ea>
	  output[i] = MANCHESTER(buffer[i]);
 8000f8a:	4a6c      	ldr	r2, [pc, #432]	; (800113c <sendData+0x2b0>)
 8000f8c:	697b      	ldr	r3, [r7, #20]
 8000f8e:	4413      	add	r3, r2
 8000f90:	781b      	ldrb	r3, [r3, #0]
 8000f92:	f003 0301 	and.w	r3, r3, #1
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d001      	beq.n	8000f9e <sendData+0x112>
 8000f9a:	2201      	movs	r2, #1
 8000f9c:	e000      	b.n	8000fa0 <sendData+0x114>
 8000f9e:	2202      	movs	r2, #2
 8000fa0:	4966      	ldr	r1, [pc, #408]	; (800113c <sendData+0x2b0>)
 8000fa2:	697b      	ldr	r3, [r7, #20]
 8000fa4:	440b      	add	r3, r1
 8000fa6:	781b      	ldrb	r3, [r3, #0]
 8000fa8:	f003 0302 	and.w	r3, r3, #2
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	d001      	beq.n	8000fb4 <sendData+0x128>
 8000fb0:	2304      	movs	r3, #4
 8000fb2:	e000      	b.n	8000fb6 <sendData+0x12a>
 8000fb4:	2308      	movs	r3, #8
 8000fb6:	4313      	orrs	r3, r2
 8000fb8:	b21b      	sxth	r3, r3
 8000fba:	4960      	ldr	r1, [pc, #384]	; (800113c <sendData+0x2b0>)
 8000fbc:	697a      	ldr	r2, [r7, #20]
 8000fbe:	440a      	add	r2, r1
 8000fc0:	7812      	ldrb	r2, [r2, #0]
 8000fc2:	f002 0204 	and.w	r2, r2, #4
 8000fc6:	2a00      	cmp	r2, #0
 8000fc8:	d001      	beq.n	8000fce <sendData+0x142>
 8000fca:	2210      	movs	r2, #16
 8000fcc:	e000      	b.n	8000fd0 <sendData+0x144>
 8000fce:	2220      	movs	r2, #32
 8000fd0:	4313      	orrs	r3, r2
 8000fd2:	b21b      	sxth	r3, r3
 8000fd4:	4959      	ldr	r1, [pc, #356]	; (800113c <sendData+0x2b0>)
 8000fd6:	697a      	ldr	r2, [r7, #20]
 8000fd8:	440a      	add	r2, r1
 8000fda:	7812      	ldrb	r2, [r2, #0]
 8000fdc:	f002 0208 	and.w	r2, r2, #8
 8000fe0:	2a00      	cmp	r2, #0
 8000fe2:	d001      	beq.n	8000fe8 <sendData+0x15c>
 8000fe4:	2240      	movs	r2, #64	; 0x40
 8000fe6:	e000      	b.n	8000fea <sendData+0x15e>
 8000fe8:	2280      	movs	r2, #128	; 0x80
 8000fea:	4313      	orrs	r3, r2
 8000fec:	b21b      	sxth	r3, r3
 8000fee:	4953      	ldr	r1, [pc, #332]	; (800113c <sendData+0x2b0>)
 8000ff0:	697a      	ldr	r2, [r7, #20]
 8000ff2:	440a      	add	r2, r1
 8000ff4:	7812      	ldrb	r2, [r2, #0]
 8000ff6:	f002 0210 	and.w	r2, r2, #16
 8000ffa:	2a00      	cmp	r2, #0
 8000ffc:	d002      	beq.n	8001004 <sendData+0x178>
 8000ffe:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001002:	e001      	b.n	8001008 <sendData+0x17c>
 8001004:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001008:	4313      	orrs	r3, r2
 800100a:	b21b      	sxth	r3, r3
 800100c:	494b      	ldr	r1, [pc, #300]	; (800113c <sendData+0x2b0>)
 800100e:	697a      	ldr	r2, [r7, #20]
 8001010:	440a      	add	r2, r1
 8001012:	7812      	ldrb	r2, [r2, #0]
 8001014:	f002 0220 	and.w	r2, r2, #32
 8001018:	2a00      	cmp	r2, #0
 800101a:	d002      	beq.n	8001022 <sendData+0x196>
 800101c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001020:	e001      	b.n	8001026 <sendData+0x19a>
 8001022:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001026:	4313      	orrs	r3, r2
 8001028:	b21b      	sxth	r3, r3
 800102a:	4944      	ldr	r1, [pc, #272]	; (800113c <sendData+0x2b0>)
 800102c:	697a      	ldr	r2, [r7, #20]
 800102e:	440a      	add	r2, r1
 8001030:	7812      	ldrb	r2, [r2, #0]
 8001032:	f002 0240 	and.w	r2, r2, #64	; 0x40
 8001036:	2a00      	cmp	r2, #0
 8001038:	d002      	beq.n	8001040 <sendData+0x1b4>
 800103a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800103e:	e001      	b.n	8001044 <sendData+0x1b8>
 8001040:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001044:	4313      	orrs	r3, r2
 8001046:	b21b      	sxth	r3, r3
 8001048:	493c      	ldr	r1, [pc, #240]	; (800113c <sendData+0x2b0>)
 800104a:	697a      	ldr	r2, [r7, #20]
 800104c:	440a      	add	r2, r1
 800104e:	7812      	ldrb	r2, [r2, #0]
 8001050:	b252      	sxtb	r2, r2
 8001052:	2a00      	cmp	r2, #0
 8001054:	da02      	bge.n	800105c <sendData+0x1d0>
 8001056:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800105a:	e000      	b.n	800105e <sendData+0x1d2>
 800105c:	4a39      	ldr	r2, [pc, #228]	; (8001144 <sendData+0x2b8>)
 800105e:	4313      	orrs	r3, r2
 8001060:	b219      	sxth	r1, r3
 8001062:	4b39      	ldr	r3, [pc, #228]	; (8001148 <sendData+0x2bc>)
 8001064:	681a      	ldr	r2, [r3, #0]
 8001066:	697b      	ldr	r3, [r7, #20]
 8001068:	005b      	lsls	r3, r3, #1
 800106a:	4413      	add	r3, r2
 800106c:	b28a      	uxth	r2, r1
 800106e:	801a      	strh	r2, [r3, #0]
	for (int i = 0; i < bytes;i++){
 8001070:	697b      	ldr	r3, [r7, #20]
 8001072:	3301      	adds	r3, #1
 8001074:	617b      	str	r3, [r7, #20]
 8001076:	697a      	ldr	r2, [r7, #20]
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	429a      	cmp	r2, r3
 800107c:	db85      	blt.n	8000f8a <sendData+0xfe>
	}

	while (currentState == COLLISION || currentState == BUSY);
 800107e:	bf00      	nop
 8001080:	4b32      	ldr	r3, [pc, #200]	; (800114c <sendData+0x2c0>)
 8001082:	781b      	ldrb	r3, [r3, #0]
 8001084:	2b02      	cmp	r3, #2
 8001086:	d0fb      	beq.n	8001080 <sendData+0x1f4>
 8001088:	4b30      	ldr	r3, [pc, #192]	; (800114c <sendData+0x2c0>)
 800108a:	781b      	ldrb	r3, [r3, #0]
 800108c:	2b00      	cmp	r3, #0
 800108e:	d0f7      	beq.n	8001080 <sendData+0x1f4>
	BUSY_S;
 8001090:	4b2e      	ldr	r3, [pc, #184]	; (800114c <sendData+0x2c0>)
 8001092:	2200      	movs	r2, #0
 8001094:	701a      	strb	r2, [r3, #0]
 8001096:	4b2e      	ldr	r3, [pc, #184]	; (8001150 <sendData+0x2c4>)
 8001098:	699b      	ldr	r3, [r3, #24]
 800109a:	4a2d      	ldr	r2, [pc, #180]	; (8001150 <sendData+0x2c4>)
 800109c:	f043 4320 	orr.w	r3, r3, #2684354560	; 0xa0000000
 80010a0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80010a4:	6193      	str	r3, [r2, #24]
	for (int i = 0; i < bytes+HEADER_LEN+1;i++){
 80010a6:	2300      	movs	r3, #0
 80010a8:	613b      	str	r3, [r7, #16]
 80010aa:	e035      	b.n	8001118 <sendData+0x28c>
		for (int j = 15; j >= 0; j--){
 80010ac:	230f      	movs	r3, #15
 80010ae:	60fb      	str	r3, [r7, #12]
 80010b0:	e02c      	b.n	800110c <sendData+0x280>
			if (currentState == COLLISION){
 80010b2:	4b26      	ldr	r3, [pc, #152]	; (800114c <sendData+0x2c0>)
 80010b4:	781b      	ldrb	r3, [r3, #0]
 80010b6:	2b02      	cmp	r3, #2
 80010b8:	d102      	bne.n	80010c0 <sendData+0x234>
				return -1;
 80010ba:	f04f 33ff 	mov.w	r3, #4294967295
 80010be:	e037      	b.n	8001130 <sendData+0x2a4>
			}
			GPIOC->BSRR = (messageBuffer[i] & 1<<j)? GPIO_PIN_8:(uint32_t)GPIO_PIN_8<<16U;
 80010c0:	4a1f      	ldr	r2, [pc, #124]	; (8001140 <sendData+0x2b4>)
 80010c2:	693b      	ldr	r3, [r7, #16]
 80010c4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80010c8:	461a      	mov	r2, r3
 80010ca:	68fb      	ldr	r3, [r7, #12]
 80010cc:	fa42 f303 	asr.w	r3, r2, r3
 80010d0:	f003 0301 	and.w	r3, r3, #1
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d002      	beq.n	80010de <sendData+0x252>
 80010d8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80010dc:	e001      	b.n	80010e2 <sendData+0x256>
 80010de:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80010e2:	4a1c      	ldr	r2, [pc, #112]	; (8001154 <sendData+0x2c8>)
 80010e4:	6193      	str	r3, [r2, #24]
			TIM1->CNT = 0;
 80010e6:	4b1c      	ldr	r3, [pc, #112]	; (8001158 <sendData+0x2cc>)
 80010e8:	2200      	movs	r2, #0
 80010ea:	625a      	str	r2, [r3, #36]	; 0x24
			TIM8->SR &= ~TIM_SR_UIF;
 80010ec:	4b1b      	ldr	r3, [pc, #108]	; (800115c <sendData+0x2d0>)
 80010ee:	691b      	ldr	r3, [r3, #16]
 80010f0:	4a1a      	ldr	r2, [pc, #104]	; (800115c <sendData+0x2d0>)
 80010f2:	f023 0301 	bic.w	r3, r3, #1
 80010f6:	6113      	str	r3, [r2, #16]
			while(!(TIM8->SR & TIM_SR_UIF));
 80010f8:	bf00      	nop
 80010fa:	4b18      	ldr	r3, [pc, #96]	; (800115c <sendData+0x2d0>)
 80010fc:	691b      	ldr	r3, [r3, #16]
 80010fe:	f003 0301 	and.w	r3, r3, #1
 8001102:	2b00      	cmp	r3, #0
 8001104:	d0f9      	beq.n	80010fa <sendData+0x26e>
		for (int j = 15; j >= 0; j--){
 8001106:	68fb      	ldr	r3, [r7, #12]
 8001108:	3b01      	subs	r3, #1
 800110a:	60fb      	str	r3, [r7, #12]
 800110c:	68fb      	ldr	r3, [r7, #12]
 800110e:	2b00      	cmp	r3, #0
 8001110:	dacf      	bge.n	80010b2 <sendData+0x226>
	for (int i = 0; i < bytes+HEADER_LEN+1;i++){
 8001112:	693b      	ldr	r3, [r7, #16]
 8001114:	3301      	adds	r3, #1
 8001116:	613b      	str	r3, [r7, #16]
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	3306      	adds	r3, #6
 800111c:	693a      	ldr	r2, [r7, #16]
 800111e:	429a      	cmp	r2, r3
 8001120:	ddc4      	ble.n	80010ac <sendData+0x220>
		}
	}

	GPIOC->BSRR |= GPIO_PIN_8;
 8001122:	4b0c      	ldr	r3, [pc, #48]	; (8001154 <sendData+0x2c8>)
 8001124:	699b      	ldr	r3, [r3, #24]
 8001126:	4a0b      	ldr	r2, [pc, #44]	; (8001154 <sendData+0x2c8>)
 8001128:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800112c:	6193      	str	r3, [r2, #24]

	return 0;
 800112e:	2300      	movs	r3, #0
}
 8001130:	4618      	mov	r0, r3
 8001132:	371c      	adds	r7, #28
 8001134:	46bd      	mov	sp, r7
 8001136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800113a:	4770      	bx	lr
 800113c:	20001110 	.word	0x20001110
 8001140:	200012a0 	.word	0x200012a0
 8001144:	ffff8000 	.word	0xffff8000
 8001148:	20000000 	.word	0x20000000
 800114c:	2000110c 	.word	0x2000110c
 8001150:	40020400 	.word	0x40020400
 8001154:	40020800 	.word	0x40020800
 8001158:	40010000 	.word	0x40010000
 800115c:	40010400 	.word	0x40010400

08001160 <printMessage>:

void printMessage(void){
 8001160:	b580      	push	{r7, lr}
 8001162:	af00      	add	r7, sp, #0
	  printf("\n\nMESSAGE RECIEVED:\n");
 8001164:	4837      	ldr	r0, [pc, #220]	; (8001244 <printMessage+0xe4>)
 8001166:	f002 fbc9 	bl	80038fc <puts>
	  printf("\tPreamble:\t0x%02x\n",receiveBuffer[0]);
 800116a:	4b37      	ldr	r3, [pc, #220]	; (8001248 <printMessage+0xe8>)
 800116c:	781b      	ldrb	r3, [r3, #0]
 800116e:	4619      	mov	r1, r3
 8001170:	4836      	ldr	r0, [pc, #216]	; (800124c <printMessage+0xec>)
 8001172:	f002 fb3d 	bl	80037f0 <iprintf>
	  printf("\tVersion:\t0x%02x\n",receiveBuffer[1]);
 8001176:	4b34      	ldr	r3, [pc, #208]	; (8001248 <printMessage+0xe8>)
 8001178:	785b      	ldrb	r3, [r3, #1]
 800117a:	4619      	mov	r1, r3
 800117c:	4834      	ldr	r0, [pc, #208]	; (8001250 <printMessage+0xf0>)
 800117e:	f002 fb37 	bl	80037f0 <iprintf>
	  printf("\tSource:\t\t0x%02x\n",receiveBuffer[2]);
 8001182:	4b31      	ldr	r3, [pc, #196]	; (8001248 <printMessage+0xe8>)
 8001184:	789b      	ldrb	r3, [r3, #2]
 8001186:	4619      	mov	r1, r3
 8001188:	4832      	ldr	r0, [pc, #200]	; (8001254 <printMessage+0xf4>)
 800118a:	f002 fb31 	bl	80037f0 <iprintf>

	  printf("\tDestination:\t0x%02x",receiveBuffer[3]);
 800118e:	4b2e      	ldr	r3, [pc, #184]	; (8001248 <printMessage+0xe8>)
 8001190:	78db      	ldrb	r3, [r3, #3]
 8001192:	4619      	mov	r1, r3
 8001194:	4830      	ldr	r0, [pc, #192]	; (8001258 <printMessage+0xf8>)
 8001196:	f002 fb2b 	bl	80037f0 <iprintf>
	  if (receiveBuffer[3] == 0x14)
 800119a:	4b2b      	ldr	r3, [pc, #172]	; (8001248 <printMessage+0xe8>)
 800119c:	78db      	ldrb	r3, [r3, #3]
 800119e:	2b14      	cmp	r3, #20
 80011a0:	d103      	bne.n	80011aa <printMessage+0x4a>
		  printf(" - accepted\n");
 80011a2:	482e      	ldr	r0, [pc, #184]	; (800125c <printMessage+0xfc>)
 80011a4:	f002 fbaa 	bl	80038fc <puts>
 80011a8:	e002      	b.n	80011b0 <printMessage+0x50>
	  else
		  printf(" - rejected\n");
 80011aa:	482d      	ldr	r0, [pc, #180]	; (8001260 <printMessage+0x100>)
 80011ac:	f002 fba6 	bl	80038fc <puts>

	  printf("\tLength:\t\t0x%02x\n",receiveBuffer[4]);
 80011b0:	4b25      	ldr	r3, [pc, #148]	; (8001248 <printMessage+0xe8>)
 80011b2:	791b      	ldrb	r3, [r3, #4]
 80011b4:	4619      	mov	r1, r3
 80011b6:	482b      	ldr	r0, [pc, #172]	; (8001264 <printMessage+0x104>)
 80011b8:	f002 fb1a 	bl	80037f0 <iprintf>
	  printf("\tCRC Flag:\t0x%02x\n",receiveBuffer[5]);
 80011bc:	4b22      	ldr	r3, [pc, #136]	; (8001248 <printMessage+0xe8>)
 80011be:	795b      	ldrb	r3, [r3, #5]
 80011c0:	4619      	mov	r1, r3
 80011c2:	4829      	ldr	r0, [pc, #164]	; (8001268 <printMessage+0x108>)
 80011c4:	f002 fb14 	bl	80037f0 <iprintf>
	  if (receiveBuffer[5] == 1){
 80011c8:	4b1f      	ldr	r3, [pc, #124]	; (8001248 <printMessage+0xe8>)
 80011ca:	795b      	ldrb	r3, [r3, #5]
 80011cc:	2b01      	cmp	r3, #1
 80011ce:	d11b      	bne.n	8001208 <printMessage+0xa8>
		  printf("\tCRC VAL:\t0x%02x",receiveBuffer[byteCount-1]);
 80011d0:	4b26      	ldr	r3, [pc, #152]	; (800126c <printMessage+0x10c>)
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	3b01      	subs	r3, #1
 80011d6:	4a1c      	ldr	r2, [pc, #112]	; (8001248 <printMessage+0xe8>)
 80011d8:	5cd3      	ldrb	r3, [r2, r3]
 80011da:	4619      	mov	r1, r3
 80011dc:	4824      	ldr	r0, [pc, #144]	; (8001270 <printMessage+0x110>)
 80011de:	f002 fb07 	bl	80037f0 <iprintf>
		  if (crc(receiveBuffer+HEADER_LEN,receiveBuffer[4]+1) == 0)
 80011e2:	4a24      	ldr	r2, [pc, #144]	; (8001274 <printMessage+0x114>)
 80011e4:	4b18      	ldr	r3, [pc, #96]	; (8001248 <printMessage+0xe8>)
 80011e6:	791b      	ldrb	r3, [r3, #4]
 80011e8:	3301      	adds	r3, #1
 80011ea:	4619      	mov	r1, r3
 80011ec:	4610      	mov	r0, r2
 80011ee:	f7ff fe27 	bl	8000e40 <crc>
 80011f2:	4603      	mov	r3, r0
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d103      	bne.n	8001200 <printMessage+0xa0>
			  printf(" - success\n");
 80011f8:	481f      	ldr	r0, [pc, #124]	; (8001278 <printMessage+0x118>)
 80011fa:	f002 fb7f 	bl	80038fc <puts>
 80011fe:	e00f      	b.n	8001220 <printMessage+0xc0>
		  else
			  printf(" - fail\n");
 8001200:	481e      	ldr	r0, [pc, #120]	; (800127c <printMessage+0x11c>)
 8001202:	f002 fb7b 	bl	80038fc <puts>
 8001206:	e00b      	b.n	8001220 <printMessage+0xc0>
	  }
	  else {
		  printf("\tCRC VAL:\t0x%02x",receiveBuffer[byteCount-1]);
 8001208:	4b18      	ldr	r3, [pc, #96]	; (800126c <printMessage+0x10c>)
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	3b01      	subs	r3, #1
 800120e:	4a0e      	ldr	r2, [pc, #56]	; (8001248 <printMessage+0xe8>)
 8001210:	5cd3      	ldrb	r3, [r2, r3]
 8001212:	4619      	mov	r1, r3
 8001214:	4816      	ldr	r0, [pc, #88]	; (8001270 <printMessage+0x110>)
 8001216:	f002 faeb 	bl	80037f0 <iprintf>
		  printf(" - ignore\n");
 800121a:	4819      	ldr	r0, [pc, #100]	; (8001280 <printMessage+0x120>)
 800121c:	f002 fb6e 	bl	80038fc <puts>
	  }

	  printf("\tMESSAGE:\t");
 8001220:	4818      	ldr	r0, [pc, #96]	; (8001284 <printMessage+0x124>)
 8001222:	f002 fae5 	bl	80037f0 <iprintf>
	  fwrite(receiveBuffer+HEADER_LEN, 1, receiveBuffer[4], stdout);
 8001226:	4813      	ldr	r0, [pc, #76]	; (8001274 <printMessage+0x114>)
 8001228:	4b07      	ldr	r3, [pc, #28]	; (8001248 <printMessage+0xe8>)
 800122a:	791b      	ldrb	r3, [r3, #4]
 800122c:	461a      	mov	r2, r3
 800122e:	4b16      	ldr	r3, [pc, #88]	; (8001288 <printMessage+0x128>)
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	689b      	ldr	r3, [r3, #8]
 8001234:	2101      	movs	r1, #1
 8001236:	f002 fa8f 	bl	8003758 <fwrite>
	  printf("\n\n");
 800123a:	4814      	ldr	r0, [pc, #80]	; (800128c <printMessage+0x12c>)
 800123c:	f002 fb5e 	bl	80038fc <puts>
}
 8001240:	bf00      	nop
 8001242:	bd80      	pop	{r7, pc}
 8001244:	08004ab0 	.word	0x08004ab0
 8001248:	200014b0 	.word	0x200014b0
 800124c:	08004ac4 	.word	0x08004ac4
 8001250:	08004ad8 	.word	0x08004ad8
 8001254:	08004aec 	.word	0x08004aec
 8001258:	08004b00 	.word	0x08004b00
 800125c:	08004b18 	.word	0x08004b18
 8001260:	08004b24 	.word	0x08004b24
 8001264:	08004b30 	.word	0x08004b30
 8001268:	08004b44 	.word	0x08004b44
 800126c:	20000094 	.word	0x20000094
 8001270:	08004b58 	.word	0x08004b58
 8001274:	200014b6 	.word	0x200014b6
 8001278:	08004b6c 	.word	0x08004b6c
 800127c:	08004b78 	.word	0x08004b78
 8001280:	08004b80 	.word	0x08004b80
 8001284:	08004b8c 	.word	0x08004b8c
 8001288:	20000014 	.word	0x20000014
 800128c:	08004b98 	.word	0x08004b98

08001290 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001290:	b590      	push	{r4, r7, lr}
 8001292:	b085      	sub	sp, #20
 8001294:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001296:	f000 fd35 	bl	8001d04 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800129a:	f000 f89f 	bl	80013dc <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800129e:	f000 f9f5 	bl	800168c <MX_GPIO_Init>
  MX_TIM1_Init();
 80012a2:	f000 f907 	bl	80014b4 <MX_TIM1_Init>
  MX_TIM8_Init();
 80012a6:	f000 f9a1 	bl	80015ec <MX_TIM8_Init>
  MX_TIM2_Init();
 80012aa:	f000 f953 	bl	8001554 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim1);
 80012ae:	4840      	ldr	r0, [pc, #256]	; (80013b0 <main+0x120>)
 80012b0:	f001 fdba 	bl	8002e28 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim8);
 80012b4:	483f      	ldr	r0, [pc, #252]	; (80013b4 <main+0x124>)
 80012b6:	f001 fdb7 	bl	8002e28 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim2);
 80012ba:	483f      	ldr	r0, [pc, #252]	; (80013b8 <main+0x128>)
 80012bc:	f001 fdb4 	bl	8002e28 <HAL_TIM_Base_Start_IT>
  uart_init(57600,F_CPU);
 80012c0:	493e      	ldr	r1, [pc, #248]	; (80013bc <main+0x12c>)
 80012c2:	f44f 4061 	mov.w	r0, #57600	; 0xe100
 80012c6:	f000 fbad 	bl	8001a24 <uart_init>
  int readCount = 0;
 80012ca:	2300      	movs	r3, #0
 80012cc:	60fb      	str	r3, [r7, #12]
  char c;
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  printf("Hello\n");
 80012ce:	483c      	ldr	r0, [pc, #240]	; (80013c0 <main+0x130>)
 80012d0:	f002 fb14 	bl	80038fc <puts>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8,GPIO_PIN_SET);
 80012d4:	2201      	movs	r2, #1
 80012d6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80012da:	483a      	ldr	r0, [pc, #232]	; (80013c4 <main+0x134>)
 80012dc:	f001 f842 	bl	8002364 <HAL_GPIO_WritePin>
  bitCount = 7;
 80012e0:	4b39      	ldr	r3, [pc, #228]	; (80013c8 <main+0x138>)
 80012e2:	2207      	movs	r2, #7
 80012e4:	601a      	str	r2, [r3, #0]
  while (1)
  {

	  //Poll for message
	  if(!uart_isempty())
 80012e6:	f000 fc81 	bl	8001bec <uart_isempty>
 80012ea:	4603      	mov	r3, r0
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d148      	bne.n	8001382 <main+0xf2>
	  {
		  c = uart_getc();
 80012f0:	f000 fc86 	bl	8001c00 <uart_getc>
 80012f4:	4603      	mov	r3, r0
 80012f6:	72fb      	strb	r3, [r7, #11]
		  if(c == '\r' || c == '\n'){
 80012f8:	7afb      	ldrb	r3, [r7, #11]
 80012fa:	2b0d      	cmp	r3, #13
 80012fc:	d002      	beq.n	8001304 <main+0x74>
 80012fe:	7afb      	ldrb	r3, [r7, #11]
 8001300:	2b0a      	cmp	r3, #10
 8001302:	d138      	bne.n	8001376 <main+0xe6>
			  while (1){
				  if (sendData(readCount) == 0)
 8001304:	68f8      	ldr	r0, [r7, #12]
 8001306:	f7ff fdc1 	bl	8000e8c <sendData>
 800130a:	4603      	mov	r3, r0
 800130c:	2b00      	cmp	r3, #0
 800130e:	d02e      	beq.n	800136e <main+0xde>
					  break;
				  // random value between 0 and WAIT_MAX_N
				  double wait = rand()*(0.9);
 8001310:	f002 fafc 	bl	800390c <rand>
 8001314:	4603      	mov	r3, r0
 8001316:	4618      	mov	r0, r3
 8001318:	f7ff fa46 	bl	80007a8 <__aeabi_i2d>
 800131c:	a322      	add	r3, pc, #136	; (adr r3, 80013a8 <main+0x118>)
 800131e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001322:	f7fe ffc5 	bl	80002b0 <__aeabi_dmul>
 8001326:	4602      	mov	r2, r0
 8001328:	460b      	mov	r3, r1
 800132a:	e9c7 2300 	strd	r2, r3, [r7]

				  TIM1->SR &= ~TIM_SR_UIF;
 800132e:	4b27      	ldr	r3, [pc, #156]	; (80013cc <main+0x13c>)
 8001330:	691b      	ldr	r3, [r3, #16]
 8001332:	4a26      	ldr	r2, [pc, #152]	; (80013cc <main+0x13c>)
 8001334:	f023 0301 	bic.w	r3, r3, #1
 8001338:	6113      	str	r3, [r2, #16]
				  TIM1->CNT= (uint32_t)(TIM1->ARR * wait);
 800133a:	4b24      	ldr	r3, [pc, #144]	; (80013cc <main+0x13c>)
 800133c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800133e:	4618      	mov	r0, r3
 8001340:	f7ff fa22 	bl	8000788 <__aeabi_ui2d>
 8001344:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001348:	f7fe ffb2 	bl	80002b0 <__aeabi_dmul>
 800134c:	4602      	mov	r2, r0
 800134e:	460b      	mov	r3, r1
 8001350:	4c1e      	ldr	r4, [pc, #120]	; (80013cc <main+0x13c>)
 8001352:	4610      	mov	r0, r2
 8001354:	4619      	mov	r1, r3
 8001356:	f7ff fa91 	bl	800087c <__aeabi_d2uiz>
 800135a:	4603      	mov	r3, r0
 800135c:	6263      	str	r3, [r4, #36]	; 0x24
				  while(!(TIM1->SR & TIM_SR_UIF));
 800135e:	bf00      	nop
 8001360:	4b1a      	ldr	r3, [pc, #104]	; (80013cc <main+0x13c>)
 8001362:	691b      	ldr	r3, [r3, #16]
 8001364:	f003 0301 	and.w	r3, r3, #1
 8001368:	2b00      	cmp	r3, #0
 800136a:	d0f9      	beq.n	8001360 <main+0xd0>
			  while (1){
 800136c:	e7ca      	b.n	8001304 <main+0x74>
					  break;
 800136e:	bf00      	nop
			  }
			  readCount = 0;
 8001370:	2300      	movs	r3, #0
 8001372:	60fb      	str	r3, [r7, #12]
 8001374:	e005      	b.n	8001382 <main+0xf2>
		  }
		  else
			  buffer[readCount++] = c;
 8001376:	68fb      	ldr	r3, [r7, #12]
 8001378:	1c5a      	adds	r2, r3, #1
 800137a:	60fa      	str	r2, [r7, #12]
 800137c:	4914      	ldr	r1, [pc, #80]	; (80013d0 <main+0x140>)
 800137e:	7afa      	ldrb	r2, [r7, #11]
 8001380:	54ca      	strb	r2, [r1, r3]
	  }

	  //Print received message
	  if(byteCount > HEADER_LEN+receiveBuffer[4])
 8001382:	4b14      	ldr	r3, [pc, #80]	; (80013d4 <main+0x144>)
 8001384:	791b      	ldrb	r3, [r3, #4]
 8001386:	3306      	adds	r3, #6
 8001388:	461a      	mov	r2, r3
 800138a:	4b13      	ldr	r3, [pc, #76]	; (80013d8 <main+0x148>)
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	429a      	cmp	r2, r3
 8001390:	d2a9      	bcs.n	80012e6 <main+0x56>
	  {
		  //while(currentState != BUSY);
		  printMessage();
 8001392:	f7ff fee5 	bl	8001160 <printMessage>
		  byteCount = 0;
 8001396:	4b10      	ldr	r3, [pc, #64]	; (80013d8 <main+0x148>)
 8001398:	2200      	movs	r2, #0
 800139a:	601a      	str	r2, [r3, #0]
		  bitCount = 7;
 800139c:	4b0a      	ldr	r3, [pc, #40]	; (80013c8 <main+0x138>)
 800139e:	2207      	movs	r2, #7
 80013a0:	601a      	str	r2, [r3, #0]
	  if(!uart_isempty())
 80013a2:	e7a0      	b.n	80012e6 <main+0x56>
 80013a4:	f3af 8000 	nop.w
 80013a8:	cccccccd 	.word	0xcccccccd
 80013ac:	3feccccc 	.word	0x3feccccc
 80013b0:	20001210 	.word	0x20001210
 80013b4:	200010c4 	.word	0x200010c4
 80013b8:	20001258 	.word	0x20001258
 80013bc:	0280de80 	.word	0x0280de80
 80013c0:	08004b9c 	.word	0x08004b9c
 80013c4:	40020800 	.word	0x40020800
 80013c8:	20000004 	.word	0x20000004
 80013cc:	40010000 	.word	0x40010000
 80013d0:	20001110 	.word	0x20001110
 80013d4:	200014b0 	.word	0x200014b0
 80013d8:	20000094 	.word	0x20000094

080013dc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	b094      	sub	sp, #80	; 0x50
 80013e0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80013e2:	f107 031c 	add.w	r3, r7, #28
 80013e6:	2234      	movs	r2, #52	; 0x34
 80013e8:	2100      	movs	r1, #0
 80013ea:	4618      	mov	r0, r3
 80013ec:	f002 f9f7 	bl	80037de <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80013f0:	f107 0308 	add.w	r3, r7, #8
 80013f4:	2200      	movs	r2, #0
 80013f6:	601a      	str	r2, [r3, #0]
 80013f8:	605a      	str	r2, [r3, #4]
 80013fa:	609a      	str	r2, [r3, #8]
 80013fc:	60da      	str	r2, [r3, #12]
 80013fe:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001400:	2300      	movs	r3, #0
 8001402:	607b      	str	r3, [r7, #4]
 8001404:	4b29      	ldr	r3, [pc, #164]	; (80014ac <SystemClock_Config+0xd0>)
 8001406:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001408:	4a28      	ldr	r2, [pc, #160]	; (80014ac <SystemClock_Config+0xd0>)
 800140a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800140e:	6413      	str	r3, [r2, #64]	; 0x40
 8001410:	4b26      	ldr	r3, [pc, #152]	; (80014ac <SystemClock_Config+0xd0>)
 8001412:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001414:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001418:	607b      	str	r3, [r7, #4]
 800141a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800141c:	2300      	movs	r3, #0
 800141e:	603b      	str	r3, [r7, #0]
 8001420:	4b23      	ldr	r3, [pc, #140]	; (80014b0 <SystemClock_Config+0xd4>)
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	4a22      	ldr	r2, [pc, #136]	; (80014b0 <SystemClock_Config+0xd4>)
 8001426:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800142a:	6013      	str	r3, [r2, #0]
 800142c:	4b20      	ldr	r3, [pc, #128]	; (80014b0 <SystemClock_Config+0xd4>)
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001434:	603b      	str	r3, [r7, #0]
 8001436:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001438:	2302      	movs	r3, #2
 800143a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800143c:	2301      	movs	r3, #1
 800143e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001440:	2310      	movs	r3, #16
 8001442:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001444:	2302      	movs	r3, #2
 8001446:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001448:	2300      	movs	r3, #0
 800144a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 800144c:	2308      	movs	r3, #8
 800144e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001450:	23a8      	movs	r3, #168	; 0xa8
 8001452:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001454:	2302      	movs	r3, #2
 8001456:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001458:	2302      	movs	r3, #2
 800145a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800145c:	2302      	movs	r3, #2
 800145e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001460:	f107 031c 	add.w	r3, r7, #28
 8001464:	4618      	mov	r0, r3
 8001466:	f001 f9f1 	bl	800284c <HAL_RCC_OscConfig>
 800146a:	4603      	mov	r3, r0
 800146c:	2b00      	cmp	r3, #0
 800146e:	d001      	beq.n	8001474 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001470:	f000 f97e 	bl	8001770 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001474:	230f      	movs	r3, #15
 8001476:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001478:	2302      	movs	r3, #2
 800147a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800147c:	2300      	movs	r3, #0
 800147e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001480:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001484:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001486:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800148a:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800148c:	f107 0308 	add.w	r3, r7, #8
 8001490:	2105      	movs	r1, #5
 8001492:	4618      	mov	r0, r3
 8001494:	f000 ff98 	bl	80023c8 <HAL_RCC_ClockConfig>
 8001498:	4603      	mov	r3, r0
 800149a:	2b00      	cmp	r3, #0
 800149c:	d001      	beq.n	80014a2 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 800149e:	f000 f967 	bl	8001770 <Error_Handler>
  }
}
 80014a2:	bf00      	nop
 80014a4:	3750      	adds	r7, #80	; 0x50
 80014a6:	46bd      	mov	sp, r7
 80014a8:	bd80      	pop	{r7, pc}
 80014aa:	bf00      	nop
 80014ac:	40023800 	.word	0x40023800
 80014b0:	40007000 	.word	0x40007000

080014b4 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	b086      	sub	sp, #24
 80014b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80014ba:	f107 0308 	add.w	r3, r7, #8
 80014be:	2200      	movs	r2, #0
 80014c0:	601a      	str	r2, [r3, #0]
 80014c2:	605a      	str	r2, [r3, #4]
 80014c4:	609a      	str	r2, [r3, #8]
 80014c6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80014c8:	463b      	mov	r3, r7
 80014ca:	2200      	movs	r2, #0
 80014cc:	601a      	str	r2, [r3, #0]
 80014ce:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80014d0:	4b1e      	ldr	r3, [pc, #120]	; (800154c <MX_TIM1_Init+0x98>)
 80014d2:	4a1f      	ldr	r2, [pc, #124]	; (8001550 <MX_TIM1_Init+0x9c>)
 80014d4:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 153;
 80014d6:	4b1d      	ldr	r3, [pc, #116]	; (800154c <MX_TIM1_Init+0x98>)
 80014d8:	2299      	movs	r2, #153	; 0x99
 80014da:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014dc:	4b1b      	ldr	r3, [pc, #108]	; (800154c <MX_TIM1_Init+0x98>)
 80014de:	2200      	movs	r2, #0
 80014e0:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 2399;
 80014e2:	4b1a      	ldr	r3, [pc, #104]	; (800154c <MX_TIM1_Init+0x98>)
 80014e4:	f640 125f 	movw	r2, #2399	; 0x95f
 80014e8:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014ea:	4b18      	ldr	r3, [pc, #96]	; (800154c <MX_TIM1_Init+0x98>)
 80014ec:	2200      	movs	r2, #0
 80014ee:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80014f0:	4b16      	ldr	r3, [pc, #88]	; (800154c <MX_TIM1_Init+0x98>)
 80014f2:	2200      	movs	r2, #0
 80014f4:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80014f6:	4b15      	ldr	r3, [pc, #84]	; (800154c <MX_TIM1_Init+0x98>)
 80014f8:	2200      	movs	r2, #0
 80014fa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80014fc:	4813      	ldr	r0, [pc, #76]	; (800154c <MX_TIM1_Init+0x98>)
 80014fe:	f001 fc43 	bl	8002d88 <HAL_TIM_Base_Init>
 8001502:	4603      	mov	r3, r0
 8001504:	2b00      	cmp	r3, #0
 8001506:	d001      	beq.n	800150c <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8001508:	f000 f932 	bl	8001770 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800150c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001510:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001512:	f107 0308 	add.w	r3, r7, #8
 8001516:	4619      	mov	r1, r3
 8001518:	480c      	ldr	r0, [pc, #48]	; (800154c <MX_TIM1_Init+0x98>)
 800151a:	f001 fdfd 	bl	8003118 <HAL_TIM_ConfigClockSource>
 800151e:	4603      	mov	r3, r0
 8001520:	2b00      	cmp	r3, #0
 8001522:	d001      	beq.n	8001528 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8001524:	f000 f924 	bl	8001770 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001528:	2300      	movs	r3, #0
 800152a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800152c:	2300      	movs	r3, #0
 800152e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001530:	463b      	mov	r3, r7
 8001532:	4619      	mov	r1, r3
 8001534:	4805      	ldr	r0, [pc, #20]	; (800154c <MX_TIM1_Init+0x98>)
 8001536:	f002 f819 	bl	800356c <HAL_TIMEx_MasterConfigSynchronization>
 800153a:	4603      	mov	r3, r0
 800153c:	2b00      	cmp	r3, #0
 800153e:	d001      	beq.n	8001544 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8001540:	f000 f916 	bl	8001770 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001544:	bf00      	nop
 8001546:	3718      	adds	r7, #24
 8001548:	46bd      	mov	sp, r7
 800154a:	bd80      	pop	{r7, pc}
 800154c:	20001210 	.word	0x20001210
 8001550:	40010000 	.word	0x40010000

08001554 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	b086      	sub	sp, #24
 8001558:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800155a:	f107 0308 	add.w	r3, r7, #8
 800155e:	2200      	movs	r2, #0
 8001560:	601a      	str	r2, [r3, #0]
 8001562:	605a      	str	r2, [r3, #4]
 8001564:	609a      	str	r2, [r3, #8]
 8001566:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001568:	463b      	mov	r3, r7
 800156a:	2200      	movs	r2, #0
 800156c:	601a      	str	r2, [r3, #0]
 800156e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001570:	4b1d      	ldr	r3, [pc, #116]	; (80015e8 <MX_TIM2_Init+0x94>)
 8001572:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001576:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 153;
 8001578:	4b1b      	ldr	r3, [pc, #108]	; (80015e8 <MX_TIM2_Init+0x94>)
 800157a:	2299      	movs	r2, #153	; 0x99
 800157c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800157e:	4b1a      	ldr	r3, [pc, #104]	; (80015e8 <MX_TIM2_Init+0x94>)
 8001580:	2200      	movs	r2, #0
 8001582:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 550;
 8001584:	4b18      	ldr	r3, [pc, #96]	; (80015e8 <MX_TIM2_Init+0x94>)
 8001586:	f240 2226 	movw	r2, #550	; 0x226
 800158a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800158c:	4b16      	ldr	r3, [pc, #88]	; (80015e8 <MX_TIM2_Init+0x94>)
 800158e:	2200      	movs	r2, #0
 8001590:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001592:	4b15      	ldr	r3, [pc, #84]	; (80015e8 <MX_TIM2_Init+0x94>)
 8001594:	2200      	movs	r2, #0
 8001596:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001598:	4813      	ldr	r0, [pc, #76]	; (80015e8 <MX_TIM2_Init+0x94>)
 800159a:	f001 fbf5 	bl	8002d88 <HAL_TIM_Base_Init>
 800159e:	4603      	mov	r3, r0
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d001      	beq.n	80015a8 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80015a4:	f000 f8e4 	bl	8001770 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80015a8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80015ac:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80015ae:	f107 0308 	add.w	r3, r7, #8
 80015b2:	4619      	mov	r1, r3
 80015b4:	480c      	ldr	r0, [pc, #48]	; (80015e8 <MX_TIM2_Init+0x94>)
 80015b6:	f001 fdaf 	bl	8003118 <HAL_TIM_ConfigClockSource>
 80015ba:	4603      	mov	r3, r0
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d001      	beq.n	80015c4 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80015c0:	f000 f8d6 	bl	8001770 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80015c4:	2320      	movs	r3, #32
 80015c6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015c8:	2300      	movs	r3, #0
 80015ca:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80015cc:	463b      	mov	r3, r7
 80015ce:	4619      	mov	r1, r3
 80015d0:	4805      	ldr	r0, [pc, #20]	; (80015e8 <MX_TIM2_Init+0x94>)
 80015d2:	f001 ffcb 	bl	800356c <HAL_TIMEx_MasterConfigSynchronization>
 80015d6:	4603      	mov	r3, r0
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d001      	beq.n	80015e0 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80015dc:	f000 f8c8 	bl	8001770 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80015e0:	bf00      	nop
 80015e2:	3718      	adds	r7, #24
 80015e4:	46bd      	mov	sp, r7
 80015e6:	bd80      	pop	{r7, pc}
 80015e8:	20001258 	.word	0x20001258

080015ec <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	b086      	sub	sp, #24
 80015f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80015f2:	f107 0308 	add.w	r3, r7, #8
 80015f6:	2200      	movs	r2, #0
 80015f8:	601a      	str	r2, [r3, #0]
 80015fa:	605a      	str	r2, [r3, #4]
 80015fc:	609a      	str	r2, [r3, #8]
 80015fe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001600:	463b      	mov	r3, r7
 8001602:	2200      	movs	r2, #0
 8001604:	601a      	str	r2, [r3, #0]
 8001606:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8001608:	4b1e      	ldr	r3, [pc, #120]	; (8001684 <MX_TIM8_Init+0x98>)
 800160a:	4a1f      	ldr	r2, [pc, #124]	; (8001688 <MX_TIM8_Init+0x9c>)
 800160c:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 153;
 800160e:	4b1d      	ldr	r3, [pc, #116]	; (8001684 <MX_TIM8_Init+0x98>)
 8001610:	2299      	movs	r2, #153	; 0x99
 8001612:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001614:	4b1b      	ldr	r3, [pc, #108]	; (8001684 <MX_TIM8_Init+0x98>)
 8001616:	2200      	movs	r2, #0
 8001618:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 553;
 800161a:	4b1a      	ldr	r3, [pc, #104]	; (8001684 <MX_TIM8_Init+0x98>)
 800161c:	f240 2229 	movw	r2, #553	; 0x229
 8001620:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001622:	4b18      	ldr	r3, [pc, #96]	; (8001684 <MX_TIM8_Init+0x98>)
 8001624:	2200      	movs	r2, #0
 8001626:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8001628:	4b16      	ldr	r3, [pc, #88]	; (8001684 <MX_TIM8_Init+0x98>)
 800162a:	2200      	movs	r2, #0
 800162c:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800162e:	4b15      	ldr	r3, [pc, #84]	; (8001684 <MX_TIM8_Init+0x98>)
 8001630:	2200      	movs	r2, #0
 8001632:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8001634:	4813      	ldr	r0, [pc, #76]	; (8001684 <MX_TIM8_Init+0x98>)
 8001636:	f001 fba7 	bl	8002d88 <HAL_TIM_Base_Init>
 800163a:	4603      	mov	r3, r0
 800163c:	2b00      	cmp	r3, #0
 800163e:	d001      	beq.n	8001644 <MX_TIM8_Init+0x58>
  {
    Error_Handler();
 8001640:	f000 f896 	bl	8001770 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001644:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001648:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 800164a:	f107 0308 	add.w	r3, r7, #8
 800164e:	4619      	mov	r1, r3
 8001650:	480c      	ldr	r0, [pc, #48]	; (8001684 <MX_TIM8_Init+0x98>)
 8001652:	f001 fd61 	bl	8003118 <HAL_TIM_ConfigClockSource>
 8001656:	4603      	mov	r3, r0
 8001658:	2b00      	cmp	r3, #0
 800165a:	d001      	beq.n	8001660 <MX_TIM8_Init+0x74>
  {
    Error_Handler();
 800165c:	f000 f888 	bl	8001770 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001660:	2320      	movs	r3, #32
 8001662:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001664:	2300      	movs	r3, #0
 8001666:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8001668:	463b      	mov	r3, r7
 800166a:	4619      	mov	r1, r3
 800166c:	4805      	ldr	r0, [pc, #20]	; (8001684 <MX_TIM8_Init+0x98>)
 800166e:	f001 ff7d 	bl	800356c <HAL_TIMEx_MasterConfigSynchronization>
 8001672:	4603      	mov	r3, r0
 8001674:	2b00      	cmp	r3, #0
 8001676:	d001      	beq.n	800167c <MX_TIM8_Init+0x90>
  {
    Error_Handler();
 8001678:	f000 f87a 	bl	8001770 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 800167c:	bf00      	nop
 800167e:	3718      	adds	r7, #24
 8001680:	46bd      	mov	sp, r7
 8001682:	bd80      	pop	{r7, pc}
 8001684:	200010c4 	.word	0x200010c4
 8001688:	40010400 	.word	0x40010400

0800168c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800168c:	b580      	push	{r7, lr}
 800168e:	b088      	sub	sp, #32
 8001690:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001692:	f107 030c 	add.w	r3, r7, #12
 8001696:	2200      	movs	r2, #0
 8001698:	601a      	str	r2, [r3, #0]
 800169a:	605a      	str	r2, [r3, #4]
 800169c:	609a      	str	r2, [r3, #8]
 800169e:	60da      	str	r2, [r3, #12]
 80016a0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80016a2:	2300      	movs	r3, #0
 80016a4:	60bb      	str	r3, [r7, #8]
 80016a6:	4b2f      	ldr	r3, [pc, #188]	; (8001764 <MX_GPIO_Init+0xd8>)
 80016a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016aa:	4a2e      	ldr	r2, [pc, #184]	; (8001764 <MX_GPIO_Init+0xd8>)
 80016ac:	f043 0302 	orr.w	r3, r3, #2
 80016b0:	6313      	str	r3, [r2, #48]	; 0x30
 80016b2:	4b2c      	ldr	r3, [pc, #176]	; (8001764 <MX_GPIO_Init+0xd8>)
 80016b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016b6:	f003 0302 	and.w	r3, r3, #2
 80016ba:	60bb      	str	r3, [r7, #8]
 80016bc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80016be:	2300      	movs	r3, #0
 80016c0:	607b      	str	r3, [r7, #4]
 80016c2:	4b28      	ldr	r3, [pc, #160]	; (8001764 <MX_GPIO_Init+0xd8>)
 80016c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016c6:	4a27      	ldr	r2, [pc, #156]	; (8001764 <MX_GPIO_Init+0xd8>)
 80016c8:	f043 0304 	orr.w	r3, r3, #4
 80016cc:	6313      	str	r3, [r2, #48]	; 0x30
 80016ce:	4b25      	ldr	r3, [pc, #148]	; (8001764 <MX_GPIO_Init+0xd8>)
 80016d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016d2:	f003 0304 	and.w	r3, r3, #4
 80016d6:	607b      	str	r3, [r7, #4]
 80016d8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 80016da:	2200      	movs	r2, #0
 80016dc:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 80016e0:	4821      	ldr	r0, [pc, #132]	; (8001768 <MX_GPIO_Init+0xdc>)
 80016e2:	f000 fe3f 	bl	8002364 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 80016e6:	2200      	movs	r2, #0
 80016e8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80016ec:	481f      	ldr	r0, [pc, #124]	; (800176c <MX_GPIO_Init+0xe0>)
 80016ee:	f000 fe39 	bl	8002364 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PB12 PB13 PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80016f2:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 80016f6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016f8:	2301      	movs	r3, #1
 80016fa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016fc:	2300      	movs	r3, #0
 80016fe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001700:	2300      	movs	r3, #0
 8001702:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001704:	f107 030c 	add.w	r3, r7, #12
 8001708:	4619      	mov	r1, r3
 800170a:	4817      	ldr	r0, [pc, #92]	; (8001768 <MX_GPIO_Init+0xdc>)
 800170c:	f000 fc7e 	bl	800200c <HAL_GPIO_Init>

  /*Configure GPIO pin : PC8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001710:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001714:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8001716:	2311      	movs	r3, #17
 8001718:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800171a:	2300      	movs	r3, #0
 800171c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800171e:	2300      	movs	r3, #0
 8001720:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001722:	f107 030c 	add.w	r3, r7, #12
 8001726:	4619      	mov	r1, r3
 8001728:	4810      	ldr	r0, [pc, #64]	; (800176c <MX_GPIO_Init+0xe0>)
 800172a:	f000 fc6f 	bl	800200c <HAL_GPIO_Init>

  /*Configure GPIO pin : PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 800172e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001732:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001734:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 8001738:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800173a:	2302      	movs	r3, #2
 800173c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800173e:	f107 030c 	add.w	r3, r7, #12
 8001742:	4619      	mov	r1, r3
 8001744:	4809      	ldr	r0, [pc, #36]	; (800176c <MX_GPIO_Init+0xe0>)
 8001746:	f000 fc61 	bl	800200c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 1, 0);
 800174a:	2200      	movs	r2, #0
 800174c:	2101      	movs	r1, #1
 800174e:	2017      	movs	r0, #23
 8001750:	f000 fc25 	bl	8001f9e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001754:	2017      	movs	r0, #23
 8001756:	f000 fc3e 	bl	8001fd6 <HAL_NVIC_EnableIRQ>

}
 800175a:	bf00      	nop
 800175c:	3720      	adds	r7, #32
 800175e:	46bd      	mov	sp, r7
 8001760:	bd80      	pop	{r7, pc}
 8001762:	bf00      	nop
 8001764:	40023800 	.word	0x40023800
 8001768:	40020400 	.word	0x40020400
 800176c:	40020800 	.word	0x40020800

08001770 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001770:	b480      	push	{r7}
 8001772:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001774:	b672      	cpsid	i
}
 8001776:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001778:	e7fe      	b.n	8001778 <Error_Handler+0x8>
	...

0800177c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800177c:	b480      	push	{r7}
 800177e:	b083      	sub	sp, #12
 8001780:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001782:	2300      	movs	r3, #0
 8001784:	607b      	str	r3, [r7, #4]
 8001786:	4b10      	ldr	r3, [pc, #64]	; (80017c8 <HAL_MspInit+0x4c>)
 8001788:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800178a:	4a0f      	ldr	r2, [pc, #60]	; (80017c8 <HAL_MspInit+0x4c>)
 800178c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001790:	6453      	str	r3, [r2, #68]	; 0x44
 8001792:	4b0d      	ldr	r3, [pc, #52]	; (80017c8 <HAL_MspInit+0x4c>)
 8001794:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001796:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800179a:	607b      	str	r3, [r7, #4]
 800179c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800179e:	2300      	movs	r3, #0
 80017a0:	603b      	str	r3, [r7, #0]
 80017a2:	4b09      	ldr	r3, [pc, #36]	; (80017c8 <HAL_MspInit+0x4c>)
 80017a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017a6:	4a08      	ldr	r2, [pc, #32]	; (80017c8 <HAL_MspInit+0x4c>)
 80017a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80017ac:	6413      	str	r3, [r2, #64]	; 0x40
 80017ae:	4b06      	ldr	r3, [pc, #24]	; (80017c8 <HAL_MspInit+0x4c>)
 80017b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017b6:	603b      	str	r3, [r7, #0]
 80017b8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80017ba:	bf00      	nop
 80017bc:	370c      	adds	r7, #12
 80017be:	46bd      	mov	sp, r7
 80017c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c4:	4770      	bx	lr
 80017c6:	bf00      	nop
 80017c8:	40023800 	.word	0x40023800

080017cc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80017cc:	b580      	push	{r7, lr}
 80017ce:	b086      	sub	sp, #24
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	4a22      	ldr	r2, [pc, #136]	; (8001864 <HAL_TIM_Base_MspInit+0x98>)
 80017da:	4293      	cmp	r3, r2
 80017dc:	d116      	bne.n	800180c <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80017de:	2300      	movs	r3, #0
 80017e0:	617b      	str	r3, [r7, #20]
 80017e2:	4b21      	ldr	r3, [pc, #132]	; (8001868 <HAL_TIM_Base_MspInit+0x9c>)
 80017e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017e6:	4a20      	ldr	r2, [pc, #128]	; (8001868 <HAL_TIM_Base_MspInit+0x9c>)
 80017e8:	f043 0301 	orr.w	r3, r3, #1
 80017ec:	6453      	str	r3, [r2, #68]	; 0x44
 80017ee:	4b1e      	ldr	r3, [pc, #120]	; (8001868 <HAL_TIM_Base_MspInit+0x9c>)
 80017f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017f2:	f003 0301 	and.w	r3, r3, #1
 80017f6:	617b      	str	r3, [r7, #20]
 80017f8:	697b      	ldr	r3, [r7, #20]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 80017fa:	2200      	movs	r2, #0
 80017fc:	2100      	movs	r1, #0
 80017fe:	2019      	movs	r0, #25
 8001800:	f000 fbcd 	bl	8001f9e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8001804:	2019      	movs	r0, #25
 8001806:	f000 fbe6 	bl	8001fd6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 800180a:	e026      	b.n	800185a <HAL_TIM_Base_MspInit+0x8e>
  else if(htim_base->Instance==TIM2)
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001814:	d10e      	bne.n	8001834 <HAL_TIM_Base_MspInit+0x68>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001816:	2300      	movs	r3, #0
 8001818:	613b      	str	r3, [r7, #16]
 800181a:	4b13      	ldr	r3, [pc, #76]	; (8001868 <HAL_TIM_Base_MspInit+0x9c>)
 800181c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800181e:	4a12      	ldr	r2, [pc, #72]	; (8001868 <HAL_TIM_Base_MspInit+0x9c>)
 8001820:	f043 0301 	orr.w	r3, r3, #1
 8001824:	6413      	str	r3, [r2, #64]	; 0x40
 8001826:	4b10      	ldr	r3, [pc, #64]	; (8001868 <HAL_TIM_Base_MspInit+0x9c>)
 8001828:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800182a:	f003 0301 	and.w	r3, r3, #1
 800182e:	613b      	str	r3, [r7, #16]
 8001830:	693b      	ldr	r3, [r7, #16]
}
 8001832:	e012      	b.n	800185a <HAL_TIM_Base_MspInit+0x8e>
  else if(htim_base->Instance==TIM8)
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	4a0c      	ldr	r2, [pc, #48]	; (800186c <HAL_TIM_Base_MspInit+0xa0>)
 800183a:	4293      	cmp	r3, r2
 800183c:	d10d      	bne.n	800185a <HAL_TIM_Base_MspInit+0x8e>
    __HAL_RCC_TIM8_CLK_ENABLE();
 800183e:	2300      	movs	r3, #0
 8001840:	60fb      	str	r3, [r7, #12]
 8001842:	4b09      	ldr	r3, [pc, #36]	; (8001868 <HAL_TIM_Base_MspInit+0x9c>)
 8001844:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001846:	4a08      	ldr	r2, [pc, #32]	; (8001868 <HAL_TIM_Base_MspInit+0x9c>)
 8001848:	f043 0302 	orr.w	r3, r3, #2
 800184c:	6453      	str	r3, [r2, #68]	; 0x44
 800184e:	4b06      	ldr	r3, [pc, #24]	; (8001868 <HAL_TIM_Base_MspInit+0x9c>)
 8001850:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001852:	f003 0302 	and.w	r3, r3, #2
 8001856:	60fb      	str	r3, [r7, #12]
 8001858:	68fb      	ldr	r3, [r7, #12]
}
 800185a:	bf00      	nop
 800185c:	3718      	adds	r7, #24
 800185e:	46bd      	mov	sp, r7
 8001860:	bd80      	pop	{r7, pc}
 8001862:	bf00      	nop
 8001864:	40010000 	.word	0x40010000
 8001868:	40023800 	.word	0x40023800
 800186c:	40010400 	.word	0x40010400

08001870 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001870:	b480      	push	{r7}
 8001872:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001874:	e7fe      	b.n	8001874 <NMI_Handler+0x4>

08001876 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001876:	b480      	push	{r7}
 8001878:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800187a:	e7fe      	b.n	800187a <HardFault_Handler+0x4>

0800187c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800187c:	b480      	push	{r7}
 800187e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001880:	e7fe      	b.n	8001880 <MemManage_Handler+0x4>

08001882 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001882:	b480      	push	{r7}
 8001884:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001886:	e7fe      	b.n	8001886 <BusFault_Handler+0x4>

08001888 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001888:	b480      	push	{r7}
 800188a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800188c:	e7fe      	b.n	800188c <UsageFault_Handler+0x4>

0800188e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800188e:	b480      	push	{r7}
 8001890:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001892:	bf00      	nop
 8001894:	46bd      	mov	sp, r7
 8001896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800189a:	4770      	bx	lr

0800189c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800189c:	b480      	push	{r7}
 800189e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80018a0:	bf00      	nop
 80018a2:	46bd      	mov	sp, r7
 80018a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a8:	4770      	bx	lr

080018aa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80018aa:	b480      	push	{r7}
 80018ac:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80018ae:	bf00      	nop
 80018b0:	46bd      	mov	sp, r7
 80018b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b6:	4770      	bx	lr

080018b8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80018bc:	f000 fa74 	bl	8001da8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80018c0:	bf00      	nop
 80018c2:	bd80      	pop	{r7, pc}

080018c4 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80018c4:	b580      	push	{r7, lr}
 80018c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 80018c8:	f44f 7000 	mov.w	r0, #512	; 0x200
 80018cc:	f000 fd64 	bl	8002398 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80018d0:	bf00      	nop
 80018d2:	bd80      	pop	{r7, pc}

080018d4 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80018d4:	b580      	push	{r7, lr}
 80018d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80018d8:	4802      	ldr	r0, [pc, #8]	; (80018e4 <TIM1_UP_TIM10_IRQHandler+0x10>)
 80018da:	f001 fb15 	bl	8002f08 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80018de:	bf00      	nop
 80018e0:	bd80      	pop	{r7, pc}
 80018e2:	bf00      	nop
 80018e4:	20001210 	.word	0x20001210

080018e8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80018e8:	b480      	push	{r7}
 80018ea:	af00      	add	r7, sp, #0
	return 1;
 80018ec:	2301      	movs	r3, #1
}
 80018ee:	4618      	mov	r0, r3
 80018f0:	46bd      	mov	sp, r7
 80018f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f6:	4770      	bx	lr

080018f8 <_kill>:

int _kill(int pid, int sig)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b082      	sub	sp, #8
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	6078      	str	r0, [r7, #4]
 8001900:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001902:	f001 fec3 	bl	800368c <__errno>
 8001906:	4603      	mov	r3, r0
 8001908:	2216      	movs	r2, #22
 800190a:	601a      	str	r2, [r3, #0]
	return -1;
 800190c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001910:	4618      	mov	r0, r3
 8001912:	3708      	adds	r7, #8
 8001914:	46bd      	mov	sp, r7
 8001916:	bd80      	pop	{r7, pc}

08001918 <_exit>:

void _exit (int status)
{
 8001918:	b580      	push	{r7, lr}
 800191a:	b082      	sub	sp, #8
 800191c:	af00      	add	r7, sp, #0
 800191e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001920:	f04f 31ff 	mov.w	r1, #4294967295
 8001924:	6878      	ldr	r0, [r7, #4]
 8001926:	f7ff ffe7 	bl	80018f8 <_kill>
	while (1) {}		/* Make sure we hang here */
 800192a:	e7fe      	b.n	800192a <_exit+0x12>

0800192c <_close>:
	}
	return len;
}

int _close(int file)
{
 800192c:	b480      	push	{r7}
 800192e:	b083      	sub	sp, #12
 8001930:	af00      	add	r7, sp, #0
 8001932:	6078      	str	r0, [r7, #4]
	return -1;
 8001934:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001938:	4618      	mov	r0, r3
 800193a:	370c      	adds	r7, #12
 800193c:	46bd      	mov	sp, r7
 800193e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001942:	4770      	bx	lr

08001944 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001944:	b480      	push	{r7}
 8001946:	b083      	sub	sp, #12
 8001948:	af00      	add	r7, sp, #0
 800194a:	6078      	str	r0, [r7, #4]
 800194c:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800194e:	683b      	ldr	r3, [r7, #0]
 8001950:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001954:	605a      	str	r2, [r3, #4]
	return 0;
 8001956:	2300      	movs	r3, #0
}
 8001958:	4618      	mov	r0, r3
 800195a:	370c      	adds	r7, #12
 800195c:	46bd      	mov	sp, r7
 800195e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001962:	4770      	bx	lr

08001964 <_isatty>:

int _isatty(int file)
{
 8001964:	b480      	push	{r7}
 8001966:	b083      	sub	sp, #12
 8001968:	af00      	add	r7, sp, #0
 800196a:	6078      	str	r0, [r7, #4]
	return 1;
 800196c:	2301      	movs	r3, #1
}
 800196e:	4618      	mov	r0, r3
 8001970:	370c      	adds	r7, #12
 8001972:	46bd      	mov	sp, r7
 8001974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001978:	4770      	bx	lr

0800197a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800197a:	b480      	push	{r7}
 800197c:	b085      	sub	sp, #20
 800197e:	af00      	add	r7, sp, #0
 8001980:	60f8      	str	r0, [r7, #12]
 8001982:	60b9      	str	r1, [r7, #8]
 8001984:	607a      	str	r2, [r7, #4]
	return 0;
 8001986:	2300      	movs	r3, #0
}
 8001988:	4618      	mov	r0, r3
 800198a:	3714      	adds	r7, #20
 800198c:	46bd      	mov	sp, r7
 800198e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001992:	4770      	bx	lr

08001994 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	b086      	sub	sp, #24
 8001998:	af00      	add	r7, sp, #0
 800199a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800199c:	4a14      	ldr	r2, [pc, #80]	; (80019f0 <_sbrk+0x5c>)
 800199e:	4b15      	ldr	r3, [pc, #84]	; (80019f4 <_sbrk+0x60>)
 80019a0:	1ad3      	subs	r3, r2, r3
 80019a2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80019a4:	697b      	ldr	r3, [r7, #20]
 80019a6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80019a8:	4b13      	ldr	r3, [pc, #76]	; (80019f8 <_sbrk+0x64>)
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d102      	bne.n	80019b6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80019b0:	4b11      	ldr	r3, [pc, #68]	; (80019f8 <_sbrk+0x64>)
 80019b2:	4a12      	ldr	r2, [pc, #72]	; (80019fc <_sbrk+0x68>)
 80019b4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80019b6:	4b10      	ldr	r3, [pc, #64]	; (80019f8 <_sbrk+0x64>)
 80019b8:	681a      	ldr	r2, [r3, #0]
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	4413      	add	r3, r2
 80019be:	693a      	ldr	r2, [r7, #16]
 80019c0:	429a      	cmp	r2, r3
 80019c2:	d207      	bcs.n	80019d4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80019c4:	f001 fe62 	bl	800368c <__errno>
 80019c8:	4603      	mov	r3, r0
 80019ca:	220c      	movs	r2, #12
 80019cc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80019ce:	f04f 33ff 	mov.w	r3, #4294967295
 80019d2:	e009      	b.n	80019e8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80019d4:	4b08      	ldr	r3, [pc, #32]	; (80019f8 <_sbrk+0x64>)
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80019da:	4b07      	ldr	r3, [pc, #28]	; (80019f8 <_sbrk+0x64>)
 80019dc:	681a      	ldr	r2, [r3, #0]
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	4413      	add	r3, r2
 80019e2:	4a05      	ldr	r2, [pc, #20]	; (80019f8 <_sbrk+0x64>)
 80019e4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80019e6:	68fb      	ldr	r3, [r7, #12]
}
 80019e8:	4618      	mov	r0, r3
 80019ea:	3718      	adds	r7, #24
 80019ec:	46bd      	mov	sp, r7
 80019ee:	bd80      	pop	{r7, pc}
 80019f0:	20020000 	.word	0x20020000
 80019f4:	00000400 	.word	0x00000400
 80019f8:	20000098 	.word	0x20000098
 80019fc:	200015c8 	.word	0x200015c8

08001a00 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001a00:	b480      	push	{r7}
 8001a02:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001a04:	4b06      	ldr	r3, [pc, #24]	; (8001a20 <SystemInit+0x20>)
 8001a06:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001a0a:	4a05      	ldr	r2, [pc, #20]	; (8001a20 <SystemInit+0x20>)
 8001a0c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001a10:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001a14:	bf00      	nop
 8001a16:	46bd      	mov	sp, r7
 8001a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a1c:	4770      	bx	lr
 8001a1e:	bf00      	nop
 8001a20:	e000ed00 	.word	0xe000ed00

08001a24 <uart_init>:
/**
 * Initializes USART2 as a UART
 * @param baud - the baud rate
 * @param sysclk - the frequency of the system clock in Hz
 */
void uart_init(int baud, int sysclk) {
 8001a24:	b590      	push	{r4, r7, lr}
 8001a26:	f6ad 0d1c 	subw	sp, sp, #2076	; 0x81c
 8001a2a:	af00      	add	r7, sp, #0
 8001a2c:	f8c7 0814 	str.w	r0, [r7, #2068]	; 0x814
 8001a30:	f8c7 1810 	str.w	r1, [r7, #2064]	; 0x810

    // define the input and output buffer
    input_buffer = cq_init();
 8001a34:	4c36      	ldr	r4, [pc, #216]	; (8001b10 <uart_init+0xec>)
 8001a36:	463b      	mov	r3, r7
 8001a38:	4618      	mov	r0, r3
 8001a3a:	f7ff f8bb 	bl	8000bb4 <cq_init>
 8001a3e:	463b      	mov	r3, r7
 8001a40:	4620      	mov	r0, r4
 8001a42:	4619      	mov	r1, r3
 8001a44:	f44f 6301 	mov.w	r3, #2064	; 0x810
 8001a48:	461a      	mov	r2, r3
 8001a4a:	f001 feba 	bl	80037c2 <memcpy>
    output_buffer = cq_init();
 8001a4e:	4c31      	ldr	r4, [pc, #196]	; (8001b14 <uart_init+0xf0>)
 8001a50:	463b      	mov	r3, r7
 8001a52:	4618      	mov	r0, r3
 8001a54:	f7ff f8ae 	bl	8000bb4 <cq_init>
 8001a58:	463b      	mov	r3, r7
 8001a5a:	4620      	mov	r0, r4
 8001a5c:	4619      	mov	r1, r3
 8001a5e:	f44f 6301 	mov.w	r3, #2064	; 0x810
 8001a62:	461a      	mov	r2, r3
 8001a64:	f001 fead 	bl	80037c2 <memcpy>

    // enable GPIOA in RCC
    RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;
 8001a68:	4b2b      	ldr	r3, [pc, #172]	; (8001b18 <uart_init+0xf4>)
 8001a6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a6c:	4a2a      	ldr	r2, [pc, #168]	; (8001b18 <uart_init+0xf4>)
 8001a6e:	f043 0301 	orr.w	r3, r3, #1
 8001a72:	6313      	str	r3, [r2, #48]	; 0x30

    // enable USART2 in RCC
    RCC->APB1ENR |= RCC_APB1ENR_USART2EN;
 8001a74:	4b28      	ldr	r3, [pc, #160]	; (8001b18 <uart_init+0xf4>)
 8001a76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a78:	4a27      	ldr	r2, [pc, #156]	; (8001b18 <uart_init+0xf4>)
 8001a7a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001a7e:	6413      	str	r3, [r2, #64]	; 0x40

    // set PA2 and PA3 as pullup
    GPIOA->PUPDR |= (0b01 << GPIO_PUPDR_PUPD2_Pos | 0b01 << GPIO_PUPDR_PUPD3_Pos);
 8001a80:	4b26      	ldr	r3, [pc, #152]	; (8001b1c <uart_init+0xf8>)
 8001a82:	68db      	ldr	r3, [r3, #12]
 8001a84:	4a25      	ldr	r2, [pc, #148]	; (8001b1c <uart_init+0xf8>)
 8001a86:	f043 0350 	orr.w	r3, r3, #80	; 0x50
 8001a8a:	60d3      	str	r3, [r2, #12]

    // clear PA2 and PA3 mode
    GPIOA->MODER &= ~(GPIO_MODER_MODER2 | GPIO_MODER_MODER3);
 8001a8c:	4b23      	ldr	r3, [pc, #140]	; (8001b1c <uart_init+0xf8>)
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	4a22      	ldr	r2, [pc, #136]	; (8001b1c <uart_init+0xf8>)
 8001a92:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001a96:	6013      	str	r3, [r2, #0]

    // set PA2 and PA3 mode to alternate function
    GPIOA->MODER |= (0b10 << GPIO_MODER_MODER2_Pos | 0b10 << GPIO_MODER_MODER3_Pos);
 8001a98:	4b20      	ldr	r3, [pc, #128]	; (8001b1c <uart_init+0xf8>)
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	4a1f      	ldr	r2, [pc, #124]	; (8001b1c <uart_init+0xf8>)
 8001a9e:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 8001aa2:	6013      	str	r3, [r2, #0]

    // clear alternate function select for PA2 and PA3
    GPIOA->AFR[0] &= ~(GPIO_AFRL_AFRL2 | GPIO_AFRL_AFRL3);
 8001aa4:	4b1d      	ldr	r3, [pc, #116]	; (8001b1c <uart_init+0xf8>)
 8001aa6:	6a1b      	ldr	r3, [r3, #32]
 8001aa8:	4a1c      	ldr	r2, [pc, #112]	; (8001b1c <uart_init+0xf8>)
 8001aaa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001aae:	6213      	str	r3, [r2, #32]

    // select USART1..3 (AF7) as the alternate function for PA3 and PA2
    GPIOA->AFR[0] |= (7 << GPIO_AFRL_AFSEL2_Pos | 7 << GPIO_AFRL_AFSEL3_Pos);
 8001ab0:	4b1a      	ldr	r3, [pc, #104]	; (8001b1c <uart_init+0xf8>)
 8001ab2:	6a1b      	ldr	r3, [r3, #32]
 8001ab4:	4a19      	ldr	r2, [pc, #100]	; (8001b1c <uart_init+0xf8>)
 8001ab6:	f443 43ee 	orr.w	r3, r3, #30464	; 0x7700
 8001aba:	6213      	str	r3, [r2, #32]

    // set USART2's baud rate
    USART2->BRR = sysclk / baud;
 8001abc:	f8d7 2810 	ldr.w	r2, [r7, #2064]	; 0x810
 8001ac0:	f8d7 3814 	ldr.w	r3, [r7, #2068]	; 0x814
 8001ac4:	fb92 f2f3 	sdiv	r2, r2, r3
 8001ac8:	4b15      	ldr	r3, [pc, #84]	; (8001b20 <uart_init+0xfc>)
 8001aca:	609a      	str	r2, [r3, #8]

    // enable USART2's UART, RX, and TX
    USART2->CR1 |= (USART_CR1_UE | USART_CR1_TE | USART_CR1_RE);
 8001acc:	4b14      	ldr	r3, [pc, #80]	; (8001b20 <uart_init+0xfc>)
 8001ace:	68db      	ldr	r3, [r3, #12]
 8001ad0:	4a13      	ldr	r2, [pc, #76]	; (8001b20 <uart_init+0xfc>)
 8001ad2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001ad6:	f043 030c 	orr.w	r3, r3, #12
 8001ada:	60d3      	str	r3, [r2, #12]

    // enable USART2's TXE interrupt and RXNE interrupt
    USART2->CR1 |= (USART_CR1_TXEIE | USART_CR1_RXNEIE);
 8001adc:	4b10      	ldr	r3, [pc, #64]	; (8001b20 <uart_init+0xfc>)
 8001ade:	68db      	ldr	r3, [r3, #12]
 8001ae0:	4a0f      	ldr	r2, [pc, #60]	; (8001b20 <uart_init+0xfc>)
 8001ae2:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 8001ae6:	60d3      	str	r3, [r2, #12]

    // enable USART2 interrupts in NVIC
    NVIC->ISER[1] |= (1 << 6);
 8001ae8:	4b0e      	ldr	r3, [pc, #56]	; (8001b24 <uart_init+0x100>)
 8001aea:	685b      	ldr	r3, [r3, #4]
 8001aec:	4a0d      	ldr	r2, [pc, #52]	; (8001b24 <uart_init+0x100>)
 8001aee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001af2:	6053      	str	r3, [r2, #4]

    // set output buffer source
    setvbuf(stdout, NULL, _IONBF, 0);
 8001af4:	4b0c      	ldr	r3, [pc, #48]	; (8001b28 <uart_init+0x104>)
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	6898      	ldr	r0, [r3, #8]
 8001afa:	2300      	movs	r3, #0
 8001afc:	2202      	movs	r2, #2
 8001afe:	2100      	movs	r1, #0
 8001b00:	f001 ff44 	bl	800398c <setvbuf>

}
 8001b04:	bf00      	nop
 8001b06:	f607 071c 	addw	r7, r7, #2076	; 0x81c
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	bd90      	pop	{r4, r7, pc}
 8001b0e:	bf00      	nop
 8001b10:	2000009c 	.word	0x2000009c
 8001b14:	200008ac 	.word	0x200008ac
 8001b18:	40023800 	.word	0x40023800
 8001b1c:	40020000 	.word	0x40020000
 8001b20:	40004400 	.word	0x40004400
 8001b24:	e000e100 	.word	0xe000e100
 8001b28:	20000014 	.word	0x20000014

08001b2c <_read>:
 * @param file - not implemented (ignored)
 * @param ptr - where the read data should be put
 * @param len - the number of characters to read
 * @return the number of characters read
 */
int _read(int file, char * ptr, int len) {
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	b086      	sub	sp, #24
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	60f8      	str	r0, [r7, #12]
 8001b34:	60b9      	str	r1, [r7, #8]
 8001b36:	607a      	str	r2, [r7, #4]

    // wait until the input buffer receives some data
    while (cq_isempty(&input_buffer));
 8001b38:	bf00      	nop
 8001b3a:	4814      	ldr	r0, [pc, #80]	; (8001b8c <_read+0x60>)
 8001b3c:	f7ff f8b5 	bl	8000caa <cq_isempty>
 8001b40:	4603      	mov	r3, r0
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d1f9      	bne.n	8001b3a <_read+0xe>

    int char_count = 0;
 8001b46:	2300      	movs	r3, #0
 8001b48:	617b      	str	r3, [r7, #20]

    // pull from the circular queue until it is empty
    while (!cq_isempty(&input_buffer)) {
 8001b4a:	e00c      	b.n	8001b66 <_read+0x3a>
        char_count++;
 8001b4c:	697b      	ldr	r3, [r7, #20]
 8001b4e:	3301      	adds	r3, #1
 8001b50:	617b      	str	r3, [r7, #20]
        *ptr = cq_pull(&input_buffer);
 8001b52:	480e      	ldr	r0, [pc, #56]	; (8001b8c <_read+0x60>)
 8001b54:	f7ff f87e 	bl	8000c54 <cq_pull>
 8001b58:	4603      	mov	r3, r0
 8001b5a:	461a      	mov	r2, r3
 8001b5c:	68bb      	ldr	r3, [r7, #8]
 8001b5e:	701a      	strb	r2, [r3, #0]
        ptr++;
 8001b60:	68bb      	ldr	r3, [r7, #8]
 8001b62:	3301      	adds	r3, #1
 8001b64:	60bb      	str	r3, [r7, #8]
    while (!cq_isempty(&input_buffer)) {
 8001b66:	4809      	ldr	r0, [pc, #36]	; (8001b8c <_read+0x60>)
 8001b68:	f7ff f89f 	bl	8000caa <cq_isempty>
 8001b6c:	4603      	mov	r3, r0
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d0ec      	beq.n	8001b4c <_read+0x20>
    }

    if (*ptr == '\r') *ptr = '\n';
 8001b72:	68bb      	ldr	r3, [r7, #8]
 8001b74:	781b      	ldrb	r3, [r3, #0]
 8001b76:	2b0d      	cmp	r3, #13
 8001b78:	d102      	bne.n	8001b80 <_read+0x54>
 8001b7a:	68bb      	ldr	r3, [r7, #8]
 8001b7c:	220a      	movs	r2, #10
 8001b7e:	701a      	strb	r2, [r3, #0]

    return char_count;
 8001b80:	697b      	ldr	r3, [r7, #20]

}
 8001b82:	4618      	mov	r0, r3
 8001b84:	3718      	adds	r7, #24
 8001b86:	46bd      	mov	sp, r7
 8001b88:	bd80      	pop	{r7, pc}
 8001b8a:	bf00      	nop
 8001b8c:	2000009c 	.word	0x2000009c

08001b90 <_write>:
 * @param file - not implemented (ignored)
 * @param ptr - where the characters should be read from
 * @param len - the number of characters to read
 * @return the number of characters read
 */
int _write(int file, char * ptr, int len) {
 8001b90:	b580      	push	{r7, lr}
 8001b92:	b086      	sub	sp, #24
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	60f8      	str	r0, [r7, #12]
 8001b98:	60b9      	str	r1, [r7, #8]
 8001b9a:	607a      	str	r2, [r7, #4]

    int char_count = 0;
 8001b9c:	2300      	movs	r3, #0
 8001b9e:	617b      	str	r3, [r7, #20]

    // push characters to the output buffer until we write len characters or the buffer fills up
    while (char_count < len && !cq_isfull(&output_buffer)) {
 8001ba0:	e00b      	b.n	8001bba <_write+0x2a>
        cq_push(&output_buffer, *ptr);
 8001ba2:	68bb      	ldr	r3, [r7, #8]
 8001ba4:	781b      	ldrb	r3, [r3, #0]
 8001ba6:	4619      	mov	r1, r3
 8001ba8:	480e      	ldr	r0, [pc, #56]	; (8001be4 <_write+0x54>)
 8001baa:	f7ff f827 	bl	8000bfc <cq_push>
        char_count++;
 8001bae:	697b      	ldr	r3, [r7, #20]
 8001bb0:	3301      	adds	r3, #1
 8001bb2:	617b      	str	r3, [r7, #20]
        ptr++;
 8001bb4:	68bb      	ldr	r3, [r7, #8]
 8001bb6:	3301      	adds	r3, #1
 8001bb8:	60bb      	str	r3, [r7, #8]
    while (char_count < len && !cq_isfull(&output_buffer)) {
 8001bba:	697a      	ldr	r2, [r7, #20]
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	429a      	cmp	r2, r3
 8001bc0:	da05      	bge.n	8001bce <_write+0x3e>
 8001bc2:	4808      	ldr	r0, [pc, #32]	; (8001be4 <_write+0x54>)
 8001bc4:	f7ff f87d 	bl	8000cc2 <cq_isfull>
 8001bc8:	4603      	mov	r3, r0
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d0e9      	beq.n	8001ba2 <_write+0x12>
    }

    // enable TXE interrupts so the data can be transmitted
    USART2->CR1 |= USART_CR1_TXEIE;
 8001bce:	4b06      	ldr	r3, [pc, #24]	; (8001be8 <_write+0x58>)
 8001bd0:	68db      	ldr	r3, [r3, #12]
 8001bd2:	4a05      	ldr	r2, [pc, #20]	; (8001be8 <_write+0x58>)
 8001bd4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001bd8:	60d3      	str	r3, [r2, #12]

    return char_count;
 8001bda:	697b      	ldr	r3, [r7, #20]
}
 8001bdc:	4618      	mov	r0, r3
 8001bde:	3718      	adds	r7, #24
 8001be0:	46bd      	mov	sp, r7
 8001be2:	bd80      	pop	{r7, pc}
 8001be4:	200008ac 	.word	0x200008ac
 8001be8:	40004400 	.word	0x40004400

08001bec <uart_isempty>:

int uart_isempty()
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	af00      	add	r7, sp, #0
	return cq_isempty(&input_buffer);
 8001bf0:	4802      	ldr	r0, [pc, #8]	; (8001bfc <uart_isempty+0x10>)
 8001bf2:	f7ff f85a 	bl	8000caa <cq_isempty>
 8001bf6:	4603      	mov	r3, r0
}
 8001bf8:	4618      	mov	r0, r3
 8001bfa:	bd80      	pop	{r7, pc}
 8001bfc:	2000009c 	.word	0x2000009c

08001c00 <uart_getc>:

char uart_getc()
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	af00      	add	r7, sp, #0
	return cq_pull(&input_buffer);
 8001c04:	4802      	ldr	r0, [pc, #8]	; (8001c10 <uart_getc+0x10>)
 8001c06:	f7ff f825 	bl	8000c54 <cq_pull>
 8001c0a:	4603      	mov	r3, r0
}
 8001c0c:	4618      	mov	r0, r3
 8001c0e:	bd80      	pop	{r7, pc}
 8001c10:	2000009c 	.word	0x2000009c

08001c14 <USART2_IRQHandler>:

/**
 * USART2 interrupt request handler
 */
void USART2_IRQHandler(void) {
 8001c14:	b580      	push	{r7, lr}
 8001c16:	b082      	sub	sp, #8
 8001c18:	af00      	add	r7, sp, #0

    // if the RDR has received data and the input buffer is not full
    if ((USART2->SR & USART_SR_RXNE) && !cq_isfull(&input_buffer)) {
 8001c1a:	4b22      	ldr	r3, [pc, #136]	; (8001ca4 <USART2_IRQHandler+0x90>)
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	f003 0320 	and.w	r3, r3, #32
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d020      	beq.n	8001c68 <USART2_IRQHandler+0x54>
 8001c26:	4820      	ldr	r0, [pc, #128]	; (8001ca8 <USART2_IRQHandler+0x94>)
 8001c28:	f7ff f84b 	bl	8000cc2 <cq_isfull>
 8001c2c:	4603      	mov	r3, r0
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d11a      	bne.n	8001c68 <USART2_IRQHandler+0x54>

        // read the RDR
        char c = USART2->DR;
 8001c32:	4b1c      	ldr	r3, [pc, #112]	; (8001ca4 <USART2_IRQHandler+0x90>)
 8001c34:	685b      	ldr	r3, [r3, #4]
 8001c36:	71fb      	strb	r3, [r7, #7]

        // push the char in the RDR into the input buffer
        cq_push(&input_buffer, c);
 8001c38:	79fb      	ldrb	r3, [r7, #7]
 8001c3a:	4619      	mov	r1, r3
 8001c3c:	481a      	ldr	r0, [pc, #104]	; (8001ca8 <USART2_IRQHandler+0x94>)
 8001c3e:	f7fe ffdd 	bl	8000bfc <cq_push>

        // echo the character to the output buffer
        if (!cq_isfull(&output_buffer)) {
 8001c42:	481a      	ldr	r0, [pc, #104]	; (8001cac <USART2_IRQHandler+0x98>)
 8001c44:	f7ff f83d 	bl	8000cc2 <cq_isfull>
 8001c48:	4603      	mov	r3, r0
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d104      	bne.n	8001c58 <USART2_IRQHandler+0x44>
            cq_push(&output_buffer, c);
 8001c4e:	79fb      	ldrb	r3, [r7, #7]
 8001c50:	4619      	mov	r1, r3
 8001c52:	4816      	ldr	r0, [pc, #88]	; (8001cac <USART2_IRQHandler+0x98>)
 8001c54:	f7fe ffd2 	bl	8000bfc <cq_push>
        }

        // enable TXE interrupts so the echo can be pushed
        USART2->CR1 |= USART_CR1_TXEIE;
 8001c58:	4b12      	ldr	r3, [pc, #72]	; (8001ca4 <USART2_IRQHandler+0x90>)
 8001c5a:	68db      	ldr	r3, [r3, #12]
 8001c5c:	4a11      	ldr	r2, [pc, #68]	; (8001ca4 <USART2_IRQHandler+0x90>)
 8001c5e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001c62:	60d3      	str	r3, [r2, #12]
    if ((USART2->SR & USART_SR_RXNE) && !cq_isfull(&input_buffer)) {
 8001c64:	bf00      	nop
            // disable TXE interrupts
            USART2->CR1 &= ~(USART_CR1_TXEIE);

        }
    }
}
 8001c66:	e019      	b.n	8001c9c <USART2_IRQHandler+0x88>
    else if (USART2->SR & USART_SR_TXE) {
 8001c68:	4b0e      	ldr	r3, [pc, #56]	; (8001ca4 <USART2_IRQHandler+0x90>)
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d013      	beq.n	8001c9c <USART2_IRQHandler+0x88>
        if (!cq_isempty(&output_buffer)) {
 8001c74:	480d      	ldr	r0, [pc, #52]	; (8001cac <USART2_IRQHandler+0x98>)
 8001c76:	f7ff f818 	bl	8000caa <cq_isempty>
 8001c7a:	4603      	mov	r3, r0
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d107      	bne.n	8001c90 <USART2_IRQHandler+0x7c>
            USART2->DR = cq_pull(&output_buffer);
 8001c80:	480a      	ldr	r0, [pc, #40]	; (8001cac <USART2_IRQHandler+0x98>)
 8001c82:	f7fe ffe7 	bl	8000c54 <cq_pull>
 8001c86:	4603      	mov	r3, r0
 8001c88:	461a      	mov	r2, r3
 8001c8a:	4b06      	ldr	r3, [pc, #24]	; (8001ca4 <USART2_IRQHandler+0x90>)
 8001c8c:	605a      	str	r2, [r3, #4]
}
 8001c8e:	e005      	b.n	8001c9c <USART2_IRQHandler+0x88>
            USART2->CR1 &= ~(USART_CR1_TXEIE);
 8001c90:	4b04      	ldr	r3, [pc, #16]	; (8001ca4 <USART2_IRQHandler+0x90>)
 8001c92:	68db      	ldr	r3, [r3, #12]
 8001c94:	4a03      	ldr	r2, [pc, #12]	; (8001ca4 <USART2_IRQHandler+0x90>)
 8001c96:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001c9a:	60d3      	str	r3, [r2, #12]
}
 8001c9c:	bf00      	nop
 8001c9e:	3708      	adds	r7, #8
 8001ca0:	46bd      	mov	sp, r7
 8001ca2:	bd80      	pop	{r7, pc}
 8001ca4:	40004400 	.word	0x40004400
 8001ca8:	2000009c 	.word	0x2000009c
 8001cac:	200008ac 	.word	0x200008ac

08001cb0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001cb0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001ce8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001cb4:	480d      	ldr	r0, [pc, #52]	; (8001cec <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001cb6:	490e      	ldr	r1, [pc, #56]	; (8001cf0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001cb8:	4a0e      	ldr	r2, [pc, #56]	; (8001cf4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001cba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001cbc:	e002      	b.n	8001cc4 <LoopCopyDataInit>

08001cbe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001cbe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001cc0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001cc2:	3304      	adds	r3, #4

08001cc4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001cc4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001cc6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001cc8:	d3f9      	bcc.n	8001cbe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001cca:	4a0b      	ldr	r2, [pc, #44]	; (8001cf8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001ccc:	4c0b      	ldr	r4, [pc, #44]	; (8001cfc <LoopFillZerobss+0x26>)
  movs r3, #0
 8001cce:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001cd0:	e001      	b.n	8001cd6 <LoopFillZerobss>

08001cd2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001cd2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001cd4:	3204      	adds	r2, #4

08001cd6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001cd6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001cd8:	d3fb      	bcc.n	8001cd2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001cda:	f7ff fe91 	bl	8001a00 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001cde:	f001 fd49 	bl	8003774 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001ce2:	f7ff fad5 	bl	8001290 <main>
  bx  lr    
 8001ce6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001ce8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001cec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001cf0:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 8001cf4:	08004e10 	.word	0x08004e10
  ldr r2, =_sbss
 8001cf8:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8001cfc:	200015c4 	.word	0x200015c4

08001d00 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001d00:	e7fe      	b.n	8001d00 <ADC_IRQHandler>
	...

08001d04 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001d08:	4b0e      	ldr	r3, [pc, #56]	; (8001d44 <HAL_Init+0x40>)
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	4a0d      	ldr	r2, [pc, #52]	; (8001d44 <HAL_Init+0x40>)
 8001d0e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001d12:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001d14:	4b0b      	ldr	r3, [pc, #44]	; (8001d44 <HAL_Init+0x40>)
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	4a0a      	ldr	r2, [pc, #40]	; (8001d44 <HAL_Init+0x40>)
 8001d1a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001d1e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001d20:	4b08      	ldr	r3, [pc, #32]	; (8001d44 <HAL_Init+0x40>)
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	4a07      	ldr	r2, [pc, #28]	; (8001d44 <HAL_Init+0x40>)
 8001d26:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001d2a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d2c:	2003      	movs	r0, #3
 8001d2e:	f000 f92b 	bl	8001f88 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001d32:	200f      	movs	r0, #15
 8001d34:	f000 f808 	bl	8001d48 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001d38:	f7ff fd20 	bl	800177c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001d3c:	2300      	movs	r3, #0
}
 8001d3e:	4618      	mov	r0, r3
 8001d40:	bd80      	pop	{r7, pc}
 8001d42:	bf00      	nop
 8001d44:	40023c00 	.word	0x40023c00

08001d48 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	b082      	sub	sp, #8
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001d50:	4b12      	ldr	r3, [pc, #72]	; (8001d9c <HAL_InitTick+0x54>)
 8001d52:	681a      	ldr	r2, [r3, #0]
 8001d54:	4b12      	ldr	r3, [pc, #72]	; (8001da0 <HAL_InitTick+0x58>)
 8001d56:	781b      	ldrb	r3, [r3, #0]
 8001d58:	4619      	mov	r1, r3
 8001d5a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001d5e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001d62:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d66:	4618      	mov	r0, r3
 8001d68:	f000 f943 	bl	8001ff2 <HAL_SYSTICK_Config>
 8001d6c:	4603      	mov	r3, r0
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d001      	beq.n	8001d76 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001d72:	2301      	movs	r3, #1
 8001d74:	e00e      	b.n	8001d94 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	2b0f      	cmp	r3, #15
 8001d7a:	d80a      	bhi.n	8001d92 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	6879      	ldr	r1, [r7, #4]
 8001d80:	f04f 30ff 	mov.w	r0, #4294967295
 8001d84:	f000 f90b 	bl	8001f9e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001d88:	4a06      	ldr	r2, [pc, #24]	; (8001da4 <HAL_InitTick+0x5c>)
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001d8e:	2300      	movs	r3, #0
 8001d90:	e000      	b.n	8001d94 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001d92:	2301      	movs	r3, #1
}
 8001d94:	4618      	mov	r0, r3
 8001d96:	3708      	adds	r7, #8
 8001d98:	46bd      	mov	sp, r7
 8001d9a:	bd80      	pop	{r7, pc}
 8001d9c:	20000008 	.word	0x20000008
 8001da0:	20000010 	.word	0x20000010
 8001da4:	2000000c 	.word	0x2000000c

08001da8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001da8:	b480      	push	{r7}
 8001daa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001dac:	4b06      	ldr	r3, [pc, #24]	; (8001dc8 <HAL_IncTick+0x20>)
 8001dae:	781b      	ldrb	r3, [r3, #0]
 8001db0:	461a      	mov	r2, r3
 8001db2:	4b06      	ldr	r3, [pc, #24]	; (8001dcc <HAL_IncTick+0x24>)
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	4413      	add	r3, r2
 8001db8:	4a04      	ldr	r2, [pc, #16]	; (8001dcc <HAL_IncTick+0x24>)
 8001dba:	6013      	str	r3, [r2, #0]
}
 8001dbc:	bf00      	nop
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc4:	4770      	bx	lr
 8001dc6:	bf00      	nop
 8001dc8:	20000010 	.word	0x20000010
 8001dcc:	200015b0 	.word	0x200015b0

08001dd0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001dd0:	b480      	push	{r7}
 8001dd2:	af00      	add	r7, sp, #0
  return uwTick;
 8001dd4:	4b03      	ldr	r3, [pc, #12]	; (8001de4 <HAL_GetTick+0x14>)
 8001dd6:	681b      	ldr	r3, [r3, #0]
}
 8001dd8:	4618      	mov	r0, r3
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de0:	4770      	bx	lr
 8001de2:	bf00      	nop
 8001de4:	200015b0 	.word	0x200015b0

08001de8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001de8:	b480      	push	{r7}
 8001dea:	b085      	sub	sp, #20
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	f003 0307 	and.w	r3, r3, #7
 8001df6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001df8:	4b0c      	ldr	r3, [pc, #48]	; (8001e2c <__NVIC_SetPriorityGrouping+0x44>)
 8001dfa:	68db      	ldr	r3, [r3, #12]
 8001dfc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001dfe:	68ba      	ldr	r2, [r7, #8]
 8001e00:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001e04:	4013      	ands	r3, r2
 8001e06:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001e0c:	68bb      	ldr	r3, [r7, #8]
 8001e0e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001e10:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001e14:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001e18:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001e1a:	4a04      	ldr	r2, [pc, #16]	; (8001e2c <__NVIC_SetPriorityGrouping+0x44>)
 8001e1c:	68bb      	ldr	r3, [r7, #8]
 8001e1e:	60d3      	str	r3, [r2, #12]
}
 8001e20:	bf00      	nop
 8001e22:	3714      	adds	r7, #20
 8001e24:	46bd      	mov	sp, r7
 8001e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e2a:	4770      	bx	lr
 8001e2c:	e000ed00 	.word	0xe000ed00

08001e30 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001e30:	b480      	push	{r7}
 8001e32:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001e34:	4b04      	ldr	r3, [pc, #16]	; (8001e48 <__NVIC_GetPriorityGrouping+0x18>)
 8001e36:	68db      	ldr	r3, [r3, #12]
 8001e38:	0a1b      	lsrs	r3, r3, #8
 8001e3a:	f003 0307 	and.w	r3, r3, #7
}
 8001e3e:	4618      	mov	r0, r3
 8001e40:	46bd      	mov	sp, r7
 8001e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e46:	4770      	bx	lr
 8001e48:	e000ed00 	.word	0xe000ed00

08001e4c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e4c:	b480      	push	{r7}
 8001e4e:	b083      	sub	sp, #12
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	4603      	mov	r3, r0
 8001e54:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	db0b      	blt.n	8001e76 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001e5e:	79fb      	ldrb	r3, [r7, #7]
 8001e60:	f003 021f 	and.w	r2, r3, #31
 8001e64:	4907      	ldr	r1, [pc, #28]	; (8001e84 <__NVIC_EnableIRQ+0x38>)
 8001e66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e6a:	095b      	lsrs	r3, r3, #5
 8001e6c:	2001      	movs	r0, #1
 8001e6e:	fa00 f202 	lsl.w	r2, r0, r2
 8001e72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001e76:	bf00      	nop
 8001e78:	370c      	adds	r7, #12
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e80:	4770      	bx	lr
 8001e82:	bf00      	nop
 8001e84:	e000e100 	.word	0xe000e100

08001e88 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001e88:	b480      	push	{r7}
 8001e8a:	b083      	sub	sp, #12
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	4603      	mov	r3, r0
 8001e90:	6039      	str	r1, [r7, #0]
 8001e92:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e94:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	db0a      	blt.n	8001eb2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e9c:	683b      	ldr	r3, [r7, #0]
 8001e9e:	b2da      	uxtb	r2, r3
 8001ea0:	490c      	ldr	r1, [pc, #48]	; (8001ed4 <__NVIC_SetPriority+0x4c>)
 8001ea2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ea6:	0112      	lsls	r2, r2, #4
 8001ea8:	b2d2      	uxtb	r2, r2
 8001eaa:	440b      	add	r3, r1
 8001eac:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001eb0:	e00a      	b.n	8001ec8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001eb2:	683b      	ldr	r3, [r7, #0]
 8001eb4:	b2da      	uxtb	r2, r3
 8001eb6:	4908      	ldr	r1, [pc, #32]	; (8001ed8 <__NVIC_SetPriority+0x50>)
 8001eb8:	79fb      	ldrb	r3, [r7, #7]
 8001eba:	f003 030f 	and.w	r3, r3, #15
 8001ebe:	3b04      	subs	r3, #4
 8001ec0:	0112      	lsls	r2, r2, #4
 8001ec2:	b2d2      	uxtb	r2, r2
 8001ec4:	440b      	add	r3, r1
 8001ec6:	761a      	strb	r2, [r3, #24]
}
 8001ec8:	bf00      	nop
 8001eca:	370c      	adds	r7, #12
 8001ecc:	46bd      	mov	sp, r7
 8001ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed2:	4770      	bx	lr
 8001ed4:	e000e100 	.word	0xe000e100
 8001ed8:	e000ed00 	.word	0xe000ed00

08001edc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001edc:	b480      	push	{r7}
 8001ede:	b089      	sub	sp, #36	; 0x24
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	60f8      	str	r0, [r7, #12]
 8001ee4:	60b9      	str	r1, [r7, #8]
 8001ee6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	f003 0307 	and.w	r3, r3, #7
 8001eee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ef0:	69fb      	ldr	r3, [r7, #28]
 8001ef2:	f1c3 0307 	rsb	r3, r3, #7
 8001ef6:	2b04      	cmp	r3, #4
 8001ef8:	bf28      	it	cs
 8001efa:	2304      	movcs	r3, #4
 8001efc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001efe:	69fb      	ldr	r3, [r7, #28]
 8001f00:	3304      	adds	r3, #4
 8001f02:	2b06      	cmp	r3, #6
 8001f04:	d902      	bls.n	8001f0c <NVIC_EncodePriority+0x30>
 8001f06:	69fb      	ldr	r3, [r7, #28]
 8001f08:	3b03      	subs	r3, #3
 8001f0a:	e000      	b.n	8001f0e <NVIC_EncodePriority+0x32>
 8001f0c:	2300      	movs	r3, #0
 8001f0e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f10:	f04f 32ff 	mov.w	r2, #4294967295
 8001f14:	69bb      	ldr	r3, [r7, #24]
 8001f16:	fa02 f303 	lsl.w	r3, r2, r3
 8001f1a:	43da      	mvns	r2, r3
 8001f1c:	68bb      	ldr	r3, [r7, #8]
 8001f1e:	401a      	ands	r2, r3
 8001f20:	697b      	ldr	r3, [r7, #20]
 8001f22:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001f24:	f04f 31ff 	mov.w	r1, #4294967295
 8001f28:	697b      	ldr	r3, [r7, #20]
 8001f2a:	fa01 f303 	lsl.w	r3, r1, r3
 8001f2e:	43d9      	mvns	r1, r3
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f34:	4313      	orrs	r3, r2
         );
}
 8001f36:	4618      	mov	r0, r3
 8001f38:	3724      	adds	r7, #36	; 0x24
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f40:	4770      	bx	lr
	...

08001f44 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001f44:	b580      	push	{r7, lr}
 8001f46:	b082      	sub	sp, #8
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	3b01      	subs	r3, #1
 8001f50:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001f54:	d301      	bcc.n	8001f5a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001f56:	2301      	movs	r3, #1
 8001f58:	e00f      	b.n	8001f7a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001f5a:	4a0a      	ldr	r2, [pc, #40]	; (8001f84 <SysTick_Config+0x40>)
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	3b01      	subs	r3, #1
 8001f60:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001f62:	210f      	movs	r1, #15
 8001f64:	f04f 30ff 	mov.w	r0, #4294967295
 8001f68:	f7ff ff8e 	bl	8001e88 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001f6c:	4b05      	ldr	r3, [pc, #20]	; (8001f84 <SysTick_Config+0x40>)
 8001f6e:	2200      	movs	r2, #0
 8001f70:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001f72:	4b04      	ldr	r3, [pc, #16]	; (8001f84 <SysTick_Config+0x40>)
 8001f74:	2207      	movs	r2, #7
 8001f76:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001f78:	2300      	movs	r3, #0
}
 8001f7a:	4618      	mov	r0, r3
 8001f7c:	3708      	adds	r7, #8
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	bd80      	pop	{r7, pc}
 8001f82:	bf00      	nop
 8001f84:	e000e010 	.word	0xe000e010

08001f88 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	b082      	sub	sp, #8
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001f90:	6878      	ldr	r0, [r7, #4]
 8001f92:	f7ff ff29 	bl	8001de8 <__NVIC_SetPriorityGrouping>
}
 8001f96:	bf00      	nop
 8001f98:	3708      	adds	r7, #8
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	bd80      	pop	{r7, pc}

08001f9e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001f9e:	b580      	push	{r7, lr}
 8001fa0:	b086      	sub	sp, #24
 8001fa2:	af00      	add	r7, sp, #0
 8001fa4:	4603      	mov	r3, r0
 8001fa6:	60b9      	str	r1, [r7, #8]
 8001fa8:	607a      	str	r2, [r7, #4]
 8001faa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001fac:	2300      	movs	r3, #0
 8001fae:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001fb0:	f7ff ff3e 	bl	8001e30 <__NVIC_GetPriorityGrouping>
 8001fb4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001fb6:	687a      	ldr	r2, [r7, #4]
 8001fb8:	68b9      	ldr	r1, [r7, #8]
 8001fba:	6978      	ldr	r0, [r7, #20]
 8001fbc:	f7ff ff8e 	bl	8001edc <NVIC_EncodePriority>
 8001fc0:	4602      	mov	r2, r0
 8001fc2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001fc6:	4611      	mov	r1, r2
 8001fc8:	4618      	mov	r0, r3
 8001fca:	f7ff ff5d 	bl	8001e88 <__NVIC_SetPriority>
}
 8001fce:	bf00      	nop
 8001fd0:	3718      	adds	r7, #24
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	bd80      	pop	{r7, pc}

08001fd6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001fd6:	b580      	push	{r7, lr}
 8001fd8:	b082      	sub	sp, #8
 8001fda:	af00      	add	r7, sp, #0
 8001fdc:	4603      	mov	r3, r0
 8001fde:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001fe0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fe4:	4618      	mov	r0, r3
 8001fe6:	f7ff ff31 	bl	8001e4c <__NVIC_EnableIRQ>
}
 8001fea:	bf00      	nop
 8001fec:	3708      	adds	r7, #8
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	bd80      	pop	{r7, pc}

08001ff2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001ff2:	b580      	push	{r7, lr}
 8001ff4:	b082      	sub	sp, #8
 8001ff6:	af00      	add	r7, sp, #0
 8001ff8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001ffa:	6878      	ldr	r0, [r7, #4]
 8001ffc:	f7ff ffa2 	bl	8001f44 <SysTick_Config>
 8002000:	4603      	mov	r3, r0
}
 8002002:	4618      	mov	r0, r3
 8002004:	3708      	adds	r7, #8
 8002006:	46bd      	mov	sp, r7
 8002008:	bd80      	pop	{r7, pc}
	...

0800200c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800200c:	b480      	push	{r7}
 800200e:	b089      	sub	sp, #36	; 0x24
 8002010:	af00      	add	r7, sp, #0
 8002012:	6078      	str	r0, [r7, #4]
 8002014:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002016:	2300      	movs	r3, #0
 8002018:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800201a:	2300      	movs	r3, #0
 800201c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800201e:	2300      	movs	r3, #0
 8002020:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002022:	2300      	movs	r3, #0
 8002024:	61fb      	str	r3, [r7, #28]
 8002026:	e165      	b.n	80022f4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002028:	2201      	movs	r2, #1
 800202a:	69fb      	ldr	r3, [r7, #28]
 800202c:	fa02 f303 	lsl.w	r3, r2, r3
 8002030:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002032:	683b      	ldr	r3, [r7, #0]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	697a      	ldr	r2, [r7, #20]
 8002038:	4013      	ands	r3, r2
 800203a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800203c:	693a      	ldr	r2, [r7, #16]
 800203e:	697b      	ldr	r3, [r7, #20]
 8002040:	429a      	cmp	r2, r3
 8002042:	f040 8154 	bne.w	80022ee <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002046:	683b      	ldr	r3, [r7, #0]
 8002048:	685b      	ldr	r3, [r3, #4]
 800204a:	f003 0303 	and.w	r3, r3, #3
 800204e:	2b01      	cmp	r3, #1
 8002050:	d005      	beq.n	800205e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002052:	683b      	ldr	r3, [r7, #0]
 8002054:	685b      	ldr	r3, [r3, #4]
 8002056:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800205a:	2b02      	cmp	r3, #2
 800205c:	d130      	bne.n	80020c0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	689b      	ldr	r3, [r3, #8]
 8002062:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002064:	69fb      	ldr	r3, [r7, #28]
 8002066:	005b      	lsls	r3, r3, #1
 8002068:	2203      	movs	r2, #3
 800206a:	fa02 f303 	lsl.w	r3, r2, r3
 800206e:	43db      	mvns	r3, r3
 8002070:	69ba      	ldr	r2, [r7, #24]
 8002072:	4013      	ands	r3, r2
 8002074:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002076:	683b      	ldr	r3, [r7, #0]
 8002078:	68da      	ldr	r2, [r3, #12]
 800207a:	69fb      	ldr	r3, [r7, #28]
 800207c:	005b      	lsls	r3, r3, #1
 800207e:	fa02 f303 	lsl.w	r3, r2, r3
 8002082:	69ba      	ldr	r2, [r7, #24]
 8002084:	4313      	orrs	r3, r2
 8002086:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	69ba      	ldr	r2, [r7, #24]
 800208c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	685b      	ldr	r3, [r3, #4]
 8002092:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002094:	2201      	movs	r2, #1
 8002096:	69fb      	ldr	r3, [r7, #28]
 8002098:	fa02 f303 	lsl.w	r3, r2, r3
 800209c:	43db      	mvns	r3, r3
 800209e:	69ba      	ldr	r2, [r7, #24]
 80020a0:	4013      	ands	r3, r2
 80020a2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80020a4:	683b      	ldr	r3, [r7, #0]
 80020a6:	685b      	ldr	r3, [r3, #4]
 80020a8:	091b      	lsrs	r3, r3, #4
 80020aa:	f003 0201 	and.w	r2, r3, #1
 80020ae:	69fb      	ldr	r3, [r7, #28]
 80020b0:	fa02 f303 	lsl.w	r3, r2, r3
 80020b4:	69ba      	ldr	r2, [r7, #24]
 80020b6:	4313      	orrs	r3, r2
 80020b8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	69ba      	ldr	r2, [r7, #24]
 80020be:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80020c0:	683b      	ldr	r3, [r7, #0]
 80020c2:	685b      	ldr	r3, [r3, #4]
 80020c4:	f003 0303 	and.w	r3, r3, #3
 80020c8:	2b03      	cmp	r3, #3
 80020ca:	d017      	beq.n	80020fc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	68db      	ldr	r3, [r3, #12]
 80020d0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80020d2:	69fb      	ldr	r3, [r7, #28]
 80020d4:	005b      	lsls	r3, r3, #1
 80020d6:	2203      	movs	r2, #3
 80020d8:	fa02 f303 	lsl.w	r3, r2, r3
 80020dc:	43db      	mvns	r3, r3
 80020de:	69ba      	ldr	r2, [r7, #24]
 80020e0:	4013      	ands	r3, r2
 80020e2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80020e4:	683b      	ldr	r3, [r7, #0]
 80020e6:	689a      	ldr	r2, [r3, #8]
 80020e8:	69fb      	ldr	r3, [r7, #28]
 80020ea:	005b      	lsls	r3, r3, #1
 80020ec:	fa02 f303 	lsl.w	r3, r2, r3
 80020f0:	69ba      	ldr	r2, [r7, #24]
 80020f2:	4313      	orrs	r3, r2
 80020f4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	69ba      	ldr	r2, [r7, #24]
 80020fa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80020fc:	683b      	ldr	r3, [r7, #0]
 80020fe:	685b      	ldr	r3, [r3, #4]
 8002100:	f003 0303 	and.w	r3, r3, #3
 8002104:	2b02      	cmp	r3, #2
 8002106:	d123      	bne.n	8002150 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002108:	69fb      	ldr	r3, [r7, #28]
 800210a:	08da      	lsrs	r2, r3, #3
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	3208      	adds	r2, #8
 8002110:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002114:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002116:	69fb      	ldr	r3, [r7, #28]
 8002118:	f003 0307 	and.w	r3, r3, #7
 800211c:	009b      	lsls	r3, r3, #2
 800211e:	220f      	movs	r2, #15
 8002120:	fa02 f303 	lsl.w	r3, r2, r3
 8002124:	43db      	mvns	r3, r3
 8002126:	69ba      	ldr	r2, [r7, #24]
 8002128:	4013      	ands	r3, r2
 800212a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800212c:	683b      	ldr	r3, [r7, #0]
 800212e:	691a      	ldr	r2, [r3, #16]
 8002130:	69fb      	ldr	r3, [r7, #28]
 8002132:	f003 0307 	and.w	r3, r3, #7
 8002136:	009b      	lsls	r3, r3, #2
 8002138:	fa02 f303 	lsl.w	r3, r2, r3
 800213c:	69ba      	ldr	r2, [r7, #24]
 800213e:	4313      	orrs	r3, r2
 8002140:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002142:	69fb      	ldr	r3, [r7, #28]
 8002144:	08da      	lsrs	r2, r3, #3
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	3208      	adds	r2, #8
 800214a:	69b9      	ldr	r1, [r7, #24]
 800214c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002156:	69fb      	ldr	r3, [r7, #28]
 8002158:	005b      	lsls	r3, r3, #1
 800215a:	2203      	movs	r2, #3
 800215c:	fa02 f303 	lsl.w	r3, r2, r3
 8002160:	43db      	mvns	r3, r3
 8002162:	69ba      	ldr	r2, [r7, #24]
 8002164:	4013      	ands	r3, r2
 8002166:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002168:	683b      	ldr	r3, [r7, #0]
 800216a:	685b      	ldr	r3, [r3, #4]
 800216c:	f003 0203 	and.w	r2, r3, #3
 8002170:	69fb      	ldr	r3, [r7, #28]
 8002172:	005b      	lsls	r3, r3, #1
 8002174:	fa02 f303 	lsl.w	r3, r2, r3
 8002178:	69ba      	ldr	r2, [r7, #24]
 800217a:	4313      	orrs	r3, r2
 800217c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	69ba      	ldr	r2, [r7, #24]
 8002182:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002184:	683b      	ldr	r3, [r7, #0]
 8002186:	685b      	ldr	r3, [r3, #4]
 8002188:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800218c:	2b00      	cmp	r3, #0
 800218e:	f000 80ae 	beq.w	80022ee <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002192:	2300      	movs	r3, #0
 8002194:	60fb      	str	r3, [r7, #12]
 8002196:	4b5d      	ldr	r3, [pc, #372]	; (800230c <HAL_GPIO_Init+0x300>)
 8002198:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800219a:	4a5c      	ldr	r2, [pc, #368]	; (800230c <HAL_GPIO_Init+0x300>)
 800219c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80021a0:	6453      	str	r3, [r2, #68]	; 0x44
 80021a2:	4b5a      	ldr	r3, [pc, #360]	; (800230c <HAL_GPIO_Init+0x300>)
 80021a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021a6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80021aa:	60fb      	str	r3, [r7, #12]
 80021ac:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80021ae:	4a58      	ldr	r2, [pc, #352]	; (8002310 <HAL_GPIO_Init+0x304>)
 80021b0:	69fb      	ldr	r3, [r7, #28]
 80021b2:	089b      	lsrs	r3, r3, #2
 80021b4:	3302      	adds	r3, #2
 80021b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80021bc:	69fb      	ldr	r3, [r7, #28]
 80021be:	f003 0303 	and.w	r3, r3, #3
 80021c2:	009b      	lsls	r3, r3, #2
 80021c4:	220f      	movs	r2, #15
 80021c6:	fa02 f303 	lsl.w	r3, r2, r3
 80021ca:	43db      	mvns	r3, r3
 80021cc:	69ba      	ldr	r2, [r7, #24]
 80021ce:	4013      	ands	r3, r2
 80021d0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	4a4f      	ldr	r2, [pc, #316]	; (8002314 <HAL_GPIO_Init+0x308>)
 80021d6:	4293      	cmp	r3, r2
 80021d8:	d025      	beq.n	8002226 <HAL_GPIO_Init+0x21a>
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	4a4e      	ldr	r2, [pc, #312]	; (8002318 <HAL_GPIO_Init+0x30c>)
 80021de:	4293      	cmp	r3, r2
 80021e0:	d01f      	beq.n	8002222 <HAL_GPIO_Init+0x216>
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	4a4d      	ldr	r2, [pc, #308]	; (800231c <HAL_GPIO_Init+0x310>)
 80021e6:	4293      	cmp	r3, r2
 80021e8:	d019      	beq.n	800221e <HAL_GPIO_Init+0x212>
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	4a4c      	ldr	r2, [pc, #304]	; (8002320 <HAL_GPIO_Init+0x314>)
 80021ee:	4293      	cmp	r3, r2
 80021f0:	d013      	beq.n	800221a <HAL_GPIO_Init+0x20e>
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	4a4b      	ldr	r2, [pc, #300]	; (8002324 <HAL_GPIO_Init+0x318>)
 80021f6:	4293      	cmp	r3, r2
 80021f8:	d00d      	beq.n	8002216 <HAL_GPIO_Init+0x20a>
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	4a4a      	ldr	r2, [pc, #296]	; (8002328 <HAL_GPIO_Init+0x31c>)
 80021fe:	4293      	cmp	r3, r2
 8002200:	d007      	beq.n	8002212 <HAL_GPIO_Init+0x206>
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	4a49      	ldr	r2, [pc, #292]	; (800232c <HAL_GPIO_Init+0x320>)
 8002206:	4293      	cmp	r3, r2
 8002208:	d101      	bne.n	800220e <HAL_GPIO_Init+0x202>
 800220a:	2306      	movs	r3, #6
 800220c:	e00c      	b.n	8002228 <HAL_GPIO_Init+0x21c>
 800220e:	2307      	movs	r3, #7
 8002210:	e00a      	b.n	8002228 <HAL_GPIO_Init+0x21c>
 8002212:	2305      	movs	r3, #5
 8002214:	e008      	b.n	8002228 <HAL_GPIO_Init+0x21c>
 8002216:	2304      	movs	r3, #4
 8002218:	e006      	b.n	8002228 <HAL_GPIO_Init+0x21c>
 800221a:	2303      	movs	r3, #3
 800221c:	e004      	b.n	8002228 <HAL_GPIO_Init+0x21c>
 800221e:	2302      	movs	r3, #2
 8002220:	e002      	b.n	8002228 <HAL_GPIO_Init+0x21c>
 8002222:	2301      	movs	r3, #1
 8002224:	e000      	b.n	8002228 <HAL_GPIO_Init+0x21c>
 8002226:	2300      	movs	r3, #0
 8002228:	69fa      	ldr	r2, [r7, #28]
 800222a:	f002 0203 	and.w	r2, r2, #3
 800222e:	0092      	lsls	r2, r2, #2
 8002230:	4093      	lsls	r3, r2
 8002232:	69ba      	ldr	r2, [r7, #24]
 8002234:	4313      	orrs	r3, r2
 8002236:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002238:	4935      	ldr	r1, [pc, #212]	; (8002310 <HAL_GPIO_Init+0x304>)
 800223a:	69fb      	ldr	r3, [r7, #28]
 800223c:	089b      	lsrs	r3, r3, #2
 800223e:	3302      	adds	r3, #2
 8002240:	69ba      	ldr	r2, [r7, #24]
 8002242:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002246:	4b3a      	ldr	r3, [pc, #232]	; (8002330 <HAL_GPIO_Init+0x324>)
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800224c:	693b      	ldr	r3, [r7, #16]
 800224e:	43db      	mvns	r3, r3
 8002250:	69ba      	ldr	r2, [r7, #24]
 8002252:	4013      	ands	r3, r2
 8002254:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002256:	683b      	ldr	r3, [r7, #0]
 8002258:	685b      	ldr	r3, [r3, #4]
 800225a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800225e:	2b00      	cmp	r3, #0
 8002260:	d003      	beq.n	800226a <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8002262:	69ba      	ldr	r2, [r7, #24]
 8002264:	693b      	ldr	r3, [r7, #16]
 8002266:	4313      	orrs	r3, r2
 8002268:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800226a:	4a31      	ldr	r2, [pc, #196]	; (8002330 <HAL_GPIO_Init+0x324>)
 800226c:	69bb      	ldr	r3, [r7, #24]
 800226e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002270:	4b2f      	ldr	r3, [pc, #188]	; (8002330 <HAL_GPIO_Init+0x324>)
 8002272:	685b      	ldr	r3, [r3, #4]
 8002274:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002276:	693b      	ldr	r3, [r7, #16]
 8002278:	43db      	mvns	r3, r3
 800227a:	69ba      	ldr	r2, [r7, #24]
 800227c:	4013      	ands	r3, r2
 800227e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002280:	683b      	ldr	r3, [r7, #0]
 8002282:	685b      	ldr	r3, [r3, #4]
 8002284:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002288:	2b00      	cmp	r3, #0
 800228a:	d003      	beq.n	8002294 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 800228c:	69ba      	ldr	r2, [r7, #24]
 800228e:	693b      	ldr	r3, [r7, #16]
 8002290:	4313      	orrs	r3, r2
 8002292:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002294:	4a26      	ldr	r2, [pc, #152]	; (8002330 <HAL_GPIO_Init+0x324>)
 8002296:	69bb      	ldr	r3, [r7, #24]
 8002298:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800229a:	4b25      	ldr	r3, [pc, #148]	; (8002330 <HAL_GPIO_Init+0x324>)
 800229c:	689b      	ldr	r3, [r3, #8]
 800229e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80022a0:	693b      	ldr	r3, [r7, #16]
 80022a2:	43db      	mvns	r3, r3
 80022a4:	69ba      	ldr	r2, [r7, #24]
 80022a6:	4013      	ands	r3, r2
 80022a8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80022aa:	683b      	ldr	r3, [r7, #0]
 80022ac:	685b      	ldr	r3, [r3, #4]
 80022ae:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d003      	beq.n	80022be <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80022b6:	69ba      	ldr	r2, [r7, #24]
 80022b8:	693b      	ldr	r3, [r7, #16]
 80022ba:	4313      	orrs	r3, r2
 80022bc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80022be:	4a1c      	ldr	r2, [pc, #112]	; (8002330 <HAL_GPIO_Init+0x324>)
 80022c0:	69bb      	ldr	r3, [r7, #24]
 80022c2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80022c4:	4b1a      	ldr	r3, [pc, #104]	; (8002330 <HAL_GPIO_Init+0x324>)
 80022c6:	68db      	ldr	r3, [r3, #12]
 80022c8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80022ca:	693b      	ldr	r3, [r7, #16]
 80022cc:	43db      	mvns	r3, r3
 80022ce:	69ba      	ldr	r2, [r7, #24]
 80022d0:	4013      	ands	r3, r2
 80022d2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80022d4:	683b      	ldr	r3, [r7, #0]
 80022d6:	685b      	ldr	r3, [r3, #4]
 80022d8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d003      	beq.n	80022e8 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80022e0:	69ba      	ldr	r2, [r7, #24]
 80022e2:	693b      	ldr	r3, [r7, #16]
 80022e4:	4313      	orrs	r3, r2
 80022e6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80022e8:	4a11      	ldr	r2, [pc, #68]	; (8002330 <HAL_GPIO_Init+0x324>)
 80022ea:	69bb      	ldr	r3, [r7, #24]
 80022ec:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80022ee:	69fb      	ldr	r3, [r7, #28]
 80022f0:	3301      	adds	r3, #1
 80022f2:	61fb      	str	r3, [r7, #28]
 80022f4:	69fb      	ldr	r3, [r7, #28]
 80022f6:	2b0f      	cmp	r3, #15
 80022f8:	f67f ae96 	bls.w	8002028 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80022fc:	bf00      	nop
 80022fe:	bf00      	nop
 8002300:	3724      	adds	r7, #36	; 0x24
 8002302:	46bd      	mov	sp, r7
 8002304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002308:	4770      	bx	lr
 800230a:	bf00      	nop
 800230c:	40023800 	.word	0x40023800
 8002310:	40013800 	.word	0x40013800
 8002314:	40020000 	.word	0x40020000
 8002318:	40020400 	.word	0x40020400
 800231c:	40020800 	.word	0x40020800
 8002320:	40020c00 	.word	0x40020c00
 8002324:	40021000 	.word	0x40021000
 8002328:	40021400 	.word	0x40021400
 800232c:	40021800 	.word	0x40021800
 8002330:	40013c00 	.word	0x40013c00

08002334 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002334:	b480      	push	{r7}
 8002336:	b085      	sub	sp, #20
 8002338:	af00      	add	r7, sp, #0
 800233a:	6078      	str	r0, [r7, #4]
 800233c:	460b      	mov	r3, r1
 800233e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	691a      	ldr	r2, [r3, #16]
 8002344:	887b      	ldrh	r3, [r7, #2]
 8002346:	4013      	ands	r3, r2
 8002348:	2b00      	cmp	r3, #0
 800234a:	d002      	beq.n	8002352 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800234c:	2301      	movs	r3, #1
 800234e:	73fb      	strb	r3, [r7, #15]
 8002350:	e001      	b.n	8002356 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002352:	2300      	movs	r3, #0
 8002354:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002356:	7bfb      	ldrb	r3, [r7, #15]
}
 8002358:	4618      	mov	r0, r3
 800235a:	3714      	adds	r7, #20
 800235c:	46bd      	mov	sp, r7
 800235e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002362:	4770      	bx	lr

08002364 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002364:	b480      	push	{r7}
 8002366:	b083      	sub	sp, #12
 8002368:	af00      	add	r7, sp, #0
 800236a:	6078      	str	r0, [r7, #4]
 800236c:	460b      	mov	r3, r1
 800236e:	807b      	strh	r3, [r7, #2]
 8002370:	4613      	mov	r3, r2
 8002372:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002374:	787b      	ldrb	r3, [r7, #1]
 8002376:	2b00      	cmp	r3, #0
 8002378:	d003      	beq.n	8002382 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800237a:	887a      	ldrh	r2, [r7, #2]
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002380:	e003      	b.n	800238a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002382:	887b      	ldrh	r3, [r7, #2]
 8002384:	041a      	lsls	r2, r3, #16
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	619a      	str	r2, [r3, #24]
}
 800238a:	bf00      	nop
 800238c:	370c      	adds	r7, #12
 800238e:	46bd      	mov	sp, r7
 8002390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002394:	4770      	bx	lr
	...

08002398 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002398:	b580      	push	{r7, lr}
 800239a:	b082      	sub	sp, #8
 800239c:	af00      	add	r7, sp, #0
 800239e:	4603      	mov	r3, r0
 80023a0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80023a2:	4b08      	ldr	r3, [pc, #32]	; (80023c4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80023a4:	695a      	ldr	r2, [r3, #20]
 80023a6:	88fb      	ldrh	r3, [r7, #6]
 80023a8:	4013      	ands	r3, r2
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d006      	beq.n	80023bc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80023ae:	4a05      	ldr	r2, [pc, #20]	; (80023c4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80023b0:	88fb      	ldrh	r3, [r7, #6]
 80023b2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80023b4:	88fb      	ldrh	r3, [r7, #6]
 80023b6:	4618      	mov	r0, r3
 80023b8:	f7fe fcce 	bl	8000d58 <HAL_GPIO_EXTI_Callback>
  }
}
 80023bc:	bf00      	nop
 80023be:	3708      	adds	r7, #8
 80023c0:	46bd      	mov	sp, r7
 80023c2:	bd80      	pop	{r7, pc}
 80023c4:	40013c00 	.word	0x40013c00

080023c8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80023c8:	b580      	push	{r7, lr}
 80023ca:	b084      	sub	sp, #16
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	6078      	str	r0, [r7, #4]
 80023d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d101      	bne.n	80023dc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80023d8:	2301      	movs	r3, #1
 80023da:	e0cc      	b.n	8002576 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80023dc:	4b68      	ldr	r3, [pc, #416]	; (8002580 <HAL_RCC_ClockConfig+0x1b8>)
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	f003 030f 	and.w	r3, r3, #15
 80023e4:	683a      	ldr	r2, [r7, #0]
 80023e6:	429a      	cmp	r2, r3
 80023e8:	d90c      	bls.n	8002404 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80023ea:	4b65      	ldr	r3, [pc, #404]	; (8002580 <HAL_RCC_ClockConfig+0x1b8>)
 80023ec:	683a      	ldr	r2, [r7, #0]
 80023ee:	b2d2      	uxtb	r2, r2
 80023f0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80023f2:	4b63      	ldr	r3, [pc, #396]	; (8002580 <HAL_RCC_ClockConfig+0x1b8>)
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	f003 030f 	and.w	r3, r3, #15
 80023fa:	683a      	ldr	r2, [r7, #0]
 80023fc:	429a      	cmp	r2, r3
 80023fe:	d001      	beq.n	8002404 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002400:	2301      	movs	r3, #1
 8002402:	e0b8      	b.n	8002576 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	f003 0302 	and.w	r3, r3, #2
 800240c:	2b00      	cmp	r3, #0
 800240e:	d020      	beq.n	8002452 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	f003 0304 	and.w	r3, r3, #4
 8002418:	2b00      	cmp	r3, #0
 800241a:	d005      	beq.n	8002428 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800241c:	4b59      	ldr	r3, [pc, #356]	; (8002584 <HAL_RCC_ClockConfig+0x1bc>)
 800241e:	689b      	ldr	r3, [r3, #8]
 8002420:	4a58      	ldr	r2, [pc, #352]	; (8002584 <HAL_RCC_ClockConfig+0x1bc>)
 8002422:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002426:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	f003 0308 	and.w	r3, r3, #8
 8002430:	2b00      	cmp	r3, #0
 8002432:	d005      	beq.n	8002440 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002434:	4b53      	ldr	r3, [pc, #332]	; (8002584 <HAL_RCC_ClockConfig+0x1bc>)
 8002436:	689b      	ldr	r3, [r3, #8]
 8002438:	4a52      	ldr	r2, [pc, #328]	; (8002584 <HAL_RCC_ClockConfig+0x1bc>)
 800243a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800243e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002440:	4b50      	ldr	r3, [pc, #320]	; (8002584 <HAL_RCC_ClockConfig+0x1bc>)
 8002442:	689b      	ldr	r3, [r3, #8]
 8002444:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	689b      	ldr	r3, [r3, #8]
 800244c:	494d      	ldr	r1, [pc, #308]	; (8002584 <HAL_RCC_ClockConfig+0x1bc>)
 800244e:	4313      	orrs	r3, r2
 8002450:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	f003 0301 	and.w	r3, r3, #1
 800245a:	2b00      	cmp	r3, #0
 800245c:	d044      	beq.n	80024e8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	685b      	ldr	r3, [r3, #4]
 8002462:	2b01      	cmp	r3, #1
 8002464:	d107      	bne.n	8002476 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002466:	4b47      	ldr	r3, [pc, #284]	; (8002584 <HAL_RCC_ClockConfig+0x1bc>)
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800246e:	2b00      	cmp	r3, #0
 8002470:	d119      	bne.n	80024a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002472:	2301      	movs	r3, #1
 8002474:	e07f      	b.n	8002576 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	685b      	ldr	r3, [r3, #4]
 800247a:	2b02      	cmp	r3, #2
 800247c:	d003      	beq.n	8002486 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002482:	2b03      	cmp	r3, #3
 8002484:	d107      	bne.n	8002496 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002486:	4b3f      	ldr	r3, [pc, #252]	; (8002584 <HAL_RCC_ClockConfig+0x1bc>)
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800248e:	2b00      	cmp	r3, #0
 8002490:	d109      	bne.n	80024a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002492:	2301      	movs	r3, #1
 8002494:	e06f      	b.n	8002576 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002496:	4b3b      	ldr	r3, [pc, #236]	; (8002584 <HAL_RCC_ClockConfig+0x1bc>)
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	f003 0302 	and.w	r3, r3, #2
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d101      	bne.n	80024a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80024a2:	2301      	movs	r3, #1
 80024a4:	e067      	b.n	8002576 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80024a6:	4b37      	ldr	r3, [pc, #220]	; (8002584 <HAL_RCC_ClockConfig+0x1bc>)
 80024a8:	689b      	ldr	r3, [r3, #8]
 80024aa:	f023 0203 	bic.w	r2, r3, #3
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	685b      	ldr	r3, [r3, #4]
 80024b2:	4934      	ldr	r1, [pc, #208]	; (8002584 <HAL_RCC_ClockConfig+0x1bc>)
 80024b4:	4313      	orrs	r3, r2
 80024b6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80024b8:	f7ff fc8a 	bl	8001dd0 <HAL_GetTick>
 80024bc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80024be:	e00a      	b.n	80024d6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80024c0:	f7ff fc86 	bl	8001dd0 <HAL_GetTick>
 80024c4:	4602      	mov	r2, r0
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	1ad3      	subs	r3, r2, r3
 80024ca:	f241 3288 	movw	r2, #5000	; 0x1388
 80024ce:	4293      	cmp	r3, r2
 80024d0:	d901      	bls.n	80024d6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80024d2:	2303      	movs	r3, #3
 80024d4:	e04f      	b.n	8002576 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80024d6:	4b2b      	ldr	r3, [pc, #172]	; (8002584 <HAL_RCC_ClockConfig+0x1bc>)
 80024d8:	689b      	ldr	r3, [r3, #8]
 80024da:	f003 020c 	and.w	r2, r3, #12
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	685b      	ldr	r3, [r3, #4]
 80024e2:	009b      	lsls	r3, r3, #2
 80024e4:	429a      	cmp	r2, r3
 80024e6:	d1eb      	bne.n	80024c0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80024e8:	4b25      	ldr	r3, [pc, #148]	; (8002580 <HAL_RCC_ClockConfig+0x1b8>)
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	f003 030f 	and.w	r3, r3, #15
 80024f0:	683a      	ldr	r2, [r7, #0]
 80024f2:	429a      	cmp	r2, r3
 80024f4:	d20c      	bcs.n	8002510 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80024f6:	4b22      	ldr	r3, [pc, #136]	; (8002580 <HAL_RCC_ClockConfig+0x1b8>)
 80024f8:	683a      	ldr	r2, [r7, #0]
 80024fa:	b2d2      	uxtb	r2, r2
 80024fc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80024fe:	4b20      	ldr	r3, [pc, #128]	; (8002580 <HAL_RCC_ClockConfig+0x1b8>)
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	f003 030f 	and.w	r3, r3, #15
 8002506:	683a      	ldr	r2, [r7, #0]
 8002508:	429a      	cmp	r2, r3
 800250a:	d001      	beq.n	8002510 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800250c:	2301      	movs	r3, #1
 800250e:	e032      	b.n	8002576 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	f003 0304 	and.w	r3, r3, #4
 8002518:	2b00      	cmp	r3, #0
 800251a:	d008      	beq.n	800252e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800251c:	4b19      	ldr	r3, [pc, #100]	; (8002584 <HAL_RCC_ClockConfig+0x1bc>)
 800251e:	689b      	ldr	r3, [r3, #8]
 8002520:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	68db      	ldr	r3, [r3, #12]
 8002528:	4916      	ldr	r1, [pc, #88]	; (8002584 <HAL_RCC_ClockConfig+0x1bc>)
 800252a:	4313      	orrs	r3, r2
 800252c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	f003 0308 	and.w	r3, r3, #8
 8002536:	2b00      	cmp	r3, #0
 8002538:	d009      	beq.n	800254e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800253a:	4b12      	ldr	r3, [pc, #72]	; (8002584 <HAL_RCC_ClockConfig+0x1bc>)
 800253c:	689b      	ldr	r3, [r3, #8]
 800253e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	691b      	ldr	r3, [r3, #16]
 8002546:	00db      	lsls	r3, r3, #3
 8002548:	490e      	ldr	r1, [pc, #56]	; (8002584 <HAL_RCC_ClockConfig+0x1bc>)
 800254a:	4313      	orrs	r3, r2
 800254c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800254e:	f000 f821 	bl	8002594 <HAL_RCC_GetSysClockFreq>
 8002552:	4602      	mov	r2, r0
 8002554:	4b0b      	ldr	r3, [pc, #44]	; (8002584 <HAL_RCC_ClockConfig+0x1bc>)
 8002556:	689b      	ldr	r3, [r3, #8]
 8002558:	091b      	lsrs	r3, r3, #4
 800255a:	f003 030f 	and.w	r3, r3, #15
 800255e:	490a      	ldr	r1, [pc, #40]	; (8002588 <HAL_RCC_ClockConfig+0x1c0>)
 8002560:	5ccb      	ldrb	r3, [r1, r3]
 8002562:	fa22 f303 	lsr.w	r3, r2, r3
 8002566:	4a09      	ldr	r2, [pc, #36]	; (800258c <HAL_RCC_ClockConfig+0x1c4>)
 8002568:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800256a:	4b09      	ldr	r3, [pc, #36]	; (8002590 <HAL_RCC_ClockConfig+0x1c8>)
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	4618      	mov	r0, r3
 8002570:	f7ff fbea 	bl	8001d48 <HAL_InitTick>

  return HAL_OK;
 8002574:	2300      	movs	r3, #0
}
 8002576:	4618      	mov	r0, r3
 8002578:	3710      	adds	r7, #16
 800257a:	46bd      	mov	sp, r7
 800257c:	bd80      	pop	{r7, pc}
 800257e:	bf00      	nop
 8002580:	40023c00 	.word	0x40023c00
 8002584:	40023800 	.word	0x40023800
 8002588:	08004ca4 	.word	0x08004ca4
 800258c:	20000008 	.word	0x20000008
 8002590:	2000000c 	.word	0x2000000c

08002594 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002594:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002598:	b087      	sub	sp, #28
 800259a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800259c:	2600      	movs	r6, #0
 800259e:	60fe      	str	r6, [r7, #12]
  uint32_t pllvco = 0U;
 80025a0:	2600      	movs	r6, #0
 80025a2:	617e      	str	r6, [r7, #20]
  uint32_t pllp = 0U;
 80025a4:	2600      	movs	r6, #0
 80025a6:	60be      	str	r6, [r7, #8]
  uint32_t pllr = 0U;
 80025a8:	2600      	movs	r6, #0
 80025aa:	607e      	str	r6, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80025ac:	2600      	movs	r6, #0
 80025ae:	613e      	str	r6, [r7, #16]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80025b0:	4ea3      	ldr	r6, [pc, #652]	; (8002840 <HAL_RCC_GetSysClockFreq+0x2ac>)
 80025b2:	68b6      	ldr	r6, [r6, #8]
 80025b4:	f006 060c 	and.w	r6, r6, #12
 80025b8:	2e0c      	cmp	r6, #12
 80025ba:	f200 8137 	bhi.w	800282c <HAL_RCC_GetSysClockFreq+0x298>
 80025be:	f20f 0c08 	addw	ip, pc, #8
 80025c2:	f85c f026 	ldr.w	pc, [ip, r6, lsl #2]
 80025c6:	bf00      	nop
 80025c8:	080025fd 	.word	0x080025fd
 80025cc:	0800282d 	.word	0x0800282d
 80025d0:	0800282d 	.word	0x0800282d
 80025d4:	0800282d 	.word	0x0800282d
 80025d8:	08002603 	.word	0x08002603
 80025dc:	0800282d 	.word	0x0800282d
 80025e0:	0800282d 	.word	0x0800282d
 80025e4:	0800282d 	.word	0x0800282d
 80025e8:	08002609 	.word	0x08002609
 80025ec:	0800282d 	.word	0x0800282d
 80025f0:	0800282d 	.word	0x0800282d
 80025f4:	0800282d 	.word	0x0800282d
 80025f8:	0800271f 	.word	0x0800271f
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80025fc:	4b91      	ldr	r3, [pc, #580]	; (8002844 <HAL_RCC_GetSysClockFreq+0x2b0>)
 80025fe:	613b      	str	r3, [r7, #16]
       break;
 8002600:	e117      	b.n	8002832 <HAL_RCC_GetSysClockFreq+0x29e>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002602:	4b91      	ldr	r3, [pc, #580]	; (8002848 <HAL_RCC_GetSysClockFreq+0x2b4>)
 8002604:	613b      	str	r3, [r7, #16]
      break;
 8002606:	e114      	b.n	8002832 <HAL_RCC_GetSysClockFreq+0x29e>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002608:	4b8d      	ldr	r3, [pc, #564]	; (8002840 <HAL_RCC_GetSysClockFreq+0x2ac>)
 800260a:	685b      	ldr	r3, [r3, #4]
 800260c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002610:	60fb      	str	r3, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002612:	4b8b      	ldr	r3, [pc, #556]	; (8002840 <HAL_RCC_GetSysClockFreq+0x2ac>)
 8002614:	685b      	ldr	r3, [r3, #4]
 8002616:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800261a:	2b00      	cmp	r3, #0
 800261c:	d024      	beq.n	8002668 <HAL_RCC_GetSysClockFreq+0xd4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800261e:	4b88      	ldr	r3, [pc, #544]	; (8002840 <HAL_RCC_GetSysClockFreq+0x2ac>)
 8002620:	685b      	ldr	r3, [r3, #4]
 8002622:	099b      	lsrs	r3, r3, #6
 8002624:	461a      	mov	r2, r3
 8002626:	f04f 0300 	mov.w	r3, #0
 800262a:	f240 14ff 	movw	r4, #511	; 0x1ff
 800262e:	f04f 0500 	mov.w	r5, #0
 8002632:	ea02 0004 	and.w	r0, r2, r4
 8002636:	ea03 0105 	and.w	r1, r3, r5
 800263a:	4b83      	ldr	r3, [pc, #524]	; (8002848 <HAL_RCC_GetSysClockFreq+0x2b4>)
 800263c:	fb03 f201 	mul.w	r2, r3, r1
 8002640:	2300      	movs	r3, #0
 8002642:	fb03 f300 	mul.w	r3, r3, r0
 8002646:	4413      	add	r3, r2
 8002648:	4a7f      	ldr	r2, [pc, #508]	; (8002848 <HAL_RCC_GetSysClockFreq+0x2b4>)
 800264a:	fba0 0102 	umull	r0, r1, r0, r2
 800264e:	440b      	add	r3, r1
 8002650:	4619      	mov	r1, r3
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	461a      	mov	r2, r3
 8002656:	f04f 0300 	mov.w	r3, #0
 800265a:	f7fe f92f 	bl	80008bc <__aeabi_uldivmod>
 800265e:	4602      	mov	r2, r0
 8002660:	460b      	mov	r3, r1
 8002662:	4613      	mov	r3, r2
 8002664:	617b      	str	r3, [r7, #20]
 8002666:	e04c      	b.n	8002702 <HAL_RCC_GetSysClockFreq+0x16e>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002668:	4b75      	ldr	r3, [pc, #468]	; (8002840 <HAL_RCC_GetSysClockFreq+0x2ac>)
 800266a:	685b      	ldr	r3, [r3, #4]
 800266c:	099b      	lsrs	r3, r3, #6
 800266e:	461a      	mov	r2, r3
 8002670:	f04f 0300 	mov.w	r3, #0
 8002674:	f240 10ff 	movw	r0, #511	; 0x1ff
 8002678:	f04f 0100 	mov.w	r1, #0
 800267c:	ea02 0800 	and.w	r8, r2, r0
 8002680:	ea03 0901 	and.w	r9, r3, r1
 8002684:	4640      	mov	r0, r8
 8002686:	4649      	mov	r1, r9
 8002688:	f04f 0200 	mov.w	r2, #0
 800268c:	f04f 0300 	mov.w	r3, #0
 8002690:	014b      	lsls	r3, r1, #5
 8002692:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8002696:	0142      	lsls	r2, r0, #5
 8002698:	4610      	mov	r0, r2
 800269a:	4619      	mov	r1, r3
 800269c:	ebb0 0008 	subs.w	r0, r0, r8
 80026a0:	eb61 0109 	sbc.w	r1, r1, r9
 80026a4:	f04f 0200 	mov.w	r2, #0
 80026a8:	f04f 0300 	mov.w	r3, #0
 80026ac:	018b      	lsls	r3, r1, #6
 80026ae:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80026b2:	0182      	lsls	r2, r0, #6
 80026b4:	1a12      	subs	r2, r2, r0
 80026b6:	eb63 0301 	sbc.w	r3, r3, r1
 80026ba:	f04f 0000 	mov.w	r0, #0
 80026be:	f04f 0100 	mov.w	r1, #0
 80026c2:	00d9      	lsls	r1, r3, #3
 80026c4:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80026c8:	00d0      	lsls	r0, r2, #3
 80026ca:	4602      	mov	r2, r0
 80026cc:	460b      	mov	r3, r1
 80026ce:	eb12 0208 	adds.w	r2, r2, r8
 80026d2:	eb43 0309 	adc.w	r3, r3, r9
 80026d6:	f04f 0000 	mov.w	r0, #0
 80026da:	f04f 0100 	mov.w	r1, #0
 80026de:	0299      	lsls	r1, r3, #10
 80026e0:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80026e4:	0290      	lsls	r0, r2, #10
 80026e6:	4602      	mov	r2, r0
 80026e8:	460b      	mov	r3, r1
 80026ea:	4610      	mov	r0, r2
 80026ec:	4619      	mov	r1, r3
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	461a      	mov	r2, r3
 80026f2:	f04f 0300 	mov.w	r3, #0
 80026f6:	f7fe f8e1 	bl	80008bc <__aeabi_uldivmod>
 80026fa:	4602      	mov	r2, r0
 80026fc:	460b      	mov	r3, r1
 80026fe:	4613      	mov	r3, r2
 8002700:	617b      	str	r3, [r7, #20]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002702:	4b4f      	ldr	r3, [pc, #316]	; (8002840 <HAL_RCC_GetSysClockFreq+0x2ac>)
 8002704:	685b      	ldr	r3, [r3, #4]
 8002706:	0c1b      	lsrs	r3, r3, #16
 8002708:	f003 0303 	and.w	r3, r3, #3
 800270c:	3301      	adds	r3, #1
 800270e:	005b      	lsls	r3, r3, #1
 8002710:	60bb      	str	r3, [r7, #8]

      sysclockfreq = pllvco/pllp;
 8002712:	697a      	ldr	r2, [r7, #20]
 8002714:	68bb      	ldr	r3, [r7, #8]
 8002716:	fbb2 f3f3 	udiv	r3, r2, r3
 800271a:	613b      	str	r3, [r7, #16]
      break;
 800271c:	e089      	b.n	8002832 <HAL_RCC_GetSysClockFreq+0x29e>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800271e:	4948      	ldr	r1, [pc, #288]	; (8002840 <HAL_RCC_GetSysClockFreq+0x2ac>)
 8002720:	6849      	ldr	r1, [r1, #4]
 8002722:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 8002726:	60f9      	str	r1, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002728:	4945      	ldr	r1, [pc, #276]	; (8002840 <HAL_RCC_GetSysClockFreq+0x2ac>)
 800272a:	6849      	ldr	r1, [r1, #4]
 800272c:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 8002730:	2900      	cmp	r1, #0
 8002732:	d024      	beq.n	800277e <HAL_RCC_GetSysClockFreq+0x1ea>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002734:	4942      	ldr	r1, [pc, #264]	; (8002840 <HAL_RCC_GetSysClockFreq+0x2ac>)
 8002736:	6849      	ldr	r1, [r1, #4]
 8002738:	0989      	lsrs	r1, r1, #6
 800273a:	4608      	mov	r0, r1
 800273c:	f04f 0100 	mov.w	r1, #0
 8002740:	f240 14ff 	movw	r4, #511	; 0x1ff
 8002744:	f04f 0500 	mov.w	r5, #0
 8002748:	ea00 0204 	and.w	r2, r0, r4
 800274c:	ea01 0305 	and.w	r3, r1, r5
 8002750:	493d      	ldr	r1, [pc, #244]	; (8002848 <HAL_RCC_GetSysClockFreq+0x2b4>)
 8002752:	fb01 f003 	mul.w	r0, r1, r3
 8002756:	2100      	movs	r1, #0
 8002758:	fb01 f102 	mul.w	r1, r1, r2
 800275c:	1844      	adds	r4, r0, r1
 800275e:	493a      	ldr	r1, [pc, #232]	; (8002848 <HAL_RCC_GetSysClockFreq+0x2b4>)
 8002760:	fba2 0101 	umull	r0, r1, r2, r1
 8002764:	1863      	adds	r3, r4, r1
 8002766:	4619      	mov	r1, r3
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	461a      	mov	r2, r3
 800276c:	f04f 0300 	mov.w	r3, #0
 8002770:	f7fe f8a4 	bl	80008bc <__aeabi_uldivmod>
 8002774:	4602      	mov	r2, r0
 8002776:	460b      	mov	r3, r1
 8002778:	4613      	mov	r3, r2
 800277a:	617b      	str	r3, [r7, #20]
 800277c:	e04a      	b.n	8002814 <HAL_RCC_GetSysClockFreq+0x280>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800277e:	4b30      	ldr	r3, [pc, #192]	; (8002840 <HAL_RCC_GetSysClockFreq+0x2ac>)
 8002780:	685b      	ldr	r3, [r3, #4]
 8002782:	099b      	lsrs	r3, r3, #6
 8002784:	461a      	mov	r2, r3
 8002786:	f04f 0300 	mov.w	r3, #0
 800278a:	f240 10ff 	movw	r0, #511	; 0x1ff
 800278e:	f04f 0100 	mov.w	r1, #0
 8002792:	ea02 0400 	and.w	r4, r2, r0
 8002796:	ea03 0501 	and.w	r5, r3, r1
 800279a:	4620      	mov	r0, r4
 800279c:	4629      	mov	r1, r5
 800279e:	f04f 0200 	mov.w	r2, #0
 80027a2:	f04f 0300 	mov.w	r3, #0
 80027a6:	014b      	lsls	r3, r1, #5
 80027a8:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80027ac:	0142      	lsls	r2, r0, #5
 80027ae:	4610      	mov	r0, r2
 80027b0:	4619      	mov	r1, r3
 80027b2:	1b00      	subs	r0, r0, r4
 80027b4:	eb61 0105 	sbc.w	r1, r1, r5
 80027b8:	f04f 0200 	mov.w	r2, #0
 80027bc:	f04f 0300 	mov.w	r3, #0
 80027c0:	018b      	lsls	r3, r1, #6
 80027c2:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80027c6:	0182      	lsls	r2, r0, #6
 80027c8:	1a12      	subs	r2, r2, r0
 80027ca:	eb63 0301 	sbc.w	r3, r3, r1
 80027ce:	f04f 0000 	mov.w	r0, #0
 80027d2:	f04f 0100 	mov.w	r1, #0
 80027d6:	00d9      	lsls	r1, r3, #3
 80027d8:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80027dc:	00d0      	lsls	r0, r2, #3
 80027de:	4602      	mov	r2, r0
 80027e0:	460b      	mov	r3, r1
 80027e2:	1912      	adds	r2, r2, r4
 80027e4:	eb45 0303 	adc.w	r3, r5, r3
 80027e8:	f04f 0000 	mov.w	r0, #0
 80027ec:	f04f 0100 	mov.w	r1, #0
 80027f0:	0299      	lsls	r1, r3, #10
 80027f2:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80027f6:	0290      	lsls	r0, r2, #10
 80027f8:	4602      	mov	r2, r0
 80027fa:	460b      	mov	r3, r1
 80027fc:	4610      	mov	r0, r2
 80027fe:	4619      	mov	r1, r3
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	461a      	mov	r2, r3
 8002804:	f04f 0300 	mov.w	r3, #0
 8002808:	f7fe f858 	bl	80008bc <__aeabi_uldivmod>
 800280c:	4602      	mov	r2, r0
 800280e:	460b      	mov	r3, r1
 8002810:	4613      	mov	r3, r2
 8002812:	617b      	str	r3, [r7, #20]
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8002814:	4b0a      	ldr	r3, [pc, #40]	; (8002840 <HAL_RCC_GetSysClockFreq+0x2ac>)
 8002816:	685b      	ldr	r3, [r3, #4]
 8002818:	0f1b      	lsrs	r3, r3, #28
 800281a:	f003 0307 	and.w	r3, r3, #7
 800281e:	607b      	str	r3, [r7, #4]

      sysclockfreq = pllvco/pllr;
 8002820:	697a      	ldr	r2, [r7, #20]
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	fbb2 f3f3 	udiv	r3, r2, r3
 8002828:	613b      	str	r3, [r7, #16]
      break;
 800282a:	e002      	b.n	8002832 <HAL_RCC_GetSysClockFreq+0x29e>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800282c:	4b05      	ldr	r3, [pc, #20]	; (8002844 <HAL_RCC_GetSysClockFreq+0x2b0>)
 800282e:	613b      	str	r3, [r7, #16]
      break;
 8002830:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002832:	693b      	ldr	r3, [r7, #16]
}
 8002834:	4618      	mov	r0, r3
 8002836:	371c      	adds	r7, #28
 8002838:	46bd      	mov	sp, r7
 800283a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800283e:	bf00      	nop
 8002840:	40023800 	.word	0x40023800
 8002844:	00f42400 	.word	0x00f42400
 8002848:	017d7840 	.word	0x017d7840

0800284c <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800284c:	b580      	push	{r7, lr}
 800284e:	b086      	sub	sp, #24
 8002850:	af00      	add	r7, sp, #0
 8002852:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	2b00      	cmp	r3, #0
 8002858:	d101      	bne.n	800285e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800285a:	2301      	movs	r3, #1
 800285c:	e28d      	b.n	8002d7a <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	f003 0301 	and.w	r3, r3, #1
 8002866:	2b00      	cmp	r3, #0
 8002868:	f000 8083 	beq.w	8002972 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800286c:	4b94      	ldr	r3, [pc, #592]	; (8002ac0 <HAL_RCC_OscConfig+0x274>)
 800286e:	689b      	ldr	r3, [r3, #8]
 8002870:	f003 030c 	and.w	r3, r3, #12
 8002874:	2b04      	cmp	r3, #4
 8002876:	d019      	beq.n	80028ac <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002878:	4b91      	ldr	r3, [pc, #580]	; (8002ac0 <HAL_RCC_OscConfig+0x274>)
 800287a:	689b      	ldr	r3, [r3, #8]
 800287c:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8002880:	2b08      	cmp	r3, #8
 8002882:	d106      	bne.n	8002892 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002884:	4b8e      	ldr	r3, [pc, #568]	; (8002ac0 <HAL_RCC_OscConfig+0x274>)
 8002886:	685b      	ldr	r3, [r3, #4]
 8002888:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800288c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002890:	d00c      	beq.n	80028ac <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002892:	4b8b      	ldr	r3, [pc, #556]	; (8002ac0 <HAL_RCC_OscConfig+0x274>)
 8002894:	689b      	ldr	r3, [r3, #8]
 8002896:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800289a:	2b0c      	cmp	r3, #12
 800289c:	d112      	bne.n	80028c4 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800289e:	4b88      	ldr	r3, [pc, #544]	; (8002ac0 <HAL_RCC_OscConfig+0x274>)
 80028a0:	685b      	ldr	r3, [r3, #4]
 80028a2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80028a6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80028aa:	d10b      	bne.n	80028c4 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80028ac:	4b84      	ldr	r3, [pc, #528]	; (8002ac0 <HAL_RCC_OscConfig+0x274>)
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d05b      	beq.n	8002970 <HAL_RCC_OscConfig+0x124>
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	685b      	ldr	r3, [r3, #4]
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d157      	bne.n	8002970 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80028c0:	2301      	movs	r3, #1
 80028c2:	e25a      	b.n	8002d7a <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	685b      	ldr	r3, [r3, #4]
 80028c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80028cc:	d106      	bne.n	80028dc <HAL_RCC_OscConfig+0x90>
 80028ce:	4b7c      	ldr	r3, [pc, #496]	; (8002ac0 <HAL_RCC_OscConfig+0x274>)
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	4a7b      	ldr	r2, [pc, #492]	; (8002ac0 <HAL_RCC_OscConfig+0x274>)
 80028d4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80028d8:	6013      	str	r3, [r2, #0]
 80028da:	e01d      	b.n	8002918 <HAL_RCC_OscConfig+0xcc>
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	685b      	ldr	r3, [r3, #4]
 80028e0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80028e4:	d10c      	bne.n	8002900 <HAL_RCC_OscConfig+0xb4>
 80028e6:	4b76      	ldr	r3, [pc, #472]	; (8002ac0 <HAL_RCC_OscConfig+0x274>)
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	4a75      	ldr	r2, [pc, #468]	; (8002ac0 <HAL_RCC_OscConfig+0x274>)
 80028ec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80028f0:	6013      	str	r3, [r2, #0]
 80028f2:	4b73      	ldr	r3, [pc, #460]	; (8002ac0 <HAL_RCC_OscConfig+0x274>)
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	4a72      	ldr	r2, [pc, #456]	; (8002ac0 <HAL_RCC_OscConfig+0x274>)
 80028f8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80028fc:	6013      	str	r3, [r2, #0]
 80028fe:	e00b      	b.n	8002918 <HAL_RCC_OscConfig+0xcc>
 8002900:	4b6f      	ldr	r3, [pc, #444]	; (8002ac0 <HAL_RCC_OscConfig+0x274>)
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	4a6e      	ldr	r2, [pc, #440]	; (8002ac0 <HAL_RCC_OscConfig+0x274>)
 8002906:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800290a:	6013      	str	r3, [r2, #0]
 800290c:	4b6c      	ldr	r3, [pc, #432]	; (8002ac0 <HAL_RCC_OscConfig+0x274>)
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	4a6b      	ldr	r2, [pc, #428]	; (8002ac0 <HAL_RCC_OscConfig+0x274>)
 8002912:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002916:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	685b      	ldr	r3, [r3, #4]
 800291c:	2b00      	cmp	r3, #0
 800291e:	d013      	beq.n	8002948 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002920:	f7ff fa56 	bl	8001dd0 <HAL_GetTick>
 8002924:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002926:	e008      	b.n	800293a <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002928:	f7ff fa52 	bl	8001dd0 <HAL_GetTick>
 800292c:	4602      	mov	r2, r0
 800292e:	693b      	ldr	r3, [r7, #16]
 8002930:	1ad3      	subs	r3, r2, r3
 8002932:	2b64      	cmp	r3, #100	; 0x64
 8002934:	d901      	bls.n	800293a <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8002936:	2303      	movs	r3, #3
 8002938:	e21f      	b.n	8002d7a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800293a:	4b61      	ldr	r3, [pc, #388]	; (8002ac0 <HAL_RCC_OscConfig+0x274>)
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002942:	2b00      	cmp	r3, #0
 8002944:	d0f0      	beq.n	8002928 <HAL_RCC_OscConfig+0xdc>
 8002946:	e014      	b.n	8002972 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002948:	f7ff fa42 	bl	8001dd0 <HAL_GetTick>
 800294c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800294e:	e008      	b.n	8002962 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002950:	f7ff fa3e 	bl	8001dd0 <HAL_GetTick>
 8002954:	4602      	mov	r2, r0
 8002956:	693b      	ldr	r3, [r7, #16]
 8002958:	1ad3      	subs	r3, r2, r3
 800295a:	2b64      	cmp	r3, #100	; 0x64
 800295c:	d901      	bls.n	8002962 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800295e:	2303      	movs	r3, #3
 8002960:	e20b      	b.n	8002d7a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002962:	4b57      	ldr	r3, [pc, #348]	; (8002ac0 <HAL_RCC_OscConfig+0x274>)
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800296a:	2b00      	cmp	r3, #0
 800296c:	d1f0      	bne.n	8002950 <HAL_RCC_OscConfig+0x104>
 800296e:	e000      	b.n	8002972 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002970:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	f003 0302 	and.w	r3, r3, #2
 800297a:	2b00      	cmp	r3, #0
 800297c:	d06f      	beq.n	8002a5e <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800297e:	4b50      	ldr	r3, [pc, #320]	; (8002ac0 <HAL_RCC_OscConfig+0x274>)
 8002980:	689b      	ldr	r3, [r3, #8]
 8002982:	f003 030c 	and.w	r3, r3, #12
 8002986:	2b00      	cmp	r3, #0
 8002988:	d017      	beq.n	80029ba <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800298a:	4b4d      	ldr	r3, [pc, #308]	; (8002ac0 <HAL_RCC_OscConfig+0x274>)
 800298c:	689b      	ldr	r3, [r3, #8]
 800298e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8002992:	2b08      	cmp	r3, #8
 8002994:	d105      	bne.n	80029a2 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002996:	4b4a      	ldr	r3, [pc, #296]	; (8002ac0 <HAL_RCC_OscConfig+0x274>)
 8002998:	685b      	ldr	r3, [r3, #4]
 800299a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d00b      	beq.n	80029ba <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80029a2:	4b47      	ldr	r3, [pc, #284]	; (8002ac0 <HAL_RCC_OscConfig+0x274>)
 80029a4:	689b      	ldr	r3, [r3, #8]
 80029a6:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80029aa:	2b0c      	cmp	r3, #12
 80029ac:	d11c      	bne.n	80029e8 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80029ae:	4b44      	ldr	r3, [pc, #272]	; (8002ac0 <HAL_RCC_OscConfig+0x274>)
 80029b0:	685b      	ldr	r3, [r3, #4]
 80029b2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d116      	bne.n	80029e8 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80029ba:	4b41      	ldr	r3, [pc, #260]	; (8002ac0 <HAL_RCC_OscConfig+0x274>)
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	f003 0302 	and.w	r3, r3, #2
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d005      	beq.n	80029d2 <HAL_RCC_OscConfig+0x186>
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	68db      	ldr	r3, [r3, #12]
 80029ca:	2b01      	cmp	r3, #1
 80029cc:	d001      	beq.n	80029d2 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80029ce:	2301      	movs	r3, #1
 80029d0:	e1d3      	b.n	8002d7a <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80029d2:	4b3b      	ldr	r3, [pc, #236]	; (8002ac0 <HAL_RCC_OscConfig+0x274>)
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	691b      	ldr	r3, [r3, #16]
 80029de:	00db      	lsls	r3, r3, #3
 80029e0:	4937      	ldr	r1, [pc, #220]	; (8002ac0 <HAL_RCC_OscConfig+0x274>)
 80029e2:	4313      	orrs	r3, r2
 80029e4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80029e6:	e03a      	b.n	8002a5e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	68db      	ldr	r3, [r3, #12]
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d020      	beq.n	8002a32 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80029f0:	4b34      	ldr	r3, [pc, #208]	; (8002ac4 <HAL_RCC_OscConfig+0x278>)
 80029f2:	2201      	movs	r2, #1
 80029f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029f6:	f7ff f9eb 	bl	8001dd0 <HAL_GetTick>
 80029fa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80029fc:	e008      	b.n	8002a10 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80029fe:	f7ff f9e7 	bl	8001dd0 <HAL_GetTick>
 8002a02:	4602      	mov	r2, r0
 8002a04:	693b      	ldr	r3, [r7, #16]
 8002a06:	1ad3      	subs	r3, r2, r3
 8002a08:	2b02      	cmp	r3, #2
 8002a0a:	d901      	bls.n	8002a10 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8002a0c:	2303      	movs	r3, #3
 8002a0e:	e1b4      	b.n	8002d7a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a10:	4b2b      	ldr	r3, [pc, #172]	; (8002ac0 <HAL_RCC_OscConfig+0x274>)
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	f003 0302 	and.w	r3, r3, #2
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d0f0      	beq.n	80029fe <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a1c:	4b28      	ldr	r3, [pc, #160]	; (8002ac0 <HAL_RCC_OscConfig+0x274>)
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	691b      	ldr	r3, [r3, #16]
 8002a28:	00db      	lsls	r3, r3, #3
 8002a2a:	4925      	ldr	r1, [pc, #148]	; (8002ac0 <HAL_RCC_OscConfig+0x274>)
 8002a2c:	4313      	orrs	r3, r2
 8002a2e:	600b      	str	r3, [r1, #0]
 8002a30:	e015      	b.n	8002a5e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002a32:	4b24      	ldr	r3, [pc, #144]	; (8002ac4 <HAL_RCC_OscConfig+0x278>)
 8002a34:	2200      	movs	r2, #0
 8002a36:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a38:	f7ff f9ca 	bl	8001dd0 <HAL_GetTick>
 8002a3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002a3e:	e008      	b.n	8002a52 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002a40:	f7ff f9c6 	bl	8001dd0 <HAL_GetTick>
 8002a44:	4602      	mov	r2, r0
 8002a46:	693b      	ldr	r3, [r7, #16]
 8002a48:	1ad3      	subs	r3, r2, r3
 8002a4a:	2b02      	cmp	r3, #2
 8002a4c:	d901      	bls.n	8002a52 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002a4e:	2303      	movs	r3, #3
 8002a50:	e193      	b.n	8002d7a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002a52:	4b1b      	ldr	r3, [pc, #108]	; (8002ac0 <HAL_RCC_OscConfig+0x274>)
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	f003 0302 	and.w	r3, r3, #2
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d1f0      	bne.n	8002a40 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	f003 0308 	and.w	r3, r3, #8
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d036      	beq.n	8002ad8 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	695b      	ldr	r3, [r3, #20]
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d016      	beq.n	8002aa0 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002a72:	4b15      	ldr	r3, [pc, #84]	; (8002ac8 <HAL_RCC_OscConfig+0x27c>)
 8002a74:	2201      	movs	r2, #1
 8002a76:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a78:	f7ff f9aa 	bl	8001dd0 <HAL_GetTick>
 8002a7c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a7e:	e008      	b.n	8002a92 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002a80:	f7ff f9a6 	bl	8001dd0 <HAL_GetTick>
 8002a84:	4602      	mov	r2, r0
 8002a86:	693b      	ldr	r3, [r7, #16]
 8002a88:	1ad3      	subs	r3, r2, r3
 8002a8a:	2b02      	cmp	r3, #2
 8002a8c:	d901      	bls.n	8002a92 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8002a8e:	2303      	movs	r3, #3
 8002a90:	e173      	b.n	8002d7a <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a92:	4b0b      	ldr	r3, [pc, #44]	; (8002ac0 <HAL_RCC_OscConfig+0x274>)
 8002a94:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002a96:	f003 0302 	and.w	r3, r3, #2
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d0f0      	beq.n	8002a80 <HAL_RCC_OscConfig+0x234>
 8002a9e:	e01b      	b.n	8002ad8 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002aa0:	4b09      	ldr	r3, [pc, #36]	; (8002ac8 <HAL_RCC_OscConfig+0x27c>)
 8002aa2:	2200      	movs	r2, #0
 8002aa4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002aa6:	f7ff f993 	bl	8001dd0 <HAL_GetTick>
 8002aaa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002aac:	e00e      	b.n	8002acc <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002aae:	f7ff f98f 	bl	8001dd0 <HAL_GetTick>
 8002ab2:	4602      	mov	r2, r0
 8002ab4:	693b      	ldr	r3, [r7, #16]
 8002ab6:	1ad3      	subs	r3, r2, r3
 8002ab8:	2b02      	cmp	r3, #2
 8002aba:	d907      	bls.n	8002acc <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8002abc:	2303      	movs	r3, #3
 8002abe:	e15c      	b.n	8002d7a <HAL_RCC_OscConfig+0x52e>
 8002ac0:	40023800 	.word	0x40023800
 8002ac4:	42470000 	.word	0x42470000
 8002ac8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002acc:	4b8a      	ldr	r3, [pc, #552]	; (8002cf8 <HAL_RCC_OscConfig+0x4ac>)
 8002ace:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002ad0:	f003 0302 	and.w	r3, r3, #2
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d1ea      	bne.n	8002aae <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	f003 0304 	and.w	r3, r3, #4
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	f000 8097 	beq.w	8002c14 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002ae6:	2300      	movs	r3, #0
 8002ae8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002aea:	4b83      	ldr	r3, [pc, #524]	; (8002cf8 <HAL_RCC_OscConfig+0x4ac>)
 8002aec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d10f      	bne.n	8002b16 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002af6:	2300      	movs	r3, #0
 8002af8:	60bb      	str	r3, [r7, #8]
 8002afa:	4b7f      	ldr	r3, [pc, #508]	; (8002cf8 <HAL_RCC_OscConfig+0x4ac>)
 8002afc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002afe:	4a7e      	ldr	r2, [pc, #504]	; (8002cf8 <HAL_RCC_OscConfig+0x4ac>)
 8002b00:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002b04:	6413      	str	r3, [r2, #64]	; 0x40
 8002b06:	4b7c      	ldr	r3, [pc, #496]	; (8002cf8 <HAL_RCC_OscConfig+0x4ac>)
 8002b08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b0a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b0e:	60bb      	str	r3, [r7, #8]
 8002b10:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002b12:	2301      	movs	r3, #1
 8002b14:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b16:	4b79      	ldr	r3, [pc, #484]	; (8002cfc <HAL_RCC_OscConfig+0x4b0>)
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d118      	bne.n	8002b54 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002b22:	4b76      	ldr	r3, [pc, #472]	; (8002cfc <HAL_RCC_OscConfig+0x4b0>)
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	4a75      	ldr	r2, [pc, #468]	; (8002cfc <HAL_RCC_OscConfig+0x4b0>)
 8002b28:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002b2c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002b2e:	f7ff f94f 	bl	8001dd0 <HAL_GetTick>
 8002b32:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b34:	e008      	b.n	8002b48 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b36:	f7ff f94b 	bl	8001dd0 <HAL_GetTick>
 8002b3a:	4602      	mov	r2, r0
 8002b3c:	693b      	ldr	r3, [r7, #16]
 8002b3e:	1ad3      	subs	r3, r2, r3
 8002b40:	2b02      	cmp	r3, #2
 8002b42:	d901      	bls.n	8002b48 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8002b44:	2303      	movs	r3, #3
 8002b46:	e118      	b.n	8002d7a <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b48:	4b6c      	ldr	r3, [pc, #432]	; (8002cfc <HAL_RCC_OscConfig+0x4b0>)
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d0f0      	beq.n	8002b36 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	689b      	ldr	r3, [r3, #8]
 8002b58:	2b01      	cmp	r3, #1
 8002b5a:	d106      	bne.n	8002b6a <HAL_RCC_OscConfig+0x31e>
 8002b5c:	4b66      	ldr	r3, [pc, #408]	; (8002cf8 <HAL_RCC_OscConfig+0x4ac>)
 8002b5e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b60:	4a65      	ldr	r2, [pc, #404]	; (8002cf8 <HAL_RCC_OscConfig+0x4ac>)
 8002b62:	f043 0301 	orr.w	r3, r3, #1
 8002b66:	6713      	str	r3, [r2, #112]	; 0x70
 8002b68:	e01c      	b.n	8002ba4 <HAL_RCC_OscConfig+0x358>
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	689b      	ldr	r3, [r3, #8]
 8002b6e:	2b05      	cmp	r3, #5
 8002b70:	d10c      	bne.n	8002b8c <HAL_RCC_OscConfig+0x340>
 8002b72:	4b61      	ldr	r3, [pc, #388]	; (8002cf8 <HAL_RCC_OscConfig+0x4ac>)
 8002b74:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b76:	4a60      	ldr	r2, [pc, #384]	; (8002cf8 <HAL_RCC_OscConfig+0x4ac>)
 8002b78:	f043 0304 	orr.w	r3, r3, #4
 8002b7c:	6713      	str	r3, [r2, #112]	; 0x70
 8002b7e:	4b5e      	ldr	r3, [pc, #376]	; (8002cf8 <HAL_RCC_OscConfig+0x4ac>)
 8002b80:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b82:	4a5d      	ldr	r2, [pc, #372]	; (8002cf8 <HAL_RCC_OscConfig+0x4ac>)
 8002b84:	f043 0301 	orr.w	r3, r3, #1
 8002b88:	6713      	str	r3, [r2, #112]	; 0x70
 8002b8a:	e00b      	b.n	8002ba4 <HAL_RCC_OscConfig+0x358>
 8002b8c:	4b5a      	ldr	r3, [pc, #360]	; (8002cf8 <HAL_RCC_OscConfig+0x4ac>)
 8002b8e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b90:	4a59      	ldr	r2, [pc, #356]	; (8002cf8 <HAL_RCC_OscConfig+0x4ac>)
 8002b92:	f023 0301 	bic.w	r3, r3, #1
 8002b96:	6713      	str	r3, [r2, #112]	; 0x70
 8002b98:	4b57      	ldr	r3, [pc, #348]	; (8002cf8 <HAL_RCC_OscConfig+0x4ac>)
 8002b9a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b9c:	4a56      	ldr	r2, [pc, #344]	; (8002cf8 <HAL_RCC_OscConfig+0x4ac>)
 8002b9e:	f023 0304 	bic.w	r3, r3, #4
 8002ba2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	689b      	ldr	r3, [r3, #8]
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d015      	beq.n	8002bd8 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002bac:	f7ff f910 	bl	8001dd0 <HAL_GetTick>
 8002bb0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002bb2:	e00a      	b.n	8002bca <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002bb4:	f7ff f90c 	bl	8001dd0 <HAL_GetTick>
 8002bb8:	4602      	mov	r2, r0
 8002bba:	693b      	ldr	r3, [r7, #16]
 8002bbc:	1ad3      	subs	r3, r2, r3
 8002bbe:	f241 3288 	movw	r2, #5000	; 0x1388
 8002bc2:	4293      	cmp	r3, r2
 8002bc4:	d901      	bls.n	8002bca <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8002bc6:	2303      	movs	r3, #3
 8002bc8:	e0d7      	b.n	8002d7a <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002bca:	4b4b      	ldr	r3, [pc, #300]	; (8002cf8 <HAL_RCC_OscConfig+0x4ac>)
 8002bcc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002bce:	f003 0302 	and.w	r3, r3, #2
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d0ee      	beq.n	8002bb4 <HAL_RCC_OscConfig+0x368>
 8002bd6:	e014      	b.n	8002c02 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002bd8:	f7ff f8fa 	bl	8001dd0 <HAL_GetTick>
 8002bdc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002bde:	e00a      	b.n	8002bf6 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002be0:	f7ff f8f6 	bl	8001dd0 <HAL_GetTick>
 8002be4:	4602      	mov	r2, r0
 8002be6:	693b      	ldr	r3, [r7, #16]
 8002be8:	1ad3      	subs	r3, r2, r3
 8002bea:	f241 3288 	movw	r2, #5000	; 0x1388
 8002bee:	4293      	cmp	r3, r2
 8002bf0:	d901      	bls.n	8002bf6 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8002bf2:	2303      	movs	r3, #3
 8002bf4:	e0c1      	b.n	8002d7a <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002bf6:	4b40      	ldr	r3, [pc, #256]	; (8002cf8 <HAL_RCC_OscConfig+0x4ac>)
 8002bf8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002bfa:	f003 0302 	and.w	r3, r3, #2
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d1ee      	bne.n	8002be0 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002c02:	7dfb      	ldrb	r3, [r7, #23]
 8002c04:	2b01      	cmp	r3, #1
 8002c06:	d105      	bne.n	8002c14 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002c08:	4b3b      	ldr	r3, [pc, #236]	; (8002cf8 <HAL_RCC_OscConfig+0x4ac>)
 8002c0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c0c:	4a3a      	ldr	r2, [pc, #232]	; (8002cf8 <HAL_RCC_OscConfig+0x4ac>)
 8002c0e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002c12:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	699b      	ldr	r3, [r3, #24]
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	f000 80ad 	beq.w	8002d78 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002c1e:	4b36      	ldr	r3, [pc, #216]	; (8002cf8 <HAL_RCC_OscConfig+0x4ac>)
 8002c20:	689b      	ldr	r3, [r3, #8]
 8002c22:	f003 030c 	and.w	r3, r3, #12
 8002c26:	2b08      	cmp	r3, #8
 8002c28:	d060      	beq.n	8002cec <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	699b      	ldr	r3, [r3, #24]
 8002c2e:	2b02      	cmp	r3, #2
 8002c30:	d145      	bne.n	8002cbe <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c32:	4b33      	ldr	r3, [pc, #204]	; (8002d00 <HAL_RCC_OscConfig+0x4b4>)
 8002c34:	2200      	movs	r2, #0
 8002c36:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c38:	f7ff f8ca 	bl	8001dd0 <HAL_GetTick>
 8002c3c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c3e:	e008      	b.n	8002c52 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002c40:	f7ff f8c6 	bl	8001dd0 <HAL_GetTick>
 8002c44:	4602      	mov	r2, r0
 8002c46:	693b      	ldr	r3, [r7, #16]
 8002c48:	1ad3      	subs	r3, r2, r3
 8002c4a:	2b02      	cmp	r3, #2
 8002c4c:	d901      	bls.n	8002c52 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8002c4e:	2303      	movs	r3, #3
 8002c50:	e093      	b.n	8002d7a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c52:	4b29      	ldr	r3, [pc, #164]	; (8002cf8 <HAL_RCC_OscConfig+0x4ac>)
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d1f0      	bne.n	8002c40 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	69da      	ldr	r2, [r3, #28]
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	6a1b      	ldr	r3, [r3, #32]
 8002c66:	431a      	orrs	r2, r3
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c6c:	019b      	lsls	r3, r3, #6
 8002c6e:	431a      	orrs	r2, r3
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c74:	085b      	lsrs	r3, r3, #1
 8002c76:	3b01      	subs	r3, #1
 8002c78:	041b      	lsls	r3, r3, #16
 8002c7a:	431a      	orrs	r2, r3
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c80:	061b      	lsls	r3, r3, #24
 8002c82:	431a      	orrs	r2, r3
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c88:	071b      	lsls	r3, r3, #28
 8002c8a:	491b      	ldr	r1, [pc, #108]	; (8002cf8 <HAL_RCC_OscConfig+0x4ac>)
 8002c8c:	4313      	orrs	r3, r2
 8002c8e:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002c90:	4b1b      	ldr	r3, [pc, #108]	; (8002d00 <HAL_RCC_OscConfig+0x4b4>)
 8002c92:	2201      	movs	r2, #1
 8002c94:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c96:	f7ff f89b 	bl	8001dd0 <HAL_GetTick>
 8002c9a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c9c:	e008      	b.n	8002cb0 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002c9e:	f7ff f897 	bl	8001dd0 <HAL_GetTick>
 8002ca2:	4602      	mov	r2, r0
 8002ca4:	693b      	ldr	r3, [r7, #16]
 8002ca6:	1ad3      	subs	r3, r2, r3
 8002ca8:	2b02      	cmp	r3, #2
 8002caa:	d901      	bls.n	8002cb0 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8002cac:	2303      	movs	r3, #3
 8002cae:	e064      	b.n	8002d7a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002cb0:	4b11      	ldr	r3, [pc, #68]	; (8002cf8 <HAL_RCC_OscConfig+0x4ac>)
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d0f0      	beq.n	8002c9e <HAL_RCC_OscConfig+0x452>
 8002cbc:	e05c      	b.n	8002d78 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002cbe:	4b10      	ldr	r3, [pc, #64]	; (8002d00 <HAL_RCC_OscConfig+0x4b4>)
 8002cc0:	2200      	movs	r2, #0
 8002cc2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cc4:	f7ff f884 	bl	8001dd0 <HAL_GetTick>
 8002cc8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002cca:	e008      	b.n	8002cde <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002ccc:	f7ff f880 	bl	8001dd0 <HAL_GetTick>
 8002cd0:	4602      	mov	r2, r0
 8002cd2:	693b      	ldr	r3, [r7, #16]
 8002cd4:	1ad3      	subs	r3, r2, r3
 8002cd6:	2b02      	cmp	r3, #2
 8002cd8:	d901      	bls.n	8002cde <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8002cda:	2303      	movs	r3, #3
 8002cdc:	e04d      	b.n	8002d7a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002cde:	4b06      	ldr	r3, [pc, #24]	; (8002cf8 <HAL_RCC_OscConfig+0x4ac>)
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d1f0      	bne.n	8002ccc <HAL_RCC_OscConfig+0x480>
 8002cea:	e045      	b.n	8002d78 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	699b      	ldr	r3, [r3, #24]
 8002cf0:	2b01      	cmp	r3, #1
 8002cf2:	d107      	bne.n	8002d04 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8002cf4:	2301      	movs	r3, #1
 8002cf6:	e040      	b.n	8002d7a <HAL_RCC_OscConfig+0x52e>
 8002cf8:	40023800 	.word	0x40023800
 8002cfc:	40007000 	.word	0x40007000
 8002d00:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002d04:	4b1f      	ldr	r3, [pc, #124]	; (8002d84 <HAL_RCC_OscConfig+0x538>)
 8002d06:	685b      	ldr	r3, [r3, #4]
 8002d08:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	699b      	ldr	r3, [r3, #24]
 8002d0e:	2b01      	cmp	r3, #1
 8002d10:	d030      	beq.n	8002d74 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002d1c:	429a      	cmp	r2, r3
 8002d1e:	d129      	bne.n	8002d74 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d2a:	429a      	cmp	r2, r3
 8002d2c:	d122      	bne.n	8002d74 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002d2e:	68fa      	ldr	r2, [r7, #12]
 8002d30:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002d34:	4013      	ands	r3, r2
 8002d36:	687a      	ldr	r2, [r7, #4]
 8002d38:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002d3a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002d3c:	4293      	cmp	r3, r2
 8002d3e:	d119      	bne.n	8002d74 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d4a:	085b      	lsrs	r3, r3, #1
 8002d4c:	3b01      	subs	r3, #1
 8002d4e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002d50:	429a      	cmp	r2, r3
 8002d52:	d10f      	bne.n	8002d74 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d5e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002d60:	429a      	cmp	r2, r3
 8002d62:	d107      	bne.n	8002d74 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d6e:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002d70:	429a      	cmp	r2, r3
 8002d72:	d001      	beq.n	8002d78 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8002d74:	2301      	movs	r3, #1
 8002d76:	e000      	b.n	8002d7a <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8002d78:	2300      	movs	r3, #0
}
 8002d7a:	4618      	mov	r0, r3
 8002d7c:	3718      	adds	r7, #24
 8002d7e:	46bd      	mov	sp, r7
 8002d80:	bd80      	pop	{r7, pc}
 8002d82:	bf00      	nop
 8002d84:	40023800 	.word	0x40023800

08002d88 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002d88:	b580      	push	{r7, lr}
 8002d8a:	b082      	sub	sp, #8
 8002d8c:	af00      	add	r7, sp, #0
 8002d8e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d101      	bne.n	8002d9a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002d96:	2301      	movs	r3, #1
 8002d98:	e041      	b.n	8002e1e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002da0:	b2db      	uxtb	r3, r3
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d106      	bne.n	8002db4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	2200      	movs	r2, #0
 8002daa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002dae:	6878      	ldr	r0, [r7, #4]
 8002db0:	f7fe fd0c 	bl	80017cc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	2202      	movs	r2, #2
 8002db8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681a      	ldr	r2, [r3, #0]
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	3304      	adds	r3, #4
 8002dc4:	4619      	mov	r1, r3
 8002dc6:	4610      	mov	r0, r2
 8002dc8:	f000 fa96 	bl	80032f8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	2201      	movs	r2, #1
 8002dd0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	2201      	movs	r2, #1
 8002dd8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	2201      	movs	r2, #1
 8002de0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	2201      	movs	r2, #1
 8002de8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	2201      	movs	r2, #1
 8002df0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	2201      	movs	r2, #1
 8002df8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	2201      	movs	r2, #1
 8002e00:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	2201      	movs	r2, #1
 8002e08:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	2201      	movs	r2, #1
 8002e10:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	2201      	movs	r2, #1
 8002e18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002e1c:	2300      	movs	r3, #0
}
 8002e1e:	4618      	mov	r0, r3
 8002e20:	3708      	adds	r7, #8
 8002e22:	46bd      	mov	sp, r7
 8002e24:	bd80      	pop	{r7, pc}
	...

08002e28 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002e28:	b480      	push	{r7}
 8002e2a:	b085      	sub	sp, #20
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002e36:	b2db      	uxtb	r3, r3
 8002e38:	2b01      	cmp	r3, #1
 8002e3a:	d001      	beq.n	8002e40 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002e3c:	2301      	movs	r3, #1
 8002e3e:	e04e      	b.n	8002ede <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	2202      	movs	r2, #2
 8002e44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	68da      	ldr	r2, [r3, #12]
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	f042 0201 	orr.w	r2, r2, #1
 8002e56:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	4a23      	ldr	r2, [pc, #140]	; (8002eec <HAL_TIM_Base_Start_IT+0xc4>)
 8002e5e:	4293      	cmp	r3, r2
 8002e60:	d022      	beq.n	8002ea8 <HAL_TIM_Base_Start_IT+0x80>
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002e6a:	d01d      	beq.n	8002ea8 <HAL_TIM_Base_Start_IT+0x80>
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	4a1f      	ldr	r2, [pc, #124]	; (8002ef0 <HAL_TIM_Base_Start_IT+0xc8>)
 8002e72:	4293      	cmp	r3, r2
 8002e74:	d018      	beq.n	8002ea8 <HAL_TIM_Base_Start_IT+0x80>
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	4a1e      	ldr	r2, [pc, #120]	; (8002ef4 <HAL_TIM_Base_Start_IT+0xcc>)
 8002e7c:	4293      	cmp	r3, r2
 8002e7e:	d013      	beq.n	8002ea8 <HAL_TIM_Base_Start_IT+0x80>
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	4a1c      	ldr	r2, [pc, #112]	; (8002ef8 <HAL_TIM_Base_Start_IT+0xd0>)
 8002e86:	4293      	cmp	r3, r2
 8002e88:	d00e      	beq.n	8002ea8 <HAL_TIM_Base_Start_IT+0x80>
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	4a1b      	ldr	r2, [pc, #108]	; (8002efc <HAL_TIM_Base_Start_IT+0xd4>)
 8002e90:	4293      	cmp	r3, r2
 8002e92:	d009      	beq.n	8002ea8 <HAL_TIM_Base_Start_IT+0x80>
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	4a19      	ldr	r2, [pc, #100]	; (8002f00 <HAL_TIM_Base_Start_IT+0xd8>)
 8002e9a:	4293      	cmp	r3, r2
 8002e9c:	d004      	beq.n	8002ea8 <HAL_TIM_Base_Start_IT+0x80>
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	4a18      	ldr	r2, [pc, #96]	; (8002f04 <HAL_TIM_Base_Start_IT+0xdc>)
 8002ea4:	4293      	cmp	r3, r2
 8002ea6:	d111      	bne.n	8002ecc <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	689b      	ldr	r3, [r3, #8]
 8002eae:	f003 0307 	and.w	r3, r3, #7
 8002eb2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	2b06      	cmp	r3, #6
 8002eb8:	d010      	beq.n	8002edc <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	681a      	ldr	r2, [r3, #0]
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	f042 0201 	orr.w	r2, r2, #1
 8002ec8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002eca:	e007      	b.n	8002edc <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	681a      	ldr	r2, [r3, #0]
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	f042 0201 	orr.w	r2, r2, #1
 8002eda:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002edc:	2300      	movs	r3, #0
}
 8002ede:	4618      	mov	r0, r3
 8002ee0:	3714      	adds	r7, #20
 8002ee2:	46bd      	mov	sp, r7
 8002ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee8:	4770      	bx	lr
 8002eea:	bf00      	nop
 8002eec:	40010000 	.word	0x40010000
 8002ef0:	40000400 	.word	0x40000400
 8002ef4:	40000800 	.word	0x40000800
 8002ef8:	40000c00 	.word	0x40000c00
 8002efc:	40010400 	.word	0x40010400
 8002f00:	40014000 	.word	0x40014000
 8002f04:	40001800 	.word	0x40001800

08002f08 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002f08:	b580      	push	{r7, lr}
 8002f0a:	b082      	sub	sp, #8
 8002f0c:	af00      	add	r7, sp, #0
 8002f0e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	691b      	ldr	r3, [r3, #16]
 8002f16:	f003 0302 	and.w	r3, r3, #2
 8002f1a:	2b02      	cmp	r3, #2
 8002f1c:	d122      	bne.n	8002f64 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	68db      	ldr	r3, [r3, #12]
 8002f24:	f003 0302 	and.w	r3, r3, #2
 8002f28:	2b02      	cmp	r3, #2
 8002f2a:	d11b      	bne.n	8002f64 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	f06f 0202 	mvn.w	r2, #2
 8002f34:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	2201      	movs	r2, #1
 8002f3a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	699b      	ldr	r3, [r3, #24]
 8002f42:	f003 0303 	and.w	r3, r3, #3
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d003      	beq.n	8002f52 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002f4a:	6878      	ldr	r0, [r7, #4]
 8002f4c:	f000 f9b5 	bl	80032ba <HAL_TIM_IC_CaptureCallback>
 8002f50:	e005      	b.n	8002f5e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f52:	6878      	ldr	r0, [r7, #4]
 8002f54:	f000 f9a7 	bl	80032a6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f58:	6878      	ldr	r0, [r7, #4]
 8002f5a:	f000 f9b8 	bl	80032ce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	2200      	movs	r2, #0
 8002f62:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	691b      	ldr	r3, [r3, #16]
 8002f6a:	f003 0304 	and.w	r3, r3, #4
 8002f6e:	2b04      	cmp	r3, #4
 8002f70:	d122      	bne.n	8002fb8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	68db      	ldr	r3, [r3, #12]
 8002f78:	f003 0304 	and.w	r3, r3, #4
 8002f7c:	2b04      	cmp	r3, #4
 8002f7e:	d11b      	bne.n	8002fb8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	f06f 0204 	mvn.w	r2, #4
 8002f88:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	2202      	movs	r2, #2
 8002f8e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	699b      	ldr	r3, [r3, #24]
 8002f96:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d003      	beq.n	8002fa6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002f9e:	6878      	ldr	r0, [r7, #4]
 8002fa0:	f000 f98b 	bl	80032ba <HAL_TIM_IC_CaptureCallback>
 8002fa4:	e005      	b.n	8002fb2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002fa6:	6878      	ldr	r0, [r7, #4]
 8002fa8:	f000 f97d 	bl	80032a6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002fac:	6878      	ldr	r0, [r7, #4]
 8002fae:	f000 f98e 	bl	80032ce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	2200      	movs	r2, #0
 8002fb6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	691b      	ldr	r3, [r3, #16]
 8002fbe:	f003 0308 	and.w	r3, r3, #8
 8002fc2:	2b08      	cmp	r3, #8
 8002fc4:	d122      	bne.n	800300c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	68db      	ldr	r3, [r3, #12]
 8002fcc:	f003 0308 	and.w	r3, r3, #8
 8002fd0:	2b08      	cmp	r3, #8
 8002fd2:	d11b      	bne.n	800300c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	f06f 0208 	mvn.w	r2, #8
 8002fdc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	2204      	movs	r2, #4
 8002fe2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	69db      	ldr	r3, [r3, #28]
 8002fea:	f003 0303 	and.w	r3, r3, #3
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d003      	beq.n	8002ffa <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002ff2:	6878      	ldr	r0, [r7, #4]
 8002ff4:	f000 f961 	bl	80032ba <HAL_TIM_IC_CaptureCallback>
 8002ff8:	e005      	b.n	8003006 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002ffa:	6878      	ldr	r0, [r7, #4]
 8002ffc:	f000 f953 	bl	80032a6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003000:	6878      	ldr	r0, [r7, #4]
 8003002:	f000 f964 	bl	80032ce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	2200      	movs	r2, #0
 800300a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	691b      	ldr	r3, [r3, #16]
 8003012:	f003 0310 	and.w	r3, r3, #16
 8003016:	2b10      	cmp	r3, #16
 8003018:	d122      	bne.n	8003060 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	68db      	ldr	r3, [r3, #12]
 8003020:	f003 0310 	and.w	r3, r3, #16
 8003024:	2b10      	cmp	r3, #16
 8003026:	d11b      	bne.n	8003060 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	f06f 0210 	mvn.w	r2, #16
 8003030:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	2208      	movs	r2, #8
 8003036:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	69db      	ldr	r3, [r3, #28]
 800303e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003042:	2b00      	cmp	r3, #0
 8003044:	d003      	beq.n	800304e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003046:	6878      	ldr	r0, [r7, #4]
 8003048:	f000 f937 	bl	80032ba <HAL_TIM_IC_CaptureCallback>
 800304c:	e005      	b.n	800305a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800304e:	6878      	ldr	r0, [r7, #4]
 8003050:	f000 f929 	bl	80032a6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003054:	6878      	ldr	r0, [r7, #4]
 8003056:	f000 f93a 	bl	80032ce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	2200      	movs	r2, #0
 800305e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	691b      	ldr	r3, [r3, #16]
 8003066:	f003 0301 	and.w	r3, r3, #1
 800306a:	2b01      	cmp	r3, #1
 800306c:	d10e      	bne.n	800308c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	68db      	ldr	r3, [r3, #12]
 8003074:	f003 0301 	and.w	r3, r3, #1
 8003078:	2b01      	cmp	r3, #1
 800307a:	d107      	bne.n	800308c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	f06f 0201 	mvn.w	r2, #1
 8003084:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003086:	6878      	ldr	r0, [r7, #4]
 8003088:	f7fd fe28 	bl	8000cdc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	691b      	ldr	r3, [r3, #16]
 8003092:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003096:	2b80      	cmp	r3, #128	; 0x80
 8003098:	d10e      	bne.n	80030b8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	68db      	ldr	r3, [r3, #12]
 80030a0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80030a4:	2b80      	cmp	r3, #128	; 0x80
 80030a6:	d107      	bne.n	80030b8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80030b0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80030b2:	6878      	ldr	r0, [r7, #4]
 80030b4:	f000 fae0 	bl	8003678 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	691b      	ldr	r3, [r3, #16]
 80030be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80030c2:	2b40      	cmp	r3, #64	; 0x40
 80030c4:	d10e      	bne.n	80030e4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	68db      	ldr	r3, [r3, #12]
 80030cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80030d0:	2b40      	cmp	r3, #64	; 0x40
 80030d2:	d107      	bne.n	80030e4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80030dc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80030de:	6878      	ldr	r0, [r7, #4]
 80030e0:	f000 f8ff 	bl	80032e2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	691b      	ldr	r3, [r3, #16]
 80030ea:	f003 0320 	and.w	r3, r3, #32
 80030ee:	2b20      	cmp	r3, #32
 80030f0:	d10e      	bne.n	8003110 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	68db      	ldr	r3, [r3, #12]
 80030f8:	f003 0320 	and.w	r3, r3, #32
 80030fc:	2b20      	cmp	r3, #32
 80030fe:	d107      	bne.n	8003110 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	f06f 0220 	mvn.w	r2, #32
 8003108:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800310a:	6878      	ldr	r0, [r7, #4]
 800310c:	f000 faaa 	bl	8003664 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003110:	bf00      	nop
 8003112:	3708      	adds	r7, #8
 8003114:	46bd      	mov	sp, r7
 8003116:	bd80      	pop	{r7, pc}

08003118 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003118:	b580      	push	{r7, lr}
 800311a:	b084      	sub	sp, #16
 800311c:	af00      	add	r7, sp, #0
 800311e:	6078      	str	r0, [r7, #4]
 8003120:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003122:	2300      	movs	r3, #0
 8003124:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800312c:	2b01      	cmp	r3, #1
 800312e:	d101      	bne.n	8003134 <HAL_TIM_ConfigClockSource+0x1c>
 8003130:	2302      	movs	r3, #2
 8003132:	e0b4      	b.n	800329e <HAL_TIM_ConfigClockSource+0x186>
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	2201      	movs	r2, #1
 8003138:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	2202      	movs	r2, #2
 8003140:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	689b      	ldr	r3, [r3, #8]
 800314a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800314c:	68bb      	ldr	r3, [r7, #8]
 800314e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003152:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003154:	68bb      	ldr	r3, [r7, #8]
 8003156:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800315a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	68ba      	ldr	r2, [r7, #8]
 8003162:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003164:	683b      	ldr	r3, [r7, #0]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800316c:	d03e      	beq.n	80031ec <HAL_TIM_ConfigClockSource+0xd4>
 800316e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003172:	f200 8087 	bhi.w	8003284 <HAL_TIM_ConfigClockSource+0x16c>
 8003176:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800317a:	f000 8086 	beq.w	800328a <HAL_TIM_ConfigClockSource+0x172>
 800317e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003182:	d87f      	bhi.n	8003284 <HAL_TIM_ConfigClockSource+0x16c>
 8003184:	2b70      	cmp	r3, #112	; 0x70
 8003186:	d01a      	beq.n	80031be <HAL_TIM_ConfigClockSource+0xa6>
 8003188:	2b70      	cmp	r3, #112	; 0x70
 800318a:	d87b      	bhi.n	8003284 <HAL_TIM_ConfigClockSource+0x16c>
 800318c:	2b60      	cmp	r3, #96	; 0x60
 800318e:	d050      	beq.n	8003232 <HAL_TIM_ConfigClockSource+0x11a>
 8003190:	2b60      	cmp	r3, #96	; 0x60
 8003192:	d877      	bhi.n	8003284 <HAL_TIM_ConfigClockSource+0x16c>
 8003194:	2b50      	cmp	r3, #80	; 0x50
 8003196:	d03c      	beq.n	8003212 <HAL_TIM_ConfigClockSource+0xfa>
 8003198:	2b50      	cmp	r3, #80	; 0x50
 800319a:	d873      	bhi.n	8003284 <HAL_TIM_ConfigClockSource+0x16c>
 800319c:	2b40      	cmp	r3, #64	; 0x40
 800319e:	d058      	beq.n	8003252 <HAL_TIM_ConfigClockSource+0x13a>
 80031a0:	2b40      	cmp	r3, #64	; 0x40
 80031a2:	d86f      	bhi.n	8003284 <HAL_TIM_ConfigClockSource+0x16c>
 80031a4:	2b30      	cmp	r3, #48	; 0x30
 80031a6:	d064      	beq.n	8003272 <HAL_TIM_ConfigClockSource+0x15a>
 80031a8:	2b30      	cmp	r3, #48	; 0x30
 80031aa:	d86b      	bhi.n	8003284 <HAL_TIM_ConfigClockSource+0x16c>
 80031ac:	2b20      	cmp	r3, #32
 80031ae:	d060      	beq.n	8003272 <HAL_TIM_ConfigClockSource+0x15a>
 80031b0:	2b20      	cmp	r3, #32
 80031b2:	d867      	bhi.n	8003284 <HAL_TIM_ConfigClockSource+0x16c>
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d05c      	beq.n	8003272 <HAL_TIM_ConfigClockSource+0x15a>
 80031b8:	2b10      	cmp	r3, #16
 80031ba:	d05a      	beq.n	8003272 <HAL_TIM_ConfigClockSource+0x15a>
 80031bc:	e062      	b.n	8003284 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	6818      	ldr	r0, [r3, #0]
 80031c2:	683b      	ldr	r3, [r7, #0]
 80031c4:	6899      	ldr	r1, [r3, #8]
 80031c6:	683b      	ldr	r3, [r7, #0]
 80031c8:	685a      	ldr	r2, [r3, #4]
 80031ca:	683b      	ldr	r3, [r7, #0]
 80031cc:	68db      	ldr	r3, [r3, #12]
 80031ce:	f000 f9ad 	bl	800352c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	689b      	ldr	r3, [r3, #8]
 80031d8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80031da:	68bb      	ldr	r3, [r7, #8]
 80031dc:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80031e0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	68ba      	ldr	r2, [r7, #8]
 80031e8:	609a      	str	r2, [r3, #8]
      break;
 80031ea:	e04f      	b.n	800328c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	6818      	ldr	r0, [r3, #0]
 80031f0:	683b      	ldr	r3, [r7, #0]
 80031f2:	6899      	ldr	r1, [r3, #8]
 80031f4:	683b      	ldr	r3, [r7, #0]
 80031f6:	685a      	ldr	r2, [r3, #4]
 80031f8:	683b      	ldr	r3, [r7, #0]
 80031fa:	68db      	ldr	r3, [r3, #12]
 80031fc:	f000 f996 	bl	800352c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	689a      	ldr	r2, [r3, #8]
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800320e:	609a      	str	r2, [r3, #8]
      break;
 8003210:	e03c      	b.n	800328c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	6818      	ldr	r0, [r3, #0]
 8003216:	683b      	ldr	r3, [r7, #0]
 8003218:	6859      	ldr	r1, [r3, #4]
 800321a:	683b      	ldr	r3, [r7, #0]
 800321c:	68db      	ldr	r3, [r3, #12]
 800321e:	461a      	mov	r2, r3
 8003220:	f000 f90a 	bl	8003438 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	2150      	movs	r1, #80	; 0x50
 800322a:	4618      	mov	r0, r3
 800322c:	f000 f963 	bl	80034f6 <TIM_ITRx_SetConfig>
      break;
 8003230:	e02c      	b.n	800328c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	6818      	ldr	r0, [r3, #0]
 8003236:	683b      	ldr	r3, [r7, #0]
 8003238:	6859      	ldr	r1, [r3, #4]
 800323a:	683b      	ldr	r3, [r7, #0]
 800323c:	68db      	ldr	r3, [r3, #12]
 800323e:	461a      	mov	r2, r3
 8003240:	f000 f929 	bl	8003496 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	2160      	movs	r1, #96	; 0x60
 800324a:	4618      	mov	r0, r3
 800324c:	f000 f953 	bl	80034f6 <TIM_ITRx_SetConfig>
      break;
 8003250:	e01c      	b.n	800328c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	6818      	ldr	r0, [r3, #0]
 8003256:	683b      	ldr	r3, [r7, #0]
 8003258:	6859      	ldr	r1, [r3, #4]
 800325a:	683b      	ldr	r3, [r7, #0]
 800325c:	68db      	ldr	r3, [r3, #12]
 800325e:	461a      	mov	r2, r3
 8003260:	f000 f8ea 	bl	8003438 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	2140      	movs	r1, #64	; 0x40
 800326a:	4618      	mov	r0, r3
 800326c:	f000 f943 	bl	80034f6 <TIM_ITRx_SetConfig>
      break;
 8003270:	e00c      	b.n	800328c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681a      	ldr	r2, [r3, #0]
 8003276:	683b      	ldr	r3, [r7, #0]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	4619      	mov	r1, r3
 800327c:	4610      	mov	r0, r2
 800327e:	f000 f93a 	bl	80034f6 <TIM_ITRx_SetConfig>
      break;
 8003282:	e003      	b.n	800328c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003284:	2301      	movs	r3, #1
 8003286:	73fb      	strb	r3, [r7, #15]
      break;
 8003288:	e000      	b.n	800328c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800328a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	2201      	movs	r2, #1
 8003290:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	2200      	movs	r2, #0
 8003298:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800329c:	7bfb      	ldrb	r3, [r7, #15]
}
 800329e:	4618      	mov	r0, r3
 80032a0:	3710      	adds	r7, #16
 80032a2:	46bd      	mov	sp, r7
 80032a4:	bd80      	pop	{r7, pc}

080032a6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80032a6:	b480      	push	{r7}
 80032a8:	b083      	sub	sp, #12
 80032aa:	af00      	add	r7, sp, #0
 80032ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80032ae:	bf00      	nop
 80032b0:	370c      	adds	r7, #12
 80032b2:	46bd      	mov	sp, r7
 80032b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b8:	4770      	bx	lr

080032ba <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80032ba:	b480      	push	{r7}
 80032bc:	b083      	sub	sp, #12
 80032be:	af00      	add	r7, sp, #0
 80032c0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80032c2:	bf00      	nop
 80032c4:	370c      	adds	r7, #12
 80032c6:	46bd      	mov	sp, r7
 80032c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032cc:	4770      	bx	lr

080032ce <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80032ce:	b480      	push	{r7}
 80032d0:	b083      	sub	sp, #12
 80032d2:	af00      	add	r7, sp, #0
 80032d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80032d6:	bf00      	nop
 80032d8:	370c      	adds	r7, #12
 80032da:	46bd      	mov	sp, r7
 80032dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e0:	4770      	bx	lr

080032e2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80032e2:	b480      	push	{r7}
 80032e4:	b083      	sub	sp, #12
 80032e6:	af00      	add	r7, sp, #0
 80032e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80032ea:	bf00      	nop
 80032ec:	370c      	adds	r7, #12
 80032ee:	46bd      	mov	sp, r7
 80032f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f4:	4770      	bx	lr
	...

080032f8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80032f8:	b480      	push	{r7}
 80032fa:	b085      	sub	sp, #20
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	6078      	str	r0, [r7, #4]
 8003300:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	4a40      	ldr	r2, [pc, #256]	; (800340c <TIM_Base_SetConfig+0x114>)
 800330c:	4293      	cmp	r3, r2
 800330e:	d013      	beq.n	8003338 <TIM_Base_SetConfig+0x40>
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003316:	d00f      	beq.n	8003338 <TIM_Base_SetConfig+0x40>
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	4a3d      	ldr	r2, [pc, #244]	; (8003410 <TIM_Base_SetConfig+0x118>)
 800331c:	4293      	cmp	r3, r2
 800331e:	d00b      	beq.n	8003338 <TIM_Base_SetConfig+0x40>
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	4a3c      	ldr	r2, [pc, #240]	; (8003414 <TIM_Base_SetConfig+0x11c>)
 8003324:	4293      	cmp	r3, r2
 8003326:	d007      	beq.n	8003338 <TIM_Base_SetConfig+0x40>
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	4a3b      	ldr	r2, [pc, #236]	; (8003418 <TIM_Base_SetConfig+0x120>)
 800332c:	4293      	cmp	r3, r2
 800332e:	d003      	beq.n	8003338 <TIM_Base_SetConfig+0x40>
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	4a3a      	ldr	r2, [pc, #232]	; (800341c <TIM_Base_SetConfig+0x124>)
 8003334:	4293      	cmp	r3, r2
 8003336:	d108      	bne.n	800334a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800333e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003340:	683b      	ldr	r3, [r7, #0]
 8003342:	685b      	ldr	r3, [r3, #4]
 8003344:	68fa      	ldr	r2, [r7, #12]
 8003346:	4313      	orrs	r3, r2
 8003348:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	4a2f      	ldr	r2, [pc, #188]	; (800340c <TIM_Base_SetConfig+0x114>)
 800334e:	4293      	cmp	r3, r2
 8003350:	d02b      	beq.n	80033aa <TIM_Base_SetConfig+0xb2>
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003358:	d027      	beq.n	80033aa <TIM_Base_SetConfig+0xb2>
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	4a2c      	ldr	r2, [pc, #176]	; (8003410 <TIM_Base_SetConfig+0x118>)
 800335e:	4293      	cmp	r3, r2
 8003360:	d023      	beq.n	80033aa <TIM_Base_SetConfig+0xb2>
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	4a2b      	ldr	r2, [pc, #172]	; (8003414 <TIM_Base_SetConfig+0x11c>)
 8003366:	4293      	cmp	r3, r2
 8003368:	d01f      	beq.n	80033aa <TIM_Base_SetConfig+0xb2>
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	4a2a      	ldr	r2, [pc, #168]	; (8003418 <TIM_Base_SetConfig+0x120>)
 800336e:	4293      	cmp	r3, r2
 8003370:	d01b      	beq.n	80033aa <TIM_Base_SetConfig+0xb2>
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	4a29      	ldr	r2, [pc, #164]	; (800341c <TIM_Base_SetConfig+0x124>)
 8003376:	4293      	cmp	r3, r2
 8003378:	d017      	beq.n	80033aa <TIM_Base_SetConfig+0xb2>
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	4a28      	ldr	r2, [pc, #160]	; (8003420 <TIM_Base_SetConfig+0x128>)
 800337e:	4293      	cmp	r3, r2
 8003380:	d013      	beq.n	80033aa <TIM_Base_SetConfig+0xb2>
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	4a27      	ldr	r2, [pc, #156]	; (8003424 <TIM_Base_SetConfig+0x12c>)
 8003386:	4293      	cmp	r3, r2
 8003388:	d00f      	beq.n	80033aa <TIM_Base_SetConfig+0xb2>
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	4a26      	ldr	r2, [pc, #152]	; (8003428 <TIM_Base_SetConfig+0x130>)
 800338e:	4293      	cmp	r3, r2
 8003390:	d00b      	beq.n	80033aa <TIM_Base_SetConfig+0xb2>
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	4a25      	ldr	r2, [pc, #148]	; (800342c <TIM_Base_SetConfig+0x134>)
 8003396:	4293      	cmp	r3, r2
 8003398:	d007      	beq.n	80033aa <TIM_Base_SetConfig+0xb2>
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	4a24      	ldr	r2, [pc, #144]	; (8003430 <TIM_Base_SetConfig+0x138>)
 800339e:	4293      	cmp	r3, r2
 80033a0:	d003      	beq.n	80033aa <TIM_Base_SetConfig+0xb2>
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	4a23      	ldr	r2, [pc, #140]	; (8003434 <TIM_Base_SetConfig+0x13c>)
 80033a6:	4293      	cmp	r3, r2
 80033a8:	d108      	bne.n	80033bc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80033b0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80033b2:	683b      	ldr	r3, [r7, #0]
 80033b4:	68db      	ldr	r3, [r3, #12]
 80033b6:	68fa      	ldr	r2, [r7, #12]
 80033b8:	4313      	orrs	r3, r2
 80033ba:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80033c2:	683b      	ldr	r3, [r7, #0]
 80033c4:	695b      	ldr	r3, [r3, #20]
 80033c6:	4313      	orrs	r3, r2
 80033c8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	68fa      	ldr	r2, [r7, #12]
 80033ce:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80033d0:	683b      	ldr	r3, [r7, #0]
 80033d2:	689a      	ldr	r2, [r3, #8]
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80033d8:	683b      	ldr	r3, [r7, #0]
 80033da:	681a      	ldr	r2, [r3, #0]
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	4a0a      	ldr	r2, [pc, #40]	; (800340c <TIM_Base_SetConfig+0x114>)
 80033e4:	4293      	cmp	r3, r2
 80033e6:	d003      	beq.n	80033f0 <TIM_Base_SetConfig+0xf8>
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	4a0c      	ldr	r2, [pc, #48]	; (800341c <TIM_Base_SetConfig+0x124>)
 80033ec:	4293      	cmp	r3, r2
 80033ee:	d103      	bne.n	80033f8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80033f0:	683b      	ldr	r3, [r7, #0]
 80033f2:	691a      	ldr	r2, [r3, #16]
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	2201      	movs	r2, #1
 80033fc:	615a      	str	r2, [r3, #20]
}
 80033fe:	bf00      	nop
 8003400:	3714      	adds	r7, #20
 8003402:	46bd      	mov	sp, r7
 8003404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003408:	4770      	bx	lr
 800340a:	bf00      	nop
 800340c:	40010000 	.word	0x40010000
 8003410:	40000400 	.word	0x40000400
 8003414:	40000800 	.word	0x40000800
 8003418:	40000c00 	.word	0x40000c00
 800341c:	40010400 	.word	0x40010400
 8003420:	40014000 	.word	0x40014000
 8003424:	40014400 	.word	0x40014400
 8003428:	40014800 	.word	0x40014800
 800342c:	40001800 	.word	0x40001800
 8003430:	40001c00 	.word	0x40001c00
 8003434:	40002000 	.word	0x40002000

08003438 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003438:	b480      	push	{r7}
 800343a:	b087      	sub	sp, #28
 800343c:	af00      	add	r7, sp, #0
 800343e:	60f8      	str	r0, [r7, #12]
 8003440:	60b9      	str	r1, [r7, #8]
 8003442:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	6a1b      	ldr	r3, [r3, #32]
 8003448:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	6a1b      	ldr	r3, [r3, #32]
 800344e:	f023 0201 	bic.w	r2, r3, #1
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	699b      	ldr	r3, [r3, #24]
 800345a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800345c:	693b      	ldr	r3, [r7, #16]
 800345e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003462:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	011b      	lsls	r3, r3, #4
 8003468:	693a      	ldr	r2, [r7, #16]
 800346a:	4313      	orrs	r3, r2
 800346c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800346e:	697b      	ldr	r3, [r7, #20]
 8003470:	f023 030a 	bic.w	r3, r3, #10
 8003474:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003476:	697a      	ldr	r2, [r7, #20]
 8003478:	68bb      	ldr	r3, [r7, #8]
 800347a:	4313      	orrs	r3, r2
 800347c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	693a      	ldr	r2, [r7, #16]
 8003482:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	697a      	ldr	r2, [r7, #20]
 8003488:	621a      	str	r2, [r3, #32]
}
 800348a:	bf00      	nop
 800348c:	371c      	adds	r7, #28
 800348e:	46bd      	mov	sp, r7
 8003490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003494:	4770      	bx	lr

08003496 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003496:	b480      	push	{r7}
 8003498:	b087      	sub	sp, #28
 800349a:	af00      	add	r7, sp, #0
 800349c:	60f8      	str	r0, [r7, #12]
 800349e:	60b9      	str	r1, [r7, #8]
 80034a0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	6a1b      	ldr	r3, [r3, #32]
 80034a6:	f023 0210 	bic.w	r2, r3, #16
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	699b      	ldr	r3, [r3, #24]
 80034b2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	6a1b      	ldr	r3, [r3, #32]
 80034b8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80034ba:	697b      	ldr	r3, [r7, #20]
 80034bc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80034c0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	031b      	lsls	r3, r3, #12
 80034c6:	697a      	ldr	r2, [r7, #20]
 80034c8:	4313      	orrs	r3, r2
 80034ca:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80034cc:	693b      	ldr	r3, [r7, #16]
 80034ce:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80034d2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80034d4:	68bb      	ldr	r3, [r7, #8]
 80034d6:	011b      	lsls	r3, r3, #4
 80034d8:	693a      	ldr	r2, [r7, #16]
 80034da:	4313      	orrs	r3, r2
 80034dc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	697a      	ldr	r2, [r7, #20]
 80034e2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	693a      	ldr	r2, [r7, #16]
 80034e8:	621a      	str	r2, [r3, #32]
}
 80034ea:	bf00      	nop
 80034ec:	371c      	adds	r7, #28
 80034ee:	46bd      	mov	sp, r7
 80034f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f4:	4770      	bx	lr

080034f6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80034f6:	b480      	push	{r7}
 80034f8:	b085      	sub	sp, #20
 80034fa:	af00      	add	r7, sp, #0
 80034fc:	6078      	str	r0, [r7, #4]
 80034fe:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	689b      	ldr	r3, [r3, #8]
 8003504:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800350c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800350e:	683a      	ldr	r2, [r7, #0]
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	4313      	orrs	r3, r2
 8003514:	f043 0307 	orr.w	r3, r3, #7
 8003518:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	68fa      	ldr	r2, [r7, #12]
 800351e:	609a      	str	r2, [r3, #8]
}
 8003520:	bf00      	nop
 8003522:	3714      	adds	r7, #20
 8003524:	46bd      	mov	sp, r7
 8003526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800352a:	4770      	bx	lr

0800352c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800352c:	b480      	push	{r7}
 800352e:	b087      	sub	sp, #28
 8003530:	af00      	add	r7, sp, #0
 8003532:	60f8      	str	r0, [r7, #12]
 8003534:	60b9      	str	r1, [r7, #8]
 8003536:	607a      	str	r2, [r7, #4]
 8003538:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	689b      	ldr	r3, [r3, #8]
 800353e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003540:	697b      	ldr	r3, [r7, #20]
 8003542:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003546:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003548:	683b      	ldr	r3, [r7, #0]
 800354a:	021a      	lsls	r2, r3, #8
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	431a      	orrs	r2, r3
 8003550:	68bb      	ldr	r3, [r7, #8]
 8003552:	4313      	orrs	r3, r2
 8003554:	697a      	ldr	r2, [r7, #20]
 8003556:	4313      	orrs	r3, r2
 8003558:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	697a      	ldr	r2, [r7, #20]
 800355e:	609a      	str	r2, [r3, #8]
}
 8003560:	bf00      	nop
 8003562:	371c      	adds	r7, #28
 8003564:	46bd      	mov	sp, r7
 8003566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800356a:	4770      	bx	lr

0800356c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800356c:	b480      	push	{r7}
 800356e:	b085      	sub	sp, #20
 8003570:	af00      	add	r7, sp, #0
 8003572:	6078      	str	r0, [r7, #4]
 8003574:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800357c:	2b01      	cmp	r3, #1
 800357e:	d101      	bne.n	8003584 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003580:	2302      	movs	r3, #2
 8003582:	e05a      	b.n	800363a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	2201      	movs	r2, #1
 8003588:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	2202      	movs	r2, #2
 8003590:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	685b      	ldr	r3, [r3, #4]
 800359a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	689b      	ldr	r3, [r3, #8]
 80035a2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80035aa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80035ac:	683b      	ldr	r3, [r7, #0]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	68fa      	ldr	r2, [r7, #12]
 80035b2:	4313      	orrs	r3, r2
 80035b4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	68fa      	ldr	r2, [r7, #12]
 80035bc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	4a21      	ldr	r2, [pc, #132]	; (8003648 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80035c4:	4293      	cmp	r3, r2
 80035c6:	d022      	beq.n	800360e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80035d0:	d01d      	beq.n	800360e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	4a1d      	ldr	r2, [pc, #116]	; (800364c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80035d8:	4293      	cmp	r3, r2
 80035da:	d018      	beq.n	800360e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	4a1b      	ldr	r2, [pc, #108]	; (8003650 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80035e2:	4293      	cmp	r3, r2
 80035e4:	d013      	beq.n	800360e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	4a1a      	ldr	r2, [pc, #104]	; (8003654 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80035ec:	4293      	cmp	r3, r2
 80035ee:	d00e      	beq.n	800360e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	4a18      	ldr	r2, [pc, #96]	; (8003658 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80035f6:	4293      	cmp	r3, r2
 80035f8:	d009      	beq.n	800360e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	4a17      	ldr	r2, [pc, #92]	; (800365c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8003600:	4293      	cmp	r3, r2
 8003602:	d004      	beq.n	800360e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	4a15      	ldr	r2, [pc, #84]	; (8003660 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800360a:	4293      	cmp	r3, r2
 800360c:	d10c      	bne.n	8003628 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800360e:	68bb      	ldr	r3, [r7, #8]
 8003610:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003614:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003616:	683b      	ldr	r3, [r7, #0]
 8003618:	685b      	ldr	r3, [r3, #4]
 800361a:	68ba      	ldr	r2, [r7, #8]
 800361c:	4313      	orrs	r3, r2
 800361e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	68ba      	ldr	r2, [r7, #8]
 8003626:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	2201      	movs	r2, #1
 800362c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	2200      	movs	r2, #0
 8003634:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003638:	2300      	movs	r3, #0
}
 800363a:	4618      	mov	r0, r3
 800363c:	3714      	adds	r7, #20
 800363e:	46bd      	mov	sp, r7
 8003640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003644:	4770      	bx	lr
 8003646:	bf00      	nop
 8003648:	40010000 	.word	0x40010000
 800364c:	40000400 	.word	0x40000400
 8003650:	40000800 	.word	0x40000800
 8003654:	40000c00 	.word	0x40000c00
 8003658:	40010400 	.word	0x40010400
 800365c:	40014000 	.word	0x40014000
 8003660:	40001800 	.word	0x40001800

08003664 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003664:	b480      	push	{r7}
 8003666:	b083      	sub	sp, #12
 8003668:	af00      	add	r7, sp, #0
 800366a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800366c:	bf00      	nop
 800366e:	370c      	adds	r7, #12
 8003670:	46bd      	mov	sp, r7
 8003672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003676:	4770      	bx	lr

08003678 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003678:	b480      	push	{r7}
 800367a:	b083      	sub	sp, #12
 800367c:	af00      	add	r7, sp, #0
 800367e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003680:	bf00      	nop
 8003682:	370c      	adds	r7, #12
 8003684:	46bd      	mov	sp, r7
 8003686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800368a:	4770      	bx	lr

0800368c <__errno>:
 800368c:	4b01      	ldr	r3, [pc, #4]	; (8003694 <__errno+0x8>)
 800368e:	6818      	ldr	r0, [r3, #0]
 8003690:	4770      	bx	lr
 8003692:	bf00      	nop
 8003694:	20000014 	.word	0x20000014

08003698 <_fwrite_r>:
 8003698:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800369c:	9c08      	ldr	r4, [sp, #32]
 800369e:	4689      	mov	r9, r1
 80036a0:	4617      	mov	r7, r2
 80036a2:	fb02 f803 	mul.w	r8, r2, r3
 80036a6:	4605      	mov	r5, r0
 80036a8:	b118      	cbz	r0, 80036b2 <_fwrite_r+0x1a>
 80036aa:	6983      	ldr	r3, [r0, #24]
 80036ac:	b90b      	cbnz	r3, 80036b2 <_fwrite_r+0x1a>
 80036ae:	f000 fc2b 	bl	8003f08 <__sinit>
 80036b2:	4b26      	ldr	r3, [pc, #152]	; (800374c <_fwrite_r+0xb4>)
 80036b4:	429c      	cmp	r4, r3
 80036b6:	d123      	bne.n	8003700 <_fwrite_r+0x68>
 80036b8:	686c      	ldr	r4, [r5, #4]
 80036ba:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80036bc:	07de      	lsls	r6, r3, #31
 80036be:	d405      	bmi.n	80036cc <_fwrite_r+0x34>
 80036c0:	89a3      	ldrh	r3, [r4, #12]
 80036c2:	0598      	lsls	r0, r3, #22
 80036c4:	d402      	bmi.n	80036cc <_fwrite_r+0x34>
 80036c6:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80036c8:	f000 f879 	bl	80037be <__retarget_lock_acquire_recursive>
 80036cc:	89a3      	ldrh	r3, [r4, #12]
 80036ce:	0719      	lsls	r1, r3, #28
 80036d0:	d520      	bpl.n	8003714 <_fwrite_r+0x7c>
 80036d2:	6923      	ldr	r3, [r4, #16]
 80036d4:	b1f3      	cbz	r3, 8003714 <_fwrite_r+0x7c>
 80036d6:	2600      	movs	r6, #0
 80036d8:	4546      	cmp	r6, r8
 80036da:	d029      	beq.n	8003730 <_fwrite_r+0x98>
 80036dc:	68a0      	ldr	r0, [r4, #8]
 80036de:	f819 1006 	ldrb.w	r1, [r9, r6]
 80036e2:	3801      	subs	r0, #1
 80036e4:	2800      	cmp	r0, #0
 80036e6:	60a0      	str	r0, [r4, #8]
 80036e8:	da04      	bge.n	80036f4 <_fwrite_r+0x5c>
 80036ea:	69a3      	ldr	r3, [r4, #24]
 80036ec:	4298      	cmp	r0, r3
 80036ee:	db19      	blt.n	8003724 <_fwrite_r+0x8c>
 80036f0:	290a      	cmp	r1, #10
 80036f2:	d017      	beq.n	8003724 <_fwrite_r+0x8c>
 80036f4:	6823      	ldr	r3, [r4, #0]
 80036f6:	1c5a      	adds	r2, r3, #1
 80036f8:	6022      	str	r2, [r4, #0]
 80036fa:	7019      	strb	r1, [r3, #0]
 80036fc:	3601      	adds	r6, #1
 80036fe:	e7eb      	b.n	80036d8 <_fwrite_r+0x40>
 8003700:	4b13      	ldr	r3, [pc, #76]	; (8003750 <_fwrite_r+0xb8>)
 8003702:	429c      	cmp	r4, r3
 8003704:	d101      	bne.n	800370a <_fwrite_r+0x72>
 8003706:	68ac      	ldr	r4, [r5, #8]
 8003708:	e7d7      	b.n	80036ba <_fwrite_r+0x22>
 800370a:	4b12      	ldr	r3, [pc, #72]	; (8003754 <_fwrite_r+0xbc>)
 800370c:	429c      	cmp	r4, r3
 800370e:	bf08      	it	eq
 8003710:	68ec      	ldreq	r4, [r5, #12]
 8003712:	e7d2      	b.n	80036ba <_fwrite_r+0x22>
 8003714:	4621      	mov	r1, r4
 8003716:	4628      	mov	r0, r5
 8003718:	f000 fa50 	bl	8003bbc <__swsetup_r>
 800371c:	2800      	cmp	r0, #0
 800371e:	d0da      	beq.n	80036d6 <_fwrite_r+0x3e>
 8003720:	2600      	movs	r6, #0
 8003722:	e005      	b.n	8003730 <_fwrite_r+0x98>
 8003724:	4622      	mov	r2, r4
 8003726:	4628      	mov	r0, r5
 8003728:	f000 f9f6 	bl	8003b18 <__swbuf_r>
 800372c:	3001      	adds	r0, #1
 800372e:	d1e5      	bne.n	80036fc <_fwrite_r+0x64>
 8003730:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003732:	07da      	lsls	r2, r3, #31
 8003734:	d405      	bmi.n	8003742 <_fwrite_r+0xaa>
 8003736:	89a3      	ldrh	r3, [r4, #12]
 8003738:	059b      	lsls	r3, r3, #22
 800373a:	d402      	bmi.n	8003742 <_fwrite_r+0xaa>
 800373c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800373e:	f000 f83f 	bl	80037c0 <__retarget_lock_release_recursive>
 8003742:	fbb6 f0f7 	udiv	r0, r6, r7
 8003746:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800374a:	bf00      	nop
 800374c:	08004d8c 	.word	0x08004d8c
 8003750:	08004dac 	.word	0x08004dac
 8003754:	08004d6c 	.word	0x08004d6c

08003758 <fwrite>:
 8003758:	b507      	push	{r0, r1, r2, lr}
 800375a:	9300      	str	r3, [sp, #0]
 800375c:	4613      	mov	r3, r2
 800375e:	460a      	mov	r2, r1
 8003760:	4601      	mov	r1, r0
 8003762:	4803      	ldr	r0, [pc, #12]	; (8003770 <fwrite+0x18>)
 8003764:	6800      	ldr	r0, [r0, #0]
 8003766:	f7ff ff97 	bl	8003698 <_fwrite_r>
 800376a:	b003      	add	sp, #12
 800376c:	f85d fb04 	ldr.w	pc, [sp], #4
 8003770:	20000014 	.word	0x20000014

08003774 <__libc_init_array>:
 8003774:	b570      	push	{r4, r5, r6, lr}
 8003776:	4d0d      	ldr	r5, [pc, #52]	; (80037ac <__libc_init_array+0x38>)
 8003778:	4c0d      	ldr	r4, [pc, #52]	; (80037b0 <__libc_init_array+0x3c>)
 800377a:	1b64      	subs	r4, r4, r5
 800377c:	10a4      	asrs	r4, r4, #2
 800377e:	2600      	movs	r6, #0
 8003780:	42a6      	cmp	r6, r4
 8003782:	d109      	bne.n	8003798 <__libc_init_array+0x24>
 8003784:	4d0b      	ldr	r5, [pc, #44]	; (80037b4 <__libc_init_array+0x40>)
 8003786:	4c0c      	ldr	r4, [pc, #48]	; (80037b8 <__libc_init_array+0x44>)
 8003788:	f001 f986 	bl	8004a98 <_init>
 800378c:	1b64      	subs	r4, r4, r5
 800378e:	10a4      	asrs	r4, r4, #2
 8003790:	2600      	movs	r6, #0
 8003792:	42a6      	cmp	r6, r4
 8003794:	d105      	bne.n	80037a2 <__libc_init_array+0x2e>
 8003796:	bd70      	pop	{r4, r5, r6, pc}
 8003798:	f855 3b04 	ldr.w	r3, [r5], #4
 800379c:	4798      	blx	r3
 800379e:	3601      	adds	r6, #1
 80037a0:	e7ee      	b.n	8003780 <__libc_init_array+0xc>
 80037a2:	f855 3b04 	ldr.w	r3, [r5], #4
 80037a6:	4798      	blx	r3
 80037a8:	3601      	adds	r6, #1
 80037aa:	e7f2      	b.n	8003792 <__libc_init_array+0x1e>
 80037ac:	08004e08 	.word	0x08004e08
 80037b0:	08004e08 	.word	0x08004e08
 80037b4:	08004e08 	.word	0x08004e08
 80037b8:	08004e0c 	.word	0x08004e0c

080037bc <__retarget_lock_init_recursive>:
 80037bc:	4770      	bx	lr

080037be <__retarget_lock_acquire_recursive>:
 80037be:	4770      	bx	lr

080037c0 <__retarget_lock_release_recursive>:
 80037c0:	4770      	bx	lr

080037c2 <memcpy>:
 80037c2:	440a      	add	r2, r1
 80037c4:	4291      	cmp	r1, r2
 80037c6:	f100 33ff 	add.w	r3, r0, #4294967295
 80037ca:	d100      	bne.n	80037ce <memcpy+0xc>
 80037cc:	4770      	bx	lr
 80037ce:	b510      	push	{r4, lr}
 80037d0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80037d4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80037d8:	4291      	cmp	r1, r2
 80037da:	d1f9      	bne.n	80037d0 <memcpy+0xe>
 80037dc:	bd10      	pop	{r4, pc}

080037de <memset>:
 80037de:	4402      	add	r2, r0
 80037e0:	4603      	mov	r3, r0
 80037e2:	4293      	cmp	r3, r2
 80037e4:	d100      	bne.n	80037e8 <memset+0xa>
 80037e6:	4770      	bx	lr
 80037e8:	f803 1b01 	strb.w	r1, [r3], #1
 80037ec:	e7f9      	b.n	80037e2 <memset+0x4>
	...

080037f0 <iprintf>:
 80037f0:	b40f      	push	{r0, r1, r2, r3}
 80037f2:	4b0a      	ldr	r3, [pc, #40]	; (800381c <iprintf+0x2c>)
 80037f4:	b513      	push	{r0, r1, r4, lr}
 80037f6:	681c      	ldr	r4, [r3, #0]
 80037f8:	b124      	cbz	r4, 8003804 <iprintf+0x14>
 80037fa:	69a3      	ldr	r3, [r4, #24]
 80037fc:	b913      	cbnz	r3, 8003804 <iprintf+0x14>
 80037fe:	4620      	mov	r0, r4
 8003800:	f000 fb82 	bl	8003f08 <__sinit>
 8003804:	ab05      	add	r3, sp, #20
 8003806:	9a04      	ldr	r2, [sp, #16]
 8003808:	68a1      	ldr	r1, [r4, #8]
 800380a:	9301      	str	r3, [sp, #4]
 800380c:	4620      	mov	r0, r4
 800380e:	f000 fd6b 	bl	80042e8 <_vfiprintf_r>
 8003812:	b002      	add	sp, #8
 8003814:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003818:	b004      	add	sp, #16
 800381a:	4770      	bx	lr
 800381c:	20000014 	.word	0x20000014

08003820 <_puts_r>:
 8003820:	b570      	push	{r4, r5, r6, lr}
 8003822:	460e      	mov	r6, r1
 8003824:	4605      	mov	r5, r0
 8003826:	b118      	cbz	r0, 8003830 <_puts_r+0x10>
 8003828:	6983      	ldr	r3, [r0, #24]
 800382a:	b90b      	cbnz	r3, 8003830 <_puts_r+0x10>
 800382c:	f000 fb6c 	bl	8003f08 <__sinit>
 8003830:	69ab      	ldr	r3, [r5, #24]
 8003832:	68ac      	ldr	r4, [r5, #8]
 8003834:	b913      	cbnz	r3, 800383c <_puts_r+0x1c>
 8003836:	4628      	mov	r0, r5
 8003838:	f000 fb66 	bl	8003f08 <__sinit>
 800383c:	4b2c      	ldr	r3, [pc, #176]	; (80038f0 <_puts_r+0xd0>)
 800383e:	429c      	cmp	r4, r3
 8003840:	d120      	bne.n	8003884 <_puts_r+0x64>
 8003842:	686c      	ldr	r4, [r5, #4]
 8003844:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003846:	07db      	lsls	r3, r3, #31
 8003848:	d405      	bmi.n	8003856 <_puts_r+0x36>
 800384a:	89a3      	ldrh	r3, [r4, #12]
 800384c:	0598      	lsls	r0, r3, #22
 800384e:	d402      	bmi.n	8003856 <_puts_r+0x36>
 8003850:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003852:	f7ff ffb4 	bl	80037be <__retarget_lock_acquire_recursive>
 8003856:	89a3      	ldrh	r3, [r4, #12]
 8003858:	0719      	lsls	r1, r3, #28
 800385a:	d51d      	bpl.n	8003898 <_puts_r+0x78>
 800385c:	6923      	ldr	r3, [r4, #16]
 800385e:	b1db      	cbz	r3, 8003898 <_puts_r+0x78>
 8003860:	3e01      	subs	r6, #1
 8003862:	68a3      	ldr	r3, [r4, #8]
 8003864:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8003868:	3b01      	subs	r3, #1
 800386a:	60a3      	str	r3, [r4, #8]
 800386c:	bb39      	cbnz	r1, 80038be <_puts_r+0x9e>
 800386e:	2b00      	cmp	r3, #0
 8003870:	da38      	bge.n	80038e4 <_puts_r+0xc4>
 8003872:	4622      	mov	r2, r4
 8003874:	210a      	movs	r1, #10
 8003876:	4628      	mov	r0, r5
 8003878:	f000 f94e 	bl	8003b18 <__swbuf_r>
 800387c:	3001      	adds	r0, #1
 800387e:	d011      	beq.n	80038a4 <_puts_r+0x84>
 8003880:	250a      	movs	r5, #10
 8003882:	e011      	b.n	80038a8 <_puts_r+0x88>
 8003884:	4b1b      	ldr	r3, [pc, #108]	; (80038f4 <_puts_r+0xd4>)
 8003886:	429c      	cmp	r4, r3
 8003888:	d101      	bne.n	800388e <_puts_r+0x6e>
 800388a:	68ac      	ldr	r4, [r5, #8]
 800388c:	e7da      	b.n	8003844 <_puts_r+0x24>
 800388e:	4b1a      	ldr	r3, [pc, #104]	; (80038f8 <_puts_r+0xd8>)
 8003890:	429c      	cmp	r4, r3
 8003892:	bf08      	it	eq
 8003894:	68ec      	ldreq	r4, [r5, #12]
 8003896:	e7d5      	b.n	8003844 <_puts_r+0x24>
 8003898:	4621      	mov	r1, r4
 800389a:	4628      	mov	r0, r5
 800389c:	f000 f98e 	bl	8003bbc <__swsetup_r>
 80038a0:	2800      	cmp	r0, #0
 80038a2:	d0dd      	beq.n	8003860 <_puts_r+0x40>
 80038a4:	f04f 35ff 	mov.w	r5, #4294967295
 80038a8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80038aa:	07da      	lsls	r2, r3, #31
 80038ac:	d405      	bmi.n	80038ba <_puts_r+0x9a>
 80038ae:	89a3      	ldrh	r3, [r4, #12]
 80038b0:	059b      	lsls	r3, r3, #22
 80038b2:	d402      	bmi.n	80038ba <_puts_r+0x9a>
 80038b4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80038b6:	f7ff ff83 	bl	80037c0 <__retarget_lock_release_recursive>
 80038ba:	4628      	mov	r0, r5
 80038bc:	bd70      	pop	{r4, r5, r6, pc}
 80038be:	2b00      	cmp	r3, #0
 80038c0:	da04      	bge.n	80038cc <_puts_r+0xac>
 80038c2:	69a2      	ldr	r2, [r4, #24]
 80038c4:	429a      	cmp	r2, r3
 80038c6:	dc06      	bgt.n	80038d6 <_puts_r+0xb6>
 80038c8:	290a      	cmp	r1, #10
 80038ca:	d004      	beq.n	80038d6 <_puts_r+0xb6>
 80038cc:	6823      	ldr	r3, [r4, #0]
 80038ce:	1c5a      	adds	r2, r3, #1
 80038d0:	6022      	str	r2, [r4, #0]
 80038d2:	7019      	strb	r1, [r3, #0]
 80038d4:	e7c5      	b.n	8003862 <_puts_r+0x42>
 80038d6:	4622      	mov	r2, r4
 80038d8:	4628      	mov	r0, r5
 80038da:	f000 f91d 	bl	8003b18 <__swbuf_r>
 80038de:	3001      	adds	r0, #1
 80038e0:	d1bf      	bne.n	8003862 <_puts_r+0x42>
 80038e2:	e7df      	b.n	80038a4 <_puts_r+0x84>
 80038e4:	6823      	ldr	r3, [r4, #0]
 80038e6:	250a      	movs	r5, #10
 80038e8:	1c5a      	adds	r2, r3, #1
 80038ea:	6022      	str	r2, [r4, #0]
 80038ec:	701d      	strb	r5, [r3, #0]
 80038ee:	e7db      	b.n	80038a8 <_puts_r+0x88>
 80038f0:	08004d8c 	.word	0x08004d8c
 80038f4:	08004dac 	.word	0x08004dac
 80038f8:	08004d6c 	.word	0x08004d6c

080038fc <puts>:
 80038fc:	4b02      	ldr	r3, [pc, #8]	; (8003908 <puts+0xc>)
 80038fe:	4601      	mov	r1, r0
 8003900:	6818      	ldr	r0, [r3, #0]
 8003902:	f7ff bf8d 	b.w	8003820 <_puts_r>
 8003906:	bf00      	nop
 8003908:	20000014 	.word	0x20000014

0800390c <rand>:
 800390c:	4b17      	ldr	r3, [pc, #92]	; (800396c <rand+0x60>)
 800390e:	b510      	push	{r4, lr}
 8003910:	681c      	ldr	r4, [r3, #0]
 8003912:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003914:	b9b3      	cbnz	r3, 8003944 <rand+0x38>
 8003916:	2018      	movs	r0, #24
 8003918:	f000 fc0a 	bl	8004130 <malloc>
 800391c:	63a0      	str	r0, [r4, #56]	; 0x38
 800391e:	b928      	cbnz	r0, 800392c <rand+0x20>
 8003920:	4602      	mov	r2, r0
 8003922:	4b13      	ldr	r3, [pc, #76]	; (8003970 <rand+0x64>)
 8003924:	4813      	ldr	r0, [pc, #76]	; (8003974 <rand+0x68>)
 8003926:	214e      	movs	r1, #78	; 0x4e
 8003928:	f000 f9b6 	bl	8003c98 <__assert_func>
 800392c:	4a12      	ldr	r2, [pc, #72]	; (8003978 <rand+0x6c>)
 800392e:	4b13      	ldr	r3, [pc, #76]	; (800397c <rand+0x70>)
 8003930:	e9c0 2300 	strd	r2, r3, [r0]
 8003934:	4b12      	ldr	r3, [pc, #72]	; (8003980 <rand+0x74>)
 8003936:	6083      	str	r3, [r0, #8]
 8003938:	230b      	movs	r3, #11
 800393a:	8183      	strh	r3, [r0, #12]
 800393c:	2201      	movs	r2, #1
 800393e:	2300      	movs	r3, #0
 8003940:	e9c0 2304 	strd	r2, r3, [r0, #16]
 8003944:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8003946:	480f      	ldr	r0, [pc, #60]	; (8003984 <rand+0x78>)
 8003948:	690a      	ldr	r2, [r1, #16]
 800394a:	694b      	ldr	r3, [r1, #20]
 800394c:	4c0e      	ldr	r4, [pc, #56]	; (8003988 <rand+0x7c>)
 800394e:	4350      	muls	r0, r2
 8003950:	fb04 0003 	mla	r0, r4, r3, r0
 8003954:	fba2 3404 	umull	r3, r4, r2, r4
 8003958:	1c5a      	adds	r2, r3, #1
 800395a:	4404      	add	r4, r0
 800395c:	f144 0000 	adc.w	r0, r4, #0
 8003960:	e9c1 2004 	strd	r2, r0, [r1, #16]
 8003964:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8003968:	bd10      	pop	{r4, pc}
 800396a:	bf00      	nop
 800396c:	20000014 	.word	0x20000014
 8003970:	08004cb8 	.word	0x08004cb8
 8003974:	08004ccf 	.word	0x08004ccf
 8003978:	abcd330e 	.word	0xabcd330e
 800397c:	e66d1234 	.word	0xe66d1234
 8003980:	0005deec 	.word	0x0005deec
 8003984:	5851f42d 	.word	0x5851f42d
 8003988:	4c957f2d 	.word	0x4c957f2d

0800398c <setvbuf>:
 800398c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8003990:	461d      	mov	r5, r3
 8003992:	4b5d      	ldr	r3, [pc, #372]	; (8003b08 <setvbuf+0x17c>)
 8003994:	681f      	ldr	r7, [r3, #0]
 8003996:	4604      	mov	r4, r0
 8003998:	460e      	mov	r6, r1
 800399a:	4690      	mov	r8, r2
 800399c:	b127      	cbz	r7, 80039a8 <setvbuf+0x1c>
 800399e:	69bb      	ldr	r3, [r7, #24]
 80039a0:	b913      	cbnz	r3, 80039a8 <setvbuf+0x1c>
 80039a2:	4638      	mov	r0, r7
 80039a4:	f000 fab0 	bl	8003f08 <__sinit>
 80039a8:	4b58      	ldr	r3, [pc, #352]	; (8003b0c <setvbuf+0x180>)
 80039aa:	429c      	cmp	r4, r3
 80039ac:	d167      	bne.n	8003a7e <setvbuf+0xf2>
 80039ae:	687c      	ldr	r4, [r7, #4]
 80039b0:	f1b8 0f02 	cmp.w	r8, #2
 80039b4:	d006      	beq.n	80039c4 <setvbuf+0x38>
 80039b6:	f1b8 0f01 	cmp.w	r8, #1
 80039ba:	f200 809f 	bhi.w	8003afc <setvbuf+0x170>
 80039be:	2d00      	cmp	r5, #0
 80039c0:	f2c0 809c 	blt.w	8003afc <setvbuf+0x170>
 80039c4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80039c6:	07db      	lsls	r3, r3, #31
 80039c8:	d405      	bmi.n	80039d6 <setvbuf+0x4a>
 80039ca:	89a3      	ldrh	r3, [r4, #12]
 80039cc:	0598      	lsls	r0, r3, #22
 80039ce:	d402      	bmi.n	80039d6 <setvbuf+0x4a>
 80039d0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80039d2:	f7ff fef4 	bl	80037be <__retarget_lock_acquire_recursive>
 80039d6:	4621      	mov	r1, r4
 80039d8:	4638      	mov	r0, r7
 80039da:	f000 fa01 	bl	8003de0 <_fflush_r>
 80039de:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80039e0:	b141      	cbz	r1, 80039f4 <setvbuf+0x68>
 80039e2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80039e6:	4299      	cmp	r1, r3
 80039e8:	d002      	beq.n	80039f0 <setvbuf+0x64>
 80039ea:	4638      	mov	r0, r7
 80039ec:	f000 fba8 	bl	8004140 <_free_r>
 80039f0:	2300      	movs	r3, #0
 80039f2:	6363      	str	r3, [r4, #52]	; 0x34
 80039f4:	2300      	movs	r3, #0
 80039f6:	61a3      	str	r3, [r4, #24]
 80039f8:	6063      	str	r3, [r4, #4]
 80039fa:	89a3      	ldrh	r3, [r4, #12]
 80039fc:	0619      	lsls	r1, r3, #24
 80039fe:	d503      	bpl.n	8003a08 <setvbuf+0x7c>
 8003a00:	6921      	ldr	r1, [r4, #16]
 8003a02:	4638      	mov	r0, r7
 8003a04:	f000 fb9c 	bl	8004140 <_free_r>
 8003a08:	89a3      	ldrh	r3, [r4, #12]
 8003a0a:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8003a0e:	f023 0303 	bic.w	r3, r3, #3
 8003a12:	f1b8 0f02 	cmp.w	r8, #2
 8003a16:	81a3      	strh	r3, [r4, #12]
 8003a18:	d06c      	beq.n	8003af4 <setvbuf+0x168>
 8003a1a:	ab01      	add	r3, sp, #4
 8003a1c:	466a      	mov	r2, sp
 8003a1e:	4621      	mov	r1, r4
 8003a20:	4638      	mov	r0, r7
 8003a22:	f000 fb20 	bl	8004066 <__swhatbuf_r>
 8003a26:	89a3      	ldrh	r3, [r4, #12]
 8003a28:	4318      	orrs	r0, r3
 8003a2a:	81a0      	strh	r0, [r4, #12]
 8003a2c:	2d00      	cmp	r5, #0
 8003a2e:	d130      	bne.n	8003a92 <setvbuf+0x106>
 8003a30:	9d00      	ldr	r5, [sp, #0]
 8003a32:	4628      	mov	r0, r5
 8003a34:	f000 fb7c 	bl	8004130 <malloc>
 8003a38:	4606      	mov	r6, r0
 8003a3a:	2800      	cmp	r0, #0
 8003a3c:	d155      	bne.n	8003aea <setvbuf+0x15e>
 8003a3e:	f8dd 9000 	ldr.w	r9, [sp]
 8003a42:	45a9      	cmp	r9, r5
 8003a44:	d14a      	bne.n	8003adc <setvbuf+0x150>
 8003a46:	f04f 35ff 	mov.w	r5, #4294967295
 8003a4a:	2200      	movs	r2, #0
 8003a4c:	60a2      	str	r2, [r4, #8]
 8003a4e:	f104 0247 	add.w	r2, r4, #71	; 0x47
 8003a52:	6022      	str	r2, [r4, #0]
 8003a54:	6122      	str	r2, [r4, #16]
 8003a56:	2201      	movs	r2, #1
 8003a58:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003a5c:	6162      	str	r2, [r4, #20]
 8003a5e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8003a60:	f043 0302 	orr.w	r3, r3, #2
 8003a64:	07d2      	lsls	r2, r2, #31
 8003a66:	81a3      	strh	r3, [r4, #12]
 8003a68:	d405      	bmi.n	8003a76 <setvbuf+0xea>
 8003a6a:	f413 7f00 	tst.w	r3, #512	; 0x200
 8003a6e:	d102      	bne.n	8003a76 <setvbuf+0xea>
 8003a70:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003a72:	f7ff fea5 	bl	80037c0 <__retarget_lock_release_recursive>
 8003a76:	4628      	mov	r0, r5
 8003a78:	b003      	add	sp, #12
 8003a7a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003a7e:	4b24      	ldr	r3, [pc, #144]	; (8003b10 <setvbuf+0x184>)
 8003a80:	429c      	cmp	r4, r3
 8003a82:	d101      	bne.n	8003a88 <setvbuf+0xfc>
 8003a84:	68bc      	ldr	r4, [r7, #8]
 8003a86:	e793      	b.n	80039b0 <setvbuf+0x24>
 8003a88:	4b22      	ldr	r3, [pc, #136]	; (8003b14 <setvbuf+0x188>)
 8003a8a:	429c      	cmp	r4, r3
 8003a8c:	bf08      	it	eq
 8003a8e:	68fc      	ldreq	r4, [r7, #12]
 8003a90:	e78e      	b.n	80039b0 <setvbuf+0x24>
 8003a92:	2e00      	cmp	r6, #0
 8003a94:	d0cd      	beq.n	8003a32 <setvbuf+0xa6>
 8003a96:	69bb      	ldr	r3, [r7, #24]
 8003a98:	b913      	cbnz	r3, 8003aa0 <setvbuf+0x114>
 8003a9a:	4638      	mov	r0, r7
 8003a9c:	f000 fa34 	bl	8003f08 <__sinit>
 8003aa0:	f1b8 0f01 	cmp.w	r8, #1
 8003aa4:	bf08      	it	eq
 8003aa6:	89a3      	ldrheq	r3, [r4, #12]
 8003aa8:	6026      	str	r6, [r4, #0]
 8003aaa:	bf04      	itt	eq
 8003aac:	f043 0301 	orreq.w	r3, r3, #1
 8003ab0:	81a3      	strheq	r3, [r4, #12]
 8003ab2:	89a2      	ldrh	r2, [r4, #12]
 8003ab4:	f012 0308 	ands.w	r3, r2, #8
 8003ab8:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8003abc:	d01c      	beq.n	8003af8 <setvbuf+0x16c>
 8003abe:	07d3      	lsls	r3, r2, #31
 8003ac0:	bf41      	itttt	mi
 8003ac2:	2300      	movmi	r3, #0
 8003ac4:	426d      	negmi	r5, r5
 8003ac6:	60a3      	strmi	r3, [r4, #8]
 8003ac8:	61a5      	strmi	r5, [r4, #24]
 8003aca:	bf58      	it	pl
 8003acc:	60a5      	strpl	r5, [r4, #8]
 8003ace:	6e65      	ldr	r5, [r4, #100]	; 0x64
 8003ad0:	f015 0501 	ands.w	r5, r5, #1
 8003ad4:	d115      	bne.n	8003b02 <setvbuf+0x176>
 8003ad6:	f412 7f00 	tst.w	r2, #512	; 0x200
 8003ada:	e7c8      	b.n	8003a6e <setvbuf+0xe2>
 8003adc:	4648      	mov	r0, r9
 8003ade:	f000 fb27 	bl	8004130 <malloc>
 8003ae2:	4606      	mov	r6, r0
 8003ae4:	2800      	cmp	r0, #0
 8003ae6:	d0ae      	beq.n	8003a46 <setvbuf+0xba>
 8003ae8:	464d      	mov	r5, r9
 8003aea:	89a3      	ldrh	r3, [r4, #12]
 8003aec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003af0:	81a3      	strh	r3, [r4, #12]
 8003af2:	e7d0      	b.n	8003a96 <setvbuf+0x10a>
 8003af4:	2500      	movs	r5, #0
 8003af6:	e7a8      	b.n	8003a4a <setvbuf+0xbe>
 8003af8:	60a3      	str	r3, [r4, #8]
 8003afa:	e7e8      	b.n	8003ace <setvbuf+0x142>
 8003afc:	f04f 35ff 	mov.w	r5, #4294967295
 8003b00:	e7b9      	b.n	8003a76 <setvbuf+0xea>
 8003b02:	2500      	movs	r5, #0
 8003b04:	e7b7      	b.n	8003a76 <setvbuf+0xea>
 8003b06:	bf00      	nop
 8003b08:	20000014 	.word	0x20000014
 8003b0c:	08004d8c 	.word	0x08004d8c
 8003b10:	08004dac 	.word	0x08004dac
 8003b14:	08004d6c 	.word	0x08004d6c

08003b18 <__swbuf_r>:
 8003b18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b1a:	460e      	mov	r6, r1
 8003b1c:	4614      	mov	r4, r2
 8003b1e:	4605      	mov	r5, r0
 8003b20:	b118      	cbz	r0, 8003b2a <__swbuf_r+0x12>
 8003b22:	6983      	ldr	r3, [r0, #24]
 8003b24:	b90b      	cbnz	r3, 8003b2a <__swbuf_r+0x12>
 8003b26:	f000 f9ef 	bl	8003f08 <__sinit>
 8003b2a:	4b21      	ldr	r3, [pc, #132]	; (8003bb0 <__swbuf_r+0x98>)
 8003b2c:	429c      	cmp	r4, r3
 8003b2e:	d12b      	bne.n	8003b88 <__swbuf_r+0x70>
 8003b30:	686c      	ldr	r4, [r5, #4]
 8003b32:	69a3      	ldr	r3, [r4, #24]
 8003b34:	60a3      	str	r3, [r4, #8]
 8003b36:	89a3      	ldrh	r3, [r4, #12]
 8003b38:	071a      	lsls	r2, r3, #28
 8003b3a:	d52f      	bpl.n	8003b9c <__swbuf_r+0x84>
 8003b3c:	6923      	ldr	r3, [r4, #16]
 8003b3e:	b36b      	cbz	r3, 8003b9c <__swbuf_r+0x84>
 8003b40:	6923      	ldr	r3, [r4, #16]
 8003b42:	6820      	ldr	r0, [r4, #0]
 8003b44:	1ac0      	subs	r0, r0, r3
 8003b46:	6963      	ldr	r3, [r4, #20]
 8003b48:	b2f6      	uxtb	r6, r6
 8003b4a:	4283      	cmp	r3, r0
 8003b4c:	4637      	mov	r7, r6
 8003b4e:	dc04      	bgt.n	8003b5a <__swbuf_r+0x42>
 8003b50:	4621      	mov	r1, r4
 8003b52:	4628      	mov	r0, r5
 8003b54:	f000 f944 	bl	8003de0 <_fflush_r>
 8003b58:	bb30      	cbnz	r0, 8003ba8 <__swbuf_r+0x90>
 8003b5a:	68a3      	ldr	r3, [r4, #8]
 8003b5c:	3b01      	subs	r3, #1
 8003b5e:	60a3      	str	r3, [r4, #8]
 8003b60:	6823      	ldr	r3, [r4, #0]
 8003b62:	1c5a      	adds	r2, r3, #1
 8003b64:	6022      	str	r2, [r4, #0]
 8003b66:	701e      	strb	r6, [r3, #0]
 8003b68:	6963      	ldr	r3, [r4, #20]
 8003b6a:	3001      	adds	r0, #1
 8003b6c:	4283      	cmp	r3, r0
 8003b6e:	d004      	beq.n	8003b7a <__swbuf_r+0x62>
 8003b70:	89a3      	ldrh	r3, [r4, #12]
 8003b72:	07db      	lsls	r3, r3, #31
 8003b74:	d506      	bpl.n	8003b84 <__swbuf_r+0x6c>
 8003b76:	2e0a      	cmp	r6, #10
 8003b78:	d104      	bne.n	8003b84 <__swbuf_r+0x6c>
 8003b7a:	4621      	mov	r1, r4
 8003b7c:	4628      	mov	r0, r5
 8003b7e:	f000 f92f 	bl	8003de0 <_fflush_r>
 8003b82:	b988      	cbnz	r0, 8003ba8 <__swbuf_r+0x90>
 8003b84:	4638      	mov	r0, r7
 8003b86:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003b88:	4b0a      	ldr	r3, [pc, #40]	; (8003bb4 <__swbuf_r+0x9c>)
 8003b8a:	429c      	cmp	r4, r3
 8003b8c:	d101      	bne.n	8003b92 <__swbuf_r+0x7a>
 8003b8e:	68ac      	ldr	r4, [r5, #8]
 8003b90:	e7cf      	b.n	8003b32 <__swbuf_r+0x1a>
 8003b92:	4b09      	ldr	r3, [pc, #36]	; (8003bb8 <__swbuf_r+0xa0>)
 8003b94:	429c      	cmp	r4, r3
 8003b96:	bf08      	it	eq
 8003b98:	68ec      	ldreq	r4, [r5, #12]
 8003b9a:	e7ca      	b.n	8003b32 <__swbuf_r+0x1a>
 8003b9c:	4621      	mov	r1, r4
 8003b9e:	4628      	mov	r0, r5
 8003ba0:	f000 f80c 	bl	8003bbc <__swsetup_r>
 8003ba4:	2800      	cmp	r0, #0
 8003ba6:	d0cb      	beq.n	8003b40 <__swbuf_r+0x28>
 8003ba8:	f04f 37ff 	mov.w	r7, #4294967295
 8003bac:	e7ea      	b.n	8003b84 <__swbuf_r+0x6c>
 8003bae:	bf00      	nop
 8003bb0:	08004d8c 	.word	0x08004d8c
 8003bb4:	08004dac 	.word	0x08004dac
 8003bb8:	08004d6c 	.word	0x08004d6c

08003bbc <__swsetup_r>:
 8003bbc:	4b32      	ldr	r3, [pc, #200]	; (8003c88 <__swsetup_r+0xcc>)
 8003bbe:	b570      	push	{r4, r5, r6, lr}
 8003bc0:	681d      	ldr	r5, [r3, #0]
 8003bc2:	4606      	mov	r6, r0
 8003bc4:	460c      	mov	r4, r1
 8003bc6:	b125      	cbz	r5, 8003bd2 <__swsetup_r+0x16>
 8003bc8:	69ab      	ldr	r3, [r5, #24]
 8003bca:	b913      	cbnz	r3, 8003bd2 <__swsetup_r+0x16>
 8003bcc:	4628      	mov	r0, r5
 8003bce:	f000 f99b 	bl	8003f08 <__sinit>
 8003bd2:	4b2e      	ldr	r3, [pc, #184]	; (8003c8c <__swsetup_r+0xd0>)
 8003bd4:	429c      	cmp	r4, r3
 8003bd6:	d10f      	bne.n	8003bf8 <__swsetup_r+0x3c>
 8003bd8:	686c      	ldr	r4, [r5, #4]
 8003bda:	89a3      	ldrh	r3, [r4, #12]
 8003bdc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003be0:	0719      	lsls	r1, r3, #28
 8003be2:	d42c      	bmi.n	8003c3e <__swsetup_r+0x82>
 8003be4:	06dd      	lsls	r5, r3, #27
 8003be6:	d411      	bmi.n	8003c0c <__swsetup_r+0x50>
 8003be8:	2309      	movs	r3, #9
 8003bea:	6033      	str	r3, [r6, #0]
 8003bec:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8003bf0:	81a3      	strh	r3, [r4, #12]
 8003bf2:	f04f 30ff 	mov.w	r0, #4294967295
 8003bf6:	e03e      	b.n	8003c76 <__swsetup_r+0xba>
 8003bf8:	4b25      	ldr	r3, [pc, #148]	; (8003c90 <__swsetup_r+0xd4>)
 8003bfa:	429c      	cmp	r4, r3
 8003bfc:	d101      	bne.n	8003c02 <__swsetup_r+0x46>
 8003bfe:	68ac      	ldr	r4, [r5, #8]
 8003c00:	e7eb      	b.n	8003bda <__swsetup_r+0x1e>
 8003c02:	4b24      	ldr	r3, [pc, #144]	; (8003c94 <__swsetup_r+0xd8>)
 8003c04:	429c      	cmp	r4, r3
 8003c06:	bf08      	it	eq
 8003c08:	68ec      	ldreq	r4, [r5, #12]
 8003c0a:	e7e6      	b.n	8003bda <__swsetup_r+0x1e>
 8003c0c:	0758      	lsls	r0, r3, #29
 8003c0e:	d512      	bpl.n	8003c36 <__swsetup_r+0x7a>
 8003c10:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003c12:	b141      	cbz	r1, 8003c26 <__swsetup_r+0x6a>
 8003c14:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003c18:	4299      	cmp	r1, r3
 8003c1a:	d002      	beq.n	8003c22 <__swsetup_r+0x66>
 8003c1c:	4630      	mov	r0, r6
 8003c1e:	f000 fa8f 	bl	8004140 <_free_r>
 8003c22:	2300      	movs	r3, #0
 8003c24:	6363      	str	r3, [r4, #52]	; 0x34
 8003c26:	89a3      	ldrh	r3, [r4, #12]
 8003c28:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8003c2c:	81a3      	strh	r3, [r4, #12]
 8003c2e:	2300      	movs	r3, #0
 8003c30:	6063      	str	r3, [r4, #4]
 8003c32:	6923      	ldr	r3, [r4, #16]
 8003c34:	6023      	str	r3, [r4, #0]
 8003c36:	89a3      	ldrh	r3, [r4, #12]
 8003c38:	f043 0308 	orr.w	r3, r3, #8
 8003c3c:	81a3      	strh	r3, [r4, #12]
 8003c3e:	6923      	ldr	r3, [r4, #16]
 8003c40:	b94b      	cbnz	r3, 8003c56 <__swsetup_r+0x9a>
 8003c42:	89a3      	ldrh	r3, [r4, #12]
 8003c44:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8003c48:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003c4c:	d003      	beq.n	8003c56 <__swsetup_r+0x9a>
 8003c4e:	4621      	mov	r1, r4
 8003c50:	4630      	mov	r0, r6
 8003c52:	f000 fa2d 	bl	80040b0 <__smakebuf_r>
 8003c56:	89a0      	ldrh	r0, [r4, #12]
 8003c58:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003c5c:	f010 0301 	ands.w	r3, r0, #1
 8003c60:	d00a      	beq.n	8003c78 <__swsetup_r+0xbc>
 8003c62:	2300      	movs	r3, #0
 8003c64:	60a3      	str	r3, [r4, #8]
 8003c66:	6963      	ldr	r3, [r4, #20]
 8003c68:	425b      	negs	r3, r3
 8003c6a:	61a3      	str	r3, [r4, #24]
 8003c6c:	6923      	ldr	r3, [r4, #16]
 8003c6e:	b943      	cbnz	r3, 8003c82 <__swsetup_r+0xc6>
 8003c70:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8003c74:	d1ba      	bne.n	8003bec <__swsetup_r+0x30>
 8003c76:	bd70      	pop	{r4, r5, r6, pc}
 8003c78:	0781      	lsls	r1, r0, #30
 8003c7a:	bf58      	it	pl
 8003c7c:	6963      	ldrpl	r3, [r4, #20]
 8003c7e:	60a3      	str	r3, [r4, #8]
 8003c80:	e7f4      	b.n	8003c6c <__swsetup_r+0xb0>
 8003c82:	2000      	movs	r0, #0
 8003c84:	e7f7      	b.n	8003c76 <__swsetup_r+0xba>
 8003c86:	bf00      	nop
 8003c88:	20000014 	.word	0x20000014
 8003c8c:	08004d8c 	.word	0x08004d8c
 8003c90:	08004dac 	.word	0x08004dac
 8003c94:	08004d6c 	.word	0x08004d6c

08003c98 <__assert_func>:
 8003c98:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8003c9a:	4614      	mov	r4, r2
 8003c9c:	461a      	mov	r2, r3
 8003c9e:	4b09      	ldr	r3, [pc, #36]	; (8003cc4 <__assert_func+0x2c>)
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	4605      	mov	r5, r0
 8003ca4:	68d8      	ldr	r0, [r3, #12]
 8003ca6:	b14c      	cbz	r4, 8003cbc <__assert_func+0x24>
 8003ca8:	4b07      	ldr	r3, [pc, #28]	; (8003cc8 <__assert_func+0x30>)
 8003caa:	9100      	str	r1, [sp, #0]
 8003cac:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8003cb0:	4906      	ldr	r1, [pc, #24]	; (8003ccc <__assert_func+0x34>)
 8003cb2:	462b      	mov	r3, r5
 8003cb4:	f000 f9a6 	bl	8004004 <fiprintf>
 8003cb8:	f000 fe40 	bl	800493c <abort>
 8003cbc:	4b04      	ldr	r3, [pc, #16]	; (8003cd0 <__assert_func+0x38>)
 8003cbe:	461c      	mov	r4, r3
 8003cc0:	e7f3      	b.n	8003caa <__assert_func+0x12>
 8003cc2:	bf00      	nop
 8003cc4:	20000014 	.word	0x20000014
 8003cc8:	08004d2e 	.word	0x08004d2e
 8003ccc:	08004d3b 	.word	0x08004d3b
 8003cd0:	08004d69 	.word	0x08004d69

08003cd4 <__sflush_r>:
 8003cd4:	898a      	ldrh	r2, [r1, #12]
 8003cd6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003cda:	4605      	mov	r5, r0
 8003cdc:	0710      	lsls	r0, r2, #28
 8003cde:	460c      	mov	r4, r1
 8003ce0:	d458      	bmi.n	8003d94 <__sflush_r+0xc0>
 8003ce2:	684b      	ldr	r3, [r1, #4]
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	dc05      	bgt.n	8003cf4 <__sflush_r+0x20>
 8003ce8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	dc02      	bgt.n	8003cf4 <__sflush_r+0x20>
 8003cee:	2000      	movs	r0, #0
 8003cf0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003cf4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003cf6:	2e00      	cmp	r6, #0
 8003cf8:	d0f9      	beq.n	8003cee <__sflush_r+0x1a>
 8003cfa:	2300      	movs	r3, #0
 8003cfc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8003d00:	682f      	ldr	r7, [r5, #0]
 8003d02:	602b      	str	r3, [r5, #0]
 8003d04:	d032      	beq.n	8003d6c <__sflush_r+0x98>
 8003d06:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003d08:	89a3      	ldrh	r3, [r4, #12]
 8003d0a:	075a      	lsls	r2, r3, #29
 8003d0c:	d505      	bpl.n	8003d1a <__sflush_r+0x46>
 8003d0e:	6863      	ldr	r3, [r4, #4]
 8003d10:	1ac0      	subs	r0, r0, r3
 8003d12:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003d14:	b10b      	cbz	r3, 8003d1a <__sflush_r+0x46>
 8003d16:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003d18:	1ac0      	subs	r0, r0, r3
 8003d1a:	2300      	movs	r3, #0
 8003d1c:	4602      	mov	r2, r0
 8003d1e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003d20:	6a21      	ldr	r1, [r4, #32]
 8003d22:	4628      	mov	r0, r5
 8003d24:	47b0      	blx	r6
 8003d26:	1c43      	adds	r3, r0, #1
 8003d28:	89a3      	ldrh	r3, [r4, #12]
 8003d2a:	d106      	bne.n	8003d3a <__sflush_r+0x66>
 8003d2c:	6829      	ldr	r1, [r5, #0]
 8003d2e:	291d      	cmp	r1, #29
 8003d30:	d82c      	bhi.n	8003d8c <__sflush_r+0xb8>
 8003d32:	4a2a      	ldr	r2, [pc, #168]	; (8003ddc <__sflush_r+0x108>)
 8003d34:	40ca      	lsrs	r2, r1
 8003d36:	07d6      	lsls	r6, r2, #31
 8003d38:	d528      	bpl.n	8003d8c <__sflush_r+0xb8>
 8003d3a:	2200      	movs	r2, #0
 8003d3c:	6062      	str	r2, [r4, #4]
 8003d3e:	04d9      	lsls	r1, r3, #19
 8003d40:	6922      	ldr	r2, [r4, #16]
 8003d42:	6022      	str	r2, [r4, #0]
 8003d44:	d504      	bpl.n	8003d50 <__sflush_r+0x7c>
 8003d46:	1c42      	adds	r2, r0, #1
 8003d48:	d101      	bne.n	8003d4e <__sflush_r+0x7a>
 8003d4a:	682b      	ldr	r3, [r5, #0]
 8003d4c:	b903      	cbnz	r3, 8003d50 <__sflush_r+0x7c>
 8003d4e:	6560      	str	r0, [r4, #84]	; 0x54
 8003d50:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003d52:	602f      	str	r7, [r5, #0]
 8003d54:	2900      	cmp	r1, #0
 8003d56:	d0ca      	beq.n	8003cee <__sflush_r+0x1a>
 8003d58:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003d5c:	4299      	cmp	r1, r3
 8003d5e:	d002      	beq.n	8003d66 <__sflush_r+0x92>
 8003d60:	4628      	mov	r0, r5
 8003d62:	f000 f9ed 	bl	8004140 <_free_r>
 8003d66:	2000      	movs	r0, #0
 8003d68:	6360      	str	r0, [r4, #52]	; 0x34
 8003d6a:	e7c1      	b.n	8003cf0 <__sflush_r+0x1c>
 8003d6c:	6a21      	ldr	r1, [r4, #32]
 8003d6e:	2301      	movs	r3, #1
 8003d70:	4628      	mov	r0, r5
 8003d72:	47b0      	blx	r6
 8003d74:	1c41      	adds	r1, r0, #1
 8003d76:	d1c7      	bne.n	8003d08 <__sflush_r+0x34>
 8003d78:	682b      	ldr	r3, [r5, #0]
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d0c4      	beq.n	8003d08 <__sflush_r+0x34>
 8003d7e:	2b1d      	cmp	r3, #29
 8003d80:	d001      	beq.n	8003d86 <__sflush_r+0xb2>
 8003d82:	2b16      	cmp	r3, #22
 8003d84:	d101      	bne.n	8003d8a <__sflush_r+0xb6>
 8003d86:	602f      	str	r7, [r5, #0]
 8003d88:	e7b1      	b.n	8003cee <__sflush_r+0x1a>
 8003d8a:	89a3      	ldrh	r3, [r4, #12]
 8003d8c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003d90:	81a3      	strh	r3, [r4, #12]
 8003d92:	e7ad      	b.n	8003cf0 <__sflush_r+0x1c>
 8003d94:	690f      	ldr	r7, [r1, #16]
 8003d96:	2f00      	cmp	r7, #0
 8003d98:	d0a9      	beq.n	8003cee <__sflush_r+0x1a>
 8003d9a:	0793      	lsls	r3, r2, #30
 8003d9c:	680e      	ldr	r6, [r1, #0]
 8003d9e:	bf08      	it	eq
 8003da0:	694b      	ldreq	r3, [r1, #20]
 8003da2:	600f      	str	r7, [r1, #0]
 8003da4:	bf18      	it	ne
 8003da6:	2300      	movne	r3, #0
 8003da8:	eba6 0807 	sub.w	r8, r6, r7
 8003dac:	608b      	str	r3, [r1, #8]
 8003dae:	f1b8 0f00 	cmp.w	r8, #0
 8003db2:	dd9c      	ble.n	8003cee <__sflush_r+0x1a>
 8003db4:	6a21      	ldr	r1, [r4, #32]
 8003db6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8003db8:	4643      	mov	r3, r8
 8003dba:	463a      	mov	r2, r7
 8003dbc:	4628      	mov	r0, r5
 8003dbe:	47b0      	blx	r6
 8003dc0:	2800      	cmp	r0, #0
 8003dc2:	dc06      	bgt.n	8003dd2 <__sflush_r+0xfe>
 8003dc4:	89a3      	ldrh	r3, [r4, #12]
 8003dc6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003dca:	81a3      	strh	r3, [r4, #12]
 8003dcc:	f04f 30ff 	mov.w	r0, #4294967295
 8003dd0:	e78e      	b.n	8003cf0 <__sflush_r+0x1c>
 8003dd2:	4407      	add	r7, r0
 8003dd4:	eba8 0800 	sub.w	r8, r8, r0
 8003dd8:	e7e9      	b.n	8003dae <__sflush_r+0xda>
 8003dda:	bf00      	nop
 8003ddc:	20400001 	.word	0x20400001

08003de0 <_fflush_r>:
 8003de0:	b538      	push	{r3, r4, r5, lr}
 8003de2:	690b      	ldr	r3, [r1, #16]
 8003de4:	4605      	mov	r5, r0
 8003de6:	460c      	mov	r4, r1
 8003de8:	b913      	cbnz	r3, 8003df0 <_fflush_r+0x10>
 8003dea:	2500      	movs	r5, #0
 8003dec:	4628      	mov	r0, r5
 8003dee:	bd38      	pop	{r3, r4, r5, pc}
 8003df0:	b118      	cbz	r0, 8003dfa <_fflush_r+0x1a>
 8003df2:	6983      	ldr	r3, [r0, #24]
 8003df4:	b90b      	cbnz	r3, 8003dfa <_fflush_r+0x1a>
 8003df6:	f000 f887 	bl	8003f08 <__sinit>
 8003dfa:	4b14      	ldr	r3, [pc, #80]	; (8003e4c <_fflush_r+0x6c>)
 8003dfc:	429c      	cmp	r4, r3
 8003dfe:	d11b      	bne.n	8003e38 <_fflush_r+0x58>
 8003e00:	686c      	ldr	r4, [r5, #4]
 8003e02:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d0ef      	beq.n	8003dea <_fflush_r+0xa>
 8003e0a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8003e0c:	07d0      	lsls	r0, r2, #31
 8003e0e:	d404      	bmi.n	8003e1a <_fflush_r+0x3a>
 8003e10:	0599      	lsls	r1, r3, #22
 8003e12:	d402      	bmi.n	8003e1a <_fflush_r+0x3a>
 8003e14:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003e16:	f7ff fcd2 	bl	80037be <__retarget_lock_acquire_recursive>
 8003e1a:	4628      	mov	r0, r5
 8003e1c:	4621      	mov	r1, r4
 8003e1e:	f7ff ff59 	bl	8003cd4 <__sflush_r>
 8003e22:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003e24:	07da      	lsls	r2, r3, #31
 8003e26:	4605      	mov	r5, r0
 8003e28:	d4e0      	bmi.n	8003dec <_fflush_r+0xc>
 8003e2a:	89a3      	ldrh	r3, [r4, #12]
 8003e2c:	059b      	lsls	r3, r3, #22
 8003e2e:	d4dd      	bmi.n	8003dec <_fflush_r+0xc>
 8003e30:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003e32:	f7ff fcc5 	bl	80037c0 <__retarget_lock_release_recursive>
 8003e36:	e7d9      	b.n	8003dec <_fflush_r+0xc>
 8003e38:	4b05      	ldr	r3, [pc, #20]	; (8003e50 <_fflush_r+0x70>)
 8003e3a:	429c      	cmp	r4, r3
 8003e3c:	d101      	bne.n	8003e42 <_fflush_r+0x62>
 8003e3e:	68ac      	ldr	r4, [r5, #8]
 8003e40:	e7df      	b.n	8003e02 <_fflush_r+0x22>
 8003e42:	4b04      	ldr	r3, [pc, #16]	; (8003e54 <_fflush_r+0x74>)
 8003e44:	429c      	cmp	r4, r3
 8003e46:	bf08      	it	eq
 8003e48:	68ec      	ldreq	r4, [r5, #12]
 8003e4a:	e7da      	b.n	8003e02 <_fflush_r+0x22>
 8003e4c:	08004d8c 	.word	0x08004d8c
 8003e50:	08004dac 	.word	0x08004dac
 8003e54:	08004d6c 	.word	0x08004d6c

08003e58 <std>:
 8003e58:	2300      	movs	r3, #0
 8003e5a:	b510      	push	{r4, lr}
 8003e5c:	4604      	mov	r4, r0
 8003e5e:	e9c0 3300 	strd	r3, r3, [r0]
 8003e62:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003e66:	6083      	str	r3, [r0, #8]
 8003e68:	8181      	strh	r1, [r0, #12]
 8003e6a:	6643      	str	r3, [r0, #100]	; 0x64
 8003e6c:	81c2      	strh	r2, [r0, #14]
 8003e6e:	6183      	str	r3, [r0, #24]
 8003e70:	4619      	mov	r1, r3
 8003e72:	2208      	movs	r2, #8
 8003e74:	305c      	adds	r0, #92	; 0x5c
 8003e76:	f7ff fcb2 	bl	80037de <memset>
 8003e7a:	4b05      	ldr	r3, [pc, #20]	; (8003e90 <std+0x38>)
 8003e7c:	6263      	str	r3, [r4, #36]	; 0x24
 8003e7e:	4b05      	ldr	r3, [pc, #20]	; (8003e94 <std+0x3c>)
 8003e80:	62a3      	str	r3, [r4, #40]	; 0x28
 8003e82:	4b05      	ldr	r3, [pc, #20]	; (8003e98 <std+0x40>)
 8003e84:	62e3      	str	r3, [r4, #44]	; 0x2c
 8003e86:	4b05      	ldr	r3, [pc, #20]	; (8003e9c <std+0x44>)
 8003e88:	6224      	str	r4, [r4, #32]
 8003e8a:	6323      	str	r3, [r4, #48]	; 0x30
 8003e8c:	bd10      	pop	{r4, pc}
 8003e8e:	bf00      	nop
 8003e90:	08004891 	.word	0x08004891
 8003e94:	080048b3 	.word	0x080048b3
 8003e98:	080048eb 	.word	0x080048eb
 8003e9c:	0800490f 	.word	0x0800490f

08003ea0 <_cleanup_r>:
 8003ea0:	4901      	ldr	r1, [pc, #4]	; (8003ea8 <_cleanup_r+0x8>)
 8003ea2:	f000 b8c1 	b.w	8004028 <_fwalk_reent>
 8003ea6:	bf00      	nop
 8003ea8:	08003de1 	.word	0x08003de1

08003eac <__sfmoreglue>:
 8003eac:	b570      	push	{r4, r5, r6, lr}
 8003eae:	1e4a      	subs	r2, r1, #1
 8003eb0:	2568      	movs	r5, #104	; 0x68
 8003eb2:	4355      	muls	r5, r2
 8003eb4:	460e      	mov	r6, r1
 8003eb6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8003eba:	f000 f991 	bl	80041e0 <_malloc_r>
 8003ebe:	4604      	mov	r4, r0
 8003ec0:	b140      	cbz	r0, 8003ed4 <__sfmoreglue+0x28>
 8003ec2:	2100      	movs	r1, #0
 8003ec4:	e9c0 1600 	strd	r1, r6, [r0]
 8003ec8:	300c      	adds	r0, #12
 8003eca:	60a0      	str	r0, [r4, #8]
 8003ecc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8003ed0:	f7ff fc85 	bl	80037de <memset>
 8003ed4:	4620      	mov	r0, r4
 8003ed6:	bd70      	pop	{r4, r5, r6, pc}

08003ed8 <__sfp_lock_acquire>:
 8003ed8:	4801      	ldr	r0, [pc, #4]	; (8003ee0 <__sfp_lock_acquire+0x8>)
 8003eda:	f7ff bc70 	b.w	80037be <__retarget_lock_acquire_recursive>
 8003ede:	bf00      	nop
 8003ee0:	200015bc 	.word	0x200015bc

08003ee4 <__sfp_lock_release>:
 8003ee4:	4801      	ldr	r0, [pc, #4]	; (8003eec <__sfp_lock_release+0x8>)
 8003ee6:	f7ff bc6b 	b.w	80037c0 <__retarget_lock_release_recursive>
 8003eea:	bf00      	nop
 8003eec:	200015bc 	.word	0x200015bc

08003ef0 <__sinit_lock_acquire>:
 8003ef0:	4801      	ldr	r0, [pc, #4]	; (8003ef8 <__sinit_lock_acquire+0x8>)
 8003ef2:	f7ff bc64 	b.w	80037be <__retarget_lock_acquire_recursive>
 8003ef6:	bf00      	nop
 8003ef8:	200015b7 	.word	0x200015b7

08003efc <__sinit_lock_release>:
 8003efc:	4801      	ldr	r0, [pc, #4]	; (8003f04 <__sinit_lock_release+0x8>)
 8003efe:	f7ff bc5f 	b.w	80037c0 <__retarget_lock_release_recursive>
 8003f02:	bf00      	nop
 8003f04:	200015b7 	.word	0x200015b7

08003f08 <__sinit>:
 8003f08:	b510      	push	{r4, lr}
 8003f0a:	4604      	mov	r4, r0
 8003f0c:	f7ff fff0 	bl	8003ef0 <__sinit_lock_acquire>
 8003f10:	69a3      	ldr	r3, [r4, #24]
 8003f12:	b11b      	cbz	r3, 8003f1c <__sinit+0x14>
 8003f14:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003f18:	f7ff bff0 	b.w	8003efc <__sinit_lock_release>
 8003f1c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8003f20:	6523      	str	r3, [r4, #80]	; 0x50
 8003f22:	4b13      	ldr	r3, [pc, #76]	; (8003f70 <__sinit+0x68>)
 8003f24:	4a13      	ldr	r2, [pc, #76]	; (8003f74 <__sinit+0x6c>)
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	62a2      	str	r2, [r4, #40]	; 0x28
 8003f2a:	42a3      	cmp	r3, r4
 8003f2c:	bf04      	itt	eq
 8003f2e:	2301      	moveq	r3, #1
 8003f30:	61a3      	streq	r3, [r4, #24]
 8003f32:	4620      	mov	r0, r4
 8003f34:	f000 f820 	bl	8003f78 <__sfp>
 8003f38:	6060      	str	r0, [r4, #4]
 8003f3a:	4620      	mov	r0, r4
 8003f3c:	f000 f81c 	bl	8003f78 <__sfp>
 8003f40:	60a0      	str	r0, [r4, #8]
 8003f42:	4620      	mov	r0, r4
 8003f44:	f000 f818 	bl	8003f78 <__sfp>
 8003f48:	2200      	movs	r2, #0
 8003f4a:	60e0      	str	r0, [r4, #12]
 8003f4c:	2104      	movs	r1, #4
 8003f4e:	6860      	ldr	r0, [r4, #4]
 8003f50:	f7ff ff82 	bl	8003e58 <std>
 8003f54:	68a0      	ldr	r0, [r4, #8]
 8003f56:	2201      	movs	r2, #1
 8003f58:	2109      	movs	r1, #9
 8003f5a:	f7ff ff7d 	bl	8003e58 <std>
 8003f5e:	68e0      	ldr	r0, [r4, #12]
 8003f60:	2202      	movs	r2, #2
 8003f62:	2112      	movs	r1, #18
 8003f64:	f7ff ff78 	bl	8003e58 <std>
 8003f68:	2301      	movs	r3, #1
 8003f6a:	61a3      	str	r3, [r4, #24]
 8003f6c:	e7d2      	b.n	8003f14 <__sinit+0xc>
 8003f6e:	bf00      	nop
 8003f70:	08004cb4 	.word	0x08004cb4
 8003f74:	08003ea1 	.word	0x08003ea1

08003f78 <__sfp>:
 8003f78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f7a:	4607      	mov	r7, r0
 8003f7c:	f7ff ffac 	bl	8003ed8 <__sfp_lock_acquire>
 8003f80:	4b1e      	ldr	r3, [pc, #120]	; (8003ffc <__sfp+0x84>)
 8003f82:	681e      	ldr	r6, [r3, #0]
 8003f84:	69b3      	ldr	r3, [r6, #24]
 8003f86:	b913      	cbnz	r3, 8003f8e <__sfp+0x16>
 8003f88:	4630      	mov	r0, r6
 8003f8a:	f7ff ffbd 	bl	8003f08 <__sinit>
 8003f8e:	3648      	adds	r6, #72	; 0x48
 8003f90:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8003f94:	3b01      	subs	r3, #1
 8003f96:	d503      	bpl.n	8003fa0 <__sfp+0x28>
 8003f98:	6833      	ldr	r3, [r6, #0]
 8003f9a:	b30b      	cbz	r3, 8003fe0 <__sfp+0x68>
 8003f9c:	6836      	ldr	r6, [r6, #0]
 8003f9e:	e7f7      	b.n	8003f90 <__sfp+0x18>
 8003fa0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8003fa4:	b9d5      	cbnz	r5, 8003fdc <__sfp+0x64>
 8003fa6:	4b16      	ldr	r3, [pc, #88]	; (8004000 <__sfp+0x88>)
 8003fa8:	60e3      	str	r3, [r4, #12]
 8003faa:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8003fae:	6665      	str	r5, [r4, #100]	; 0x64
 8003fb0:	f7ff fc04 	bl	80037bc <__retarget_lock_init_recursive>
 8003fb4:	f7ff ff96 	bl	8003ee4 <__sfp_lock_release>
 8003fb8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8003fbc:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8003fc0:	6025      	str	r5, [r4, #0]
 8003fc2:	61a5      	str	r5, [r4, #24]
 8003fc4:	2208      	movs	r2, #8
 8003fc6:	4629      	mov	r1, r5
 8003fc8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8003fcc:	f7ff fc07 	bl	80037de <memset>
 8003fd0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8003fd4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8003fd8:	4620      	mov	r0, r4
 8003fda:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003fdc:	3468      	adds	r4, #104	; 0x68
 8003fde:	e7d9      	b.n	8003f94 <__sfp+0x1c>
 8003fe0:	2104      	movs	r1, #4
 8003fe2:	4638      	mov	r0, r7
 8003fe4:	f7ff ff62 	bl	8003eac <__sfmoreglue>
 8003fe8:	4604      	mov	r4, r0
 8003fea:	6030      	str	r0, [r6, #0]
 8003fec:	2800      	cmp	r0, #0
 8003fee:	d1d5      	bne.n	8003f9c <__sfp+0x24>
 8003ff0:	f7ff ff78 	bl	8003ee4 <__sfp_lock_release>
 8003ff4:	230c      	movs	r3, #12
 8003ff6:	603b      	str	r3, [r7, #0]
 8003ff8:	e7ee      	b.n	8003fd8 <__sfp+0x60>
 8003ffa:	bf00      	nop
 8003ffc:	08004cb4 	.word	0x08004cb4
 8004000:	ffff0001 	.word	0xffff0001

08004004 <fiprintf>:
 8004004:	b40e      	push	{r1, r2, r3}
 8004006:	b503      	push	{r0, r1, lr}
 8004008:	4601      	mov	r1, r0
 800400a:	ab03      	add	r3, sp, #12
 800400c:	4805      	ldr	r0, [pc, #20]	; (8004024 <fiprintf+0x20>)
 800400e:	f853 2b04 	ldr.w	r2, [r3], #4
 8004012:	6800      	ldr	r0, [r0, #0]
 8004014:	9301      	str	r3, [sp, #4]
 8004016:	f000 f967 	bl	80042e8 <_vfiprintf_r>
 800401a:	b002      	add	sp, #8
 800401c:	f85d eb04 	ldr.w	lr, [sp], #4
 8004020:	b003      	add	sp, #12
 8004022:	4770      	bx	lr
 8004024:	20000014 	.word	0x20000014

08004028 <_fwalk_reent>:
 8004028:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800402c:	4606      	mov	r6, r0
 800402e:	4688      	mov	r8, r1
 8004030:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8004034:	2700      	movs	r7, #0
 8004036:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800403a:	f1b9 0901 	subs.w	r9, r9, #1
 800403e:	d505      	bpl.n	800404c <_fwalk_reent+0x24>
 8004040:	6824      	ldr	r4, [r4, #0]
 8004042:	2c00      	cmp	r4, #0
 8004044:	d1f7      	bne.n	8004036 <_fwalk_reent+0xe>
 8004046:	4638      	mov	r0, r7
 8004048:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800404c:	89ab      	ldrh	r3, [r5, #12]
 800404e:	2b01      	cmp	r3, #1
 8004050:	d907      	bls.n	8004062 <_fwalk_reent+0x3a>
 8004052:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004056:	3301      	adds	r3, #1
 8004058:	d003      	beq.n	8004062 <_fwalk_reent+0x3a>
 800405a:	4629      	mov	r1, r5
 800405c:	4630      	mov	r0, r6
 800405e:	47c0      	blx	r8
 8004060:	4307      	orrs	r7, r0
 8004062:	3568      	adds	r5, #104	; 0x68
 8004064:	e7e9      	b.n	800403a <_fwalk_reent+0x12>

08004066 <__swhatbuf_r>:
 8004066:	b570      	push	{r4, r5, r6, lr}
 8004068:	460e      	mov	r6, r1
 800406a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800406e:	2900      	cmp	r1, #0
 8004070:	b096      	sub	sp, #88	; 0x58
 8004072:	4614      	mov	r4, r2
 8004074:	461d      	mov	r5, r3
 8004076:	da07      	bge.n	8004088 <__swhatbuf_r+0x22>
 8004078:	2300      	movs	r3, #0
 800407a:	602b      	str	r3, [r5, #0]
 800407c:	89b3      	ldrh	r3, [r6, #12]
 800407e:	061a      	lsls	r2, r3, #24
 8004080:	d410      	bmi.n	80040a4 <__swhatbuf_r+0x3e>
 8004082:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004086:	e00e      	b.n	80040a6 <__swhatbuf_r+0x40>
 8004088:	466a      	mov	r2, sp
 800408a:	f000 fc6f 	bl	800496c <_fstat_r>
 800408e:	2800      	cmp	r0, #0
 8004090:	dbf2      	blt.n	8004078 <__swhatbuf_r+0x12>
 8004092:	9a01      	ldr	r2, [sp, #4]
 8004094:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8004098:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800409c:	425a      	negs	r2, r3
 800409e:	415a      	adcs	r2, r3
 80040a0:	602a      	str	r2, [r5, #0]
 80040a2:	e7ee      	b.n	8004082 <__swhatbuf_r+0x1c>
 80040a4:	2340      	movs	r3, #64	; 0x40
 80040a6:	2000      	movs	r0, #0
 80040a8:	6023      	str	r3, [r4, #0]
 80040aa:	b016      	add	sp, #88	; 0x58
 80040ac:	bd70      	pop	{r4, r5, r6, pc}
	...

080040b0 <__smakebuf_r>:
 80040b0:	898b      	ldrh	r3, [r1, #12]
 80040b2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80040b4:	079d      	lsls	r5, r3, #30
 80040b6:	4606      	mov	r6, r0
 80040b8:	460c      	mov	r4, r1
 80040ba:	d507      	bpl.n	80040cc <__smakebuf_r+0x1c>
 80040bc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80040c0:	6023      	str	r3, [r4, #0]
 80040c2:	6123      	str	r3, [r4, #16]
 80040c4:	2301      	movs	r3, #1
 80040c6:	6163      	str	r3, [r4, #20]
 80040c8:	b002      	add	sp, #8
 80040ca:	bd70      	pop	{r4, r5, r6, pc}
 80040cc:	ab01      	add	r3, sp, #4
 80040ce:	466a      	mov	r2, sp
 80040d0:	f7ff ffc9 	bl	8004066 <__swhatbuf_r>
 80040d4:	9900      	ldr	r1, [sp, #0]
 80040d6:	4605      	mov	r5, r0
 80040d8:	4630      	mov	r0, r6
 80040da:	f000 f881 	bl	80041e0 <_malloc_r>
 80040de:	b948      	cbnz	r0, 80040f4 <__smakebuf_r+0x44>
 80040e0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80040e4:	059a      	lsls	r2, r3, #22
 80040e6:	d4ef      	bmi.n	80040c8 <__smakebuf_r+0x18>
 80040e8:	f023 0303 	bic.w	r3, r3, #3
 80040ec:	f043 0302 	orr.w	r3, r3, #2
 80040f0:	81a3      	strh	r3, [r4, #12]
 80040f2:	e7e3      	b.n	80040bc <__smakebuf_r+0xc>
 80040f4:	4b0d      	ldr	r3, [pc, #52]	; (800412c <__smakebuf_r+0x7c>)
 80040f6:	62b3      	str	r3, [r6, #40]	; 0x28
 80040f8:	89a3      	ldrh	r3, [r4, #12]
 80040fa:	6020      	str	r0, [r4, #0]
 80040fc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004100:	81a3      	strh	r3, [r4, #12]
 8004102:	9b00      	ldr	r3, [sp, #0]
 8004104:	6163      	str	r3, [r4, #20]
 8004106:	9b01      	ldr	r3, [sp, #4]
 8004108:	6120      	str	r0, [r4, #16]
 800410a:	b15b      	cbz	r3, 8004124 <__smakebuf_r+0x74>
 800410c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004110:	4630      	mov	r0, r6
 8004112:	f000 fc3d 	bl	8004990 <_isatty_r>
 8004116:	b128      	cbz	r0, 8004124 <__smakebuf_r+0x74>
 8004118:	89a3      	ldrh	r3, [r4, #12]
 800411a:	f023 0303 	bic.w	r3, r3, #3
 800411e:	f043 0301 	orr.w	r3, r3, #1
 8004122:	81a3      	strh	r3, [r4, #12]
 8004124:	89a0      	ldrh	r0, [r4, #12]
 8004126:	4305      	orrs	r5, r0
 8004128:	81a5      	strh	r5, [r4, #12]
 800412a:	e7cd      	b.n	80040c8 <__smakebuf_r+0x18>
 800412c:	08003ea1 	.word	0x08003ea1

08004130 <malloc>:
 8004130:	4b02      	ldr	r3, [pc, #8]	; (800413c <malloc+0xc>)
 8004132:	4601      	mov	r1, r0
 8004134:	6818      	ldr	r0, [r3, #0]
 8004136:	f000 b853 	b.w	80041e0 <_malloc_r>
 800413a:	bf00      	nop
 800413c:	20000014 	.word	0x20000014

08004140 <_free_r>:
 8004140:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004142:	2900      	cmp	r1, #0
 8004144:	d048      	beq.n	80041d8 <_free_r+0x98>
 8004146:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800414a:	9001      	str	r0, [sp, #4]
 800414c:	2b00      	cmp	r3, #0
 800414e:	f1a1 0404 	sub.w	r4, r1, #4
 8004152:	bfb8      	it	lt
 8004154:	18e4      	addlt	r4, r4, r3
 8004156:	f000 fc3d 	bl	80049d4 <__malloc_lock>
 800415a:	4a20      	ldr	r2, [pc, #128]	; (80041dc <_free_r+0x9c>)
 800415c:	9801      	ldr	r0, [sp, #4]
 800415e:	6813      	ldr	r3, [r2, #0]
 8004160:	4615      	mov	r5, r2
 8004162:	b933      	cbnz	r3, 8004172 <_free_r+0x32>
 8004164:	6063      	str	r3, [r4, #4]
 8004166:	6014      	str	r4, [r2, #0]
 8004168:	b003      	add	sp, #12
 800416a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800416e:	f000 bc37 	b.w	80049e0 <__malloc_unlock>
 8004172:	42a3      	cmp	r3, r4
 8004174:	d90b      	bls.n	800418e <_free_r+0x4e>
 8004176:	6821      	ldr	r1, [r4, #0]
 8004178:	1862      	adds	r2, r4, r1
 800417a:	4293      	cmp	r3, r2
 800417c:	bf04      	itt	eq
 800417e:	681a      	ldreq	r2, [r3, #0]
 8004180:	685b      	ldreq	r3, [r3, #4]
 8004182:	6063      	str	r3, [r4, #4]
 8004184:	bf04      	itt	eq
 8004186:	1852      	addeq	r2, r2, r1
 8004188:	6022      	streq	r2, [r4, #0]
 800418a:	602c      	str	r4, [r5, #0]
 800418c:	e7ec      	b.n	8004168 <_free_r+0x28>
 800418e:	461a      	mov	r2, r3
 8004190:	685b      	ldr	r3, [r3, #4]
 8004192:	b10b      	cbz	r3, 8004198 <_free_r+0x58>
 8004194:	42a3      	cmp	r3, r4
 8004196:	d9fa      	bls.n	800418e <_free_r+0x4e>
 8004198:	6811      	ldr	r1, [r2, #0]
 800419a:	1855      	adds	r5, r2, r1
 800419c:	42a5      	cmp	r5, r4
 800419e:	d10b      	bne.n	80041b8 <_free_r+0x78>
 80041a0:	6824      	ldr	r4, [r4, #0]
 80041a2:	4421      	add	r1, r4
 80041a4:	1854      	adds	r4, r2, r1
 80041a6:	42a3      	cmp	r3, r4
 80041a8:	6011      	str	r1, [r2, #0]
 80041aa:	d1dd      	bne.n	8004168 <_free_r+0x28>
 80041ac:	681c      	ldr	r4, [r3, #0]
 80041ae:	685b      	ldr	r3, [r3, #4]
 80041b0:	6053      	str	r3, [r2, #4]
 80041b2:	4421      	add	r1, r4
 80041b4:	6011      	str	r1, [r2, #0]
 80041b6:	e7d7      	b.n	8004168 <_free_r+0x28>
 80041b8:	d902      	bls.n	80041c0 <_free_r+0x80>
 80041ba:	230c      	movs	r3, #12
 80041bc:	6003      	str	r3, [r0, #0]
 80041be:	e7d3      	b.n	8004168 <_free_r+0x28>
 80041c0:	6825      	ldr	r5, [r4, #0]
 80041c2:	1961      	adds	r1, r4, r5
 80041c4:	428b      	cmp	r3, r1
 80041c6:	bf04      	itt	eq
 80041c8:	6819      	ldreq	r1, [r3, #0]
 80041ca:	685b      	ldreq	r3, [r3, #4]
 80041cc:	6063      	str	r3, [r4, #4]
 80041ce:	bf04      	itt	eq
 80041d0:	1949      	addeq	r1, r1, r5
 80041d2:	6021      	streq	r1, [r4, #0]
 80041d4:	6054      	str	r4, [r2, #4]
 80041d6:	e7c7      	b.n	8004168 <_free_r+0x28>
 80041d8:	b003      	add	sp, #12
 80041da:	bd30      	pop	{r4, r5, pc}
 80041dc:	200010bc 	.word	0x200010bc

080041e0 <_malloc_r>:
 80041e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80041e2:	1ccd      	adds	r5, r1, #3
 80041e4:	f025 0503 	bic.w	r5, r5, #3
 80041e8:	3508      	adds	r5, #8
 80041ea:	2d0c      	cmp	r5, #12
 80041ec:	bf38      	it	cc
 80041ee:	250c      	movcc	r5, #12
 80041f0:	2d00      	cmp	r5, #0
 80041f2:	4606      	mov	r6, r0
 80041f4:	db01      	blt.n	80041fa <_malloc_r+0x1a>
 80041f6:	42a9      	cmp	r1, r5
 80041f8:	d903      	bls.n	8004202 <_malloc_r+0x22>
 80041fa:	230c      	movs	r3, #12
 80041fc:	6033      	str	r3, [r6, #0]
 80041fe:	2000      	movs	r0, #0
 8004200:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004202:	f000 fbe7 	bl	80049d4 <__malloc_lock>
 8004206:	4921      	ldr	r1, [pc, #132]	; (800428c <_malloc_r+0xac>)
 8004208:	680a      	ldr	r2, [r1, #0]
 800420a:	4614      	mov	r4, r2
 800420c:	b99c      	cbnz	r4, 8004236 <_malloc_r+0x56>
 800420e:	4f20      	ldr	r7, [pc, #128]	; (8004290 <_malloc_r+0xb0>)
 8004210:	683b      	ldr	r3, [r7, #0]
 8004212:	b923      	cbnz	r3, 800421e <_malloc_r+0x3e>
 8004214:	4621      	mov	r1, r4
 8004216:	4630      	mov	r0, r6
 8004218:	f000 fb2a 	bl	8004870 <_sbrk_r>
 800421c:	6038      	str	r0, [r7, #0]
 800421e:	4629      	mov	r1, r5
 8004220:	4630      	mov	r0, r6
 8004222:	f000 fb25 	bl	8004870 <_sbrk_r>
 8004226:	1c43      	adds	r3, r0, #1
 8004228:	d123      	bne.n	8004272 <_malloc_r+0x92>
 800422a:	230c      	movs	r3, #12
 800422c:	6033      	str	r3, [r6, #0]
 800422e:	4630      	mov	r0, r6
 8004230:	f000 fbd6 	bl	80049e0 <__malloc_unlock>
 8004234:	e7e3      	b.n	80041fe <_malloc_r+0x1e>
 8004236:	6823      	ldr	r3, [r4, #0]
 8004238:	1b5b      	subs	r3, r3, r5
 800423a:	d417      	bmi.n	800426c <_malloc_r+0x8c>
 800423c:	2b0b      	cmp	r3, #11
 800423e:	d903      	bls.n	8004248 <_malloc_r+0x68>
 8004240:	6023      	str	r3, [r4, #0]
 8004242:	441c      	add	r4, r3
 8004244:	6025      	str	r5, [r4, #0]
 8004246:	e004      	b.n	8004252 <_malloc_r+0x72>
 8004248:	6863      	ldr	r3, [r4, #4]
 800424a:	42a2      	cmp	r2, r4
 800424c:	bf0c      	ite	eq
 800424e:	600b      	streq	r3, [r1, #0]
 8004250:	6053      	strne	r3, [r2, #4]
 8004252:	4630      	mov	r0, r6
 8004254:	f000 fbc4 	bl	80049e0 <__malloc_unlock>
 8004258:	f104 000b 	add.w	r0, r4, #11
 800425c:	1d23      	adds	r3, r4, #4
 800425e:	f020 0007 	bic.w	r0, r0, #7
 8004262:	1ac2      	subs	r2, r0, r3
 8004264:	d0cc      	beq.n	8004200 <_malloc_r+0x20>
 8004266:	1a1b      	subs	r3, r3, r0
 8004268:	50a3      	str	r3, [r4, r2]
 800426a:	e7c9      	b.n	8004200 <_malloc_r+0x20>
 800426c:	4622      	mov	r2, r4
 800426e:	6864      	ldr	r4, [r4, #4]
 8004270:	e7cc      	b.n	800420c <_malloc_r+0x2c>
 8004272:	1cc4      	adds	r4, r0, #3
 8004274:	f024 0403 	bic.w	r4, r4, #3
 8004278:	42a0      	cmp	r0, r4
 800427a:	d0e3      	beq.n	8004244 <_malloc_r+0x64>
 800427c:	1a21      	subs	r1, r4, r0
 800427e:	4630      	mov	r0, r6
 8004280:	f000 faf6 	bl	8004870 <_sbrk_r>
 8004284:	3001      	adds	r0, #1
 8004286:	d1dd      	bne.n	8004244 <_malloc_r+0x64>
 8004288:	e7cf      	b.n	800422a <_malloc_r+0x4a>
 800428a:	bf00      	nop
 800428c:	200010bc 	.word	0x200010bc
 8004290:	200010c0 	.word	0x200010c0

08004294 <__sfputc_r>:
 8004294:	6893      	ldr	r3, [r2, #8]
 8004296:	3b01      	subs	r3, #1
 8004298:	2b00      	cmp	r3, #0
 800429a:	b410      	push	{r4}
 800429c:	6093      	str	r3, [r2, #8]
 800429e:	da08      	bge.n	80042b2 <__sfputc_r+0x1e>
 80042a0:	6994      	ldr	r4, [r2, #24]
 80042a2:	42a3      	cmp	r3, r4
 80042a4:	db01      	blt.n	80042aa <__sfputc_r+0x16>
 80042a6:	290a      	cmp	r1, #10
 80042a8:	d103      	bne.n	80042b2 <__sfputc_r+0x1e>
 80042aa:	f85d 4b04 	ldr.w	r4, [sp], #4
 80042ae:	f7ff bc33 	b.w	8003b18 <__swbuf_r>
 80042b2:	6813      	ldr	r3, [r2, #0]
 80042b4:	1c58      	adds	r0, r3, #1
 80042b6:	6010      	str	r0, [r2, #0]
 80042b8:	7019      	strb	r1, [r3, #0]
 80042ba:	4608      	mov	r0, r1
 80042bc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80042c0:	4770      	bx	lr

080042c2 <__sfputs_r>:
 80042c2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80042c4:	4606      	mov	r6, r0
 80042c6:	460f      	mov	r7, r1
 80042c8:	4614      	mov	r4, r2
 80042ca:	18d5      	adds	r5, r2, r3
 80042cc:	42ac      	cmp	r4, r5
 80042ce:	d101      	bne.n	80042d4 <__sfputs_r+0x12>
 80042d0:	2000      	movs	r0, #0
 80042d2:	e007      	b.n	80042e4 <__sfputs_r+0x22>
 80042d4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80042d8:	463a      	mov	r2, r7
 80042da:	4630      	mov	r0, r6
 80042dc:	f7ff ffda 	bl	8004294 <__sfputc_r>
 80042e0:	1c43      	adds	r3, r0, #1
 80042e2:	d1f3      	bne.n	80042cc <__sfputs_r+0xa>
 80042e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080042e8 <_vfiprintf_r>:
 80042e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80042ec:	460d      	mov	r5, r1
 80042ee:	b09d      	sub	sp, #116	; 0x74
 80042f0:	4614      	mov	r4, r2
 80042f2:	4698      	mov	r8, r3
 80042f4:	4606      	mov	r6, r0
 80042f6:	b118      	cbz	r0, 8004300 <_vfiprintf_r+0x18>
 80042f8:	6983      	ldr	r3, [r0, #24]
 80042fa:	b90b      	cbnz	r3, 8004300 <_vfiprintf_r+0x18>
 80042fc:	f7ff fe04 	bl	8003f08 <__sinit>
 8004300:	4b89      	ldr	r3, [pc, #548]	; (8004528 <_vfiprintf_r+0x240>)
 8004302:	429d      	cmp	r5, r3
 8004304:	d11b      	bne.n	800433e <_vfiprintf_r+0x56>
 8004306:	6875      	ldr	r5, [r6, #4]
 8004308:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800430a:	07d9      	lsls	r1, r3, #31
 800430c:	d405      	bmi.n	800431a <_vfiprintf_r+0x32>
 800430e:	89ab      	ldrh	r3, [r5, #12]
 8004310:	059a      	lsls	r2, r3, #22
 8004312:	d402      	bmi.n	800431a <_vfiprintf_r+0x32>
 8004314:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004316:	f7ff fa52 	bl	80037be <__retarget_lock_acquire_recursive>
 800431a:	89ab      	ldrh	r3, [r5, #12]
 800431c:	071b      	lsls	r3, r3, #28
 800431e:	d501      	bpl.n	8004324 <_vfiprintf_r+0x3c>
 8004320:	692b      	ldr	r3, [r5, #16]
 8004322:	b9eb      	cbnz	r3, 8004360 <_vfiprintf_r+0x78>
 8004324:	4629      	mov	r1, r5
 8004326:	4630      	mov	r0, r6
 8004328:	f7ff fc48 	bl	8003bbc <__swsetup_r>
 800432c:	b1c0      	cbz	r0, 8004360 <_vfiprintf_r+0x78>
 800432e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004330:	07dc      	lsls	r4, r3, #31
 8004332:	d50e      	bpl.n	8004352 <_vfiprintf_r+0x6a>
 8004334:	f04f 30ff 	mov.w	r0, #4294967295
 8004338:	b01d      	add	sp, #116	; 0x74
 800433a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800433e:	4b7b      	ldr	r3, [pc, #492]	; (800452c <_vfiprintf_r+0x244>)
 8004340:	429d      	cmp	r5, r3
 8004342:	d101      	bne.n	8004348 <_vfiprintf_r+0x60>
 8004344:	68b5      	ldr	r5, [r6, #8]
 8004346:	e7df      	b.n	8004308 <_vfiprintf_r+0x20>
 8004348:	4b79      	ldr	r3, [pc, #484]	; (8004530 <_vfiprintf_r+0x248>)
 800434a:	429d      	cmp	r5, r3
 800434c:	bf08      	it	eq
 800434e:	68f5      	ldreq	r5, [r6, #12]
 8004350:	e7da      	b.n	8004308 <_vfiprintf_r+0x20>
 8004352:	89ab      	ldrh	r3, [r5, #12]
 8004354:	0598      	lsls	r0, r3, #22
 8004356:	d4ed      	bmi.n	8004334 <_vfiprintf_r+0x4c>
 8004358:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800435a:	f7ff fa31 	bl	80037c0 <__retarget_lock_release_recursive>
 800435e:	e7e9      	b.n	8004334 <_vfiprintf_r+0x4c>
 8004360:	2300      	movs	r3, #0
 8004362:	9309      	str	r3, [sp, #36]	; 0x24
 8004364:	2320      	movs	r3, #32
 8004366:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800436a:	f8cd 800c 	str.w	r8, [sp, #12]
 800436e:	2330      	movs	r3, #48	; 0x30
 8004370:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8004534 <_vfiprintf_r+0x24c>
 8004374:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004378:	f04f 0901 	mov.w	r9, #1
 800437c:	4623      	mov	r3, r4
 800437e:	469a      	mov	sl, r3
 8004380:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004384:	b10a      	cbz	r2, 800438a <_vfiprintf_r+0xa2>
 8004386:	2a25      	cmp	r2, #37	; 0x25
 8004388:	d1f9      	bne.n	800437e <_vfiprintf_r+0x96>
 800438a:	ebba 0b04 	subs.w	fp, sl, r4
 800438e:	d00b      	beq.n	80043a8 <_vfiprintf_r+0xc0>
 8004390:	465b      	mov	r3, fp
 8004392:	4622      	mov	r2, r4
 8004394:	4629      	mov	r1, r5
 8004396:	4630      	mov	r0, r6
 8004398:	f7ff ff93 	bl	80042c2 <__sfputs_r>
 800439c:	3001      	adds	r0, #1
 800439e:	f000 80aa 	beq.w	80044f6 <_vfiprintf_r+0x20e>
 80043a2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80043a4:	445a      	add	r2, fp
 80043a6:	9209      	str	r2, [sp, #36]	; 0x24
 80043a8:	f89a 3000 	ldrb.w	r3, [sl]
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	f000 80a2 	beq.w	80044f6 <_vfiprintf_r+0x20e>
 80043b2:	2300      	movs	r3, #0
 80043b4:	f04f 32ff 	mov.w	r2, #4294967295
 80043b8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80043bc:	f10a 0a01 	add.w	sl, sl, #1
 80043c0:	9304      	str	r3, [sp, #16]
 80043c2:	9307      	str	r3, [sp, #28]
 80043c4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80043c8:	931a      	str	r3, [sp, #104]	; 0x68
 80043ca:	4654      	mov	r4, sl
 80043cc:	2205      	movs	r2, #5
 80043ce:	f814 1b01 	ldrb.w	r1, [r4], #1
 80043d2:	4858      	ldr	r0, [pc, #352]	; (8004534 <_vfiprintf_r+0x24c>)
 80043d4:	f7fb ff1c 	bl	8000210 <memchr>
 80043d8:	9a04      	ldr	r2, [sp, #16]
 80043da:	b9d8      	cbnz	r0, 8004414 <_vfiprintf_r+0x12c>
 80043dc:	06d1      	lsls	r1, r2, #27
 80043de:	bf44      	itt	mi
 80043e0:	2320      	movmi	r3, #32
 80043e2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80043e6:	0713      	lsls	r3, r2, #28
 80043e8:	bf44      	itt	mi
 80043ea:	232b      	movmi	r3, #43	; 0x2b
 80043ec:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80043f0:	f89a 3000 	ldrb.w	r3, [sl]
 80043f4:	2b2a      	cmp	r3, #42	; 0x2a
 80043f6:	d015      	beq.n	8004424 <_vfiprintf_r+0x13c>
 80043f8:	9a07      	ldr	r2, [sp, #28]
 80043fa:	4654      	mov	r4, sl
 80043fc:	2000      	movs	r0, #0
 80043fe:	f04f 0c0a 	mov.w	ip, #10
 8004402:	4621      	mov	r1, r4
 8004404:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004408:	3b30      	subs	r3, #48	; 0x30
 800440a:	2b09      	cmp	r3, #9
 800440c:	d94e      	bls.n	80044ac <_vfiprintf_r+0x1c4>
 800440e:	b1b0      	cbz	r0, 800443e <_vfiprintf_r+0x156>
 8004410:	9207      	str	r2, [sp, #28]
 8004412:	e014      	b.n	800443e <_vfiprintf_r+0x156>
 8004414:	eba0 0308 	sub.w	r3, r0, r8
 8004418:	fa09 f303 	lsl.w	r3, r9, r3
 800441c:	4313      	orrs	r3, r2
 800441e:	9304      	str	r3, [sp, #16]
 8004420:	46a2      	mov	sl, r4
 8004422:	e7d2      	b.n	80043ca <_vfiprintf_r+0xe2>
 8004424:	9b03      	ldr	r3, [sp, #12]
 8004426:	1d19      	adds	r1, r3, #4
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	9103      	str	r1, [sp, #12]
 800442c:	2b00      	cmp	r3, #0
 800442e:	bfbb      	ittet	lt
 8004430:	425b      	neglt	r3, r3
 8004432:	f042 0202 	orrlt.w	r2, r2, #2
 8004436:	9307      	strge	r3, [sp, #28]
 8004438:	9307      	strlt	r3, [sp, #28]
 800443a:	bfb8      	it	lt
 800443c:	9204      	strlt	r2, [sp, #16]
 800443e:	7823      	ldrb	r3, [r4, #0]
 8004440:	2b2e      	cmp	r3, #46	; 0x2e
 8004442:	d10c      	bne.n	800445e <_vfiprintf_r+0x176>
 8004444:	7863      	ldrb	r3, [r4, #1]
 8004446:	2b2a      	cmp	r3, #42	; 0x2a
 8004448:	d135      	bne.n	80044b6 <_vfiprintf_r+0x1ce>
 800444a:	9b03      	ldr	r3, [sp, #12]
 800444c:	1d1a      	adds	r2, r3, #4
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	9203      	str	r2, [sp, #12]
 8004452:	2b00      	cmp	r3, #0
 8004454:	bfb8      	it	lt
 8004456:	f04f 33ff 	movlt.w	r3, #4294967295
 800445a:	3402      	adds	r4, #2
 800445c:	9305      	str	r3, [sp, #20]
 800445e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8004544 <_vfiprintf_r+0x25c>
 8004462:	7821      	ldrb	r1, [r4, #0]
 8004464:	2203      	movs	r2, #3
 8004466:	4650      	mov	r0, sl
 8004468:	f7fb fed2 	bl	8000210 <memchr>
 800446c:	b140      	cbz	r0, 8004480 <_vfiprintf_r+0x198>
 800446e:	2340      	movs	r3, #64	; 0x40
 8004470:	eba0 000a 	sub.w	r0, r0, sl
 8004474:	fa03 f000 	lsl.w	r0, r3, r0
 8004478:	9b04      	ldr	r3, [sp, #16]
 800447a:	4303      	orrs	r3, r0
 800447c:	3401      	adds	r4, #1
 800447e:	9304      	str	r3, [sp, #16]
 8004480:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004484:	482c      	ldr	r0, [pc, #176]	; (8004538 <_vfiprintf_r+0x250>)
 8004486:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800448a:	2206      	movs	r2, #6
 800448c:	f7fb fec0 	bl	8000210 <memchr>
 8004490:	2800      	cmp	r0, #0
 8004492:	d03f      	beq.n	8004514 <_vfiprintf_r+0x22c>
 8004494:	4b29      	ldr	r3, [pc, #164]	; (800453c <_vfiprintf_r+0x254>)
 8004496:	bb1b      	cbnz	r3, 80044e0 <_vfiprintf_r+0x1f8>
 8004498:	9b03      	ldr	r3, [sp, #12]
 800449a:	3307      	adds	r3, #7
 800449c:	f023 0307 	bic.w	r3, r3, #7
 80044a0:	3308      	adds	r3, #8
 80044a2:	9303      	str	r3, [sp, #12]
 80044a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80044a6:	443b      	add	r3, r7
 80044a8:	9309      	str	r3, [sp, #36]	; 0x24
 80044aa:	e767      	b.n	800437c <_vfiprintf_r+0x94>
 80044ac:	fb0c 3202 	mla	r2, ip, r2, r3
 80044b0:	460c      	mov	r4, r1
 80044b2:	2001      	movs	r0, #1
 80044b4:	e7a5      	b.n	8004402 <_vfiprintf_r+0x11a>
 80044b6:	2300      	movs	r3, #0
 80044b8:	3401      	adds	r4, #1
 80044ba:	9305      	str	r3, [sp, #20]
 80044bc:	4619      	mov	r1, r3
 80044be:	f04f 0c0a 	mov.w	ip, #10
 80044c2:	4620      	mov	r0, r4
 80044c4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80044c8:	3a30      	subs	r2, #48	; 0x30
 80044ca:	2a09      	cmp	r2, #9
 80044cc:	d903      	bls.n	80044d6 <_vfiprintf_r+0x1ee>
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d0c5      	beq.n	800445e <_vfiprintf_r+0x176>
 80044d2:	9105      	str	r1, [sp, #20]
 80044d4:	e7c3      	b.n	800445e <_vfiprintf_r+0x176>
 80044d6:	fb0c 2101 	mla	r1, ip, r1, r2
 80044da:	4604      	mov	r4, r0
 80044dc:	2301      	movs	r3, #1
 80044de:	e7f0      	b.n	80044c2 <_vfiprintf_r+0x1da>
 80044e0:	ab03      	add	r3, sp, #12
 80044e2:	9300      	str	r3, [sp, #0]
 80044e4:	462a      	mov	r2, r5
 80044e6:	4b16      	ldr	r3, [pc, #88]	; (8004540 <_vfiprintf_r+0x258>)
 80044e8:	a904      	add	r1, sp, #16
 80044ea:	4630      	mov	r0, r6
 80044ec:	f3af 8000 	nop.w
 80044f0:	4607      	mov	r7, r0
 80044f2:	1c78      	adds	r0, r7, #1
 80044f4:	d1d6      	bne.n	80044a4 <_vfiprintf_r+0x1bc>
 80044f6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80044f8:	07d9      	lsls	r1, r3, #31
 80044fa:	d405      	bmi.n	8004508 <_vfiprintf_r+0x220>
 80044fc:	89ab      	ldrh	r3, [r5, #12]
 80044fe:	059a      	lsls	r2, r3, #22
 8004500:	d402      	bmi.n	8004508 <_vfiprintf_r+0x220>
 8004502:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004504:	f7ff f95c 	bl	80037c0 <__retarget_lock_release_recursive>
 8004508:	89ab      	ldrh	r3, [r5, #12]
 800450a:	065b      	lsls	r3, r3, #25
 800450c:	f53f af12 	bmi.w	8004334 <_vfiprintf_r+0x4c>
 8004510:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004512:	e711      	b.n	8004338 <_vfiprintf_r+0x50>
 8004514:	ab03      	add	r3, sp, #12
 8004516:	9300      	str	r3, [sp, #0]
 8004518:	462a      	mov	r2, r5
 800451a:	4b09      	ldr	r3, [pc, #36]	; (8004540 <_vfiprintf_r+0x258>)
 800451c:	a904      	add	r1, sp, #16
 800451e:	4630      	mov	r0, r6
 8004520:	f000 f880 	bl	8004624 <_printf_i>
 8004524:	e7e4      	b.n	80044f0 <_vfiprintf_r+0x208>
 8004526:	bf00      	nop
 8004528:	08004d8c 	.word	0x08004d8c
 800452c:	08004dac 	.word	0x08004dac
 8004530:	08004d6c 	.word	0x08004d6c
 8004534:	08004dcc 	.word	0x08004dcc
 8004538:	08004dd6 	.word	0x08004dd6
 800453c:	00000000 	.word	0x00000000
 8004540:	080042c3 	.word	0x080042c3
 8004544:	08004dd2 	.word	0x08004dd2

08004548 <_printf_common>:
 8004548:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800454c:	4616      	mov	r6, r2
 800454e:	4699      	mov	r9, r3
 8004550:	688a      	ldr	r2, [r1, #8]
 8004552:	690b      	ldr	r3, [r1, #16]
 8004554:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004558:	4293      	cmp	r3, r2
 800455a:	bfb8      	it	lt
 800455c:	4613      	movlt	r3, r2
 800455e:	6033      	str	r3, [r6, #0]
 8004560:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004564:	4607      	mov	r7, r0
 8004566:	460c      	mov	r4, r1
 8004568:	b10a      	cbz	r2, 800456e <_printf_common+0x26>
 800456a:	3301      	adds	r3, #1
 800456c:	6033      	str	r3, [r6, #0]
 800456e:	6823      	ldr	r3, [r4, #0]
 8004570:	0699      	lsls	r1, r3, #26
 8004572:	bf42      	ittt	mi
 8004574:	6833      	ldrmi	r3, [r6, #0]
 8004576:	3302      	addmi	r3, #2
 8004578:	6033      	strmi	r3, [r6, #0]
 800457a:	6825      	ldr	r5, [r4, #0]
 800457c:	f015 0506 	ands.w	r5, r5, #6
 8004580:	d106      	bne.n	8004590 <_printf_common+0x48>
 8004582:	f104 0a19 	add.w	sl, r4, #25
 8004586:	68e3      	ldr	r3, [r4, #12]
 8004588:	6832      	ldr	r2, [r6, #0]
 800458a:	1a9b      	subs	r3, r3, r2
 800458c:	42ab      	cmp	r3, r5
 800458e:	dc26      	bgt.n	80045de <_printf_common+0x96>
 8004590:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004594:	1e13      	subs	r3, r2, #0
 8004596:	6822      	ldr	r2, [r4, #0]
 8004598:	bf18      	it	ne
 800459a:	2301      	movne	r3, #1
 800459c:	0692      	lsls	r2, r2, #26
 800459e:	d42b      	bmi.n	80045f8 <_printf_common+0xb0>
 80045a0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80045a4:	4649      	mov	r1, r9
 80045a6:	4638      	mov	r0, r7
 80045a8:	47c0      	blx	r8
 80045aa:	3001      	adds	r0, #1
 80045ac:	d01e      	beq.n	80045ec <_printf_common+0xa4>
 80045ae:	6823      	ldr	r3, [r4, #0]
 80045b0:	68e5      	ldr	r5, [r4, #12]
 80045b2:	6832      	ldr	r2, [r6, #0]
 80045b4:	f003 0306 	and.w	r3, r3, #6
 80045b8:	2b04      	cmp	r3, #4
 80045ba:	bf08      	it	eq
 80045bc:	1aad      	subeq	r5, r5, r2
 80045be:	68a3      	ldr	r3, [r4, #8]
 80045c0:	6922      	ldr	r2, [r4, #16]
 80045c2:	bf0c      	ite	eq
 80045c4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80045c8:	2500      	movne	r5, #0
 80045ca:	4293      	cmp	r3, r2
 80045cc:	bfc4      	itt	gt
 80045ce:	1a9b      	subgt	r3, r3, r2
 80045d0:	18ed      	addgt	r5, r5, r3
 80045d2:	2600      	movs	r6, #0
 80045d4:	341a      	adds	r4, #26
 80045d6:	42b5      	cmp	r5, r6
 80045d8:	d11a      	bne.n	8004610 <_printf_common+0xc8>
 80045da:	2000      	movs	r0, #0
 80045dc:	e008      	b.n	80045f0 <_printf_common+0xa8>
 80045de:	2301      	movs	r3, #1
 80045e0:	4652      	mov	r2, sl
 80045e2:	4649      	mov	r1, r9
 80045e4:	4638      	mov	r0, r7
 80045e6:	47c0      	blx	r8
 80045e8:	3001      	adds	r0, #1
 80045ea:	d103      	bne.n	80045f4 <_printf_common+0xac>
 80045ec:	f04f 30ff 	mov.w	r0, #4294967295
 80045f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80045f4:	3501      	adds	r5, #1
 80045f6:	e7c6      	b.n	8004586 <_printf_common+0x3e>
 80045f8:	18e1      	adds	r1, r4, r3
 80045fa:	1c5a      	adds	r2, r3, #1
 80045fc:	2030      	movs	r0, #48	; 0x30
 80045fe:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004602:	4422      	add	r2, r4
 8004604:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004608:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800460c:	3302      	adds	r3, #2
 800460e:	e7c7      	b.n	80045a0 <_printf_common+0x58>
 8004610:	2301      	movs	r3, #1
 8004612:	4622      	mov	r2, r4
 8004614:	4649      	mov	r1, r9
 8004616:	4638      	mov	r0, r7
 8004618:	47c0      	blx	r8
 800461a:	3001      	adds	r0, #1
 800461c:	d0e6      	beq.n	80045ec <_printf_common+0xa4>
 800461e:	3601      	adds	r6, #1
 8004620:	e7d9      	b.n	80045d6 <_printf_common+0x8e>
	...

08004624 <_printf_i>:
 8004624:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004628:	460c      	mov	r4, r1
 800462a:	4691      	mov	r9, r2
 800462c:	7e27      	ldrb	r7, [r4, #24]
 800462e:	990c      	ldr	r1, [sp, #48]	; 0x30
 8004630:	2f78      	cmp	r7, #120	; 0x78
 8004632:	4680      	mov	r8, r0
 8004634:	469a      	mov	sl, r3
 8004636:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800463a:	d807      	bhi.n	800464c <_printf_i+0x28>
 800463c:	2f62      	cmp	r7, #98	; 0x62
 800463e:	d80a      	bhi.n	8004656 <_printf_i+0x32>
 8004640:	2f00      	cmp	r7, #0
 8004642:	f000 80d8 	beq.w	80047f6 <_printf_i+0x1d2>
 8004646:	2f58      	cmp	r7, #88	; 0x58
 8004648:	f000 80a3 	beq.w	8004792 <_printf_i+0x16e>
 800464c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8004650:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004654:	e03a      	b.n	80046cc <_printf_i+0xa8>
 8004656:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800465a:	2b15      	cmp	r3, #21
 800465c:	d8f6      	bhi.n	800464c <_printf_i+0x28>
 800465e:	a001      	add	r0, pc, #4	; (adr r0, 8004664 <_printf_i+0x40>)
 8004660:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8004664:	080046bd 	.word	0x080046bd
 8004668:	080046d1 	.word	0x080046d1
 800466c:	0800464d 	.word	0x0800464d
 8004670:	0800464d 	.word	0x0800464d
 8004674:	0800464d 	.word	0x0800464d
 8004678:	0800464d 	.word	0x0800464d
 800467c:	080046d1 	.word	0x080046d1
 8004680:	0800464d 	.word	0x0800464d
 8004684:	0800464d 	.word	0x0800464d
 8004688:	0800464d 	.word	0x0800464d
 800468c:	0800464d 	.word	0x0800464d
 8004690:	080047dd 	.word	0x080047dd
 8004694:	08004701 	.word	0x08004701
 8004698:	080047bf 	.word	0x080047bf
 800469c:	0800464d 	.word	0x0800464d
 80046a0:	0800464d 	.word	0x0800464d
 80046a4:	080047ff 	.word	0x080047ff
 80046a8:	0800464d 	.word	0x0800464d
 80046ac:	08004701 	.word	0x08004701
 80046b0:	0800464d 	.word	0x0800464d
 80046b4:	0800464d 	.word	0x0800464d
 80046b8:	080047c7 	.word	0x080047c7
 80046bc:	680b      	ldr	r3, [r1, #0]
 80046be:	1d1a      	adds	r2, r3, #4
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	600a      	str	r2, [r1, #0]
 80046c4:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80046c8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80046cc:	2301      	movs	r3, #1
 80046ce:	e0a3      	b.n	8004818 <_printf_i+0x1f4>
 80046d0:	6825      	ldr	r5, [r4, #0]
 80046d2:	6808      	ldr	r0, [r1, #0]
 80046d4:	062e      	lsls	r6, r5, #24
 80046d6:	f100 0304 	add.w	r3, r0, #4
 80046da:	d50a      	bpl.n	80046f2 <_printf_i+0xce>
 80046dc:	6805      	ldr	r5, [r0, #0]
 80046de:	600b      	str	r3, [r1, #0]
 80046e0:	2d00      	cmp	r5, #0
 80046e2:	da03      	bge.n	80046ec <_printf_i+0xc8>
 80046e4:	232d      	movs	r3, #45	; 0x2d
 80046e6:	426d      	negs	r5, r5
 80046e8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80046ec:	485e      	ldr	r0, [pc, #376]	; (8004868 <_printf_i+0x244>)
 80046ee:	230a      	movs	r3, #10
 80046f0:	e019      	b.n	8004726 <_printf_i+0x102>
 80046f2:	f015 0f40 	tst.w	r5, #64	; 0x40
 80046f6:	6805      	ldr	r5, [r0, #0]
 80046f8:	600b      	str	r3, [r1, #0]
 80046fa:	bf18      	it	ne
 80046fc:	b22d      	sxthne	r5, r5
 80046fe:	e7ef      	b.n	80046e0 <_printf_i+0xbc>
 8004700:	680b      	ldr	r3, [r1, #0]
 8004702:	6825      	ldr	r5, [r4, #0]
 8004704:	1d18      	adds	r0, r3, #4
 8004706:	6008      	str	r0, [r1, #0]
 8004708:	0628      	lsls	r0, r5, #24
 800470a:	d501      	bpl.n	8004710 <_printf_i+0xec>
 800470c:	681d      	ldr	r5, [r3, #0]
 800470e:	e002      	b.n	8004716 <_printf_i+0xf2>
 8004710:	0669      	lsls	r1, r5, #25
 8004712:	d5fb      	bpl.n	800470c <_printf_i+0xe8>
 8004714:	881d      	ldrh	r5, [r3, #0]
 8004716:	4854      	ldr	r0, [pc, #336]	; (8004868 <_printf_i+0x244>)
 8004718:	2f6f      	cmp	r7, #111	; 0x6f
 800471a:	bf0c      	ite	eq
 800471c:	2308      	moveq	r3, #8
 800471e:	230a      	movne	r3, #10
 8004720:	2100      	movs	r1, #0
 8004722:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004726:	6866      	ldr	r6, [r4, #4]
 8004728:	60a6      	str	r6, [r4, #8]
 800472a:	2e00      	cmp	r6, #0
 800472c:	bfa2      	ittt	ge
 800472e:	6821      	ldrge	r1, [r4, #0]
 8004730:	f021 0104 	bicge.w	r1, r1, #4
 8004734:	6021      	strge	r1, [r4, #0]
 8004736:	b90d      	cbnz	r5, 800473c <_printf_i+0x118>
 8004738:	2e00      	cmp	r6, #0
 800473a:	d04d      	beq.n	80047d8 <_printf_i+0x1b4>
 800473c:	4616      	mov	r6, r2
 800473e:	fbb5 f1f3 	udiv	r1, r5, r3
 8004742:	fb03 5711 	mls	r7, r3, r1, r5
 8004746:	5dc7      	ldrb	r7, [r0, r7]
 8004748:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800474c:	462f      	mov	r7, r5
 800474e:	42bb      	cmp	r3, r7
 8004750:	460d      	mov	r5, r1
 8004752:	d9f4      	bls.n	800473e <_printf_i+0x11a>
 8004754:	2b08      	cmp	r3, #8
 8004756:	d10b      	bne.n	8004770 <_printf_i+0x14c>
 8004758:	6823      	ldr	r3, [r4, #0]
 800475a:	07df      	lsls	r7, r3, #31
 800475c:	d508      	bpl.n	8004770 <_printf_i+0x14c>
 800475e:	6923      	ldr	r3, [r4, #16]
 8004760:	6861      	ldr	r1, [r4, #4]
 8004762:	4299      	cmp	r1, r3
 8004764:	bfde      	ittt	le
 8004766:	2330      	movle	r3, #48	; 0x30
 8004768:	f806 3c01 	strble.w	r3, [r6, #-1]
 800476c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004770:	1b92      	subs	r2, r2, r6
 8004772:	6122      	str	r2, [r4, #16]
 8004774:	f8cd a000 	str.w	sl, [sp]
 8004778:	464b      	mov	r3, r9
 800477a:	aa03      	add	r2, sp, #12
 800477c:	4621      	mov	r1, r4
 800477e:	4640      	mov	r0, r8
 8004780:	f7ff fee2 	bl	8004548 <_printf_common>
 8004784:	3001      	adds	r0, #1
 8004786:	d14c      	bne.n	8004822 <_printf_i+0x1fe>
 8004788:	f04f 30ff 	mov.w	r0, #4294967295
 800478c:	b004      	add	sp, #16
 800478e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004792:	4835      	ldr	r0, [pc, #212]	; (8004868 <_printf_i+0x244>)
 8004794:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8004798:	6823      	ldr	r3, [r4, #0]
 800479a:	680e      	ldr	r6, [r1, #0]
 800479c:	061f      	lsls	r7, r3, #24
 800479e:	f856 5b04 	ldr.w	r5, [r6], #4
 80047a2:	600e      	str	r6, [r1, #0]
 80047a4:	d514      	bpl.n	80047d0 <_printf_i+0x1ac>
 80047a6:	07d9      	lsls	r1, r3, #31
 80047a8:	bf44      	itt	mi
 80047aa:	f043 0320 	orrmi.w	r3, r3, #32
 80047ae:	6023      	strmi	r3, [r4, #0]
 80047b0:	b91d      	cbnz	r5, 80047ba <_printf_i+0x196>
 80047b2:	6823      	ldr	r3, [r4, #0]
 80047b4:	f023 0320 	bic.w	r3, r3, #32
 80047b8:	6023      	str	r3, [r4, #0]
 80047ba:	2310      	movs	r3, #16
 80047bc:	e7b0      	b.n	8004720 <_printf_i+0xfc>
 80047be:	6823      	ldr	r3, [r4, #0]
 80047c0:	f043 0320 	orr.w	r3, r3, #32
 80047c4:	6023      	str	r3, [r4, #0]
 80047c6:	2378      	movs	r3, #120	; 0x78
 80047c8:	4828      	ldr	r0, [pc, #160]	; (800486c <_printf_i+0x248>)
 80047ca:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80047ce:	e7e3      	b.n	8004798 <_printf_i+0x174>
 80047d0:	065e      	lsls	r6, r3, #25
 80047d2:	bf48      	it	mi
 80047d4:	b2ad      	uxthmi	r5, r5
 80047d6:	e7e6      	b.n	80047a6 <_printf_i+0x182>
 80047d8:	4616      	mov	r6, r2
 80047da:	e7bb      	b.n	8004754 <_printf_i+0x130>
 80047dc:	680b      	ldr	r3, [r1, #0]
 80047de:	6826      	ldr	r6, [r4, #0]
 80047e0:	6960      	ldr	r0, [r4, #20]
 80047e2:	1d1d      	adds	r5, r3, #4
 80047e4:	600d      	str	r5, [r1, #0]
 80047e6:	0635      	lsls	r5, r6, #24
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	d501      	bpl.n	80047f0 <_printf_i+0x1cc>
 80047ec:	6018      	str	r0, [r3, #0]
 80047ee:	e002      	b.n	80047f6 <_printf_i+0x1d2>
 80047f0:	0671      	lsls	r1, r6, #25
 80047f2:	d5fb      	bpl.n	80047ec <_printf_i+0x1c8>
 80047f4:	8018      	strh	r0, [r3, #0]
 80047f6:	2300      	movs	r3, #0
 80047f8:	6123      	str	r3, [r4, #16]
 80047fa:	4616      	mov	r6, r2
 80047fc:	e7ba      	b.n	8004774 <_printf_i+0x150>
 80047fe:	680b      	ldr	r3, [r1, #0]
 8004800:	1d1a      	adds	r2, r3, #4
 8004802:	600a      	str	r2, [r1, #0]
 8004804:	681e      	ldr	r6, [r3, #0]
 8004806:	6862      	ldr	r2, [r4, #4]
 8004808:	2100      	movs	r1, #0
 800480a:	4630      	mov	r0, r6
 800480c:	f7fb fd00 	bl	8000210 <memchr>
 8004810:	b108      	cbz	r0, 8004816 <_printf_i+0x1f2>
 8004812:	1b80      	subs	r0, r0, r6
 8004814:	6060      	str	r0, [r4, #4]
 8004816:	6863      	ldr	r3, [r4, #4]
 8004818:	6123      	str	r3, [r4, #16]
 800481a:	2300      	movs	r3, #0
 800481c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004820:	e7a8      	b.n	8004774 <_printf_i+0x150>
 8004822:	6923      	ldr	r3, [r4, #16]
 8004824:	4632      	mov	r2, r6
 8004826:	4649      	mov	r1, r9
 8004828:	4640      	mov	r0, r8
 800482a:	47d0      	blx	sl
 800482c:	3001      	adds	r0, #1
 800482e:	d0ab      	beq.n	8004788 <_printf_i+0x164>
 8004830:	6823      	ldr	r3, [r4, #0]
 8004832:	079b      	lsls	r3, r3, #30
 8004834:	d413      	bmi.n	800485e <_printf_i+0x23a>
 8004836:	68e0      	ldr	r0, [r4, #12]
 8004838:	9b03      	ldr	r3, [sp, #12]
 800483a:	4298      	cmp	r0, r3
 800483c:	bfb8      	it	lt
 800483e:	4618      	movlt	r0, r3
 8004840:	e7a4      	b.n	800478c <_printf_i+0x168>
 8004842:	2301      	movs	r3, #1
 8004844:	4632      	mov	r2, r6
 8004846:	4649      	mov	r1, r9
 8004848:	4640      	mov	r0, r8
 800484a:	47d0      	blx	sl
 800484c:	3001      	adds	r0, #1
 800484e:	d09b      	beq.n	8004788 <_printf_i+0x164>
 8004850:	3501      	adds	r5, #1
 8004852:	68e3      	ldr	r3, [r4, #12]
 8004854:	9903      	ldr	r1, [sp, #12]
 8004856:	1a5b      	subs	r3, r3, r1
 8004858:	42ab      	cmp	r3, r5
 800485a:	dcf2      	bgt.n	8004842 <_printf_i+0x21e>
 800485c:	e7eb      	b.n	8004836 <_printf_i+0x212>
 800485e:	2500      	movs	r5, #0
 8004860:	f104 0619 	add.w	r6, r4, #25
 8004864:	e7f5      	b.n	8004852 <_printf_i+0x22e>
 8004866:	bf00      	nop
 8004868:	08004ddd 	.word	0x08004ddd
 800486c:	08004dee 	.word	0x08004dee

08004870 <_sbrk_r>:
 8004870:	b538      	push	{r3, r4, r5, lr}
 8004872:	4d06      	ldr	r5, [pc, #24]	; (800488c <_sbrk_r+0x1c>)
 8004874:	2300      	movs	r3, #0
 8004876:	4604      	mov	r4, r0
 8004878:	4608      	mov	r0, r1
 800487a:	602b      	str	r3, [r5, #0]
 800487c:	f7fd f88a 	bl	8001994 <_sbrk>
 8004880:	1c43      	adds	r3, r0, #1
 8004882:	d102      	bne.n	800488a <_sbrk_r+0x1a>
 8004884:	682b      	ldr	r3, [r5, #0]
 8004886:	b103      	cbz	r3, 800488a <_sbrk_r+0x1a>
 8004888:	6023      	str	r3, [r4, #0]
 800488a:	bd38      	pop	{r3, r4, r5, pc}
 800488c:	200015c0 	.word	0x200015c0

08004890 <__sread>:
 8004890:	b510      	push	{r4, lr}
 8004892:	460c      	mov	r4, r1
 8004894:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004898:	f000 f8a8 	bl	80049ec <_read_r>
 800489c:	2800      	cmp	r0, #0
 800489e:	bfab      	itete	ge
 80048a0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80048a2:	89a3      	ldrhlt	r3, [r4, #12]
 80048a4:	181b      	addge	r3, r3, r0
 80048a6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80048aa:	bfac      	ite	ge
 80048ac:	6563      	strge	r3, [r4, #84]	; 0x54
 80048ae:	81a3      	strhlt	r3, [r4, #12]
 80048b0:	bd10      	pop	{r4, pc}

080048b2 <__swrite>:
 80048b2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80048b6:	461f      	mov	r7, r3
 80048b8:	898b      	ldrh	r3, [r1, #12]
 80048ba:	05db      	lsls	r3, r3, #23
 80048bc:	4605      	mov	r5, r0
 80048be:	460c      	mov	r4, r1
 80048c0:	4616      	mov	r6, r2
 80048c2:	d505      	bpl.n	80048d0 <__swrite+0x1e>
 80048c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80048c8:	2302      	movs	r3, #2
 80048ca:	2200      	movs	r2, #0
 80048cc:	f000 f870 	bl	80049b0 <_lseek_r>
 80048d0:	89a3      	ldrh	r3, [r4, #12]
 80048d2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80048d6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80048da:	81a3      	strh	r3, [r4, #12]
 80048dc:	4632      	mov	r2, r6
 80048de:	463b      	mov	r3, r7
 80048e0:	4628      	mov	r0, r5
 80048e2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80048e6:	f000 b817 	b.w	8004918 <_write_r>

080048ea <__sseek>:
 80048ea:	b510      	push	{r4, lr}
 80048ec:	460c      	mov	r4, r1
 80048ee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80048f2:	f000 f85d 	bl	80049b0 <_lseek_r>
 80048f6:	1c43      	adds	r3, r0, #1
 80048f8:	89a3      	ldrh	r3, [r4, #12]
 80048fa:	bf15      	itete	ne
 80048fc:	6560      	strne	r0, [r4, #84]	; 0x54
 80048fe:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8004902:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8004906:	81a3      	strheq	r3, [r4, #12]
 8004908:	bf18      	it	ne
 800490a:	81a3      	strhne	r3, [r4, #12]
 800490c:	bd10      	pop	{r4, pc}

0800490e <__sclose>:
 800490e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004912:	f000 b81b 	b.w	800494c <_close_r>
	...

08004918 <_write_r>:
 8004918:	b538      	push	{r3, r4, r5, lr}
 800491a:	4d07      	ldr	r5, [pc, #28]	; (8004938 <_write_r+0x20>)
 800491c:	4604      	mov	r4, r0
 800491e:	4608      	mov	r0, r1
 8004920:	4611      	mov	r1, r2
 8004922:	2200      	movs	r2, #0
 8004924:	602a      	str	r2, [r5, #0]
 8004926:	461a      	mov	r2, r3
 8004928:	f7fd f932 	bl	8001b90 <_write>
 800492c:	1c43      	adds	r3, r0, #1
 800492e:	d102      	bne.n	8004936 <_write_r+0x1e>
 8004930:	682b      	ldr	r3, [r5, #0]
 8004932:	b103      	cbz	r3, 8004936 <_write_r+0x1e>
 8004934:	6023      	str	r3, [r4, #0]
 8004936:	bd38      	pop	{r3, r4, r5, pc}
 8004938:	200015c0 	.word	0x200015c0

0800493c <abort>:
 800493c:	b508      	push	{r3, lr}
 800493e:	2006      	movs	r0, #6
 8004940:	f000 f88e 	bl	8004a60 <raise>
 8004944:	2001      	movs	r0, #1
 8004946:	f7fc ffe7 	bl	8001918 <_exit>
	...

0800494c <_close_r>:
 800494c:	b538      	push	{r3, r4, r5, lr}
 800494e:	4d06      	ldr	r5, [pc, #24]	; (8004968 <_close_r+0x1c>)
 8004950:	2300      	movs	r3, #0
 8004952:	4604      	mov	r4, r0
 8004954:	4608      	mov	r0, r1
 8004956:	602b      	str	r3, [r5, #0]
 8004958:	f7fc ffe8 	bl	800192c <_close>
 800495c:	1c43      	adds	r3, r0, #1
 800495e:	d102      	bne.n	8004966 <_close_r+0x1a>
 8004960:	682b      	ldr	r3, [r5, #0]
 8004962:	b103      	cbz	r3, 8004966 <_close_r+0x1a>
 8004964:	6023      	str	r3, [r4, #0]
 8004966:	bd38      	pop	{r3, r4, r5, pc}
 8004968:	200015c0 	.word	0x200015c0

0800496c <_fstat_r>:
 800496c:	b538      	push	{r3, r4, r5, lr}
 800496e:	4d07      	ldr	r5, [pc, #28]	; (800498c <_fstat_r+0x20>)
 8004970:	2300      	movs	r3, #0
 8004972:	4604      	mov	r4, r0
 8004974:	4608      	mov	r0, r1
 8004976:	4611      	mov	r1, r2
 8004978:	602b      	str	r3, [r5, #0]
 800497a:	f7fc ffe3 	bl	8001944 <_fstat>
 800497e:	1c43      	adds	r3, r0, #1
 8004980:	d102      	bne.n	8004988 <_fstat_r+0x1c>
 8004982:	682b      	ldr	r3, [r5, #0]
 8004984:	b103      	cbz	r3, 8004988 <_fstat_r+0x1c>
 8004986:	6023      	str	r3, [r4, #0]
 8004988:	bd38      	pop	{r3, r4, r5, pc}
 800498a:	bf00      	nop
 800498c:	200015c0 	.word	0x200015c0

08004990 <_isatty_r>:
 8004990:	b538      	push	{r3, r4, r5, lr}
 8004992:	4d06      	ldr	r5, [pc, #24]	; (80049ac <_isatty_r+0x1c>)
 8004994:	2300      	movs	r3, #0
 8004996:	4604      	mov	r4, r0
 8004998:	4608      	mov	r0, r1
 800499a:	602b      	str	r3, [r5, #0]
 800499c:	f7fc ffe2 	bl	8001964 <_isatty>
 80049a0:	1c43      	adds	r3, r0, #1
 80049a2:	d102      	bne.n	80049aa <_isatty_r+0x1a>
 80049a4:	682b      	ldr	r3, [r5, #0]
 80049a6:	b103      	cbz	r3, 80049aa <_isatty_r+0x1a>
 80049a8:	6023      	str	r3, [r4, #0]
 80049aa:	bd38      	pop	{r3, r4, r5, pc}
 80049ac:	200015c0 	.word	0x200015c0

080049b0 <_lseek_r>:
 80049b0:	b538      	push	{r3, r4, r5, lr}
 80049b2:	4d07      	ldr	r5, [pc, #28]	; (80049d0 <_lseek_r+0x20>)
 80049b4:	4604      	mov	r4, r0
 80049b6:	4608      	mov	r0, r1
 80049b8:	4611      	mov	r1, r2
 80049ba:	2200      	movs	r2, #0
 80049bc:	602a      	str	r2, [r5, #0]
 80049be:	461a      	mov	r2, r3
 80049c0:	f7fc ffdb 	bl	800197a <_lseek>
 80049c4:	1c43      	adds	r3, r0, #1
 80049c6:	d102      	bne.n	80049ce <_lseek_r+0x1e>
 80049c8:	682b      	ldr	r3, [r5, #0]
 80049ca:	b103      	cbz	r3, 80049ce <_lseek_r+0x1e>
 80049cc:	6023      	str	r3, [r4, #0]
 80049ce:	bd38      	pop	{r3, r4, r5, pc}
 80049d0:	200015c0 	.word	0x200015c0

080049d4 <__malloc_lock>:
 80049d4:	4801      	ldr	r0, [pc, #4]	; (80049dc <__malloc_lock+0x8>)
 80049d6:	f7fe bef2 	b.w	80037be <__retarget_lock_acquire_recursive>
 80049da:	bf00      	nop
 80049dc:	200015b8 	.word	0x200015b8

080049e0 <__malloc_unlock>:
 80049e0:	4801      	ldr	r0, [pc, #4]	; (80049e8 <__malloc_unlock+0x8>)
 80049e2:	f7fe beed 	b.w	80037c0 <__retarget_lock_release_recursive>
 80049e6:	bf00      	nop
 80049e8:	200015b8 	.word	0x200015b8

080049ec <_read_r>:
 80049ec:	b538      	push	{r3, r4, r5, lr}
 80049ee:	4d07      	ldr	r5, [pc, #28]	; (8004a0c <_read_r+0x20>)
 80049f0:	4604      	mov	r4, r0
 80049f2:	4608      	mov	r0, r1
 80049f4:	4611      	mov	r1, r2
 80049f6:	2200      	movs	r2, #0
 80049f8:	602a      	str	r2, [r5, #0]
 80049fa:	461a      	mov	r2, r3
 80049fc:	f7fd f896 	bl	8001b2c <_read>
 8004a00:	1c43      	adds	r3, r0, #1
 8004a02:	d102      	bne.n	8004a0a <_read_r+0x1e>
 8004a04:	682b      	ldr	r3, [r5, #0]
 8004a06:	b103      	cbz	r3, 8004a0a <_read_r+0x1e>
 8004a08:	6023      	str	r3, [r4, #0]
 8004a0a:	bd38      	pop	{r3, r4, r5, pc}
 8004a0c:	200015c0 	.word	0x200015c0

08004a10 <_raise_r>:
 8004a10:	291f      	cmp	r1, #31
 8004a12:	b538      	push	{r3, r4, r5, lr}
 8004a14:	4604      	mov	r4, r0
 8004a16:	460d      	mov	r5, r1
 8004a18:	d904      	bls.n	8004a24 <_raise_r+0x14>
 8004a1a:	2316      	movs	r3, #22
 8004a1c:	6003      	str	r3, [r0, #0]
 8004a1e:	f04f 30ff 	mov.w	r0, #4294967295
 8004a22:	bd38      	pop	{r3, r4, r5, pc}
 8004a24:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8004a26:	b112      	cbz	r2, 8004a2e <_raise_r+0x1e>
 8004a28:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8004a2c:	b94b      	cbnz	r3, 8004a42 <_raise_r+0x32>
 8004a2e:	4620      	mov	r0, r4
 8004a30:	f000 f830 	bl	8004a94 <_getpid_r>
 8004a34:	462a      	mov	r2, r5
 8004a36:	4601      	mov	r1, r0
 8004a38:	4620      	mov	r0, r4
 8004a3a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004a3e:	f000 b817 	b.w	8004a70 <_kill_r>
 8004a42:	2b01      	cmp	r3, #1
 8004a44:	d00a      	beq.n	8004a5c <_raise_r+0x4c>
 8004a46:	1c59      	adds	r1, r3, #1
 8004a48:	d103      	bne.n	8004a52 <_raise_r+0x42>
 8004a4a:	2316      	movs	r3, #22
 8004a4c:	6003      	str	r3, [r0, #0]
 8004a4e:	2001      	movs	r0, #1
 8004a50:	e7e7      	b.n	8004a22 <_raise_r+0x12>
 8004a52:	2400      	movs	r4, #0
 8004a54:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8004a58:	4628      	mov	r0, r5
 8004a5a:	4798      	blx	r3
 8004a5c:	2000      	movs	r0, #0
 8004a5e:	e7e0      	b.n	8004a22 <_raise_r+0x12>

08004a60 <raise>:
 8004a60:	4b02      	ldr	r3, [pc, #8]	; (8004a6c <raise+0xc>)
 8004a62:	4601      	mov	r1, r0
 8004a64:	6818      	ldr	r0, [r3, #0]
 8004a66:	f7ff bfd3 	b.w	8004a10 <_raise_r>
 8004a6a:	bf00      	nop
 8004a6c:	20000014 	.word	0x20000014

08004a70 <_kill_r>:
 8004a70:	b538      	push	{r3, r4, r5, lr}
 8004a72:	4d07      	ldr	r5, [pc, #28]	; (8004a90 <_kill_r+0x20>)
 8004a74:	2300      	movs	r3, #0
 8004a76:	4604      	mov	r4, r0
 8004a78:	4608      	mov	r0, r1
 8004a7a:	4611      	mov	r1, r2
 8004a7c:	602b      	str	r3, [r5, #0]
 8004a7e:	f7fc ff3b 	bl	80018f8 <_kill>
 8004a82:	1c43      	adds	r3, r0, #1
 8004a84:	d102      	bne.n	8004a8c <_kill_r+0x1c>
 8004a86:	682b      	ldr	r3, [r5, #0]
 8004a88:	b103      	cbz	r3, 8004a8c <_kill_r+0x1c>
 8004a8a:	6023      	str	r3, [r4, #0]
 8004a8c:	bd38      	pop	{r3, r4, r5, pc}
 8004a8e:	bf00      	nop
 8004a90:	200015c0 	.word	0x200015c0

08004a94 <_getpid_r>:
 8004a94:	f7fc bf28 	b.w	80018e8 <_getpid>

08004a98 <_init>:
 8004a98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a9a:	bf00      	nop
 8004a9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004a9e:	bc08      	pop	{r3}
 8004aa0:	469e      	mov	lr, r3
 8004aa2:	4770      	bx	lr

08004aa4 <_fini>:
 8004aa4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004aa6:	bf00      	nop
 8004aa8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004aaa:	bc08      	pop	{r3}
 8004aac:	469e      	mov	lr, r3
 8004aae:	4770      	bx	lr
