=====
SETUP
34.218
8.113
42.331
clk_ibuf
0.000
2.088
UUT_UART_tx/UART_TIMING_INST/BitPeriodCounter_2_s0
5.329
5.561
UUT_UART_tx/UART_TIMING_INST/n30_s2
5.986
6.556
UUT_UART_tx/UART_TIMING_INST/n38_s3
6.731
7.102
UUT_UART_tx/UART_TIMING_INST/n37_s2
7.543
8.113
UUT_UART_tx/UART_TIMING_INST/BitPeriodCounter_1_s0
8.113
=====
SETUP
34.218
8.113
42.331
clk_ibuf
0.000
2.088
UUT_UART_tx/UART_TIMING_INST/BitPeriodCounter_2_s0
5.329
5.561
UUT_UART_tx/UART_TIMING_INST/n30_s2
5.986
6.556
UUT_UART_tx/UART_TIMING_INST/n38_s3
6.731
7.102
UUT_UART_tx/UART_TIMING_INST/n34_s2
7.543
8.113
UUT_UART_tx/UART_TIMING_INST/BitPeriodCounter_4_s0
8.113
=====
SETUP
34.218
8.113
42.331
clk_ibuf
0.000
2.088
UUT_UART_tx/UART_TIMING_INST/BitPeriodCounter_2_s0
5.329
5.561
UUT_UART_tx/UART_TIMING_INST/n30_s2
5.986
6.556
UUT_UART_tx/UART_TIMING_INST/n38_s3
6.731
7.102
UUT_UART_tx/UART_TIMING_INST/n33_s2
7.543
8.113
UUT_UART_tx/UART_TIMING_INST/BitPeriodCounter_5_s0
8.113
=====
SETUP
34.239
8.092
42.331
clk_ibuf
0.000
2.088
UUT_UART_tx/UART_TIMING_INST/BitPeriodCounter_2_s0
5.329
5.561
UUT_UART_tx/UART_TIMING_INST/n30_s2
5.986
6.556
UUT_UART_tx/UART_TIMING_INST/n38_s3
6.731
7.102
UUT_UART_tx/UART_TIMING_INST/n36_s2
7.543
8.092
UUT_UART_tx/UART_TIMING_INST/BitPeriodCounter_2_s0
8.092
=====
SETUP
34.239
8.092
42.331
clk_ibuf
0.000
2.088
UUT_UART_tx/UART_TIMING_INST/BitPeriodCounter_2_s0
5.329
5.561
UUT_UART_tx/UART_TIMING_INST/n30_s2
5.986
6.556
UUT_UART_tx/UART_TIMING_INST/n38_s3
6.731
7.102
UUT_UART_tx/UART_TIMING_INST/n35_s2
7.543
8.092
UUT_UART_tx/UART_TIMING_INST/BitPeriodCounter_3_s0
8.092
=====
SETUP
34.326
8.005
42.331
clk_ibuf
0.000
2.088
UUT_UART_tx/UART_TIMING_INST/BitPeriodCounter_2_s0
5.329
5.561
UUT_UART_tx/UART_TIMING_INST/n30_s2
5.986
6.556
UUT_UART_tx/UART_TIMING_INST/n38_s3
6.731
7.102
UUT_UART_tx/UART_TIMING_INST/n38_s2
7.543
8.005
UUT_UART_tx/UART_TIMING_INST/BitPeriodCounter_0_s0
8.005
=====
SETUP
34.427
7.904
42.331
clk_ibuf
0.000
2.088
UUT_UART_rx/BaudClkGenerator_RX_INST/BitPeriodCounter_3_s0
5.329
5.560
UUT_UART_rx/BaudClkGenerator_RX_INST/n34_s3
5.734
6.304
UUT_UART_rx/BaudClkGenerator_RX_INST/n31_s3
6.484
6.937
UUT_UART_rx/BaudClkGenerator_RX_INST/n31_s2
7.334
7.904
UUT_UART_rx/BaudClkGenerator_RX_INST/BitPeriodCounter_7_s0
7.904
=====
SETUP
34.583
7.748
42.331
clk_ibuf
0.000
2.088
UUT_UART_tx/UART_TIMING_INST/BitPeriodCounter_2_s0
5.329
5.561
UUT_UART_tx/UART_TIMING_INST/n30_s2
5.986
6.556
UUT_UART_tx/UART_TIMING_INST/n38_s3
6.731
7.102
UUT_UART_tx/UART_TIMING_INST/n32_s2
7.286
7.748
UUT_UART_tx/UART_TIMING_INST/BitPeriodCounter_6_s0
7.748
=====
SETUP
34.583
7.748
42.331
clk_ibuf
0.000
2.088
UUT_UART_tx/UART_TIMING_INST/BitPeriodCounter_2_s0
5.329
5.561
UUT_UART_tx/UART_TIMING_INST/n30_s2
5.986
6.556
UUT_UART_tx/UART_TIMING_INST/n38_s3
6.731
7.102
UUT_UART_tx/UART_TIMING_INST/n31_s2
7.286
7.748
UUT_UART_tx/UART_TIMING_INST/BitPeriodCounter_7_s0
7.748
=====
SETUP
34.632
7.699
42.331
clk_ibuf
0.000
2.088
UUT_UART_rx/Synchroniser_INST/synch_0_s0
5.329
5.561
UUT_UART_rx/Synchroniser_INST/synch_1_s0
7.699
=====
SETUP
34.809
7.522
42.331
clk_ibuf
0.000
2.088
UUT_UART_rx/BaudClkGenerator_RX_INST/BitPeriodCounter_5_s0
5.329
5.561
UUT_UART_rx/BaudClkGenerator_RX_INST/n30_s3
5.738
6.308
UUT_UART_rx/BaudClkGenerator_RX_INST/n30_s2
6.487
7.057
UUT_UART_rx/BaudClkGenerator_RX_INST/n37_s2
7.060
7.522
UUT_UART_rx/BaudClkGenerator_RX_INST/BitPeriodCounter_1_s0
7.522
=====
SETUP
34.814
7.517
42.331
clk_ibuf
0.000
2.088
UUT_UART_rx/BaudClkGenerator_RX_INST/BitPeriodCounter_3_s0
5.329
5.560
UUT_UART_rx/BaudClkGenerator_RX_INST/n34_s3
5.734
6.304
UUT_UART_rx/BaudClkGenerator_RX_INST/n33_s3
6.484
6.946
UUT_UART_rx/BaudClkGenerator_RX_INST/n33_s4
6.947
7.517
UUT_UART_rx/BaudClkGenerator_RX_INST/BitPeriodCounter_5_s0
7.517
=====
SETUP
35.013
7.318
42.331
clk_ibuf
0.000
2.088
UUT_UART_rx/BaudClkGenerator_RX_INST/BitPeriodCounter_3_s0
5.329
5.560
UUT_UART_rx/BaudClkGenerator_RX_INST/n34_s3
5.734
6.304
UUT_UART_rx/BaudClkGenerator_RX_INST/n32_s3
6.484
6.946
UUT_UART_rx/BaudClkGenerator_RX_INST/n32_s4
6.947
7.318
UUT_UART_rx/BaudClkGenerator_RX_INST/BitPeriodCounter_6_s0
7.318
=====
SETUP
35.019
7.312
42.331
clk_ibuf
0.000
2.088
UUT_UART_rx/BaudClkGenerator_RX_INST/clockCount_1_s3
5.329
5.561
UUT_UART_rx/BaudClkGenerator_RX_INST/Ready_s4
5.752
6.307
UUT_UART_rx/BaudClkGenerator_RX_INST/n36_s2
6.763
7.312
UUT_UART_rx/BaudClkGenerator_RX_INST/BitPeriodCounter_2_s0
7.312
=====
SETUP
35.054
7.277
42.331
clk_ibuf
0.000
2.088
UUT_UART_rx/BaudClkGenerator_RX_INST/BitPeriodCounter_5_s0
5.329
5.561
UUT_UART_rx/BaudClkGenerator_RX_INST/n30_s3
5.738
6.293
UUT_UART_rx/BaudClkGenerator_RX_INST/n35_s4
6.728
7.277
UUT_UART_rx/BaudClkGenerator_RX_INST/BitPeriodCounter_3_s0
7.277
=====
SETUP
35.092
7.239
42.331
clk_ibuf
0.000
2.088
UUT_UART_rx/BaudClkGenerator_RX_INST/BitPeriodCounter_3_s0
5.329
5.560
UUT_UART_rx/BaudClkGenerator_RX_INST/n34_s3
5.734
6.289
UUT_UART_rx/BaudClkGenerator_RX_INST/n34_s2
6.690
7.239
UUT_UART_rx/BaudClkGenerator_RX_INST/BitPeriodCounter_4_s0
7.239
=====
SETUP
35.141
7.190
42.331
clk_ibuf
0.000
2.088
UUT_UART_rx/BaudClkGenerator_RX_INST/BitPeriodCounter_5_s0
5.329
5.561
UUT_UART_rx/BaudClkGenerator_RX_INST/n30_s3
5.738
6.293
UUT_UART_rx/BaudClkGenerator_RX_INST/n30_s5
6.728
7.190
UUT_UART_rx/BaudClkGenerator_RX_INST/BaudClk_s0
7.190
=====
SETUP
35.193
7.139
42.331
clk_ibuf
0.000
2.088
UUT_UART_tx/UART_TIMING_INST/clockCount_0_s3
5.329
5.561
UUT_UART_tx/UART_TIMING_INST/Ready_s4
5.733
6.250
n38_s7
6.677
7.139
UUT_UART_tx/UART_TIMING_INST/Ready_s5
7.139
=====
SETUP
35.218
7.113
42.331
clk_ibuf
0.000
2.088
UUT_UART_rx/BaudClkGenerator_RX_INST/clockCount_1_s3
5.329
5.561
UUT_UART_rx/BaudClkGenerator_RX_INST/Ready_s4
5.752
6.307
UUT_UART_rx/BaudClkGenerator_RX_INST/n70_s4
6.742
7.113
UUT_UART_rx/BaudClkGenerator_RX_INST/Ready_s5
7.113
=====
SETUP
35.229
7.102
42.331
clk_ibuf
0.000
2.088
UUT_UART_tx/UART_TIMING_INST/BitPeriodCounter_2_s0
5.329
5.561
UUT_UART_tx/UART_TIMING_INST/n30_s2
5.986
6.556
UUT_UART_tx/UART_TIMING_INST/n30_s1
6.731
7.102
UUT_UART_tx/UART_TIMING_INST/BaudClk_s0
7.102
=====
SETUP
35.254
7.077
42.331
clk_ibuf
0.000
2.088
SMVariable_s4
5.329
5.561
UUT_UART_tx/UART_Serialiser_INST/ShiftReg_8_s5
6.022
6.571
UUT_UART_tx/UART_Serialiser_INST/ShiftReg_4_s1
7.077
=====
SETUP
35.254
7.077
42.331
clk_ibuf
0.000
2.088
SMVariable_s4
5.329
5.561
UUT_UART_tx/UART_Serialiser_INST/ShiftReg_8_s5
6.022
6.571
UUT_UART_tx/UART_Serialiser_INST/ShiftReg_5_s1
7.077
=====
SETUP
35.254
7.077
42.331
clk_ibuf
0.000
2.088
SMVariable_s4
5.329
5.561
UUT_UART_tx/UART_Serialiser_INST/ShiftReg_8_s5
6.022
6.571
UUT_UART_tx/UART_Serialiser_INST/ShiftReg_6_s1
7.077
=====
SETUP
35.254
7.077
42.331
clk_ibuf
0.000
2.088
SMVariable_s4
5.329
5.561
UUT_UART_tx/UART_Serialiser_INST/ShiftReg_8_s5
6.022
6.571
UUT_UART_tx/UART_Serialiser_INST/ShiftReg_7_s1
7.077
=====
SETUP
35.284
7.047
42.331
clk_ibuf
0.000
2.088
UUT_UART_rx/BaudClkGenerator_RX_INST/clockCount_1_s3
5.329
5.561
UUT_UART_rx/BaudClkGenerator_RX_INST/Ready_s4
5.752
6.322
UUT_UART_rx/BaudClkGenerator_RX_INST/n38_s3
6.498
7.047
UUT_UART_rx/BaudClkGenerator_RX_INST/BitPeriodCounter_0_s0
7.047
=====
HOLD
0.324
3.918
3.594
clk_ibuf
0.000
1.392
UUT_UART_rx/BaudClkGenerator_RX_INST/BaudClk_s0
3.583
3.785
UUT_UART_rx/ShiftRegister_INST/ShiftReg_7_s0
3.918
=====
HOLD
0.324
3.918
3.594
clk_ibuf
0.000
1.392
UUT_UART_rx/BaudClkGenerator_RX_INST/BaudClk_s0
3.583
3.785
UUT_UART_rx/ShiftRegister_INST/ShiftReg_2_s0
3.918
=====
HOLD
0.324
3.918
3.594
clk_ibuf
0.000
1.392
UUT_UART_rx/BaudClkGenerator_RX_INST/BaudClk_s0
3.583
3.785
UUT_UART_rx/ShiftRegister_INST/ShiftReg_3_s0
3.918
=====
HOLD
0.324
3.918
3.594
clk_ibuf
0.000
1.392
UUT_UART_rx/BaudClkGenerator_RX_INST/BaudClk_s0
3.583
3.785
UUT_UART_rx/ShiftRegister_INST/ShiftReg_4_s0
3.918
=====
HOLD
0.324
3.918
3.594
clk_ibuf
0.000
1.392
UUT_UART_rx/BaudClkGenerator_RX_INST/BaudClk_s0
3.583
3.785
UUT_UART_rx/ShiftRegister_INST/ShiftReg_5_s0
3.918
=====
HOLD
0.324
3.918
3.594
clk_ibuf
0.000
1.392
UUT_UART_rx/BaudClkGenerator_RX_INST/BaudClk_s0
3.583
3.785
UUT_UART_rx/ShiftRegister_INST/ShiftReg_6_s0
3.918
=====
HOLD
0.425
4.019
3.594
clk_ibuf
0.000
1.392
UUT_UART_rx/BaudClkGenerator_RX_INST/clockCount_1_s3
3.583
3.785
UUT_UART_rx/BaudClkGenerator_RX_INST/n58_s4
3.787
4.019
UUT_UART_rx/BaudClkGenerator_RX_INST/clockCount_1_s3
4.019
=====
HOLD
0.425
4.019
3.594
clk_ibuf
0.000
1.392
UUT_UART_rx/BaudClkGenerator_RX_INST/clockCount_3_s4
3.583
3.785
UUT_UART_rx/BaudClkGenerator_RX_INST/n56_s4
3.787
4.019
UUT_UART_rx/BaudClkGenerator_RX_INST/clockCount_3_s4
4.019
=====
HOLD
0.425
4.019
3.594
clk_ibuf
0.000
1.392
UUT_UART_rx/BaudClkGenerator_RX_INST/BitPeriodCounter_4_s0
3.583
3.785
UUT_UART_rx/BaudClkGenerator_RX_INST/n34_s2
3.787
4.019
UUT_UART_rx/BaudClkGenerator_RX_INST/BitPeriodCounter_4_s0
4.019
=====
HOLD
0.425
4.019
3.594
clk_ibuf
0.000
1.392
UUT_UART_rx/BaudClkGenerator_RX_INST/BitPeriodCounter_7_s0
3.583
3.785
UUT_UART_rx/BaudClkGenerator_RX_INST/n31_s2
3.787
4.019
UUT_UART_rx/BaudClkGenerator_RX_INST/BitPeriodCounter_7_s0
4.019
=====
HOLD
0.425
4.019
3.594
clk_ibuf
0.000
1.392
UUT_UART_tx/UART_TIMING_INST/BitPeriodCounter_5_s0
3.583
3.785
UUT_UART_tx/UART_TIMING_INST/n33_s2
3.787
4.019
UUT_UART_tx/UART_TIMING_INST/BitPeriodCounter_5_s0
4.019
=====
HOLD
0.425
4.019
3.594
clk_ibuf
0.000
1.392
UUT_UART_tx/UART_Serialiser_INST/ShiftReg_0_s3
3.583
3.785
UUT_UART_tx/UART_Serialiser_INST/n14_s4
3.787
4.019
UUT_UART_tx/UART_Serialiser_INST/ShiftReg_0_s3
4.019
=====
HOLD
0.427
4.021
3.594
clk_ibuf
0.000
1.392
UUT_UART_rx/BaudClkGenerator_RX_INST/clockCount_0_s3
3.583
3.785
UUT_UART_rx/BaudClkGenerator_RX_INST/n59_s3
3.789
4.021
UUT_UART_rx/BaudClkGenerator_RX_INST/clockCount_0_s3
4.021
=====
HOLD
0.427
4.021
3.594
clk_ibuf
0.000
1.392
UUT_UART_rx/SMVariable_1_s4
3.583
3.785
UUT_UART_rx/n35_s4
3.789
4.021
UUT_UART_rx/SMVariable_1_s4
4.021
=====
HOLD
0.427
4.021
3.594
clk_ibuf
0.000
1.392
UUT_UART_tx/UART_TIMING_INST/clockCount_3_s3
3.583
3.785
UUT_UART_tx/UART_TIMING_INST/n56_s3
3.789
4.021
UUT_UART_tx/UART_TIMING_INST/clockCount_3_s3
4.021
=====
HOLD
0.427
4.021
3.594
clk_ibuf
0.000
1.392
UUT_UART_tx/UART_TIMING_INST/BitPeriodCounter_2_s0
3.583
3.785
UUT_UART_tx/UART_TIMING_INST/n36_s2
3.789
4.021
UUT_UART_tx/UART_TIMING_INST/BitPeriodCounter_2_s0
4.021
=====
HOLD
0.427
4.021
3.594
clk_ibuf
0.000
1.392
UUT_UART_tx/UART_TIMING_INST/BitPeriodCounter_6_s0
3.583
3.785
UUT_UART_tx/UART_TIMING_INST/n32_s2
3.789
4.021
UUT_UART_tx/UART_TIMING_INST/BitPeriodCounter_6_s0
4.021
=====
HOLD
0.430
4.024
3.594
clk_ibuf
0.000
1.392
SMVariable_s4
3.583
3.785
n38_s5
3.792
4.024
SMVariable_s4
4.024
=====
HOLD
0.483
4.077
3.594
clk_ibuf
0.000
1.392
UUT_UART_rx/BaudClkGenerator_RX_INST/clockCount_2_s1
3.583
3.785
UUT_UART_rx/BaudClkGenerator_RX_INST/n57_s2
3.787
4.077
UUT_UART_rx/BaudClkGenerator_RX_INST/clockCount_2_s1
4.077
=====
HOLD
0.483
4.077
3.594
clk_ibuf
0.000
1.392
UUT_UART_tx/UART_TIMING_INST/clockCount_0_s3
3.583
3.785
UUT_UART_tx/UART_TIMING_INST/n59_s4
3.787
4.077
UUT_UART_tx/UART_TIMING_INST/clockCount_0_s3
4.077
=====
HOLD
0.486
4.080
3.594
clk_ibuf
0.000
1.392
UUT_UART_tx/UART_TIMING_INST/BitPeriodCounter_1_s0
3.583
3.785
UUT_UART_tx/UART_TIMING_INST/n37_s2
3.790
4.080
UUT_UART_tx/UART_TIMING_INST/BitPeriodCounter_1_s0
4.080
=====
HOLD
0.537
4.131
3.594
clk_ibuf
0.000
1.392
UUT_UART_tx/UART_TIMING_INST/clockCount_1_s3
3.583
3.785
UUT_UART_tx/UART_TIMING_INST/n58_s3
3.787
4.131
UUT_UART_tx/UART_TIMING_INST/clockCount_1_s3
4.131
=====
HOLD
0.539
4.133
3.594
clk_ibuf
0.000
1.392
UUT_UART_tx/UART_TIMING_INST/BitPeriodCounter_4_s0
3.583
3.785
UUT_UART_tx/UART_TIMING_INST/n34_s2
3.789
4.133
UUT_UART_tx/UART_TIMING_INST/BitPeriodCounter_4_s0
4.133
=====
HOLD
0.539
4.133
3.594
clk_ibuf
0.000
1.392
UUT_UART_rx/RS232_Rx_Synched_Delay_s0
3.583
3.784
UUT_UART_rx/n28_s0
3.901
4.133
UUT_UART_rx/fallingEdge_s0
4.133
=====
HOLD
0.539
4.133
3.594
clk_ibuf
0.000
1.392
UUT_UART_tx/UART_Serialiser_INST/ShiftReg_5_s1
3.583
3.784
UUT_UART_tx/UART_Serialiser_INST/n10_s0
3.901
4.133
UUT_UART_tx/UART_Serialiser_INST/ShiftReg_4_s1
4.133
