{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1631434739180 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1631434739181 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 12 01:18:57 2021 " "Processing started: Sun Sep 12 01:18:57 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1631434739181 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1631434739181 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mergeTest -c mergeTest " "Command: quartus_map --read_settings_files=on --write_settings_files=off mergeTest -c mergeTest" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1631434739181 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1631434739860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oddevenunit.v 1 1 " "Found 1 design units, including 1 entities, in source file oddevenunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 oddEvenUnit " "Found entity 1: oddEvenUnit" {  } { { "oddEvenUnit.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/oddEvenUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631434739914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1631434739914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oddeveninputs.v 1 1 " "Found 1 design units, including 1 entities, in source file oddeveninputs.v" { { "Info" "ISGN_ENTITY_NAME" "1 oddEvenInputs " "Found entity 1: oddEvenInputs" {  } { { "oddEvenInputs.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/oddEvenInputs.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631434739916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1631434739916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "merge8to16 _r.v 1 1 " "Found 1 design units, including 1 entities, in source file merge8to16 _r.v" { { "Info" "ISGN_ENTITY_NAME" "1 merge8to16_r " "Found entity 1: merge8to16_r" {  } { { "merge8to16 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16 _r.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631434739919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1631434739919 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a1 merge8to16 _r.v 12 merge4to8 _r.v(16) " "Verilog HDL macro warning at merge4to8 _r.v(16): overriding existing definition for macro \"a1\", which was defined in \"merge8to16 _r.v\", line 12" {  } { { "merge4to8 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8 _r.v" 16 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1631434739922 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a3 merge8to16 _r.v 14 merge4to8 _r.v(18) " "Verilog HDL macro warning at merge4to8 _r.v(18): overriding existing definition for macro \"a3\", which was defined in \"merge8to16 _r.v\", line 14" {  } { { "merge4to8 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8 _r.v" 18 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1631434739923 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a4 merge8to16 _r.v 15 merge4to8 _r.v(19) " "Verilog HDL macro warning at merge4to8 _r.v(19): overriding existing definition for macro \"a4\", which was defined in \"merge8to16 _r.v\", line 15" {  } { { "merge4to8 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8 _r.v" 19 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1631434739923 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b1 merge8to16 _r.v 21 merge4to8 _r.v(21) " "Verilog HDL macro warning at merge4to8 _r.v(21): overriding existing definition for macro \"b1\", which was defined in \"merge8to16 _r.v\", line 21" {  } { { "merge4to8 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8 _r.v" 21 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1631434739923 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b2 merge8to16 _r.v 22 merge4to8 _r.v(22) " "Verilog HDL macro warning at merge4to8 _r.v(22): overriding existing definition for macro \"b2\", which was defined in \"merge8to16 _r.v\", line 22" {  } { { "merge4to8 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8 _r.v" 22 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1631434739923 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b3 merge8to16 _r.v 23 merge4to8 _r.v(23) " "Verilog HDL macro warning at merge4to8 _r.v(23): overriding existing definition for macro \"b3\", which was defined in \"merge8to16 _r.v\", line 23" {  } { { "merge4to8 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8 _r.v" 23 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1631434739923 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b4 merge8to16 _r.v 24 merge4to8 _r.v(24) " "Verilog HDL macro warning at merge4to8 _r.v(24): overriding existing definition for macro \"b4\", which was defined in \"merge8to16 _r.v\", line 24" {  } { { "merge4to8 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8 _r.v" 24 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1631434739923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "merge4to8 _r.v 1 1 " "Found 1 design units, including 1 entities, in source file merge4to8 _r.v" { { "Info" "ISGN_ENTITY_NAME" "1 merge4to8_r " "Found entity 1: merge4to8_r" {  } { { "merge4to8 _r.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8 _r.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631434739925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1631434739925 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a1 merge8to16 _r.v 12 merge2to4.v(9) " "Verilog HDL macro warning at merge2to4.v(9): overriding existing definition for macro \"a1\", which was defined in \"merge8to16 _r.v\", line 12" {  } { { "merge2to4.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge2to4.v" 9 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1631434739928 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a2 merge8to16 _r.v 13 merge2to4.v(10) " "Verilog HDL macro warning at merge2to4.v(10): overriding existing definition for macro \"a2\", which was defined in \"merge8to16 _r.v\", line 13" {  } { { "merge2to4.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge2to4.v" 10 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1631434739928 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b1 merge8to16 _r.v 21 merge2to4.v(12) " "Verilog HDL macro warning at merge2to4.v(12): overriding existing definition for macro \"b1\", which was defined in \"merge8to16 _r.v\", line 21" {  } { { "merge2to4.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge2to4.v" 12 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1631434739928 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b2 merge8to16 _r.v 22 merge2to4.v(13) " "Verilog HDL macro warning at merge2to4.v(13): overriding existing definition for macro \"b2\", which was defined in \"merge8to16 _r.v\", line 22" {  } { { "merge2to4.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge2to4.v" 13 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1631434739928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "merge2to4.v 1 1 " "Found 1 design units, including 1 entities, in source file merge2to4.v" { { "Info" "ISGN_ENTITY_NAME" "1 merge2to4 " "Found entity 1: merge2to4" {  } { { "merge2to4.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge2to4.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631434739929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1631434739929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regload.v 1 1 " "Found 1 design units, including 1 entities, in source file regload.v" { { "Info" "ISGN_ENTITY_NAME" "1 regLoad " "Found entity 1: regLoad" {  } { { "regLoad.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/regLoad.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631434739931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1631434739931 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a1 merge8to16 _r.v 12 merge8to16.v(12) " "Verilog HDL macro warning at merge8to16.v(12): overriding existing definition for macro \"a1\", which was defined in \"merge8to16 _r.v\", line 12" {  } { { "merge8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16.v" 12 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1631434739933 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a3 merge8to16 _r.v 14 merge8to16.v(14) " "Verilog HDL macro warning at merge8to16.v(14): overriding existing definition for macro \"a3\", which was defined in \"merge8to16 _r.v\", line 14" {  } { { "merge8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16.v" 14 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1631434739933 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a4 merge8to16 _r.v 15 merge8to16.v(15) " "Verilog HDL macro warning at merge8to16.v(15): overriding existing definition for macro \"a4\", which was defined in \"merge8to16 _r.v\", line 15" {  } { { "merge8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16.v" 15 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1631434739933 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a5 merge8to16 _r.v 16 merge8to16.v(16) " "Verilog HDL macro warning at merge8to16.v(16): overriding existing definition for macro \"a5\", which was defined in \"merge8to16 _r.v\", line 16" {  } { { "merge8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16.v" 16 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1631434739933 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a6 merge8to16 _r.v 17 merge8to16.v(17) " "Verilog HDL macro warning at merge8to16.v(17): overriding existing definition for macro \"a6\", which was defined in \"merge8to16 _r.v\", line 17" {  } { { "merge8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16.v" 17 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1631434739933 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a7 merge8to16 _r.v 18 merge8to16.v(18) " "Verilog HDL macro warning at merge8to16.v(18): overriding existing definition for macro \"a7\", which was defined in \"merge8to16 _r.v\", line 18" {  } { { "merge8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16.v" 18 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1631434739934 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a8 merge8to16 _r.v 19 merge8to16.v(19) " "Verilog HDL macro warning at merge8to16.v(19): overriding existing definition for macro \"a8\", which was defined in \"merge8to16 _r.v\", line 19" {  } { { "merge8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16.v" 19 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1631434739934 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b1 merge8to16 _r.v 21 merge8to16.v(21) " "Verilog HDL macro warning at merge8to16.v(21): overriding existing definition for macro \"b1\", which was defined in \"merge8to16 _r.v\", line 21" {  } { { "merge8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16.v" 21 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1631434739934 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b2 merge8to16 _r.v 22 merge8to16.v(22) " "Verilog HDL macro warning at merge8to16.v(22): overriding existing definition for macro \"b2\", which was defined in \"merge8to16 _r.v\", line 22" {  } { { "merge8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16.v" 22 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1631434739934 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b3 merge8to16 _r.v 23 merge8to16.v(23) " "Verilog HDL macro warning at merge8to16.v(23): overriding existing definition for macro \"b3\", which was defined in \"merge8to16 _r.v\", line 23" {  } { { "merge8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16.v" 23 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1631434739934 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b4 merge8to16 _r.v 24 merge8to16.v(24) " "Verilog HDL macro warning at merge8to16.v(24): overriding existing definition for macro \"b4\", which was defined in \"merge8to16 _r.v\", line 24" {  } { { "merge8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16.v" 24 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1631434739934 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b5 merge8to16 _r.v 25 merge8to16.v(25) " "Verilog HDL macro warning at merge8to16.v(25): overriding existing definition for macro \"b5\", which was defined in \"merge8to16 _r.v\", line 25" {  } { { "merge8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16.v" 25 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1631434739934 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b6 merge8to16 _r.v 26 merge8to16.v(26) " "Verilog HDL macro warning at merge8to16.v(26): overriding existing definition for macro \"b6\", which was defined in \"merge8to16 _r.v\", line 26" {  } { { "merge8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16.v" 26 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1631434739934 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b7 merge8to16 _r.v 27 merge8to16.v(27) " "Verilog HDL macro warning at merge8to16.v(27): overriding existing definition for macro \"b7\", which was defined in \"merge8to16 _r.v\", line 27" {  } { { "merge8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16.v" 27 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1631434739934 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b8 merge8to16 _r.v 28 merge8to16.v(28) " "Verilog HDL macro warning at merge8to16.v(28): overriding existing definition for macro \"b8\", which was defined in \"merge8to16 _r.v\", line 28" {  } { { "merge8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16.v" 28 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1631434739934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "merge8to16.v 1 1 " "Found 1 design units, including 1 entities, in source file merge8to16.v" { { "Info" "ISGN_ENTITY_NAME" "1 merge8to16 " "Found entity 1: merge8to16" {  } { { "merge8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge8to16.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631434739935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1631434739935 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a1 merge8to16 _r.v 12 merge4to8.v(14) " "Verilog HDL macro warning at merge4to8.v(14): overriding existing definition for macro \"a1\", which was defined in \"merge8to16 _r.v\", line 12" {  } { { "merge4to8.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8.v" 14 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1631434739938 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a3 merge8to16 _r.v 14 merge4to8.v(16) " "Verilog HDL macro warning at merge4to8.v(16): overriding existing definition for macro \"a3\", which was defined in \"merge8to16 _r.v\", line 14" {  } { { "merge4to8.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8.v" 16 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1631434739938 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a4 merge8to16 _r.v 15 merge4to8.v(17) " "Verilog HDL macro warning at merge4to8.v(17): overriding existing definition for macro \"a4\", which was defined in \"merge8to16 _r.v\", line 15" {  } { { "merge4to8.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8.v" 17 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1631434739938 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b1 merge8to16 _r.v 21 merge4to8.v(19) " "Verilog HDL macro warning at merge4to8.v(19): overriding existing definition for macro \"b1\", which was defined in \"merge8to16 _r.v\", line 21" {  } { { "merge4to8.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8.v" 19 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1631434739938 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b2 merge8to16 _r.v 22 merge4to8.v(20) " "Verilog HDL macro warning at merge4to8.v(20): overriding existing definition for macro \"b2\", which was defined in \"merge8to16 _r.v\", line 22" {  } { { "merge4to8.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8.v" 20 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1631434739938 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b3 merge8to16 _r.v 23 merge4to8.v(21) " "Verilog HDL macro warning at merge4to8.v(21): overriding existing definition for macro \"b3\", which was defined in \"merge8to16 _r.v\", line 23" {  } { { "merge4to8.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8.v" 21 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1631434739939 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b4 merge8to16 _r.v 24 merge4to8.v(22) " "Verilog HDL macro warning at merge4to8.v(22): overriding existing definition for macro \"b4\", which was defined in \"merge8to16 _r.v\", line 24" {  } { { "merge4to8.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8.v" 22 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1631434739939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "merge4to8.v 1 1 " "Found 1 design units, including 1 entities, in source file merge4to8.v" { { "Info" "ISGN_ENTITY_NAME" "1 merge4to8 " "Found entity 1: merge4to8" {  } { { "merge4to8.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge4to8.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631434739939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1631434739939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/comparator.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631434739942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1631434739942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "merge.v 1 1 " "Found 1 design units, including 1 entities, in source file merge.v" { { "Info" "ISGN_ENTITY_NAME" "1 merge " "Found entity 1: merge" {  } { { "merge.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/merge.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631434739944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1631434739944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m_2to4.v 1 1 " "Found 1 design units, including 1 entities, in source file m_2to4.v" { { "Info" "ISGN_ENTITY_NAME" "1 m_2to4 " "Found entity 1: m_2to4" {  } { { "m_2to4.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_2to4.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631434739947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1631434739947 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "m_2to4 " "Elaborating entity \"m_2to4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1631434739985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oddEvenInputs oddEvenInputs:inInterface " "Elaborating entity \"oddEvenInputs\" for hierarchy \"oddEvenInputs:inInterface\"" {  } { { "m_2to4.v" "inInterface" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_2to4.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1631434740000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oddEvenUnit oddEvenInputs:inInterface\|oddEvenUnit:oddValues\[0\].unita " "Elaborating entity \"oddEvenUnit\" for hierarchy \"oddEvenInputs:inInterface\|oddEvenUnit:oddValues\[0\].unita\"" {  } { { "oddEvenInputs.v" "oddValues\[0\].unita" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/oddEvenInputs.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1631434740002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator comparator:oddEvenMerge\[0\].comparator_0 " "Elaborating entity \"comparator\" for hierarchy \"comparator:oddEvenMerge\[0\].comparator_0\"" {  } { { "m_2to4.v" "oddEvenMerge\[0\].comparator_0" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/mergeTest/m_2to4.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1631434740013 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1631434740815 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1631434741188 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631434741188 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "82 " "Implemented 82 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1631434741298 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1631434741298 ""} { "Info" "ICUT_CUT_TM_LCELLS" "34 " "Implemented 34 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1631434741298 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1631434741298 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4652 " "Peak virtual memory: 4652 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1631434741314 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 12 01:19:01 2021 " "Processing ended: Sun Sep 12 01:19:01 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1631434741314 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1631434741314 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1631434741314 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1631434741314 ""}
