TimeQuest Timing Analyzer report for sdcard
Tue Jul 23 13:52:38 2024
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk_50'
 13. Slow 1200mV 85C Model Hold: 'clk_50'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_50'
 15. Clock to Output Times
 16. Minimum Clock to Output Times
 17. Slow 1200mV 85C Model Metastability Report
 18. Slow 1200mV 0C Model Fmax Summary
 19. Slow 1200mV 0C Model Setup Summary
 20. Slow 1200mV 0C Model Hold Summary
 21. Slow 1200mV 0C Model Recovery Summary
 22. Slow 1200mV 0C Model Removal Summary
 23. Slow 1200mV 0C Model Minimum Pulse Width Summary
 24. Slow 1200mV 0C Model Setup: 'clk_50'
 25. Slow 1200mV 0C Model Hold: 'clk_50'
 26. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_50'
 27. Clock to Output Times
 28. Minimum Clock to Output Times
 29. Slow 1200mV 0C Model Metastability Report
 30. Fast 1200mV 0C Model Setup Summary
 31. Fast 1200mV 0C Model Hold Summary
 32. Fast 1200mV 0C Model Recovery Summary
 33. Fast 1200mV 0C Model Removal Summary
 34. Fast 1200mV 0C Model Minimum Pulse Width Summary
 35. Fast 1200mV 0C Model Setup: 'clk_50'
 36. Fast 1200mV 0C Model Hold: 'clk_50'
 37. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_50'
 38. Clock to Output Times
 39. Minimum Clock to Output Times
 40. Fast 1200mV 0C Model Metastability Report
 41. Multicorner Timing Analysis Summary
 42. Clock to Output Times
 43. Minimum Clock to Output Times
 44. Board Trace Model Assignments
 45. Input Transition Times
 46. Slow Corner Signal Integrity Metrics
 47. Fast Corner Signal Integrity Metrics
 48. Setup Transfers
 49. Hold Transfers
 50. Report TCCS
 51. Report RSKM
 52. Unconstrained Paths
 53. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; sdcard                                             ;
; Device Family      ; Cyclone III                                        ;
; Device Name        ; EP3C16F484C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                             ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets    ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------+
; clk_50     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_50 } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                        ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 467.95 MHz ; 250.0 MHz       ; clk_50     ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+--------+--------+-------------------+
; Clock  ; Slack  ; End Point TNS     ;
+--------+--------+-------------------+
; clk_50 ; -1.137 ; -15.006           ;
+--------+--------+-------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+--------+-------+-------------------+
; Clock  ; Slack ; End Point TNS     ;
+--------+-------+-------------------+
; clk_50 ; 0.378 ; 0.000             ;
+--------+-------+-------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+--------+--------+---------------------------------+
; Clock  ; Slack  ; End Point TNS                   ;
+--------+--------+---------------------------------+
; clk_50 ; -3.000 ; -22.000                         ;
+--------+--------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_50'                                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.137 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 1.000        ; 0.295      ; 2.427      ;
; -1.054 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 1.000        ; 0.295      ; 2.344      ;
; -1.025 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; clk_50       ; clk_50      ; 1.000        ; -0.057     ; 1.963      ;
; -1.023 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ; clk_50       ; clk_50      ; 1.000        ; -0.057     ; 1.961      ;
; -1.021 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50       ; clk_50      ; 1.000        ; 0.295      ; 2.311      ;
; -1.021 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 1.000        ; 0.295      ; 2.311      ;
; -1.019 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; clk_50       ; clk_50      ; 1.000        ; 0.295      ; 2.309      ;
; -1.019 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ; clk_50       ; clk_50      ; 1.000        ; -0.057     ; 1.957      ;
; -1.015 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; clk_50       ; clk_50      ; 1.000        ; 0.295      ; 2.305      ;
; -0.942 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; clk_50       ; clk_50      ; 1.000        ; -0.057     ; 1.880      ;
; -0.938 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 1.000        ; 0.295      ; 2.228      ;
; -0.938 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50       ; clk_50      ; 1.000        ; 0.295      ; 2.228      ;
; -0.913 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ; clk_50       ; clk_50      ; 1.000        ; -0.061     ; 1.847      ;
; -0.909 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; clk_50       ; clk_50      ; 1.000        ; -0.057     ; 1.847      ;
; -0.907 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ; clk_50       ; clk_50      ; 1.000        ; -0.057     ; 1.845      ;
; -0.906 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ; clk_50       ; clk_50      ; 1.000        ; -0.057     ; 1.844      ;
; -0.905 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; clk_50       ; clk_50      ; 1.000        ; 0.295      ; 2.195      ;
; -0.905 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50       ; clk_50      ; 1.000        ; 0.295      ; 2.195      ;
; -0.904 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 1.000        ; 0.295      ; 2.194      ;
; -0.903 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; clk_50       ; clk_50      ; 1.000        ; 0.295      ; 2.193      ;
; -0.903 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ; clk_50       ; clk_50      ; 1.000        ; -0.057     ; 1.841      ;
; -0.903 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ; clk_50       ; clk_50      ; 1.000        ; -0.057     ; 1.841      ;
; -0.902 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; clk_50       ; clk_50      ; 1.000        ; 0.295      ; 2.192      ;
; -0.899 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; clk_50       ; clk_50      ; 1.000        ; 0.295      ; 2.189      ;
; -0.899 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; clk_50       ; clk_50      ; 1.000        ; 0.295      ; 2.189      ;
; -0.830 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ; clk_50       ; clk_50      ; 1.000        ; -0.061     ; 1.764      ;
; -0.826 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; clk_50       ; clk_50      ; 1.000        ; -0.057     ; 1.764      ;
; -0.823 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 1.000        ; 0.295      ; 2.113      ;
; -0.822 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50       ; clk_50      ; 1.000        ; 0.295      ; 2.112      ;
; -0.822 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; clk_50       ; clk_50      ; 1.000        ; 0.295      ; 2.112      ;
; -0.811 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 1.000        ; -0.075     ; 1.731      ;
; -0.797 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; clk_50       ; clk_50      ; 1.000        ; -0.061     ; 1.731      ;
; -0.797 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ; clk_50       ; clk_50      ; 1.000        ; -0.061     ; 1.731      ;
; -0.795 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; clk_50       ; clk_50      ; 1.000        ; -0.061     ; 1.729      ;
; -0.792 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; clk_50       ; clk_50      ; 1.000        ; -0.057     ; 1.730      ;
; -0.791 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; clk_50       ; clk_50      ; 1.000        ; -0.061     ; 1.725      ;
; -0.790 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ; clk_50       ; clk_50      ; 1.000        ; -0.057     ; 1.728      ;
; -0.789 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; clk_50       ; clk_50      ; 1.000        ; 0.295      ; 2.079      ;
; -0.789 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; clk_50       ; clk_50      ; 1.000        ; 0.295      ; 2.079      ;
; -0.788 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50       ; clk_50      ; 1.000        ; 0.295      ; 2.078      ;
; -0.787 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; clk_50       ; clk_50      ; 1.000        ; 0.295      ; 2.077      ;
; -0.787 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 1.000        ; 0.295      ; 2.077      ;
; -0.787 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ; clk_50       ; clk_50      ; 1.000        ; -0.057     ; 1.725      ;
; -0.787 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ; clk_50       ; clk_50      ; 1.000        ; -0.057     ; 1.725      ;
; -0.786 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ; clk_50       ; clk_50      ; 1.000        ; -0.057     ; 1.724      ;
; -0.786 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; clk_50       ; clk_50      ; 1.000        ; 0.295      ; 2.076      ;
; -0.783 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; clk_50       ; clk_50      ; 1.000        ; 0.295      ; 2.073      ;
; -0.783 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; clk_50       ; clk_50      ; 1.000        ; 0.295      ; 2.073      ;
; -0.783 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; clk_50       ; clk_50      ; 1.000        ; 0.295      ; 2.073      ;
; -0.782 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; clk_50       ; clk_50      ; 1.000        ; 0.295      ; 2.072      ;
; -0.730 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 1.000        ; -0.075     ; 1.650      ;
; -0.714 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ; clk_50       ; clk_50      ; 1.000        ; -0.061     ; 1.648      ;
; -0.714 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; clk_50       ; clk_50      ; 1.000        ; -0.061     ; 1.648      ;
; -0.711 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; clk_50       ; clk_50      ; 1.000        ; -0.057     ; 1.649      ;
; -0.707 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 1.000        ; 0.295      ; 1.997      ;
; -0.707 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50       ; clk_50      ; 1.000        ; 0.295      ; 1.997      ;
; -0.706 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; clk_50       ; clk_50      ; 1.000        ; 0.295      ; 1.996      ;
; -0.706 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; clk_50       ; clk_50      ; 1.000        ; 0.295      ; 1.996      ;
; -0.695 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50       ; clk_50      ; 1.000        ; -0.075     ; 1.615      ;
; -0.693 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 1.000        ; -0.075     ; 1.613      ;
; -0.689 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; clk_50       ; clk_50      ; 1.000        ; -0.075     ; 1.609      ;
; -0.689 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; clk_50       ; clk_50      ; 1.000        ; -0.075     ; 1.609      ;
; -0.681 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ; clk_50       ; clk_50      ; 1.000        ; -0.061     ; 1.615      ;
; -0.681 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; clk_50       ; clk_50      ; 1.000        ; -0.061     ; 1.615      ;
; -0.680 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ; clk_50       ; clk_50      ; 1.000        ; -0.061     ; 1.614      ;
; -0.679 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; clk_50       ; clk_50      ; 1.000        ; -0.061     ; 1.613      ;
; -0.678 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; clk_50       ; clk_50      ; 1.000        ; -0.061     ; 1.612      ;
; -0.675 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; clk_50       ; clk_50      ; 1.000        ; -0.057     ; 1.613      ;
; -0.675 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; clk_50       ; clk_50      ; 1.000        ; -0.061     ; 1.609      ;
; -0.675 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; clk_50       ; clk_50      ; 1.000        ; -0.061     ; 1.609      ;
; -0.674 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 1.000        ; 0.291      ; 1.960      ;
; -0.673 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; clk_50       ; clk_50      ; 1.000        ; 0.295      ; 1.963      ;
; -0.672 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; clk_50       ; clk_50      ; 1.000        ; 0.295      ; 1.962      ;
; -0.671 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50       ; clk_50      ; 1.000        ; 0.295      ; 1.961      ;
; -0.671 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ; clk_50       ; clk_50      ; 1.000        ; -0.057     ; 1.609      ;
; -0.670 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ; clk_50       ; clk_50      ; 1.000        ; -0.057     ; 1.608      ;
; -0.670 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ; clk_50       ; clk_50      ; 1.000        ; -0.057     ; 1.608      ;
; -0.670 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; clk_50       ; clk_50      ; 1.000        ; 0.295      ; 1.960      ;
; -0.669 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ; clk_50       ; clk_50      ; 1.000        ; -0.057     ; 1.607      ;
; -0.667 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; clk_50       ; clk_50      ; 1.000        ; 0.295      ; 1.957      ;
; -0.667 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; clk_50       ; clk_50      ; 1.000        ; 0.295      ; 1.957      ;
; -0.666 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; clk_50       ; clk_50      ; 1.000        ; 0.295      ; 1.956      ;
; -0.666 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; clk_50       ; clk_50      ; 1.000        ; 0.295      ; 1.956      ;
; -0.665 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; clk_50       ; clk_50      ; 1.000        ; 0.295      ; 1.955      ;
; -0.616 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 1.000        ; -0.075     ; 1.536      ;
; -0.614 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50       ; clk_50      ; 1.000        ; -0.075     ; 1.534      ;
; -0.599 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ; clk_50       ; clk_50      ; 1.000        ; -0.061     ; 1.533      ;
; -0.598 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; clk_50       ; clk_50      ; 1.000        ; -0.061     ; 1.532      ;
; -0.598 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ; clk_50       ; clk_50      ; 1.000        ; -0.061     ; 1.532      ;
; -0.595 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; clk_50       ; clk_50      ; 1.000        ; -0.057     ; 1.533      ;
; -0.591 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 1.000        ; 0.295      ; 1.881      ;
; -0.591 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50       ; clk_50      ; 1.000        ; 0.295      ; 1.881      ;
; -0.591 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; clk_50       ; clk_50      ; 1.000        ; 0.295      ; 1.881      ;
; -0.590 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; clk_50       ; clk_50      ; 1.000        ; 0.295      ; 1.880      ;
; -0.581 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 1.000        ; -0.075     ; 1.501      ;
; -0.579 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; clk_50       ; clk_50      ; 1.000        ; -0.075     ; 1.499      ;
; -0.577 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50       ; clk_50      ; 1.000        ; -0.075     ; 1.497      ;
; -0.574 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; clk_50       ; clk_50      ; 1.000        ; -0.075     ; 1.494      ;
; -0.573 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; clk_50       ; clk_50      ; 1.000        ; -0.075     ; 1.493      ;
; -0.573 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; clk_50       ; clk_50      ; 1.000        ; -0.075     ; 1.493      ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_50'                                                                                                                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.378 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.610      ;
; 0.460 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; clk_50       ; clk_50      ; 0.000        ; 0.427      ; 1.044      ;
; 0.476 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; clk_50       ; clk_50      ; 0.000        ; 0.427      ; 1.060      ;
; 0.537 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.769      ;
; 0.537 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.769      ;
; 0.538 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.770      ;
; 0.539 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.771      ;
; 0.540 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.772      ;
; 0.542 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.774      ;
; 0.550 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ; clk_50       ; clk_50      ; 0.000        ; 0.061      ; 0.768      ;
; 0.550 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; clk_50       ; clk_50      ; 0.000        ; 0.061      ; 0.768      ;
; 0.551 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ; clk_50       ; clk_50      ; 0.000        ; 0.061      ; 0.769      ;
; 0.551 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ; clk_50       ; clk_50      ; 0.000        ; 0.061      ; 0.769      ;
; 0.552 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ; clk_50       ; clk_50      ; 0.000        ; 0.061      ; 0.770      ;
; 0.552 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; clk_50       ; clk_50      ; 0.000        ; 0.061      ; 0.770      ;
; 0.552 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; clk_50       ; clk_50      ; 0.000        ; 0.061      ; 0.770      ;
; 0.553 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; clk_50       ; clk_50      ; 0.000        ; 0.061      ; 0.771      ;
; 0.553 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; clk_50       ; clk_50      ; 0.000        ; 0.061      ; 0.771      ;
; 0.553 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ; clk_50       ; clk_50      ; 0.000        ; 0.061      ; 0.771      ;
; 0.555 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ; clk_50       ; clk_50      ; 0.000        ; 0.061      ; 0.773      ;
; 0.570 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; clk_50       ; clk_50      ; 0.000        ; 0.427      ; 1.154      ;
; 0.571 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; clk_50       ; clk_50      ; 0.000        ; 0.427      ; 1.155      ;
; 0.572 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; clk_50       ; clk_50      ; 0.000        ; 0.427      ; 1.156      ;
; 0.575 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ; clk_50       ; clk_50      ; 0.000        ; 0.061      ; 0.793      ;
; 0.582 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; clk_50       ; clk_50      ; 0.000        ; 0.431      ; 1.170      ;
; 0.586 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; clk_50       ; clk_50      ; 0.000        ; 0.427      ; 1.170      ;
; 0.588 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; clk_50       ; clk_50      ; 0.000        ; 0.427      ; 1.172      ;
; 0.680 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; clk_50       ; clk_50      ; 0.000        ; 0.431      ; 1.268      ;
; 0.681 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; clk_50       ; clk_50      ; 0.000        ; 0.427      ; 1.265      ;
; 0.682 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; clk_50       ; clk_50      ; 0.000        ; 0.427      ; 1.266      ;
; 0.683 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; clk_50       ; clk_50      ; 0.000        ; 0.427      ; 1.267      ;
; 0.684 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50       ; clk_50      ; 0.000        ; 0.427      ; 1.268      ;
; 0.692 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; clk_50       ; clk_50      ; 0.000        ; 0.431      ; 1.280      ;
; 0.694 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; clk_50       ; clk_50      ; 0.000        ; 0.431      ; 1.282      ;
; 0.694 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; clk_50       ; clk_50      ; 0.000        ; 0.431      ; 1.282      ;
; 0.698 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; clk_50       ; clk_50      ; 0.000        ; 0.427      ; 1.282      ;
; 0.700 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50       ; clk_50      ; 0.000        ; 0.427      ; 1.284      ;
; 0.790 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; clk_50       ; clk_50      ; 0.000        ; 0.431      ; 1.378      ;
; 0.792 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; clk_50       ; clk_50      ; 0.000        ; 0.431      ; 1.380      ;
; 0.792 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; clk_50       ; clk_50      ; 0.000        ; 0.431      ; 1.380      ;
; 0.793 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; clk_50       ; clk_50      ; 0.000        ; 0.427      ; 1.377      ;
; 0.794 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; clk_50       ; clk_50      ; 0.000        ; 0.427      ; 1.378      ;
; 0.795 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50       ; clk_50      ; 0.000        ; 0.427      ; 1.379      ;
; 0.796 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 0.000        ; 0.427      ; 1.380      ;
; 0.804 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; clk_50       ; clk_50      ; 0.000        ; 0.431      ; 1.392      ;
; 0.804 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; clk_50       ; clk_50      ; 0.000        ; 0.431      ; 1.392      ;
; 0.806 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; clk_50       ; clk_50      ; 0.000        ; 0.431      ; 1.394      ;
; 0.806 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50       ; clk_50      ; 0.000        ; 0.431      ; 1.394      ;
; 0.807 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; clk_50       ; clk_50      ; 0.000        ; 0.431      ; 1.395      ;
; 0.810 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; clk_50       ; clk_50      ; 0.000        ; 0.427      ; 1.394      ;
; 0.812 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 1.044      ;
; 0.812 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 0.000        ; 0.427      ; 1.396      ;
; 0.813 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 1.045      ;
; 0.814 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 1.046      ;
; 0.825 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; clk_50       ; clk_50      ; 0.000        ; 0.061      ; 1.043      ;
; 0.825 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 1.057      ;
; 0.826 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ; clk_50       ; clk_50      ; 0.000        ; 0.061      ; 1.044      ;
; 0.826 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; clk_50       ; clk_50      ; 0.000        ; 0.061      ; 1.044      ;
; 0.826 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 1.058      ;
; 0.827 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ; clk_50       ; clk_50      ; 0.000        ; 0.061      ; 1.045      ;
; 0.827 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ; clk_50       ; clk_50      ; 0.000        ; 0.061      ; 1.045      ;
; 0.827 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 1.059      ;
; 0.828 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 1.060      ;
; 0.829 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 1.061      ;
; 0.831 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 1.063      ;
; 0.834 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ; clk_50       ; clk_50      ; 0.000        ; 0.065      ; 1.056      ;
; 0.836 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; clk_50       ; clk_50      ; 0.000        ; 0.065      ; 1.058      ;
; 0.838 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; clk_50       ; clk_50      ; 0.000        ; 0.061      ; 1.056      ;
; 0.839 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; clk_50       ; clk_50      ; 0.000        ; 0.061      ; 1.057      ;
; 0.840 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ; clk_50       ; clk_50      ; 0.000        ; 0.061      ; 1.058      ;
; 0.840 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ; clk_50       ; clk_50      ; 0.000        ; 0.061      ; 1.058      ;
; 0.841 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; clk_50       ; clk_50      ; 0.000        ; 0.061      ; 1.059      ;
; 0.842 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; clk_50       ; clk_50      ; 0.000        ; 0.061      ; 1.060      ;
; 0.842 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ; clk_50       ; clk_50      ; 0.000        ; 0.061      ; 1.060      ;
; 0.844 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ; clk_50       ; clk_50      ; 0.000        ; 0.061      ; 1.062      ;
; 0.844 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ; clk_50       ; clk_50      ; 0.000        ; 0.061      ; 1.062      ;
; 0.902 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; clk_50       ; clk_50      ; 0.000        ; 0.431      ; 1.490      ;
; 0.902 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; clk_50       ; clk_50      ; 0.000        ; 0.431      ; 1.490      ;
; 0.904 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; clk_50       ; clk_50      ; 0.000        ; 0.431      ; 1.492      ;
; 0.904 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50       ; clk_50      ; 0.000        ; 0.431      ; 1.492      ;
; 0.905 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; clk_50       ; clk_50      ; 0.000        ; 0.431      ; 1.493      ;
; 0.905 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; clk_50       ; clk_50      ; 0.000        ; 0.427      ; 1.489      ;
; 0.907 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 0.000        ; 0.427      ; 1.491      ;
; 0.916 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; clk_50       ; clk_50      ; 0.000        ; 0.431      ; 1.504      ;
; 0.916 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; clk_50       ; clk_50      ; 0.000        ; 0.431      ; 1.504      ;
; 0.917 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; clk_50       ; clk_50      ; 0.000        ; 0.431      ; 1.505      ;
; 0.918 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50       ; clk_50      ; 0.000        ; 0.431      ; 1.506      ;
; 0.918 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 0.000        ; 0.431      ; 1.506      ;
; 0.919 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; clk_50       ; clk_50      ; 0.000        ; 0.431      ; 1.507      ;
; 0.922 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 1.154      ;
; 0.922 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; clk_50       ; clk_50      ; 0.000        ; 0.431      ; 1.510      ;
; 0.923 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 1.155      ;
; 0.924 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 1.156      ;
; 0.925 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 1.157      ;
; 0.932 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ; clk_50       ; clk_50      ; 0.000        ; 0.065      ; 1.154      ;
; 0.934 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; clk_50       ; clk_50      ; 0.000        ; 0.065      ; 1.156      ;
; 0.935 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ; clk_50       ; clk_50      ; 0.000        ; 0.061      ; 1.153      ;
; 0.936 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; clk_50       ; clk_50      ; 0.000        ; 0.061      ; 1.154      ;
; 0.937 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 1.169      ;
; 0.937 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; clk_50       ; clk_50      ; 0.000        ; 0.061      ; 1.155      ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_50'                                                                                                                                                   ;
+--------+--------------+----------------+------------------+--------+------------+---------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                              ;
+--------+--------------+----------------+------------------+--------+------------+---------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk_50 ; Rise       ; clk_50                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ;
; 0.170  ; 0.354        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ;
; 0.170  ; 0.354        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ;
; 0.170  ; 0.354        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ;
; 0.170  ; 0.354        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ;
; 0.170  ; 0.354        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ;
; 0.170  ; 0.354        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ;
; 0.170  ; 0.354        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ;
; 0.332  ; 0.332        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[12]|clk                                           ;
; 0.332  ; 0.332        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[13]|clk                                           ;
; 0.332  ; 0.332        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[14]|clk                                           ;
; 0.332  ; 0.332        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[15]|clk                                           ;
; 0.332  ; 0.332        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[16]|clk                                           ;
; 0.332  ; 0.332        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[17]|clk                                           ;
; 0.332  ; 0.332        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[18]|clk                                           ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; clk_50~input|o                                                                                                      ;
; 0.349  ; 0.349        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                            ;
; 0.349  ; 0.349        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                            ;
; 0.349  ; 0.349        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                            ;
; 0.349  ; 0.349        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                            ;
; 0.349  ; 0.349        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                            ;
; 0.349  ; 0.349        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                            ;
; 0.349  ; 0.349        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                            ;
; 0.349  ; 0.349        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                            ;
; 0.349  ; 0.349        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                            ;
; 0.350  ; 0.350        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]|clk                                           ;
; 0.350  ; 0.350        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]|clk                                           ;
; 0.350  ; 0.350        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[9]|clk                                            ;
; 0.356  ; 0.356        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; clk_50~inputclkctrl|inclk[0]                                                                                        ;
; 0.356  ; 0.356        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; clk_50~inputclkctrl|outclk                                                                                          ;
; 0.410  ; 0.626        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ;
; 0.410  ; 0.626        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ;
; 0.410  ; 0.626        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ;
; 0.411  ; 0.627        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ;
; 0.411  ; 0.627        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ;
; 0.411  ; 0.627        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ;
; 0.411  ; 0.627        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ;
; 0.411  ; 0.627        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ;
; 0.411  ; 0.627        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ;
; 0.411  ; 0.627        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ;
; 0.411  ; 0.627        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ;
; 0.411  ; 0.627        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ;
; 0.427  ; 0.643        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ;
; 0.427  ; 0.643        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ;
; 0.427  ; 0.643        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ;
; 0.427  ; 0.643        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ;
; 0.427  ; 0.643        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ;
; 0.427  ; 0.643        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ;
; 0.427  ; 0.643        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; clk_50~input|i                                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; clk_50~input|i                                                                                                      ;
; 0.643  ; 0.643        ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; clk_50~inputclkctrl|inclk[0]                                                                                        ;
; 0.643  ; 0.643        ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; clk_50~inputclkctrl|outclk                                                                                          ;
; 0.649  ; 0.649        ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]|clk                                           ;
; 0.649  ; 0.649        ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]|clk                                           ;
; 0.649  ; 0.649        ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[9]|clk                                            ;
; 0.650  ; 0.650        ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                            ;
; 0.650  ; 0.650        ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                            ;
; 0.650  ; 0.650        ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                            ;
; 0.650  ; 0.650        ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                            ;
; 0.650  ; 0.650        ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                            ;
; 0.650  ; 0.650        ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                            ;
; 0.650  ; 0.650        ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                            ;
; 0.650  ; 0.650        ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                            ;
; 0.650  ; 0.650        ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                            ;
; 0.661  ; 0.661        ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; clk_50~input|o                                                                                                      ;
; 0.667  ; 0.667        ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[12]|clk                                           ;
; 0.667  ; 0.667        ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[13]|clk                                           ;
; 0.667  ; 0.667        ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[14]|clk                                           ;
+--------+--------------+----------------+------------------+--------+------------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; led0      ; clk_50     ; 5.589 ; 5.623 ; Rise       ; clk_50          ;
; led3      ; clk_50     ; 4.712 ; 4.759 ; Rise       ; clk_50          ;
; led3      ; clk_50     ; 4.712 ; 4.759 ; Fall       ; clk_50          ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; led0      ; clk_50     ; 5.477 ; 5.509 ; Rise       ; clk_50          ;
; led3      ; clk_50     ; 4.644 ; 4.695 ; Rise       ; clk_50          ;
; led3      ; clk_50     ; 4.644 ; 4.695 ; Fall       ; clk_50          ;
+-----------+------------+-------+-------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                         ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 535.62 MHz ; 250.0 MHz       ; clk_50     ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+--------+--------+------------------+
; Clock  ; Slack  ; End Point TNS    ;
+--------+--------+------------------+
; clk_50 ; -0.867 ; -11.050          ;
+--------+--------+------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+--------+-------+------------------+
; Clock  ; Slack ; End Point TNS    ;
+--------+-------+------------------+
; clk_50 ; 0.336 ; 0.000            ;
+--------+-------+------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+--------+--------+--------------------------------+
; Clock  ; Slack  ; End Point TNS                  ;
+--------+--------+--------------------------------+
; clk_50 ; -3.000 ; -22.000                        ;
+--------+--------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_50'                                                                                                                                                                                                                                                                                     ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.867 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 1.000        ; 0.269      ; 2.131      ;
; -0.797 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 1.000        ; 0.269      ; 2.061      ;
; -0.787 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ; clk_50       ; clk_50      ; 1.000        ; -0.051     ; 1.731      ;
; -0.787 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; clk_50       ; clk_50      ; 1.000        ; -0.051     ; 1.731      ;
; -0.769 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ; clk_50       ; clk_50      ; 1.000        ; -0.051     ; 1.713      ;
; -0.767 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; clk_50       ; clk_50      ; 1.000        ; 0.269      ; 2.031      ;
; -0.767 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50       ; clk_50      ; 1.000        ; 0.269      ; 2.031      ;
; -0.767 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 1.000        ; 0.269      ; 2.031      ;
; -0.749 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; clk_50       ; clk_50      ; 1.000        ; 0.269      ; 2.013      ;
; -0.717 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; clk_50       ; clk_50      ; 1.000        ; -0.051     ; 1.661      ;
; -0.697 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 1.000        ; 0.269      ; 1.961      ;
; -0.697 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50       ; clk_50      ; 1.000        ; 0.269      ; 1.961      ;
; -0.690 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ; clk_50       ; clk_50      ; 1.000        ; -0.054     ; 1.631      ;
; -0.687 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ; clk_50       ; clk_50      ; 1.000        ; -0.051     ; 1.631      ;
; -0.687 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; clk_50       ; clk_50      ; 1.000        ; -0.051     ; 1.631      ;
; -0.686 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ; clk_50       ; clk_50      ; 1.000        ; -0.051     ; 1.630      ;
; -0.669 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ; clk_50       ; clk_50      ; 1.000        ; -0.051     ; 1.613      ;
; -0.669 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ; clk_50       ; clk_50      ; 1.000        ; -0.051     ; 1.613      ;
; -0.667 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; clk_50       ; clk_50      ; 1.000        ; 0.269      ; 1.931      ;
; -0.667 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; clk_50       ; clk_50      ; 1.000        ; 0.269      ; 1.931      ;
; -0.667 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50       ; clk_50      ; 1.000        ; 0.269      ; 1.931      ;
; -0.666 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; clk_50       ; clk_50      ; 1.000        ; 0.269      ; 1.930      ;
; -0.665 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 1.000        ; 0.269      ; 1.929      ;
; -0.649 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; clk_50       ; clk_50      ; 1.000        ; 0.269      ; 1.913      ;
; -0.649 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; clk_50       ; clk_50      ; 1.000        ; 0.269      ; 1.913      ;
; -0.620 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ; clk_50       ; clk_50      ; 1.000        ; -0.054     ; 1.561      ;
; -0.617 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; clk_50       ; clk_50      ; 1.000        ; -0.051     ; 1.561      ;
; -0.602 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 1.000        ; -0.067     ; 1.530      ;
; -0.600 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 1.000        ; 0.269      ; 1.864      ;
; -0.597 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50       ; clk_50      ; 1.000        ; 0.269      ; 1.861      ;
; -0.597 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; clk_50       ; clk_50      ; 1.000        ; 0.269      ; 1.861      ;
; -0.590 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; clk_50       ; clk_50      ; 1.000        ; -0.054     ; 1.531      ;
; -0.590 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; clk_50       ; clk_50      ; 1.000        ; -0.054     ; 1.531      ;
; -0.590 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ; clk_50       ; clk_50      ; 1.000        ; -0.054     ; 1.531      ;
; -0.586 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ; clk_50       ; clk_50      ; 1.000        ; -0.051     ; 1.530      ;
; -0.585 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; clk_50       ; clk_50      ; 1.000        ; -0.051     ; 1.529      ;
; -0.583 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ; clk_50       ; clk_50      ; 1.000        ; -0.051     ; 1.527      ;
; -0.572 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; clk_50       ; clk_50      ; 1.000        ; -0.054     ; 1.513      ;
; -0.569 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ; clk_50       ; clk_50      ; 1.000        ; -0.051     ; 1.513      ;
; -0.567 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; clk_50       ; clk_50      ; 1.000        ; 0.269      ; 1.831      ;
; -0.567 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; clk_50       ; clk_50      ; 1.000        ; 0.269      ; 1.831      ;
; -0.567 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ; clk_50       ; clk_50      ; 1.000        ; -0.051     ; 1.511      ;
; -0.567 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; clk_50       ; clk_50      ; 1.000        ; 0.269      ; 1.831      ;
; -0.566 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; clk_50       ; clk_50      ; 1.000        ; 0.269      ; 1.830      ;
; -0.565 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 1.000        ; 0.269      ; 1.829      ;
; -0.565 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50       ; clk_50      ; 1.000        ; 0.269      ; 1.829      ;
; -0.563 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; clk_50       ; clk_50      ; 1.000        ; 0.269      ; 1.827      ;
; -0.549 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; clk_50       ; clk_50      ; 1.000        ; 0.269      ; 1.813      ;
; -0.549 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; clk_50       ; clk_50      ; 1.000        ; 0.269      ; 1.813      ;
; -0.547 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; clk_50       ; clk_50      ; 1.000        ; 0.269      ; 1.811      ;
; -0.536 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 1.000        ; -0.067     ; 1.464      ;
; -0.520 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; clk_50       ; clk_50      ; 1.000        ; -0.051     ; 1.464      ;
; -0.520 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ; clk_50       ; clk_50      ; 1.000        ; -0.054     ; 1.461      ;
; -0.520 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; clk_50       ; clk_50      ; 1.000        ; -0.054     ; 1.461      ;
; -0.502 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50       ; clk_50      ; 1.000        ; -0.067     ; 1.430      ;
; -0.500 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 1.000        ; -0.067     ; 1.428      ;
; -0.500 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50       ; clk_50      ; 1.000        ; 0.269      ; 1.764      ;
; -0.499 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 1.000        ; 0.269      ; 1.763      ;
; -0.498 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; clk_50       ; clk_50      ; 1.000        ; -0.067     ; 1.426      ;
; -0.497 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; clk_50       ; clk_50      ; 1.000        ; 0.269      ; 1.761      ;
; -0.497 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; clk_50       ; clk_50      ; 1.000        ; 0.269      ; 1.761      ;
; -0.490 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; clk_50       ; clk_50      ; 1.000        ; -0.054     ; 1.431      ;
; -0.490 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ; clk_50       ; clk_50      ; 1.000        ; -0.054     ; 1.431      ;
; -0.490 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; clk_50       ; clk_50      ; 1.000        ; -0.054     ; 1.431      ;
; -0.489 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; clk_50       ; clk_50      ; 1.000        ; -0.054     ; 1.430      ;
; -0.488 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ; clk_50       ; clk_50      ; 1.000        ; -0.054     ; 1.429      ;
; -0.485 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; clk_50       ; clk_50      ; 1.000        ; -0.051     ; 1.429      ;
; -0.484 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; clk_50       ; clk_50      ; 1.000        ; -0.067     ; 1.412      ;
; -0.483 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ; clk_50       ; clk_50      ; 1.000        ; -0.051     ; 1.427      ;
; -0.481 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ; clk_50       ; clk_50      ; 1.000        ; -0.051     ; 1.425      ;
; -0.472 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; clk_50       ; clk_50      ; 1.000        ; -0.054     ; 1.413      ;
; -0.472 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; clk_50       ; clk_50      ; 1.000        ; -0.054     ; 1.413      ;
; -0.467 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 1.000        ; 0.266      ; 1.728      ;
; -0.467 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ; clk_50       ; clk_50      ; 1.000        ; -0.051     ; 1.411      ;
; -0.467 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ; clk_50       ; clk_50      ; 1.000        ; -0.051     ; 1.411      ;
; -0.467 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; clk_50       ; clk_50      ; 1.000        ; 0.269      ; 1.731      ;
; -0.466 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; clk_50       ; clk_50      ; 1.000        ; 0.269      ; 1.730      ;
; -0.465 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50       ; clk_50      ; 1.000        ; 0.269      ; 1.729      ;
; -0.465 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; clk_50       ; clk_50      ; 1.000        ; 0.269      ; 1.729      ;
; -0.463 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; clk_50       ; clk_50      ; 1.000        ; 0.269      ; 1.727      ;
; -0.461 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; clk_50       ; clk_50      ; 1.000        ; 0.269      ; 1.725      ;
; -0.449 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; clk_50       ; clk_50      ; 1.000        ; 0.269      ; 1.713      ;
; -0.447 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; clk_50       ; clk_50      ; 1.000        ; 0.269      ; 1.711      ;
; -0.447 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; clk_50       ; clk_50      ; 1.000        ; 0.269      ; 1.711      ;
; -0.438 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 1.000        ; -0.067     ; 1.366      ;
; -0.436 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50       ; clk_50      ; 1.000        ; -0.067     ; 1.364      ;
; -0.423 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ; clk_50       ; clk_50      ; 1.000        ; -0.054     ; 1.364      ;
; -0.420 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; clk_50       ; clk_50      ; 1.000        ; -0.054     ; 1.361      ;
; -0.420 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ; clk_50       ; clk_50      ; 1.000        ; -0.054     ; 1.361      ;
; -0.419 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; clk_50       ; clk_50      ; 1.000        ; -0.051     ; 1.363      ;
; -0.404 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 1.000        ; -0.067     ; 1.332      ;
; -0.402 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; clk_50       ; clk_50      ; 1.000        ; -0.067     ; 1.330      ;
; -0.400 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; clk_50       ; clk_50      ; 1.000        ; -0.067     ; 1.328      ;
; -0.400 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50       ; clk_50      ; 1.000        ; -0.067     ; 1.328      ;
; -0.400 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; clk_50       ; clk_50      ; 1.000        ; 0.269      ; 1.664      ;
; -0.399 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 1.000        ; 0.269      ; 1.663      ;
; -0.399 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50       ; clk_50      ; 1.000        ; 0.269      ; 1.663      ;
; -0.398 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; clk_50       ; clk_50      ; 1.000        ; -0.067     ; 1.326      ;
; -0.397 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; clk_50       ; clk_50      ; 1.000        ; 0.269      ; 1.661      ;
; -0.390 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; clk_50       ; clk_50      ; 1.000        ; -0.054     ; 1.331      ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_50'                                                                                                                                                                                                                                                                                     ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.336 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 0.000        ; 0.067      ; 0.547      ;
; 0.409 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; clk_50       ; clk_50      ; 0.000        ; 0.387      ; 0.940      ;
; 0.421 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; clk_50       ; clk_50      ; 0.000        ; 0.387      ; 0.952      ;
; 0.483 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; clk_50       ; clk_50      ; 0.000        ; 0.067      ; 0.694      ;
; 0.483 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; clk_50       ; clk_50      ; 0.000        ; 0.067      ; 0.694      ;
; 0.484 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; clk_50       ; clk_50      ; 0.000        ; 0.067      ; 0.695      ;
; 0.485 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; clk_50       ; clk_50      ; 0.000        ; 0.067      ; 0.696      ;
; 0.486 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; clk_50       ; clk_50      ; 0.000        ; 0.067      ; 0.697      ;
; 0.488 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50       ; clk_50      ; 0.000        ; 0.067      ; 0.699      ;
; 0.494 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ; clk_50       ; clk_50      ; 0.000        ; 0.054      ; 0.692      ;
; 0.495 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ; clk_50       ; clk_50      ; 0.000        ; 0.054      ; 0.693      ;
; 0.495 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; clk_50       ; clk_50      ; 0.000        ; 0.054      ; 0.693      ;
; 0.496 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; clk_50       ; clk_50      ; 0.000        ; 0.054      ; 0.694      ;
; 0.496 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ; clk_50       ; clk_50      ; 0.000        ; 0.054      ; 0.694      ;
; 0.497 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ; clk_50       ; clk_50      ; 0.000        ; 0.054      ; 0.695      ;
; 0.497 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; clk_50       ; clk_50      ; 0.000        ; 0.054      ; 0.695      ;
; 0.498 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; clk_50       ; clk_50      ; 0.000        ; 0.387      ; 1.029      ;
; 0.498 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; clk_50       ; clk_50      ; 0.000        ; 0.054      ; 0.696      ;
; 0.498 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; clk_50       ; clk_50      ; 0.000        ; 0.054      ; 0.696      ;
; 0.498 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ; clk_50       ; clk_50      ; 0.000        ; 0.054      ; 0.696      ;
; 0.500 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ; clk_50       ; clk_50      ; 0.000        ; 0.054      ; 0.698      ;
; 0.503 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; clk_50       ; clk_50      ; 0.000        ; 0.387      ; 1.034      ;
; 0.505 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; clk_50       ; clk_50      ; 0.000        ; 0.387      ; 1.036      ;
; 0.510 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; clk_50       ; clk_50      ; 0.000        ; 0.387      ; 1.041      ;
; 0.510 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; clk_50       ; clk_50      ; 0.000        ; 0.390      ; 1.044      ;
; 0.516 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ; clk_50       ; clk_50      ; 0.000        ; 0.054      ; 0.714      ;
; 0.517 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; clk_50       ; clk_50      ; 0.000        ; 0.387      ; 1.048      ;
; 0.592 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; clk_50       ; clk_50      ; 0.000        ; 0.387      ; 1.123      ;
; 0.594 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; clk_50       ; clk_50      ; 0.000        ; 0.387      ; 1.125      ;
; 0.597 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; clk_50       ; clk_50      ; 0.000        ; 0.390      ; 1.131      ;
; 0.599 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; clk_50       ; clk_50      ; 0.000        ; 0.387      ; 1.130      ;
; 0.599 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; clk_50       ; clk_50      ; 0.000        ; 0.390      ; 1.133      ;
; 0.601 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50       ; clk_50      ; 0.000        ; 0.387      ; 1.132      ;
; 0.606 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; clk_50       ; clk_50      ; 0.000        ; 0.387      ; 1.137      ;
; 0.606 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; clk_50       ; clk_50      ; 0.000        ; 0.390      ; 1.140      ;
; 0.607 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; clk_50       ; clk_50      ; 0.000        ; 0.390      ; 1.141      ;
; 0.613 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50       ; clk_50      ; 0.000        ; 0.387      ; 1.144      ;
; 0.686 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; clk_50       ; clk_50      ; 0.000        ; 0.390      ; 1.220      ;
; 0.688 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; clk_50       ; clk_50      ; 0.000        ; 0.387      ; 1.219      ;
; 0.690 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; clk_50       ; clk_50      ; 0.000        ; 0.387      ; 1.221      ;
; 0.693 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; clk_50       ; clk_50      ; 0.000        ; 0.390      ; 1.227      ;
; 0.694 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; clk_50       ; clk_50      ; 0.000        ; 0.390      ; 1.228      ;
; 0.695 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50       ; clk_50      ; 0.000        ; 0.387      ; 1.226      ;
; 0.695 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; clk_50       ; clk_50      ; 0.000        ; 0.390      ; 1.229      ;
; 0.696 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; clk_50       ; clk_50      ; 0.000        ; 0.390      ; 1.230      ;
; 0.697 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 0.000        ; 0.387      ; 1.228      ;
; 0.702 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; clk_50       ; clk_50      ; 0.000        ; 0.387      ; 1.233      ;
; 0.702 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50       ; clk_50      ; 0.000        ; 0.390      ; 1.236      ;
; 0.703 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; clk_50       ; clk_50      ; 0.000        ; 0.390      ; 1.237      ;
; 0.704 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; clk_50       ; clk_50      ; 0.000        ; 0.390      ; 1.238      ;
; 0.709 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 0.000        ; 0.387      ; 1.240      ;
; 0.727 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50       ; clk_50      ; 0.000        ; 0.067      ; 0.938      ;
; 0.730 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; clk_50       ; clk_50      ; 0.000        ; 0.067      ; 0.941      ;
; 0.731 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 0.000        ; 0.067      ; 0.942      ;
; 0.732 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; clk_50       ; clk_50      ; 0.000        ; 0.067      ; 0.943      ;
; 0.733 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; clk_50       ; clk_50      ; 0.000        ; 0.067      ; 0.944      ;
; 0.737 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; clk_50       ; clk_50      ; 0.000        ; 0.067      ; 0.948      ;
; 0.739 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; clk_50       ; clk_50      ; 0.000        ; 0.067      ; 0.950      ;
; 0.740 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; clk_50       ; clk_50      ; 0.000        ; 0.054      ; 0.938      ;
; 0.740 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ; clk_50       ; clk_50      ; 0.000        ; 0.057      ; 0.941      ;
; 0.740 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50       ; clk_50      ; 0.000        ; 0.067      ; 0.951      ;
; 0.741 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ; clk_50       ; clk_50      ; 0.000        ; 0.054      ; 0.939      ;
; 0.742 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; clk_50       ; clk_50      ; 0.000        ; 0.054      ; 0.940      ;
; 0.743 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ; clk_50       ; clk_50      ; 0.000        ; 0.054      ; 0.941      ;
; 0.743 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ; clk_50       ; clk_50      ; 0.000        ; 0.054      ; 0.941      ;
; 0.744 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; clk_50       ; clk_50      ; 0.000        ; 0.054      ; 0.942      ;
; 0.744 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 0.000        ; 0.067      ; 0.955      ;
; 0.745 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; clk_50       ; clk_50      ; 0.000        ; 0.054      ; 0.943      ;
; 0.747 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ; clk_50       ; clk_50      ; 0.000        ; 0.054      ; 0.945      ;
; 0.747 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; clk_50       ; clk_50      ; 0.000        ; 0.057      ; 0.948      ;
; 0.749 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; clk_50       ; clk_50      ; 0.000        ; 0.054      ; 0.947      ;
; 0.749 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ; clk_50       ; clk_50      ; 0.000        ; 0.054      ; 0.947      ;
; 0.751 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ; clk_50       ; clk_50      ; 0.000        ; 0.054      ; 0.949      ;
; 0.752 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; clk_50       ; clk_50      ; 0.000        ; 0.054      ; 0.950      ;
; 0.756 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ; clk_50       ; clk_50      ; 0.000        ; 0.054      ; 0.954      ;
; 0.756 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ; clk_50       ; clk_50      ; 0.000        ; 0.054      ; 0.954      ;
; 0.782 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; clk_50       ; clk_50      ; 0.000        ; 0.390      ; 1.316      ;
; 0.783 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; clk_50       ; clk_50      ; 0.000        ; 0.390      ; 1.317      ;
; 0.784 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; clk_50       ; clk_50      ; 0.000        ; 0.387      ; 1.315      ;
; 0.789 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50       ; clk_50      ; 0.000        ; 0.390      ; 1.323      ;
; 0.790 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; clk_50       ; clk_50      ; 0.000        ; 0.390      ; 1.324      ;
; 0.791 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; clk_50       ; clk_50      ; 0.000        ; 0.390      ; 1.325      ;
; 0.791 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 0.000        ; 0.387      ; 1.322      ;
; 0.791 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; clk_50       ; clk_50      ; 0.000        ; 0.390      ; 1.325      ;
; 0.792 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; clk_50       ; clk_50      ; 0.000        ; 0.390      ; 1.326      ;
; 0.793 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; clk_50       ; clk_50      ; 0.000        ; 0.390      ; 1.327      ;
; 0.798 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 0.000        ; 0.390      ; 1.332      ;
; 0.799 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50       ; clk_50      ; 0.000        ; 0.390      ; 1.333      ;
; 0.800 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; clk_50       ; clk_50      ; 0.000        ; 0.390      ; 1.334      ;
; 0.804 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; clk_50       ; clk_50      ; 0.000        ; 0.390      ; 1.338      ;
; 0.816 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; clk_50       ; clk_50      ; 0.000        ; 0.067      ; 1.027      ;
; 0.819 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; clk_50       ; clk_50      ; 0.000        ; 0.067      ; 1.030      ;
; 0.823 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 0.000        ; 0.067      ; 1.034      ;
; 0.826 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50       ; clk_50      ; 0.000        ; 0.067      ; 1.037      ;
; 0.827 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ; clk_50       ; clk_50      ; 0.000        ; 0.057      ; 1.028      ;
; 0.828 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; clk_50       ; clk_50      ; 0.000        ; 0.067      ; 1.039      ;
; 0.829 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; clk_50       ; clk_50      ; 0.000        ; 0.067      ; 1.040      ;
; 0.829 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ; clk_50       ; clk_50      ; 0.000        ; 0.054      ; 1.027      ;
; 0.831 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; clk_50       ; clk_50      ; 0.000        ; 0.054      ; 1.029      ;
; 0.832 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; clk_50       ; clk_50      ; 0.000        ; 0.054      ; 1.030      ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_50'                                                                                                                                                    ;
+--------+--------------+----------------+------------------+--------+------------+---------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                              ;
+--------+--------------+----------------+------------------+--------+------------+---------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk_50 ; Rise       ; clk_50                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ;
; 0.180  ; 0.364        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ;
; 0.180  ; 0.364        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ;
; 0.180  ; 0.364        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ;
; 0.180  ; 0.364        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ;
; 0.180  ; 0.364        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ;
; 0.180  ; 0.364        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ;
; 0.180  ; 0.364        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ;
; 0.187  ; 0.371        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ;
; 0.187  ; 0.371        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ;
; 0.187  ; 0.371        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ;
; 0.187  ; 0.371        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ;
; 0.187  ; 0.371        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ;
; 0.187  ; 0.371        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ;
; 0.187  ; 0.371        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ;
; 0.187  ; 0.371        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ;
; 0.187  ; 0.371        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; clk_50~input|o                                                                                                      ;
; 0.340  ; 0.340        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[12]|clk                                           ;
; 0.340  ; 0.340        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[13]|clk                                           ;
; 0.340  ; 0.340        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[14]|clk                                           ;
; 0.340  ; 0.340        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[15]|clk                                           ;
; 0.340  ; 0.340        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[16]|clk                                           ;
; 0.340  ; 0.340        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[17]|clk                                           ;
; 0.340  ; 0.340        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[18]|clk                                           ;
; 0.345  ; 0.345        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]|clk                                           ;
; 0.345  ; 0.345        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]|clk                                           ;
; 0.345  ; 0.345        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[9]|clk                                            ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                            ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                            ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                            ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                            ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                            ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                            ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                            ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                            ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                            ;
; 0.348  ; 0.348        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; clk_50~inputclkctrl|inclk[0]                                                                                        ;
; 0.348  ; 0.348        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; clk_50~inputclkctrl|outclk                                                                                          ;
; 0.413  ; 0.629        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ;
; 0.413  ; 0.629        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ;
; 0.413  ; 0.629        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ;
; 0.413  ; 0.629        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ;
; 0.413  ; 0.629        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ;
; 0.413  ; 0.629        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ;
; 0.413  ; 0.629        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ;
; 0.413  ; 0.629        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ;
; 0.413  ; 0.629        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ;
; 0.415  ; 0.631        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ;
; 0.415  ; 0.631        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ;
; 0.415  ; 0.631        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ;
; 0.420  ; 0.636        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ;
; 0.420  ; 0.636        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ;
; 0.420  ; 0.636        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ;
; 0.420  ; 0.636        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ;
; 0.420  ; 0.636        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ;
; 0.420  ; 0.636        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ;
; 0.420  ; 0.636        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; clk_50~input|i                                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; clk_50~input|i                                                                                                      ;
; 0.651  ; 0.651        ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; clk_50~inputclkctrl|inclk[0]                                                                                        ;
; 0.651  ; 0.651        ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; clk_50~inputclkctrl|outclk                                                                                          ;
; 0.653  ; 0.653        ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                            ;
; 0.653  ; 0.653        ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                            ;
; 0.653  ; 0.653        ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                            ;
; 0.653  ; 0.653        ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                            ;
; 0.653  ; 0.653        ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                            ;
; 0.653  ; 0.653        ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                            ;
; 0.653  ; 0.653        ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                            ;
; 0.653  ; 0.653        ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                            ;
; 0.653  ; 0.653        ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                            ;
; 0.655  ; 0.655        ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]|clk                                           ;
; 0.655  ; 0.655        ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]|clk                                           ;
; 0.655  ; 0.655        ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[9]|clk                                            ;
; 0.660  ; 0.660        ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[12]|clk                                           ;
; 0.660  ; 0.660        ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[13]|clk                                           ;
; 0.660  ; 0.660        ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[14]|clk                                           ;
; 0.660  ; 0.660        ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[15]|clk                                           ;
+--------+--------------+----------------+------------------+--------+------------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; led0      ; clk_50     ; 5.314 ; 5.330 ; Rise       ; clk_50          ;
; led3      ; clk_50     ; 4.530 ; 4.647 ; Rise       ; clk_50          ;
; led3      ; clk_50     ; 4.530 ; 4.647 ; Fall       ; clk_50          ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; led0      ; clk_50     ; 5.214 ; 5.229 ; Rise       ; clk_50          ;
; led3      ; clk_50     ; 4.469 ; 4.588 ; Rise       ; clk_50          ;
; led3      ; clk_50     ; 4.469 ; 4.588 ; Fall       ; clk_50          ;
+-----------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+--------+--------+------------------+
; Clock  ; Slack  ; End Point TNS    ;
+--------+--------+------------------+
; clk_50 ; -0.223 ; -1.210           ;
+--------+--------+------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+--------+-------+------------------+
; Clock  ; Slack ; End Point TNS    ;
+--------+-------+------------------+
; clk_50 ; 0.198 ; 0.000            ;
+--------+-------+------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+--------+--------+--------------------------------+
; Clock  ; Slack  ; End Point TNS                  ;
+--------+--------+--------------------------------+
; clk_50 ; -3.000 ; -23.264                        ;
+--------+--------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_50'                                                                                                                                                                                                                                                                                     ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.223 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 1.000        ; 0.157      ; 1.367      ;
; -0.175 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 1.000        ; 0.157      ; 1.319      ;
; -0.159 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; clk_50       ; clk_50      ; 1.000        ; 0.157      ; 1.303      ;
; -0.156 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 1.000        ; 0.157      ; 1.300      ;
; -0.155 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50       ; clk_50      ; 1.000        ; 0.157      ; 1.299      ;
; -0.145 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; clk_50       ; clk_50      ; 1.000        ; 0.157      ; 1.289      ;
; -0.144 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ; clk_50       ; clk_50      ; 1.000        ; -0.032     ; 1.099      ;
; -0.140 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; clk_50       ; clk_50      ; 1.000        ; -0.032     ; 1.095      ;
; -0.130 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ; clk_50       ; clk_50      ; 1.000        ; -0.032     ; 1.085      ;
; -0.108 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 1.000        ; 0.157      ; 1.252      ;
; -0.107 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50       ; clk_50      ; 1.000        ; 0.157      ; 1.251      ;
; -0.092 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; clk_50       ; clk_50      ; 1.000        ; 0.157      ; 1.236      ;
; -0.092 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; clk_50       ; clk_50      ; 1.000        ; -0.032     ; 1.047      ;
; -0.091 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; clk_50       ; clk_50      ; 1.000        ; 0.157      ; 1.235      ;
; -0.088 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50       ; clk_50      ; 1.000        ; 0.157      ; 1.232      ;
; -0.087 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; clk_50       ; clk_50      ; 1.000        ; 0.157      ; 1.231      ;
; -0.087 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 1.000        ; 0.157      ; 1.231      ;
; -0.078 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; clk_50       ; clk_50      ; 1.000        ; 0.157      ; 1.222      ;
; -0.077 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ; clk_50       ; clk_50      ; 1.000        ; -0.032     ; 1.032      ;
; -0.077 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; clk_50       ; clk_50      ; 1.000        ; 0.157      ; 1.221      ;
; -0.076 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ; clk_50       ; clk_50      ; 1.000        ; -0.032     ; 1.031      ;
; -0.075 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ; clk_50       ; clk_50      ; 1.000        ; -0.035     ; 1.027      ;
; -0.073 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; clk_50       ; clk_50      ; 1.000        ; -0.032     ; 1.028      ;
; -0.063 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ; clk_50       ; clk_50      ; 1.000        ; -0.032     ; 1.018      ;
; -0.062 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ; clk_50       ; clk_50      ; 1.000        ; -0.032     ; 1.017      ;
; -0.040 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50       ; clk_50      ; 1.000        ; 0.157      ; 1.184      ;
; -0.039 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; clk_50       ; clk_50      ; 1.000        ; 0.157      ; 1.183      ;
; -0.038 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 1.000        ; 0.157      ; 1.182      ;
; -0.027 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ; clk_50       ; clk_50      ; 1.000        ; -0.035     ; 0.979      ;
; -0.025 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; clk_50       ; clk_50      ; 1.000        ; -0.032     ; 0.980      ;
; -0.024 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; clk_50       ; clk_50      ; 1.000        ; 0.157      ; 1.168      ;
; -0.023 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; clk_50       ; clk_50      ; 1.000        ; 0.157      ; 1.167      ;
; -0.023 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; clk_50       ; clk_50      ; 1.000        ; 0.157      ; 1.167      ;
; -0.020 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; clk_50       ; clk_50      ; 1.000        ; 0.157      ; 1.164      ;
; -0.019 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; clk_50       ; clk_50      ; 1.000        ; 0.157      ; 1.163      ;
; -0.019 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 1.000        ; 0.157      ; 1.163      ;
; -0.019 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50       ; clk_50      ; 1.000        ; 0.157      ; 1.163      ;
; -0.015 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 1.000        ; -0.043     ; 0.959      ;
; -0.011 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; clk_50       ; clk_50      ; 1.000        ; -0.035     ; 0.963      ;
; -0.010 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; clk_50       ; clk_50      ; 1.000        ; 0.157      ; 1.154      ;
; -0.010 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; clk_50       ; clk_50      ; 1.000        ; 0.157      ; 1.154      ;
; -0.009 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ; clk_50       ; clk_50      ; 1.000        ; -0.032     ; 0.964      ;
; -0.009 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; clk_50       ; clk_50      ; 1.000        ; 0.157      ; 1.153      ;
; -0.008 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ; clk_50       ; clk_50      ; 1.000        ; -0.032     ; 0.963      ;
; -0.008 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ; clk_50       ; clk_50      ; 1.000        ; -0.035     ; 0.960      ;
; -0.007 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; clk_50       ; clk_50      ; 1.000        ; -0.035     ; 0.959      ;
; -0.004 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; clk_50       ; clk_50      ; 1.000        ; -0.032     ; 0.959      ;
; 0.003  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; clk_50       ; clk_50      ; 1.000        ; -0.035     ; 0.949      ;
; 0.005  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ; clk_50       ; clk_50      ; 1.000        ; -0.032     ; 0.950      ;
; 0.005  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ; clk_50       ; clk_50      ; 1.000        ; -0.032     ; 0.950      ;
; 0.028  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; clk_50       ; clk_50      ; 1.000        ; 0.157      ; 1.116      ;
; 0.029  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; clk_50       ; clk_50      ; 1.000        ; 0.157      ; 1.115      ;
; 0.030  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 1.000        ; 0.157      ; 1.114      ;
; 0.030  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50       ; clk_50      ; 1.000        ; 0.157      ; 1.114      ;
; 0.033  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 1.000        ; -0.043     ; 0.911      ;
; 0.040  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ; clk_50       ; clk_50      ; 1.000        ; -0.035     ; 0.912      ;
; 0.041  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; clk_50       ; clk_50      ; 1.000        ; -0.035     ; 0.911      ;
; 0.044  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; clk_50       ; clk_50      ; 1.000        ; 0.157      ; 1.100      ;
; 0.045  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; clk_50       ; clk_50      ; 1.000        ; 0.157      ; 1.099      ;
; 0.045  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; clk_50       ; clk_50      ; 1.000        ; -0.032     ; 0.910      ;
; 0.045  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; clk_50       ; clk_50      ; 1.000        ; 0.157      ; 1.099      ;
; 0.047  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 1.000        ; 0.154      ; 1.094      ;
; 0.048  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; clk_50       ; clk_50      ; 1.000        ; 0.157      ; 1.096      ;
; 0.049  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; clk_50       ; clk_50      ; 1.000        ; -0.043     ; 0.895      ;
; 0.049  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50       ; clk_50      ; 1.000        ; 0.157      ; 1.095      ;
; 0.049  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; clk_50       ; clk_50      ; 1.000        ; 0.157      ; 1.095      ;
; 0.053  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50       ; clk_50      ; 1.000        ; -0.043     ; 0.891      ;
; 0.055  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 1.000        ; -0.043     ; 0.889      ;
; 0.056  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; clk_50       ; clk_50      ; 1.000        ; -0.035     ; 0.896      ;
; 0.057  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; clk_50       ; clk_50      ; 1.000        ; -0.035     ; 0.895      ;
; 0.058  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; clk_50       ; clk_50      ; 1.000        ; 0.157      ; 1.086      ;
; 0.058  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; clk_50       ; clk_50      ; 1.000        ; 0.157      ; 1.086      ;
; 0.059  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; clk_50       ; clk_50      ; 1.000        ; 0.157      ; 1.085      ;
; 0.060  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ; clk_50       ; clk_50      ; 1.000        ; -0.032     ; 0.895      ;
; 0.060  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ; clk_50       ; clk_50      ; 1.000        ; -0.032     ; 0.895      ;
; 0.060  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; clk_50       ; clk_50      ; 1.000        ; -0.035     ; 0.892      ;
; 0.061  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ; clk_50       ; clk_50      ; 1.000        ; -0.035     ; 0.891      ;
; 0.061  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ; clk_50       ; clk_50      ; 1.000        ; -0.035     ; 0.891      ;
; 0.062  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; clk_50       ; clk_50      ; 1.000        ; -0.043     ; 0.882      ;
; 0.064  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; clk_50       ; clk_50      ; 1.000        ; -0.032     ; 0.891      ;
; 0.070  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; clk_50       ; clk_50      ; 1.000        ; -0.035     ; 0.882      ;
; 0.071  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; clk_50       ; clk_50      ; 1.000        ; -0.035     ; 0.881      ;
; 0.073  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ; clk_50       ; clk_50      ; 1.000        ; -0.032     ; 0.882      ;
; 0.074  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ; clk_50       ; clk_50      ; 1.000        ; -0.032     ; 0.881      ;
; 0.096  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; clk_50       ; clk_50      ; 1.000        ; 0.157      ; 1.048      ;
; 0.098  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 1.000        ; 0.157      ; 1.046      ;
; 0.098  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50       ; clk_50      ; 1.000        ; 0.157      ; 1.046      ;
; 0.098  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; clk_50       ; clk_50      ; 1.000        ; 0.157      ; 1.046      ;
; 0.100  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 1.000        ; -0.043     ; 0.844      ;
; 0.101  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50       ; clk_50      ; 1.000        ; -0.043     ; 0.843      ;
; 0.108  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; clk_50       ; clk_50      ; 1.000        ; -0.035     ; 0.844      ;
; 0.109  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ; clk_50       ; clk_50      ; 1.000        ; -0.035     ; 0.843      ;
; 0.110  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ; clk_50       ; clk_50      ; 1.000        ; -0.035     ; 0.842      ;
; 0.111  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; clk_50       ; clk_50      ; 1.000        ; 0.154      ; 1.030      ;
; 0.113  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; clk_50       ; clk_50      ; 1.000        ; -0.032     ; 0.842      ;
; 0.113  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; clk_50       ; clk_50      ; 1.000        ; 0.157      ; 1.031      ;
; 0.113  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; clk_50       ; clk_50      ; 1.000        ; 0.157      ; 1.031      ;
; 0.114  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 1.000        ; 0.154      ; 1.027      ;
; 0.115  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50       ; clk_50      ; 1.000        ; 0.154      ; 1.026      ;
; 0.117  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; clk_50       ; clk_50      ; 1.000        ; -0.043     ; 0.827      ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_50'                                                                                                                                                                                                                                                                                     ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.198 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.325      ;
; 0.247 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; clk_50       ; clk_50      ; 0.000        ; 0.232      ; 0.563      ;
; 0.260 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; clk_50       ; clk_50      ; 0.000        ; 0.232      ; 0.576      ;
; 0.287 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.414      ;
; 0.287 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.414      ;
; 0.288 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.415      ;
; 0.288 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.415      ;
; 0.288 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.415      ;
; 0.289 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.416      ;
; 0.294 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ; clk_50       ; clk_50      ; 0.000        ; 0.035      ; 0.413      ;
; 0.294 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ; clk_50       ; clk_50      ; 0.000        ; 0.035      ; 0.413      ;
; 0.294 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; clk_50       ; clk_50      ; 0.000        ; 0.035      ; 0.413      ;
; 0.295 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ; clk_50       ; clk_50      ; 0.000        ; 0.035      ; 0.414      ;
; 0.295 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; clk_50       ; clk_50      ; 0.000        ; 0.035      ; 0.414      ;
; 0.295 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; clk_50       ; clk_50      ; 0.000        ; 0.035      ; 0.414      ;
; 0.295 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ; clk_50       ; clk_50      ; 0.000        ; 0.035      ; 0.414      ;
; 0.295 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ; clk_50       ; clk_50      ; 0.000        ; 0.035      ; 0.414      ;
; 0.296 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; clk_50       ; clk_50      ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; clk_50       ; clk_50      ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ; clk_50       ; clk_50      ; 0.000        ; 0.035      ; 0.415      ;
; 0.307 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ; clk_50       ; clk_50      ; 0.000        ; 0.035      ; 0.426      ;
; 0.310 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; clk_50       ; clk_50      ; 0.000        ; 0.232      ; 0.626      ;
; 0.312 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; clk_50       ; clk_50      ; 0.000        ; 0.232      ; 0.628      ;
; 0.313 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; clk_50       ; clk_50      ; 0.000        ; 0.232      ; 0.629      ;
; 0.321 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; clk_50       ; clk_50      ; 0.000        ; 0.235      ; 0.640      ;
; 0.323 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; clk_50       ; clk_50      ; 0.000        ; 0.232      ; 0.639      ;
; 0.326 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; clk_50       ; clk_50      ; 0.000        ; 0.232      ; 0.642      ;
; 0.375 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; clk_50       ; clk_50      ; 0.000        ; 0.232      ; 0.691      ;
; 0.376 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; clk_50       ; clk_50      ; 0.000        ; 0.232      ; 0.692      ;
; 0.376 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; clk_50       ; clk_50      ; 0.000        ; 0.235      ; 0.695      ;
; 0.378 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; clk_50       ; clk_50      ; 0.000        ; 0.232      ; 0.694      ;
; 0.379 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50       ; clk_50      ; 0.000        ; 0.232      ; 0.695      ;
; 0.384 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; clk_50       ; clk_50      ; 0.000        ; 0.235      ; 0.703      ;
; 0.387 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; clk_50       ; clk_50      ; 0.000        ; 0.235      ; 0.706      ;
; 0.387 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; clk_50       ; clk_50      ; 0.000        ; 0.235      ; 0.706      ;
; 0.389 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; clk_50       ; clk_50      ; 0.000        ; 0.232      ; 0.705      ;
; 0.392 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50       ; clk_50      ; 0.000        ; 0.232      ; 0.708      ;
; 0.436 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.563      ;
; 0.437 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.564      ;
; 0.437 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.564      ;
; 0.439 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; clk_50       ; clk_50      ; 0.000        ; 0.235      ; 0.758      ;
; 0.441 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; clk_50       ; clk_50      ; 0.000        ; 0.232      ; 0.757      ;
; 0.442 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; clk_50       ; clk_50      ; 0.000        ; 0.232      ; 0.758      ;
; 0.442 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; clk_50       ; clk_50      ; 0.000        ; 0.235      ; 0.761      ;
; 0.442 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; clk_50       ; clk_50      ; 0.000        ; 0.235      ; 0.761      ;
; 0.443 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; clk_50       ; clk_50      ; 0.000        ; 0.035      ; 0.562      ;
; 0.444 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ; clk_50       ; clk_50      ; 0.000        ; 0.035      ; 0.563      ;
; 0.444 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; clk_50       ; clk_50      ; 0.000        ; 0.035      ; 0.563      ;
; 0.444 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ; clk_50       ; clk_50      ; 0.000        ; 0.035      ; 0.563      ;
; 0.444 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50       ; clk_50      ; 0.000        ; 0.232      ; 0.760      ;
; 0.445 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ; clk_50       ; clk_50      ; 0.000        ; 0.035      ; 0.564      ;
; 0.445 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.572      ;
; 0.445 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 0.000        ; 0.232      ; 0.761      ;
; 0.446 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.573      ;
; 0.447 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.574      ;
; 0.448 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.575      ;
; 0.449 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ; clk_50       ; clk_50      ; 0.000        ; 0.038      ; 0.571      ;
; 0.449 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.576      ;
; 0.450 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; clk_50       ; clk_50      ; 0.000        ; 0.235      ; 0.769      ;
; 0.450 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; clk_50       ; clk_50      ; 0.000        ; 0.235      ; 0.769      ;
; 0.450 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.577      ;
; 0.452 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; clk_50       ; clk_50      ; 0.000        ; 0.035      ; 0.571      ;
; 0.452 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; clk_50       ; clk_50      ; 0.000        ; 0.038      ; 0.574      ;
; 0.453 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; clk_50       ; clk_50      ; 0.000        ; 0.035      ; 0.572      ;
; 0.453 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; clk_50       ; clk_50      ; 0.000        ; 0.235      ; 0.772      ;
; 0.453 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50       ; clk_50      ; 0.000        ; 0.235      ; 0.772      ;
; 0.454 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ; clk_50       ; clk_50      ; 0.000        ; 0.035      ; 0.573      ;
; 0.454 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ; clk_50       ; clk_50      ; 0.000        ; 0.035      ; 0.573      ;
; 0.454 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; clk_50       ; clk_50      ; 0.000        ; 0.035      ; 0.573      ;
; 0.454 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; clk_50       ; clk_50      ; 0.000        ; 0.235      ; 0.773      ;
; 0.455 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; clk_50       ; clk_50      ; 0.000        ; 0.232      ; 0.771      ;
; 0.455 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ; clk_50       ; clk_50      ; 0.000        ; 0.035      ; 0.574      ;
; 0.456 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; clk_50       ; clk_50      ; 0.000        ; 0.035      ; 0.575      ;
; 0.457 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ; clk_50       ; clk_50      ; 0.000        ; 0.035      ; 0.576      ;
; 0.457 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ; clk_50       ; clk_50      ; 0.000        ; 0.035      ; 0.576      ;
; 0.458 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 0.000        ; 0.232      ; 0.774      ;
; 0.499 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.626      ;
; 0.500 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.627      ;
; 0.502 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.629      ;
; 0.503 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.630      ;
; 0.504 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ; clk_50       ; clk_50      ; 0.000        ; 0.038      ; 0.626      ;
; 0.505 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ; clk_50       ; clk_50      ; 0.000        ; 0.235      ; 0.824      ;
; 0.505 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; clk_50       ; clk_50      ; 0.000        ; 0.235      ; 0.824      ;
; 0.506 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ; clk_50       ; clk_50      ; 0.000        ; 0.035      ; 0.625      ;
; 0.507 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; clk_50       ; clk_50      ; 0.000        ; 0.035      ; 0.626      ;
; 0.507 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ; clk_50       ; clk_50      ; 0.000        ; 0.038      ; 0.629      ;
; 0.507 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; clk_50       ; clk_50      ; 0.000        ; 0.035      ; 0.626      ;
; 0.507 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; clk_50       ; clk_50      ; 0.000        ; 0.232      ; 0.823      ;
; 0.508 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; clk_50       ; clk_50      ; 0.000        ; 0.035      ; 0.627      ;
; 0.508 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; clk_50       ; clk_50      ; 0.000        ; 0.235      ; 0.827      ;
; 0.508 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50       ; clk_50      ; 0.000        ; 0.235      ; 0.827      ;
; 0.509 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; clk_50       ; clk_50      ; 0.000        ; 0.235      ; 0.828      ;
; 0.510 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ; clk_50       ; clk_50      ; 0.000        ; 0.035      ; 0.629      ;
; 0.510 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ; clk_50       ; clk_50      ; 0.000        ; 0.035      ; 0.629      ;
; 0.510 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 0.000        ; 0.232      ; 0.826      ;
; 0.511 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.638      ;
; 0.511 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ; clk_50       ; clk_50      ; 0.000        ; 0.035      ; 0.630      ;
; 0.512 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.639      ;
; 0.514 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.641      ;
; 0.515 ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.642      ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_50'                                                                                                                                                    ;
+--------+--------------+----------------+------------------+--------+------------+---------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                              ;
+--------+--------------+----------------+------------------+--------+------------+---------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk_50 ; Rise       ; clk_50                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ;
; -0.085 ; 0.099        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ;
; -0.085 ; 0.099        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ;
; -0.085 ; 0.099        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ;
; -0.085 ; 0.099        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ;
; -0.085 ; 0.099        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ;
; -0.085 ; 0.099        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ;
; -0.085 ; 0.099        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ;
; 0.095  ; 0.095        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[12]|clk                                           ;
; 0.095  ; 0.095        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[13]|clk                                           ;
; 0.095  ; 0.095        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[14]|clk                                           ;
; 0.095  ; 0.095        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[15]|clk                                           ;
; 0.095  ; 0.095        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[16]|clk                                           ;
; 0.095  ; 0.095        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[17]|clk                                           ;
; 0.095  ; 0.095        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[18]|clk                                           ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; clk_50~input|o                                                                                                      ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                            ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]|clk                                           ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]|clk                                           ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                            ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                            ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                            ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                            ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                            ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                            ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                            ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                            ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[9]|clk                                            ;
; 0.132  ; 0.132        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; clk_50~inputclkctrl|inclk[0]                                                                                        ;
; 0.132  ; 0.132        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; clk_50~inputclkctrl|outclk                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; clk_50~input|i                                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_50 ; Rise       ; clk_50~input|i                                                                                                      ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[0]  ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[10] ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[11] ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[1]  ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[2]  ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[3]  ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[4]  ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[5]  ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[6]  ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[7]  ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[8]  ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[9]  ;
; 0.682  ; 0.898        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[12] ;
; 0.682  ; 0.898        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[13] ;
; 0.682  ; 0.898        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[14] ;
; 0.682  ; 0.898        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[15] ;
; 0.682  ; 0.898        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[16] ;
; 0.682  ; 0.898        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[17] ;
; 0.682  ; 0.898        ; 0.216          ; High Pulse Width ; clk_50 ; Rise       ; myclockdivider:inst123|mycounter:inst|lpm_counter:LPM_COUNTER_component|cntr_nph:auto_generated|counter_reg_bit[18] ;
; 0.867  ; 0.867        ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; clk_50~inputclkctrl|inclk[0]                                                                                        ;
; 0.867  ; 0.867        ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; clk_50~inputclkctrl|outclk                                                                                          ;
; 0.875  ; 0.875        ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]|clk                                           ;
; 0.875  ; 0.875        ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]|clk                                           ;
; 0.875  ; 0.875        ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[9]|clk                                            ;
; 0.876  ; 0.876        ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                            ;
; 0.876  ; 0.876        ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                            ;
; 0.876  ; 0.876        ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                            ;
; 0.876  ; 0.876        ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                            ;
; 0.876  ; 0.876        ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                            ;
; 0.876  ; 0.876        ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                            ;
; 0.876  ; 0.876        ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                            ;
; 0.876  ; 0.876        ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                            ;
; 0.876  ; 0.876        ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                            ;
; 0.882  ; 0.882        ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; clk_50~input|o                                                                                                      ;
; 0.904  ; 0.904        ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[12]|clk                                           ;
; 0.904  ; 0.904        ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[13]|clk                                           ;
; 0.904  ; 0.904        ; 0.000          ; High Pulse Width ; clk_50 ; Rise       ; inst123|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[14]|clk                                           ;
+--------+--------------+----------------+------------------+--------+------------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; led0      ; clk_50     ; 3.371 ; 3.393 ; Rise       ; clk_50          ;
; led3      ; clk_50     ; 2.959 ; 3.185 ; Rise       ; clk_50          ;
; led3      ; clk_50     ; 2.959 ; 3.185 ; Fall       ; clk_50          ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; led0      ; clk_50     ; 3.306 ; 3.326 ; Rise       ; clk_50          ;
; led3      ; clk_50     ; 2.917 ; 3.149 ; Rise       ; clk_50          ;
; led3      ; clk_50     ; 2.917 ; 3.149 ; Fall       ; clk_50          ;
+-----------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -1.137  ; 0.198 ; N/A      ; N/A     ; -3.000              ;
;  clk_50          ; -1.137  ; 0.198 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -15.006 ; 0.0   ; 0.0      ; 0.0     ; -23.264             ;
;  clk_50          ; -15.006 ; 0.000 ; N/A      ; N/A     ; -23.264             ;
+------------------+---------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; led0      ; clk_50     ; 5.589 ; 5.623 ; Rise       ; clk_50          ;
; led3      ; clk_50     ; 4.712 ; 4.759 ; Rise       ; clk_50          ;
; led3      ; clk_50     ; 4.712 ; 4.759 ; Fall       ; clk_50          ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; led0      ; clk_50     ; 3.306 ; 3.326 ; Rise       ; clk_50          ;
; led3      ; clk_50     ; 2.917 ; 3.149 ; Rise       ; clk_50          ;
; led3      ; clk_50     ; 2.917 ; 3.149 ; Fall       ; clk_50          ;
+-----------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; led0          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led1          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led2          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led3          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led4          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led5          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led6          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led7          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led8          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led9          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk_50                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led0          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; led1          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; led2          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.33 V              ; -0.00317 V          ; 0.162 V                              ; 0.063 V                              ; 3.54e-09 s                  ; 3.41e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.33 V             ; -0.00317 V         ; 0.162 V                             ; 0.063 V                             ; 3.54e-09 s                 ; 3.41e-09 s                 ; Yes                       ; Yes                       ;
; led3          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; led4          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; led5          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; led6          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; led7          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; led8          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; led9          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.36e-07 V                   ; 2.35 V              ; -0.00444 V          ; 0.18 V                               ; 0.019 V                              ; 7.23e-10 s                  ; 9.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.36e-07 V                  ; 2.35 V             ; -0.00444 V         ; 0.18 V                              ; 0.019 V                             ; 7.23e-10 s                 ; 9.82e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led0          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; led1          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; led2          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.64 V              ; -0.0109 V           ; 0.244 V                              ; 0.16 V                               ; 2.42e-09 s                  ; 2.37e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.64 V             ; -0.0109 V          ; 0.244 V                             ; 0.16 V                              ; 2.42e-09 s                 ; 2.37e-09 s                 ; No                        ; Yes                       ;
; led3          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; led4          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; led5          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; led6          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; led7          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; led8          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; led9          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.53e-08 V                   ; 2.7 V               ; -0.0212 V           ; 0.204 V                              ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.53e-08 V                  ; 2.7 V              ; -0.0212 V          ; 0.204 V                             ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk_50     ; clk_50   ; 190      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk_50     ; clk_50   ; 190      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 1     ; 1    ;
; Unconstrained Output Ports      ; 2     ; 2    ;
; Unconstrained Output Port Paths ; 2     ; 2    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Tue Jul 23 13:52:37 2024
Info: Command: quartus_sta sdcard -c sdcard
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'sdcard.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk_50 clk_50
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.137
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.137             -15.006 clk_50 
Info (332146): Worst-case hold slack is 0.378
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.378               0.000 clk_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -22.000 clk_50 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.867
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.867             -11.050 clk_50 
Info (332146): Worst-case hold slack is 0.336
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.336               0.000 clk_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -22.000 clk_50 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.223
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.223              -1.210 clk_50 
Info (332146): Worst-case hold slack is 0.198
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.198               0.000 clk_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -23.264 clk_50 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4622 megabytes
    Info: Processing ended: Tue Jul 23 13:52:38 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


