<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0//EN"><HTML>
<HEAD>
<META HTTP-EQUIV="Content-Type" CONTENT="text/html; charset=ISO-8859-1">
<META HTTP-EQUIV="Content-Style-Type" CONTENT="text/css">
<META NAME="GENERATOR" CONTENT="Adobe FrameMaker 7.0/HTML Export Filter">
<LINK REL="STYLESHEET" HREF="ipexpress_tab.css" CHARSET="ISO-8859-1" TYPE="text/css">
<TITLE> DDR Generic</TITLE>
</HEAD>
<BODY BGCOLOR="#ffffff">
<DIV>
<H4 CLASS="Heading3">
<A NAME="0_pgfId-1176019"></A><A NAME="0_WP0140"></A>DDR Generic</H4>

<DIV>
<H6 CLASS="HeadingRunIn">
<A NAME="0_pgfId-1176020"></A>Description:</H6>
<P CLASS="Body">
<A NAME="0_pgfId-1176021"></A>Allows you to generate a DDR for a generic application.</P>
</DIV>

<DIV>
<H6 CLASS="HeadingRunIn">
<A NAME="0_pgfId-1176022"></A>Devices Supported:</H6>
<P CLASS="Body">
<A NAME="0_pgfId-1176023"></A>ECP5U, ECP5UM,
LatticeEC, LatticeECP, LatticeECP2, LatticeECP2M, LatticeECP3,
LatticeXP, LatticeXP2, LIFMD, LIFMDF, 
MachXO2, MachXO3D, MachXO3L, Platform Manager 2</P>
</DIV>

<DIV>
<H6 CLASS="HeadingRunIn">
<A NAME="0_pgfId-1176024"></A>Version:</H6>
  <P CLASS="Body"><A NAME="0_pgfId-1176025"></A>6.1</P>
</DIV>

<DIV>
<H6 CLASS="HeadingRunIn">
<A NAME="0_pgfId-1176024"></A>Revision History:</H6>
  <P CLASS="Body"><A NAME="0_pgfId-1180158"></A>
    6.1: Added LIFMDF support.</P>
  <P CLASS="Body"><A NAME="0_pgfId-1180158"></A>
    6.0: Switched primitive lib to synthesis header. Added LIFMD support. Added MachXO3D support.</P>
  <P CLASS="Body"><A NAME="0_pgfId-1180158"></A>
    5.8: Added support for IOL on ECP5 with uneven sides.</P>
  <P CLASS="Body"><A NAME="0_pgfId-1180158"></A>
    5.7: Added MachXO3L MIPI support. ECP5 update.</P>
  <P CLASS="Body"><A NAME="0_pgfId-1180158"></A>
    5.6: Updated synchronization logic. Added ECP5 support.</P>
  <P CLASS="Body"><A NAME="0_pgfId-1180158"></A>
    5.5: Added MachXO3L support.</P>
    The DEL_ADJ and DEL_VAL attributes can no longer be accessed in the HDL code.</P>
  <P CLASS="Body"><A NAME="0_pgfId-1180281"></A>
    5.4: Bug fixes and minor updates.</P>
<P CLASS="Body"><A NAME="0_pgfId-1180158"></A>
  5.3: LatticeECP4 update.</P>
<P CLASS="Body"><A NAME="0_pgfId-1180158"></A>
  5.2: Minor updates.</P>
<P CLASS="Body"><A NAME="0_pgfId-1180158"></A>
  5.1: Added GDDRX1_RX.SCLK.PLL.Aligned and
  GDDRX2_RX.ECLK.Aligned (no CLKDIV) for LatticeECP3.</P>
<P CLASS="Body"><A NAME="0_pgfId-1180158"></A>
  5.0: Major changes for LatticeECP3.</P>
<P CLASS="Body"><A NAME="0_pgfId-1180158"></A>
  4.0: For LatticeECP3, removed bypass delay mode, output 2x, and all bidi modes.</P>
<P CLASS="Body"><A NAME="0_pgfId-1180158"></A>
  3.6: For LatticeECP3, removed ECLK from DQSBUFF and DQSBUFG.</P>
<P CLASS="Body"><A NAME="0_pgfId-1176027"></A>
  3.5: For LatticeECP2/M and LatticeXP2, fixed the port-order for input DDRs using a gearing ratio of 2.
  Updated LatticeECP3 elements.</P>
<P CLASS="Body"><A NAME="0_pgfId-1176027"></A>
  3.4: Added "wire" declaration in Verilog output.</P>
<P CLASS="Body"><A NAME="0_pgfId-1176027"></A>
  3.3: Added support for CLKDIV (ECP2); Added syn_noprune for I/O Assistant flow (ECP2).</P>
<P CLASS="Body"><A NAME="0_pgfId-1183583"></A>
  3.2: For LatticeECP2 and LatticeXP2, directional DDRs input and output registers use CE='1' and RST='0'.</P>
<P CLASS="Body"><A NAME="0_pgfId-1176028"></A>
  3.1: Additional device support; single clock option for x1 gear Inputs and Bidi.</P>
<P CLASS="Body"><A NAME="0_pgfId-1176029"></A>
  3.0: For LatticeECP2: Fixed delay mode allows user to specify the delay.
  Enable and reset are changed to meet hardware requirements.
  For  LatticeECP/EC, and LatticeXP, there is no change.</P>
<P CLASS="Body"><A NAME="0_pgfId-1176030"></A>
  2.0: Updated for compatibility with IPexpress.</P>
<P CLASS="Body"><A NAME="0_pgfId-1176031"></A>
  1.0: Original released version.</P>
</DIV>
<DIV>

<H6 CLASS="HeadingRunIn">
<A NAME="0_pgfId-1176032"></A>References</H6>
<P CLASS="Body">
  <A NAME="0_pgfId-1176034"></A><SPAN CLASS="Hyperlink">
  <A HREF="http://www.latticesemi.com/dynamic/view_document.cfm?document_id=50467" CLASS="URL">TN1265</A></SPAN>
  - ECP5 High-Speed I/O Interface</P>
<P CLASS="Body">
  <A NAME="0_pgfId-1176034"></A><SPAN CLASS="Hyperlink">
  <A HREF="http://www.latticesemi.com/lit/docs/technotes/tn1050.pdf" CLASS="URL">TN1050</A></SPAN>
  - LatticeECP/EC and LatticeXP DDR Usage Guide</P>
<P CLASS="Body">
  <A NAME="0_pgfId-1176034"></A><SPAN CLASS="Hyperlink">
  <A HREF="http://www.latticesemi.com/lit/docs/technotes/tn1105.pdf" CLASS="URL">TN1105</A></SPAN>
  - LatticeECP2/M High-Speed I/O Interface</P>
<P CLASS="Body">
  <A NAME="0_pgfId-1176034"></A><SPAN CLASS="Hyperlink">
  <A HREF="http://www.latticesemi.com/dynamic/view_document.cfm?document_id=32320" CLASS="URL">TN1180</A></SPAN>
  - LatticeECP3 High-Speed I/O Interface</P>
<P CLASS="Body">
  <A NAME="0_pgfId-1176034"></A><SPAN CLASS="Hyperlink">
  <A HREF="http://www.latticesemi.com/view_document?document_id=23977" CLASS="URL">TN1138</A></SPAN>
  - LatticeXP2 High-Speed I/O Interface</P>
<P CLASS="Body">
  <A NAME="0_pgfId-1176034"></A><SPAN CLASS="Hyperlink">
  <A HREF="http://www.latticesemi.com/view_document?document_id=39084" CLASS="URL">TN1203</A></SPAN>
  - Implementing High-Speed Interfaces with MachXO2 Devices</P>
<P CLASS="Body">
  <A NAME="0_pgfId-1176034"></A><SPAN CLASS="Hyperlink">
  <A HREF="http://www.latticesemi.com/view_document?document_id=50122" CLASS="URL">TN1281</A></SPAN>
  - Implementing High-Speed Interfaces with MachXO3L Devices</P>
  <P CLASS="Body">
  <A NAME="0_pgfId-1176034"></A><SPAN CLASS="Hyperlink">
  <A HREF="http://www.latticesemi.com/view_document?document_id=51653" CLASS="URL">TN1301</A></SPAN>
  - CrossLink High-Speed I/O Interface</P>
</DIV>
</DIV>
</BODY>
</HTML>