/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* CAN */
.set CAN_CanIP__CSR_BUF_SR, CYREG_CAN0_CSR_BUF_SR
.set CAN_CanIP__CSR_CFG, CYREG_CAN0_CSR_CFG
.set CAN_CanIP__CSR_CMD, CYREG_CAN0_CSR_CMD
.set CAN_CanIP__CSR_ERR_SR, CYREG_CAN0_CSR_ERR_SR
.set CAN_CanIP__CSR_INT_EN, CYREG_CAN0_CSR_INT_EN
.set CAN_CanIP__CSR_INT_SR, CYREG_CAN0_CSR_INT_SR
.set CAN_CanIP__PM_ACT_CFG, CYREG_PM_ACT_CFG6
.set CAN_CanIP__PM_ACT_MSK, 0x01
.set CAN_CanIP__PM_STBY_CFG, CYREG_PM_STBY_CFG6
.set CAN_CanIP__PM_STBY_MSK, 0x01
.set CAN_CanIP__RX0_ACR, CYREG_CAN0_RX0_ACR
.set CAN_CanIP__RX0_ACRD, CYREG_CAN0_RX0_ACRD
.set CAN_CanIP__RX0_AMR, CYREG_CAN0_RX0_AMR
.set CAN_CanIP__RX0_AMRD, CYREG_CAN0_RX0_AMRD
.set CAN_CanIP__RX0_CMD, CYREG_CAN0_RX0_CMD
.set CAN_CanIP__RX0_DH, CYREG_CAN0_RX0_DH
.set CAN_CanIP__RX0_DL, CYREG_CAN0_RX0_DL
.set CAN_CanIP__RX0_ID, CYREG_CAN0_RX0_ID
.set CAN_CanIP__RX1_ACR, CYREG_CAN0_RX1_ACR
.set CAN_CanIP__RX1_ACRD, CYREG_CAN0_RX1_ACRD
.set CAN_CanIP__RX1_AMR, CYREG_CAN0_RX1_AMR
.set CAN_CanIP__RX1_AMRD, CYREG_CAN0_RX1_AMRD
.set CAN_CanIP__RX1_CMD, CYREG_CAN0_RX1_CMD
.set CAN_CanIP__RX1_DH, CYREG_CAN0_RX1_DH
.set CAN_CanIP__RX1_DL, CYREG_CAN0_RX1_DL
.set CAN_CanIP__RX1_ID, CYREG_CAN0_RX1_ID
.set CAN_CanIP__RX10_ACR, CYREG_CAN0_RX10_ACR
.set CAN_CanIP__RX10_ACRD, CYREG_CAN0_RX10_ACRD
.set CAN_CanIP__RX10_AMR, CYREG_CAN0_RX10_AMR
.set CAN_CanIP__RX10_AMRD, CYREG_CAN0_RX10_AMRD
.set CAN_CanIP__RX10_CMD, CYREG_CAN0_RX10_CMD
.set CAN_CanIP__RX10_DH, CYREG_CAN0_RX10_DH
.set CAN_CanIP__RX10_DL, CYREG_CAN0_RX10_DL
.set CAN_CanIP__RX10_ID, CYREG_CAN0_RX10_ID
.set CAN_CanIP__RX11_ACR, CYREG_CAN0_RX11_ACR
.set CAN_CanIP__RX11_ACRD, CYREG_CAN0_RX11_ACRD
.set CAN_CanIP__RX11_AMR, CYREG_CAN0_RX11_AMR
.set CAN_CanIP__RX11_AMRD, CYREG_CAN0_RX11_AMRD
.set CAN_CanIP__RX11_CMD, CYREG_CAN0_RX11_CMD
.set CAN_CanIP__RX11_DH, CYREG_CAN0_RX11_DH
.set CAN_CanIP__RX11_DL, CYREG_CAN0_RX11_DL
.set CAN_CanIP__RX11_ID, CYREG_CAN0_RX11_ID
.set CAN_CanIP__RX12_ACR, CYREG_CAN0_RX12_ACR
.set CAN_CanIP__RX12_ACRD, CYREG_CAN0_RX12_ACRD
.set CAN_CanIP__RX12_AMR, CYREG_CAN0_RX12_AMR
.set CAN_CanIP__RX12_AMRD, CYREG_CAN0_RX12_AMRD
.set CAN_CanIP__RX12_CMD, CYREG_CAN0_RX12_CMD
.set CAN_CanIP__RX12_DH, CYREG_CAN0_RX12_DH
.set CAN_CanIP__RX12_DL, CYREG_CAN0_RX12_DL
.set CAN_CanIP__RX12_ID, CYREG_CAN0_RX12_ID
.set CAN_CanIP__RX13_ACR, CYREG_CAN0_RX13_ACR
.set CAN_CanIP__RX13_ACRD, CYREG_CAN0_RX13_ACRD
.set CAN_CanIP__RX13_AMR, CYREG_CAN0_RX13_AMR
.set CAN_CanIP__RX13_AMRD, CYREG_CAN0_RX13_AMRD
.set CAN_CanIP__RX13_CMD, CYREG_CAN0_RX13_CMD
.set CAN_CanIP__RX13_DH, CYREG_CAN0_RX13_DH
.set CAN_CanIP__RX13_DL, CYREG_CAN0_RX13_DL
.set CAN_CanIP__RX13_ID, CYREG_CAN0_RX13_ID
.set CAN_CanIP__RX14_ACR, CYREG_CAN0_RX14_ACR
.set CAN_CanIP__RX14_ACRD, CYREG_CAN0_RX14_ACRD
.set CAN_CanIP__RX14_AMR, CYREG_CAN0_RX14_AMR
.set CAN_CanIP__RX14_AMRD, CYREG_CAN0_RX14_AMRD
.set CAN_CanIP__RX14_CMD, CYREG_CAN0_RX14_CMD
.set CAN_CanIP__RX14_DH, CYREG_CAN0_RX14_DH
.set CAN_CanIP__RX14_DL, CYREG_CAN0_RX14_DL
.set CAN_CanIP__RX14_ID, CYREG_CAN0_RX14_ID
.set CAN_CanIP__RX15_ACR, CYREG_CAN0_RX15_ACR
.set CAN_CanIP__RX15_ACRD, CYREG_CAN0_RX15_ACRD
.set CAN_CanIP__RX15_AMR, CYREG_CAN0_RX15_AMR
.set CAN_CanIP__RX15_AMRD, CYREG_CAN0_RX15_AMRD
.set CAN_CanIP__RX15_CMD, CYREG_CAN0_RX15_CMD
.set CAN_CanIP__RX15_DH, CYREG_CAN0_RX15_DH
.set CAN_CanIP__RX15_DL, CYREG_CAN0_RX15_DL
.set CAN_CanIP__RX15_ID, CYREG_CAN0_RX15_ID
.set CAN_CanIP__RX2_ACR, CYREG_CAN0_RX2_ACR
.set CAN_CanIP__RX2_ACRD, CYREG_CAN0_RX2_ACRD
.set CAN_CanIP__RX2_AMR, CYREG_CAN0_RX2_AMR
.set CAN_CanIP__RX2_AMRD, CYREG_CAN0_RX2_AMRD
.set CAN_CanIP__RX2_CMD, CYREG_CAN0_RX2_CMD
.set CAN_CanIP__RX2_DH, CYREG_CAN0_RX2_DH
.set CAN_CanIP__RX2_DL, CYREG_CAN0_RX2_DL
.set CAN_CanIP__RX2_ID, CYREG_CAN0_RX2_ID
.set CAN_CanIP__RX3_ACR, CYREG_CAN0_RX3_ACR
.set CAN_CanIP__RX3_ACRD, CYREG_CAN0_RX3_ACRD
.set CAN_CanIP__RX3_AMR, CYREG_CAN0_RX3_AMR
.set CAN_CanIP__RX3_AMRD, CYREG_CAN0_RX3_AMRD
.set CAN_CanIP__RX3_CMD, CYREG_CAN0_RX3_CMD
.set CAN_CanIP__RX3_DH, CYREG_CAN0_RX3_DH
.set CAN_CanIP__RX3_DL, CYREG_CAN0_RX3_DL
.set CAN_CanIP__RX3_ID, CYREG_CAN0_RX3_ID
.set CAN_CanIP__RX4_ACR, CYREG_CAN0_RX4_ACR
.set CAN_CanIP__RX4_ACRD, CYREG_CAN0_RX4_ACRD
.set CAN_CanIP__RX4_AMR, CYREG_CAN0_RX4_AMR
.set CAN_CanIP__RX4_AMRD, CYREG_CAN0_RX4_AMRD
.set CAN_CanIP__RX4_CMD, CYREG_CAN0_RX4_CMD
.set CAN_CanIP__RX4_DH, CYREG_CAN0_RX4_DH
.set CAN_CanIP__RX4_DL, CYREG_CAN0_RX4_DL
.set CAN_CanIP__RX4_ID, CYREG_CAN0_RX4_ID
.set CAN_CanIP__RX5_ACR, CYREG_CAN0_RX5_ACR
.set CAN_CanIP__RX5_ACRD, CYREG_CAN0_RX5_ACRD
.set CAN_CanIP__RX5_AMR, CYREG_CAN0_RX5_AMR
.set CAN_CanIP__RX5_AMRD, CYREG_CAN0_RX5_AMRD
.set CAN_CanIP__RX5_CMD, CYREG_CAN0_RX5_CMD
.set CAN_CanIP__RX5_DH, CYREG_CAN0_RX5_DH
.set CAN_CanIP__RX5_DL, CYREG_CAN0_RX5_DL
.set CAN_CanIP__RX5_ID, CYREG_CAN0_RX5_ID
.set CAN_CanIP__RX6_ACR, CYREG_CAN0_RX6_ACR
.set CAN_CanIP__RX6_ACRD, CYREG_CAN0_RX6_ACRD
.set CAN_CanIP__RX6_AMR, CYREG_CAN0_RX6_AMR
.set CAN_CanIP__RX6_AMRD, CYREG_CAN0_RX6_AMRD
.set CAN_CanIP__RX6_CMD, CYREG_CAN0_RX6_CMD
.set CAN_CanIP__RX6_DH, CYREG_CAN0_RX6_DH
.set CAN_CanIP__RX6_DL, CYREG_CAN0_RX6_DL
.set CAN_CanIP__RX6_ID, CYREG_CAN0_RX6_ID
.set CAN_CanIP__RX7_ACR, CYREG_CAN0_RX7_ACR
.set CAN_CanIP__RX7_ACRD, CYREG_CAN0_RX7_ACRD
.set CAN_CanIP__RX7_AMR, CYREG_CAN0_RX7_AMR
.set CAN_CanIP__RX7_AMRD, CYREG_CAN0_RX7_AMRD
.set CAN_CanIP__RX7_CMD, CYREG_CAN0_RX7_CMD
.set CAN_CanIP__RX7_DH, CYREG_CAN0_RX7_DH
.set CAN_CanIP__RX7_DL, CYREG_CAN0_RX7_DL
.set CAN_CanIP__RX7_ID, CYREG_CAN0_RX7_ID
.set CAN_CanIP__RX8_ACR, CYREG_CAN0_RX8_ACR
.set CAN_CanIP__RX8_ACRD, CYREG_CAN0_RX8_ACRD
.set CAN_CanIP__RX8_AMR, CYREG_CAN0_RX8_AMR
.set CAN_CanIP__RX8_AMRD, CYREG_CAN0_RX8_AMRD
.set CAN_CanIP__RX8_CMD, CYREG_CAN0_RX8_CMD
.set CAN_CanIP__RX8_DH, CYREG_CAN0_RX8_DH
.set CAN_CanIP__RX8_DL, CYREG_CAN0_RX8_DL
.set CAN_CanIP__RX8_ID, CYREG_CAN0_RX8_ID
.set CAN_CanIP__RX9_ACR, CYREG_CAN0_RX9_ACR
.set CAN_CanIP__RX9_ACRD, CYREG_CAN0_RX9_ACRD
.set CAN_CanIP__RX9_AMR, CYREG_CAN0_RX9_AMR
.set CAN_CanIP__RX9_AMRD, CYREG_CAN0_RX9_AMRD
.set CAN_CanIP__RX9_CMD, CYREG_CAN0_RX9_CMD
.set CAN_CanIP__RX9_DH, CYREG_CAN0_RX9_DH
.set CAN_CanIP__RX9_DL, CYREG_CAN0_RX9_DL
.set CAN_CanIP__RX9_ID, CYREG_CAN0_RX9_ID
.set CAN_CanIP__TX0_CMD, CYREG_CAN0_TX0_CMD
.set CAN_CanIP__TX0_DH, CYREG_CAN0_TX0_DH
.set CAN_CanIP__TX0_DL, CYREG_CAN0_TX0_DL
.set CAN_CanIP__TX0_ID, CYREG_CAN0_TX0_ID
.set CAN_CanIP__TX1_CMD, CYREG_CAN0_TX1_CMD
.set CAN_CanIP__TX1_DH, CYREG_CAN0_TX1_DH
.set CAN_CanIP__TX1_DL, CYREG_CAN0_TX1_DL
.set CAN_CanIP__TX1_ID, CYREG_CAN0_TX1_ID
.set CAN_CanIP__TX2_CMD, CYREG_CAN0_TX2_CMD
.set CAN_CanIP__TX2_DH, CYREG_CAN0_TX2_DH
.set CAN_CanIP__TX2_DL, CYREG_CAN0_TX2_DL
.set CAN_CanIP__TX2_ID, CYREG_CAN0_TX2_ID
.set CAN_CanIP__TX3_CMD, CYREG_CAN0_TX3_CMD
.set CAN_CanIP__TX3_DH, CYREG_CAN0_TX3_DH
.set CAN_CanIP__TX3_DL, CYREG_CAN0_TX3_DL
.set CAN_CanIP__TX3_ID, CYREG_CAN0_TX3_ID
.set CAN_CanIP__TX4_CMD, CYREG_CAN0_TX4_CMD
.set CAN_CanIP__TX4_DH, CYREG_CAN0_TX4_DH
.set CAN_CanIP__TX4_DL, CYREG_CAN0_TX4_DL
.set CAN_CanIP__TX4_ID, CYREG_CAN0_TX4_ID
.set CAN_CanIP__TX5_CMD, CYREG_CAN0_TX5_CMD
.set CAN_CanIP__TX5_DH, CYREG_CAN0_TX5_DH
.set CAN_CanIP__TX5_DL, CYREG_CAN0_TX5_DL
.set CAN_CanIP__TX5_ID, CYREG_CAN0_TX5_ID
.set CAN_CanIP__TX6_CMD, CYREG_CAN0_TX6_CMD
.set CAN_CanIP__TX6_DH, CYREG_CAN0_TX6_DH
.set CAN_CanIP__TX6_DL, CYREG_CAN0_TX6_DL
.set CAN_CanIP__TX6_ID, CYREG_CAN0_TX6_ID
.set CAN_CanIP__TX7_CMD, CYREG_CAN0_TX7_CMD
.set CAN_CanIP__TX7_DH, CYREG_CAN0_TX7_DH
.set CAN_CanIP__TX7_DL, CYREG_CAN0_TX7_DL
.set CAN_CanIP__TX7_ID, CYREG_CAN0_TX7_ID
.set CAN_isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set CAN_isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set CAN_isr__INTC_MASK, 0x10000
.set CAN_isr__INTC_NUMBER, 16
.set CAN_isr__INTC_PRIOR_NUM, 7
.set CAN_isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_16
.set CAN_isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set CAN_isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set CAN_RX__0__INTTYPE, CYREG_PICU15_INTTYPE1
.set CAN_RX__0__MASK, 0x02
.set CAN_RX__0__PC, CYREG_IO_PC_PRT15_PC1
.set CAN_RX__0__PORT, 15
.set CAN_RX__0__SHIFT, 1
.set CAN_RX__AG, CYREG_PRT15_AG
.set CAN_RX__AMUX, CYREG_PRT15_AMUX
.set CAN_RX__BIE, CYREG_PRT15_BIE
.set CAN_RX__BIT_MASK, CYREG_PRT15_BIT_MASK
.set CAN_RX__BYP, CYREG_PRT15_BYP
.set CAN_RX__CTL, CYREG_PRT15_CTL
.set CAN_RX__DM0, CYREG_PRT15_DM0
.set CAN_RX__DM1, CYREG_PRT15_DM1
.set CAN_RX__DM2, CYREG_PRT15_DM2
.set CAN_RX__DR, CYREG_PRT15_DR
.set CAN_RX__INP_DIS, CYREG_PRT15_INP_DIS
.set CAN_RX__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set CAN_RX__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set CAN_RX__LCD_EN, CYREG_PRT15_LCD_EN
.set CAN_RX__MASK, 0x02
.set CAN_RX__PORT, 15
.set CAN_RX__PRT, CYREG_PRT15_PRT
.set CAN_RX__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set CAN_RX__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set CAN_RX__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set CAN_RX__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set CAN_RX__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set CAN_RX__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set CAN_RX__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set CAN_RX__PS, CYREG_PRT15_PS
.set CAN_RX__SHIFT, 1
.set CAN_RX__SLW, CYREG_PRT15_SLW
.set CAN_TX__0__INTTYPE, CYREG_PICU15_INTTYPE0
.set CAN_TX__0__MASK, 0x01
.set CAN_TX__0__PC, CYREG_IO_PC_PRT15_PC0
.set CAN_TX__0__PORT, 15
.set CAN_TX__0__SHIFT, 0
.set CAN_TX__AG, CYREG_PRT15_AG
.set CAN_TX__AMUX, CYREG_PRT15_AMUX
.set CAN_TX__BIE, CYREG_PRT15_BIE
.set CAN_TX__BIT_MASK, CYREG_PRT15_BIT_MASK
.set CAN_TX__BYP, CYREG_PRT15_BYP
.set CAN_TX__CTL, CYREG_PRT15_CTL
.set CAN_TX__DM0, CYREG_PRT15_DM0
.set CAN_TX__DM1, CYREG_PRT15_DM1
.set CAN_TX__DM2, CYREG_PRT15_DM2
.set CAN_TX__DR, CYREG_PRT15_DR
.set CAN_TX__INP_DIS, CYREG_PRT15_INP_DIS
.set CAN_TX__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set CAN_TX__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set CAN_TX__LCD_EN, CYREG_PRT15_LCD_EN
.set CAN_TX__MASK, 0x01
.set CAN_TX__PORT, 15
.set CAN_TX__PRT, CYREG_PRT15_PRT
.set CAN_TX__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set CAN_TX__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set CAN_TX__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set CAN_TX__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set CAN_TX__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set CAN_TX__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set CAN_TX__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set CAN_TX__PS, CYREG_PRT15_PS
.set CAN_TX__SHIFT, 0
.set CAN_TX__SLW, CYREG_PRT15_SLW

/* AIR_enable */
.set AIR_enable__0__INTTYPE, CYREG_PICU1_INTTYPE7
.set AIR_enable__0__MASK, 0x80
.set AIR_enable__0__PC, CYREG_PRT1_PC7
.set AIR_enable__0__PORT, 1
.set AIR_enable__0__SHIFT, 7
.set AIR_enable__AG, CYREG_PRT1_AG
.set AIR_enable__AMUX, CYREG_PRT1_AMUX
.set AIR_enable__BIE, CYREG_PRT1_BIE
.set AIR_enable__BIT_MASK, CYREG_PRT1_BIT_MASK
.set AIR_enable__BYP, CYREG_PRT1_BYP
.set AIR_enable__CTL, CYREG_PRT1_CTL
.set AIR_enable__DM0, CYREG_PRT1_DM0
.set AIR_enable__DM1, CYREG_PRT1_DM1
.set AIR_enable__DM2, CYREG_PRT1_DM2
.set AIR_enable__DR, CYREG_PRT1_DR
.set AIR_enable__INP_DIS, CYREG_PRT1_INP_DIS
.set AIR_enable__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set AIR_enable__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set AIR_enable__LCD_EN, CYREG_PRT1_LCD_EN
.set AIR_enable__MASK, 0x80
.set AIR_enable__PORT, 1
.set AIR_enable__PRT, CYREG_PRT1_PRT
.set AIR_enable__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set AIR_enable__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set AIR_enable__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set AIR_enable__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set AIR_enable__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set AIR_enable__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set AIR_enable__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set AIR_enable__PS, CYREG_PRT1_PS
.set AIR_enable__SHIFT, 7
.set AIR_enable__SLW, CYREG_PRT1_SLW

/* Boost_Button */
.set Boost_Button__0__INTTYPE, CYREG_PICU3_INTTYPE0
.set Boost_Button__0__MASK, 0x01
.set Boost_Button__0__PC, CYREG_PRT3_PC0
.set Boost_Button__0__PORT, 3
.set Boost_Button__0__SHIFT, 0
.set Boost_Button__AG, CYREG_PRT3_AG
.set Boost_Button__AMUX, CYREG_PRT3_AMUX
.set Boost_Button__BIE, CYREG_PRT3_BIE
.set Boost_Button__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Boost_Button__BYP, CYREG_PRT3_BYP
.set Boost_Button__CTL, CYREG_PRT3_CTL
.set Boost_Button__DM0, CYREG_PRT3_DM0
.set Boost_Button__DM1, CYREG_PRT3_DM1
.set Boost_Button__DM2, CYREG_PRT3_DM2
.set Boost_Button__DR, CYREG_PRT3_DR
.set Boost_Button__INP_DIS, CYREG_PRT3_INP_DIS
.set Boost_Button__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Boost_Button__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Boost_Button__LCD_EN, CYREG_PRT3_LCD_EN
.set Boost_Button__MASK, 0x01
.set Boost_Button__PORT, 3
.set Boost_Button__PRT, CYREG_PRT3_PRT
.set Boost_Button__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Boost_Button__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Boost_Button__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Boost_Button__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Boost_Button__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Boost_Button__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Boost_Button__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Boost_Button__PS, CYREG_PRT3_PS
.set Boost_Button__SHIFT, 0
.set Boost_Button__SLW, CYREG_PRT3_SLW

/* Selector_In_1 */
.set Selector_In_1__0__INTTYPE, CYREG_PICU3_INTTYPE1
.set Selector_In_1__0__MASK, 0x02
.set Selector_In_1__0__PC, CYREG_PRT3_PC1
.set Selector_In_1__0__PORT, 3
.set Selector_In_1__0__SHIFT, 1
.set Selector_In_1__AG, CYREG_PRT3_AG
.set Selector_In_1__AMUX, CYREG_PRT3_AMUX
.set Selector_In_1__BIE, CYREG_PRT3_BIE
.set Selector_In_1__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Selector_In_1__BYP, CYREG_PRT3_BYP
.set Selector_In_1__CTL, CYREG_PRT3_CTL
.set Selector_In_1__DM0, CYREG_PRT3_DM0
.set Selector_In_1__DM1, CYREG_PRT3_DM1
.set Selector_In_1__DM2, CYREG_PRT3_DM2
.set Selector_In_1__DR, CYREG_PRT3_DR
.set Selector_In_1__INP_DIS, CYREG_PRT3_INP_DIS
.set Selector_In_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Selector_In_1__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Selector_In_1__LCD_EN, CYREG_PRT3_LCD_EN
.set Selector_In_1__MASK, 0x02
.set Selector_In_1__PORT, 3
.set Selector_In_1__PRT, CYREG_PRT3_PRT
.set Selector_In_1__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Selector_In_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Selector_In_1__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Selector_In_1__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Selector_In_1__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Selector_In_1__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Selector_In_1__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Selector_In_1__PS, CYREG_PRT3_PS
.set Selector_In_1__SHIFT, 1
.set Selector_In_1__SLW, CYREG_PRT3_SLW

/* Selector_In_2 */
.set Selector_In_2__0__INTTYPE, CYREG_PICU3_INTTYPE2
.set Selector_In_2__0__MASK, 0x04
.set Selector_In_2__0__PC, CYREG_PRT3_PC2
.set Selector_In_2__0__PORT, 3
.set Selector_In_2__0__SHIFT, 2
.set Selector_In_2__AG, CYREG_PRT3_AG
.set Selector_In_2__AMUX, CYREG_PRT3_AMUX
.set Selector_In_2__BIE, CYREG_PRT3_BIE
.set Selector_In_2__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Selector_In_2__BYP, CYREG_PRT3_BYP
.set Selector_In_2__CTL, CYREG_PRT3_CTL
.set Selector_In_2__DM0, CYREG_PRT3_DM0
.set Selector_In_2__DM1, CYREG_PRT3_DM1
.set Selector_In_2__DM2, CYREG_PRT3_DM2
.set Selector_In_2__DR, CYREG_PRT3_DR
.set Selector_In_2__INP_DIS, CYREG_PRT3_INP_DIS
.set Selector_In_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Selector_In_2__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Selector_In_2__LCD_EN, CYREG_PRT3_LCD_EN
.set Selector_In_2__MASK, 0x04
.set Selector_In_2__PORT, 3
.set Selector_In_2__PRT, CYREG_PRT3_PRT
.set Selector_In_2__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Selector_In_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Selector_In_2__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Selector_In_2__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Selector_In_2__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Selector_In_2__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Selector_In_2__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Selector_In_2__PS, CYREG_PRT3_PS
.set Selector_In_2__SHIFT, 2
.set Selector_In_2__SLW, CYREG_PRT3_SLW

/* Selector_In_3 */
.set Selector_In_3__0__INTTYPE, CYREG_PICU3_INTTYPE3
.set Selector_In_3__0__MASK, 0x08
.set Selector_In_3__0__PC, CYREG_PRT3_PC3
.set Selector_In_3__0__PORT, 3
.set Selector_In_3__0__SHIFT, 3
.set Selector_In_3__AG, CYREG_PRT3_AG
.set Selector_In_3__AMUX, CYREG_PRT3_AMUX
.set Selector_In_3__BIE, CYREG_PRT3_BIE
.set Selector_In_3__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Selector_In_3__BYP, CYREG_PRT3_BYP
.set Selector_In_3__CTL, CYREG_PRT3_CTL
.set Selector_In_3__DM0, CYREG_PRT3_DM0
.set Selector_In_3__DM1, CYREG_PRT3_DM1
.set Selector_In_3__DM2, CYREG_PRT3_DM2
.set Selector_In_3__DR, CYREG_PRT3_DR
.set Selector_In_3__INP_DIS, CYREG_PRT3_INP_DIS
.set Selector_In_3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Selector_In_3__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Selector_In_3__LCD_EN, CYREG_PRT3_LCD_EN
.set Selector_In_3__MASK, 0x08
.set Selector_In_3__PORT, 3
.set Selector_In_3__PRT, CYREG_PRT3_PRT
.set Selector_In_3__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Selector_In_3__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Selector_In_3__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Selector_In_3__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Selector_In_3__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Selector_In_3__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Selector_In_3__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Selector_In_3__PS, CYREG_PRT3_PS
.set Selector_In_3__SHIFT, 3
.set Selector_In_3__SLW, CYREG_PRT3_SLW

/* Selector_In_4 */
.set Selector_In_4__0__INTTYPE, CYREG_PICU3_INTTYPE4
.set Selector_In_4__0__MASK, 0x10
.set Selector_In_4__0__PC, CYREG_PRT3_PC4
.set Selector_In_4__0__PORT, 3
.set Selector_In_4__0__SHIFT, 4
.set Selector_In_4__AG, CYREG_PRT3_AG
.set Selector_In_4__AMUX, CYREG_PRT3_AMUX
.set Selector_In_4__BIE, CYREG_PRT3_BIE
.set Selector_In_4__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Selector_In_4__BYP, CYREG_PRT3_BYP
.set Selector_In_4__CTL, CYREG_PRT3_CTL
.set Selector_In_4__DM0, CYREG_PRT3_DM0
.set Selector_In_4__DM1, CYREG_PRT3_DM1
.set Selector_In_4__DM2, CYREG_PRT3_DM2
.set Selector_In_4__DR, CYREG_PRT3_DR
.set Selector_In_4__INP_DIS, CYREG_PRT3_INP_DIS
.set Selector_In_4__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Selector_In_4__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Selector_In_4__LCD_EN, CYREG_PRT3_LCD_EN
.set Selector_In_4__MASK, 0x10
.set Selector_In_4__PORT, 3
.set Selector_In_4__PRT, CYREG_PRT3_PRT
.set Selector_In_4__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Selector_In_4__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Selector_In_4__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Selector_In_4__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Selector_In_4__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Selector_In_4__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Selector_In_4__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Selector_In_4__PS, CYREG_PRT3_PS
.set Selector_In_4__SHIFT, 4
.set Selector_In_4__SLW, CYREG_PRT3_SLW

/* Selector_In_5 */
.set Selector_In_5__0__INTTYPE, CYREG_PICU3_INTTYPE5
.set Selector_In_5__0__MASK, 0x20
.set Selector_In_5__0__PC, CYREG_PRT3_PC5
.set Selector_In_5__0__PORT, 3
.set Selector_In_5__0__SHIFT, 5
.set Selector_In_5__AG, CYREG_PRT3_AG
.set Selector_In_5__AMUX, CYREG_PRT3_AMUX
.set Selector_In_5__BIE, CYREG_PRT3_BIE
.set Selector_In_5__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Selector_In_5__BYP, CYREG_PRT3_BYP
.set Selector_In_5__CTL, CYREG_PRT3_CTL
.set Selector_In_5__DM0, CYREG_PRT3_DM0
.set Selector_In_5__DM1, CYREG_PRT3_DM1
.set Selector_In_5__DM2, CYREG_PRT3_DM2
.set Selector_In_5__DR, CYREG_PRT3_DR
.set Selector_In_5__INP_DIS, CYREG_PRT3_INP_DIS
.set Selector_In_5__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Selector_In_5__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Selector_In_5__LCD_EN, CYREG_PRT3_LCD_EN
.set Selector_In_5__MASK, 0x20
.set Selector_In_5__PORT, 3
.set Selector_In_5__PRT, CYREG_PRT3_PRT
.set Selector_In_5__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Selector_In_5__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Selector_In_5__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Selector_In_5__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Selector_In_5__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Selector_In_5__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Selector_In_5__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Selector_In_5__PS, CYREG_PRT3_PS
.set Selector_In_5__SHIFT, 5
.set Selector_In_5__SLW, CYREG_PRT3_SLW

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 26
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 26
.set CYDEV_CHIP_MEMBER_4AA, 25
.set CYDEV_CHIP_MEMBER_4AB, 30
.set CYDEV_CHIP_MEMBER_4AC, 14
.set CYDEV_CHIP_MEMBER_4AD, 15
.set CYDEV_CHIP_MEMBER_4AE, 16
.set CYDEV_CHIP_MEMBER_4D, 20
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 27
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 24
.set CYDEV_CHIP_MEMBER_4I, 32
.set CYDEV_CHIP_MEMBER_4J, 21
.set CYDEV_CHIP_MEMBER_4K, 22
.set CYDEV_CHIP_MEMBER_4L, 31
.set CYDEV_CHIP_MEMBER_4M, 29
.set CYDEV_CHIP_MEMBER_4N, 11
.set CYDEV_CHIP_MEMBER_4O, 8
.set CYDEV_CHIP_MEMBER_4P, 28
.set CYDEV_CHIP_MEMBER_4Q, 17
.set CYDEV_CHIP_MEMBER_4R, 9
.set CYDEV_CHIP_MEMBER_4S, 12
.set CYDEV_CHIP_MEMBER_4T, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 23
.set CYDEV_CHIP_MEMBER_4W, 13
.set CYDEV_CHIP_MEMBER_4X, 7
.set CYDEV_CHIP_MEMBER_4Y, 18
.set CYDEV_CHIP_MEMBER_4Z, 19
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 33
.set CYDEV_CHIP_MEMBER_FM3, 37
.set CYDEV_CHIP_MEMBER_FM4, 38
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 34
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 35
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 36
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4AA_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AB_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AC_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AD_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AE_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4W_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4X_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Y_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Z_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000000
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA, 5
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD, 5
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0, 5
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1, 5
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2, 5
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3, 5
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0, 5
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1, 5
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2, 5
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3, 5
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
