<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p217" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_217{left:69px;bottom:68px;letter-spacing:0.11px;word-spacing:-0.03px;}
#t2_217{left:648px;bottom:1141px;letter-spacing:-0.13px;}
#t3_217{left:777px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t4_217{left:823px;bottom:68px;letter-spacing:0.12px;}
#t5_217{left:70px;bottom:1083px;letter-spacing:0.16px;word-spacing:0.01px;}
#t6_217{left:360px;bottom:892px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t7_217{left:70px;bottom:806px;letter-spacing:0.13px;}
#t8_217{left:70px;bottom:785px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t9_217{left:70px;bottom:768px;letter-spacing:-0.14px;word-spacing:-0.58px;}
#ta_217{left:70px;bottom:752px;letter-spacing:-1.13px;}
#tb_217{left:70px;bottom:729px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tc_217{left:70px;bottom:712px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#td_217{left:70px;bottom:695px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#te_217{left:70px;bottom:658px;letter-spacing:0.13px;}
#tf_217{left:70px;bottom:635px;letter-spacing:-0.12px;}
#tg_217{left:70px;bottom:617px;letter-spacing:-0.12px;}
#th_217{left:70px;bottom:599px;letter-spacing:-0.12px;word-spacing:0.01px;}
#ti_217{left:70px;bottom:580px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tj_217{left:91px;bottom:562px;letter-spacing:-0.09px;word-spacing:-0.01px;}
#tk_217{left:70px;bottom:544px;letter-spacing:-0.15px;}
#tl_217{left:91px;bottom:525px;letter-spacing:-0.09px;word-spacing:-0.01px;}
#tm_217{left:70px;bottom:507px;letter-spacing:-0.16px;}
#tn_217{left:70px;bottom:489px;letter-spacing:-0.12px;}
#to_217{left:70px;bottom:452px;letter-spacing:0.13px;word-spacing:0.02px;}
#tp_217{left:70px;bottom:431px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tq_217{left:70px;bottom:414px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#tr_217{left:70px;bottom:377px;letter-spacing:0.13px;word-spacing:-0.08px;}
#ts_217{left:70px;bottom:354px;letter-spacing:-0.12px;word-spacing:0.02px;}
#tt_217{left:70px;bottom:336px;letter-spacing:-0.12px;word-spacing:0.02px;}
#tu_217{left:70px;bottom:299px;letter-spacing:0.12px;word-spacing:0.03px;}
#tv_217{left:70px;bottom:278px;letter-spacing:-0.16px;}
#tw_217{left:70px;bottom:241px;letter-spacing:0.13px;word-spacing:0.02px;}
#tx_217{left:70px;bottom:220px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#ty_217{left:75px;bottom:1065px;letter-spacing:-0.13px;}
#tz_217{left:260px;bottom:1065px;letter-spacing:-0.11px;}
#t10_217{left:260px;bottom:1048px;letter-spacing:-0.09px;}
#t11_217{left:301px;bottom:1065px;letter-spacing:-0.14px;}
#t12_217{left:301px;bottom:1048px;letter-spacing:-0.08px;}
#t13_217{left:301px;bottom:1031px;letter-spacing:-0.15px;}
#t14_217{left:360px;bottom:1065px;letter-spacing:-0.12px;}
#t15_217{left:360px;bottom:1048px;letter-spacing:-0.11px;}
#t16_217{left:360px;bottom:1031px;letter-spacing:-0.12px;}
#t17_217{left:428px;bottom:1065px;letter-spacing:-0.13px;}
#t18_217{left:75px;bottom:1008px;letter-spacing:-0.13px;}
#t19_217{left:75px;bottom:991px;letter-spacing:-0.13px;}
#t1a_217{left:260px;bottom:1008px;letter-spacing:-0.16px;}
#t1b_217{left:301px;bottom:1008px;letter-spacing:-0.12px;}
#t1c_217{left:360px;bottom:1008px;letter-spacing:-0.14px;}
#t1d_217{left:428px;bottom:1008px;letter-spacing:-0.11px;}
#t1e_217{left:428px;bottom:991px;letter-spacing:-0.1px;}
#t1f_217{left:75px;bottom:969px;letter-spacing:-0.13px;}
#t1g_217{left:75px;bottom:952px;letter-spacing:-0.13px;}
#t1h_217{left:260px;bottom:969px;letter-spacing:-0.16px;}
#t1i_217{left:301px;bottom:969px;letter-spacing:-0.1px;}
#t1j_217{left:360px;bottom:969px;letter-spacing:-0.14px;}
#t1k_217{left:428px;bottom:969px;letter-spacing:-0.11px;}
#t1l_217{left:428px;bottom:952px;letter-spacing:-0.1px;}
#t1m_217{left:85px;bottom:871px;letter-spacing:-0.15px;}
#t1n_217{left:191px;bottom:871px;letter-spacing:-0.13px;word-spacing:0.05px;}
#t1o_217{left:366px;bottom:871px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t1p_217{left:544px;bottom:871px;letter-spacing:-0.13px;word-spacing:0.05px;}
#t1q_217{left:725px;bottom:871px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t1r_217{left:94px;bottom:846px;letter-spacing:-0.19px;}
#t1s_217{left:185px;bottom:846px;letter-spacing:-0.13px;}
#t1t_217{left:357px;bottom:846px;letter-spacing:-0.12px;}
#t1u_217{left:565px;bottom:846px;letter-spacing:-0.17px;}
#t1v_217{left:746px;bottom:846px;letter-spacing:-0.16px;}

.s1_217{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_217{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_217{font-size:18px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s4_217{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s5_217{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s6_217{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
.s7_217{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts217" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg217Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg217" style="-webkit-user-select: none;"><object width="935" height="1210" data="217/217.svg" type="image/svg+xml" id="pdf217" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_217" class="t s1_217">BLSR—Reset Lowest Set Bit </span>
<span id="t2_217" class="t s2_217">INSTRUCTION SET REFERENCE, A-L </span>
<span id="t3_217" class="t s1_217">Vol. 2A </span><span id="t4_217" class="t s1_217">3-107 </span>
<span id="t5_217" class="t s3_217">BLSR—Reset Lowest Set Bit </span>
<span id="t6_217" class="t s4_217">Instruction Operand Encoding </span>
<span id="t7_217" class="t s4_217">Description </span>
<span id="t8_217" class="t s5_217">Copies all bits from the source operand to the destination operand and resets (=0) the bit position in the destina- </span>
<span id="t9_217" class="t s5_217">tion operand that corresponds to the lowest set bit of the source operand. If the source operand is zero BLSR sets </span>
<span id="ta_217" class="t s5_217">CF. </span>
<span id="tb_217" class="t s5_217">This instruction is not supported in real mode and virtual-8086 mode. The operand size is always 32 bits if not in </span>
<span id="tc_217" class="t s5_217">64-bit mode. In 64-bit mode operand size 64 requires VEX.W1. VEX.W1 is ignored in non-64-bit modes. An </span>
<span id="td_217" class="t s5_217">attempt to execute this instruction with VEX.L not equal to 0 will cause #UD. </span>
<span id="te_217" class="t s4_217">Operation </span>
<span id="tf_217" class="t s6_217">temp := (SRC-1) bitwiseAND ( SRC ); </span>
<span id="tg_217" class="t s6_217">SF := temp[OperandSize -1]; </span>
<span id="th_217" class="t s6_217">ZF := (temp = 0); </span>
<span id="ti_217" class="t s6_217">IF SRC = 0 </span>
<span id="tj_217" class="t s6_217">CF := 1; </span>
<span id="tk_217" class="t s6_217">ELSE </span>
<span id="tl_217" class="t s6_217">CF := 0; </span>
<span id="tm_217" class="t s6_217">FI </span>
<span id="tn_217" class="t s6_217">DEST := temp; </span>
<span id="to_217" class="t s4_217">Flags Affected </span>
<span id="tp_217" class="t s5_217">ZF and SF flags are updated based on the result. CF is set if the source is zero. OF flag is cleared. AF and PF flags </span>
<span id="tq_217" class="t s5_217">are undefined. </span>
<span id="tr_217" class="t s4_217">Intel C/C++ Compiler Intrinsic Equivalent </span>
<span id="ts_217" class="t s6_217">BLSR unsigned __int32 _blsr_u32(unsigned __int32 src); </span>
<span id="tt_217" class="t s6_217">BLSR unsigned __int64 _blsr_u64(unsigned __int64 src); </span>
<span id="tu_217" class="t s4_217">SIMD Floating-Point Exceptions </span>
<span id="tv_217" class="t s5_217">None. </span>
<span id="tw_217" class="t s4_217">Other Exceptions </span>
<span id="tx_217" class="t s5_217">See Table 2-29, “Type 13 Class Exception Conditions.” </span>
<span id="ty_217" class="t s7_217">Opcode/Instruction </span><span id="tz_217" class="t s7_217">Op/ </span>
<span id="t10_217" class="t s7_217">En </span>
<span id="t11_217" class="t s7_217">64/32- </span>
<span id="t12_217" class="t s7_217">bit </span>
<span id="t13_217" class="t s7_217">Mode </span>
<span id="t14_217" class="t s7_217">CPUID </span>
<span id="t15_217" class="t s7_217">Feature </span>
<span id="t16_217" class="t s7_217">Flag </span>
<span id="t17_217" class="t s7_217">Description </span>
<span id="t18_217" class="t s6_217">VEX.LZ.0F38.W0 F3 /1 </span>
<span id="t19_217" class="t s6_217">BLSR r32, r/m32 </span>
<span id="t1a_217" class="t s6_217">VM </span><span id="t1b_217" class="t s6_217">V/V </span><span id="t1c_217" class="t s6_217">BMI1 </span><span id="t1d_217" class="t s6_217">Reset lowest set bit of r/m32, keep all other bits of r/m32 and write </span>
<span id="t1e_217" class="t s6_217">result to r32. </span>
<span id="t1f_217" class="t s6_217">VEX.LZ.0F38.W1 F3 /1 </span>
<span id="t1g_217" class="t s6_217">BLSR r64, r/m64 </span>
<span id="t1h_217" class="t s6_217">VM </span><span id="t1i_217" class="t s6_217">V/N.E. </span><span id="t1j_217" class="t s6_217">BMI1 </span><span id="t1k_217" class="t s6_217">Reset lowest set bit of r/m64, keep all other bits of r/m64 and write </span>
<span id="t1l_217" class="t s6_217">result to r64. </span>
<span id="t1m_217" class="t s7_217">Op/En </span><span id="t1n_217" class="t s7_217">Operand 1 </span><span id="t1o_217" class="t s7_217">Operand 2 </span><span id="t1p_217" class="t s7_217">Operand 3 </span><span id="t1q_217" class="t s7_217">Operand 4 </span>
<span id="t1r_217" class="t s6_217">VM </span><span id="t1s_217" class="t s6_217">VEX.vvvv (w) </span><span id="t1t_217" class="t s6_217">ModRM:r/m (r) </span><span id="t1u_217" class="t s6_217">N/A </span><span id="t1v_217" class="t s6_217">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
