I 000062 55 1394          1765154453024 SEGMENTED_MIPS_TB_ARC
(_unit VHDL (segmented_mips_tb 0 27 (segmented_mips_tb_arc 0 30 ))
  (_version v33)
  (_time 1765154453023 2025.12.08 02:40:53)
  (_source (\./src/segmented_mips_tb.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765154453008)
    (_use )
  )
  (_component
    (SEGMENTED_MIPS
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
      )
    )
  )
  (_instantiation MIPS_TB 0 45 (_component SEGMENTED_MIPS )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
    )
  )
  (_object
    (_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 41 (_architecture (_uni ))))
    (_signal (_internal RESET ~extieee.std_logic_1164.std_logic 0 42 (_architecture (_uni ))))
    (_process
      (CLK_PROC(_architecture 0 0 51 (_process (_wait_for)(_target(0)))))
      (RESET_PROC(_architecture 1 0 63 (_process (_wait_for)(_target(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . SEGMENTED_MIPS_TB_ARC 2 -1
  )
)
V 000039 55 2342 0 segm_mips_const_pkg
(_unit VHDL (segm_mips_const_pkg 0 27 )
  (_version v33)
  (_time 1765154453463 2025.12.08 02:40:53)
  (_source (\./src/segm_mips_const_pkg.vhd\))
  (_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
  (_parameters dbg )
  (_object
    (_constant (_internal INST_SIZE ~extSTD.STANDARD.INTEGER 0 31 (_entity ((i 32)))))
    (_constant (_internal ADDR_SIZE ~extSTD.STANDARD.INTEGER 0 32 (_entity ((i 5)))))
    (_constant (_internal NUM_REG ~extSTD.STANDARD.INTEGER 0 33 (_entity ((i 32)))))
    (_constant (_internal NUM_ADDR ~extSTD.STANDARD.INTEGER 0 35 (_entity ((i 1024)))))
    (_type (_internal ~std_logic_vector{31~downto~0}~15 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_constant (_internal PC_COUNT ~std_logic_vector{31~downto~0}~15 0 37 (_entity (_string \"00000000000000000000000000000100"\))))
    (_type (_internal ~std_logic_vector{31~downto~0}~152 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_constant (_internal ZERO32b ~std_logic_vector{31~downto~0}~152 0 39 (_entity (_string \"00000000000000000000000000000000"\))))
    (_type (_internal ~std_logic_vector{15~downto~0}~15 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_constant (_internal ZERO16b ~std_logic_vector{15~downto~0}~15 0 40 (_entity (_string \"0000000000000000"\))))
    (_type (_internal ~std_logic_vector{31~downto~0}~154 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_constant (_internal ONE32b ~std_logic_vector{31~downto~0}~154 0 41 (_entity (_string \"11111111111111111111111111111111"\))))
    (_type (_internal ~std_logic_vector{15~downto~0}~156 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_constant (_internal ONE16b ~std_logic_vector{15~downto~0}~156 0 42 (_entity (_string \"1111111111111111"\))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000054 55 6411          1765154453552 REGISTERS_ARC
(_unit VHDL (registers 0 31 (registers_arc 0 47 ))
  (_version v33)
  (_time 1765154453551 2025.12.08 02:40:53)
  (_source (\./src/registers.vhd\))
  (_use (std(standard))(.(segm_mips_const_pkg))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765154453528)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
    (_port (_internal RW ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RS_ADDR ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~12 0 37 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RT_ADDR ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~122 0 38 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~124 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RD_ADDR ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~124 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal WRITE_DATA ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 40 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~126 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal RS ~std_logic_vector{{INST_SIZE-1}~downto~0}~126 0 42 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~128 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal RT ~std_logic_vector{{INST_SIZE-1}~downto~0}~128 0 43 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal REGS_T 0 50 (_array ~std_logic_vector{{INST_SIZE-1}~downto~0}~13 ((_downto (i 31)(i 0))))))
    (_signal (_internal REGISTROS REGS_T 0 57 (_architecture (_uni ))))
    (_process
      (REG_ASIG(_architecture 0 0 61 (_process (_simple)(_target(9(31))(9(30))(9(29))(9(28))(9(27))(9(26))(9(25))(9(24))(9(23))(9(22))(9(21))(9(20))(9(19))(9(18))(9(17))(9(16))(9(15))(9(14))(9(13))(9(12))(9(11))(9(10))(9(9))(9(8))(9(7))(9(6))(9(5))(9(4))(9(3))(9(2))(9(1))(9(0))(9))(_sensitivity(1)(6)(2)(0)(5)))))
      (line__117(_architecture 1 0 117 (_assignment (_simple)(_target(7))(_sensitivity(3)(9)))))
      (line__119(_architecture 2 0 119 (_assignment (_simple)(_target(8))(_sensitivity(4)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external design0.segm_mips_const_pkg.ADDR_SIZE(. segm_mips_const_pkg ADDR_SIZE)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_variable (_external design0.segm_mips_const_pkg.INST_SIZE(. segm_mips_const_pkg INST_SIZE)))
    (_variable (_external design0.segm_mips_const_pkg.NUM_REG(. segm_mips_const_pkg NUM_REG)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_split (9)
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . REGISTERS_ARC 3 -1
  )
)
I 000048 55 1709          1765154453713 REG_ARC
(_unit VHDL (reg 0 28 (reg_arc 0 38 ))
  (_version v33)
  (_time 1765154453713 2025.12.08 02:40:53)
  (_source (\./src/reg.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765154453692)
    (_use )
  )
  (_object
    (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 29 (_entity )))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal DATA_IN ~std_logic_vector{{N-1}~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal DATA_OUT ~std_logic_vector{{N-1}~downto~0}~122 0 34 (_entity (_out ))))
    (_process
      (SYNC_REG(_architecture 0 0 40 (_process (_simple)(_target(3))(_sensitivity(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . REG_ARC 3 -1
  )
)
V 000031 55 1603 0 records_pkg
(_unit VHDL (records_pkg 0 28 )
  (_version v33)
  (_time 1765154453848 2025.12.08 02:40:53)
  (_source (\./src/records_pkg.vhd\))
  (_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
  (_parameters dbg )
  (_object
    (_type (_internal WB_CTRL_REG 0 33 (_record (RegWrite ~extieee.std_logic_1164.std_logic )(MemtoReg ~extieee.std_logic_1164.std_logic ))))
    (_type (_internal MEM_CTRL_REG 0 39 (_record (Branch ~extieee.std_logic_1164.std_logic )(MemRead ~extieee.std_logic_1164.std_logic )(MemWrite ~extieee.std_logic_1164.std_logic ))))
    (_type (_internal ALU_OP_INPUT 0 46 (_record (Op0 ~extieee.std_logic_1164.std_logic )(Op1 ~extieee.std_logic_1164.std_logic )(Op2 ~extieee.std_logic_1164.std_logic ))))
    (_type (_internal EX_CTRL_REG 0 53 (_record (RegDst ~extieee.std_logic_1164.std_logic )(ALUOp ALU_OP_INPUT )(ALUSrc ~extieee.std_logic_1164.std_logic ))))
    (_type (_internal ALU_INPUT 0 63 (_record (Op0 ~extieee.std_logic_1164.std_logic )(Op1 ~extieee.std_logic_1164.std_logic )(Op2 ~extieee.std_logic_1164.std_logic )(Op3 ~extieee.std_logic_1164.std_logic ))))
    (_type (_internal ALU_FLAGS 0 73 (_record (Carry ~extieee.std_logic_1164.std_logic )(Overflow ~extieee.std_logic_1164.std_logic )(Zero ~extieee.std_logic_1164.std_logic )(Negative ~extieee.std_logic_1164.std_logic ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
I 000058 55 8546          1765154453940 MEMORY_ACCESS_ARC
(_unit VHDL (memory_access 0 32 (memory_access_arc 0 55 ))
  (_version v33)
  (_time 1765154453939 2025.12.08 02:40:53)
  (_source (\./src/memory_access.vhd\))
  (_use (std(standard))(.(segm_mips_const_pkg))(.(records_pkg))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765154453908)
    (_use )
  )
  (_component
    (DATA_MEMORY
      (_object
        (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 60 (_entity -1 ((i 32)))))
        (_generic (_internal M ~extSTD.STANDARD.NATURAL 0 60 (_entity -1 ((i 1024)))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal ADDR ~std_logic_vector{{N-1}~downto~0}~13 0 63 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1314 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal WRITE_DATA ~std_logic_vector{{N-1}~downto~0}~1314 0 64 (_entity (_in ))))
        (_port (_internal MemRead ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1316 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal READ_DATA ~std_logic_vector{{N-1}~downto~0}~1316 0 67 (_entity (_out ))))
      )
    )
    (MEM_WB_REGISTERS
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_port (_internal WB ~extdesign0.records_pkg.WB_CTRL_REG 0 77 (_entity (_in ))))
        (_port (_internal READ_DATA ~std_logic_vector{{INST_SIZE-1}~downto~0}~13 0 78 (_entity (_in ))))
        (_port (_internal ADDRESS ~std_logic_vector{{INST_SIZE-1}~downto~0}~1318 0 79 (_entity (_in ))))
        (_port (_internal WRITE_REG ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~13 0 80 (_entity (_in ))))
        (_port (_internal WB_OUT ~extdesign0.records_pkg.WB_CTRL_REG 0 82 (_entity (_out ))))
        (_port (_internal READ_DATA_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1320 0 83 (_entity (_out ))))
        (_port (_internal ADDRESS_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1322 0 84 (_entity (_out ))))
        (_port (_internal WRITE_REG_OUT ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1324 0 85 (_entity (_out ))))
      )
    )
  )
  (_instantiation DAT_MEM 0 107 (_component DATA_MEMORY )
    (_generic
      ((N)((i 32)))
      ((M)((i 1024)))
    )
    (_port
      ((RESET)(RESET))
      ((ADDR)(ADDRESS_IN))
      ((WRITE_DATA)(WRITE_DATA))
      ((MemRead)(MEM(1)))
      ((MemWrite)(MEM(2)))
      ((READ_DATA)(READ_DATA_AUX))
    )
  )
  (_instantiation MEM_WB_REGS 0 119 (_component MEM_WB_REGISTERS )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((WB)(WB_IN))
      ((READ_DATA)(READ_DATA_AUX))
      ((ADDRESS)(ADDRESS_IN))
      ((WRITE_REG)(WRITE_REG_IN))
      ((WB_OUT)(WB_OUT))
      ((READ_DATA_OUT)(READ_DATA))
      ((ADDRESS_OUT)(ADDRESS_OUT))
      ((WRITE_REG_OUT)(WRITE_REG_OUT))
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_port (_internal WB_IN ~extdesign0.records_pkg.WB_CTRL_REG 0 37 (_entity (_in ))))
    (_port (_internal MEM ~extdesign0.records_pkg.MEM_CTRL_REG 0 38 (_entity (_in ))))
    (_port (_internal FLAG_ZERO ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal NEW_PC_ADDR ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 40 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~122 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal ADDRESS_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~122 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~124 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal WRITE_DATA ~std_logic_vector{{INST_SIZE-1}~downto~0}~124 0 42 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~12 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal WRITE_REG_IN ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~12 0 43 (_entity (_in ))))
    (_port (_internal WB_OUT ~extdesign0.records_pkg.WB_CTRL_REG 0 45 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~126 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal READ_DATA ~std_logic_vector{{INST_SIZE-1}~downto~0}~126 0 46 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~128 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal ADDRESS_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~128 0 47 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1210 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal WRITE_REG_OUT ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1210 0 48 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1212 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal NEW_PC_ADDR_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1212 0 50 (_entity (_out ))))
    (_port (_internal PCSrc ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~13 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1318 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1320 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1322 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1324 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1326 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal READ_DATA_AUX ~std_logic_vector{{INST_SIZE-1}~downto~0}~1326 0 91 (_architecture (_uni ))))
    (_process
      (OUT_MEM(_architecture 0 0 95 (_process (_simple)(_target(14)(13))(_sensitivity(5)(3(0))(4)(1))(_read(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extdesign0.records_pkg.WB_CTRL_REG (. records_pkg WB_CTRL_REG)))
    (_type (_external ~extdesign0.records_pkg.MEM_CTRL_REG (. records_pkg MEM_CTRL_REG)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external design0.segm_mips_const_pkg.INST_SIZE(. segm_mips_const_pkg INST_SIZE)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_variable (_external design0.segm_mips_const_pkg.ADDR_SIZE(. segm_mips_const_pkg ADDR_SIZE)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extdesign0.segm_mips_const_pkg.~std_logic_vector{31~downto~0}~152 (. segm_mips_const_pkg ~std_logic_vector{31~downto~0}~152)))
    (_variable (_external design0.segm_mips_const_pkg.ZERO32b(. segm_mips_const_pkg ZERO32b)))
    (_variable (_external design0.segm_mips_const_pkg.NUM_ADDR(. segm_mips_const_pkg NUM_ADDR)))
  )
  (_model . MEMORY_ACCESS_ARC 4 -1
  )
)
I 000061 55 3463          1765154454120 MEM_WB_REGISTERS_ARC
(_unit VHDL (mem_wb_registers 0 32 (mem_wb_registers_arc 0 49 ))
  (_version v33)
  (_time 1765154454119 2025.12.08 02:40:54)
  (_source (\./src/mem_wb_registers.vhd\))
  (_use (std(standard))(.(segm_mips_const_pkg))(.(records_pkg))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765154454086)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_port (_internal WB ~extdesign0.records_pkg.WB_CTRL_REG 0 37 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal READ_DATA ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 38 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~122 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal ADDRESS ~std_logic_vector{{INST_SIZE-1}~downto~0}~122 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~12 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal WRITE_REG ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~12 0 40 (_entity (_in ))))
    (_port (_internal WB_OUT ~extdesign0.records_pkg.WB_CTRL_REG 0 42 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~124 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal READ_DATA_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~124 0 43 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~126 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal ADDRESS_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~126 0 44 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~128 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal WRITE_REG_OUT ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~128 0 45 (_entity (_out ))))
    (_process
      (SYNC_MEM_WB(_architecture 0 0 51 (_process (_simple)(_target(9)(8)(7)(6))(_sensitivity(5)(3)(4)(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extdesign0.records_pkg.WB_CTRL_REG (. records_pkg WB_CTRL_REG)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external design0.segm_mips_const_pkg.INST_SIZE(. segm_mips_const_pkg INST_SIZE)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_variable (_external design0.segm_mips_const_pkg.ADDR_SIZE(. segm_mips_const_pkg ADDR_SIZE)))
    (_type (_external ~extdesign0.segm_mips_const_pkg.~std_logic_vector{31~downto~0}~152 (. segm_mips_const_pkg ~std_logic_vector{31~downto~0}~152)))
    (_variable (_external design0.segm_mips_const_pkg.ZERO32b(. segm_mips_const_pkg ZERO32b)))
  )
  (_static
    (2 2 )
    (2 2 2 2 2 )
  )
  (_model . MEM_WB_REGISTERS_ARC 1 -1
  )
)
I 000063 55 8365          1765154454273 INSTRUCTION_MEMORY_ARC
(_unit VHDL (instruction_memory 0 33 (instruction_memory_arc 0 42 ))
  (_version v33)
  (_time 1765154454272 2025.12.08 02:40:54)
  (_source (\./src/instruction_memory.vhd\))
  (_use (std(standard))(.(segm_mips_const_pkg))(std(textio))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765154454253)
    (_use )
  )
  (_object
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal READ_ADDR ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal INST ~std_logic_vector{{INST_SIZE-1}~downto~0}~122 0 37 (_entity (_out ))))
    (_process
      (line__47(_architecture 0 0 47 (_process (_simple)(_target(2))(_sensitivity(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external design0.segm_mips_const_pkg.INST_SIZE(. segm_mips_const_pkg INST_SIZE)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 3 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 3 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 3 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 3 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 3 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 3 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 3 3 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 3 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 3 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 3 2 3 2 2 )
    (2 2 2 2 2 2 2 3 2 3 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 3 3 2 2 2 2 2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 3 3 2 2 2 3 3 2 2 3 2 2 2 2 2 2 2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 3 2 2 2 3 2 3 3 2 2 3 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 3 2 3 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 3 2 2 2 3 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 3 3 2 2 2 2 3 2 3 2 3 3 2 2 2 2 2 2 2 3 2 2 3 2 3 )
    (2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 3 3 2 2 2 3 3 2 2 3 2 2 2 2 2 2 2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 3 3 2 2 2 2 2 3 2 2 3 3 2 2 2 2 2 2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 3 2 3 2 2 3 2 3 2 2 3 2 3 2 2 2 2 2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 3 3 2 2 2 3 3 3 2 3 2 2 2 2 2 2 2 2 3 2 3 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 3 2 2 2 3 2 2 2 2 2 2 2 3 3 3 3 3 3 3 3 3 3 3 2 3 2 3 3 3 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
  )
  (_model . INSTRUCTION_MEMORY_ARC 1 -1
  )
)
I 000065 55 8342          1765154454431 INSTRUCTION_FETCHING_ARC
(_unit VHDL (instruction_fetching 0 31 (instruction_fetching_arc 0 44 ))
  (_version v33)
  (_time 1765154454431 2025.12.08 02:40:54)
  (_source (\./src/instruction_fetching.vhd\))
  (_use (std(standard))(.(segm_mips_const_pkg))(.(records_pkg))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765154454408)
    (_use )
  )
  (_component
    (ADDER
      (_object
        (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 49 (_entity -1 ((i 32)))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal X ~std_logic_vector{{N-1}~downto~0}~13 0 51 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~136 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~136 0 52 (_entity (_in ))))
        (_port (_internal CIN ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal COUT ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~138 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal R ~std_logic_vector{{N-1}~downto~0}~138 0 55 (_entity (_out ))))
      )
    )
    (REG
      (_object
        (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 60 (_entity -1 ((i 32)))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1310 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal DATA_IN ~std_logic_vector{{N-1}~downto~0}~1310 0 64 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1312 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal DATA_OUT ~std_logic_vector{{N-1}~downto~0}~1312 0 65 (_entity (_out ))))
      )
    )
    (INSTRUCTION_MEMORY
      (_object
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal READ_ADDR ~std_logic_vector{{INST_SIZE-1}~downto~0}~1320 0 83 (_entity (_in ))))
        (_port (_internal INST ~std_logic_vector{{INST_SIZE-1}~downto~0}~1322 0 84 (_entity (_out ))))
      )
    )
    (IF_ID_REGISTERS
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal NEW_PC_ADDR_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~13 0 73 (_entity (_in ))))
        (_port (_internal INST_REG_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~1314 0 74 (_entity (_in ))))
        (_port (_internal NEW_PC_ADDR_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1316 0 75 (_entity (_out ))))
        (_port (_internal INST_REG_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1318 0 76 (_entity (_out ))))
      )
    )
  )
  (_instantiation myADDER 0 98 (_component ADDER )
    (_generic
      ((N)((i 32)))
    )
    (_port
      ((X)(PC_ADDR_AUX1))
      ((Y)(_string \"00000000000000000000000000000100"\))
      ((CIN)((i 2)))
      ((COUT)(PC_ADDR_AUX2(32)))
      ((R)(PC_ADDR_AUX2(d_31_0)))
    )
  )
  (_instantiation PC 0 118 (_component REG )
    (_generic
      ((N)((i 32)))
    )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((DATA_IN)(PC_ADDR_AUX3))
      ((DATA_OUT)(PC_ADDR_AUX1))
    )
    (_use (_entity . reg)
      (_generic
        ((N)((i 32)))
      )
      (_port
        ((CLK)(CLK))
        ((RESET)(RESET))
        ((DATA_IN)(DATA_IN))
        ((DATA_OUT)(DATA_OUT))
      )
    )
  )
  (_instantiation INST_MEM 0 127 (_component INSTRUCTION_MEMORY )
    (_port
      ((RESET)(RESET))
      ((READ_ADDR)(PC_ADDR_AUX1))
      ((INST)(INST_AUX))
    )
    (_use (_entity . instruction_memory)
    )
  )
  (_instantiation IF_ID_REG 0 134 (_component IF_ID_REGISTERS )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((NEW_PC_ADDR_IN)(PC_ADDR_AUX2(d_31_0)))
      ((INST_REG_IN)(INST_AUX))
      ((NEW_PC_ADDR_OUT)(NEW_PC_ADDR_OUT))
      ((INST_REG_OUT)(INSTRUCTION))
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
    (_port (_internal PCSrc ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal NEW_PC_ADDR_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 37 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~122 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal NEW_PC_ADDR_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~122 0 39 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~124 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal INSTRUCTION ~std_logic_vector{{INST_SIZE-1}~downto~0}~124 0 40 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1314 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1316 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1318 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1320 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1322 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1324 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal PC_ADDR_AUX1 ~std_logic_vector{{INST_SIZE-1}~downto~0}~1324 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{INST_SIZE~downto~0}~13 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 32)(i 0))))))
    (_signal (_internal PC_ADDR_AUX2 ~std_logic_vector{INST_SIZE~downto~0}~13 0 90 (_architecture (_uni ))))
    (_signal (_internal PC_ADDR_AUX3 ~std_logic_vector{{INST_SIZE-1}~downto~0}~1324 0 91 (_architecture (_uni ))))
    (_signal (_internal INST_AUX ~std_logic_vector{{INST_SIZE-1}~downto~0}~1324 0 92 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{INST_SIZE{{INST_SIZE-1}~downto~0}~13 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{INST_SIZE{{INST_SIZE-1}~downto~0}~1325 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{INST_SIZE{{INST_SIZE-1}~downto~0}~1326 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_process
      (MUX_PC(_architecture 0 0 108 (_process (_simple)(_target(8))(_sensitivity(7)(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external design0.segm_mips_const_pkg.INST_SIZE(. segm_mips_const_pkg INST_SIZE)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . INSTRUCTION_FETCHING_ARC 6 -1
  )
)
I 000065 55 15245         1765154454610 INSTRUCTION_DECODING_ARC
(_unit VHDL (instruction_decoding 0 32 (instruction_decoding_arc 0 59 ))
  (_version v33)
  (_time 1765154454609 2025.12.08 02:40:54)
  (_source (\./src/instruction_decoding.vhd\))
  (_use (std(standard))(.(segm_mips_const_pkg))(.(records_pkg))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765154454579)
    (_use )
  )
  (_component
    (REGISTERS
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal RW ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal RS_ADDR ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~13 0 68 (_entity (_in ))))
        (_port (_internal RT_ADDR ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1318 0 69 (_entity (_in ))))
        (_port (_internal RD_ADDR ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1320 0 70 (_entity (_in ))))
        (_port (_internal WRITE_DATA ~std_logic_vector{{INST_SIZE-1}~downto~0}~13 0 71 (_entity (_in ))))
        (_port (_internal RS ~std_logic_vector{{INST_SIZE-1}~downto~0}~1322 0 72 (_entity (_out ))))
        (_port (_internal RT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1324 0 73 (_entity (_out ))))
      )
    )
    (CONTROL_UNIT
      (_object
        (_port (_internal OP ~std_logic_vector{5~downto~0}~13 0 80 (_entity (_in ))))
        (_port (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 81 (_entity (_out ))))
        (_port (_internal MemtoReg ~extieee.std_logic_1164.std_logic 0 82 (_entity (_out ))))
        (_port (_internal Brach ~extieee.std_logic_1164.std_logic 0 83 (_entity (_out ))))
        (_port (_internal MemRead ~extieee.std_logic_1164.std_logic 0 84 (_entity (_out ))))
        (_port (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 85 (_entity (_out ))))
        (_port (_internal RegDst ~extieee.std_logic_1164.std_logic 0 86 (_entity (_out ))))
        (_port (_internal ALUSrc ~extieee.std_logic_1164.std_logic 0 87 (_entity (_out ))))
        (_port (_internal ALUOp0 ~extieee.std_logic_1164.std_logic 0 88 (_entity (_out ))))
        (_port (_internal ALUOp1 ~extieee.std_logic_1164.std_logic 0 89 (_entity (_out ))))
        (_port (_internal ALUOp2 ~extieee.std_logic_1164.std_logic 0 90 (_entity (_out ))))
      )
    )
    (ID_EX_REGISTERS
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 99 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
        (_port (_internal NEW_PC_ADDR_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~1326 0 102 (_entity (_in ))))
        (_port (_internal OFFSET_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~1328 0 104 (_entity (_in ))))
        (_port (_internal RT_ADDR_IN ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1330 0 105 (_entity (_in ))))
        (_port (_internal RD_ADDR_IN ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1332 0 106 (_entity (_in ))))
        (_port (_internal RS_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~1334 0 108 (_entity (_in ))))
        (_port (_internal RT_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~1336 0 109 (_entity (_in ))))
        (_port (_internal WB_IN ~extdesign0.records_pkg.WB_CTRL_REG 0 111 (_entity (_in ))))
        (_port (_internal M_IN ~extdesign0.records_pkg.MEM_CTRL_REG 0 112 (_entity (_in ))))
        (_port (_internal EX_IN ~extdesign0.records_pkg.EX_CTRL_REG 0 113 (_entity (_in ))))
        (_port (_internal NEW_PC_ADDR_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1338 0 118 (_entity (_out ))))
        (_port (_internal OFFSET_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1340 0 120 (_entity (_out ))))
        (_port (_internal RT_ADDR_OUT ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1342 0 121 (_entity (_out ))))
        (_port (_internal RD_ADDR_OUT ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1344 0 122 (_entity (_out ))))
        (_port (_internal RS_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1346 0 124 (_entity (_out ))))
        (_port (_internal RT_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1348 0 125 (_entity (_out ))))
        (_port (_internal WB_OUT ~extdesign0.records_pkg.WB_CTRL_REG 0 127 (_entity (_out ))))
        (_port (_internal M_OUT ~extdesign0.records_pkg.MEM_CTRL_REG 0 128 (_entity (_out ))))
        (_port (_internal EX_OUT ~extdesign0.records_pkg.EX_CTRL_REG 0 129 (_entity (_out ))))
      )
    )
  )
  (_instantiation REGS 0 157 (_component REGISTERS )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((RW)(RegWrite))
      ((RS_ADDR)(INSTRUCTION(d_25_21)))
      ((RT_ADDR)(INSTRUCTION(d_20_16)))
      ((RD_ADDR)(WRITE_REG))
      ((WRITE_DATA)(WRITE_DATA))
      ((RS)(RS_AUX))
      ((RT)(RT_AUX))
    )
    (_use (_entity . registers)
    )
  )
  (_instantiation CTRL 0 170 (_component CONTROL_UNIT )
    (_port
      ((OP)(INSTRUCTION(d_31_26)))
      ((RegWrite)(WB_AUX(0)))
      ((MemtoReg)(WB_AUX(1)))
      ((Brach)(MEM_AUX(0)))
      ((MemRead)(MEM_AUX(1)))
      ((MemWrite)(MEM_AUX(2)))
      ((RegDst)(EX_AUX(0)))
      ((ALUSrc)(EX_AUX(2)))
      ((ALUOp0)(EX_AUX(1_0)))
      ((ALUOp1)(EX_AUX(1_1)))
      ((ALUOp2)(EX_AUX(1_2)))
    )
  )
  (_instantiation ID_EX_REGS 0 198 (_component ID_EX_REGISTERS )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((NEW_PC_ADDR_IN)(NEW_PC_ADDR_IN))
      ((OFFSET_IN)(OFFSET_AUX))
      ((RT_ADDR_IN)(INSTRUCTION(d_20_16)))
      ((RD_ADDR_IN)(INSTRUCTION(d_15_11)))
      ((RS_IN)(RS_AUX))
      ((RT_IN)(RT_AUX))
      ((WB_IN)(WB_AUX))
      ((M_IN)(MEM_AUX))
      ((EX_IN)(EX_AUX))
      ((NEW_PC_ADDR_OUT)(NEW_PC_ADDR_OUT))
      ((OFFSET_OUT)(OFFSET))
      ((RT_ADDR_OUT)(RT_ADDR))
      ((RD_ADDR_OUT)(RD_ADDR))
      ((RS_OUT)(RS))
      ((RT_OUT)(RT))
      ((WB_OUT)(WB_CR))
      ((M_OUT)(MEM_CR))
      ((EX_OUT)(EX_CR))
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal INSTRUCTION ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 37 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal NEW_PC_ADDR_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~122 0 38 (_entity (_in ))))
    (_port (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~124 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal WRITE_DATA ~std_logic_vector{{INST_SIZE-1}~downto~0}~124 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~12 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal WRITE_REG ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~12 0 42 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~126 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal NEW_PC_ADDR_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~126 0 44 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~128 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal OFFSET ~std_logic_vector{{INST_SIZE-1}~downto~0}~128 0 46 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1210 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RT_ADDR ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1210 0 47 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1212 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RD_ADDR ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1212 0 48 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1214 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal RS ~std_logic_vector{{INST_SIZE-1}~downto~0}~1214 0 50 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1216 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal RT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1216 0 51 (_entity (_out ))))
    (_port (_internal WB_CR ~extdesign0.records_pkg.WB_CTRL_REG 0 53 (_entity (_out ))))
    (_port (_internal MEM_CR ~extdesign0.records_pkg.MEM_CTRL_REG 0 54 (_entity (_out ))))
    (_port (_internal EX_CR ~extdesign0.records_pkg.EX_CTRL_REG 0 55 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1318 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1320 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~13 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1322 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1324 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1326 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1328 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1330 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1332 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1334 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1336 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1338 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1340 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1342 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1344 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1346 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1348 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1350 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal OFFSET_AUX ~std_logic_vector{{INST_SIZE-1}~downto~0}~1350 0 138 (_architecture (_uni ))))
    (_signal (_internal RS_AUX ~std_logic_vector{{INST_SIZE-1}~downto~0}~1350 0 139 (_architecture (_uni ))))
    (_signal (_internal RT_AUX ~std_logic_vector{{INST_SIZE-1}~downto~0}~1350 0 140 (_architecture (_uni ))))
    (_signal (_internal WB_AUX ~extdesign0.records_pkg.WB_CTRL_REG 0 141 (_architecture (_uni ))))
    (_signal (_internal MEM_AUX ~extdesign0.records_pkg.MEM_CTRL_REG 0 142 (_architecture (_uni ))))
    (_signal (_internal EX_AUX ~extdesign0.records_pkg.EX_CTRL_REG 0 143 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}{25~downto~21}~13 0 162 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 21))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}{20~downto~16}~13 0 163 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}{{INST_SIZE-1}~downto~26}~13 0 173 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}{15~downto~0}~13 0 193 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}{15~downto~0}~1351 0 195 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}{20~downto~16}~1352 0 205 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}{15~downto~11}~13 0 206 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 11))))))
    (_process
      (line__193(_architecture 0 0 193 (_assignment (_simple)(_target(16))(_sensitivity(2(15))(2(d_15_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external design0.segm_mips_const_pkg.INST_SIZE(. segm_mips_const_pkg INST_SIZE)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_variable (_external design0.segm_mips_const_pkg.ADDR_SIZE(. segm_mips_const_pkg ADDR_SIZE)))
    (_type (_external ~extdesign0.records_pkg.WB_CTRL_REG (. records_pkg WB_CTRL_REG)))
    (_type (_external ~extdesign0.records_pkg.MEM_CTRL_REG (. records_pkg MEM_CTRL_REG)))
    (_type (_external ~extdesign0.records_pkg.EX_CTRL_REG (. records_pkg EX_CTRL_REG)))
    (_type (_external ~extdesign0.records_pkg.ALU_OP_INPUT (. records_pkg ALU_OP_INPUT)))
    (_type (_external ~extdesign0.segm_mips_const_pkg.~std_logic_vector{15~downto~0}~15 (. segm_mips_const_pkg ~std_logic_vector{15~downto~0}~15)))
    (_variable (_external design0.segm_mips_const_pkg.ZERO16b(. segm_mips_const_pkg ZERO16b)))
    (_type (_external ~extdesign0.segm_mips_const_pkg.~std_logic_vector{15~downto~0}~156 (. segm_mips_const_pkg ~std_logic_vector{15~downto~0}~156)))
    (_variable (_external design0.segm_mips_const_pkg.ONE16b(. segm_mips_const_pkg ONE16b)))
  )
  (_model . INSTRUCTION_DECODING_ARC 1 -1
  )
)
I 000060 55 2450          1765154454795 IF_ID_REGISTERS_ARC
(_unit VHDL (if_id_registers 0 31 (if_id_registers_arc 0 42 ))
  (_version v33)
  (_time 1765154454794 2025.12.08 02:40:54)
  (_source (\./src/if_id_registers.vhd\))
  (_use (std(standard))(.(segm_mips_const_pkg))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765154454770)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal NEW_PC_ADDR_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~122 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal INST_REG_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~122 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~124 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal NEW_PC_ADDR_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~124 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~126 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal INST_REG_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~126 0 38 (_entity (_out ))))
    (_process
      (SYNC_IF_ID(_architecture 0 0 44 (_process (_simple)(_target(5)(4))(_sensitivity(2)(3)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external design0.segm_mips_const_pkg.INST_SIZE(. segm_mips_const_pkg INST_SIZE)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . IF_ID_REGISTERS_ARC 1 -1
  )
)
I 000060 55 5708          1765154454988 ID_EX_REGISTERS_ARC
(_unit VHDL (id_ex_registers 0 32 (id_ex_registers_arc 0 69 ))
  (_version v33)
  (_time 1765154454987 2025.12.08 02:40:54)
  (_source (\./src/id_ex_registers.vhd\))
  (_use (std(standard))(.(segm_mips_const_pkg))(.(records_pkg))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765154454973)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal NEW_PC_ADDR_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 38 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal OFFSET_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~122 0 40 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~12 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RT_ADDR_IN ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~12 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~124 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RD_ADDR_IN ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~124 0 42 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~126 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal RS_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~126 0 44 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~128 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal RT_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~128 0 45 (_entity (_in ))))
    (_port (_internal WB_IN ~extdesign0.records_pkg.WB_CTRL_REG 0 47 (_entity (_in ))))
    (_port (_internal M_IN ~extdesign0.records_pkg.MEM_CTRL_REG 0 48 (_entity (_in ))))
    (_port (_internal EX_IN ~extdesign0.records_pkg.EX_CTRL_REG 0 49 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1210 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal NEW_PC_ADDR_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1210 0 54 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1212 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal OFFSET_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1212 0 56 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1214 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RT_ADDR_OUT ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1214 0 57 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1216 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RD_ADDR_OUT ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1216 0 58 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1218 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal RS_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1218 0 60 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1220 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal RT_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1220 0 61 (_entity (_out ))))
    (_port (_internal WB_OUT ~extdesign0.records_pkg.WB_CTRL_REG 0 63 (_entity (_out ))))
    (_port (_internal M_OUT ~extdesign0.records_pkg.MEM_CTRL_REG 0 64 (_entity (_out ))))
    (_port (_internal EX_OUT ~extdesign0.records_pkg.EX_CTRL_REG 0 65 (_entity (_out ))))
    (_process
      (SYNC_ID_EX(_architecture 0 0 71 (_process (_simple)(_target(12)(13)(14)(18)(16)(17)(19)(15)(11))(_sensitivity(8)(7)(10)(9)(1)(0)(2)(4)(3)(6)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external design0.segm_mips_const_pkg.INST_SIZE(. segm_mips_const_pkg INST_SIZE)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_variable (_external design0.segm_mips_const_pkg.ADDR_SIZE(. segm_mips_const_pkg ADDR_SIZE)))
    (_type (_external ~extdesign0.records_pkg.WB_CTRL_REG (. records_pkg WB_CTRL_REG)))
    (_type (_external ~extdesign0.records_pkg.MEM_CTRL_REG (. records_pkg MEM_CTRL_REG)))
    (_type (_external ~extdesign0.records_pkg.EX_CTRL_REG (. records_pkg EX_CTRL_REG)))
    (_type (_external ~extdesign0.records_pkg.ALU_OP_INPUT (. records_pkg ALU_OP_INPUT)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 )
    (2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ID_EX_REGISTERS_ARC 1 -1
  )
)
I 000055 55 1822          1765154455180 FULL_ADDER_ARC
(_unit VHDL (full_adder 0 8 (full_adder_arc 0 18 ))
  (_version v33)
  (_time 1765154455180 2025.12.08 02:40:55)
  (_source (\./src/full_adder.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765154455141)
    (_use )
  )
  (_object
    (_port (_internal X ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal CIN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal COUT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_signal (_internal G ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal P ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal K ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_process
      (line__24(_architecture 0 0 24 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_target(6))(_sensitivity(0)(1)))))
      (line__26(_architecture 2 0 26 (_assignment (_simple)(_target(7))(_sensitivity(0)(1)))))
      (line__27(_architecture 3 0 27 (_assignment (_simple)(_target(3))(_sensitivity(5)(6)(2)))))
      (line__28(_architecture 4 0 28 (_assignment (_simple)(_target(4))(_sensitivity(6)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . FULL_ADDER_ARC 5 -1
  )
)
I 000054 55 13377         1765154455333 EXECUTION_ARC
(_unit VHDL (execution 0 31 (execution_arc 0 57 ))
  (_version v33)
  (_time 1765154455332 2025.12.08 02:40:55)
  (_source (\./src/execution.vhd\))
  (_use (std(standard))(.(segm_mips_const_pkg))(.(records_pkg))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765154455310)
    (_use )
  )
  (_component
    (ALU_CONTROL
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal FUNCT ~std_logic_vector{5~downto~0}~13 0 64 (_entity (_in ))))
        (_port (_internal ALU_OP_IN ~extdesign0.records_pkg.ALU_OP_INPUT 0 65 (_entity (_in ))))
        (_port (_internal ALU_IN ~extdesign0.records_pkg.ALU_INPUT 0 67 (_entity (_out ))))
      )
    )
    (ADDER
      (_object
        (_generic (_internal N ~extSTD.STANDARD.INTEGER 0 83 (_entity -1 ((i 32)))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1322 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal X ~std_logic_vector{{N-1}~downto~0}~1322 0 85 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1324 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~1324 0 86 (_entity (_in ))))
        (_port (_internal CIN ~extieee.std_logic_1164.std_logic 0 87 (_entity (_in ))))
        (_port (_internal COUT ~extieee.std_logic_1164.std_logic 0 88 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1326 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal R ~std_logic_vector{{N-1}~downto~0}~1326 0 89 (_entity (_out ))))
      )
    )
    (ALU
      (_object
        (_generic (_internal N ~extSTD.STANDARD.INTEGER 0 72 (_entity -1 ((i 32)))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal X ~std_logic_vector{{N-1}~downto~0}~13 0 74 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1318 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~1318 0 75 (_entity (_in ))))
        (_port (_internal ALU_IN ~extdesign0.records_pkg.ALU_INPUT 0 76 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1320 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal R ~std_logic_vector{{N-1}~downto~0}~1320 0 77 (_entity (_out ))))
        (_port (_internal FLAGS ~extdesign0.records_pkg.ALU_FLAGS 0 78 (_entity (_out ))))
      )
    )
    (EX_MEM_REGISTERS
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 96 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 97 (_entity (_in ))))
        (_port (_internal WB_CR_IN ~extdesign0.records_pkg.WB_CTRL_REG 0 98 (_entity (_in ))))
        (_port (_internal MEM_CR_IN ~extdesign0.records_pkg.MEM_CTRL_REG 0 99 (_entity (_in ))))
        (_port (_internal NEW_PC_ADDR_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~13 0 100 (_entity (_in ))))
        (_port (_internal ALU_FLAGS_IN ~extdesign0.records_pkg.ALU_FLAGS 0 101 (_entity (_in ))))
        (_port (_internal ALU_RES_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~1328 0 102 (_entity (_in ))))
        (_port (_internal RT_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~1330 0 103 (_entity (_in ))))
        (_port (_internal RT_RD_ADDR_IN ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~13 0 104 (_entity (_in ))))
        (_port (_internal WB_CR_OUT ~extdesign0.records_pkg.WB_CTRL_REG 0 107 (_entity (_out ))))
        (_port (_internal MEM_CR_OUT ~extdesign0.records_pkg.MEM_CTRL_REG 0 108 (_entity (_out ))))
        (_port (_internal NEW_PC_ADDR_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1332 0 109 (_entity (_out ))))
        (_port (_internal ALU_FLAGS_OUT ~extdesign0.records_pkg.ALU_FLAGS 0 110 (_entity (_out ))))
        (_port (_internal ALU_RES_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1334 0 111 (_entity (_out ))))
        (_port (_internal RT_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1336 0 112 (_entity (_out ))))
        (_port (_internal RT_RD_ADDR_OUT ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1338 0 113 (_entity (_out ))))
      )
    )
  )
  (_instantiation ALU_CTRL 0 132 (_component ALU_CONTROL )
    (_port
      ((CLK)(CLK))
      ((FUNCT)(OFFSET(d_5_0)))
      ((ALU_OP_IN)(EX_CR(1)))
      ((ALU_IN)(ALU_IN_AUX))
    )
  )
  (_instantiation ADDER_MIPS 0 140 (_component ADDER )
    (_generic
      ((N)((i 32)))
    )
    (_port
      ((X)(NEW_PC_ADDR_IN))
      ((Y)(OFFSET_SHIFT2))
      ((CIN)((i 2)))
      ((COUT)(CARRY_AUX))
      ((R)(PC_ADDR_AUX))
    )
  )
  (_instantiation ALU_MIPS 0 170 (_component ALU )
    (_generic
      ((N)((i 32)))
    )
    (_port
      ((X)(RS))
      ((Y)(ALU_REG_IN))
      ((ALU_IN)(ALU_IN_AUX))
      ((R)(ALU_RES_AUX))
      ((FLAGS)(ALU_FLAGS_AUX))
    )
  )
  (_instantiation EX_MEM_REGS 0 180 (_component EX_MEM_REGISTERS )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((WB_CR_IN)(WB_CR))
      ((MEM_CR_IN)(MEM_CR))
      ((NEW_PC_ADDR_IN)(PC_ADDR_AUX))
      ((ALU_FLAGS_IN)(ALU_FLAGS_AUX))
      ((ALU_RES_IN)(ALU_RES_AUX))
      ((RT_IN)(RT))
      ((RT_RD_ADDR_IN)(RT_RD_ADDR_AUX))
      ((WB_CR_OUT)(WB_CR_OUT))
      ((MEM_CR_OUT)(MEM_CR_OUT))
      ((NEW_PC_ADDR_OUT)(NEW_PC_ADDR_OUT))
      ((ALU_FLAGS_OUT)(ALU_FLAGS_OUT))
      ((ALU_RES_OUT)(ALU_RES_OUT))
      ((RT_OUT)(RT_OUT))
      ((RT_RD_ADDR_OUT)(RT_RD_ADDR_OUT))
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
    (_port (_internal WB_CR ~extdesign0.records_pkg.WB_CTRL_REG 0 36 (_entity (_in ))))
    (_port (_internal MEM_CR ~extdesign0.records_pkg.MEM_CTRL_REG 0 37 (_entity (_in ))))
    (_port (_internal EX_CR ~extdesign0.records_pkg.EX_CTRL_REG 0 38 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal NEW_PC_ADDR_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal RS ~std_logic_vector{{INST_SIZE-1}~downto~0}~122 0 40 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~124 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal RT ~std_logic_vector{{INST_SIZE-1}~downto~0}~124 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~126 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal OFFSET ~std_logic_vector{{INST_SIZE-1}~downto~0}~126 0 42 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~12 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RT_ADDR ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~12 0 43 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~128 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RD_ADDR ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~128 0 44 (_entity (_in ))))
    (_port (_internal WB_CR_OUT ~extdesign0.records_pkg.WB_CTRL_REG 0 47 (_entity (_out ))))
    (_port (_internal MEM_CR_OUT ~extdesign0.records_pkg.MEM_CTRL_REG 0 48 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1210 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal NEW_PC_ADDR_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1210 0 49 (_entity (_out ))))
    (_port (_internal ALU_FLAGS_OUT ~extdesign0.records_pkg.ALU_FLAGS 0 50 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1212 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal ALU_RES_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1212 0 51 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1214 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal RT_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1214 0 52 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1216 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RT_RD_ADDR_OUT ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1216 0 53 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~13 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1328 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1330 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~13 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1332 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1334 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1336 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1338 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal CARRY_AUX ~extieee.std_logic_1164.std_logic 0 119 (_architecture (_uni ))))
    (_signal (_internal ALU_IN_AUX ~extdesign0.records_pkg.ALU_INPUT 0 120 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1340 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal PC_ADDR_AUX ~std_logic_vector{{INST_SIZE-1}~downto~0}~1340 0 121 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1342 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal RT_RD_ADDR_AUX ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1342 0 122 (_architecture (_uni ))))
    (_signal (_internal OFFSET_SHIFT2 ~std_logic_vector{{INST_SIZE-1}~downto~0}~1340 0 123 (_architecture (_uni ))))
    (_signal (_internal ALU_REG_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~1340 0 124 (_architecture (_uni ))))
    (_signal (_internal ALU_RES_AUX ~std_logic_vector{{INST_SIZE-1}~downto~0}~1340 0 125 (_architecture (_uni ))))
    (_signal (_internal ALU_FLAGS_AUX ~extdesign0.records_pkg.ALU_FLAGS 0 126 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}{29~downto~0}~13 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 29)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}{5~downto~0}~13 0 135 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_process
      (line__129(_architecture 0 0 129 (_assignment (_simple)(_target(22))(_sensitivity(8(d_29_0))))))
      (MUX_RT_RD(_architecture 1 0 150 (_process (_simple)(_target(21))(_sensitivity(9)(10)(4(0)))(_read(4)))))
      (MUX_ALU(_architecture 2 0 160 (_process (_simple)(_target(23))(_sensitivity(23)(7)(8)(4(2)))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extdesign0.records_pkg.WB_CTRL_REG (. records_pkg WB_CTRL_REG)))
    (_type (_external ~extdesign0.records_pkg.MEM_CTRL_REG (. records_pkg MEM_CTRL_REG)))
    (_type (_external ~extdesign0.records_pkg.EX_CTRL_REG (. records_pkg EX_CTRL_REG)))
    (_type (_external ~extdesign0.records_pkg.ALU_OP_INPUT (. records_pkg ALU_OP_INPUT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external design0.segm_mips_const_pkg.INST_SIZE(. segm_mips_const_pkg INST_SIZE)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_variable (_external design0.segm_mips_const_pkg.ADDR_SIZE(. segm_mips_const_pkg ADDR_SIZE)))
    (_type (_external ~extdesign0.records_pkg.ALU_FLAGS (. records_pkg ALU_FLAGS)))
    (_type (_external ~extdesign0.records_pkg.ALU_INPUT (. records_pkg ALU_INPUT)))
  )
  (_static
    (2 2 )
  )
  (_model . EXECUTION_ARC 9 -1
  )
)
I 000061 55 4587          1765154455511 EX_MEM_REGISTERS_ARC
(_unit VHDL (ex_mem_registers 0 31 (ex_mem_registers_arc 0 56 ))
  (_version v33)
  (_time 1765154455510 2025.12.08 02:40:55)
  (_source (\./src/ex_mem_registers.vhd\))
  (_use (std(standard))(.(segm_mips_const_pkg))(.(records_pkg))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765154455484)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
    (_port (_internal WB_CR_IN ~extdesign0.records_pkg.WB_CTRL_REG 0 36 (_entity (_in ))))
    (_port (_internal MEM_CR_IN ~extdesign0.records_pkg.MEM_CTRL_REG 0 37 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal NEW_PC_ADDR_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 38 (_entity (_in ))))
    (_port (_internal ALU_FLAGS_IN ~extdesign0.records_pkg.ALU_FLAGS 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal ALU_RES_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~122 0 40 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~124 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal RT_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~124 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~12 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RT_RD_ADDR_IN ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~12 0 42 (_entity (_in ))))
    (_port (_internal WB_CR_OUT ~extdesign0.records_pkg.WB_CTRL_REG 0 45 (_entity (_out ))))
    (_port (_internal MEM_CR_OUT ~extdesign0.records_pkg.MEM_CTRL_REG 0 46 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~126 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal NEW_PC_ADDR_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~126 0 47 (_entity (_out ))))
    (_port (_internal ALU_FLAGS_OUT ~extdesign0.records_pkg.ALU_FLAGS 0 48 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~128 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal ALU_RES_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~128 0 49 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1210 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal RT_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1210 0 50 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1212 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RT_RD_ADDR_OUT ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1212 0 51 (_entity (_out ))))
    (_process
      (SYNC_EX_MEM(_architecture 0 0 59 (_process (_simple)(_target(9)(10)(12)(11)(13)(15)(14))(_sensitivity(2)(0)(1)(3)(4)(5)(6)(7)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extdesign0.records_pkg.WB_CTRL_REG (. records_pkg WB_CTRL_REG)))
    (_type (_external ~extdesign0.records_pkg.MEM_CTRL_REG (. records_pkg MEM_CTRL_REG)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external design0.segm_mips_const_pkg.INST_SIZE(. segm_mips_const_pkg INST_SIZE)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extdesign0.records_pkg.ALU_FLAGS (. records_pkg ALU_FLAGS)))
    (_variable (_external design0.segm_mips_const_pkg.ADDR_SIZE(. segm_mips_const_pkg ADDR_SIZE)))
    (_type (_external ~extdesign0.segm_mips_const_pkg.~std_logic_vector{31~downto~0}~152 (. segm_mips_const_pkg ~std_logic_vector{31~downto~0}~152)))
    (_variable (_external design0.segm_mips_const_pkg.ZERO32b(. segm_mips_const_pkg ZERO32b)))
  )
  (_static
    (2 2 )
    (2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . EX_MEM_REGISTERS_ARC 1 -1
  )
)
I 000056 55 2815          1765154455660 DATA_MEMORY_ARC
(_unit VHDL (data_memory 0 34 (data_memory_arc 0 47 ))
  (_version v33)
  (_time 1765154455659 2025.12.08 02:40:55)
  (_source (\./src/data_memory.vhd\))
  (_use (std(standard))(.(segm_mips_const_pkg))(std(textio))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765154455639)
    (_use )
  )
  (_object
    (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 35 (_entity )))
    (_generic (_internal M ~extSTD.STANDARD.NATURAL 0 35 (_entity )))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal ADDR ~std_logic_vector{{N-1}~downto~0}~12 0 38 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~122 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal WRITE_DATA ~std_logic_vector{{N-1}~downto~0}~122 0 39 (_entity (_in ))))
    (_port (_internal MemRead ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
    (_port (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~124 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal READ_DATA ~std_logic_vector{{N-1}~downto~0}~124 0 42 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal MEM_T 0 49 (_array ~std_logic_vector{{N-1}~downto~0}~13 ((_downto (c 5 )(i 0))))))
    (_signal (_internal MEM MEM_T 0 50 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{N-1}{9~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{{N-1}{9~downto~0}~135 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (MEM_PROC(_architecture 0 0 54 (_process (_simple)(_target(6)(5))(_sensitivity(6)(2)(3)(4)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_split (6)
  )
  (_model . DATA_MEMORY_ARC 6 -1
  )
)
I 000057 55 4128          1765154455812 CONTROL_UNIT_ARC
(_unit VHDL (control_unit 0 31 (control_unit_arc 0 51 ))
  (_version v33)
  (_time 1765154455812 2025.12.08 02:40:55)
  (_source (\./src/control_unit.vhd\))
  (_use (std(standard))(.(segm_mips_const_pkg))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765154455787)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal OP ~std_logic_vector{5~downto~0}~12 0 34 (_entity (_in ))))
    (_port (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal MemtoReg ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_port (_internal Brach ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
    (_port (_internal MemRead ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_port (_internal RegDst ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
    (_port (_internal ALUSrc ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
    (_port (_internal ALUOp0 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_port (_internal ALUOp1 ~extieee.std_logic_1164.std_logic 0 44 (_entity (_out ))))
    (_port (_internal ALUOp2 ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
    (_signal (_internal R_TYPE ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
    (_signal (_internal LW ~extieee.std_logic_1164.std_logic 0 55 (_architecture (_uni ))))
    (_signal (_internal SW ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal BEQ ~extieee.std_logic_1164.std_logic 0 57 (_architecture (_uni ))))
    (_signal (_internal LUI ~extieee.std_logic_1164.std_logic 0 58 (_architecture (_uni ))))
    (_process
      (line__62(_architecture 0 0 62 (_assignment (_simple)(_target(11))(_sensitivity(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))))))
      (line__65(_architecture 1 0 65 (_assignment (_simple)(_target(12))(_sensitivity(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))))))
      (line__68(_architecture 2 0 68 (_assignment (_simple)(_target(13))(_sensitivity(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))))))
      (line__71(_architecture 3 0 71 (_assignment (_simple)(_target(14))(_sensitivity(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))))))
      (line__74(_architecture 4 0 74 (_assignment (_simple)(_target(15))(_sensitivity(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))))))
      (line__77(_architecture 5 0 77 (_assignment (_simple)(_target(1))(_sensitivity(11)(12)(15)))))
      (line__78(_architecture 6 0 78 (_assignment (_simple)(_alias((MemtoReg)(LW)))(_target(2))(_sensitivity(12)))))
      (line__79(_architecture 7 0 79 (_assignment (_simple)(_alias((Brach)(BEQ)))(_target(3))(_sensitivity(14)))))
      (line__80(_architecture 8 0 80 (_assignment (_simple)(_target(4))(_sensitivity(12)(15)))))
      (line__81(_architecture 9 0 81 (_assignment (_simple)(_alias((MemWrite)(SW)))(_target(5))(_sensitivity(13)))))
      (line__82(_architecture 10 0 82 (_assignment (_simple)(_alias((RegDst)(R_TYPE)))(_target(6))(_sensitivity(11)))))
      (line__83(_architecture 11 0 83 (_assignment (_simple)(_target(7))(_sensitivity(12)(13)(15)))))
      (line__84(_architecture 12 0 84 (_assignment (_simple)(_alias((ALUOp0)(BEQ)))(_target(8))(_sensitivity(14)))))
      (line__85(_architecture 13 0 85 (_assignment (_simple)(_alias((ALUOp1)(R_TYPE)))(_target(9))(_sensitivity(11)))))
      (line__86(_architecture 14 0 86 (_assignment (_simple)(_alias((ALUOp2)(LUI)))(_target(10))(_sensitivity(15)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . CONTROL_UNIT_ARC 15 -1
  )
)
I 000056 55 1887          1765154455987 ALU_CONTROL_ARC
(_unit VHDL (alu_control 0 30 (alu_control_arc 0 41 ))
  (_version v33)
  (_time 1765154455986 2025.12.08 02:40:55)
  (_source (\./src/alu_control.vhd\))
  (_use (std(standard))(.(records_pkg))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765154455961)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal FUNCT ~std_logic_vector{5~downto~0}~12 0 34 (_entity (_in ))))
    (_port (_internal ALU_OP_IN ~extdesign0.records_pkg.ALU_OP_INPUT 0 35 (_entity (_in ))))
    (_port (_internal ALU_IN ~extdesign0.records_pkg.ALU_INPUT 0 37 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_assignment (_simple)(_target(3(0)))(_sensitivity(2(1))(1(3))(1(0))))))
      (line__45(_architecture 1 0 45 (_assignment (_simple)(_target(3(1)))(_sensitivity(2(1))(1(2))))))
      (line__46(_architecture 2 0 46 (_assignment (_simple)(_target(3(2)))(_sensitivity(2(1))(2(0))(1(1))))))
      (line__47(_architecture 3 0 47 (_assignment (_simple)(_alias((ALU_IN(3))(ALU_OP_IN(2))))(_target(3(3)))(_sensitivity(2(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extdesign0.records_pkg.ALU_OP_INPUT (. records_pkg ALU_OP_INPUT)))
    (_type (_external ~extdesign0.records_pkg.ALU_INPUT (. records_pkg ALU_INPUT)))
  )
  (_model . ALU_CONTROL_ARC 4 -1
  )
)
I 000053 55 3520          1765154456180 ALU_1BIT_ARC
(_unit VHDL (alu_1bit 0 26 (alu_1bit_arc 0 41 ))
  (_version v33)
  (_time 1765154456179 2025.12.08 02:40:56)
  (_source (\./src/alu_1bit.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765154456148)
    (_use )
  )
  (_component
    (FULL_ADDER
      (_object
        (_port (_internal X ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal CIN ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal COUT ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
      )
    )
  )
  (_instantiation FULLADDER_ALU 0 74 (_component FULL_ADDER )
    (_port
      ((X)(X))
      ((Y)(NEW_Y))
      ((CIN)(CIN))
      ((COUT)(COUT))
      ((R)(R2))
    )
    (_use (_entity . full_adder)
    )
  )
  (_object
    (_port (_internal X ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal LESS ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal BINVERT ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal CIN ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal OP1 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal OP0 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal RES ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_port (_internal COUT ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal SET ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_signal (_internal NEW_Y ~extieee.std_logic_1164.std_logic 0 55 (_architecture (_uni ))))
    (_signal (_internal R0 ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal R1 ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal R2 ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal R3 ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal RES_AUX ~extieee.std_logic_1164.std_logic 0 57 (_architecture (_uni ))))
    (_process
      (MUX_BINV(_architecture 0 0 61 (_process (_simple)(_target(10))(_sensitivity(1)(3)))))
      (line__71(_architecture 1 0 71 (_assignment (_simple)(_target(11))(_sensitivity(10)(0)))))
      (line__72(_architecture 2 0 72 (_assignment (_simple)(_target(12))(_sensitivity(10)(0)))))
      (line__83(_architecture 3 0 83 (_assignment (_simple)(_alias((R3)(LESS)))(_target(14))(_sensitivity(2)))))
      (MUX_RES_ALU(_architecture 4 0 85 (_process (_simple)(_target(15))(_sensitivity(11)(12)(13)(14)(5)(6)))))
      (line__99(_architecture 5 0 99 (_assignment (_simple)(_alias((RES)(RES_AUX)))(_target(7))(_sensitivity(15)))))
      (line__100(_architecture 6 0 100 (_assignment (_simple)(_alias((SET)(R2)))(_target(9))(_sensitivity(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ALU_1BIT_ARC 7 -1
  )
)
I 000048 55 6533          1765154456397 ALU_ARC
(_unit VHDL (alu 0 30 (alu_arc 0 41 ))
  (_version v33)
  (_time 1765154456396 2025.12.08 02:40:56)
  (_source (\./src/alu.vhd\))
  (_use (std(standard))(.(segm_mips_const_pkg))(.(records_pkg))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765154456365)
    (_use )
  )
  (_component
    (ALU_1BIT
      (_object
        (_port (_internal X ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal LESS ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal BINVERT ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal CIN ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal OP1 ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
        (_port (_internal OP0 ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal RES ~extieee.std_logic_1164.std_logic 0 53 (_entity (_out ))))
        (_port (_internal COUT ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
        (_port (_internal SET ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ))))
      )
    )
  )
  (_instantiation BEGIN_ALU1B 0 67 (_component ALU_1BIT )
    (_port
      ((X)(X(0)))
      ((Y)(Y(0)))
      ((LESS)(LESS_AUX))
      ((BINVERT)(ALU_IN(2)))
      ((CIN)(ALU_IN(2)))
      ((OP1)(ALU_IN(1)))
      ((OP0)(ALU_IN(0)))
      ((RES)(R_AUX(0)))
      ((COUT)(COUT_AUX(0)))
    )
    (_use (_entity . alu_1bit)
    )
  )
  (_generate GEN_ALU 0 80 (_for ~INTEGER~range~1~to~{N-2}~13 )
    (_instantiation NEXT_ALU1B 0 82 (_component ALU_1BIT )
      (_port
        ((X)(X(_index 5)))
        ((Y)(Y(_index 6)))
        ((LESS)((i 2)))
        ((BINVERT)(ALU_IN(2)))
        ((CIN)(COUT_AUX(_index 7)))
        ((OP1)(ALU_IN(1)))
        ((OP0)(ALU_IN(0)))
        ((RES)(R_AUX(_index 8)))
        ((COUT)(COUT_AUX(_index 9)))
      )
      (_use (_entity . alu_1bit)
        (_port
          ((X)(X))
          ((Y)(Y))
          ((LESS)(LESS))
          ((BINVERT)(BINVERT))
          ((CIN)(CIN))
          ((OP1)(OP1))
          ((OP0)(OP0))
          ((RES)(RES))
          ((COUT)(COUT))
          ((SET)(SET))
        )
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~1~to~{N-2}~13 0 81 (_architecture )))
      (_subprogram
      )
    )
  )
  (_instantiation LAST_ALU1B 0 96 (_component ALU_1BIT )
    (_port
      ((X)(X(_index 10)))
      ((Y)(Y(_index 11)))
      ((LESS)((i 2)))
      ((BINVERT)(ALU_IN(2)))
      ((CIN)(COUT_AUX(_index 12)))
      ((OP1)(ALU_IN(1)))
      ((OP0)(ALU_IN(0)))
      ((RES)(R_AUX(_index 13)))
      ((COUT)(COUT_AUX(_index 14)))
      ((SET)(LESS_AUX))
    )
    (_use (_entity . alu_1bit)
      (_port
        ((X)(X))
        ((Y)(Y))
        ((LESS)(LESS))
        ((BINVERT)(BINVERT))
        ((CIN)(CIN))
        ((OP1)(OP1))
        ((OP0)(OP0))
        ((RES)(RES))
        ((COUT)(COUT))
        ((SET)(SET))
      )
    )
  )
  (_object
    (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 31 (_entity )))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 15 )(i 0))))))
    (_port (_internal X ~std_logic_vector{{N-1}~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 16 )(i 0))))))
    (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~122 0 34 (_entity (_in ))))
    (_port (_internal ALU_IN ~extdesign0.records_pkg.ALU_INPUT 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 17 )(i 0))))))
    (_port (_internal R ~std_logic_vector{{N-1}~downto~0}~124 0 36 (_entity (_out ))))
    (_port (_internal FLAGS ~extdesign0.records_pkg.ALU_FLAGS 0 37 (_entity (_out ))))
    (_signal (_internal LESS_AUX ~extieee.std_logic_1164.std_logic 0 61 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 18 )(i 0))))))
    (_signal (_internal COUT_AUX ~std_logic_vector{{N-1}~downto~0}~13 0 62 (_architecture (_uni ))))
    (_signal (_internal R_AUX ~std_logic_vector{{N-1}~downto~0}~13 0 63 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~1~to~{N-2}~13 0 81 (_scalar (_to (i 1)(c 19)))))
    (_type (_internal ~std_logic_vector{{N-1}{{{N/2}-1}~downto~0}~13 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 20 )(i 0))))))
    (_process
      (line__110(_architecture 0 0 110 (_assignment (_simple)(_target(4(0)))(_sensitivity(6(_index 21))))))
      (line__111(_architecture 1 0 111 (_assignment (_simple)(_target(4(1)))(_sensitivity(6(_index 22))(6(_index 23))))))
      (line__112(_architecture 2 0 112 (_assignment (_simple)(_target(4(3)))(_sensitivity(7(_index 24))))))
      (line__113(_architecture 3 0 113 (_assignment (_simple)(_target(4(2)))(_sensitivity(7)))))
      (ALU_RES(_architecture 4 0 115 (_process (_simple)(_target(3))(_sensitivity(7)(1)(2(3)))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extdesign0.records_pkg.ALU_INPUT (. records_pkg ALU_INPUT)))
    (_type (_external ~extdesign0.records_pkg.ALU_FLAGS (. records_pkg ALU_FLAGS)))
    (_type (_external ~extdesign0.segm_mips_const_pkg.~std_logic_vector{31~downto~0}~152 (. segm_mips_const_pkg ~std_logic_vector{31~downto~0}~152)))
    (_variable (_external design0.segm_mips_const_pkg.ZERO32b(. segm_mips_const_pkg ZERO32b)))
    (_type (_external ~extdesign0.segm_mips_const_pkg.~std_logic_vector{15~downto~0}~15 (. segm_mips_const_pkg ~std_logic_vector{15~downto~0}~15)))
    (_variable (_external design0.segm_mips_const_pkg.ZERO16b(. segm_mips_const_pkg ZERO16b)))
  )
  (_model . ALU_ARC 25 -1
  )
)
I 000050 55 3431          1765154456619 ADDER_ARC
(_unit VHDL (adder 0 27 (adder_arc 0 38 ))
  (_version v33)
  (_time 1765154456618 2025.12.08 02:40:56)
  (_source (\./src/adder.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765154456587)
    (_use )
  )
  (_component
    (FULL_ADDER
      (_object
        (_port (_internal X ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal CIN ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal COUT ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation BEGIN_FA 0 58 (_component FULL_ADDER )
    (_port
      ((X)(X(0)))
      ((Y)(Y(0)))
      ((CIN)(CIN))
      ((COUT)(CAUX(0)))
      ((R)(R(0)))
    )
    (_use (_entity . full_adder)
    )
  )
  (_generate GEN_ADDER 0 66 (_for ~INTEGER~range~1~to~{N-1}~13 )
    (_instantiation NEXT_FA 0 68 (_component FULL_ADDER )
      (_port
        ((X)(X(_index 1)))
        ((Y)(Y(_index 2)))
        ((CIN)(CAUX(_index 3)))
        ((COUT)(CAUX(_index 4)))
        ((R)(R(_index 5)))
      )
      (_use (_entity . full_adder)
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~1~to~{N-1}~13 0 67 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 28 (_entity )))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal X ~std_logic_vector{{N-1}~downto~0}~12 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~122 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~122 0 31 (_entity (_in ))))
    (_port (_internal CIN ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal COUT ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~124 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_port (_internal R ~std_logic_vector{{N-1}~downto~0}~124 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_signal (_internal CAUX ~std_logic_vector{{N-1}~downto~0}~13 0 54 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~1~to~{N-1}~13 0 67 (_scalar (_to (i 1)(c 10)))))
    (_process
      (line__77(_architecture 0 0 77 (_assignment (_simple)(_target(3))(_sensitivity(5(_index 11))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . ADDER_ARC 12 -1
  )
)
I 000059 55 19569         1765154457003 SEGMENTED_MIPS_ARC
(_unit VHDL (segmented_mips 0 33 (segmented_mips_arc 0 40 ))
  (_version v33)
  (_time 1765154457002 2025.12.08 02:40:57)
  (_source (\./src/segmented_mips.vhd\))
  (_use (std(standard))(.(segm_mips_const_pkg))(.(records_pkg))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765154456955)
    (_use )
  )
  (_component
    (INSTRUCTION_FETCHING
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal PCSrc ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal NEW_PC_ADDR_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~13 0 49 (_entity (_in ))))
        (_port (_internal NEW_PC_ADDR_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~132 0 51 (_entity (_out ))))
        (_port (_internal INSTRUCTION ~std_logic_vector{{INST_SIZE-1}~downto~0}~134 0 52 (_entity (_out ))))
      )
    )
    (INSTRUCTION_DECODING
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal INSTRUCTION ~std_logic_vector{{INST_SIZE-1}~downto~0}~136 0 61 (_entity (_in ))))
        (_port (_internal NEW_PC_ADDR_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~138 0 62 (_entity (_in ))))
        (_port (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
        (_port (_internal WRITE_DATA ~std_logic_vector{{INST_SIZE-1}~downto~0}~1310 0 65 (_entity (_in ))))
        (_port (_internal WRITE_REG ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~13 0 66 (_entity (_in ))))
        (_port (_internal NEW_PC_ADDR_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1312 0 68 (_entity (_out ))))
        (_port (_internal OFFSET ~std_logic_vector{{INST_SIZE-1}~downto~0}~1314 0 70 (_entity (_out ))))
        (_port (_internal RT_ADDR ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1316 0 71 (_entity (_out ))))
        (_port (_internal RD_ADDR ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1318 0 72 (_entity (_out ))))
        (_port (_internal RS ~std_logic_vector{{INST_SIZE-1}~downto~0}~1320 0 74 (_entity (_out ))))
        (_port (_internal RT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1322 0 75 (_entity (_out ))))
        (_port (_internal WB_CR ~extdesign0.records_pkg.WB_CTRL_REG 0 77 (_entity (_out ))))
        (_port (_internal MEM_CR ~extdesign0.records_pkg.MEM_CTRL_REG 0 78 (_entity (_out ))))
        (_port (_internal EX_CR ~extdesign0.records_pkg.EX_CTRL_REG 0 79 (_entity (_out ))))
      )
    )
    (EXECUTION
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 86 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 87 (_entity (_in ))))
        (_port (_internal WB_CR ~extdesign0.records_pkg.WB_CTRL_REG 0 88 (_entity (_in ))))
        (_port (_internal MEM_CR ~extdesign0.records_pkg.MEM_CTRL_REG 0 89 (_entity (_in ))))
        (_port (_internal EX_CR ~extdesign0.records_pkg.EX_CTRL_REG 0 90 (_entity (_in ))))
        (_port (_internal NEW_PC_ADDR_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~1324 0 91 (_entity (_in ))))
        (_port (_internal RS ~std_logic_vector{{INST_SIZE-1}~downto~0}~1326 0 92 (_entity (_in ))))
        (_port (_internal RT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1328 0 93 (_entity (_in ))))
        (_port (_internal OFFSET ~std_logic_vector{{INST_SIZE-1}~downto~0}~1330 0 94 (_entity (_in ))))
        (_port (_internal RT_ADDR ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1332 0 95 (_entity (_in ))))
        (_port (_internal RD_ADDR ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1334 0 96 (_entity (_in ))))
        (_port (_internal WB_CR_OUT ~extdesign0.records_pkg.WB_CTRL_REG 0 99 (_entity (_out ))))
        (_port (_internal MEM_CR_OUT ~extdesign0.records_pkg.MEM_CTRL_REG 0 100 (_entity (_out ))))
        (_port (_internal NEW_PC_ADDR_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1336 0 101 (_entity (_out ))))
        (_port (_internal ALU_FLAGS_OUT ~extdesign0.records_pkg.ALU_FLAGS 0 102 (_entity (_out ))))
        (_port (_internal ALU_RES_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1338 0 103 (_entity (_out ))))
        (_port (_internal RT_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1340 0 104 (_entity (_out ))))
        (_port (_internal RT_RD_ADDR_OUT ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1342 0 105 (_entity (_out ))))
      )
    )
    (MEMORY_ACCESS
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 113 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 114 (_entity (_in ))))
        (_port (_internal WB_IN ~extdesign0.records_pkg.WB_CTRL_REG 0 115 (_entity (_in ))))
        (_port (_internal MEM ~extdesign0.records_pkg.MEM_CTRL_REG 0 116 (_entity (_in ))))
        (_port (_internal FLAG_ZERO ~extieee.std_logic_1164.std_logic 0 117 (_entity (_in ))))
        (_port (_internal NEW_PC_ADDR ~std_logic_vector{{INST_SIZE-1}~downto~0}~1344 0 118 (_entity (_in ))))
        (_port (_internal ADDRESS_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~1346 0 119 (_entity (_in ))))
        (_port (_internal WRITE_DATA ~std_logic_vector{{INST_SIZE-1}~downto~0}~1348 0 120 (_entity (_in ))))
        (_port (_internal WRITE_REG_IN ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1350 0 121 (_entity (_in ))))
        (_port (_internal WB_OUT ~extdesign0.records_pkg.WB_CTRL_REG 0 123 (_entity (_out ))))
        (_port (_internal READ_DATA ~std_logic_vector{{INST_SIZE-1}~downto~0}~1352 0 124 (_entity (_out ))))
        (_port (_internal ADDRESS_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1354 0 125 (_entity (_out ))))
        (_port (_internal WRITE_REG_OUT ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1356 0 126 (_entity (_out ))))
        (_port (_internal NEW_PC_ADDR_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1358 0 128 (_entity (_out ))))
        (_port (_internal PCSrc ~extieee.std_logic_1164.std_logic 0 129 (_entity (_out ))))
      )
    )
    (WRITE_BACK
      (_object
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 136 (_entity (_in ))))
        (_port (_internal WB ~extdesign0.records_pkg.WB_CTRL_REG 0 137 (_entity (_in ))))
        (_port (_internal READ_DATA ~std_logic_vector{{INST_SIZE-1}~downto~0}~1360 0 138 (_entity (_in ))))
        (_port (_internal ADDRESS ~std_logic_vector{{INST_SIZE-1}~downto~0}~1362 0 139 (_entity (_in ))))
        (_port (_internal WRITE_REG ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1364 0 140 (_entity (_in ))))
        (_port (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 142 (_entity (_out ))))
        (_port (_internal WRITE_REG_OUT ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1366 0 143 (_entity (_out ))))
        (_port (_internal WRITE_DATA ~std_logic_vector{{INST_SIZE-1}~downto~0}~1368 0 144 (_entity (_out ))))
      )
    )
  )
  (_instantiation INST_FETCH 0 190 (_component INSTRUCTION_FETCHING )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((PCSrc)(PCSrc_AUX))
      ((NEW_PC_ADDR_IN)(NEW_PC_ADDR_AUX4))
      ((NEW_PC_ADDR_OUT)(NEW_PC_ADDR_AUX1))
      ((INSTRUCTION)(INSTRUCTION_AUX))
    )
    (_use (_entity . instruction_fetching)
    )
  )
  (_instantiation INST_DECOD 0 202 (_component INSTRUCTION_DECODING )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((INSTRUCTION)(INSTRUCTION_AUX))
      ((NEW_PC_ADDR_IN)(NEW_PC_ADDR_AUX1))
      ((RegWrite)(RegWrite_AUX))
      ((WRITE_DATA)(WRITE_DATA_AUX))
      ((WRITE_REG)(WRITE_REG_AUX2))
      ((NEW_PC_ADDR_OUT)(NEW_PC_ADDR_AUX2))
      ((OFFSET)(OFFSET_AUX))
      ((RT_ADDR)(RT_ADDR_AUX))
      ((RD_ADDR)(RD_ADDR_AUX))
      ((RS)(RS_AUX))
      ((RT)(RT_AUX1))
      ((WB_CR)(WB_CR_AUX1))
      ((MEM_CR)(MEM_CR_AUX1))
      ((EX_CR)(EX_CR_AUX))
    )
    (_use (_entity . instruction_decoding)
    )
  )
  (_instantiation EXE 0 224 (_component EXECUTION )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((WB_CR)(WB_CR_AUX1))
      ((MEM_CR)(MEM_CR_AUX1))
      ((EX_CR)(EX_CR_AUX))
      ((NEW_PC_ADDR_IN)(NEW_PC_ADDR_AUX2))
      ((RS)(RS_AUX))
      ((RT)(RT_AUX1))
      ((OFFSET)(OFFSET_AUX))
      ((RT_ADDR)(RT_ADDR_AUX))
      ((RD_ADDR)(RD_ADDR_AUX))
      ((WB_CR_OUT)(WB_CR_AUX2))
      ((MEM_CR_OUT)(MEM_CR_AUX2))
      ((NEW_PC_ADDR_OUT)(NEW_PC_ADDR_AUX3))
      ((ALU_FLAGS_OUT)(ALU_FLAGS_AUX))
      ((ALU_RES_OUT)(ALU_RES_AUX))
      ((RT_OUT)(RT_AUX2))
      ((RT_RD_ADDR_OUT)(RT_RD_ADDR_AUX))
    )
    (_use (_entity . execution)
    )
  )
  (_instantiation MEM_ACC 0 248 (_component MEMORY_ACCESS )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((WB_IN)(WB_CR_AUX2))
      ((MEM)(MEM_CR_AUX2))
      ((FLAG_ZERO)(ALU_FLAGS_AUX(2)))
      ((NEW_PC_ADDR)(NEW_PC_ADDR_AUX3))
      ((ADDRESS_IN)(ALU_RES_AUX))
      ((WRITE_DATA)(RT_AUX2))
      ((WRITE_REG_IN)(RT_RD_ADDR_AUX))
      ((WB_OUT)(WB_CR_AUX3))
      ((READ_DATA)(READ_DATA_AUX))
      ((ADDRESS_OUT)(ADDRESS_AUX))
      ((WRITE_REG_OUT)(WRITE_REG_AUX1))
      ((NEW_PC_ADDR_OUT)(NEW_PC_ADDR_AUX4))
      ((PCSrc)(PCSrc_AUX))
    )
    (_use (_entity . memory_access)
    )
  )
  (_instantiation WR_BK 0 270 (_component WRITE_BACK )
    (_port
      ((RESET)(RESET))
      ((WB)(WB_CR_AUX3))
      ((READ_DATA)(READ_DATA_AUX))
      ((ADDRESS)(ADDRESS_AUX))
      ((WRITE_REG)(WRITE_REG_AUX1))
      ((RegWrite)(RegWrite_AUX))
      ((WRITE_REG_OUT)(WRITE_REG_AUX2))
      ((WRITE_DATA)(WRITE_DATA_AUX))
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~132 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~134 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~136 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~138 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1310 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1312 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1314 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1316 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1318 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1320 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1322 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1324 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1326 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1328 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1330 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1332 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1334 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1336 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1338 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1340 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1342 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1344 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1346 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1348 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1350 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1352 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1354 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1356 0 126 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1358 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1360 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1362 0 139 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1364 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1366 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1368 0 144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal PCSrc_AUX ~extieee.std_logic_1164.std_logic 0 153 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1370 0 154 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal NEW_PC_ADDR_AUX4 ~std_logic_vector{{INST_SIZE-1}~downto~0}~1370 0 154 (_architecture (_uni ))))
    (_signal (_internal NEW_PC_ADDR_AUX1 ~std_logic_vector{{INST_SIZE-1}~downto~0}~1370 0 156 (_architecture (_uni ))))
    (_signal (_internal INSTRUCTION_AUX ~std_logic_vector{{INST_SIZE-1}~downto~0}~1370 0 157 (_architecture (_uni ))))
    (_signal (_internal RegWrite_AUX ~extieee.std_logic_1164.std_logic 0 159 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1372 0 160 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal WRITE_REG_AUX2 ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1372 0 160 (_architecture (_uni ))))
    (_signal (_internal WRITE_DATA_AUX ~std_logic_vector{{INST_SIZE-1}~downto~0}~1370 0 161 (_architecture (_uni ))))
    (_signal (_internal NEW_PC_ADDR_AUX2 ~std_logic_vector{{INST_SIZE-1}~downto~0}~1370 0 163 (_architecture (_uni ))))
    (_signal (_internal OFFSET_AUX ~std_logic_vector{{INST_SIZE-1}~downto~0}~1370 0 164 (_architecture (_uni ))))
    (_signal (_internal RT_ADDR_AUX ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1372 0 165 (_architecture (_uni ))))
    (_signal (_internal RD_ADDR_AUX ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1372 0 166 (_architecture (_uni ))))
    (_signal (_internal RS_AUX ~std_logic_vector{{INST_SIZE-1}~downto~0}~1370 0 167 (_architecture (_uni ))))
    (_signal (_internal RT_AUX1 ~std_logic_vector{{INST_SIZE-1}~downto~0}~1370 0 168 (_architecture (_uni ))))
    (_signal (_internal WB_CR_AUX1 ~extdesign0.records_pkg.WB_CTRL_REG 0 169 (_architecture (_uni ))))
    (_signal (_internal MEM_CR_AUX1 ~extdesign0.records_pkg.MEM_CTRL_REG 0 170 (_architecture (_uni ))))
    (_signal (_internal EX_CR_AUX ~extdesign0.records_pkg.EX_CTRL_REG 0 171 (_architecture (_uni ))))
    (_signal (_internal WB_CR_AUX2 ~extdesign0.records_pkg.WB_CTRL_REG 0 173 (_architecture (_uni ))))
    (_signal (_internal MEM_CR_AUX2 ~extdesign0.records_pkg.MEM_CTRL_REG 0 174 (_architecture (_uni ))))
    (_signal (_internal NEW_PC_ADDR_AUX3 ~std_logic_vector{{INST_SIZE-1}~downto~0}~1370 0 175 (_architecture (_uni ))))
    (_signal (_internal ALU_FLAGS_AUX ~extdesign0.records_pkg.ALU_FLAGS 0 176 (_architecture (_uni ))))
    (_signal (_internal ALU_RES_AUX ~std_logic_vector{{INST_SIZE-1}~downto~0}~1370 0 177 (_architecture (_uni ))))
    (_signal (_internal RT_AUX2 ~std_logic_vector{{INST_SIZE-1}~downto~0}~1370 0 178 (_architecture (_uni ))))
    (_signal (_internal RT_RD_ADDR_AUX ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1372 0 179 (_architecture (_uni ))))
    (_signal (_internal WB_CR_AUX3 ~extdesign0.records_pkg.WB_CTRL_REG 0 181 (_architecture (_uni ))))
    (_signal (_internal READ_DATA_AUX ~std_logic_vector{{INST_SIZE-1}~downto~0}~1370 0 182 (_architecture (_uni ))))
    (_signal (_internal ADDRESS_AUX ~std_logic_vector{{INST_SIZE-1}~downto~0}~1370 0 183 (_architecture (_uni ))))
    (_signal (_internal WRITE_REG_AUX1 ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1372 0 184 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external design0.segm_mips_const_pkg.INST_SIZE(. segm_mips_const_pkg INST_SIZE)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_variable (_external design0.segm_mips_const_pkg.ADDR_SIZE(. segm_mips_const_pkg ADDR_SIZE)))
    (_type (_external ~extdesign0.records_pkg.WB_CTRL_REG (. records_pkg WB_CTRL_REG)))
    (_type (_external ~extdesign0.records_pkg.MEM_CTRL_REG (. records_pkg MEM_CTRL_REG)))
    (_type (_external ~extdesign0.records_pkg.EX_CTRL_REG (. records_pkg EX_CTRL_REG)))
    (_type (_external ~extdesign0.records_pkg.ALU_OP_INPUT (. records_pkg ALU_OP_INPUT)))
    (_type (_external ~extdesign0.records_pkg.ALU_FLAGS (. records_pkg ALU_FLAGS)))
  )
)
I 000055 55 3049          1765154457083 WRITE_BACK_ARC
(_unit VHDL (write_back 0 31 (write_back_arc 0 46 ))
  (_version v33)
  (_time 1765154457082 2025.12.08 02:40:57)
  (_source (\./src/write_back.vhd\))
  (_use (std(standard))(.(segm_mips_const_pkg))(.(records_pkg))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765154457067)
    (_use )
  )
  (_object
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal WB ~extdesign0.records_pkg.WB_CTRL_REG 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal READ_DATA ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal ADDRESS ~std_logic_vector{{INST_SIZE-1}~downto~0}~122 0 37 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal WRITE_REG ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~12 0 38 (_entity (_in ))))
    (_port (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~124 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal WRITE_REG_OUT ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~124 0 41 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~126 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal WRITE_DATA ~std_logic_vector{{INST_SIZE-1}~downto~0}~126 0 42 (_entity (_out ))))
    (_process
      (MUX_WB(_architecture 0 0 49 (_process (_simple)(_target(5)(6)(7))(_sensitivity(3)(2)(4)(1(1))(1(0))(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extdesign0.records_pkg.WB_CTRL_REG (. records_pkg WB_CTRL_REG)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external design0.segm_mips_const_pkg.INST_SIZE(. segm_mips_const_pkg INST_SIZE)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_variable (_external design0.segm_mips_const_pkg.ADDR_SIZE(. segm_mips_const_pkg ADDR_SIZE)))
    (_type (_external ~extdesign0.segm_mips_const_pkg.~std_logic_vector{31~downto~0}~152 (. segm_mips_const_pkg ~std_logic_vector{31~downto~0}~152)))
    (_variable (_external design0.segm_mips_const_pkg.ZERO32b(. segm_mips_const_pkg ZERO32b)))
  )
  (_static
    (2 2 2 2 2 )
  )
  (_model . WRITE_BACK_ARC 1 -1
  )
)
I 000062 55 1439          1765154457258 SEGMENTED_MIPS_TB_ARC
(_unit VHDL (segmented_mips_tb 0 27 (segmented_mips_tb_arc 0 30 ))
  (_version v33)
  (_time 1765154457257 2025.12.08 02:40:57)
  (_source (\./src/segmented_mips_tb.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765154453008)
    (_use )
  )
  (_component
    (SEGMENTED_MIPS
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
      )
    )
  )
  (_instantiation MIPS_TB 0 45 (_component SEGMENTED_MIPS )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
    )
    (_use (_entity . segmented_mips)
    )
  )
  (_object
    (_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 41 (_architecture (_uni ))))
    (_signal (_internal RESET ~extieee.std_logic_1164.std_logic 0 42 (_architecture (_uni ))))
    (_process
      (CLK_PROC(_architecture 0 0 51 (_process (_wait_for)(_target(0)))))
      (RESET_PROC(_architecture 1 0 63 (_process (_wait_for)(_target(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . SEGMENTED_MIPS_TB_ARC 2 -1
  )
)
I 000058 55 8914          1765154457545 MEMORY_ACCESS_ARC
(_unit VHDL (memory_access 0 32 (memory_access_arc 0 55 ))
  (_version v33)
  (_time 1765154457544 2025.12.08 02:40:57)
  (_source (\./src/memory_access.vhd\))
  (_use (std(standard))(.(segm_mips_const_pkg))(.(records_pkg))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765154453908)
    (_use )
  )
  (_component
    (DATA_MEMORY
      (_object
        (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 60 (_entity -1 ((i 32)))))
        (_generic (_internal M ~extSTD.STANDARD.NATURAL 0 60 (_entity -1 ((i 1024)))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal ADDR ~std_logic_vector{{N-1}~downto~0}~13 0 63 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1314 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal WRITE_DATA ~std_logic_vector{{N-1}~downto~0}~1314 0 64 (_entity (_in ))))
        (_port (_internal MemRead ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1316 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal READ_DATA ~std_logic_vector{{N-1}~downto~0}~1316 0 67 (_entity (_out ))))
      )
    )
    (MEM_WB_REGISTERS
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_port (_internal WB ~extdesign0.records_pkg.WB_CTRL_REG 0 77 (_entity (_in ))))
        (_port (_internal READ_DATA ~std_logic_vector{{INST_SIZE-1}~downto~0}~13 0 78 (_entity (_in ))))
        (_port (_internal ADDRESS ~std_logic_vector{{INST_SIZE-1}~downto~0}~1318 0 79 (_entity (_in ))))
        (_port (_internal WRITE_REG ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~13 0 80 (_entity (_in ))))
        (_port (_internal WB_OUT ~extdesign0.records_pkg.WB_CTRL_REG 0 82 (_entity (_out ))))
        (_port (_internal READ_DATA_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1320 0 83 (_entity (_out ))))
        (_port (_internal ADDRESS_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1322 0 84 (_entity (_out ))))
        (_port (_internal WRITE_REG_OUT ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1324 0 85 (_entity (_out ))))
      )
    )
  )
  (_instantiation DAT_MEM 0 107 (_component DATA_MEMORY )
    (_generic
      ((N)((i 32)))
      ((M)((i 1024)))
    )
    (_port
      ((RESET)(RESET))
      ((ADDR)(ADDRESS_IN))
      ((WRITE_DATA)(WRITE_DATA))
      ((MemRead)(MEM(1)))
      ((MemWrite)(MEM(2)))
      ((READ_DATA)(READ_DATA_AUX))
    )
    (_use (_entity . data_memory)
      (_generic
        ((N)((i 32)))
        ((M)((i 1024)))
      )
      (_port
        ((RESET)(RESET))
        ((ADDR)(ADDR))
        ((WRITE_DATA)(WRITE_DATA))
        ((MemRead)(MemRead))
        ((MemWrite)(MemWrite))
        ((READ_DATA)(READ_DATA))
      )
    )
  )
  (_instantiation MEM_WB_REGS 0 119 (_component MEM_WB_REGISTERS )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((WB)(WB_IN))
      ((READ_DATA)(READ_DATA_AUX))
      ((ADDRESS)(ADDRESS_IN))
      ((WRITE_REG)(WRITE_REG_IN))
      ((WB_OUT)(WB_OUT))
      ((READ_DATA_OUT)(READ_DATA))
      ((ADDRESS_OUT)(ADDRESS_OUT))
      ((WRITE_REG_OUT)(WRITE_REG_OUT))
    )
    (_use (_entity . mem_wb_registers)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_port (_internal WB_IN ~extdesign0.records_pkg.WB_CTRL_REG 0 37 (_entity (_in ))))
    (_port (_internal MEM ~extdesign0.records_pkg.MEM_CTRL_REG 0 38 (_entity (_in ))))
    (_port (_internal FLAG_ZERO ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal NEW_PC_ADDR ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 40 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~122 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal ADDRESS_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~122 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~124 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal WRITE_DATA ~std_logic_vector{{INST_SIZE-1}~downto~0}~124 0 42 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~12 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal WRITE_REG_IN ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~12 0 43 (_entity (_in ))))
    (_port (_internal WB_OUT ~extdesign0.records_pkg.WB_CTRL_REG 0 45 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~126 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal READ_DATA ~std_logic_vector{{INST_SIZE-1}~downto~0}~126 0 46 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~128 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal ADDRESS_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~128 0 47 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1210 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal WRITE_REG_OUT ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1210 0 48 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1212 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal NEW_PC_ADDR_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1212 0 50 (_entity (_out ))))
    (_port (_internal PCSrc ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~13 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1318 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1320 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1322 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1324 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1326 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal READ_DATA_AUX ~std_logic_vector{{INST_SIZE-1}~downto~0}~1326 0 91 (_architecture (_uni ))))
    (_process
      (OUT_MEM(_architecture 0 0 95 (_process (_simple)(_target(14)(13))(_sensitivity(5)(3(0))(1)(4))(_read(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extdesign0.records_pkg.WB_CTRL_REG (. records_pkg WB_CTRL_REG)))
    (_type (_external ~extdesign0.records_pkg.MEM_CTRL_REG (. records_pkg MEM_CTRL_REG)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external design0.segm_mips_const_pkg.INST_SIZE(. segm_mips_const_pkg INST_SIZE)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_variable (_external design0.segm_mips_const_pkg.ADDR_SIZE(. segm_mips_const_pkg ADDR_SIZE)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extdesign0.segm_mips_const_pkg.~std_logic_vector{31~downto~0}~152 (. segm_mips_const_pkg ~std_logic_vector{31~downto~0}~152)))
    (_variable (_external design0.segm_mips_const_pkg.ZERO32b(. segm_mips_const_pkg ZERO32b)))
    (_variable (_external design0.segm_mips_const_pkg.NUM_ADDR(. segm_mips_const_pkg NUM_ADDR)))
  )
  (_model . MEMORY_ACCESS_ARC 4 -1
  )
)
I 000065 55 8596          1765154457732 INSTRUCTION_FETCHING_ARC
(_unit VHDL (instruction_fetching 0 31 (instruction_fetching_arc 0 44 ))
  (_version v33)
  (_time 1765154457732 2025.12.08 02:40:57)
  (_source (\./src/instruction_fetching.vhd\))
  (_use (std(standard))(.(segm_mips_const_pkg))(.(records_pkg))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765154454408)
    (_use )
  )
  (_component
    (ADDER
      (_object
        (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 49 (_entity -1 ((i 32)))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal X ~std_logic_vector{{N-1}~downto~0}~13 0 51 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~136 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~136 0 52 (_entity (_in ))))
        (_port (_internal CIN ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal COUT ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~138 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal R ~std_logic_vector{{N-1}~downto~0}~138 0 55 (_entity (_out ))))
      )
    )
    (REG
      (_object
        (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 60 (_entity -1 ((i 32)))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1310 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal DATA_IN ~std_logic_vector{{N-1}~downto~0}~1310 0 64 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1312 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal DATA_OUT ~std_logic_vector{{N-1}~downto~0}~1312 0 65 (_entity (_out ))))
      )
    )
    (INSTRUCTION_MEMORY
      (_object
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal READ_ADDR ~std_logic_vector{{INST_SIZE-1}~downto~0}~1320 0 83 (_entity (_in ))))
        (_port (_internal INST ~std_logic_vector{{INST_SIZE-1}~downto~0}~1322 0 84 (_entity (_out ))))
      )
    )
    (IF_ID_REGISTERS
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal NEW_PC_ADDR_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~13 0 73 (_entity (_in ))))
        (_port (_internal INST_REG_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~1314 0 74 (_entity (_in ))))
        (_port (_internal NEW_PC_ADDR_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1316 0 75 (_entity (_out ))))
        (_port (_internal INST_REG_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1318 0 76 (_entity (_out ))))
      )
    )
  )
  (_instantiation myADDER 0 98 (_component ADDER )
    (_generic
      ((N)((i 32)))
    )
    (_port
      ((X)(PC_ADDR_AUX1))
      ((Y)(_string \"00000000000000000000000000000100"\))
      ((CIN)((i 2)))
      ((COUT)(PC_ADDR_AUX2(32)))
      ((R)(PC_ADDR_AUX2(d_31_0)))
    )
    (_use (_entity . adder)
      (_generic
        ((N)((i 32)))
      )
      (_port
        ((X)(X))
        ((Y)(Y))
        ((CIN)(CIN))
        ((COUT)(COUT))
        ((R)(R))
      )
    )
  )
  (_instantiation PC 0 118 (_component REG )
    (_generic
      ((N)((i 32)))
    )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((DATA_IN)(PC_ADDR_AUX3))
      ((DATA_OUT)(PC_ADDR_AUX1))
    )
    (_use (_entity . reg)
      (_generic
        ((N)((i 32)))
      )
      (_port
        ((CLK)(CLK))
        ((RESET)(RESET))
        ((DATA_IN)(DATA_IN))
        ((DATA_OUT)(DATA_OUT))
      )
    )
  )
  (_instantiation INST_MEM 0 127 (_component INSTRUCTION_MEMORY )
    (_port
      ((RESET)(RESET))
      ((READ_ADDR)(PC_ADDR_AUX1))
      ((INST)(INST_AUX))
    )
    (_use (_entity . instruction_memory)
    )
  )
  (_instantiation IF_ID_REG 0 134 (_component IF_ID_REGISTERS )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((NEW_PC_ADDR_IN)(PC_ADDR_AUX2(d_31_0)))
      ((INST_REG_IN)(INST_AUX))
      ((NEW_PC_ADDR_OUT)(NEW_PC_ADDR_OUT))
      ((INST_REG_OUT)(INSTRUCTION))
    )
    (_use (_entity . if_id_registers)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
    (_port (_internal PCSrc ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal NEW_PC_ADDR_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 37 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~122 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal NEW_PC_ADDR_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~122 0 39 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~124 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal INSTRUCTION ~std_logic_vector{{INST_SIZE-1}~downto~0}~124 0 40 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1314 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1316 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1318 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1320 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1322 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1324 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal PC_ADDR_AUX1 ~std_logic_vector{{INST_SIZE-1}~downto~0}~1324 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{INST_SIZE~downto~0}~13 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 32)(i 0))))))
    (_signal (_internal PC_ADDR_AUX2 ~std_logic_vector{INST_SIZE~downto~0}~13 0 90 (_architecture (_uni ))))
    (_signal (_internal PC_ADDR_AUX3 ~std_logic_vector{{INST_SIZE-1}~downto~0}~1324 0 91 (_architecture (_uni ))))
    (_signal (_internal INST_AUX ~std_logic_vector{{INST_SIZE-1}~downto~0}~1324 0 92 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{INST_SIZE{{INST_SIZE-1}~downto~0}~13 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{INST_SIZE{{INST_SIZE-1}~downto~0}~1325 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{INST_SIZE{{INST_SIZE-1}~downto~0}~1326 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_process
      (MUX_PC(_architecture 0 0 108 (_process (_simple)(_target(8))(_sensitivity(3)(2)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external design0.segm_mips_const_pkg.INST_SIZE(. segm_mips_const_pkg INST_SIZE)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . INSTRUCTION_FETCHING_ARC 6 -1
  )
)
I 000065 55 15334         1765154457975 INSTRUCTION_DECODING_ARC
(_unit VHDL (instruction_decoding 0 32 (instruction_decoding_arc 0 59 ))
  (_version v33)
  (_time 1765154457974 2025.12.08 02:40:57)
  (_source (\./src/instruction_decoding.vhd\))
  (_use (std(standard))(.(segm_mips_const_pkg))(.(records_pkg))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765154454579)
    (_use )
  )
  (_component
    (REGISTERS
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal RW ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal RS_ADDR ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~13 0 68 (_entity (_in ))))
        (_port (_internal RT_ADDR ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1318 0 69 (_entity (_in ))))
        (_port (_internal RD_ADDR ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1320 0 70 (_entity (_in ))))
        (_port (_internal WRITE_DATA ~std_logic_vector{{INST_SIZE-1}~downto~0}~13 0 71 (_entity (_in ))))
        (_port (_internal RS ~std_logic_vector{{INST_SIZE-1}~downto~0}~1322 0 72 (_entity (_out ))))
        (_port (_internal RT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1324 0 73 (_entity (_out ))))
      )
    )
    (CONTROL_UNIT
      (_object
        (_port (_internal OP ~std_logic_vector{5~downto~0}~13 0 80 (_entity (_in ))))
        (_port (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 81 (_entity (_out ))))
        (_port (_internal MemtoReg ~extieee.std_logic_1164.std_logic 0 82 (_entity (_out ))))
        (_port (_internal Brach ~extieee.std_logic_1164.std_logic 0 83 (_entity (_out ))))
        (_port (_internal MemRead ~extieee.std_logic_1164.std_logic 0 84 (_entity (_out ))))
        (_port (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 85 (_entity (_out ))))
        (_port (_internal RegDst ~extieee.std_logic_1164.std_logic 0 86 (_entity (_out ))))
        (_port (_internal ALUSrc ~extieee.std_logic_1164.std_logic 0 87 (_entity (_out ))))
        (_port (_internal ALUOp0 ~extieee.std_logic_1164.std_logic 0 88 (_entity (_out ))))
        (_port (_internal ALUOp1 ~extieee.std_logic_1164.std_logic 0 89 (_entity (_out ))))
        (_port (_internal ALUOp2 ~extieee.std_logic_1164.std_logic 0 90 (_entity (_out ))))
      )
    )
    (ID_EX_REGISTERS
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 99 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
        (_port (_internal NEW_PC_ADDR_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~1326 0 102 (_entity (_in ))))
        (_port (_internal OFFSET_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~1328 0 104 (_entity (_in ))))
        (_port (_internal RT_ADDR_IN ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1330 0 105 (_entity (_in ))))
        (_port (_internal RD_ADDR_IN ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1332 0 106 (_entity (_in ))))
        (_port (_internal RS_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~1334 0 108 (_entity (_in ))))
        (_port (_internal RT_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~1336 0 109 (_entity (_in ))))
        (_port (_internal WB_IN ~extdesign0.records_pkg.WB_CTRL_REG 0 111 (_entity (_in ))))
        (_port (_internal M_IN ~extdesign0.records_pkg.MEM_CTRL_REG 0 112 (_entity (_in ))))
        (_port (_internal EX_IN ~extdesign0.records_pkg.EX_CTRL_REG 0 113 (_entity (_in ))))
        (_port (_internal NEW_PC_ADDR_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1338 0 118 (_entity (_out ))))
        (_port (_internal OFFSET_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1340 0 120 (_entity (_out ))))
        (_port (_internal RT_ADDR_OUT ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1342 0 121 (_entity (_out ))))
        (_port (_internal RD_ADDR_OUT ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1344 0 122 (_entity (_out ))))
        (_port (_internal RS_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1346 0 124 (_entity (_out ))))
        (_port (_internal RT_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1348 0 125 (_entity (_out ))))
        (_port (_internal WB_OUT ~extdesign0.records_pkg.WB_CTRL_REG 0 127 (_entity (_out ))))
        (_port (_internal M_OUT ~extdesign0.records_pkg.MEM_CTRL_REG 0 128 (_entity (_out ))))
        (_port (_internal EX_OUT ~extdesign0.records_pkg.EX_CTRL_REG 0 129 (_entity (_out ))))
      )
    )
  )
  (_instantiation REGS 0 157 (_component REGISTERS )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((RW)(RegWrite))
      ((RS_ADDR)(INSTRUCTION(d_25_21)))
      ((RT_ADDR)(INSTRUCTION(d_20_16)))
      ((RD_ADDR)(WRITE_REG))
      ((WRITE_DATA)(WRITE_DATA))
      ((RS)(RS_AUX))
      ((RT)(RT_AUX))
    )
    (_use (_entity . registers)
    )
  )
  (_instantiation CTRL 0 170 (_component CONTROL_UNIT )
    (_port
      ((OP)(INSTRUCTION(d_31_26)))
      ((RegWrite)(WB_AUX(0)))
      ((MemtoReg)(WB_AUX(1)))
      ((Brach)(MEM_AUX(0)))
      ((MemRead)(MEM_AUX(1)))
      ((MemWrite)(MEM_AUX(2)))
      ((RegDst)(EX_AUX(0)))
      ((ALUSrc)(EX_AUX(2)))
      ((ALUOp0)(EX_AUX(1_0)))
      ((ALUOp1)(EX_AUX(1_1)))
      ((ALUOp2)(EX_AUX(1_2)))
    )
    (_use (_entity . control_unit)
    )
  )
  (_instantiation ID_EX_REGS 0 198 (_component ID_EX_REGISTERS )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((NEW_PC_ADDR_IN)(NEW_PC_ADDR_IN))
      ((OFFSET_IN)(OFFSET_AUX))
      ((RT_ADDR_IN)(INSTRUCTION(d_20_16)))
      ((RD_ADDR_IN)(INSTRUCTION(d_15_11)))
      ((RS_IN)(RS_AUX))
      ((RT_IN)(RT_AUX))
      ((WB_IN)(WB_AUX))
      ((M_IN)(MEM_AUX))
      ((EX_IN)(EX_AUX))
      ((NEW_PC_ADDR_OUT)(NEW_PC_ADDR_OUT))
      ((OFFSET_OUT)(OFFSET))
      ((RT_ADDR_OUT)(RT_ADDR))
      ((RD_ADDR_OUT)(RD_ADDR))
      ((RS_OUT)(RS))
      ((RT_OUT)(RT))
      ((WB_OUT)(WB_CR))
      ((M_OUT)(MEM_CR))
      ((EX_OUT)(EX_CR))
    )
    (_use (_entity . id_ex_registers)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal INSTRUCTION ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 37 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal NEW_PC_ADDR_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~122 0 38 (_entity (_in ))))
    (_port (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~124 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal WRITE_DATA ~std_logic_vector{{INST_SIZE-1}~downto~0}~124 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~12 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal WRITE_REG ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~12 0 42 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~126 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal NEW_PC_ADDR_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~126 0 44 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~128 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal OFFSET ~std_logic_vector{{INST_SIZE-1}~downto~0}~128 0 46 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1210 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RT_ADDR ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1210 0 47 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1212 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RD_ADDR ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1212 0 48 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1214 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal RS ~std_logic_vector{{INST_SIZE-1}~downto~0}~1214 0 50 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1216 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal RT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1216 0 51 (_entity (_out ))))
    (_port (_internal WB_CR ~extdesign0.records_pkg.WB_CTRL_REG 0 53 (_entity (_out ))))
    (_port (_internal MEM_CR ~extdesign0.records_pkg.MEM_CTRL_REG 0 54 (_entity (_out ))))
    (_port (_internal EX_CR ~extdesign0.records_pkg.EX_CTRL_REG 0 55 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1318 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1320 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~13 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1322 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1324 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1326 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1328 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1330 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1332 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1334 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1336 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1338 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1340 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1342 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1344 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1346 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1348 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1350 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal OFFSET_AUX ~std_logic_vector{{INST_SIZE-1}~downto~0}~1350 0 138 (_architecture (_uni ))))
    (_signal (_internal RS_AUX ~std_logic_vector{{INST_SIZE-1}~downto~0}~1350 0 139 (_architecture (_uni ))))
    (_signal (_internal RT_AUX ~std_logic_vector{{INST_SIZE-1}~downto~0}~1350 0 140 (_architecture (_uni ))))
    (_signal (_internal WB_AUX ~extdesign0.records_pkg.WB_CTRL_REG 0 141 (_architecture (_uni ))))
    (_signal (_internal MEM_AUX ~extdesign0.records_pkg.MEM_CTRL_REG 0 142 (_architecture (_uni ))))
    (_signal (_internal EX_AUX ~extdesign0.records_pkg.EX_CTRL_REG 0 143 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}{25~downto~21}~13 0 162 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 21))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}{20~downto~16}~13 0 163 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}{{INST_SIZE-1}~downto~26}~13 0 173 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}{15~downto~0}~13 0 193 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}{15~downto~0}~1351 0 195 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}{20~downto~16}~1352 0 205 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}{15~downto~11}~13 0 206 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 11))))))
    (_process
      (line__193(_architecture 0 0 193 (_assignment (_simple)(_target(16))(_sensitivity(2(15))(2(d_15_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external design0.segm_mips_const_pkg.INST_SIZE(. segm_mips_const_pkg INST_SIZE)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_variable (_external design0.segm_mips_const_pkg.ADDR_SIZE(. segm_mips_const_pkg ADDR_SIZE)))
    (_type (_external ~extdesign0.records_pkg.WB_CTRL_REG (. records_pkg WB_CTRL_REG)))
    (_type (_external ~extdesign0.records_pkg.MEM_CTRL_REG (. records_pkg MEM_CTRL_REG)))
    (_type (_external ~extdesign0.records_pkg.EX_CTRL_REG (. records_pkg EX_CTRL_REG)))
    (_type (_external ~extdesign0.records_pkg.ALU_OP_INPUT (. records_pkg ALU_OP_INPUT)))
    (_type (_external ~extdesign0.segm_mips_const_pkg.~std_logic_vector{15~downto~0}~15 (. segm_mips_const_pkg ~std_logic_vector{15~downto~0}~15)))
    (_variable (_external design0.segm_mips_const_pkg.ZERO16b(. segm_mips_const_pkg ZERO16b)))
    (_type (_external ~extdesign0.segm_mips_const_pkg.~std_logic_vector{15~downto~0}~156 (. segm_mips_const_pkg ~std_logic_vector{15~downto~0}~156)))
    (_variable (_external design0.segm_mips_const_pkg.ONE16b(. segm_mips_const_pkg ONE16b)))
  )
  (_model . INSTRUCTION_DECODING_ARC 1 -1
  )
)
I 000054 55 13888         1765154458235 EXECUTION_ARC
(_unit VHDL (execution 0 31 (execution_arc 0 57 ))
  (_version v33)
  (_time 1765154458234 2025.12.08 02:40:58)
  (_source (\./src/execution.vhd\))
  (_use (std(standard))(.(segm_mips_const_pkg))(.(records_pkg))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765154455310)
    (_use )
  )
  (_component
    (ALU_CONTROL
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal FUNCT ~std_logic_vector{5~downto~0}~13 0 64 (_entity (_in ))))
        (_port (_internal ALU_OP_IN ~extdesign0.records_pkg.ALU_OP_INPUT 0 65 (_entity (_in ))))
        (_port (_internal ALU_IN ~extdesign0.records_pkg.ALU_INPUT 0 67 (_entity (_out ))))
      )
    )
    (ADDER
      (_object
        (_generic (_internal N ~extSTD.STANDARD.INTEGER 0 83 (_entity -1 ((i 32)))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1322 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal X ~std_logic_vector{{N-1}~downto~0}~1322 0 85 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1324 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~1324 0 86 (_entity (_in ))))
        (_port (_internal CIN ~extieee.std_logic_1164.std_logic 0 87 (_entity (_in ))))
        (_port (_internal COUT ~extieee.std_logic_1164.std_logic 0 88 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1326 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal R ~std_logic_vector{{N-1}~downto~0}~1326 0 89 (_entity (_out ))))
      )
    )
    (ALU
      (_object
        (_generic (_internal N ~extSTD.STANDARD.INTEGER 0 72 (_entity -1 ((i 32)))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal X ~std_logic_vector{{N-1}~downto~0}~13 0 74 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1318 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~1318 0 75 (_entity (_in ))))
        (_port (_internal ALU_IN ~extdesign0.records_pkg.ALU_INPUT 0 76 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1320 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal R ~std_logic_vector{{N-1}~downto~0}~1320 0 77 (_entity (_out ))))
        (_port (_internal FLAGS ~extdesign0.records_pkg.ALU_FLAGS 0 78 (_entity (_out ))))
      )
    )
    (EX_MEM_REGISTERS
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 96 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 97 (_entity (_in ))))
        (_port (_internal WB_CR_IN ~extdesign0.records_pkg.WB_CTRL_REG 0 98 (_entity (_in ))))
        (_port (_internal MEM_CR_IN ~extdesign0.records_pkg.MEM_CTRL_REG 0 99 (_entity (_in ))))
        (_port (_internal NEW_PC_ADDR_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~13 0 100 (_entity (_in ))))
        (_port (_internal ALU_FLAGS_IN ~extdesign0.records_pkg.ALU_FLAGS 0 101 (_entity (_in ))))
        (_port (_internal ALU_RES_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~1328 0 102 (_entity (_in ))))
        (_port (_internal RT_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~1330 0 103 (_entity (_in ))))
        (_port (_internal RT_RD_ADDR_IN ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~13 0 104 (_entity (_in ))))
        (_port (_internal WB_CR_OUT ~extdesign0.records_pkg.WB_CTRL_REG 0 107 (_entity (_out ))))
        (_port (_internal MEM_CR_OUT ~extdesign0.records_pkg.MEM_CTRL_REG 0 108 (_entity (_out ))))
        (_port (_internal NEW_PC_ADDR_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1332 0 109 (_entity (_out ))))
        (_port (_internal ALU_FLAGS_OUT ~extdesign0.records_pkg.ALU_FLAGS 0 110 (_entity (_out ))))
        (_port (_internal ALU_RES_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1334 0 111 (_entity (_out ))))
        (_port (_internal RT_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1336 0 112 (_entity (_out ))))
        (_port (_internal RT_RD_ADDR_OUT ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1338 0 113 (_entity (_out ))))
      )
    )
  )
  (_instantiation ALU_CTRL 0 132 (_component ALU_CONTROL )
    (_port
      ((CLK)(CLK))
      ((FUNCT)(OFFSET(d_5_0)))
      ((ALU_OP_IN)(EX_CR(1)))
      ((ALU_IN)(ALU_IN_AUX))
    )
    (_use (_entity . alu_control)
    )
  )
  (_instantiation ADDER_MIPS 0 140 (_component ADDER )
    (_generic
      ((N)((i 32)))
    )
    (_port
      ((X)(NEW_PC_ADDR_IN))
      ((Y)(OFFSET_SHIFT2))
      ((CIN)((i 2)))
      ((COUT)(CARRY_AUX))
      ((R)(PC_ADDR_AUX))
    )
    (_use (_entity . adder)
      (_generic
        ((N)((i 32)))
      )
      (_port
        ((X)(X))
        ((Y)(Y))
        ((CIN)(CIN))
        ((COUT)(COUT))
        ((R)(R))
      )
    )
  )
  (_instantiation ALU_MIPS 0 170 (_component ALU )
    (_generic
      ((N)((i 32)))
    )
    (_port
      ((X)(RS))
      ((Y)(ALU_REG_IN))
      ((ALU_IN)(ALU_IN_AUX))
      ((R)(ALU_RES_AUX))
      ((FLAGS)(ALU_FLAGS_AUX))
    )
    (_use (_entity . alu)
      (_generic
        ((N)((i 32)))
      )
      (_port
        ((X)(X))
        ((Y)(Y))
        ((ALU_IN)(ALU_IN))
        ((R)(R))
        ((FLAGS)(FLAGS))
      )
    )
  )
  (_instantiation EX_MEM_REGS 0 180 (_component EX_MEM_REGISTERS )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((WB_CR_IN)(WB_CR))
      ((MEM_CR_IN)(MEM_CR))
      ((NEW_PC_ADDR_IN)(PC_ADDR_AUX))
      ((ALU_FLAGS_IN)(ALU_FLAGS_AUX))
      ((ALU_RES_IN)(ALU_RES_AUX))
      ((RT_IN)(RT))
      ((RT_RD_ADDR_IN)(RT_RD_ADDR_AUX))
      ((WB_CR_OUT)(WB_CR_OUT))
      ((MEM_CR_OUT)(MEM_CR_OUT))
      ((NEW_PC_ADDR_OUT)(NEW_PC_ADDR_OUT))
      ((ALU_FLAGS_OUT)(ALU_FLAGS_OUT))
      ((ALU_RES_OUT)(ALU_RES_OUT))
      ((RT_OUT)(RT_OUT))
      ((RT_RD_ADDR_OUT)(RT_RD_ADDR_OUT))
    )
    (_use (_entity . ex_mem_registers)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
    (_port (_internal WB_CR ~extdesign0.records_pkg.WB_CTRL_REG 0 36 (_entity (_in ))))
    (_port (_internal MEM_CR ~extdesign0.records_pkg.MEM_CTRL_REG 0 37 (_entity (_in ))))
    (_port (_internal EX_CR ~extdesign0.records_pkg.EX_CTRL_REG 0 38 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal NEW_PC_ADDR_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal RS ~std_logic_vector{{INST_SIZE-1}~downto~0}~122 0 40 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~124 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal RT ~std_logic_vector{{INST_SIZE-1}~downto~0}~124 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~126 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal OFFSET ~std_logic_vector{{INST_SIZE-1}~downto~0}~126 0 42 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~12 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RT_ADDR ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~12 0 43 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~128 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RD_ADDR ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~128 0 44 (_entity (_in ))))
    (_port (_internal WB_CR_OUT ~extdesign0.records_pkg.WB_CTRL_REG 0 47 (_entity (_out ))))
    (_port (_internal MEM_CR_OUT ~extdesign0.records_pkg.MEM_CTRL_REG 0 48 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1210 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal NEW_PC_ADDR_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1210 0 49 (_entity (_out ))))
    (_port (_internal ALU_FLAGS_OUT ~extdesign0.records_pkg.ALU_FLAGS 0 50 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1212 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal ALU_RES_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1212 0 51 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1214 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal RT_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1214 0 52 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1216 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RT_RD_ADDR_OUT ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1216 0 53 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~13 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1328 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1330 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~13 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1332 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1334 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1336 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1338 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal CARRY_AUX ~extieee.std_logic_1164.std_logic 0 119 (_architecture (_uni ))))
    (_signal (_internal ALU_IN_AUX ~extdesign0.records_pkg.ALU_INPUT 0 120 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1340 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal PC_ADDR_AUX ~std_logic_vector{{INST_SIZE-1}~downto~0}~1340 0 121 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1342 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal RT_RD_ADDR_AUX ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1342 0 122 (_architecture (_uni ))))
    (_signal (_internal OFFSET_SHIFT2 ~std_logic_vector{{INST_SIZE-1}~downto~0}~1340 0 123 (_architecture (_uni ))))
    (_signal (_internal ALU_REG_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~1340 0 124 (_architecture (_uni ))))
    (_signal (_internal ALU_RES_AUX ~std_logic_vector{{INST_SIZE-1}~downto~0}~1340 0 125 (_architecture (_uni ))))
    (_signal (_internal ALU_FLAGS_AUX ~extdesign0.records_pkg.ALU_FLAGS 0 126 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}{29~downto~0}~13 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 29)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}{5~downto~0}~13 0 135 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_process
      (line__129(_architecture 0 0 129 (_assignment (_simple)(_target(22))(_sensitivity(8(d_29_0))))))
      (MUX_RT_RD(_architecture 1 0 150 (_process (_simple)(_target(21))(_sensitivity(10)(4(0))(9))(_read(4)))))
      (MUX_ALU(_architecture 2 0 160 (_process (_simple)(_target(23))(_sensitivity(4(2))(7)(8)(23))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extdesign0.records_pkg.WB_CTRL_REG (. records_pkg WB_CTRL_REG)))
    (_type (_external ~extdesign0.records_pkg.MEM_CTRL_REG (. records_pkg MEM_CTRL_REG)))
    (_type (_external ~extdesign0.records_pkg.EX_CTRL_REG (. records_pkg EX_CTRL_REG)))
    (_type (_external ~extdesign0.records_pkg.ALU_OP_INPUT (. records_pkg ALU_OP_INPUT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external design0.segm_mips_const_pkg.INST_SIZE(. segm_mips_const_pkg INST_SIZE)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_variable (_external design0.segm_mips_const_pkg.ADDR_SIZE(. segm_mips_const_pkg ADDR_SIZE)))
    (_type (_external ~extdesign0.records_pkg.ALU_FLAGS (. records_pkg ALU_FLAGS)))
    (_type (_external ~extdesign0.records_pkg.ALU_INPUT (. records_pkg ALU_INPUT)))
  )
  (_static
    (2 2 )
  )
  (_model . EXECUTION_ARC 9 -1
  )
)
I 000055 55 3049          1765154458638 WRITE_BACK_ARC
(_unit VHDL (write_back 0 31 (write_back_arc 0 46 ))
  (_version v33)
  (_time 1765154458637 2025.12.08 02:40:58)
  (_source (\./src/write_back.vhd\))
  (_use (std(standard))(.(segm_mips_const_pkg))(.(records_pkg))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765154457067)
    (_use )
  )
  (_object
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal WB ~extdesign0.records_pkg.WB_CTRL_REG 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal READ_DATA ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal ADDRESS ~std_logic_vector{{INST_SIZE-1}~downto~0}~122 0 37 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal WRITE_REG ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~12 0 38 (_entity (_in ))))
    (_port (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~124 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal WRITE_REG_OUT ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~124 0 41 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~126 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal WRITE_DATA ~std_logic_vector{{INST_SIZE-1}~downto~0}~126 0 42 (_entity (_out ))))
    (_process
      (MUX_WB(_architecture 0 0 49 (_process (_simple)(_target(6)(5)(7))(_sensitivity(0)(2)(1(1))(1(0))(3)(4))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extdesign0.records_pkg.WB_CTRL_REG (. records_pkg WB_CTRL_REG)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external design0.segm_mips_const_pkg.INST_SIZE(. segm_mips_const_pkg INST_SIZE)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_variable (_external design0.segm_mips_const_pkg.ADDR_SIZE(. segm_mips_const_pkg ADDR_SIZE)))
    (_type (_external ~extdesign0.segm_mips_const_pkg.~std_logic_vector{31~downto~0}~152 (. segm_mips_const_pkg ~std_logic_vector{31~downto~0}~152)))
    (_variable (_external design0.segm_mips_const_pkg.ZERO32b(. segm_mips_const_pkg ZERO32b)))
  )
  (_static
    (2 2 2 2 2 )
  )
  (_model . WRITE_BACK_ARC 1 -1
  )
)
I 000058 55 8914          1765154458879 MEMORY_ACCESS_ARC
(_unit VHDL (memory_access 0 32 (memory_access_arc 0 55 ))
  (_version v33)
  (_time 1765154458878 2025.12.08 02:40:58)
  (_source (\./src/memory_access.vhd\))
  (_use (std(standard))(.(segm_mips_const_pkg))(.(records_pkg))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765154453908)
    (_use )
  )
  (_component
    (DATA_MEMORY
      (_object
        (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 60 (_entity -1 ((i 32)))))
        (_generic (_internal M ~extSTD.STANDARD.NATURAL 0 60 (_entity -1 ((i 1024)))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal ADDR ~std_logic_vector{{N-1}~downto~0}~13 0 63 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1314 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal WRITE_DATA ~std_logic_vector{{N-1}~downto~0}~1314 0 64 (_entity (_in ))))
        (_port (_internal MemRead ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1316 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal READ_DATA ~std_logic_vector{{N-1}~downto~0}~1316 0 67 (_entity (_out ))))
      )
    )
    (MEM_WB_REGISTERS
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_port (_internal WB ~extdesign0.records_pkg.WB_CTRL_REG 0 77 (_entity (_in ))))
        (_port (_internal READ_DATA ~std_logic_vector{{INST_SIZE-1}~downto~0}~13 0 78 (_entity (_in ))))
        (_port (_internal ADDRESS ~std_logic_vector{{INST_SIZE-1}~downto~0}~1318 0 79 (_entity (_in ))))
        (_port (_internal WRITE_REG ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~13 0 80 (_entity (_in ))))
        (_port (_internal WB_OUT ~extdesign0.records_pkg.WB_CTRL_REG 0 82 (_entity (_out ))))
        (_port (_internal READ_DATA_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1320 0 83 (_entity (_out ))))
        (_port (_internal ADDRESS_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1322 0 84 (_entity (_out ))))
        (_port (_internal WRITE_REG_OUT ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1324 0 85 (_entity (_out ))))
      )
    )
  )
  (_instantiation DAT_MEM 0 107 (_component DATA_MEMORY )
    (_generic
      ((N)((i 32)))
      ((M)((i 1024)))
    )
    (_port
      ((RESET)(RESET))
      ((ADDR)(ADDRESS_IN))
      ((WRITE_DATA)(WRITE_DATA))
      ((MemRead)(MEM(1)))
      ((MemWrite)(MEM(2)))
      ((READ_DATA)(READ_DATA_AUX))
    )
    (_use (_entity . data_memory)
      (_generic
        ((N)((i 32)))
        ((M)((i 1024)))
      )
      (_port
        ((RESET)(RESET))
        ((ADDR)(ADDR))
        ((WRITE_DATA)(WRITE_DATA))
        ((MemRead)(MemRead))
        ((MemWrite)(MemWrite))
        ((READ_DATA)(READ_DATA))
      )
    )
  )
  (_instantiation MEM_WB_REGS 0 119 (_component MEM_WB_REGISTERS )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((WB)(WB_IN))
      ((READ_DATA)(READ_DATA_AUX))
      ((ADDRESS)(ADDRESS_IN))
      ((WRITE_REG)(WRITE_REG_IN))
      ((WB_OUT)(WB_OUT))
      ((READ_DATA_OUT)(READ_DATA))
      ((ADDRESS_OUT)(ADDRESS_OUT))
      ((WRITE_REG_OUT)(WRITE_REG_OUT))
    )
    (_use (_entity . mem_wb_registers)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_port (_internal WB_IN ~extdesign0.records_pkg.WB_CTRL_REG 0 37 (_entity (_in ))))
    (_port (_internal MEM ~extdesign0.records_pkg.MEM_CTRL_REG 0 38 (_entity (_in ))))
    (_port (_internal FLAG_ZERO ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal NEW_PC_ADDR ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 40 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~122 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal ADDRESS_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~122 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~124 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal WRITE_DATA ~std_logic_vector{{INST_SIZE-1}~downto~0}~124 0 42 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~12 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal WRITE_REG_IN ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~12 0 43 (_entity (_in ))))
    (_port (_internal WB_OUT ~extdesign0.records_pkg.WB_CTRL_REG 0 45 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~126 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal READ_DATA ~std_logic_vector{{INST_SIZE-1}~downto~0}~126 0 46 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~128 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal ADDRESS_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~128 0 47 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1210 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal WRITE_REG_OUT ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1210 0 48 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1212 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal NEW_PC_ADDR_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1212 0 50 (_entity (_out ))))
    (_port (_internal PCSrc ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~13 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1318 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1320 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1322 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1324 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1326 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal READ_DATA_AUX ~std_logic_vector{{INST_SIZE-1}~downto~0}~1326 0 91 (_architecture (_uni ))))
    (_process
      (OUT_MEM(_architecture 0 0 95 (_process (_simple)(_target(14)(13))(_sensitivity(4)(3(0))(5)(1))(_read(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extdesign0.records_pkg.WB_CTRL_REG (. records_pkg WB_CTRL_REG)))
    (_type (_external ~extdesign0.records_pkg.MEM_CTRL_REG (. records_pkg MEM_CTRL_REG)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external design0.segm_mips_const_pkg.INST_SIZE(. segm_mips_const_pkg INST_SIZE)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_variable (_external design0.segm_mips_const_pkg.ADDR_SIZE(. segm_mips_const_pkg ADDR_SIZE)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extdesign0.segm_mips_const_pkg.~std_logic_vector{31~downto~0}~152 (. segm_mips_const_pkg ~std_logic_vector{31~downto~0}~152)))
    (_variable (_external design0.segm_mips_const_pkg.ZERO32b(. segm_mips_const_pkg ZERO32b)))
    (_variable (_external design0.segm_mips_const_pkg.NUM_ADDR(. segm_mips_const_pkg NUM_ADDR)))
  )
  (_model . MEMORY_ACCESS_ARC 4 -1
  )
)
I 000065 55 8596          1765154459114 INSTRUCTION_FETCHING_ARC
(_unit VHDL (instruction_fetching 0 31 (instruction_fetching_arc 0 44 ))
  (_version v33)
  (_time 1765154459115 2025.12.08 02:40:59)
  (_source (\./src/instruction_fetching.vhd\))
  (_use (std(standard))(.(segm_mips_const_pkg))(.(records_pkg))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765154454408)
    (_use )
  )
  (_component
    (ADDER
      (_object
        (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 49 (_entity -1 ((i 32)))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal X ~std_logic_vector{{N-1}~downto~0}~13 0 51 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~136 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~136 0 52 (_entity (_in ))))
        (_port (_internal CIN ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal COUT ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~138 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal R ~std_logic_vector{{N-1}~downto~0}~138 0 55 (_entity (_out ))))
      )
    )
    (REG
      (_object
        (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 60 (_entity -1 ((i 32)))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1310 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal DATA_IN ~std_logic_vector{{N-1}~downto~0}~1310 0 64 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1312 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal DATA_OUT ~std_logic_vector{{N-1}~downto~0}~1312 0 65 (_entity (_out ))))
      )
    )
    (INSTRUCTION_MEMORY
      (_object
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal READ_ADDR ~std_logic_vector{{INST_SIZE-1}~downto~0}~1320 0 83 (_entity (_in ))))
        (_port (_internal INST ~std_logic_vector{{INST_SIZE-1}~downto~0}~1322 0 84 (_entity (_out ))))
      )
    )
    (IF_ID_REGISTERS
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal NEW_PC_ADDR_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~13 0 73 (_entity (_in ))))
        (_port (_internal INST_REG_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~1314 0 74 (_entity (_in ))))
        (_port (_internal NEW_PC_ADDR_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1316 0 75 (_entity (_out ))))
        (_port (_internal INST_REG_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1318 0 76 (_entity (_out ))))
      )
    )
  )
  (_instantiation myADDER 0 98 (_component ADDER )
    (_generic
      ((N)((i 32)))
    )
    (_port
      ((X)(PC_ADDR_AUX1))
      ((Y)(_string \"00000000000000000000000000000100"\))
      ((CIN)((i 2)))
      ((COUT)(PC_ADDR_AUX2(32)))
      ((R)(PC_ADDR_AUX2(d_31_0)))
    )
    (_use (_entity . adder)
      (_generic
        ((N)((i 32)))
      )
      (_port
        ((X)(X))
        ((Y)(Y))
        ((CIN)(CIN))
        ((COUT)(COUT))
        ((R)(R))
      )
    )
  )
  (_instantiation PC 0 118 (_component REG )
    (_generic
      ((N)((i 32)))
    )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((DATA_IN)(PC_ADDR_AUX3))
      ((DATA_OUT)(PC_ADDR_AUX1))
    )
    (_use (_entity . reg)
      (_generic
        ((N)((i 32)))
      )
      (_port
        ((CLK)(CLK))
        ((RESET)(RESET))
        ((DATA_IN)(DATA_IN))
        ((DATA_OUT)(DATA_OUT))
      )
    )
  )
  (_instantiation INST_MEM 0 127 (_component INSTRUCTION_MEMORY )
    (_port
      ((RESET)(RESET))
      ((READ_ADDR)(PC_ADDR_AUX1))
      ((INST)(INST_AUX))
    )
    (_use (_entity . instruction_memory)
    )
  )
  (_instantiation IF_ID_REG 0 134 (_component IF_ID_REGISTERS )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((NEW_PC_ADDR_IN)(PC_ADDR_AUX2(d_31_0)))
      ((INST_REG_IN)(INST_AUX))
      ((NEW_PC_ADDR_OUT)(NEW_PC_ADDR_OUT))
      ((INST_REG_OUT)(INSTRUCTION))
    )
    (_use (_entity . if_id_registers)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
    (_port (_internal PCSrc ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal NEW_PC_ADDR_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 37 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~122 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal NEW_PC_ADDR_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~122 0 39 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~124 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal INSTRUCTION ~std_logic_vector{{INST_SIZE-1}~downto~0}~124 0 40 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1314 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1316 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1318 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1320 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1322 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1324 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal PC_ADDR_AUX1 ~std_logic_vector{{INST_SIZE-1}~downto~0}~1324 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{INST_SIZE~downto~0}~13 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 32)(i 0))))))
    (_signal (_internal PC_ADDR_AUX2 ~std_logic_vector{INST_SIZE~downto~0}~13 0 90 (_architecture (_uni ))))
    (_signal (_internal PC_ADDR_AUX3 ~std_logic_vector{{INST_SIZE-1}~downto~0}~1324 0 91 (_architecture (_uni ))))
    (_signal (_internal INST_AUX ~std_logic_vector{{INST_SIZE-1}~downto~0}~1324 0 92 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{INST_SIZE{{INST_SIZE-1}~downto~0}~13 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{INST_SIZE{{INST_SIZE-1}~downto~0}~1325 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{INST_SIZE{{INST_SIZE-1}~downto~0}~1326 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_process
      (MUX_PC(_architecture 0 0 108 (_process (_simple)(_target(8))(_sensitivity(2)(3)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external design0.segm_mips_const_pkg.INST_SIZE(. segm_mips_const_pkg INST_SIZE)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . INSTRUCTION_FETCHING_ARC 6 -1
  )
)
I 000065 55 15334         1765154459349 INSTRUCTION_DECODING_ARC
(_unit VHDL (instruction_decoding 0 32 (instruction_decoding_arc 0 59 ))
  (_version v33)
  (_time 1765154459349 2025.12.08 02:40:59)
  (_source (\./src/instruction_decoding.vhd\))
  (_use (std(standard))(.(segm_mips_const_pkg))(.(records_pkg))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765154454579)
    (_use )
  )
  (_component
    (REGISTERS
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal RW ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal RS_ADDR ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~13 0 68 (_entity (_in ))))
        (_port (_internal RT_ADDR ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1318 0 69 (_entity (_in ))))
        (_port (_internal RD_ADDR ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1320 0 70 (_entity (_in ))))
        (_port (_internal WRITE_DATA ~std_logic_vector{{INST_SIZE-1}~downto~0}~13 0 71 (_entity (_in ))))
        (_port (_internal RS ~std_logic_vector{{INST_SIZE-1}~downto~0}~1322 0 72 (_entity (_out ))))
        (_port (_internal RT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1324 0 73 (_entity (_out ))))
      )
    )
    (CONTROL_UNIT
      (_object
        (_port (_internal OP ~std_logic_vector{5~downto~0}~13 0 80 (_entity (_in ))))
        (_port (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 81 (_entity (_out ))))
        (_port (_internal MemtoReg ~extieee.std_logic_1164.std_logic 0 82 (_entity (_out ))))
        (_port (_internal Brach ~extieee.std_logic_1164.std_logic 0 83 (_entity (_out ))))
        (_port (_internal MemRead ~extieee.std_logic_1164.std_logic 0 84 (_entity (_out ))))
        (_port (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 85 (_entity (_out ))))
        (_port (_internal RegDst ~extieee.std_logic_1164.std_logic 0 86 (_entity (_out ))))
        (_port (_internal ALUSrc ~extieee.std_logic_1164.std_logic 0 87 (_entity (_out ))))
        (_port (_internal ALUOp0 ~extieee.std_logic_1164.std_logic 0 88 (_entity (_out ))))
        (_port (_internal ALUOp1 ~extieee.std_logic_1164.std_logic 0 89 (_entity (_out ))))
        (_port (_internal ALUOp2 ~extieee.std_logic_1164.std_logic 0 90 (_entity (_out ))))
      )
    )
    (ID_EX_REGISTERS
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 99 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
        (_port (_internal NEW_PC_ADDR_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~1326 0 102 (_entity (_in ))))
        (_port (_internal OFFSET_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~1328 0 104 (_entity (_in ))))
        (_port (_internal RT_ADDR_IN ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1330 0 105 (_entity (_in ))))
        (_port (_internal RD_ADDR_IN ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1332 0 106 (_entity (_in ))))
        (_port (_internal RS_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~1334 0 108 (_entity (_in ))))
        (_port (_internal RT_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~1336 0 109 (_entity (_in ))))
        (_port (_internal WB_IN ~extdesign0.records_pkg.WB_CTRL_REG 0 111 (_entity (_in ))))
        (_port (_internal M_IN ~extdesign0.records_pkg.MEM_CTRL_REG 0 112 (_entity (_in ))))
        (_port (_internal EX_IN ~extdesign0.records_pkg.EX_CTRL_REG 0 113 (_entity (_in ))))
        (_port (_internal NEW_PC_ADDR_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1338 0 118 (_entity (_out ))))
        (_port (_internal OFFSET_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1340 0 120 (_entity (_out ))))
        (_port (_internal RT_ADDR_OUT ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1342 0 121 (_entity (_out ))))
        (_port (_internal RD_ADDR_OUT ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1344 0 122 (_entity (_out ))))
        (_port (_internal RS_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1346 0 124 (_entity (_out ))))
        (_port (_internal RT_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1348 0 125 (_entity (_out ))))
        (_port (_internal WB_OUT ~extdesign0.records_pkg.WB_CTRL_REG 0 127 (_entity (_out ))))
        (_port (_internal M_OUT ~extdesign0.records_pkg.MEM_CTRL_REG 0 128 (_entity (_out ))))
        (_port (_internal EX_OUT ~extdesign0.records_pkg.EX_CTRL_REG 0 129 (_entity (_out ))))
      )
    )
  )
  (_instantiation REGS 0 157 (_component REGISTERS )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((RW)(RegWrite))
      ((RS_ADDR)(INSTRUCTION(d_25_21)))
      ((RT_ADDR)(INSTRUCTION(d_20_16)))
      ((RD_ADDR)(WRITE_REG))
      ((WRITE_DATA)(WRITE_DATA))
      ((RS)(RS_AUX))
      ((RT)(RT_AUX))
    )
    (_use (_entity . registers)
    )
  )
  (_instantiation CTRL 0 170 (_component CONTROL_UNIT )
    (_port
      ((OP)(INSTRUCTION(d_31_26)))
      ((RegWrite)(WB_AUX(0)))
      ((MemtoReg)(WB_AUX(1)))
      ((Brach)(MEM_AUX(0)))
      ((MemRead)(MEM_AUX(1)))
      ((MemWrite)(MEM_AUX(2)))
      ((RegDst)(EX_AUX(0)))
      ((ALUSrc)(EX_AUX(2)))
      ((ALUOp0)(EX_AUX(1_0)))
      ((ALUOp1)(EX_AUX(1_1)))
      ((ALUOp2)(EX_AUX(1_2)))
    )
    (_use (_entity . control_unit)
    )
  )
  (_instantiation ID_EX_REGS 0 198 (_component ID_EX_REGISTERS )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((NEW_PC_ADDR_IN)(NEW_PC_ADDR_IN))
      ((OFFSET_IN)(OFFSET_AUX))
      ((RT_ADDR_IN)(INSTRUCTION(d_20_16)))
      ((RD_ADDR_IN)(INSTRUCTION(d_15_11)))
      ((RS_IN)(RS_AUX))
      ((RT_IN)(RT_AUX))
      ((WB_IN)(WB_AUX))
      ((M_IN)(MEM_AUX))
      ((EX_IN)(EX_AUX))
      ((NEW_PC_ADDR_OUT)(NEW_PC_ADDR_OUT))
      ((OFFSET_OUT)(OFFSET))
      ((RT_ADDR_OUT)(RT_ADDR))
      ((RD_ADDR_OUT)(RD_ADDR))
      ((RS_OUT)(RS))
      ((RT_OUT)(RT))
      ((WB_OUT)(WB_CR))
      ((M_OUT)(MEM_CR))
      ((EX_OUT)(EX_CR))
    )
    (_use (_entity . id_ex_registers)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal INSTRUCTION ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 37 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal NEW_PC_ADDR_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~122 0 38 (_entity (_in ))))
    (_port (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~124 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal WRITE_DATA ~std_logic_vector{{INST_SIZE-1}~downto~0}~124 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~12 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal WRITE_REG ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~12 0 42 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~126 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal NEW_PC_ADDR_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~126 0 44 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~128 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal OFFSET ~std_logic_vector{{INST_SIZE-1}~downto~0}~128 0 46 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1210 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RT_ADDR ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1210 0 47 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1212 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RD_ADDR ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1212 0 48 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1214 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal RS ~std_logic_vector{{INST_SIZE-1}~downto~0}~1214 0 50 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1216 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal RT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1216 0 51 (_entity (_out ))))
    (_port (_internal WB_CR ~extdesign0.records_pkg.WB_CTRL_REG 0 53 (_entity (_out ))))
    (_port (_internal MEM_CR ~extdesign0.records_pkg.MEM_CTRL_REG 0 54 (_entity (_out ))))
    (_port (_internal EX_CR ~extdesign0.records_pkg.EX_CTRL_REG 0 55 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1318 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1320 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~13 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1322 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1324 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1326 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1328 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1330 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1332 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1334 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1336 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1338 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1340 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1342 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1344 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1346 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1348 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1350 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal OFFSET_AUX ~std_logic_vector{{INST_SIZE-1}~downto~0}~1350 0 138 (_architecture (_uni ))))
    (_signal (_internal RS_AUX ~std_logic_vector{{INST_SIZE-1}~downto~0}~1350 0 139 (_architecture (_uni ))))
    (_signal (_internal RT_AUX ~std_logic_vector{{INST_SIZE-1}~downto~0}~1350 0 140 (_architecture (_uni ))))
    (_signal (_internal WB_AUX ~extdesign0.records_pkg.WB_CTRL_REG 0 141 (_architecture (_uni ))))
    (_signal (_internal MEM_AUX ~extdesign0.records_pkg.MEM_CTRL_REG 0 142 (_architecture (_uni ))))
    (_signal (_internal EX_AUX ~extdesign0.records_pkg.EX_CTRL_REG 0 143 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}{25~downto~21}~13 0 162 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 21))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}{20~downto~16}~13 0 163 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}{{INST_SIZE-1}~downto~26}~13 0 173 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}{15~downto~0}~13 0 193 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}{15~downto~0}~1351 0 195 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}{20~downto~16}~1352 0 205 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}{15~downto~11}~13 0 206 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 11))))))
    (_process
      (line__193(_architecture 0 0 193 (_assignment (_simple)(_target(16))(_sensitivity(2(15))(2(d_15_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external design0.segm_mips_const_pkg.INST_SIZE(. segm_mips_const_pkg INST_SIZE)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_variable (_external design0.segm_mips_const_pkg.ADDR_SIZE(. segm_mips_const_pkg ADDR_SIZE)))
    (_type (_external ~extdesign0.records_pkg.WB_CTRL_REG (. records_pkg WB_CTRL_REG)))
    (_type (_external ~extdesign0.records_pkg.MEM_CTRL_REG (. records_pkg MEM_CTRL_REG)))
    (_type (_external ~extdesign0.records_pkg.EX_CTRL_REG (. records_pkg EX_CTRL_REG)))
    (_type (_external ~extdesign0.records_pkg.ALU_OP_INPUT (. records_pkg ALU_OP_INPUT)))
    (_type (_external ~extdesign0.segm_mips_const_pkg.~std_logic_vector{15~downto~0}~15 (. segm_mips_const_pkg ~std_logic_vector{15~downto~0}~15)))
    (_variable (_external design0.segm_mips_const_pkg.ZERO16b(. segm_mips_const_pkg ZERO16b)))
    (_type (_external ~extdesign0.segm_mips_const_pkg.~std_logic_vector{15~downto~0}~156 (. segm_mips_const_pkg ~std_logic_vector{15~downto~0}~156)))
    (_variable (_external design0.segm_mips_const_pkg.ONE16b(. segm_mips_const_pkg ONE16b)))
  )
  (_model . INSTRUCTION_DECODING_ARC 1 -1
  )
)
I 000054 55 13888         1765154459578 EXECUTION_ARC
(_unit VHDL (execution 0 31 (execution_arc 0 57 ))
  (_version v33)
  (_time 1765154459578 2025.12.08 02:40:59)
  (_source (\./src/execution.vhd\))
  (_use (std(standard))(.(segm_mips_const_pkg))(.(records_pkg))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765154455310)
    (_use )
  )
  (_component
    (ALU_CONTROL
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal FUNCT ~std_logic_vector{5~downto~0}~13 0 64 (_entity (_in ))))
        (_port (_internal ALU_OP_IN ~extdesign0.records_pkg.ALU_OP_INPUT 0 65 (_entity (_in ))))
        (_port (_internal ALU_IN ~extdesign0.records_pkg.ALU_INPUT 0 67 (_entity (_out ))))
      )
    )
    (ADDER
      (_object
        (_generic (_internal N ~extSTD.STANDARD.INTEGER 0 83 (_entity -1 ((i 32)))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1322 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal X ~std_logic_vector{{N-1}~downto~0}~1322 0 85 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1324 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~1324 0 86 (_entity (_in ))))
        (_port (_internal CIN ~extieee.std_logic_1164.std_logic 0 87 (_entity (_in ))))
        (_port (_internal COUT ~extieee.std_logic_1164.std_logic 0 88 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1326 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal R ~std_logic_vector{{N-1}~downto~0}~1326 0 89 (_entity (_out ))))
      )
    )
    (ALU
      (_object
        (_generic (_internal N ~extSTD.STANDARD.INTEGER 0 72 (_entity -1 ((i 32)))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal X ~std_logic_vector{{N-1}~downto~0}~13 0 74 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1318 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~1318 0 75 (_entity (_in ))))
        (_port (_internal ALU_IN ~extdesign0.records_pkg.ALU_INPUT 0 76 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1320 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal R ~std_logic_vector{{N-1}~downto~0}~1320 0 77 (_entity (_out ))))
        (_port (_internal FLAGS ~extdesign0.records_pkg.ALU_FLAGS 0 78 (_entity (_out ))))
      )
    )
    (EX_MEM_REGISTERS
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 96 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 97 (_entity (_in ))))
        (_port (_internal WB_CR_IN ~extdesign0.records_pkg.WB_CTRL_REG 0 98 (_entity (_in ))))
        (_port (_internal MEM_CR_IN ~extdesign0.records_pkg.MEM_CTRL_REG 0 99 (_entity (_in ))))
        (_port (_internal NEW_PC_ADDR_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~13 0 100 (_entity (_in ))))
        (_port (_internal ALU_FLAGS_IN ~extdesign0.records_pkg.ALU_FLAGS 0 101 (_entity (_in ))))
        (_port (_internal ALU_RES_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~1328 0 102 (_entity (_in ))))
        (_port (_internal RT_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~1330 0 103 (_entity (_in ))))
        (_port (_internal RT_RD_ADDR_IN ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~13 0 104 (_entity (_in ))))
        (_port (_internal WB_CR_OUT ~extdesign0.records_pkg.WB_CTRL_REG 0 107 (_entity (_out ))))
        (_port (_internal MEM_CR_OUT ~extdesign0.records_pkg.MEM_CTRL_REG 0 108 (_entity (_out ))))
        (_port (_internal NEW_PC_ADDR_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1332 0 109 (_entity (_out ))))
        (_port (_internal ALU_FLAGS_OUT ~extdesign0.records_pkg.ALU_FLAGS 0 110 (_entity (_out ))))
        (_port (_internal ALU_RES_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1334 0 111 (_entity (_out ))))
        (_port (_internal RT_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1336 0 112 (_entity (_out ))))
        (_port (_internal RT_RD_ADDR_OUT ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1338 0 113 (_entity (_out ))))
      )
    )
  )
  (_instantiation ALU_CTRL 0 132 (_component ALU_CONTROL )
    (_port
      ((CLK)(CLK))
      ((FUNCT)(OFFSET(d_5_0)))
      ((ALU_OP_IN)(EX_CR(1)))
      ((ALU_IN)(ALU_IN_AUX))
    )
    (_use (_entity . alu_control)
    )
  )
  (_instantiation ADDER_MIPS 0 140 (_component ADDER )
    (_generic
      ((N)((i 32)))
    )
    (_port
      ((X)(NEW_PC_ADDR_IN))
      ((Y)(OFFSET_SHIFT2))
      ((CIN)((i 2)))
      ((COUT)(CARRY_AUX))
      ((R)(PC_ADDR_AUX))
    )
    (_use (_entity . adder)
      (_generic
        ((N)((i 32)))
      )
      (_port
        ((X)(X))
        ((Y)(Y))
        ((CIN)(CIN))
        ((COUT)(COUT))
        ((R)(R))
      )
    )
  )
  (_instantiation ALU_MIPS 0 170 (_component ALU )
    (_generic
      ((N)((i 32)))
    )
    (_port
      ((X)(RS))
      ((Y)(ALU_REG_IN))
      ((ALU_IN)(ALU_IN_AUX))
      ((R)(ALU_RES_AUX))
      ((FLAGS)(ALU_FLAGS_AUX))
    )
    (_use (_entity . alu)
      (_generic
        ((N)((i 32)))
      )
      (_port
        ((X)(X))
        ((Y)(Y))
        ((ALU_IN)(ALU_IN))
        ((R)(R))
        ((FLAGS)(FLAGS))
      )
    )
  )
  (_instantiation EX_MEM_REGS 0 180 (_component EX_MEM_REGISTERS )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((WB_CR_IN)(WB_CR))
      ((MEM_CR_IN)(MEM_CR))
      ((NEW_PC_ADDR_IN)(PC_ADDR_AUX))
      ((ALU_FLAGS_IN)(ALU_FLAGS_AUX))
      ((ALU_RES_IN)(ALU_RES_AUX))
      ((RT_IN)(RT))
      ((RT_RD_ADDR_IN)(RT_RD_ADDR_AUX))
      ((WB_CR_OUT)(WB_CR_OUT))
      ((MEM_CR_OUT)(MEM_CR_OUT))
      ((NEW_PC_ADDR_OUT)(NEW_PC_ADDR_OUT))
      ((ALU_FLAGS_OUT)(ALU_FLAGS_OUT))
      ((ALU_RES_OUT)(ALU_RES_OUT))
      ((RT_OUT)(RT_OUT))
      ((RT_RD_ADDR_OUT)(RT_RD_ADDR_OUT))
    )
    (_use (_entity . ex_mem_registers)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
    (_port (_internal WB_CR ~extdesign0.records_pkg.WB_CTRL_REG 0 36 (_entity (_in ))))
    (_port (_internal MEM_CR ~extdesign0.records_pkg.MEM_CTRL_REG 0 37 (_entity (_in ))))
    (_port (_internal EX_CR ~extdesign0.records_pkg.EX_CTRL_REG 0 38 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal NEW_PC_ADDR_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal RS ~std_logic_vector{{INST_SIZE-1}~downto~0}~122 0 40 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~124 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal RT ~std_logic_vector{{INST_SIZE-1}~downto~0}~124 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~126 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal OFFSET ~std_logic_vector{{INST_SIZE-1}~downto~0}~126 0 42 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~12 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RT_ADDR ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~12 0 43 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~128 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RD_ADDR ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~128 0 44 (_entity (_in ))))
    (_port (_internal WB_CR_OUT ~extdesign0.records_pkg.WB_CTRL_REG 0 47 (_entity (_out ))))
    (_port (_internal MEM_CR_OUT ~extdesign0.records_pkg.MEM_CTRL_REG 0 48 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1210 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal NEW_PC_ADDR_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1210 0 49 (_entity (_out ))))
    (_port (_internal ALU_FLAGS_OUT ~extdesign0.records_pkg.ALU_FLAGS 0 50 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1212 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal ALU_RES_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1212 0 51 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1214 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal RT_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1214 0 52 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1216 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RT_RD_ADDR_OUT ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1216 0 53 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~13 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1328 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1330 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~13 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1332 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1334 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1336 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1338 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal CARRY_AUX ~extieee.std_logic_1164.std_logic 0 119 (_architecture (_uni ))))
    (_signal (_internal ALU_IN_AUX ~extdesign0.records_pkg.ALU_INPUT 0 120 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1340 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal PC_ADDR_AUX ~std_logic_vector{{INST_SIZE-1}~downto~0}~1340 0 121 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1342 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal RT_RD_ADDR_AUX ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1342 0 122 (_architecture (_uni ))))
    (_signal (_internal OFFSET_SHIFT2 ~std_logic_vector{{INST_SIZE-1}~downto~0}~1340 0 123 (_architecture (_uni ))))
    (_signal (_internal ALU_REG_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~1340 0 124 (_architecture (_uni ))))
    (_signal (_internal ALU_RES_AUX ~std_logic_vector{{INST_SIZE-1}~downto~0}~1340 0 125 (_architecture (_uni ))))
    (_signal (_internal ALU_FLAGS_AUX ~extdesign0.records_pkg.ALU_FLAGS 0 126 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}{29~downto~0}~13 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 29)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}{5~downto~0}~13 0 135 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_process
      (line__129(_architecture 0 0 129 (_assignment (_simple)(_target(22))(_sensitivity(8(d_29_0))))))
      (MUX_RT_RD(_architecture 1 0 150 (_process (_simple)(_target(21))(_sensitivity(4(0))(9)(10))(_read(4)))))
      (MUX_ALU(_architecture 2 0 160 (_process (_simple)(_target(23))(_sensitivity(23)(4(2))(7)(8))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extdesign0.records_pkg.WB_CTRL_REG (. records_pkg WB_CTRL_REG)))
    (_type (_external ~extdesign0.records_pkg.MEM_CTRL_REG (. records_pkg MEM_CTRL_REG)))
    (_type (_external ~extdesign0.records_pkg.EX_CTRL_REG (. records_pkg EX_CTRL_REG)))
    (_type (_external ~extdesign0.records_pkg.ALU_OP_INPUT (. records_pkg ALU_OP_INPUT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external design0.segm_mips_const_pkg.INST_SIZE(. segm_mips_const_pkg INST_SIZE)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_variable (_external design0.segm_mips_const_pkg.ADDR_SIZE(. segm_mips_const_pkg ADDR_SIZE)))
    (_type (_external ~extdesign0.records_pkg.ALU_FLAGS (. records_pkg ALU_FLAGS)))
    (_type (_external ~extdesign0.records_pkg.ALU_INPUT (. records_pkg ALU_INPUT)))
  )
  (_static
    (2 2 )
  )
  (_model . EXECUTION_ARC 9 -1
  )
)
I 000059 55 19610         1765154459820 SEGMENTED_MIPS_ARC
(_unit VHDL (segmented_mips 0 33 (segmented_mips_arc 0 40 ))
  (_version v33)
  (_time 1765154459819 2025.12.08 02:40:59)
  (_source (\./src/segmented_mips.vhd\))
  (_use (std(standard))(.(segm_mips_const_pkg))(.(records_pkg))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765154456955)
    (_use )
  )
  (_component
    (INSTRUCTION_FETCHING
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal PCSrc ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal NEW_PC_ADDR_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~13 0 49 (_entity (_in ))))
        (_port (_internal NEW_PC_ADDR_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~132 0 51 (_entity (_out ))))
        (_port (_internal INSTRUCTION ~std_logic_vector{{INST_SIZE-1}~downto~0}~134 0 52 (_entity (_out ))))
      )
    )
    (INSTRUCTION_DECODING
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal INSTRUCTION ~std_logic_vector{{INST_SIZE-1}~downto~0}~136 0 61 (_entity (_in ))))
        (_port (_internal NEW_PC_ADDR_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~138 0 62 (_entity (_in ))))
        (_port (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
        (_port (_internal WRITE_DATA ~std_logic_vector{{INST_SIZE-1}~downto~0}~1310 0 65 (_entity (_in ))))
        (_port (_internal WRITE_REG ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~13 0 66 (_entity (_in ))))
        (_port (_internal NEW_PC_ADDR_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1312 0 68 (_entity (_out ))))
        (_port (_internal OFFSET ~std_logic_vector{{INST_SIZE-1}~downto~0}~1314 0 70 (_entity (_out ))))
        (_port (_internal RT_ADDR ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1316 0 71 (_entity (_out ))))
        (_port (_internal RD_ADDR ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1318 0 72 (_entity (_out ))))
        (_port (_internal RS ~std_logic_vector{{INST_SIZE-1}~downto~0}~1320 0 74 (_entity (_out ))))
        (_port (_internal RT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1322 0 75 (_entity (_out ))))
        (_port (_internal WB_CR ~extdesign0.records_pkg.WB_CTRL_REG 0 77 (_entity (_out ))))
        (_port (_internal MEM_CR ~extdesign0.records_pkg.MEM_CTRL_REG 0 78 (_entity (_out ))))
        (_port (_internal EX_CR ~extdesign0.records_pkg.EX_CTRL_REG 0 79 (_entity (_out ))))
      )
    )
    (EXECUTION
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 86 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 87 (_entity (_in ))))
        (_port (_internal WB_CR ~extdesign0.records_pkg.WB_CTRL_REG 0 88 (_entity (_in ))))
        (_port (_internal MEM_CR ~extdesign0.records_pkg.MEM_CTRL_REG 0 89 (_entity (_in ))))
        (_port (_internal EX_CR ~extdesign0.records_pkg.EX_CTRL_REG 0 90 (_entity (_in ))))
        (_port (_internal NEW_PC_ADDR_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~1324 0 91 (_entity (_in ))))
        (_port (_internal RS ~std_logic_vector{{INST_SIZE-1}~downto~0}~1326 0 92 (_entity (_in ))))
        (_port (_internal RT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1328 0 93 (_entity (_in ))))
        (_port (_internal OFFSET ~std_logic_vector{{INST_SIZE-1}~downto~0}~1330 0 94 (_entity (_in ))))
        (_port (_internal RT_ADDR ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1332 0 95 (_entity (_in ))))
        (_port (_internal RD_ADDR ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1334 0 96 (_entity (_in ))))
        (_port (_internal WB_CR_OUT ~extdesign0.records_pkg.WB_CTRL_REG 0 99 (_entity (_out ))))
        (_port (_internal MEM_CR_OUT ~extdesign0.records_pkg.MEM_CTRL_REG 0 100 (_entity (_out ))))
        (_port (_internal NEW_PC_ADDR_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1336 0 101 (_entity (_out ))))
        (_port (_internal ALU_FLAGS_OUT ~extdesign0.records_pkg.ALU_FLAGS 0 102 (_entity (_out ))))
        (_port (_internal ALU_RES_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1338 0 103 (_entity (_out ))))
        (_port (_internal RT_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1340 0 104 (_entity (_out ))))
        (_port (_internal RT_RD_ADDR_OUT ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1342 0 105 (_entity (_out ))))
      )
    )
    (MEMORY_ACCESS
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 113 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 114 (_entity (_in ))))
        (_port (_internal WB_IN ~extdesign0.records_pkg.WB_CTRL_REG 0 115 (_entity (_in ))))
        (_port (_internal MEM ~extdesign0.records_pkg.MEM_CTRL_REG 0 116 (_entity (_in ))))
        (_port (_internal FLAG_ZERO ~extieee.std_logic_1164.std_logic 0 117 (_entity (_in ))))
        (_port (_internal NEW_PC_ADDR ~std_logic_vector{{INST_SIZE-1}~downto~0}~1344 0 118 (_entity (_in ))))
        (_port (_internal ADDRESS_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~1346 0 119 (_entity (_in ))))
        (_port (_internal WRITE_DATA ~std_logic_vector{{INST_SIZE-1}~downto~0}~1348 0 120 (_entity (_in ))))
        (_port (_internal WRITE_REG_IN ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1350 0 121 (_entity (_in ))))
        (_port (_internal WB_OUT ~extdesign0.records_pkg.WB_CTRL_REG 0 123 (_entity (_out ))))
        (_port (_internal READ_DATA ~std_logic_vector{{INST_SIZE-1}~downto~0}~1352 0 124 (_entity (_out ))))
        (_port (_internal ADDRESS_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1354 0 125 (_entity (_out ))))
        (_port (_internal WRITE_REG_OUT ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1356 0 126 (_entity (_out ))))
        (_port (_internal NEW_PC_ADDR_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1358 0 128 (_entity (_out ))))
        (_port (_internal PCSrc ~extieee.std_logic_1164.std_logic 0 129 (_entity (_out ))))
      )
    )
    (WRITE_BACK
      (_object
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 136 (_entity (_in ))))
        (_port (_internal WB ~extdesign0.records_pkg.WB_CTRL_REG 0 137 (_entity (_in ))))
        (_port (_internal READ_DATA ~std_logic_vector{{INST_SIZE-1}~downto~0}~1360 0 138 (_entity (_in ))))
        (_port (_internal ADDRESS ~std_logic_vector{{INST_SIZE-1}~downto~0}~1362 0 139 (_entity (_in ))))
        (_port (_internal WRITE_REG ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1364 0 140 (_entity (_in ))))
        (_port (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 142 (_entity (_out ))))
        (_port (_internal WRITE_REG_OUT ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1366 0 143 (_entity (_out ))))
        (_port (_internal WRITE_DATA ~std_logic_vector{{INST_SIZE-1}~downto~0}~1368 0 144 (_entity (_out ))))
      )
    )
  )
  (_instantiation INST_FETCH 0 190 (_component INSTRUCTION_FETCHING )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((PCSrc)(PCSrc_AUX))
      ((NEW_PC_ADDR_IN)(NEW_PC_ADDR_AUX4))
      ((NEW_PC_ADDR_OUT)(NEW_PC_ADDR_AUX1))
      ((INSTRUCTION)(INSTRUCTION_AUX))
    )
    (_use (_entity . instruction_fetching)
    )
  )
  (_instantiation INST_DECOD 0 202 (_component INSTRUCTION_DECODING )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((INSTRUCTION)(INSTRUCTION_AUX))
      ((NEW_PC_ADDR_IN)(NEW_PC_ADDR_AUX1))
      ((RegWrite)(RegWrite_AUX))
      ((WRITE_DATA)(WRITE_DATA_AUX))
      ((WRITE_REG)(WRITE_REG_AUX2))
      ((NEW_PC_ADDR_OUT)(NEW_PC_ADDR_AUX2))
      ((OFFSET)(OFFSET_AUX))
      ((RT_ADDR)(RT_ADDR_AUX))
      ((RD_ADDR)(RD_ADDR_AUX))
      ((RS)(RS_AUX))
      ((RT)(RT_AUX1))
      ((WB_CR)(WB_CR_AUX1))
      ((MEM_CR)(MEM_CR_AUX1))
      ((EX_CR)(EX_CR_AUX))
    )
    (_use (_entity . instruction_decoding)
    )
  )
  (_instantiation EXE 0 224 (_component EXECUTION )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((WB_CR)(WB_CR_AUX1))
      ((MEM_CR)(MEM_CR_AUX1))
      ((EX_CR)(EX_CR_AUX))
      ((NEW_PC_ADDR_IN)(NEW_PC_ADDR_AUX2))
      ((RS)(RS_AUX))
      ((RT)(RT_AUX1))
      ((OFFSET)(OFFSET_AUX))
      ((RT_ADDR)(RT_ADDR_AUX))
      ((RD_ADDR)(RD_ADDR_AUX))
      ((WB_CR_OUT)(WB_CR_AUX2))
      ((MEM_CR_OUT)(MEM_CR_AUX2))
      ((NEW_PC_ADDR_OUT)(NEW_PC_ADDR_AUX3))
      ((ALU_FLAGS_OUT)(ALU_FLAGS_AUX))
      ((ALU_RES_OUT)(ALU_RES_AUX))
      ((RT_OUT)(RT_AUX2))
      ((RT_RD_ADDR_OUT)(RT_RD_ADDR_AUX))
    )
    (_use (_entity . execution)
    )
  )
  (_instantiation MEM_ACC 0 248 (_component MEMORY_ACCESS )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((WB_IN)(WB_CR_AUX2))
      ((MEM)(MEM_CR_AUX2))
      ((FLAG_ZERO)(ALU_FLAGS_AUX(2)))
      ((NEW_PC_ADDR)(NEW_PC_ADDR_AUX3))
      ((ADDRESS_IN)(ALU_RES_AUX))
      ((WRITE_DATA)(RT_AUX2))
      ((WRITE_REG_IN)(RT_RD_ADDR_AUX))
      ((WB_OUT)(WB_CR_AUX3))
      ((READ_DATA)(READ_DATA_AUX))
      ((ADDRESS_OUT)(ADDRESS_AUX))
      ((WRITE_REG_OUT)(WRITE_REG_AUX1))
      ((NEW_PC_ADDR_OUT)(NEW_PC_ADDR_AUX4))
      ((PCSrc)(PCSrc_AUX))
    )
    (_use (_entity . memory_access)
    )
  )
  (_instantiation WR_BK 0 270 (_component WRITE_BACK )
    (_port
      ((RESET)(RESET))
      ((WB)(WB_CR_AUX3))
      ((READ_DATA)(READ_DATA_AUX))
      ((ADDRESS)(ADDRESS_AUX))
      ((WRITE_REG)(WRITE_REG_AUX1))
      ((RegWrite)(RegWrite_AUX))
      ((WRITE_REG_OUT)(WRITE_REG_AUX2))
      ((WRITE_DATA)(WRITE_DATA_AUX))
    )
    (_use (_entity . write_back)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~132 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~134 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~136 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~138 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1310 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1312 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1314 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1316 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1318 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1320 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1322 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1324 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1326 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1328 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1330 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1332 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1334 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1336 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1338 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1340 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1342 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1344 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1346 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1348 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1350 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1352 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1354 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1356 0 126 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1358 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1360 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1362 0 139 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1364 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1366 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1368 0 144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal PCSrc_AUX ~extieee.std_logic_1164.std_logic 0 153 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1370 0 154 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal NEW_PC_ADDR_AUX4 ~std_logic_vector{{INST_SIZE-1}~downto~0}~1370 0 154 (_architecture (_uni ))))
    (_signal (_internal NEW_PC_ADDR_AUX1 ~std_logic_vector{{INST_SIZE-1}~downto~0}~1370 0 156 (_architecture (_uni ))))
    (_signal (_internal INSTRUCTION_AUX ~std_logic_vector{{INST_SIZE-1}~downto~0}~1370 0 157 (_architecture (_uni ))))
    (_signal (_internal RegWrite_AUX ~extieee.std_logic_1164.std_logic 0 159 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1372 0 160 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal WRITE_REG_AUX2 ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1372 0 160 (_architecture (_uni ))))
    (_signal (_internal WRITE_DATA_AUX ~std_logic_vector{{INST_SIZE-1}~downto~0}~1370 0 161 (_architecture (_uni ))))
    (_signal (_internal NEW_PC_ADDR_AUX2 ~std_logic_vector{{INST_SIZE-1}~downto~0}~1370 0 163 (_architecture (_uni ))))
    (_signal (_internal OFFSET_AUX ~std_logic_vector{{INST_SIZE-1}~downto~0}~1370 0 164 (_architecture (_uni ))))
    (_signal (_internal RT_ADDR_AUX ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1372 0 165 (_architecture (_uni ))))
    (_signal (_internal RD_ADDR_AUX ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1372 0 166 (_architecture (_uni ))))
    (_signal (_internal RS_AUX ~std_logic_vector{{INST_SIZE-1}~downto~0}~1370 0 167 (_architecture (_uni ))))
    (_signal (_internal RT_AUX1 ~std_logic_vector{{INST_SIZE-1}~downto~0}~1370 0 168 (_architecture (_uni ))))
    (_signal (_internal WB_CR_AUX1 ~extdesign0.records_pkg.WB_CTRL_REG 0 169 (_architecture (_uni ))))
    (_signal (_internal MEM_CR_AUX1 ~extdesign0.records_pkg.MEM_CTRL_REG 0 170 (_architecture (_uni ))))
    (_signal (_internal EX_CR_AUX ~extdesign0.records_pkg.EX_CTRL_REG 0 171 (_architecture (_uni ))))
    (_signal (_internal WB_CR_AUX2 ~extdesign0.records_pkg.WB_CTRL_REG 0 173 (_architecture (_uni ))))
    (_signal (_internal MEM_CR_AUX2 ~extdesign0.records_pkg.MEM_CTRL_REG 0 174 (_architecture (_uni ))))
    (_signal (_internal NEW_PC_ADDR_AUX3 ~std_logic_vector{{INST_SIZE-1}~downto~0}~1370 0 175 (_architecture (_uni ))))
    (_signal (_internal ALU_FLAGS_AUX ~extdesign0.records_pkg.ALU_FLAGS 0 176 (_architecture (_uni ))))
    (_signal (_internal ALU_RES_AUX ~std_logic_vector{{INST_SIZE-1}~downto~0}~1370 0 177 (_architecture (_uni ))))
    (_signal (_internal RT_AUX2 ~std_logic_vector{{INST_SIZE-1}~downto~0}~1370 0 178 (_architecture (_uni ))))
    (_signal (_internal RT_RD_ADDR_AUX ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1372 0 179 (_architecture (_uni ))))
    (_signal (_internal WB_CR_AUX3 ~extdesign0.records_pkg.WB_CTRL_REG 0 181 (_architecture (_uni ))))
    (_signal (_internal READ_DATA_AUX ~std_logic_vector{{INST_SIZE-1}~downto~0}~1370 0 182 (_architecture (_uni ))))
    (_signal (_internal ADDRESS_AUX ~std_logic_vector{{INST_SIZE-1}~downto~0}~1370 0 183 (_architecture (_uni ))))
    (_signal (_internal WRITE_REG_AUX1 ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1372 0 184 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external design0.segm_mips_const_pkg.INST_SIZE(. segm_mips_const_pkg INST_SIZE)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_variable (_external design0.segm_mips_const_pkg.ADDR_SIZE(. segm_mips_const_pkg ADDR_SIZE)))
    (_type (_external ~extdesign0.records_pkg.WB_CTRL_REG (. records_pkg WB_CTRL_REG)))
    (_type (_external ~extdesign0.records_pkg.MEM_CTRL_REG (. records_pkg MEM_CTRL_REG)))
    (_type (_external ~extdesign0.records_pkg.EX_CTRL_REG (. records_pkg EX_CTRL_REG)))
    (_type (_external ~extdesign0.records_pkg.ALU_OP_INPUT (. records_pkg ALU_OP_INPUT)))
    (_type (_external ~extdesign0.records_pkg.ALU_FLAGS (. records_pkg ALU_FLAGS)))
  )
)
I 000062 55 1439          1765154459930 SEGMENTED_MIPS_TB_ARC
(_unit VHDL (segmented_mips_tb 0 27 (segmented_mips_tb_arc 0 30 ))
  (_version v33)
  (_time 1765154459929 2025.12.08 02:40:59)
  (_source (\./src/segmented_mips_tb.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765154453008)
    (_use )
  )
  (_component
    (SEGMENTED_MIPS
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
      )
    )
  )
  (_instantiation MIPS_TB 0 45 (_component SEGMENTED_MIPS )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
    )
    (_use (_entity . segmented_mips)
    )
  )
  (_object
    (_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 41 (_architecture (_uni ))))
    (_signal (_internal RESET ~extieee.std_logic_1164.std_logic 0 42 (_architecture (_uni ))))
    (_process
      (CLK_PROC(_architecture 0 0 51 (_process (_wait_for)(_target(0)))))
      (RESET_PROC(_architecture 1 0 63 (_process (_wait_for)(_target(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . SEGMENTED_MIPS_TB_ARC 2 -1
  )
)
I 000055 55 3049          1765154567520 WRITE_BACK_ARC
(_unit VHDL (write_back 0 31 (write_back_arc 0 26 ))
  (_version v33)
  (_time 1765154567520 2025.12.08 02:42:47)
  (_source (\./src/write_back.vhd\))
  (_use (std(standard))(.(segm_mips_const_pkg))(.(records_pkg))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765154457067)
    (_use )
  )
  (_object
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal WB ~extdesign0.records_pkg.WB_CTRL_REG 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal READ_DATA ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal ADDRESS ~std_logic_vector{{INST_SIZE-1}~downto~0}~122 0 37 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal WRITE_REG ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~12 0 38 (_entity (_in ))))
    (_port (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~124 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal WRITE_REG_OUT ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~124 0 41 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~126 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal WRITE_DATA ~std_logic_vector{{INST_SIZE-1}~downto~0}~126 0 42 (_entity (_out ))))
    (_process
      (MUX_WB(_architecture 0 0 29 (_process (_simple)(_target(5)(7)(6))(_sensitivity(4)(3)(1(1))(1(0))(0)(2))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extdesign0.records_pkg.WB_CTRL_REG (. records_pkg WB_CTRL_REG)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external design0.segm_mips_const_pkg.INST_SIZE(. segm_mips_const_pkg INST_SIZE)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_variable (_external design0.segm_mips_const_pkg.ADDR_SIZE(. segm_mips_const_pkg ADDR_SIZE)))
    (_type (_external ~extdesign0.segm_mips_const_pkg.~std_logic_vector{31~downto~0}~152 (. segm_mips_const_pkg ~std_logic_vector{31~downto~0}~152)))
    (_variable (_external design0.segm_mips_const_pkg.ZERO32b(. segm_mips_const_pkg ZERO32b)))
  )
  (_static
    (2 2 2 2 2 )
  )
  (_model . WRITE_BACK_ARC 1 -1
  )
)
I 000062 55 1439          1765154567679 SEGMENTED_MIPS_TB_ARC
(_unit VHDL (segmented_mips_tb 0 27 (segmented_mips_tb_arc 0 30 ))
  (_version v33)
  (_time 1765154567679 2025.12.08 02:42:47)
  (_source (\./src/segmented_mips_tb.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765154453008)
    (_use )
  )
  (_component
    (SEGMENTED_MIPS
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
      )
    )
  )
  (_instantiation MIPS_TB 0 45 (_component SEGMENTED_MIPS )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
    )
    (_use (_entity . segmented_mips)
    )
  )
  (_object
    (_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 41 (_architecture (_uni ))))
    (_signal (_internal RESET ~extieee.std_logic_1164.std_logic 0 42 (_architecture (_uni ))))
    (_process
      (CLK_PROC(_architecture 0 0 51 (_process (_wait_for)(_target(0)))))
      (RESET_PROC(_architecture 1 0 63 (_process (_wait_for)(_target(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . SEGMENTED_MIPS_TB_ARC 2 -1
  )
)
I 000059 55 19610         1765154567914 SEGMENTED_MIPS_ARC
(_unit VHDL (segmented_mips 0 33 (segmented_mips_arc 0 40 ))
  (_version v33)
  (_time 1765154567913 2025.12.08 02:42:47)
  (_source (\./src/segmented_mips.vhd\))
  (_use (std(standard))(.(segm_mips_const_pkg))(.(records_pkg))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765154456955)
    (_use )
  )
  (_component
    (INSTRUCTION_FETCHING
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal PCSrc ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal NEW_PC_ADDR_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~13 0 49 (_entity (_in ))))
        (_port (_internal NEW_PC_ADDR_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~132 0 51 (_entity (_out ))))
        (_port (_internal INSTRUCTION ~std_logic_vector{{INST_SIZE-1}~downto~0}~134 0 52 (_entity (_out ))))
      )
    )
    (INSTRUCTION_DECODING
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal INSTRUCTION ~std_logic_vector{{INST_SIZE-1}~downto~0}~136 0 61 (_entity (_in ))))
        (_port (_internal NEW_PC_ADDR_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~138 0 62 (_entity (_in ))))
        (_port (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
        (_port (_internal WRITE_DATA ~std_logic_vector{{INST_SIZE-1}~downto~0}~1310 0 65 (_entity (_in ))))
        (_port (_internal WRITE_REG ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~13 0 66 (_entity (_in ))))
        (_port (_internal NEW_PC_ADDR_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1312 0 68 (_entity (_out ))))
        (_port (_internal OFFSET ~std_logic_vector{{INST_SIZE-1}~downto~0}~1314 0 70 (_entity (_out ))))
        (_port (_internal RT_ADDR ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1316 0 71 (_entity (_out ))))
        (_port (_internal RD_ADDR ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1318 0 72 (_entity (_out ))))
        (_port (_internal RS ~std_logic_vector{{INST_SIZE-1}~downto~0}~1320 0 74 (_entity (_out ))))
        (_port (_internal RT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1322 0 75 (_entity (_out ))))
        (_port (_internal WB_CR ~extdesign0.records_pkg.WB_CTRL_REG 0 77 (_entity (_out ))))
        (_port (_internal MEM_CR ~extdesign0.records_pkg.MEM_CTRL_REG 0 78 (_entity (_out ))))
        (_port (_internal EX_CR ~extdesign0.records_pkg.EX_CTRL_REG 0 79 (_entity (_out ))))
      )
    )
    (EXECUTION
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 86 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 87 (_entity (_in ))))
        (_port (_internal WB_CR ~extdesign0.records_pkg.WB_CTRL_REG 0 88 (_entity (_in ))))
        (_port (_internal MEM_CR ~extdesign0.records_pkg.MEM_CTRL_REG 0 89 (_entity (_in ))))
        (_port (_internal EX_CR ~extdesign0.records_pkg.EX_CTRL_REG 0 90 (_entity (_in ))))
        (_port (_internal NEW_PC_ADDR_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~1324 0 91 (_entity (_in ))))
        (_port (_internal RS ~std_logic_vector{{INST_SIZE-1}~downto~0}~1326 0 92 (_entity (_in ))))
        (_port (_internal RT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1328 0 93 (_entity (_in ))))
        (_port (_internal OFFSET ~std_logic_vector{{INST_SIZE-1}~downto~0}~1330 0 94 (_entity (_in ))))
        (_port (_internal RT_ADDR ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1332 0 95 (_entity (_in ))))
        (_port (_internal RD_ADDR ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1334 0 96 (_entity (_in ))))
        (_port (_internal WB_CR_OUT ~extdesign0.records_pkg.WB_CTRL_REG 0 99 (_entity (_out ))))
        (_port (_internal MEM_CR_OUT ~extdesign0.records_pkg.MEM_CTRL_REG 0 100 (_entity (_out ))))
        (_port (_internal NEW_PC_ADDR_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1336 0 101 (_entity (_out ))))
        (_port (_internal ALU_FLAGS_OUT ~extdesign0.records_pkg.ALU_FLAGS 0 102 (_entity (_out ))))
        (_port (_internal ALU_RES_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1338 0 103 (_entity (_out ))))
        (_port (_internal RT_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1340 0 104 (_entity (_out ))))
        (_port (_internal RT_RD_ADDR_OUT ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1342 0 105 (_entity (_out ))))
      )
    )
    (MEMORY_ACCESS
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 113 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 114 (_entity (_in ))))
        (_port (_internal WB_IN ~extdesign0.records_pkg.WB_CTRL_REG 0 115 (_entity (_in ))))
        (_port (_internal MEM ~extdesign0.records_pkg.MEM_CTRL_REG 0 116 (_entity (_in ))))
        (_port (_internal FLAG_ZERO ~extieee.std_logic_1164.std_logic 0 117 (_entity (_in ))))
        (_port (_internal NEW_PC_ADDR ~std_logic_vector{{INST_SIZE-1}~downto~0}~1344 0 118 (_entity (_in ))))
        (_port (_internal ADDRESS_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~1346 0 119 (_entity (_in ))))
        (_port (_internal WRITE_DATA ~std_logic_vector{{INST_SIZE-1}~downto~0}~1348 0 120 (_entity (_in ))))
        (_port (_internal WRITE_REG_IN ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1350 0 121 (_entity (_in ))))
        (_port (_internal WB_OUT ~extdesign0.records_pkg.WB_CTRL_REG 0 123 (_entity (_out ))))
        (_port (_internal READ_DATA ~std_logic_vector{{INST_SIZE-1}~downto~0}~1352 0 124 (_entity (_out ))))
        (_port (_internal ADDRESS_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1354 0 125 (_entity (_out ))))
        (_port (_internal WRITE_REG_OUT ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1356 0 126 (_entity (_out ))))
        (_port (_internal NEW_PC_ADDR_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1358 0 128 (_entity (_out ))))
        (_port (_internal PCSrc ~extieee.std_logic_1164.std_logic 0 129 (_entity (_out ))))
      )
    )
    (WRITE_BACK
      (_object
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 136 (_entity (_in ))))
        (_port (_internal WB ~extdesign0.records_pkg.WB_CTRL_REG 0 137 (_entity (_in ))))
        (_port (_internal READ_DATA ~std_logic_vector{{INST_SIZE-1}~downto~0}~1360 0 138 (_entity (_in ))))
        (_port (_internal ADDRESS ~std_logic_vector{{INST_SIZE-1}~downto~0}~1362 0 139 (_entity (_in ))))
        (_port (_internal WRITE_REG ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1364 0 140 (_entity (_in ))))
        (_port (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 142 (_entity (_out ))))
        (_port (_internal WRITE_REG_OUT ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1366 0 143 (_entity (_out ))))
        (_port (_internal WRITE_DATA ~std_logic_vector{{INST_SIZE-1}~downto~0}~1368 0 144 (_entity (_out ))))
      )
    )
  )
  (_instantiation INST_FETCH 0 190 (_component INSTRUCTION_FETCHING )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((PCSrc)(PCSrc_AUX))
      ((NEW_PC_ADDR_IN)(NEW_PC_ADDR_AUX4))
      ((NEW_PC_ADDR_OUT)(NEW_PC_ADDR_AUX1))
      ((INSTRUCTION)(INSTRUCTION_AUX))
    )
    (_use (_entity . instruction_fetching)
    )
  )
  (_instantiation INST_DECOD 0 202 (_component INSTRUCTION_DECODING )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((INSTRUCTION)(INSTRUCTION_AUX))
      ((NEW_PC_ADDR_IN)(NEW_PC_ADDR_AUX1))
      ((RegWrite)(RegWrite_AUX))
      ((WRITE_DATA)(WRITE_DATA_AUX))
      ((WRITE_REG)(WRITE_REG_AUX2))
      ((NEW_PC_ADDR_OUT)(NEW_PC_ADDR_AUX2))
      ((OFFSET)(OFFSET_AUX))
      ((RT_ADDR)(RT_ADDR_AUX))
      ((RD_ADDR)(RD_ADDR_AUX))
      ((RS)(RS_AUX))
      ((RT)(RT_AUX1))
      ((WB_CR)(WB_CR_AUX1))
      ((MEM_CR)(MEM_CR_AUX1))
      ((EX_CR)(EX_CR_AUX))
    )
    (_use (_entity . instruction_decoding)
    )
  )
  (_instantiation EXE 0 224 (_component EXECUTION )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((WB_CR)(WB_CR_AUX1))
      ((MEM_CR)(MEM_CR_AUX1))
      ((EX_CR)(EX_CR_AUX))
      ((NEW_PC_ADDR_IN)(NEW_PC_ADDR_AUX2))
      ((RS)(RS_AUX))
      ((RT)(RT_AUX1))
      ((OFFSET)(OFFSET_AUX))
      ((RT_ADDR)(RT_ADDR_AUX))
      ((RD_ADDR)(RD_ADDR_AUX))
      ((WB_CR_OUT)(WB_CR_AUX2))
      ((MEM_CR_OUT)(MEM_CR_AUX2))
      ((NEW_PC_ADDR_OUT)(NEW_PC_ADDR_AUX3))
      ((ALU_FLAGS_OUT)(ALU_FLAGS_AUX))
      ((ALU_RES_OUT)(ALU_RES_AUX))
      ((RT_OUT)(RT_AUX2))
      ((RT_RD_ADDR_OUT)(RT_RD_ADDR_AUX))
    )
    (_use (_entity . execution)
    )
  )
  (_instantiation MEM_ACC 0 248 (_component MEMORY_ACCESS )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((WB_IN)(WB_CR_AUX2))
      ((MEM)(MEM_CR_AUX2))
      ((FLAG_ZERO)(ALU_FLAGS_AUX(2)))
      ((NEW_PC_ADDR)(NEW_PC_ADDR_AUX3))
      ((ADDRESS_IN)(ALU_RES_AUX))
      ((WRITE_DATA)(RT_AUX2))
      ((WRITE_REG_IN)(RT_RD_ADDR_AUX))
      ((WB_OUT)(WB_CR_AUX3))
      ((READ_DATA)(READ_DATA_AUX))
      ((ADDRESS_OUT)(ADDRESS_AUX))
      ((WRITE_REG_OUT)(WRITE_REG_AUX1))
      ((NEW_PC_ADDR_OUT)(NEW_PC_ADDR_AUX4))
      ((PCSrc)(PCSrc_AUX))
    )
    (_use (_entity . memory_access)
    )
  )
  (_instantiation WR_BK 0 270 (_component WRITE_BACK )
    (_port
      ((RESET)(RESET))
      ((WB)(WB_CR_AUX3))
      ((READ_DATA)(READ_DATA_AUX))
      ((ADDRESS)(ADDRESS_AUX))
      ((WRITE_REG)(WRITE_REG_AUX1))
      ((RegWrite)(RegWrite_AUX))
      ((WRITE_REG_OUT)(WRITE_REG_AUX2))
      ((WRITE_DATA)(WRITE_DATA_AUX))
    )
    (_use (_entity . write_back)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~132 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~134 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~136 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~138 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1310 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1312 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1314 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1316 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1318 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1320 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1322 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1324 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1326 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1328 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1330 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1332 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1334 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1336 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1338 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1340 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1342 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1344 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1346 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1348 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1350 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1352 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1354 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1356 0 126 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1358 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1360 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1362 0 139 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1364 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1366 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1368 0 144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal PCSrc_AUX ~extieee.std_logic_1164.std_logic 0 153 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1370 0 154 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal NEW_PC_ADDR_AUX4 ~std_logic_vector{{INST_SIZE-1}~downto~0}~1370 0 154 (_architecture (_uni ))))
    (_signal (_internal NEW_PC_ADDR_AUX1 ~std_logic_vector{{INST_SIZE-1}~downto~0}~1370 0 156 (_architecture (_uni ))))
    (_signal (_internal INSTRUCTION_AUX ~std_logic_vector{{INST_SIZE-1}~downto~0}~1370 0 157 (_architecture (_uni ))))
    (_signal (_internal RegWrite_AUX ~extieee.std_logic_1164.std_logic 0 159 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1372 0 160 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal WRITE_REG_AUX2 ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1372 0 160 (_architecture (_uni ))))
    (_signal (_internal WRITE_DATA_AUX ~std_logic_vector{{INST_SIZE-1}~downto~0}~1370 0 161 (_architecture (_uni ))))
    (_signal (_internal NEW_PC_ADDR_AUX2 ~std_logic_vector{{INST_SIZE-1}~downto~0}~1370 0 163 (_architecture (_uni ))))
    (_signal (_internal OFFSET_AUX ~std_logic_vector{{INST_SIZE-1}~downto~0}~1370 0 164 (_architecture (_uni ))))
    (_signal (_internal RT_ADDR_AUX ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1372 0 165 (_architecture (_uni ))))
    (_signal (_internal RD_ADDR_AUX ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1372 0 166 (_architecture (_uni ))))
    (_signal (_internal RS_AUX ~std_logic_vector{{INST_SIZE-1}~downto~0}~1370 0 167 (_architecture (_uni ))))
    (_signal (_internal RT_AUX1 ~std_logic_vector{{INST_SIZE-1}~downto~0}~1370 0 168 (_architecture (_uni ))))
    (_signal (_internal WB_CR_AUX1 ~extdesign0.records_pkg.WB_CTRL_REG 0 169 (_architecture (_uni ))))
    (_signal (_internal MEM_CR_AUX1 ~extdesign0.records_pkg.MEM_CTRL_REG 0 170 (_architecture (_uni ))))
    (_signal (_internal EX_CR_AUX ~extdesign0.records_pkg.EX_CTRL_REG 0 171 (_architecture (_uni ))))
    (_signal (_internal WB_CR_AUX2 ~extdesign0.records_pkg.WB_CTRL_REG 0 173 (_architecture (_uni ))))
    (_signal (_internal MEM_CR_AUX2 ~extdesign0.records_pkg.MEM_CTRL_REG 0 174 (_architecture (_uni ))))
    (_signal (_internal NEW_PC_ADDR_AUX3 ~std_logic_vector{{INST_SIZE-1}~downto~0}~1370 0 175 (_architecture (_uni ))))
    (_signal (_internal ALU_FLAGS_AUX ~extdesign0.records_pkg.ALU_FLAGS 0 176 (_architecture (_uni ))))
    (_signal (_internal ALU_RES_AUX ~std_logic_vector{{INST_SIZE-1}~downto~0}~1370 0 177 (_architecture (_uni ))))
    (_signal (_internal RT_AUX2 ~std_logic_vector{{INST_SIZE-1}~downto~0}~1370 0 178 (_architecture (_uni ))))
    (_signal (_internal RT_RD_ADDR_AUX ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1372 0 179 (_architecture (_uni ))))
    (_signal (_internal WB_CR_AUX3 ~extdesign0.records_pkg.WB_CTRL_REG 0 181 (_architecture (_uni ))))
    (_signal (_internal READ_DATA_AUX ~std_logic_vector{{INST_SIZE-1}~downto~0}~1370 0 182 (_architecture (_uni ))))
    (_signal (_internal ADDRESS_AUX ~std_logic_vector{{INST_SIZE-1}~downto~0}~1370 0 183 (_architecture (_uni ))))
    (_signal (_internal WRITE_REG_AUX1 ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1372 0 184 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external design0.segm_mips_const_pkg.INST_SIZE(. segm_mips_const_pkg INST_SIZE)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_variable (_external design0.segm_mips_const_pkg.ADDR_SIZE(. segm_mips_const_pkg ADDR_SIZE)))
    (_type (_external ~extdesign0.records_pkg.WB_CTRL_REG (. records_pkg WB_CTRL_REG)))
    (_type (_external ~extdesign0.records_pkg.MEM_CTRL_REG (. records_pkg MEM_CTRL_REG)))
    (_type (_external ~extdesign0.records_pkg.EX_CTRL_REG (. records_pkg EX_CTRL_REG)))
    (_type (_external ~extdesign0.records_pkg.ALU_OP_INPUT (. records_pkg ALU_OP_INPUT)))
    (_type (_external ~extdesign0.records_pkg.ALU_FLAGS (. records_pkg ALU_FLAGS)))
  )
)
I 000054 55 6411          1765154568082 REGISTERS_ARC
(_unit VHDL (registers 0 31 (registers_arc 0 47 ))
  (_version v33)
  (_time 1765154568082 2025.12.08 02:42:48)
  (_source (\./src/registers.vhd\))
  (_use (std(standard))(.(segm_mips_const_pkg))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765154453528)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
    (_port (_internal RW ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RS_ADDR ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~12 0 37 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RT_ADDR ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~122 0 38 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~124 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RD_ADDR ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~124 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal WRITE_DATA ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 40 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~126 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal RS ~std_logic_vector{{INST_SIZE-1}~downto~0}~126 0 42 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~128 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal RT ~std_logic_vector{{INST_SIZE-1}~downto~0}~128 0 43 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal REGS_T 0 50 (_array ~std_logic_vector{{INST_SIZE-1}~downto~0}~13 ((_downto (i 31)(i 0))))))
    (_signal (_internal REGISTROS REGS_T 0 57 (_architecture (_uni ))))
    (_process
      (REG_ASIG(_architecture 0 0 61 (_process (_simple)(_target(9(31))(9(30))(9(29))(9(28))(9(27))(9(26))(9(25))(9(24))(9(23))(9(22))(9(21))(9(20))(9(19))(9(18))(9(17))(9(16))(9(15))(9(14))(9(13))(9(12))(9(11))(9(10))(9(9))(9(8))(9(7))(9(6))(9(5))(9(4))(9(3))(9(2))(9(1))(9(0))(9))(_sensitivity(1)(2)(0)(5)(6)))))
      (line__117(_architecture 1 0 117 (_assignment (_simple)(_target(7))(_sensitivity(3)(9)))))
      (line__119(_architecture 2 0 119 (_assignment (_simple)(_target(8))(_sensitivity(4)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external design0.segm_mips_const_pkg.ADDR_SIZE(. segm_mips_const_pkg ADDR_SIZE)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_variable (_external design0.segm_mips_const_pkg.INST_SIZE(. segm_mips_const_pkg INST_SIZE)))
    (_variable (_external design0.segm_mips_const_pkg.NUM_REG(. segm_mips_const_pkg NUM_REG)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_split (9)
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . REGISTERS_ARC 3 -1
  )
)
I 000048 55 1709          1765154568338 REG_ARC
(_unit VHDL (reg 0 28 (reg_arc 0 38 ))
  (_version v33)
  (_time 1765154568338 2025.12.08 02:42:48)
  (_source (\./src/reg.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765154453692)
    (_use )
  )
  (_object
    (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 29 (_entity )))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal DATA_IN ~std_logic_vector{{N-1}~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal DATA_OUT ~std_logic_vector{{N-1}~downto~0}~122 0 34 (_entity (_out ))))
    (_process
      (SYNC_REG(_architecture 0 0 40 (_process (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . REG_ARC 3 -1
  )
)
I 000058 55 8914          1765154568604 MEMORY_ACCESS_ARC
(_unit VHDL (memory_access 0 32 (memory_access_arc 0 55 ))
  (_version v33)
  (_time 1765154568603 2025.12.08 02:42:48)
  (_source (\./src/memory_access.vhd\))
  (_use (std(standard))(.(segm_mips_const_pkg))(.(records_pkg))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765154453908)
    (_use )
  )
  (_component
    (DATA_MEMORY
      (_object
        (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 60 (_entity -1 ((i 32)))))
        (_generic (_internal M ~extSTD.STANDARD.NATURAL 0 60 (_entity -1 ((i 1024)))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal ADDR ~std_logic_vector{{N-1}~downto~0}~13 0 63 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1314 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal WRITE_DATA ~std_logic_vector{{N-1}~downto~0}~1314 0 64 (_entity (_in ))))
        (_port (_internal MemRead ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1316 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal READ_DATA ~std_logic_vector{{N-1}~downto~0}~1316 0 67 (_entity (_out ))))
      )
    )
    (MEM_WB_REGISTERS
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_port (_internal WB ~extdesign0.records_pkg.WB_CTRL_REG 0 77 (_entity (_in ))))
        (_port (_internal READ_DATA ~std_logic_vector{{INST_SIZE-1}~downto~0}~13 0 78 (_entity (_in ))))
        (_port (_internal ADDRESS ~std_logic_vector{{INST_SIZE-1}~downto~0}~1318 0 79 (_entity (_in ))))
        (_port (_internal WRITE_REG ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~13 0 80 (_entity (_in ))))
        (_port (_internal WB_OUT ~extdesign0.records_pkg.WB_CTRL_REG 0 82 (_entity (_out ))))
        (_port (_internal READ_DATA_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1320 0 83 (_entity (_out ))))
        (_port (_internal ADDRESS_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1322 0 84 (_entity (_out ))))
        (_port (_internal WRITE_REG_OUT ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1324 0 85 (_entity (_out ))))
      )
    )
  )
  (_instantiation DAT_MEM 0 107 (_component DATA_MEMORY )
    (_generic
      ((N)((i 32)))
      ((M)((i 1024)))
    )
    (_port
      ((RESET)(RESET))
      ((ADDR)(ADDRESS_IN))
      ((WRITE_DATA)(WRITE_DATA))
      ((MemRead)(MEM(1)))
      ((MemWrite)(MEM(2)))
      ((READ_DATA)(READ_DATA_AUX))
    )
    (_use (_entity . data_memory)
      (_generic
        ((N)((i 32)))
        ((M)((i 1024)))
      )
      (_port
        ((RESET)(RESET))
        ((ADDR)(ADDR))
        ((WRITE_DATA)(WRITE_DATA))
        ((MemRead)(MemRead))
        ((MemWrite)(MemWrite))
        ((READ_DATA)(READ_DATA))
      )
    )
  )
  (_instantiation MEM_WB_REGS 0 119 (_component MEM_WB_REGISTERS )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((WB)(WB_IN))
      ((READ_DATA)(READ_DATA_AUX))
      ((ADDRESS)(ADDRESS_IN))
      ((WRITE_REG)(WRITE_REG_IN))
      ((WB_OUT)(WB_OUT))
      ((READ_DATA_OUT)(READ_DATA))
      ((ADDRESS_OUT)(ADDRESS_OUT))
      ((WRITE_REG_OUT)(WRITE_REG_OUT))
    )
    (_use (_entity . mem_wb_registers)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_port (_internal WB_IN ~extdesign0.records_pkg.WB_CTRL_REG 0 37 (_entity (_in ))))
    (_port (_internal MEM ~extdesign0.records_pkg.MEM_CTRL_REG 0 38 (_entity (_in ))))
    (_port (_internal FLAG_ZERO ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal NEW_PC_ADDR ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 40 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~122 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal ADDRESS_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~122 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~124 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal WRITE_DATA ~std_logic_vector{{INST_SIZE-1}~downto~0}~124 0 42 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~12 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal WRITE_REG_IN ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~12 0 43 (_entity (_in ))))
    (_port (_internal WB_OUT ~extdesign0.records_pkg.WB_CTRL_REG 0 45 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~126 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal READ_DATA ~std_logic_vector{{INST_SIZE-1}~downto~0}~126 0 46 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~128 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal ADDRESS_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~128 0 47 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1210 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal WRITE_REG_OUT ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1210 0 48 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1212 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal NEW_PC_ADDR_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1212 0 50 (_entity (_out ))))
    (_port (_internal PCSrc ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~13 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1318 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1320 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1322 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1324 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1326 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal READ_DATA_AUX ~std_logic_vector{{INST_SIZE-1}~downto~0}~1326 0 91 (_architecture (_uni ))))
    (_process
      (OUT_MEM(_architecture 0 0 95 (_process (_simple)(_target(14)(13))(_sensitivity(4)(1)(3(0))(5))(_read(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extdesign0.records_pkg.WB_CTRL_REG (. records_pkg WB_CTRL_REG)))
    (_type (_external ~extdesign0.records_pkg.MEM_CTRL_REG (. records_pkg MEM_CTRL_REG)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external design0.segm_mips_const_pkg.INST_SIZE(. segm_mips_const_pkg INST_SIZE)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_variable (_external design0.segm_mips_const_pkg.ADDR_SIZE(. segm_mips_const_pkg ADDR_SIZE)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extdesign0.segm_mips_const_pkg.~std_logic_vector{31~downto~0}~152 (. segm_mips_const_pkg ~std_logic_vector{31~downto~0}~152)))
    (_variable (_external design0.segm_mips_const_pkg.ZERO32b(. segm_mips_const_pkg ZERO32b)))
    (_variable (_external design0.segm_mips_const_pkg.NUM_ADDR(. segm_mips_const_pkg NUM_ADDR)))
  )
  (_model . MEMORY_ACCESS_ARC 4 -1
  )
)
I 000061 55 3463          1765154568802 MEM_WB_REGISTERS_ARC
(_unit VHDL (mem_wb_registers 0 32 (mem_wb_registers_arc 0 49 ))
  (_version v33)
  (_time 1765154568803 2025.12.08 02:42:48)
  (_source (\./src/mem_wb_registers.vhd\))
  (_use (std(standard))(.(segm_mips_const_pkg))(.(records_pkg))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765154454086)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_port (_internal WB ~extdesign0.records_pkg.WB_CTRL_REG 0 37 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal READ_DATA ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 38 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~122 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal ADDRESS ~std_logic_vector{{INST_SIZE-1}~downto~0}~122 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~12 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal WRITE_REG ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~12 0 40 (_entity (_in ))))
    (_port (_internal WB_OUT ~extdesign0.records_pkg.WB_CTRL_REG 0 42 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~124 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal READ_DATA_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~124 0 43 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~126 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal ADDRESS_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~126 0 44 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~128 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal WRITE_REG_OUT ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~128 0 45 (_entity (_out ))))
    (_process
      (SYNC_MEM_WB(_architecture 0 0 51 (_process (_simple)(_target(9)(7)(8)(6))(_sensitivity(0)(1)(3)(2)(4)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extdesign0.records_pkg.WB_CTRL_REG (. records_pkg WB_CTRL_REG)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external design0.segm_mips_const_pkg.INST_SIZE(. segm_mips_const_pkg INST_SIZE)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_variable (_external design0.segm_mips_const_pkg.ADDR_SIZE(. segm_mips_const_pkg ADDR_SIZE)))
    (_type (_external ~extdesign0.segm_mips_const_pkg.~std_logic_vector{31~downto~0}~152 (. segm_mips_const_pkg ~std_logic_vector{31~downto~0}~152)))
    (_variable (_external design0.segm_mips_const_pkg.ZERO32b(. segm_mips_const_pkg ZERO32b)))
  )
  (_static
    (2 2 )
    (2 2 2 2 2 )
  )
  (_model . MEM_WB_REGISTERS_ARC 1 -1
  )
)
I 000063 55 8365          1765154568995 INSTRUCTION_MEMORY_ARC
(_unit VHDL (instruction_memory 0 33 (instruction_memory_arc 0 42 ))
  (_version v33)
  (_time 1765154568995 2025.12.08 02:42:48)
  (_source (\./src/instruction_memory.vhd\))
  (_use (std(standard))(.(segm_mips_const_pkg))(std(textio))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765154454253)
    (_use )
  )
  (_object
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal READ_ADDR ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal INST ~std_logic_vector{{INST_SIZE-1}~downto~0}~122 0 37 (_entity (_out ))))
    (_process
      (line__47(_architecture 0 0 47 (_process (_simple)(_target(2))(_sensitivity(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external design0.segm_mips_const_pkg.INST_SIZE(. segm_mips_const_pkg INST_SIZE)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 3 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 3 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 3 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 3 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 3 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 3 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 3 3 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 3 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 3 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 3 2 3 2 2 )
    (2 2 2 2 2 2 2 3 2 3 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 3 3 2 2 2 2 2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 3 3 2 2 2 3 3 2 2 3 2 2 2 2 2 2 2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 3 2 2 2 3 2 3 3 2 2 3 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 3 2 3 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 3 2 2 2 3 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 3 3 2 2 2 2 3 2 3 2 3 3 2 2 2 2 2 2 2 3 2 2 3 2 3 )
    (2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 3 3 2 2 2 3 3 2 2 3 2 2 2 2 2 2 2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 3 3 2 2 2 2 2 3 2 2 3 3 2 2 2 2 2 2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 3 2 3 2 2 3 2 3 2 2 3 2 3 2 2 2 2 2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 3 3 2 2 2 3 3 3 2 3 2 2 2 2 2 2 2 2 3 2 3 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 3 2 2 2 3 2 2 2 2 2 2 2 3 3 3 3 3 3 3 3 3 3 3 2 3 2 3 3 3 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
  )
  (_model . INSTRUCTION_MEMORY_ARC 1 -1
  )
)
I 000065 55 8596          1765154569210 INSTRUCTION_FETCHING_ARC
(_unit VHDL (instruction_fetching 0 31 (instruction_fetching_arc 0 44 ))
  (_version v33)
  (_time 1765154569209 2025.12.08 02:42:49)
  (_source (\./src/instruction_fetching.vhd\))
  (_use (std(standard))(.(segm_mips_const_pkg))(.(records_pkg))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765154454408)
    (_use )
  )
  (_component
    (ADDER
      (_object
        (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 49 (_entity -1 ((i 32)))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal X ~std_logic_vector{{N-1}~downto~0}~13 0 51 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~136 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~136 0 52 (_entity (_in ))))
        (_port (_internal CIN ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal COUT ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~138 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal R ~std_logic_vector{{N-1}~downto~0}~138 0 55 (_entity (_out ))))
      )
    )
    (REG
      (_object
        (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 60 (_entity -1 ((i 32)))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1310 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal DATA_IN ~std_logic_vector{{N-1}~downto~0}~1310 0 64 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1312 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal DATA_OUT ~std_logic_vector{{N-1}~downto~0}~1312 0 65 (_entity (_out ))))
      )
    )
    (INSTRUCTION_MEMORY
      (_object
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal READ_ADDR ~std_logic_vector{{INST_SIZE-1}~downto~0}~1320 0 83 (_entity (_in ))))
        (_port (_internal INST ~std_logic_vector{{INST_SIZE-1}~downto~0}~1322 0 84 (_entity (_out ))))
      )
    )
    (IF_ID_REGISTERS
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal NEW_PC_ADDR_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~13 0 73 (_entity (_in ))))
        (_port (_internal INST_REG_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~1314 0 74 (_entity (_in ))))
        (_port (_internal NEW_PC_ADDR_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1316 0 75 (_entity (_out ))))
        (_port (_internal INST_REG_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1318 0 76 (_entity (_out ))))
      )
    )
  )
  (_instantiation myADDER 0 98 (_component ADDER )
    (_generic
      ((N)((i 32)))
    )
    (_port
      ((X)(PC_ADDR_AUX1))
      ((Y)(_string \"00000000000000000000000000000100"\))
      ((CIN)((i 2)))
      ((COUT)(PC_ADDR_AUX2(32)))
      ((R)(PC_ADDR_AUX2(d_31_0)))
    )
    (_use (_entity . adder)
      (_generic
        ((N)((i 32)))
      )
      (_port
        ((X)(X))
        ((Y)(Y))
        ((CIN)(CIN))
        ((COUT)(COUT))
        ((R)(R))
      )
    )
  )
  (_instantiation PC 0 118 (_component REG )
    (_generic
      ((N)((i 32)))
    )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((DATA_IN)(PC_ADDR_AUX3))
      ((DATA_OUT)(PC_ADDR_AUX1))
    )
    (_use (_entity . reg)
      (_generic
        ((N)((i 32)))
      )
      (_port
        ((CLK)(CLK))
        ((RESET)(RESET))
        ((DATA_IN)(DATA_IN))
        ((DATA_OUT)(DATA_OUT))
      )
    )
  )
  (_instantiation INST_MEM 0 127 (_component INSTRUCTION_MEMORY )
    (_port
      ((RESET)(RESET))
      ((READ_ADDR)(PC_ADDR_AUX1))
      ((INST)(INST_AUX))
    )
    (_use (_entity . instruction_memory)
    )
  )
  (_instantiation IF_ID_REG 0 134 (_component IF_ID_REGISTERS )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((NEW_PC_ADDR_IN)(PC_ADDR_AUX2(d_31_0)))
      ((INST_REG_IN)(INST_AUX))
      ((NEW_PC_ADDR_OUT)(NEW_PC_ADDR_OUT))
      ((INST_REG_OUT)(INSTRUCTION))
    )
    (_use (_entity . if_id_registers)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
    (_port (_internal PCSrc ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal NEW_PC_ADDR_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 37 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~122 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal NEW_PC_ADDR_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~122 0 39 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~124 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal INSTRUCTION ~std_logic_vector{{INST_SIZE-1}~downto~0}~124 0 40 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1314 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1316 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1318 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1320 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1322 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1324 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal PC_ADDR_AUX1 ~std_logic_vector{{INST_SIZE-1}~downto~0}~1324 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{INST_SIZE~downto~0}~13 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 32)(i 0))))))
    (_signal (_internal PC_ADDR_AUX2 ~std_logic_vector{INST_SIZE~downto~0}~13 0 90 (_architecture (_uni ))))
    (_signal (_internal PC_ADDR_AUX3 ~std_logic_vector{{INST_SIZE-1}~downto~0}~1324 0 91 (_architecture (_uni ))))
    (_signal (_internal INST_AUX ~std_logic_vector{{INST_SIZE-1}~downto~0}~1324 0 92 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{INST_SIZE{{INST_SIZE-1}~downto~0}~13 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{INST_SIZE{{INST_SIZE-1}~downto~0}~1325 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{INST_SIZE{{INST_SIZE-1}~downto~0}~1326 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_process
      (MUX_PC(_architecture 0 0 108 (_process (_simple)(_target(8))(_sensitivity(2)(3)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external design0.segm_mips_const_pkg.INST_SIZE(. segm_mips_const_pkg INST_SIZE)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . INSTRUCTION_FETCHING_ARC 6 -1
  )
)
I 000065 55 15334         1765154569427 INSTRUCTION_DECODING_ARC
(_unit VHDL (instruction_decoding 0 32 (instruction_decoding_arc 0 59 ))
  (_version v33)
  (_time 1765154569427 2025.12.08 02:42:49)
  (_source (\./src/instruction_decoding.vhd\))
  (_use (std(standard))(.(segm_mips_const_pkg))(.(records_pkg))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765154454579)
    (_use )
  )
  (_component
    (REGISTERS
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal RW ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal RS_ADDR ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~13 0 68 (_entity (_in ))))
        (_port (_internal RT_ADDR ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1318 0 69 (_entity (_in ))))
        (_port (_internal RD_ADDR ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1320 0 70 (_entity (_in ))))
        (_port (_internal WRITE_DATA ~std_logic_vector{{INST_SIZE-1}~downto~0}~13 0 71 (_entity (_in ))))
        (_port (_internal RS ~std_logic_vector{{INST_SIZE-1}~downto~0}~1322 0 72 (_entity (_out ))))
        (_port (_internal RT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1324 0 73 (_entity (_out ))))
      )
    )
    (CONTROL_UNIT
      (_object
        (_port (_internal OP ~std_logic_vector{5~downto~0}~13 0 80 (_entity (_in ))))
        (_port (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 81 (_entity (_out ))))
        (_port (_internal MemtoReg ~extieee.std_logic_1164.std_logic 0 82 (_entity (_out ))))
        (_port (_internal Brach ~extieee.std_logic_1164.std_logic 0 83 (_entity (_out ))))
        (_port (_internal MemRead ~extieee.std_logic_1164.std_logic 0 84 (_entity (_out ))))
        (_port (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 85 (_entity (_out ))))
        (_port (_internal RegDst ~extieee.std_logic_1164.std_logic 0 86 (_entity (_out ))))
        (_port (_internal ALUSrc ~extieee.std_logic_1164.std_logic 0 87 (_entity (_out ))))
        (_port (_internal ALUOp0 ~extieee.std_logic_1164.std_logic 0 88 (_entity (_out ))))
        (_port (_internal ALUOp1 ~extieee.std_logic_1164.std_logic 0 89 (_entity (_out ))))
        (_port (_internal ALUOp2 ~extieee.std_logic_1164.std_logic 0 90 (_entity (_out ))))
      )
    )
    (ID_EX_REGISTERS
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 99 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
        (_port (_internal NEW_PC_ADDR_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~1326 0 102 (_entity (_in ))))
        (_port (_internal OFFSET_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~1328 0 104 (_entity (_in ))))
        (_port (_internal RT_ADDR_IN ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1330 0 105 (_entity (_in ))))
        (_port (_internal RD_ADDR_IN ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1332 0 106 (_entity (_in ))))
        (_port (_internal RS_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~1334 0 108 (_entity (_in ))))
        (_port (_internal RT_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~1336 0 109 (_entity (_in ))))
        (_port (_internal WB_IN ~extdesign0.records_pkg.WB_CTRL_REG 0 111 (_entity (_in ))))
        (_port (_internal M_IN ~extdesign0.records_pkg.MEM_CTRL_REG 0 112 (_entity (_in ))))
        (_port (_internal EX_IN ~extdesign0.records_pkg.EX_CTRL_REG 0 113 (_entity (_in ))))
        (_port (_internal NEW_PC_ADDR_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1338 0 118 (_entity (_out ))))
        (_port (_internal OFFSET_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1340 0 120 (_entity (_out ))))
        (_port (_internal RT_ADDR_OUT ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1342 0 121 (_entity (_out ))))
        (_port (_internal RD_ADDR_OUT ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1344 0 122 (_entity (_out ))))
        (_port (_internal RS_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1346 0 124 (_entity (_out ))))
        (_port (_internal RT_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1348 0 125 (_entity (_out ))))
        (_port (_internal WB_OUT ~extdesign0.records_pkg.WB_CTRL_REG 0 127 (_entity (_out ))))
        (_port (_internal M_OUT ~extdesign0.records_pkg.MEM_CTRL_REG 0 128 (_entity (_out ))))
        (_port (_internal EX_OUT ~extdesign0.records_pkg.EX_CTRL_REG 0 129 (_entity (_out ))))
      )
    )
  )
  (_instantiation REGS 0 157 (_component REGISTERS )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((RW)(RegWrite))
      ((RS_ADDR)(INSTRUCTION(d_25_21)))
      ((RT_ADDR)(INSTRUCTION(d_20_16)))
      ((RD_ADDR)(WRITE_REG))
      ((WRITE_DATA)(WRITE_DATA))
      ((RS)(RS_AUX))
      ((RT)(RT_AUX))
    )
    (_use (_entity . registers)
    )
  )
  (_instantiation CTRL 0 170 (_component CONTROL_UNIT )
    (_port
      ((OP)(INSTRUCTION(d_31_26)))
      ((RegWrite)(WB_AUX(0)))
      ((MemtoReg)(WB_AUX(1)))
      ((Brach)(MEM_AUX(0)))
      ((MemRead)(MEM_AUX(1)))
      ((MemWrite)(MEM_AUX(2)))
      ((RegDst)(EX_AUX(0)))
      ((ALUSrc)(EX_AUX(2)))
      ((ALUOp0)(EX_AUX(1_0)))
      ((ALUOp1)(EX_AUX(1_1)))
      ((ALUOp2)(EX_AUX(1_2)))
    )
    (_use (_entity . control_unit)
    )
  )
  (_instantiation ID_EX_REGS 0 198 (_component ID_EX_REGISTERS )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((NEW_PC_ADDR_IN)(NEW_PC_ADDR_IN))
      ((OFFSET_IN)(OFFSET_AUX))
      ((RT_ADDR_IN)(INSTRUCTION(d_20_16)))
      ((RD_ADDR_IN)(INSTRUCTION(d_15_11)))
      ((RS_IN)(RS_AUX))
      ((RT_IN)(RT_AUX))
      ((WB_IN)(WB_AUX))
      ((M_IN)(MEM_AUX))
      ((EX_IN)(EX_AUX))
      ((NEW_PC_ADDR_OUT)(NEW_PC_ADDR_OUT))
      ((OFFSET_OUT)(OFFSET))
      ((RT_ADDR_OUT)(RT_ADDR))
      ((RD_ADDR_OUT)(RD_ADDR))
      ((RS_OUT)(RS))
      ((RT_OUT)(RT))
      ((WB_OUT)(WB_CR))
      ((M_OUT)(MEM_CR))
      ((EX_OUT)(EX_CR))
    )
    (_use (_entity . id_ex_registers)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal INSTRUCTION ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 37 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal NEW_PC_ADDR_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~122 0 38 (_entity (_in ))))
    (_port (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~124 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal WRITE_DATA ~std_logic_vector{{INST_SIZE-1}~downto~0}~124 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~12 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal WRITE_REG ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~12 0 42 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~126 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal NEW_PC_ADDR_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~126 0 44 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~128 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal OFFSET ~std_logic_vector{{INST_SIZE-1}~downto~0}~128 0 46 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1210 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RT_ADDR ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1210 0 47 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1212 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RD_ADDR ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1212 0 48 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1214 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal RS ~std_logic_vector{{INST_SIZE-1}~downto~0}~1214 0 50 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1216 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal RT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1216 0 51 (_entity (_out ))))
    (_port (_internal WB_CR ~extdesign0.records_pkg.WB_CTRL_REG 0 53 (_entity (_out ))))
    (_port (_internal MEM_CR ~extdesign0.records_pkg.MEM_CTRL_REG 0 54 (_entity (_out ))))
    (_port (_internal EX_CR ~extdesign0.records_pkg.EX_CTRL_REG 0 55 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1318 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1320 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~13 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1322 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1324 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1326 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1328 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1330 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1332 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1334 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1336 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1338 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1340 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1342 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1344 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1346 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1348 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1350 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal OFFSET_AUX ~std_logic_vector{{INST_SIZE-1}~downto~0}~1350 0 138 (_architecture (_uni ))))
    (_signal (_internal RS_AUX ~std_logic_vector{{INST_SIZE-1}~downto~0}~1350 0 139 (_architecture (_uni ))))
    (_signal (_internal RT_AUX ~std_logic_vector{{INST_SIZE-1}~downto~0}~1350 0 140 (_architecture (_uni ))))
    (_signal (_internal WB_AUX ~extdesign0.records_pkg.WB_CTRL_REG 0 141 (_architecture (_uni ))))
    (_signal (_internal MEM_AUX ~extdesign0.records_pkg.MEM_CTRL_REG 0 142 (_architecture (_uni ))))
    (_signal (_internal EX_AUX ~extdesign0.records_pkg.EX_CTRL_REG 0 143 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}{25~downto~21}~13 0 162 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 21))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}{20~downto~16}~13 0 163 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}{{INST_SIZE-1}~downto~26}~13 0 173 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}{15~downto~0}~13 0 193 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}{15~downto~0}~1351 0 195 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}{20~downto~16}~1352 0 205 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}{15~downto~11}~13 0 206 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 11))))))
    (_process
      (line__193(_architecture 0 0 193 (_assignment (_simple)(_target(16))(_sensitivity(2(15))(2(d_15_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external design0.segm_mips_const_pkg.INST_SIZE(. segm_mips_const_pkg INST_SIZE)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_variable (_external design0.segm_mips_const_pkg.ADDR_SIZE(. segm_mips_const_pkg ADDR_SIZE)))
    (_type (_external ~extdesign0.records_pkg.WB_CTRL_REG (. records_pkg WB_CTRL_REG)))
    (_type (_external ~extdesign0.records_pkg.MEM_CTRL_REG (. records_pkg MEM_CTRL_REG)))
    (_type (_external ~extdesign0.records_pkg.EX_CTRL_REG (. records_pkg EX_CTRL_REG)))
    (_type (_external ~extdesign0.records_pkg.ALU_OP_INPUT (. records_pkg ALU_OP_INPUT)))
    (_type (_external ~extdesign0.segm_mips_const_pkg.~std_logic_vector{15~downto~0}~15 (. segm_mips_const_pkg ~std_logic_vector{15~downto~0}~15)))
    (_variable (_external design0.segm_mips_const_pkg.ZERO16b(. segm_mips_const_pkg ZERO16b)))
    (_type (_external ~extdesign0.segm_mips_const_pkg.~std_logic_vector{15~downto~0}~156 (. segm_mips_const_pkg ~std_logic_vector{15~downto~0}~156)))
    (_variable (_external design0.segm_mips_const_pkg.ONE16b(. segm_mips_const_pkg ONE16b)))
  )
  (_model . INSTRUCTION_DECODING_ARC 1 -1
  )
)
I 000060 55 2450          1765154569648 IF_ID_REGISTERS_ARC
(_unit VHDL (if_id_registers 0 31 (if_id_registers_arc 0 42 ))
  (_version v33)
  (_time 1765154569647 2025.12.08 02:42:49)
  (_source (\./src/if_id_registers.vhd\))
  (_use (std(standard))(.(segm_mips_const_pkg))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765154454770)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal NEW_PC_ADDR_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~122 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal INST_REG_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~122 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~124 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal NEW_PC_ADDR_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~124 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~126 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal INST_REG_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~126 0 38 (_entity (_out ))))
    (_process
      (SYNC_IF_ID(_architecture 0 0 44 (_process (_simple)(_target(5)(4))(_sensitivity(0)(2)(1)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external design0.segm_mips_const_pkg.INST_SIZE(. segm_mips_const_pkg INST_SIZE)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . IF_ID_REGISTERS_ARC 1 -1
  )
)
I 000060 55 5708          1765154569892 ID_EX_REGISTERS_ARC
(_unit VHDL (id_ex_registers 0 32 (id_ex_registers_arc 0 69 ))
  (_version v33)
  (_time 1765154569891 2025.12.08 02:42:49)
  (_source (\./src/id_ex_registers.vhd\))
  (_use (std(standard))(.(segm_mips_const_pkg))(.(records_pkg))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765154454973)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal NEW_PC_ADDR_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 38 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal OFFSET_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~122 0 40 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~12 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RT_ADDR_IN ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~12 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~124 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RD_ADDR_IN ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~124 0 42 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~126 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal RS_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~126 0 44 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~128 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal RT_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~128 0 45 (_entity (_in ))))
    (_port (_internal WB_IN ~extdesign0.records_pkg.WB_CTRL_REG 0 47 (_entity (_in ))))
    (_port (_internal M_IN ~extdesign0.records_pkg.MEM_CTRL_REG 0 48 (_entity (_in ))))
    (_port (_internal EX_IN ~extdesign0.records_pkg.EX_CTRL_REG 0 49 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1210 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal NEW_PC_ADDR_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1210 0 54 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1212 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal OFFSET_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1212 0 56 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1214 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RT_ADDR_OUT ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1214 0 57 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1216 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RD_ADDR_OUT ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1216 0 58 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1218 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal RS_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1218 0 60 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1220 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal RT_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1220 0 61 (_entity (_out ))))
    (_port (_internal WB_OUT ~extdesign0.records_pkg.WB_CTRL_REG 0 63 (_entity (_out ))))
    (_port (_internal M_OUT ~extdesign0.records_pkg.MEM_CTRL_REG 0 64 (_entity (_out ))))
    (_port (_internal EX_OUT ~extdesign0.records_pkg.EX_CTRL_REG 0 65 (_entity (_out ))))
    (_process
      (SYNC_ID_EX(_architecture 0 0 71 (_process (_simple)(_target(18)(16)(19)(17)(13)(14)(15)(11)(12))(_sensitivity(2)(1)(0)(5)(3)(4)(10)(8)(9)(6)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external design0.segm_mips_const_pkg.INST_SIZE(. segm_mips_const_pkg INST_SIZE)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_variable (_external design0.segm_mips_const_pkg.ADDR_SIZE(. segm_mips_const_pkg ADDR_SIZE)))
    (_type (_external ~extdesign0.records_pkg.WB_CTRL_REG (. records_pkg WB_CTRL_REG)))
    (_type (_external ~extdesign0.records_pkg.MEM_CTRL_REG (. records_pkg MEM_CTRL_REG)))
    (_type (_external ~extdesign0.records_pkg.EX_CTRL_REG (. records_pkg EX_CTRL_REG)))
    (_type (_external ~extdesign0.records_pkg.ALU_OP_INPUT (. records_pkg ALU_OP_INPUT)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 )
    (2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ID_EX_REGISTERS_ARC 1 -1
  )
)
I 000055 55 1822          1765154570143 FULL_ADDER_ARC
(_unit VHDL (full_adder 0 8 (full_adder_arc 0 18 ))
  (_version v33)
  (_time 1765154570143 2025.12.08 02:42:50)
  (_source (\./src/full_adder.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765154455141)
    (_use )
  )
  (_object
    (_port (_internal X ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal CIN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal COUT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_signal (_internal G ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal P ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal K ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_process
      (line__24(_architecture 0 0 24 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_target(6))(_sensitivity(0)(1)))))
      (line__26(_architecture 2 0 26 (_assignment (_simple)(_target(7))(_sensitivity(0)(1)))))
      (line__27(_architecture 3 0 27 (_assignment (_simple)(_target(3))(_sensitivity(2)(5)(6)))))
      (line__28(_architecture 4 0 28 (_assignment (_simple)(_target(4))(_sensitivity(2)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . FULL_ADDER_ARC 5 -1
  )
)
I 000054 55 13888         1765154570384 EXECUTION_ARC
(_unit VHDL (execution 0 31 (execution_arc 0 57 ))
  (_version v33)
  (_time 1765154570383 2025.12.08 02:42:50)
  (_source (\./src/execution.vhd\))
  (_use (std(standard))(.(segm_mips_const_pkg))(.(records_pkg))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765154455310)
    (_use )
  )
  (_component
    (ALU_CONTROL
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal FUNCT ~std_logic_vector{5~downto~0}~13 0 64 (_entity (_in ))))
        (_port (_internal ALU_OP_IN ~extdesign0.records_pkg.ALU_OP_INPUT 0 65 (_entity (_in ))))
        (_port (_internal ALU_IN ~extdesign0.records_pkg.ALU_INPUT 0 67 (_entity (_out ))))
      )
    )
    (ADDER
      (_object
        (_generic (_internal N ~extSTD.STANDARD.INTEGER 0 83 (_entity -1 ((i 32)))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1322 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal X ~std_logic_vector{{N-1}~downto~0}~1322 0 85 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1324 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~1324 0 86 (_entity (_in ))))
        (_port (_internal CIN ~extieee.std_logic_1164.std_logic 0 87 (_entity (_in ))))
        (_port (_internal COUT ~extieee.std_logic_1164.std_logic 0 88 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1326 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal R ~std_logic_vector{{N-1}~downto~0}~1326 0 89 (_entity (_out ))))
      )
    )
    (ALU
      (_object
        (_generic (_internal N ~extSTD.STANDARD.INTEGER 0 72 (_entity -1 ((i 32)))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal X ~std_logic_vector{{N-1}~downto~0}~13 0 74 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1318 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~1318 0 75 (_entity (_in ))))
        (_port (_internal ALU_IN ~extdesign0.records_pkg.ALU_INPUT 0 76 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1320 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal R ~std_logic_vector{{N-1}~downto~0}~1320 0 77 (_entity (_out ))))
        (_port (_internal FLAGS ~extdesign0.records_pkg.ALU_FLAGS 0 78 (_entity (_out ))))
      )
    )
    (EX_MEM_REGISTERS
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 96 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 97 (_entity (_in ))))
        (_port (_internal WB_CR_IN ~extdesign0.records_pkg.WB_CTRL_REG 0 98 (_entity (_in ))))
        (_port (_internal MEM_CR_IN ~extdesign0.records_pkg.MEM_CTRL_REG 0 99 (_entity (_in ))))
        (_port (_internal NEW_PC_ADDR_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~13 0 100 (_entity (_in ))))
        (_port (_internal ALU_FLAGS_IN ~extdesign0.records_pkg.ALU_FLAGS 0 101 (_entity (_in ))))
        (_port (_internal ALU_RES_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~1328 0 102 (_entity (_in ))))
        (_port (_internal RT_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~1330 0 103 (_entity (_in ))))
        (_port (_internal RT_RD_ADDR_IN ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~13 0 104 (_entity (_in ))))
        (_port (_internal WB_CR_OUT ~extdesign0.records_pkg.WB_CTRL_REG 0 107 (_entity (_out ))))
        (_port (_internal MEM_CR_OUT ~extdesign0.records_pkg.MEM_CTRL_REG 0 108 (_entity (_out ))))
        (_port (_internal NEW_PC_ADDR_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1332 0 109 (_entity (_out ))))
        (_port (_internal ALU_FLAGS_OUT ~extdesign0.records_pkg.ALU_FLAGS 0 110 (_entity (_out ))))
        (_port (_internal ALU_RES_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1334 0 111 (_entity (_out ))))
        (_port (_internal RT_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1336 0 112 (_entity (_out ))))
        (_port (_internal RT_RD_ADDR_OUT ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1338 0 113 (_entity (_out ))))
      )
    )
  )
  (_instantiation ALU_CTRL 0 132 (_component ALU_CONTROL )
    (_port
      ((CLK)(CLK))
      ((FUNCT)(OFFSET(d_5_0)))
      ((ALU_OP_IN)(EX_CR(1)))
      ((ALU_IN)(ALU_IN_AUX))
    )
    (_use (_entity . alu_control)
    )
  )
  (_instantiation ADDER_MIPS 0 140 (_component ADDER )
    (_generic
      ((N)((i 32)))
    )
    (_port
      ((X)(NEW_PC_ADDR_IN))
      ((Y)(OFFSET_SHIFT2))
      ((CIN)((i 2)))
      ((COUT)(CARRY_AUX))
      ((R)(PC_ADDR_AUX))
    )
    (_use (_entity . adder)
      (_generic
        ((N)((i 32)))
      )
      (_port
        ((X)(X))
        ((Y)(Y))
        ((CIN)(CIN))
        ((COUT)(COUT))
        ((R)(R))
      )
    )
  )
  (_instantiation ALU_MIPS 0 170 (_component ALU )
    (_generic
      ((N)((i 32)))
    )
    (_port
      ((X)(RS))
      ((Y)(ALU_REG_IN))
      ((ALU_IN)(ALU_IN_AUX))
      ((R)(ALU_RES_AUX))
      ((FLAGS)(ALU_FLAGS_AUX))
    )
    (_use (_entity . alu)
      (_generic
        ((N)((i 32)))
      )
      (_port
        ((X)(X))
        ((Y)(Y))
        ((ALU_IN)(ALU_IN))
        ((R)(R))
        ((FLAGS)(FLAGS))
      )
    )
  )
  (_instantiation EX_MEM_REGS 0 180 (_component EX_MEM_REGISTERS )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((WB_CR_IN)(WB_CR))
      ((MEM_CR_IN)(MEM_CR))
      ((NEW_PC_ADDR_IN)(PC_ADDR_AUX))
      ((ALU_FLAGS_IN)(ALU_FLAGS_AUX))
      ((ALU_RES_IN)(ALU_RES_AUX))
      ((RT_IN)(RT))
      ((RT_RD_ADDR_IN)(RT_RD_ADDR_AUX))
      ((WB_CR_OUT)(WB_CR_OUT))
      ((MEM_CR_OUT)(MEM_CR_OUT))
      ((NEW_PC_ADDR_OUT)(NEW_PC_ADDR_OUT))
      ((ALU_FLAGS_OUT)(ALU_FLAGS_OUT))
      ((ALU_RES_OUT)(ALU_RES_OUT))
      ((RT_OUT)(RT_OUT))
      ((RT_RD_ADDR_OUT)(RT_RD_ADDR_OUT))
    )
    (_use (_entity . ex_mem_registers)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
    (_port (_internal WB_CR ~extdesign0.records_pkg.WB_CTRL_REG 0 36 (_entity (_in ))))
    (_port (_internal MEM_CR ~extdesign0.records_pkg.MEM_CTRL_REG 0 37 (_entity (_in ))))
    (_port (_internal EX_CR ~extdesign0.records_pkg.EX_CTRL_REG 0 38 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal NEW_PC_ADDR_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal RS ~std_logic_vector{{INST_SIZE-1}~downto~0}~122 0 40 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~124 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal RT ~std_logic_vector{{INST_SIZE-1}~downto~0}~124 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~126 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal OFFSET ~std_logic_vector{{INST_SIZE-1}~downto~0}~126 0 42 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~12 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RT_ADDR ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~12 0 43 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~128 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RD_ADDR ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~128 0 44 (_entity (_in ))))
    (_port (_internal WB_CR_OUT ~extdesign0.records_pkg.WB_CTRL_REG 0 47 (_entity (_out ))))
    (_port (_internal MEM_CR_OUT ~extdesign0.records_pkg.MEM_CTRL_REG 0 48 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1210 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal NEW_PC_ADDR_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1210 0 49 (_entity (_out ))))
    (_port (_internal ALU_FLAGS_OUT ~extdesign0.records_pkg.ALU_FLAGS 0 50 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1212 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal ALU_RES_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1212 0 51 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1214 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal RT_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1214 0 52 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1216 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RT_RD_ADDR_OUT ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1216 0 53 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~13 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1328 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1330 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~13 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1332 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1334 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1336 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1338 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal CARRY_AUX ~extieee.std_logic_1164.std_logic 0 119 (_architecture (_uni ))))
    (_signal (_internal ALU_IN_AUX ~extdesign0.records_pkg.ALU_INPUT 0 120 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1340 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal PC_ADDR_AUX ~std_logic_vector{{INST_SIZE-1}~downto~0}~1340 0 121 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1342 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal RT_RD_ADDR_AUX ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1342 0 122 (_architecture (_uni ))))
    (_signal (_internal OFFSET_SHIFT2 ~std_logic_vector{{INST_SIZE-1}~downto~0}~1340 0 123 (_architecture (_uni ))))
    (_signal (_internal ALU_REG_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~1340 0 124 (_architecture (_uni ))))
    (_signal (_internal ALU_RES_AUX ~std_logic_vector{{INST_SIZE-1}~downto~0}~1340 0 125 (_architecture (_uni ))))
    (_signal (_internal ALU_FLAGS_AUX ~extdesign0.records_pkg.ALU_FLAGS 0 126 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}{29~downto~0}~13 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 29)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}{5~downto~0}~13 0 135 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_process
      (line__129(_architecture 0 0 129 (_assignment (_simple)(_target(22))(_sensitivity(8(d_29_0))))))
      (MUX_RT_RD(_architecture 1 0 150 (_process (_simple)(_target(21))(_sensitivity(9)(10)(4(0)))(_read(4)))))
      (MUX_ALU(_architecture 2 0 160 (_process (_simple)(_target(23))(_sensitivity(7)(8)(4(2))(23))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extdesign0.records_pkg.WB_CTRL_REG (. records_pkg WB_CTRL_REG)))
    (_type (_external ~extdesign0.records_pkg.MEM_CTRL_REG (. records_pkg MEM_CTRL_REG)))
    (_type (_external ~extdesign0.records_pkg.EX_CTRL_REG (. records_pkg EX_CTRL_REG)))
    (_type (_external ~extdesign0.records_pkg.ALU_OP_INPUT (. records_pkg ALU_OP_INPUT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external design0.segm_mips_const_pkg.INST_SIZE(. segm_mips_const_pkg INST_SIZE)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_variable (_external design0.segm_mips_const_pkg.ADDR_SIZE(. segm_mips_const_pkg ADDR_SIZE)))
    (_type (_external ~extdesign0.records_pkg.ALU_FLAGS (. records_pkg ALU_FLAGS)))
    (_type (_external ~extdesign0.records_pkg.ALU_INPUT (. records_pkg ALU_INPUT)))
  )
  (_static
    (2 2 )
  )
  (_model . EXECUTION_ARC 9 -1
  )
)
I 000061 55 4587          1765154570629 EX_MEM_REGISTERS_ARC
(_unit VHDL (ex_mem_registers 0 31 (ex_mem_registers_arc 0 56 ))
  (_version v33)
  (_time 1765154570629 2025.12.08 02:42:50)
  (_source (\./src/ex_mem_registers.vhd\))
  (_use (std(standard))(.(segm_mips_const_pkg))(.(records_pkg))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765154455484)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
    (_port (_internal WB_CR_IN ~extdesign0.records_pkg.WB_CTRL_REG 0 36 (_entity (_in ))))
    (_port (_internal MEM_CR_IN ~extdesign0.records_pkg.MEM_CTRL_REG 0 37 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal NEW_PC_ADDR_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 38 (_entity (_in ))))
    (_port (_internal ALU_FLAGS_IN ~extdesign0.records_pkg.ALU_FLAGS 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal ALU_RES_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~122 0 40 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~124 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal RT_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~124 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~12 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RT_RD_ADDR_IN ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~12 0 42 (_entity (_in ))))
    (_port (_internal WB_CR_OUT ~extdesign0.records_pkg.WB_CTRL_REG 0 45 (_entity (_out ))))
    (_port (_internal MEM_CR_OUT ~extdesign0.records_pkg.MEM_CTRL_REG 0 46 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~126 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal NEW_PC_ADDR_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~126 0 47 (_entity (_out ))))
    (_port (_internal ALU_FLAGS_OUT ~extdesign0.records_pkg.ALU_FLAGS 0 48 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~128 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal ALU_RES_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~128 0 49 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1210 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal RT_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1210 0 50 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1212 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RT_RD_ADDR_OUT ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1212 0 51 (_entity (_out ))))
    (_process
      (SYNC_EX_MEM(_architecture 0 0 59 (_process (_simple)(_target(15)(12)(11)(13)(14)(10)(9))(_sensitivity(5)(4)(2)(0)(1)(3)(7)(6)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extdesign0.records_pkg.WB_CTRL_REG (. records_pkg WB_CTRL_REG)))
    (_type (_external ~extdesign0.records_pkg.MEM_CTRL_REG (. records_pkg MEM_CTRL_REG)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external design0.segm_mips_const_pkg.INST_SIZE(. segm_mips_const_pkg INST_SIZE)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extdesign0.records_pkg.ALU_FLAGS (. records_pkg ALU_FLAGS)))
    (_variable (_external design0.segm_mips_const_pkg.ADDR_SIZE(. segm_mips_const_pkg ADDR_SIZE)))
    (_type (_external ~extdesign0.segm_mips_const_pkg.~std_logic_vector{31~downto~0}~152 (. segm_mips_const_pkg ~std_logic_vector{31~downto~0}~152)))
    (_variable (_external design0.segm_mips_const_pkg.ZERO32b(. segm_mips_const_pkg ZERO32b)))
  )
  (_static
    (2 2 )
    (2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . EX_MEM_REGISTERS_ARC 1 -1
  )
)
I 000056 55 2815          1765154570863 DATA_MEMORY_ARC
(_unit VHDL (data_memory 0 34 (data_memory_arc 0 47 ))
  (_version v33)
  (_time 1765154570863 2025.12.08 02:42:50)
  (_source (\./src/data_memory.vhd\))
  (_use (std(standard))(.(segm_mips_const_pkg))(std(textio))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765154455639)
    (_use )
  )
  (_object
    (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 35 (_entity )))
    (_generic (_internal M ~extSTD.STANDARD.NATURAL 0 35 (_entity )))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal ADDR ~std_logic_vector{{N-1}~downto~0}~12 0 38 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~122 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal WRITE_DATA ~std_logic_vector{{N-1}~downto~0}~122 0 39 (_entity (_in ))))
    (_port (_internal MemRead ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
    (_port (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~124 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal READ_DATA ~std_logic_vector{{N-1}~downto~0}~124 0 42 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal MEM_T 0 49 (_array ~std_logic_vector{{N-1}~downto~0}~13 ((_downto (c 5 )(i 0))))))
    (_signal (_internal MEM MEM_T 0 50 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{N-1}{9~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{{N-1}{9~downto~0}~135 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (MEM_PROC(_architecture 0 0 54 (_process (_simple)(_target(5)(6))(_sensitivity(0)(2)(3)(4)(1)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_split (6)
  )
  (_model . DATA_MEMORY_ARC 6 -1
  )
)
I 000057 55 4128          1765154571097 CONTROL_UNIT_ARC
(_unit VHDL (control_unit 0 31 (control_unit_arc 0 51 ))
  (_version v33)
  (_time 1765154571098 2025.12.08 02:42:51)
  (_source (\./src/control_unit.vhd\))
  (_use (std(standard))(.(segm_mips_const_pkg))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765154455787)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal OP ~std_logic_vector{5~downto~0}~12 0 34 (_entity (_in ))))
    (_port (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal MemtoReg ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_port (_internal Brach ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
    (_port (_internal MemRead ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_port (_internal RegDst ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
    (_port (_internal ALUSrc ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
    (_port (_internal ALUOp0 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_port (_internal ALUOp1 ~extieee.std_logic_1164.std_logic 0 44 (_entity (_out ))))
    (_port (_internal ALUOp2 ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
    (_signal (_internal R_TYPE ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
    (_signal (_internal LW ~extieee.std_logic_1164.std_logic 0 55 (_architecture (_uni ))))
    (_signal (_internal SW ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal BEQ ~extieee.std_logic_1164.std_logic 0 57 (_architecture (_uni ))))
    (_signal (_internal LUI ~extieee.std_logic_1164.std_logic 0 58 (_architecture (_uni ))))
    (_process
      (line__62(_architecture 0 0 62 (_assignment (_simple)(_target(11))(_sensitivity(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))))))
      (line__65(_architecture 1 0 65 (_assignment (_simple)(_target(12))(_sensitivity(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))))))
      (line__68(_architecture 2 0 68 (_assignment (_simple)(_target(13))(_sensitivity(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))))))
      (line__71(_architecture 3 0 71 (_assignment (_simple)(_target(14))(_sensitivity(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))))))
      (line__74(_architecture 4 0 74 (_assignment (_simple)(_target(15))(_sensitivity(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))))))
      (line__77(_architecture 5 0 77 (_assignment (_simple)(_target(1))(_sensitivity(11)(12)(15)))))
      (line__78(_architecture 6 0 78 (_assignment (_simple)(_alias((MemtoReg)(LW)))(_target(2))(_sensitivity(12)))))
      (line__79(_architecture 7 0 79 (_assignment (_simple)(_alias((Brach)(BEQ)))(_target(3))(_sensitivity(14)))))
      (line__80(_architecture 8 0 80 (_assignment (_simple)(_target(4))(_sensitivity(12)(15)))))
      (line__81(_architecture 9 0 81 (_assignment (_simple)(_alias((MemWrite)(SW)))(_target(5))(_sensitivity(13)))))
      (line__82(_architecture 10 0 82 (_assignment (_simple)(_alias((RegDst)(R_TYPE)))(_target(6))(_sensitivity(11)))))
      (line__83(_architecture 11 0 83 (_assignment (_simple)(_target(7))(_sensitivity(12)(13)(15)))))
      (line__84(_architecture 12 0 84 (_assignment (_simple)(_alias((ALUOp0)(BEQ)))(_target(8))(_sensitivity(14)))))
      (line__85(_architecture 13 0 85 (_assignment (_simple)(_alias((ALUOp1)(R_TYPE)))(_target(9))(_sensitivity(11)))))
      (line__86(_architecture 14 0 86 (_assignment (_simple)(_alias((ALUOp2)(LUI)))(_target(10))(_sensitivity(15)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . CONTROL_UNIT_ARC 15 -1
  )
)
I 000056 55 1887          1765154571327 ALU_CONTROL_ARC
(_unit VHDL (alu_control 0 30 (alu_control_arc 0 41 ))
  (_version v33)
  (_time 1765154571326 2025.12.08 02:42:51)
  (_source (\./src/alu_control.vhd\))
  (_use (std(standard))(.(records_pkg))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765154455961)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal FUNCT ~std_logic_vector{5~downto~0}~12 0 34 (_entity (_in ))))
    (_port (_internal ALU_OP_IN ~extdesign0.records_pkg.ALU_OP_INPUT 0 35 (_entity (_in ))))
    (_port (_internal ALU_IN ~extdesign0.records_pkg.ALU_INPUT 0 37 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_assignment (_simple)(_target(3(0)))(_sensitivity(1(3))(1(0))(2(1))))))
      (line__45(_architecture 1 0 45 (_assignment (_simple)(_target(3(1)))(_sensitivity(1(2))(2(1))))))
      (line__46(_architecture 2 0 46 (_assignment (_simple)(_target(3(2)))(_sensitivity(1(1))(2(1))(2(0))))))
      (line__47(_architecture 3 0 47 (_assignment (_simple)(_alias((ALU_IN(3))(ALU_OP_IN(2))))(_target(3(3)))(_sensitivity(2(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extdesign0.records_pkg.ALU_OP_INPUT (. records_pkg ALU_OP_INPUT)))
    (_type (_external ~extdesign0.records_pkg.ALU_INPUT (. records_pkg ALU_INPUT)))
  )
  (_model . ALU_CONTROL_ARC 4 -1
  )
)
I 000053 55 3520          1765154571578 ALU_1BIT_ARC
(_unit VHDL (alu_1bit 0 26 (alu_1bit_arc 0 41 ))
  (_version v33)
  (_time 1765154571577 2025.12.08 02:42:51)
  (_source (\./src/alu_1bit.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765154456148)
    (_use )
  )
  (_component
    (FULL_ADDER
      (_object
        (_port (_internal X ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal CIN ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal COUT ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
      )
    )
  )
  (_instantiation FULLADDER_ALU 0 74 (_component FULL_ADDER )
    (_port
      ((X)(X))
      ((Y)(NEW_Y))
      ((CIN)(CIN))
      ((COUT)(COUT))
      ((R)(R2))
    )
    (_use (_entity . full_adder)
    )
  )
  (_object
    (_port (_internal X ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal LESS ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal BINVERT ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal CIN ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal OP1 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal OP0 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal RES ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_port (_internal COUT ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal SET ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_signal (_internal NEW_Y ~extieee.std_logic_1164.std_logic 0 55 (_architecture (_uni ))))
    (_signal (_internal R0 ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal R1 ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal R2 ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal R3 ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal RES_AUX ~extieee.std_logic_1164.std_logic 0 57 (_architecture (_uni ))))
    (_process
      (MUX_BINV(_architecture 0 0 61 (_process (_simple)(_target(10))(_sensitivity(3)(1)))))
      (line__71(_architecture 1 0 71 (_assignment (_simple)(_target(11))(_sensitivity(0)(10)))))
      (line__72(_architecture 2 0 72 (_assignment (_simple)(_target(12))(_sensitivity(0)(10)))))
      (line__83(_architecture 3 0 83 (_assignment (_simple)(_alias((R3)(LESS)))(_target(14))(_sensitivity(2)))))
      (MUX_RES_ALU(_architecture 4 0 85 (_process (_simple)(_target(15))(_sensitivity(5)(6)(11)(12)(13)(14)))))
      (line__99(_architecture 5 0 99 (_assignment (_simple)(_alias((RES)(RES_AUX)))(_target(7))(_sensitivity(15)))))
      (line__100(_architecture 6 0 100 (_assignment (_simple)(_alias((SET)(R2)))(_target(9))(_sensitivity(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ALU_1BIT_ARC 7 -1
  )
)
I 000048 55 6533          1765154571812 ALU_ARC
(_unit VHDL (alu 0 30 (alu_arc 0 41 ))
  (_version v33)
  (_time 1765154571811 2025.12.08 02:42:51)
  (_source (\./src/alu.vhd\))
  (_use (std(standard))(.(segm_mips_const_pkg))(.(records_pkg))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765154456365)
    (_use )
  )
  (_component
    (ALU_1BIT
      (_object
        (_port (_internal X ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal LESS ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal BINVERT ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal CIN ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal OP1 ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
        (_port (_internal OP0 ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal RES ~extieee.std_logic_1164.std_logic 0 53 (_entity (_out ))))
        (_port (_internal COUT ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
        (_port (_internal SET ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ))))
      )
    )
  )
  (_instantiation BEGIN_ALU1B 0 67 (_component ALU_1BIT )
    (_port
      ((X)(X(0)))
      ((Y)(Y(0)))
      ((LESS)(LESS_AUX))
      ((BINVERT)(ALU_IN(2)))
      ((CIN)(ALU_IN(2)))
      ((OP1)(ALU_IN(1)))
      ((OP0)(ALU_IN(0)))
      ((RES)(R_AUX(0)))
      ((COUT)(COUT_AUX(0)))
    )
    (_use (_entity . alu_1bit)
    )
  )
  (_generate GEN_ALU 0 80 (_for ~INTEGER~range~1~to~{N-2}~13 )
    (_instantiation NEXT_ALU1B 0 82 (_component ALU_1BIT )
      (_port
        ((X)(X(_index 5)))
        ((Y)(Y(_index 6)))
        ((LESS)((i 2)))
        ((BINVERT)(ALU_IN(2)))
        ((CIN)(COUT_AUX(_index 7)))
        ((OP1)(ALU_IN(1)))
        ((OP0)(ALU_IN(0)))
        ((RES)(R_AUX(_index 8)))
        ((COUT)(COUT_AUX(_index 9)))
      )
      (_use (_entity . alu_1bit)
        (_port
          ((X)(X))
          ((Y)(Y))
          ((LESS)(LESS))
          ((BINVERT)(BINVERT))
          ((CIN)(CIN))
          ((OP1)(OP1))
          ((OP0)(OP0))
          ((RES)(RES))
          ((COUT)(COUT))
          ((SET)(SET))
        )
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~1~to~{N-2}~13 0 81 (_architecture )))
      (_subprogram
      )
    )
  )
  (_instantiation LAST_ALU1B 0 96 (_component ALU_1BIT )
    (_port
      ((X)(X(_index 10)))
      ((Y)(Y(_index 11)))
      ((LESS)((i 2)))
      ((BINVERT)(ALU_IN(2)))
      ((CIN)(COUT_AUX(_index 12)))
      ((OP1)(ALU_IN(1)))
      ((OP0)(ALU_IN(0)))
      ((RES)(R_AUX(_index 13)))
      ((COUT)(COUT_AUX(_index 14)))
      ((SET)(LESS_AUX))
    )
    (_use (_entity . alu_1bit)
      (_port
        ((X)(X))
        ((Y)(Y))
        ((LESS)(LESS))
        ((BINVERT)(BINVERT))
        ((CIN)(CIN))
        ((OP1)(OP1))
        ((OP0)(OP0))
        ((RES)(RES))
        ((COUT)(COUT))
        ((SET)(SET))
      )
    )
  )
  (_object
    (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 31 (_entity )))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 15 )(i 0))))))
    (_port (_internal X ~std_logic_vector{{N-1}~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 16 )(i 0))))))
    (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~122 0 34 (_entity (_in ))))
    (_port (_internal ALU_IN ~extdesign0.records_pkg.ALU_INPUT 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 17 )(i 0))))))
    (_port (_internal R ~std_logic_vector{{N-1}~downto~0}~124 0 36 (_entity (_out ))))
    (_port (_internal FLAGS ~extdesign0.records_pkg.ALU_FLAGS 0 37 (_entity (_out ))))
    (_signal (_internal LESS_AUX ~extieee.std_logic_1164.std_logic 0 61 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 18 )(i 0))))))
    (_signal (_internal COUT_AUX ~std_logic_vector{{N-1}~downto~0}~13 0 62 (_architecture (_uni ))))
    (_signal (_internal R_AUX ~std_logic_vector{{N-1}~downto~0}~13 0 63 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~1~to~{N-2}~13 0 81 (_scalar (_to (i 1)(c 19)))))
    (_type (_internal ~std_logic_vector{{N-1}{{{N/2}-1}~downto~0}~13 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 20 )(i 0))))))
    (_process
      (line__110(_architecture 0 0 110 (_assignment (_simple)(_target(4(0)))(_sensitivity(6(_index 21))))))
      (line__111(_architecture 1 0 111 (_assignment (_simple)(_target(4(1)))(_sensitivity(6(_index 22))(6(_index 23))))))
      (line__112(_architecture 2 0 112 (_assignment (_simple)(_target(4(3)))(_sensitivity(7(_index 24))))))
      (line__113(_architecture 3 0 113 (_assignment (_simple)(_target(4(2)))(_sensitivity(7)))))
      (ALU_RES(_architecture 4 0 115 (_process (_simple)(_target(3))(_sensitivity(2(3))(1)(7))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extdesign0.records_pkg.ALU_INPUT (. records_pkg ALU_INPUT)))
    (_type (_external ~extdesign0.records_pkg.ALU_FLAGS (. records_pkg ALU_FLAGS)))
    (_type (_external ~extdesign0.segm_mips_const_pkg.~std_logic_vector{31~downto~0}~152 (. segm_mips_const_pkg ~std_logic_vector{31~downto~0}~152)))
    (_variable (_external design0.segm_mips_const_pkg.ZERO32b(. segm_mips_const_pkg ZERO32b)))
    (_type (_external ~extdesign0.segm_mips_const_pkg.~std_logic_vector{15~downto~0}~15 (. segm_mips_const_pkg ~std_logic_vector{15~downto~0}~15)))
    (_variable (_external design0.segm_mips_const_pkg.ZERO16b(. segm_mips_const_pkg ZERO16b)))
  )
  (_model . ALU_ARC 25 -1
  )
)
I 000050 55 3431          1765154571975 ADDER_ARC
(_unit VHDL (adder 0 27 (adder_arc 0 38 ))
  (_version v33)
  (_time 1765154571976 2025.12.08 02:42:51)
  (_source (\./src/adder.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765154456587)
    (_use )
  )
  (_component
    (FULL_ADDER
      (_object
        (_port (_internal X ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal CIN ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal COUT ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation BEGIN_FA 0 58 (_component FULL_ADDER )
    (_port
      ((X)(X(0)))
      ((Y)(Y(0)))
      ((CIN)(CIN))
      ((COUT)(CAUX(0)))
      ((R)(R(0)))
    )
    (_use (_entity . full_adder)
    )
  )
  (_generate GEN_ADDER 0 66 (_for ~INTEGER~range~1~to~{N-1}~13 )
    (_instantiation NEXT_FA 0 68 (_component FULL_ADDER )
      (_port
        ((X)(X(_index 1)))
        ((Y)(Y(_index 2)))
        ((CIN)(CAUX(_index 3)))
        ((COUT)(CAUX(_index 4)))
        ((R)(R(_index 5)))
      )
      (_use (_entity . full_adder)
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~1~to~{N-1}~13 0 67 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 28 (_entity )))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal X ~std_logic_vector{{N-1}~downto~0}~12 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~122 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~122 0 31 (_entity (_in ))))
    (_port (_internal CIN ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal COUT ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~124 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_port (_internal R ~std_logic_vector{{N-1}~downto~0}~124 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_signal (_internal CAUX ~std_logic_vector{{N-1}~downto~0}~13 0 54 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~1~to~{N-1}~13 0 67 (_scalar (_to (i 1)(c 10)))))
    (_process
      (line__77(_architecture 0 0 77 (_assignment (_simple)(_target(3))(_sensitivity(5(_index 11))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . ADDER_ARC 12 -1
  )
)
I 000055 55 3049          1765984228861 WRITE_BACK_ARC
(_unit VHDL (write_back 0 31 (write_back_arc 0 26 ))
  (_version v33)
  (_time 1765984228860 2025.12.17 17:10:28)
  (_source (\./src/write_back.vhd\))
  (_use (std(standard))(.(segm_mips_const_pkg))(.(records_pkg))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765154457067)
    (_use )
  )
  (_object
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal WB ~extdesign0.records_pkg.WB_CTRL_REG 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal READ_DATA ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal ADDRESS ~std_logic_vector{{INST_SIZE-1}~downto~0}~122 0 37 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal WRITE_REG ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~12 0 38 (_entity (_in ))))
    (_port (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~124 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal WRITE_REG_OUT ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~124 0 41 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~126 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal WRITE_DATA ~std_logic_vector{{INST_SIZE-1}~downto~0}~126 0 42 (_entity (_out ))))
    (_process
      (MUX_WB(_architecture 0 0 29 (_process (_simple)(_target(5)(7)(6))(_sensitivity(4)(0)(2)(1(1))(1(0))(3))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extdesign0.records_pkg.WB_CTRL_REG (. records_pkg WB_CTRL_REG)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external design0.segm_mips_const_pkg.INST_SIZE(. segm_mips_const_pkg INST_SIZE)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_variable (_external design0.segm_mips_const_pkg.ADDR_SIZE(. segm_mips_const_pkg ADDR_SIZE)))
    (_type (_external ~extdesign0.segm_mips_const_pkg.~std_logic_vector{31~downto~0}~152 (. segm_mips_const_pkg ~std_logic_vector{31~downto~0}~152)))
    (_variable (_external design0.segm_mips_const_pkg.ZERO32b(. segm_mips_const_pkg ZERO32b)))
  )
  (_static
    (2 2 2 2 2 )
  )
  (_model . WRITE_BACK_ARC 1 -1
  )
)
I 000062 55 1439          1765984229250 SEGMENTED_MIPS_TB_ARC
(_unit VHDL (segmented_mips_tb 0 27 (segmented_mips_tb_arc 0 10 ))
  (_version v33)
  (_time 1765984229250 2025.12.17 17:10:29)
  (_source (\./src/segmented_mips_tb.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765154453008)
    (_use )
  )
  (_component
    (SEGMENTED_MIPS
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
      )
    )
  )
  (_instantiation MIPS_TB 0 25 (_component SEGMENTED_MIPS )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
    )
    (_use (_entity . segmented_mips)
    )
  )
  (_object
    (_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_process
      (CLK_PROC(_architecture 0 0 31 (_process (_wait_for)(_target(0)))))
      (RESET_PROC(_architecture 1 0 43 (_process (_wait_for)(_target(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . SEGMENTED_MIPS_TB_ARC 2 -1
  )
)
I 000059 55 19591         1765984229513 SEGMENTED_MIPS_ARC
(_unit VHDL (segmented_mips 0 33 (segmented_mips_arc 0 20 ))
  (_version v33)
  (_time 1765984229512 2025.12.17 17:10:29)
  (_source (\./src/segmented_mips.vhd\))
  (_use (std(standard))(.(segm_mips_const_pkg))(.(records_pkg))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765154456955)
    (_use )
  )
  (_component
    (INSTRUCTION_FETCHING
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal PCSrc ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal NEW_PC_ADDR_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~13 0 29 (_entity (_in ))))
        (_port (_internal NEW_PC_ADDR_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~132 0 31 (_entity (_out ))))
        (_port (_internal INSTRUCTION ~std_logic_vector{{INST_SIZE-1}~downto~0}~134 0 32 (_entity (_out ))))
      )
    )
    (INSTRUCTION_DECODING
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal INSTRUCTION ~std_logic_vector{{INST_SIZE-1}~downto~0}~136 0 41 (_entity (_in ))))
        (_port (_internal NEW_PC_ADDR_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~138 0 42 (_entity (_in ))))
        (_port (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal WRITE_DATA ~std_logic_vector{{INST_SIZE-1}~downto~0}~1310 0 45 (_entity (_in ))))
        (_port (_internal WRITE_REG ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal NEW_PC_ADDR_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1312 0 48 (_entity (_out ))))
        (_port (_internal OFFSET ~std_logic_vector{{INST_SIZE-1}~downto~0}~1314 0 50 (_entity (_out ))))
        (_port (_internal RT_ADDR ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1316 0 51 (_entity (_out ))))
        (_port (_internal RD_ADDR ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1318 0 52 (_entity (_out ))))
        (_port (_internal RS ~std_logic_vector{{INST_SIZE-1}~downto~0}~1320 0 54 (_entity (_out ))))
        (_port (_internal RT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1322 0 55 (_entity (_out ))))
        (_port (_internal WB_CR ~extdesign0.records_pkg.WB_CTRL_REG 0 57 (_entity (_out ))))
        (_port (_internal MEM_CR ~extdesign0.records_pkg.MEM_CTRL_REG 0 58 (_entity (_out ))))
        (_port (_internal EX_CR ~extdesign0.records_pkg.EX_CTRL_REG 0 59 (_entity (_out ))))
      )
    )
    (EXECUTION
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal WB_CR ~extdesign0.records_pkg.WB_CTRL_REG 0 68 (_entity (_in ))))
        (_port (_internal MEM_CR ~extdesign0.records_pkg.MEM_CTRL_REG 0 69 (_entity (_in ))))
        (_port (_internal EX_CR ~extdesign0.records_pkg.EX_CTRL_REG 0 70 (_entity (_in ))))
        (_port (_internal NEW_PC_ADDR_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~1324 0 71 (_entity (_in ))))
        (_port (_internal RS ~std_logic_vector{{INST_SIZE-1}~downto~0}~1326 0 72 (_entity (_in ))))
        (_port (_internal RT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1328 0 73 (_entity (_in ))))
        (_port (_internal OFFSET ~std_logic_vector{{INST_SIZE-1}~downto~0}~1330 0 74 (_entity (_in ))))
        (_port (_internal RT_ADDR ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1332 0 75 (_entity (_in ))))
        (_port (_internal RD_ADDR ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1334 0 76 (_entity (_in ))))
        (_port (_internal WB_CR_OUT ~extdesign0.records_pkg.WB_CTRL_REG 0 79 (_entity (_out ))))
        (_port (_internal MEM_CR_OUT ~extdesign0.records_pkg.MEM_CTRL_REG 0 80 (_entity (_out ))))
        (_port (_internal NEW_PC_ADDR_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1336 0 81 (_entity (_out ))))
        (_port (_internal ALU_FLAGS_OUT ~extdesign0.records_pkg.ALU_FLAGS 0 82 (_entity (_out ))))
        (_port (_internal ALU_RES_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1338 0 83 (_entity (_out ))))
        (_port (_internal RT_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1340 0 84 (_entity (_out ))))
        (_port (_internal RT_RD_ADDR_OUT ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1342 0 85 (_entity (_out ))))
      )
    )
    (MEMORY_ACCESS
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 93 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 94 (_entity (_in ))))
        (_port (_internal WB_IN ~extdesign0.records_pkg.WB_CTRL_REG 0 95 (_entity (_in ))))
        (_port (_internal MEM ~extdesign0.records_pkg.MEM_CTRL_REG 0 96 (_entity (_in ))))
        (_port (_internal FLAG_ZERO ~extieee.std_logic_1164.std_logic 0 97 (_entity (_in ))))
        (_port (_internal NEW_PC_ADDR ~std_logic_vector{{INST_SIZE-1}~downto~0}~1344 0 98 (_entity (_in ))))
        (_port (_internal ADDRESS_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~1346 0 99 (_entity (_in ))))
        (_port (_internal WRITE_DATA ~std_logic_vector{{INST_SIZE-1}~downto~0}~1348 0 100 (_entity (_in ))))
        (_port (_internal WRITE_REG_IN ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1350 0 101 (_entity (_in ))))
        (_port (_internal WB_OUT ~extdesign0.records_pkg.WB_CTRL_REG 0 103 (_entity (_out ))))
        (_port (_internal READ_DATA ~std_logic_vector{{INST_SIZE-1}~downto~0}~1352 0 104 (_entity (_out ))))
        (_port (_internal ADDRESS_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1354 0 105 (_entity (_out ))))
        (_port (_internal WRITE_REG_OUT ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1356 0 106 (_entity (_out ))))
        (_port (_internal NEW_PC_ADDR_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1358 0 108 (_entity (_out ))))
        (_port (_internal PCSrc ~extieee.std_logic_1164.std_logic 0 109 (_entity (_out ))))
      )
    )
    (WRITE_BACK
      (_object
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 116 (_entity (_in ))))
        (_port (_internal WB ~extdesign0.records_pkg.WB_CTRL_REG 0 117 (_entity (_in ))))
        (_port (_internal READ_DATA ~std_logic_vector{{INST_SIZE-1}~downto~0}~1360 0 118 (_entity (_in ))))
        (_port (_internal ADDRESS ~std_logic_vector{{INST_SIZE-1}~downto~0}~1362 0 119 (_entity (_in ))))
        (_port (_internal WRITE_REG ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1364 0 120 (_entity (_in ))))
        (_port (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 122 (_entity (_out ))))
        (_port (_internal WRITE_REG_OUT ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1366 0 123 (_entity (_out ))))
        (_port (_internal WRITE_DATA ~std_logic_vector{{INST_SIZE-1}~downto~0}~1368 0 124 (_entity (_out ))))
      )
    )
  )
  (_instantiation INST_FETCH 0 170 (_component INSTRUCTION_FETCHING )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((PCSrc)(PCSrc_AUX))
      ((NEW_PC_ADDR_IN)(NEW_PC_ADDR_AUX4))
      ((NEW_PC_ADDR_OUT)(NEW_PC_ADDR_AUX1))
      ((INSTRUCTION)(INSTRUCTION_AUX))
    )
    (_use (_entity . instruction_fetching)
    )
  )
  (_instantiation INST_DECOD 0 182 (_component INSTRUCTION_DECODING )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((INSTRUCTION)(INSTRUCTION_AUX))
      ((NEW_PC_ADDR_IN)(NEW_PC_ADDR_AUX1))
      ((RegWrite)(RegWrite_AUX))
      ((WRITE_DATA)(WRITE_DATA_AUX))
      ((WRITE_REG)(WRITE_REG_AUX2))
      ((NEW_PC_ADDR_OUT)(NEW_PC_ADDR_AUX2))
      ((OFFSET)(OFFSET_AUX))
      ((RT_ADDR)(RT_ADDR_AUX))
      ((RD_ADDR)(RD_ADDR_AUX))
      ((RS)(RS_AUX))
      ((RT)(RT_AUX1))
      ((WB_CR)(WB_CR_AUX1))
      ((MEM_CR)(MEM_CR_AUX1))
      ((EX_CR)(EX_CR_AUX))
    )
    (_use (_entity . instruction_decoding)
    )
  )
  (_instantiation EXE 0 204 (_component EXECUTION )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((WB_CR)(WB_CR_AUX1))
      ((MEM_CR)(MEM_CR_AUX1))
      ((EX_CR)(EX_CR_AUX))
      ((NEW_PC_ADDR_IN)(NEW_PC_ADDR_AUX2))
      ((RS)(RS_AUX))
      ((RT)(RT_AUX1))
      ((OFFSET)(OFFSET_AUX))
      ((RT_ADDR)(RT_ADDR_AUX))
      ((RD_ADDR)(RD_ADDR_AUX))
      ((WB_CR_OUT)(WB_CR_AUX2))
      ((MEM_CR_OUT)(MEM_CR_AUX2))
      ((NEW_PC_ADDR_OUT)(NEW_PC_ADDR_AUX3))
      ((ALU_FLAGS_OUT)(ALU_FLAGS_AUX))
      ((ALU_RES_OUT)(ALU_RES_AUX))
      ((RT_OUT)(RT_AUX2))
      ((RT_RD_ADDR_OUT)(RT_RD_ADDR_AUX))
    )
    (_use (_entity . execution)
    )
  )
  (_instantiation MEM_ACC 0 228 (_component MEMORY_ACCESS )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((WB_IN)(WB_CR_AUX2))
      ((MEM)(MEM_CR_AUX2))
      ((FLAG_ZERO)(ALU_FLAGS_AUX(2)))
      ((NEW_PC_ADDR)(NEW_PC_ADDR_AUX3))
      ((ADDRESS_IN)(ALU_RES_AUX))
      ((WRITE_DATA)(RT_AUX2))
      ((WRITE_REG_IN)(RT_RD_ADDR_AUX))
      ((WB_OUT)(WB_CR_AUX3))
      ((READ_DATA)(READ_DATA_AUX))
      ((ADDRESS_OUT)(ADDRESS_AUX))
      ((WRITE_REG_OUT)(WRITE_REG_AUX1))
      ((NEW_PC_ADDR_OUT)(NEW_PC_ADDR_AUX4))
      ((PCSrc)(PCSrc_AUX))
    )
    (_use (_entity . memory_access)
    )
  )
  (_instantiation WR_BK 0 250 (_component WRITE_BACK )
    (_port
      ((RESET)(RESET))
      ((WB)(WB_CR_AUX3))
      ((READ_DATA)(READ_DATA_AUX))
      ((ADDRESS)(ADDRESS_AUX))
      ((WRITE_REG)(WRITE_REG_AUX1))
      ((RegWrite)(RegWrite_AUX))
      ((WRITE_REG_OUT)(WRITE_REG_AUX2))
      ((WRITE_DATA)(WRITE_DATA_AUX))
    )
    (_use (_entity . write_back)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~132 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~134 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1310 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1312 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1314 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1316 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1318 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1320 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1322 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1324 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1326 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1328 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1330 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1332 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1334 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1338 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1340 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1342 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1344 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1346 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1348 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1350 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1352 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1354 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1356 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1358 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1360 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1362 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1364 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1366 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1368 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal PCSrc_AUX ~extieee.std_logic_1164.std_logic 0 133 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1370 0 134 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal NEW_PC_ADDR_AUX4 ~std_logic_vector{{INST_SIZE-1}~downto~0}~1370 0 134 (_architecture (_uni ))))
    (_signal (_internal NEW_PC_ADDR_AUX1 ~std_logic_vector{{INST_SIZE-1}~downto~0}~1370 0 136 (_architecture (_uni ))))
    (_signal (_internal INSTRUCTION_AUX ~std_logic_vector{{INST_SIZE-1}~downto~0}~1370 0 137 (_architecture (_uni ))))
    (_signal (_internal RegWrite_AUX ~extieee.std_logic_1164.std_logic 0 139 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1372 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal WRITE_REG_AUX2 ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1372 0 140 (_architecture (_uni ))))
    (_signal (_internal WRITE_DATA_AUX ~std_logic_vector{{INST_SIZE-1}~downto~0}~1370 0 141 (_architecture (_uni ))))
    (_signal (_internal NEW_PC_ADDR_AUX2 ~std_logic_vector{{INST_SIZE-1}~downto~0}~1370 0 143 (_architecture (_uni ))))
    (_signal (_internal OFFSET_AUX ~std_logic_vector{{INST_SIZE-1}~downto~0}~1370 0 144 (_architecture (_uni ))))
    (_signal (_internal RT_ADDR_AUX ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1372 0 145 (_architecture (_uni ))))
    (_signal (_internal RD_ADDR_AUX ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1372 0 146 (_architecture (_uni ))))
    (_signal (_internal RS_AUX ~std_logic_vector{{INST_SIZE-1}~downto~0}~1370 0 147 (_architecture (_uni ))))
    (_signal (_internal RT_AUX1 ~std_logic_vector{{INST_SIZE-1}~downto~0}~1370 0 148 (_architecture (_uni ))))
    (_signal (_internal WB_CR_AUX1 ~extdesign0.records_pkg.WB_CTRL_REG 0 149 (_architecture (_uni ))))
    (_signal (_internal MEM_CR_AUX1 ~extdesign0.records_pkg.MEM_CTRL_REG 0 150 (_architecture (_uni ))))
    (_signal (_internal EX_CR_AUX ~extdesign0.records_pkg.EX_CTRL_REG 0 151 (_architecture (_uni ))))
    (_signal (_internal WB_CR_AUX2 ~extdesign0.records_pkg.WB_CTRL_REG 0 153 (_architecture (_uni ))))
    (_signal (_internal MEM_CR_AUX2 ~extdesign0.records_pkg.MEM_CTRL_REG 0 154 (_architecture (_uni ))))
    (_signal (_internal NEW_PC_ADDR_AUX3 ~std_logic_vector{{INST_SIZE-1}~downto~0}~1370 0 155 (_architecture (_uni ))))
    (_signal (_internal ALU_FLAGS_AUX ~extdesign0.records_pkg.ALU_FLAGS 0 156 (_architecture (_uni ))))
    (_signal (_internal ALU_RES_AUX ~std_logic_vector{{INST_SIZE-1}~downto~0}~1370 0 157 (_architecture (_uni ))))
    (_signal (_internal RT_AUX2 ~std_logic_vector{{INST_SIZE-1}~downto~0}~1370 0 158 (_architecture (_uni ))))
    (_signal (_internal RT_RD_ADDR_AUX ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1372 0 159 (_architecture (_uni ))))
    (_signal (_internal WB_CR_AUX3 ~extdesign0.records_pkg.WB_CTRL_REG 0 161 (_architecture (_uni ))))
    (_signal (_internal READ_DATA_AUX ~std_logic_vector{{INST_SIZE-1}~downto~0}~1370 0 162 (_architecture (_uni ))))
    (_signal (_internal ADDRESS_AUX ~std_logic_vector{{INST_SIZE-1}~downto~0}~1370 0 163 (_architecture (_uni ))))
    (_signal (_internal WRITE_REG_AUX1 ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1372 0 164 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external design0.segm_mips_const_pkg.INST_SIZE(. segm_mips_const_pkg INST_SIZE)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_variable (_external design0.segm_mips_const_pkg.ADDR_SIZE(. segm_mips_const_pkg ADDR_SIZE)))
    (_type (_external ~extdesign0.records_pkg.WB_CTRL_REG (. records_pkg WB_CTRL_REG)))
    (_type (_external ~extdesign0.records_pkg.MEM_CTRL_REG (. records_pkg MEM_CTRL_REG)))
    (_type (_external ~extdesign0.records_pkg.EX_CTRL_REG (. records_pkg EX_CTRL_REG)))
    (_type (_external ~extdesign0.records_pkg.ALU_OP_INPUT (. records_pkg ALU_OP_INPUT)))
    (_type (_external ~extdesign0.records_pkg.ALU_FLAGS (. records_pkg ALU_FLAGS)))
  )
)
I 000054 55 6407          1765984229751 REGISTERS_ARC
(_unit VHDL (registers 0 31 (registers_arc 0 26 ))
  (_version v33)
  (_time 1765984229750 2025.12.17 17:10:29)
  (_source (\./src/registers.vhd\))
  (_use (std(standard))(.(segm_mips_const_pkg))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765154453528)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
    (_port (_internal RW ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RS_ADDR ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~12 0 37 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RT_ADDR ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~122 0 38 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~124 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RD_ADDR ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~124 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal WRITE_DATA ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 40 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~126 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal RS ~std_logic_vector{{INST_SIZE-1}~downto~0}~126 0 42 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~128 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal RT ~std_logic_vector{{INST_SIZE-1}~downto~0}~128 0 43 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal REGS_T 0 29 (_array ~std_logic_vector{{INST_SIZE-1}~downto~0}~13 ((_downto (i 31)(i 0))))))
    (_signal (_internal REGISTROS REGS_T 0 32 (_architecture (_uni ))))
    (_process
      (REG_ASIG(_architecture 0 0 36 (_process (_simple)(_target(9(31))(9(30))(9(29))(9(28))(9(27))(9(26))(9(25))(9(24))(9(23))(9(22))(9(21))(9(20))(9(19))(9(18))(9(17))(9(16))(9(15))(9(14))(9(13))(9(12))(9(11))(9(10))(9(9))(9(8))(9(7))(9(6))(9(5))(9(4))(9(3))(9(2))(9(1))(9(0))(9))(_sensitivity(1)(0)(2)(5)(6)))))
      (line__90(_architecture 1 0 90 (_assignment (_simple)(_target(7))(_sensitivity(3)(9)))))
      (line__92(_architecture 2 0 92 (_assignment (_simple)(_target(8))(_sensitivity(4)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external design0.segm_mips_const_pkg.ADDR_SIZE(. segm_mips_const_pkg ADDR_SIZE)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_variable (_external design0.segm_mips_const_pkg.INST_SIZE(. segm_mips_const_pkg INST_SIZE)))
    (_variable (_external design0.segm_mips_const_pkg.NUM_REG(. segm_mips_const_pkg NUM_REG)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_split (9)
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . REGISTERS_ARC 3 -1
  )
)
I 000048 55 1709          1765984229971 REG_ARC
(_unit VHDL (reg 0 28 (reg_arc 0 19 ))
  (_version v33)
  (_time 1765984229970 2025.12.17 17:10:29)
  (_source (\./src/reg.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765154453692)
    (_use )
  )
  (_object
    (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 29 (_entity )))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal DATA_IN ~std_logic_vector{{N-1}~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal DATA_OUT ~std_logic_vector{{N-1}~downto~0}~122 0 34 (_entity (_out ))))
    (_process
      (SYNC_REG(_architecture 0 0 21 (_process (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . REG_ARC 3 -1
  )
)
I 000058 55 8912          1765984230282 MEMORY_ACCESS_ARC
(_unit VHDL (memory_access 0 32 (memory_access_arc 0 35 ))
  (_version v33)
  (_time 1765984230281 2025.12.17 17:10:30)
  (_source (\./src/memory_access.vhd\))
  (_use (std(standard))(.(segm_mips_const_pkg))(.(records_pkg))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765154453908)
    (_use )
  )
  (_component
    (DATA_MEMORY
      (_object
        (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 40 (_entity -1 ((i 32)))))
        (_generic (_internal M ~extSTD.STANDARD.NATURAL 0 40 (_entity -1 ((i 1024)))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal ADDR ~std_logic_vector{{N-1}~downto~0}~13 0 43 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1314 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal WRITE_DATA ~std_logic_vector{{N-1}~downto~0}~1314 0 44 (_entity (_in ))))
        (_port (_internal MemRead ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1316 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal READ_DATA ~std_logic_vector{{N-1}~downto~0}~1316 0 47 (_entity (_out ))))
      )
    )
    (MEM_WB_REGISTERS
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal WB ~extdesign0.records_pkg.WB_CTRL_REG 0 57 (_entity (_in ))))
        (_port (_internal READ_DATA ~std_logic_vector{{INST_SIZE-1}~downto~0}~13 0 58 (_entity (_in ))))
        (_port (_internal ADDRESS ~std_logic_vector{{INST_SIZE-1}~downto~0}~1318 0 59 (_entity (_in ))))
        (_port (_internal WRITE_REG ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~13 0 60 (_entity (_in ))))
        (_port (_internal WB_OUT ~extdesign0.records_pkg.WB_CTRL_REG 0 62 (_entity (_out ))))
        (_port (_internal READ_DATA_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1320 0 63 (_entity (_out ))))
        (_port (_internal ADDRESS_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1322 0 64 (_entity (_out ))))
        (_port (_internal WRITE_REG_OUT ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1324 0 65 (_entity (_out ))))
      )
    )
  )
  (_instantiation DAT_MEM 0 87 (_component DATA_MEMORY )
    (_generic
      ((N)((i 32)))
      ((M)((i 1024)))
    )
    (_port
      ((RESET)(RESET))
      ((ADDR)(ADDRESS_IN))
      ((WRITE_DATA)(WRITE_DATA))
      ((MemRead)(MEM(1)))
      ((MemWrite)(MEM(2)))
      ((READ_DATA)(READ_DATA_AUX))
    )
    (_use (_entity . data_memory)
      (_generic
        ((N)((i 32)))
        ((M)((i 1024)))
      )
      (_port
        ((RESET)(RESET))
        ((ADDR)(ADDR))
        ((WRITE_DATA)(WRITE_DATA))
        ((MemRead)(MemRead))
        ((MemWrite)(MemWrite))
        ((READ_DATA)(READ_DATA))
      )
    )
  )
  (_instantiation MEM_WB_REGS 0 99 (_component MEM_WB_REGISTERS )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((WB)(WB_IN))
      ((READ_DATA)(READ_DATA_AUX))
      ((ADDRESS)(ADDRESS_IN))
      ((WRITE_REG)(WRITE_REG_IN))
      ((WB_OUT)(WB_OUT))
      ((READ_DATA_OUT)(READ_DATA))
      ((ADDRESS_OUT)(ADDRESS_OUT))
      ((WRITE_REG_OUT)(WRITE_REG_OUT))
    )
    (_use (_entity . mem_wb_registers)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_port (_internal WB_IN ~extdesign0.records_pkg.WB_CTRL_REG 0 37 (_entity (_in ))))
    (_port (_internal MEM ~extdesign0.records_pkg.MEM_CTRL_REG 0 38 (_entity (_in ))))
    (_port (_internal FLAG_ZERO ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal NEW_PC_ADDR ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 40 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~122 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal ADDRESS_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~122 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~124 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal WRITE_DATA ~std_logic_vector{{INST_SIZE-1}~downto~0}~124 0 42 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~12 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal WRITE_REG_IN ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~12 0 43 (_entity (_in ))))
    (_port (_internal WB_OUT ~extdesign0.records_pkg.WB_CTRL_REG 0 45 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~126 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal READ_DATA ~std_logic_vector{{INST_SIZE-1}~downto~0}~126 0 46 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~128 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal ADDRESS_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~128 0 47 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1210 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal WRITE_REG_OUT ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1210 0 48 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1212 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal NEW_PC_ADDR_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1212 0 50 (_entity (_out ))))
    (_port (_internal PCSrc ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1318 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1326 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal READ_DATA_AUX ~std_logic_vector{{INST_SIZE-1}~downto~0}~1326 0 71 (_architecture (_uni ))))
    (_process
      (OUT_MEM(_architecture 0 0 75 (_process (_simple)(_target(13)(14))(_sensitivity(3(0))(1)(4)(5))(_read(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extdesign0.records_pkg.WB_CTRL_REG (. records_pkg WB_CTRL_REG)))
    (_type (_external ~extdesign0.records_pkg.MEM_CTRL_REG (. records_pkg MEM_CTRL_REG)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external design0.segm_mips_const_pkg.INST_SIZE(. segm_mips_const_pkg INST_SIZE)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_variable (_external design0.segm_mips_const_pkg.ADDR_SIZE(. segm_mips_const_pkg ADDR_SIZE)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extdesign0.segm_mips_const_pkg.~std_logic_vector{31~downto~0}~152 (. segm_mips_const_pkg ~std_logic_vector{31~downto~0}~152)))
    (_variable (_external design0.segm_mips_const_pkg.ZERO32b(. segm_mips_const_pkg ZERO32b)))
    (_variable (_external design0.segm_mips_const_pkg.NUM_ADDR(. segm_mips_const_pkg NUM_ADDR)))
  )
  (_model . MEMORY_ACCESS_ARC 4 -1
  )
)
I 000061 55 3463          1765984230522 MEM_WB_REGISTERS_ARC
(_unit VHDL (mem_wb_registers 0 32 (mem_wb_registers_arc 0 29 ))
  (_version v33)
  (_time 1765984230522 2025.12.17 17:10:30)
  (_source (\./src/mem_wb_registers.vhd\))
  (_use (std(standard))(.(segm_mips_const_pkg))(.(records_pkg))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765154454086)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_port (_internal WB ~extdesign0.records_pkg.WB_CTRL_REG 0 37 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal READ_DATA ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 38 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~122 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal ADDRESS ~std_logic_vector{{INST_SIZE-1}~downto~0}~122 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~12 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal WRITE_REG ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~12 0 40 (_entity (_in ))))
    (_port (_internal WB_OUT ~extdesign0.records_pkg.WB_CTRL_REG 0 42 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~124 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal READ_DATA_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~124 0 43 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~126 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal ADDRESS_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~126 0 44 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~128 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal WRITE_REG_OUT ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~128 0 45 (_entity (_out ))))
    (_process
      (SYNC_MEM_WB(_architecture 0 0 31 (_process (_simple)(_target(9)(7)(8)(6))(_sensitivity(0)(3)(1)(2)(4)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extdesign0.records_pkg.WB_CTRL_REG (. records_pkg WB_CTRL_REG)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external design0.segm_mips_const_pkg.INST_SIZE(. segm_mips_const_pkg INST_SIZE)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_variable (_external design0.segm_mips_const_pkg.ADDR_SIZE(. segm_mips_const_pkg ADDR_SIZE)))
    (_type (_external ~extdesign0.segm_mips_const_pkg.~std_logic_vector{31~downto~0}~152 (. segm_mips_const_pkg ~std_logic_vector{31~downto~0}~152)))
    (_variable (_external design0.segm_mips_const_pkg.ZERO32b(. segm_mips_const_pkg ZERO32b)))
  )
  (_static
    (2 2 )
    (2 2 2 2 2 )
  )
  (_model . MEM_WB_REGISTERS_ARC 1 -1
  )
)
I 000063 55 8365          1765984230733 INSTRUCTION_MEMORY_ARC
(_unit VHDL (instruction_memory 0 33 (instruction_memory_arc 0 22 ))
  (_version v33)
  (_time 1765984230733 2025.12.17 17:10:30)
  (_source (\./src/instruction_memory.vhd\))
  (_use (std(standard))(.(segm_mips_const_pkg))(std(textio))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765154454253)
    (_use )
  )
  (_object
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal READ_ADDR ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal INST ~std_logic_vector{{INST_SIZE-1}~downto~0}~122 0 37 (_entity (_out ))))
    (_process
      (line__26(_architecture 0 0 26 (_process (_simple)(_target(2))(_sensitivity(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external design0.segm_mips_const_pkg.INST_SIZE(. segm_mips_const_pkg INST_SIZE)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 3 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 3 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 3 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 3 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 3 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 3 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 3 3 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 3 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 3 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 3 2 3 2 2 )
    (2 2 2 2 2 2 2 3 2 3 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 3 3 2 2 2 2 2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 3 3 2 2 2 3 3 2 2 3 2 2 2 2 2 2 2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 3 2 2 2 3 2 3 3 2 2 3 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 3 2 3 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 3 2 2 2 3 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 3 3 2 2 2 2 3 2 3 2 3 3 2 2 2 2 2 2 2 3 2 2 3 2 3 )
    (2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 3 3 2 2 2 3 3 2 2 3 2 2 2 2 2 2 2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 3 3 2 2 2 2 2 3 2 2 3 3 2 2 2 2 2 2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 3 2 3 2 2 3 2 3 2 2 3 2 3 2 2 2 2 2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 3 3 2 2 2 3 3 3 2 3 2 2 2 2 2 2 2 2 3 2 3 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 3 2 2 2 3 2 2 2 2 2 2 2 3 3 3 3 3 3 3 3 3 3 3 2 3 2 3 3 3 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
  )
  (_model . INSTRUCTION_MEMORY_ARC 1 -1
  )
)
I 000065 55 8592          1765984230932 INSTRUCTION_FETCHING_ARC
(_unit VHDL (instruction_fetching 0 31 (instruction_fetching_arc 0 24 ))
  (_version v33)
  (_time 1765984230931 2025.12.17 17:10:30)
  (_source (\./src/instruction_fetching.vhd\))
  (_use (std(standard))(.(segm_mips_const_pkg))(.(records_pkg))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765154454408)
    (_use )
  )
  (_component
    (ADDER
      (_object
        (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 29 (_entity -1 ((i 32)))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal X ~std_logic_vector{{N-1}~downto~0}~13 0 31 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~136 0 32 (_entity (_in ))))
        (_port (_internal CIN ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal COUT ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~138 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal R ~std_logic_vector{{N-1}~downto~0}~138 0 35 (_entity (_out ))))
      )
    )
    (REG
      (_object
        (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 40 (_entity -1 ((i 32)))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1310 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal DATA_IN ~std_logic_vector{{N-1}~downto~0}~1310 0 44 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1312 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal DATA_OUT ~std_logic_vector{{N-1}~downto~0}~1312 0 45 (_entity (_out ))))
      )
    )
    (INSTRUCTION_MEMORY
      (_object
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal READ_ADDR ~std_logic_vector{{INST_SIZE-1}~downto~0}~1320 0 63 (_entity (_in ))))
        (_port (_internal INST ~std_logic_vector{{INST_SIZE-1}~downto~0}~1322 0 64 (_entity (_out ))))
      )
    )
    (IF_ID_REGISTERS
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal NEW_PC_ADDR_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~13 0 53 (_entity (_in ))))
        (_port (_internal INST_REG_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~1314 0 54 (_entity (_in ))))
        (_port (_internal NEW_PC_ADDR_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1316 0 55 (_entity (_out ))))
        (_port (_internal INST_REG_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1318 0 56 (_entity (_out ))))
      )
    )
  )
  (_instantiation myADDER 0 78 (_component ADDER )
    (_generic
      ((N)((i 32)))
    )
    (_port
      ((X)(PC_ADDR_AUX1))
      ((Y)(_string \"00000000000000000000000000000100"\))
      ((CIN)((i 2)))
      ((COUT)(PC_ADDR_AUX2(32)))
      ((R)(PC_ADDR_AUX2(d_31_0)))
    )
    (_use (_entity . adder)
      (_generic
        ((N)((i 32)))
      )
      (_port
        ((X)(X))
        ((Y)(Y))
        ((CIN)(CIN))
        ((COUT)(COUT))
        ((R)(R))
      )
    )
  )
  (_instantiation PC 0 98 (_component REG )
    (_generic
      ((N)((i 32)))
    )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((DATA_IN)(PC_ADDR_AUX3))
      ((DATA_OUT)(PC_ADDR_AUX1))
    )
    (_use (_entity . reg)
      (_generic
        ((N)((i 32)))
      )
      (_port
        ((CLK)(CLK))
        ((RESET)(RESET))
        ((DATA_IN)(DATA_IN))
        ((DATA_OUT)(DATA_OUT))
      )
    )
  )
  (_instantiation INST_MEM 0 107 (_component INSTRUCTION_MEMORY )
    (_port
      ((RESET)(RESET))
      ((READ_ADDR)(PC_ADDR_AUX1))
      ((INST)(INST_AUX))
    )
    (_use (_entity . instruction_memory)
    )
  )
  (_instantiation IF_ID_REG 0 114 (_component IF_ID_REGISTERS )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((NEW_PC_ADDR_IN)(PC_ADDR_AUX2(d_31_0)))
      ((INST_REG_IN)(INST_AUX))
      ((NEW_PC_ADDR_OUT)(NEW_PC_ADDR_OUT))
      ((INST_REG_OUT)(INSTRUCTION))
    )
    (_use (_entity . if_id_registers)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
    (_port (_internal PCSrc ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal NEW_PC_ADDR_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 37 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~122 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal NEW_PC_ADDR_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~122 0 39 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~124 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal INSTRUCTION ~std_logic_vector{{INST_SIZE-1}~downto~0}~124 0 40 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1314 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1316 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1318 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1324 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal PC_ADDR_AUX1 ~std_logic_vector{{INST_SIZE-1}~downto~0}~1324 0 69 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{INST_SIZE~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 32)(i 0))))))
    (_signal (_internal PC_ADDR_AUX2 ~std_logic_vector{INST_SIZE~downto~0}~13 0 70 (_architecture (_uni ))))
    (_signal (_internal PC_ADDR_AUX3 ~std_logic_vector{{INST_SIZE-1}~downto~0}~1324 0 71 (_architecture (_uni ))))
    (_signal (_internal INST_AUX ~std_logic_vector{{INST_SIZE-1}~downto~0}~1324 0 72 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{INST_SIZE{{INST_SIZE-1}~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{INST_SIZE{{INST_SIZE-1}~downto~0}~1325 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{INST_SIZE{{INST_SIZE-1}~downto~0}~1326 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_process
      (MUX_PC(_architecture 0 0 88 (_process (_simple)(_target(8))(_sensitivity(7)(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external design0.segm_mips_const_pkg.INST_SIZE(. segm_mips_const_pkg INST_SIZE)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . INSTRUCTION_FETCHING_ARC 6 -1
  )
)
I 000065 55 15312         1765984231176 INSTRUCTION_DECODING_ARC
(_unit VHDL (instruction_decoding 0 32 (instruction_decoding_arc 0 39 ))
  (_version v33)
  (_time 1765984231175 2025.12.17 17:10:31)
  (_source (\./src/instruction_decoding.vhd\))
  (_use (std(standard))(.(segm_mips_const_pkg))(.(records_pkg))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765154454579)
    (_use )
  )
  (_component
    (REGISTERS
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal RW ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal RS_ADDR ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~13 0 48 (_entity (_in ))))
        (_port (_internal RT_ADDR ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1318 0 49 (_entity (_in ))))
        (_port (_internal RD_ADDR ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1320 0 50 (_entity (_in ))))
        (_port (_internal WRITE_DATA ~std_logic_vector{{INST_SIZE-1}~downto~0}~13 0 51 (_entity (_in ))))
        (_port (_internal RS ~std_logic_vector{{INST_SIZE-1}~downto~0}~1322 0 52 (_entity (_out ))))
        (_port (_internal RT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1324 0 53 (_entity (_out ))))
      )
    )
    (CONTROL_UNIT
      (_object
        (_port (_internal OP ~std_logic_vector{5~downto~0}~13 0 60 (_entity (_in ))))
        (_port (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
        (_port (_internal MemtoReg ~extieee.std_logic_1164.std_logic 0 62 (_entity (_out ))))
        (_port (_internal Brach ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal MemRead ~extieee.std_logic_1164.std_logic 0 64 (_entity (_out ))))
        (_port (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
        (_port (_internal RegDst ~extieee.std_logic_1164.std_logic 0 66 (_entity (_out ))))
        (_port (_internal ALUSrc ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
        (_port (_internal ALUOp0 ~extieee.std_logic_1164.std_logic 0 68 (_entity (_out ))))
        (_port (_internal ALUOp1 ~extieee.std_logic_1164.std_logic 0 69 (_entity (_out ))))
        (_port (_internal ALUOp2 ~extieee.std_logic_1164.std_logic 0 70 (_entity (_out ))))
      )
    )
    (ID_EX_REGISTERS
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 79 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 80 (_entity (_in ))))
        (_port (_internal NEW_PC_ADDR_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~1326 0 82 (_entity (_in ))))
        (_port (_internal OFFSET_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~1328 0 84 (_entity (_in ))))
        (_port (_internal RT_ADDR_IN ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1330 0 85 (_entity (_in ))))
        (_port (_internal RD_ADDR_IN ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1332 0 86 (_entity (_in ))))
        (_port (_internal RS_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~1334 0 88 (_entity (_in ))))
        (_port (_internal RT_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~1336 0 89 (_entity (_in ))))
        (_port (_internal WB_IN ~extdesign0.records_pkg.WB_CTRL_REG 0 91 (_entity (_in ))))
        (_port (_internal M_IN ~extdesign0.records_pkg.MEM_CTRL_REG 0 92 (_entity (_in ))))
        (_port (_internal EX_IN ~extdesign0.records_pkg.EX_CTRL_REG 0 93 (_entity (_in ))))
        (_port (_internal NEW_PC_ADDR_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1338 0 96 (_entity (_out ))))
        (_port (_internal OFFSET_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1340 0 98 (_entity (_out ))))
        (_port (_internal RT_ADDR_OUT ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1342 0 99 (_entity (_out ))))
        (_port (_internal RD_ADDR_OUT ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1344 0 100 (_entity (_out ))))
        (_port (_internal RS_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1346 0 102 (_entity (_out ))))
        (_port (_internal RT_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1348 0 103 (_entity (_out ))))
        (_port (_internal WB_OUT ~extdesign0.records_pkg.WB_CTRL_REG 0 105 (_entity (_out ))))
        (_port (_internal M_OUT ~extdesign0.records_pkg.MEM_CTRL_REG 0 106 (_entity (_out ))))
        (_port (_internal EX_OUT ~extdesign0.records_pkg.EX_CTRL_REG 0 107 (_entity (_out ))))
      )
    )
  )
  (_instantiation REGS 0 124 (_component REGISTERS )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((RW)(RegWrite))
      ((RS_ADDR)(INSTRUCTION(d_25_21)))
      ((RT_ADDR)(INSTRUCTION(d_20_16)))
      ((RD_ADDR)(WRITE_REG))
      ((WRITE_DATA)(WRITE_DATA))
      ((RS)(RS_AUX))
      ((RT)(RT_AUX))
    )
    (_use (_entity . registers)
    )
  )
  (_instantiation CTRL 0 137 (_component CONTROL_UNIT )
    (_port
      ((OP)(INSTRUCTION(d_31_26)))
      ((RegWrite)(WB_AUX(0)))
      ((MemtoReg)(WB_AUX(1)))
      ((Brach)(MEM_AUX(0)))
      ((MemRead)(MEM_AUX(1)))
      ((MemWrite)(MEM_AUX(2)))
      ((RegDst)(EX_AUX(0)))
      ((ALUSrc)(EX_AUX(2)))
      ((ALUOp0)(EX_AUX(1_0)))
      ((ALUOp1)(EX_AUX(1_1)))
      ((ALUOp2)(EX_AUX(1_2)))
    )
    (_use (_entity . control_unit)
    )
  )
  (_instantiation ID_EX_REGS 0 161 (_component ID_EX_REGISTERS )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((NEW_PC_ADDR_IN)(NEW_PC_ADDR_IN))
      ((OFFSET_IN)(OFFSET_AUX))
      ((RT_ADDR_IN)(INSTRUCTION(d_20_16)))
      ((RD_ADDR_IN)(INSTRUCTION(d_15_11)))
      ((RS_IN)(RS_AUX))
      ((RT_IN)(RT_AUX))
      ((WB_IN)(WB_AUX))
      ((M_IN)(MEM_AUX))
      ((EX_IN)(EX_AUX))
      ((NEW_PC_ADDR_OUT)(NEW_PC_ADDR_OUT))
      ((OFFSET_OUT)(OFFSET))
      ((RT_ADDR_OUT)(RT_ADDR))
      ((RD_ADDR_OUT)(RD_ADDR))
      ((RS_OUT)(RS))
      ((RT_OUT)(RT))
      ((WB_OUT)(WB_CR))
      ((M_OUT)(MEM_CR))
      ((EX_OUT)(EX_CR))
    )
    (_use (_entity . id_ex_registers)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal INSTRUCTION ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 37 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal NEW_PC_ADDR_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~122 0 38 (_entity (_in ))))
    (_port (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~124 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal WRITE_DATA ~std_logic_vector{{INST_SIZE-1}~downto~0}~124 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~12 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal WRITE_REG ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~12 0 42 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~126 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal NEW_PC_ADDR_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~126 0 44 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~128 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal OFFSET ~std_logic_vector{{INST_SIZE-1}~downto~0}~128 0 46 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1210 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RT_ADDR ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1210 0 47 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1212 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RD_ADDR ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1212 0 48 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1214 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal RS ~std_logic_vector{{INST_SIZE-1}~downto~0}~1214 0 50 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1216 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal RT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1216 0 51 (_entity (_out ))))
    (_port (_internal WB_CR ~extdesign0.records_pkg.WB_CTRL_REG 0 53 (_entity (_out ))))
    (_port (_internal MEM_CR ~extdesign0.records_pkg.MEM_CTRL_REG 0 54 (_entity (_out ))))
    (_port (_internal EX_CR ~extdesign0.records_pkg.EX_CTRL_REG 0 55 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1318 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1320 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1322 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1324 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1326 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1328 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1330 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1332 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1334 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1336 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1338 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1340 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1342 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1344 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1346 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1348 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1350 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal OFFSET_AUX ~std_logic_vector{{INST_SIZE-1}~downto~0}~1350 0 112 (_architecture (_uni ))))
    (_signal (_internal RS_AUX ~std_logic_vector{{INST_SIZE-1}~downto~0}~1350 0 113 (_architecture (_uni ))))
    (_signal (_internal RT_AUX ~std_logic_vector{{INST_SIZE-1}~downto~0}~1350 0 114 (_architecture (_uni ))))
    (_signal (_internal WB_AUX ~extdesign0.records_pkg.WB_CTRL_REG 0 115 (_architecture (_uni ))))
    (_signal (_internal MEM_AUX ~extdesign0.records_pkg.MEM_CTRL_REG 0 116 (_architecture (_uni ))))
    (_signal (_internal EX_AUX ~extdesign0.records_pkg.EX_CTRL_REG 0 117 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}{25~downto~21}~13 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 21))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}{20~downto~16}~13 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}{{INST_SIZE-1}~downto~26}~13 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}{15~downto~0}~13 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}{15~downto~0}~1351 0 158 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}{20~downto~16}~1352 0 168 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}{15~downto~11}~13 0 169 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 11))))))
    (_process
      (line__156(_architecture 0 0 156 (_assignment (_simple)(_target(16))(_sensitivity(2(15))(2(d_15_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external design0.segm_mips_const_pkg.INST_SIZE(. segm_mips_const_pkg INST_SIZE)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_variable (_external design0.segm_mips_const_pkg.ADDR_SIZE(. segm_mips_const_pkg ADDR_SIZE)))
    (_type (_external ~extdesign0.records_pkg.WB_CTRL_REG (. records_pkg WB_CTRL_REG)))
    (_type (_external ~extdesign0.records_pkg.MEM_CTRL_REG (. records_pkg MEM_CTRL_REG)))
    (_type (_external ~extdesign0.records_pkg.EX_CTRL_REG (. records_pkg EX_CTRL_REG)))
    (_type (_external ~extdesign0.records_pkg.ALU_OP_INPUT (. records_pkg ALU_OP_INPUT)))
    (_type (_external ~extdesign0.segm_mips_const_pkg.~std_logic_vector{15~downto~0}~15 (. segm_mips_const_pkg ~std_logic_vector{15~downto~0}~15)))
    (_variable (_external design0.segm_mips_const_pkg.ZERO16b(. segm_mips_const_pkg ZERO16b)))
    (_type (_external ~extdesign0.segm_mips_const_pkg.~std_logic_vector{15~downto~0}~156 (. segm_mips_const_pkg ~std_logic_vector{15~downto~0}~156)))
    (_variable (_external design0.segm_mips_const_pkg.ONE16b(. segm_mips_const_pkg ONE16b)))
  )
  (_model . INSTRUCTION_DECODING_ARC 1 -1
  )
)
I 000060 55 2450          1765984231427 IF_ID_REGISTERS_ARC
(_unit VHDL (if_id_registers 0 31 (if_id_registers_arc 0 42 ))
  (_version v33)
  (_time 1765984231426 2025.12.17 17:10:31)
  (_source (\./src/if_id_registers.vhd\))
  (_use (std(standard))(.(segm_mips_const_pkg))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765154454770)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal NEW_PC_ADDR_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~122 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal INST_REG_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~122 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~124 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal NEW_PC_ADDR_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~124 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~126 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal INST_REG_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~126 0 38 (_entity (_out ))))
    (_process
      (SYNC_IF_ID(_architecture 0 0 44 (_process (_simple)(_target(5)(4))(_sensitivity(2)(0)(1)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external design0.segm_mips_const_pkg.INST_SIZE(. segm_mips_const_pkg INST_SIZE)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . IF_ID_REGISTERS_ARC 1 -1
  )
)
I 000060 55 5708          1765984231622 ID_EX_REGISTERS_ARC
(_unit VHDL (id_ex_registers 0 32 (id_ex_registers_arc 0 69 ))
  (_version v33)
  (_time 1765984231622 2025.12.17 17:10:31)
  (_source (\./src/id_ex_registers.vhd\))
  (_use (std(standard))(.(segm_mips_const_pkg))(.(records_pkg))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765154454973)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal NEW_PC_ADDR_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 38 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal OFFSET_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~122 0 40 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~12 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RT_ADDR_IN ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~12 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~124 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RD_ADDR_IN ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~124 0 42 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~126 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal RS_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~126 0 44 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~128 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal RT_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~128 0 45 (_entity (_in ))))
    (_port (_internal WB_IN ~extdesign0.records_pkg.WB_CTRL_REG 0 47 (_entity (_in ))))
    (_port (_internal M_IN ~extdesign0.records_pkg.MEM_CTRL_REG 0 48 (_entity (_in ))))
    (_port (_internal EX_IN ~extdesign0.records_pkg.EX_CTRL_REG 0 49 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1210 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal NEW_PC_ADDR_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1210 0 54 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1212 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal OFFSET_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1212 0 56 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1214 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RT_ADDR_OUT ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1214 0 57 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1216 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RD_ADDR_OUT ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1216 0 58 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1218 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal RS_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1218 0 60 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1220 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal RT_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1220 0 61 (_entity (_out ))))
    (_port (_internal WB_OUT ~extdesign0.records_pkg.WB_CTRL_REG 0 63 (_entity (_out ))))
    (_port (_internal M_OUT ~extdesign0.records_pkg.MEM_CTRL_REG 0 64 (_entity (_out ))))
    (_port (_internal EX_OUT ~extdesign0.records_pkg.EX_CTRL_REG 0 65 (_entity (_out ))))
    (_process
      (SYNC_ID_EX(_architecture 0 0 71 (_process (_simple)(_target(13)(14)(15)(11)(12)(18)(17)(19)(16))(_sensitivity(0)(1)(2)(5)(3)(4)(7)(8)(10)(6)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external design0.segm_mips_const_pkg.INST_SIZE(. segm_mips_const_pkg INST_SIZE)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_variable (_external design0.segm_mips_const_pkg.ADDR_SIZE(. segm_mips_const_pkg ADDR_SIZE)))
    (_type (_external ~extdesign0.records_pkg.WB_CTRL_REG (. records_pkg WB_CTRL_REG)))
    (_type (_external ~extdesign0.records_pkg.MEM_CTRL_REG (. records_pkg MEM_CTRL_REG)))
    (_type (_external ~extdesign0.records_pkg.EX_CTRL_REG (. records_pkg EX_CTRL_REG)))
    (_type (_external ~extdesign0.records_pkg.ALU_OP_INPUT (. records_pkg ALU_OP_INPUT)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 )
    (2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ID_EX_REGISTERS_ARC 1 -1
  )
)
I 000055 55 1822          1765984231855 FULL_ADDER_ARC
(_unit VHDL (full_adder 0 8 (full_adder_arc 0 18 ))
  (_version v33)
  (_time 1765984231855 2025.12.17 17:10:31)
  (_source (\./src/full_adder.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765154455141)
    (_use )
  )
  (_object
    (_port (_internal X ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal CIN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal COUT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_signal (_internal G ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal P ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal K ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_process
      (line__24(_architecture 0 0 24 (_assignment (_simple)(_target(5))(_sensitivity(1)(0)))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_target(6))(_sensitivity(1)(0)))))
      (line__26(_architecture 2 0 26 (_assignment (_simple)(_target(7))(_sensitivity(1)(0)))))
      (line__27(_architecture 3 0 27 (_assignment (_simple)(_target(3))(_sensitivity(5)(6)(2)))))
      (line__28(_architecture 4 0 28 (_assignment (_simple)(_target(4))(_sensitivity(6)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . FULL_ADDER_ARC 5 -1
  )
)
I 000054 55 13888         1765984232049 EXECUTION_ARC
(_unit VHDL (execution 0 31 (execution_arc 0 57 ))
  (_version v33)
  (_time 1765984232048 2025.12.17 17:10:32)
  (_source (\./src/execution.vhd\))
  (_use (std(standard))(.(segm_mips_const_pkg))(.(records_pkg))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765154455310)
    (_use )
  )
  (_component
    (ALU_CONTROL
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal FUNCT ~std_logic_vector{5~downto~0}~13 0 64 (_entity (_in ))))
        (_port (_internal ALU_OP_IN ~extdesign0.records_pkg.ALU_OP_INPUT 0 65 (_entity (_in ))))
        (_port (_internal ALU_IN ~extdesign0.records_pkg.ALU_INPUT 0 67 (_entity (_out ))))
      )
    )
    (ADDER
      (_object
        (_generic (_internal N ~extSTD.STANDARD.INTEGER 0 83 (_entity -1 ((i 32)))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1322 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal X ~std_logic_vector{{N-1}~downto~0}~1322 0 85 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1324 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~1324 0 86 (_entity (_in ))))
        (_port (_internal CIN ~extieee.std_logic_1164.std_logic 0 87 (_entity (_in ))))
        (_port (_internal COUT ~extieee.std_logic_1164.std_logic 0 88 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1326 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal R ~std_logic_vector{{N-1}~downto~0}~1326 0 89 (_entity (_out ))))
      )
    )
    (ALU
      (_object
        (_generic (_internal N ~extSTD.STANDARD.INTEGER 0 72 (_entity -1 ((i 32)))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal X ~std_logic_vector{{N-1}~downto~0}~13 0 74 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1318 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~1318 0 75 (_entity (_in ))))
        (_port (_internal ALU_IN ~extdesign0.records_pkg.ALU_INPUT 0 76 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1320 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal R ~std_logic_vector{{N-1}~downto~0}~1320 0 77 (_entity (_out ))))
        (_port (_internal FLAGS ~extdesign0.records_pkg.ALU_FLAGS 0 78 (_entity (_out ))))
      )
    )
    (EX_MEM_REGISTERS
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 96 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 97 (_entity (_in ))))
        (_port (_internal WB_CR_IN ~extdesign0.records_pkg.WB_CTRL_REG 0 98 (_entity (_in ))))
        (_port (_internal MEM_CR_IN ~extdesign0.records_pkg.MEM_CTRL_REG 0 99 (_entity (_in ))))
        (_port (_internal NEW_PC_ADDR_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~13 0 100 (_entity (_in ))))
        (_port (_internal ALU_FLAGS_IN ~extdesign0.records_pkg.ALU_FLAGS 0 101 (_entity (_in ))))
        (_port (_internal ALU_RES_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~1328 0 102 (_entity (_in ))))
        (_port (_internal RT_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~1330 0 103 (_entity (_in ))))
        (_port (_internal RT_RD_ADDR_IN ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~13 0 104 (_entity (_in ))))
        (_port (_internal WB_CR_OUT ~extdesign0.records_pkg.WB_CTRL_REG 0 107 (_entity (_out ))))
        (_port (_internal MEM_CR_OUT ~extdesign0.records_pkg.MEM_CTRL_REG 0 108 (_entity (_out ))))
        (_port (_internal NEW_PC_ADDR_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1332 0 109 (_entity (_out ))))
        (_port (_internal ALU_FLAGS_OUT ~extdesign0.records_pkg.ALU_FLAGS 0 110 (_entity (_out ))))
        (_port (_internal ALU_RES_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1334 0 111 (_entity (_out ))))
        (_port (_internal RT_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1336 0 112 (_entity (_out ))))
        (_port (_internal RT_RD_ADDR_OUT ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1338 0 113 (_entity (_out ))))
      )
    )
  )
  (_instantiation ALU_CTRL 0 132 (_component ALU_CONTROL )
    (_port
      ((CLK)(CLK))
      ((FUNCT)(OFFSET(d_5_0)))
      ((ALU_OP_IN)(EX_CR(1)))
      ((ALU_IN)(ALU_IN_AUX))
    )
    (_use (_entity . alu_control)
    )
  )
  (_instantiation ADDER_MIPS 0 140 (_component ADDER )
    (_generic
      ((N)((i 32)))
    )
    (_port
      ((X)(NEW_PC_ADDR_IN))
      ((Y)(OFFSET_SHIFT2))
      ((CIN)((i 2)))
      ((COUT)(CARRY_AUX))
      ((R)(PC_ADDR_AUX))
    )
    (_use (_entity . adder)
      (_generic
        ((N)((i 32)))
      )
      (_port
        ((X)(X))
        ((Y)(Y))
        ((CIN)(CIN))
        ((COUT)(COUT))
        ((R)(R))
      )
    )
  )
  (_instantiation ALU_MIPS 0 170 (_component ALU )
    (_generic
      ((N)((i 32)))
    )
    (_port
      ((X)(RS))
      ((Y)(ALU_REG_IN))
      ((ALU_IN)(ALU_IN_AUX))
      ((R)(ALU_RES_AUX))
      ((FLAGS)(ALU_FLAGS_AUX))
    )
    (_use (_entity . alu)
      (_generic
        ((N)((i 32)))
      )
      (_port
        ((X)(X))
        ((Y)(Y))
        ((ALU_IN)(ALU_IN))
        ((R)(R))
        ((FLAGS)(FLAGS))
      )
    )
  )
  (_instantiation EX_MEM_REGS 0 180 (_component EX_MEM_REGISTERS )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((WB_CR_IN)(WB_CR))
      ((MEM_CR_IN)(MEM_CR))
      ((NEW_PC_ADDR_IN)(PC_ADDR_AUX))
      ((ALU_FLAGS_IN)(ALU_FLAGS_AUX))
      ((ALU_RES_IN)(ALU_RES_AUX))
      ((RT_IN)(RT))
      ((RT_RD_ADDR_IN)(RT_RD_ADDR_AUX))
      ((WB_CR_OUT)(WB_CR_OUT))
      ((MEM_CR_OUT)(MEM_CR_OUT))
      ((NEW_PC_ADDR_OUT)(NEW_PC_ADDR_OUT))
      ((ALU_FLAGS_OUT)(ALU_FLAGS_OUT))
      ((ALU_RES_OUT)(ALU_RES_OUT))
      ((RT_OUT)(RT_OUT))
      ((RT_RD_ADDR_OUT)(RT_RD_ADDR_OUT))
    )
    (_use (_entity . ex_mem_registers)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
    (_port (_internal WB_CR ~extdesign0.records_pkg.WB_CTRL_REG 0 36 (_entity (_in ))))
    (_port (_internal MEM_CR ~extdesign0.records_pkg.MEM_CTRL_REG 0 37 (_entity (_in ))))
    (_port (_internal EX_CR ~extdesign0.records_pkg.EX_CTRL_REG 0 38 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal NEW_PC_ADDR_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal RS ~std_logic_vector{{INST_SIZE-1}~downto~0}~122 0 40 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~124 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal RT ~std_logic_vector{{INST_SIZE-1}~downto~0}~124 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~126 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal OFFSET ~std_logic_vector{{INST_SIZE-1}~downto~0}~126 0 42 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~12 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RT_ADDR ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~12 0 43 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~128 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RD_ADDR ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~128 0 44 (_entity (_in ))))
    (_port (_internal WB_CR_OUT ~extdesign0.records_pkg.WB_CTRL_REG 0 47 (_entity (_out ))))
    (_port (_internal MEM_CR_OUT ~extdesign0.records_pkg.MEM_CTRL_REG 0 48 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1210 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal NEW_PC_ADDR_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1210 0 49 (_entity (_out ))))
    (_port (_internal ALU_FLAGS_OUT ~extdesign0.records_pkg.ALU_FLAGS 0 50 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1212 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal ALU_RES_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1212 0 51 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1214 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal RT_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1214 0 52 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1216 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RT_RD_ADDR_OUT ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1216 0 53 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~13 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1328 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1330 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~13 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1332 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1334 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1336 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1338 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal CARRY_AUX ~extieee.std_logic_1164.std_logic 0 119 (_architecture (_uni ))))
    (_signal (_internal ALU_IN_AUX ~extdesign0.records_pkg.ALU_INPUT 0 120 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1340 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal PC_ADDR_AUX ~std_logic_vector{{INST_SIZE-1}~downto~0}~1340 0 121 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1342 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal RT_RD_ADDR_AUX ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1342 0 122 (_architecture (_uni ))))
    (_signal (_internal OFFSET_SHIFT2 ~std_logic_vector{{INST_SIZE-1}~downto~0}~1340 0 123 (_architecture (_uni ))))
    (_signal (_internal ALU_REG_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~1340 0 124 (_architecture (_uni ))))
    (_signal (_internal ALU_RES_AUX ~std_logic_vector{{INST_SIZE-1}~downto~0}~1340 0 125 (_architecture (_uni ))))
    (_signal (_internal ALU_FLAGS_AUX ~extdesign0.records_pkg.ALU_FLAGS 0 126 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}{29~downto~0}~13 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 29)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}{5~downto~0}~13 0 135 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_process
      (line__129(_architecture 0 0 129 (_assignment (_simple)(_target(22))(_sensitivity(8(d_29_0))))))
      (MUX_RT_RD(_architecture 1 0 150 (_process (_simple)(_target(21))(_sensitivity(9)(10)(4(0)))(_read(4)))))
      (MUX_ALU(_architecture 2 0 160 (_process (_simple)(_target(23))(_sensitivity(7)(8)(4(2))(23))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extdesign0.records_pkg.WB_CTRL_REG (. records_pkg WB_CTRL_REG)))
    (_type (_external ~extdesign0.records_pkg.MEM_CTRL_REG (. records_pkg MEM_CTRL_REG)))
    (_type (_external ~extdesign0.records_pkg.EX_CTRL_REG (. records_pkg EX_CTRL_REG)))
    (_type (_external ~extdesign0.records_pkg.ALU_OP_INPUT (. records_pkg ALU_OP_INPUT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external design0.segm_mips_const_pkg.INST_SIZE(. segm_mips_const_pkg INST_SIZE)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_variable (_external design0.segm_mips_const_pkg.ADDR_SIZE(. segm_mips_const_pkg ADDR_SIZE)))
    (_type (_external ~extdesign0.records_pkg.ALU_FLAGS (. records_pkg ALU_FLAGS)))
    (_type (_external ~extdesign0.records_pkg.ALU_INPUT (. records_pkg ALU_INPUT)))
  )
  (_static
    (2 2 )
  )
  (_model . EXECUTION_ARC 9 -1
  )
)
I 000061 55 4587          1765984232299 EX_MEM_REGISTERS_ARC
(_unit VHDL (ex_mem_registers 0 31 (ex_mem_registers_arc 0 56 ))
  (_version v33)
  (_time 1765984232299 2025.12.17 17:10:32)
  (_source (\./src/ex_mem_registers.vhd\))
  (_use (std(standard))(.(segm_mips_const_pkg))(.(records_pkg))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765154455484)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
    (_port (_internal WB_CR_IN ~extdesign0.records_pkg.WB_CTRL_REG 0 36 (_entity (_in ))))
    (_port (_internal MEM_CR_IN ~extdesign0.records_pkg.MEM_CTRL_REG 0 37 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal NEW_PC_ADDR_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 38 (_entity (_in ))))
    (_port (_internal ALU_FLAGS_IN ~extdesign0.records_pkg.ALU_FLAGS 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal ALU_RES_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~122 0 40 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~124 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal RT_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~124 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~12 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RT_RD_ADDR_IN ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~12 0 42 (_entity (_in ))))
    (_port (_internal WB_CR_OUT ~extdesign0.records_pkg.WB_CTRL_REG 0 45 (_entity (_out ))))
    (_port (_internal MEM_CR_OUT ~extdesign0.records_pkg.MEM_CTRL_REG 0 46 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~126 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal NEW_PC_ADDR_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~126 0 47 (_entity (_out ))))
    (_port (_internal ALU_FLAGS_OUT ~extdesign0.records_pkg.ALU_FLAGS 0 48 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~128 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal ALU_RES_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~128 0 49 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1210 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal RT_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1210 0 50 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1212 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RT_RD_ADDR_OUT ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1212 0 51 (_entity (_out ))))
    (_process
      (SYNC_EX_MEM(_architecture 0 0 59 (_process (_simple)(_target(15)(11)(12)(13)(14)(9)(10))(_sensitivity(3)(2)(1)(5)(4)(0)(6)(7)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extdesign0.records_pkg.WB_CTRL_REG (. records_pkg WB_CTRL_REG)))
    (_type (_external ~extdesign0.records_pkg.MEM_CTRL_REG (. records_pkg MEM_CTRL_REG)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external design0.segm_mips_const_pkg.INST_SIZE(. segm_mips_const_pkg INST_SIZE)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extdesign0.records_pkg.ALU_FLAGS (. records_pkg ALU_FLAGS)))
    (_variable (_external design0.segm_mips_const_pkg.ADDR_SIZE(. segm_mips_const_pkg ADDR_SIZE)))
    (_type (_external ~extdesign0.segm_mips_const_pkg.~std_logic_vector{31~downto~0}~152 (. segm_mips_const_pkg ~std_logic_vector{31~downto~0}~152)))
    (_variable (_external design0.segm_mips_const_pkg.ZERO32b(. segm_mips_const_pkg ZERO32b)))
  )
  (_static
    (2 2 )
    (2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . EX_MEM_REGISTERS_ARC 1 -1
  )
)
I 000056 55 2815          1765984232553 DATA_MEMORY_ARC
(_unit VHDL (data_memory 0 34 (data_memory_arc 0 47 ))
  (_version v33)
  (_time 1765984232552 2025.12.17 17:10:32)
  (_source (\./src/data_memory.vhd\))
  (_use (std(standard))(.(segm_mips_const_pkg))(std(textio))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765154455639)
    (_use )
  )
  (_object
    (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 35 (_entity )))
    (_generic (_internal M ~extSTD.STANDARD.NATURAL 0 35 (_entity )))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal ADDR ~std_logic_vector{{N-1}~downto~0}~12 0 38 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~122 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal WRITE_DATA ~std_logic_vector{{N-1}~downto~0}~122 0 39 (_entity (_in ))))
    (_port (_internal MemRead ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
    (_port (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~124 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal READ_DATA ~std_logic_vector{{N-1}~downto~0}~124 0 42 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal MEM_T 0 49 (_array ~std_logic_vector{{N-1}~downto~0}~13 ((_downto (c 5 )(i 0))))))
    (_signal (_internal MEM MEM_T 0 50 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{N-1}{9~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{{N-1}{9~downto~0}~135 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (MEM_PROC(_architecture 0 0 54 (_process (_simple)(_target(6)(5))(_sensitivity(6)(0)(3)(4)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_split (6)
  )
  (_model . DATA_MEMORY_ARC 6 -1
  )
)
I 000057 55 4128          1765984232803 CONTROL_UNIT_ARC
(_unit VHDL (control_unit 0 31 (control_unit_arc 0 51 ))
  (_version v33)
  (_time 1765984232803 2025.12.17 17:10:32)
  (_source (\./src/control_unit.vhd\))
  (_use (std(standard))(.(segm_mips_const_pkg))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765154455787)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal OP ~std_logic_vector{5~downto~0}~12 0 34 (_entity (_in ))))
    (_port (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal MemtoReg ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_port (_internal Brach ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
    (_port (_internal MemRead ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_port (_internal RegDst ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
    (_port (_internal ALUSrc ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
    (_port (_internal ALUOp0 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_port (_internal ALUOp1 ~extieee.std_logic_1164.std_logic 0 44 (_entity (_out ))))
    (_port (_internal ALUOp2 ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
    (_signal (_internal R_TYPE ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
    (_signal (_internal LW ~extieee.std_logic_1164.std_logic 0 55 (_architecture (_uni ))))
    (_signal (_internal SW ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal BEQ ~extieee.std_logic_1164.std_logic 0 57 (_architecture (_uni ))))
    (_signal (_internal LUI ~extieee.std_logic_1164.std_logic 0 58 (_architecture (_uni ))))
    (_process
      (line__62(_architecture 0 0 62 (_assignment (_simple)(_target(11))(_sensitivity(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))))))
      (line__65(_architecture 1 0 65 (_assignment (_simple)(_target(12))(_sensitivity(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))))))
      (line__68(_architecture 2 0 68 (_assignment (_simple)(_target(13))(_sensitivity(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))))))
      (line__71(_architecture 3 0 71 (_assignment (_simple)(_target(14))(_sensitivity(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))))))
      (line__74(_architecture 4 0 74 (_assignment (_simple)(_target(15))(_sensitivity(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))))))
      (line__77(_architecture 5 0 77 (_assignment (_simple)(_target(1))(_sensitivity(11)(12)(15)))))
      (line__78(_architecture 6 0 78 (_assignment (_simple)(_alias((MemtoReg)(LW)))(_target(2))(_sensitivity(12)))))
      (line__79(_architecture 7 0 79 (_assignment (_simple)(_alias((Brach)(BEQ)))(_target(3))(_sensitivity(14)))))
      (line__80(_architecture 8 0 80 (_assignment (_simple)(_target(4))(_sensitivity(12)(15)))))
      (line__81(_architecture 9 0 81 (_assignment (_simple)(_alias((MemWrite)(SW)))(_target(5))(_sensitivity(13)))))
      (line__82(_architecture 10 0 82 (_assignment (_simple)(_alias((RegDst)(R_TYPE)))(_target(6))(_sensitivity(11)))))
      (line__83(_architecture 11 0 83 (_assignment (_simple)(_target(7))(_sensitivity(12)(13)(15)))))
      (line__84(_architecture 12 0 84 (_assignment (_simple)(_alias((ALUOp0)(BEQ)))(_target(8))(_sensitivity(14)))))
      (line__85(_architecture 13 0 85 (_assignment (_simple)(_alias((ALUOp1)(R_TYPE)))(_target(9))(_sensitivity(11)))))
      (line__86(_architecture 14 0 86 (_assignment (_simple)(_alias((ALUOp2)(LUI)))(_target(10))(_sensitivity(15)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . CONTROL_UNIT_ARC 15 -1
  )
)
I 000056 55 1887          1765984233067 ALU_CONTROL_ARC
(_unit VHDL (alu_control 0 30 (alu_control_arc 0 41 ))
  (_version v33)
  (_time 1765984233066 2025.12.17 17:10:33)
  (_source (\./src/alu_control.vhd\))
  (_use (std(standard))(.(records_pkg))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765154455961)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal FUNCT ~std_logic_vector{5~downto~0}~12 0 34 (_entity (_in ))))
    (_port (_internal ALU_OP_IN ~extdesign0.records_pkg.ALU_OP_INPUT 0 35 (_entity (_in ))))
    (_port (_internal ALU_IN ~extdesign0.records_pkg.ALU_INPUT 0 37 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_assignment (_simple)(_target(3(0)))(_sensitivity(1(3))(1(0))(2(1))))))
      (line__45(_architecture 1 0 45 (_assignment (_simple)(_target(3(1)))(_sensitivity(1(2))(2(1))))))
      (line__46(_architecture 2 0 46 (_assignment (_simple)(_target(3(2)))(_sensitivity(1(1))(2(1))(2(0))))))
      (line__47(_architecture 3 0 47 (_assignment (_simple)(_alias((ALU_IN(3))(ALU_OP_IN(2))))(_target(3(3)))(_sensitivity(2(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extdesign0.records_pkg.ALU_OP_INPUT (. records_pkg ALU_OP_INPUT)))
    (_type (_external ~extdesign0.records_pkg.ALU_INPUT (. records_pkg ALU_INPUT)))
  )
  (_model . ALU_CONTROL_ARC 4 -1
  )
)
I 000053 55 3520          1765984233306 ALU_1BIT_ARC
(_unit VHDL (alu_1bit 0 26 (alu_1bit_arc 0 41 ))
  (_version v33)
  (_time 1765984233305 2025.12.17 17:10:33)
  (_source (\./src/alu_1bit.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765154456148)
    (_use )
  )
  (_component
    (FULL_ADDER
      (_object
        (_port (_internal X ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal CIN ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal COUT ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
      )
    )
  )
  (_instantiation FULLADDER_ALU 0 74 (_component FULL_ADDER )
    (_port
      ((X)(X))
      ((Y)(NEW_Y))
      ((CIN)(CIN))
      ((COUT)(COUT))
      ((R)(R2))
    )
    (_use (_entity . full_adder)
    )
  )
  (_object
    (_port (_internal X ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal LESS ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal BINVERT ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal CIN ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal OP1 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal OP0 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal RES ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_port (_internal COUT ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal SET ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_signal (_internal NEW_Y ~extieee.std_logic_1164.std_logic 0 55 (_architecture (_uni ))))
    (_signal (_internal R0 ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal R1 ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal R2 ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal R3 ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal RES_AUX ~extieee.std_logic_1164.std_logic 0 57 (_architecture (_uni ))))
    (_process
      (MUX_BINV(_architecture 0 0 61 (_process (_simple)(_target(10))(_sensitivity(1)(3)))))
      (line__71(_architecture 1 0 71 (_assignment (_simple)(_target(11))(_sensitivity(10)(0)))))
      (line__72(_architecture 2 0 72 (_assignment (_simple)(_target(12))(_sensitivity(10)(0)))))
      (line__83(_architecture 3 0 83 (_assignment (_simple)(_alias((R3)(LESS)))(_target(14))(_sensitivity(2)))))
      (MUX_RES_ALU(_architecture 4 0 85 (_process (_simple)(_target(15))(_sensitivity(11)(12)(13)(14)(5)(6)))))
      (line__99(_architecture 5 0 99 (_assignment (_simple)(_alias((RES)(RES_AUX)))(_target(7))(_sensitivity(15)))))
      (line__100(_architecture 6 0 100 (_assignment (_simple)(_alias((SET)(R2)))(_target(9))(_sensitivity(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ALU_1BIT_ARC 7 -1
  )
)
I 000048 55 6533          1765984233535 ALU_ARC
(_unit VHDL (alu 0 30 (alu_arc 0 41 ))
  (_version v33)
  (_time 1765984233534 2025.12.17 17:10:33)
  (_source (\./src/alu.vhd\))
  (_use (std(standard))(.(segm_mips_const_pkg))(.(records_pkg))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765154456365)
    (_use )
  )
  (_component
    (ALU_1BIT
      (_object
        (_port (_internal X ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal LESS ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal BINVERT ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal CIN ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal OP1 ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
        (_port (_internal OP0 ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal RES ~extieee.std_logic_1164.std_logic 0 53 (_entity (_out ))))
        (_port (_internal COUT ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
        (_port (_internal SET ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ))))
      )
    )
  )
  (_instantiation BEGIN_ALU1B 0 67 (_component ALU_1BIT )
    (_port
      ((X)(X(0)))
      ((Y)(Y(0)))
      ((LESS)(LESS_AUX))
      ((BINVERT)(ALU_IN(2)))
      ((CIN)(ALU_IN(2)))
      ((OP1)(ALU_IN(1)))
      ((OP0)(ALU_IN(0)))
      ((RES)(R_AUX(0)))
      ((COUT)(COUT_AUX(0)))
    )
    (_use (_entity . alu_1bit)
    )
  )
  (_generate GEN_ALU 0 80 (_for ~INTEGER~range~1~to~{N-2}~13 )
    (_instantiation NEXT_ALU1B 0 82 (_component ALU_1BIT )
      (_port
        ((X)(X(_index 5)))
        ((Y)(Y(_index 6)))
        ((LESS)((i 2)))
        ((BINVERT)(ALU_IN(2)))
        ((CIN)(COUT_AUX(_index 7)))
        ((OP1)(ALU_IN(1)))
        ((OP0)(ALU_IN(0)))
        ((RES)(R_AUX(_index 8)))
        ((COUT)(COUT_AUX(_index 9)))
      )
      (_use (_entity . alu_1bit)
        (_port
          ((X)(X))
          ((Y)(Y))
          ((LESS)(LESS))
          ((BINVERT)(BINVERT))
          ((CIN)(CIN))
          ((OP1)(OP1))
          ((OP0)(OP0))
          ((RES)(RES))
          ((COUT)(COUT))
          ((SET)(SET))
        )
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~1~to~{N-2}~13 0 81 (_architecture )))
      (_subprogram
      )
    )
  )
  (_instantiation LAST_ALU1B 0 96 (_component ALU_1BIT )
    (_port
      ((X)(X(_index 10)))
      ((Y)(Y(_index 11)))
      ((LESS)((i 2)))
      ((BINVERT)(ALU_IN(2)))
      ((CIN)(COUT_AUX(_index 12)))
      ((OP1)(ALU_IN(1)))
      ((OP0)(ALU_IN(0)))
      ((RES)(R_AUX(_index 13)))
      ((COUT)(COUT_AUX(_index 14)))
      ((SET)(LESS_AUX))
    )
    (_use (_entity . alu_1bit)
      (_port
        ((X)(X))
        ((Y)(Y))
        ((LESS)(LESS))
        ((BINVERT)(BINVERT))
        ((CIN)(CIN))
        ((OP1)(OP1))
        ((OP0)(OP0))
        ((RES)(RES))
        ((COUT)(COUT))
        ((SET)(SET))
      )
    )
  )
  (_object
    (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 31 (_entity )))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 15 )(i 0))))))
    (_port (_internal X ~std_logic_vector{{N-1}~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 16 )(i 0))))))
    (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~122 0 34 (_entity (_in ))))
    (_port (_internal ALU_IN ~extdesign0.records_pkg.ALU_INPUT 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 17 )(i 0))))))
    (_port (_internal R ~std_logic_vector{{N-1}~downto~0}~124 0 36 (_entity (_out ))))
    (_port (_internal FLAGS ~extdesign0.records_pkg.ALU_FLAGS 0 37 (_entity (_out ))))
    (_signal (_internal LESS_AUX ~extieee.std_logic_1164.std_logic 0 61 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 18 )(i 0))))))
    (_signal (_internal COUT_AUX ~std_logic_vector{{N-1}~downto~0}~13 0 62 (_architecture (_uni ))))
    (_signal (_internal R_AUX ~std_logic_vector{{N-1}~downto~0}~13 0 63 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~1~to~{N-2}~13 0 81 (_scalar (_to (i 1)(c 19)))))
    (_type (_internal ~std_logic_vector{{N-1}{{{N/2}-1}~downto~0}~13 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 20 )(i 0))))))
    (_process
      (line__110(_architecture 0 0 110 (_assignment (_simple)(_target(4(0)))(_sensitivity(6(_index 21))))))
      (line__111(_architecture 1 0 111 (_assignment (_simple)(_target(4(1)))(_sensitivity(6(_index 22))(6(_index 23))))))
      (line__112(_architecture 2 0 112 (_assignment (_simple)(_target(4(3)))(_sensitivity(7(_index 24))))))
      (line__113(_architecture 3 0 113 (_assignment (_simple)(_target(4(2)))(_sensitivity(7)))))
      (ALU_RES(_architecture 4 0 115 (_process (_simple)(_target(3))(_sensitivity(7)(1)(2(3)))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extdesign0.records_pkg.ALU_INPUT (. records_pkg ALU_INPUT)))
    (_type (_external ~extdesign0.records_pkg.ALU_FLAGS (. records_pkg ALU_FLAGS)))
    (_type (_external ~extdesign0.segm_mips_const_pkg.~std_logic_vector{31~downto~0}~152 (. segm_mips_const_pkg ~std_logic_vector{31~downto~0}~152)))
    (_variable (_external design0.segm_mips_const_pkg.ZERO32b(. segm_mips_const_pkg ZERO32b)))
    (_type (_external ~extdesign0.segm_mips_const_pkg.~std_logic_vector{15~downto~0}~15 (. segm_mips_const_pkg ~std_logic_vector{15~downto~0}~15)))
    (_variable (_external design0.segm_mips_const_pkg.ZERO16b(. segm_mips_const_pkg ZERO16b)))
  )
  (_model . ALU_ARC 25 -1
  )
)
I 000050 55 3431          1765984233769 ADDER_ARC
(_unit VHDL (adder 0 27 (adder_arc 0 38 ))
  (_version v33)
  (_time 1765984233768 2025.12.17 17:10:33)
  (_source (\./src/adder.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765154456587)
    (_use )
  )
  (_component
    (FULL_ADDER
      (_object
        (_port (_internal X ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal CIN ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal COUT ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation BEGIN_FA 0 58 (_component FULL_ADDER )
    (_port
      ((X)(X(0)))
      ((Y)(Y(0)))
      ((CIN)(CIN))
      ((COUT)(CAUX(0)))
      ((R)(R(0)))
    )
    (_use (_entity . full_adder)
    )
  )
  (_generate GEN_ADDER 0 66 (_for ~INTEGER~range~1~to~{N-1}~13 )
    (_instantiation NEXT_FA 0 68 (_component FULL_ADDER )
      (_port
        ((X)(X(_index 1)))
        ((Y)(Y(_index 2)))
        ((CIN)(CAUX(_index 3)))
        ((COUT)(CAUX(_index 4)))
        ((R)(R(_index 5)))
      )
      (_use (_entity . full_adder)
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~1~to~{N-1}~13 0 67 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 28 (_entity )))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal X ~std_logic_vector{{N-1}~downto~0}~12 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~122 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~122 0 31 (_entity (_in ))))
    (_port (_internal CIN ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal COUT ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~124 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_port (_internal R ~std_logic_vector{{N-1}~downto~0}~124 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_signal (_internal CAUX ~std_logic_vector{{N-1}~downto~0}~13 0 54 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~1~to~{N-1}~13 0 67 (_scalar (_to (i 1)(c 10)))))
    (_process
      (line__77(_architecture 0 0 77 (_assignment (_simple)(_target(3))(_sensitivity(5(_index 11))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . ADDER_ARC 12 -1
  )
)
I 000055 55 3049          1765985439882 WRITE_BACK_ARC
(_unit VHDL (write_back 0 31 (write_back_arc 0 26 ))
  (_version v33)
  (_time 1765985439881 2025.12.17 17:30:39)
  (_source (\./src/write_back.vhd\))
  (_use (std(standard))(.(segm_mips_const_pkg))(.(records_pkg))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765154457067)
    (_use )
  )
  (_object
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal WB ~extdesign0.records_pkg.WB_CTRL_REG 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal READ_DATA ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal ADDRESS ~std_logic_vector{{INST_SIZE-1}~downto~0}~122 0 37 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal WRITE_REG ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~12 0 38 (_entity (_in ))))
    (_port (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~124 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal WRITE_REG_OUT ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~124 0 41 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~126 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal WRITE_DATA ~std_logic_vector{{INST_SIZE-1}~downto~0}~126 0 42 (_entity (_out ))))
    (_process
      (MUX_WB(_architecture 0 0 29 (_process (_simple)(_target(6)(7)(5))(_sensitivity(0)(1(1))(1(0))(4)(2)(3))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extdesign0.records_pkg.WB_CTRL_REG (. records_pkg WB_CTRL_REG)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external design0.segm_mips_const_pkg.INST_SIZE(. segm_mips_const_pkg INST_SIZE)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_variable (_external design0.segm_mips_const_pkg.ADDR_SIZE(. segm_mips_const_pkg ADDR_SIZE)))
    (_type (_external ~extdesign0.segm_mips_const_pkg.~std_logic_vector{31~downto~0}~152 (. segm_mips_const_pkg ~std_logic_vector{31~downto~0}~152)))
    (_variable (_external design0.segm_mips_const_pkg.ZERO32b(. segm_mips_const_pkg ZERO32b)))
  )
  (_static
    (2 2 2 2 2 )
  )
  (_model . WRITE_BACK_ARC 1 -1
  )
)
I 000062 55 1439          1765985440308 SEGMENTED_MIPS_TB_ARC
(_unit VHDL (segmented_mips_tb 0 27 (segmented_mips_tb_arc 0 10 ))
  (_version v33)
  (_time 1765985440307 2025.12.17 17:30:40)
  (_source (\./src/segmented_mips_tb.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765154453008)
    (_use )
  )
  (_component
    (SEGMENTED_MIPS
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
      )
    )
  )
  (_instantiation MIPS_TB 0 25 (_component SEGMENTED_MIPS )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
    )
    (_use (_entity . segmented_mips)
    )
  )
  (_object
    (_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_process
      (CLK_PROC(_architecture 0 0 31 (_process (_wait_for)(_target(0)))))
      (RESET_PROC(_architecture 1 0 43 (_process (_wait_for)(_target(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . SEGMENTED_MIPS_TB_ARC 2 -1
  )
)
I 000059 55 19591         1765985440500 SEGMENTED_MIPS_ARC
(_unit VHDL (segmented_mips 0 33 (segmented_mips_arc 0 20 ))
  (_version v33)
  (_time 1765985440499 2025.12.17 17:30:40)
  (_source (\./src/segmented_mips.vhd\))
  (_use (std(standard))(.(segm_mips_const_pkg))(.(records_pkg))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765154456955)
    (_use )
  )
  (_component
    (INSTRUCTION_FETCHING
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal PCSrc ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal NEW_PC_ADDR_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~13 0 29 (_entity (_in ))))
        (_port (_internal NEW_PC_ADDR_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~132 0 31 (_entity (_out ))))
        (_port (_internal INSTRUCTION ~std_logic_vector{{INST_SIZE-1}~downto~0}~134 0 32 (_entity (_out ))))
      )
    )
    (INSTRUCTION_DECODING
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal INSTRUCTION ~std_logic_vector{{INST_SIZE-1}~downto~0}~136 0 41 (_entity (_in ))))
        (_port (_internal NEW_PC_ADDR_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~138 0 42 (_entity (_in ))))
        (_port (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal WRITE_DATA ~std_logic_vector{{INST_SIZE-1}~downto~0}~1310 0 45 (_entity (_in ))))
        (_port (_internal WRITE_REG ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal NEW_PC_ADDR_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1312 0 48 (_entity (_out ))))
        (_port (_internal OFFSET ~std_logic_vector{{INST_SIZE-1}~downto~0}~1314 0 50 (_entity (_out ))))
        (_port (_internal RT_ADDR ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1316 0 51 (_entity (_out ))))
        (_port (_internal RD_ADDR ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1318 0 52 (_entity (_out ))))
        (_port (_internal RS ~std_logic_vector{{INST_SIZE-1}~downto~0}~1320 0 54 (_entity (_out ))))
        (_port (_internal RT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1322 0 55 (_entity (_out ))))
        (_port (_internal WB_CR ~extdesign0.records_pkg.WB_CTRL_REG 0 57 (_entity (_out ))))
        (_port (_internal MEM_CR ~extdesign0.records_pkg.MEM_CTRL_REG 0 58 (_entity (_out ))))
        (_port (_internal EX_CR ~extdesign0.records_pkg.EX_CTRL_REG 0 59 (_entity (_out ))))
      )
    )
    (EXECUTION
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal WB_CR ~extdesign0.records_pkg.WB_CTRL_REG 0 68 (_entity (_in ))))
        (_port (_internal MEM_CR ~extdesign0.records_pkg.MEM_CTRL_REG 0 69 (_entity (_in ))))
        (_port (_internal EX_CR ~extdesign0.records_pkg.EX_CTRL_REG 0 70 (_entity (_in ))))
        (_port (_internal NEW_PC_ADDR_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~1324 0 71 (_entity (_in ))))
        (_port (_internal RS ~std_logic_vector{{INST_SIZE-1}~downto~0}~1326 0 72 (_entity (_in ))))
        (_port (_internal RT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1328 0 73 (_entity (_in ))))
        (_port (_internal OFFSET ~std_logic_vector{{INST_SIZE-1}~downto~0}~1330 0 74 (_entity (_in ))))
        (_port (_internal RT_ADDR ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1332 0 75 (_entity (_in ))))
        (_port (_internal RD_ADDR ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1334 0 76 (_entity (_in ))))
        (_port (_internal WB_CR_OUT ~extdesign0.records_pkg.WB_CTRL_REG 0 79 (_entity (_out ))))
        (_port (_internal MEM_CR_OUT ~extdesign0.records_pkg.MEM_CTRL_REG 0 80 (_entity (_out ))))
        (_port (_internal NEW_PC_ADDR_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1336 0 81 (_entity (_out ))))
        (_port (_internal ALU_FLAGS_OUT ~extdesign0.records_pkg.ALU_FLAGS 0 82 (_entity (_out ))))
        (_port (_internal ALU_RES_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1338 0 83 (_entity (_out ))))
        (_port (_internal RT_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1340 0 84 (_entity (_out ))))
        (_port (_internal RT_RD_ADDR_OUT ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1342 0 85 (_entity (_out ))))
      )
    )
    (MEMORY_ACCESS
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 93 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 94 (_entity (_in ))))
        (_port (_internal WB_IN ~extdesign0.records_pkg.WB_CTRL_REG 0 95 (_entity (_in ))))
        (_port (_internal MEM ~extdesign0.records_pkg.MEM_CTRL_REG 0 96 (_entity (_in ))))
        (_port (_internal FLAG_ZERO ~extieee.std_logic_1164.std_logic 0 97 (_entity (_in ))))
        (_port (_internal NEW_PC_ADDR ~std_logic_vector{{INST_SIZE-1}~downto~0}~1344 0 98 (_entity (_in ))))
        (_port (_internal ADDRESS_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~1346 0 99 (_entity (_in ))))
        (_port (_internal WRITE_DATA ~std_logic_vector{{INST_SIZE-1}~downto~0}~1348 0 100 (_entity (_in ))))
        (_port (_internal WRITE_REG_IN ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1350 0 101 (_entity (_in ))))
        (_port (_internal WB_OUT ~extdesign0.records_pkg.WB_CTRL_REG 0 103 (_entity (_out ))))
        (_port (_internal READ_DATA ~std_logic_vector{{INST_SIZE-1}~downto~0}~1352 0 104 (_entity (_out ))))
        (_port (_internal ADDRESS_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1354 0 105 (_entity (_out ))))
        (_port (_internal WRITE_REG_OUT ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1356 0 106 (_entity (_out ))))
        (_port (_internal NEW_PC_ADDR_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1358 0 108 (_entity (_out ))))
        (_port (_internal PCSrc ~extieee.std_logic_1164.std_logic 0 109 (_entity (_out ))))
      )
    )
    (WRITE_BACK
      (_object
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 116 (_entity (_in ))))
        (_port (_internal WB ~extdesign0.records_pkg.WB_CTRL_REG 0 117 (_entity (_in ))))
        (_port (_internal READ_DATA ~std_logic_vector{{INST_SIZE-1}~downto~0}~1360 0 118 (_entity (_in ))))
        (_port (_internal ADDRESS ~std_logic_vector{{INST_SIZE-1}~downto~0}~1362 0 119 (_entity (_in ))))
        (_port (_internal WRITE_REG ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1364 0 120 (_entity (_in ))))
        (_port (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 122 (_entity (_out ))))
        (_port (_internal WRITE_REG_OUT ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1366 0 123 (_entity (_out ))))
        (_port (_internal WRITE_DATA ~std_logic_vector{{INST_SIZE-1}~downto~0}~1368 0 124 (_entity (_out ))))
      )
    )
  )
  (_instantiation INST_FETCH 0 170 (_component INSTRUCTION_FETCHING )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((PCSrc)(PCSrc_AUX))
      ((NEW_PC_ADDR_IN)(NEW_PC_ADDR_AUX4))
      ((NEW_PC_ADDR_OUT)(NEW_PC_ADDR_AUX1))
      ((INSTRUCTION)(INSTRUCTION_AUX))
    )
    (_use (_entity . instruction_fetching)
    )
  )
  (_instantiation INST_DECOD 0 182 (_component INSTRUCTION_DECODING )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((INSTRUCTION)(INSTRUCTION_AUX))
      ((NEW_PC_ADDR_IN)(NEW_PC_ADDR_AUX1))
      ((RegWrite)(RegWrite_AUX))
      ((WRITE_DATA)(WRITE_DATA_AUX))
      ((WRITE_REG)(WRITE_REG_AUX2))
      ((NEW_PC_ADDR_OUT)(NEW_PC_ADDR_AUX2))
      ((OFFSET)(OFFSET_AUX))
      ((RT_ADDR)(RT_ADDR_AUX))
      ((RD_ADDR)(RD_ADDR_AUX))
      ((RS)(RS_AUX))
      ((RT)(RT_AUX1))
      ((WB_CR)(WB_CR_AUX1))
      ((MEM_CR)(MEM_CR_AUX1))
      ((EX_CR)(EX_CR_AUX))
    )
    (_use (_entity . instruction_decoding)
    )
  )
  (_instantiation EXE 0 204 (_component EXECUTION )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((WB_CR)(WB_CR_AUX1))
      ((MEM_CR)(MEM_CR_AUX1))
      ((EX_CR)(EX_CR_AUX))
      ((NEW_PC_ADDR_IN)(NEW_PC_ADDR_AUX2))
      ((RS)(RS_AUX))
      ((RT)(RT_AUX1))
      ((OFFSET)(OFFSET_AUX))
      ((RT_ADDR)(RT_ADDR_AUX))
      ((RD_ADDR)(RD_ADDR_AUX))
      ((WB_CR_OUT)(WB_CR_AUX2))
      ((MEM_CR_OUT)(MEM_CR_AUX2))
      ((NEW_PC_ADDR_OUT)(NEW_PC_ADDR_AUX3))
      ((ALU_FLAGS_OUT)(ALU_FLAGS_AUX))
      ((ALU_RES_OUT)(ALU_RES_AUX))
      ((RT_OUT)(RT_AUX2))
      ((RT_RD_ADDR_OUT)(RT_RD_ADDR_AUX))
    )
    (_use (_entity . execution)
    )
  )
  (_instantiation MEM_ACC 0 228 (_component MEMORY_ACCESS )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((WB_IN)(WB_CR_AUX2))
      ((MEM)(MEM_CR_AUX2))
      ((FLAG_ZERO)(ALU_FLAGS_AUX(2)))
      ((NEW_PC_ADDR)(NEW_PC_ADDR_AUX3))
      ((ADDRESS_IN)(ALU_RES_AUX))
      ((WRITE_DATA)(RT_AUX2))
      ((WRITE_REG_IN)(RT_RD_ADDR_AUX))
      ((WB_OUT)(WB_CR_AUX3))
      ((READ_DATA)(READ_DATA_AUX))
      ((ADDRESS_OUT)(ADDRESS_AUX))
      ((WRITE_REG_OUT)(WRITE_REG_AUX1))
      ((NEW_PC_ADDR_OUT)(NEW_PC_ADDR_AUX4))
      ((PCSrc)(PCSrc_AUX))
    )
    (_use (_entity . memory_access)
    )
  )
  (_instantiation WR_BK 0 250 (_component WRITE_BACK )
    (_port
      ((RESET)(RESET))
      ((WB)(WB_CR_AUX3))
      ((READ_DATA)(READ_DATA_AUX))
      ((ADDRESS)(ADDRESS_AUX))
      ((WRITE_REG)(WRITE_REG_AUX1))
      ((RegWrite)(RegWrite_AUX))
      ((WRITE_REG_OUT)(WRITE_REG_AUX2))
      ((WRITE_DATA)(WRITE_DATA_AUX))
    )
    (_use (_entity . write_back)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~132 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~134 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1310 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1312 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1314 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1316 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1318 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1320 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1322 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1324 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1326 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1328 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1330 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1332 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1334 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1338 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1340 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1342 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1344 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1346 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1348 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1350 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1352 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1354 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1356 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1358 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1360 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1362 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1364 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1366 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1368 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal PCSrc_AUX ~extieee.std_logic_1164.std_logic 0 133 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1370 0 134 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal NEW_PC_ADDR_AUX4 ~std_logic_vector{{INST_SIZE-1}~downto~0}~1370 0 134 (_architecture (_uni ))))
    (_signal (_internal NEW_PC_ADDR_AUX1 ~std_logic_vector{{INST_SIZE-1}~downto~0}~1370 0 136 (_architecture (_uni ))))
    (_signal (_internal INSTRUCTION_AUX ~std_logic_vector{{INST_SIZE-1}~downto~0}~1370 0 137 (_architecture (_uni ))))
    (_signal (_internal RegWrite_AUX ~extieee.std_logic_1164.std_logic 0 139 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1372 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal WRITE_REG_AUX2 ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1372 0 140 (_architecture (_uni ))))
    (_signal (_internal WRITE_DATA_AUX ~std_logic_vector{{INST_SIZE-1}~downto~0}~1370 0 141 (_architecture (_uni ))))
    (_signal (_internal NEW_PC_ADDR_AUX2 ~std_logic_vector{{INST_SIZE-1}~downto~0}~1370 0 143 (_architecture (_uni ))))
    (_signal (_internal OFFSET_AUX ~std_logic_vector{{INST_SIZE-1}~downto~0}~1370 0 144 (_architecture (_uni ))))
    (_signal (_internal RT_ADDR_AUX ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1372 0 145 (_architecture (_uni ))))
    (_signal (_internal RD_ADDR_AUX ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1372 0 146 (_architecture (_uni ))))
    (_signal (_internal RS_AUX ~std_logic_vector{{INST_SIZE-1}~downto~0}~1370 0 147 (_architecture (_uni ))))
    (_signal (_internal RT_AUX1 ~std_logic_vector{{INST_SIZE-1}~downto~0}~1370 0 148 (_architecture (_uni ))))
    (_signal (_internal WB_CR_AUX1 ~extdesign0.records_pkg.WB_CTRL_REG 0 149 (_architecture (_uni ))))
    (_signal (_internal MEM_CR_AUX1 ~extdesign0.records_pkg.MEM_CTRL_REG 0 150 (_architecture (_uni ))))
    (_signal (_internal EX_CR_AUX ~extdesign0.records_pkg.EX_CTRL_REG 0 151 (_architecture (_uni ))))
    (_signal (_internal WB_CR_AUX2 ~extdesign0.records_pkg.WB_CTRL_REG 0 153 (_architecture (_uni ))))
    (_signal (_internal MEM_CR_AUX2 ~extdesign0.records_pkg.MEM_CTRL_REG 0 154 (_architecture (_uni ))))
    (_signal (_internal NEW_PC_ADDR_AUX3 ~std_logic_vector{{INST_SIZE-1}~downto~0}~1370 0 155 (_architecture (_uni ))))
    (_signal (_internal ALU_FLAGS_AUX ~extdesign0.records_pkg.ALU_FLAGS 0 156 (_architecture (_uni ))))
    (_signal (_internal ALU_RES_AUX ~std_logic_vector{{INST_SIZE-1}~downto~0}~1370 0 157 (_architecture (_uni ))))
    (_signal (_internal RT_AUX2 ~std_logic_vector{{INST_SIZE-1}~downto~0}~1370 0 158 (_architecture (_uni ))))
    (_signal (_internal RT_RD_ADDR_AUX ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1372 0 159 (_architecture (_uni ))))
    (_signal (_internal WB_CR_AUX3 ~extdesign0.records_pkg.WB_CTRL_REG 0 161 (_architecture (_uni ))))
    (_signal (_internal READ_DATA_AUX ~std_logic_vector{{INST_SIZE-1}~downto~0}~1370 0 162 (_architecture (_uni ))))
    (_signal (_internal ADDRESS_AUX ~std_logic_vector{{INST_SIZE-1}~downto~0}~1370 0 163 (_architecture (_uni ))))
    (_signal (_internal WRITE_REG_AUX1 ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1372 0 164 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external design0.segm_mips_const_pkg.INST_SIZE(. segm_mips_const_pkg INST_SIZE)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_variable (_external design0.segm_mips_const_pkg.ADDR_SIZE(. segm_mips_const_pkg ADDR_SIZE)))
    (_type (_external ~extdesign0.records_pkg.WB_CTRL_REG (. records_pkg WB_CTRL_REG)))
    (_type (_external ~extdesign0.records_pkg.MEM_CTRL_REG (. records_pkg MEM_CTRL_REG)))
    (_type (_external ~extdesign0.records_pkg.EX_CTRL_REG (. records_pkg EX_CTRL_REG)))
    (_type (_external ~extdesign0.records_pkg.ALU_OP_INPUT (. records_pkg ALU_OP_INPUT)))
    (_type (_external ~extdesign0.records_pkg.ALU_FLAGS (. records_pkg ALU_FLAGS)))
  )
)
I 000054 55 6407          1765985440707 REGISTERS_ARC
(_unit VHDL (registers 0 31 (registers_arc 0 26 ))
  (_version v33)
  (_time 1765985440706 2025.12.17 17:30:40)
  (_source (\./src/registers.vhd\))
  (_use (std(standard))(.(segm_mips_const_pkg))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765154453528)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
    (_port (_internal RW ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RS_ADDR ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~12 0 37 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RT_ADDR ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~122 0 38 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~124 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RD_ADDR ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~124 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal WRITE_DATA ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 40 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~126 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal RS ~std_logic_vector{{INST_SIZE-1}~downto~0}~126 0 42 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~128 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal RT ~std_logic_vector{{INST_SIZE-1}~downto~0}~128 0 43 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal REGS_T 0 29 (_array ~std_logic_vector{{INST_SIZE-1}~downto~0}~13 ((_downto (i 31)(i 0))))))
    (_signal (_internal REGISTROS REGS_T 0 32 (_architecture (_uni ))))
    (_process
      (REG_ASIG(_architecture 0 0 36 (_process (_simple)(_target(9(31))(9(30))(9(29))(9(28))(9(27))(9(26))(9(25))(9(24))(9(23))(9(22))(9(21))(9(20))(9(19))(9(18))(9(17))(9(16))(9(15))(9(14))(9(13))(9(12))(9(11))(9(10))(9(9))(9(8))(9(7))(9(6))(9(5))(9(4))(9(3))(9(2))(9(1))(9(0))(9))(_sensitivity(2)(0)(1)(5)(6)))))
      (line__90(_architecture 1 0 90 (_assignment (_simple)(_target(7))(_sensitivity(9)(3)))))
      (line__92(_architecture 2 0 92 (_assignment (_simple)(_target(8))(_sensitivity(9)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external design0.segm_mips_const_pkg.ADDR_SIZE(. segm_mips_const_pkg ADDR_SIZE)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_variable (_external design0.segm_mips_const_pkg.INST_SIZE(. segm_mips_const_pkg INST_SIZE)))
    (_variable (_external design0.segm_mips_const_pkg.NUM_REG(. segm_mips_const_pkg NUM_REG)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_split (9)
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . REGISTERS_ARC 3 -1
  )
)
I 000048 55 1709          1765985440898 REG_ARC
(_unit VHDL (reg 0 28 (reg_arc 0 19 ))
  (_version v33)
  (_time 1765985440897 2025.12.17 17:30:40)
  (_source (\./src/reg.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765154453692)
    (_use )
  )
  (_object
    (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 29 (_entity )))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal DATA_IN ~std_logic_vector{{N-1}~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal DATA_OUT ~std_logic_vector{{N-1}~downto~0}~122 0 34 (_entity (_out ))))
    (_process
      (SYNC_REG(_architecture 0 0 21 (_process (_simple)(_target(3))(_sensitivity(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . REG_ARC 3 -1
  )
)
I 000058 55 8912          1765985441167 MEMORY_ACCESS_ARC
(_unit VHDL (memory_access 0 32 (memory_access_arc 0 35 ))
  (_version v33)
  (_time 1765985441166 2025.12.17 17:30:41)
  (_source (\./src/memory_access.vhd\))
  (_use (std(standard))(.(segm_mips_const_pkg))(.(records_pkg))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765154453908)
    (_use )
  )
  (_component
    (DATA_MEMORY
      (_object
        (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 40 (_entity -1 ((i 32)))))
        (_generic (_internal M ~extSTD.STANDARD.NATURAL 0 40 (_entity -1 ((i 1024)))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal ADDR ~std_logic_vector{{N-1}~downto~0}~13 0 43 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1314 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal WRITE_DATA ~std_logic_vector{{N-1}~downto~0}~1314 0 44 (_entity (_in ))))
        (_port (_internal MemRead ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1316 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal READ_DATA ~std_logic_vector{{N-1}~downto~0}~1316 0 47 (_entity (_out ))))
      )
    )
    (MEM_WB_REGISTERS
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal WB ~extdesign0.records_pkg.WB_CTRL_REG 0 57 (_entity (_in ))))
        (_port (_internal READ_DATA ~std_logic_vector{{INST_SIZE-1}~downto~0}~13 0 58 (_entity (_in ))))
        (_port (_internal ADDRESS ~std_logic_vector{{INST_SIZE-1}~downto~0}~1318 0 59 (_entity (_in ))))
        (_port (_internal WRITE_REG ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~13 0 60 (_entity (_in ))))
        (_port (_internal WB_OUT ~extdesign0.records_pkg.WB_CTRL_REG 0 62 (_entity (_out ))))
        (_port (_internal READ_DATA_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1320 0 63 (_entity (_out ))))
        (_port (_internal ADDRESS_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1322 0 64 (_entity (_out ))))
        (_port (_internal WRITE_REG_OUT ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1324 0 65 (_entity (_out ))))
      )
    )
  )
  (_instantiation DAT_MEM 0 87 (_component DATA_MEMORY )
    (_generic
      ((N)((i 32)))
      ((M)((i 1024)))
    )
    (_port
      ((RESET)(RESET))
      ((ADDR)(ADDRESS_IN))
      ((WRITE_DATA)(WRITE_DATA))
      ((MemRead)(MEM(1)))
      ((MemWrite)(MEM(2)))
      ((READ_DATA)(READ_DATA_AUX))
    )
    (_use (_entity . data_memory)
      (_generic
        ((N)((i 32)))
        ((M)((i 1024)))
      )
      (_port
        ((RESET)(RESET))
        ((ADDR)(ADDR))
        ((WRITE_DATA)(WRITE_DATA))
        ((MemRead)(MemRead))
        ((MemWrite)(MemWrite))
        ((READ_DATA)(READ_DATA))
      )
    )
  )
  (_instantiation MEM_WB_REGS 0 99 (_component MEM_WB_REGISTERS )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((WB)(WB_IN))
      ((READ_DATA)(READ_DATA_AUX))
      ((ADDRESS)(ADDRESS_IN))
      ((WRITE_REG)(WRITE_REG_IN))
      ((WB_OUT)(WB_OUT))
      ((READ_DATA_OUT)(READ_DATA))
      ((ADDRESS_OUT)(ADDRESS_OUT))
      ((WRITE_REG_OUT)(WRITE_REG_OUT))
    )
    (_use (_entity . mem_wb_registers)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_port (_internal WB_IN ~extdesign0.records_pkg.WB_CTRL_REG 0 37 (_entity (_in ))))
    (_port (_internal MEM ~extdesign0.records_pkg.MEM_CTRL_REG 0 38 (_entity (_in ))))
    (_port (_internal FLAG_ZERO ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal NEW_PC_ADDR ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 40 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~122 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal ADDRESS_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~122 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~124 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal WRITE_DATA ~std_logic_vector{{INST_SIZE-1}~downto~0}~124 0 42 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~12 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal WRITE_REG_IN ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~12 0 43 (_entity (_in ))))
    (_port (_internal WB_OUT ~extdesign0.records_pkg.WB_CTRL_REG 0 45 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~126 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal READ_DATA ~std_logic_vector{{INST_SIZE-1}~downto~0}~126 0 46 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~128 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal ADDRESS_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~128 0 47 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1210 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal WRITE_REG_OUT ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1210 0 48 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1212 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal NEW_PC_ADDR_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1212 0 50 (_entity (_out ))))
    (_port (_internal PCSrc ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1318 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1326 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal READ_DATA_AUX ~std_logic_vector{{INST_SIZE-1}~downto~0}~1326 0 71 (_architecture (_uni ))))
    (_process
      (OUT_MEM(_architecture 0 0 75 (_process (_simple)(_target(13)(14))(_sensitivity(1)(4)(3(0))(5))(_read(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extdesign0.records_pkg.WB_CTRL_REG (. records_pkg WB_CTRL_REG)))
    (_type (_external ~extdesign0.records_pkg.MEM_CTRL_REG (. records_pkg MEM_CTRL_REG)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external design0.segm_mips_const_pkg.INST_SIZE(. segm_mips_const_pkg INST_SIZE)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_variable (_external design0.segm_mips_const_pkg.ADDR_SIZE(. segm_mips_const_pkg ADDR_SIZE)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extdesign0.segm_mips_const_pkg.~std_logic_vector{31~downto~0}~152 (. segm_mips_const_pkg ~std_logic_vector{31~downto~0}~152)))
    (_variable (_external design0.segm_mips_const_pkg.ZERO32b(. segm_mips_const_pkg ZERO32b)))
    (_variable (_external design0.segm_mips_const_pkg.NUM_ADDR(. segm_mips_const_pkg NUM_ADDR)))
  )
  (_model . MEMORY_ACCESS_ARC 4 -1
  )
)
I 000061 55 3463          1765985441341 MEM_WB_REGISTERS_ARC
(_unit VHDL (mem_wb_registers 0 32 (mem_wb_registers_arc 0 29 ))
  (_version v33)
  (_time 1765985441340 2025.12.17 17:30:41)
  (_source (\./src/mem_wb_registers.vhd\))
  (_use (std(standard))(.(segm_mips_const_pkg))(.(records_pkg))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765154454086)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_port (_internal WB ~extdesign0.records_pkg.WB_CTRL_REG 0 37 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal READ_DATA ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 38 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~122 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal ADDRESS ~std_logic_vector{{INST_SIZE-1}~downto~0}~122 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~12 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal WRITE_REG ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~12 0 40 (_entity (_in ))))
    (_port (_internal WB_OUT ~extdesign0.records_pkg.WB_CTRL_REG 0 42 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~124 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal READ_DATA_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~124 0 43 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~126 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal ADDRESS_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~126 0 44 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~128 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal WRITE_REG_OUT ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~128 0 45 (_entity (_out ))))
    (_process
      (SYNC_MEM_WB(_architecture 0 0 31 (_process (_simple)(_target(6)(7)(8)(9))(_sensitivity(4)(5)(0)(3)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extdesign0.records_pkg.WB_CTRL_REG (. records_pkg WB_CTRL_REG)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external design0.segm_mips_const_pkg.INST_SIZE(. segm_mips_const_pkg INST_SIZE)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_variable (_external design0.segm_mips_const_pkg.ADDR_SIZE(. segm_mips_const_pkg ADDR_SIZE)))
    (_type (_external ~extdesign0.segm_mips_const_pkg.~std_logic_vector{31~downto~0}~152 (. segm_mips_const_pkg ~std_logic_vector{31~downto~0}~152)))
    (_variable (_external design0.segm_mips_const_pkg.ZERO32b(. segm_mips_const_pkg ZERO32b)))
  )
  (_static
    (2 2 )
    (2 2 2 2 2 )
  )
  (_model . MEM_WB_REGISTERS_ARC 1 -1
  )
)
I 000063 55 8365          1765985441532 INSTRUCTION_MEMORY_ARC
(_unit VHDL (instruction_memory 0 33 (instruction_memory_arc 0 22 ))
  (_version v33)
  (_time 1765985441531 2025.12.17 17:30:41)
  (_source (\./src/instruction_memory.vhd\))
  (_use (std(standard))(.(segm_mips_const_pkg))(std(textio))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765154454253)
    (_use )
  )
  (_object
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal READ_ADDR ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal INST ~std_logic_vector{{INST_SIZE-1}~downto~0}~122 0 37 (_entity (_out ))))
    (_process
      (line__26(_architecture 0 0 26 (_process (_simple)(_target(2))(_sensitivity(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external design0.segm_mips_const_pkg.INST_SIZE(. segm_mips_const_pkg INST_SIZE)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 3 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 3 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 3 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 3 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 3 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 3 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 3 3 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 3 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 3 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 3 2 3 2 2 )
    (2 2 2 2 2 2 2 3 2 3 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 3 3 2 2 2 2 2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 3 3 2 2 2 3 3 2 2 3 2 2 2 2 2 2 2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 3 2 2 2 3 2 3 3 2 2 3 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 3 2 3 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 3 2 2 2 3 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 3 3 2 2 2 2 3 2 3 2 3 3 2 2 2 2 2 2 2 3 2 2 3 2 3 )
    (2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 3 3 2 2 2 3 3 2 2 3 2 2 2 2 2 2 2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 3 3 2 2 2 2 2 3 2 2 3 3 2 2 2 2 2 2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 3 2 3 2 2 3 2 3 2 2 3 2 3 2 2 2 2 2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 3 3 2 2 2 3 3 3 2 3 2 2 2 2 2 2 2 2 3 2 3 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 3 2 2 2 3 2 2 2 2 2 2 2 3 3 3 3 3 3 3 3 3 3 3 2 3 2 3 3 3 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
  )
  (_model . INSTRUCTION_MEMORY_ARC 1 -1
  )
)
I 000065 55 8592          1765985441730 INSTRUCTION_FETCHING_ARC
(_unit VHDL (instruction_fetching 0 31 (instruction_fetching_arc 0 24 ))
  (_version v33)
  (_time 1765985441729 2025.12.17 17:30:41)
  (_source (\./src/instruction_fetching.vhd\))
  (_use (std(standard))(.(segm_mips_const_pkg))(.(records_pkg))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765154454408)
    (_use )
  )
  (_component
    (ADDER
      (_object
        (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 29 (_entity -1 ((i 32)))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal X ~std_logic_vector{{N-1}~downto~0}~13 0 31 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~136 0 32 (_entity (_in ))))
        (_port (_internal CIN ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal COUT ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~138 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal R ~std_logic_vector{{N-1}~downto~0}~138 0 35 (_entity (_out ))))
      )
    )
    (REG
      (_object
        (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 40 (_entity -1 ((i 32)))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1310 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal DATA_IN ~std_logic_vector{{N-1}~downto~0}~1310 0 44 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1312 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal DATA_OUT ~std_logic_vector{{N-1}~downto~0}~1312 0 45 (_entity (_out ))))
      )
    )
    (INSTRUCTION_MEMORY
      (_object
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal READ_ADDR ~std_logic_vector{{INST_SIZE-1}~downto~0}~1320 0 63 (_entity (_in ))))
        (_port (_internal INST ~std_logic_vector{{INST_SIZE-1}~downto~0}~1322 0 64 (_entity (_out ))))
      )
    )
    (IF_ID_REGISTERS
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal NEW_PC_ADDR_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~13 0 53 (_entity (_in ))))
        (_port (_internal INST_REG_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~1314 0 54 (_entity (_in ))))
        (_port (_internal NEW_PC_ADDR_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1316 0 55 (_entity (_out ))))
        (_port (_internal INST_REG_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1318 0 56 (_entity (_out ))))
      )
    )
  )
  (_instantiation myADDER 0 78 (_component ADDER )
    (_generic
      ((N)((i 32)))
    )
    (_port
      ((X)(PC_ADDR_AUX1))
      ((Y)(_string \"00000000000000000000000000000100"\))
      ((CIN)((i 2)))
      ((COUT)(PC_ADDR_AUX2(32)))
      ((R)(PC_ADDR_AUX2(d_31_0)))
    )
    (_use (_entity . adder)
      (_generic
        ((N)((i 32)))
      )
      (_port
        ((X)(X))
        ((Y)(Y))
        ((CIN)(CIN))
        ((COUT)(COUT))
        ((R)(R))
      )
    )
  )
  (_instantiation PC 0 98 (_component REG )
    (_generic
      ((N)((i 32)))
    )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((DATA_IN)(PC_ADDR_AUX3))
      ((DATA_OUT)(PC_ADDR_AUX1))
    )
    (_use (_entity . reg)
      (_generic
        ((N)((i 32)))
      )
      (_port
        ((CLK)(CLK))
        ((RESET)(RESET))
        ((DATA_IN)(DATA_IN))
        ((DATA_OUT)(DATA_OUT))
      )
    )
  )
  (_instantiation INST_MEM 0 107 (_component INSTRUCTION_MEMORY )
    (_port
      ((RESET)(RESET))
      ((READ_ADDR)(PC_ADDR_AUX1))
      ((INST)(INST_AUX))
    )
    (_use (_entity . instruction_memory)
    )
  )
  (_instantiation IF_ID_REG 0 114 (_component IF_ID_REGISTERS )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((NEW_PC_ADDR_IN)(PC_ADDR_AUX2(d_31_0)))
      ((INST_REG_IN)(INST_AUX))
      ((NEW_PC_ADDR_OUT)(NEW_PC_ADDR_OUT))
      ((INST_REG_OUT)(INSTRUCTION))
    )
    (_use (_entity . if_id_registers)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
    (_port (_internal PCSrc ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal NEW_PC_ADDR_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 37 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~122 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal NEW_PC_ADDR_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~122 0 39 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~124 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal INSTRUCTION ~std_logic_vector{{INST_SIZE-1}~downto~0}~124 0 40 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1314 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1316 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1318 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1324 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal PC_ADDR_AUX1 ~std_logic_vector{{INST_SIZE-1}~downto~0}~1324 0 69 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{INST_SIZE~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 32)(i 0))))))
    (_signal (_internal PC_ADDR_AUX2 ~std_logic_vector{INST_SIZE~downto~0}~13 0 70 (_architecture (_uni ))))
    (_signal (_internal PC_ADDR_AUX3 ~std_logic_vector{{INST_SIZE-1}~downto~0}~1324 0 71 (_architecture (_uni ))))
    (_signal (_internal INST_AUX ~std_logic_vector{{INST_SIZE-1}~downto~0}~1324 0 72 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{INST_SIZE{{INST_SIZE-1}~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{INST_SIZE{{INST_SIZE-1}~downto~0}~1325 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{INST_SIZE{{INST_SIZE-1}~downto~0}~1326 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_process
      (MUX_PC(_architecture 0 0 88 (_process (_simple)(_target(8))(_sensitivity(7)(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external design0.segm_mips_const_pkg.INST_SIZE(. segm_mips_const_pkg INST_SIZE)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . INSTRUCTION_FETCHING_ARC 6 -1
  )
)
I 000065 55 15312         1765985441924 INSTRUCTION_DECODING_ARC
(_unit VHDL (instruction_decoding 0 32 (instruction_decoding_arc 0 39 ))
  (_version v33)
  (_time 1765985441923 2025.12.17 17:30:41)
  (_source (\./src/instruction_decoding.vhd\))
  (_use (std(standard))(.(segm_mips_const_pkg))(.(records_pkg))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765154454579)
    (_use )
  )
  (_component
    (REGISTERS
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal RW ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal RS_ADDR ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~13 0 48 (_entity (_in ))))
        (_port (_internal RT_ADDR ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1318 0 49 (_entity (_in ))))
        (_port (_internal RD_ADDR ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1320 0 50 (_entity (_in ))))
        (_port (_internal WRITE_DATA ~std_logic_vector{{INST_SIZE-1}~downto~0}~13 0 51 (_entity (_in ))))
        (_port (_internal RS ~std_logic_vector{{INST_SIZE-1}~downto~0}~1322 0 52 (_entity (_out ))))
        (_port (_internal RT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1324 0 53 (_entity (_out ))))
      )
    )
    (CONTROL_UNIT
      (_object
        (_port (_internal OP ~std_logic_vector{5~downto~0}~13 0 60 (_entity (_in ))))
        (_port (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
        (_port (_internal MemtoReg ~extieee.std_logic_1164.std_logic 0 62 (_entity (_out ))))
        (_port (_internal Brach ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal MemRead ~extieee.std_logic_1164.std_logic 0 64 (_entity (_out ))))
        (_port (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
        (_port (_internal RegDst ~extieee.std_logic_1164.std_logic 0 66 (_entity (_out ))))
        (_port (_internal ALUSrc ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
        (_port (_internal ALUOp0 ~extieee.std_logic_1164.std_logic 0 68 (_entity (_out ))))
        (_port (_internal ALUOp1 ~extieee.std_logic_1164.std_logic 0 69 (_entity (_out ))))
        (_port (_internal ALUOp2 ~extieee.std_logic_1164.std_logic 0 70 (_entity (_out ))))
      )
    )
    (ID_EX_REGISTERS
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 79 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 80 (_entity (_in ))))
        (_port (_internal NEW_PC_ADDR_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~1326 0 82 (_entity (_in ))))
        (_port (_internal OFFSET_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~1328 0 84 (_entity (_in ))))
        (_port (_internal RT_ADDR_IN ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1330 0 85 (_entity (_in ))))
        (_port (_internal RD_ADDR_IN ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1332 0 86 (_entity (_in ))))
        (_port (_internal RS_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~1334 0 88 (_entity (_in ))))
        (_port (_internal RT_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~1336 0 89 (_entity (_in ))))
        (_port (_internal WB_IN ~extdesign0.records_pkg.WB_CTRL_REG 0 91 (_entity (_in ))))
        (_port (_internal M_IN ~extdesign0.records_pkg.MEM_CTRL_REG 0 92 (_entity (_in ))))
        (_port (_internal EX_IN ~extdesign0.records_pkg.EX_CTRL_REG 0 93 (_entity (_in ))))
        (_port (_internal NEW_PC_ADDR_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1338 0 96 (_entity (_out ))))
        (_port (_internal OFFSET_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1340 0 98 (_entity (_out ))))
        (_port (_internal RT_ADDR_OUT ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1342 0 99 (_entity (_out ))))
        (_port (_internal RD_ADDR_OUT ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1344 0 100 (_entity (_out ))))
        (_port (_internal RS_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1346 0 102 (_entity (_out ))))
        (_port (_internal RT_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1348 0 103 (_entity (_out ))))
        (_port (_internal WB_OUT ~extdesign0.records_pkg.WB_CTRL_REG 0 105 (_entity (_out ))))
        (_port (_internal M_OUT ~extdesign0.records_pkg.MEM_CTRL_REG 0 106 (_entity (_out ))))
        (_port (_internal EX_OUT ~extdesign0.records_pkg.EX_CTRL_REG 0 107 (_entity (_out ))))
      )
    )
  )
  (_instantiation REGS 0 124 (_component REGISTERS )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((RW)(RegWrite))
      ((RS_ADDR)(INSTRUCTION(d_25_21)))
      ((RT_ADDR)(INSTRUCTION(d_20_16)))
      ((RD_ADDR)(WRITE_REG))
      ((WRITE_DATA)(WRITE_DATA))
      ((RS)(RS_AUX))
      ((RT)(RT_AUX))
    )
    (_use (_entity . registers)
    )
  )
  (_instantiation CTRL 0 137 (_component CONTROL_UNIT )
    (_port
      ((OP)(INSTRUCTION(d_31_26)))
      ((RegWrite)(WB_AUX(0)))
      ((MemtoReg)(WB_AUX(1)))
      ((Brach)(MEM_AUX(0)))
      ((MemRead)(MEM_AUX(1)))
      ((MemWrite)(MEM_AUX(2)))
      ((RegDst)(EX_AUX(0)))
      ((ALUSrc)(EX_AUX(2)))
      ((ALUOp0)(EX_AUX(1_0)))
      ((ALUOp1)(EX_AUX(1_1)))
      ((ALUOp2)(EX_AUX(1_2)))
    )
    (_use (_entity . control_unit)
    )
  )
  (_instantiation ID_EX_REGS 0 161 (_component ID_EX_REGISTERS )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((NEW_PC_ADDR_IN)(NEW_PC_ADDR_IN))
      ((OFFSET_IN)(OFFSET_AUX))
      ((RT_ADDR_IN)(INSTRUCTION(d_20_16)))
      ((RD_ADDR_IN)(INSTRUCTION(d_15_11)))
      ((RS_IN)(RS_AUX))
      ((RT_IN)(RT_AUX))
      ((WB_IN)(WB_AUX))
      ((M_IN)(MEM_AUX))
      ((EX_IN)(EX_AUX))
      ((NEW_PC_ADDR_OUT)(NEW_PC_ADDR_OUT))
      ((OFFSET_OUT)(OFFSET))
      ((RT_ADDR_OUT)(RT_ADDR))
      ((RD_ADDR_OUT)(RD_ADDR))
      ((RS_OUT)(RS))
      ((RT_OUT)(RT))
      ((WB_OUT)(WB_CR))
      ((M_OUT)(MEM_CR))
      ((EX_OUT)(EX_CR))
    )
    (_use (_entity . id_ex_registers)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal INSTRUCTION ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 37 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal NEW_PC_ADDR_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~122 0 38 (_entity (_in ))))
    (_port (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~124 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal WRITE_DATA ~std_logic_vector{{INST_SIZE-1}~downto~0}~124 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~12 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal WRITE_REG ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~12 0 42 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~126 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal NEW_PC_ADDR_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~126 0 44 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~128 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal OFFSET ~std_logic_vector{{INST_SIZE-1}~downto~0}~128 0 46 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1210 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RT_ADDR ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1210 0 47 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1212 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RD_ADDR ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1212 0 48 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1214 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal RS ~std_logic_vector{{INST_SIZE-1}~downto~0}~1214 0 50 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1216 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal RT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1216 0 51 (_entity (_out ))))
    (_port (_internal WB_CR ~extdesign0.records_pkg.WB_CTRL_REG 0 53 (_entity (_out ))))
    (_port (_internal MEM_CR ~extdesign0.records_pkg.MEM_CTRL_REG 0 54 (_entity (_out ))))
    (_port (_internal EX_CR ~extdesign0.records_pkg.EX_CTRL_REG 0 55 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1318 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1320 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1322 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1324 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1326 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1328 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1330 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1332 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1334 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1336 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1338 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1340 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1342 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1344 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1346 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1348 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1350 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal OFFSET_AUX ~std_logic_vector{{INST_SIZE-1}~downto~0}~1350 0 112 (_architecture (_uni ))))
    (_signal (_internal RS_AUX ~std_logic_vector{{INST_SIZE-1}~downto~0}~1350 0 113 (_architecture (_uni ))))
    (_signal (_internal RT_AUX ~std_logic_vector{{INST_SIZE-1}~downto~0}~1350 0 114 (_architecture (_uni ))))
    (_signal (_internal WB_AUX ~extdesign0.records_pkg.WB_CTRL_REG 0 115 (_architecture (_uni ))))
    (_signal (_internal MEM_AUX ~extdesign0.records_pkg.MEM_CTRL_REG 0 116 (_architecture (_uni ))))
    (_signal (_internal EX_AUX ~extdesign0.records_pkg.EX_CTRL_REG 0 117 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}{25~downto~21}~13 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 21))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}{20~downto~16}~13 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}{{INST_SIZE-1}~downto~26}~13 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}{15~downto~0}~13 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}{15~downto~0}~1351 0 158 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}{20~downto~16}~1352 0 168 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}{15~downto~11}~13 0 169 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 11))))))
    (_process
      (line__156(_architecture 0 0 156 (_assignment (_simple)(_target(16))(_sensitivity(2(15))(2(d_15_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external design0.segm_mips_const_pkg.INST_SIZE(. segm_mips_const_pkg INST_SIZE)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_variable (_external design0.segm_mips_const_pkg.ADDR_SIZE(. segm_mips_const_pkg ADDR_SIZE)))
    (_type (_external ~extdesign0.records_pkg.WB_CTRL_REG (. records_pkg WB_CTRL_REG)))
    (_type (_external ~extdesign0.records_pkg.MEM_CTRL_REG (. records_pkg MEM_CTRL_REG)))
    (_type (_external ~extdesign0.records_pkg.EX_CTRL_REG (. records_pkg EX_CTRL_REG)))
    (_type (_external ~extdesign0.records_pkg.ALU_OP_INPUT (. records_pkg ALU_OP_INPUT)))
    (_type (_external ~extdesign0.segm_mips_const_pkg.~std_logic_vector{15~downto~0}~15 (. segm_mips_const_pkg ~std_logic_vector{15~downto~0}~15)))
    (_variable (_external design0.segm_mips_const_pkg.ZERO16b(. segm_mips_const_pkg ZERO16b)))
    (_type (_external ~extdesign0.segm_mips_const_pkg.~std_logic_vector{15~downto~0}~156 (. segm_mips_const_pkg ~std_logic_vector{15~downto~0}~156)))
    (_variable (_external design0.segm_mips_const_pkg.ONE16b(. segm_mips_const_pkg ONE16b)))
  )
  (_model . INSTRUCTION_DECODING_ARC 1 -1
  )
)
I 000060 55 2450          1765985442103 IF_ID_REGISTERS_ARC
(_unit VHDL (if_id_registers 0 31 (if_id_registers_arc 0 42 ))
  (_version v33)
  (_time 1765985442102 2025.12.17 17:30:42)
  (_source (\./src/if_id_registers.vhd\))
  (_use (std(standard))(.(segm_mips_const_pkg))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765154454770)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal NEW_PC_ADDR_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~122 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal INST_REG_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~122 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~124 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal NEW_PC_ADDR_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~124 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~126 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal INST_REG_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~126 0 38 (_entity (_out ))))
    (_process
      (SYNC_IF_ID(_architecture 0 0 44 (_process (_simple)(_target(4)(5))(_sensitivity(1)(0)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external design0.segm_mips_const_pkg.INST_SIZE(. segm_mips_const_pkg INST_SIZE)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . IF_ID_REGISTERS_ARC 1 -1
  )
)
I 000060 55 5708          1765985442310 ID_EX_REGISTERS_ARC
(_unit VHDL (id_ex_registers 0 32 (id_ex_registers_arc 0 69 ))
  (_version v33)
  (_time 1765985442309 2025.12.17 17:30:42)
  (_source (\./src/id_ex_registers.vhd\))
  (_use (std(standard))(.(segm_mips_const_pkg))(.(records_pkg))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765154454973)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal NEW_PC_ADDR_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 38 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal OFFSET_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~122 0 40 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~12 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RT_ADDR_IN ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~12 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~124 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RD_ADDR_IN ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~124 0 42 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~126 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal RS_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~126 0 44 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~128 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal RT_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~128 0 45 (_entity (_in ))))
    (_port (_internal WB_IN ~extdesign0.records_pkg.WB_CTRL_REG 0 47 (_entity (_in ))))
    (_port (_internal M_IN ~extdesign0.records_pkg.MEM_CTRL_REG 0 48 (_entity (_in ))))
    (_port (_internal EX_IN ~extdesign0.records_pkg.EX_CTRL_REG 0 49 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1210 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal NEW_PC_ADDR_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1210 0 54 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1212 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal OFFSET_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1212 0 56 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1214 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RT_ADDR_OUT ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1214 0 57 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1216 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RD_ADDR_OUT ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1216 0 58 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1218 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal RS_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1218 0 60 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1220 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal RT_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1220 0 61 (_entity (_out ))))
    (_port (_internal WB_OUT ~extdesign0.records_pkg.WB_CTRL_REG 0 63 (_entity (_out ))))
    (_port (_internal M_OUT ~extdesign0.records_pkg.MEM_CTRL_REG 0 64 (_entity (_out ))))
    (_port (_internal EX_OUT ~extdesign0.records_pkg.EX_CTRL_REG 0 65 (_entity (_out ))))
    (_process
      (SYNC_ID_EX(_architecture 0 0 71 (_process (_simple)(_target(17)(18)(19)(16)(15)(11)(12)(14)(13))(_sensitivity(8)(7)(9)(10)(5)(6)(1)(2)(0)(4)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external design0.segm_mips_const_pkg.INST_SIZE(. segm_mips_const_pkg INST_SIZE)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_variable (_external design0.segm_mips_const_pkg.ADDR_SIZE(. segm_mips_const_pkg ADDR_SIZE)))
    (_type (_external ~extdesign0.records_pkg.WB_CTRL_REG (. records_pkg WB_CTRL_REG)))
    (_type (_external ~extdesign0.records_pkg.MEM_CTRL_REG (. records_pkg MEM_CTRL_REG)))
    (_type (_external ~extdesign0.records_pkg.EX_CTRL_REG (. records_pkg EX_CTRL_REG)))
    (_type (_external ~extdesign0.records_pkg.ALU_OP_INPUT (. records_pkg ALU_OP_INPUT)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 )
    (2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ID_EX_REGISTERS_ARC 1 -1
  )
)
I 000055 55 1822          1765985442501 FULL_ADDER_ARC
(_unit VHDL (full_adder 0 8 (full_adder_arc 0 18 ))
  (_version v33)
  (_time 1765985442500 2025.12.17 17:30:42)
  (_source (\./src/full_adder.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765154455141)
    (_use )
  )
  (_object
    (_port (_internal X ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal CIN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal COUT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_signal (_internal G ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal P ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal K ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_process
      (line__24(_architecture 0 0 24 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_target(6))(_sensitivity(0)(1)))))
      (line__26(_architecture 2 0 26 (_assignment (_simple)(_target(7))(_sensitivity(0)(1)))))
      (line__27(_architecture 3 0 27 (_assignment (_simple)(_target(3))(_sensitivity(5)(6)(2)))))
      (line__28(_architecture 4 0 28 (_assignment (_simple)(_target(4))(_sensitivity(6)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . FULL_ADDER_ARC 5 -1
  )
)
I 000054 55 13888         1765985442691 EXECUTION_ARC
(_unit VHDL (execution 0 31 (execution_arc 0 57 ))
  (_version v33)
  (_time 1765985442690 2025.12.17 17:30:42)
  (_source (\./src/execution.vhd\))
  (_use (std(standard))(.(segm_mips_const_pkg))(.(records_pkg))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765154455310)
    (_use )
  )
  (_component
    (ALU_CONTROL
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal FUNCT ~std_logic_vector{5~downto~0}~13 0 64 (_entity (_in ))))
        (_port (_internal ALU_OP_IN ~extdesign0.records_pkg.ALU_OP_INPUT 0 65 (_entity (_in ))))
        (_port (_internal ALU_IN ~extdesign0.records_pkg.ALU_INPUT 0 67 (_entity (_out ))))
      )
    )
    (ADDER
      (_object
        (_generic (_internal N ~extSTD.STANDARD.INTEGER 0 83 (_entity -1 ((i 32)))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1322 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal X ~std_logic_vector{{N-1}~downto~0}~1322 0 85 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1324 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~1324 0 86 (_entity (_in ))))
        (_port (_internal CIN ~extieee.std_logic_1164.std_logic 0 87 (_entity (_in ))))
        (_port (_internal COUT ~extieee.std_logic_1164.std_logic 0 88 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1326 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal R ~std_logic_vector{{N-1}~downto~0}~1326 0 89 (_entity (_out ))))
      )
    )
    (ALU
      (_object
        (_generic (_internal N ~extSTD.STANDARD.INTEGER 0 72 (_entity -1 ((i 32)))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal X ~std_logic_vector{{N-1}~downto~0}~13 0 74 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1318 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~1318 0 75 (_entity (_in ))))
        (_port (_internal ALU_IN ~extdesign0.records_pkg.ALU_INPUT 0 76 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1320 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal R ~std_logic_vector{{N-1}~downto~0}~1320 0 77 (_entity (_out ))))
        (_port (_internal FLAGS ~extdesign0.records_pkg.ALU_FLAGS 0 78 (_entity (_out ))))
      )
    )
    (EX_MEM_REGISTERS
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 96 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 97 (_entity (_in ))))
        (_port (_internal WB_CR_IN ~extdesign0.records_pkg.WB_CTRL_REG 0 98 (_entity (_in ))))
        (_port (_internal MEM_CR_IN ~extdesign0.records_pkg.MEM_CTRL_REG 0 99 (_entity (_in ))))
        (_port (_internal NEW_PC_ADDR_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~13 0 100 (_entity (_in ))))
        (_port (_internal ALU_FLAGS_IN ~extdesign0.records_pkg.ALU_FLAGS 0 101 (_entity (_in ))))
        (_port (_internal ALU_RES_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~1328 0 102 (_entity (_in ))))
        (_port (_internal RT_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~1330 0 103 (_entity (_in ))))
        (_port (_internal RT_RD_ADDR_IN ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~13 0 104 (_entity (_in ))))
        (_port (_internal WB_CR_OUT ~extdesign0.records_pkg.WB_CTRL_REG 0 107 (_entity (_out ))))
        (_port (_internal MEM_CR_OUT ~extdesign0.records_pkg.MEM_CTRL_REG 0 108 (_entity (_out ))))
        (_port (_internal NEW_PC_ADDR_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1332 0 109 (_entity (_out ))))
        (_port (_internal ALU_FLAGS_OUT ~extdesign0.records_pkg.ALU_FLAGS 0 110 (_entity (_out ))))
        (_port (_internal ALU_RES_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1334 0 111 (_entity (_out ))))
        (_port (_internal RT_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1336 0 112 (_entity (_out ))))
        (_port (_internal RT_RD_ADDR_OUT ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1338 0 113 (_entity (_out ))))
      )
    )
  )
  (_instantiation ALU_CTRL 0 132 (_component ALU_CONTROL )
    (_port
      ((CLK)(CLK))
      ((FUNCT)(OFFSET(d_5_0)))
      ((ALU_OP_IN)(EX_CR(1)))
      ((ALU_IN)(ALU_IN_AUX))
    )
    (_use (_entity . alu_control)
    )
  )
  (_instantiation ADDER_MIPS 0 140 (_component ADDER )
    (_generic
      ((N)((i 32)))
    )
    (_port
      ((X)(NEW_PC_ADDR_IN))
      ((Y)(OFFSET_SHIFT2))
      ((CIN)((i 2)))
      ((COUT)(CARRY_AUX))
      ((R)(PC_ADDR_AUX))
    )
    (_use (_entity . adder)
      (_generic
        ((N)((i 32)))
      )
      (_port
        ((X)(X))
        ((Y)(Y))
        ((CIN)(CIN))
        ((COUT)(COUT))
        ((R)(R))
      )
    )
  )
  (_instantiation ALU_MIPS 0 170 (_component ALU )
    (_generic
      ((N)((i 32)))
    )
    (_port
      ((X)(RS))
      ((Y)(ALU_REG_IN))
      ((ALU_IN)(ALU_IN_AUX))
      ((R)(ALU_RES_AUX))
      ((FLAGS)(ALU_FLAGS_AUX))
    )
    (_use (_entity . alu)
      (_generic
        ((N)((i 32)))
      )
      (_port
        ((X)(X))
        ((Y)(Y))
        ((ALU_IN)(ALU_IN))
        ((R)(R))
        ((FLAGS)(FLAGS))
      )
    )
  )
  (_instantiation EX_MEM_REGS 0 180 (_component EX_MEM_REGISTERS )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((WB_CR_IN)(WB_CR))
      ((MEM_CR_IN)(MEM_CR))
      ((NEW_PC_ADDR_IN)(PC_ADDR_AUX))
      ((ALU_FLAGS_IN)(ALU_FLAGS_AUX))
      ((ALU_RES_IN)(ALU_RES_AUX))
      ((RT_IN)(RT))
      ((RT_RD_ADDR_IN)(RT_RD_ADDR_AUX))
      ((WB_CR_OUT)(WB_CR_OUT))
      ((MEM_CR_OUT)(MEM_CR_OUT))
      ((NEW_PC_ADDR_OUT)(NEW_PC_ADDR_OUT))
      ((ALU_FLAGS_OUT)(ALU_FLAGS_OUT))
      ((ALU_RES_OUT)(ALU_RES_OUT))
      ((RT_OUT)(RT_OUT))
      ((RT_RD_ADDR_OUT)(RT_RD_ADDR_OUT))
    )
    (_use (_entity . ex_mem_registers)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
    (_port (_internal WB_CR ~extdesign0.records_pkg.WB_CTRL_REG 0 36 (_entity (_in ))))
    (_port (_internal MEM_CR ~extdesign0.records_pkg.MEM_CTRL_REG 0 37 (_entity (_in ))))
    (_port (_internal EX_CR ~extdesign0.records_pkg.EX_CTRL_REG 0 38 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal NEW_PC_ADDR_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal RS ~std_logic_vector{{INST_SIZE-1}~downto~0}~122 0 40 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~124 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal RT ~std_logic_vector{{INST_SIZE-1}~downto~0}~124 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~126 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal OFFSET ~std_logic_vector{{INST_SIZE-1}~downto~0}~126 0 42 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~12 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RT_ADDR ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~12 0 43 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~128 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RD_ADDR ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~128 0 44 (_entity (_in ))))
    (_port (_internal WB_CR_OUT ~extdesign0.records_pkg.WB_CTRL_REG 0 47 (_entity (_out ))))
    (_port (_internal MEM_CR_OUT ~extdesign0.records_pkg.MEM_CTRL_REG 0 48 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1210 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal NEW_PC_ADDR_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1210 0 49 (_entity (_out ))))
    (_port (_internal ALU_FLAGS_OUT ~extdesign0.records_pkg.ALU_FLAGS 0 50 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1212 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal ALU_RES_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1212 0 51 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1214 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal RT_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1214 0 52 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1216 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RT_RD_ADDR_OUT ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1216 0 53 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~13 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1328 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1330 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~13 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1332 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1334 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1336 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1338 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal CARRY_AUX ~extieee.std_logic_1164.std_logic 0 119 (_architecture (_uni ))))
    (_signal (_internal ALU_IN_AUX ~extdesign0.records_pkg.ALU_INPUT 0 120 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1340 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal PC_ADDR_AUX ~std_logic_vector{{INST_SIZE-1}~downto~0}~1340 0 121 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1342 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal RT_RD_ADDR_AUX ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1342 0 122 (_architecture (_uni ))))
    (_signal (_internal OFFSET_SHIFT2 ~std_logic_vector{{INST_SIZE-1}~downto~0}~1340 0 123 (_architecture (_uni ))))
    (_signal (_internal ALU_REG_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~1340 0 124 (_architecture (_uni ))))
    (_signal (_internal ALU_RES_AUX ~std_logic_vector{{INST_SIZE-1}~downto~0}~1340 0 125 (_architecture (_uni ))))
    (_signal (_internal ALU_FLAGS_AUX ~extdesign0.records_pkg.ALU_FLAGS 0 126 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}{29~downto~0}~13 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 29)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}{5~downto~0}~13 0 135 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_process
      (line__129(_architecture 0 0 129 (_assignment (_simple)(_target(22))(_sensitivity(8(d_29_0))))))
      (MUX_RT_RD(_architecture 1 0 150 (_process (_simple)(_target(21))(_sensitivity(4(0))(10)(9))(_read(4)))))
      (MUX_ALU(_architecture 2 0 160 (_process (_simple)(_target(23))(_sensitivity(23)(4(2))(7)(8))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extdesign0.records_pkg.WB_CTRL_REG (. records_pkg WB_CTRL_REG)))
    (_type (_external ~extdesign0.records_pkg.MEM_CTRL_REG (. records_pkg MEM_CTRL_REG)))
    (_type (_external ~extdesign0.records_pkg.EX_CTRL_REG (. records_pkg EX_CTRL_REG)))
    (_type (_external ~extdesign0.records_pkg.ALU_OP_INPUT (. records_pkg ALU_OP_INPUT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external design0.segm_mips_const_pkg.INST_SIZE(. segm_mips_const_pkg INST_SIZE)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_variable (_external design0.segm_mips_const_pkg.ADDR_SIZE(. segm_mips_const_pkg ADDR_SIZE)))
    (_type (_external ~extdesign0.records_pkg.ALU_FLAGS (. records_pkg ALU_FLAGS)))
    (_type (_external ~extdesign0.records_pkg.ALU_INPUT (. records_pkg ALU_INPUT)))
  )
  (_static
    (2 2 )
  )
  (_model . EXECUTION_ARC 9 -1
  )
)
I 000061 55 4587          1765985442884 EX_MEM_REGISTERS_ARC
(_unit VHDL (ex_mem_registers 0 31 (ex_mem_registers_arc 0 56 ))
  (_version v33)
  (_time 1765985442883 2025.12.17 17:30:42)
  (_source (\./src/ex_mem_registers.vhd\))
  (_use (std(standard))(.(segm_mips_const_pkg))(.(records_pkg))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765154455484)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
    (_port (_internal WB_CR_IN ~extdesign0.records_pkg.WB_CTRL_REG 0 36 (_entity (_in ))))
    (_port (_internal MEM_CR_IN ~extdesign0.records_pkg.MEM_CTRL_REG 0 37 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal NEW_PC_ADDR_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 38 (_entity (_in ))))
    (_port (_internal ALU_FLAGS_IN ~extdesign0.records_pkg.ALU_FLAGS 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal ALU_RES_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~122 0 40 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~124 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal RT_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~124 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~12 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RT_RD_ADDR_IN ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~12 0 42 (_entity (_in ))))
    (_port (_internal WB_CR_OUT ~extdesign0.records_pkg.WB_CTRL_REG 0 45 (_entity (_out ))))
    (_port (_internal MEM_CR_OUT ~extdesign0.records_pkg.MEM_CTRL_REG 0 46 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~126 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal NEW_PC_ADDR_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~126 0 47 (_entity (_out ))))
    (_port (_internal ALU_FLAGS_OUT ~extdesign0.records_pkg.ALU_FLAGS 0 48 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~128 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal ALU_RES_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~128 0 49 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1210 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal RT_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1210 0 50 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1212 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RT_RD_ADDR_OUT ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1212 0 51 (_entity (_out ))))
    (_process
      (SYNC_EX_MEM(_architecture 0 0 59 (_process (_simple)(_target(10)(9)(11)(15)(12)(13)(14))(_sensitivity(7)(8)(3)(2)(1)(0)(5)(6)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extdesign0.records_pkg.WB_CTRL_REG (. records_pkg WB_CTRL_REG)))
    (_type (_external ~extdesign0.records_pkg.MEM_CTRL_REG (. records_pkg MEM_CTRL_REG)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external design0.segm_mips_const_pkg.INST_SIZE(. segm_mips_const_pkg INST_SIZE)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extdesign0.records_pkg.ALU_FLAGS (. records_pkg ALU_FLAGS)))
    (_variable (_external design0.segm_mips_const_pkg.ADDR_SIZE(. segm_mips_const_pkg ADDR_SIZE)))
    (_type (_external ~extdesign0.segm_mips_const_pkg.~std_logic_vector{31~downto~0}~152 (. segm_mips_const_pkg ~std_logic_vector{31~downto~0}~152)))
    (_variable (_external design0.segm_mips_const_pkg.ZERO32b(. segm_mips_const_pkg ZERO32b)))
  )
  (_static
    (2 2 )
    (2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . EX_MEM_REGISTERS_ARC 1 -1
  )
)
I 000056 55 2815          1765985443071 DATA_MEMORY_ARC
(_unit VHDL (data_memory 0 34 (data_memory_arc 0 47 ))
  (_version v33)
  (_time 1765985443070 2025.12.17 17:30:43)
  (_source (\./src/data_memory.vhd\))
  (_use (std(standard))(.(segm_mips_const_pkg))(std(textio))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765154455639)
    (_use )
  )
  (_object
    (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 35 (_entity )))
    (_generic (_internal M ~extSTD.STANDARD.NATURAL 0 35 (_entity )))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal ADDR ~std_logic_vector{{N-1}~downto~0}~12 0 38 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~122 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal WRITE_DATA ~std_logic_vector{{N-1}~downto~0}~122 0 39 (_entity (_in ))))
    (_port (_internal MemRead ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
    (_port (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~124 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal READ_DATA ~std_logic_vector{{N-1}~downto~0}~124 0 42 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal MEM_T 0 49 (_array ~std_logic_vector{{N-1}~downto~0}~13 ((_downto (c 5 )(i 0))))))
    (_signal (_internal MEM MEM_T 0 50 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{N-1}{9~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{{N-1}{9~downto~0}~135 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (MEM_PROC(_architecture 0 0 54 (_process (_simple)(_target(6)(5))(_sensitivity(6)(1)(0)(2)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_split (6)
  )
  (_model . DATA_MEMORY_ARC 6 -1
  )
)
I 000057 55 4128          1765985443246 CONTROL_UNIT_ARC
(_unit VHDL (control_unit 0 31 (control_unit_arc 0 51 ))
  (_version v33)
  (_time 1765985443245 2025.12.17 17:30:43)
  (_source (\./src/control_unit.vhd\))
  (_use (std(standard))(.(segm_mips_const_pkg))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765154455787)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal OP ~std_logic_vector{5~downto~0}~12 0 34 (_entity (_in ))))
    (_port (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal MemtoReg ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_port (_internal Brach ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
    (_port (_internal MemRead ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_port (_internal RegDst ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
    (_port (_internal ALUSrc ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
    (_port (_internal ALUOp0 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_port (_internal ALUOp1 ~extieee.std_logic_1164.std_logic 0 44 (_entity (_out ))))
    (_port (_internal ALUOp2 ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
    (_signal (_internal R_TYPE ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
    (_signal (_internal LW ~extieee.std_logic_1164.std_logic 0 55 (_architecture (_uni ))))
    (_signal (_internal SW ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal BEQ ~extieee.std_logic_1164.std_logic 0 57 (_architecture (_uni ))))
    (_signal (_internal LUI ~extieee.std_logic_1164.std_logic 0 58 (_architecture (_uni ))))
    (_process
      (line__62(_architecture 0 0 62 (_assignment (_simple)(_target(11))(_sensitivity(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))))))
      (line__65(_architecture 1 0 65 (_assignment (_simple)(_target(12))(_sensitivity(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))))))
      (line__68(_architecture 2 0 68 (_assignment (_simple)(_target(13))(_sensitivity(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))))))
      (line__71(_architecture 3 0 71 (_assignment (_simple)(_target(14))(_sensitivity(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))))))
      (line__74(_architecture 4 0 74 (_assignment (_simple)(_target(15))(_sensitivity(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))))))
      (line__77(_architecture 5 0 77 (_assignment (_simple)(_target(1))(_sensitivity(11)(12)(15)))))
      (line__78(_architecture 6 0 78 (_assignment (_simple)(_alias((MemtoReg)(LW)))(_target(2))(_sensitivity(12)))))
      (line__79(_architecture 7 0 79 (_assignment (_simple)(_alias((Brach)(BEQ)))(_target(3))(_sensitivity(14)))))
      (line__80(_architecture 8 0 80 (_assignment (_simple)(_target(4))(_sensitivity(12)(15)))))
      (line__81(_architecture 9 0 81 (_assignment (_simple)(_alias((MemWrite)(SW)))(_target(5))(_sensitivity(13)))))
      (line__82(_architecture 10 0 82 (_assignment (_simple)(_alias((RegDst)(R_TYPE)))(_target(6))(_sensitivity(11)))))
      (line__83(_architecture 11 0 83 (_assignment (_simple)(_target(7))(_sensitivity(12)(13)(15)))))
      (line__84(_architecture 12 0 84 (_assignment (_simple)(_alias((ALUOp0)(BEQ)))(_target(8))(_sensitivity(14)))))
      (line__85(_architecture 13 0 85 (_assignment (_simple)(_alias((ALUOp1)(R_TYPE)))(_target(9))(_sensitivity(11)))))
      (line__86(_architecture 14 0 86 (_assignment (_simple)(_alias((ALUOp2)(LUI)))(_target(10))(_sensitivity(15)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . CONTROL_UNIT_ARC 15 -1
  )
)
I 000056 55 1887          1765985443436 ALU_CONTROL_ARC
(_unit VHDL (alu_control 0 30 (alu_control_arc 0 20 ))
  (_version v33)
  (_time 1765985443435 2025.12.17 17:30:43)
  (_source (\./src/alu_control.vhd\))
  (_use (std(standard))(.(records_pkg))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765154455961)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal FUNCT ~std_logic_vector{5~downto~0}~12 0 34 (_entity (_in ))))
    (_port (_internal ALU_OP_IN ~extdesign0.records_pkg.ALU_OP_INPUT 0 35 (_entity (_in ))))
    (_port (_internal ALU_IN ~extdesign0.records_pkg.ALU_INPUT 0 37 (_entity (_out ))))
    (_process
      (line__23(_architecture 0 0 23 (_assignment (_simple)(_target(3(0)))(_sensitivity(1(3))(1(0))(2(1))))))
      (line__24(_architecture 1 0 24 (_assignment (_simple)(_target(3(1)))(_sensitivity(1(2))(2(1))))))
      (line__25(_architecture 2 0 25 (_assignment (_simple)(_target(3(2)))(_sensitivity(1(1))(2(1))(2(0))))))
      (line__26(_architecture 3 0 26 (_assignment (_simple)(_alias((ALU_IN(3))(ALU_OP_IN(2))))(_target(3(3)))(_sensitivity(2(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extdesign0.records_pkg.ALU_OP_INPUT (. records_pkg ALU_OP_INPUT)))
    (_type (_external ~extdesign0.records_pkg.ALU_INPUT (. records_pkg ALU_INPUT)))
  )
  (_model . ALU_CONTROL_ARC 4 -1
  )
)
I 000053 55 3518          1765985443627 ALU_1BIT_ARC
(_unit VHDL (alu_1bit 0 26 (alu_1bit_arc 0 20 ))
  (_version v33)
  (_time 1765985443626 2025.12.17 17:30:43)
  (_source (\./src/alu_1bit.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765154456148)
    (_use )
  )
  (_component
    (FULL_ADDER
      (_object
        (_port (_internal X ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal CIN ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
        (_port (_internal COUT ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
      )
    )
  )
  (_instantiation FULLADDER_ALU 0 51 (_component FULL_ADDER )
    (_port
      ((X)(X))
      ((Y)(NEW_Y))
      ((CIN)(CIN))
      ((COUT)(COUT))
      ((R)(R2))
    )
    (_use (_entity . full_adder)
    )
  )
  (_object
    (_port (_internal X ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal LESS ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal BINVERT ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal CIN ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal OP1 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal OP0 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal RES ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_port (_internal COUT ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal SET ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_signal (_internal NEW_Y ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal R0 ~extieee.std_logic_1164.std_logic 0 33 (_architecture (_uni ))))
    (_signal (_internal R1 ~extieee.std_logic_1164.std_logic 0 33 (_architecture (_uni ))))
    (_signal (_internal R2 ~extieee.std_logic_1164.std_logic 0 33 (_architecture (_uni ))))
    (_signal (_internal R3 ~extieee.std_logic_1164.std_logic 0 33 (_architecture (_uni ))))
    (_signal (_internal RES_AUX ~extieee.std_logic_1164.std_logic 0 34 (_architecture (_uni ))))
    (_process
      (MUX_BINV(_architecture 0 0 38 (_process (_simple)(_target(10))(_sensitivity(3)(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(11))(_sensitivity(10)(0)))))
      (line__49(_architecture 2 0 49 (_assignment (_simple)(_target(12))(_sensitivity(10)(0)))))
      (line__60(_architecture 3 0 60 (_assignment (_simple)(_alias((R3)(LESS)))(_target(14))(_sensitivity(2)))))
      (MUX_RES_ALU(_architecture 4 0 62 (_process (_simple)(_target(15))(_sensitivity(11)(12)(13)(14)(6)(5)))))
      (line__76(_architecture 5 0 76 (_assignment (_simple)(_alias((RES)(RES_AUX)))(_target(7))(_sensitivity(15)))))
      (line__77(_architecture 6 0 77 (_assignment (_simple)(_alias((SET)(R2)))(_target(9))(_sensitivity(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ALU_1BIT_ARC 7 -1
  )
)
I 000048 55 6523          1765985443835 ALU_ARC
(_unit VHDL (alu 0 30 (alu_arc 0 20 ))
  (_version v33)
  (_time 1765985443834 2025.12.17 17:30:43)
  (_source (\./src/alu.vhd\))
  (_use (std(standard))(.(segm_mips_const_pkg))(.(records_pkg))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765154456365)
    (_use )
  )
  (_component
    (ALU_1BIT
      (_object
        (_port (_internal X ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal LESS ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
        (_port (_internal BINVERT ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal CIN ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal OP1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal OP0 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal RES ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
        (_port (_internal COUT ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
        (_port (_internal SET ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
      )
    )
  )
  (_instantiation BEGIN_ALU1B 0 44 (_component ALU_1BIT )
    (_port
      ((X)(X(0)))
      ((Y)(Y(0)))
      ((LESS)(LESS_AUX))
      ((BINVERT)(ALU_IN(2)))
      ((CIN)(ALU_IN(2)))
      ((OP1)(ALU_IN(1)))
      ((OP0)(ALU_IN(0)))
      ((RES)(R_AUX(0)))
      ((COUT)(COUT_AUX(0)))
    )
    (_use (_entity . alu_1bit)
    )
  )
  (_generate GEN_ALU 0 57 (_for ~INTEGER~range~1~to~{N-2}~13 )
    (_instantiation NEXT_ALU1B 0 59 (_component ALU_1BIT )
      (_port
        ((X)(X(_index 5)))
        ((Y)(Y(_index 6)))
        ((LESS)((i 2)))
        ((BINVERT)(ALU_IN(2)))
        ((CIN)(COUT_AUX(_index 7)))
        ((OP1)(ALU_IN(1)))
        ((OP0)(ALU_IN(0)))
        ((RES)(R_AUX(_index 8)))
        ((COUT)(COUT_AUX(_index 9)))
      )
      (_use (_entity . alu_1bit)
        (_port
          ((X)(X))
          ((Y)(Y))
          ((LESS)(LESS))
          ((BINVERT)(BINVERT))
          ((CIN)(CIN))
          ((OP1)(OP1))
          ((OP0)(OP0))
          ((RES)(RES))
          ((COUT)(COUT))
          ((SET)(SET))
        )
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~1~to~{N-2}~13 0 58 (_architecture )))
      (_subprogram
      )
    )
  )
  (_instantiation LAST_ALU1B 0 73 (_component ALU_1BIT )
    (_port
      ((X)(X(_index 10)))
      ((Y)(Y(_index 11)))
      ((LESS)((i 2)))
      ((BINVERT)(ALU_IN(2)))
      ((CIN)(COUT_AUX(_index 12)))
      ((OP1)(ALU_IN(1)))
      ((OP0)(ALU_IN(0)))
      ((RES)(R_AUX(_index 13)))
      ((COUT)(COUT_AUX(_index 14)))
      ((SET)(LESS_AUX))
    )
    (_use (_entity . alu_1bit)
      (_port
        ((X)(X))
        ((Y)(Y))
        ((LESS)(LESS))
        ((BINVERT)(BINVERT))
        ((CIN)(CIN))
        ((OP1)(OP1))
        ((OP0)(OP0))
        ((RES)(RES))
        ((COUT)(COUT))
        ((SET)(SET))
      )
    )
  )
  (_object
    (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 31 (_entity )))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 15 )(i 0))))))
    (_port (_internal X ~std_logic_vector{{N-1}~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 16 )(i 0))))))
    (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~122 0 34 (_entity (_in ))))
    (_port (_internal ALU_IN ~extdesign0.records_pkg.ALU_INPUT 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 17 )(i 0))))))
    (_port (_internal R ~std_logic_vector{{N-1}~downto~0}~124 0 36 (_entity (_out ))))
    (_port (_internal FLAGS ~extdesign0.records_pkg.ALU_FLAGS 0 37 (_entity (_out ))))
    (_signal (_internal LESS_AUX ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 18 )(i 0))))))
    (_signal (_internal COUT_AUX ~std_logic_vector{{N-1}~downto~0}~13 0 39 (_architecture (_uni ))))
    (_signal (_internal R_AUX ~std_logic_vector{{N-1}~downto~0}~13 0 40 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~1~to~{N-2}~13 0 58 (_scalar (_to (i 1)(c 19)))))
    (_type (_internal ~std_logic_vector{{N-1}{{{N/2}-1}~downto~0}~13 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 20 )(i 0))))))
    (_process
      (line__87(_architecture 0 0 87 (_assignment (_simple)(_target(4(0)))(_sensitivity(6(_index 21))))))
      (line__88(_architecture 1 0 88 (_assignment (_simple)(_target(4(1)))(_sensitivity(6(_index 22))(6(_index 23))))))
      (line__89(_architecture 2 0 89 (_assignment (_simple)(_target(4(3)))(_sensitivity(7(_index 24))))))
      (line__90(_architecture 3 0 90 (_assignment (_simple)(_target(4(2)))(_sensitivity(7)))))
      (ALU_RES(_architecture 4 0 92 (_process (_simple)(_target(3))(_sensitivity(7)(1)(2(3)))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extdesign0.records_pkg.ALU_INPUT (. records_pkg ALU_INPUT)))
    (_type (_external ~extdesign0.records_pkg.ALU_FLAGS (. records_pkg ALU_FLAGS)))
    (_type (_external ~extdesign0.segm_mips_const_pkg.~std_logic_vector{31~downto~0}~152 (. segm_mips_const_pkg ~std_logic_vector{31~downto~0}~152)))
    (_variable (_external design0.segm_mips_const_pkg.ZERO32b(. segm_mips_const_pkg ZERO32b)))
    (_type (_external ~extdesign0.segm_mips_const_pkg.~std_logic_vector{15~downto~0}~15 (. segm_mips_const_pkg ~std_logic_vector{15~downto~0}~15)))
    (_variable (_external design0.segm_mips_const_pkg.ZERO16b(. segm_mips_const_pkg ZERO16b)))
  )
  (_model . ALU_ARC 25 -1
  )
)
I 000050 55 3431          1765985444007 ADDER_ARC
(_unit VHDL (adder 0 27 (adder_arc 0 16 ))
  (_version v33)
  (_time 1765985444006 2025.12.17 17:30:44)
  (_source (\./src/adder.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765154456587)
    (_use )
  )
  (_component
    (FULL_ADDER
      (_object
        (_port (_internal X ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal CIN ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal COUT ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
  )
  (_instantiation BEGIN_FA 0 34 (_component FULL_ADDER )
    (_port
      ((X)(X(0)))
      ((Y)(Y(0)))
      ((CIN)(CIN))
      ((COUT)(CAUX(0)))
      ((R)(R(0)))
    )
    (_use (_entity . full_adder)
    )
  )
  (_generate GEN_ADDER 0 42 (_for ~INTEGER~range~1~to~{N-1}~13 )
    (_instantiation NEXT_FA 0 44 (_component FULL_ADDER )
      (_port
        ((X)(X(_index 1)))
        ((Y)(Y(_index 2)))
        ((CIN)(CAUX(_index 3)))
        ((COUT)(CAUX(_index 4)))
        ((R)(R(_index 5)))
      )
      (_use (_entity . full_adder)
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~1~to~{N-1}~13 0 43 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 28 (_entity )))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal X ~std_logic_vector{{N-1}~downto~0}~12 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~122 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~122 0 31 (_entity (_in ))))
    (_port (_internal CIN ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal COUT ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~124 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_port (_internal R ~std_logic_vector{{N-1}~downto~0}~124 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_signal (_internal CAUX ~std_logic_vector{{N-1}~downto~0}~13 0 30 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~1~to~{N-1}~13 0 43 (_scalar (_to (i 1)(c 10)))))
    (_process
      (line__53(_architecture 0 0 53 (_assignment (_simple)(_target(3))(_sensitivity(5(_index 11))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . ADDER_ARC 12 -1
  )
)
V 000055 55 3049          1765986475838 WRITE_BACK_ARC
(_unit VHDL (write_back 0 31 (write_back_arc 0 26 ))
  (_version v33)
  (_time 1765986475837 2025.12.17 17:47:55)
  (_source (\./src/write_back.vhd\))
  (_use (std(standard))(.(segm_mips_const_pkg))(.(records_pkg))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765154457067)
    (_use )
  )
  (_object
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal WB ~extdesign0.records_pkg.WB_CTRL_REG 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal READ_DATA ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal ADDRESS ~std_logic_vector{{INST_SIZE-1}~downto~0}~122 0 37 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal WRITE_REG ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~12 0 38 (_entity (_in ))))
    (_port (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~124 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal WRITE_REG_OUT ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~124 0 41 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~126 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal WRITE_DATA ~std_logic_vector{{INST_SIZE-1}~downto~0}~126 0 42 (_entity (_out ))))
    (_process
      (MUX_WB(_architecture 0 0 29 (_process (_simple)(_target(6)(7)(5))(_sensitivity(1(1))(1(0))(4)(0)(3)(2))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extdesign0.records_pkg.WB_CTRL_REG (. records_pkg WB_CTRL_REG)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external design0.segm_mips_const_pkg.INST_SIZE(. segm_mips_const_pkg INST_SIZE)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_variable (_external design0.segm_mips_const_pkg.ADDR_SIZE(. segm_mips_const_pkg ADDR_SIZE)))
    (_type (_external ~extdesign0.segm_mips_const_pkg.~std_logic_vector{31~downto~0}~152 (. segm_mips_const_pkg ~std_logic_vector{31~downto~0}~152)))
    (_variable (_external design0.segm_mips_const_pkg.ZERO32b(. segm_mips_const_pkg ZERO32b)))
  )
  (_static
    (2 2 2 2 2 )
  )
  (_model . WRITE_BACK_ARC 1 -1
  )
)
V 000062 55 1439          1765986476008 SEGMENTED_MIPS_TB_ARC
(_unit VHDL (segmented_mips_tb 0 27 (segmented_mips_tb_arc 0 10 ))
  (_version v33)
  (_time 1765986476008 2025.12.17 17:47:56)
  (_source (\./src/segmented_mips_tb.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765154453008)
    (_use )
  )
  (_component
    (SEGMENTED_MIPS
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
      )
    )
  )
  (_instantiation MIPS_TB 0 25 (_component SEGMENTED_MIPS )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
    )
    (_use (_entity . segmented_mips)
    )
  )
  (_object
    (_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_signal (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_process
      (CLK_PROC(_architecture 0 0 31 (_process (_wait_for)(_target(0)))))
      (RESET_PROC(_architecture 1 0 43 (_process (_wait_for)(_target(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . SEGMENTED_MIPS_TB_ARC 2 -1
  )
)
V 000059 55 19591         1765986476160 SEGMENTED_MIPS_ARC
(_unit VHDL (segmented_mips 0 33 (segmented_mips_arc 0 20 ))
  (_version v33)
  (_time 1765986476159 2025.12.17 17:47:56)
  (_source (\./src/segmented_mips.vhd\))
  (_use (std(standard))(.(segm_mips_const_pkg))(.(records_pkg))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765154456955)
    (_use )
  )
  (_component
    (INSTRUCTION_FETCHING
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal PCSrc ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal NEW_PC_ADDR_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~13 0 29 (_entity (_in ))))
        (_port (_internal NEW_PC_ADDR_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~132 0 31 (_entity (_out ))))
        (_port (_internal INSTRUCTION ~std_logic_vector{{INST_SIZE-1}~downto~0}~134 0 32 (_entity (_out ))))
      )
    )
    (INSTRUCTION_DECODING
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal INSTRUCTION ~std_logic_vector{{INST_SIZE-1}~downto~0}~136 0 41 (_entity (_in ))))
        (_port (_internal NEW_PC_ADDR_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~138 0 42 (_entity (_in ))))
        (_port (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal WRITE_DATA ~std_logic_vector{{INST_SIZE-1}~downto~0}~1310 0 45 (_entity (_in ))))
        (_port (_internal WRITE_REG ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal NEW_PC_ADDR_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1312 0 48 (_entity (_out ))))
        (_port (_internal OFFSET ~std_logic_vector{{INST_SIZE-1}~downto~0}~1314 0 50 (_entity (_out ))))
        (_port (_internal RT_ADDR ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1316 0 51 (_entity (_out ))))
        (_port (_internal RD_ADDR ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1318 0 52 (_entity (_out ))))
        (_port (_internal RS ~std_logic_vector{{INST_SIZE-1}~downto~0}~1320 0 54 (_entity (_out ))))
        (_port (_internal RT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1322 0 55 (_entity (_out ))))
        (_port (_internal WB_CR ~extdesign0.records_pkg.WB_CTRL_REG 0 57 (_entity (_out ))))
        (_port (_internal MEM_CR ~extdesign0.records_pkg.MEM_CTRL_REG 0 58 (_entity (_out ))))
        (_port (_internal EX_CR ~extdesign0.records_pkg.EX_CTRL_REG 0 59 (_entity (_out ))))
      )
    )
    (EXECUTION
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal WB_CR ~extdesign0.records_pkg.WB_CTRL_REG 0 68 (_entity (_in ))))
        (_port (_internal MEM_CR ~extdesign0.records_pkg.MEM_CTRL_REG 0 69 (_entity (_in ))))
        (_port (_internal EX_CR ~extdesign0.records_pkg.EX_CTRL_REG 0 70 (_entity (_in ))))
        (_port (_internal NEW_PC_ADDR_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~1324 0 71 (_entity (_in ))))
        (_port (_internal RS ~std_logic_vector{{INST_SIZE-1}~downto~0}~1326 0 72 (_entity (_in ))))
        (_port (_internal RT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1328 0 73 (_entity (_in ))))
        (_port (_internal OFFSET ~std_logic_vector{{INST_SIZE-1}~downto~0}~1330 0 74 (_entity (_in ))))
        (_port (_internal RT_ADDR ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1332 0 75 (_entity (_in ))))
        (_port (_internal RD_ADDR ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1334 0 76 (_entity (_in ))))
        (_port (_internal WB_CR_OUT ~extdesign0.records_pkg.WB_CTRL_REG 0 79 (_entity (_out ))))
        (_port (_internal MEM_CR_OUT ~extdesign0.records_pkg.MEM_CTRL_REG 0 80 (_entity (_out ))))
        (_port (_internal NEW_PC_ADDR_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1336 0 81 (_entity (_out ))))
        (_port (_internal ALU_FLAGS_OUT ~extdesign0.records_pkg.ALU_FLAGS 0 82 (_entity (_out ))))
        (_port (_internal ALU_RES_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1338 0 83 (_entity (_out ))))
        (_port (_internal RT_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1340 0 84 (_entity (_out ))))
        (_port (_internal RT_RD_ADDR_OUT ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1342 0 85 (_entity (_out ))))
      )
    )
    (MEMORY_ACCESS
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 93 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 94 (_entity (_in ))))
        (_port (_internal WB_IN ~extdesign0.records_pkg.WB_CTRL_REG 0 95 (_entity (_in ))))
        (_port (_internal MEM ~extdesign0.records_pkg.MEM_CTRL_REG 0 96 (_entity (_in ))))
        (_port (_internal FLAG_ZERO ~extieee.std_logic_1164.std_logic 0 97 (_entity (_in ))))
        (_port (_internal NEW_PC_ADDR ~std_logic_vector{{INST_SIZE-1}~downto~0}~1344 0 98 (_entity (_in ))))
        (_port (_internal ADDRESS_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~1346 0 99 (_entity (_in ))))
        (_port (_internal WRITE_DATA ~std_logic_vector{{INST_SIZE-1}~downto~0}~1348 0 100 (_entity (_in ))))
        (_port (_internal WRITE_REG_IN ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1350 0 101 (_entity (_in ))))
        (_port (_internal WB_OUT ~extdesign0.records_pkg.WB_CTRL_REG 0 103 (_entity (_out ))))
        (_port (_internal READ_DATA ~std_logic_vector{{INST_SIZE-1}~downto~0}~1352 0 104 (_entity (_out ))))
        (_port (_internal ADDRESS_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1354 0 105 (_entity (_out ))))
        (_port (_internal WRITE_REG_OUT ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1356 0 106 (_entity (_out ))))
        (_port (_internal NEW_PC_ADDR_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1358 0 108 (_entity (_out ))))
        (_port (_internal PCSrc ~extieee.std_logic_1164.std_logic 0 109 (_entity (_out ))))
      )
    )
    (WRITE_BACK
      (_object
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 116 (_entity (_in ))))
        (_port (_internal WB ~extdesign0.records_pkg.WB_CTRL_REG 0 117 (_entity (_in ))))
        (_port (_internal READ_DATA ~std_logic_vector{{INST_SIZE-1}~downto~0}~1360 0 118 (_entity (_in ))))
        (_port (_internal ADDRESS ~std_logic_vector{{INST_SIZE-1}~downto~0}~1362 0 119 (_entity (_in ))))
        (_port (_internal WRITE_REG ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1364 0 120 (_entity (_in ))))
        (_port (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 122 (_entity (_out ))))
        (_port (_internal WRITE_REG_OUT ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1366 0 123 (_entity (_out ))))
        (_port (_internal WRITE_DATA ~std_logic_vector{{INST_SIZE-1}~downto~0}~1368 0 124 (_entity (_out ))))
      )
    )
  )
  (_instantiation INST_FETCH 0 170 (_component INSTRUCTION_FETCHING )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((PCSrc)(PCSrc_AUX))
      ((NEW_PC_ADDR_IN)(NEW_PC_ADDR_AUX4))
      ((NEW_PC_ADDR_OUT)(NEW_PC_ADDR_AUX1))
      ((INSTRUCTION)(INSTRUCTION_AUX))
    )
    (_use (_entity . instruction_fetching)
    )
  )
  (_instantiation INST_DECOD 0 182 (_component INSTRUCTION_DECODING )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((INSTRUCTION)(INSTRUCTION_AUX))
      ((NEW_PC_ADDR_IN)(NEW_PC_ADDR_AUX1))
      ((RegWrite)(RegWrite_AUX))
      ((WRITE_DATA)(WRITE_DATA_AUX))
      ((WRITE_REG)(WRITE_REG_AUX2))
      ((NEW_PC_ADDR_OUT)(NEW_PC_ADDR_AUX2))
      ((OFFSET)(OFFSET_AUX))
      ((RT_ADDR)(RT_ADDR_AUX))
      ((RD_ADDR)(RD_ADDR_AUX))
      ((RS)(RS_AUX))
      ((RT)(RT_AUX1))
      ((WB_CR)(WB_CR_AUX1))
      ((MEM_CR)(MEM_CR_AUX1))
      ((EX_CR)(EX_CR_AUX))
    )
    (_use (_entity . instruction_decoding)
    )
  )
  (_instantiation EXE 0 204 (_component EXECUTION )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((WB_CR)(WB_CR_AUX1))
      ((MEM_CR)(MEM_CR_AUX1))
      ((EX_CR)(EX_CR_AUX))
      ((NEW_PC_ADDR_IN)(NEW_PC_ADDR_AUX2))
      ((RS)(RS_AUX))
      ((RT)(RT_AUX1))
      ((OFFSET)(OFFSET_AUX))
      ((RT_ADDR)(RT_ADDR_AUX))
      ((RD_ADDR)(RD_ADDR_AUX))
      ((WB_CR_OUT)(WB_CR_AUX2))
      ((MEM_CR_OUT)(MEM_CR_AUX2))
      ((NEW_PC_ADDR_OUT)(NEW_PC_ADDR_AUX3))
      ((ALU_FLAGS_OUT)(ALU_FLAGS_AUX))
      ((ALU_RES_OUT)(ALU_RES_AUX))
      ((RT_OUT)(RT_AUX2))
      ((RT_RD_ADDR_OUT)(RT_RD_ADDR_AUX))
    )
    (_use (_entity . execution)
    )
  )
  (_instantiation MEM_ACC 0 228 (_component MEMORY_ACCESS )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((WB_IN)(WB_CR_AUX2))
      ((MEM)(MEM_CR_AUX2))
      ((FLAG_ZERO)(ALU_FLAGS_AUX(2)))
      ((NEW_PC_ADDR)(NEW_PC_ADDR_AUX3))
      ((ADDRESS_IN)(ALU_RES_AUX))
      ((WRITE_DATA)(RT_AUX2))
      ((WRITE_REG_IN)(RT_RD_ADDR_AUX))
      ((WB_OUT)(WB_CR_AUX3))
      ((READ_DATA)(READ_DATA_AUX))
      ((ADDRESS_OUT)(ADDRESS_AUX))
      ((WRITE_REG_OUT)(WRITE_REG_AUX1))
      ((NEW_PC_ADDR_OUT)(NEW_PC_ADDR_AUX4))
      ((PCSrc)(PCSrc_AUX))
    )
    (_use (_entity . memory_access)
    )
  )
  (_instantiation WR_BK 0 250 (_component WRITE_BACK )
    (_port
      ((RESET)(RESET))
      ((WB)(WB_CR_AUX3))
      ((READ_DATA)(READ_DATA_AUX))
      ((ADDRESS)(ADDRESS_AUX))
      ((WRITE_REG)(WRITE_REG_AUX1))
      ((RegWrite)(RegWrite_AUX))
      ((WRITE_REG_OUT)(WRITE_REG_AUX2))
      ((WRITE_DATA)(WRITE_DATA_AUX))
    )
    (_use (_entity . write_back)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~132 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~134 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1310 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1312 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1314 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1316 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1318 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1320 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1322 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1324 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1326 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1328 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1330 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1332 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1334 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1338 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1340 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1342 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1344 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1346 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1348 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1350 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1352 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1354 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1356 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1358 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1360 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1362 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1364 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1366 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1368 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal PCSrc_AUX ~extieee.std_logic_1164.std_logic 0 133 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1370 0 134 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal NEW_PC_ADDR_AUX4 ~std_logic_vector{{INST_SIZE-1}~downto~0}~1370 0 134 (_architecture (_uni ))))
    (_signal (_internal NEW_PC_ADDR_AUX1 ~std_logic_vector{{INST_SIZE-1}~downto~0}~1370 0 136 (_architecture (_uni ))))
    (_signal (_internal INSTRUCTION_AUX ~std_logic_vector{{INST_SIZE-1}~downto~0}~1370 0 137 (_architecture (_uni ))))
    (_signal (_internal RegWrite_AUX ~extieee.std_logic_1164.std_logic 0 139 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1372 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal WRITE_REG_AUX2 ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1372 0 140 (_architecture (_uni ))))
    (_signal (_internal WRITE_DATA_AUX ~std_logic_vector{{INST_SIZE-1}~downto~0}~1370 0 141 (_architecture (_uni ))))
    (_signal (_internal NEW_PC_ADDR_AUX2 ~std_logic_vector{{INST_SIZE-1}~downto~0}~1370 0 143 (_architecture (_uni ))))
    (_signal (_internal OFFSET_AUX ~std_logic_vector{{INST_SIZE-1}~downto~0}~1370 0 144 (_architecture (_uni ))))
    (_signal (_internal RT_ADDR_AUX ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1372 0 145 (_architecture (_uni ))))
    (_signal (_internal RD_ADDR_AUX ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1372 0 146 (_architecture (_uni ))))
    (_signal (_internal RS_AUX ~std_logic_vector{{INST_SIZE-1}~downto~0}~1370 0 147 (_architecture (_uni ))))
    (_signal (_internal RT_AUX1 ~std_logic_vector{{INST_SIZE-1}~downto~0}~1370 0 148 (_architecture (_uni ))))
    (_signal (_internal WB_CR_AUX1 ~extdesign0.records_pkg.WB_CTRL_REG 0 149 (_architecture (_uni ))))
    (_signal (_internal MEM_CR_AUX1 ~extdesign0.records_pkg.MEM_CTRL_REG 0 150 (_architecture (_uni ))))
    (_signal (_internal EX_CR_AUX ~extdesign0.records_pkg.EX_CTRL_REG 0 151 (_architecture (_uni ))))
    (_signal (_internal WB_CR_AUX2 ~extdesign0.records_pkg.WB_CTRL_REG 0 153 (_architecture (_uni ))))
    (_signal (_internal MEM_CR_AUX2 ~extdesign0.records_pkg.MEM_CTRL_REG 0 154 (_architecture (_uni ))))
    (_signal (_internal NEW_PC_ADDR_AUX3 ~std_logic_vector{{INST_SIZE-1}~downto~0}~1370 0 155 (_architecture (_uni ))))
    (_signal (_internal ALU_FLAGS_AUX ~extdesign0.records_pkg.ALU_FLAGS 0 156 (_architecture (_uni ))))
    (_signal (_internal ALU_RES_AUX ~std_logic_vector{{INST_SIZE-1}~downto~0}~1370 0 157 (_architecture (_uni ))))
    (_signal (_internal RT_AUX2 ~std_logic_vector{{INST_SIZE-1}~downto~0}~1370 0 158 (_architecture (_uni ))))
    (_signal (_internal RT_RD_ADDR_AUX ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1372 0 159 (_architecture (_uni ))))
    (_signal (_internal WB_CR_AUX3 ~extdesign0.records_pkg.WB_CTRL_REG 0 161 (_architecture (_uni ))))
    (_signal (_internal READ_DATA_AUX ~std_logic_vector{{INST_SIZE-1}~downto~0}~1370 0 162 (_architecture (_uni ))))
    (_signal (_internal ADDRESS_AUX ~std_logic_vector{{INST_SIZE-1}~downto~0}~1370 0 163 (_architecture (_uni ))))
    (_signal (_internal WRITE_REG_AUX1 ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1372 0 164 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external design0.segm_mips_const_pkg.INST_SIZE(. segm_mips_const_pkg INST_SIZE)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_variable (_external design0.segm_mips_const_pkg.ADDR_SIZE(. segm_mips_const_pkg ADDR_SIZE)))
    (_type (_external ~extdesign0.records_pkg.WB_CTRL_REG (. records_pkg WB_CTRL_REG)))
    (_type (_external ~extdesign0.records_pkg.MEM_CTRL_REG (. records_pkg MEM_CTRL_REG)))
    (_type (_external ~extdesign0.records_pkg.EX_CTRL_REG (. records_pkg EX_CTRL_REG)))
    (_type (_external ~extdesign0.records_pkg.ALU_OP_INPUT (. records_pkg ALU_OP_INPUT)))
    (_type (_external ~extdesign0.records_pkg.ALU_FLAGS (. records_pkg ALU_FLAGS)))
  )
)
V 000054 55 6407          1765986476214 REGISTERS_ARC
(_unit VHDL (registers 0 31 (registers_arc 0 26 ))
  (_version v33)
  (_time 1765986476214 2025.12.17 17:47:56)
  (_source (\./src/registers.vhd\))
  (_use (std(standard))(.(segm_mips_const_pkg))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765154453528)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
    (_port (_internal RW ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RS_ADDR ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~12 0 37 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RT_ADDR ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~122 0 38 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~124 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RD_ADDR ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~124 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal WRITE_DATA ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 40 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~126 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal RS ~std_logic_vector{{INST_SIZE-1}~downto~0}~126 0 42 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~128 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal RT ~std_logic_vector{{INST_SIZE-1}~downto~0}~128 0 43 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal REGS_T 0 29 (_array ~std_logic_vector{{INST_SIZE-1}~downto~0}~13 ((_downto (i 31)(i 0))))))
    (_signal (_internal REGISTROS REGS_T 0 32 (_architecture (_uni ))))
    (_process
      (REG_ASIG(_architecture 0 0 36 (_process (_simple)(_target(9(31))(9(30))(9(29))(9(28))(9(27))(9(26))(9(25))(9(24))(9(23))(9(22))(9(21))(9(20))(9(19))(9(18))(9(17))(9(16))(9(15))(9(14))(9(13))(9(12))(9(11))(9(10))(9(9))(9(8))(9(7))(9(6))(9(5))(9(4))(9(3))(9(2))(9(1))(9(0))(9))(_sensitivity(2)(0)(1)(5)(6)))))
      (line__90(_architecture 1 0 90 (_assignment (_simple)(_target(7))(_sensitivity(9)(3)))))
      (line__92(_architecture 2 0 92 (_assignment (_simple)(_target(8))(_sensitivity(9)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external design0.segm_mips_const_pkg.ADDR_SIZE(. segm_mips_const_pkg ADDR_SIZE)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_variable (_external design0.segm_mips_const_pkg.INST_SIZE(. segm_mips_const_pkg INST_SIZE)))
    (_variable (_external design0.segm_mips_const_pkg.NUM_REG(. segm_mips_const_pkg NUM_REG)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_split (9)
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . REGISTERS_ARC 3 -1
  )
)
V 000048 55 1709          1765986476361 REG_ARC
(_unit VHDL (reg 0 28 (reg_arc 0 19 ))
  (_version v33)
  (_time 1765986476360 2025.12.17 17:47:56)
  (_source (\./src/reg.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765154453692)
    (_use )
  )
  (_object
    (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 29 (_entity )))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal DATA_IN ~std_logic_vector{{N-1}~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal DATA_OUT ~std_logic_vector{{N-1}~downto~0}~122 0 34 (_entity (_out ))))
    (_process
      (SYNC_REG(_architecture 0 0 21 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . REG_ARC 3 -1
  )
)
V 000058 55 8912          1765986476645 MEMORY_ACCESS_ARC
(_unit VHDL (memory_access 0 32 (memory_access_arc 0 35 ))
  (_version v33)
  (_time 1765986476644 2025.12.17 17:47:56)
  (_source (\./src/memory_access.vhd\))
  (_use (std(standard))(.(segm_mips_const_pkg))(.(records_pkg))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765154453908)
    (_use )
  )
  (_component
    (DATA_MEMORY
      (_object
        (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 40 (_entity -1 ((i 32)))))
        (_generic (_internal M ~extSTD.STANDARD.NATURAL 0 40 (_entity -1 ((i 1024)))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal ADDR ~std_logic_vector{{N-1}~downto~0}~13 0 43 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1314 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal WRITE_DATA ~std_logic_vector{{N-1}~downto~0}~1314 0 44 (_entity (_in ))))
        (_port (_internal MemRead ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1316 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal READ_DATA ~std_logic_vector{{N-1}~downto~0}~1316 0 47 (_entity (_out ))))
      )
    )
    (MEM_WB_REGISTERS
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal WB ~extdesign0.records_pkg.WB_CTRL_REG 0 57 (_entity (_in ))))
        (_port (_internal READ_DATA ~std_logic_vector{{INST_SIZE-1}~downto~0}~13 0 58 (_entity (_in ))))
        (_port (_internal ADDRESS ~std_logic_vector{{INST_SIZE-1}~downto~0}~1318 0 59 (_entity (_in ))))
        (_port (_internal WRITE_REG ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~13 0 60 (_entity (_in ))))
        (_port (_internal WB_OUT ~extdesign0.records_pkg.WB_CTRL_REG 0 62 (_entity (_out ))))
        (_port (_internal READ_DATA_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1320 0 63 (_entity (_out ))))
        (_port (_internal ADDRESS_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1322 0 64 (_entity (_out ))))
        (_port (_internal WRITE_REG_OUT ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1324 0 65 (_entity (_out ))))
      )
    )
  )
  (_instantiation DAT_MEM 0 87 (_component DATA_MEMORY )
    (_generic
      ((N)((i 32)))
      ((M)((i 1024)))
    )
    (_port
      ((RESET)(RESET))
      ((ADDR)(ADDRESS_IN))
      ((WRITE_DATA)(WRITE_DATA))
      ((MemRead)(MEM(1)))
      ((MemWrite)(MEM(2)))
      ((READ_DATA)(READ_DATA_AUX))
    )
    (_use (_entity . data_memory)
      (_generic
        ((N)((i 32)))
        ((M)((i 1024)))
      )
      (_port
        ((RESET)(RESET))
        ((ADDR)(ADDR))
        ((WRITE_DATA)(WRITE_DATA))
        ((MemRead)(MemRead))
        ((MemWrite)(MemWrite))
        ((READ_DATA)(READ_DATA))
      )
    )
  )
  (_instantiation MEM_WB_REGS 0 99 (_component MEM_WB_REGISTERS )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((WB)(WB_IN))
      ((READ_DATA)(READ_DATA_AUX))
      ((ADDRESS)(ADDRESS_IN))
      ((WRITE_REG)(WRITE_REG_IN))
      ((WB_OUT)(WB_OUT))
      ((READ_DATA_OUT)(READ_DATA))
      ((ADDRESS_OUT)(ADDRESS_OUT))
      ((WRITE_REG_OUT)(WRITE_REG_OUT))
    )
    (_use (_entity . mem_wb_registers)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_port (_internal WB_IN ~extdesign0.records_pkg.WB_CTRL_REG 0 37 (_entity (_in ))))
    (_port (_internal MEM ~extdesign0.records_pkg.MEM_CTRL_REG 0 38 (_entity (_in ))))
    (_port (_internal FLAG_ZERO ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal NEW_PC_ADDR ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 40 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~122 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal ADDRESS_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~122 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~124 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal WRITE_DATA ~std_logic_vector{{INST_SIZE-1}~downto~0}~124 0 42 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~12 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal WRITE_REG_IN ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~12 0 43 (_entity (_in ))))
    (_port (_internal WB_OUT ~extdesign0.records_pkg.WB_CTRL_REG 0 45 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~126 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal READ_DATA ~std_logic_vector{{INST_SIZE-1}~downto~0}~126 0 46 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~128 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal ADDRESS_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~128 0 47 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1210 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal WRITE_REG_OUT ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1210 0 48 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1212 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal NEW_PC_ADDR_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1212 0 50 (_entity (_out ))))
    (_port (_internal PCSrc ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1318 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1326 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal READ_DATA_AUX ~std_logic_vector{{INST_SIZE-1}~downto~0}~1326 0 71 (_architecture (_uni ))))
    (_process
      (OUT_MEM(_architecture 0 0 75 (_process (_simple)(_target(13)(14))(_sensitivity(1)(3(0))(4)(5))(_read(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extdesign0.records_pkg.WB_CTRL_REG (. records_pkg WB_CTRL_REG)))
    (_type (_external ~extdesign0.records_pkg.MEM_CTRL_REG (. records_pkg MEM_CTRL_REG)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external design0.segm_mips_const_pkg.INST_SIZE(. segm_mips_const_pkg INST_SIZE)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_variable (_external design0.segm_mips_const_pkg.ADDR_SIZE(. segm_mips_const_pkg ADDR_SIZE)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extdesign0.segm_mips_const_pkg.~std_logic_vector{31~downto~0}~152 (. segm_mips_const_pkg ~std_logic_vector{31~downto~0}~152)))
    (_variable (_external design0.segm_mips_const_pkg.ZERO32b(. segm_mips_const_pkg ZERO32b)))
    (_variable (_external design0.segm_mips_const_pkg.NUM_ADDR(. segm_mips_const_pkg NUM_ADDR)))
  )
  (_model . MEMORY_ACCESS_ARC 4 -1
  )
)
V 000061 55 3463          1765986476917 MEM_WB_REGISTERS_ARC
(_unit VHDL (mem_wb_registers 0 32 (mem_wb_registers_arc 0 29 ))
  (_version v33)
  (_time 1765986476916 2025.12.17 17:47:56)
  (_source (\./src/mem_wb_registers.vhd\))
  (_use (std(standard))(.(segm_mips_const_pkg))(.(records_pkg))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765154454086)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_port (_internal WB ~extdesign0.records_pkg.WB_CTRL_REG 0 37 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal READ_DATA ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 38 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~122 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal ADDRESS ~std_logic_vector{{INST_SIZE-1}~downto~0}~122 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~12 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal WRITE_REG ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~12 0 40 (_entity (_in ))))
    (_port (_internal WB_OUT ~extdesign0.records_pkg.WB_CTRL_REG 0 42 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~124 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal READ_DATA_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~124 0 43 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~126 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal ADDRESS_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~126 0 44 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~128 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal WRITE_REG_OUT ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~128 0 45 (_entity (_out ))))
    (_process
      (SYNC_MEM_WB(_architecture 0 0 31 (_process (_simple)(_target(8)(6)(7)(9))(_sensitivity(1)(2)(0)(3)(4)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extdesign0.records_pkg.WB_CTRL_REG (. records_pkg WB_CTRL_REG)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external design0.segm_mips_const_pkg.INST_SIZE(. segm_mips_const_pkg INST_SIZE)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_variable (_external design0.segm_mips_const_pkg.ADDR_SIZE(. segm_mips_const_pkg ADDR_SIZE)))
    (_type (_external ~extdesign0.segm_mips_const_pkg.~std_logic_vector{31~downto~0}~152 (. segm_mips_const_pkg ~std_logic_vector{31~downto~0}~152)))
    (_variable (_external design0.segm_mips_const_pkg.ZERO32b(. segm_mips_const_pkg ZERO32b)))
  )
  (_static
    (2 2 )
    (2 2 2 2 2 )
  )
  (_model . MEM_WB_REGISTERS_ARC 1 -1
  )
)
V 000063 55 8365          1765986477156 INSTRUCTION_MEMORY_ARC
(_unit VHDL (instruction_memory 0 33 (instruction_memory_arc 0 22 ))
  (_version v33)
  (_time 1765986477156 2025.12.17 17:47:57)
  (_source (\./src/instruction_memory.vhd\))
  (_use (std(standard))(.(segm_mips_const_pkg))(std(textio))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765154454253)
    (_use )
  )
  (_object
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal READ_ADDR ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal INST ~std_logic_vector{{INST_SIZE-1}~downto~0}~122 0 37 (_entity (_out ))))
    (_process
      (line__26(_architecture 0 0 26 (_process (_simple)(_target(2))(_sensitivity(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external design0.segm_mips_const_pkg.INST_SIZE(. segm_mips_const_pkg INST_SIZE)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 3 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 3 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 3 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 3 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 3 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 3 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 3 3 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 3 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 3 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 3 2 3 2 2 )
    (2 2 2 2 2 2 2 3 2 3 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 3 3 2 2 2 2 2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 3 3 2 2 2 3 3 2 2 3 2 2 2 2 2 2 2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 3 2 2 2 3 2 3 3 2 2 3 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 3 2 3 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 3 2 2 2 3 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 3 3 2 2 2 2 3 2 3 2 3 3 2 2 2 2 2 2 2 3 2 2 3 2 3 )
    (2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 3 3 2 2 2 3 3 2 2 3 2 2 2 2 2 2 2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 3 3 2 2 2 2 2 3 2 2 3 3 2 2 2 2 2 2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 3 2 3 2 2 3 2 3 2 2 3 2 3 2 2 2 2 2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 3 3 2 2 2 3 3 3 2 3 2 2 2 2 2 2 2 2 3 2 3 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 )
    (2 2 2 3 2 2 2 3 2 2 2 2 2 2 2 3 3 3 3 3 3 3 3 3 3 3 2 3 2 3 3 3 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
  )
  (_model . INSTRUCTION_MEMORY_ARC 1 -1
  )
)
V 000065 55 8592          1765986477410 INSTRUCTION_FETCHING_ARC
(_unit VHDL (instruction_fetching 0 31 (instruction_fetching_arc 0 24 ))
  (_version v33)
  (_time 1765986477409 2025.12.17 17:47:57)
  (_source (\./src/instruction_fetching.vhd\))
  (_use (std(standard))(.(segm_mips_const_pkg))(.(records_pkg))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765154454408)
    (_use )
  )
  (_component
    (ADDER
      (_object
        (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 29 (_entity -1 ((i 32)))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal X ~std_logic_vector{{N-1}~downto~0}~13 0 31 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~136 0 32 (_entity (_in ))))
        (_port (_internal CIN ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal COUT ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~138 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal R ~std_logic_vector{{N-1}~downto~0}~138 0 35 (_entity (_out ))))
      )
    )
    (REG
      (_object
        (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 40 (_entity -1 ((i 32)))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1310 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal DATA_IN ~std_logic_vector{{N-1}~downto~0}~1310 0 44 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1312 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal DATA_OUT ~std_logic_vector{{N-1}~downto~0}~1312 0 45 (_entity (_out ))))
      )
    )
    (INSTRUCTION_MEMORY
      (_object
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal READ_ADDR ~std_logic_vector{{INST_SIZE-1}~downto~0}~1320 0 63 (_entity (_in ))))
        (_port (_internal INST ~std_logic_vector{{INST_SIZE-1}~downto~0}~1322 0 64 (_entity (_out ))))
      )
    )
    (IF_ID_REGISTERS
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal NEW_PC_ADDR_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~13 0 53 (_entity (_in ))))
        (_port (_internal INST_REG_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~1314 0 54 (_entity (_in ))))
        (_port (_internal NEW_PC_ADDR_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1316 0 55 (_entity (_out ))))
        (_port (_internal INST_REG_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1318 0 56 (_entity (_out ))))
      )
    )
  )
  (_instantiation myADDER 0 78 (_component ADDER )
    (_generic
      ((N)((i 32)))
    )
    (_port
      ((X)(PC_ADDR_AUX1))
      ((Y)(_string \"00000000000000000000000000000100"\))
      ((CIN)((i 2)))
      ((COUT)(PC_ADDR_AUX2(32)))
      ((R)(PC_ADDR_AUX2(d_31_0)))
    )
    (_use (_entity . adder)
      (_generic
        ((N)((i 32)))
      )
      (_port
        ((X)(X))
        ((Y)(Y))
        ((CIN)(CIN))
        ((COUT)(COUT))
        ((R)(R))
      )
    )
  )
  (_instantiation PC 0 98 (_component REG )
    (_generic
      ((N)((i 32)))
    )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((DATA_IN)(PC_ADDR_AUX3))
      ((DATA_OUT)(PC_ADDR_AUX1))
    )
    (_use (_entity . reg)
      (_generic
        ((N)((i 32)))
      )
      (_port
        ((CLK)(CLK))
        ((RESET)(RESET))
        ((DATA_IN)(DATA_IN))
        ((DATA_OUT)(DATA_OUT))
      )
    )
  )
  (_instantiation INST_MEM 0 107 (_component INSTRUCTION_MEMORY )
    (_port
      ((RESET)(RESET))
      ((READ_ADDR)(PC_ADDR_AUX1))
      ((INST)(INST_AUX))
    )
    (_use (_entity . instruction_memory)
    )
  )
  (_instantiation IF_ID_REG 0 114 (_component IF_ID_REGISTERS )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((NEW_PC_ADDR_IN)(PC_ADDR_AUX2(d_31_0)))
      ((INST_REG_IN)(INST_AUX))
      ((NEW_PC_ADDR_OUT)(NEW_PC_ADDR_OUT))
      ((INST_REG_OUT)(INSTRUCTION))
    )
    (_use (_entity . if_id_registers)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
    (_port (_internal PCSrc ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal NEW_PC_ADDR_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 37 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~122 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal NEW_PC_ADDR_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~122 0 39 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~124 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal INSTRUCTION ~std_logic_vector{{INST_SIZE-1}~downto~0}~124 0 40 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1314 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1316 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1318 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1324 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal PC_ADDR_AUX1 ~std_logic_vector{{INST_SIZE-1}~downto~0}~1324 0 69 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{INST_SIZE~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 32)(i 0))))))
    (_signal (_internal PC_ADDR_AUX2 ~std_logic_vector{INST_SIZE~downto~0}~13 0 70 (_architecture (_uni ))))
    (_signal (_internal PC_ADDR_AUX3 ~std_logic_vector{{INST_SIZE-1}~downto~0}~1324 0 71 (_architecture (_uni ))))
    (_signal (_internal INST_AUX ~std_logic_vector{{INST_SIZE-1}~downto~0}~1324 0 72 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{INST_SIZE{{INST_SIZE-1}~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{INST_SIZE{{INST_SIZE-1}~downto~0}~1325 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{INST_SIZE{{INST_SIZE-1}~downto~0}~1326 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_process
      (MUX_PC(_architecture 0 0 88 (_process (_simple)(_target(8))(_sensitivity(7)(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external design0.segm_mips_const_pkg.INST_SIZE(. segm_mips_const_pkg INST_SIZE)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . INSTRUCTION_FETCHING_ARC 6 -1
  )
)
V 000065 55 15312         1765986477663 INSTRUCTION_DECODING_ARC
(_unit VHDL (instruction_decoding 0 32 (instruction_decoding_arc 0 39 ))
  (_version v33)
  (_time 1765986477662 2025.12.17 17:47:57)
  (_source (\./src/instruction_decoding.vhd\))
  (_use (std(standard))(.(segm_mips_const_pkg))(.(records_pkg))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765154454579)
    (_use )
  )
  (_component
    (REGISTERS
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal RW ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal RS_ADDR ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~13 0 48 (_entity (_in ))))
        (_port (_internal RT_ADDR ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1318 0 49 (_entity (_in ))))
        (_port (_internal RD_ADDR ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1320 0 50 (_entity (_in ))))
        (_port (_internal WRITE_DATA ~std_logic_vector{{INST_SIZE-1}~downto~0}~13 0 51 (_entity (_in ))))
        (_port (_internal RS ~std_logic_vector{{INST_SIZE-1}~downto~0}~1322 0 52 (_entity (_out ))))
        (_port (_internal RT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1324 0 53 (_entity (_out ))))
      )
    )
    (CONTROL_UNIT
      (_object
        (_port (_internal OP ~std_logic_vector{5~downto~0}~13 0 60 (_entity (_in ))))
        (_port (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
        (_port (_internal MemtoReg ~extieee.std_logic_1164.std_logic 0 62 (_entity (_out ))))
        (_port (_internal Brach ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal MemRead ~extieee.std_logic_1164.std_logic 0 64 (_entity (_out ))))
        (_port (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
        (_port (_internal RegDst ~extieee.std_logic_1164.std_logic 0 66 (_entity (_out ))))
        (_port (_internal ALUSrc ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
        (_port (_internal ALUOp0 ~extieee.std_logic_1164.std_logic 0 68 (_entity (_out ))))
        (_port (_internal ALUOp1 ~extieee.std_logic_1164.std_logic 0 69 (_entity (_out ))))
        (_port (_internal ALUOp2 ~extieee.std_logic_1164.std_logic 0 70 (_entity (_out ))))
      )
    )
    (ID_EX_REGISTERS
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 79 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 80 (_entity (_in ))))
        (_port (_internal NEW_PC_ADDR_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~1326 0 82 (_entity (_in ))))
        (_port (_internal OFFSET_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~1328 0 84 (_entity (_in ))))
        (_port (_internal RT_ADDR_IN ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1330 0 85 (_entity (_in ))))
        (_port (_internal RD_ADDR_IN ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1332 0 86 (_entity (_in ))))
        (_port (_internal RS_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~1334 0 88 (_entity (_in ))))
        (_port (_internal RT_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~1336 0 89 (_entity (_in ))))
        (_port (_internal WB_IN ~extdesign0.records_pkg.WB_CTRL_REG 0 91 (_entity (_in ))))
        (_port (_internal M_IN ~extdesign0.records_pkg.MEM_CTRL_REG 0 92 (_entity (_in ))))
        (_port (_internal EX_IN ~extdesign0.records_pkg.EX_CTRL_REG 0 93 (_entity (_in ))))
        (_port (_internal NEW_PC_ADDR_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1338 0 96 (_entity (_out ))))
        (_port (_internal OFFSET_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1340 0 98 (_entity (_out ))))
        (_port (_internal RT_ADDR_OUT ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1342 0 99 (_entity (_out ))))
        (_port (_internal RD_ADDR_OUT ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1344 0 100 (_entity (_out ))))
        (_port (_internal RS_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1346 0 102 (_entity (_out ))))
        (_port (_internal RT_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1348 0 103 (_entity (_out ))))
        (_port (_internal WB_OUT ~extdesign0.records_pkg.WB_CTRL_REG 0 105 (_entity (_out ))))
        (_port (_internal M_OUT ~extdesign0.records_pkg.MEM_CTRL_REG 0 106 (_entity (_out ))))
        (_port (_internal EX_OUT ~extdesign0.records_pkg.EX_CTRL_REG 0 107 (_entity (_out ))))
      )
    )
  )
  (_instantiation REGS 0 124 (_component REGISTERS )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((RW)(RegWrite))
      ((RS_ADDR)(INSTRUCTION(d_25_21)))
      ((RT_ADDR)(INSTRUCTION(d_20_16)))
      ((RD_ADDR)(WRITE_REG))
      ((WRITE_DATA)(WRITE_DATA))
      ((RS)(RS_AUX))
      ((RT)(RT_AUX))
    )
    (_use (_entity . registers)
    )
  )
  (_instantiation CTRL 0 137 (_component CONTROL_UNIT )
    (_port
      ((OP)(INSTRUCTION(d_31_26)))
      ((RegWrite)(WB_AUX(0)))
      ((MemtoReg)(WB_AUX(1)))
      ((Brach)(MEM_AUX(0)))
      ((MemRead)(MEM_AUX(1)))
      ((MemWrite)(MEM_AUX(2)))
      ((RegDst)(EX_AUX(0)))
      ((ALUSrc)(EX_AUX(2)))
      ((ALUOp0)(EX_AUX(1_0)))
      ((ALUOp1)(EX_AUX(1_1)))
      ((ALUOp2)(EX_AUX(1_2)))
    )
    (_use (_entity . control_unit)
    )
  )
  (_instantiation ID_EX_REGS 0 161 (_component ID_EX_REGISTERS )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((NEW_PC_ADDR_IN)(NEW_PC_ADDR_IN))
      ((OFFSET_IN)(OFFSET_AUX))
      ((RT_ADDR_IN)(INSTRUCTION(d_20_16)))
      ((RD_ADDR_IN)(INSTRUCTION(d_15_11)))
      ((RS_IN)(RS_AUX))
      ((RT_IN)(RT_AUX))
      ((WB_IN)(WB_AUX))
      ((M_IN)(MEM_AUX))
      ((EX_IN)(EX_AUX))
      ((NEW_PC_ADDR_OUT)(NEW_PC_ADDR_OUT))
      ((OFFSET_OUT)(OFFSET))
      ((RT_ADDR_OUT)(RT_ADDR))
      ((RD_ADDR_OUT)(RD_ADDR))
      ((RS_OUT)(RS))
      ((RT_OUT)(RT))
      ((WB_OUT)(WB_CR))
      ((M_OUT)(MEM_CR))
      ((EX_OUT)(EX_CR))
    )
    (_use (_entity . id_ex_registers)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal INSTRUCTION ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 37 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal NEW_PC_ADDR_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~122 0 38 (_entity (_in ))))
    (_port (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~124 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal WRITE_DATA ~std_logic_vector{{INST_SIZE-1}~downto~0}~124 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~12 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal WRITE_REG ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~12 0 42 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~126 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal NEW_PC_ADDR_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~126 0 44 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~128 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal OFFSET ~std_logic_vector{{INST_SIZE-1}~downto~0}~128 0 46 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1210 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RT_ADDR ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1210 0 47 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1212 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RD_ADDR ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1212 0 48 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1214 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal RS ~std_logic_vector{{INST_SIZE-1}~downto~0}~1214 0 50 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1216 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal RT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1216 0 51 (_entity (_out ))))
    (_port (_internal WB_CR ~extdesign0.records_pkg.WB_CTRL_REG 0 53 (_entity (_out ))))
    (_port (_internal MEM_CR ~extdesign0.records_pkg.MEM_CTRL_REG 0 54 (_entity (_out ))))
    (_port (_internal EX_CR ~extdesign0.records_pkg.EX_CTRL_REG 0 55 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1318 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1320 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1322 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1324 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1326 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1328 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1330 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1332 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1334 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1336 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1338 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1340 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1342 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1344 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1346 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1348 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1350 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal OFFSET_AUX ~std_logic_vector{{INST_SIZE-1}~downto~0}~1350 0 112 (_architecture (_uni ))))
    (_signal (_internal RS_AUX ~std_logic_vector{{INST_SIZE-1}~downto~0}~1350 0 113 (_architecture (_uni ))))
    (_signal (_internal RT_AUX ~std_logic_vector{{INST_SIZE-1}~downto~0}~1350 0 114 (_architecture (_uni ))))
    (_signal (_internal WB_AUX ~extdesign0.records_pkg.WB_CTRL_REG 0 115 (_architecture (_uni ))))
    (_signal (_internal MEM_AUX ~extdesign0.records_pkg.MEM_CTRL_REG 0 116 (_architecture (_uni ))))
    (_signal (_internal EX_AUX ~extdesign0.records_pkg.EX_CTRL_REG 0 117 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}{25~downto~21}~13 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 21))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}{20~downto~16}~13 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}{{INST_SIZE-1}~downto~26}~13 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}{15~downto~0}~13 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}{15~downto~0}~1351 0 158 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}{20~downto~16}~1352 0 168 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}{15~downto~11}~13 0 169 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 11))))))
    (_process
      (line__156(_architecture 0 0 156 (_assignment (_simple)(_target(16))(_sensitivity(2(15))(2(d_15_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external design0.segm_mips_const_pkg.INST_SIZE(. segm_mips_const_pkg INST_SIZE)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_variable (_external design0.segm_mips_const_pkg.ADDR_SIZE(. segm_mips_const_pkg ADDR_SIZE)))
    (_type (_external ~extdesign0.records_pkg.WB_CTRL_REG (. records_pkg WB_CTRL_REG)))
    (_type (_external ~extdesign0.records_pkg.MEM_CTRL_REG (. records_pkg MEM_CTRL_REG)))
    (_type (_external ~extdesign0.records_pkg.EX_CTRL_REG (. records_pkg EX_CTRL_REG)))
    (_type (_external ~extdesign0.records_pkg.ALU_OP_INPUT (. records_pkg ALU_OP_INPUT)))
    (_type (_external ~extdesign0.segm_mips_const_pkg.~std_logic_vector{15~downto~0}~15 (. segm_mips_const_pkg ~std_logic_vector{15~downto~0}~15)))
    (_variable (_external design0.segm_mips_const_pkg.ZERO16b(. segm_mips_const_pkg ZERO16b)))
    (_type (_external ~extdesign0.segm_mips_const_pkg.~std_logic_vector{15~downto~0}~156 (. segm_mips_const_pkg ~std_logic_vector{15~downto~0}~156)))
    (_variable (_external design0.segm_mips_const_pkg.ONE16b(. segm_mips_const_pkg ONE16b)))
  )
  (_model . INSTRUCTION_DECODING_ARC 1 -1
  )
)
V 000060 55 2450          1765986477898 IF_ID_REGISTERS_ARC
(_unit VHDL (if_id_registers 0 31 (if_id_registers_arc 0 20 ))
  (_version v33)
  (_time 1765986477897 2025.12.17 17:47:57)
  (_source (\./src/if_id_registers.vhd\))
  (_use (std(standard))(.(segm_mips_const_pkg))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765154454770)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal NEW_PC_ADDR_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~122 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal INST_REG_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~122 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~124 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal NEW_PC_ADDR_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~124 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~126 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal INST_REG_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~126 0 38 (_entity (_out ))))
    (_process
      (SYNC_IF_ID(_architecture 0 0 22 (_process (_simple)(_target(4)(5))(_sensitivity(3)(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external design0.segm_mips_const_pkg.INST_SIZE(. segm_mips_const_pkg INST_SIZE)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . IF_ID_REGISTERS_ARC 1 -1
  )
)
V 000060 55 5708          1765986478150 ID_EX_REGISTERS_ARC
(_unit VHDL (id_ex_registers 0 32 (id_ex_registers_arc 0 44 ))
  (_version v33)
  (_time 1765986478149 2025.12.17 17:47:58)
  (_source (\./src/id_ex_registers.vhd\))
  (_use (std(standard))(.(segm_mips_const_pkg))(.(records_pkg))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765154454973)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal NEW_PC_ADDR_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 38 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal OFFSET_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~122 0 40 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~12 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RT_ADDR_IN ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~12 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~124 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RD_ADDR_IN ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~124 0 42 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~126 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal RS_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~126 0 44 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~128 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal RT_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~128 0 45 (_entity (_in ))))
    (_port (_internal WB_IN ~extdesign0.records_pkg.WB_CTRL_REG 0 47 (_entity (_in ))))
    (_port (_internal M_IN ~extdesign0.records_pkg.MEM_CTRL_REG 0 48 (_entity (_in ))))
    (_port (_internal EX_IN ~extdesign0.records_pkg.EX_CTRL_REG 0 49 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1210 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal NEW_PC_ADDR_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1210 0 54 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1212 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal OFFSET_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1212 0 56 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1214 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RT_ADDR_OUT ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1214 0 57 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1216 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RD_ADDR_OUT ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1216 0 58 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1218 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal RS_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1218 0 60 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1220 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal RT_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1220 0 61 (_entity (_out ))))
    (_port (_internal WB_OUT ~extdesign0.records_pkg.WB_CTRL_REG 0 63 (_entity (_out ))))
    (_port (_internal M_OUT ~extdesign0.records_pkg.MEM_CTRL_REG 0 64 (_entity (_out ))))
    (_port (_internal EX_OUT ~extdesign0.records_pkg.EX_CTRL_REG 0 65 (_entity (_out ))))
    (_process
      (SYNC_ID_EX(_architecture 0 0 46 (_process (_simple)(_target(17)(16)(19)(18)(12)(13)(14)(15)(11))(_sensitivity(1)(2)(0)(5)(3)(4)(8)(9)(7)(10)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external design0.segm_mips_const_pkg.INST_SIZE(. segm_mips_const_pkg INST_SIZE)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_variable (_external design0.segm_mips_const_pkg.ADDR_SIZE(. segm_mips_const_pkg ADDR_SIZE)))
    (_type (_external ~extdesign0.records_pkg.WB_CTRL_REG (. records_pkg WB_CTRL_REG)))
    (_type (_external ~extdesign0.records_pkg.MEM_CTRL_REG (. records_pkg MEM_CTRL_REG)))
    (_type (_external ~extdesign0.records_pkg.EX_CTRL_REG (. records_pkg EX_CTRL_REG)))
    (_type (_external ~extdesign0.records_pkg.ALU_OP_INPUT (. records_pkg ALU_OP_INPUT)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 )
    (2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ID_EX_REGISTERS_ARC 1 -1
  )
)
V 000055 55 1822          1765986478442 FULL_ADDER_ARC
(_unit VHDL (full_adder 0 8 (full_adder_arc 0 15 ))
  (_version v33)
  (_time 1765986478442 2025.12.17 17:47:58)
  (_source (\./src/full_adder.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765154455141)
    (_use )
  )
  (_object
    (_port (_internal X ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal CIN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal COUT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_signal (_internal G ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ))))
    (_signal (_internal P ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ))))
    (_signal (_internal K ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ))))
    (_process
      (line__21(_architecture 0 0 21 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
      (line__22(_architecture 1 0 22 (_assignment (_simple)(_target(6))(_sensitivity(0)(1)))))
      (line__23(_architecture 2 0 23 (_assignment (_simple)(_target(7))(_sensitivity(0)(1)))))
      (line__24(_architecture 3 0 24 (_assignment (_simple)(_target(3))(_sensitivity(5)(6)(2)))))
      (line__25(_architecture 4 0 25 (_assignment (_simple)(_target(4))(_sensitivity(6)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . FULL_ADDER_ARC 5 -1
  )
)
V 000054 55 13861         1765986478726 EXECUTION_ARC
(_unit VHDL (execution 0 31 (execution_arc 0 35 ))
  (_version v33)
  (_time 1765986478725 2025.12.17 17:47:58)
  (_source (\./src/execution.vhd\))
  (_use (std(standard))(.(segm_mips_const_pkg))(.(records_pkg))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765154455310)
    (_use )
  )
  (_component
    (ALU_CONTROL
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal FUNCT ~std_logic_vector{5~downto~0}~13 0 42 (_entity (_in ))))
        (_port (_internal ALU_OP_IN ~extdesign0.records_pkg.ALU_OP_INPUT 0 43 (_entity (_in ))))
        (_port (_internal ALU_IN ~extdesign0.records_pkg.ALU_INPUT 0 45 (_entity (_out ))))
      )
    )
    (ADDER
      (_object
        (_generic (_internal N ~extSTD.STANDARD.INTEGER 0 61 (_entity -1 ((i 32)))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1322 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal X ~std_logic_vector{{N-1}~downto~0}~1322 0 63 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1324 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~1324 0 64 (_entity (_in ))))
        (_port (_internal CIN ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal COUT ~extieee.std_logic_1164.std_logic 0 66 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1326 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal R ~std_logic_vector{{N-1}~downto~0}~1326 0 67 (_entity (_out ))))
      )
    )
    (ALU
      (_object
        (_generic (_internal N ~extSTD.STANDARD.INTEGER 0 50 (_entity -1 ((i 32)))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal X ~std_logic_vector{{N-1}~downto~0}~13 0 52 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1318 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~1318 0 53 (_entity (_in ))))
        (_port (_internal ALU_IN ~extdesign0.records_pkg.ALU_INPUT 0 54 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1320 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal R ~std_logic_vector{{N-1}~downto~0}~1320 0 55 (_entity (_out ))))
        (_port (_internal FLAGS ~extdesign0.records_pkg.ALU_FLAGS 0 56 (_entity (_out ))))
      )
    )
    (EX_MEM_REGISTERS
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal WB_CR_IN ~extdesign0.records_pkg.WB_CTRL_REG 0 75 (_entity (_in ))))
        (_port (_internal MEM_CR_IN ~extdesign0.records_pkg.MEM_CTRL_REG 0 76 (_entity (_in ))))
        (_port (_internal NEW_PC_ADDR_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~13 0 77 (_entity (_in ))))
        (_port (_internal ALU_FLAGS_IN ~extdesign0.records_pkg.ALU_FLAGS 0 78 (_entity (_in ))))
        (_port (_internal ALU_RES_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~1328 0 79 (_entity (_in ))))
        (_port (_internal RT_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~1330 0 80 (_entity (_in ))))
        (_port (_internal RT_RD_ADDR_IN ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~13 0 81 (_entity (_in ))))
        (_port (_internal WB_CR_OUT ~extdesign0.records_pkg.WB_CTRL_REG 0 83 (_entity (_out ))))
        (_port (_internal MEM_CR_OUT ~extdesign0.records_pkg.MEM_CTRL_REG 0 84 (_entity (_out ))))
        (_port (_internal NEW_PC_ADDR_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1332 0 85 (_entity (_out ))))
        (_port (_internal ALU_FLAGS_OUT ~extdesign0.records_pkg.ALU_FLAGS 0 86 (_entity (_out ))))
        (_port (_internal ALU_RES_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1334 0 87 (_entity (_out ))))
        (_port (_internal RT_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1336 0 88 (_entity (_out ))))
        (_port (_internal RT_RD_ADDR_OUT ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1338 0 89 (_entity (_out ))))
      )
    )
  )
  (_instantiation ALU_CTRL 0 107 (_component ALU_CONTROL )
    (_port
      ((CLK)(CLK))
      ((FUNCT)(OFFSET(d_5_0)))
      ((ALU_OP_IN)(EX_CR(1)))
      ((ALU_IN)(ALU_IN_AUX))
    )
    (_use (_entity . alu_control)
    )
  )
  (_instantiation ADDER_MIPS 0 115 (_component ADDER )
    (_generic
      ((N)((i 32)))
    )
    (_port
      ((X)(NEW_PC_ADDR_IN))
      ((Y)(OFFSET_SHIFT2))
      ((CIN)((i 2)))
      ((COUT)(CARRY_AUX))
      ((R)(PC_ADDR_AUX))
    )
    (_use (_entity . adder)
      (_generic
        ((N)((i 32)))
      )
      (_port
        ((X)(X))
        ((Y)(Y))
        ((CIN)(CIN))
        ((COUT)(COUT))
        ((R)(R))
      )
    )
  )
  (_instantiation ALU_MIPS 0 145 (_component ALU )
    (_generic
      ((N)((i 32)))
    )
    (_port
      ((X)(RS))
      ((Y)(ALU_REG_IN))
      ((ALU_IN)(ALU_IN_AUX))
      ((R)(ALU_RES_AUX))
      ((FLAGS)(ALU_FLAGS_AUX))
    )
    (_use (_entity . alu)
      (_generic
        ((N)((i 32)))
      )
      (_port
        ((X)(X))
        ((Y)(Y))
        ((ALU_IN)(ALU_IN))
        ((R)(R))
        ((FLAGS)(FLAGS))
      )
    )
  )
  (_instantiation EX_MEM_REGS 0 155 (_component EX_MEM_REGISTERS )
    (_port
      ((CLK)(CLK))
      ((RESET)(RESET))
      ((WB_CR_IN)(WB_CR))
      ((MEM_CR_IN)(MEM_CR))
      ((NEW_PC_ADDR_IN)(PC_ADDR_AUX))
      ((ALU_FLAGS_IN)(ALU_FLAGS_AUX))
      ((ALU_RES_IN)(ALU_RES_AUX))
      ((RT_IN)(RT))
      ((RT_RD_ADDR_IN)(RT_RD_ADDR_AUX))
      ((WB_CR_OUT)(WB_CR_OUT))
      ((MEM_CR_OUT)(MEM_CR_OUT))
      ((NEW_PC_ADDR_OUT)(NEW_PC_ADDR_OUT))
      ((ALU_FLAGS_OUT)(ALU_FLAGS_OUT))
      ((ALU_RES_OUT)(ALU_RES_OUT))
      ((RT_OUT)(RT_OUT))
      ((RT_RD_ADDR_OUT)(RT_RD_ADDR_OUT))
    )
    (_use (_entity . ex_mem_registers)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
    (_port (_internal WB_CR ~extdesign0.records_pkg.WB_CTRL_REG 0 36 (_entity (_in ))))
    (_port (_internal MEM_CR ~extdesign0.records_pkg.MEM_CTRL_REG 0 37 (_entity (_in ))))
    (_port (_internal EX_CR ~extdesign0.records_pkg.EX_CTRL_REG 0 38 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal NEW_PC_ADDR_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal RS ~std_logic_vector{{INST_SIZE-1}~downto~0}~122 0 40 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~124 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal RT ~std_logic_vector{{INST_SIZE-1}~downto~0}~124 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~126 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal OFFSET ~std_logic_vector{{INST_SIZE-1}~downto~0}~126 0 42 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~12 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RT_ADDR ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~12 0 43 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~128 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RD_ADDR ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~128 0 44 (_entity (_in ))))
    (_port (_internal WB_CR_OUT ~extdesign0.records_pkg.WB_CTRL_REG 0 47 (_entity (_out ))))
    (_port (_internal MEM_CR_OUT ~extdesign0.records_pkg.MEM_CTRL_REG 0 48 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1210 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal NEW_PC_ADDR_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1210 0 49 (_entity (_out ))))
    (_port (_internal ALU_FLAGS_OUT ~extdesign0.records_pkg.ALU_FLAGS 0 50 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1212 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal ALU_RES_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1212 0 51 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1214 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal RT_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1214 0 52 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1216 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RT_RD_ADDR_OUT ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1216 0 53 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1328 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1330 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~13 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1332 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1334 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1336 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1338 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal CARRY_AUX ~extieee.std_logic_1164.std_logic 0 95 (_architecture (_uni ))))
    (_signal (_internal ALU_IN_AUX ~extdesign0.records_pkg.ALU_INPUT 0 96 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1340 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal PC_ADDR_AUX ~std_logic_vector{{INST_SIZE-1}~downto~0}~1340 0 97 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1342 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal RT_RD_ADDR_AUX ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1342 0 98 (_architecture (_uni ))))
    (_signal (_internal OFFSET_SHIFT2 ~std_logic_vector{{INST_SIZE-1}~downto~0}~1340 0 99 (_architecture (_uni ))))
    (_signal (_internal ALU_REG_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~1340 0 100 (_architecture (_uni ))))
    (_signal (_internal ALU_RES_AUX ~std_logic_vector{{INST_SIZE-1}~downto~0}~1340 0 101 (_architecture (_uni ))))
    (_signal (_internal ALU_FLAGS_AUX ~extdesign0.records_pkg.ALU_FLAGS 0 102 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}{29~downto~0}~13 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 29)(i 0))))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}{5~downto~0}~13 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_process
      (line__105(_architecture 0 0 105 (_assignment (_simple)(_target(22))(_sensitivity(8(d_29_0))))))
      (MUX_RT_RD(_architecture 1 0 125 (_process (_simple)(_target(21))(_sensitivity(4(0))(9)(10))(_read(4)))))
      (MUX_ALU(_architecture 2 0 135 (_process (_simple)(_target(23))(_sensitivity(23)(4(2))(8)(7))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extdesign0.records_pkg.WB_CTRL_REG (. records_pkg WB_CTRL_REG)))
    (_type (_external ~extdesign0.records_pkg.MEM_CTRL_REG (. records_pkg MEM_CTRL_REG)))
    (_type (_external ~extdesign0.records_pkg.EX_CTRL_REG (. records_pkg EX_CTRL_REG)))
    (_type (_external ~extdesign0.records_pkg.ALU_OP_INPUT (. records_pkg ALU_OP_INPUT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external design0.segm_mips_const_pkg.INST_SIZE(. segm_mips_const_pkg INST_SIZE)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_variable (_external design0.segm_mips_const_pkg.ADDR_SIZE(. segm_mips_const_pkg ADDR_SIZE)))
    (_type (_external ~extdesign0.records_pkg.ALU_FLAGS (. records_pkg ALU_FLAGS)))
    (_type (_external ~extdesign0.records_pkg.ALU_INPUT (. records_pkg ALU_INPUT)))
  )
  (_static
    (2 2 )
  )
  (_model . EXECUTION_ARC 9 -1
  )
)
V 000061 55 4587          1765986479029 EX_MEM_REGISTERS_ARC
(_unit VHDL (ex_mem_registers 0 31 (ex_mem_registers_arc 0 32 ))
  (_version v33)
  (_time 1765986479028 2025.12.17 17:47:59)
  (_source (\./src/ex_mem_registers.vhd\))
  (_use (std(standard))(.(segm_mips_const_pkg))(.(records_pkg))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765154455484)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
    (_port (_internal WB_CR_IN ~extdesign0.records_pkg.WB_CTRL_REG 0 36 (_entity (_in ))))
    (_port (_internal MEM_CR_IN ~extdesign0.records_pkg.MEM_CTRL_REG 0 37 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal NEW_PC_ADDR_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~12 0 38 (_entity (_in ))))
    (_port (_internal ALU_FLAGS_IN ~extdesign0.records_pkg.ALU_FLAGS 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal ALU_RES_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~122 0 40 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~124 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal RT_IN ~std_logic_vector{{INST_SIZE-1}~downto~0}~124 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~12 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RT_RD_ADDR_IN ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~12 0 42 (_entity (_in ))))
    (_port (_internal WB_CR_OUT ~extdesign0.records_pkg.WB_CTRL_REG 0 45 (_entity (_out ))))
    (_port (_internal MEM_CR_OUT ~extdesign0.records_pkg.MEM_CTRL_REG 0 46 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~126 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal NEW_PC_ADDR_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~126 0 47 (_entity (_out ))))
    (_port (_internal ALU_FLAGS_OUT ~extdesign0.records_pkg.ALU_FLAGS 0 48 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~128 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal ALU_RES_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~128 0 49 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{INST_SIZE-1}~downto~0}~1210 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal RT_OUT ~std_logic_vector{{INST_SIZE-1}~downto~0}~1210 0 50 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1212 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RT_RD_ADDR_OUT ~std_logic_vector{{ADDR_SIZE-1}~downto~0}~1212 0 51 (_entity (_out ))))
    (_process
      (SYNC_EX_MEM(_architecture 0 0 35 (_process (_simple)(_target(13)(14)(9)(10)(11)(15)(12))(_sensitivity(0)(3)(1)(2)(5)(4)(6)(7)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extdesign0.records_pkg.WB_CTRL_REG (. records_pkg WB_CTRL_REG)))
    (_type (_external ~extdesign0.records_pkg.MEM_CTRL_REG (. records_pkg MEM_CTRL_REG)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_variable (_external design0.segm_mips_const_pkg.INST_SIZE(. segm_mips_const_pkg INST_SIZE)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extdesign0.records_pkg.ALU_FLAGS (. records_pkg ALU_FLAGS)))
    (_variable (_external design0.segm_mips_const_pkg.ADDR_SIZE(. segm_mips_const_pkg ADDR_SIZE)))
    (_type (_external ~extdesign0.segm_mips_const_pkg.~std_logic_vector{31~downto~0}~152 (. segm_mips_const_pkg ~std_logic_vector{31~downto~0}~152)))
    (_variable (_external design0.segm_mips_const_pkg.ZERO32b(. segm_mips_const_pkg ZERO32b)))
  )
  (_static
    (2 2 )
    (2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . EX_MEM_REGISTERS_ARC 1 -1
  )
)
V 000056 55 2815          1765986479289 DATA_MEMORY_ARC
(_unit VHDL (data_memory 0 34 (data_memory_arc 0 25 ))
  (_version v33)
  (_time 1765986479288 2025.12.17 17:47:59)
  (_source (\./src/data_memory.vhd\))
  (_use (std(standard))(.(segm_mips_const_pkg))(std(textio))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765154455639)
    (_use )
  )
  (_object
    (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 35 (_entity )))
    (_generic (_internal M ~extSTD.STANDARD.NATURAL 0 35 (_entity )))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal ADDR ~std_logic_vector{{N-1}~downto~0}~12 0 38 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~122 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal WRITE_DATA ~std_logic_vector{{N-1}~downto~0}~122 0 39 (_entity (_in ))))
    (_port (_internal MemRead ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
    (_port (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~124 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal READ_DATA ~std_logic_vector{{N-1}~downto~0}~124 0 42 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal MEM_T 0 27 (_array ~std_logic_vector{{N-1}~downto~0}~13 ((_downto (c 5 )(i 0))))))
    (_signal (_internal MEM MEM_T 0 28 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{N-1}{9~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{{N-1}{9~downto~0}~135 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (MEM_PROC(_architecture 0 0 32 (_process (_simple)(_target(6)(5))(_sensitivity(6)(3)(2)(4)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_split (6)
  )
  (_model . DATA_MEMORY_ARC 6 -1
  )
)
V 000057 55 4128          1765986479542 CONTROL_UNIT_ARC
(_unit VHDL (control_unit 0 31 (control_unit_arc 0 29 ))
  (_version v33)
  (_time 1765986479541 2025.12.17 17:47:59)
  (_source (\./src/control_unit.vhd\))
  (_use (std(standard))(.(segm_mips_const_pkg))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765154455787)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal OP ~std_logic_vector{5~downto~0}~12 0 34 (_entity (_in ))))
    (_port (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal MemtoReg ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_port (_internal Brach ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
    (_port (_internal MemRead ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_port (_internal RegDst ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
    (_port (_internal ALUSrc ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
    (_port (_internal ALUOp0 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_port (_internal ALUOp1 ~extieee.std_logic_1164.std_logic 0 44 (_entity (_out ))))
    (_port (_internal ALUOp2 ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
    (_signal (_internal R_TYPE ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal LW ~extieee.std_logic_1164.std_logic 0 33 (_architecture (_uni ))))
    (_signal (_internal SW ~extieee.std_logic_1164.std_logic 0 34 (_architecture (_uni ))))
    (_signal (_internal BEQ ~extieee.std_logic_1164.std_logic 0 35 (_architecture (_uni ))))
    (_signal (_internal LUI ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ))))
    (_process
      (line__40(_architecture 0 0 40 (_assignment (_simple)(_target(11))(_sensitivity(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))))))
      (line__43(_architecture 1 0 43 (_assignment (_simple)(_target(12))(_sensitivity(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))))))
      (line__46(_architecture 2 0 46 (_assignment (_simple)(_target(13))(_sensitivity(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))))))
      (line__49(_architecture 3 0 49 (_assignment (_simple)(_target(14))(_sensitivity(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))))))
      (line__52(_architecture 4 0 52 (_assignment (_simple)(_target(15))(_sensitivity(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))))))
      (line__55(_architecture 5 0 55 (_assignment (_simple)(_target(1))(_sensitivity(11)(12)(15)))))
      (line__56(_architecture 6 0 56 (_assignment (_simple)(_alias((MemtoReg)(LW)))(_target(2))(_sensitivity(12)))))
      (line__57(_architecture 7 0 57 (_assignment (_simple)(_alias((Brach)(BEQ)))(_target(3))(_sensitivity(14)))))
      (line__58(_architecture 8 0 58 (_assignment (_simple)(_target(4))(_sensitivity(12)(15)))))
      (line__59(_architecture 9 0 59 (_assignment (_simple)(_alias((MemWrite)(SW)))(_target(5))(_sensitivity(13)))))
      (line__60(_architecture 10 0 60 (_assignment (_simple)(_alias((RegDst)(R_TYPE)))(_target(6))(_sensitivity(11)))))
      (line__61(_architecture 11 0 61 (_assignment (_simple)(_target(7))(_sensitivity(12)(13)(15)))))
      (line__62(_architecture 12 0 62 (_assignment (_simple)(_alias((ALUOp0)(BEQ)))(_target(8))(_sensitivity(14)))))
      (line__63(_architecture 13 0 63 (_assignment (_simple)(_alias((ALUOp1)(R_TYPE)))(_target(9))(_sensitivity(11)))))
      (line__64(_architecture 14 0 64 (_assignment (_simple)(_alias((ALUOp2)(LUI)))(_target(10))(_sensitivity(15)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . CONTROL_UNIT_ARC 15 -1
  )
)
V 000056 55 1887          1765986479817 ALU_CONTROL_ARC
(_unit VHDL (alu_control 0 30 (alu_control_arc 0 20 ))
  (_version v33)
  (_time 1765986479817 2025.12.17 17:47:59)
  (_source (\./src/alu_control.vhd\))
  (_use (std(standard))(.(records_pkg))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765154455961)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal FUNCT ~std_logic_vector{5~downto~0}~12 0 34 (_entity (_in ))))
    (_port (_internal ALU_OP_IN ~extdesign0.records_pkg.ALU_OP_INPUT 0 35 (_entity (_in ))))
    (_port (_internal ALU_IN ~extdesign0.records_pkg.ALU_INPUT 0 37 (_entity (_out ))))
    (_process
      (line__23(_architecture 0 0 23 (_assignment (_simple)(_target(3(0)))(_sensitivity(1(3))(1(0))(2(1))))))
      (line__24(_architecture 1 0 24 (_assignment (_simple)(_target(3(1)))(_sensitivity(1(2))(2(1))))))
      (line__25(_architecture 2 0 25 (_assignment (_simple)(_target(3(2)))(_sensitivity(1(1))(2(1))(2(0))))))
      (line__26(_architecture 3 0 26 (_assignment (_simple)(_alias((ALU_IN(3))(ALU_OP_IN(2))))(_target(3(3)))(_sensitivity(2(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extdesign0.records_pkg.ALU_OP_INPUT (. records_pkg ALU_OP_INPUT)))
    (_type (_external ~extdesign0.records_pkg.ALU_INPUT (. records_pkg ALU_INPUT)))
  )
  (_model . ALU_CONTROL_ARC 4 -1
  )
)
V 000053 55 3518          1765986480063 ALU_1BIT_ARC
(_unit VHDL (alu_1bit 0 26 (alu_1bit_arc 0 20 ))
  (_version v33)
  (_time 1765986480062 2025.12.17 17:48:00)
  (_source (\./src/alu_1bit.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765154456148)
    (_use )
  )
  (_component
    (FULL_ADDER
      (_object
        (_port (_internal X ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal CIN ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
        (_port (_internal COUT ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
      )
    )
  )
  (_instantiation FULLADDER_ALU 0 51 (_component FULL_ADDER )
    (_port
      ((X)(X))
      ((Y)(NEW_Y))
      ((CIN)(CIN))
      ((COUT)(COUT))
      ((R)(R2))
    )
    (_use (_entity . full_adder)
    )
  )
  (_object
    (_port (_internal X ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal LESS ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal BINVERT ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal CIN ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal OP1 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal OP0 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal RES ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_port (_internal COUT ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal SET ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_signal (_internal NEW_Y ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal R0 ~extieee.std_logic_1164.std_logic 0 33 (_architecture (_uni ))))
    (_signal (_internal R1 ~extieee.std_logic_1164.std_logic 0 33 (_architecture (_uni ))))
    (_signal (_internal R2 ~extieee.std_logic_1164.std_logic 0 33 (_architecture (_uni ))))
    (_signal (_internal R3 ~extieee.std_logic_1164.std_logic 0 33 (_architecture (_uni ))))
    (_signal (_internal RES_AUX ~extieee.std_logic_1164.std_logic 0 34 (_architecture (_uni ))))
    (_process
      (MUX_BINV(_architecture 0 0 38 (_process (_simple)(_target(10))(_sensitivity(1)(3)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(11))(_sensitivity(10)(0)))))
      (line__49(_architecture 2 0 49 (_assignment (_simple)(_target(12))(_sensitivity(10)(0)))))
      (line__60(_architecture 3 0 60 (_assignment (_simple)(_alias((R3)(LESS)))(_target(14))(_sensitivity(2)))))
      (MUX_RES_ALU(_architecture 4 0 62 (_process (_simple)(_target(15))(_sensitivity(11)(12)(13)(14)(5)(6)))))
      (line__76(_architecture 5 0 76 (_assignment (_simple)(_alias((RES)(RES_AUX)))(_target(7))(_sensitivity(15)))))
      (line__77(_architecture 6 0 77 (_assignment (_simple)(_alias((SET)(R2)))(_target(9))(_sensitivity(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ALU_1BIT_ARC 7 -1
  )
)
V 000048 55 6523          1765986480296 ALU_ARC
(_unit VHDL (alu 0 30 (alu_arc 0 20 ))
  (_version v33)
  (_time 1765986480296 2025.12.17 17:48:00)
  (_source (\./src/alu.vhd\))
  (_use (std(standard))(.(segm_mips_const_pkg))(.(records_pkg))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765154456365)
    (_use )
  )
  (_component
    (ALU_1BIT
      (_object
        (_port (_internal X ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal LESS ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
        (_port (_internal BINVERT ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal CIN ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal OP1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal OP0 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal RES ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
        (_port (_internal COUT ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
        (_port (_internal SET ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
      )
    )
  )
  (_instantiation BEGIN_ALU1B 0 44 (_component ALU_1BIT )
    (_port
      ((X)(X(0)))
      ((Y)(Y(0)))
      ((LESS)(LESS_AUX))
      ((BINVERT)(ALU_IN(2)))
      ((CIN)(ALU_IN(2)))
      ((OP1)(ALU_IN(1)))
      ((OP0)(ALU_IN(0)))
      ((RES)(R_AUX(0)))
      ((COUT)(COUT_AUX(0)))
    )
    (_use (_entity . alu_1bit)
    )
  )
  (_generate GEN_ALU 0 57 (_for ~INTEGER~range~1~to~{N-2}~13 )
    (_instantiation NEXT_ALU1B 0 59 (_component ALU_1BIT )
      (_port
        ((X)(X(_index 5)))
        ((Y)(Y(_index 6)))
        ((LESS)((i 2)))
        ((BINVERT)(ALU_IN(2)))
        ((CIN)(COUT_AUX(_index 7)))
        ((OP1)(ALU_IN(1)))
        ((OP0)(ALU_IN(0)))
        ((RES)(R_AUX(_index 8)))
        ((COUT)(COUT_AUX(_index 9)))
      )
      (_use (_entity . alu_1bit)
        (_port
          ((X)(X))
          ((Y)(Y))
          ((LESS)(LESS))
          ((BINVERT)(BINVERT))
          ((CIN)(CIN))
          ((OP1)(OP1))
          ((OP0)(OP0))
          ((RES)(RES))
          ((COUT)(COUT))
          ((SET)(SET))
        )
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~1~to~{N-2}~13 0 58 (_architecture )))
      (_subprogram
      )
    )
  )
  (_instantiation LAST_ALU1B 0 73 (_component ALU_1BIT )
    (_port
      ((X)(X(_index 10)))
      ((Y)(Y(_index 11)))
      ((LESS)((i 2)))
      ((BINVERT)(ALU_IN(2)))
      ((CIN)(COUT_AUX(_index 12)))
      ((OP1)(ALU_IN(1)))
      ((OP0)(ALU_IN(0)))
      ((RES)(R_AUX(_index 13)))
      ((COUT)(COUT_AUX(_index 14)))
      ((SET)(LESS_AUX))
    )
    (_use (_entity . alu_1bit)
      (_port
        ((X)(X))
        ((Y)(Y))
        ((LESS)(LESS))
        ((BINVERT)(BINVERT))
        ((CIN)(CIN))
        ((OP1)(OP1))
        ((OP0)(OP0))
        ((RES)(RES))
        ((COUT)(COUT))
        ((SET)(SET))
      )
    )
  )
  (_object
    (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 31 (_entity )))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 15 )(i 0))))))
    (_port (_internal X ~std_logic_vector{{N-1}~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 16 )(i 0))))))
    (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~122 0 34 (_entity (_in ))))
    (_port (_internal ALU_IN ~extdesign0.records_pkg.ALU_INPUT 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 17 )(i 0))))))
    (_port (_internal R ~std_logic_vector{{N-1}~downto~0}~124 0 36 (_entity (_out ))))
    (_port (_internal FLAGS ~extdesign0.records_pkg.ALU_FLAGS 0 37 (_entity (_out ))))
    (_signal (_internal LESS_AUX ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 18 )(i 0))))))
    (_signal (_internal COUT_AUX ~std_logic_vector{{N-1}~downto~0}~13 0 39 (_architecture (_uni ))))
    (_signal (_internal R_AUX ~std_logic_vector{{N-1}~downto~0}~13 0 40 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~1~to~{N-2}~13 0 58 (_scalar (_to (i 1)(c 19)))))
    (_type (_internal ~std_logic_vector{{N-1}{{{N/2}-1}~downto~0}~13 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 20 )(i 0))))))
    (_process
      (line__87(_architecture 0 0 87 (_assignment (_simple)(_target(4(0)))(_sensitivity(6(_index 21))))))
      (line__88(_architecture 1 0 88 (_assignment (_simple)(_target(4(1)))(_sensitivity(6(_index 22))(6(_index 23))))))
      (line__89(_architecture 2 0 89 (_assignment (_simple)(_target(4(3)))(_sensitivity(7(_index 24))))))
      (line__90(_architecture 3 0 90 (_assignment (_simple)(_target(4(2)))(_sensitivity(7)))))
      (ALU_RES(_architecture 4 0 92 (_process (_simple)(_target(3))(_sensitivity(7)(2(3))(1))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extdesign0.records_pkg.ALU_INPUT (. records_pkg ALU_INPUT)))
    (_type (_external ~extdesign0.records_pkg.ALU_FLAGS (. records_pkg ALU_FLAGS)))
    (_type (_external ~extdesign0.segm_mips_const_pkg.~std_logic_vector{31~downto~0}~152 (. segm_mips_const_pkg ~std_logic_vector{31~downto~0}~152)))
    (_variable (_external design0.segm_mips_const_pkg.ZERO32b(. segm_mips_const_pkg ZERO32b)))
    (_type (_external ~extdesign0.segm_mips_const_pkg.~std_logic_vector{15~downto~0}~15 (. segm_mips_const_pkg ~std_logic_vector{15~downto~0}~15)))
    (_variable (_external design0.segm_mips_const_pkg.ZERO16b(. segm_mips_const_pkg ZERO16b)))
  )
  (_model . ALU_ARC 25 -1
  )
)
V 000050 55 3431          1765986480539 ADDER_ARC
(_unit VHDL (adder 0 27 (adder_arc 0 16 ))
  (_version v33)
  (_time 1765986480538 2025.12.17 17:48:00)
  (_source (\./src/adder.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1765154456587)
    (_use )
  )
  (_component
    (FULL_ADDER
      (_object
        (_port (_internal X ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal CIN ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal COUT ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
  )
  (_instantiation BEGIN_FA 0 34 (_component FULL_ADDER )
    (_port
      ((X)(X(0)))
      ((Y)(Y(0)))
      ((CIN)(CIN))
      ((COUT)(CAUX(0)))
      ((R)(R(0)))
    )
    (_use (_entity . full_adder)
    )
  )
  (_generate GEN_ADDER 0 42 (_for ~INTEGER~range~1~to~{N-1}~13 )
    (_instantiation NEXT_FA 0 44 (_component FULL_ADDER )
      (_port
        ((X)(X(_index 1)))
        ((Y)(Y(_index 2)))
        ((CIN)(CAUX(_index 3)))
        ((COUT)(CAUX(_index 4)))
        ((R)(R(_index 5)))
      )
      (_use (_entity . full_adder)
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~1~to~{N-1}~13 0 43 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 28 (_entity )))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal X ~std_logic_vector{{N-1}~downto~0}~12 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~122 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~122 0 31 (_entity (_in ))))
    (_port (_internal CIN ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal COUT ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~124 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_port (_internal R ~std_logic_vector{{N-1}~downto~0}~124 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_signal (_internal CAUX ~std_logic_vector{{N-1}~downto~0}~13 0 30 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~1~to~{N-1}~13 0 43 (_scalar (_to (i 1)(c 10)))))
    (_process
      (line__53(_architecture 0 0 53 (_assignment (_simple)(_target(3))(_sensitivity(5(_index 11))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . ADDER_ARC 12 -1
  )
)
