#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Mon Jun 11 23:59:46 2018
# Process ID: 18824
# Current directory: D:/Smartgit/RTS-/project_6
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19840 D:\Smartgit\RTS-\project_6\project_6.xpr
# Log file: D:/Smartgit/RTS-/project_6/vivado.log
# Journal file: D:/Smartgit/RTS-/project_6\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Smartgit/RTS-/project_6/project_6.xpr
INFO: [Project 1-313] Project file moved from 'D:/Smartgit/RTS-/TestProject/project_6' since last save.
Scanning sources...
Finished scanning sources
INFO: [filemgmt 56-1] IP Repository Path: Directory not found as 'D:/Smartgit/RTS-/ip_repo/myip_1.0'; using path 'D:/Smartgit/RTS-/TestProject/ip_repo/myip_1.0' instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Smartgit/RTS-/TestProject/ip_repo/myip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/JARVIS/AppData/Roaming/Xilinx/Vivado/HLS'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 920.652 ; gain = 202.750
update_compile_order -fileset sources_1
set_property  ip_repo_paths  d:/Smartgit/RTS-/TestProject/ip_repo/myip_1.0 [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Smartgit/RTS-/TestProject/ip_repo/myip_1.0'.
set_property  ip_repo_paths  {d:/Smartgit/RTS-/TestProject/ip_repo/myip_1.0 C:/Users/JARVIS/AppData/Roaming/Xilinx/Vivado/HLS} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Smartgit/RTS-/TestProject/ip_repo/myip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/JARVIS/AppData/Roaming/Xilinx/Vivado/HLS'.
set_property  ip_repo_paths  d:/Smartgit/RTS-/TestProject/ip_repo/myip_1.0 [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Smartgit/RTS-/TestProject/ip_repo/myip_1.0'.
set_property  ip_repo_paths  {d:/Smartgit/RTS-/TestProject/ip_repo/myip_1.0 D:/Smartgit/RTS-/HLS} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Smartgit/RTS-/TestProject/ip_repo/myip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Smartgit/RTS-/HLS'.
open_bd_design {D:/Smartgit/RTS-/project_6/project_6.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:hls:HWAccel:1.0 - HWAccel_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file <D:/Smartgit/RTS-/project_6/project_6.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1030.316 ; gain = 87.523
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M01_AXI] [get_bd_cells HWAccel_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:HWAccel:1.0 HWAccel_0
endgroup
set_property location {3 933 92} [get_bd_cells HWAccel_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/HWAccel_0/s_axi_AXI_L} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins HWAccel_0/s_axi_AXI_L]
</HWAccel_0/s_axi_AXI_L/Reg> is being mapped into </processing_system7_0/Data> at <0x43C00000 [ 64K ]>
regenerate_bd_layout
save_bd_design
Wrote  : <D:/Smartgit/RTS-/project_6/project_6.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <D:/Smartgit/RTS-/project_6/project_6.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
Wrote  : <D:/Smartgit/RTS-/project_6/project_6.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : D:/Smartgit/RTS-/project_6/project_6.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : D:/Smartgit/RTS-/project_6/project_6.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : D:/Smartgit/RTS-/project_6/project_6.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block HWAccel_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Smartgit/RTS-/project_6/project_6.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/Smartgit/RTS-/project_6/project_6.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file D:/Smartgit/RTS-/project_6/project_6.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File D:/Smartgit/RTS-/project_6/project_6.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_HWAccel_0_1, cache-ID = 822f5d9666b62339; cache size = 110.921 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 5e4995b41b1f8264; cache size = 110.921 MB.
[Tue Jun 12 00:05:42 2018] Launched design_1_xbar_0_synth_1, synth_1...
Run output will be captured here:
design_1_xbar_0_synth_1: D:/Smartgit/RTS-/project_6/project_6.runs/design_1_xbar_0_synth_1/runme.log
synth_1: D:/Smartgit/RTS-/project_6/project_6.runs/synth_1/runme.log
[Tue Jun 12 00:05:42 2018] Launched impl_1...
Run output will be captured here: D:/Smartgit/RTS-/project_6/project_6.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1173.270 ; gain = 133.621
file copy -force D:/Smartgit/RTS-/project_6/project_6.runs/impl_1/design_1_wrapper.sysdef D:/Smartgit/RTS-/project_6/project_6.sdk/design_1_wrapper.hdf

launch_sdk -workspace D:/Smartgit/RTS-/project_6/project_6.sdk -hwspec D:/Smartgit/RTS-/project_6/project_6.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/Smartgit/RTS-/project_6/project_6.sdk -hwspec D:/Smartgit/RTS-/project_6/project_6.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
