{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1749010373392 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1749010373392 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 04 11:12:53 2025 " "Processing started: Wed Jun 04 11:12:53 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1749010373392 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1749010373392 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Wrapper -c Wrapper " "Command: quartus_map --read_settings_files=on --write_settings_files=off Wrapper -c Wrapper" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1749010373392 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1749010373702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/document_forme/project_tiny/viterbi_decoder/02_rtl/viterbi_decoding.sv 1 1 " "Found 1 design units, including 1 entities, in source file /document_forme/project_tiny/viterbi_decoder/02_rtl/viterbi_decoding.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Viterbi_decoding " "Found entity 1: Viterbi_decoding" {  } { { "../../02_rtl/Viterbi_decoding.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/Viterbi_decoding.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749010373740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749010373740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/document_forme/project_tiny/viterbi_decoder/02_rtl/transmitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /document_forme/project_tiny/viterbi_decoder/02_rtl/transmitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Transmitter " "Found entity 1: Transmitter" {  } { { "../../02_rtl/Transmitter.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/Transmitter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749010373742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749010373742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/document_forme/project_tiny/viterbi_decoder/02_rtl/testcase2.sv 1 1 " "Found 1 design units, including 1 entities, in source file /document_forme/project_tiny/viterbi_decoder/02_rtl/testcase2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Testcase2 " "Found entity 1: Testcase2" {  } { { "../../02_rtl/Testcase2.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/Testcase2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749010373744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749010373744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/document_forme/project_tiny/viterbi_decoder/02_rtl/survivor_path_memory_unit.sv 5 5 " "Found 5 design units, including 5 entities, in source file /document_forme/project_tiny/viterbi_decoder/02_rtl/survivor_path_memory_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Survivor_path_memory_unit " "Found entity 1: Survivor_path_memory_unit" {  } { { "../../02_rtl/Survivor_path_memory_unit.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/Survivor_path_memory_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749010373746 ""} { "Info" "ISGN_ENTITY_NAME" "2 state_machine " "Found entity 2: state_machine" {  } { { "../../02_rtl/Survivor_path_memory_unit.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/Survivor_path_memory_unit.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749010373746 ""} { "Info" "ISGN_ENTITY_NAME" "3 next_state_logic " "Found entity 3: next_state_logic" {  } { { "../../02_rtl/Survivor_path_memory_unit.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/Survivor_path_memory_unit.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749010373746 ""} { "Info" "ISGN_ENTITY_NAME" "4 state_memory " "Found entity 4: state_memory" {  } { { "../../02_rtl/Survivor_path_memory_unit.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/Survivor_path_memory_unit.sv" 139 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749010373746 ""} { "Info" "ISGN_ENTITY_NAME" "5 output_logic " "Found entity 5: output_logic" {  } { { "../../02_rtl/Survivor_path_memory_unit.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/Survivor_path_memory_unit.sv" 168 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749010373746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749010373746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/document_forme/project_tiny/viterbi_decoder/02_rtl/sipo.sv 1 1 " "Found 1 design units, including 1 entities, in source file /document_forme/project_tiny/viterbi_decoder/02_rtl/sipo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SIPO " "Found entity 1: SIPO" {  } { { "../../02_rtl/SIPO.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/SIPO.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749010373749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749010373749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/document_forme/project_tiny/viterbi_decoder/02_rtl/rx_block.sv 1 1 " "Found 1 design units, including 1 entities, in source file /document_forme/project_tiny/viterbi_decoder/02_rtl/rx_block.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Rx_block " "Found entity 1: Rx_block" {  } { { "../../02_rtl/Rx_block.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/Rx_block.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749010373751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749010373751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/document_forme/project_tiny/viterbi_decoder/02_rtl/receiver.sv 1 1 " "Found 1 design units, including 1 entities, in source file /document_forme/project_tiny/viterbi_decoder/02_rtl/receiver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Receiver " "Found entity 1: Receiver" {  } { { "../../02_rtl/Receiver.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/Receiver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749010373753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749010373753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/document_forme/project_tiny/viterbi_decoder/02_rtl/piso.sv 1 1 " "Found 1 design units, including 1 entities, in source file /document_forme/project_tiny/viterbi_decoder/02_rtl/piso.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PISO " "Found entity 1: PISO" {  } { { "../../02_rtl/PISO.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/PISO.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749010373754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749010373754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/document_forme/project_tiny/viterbi_decoder/02_rtl/path_metric_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /document_forme/project_tiny/viterbi_decoder/02_rtl/path_metric_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Path_metric_unit " "Found entity 1: Path_metric_unit" {  } { { "../../02_rtl/Path_metric_unit.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/Path_metric_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749010373754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749010373754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/document_forme/project_tiny/viterbi_decoder/02_rtl/hex_to_7seg.sv 1 1 " "Found 1 design units, including 1 entities, in source file /document_forme/project_tiny/viterbi_decoder/02_rtl/hex_to_7seg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Hex_to_7seg " "Found entity 1: Hex_to_7seg" {  } { { "../../02_rtl/Hex_to_7seg.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/Hex_to_7seg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749010373758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749010373758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/document_forme/project_tiny/viterbi_decoder/02_rtl/hamming_distance.sv 1 1 " "Found 1 design units, including 1 entities, in source file /document_forme/project_tiny/viterbi_decoder/02_rtl/hamming_distance.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Hamming_distance " "Found entity 1: Hamming_distance" {  } { { "../../02_rtl/Hamming_distance.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/Hamming_distance.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749010373760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749010373760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/document_forme/project_tiny/viterbi_decoder/02_rtl/full_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file /document_forme/project_tiny/viterbi_decoder/02_rtl/full_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Full_adder " "Found entity 1: Full_adder" {  } { { "../../02_rtl/Full_adder.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/Full_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749010373762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749010373762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/document_forme/project_tiny/viterbi_decoder/02_rtl/d_ff.sv 1 1 " "Found 1 design units, including 1 entities, in source file /document_forme/project_tiny/viterbi_decoder/02_rtl/d_ff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF " "Found entity 1: D_FF" {  } { { "../../02_rtl/D_FF.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/D_FF.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749010373765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749010373765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/document_forme/project_tiny/viterbi_decoder/02_rtl/conv_block.sv 1 1 " "Found 1 design units, including 1 entities, in source file /document_forme/project_tiny/viterbi_decoder/02_rtl/conv_block.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Conv_block " "Found entity 1: Conv_block" {  } { { "../../02_rtl/Conv_block.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/Conv_block.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749010373769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749010373769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/document_forme/project_tiny/viterbi_decoder/02_rtl/compare_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /document_forme/project_tiny/viterbi_decoder/02_rtl/compare_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Compare_unit " "Found entity 1: Compare_unit" {  } { { "../../02_rtl/Compare_unit.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/Compare_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749010373771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749010373771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/document_forme/project_tiny/viterbi_decoder/02_rtl/branch_metric_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /document_forme/project_tiny/viterbi_decoder/02_rtl/branch_metric_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Branch_metric_unit " "Found entity 1: Branch_metric_unit" {  } { { "../../02_rtl/Branch_metric_unit.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/Branch_metric_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749010373773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749010373773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/document_forme/project_tiny/viterbi_decoder/02_rtl/baud_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /document_forme/project_tiny/viterbi_decoder/02_rtl/baud_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 baud_generator " "Found entity 1: baud_generator" {  } { { "../../02_rtl/baud_generator.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/baud_generator.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749010373775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749010373775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/document_forme/project_tiny/viterbi_decoder/02_rtl/add_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /document_forme/project_tiny/viterbi_decoder/02_rtl/add_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Add_unit " "Found entity 1: Add_unit" {  } { { "../../02_rtl/Add_unit.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/Add_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749010373775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749010373775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/document_forme/project_tiny/viterbi_decoder/02_rtl/add_compare_select_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /document_forme/project_tiny/viterbi_decoder/02_rtl/add_compare_select_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Add_compare_select_unit " "Found entity 1: Add_compare_select_unit" {  } { { "../../02_rtl/Add_compare_select_unit.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/Add_compare_select_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749010373775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749010373775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/document_forme/project_tiny/viterbi_decoder/02_rtl/acs.sv 1 1 " "Found 1 design units, including 1 entities, in source file /document_forme/project_tiny/viterbi_decoder/02_rtl/acs.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ACS " "Found entity 1: ACS" {  } { { "../../02_rtl/ACS.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/ACS.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749010373775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749010373775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Wrapper " "Found entity 1: Wrapper" {  } { { "Wrapper.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/Wrapper.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749010373775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749010373775 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "SIPO SIPO.sv(196) " "Verilog HDL Parameter Declaration warning at SIPO.sv(196): Parameter Declaration in module \"SIPO\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../02_rtl/SIPO.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/SIPO.sv" 196 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1749010373785 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Rx_block.sv(58) " "Verilog HDL Instantiation warning at Rx_block.sv(58): instance has no name" {  } { { "../../02_rtl/Rx_block.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/Rx_block.sv" 58 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1749010373785 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "PISO PISO.sv(14) " "Verilog HDL Parameter Declaration warning at PISO.sv(14): Parameter Declaration in module \"PISO\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../02_rtl/PISO.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/PISO.sv" 14 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1749010373785 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "PISO PISO.sv(15) " "Verilog HDL Parameter Declaration warning at PISO.sv(15): Parameter Declaration in module \"PISO\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../02_rtl/PISO.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/PISO.sv" 15 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1749010373785 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Wrapper.sv(39) " "Verilog HDL Instantiation warning at Wrapper.sv(39): instance has no name" {  } { { "Wrapper.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/Wrapper.sv" 39 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1749010373785 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Wrapper " "Elaborating entity \"Wrapper\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1749010373811 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[17..16\] Wrapper.sv(4) " "Output port \"LEDR\[17..16\]\" at Wrapper.sv(4) has no driver" {  } { { "Wrapper.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/Wrapper.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1749010373811 "|Wrapper"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[4..2\] Wrapper.sv(5) " "Output port \"LEDG\[4..2\]\" at Wrapper.sv(5) has no driver" {  } { { "Wrapper.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/Wrapper.sv" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1749010373811 "|Wrapper"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Testcase2 Testcase2:comb_3 " "Elaborating entity \"Testcase2\" for hierarchy \"Testcase2:comb_3\"" {  } { { "Wrapper.sv" "comb_3" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/Wrapper.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749010373813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baud_generator Testcase2:comb_3\|baud_generator:baudrate " "Elaborating entity \"baud_generator\" for hierarchy \"Testcase2:comb_3\|baud_generator:baudrate\"" {  } { { "../../02_rtl/Testcase2.sv" "baudrate" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/Testcase2.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749010373815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Transmitter Testcase2:comb_3\|Transmitter:uut_transmitter " "Elaborating entity \"Transmitter\" for hierarchy \"Testcase2:comb_3\|Transmitter:uut_transmitter\"" {  } { { "../../02_rtl/Testcase2.sv" "uut_transmitter" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/Testcase2.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749010373817 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 Transmitter.sv(111) " "Verilog HDL assignment warning at Transmitter.sv(111): truncated value with size 3 to match size of target (1)" {  } { { "../../02_rtl/Transmitter.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/Transmitter.sv" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1749010373819 "|Wrapper|Testcase2:comb_3|Transmitter:uut_transmitter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Conv_block Testcase2:comb_3\|Conv_block:uut_Conv " "Elaborating entity \"Conv_block\" for hierarchy \"Testcase2:comb_3\|Conv_block:uut_Conv\"" {  } { { "../../02_rtl/Testcase2.sv" "uut_Conv" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/Testcase2.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749010373819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF Testcase2:comb_3\|Conv_block:uut_Conv\|D_FF:DFF_0 " "Elaborating entity \"D_FF\" for hierarchy \"Testcase2:comb_3\|Conv_block:uut_Conv\|D_FF:DFF_0\"" {  } { { "../../02_rtl/Conv_block.sv" "DFF_0" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/Conv_block.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749010373821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Viterbi_decoding Testcase2:comb_3\|Viterbi_decoding:uut_VD " "Elaborating entity \"Viterbi_decoding\" for hierarchy \"Testcase2:comb_3\|Viterbi_decoding:uut_VD\"" {  } { { "../../02_rtl/Testcase2.sv" "uut_VD" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/Testcase2.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749010373825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Branch_metric_unit Testcase2:comb_3\|Viterbi_decoding:uut_VD\|Branch_metric_unit:BMU " "Elaborating entity \"Branch_metric_unit\" for hierarchy \"Testcase2:comb_3\|Viterbi_decoding:uut_VD\|Branch_metric_unit:BMU\"" {  } { { "../../02_rtl/Viterbi_decoding.sv" "BMU" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/Viterbi_decoding.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749010373827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hamming_distance Testcase2:comb_3\|Viterbi_decoding:uut_VD\|Branch_metric_unit:BMU\|Hamming_distance:HD0 " "Elaborating entity \"Hamming_distance\" for hierarchy \"Testcase2:comb_3\|Viterbi_decoding:uut_VD\|Branch_metric_unit:BMU\|Hamming_distance:HD0\"" {  } { { "../../02_rtl/Branch_metric_unit.sv" "HD0" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/Branch_metric_unit.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749010373829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Full_adder Testcase2:comb_3\|Viterbi_decoding:uut_VD\|Branch_metric_unit:BMU\|Hamming_distance:HD0\|Full_adder:FA " "Elaborating entity \"Full_adder\" for hierarchy \"Testcase2:comb_3\|Viterbi_decoding:uut_VD\|Branch_metric_unit:BMU\|Hamming_distance:HD0\|Full_adder:FA\"" {  } { { "../../02_rtl/Hamming_distance.sv" "FA" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/Hamming_distance.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749010373831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Path_metric_unit Testcase2:comb_3\|Viterbi_decoding:uut_VD\|Path_metric_unit:PMU " "Elaborating entity \"Path_metric_unit\" for hierarchy \"Testcase2:comb_3\|Viterbi_decoding:uut_VD\|Path_metric_unit:PMU\"" {  } { { "../../02_rtl/Viterbi_decoding.sv" "PMU" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/Viterbi_decoding.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749010373841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add_compare_select_unit Testcase2:comb_3\|Viterbi_decoding:uut_VD\|Add_compare_select_unit:ACSU " "Elaborating entity \"Add_compare_select_unit\" for hierarchy \"Testcase2:comb_3\|Viterbi_decoding:uut_VD\|Add_compare_select_unit:ACSU\"" {  } { { "../../02_rtl/Viterbi_decoding.sv" "ACSU" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/Viterbi_decoding.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749010373843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ACS Testcase2:comb_3\|Viterbi_decoding:uut_VD\|Add_compare_select_unit:ACSU\|ACS:ACS_0 " "Elaborating entity \"ACS\" for hierarchy \"Testcase2:comb_3\|Viterbi_decoding:uut_VD\|Add_compare_select_unit:ACSU\|ACS:ACS_0\"" {  } { { "../../02_rtl/Add_compare_select_unit.sv" "ACS_0" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/Add_compare_select_unit.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749010373845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add_unit Testcase2:comb_3\|Viterbi_decoding:uut_VD\|Add_compare_select_unit:ACSU\|ACS:ACS_0\|Add_unit:ADD0 " "Elaborating entity \"Add_unit\" for hierarchy \"Testcase2:comb_3\|Viterbi_decoding:uut_VD\|Add_compare_select_unit:ACSU\|ACS:ACS_0\|Add_unit:ADD0\"" {  } { { "../../02_rtl/ACS.sv" "ADD0" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/ACS.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749010373847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Compare_unit Testcase2:comb_3\|Viterbi_decoding:uut_VD\|Add_compare_select_unit:ACSU\|ACS:ACS_0\|Compare_unit:CP " "Elaborating entity \"Compare_unit\" for hierarchy \"Testcase2:comb_3\|Viterbi_decoding:uut_VD\|Add_compare_select_unit:ACSU\|ACS:ACS_0\|Compare_unit:CP\"" {  } { { "../../02_rtl/ACS.sv" "CP" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/ACS.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749010373851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Survivor_path_memory_unit Testcase2:comb_3\|Viterbi_decoding:uut_VD\|Survivor_path_memory_unit:SPMU " "Elaborating entity \"Survivor_path_memory_unit\" for hierarchy \"Testcase2:comb_3\|Viterbi_decoding:uut_VD\|Survivor_path_memory_unit:SPMU\"" {  } { { "../../02_rtl/Viterbi_decoding.sv" "SPMU" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/Viterbi_decoding.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749010373870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_machine Testcase2:comb_3\|Viterbi_decoding:uut_VD\|Survivor_path_memory_unit:SPMU\|state_machine:u_state_machine " "Elaborating entity \"state_machine\" for hierarchy \"Testcase2:comb_3\|Viterbi_decoding:uut_VD\|Survivor_path_memory_unit:SPMU\|state_machine:u_state_machine\"" {  } { { "../../02_rtl/Survivor_path_memory_unit.sv" "u_state_machine" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/Survivor_path_memory_unit.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749010373876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "next_state_logic Testcase2:comb_3\|Viterbi_decoding:uut_VD\|Survivor_path_memory_unit:SPMU\|state_machine:u_state_machine\|next_state_logic:NSL " "Elaborating entity \"next_state_logic\" for hierarchy \"Testcase2:comb_3\|Viterbi_decoding:uut_VD\|Survivor_path_memory_unit:SPMU\|state_machine:u_state_machine\|next_state_logic:NSL\"" {  } { { "../../02_rtl/Survivor_path_memory_unit.sv" "NSL" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/Survivor_path_memory_unit.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749010373878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_memory Testcase2:comb_3\|Viterbi_decoding:uut_VD\|Survivor_path_memory_unit:SPMU\|state_machine:u_state_machine\|state_memory:SM " "Elaborating entity \"state_memory\" for hierarchy \"Testcase2:comb_3\|Viterbi_decoding:uut_VD\|Survivor_path_memory_unit:SPMU\|state_machine:u_state_machine\|state_memory:SM\"" {  } { { "../../02_rtl/Survivor_path_memory_unit.sv" "SM" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/Survivor_path_memory_unit.sv" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749010373880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "output_logic Testcase2:comb_3\|Viterbi_decoding:uut_VD\|Survivor_path_memory_unit:SPMU\|state_machine:u_state_machine\|output_logic:OL " "Elaborating entity \"output_logic\" for hierarchy \"Testcase2:comb_3\|Viterbi_decoding:uut_VD\|Survivor_path_memory_unit:SPMU\|state_machine:u_state_machine\|output_logic:OL\"" {  } { { "../../02_rtl/Survivor_path_memory_unit.sv" "OL" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/Survivor_path_memory_unit.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749010373882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Receiver Testcase2:comb_3\|Receiver:uut_receiver " "Elaborating entity \"Receiver\" for hierarchy \"Testcase2:comb_3\|Receiver:uut_receiver\"" {  } { { "../../02_rtl/Testcase2.sv" "uut_receiver" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/Testcase2.sv" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749010373884 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Receiver.sv(68) " "Verilog HDL assignment warning at Receiver.sv(68): truncated value with size 32 to match size of target (5)" {  } { { "../../02_rtl/Receiver.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/Receiver.sv" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1749010373886 "|Wrapper|Testcase2:comb_3|Receiver:uut_receiver"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Receiver.sv(99) " "Verilog HDL Case Statement information at Receiver.sv(99): all case item expressions in this case statement are onehot" {  } { { "../../02_rtl/Receiver.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/Receiver.sv" 99 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1749010373886 "|Wrapper|Testcase2:comb_3|Receiver:uut_receiver"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_rx_data Receiver.sv(125) " "Verilog HDL Always Construct warning at Receiver.sv(125): inferring latch(es) for variable \"o_rx_data\", which holds its previous value in one or more paths through the always construct" {  } { { "../../02_rtl/Receiver.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/Receiver.sv" 125 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1749010373886 "|Wrapper|Testcase2:comb_3|Receiver:uut_receiver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_rx_data\[0\] Receiver.sv(131) " "Inferred latch for \"o_rx_data\[0\]\" at Receiver.sv(131)" {  } { { "../../02_rtl/Receiver.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/Receiver.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1749010373886 "|Wrapper|Testcase2:comb_3|Receiver:uut_receiver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_rx_data\[1\] Receiver.sv(131) " "Inferred latch for \"o_rx_data\[1\]\" at Receiver.sv(131)" {  } { { "../../02_rtl/Receiver.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/Receiver.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1749010373886 "|Wrapper|Testcase2:comb_3|Receiver:uut_receiver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_rx_data\[2\] Receiver.sv(131) " "Inferred latch for \"o_rx_data\[2\]\" at Receiver.sv(131)" {  } { { "../../02_rtl/Receiver.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/Receiver.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1749010373886 "|Wrapper|Testcase2:comb_3|Receiver:uut_receiver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_rx_data\[3\] Receiver.sv(131) " "Inferred latch for \"o_rx_data\[3\]\" at Receiver.sv(131)" {  } { { "../../02_rtl/Receiver.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/Receiver.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1749010373886 "|Wrapper|Testcase2:comb_3|Receiver:uut_receiver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_rx_data\[4\] Receiver.sv(131) " "Inferred latch for \"o_rx_data\[4\]\" at Receiver.sv(131)" {  } { { "../../02_rtl/Receiver.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/Receiver.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1749010373886 "|Wrapper|Testcase2:comb_3|Receiver:uut_receiver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_rx_data\[5\] Receiver.sv(131) " "Inferred latch for \"o_rx_data\[5\]\" at Receiver.sv(131)" {  } { { "../../02_rtl/Receiver.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/Receiver.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1749010373886 "|Wrapper|Testcase2:comb_3|Receiver:uut_receiver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_rx_data\[6\] Receiver.sv(131) " "Inferred latch for \"o_rx_data\[6\]\" at Receiver.sv(131)" {  } { { "../../02_rtl/Receiver.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/Receiver.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1749010373886 "|Wrapper|Testcase2:comb_3|Receiver:uut_receiver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_rx_data\[7\] Receiver.sv(131) " "Inferred latch for \"o_rx_data\[7\]\" at Receiver.sv(131)" {  } { { "../../02_rtl/Receiver.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/Receiver.sv" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1749010373886 "|Wrapper|Testcase2:comb_3|Receiver:uut_receiver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hex_to_7seg Testcase2:comb_3\|Hex_to_7seg:HEX_0_unit " "Elaborating entity \"Hex_to_7seg\" for hierarchy \"Testcase2:comb_3\|Hex_to_7seg:HEX_0_unit\"" {  } { { "../../02_rtl/Testcase2.sv" "HEX_0_unit" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/Testcase2.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749010373888 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../../02_rtl/Transmitter.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/Transmitter.sv" 11 -1 0 } } { "../../02_rtl/Path_metric_unit.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/Path_metric_unit.sv" 25 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1749010374223 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1749010374223 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "Wrapper.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/Wrapper.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1749010374335 "|Wrapper|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "Wrapper.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/Wrapper.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1749010374335 "|Wrapper|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "Wrapper.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/Wrapper.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1749010374335 "|Wrapper|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "Wrapper.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/Wrapper.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1749010374335 "|Wrapper|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "Wrapper.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/Wrapper.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1749010374335 "|Wrapper|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "Wrapper.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/Wrapper.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1749010374335 "|Wrapper|LEDG[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1749010374335 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1749010374468 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1749010374612 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749010374612 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "Wrapper.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/Wrapper.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749010374652 "|Wrapper|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "Wrapper.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/Wrapper.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749010374652 "|Wrapper|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "Wrapper.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/Wrapper.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749010374652 "|Wrapper|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "Wrapper.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/Wrapper.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749010374652 "|Wrapper|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "Wrapper.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/Wrapper.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749010374652 "|Wrapper|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "Wrapper.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/Wrapper.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749010374652 "|Wrapper|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "Wrapper.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/Wrapper.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749010374652 "|Wrapper|SW[16]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1749010374652 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "276 " "Implemented 276 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1749010374652 ""} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Implemented 39 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1749010374652 ""} { "Info" "ICUT_CUT_TM_LCELLS" "218 " "Implemented 218 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1749010374652 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1749010374652 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4612 " "Peak virtual memory: 4612 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1749010374685 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 04 11:12:54 2025 " "Processing ended: Wed Jun 04 11:12:54 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1749010374685 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1749010374685 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1749010374685 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1749010374685 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1749010375583 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1749010375583 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 04 11:12:55 2025 " "Processing started: Wed Jun 04 11:12:55 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1749010375583 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1749010375583 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Wrapper -c Wrapper " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Wrapper -c Wrapper" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1749010375583 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1749010375644 ""}
{ "Info" "0" "" "Project  = Wrapper" {  } {  } 0 0 "Project  = Wrapper" 0 0 "Fitter" 0 0 1749010375644 ""}
{ "Info" "0" "" "Revision = Wrapper" {  } {  } 0 0 "Revision = Wrapper" 0 0 "Fitter" 0 0 1749010375644 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1749010375705 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Wrapper EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"Wrapper\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1749010375716 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1749010375736 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1749010375736 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1749010375778 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1749010375787 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1749010376202 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1749010376202 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1749010376202 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/" { { 0 { 0 ""} 0 559 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1749010376202 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/" { { 0 { 0 ""} 0 560 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1749010376202 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/" { { 0 { 0 ""} 0 561 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1749010376202 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1749010376202 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "58 58 " "No exact pin location assignment(s) for 58 pins of 58 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[10\] " "Pin SW\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[10] } } } { "Wrapper.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/Wrapper.sv" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749010376284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[11\] " "Pin SW\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[11] } } } { "Wrapper.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/Wrapper.sv" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749010376284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[12\] " "Pin SW\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[12] } } } { "Wrapper.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/Wrapper.sv" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749010376284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[13\] " "Pin SW\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[13] } } } { "Wrapper.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/Wrapper.sv" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749010376284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[14\] " "Pin SW\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[14] } } } { "Wrapper.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/Wrapper.sv" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749010376284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[15\] " "Pin SW\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[15] } } } { "Wrapper.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/Wrapper.sv" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749010376284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[16\] " "Pin SW\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[16] } } } { "Wrapper.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/Wrapper.sv" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749010376284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[0\] " "Pin LEDR\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDR[0] } } } { "Wrapper.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/Wrapper.sv" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749010376284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[1\] " "Pin LEDR\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDR[1] } } } { "Wrapper.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/Wrapper.sv" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749010376284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[2\] " "Pin LEDR\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDR[2] } } } { "Wrapper.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/Wrapper.sv" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749010376284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[3\] " "Pin LEDR\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDR[3] } } } { "Wrapper.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/Wrapper.sv" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749010376284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[4\] " "Pin LEDR\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDR[4] } } } { "Wrapper.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/Wrapper.sv" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749010376284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[5\] " "Pin LEDR\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDR[5] } } } { "Wrapper.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/Wrapper.sv" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749010376284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[6\] " "Pin LEDR\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDR[6] } } } { "Wrapper.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/Wrapper.sv" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749010376284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[7\] " "Pin LEDR\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDR[7] } } } { "Wrapper.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/Wrapper.sv" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749010376284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[8\] " "Pin LEDR\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDR[8] } } } { "Wrapper.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/Wrapper.sv" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749010376284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[9\] " "Pin LEDR\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDR[9] } } } { "Wrapper.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/Wrapper.sv" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749010376284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[10\] " "Pin LEDR\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDR[10] } } } { "Wrapper.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/Wrapper.sv" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749010376284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[11\] " "Pin LEDR\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDR[11] } } } { "Wrapper.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/Wrapper.sv" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749010376284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[12\] " "Pin LEDR\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDR[12] } } } { "Wrapper.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/Wrapper.sv" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749010376284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[13\] " "Pin LEDR\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDR[13] } } } { "Wrapper.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/Wrapper.sv" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749010376284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[14\] " "Pin LEDR\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDR[14] } } } { "Wrapper.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/Wrapper.sv" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749010376284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[15\] " "Pin LEDR\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDR[15] } } } { "Wrapper.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/Wrapper.sv" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749010376284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[16\] " "Pin LEDR\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDR[16] } } } { "Wrapper.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/Wrapper.sv" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749010376284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[17\] " "Pin LEDR\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDR[17] } } } { "Wrapper.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/Wrapper.sv" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749010376284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[0\] " "Pin LEDG\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDG[0] } } } { "Wrapper.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/Wrapper.sv" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDG[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749010376284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[1\] " "Pin LEDG\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDG[1] } } } { "Wrapper.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/Wrapper.sv" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDG[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749010376284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[2\] " "Pin LEDG\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDG[2] } } } { "Wrapper.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/Wrapper.sv" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDG[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749010376284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[3\] " "Pin LEDG\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDG[3] } } } { "Wrapper.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/Wrapper.sv" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDG[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749010376284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[4\] " "Pin LEDG\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDG[4] } } } { "Wrapper.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/Wrapper.sv" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDG[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749010376284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[5\] " "Pin LEDG\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDG[5] } } } { "Wrapper.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/Wrapper.sv" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDG[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749010376284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[6\] " "Pin LEDG\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDG[6] } } } { "Wrapper.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/Wrapper.sv" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDG[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749010376284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[0\] " "Pin HEX0\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX0[0] } } } { "Wrapper.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/Wrapper.sv" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749010376284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[1\] " "Pin HEX0\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX0[1] } } } { "Wrapper.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/Wrapper.sv" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749010376284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[2\] " "Pin HEX0\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX0[2] } } } { "Wrapper.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/Wrapper.sv" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749010376284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[3\] " "Pin HEX0\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX0[3] } } } { "Wrapper.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/Wrapper.sv" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749010376284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[4\] " "Pin HEX0\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX0[4] } } } { "Wrapper.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/Wrapper.sv" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749010376284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[5\] " "Pin HEX0\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX0[5] } } } { "Wrapper.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/Wrapper.sv" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749010376284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[6\] " "Pin HEX0\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX0[6] } } } { "Wrapper.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/Wrapper.sv" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749010376284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1\[0\] " "Pin HEX1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX1[0] } } } { "Wrapper.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/Wrapper.sv" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749010376284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1\[1\] " "Pin HEX1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX1[1] } } } { "Wrapper.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/Wrapper.sv" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749010376284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1\[2\] " "Pin HEX1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX1[2] } } } { "Wrapper.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/Wrapper.sv" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749010376284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1\[3\] " "Pin HEX1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX1[3] } } } { "Wrapper.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/Wrapper.sv" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749010376284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1\[4\] " "Pin HEX1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX1[4] } } } { "Wrapper.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/Wrapper.sv" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749010376284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1\[5\] " "Pin HEX1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX1[5] } } } { "Wrapper.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/Wrapper.sv" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749010376284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1\[6\] " "Pin HEX1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX1[6] } } } { "Wrapper.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/Wrapper.sv" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749010376284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[0\] " "Pin SW\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "Wrapper.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/Wrapper.sv" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749010376284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[1\] " "Pin SW\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "Wrapper.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/Wrapper.sv" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749010376284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[2\] " "Pin SW\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "Wrapper.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/Wrapper.sv" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749010376284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[3\] " "Pin SW\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "Wrapper.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/Wrapper.sv" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749010376284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[4\] " "Pin SW\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "Wrapper.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/Wrapper.sv" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749010376284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[5\] " "Pin SW\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "Wrapper.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/Wrapper.sv" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749010376284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[6\] " "Pin SW\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "Wrapper.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/Wrapper.sv" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749010376284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[7\] " "Pin SW\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "Wrapper.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/Wrapper.sv" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749010376284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[8\] " "Pin SW\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "Wrapper.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/Wrapper.sv" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749010376284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[9\] " "Pin SW\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "Wrapper.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/Wrapper.sv" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749010376284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[17\] " "Pin SW\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[17] } } } { "Wrapper.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/Wrapper.sv" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749010376284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLOCK_50 " "Pin CLOCK_50 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "Wrapper.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/Wrapper.sv" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749010376284 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1749010376284 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1749010376366 ""}
{ "Info" "ISTA_SDC_FOUND" "../Testcase_LCD/Testcase2.sdc " "Reading SDC File: '../Testcase_LCD/Testcase2.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1749010376366 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Testcase2.sdc 66 KEY\[0\] port " "Ignored filter at Testcase2.sdc(66): KEY\[0\] could not be matched with a port" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 66 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1749010376377 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Testcase2.sdc 66 Argument <targets> is an empty collection " "Ignored set_input_delay at Testcase2.sdc(66): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{KEY\[0\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{KEY\[0\]\}\]" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1749010376377 ""}  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1749010376377 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Testcase2.sdc 77 SW\[10\] port " "Ignored filter at Testcase2.sdc(77): SW\[10\] could not be matched with a port" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1749010376377 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Testcase2.sdc 77 Argument <targets> is an empty collection " "Ignored set_input_delay at Testcase2.sdc(77): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{SW\[10\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{SW\[10\]\}\]" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1749010376377 ""}  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1749010376377 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Testcase2.sdc 78 SW\[11\] port " "Ignored filter at Testcase2.sdc(78): SW\[11\] could not be matched with a port" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1749010376377 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Testcase2.sdc 78 Argument <targets> is an empty collection " "Ignored set_input_delay at Testcase2.sdc(78): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{SW\[11\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{SW\[11\]\}\]" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1749010376377 ""}  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1749010376377 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Testcase2.sdc 79 SW\[12\] port " "Ignored filter at Testcase2.sdc(79): SW\[12\] could not be matched with a port" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1749010376377 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Testcase2.sdc 79 Argument <targets> is an empty collection " "Ignored set_input_delay at Testcase2.sdc(79): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{SW\[12\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{SW\[12\]\}\]" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1749010376377 ""}  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1749010376377 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Testcase2.sdc 80 SW\[13\] port " "Ignored filter at Testcase2.sdc(80): SW\[13\] could not be matched with a port" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1749010376377 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Testcase2.sdc 80 Argument <targets> is an empty collection " "Ignored set_input_delay at Testcase2.sdc(80): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{SW\[13\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{SW\[13\]\}\]" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1749010376377 ""}  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1749010376377 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Testcase2.sdc 81 SW\[14\] port " "Ignored filter at Testcase2.sdc(81): SW\[14\] could not be matched with a port" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 81 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1749010376377 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Testcase2.sdc 81 Argument <targets> is an empty collection " "Ignored set_input_delay at Testcase2.sdc(81): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{SW\[14\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{SW\[14\]\}\]" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1749010376377 ""}  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1749010376377 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Testcase2.sdc 82 SW\[15\] port " "Ignored filter at Testcase2.sdc(82): SW\[15\] could not be matched with a port" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1749010376377 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Testcase2.sdc 82 Argument <targets> is an empty collection " "Ignored set_input_delay at Testcase2.sdc(82): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{SW\[15\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{SW\[15\]\}\]" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1749010376377 ""}  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1749010376377 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Testcase2.sdc 83 SW\[16\] port " "Ignored filter at Testcase2.sdc(83): SW\[16\] could not be matched with a port" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1749010376377 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Testcase2.sdc 83 Argument <targets> is an empty collection " "Ignored set_input_delay at Testcase2.sdc(83): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{SW\[16\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{SW\[16\]\}\]" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1749010376377 ""}  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1749010376377 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Testcase2.sdc 91 LCD_BLON port " "Ignored filter at Testcase2.sdc(91): LCD_BLON could not be matched with a port" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1749010376377 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Testcase2.sdc 91 Argument <targets> is an empty collection " "Ignored set_output_delay at Testcase2.sdc(91): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{LCD_BLON\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{LCD_BLON\}\]" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1749010376377 ""}  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1749010376377 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Testcase2.sdc 92 LCD_DATA\[0\] port " "Ignored filter at Testcase2.sdc(92): LCD_DATA\[0\] could not be matched with a port" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 92 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1749010376377 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Testcase2.sdc 92 Argument <targets> is an empty collection " "Ignored set_output_delay at Testcase2.sdc(92): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{LCD_DATA\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{LCD_DATA\[0\]\}\]" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1749010376377 ""}  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1749010376377 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Testcase2.sdc 93 LCD_DATA\[1\] port " "Ignored filter at Testcase2.sdc(93): LCD_DATA\[1\] could not be matched with a port" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1749010376377 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Testcase2.sdc 93 Argument <targets> is an empty collection " "Ignored set_output_delay at Testcase2.sdc(93): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{LCD_DATA\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{LCD_DATA\[1\]\}\]" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1749010376377 ""}  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1749010376377 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Testcase2.sdc 94 LCD_DATA\[2\] port " "Ignored filter at Testcase2.sdc(94): LCD_DATA\[2\] could not be matched with a port" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 94 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1749010376377 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Testcase2.sdc 94 Argument <targets> is an empty collection " "Ignored set_output_delay at Testcase2.sdc(94): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{LCD_DATA\[2\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{LCD_DATA\[2\]\}\]" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1749010376377 ""}  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1749010376377 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Testcase2.sdc 95 LCD_DATA\[3\] port " "Ignored filter at Testcase2.sdc(95): LCD_DATA\[3\] could not be matched with a port" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 95 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1749010376377 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Testcase2.sdc 95 Argument <targets> is an empty collection " "Ignored set_output_delay at Testcase2.sdc(95): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{LCD_DATA\[3\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{LCD_DATA\[3\]\}\]" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1749010376377 ""}  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1749010376377 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Testcase2.sdc 96 LCD_DATA\[4\] port " "Ignored filter at Testcase2.sdc(96): LCD_DATA\[4\] could not be matched with a port" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 96 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1749010376377 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Testcase2.sdc 96 Argument <targets> is an empty collection " "Ignored set_output_delay at Testcase2.sdc(96): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{LCD_DATA\[4\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{LCD_DATA\[4\]\}\]" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1749010376377 ""}  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1749010376377 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Testcase2.sdc 97 LCD_DATA\[5\] port " "Ignored filter at Testcase2.sdc(97): LCD_DATA\[5\] could not be matched with a port" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 97 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1749010376377 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Testcase2.sdc 97 Argument <targets> is an empty collection " "Ignored set_output_delay at Testcase2.sdc(97): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{LCD_DATA\[5\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{LCD_DATA\[5\]\}\]" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 97 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1749010376377 ""}  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1749010376377 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Testcase2.sdc 98 LCD_DATA\[6\] port " "Ignored filter at Testcase2.sdc(98): LCD_DATA\[6\] could not be matched with a port" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 98 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1749010376377 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Testcase2.sdc 98 Argument <targets> is an empty collection " "Ignored set_output_delay at Testcase2.sdc(98): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{LCD_DATA\[6\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{LCD_DATA\[6\]\}\]" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1749010376377 ""}  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1749010376377 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Testcase2.sdc 99 LCD_DATA\[7\] port " "Ignored filter at Testcase2.sdc(99): LCD_DATA\[7\] could not be matched with a port" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 99 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1749010376377 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Testcase2.sdc 99 Argument <targets> is an empty collection " "Ignored set_output_delay at Testcase2.sdc(99): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{LCD_DATA\[7\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{LCD_DATA\[7\]\}\]" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 99 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1749010376377 ""}  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1749010376377 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Testcase2.sdc 100 LCD_EN port " "Ignored filter at Testcase2.sdc(100): LCD_EN could not be matched with a port" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 100 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1749010376377 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Testcase2.sdc 100 Argument <targets> is an empty collection " "Ignored set_output_delay at Testcase2.sdc(100): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{LCD_EN\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{LCD_EN\}\]" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 100 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1749010376377 ""}  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 100 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1749010376377 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Testcase2.sdc 101 LCD_ON port " "Ignored filter at Testcase2.sdc(101): LCD_ON could not be matched with a port" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1749010376377 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Testcase2.sdc 101 Argument <targets> is an empty collection " "Ignored set_output_delay at Testcase2.sdc(101): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{LCD_ON\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{LCD_ON\}\]" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1749010376377 ""}  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1749010376377 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Testcase2.sdc 102 LCD_RS port " "Ignored filter at Testcase2.sdc(102): LCD_RS could not be matched with a port" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 102 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1749010376377 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Testcase2.sdc 102 Argument <targets> is an empty collection " "Ignored set_output_delay at Testcase2.sdc(102): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{LCD_RS\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{LCD_RS\}\]" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1749010376377 ""}  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1749010376377 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Testcase2.sdc 103 LCD_RW port " "Ignored filter at Testcase2.sdc(103): LCD_RW could not be matched with a port" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 103 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1749010376377 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Testcase2.sdc 103 Argument <targets> is an empty collection " "Ignored set_output_delay at Testcase2.sdc(103): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{LCD_RW\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{LCD_RW\}\]" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 103 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1749010376377 ""}  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1749010376377 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Testcase2:comb_3\|Receiver:uut_receiver\|w_rx_done " "Node: Testcase2:comb_3\|Receiver:uut_receiver\|w_rx_done was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1749010376387 "|Wrapper|Testcase2:comb_3|Receiver:uut_receiver|w_rx_done"}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1749010376389 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1749010376389 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1749010376389 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    Testcase2 " "  20.000    Testcase2" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1749010376389 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1749010376389 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50 (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node CLOCK_50 (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1749010376397 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Testcase2:comb_3\|Receiver:uut_receiver\|w_rx_done " "Destination node Testcase2:comb_3\|Receiver:uut_receiver\|w_rx_done" {  } { { "../../02_rtl/Receiver.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/Receiver.sv" 120 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Testcase2:comb_3|Receiver:uut_receiver|w_rx_done } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/" { { 0 { 0 ""} 0 176 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1749010376397 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1749010376397 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "Wrapper.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/Wrapper.sv" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1749010376397 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Testcase2:comb_3\|Receiver:uut_receiver\|w_rx_done  " "Automatically promoted node Testcase2:comb_3\|Receiver:uut_receiver\|w_rx_done " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1749010376397 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Testcase2:comb_3\|w_odata_Rx\[0\]~0 " "Destination node Testcase2:comb_3\|w_odata_Rx\[0\]~0" {  } { { "../../02_rtl/Testcase2.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/Testcase2.sv" 102 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Testcase2:comb_3|w_odata_Rx[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/" { { 0 { 0 ""} 0 331 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1749010376397 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Testcase2:comb_3\|w_odata_Rx\[1\]~1 " "Destination node Testcase2:comb_3\|w_odata_Rx\[1\]~1" {  } { { "../../02_rtl/Testcase2.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/Testcase2.sv" 102 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Testcase2:comb_3|w_odata_Rx[1]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/" { { 0 { 0 ""} 0 332 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1749010376397 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Testcase2:comb_3\|w_odata_Rx\[2\]~2 " "Destination node Testcase2:comb_3\|w_odata_Rx\[2\]~2" {  } { { "../../02_rtl/Testcase2.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/Testcase2.sv" 102 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Testcase2:comb_3|w_odata_Rx[2]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/" { { 0 { 0 ""} 0 333 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1749010376397 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Testcase2:comb_3\|w_odata_Rx\[3\]~3 " "Destination node Testcase2:comb_3\|w_odata_Rx\[3\]~3" {  } { { "../../02_rtl/Testcase2.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/Testcase2.sv" 102 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Testcase2:comb_3|w_odata_Rx[3]~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/" { { 0 { 0 ""} 0 334 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1749010376397 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Testcase2:comb_3\|w_odata_Rx\[4\]~4 " "Destination node Testcase2:comb_3\|w_odata_Rx\[4\]~4" {  } { { "../../02_rtl/Testcase2.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/Testcase2.sv" 102 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Testcase2:comb_3|w_odata_Rx[4]~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/" { { 0 { 0 ""} 0 349 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1749010376397 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Testcase2:comb_3\|w_odata_Rx\[5\]~5 " "Destination node Testcase2:comb_3\|w_odata_Rx\[5\]~5" {  } { { "../../02_rtl/Testcase2.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/Testcase2.sv" 102 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Testcase2:comb_3|w_odata_Rx[5]~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/" { { 0 { 0 ""} 0 350 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1749010376397 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Testcase2:comb_3\|w_odata_Rx\[6\]~6 " "Destination node Testcase2:comb_3\|w_odata_Rx\[6\]~6" {  } { { "../../02_rtl/Testcase2.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/Testcase2.sv" 102 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Testcase2:comb_3|w_odata_Rx[6]~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/" { { 0 { 0 ""} 0 351 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1749010376397 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Testcase2:comb_3\|w_odata_Rx\[7\]~7 " "Destination node Testcase2:comb_3\|w_odata_Rx\[7\]~7" {  } { { "../../02_rtl/Testcase2.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/Testcase2.sv" 102 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Testcase2:comb_3|w_odata_Rx[7]~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/" { { 0 { 0 ""} 0 352 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1749010376397 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Testcase2:comb_3\|w_reset_vd " "Destination node Testcase2:comb_3\|w_reset_vd" {  } { { "../../02_rtl/Testcase2.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/Testcase2.sv" 72 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Testcase2:comb_3|w_reset_vd } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/" { { 0 { 0 ""} 0 280 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1749010376397 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LEDG\[1\] " "Destination node LEDG\[1\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDG[1] } } } { "Wrapper.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/Wrapper.sv" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDG[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1749010376397 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1749010376397 ""}  } { { "../../02_rtl/Receiver.sv" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/02_rtl/Receiver.sv" 120 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Testcase2:comb_3|Receiver:uut_receiver|w_rx_done } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/" { { 0 { 0 ""} 0 176 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1749010376397 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1749010376460 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1749010376460 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1749010376460 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1749010376460 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1749010376462 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1749010376462 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1749010376462 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1749010376462 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1749010376462 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1749010376462 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1749010376462 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "57 unused 3.3V 18 39 0 " "Number of I/O pins in group: 57 (unused VREF, 3.3V VCCIO, 18 input, 39 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1749010376462 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1749010376462 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1749010376462 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 63 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1749010376462 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1749010376462 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1749010376462 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1749010376462 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1749010376462 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1749010376462 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1749010376462 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1749010376462 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1749010376462 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1749010376462 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1749010376484 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1749010377613 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1749010377705 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1749010377705 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1749010377928 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1749010377928 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1749010377994 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X33_Y12 X43_Y23 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23" {  } { { "loc" "" { Generic "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} 33 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1749010378970 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1749010378970 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1749010379053 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1749010379053 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1749010379053 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1749010379053 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.47 " "Total time spent on timing analysis during the Fitter is 0.47 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1749010379063 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1749010379063 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "39 " "Found 39 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[0\] 0 " "Pin \"LEDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749010379073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[1\] 0 " "Pin \"LEDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749010379073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[2\] 0 " "Pin \"LEDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749010379073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[3\] 0 " "Pin \"LEDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749010379073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[4\] 0 " "Pin \"LEDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749010379073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[5\] 0 " "Pin \"LEDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749010379073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[6\] 0 " "Pin \"LEDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749010379073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[7\] 0 " "Pin \"LEDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749010379073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[8\] 0 " "Pin \"LEDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749010379073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[9\] 0 " "Pin \"LEDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749010379073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[10\] 0 " "Pin \"LEDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749010379073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[11\] 0 " "Pin \"LEDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749010379073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[12\] 0 " "Pin \"LEDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749010379073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[13\] 0 " "Pin \"LEDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749010379073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[14\] 0 " "Pin \"LEDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749010379073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[15\] 0 " "Pin \"LEDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749010379073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[16\] 0 " "Pin \"LEDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749010379073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[17\] 0 " "Pin \"LEDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749010379073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[0\] 0 " "Pin \"LEDG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749010379073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[1\] 0 " "Pin \"LEDG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749010379073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[2\] 0 " "Pin \"LEDG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749010379073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[3\] 0 " "Pin \"LEDG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749010379073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[4\] 0 " "Pin \"LEDG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749010379073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[5\] 0 " "Pin \"LEDG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749010379073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[6\] 0 " "Pin \"LEDG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749010379073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[0\] 0 " "Pin \"HEX0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749010379073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[1\] 0 " "Pin \"HEX0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749010379073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[2\] 0 " "Pin \"HEX0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749010379073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[3\] 0 " "Pin \"HEX0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749010379073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[4\] 0 " "Pin \"HEX0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749010379073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[5\] 0 " "Pin \"HEX0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749010379073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[6\] 0 " "Pin \"HEX0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749010379073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[0\] 0 " "Pin \"HEX1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749010379073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[1\] 0 " "Pin \"HEX1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749010379073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[2\] 0 " "Pin \"HEX1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749010379073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[3\] 0 " "Pin \"HEX1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749010379073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[4\] 0 " "Pin \"HEX1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749010379073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[5\] 0 " "Pin \"HEX1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749010379073 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[6\] 0 " "Pin \"HEX1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1749010379073 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1749010379073 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1749010379155 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1749010379176 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1749010379257 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1749010379574 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1749010379650 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/output_files/Wrapper.fit.smsg " "Generated suppressed messages file C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase2/output_files/Wrapper.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1749010379723 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 49 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 49 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4889 " "Peak virtual memory: 4889 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1749010379844 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 04 11:12:59 2025 " "Processing ended: Wed Jun 04 11:12:59 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1749010379844 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1749010379844 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1749010379844 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1749010379844 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1749010380650 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1749010380650 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 04 11:13:00 2025 " "Processing started: Wed Jun 04 11:13:00 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1749010380650 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1749010380650 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Wrapper -c Wrapper " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Wrapper -c Wrapper" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1749010380650 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1749010381588 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1749010381631 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4560 " "Peak virtual memory: 4560 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1749010382028 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 04 11:13:02 2025 " "Processing ended: Wed Jun 04 11:13:02 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1749010382028 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1749010382028 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1749010382028 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1749010382028 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1749010382583 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1749010382930 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1749010382941 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 04 11:13:02 2025 " "Processing started: Wed Jun 04 11:13:02 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1749010382941 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1749010382941 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Wrapper -c Wrapper " "Command: quartus_sta Wrapper -c Wrapper" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1749010382941 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1749010383012 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1749010383115 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1749010383146 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1749010383146 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1749010383203 ""}
{ "Info" "ISTA_SDC_FOUND" "../Testcase_LCD/Testcase2.sdc " "Reading SDC File: '../Testcase_LCD/Testcase2.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1749010383208 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Testcase2.sdc 66 KEY\[0\] port " "Ignored filter at Testcase2.sdc(66): KEY\[0\] could not be matched with a port" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 66 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1749010383208 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Testcase2.sdc 66 Argument <targets> is an empty collection " "Ignored set_input_delay at Testcase2.sdc(66): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{KEY\[0\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{KEY\[0\]\}\]" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1749010383208 ""}  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1749010383208 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Testcase2.sdc 77 SW\[10\] port " "Ignored filter at Testcase2.sdc(77): SW\[10\] could not be matched with a port" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1749010383208 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Testcase2.sdc 77 Argument <targets> is an empty collection " "Ignored set_input_delay at Testcase2.sdc(77): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{SW\[10\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{SW\[10\]\}\]" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1749010383218 ""}  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1749010383218 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Testcase2.sdc 78 SW\[11\] port " "Ignored filter at Testcase2.sdc(78): SW\[11\] could not be matched with a port" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1749010383218 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Testcase2.sdc 78 Argument <targets> is an empty collection " "Ignored set_input_delay at Testcase2.sdc(78): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{SW\[11\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{SW\[11\]\}\]" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1749010383218 ""}  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1749010383218 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Testcase2.sdc 79 SW\[12\] port " "Ignored filter at Testcase2.sdc(79): SW\[12\] could not be matched with a port" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1749010383218 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Testcase2.sdc 79 Argument <targets> is an empty collection " "Ignored set_input_delay at Testcase2.sdc(79): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{SW\[12\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{SW\[12\]\}\]" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1749010383218 ""}  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1749010383218 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Testcase2.sdc 80 SW\[13\] port " "Ignored filter at Testcase2.sdc(80): SW\[13\] could not be matched with a port" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1749010383218 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Testcase2.sdc 80 Argument <targets> is an empty collection " "Ignored set_input_delay at Testcase2.sdc(80): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{SW\[13\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{SW\[13\]\}\]" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1749010383218 ""}  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1749010383218 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Testcase2.sdc 81 SW\[14\] port " "Ignored filter at Testcase2.sdc(81): SW\[14\] could not be matched with a port" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 81 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1749010383218 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Testcase2.sdc 81 Argument <targets> is an empty collection " "Ignored set_input_delay at Testcase2.sdc(81): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{SW\[14\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{SW\[14\]\}\]" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1749010383218 ""}  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1749010383218 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Testcase2.sdc 82 SW\[15\] port " "Ignored filter at Testcase2.sdc(82): SW\[15\] could not be matched with a port" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1749010383218 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Testcase2.sdc 82 Argument <targets> is an empty collection " "Ignored set_input_delay at Testcase2.sdc(82): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{SW\[15\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{SW\[15\]\}\]" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1749010383218 ""}  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1749010383218 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Testcase2.sdc 83 SW\[16\] port " "Ignored filter at Testcase2.sdc(83): SW\[16\] could not be matched with a port" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1749010383218 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Testcase2.sdc 83 Argument <targets> is an empty collection " "Ignored set_input_delay at Testcase2.sdc(83): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{SW\[16\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{SW\[16\]\}\]" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1749010383218 ""}  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1749010383218 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Testcase2.sdc 91 LCD_BLON port " "Ignored filter at Testcase2.sdc(91): LCD_BLON could not be matched with a port" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1749010383218 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Testcase2.sdc 91 Argument <targets> is an empty collection " "Ignored set_output_delay at Testcase2.sdc(91): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{LCD_BLON\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{LCD_BLON\}\]" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1749010383218 ""}  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1749010383218 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Testcase2.sdc 92 LCD_DATA\[0\] port " "Ignored filter at Testcase2.sdc(92): LCD_DATA\[0\] could not be matched with a port" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 92 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1749010383218 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Testcase2.sdc 92 Argument <targets> is an empty collection " "Ignored set_output_delay at Testcase2.sdc(92): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{LCD_DATA\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{LCD_DATA\[0\]\}\]" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1749010383218 ""}  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1749010383218 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Testcase2.sdc 93 LCD_DATA\[1\] port " "Ignored filter at Testcase2.sdc(93): LCD_DATA\[1\] could not be matched with a port" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1749010383218 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Testcase2.sdc 93 Argument <targets> is an empty collection " "Ignored set_output_delay at Testcase2.sdc(93): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{LCD_DATA\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{LCD_DATA\[1\]\}\]" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1749010383218 ""}  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1749010383218 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Testcase2.sdc 94 LCD_DATA\[2\] port " "Ignored filter at Testcase2.sdc(94): LCD_DATA\[2\] could not be matched with a port" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 94 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1749010383218 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Testcase2.sdc 94 Argument <targets> is an empty collection " "Ignored set_output_delay at Testcase2.sdc(94): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{LCD_DATA\[2\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{LCD_DATA\[2\]\}\]" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1749010383218 ""}  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1749010383218 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Testcase2.sdc 95 LCD_DATA\[3\] port " "Ignored filter at Testcase2.sdc(95): LCD_DATA\[3\] could not be matched with a port" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 95 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1749010383218 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Testcase2.sdc 95 Argument <targets> is an empty collection " "Ignored set_output_delay at Testcase2.sdc(95): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{LCD_DATA\[3\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{LCD_DATA\[3\]\}\]" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1749010383218 ""}  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1749010383218 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Testcase2.sdc 96 LCD_DATA\[4\] port " "Ignored filter at Testcase2.sdc(96): LCD_DATA\[4\] could not be matched with a port" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 96 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1749010383218 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Testcase2.sdc 96 Argument <targets> is an empty collection " "Ignored set_output_delay at Testcase2.sdc(96): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{LCD_DATA\[4\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{LCD_DATA\[4\]\}\]" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1749010383218 ""}  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1749010383218 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Testcase2.sdc 97 LCD_DATA\[5\] port " "Ignored filter at Testcase2.sdc(97): LCD_DATA\[5\] could not be matched with a port" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 97 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1749010383218 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Testcase2.sdc 97 Argument <targets> is an empty collection " "Ignored set_output_delay at Testcase2.sdc(97): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{LCD_DATA\[5\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{LCD_DATA\[5\]\}\]" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 97 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1749010383218 ""}  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1749010383218 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Testcase2.sdc 98 LCD_DATA\[6\] port " "Ignored filter at Testcase2.sdc(98): LCD_DATA\[6\] could not be matched with a port" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 98 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1749010383218 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Testcase2.sdc 98 Argument <targets> is an empty collection " "Ignored set_output_delay at Testcase2.sdc(98): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{LCD_DATA\[6\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{LCD_DATA\[6\]\}\]" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1749010383218 ""}  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1749010383218 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Testcase2.sdc 99 LCD_DATA\[7\] port " "Ignored filter at Testcase2.sdc(99): LCD_DATA\[7\] could not be matched with a port" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 99 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1749010383218 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Testcase2.sdc 99 Argument <targets> is an empty collection " "Ignored set_output_delay at Testcase2.sdc(99): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{LCD_DATA\[7\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{LCD_DATA\[7\]\}\]" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 99 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1749010383218 ""}  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1749010383218 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Testcase2.sdc 100 LCD_EN port " "Ignored filter at Testcase2.sdc(100): LCD_EN could not be matched with a port" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 100 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1749010383218 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Testcase2.sdc 100 Argument <targets> is an empty collection " "Ignored set_output_delay at Testcase2.sdc(100): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{LCD_EN\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{LCD_EN\}\]" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 100 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1749010383218 ""}  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 100 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1749010383218 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Testcase2.sdc 101 LCD_ON port " "Ignored filter at Testcase2.sdc(101): LCD_ON could not be matched with a port" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1749010383218 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Testcase2.sdc 101 Argument <targets> is an empty collection " "Ignored set_output_delay at Testcase2.sdc(101): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{LCD_ON\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{LCD_ON\}\]" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1749010383218 ""}  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1749010383218 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Testcase2.sdc 102 LCD_RS port " "Ignored filter at Testcase2.sdc(102): LCD_RS could not be matched with a port" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 102 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1749010383218 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Testcase2.sdc 102 Argument <targets> is an empty collection " "Ignored set_output_delay at Testcase2.sdc(102): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{LCD_RS\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{LCD_RS\}\]" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1749010383218 ""}  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1749010383218 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Testcase2.sdc 103 LCD_RW port " "Ignored filter at Testcase2.sdc(103): LCD_RW could not be matched with a port" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 103 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1749010383218 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Testcase2.sdc 103 Argument <targets> is an empty collection " "Ignored set_output_delay at Testcase2.sdc(103): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{LCD_RW\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{Testcase2\}\]  0.500 \[get_ports \{LCD_RW\}\]" {  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 103 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1749010383218 ""}  } { { "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" "" { Text "C:/Document_forme/project_tiny/Viterbi_decoder/04_imple/Testcase_LCD/Testcase2.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1749010383218 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Testcase2:comb_3\|Receiver:uut_receiver\|w_rx_done " "Node: Testcase2:comb_3\|Receiver:uut_receiver\|w_rx_done was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1749010383218 "|Wrapper|Testcase2:comb_3|Receiver:uut_receiver|w_rx_done"}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1749010383228 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1749010383230 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.170 " "Worst-case setup slack is 10.170" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749010383241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749010383241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.170         0.000 Testcase2  " "   10.170         0.000 Testcase2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749010383241 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1749010383241 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.391 " "Worst-case hold slack is 0.391" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749010383244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749010383244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 Testcase2  " "    0.391         0.000 Testcase2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749010383244 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1749010383244 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 13.932 " "Worst-case recovery slack is 13.932" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749010383249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749010383249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.932         0.000 Testcase2  " "   13.932         0.000 Testcase2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749010383249 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1749010383249 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.304 " "Worst-case removal slack is 2.304" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749010383251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749010383251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.304         0.000 Testcase2  " "    2.304         0.000 Testcase2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749010383251 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1749010383251 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.000 " "Worst-case minimum pulse width slack is 9.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749010383253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749010383253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.000         0.000 Testcase2  " "    9.000         0.000 Testcase2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749010383253 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1749010383253 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1749010383290 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1749010383290 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Testcase2:comb_3\|Receiver:uut_receiver\|w_rx_done " "Node: Testcase2:comb_3\|Receiver:uut_receiver\|w_rx_done was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1749010383300 "|Wrapper|Testcase2:comb_3|Receiver:uut_receiver|w_rx_done"}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.974 " "Worst-case setup slack is 13.974" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749010383300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749010383300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.974         0.000 Testcase2  " "   13.974         0.000 Testcase2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749010383300 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1749010383300 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749010383310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749010383310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 Testcase2  " "    0.215         0.000 Testcase2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749010383310 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1749010383310 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.503 " "Worst-case recovery slack is 16.503" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749010383313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749010383313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.503         0.000 Testcase2  " "   16.503         0.000 Testcase2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749010383313 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1749010383313 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.986 " "Worst-case removal slack is 0.986" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749010383317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749010383317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.986         0.000 Testcase2  " "    0.986         0.000 Testcase2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749010383317 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1749010383317 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.000 " "Worst-case minimum pulse width slack is 9.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749010383322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749010383322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.000         0.000 Testcase2  " "    9.000         0.000 Testcase2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749010383322 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1749010383322 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1749010383362 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1749010383387 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1749010383388 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 46 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4545 " "Peak virtual memory: 4545 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1749010383445 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 04 11:13:03 2025 " "Processing ended: Wed Jun 04 11:13:03 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1749010383445 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1749010383445 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1749010383445 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1749010383445 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 121 s " "Quartus II Full Compilation was successful. 0 errors, 121 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1749010384060 ""}
