{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 19 18:59:34 2010 " "Info: Processing started: Sun Sep 19 18:59:34 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ledwater -c ledwater " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ledwater -c ledwater" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_FOUND_COMB_LATCHES" "" "Warning: Timing Analysis found one or more latches implemented as combinational loops" { { "Warning" "WTDB_COMB_LATCH_NODE" "dataout\[0\]\$latch " "Warning: Node \"dataout\[0\]\$latch\" is a latch" {  } { { "ledwater.v" "" { Text "G:/CPLD_160_Vrlog/Verlog 没有调试/LED跑马灯/ledwater.v" 19 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dataout\[1\]\$latch " "Warning: Node \"dataout\[1\]\$latch\" is a latch" {  } { { "ledwater.v" "" { Text "G:/CPLD_160_Vrlog/Verlog 没有调试/LED跑马灯/ledwater.v" 19 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dataout\[2\]\$latch " "Warning: Node \"dataout\[2\]\$latch\" is a latch" {  } { { "ledwater.v" "" { Text "G:/CPLD_160_Vrlog/Verlog 没有调试/LED跑马灯/ledwater.v" 19 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dataout\[3\]\$latch " "Warning: Node \"dataout\[3\]\$latch\" is a latch" {  } { { "ledwater.v" "" { Text "G:/CPLD_160_Vrlog/Verlog 没有调试/LED跑马灯/ledwater.v" 19 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dataout\[4\]\$latch " "Warning: Node \"dataout\[4\]\$latch\" is a latch" {  } { { "ledwater.v" "" { Text "G:/CPLD_160_Vrlog/Verlog 没有调试/LED跑马灯/ledwater.v" 19 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dataout\[5\]\$latch " "Warning: Node \"dataout\[5\]\$latch\" is a latch" {  } { { "ledwater.v" "" { Text "G:/CPLD_160_Vrlog/Verlog 没有调试/LED跑马灯/ledwater.v" 19 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dataout\[6\]\$latch " "Warning: Node \"dataout\[6\]\$latch\" is a latch" {  } { { "ledwater.v" "" { Text "G:/CPLD_160_Vrlog/Verlog 没有调试/LED跑马灯/ledwater.v" 19 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dataout\[7\]\$latch " "Warning: Node \"dataout\[7\]\$latch\" is a latch" {  } { { "ledwater.v" "" { Text "G:/CPLD_160_Vrlog/Verlog 没有调试/LED跑马灯/ledwater.v" 19 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dataout\[8\]\$latch " "Warning: Node \"dataout\[8\]\$latch\" is a latch" {  } { { "ledwater.v" "" { Text "G:/CPLD_160_Vrlog/Verlog 没有调试/LED跑马灯/ledwater.v" 19 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dataout\[9\]\$latch " "Warning: Node \"dataout\[9\]\$latch\" is a latch" {  } { { "ledwater.v" "" { Text "G:/CPLD_160_Vrlog/Verlog 没有调试/LED跑马灯/ledwater.v" 19 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dataout\[10\]\$latch " "Warning: Node \"dataout\[10\]\$latch\" is a latch" {  } { { "ledwater.v" "" { Text "G:/CPLD_160_Vrlog/Verlog 没有调试/LED跑马灯/ledwater.v" 19 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dataout\[11\]\$latch " "Warning: Node \"dataout\[11\]\$latch\" is a latch" {  } { { "ledwater.v" "" { Text "G:/CPLD_160_Vrlog/Verlog 没有调试/LED跑马灯/ledwater.v" 19 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis found one or more latches implemented as combinational loops" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "dataout\[11\]\$latch " "Warning: Node \"dataout\[11\]\$latch\"" {  } { { "ledwater.v" "" { Text "G:/CPLD_160_Vrlog/Verlog 没有调试/LED跑马灯/ledwater.v" 19 0 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "ledwater.v" "" { Text "G:/CPLD_160_Vrlog/Verlog 没有调试/LED跑马灯/ledwater.v" 19 0 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "dataout\[10\]\$latch " "Warning: Node \"dataout\[10\]\$latch\"" {  } { { "ledwater.v" "" { Text "G:/CPLD_160_Vrlog/Verlog 没有调试/LED跑马灯/ledwater.v" 19 0 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "ledwater.v" "" { Text "G:/CPLD_160_Vrlog/Verlog 没有调试/LED跑马灯/ledwater.v" 19 0 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "dataout\[9\]\$latch " "Warning: Node \"dataout\[9\]\$latch\"" {  } { { "ledwater.v" "" { Text "G:/CPLD_160_Vrlog/Verlog 没有调试/LED跑马灯/ledwater.v" 19 0 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "ledwater.v" "" { Text "G:/CPLD_160_Vrlog/Verlog 没有调试/LED跑马灯/ledwater.v" 19 0 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "dataout\[8\]\$latch " "Warning: Node \"dataout\[8\]\$latch\"" {  } { { "ledwater.v" "" { Text "G:/CPLD_160_Vrlog/Verlog 没有调试/LED跑马灯/ledwater.v" 19 0 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "ledwater.v" "" { Text "G:/CPLD_160_Vrlog/Verlog 没有调试/LED跑马灯/ledwater.v" 19 0 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "dataout\[7\]\$latch " "Warning: Node \"dataout\[7\]\$latch\"" {  } { { "ledwater.v" "" { Text "G:/CPLD_160_Vrlog/Verlog 没有调试/LED跑马灯/ledwater.v" 19 0 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "ledwater.v" "" { Text "G:/CPLD_160_Vrlog/Verlog 没有调试/LED跑马灯/ledwater.v" 19 0 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "dataout\[6\]\$latch " "Warning: Node \"dataout\[6\]\$latch\"" {  } { { "ledwater.v" "" { Text "G:/CPLD_160_Vrlog/Verlog 没有调试/LED跑马灯/ledwater.v" 19 0 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "ledwater.v" "" { Text "G:/CPLD_160_Vrlog/Verlog 没有调试/LED跑马灯/ledwater.v" 19 0 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "dataout\[5\]\$latch " "Warning: Node \"dataout\[5\]\$latch\"" {  } { { "ledwater.v" "" { Text "G:/CPLD_160_Vrlog/Verlog 没有调试/LED跑马灯/ledwater.v" 19 0 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "ledwater.v" "" { Text "G:/CPLD_160_Vrlog/Verlog 没有调试/LED跑马灯/ledwater.v" 19 0 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "dataout\[4\]\$latch " "Warning: Node \"dataout\[4\]\$latch\"" {  } { { "ledwater.v" "" { Text "G:/CPLD_160_Vrlog/Verlog 没有调试/LED跑马灯/ledwater.v" 19 0 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "ledwater.v" "" { Text "G:/CPLD_160_Vrlog/Verlog 没有调试/LED跑马灯/ledwater.v" 19 0 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "dataout\[3\]\$latch " "Warning: Node \"dataout\[3\]\$latch\"" {  } { { "ledwater.v" "" { Text "G:/CPLD_160_Vrlog/Verlog 没有调试/LED跑马灯/ledwater.v" 19 0 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "ledwater.v" "" { Text "G:/CPLD_160_Vrlog/Verlog 没有调试/LED跑马灯/ledwater.v" 19 0 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "dataout\[2\]\$latch " "Warning: Node \"dataout\[2\]\$latch\"" {  } { { "ledwater.v" "" { Text "G:/CPLD_160_Vrlog/Verlog 没有调试/LED跑马灯/ledwater.v" 19 0 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "ledwater.v" "" { Text "G:/CPLD_160_Vrlog/Verlog 没有调试/LED跑马灯/ledwater.v" 19 0 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "dataout\[1\]\$latch " "Warning: Node \"dataout\[1\]\$latch\"" {  } { { "ledwater.v" "" { Text "G:/CPLD_160_Vrlog/Verlog 没有调试/LED跑马灯/ledwater.v" 19 0 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "ledwater.v" "" { Text "G:/CPLD_160_Vrlog/Verlog 没有调试/LED跑马灯/ledwater.v" 19 0 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "dataout\[0\]\$latch " "Warning: Node \"dataout\[0\]\$latch\"" {  } { { "ledwater.v" "" { Text "G:/CPLD_160_Vrlog/Verlog 没有调试/LED跑马灯/ledwater.v" 19 0 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "ledwater.v" "" { Text "G:/CPLD_160_Vrlog/Verlog 没有调试/LED跑马灯/ledwater.v" 19 0 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_50M " "Info: Assuming node \"clk_50M\" is an undefined clock" {  } { { "ledwater.v" "" { Text "G:/CPLD_160_Vrlog/Verlog 没有调试/LED跑马灯/ledwater.v" 8 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_50M" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_50M register count\[3\] register count\[22\] 179.6 MHz 5.568 ns Internal " "Info: Clock \"clk_50M\" has Internal fmax of 179.6 MHz between source register \"count\[3\]\" and destination register \"count\[22\]\" (period= 5.568 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.859 ns + Longest register register " "Info: + Longest register to register delay is 4.859 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count\[3\] 1 REG LC_X3_Y2_N5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y2_N5; Fanout = 3; REG Node = 'count\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[3] } "NODE_NAME" } } { "ledwater.v" "" { Text "G:/CPLD_160_Vrlog/Verlog 没有调试/LED跑马灯/ledwater.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.892 ns) + CELL(0.978 ns) 1.870 ns count\[3\]~45 2 COMB LC_X3_Y2_N5 2 " "Info: 2: + IC(0.892 ns) + CELL(0.978 ns) = 1.870 ns; Loc. = LC_X3_Y2_N5; Fanout = 2; COMB Node = 'count\[3\]~45'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.870 ns" { count[3] count[3]~45 } "NODE_NAME" } } { "ledwater.v" "" { Text "G:/CPLD_160_Vrlog/Verlog 没有调试/LED跑马灯/ledwater.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 1.993 ns count\[4\]~43 3 COMB LC_X3_Y2_N6 2 " "Info: 3: + IC(0.000 ns) + CELL(0.123 ns) = 1.993 ns; Loc. = LC_X3_Y2_N6; Fanout = 2; COMB Node = 'count\[4\]~43'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { count[3]~45 count[4]~43 } "NODE_NAME" } } { "ledwater.v" "" { Text "G:/CPLD_160_Vrlog/Verlog 没有调试/LED跑马灯/ledwater.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 2.116 ns count\[5\]~41 4 COMB LC_X3_Y2_N7 2 " "Info: 4: + IC(0.000 ns) + CELL(0.123 ns) = 2.116 ns; Loc. = LC_X3_Y2_N7; Fanout = 2; COMB Node = 'count\[5\]~41'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { count[4]~43 count[5]~41 } "NODE_NAME" } } { "ledwater.v" "" { Text "G:/CPLD_160_Vrlog/Verlog 没有调试/LED跑马灯/ledwater.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 2.239 ns count\[6\]~39 5 COMB LC_X3_Y2_N8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.123 ns) = 2.239 ns; Loc. = LC_X3_Y2_N8; Fanout = 2; COMB Node = 'count\[6\]~39'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { count[5]~41 count[6]~39 } "NODE_NAME" } } { "ledwater.v" "" { Text "G:/CPLD_160_Vrlog/Verlog 没有调试/LED跑马灯/ledwater.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.399 ns) 2.638 ns count\[7\]~37 6 COMB LC_X3_Y2_N9 6 " "Info: 6: + IC(0.000 ns) + CELL(0.399 ns) = 2.638 ns; Loc. = LC_X3_Y2_N9; Fanout = 6; COMB Node = 'count\[7\]~37'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { count[6]~39 count[7]~37 } "NODE_NAME" } } { "ledwater.v" "" { Text "G:/CPLD_160_Vrlog/Verlog 没有调试/LED跑马灯/ledwater.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.246 ns) 2.884 ns count\[12\]~27 7 COMB LC_X4_Y2_N4 6 " "Info: 7: + IC(0.000 ns) + CELL(0.246 ns) = 2.884 ns; Loc. = LC_X4_Y2_N4; Fanout = 6; COMB Node = 'count\[12\]~27'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.246 ns" { count[7]~37 count[12]~27 } "NODE_NAME" } } { "ledwater.v" "" { Text "G:/CPLD_160_Vrlog/Verlog 没有调试/LED跑马灯/ledwater.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.349 ns) 3.233 ns count\[17\]~17 8 COMB LC_X4_Y2_N9 6 " "Info: 8: + IC(0.000 ns) + CELL(0.349 ns) = 3.233 ns; Loc. = LC_X4_Y2_N9; Fanout = 6; COMB Node = 'count\[17\]~17'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.349 ns" { count[12]~27 count[17]~17 } "NODE_NAME" } } { "ledwater.v" "" { Text "G:/CPLD_160_Vrlog/Verlog 没有调试/LED跑马灯/ledwater.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.626 ns) 4.859 ns count\[22\] 9 REG LC_X5_Y2_N4 14 " "Info: 9: + IC(0.000 ns) + CELL(1.626 ns) = 4.859 ns; Loc. = LC_X5_Y2_N4; Fanout = 14; REG Node = 'count\[22\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.626 ns" { count[17]~17 count[22] } "NODE_NAME" } } { "ledwater.v" "" { Text "G:/CPLD_160_Vrlog/Verlog 没有调试/LED跑马灯/ledwater.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.967 ns ( 81.64 % ) " "Info: Total cell delay = 3.967 ns ( 81.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.892 ns ( 18.36 % ) " "Info: Total interconnect delay = 0.892 ns ( 18.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.859 ns" { count[3] count[3]~45 count[4]~43 count[5]~41 count[6]~39 count[7]~37 count[12]~27 count[17]~17 count[22] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.859 ns" { count[3] {} count[3]~45 {} count[4]~43 {} count[5]~41 {} count[6]~39 {} count[7]~37 {} count[12]~27 {} count[17]~17 {} count[22] {} } { 0.000ns 0.892ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.978ns 0.123ns 0.123ns 0.123ns 0.399ns 0.246ns 0.349ns 1.626ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50M destination 3.348 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_50M\" to destination register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_50M 1 CLK PIN_12 26 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 26; CLK Node = 'clk_50M'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50M } "NODE_NAME" } } { "ledwater.v" "" { Text "G:/CPLD_160_Vrlog/Verlog 没有调试/LED跑马灯/ledwater.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns count\[22\] 2 REG LC_X5_Y2_N4 14 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X5_Y2_N4; Fanout = 14; REG Node = 'count\[22\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { clk_50M count[22] } "NODE_NAME" } } { "ledwater.v" "" { Text "G:/CPLD_160_Vrlog/Verlog 没有调试/LED跑马灯/ledwater.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk_50M count[22] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk_50M {} clk_50M~combout {} count[22] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50M source 3.348 ns - Longest register " "Info: - Longest clock path from clock \"clk_50M\" to source register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_50M 1 CLK PIN_12 26 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 26; CLK Node = 'clk_50M'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50M } "NODE_NAME" } } { "ledwater.v" "" { Text "G:/CPLD_160_Vrlog/Verlog 没有调试/LED跑马灯/ledwater.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns count\[3\] 2 REG LC_X3_Y2_N5 3 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X3_Y2_N5; Fanout = 3; REG Node = 'count\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { clk_50M count[3] } "NODE_NAME" } } { "ledwater.v" "" { Text "G:/CPLD_160_Vrlog/Verlog 没有调试/LED跑马灯/ledwater.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk_50M count[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk_50M {} clk_50M~combout {} count[3] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk_50M count[22] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk_50M {} clk_50M~combout {} count[22] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk_50M count[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk_50M {} clk_50M~combout {} count[3] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "ledwater.v" "" { Text "G:/CPLD_160_Vrlog/Verlog 没有调试/LED跑马灯/ledwater.v" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "ledwater.v" "" { Text "G:/CPLD_160_Vrlog/Verlog 没有调试/LED跑马灯/ledwater.v" 14 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.859 ns" { count[3] count[3]~45 count[4]~43 count[5]~41 count[6]~39 count[7]~37 count[12]~27 count[17]~17 count[22] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.859 ns" { count[3] {} count[3]~45 {} count[4]~43 {} count[5]~41 {} count[6]~39 {} count[7]~37 {} count[12]~27 {} count[17]~17 {} count[22] {} } { 0.000ns 0.892ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.978ns 0.123ns 0.123ns 0.123ns 0.399ns 0.246ns 0.349ns 1.626ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk_50M count[22] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk_50M {} clk_50M~combout {} count[22] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk_50M count[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk_50M {} clk_50M~combout {} count[3] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_50M dataout\[3\] count\[25\] 15.477 ns register " "Info: tco from clock \"clk_50M\" to destination pin \"dataout\[3\]\" through register \"count\[25\]\" is 15.477 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50M source 3.348 ns + Longest register " "Info: + Longest clock path from clock \"clk_50M\" to source register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_50M 1 CLK PIN_12 26 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 26; CLK Node = 'clk_50M'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50M } "NODE_NAME" } } { "ledwater.v" "" { Text "G:/CPLD_160_Vrlog/Verlog 没有调试/LED跑马灯/ledwater.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns count\[25\] 2 REG LC_X5_Y2_N7 10 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X5_Y2_N7; Fanout = 10; REG Node = 'count\[25\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { clk_50M count[25] } "NODE_NAME" } } { "ledwater.v" "" { Text "G:/CPLD_160_Vrlog/Verlog 没有调试/LED跑马灯/ledwater.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk_50M count[25] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk_50M {} clk_50M~combout {} count[25] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "ledwater.v" "" { Text "G:/CPLD_160_Vrlog/Verlog 没有调试/LED跑马灯/ledwater.v" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.753 ns + Longest register pin " "Info: + Longest register to pin delay is 11.753 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count\[25\] 1 REG LC_X5_Y2_N7 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y2_N7; Fanout = 10; REG Node = 'count\[25\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[25] } "NODE_NAME" } } { "ledwater.v" "" { Text "G:/CPLD_160_Vrlog/Verlog 没有调试/LED跑马灯/ledwater.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.998 ns) + CELL(0.511 ns) 2.509 ns Mux12~0 2 COMB LC_X4_Y3_N2 24 " "Info: 2: + IC(1.998 ns) + CELL(0.511 ns) = 2.509 ns; Loc. = LC_X4_Y3_N2; Fanout = 24; COMB Node = 'Mux12~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.509 ns" { count[25] Mux12~0 } "NODE_NAME" } } { "ledwater.v" "" { Text "G:/CPLD_160_Vrlog/Verlog 没有调试/LED跑马灯/ledwater.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.507 ns) 7.016 ns dataout\[3\]\$latch 3 COMB LOOP LC_X5_Y2_N8 2 " "Info: 3: + IC(0.000 ns) + CELL(4.507 ns) = 7.016 ns; Loc. = LC_X5_Y2_N8; Fanout = 2; COMB LOOP Node = 'dataout\[3\]\$latch'" { { "Info" "ITDB_PART_OF_SCC" "dataout\[3\]\$latch LC_X5_Y2_N8 " "Info: Loc. = LC_X5_Y2_N8; Node \"dataout\[3\]\$latch\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataout[3]$latch } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataout[3]$latch } "NODE_NAME" } } { "ledwater.v" "" { Text "G:/CPLD_160_Vrlog/Verlog 没有调试/LED跑马灯/ledwater.v" 19 0 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.507 ns" { Mux12~0 dataout[3]$latch } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.415 ns) + CELL(2.322 ns) 11.753 ns dataout\[3\] 4 PIN PIN_53 0 " "Info: 4: + IC(2.415 ns) + CELL(2.322 ns) = 11.753 ns; Loc. = PIN_53; Fanout = 0; PIN Node = 'dataout\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.737 ns" { dataout[3]$latch dataout[3] } "NODE_NAME" } } { "ledwater.v" "" { Text "G:/CPLD_160_Vrlog/Verlog 没有调试/LED跑马灯/ledwater.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.340 ns ( 62.45 % ) " "Info: Total cell delay = 7.340 ns ( 62.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.413 ns ( 37.55 % ) " "Info: Total interconnect delay = 4.413 ns ( 37.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.753 ns" { count[25] Mux12~0 dataout[3]$latch dataout[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.753 ns" { count[25] {} Mux12~0 {} dataout[3]$latch {} dataout[3] {} } { 0.000ns 1.998ns 0.000ns 2.415ns } { 0.000ns 0.511ns 4.507ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk_50M count[25] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk_50M {} clk_50M~combout {} count[25] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.753 ns" { count[25] Mux12~0 dataout[3]$latch dataout[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.753 ns" { count[25] {} Mux12~0 {} dataout[3]$latch {} dataout[3] {} } { 0.000ns 1.998ns 0.000ns 2.415ns } { 0.000ns 0.511ns 4.507ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 38 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "133 " "Info: Peak virtual memory: 133 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 19 18:59:35 2010 " "Info: Processing ended: Sun Sep 19 18:59:35 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
