module register_unit (input  logic Clk, Reset, X_in, Ld_AX, Ld_B, 
                            Shift_En,
                      input  logic [7:0]  SW,
							 input  logic [7:0] A_in,
                      output logic M, 
							 output logic X,
                      output logic [7:0]  A,
                      output logic [7:0]  B);

	 reg_1  reg_X (.Clk(Clk), .Reset(Reset), .Load(Ld_AX), .Shift_En(Shift_En), .D(X_in),
						.Shift_Out(X_out), .Data_Out(X));
								
    reg_8  reg_A (.Clk(Clk), .Reset(Reset), .Shift_In(X_out), .Load(Ld_AX), .Shift_En(Shift_En), .D(A_in),
	               .Shift_Out(A_out), .Data_Out(A));
						
    reg_8  reg_B (.Clk(Clk), .Reset(0), .Shift_In(A_out), .Load(Ld_B), .Shift_En(Shift_En), .D(SW),
	               .Shift_Out(M), .Data_Out(B));

endmodule
