Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Fri May 10 22:21:23 2019
| Host         : parallels-vm running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a12ti-csg325
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.805        0.000                      0                  809        0.099        0.000                      0                  809        5.000        0.000                       0                   414  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clkin  {0.000 5.500}      11.000          90.909          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clkin               0.805        0.000                      0                  809        0.099        0.000                      0                  809        5.000        0.000                       0                   414  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clkin
  To Clock:  clkin

Setup :            0  Failing Endpoints,  Worst Slack        0.805ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.805ns  (required time - arrival time)
  Source:                 u3/div0/FMul1/multOp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clkin  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u3/div0/FMul1/multOp/A[18]
                            (rising edge-triggered cell DSP48E1 clocked by clkin  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (clkin rise@11.000ns - clkin rise@0.000ns)
  Data Path Delay:        9.798ns  (logic 6.425ns (65.577%)  route 3.373ns (34.423%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.305ns = ( 15.305 - 11.000 ) 
    Source Clock Delay      (SCD):    4.666ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkin rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.916    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.012 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.654     4.666    u3/div0/FMul1/clk_IBUF_BUFG
    DSP48_X1Y4           DSP48E1                                      r  u3/div0/FMul1/multOp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      4.009     8.675 r  u3/div0/FMul1/multOp/P[17]
                         net (fo=2, routed)           1.110     9.785    u3/div0/FMul1/multOp_n_88
    SLICE_X26Y10         LUT2 (Prop_lut2_I0_O)        0.124     9.909 r  u3/div0/FMul1/i__carry_i_4/O
                         net (fo=1, routed)           0.000     9.909    u3/div0/FMul1/i__carry_i_4_n_0
    SLICE_X26Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    10.336 f  u3/div0/FMul1/multOp_inferred__0/i__carry/O[1]
                         net (fo=3, routed)           0.670    11.007    u3/div0/FMul1/p_0_in[0]
    SLICE_X23Y10         LUT1 (Prop_lut1_I0_O)        0.306    11.313 r  u3/div0/FMul1/opB_mul[4]_i_3/O
                         net (fo=1, routed)           0.379    11.692    u3/div0/FMul1/opB_mul[4]_i_3_n_0
    SLICE_X23Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    12.272 r  u3/div0/FMul1/opB_mul_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.272    u3/div0/FMul1/opB_mul_reg[4]_i_2_n_0
    SLICE_X23Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.386 r  u3/div0/FMul1/opB_mul_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.386    u3/div0/FMul1/opB_mul_reg[8]_i_2_n_0
    SLICE_X23Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.500 r  u3/div0/FMul1/opB_mul_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.500    u3/div0/FMul1/opB_mul_reg[12]_i_2_n_0
    SLICE_X23Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.614 r  u3/div0/FMul1/opB_mul_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.614    u3/div0/FMul1/opB_mul_reg[16]_i_2_n_0
    SLICE_X23Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.948 r  u3/div0/FMul1/opB_mul_reg[18]_i_3/O[1]
                         net (fo=1, routed)           0.508    13.456    u3/div0/FMul1/plusOp_0[18]
    SLICE_X24Y15         LUT4 (Prop_lut4_I0_O)        0.303    13.759 r  u3/div0/FMul1/opB_mul[18]_i_2/O
                         net (fo=2, routed)           0.705    14.464    u3/div0/FMul1/D[18]
    DSP48_X1Y4           DSP48E1                                      r  u3/div0/FMul1/multOp/A[18]
  -------------------------------------------------------------------    -------------------

                         (clock clkin rise edge)     11.000    11.000 r  
    P15                                               0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.817    11.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.679    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.770 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.535    15.305    u3/div0/FMul1/clk_IBUF_BUFG
    DSP48_X1Y4           DSP48E1                                      r  u3/div0/FMul1/multOp/CLK
                         clock pessimism              0.361    15.666    
                         clock uncertainty           -0.035    15.631    
    DSP48_X1Y4           DSP48E1 (Setup_dsp48e1_CLK_A[18])
                                                     -0.362    15.269    u3/div0/FMul1/multOp
  -------------------------------------------------------------------
                         required time                         15.269    
                         arrival time                         -14.464    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.815ns  (required time - arrival time)
  Source:                 u3/div0/FMul1/multOp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clkin  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u3/div0/opB_mul_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkin  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (clkin rise@11.000ns - clkin rise@0.000ns)
  Data Path Delay:        9.962ns  (logic 6.311ns (63.354%)  route 3.651ns (36.646%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.214ns = ( 15.214 - 11.000 ) 
    Source Clock Delay      (SCD):    4.666ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkin rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.916    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.012 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.654     4.666    u3/div0/FMul1/clk_IBUF_BUFG
    DSP48_X1Y4           DSP48E1                                      r  u3/div0/FMul1/multOp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      4.009     8.675 r  u3/div0/FMul1/multOp/P[17]
                         net (fo=2, routed)           1.110     9.785    u3/div0/FMul1/multOp_n_88
    SLICE_X26Y10         LUT2 (Prop_lut2_I0_O)        0.124     9.909 r  u3/div0/FMul1/i__carry_i_4/O
                         net (fo=1, routed)           0.000     9.909    u3/div0/FMul1/i__carry_i_4_n_0
    SLICE_X26Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    10.336 f  u3/div0/FMul1/multOp_inferred__0/i__carry/O[1]
                         net (fo=3, routed)           0.670    11.007    u3/div0/FMul1/p_0_in[0]
    SLICE_X23Y10         LUT1 (Prop_lut1_I0_O)        0.306    11.313 r  u3/div0/FMul1/opB_mul[4]_i_3/O
                         net (fo=1, routed)           0.379    11.692    u3/div0/FMul1/opB_mul[4]_i_3_n_0
    SLICE_X23Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    12.272 r  u3/div0/FMul1/opB_mul_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.272    u3/div0/FMul1/opB_mul_reg[4]_i_2_n_0
    SLICE_X23Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.386 r  u3/div0/FMul1/opB_mul_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.386    u3/div0/FMul1/opB_mul_reg[8]_i_2_n_0
    SLICE_X23Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.500 r  u3/div0/FMul1/opB_mul_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.500    u3/div0/FMul1/opB_mul_reg[12]_i_2_n_0
    SLICE_X23Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.834 r  u3/div0/FMul1/opB_mul_reg[16]_i_2/O[1]
                         net (fo=1, routed)           0.496    13.330    u3/div0/FMul1/plusOp_0[14]
    SLICE_X22Y14         LUT5 (Prop_lut5_I2_O)        0.303    13.633 r  u3/div0/FMul1/opB_mul[14]_i_1/O
                         net (fo=2, routed)           0.994    14.628    u3/div0/FMul1_n_5
    SLICE_X26Y13         FDRE                                         r  u3/div0/opB_mul_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkin rise edge)     11.000    11.000 r  
    P15                                               0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.817    11.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.679    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.770 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.443    15.214    u3/div0/clk_IBUF_BUFG
    SLICE_X26Y13         FDRE                                         r  u3/div0/opB_mul_reg[14]/C
                         clock pessimism              0.322    15.536    
                         clock uncertainty           -0.035    15.500    
    SLICE_X26Y13         FDRE (Setup_fdre_C_D)       -0.058    15.442    u3/div0/opB_mul_reg[14]
  -------------------------------------------------------------------
                         required time                         15.442    
                         arrival time                         -14.628    
  -------------------------------------------------------------------
                         slack                                  0.815    

Slack (MET) :             0.826ns  (required time - arrival time)
  Source:                 u3/div0/FMul1/multOp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clkin  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u3/div0/FMul1/multOp/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by clkin  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (clkin rise@11.000ns - clkin rise@0.000ns)
  Data Path Delay:        9.777ns  (logic 6.311ns (64.552%)  route 3.466ns (35.448%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.305ns = ( 15.305 - 11.000 ) 
    Source Clock Delay      (SCD):    4.666ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkin rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.916    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.012 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.654     4.666    u3/div0/FMul1/clk_IBUF_BUFG
    DSP48_X1Y4           DSP48E1                                      r  u3/div0/FMul1/multOp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      4.009     8.675 r  u3/div0/FMul1/multOp/P[17]
                         net (fo=2, routed)           1.110     9.785    u3/div0/FMul1/multOp_n_88
    SLICE_X26Y10         LUT2 (Prop_lut2_I0_O)        0.124     9.909 r  u3/div0/FMul1/i__carry_i_4/O
                         net (fo=1, routed)           0.000     9.909    u3/div0/FMul1/i__carry_i_4_n_0
    SLICE_X26Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    10.336 f  u3/div0/FMul1/multOp_inferred__0/i__carry/O[1]
                         net (fo=3, routed)           0.670    11.007    u3/div0/FMul1/p_0_in[0]
    SLICE_X23Y10         LUT1 (Prop_lut1_I0_O)        0.306    11.313 r  u3/div0/FMul1/opB_mul[4]_i_3/O
                         net (fo=1, routed)           0.379    11.692    u3/div0/FMul1/opB_mul[4]_i_3_n_0
    SLICE_X23Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    12.272 r  u3/div0/FMul1/opB_mul_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.272    u3/div0/FMul1/opB_mul_reg[4]_i_2_n_0
    SLICE_X23Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.386 r  u3/div0/FMul1/opB_mul_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.386    u3/div0/FMul1/opB_mul_reg[8]_i_2_n_0
    SLICE_X23Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.500 r  u3/div0/FMul1/opB_mul_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.500    u3/div0/FMul1/opB_mul_reg[12]_i_2_n_0
    SLICE_X23Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.834 r  u3/div0/FMul1/opB_mul_reg[16]_i_2/O[1]
                         net (fo=1, routed)           0.496    13.330    u3/div0/FMul1/plusOp_0[14]
    SLICE_X22Y14         LUT5 (Prop_lut5_I2_O)        0.303    13.633 r  u3/div0/FMul1/opB_mul[14]_i_1/O
                         net (fo=2, routed)           0.810    14.443    u3/div0/FMul1/D[14]
    DSP48_X1Y4           DSP48E1                                      r  u3/div0/FMul1/multOp/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock clkin rise edge)     11.000    11.000 r  
    P15                                               0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.817    11.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.679    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.770 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.535    15.305    u3/div0/FMul1/clk_IBUF_BUFG
    DSP48_X1Y4           DSP48E1                                      r  u3/div0/FMul1/multOp/CLK
                         clock pessimism              0.361    15.666    
                         clock uncertainty           -0.035    15.631    
    DSP48_X1Y4           DSP48E1 (Setup_dsp48e1_CLK_A[14])
                                                     -0.362    15.269    u3/div0/FMul1/multOp
  -------------------------------------------------------------------
                         required time                         15.269    
                         arrival time                         -14.443    
  -------------------------------------------------------------------
                         slack                                  0.826    

Slack (MET) :             0.893ns  (required time - arrival time)
  Source:                 u3/div0/FMul1/multOp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clkin  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u3/div0/FMul1/multOp/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by clkin  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (clkin rise@11.000ns - clkin rise@0.000ns)
  Data Path Delay:        9.709ns  (logic 6.293ns (64.814%)  route 3.416ns (35.186%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.305ns = ( 15.305 - 11.000 ) 
    Source Clock Delay      (SCD):    4.666ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkin rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.916    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.012 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.654     4.666    u3/div0/FMul1/clk_IBUF_BUFG
    DSP48_X1Y4           DSP48E1                                      r  u3/div0/FMul1/multOp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      4.009     8.675 r  u3/div0/FMul1/multOp/P[17]
                         net (fo=2, routed)           1.110     9.785    u3/div0/FMul1/multOp_n_88
    SLICE_X26Y10         LUT2 (Prop_lut2_I0_O)        0.124     9.909 r  u3/div0/FMul1/i__carry_i_4/O
                         net (fo=1, routed)           0.000     9.909    u3/div0/FMul1/i__carry_i_4_n_0
    SLICE_X26Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    10.336 f  u3/div0/FMul1/multOp_inferred__0/i__carry/O[1]
                         net (fo=3, routed)           0.670    11.007    u3/div0/FMul1/p_0_in[0]
    SLICE_X23Y10         LUT1 (Prop_lut1_I0_O)        0.306    11.313 r  u3/div0/FMul1/opB_mul[4]_i_3/O
                         net (fo=1, routed)           0.379    11.692    u3/div0/FMul1/opB_mul[4]_i_3_n_0
    SLICE_X23Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    12.272 r  u3/div0/FMul1/opB_mul_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.272    u3/div0/FMul1/opB_mul_reg[4]_i_2_n_0
    SLICE_X23Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.386 r  u3/div0/FMul1/opB_mul_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.386    u3/div0/FMul1/opB_mul_reg[8]_i_2_n_0
    SLICE_X23Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.500 r  u3/div0/FMul1/opB_mul_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.500    u3/div0/FMul1/opB_mul_reg[12]_i_2_n_0
    SLICE_X23Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.813 r  u3/div0/FMul1/opB_mul_reg[16]_i_2/O[3]
                         net (fo=1, routed)           0.430    13.243    u3/div0/FMul1/plusOp_0[16]
    SLICE_X22Y14         LUT5 (Prop_lut5_I2_O)        0.306    13.549 r  u3/div0/FMul1/opB_mul[16]_i_1/O
                         net (fo=2, routed)           0.827    14.376    u3/div0/FMul1/D[16]
    DSP48_X1Y4           DSP48E1                                      r  u3/div0/FMul1/multOp/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock clkin rise edge)     11.000    11.000 r  
    P15                                               0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.817    11.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.679    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.770 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.535    15.305    u3/div0/FMul1/clk_IBUF_BUFG
    DSP48_X1Y4           DSP48E1                                      r  u3/div0/FMul1/multOp/CLK
                         clock pessimism              0.361    15.666    
                         clock uncertainty           -0.035    15.631    
    DSP48_X1Y4           DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -0.362    15.269    u3/div0/FMul1/multOp
  -------------------------------------------------------------------
                         required time                         15.269    
                         arrival time                         -14.376    
  -------------------------------------------------------------------
                         slack                                  0.893    

Slack (MET) :             0.935ns  (required time - arrival time)
  Source:                 u3/div0/FMul1/multOp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clkin  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u3/div0/FMul1/multOp/A[13]
                            (rising edge-triggered cell DSP48E1 clocked by clkin  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (clkin rise@11.000ns - clkin rise@0.000ns)
  Data Path Delay:        9.668ns  (logic 6.195ns (64.079%)  route 3.473ns (35.921%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.305ns = ( 15.305 - 11.000 ) 
    Source Clock Delay      (SCD):    4.666ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkin rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.916    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.012 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.654     4.666    u3/div0/FMul1/clk_IBUF_BUFG
    DSP48_X1Y4           DSP48E1                                      r  u3/div0/FMul1/multOp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      4.009     8.675 r  u3/div0/FMul1/multOp/P[17]
                         net (fo=2, routed)           1.110     9.785    u3/div0/FMul1/multOp_n_88
    SLICE_X26Y10         LUT2 (Prop_lut2_I0_O)        0.124     9.909 r  u3/div0/FMul1/i__carry_i_4/O
                         net (fo=1, routed)           0.000     9.909    u3/div0/FMul1/i__carry_i_4_n_0
    SLICE_X26Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    10.336 f  u3/div0/FMul1/multOp_inferred__0/i__carry/O[1]
                         net (fo=3, routed)           0.670    11.007    u3/div0/FMul1/p_0_in[0]
    SLICE_X23Y10         LUT1 (Prop_lut1_I0_O)        0.306    11.313 r  u3/div0/FMul1/opB_mul[4]_i_3/O
                         net (fo=1, routed)           0.379    11.692    u3/div0/FMul1/opB_mul[4]_i_3_n_0
    SLICE_X23Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    12.272 r  u3/div0/FMul1/opB_mul_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.272    u3/div0/FMul1/opB_mul_reg[4]_i_2_n_0
    SLICE_X23Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.386 r  u3/div0/FMul1/opB_mul_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.386    u3/div0/FMul1/opB_mul_reg[8]_i_2_n_0
    SLICE_X23Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.500 r  u3/div0/FMul1/opB_mul_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.500    u3/div0/FMul1/opB_mul_reg[12]_i_2_n_0
    SLICE_X23Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.722 r  u3/div0/FMul1/opB_mul_reg[16]_i_2/O[0]
                         net (fo=1, routed)           0.440    13.162    u3/div0/FMul1/plusOp_0[13]
    SLICE_X22Y14         LUT5 (Prop_lut5_I2_O)        0.299    13.461 r  u3/div0/FMul1/opB_mul[13]_i_1/O
                         net (fo=2, routed)           0.873    14.334    u3/div0/FMul1/D[13]
    DSP48_X1Y4           DSP48E1                                      r  u3/div0/FMul1/multOp/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkin rise edge)     11.000    11.000 r  
    P15                                               0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.817    11.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.679    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.770 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.535    15.305    u3/div0/FMul1/clk_IBUF_BUFG
    DSP48_X1Y4           DSP48E1                                      r  u3/div0/FMul1/multOp/CLK
                         clock pessimism              0.361    15.666    
                         clock uncertainty           -0.035    15.631    
    DSP48_X1Y4           DSP48E1 (Setup_dsp48e1_CLK_A[13])
                                                     -0.362    15.269    u3/div0/FMul1/multOp
  -------------------------------------------------------------------
                         required time                         15.269    
                         arrival time                         -14.334    
  -------------------------------------------------------------------
                         slack                                  0.935    

Slack (MET) :             0.994ns  (required time - arrival time)
  Source:                 u3/div0/CpiaResul_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkin  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u3/mult1/mul_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkin  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (clkin rise@11.000ns - clkin rise@0.000ns)
  Data Path Delay:        9.932ns  (logic 6.257ns (62.997%)  route 3.675ns (37.003%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=1 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.205ns = ( 15.205 - 11.000 ) 
    Source Clock Delay      (SCD):    4.570ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkin rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.916    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.012 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.557     4.570    u3/div0/clk_IBUF_BUFG
    SLICE_X16Y14         FDRE                                         r  u3/div0/CpiaResul_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y14         FDRE (Prop_fdre_C_Q)         0.456     5.026 r  u3/div0/CpiaResul_reg[17]/Q
                         net (fo=24, routed)          1.055     6.081    u3/mult1/Q[17]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[17]_P[17])
                                                      3.841     9.922 r  u3/mult1/multOp/P[17]
                         net (fo=2, routed)           1.087    11.009    u3/mult1/multOp_n_88
    SLICE_X10Y15         LUT2 (Prop_lut2_I0_O)        0.124    11.133 r  u3/mult1/mul_out[2]_i_6/O
                         net (fo=1, routed)           0.000    11.133    u3/mult1/mul_out[2]_i_6_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.646 r  u3/mult1/mul_out_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.646    u3/mult1/mul_out_reg[2]_i_2_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.763 r  u3/mult1/mul_out_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.763    u3/mult1/mul_out_reg[6]_i_2_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.880 r  u3/mult1/mul_out_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.880    u3/mult1/mul_out_reg[10]_i_2_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.997 r  u3/mult1/mul_out_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.997    u3/mult1/mul_out_reg[14]_i_2_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.114 r  u3/mult1/mul_out_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.114    u3/mult1/mul_out_reg[17]_i_2_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.333 f  u3/mult1/mul_out_reg[25]_i_5/O[0]
                         net (fo=10, routed)          0.815    13.148    u3/mult1/p_0_in
    SLICE_X8Y17          LUT4 (Prop_lut4_I3_O)        0.288    13.436 r  u3/mult1/mul_out[17]_i_4/O
                         net (fo=18, routed)          0.718    14.154    u3/mult1/mul_out[17]_i_4_n_0
    SLICE_X8Y17          LUT4 (Prop_lut4_I3_O)        0.348    14.502 r  u3/mult1/mul_out[10]_i_1/O
                         net (fo=1, routed)           0.000    14.502    u3/mult1/s_mul_out[10]
    SLICE_X8Y17          FDRE                                         r  u3/mult1/mul_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkin rise edge)     11.000    11.000 r  
    P15                                               0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.817    11.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.679    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.770 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.434    15.205    u3/mult1/clk_IBUF_BUFG
    SLICE_X8Y17          FDRE                                         r  u3/mult1/mul_out_reg[10]/C
                         clock pessimism              0.250    15.455    
                         clock uncertainty           -0.035    15.419    
    SLICE_X8Y17          FDRE (Setup_fdre_C_D)        0.077    15.496    u3/mult1/mul_out_reg[10]
  -------------------------------------------------------------------
                         required time                         15.496    
                         arrival time                         -14.502    
  -------------------------------------------------------------------
                         slack                                  0.994    

Slack (MET) :             0.996ns  (required time - arrival time)
  Source:                 u3/div0/CpiaResul_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkin  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u3/mult1/mul_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkin  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (clkin rise@11.000ns - clkin rise@0.000ns)
  Data Path Delay:        9.933ns  (logic 6.040ns (60.810%)  route 3.893ns (39.190%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=1 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.205ns = ( 15.205 - 11.000 ) 
    Source Clock Delay      (SCD):    4.570ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkin rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.916    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.012 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.557     4.570    u3/div0/clk_IBUF_BUFG
    SLICE_X16Y14         FDRE                                         r  u3/div0/CpiaResul_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y14         FDRE (Prop_fdre_C_Q)         0.456     5.026 r  u3/div0/CpiaResul_reg[17]/Q
                         net (fo=24, routed)          1.055     6.081    u3/mult1/Q[17]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[17]_P[17])
                                                      3.841     9.922 r  u3/mult1/multOp/P[17]
                         net (fo=2, routed)           1.087    11.009    u3/mult1/multOp_n_88
    SLICE_X10Y15         LUT2 (Prop_lut2_I0_O)        0.124    11.133 r  u3/mult1/mul_out[2]_i_6/O
                         net (fo=1, routed)           0.000    11.133    u3/mult1/mul_out[2]_i_6_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.646 r  u3/mult1/mul_out_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.646    u3/mult1/mul_out_reg[2]_i_2_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.763 r  u3/mult1/mul_out_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.763    u3/mult1/mul_out_reg[6]_i_2_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.880 r  u3/mult1/mul_out_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.880    u3/mult1/mul_out_reg[10]_i_2_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.997 r  u3/mult1/mul_out_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.997    u3/mult1/mul_out_reg[14]_i_2_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.114 r  u3/mult1/mul_out_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.114    u3/mult1/mul_out_reg[17]_i_2_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.333 r  u3/mult1/mul_out_reg[25]_i_5/O[0]
                         net (fo=10, routed)          0.815    13.148    u3/mult1/p_0_in
    SLICE_X8Y17          LUT4 (Prop_lut4_I3_O)        0.295    13.443 r  u3/mult1/mul_out[17]_i_3/O
                         net (fo=18, routed)          0.936    14.378    u3/mult1/mul_out[17]_i_3_n_0
    SLICE_X8Y17          LUT4 (Prop_lut4_I1_O)        0.124    14.502 r  u3/mult1/mul_out[1]_i_1/O
                         net (fo=1, routed)           0.000    14.502    u3/mult1/s_mul_out[1]
    SLICE_X8Y17          FDRE                                         r  u3/mult1/mul_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkin rise edge)     11.000    11.000 r  
    P15                                               0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.817    11.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.679    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.770 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.434    15.205    u3/mult1/clk_IBUF_BUFG
    SLICE_X8Y17          FDRE                                         r  u3/mult1/mul_out_reg[1]/C
                         clock pessimism              0.250    15.455    
                         clock uncertainty           -0.035    15.419    
    SLICE_X8Y17          FDRE (Setup_fdre_C_D)        0.079    15.498    u3/mult1/mul_out_reg[1]
  -------------------------------------------------------------------
                         required time                         15.498    
                         arrival time                         -14.502    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             1.004ns  (required time - arrival time)
  Source:                 u3/div0/FMul1/multOp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clkin  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u3/div0/opB_mul_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkin  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (clkin rise@11.000ns - clkin rise@0.000ns)
  Data Path Delay:        9.775ns  (logic 6.197ns (63.394%)  route 3.578ns (36.606%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.215ns = ( 15.215 - 11.000 ) 
    Source Clock Delay      (SCD):    4.666ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkin rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.916    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.012 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.654     4.666    u3/div0/FMul1/clk_IBUF_BUFG
    DSP48_X1Y4           DSP48E1                                      r  u3/div0/FMul1/multOp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      4.009     8.675 r  u3/div0/FMul1/multOp/P[17]
                         net (fo=2, routed)           1.110     9.785    u3/div0/FMul1/multOp_n_88
    SLICE_X26Y10         LUT2 (Prop_lut2_I0_O)        0.124     9.909 r  u3/div0/FMul1/i__carry_i_4/O
                         net (fo=1, routed)           0.000     9.909    u3/div0/FMul1/i__carry_i_4_n_0
    SLICE_X26Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    10.336 f  u3/div0/FMul1/multOp_inferred__0/i__carry/O[1]
                         net (fo=3, routed)           0.670    11.007    u3/div0/FMul1/p_0_in[0]
    SLICE_X23Y10         LUT1 (Prop_lut1_I0_O)        0.306    11.313 r  u3/div0/FMul1/opB_mul[4]_i_3/O
                         net (fo=1, routed)           0.379    11.692    u3/div0/FMul1/opB_mul[4]_i_3_n_0
    SLICE_X23Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    12.272 r  u3/div0/FMul1/opB_mul_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.272    u3/div0/FMul1/opB_mul_reg[4]_i_2_n_0
    SLICE_X23Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.386 r  u3/div0/FMul1/opB_mul_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.386    u3/div0/FMul1/opB_mul_reg[8]_i_2_n_0
    SLICE_X23Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.720 r  u3/div0/FMul1/opB_mul_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.355    13.075    u3/div0/FMul1/plusOp_0[10]
    SLICE_X22Y13         LUT5 (Prop_lut5_I2_O)        0.303    13.378 r  u3/div0/FMul1/opB_mul[10]_i_1/O
                         net (fo=2, routed)           1.064    14.442    u3/div0/FMul1_n_9
    SLICE_X26Y12         FDRE                                         r  u3/div0/opB_mul_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkin rise edge)     11.000    11.000 r  
    P15                                               0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.817    11.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.679    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.770 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.444    15.215    u3/div0/clk_IBUF_BUFG
    SLICE_X26Y12         FDRE                                         r  u3/div0/opB_mul_reg[10]/C
                         clock pessimism              0.322    15.537    
                         clock uncertainty           -0.035    15.501    
    SLICE_X26Y12         FDRE (Setup_fdre_C_D)       -0.056    15.445    u3/div0/opB_mul_reg[10]
  -------------------------------------------------------------------
                         required time                         15.445    
                         arrival time                         -14.442    
  -------------------------------------------------------------------
                         slack                                  1.004    

Slack (MET) :             1.006ns  (required time - arrival time)
  Source:                 u3/div0/CpiaResul_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkin  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u3/mult1/mul_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkin  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (clkin rise@11.000ns - clkin rise@0.000ns)
  Data Path Delay:        9.962ns  (logic 6.069ns (60.924%)  route 3.893ns (39.076%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=1 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.205ns = ( 15.205 - 11.000 ) 
    Source Clock Delay      (SCD):    4.570ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkin rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.916    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.012 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.557     4.570    u3/div0/clk_IBUF_BUFG
    SLICE_X16Y14         FDRE                                         r  u3/div0/CpiaResul_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y14         FDRE (Prop_fdre_C_Q)         0.456     5.026 r  u3/div0/CpiaResul_reg[17]/Q
                         net (fo=24, routed)          1.055     6.081    u3/mult1/Q[17]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[17]_P[17])
                                                      3.841     9.922 r  u3/mult1/multOp/P[17]
                         net (fo=2, routed)           1.087    11.009    u3/mult1/multOp_n_88
    SLICE_X10Y15         LUT2 (Prop_lut2_I0_O)        0.124    11.133 r  u3/mult1/mul_out[2]_i_6/O
                         net (fo=1, routed)           0.000    11.133    u3/mult1/mul_out[2]_i_6_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.646 r  u3/mult1/mul_out_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.646    u3/mult1/mul_out_reg[2]_i_2_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.763 r  u3/mult1/mul_out_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.763    u3/mult1/mul_out_reg[6]_i_2_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.880 r  u3/mult1/mul_out_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.880    u3/mult1/mul_out_reg[10]_i_2_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.997 r  u3/mult1/mul_out_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.997    u3/mult1/mul_out_reg[14]_i_2_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.114 r  u3/mult1/mul_out_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.114    u3/mult1/mul_out_reg[17]_i_2_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.333 r  u3/mult1/mul_out_reg[25]_i_5/O[0]
                         net (fo=10, routed)          0.815    13.148    u3/mult1/p_0_in
    SLICE_X8Y17          LUT4 (Prop_lut4_I3_O)        0.295    13.443 r  u3/mult1/mul_out[17]_i_3/O
                         net (fo=18, routed)          0.936    14.378    u3/mult1/mul_out[17]_i_3_n_0
    SLICE_X8Y17          LUT4 (Prop_lut4_I1_O)        0.153    14.531 r  u3/mult1/mul_out[2]_i_1/O
                         net (fo=1, routed)           0.000    14.531    u3/mult1/s_mul_out[2]
    SLICE_X8Y17          FDRE                                         r  u3/mult1/mul_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkin rise edge)     11.000    11.000 r  
    P15                                               0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.817    11.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.679    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.770 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.434    15.205    u3/mult1/clk_IBUF_BUFG
    SLICE_X8Y17          FDRE                                         r  u3/mult1/mul_out_reg[2]/C
                         clock pessimism              0.250    15.455    
                         clock uncertainty           -0.035    15.419    
    SLICE_X8Y17          FDRE (Setup_fdre_C_D)        0.118    15.537    u3/mult1/mul_out_reg[2]
  -------------------------------------------------------------------
                         required time                         15.537    
                         arrival time                         -14.531    
  -------------------------------------------------------------------
                         slack                                  1.006    

Slack (MET) :             1.007ns  (required time - arrival time)
  Source:                 u3/div0/FMul1/multOp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clkin  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u3/div0/FMul1/multOp/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by clkin  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (clkin rise@11.000ns - clkin rise@0.000ns)
  Data Path Delay:        9.595ns  (logic 6.179ns (64.396%)  route 3.416ns (35.604%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.305ns = ( 15.305 - 11.000 ) 
    Source Clock Delay      (SCD):    4.666ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkin rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.916    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.012 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.654     4.666    u3/div0/FMul1/clk_IBUF_BUFG
    DSP48_X1Y4           DSP48E1                                      r  u3/div0/FMul1/multOp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      4.009     8.675 r  u3/div0/FMul1/multOp/P[17]
                         net (fo=2, routed)           1.110     9.785    u3/div0/FMul1/multOp_n_88
    SLICE_X26Y10         LUT2 (Prop_lut2_I0_O)        0.124     9.909 r  u3/div0/FMul1/i__carry_i_4/O
                         net (fo=1, routed)           0.000     9.909    u3/div0/FMul1/i__carry_i_4_n_0
    SLICE_X26Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    10.336 f  u3/div0/FMul1/multOp_inferred__0/i__carry/O[1]
                         net (fo=3, routed)           0.670    11.007    u3/div0/FMul1/p_0_in[0]
    SLICE_X23Y10         LUT1 (Prop_lut1_I0_O)        0.306    11.313 r  u3/div0/FMul1/opB_mul[4]_i_3/O
                         net (fo=1, routed)           0.379    11.692    u3/div0/FMul1/opB_mul[4]_i_3_n_0
    SLICE_X23Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    12.272 r  u3/div0/FMul1/opB_mul_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.272    u3/div0/FMul1/opB_mul_reg[4]_i_2_n_0
    SLICE_X23Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.386 r  u3/div0/FMul1/opB_mul_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.386    u3/div0/FMul1/opB_mul_reg[8]_i_2_n_0
    SLICE_X23Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.699 r  u3/div0/FMul1/opB_mul_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.430    13.129    u3/div0/FMul1/plusOp_0[12]
    SLICE_X22Y13         LUT5 (Prop_lut5_I2_O)        0.306    13.435 r  u3/div0/FMul1/opB_mul[12]_i_1/O
                         net (fo=2, routed)           0.827    14.262    u3/div0/FMul1/D[12]
    DSP48_X1Y4           DSP48E1                                      r  u3/div0/FMul1/multOp/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock clkin rise edge)     11.000    11.000 r  
    P15                                               0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.817    11.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.679    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.770 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.535    15.305    u3/div0/FMul1/clk_IBUF_BUFG
    DSP48_X1Y4           DSP48E1                                      r  u3/div0/FMul1/multOp/CLK
                         clock pessimism              0.361    15.666    
                         clock uncertainty           -0.035    15.631    
    DSP48_X1Y4           DSP48E1 (Setup_dsp48e1_CLK_A[12])
                                                     -0.362    15.269    u3/div0/FMul1/multOp
  -------------------------------------------------------------------
                         required time                         15.269    
                         arrival time                         -14.262    
  -------------------------------------------------------------------
                         slack                                  1.007    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 u4/count1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkin  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clkin  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkin rise@0.000ns - clkin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.225%)  route 0.176ns (51.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkin rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.811    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.837 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.562     1.399    u4/clk_IBUF_BUFG
    SLICE_X8Y7           FDRE                                         r  u4/count1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y7           FDRE (Prop_fdre_C_Q)         0.164     1.563 r  u4/count1_reg[5]/Q
                         net (fo=7, routed)           0.176     1.739    u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y2          RAMB18E1                                     r  u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkin rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.369     0.369 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.082 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.873     1.955    u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.498     1.457    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.640    u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 u4/count1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkin  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clkin  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkin rise@0.000ns - clkin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.225%)  route 0.176ns (51.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkin rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.811    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.837 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.562     1.399    u4/clk_IBUF_BUFG
    SLICE_X8Y7           FDRE                                         r  u4/count1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y7           FDRE (Prop_fdre_C_Q)         0.164     1.563 r  u4/count1_reg[5]/Q
                         net (fo=7, routed)           0.176     1.739    u2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y3          RAMB18E1                                     r  u2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkin rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.369     0.369 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.082 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.873     1.955    u2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y3          RAMB18E1                                     r  u2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.498     1.457    
    RAMB18_X0Y3          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.640    u2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u4/count1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkin  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clkin  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkin rise@0.000ns - clkin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.274%)  route 0.209ns (59.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkin rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.811    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.837 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.562     1.399    u4/clk_IBUF_BUFG
    SLICE_X9Y7           FDRE                                         r  u4/count1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y7           FDRE (Prop_fdre_C_Q)         0.141     1.540 r  u4/count1_reg[4]/Q
                         net (fo=8, routed)           0.209     1.749    u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X0Y2          RAMB18E1                                     r  u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkin rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.369     0.369 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.082 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.874     1.956    u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.498     1.458    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     1.641    u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u4/count1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkin  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clkin  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkin rise@0.000ns - clkin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.274%)  route 0.209ns (59.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkin rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.811    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.837 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.562     1.399    u4/clk_IBUF_BUFG
    SLICE_X9Y7           FDRE                                         r  u4/count1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y7           FDRE (Prop_fdre_C_Q)         0.141     1.540 r  u4/count1_reg[4]/Q
                         net (fo=8, routed)           0.209     1.749    u2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X0Y3          RAMB18E1                                     r  u2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkin rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.369     0.369 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.082 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.874     1.956    u2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y3          RAMB18E1                                     r  u2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.498     1.458    
    RAMB18_X0Y3          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     1.641    u2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 u4/count1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkin  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clkin  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkin rise@0.000ns - clkin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.096%)  route 0.211ns (59.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkin rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.811    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.837 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.562     1.399    u4/clk_IBUF_BUFG
    SLICE_X9Y7           FDRE                                         r  u4/count1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y7           FDRE (Prop_fdre_C_Q)         0.141     1.540 r  u4/count1_reg[4]/Q
                         net (fo=8, routed)           0.211     1.750    u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X0Y2          RAMB18E1                                     r  u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkin rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.369     0.369 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.082 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.873     1.955    u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.498     1.457    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.640    u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 u4/count1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkin  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clkin  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkin rise@0.000ns - clkin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.096%)  route 0.211ns (59.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkin rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.811    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.837 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.562     1.399    u4/clk_IBUF_BUFG
    SLICE_X9Y7           FDRE                                         r  u4/count1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y7           FDRE (Prop_fdre_C_Q)         0.141     1.540 r  u4/count1_reg[4]/Q
                         net (fo=8, routed)           0.211     1.750    u2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X0Y3          RAMB18E1                                     r  u2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkin rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.369     0.369 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.082 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.873     1.955    u2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y3          RAMB18E1                                     r  u2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.498     1.457    
    RAMB18_X0Y3          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.640    u2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 u3/sub0/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkin  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u3/sub0/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkin  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkin rise@0.000ns - clkin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.901ns
    Source Clock Delay      (SCD):    1.390ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkin rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.811    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.837 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.553     1.390    u3/sub0/clk_IBUF_BUFG
    SLICE_X15Y27         FDRE                                         r  u3/sub0/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y27         FDRE (Prop_fdre_C_Q)         0.141     1.531 r  u3/sub0/FSM_onehot_state_reg[1]/Q
                         net (fo=29, routed)          0.068     1.599    u3/sub0/FSM_onehot_state_reg[1]_0[0]
    SLICE_X15Y27         FDRE                                         r  u3/sub0/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkin rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.369     0.369 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.082 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.819     1.901    u3/sub0/clk_IBUF_BUFG
    SLICE_X15Y27         FDRE                                         r  u3/sub0/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.511     1.390    
    SLICE_X15Y27         FDRE (Hold_fdre_C_D)         0.071     1.461    u3/sub0/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.461    
                         arrival time                           1.599    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 u3/add3/addsub_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkin  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u3/saida_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clkin  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkin rise@0.000ns - clkin rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.126%)  route 0.058ns (23.874%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkin rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.811    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.837 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.586     1.423    u3/add3/clk_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  u3/add3/addsub_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.141     1.564 r  u3/add3/addsub_out_reg[14]/Q
                         net (fo=1, routed)           0.058     1.622    u3/add3/outadd_3[14]
    SLICE_X0Y16          LUT5 (Prop_lut5_I3_O)        0.045     1.667 r  u3/add3/saida[14]_i_1/O
                         net (fo=1, routed)           0.000     1.667    u3/p_0_in[14]
    SLICE_X0Y16          FDCE                                         r  u3/saida_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkin rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.369     0.369 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.082 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.855     1.937    u3/clk_IBUF_BUFG
    SLICE_X0Y16          FDCE                                         r  u3/saida_reg[14]/C
                         clock pessimism             -0.501     1.436    
    SLICE_X0Y16          FDCE (Hold_fdce_C_D)         0.092     1.528    u3/saida_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.667    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u4/count1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkin  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u4/count1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkin  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkin rise@0.000ns - clkin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.773%)  route 0.088ns (32.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.913ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkin rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.811    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.837 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.562     1.399    u4/clk_IBUF_BUFG
    SLICE_X9Y7           FDRE                                         r  u4/count1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y7           FDRE (Prop_fdre_C_Q)         0.141     1.540 r  u4/count1_reg[4]/Q
                         net (fo=8, routed)           0.088     1.628    u4/Q[4]
    SLICE_X8Y7           LUT6 (Prop_lut6_I4_O)        0.045     1.673 r  u4/count1[5]_i_1/O
                         net (fo=1, routed)           0.000     1.673    u4/plusOp[5]
    SLICE_X8Y7           FDRE                                         r  u4/count1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkin rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.369     0.369 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.082 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.831     1.913    u4/clk_IBUF_BUFG
    SLICE_X8Y7           FDRE                                         r  u4/count1_reg[5]/C
                         clock pessimism             -0.501     1.412    
    SLICE_X8Y7           FDRE (Hold_fdre_C_D)         0.121     1.533    u4/count1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.673    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 u3/sub1/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkin  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u3/sub1/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clkin  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkin rise@0.000ns - clkin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.912ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkin rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.811    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.837 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.561     1.398    u3/sub1/clk_IBUF_BUFG
    SLICE_X15Y10         FDRE                                         r  u3/sub1/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y10         FDRE (Prop_fdre_C_Q)         0.141     1.539 r  u3/sub1/FSM_onehot_state_reg[2]/Q
                         net (fo=3, routed)           0.098     1.637    u3/sub1/rdysub_1
    SLICE_X14Y10         LUT3 (Prop_lut3_I0_O)        0.045     1.682 r  u3/sub1/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.682    u3/sub1/FSM_onehot_state[0]_i_1_n_0
    SLICE_X14Y10         FDSE                                         r  u3/sub1/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkin rise edge)      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.369     0.369 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.082 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.830     1.912    u3/sub1/clk_IBUF_BUFG
    SLICE_X14Y10         FDSE                                         r  u3/sub1/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.501     1.411    
    SLICE_X14Y10         FDSE (Hold_fdse_C_D)         0.120     1.531    u3/sub1/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.682    
  -------------------------------------------------------------------
                         slack                                  0.151    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkin
Waveform(ns):       { 0.000 5.500 }
Period(ns):         11.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         11.000      8.424      RAMB18_X0Y2    u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         11.000      8.424      RAMB18_X0Y2    u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         11.000      8.424      RAMB18_X0Y3    u2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         11.000      8.424      RAMB18_X0Y3    u2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         11.000      8.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000     SLICE_X10Y15   u3/mult0/ready_mul_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000     SLICE_X15Y27   u3/mult1/ready_mul_reg/C
Min Period        n/a     FDSE/C              n/a            1.000         11.000      10.000     SLICE_X13Y16   u3/add0/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000     SLICE_X13Y16   u3/add0/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000     SLICE_X13Y16   u3/add0/FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.500       5.000      SLICE_X13Y16   u3/add0/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X13Y16   u3/add0/FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X13Y16   u3/add0/FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X18Y22   u3/add0/addsub_out_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X20Y23   u3/add0/addsub_out_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X18Y22   u3/add0/addsub_out_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X17Y22   u3/add0/addsub_out_reg[23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X17Y22   u3/add0/addsub_out_reg[24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X21Y23   u3/add0/addsub_out_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X21Y23   u3/add0/addsub_out_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X15Y27   u3/mult1/ready_mul_reg/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.500       5.000      SLICE_X13Y16   u3/add0/FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X13Y16   u3/add0/FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X13Y16   u3/add0/FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X17Y15   u3/div0/FinDiv_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X17Y13   u3/div0/MntResul_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X16Y13   u3/div0/MntResul_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X16Y13   u3/div0/MntResul_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X17Y14   u3/div0/MntResul_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X17Y14   u3/div0/MntResul_reg[13]/C



