$date
	Wed Apr  9 18:00:42 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module dec_2_4 $end
$var wire 4 ! d [3:0] $end
$var reg 1 " a $end
$var reg 1 # b $end
$scope module dut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ w1 $end
$var wire 1 % w2 $end
$var wire 4 & d [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1 &
1%
1$
0#
0"
b1 !
$end
#5
0%
b10 !
b10 &
1#
#10
1%
b100 !
b100 &
0$
0#
1"
#15
0%
b1000 !
b1000 &
1#
#35
