<stg><name>kernel0_x0</name>


<trans_list>

<trans id="1163" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1164" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1165" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1166" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1167" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1168" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1169" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1170" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1171" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1172" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1173" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1174" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1175" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1176" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1177" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1178" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1179" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1180" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1181" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1182" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1183" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1184" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1185" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1186" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1187" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1188" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1189" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1190" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1191" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1192" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1193" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1194" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1195" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1196" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1197" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1198" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1199" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1200" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1201" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1202" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1203" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1204" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1205" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1206" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1207" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1208" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1209" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1210" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1211" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1212" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1213" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1214" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1215" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1216" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1217" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1218" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1219" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:0 %B_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %B

]]></Node>
<StgValue><ssdm name="B_read"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:1 %A_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %A

]]></Node>
<StgValue><ssdm name="A_read"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="64">
<![CDATA[
.split:2 %B_c2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="B_c2"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="64">
<![CDATA[
.split:3 %A_c1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="A_c1"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="64">
<![CDATA[
.split:4 %B_c = alloca i64 1

]]></Node>
<StgValue><ssdm name="B_c"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="64">
<![CDATA[
.split:5 %A_c = alloca i64 1

]]></Node>
<StgValue><ssdm name="A_c"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="512" op_0_bw="64">
<![CDATA[
.split:9 %fifo_A_A_IO_L3_in_serialize_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L3_in_serialize_x0"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="256" op_0_bw="64">
<![CDATA[
.split:12 %fifo_B_B_IO_L3_in_serialize_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_B_IO_L3_in_serialize_x0"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="512" op_0_bw="64">
<![CDATA[
.split:15 %fifo_C_C_IO_L3_in_serialize_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_C_IO_L3_in_serialize_x0"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="128" op_0_bw="64">
<![CDATA[
.split:18 %fifo_D_drain_D_drain_IO_L3_out_serialize_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_D_drain_D_drain_IO_L3_out_serialize_x0"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="512" op_0_bw="64">
<![CDATA[
.split:21 %fifo_A_A_IO_L2_in_0_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_0_x0"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="512" op_0_bw="64">
<![CDATA[
.split:25 %fifo_A_A_IO_L2_in_1_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_1_x0"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="512" op_0_bw="64">
<![CDATA[
.split:29 %fifo_A_A_IO_L2_in_2_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_2_x0"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="512" op_0_bw="64">
<![CDATA[
.split:33 %fifo_A_A_IO_L2_in_3_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_3_x0"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="256" op_0_bw="64">
<![CDATA[
.split:37 %fifo_B_B_IO_L2_in_0_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_B_IO_L2_in_0_x0"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="256" op_0_bw="64">
<![CDATA[
.split:41 %fifo_B_B_IO_L2_in_1_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_B_IO_L2_in_1_x0"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="256" op_0_bw="64">
<![CDATA[
.split:45 %fifo_B_B_IO_L2_in_2_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_B_IO_L2_in_2_x0"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="256" op_0_bw="64">
<![CDATA[
.split:49 %fifo_B_B_IO_L2_in_3_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_B_IO_L2_in_3_x0"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="256" op_0_bw="64">
<![CDATA[
.split:53 %fifo_B_B_IO_L2_in_4_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_B_IO_L2_in_4_x0"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="256" op_0_bw="64">
<![CDATA[
.split:57 %fifo_B_B_IO_L2_in_5_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_B_IO_L2_in_5_x0"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="256" op_0_bw="64">
<![CDATA[
.split:61 %fifo_B_B_IO_L2_in_6_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_B_IO_L2_in_6_x0"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="256" op_0_bw="64">
<![CDATA[
.split:65 %fifo_B_B_IO_L2_in_7_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_B_IO_L2_in_7_x0"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="512" op_0_bw="64">
<![CDATA[
.split:69 %fifo_C_C_IO_L2_in_0_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_C_IO_L2_in_0_x0"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="512" op_0_bw="64">
<![CDATA[
.split:73 %fifo_C_C_IO_L2_in_1_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_C_IO_L2_in_1_x0"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="512" op_0_bw="64">
<![CDATA[
.split:77 %fifo_C_C_IO_L2_in_2_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_C_IO_L2_in_2_x0"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="512" op_0_bw="64">
<![CDATA[
.split:81 %fifo_C_C_IO_L2_in_3_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_C_IO_L2_in_3_x0"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="512" op_0_bw="64">
<![CDATA[
.split:85 %fifo_C_C_IO_L2_in_4_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_C_IO_L2_in_4_x0"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="512" op_0_bw="64">
<![CDATA[
.split:89 %fifo_C_C_IO_L2_in_5_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_C_IO_L2_in_5_x0"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="512" op_0_bw="64">
<![CDATA[
.split:93 %fifo_C_C_IO_L2_in_6_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_C_IO_L2_in_6_x0"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="512" op_0_bw="64">
<![CDATA[
.split:97 %fifo_C_C_IO_L2_in_7_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_C_IO_L2_in_7_x0"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="256" op_0_bw="64">
<![CDATA[
.split:101 %fifo_A_PE_0_0_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_0_0_x0"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="256" op_0_bw="64">
<![CDATA[
.split:105 %fifo_A_PE_0_1_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_0_1_x0"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="256" op_0_bw="64">
<![CDATA[
.split:109 %fifo_A_PE_0_2_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_0_2_x0"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="256" op_0_bw="64">
<![CDATA[
.split:113 %fifo_A_PE_0_3_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_0_3_x0"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="256" op_0_bw="64">
<![CDATA[
.split:117 %fifo_A_PE_0_4_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_0_4_x0"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="256" op_0_bw="64">
<![CDATA[
.split:121 %fifo_A_PE_0_5_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_0_5_x0"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="256" op_0_bw="64">
<![CDATA[
.split:125 %fifo_A_PE_0_6_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_0_6_x0"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="256" op_0_bw="64">
<![CDATA[
.split:129 %fifo_A_PE_0_7_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_0_7_x0"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="256" op_0_bw="64">
<![CDATA[
.split:133 %fifo_A_PE_0_8_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_0_8_x0"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="256" op_0_bw="64">
<![CDATA[
.split:137 %fifo_A_PE_1_0_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_1_0_x0"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="256" op_0_bw="64">
<![CDATA[
.split:141 %fifo_A_PE_1_1_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_1_1_x0"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="256" op_0_bw="64">
<![CDATA[
.split:145 %fifo_A_PE_1_2_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_1_2_x0"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="256" op_0_bw="64">
<![CDATA[
.split:149 %fifo_A_PE_1_3_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_1_3_x0"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="256" op_0_bw="64">
<![CDATA[
.split:153 %fifo_A_PE_1_4_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_1_4_x0"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="256" op_0_bw="64">
<![CDATA[
.split:157 %fifo_A_PE_1_5_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_1_5_x0"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="256" op_0_bw="64">
<![CDATA[
.split:161 %fifo_A_PE_1_6_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_1_6_x0"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="256" op_0_bw="64">
<![CDATA[
.split:165 %fifo_A_PE_1_7_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_1_7_x0"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="256" op_0_bw="64">
<![CDATA[
.split:169 %fifo_A_PE_1_8_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_1_8_x0"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="256" op_0_bw="64">
<![CDATA[
.split:173 %fifo_A_PE_2_0_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_2_0_x0"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="256" op_0_bw="64">
<![CDATA[
.split:177 %fifo_A_PE_2_1_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_2_1_x0"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="256" op_0_bw="64">
<![CDATA[
.split:181 %fifo_A_PE_2_2_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_2_2_x0"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="256" op_0_bw="64">
<![CDATA[
.split:185 %fifo_A_PE_2_3_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_2_3_x0"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="256" op_0_bw="64">
<![CDATA[
.split:189 %fifo_A_PE_2_4_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_2_4_x0"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="256" op_0_bw="64">
<![CDATA[
.split:193 %fifo_A_PE_2_5_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_2_5_x0"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="256" op_0_bw="64">
<![CDATA[
.split:197 %fifo_A_PE_2_6_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_2_6_x0"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="256" op_0_bw="64">
<![CDATA[
.split:201 %fifo_A_PE_2_7_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_2_7_x0"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="256" op_0_bw="64">
<![CDATA[
.split:205 %fifo_A_PE_2_8_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_2_8_x0"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="256" op_0_bw="64">
<![CDATA[
.split:209 %fifo_A_PE_3_0_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_3_0_x0"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="256" op_0_bw="64">
<![CDATA[
.split:213 %fifo_A_PE_3_1_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_3_1_x0"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="256" op_0_bw="64">
<![CDATA[
.split:217 %fifo_A_PE_3_2_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_3_2_x0"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="256" op_0_bw="64">
<![CDATA[
.split:221 %fifo_A_PE_3_3_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_3_3_x0"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="256" op_0_bw="64">
<![CDATA[
.split:225 %fifo_A_PE_3_4_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_3_4_x0"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="256" op_0_bw="64">
<![CDATA[
.split:229 %fifo_A_PE_3_5_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_3_5_x0"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="256" op_0_bw="64">
<![CDATA[
.split:233 %fifo_A_PE_3_6_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_3_6_x0"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="256" op_0_bw="64">
<![CDATA[
.split:237 %fifo_A_PE_3_7_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_3_7_x0"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="256" op_0_bw="64">
<![CDATA[
.split:241 %fifo_A_PE_3_8_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_3_8_x0"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="64">
<![CDATA[
.split:245 %fifo_B_PE_0_0_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_0_0_x0"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="64">
<![CDATA[
.split:249 %fifo_B_PE_1_0_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_1_0_x0"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="64">
<![CDATA[
.split:253 %fifo_B_PE_2_0_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_2_0_x0"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="64">
<![CDATA[
.split:257 %fifo_B_PE_3_0_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_3_0_x0"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="64">
<![CDATA[
.split:261 %fifo_B_PE_4_0_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_4_0_x0"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="64">
<![CDATA[
.split:265 %fifo_B_PE_0_1_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_0_1_x0"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="64">
<![CDATA[
.split:269 %fifo_B_PE_1_1_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_1_1_x0"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="64">
<![CDATA[
.split:273 %fifo_B_PE_2_1_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_2_1_x0"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="64">
<![CDATA[
.split:277 %fifo_B_PE_3_1_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_3_1_x0"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="64">
<![CDATA[
.split:281 %fifo_B_PE_4_1_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_4_1_x0"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="64">
<![CDATA[
.split:285 %fifo_B_PE_0_2_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_0_2_x0"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="64">
<![CDATA[
.split:289 %fifo_B_PE_1_2_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_1_2_x0"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="64">
<![CDATA[
.split:293 %fifo_B_PE_2_2_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_2_2_x0"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="64">
<![CDATA[
.split:297 %fifo_B_PE_3_2_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_3_2_x0"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="64">
<![CDATA[
.split:301 %fifo_B_PE_4_2_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_4_2_x0"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="64">
<![CDATA[
.split:305 %fifo_B_PE_0_3_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_0_3_x0"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="64">
<![CDATA[
.split:309 %fifo_B_PE_1_3_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_1_3_x0"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="64">
<![CDATA[
.split:313 %fifo_B_PE_2_3_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_2_3_x0"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="64">
<![CDATA[
.split:317 %fifo_B_PE_3_3_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_3_3_x0"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="64">
<![CDATA[
.split:321 %fifo_B_PE_4_3_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_4_3_x0"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="64">
<![CDATA[
.split:325 %fifo_B_PE_0_4_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_0_4_x0"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="64">
<![CDATA[
.split:329 %fifo_B_PE_1_4_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_1_4_x0"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="64">
<![CDATA[
.split:333 %fifo_B_PE_2_4_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_2_4_x0"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="64">
<![CDATA[
.split:337 %fifo_B_PE_3_4_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_3_4_x0"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="64">
<![CDATA[
.split:341 %fifo_B_PE_4_4_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_4_4_x0"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="64">
<![CDATA[
.split:345 %fifo_B_PE_0_5_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_0_5_x0"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="64">
<![CDATA[
.split:349 %fifo_B_PE_1_5_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_1_5_x0"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="64">
<![CDATA[
.split:353 %fifo_B_PE_2_5_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_2_5_x0"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="64">
<![CDATA[
.split:357 %fifo_B_PE_3_5_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_3_5_x0"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="64">
<![CDATA[
.split:361 %fifo_B_PE_4_5_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_4_5_x0"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="64">
<![CDATA[
.split:365 %fifo_B_PE_0_6_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_0_6_x0"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="64">
<![CDATA[
.split:369 %fifo_B_PE_1_6_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_1_6_x0"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="64">
<![CDATA[
.split:373 %fifo_B_PE_2_6_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_2_6_x0"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="64">
<![CDATA[
.split:377 %fifo_B_PE_3_6_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_3_6_x0"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="64">
<![CDATA[
.split:381 %fifo_B_PE_4_6_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_4_6_x0"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="64">
<![CDATA[
.split:385 %fifo_B_PE_0_7_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_0_7_x0"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="64">
<![CDATA[
.split:389 %fifo_B_PE_1_7_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_1_7_x0"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="64">
<![CDATA[
.split:393 %fifo_B_PE_2_7_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_2_7_x0"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="64">
<![CDATA[
.split:397 %fifo_B_PE_3_7_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_3_7_x0"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="64">
<![CDATA[
.split:401 %fifo_B_PE_4_7_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_4_7_x0"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="256" op_0_bw="64">
<![CDATA[
.split:405 %fifo_C_PE_0_0_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_PE_0_0_x0"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="256" op_0_bw="64">
<![CDATA[
.split:409 %fifo_C_PE_1_0_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_PE_1_0_x0"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="256" op_0_bw="64">
<![CDATA[
.split:413 %fifo_C_PE_2_0_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_PE_2_0_x0"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="256" op_0_bw="64">
<![CDATA[
.split:417 %fifo_C_PE_3_0_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_PE_3_0_x0"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="256" op_0_bw="64">
<![CDATA[
.split:421 %fifo_C_PE_4_0_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_PE_4_0_x0"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="256" op_0_bw="64">
<![CDATA[
.split:425 %fifo_C_PE_0_1_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_PE_0_1_x0"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="256" op_0_bw="64">
<![CDATA[
.split:429 %fifo_C_PE_1_1_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_PE_1_1_x0"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="256" op_0_bw="64">
<![CDATA[
.split:433 %fifo_C_PE_2_1_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_PE_2_1_x0"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="256" op_0_bw="64">
<![CDATA[
.split:437 %fifo_C_PE_3_1_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_PE_3_1_x0"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="256" op_0_bw="64">
<![CDATA[
.split:441 %fifo_C_PE_4_1_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_PE_4_1_x0"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="256" op_0_bw="64">
<![CDATA[
.split:445 %fifo_C_PE_0_2_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_PE_0_2_x0"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="256" op_0_bw="64">
<![CDATA[
.split:449 %fifo_C_PE_1_2_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_PE_1_2_x0"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="256" op_0_bw="64">
<![CDATA[
.split:453 %fifo_C_PE_2_2_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_PE_2_2_x0"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="256" op_0_bw="64">
<![CDATA[
.split:457 %fifo_C_PE_3_2_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_PE_3_2_x0"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="256" op_0_bw="64">
<![CDATA[
.split:461 %fifo_C_PE_4_2_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_PE_4_2_x0"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="256" op_0_bw="64">
<![CDATA[
.split:465 %fifo_C_PE_0_3_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_PE_0_3_x0"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="256" op_0_bw="64">
<![CDATA[
.split:469 %fifo_C_PE_1_3_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_PE_1_3_x0"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="256" op_0_bw="64">
<![CDATA[
.split:473 %fifo_C_PE_2_3_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_PE_2_3_x0"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="256" op_0_bw="64">
<![CDATA[
.split:477 %fifo_C_PE_3_3_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_PE_3_3_x0"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="256" op_0_bw="64">
<![CDATA[
.split:481 %fifo_C_PE_4_3_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_PE_4_3_x0"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="256" op_0_bw="64">
<![CDATA[
.split:485 %fifo_C_PE_0_4_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_PE_0_4_x0"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="256" op_0_bw="64">
<![CDATA[
.split:489 %fifo_C_PE_1_4_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_PE_1_4_x0"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="256" op_0_bw="64">
<![CDATA[
.split:493 %fifo_C_PE_2_4_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_PE_2_4_x0"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="256" op_0_bw="64">
<![CDATA[
.split:497 %fifo_C_PE_3_4_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_PE_3_4_x0"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="256" op_0_bw="64">
<![CDATA[
.split:501 %fifo_C_PE_4_4_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_PE_4_4_x0"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="256" op_0_bw="64">
<![CDATA[
.split:505 %fifo_C_PE_0_5_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_PE_0_5_x0"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="256" op_0_bw="64">
<![CDATA[
.split:509 %fifo_C_PE_1_5_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_PE_1_5_x0"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="256" op_0_bw="64">
<![CDATA[
.split:513 %fifo_C_PE_2_5_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_PE_2_5_x0"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="256" op_0_bw="64">
<![CDATA[
.split:517 %fifo_C_PE_3_5_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_PE_3_5_x0"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="256" op_0_bw="64">
<![CDATA[
.split:521 %fifo_C_PE_4_5_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_PE_4_5_x0"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="256" op_0_bw="64">
<![CDATA[
.split:525 %fifo_C_PE_0_6_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_PE_0_6_x0"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="256" op_0_bw="64">
<![CDATA[
.split:529 %fifo_C_PE_1_6_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_PE_1_6_x0"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="256" op_0_bw="64">
<![CDATA[
.split:533 %fifo_C_PE_2_6_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_PE_2_6_x0"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="256" op_0_bw="64">
<![CDATA[
.split:537 %fifo_C_PE_3_6_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_PE_3_6_x0"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="256" op_0_bw="64">
<![CDATA[
.split:541 %fifo_C_PE_4_6_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_PE_4_6_x0"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="256" op_0_bw="64">
<![CDATA[
.split:545 %fifo_C_PE_0_7_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_PE_0_7_x0"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="256" op_0_bw="64">
<![CDATA[
.split:549 %fifo_C_PE_1_7_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_PE_1_7_x0"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="256" op_0_bw="64">
<![CDATA[
.split:553 %fifo_C_PE_2_7_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_PE_2_7_x0"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="256" op_0_bw="64">
<![CDATA[
.split:557 %fifo_C_PE_3_7_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_PE_3_7_x0"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="256" op_0_bw="64">
<![CDATA[
.split:561 %fifo_C_PE_4_7_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_PE_4_7_x0"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="64">
<![CDATA[
.split:565 %fifo_D_drain_PE_0_0_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_D_drain_PE_0_0_x0"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="64">
<![CDATA[
.split:569 %fifo_D_drain_PE_1_0_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_D_drain_PE_1_0_x0"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="32" op_0_bw="64">
<![CDATA[
.split:573 %fifo_D_drain_PE_2_0_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_D_drain_PE_2_0_x0"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="32" op_0_bw="64">
<![CDATA[
.split:577 %fifo_D_drain_PE_3_0_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_D_drain_PE_3_0_x0"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="64">
<![CDATA[
.split:581 %fifo_D_drain_PE_0_1_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_D_drain_PE_0_1_x0"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="32" op_0_bw="64">
<![CDATA[
.split:585 %fifo_D_drain_PE_1_1_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_D_drain_PE_1_1_x0"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="64">
<![CDATA[
.split:589 %fifo_D_drain_PE_2_1_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_D_drain_PE_2_1_x0"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="64">
<![CDATA[
.split:593 %fifo_D_drain_PE_3_1_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_D_drain_PE_3_1_x0"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="64">
<![CDATA[
.split:597 %fifo_D_drain_PE_0_2_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_D_drain_PE_0_2_x0"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="32" op_0_bw="64">
<![CDATA[
.split:601 %fifo_D_drain_PE_1_2_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_D_drain_PE_1_2_x0"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="64">
<![CDATA[
.split:605 %fifo_D_drain_PE_2_2_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_D_drain_PE_2_2_x0"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="32" op_0_bw="64">
<![CDATA[
.split:609 %fifo_D_drain_PE_3_2_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_D_drain_PE_3_2_x0"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="64">
<![CDATA[
.split:613 %fifo_D_drain_PE_0_3_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_D_drain_PE_0_3_x0"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="64">
<![CDATA[
.split:617 %fifo_D_drain_PE_1_3_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_D_drain_PE_1_3_x0"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="64">
<![CDATA[
.split:621 %fifo_D_drain_PE_2_3_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_D_drain_PE_2_3_x0"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="32" op_0_bw="64">
<![CDATA[
.split:625 %fifo_D_drain_PE_3_3_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_D_drain_PE_3_3_x0"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="32" op_0_bw="64">
<![CDATA[
.split:629 %fifo_D_drain_PE_0_4_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_D_drain_PE_0_4_x0"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="32" op_0_bw="64">
<![CDATA[
.split:633 %fifo_D_drain_PE_1_4_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_D_drain_PE_1_4_x0"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="32" op_0_bw="64">
<![CDATA[
.split:637 %fifo_D_drain_PE_2_4_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_D_drain_PE_2_4_x0"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="32" op_0_bw="64">
<![CDATA[
.split:641 %fifo_D_drain_PE_3_4_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_D_drain_PE_3_4_x0"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="32" op_0_bw="64">
<![CDATA[
.split:645 %fifo_D_drain_PE_0_5_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_D_drain_PE_0_5_x0"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="32" op_0_bw="64">
<![CDATA[
.split:649 %fifo_D_drain_PE_1_5_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_D_drain_PE_1_5_x0"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="32" op_0_bw="64">
<![CDATA[
.split:653 %fifo_D_drain_PE_2_5_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_D_drain_PE_2_5_x0"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="32" op_0_bw="64">
<![CDATA[
.split:657 %fifo_D_drain_PE_3_5_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_D_drain_PE_3_5_x0"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="64">
<![CDATA[
.split:661 %fifo_D_drain_PE_0_6_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_D_drain_PE_0_6_x0"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="64">
<![CDATA[
.split:665 %fifo_D_drain_PE_1_6_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_D_drain_PE_1_6_x0"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="32" op_0_bw="64">
<![CDATA[
.split:669 %fifo_D_drain_PE_2_6_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_D_drain_PE_2_6_x0"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="32" op_0_bw="64">
<![CDATA[
.split:673 %fifo_D_drain_PE_3_6_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_D_drain_PE_3_6_x0"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="32" op_0_bw="64">
<![CDATA[
.split:677 %fifo_D_drain_PE_0_7_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_D_drain_PE_0_7_x0"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="32" op_0_bw="64">
<![CDATA[
.split:681 %fifo_D_drain_PE_1_7_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_D_drain_PE_1_7_x0"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="32" op_0_bw="64">
<![CDATA[
.split:685 %fifo_D_drain_PE_2_7_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_D_drain_PE_2_7_x0"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="32" op_0_bw="64">
<![CDATA[
.split:689 %fifo_D_drain_PE_3_7_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_D_drain_PE_3_7_x0"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="128" op_0_bw="64">
<![CDATA[
.split:693 %fifo_D_drain_D_drain_IO_L1_out_0_0_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_D_drain_D_drain_IO_L1_out_0_0_x0"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="128" op_0_bw="64">
<![CDATA[
.split:697 %fifo_D_drain_D_drain_IO_L1_out_0_1_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_D_drain_D_drain_IO_L1_out_0_1_x0"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="128" op_0_bw="64">
<![CDATA[
.split:701 %fifo_D_drain_D_drain_IO_L1_out_0_2_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_D_drain_D_drain_IO_L1_out_0_2_x0"/></StgValue>
</operation>

<operation id="240" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="128" op_0_bw="64">
<![CDATA[
.split:705 %fifo_D_drain_D_drain_IO_L1_out_0_3_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_D_drain_D_drain_IO_L1_out_0_3_x0"/></StgValue>
</operation>

<operation id="241" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="128" op_0_bw="64">
<![CDATA[
.split:709 %fifo_D_drain_D_drain_IO_L1_out_1_0_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_D_drain_D_drain_IO_L1_out_1_0_x0"/></StgValue>
</operation>

<operation id="242" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="128" op_0_bw="64">
<![CDATA[
.split:713 %fifo_D_drain_D_drain_IO_L1_out_1_1_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_D_drain_D_drain_IO_L1_out_1_1_x0"/></StgValue>
</operation>

<operation id="243" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="128" op_0_bw="64">
<![CDATA[
.split:717 %fifo_D_drain_D_drain_IO_L1_out_1_2_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_D_drain_D_drain_IO_L1_out_1_2_x0"/></StgValue>
</operation>

<operation id="244" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="128" op_0_bw="64">
<![CDATA[
.split:721 %fifo_D_drain_D_drain_IO_L1_out_1_3_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_D_drain_D_drain_IO_L1_out_1_3_x0"/></StgValue>
</operation>

<operation id="245" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="128" op_0_bw="64">
<![CDATA[
.split:725 %fifo_D_drain_D_drain_IO_L1_out_2_0_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_D_drain_D_drain_IO_L1_out_2_0_x0"/></StgValue>
</operation>

<operation id="246" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="128" op_0_bw="64">
<![CDATA[
.split:729 %fifo_D_drain_D_drain_IO_L1_out_2_1_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_D_drain_D_drain_IO_L1_out_2_1_x0"/></StgValue>
</operation>

<operation id="247" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="128" op_0_bw="64">
<![CDATA[
.split:733 %fifo_D_drain_D_drain_IO_L1_out_2_2_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_D_drain_D_drain_IO_L1_out_2_2_x0"/></StgValue>
</operation>

<operation id="248" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="128" op_0_bw="64">
<![CDATA[
.split:737 %fifo_D_drain_D_drain_IO_L1_out_2_3_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_D_drain_D_drain_IO_L1_out_2_3_x0"/></StgValue>
</operation>

<operation id="249" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="128" op_0_bw="64">
<![CDATA[
.split:741 %fifo_D_drain_D_drain_IO_L1_out_3_0_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_D_drain_D_drain_IO_L1_out_3_0_x0"/></StgValue>
</operation>

<operation id="250" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="128" op_0_bw="64">
<![CDATA[
.split:745 %fifo_D_drain_D_drain_IO_L1_out_3_1_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_D_drain_D_drain_IO_L1_out_3_1_x0"/></StgValue>
</operation>

<operation id="251" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="128" op_0_bw="64">
<![CDATA[
.split:749 %fifo_D_drain_D_drain_IO_L1_out_3_2_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_D_drain_D_drain_IO_L1_out_3_2_x0"/></StgValue>
</operation>

<operation id="252" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="128" op_0_bw="64">
<![CDATA[
.split:753 %fifo_D_drain_D_drain_IO_L1_out_3_3_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_D_drain_D_drain_IO_L1_out_3_3_x0"/></StgValue>
</operation>

<operation id="253" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="128" op_0_bw="64">
<![CDATA[
.split:757 %fifo_D_drain_D_drain_IO_L1_out_4_0_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_D_drain_D_drain_IO_L1_out_4_0_x0"/></StgValue>
</operation>

<operation id="254" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="128" op_0_bw="64">
<![CDATA[
.split:761 %fifo_D_drain_D_drain_IO_L1_out_4_1_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_D_drain_D_drain_IO_L1_out_4_1_x0"/></StgValue>
</operation>

<operation id="255" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="128" op_0_bw="64">
<![CDATA[
.split:765 %fifo_D_drain_D_drain_IO_L1_out_4_2_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_D_drain_D_drain_IO_L1_out_4_2_x0"/></StgValue>
</operation>

<operation id="256" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="128" op_0_bw="64">
<![CDATA[
.split:769 %fifo_D_drain_D_drain_IO_L1_out_4_3_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_D_drain_D_drain_IO_L1_out_4_3_x0"/></StgValue>
</operation>

<operation id="257" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="128" op_0_bw="64">
<![CDATA[
.split:773 %fifo_D_drain_D_drain_IO_L1_out_5_0_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_D_drain_D_drain_IO_L1_out_5_0_x0"/></StgValue>
</operation>

<operation id="258" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="128" op_0_bw="64">
<![CDATA[
.split:777 %fifo_D_drain_D_drain_IO_L1_out_5_1_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_D_drain_D_drain_IO_L1_out_5_1_x0"/></StgValue>
</operation>

<operation id="259" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="128" op_0_bw="64">
<![CDATA[
.split:781 %fifo_D_drain_D_drain_IO_L1_out_5_2_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_D_drain_D_drain_IO_L1_out_5_2_x0"/></StgValue>
</operation>

<operation id="260" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="128" op_0_bw="64">
<![CDATA[
.split:785 %fifo_D_drain_D_drain_IO_L1_out_5_3_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_D_drain_D_drain_IO_L1_out_5_3_x0"/></StgValue>
</operation>

<operation id="261" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="128" op_0_bw="64">
<![CDATA[
.split:789 %fifo_D_drain_D_drain_IO_L1_out_6_0_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_D_drain_D_drain_IO_L1_out_6_0_x0"/></StgValue>
</operation>

<operation id="262" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="128" op_0_bw="64">
<![CDATA[
.split:793 %fifo_D_drain_D_drain_IO_L1_out_6_1_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_D_drain_D_drain_IO_L1_out_6_1_x0"/></StgValue>
</operation>

<operation id="263" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="128" op_0_bw="64">
<![CDATA[
.split:797 %fifo_D_drain_D_drain_IO_L1_out_6_2_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_D_drain_D_drain_IO_L1_out_6_2_x0"/></StgValue>
</operation>

<operation id="264" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="128" op_0_bw="64">
<![CDATA[
.split:801 %fifo_D_drain_D_drain_IO_L1_out_6_3_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_D_drain_D_drain_IO_L1_out_6_3_x0"/></StgValue>
</operation>

<operation id="265" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="128" op_0_bw="64">
<![CDATA[
.split:805 %fifo_D_drain_D_drain_IO_L1_out_7_0_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_D_drain_D_drain_IO_L1_out_7_0_x0"/></StgValue>
</operation>

<operation id="266" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="128" op_0_bw="64">
<![CDATA[
.split:809 %fifo_D_drain_D_drain_IO_L1_out_7_1_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_D_drain_D_drain_IO_L1_out_7_1_x0"/></StgValue>
</operation>

<operation id="267" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="128" op_0_bw="64">
<![CDATA[
.split:813 %fifo_D_drain_D_drain_IO_L1_out_7_2_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_D_drain_D_drain_IO_L1_out_7_2_x0"/></StgValue>
</operation>

<operation id="268" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="128" op_0_bw="64">
<![CDATA[
.split:817 %fifo_D_drain_D_drain_IO_L1_out_7_3_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_D_drain_D_drain_IO_L1_out_7_3_x0"/></StgValue>
</operation>

<operation id="269" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="128" op_0_bw="64">
<![CDATA[
.split:821 %fifo_D_drain_D_drain_IO_L2_out_0_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_D_drain_D_drain_IO_L2_out_0_x0"/></StgValue>
</operation>

<operation id="270" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="128" op_0_bw="64">
<![CDATA[
.split:825 %fifo_D_drain_D_drain_IO_L2_out_1_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_D_drain_D_drain_IO_L2_out_1_x0"/></StgValue>
</operation>

<operation id="271" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="128" op_0_bw="64">
<![CDATA[
.split:829 %fifo_D_drain_D_drain_IO_L2_out_2_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_D_drain_D_drain_IO_L2_out_2_x0"/></StgValue>
</operation>

<operation id="272" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="128" op_0_bw="64">
<![CDATA[
.split:833 %fifo_D_drain_D_drain_IO_L2_out_3_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_D_drain_D_drain_IO_L2_out_3_x0"/></StgValue>
</operation>

<operation id="273" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="128" op_0_bw="64">
<![CDATA[
.split:837 %fifo_D_drain_D_drain_IO_L2_out_4_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_D_drain_D_drain_IO_L2_out_4_x0"/></StgValue>
</operation>

<operation id="274" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="128" op_0_bw="64">
<![CDATA[
.split:841 %fifo_D_drain_D_drain_IO_L2_out_5_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_D_drain_D_drain_IO_L2_out_5_x0"/></StgValue>
</operation>

<operation id="275" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="128" op_0_bw="64">
<![CDATA[
.split:845 %fifo_D_drain_D_drain_IO_L2_out_6_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_D_drain_D_drain_IO_L2_out_6_x0"/></StgValue>
</operation>

<operation id="276" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="128" op_0_bw="64">
<![CDATA[
.split:849 %fifo_D_drain_D_drain_IO_L2_out_7_x0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_D_drain_D_drain_IO_L2_out_7_x0"/></StgValue>
</operation>

<operation id="277" st_id="1" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:861 %call_ln12259 = call void @kernel0_x0.entry5, i64 %A_read, i64 %B_read, i64 %A_c1, i64 %B_c2

]]></Node>
<StgValue><ssdm name="call_ln12259"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="278" st_id="2" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="0" op_6_bw="0">
<![CDATA[
.split:862 %call_ln12259 = call void @kernel0_x0.entry15, i64 %A_c1, i64 %B_c2, i64 %A_c, i64 %B_c

]]></Node>
<StgValue><ssdm name="call_ln12259"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="279" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split:863 %call_ln12935 = call void @A_IO_L3_in_serialize_x0, i512 %gmem_A, i512 %fifo_A_A_IO_L3_in_serialize_x0, i64 %A_c

]]></Node>
<StgValue><ssdm name="call_ln12935"/></StgValue>
</operation>

<operation id="280" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="256" op_3_bw="64" op_4_bw="0">
<![CDATA[
.split:869 %call_ln12984 = call void @B_IO_L3_in_serialize_x0, i512 %gmem_B, i256 %fifo_B_B_IO_L3_in_serialize_x0, i64 %B_c

]]></Node>
<StgValue><ssdm name="call_ln12984"/></StgValue>
</operation>

<operation id="281" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512">
<![CDATA[
.split:879 %call_ln13069 = call void @C_IO_L3_in_serialize_x0, i512 %fifo_C_C_IO_L3_in_serialize_x0, i512 %C

]]></Node>
<StgValue><ssdm name="call_ln13069"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="282" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split:863 %call_ln12935 = call void @A_IO_L3_in_serialize_x0, i512 %gmem_A, i512 %fifo_A_A_IO_L3_in_serialize_x0, i64 %A_c

]]></Node>
<StgValue><ssdm name="call_ln12935"/></StgValue>
</operation>

<operation id="283" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="256" op_3_bw="64" op_4_bw="0">
<![CDATA[
.split:869 %call_ln12984 = call void @B_IO_L3_in_serialize_x0, i512 %gmem_B, i256 %fifo_B_B_IO_L3_in_serialize_x0, i64 %B_c

]]></Node>
<StgValue><ssdm name="call_ln12984"/></StgValue>
</operation>

<operation id="284" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512">
<![CDATA[
.split:879 %call_ln13069 = call void @C_IO_L3_in_serialize_x0, i512 %fifo_C_C_IO_L3_in_serialize_x0, i512 %C

]]></Node>
<StgValue><ssdm name="call_ln13069"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="285" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="0" op_4_bw="0">
<![CDATA[
.split:864 %call_ln12942 = call void @A_IO_L3_in_x0, i512 %fifo_A_A_IO_L3_in_serialize_x0, i512 %fifo_A_A_IO_L2_in_0_x0

]]></Node>
<StgValue><ssdm name="call_ln12942"/></StgValue>
</operation>

<operation id="286" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.split:870 %call_ln12991 = call void @B_IO_L3_in_x0, i256 %fifo_B_B_IO_L3_in_serialize_x0, i256 %fifo_B_B_IO_L2_in_0_x0

]]></Node>
<StgValue><ssdm name="call_ln12991"/></StgValue>
</operation>

<operation id="287" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="0">
<![CDATA[
.split:880 %call_ln13076 = call void @C_IO_L3_in_x0, i512 %fifo_C_C_IO_L3_in_serialize_x0, i512 %fifo_C_C_IO_L2_in_0_x0

]]></Node>
<StgValue><ssdm name="call_ln13076"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="288" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="0" op_4_bw="0">
<![CDATA[
.split:864 %call_ln12942 = call void @A_IO_L3_in_x0, i512 %fifo_A_A_IO_L3_in_serialize_x0, i512 %fifo_A_A_IO_L2_in_0_x0

]]></Node>
<StgValue><ssdm name="call_ln12942"/></StgValue>
</operation>

<operation id="289" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.split:870 %call_ln12991 = call void @B_IO_L3_in_x0, i256 %fifo_B_B_IO_L3_in_serialize_x0, i256 %fifo_B_B_IO_L2_in_0_x0

]]></Node>
<StgValue><ssdm name="call_ln12991"/></StgValue>
</operation>

<operation id="290" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="0">
<![CDATA[
.split:880 %call_ln13076 = call void @C_IO_L3_in_x0, i512 %fifo_C_C_IO_L3_in_serialize_x0, i512 %fifo_C_C_IO_L2_in_0_x0

]]></Node>
<StgValue><ssdm name="call_ln13076"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="291" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="256" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split:865 %call_ln12949 = call void @A_IO_L2_in_0_x0, i512 %fifo_A_A_IO_L2_in_0_x0, i512 %fifo_A_A_IO_L2_in_1_x0, i256 %fifo_A_PE_0_0_x0

]]></Node>
<StgValue><ssdm name="call_ln12949"/></StgValue>
</operation>

<operation id="292" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32" op_4_bw="0">
<![CDATA[
.split:871 %call_ln12998 = call void @B_IO_L2_in_0_x0, i256 %fifo_B_B_IO_L2_in_0_x0, i256 %fifo_B_B_IO_L2_in_1_x0, i32 %fifo_B_PE_0_0_x0

]]></Node>
<StgValue><ssdm name="call_ln12998"/></StgValue>
</operation>

<operation id="293" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="256" op_4_bw="0">
<![CDATA[
.split:881 %call_ln13083 = call void @C_IO_L2_in_0_x0, i512 %fifo_C_C_IO_L2_in_0_x0, i512 %fifo_C_C_IO_L2_in_1_x0, i256 %fifo_C_PE_0_0_x0

]]></Node>
<StgValue><ssdm name="call_ln13083"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="294" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="256" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split:865 %call_ln12949 = call void @A_IO_L2_in_0_x0, i512 %fifo_A_A_IO_L2_in_0_x0, i512 %fifo_A_A_IO_L2_in_1_x0, i256 %fifo_A_PE_0_0_x0

]]></Node>
<StgValue><ssdm name="call_ln12949"/></StgValue>
</operation>

<operation id="295" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32" op_4_bw="0">
<![CDATA[
.split:871 %call_ln12998 = call void @B_IO_L2_in_0_x0, i256 %fifo_B_B_IO_L2_in_0_x0, i256 %fifo_B_B_IO_L2_in_1_x0, i32 %fifo_B_PE_0_0_x0

]]></Node>
<StgValue><ssdm name="call_ln12998"/></StgValue>
</operation>

<operation id="296" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="256" op_4_bw="0">
<![CDATA[
.split:881 %call_ln13083 = call void @C_IO_L2_in_0_x0, i512 %fifo_C_C_IO_L2_in_0_x0, i512 %fifo_C_C_IO_L2_in_1_x0, i256 %fifo_C_PE_0_0_x0

]]></Node>
<StgValue><ssdm name="call_ln13083"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="297" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="256" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split:866 %call_ln12958 = call void @A_IO_L2_in_1_x0, i512 %fifo_A_A_IO_L2_in_1_x0, i512 %fifo_A_A_IO_L2_in_2_x0, i256 %fifo_A_PE_1_0_x0

]]></Node>
<StgValue><ssdm name="call_ln12958"/></StgValue>
</operation>

<operation id="298" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32" op_4_bw="0">
<![CDATA[
.split:872 %call_ln13007 = call void @B_IO_L2_in_1_x0, i256 %fifo_B_B_IO_L2_in_1_x0, i256 %fifo_B_B_IO_L2_in_2_x0, i32 %fifo_B_PE_0_1_x0

]]></Node>
<StgValue><ssdm name="call_ln13007"/></StgValue>
</operation>

<operation id="299" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="256" op_4_bw="0">
<![CDATA[
.split:882 %call_ln13092 = call void @C_IO_L2_in_1_x0, i512 %fifo_C_C_IO_L2_in_1_x0, i512 %fifo_C_C_IO_L2_in_2_x0, i256 %fifo_C_PE_0_1_x0

]]></Node>
<StgValue><ssdm name="call_ln13092"/></StgValue>
</operation>

<operation id="300" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32" op_4_bw="32" op_5_bw="256" op_6_bw="256" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.split:889 %call_ln13154 = call void @PE_wrapper_0_0_x0, i256 %fifo_A_PE_0_0_x0, i256 %fifo_A_PE_0_1_x0, i32 %fifo_B_PE_0_0_x0, i32 %fifo_B_PE_1_0_x0, i256 %fifo_C_PE_0_0_x0, i256 %fifo_C_PE_1_0_x0, i32 %fifo_D_drain_PE_0_0_x0

]]></Node>
<StgValue><ssdm name="call_ln13154"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="301" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="256" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split:866 %call_ln12958 = call void @A_IO_L2_in_1_x0, i512 %fifo_A_A_IO_L2_in_1_x0, i512 %fifo_A_A_IO_L2_in_2_x0, i256 %fifo_A_PE_1_0_x0

]]></Node>
<StgValue><ssdm name="call_ln12958"/></StgValue>
</operation>

<operation id="302" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32" op_4_bw="0">
<![CDATA[
.split:872 %call_ln13007 = call void @B_IO_L2_in_1_x0, i256 %fifo_B_B_IO_L2_in_1_x0, i256 %fifo_B_B_IO_L2_in_2_x0, i32 %fifo_B_PE_0_1_x0

]]></Node>
<StgValue><ssdm name="call_ln13007"/></StgValue>
</operation>

<operation id="303" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="256" op_4_bw="0">
<![CDATA[
.split:882 %call_ln13092 = call void @C_IO_L2_in_1_x0, i512 %fifo_C_C_IO_L2_in_1_x0, i512 %fifo_C_C_IO_L2_in_2_x0, i256 %fifo_C_PE_0_1_x0

]]></Node>
<StgValue><ssdm name="call_ln13092"/></StgValue>
</operation>

<operation id="304" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32" op_4_bw="32" op_5_bw="256" op_6_bw="256" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.split:889 %call_ln13154 = call void @PE_wrapper_0_0_x0, i256 %fifo_A_PE_0_0_x0, i256 %fifo_A_PE_0_1_x0, i32 %fifo_B_PE_0_0_x0, i32 %fifo_B_PE_1_0_x0, i256 %fifo_C_PE_0_0_x0, i256 %fifo_C_PE_1_0_x0, i32 %fifo_D_drain_PE_0_0_x0

]]></Node>
<StgValue><ssdm name="call_ln13154"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="305" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="256" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split:867 %call_ln12967 = call void @A_IO_L2_in_2_x0, i512 %fifo_A_A_IO_L2_in_2_x0, i512 %fifo_A_A_IO_L2_in_3_x0, i256 %fifo_A_PE_2_0_x0

]]></Node>
<StgValue><ssdm name="call_ln12967"/></StgValue>
</operation>

<operation id="306" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32" op_4_bw="0">
<![CDATA[
.split:873 %call_ln13016 = call void @B_IO_L2_in_2_x0, i256 %fifo_B_B_IO_L2_in_2_x0, i256 %fifo_B_B_IO_L2_in_3_x0, i32 %fifo_B_PE_0_2_x0

]]></Node>
<StgValue><ssdm name="call_ln13016"/></StgValue>
</operation>

<operation id="307" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="256" op_4_bw="0">
<![CDATA[
.split:883 %call_ln13101 = call void @C_IO_L2_in_2_x0, i512 %fifo_C_C_IO_L2_in_2_x0, i512 %fifo_C_C_IO_L2_in_3_x0, i256 %fifo_C_PE_0_2_x0

]]></Node>
<StgValue><ssdm name="call_ln13101"/></StgValue>
</operation>

<operation id="308" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32" op_4_bw="32" op_5_bw="256" op_6_bw="256" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.split:890 %call_ln13168 = call void @PE_wrapper_0_1_x0, i256 %fifo_A_PE_0_1_x0, i256 %fifo_A_PE_0_2_x0, i32 %fifo_B_PE_0_1_x0, i32 %fifo_B_PE_1_1_x0, i256 %fifo_C_PE_0_1_x0, i256 %fifo_C_PE_1_1_x0, i32 %fifo_D_drain_PE_0_1_x0

]]></Node>
<StgValue><ssdm name="call_ln13168"/></StgValue>
</operation>

<operation id="309" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32" op_4_bw="32" op_5_bw="256" op_6_bw="256" op_7_bw="32" op_8_bw="0" op_9_bw="0">
<![CDATA[
.split:897 %call_ln13266 = call void @PE_wrapper_1_0_x0, i256 %fifo_A_PE_1_0_x0, i256 %fifo_A_PE_1_1_x0, i32 %fifo_B_PE_1_0_x0, i32 %fifo_B_PE_2_0_x0, i256 %fifo_C_PE_1_0_x0, i256 %fifo_C_PE_2_0_x0, i32 %fifo_D_drain_PE_1_0_x0

]]></Node>
<StgValue><ssdm name="call_ln13266"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="310" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="256" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split:867 %call_ln12967 = call void @A_IO_L2_in_2_x0, i512 %fifo_A_A_IO_L2_in_2_x0, i512 %fifo_A_A_IO_L2_in_3_x0, i256 %fifo_A_PE_2_0_x0

]]></Node>
<StgValue><ssdm name="call_ln12967"/></StgValue>
</operation>

<operation id="311" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32" op_4_bw="0">
<![CDATA[
.split:873 %call_ln13016 = call void @B_IO_L2_in_2_x0, i256 %fifo_B_B_IO_L2_in_2_x0, i256 %fifo_B_B_IO_L2_in_3_x0, i32 %fifo_B_PE_0_2_x0

]]></Node>
<StgValue><ssdm name="call_ln13016"/></StgValue>
</operation>

<operation id="312" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="256" op_4_bw="0">
<![CDATA[
.split:883 %call_ln13101 = call void @C_IO_L2_in_2_x0, i512 %fifo_C_C_IO_L2_in_2_x0, i512 %fifo_C_C_IO_L2_in_3_x0, i256 %fifo_C_PE_0_2_x0

]]></Node>
<StgValue><ssdm name="call_ln13101"/></StgValue>
</operation>

<operation id="313" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32" op_4_bw="32" op_5_bw="256" op_6_bw="256" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.split:890 %call_ln13168 = call void @PE_wrapper_0_1_x0, i256 %fifo_A_PE_0_1_x0, i256 %fifo_A_PE_0_2_x0, i32 %fifo_B_PE_0_1_x0, i32 %fifo_B_PE_1_1_x0, i256 %fifo_C_PE_0_1_x0, i256 %fifo_C_PE_1_1_x0, i32 %fifo_D_drain_PE_0_1_x0

]]></Node>
<StgValue><ssdm name="call_ln13168"/></StgValue>
</operation>

<operation id="314" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32" op_4_bw="32" op_5_bw="256" op_6_bw="256" op_7_bw="32" op_8_bw="0" op_9_bw="0">
<![CDATA[
.split:897 %call_ln13266 = call void @PE_wrapper_1_0_x0, i256 %fifo_A_PE_1_0_x0, i256 %fifo_A_PE_1_1_x0, i32 %fifo_B_PE_1_0_x0, i32 %fifo_B_PE_2_0_x0, i256 %fifo_C_PE_1_0_x0, i256 %fifo_C_PE_2_0_x0, i32 %fifo_D_drain_PE_1_0_x0

]]></Node>
<StgValue><ssdm name="call_ln13266"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="315" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="256" op_3_bw="0" op_4_bw="0">
<![CDATA[
.split:868 %call_ln12976 = call void @A_IO_L2_in_boundary_x0, i512 %fifo_A_A_IO_L2_in_3_x0, i256 %fifo_A_PE_3_0_x0

]]></Node>
<StgValue><ssdm name="call_ln12976"/></StgValue>
</operation>

<operation id="316" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32" op_4_bw="0">
<![CDATA[
.split:874 %call_ln13025 = call void @B_IO_L2_in_3_x0, i256 %fifo_B_B_IO_L2_in_3_x0, i256 %fifo_B_B_IO_L2_in_4_x0, i32 %fifo_B_PE_0_3_x0

]]></Node>
<StgValue><ssdm name="call_ln13025"/></StgValue>
</operation>

<operation id="317" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="256" op_4_bw="0">
<![CDATA[
.split:884 %call_ln13110 = call void @C_IO_L2_in_3_x0, i512 %fifo_C_C_IO_L2_in_3_x0, i512 %fifo_C_C_IO_L2_in_4_x0, i256 %fifo_C_PE_0_3_x0

]]></Node>
<StgValue><ssdm name="call_ln13110"/></StgValue>
</operation>

<operation id="318" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32" op_4_bw="32" op_5_bw="256" op_6_bw="256" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.split:891 %call_ln13182 = call void @PE_wrapper_0_2_x0, i256 %fifo_A_PE_0_2_x0, i256 %fifo_A_PE_0_3_x0, i32 %fifo_B_PE_0_2_x0, i32 %fifo_B_PE_1_2_x0, i256 %fifo_C_PE_0_2_x0, i256 %fifo_C_PE_1_2_x0, i32 %fifo_D_drain_PE_0_2_x0

]]></Node>
<StgValue><ssdm name="call_ln13182"/></StgValue>
</operation>

<operation id="319" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32" op_4_bw="32" op_5_bw="256" op_6_bw="256" op_7_bw="32" op_8_bw="0" op_9_bw="0">
<![CDATA[
.split:898 %call_ln13280 = call void @PE_wrapper_1_1_x0, i256 %fifo_A_PE_1_1_x0, i256 %fifo_A_PE_1_2_x0, i32 %fifo_B_PE_1_1_x0, i32 %fifo_B_PE_2_1_x0, i256 %fifo_C_PE_1_1_x0, i256 %fifo_C_PE_2_1_x0, i32 %fifo_D_drain_PE_1_1_x0

]]></Node>
<StgValue><ssdm name="call_ln13280"/></StgValue>
</operation>

<operation id="320" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32" op_4_bw="32" op_5_bw="256" op_6_bw="256" op_7_bw="32" op_8_bw="0" op_9_bw="0">
<![CDATA[
.split:905 %call_ln13378 = call void @PE_wrapper_2_0_x0, i256 %fifo_A_PE_2_0_x0, i256 %fifo_A_PE_2_1_x0, i32 %fifo_B_PE_2_0_x0, i32 %fifo_B_PE_3_0_x0, i256 %fifo_C_PE_2_0_x0, i256 %fifo_C_PE_3_0_x0, i32 %fifo_D_drain_PE_2_0_x0

]]></Node>
<StgValue><ssdm name="call_ln13378"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="321" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="256" op_3_bw="0" op_4_bw="0">
<![CDATA[
.split:868 %call_ln12976 = call void @A_IO_L2_in_boundary_x0, i512 %fifo_A_A_IO_L2_in_3_x0, i256 %fifo_A_PE_3_0_x0

]]></Node>
<StgValue><ssdm name="call_ln12976"/></StgValue>
</operation>

<operation id="322" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32" op_4_bw="0">
<![CDATA[
.split:874 %call_ln13025 = call void @B_IO_L2_in_3_x0, i256 %fifo_B_B_IO_L2_in_3_x0, i256 %fifo_B_B_IO_L2_in_4_x0, i32 %fifo_B_PE_0_3_x0

]]></Node>
<StgValue><ssdm name="call_ln13025"/></StgValue>
</operation>

<operation id="323" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="256" op_4_bw="0">
<![CDATA[
.split:884 %call_ln13110 = call void @C_IO_L2_in_3_x0, i512 %fifo_C_C_IO_L2_in_3_x0, i512 %fifo_C_C_IO_L2_in_4_x0, i256 %fifo_C_PE_0_3_x0

]]></Node>
<StgValue><ssdm name="call_ln13110"/></StgValue>
</operation>

<operation id="324" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32" op_4_bw="32" op_5_bw="256" op_6_bw="256" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.split:891 %call_ln13182 = call void @PE_wrapper_0_2_x0, i256 %fifo_A_PE_0_2_x0, i256 %fifo_A_PE_0_3_x0, i32 %fifo_B_PE_0_2_x0, i32 %fifo_B_PE_1_2_x0, i256 %fifo_C_PE_0_2_x0, i256 %fifo_C_PE_1_2_x0, i32 %fifo_D_drain_PE_0_2_x0

]]></Node>
<StgValue><ssdm name="call_ln13182"/></StgValue>
</operation>

<operation id="325" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32" op_4_bw="32" op_5_bw="256" op_6_bw="256" op_7_bw="32" op_8_bw="0" op_9_bw="0">
<![CDATA[
.split:898 %call_ln13280 = call void @PE_wrapper_1_1_x0, i256 %fifo_A_PE_1_1_x0, i256 %fifo_A_PE_1_2_x0, i32 %fifo_B_PE_1_1_x0, i32 %fifo_B_PE_2_1_x0, i256 %fifo_C_PE_1_1_x0, i256 %fifo_C_PE_2_1_x0, i32 %fifo_D_drain_PE_1_1_x0

]]></Node>
<StgValue><ssdm name="call_ln13280"/></StgValue>
</operation>

<operation id="326" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32" op_4_bw="32" op_5_bw="256" op_6_bw="256" op_7_bw="32" op_8_bw="0" op_9_bw="0">
<![CDATA[
.split:905 %call_ln13378 = call void @PE_wrapper_2_0_x0, i256 %fifo_A_PE_2_0_x0, i256 %fifo_A_PE_2_1_x0, i32 %fifo_B_PE_2_0_x0, i32 %fifo_B_PE_3_0_x0, i256 %fifo_C_PE_2_0_x0, i256 %fifo_C_PE_3_0_x0, i32 %fifo_D_drain_PE_2_0_x0

]]></Node>
<StgValue><ssdm name="call_ln13378"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="327" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32" op_4_bw="0">
<![CDATA[
.split:875 %call_ln13034 = call void @B_IO_L2_in_4_x0, i256 %fifo_B_B_IO_L2_in_4_x0, i256 %fifo_B_B_IO_L2_in_5_x0, i32 %fifo_B_PE_0_4_x0

]]></Node>
<StgValue><ssdm name="call_ln13034"/></StgValue>
</operation>

<operation id="328" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="256" op_4_bw="0">
<![CDATA[
.split:885 %call_ln13119 = call void @C_IO_L2_in_4_x0, i512 %fifo_C_C_IO_L2_in_4_x0, i512 %fifo_C_C_IO_L2_in_5_x0, i256 %fifo_C_PE_0_4_x0

]]></Node>
<StgValue><ssdm name="call_ln13119"/></StgValue>
</operation>

<operation id="329" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32" op_4_bw="32" op_5_bw="256" op_6_bw="256" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.split:892 %call_ln13196 = call void @PE_wrapper_0_3_x0, i256 %fifo_A_PE_0_3_x0, i256 %fifo_A_PE_0_4_x0, i32 %fifo_B_PE_0_3_x0, i32 %fifo_B_PE_1_3_x0, i256 %fifo_C_PE_0_3_x0, i256 %fifo_C_PE_1_3_x0, i32 %fifo_D_drain_PE_0_3_x0

]]></Node>
<StgValue><ssdm name="call_ln13196"/></StgValue>
</operation>

<operation id="330" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32" op_4_bw="32" op_5_bw="256" op_6_bw="256" op_7_bw="32" op_8_bw="0" op_9_bw="0">
<![CDATA[
.split:899 %call_ln13294 = call void @PE_wrapper_1_2_x0, i256 %fifo_A_PE_1_2_x0, i256 %fifo_A_PE_1_3_x0, i32 %fifo_B_PE_1_2_x0, i32 %fifo_B_PE_2_2_x0, i256 %fifo_C_PE_1_2_x0, i256 %fifo_C_PE_2_2_x0, i32 %fifo_D_drain_PE_1_2_x0

]]></Node>
<StgValue><ssdm name="call_ln13294"/></StgValue>
</operation>

<operation id="331" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32" op_4_bw="32" op_5_bw="256" op_6_bw="256" op_7_bw="32" op_8_bw="0" op_9_bw="0">
<![CDATA[
.split:906 %call_ln13392 = call void @PE_wrapper_2_1_x0, i256 %fifo_A_PE_2_1_x0, i256 %fifo_A_PE_2_2_x0, i32 %fifo_B_PE_2_1_x0, i32 %fifo_B_PE_3_1_x0, i256 %fifo_C_PE_2_1_x0, i256 %fifo_C_PE_3_1_x0, i32 %fifo_D_drain_PE_2_1_x0

]]></Node>
<StgValue><ssdm name="call_ln13392"/></StgValue>
</operation>

<operation id="332" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32" op_4_bw="32" op_5_bw="256" op_6_bw="256" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.split:913 %call_ln13490 = call void @PE_wrapper_3_0_x0, i256 %fifo_A_PE_3_0_x0, i256 %fifo_A_PE_3_1_x0, i32 %fifo_B_PE_3_0_x0, i32 %fifo_B_PE_4_0_x0, i256 %fifo_C_PE_3_0_x0, i256 %fifo_C_PE_4_0_x0, i32 %fifo_D_drain_PE_3_0_x0

]]></Node>
<StgValue><ssdm name="call_ln13490"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="333" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32" op_4_bw="0">
<![CDATA[
.split:875 %call_ln13034 = call void @B_IO_L2_in_4_x0, i256 %fifo_B_B_IO_L2_in_4_x0, i256 %fifo_B_B_IO_L2_in_5_x0, i32 %fifo_B_PE_0_4_x0

]]></Node>
<StgValue><ssdm name="call_ln13034"/></StgValue>
</operation>

<operation id="334" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="256" op_4_bw="0">
<![CDATA[
.split:885 %call_ln13119 = call void @C_IO_L2_in_4_x0, i512 %fifo_C_C_IO_L2_in_4_x0, i512 %fifo_C_C_IO_L2_in_5_x0, i256 %fifo_C_PE_0_4_x0

]]></Node>
<StgValue><ssdm name="call_ln13119"/></StgValue>
</operation>

<operation id="335" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32" op_4_bw="32" op_5_bw="256" op_6_bw="256" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.split:892 %call_ln13196 = call void @PE_wrapper_0_3_x0, i256 %fifo_A_PE_0_3_x0, i256 %fifo_A_PE_0_4_x0, i32 %fifo_B_PE_0_3_x0, i32 %fifo_B_PE_1_3_x0, i256 %fifo_C_PE_0_3_x0, i256 %fifo_C_PE_1_3_x0, i32 %fifo_D_drain_PE_0_3_x0

]]></Node>
<StgValue><ssdm name="call_ln13196"/></StgValue>
</operation>

<operation id="336" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32" op_4_bw="32" op_5_bw="256" op_6_bw="256" op_7_bw="32" op_8_bw="0" op_9_bw="0">
<![CDATA[
.split:899 %call_ln13294 = call void @PE_wrapper_1_2_x0, i256 %fifo_A_PE_1_2_x0, i256 %fifo_A_PE_1_3_x0, i32 %fifo_B_PE_1_2_x0, i32 %fifo_B_PE_2_2_x0, i256 %fifo_C_PE_1_2_x0, i256 %fifo_C_PE_2_2_x0, i32 %fifo_D_drain_PE_1_2_x0

]]></Node>
<StgValue><ssdm name="call_ln13294"/></StgValue>
</operation>

<operation id="337" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32" op_4_bw="32" op_5_bw="256" op_6_bw="256" op_7_bw="32" op_8_bw="0" op_9_bw="0">
<![CDATA[
.split:906 %call_ln13392 = call void @PE_wrapper_2_1_x0, i256 %fifo_A_PE_2_1_x0, i256 %fifo_A_PE_2_2_x0, i32 %fifo_B_PE_2_1_x0, i32 %fifo_B_PE_3_1_x0, i256 %fifo_C_PE_2_1_x0, i256 %fifo_C_PE_3_1_x0, i32 %fifo_D_drain_PE_2_1_x0

]]></Node>
<StgValue><ssdm name="call_ln13392"/></StgValue>
</operation>

<operation id="338" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32" op_4_bw="32" op_5_bw="256" op_6_bw="256" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.split:913 %call_ln13490 = call void @PE_wrapper_3_0_x0, i256 %fifo_A_PE_3_0_x0, i256 %fifo_A_PE_3_1_x0, i32 %fifo_B_PE_3_0_x0, i32 %fifo_B_PE_4_0_x0, i256 %fifo_C_PE_3_0_x0, i256 %fifo_C_PE_4_0_x0, i32 %fifo_D_drain_PE_3_0_x0

]]></Node>
<StgValue><ssdm name="call_ln13490"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="339" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32" op_4_bw="0">
<![CDATA[
.split:876 %call_ln13043 = call void @B_IO_L2_in_5_x0, i256 %fifo_B_B_IO_L2_in_5_x0, i256 %fifo_B_B_IO_L2_in_6_x0, i32 %fifo_B_PE_0_5_x0

]]></Node>
<StgValue><ssdm name="call_ln13043"/></StgValue>
</operation>

<operation id="340" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="256" op_4_bw="0">
<![CDATA[
.split:886 %call_ln13128 = call void @C_IO_L2_in_5_x0, i512 %fifo_C_C_IO_L2_in_5_x0, i512 %fifo_C_C_IO_L2_in_6_x0, i256 %fifo_C_PE_0_5_x0

]]></Node>
<StgValue><ssdm name="call_ln13128"/></StgValue>
</operation>

<operation id="341" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32" op_4_bw="32" op_5_bw="256" op_6_bw="256" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.split:893 %call_ln13210 = call void @PE_wrapper_0_4_x0, i256 %fifo_A_PE_0_4_x0, i256 %fifo_A_PE_0_5_x0, i32 %fifo_B_PE_0_4_x0, i32 %fifo_B_PE_1_4_x0, i256 %fifo_C_PE_0_4_x0, i256 %fifo_C_PE_1_4_x0, i32 %fifo_D_drain_PE_0_4_x0

]]></Node>
<StgValue><ssdm name="call_ln13210"/></StgValue>
</operation>

<operation id="342" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32" op_4_bw="32" op_5_bw="256" op_6_bw="256" op_7_bw="32" op_8_bw="0" op_9_bw="0">
<![CDATA[
.split:900 %call_ln13308 = call void @PE_wrapper_1_3_x0, i256 %fifo_A_PE_1_3_x0, i256 %fifo_A_PE_1_4_x0, i32 %fifo_B_PE_1_3_x0, i32 %fifo_B_PE_2_3_x0, i256 %fifo_C_PE_1_3_x0, i256 %fifo_C_PE_2_3_x0, i32 %fifo_D_drain_PE_1_3_x0

]]></Node>
<StgValue><ssdm name="call_ln13308"/></StgValue>
</operation>

<operation id="343" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32" op_4_bw="32" op_5_bw="256" op_6_bw="256" op_7_bw="32" op_8_bw="0" op_9_bw="0">
<![CDATA[
.split:907 %call_ln13406 = call void @PE_wrapper_2_2_x0, i256 %fifo_A_PE_2_2_x0, i256 %fifo_A_PE_2_3_x0, i32 %fifo_B_PE_2_2_x0, i32 %fifo_B_PE_3_2_x0, i256 %fifo_C_PE_2_2_x0, i256 %fifo_C_PE_3_2_x0, i32 %fifo_D_drain_PE_2_2_x0

]]></Node>
<StgValue><ssdm name="call_ln13406"/></StgValue>
</operation>

<operation id="344" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32" op_4_bw="32" op_5_bw="256" op_6_bw="256" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.split:914 %call_ln13504 = call void @PE_wrapper_3_1_x0, i256 %fifo_A_PE_3_1_x0, i256 %fifo_A_PE_3_2_x0, i32 %fifo_B_PE_3_1_x0, i32 %fifo_B_PE_4_1_x0, i256 %fifo_C_PE_3_1_x0, i256 %fifo_C_PE_4_1_x0, i32 %fifo_D_drain_PE_3_1_x0

]]></Node>
<StgValue><ssdm name="call_ln13504"/></StgValue>
</operation>

<operation id="345" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split:925 %call_ln13634 = call void @B_PE_dummy_in_0_x0, i32 %fifo_B_PE_4_0_x0

]]></Node>
<StgValue><ssdm name="call_ln13634"/></StgValue>
</operation>

<operation id="346" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0">
<![CDATA[
.split:933 %call_ln13698 = call void @C_PE_dummy_in_0_x0, i256 %fifo_C_PE_4_0_x0

]]></Node>
<StgValue><ssdm name="call_ln13698"/></StgValue>
</operation>

<operation id="347" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:941 %call_ln13762 = call void @D_drain_IO_L1_out_boundary_wrapper_0_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_0_3_x0, i32 %fifo_D_drain_PE_3_0_x0

]]></Node>
<StgValue><ssdm name="call_ln13762"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="348" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32" op_4_bw="0">
<![CDATA[
.split:876 %call_ln13043 = call void @B_IO_L2_in_5_x0, i256 %fifo_B_B_IO_L2_in_5_x0, i256 %fifo_B_B_IO_L2_in_6_x0, i32 %fifo_B_PE_0_5_x0

]]></Node>
<StgValue><ssdm name="call_ln13043"/></StgValue>
</operation>

<operation id="349" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="256" op_4_bw="0">
<![CDATA[
.split:886 %call_ln13128 = call void @C_IO_L2_in_5_x0, i512 %fifo_C_C_IO_L2_in_5_x0, i512 %fifo_C_C_IO_L2_in_6_x0, i256 %fifo_C_PE_0_5_x0

]]></Node>
<StgValue><ssdm name="call_ln13128"/></StgValue>
</operation>

<operation id="350" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32" op_4_bw="32" op_5_bw="256" op_6_bw="256" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.split:893 %call_ln13210 = call void @PE_wrapper_0_4_x0, i256 %fifo_A_PE_0_4_x0, i256 %fifo_A_PE_0_5_x0, i32 %fifo_B_PE_0_4_x0, i32 %fifo_B_PE_1_4_x0, i256 %fifo_C_PE_0_4_x0, i256 %fifo_C_PE_1_4_x0, i32 %fifo_D_drain_PE_0_4_x0

]]></Node>
<StgValue><ssdm name="call_ln13210"/></StgValue>
</operation>

<operation id="351" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32" op_4_bw="32" op_5_bw="256" op_6_bw="256" op_7_bw="32" op_8_bw="0" op_9_bw="0">
<![CDATA[
.split:900 %call_ln13308 = call void @PE_wrapper_1_3_x0, i256 %fifo_A_PE_1_3_x0, i256 %fifo_A_PE_1_4_x0, i32 %fifo_B_PE_1_3_x0, i32 %fifo_B_PE_2_3_x0, i256 %fifo_C_PE_1_3_x0, i256 %fifo_C_PE_2_3_x0, i32 %fifo_D_drain_PE_1_3_x0

]]></Node>
<StgValue><ssdm name="call_ln13308"/></StgValue>
</operation>

<operation id="352" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32" op_4_bw="32" op_5_bw="256" op_6_bw="256" op_7_bw="32" op_8_bw="0" op_9_bw="0">
<![CDATA[
.split:907 %call_ln13406 = call void @PE_wrapper_2_2_x0, i256 %fifo_A_PE_2_2_x0, i256 %fifo_A_PE_2_3_x0, i32 %fifo_B_PE_2_2_x0, i32 %fifo_B_PE_3_2_x0, i256 %fifo_C_PE_2_2_x0, i256 %fifo_C_PE_3_2_x0, i32 %fifo_D_drain_PE_2_2_x0

]]></Node>
<StgValue><ssdm name="call_ln13406"/></StgValue>
</operation>

<operation id="353" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32" op_4_bw="32" op_5_bw="256" op_6_bw="256" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.split:914 %call_ln13504 = call void @PE_wrapper_3_1_x0, i256 %fifo_A_PE_3_1_x0, i256 %fifo_A_PE_3_2_x0, i32 %fifo_B_PE_3_1_x0, i32 %fifo_B_PE_4_1_x0, i256 %fifo_C_PE_3_1_x0, i256 %fifo_C_PE_4_1_x0, i32 %fifo_D_drain_PE_3_1_x0

]]></Node>
<StgValue><ssdm name="call_ln13504"/></StgValue>
</operation>

<operation id="354" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split:925 %call_ln13634 = call void @B_PE_dummy_in_0_x0, i32 %fifo_B_PE_4_0_x0

]]></Node>
<StgValue><ssdm name="call_ln13634"/></StgValue>
</operation>

<operation id="355" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0">
<![CDATA[
.split:933 %call_ln13698 = call void @C_PE_dummy_in_0_x0, i256 %fifo_C_PE_4_0_x0

]]></Node>
<StgValue><ssdm name="call_ln13698"/></StgValue>
</operation>

<operation id="356" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:941 %call_ln13762 = call void @D_drain_IO_L1_out_boundary_wrapper_0_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_0_3_x0, i32 %fifo_D_drain_PE_3_0_x0

]]></Node>
<StgValue><ssdm name="call_ln13762"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="357" st_id="19" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32" op_4_bw="0">
<![CDATA[
.split:877 %call_ln13052 = call void @B_IO_L2_in_6_x0, i256 %fifo_B_B_IO_L2_in_6_x0, i256 %fifo_B_B_IO_L2_in_7_x0, i32 %fifo_B_PE_0_6_x0

]]></Node>
<StgValue><ssdm name="call_ln13052"/></StgValue>
</operation>

<operation id="358" st_id="19" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="256" op_4_bw="0">
<![CDATA[
.split:887 %call_ln13137 = call void @C_IO_L2_in_6_x0, i512 %fifo_C_C_IO_L2_in_6_x0, i512 %fifo_C_C_IO_L2_in_7_x0, i256 %fifo_C_PE_0_6_x0

]]></Node>
<StgValue><ssdm name="call_ln13137"/></StgValue>
</operation>

<operation id="359" st_id="19" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32" op_4_bw="32" op_5_bw="256" op_6_bw="256" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.split:894 %call_ln13224 = call void @PE_wrapper_0_5_x0, i256 %fifo_A_PE_0_5_x0, i256 %fifo_A_PE_0_6_x0, i32 %fifo_B_PE_0_5_x0, i32 %fifo_B_PE_1_5_x0, i256 %fifo_C_PE_0_5_x0, i256 %fifo_C_PE_1_5_x0, i32 %fifo_D_drain_PE_0_5_x0

]]></Node>
<StgValue><ssdm name="call_ln13224"/></StgValue>
</operation>

<operation id="360" st_id="19" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32" op_4_bw="32" op_5_bw="256" op_6_bw="256" op_7_bw="32" op_8_bw="0" op_9_bw="0">
<![CDATA[
.split:901 %call_ln13322 = call void @PE_wrapper_1_4_x0, i256 %fifo_A_PE_1_4_x0, i256 %fifo_A_PE_1_5_x0, i32 %fifo_B_PE_1_4_x0, i32 %fifo_B_PE_2_4_x0, i256 %fifo_C_PE_1_4_x0, i256 %fifo_C_PE_2_4_x0, i32 %fifo_D_drain_PE_1_4_x0

]]></Node>
<StgValue><ssdm name="call_ln13322"/></StgValue>
</operation>

<operation id="361" st_id="19" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32" op_4_bw="32" op_5_bw="256" op_6_bw="256" op_7_bw="32" op_8_bw="0" op_9_bw="0">
<![CDATA[
.split:908 %call_ln13420 = call void @PE_wrapper_2_3_x0, i256 %fifo_A_PE_2_3_x0, i256 %fifo_A_PE_2_4_x0, i32 %fifo_B_PE_2_3_x0, i32 %fifo_B_PE_3_3_x0, i256 %fifo_C_PE_2_3_x0, i256 %fifo_C_PE_3_3_x0, i32 %fifo_D_drain_PE_2_3_x0

]]></Node>
<StgValue><ssdm name="call_ln13420"/></StgValue>
</operation>

<operation id="362" st_id="19" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32" op_4_bw="32" op_5_bw="256" op_6_bw="256" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.split:915 %call_ln13518 = call void @PE_wrapper_3_2_x0, i256 %fifo_A_PE_3_2_x0, i256 %fifo_A_PE_3_3_x0, i32 %fifo_B_PE_3_2_x0, i32 %fifo_B_PE_4_2_x0, i256 %fifo_C_PE_3_2_x0, i256 %fifo_C_PE_4_2_x0, i32 %fifo_D_drain_PE_3_2_x0

]]></Node>
<StgValue><ssdm name="call_ln13518"/></StgValue>
</operation>

<operation id="363" st_id="19" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split:926 %call_ln13642 = call void @B_PE_dummy_in_1_x0, i32 %fifo_B_PE_4_1_x0

]]></Node>
<StgValue><ssdm name="call_ln13642"/></StgValue>
</operation>

<operation id="364" st_id="19" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0">
<![CDATA[
.split:934 %call_ln13706 = call void @C_PE_dummy_in_1_x0, i256 %fifo_C_PE_4_1_x0

]]></Node>
<StgValue><ssdm name="call_ln13706"/></StgValue>
</operation>

<operation id="365" st_id="19" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="32" op_4_bw="0">
<![CDATA[
.split:942 %call_ln13771 = call void @D_drain_IO_L1_out_wrapper_0_2_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_0_3_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_0_2_x0, i32 %fifo_D_drain_PE_2_0_x0

]]></Node>
<StgValue><ssdm name="call_ln13771"/></StgValue>
</operation>

<operation id="366" st_id="19" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:945 %call_ln13801 = call void @D_drain_IO_L1_out_boundary_wrapper_1_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_1_3_x0, i32 %fifo_D_drain_PE_3_1_x0

]]></Node>
<StgValue><ssdm name="call_ln13801"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="367" st_id="20" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32" op_4_bw="0">
<![CDATA[
.split:877 %call_ln13052 = call void @B_IO_L2_in_6_x0, i256 %fifo_B_B_IO_L2_in_6_x0, i256 %fifo_B_B_IO_L2_in_7_x0, i32 %fifo_B_PE_0_6_x0

]]></Node>
<StgValue><ssdm name="call_ln13052"/></StgValue>
</operation>

<operation id="368" st_id="20" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="256" op_4_bw="0">
<![CDATA[
.split:887 %call_ln13137 = call void @C_IO_L2_in_6_x0, i512 %fifo_C_C_IO_L2_in_6_x0, i512 %fifo_C_C_IO_L2_in_7_x0, i256 %fifo_C_PE_0_6_x0

]]></Node>
<StgValue><ssdm name="call_ln13137"/></StgValue>
</operation>

<operation id="369" st_id="20" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32" op_4_bw="32" op_5_bw="256" op_6_bw="256" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.split:894 %call_ln13224 = call void @PE_wrapper_0_5_x0, i256 %fifo_A_PE_0_5_x0, i256 %fifo_A_PE_0_6_x0, i32 %fifo_B_PE_0_5_x0, i32 %fifo_B_PE_1_5_x0, i256 %fifo_C_PE_0_5_x0, i256 %fifo_C_PE_1_5_x0, i32 %fifo_D_drain_PE_0_5_x0

]]></Node>
<StgValue><ssdm name="call_ln13224"/></StgValue>
</operation>

<operation id="370" st_id="20" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32" op_4_bw="32" op_5_bw="256" op_6_bw="256" op_7_bw="32" op_8_bw="0" op_9_bw="0">
<![CDATA[
.split:901 %call_ln13322 = call void @PE_wrapper_1_4_x0, i256 %fifo_A_PE_1_4_x0, i256 %fifo_A_PE_1_5_x0, i32 %fifo_B_PE_1_4_x0, i32 %fifo_B_PE_2_4_x0, i256 %fifo_C_PE_1_4_x0, i256 %fifo_C_PE_2_4_x0, i32 %fifo_D_drain_PE_1_4_x0

]]></Node>
<StgValue><ssdm name="call_ln13322"/></StgValue>
</operation>

<operation id="371" st_id="20" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32" op_4_bw="32" op_5_bw="256" op_6_bw="256" op_7_bw="32" op_8_bw="0" op_9_bw="0">
<![CDATA[
.split:908 %call_ln13420 = call void @PE_wrapper_2_3_x0, i256 %fifo_A_PE_2_3_x0, i256 %fifo_A_PE_2_4_x0, i32 %fifo_B_PE_2_3_x0, i32 %fifo_B_PE_3_3_x0, i256 %fifo_C_PE_2_3_x0, i256 %fifo_C_PE_3_3_x0, i32 %fifo_D_drain_PE_2_3_x0

]]></Node>
<StgValue><ssdm name="call_ln13420"/></StgValue>
</operation>

<operation id="372" st_id="20" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32" op_4_bw="32" op_5_bw="256" op_6_bw="256" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.split:915 %call_ln13518 = call void @PE_wrapper_3_2_x0, i256 %fifo_A_PE_3_2_x0, i256 %fifo_A_PE_3_3_x0, i32 %fifo_B_PE_3_2_x0, i32 %fifo_B_PE_4_2_x0, i256 %fifo_C_PE_3_2_x0, i256 %fifo_C_PE_4_2_x0, i32 %fifo_D_drain_PE_3_2_x0

]]></Node>
<StgValue><ssdm name="call_ln13518"/></StgValue>
</operation>

<operation id="373" st_id="20" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split:926 %call_ln13642 = call void @B_PE_dummy_in_1_x0, i32 %fifo_B_PE_4_1_x0

]]></Node>
<StgValue><ssdm name="call_ln13642"/></StgValue>
</operation>

<operation id="374" st_id="20" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0">
<![CDATA[
.split:934 %call_ln13706 = call void @C_PE_dummy_in_1_x0, i256 %fifo_C_PE_4_1_x0

]]></Node>
<StgValue><ssdm name="call_ln13706"/></StgValue>
</operation>

<operation id="375" st_id="20" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="32" op_4_bw="0">
<![CDATA[
.split:942 %call_ln13771 = call void @D_drain_IO_L1_out_wrapper_0_2_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_0_3_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_0_2_x0, i32 %fifo_D_drain_PE_2_0_x0

]]></Node>
<StgValue><ssdm name="call_ln13771"/></StgValue>
</operation>

<operation id="376" st_id="20" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:945 %call_ln13801 = call void @D_drain_IO_L1_out_boundary_wrapper_1_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_1_3_x0, i32 %fifo_D_drain_PE_3_1_x0

]]></Node>
<StgValue><ssdm name="call_ln13801"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="377" st_id="21" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:878 %call_ln13061 = call void @B_IO_L2_in_boundary_x0, i256 %fifo_B_B_IO_L2_in_7_x0, i32 %fifo_B_PE_0_7_x0

]]></Node>
<StgValue><ssdm name="call_ln13061"/></StgValue>
</operation>

<operation id="378" st_id="21" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="256" op_3_bw="0">
<![CDATA[
.split:888 %call_ln13146 = call void @C_IO_L2_in_boundary_x0, i512 %fifo_C_C_IO_L2_in_7_x0, i256 %fifo_C_PE_0_7_x0

]]></Node>
<StgValue><ssdm name="call_ln13146"/></StgValue>
</operation>

<operation id="379" st_id="21" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32" op_4_bw="32" op_5_bw="256" op_6_bw="256" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.split:895 %call_ln13238 = call void @PE_wrapper_0_6_x0, i256 %fifo_A_PE_0_6_x0, i256 %fifo_A_PE_0_7_x0, i32 %fifo_B_PE_0_6_x0, i32 %fifo_B_PE_1_6_x0, i256 %fifo_C_PE_0_6_x0, i256 %fifo_C_PE_1_6_x0, i32 %fifo_D_drain_PE_0_6_x0

]]></Node>
<StgValue><ssdm name="call_ln13238"/></StgValue>
</operation>

<operation id="380" st_id="21" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32" op_4_bw="32" op_5_bw="256" op_6_bw="256" op_7_bw="32" op_8_bw="0" op_9_bw="0">
<![CDATA[
.split:902 %call_ln13336 = call void @PE_wrapper_1_5_x0, i256 %fifo_A_PE_1_5_x0, i256 %fifo_A_PE_1_6_x0, i32 %fifo_B_PE_1_5_x0, i32 %fifo_B_PE_2_5_x0, i256 %fifo_C_PE_1_5_x0, i256 %fifo_C_PE_2_5_x0, i32 %fifo_D_drain_PE_1_5_x0

]]></Node>
<StgValue><ssdm name="call_ln13336"/></StgValue>
</operation>

<operation id="381" st_id="21" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32" op_4_bw="32" op_5_bw="256" op_6_bw="256" op_7_bw="32" op_8_bw="0" op_9_bw="0">
<![CDATA[
.split:909 %call_ln13434 = call void @PE_wrapper_2_4_x0, i256 %fifo_A_PE_2_4_x0, i256 %fifo_A_PE_2_5_x0, i32 %fifo_B_PE_2_4_x0, i32 %fifo_B_PE_3_4_x0, i256 %fifo_C_PE_2_4_x0, i256 %fifo_C_PE_3_4_x0, i32 %fifo_D_drain_PE_2_4_x0

]]></Node>
<StgValue><ssdm name="call_ln13434"/></StgValue>
</operation>

<operation id="382" st_id="21" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32" op_4_bw="32" op_5_bw="256" op_6_bw="256" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.split:916 %call_ln13532 = call void @PE_wrapper_3_3_x0, i256 %fifo_A_PE_3_3_x0, i256 %fifo_A_PE_3_4_x0, i32 %fifo_B_PE_3_3_x0, i32 %fifo_B_PE_4_3_x0, i256 %fifo_C_PE_3_3_x0, i256 %fifo_C_PE_4_3_x0, i32 %fifo_D_drain_PE_3_3_x0

]]></Node>
<StgValue><ssdm name="call_ln13532"/></StgValue>
</operation>

<operation id="383" st_id="21" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split:927 %call_ln13650 = call void @B_PE_dummy_in_2_x0, i32 %fifo_B_PE_4_2_x0

]]></Node>
<StgValue><ssdm name="call_ln13650"/></StgValue>
</operation>

<operation id="384" st_id="21" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0">
<![CDATA[
.split:935 %call_ln13714 = call void @C_PE_dummy_in_2_x0, i256 %fifo_C_PE_4_2_x0

]]></Node>
<StgValue><ssdm name="call_ln13714"/></StgValue>
</operation>

<operation id="385" st_id="21" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="32" op_4_bw="0">
<![CDATA[
.split:943 %call_ln13781 = call void @D_drain_IO_L1_out_wrapper_0_1_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_0_2_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_0_1_x0, i32 %fifo_D_drain_PE_1_0_x0

]]></Node>
<StgValue><ssdm name="call_ln13781"/></StgValue>
</operation>

<operation id="386" st_id="21" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="32" op_4_bw="0">
<![CDATA[
.split:946 %call_ln13810 = call void @D_drain_IO_L1_out_wrapper_1_2_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_1_3_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_1_2_x0, i32 %fifo_D_drain_PE_2_1_x0

]]></Node>
<StgValue><ssdm name="call_ln13810"/></StgValue>
</operation>

<operation id="387" st_id="21" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:949 %call_ln13840 = call void @D_drain_IO_L1_out_boundary_wrapper_2_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_2_3_x0, i32 %fifo_D_drain_PE_3_2_x0

]]></Node>
<StgValue><ssdm name="call_ln13840"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="388" st_id="22" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:878 %call_ln13061 = call void @B_IO_L2_in_boundary_x0, i256 %fifo_B_B_IO_L2_in_7_x0, i32 %fifo_B_PE_0_7_x0

]]></Node>
<StgValue><ssdm name="call_ln13061"/></StgValue>
</operation>

<operation id="389" st_id="22" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="256" op_3_bw="0">
<![CDATA[
.split:888 %call_ln13146 = call void @C_IO_L2_in_boundary_x0, i512 %fifo_C_C_IO_L2_in_7_x0, i256 %fifo_C_PE_0_7_x0

]]></Node>
<StgValue><ssdm name="call_ln13146"/></StgValue>
</operation>

<operation id="390" st_id="22" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32" op_4_bw="32" op_5_bw="256" op_6_bw="256" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.split:895 %call_ln13238 = call void @PE_wrapper_0_6_x0, i256 %fifo_A_PE_0_6_x0, i256 %fifo_A_PE_0_7_x0, i32 %fifo_B_PE_0_6_x0, i32 %fifo_B_PE_1_6_x0, i256 %fifo_C_PE_0_6_x0, i256 %fifo_C_PE_1_6_x0, i32 %fifo_D_drain_PE_0_6_x0

]]></Node>
<StgValue><ssdm name="call_ln13238"/></StgValue>
</operation>

<operation id="391" st_id="22" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32" op_4_bw="32" op_5_bw="256" op_6_bw="256" op_7_bw="32" op_8_bw="0" op_9_bw="0">
<![CDATA[
.split:902 %call_ln13336 = call void @PE_wrapper_1_5_x0, i256 %fifo_A_PE_1_5_x0, i256 %fifo_A_PE_1_6_x0, i32 %fifo_B_PE_1_5_x0, i32 %fifo_B_PE_2_5_x0, i256 %fifo_C_PE_1_5_x0, i256 %fifo_C_PE_2_5_x0, i32 %fifo_D_drain_PE_1_5_x0

]]></Node>
<StgValue><ssdm name="call_ln13336"/></StgValue>
</operation>

<operation id="392" st_id="22" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32" op_4_bw="32" op_5_bw="256" op_6_bw="256" op_7_bw="32" op_8_bw="0" op_9_bw="0">
<![CDATA[
.split:909 %call_ln13434 = call void @PE_wrapper_2_4_x0, i256 %fifo_A_PE_2_4_x0, i256 %fifo_A_PE_2_5_x0, i32 %fifo_B_PE_2_4_x0, i32 %fifo_B_PE_3_4_x0, i256 %fifo_C_PE_2_4_x0, i256 %fifo_C_PE_3_4_x0, i32 %fifo_D_drain_PE_2_4_x0

]]></Node>
<StgValue><ssdm name="call_ln13434"/></StgValue>
</operation>

<operation id="393" st_id="22" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32" op_4_bw="32" op_5_bw="256" op_6_bw="256" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.split:916 %call_ln13532 = call void @PE_wrapper_3_3_x0, i256 %fifo_A_PE_3_3_x0, i256 %fifo_A_PE_3_4_x0, i32 %fifo_B_PE_3_3_x0, i32 %fifo_B_PE_4_3_x0, i256 %fifo_C_PE_3_3_x0, i256 %fifo_C_PE_4_3_x0, i32 %fifo_D_drain_PE_3_3_x0

]]></Node>
<StgValue><ssdm name="call_ln13532"/></StgValue>
</operation>

<operation id="394" st_id="22" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split:927 %call_ln13650 = call void @B_PE_dummy_in_2_x0, i32 %fifo_B_PE_4_2_x0

]]></Node>
<StgValue><ssdm name="call_ln13650"/></StgValue>
</operation>

<operation id="395" st_id="22" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0">
<![CDATA[
.split:935 %call_ln13714 = call void @C_PE_dummy_in_2_x0, i256 %fifo_C_PE_4_2_x0

]]></Node>
<StgValue><ssdm name="call_ln13714"/></StgValue>
</operation>

<operation id="396" st_id="22" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="32" op_4_bw="0">
<![CDATA[
.split:943 %call_ln13781 = call void @D_drain_IO_L1_out_wrapper_0_1_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_0_2_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_0_1_x0, i32 %fifo_D_drain_PE_1_0_x0

]]></Node>
<StgValue><ssdm name="call_ln13781"/></StgValue>
</operation>

<operation id="397" st_id="22" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="32" op_4_bw="0">
<![CDATA[
.split:946 %call_ln13810 = call void @D_drain_IO_L1_out_wrapper_1_2_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_1_3_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_1_2_x0, i32 %fifo_D_drain_PE_2_1_x0

]]></Node>
<StgValue><ssdm name="call_ln13810"/></StgValue>
</operation>

<operation id="398" st_id="22" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:949 %call_ln13840 = call void @D_drain_IO_L1_out_boundary_wrapper_2_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_2_3_x0, i32 %fifo_D_drain_PE_3_2_x0

]]></Node>
<StgValue><ssdm name="call_ln13840"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="399" st_id="23" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32" op_4_bw="32" op_5_bw="256" op_6_bw="256" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.split:896 %call_ln13252 = call void @PE_wrapper_0_7_x0, i256 %fifo_A_PE_0_7_x0, i256 %fifo_A_PE_0_8_x0, i32 %fifo_B_PE_0_7_x0, i32 %fifo_B_PE_1_7_x0, i256 %fifo_C_PE_0_7_x0, i256 %fifo_C_PE_1_7_x0, i32 %fifo_D_drain_PE_0_7_x0

]]></Node>
<StgValue><ssdm name="call_ln13252"/></StgValue>
</operation>

<operation id="400" st_id="23" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32" op_4_bw="32" op_5_bw="256" op_6_bw="256" op_7_bw="32" op_8_bw="0" op_9_bw="0">
<![CDATA[
.split:903 %call_ln13350 = call void @PE_wrapper_1_6_x0, i256 %fifo_A_PE_1_6_x0, i256 %fifo_A_PE_1_7_x0, i32 %fifo_B_PE_1_6_x0, i32 %fifo_B_PE_2_6_x0, i256 %fifo_C_PE_1_6_x0, i256 %fifo_C_PE_2_6_x0, i32 %fifo_D_drain_PE_1_6_x0

]]></Node>
<StgValue><ssdm name="call_ln13350"/></StgValue>
</operation>

<operation id="401" st_id="23" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32" op_4_bw="32" op_5_bw="256" op_6_bw="256" op_7_bw="32" op_8_bw="0" op_9_bw="0">
<![CDATA[
.split:910 %call_ln13448 = call void @PE_wrapper_2_5_x0, i256 %fifo_A_PE_2_5_x0, i256 %fifo_A_PE_2_6_x0, i32 %fifo_B_PE_2_5_x0, i32 %fifo_B_PE_3_5_x0, i256 %fifo_C_PE_2_5_x0, i256 %fifo_C_PE_3_5_x0, i32 %fifo_D_drain_PE_2_5_x0

]]></Node>
<StgValue><ssdm name="call_ln13448"/></StgValue>
</operation>

<operation id="402" st_id="23" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32" op_4_bw="32" op_5_bw="256" op_6_bw="256" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.split:917 %call_ln13546 = call void @PE_wrapper_3_4_x0, i256 %fifo_A_PE_3_4_x0, i256 %fifo_A_PE_3_5_x0, i32 %fifo_B_PE_3_4_x0, i32 %fifo_B_PE_4_4_x0, i256 %fifo_C_PE_3_4_x0, i256 %fifo_C_PE_4_4_x0, i32 %fifo_D_drain_PE_3_4_x0

]]></Node>
<StgValue><ssdm name="call_ln13546"/></StgValue>
</operation>

<operation id="403" st_id="23" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split:928 %call_ln13658 = call void @B_PE_dummy_in_3_x0, i32 %fifo_B_PE_4_3_x0

]]></Node>
<StgValue><ssdm name="call_ln13658"/></StgValue>
</operation>

<operation id="404" st_id="23" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0">
<![CDATA[
.split:936 %call_ln13722 = call void @C_PE_dummy_in_3_x0, i256 %fifo_C_PE_4_3_x0

]]></Node>
<StgValue><ssdm name="call_ln13722"/></StgValue>
</operation>

<operation id="405" st_id="23" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="32" op_4_bw="0">
<![CDATA[
.split:944 %call_ln13791 = call void @D_drain_IO_L1_out_wrapper_0_0_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_0_1_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_0_0_x0, i32 %fifo_D_drain_PE_0_0_x0

]]></Node>
<StgValue><ssdm name="call_ln13791"/></StgValue>
</operation>

<operation id="406" st_id="23" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="32" op_4_bw="0">
<![CDATA[
.split:947 %call_ln13820 = call void @D_drain_IO_L1_out_wrapper_1_1_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_1_2_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_1_1_x0, i32 %fifo_D_drain_PE_1_1_x0

]]></Node>
<StgValue><ssdm name="call_ln13820"/></StgValue>
</operation>

<operation id="407" st_id="23" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="32" op_4_bw="0">
<![CDATA[
.split:950 %call_ln13849 = call void @D_drain_IO_L1_out_wrapper_2_2_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_2_3_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_2_2_x0, i32 %fifo_D_drain_PE_2_2_x0

]]></Node>
<StgValue><ssdm name="call_ln13849"/></StgValue>
</operation>

<operation id="408" st_id="23" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:953 %call_ln13879 = call void @D_drain_IO_L1_out_boundary_wrapper_3_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_3_3_x0, i32 %fifo_D_drain_PE_3_3_x0

]]></Node>
<StgValue><ssdm name="call_ln13879"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="409" st_id="24" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32" op_4_bw="32" op_5_bw="256" op_6_bw="256" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.split:896 %call_ln13252 = call void @PE_wrapper_0_7_x0, i256 %fifo_A_PE_0_7_x0, i256 %fifo_A_PE_0_8_x0, i32 %fifo_B_PE_0_7_x0, i32 %fifo_B_PE_1_7_x0, i256 %fifo_C_PE_0_7_x0, i256 %fifo_C_PE_1_7_x0, i32 %fifo_D_drain_PE_0_7_x0

]]></Node>
<StgValue><ssdm name="call_ln13252"/></StgValue>
</operation>

<operation id="410" st_id="24" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32" op_4_bw="32" op_5_bw="256" op_6_bw="256" op_7_bw="32" op_8_bw="0" op_9_bw="0">
<![CDATA[
.split:903 %call_ln13350 = call void @PE_wrapper_1_6_x0, i256 %fifo_A_PE_1_6_x0, i256 %fifo_A_PE_1_7_x0, i32 %fifo_B_PE_1_6_x0, i32 %fifo_B_PE_2_6_x0, i256 %fifo_C_PE_1_6_x0, i256 %fifo_C_PE_2_6_x0, i32 %fifo_D_drain_PE_1_6_x0

]]></Node>
<StgValue><ssdm name="call_ln13350"/></StgValue>
</operation>

<operation id="411" st_id="24" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32" op_4_bw="32" op_5_bw="256" op_6_bw="256" op_7_bw="32" op_8_bw="0" op_9_bw="0">
<![CDATA[
.split:910 %call_ln13448 = call void @PE_wrapper_2_5_x0, i256 %fifo_A_PE_2_5_x0, i256 %fifo_A_PE_2_6_x0, i32 %fifo_B_PE_2_5_x0, i32 %fifo_B_PE_3_5_x0, i256 %fifo_C_PE_2_5_x0, i256 %fifo_C_PE_3_5_x0, i32 %fifo_D_drain_PE_2_5_x0

]]></Node>
<StgValue><ssdm name="call_ln13448"/></StgValue>
</operation>

<operation id="412" st_id="24" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32" op_4_bw="32" op_5_bw="256" op_6_bw="256" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.split:917 %call_ln13546 = call void @PE_wrapper_3_4_x0, i256 %fifo_A_PE_3_4_x0, i256 %fifo_A_PE_3_5_x0, i32 %fifo_B_PE_3_4_x0, i32 %fifo_B_PE_4_4_x0, i256 %fifo_C_PE_3_4_x0, i256 %fifo_C_PE_4_4_x0, i32 %fifo_D_drain_PE_3_4_x0

]]></Node>
<StgValue><ssdm name="call_ln13546"/></StgValue>
</operation>

<operation id="413" st_id="24" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split:928 %call_ln13658 = call void @B_PE_dummy_in_3_x0, i32 %fifo_B_PE_4_3_x0

]]></Node>
<StgValue><ssdm name="call_ln13658"/></StgValue>
</operation>

<operation id="414" st_id="24" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0">
<![CDATA[
.split:936 %call_ln13722 = call void @C_PE_dummy_in_3_x0, i256 %fifo_C_PE_4_3_x0

]]></Node>
<StgValue><ssdm name="call_ln13722"/></StgValue>
</operation>

<operation id="415" st_id="24" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="32" op_4_bw="0">
<![CDATA[
.split:944 %call_ln13791 = call void @D_drain_IO_L1_out_wrapper_0_0_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_0_1_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_0_0_x0, i32 %fifo_D_drain_PE_0_0_x0

]]></Node>
<StgValue><ssdm name="call_ln13791"/></StgValue>
</operation>

<operation id="416" st_id="24" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="32" op_4_bw="0">
<![CDATA[
.split:947 %call_ln13820 = call void @D_drain_IO_L1_out_wrapper_1_1_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_1_2_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_1_1_x0, i32 %fifo_D_drain_PE_1_1_x0

]]></Node>
<StgValue><ssdm name="call_ln13820"/></StgValue>
</operation>

<operation id="417" st_id="24" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="32" op_4_bw="0">
<![CDATA[
.split:950 %call_ln13849 = call void @D_drain_IO_L1_out_wrapper_2_2_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_2_3_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_2_2_x0, i32 %fifo_D_drain_PE_2_2_x0

]]></Node>
<StgValue><ssdm name="call_ln13849"/></StgValue>
</operation>

<operation id="418" st_id="24" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:953 %call_ln13879 = call void @D_drain_IO_L1_out_boundary_wrapper_3_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_3_3_x0, i32 %fifo_D_drain_PE_3_3_x0

]]></Node>
<StgValue><ssdm name="call_ln13879"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="419" st_id="25" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32" op_4_bw="32" op_5_bw="256" op_6_bw="256" op_7_bw="32" op_8_bw="0" op_9_bw="0">
<![CDATA[
.split:904 %call_ln13364 = call void @PE_wrapper_1_7_x0, i256 %fifo_A_PE_1_7_x0, i256 %fifo_A_PE_1_8_x0, i32 %fifo_B_PE_1_7_x0, i32 %fifo_B_PE_2_7_x0, i256 %fifo_C_PE_1_7_x0, i256 %fifo_C_PE_2_7_x0, i32 %fifo_D_drain_PE_1_7_x0

]]></Node>
<StgValue><ssdm name="call_ln13364"/></StgValue>
</operation>

<operation id="420" st_id="25" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32" op_4_bw="32" op_5_bw="256" op_6_bw="256" op_7_bw="32" op_8_bw="0" op_9_bw="0">
<![CDATA[
.split:911 %call_ln13462 = call void @PE_wrapper_2_6_x0, i256 %fifo_A_PE_2_6_x0, i256 %fifo_A_PE_2_7_x0, i32 %fifo_B_PE_2_6_x0, i32 %fifo_B_PE_3_6_x0, i256 %fifo_C_PE_2_6_x0, i256 %fifo_C_PE_3_6_x0, i32 %fifo_D_drain_PE_2_6_x0

]]></Node>
<StgValue><ssdm name="call_ln13462"/></StgValue>
</operation>

<operation id="421" st_id="25" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32" op_4_bw="32" op_5_bw="256" op_6_bw="256" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.split:918 %call_ln13560 = call void @PE_wrapper_3_5_x0, i256 %fifo_A_PE_3_5_x0, i256 %fifo_A_PE_3_6_x0, i32 %fifo_B_PE_3_5_x0, i32 %fifo_B_PE_4_5_x0, i256 %fifo_C_PE_3_5_x0, i256 %fifo_C_PE_4_5_x0, i32 %fifo_D_drain_PE_3_5_x0

]]></Node>
<StgValue><ssdm name="call_ln13560"/></StgValue>
</operation>

<operation id="422" st_id="25" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0">
<![CDATA[
.split:921 %call_ln13602 = call void @A_PE_dummy_in_0_x0, i256 %fifo_A_PE_0_8_x0

]]></Node>
<StgValue><ssdm name="call_ln13602"/></StgValue>
</operation>

<operation id="423" st_id="25" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split:929 %call_ln13666 = call void @B_PE_dummy_in_4_x0, i32 %fifo_B_PE_4_4_x0

]]></Node>
<StgValue><ssdm name="call_ln13666"/></StgValue>
</operation>

<operation id="424" st_id="25" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0">
<![CDATA[
.split:937 %call_ln13730 = call void @C_PE_dummy_in_4_x0, i256 %fifo_C_PE_4_4_x0

]]></Node>
<StgValue><ssdm name="call_ln13730"/></StgValue>
</operation>

<operation id="425" st_id="25" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="32" op_4_bw="0">
<![CDATA[
.split:948 %call_ln13830 = call void @D_drain_IO_L1_out_wrapper_1_0_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_1_1_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_1_0_x0, i32 %fifo_D_drain_PE_0_1_x0

]]></Node>
<StgValue><ssdm name="call_ln13830"/></StgValue>
</operation>

<operation id="426" st_id="25" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="32" op_4_bw="0">
<![CDATA[
.split:951 %call_ln13859 = call void @D_drain_IO_L1_out_wrapper_2_1_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_2_2_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_2_1_x0, i32 %fifo_D_drain_PE_1_2_x0

]]></Node>
<StgValue><ssdm name="call_ln13859"/></StgValue>
</operation>

<operation id="427" st_id="25" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="32" op_4_bw="0">
<![CDATA[
.split:954 %call_ln13888 = call void @D_drain_IO_L1_out_wrapper_3_2_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_3_3_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_3_2_x0, i32 %fifo_D_drain_PE_2_3_x0

]]></Node>
<StgValue><ssdm name="call_ln13888"/></StgValue>
</operation>

<operation id="428" st_id="25" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:957 %call_ln13918 = call void @D_drain_IO_L1_out_boundary_wrapper_4_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_4_3_x0, i32 %fifo_D_drain_PE_3_4_x0

]]></Node>
<StgValue><ssdm name="call_ln13918"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="429" st_id="26" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32" op_4_bw="32" op_5_bw="256" op_6_bw="256" op_7_bw="32" op_8_bw="0" op_9_bw="0">
<![CDATA[
.split:904 %call_ln13364 = call void @PE_wrapper_1_7_x0, i256 %fifo_A_PE_1_7_x0, i256 %fifo_A_PE_1_8_x0, i32 %fifo_B_PE_1_7_x0, i32 %fifo_B_PE_2_7_x0, i256 %fifo_C_PE_1_7_x0, i256 %fifo_C_PE_2_7_x0, i32 %fifo_D_drain_PE_1_7_x0

]]></Node>
<StgValue><ssdm name="call_ln13364"/></StgValue>
</operation>

<operation id="430" st_id="26" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32" op_4_bw="32" op_5_bw="256" op_6_bw="256" op_7_bw="32" op_8_bw="0" op_9_bw="0">
<![CDATA[
.split:911 %call_ln13462 = call void @PE_wrapper_2_6_x0, i256 %fifo_A_PE_2_6_x0, i256 %fifo_A_PE_2_7_x0, i32 %fifo_B_PE_2_6_x0, i32 %fifo_B_PE_3_6_x0, i256 %fifo_C_PE_2_6_x0, i256 %fifo_C_PE_3_6_x0, i32 %fifo_D_drain_PE_2_6_x0

]]></Node>
<StgValue><ssdm name="call_ln13462"/></StgValue>
</operation>

<operation id="431" st_id="26" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32" op_4_bw="32" op_5_bw="256" op_6_bw="256" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.split:918 %call_ln13560 = call void @PE_wrapper_3_5_x0, i256 %fifo_A_PE_3_5_x0, i256 %fifo_A_PE_3_6_x0, i32 %fifo_B_PE_3_5_x0, i32 %fifo_B_PE_4_5_x0, i256 %fifo_C_PE_3_5_x0, i256 %fifo_C_PE_4_5_x0, i32 %fifo_D_drain_PE_3_5_x0

]]></Node>
<StgValue><ssdm name="call_ln13560"/></StgValue>
</operation>

<operation id="432" st_id="26" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0">
<![CDATA[
.split:921 %call_ln13602 = call void @A_PE_dummy_in_0_x0, i256 %fifo_A_PE_0_8_x0

]]></Node>
<StgValue><ssdm name="call_ln13602"/></StgValue>
</operation>

<operation id="433" st_id="26" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split:929 %call_ln13666 = call void @B_PE_dummy_in_4_x0, i32 %fifo_B_PE_4_4_x0

]]></Node>
<StgValue><ssdm name="call_ln13666"/></StgValue>
</operation>

<operation id="434" st_id="26" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0">
<![CDATA[
.split:937 %call_ln13730 = call void @C_PE_dummy_in_4_x0, i256 %fifo_C_PE_4_4_x0

]]></Node>
<StgValue><ssdm name="call_ln13730"/></StgValue>
</operation>

<operation id="435" st_id="26" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="32" op_4_bw="0">
<![CDATA[
.split:948 %call_ln13830 = call void @D_drain_IO_L1_out_wrapper_1_0_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_1_1_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_1_0_x0, i32 %fifo_D_drain_PE_0_1_x0

]]></Node>
<StgValue><ssdm name="call_ln13830"/></StgValue>
</operation>

<operation id="436" st_id="26" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="32" op_4_bw="0">
<![CDATA[
.split:951 %call_ln13859 = call void @D_drain_IO_L1_out_wrapper_2_1_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_2_2_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_2_1_x0, i32 %fifo_D_drain_PE_1_2_x0

]]></Node>
<StgValue><ssdm name="call_ln13859"/></StgValue>
</operation>

<operation id="437" st_id="26" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="32" op_4_bw="0">
<![CDATA[
.split:954 %call_ln13888 = call void @D_drain_IO_L1_out_wrapper_3_2_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_3_3_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_3_2_x0, i32 %fifo_D_drain_PE_2_3_x0

]]></Node>
<StgValue><ssdm name="call_ln13888"/></StgValue>
</operation>

<operation id="438" st_id="26" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:957 %call_ln13918 = call void @D_drain_IO_L1_out_boundary_wrapper_4_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_4_3_x0, i32 %fifo_D_drain_PE_3_4_x0

]]></Node>
<StgValue><ssdm name="call_ln13918"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="439" st_id="27" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32" op_4_bw="32" op_5_bw="256" op_6_bw="256" op_7_bw="32" op_8_bw="0" op_9_bw="0">
<![CDATA[
.split:912 %call_ln13476 = call void @PE_wrapper_2_7_x0, i256 %fifo_A_PE_2_7_x0, i256 %fifo_A_PE_2_8_x0, i32 %fifo_B_PE_2_7_x0, i32 %fifo_B_PE_3_7_x0, i256 %fifo_C_PE_2_7_x0, i256 %fifo_C_PE_3_7_x0, i32 %fifo_D_drain_PE_2_7_x0

]]></Node>
<StgValue><ssdm name="call_ln13476"/></StgValue>
</operation>

<operation id="440" st_id="27" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32" op_4_bw="32" op_5_bw="256" op_6_bw="256" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.split:919 %call_ln13574 = call void @PE_wrapper_3_6_x0, i256 %fifo_A_PE_3_6_x0, i256 %fifo_A_PE_3_7_x0, i32 %fifo_B_PE_3_6_x0, i32 %fifo_B_PE_4_6_x0, i256 %fifo_C_PE_3_6_x0, i256 %fifo_C_PE_4_6_x0, i32 %fifo_D_drain_PE_3_6_x0

]]></Node>
<StgValue><ssdm name="call_ln13574"/></StgValue>
</operation>

<operation id="441" st_id="27" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0">
<![CDATA[
.split:922 %call_ln13610 = call void @A_PE_dummy_in_1_x0, i256 %fifo_A_PE_1_8_x0

]]></Node>
<StgValue><ssdm name="call_ln13610"/></StgValue>
</operation>

<operation id="442" st_id="27" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split:930 %call_ln13674 = call void @B_PE_dummy_in_5_x0, i32 %fifo_B_PE_4_5_x0

]]></Node>
<StgValue><ssdm name="call_ln13674"/></StgValue>
</operation>

<operation id="443" st_id="27" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0">
<![CDATA[
.split:938 %call_ln13738 = call void @C_PE_dummy_in_5_x0, i256 %fifo_C_PE_4_5_x0

]]></Node>
<StgValue><ssdm name="call_ln13738"/></StgValue>
</operation>

<operation id="444" st_id="27" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="32" op_4_bw="0">
<![CDATA[
.split:952 %call_ln13869 = call void @D_drain_IO_L1_out_wrapper_2_0_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_2_1_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_2_0_x0, i32 %fifo_D_drain_PE_0_2_x0

]]></Node>
<StgValue><ssdm name="call_ln13869"/></StgValue>
</operation>

<operation id="445" st_id="27" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="32" op_4_bw="0">
<![CDATA[
.split:955 %call_ln13898 = call void @D_drain_IO_L1_out_wrapper_3_1_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_3_2_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_3_1_x0, i32 %fifo_D_drain_PE_1_3_x0

]]></Node>
<StgValue><ssdm name="call_ln13898"/></StgValue>
</operation>

<operation id="446" st_id="27" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="32" op_4_bw="0">
<![CDATA[
.split:958 %call_ln13927 = call void @D_drain_IO_L1_out_wrapper_4_2_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_4_3_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_4_2_x0, i32 %fifo_D_drain_PE_2_4_x0

]]></Node>
<StgValue><ssdm name="call_ln13927"/></StgValue>
</operation>

<operation id="447" st_id="27" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:961 %call_ln13957 = call void @D_drain_IO_L1_out_boundary_wrapper_5_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_5_3_x0, i32 %fifo_D_drain_PE_3_5_x0

]]></Node>
<StgValue><ssdm name="call_ln13957"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="448" st_id="28" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32" op_4_bw="32" op_5_bw="256" op_6_bw="256" op_7_bw="32" op_8_bw="0" op_9_bw="0">
<![CDATA[
.split:912 %call_ln13476 = call void @PE_wrapper_2_7_x0, i256 %fifo_A_PE_2_7_x0, i256 %fifo_A_PE_2_8_x0, i32 %fifo_B_PE_2_7_x0, i32 %fifo_B_PE_3_7_x0, i256 %fifo_C_PE_2_7_x0, i256 %fifo_C_PE_3_7_x0, i32 %fifo_D_drain_PE_2_7_x0

]]></Node>
<StgValue><ssdm name="call_ln13476"/></StgValue>
</operation>

<operation id="449" st_id="28" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32" op_4_bw="32" op_5_bw="256" op_6_bw="256" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.split:919 %call_ln13574 = call void @PE_wrapper_3_6_x0, i256 %fifo_A_PE_3_6_x0, i256 %fifo_A_PE_3_7_x0, i32 %fifo_B_PE_3_6_x0, i32 %fifo_B_PE_4_6_x0, i256 %fifo_C_PE_3_6_x0, i256 %fifo_C_PE_4_6_x0, i32 %fifo_D_drain_PE_3_6_x0

]]></Node>
<StgValue><ssdm name="call_ln13574"/></StgValue>
</operation>

<operation id="450" st_id="28" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0">
<![CDATA[
.split:922 %call_ln13610 = call void @A_PE_dummy_in_1_x0, i256 %fifo_A_PE_1_8_x0

]]></Node>
<StgValue><ssdm name="call_ln13610"/></StgValue>
</operation>

<operation id="451" st_id="28" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split:930 %call_ln13674 = call void @B_PE_dummy_in_5_x0, i32 %fifo_B_PE_4_5_x0

]]></Node>
<StgValue><ssdm name="call_ln13674"/></StgValue>
</operation>

<operation id="452" st_id="28" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0">
<![CDATA[
.split:938 %call_ln13738 = call void @C_PE_dummy_in_5_x0, i256 %fifo_C_PE_4_5_x0

]]></Node>
<StgValue><ssdm name="call_ln13738"/></StgValue>
</operation>

<operation id="453" st_id="28" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="32" op_4_bw="0">
<![CDATA[
.split:952 %call_ln13869 = call void @D_drain_IO_L1_out_wrapper_2_0_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_2_1_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_2_0_x0, i32 %fifo_D_drain_PE_0_2_x0

]]></Node>
<StgValue><ssdm name="call_ln13869"/></StgValue>
</operation>

<operation id="454" st_id="28" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="32" op_4_bw="0">
<![CDATA[
.split:955 %call_ln13898 = call void @D_drain_IO_L1_out_wrapper_3_1_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_3_2_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_3_1_x0, i32 %fifo_D_drain_PE_1_3_x0

]]></Node>
<StgValue><ssdm name="call_ln13898"/></StgValue>
</operation>

<operation id="455" st_id="28" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="32" op_4_bw="0">
<![CDATA[
.split:958 %call_ln13927 = call void @D_drain_IO_L1_out_wrapper_4_2_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_4_3_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_4_2_x0, i32 %fifo_D_drain_PE_2_4_x0

]]></Node>
<StgValue><ssdm name="call_ln13927"/></StgValue>
</operation>

<operation id="456" st_id="28" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:961 %call_ln13957 = call void @D_drain_IO_L1_out_boundary_wrapper_5_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_5_3_x0, i32 %fifo_D_drain_PE_3_5_x0

]]></Node>
<StgValue><ssdm name="call_ln13957"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="457" st_id="29" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32" op_4_bw="32" op_5_bw="256" op_6_bw="256" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.split:920 %call_ln13588 = call void @PE_wrapper_3_7_x0, i256 %fifo_A_PE_3_7_x0, i256 %fifo_A_PE_3_8_x0, i32 %fifo_B_PE_3_7_x0, i32 %fifo_B_PE_4_7_x0, i256 %fifo_C_PE_3_7_x0, i256 %fifo_C_PE_4_7_x0, i32 %fifo_D_drain_PE_3_7_x0

]]></Node>
<StgValue><ssdm name="call_ln13588"/></StgValue>
</operation>

<operation id="458" st_id="29" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0">
<![CDATA[
.split:923 %call_ln13618 = call void @A_PE_dummy_in_2_x0, i256 %fifo_A_PE_2_8_x0

]]></Node>
<StgValue><ssdm name="call_ln13618"/></StgValue>
</operation>

<operation id="459" st_id="29" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split:931 %call_ln13682 = call void @B_PE_dummy_in_6_x0, i32 %fifo_B_PE_4_6_x0

]]></Node>
<StgValue><ssdm name="call_ln13682"/></StgValue>
</operation>

<operation id="460" st_id="29" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0">
<![CDATA[
.split:939 %call_ln13746 = call void @C_PE_dummy_in_6_x0, i256 %fifo_C_PE_4_6_x0

]]></Node>
<StgValue><ssdm name="call_ln13746"/></StgValue>
</operation>

<operation id="461" st_id="29" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="32" op_4_bw="0">
<![CDATA[
.split:956 %call_ln13908 = call void @D_drain_IO_L1_out_wrapper_3_0_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_3_1_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_3_0_x0, i32 %fifo_D_drain_PE_0_3_x0

]]></Node>
<StgValue><ssdm name="call_ln13908"/></StgValue>
</operation>

<operation id="462" st_id="29" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="32" op_4_bw="0">
<![CDATA[
.split:959 %call_ln13937 = call void @D_drain_IO_L1_out_wrapper_4_1_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_4_2_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_4_1_x0, i32 %fifo_D_drain_PE_1_4_x0

]]></Node>
<StgValue><ssdm name="call_ln13937"/></StgValue>
</operation>

<operation id="463" st_id="29" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="32" op_4_bw="0">
<![CDATA[
.split:962 %call_ln13966 = call void @D_drain_IO_L1_out_wrapper_5_2_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_5_3_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_5_2_x0, i32 %fifo_D_drain_PE_2_5_x0

]]></Node>
<StgValue><ssdm name="call_ln13966"/></StgValue>
</operation>

<operation id="464" st_id="29" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:965 %call_ln13996 = call void @D_drain_IO_L1_out_boundary_wrapper_6_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_6_3_x0, i32 %fifo_D_drain_PE_3_6_x0

]]></Node>
<StgValue><ssdm name="call_ln13996"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="465" st_id="30" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32" op_4_bw="32" op_5_bw="256" op_6_bw="256" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.split:920 %call_ln13588 = call void @PE_wrapper_3_7_x0, i256 %fifo_A_PE_3_7_x0, i256 %fifo_A_PE_3_8_x0, i32 %fifo_B_PE_3_7_x0, i32 %fifo_B_PE_4_7_x0, i256 %fifo_C_PE_3_7_x0, i256 %fifo_C_PE_4_7_x0, i32 %fifo_D_drain_PE_3_7_x0

]]></Node>
<StgValue><ssdm name="call_ln13588"/></StgValue>
</operation>

<operation id="466" st_id="30" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0">
<![CDATA[
.split:923 %call_ln13618 = call void @A_PE_dummy_in_2_x0, i256 %fifo_A_PE_2_8_x0

]]></Node>
<StgValue><ssdm name="call_ln13618"/></StgValue>
</operation>

<operation id="467" st_id="30" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split:931 %call_ln13682 = call void @B_PE_dummy_in_6_x0, i32 %fifo_B_PE_4_6_x0

]]></Node>
<StgValue><ssdm name="call_ln13682"/></StgValue>
</operation>

<operation id="468" st_id="30" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0">
<![CDATA[
.split:939 %call_ln13746 = call void @C_PE_dummy_in_6_x0, i256 %fifo_C_PE_4_6_x0

]]></Node>
<StgValue><ssdm name="call_ln13746"/></StgValue>
</operation>

<operation id="469" st_id="30" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="32" op_4_bw="0">
<![CDATA[
.split:956 %call_ln13908 = call void @D_drain_IO_L1_out_wrapper_3_0_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_3_1_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_3_0_x0, i32 %fifo_D_drain_PE_0_3_x0

]]></Node>
<StgValue><ssdm name="call_ln13908"/></StgValue>
</operation>

<operation id="470" st_id="30" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="32" op_4_bw="0">
<![CDATA[
.split:959 %call_ln13937 = call void @D_drain_IO_L1_out_wrapper_4_1_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_4_2_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_4_1_x0, i32 %fifo_D_drain_PE_1_4_x0

]]></Node>
<StgValue><ssdm name="call_ln13937"/></StgValue>
</operation>

<operation id="471" st_id="30" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="32" op_4_bw="0">
<![CDATA[
.split:962 %call_ln13966 = call void @D_drain_IO_L1_out_wrapper_5_2_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_5_3_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_5_2_x0, i32 %fifo_D_drain_PE_2_5_x0

]]></Node>
<StgValue><ssdm name="call_ln13966"/></StgValue>
</operation>

<operation id="472" st_id="30" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:965 %call_ln13996 = call void @D_drain_IO_L1_out_boundary_wrapper_6_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_6_3_x0, i32 %fifo_D_drain_PE_3_6_x0

]]></Node>
<StgValue><ssdm name="call_ln13996"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="473" st_id="31" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:924 %call_ln13626 = call void @A_PE_dummy_in_3_x0, i256 %fifo_A_PE_3_8_x0

]]></Node>
<StgValue><ssdm name="call_ln13626"/></StgValue>
</operation>

<operation id="474" st_id="31" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split:932 %call_ln13690 = call void @B_PE_dummy_in_7_x0, i32 %fifo_B_PE_4_7_x0

]]></Node>
<StgValue><ssdm name="call_ln13690"/></StgValue>
</operation>

<operation id="475" st_id="31" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0">
<![CDATA[
.split:940 %call_ln13754 = call void @C_PE_dummy_in_7_x0, i256 %fifo_C_PE_4_7_x0

]]></Node>
<StgValue><ssdm name="call_ln13754"/></StgValue>
</operation>

<operation id="476" st_id="31" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="32" op_4_bw="0">
<![CDATA[
.split:960 %call_ln13947 = call void @D_drain_IO_L1_out_wrapper_4_0_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_4_1_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_4_0_x0, i32 %fifo_D_drain_PE_0_4_x0

]]></Node>
<StgValue><ssdm name="call_ln13947"/></StgValue>
</operation>

<operation id="477" st_id="31" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="32" op_4_bw="0">
<![CDATA[
.split:963 %call_ln13976 = call void @D_drain_IO_L1_out_wrapper_5_1_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_5_2_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_5_1_x0, i32 %fifo_D_drain_PE_1_5_x0

]]></Node>
<StgValue><ssdm name="call_ln13976"/></StgValue>
</operation>

<operation id="478" st_id="31" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="32" op_4_bw="0">
<![CDATA[
.split:966 %call_ln14005 = call void @D_drain_IO_L1_out_wrapper_6_2_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_6_3_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_6_2_x0, i32 %fifo_D_drain_PE_2_6_x0

]]></Node>
<StgValue><ssdm name="call_ln14005"/></StgValue>
</operation>

<operation id="479" st_id="31" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:969 %call_ln14035 = call void @D_drain_IO_L1_out_boundary_wrapper_7_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_7_3_x0, i32 %fifo_D_drain_PE_3_7_x0

]]></Node>
<StgValue><ssdm name="call_ln14035"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="480" st_id="32" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:924 %call_ln13626 = call void @A_PE_dummy_in_3_x0, i256 %fifo_A_PE_3_8_x0

]]></Node>
<StgValue><ssdm name="call_ln13626"/></StgValue>
</operation>

<operation id="481" st_id="32" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split:932 %call_ln13690 = call void @B_PE_dummy_in_7_x0, i32 %fifo_B_PE_4_7_x0

]]></Node>
<StgValue><ssdm name="call_ln13690"/></StgValue>
</operation>

<operation id="482" st_id="32" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0">
<![CDATA[
.split:940 %call_ln13754 = call void @C_PE_dummy_in_7_x0, i256 %fifo_C_PE_4_7_x0

]]></Node>
<StgValue><ssdm name="call_ln13754"/></StgValue>
</operation>

<operation id="483" st_id="32" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="32" op_4_bw="0">
<![CDATA[
.split:960 %call_ln13947 = call void @D_drain_IO_L1_out_wrapper_4_0_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_4_1_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_4_0_x0, i32 %fifo_D_drain_PE_0_4_x0

]]></Node>
<StgValue><ssdm name="call_ln13947"/></StgValue>
</operation>

<operation id="484" st_id="32" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="32" op_4_bw="0">
<![CDATA[
.split:963 %call_ln13976 = call void @D_drain_IO_L1_out_wrapper_5_1_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_5_2_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_5_1_x0, i32 %fifo_D_drain_PE_1_5_x0

]]></Node>
<StgValue><ssdm name="call_ln13976"/></StgValue>
</operation>

<operation id="485" st_id="32" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="32" op_4_bw="0">
<![CDATA[
.split:966 %call_ln14005 = call void @D_drain_IO_L1_out_wrapper_6_2_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_6_3_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_6_2_x0, i32 %fifo_D_drain_PE_2_6_x0

]]></Node>
<StgValue><ssdm name="call_ln14005"/></StgValue>
</operation>

<operation id="486" st_id="32" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:969 %call_ln14035 = call void @D_drain_IO_L1_out_boundary_wrapper_7_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_7_3_x0, i32 %fifo_D_drain_PE_3_7_x0

]]></Node>
<StgValue><ssdm name="call_ln14035"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="487" st_id="33" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="32" op_4_bw="0">
<![CDATA[
.split:964 %call_ln13986 = call void @D_drain_IO_L1_out_wrapper_5_0_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_5_1_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_5_0_x0, i32 %fifo_D_drain_PE_0_5_x0

]]></Node>
<StgValue><ssdm name="call_ln13986"/></StgValue>
</operation>

<operation id="488" st_id="33" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="32" op_4_bw="0">
<![CDATA[
.split:967 %call_ln14015 = call void @D_drain_IO_L1_out_wrapper_6_1_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_6_2_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_6_1_x0, i32 %fifo_D_drain_PE_1_6_x0

]]></Node>
<StgValue><ssdm name="call_ln14015"/></StgValue>
</operation>

<operation id="489" st_id="33" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="32" op_4_bw="0">
<![CDATA[
.split:970 %call_ln14044 = call void @D_drain_IO_L1_out_wrapper_7_2_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_7_3_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_7_2_x0, i32 %fifo_D_drain_PE_2_7_x0

]]></Node>
<StgValue><ssdm name="call_ln14044"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="490" st_id="34" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="32" op_4_bw="0">
<![CDATA[
.split:964 %call_ln13986 = call void @D_drain_IO_L1_out_wrapper_5_0_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_5_1_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_5_0_x0, i32 %fifo_D_drain_PE_0_5_x0

]]></Node>
<StgValue><ssdm name="call_ln13986"/></StgValue>
</operation>

<operation id="491" st_id="34" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="32" op_4_bw="0">
<![CDATA[
.split:967 %call_ln14015 = call void @D_drain_IO_L1_out_wrapper_6_1_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_6_2_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_6_1_x0, i32 %fifo_D_drain_PE_1_6_x0

]]></Node>
<StgValue><ssdm name="call_ln14015"/></StgValue>
</operation>

<operation id="492" st_id="34" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="32" op_4_bw="0">
<![CDATA[
.split:970 %call_ln14044 = call void @D_drain_IO_L1_out_wrapper_7_2_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_7_3_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_7_2_x0, i32 %fifo_D_drain_PE_2_7_x0

]]></Node>
<StgValue><ssdm name="call_ln14044"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="493" st_id="35" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="32" op_4_bw="0">
<![CDATA[
.split:968 %call_ln14025 = call void @D_drain_IO_L1_out_wrapper_6_0_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_6_1_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_6_0_x0, i32 %fifo_D_drain_PE_0_6_x0

]]></Node>
<StgValue><ssdm name="call_ln14025"/></StgValue>
</operation>

<operation id="494" st_id="35" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="32" op_4_bw="0">
<![CDATA[
.split:971 %call_ln14054 = call void @D_drain_IO_L1_out_wrapper_7_1_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_7_2_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_7_1_x0, i32 %fifo_D_drain_PE_1_7_x0

]]></Node>
<StgValue><ssdm name="call_ln14054"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="495" st_id="36" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="32" op_4_bw="0">
<![CDATA[
.split:968 %call_ln14025 = call void @D_drain_IO_L1_out_wrapper_6_0_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_6_1_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_6_0_x0, i32 %fifo_D_drain_PE_0_6_x0

]]></Node>
<StgValue><ssdm name="call_ln14025"/></StgValue>
</operation>

<operation id="496" st_id="36" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="32" op_4_bw="0">
<![CDATA[
.split:971 %call_ln14054 = call void @D_drain_IO_L1_out_wrapper_7_1_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_7_2_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_7_1_x0, i32 %fifo_D_drain_PE_1_7_x0

]]></Node>
<StgValue><ssdm name="call_ln14054"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="497" st_id="37" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="32" op_4_bw="0">
<![CDATA[
.split:972 %call_ln14064 = call void @D_drain_IO_L1_out_wrapper_7_0_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_7_1_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_7_0_x0, i32 %fifo_D_drain_PE_0_7_x0

]]></Node>
<StgValue><ssdm name="call_ln14064"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="498" st_id="38" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="32" op_4_bw="0">
<![CDATA[
.split:972 %call_ln14064 = call void @D_drain_IO_L1_out_wrapper_7_0_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_7_1_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_7_0_x0, i32 %fifo_D_drain_PE_0_7_x0

]]></Node>
<StgValue><ssdm name="call_ln14064"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="499" st_id="39" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="0">
<![CDATA[
.split:973 %call_ln14074 = call void @D_drain_IO_L2_out_boundary_x0, i128 %fifo_D_drain_D_drain_IO_L2_out_7_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_7_0_x0

]]></Node>
<StgValue><ssdm name="call_ln14074"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="500" st_id="40" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="0">
<![CDATA[
.split:973 %call_ln14074 = call void @D_drain_IO_L2_out_boundary_x0, i128 %fifo_D_drain_D_drain_IO_L2_out_7_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_7_0_x0

]]></Node>
<StgValue><ssdm name="call_ln14074"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="501" st_id="41" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="128" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split:974 %call_ln14082 = call void @D_drain_IO_L2_out_6_x0, i128 %fifo_D_drain_D_drain_IO_L2_out_7_x0, i128 %fifo_D_drain_D_drain_IO_L2_out_6_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_6_0_x0

]]></Node>
<StgValue><ssdm name="call_ln14082"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="502" st_id="42" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="128" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split:974 %call_ln14082 = call void @D_drain_IO_L2_out_6_x0, i128 %fifo_D_drain_D_drain_IO_L2_out_7_x0, i128 %fifo_D_drain_D_drain_IO_L2_out_6_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_6_0_x0

]]></Node>
<StgValue><ssdm name="call_ln14082"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="503" st_id="43" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="128" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split:975 %call_ln14091 = call void @D_drain_IO_L2_out_5_x0, i128 %fifo_D_drain_D_drain_IO_L2_out_6_x0, i128 %fifo_D_drain_D_drain_IO_L2_out_5_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_5_0_x0

]]></Node>
<StgValue><ssdm name="call_ln14091"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="504" st_id="44" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="128" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split:975 %call_ln14091 = call void @D_drain_IO_L2_out_5_x0, i128 %fifo_D_drain_D_drain_IO_L2_out_6_x0, i128 %fifo_D_drain_D_drain_IO_L2_out_5_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_5_0_x0

]]></Node>
<StgValue><ssdm name="call_ln14091"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="505" st_id="45" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="128" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split:976 %call_ln14100 = call void @D_drain_IO_L2_out_4_x0, i128 %fifo_D_drain_D_drain_IO_L2_out_5_x0, i128 %fifo_D_drain_D_drain_IO_L2_out_4_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_4_0_x0

]]></Node>
<StgValue><ssdm name="call_ln14100"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="506" st_id="46" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="128" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split:976 %call_ln14100 = call void @D_drain_IO_L2_out_4_x0, i128 %fifo_D_drain_D_drain_IO_L2_out_5_x0, i128 %fifo_D_drain_D_drain_IO_L2_out_4_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_4_0_x0

]]></Node>
<StgValue><ssdm name="call_ln14100"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="507" st_id="47" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="128" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split:977 %call_ln14109 = call void @D_drain_IO_L2_out_3_x0, i128 %fifo_D_drain_D_drain_IO_L2_out_4_x0, i128 %fifo_D_drain_D_drain_IO_L2_out_3_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_3_0_x0

]]></Node>
<StgValue><ssdm name="call_ln14109"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="508" st_id="48" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="128" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split:977 %call_ln14109 = call void @D_drain_IO_L2_out_3_x0, i128 %fifo_D_drain_D_drain_IO_L2_out_4_x0, i128 %fifo_D_drain_D_drain_IO_L2_out_3_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_3_0_x0

]]></Node>
<StgValue><ssdm name="call_ln14109"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="509" st_id="49" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="128" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split:978 %call_ln14118 = call void @D_drain_IO_L2_out_2_x0, i128 %fifo_D_drain_D_drain_IO_L2_out_3_x0, i128 %fifo_D_drain_D_drain_IO_L2_out_2_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_2_0_x0

]]></Node>
<StgValue><ssdm name="call_ln14118"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="510" st_id="50" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="128" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split:978 %call_ln14118 = call void @D_drain_IO_L2_out_2_x0, i128 %fifo_D_drain_D_drain_IO_L2_out_3_x0, i128 %fifo_D_drain_D_drain_IO_L2_out_2_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_2_0_x0

]]></Node>
<StgValue><ssdm name="call_ln14118"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="511" st_id="51" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="128" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split:979 %call_ln14127 = call void @D_drain_IO_L2_out_1_x0, i128 %fifo_D_drain_D_drain_IO_L2_out_2_x0, i128 %fifo_D_drain_D_drain_IO_L2_out_1_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_1_0_x0

]]></Node>
<StgValue><ssdm name="call_ln14127"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="512" st_id="52" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="128" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split:979 %call_ln14127 = call void @D_drain_IO_L2_out_1_x0, i128 %fifo_D_drain_D_drain_IO_L2_out_2_x0, i128 %fifo_D_drain_D_drain_IO_L2_out_1_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_1_0_x0

]]></Node>
<StgValue><ssdm name="call_ln14127"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="513" st_id="53" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="128" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split:980 %call_ln14136 = call void @D_drain_IO_L2_out_0_x0, i128 %fifo_D_drain_D_drain_IO_L2_out_1_x0, i128 %fifo_D_drain_D_drain_IO_L2_out_0_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_0_0_x0

]]></Node>
<StgValue><ssdm name="call_ln14136"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="514" st_id="54" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="128" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split:980 %call_ln14136 = call void @D_drain_IO_L2_out_0_x0, i128 %fifo_D_drain_D_drain_IO_L2_out_1_x0, i128 %fifo_D_drain_D_drain_IO_L2_out_0_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_0_0_x0

]]></Node>
<StgValue><ssdm name="call_ln14136"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="515" st_id="55" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="0">
<![CDATA[
.split:981 %call_ln14145 = call void @D_drain_IO_L3_out_x0, i128 %fifo_D_drain_D_drain_IO_L3_out_serialize_x0, i128 %fifo_D_drain_D_drain_IO_L2_out_0_x0

]]></Node>
<StgValue><ssdm name="call_ln14145"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="516" st_id="56" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="0">
<![CDATA[
.split:981 %call_ln14145 = call void @D_drain_IO_L3_out_x0, i128 %fifo_D_drain_D_drain_IO_L3_out_serialize_x0, i128 %fifo_D_drain_D_drain_IO_L2_out_0_x0

]]></Node>
<StgValue><ssdm name="call_ln14145"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="517" st_id="57" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="0">
<![CDATA[
.split:982 %call_ln14152 = call void @D_drain_IO_L3_out_serialize_x0, i128 %fifo_D_drain_D_drain_IO_L3_out_serialize_x0, i128 %D

]]></Node>
<StgValue><ssdm name="call_ln14152"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="518" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:6 %specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 1, void @empty_536

]]></Node>
<StgValue><ssdm name="specdataflowpipeline_ln0"/></StgValue>
</operation>

<operation id="519" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem_B, void @empty_1692, i32 0, i32 0, void @empty_536, i32 64, i32 0, void @empty_1246, void @empty_1684, void @empty_536, i32 16, i32 16, i32 16, i32 16, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="520" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem_A, void @empty_1692, i32 0, i32 0, void @empty_536, i32 64, i32 0, void @empty_1262, void @empty_1684, void @empty_536, i32 16, i32 16, i32 16, i32 16, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="521" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:10 %empty = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_A_IO_L3_in_serialize_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_A_IO_L3_in_serialize_x0, i512 %fifo_A_A_IO_L3_in_serialize_x0

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="522" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_A_IO_L3_in_serialize_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="523" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:13 %empty_1949 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_B_IO_L3_in_serialize_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_B_B_IO_L3_in_serialize_x0, i256 %fifo_B_B_IO_L3_in_serialize_x0

]]></Node>
<StgValue><ssdm name="empty_1949"/></StgValue>
</operation>

<operation id="524" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_B_B_IO_L3_in_serialize_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="525" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:16 %empty_1950 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_C_IO_L3_in_serialize_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_C_C_IO_L3_in_serialize_x0, i512 %fifo_C_C_IO_L3_in_serialize_x0

]]></Node>
<StgValue><ssdm name="empty_1950"/></StgValue>
</operation>

<operation id="526" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_C_C_IO_L3_in_serialize_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="527" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:19 %empty_1951 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_D_drain_D_drain_IO_L3_out_serialize_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_D_drain_D_drain_IO_L3_out_serialize_x0, i128 %fifo_D_drain_D_drain_IO_L3_out_serialize_x0

]]></Node>
<StgValue><ssdm name="empty_1951"/></StgValue>
</operation>

<operation id="528" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L3_out_serialize_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="529" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:22 %empty_1952 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_A_IO_L2_in_0_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_A_IO_L2_in_0_x0, i512 %fifo_A_A_IO_L2_in_0_x0

]]></Node>
<StgValue><ssdm name="empty_1952"/></StgValue>
</operation>

<operation id="530" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:23 %specmemcore_ln12273 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_A_IO_L2_in_0_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12273"/></StgValue>
</operation>

<operation id="531" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:24 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_A_IO_L2_in_0_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="532" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:26 %empty_1953 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_A_IO_L2_in_1_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_A_IO_L2_in_1_x0, i512 %fifo_A_A_IO_L2_in_1_x0

]]></Node>
<StgValue><ssdm name="empty_1953"/></StgValue>
</operation>

<operation id="533" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:27 %specmemcore_ln12276 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_A_IO_L2_in_1_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12276"/></StgValue>
</operation>

<operation id="534" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:28 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_A_IO_L2_in_1_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="535" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:30 %empty_1954 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_A_IO_L2_in_2_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_A_IO_L2_in_2_x0, i512 %fifo_A_A_IO_L2_in_2_x0

]]></Node>
<StgValue><ssdm name="empty_1954"/></StgValue>
</operation>

<operation id="536" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:31 %specmemcore_ln12279 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_A_IO_L2_in_2_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12279"/></StgValue>
</operation>

<operation id="537" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:32 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_A_IO_L2_in_2_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="538" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:34 %empty_1955 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_A_IO_L2_in_3_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_A_IO_L2_in_3_x0, i512 %fifo_A_A_IO_L2_in_3_x0

]]></Node>
<StgValue><ssdm name="empty_1955"/></StgValue>
</operation>

<operation id="539" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:35 %specmemcore_ln12282 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_A_IO_L2_in_3_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12282"/></StgValue>
</operation>

<operation id="540" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:36 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_A_IO_L2_in_3_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="541" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:38 %empty_1956 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_B_IO_L2_in_0_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_B_B_IO_L2_in_0_x0, i256 %fifo_B_B_IO_L2_in_0_x0

]]></Node>
<StgValue><ssdm name="empty_1956"/></StgValue>
</operation>

<operation id="542" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:39 %specmemcore_ln12288 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_B_B_IO_L2_in_0_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12288"/></StgValue>
</operation>

<operation id="543" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:40 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_B_B_IO_L2_in_0_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="544" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:42 %empty_1957 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_B_IO_L2_in_1_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_B_B_IO_L2_in_1_x0, i256 %fifo_B_B_IO_L2_in_1_x0

]]></Node>
<StgValue><ssdm name="empty_1957"/></StgValue>
</operation>

<operation id="545" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:43 %specmemcore_ln12291 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_B_B_IO_L2_in_1_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12291"/></StgValue>
</operation>

<operation id="546" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:44 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_B_B_IO_L2_in_1_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="547" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:46 %empty_1958 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_B_IO_L2_in_2_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_B_B_IO_L2_in_2_x0, i256 %fifo_B_B_IO_L2_in_2_x0

]]></Node>
<StgValue><ssdm name="empty_1958"/></StgValue>
</operation>

<operation id="548" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:47 %specmemcore_ln12294 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_B_B_IO_L2_in_2_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12294"/></StgValue>
</operation>

<operation id="549" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:48 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_B_B_IO_L2_in_2_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="550" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:50 %empty_1959 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_B_IO_L2_in_3_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_B_B_IO_L2_in_3_x0, i256 %fifo_B_B_IO_L2_in_3_x0

]]></Node>
<StgValue><ssdm name="empty_1959"/></StgValue>
</operation>

<operation id="551" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:51 %specmemcore_ln12297 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_B_B_IO_L2_in_3_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12297"/></StgValue>
</operation>

<operation id="552" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:52 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_B_B_IO_L2_in_3_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="553" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:54 %empty_1960 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_B_IO_L2_in_4_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_B_B_IO_L2_in_4_x0, i256 %fifo_B_B_IO_L2_in_4_x0

]]></Node>
<StgValue><ssdm name="empty_1960"/></StgValue>
</operation>

<operation id="554" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:55 %specmemcore_ln12300 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_B_B_IO_L2_in_4_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12300"/></StgValue>
</operation>

<operation id="555" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:56 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_B_B_IO_L2_in_4_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="556" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:58 %empty_1961 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_B_IO_L2_in_5_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_B_B_IO_L2_in_5_x0, i256 %fifo_B_B_IO_L2_in_5_x0

]]></Node>
<StgValue><ssdm name="empty_1961"/></StgValue>
</operation>

<operation id="557" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:59 %specmemcore_ln12303 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_B_B_IO_L2_in_5_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12303"/></StgValue>
</operation>

<operation id="558" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:60 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_B_B_IO_L2_in_5_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="559" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:62 %empty_1962 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_B_IO_L2_in_6_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_B_B_IO_L2_in_6_x0, i256 %fifo_B_B_IO_L2_in_6_x0

]]></Node>
<StgValue><ssdm name="empty_1962"/></StgValue>
</operation>

<operation id="560" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:63 %specmemcore_ln12306 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_B_B_IO_L2_in_6_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12306"/></StgValue>
</operation>

<operation id="561" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:64 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_B_B_IO_L2_in_6_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="562" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:66 %empty_1963 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_B_IO_L2_in_7_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_B_B_IO_L2_in_7_x0, i256 %fifo_B_B_IO_L2_in_7_x0

]]></Node>
<StgValue><ssdm name="empty_1963"/></StgValue>
</operation>

<operation id="563" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:67 %specmemcore_ln12309 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_B_B_IO_L2_in_7_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12309"/></StgValue>
</operation>

<operation id="564" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:68 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_B_B_IO_L2_in_7_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="565" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:70 %empty_1964 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_C_IO_L2_in_0_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_C_C_IO_L2_in_0_x0, i512 %fifo_C_C_IO_L2_in_0_x0

]]></Node>
<StgValue><ssdm name="empty_1964"/></StgValue>
</operation>

<operation id="566" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:71 %specmemcore_ln12315 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_C_C_IO_L2_in_0_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12315"/></StgValue>
</operation>

<operation id="567" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:72 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_C_C_IO_L2_in_0_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="568" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:74 %empty_1965 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_C_IO_L2_in_1_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_C_C_IO_L2_in_1_x0, i512 %fifo_C_C_IO_L2_in_1_x0

]]></Node>
<StgValue><ssdm name="empty_1965"/></StgValue>
</operation>

<operation id="569" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:75 %specmemcore_ln12318 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_C_C_IO_L2_in_1_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12318"/></StgValue>
</operation>

<operation id="570" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:76 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_C_C_IO_L2_in_1_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="571" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:78 %empty_1966 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_C_IO_L2_in_2_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_C_C_IO_L2_in_2_x0, i512 %fifo_C_C_IO_L2_in_2_x0

]]></Node>
<StgValue><ssdm name="empty_1966"/></StgValue>
</operation>

<operation id="572" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:79 %specmemcore_ln12321 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_C_C_IO_L2_in_2_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12321"/></StgValue>
</operation>

<operation id="573" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:80 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_C_C_IO_L2_in_2_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="574" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:82 %empty_1967 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_C_IO_L2_in_3_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_C_C_IO_L2_in_3_x0, i512 %fifo_C_C_IO_L2_in_3_x0

]]></Node>
<StgValue><ssdm name="empty_1967"/></StgValue>
</operation>

<operation id="575" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:83 %specmemcore_ln12324 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_C_C_IO_L2_in_3_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12324"/></StgValue>
</operation>

<operation id="576" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:84 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_C_C_IO_L2_in_3_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="577" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:86 %empty_1968 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_C_IO_L2_in_4_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_C_C_IO_L2_in_4_x0, i512 %fifo_C_C_IO_L2_in_4_x0

]]></Node>
<StgValue><ssdm name="empty_1968"/></StgValue>
</operation>

<operation id="578" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:87 %specmemcore_ln12327 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_C_C_IO_L2_in_4_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12327"/></StgValue>
</operation>

<operation id="579" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:88 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_C_C_IO_L2_in_4_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="580" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:90 %empty_1969 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_C_IO_L2_in_5_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_C_C_IO_L2_in_5_x0, i512 %fifo_C_C_IO_L2_in_5_x0

]]></Node>
<StgValue><ssdm name="empty_1969"/></StgValue>
</operation>

<operation id="581" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:91 %specmemcore_ln12330 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_C_C_IO_L2_in_5_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12330"/></StgValue>
</operation>

<operation id="582" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:92 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_C_C_IO_L2_in_5_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="583" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:94 %empty_1970 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_C_IO_L2_in_6_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_C_C_IO_L2_in_6_x0, i512 %fifo_C_C_IO_L2_in_6_x0

]]></Node>
<StgValue><ssdm name="empty_1970"/></StgValue>
</operation>

<operation id="584" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:95 %specmemcore_ln12333 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_C_C_IO_L2_in_6_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12333"/></StgValue>
</operation>

<operation id="585" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:96 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_C_C_IO_L2_in_6_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="586" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:98 %empty_1971 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_C_IO_L2_in_7_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_C_C_IO_L2_in_7_x0, i512 %fifo_C_C_IO_L2_in_7_x0

]]></Node>
<StgValue><ssdm name="empty_1971"/></StgValue>
</operation>

<operation id="587" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:99 %specmemcore_ln12336 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_C_C_IO_L2_in_7_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12336"/></StgValue>
</operation>

<operation id="588" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:100 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_C_C_IO_L2_in_7_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="589" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:102 %empty_1972 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_0_0_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_A_PE_0_0_x0, i256 %fifo_A_PE_0_0_x0

]]></Node>
<StgValue><ssdm name="empty_1972"/></StgValue>
</operation>

<operation id="590" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:103 %specmemcore_ln12342 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_A_PE_0_0_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12342"/></StgValue>
</operation>

<operation id="591" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:104 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_0_0_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="592" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:106 %empty_1973 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_0_1_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_A_PE_0_1_x0, i256 %fifo_A_PE_0_1_x0

]]></Node>
<StgValue><ssdm name="empty_1973"/></StgValue>
</operation>

<operation id="593" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:107 %specmemcore_ln12345 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_A_PE_0_1_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12345"/></StgValue>
</operation>

<operation id="594" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:108 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_0_1_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="595" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:110 %empty_1974 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_0_2_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_A_PE_0_2_x0, i256 %fifo_A_PE_0_2_x0

]]></Node>
<StgValue><ssdm name="empty_1974"/></StgValue>
</operation>

<operation id="596" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:111 %specmemcore_ln12348 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_A_PE_0_2_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12348"/></StgValue>
</operation>

<operation id="597" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:112 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_0_2_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="598" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:114 %empty_1975 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_0_3_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_A_PE_0_3_x0, i256 %fifo_A_PE_0_3_x0

]]></Node>
<StgValue><ssdm name="empty_1975"/></StgValue>
</operation>

<operation id="599" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:115 %specmemcore_ln12351 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_A_PE_0_3_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12351"/></StgValue>
</operation>

<operation id="600" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:116 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_0_3_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="601" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:118 %empty_1976 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_0_4_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_A_PE_0_4_x0, i256 %fifo_A_PE_0_4_x0

]]></Node>
<StgValue><ssdm name="empty_1976"/></StgValue>
</operation>

<operation id="602" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:119 %specmemcore_ln12354 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_A_PE_0_4_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12354"/></StgValue>
</operation>

<operation id="603" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:120 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_0_4_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="604" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:122 %empty_1977 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_0_5_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_A_PE_0_5_x0, i256 %fifo_A_PE_0_5_x0

]]></Node>
<StgValue><ssdm name="empty_1977"/></StgValue>
</operation>

<operation id="605" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:123 %specmemcore_ln12357 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_A_PE_0_5_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12357"/></StgValue>
</operation>

<operation id="606" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:124 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_0_5_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="607" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:126 %empty_1978 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_0_6_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_A_PE_0_6_x0, i256 %fifo_A_PE_0_6_x0

]]></Node>
<StgValue><ssdm name="empty_1978"/></StgValue>
</operation>

<operation id="608" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:127 %specmemcore_ln12360 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_A_PE_0_6_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12360"/></StgValue>
</operation>

<operation id="609" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:128 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_0_6_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="610" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:130 %empty_1979 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_0_7_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_A_PE_0_7_x0, i256 %fifo_A_PE_0_7_x0

]]></Node>
<StgValue><ssdm name="empty_1979"/></StgValue>
</operation>

<operation id="611" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:131 %specmemcore_ln12363 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_A_PE_0_7_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12363"/></StgValue>
</operation>

<operation id="612" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:132 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_0_7_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="613" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:134 %empty_1980 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_0_8_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_A_PE_0_8_x0, i256 %fifo_A_PE_0_8_x0

]]></Node>
<StgValue><ssdm name="empty_1980"/></StgValue>
</operation>

<operation id="614" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:135 %specmemcore_ln12366 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_A_PE_0_8_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12366"/></StgValue>
</operation>

<operation id="615" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:136 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_0_8_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="616" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:138 %empty_1981 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_1_0_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_A_PE_1_0_x0, i256 %fifo_A_PE_1_0_x0

]]></Node>
<StgValue><ssdm name="empty_1981"/></StgValue>
</operation>

<operation id="617" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:139 %specmemcore_ln12369 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_A_PE_1_0_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12369"/></StgValue>
</operation>

<operation id="618" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:140 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_1_0_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="619" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:142 %empty_1982 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_1_1_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_A_PE_1_1_x0, i256 %fifo_A_PE_1_1_x0

]]></Node>
<StgValue><ssdm name="empty_1982"/></StgValue>
</operation>

<operation id="620" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:143 %specmemcore_ln12372 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_A_PE_1_1_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12372"/></StgValue>
</operation>

<operation id="621" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:144 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_1_1_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="622" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:146 %empty_1983 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_1_2_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_A_PE_1_2_x0, i256 %fifo_A_PE_1_2_x0

]]></Node>
<StgValue><ssdm name="empty_1983"/></StgValue>
</operation>

<operation id="623" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:147 %specmemcore_ln12375 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_A_PE_1_2_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12375"/></StgValue>
</operation>

<operation id="624" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:148 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_1_2_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="625" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:150 %empty_1984 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_1_3_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_A_PE_1_3_x0, i256 %fifo_A_PE_1_3_x0

]]></Node>
<StgValue><ssdm name="empty_1984"/></StgValue>
</operation>

<operation id="626" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:151 %specmemcore_ln12378 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_A_PE_1_3_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12378"/></StgValue>
</operation>

<operation id="627" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:152 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_1_3_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="628" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:154 %empty_1985 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_1_4_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_A_PE_1_4_x0, i256 %fifo_A_PE_1_4_x0

]]></Node>
<StgValue><ssdm name="empty_1985"/></StgValue>
</operation>

<operation id="629" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:155 %specmemcore_ln12381 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_A_PE_1_4_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12381"/></StgValue>
</operation>

<operation id="630" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:156 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_1_4_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="631" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:158 %empty_1986 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_1_5_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_A_PE_1_5_x0, i256 %fifo_A_PE_1_5_x0

]]></Node>
<StgValue><ssdm name="empty_1986"/></StgValue>
</operation>

<operation id="632" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:159 %specmemcore_ln12384 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_A_PE_1_5_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12384"/></StgValue>
</operation>

<operation id="633" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:160 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_1_5_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="634" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:162 %empty_1987 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_1_6_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_A_PE_1_6_x0, i256 %fifo_A_PE_1_6_x0

]]></Node>
<StgValue><ssdm name="empty_1987"/></StgValue>
</operation>

<operation id="635" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:163 %specmemcore_ln12387 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_A_PE_1_6_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12387"/></StgValue>
</operation>

<operation id="636" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:164 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_1_6_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="637" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:166 %empty_1988 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_1_7_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_A_PE_1_7_x0, i256 %fifo_A_PE_1_7_x0

]]></Node>
<StgValue><ssdm name="empty_1988"/></StgValue>
</operation>

<operation id="638" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:167 %specmemcore_ln12390 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_A_PE_1_7_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12390"/></StgValue>
</operation>

<operation id="639" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:168 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_1_7_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="640" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:170 %empty_1989 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_1_8_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_A_PE_1_8_x0, i256 %fifo_A_PE_1_8_x0

]]></Node>
<StgValue><ssdm name="empty_1989"/></StgValue>
</operation>

<operation id="641" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:171 %specmemcore_ln12393 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_A_PE_1_8_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12393"/></StgValue>
</operation>

<operation id="642" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:172 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_1_8_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="643" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:174 %empty_1990 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_2_0_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_A_PE_2_0_x0, i256 %fifo_A_PE_2_0_x0

]]></Node>
<StgValue><ssdm name="empty_1990"/></StgValue>
</operation>

<operation id="644" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:175 %specmemcore_ln12396 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_A_PE_2_0_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12396"/></StgValue>
</operation>

<operation id="645" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:176 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_2_0_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="646" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:178 %empty_1991 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_2_1_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_A_PE_2_1_x0, i256 %fifo_A_PE_2_1_x0

]]></Node>
<StgValue><ssdm name="empty_1991"/></StgValue>
</operation>

<operation id="647" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:179 %specmemcore_ln12399 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_A_PE_2_1_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12399"/></StgValue>
</operation>

<operation id="648" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:180 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_2_1_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="649" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:182 %empty_1992 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_2_2_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_A_PE_2_2_x0, i256 %fifo_A_PE_2_2_x0

]]></Node>
<StgValue><ssdm name="empty_1992"/></StgValue>
</operation>

<operation id="650" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:183 %specmemcore_ln12402 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_A_PE_2_2_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12402"/></StgValue>
</operation>

<operation id="651" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:184 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_2_2_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="652" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:186 %empty_1993 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_2_3_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_A_PE_2_3_x0, i256 %fifo_A_PE_2_3_x0

]]></Node>
<StgValue><ssdm name="empty_1993"/></StgValue>
</operation>

<operation id="653" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:187 %specmemcore_ln12405 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_A_PE_2_3_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12405"/></StgValue>
</operation>

<operation id="654" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:188 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_2_3_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="655" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:190 %empty_1994 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_2_4_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_A_PE_2_4_x0, i256 %fifo_A_PE_2_4_x0

]]></Node>
<StgValue><ssdm name="empty_1994"/></StgValue>
</operation>

<operation id="656" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:191 %specmemcore_ln12408 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_A_PE_2_4_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12408"/></StgValue>
</operation>

<operation id="657" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:192 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_2_4_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="658" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:194 %empty_1995 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_2_5_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_A_PE_2_5_x0, i256 %fifo_A_PE_2_5_x0

]]></Node>
<StgValue><ssdm name="empty_1995"/></StgValue>
</operation>

<operation id="659" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:195 %specmemcore_ln12411 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_A_PE_2_5_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12411"/></StgValue>
</operation>

<operation id="660" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:196 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_2_5_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="661" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:198 %empty_1996 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_2_6_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_A_PE_2_6_x0, i256 %fifo_A_PE_2_6_x0

]]></Node>
<StgValue><ssdm name="empty_1996"/></StgValue>
</operation>

<operation id="662" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:199 %specmemcore_ln12414 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_A_PE_2_6_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12414"/></StgValue>
</operation>

<operation id="663" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:200 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_2_6_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="664" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:202 %empty_1997 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_2_7_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_A_PE_2_7_x0, i256 %fifo_A_PE_2_7_x0

]]></Node>
<StgValue><ssdm name="empty_1997"/></StgValue>
</operation>

<operation id="665" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:203 %specmemcore_ln12417 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_A_PE_2_7_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12417"/></StgValue>
</operation>

<operation id="666" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:204 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_2_7_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="667" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:206 %empty_1998 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_2_8_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_A_PE_2_8_x0, i256 %fifo_A_PE_2_8_x0

]]></Node>
<StgValue><ssdm name="empty_1998"/></StgValue>
</operation>

<operation id="668" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:207 %specmemcore_ln12420 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_A_PE_2_8_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12420"/></StgValue>
</operation>

<operation id="669" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:208 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_2_8_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="670" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:210 %empty_1999 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_3_0_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_A_PE_3_0_x0, i256 %fifo_A_PE_3_0_x0

]]></Node>
<StgValue><ssdm name="empty_1999"/></StgValue>
</operation>

<operation id="671" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:211 %specmemcore_ln12423 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_A_PE_3_0_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12423"/></StgValue>
</operation>

<operation id="672" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:212 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_3_0_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="673" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:214 %empty_2000 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_3_1_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_A_PE_3_1_x0, i256 %fifo_A_PE_3_1_x0

]]></Node>
<StgValue><ssdm name="empty_2000"/></StgValue>
</operation>

<operation id="674" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:215 %specmemcore_ln12426 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_A_PE_3_1_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12426"/></StgValue>
</operation>

<operation id="675" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:216 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_3_1_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="676" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:218 %empty_2001 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_3_2_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_A_PE_3_2_x0, i256 %fifo_A_PE_3_2_x0

]]></Node>
<StgValue><ssdm name="empty_2001"/></StgValue>
</operation>

<operation id="677" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:219 %specmemcore_ln12429 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_A_PE_3_2_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12429"/></StgValue>
</operation>

<operation id="678" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:220 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_3_2_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="679" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:222 %empty_2002 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_3_3_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_A_PE_3_3_x0, i256 %fifo_A_PE_3_3_x0

]]></Node>
<StgValue><ssdm name="empty_2002"/></StgValue>
</operation>

<operation id="680" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:223 %specmemcore_ln12432 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_A_PE_3_3_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12432"/></StgValue>
</operation>

<operation id="681" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:224 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_3_3_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="682" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:226 %empty_2003 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_3_4_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_A_PE_3_4_x0, i256 %fifo_A_PE_3_4_x0

]]></Node>
<StgValue><ssdm name="empty_2003"/></StgValue>
</operation>

<operation id="683" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:227 %specmemcore_ln12435 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_A_PE_3_4_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12435"/></StgValue>
</operation>

<operation id="684" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:228 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_3_4_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="685" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:230 %empty_2004 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_3_5_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_A_PE_3_5_x0, i256 %fifo_A_PE_3_5_x0

]]></Node>
<StgValue><ssdm name="empty_2004"/></StgValue>
</operation>

<operation id="686" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:231 %specmemcore_ln12438 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_A_PE_3_5_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12438"/></StgValue>
</operation>

<operation id="687" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:232 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_3_5_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="688" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:234 %empty_2005 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_3_6_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_A_PE_3_6_x0, i256 %fifo_A_PE_3_6_x0

]]></Node>
<StgValue><ssdm name="empty_2005"/></StgValue>
</operation>

<operation id="689" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:235 %specmemcore_ln12441 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_A_PE_3_6_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12441"/></StgValue>
</operation>

<operation id="690" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:236 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_3_6_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="691" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:238 %empty_2006 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_3_7_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_A_PE_3_7_x0, i256 %fifo_A_PE_3_7_x0

]]></Node>
<StgValue><ssdm name="empty_2006"/></StgValue>
</operation>

<operation id="692" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:239 %specmemcore_ln12444 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_A_PE_3_7_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12444"/></StgValue>
</operation>

<operation id="693" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:240 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_3_7_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="694" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:242 %empty_2007 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_3_8_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_A_PE_3_8_x0, i256 %fifo_A_PE_3_8_x0

]]></Node>
<StgValue><ssdm name="empty_2007"/></StgValue>
</operation>

<operation id="695" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:243 %specmemcore_ln12447 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_A_PE_3_8_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12447"/></StgValue>
</operation>

<operation id="696" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:244 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_3_8_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="697" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:246 %empty_2008 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_0_0_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %fifo_B_PE_0_0_x0, i32 %fifo_B_PE_0_0_x0

]]></Node>
<StgValue><ssdm name="empty_2008"/></StgValue>
</operation>

<operation id="698" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:247 %specmemcore_ln12450 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_B_PE_0_0_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12450"/></StgValue>
</operation>

<operation id="699" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:248 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_B_PE_0_0_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="700" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:250 %empty_2009 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_1_0_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %fifo_B_PE_1_0_x0, i32 %fifo_B_PE_1_0_x0

]]></Node>
<StgValue><ssdm name="empty_2009"/></StgValue>
</operation>

<operation id="701" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:251 %specmemcore_ln12453 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_B_PE_1_0_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12453"/></StgValue>
</operation>

<operation id="702" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:252 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_B_PE_1_0_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="703" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:254 %empty_2010 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_2_0_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %fifo_B_PE_2_0_x0, i32 %fifo_B_PE_2_0_x0

]]></Node>
<StgValue><ssdm name="empty_2010"/></StgValue>
</operation>

<operation id="704" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:255 %specmemcore_ln12456 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_B_PE_2_0_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12456"/></StgValue>
</operation>

<operation id="705" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:256 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_B_PE_2_0_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="706" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:258 %empty_2011 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_3_0_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %fifo_B_PE_3_0_x0, i32 %fifo_B_PE_3_0_x0

]]></Node>
<StgValue><ssdm name="empty_2011"/></StgValue>
</operation>

<operation id="707" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:259 %specmemcore_ln12459 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_B_PE_3_0_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12459"/></StgValue>
</operation>

<operation id="708" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:260 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_B_PE_3_0_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="709" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:262 %empty_2012 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_4_0_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %fifo_B_PE_4_0_x0, i32 %fifo_B_PE_4_0_x0

]]></Node>
<StgValue><ssdm name="empty_2012"/></StgValue>
</operation>

<operation id="710" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:263 %specmemcore_ln12462 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_B_PE_4_0_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12462"/></StgValue>
</operation>

<operation id="711" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:264 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_B_PE_4_0_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="712" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:266 %empty_2013 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_0_1_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %fifo_B_PE_0_1_x0, i32 %fifo_B_PE_0_1_x0

]]></Node>
<StgValue><ssdm name="empty_2013"/></StgValue>
</operation>

<operation id="713" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:267 %specmemcore_ln12465 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_B_PE_0_1_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12465"/></StgValue>
</operation>

<operation id="714" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:268 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_B_PE_0_1_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="715" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:270 %empty_2014 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_1_1_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %fifo_B_PE_1_1_x0, i32 %fifo_B_PE_1_1_x0

]]></Node>
<StgValue><ssdm name="empty_2014"/></StgValue>
</operation>

<operation id="716" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:271 %specmemcore_ln12468 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_B_PE_1_1_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12468"/></StgValue>
</operation>

<operation id="717" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:272 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_B_PE_1_1_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="718" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:274 %empty_2015 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_2_1_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %fifo_B_PE_2_1_x0, i32 %fifo_B_PE_2_1_x0

]]></Node>
<StgValue><ssdm name="empty_2015"/></StgValue>
</operation>

<operation id="719" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:275 %specmemcore_ln12471 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_B_PE_2_1_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12471"/></StgValue>
</operation>

<operation id="720" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:276 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_B_PE_2_1_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="721" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:278 %empty_2016 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_3_1_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %fifo_B_PE_3_1_x0, i32 %fifo_B_PE_3_1_x0

]]></Node>
<StgValue><ssdm name="empty_2016"/></StgValue>
</operation>

<operation id="722" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:279 %specmemcore_ln12474 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_B_PE_3_1_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12474"/></StgValue>
</operation>

<operation id="723" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:280 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_B_PE_3_1_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="724" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:282 %empty_2017 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_4_1_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %fifo_B_PE_4_1_x0, i32 %fifo_B_PE_4_1_x0

]]></Node>
<StgValue><ssdm name="empty_2017"/></StgValue>
</operation>

<operation id="725" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:283 %specmemcore_ln12477 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_B_PE_4_1_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12477"/></StgValue>
</operation>

<operation id="726" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:284 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_B_PE_4_1_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="727" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:286 %empty_2018 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_0_2_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %fifo_B_PE_0_2_x0, i32 %fifo_B_PE_0_2_x0

]]></Node>
<StgValue><ssdm name="empty_2018"/></StgValue>
</operation>

<operation id="728" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:287 %specmemcore_ln12480 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_B_PE_0_2_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12480"/></StgValue>
</operation>

<operation id="729" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:288 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_B_PE_0_2_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="730" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:290 %empty_2019 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_1_2_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %fifo_B_PE_1_2_x0, i32 %fifo_B_PE_1_2_x0

]]></Node>
<StgValue><ssdm name="empty_2019"/></StgValue>
</operation>

<operation id="731" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:291 %specmemcore_ln12483 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_B_PE_1_2_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12483"/></StgValue>
</operation>

<operation id="732" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:292 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_B_PE_1_2_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="733" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:294 %empty_2020 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_2_2_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %fifo_B_PE_2_2_x0, i32 %fifo_B_PE_2_2_x0

]]></Node>
<StgValue><ssdm name="empty_2020"/></StgValue>
</operation>

<operation id="734" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:295 %specmemcore_ln12486 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_B_PE_2_2_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12486"/></StgValue>
</operation>

<operation id="735" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:296 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_B_PE_2_2_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="736" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:298 %empty_2021 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_3_2_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %fifo_B_PE_3_2_x0, i32 %fifo_B_PE_3_2_x0

]]></Node>
<StgValue><ssdm name="empty_2021"/></StgValue>
</operation>

<operation id="737" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:299 %specmemcore_ln12489 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_B_PE_3_2_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12489"/></StgValue>
</operation>

<operation id="738" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:300 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_B_PE_3_2_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="739" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:302 %empty_2022 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_4_2_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %fifo_B_PE_4_2_x0, i32 %fifo_B_PE_4_2_x0

]]></Node>
<StgValue><ssdm name="empty_2022"/></StgValue>
</operation>

<operation id="740" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:303 %specmemcore_ln12492 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_B_PE_4_2_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12492"/></StgValue>
</operation>

<operation id="741" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:304 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_B_PE_4_2_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="742" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:306 %empty_2023 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_0_3_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %fifo_B_PE_0_3_x0, i32 %fifo_B_PE_0_3_x0

]]></Node>
<StgValue><ssdm name="empty_2023"/></StgValue>
</operation>

<operation id="743" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:307 %specmemcore_ln12495 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_B_PE_0_3_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12495"/></StgValue>
</operation>

<operation id="744" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:308 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_B_PE_0_3_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="745" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:310 %empty_2024 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_1_3_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %fifo_B_PE_1_3_x0, i32 %fifo_B_PE_1_3_x0

]]></Node>
<StgValue><ssdm name="empty_2024"/></StgValue>
</operation>

<operation id="746" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:311 %specmemcore_ln12498 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_B_PE_1_3_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12498"/></StgValue>
</operation>

<operation id="747" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:312 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_B_PE_1_3_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="748" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:314 %empty_2025 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_2_3_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %fifo_B_PE_2_3_x0, i32 %fifo_B_PE_2_3_x0

]]></Node>
<StgValue><ssdm name="empty_2025"/></StgValue>
</operation>

<operation id="749" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:315 %specmemcore_ln12501 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_B_PE_2_3_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12501"/></StgValue>
</operation>

<operation id="750" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:316 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_B_PE_2_3_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="751" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:318 %empty_2026 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_3_3_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %fifo_B_PE_3_3_x0, i32 %fifo_B_PE_3_3_x0

]]></Node>
<StgValue><ssdm name="empty_2026"/></StgValue>
</operation>

<operation id="752" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:319 %specmemcore_ln12504 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_B_PE_3_3_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12504"/></StgValue>
</operation>

<operation id="753" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:320 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_B_PE_3_3_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="754" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:322 %empty_2027 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_4_3_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %fifo_B_PE_4_3_x0, i32 %fifo_B_PE_4_3_x0

]]></Node>
<StgValue><ssdm name="empty_2027"/></StgValue>
</operation>

<operation id="755" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:323 %specmemcore_ln12507 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_B_PE_4_3_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12507"/></StgValue>
</operation>

<operation id="756" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:324 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_B_PE_4_3_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="757" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:326 %empty_2028 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_0_4_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %fifo_B_PE_0_4_x0, i32 %fifo_B_PE_0_4_x0

]]></Node>
<StgValue><ssdm name="empty_2028"/></StgValue>
</operation>

<operation id="758" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:327 %specmemcore_ln12510 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_B_PE_0_4_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12510"/></StgValue>
</operation>

<operation id="759" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:328 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_B_PE_0_4_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="760" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:330 %empty_2029 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_1_4_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %fifo_B_PE_1_4_x0, i32 %fifo_B_PE_1_4_x0

]]></Node>
<StgValue><ssdm name="empty_2029"/></StgValue>
</operation>

<operation id="761" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:331 %specmemcore_ln12513 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_B_PE_1_4_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12513"/></StgValue>
</operation>

<operation id="762" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:332 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_B_PE_1_4_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="763" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:334 %empty_2030 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_2_4_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %fifo_B_PE_2_4_x0, i32 %fifo_B_PE_2_4_x0

]]></Node>
<StgValue><ssdm name="empty_2030"/></StgValue>
</operation>

<operation id="764" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:335 %specmemcore_ln12516 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_B_PE_2_4_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12516"/></StgValue>
</operation>

<operation id="765" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:336 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_B_PE_2_4_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="766" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:338 %empty_2031 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_3_4_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %fifo_B_PE_3_4_x0, i32 %fifo_B_PE_3_4_x0

]]></Node>
<StgValue><ssdm name="empty_2031"/></StgValue>
</operation>

<operation id="767" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:339 %specmemcore_ln12519 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_B_PE_3_4_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12519"/></StgValue>
</operation>

<operation id="768" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:340 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_B_PE_3_4_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="769" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:342 %empty_2032 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_4_4_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %fifo_B_PE_4_4_x0, i32 %fifo_B_PE_4_4_x0

]]></Node>
<StgValue><ssdm name="empty_2032"/></StgValue>
</operation>

<operation id="770" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:343 %specmemcore_ln12522 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_B_PE_4_4_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12522"/></StgValue>
</operation>

<operation id="771" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:344 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_B_PE_4_4_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="772" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:346 %empty_2033 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_0_5_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %fifo_B_PE_0_5_x0, i32 %fifo_B_PE_0_5_x0

]]></Node>
<StgValue><ssdm name="empty_2033"/></StgValue>
</operation>

<operation id="773" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:347 %specmemcore_ln12525 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_B_PE_0_5_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12525"/></StgValue>
</operation>

<operation id="774" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:348 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_B_PE_0_5_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="775" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:350 %empty_2034 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_1_5_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %fifo_B_PE_1_5_x0, i32 %fifo_B_PE_1_5_x0

]]></Node>
<StgValue><ssdm name="empty_2034"/></StgValue>
</operation>

<operation id="776" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:351 %specmemcore_ln12528 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_B_PE_1_5_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12528"/></StgValue>
</operation>

<operation id="777" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:352 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_B_PE_1_5_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="778" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:354 %empty_2035 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_2_5_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %fifo_B_PE_2_5_x0, i32 %fifo_B_PE_2_5_x0

]]></Node>
<StgValue><ssdm name="empty_2035"/></StgValue>
</operation>

<operation id="779" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:355 %specmemcore_ln12531 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_B_PE_2_5_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12531"/></StgValue>
</operation>

<operation id="780" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:356 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_B_PE_2_5_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="781" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:358 %empty_2036 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_3_5_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %fifo_B_PE_3_5_x0, i32 %fifo_B_PE_3_5_x0

]]></Node>
<StgValue><ssdm name="empty_2036"/></StgValue>
</operation>

<operation id="782" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:359 %specmemcore_ln12534 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_B_PE_3_5_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12534"/></StgValue>
</operation>

<operation id="783" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:360 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_B_PE_3_5_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="784" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:362 %empty_2037 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_4_5_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %fifo_B_PE_4_5_x0, i32 %fifo_B_PE_4_5_x0

]]></Node>
<StgValue><ssdm name="empty_2037"/></StgValue>
</operation>

<operation id="785" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:363 %specmemcore_ln12537 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_B_PE_4_5_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12537"/></StgValue>
</operation>

<operation id="786" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:364 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_B_PE_4_5_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="787" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:366 %empty_2038 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_0_6_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %fifo_B_PE_0_6_x0, i32 %fifo_B_PE_0_6_x0

]]></Node>
<StgValue><ssdm name="empty_2038"/></StgValue>
</operation>

<operation id="788" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:367 %specmemcore_ln12540 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_B_PE_0_6_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12540"/></StgValue>
</operation>

<operation id="789" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:368 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_B_PE_0_6_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="790" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:370 %empty_2039 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_1_6_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %fifo_B_PE_1_6_x0, i32 %fifo_B_PE_1_6_x0

]]></Node>
<StgValue><ssdm name="empty_2039"/></StgValue>
</operation>

<operation id="791" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:371 %specmemcore_ln12543 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_B_PE_1_6_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12543"/></StgValue>
</operation>

<operation id="792" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:372 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_B_PE_1_6_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="793" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:374 %empty_2040 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_2_6_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %fifo_B_PE_2_6_x0, i32 %fifo_B_PE_2_6_x0

]]></Node>
<StgValue><ssdm name="empty_2040"/></StgValue>
</operation>

<operation id="794" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:375 %specmemcore_ln12546 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_B_PE_2_6_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12546"/></StgValue>
</operation>

<operation id="795" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:376 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_B_PE_2_6_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="796" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:378 %empty_2041 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_3_6_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %fifo_B_PE_3_6_x0, i32 %fifo_B_PE_3_6_x0

]]></Node>
<StgValue><ssdm name="empty_2041"/></StgValue>
</operation>

<operation id="797" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:379 %specmemcore_ln12549 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_B_PE_3_6_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12549"/></StgValue>
</operation>

<operation id="798" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:380 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_B_PE_3_6_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="799" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:382 %empty_2042 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_4_6_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %fifo_B_PE_4_6_x0, i32 %fifo_B_PE_4_6_x0

]]></Node>
<StgValue><ssdm name="empty_2042"/></StgValue>
</operation>

<operation id="800" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:383 %specmemcore_ln12552 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_B_PE_4_6_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12552"/></StgValue>
</operation>

<operation id="801" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:384 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_B_PE_4_6_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="802" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:386 %empty_2043 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_0_7_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %fifo_B_PE_0_7_x0, i32 %fifo_B_PE_0_7_x0

]]></Node>
<StgValue><ssdm name="empty_2043"/></StgValue>
</operation>

<operation id="803" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:387 %specmemcore_ln12555 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_B_PE_0_7_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12555"/></StgValue>
</operation>

<operation id="804" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:388 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_B_PE_0_7_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="805" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:390 %empty_2044 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_1_7_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %fifo_B_PE_1_7_x0, i32 %fifo_B_PE_1_7_x0

]]></Node>
<StgValue><ssdm name="empty_2044"/></StgValue>
</operation>

<operation id="806" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:391 %specmemcore_ln12558 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_B_PE_1_7_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12558"/></StgValue>
</operation>

<operation id="807" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:392 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_B_PE_1_7_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="808" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:394 %empty_2045 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_2_7_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %fifo_B_PE_2_7_x0, i32 %fifo_B_PE_2_7_x0

]]></Node>
<StgValue><ssdm name="empty_2045"/></StgValue>
</operation>

<operation id="809" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:395 %specmemcore_ln12561 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_B_PE_2_7_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12561"/></StgValue>
</operation>

<operation id="810" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:396 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_B_PE_2_7_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="811" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:398 %empty_2046 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_3_7_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %fifo_B_PE_3_7_x0, i32 %fifo_B_PE_3_7_x0

]]></Node>
<StgValue><ssdm name="empty_2046"/></StgValue>
</operation>

<operation id="812" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:399 %specmemcore_ln12564 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_B_PE_3_7_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12564"/></StgValue>
</operation>

<operation id="813" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:400 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_B_PE_3_7_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="814" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:402 %empty_2047 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_4_7_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %fifo_B_PE_4_7_x0, i32 %fifo_B_PE_4_7_x0

]]></Node>
<StgValue><ssdm name="empty_2047"/></StgValue>
</operation>

<operation id="815" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:403 %specmemcore_ln12567 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_B_PE_4_7_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12567"/></StgValue>
</operation>

<operation id="816" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:404 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_B_PE_4_7_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="817" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:406 %empty_2048 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_PE_0_0_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_PE_0_0_x0, i256 %fifo_C_PE_0_0_x0

]]></Node>
<StgValue><ssdm name="empty_2048"/></StgValue>
</operation>

<operation id="818" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:407 %specmemcore_ln12570 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_PE_0_0_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12570"/></StgValue>
</operation>

<operation id="819" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:408 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_PE_0_0_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="820" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:410 %empty_2049 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_PE_1_0_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_PE_1_0_x0, i256 %fifo_C_PE_1_0_x0

]]></Node>
<StgValue><ssdm name="empty_2049"/></StgValue>
</operation>

<operation id="821" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:411 %specmemcore_ln12573 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_PE_1_0_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12573"/></StgValue>
</operation>

<operation id="822" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:412 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_PE_1_0_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="823" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:414 %empty_2050 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_PE_2_0_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_PE_2_0_x0, i256 %fifo_C_PE_2_0_x0

]]></Node>
<StgValue><ssdm name="empty_2050"/></StgValue>
</operation>

<operation id="824" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:415 %specmemcore_ln12576 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_PE_2_0_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12576"/></StgValue>
</operation>

<operation id="825" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:416 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_PE_2_0_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="826" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:418 %empty_2051 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_PE_3_0_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_PE_3_0_x0, i256 %fifo_C_PE_3_0_x0

]]></Node>
<StgValue><ssdm name="empty_2051"/></StgValue>
</operation>

<operation id="827" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:419 %specmemcore_ln12579 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_PE_3_0_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12579"/></StgValue>
</operation>

<operation id="828" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:420 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_PE_3_0_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="829" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:422 %empty_2052 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_PE_4_0_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_PE_4_0_x0, i256 %fifo_C_PE_4_0_x0

]]></Node>
<StgValue><ssdm name="empty_2052"/></StgValue>
</operation>

<operation id="830" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:423 %specmemcore_ln12582 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_PE_4_0_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12582"/></StgValue>
</operation>

<operation id="831" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:424 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_PE_4_0_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="832" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:426 %empty_2053 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_PE_0_1_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_PE_0_1_x0, i256 %fifo_C_PE_0_1_x0

]]></Node>
<StgValue><ssdm name="empty_2053"/></StgValue>
</operation>

<operation id="833" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:427 %specmemcore_ln12585 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_PE_0_1_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12585"/></StgValue>
</operation>

<operation id="834" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:428 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_PE_0_1_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="835" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:430 %empty_2054 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_PE_1_1_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_PE_1_1_x0, i256 %fifo_C_PE_1_1_x0

]]></Node>
<StgValue><ssdm name="empty_2054"/></StgValue>
</operation>

<operation id="836" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:431 %specmemcore_ln12588 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_PE_1_1_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12588"/></StgValue>
</operation>

<operation id="837" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:432 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_PE_1_1_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="838" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:434 %empty_2055 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_PE_2_1_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_PE_2_1_x0, i256 %fifo_C_PE_2_1_x0

]]></Node>
<StgValue><ssdm name="empty_2055"/></StgValue>
</operation>

<operation id="839" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:435 %specmemcore_ln12591 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_PE_2_1_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12591"/></StgValue>
</operation>

<operation id="840" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:436 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_PE_2_1_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="841" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:438 %empty_2056 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_PE_3_1_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_PE_3_1_x0, i256 %fifo_C_PE_3_1_x0

]]></Node>
<StgValue><ssdm name="empty_2056"/></StgValue>
</operation>

<operation id="842" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:439 %specmemcore_ln12594 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_PE_3_1_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12594"/></StgValue>
</operation>

<operation id="843" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:440 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_PE_3_1_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="844" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:442 %empty_2057 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_PE_4_1_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_PE_4_1_x0, i256 %fifo_C_PE_4_1_x0

]]></Node>
<StgValue><ssdm name="empty_2057"/></StgValue>
</operation>

<operation id="845" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:443 %specmemcore_ln12597 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_PE_4_1_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12597"/></StgValue>
</operation>

<operation id="846" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:444 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_PE_4_1_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="847" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:446 %empty_2058 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_PE_0_2_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_PE_0_2_x0, i256 %fifo_C_PE_0_2_x0

]]></Node>
<StgValue><ssdm name="empty_2058"/></StgValue>
</operation>

<operation id="848" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:447 %specmemcore_ln12600 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_PE_0_2_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12600"/></StgValue>
</operation>

<operation id="849" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:448 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_PE_0_2_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="850" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:450 %empty_2059 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_PE_1_2_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_PE_1_2_x0, i256 %fifo_C_PE_1_2_x0

]]></Node>
<StgValue><ssdm name="empty_2059"/></StgValue>
</operation>

<operation id="851" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:451 %specmemcore_ln12603 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_PE_1_2_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12603"/></StgValue>
</operation>

<operation id="852" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:452 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_PE_1_2_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="853" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:454 %empty_2060 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_PE_2_2_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_PE_2_2_x0, i256 %fifo_C_PE_2_2_x0

]]></Node>
<StgValue><ssdm name="empty_2060"/></StgValue>
</operation>

<operation id="854" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:455 %specmemcore_ln12606 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_PE_2_2_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12606"/></StgValue>
</operation>

<operation id="855" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:456 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_PE_2_2_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="856" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:458 %empty_2061 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_PE_3_2_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_PE_3_2_x0, i256 %fifo_C_PE_3_2_x0

]]></Node>
<StgValue><ssdm name="empty_2061"/></StgValue>
</operation>

<operation id="857" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:459 %specmemcore_ln12609 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_PE_3_2_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12609"/></StgValue>
</operation>

<operation id="858" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:460 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_PE_3_2_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="859" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:462 %empty_2062 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_PE_4_2_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_PE_4_2_x0, i256 %fifo_C_PE_4_2_x0

]]></Node>
<StgValue><ssdm name="empty_2062"/></StgValue>
</operation>

<operation id="860" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:463 %specmemcore_ln12612 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_PE_4_2_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12612"/></StgValue>
</operation>

<operation id="861" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:464 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_PE_4_2_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="862" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:466 %empty_2063 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_PE_0_3_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_PE_0_3_x0, i256 %fifo_C_PE_0_3_x0

]]></Node>
<StgValue><ssdm name="empty_2063"/></StgValue>
</operation>

<operation id="863" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:467 %specmemcore_ln12615 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_PE_0_3_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12615"/></StgValue>
</operation>

<operation id="864" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:468 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_PE_0_3_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="865" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:470 %empty_2064 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_PE_1_3_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_PE_1_3_x0, i256 %fifo_C_PE_1_3_x0

]]></Node>
<StgValue><ssdm name="empty_2064"/></StgValue>
</operation>

<operation id="866" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:471 %specmemcore_ln12618 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_PE_1_3_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12618"/></StgValue>
</operation>

<operation id="867" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:472 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_PE_1_3_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="868" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:474 %empty_2065 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_PE_2_3_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_PE_2_3_x0, i256 %fifo_C_PE_2_3_x0

]]></Node>
<StgValue><ssdm name="empty_2065"/></StgValue>
</operation>

<operation id="869" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:475 %specmemcore_ln12621 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_PE_2_3_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12621"/></StgValue>
</operation>

<operation id="870" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:476 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_PE_2_3_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="871" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:478 %empty_2066 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_PE_3_3_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_PE_3_3_x0, i256 %fifo_C_PE_3_3_x0

]]></Node>
<StgValue><ssdm name="empty_2066"/></StgValue>
</operation>

<operation id="872" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:479 %specmemcore_ln12624 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_PE_3_3_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12624"/></StgValue>
</operation>

<operation id="873" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:480 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_PE_3_3_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="874" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:482 %empty_2067 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_PE_4_3_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_PE_4_3_x0, i256 %fifo_C_PE_4_3_x0

]]></Node>
<StgValue><ssdm name="empty_2067"/></StgValue>
</operation>

<operation id="875" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:483 %specmemcore_ln12627 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_PE_4_3_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12627"/></StgValue>
</operation>

<operation id="876" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:484 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_PE_4_3_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="877" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:486 %empty_2068 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_PE_0_4_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_PE_0_4_x0, i256 %fifo_C_PE_0_4_x0

]]></Node>
<StgValue><ssdm name="empty_2068"/></StgValue>
</operation>

<operation id="878" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:487 %specmemcore_ln12630 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_PE_0_4_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12630"/></StgValue>
</operation>

<operation id="879" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:488 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_PE_0_4_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="880" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:490 %empty_2069 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_PE_1_4_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_PE_1_4_x0, i256 %fifo_C_PE_1_4_x0

]]></Node>
<StgValue><ssdm name="empty_2069"/></StgValue>
</operation>

<operation id="881" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:491 %specmemcore_ln12633 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_PE_1_4_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12633"/></StgValue>
</operation>

<operation id="882" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:492 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_PE_1_4_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="883" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:494 %empty_2070 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_PE_2_4_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_PE_2_4_x0, i256 %fifo_C_PE_2_4_x0

]]></Node>
<StgValue><ssdm name="empty_2070"/></StgValue>
</operation>

<operation id="884" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:495 %specmemcore_ln12636 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_PE_2_4_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12636"/></StgValue>
</operation>

<operation id="885" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:496 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_PE_2_4_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="886" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:498 %empty_2071 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_PE_3_4_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_PE_3_4_x0, i256 %fifo_C_PE_3_4_x0

]]></Node>
<StgValue><ssdm name="empty_2071"/></StgValue>
</operation>

<operation id="887" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:499 %specmemcore_ln12639 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_PE_3_4_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12639"/></StgValue>
</operation>

<operation id="888" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:500 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_PE_3_4_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="889" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:502 %empty_2072 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_PE_4_4_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_PE_4_4_x0, i256 %fifo_C_PE_4_4_x0

]]></Node>
<StgValue><ssdm name="empty_2072"/></StgValue>
</operation>

<operation id="890" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:503 %specmemcore_ln12642 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_PE_4_4_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12642"/></StgValue>
</operation>

<operation id="891" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:504 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_PE_4_4_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="892" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:506 %empty_2073 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_PE_0_5_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_PE_0_5_x0, i256 %fifo_C_PE_0_5_x0

]]></Node>
<StgValue><ssdm name="empty_2073"/></StgValue>
</operation>

<operation id="893" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:507 %specmemcore_ln12645 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_PE_0_5_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12645"/></StgValue>
</operation>

<operation id="894" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:508 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_PE_0_5_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="895" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:510 %empty_2074 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_PE_1_5_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_PE_1_5_x0, i256 %fifo_C_PE_1_5_x0

]]></Node>
<StgValue><ssdm name="empty_2074"/></StgValue>
</operation>

<operation id="896" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:511 %specmemcore_ln12648 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_PE_1_5_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12648"/></StgValue>
</operation>

<operation id="897" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:512 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_PE_1_5_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="898" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:514 %empty_2075 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_PE_2_5_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_PE_2_5_x0, i256 %fifo_C_PE_2_5_x0

]]></Node>
<StgValue><ssdm name="empty_2075"/></StgValue>
</operation>

<operation id="899" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:515 %specmemcore_ln12651 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_PE_2_5_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12651"/></StgValue>
</operation>

<operation id="900" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:516 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_PE_2_5_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="901" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:518 %empty_2076 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_PE_3_5_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_PE_3_5_x0, i256 %fifo_C_PE_3_5_x0

]]></Node>
<StgValue><ssdm name="empty_2076"/></StgValue>
</operation>

<operation id="902" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:519 %specmemcore_ln12654 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_PE_3_5_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12654"/></StgValue>
</operation>

<operation id="903" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:520 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_PE_3_5_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="904" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:522 %empty_2077 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_PE_4_5_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_PE_4_5_x0, i256 %fifo_C_PE_4_5_x0

]]></Node>
<StgValue><ssdm name="empty_2077"/></StgValue>
</operation>

<operation id="905" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:523 %specmemcore_ln12657 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_PE_4_5_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12657"/></StgValue>
</operation>

<operation id="906" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:524 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_PE_4_5_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="907" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:526 %empty_2078 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_PE_0_6_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_PE_0_6_x0, i256 %fifo_C_PE_0_6_x0

]]></Node>
<StgValue><ssdm name="empty_2078"/></StgValue>
</operation>

<operation id="908" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:527 %specmemcore_ln12660 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_PE_0_6_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12660"/></StgValue>
</operation>

<operation id="909" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:528 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_PE_0_6_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="910" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:530 %empty_2079 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_PE_1_6_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_PE_1_6_x0, i256 %fifo_C_PE_1_6_x0

]]></Node>
<StgValue><ssdm name="empty_2079"/></StgValue>
</operation>

<operation id="911" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:531 %specmemcore_ln12663 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_PE_1_6_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12663"/></StgValue>
</operation>

<operation id="912" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:532 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_PE_1_6_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="913" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:534 %empty_2080 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_PE_2_6_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_PE_2_6_x0, i256 %fifo_C_PE_2_6_x0

]]></Node>
<StgValue><ssdm name="empty_2080"/></StgValue>
</operation>

<operation id="914" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:535 %specmemcore_ln12666 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_PE_2_6_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12666"/></StgValue>
</operation>

<operation id="915" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:536 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_PE_2_6_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="916" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:538 %empty_2081 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_PE_3_6_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_PE_3_6_x0, i256 %fifo_C_PE_3_6_x0

]]></Node>
<StgValue><ssdm name="empty_2081"/></StgValue>
</operation>

<operation id="917" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:539 %specmemcore_ln12669 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_PE_3_6_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12669"/></StgValue>
</operation>

<operation id="918" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:540 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_PE_3_6_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="919" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:542 %empty_2082 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_PE_4_6_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_PE_4_6_x0, i256 %fifo_C_PE_4_6_x0

]]></Node>
<StgValue><ssdm name="empty_2082"/></StgValue>
</operation>

<operation id="920" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:543 %specmemcore_ln12672 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_PE_4_6_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12672"/></StgValue>
</operation>

<operation id="921" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:544 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_PE_4_6_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="922" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:546 %empty_2083 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_PE_0_7_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_PE_0_7_x0, i256 %fifo_C_PE_0_7_x0

]]></Node>
<StgValue><ssdm name="empty_2083"/></StgValue>
</operation>

<operation id="923" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:547 %specmemcore_ln12675 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_PE_0_7_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12675"/></StgValue>
</operation>

<operation id="924" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:548 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_PE_0_7_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="925" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:550 %empty_2084 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_PE_1_7_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_PE_1_7_x0, i256 %fifo_C_PE_1_7_x0

]]></Node>
<StgValue><ssdm name="empty_2084"/></StgValue>
</operation>

<operation id="926" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:551 %specmemcore_ln12678 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_PE_1_7_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12678"/></StgValue>
</operation>

<operation id="927" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:552 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_PE_1_7_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="928" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:554 %empty_2085 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_PE_2_7_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_PE_2_7_x0, i256 %fifo_C_PE_2_7_x0

]]></Node>
<StgValue><ssdm name="empty_2085"/></StgValue>
</operation>

<operation id="929" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:555 %specmemcore_ln12681 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_PE_2_7_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12681"/></StgValue>
</operation>

<operation id="930" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:556 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_PE_2_7_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="931" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:558 %empty_2086 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_PE_3_7_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_PE_3_7_x0, i256 %fifo_C_PE_3_7_x0

]]></Node>
<StgValue><ssdm name="empty_2086"/></StgValue>
</operation>

<operation id="932" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:559 %specmemcore_ln12684 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_PE_3_7_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12684"/></StgValue>
</operation>

<operation id="933" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:560 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_PE_3_7_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="934" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
.split:562 %empty_2087 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_PE_4_7_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %fifo_C_PE_4_7_x0, i256 %fifo_C_PE_4_7_x0

]]></Node>
<StgValue><ssdm name="empty_2087"/></StgValue>
</operation>

<operation id="935" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:563 %specmemcore_ln12687 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_PE_4_7_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12687"/></StgValue>
</operation>

<operation id="936" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:564 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_PE_4_7_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="937" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:566 %empty_2088 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_D_drain_PE_0_0_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %fifo_D_drain_PE_0_0_x0, i32 %fifo_D_drain_PE_0_0_x0

]]></Node>
<StgValue><ssdm name="empty_2088"/></StgValue>
</operation>

<operation id="938" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:567 %specmemcore_ln12690 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_D_drain_PE_0_0_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12690"/></StgValue>
</operation>

<operation id="939" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:568 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_D_drain_PE_0_0_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="940" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:570 %empty_2089 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_D_drain_PE_1_0_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %fifo_D_drain_PE_1_0_x0, i32 %fifo_D_drain_PE_1_0_x0

]]></Node>
<StgValue><ssdm name="empty_2089"/></StgValue>
</operation>

<operation id="941" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:571 %specmemcore_ln12693 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_D_drain_PE_1_0_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12693"/></StgValue>
</operation>

<operation id="942" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:572 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_D_drain_PE_1_0_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="943" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:574 %empty_2090 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_D_drain_PE_2_0_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %fifo_D_drain_PE_2_0_x0, i32 %fifo_D_drain_PE_2_0_x0

]]></Node>
<StgValue><ssdm name="empty_2090"/></StgValue>
</operation>

<operation id="944" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:575 %specmemcore_ln12696 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_D_drain_PE_2_0_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12696"/></StgValue>
</operation>

<operation id="945" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:576 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_D_drain_PE_2_0_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="946" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:578 %empty_2091 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_D_drain_PE_3_0_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %fifo_D_drain_PE_3_0_x0, i32 %fifo_D_drain_PE_3_0_x0

]]></Node>
<StgValue><ssdm name="empty_2091"/></StgValue>
</operation>

<operation id="947" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:579 %specmemcore_ln12699 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_D_drain_PE_3_0_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12699"/></StgValue>
</operation>

<operation id="948" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:580 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_D_drain_PE_3_0_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="949" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:582 %empty_2092 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_D_drain_PE_0_1_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %fifo_D_drain_PE_0_1_x0, i32 %fifo_D_drain_PE_0_1_x0

]]></Node>
<StgValue><ssdm name="empty_2092"/></StgValue>
</operation>

<operation id="950" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:583 %specmemcore_ln12702 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_D_drain_PE_0_1_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12702"/></StgValue>
</operation>

<operation id="951" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:584 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_D_drain_PE_0_1_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="952" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:586 %empty_2093 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_D_drain_PE_1_1_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %fifo_D_drain_PE_1_1_x0, i32 %fifo_D_drain_PE_1_1_x0

]]></Node>
<StgValue><ssdm name="empty_2093"/></StgValue>
</operation>

<operation id="953" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:587 %specmemcore_ln12705 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_D_drain_PE_1_1_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12705"/></StgValue>
</operation>

<operation id="954" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:588 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_D_drain_PE_1_1_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="955" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:590 %empty_2094 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_D_drain_PE_2_1_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %fifo_D_drain_PE_2_1_x0, i32 %fifo_D_drain_PE_2_1_x0

]]></Node>
<StgValue><ssdm name="empty_2094"/></StgValue>
</operation>

<operation id="956" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:591 %specmemcore_ln12708 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_D_drain_PE_2_1_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12708"/></StgValue>
</operation>

<operation id="957" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:592 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_D_drain_PE_2_1_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="958" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:594 %empty_2095 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_D_drain_PE_3_1_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %fifo_D_drain_PE_3_1_x0, i32 %fifo_D_drain_PE_3_1_x0

]]></Node>
<StgValue><ssdm name="empty_2095"/></StgValue>
</operation>

<operation id="959" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:595 %specmemcore_ln12711 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_D_drain_PE_3_1_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12711"/></StgValue>
</operation>

<operation id="960" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:596 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_D_drain_PE_3_1_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="961" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:598 %empty_2096 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_D_drain_PE_0_2_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %fifo_D_drain_PE_0_2_x0, i32 %fifo_D_drain_PE_0_2_x0

]]></Node>
<StgValue><ssdm name="empty_2096"/></StgValue>
</operation>

<operation id="962" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:599 %specmemcore_ln12714 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_D_drain_PE_0_2_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12714"/></StgValue>
</operation>

<operation id="963" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:600 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_D_drain_PE_0_2_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="964" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:602 %empty_2097 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_D_drain_PE_1_2_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %fifo_D_drain_PE_1_2_x0, i32 %fifo_D_drain_PE_1_2_x0

]]></Node>
<StgValue><ssdm name="empty_2097"/></StgValue>
</operation>

<operation id="965" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:603 %specmemcore_ln12717 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_D_drain_PE_1_2_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12717"/></StgValue>
</operation>

<operation id="966" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:604 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_D_drain_PE_1_2_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="967" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:606 %empty_2098 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_D_drain_PE_2_2_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %fifo_D_drain_PE_2_2_x0, i32 %fifo_D_drain_PE_2_2_x0

]]></Node>
<StgValue><ssdm name="empty_2098"/></StgValue>
</operation>

<operation id="968" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:607 %specmemcore_ln12720 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_D_drain_PE_2_2_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12720"/></StgValue>
</operation>

<operation id="969" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:608 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_D_drain_PE_2_2_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="970" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:610 %empty_2099 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_D_drain_PE_3_2_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %fifo_D_drain_PE_3_2_x0, i32 %fifo_D_drain_PE_3_2_x0

]]></Node>
<StgValue><ssdm name="empty_2099"/></StgValue>
</operation>

<operation id="971" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:611 %specmemcore_ln12723 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_D_drain_PE_3_2_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12723"/></StgValue>
</operation>

<operation id="972" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:612 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_D_drain_PE_3_2_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="973" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:614 %empty_2100 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_D_drain_PE_0_3_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %fifo_D_drain_PE_0_3_x0, i32 %fifo_D_drain_PE_0_3_x0

]]></Node>
<StgValue><ssdm name="empty_2100"/></StgValue>
</operation>

<operation id="974" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:615 %specmemcore_ln12726 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_D_drain_PE_0_3_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12726"/></StgValue>
</operation>

<operation id="975" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:616 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_D_drain_PE_0_3_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="976" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:618 %empty_2101 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_D_drain_PE_1_3_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %fifo_D_drain_PE_1_3_x0, i32 %fifo_D_drain_PE_1_3_x0

]]></Node>
<StgValue><ssdm name="empty_2101"/></StgValue>
</operation>

<operation id="977" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:619 %specmemcore_ln12729 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_D_drain_PE_1_3_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12729"/></StgValue>
</operation>

<operation id="978" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:620 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_D_drain_PE_1_3_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="979" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:622 %empty_2102 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_D_drain_PE_2_3_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %fifo_D_drain_PE_2_3_x0, i32 %fifo_D_drain_PE_2_3_x0

]]></Node>
<StgValue><ssdm name="empty_2102"/></StgValue>
</operation>

<operation id="980" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:623 %specmemcore_ln12732 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_D_drain_PE_2_3_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12732"/></StgValue>
</operation>

<operation id="981" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:624 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_D_drain_PE_2_3_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="982" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:626 %empty_2103 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_D_drain_PE_3_3_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %fifo_D_drain_PE_3_3_x0, i32 %fifo_D_drain_PE_3_3_x0

]]></Node>
<StgValue><ssdm name="empty_2103"/></StgValue>
</operation>

<operation id="983" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:627 %specmemcore_ln12735 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_D_drain_PE_3_3_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12735"/></StgValue>
</operation>

<operation id="984" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:628 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_D_drain_PE_3_3_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="985" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:630 %empty_2104 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_D_drain_PE_0_4_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %fifo_D_drain_PE_0_4_x0, i32 %fifo_D_drain_PE_0_4_x0

]]></Node>
<StgValue><ssdm name="empty_2104"/></StgValue>
</operation>

<operation id="986" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:631 %specmemcore_ln12738 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_D_drain_PE_0_4_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12738"/></StgValue>
</operation>

<operation id="987" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:632 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_D_drain_PE_0_4_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="988" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:634 %empty_2105 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_D_drain_PE_1_4_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %fifo_D_drain_PE_1_4_x0, i32 %fifo_D_drain_PE_1_4_x0

]]></Node>
<StgValue><ssdm name="empty_2105"/></StgValue>
</operation>

<operation id="989" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:635 %specmemcore_ln12741 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_D_drain_PE_1_4_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12741"/></StgValue>
</operation>

<operation id="990" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:636 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_D_drain_PE_1_4_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="991" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:638 %empty_2106 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_D_drain_PE_2_4_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %fifo_D_drain_PE_2_4_x0, i32 %fifo_D_drain_PE_2_4_x0

]]></Node>
<StgValue><ssdm name="empty_2106"/></StgValue>
</operation>

<operation id="992" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:639 %specmemcore_ln12744 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_D_drain_PE_2_4_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12744"/></StgValue>
</operation>

<operation id="993" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:640 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_D_drain_PE_2_4_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="994" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:642 %empty_2107 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_D_drain_PE_3_4_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %fifo_D_drain_PE_3_4_x0, i32 %fifo_D_drain_PE_3_4_x0

]]></Node>
<StgValue><ssdm name="empty_2107"/></StgValue>
</operation>

<operation id="995" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:643 %specmemcore_ln12747 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_D_drain_PE_3_4_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12747"/></StgValue>
</operation>

<operation id="996" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:644 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_D_drain_PE_3_4_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="997" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:646 %empty_2108 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_D_drain_PE_0_5_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %fifo_D_drain_PE_0_5_x0, i32 %fifo_D_drain_PE_0_5_x0

]]></Node>
<StgValue><ssdm name="empty_2108"/></StgValue>
</operation>

<operation id="998" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:647 %specmemcore_ln12750 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_D_drain_PE_0_5_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12750"/></StgValue>
</operation>

<operation id="999" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:648 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_D_drain_PE_0_5_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1000" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:650 %empty_2109 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_D_drain_PE_1_5_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %fifo_D_drain_PE_1_5_x0, i32 %fifo_D_drain_PE_1_5_x0

]]></Node>
<StgValue><ssdm name="empty_2109"/></StgValue>
</operation>

<operation id="1001" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:651 %specmemcore_ln12753 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_D_drain_PE_1_5_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12753"/></StgValue>
</operation>

<operation id="1002" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:652 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_D_drain_PE_1_5_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1003" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:654 %empty_2110 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_D_drain_PE_2_5_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %fifo_D_drain_PE_2_5_x0, i32 %fifo_D_drain_PE_2_5_x0

]]></Node>
<StgValue><ssdm name="empty_2110"/></StgValue>
</operation>

<operation id="1004" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:655 %specmemcore_ln12756 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_D_drain_PE_2_5_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12756"/></StgValue>
</operation>

<operation id="1005" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:656 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_D_drain_PE_2_5_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1006" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:658 %empty_2111 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_D_drain_PE_3_5_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %fifo_D_drain_PE_3_5_x0, i32 %fifo_D_drain_PE_3_5_x0

]]></Node>
<StgValue><ssdm name="empty_2111"/></StgValue>
</operation>

<operation id="1007" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:659 %specmemcore_ln12759 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_D_drain_PE_3_5_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12759"/></StgValue>
</operation>

<operation id="1008" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:660 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_D_drain_PE_3_5_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1009" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:662 %empty_2112 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_D_drain_PE_0_6_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %fifo_D_drain_PE_0_6_x0, i32 %fifo_D_drain_PE_0_6_x0

]]></Node>
<StgValue><ssdm name="empty_2112"/></StgValue>
</operation>

<operation id="1010" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:663 %specmemcore_ln12762 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_D_drain_PE_0_6_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12762"/></StgValue>
</operation>

<operation id="1011" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:664 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_D_drain_PE_0_6_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1012" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:666 %empty_2113 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_D_drain_PE_1_6_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %fifo_D_drain_PE_1_6_x0, i32 %fifo_D_drain_PE_1_6_x0

]]></Node>
<StgValue><ssdm name="empty_2113"/></StgValue>
</operation>

<operation id="1013" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:667 %specmemcore_ln12765 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_D_drain_PE_1_6_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12765"/></StgValue>
</operation>

<operation id="1014" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:668 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_D_drain_PE_1_6_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1015" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:670 %empty_2114 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_D_drain_PE_2_6_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %fifo_D_drain_PE_2_6_x0, i32 %fifo_D_drain_PE_2_6_x0

]]></Node>
<StgValue><ssdm name="empty_2114"/></StgValue>
</operation>

<operation id="1016" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:671 %specmemcore_ln12768 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_D_drain_PE_2_6_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12768"/></StgValue>
</operation>

<operation id="1017" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:672 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_D_drain_PE_2_6_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1018" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:674 %empty_2115 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_D_drain_PE_3_6_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %fifo_D_drain_PE_3_6_x0, i32 %fifo_D_drain_PE_3_6_x0

]]></Node>
<StgValue><ssdm name="empty_2115"/></StgValue>
</operation>

<operation id="1019" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:675 %specmemcore_ln12771 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_D_drain_PE_3_6_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12771"/></StgValue>
</operation>

<operation id="1020" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:676 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_D_drain_PE_3_6_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1021" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:678 %empty_2116 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_D_drain_PE_0_7_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %fifo_D_drain_PE_0_7_x0, i32 %fifo_D_drain_PE_0_7_x0

]]></Node>
<StgValue><ssdm name="empty_2116"/></StgValue>
</operation>

<operation id="1022" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:679 %specmemcore_ln12774 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_D_drain_PE_0_7_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12774"/></StgValue>
</operation>

<operation id="1023" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:680 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_D_drain_PE_0_7_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1024" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:682 %empty_2117 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_D_drain_PE_1_7_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %fifo_D_drain_PE_1_7_x0, i32 %fifo_D_drain_PE_1_7_x0

]]></Node>
<StgValue><ssdm name="empty_2117"/></StgValue>
</operation>

<operation id="1025" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:683 %specmemcore_ln12777 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_D_drain_PE_1_7_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12777"/></StgValue>
</operation>

<operation id="1026" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:684 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_D_drain_PE_1_7_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1027" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:686 %empty_2118 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_D_drain_PE_2_7_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %fifo_D_drain_PE_2_7_x0, i32 %fifo_D_drain_PE_2_7_x0

]]></Node>
<StgValue><ssdm name="empty_2118"/></StgValue>
</operation>

<operation id="1028" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:687 %specmemcore_ln12780 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_D_drain_PE_2_7_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12780"/></StgValue>
</operation>

<operation id="1029" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:688 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_D_drain_PE_2_7_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1030" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:690 %empty_2119 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_D_drain_PE_3_7_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %fifo_D_drain_PE_3_7_x0, i32 %fifo_D_drain_PE_3_7_x0

]]></Node>
<StgValue><ssdm name="empty_2119"/></StgValue>
</operation>

<operation id="1031" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:691 %specmemcore_ln12783 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_D_drain_PE_3_7_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12783"/></StgValue>
</operation>

<operation id="1032" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:692 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_D_drain_PE_3_7_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1033" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:694 %empty_2120 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_D_drain_D_drain_IO_L1_out_0_0_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_D_drain_D_drain_IO_L1_out_0_0_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_0_0_x0

]]></Node>
<StgValue><ssdm name="empty_2120"/></StgValue>
</operation>

<operation id="1034" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:695 %specmemcore_ln12786 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_D_drain_D_drain_IO_L1_out_0_0_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12786"/></StgValue>
</operation>

<operation id="1035" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:696 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L1_out_0_0_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1036" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:698 %empty_2121 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_D_drain_D_drain_IO_L1_out_0_1_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_D_drain_D_drain_IO_L1_out_0_1_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_0_1_x0

]]></Node>
<StgValue><ssdm name="empty_2121"/></StgValue>
</operation>

<operation id="1037" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:699 %specmemcore_ln12789 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_D_drain_D_drain_IO_L1_out_0_1_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12789"/></StgValue>
</operation>

<operation id="1038" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:700 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L1_out_0_1_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1039" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:702 %empty_2122 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_D_drain_D_drain_IO_L1_out_0_2_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_D_drain_D_drain_IO_L1_out_0_2_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_0_2_x0

]]></Node>
<StgValue><ssdm name="empty_2122"/></StgValue>
</operation>

<operation id="1040" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:703 %specmemcore_ln12792 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_D_drain_D_drain_IO_L1_out_0_2_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12792"/></StgValue>
</operation>

<operation id="1041" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:704 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L1_out_0_2_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1042" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:706 %empty_2123 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_D_drain_D_drain_IO_L1_out_0_3_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_D_drain_D_drain_IO_L1_out_0_3_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_0_3_x0

]]></Node>
<StgValue><ssdm name="empty_2123"/></StgValue>
</operation>

<operation id="1043" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:707 %specmemcore_ln12795 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_D_drain_D_drain_IO_L1_out_0_3_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12795"/></StgValue>
</operation>

<operation id="1044" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:708 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L1_out_0_3_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1045" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:710 %empty_2124 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_D_drain_D_drain_IO_L1_out_1_0_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_D_drain_D_drain_IO_L1_out_1_0_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_1_0_x0

]]></Node>
<StgValue><ssdm name="empty_2124"/></StgValue>
</operation>

<operation id="1046" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:711 %specmemcore_ln12801 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_D_drain_D_drain_IO_L1_out_1_0_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12801"/></StgValue>
</operation>

<operation id="1047" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:712 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L1_out_1_0_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1048" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:714 %empty_2125 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_D_drain_D_drain_IO_L1_out_1_1_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_D_drain_D_drain_IO_L1_out_1_1_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_1_1_x0

]]></Node>
<StgValue><ssdm name="empty_2125"/></StgValue>
</operation>

<operation id="1049" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:715 %specmemcore_ln12804 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_D_drain_D_drain_IO_L1_out_1_1_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12804"/></StgValue>
</operation>

<operation id="1050" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:716 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L1_out_1_1_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1051" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:718 %empty_2126 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_D_drain_D_drain_IO_L1_out_1_2_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_D_drain_D_drain_IO_L1_out_1_2_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_1_2_x0

]]></Node>
<StgValue><ssdm name="empty_2126"/></StgValue>
</operation>

<operation id="1052" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:719 %specmemcore_ln12807 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_D_drain_D_drain_IO_L1_out_1_2_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12807"/></StgValue>
</operation>

<operation id="1053" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:720 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L1_out_1_2_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1054" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:722 %empty_2127 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_D_drain_D_drain_IO_L1_out_1_3_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_D_drain_D_drain_IO_L1_out_1_3_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_1_3_x0

]]></Node>
<StgValue><ssdm name="empty_2127"/></StgValue>
</operation>

<operation id="1055" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:723 %specmemcore_ln12810 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_D_drain_D_drain_IO_L1_out_1_3_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12810"/></StgValue>
</operation>

<operation id="1056" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:724 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L1_out_1_3_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1057" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:726 %empty_2128 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_D_drain_D_drain_IO_L1_out_2_0_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_D_drain_D_drain_IO_L1_out_2_0_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_2_0_x0

]]></Node>
<StgValue><ssdm name="empty_2128"/></StgValue>
</operation>

<operation id="1058" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:727 %specmemcore_ln12816 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_D_drain_D_drain_IO_L1_out_2_0_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12816"/></StgValue>
</operation>

<operation id="1059" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:728 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L1_out_2_0_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1060" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:730 %empty_2129 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_D_drain_D_drain_IO_L1_out_2_1_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_D_drain_D_drain_IO_L1_out_2_1_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_2_1_x0

]]></Node>
<StgValue><ssdm name="empty_2129"/></StgValue>
</operation>

<operation id="1061" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:731 %specmemcore_ln12819 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_D_drain_D_drain_IO_L1_out_2_1_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12819"/></StgValue>
</operation>

<operation id="1062" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:732 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L1_out_2_1_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1063" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:734 %empty_2130 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_D_drain_D_drain_IO_L1_out_2_2_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_D_drain_D_drain_IO_L1_out_2_2_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_2_2_x0

]]></Node>
<StgValue><ssdm name="empty_2130"/></StgValue>
</operation>

<operation id="1064" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:735 %specmemcore_ln12822 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_D_drain_D_drain_IO_L1_out_2_2_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12822"/></StgValue>
</operation>

<operation id="1065" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:736 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L1_out_2_2_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1066" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:738 %empty_2131 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_D_drain_D_drain_IO_L1_out_2_3_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_D_drain_D_drain_IO_L1_out_2_3_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_2_3_x0

]]></Node>
<StgValue><ssdm name="empty_2131"/></StgValue>
</operation>

<operation id="1067" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:739 %specmemcore_ln12825 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_D_drain_D_drain_IO_L1_out_2_3_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12825"/></StgValue>
</operation>

<operation id="1068" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:740 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L1_out_2_3_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1069" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:742 %empty_2132 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_D_drain_D_drain_IO_L1_out_3_0_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_D_drain_D_drain_IO_L1_out_3_0_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_3_0_x0

]]></Node>
<StgValue><ssdm name="empty_2132"/></StgValue>
</operation>

<operation id="1070" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:743 %specmemcore_ln12831 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_D_drain_D_drain_IO_L1_out_3_0_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12831"/></StgValue>
</operation>

<operation id="1071" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:744 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L1_out_3_0_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1072" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:746 %empty_2133 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_D_drain_D_drain_IO_L1_out_3_1_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_D_drain_D_drain_IO_L1_out_3_1_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_3_1_x0

]]></Node>
<StgValue><ssdm name="empty_2133"/></StgValue>
</operation>

<operation id="1073" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:747 %specmemcore_ln12834 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_D_drain_D_drain_IO_L1_out_3_1_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12834"/></StgValue>
</operation>

<operation id="1074" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:748 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L1_out_3_1_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1075" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:750 %empty_2134 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_D_drain_D_drain_IO_L1_out_3_2_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_D_drain_D_drain_IO_L1_out_3_2_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_3_2_x0

]]></Node>
<StgValue><ssdm name="empty_2134"/></StgValue>
</operation>

<operation id="1076" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:751 %specmemcore_ln12837 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_D_drain_D_drain_IO_L1_out_3_2_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12837"/></StgValue>
</operation>

<operation id="1077" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:752 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L1_out_3_2_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1078" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:754 %empty_2135 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_D_drain_D_drain_IO_L1_out_3_3_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_D_drain_D_drain_IO_L1_out_3_3_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_3_3_x0

]]></Node>
<StgValue><ssdm name="empty_2135"/></StgValue>
</operation>

<operation id="1079" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:755 %specmemcore_ln12840 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_D_drain_D_drain_IO_L1_out_3_3_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12840"/></StgValue>
</operation>

<operation id="1080" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:756 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L1_out_3_3_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1081" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:758 %empty_2136 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_D_drain_D_drain_IO_L1_out_4_0_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_D_drain_D_drain_IO_L1_out_4_0_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_4_0_x0

]]></Node>
<StgValue><ssdm name="empty_2136"/></StgValue>
</operation>

<operation id="1082" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:759 %specmemcore_ln12846 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_D_drain_D_drain_IO_L1_out_4_0_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12846"/></StgValue>
</operation>

<operation id="1083" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:760 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L1_out_4_0_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1084" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:762 %empty_2137 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_D_drain_D_drain_IO_L1_out_4_1_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_D_drain_D_drain_IO_L1_out_4_1_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_4_1_x0

]]></Node>
<StgValue><ssdm name="empty_2137"/></StgValue>
</operation>

<operation id="1085" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:763 %specmemcore_ln12849 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_D_drain_D_drain_IO_L1_out_4_1_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12849"/></StgValue>
</operation>

<operation id="1086" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:764 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L1_out_4_1_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1087" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:766 %empty_2138 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_D_drain_D_drain_IO_L1_out_4_2_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_D_drain_D_drain_IO_L1_out_4_2_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_4_2_x0

]]></Node>
<StgValue><ssdm name="empty_2138"/></StgValue>
</operation>

<operation id="1088" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:767 %specmemcore_ln12852 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_D_drain_D_drain_IO_L1_out_4_2_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12852"/></StgValue>
</operation>

<operation id="1089" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:768 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L1_out_4_2_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1090" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:770 %empty_2139 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_D_drain_D_drain_IO_L1_out_4_3_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_D_drain_D_drain_IO_L1_out_4_3_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_4_3_x0

]]></Node>
<StgValue><ssdm name="empty_2139"/></StgValue>
</operation>

<operation id="1091" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:771 %specmemcore_ln12855 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_D_drain_D_drain_IO_L1_out_4_3_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12855"/></StgValue>
</operation>

<operation id="1092" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:772 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L1_out_4_3_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1093" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:774 %empty_2140 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_D_drain_D_drain_IO_L1_out_5_0_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_D_drain_D_drain_IO_L1_out_5_0_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_5_0_x0

]]></Node>
<StgValue><ssdm name="empty_2140"/></StgValue>
</operation>

<operation id="1094" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:775 %specmemcore_ln12861 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_D_drain_D_drain_IO_L1_out_5_0_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12861"/></StgValue>
</operation>

<operation id="1095" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:776 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L1_out_5_0_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1096" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:778 %empty_2141 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_D_drain_D_drain_IO_L1_out_5_1_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_D_drain_D_drain_IO_L1_out_5_1_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_5_1_x0

]]></Node>
<StgValue><ssdm name="empty_2141"/></StgValue>
</operation>

<operation id="1097" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:779 %specmemcore_ln12864 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_D_drain_D_drain_IO_L1_out_5_1_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12864"/></StgValue>
</operation>

<operation id="1098" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:780 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L1_out_5_1_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1099" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:782 %empty_2142 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_D_drain_D_drain_IO_L1_out_5_2_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_D_drain_D_drain_IO_L1_out_5_2_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_5_2_x0

]]></Node>
<StgValue><ssdm name="empty_2142"/></StgValue>
</operation>

<operation id="1100" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:783 %specmemcore_ln12867 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_D_drain_D_drain_IO_L1_out_5_2_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12867"/></StgValue>
</operation>

<operation id="1101" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:784 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L1_out_5_2_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1102" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:786 %empty_2143 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_D_drain_D_drain_IO_L1_out_5_3_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_D_drain_D_drain_IO_L1_out_5_3_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_5_3_x0

]]></Node>
<StgValue><ssdm name="empty_2143"/></StgValue>
</operation>

<operation id="1103" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:787 %specmemcore_ln12870 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_D_drain_D_drain_IO_L1_out_5_3_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12870"/></StgValue>
</operation>

<operation id="1104" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:788 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L1_out_5_3_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1105" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:790 %empty_2144 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_D_drain_D_drain_IO_L1_out_6_0_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_D_drain_D_drain_IO_L1_out_6_0_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_6_0_x0

]]></Node>
<StgValue><ssdm name="empty_2144"/></StgValue>
</operation>

<operation id="1106" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:791 %specmemcore_ln12876 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_D_drain_D_drain_IO_L1_out_6_0_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12876"/></StgValue>
</operation>

<operation id="1107" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:792 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L1_out_6_0_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1108" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:794 %empty_2145 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_D_drain_D_drain_IO_L1_out_6_1_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_D_drain_D_drain_IO_L1_out_6_1_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_6_1_x0

]]></Node>
<StgValue><ssdm name="empty_2145"/></StgValue>
</operation>

<operation id="1109" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:795 %specmemcore_ln12879 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_D_drain_D_drain_IO_L1_out_6_1_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12879"/></StgValue>
</operation>

<operation id="1110" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:796 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L1_out_6_1_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1111" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:798 %empty_2146 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_D_drain_D_drain_IO_L1_out_6_2_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_D_drain_D_drain_IO_L1_out_6_2_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_6_2_x0

]]></Node>
<StgValue><ssdm name="empty_2146"/></StgValue>
</operation>

<operation id="1112" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:799 %specmemcore_ln12882 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_D_drain_D_drain_IO_L1_out_6_2_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12882"/></StgValue>
</operation>

<operation id="1113" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:800 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L1_out_6_2_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1114" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:802 %empty_2147 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_D_drain_D_drain_IO_L1_out_6_3_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_D_drain_D_drain_IO_L1_out_6_3_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_6_3_x0

]]></Node>
<StgValue><ssdm name="empty_2147"/></StgValue>
</operation>

<operation id="1115" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:803 %specmemcore_ln12885 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_D_drain_D_drain_IO_L1_out_6_3_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12885"/></StgValue>
</operation>

<operation id="1116" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:804 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L1_out_6_3_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1117" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:806 %empty_2148 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_D_drain_D_drain_IO_L1_out_7_0_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_D_drain_D_drain_IO_L1_out_7_0_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_7_0_x0

]]></Node>
<StgValue><ssdm name="empty_2148"/></StgValue>
</operation>

<operation id="1118" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:807 %specmemcore_ln12891 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_D_drain_D_drain_IO_L1_out_7_0_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12891"/></StgValue>
</operation>

<operation id="1119" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:808 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L1_out_7_0_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1120" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:810 %empty_2149 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_D_drain_D_drain_IO_L1_out_7_1_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_D_drain_D_drain_IO_L1_out_7_1_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_7_1_x0

]]></Node>
<StgValue><ssdm name="empty_2149"/></StgValue>
</operation>

<operation id="1121" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:811 %specmemcore_ln12894 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_D_drain_D_drain_IO_L1_out_7_1_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12894"/></StgValue>
</operation>

<operation id="1122" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:812 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L1_out_7_1_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1123" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:814 %empty_2150 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_D_drain_D_drain_IO_L1_out_7_2_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_D_drain_D_drain_IO_L1_out_7_2_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_7_2_x0

]]></Node>
<StgValue><ssdm name="empty_2150"/></StgValue>
</operation>

<operation id="1124" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:815 %specmemcore_ln12897 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_D_drain_D_drain_IO_L1_out_7_2_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12897"/></StgValue>
</operation>

<operation id="1125" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:816 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L1_out_7_2_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1126" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:818 %empty_2151 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_D_drain_D_drain_IO_L1_out_7_3_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_D_drain_D_drain_IO_L1_out_7_3_x0, i128 %fifo_D_drain_D_drain_IO_L1_out_7_3_x0

]]></Node>
<StgValue><ssdm name="empty_2151"/></StgValue>
</operation>

<operation id="1127" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:819 %specmemcore_ln12900 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_D_drain_D_drain_IO_L1_out_7_3_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12900"/></StgValue>
</operation>

<operation id="1128" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:820 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L1_out_7_3_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1129" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:822 %empty_2152 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_D_drain_D_drain_IO_L2_out_0_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_D_drain_D_drain_IO_L2_out_0_x0, i128 %fifo_D_drain_D_drain_IO_L2_out_0_x0

]]></Node>
<StgValue><ssdm name="empty_2152"/></StgValue>
</operation>

<operation id="1130" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:823 %specmemcore_ln12906 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_D_drain_D_drain_IO_L2_out_0_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12906"/></StgValue>
</operation>

<operation id="1131" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:824 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L2_out_0_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1132" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:826 %empty_2153 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_D_drain_D_drain_IO_L2_out_1_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_D_drain_D_drain_IO_L2_out_1_x0, i128 %fifo_D_drain_D_drain_IO_L2_out_1_x0

]]></Node>
<StgValue><ssdm name="empty_2153"/></StgValue>
</operation>

<operation id="1133" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:827 %specmemcore_ln12909 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_D_drain_D_drain_IO_L2_out_1_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12909"/></StgValue>
</operation>

<operation id="1134" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:828 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L2_out_1_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1135" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:830 %empty_2154 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_D_drain_D_drain_IO_L2_out_2_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_D_drain_D_drain_IO_L2_out_2_x0, i128 %fifo_D_drain_D_drain_IO_L2_out_2_x0

]]></Node>
<StgValue><ssdm name="empty_2154"/></StgValue>
</operation>

<operation id="1136" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:831 %specmemcore_ln12912 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_D_drain_D_drain_IO_L2_out_2_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12912"/></StgValue>
</operation>

<operation id="1137" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:832 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L2_out_2_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1138" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:834 %empty_2155 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_D_drain_D_drain_IO_L2_out_3_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_D_drain_D_drain_IO_L2_out_3_x0, i128 %fifo_D_drain_D_drain_IO_L2_out_3_x0

]]></Node>
<StgValue><ssdm name="empty_2155"/></StgValue>
</operation>

<operation id="1139" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:835 %specmemcore_ln12915 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_D_drain_D_drain_IO_L2_out_3_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12915"/></StgValue>
</operation>

<operation id="1140" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:836 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L2_out_3_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1141" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:838 %empty_2156 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_D_drain_D_drain_IO_L2_out_4_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_D_drain_D_drain_IO_L2_out_4_x0, i128 %fifo_D_drain_D_drain_IO_L2_out_4_x0

]]></Node>
<StgValue><ssdm name="empty_2156"/></StgValue>
</operation>

<operation id="1142" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:839 %specmemcore_ln12918 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_D_drain_D_drain_IO_L2_out_4_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12918"/></StgValue>
</operation>

<operation id="1143" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:840 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L2_out_4_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1144" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:842 %empty_2157 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_D_drain_D_drain_IO_L2_out_5_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_D_drain_D_drain_IO_L2_out_5_x0, i128 %fifo_D_drain_D_drain_IO_L2_out_5_x0

]]></Node>
<StgValue><ssdm name="empty_2157"/></StgValue>
</operation>

<operation id="1145" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:843 %specmemcore_ln12921 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_D_drain_D_drain_IO_L2_out_5_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12921"/></StgValue>
</operation>

<operation id="1146" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:844 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L2_out_5_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1147" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:846 %empty_2158 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_D_drain_D_drain_IO_L2_out_6_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_D_drain_D_drain_IO_L2_out_6_x0, i128 %fifo_D_drain_D_drain_IO_L2_out_6_x0

]]></Node>
<StgValue><ssdm name="empty_2158"/></StgValue>
</operation>

<operation id="1148" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:847 %specmemcore_ln12924 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_D_drain_D_drain_IO_L2_out_6_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12924"/></StgValue>
</operation>

<operation id="1149" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:848 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L2_out_6_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1150" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:850 %empty_2159 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_D_drain_D_drain_IO_L2_out_7_x0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_D_drain_D_drain_IO_L2_out_7_x0, i128 %fifo_D_drain_D_drain_IO_L2_out_7_x0

]]></Node>
<StgValue><ssdm name="empty_2159"/></StgValue>
</operation>

<operation id="1151" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:851 %specmemcore_ln12927 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_D_drain_D_drain_IO_L2_out_7_x0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12927"/></StgValue>
</operation>

<operation id="1152" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:852 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L2_out_7_x0, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1153" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
.split:853 %empty_2160 = specchannel i32 @_ssdm_op_SpecChannel, void @A_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i64 %A_c, i64 %A_c

]]></Node>
<StgValue><ssdm name="empty_2160"/></StgValue>
</operation>

<operation id="1154" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:854 %specinterface_ln12259 = specinterface void @_ssdm_op_SpecInterface, i64 %A_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln12259"/></StgValue>
</operation>

<operation id="1155" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
.split:855 %empty_2161 = specchannel i32 @_ssdm_op_SpecChannel, void @B_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i64 %B_c, i64 %B_c

]]></Node>
<StgValue><ssdm name="empty_2161"/></StgValue>
</operation>

<operation id="1156" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:856 %specinterface_ln12259 = specinterface void @_ssdm_op_SpecInterface, i64 %B_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln12259"/></StgValue>
</operation>

<operation id="1157" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
.split:857 %empty_2162 = specchannel i32 @_ssdm_op_SpecChannel, void @A_c1_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i64 %A_c1, i64 %A_c1

]]></Node>
<StgValue><ssdm name="empty_2162"/></StgValue>
</operation>

<operation id="1158" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:858 %specinterface_ln12259 = specinterface void @_ssdm_op_SpecInterface, i64 %A_c1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln12259"/></StgValue>
</operation>

<operation id="1159" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
.split:859 %empty_2163 = specchannel i32 @_ssdm_op_SpecChannel, void @B_c2_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i64 %B_c2, i64 %B_c2

]]></Node>
<StgValue><ssdm name="empty_2163"/></StgValue>
</operation>

<operation id="1160" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:860 %specinterface_ln12259 = specinterface void @_ssdm_op_SpecInterface, i64 %B_c2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln12259"/></StgValue>
</operation>

<operation id="1161" st_id="58" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="0">
<![CDATA[
.split:982 %call_ln14152 = call void @D_drain_IO_L3_out_serialize_x0, i128 %fifo_D_drain_D_drain_IO_L3_out_serialize_x0, i128 %D

]]></Node>
<StgValue><ssdm name="call_ln14152"/></StgValue>
</operation>

<operation id="1162" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="0">
<![CDATA[
.split:983 %ret_ln14157 = ret

]]></Node>
<StgValue><ssdm name="ret_ln14157"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
