<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: arch/mips/interrupts.hh Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_ea9599923402ca8ab47fc3e495999dea.html">arch</a></li><li class="navelem"><a class="el" href="dir_dde9a2d05fdc2dafdbc9060a892ecde4.html">mips</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">interrupts.hh</div>  </div>
</div><!--header-->
<div class="contents">
<a href="mips_2interrupts_8hh.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2007 MIPS Technologies, Inc.</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * Authors: Rick Strong</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#ifndef __ARCH_MIPS_INTERRUPT_HH__</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#define __ARCH_MIPS_INTERRUPT_HH__</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#include &lt;string&gt;</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="generic_2interrupts_8hh.html">arch/generic/interrupts.hh</a>&quot;</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="arch_2mips_2faults_8hh.html">arch/mips/faults.hh</a>&quot;</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="compiler_8hh.html">base/compiler.hh</a>&quot;</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="logging_8hh.html">base/logging.hh</a>&quot;</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#include &quot;params/MipsInterrupts.hh&quot;</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="serialize_8hh.html">sim/serialize.hh</a>&quot;</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="keyword">class </span><a class="code" href="classBaseCPU.html">BaseCPU</a>;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="keyword">class </span>Checkpoint;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceMipsISA.html">MipsISA</a></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;{</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="classMipsISA_1_1Interrupts.html">   49</a></span>&#160;<span class="keyword">class </span><a class="code" href="classMipsISA_1_1Interrupts.html">Interrupts</a> : <span class="keyword">public</span> <a class="code" href="classBaseInterrupts.html">BaseInterrupts</a></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;{</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="classMipsISA_1_1Interrupts.html#aa67b809d3adea40fd25dca48a3f26b29">   52</a></span>&#160;    <span class="keyword">typedef</span> MipsInterruptsParams <a class="code" href="classMipsISA_1_1Interrupts.html#aa67b809d3adea40fd25dca48a3f26b29">Params</a>;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;    <span class="keyword">const</span> Params *</div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="classMipsISA_1_1Interrupts.html#a81bb04f4cab5f72e465564df9e465384">   55</a></span>&#160;    <a class="code" href="classMipsISA_1_1Interrupts.html#a81bb04f4cab5f72e465564df9e465384">params</a>()<span class="keyword"> const</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">dynamic_cast&lt;</span><span class="keyword">const </span>Params *<span class="keyword">&gt;</span>(<a class="code" href="classSimObject.html#a99880551669bb51d749676f678b1dcc8">_params</a>);</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;    }</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;</div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="classMipsISA_1_1Interrupts.html#af6ba807d6fae9f98f7ec5fccec45d3c1">   60</a></span>&#160;    <a class="code" href="classMipsISA_1_1Interrupts.html#af6ba807d6fae9f98f7ec5fccec45d3c1">Interrupts</a>(Params * <a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a>) : <a class="code" href="classBaseInterrupts.html">BaseInterrupts</a>(p)</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;    {</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;    }</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="classMipsISA_1_1Interrupts.html#ae9a0123c859117463ed384a36b5d8197">   65</a></span>&#160;    <a class="code" href="classMipsISA_1_1Interrupts.html#ae9a0123c859117463ed384a36b5d8197">setCPU</a>(<a class="code" href="classBaseCPU.html">BaseCPU</a> *_cpu)</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;    {}</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;    <span class="comment">//  post(int int_num, int index) is responsible</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;    <span class="comment">//  for posting an interrupt. It sets a bit</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;    <span class="comment">//  in intstatus corresponding to Cause IP*. The</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;    <span class="comment">//  MIPS register Cause is updated by updateIntrInfo</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;    <span class="comment">//  which is called by checkInterrupts</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;    <span class="comment">//</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classMipsISA_1_1Interrupts.html#ad3efdd2c5382b10408f051ac96e7b900">post</a>(<span class="keywordtype">int</span> int_num, <a class="code" href="classThreadContext.html">ThreadContext</a> *tc);</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classMipsISA_1_1Interrupts.html#ad3efdd2c5382b10408f051ac96e7b900">post</a>(<span class="keywordtype">int</span> int_num, <span class="keywordtype">int</span> <a class="code" href="namespaceMipsISA.html#aeeb2c1446acc9f3e056faacf09c36f7a">index</a>);</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;    <span class="comment">// clear(int int_num, int index) is responsible</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;    <span class="comment">//  for clearing an interrupt. It clear a bit</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;    <span class="comment">//  in intstatus corresponding to Cause IP*. The</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;    <span class="comment">//  MIPS register Cause is updated by updateIntrInfo</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;    <span class="comment">//  which is called by checkInterrupts</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;    <span class="comment">//</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classMipsISA_1_1Interrupts.html#a5b7c3f6620c57db7d6a3477fc6711063">clear</a>(<span class="keywordtype">int</span> int_num, <a class="code" href="classThreadContext.html">ThreadContext</a>* tc);</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classMipsISA_1_1Interrupts.html#a5b7c3f6620c57db7d6a3477fc6711063">clear</a>(<span class="keywordtype">int</span> int_num, <span class="keywordtype">int</span> index);</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;    <span class="comment">//  clearAll() is responsible</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;    <span class="comment">//  for clearing all interrupts. It clears all bits</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;    <span class="comment">//  in intstatus corresponding to Cause IP*. The</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;    <span class="comment">//  MIPS register Cause is updated by updateIntrInfo</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;    <span class="comment">//  which is called by checkInterrupts</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;    <span class="comment">//</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classMipsISA_1_1Interrupts.html#a5ff0aa8532051e79e66a4c58b31f5686">clearAll</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc);</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classMipsISA_1_1Interrupts.html#a5ff0aa8532051e79e66a4c58b31f5686">clearAll</a>();</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;    <span class="comment">// getInterrupt(ThreadContext * tc) checks if an interrupt</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;    <span class="comment">//  should be returned. It ands the interrupt mask and</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;    <span class="comment">//  and interrupt pending bits to see if one exists. It</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;    <span class="comment">//  also makes sure interrupts are enabled (IE) and</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;    <span class="comment">//  that ERL and ERX are not set</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;    <span class="comment">//</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;    <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> <a class="code" href="classMipsISA_1_1Interrupts.html#acc82649ef3c85158363e5227c53a8d73">getInterrupt</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc);</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;    <span class="comment">// updateIntrInfo(ThreadContext *tc) const syncs the</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;    <span class="comment">//  MIPS cause register with the instatus variable. instatus</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;    <span class="comment">//  is essentially a copy of the MIPS cause[IP7:IP0]</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;    <span class="comment">//</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classMipsISA_1_1Interrupts.html#a877d6ced214328b2cb822fd7769d82e2">updateIntrInfo</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc);</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classMipsISA_1_1Interrupts.html#af3e5fcbcf6c84bba9c81f0da782e5457">interruptsPending</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc) <span class="keyword">const</span>;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classMipsISA_1_1Interrupts.html#a39e562d2169f05c971e0825fcf340bb5">onCpuTimerInterrupt</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc) <span class="keyword">const</span>;</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classMipsISA_1_1Interrupts.html#a4e0c6ee67bb0221aac126a2855873793">checkInterrupts</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc) <span class="keyword">const</span>;</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="classMipsISA_1_1Interrupts.html#afcdc7ddb4bad5f62169adc17de0f301c">  113</a></span>&#160;    <a class="code" href="classMipsISA_1_1Interrupts.html#afcdc7ddb4bad5f62169adc17de0f301c">serialize</a>(<a class="code" href="serialize_8hh.html#a821b5f5905353967b548ad54944d553e">CheckpointOut</a> &amp;<a class="code" href="namespacecp.html">cp</a>)<span class="keyword"> const override</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;        <a class="code" href="logging_8hh.html#acad519418dbfdd70c1208711e609c80e">fatal</a>(<span class="stringliteral">&quot;Serialization of Interrupts Unimplemented for MIPS&quot;</span>);</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;    }</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="classMipsISA_1_1Interrupts.html#a72190b89baa3751d284a41f40cfa294c">  119</a></span>&#160;    <a class="code" href="classMipsISA_1_1Interrupts.html#a72190b89baa3751d284a41f40cfa294c">unserialize</a>(<a class="code" href="classCheckpointIn.html">CheckpointIn</a> &amp;<a class="code" href="namespacecp.html">cp</a>)<span class="keyword"> override</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;        <a class="code" href="logging_8hh.html#acad519418dbfdd70c1208711e609c80e">fatal</a>(<span class="stringliteral">&quot;Unserialization of Interrupts Unimplemented for MIPS&quot;</span>);</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;    }</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;};</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;}</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;</div><div class="ttc" id="classMipsISA_1_1Interrupts_html_a4e0c6ee67bb0221aac126a2855873793"><div class="ttname"><a href="classMipsISA_1_1Interrupts.html#a4e0c6ee67bb0221aac126a2855873793">MipsISA::Interrupts::checkInterrupts</a></div><div class="ttdeci">bool checkInterrupts(ThreadContext *tc) const</div><div class="ttdef"><b>Definition:</b> <a href="mips_2interrupts_8cc_source.html#l00110">interrupts.cc:110</a></div></div>
<div class="ttc" id="logging_8hh_html"><div class="ttname"><a href="logging_8hh.html">logging.hh</a></div></div>
<div class="ttc" id="classMipsISA_1_1Interrupts_html_ad3efdd2c5382b10408f051ac96e7b900"><div class="ttname"><a href="classMipsISA_1_1Interrupts.html#ad3efdd2c5382b10408f051ac96e7b900">MipsISA::Interrupts::post</a></div><div class="ttdeci">void post(int int_num, ThreadContext *tc)</div><div class="ttdef"><b>Definition:</b> <a href="mips_2interrupts_8cc_source.html#l00059">interrupts.cc:59</a></div></div>
<div class="ttc" id="generic_2interrupts_8hh_html"><div class="ttname"><a href="generic_2interrupts_8hh.html">interrupts.hh</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_aeeb2c1446acc9f3e056faacf09c36f7a"><div class="ttname"><a href="namespaceMipsISA.html#aeeb2c1446acc9f3e056faacf09c36f7a">MipsISA::index</a></div><div class="ttdeci">Bitfield&lt; 30, 0 &gt; index</div><div class="ttdef"><b>Definition:</b> <a href="mips_2pra__constants_8hh_source.html#l00046">pra_constants.hh:46</a></div></div>
<div class="ttc" id="classMipsISA_1_1Interrupts_html_a5b7c3f6620c57db7d6a3477fc6711063"><div class="ttname"><a href="classMipsISA_1_1Interrupts.html#a5b7c3f6620c57db7d6a3477fc6711063">MipsISA::Interrupts::clear</a></div><div class="ttdeci">void clear(int int_num, ThreadContext *tc)</div><div class="ttdef"><b>Definition:</b> <a href="mips_2interrupts_8cc_source.html#l00077">interrupts.cc:77</a></div></div>
<div class="ttc" id="logging_8hh_html_acad519418dbfdd70c1208711e609c80e"><div class="ttname"><a href="logging_8hh.html#acad519418dbfdd70c1208711e609c80e">fatal</a></div><div class="ttdeci">#define fatal(...)</div><div class="ttdoc">This implements a cprintf based fatal() function. </div><div class="ttdef"><b>Definition:</b> <a href="logging_8hh_source.html#l00175">logging.hh:175</a></div></div>
<div class="ttc" id="classMipsISA_1_1Interrupts_html_af3e5fcbcf6c84bba9c81f0da782e5457"><div class="ttname"><a href="classMipsISA_1_1Interrupts.html#af3e5fcbcf6c84bba9c81f0da782e5457">MipsISA::Interrupts::interruptsPending</a></div><div class="ttdeci">bool interruptsPending(ThreadContext *tc) const</div><div class="ttdef"><b>Definition:</b> <a href="mips_2interrupts_8cc_source.html#l00162">interrupts.cc:162</a></div></div>
<div class="ttc" id="classMipsISA_1_1Interrupts_html_ae9a0123c859117463ed384a36b5d8197"><div class="ttname"><a href="classMipsISA_1_1Interrupts.html#ae9a0123c859117463ed384a36b5d8197">MipsISA::Interrupts::setCPU</a></div><div class="ttdeci">void setCPU(BaseCPU *_cpu)</div><div class="ttdef"><b>Definition:</b> <a href="mips_2interrupts_8hh_source.html#l00065">interrupts.hh:65</a></div></div>
<div class="ttc" id="classMipsISA_1_1Interrupts_html_a72190b89baa3751d284a41f40cfa294c"><div class="ttname"><a href="classMipsISA_1_1Interrupts.html#a72190b89baa3751d284a41f40cfa294c">MipsISA::Interrupts::unserialize</a></div><div class="ttdeci">void unserialize(CheckpointIn &amp;cp) override</div><div class="ttdoc">Unserialize an object. </div><div class="ttdef"><b>Definition:</b> <a href="mips_2interrupts_8hh_source.html#l00119">interrupts.hh:119</a></div></div>
<div class="ttc" id="namespacecp_html"><div class="ttname"><a href="namespacecp.html">cp</a></div><div class="ttdef"><b>Definition:</b> <a href="cprintf_8cc_source.html#l00042">cprintf.cc:42</a></div></div>
<div class="ttc" id="classMipsISA_1_1Interrupts_html_a5ff0aa8532051e79e66a4c58b31f5686"><div class="ttname"><a href="classMipsISA_1_1Interrupts.html#a5ff0aa8532051e79e66a4c58b31f5686">MipsISA::Interrupts::clearAll</a></div><div class="ttdeci">void clearAll()</div><div class="ttdef"><b>Definition:</b> <a href="mips_2interrupts_8cc_source.html#l00103">interrupts.cc:103</a></div></div>
<div class="ttc" id="classThreadContext_html"><div class="ttname"><a href="classThreadContext.html">ThreadContext</a></div><div class="ttdoc">ThreadContext is the external interface to all thread state for anything outside of the CPU...</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2thread__context_8hh_source.html#l00092">thread_context.hh:92</a></div></div>
<div class="ttc" id="classMipsISA_1_1Interrupts_html_acc82649ef3c85158363e5227c53a8d73"><div class="ttname"><a href="classMipsISA_1_1Interrupts.html#acc82649ef3c85158363e5227c53a8d73">MipsISA::Interrupts::getInterrupt</a></div><div class="ttdeci">Fault getInterrupt(ThreadContext *tc)</div><div class="ttdef"><b>Definition:</b> <a href="mips_2interrupts_8cc_source.html#l00133">interrupts.cc:133</a></div></div>
<div class="ttc" id="classMipsISA_1_1Interrupts_html"><div class="ttname"><a href="classMipsISA_1_1Interrupts.html">MipsISA::Interrupts</a></div><div class="ttdef"><b>Definition:</b> <a href="mips_2interrupts_8hh_source.html#l00049">interrupts.hh:49</a></div></div>
<div class="ttc" id="classMipsISA_1_1Interrupts_html_aa67b809d3adea40fd25dca48a3f26b29"><div class="ttname"><a href="classMipsISA_1_1Interrupts.html#aa67b809d3adea40fd25dca48a3f26b29">MipsISA::Interrupts::Params</a></div><div class="ttdeci">MipsInterruptsParams Params</div><div class="ttdef"><b>Definition:</b> <a href="mips_2interrupts_8hh_source.html#l00052">interrupts.hh:52</a></div></div>
<div class="ttc" id="classBaseInterrupts_html"><div class="ttname"><a href="classBaseInterrupts.html">BaseInterrupts</a></div><div class="ttdef"><b>Definition:</b> <a href="generic_2interrupts_8hh_source.html#l00039">interrupts.hh:39</a></div></div>
<div class="ttc" id="arch_2mips_2faults_8hh_html"><div class="ttname"><a href="arch_2mips_2faults_8hh.html">faults.hh</a></div></div>
<div class="ttc" id="classCheckpointIn_html"><div class="ttname"><a href="classCheckpointIn.html">CheckpointIn</a></div><div class="ttdef"><b>Definition:</b> <a href="serialize_8hh_source.html#l00072">serialize.hh:72</a></div></div>
<div class="ttc" id="serialize_8hh_html"><div class="ttname"><a href="serialize_8hh.html">serialize.hh</a></div></div>
<div class="ttc" id="serialize_8hh_html_a821b5f5905353967b548ad54944d553e"><div class="ttname"><a href="serialize_8hh.html#a821b5f5905353967b548ad54944d553e">CheckpointOut</a></div><div class="ttdeci">std::ostream CheckpointOut</div><div class="ttdef"><b>Definition:</b> <a href="serialize_8hh_source.html#l00068">serialize.hh:68</a></div></div>
<div class="ttc" id="classSimObject_html_a99880551669bb51d749676f678b1dcc8"><div class="ttname"><a href="classSimObject.html#a99880551669bb51d749676f678b1dcc8">SimObject::_params</a></div><div class="ttdeci">const SimObjectParams * _params</div><div class="ttdoc">Cached copy of the object parameters. </div><div class="ttdef"><b>Definition:</b> <a href="sim__object_8hh_source.html#l00110">sim_object.hh:110</a></div></div>
<div class="ttc" id="classBaseCPU_html"><div class="ttname"><a href="classBaseCPU.html">BaseCPU</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu__dummy_8hh_source.html#l00045">cpu_dummy.hh:45</a></div></div>
<div class="ttc" id="compiler_8hh_html"><div class="ttname"><a href="compiler_8hh.html">compiler.hh</a></div></div>
<div class="ttc" id="namespaceMipsISA_html"><div class="ttname"><a href="namespaceMipsISA.html">MipsISA</a></div><div class="ttdef"><b>Definition:</b> <a href="mips_2decoder_8cc_source.html#l00033">decoder.cc:33</a></div></div>
<div class="ttc" id="classMipsISA_1_1Interrupts_html_a81bb04f4cab5f72e465564df9e465384"><div class="ttname"><a href="classMipsISA_1_1Interrupts.html#a81bb04f4cab5f72e465564df9e465384">MipsISA::Interrupts::params</a></div><div class="ttdeci">const Params * params() const</div><div class="ttdef"><b>Definition:</b> <a href="mips_2interrupts_8hh_source.html#l00055">interrupts.hh:55</a></div></div>
<div class="ttc" id="classMipsISA_1_1Interrupts_html_a877d6ced214328b2cb822fd7769d82e2"><div class="ttname"><a href="classMipsISA_1_1Interrupts.html#a877d6ced214328b2cb822fd7769d82e2">MipsISA::Interrupts::updateIntrInfo</a></div><div class="ttdeci">void updateIntrInfo(ThreadContext *tc)</div><div class="ttdef"><b>Definition:</b> <a href="mips_2interrupts_8cc_source.html#l00156">interrupts.cc:156</a></div></div>
<div class="ttc" id="classMipsISA_1_1Interrupts_html_a39e562d2169f05c971e0825fcf340bb5"><div class="ttname"><a href="classMipsISA_1_1Interrupts.html#a39e562d2169f05c971e0825fcf340bb5">MipsISA::Interrupts::onCpuTimerInterrupt</a></div><div class="ttdeci">bool onCpuTimerInterrupt(ThreadContext *tc) const</div><div class="ttdef"><b>Definition:</b> <a href="mips_2interrupts_8cc_source.html#l00146">interrupts.cc:146</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_ae12ae9e12fab22594609e2fefce7f7c2"><div class="ttname"><a href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">MipsISA::p</a></div><div class="ttdeci">Bitfield&lt; 0 &gt; p</div><div class="ttdef"><b>Definition:</b> <a href="mips_2pra__constants_8hh_source.html#l00325">pra_constants.hh:325</a></div></div>
<div class="ttc" id="base_2types_8hh_html_afbdce43497ec3a10ccb2d2141fb1def1"><div class="ttname"><a href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a></div><div class="ttdeci">std::shared_ptr&lt; FaultBase &gt; Fault</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00240">types.hh:240</a></div></div>
<div class="ttc" id="classMipsISA_1_1Interrupts_html_af6ba807d6fae9f98f7ec5fccec45d3c1"><div class="ttname"><a href="classMipsISA_1_1Interrupts.html#af6ba807d6fae9f98f7ec5fccec45d3c1">MipsISA::Interrupts::Interrupts</a></div><div class="ttdeci">Interrupts(Params *p)</div><div class="ttdef"><b>Definition:</b> <a href="mips_2interrupts_8hh_source.html#l00060">interrupts.hh:60</a></div></div>
<div class="ttc" id="classMipsISA_1_1Interrupts_html_afcdc7ddb4bad5f62169adc17de0f301c"><div class="ttname"><a href="classMipsISA_1_1Interrupts.html#afcdc7ddb4bad5f62169adc17de0f301c">MipsISA::Interrupts::serialize</a></div><div class="ttdeci">void serialize(CheckpointOut &amp;cp) const override</div><div class="ttdoc">Serialize an object. </div><div class="ttdef"><b>Definition:</b> <a href="mips_2interrupts_8hh_source.html#l00113">interrupts.hh:113</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:04 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
