INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/project_4/project_4.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/project_4/project_4.srcs/sim_1/new/dataMemory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory_tb
