
F0_UART.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001130  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  080011f0  080011f0  000111f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001220  08001220  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08001220  08001220  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001220  08001220  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001220  08001220  00011220  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001224  08001224  00011224  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08001228  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  2000000c  08001234  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000002c  08001234  0002002c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000386c  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00000e39  00000000  00000000  000238a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000348  00000000  00000000  000246e0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000002c0  00000000  00000000  00024a28  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0000b6d0  00000000  00000000  00024ce8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00003948  00000000  00000000  000303b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000419f5  00000000  00000000  00033d00  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000756f5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000009d4  00000000  00000000  00075770  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080011d8 	.word	0x080011d8

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	080011d8 	.word	0x080011d8

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	b082      	sub	sp, #8
 8000224:	af00      	add	r7, sp, #0
 8000226:	0002      	movs	r2, r0
 8000228:	1dfb      	adds	r3, r7, #7
 800022a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800022c:	1dfb      	adds	r3, r7, #7
 800022e:	781b      	ldrb	r3, [r3, #0]
 8000230:	2b7f      	cmp	r3, #127	; 0x7f
 8000232:	d809      	bhi.n	8000248 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000234:	1dfb      	adds	r3, r7, #7
 8000236:	781b      	ldrb	r3, [r3, #0]
 8000238:	001a      	movs	r2, r3
 800023a:	231f      	movs	r3, #31
 800023c:	401a      	ands	r2, r3
 800023e:	4b04      	ldr	r3, [pc, #16]	; (8000250 <__NVIC_EnableIRQ+0x30>)
 8000240:	2101      	movs	r1, #1
 8000242:	4091      	lsls	r1, r2
 8000244:	000a      	movs	r2, r1
 8000246:	601a      	str	r2, [r3, #0]
  }
}
 8000248:	46c0      	nop			; (mov r8, r8)
 800024a:	46bd      	mov	sp, r7
 800024c:	b002      	add	sp, #8
 800024e:	bd80      	pop	{r7, pc}
 8000250:	e000e100 	.word	0xe000e100

08000254 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000254:	b580      	push	{r7, lr}
 8000256:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000258:	f000 f93c 	bl	80004d4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800025c:	f000 f816 	bl	800028c <SystemClock_Config>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
//  MX_GPIO_Init();
  /* USER CODE BEGIN 2 */
  CMSIS_init();
 8000260:	f000 f86c 	bl	800033c <CMSIS_init>
  /** Interrupt */
  NVIC_EnableIRQ(USART1_IRQn);
 8000264:	201b      	movs	r0, #27
 8000266:	f7ff ffdb 	bl	8000220 <__NVIC_EnableIRQ>
  /* USER CODE BEGIN WHILE */
  while (1) {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    if (GPIOB->ODR & (0x01 << 3)) {
 800026a:	4b07      	ldr	r3, [pc, #28]	; (8000288 <main+0x34>)
 800026c:	695b      	ldr	r3, [r3, #20]
 800026e:	2208      	movs	r2, #8
 8000270:	4013      	ands	r3, r2
 8000272:	d0fa      	beq.n	800026a <main+0x16>
      HAL_Delay(200);
 8000274:	20c8      	movs	r0, #200	; 0xc8
 8000276:	f000 f991 	bl	800059c <HAL_Delay>
      GPIOB->ODR &= ~(0x01 << 3);
 800027a:	4b03      	ldr	r3, [pc, #12]	; (8000288 <main+0x34>)
 800027c:	695a      	ldr	r2, [r3, #20]
 800027e:	4b02      	ldr	r3, [pc, #8]	; (8000288 <main+0x34>)
 8000280:	2108      	movs	r1, #8
 8000282:	438a      	bics	r2, r1
 8000284:	615a      	str	r2, [r3, #20]
    if (GPIOB->ODR & (0x01 << 3)) {
 8000286:	e7f0      	b.n	800026a <main+0x16>
 8000288:	48000400 	.word	0x48000400

0800028c <SystemClock_Config>:

/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void) {
 800028c:	b590      	push	{r4, r7, lr}
 800028e:	b095      	sub	sp, #84	; 0x54
 8000290:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000292:	2420      	movs	r4, #32
 8000294:	193b      	adds	r3, r7, r4
 8000296:	0018      	movs	r0, r3
 8000298:	2330      	movs	r3, #48	; 0x30
 800029a:	001a      	movs	r2, r3
 800029c:	2100      	movs	r1, #0
 800029e:	f000 ff93 	bl	80011c8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002a2:	2310      	movs	r3, #16
 80002a4:	18fb      	adds	r3, r7, r3
 80002a6:	0018      	movs	r0, r3
 80002a8:	2310      	movs	r3, #16
 80002aa:	001a      	movs	r2, r3
 80002ac:	2100      	movs	r1, #0
 80002ae:	f000 ff8b 	bl	80011c8 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80002b2:	003b      	movs	r3, r7
 80002b4:	0018      	movs	r0, r3
 80002b6:	2310      	movs	r3, #16
 80002b8:	001a      	movs	r2, r3
 80002ba:	2100      	movs	r1, #0
 80002bc:	f000 ff84 	bl	80011c8 <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80002c0:	0021      	movs	r1, r4
 80002c2:	187b      	adds	r3, r7, r1
 80002c4:	2202      	movs	r2, #2
 80002c6:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002c8:	187b      	adds	r3, r7, r1
 80002ca:	2201      	movs	r2, #1
 80002cc:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80002ce:	187b      	adds	r3, r7, r1
 80002d0:	2210      	movs	r2, #16
 80002d2:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80002d4:	187b      	adds	r3, r7, r1
 80002d6:	2200      	movs	r2, #0
 80002d8:	621a      	str	r2, [r3, #32]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80002da:	187b      	adds	r3, r7, r1
 80002dc:	0018      	movs	r0, r3
 80002de:	f000 fa33 	bl	8000748 <HAL_RCC_OscConfig>
 80002e2:	1e03      	subs	r3, r0, #0
 80002e4:	d001      	beq.n	80002ea <SystemClock_Config+0x5e>
    Error_Handler();
 80002e6:	f000 f883 	bl	80003f0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002ea:	2110      	movs	r1, #16
 80002ec:	187b      	adds	r3, r7, r1
 80002ee:	2207      	movs	r2, #7
 80002f0:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80002f2:	187b      	adds	r3, r7, r1
 80002f4:	2200      	movs	r2, #0
 80002f6:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002f8:	187b      	adds	r3, r7, r1
 80002fa:	2200      	movs	r2, #0
 80002fc:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80002fe:	187b      	adds	r3, r7, r1
 8000300:	2200      	movs	r2, #0
 8000302:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK) {
 8000304:	187b      	adds	r3, r7, r1
 8000306:	2100      	movs	r1, #0
 8000308:	0018      	movs	r0, r3
 800030a:	f000 fd39 	bl	8000d80 <HAL_RCC_ClockConfig>
 800030e:	1e03      	subs	r3, r0, #0
 8000310:	d001      	beq.n	8000316 <SystemClock_Config+0x8a>
    Error_Handler();
 8000312:	f000 f86d 	bl	80003f0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000316:	003b      	movs	r3, r7
 8000318:	2201      	movs	r2, #1
 800031a:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 800031c:	003b      	movs	r3, r7
 800031e:	2200      	movs	r2, #0
 8000320:	609a      	str	r2, [r3, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 8000322:	003b      	movs	r3, r7
 8000324:	0018      	movs	r0, r3
 8000326:	f000 fe5d 	bl	8000fe4 <HAL_RCCEx_PeriphCLKConfig>
 800032a:	1e03      	subs	r3, r0, #0
 800032c:	d001      	beq.n	8000332 <SystemClock_Config+0xa6>
    Error_Handler();
 800032e:	f000 f85f 	bl	80003f0 <Error_Handler>
  }
}
 8000332:	46c0      	nop			; (mov r8, r8)
 8000334:	46bd      	mov	sp, r7
 8000336:	b015      	add	sp, #84	; 0x54
 8000338:	bd90      	pop	{r4, r7, pc}
	...

0800033c <CMSIS_init>:
//
//}

/* USER CODE BEGIN 4 */

static void CMSIS_init(void) {
 800033c:	b580      	push	{r7, lr}
 800033e:	af00      	add	r7, sp, #0
  /** GPIO */
  RCC->AHBENR |= RCC_AHBENR_GPIOAEN;
 8000340:	4b19      	ldr	r3, [pc, #100]	; (80003a8 <CMSIS_init+0x6c>)
 8000342:	695a      	ldr	r2, [r3, #20]
 8000344:	4b18      	ldr	r3, [pc, #96]	; (80003a8 <CMSIS_init+0x6c>)
 8000346:	2180      	movs	r1, #128	; 0x80
 8000348:	0289      	lsls	r1, r1, #10
 800034a:	430a      	orrs	r2, r1
 800034c:	615a      	str	r2, [r3, #20]
  RCC->AHBENR |= RCC_AHBENR_GPIOBEN;
 800034e:	4b16      	ldr	r3, [pc, #88]	; (80003a8 <CMSIS_init+0x6c>)
 8000350:	695a      	ldr	r2, [r3, #20]
 8000352:	4b15      	ldr	r3, [pc, #84]	; (80003a8 <CMSIS_init+0x6c>)
 8000354:	2180      	movs	r1, #128	; 0x80
 8000356:	02c9      	lsls	r1, r1, #11
 8000358:	430a      	orrs	r2, r1
 800035a:	615a      	str	r2, [r3, #20]
  GPIOB->MODER  &= ~(0x3 << (3 * 2)); // Clear
 800035c:	4b13      	ldr	r3, [pc, #76]	; (80003ac <CMSIS_init+0x70>)
 800035e:	681a      	ldr	r2, [r3, #0]
 8000360:	4b12      	ldr	r3, [pc, #72]	; (80003ac <CMSIS_init+0x70>)
 8000362:	21c0      	movs	r1, #192	; 0xc0
 8000364:	438a      	bics	r2, r1
 8000366:	601a      	str	r2, [r3, #0]
  GPIOB->MODER  |=  (0x1 << (3 * 2)); // Configure LED to output
 8000368:	4b10      	ldr	r3, [pc, #64]	; (80003ac <CMSIS_init+0x70>)
 800036a:	681a      	ldr	r2, [r3, #0]
 800036c:	4b0f      	ldr	r3, [pc, #60]	; (80003ac <CMSIS_init+0x70>)
 800036e:	2140      	movs	r1, #64	; 0x40
 8000370:	430a      	orrs	r2, r1
 8000372:	601a      	str	r2, [r3, #0]
  GPIOB->OTYPER &= ~(1 << 3); // push/pull (clear open drain)
 8000374:	4b0d      	ldr	r3, [pc, #52]	; (80003ac <CMSIS_init+0x70>)
 8000376:	685a      	ldr	r2, [r3, #4]
 8000378:	4b0c      	ldr	r3, [pc, #48]	; (80003ac <CMSIS_init+0x70>)
 800037a:	2108      	movs	r1, #8
 800037c:	438a      	bics	r2, r1
 800037e:	605a      	str	r2, [r3, #4]

  /** USART */
  RCC->APB2ENR |= RCC_APB2ENR_USART1EN;
 8000380:	4b09      	ldr	r3, [pc, #36]	; (80003a8 <CMSIS_init+0x6c>)
 8000382:	699a      	ldr	r2, [r3, #24]
 8000384:	4b08      	ldr	r3, [pc, #32]	; (80003a8 <CMSIS_init+0x6c>)
 8000386:	2180      	movs	r1, #128	; 0x80
 8000388:	01c9      	lsls	r1, r1, #7
 800038a:	430a      	orrs	r2, r1
 800038c:	619a      	str	r2, [r3, #24]
  USART1->BRR = (48000000 / 16 * 9600); // 9600 baud
 800038e:	4b08      	ldr	r3, [pc, #32]	; (80003b0 <CMSIS_init+0x74>)
 8000390:	4a08      	ldr	r2, [pc, #32]	; (80003b4 <CMSIS_init+0x78>)
 8000392:	60da      	str	r2, [r3, #12]
  USART1->CR1 |= (USART_CR1_TE | USART_CR1_RE | USART_CR1_PEIE | USART_CR1_RXNEIE | USART_CR1_UE);
 8000394:	4b06      	ldr	r3, [pc, #24]	; (80003b0 <CMSIS_init+0x74>)
 8000396:	681a      	ldr	r2, [r3, #0]
 8000398:	4b05      	ldr	r3, [pc, #20]	; (80003b0 <CMSIS_init+0x74>)
 800039a:	212e      	movs	r1, #46	; 0x2e
 800039c:	31ff      	adds	r1, #255	; 0xff
 800039e:	430a      	orrs	r2, r1
 80003a0:	601a      	str	r2, [r3, #0]
}
 80003a2:	46c0      	nop			; (mov r8, r8)
 80003a4:	46bd      	mov	sp, r7
 80003a6:	bd80      	pop	{r7, pc}
 80003a8:	40021000 	.word	0x40021000
 80003ac:	48000400 	.word	0x48000400
 80003b0:	40013800 	.word	0x40013800
 80003b4:	b49d2000 	.word	0xb49d2000

080003b8 <USART1_IRQHandler>:

void USART1_IRQHandler(void) {
 80003b8:	b580      	push	{r7, lr}
 80003ba:	b082      	sub	sp, #8
 80003bc:	af00      	add	r7, sp, #0
  if (USART1->ISR & USART_ISR_RXNE) { // If RX not empty
 80003be:	4b0a      	ldr	r3, [pc, #40]	; (80003e8 <USART1_IRQHandler+0x30>)
 80003c0:	69db      	ldr	r3, [r3, #28]
 80003c2:	2220      	movs	r2, #32
 80003c4:	4013      	ands	r3, r2
 80003c6:	d00a      	beq.n	80003de <USART1_IRQHandler+0x26>
    char temp = USART1->RDR; // Receive data register
 80003c8:	4b07      	ldr	r3, [pc, #28]	; (80003e8 <USART1_IRQHandler+0x30>)
 80003ca:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80003cc:	b29a      	uxth	r2, r3
 80003ce:	1dfb      	adds	r3, r7, #7
 80003d0:	701a      	strb	r2, [r3, #0]
    // Flash the LED for every byte (send more bytes to and observe longer period of illumination)
    GPIOB->ODR |= (0x01 << 3);
 80003d2:	4b06      	ldr	r3, [pc, #24]	; (80003ec <USART1_IRQHandler+0x34>)
 80003d4:	695a      	ldr	r2, [r3, #20]
 80003d6:	4b05      	ldr	r3, [pc, #20]	; (80003ec <USART1_IRQHandler+0x34>)
 80003d8:	2108      	movs	r1, #8
 80003da:	430a      	orrs	r2, r1
 80003dc:	615a      	str	r2, [r3, #20]
  }
}
 80003de:	46c0      	nop			; (mov r8, r8)
 80003e0:	46bd      	mov	sp, r7
 80003e2:	b002      	add	sp, #8
 80003e4:	bd80      	pop	{r7, pc}
 80003e6:	46c0      	nop			; (mov r8, r8)
 80003e8:	40013800 	.word	0x40013800
 80003ec:	48000400 	.word	0x48000400

080003f0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80003f0:	b580      	push	{r7, lr}
 80003f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80003f4:	46c0      	nop			; (mov r8, r8)
 80003f6:	46bd      	mov	sp, r7
 80003f8:	bd80      	pop	{r7, pc}
	...

080003fc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80003fc:	b580      	push	{r7, lr}
 80003fe:	b082      	sub	sp, #8
 8000400:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000402:	4b0f      	ldr	r3, [pc, #60]	; (8000440 <HAL_MspInit+0x44>)
 8000404:	699a      	ldr	r2, [r3, #24]
 8000406:	4b0e      	ldr	r3, [pc, #56]	; (8000440 <HAL_MspInit+0x44>)
 8000408:	2101      	movs	r1, #1
 800040a:	430a      	orrs	r2, r1
 800040c:	619a      	str	r2, [r3, #24]
 800040e:	4b0c      	ldr	r3, [pc, #48]	; (8000440 <HAL_MspInit+0x44>)
 8000410:	699b      	ldr	r3, [r3, #24]
 8000412:	2201      	movs	r2, #1
 8000414:	4013      	ands	r3, r2
 8000416:	607b      	str	r3, [r7, #4]
 8000418:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800041a:	4b09      	ldr	r3, [pc, #36]	; (8000440 <HAL_MspInit+0x44>)
 800041c:	69da      	ldr	r2, [r3, #28]
 800041e:	4b08      	ldr	r3, [pc, #32]	; (8000440 <HAL_MspInit+0x44>)
 8000420:	2180      	movs	r1, #128	; 0x80
 8000422:	0549      	lsls	r1, r1, #21
 8000424:	430a      	orrs	r2, r1
 8000426:	61da      	str	r2, [r3, #28]
 8000428:	4b05      	ldr	r3, [pc, #20]	; (8000440 <HAL_MspInit+0x44>)
 800042a:	69da      	ldr	r2, [r3, #28]
 800042c:	2380      	movs	r3, #128	; 0x80
 800042e:	055b      	lsls	r3, r3, #21
 8000430:	4013      	ands	r3, r2
 8000432:	603b      	str	r3, [r7, #0]
 8000434:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000436:	46c0      	nop			; (mov r8, r8)
 8000438:	46bd      	mov	sp, r7
 800043a:	b002      	add	sp, #8
 800043c:	bd80      	pop	{r7, pc}
 800043e:	46c0      	nop			; (mov r8, r8)
 8000440:	40021000 	.word	0x40021000

08000444 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000444:	b580      	push	{r7, lr}
 8000446:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000448:	46c0      	nop			; (mov r8, r8)
 800044a:	46bd      	mov	sp, r7
 800044c:	bd80      	pop	{r7, pc}

0800044e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800044e:	b580      	push	{r7, lr}
 8000450:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000452:	e7fe      	b.n	8000452 <HardFault_Handler+0x4>

08000454 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000454:	b580      	push	{r7, lr}
 8000456:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000458:	46c0      	nop			; (mov r8, r8)
 800045a:	46bd      	mov	sp, r7
 800045c:	bd80      	pop	{r7, pc}

0800045e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800045e:	b580      	push	{r7, lr}
 8000460:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000462:	46c0      	nop			; (mov r8, r8)
 8000464:	46bd      	mov	sp, r7
 8000466:	bd80      	pop	{r7, pc}

08000468 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000468:	b580      	push	{r7, lr}
 800046a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800046c:	f000 f87a 	bl	8000564 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000470:	46c0      	nop			; (mov r8, r8)
 8000472:	46bd      	mov	sp, r7
 8000474:	bd80      	pop	{r7, pc}

08000476 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000476:	b580      	push	{r7, lr}
 8000478:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 800047a:	46c0      	nop			; (mov r8, r8)
 800047c:	46bd      	mov	sp, r7
 800047e:	bd80      	pop	{r7, pc}

08000480 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000480:	480d      	ldr	r0, [pc, #52]	; (80004b8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000482:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000484:	480d      	ldr	r0, [pc, #52]	; (80004bc <LoopForever+0x6>)
  ldr r1, =_edata
 8000486:	490e      	ldr	r1, [pc, #56]	; (80004c0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000488:	4a0e      	ldr	r2, [pc, #56]	; (80004c4 <LoopForever+0xe>)
  movs r3, #0
 800048a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800048c:	e002      	b.n	8000494 <LoopCopyDataInit>

0800048e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800048e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000490:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000492:	3304      	adds	r3, #4

08000494 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000494:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000496:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000498:	d3f9      	bcc.n	800048e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800049a:	4a0b      	ldr	r2, [pc, #44]	; (80004c8 <LoopForever+0x12>)
  ldr r4, =_ebss
 800049c:	4c0b      	ldr	r4, [pc, #44]	; (80004cc <LoopForever+0x16>)
  movs r3, #0
 800049e:	2300      	movs	r3, #0
  b LoopFillZerobss
 80004a0:	e001      	b.n	80004a6 <LoopFillZerobss>

080004a2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80004a2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80004a4:	3204      	adds	r2, #4

080004a6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80004a6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80004a8:	d3fb      	bcc.n	80004a2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80004aa:	f7ff ffe4 	bl	8000476 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 80004ae:	f000 fe67 	bl	8001180 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80004b2:	f7ff fecf 	bl	8000254 <main>

080004b6 <LoopForever>:

LoopForever:
    b LoopForever
 80004b6:	e7fe      	b.n	80004b6 <LoopForever>
  ldr   r0, =_estack
 80004b8:	20001000 	.word	0x20001000
  ldr r0, =_sdata
 80004bc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80004c0:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80004c4:	08001228 	.word	0x08001228
  ldr r2, =_sbss
 80004c8:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80004cc:	2000002c 	.word	0x2000002c

080004d0 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80004d0:	e7fe      	b.n	80004d0 <ADC1_IRQHandler>
	...

080004d4 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80004d4:	b580      	push	{r7, lr}
 80004d6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80004d8:	4b07      	ldr	r3, [pc, #28]	; (80004f8 <HAL_Init+0x24>)
 80004da:	681a      	ldr	r2, [r3, #0]
 80004dc:	4b06      	ldr	r3, [pc, #24]	; (80004f8 <HAL_Init+0x24>)
 80004de:	2110      	movs	r1, #16
 80004e0:	430a      	orrs	r2, r1
 80004e2:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 80004e4:	2000      	movs	r0, #0
 80004e6:	f000 f809 	bl	80004fc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80004ea:	f7ff ff87 	bl	80003fc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80004ee:	2300      	movs	r3, #0
}
 80004f0:	0018      	movs	r0, r3
 80004f2:	46bd      	mov	sp, r7
 80004f4:	bd80      	pop	{r7, pc}
 80004f6:	46c0      	nop			; (mov r8, r8)
 80004f8:	40022000 	.word	0x40022000

080004fc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80004fc:	b590      	push	{r4, r7, lr}
 80004fe:	b083      	sub	sp, #12
 8000500:	af00      	add	r7, sp, #0
 8000502:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000504:	4b14      	ldr	r3, [pc, #80]	; (8000558 <HAL_InitTick+0x5c>)
 8000506:	681c      	ldr	r4, [r3, #0]
 8000508:	4b14      	ldr	r3, [pc, #80]	; (800055c <HAL_InitTick+0x60>)
 800050a:	781b      	ldrb	r3, [r3, #0]
 800050c:	0019      	movs	r1, r3
 800050e:	23fa      	movs	r3, #250	; 0xfa
 8000510:	0098      	lsls	r0, r3, #2
 8000512:	f7ff fdf9 	bl	8000108 <__udivsi3>
 8000516:	0003      	movs	r3, r0
 8000518:	0019      	movs	r1, r3
 800051a:	0020      	movs	r0, r4
 800051c:	f7ff fdf4 	bl	8000108 <__udivsi3>
 8000520:	0003      	movs	r3, r0
 8000522:	0018      	movs	r0, r3
 8000524:	f000 f903 	bl	800072e <HAL_SYSTICK_Config>
 8000528:	1e03      	subs	r3, r0, #0
 800052a:	d001      	beq.n	8000530 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 800052c:	2301      	movs	r3, #1
 800052e:	e00f      	b.n	8000550 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000530:	687b      	ldr	r3, [r7, #4]
 8000532:	2b03      	cmp	r3, #3
 8000534:	d80b      	bhi.n	800054e <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000536:	6879      	ldr	r1, [r7, #4]
 8000538:	2301      	movs	r3, #1
 800053a:	425b      	negs	r3, r3
 800053c:	2200      	movs	r2, #0
 800053e:	0018      	movs	r0, r3
 8000540:	f000 f8e0 	bl	8000704 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000544:	4b06      	ldr	r3, [pc, #24]	; (8000560 <HAL_InitTick+0x64>)
 8000546:	687a      	ldr	r2, [r7, #4]
 8000548:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 800054a:	2300      	movs	r3, #0
 800054c:	e000      	b.n	8000550 <HAL_InitTick+0x54>
    return HAL_ERROR;
 800054e:	2301      	movs	r3, #1
}
 8000550:	0018      	movs	r0, r3
 8000552:	46bd      	mov	sp, r7
 8000554:	b003      	add	sp, #12
 8000556:	bd90      	pop	{r4, r7, pc}
 8000558:	20000000 	.word	0x20000000
 800055c:	20000008 	.word	0x20000008
 8000560:	20000004 	.word	0x20000004

08000564 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000564:	b580      	push	{r7, lr}
 8000566:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000568:	4b05      	ldr	r3, [pc, #20]	; (8000580 <HAL_IncTick+0x1c>)
 800056a:	781b      	ldrb	r3, [r3, #0]
 800056c:	001a      	movs	r2, r3
 800056e:	4b05      	ldr	r3, [pc, #20]	; (8000584 <HAL_IncTick+0x20>)
 8000570:	681b      	ldr	r3, [r3, #0]
 8000572:	18d2      	adds	r2, r2, r3
 8000574:	4b03      	ldr	r3, [pc, #12]	; (8000584 <HAL_IncTick+0x20>)
 8000576:	601a      	str	r2, [r3, #0]
}
 8000578:	46c0      	nop			; (mov r8, r8)
 800057a:	46bd      	mov	sp, r7
 800057c:	bd80      	pop	{r7, pc}
 800057e:	46c0      	nop			; (mov r8, r8)
 8000580:	20000008 	.word	0x20000008
 8000584:	20000028 	.word	0x20000028

08000588 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000588:	b580      	push	{r7, lr}
 800058a:	af00      	add	r7, sp, #0
  return uwTick;
 800058c:	4b02      	ldr	r3, [pc, #8]	; (8000598 <HAL_GetTick+0x10>)
 800058e:	681b      	ldr	r3, [r3, #0]
}
 8000590:	0018      	movs	r0, r3
 8000592:	46bd      	mov	sp, r7
 8000594:	bd80      	pop	{r7, pc}
 8000596:	46c0      	nop			; (mov r8, r8)
 8000598:	20000028 	.word	0x20000028

0800059c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	b084      	sub	sp, #16
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80005a4:	f7ff fff0 	bl	8000588 <HAL_GetTick>
 80005a8:	0003      	movs	r3, r0
 80005aa:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80005ac:	687b      	ldr	r3, [r7, #4]
 80005ae:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80005b0:	68fb      	ldr	r3, [r7, #12]
 80005b2:	3301      	adds	r3, #1
 80005b4:	d005      	beq.n	80005c2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80005b6:	4b09      	ldr	r3, [pc, #36]	; (80005dc <HAL_Delay+0x40>)
 80005b8:	781b      	ldrb	r3, [r3, #0]
 80005ba:	001a      	movs	r2, r3
 80005bc:	68fb      	ldr	r3, [r7, #12]
 80005be:	189b      	adds	r3, r3, r2
 80005c0:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80005c2:	46c0      	nop			; (mov r8, r8)
 80005c4:	f7ff ffe0 	bl	8000588 <HAL_GetTick>
 80005c8:	0002      	movs	r2, r0
 80005ca:	68bb      	ldr	r3, [r7, #8]
 80005cc:	1ad3      	subs	r3, r2, r3
 80005ce:	68fa      	ldr	r2, [r7, #12]
 80005d0:	429a      	cmp	r2, r3
 80005d2:	d8f7      	bhi.n	80005c4 <HAL_Delay+0x28>
  {
  }
}
 80005d4:	46c0      	nop			; (mov r8, r8)
 80005d6:	46bd      	mov	sp, r7
 80005d8:	b004      	add	sp, #16
 80005da:	bd80      	pop	{r7, pc}
 80005dc:	20000008 	.word	0x20000008

080005e0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80005e0:	b590      	push	{r4, r7, lr}
 80005e2:	b083      	sub	sp, #12
 80005e4:	af00      	add	r7, sp, #0
 80005e6:	0002      	movs	r2, r0
 80005e8:	6039      	str	r1, [r7, #0]
 80005ea:	1dfb      	adds	r3, r7, #7
 80005ec:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80005ee:	1dfb      	adds	r3, r7, #7
 80005f0:	781b      	ldrb	r3, [r3, #0]
 80005f2:	2b7f      	cmp	r3, #127	; 0x7f
 80005f4:	d828      	bhi.n	8000648 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80005f6:	4a2f      	ldr	r2, [pc, #188]	; (80006b4 <__NVIC_SetPriority+0xd4>)
 80005f8:	1dfb      	adds	r3, r7, #7
 80005fa:	781b      	ldrb	r3, [r3, #0]
 80005fc:	b25b      	sxtb	r3, r3
 80005fe:	089b      	lsrs	r3, r3, #2
 8000600:	33c0      	adds	r3, #192	; 0xc0
 8000602:	009b      	lsls	r3, r3, #2
 8000604:	589b      	ldr	r3, [r3, r2]
 8000606:	1dfa      	adds	r2, r7, #7
 8000608:	7812      	ldrb	r2, [r2, #0]
 800060a:	0011      	movs	r1, r2
 800060c:	2203      	movs	r2, #3
 800060e:	400a      	ands	r2, r1
 8000610:	00d2      	lsls	r2, r2, #3
 8000612:	21ff      	movs	r1, #255	; 0xff
 8000614:	4091      	lsls	r1, r2
 8000616:	000a      	movs	r2, r1
 8000618:	43d2      	mvns	r2, r2
 800061a:	401a      	ands	r2, r3
 800061c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800061e:	683b      	ldr	r3, [r7, #0]
 8000620:	019b      	lsls	r3, r3, #6
 8000622:	22ff      	movs	r2, #255	; 0xff
 8000624:	401a      	ands	r2, r3
 8000626:	1dfb      	adds	r3, r7, #7
 8000628:	781b      	ldrb	r3, [r3, #0]
 800062a:	0018      	movs	r0, r3
 800062c:	2303      	movs	r3, #3
 800062e:	4003      	ands	r3, r0
 8000630:	00db      	lsls	r3, r3, #3
 8000632:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000634:	481f      	ldr	r0, [pc, #124]	; (80006b4 <__NVIC_SetPriority+0xd4>)
 8000636:	1dfb      	adds	r3, r7, #7
 8000638:	781b      	ldrb	r3, [r3, #0]
 800063a:	b25b      	sxtb	r3, r3
 800063c:	089b      	lsrs	r3, r3, #2
 800063e:	430a      	orrs	r2, r1
 8000640:	33c0      	adds	r3, #192	; 0xc0
 8000642:	009b      	lsls	r3, r3, #2
 8000644:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000646:	e031      	b.n	80006ac <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000648:	4a1b      	ldr	r2, [pc, #108]	; (80006b8 <__NVIC_SetPriority+0xd8>)
 800064a:	1dfb      	adds	r3, r7, #7
 800064c:	781b      	ldrb	r3, [r3, #0]
 800064e:	0019      	movs	r1, r3
 8000650:	230f      	movs	r3, #15
 8000652:	400b      	ands	r3, r1
 8000654:	3b08      	subs	r3, #8
 8000656:	089b      	lsrs	r3, r3, #2
 8000658:	3306      	adds	r3, #6
 800065a:	009b      	lsls	r3, r3, #2
 800065c:	18d3      	adds	r3, r2, r3
 800065e:	3304      	adds	r3, #4
 8000660:	681b      	ldr	r3, [r3, #0]
 8000662:	1dfa      	adds	r2, r7, #7
 8000664:	7812      	ldrb	r2, [r2, #0]
 8000666:	0011      	movs	r1, r2
 8000668:	2203      	movs	r2, #3
 800066a:	400a      	ands	r2, r1
 800066c:	00d2      	lsls	r2, r2, #3
 800066e:	21ff      	movs	r1, #255	; 0xff
 8000670:	4091      	lsls	r1, r2
 8000672:	000a      	movs	r2, r1
 8000674:	43d2      	mvns	r2, r2
 8000676:	401a      	ands	r2, r3
 8000678:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800067a:	683b      	ldr	r3, [r7, #0]
 800067c:	019b      	lsls	r3, r3, #6
 800067e:	22ff      	movs	r2, #255	; 0xff
 8000680:	401a      	ands	r2, r3
 8000682:	1dfb      	adds	r3, r7, #7
 8000684:	781b      	ldrb	r3, [r3, #0]
 8000686:	0018      	movs	r0, r3
 8000688:	2303      	movs	r3, #3
 800068a:	4003      	ands	r3, r0
 800068c:	00db      	lsls	r3, r3, #3
 800068e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000690:	4809      	ldr	r0, [pc, #36]	; (80006b8 <__NVIC_SetPriority+0xd8>)
 8000692:	1dfb      	adds	r3, r7, #7
 8000694:	781b      	ldrb	r3, [r3, #0]
 8000696:	001c      	movs	r4, r3
 8000698:	230f      	movs	r3, #15
 800069a:	4023      	ands	r3, r4
 800069c:	3b08      	subs	r3, #8
 800069e:	089b      	lsrs	r3, r3, #2
 80006a0:	430a      	orrs	r2, r1
 80006a2:	3306      	adds	r3, #6
 80006a4:	009b      	lsls	r3, r3, #2
 80006a6:	18c3      	adds	r3, r0, r3
 80006a8:	3304      	adds	r3, #4
 80006aa:	601a      	str	r2, [r3, #0]
}
 80006ac:	46c0      	nop			; (mov r8, r8)
 80006ae:	46bd      	mov	sp, r7
 80006b0:	b003      	add	sp, #12
 80006b2:	bd90      	pop	{r4, r7, pc}
 80006b4:	e000e100 	.word	0xe000e100
 80006b8:	e000ed00 	.word	0xe000ed00

080006bc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80006bc:	b580      	push	{r7, lr}
 80006be:	b082      	sub	sp, #8
 80006c0:	af00      	add	r7, sp, #0
 80006c2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	3b01      	subs	r3, #1
 80006c8:	4a0c      	ldr	r2, [pc, #48]	; (80006fc <SysTick_Config+0x40>)
 80006ca:	4293      	cmp	r3, r2
 80006cc:	d901      	bls.n	80006d2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80006ce:	2301      	movs	r3, #1
 80006d0:	e010      	b.n	80006f4 <SysTick_Config+0x38>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80006d2:	4b0b      	ldr	r3, [pc, #44]	; (8000700 <SysTick_Config+0x44>)
 80006d4:	687a      	ldr	r2, [r7, #4]
 80006d6:	3a01      	subs	r2, #1
 80006d8:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80006da:	2301      	movs	r3, #1
 80006dc:	425b      	negs	r3, r3
 80006de:	2103      	movs	r1, #3
 80006e0:	0018      	movs	r0, r3
 80006e2:	f7ff ff7d 	bl	80005e0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80006e6:	4b06      	ldr	r3, [pc, #24]	; (8000700 <SysTick_Config+0x44>)
 80006e8:	2200      	movs	r2, #0
 80006ea:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80006ec:	4b04      	ldr	r3, [pc, #16]	; (8000700 <SysTick_Config+0x44>)
 80006ee:	2207      	movs	r2, #7
 80006f0:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80006f2:	2300      	movs	r3, #0
}
 80006f4:	0018      	movs	r0, r3
 80006f6:	46bd      	mov	sp, r7
 80006f8:	b002      	add	sp, #8
 80006fa:	bd80      	pop	{r7, pc}
 80006fc:	00ffffff 	.word	0x00ffffff
 8000700:	e000e010 	.word	0xe000e010

08000704 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000704:	b580      	push	{r7, lr}
 8000706:	b084      	sub	sp, #16
 8000708:	af00      	add	r7, sp, #0
 800070a:	60b9      	str	r1, [r7, #8]
 800070c:	607a      	str	r2, [r7, #4]
 800070e:	210f      	movs	r1, #15
 8000710:	187b      	adds	r3, r7, r1
 8000712:	1c02      	adds	r2, r0, #0
 8000714:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000716:	68ba      	ldr	r2, [r7, #8]
 8000718:	187b      	adds	r3, r7, r1
 800071a:	781b      	ldrb	r3, [r3, #0]
 800071c:	b25b      	sxtb	r3, r3
 800071e:	0011      	movs	r1, r2
 8000720:	0018      	movs	r0, r3
 8000722:	f7ff ff5d 	bl	80005e0 <__NVIC_SetPriority>
}
 8000726:	46c0      	nop			; (mov r8, r8)
 8000728:	46bd      	mov	sp, r7
 800072a:	b004      	add	sp, #16
 800072c:	bd80      	pop	{r7, pc}

0800072e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800072e:	b580      	push	{r7, lr}
 8000730:	b082      	sub	sp, #8
 8000732:	af00      	add	r7, sp, #0
 8000734:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000736:	687b      	ldr	r3, [r7, #4]
 8000738:	0018      	movs	r0, r3
 800073a:	f7ff ffbf 	bl	80006bc <SysTick_Config>
 800073e:	0003      	movs	r3, r0
}
 8000740:	0018      	movs	r0, r3
 8000742:	46bd      	mov	sp, r7
 8000744:	b002      	add	sp, #8
 8000746:	bd80      	pop	{r7, pc}

08000748 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000748:	b580      	push	{r7, lr}
 800074a:	b088      	sub	sp, #32
 800074c:	af00      	add	r7, sp, #0
 800074e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000750:	687b      	ldr	r3, [r7, #4]
 8000752:	2b00      	cmp	r3, #0
 8000754:	d101      	bne.n	800075a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000756:	2301      	movs	r3, #1
 8000758:	e303      	b.n	8000d62 <HAL_RCC_OscConfig+0x61a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800075a:	687b      	ldr	r3, [r7, #4]
 800075c:	681b      	ldr	r3, [r3, #0]
 800075e:	2201      	movs	r2, #1
 8000760:	4013      	ands	r3, r2
 8000762:	d100      	bne.n	8000766 <HAL_RCC_OscConfig+0x1e>
 8000764:	e08d      	b.n	8000882 <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000766:	4bc4      	ldr	r3, [pc, #784]	; (8000a78 <HAL_RCC_OscConfig+0x330>)
 8000768:	685b      	ldr	r3, [r3, #4]
 800076a:	220c      	movs	r2, #12
 800076c:	4013      	ands	r3, r2
 800076e:	2b04      	cmp	r3, #4
 8000770:	d00e      	beq.n	8000790 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000772:	4bc1      	ldr	r3, [pc, #772]	; (8000a78 <HAL_RCC_OscConfig+0x330>)
 8000774:	685b      	ldr	r3, [r3, #4]
 8000776:	220c      	movs	r2, #12
 8000778:	4013      	ands	r3, r2
 800077a:	2b08      	cmp	r3, #8
 800077c:	d116      	bne.n	80007ac <HAL_RCC_OscConfig+0x64>
 800077e:	4bbe      	ldr	r3, [pc, #760]	; (8000a78 <HAL_RCC_OscConfig+0x330>)
 8000780:	685a      	ldr	r2, [r3, #4]
 8000782:	2380      	movs	r3, #128	; 0x80
 8000784:	025b      	lsls	r3, r3, #9
 8000786:	401a      	ands	r2, r3
 8000788:	2380      	movs	r3, #128	; 0x80
 800078a:	025b      	lsls	r3, r3, #9
 800078c:	429a      	cmp	r2, r3
 800078e:	d10d      	bne.n	80007ac <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000790:	4bb9      	ldr	r3, [pc, #740]	; (8000a78 <HAL_RCC_OscConfig+0x330>)
 8000792:	681a      	ldr	r2, [r3, #0]
 8000794:	2380      	movs	r3, #128	; 0x80
 8000796:	029b      	lsls	r3, r3, #10
 8000798:	4013      	ands	r3, r2
 800079a:	d100      	bne.n	800079e <HAL_RCC_OscConfig+0x56>
 800079c:	e070      	b.n	8000880 <HAL_RCC_OscConfig+0x138>
 800079e:	687b      	ldr	r3, [r7, #4]
 80007a0:	685b      	ldr	r3, [r3, #4]
 80007a2:	2b00      	cmp	r3, #0
 80007a4:	d000      	beq.n	80007a8 <HAL_RCC_OscConfig+0x60>
 80007a6:	e06b      	b.n	8000880 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 80007a8:	2301      	movs	r3, #1
 80007aa:	e2da      	b.n	8000d62 <HAL_RCC_OscConfig+0x61a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80007ac:	687b      	ldr	r3, [r7, #4]
 80007ae:	685b      	ldr	r3, [r3, #4]
 80007b0:	2b01      	cmp	r3, #1
 80007b2:	d107      	bne.n	80007c4 <HAL_RCC_OscConfig+0x7c>
 80007b4:	4bb0      	ldr	r3, [pc, #704]	; (8000a78 <HAL_RCC_OscConfig+0x330>)
 80007b6:	681a      	ldr	r2, [r3, #0]
 80007b8:	4baf      	ldr	r3, [pc, #700]	; (8000a78 <HAL_RCC_OscConfig+0x330>)
 80007ba:	2180      	movs	r1, #128	; 0x80
 80007bc:	0249      	lsls	r1, r1, #9
 80007be:	430a      	orrs	r2, r1
 80007c0:	601a      	str	r2, [r3, #0]
 80007c2:	e02f      	b.n	8000824 <HAL_RCC_OscConfig+0xdc>
 80007c4:	687b      	ldr	r3, [r7, #4]
 80007c6:	685b      	ldr	r3, [r3, #4]
 80007c8:	2b00      	cmp	r3, #0
 80007ca:	d10c      	bne.n	80007e6 <HAL_RCC_OscConfig+0x9e>
 80007cc:	4baa      	ldr	r3, [pc, #680]	; (8000a78 <HAL_RCC_OscConfig+0x330>)
 80007ce:	681a      	ldr	r2, [r3, #0]
 80007d0:	4ba9      	ldr	r3, [pc, #676]	; (8000a78 <HAL_RCC_OscConfig+0x330>)
 80007d2:	49aa      	ldr	r1, [pc, #680]	; (8000a7c <HAL_RCC_OscConfig+0x334>)
 80007d4:	400a      	ands	r2, r1
 80007d6:	601a      	str	r2, [r3, #0]
 80007d8:	4ba7      	ldr	r3, [pc, #668]	; (8000a78 <HAL_RCC_OscConfig+0x330>)
 80007da:	681a      	ldr	r2, [r3, #0]
 80007dc:	4ba6      	ldr	r3, [pc, #664]	; (8000a78 <HAL_RCC_OscConfig+0x330>)
 80007de:	49a8      	ldr	r1, [pc, #672]	; (8000a80 <HAL_RCC_OscConfig+0x338>)
 80007e0:	400a      	ands	r2, r1
 80007e2:	601a      	str	r2, [r3, #0]
 80007e4:	e01e      	b.n	8000824 <HAL_RCC_OscConfig+0xdc>
 80007e6:	687b      	ldr	r3, [r7, #4]
 80007e8:	685b      	ldr	r3, [r3, #4]
 80007ea:	2b05      	cmp	r3, #5
 80007ec:	d10e      	bne.n	800080c <HAL_RCC_OscConfig+0xc4>
 80007ee:	4ba2      	ldr	r3, [pc, #648]	; (8000a78 <HAL_RCC_OscConfig+0x330>)
 80007f0:	681a      	ldr	r2, [r3, #0]
 80007f2:	4ba1      	ldr	r3, [pc, #644]	; (8000a78 <HAL_RCC_OscConfig+0x330>)
 80007f4:	2180      	movs	r1, #128	; 0x80
 80007f6:	02c9      	lsls	r1, r1, #11
 80007f8:	430a      	orrs	r2, r1
 80007fa:	601a      	str	r2, [r3, #0]
 80007fc:	4b9e      	ldr	r3, [pc, #632]	; (8000a78 <HAL_RCC_OscConfig+0x330>)
 80007fe:	681a      	ldr	r2, [r3, #0]
 8000800:	4b9d      	ldr	r3, [pc, #628]	; (8000a78 <HAL_RCC_OscConfig+0x330>)
 8000802:	2180      	movs	r1, #128	; 0x80
 8000804:	0249      	lsls	r1, r1, #9
 8000806:	430a      	orrs	r2, r1
 8000808:	601a      	str	r2, [r3, #0]
 800080a:	e00b      	b.n	8000824 <HAL_RCC_OscConfig+0xdc>
 800080c:	4b9a      	ldr	r3, [pc, #616]	; (8000a78 <HAL_RCC_OscConfig+0x330>)
 800080e:	681a      	ldr	r2, [r3, #0]
 8000810:	4b99      	ldr	r3, [pc, #612]	; (8000a78 <HAL_RCC_OscConfig+0x330>)
 8000812:	499a      	ldr	r1, [pc, #616]	; (8000a7c <HAL_RCC_OscConfig+0x334>)
 8000814:	400a      	ands	r2, r1
 8000816:	601a      	str	r2, [r3, #0]
 8000818:	4b97      	ldr	r3, [pc, #604]	; (8000a78 <HAL_RCC_OscConfig+0x330>)
 800081a:	681a      	ldr	r2, [r3, #0]
 800081c:	4b96      	ldr	r3, [pc, #600]	; (8000a78 <HAL_RCC_OscConfig+0x330>)
 800081e:	4998      	ldr	r1, [pc, #608]	; (8000a80 <HAL_RCC_OscConfig+0x338>)
 8000820:	400a      	ands	r2, r1
 8000822:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000824:	687b      	ldr	r3, [r7, #4]
 8000826:	685b      	ldr	r3, [r3, #4]
 8000828:	2b00      	cmp	r3, #0
 800082a:	d014      	beq.n	8000856 <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800082c:	f7ff feac 	bl	8000588 <HAL_GetTick>
 8000830:	0003      	movs	r3, r0
 8000832:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000834:	e008      	b.n	8000848 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000836:	f7ff fea7 	bl	8000588 <HAL_GetTick>
 800083a:	0002      	movs	r2, r0
 800083c:	69bb      	ldr	r3, [r7, #24]
 800083e:	1ad3      	subs	r3, r2, r3
 8000840:	2b64      	cmp	r3, #100	; 0x64
 8000842:	d901      	bls.n	8000848 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8000844:	2303      	movs	r3, #3
 8000846:	e28c      	b.n	8000d62 <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000848:	4b8b      	ldr	r3, [pc, #556]	; (8000a78 <HAL_RCC_OscConfig+0x330>)
 800084a:	681a      	ldr	r2, [r3, #0]
 800084c:	2380      	movs	r3, #128	; 0x80
 800084e:	029b      	lsls	r3, r3, #10
 8000850:	4013      	ands	r3, r2
 8000852:	d0f0      	beq.n	8000836 <HAL_RCC_OscConfig+0xee>
 8000854:	e015      	b.n	8000882 <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000856:	f7ff fe97 	bl	8000588 <HAL_GetTick>
 800085a:	0003      	movs	r3, r0
 800085c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800085e:	e008      	b.n	8000872 <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000860:	f7ff fe92 	bl	8000588 <HAL_GetTick>
 8000864:	0002      	movs	r2, r0
 8000866:	69bb      	ldr	r3, [r7, #24]
 8000868:	1ad3      	subs	r3, r2, r3
 800086a:	2b64      	cmp	r3, #100	; 0x64
 800086c:	d901      	bls.n	8000872 <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 800086e:	2303      	movs	r3, #3
 8000870:	e277      	b.n	8000d62 <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000872:	4b81      	ldr	r3, [pc, #516]	; (8000a78 <HAL_RCC_OscConfig+0x330>)
 8000874:	681a      	ldr	r2, [r3, #0]
 8000876:	2380      	movs	r3, #128	; 0x80
 8000878:	029b      	lsls	r3, r3, #10
 800087a:	4013      	ands	r3, r2
 800087c:	d1f0      	bne.n	8000860 <HAL_RCC_OscConfig+0x118>
 800087e:	e000      	b.n	8000882 <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000880:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000882:	687b      	ldr	r3, [r7, #4]
 8000884:	681b      	ldr	r3, [r3, #0]
 8000886:	2202      	movs	r2, #2
 8000888:	4013      	ands	r3, r2
 800088a:	d100      	bne.n	800088e <HAL_RCC_OscConfig+0x146>
 800088c:	e069      	b.n	8000962 <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800088e:	4b7a      	ldr	r3, [pc, #488]	; (8000a78 <HAL_RCC_OscConfig+0x330>)
 8000890:	685b      	ldr	r3, [r3, #4]
 8000892:	220c      	movs	r2, #12
 8000894:	4013      	ands	r3, r2
 8000896:	d00b      	beq.n	80008b0 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000898:	4b77      	ldr	r3, [pc, #476]	; (8000a78 <HAL_RCC_OscConfig+0x330>)
 800089a:	685b      	ldr	r3, [r3, #4]
 800089c:	220c      	movs	r2, #12
 800089e:	4013      	ands	r3, r2
 80008a0:	2b08      	cmp	r3, #8
 80008a2:	d11c      	bne.n	80008de <HAL_RCC_OscConfig+0x196>
 80008a4:	4b74      	ldr	r3, [pc, #464]	; (8000a78 <HAL_RCC_OscConfig+0x330>)
 80008a6:	685a      	ldr	r2, [r3, #4]
 80008a8:	2380      	movs	r3, #128	; 0x80
 80008aa:	025b      	lsls	r3, r3, #9
 80008ac:	4013      	ands	r3, r2
 80008ae:	d116      	bne.n	80008de <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80008b0:	4b71      	ldr	r3, [pc, #452]	; (8000a78 <HAL_RCC_OscConfig+0x330>)
 80008b2:	681b      	ldr	r3, [r3, #0]
 80008b4:	2202      	movs	r2, #2
 80008b6:	4013      	ands	r3, r2
 80008b8:	d005      	beq.n	80008c6 <HAL_RCC_OscConfig+0x17e>
 80008ba:	687b      	ldr	r3, [r7, #4]
 80008bc:	68db      	ldr	r3, [r3, #12]
 80008be:	2b01      	cmp	r3, #1
 80008c0:	d001      	beq.n	80008c6 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80008c2:	2301      	movs	r3, #1
 80008c4:	e24d      	b.n	8000d62 <HAL_RCC_OscConfig+0x61a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80008c6:	4b6c      	ldr	r3, [pc, #432]	; (8000a78 <HAL_RCC_OscConfig+0x330>)
 80008c8:	681b      	ldr	r3, [r3, #0]
 80008ca:	22f8      	movs	r2, #248	; 0xf8
 80008cc:	4393      	bics	r3, r2
 80008ce:	0019      	movs	r1, r3
 80008d0:	687b      	ldr	r3, [r7, #4]
 80008d2:	691b      	ldr	r3, [r3, #16]
 80008d4:	00da      	lsls	r2, r3, #3
 80008d6:	4b68      	ldr	r3, [pc, #416]	; (8000a78 <HAL_RCC_OscConfig+0x330>)
 80008d8:	430a      	orrs	r2, r1
 80008da:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80008dc:	e041      	b.n	8000962 <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80008de:	687b      	ldr	r3, [r7, #4]
 80008e0:	68db      	ldr	r3, [r3, #12]
 80008e2:	2b00      	cmp	r3, #0
 80008e4:	d024      	beq.n	8000930 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80008e6:	4b64      	ldr	r3, [pc, #400]	; (8000a78 <HAL_RCC_OscConfig+0x330>)
 80008e8:	681a      	ldr	r2, [r3, #0]
 80008ea:	4b63      	ldr	r3, [pc, #396]	; (8000a78 <HAL_RCC_OscConfig+0x330>)
 80008ec:	2101      	movs	r1, #1
 80008ee:	430a      	orrs	r2, r1
 80008f0:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80008f2:	f7ff fe49 	bl	8000588 <HAL_GetTick>
 80008f6:	0003      	movs	r3, r0
 80008f8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80008fa:	e008      	b.n	800090e <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80008fc:	f7ff fe44 	bl	8000588 <HAL_GetTick>
 8000900:	0002      	movs	r2, r0
 8000902:	69bb      	ldr	r3, [r7, #24]
 8000904:	1ad3      	subs	r3, r2, r3
 8000906:	2b02      	cmp	r3, #2
 8000908:	d901      	bls.n	800090e <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 800090a:	2303      	movs	r3, #3
 800090c:	e229      	b.n	8000d62 <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800090e:	4b5a      	ldr	r3, [pc, #360]	; (8000a78 <HAL_RCC_OscConfig+0x330>)
 8000910:	681b      	ldr	r3, [r3, #0]
 8000912:	2202      	movs	r2, #2
 8000914:	4013      	ands	r3, r2
 8000916:	d0f1      	beq.n	80008fc <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000918:	4b57      	ldr	r3, [pc, #348]	; (8000a78 <HAL_RCC_OscConfig+0x330>)
 800091a:	681b      	ldr	r3, [r3, #0]
 800091c:	22f8      	movs	r2, #248	; 0xf8
 800091e:	4393      	bics	r3, r2
 8000920:	0019      	movs	r1, r3
 8000922:	687b      	ldr	r3, [r7, #4]
 8000924:	691b      	ldr	r3, [r3, #16]
 8000926:	00da      	lsls	r2, r3, #3
 8000928:	4b53      	ldr	r3, [pc, #332]	; (8000a78 <HAL_RCC_OscConfig+0x330>)
 800092a:	430a      	orrs	r2, r1
 800092c:	601a      	str	r2, [r3, #0]
 800092e:	e018      	b.n	8000962 <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000930:	4b51      	ldr	r3, [pc, #324]	; (8000a78 <HAL_RCC_OscConfig+0x330>)
 8000932:	681a      	ldr	r2, [r3, #0]
 8000934:	4b50      	ldr	r3, [pc, #320]	; (8000a78 <HAL_RCC_OscConfig+0x330>)
 8000936:	2101      	movs	r1, #1
 8000938:	438a      	bics	r2, r1
 800093a:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800093c:	f7ff fe24 	bl	8000588 <HAL_GetTick>
 8000940:	0003      	movs	r3, r0
 8000942:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000944:	e008      	b.n	8000958 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000946:	f7ff fe1f 	bl	8000588 <HAL_GetTick>
 800094a:	0002      	movs	r2, r0
 800094c:	69bb      	ldr	r3, [r7, #24]
 800094e:	1ad3      	subs	r3, r2, r3
 8000950:	2b02      	cmp	r3, #2
 8000952:	d901      	bls.n	8000958 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8000954:	2303      	movs	r3, #3
 8000956:	e204      	b.n	8000d62 <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000958:	4b47      	ldr	r3, [pc, #284]	; (8000a78 <HAL_RCC_OscConfig+0x330>)
 800095a:	681b      	ldr	r3, [r3, #0]
 800095c:	2202      	movs	r2, #2
 800095e:	4013      	ands	r3, r2
 8000960:	d1f1      	bne.n	8000946 <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000962:	687b      	ldr	r3, [r7, #4]
 8000964:	681b      	ldr	r3, [r3, #0]
 8000966:	2208      	movs	r2, #8
 8000968:	4013      	ands	r3, r2
 800096a:	d036      	beq.n	80009da <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	69db      	ldr	r3, [r3, #28]
 8000970:	2b00      	cmp	r3, #0
 8000972:	d019      	beq.n	80009a8 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000974:	4b40      	ldr	r3, [pc, #256]	; (8000a78 <HAL_RCC_OscConfig+0x330>)
 8000976:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000978:	4b3f      	ldr	r3, [pc, #252]	; (8000a78 <HAL_RCC_OscConfig+0x330>)
 800097a:	2101      	movs	r1, #1
 800097c:	430a      	orrs	r2, r1
 800097e:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000980:	f7ff fe02 	bl	8000588 <HAL_GetTick>
 8000984:	0003      	movs	r3, r0
 8000986:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000988:	e008      	b.n	800099c <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800098a:	f7ff fdfd 	bl	8000588 <HAL_GetTick>
 800098e:	0002      	movs	r2, r0
 8000990:	69bb      	ldr	r3, [r7, #24]
 8000992:	1ad3      	subs	r3, r2, r3
 8000994:	2b02      	cmp	r3, #2
 8000996:	d901      	bls.n	800099c <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8000998:	2303      	movs	r3, #3
 800099a:	e1e2      	b.n	8000d62 <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800099c:	4b36      	ldr	r3, [pc, #216]	; (8000a78 <HAL_RCC_OscConfig+0x330>)
 800099e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80009a0:	2202      	movs	r2, #2
 80009a2:	4013      	ands	r3, r2
 80009a4:	d0f1      	beq.n	800098a <HAL_RCC_OscConfig+0x242>
 80009a6:	e018      	b.n	80009da <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80009a8:	4b33      	ldr	r3, [pc, #204]	; (8000a78 <HAL_RCC_OscConfig+0x330>)
 80009aa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80009ac:	4b32      	ldr	r3, [pc, #200]	; (8000a78 <HAL_RCC_OscConfig+0x330>)
 80009ae:	2101      	movs	r1, #1
 80009b0:	438a      	bics	r2, r1
 80009b2:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80009b4:	f7ff fde8 	bl	8000588 <HAL_GetTick>
 80009b8:	0003      	movs	r3, r0
 80009ba:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80009bc:	e008      	b.n	80009d0 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80009be:	f7ff fde3 	bl	8000588 <HAL_GetTick>
 80009c2:	0002      	movs	r2, r0
 80009c4:	69bb      	ldr	r3, [r7, #24]
 80009c6:	1ad3      	subs	r3, r2, r3
 80009c8:	2b02      	cmp	r3, #2
 80009ca:	d901      	bls.n	80009d0 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 80009cc:	2303      	movs	r3, #3
 80009ce:	e1c8      	b.n	8000d62 <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80009d0:	4b29      	ldr	r3, [pc, #164]	; (8000a78 <HAL_RCC_OscConfig+0x330>)
 80009d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80009d4:	2202      	movs	r2, #2
 80009d6:	4013      	ands	r3, r2
 80009d8:	d1f1      	bne.n	80009be <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80009da:	687b      	ldr	r3, [r7, #4]
 80009dc:	681b      	ldr	r3, [r3, #0]
 80009de:	2204      	movs	r2, #4
 80009e0:	4013      	ands	r3, r2
 80009e2:	d100      	bne.n	80009e6 <HAL_RCC_OscConfig+0x29e>
 80009e4:	e0b6      	b.n	8000b54 <HAL_RCC_OscConfig+0x40c>
  {
    FlagStatus       pwrclkchanged = RESET;
 80009e6:	231f      	movs	r3, #31
 80009e8:	18fb      	adds	r3, r7, r3
 80009ea:	2200      	movs	r2, #0
 80009ec:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80009ee:	4b22      	ldr	r3, [pc, #136]	; (8000a78 <HAL_RCC_OscConfig+0x330>)
 80009f0:	69da      	ldr	r2, [r3, #28]
 80009f2:	2380      	movs	r3, #128	; 0x80
 80009f4:	055b      	lsls	r3, r3, #21
 80009f6:	4013      	ands	r3, r2
 80009f8:	d111      	bne.n	8000a1e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80009fa:	4b1f      	ldr	r3, [pc, #124]	; (8000a78 <HAL_RCC_OscConfig+0x330>)
 80009fc:	69da      	ldr	r2, [r3, #28]
 80009fe:	4b1e      	ldr	r3, [pc, #120]	; (8000a78 <HAL_RCC_OscConfig+0x330>)
 8000a00:	2180      	movs	r1, #128	; 0x80
 8000a02:	0549      	lsls	r1, r1, #21
 8000a04:	430a      	orrs	r2, r1
 8000a06:	61da      	str	r2, [r3, #28]
 8000a08:	4b1b      	ldr	r3, [pc, #108]	; (8000a78 <HAL_RCC_OscConfig+0x330>)
 8000a0a:	69da      	ldr	r2, [r3, #28]
 8000a0c:	2380      	movs	r3, #128	; 0x80
 8000a0e:	055b      	lsls	r3, r3, #21
 8000a10:	4013      	ands	r3, r2
 8000a12:	60fb      	str	r3, [r7, #12]
 8000a14:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8000a16:	231f      	movs	r3, #31
 8000a18:	18fb      	adds	r3, r7, r3
 8000a1a:	2201      	movs	r2, #1
 8000a1c:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000a1e:	4b19      	ldr	r3, [pc, #100]	; (8000a84 <HAL_RCC_OscConfig+0x33c>)
 8000a20:	681a      	ldr	r2, [r3, #0]
 8000a22:	2380      	movs	r3, #128	; 0x80
 8000a24:	005b      	lsls	r3, r3, #1
 8000a26:	4013      	ands	r3, r2
 8000a28:	d11a      	bne.n	8000a60 <HAL_RCC_OscConfig+0x318>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000a2a:	4b16      	ldr	r3, [pc, #88]	; (8000a84 <HAL_RCC_OscConfig+0x33c>)
 8000a2c:	681a      	ldr	r2, [r3, #0]
 8000a2e:	4b15      	ldr	r3, [pc, #84]	; (8000a84 <HAL_RCC_OscConfig+0x33c>)
 8000a30:	2180      	movs	r1, #128	; 0x80
 8000a32:	0049      	lsls	r1, r1, #1
 8000a34:	430a      	orrs	r2, r1
 8000a36:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000a38:	f7ff fda6 	bl	8000588 <HAL_GetTick>
 8000a3c:	0003      	movs	r3, r0
 8000a3e:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000a40:	e008      	b.n	8000a54 <HAL_RCC_OscConfig+0x30c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000a42:	f7ff fda1 	bl	8000588 <HAL_GetTick>
 8000a46:	0002      	movs	r2, r0
 8000a48:	69bb      	ldr	r3, [r7, #24]
 8000a4a:	1ad3      	subs	r3, r2, r3
 8000a4c:	2b64      	cmp	r3, #100	; 0x64
 8000a4e:	d901      	bls.n	8000a54 <HAL_RCC_OscConfig+0x30c>
        {
          return HAL_TIMEOUT;
 8000a50:	2303      	movs	r3, #3
 8000a52:	e186      	b.n	8000d62 <HAL_RCC_OscConfig+0x61a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000a54:	4b0b      	ldr	r3, [pc, #44]	; (8000a84 <HAL_RCC_OscConfig+0x33c>)
 8000a56:	681a      	ldr	r2, [r3, #0]
 8000a58:	2380      	movs	r3, #128	; 0x80
 8000a5a:	005b      	lsls	r3, r3, #1
 8000a5c:	4013      	ands	r3, r2
 8000a5e:	d0f0      	beq.n	8000a42 <HAL_RCC_OscConfig+0x2fa>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000a60:	687b      	ldr	r3, [r7, #4]
 8000a62:	689b      	ldr	r3, [r3, #8]
 8000a64:	2b01      	cmp	r3, #1
 8000a66:	d10f      	bne.n	8000a88 <HAL_RCC_OscConfig+0x340>
 8000a68:	4b03      	ldr	r3, [pc, #12]	; (8000a78 <HAL_RCC_OscConfig+0x330>)
 8000a6a:	6a1a      	ldr	r2, [r3, #32]
 8000a6c:	4b02      	ldr	r3, [pc, #8]	; (8000a78 <HAL_RCC_OscConfig+0x330>)
 8000a6e:	2101      	movs	r1, #1
 8000a70:	430a      	orrs	r2, r1
 8000a72:	621a      	str	r2, [r3, #32]
 8000a74:	e036      	b.n	8000ae4 <HAL_RCC_OscConfig+0x39c>
 8000a76:	46c0      	nop			; (mov r8, r8)
 8000a78:	40021000 	.word	0x40021000
 8000a7c:	fffeffff 	.word	0xfffeffff
 8000a80:	fffbffff 	.word	0xfffbffff
 8000a84:	40007000 	.word	0x40007000
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	689b      	ldr	r3, [r3, #8]
 8000a8c:	2b00      	cmp	r3, #0
 8000a8e:	d10c      	bne.n	8000aaa <HAL_RCC_OscConfig+0x362>
 8000a90:	4bb6      	ldr	r3, [pc, #728]	; (8000d6c <HAL_RCC_OscConfig+0x624>)
 8000a92:	6a1a      	ldr	r2, [r3, #32]
 8000a94:	4bb5      	ldr	r3, [pc, #724]	; (8000d6c <HAL_RCC_OscConfig+0x624>)
 8000a96:	2101      	movs	r1, #1
 8000a98:	438a      	bics	r2, r1
 8000a9a:	621a      	str	r2, [r3, #32]
 8000a9c:	4bb3      	ldr	r3, [pc, #716]	; (8000d6c <HAL_RCC_OscConfig+0x624>)
 8000a9e:	6a1a      	ldr	r2, [r3, #32]
 8000aa0:	4bb2      	ldr	r3, [pc, #712]	; (8000d6c <HAL_RCC_OscConfig+0x624>)
 8000aa2:	2104      	movs	r1, #4
 8000aa4:	438a      	bics	r2, r1
 8000aa6:	621a      	str	r2, [r3, #32]
 8000aa8:	e01c      	b.n	8000ae4 <HAL_RCC_OscConfig+0x39c>
 8000aaa:	687b      	ldr	r3, [r7, #4]
 8000aac:	689b      	ldr	r3, [r3, #8]
 8000aae:	2b05      	cmp	r3, #5
 8000ab0:	d10c      	bne.n	8000acc <HAL_RCC_OscConfig+0x384>
 8000ab2:	4bae      	ldr	r3, [pc, #696]	; (8000d6c <HAL_RCC_OscConfig+0x624>)
 8000ab4:	6a1a      	ldr	r2, [r3, #32]
 8000ab6:	4bad      	ldr	r3, [pc, #692]	; (8000d6c <HAL_RCC_OscConfig+0x624>)
 8000ab8:	2104      	movs	r1, #4
 8000aba:	430a      	orrs	r2, r1
 8000abc:	621a      	str	r2, [r3, #32]
 8000abe:	4bab      	ldr	r3, [pc, #684]	; (8000d6c <HAL_RCC_OscConfig+0x624>)
 8000ac0:	6a1a      	ldr	r2, [r3, #32]
 8000ac2:	4baa      	ldr	r3, [pc, #680]	; (8000d6c <HAL_RCC_OscConfig+0x624>)
 8000ac4:	2101      	movs	r1, #1
 8000ac6:	430a      	orrs	r2, r1
 8000ac8:	621a      	str	r2, [r3, #32]
 8000aca:	e00b      	b.n	8000ae4 <HAL_RCC_OscConfig+0x39c>
 8000acc:	4ba7      	ldr	r3, [pc, #668]	; (8000d6c <HAL_RCC_OscConfig+0x624>)
 8000ace:	6a1a      	ldr	r2, [r3, #32]
 8000ad0:	4ba6      	ldr	r3, [pc, #664]	; (8000d6c <HAL_RCC_OscConfig+0x624>)
 8000ad2:	2101      	movs	r1, #1
 8000ad4:	438a      	bics	r2, r1
 8000ad6:	621a      	str	r2, [r3, #32]
 8000ad8:	4ba4      	ldr	r3, [pc, #656]	; (8000d6c <HAL_RCC_OscConfig+0x624>)
 8000ada:	6a1a      	ldr	r2, [r3, #32]
 8000adc:	4ba3      	ldr	r3, [pc, #652]	; (8000d6c <HAL_RCC_OscConfig+0x624>)
 8000ade:	2104      	movs	r1, #4
 8000ae0:	438a      	bics	r2, r1
 8000ae2:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	689b      	ldr	r3, [r3, #8]
 8000ae8:	2b00      	cmp	r3, #0
 8000aea:	d014      	beq.n	8000b16 <HAL_RCC_OscConfig+0x3ce>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000aec:	f7ff fd4c 	bl	8000588 <HAL_GetTick>
 8000af0:	0003      	movs	r3, r0
 8000af2:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000af4:	e009      	b.n	8000b0a <HAL_RCC_OscConfig+0x3c2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000af6:	f7ff fd47 	bl	8000588 <HAL_GetTick>
 8000afa:	0002      	movs	r2, r0
 8000afc:	69bb      	ldr	r3, [r7, #24]
 8000afe:	1ad3      	subs	r3, r2, r3
 8000b00:	4a9b      	ldr	r2, [pc, #620]	; (8000d70 <HAL_RCC_OscConfig+0x628>)
 8000b02:	4293      	cmp	r3, r2
 8000b04:	d901      	bls.n	8000b0a <HAL_RCC_OscConfig+0x3c2>
        {
          return HAL_TIMEOUT;
 8000b06:	2303      	movs	r3, #3
 8000b08:	e12b      	b.n	8000d62 <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000b0a:	4b98      	ldr	r3, [pc, #608]	; (8000d6c <HAL_RCC_OscConfig+0x624>)
 8000b0c:	6a1b      	ldr	r3, [r3, #32]
 8000b0e:	2202      	movs	r2, #2
 8000b10:	4013      	ands	r3, r2
 8000b12:	d0f0      	beq.n	8000af6 <HAL_RCC_OscConfig+0x3ae>
 8000b14:	e013      	b.n	8000b3e <HAL_RCC_OscConfig+0x3f6>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000b16:	f7ff fd37 	bl	8000588 <HAL_GetTick>
 8000b1a:	0003      	movs	r3, r0
 8000b1c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000b1e:	e009      	b.n	8000b34 <HAL_RCC_OscConfig+0x3ec>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000b20:	f7ff fd32 	bl	8000588 <HAL_GetTick>
 8000b24:	0002      	movs	r2, r0
 8000b26:	69bb      	ldr	r3, [r7, #24]
 8000b28:	1ad3      	subs	r3, r2, r3
 8000b2a:	4a91      	ldr	r2, [pc, #580]	; (8000d70 <HAL_RCC_OscConfig+0x628>)
 8000b2c:	4293      	cmp	r3, r2
 8000b2e:	d901      	bls.n	8000b34 <HAL_RCC_OscConfig+0x3ec>
        {
          return HAL_TIMEOUT;
 8000b30:	2303      	movs	r3, #3
 8000b32:	e116      	b.n	8000d62 <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000b34:	4b8d      	ldr	r3, [pc, #564]	; (8000d6c <HAL_RCC_OscConfig+0x624>)
 8000b36:	6a1b      	ldr	r3, [r3, #32]
 8000b38:	2202      	movs	r2, #2
 8000b3a:	4013      	ands	r3, r2
 8000b3c:	d1f0      	bne.n	8000b20 <HAL_RCC_OscConfig+0x3d8>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8000b3e:	231f      	movs	r3, #31
 8000b40:	18fb      	adds	r3, r7, r3
 8000b42:	781b      	ldrb	r3, [r3, #0]
 8000b44:	2b01      	cmp	r3, #1
 8000b46:	d105      	bne.n	8000b54 <HAL_RCC_OscConfig+0x40c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000b48:	4b88      	ldr	r3, [pc, #544]	; (8000d6c <HAL_RCC_OscConfig+0x624>)
 8000b4a:	69da      	ldr	r2, [r3, #28]
 8000b4c:	4b87      	ldr	r3, [pc, #540]	; (8000d6c <HAL_RCC_OscConfig+0x624>)
 8000b4e:	4989      	ldr	r1, [pc, #548]	; (8000d74 <HAL_RCC_OscConfig+0x62c>)
 8000b50:	400a      	ands	r2, r1
 8000b52:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	681b      	ldr	r3, [r3, #0]
 8000b58:	2210      	movs	r2, #16
 8000b5a:	4013      	ands	r3, r2
 8000b5c:	d063      	beq.n	8000c26 <HAL_RCC_OscConfig+0x4de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	695b      	ldr	r3, [r3, #20]
 8000b62:	2b01      	cmp	r3, #1
 8000b64:	d12a      	bne.n	8000bbc <HAL_RCC_OscConfig+0x474>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8000b66:	4b81      	ldr	r3, [pc, #516]	; (8000d6c <HAL_RCC_OscConfig+0x624>)
 8000b68:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000b6a:	4b80      	ldr	r3, [pc, #512]	; (8000d6c <HAL_RCC_OscConfig+0x624>)
 8000b6c:	2104      	movs	r1, #4
 8000b6e:	430a      	orrs	r2, r1
 8000b70:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8000b72:	4b7e      	ldr	r3, [pc, #504]	; (8000d6c <HAL_RCC_OscConfig+0x624>)
 8000b74:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000b76:	4b7d      	ldr	r3, [pc, #500]	; (8000d6c <HAL_RCC_OscConfig+0x624>)
 8000b78:	2101      	movs	r1, #1
 8000b7a:	430a      	orrs	r2, r1
 8000b7c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000b7e:	f7ff fd03 	bl	8000588 <HAL_GetTick>
 8000b82:	0003      	movs	r3, r0
 8000b84:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8000b86:	e008      	b.n	8000b9a <HAL_RCC_OscConfig+0x452>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8000b88:	f7ff fcfe 	bl	8000588 <HAL_GetTick>
 8000b8c:	0002      	movs	r2, r0
 8000b8e:	69bb      	ldr	r3, [r7, #24]
 8000b90:	1ad3      	subs	r3, r2, r3
 8000b92:	2b02      	cmp	r3, #2
 8000b94:	d901      	bls.n	8000b9a <HAL_RCC_OscConfig+0x452>
        {
          return HAL_TIMEOUT;
 8000b96:	2303      	movs	r3, #3
 8000b98:	e0e3      	b.n	8000d62 <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8000b9a:	4b74      	ldr	r3, [pc, #464]	; (8000d6c <HAL_RCC_OscConfig+0x624>)
 8000b9c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000b9e:	2202      	movs	r2, #2
 8000ba0:	4013      	ands	r3, r2
 8000ba2:	d0f1      	beq.n	8000b88 <HAL_RCC_OscConfig+0x440>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8000ba4:	4b71      	ldr	r3, [pc, #452]	; (8000d6c <HAL_RCC_OscConfig+0x624>)
 8000ba6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000ba8:	22f8      	movs	r2, #248	; 0xf8
 8000baa:	4393      	bics	r3, r2
 8000bac:	0019      	movs	r1, r3
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	699b      	ldr	r3, [r3, #24]
 8000bb2:	00da      	lsls	r2, r3, #3
 8000bb4:	4b6d      	ldr	r3, [pc, #436]	; (8000d6c <HAL_RCC_OscConfig+0x624>)
 8000bb6:	430a      	orrs	r2, r1
 8000bb8:	635a      	str	r2, [r3, #52]	; 0x34
 8000bba:	e034      	b.n	8000c26 <HAL_RCC_OscConfig+0x4de>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	695b      	ldr	r3, [r3, #20]
 8000bc0:	3305      	adds	r3, #5
 8000bc2:	d111      	bne.n	8000be8 <HAL_RCC_OscConfig+0x4a0>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8000bc4:	4b69      	ldr	r3, [pc, #420]	; (8000d6c <HAL_RCC_OscConfig+0x624>)
 8000bc6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000bc8:	4b68      	ldr	r3, [pc, #416]	; (8000d6c <HAL_RCC_OscConfig+0x624>)
 8000bca:	2104      	movs	r1, #4
 8000bcc:	438a      	bics	r2, r1
 8000bce:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8000bd0:	4b66      	ldr	r3, [pc, #408]	; (8000d6c <HAL_RCC_OscConfig+0x624>)
 8000bd2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000bd4:	22f8      	movs	r2, #248	; 0xf8
 8000bd6:	4393      	bics	r3, r2
 8000bd8:	0019      	movs	r1, r3
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	699b      	ldr	r3, [r3, #24]
 8000bde:	00da      	lsls	r2, r3, #3
 8000be0:	4b62      	ldr	r3, [pc, #392]	; (8000d6c <HAL_RCC_OscConfig+0x624>)
 8000be2:	430a      	orrs	r2, r1
 8000be4:	635a      	str	r2, [r3, #52]	; 0x34
 8000be6:	e01e      	b.n	8000c26 <HAL_RCC_OscConfig+0x4de>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8000be8:	4b60      	ldr	r3, [pc, #384]	; (8000d6c <HAL_RCC_OscConfig+0x624>)
 8000bea:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000bec:	4b5f      	ldr	r3, [pc, #380]	; (8000d6c <HAL_RCC_OscConfig+0x624>)
 8000bee:	2104      	movs	r1, #4
 8000bf0:	430a      	orrs	r2, r1
 8000bf2:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8000bf4:	4b5d      	ldr	r3, [pc, #372]	; (8000d6c <HAL_RCC_OscConfig+0x624>)
 8000bf6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000bf8:	4b5c      	ldr	r3, [pc, #368]	; (8000d6c <HAL_RCC_OscConfig+0x624>)
 8000bfa:	2101      	movs	r1, #1
 8000bfc:	438a      	bics	r2, r1
 8000bfe:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000c00:	f7ff fcc2 	bl	8000588 <HAL_GetTick>
 8000c04:	0003      	movs	r3, r0
 8000c06:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8000c08:	e008      	b.n	8000c1c <HAL_RCC_OscConfig+0x4d4>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8000c0a:	f7ff fcbd 	bl	8000588 <HAL_GetTick>
 8000c0e:	0002      	movs	r2, r0
 8000c10:	69bb      	ldr	r3, [r7, #24]
 8000c12:	1ad3      	subs	r3, r2, r3
 8000c14:	2b02      	cmp	r3, #2
 8000c16:	d901      	bls.n	8000c1c <HAL_RCC_OscConfig+0x4d4>
        {
          return HAL_TIMEOUT;
 8000c18:	2303      	movs	r3, #3
 8000c1a:	e0a2      	b.n	8000d62 <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8000c1c:	4b53      	ldr	r3, [pc, #332]	; (8000d6c <HAL_RCC_OscConfig+0x624>)
 8000c1e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000c20:	2202      	movs	r2, #2
 8000c22:	4013      	ands	r3, r2
 8000c24:	d1f1      	bne.n	8000c0a <HAL_RCC_OscConfig+0x4c2>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	6a1b      	ldr	r3, [r3, #32]
 8000c2a:	2b00      	cmp	r3, #0
 8000c2c:	d100      	bne.n	8000c30 <HAL_RCC_OscConfig+0x4e8>
 8000c2e:	e097      	b.n	8000d60 <HAL_RCC_OscConfig+0x618>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000c30:	4b4e      	ldr	r3, [pc, #312]	; (8000d6c <HAL_RCC_OscConfig+0x624>)
 8000c32:	685b      	ldr	r3, [r3, #4]
 8000c34:	220c      	movs	r2, #12
 8000c36:	4013      	ands	r3, r2
 8000c38:	2b08      	cmp	r3, #8
 8000c3a:	d100      	bne.n	8000c3e <HAL_RCC_OscConfig+0x4f6>
 8000c3c:	e06b      	b.n	8000d16 <HAL_RCC_OscConfig+0x5ce>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	6a1b      	ldr	r3, [r3, #32]
 8000c42:	2b02      	cmp	r3, #2
 8000c44:	d14c      	bne.n	8000ce0 <HAL_RCC_OscConfig+0x598>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000c46:	4b49      	ldr	r3, [pc, #292]	; (8000d6c <HAL_RCC_OscConfig+0x624>)
 8000c48:	681a      	ldr	r2, [r3, #0]
 8000c4a:	4b48      	ldr	r3, [pc, #288]	; (8000d6c <HAL_RCC_OscConfig+0x624>)
 8000c4c:	494a      	ldr	r1, [pc, #296]	; (8000d78 <HAL_RCC_OscConfig+0x630>)
 8000c4e:	400a      	ands	r2, r1
 8000c50:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c52:	f7ff fc99 	bl	8000588 <HAL_GetTick>
 8000c56:	0003      	movs	r3, r0
 8000c58:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000c5a:	e008      	b.n	8000c6e <HAL_RCC_OscConfig+0x526>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000c5c:	f7ff fc94 	bl	8000588 <HAL_GetTick>
 8000c60:	0002      	movs	r2, r0
 8000c62:	69bb      	ldr	r3, [r7, #24]
 8000c64:	1ad3      	subs	r3, r2, r3
 8000c66:	2b02      	cmp	r3, #2
 8000c68:	d901      	bls.n	8000c6e <HAL_RCC_OscConfig+0x526>
          {
            return HAL_TIMEOUT;
 8000c6a:	2303      	movs	r3, #3
 8000c6c:	e079      	b.n	8000d62 <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000c6e:	4b3f      	ldr	r3, [pc, #252]	; (8000d6c <HAL_RCC_OscConfig+0x624>)
 8000c70:	681a      	ldr	r2, [r3, #0]
 8000c72:	2380      	movs	r3, #128	; 0x80
 8000c74:	049b      	lsls	r3, r3, #18
 8000c76:	4013      	ands	r3, r2
 8000c78:	d1f0      	bne.n	8000c5c <HAL_RCC_OscConfig+0x514>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000c7a:	4b3c      	ldr	r3, [pc, #240]	; (8000d6c <HAL_RCC_OscConfig+0x624>)
 8000c7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000c7e:	220f      	movs	r2, #15
 8000c80:	4393      	bics	r3, r2
 8000c82:	0019      	movs	r1, r3
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000c88:	4b38      	ldr	r3, [pc, #224]	; (8000d6c <HAL_RCC_OscConfig+0x624>)
 8000c8a:	430a      	orrs	r2, r1
 8000c8c:	62da      	str	r2, [r3, #44]	; 0x2c
 8000c8e:	4b37      	ldr	r3, [pc, #220]	; (8000d6c <HAL_RCC_OscConfig+0x624>)
 8000c90:	685b      	ldr	r3, [r3, #4]
 8000c92:	4a3a      	ldr	r2, [pc, #232]	; (8000d7c <HAL_RCC_OscConfig+0x634>)
 8000c94:	4013      	ands	r3, r2
 8000c96:	0019      	movs	r1, r3
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ca0:	431a      	orrs	r2, r3
 8000ca2:	4b32      	ldr	r3, [pc, #200]	; (8000d6c <HAL_RCC_OscConfig+0x624>)
 8000ca4:	430a      	orrs	r2, r1
 8000ca6:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000ca8:	4b30      	ldr	r3, [pc, #192]	; (8000d6c <HAL_RCC_OscConfig+0x624>)
 8000caa:	681a      	ldr	r2, [r3, #0]
 8000cac:	4b2f      	ldr	r3, [pc, #188]	; (8000d6c <HAL_RCC_OscConfig+0x624>)
 8000cae:	2180      	movs	r1, #128	; 0x80
 8000cb0:	0449      	lsls	r1, r1, #17
 8000cb2:	430a      	orrs	r2, r1
 8000cb4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000cb6:	f7ff fc67 	bl	8000588 <HAL_GetTick>
 8000cba:	0003      	movs	r3, r0
 8000cbc:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000cbe:	e008      	b.n	8000cd2 <HAL_RCC_OscConfig+0x58a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000cc0:	f7ff fc62 	bl	8000588 <HAL_GetTick>
 8000cc4:	0002      	movs	r2, r0
 8000cc6:	69bb      	ldr	r3, [r7, #24]
 8000cc8:	1ad3      	subs	r3, r2, r3
 8000cca:	2b02      	cmp	r3, #2
 8000ccc:	d901      	bls.n	8000cd2 <HAL_RCC_OscConfig+0x58a>
          {
            return HAL_TIMEOUT;
 8000cce:	2303      	movs	r3, #3
 8000cd0:	e047      	b.n	8000d62 <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000cd2:	4b26      	ldr	r3, [pc, #152]	; (8000d6c <HAL_RCC_OscConfig+0x624>)
 8000cd4:	681a      	ldr	r2, [r3, #0]
 8000cd6:	2380      	movs	r3, #128	; 0x80
 8000cd8:	049b      	lsls	r3, r3, #18
 8000cda:	4013      	ands	r3, r2
 8000cdc:	d0f0      	beq.n	8000cc0 <HAL_RCC_OscConfig+0x578>
 8000cde:	e03f      	b.n	8000d60 <HAL_RCC_OscConfig+0x618>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000ce0:	4b22      	ldr	r3, [pc, #136]	; (8000d6c <HAL_RCC_OscConfig+0x624>)
 8000ce2:	681a      	ldr	r2, [r3, #0]
 8000ce4:	4b21      	ldr	r3, [pc, #132]	; (8000d6c <HAL_RCC_OscConfig+0x624>)
 8000ce6:	4924      	ldr	r1, [pc, #144]	; (8000d78 <HAL_RCC_OscConfig+0x630>)
 8000ce8:	400a      	ands	r2, r1
 8000cea:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000cec:	f7ff fc4c 	bl	8000588 <HAL_GetTick>
 8000cf0:	0003      	movs	r3, r0
 8000cf2:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000cf4:	e008      	b.n	8000d08 <HAL_RCC_OscConfig+0x5c0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000cf6:	f7ff fc47 	bl	8000588 <HAL_GetTick>
 8000cfa:	0002      	movs	r2, r0
 8000cfc:	69bb      	ldr	r3, [r7, #24]
 8000cfe:	1ad3      	subs	r3, r2, r3
 8000d00:	2b02      	cmp	r3, #2
 8000d02:	d901      	bls.n	8000d08 <HAL_RCC_OscConfig+0x5c0>
          {
            return HAL_TIMEOUT;
 8000d04:	2303      	movs	r3, #3
 8000d06:	e02c      	b.n	8000d62 <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000d08:	4b18      	ldr	r3, [pc, #96]	; (8000d6c <HAL_RCC_OscConfig+0x624>)
 8000d0a:	681a      	ldr	r2, [r3, #0]
 8000d0c:	2380      	movs	r3, #128	; 0x80
 8000d0e:	049b      	lsls	r3, r3, #18
 8000d10:	4013      	ands	r3, r2
 8000d12:	d1f0      	bne.n	8000cf6 <HAL_RCC_OscConfig+0x5ae>
 8000d14:	e024      	b.n	8000d60 <HAL_RCC_OscConfig+0x618>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	6a1b      	ldr	r3, [r3, #32]
 8000d1a:	2b01      	cmp	r3, #1
 8000d1c:	d101      	bne.n	8000d22 <HAL_RCC_OscConfig+0x5da>
      {
        return HAL_ERROR;
 8000d1e:	2301      	movs	r3, #1
 8000d20:	e01f      	b.n	8000d62 <HAL_RCC_OscConfig+0x61a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8000d22:	4b12      	ldr	r3, [pc, #72]	; (8000d6c <HAL_RCC_OscConfig+0x624>)
 8000d24:	685b      	ldr	r3, [r3, #4]
 8000d26:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8000d28:	4b10      	ldr	r3, [pc, #64]	; (8000d6c <HAL_RCC_OscConfig+0x624>)
 8000d2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d2c:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8000d2e:	697a      	ldr	r2, [r7, #20]
 8000d30:	2380      	movs	r3, #128	; 0x80
 8000d32:	025b      	lsls	r3, r3, #9
 8000d34:	401a      	ands	r2, r3
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d3a:	429a      	cmp	r2, r3
 8000d3c:	d10e      	bne.n	8000d5c <HAL_RCC_OscConfig+0x614>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8000d3e:	693b      	ldr	r3, [r7, #16]
 8000d40:	220f      	movs	r2, #15
 8000d42:	401a      	ands	r2, r3
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8000d48:	429a      	cmp	r2, r3
 8000d4a:	d107      	bne.n	8000d5c <HAL_RCC_OscConfig+0x614>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8000d4c:	697a      	ldr	r2, [r7, #20]
 8000d4e:	23f0      	movs	r3, #240	; 0xf0
 8000d50:	039b      	lsls	r3, r3, #14
 8000d52:	401a      	ands	r2, r3
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8000d58:	429a      	cmp	r2, r3
 8000d5a:	d001      	beq.n	8000d60 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_ERROR;
 8000d5c:	2301      	movs	r3, #1
 8000d5e:	e000      	b.n	8000d62 <HAL_RCC_OscConfig+0x61a>
        }
      }
    }
  }

  return HAL_OK;
 8000d60:	2300      	movs	r3, #0
}
 8000d62:	0018      	movs	r0, r3
 8000d64:	46bd      	mov	sp, r7
 8000d66:	b008      	add	sp, #32
 8000d68:	bd80      	pop	{r7, pc}
 8000d6a:	46c0      	nop			; (mov r8, r8)
 8000d6c:	40021000 	.word	0x40021000
 8000d70:	00001388 	.word	0x00001388
 8000d74:	efffffff 	.word	0xefffffff
 8000d78:	feffffff 	.word	0xfeffffff
 8000d7c:	ffc2ffff 	.word	0xffc2ffff

08000d80 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000d80:	b580      	push	{r7, lr}
 8000d82:	b084      	sub	sp, #16
 8000d84:	af00      	add	r7, sp, #0
 8000d86:	6078      	str	r0, [r7, #4]
 8000d88:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	2b00      	cmp	r3, #0
 8000d8e:	d101      	bne.n	8000d94 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8000d90:	2301      	movs	r3, #1
 8000d92:	e0b3      	b.n	8000efc <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8000d94:	4b5b      	ldr	r3, [pc, #364]	; (8000f04 <HAL_RCC_ClockConfig+0x184>)
 8000d96:	681b      	ldr	r3, [r3, #0]
 8000d98:	2201      	movs	r2, #1
 8000d9a:	4013      	ands	r3, r2
 8000d9c:	683a      	ldr	r2, [r7, #0]
 8000d9e:	429a      	cmp	r2, r3
 8000da0:	d911      	bls.n	8000dc6 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000da2:	4b58      	ldr	r3, [pc, #352]	; (8000f04 <HAL_RCC_ClockConfig+0x184>)
 8000da4:	681b      	ldr	r3, [r3, #0]
 8000da6:	2201      	movs	r2, #1
 8000da8:	4393      	bics	r3, r2
 8000daa:	0019      	movs	r1, r3
 8000dac:	4b55      	ldr	r3, [pc, #340]	; (8000f04 <HAL_RCC_ClockConfig+0x184>)
 8000dae:	683a      	ldr	r2, [r7, #0]
 8000db0:	430a      	orrs	r2, r1
 8000db2:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000db4:	4b53      	ldr	r3, [pc, #332]	; (8000f04 <HAL_RCC_ClockConfig+0x184>)
 8000db6:	681b      	ldr	r3, [r3, #0]
 8000db8:	2201      	movs	r2, #1
 8000dba:	4013      	ands	r3, r2
 8000dbc:	683a      	ldr	r2, [r7, #0]
 8000dbe:	429a      	cmp	r2, r3
 8000dc0:	d001      	beq.n	8000dc6 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8000dc2:	2301      	movs	r3, #1
 8000dc4:	e09a      	b.n	8000efc <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	681b      	ldr	r3, [r3, #0]
 8000dca:	2202      	movs	r2, #2
 8000dcc:	4013      	ands	r3, r2
 8000dce:	d015      	beq.n	8000dfc <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	681b      	ldr	r3, [r3, #0]
 8000dd4:	2204      	movs	r2, #4
 8000dd6:	4013      	ands	r3, r2
 8000dd8:	d006      	beq.n	8000de8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8000dda:	4b4b      	ldr	r3, [pc, #300]	; (8000f08 <HAL_RCC_ClockConfig+0x188>)
 8000ddc:	685a      	ldr	r2, [r3, #4]
 8000dde:	4b4a      	ldr	r3, [pc, #296]	; (8000f08 <HAL_RCC_ClockConfig+0x188>)
 8000de0:	21e0      	movs	r1, #224	; 0xe0
 8000de2:	00c9      	lsls	r1, r1, #3
 8000de4:	430a      	orrs	r2, r1
 8000de6:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000de8:	4b47      	ldr	r3, [pc, #284]	; (8000f08 <HAL_RCC_ClockConfig+0x188>)
 8000dea:	685b      	ldr	r3, [r3, #4]
 8000dec:	22f0      	movs	r2, #240	; 0xf0
 8000dee:	4393      	bics	r3, r2
 8000df0:	0019      	movs	r1, r3
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	689a      	ldr	r2, [r3, #8]
 8000df6:	4b44      	ldr	r3, [pc, #272]	; (8000f08 <HAL_RCC_ClockConfig+0x188>)
 8000df8:	430a      	orrs	r2, r1
 8000dfa:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	681b      	ldr	r3, [r3, #0]
 8000e00:	2201      	movs	r2, #1
 8000e02:	4013      	ands	r3, r2
 8000e04:	d040      	beq.n	8000e88 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	685b      	ldr	r3, [r3, #4]
 8000e0a:	2b01      	cmp	r3, #1
 8000e0c:	d107      	bne.n	8000e1e <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000e0e:	4b3e      	ldr	r3, [pc, #248]	; (8000f08 <HAL_RCC_ClockConfig+0x188>)
 8000e10:	681a      	ldr	r2, [r3, #0]
 8000e12:	2380      	movs	r3, #128	; 0x80
 8000e14:	029b      	lsls	r3, r3, #10
 8000e16:	4013      	ands	r3, r2
 8000e18:	d114      	bne.n	8000e44 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8000e1a:	2301      	movs	r3, #1
 8000e1c:	e06e      	b.n	8000efc <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	685b      	ldr	r3, [r3, #4]
 8000e22:	2b02      	cmp	r3, #2
 8000e24:	d107      	bne.n	8000e36 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000e26:	4b38      	ldr	r3, [pc, #224]	; (8000f08 <HAL_RCC_ClockConfig+0x188>)
 8000e28:	681a      	ldr	r2, [r3, #0]
 8000e2a:	2380      	movs	r3, #128	; 0x80
 8000e2c:	049b      	lsls	r3, r3, #18
 8000e2e:	4013      	ands	r3, r2
 8000e30:	d108      	bne.n	8000e44 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8000e32:	2301      	movs	r3, #1
 8000e34:	e062      	b.n	8000efc <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000e36:	4b34      	ldr	r3, [pc, #208]	; (8000f08 <HAL_RCC_ClockConfig+0x188>)
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	2202      	movs	r2, #2
 8000e3c:	4013      	ands	r3, r2
 8000e3e:	d101      	bne.n	8000e44 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8000e40:	2301      	movs	r3, #1
 8000e42:	e05b      	b.n	8000efc <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000e44:	4b30      	ldr	r3, [pc, #192]	; (8000f08 <HAL_RCC_ClockConfig+0x188>)
 8000e46:	685b      	ldr	r3, [r3, #4]
 8000e48:	2203      	movs	r2, #3
 8000e4a:	4393      	bics	r3, r2
 8000e4c:	0019      	movs	r1, r3
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	685a      	ldr	r2, [r3, #4]
 8000e52:	4b2d      	ldr	r3, [pc, #180]	; (8000f08 <HAL_RCC_ClockConfig+0x188>)
 8000e54:	430a      	orrs	r2, r1
 8000e56:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8000e58:	f7ff fb96 	bl	8000588 <HAL_GetTick>
 8000e5c:	0003      	movs	r3, r0
 8000e5e:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000e60:	e009      	b.n	8000e76 <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000e62:	f7ff fb91 	bl	8000588 <HAL_GetTick>
 8000e66:	0002      	movs	r2, r0
 8000e68:	68fb      	ldr	r3, [r7, #12]
 8000e6a:	1ad3      	subs	r3, r2, r3
 8000e6c:	4a27      	ldr	r2, [pc, #156]	; (8000f0c <HAL_RCC_ClockConfig+0x18c>)
 8000e6e:	4293      	cmp	r3, r2
 8000e70:	d901      	bls.n	8000e76 <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 8000e72:	2303      	movs	r3, #3
 8000e74:	e042      	b.n	8000efc <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000e76:	4b24      	ldr	r3, [pc, #144]	; (8000f08 <HAL_RCC_ClockConfig+0x188>)
 8000e78:	685b      	ldr	r3, [r3, #4]
 8000e7a:	220c      	movs	r2, #12
 8000e7c:	401a      	ands	r2, r3
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	685b      	ldr	r3, [r3, #4]
 8000e82:	009b      	lsls	r3, r3, #2
 8000e84:	429a      	cmp	r2, r3
 8000e86:	d1ec      	bne.n	8000e62 <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8000e88:	4b1e      	ldr	r3, [pc, #120]	; (8000f04 <HAL_RCC_ClockConfig+0x184>)
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	2201      	movs	r2, #1
 8000e8e:	4013      	ands	r3, r2
 8000e90:	683a      	ldr	r2, [r7, #0]
 8000e92:	429a      	cmp	r2, r3
 8000e94:	d211      	bcs.n	8000eba <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000e96:	4b1b      	ldr	r3, [pc, #108]	; (8000f04 <HAL_RCC_ClockConfig+0x184>)
 8000e98:	681b      	ldr	r3, [r3, #0]
 8000e9a:	2201      	movs	r2, #1
 8000e9c:	4393      	bics	r3, r2
 8000e9e:	0019      	movs	r1, r3
 8000ea0:	4b18      	ldr	r3, [pc, #96]	; (8000f04 <HAL_RCC_ClockConfig+0x184>)
 8000ea2:	683a      	ldr	r2, [r7, #0]
 8000ea4:	430a      	orrs	r2, r1
 8000ea6:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000ea8:	4b16      	ldr	r3, [pc, #88]	; (8000f04 <HAL_RCC_ClockConfig+0x184>)
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	2201      	movs	r2, #1
 8000eae:	4013      	ands	r3, r2
 8000eb0:	683a      	ldr	r2, [r7, #0]
 8000eb2:	429a      	cmp	r2, r3
 8000eb4:	d001      	beq.n	8000eba <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 8000eb6:	2301      	movs	r3, #1
 8000eb8:	e020      	b.n	8000efc <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	681b      	ldr	r3, [r3, #0]
 8000ebe:	2204      	movs	r2, #4
 8000ec0:	4013      	ands	r3, r2
 8000ec2:	d009      	beq.n	8000ed8 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8000ec4:	4b10      	ldr	r3, [pc, #64]	; (8000f08 <HAL_RCC_ClockConfig+0x188>)
 8000ec6:	685b      	ldr	r3, [r3, #4]
 8000ec8:	4a11      	ldr	r2, [pc, #68]	; (8000f10 <HAL_RCC_ClockConfig+0x190>)
 8000eca:	4013      	ands	r3, r2
 8000ecc:	0019      	movs	r1, r3
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	68da      	ldr	r2, [r3, #12]
 8000ed2:	4b0d      	ldr	r3, [pc, #52]	; (8000f08 <HAL_RCC_ClockConfig+0x188>)
 8000ed4:	430a      	orrs	r2, r1
 8000ed6:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8000ed8:	f000 f820 	bl	8000f1c <HAL_RCC_GetSysClockFreq>
 8000edc:	0001      	movs	r1, r0
 8000ede:	4b0a      	ldr	r3, [pc, #40]	; (8000f08 <HAL_RCC_ClockConfig+0x188>)
 8000ee0:	685b      	ldr	r3, [r3, #4]
 8000ee2:	091b      	lsrs	r3, r3, #4
 8000ee4:	220f      	movs	r2, #15
 8000ee6:	4013      	ands	r3, r2
 8000ee8:	4a0a      	ldr	r2, [pc, #40]	; (8000f14 <HAL_RCC_ClockConfig+0x194>)
 8000eea:	5cd3      	ldrb	r3, [r2, r3]
 8000eec:	000a      	movs	r2, r1
 8000eee:	40da      	lsrs	r2, r3
 8000ef0:	4b09      	ldr	r3, [pc, #36]	; (8000f18 <HAL_RCC_ClockConfig+0x198>)
 8000ef2:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8000ef4:	2000      	movs	r0, #0
 8000ef6:	f7ff fb01 	bl	80004fc <HAL_InitTick>
  
  return HAL_OK;
 8000efa:	2300      	movs	r3, #0
}
 8000efc:	0018      	movs	r0, r3
 8000efe:	46bd      	mov	sp, r7
 8000f00:	b004      	add	sp, #16
 8000f02:	bd80      	pop	{r7, pc}
 8000f04:	40022000 	.word	0x40022000
 8000f08:	40021000 	.word	0x40021000
 8000f0c:	00001388 	.word	0x00001388
 8000f10:	fffff8ff 	.word	0xfffff8ff
 8000f14:	08001210 	.word	0x08001210
 8000f18:	20000000 	.word	0x20000000

08000f1c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8000f1c:	b590      	push	{r4, r7, lr}
 8000f1e:	b08f      	sub	sp, #60	; 0x3c
 8000f20:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8000f22:	2314      	movs	r3, #20
 8000f24:	18fb      	adds	r3, r7, r3
 8000f26:	4a2b      	ldr	r2, [pc, #172]	; (8000fd4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8000f28:	ca13      	ldmia	r2!, {r0, r1, r4}
 8000f2a:	c313      	stmia	r3!, {r0, r1, r4}
 8000f2c:	6812      	ldr	r2, [r2, #0]
 8000f2e:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8000f30:	1d3b      	adds	r3, r7, #4
 8000f32:	4a29      	ldr	r2, [pc, #164]	; (8000fd8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8000f34:	ca13      	ldmia	r2!, {r0, r1, r4}
 8000f36:	c313      	stmia	r3!, {r0, r1, r4}
 8000f38:	6812      	ldr	r2, [r2, #0]
 8000f3a:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8000f3c:	2300      	movs	r3, #0
 8000f3e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000f40:	2300      	movs	r3, #0
 8000f42:	62bb      	str	r3, [r7, #40]	; 0x28
 8000f44:	2300      	movs	r3, #0
 8000f46:	637b      	str	r3, [r7, #52]	; 0x34
 8000f48:	2300      	movs	r3, #0
 8000f4a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 8000f4c:	2300      	movs	r3, #0
 8000f4e:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 8000f50:	4b22      	ldr	r3, [pc, #136]	; (8000fdc <HAL_RCC_GetSysClockFreq+0xc0>)
 8000f52:	685b      	ldr	r3, [r3, #4]
 8000f54:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8000f56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000f58:	220c      	movs	r2, #12
 8000f5a:	4013      	ands	r3, r2
 8000f5c:	2b04      	cmp	r3, #4
 8000f5e:	d002      	beq.n	8000f66 <HAL_RCC_GetSysClockFreq+0x4a>
 8000f60:	2b08      	cmp	r3, #8
 8000f62:	d003      	beq.n	8000f6c <HAL_RCC_GetSysClockFreq+0x50>
 8000f64:	e02d      	b.n	8000fc2 <HAL_RCC_GetSysClockFreq+0xa6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8000f66:	4b1e      	ldr	r3, [pc, #120]	; (8000fe0 <HAL_RCC_GetSysClockFreq+0xc4>)
 8000f68:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8000f6a:	e02d      	b.n	8000fc8 <HAL_RCC_GetSysClockFreq+0xac>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8000f6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000f6e:	0c9b      	lsrs	r3, r3, #18
 8000f70:	220f      	movs	r2, #15
 8000f72:	4013      	ands	r3, r2
 8000f74:	2214      	movs	r2, #20
 8000f76:	18ba      	adds	r2, r7, r2
 8000f78:	5cd3      	ldrb	r3, [r2, r3]
 8000f7a:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8000f7c:	4b17      	ldr	r3, [pc, #92]	; (8000fdc <HAL_RCC_GetSysClockFreq+0xc0>)
 8000f7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f80:	220f      	movs	r2, #15
 8000f82:	4013      	ands	r3, r2
 8000f84:	1d3a      	adds	r2, r7, #4
 8000f86:	5cd3      	ldrb	r3, [r2, r3]
 8000f88:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8000f8a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000f8c:	2380      	movs	r3, #128	; 0x80
 8000f8e:	025b      	lsls	r3, r3, #9
 8000f90:	4013      	ands	r3, r2
 8000f92:	d009      	beq.n	8000fa8 <HAL_RCC_GetSysClockFreq+0x8c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8000f94:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8000f96:	4812      	ldr	r0, [pc, #72]	; (8000fe0 <HAL_RCC_GetSysClockFreq+0xc4>)
 8000f98:	f7ff f8b6 	bl	8000108 <__udivsi3>
 8000f9c:	0003      	movs	r3, r0
 8000f9e:	001a      	movs	r2, r3
 8000fa0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000fa2:	4353      	muls	r3, r2
 8000fa4:	637b      	str	r3, [r7, #52]	; 0x34
 8000fa6:	e009      	b.n	8000fbc <HAL_RCC_GetSysClockFreq+0xa0>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8000fa8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8000faa:	000a      	movs	r2, r1
 8000fac:	0152      	lsls	r2, r2, #5
 8000fae:	1a52      	subs	r2, r2, r1
 8000fb0:	0193      	lsls	r3, r2, #6
 8000fb2:	1a9b      	subs	r3, r3, r2
 8000fb4:	00db      	lsls	r3, r3, #3
 8000fb6:	185b      	adds	r3, r3, r1
 8000fb8:	021b      	lsls	r3, r3, #8
 8000fba:	637b      	str	r3, [r7, #52]	; 0x34
#endif
      }
      sysclockfreq = pllclk;
 8000fbc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000fbe:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8000fc0:	e002      	b.n	8000fc8 <HAL_RCC_GetSysClockFreq+0xac>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8000fc2:	4b07      	ldr	r3, [pc, #28]	; (8000fe0 <HAL_RCC_GetSysClockFreq+0xc4>)
 8000fc4:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8000fc6:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8000fc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8000fca:	0018      	movs	r0, r3
 8000fcc:	46bd      	mov	sp, r7
 8000fce:	b00f      	add	sp, #60	; 0x3c
 8000fd0:	bd90      	pop	{r4, r7, pc}
 8000fd2:	46c0      	nop			; (mov r8, r8)
 8000fd4:	080011f0 	.word	0x080011f0
 8000fd8:	08001200 	.word	0x08001200
 8000fdc:	40021000 	.word	0x40021000
 8000fe0:	007a1200 	.word	0x007a1200

08000fe4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	b086      	sub	sp, #24
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8000fec:	2300      	movs	r3, #0
 8000fee:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8000ff0:	2300      	movs	r3, #0
 8000ff2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	681a      	ldr	r2, [r3, #0]
 8000ff8:	2380      	movs	r3, #128	; 0x80
 8000ffa:	025b      	lsls	r3, r3, #9
 8000ffc:	4013      	ands	r3, r2
 8000ffe:	d100      	bne.n	8001002 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8001000:	e08f      	b.n	8001122 <HAL_RCCEx_PeriphCLKConfig+0x13e>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8001002:	2317      	movs	r3, #23
 8001004:	18fb      	adds	r3, r7, r3
 8001006:	2200      	movs	r2, #0
 8001008:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800100a:	4b57      	ldr	r3, [pc, #348]	; (8001168 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800100c:	69da      	ldr	r2, [r3, #28]
 800100e:	2380      	movs	r3, #128	; 0x80
 8001010:	055b      	lsls	r3, r3, #21
 8001012:	4013      	ands	r3, r2
 8001014:	d111      	bne.n	800103a <HAL_RCCEx_PeriphCLKConfig+0x56>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001016:	4b54      	ldr	r3, [pc, #336]	; (8001168 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001018:	69da      	ldr	r2, [r3, #28]
 800101a:	4b53      	ldr	r3, [pc, #332]	; (8001168 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800101c:	2180      	movs	r1, #128	; 0x80
 800101e:	0549      	lsls	r1, r1, #21
 8001020:	430a      	orrs	r2, r1
 8001022:	61da      	str	r2, [r3, #28]
 8001024:	4b50      	ldr	r3, [pc, #320]	; (8001168 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001026:	69da      	ldr	r2, [r3, #28]
 8001028:	2380      	movs	r3, #128	; 0x80
 800102a:	055b      	lsls	r3, r3, #21
 800102c:	4013      	ands	r3, r2
 800102e:	60bb      	str	r3, [r7, #8]
 8001030:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001032:	2317      	movs	r3, #23
 8001034:	18fb      	adds	r3, r7, r3
 8001036:	2201      	movs	r2, #1
 8001038:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800103a:	4b4c      	ldr	r3, [pc, #304]	; (800116c <HAL_RCCEx_PeriphCLKConfig+0x188>)
 800103c:	681a      	ldr	r2, [r3, #0]
 800103e:	2380      	movs	r3, #128	; 0x80
 8001040:	005b      	lsls	r3, r3, #1
 8001042:	4013      	ands	r3, r2
 8001044:	d11a      	bne.n	800107c <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001046:	4b49      	ldr	r3, [pc, #292]	; (800116c <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8001048:	681a      	ldr	r2, [r3, #0]
 800104a:	4b48      	ldr	r3, [pc, #288]	; (800116c <HAL_RCCEx_PeriphCLKConfig+0x188>)
 800104c:	2180      	movs	r1, #128	; 0x80
 800104e:	0049      	lsls	r1, r1, #1
 8001050:	430a      	orrs	r2, r1
 8001052:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001054:	f7ff fa98 	bl	8000588 <HAL_GetTick>
 8001058:	0003      	movs	r3, r0
 800105a:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800105c:	e008      	b.n	8001070 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800105e:	f7ff fa93 	bl	8000588 <HAL_GetTick>
 8001062:	0002      	movs	r2, r0
 8001064:	693b      	ldr	r3, [r7, #16]
 8001066:	1ad3      	subs	r3, r2, r3
 8001068:	2b64      	cmp	r3, #100	; 0x64
 800106a:	d901      	bls.n	8001070 <HAL_RCCEx_PeriphCLKConfig+0x8c>
        {
          return HAL_TIMEOUT;
 800106c:	2303      	movs	r3, #3
 800106e:	e077      	b.n	8001160 <HAL_RCCEx_PeriphCLKConfig+0x17c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001070:	4b3e      	ldr	r3, [pc, #248]	; (800116c <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8001072:	681a      	ldr	r2, [r3, #0]
 8001074:	2380      	movs	r3, #128	; 0x80
 8001076:	005b      	lsls	r3, r3, #1
 8001078:	4013      	ands	r3, r2
 800107a:	d0f0      	beq.n	800105e <HAL_RCCEx_PeriphCLKConfig+0x7a>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800107c:	4b3a      	ldr	r3, [pc, #232]	; (8001168 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800107e:	6a1a      	ldr	r2, [r3, #32]
 8001080:	23c0      	movs	r3, #192	; 0xc0
 8001082:	009b      	lsls	r3, r3, #2
 8001084:	4013      	ands	r3, r2
 8001086:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001088:	68fb      	ldr	r3, [r7, #12]
 800108a:	2b00      	cmp	r3, #0
 800108c:	d034      	beq.n	80010f8 <HAL_RCCEx_PeriphCLKConfig+0x114>
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	685a      	ldr	r2, [r3, #4]
 8001092:	23c0      	movs	r3, #192	; 0xc0
 8001094:	009b      	lsls	r3, r3, #2
 8001096:	4013      	ands	r3, r2
 8001098:	68fa      	ldr	r2, [r7, #12]
 800109a:	429a      	cmp	r2, r3
 800109c:	d02c      	beq.n	80010f8 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800109e:	4b32      	ldr	r3, [pc, #200]	; (8001168 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80010a0:	6a1b      	ldr	r3, [r3, #32]
 80010a2:	4a33      	ldr	r2, [pc, #204]	; (8001170 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 80010a4:	4013      	ands	r3, r2
 80010a6:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80010a8:	4b2f      	ldr	r3, [pc, #188]	; (8001168 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80010aa:	6a1a      	ldr	r2, [r3, #32]
 80010ac:	4b2e      	ldr	r3, [pc, #184]	; (8001168 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80010ae:	2180      	movs	r1, #128	; 0x80
 80010b0:	0249      	lsls	r1, r1, #9
 80010b2:	430a      	orrs	r2, r1
 80010b4:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80010b6:	4b2c      	ldr	r3, [pc, #176]	; (8001168 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80010b8:	6a1a      	ldr	r2, [r3, #32]
 80010ba:	4b2b      	ldr	r3, [pc, #172]	; (8001168 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80010bc:	492d      	ldr	r1, [pc, #180]	; (8001174 <HAL_RCCEx_PeriphCLKConfig+0x190>)
 80010be:	400a      	ands	r2, r1
 80010c0:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80010c2:	4b29      	ldr	r3, [pc, #164]	; (8001168 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80010c4:	68fa      	ldr	r2, [r7, #12]
 80010c6:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80010c8:	68fb      	ldr	r3, [r7, #12]
 80010ca:	2201      	movs	r2, #1
 80010cc:	4013      	ands	r3, r2
 80010ce:	d013      	beq.n	80010f8 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010d0:	f7ff fa5a 	bl	8000588 <HAL_GetTick>
 80010d4:	0003      	movs	r3, r0
 80010d6:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80010d8:	e009      	b.n	80010ee <HAL_RCCEx_PeriphCLKConfig+0x10a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80010da:	f7ff fa55 	bl	8000588 <HAL_GetTick>
 80010de:	0002      	movs	r2, r0
 80010e0:	693b      	ldr	r3, [r7, #16]
 80010e2:	1ad3      	subs	r3, r2, r3
 80010e4:	4a24      	ldr	r2, [pc, #144]	; (8001178 <HAL_RCCEx_PeriphCLKConfig+0x194>)
 80010e6:	4293      	cmp	r3, r2
 80010e8:	d901      	bls.n	80010ee <HAL_RCCEx_PeriphCLKConfig+0x10a>
          {
            return HAL_TIMEOUT;
 80010ea:	2303      	movs	r3, #3
 80010ec:	e038      	b.n	8001160 <HAL_RCCEx_PeriphCLKConfig+0x17c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80010ee:	4b1e      	ldr	r3, [pc, #120]	; (8001168 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80010f0:	6a1b      	ldr	r3, [r3, #32]
 80010f2:	2202      	movs	r2, #2
 80010f4:	4013      	ands	r3, r2
 80010f6:	d0f0      	beq.n	80010da <HAL_RCCEx_PeriphCLKConfig+0xf6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80010f8:	4b1b      	ldr	r3, [pc, #108]	; (8001168 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80010fa:	6a1b      	ldr	r3, [r3, #32]
 80010fc:	4a1c      	ldr	r2, [pc, #112]	; (8001170 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 80010fe:	4013      	ands	r3, r2
 8001100:	0019      	movs	r1, r3
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	685a      	ldr	r2, [r3, #4]
 8001106:	4b18      	ldr	r3, [pc, #96]	; (8001168 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001108:	430a      	orrs	r2, r1
 800110a:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800110c:	2317      	movs	r3, #23
 800110e:	18fb      	adds	r3, r7, r3
 8001110:	781b      	ldrb	r3, [r3, #0]
 8001112:	2b01      	cmp	r3, #1
 8001114:	d105      	bne.n	8001122 <HAL_RCCEx_PeriphCLKConfig+0x13e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001116:	4b14      	ldr	r3, [pc, #80]	; (8001168 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001118:	69da      	ldr	r2, [r3, #28]
 800111a:	4b13      	ldr	r3, [pc, #76]	; (8001168 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800111c:	4917      	ldr	r1, [pc, #92]	; (800117c <HAL_RCCEx_PeriphCLKConfig+0x198>)
 800111e:	400a      	ands	r2, r1
 8001120:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	2201      	movs	r2, #1
 8001128:	4013      	ands	r3, r2
 800112a:	d009      	beq.n	8001140 <HAL_RCCEx_PeriphCLKConfig+0x15c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800112c:	4b0e      	ldr	r3, [pc, #56]	; (8001168 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800112e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001130:	2203      	movs	r2, #3
 8001132:	4393      	bics	r3, r2
 8001134:	0019      	movs	r1, r3
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	689a      	ldr	r2, [r3, #8]
 800113a:	4b0b      	ldr	r3, [pc, #44]	; (8001168 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800113c:	430a      	orrs	r2, r1
 800113e:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	2220      	movs	r2, #32
 8001146:	4013      	ands	r3, r2
 8001148:	d009      	beq.n	800115e <HAL_RCCEx_PeriphCLKConfig+0x17a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800114a:	4b07      	ldr	r3, [pc, #28]	; (8001168 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800114c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800114e:	2210      	movs	r2, #16
 8001150:	4393      	bics	r3, r2
 8001152:	0019      	movs	r1, r3
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	68da      	ldr	r2, [r3, #12]
 8001158:	4b03      	ldr	r3, [pc, #12]	; (8001168 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800115a:	430a      	orrs	r2, r1
 800115c:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 800115e:	2300      	movs	r3, #0
}
 8001160:	0018      	movs	r0, r3
 8001162:	46bd      	mov	sp, r7
 8001164:	b006      	add	sp, #24
 8001166:	bd80      	pop	{r7, pc}
 8001168:	40021000 	.word	0x40021000
 800116c:	40007000 	.word	0x40007000
 8001170:	fffffcff 	.word	0xfffffcff
 8001174:	fffeffff 	.word	0xfffeffff
 8001178:	00001388 	.word	0x00001388
 800117c:	efffffff 	.word	0xefffffff

08001180 <__libc_init_array>:
 8001180:	b570      	push	{r4, r5, r6, lr}
 8001182:	2600      	movs	r6, #0
 8001184:	4d0c      	ldr	r5, [pc, #48]	; (80011b8 <__libc_init_array+0x38>)
 8001186:	4c0d      	ldr	r4, [pc, #52]	; (80011bc <__libc_init_array+0x3c>)
 8001188:	1b64      	subs	r4, r4, r5
 800118a:	10a4      	asrs	r4, r4, #2
 800118c:	42a6      	cmp	r6, r4
 800118e:	d109      	bne.n	80011a4 <__libc_init_array+0x24>
 8001190:	2600      	movs	r6, #0
 8001192:	f000 f821 	bl	80011d8 <_init>
 8001196:	4d0a      	ldr	r5, [pc, #40]	; (80011c0 <__libc_init_array+0x40>)
 8001198:	4c0a      	ldr	r4, [pc, #40]	; (80011c4 <__libc_init_array+0x44>)
 800119a:	1b64      	subs	r4, r4, r5
 800119c:	10a4      	asrs	r4, r4, #2
 800119e:	42a6      	cmp	r6, r4
 80011a0:	d105      	bne.n	80011ae <__libc_init_array+0x2e>
 80011a2:	bd70      	pop	{r4, r5, r6, pc}
 80011a4:	00b3      	lsls	r3, r6, #2
 80011a6:	58eb      	ldr	r3, [r5, r3]
 80011a8:	4798      	blx	r3
 80011aa:	3601      	adds	r6, #1
 80011ac:	e7ee      	b.n	800118c <__libc_init_array+0xc>
 80011ae:	00b3      	lsls	r3, r6, #2
 80011b0:	58eb      	ldr	r3, [r5, r3]
 80011b2:	4798      	blx	r3
 80011b4:	3601      	adds	r6, #1
 80011b6:	e7f2      	b.n	800119e <__libc_init_array+0x1e>
 80011b8:	08001220 	.word	0x08001220
 80011bc:	08001220 	.word	0x08001220
 80011c0:	08001220 	.word	0x08001220
 80011c4:	08001224 	.word	0x08001224

080011c8 <memset>:
 80011c8:	0003      	movs	r3, r0
 80011ca:	1812      	adds	r2, r2, r0
 80011cc:	4293      	cmp	r3, r2
 80011ce:	d100      	bne.n	80011d2 <memset+0xa>
 80011d0:	4770      	bx	lr
 80011d2:	7019      	strb	r1, [r3, #0]
 80011d4:	3301      	adds	r3, #1
 80011d6:	e7f9      	b.n	80011cc <memset+0x4>

080011d8 <_init>:
 80011d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80011da:	46c0      	nop			; (mov r8, r8)
 80011dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80011de:	bc08      	pop	{r3}
 80011e0:	469e      	mov	lr, r3
 80011e2:	4770      	bx	lr

080011e4 <_fini>:
 80011e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80011e6:	46c0      	nop			; (mov r8, r8)
 80011e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80011ea:	bc08      	pop	{r3}
 80011ec:	469e      	mov	lr, r3
 80011ee:	4770      	bx	lr
