
Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M-3
Install: C:\Microchip\Libero_SoC_v2024.2\SynplifyPro
OS: Windows 10 or later
Hostname: LAPTOP-6FQD1N4B

Implementation : synthesis

# Written on Mon Apr 21 21:58:21 2025

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      "C:\repo\jabil2025\dmd\P1060973_FPGA\designer\top\synthesis.fdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start           Requested     Requested     Clock        Clock          Clock
Level     Clock           Frequency     Period        Type         Group          Load 
---------------------------------------------------------------------------------------
0 -       top|SYS_CLK     100.0 MHz     10.000        inferred     (multiple)     386  
=======================================================================================


Clock Load Summary
******************

                Clock     Source            Clock Pin                         Non-clock Pin     Non-clock Pin
Clock           Load      Pin               Seq Example                       Seq Example       Comb Example 
-------------------------------------------------------------------------------------------------------------
top|SYS_CLK     386       SYS_CLK(port)     scratch_pad_0.dev_sp1[15:0].C     -                 I_1.A(CLKINT)
=============================================================================================================
