// Seed: 4181893956
module module_0 (
    id_1,
    id_2#(.id_3(id_4 == -1'd0)),
    id_5,
    id_6
);
  inout tri id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_4 = 1;
  wire id_7;
  id_8 :
  assert property (@(-1 & id_7 or posedge -1'b0) id_4)
  else;
  logic [-1 'd0 : 1] id_9 = id_8;
  logic id_10[-1 : 1  -  -1], id_11;
  assign module_1.id_3 = 0;
  wire ["" : 1 'b0] id_12;
endmodule
module module_1 (
    output tri1 id_0,
    output wand id_1,
    input tri0 id_2,
    input tri id_3,
    input wire id_4,
    output tri id_5,
    output supply1 id_6,
    input tri1 id_7,
    input supply1 id_8,
    output supply1 id_9,
    output tri1 id_10,
    output supply0 id_11,
    input tri id_12,
    input wire id_13,
    output tri id_14
);
  assign id_6 = (id_8);
  wire id_16;
  module_0 modCall_1 (
      id_16,
      id_16,
      id_16,
      id_16
  );
endmodule
