<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'loop_perfect' (loop 'LOOP_I'): Unable to schedule 'load' operation ('A_0_load_6') on array 'A_0' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'A_0'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html" projectName="proj_loop_perfect" solutionName="solution6" date="2023-02-14T08:43:53.639-0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'loop_perfect' (loop 'LOOP_I'): Unable to schedule 'load' operation ('A_0_load_4') on array 'A_0' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'A_0'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html" projectName="proj_loop_perfect" solutionName="solution6" date="2023-02-14T08:43:53.579-0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'loop_perfect' (loop 'LOOP_I'): Unable to schedule 'load' operation ('A_0_load_2') on array 'A_0' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'A_0'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html" projectName="proj_loop_perfect" solutionName="solution6" date="2023-02-14T08:43:53.549-0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'loop_perfect' (loop 'LOOP_I'): Unable to schedule 'load' operation ('A_0_load') on array 'A_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'A_0'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html" projectName="proj_loop_perfect" solutionName="solution6" date="2023-02-14T08:43:53.509-0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-189] Pipeline directive for loop 'LOOP_J' (loop_perfect.cpp:24:17) in function 'loop_perfect' has been removed because the loop is unrolled completely (loop_perfect.cpp:19:0)" projectName="proj_loop_perfect" solutionName="solution6" date="2023-02-14T08:43:51.482-0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-189] Pipeline directive for loop 'LOOP_J' (loop_perfect.cpp:24:17) in function 'loop_perfect' has been removed because the loop is unrolled completely (loop_perfect.cpp:19:0)" projectName="proj_loop_perfect" solutionName="solution5" date="2023-02-14T08:35:02.639-0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'loop_perfect' (function 'loop_perfect'): Unable to schedule 'load' operation ('A_load_11') on array 'A' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'A'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html" projectName="proj_loop_perfect" solutionName="solution2" date="2023-02-14T08:19:49.404-0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'loop_perfect' (function 'loop_perfect'): Unable to schedule 'load' operation ('A_load_3') on array 'A' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'A'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html" projectName="proj_loop_perfect" solutionName="solution2" date="2023-02-14T08:19:49.314-0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'loop_perfect' (function 'loop_perfect'): Unable to schedule 'load' operation ('A_load_1') on array 'A' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'A'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html" projectName="proj_loop_perfect" solutionName="solution2" date="2023-02-14T08:19:49.234-0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'loop_perfect' (function 'loop_perfect'): Unable to schedule 'load' operation ('A_load_1') on array 'A' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'A'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html" projectName="proj_loop_perfect" solutionName="solution2" date="2023-02-14T08:19:49.214-0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'loop_perfect' (function 'loop_perfect'): Unable to schedule 'load' operation ('A_load') on array 'A' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'A'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html" projectName="proj_loop_perfect" solutionName="solution2" date="2023-02-14T08:19:49.184-0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-189] Pipeline directive for loop 'LOOP_J' (loop_perfect.cpp:24:17) in function 'loop_perfect' has been removed because the loop is unrolled completely (loop_perfect.cpp:19:0)" projectName="proj_loop_perfect" solutionName="solution2" date="2023-02-14T08:19:47.167-0800" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).&#xD;&#xA;## set designtopgroup [add_wave_group &quot;Design Top Signals&quot;]&#xD;&#xA;## set coutputgroup [add_wave_group &quot;C Outputs&quot; -into $designtopgroup]&#xD;&#xA;## set return_group [add_wave_group return(memory) -into $coutputgroup]&#xD;&#xA;## add_wave /apatb_loop_perfect_top/AESL_inst_loop_perfect/B_d0 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_loop_perfect_top/AESL_inst_loop_perfect/B_we0 -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_loop_perfect_top/AESL_inst_loop_perfect/B_ce0 -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_loop_perfect_top/AESL_inst_loop_perfect/B_address0 -into $return_group -radix hex&#xD;&#xA;## set cinputgroup [add_wave_group &quot;C Inputs&quot; -into $designtopgroup]&#xD;&#xA;## set return_group [add_wave_group return(memory) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_loop_perfect_top/AESL_inst_loop_perfect/A_q0 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_loop_perfect_top/AESL_inst_loop_perfect/A_ce0 -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_loop_perfect_top/AESL_inst_loop_perfect/A_address0 -into $return_group -radix hex&#xD;&#xA;## set blocksiggroup [add_wave_group &quot;Block-level IO Handshake&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_loop_perfect_top/AESL_inst_loop_perfect/ap_start -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_loop_perfect_top/AESL_inst_loop_perfect/ap_done -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_loop_perfect_top/AESL_inst_loop_perfect/ap_idle -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_loop_perfect_top/AESL_inst_loop_perfect/ap_ready -into $blocksiggroup&#xD;&#xA;## set resetgroup [add_wave_group &quot;Reset&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_loop_perfect_top/AESL_inst_loop_perfect/ap_rst -into $resetgroup&#xD;&#xA;## set clockgroup [add_wave_group &quot;Clock&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_loop_perfect_top/AESL_inst_loop_perfect/ap_clk -into $clockgroup&#xD;&#xA;## set testbenchgroup [add_wave_group &quot;Test Bench Signals&quot;]&#xD;&#xA;## set tbinternalsiggroup [add_wave_group &quot;Internal Signals&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_simstatus_group [add_wave_group &quot;Simulation Status&quot; -into $tbinternalsiggroup]&#xD;&#xA;## set tb_portdepth_group [add_wave_group &quot;Port Depth&quot; -into $tbinternalsiggroup]&#xD;&#xA;## add_wave /apatb_loop_perfect_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_loop_perfect_top/ready_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_loop_perfect_top/done_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_loop_perfect_top/LENGTH_A -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_loop_perfect_top/LENGTH_B -into $tb_portdepth_group -radix hex&#xD;&#xA;## set tbcoutputgroup [add_wave_group &quot;C Outputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_return_group [add_wave_group return(memory) -into $tbcoutputgroup]&#xD;&#xA;## add_wave /apatb_loop_perfect_top/B_d0 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_loop_perfect_top/B_we0 -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_loop_perfect_top/B_ce0 -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_loop_perfect_top/B_address0 -into $tb_return_group -radix hex&#xD;&#xA;## set tbcinputgroup [add_wave_group &quot;C Inputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_return_group [add_wave_group return(memory) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_loop_perfect_top/A_q0 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_loop_perfect_top/A_ce0 -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_loop_perfect_top/A_address0 -into $tb_return_group -radix hex&#xD;&#xA;## save_wave_config loop_perfect.wcfg&#xD;&#xA;## run all&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xD;&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xD;&#xA;//&#xD;&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// RTL Simulation : 0 / 1 [0.00%] @ &quot;110000&quot;&#xD;&#xA;// RTL Simulation : 1 / 1 [100.00%] @ &quot;1746000&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;$finish called at time : 1770 ns : File &quot;Z:/ECC/Desktop/Winter2023/ELEN226/Perfect/proj_loop_perfect/solution1/sim/verilog/loop_perfect.autotb.v&quot; Line 265&#xD;&#xA;## quit" projectName="proj_loop_perfect" solutionName="solution1" date="2023-02-14T08:01:44.743-0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-626] This design is unable to schedule all read ports in the first II cycle. The RTL testbench may treat the design as non-pipelined" projectName="proj_loop_perfect" solutionName="solution1" date="2023-02-14T08:01:15.649-0800" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
