
Byggern.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000000c0  00800100  000006f8  0000078c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000006f8  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000000e  008001c0  008001c0  0000084c  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  0000084c  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 000001c8  00000000  00000000  0000087c  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   000016d5  00000000  00000000  00000a44  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000b25  00000000  00000000  00002119  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00000e9a  00000000  00000000  00002c3e  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000488  00000000  00000000  00003ad8  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    0000054b  00000000  00000000  00003f60  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000abb  00000000  00000000  000044ab  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000001a8  00000000  00000000  00004f66  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	37 c0       	rjmp	.+110    	; 0x70 <__ctors_end>
   2:	00 00       	nop
   4:	50 c0       	rjmp	.+160    	; 0xa6 <__bad_interrupt>
   6:	00 00       	nop
   8:	4e c0       	rjmp	.+156    	; 0xa6 <__bad_interrupt>
   a:	00 00       	nop
   c:	66 c0       	rjmp	.+204    	; 0xda <__vector_3>
   e:	00 00       	nop
  10:	4a c0       	rjmp	.+148    	; 0xa6 <__bad_interrupt>
  12:	00 00       	nop
  14:	48 c0       	rjmp	.+144    	; 0xa6 <__bad_interrupt>
  16:	00 00       	nop
  18:	46 c0       	rjmp	.+140    	; 0xa6 <__bad_interrupt>
  1a:	00 00       	nop
  1c:	44 c0       	rjmp	.+136    	; 0xa6 <__bad_interrupt>
  1e:	00 00       	nop
  20:	42 c0       	rjmp	.+132    	; 0xa6 <__bad_interrupt>
  22:	00 00       	nop
  24:	40 c0       	rjmp	.+128    	; 0xa6 <__bad_interrupt>
  26:	00 00       	nop
  28:	3e c0       	rjmp	.+124    	; 0xa6 <__bad_interrupt>
  2a:	00 00       	nop
  2c:	3c c0       	rjmp	.+120    	; 0xa6 <__bad_interrupt>
  2e:	00 00       	nop
  30:	3a c0       	rjmp	.+116    	; 0xa6 <__bad_interrupt>
  32:	00 00       	nop
  34:	38 c0       	rjmp	.+112    	; 0xa6 <__bad_interrupt>
  36:	00 00       	nop
  38:	36 c0       	rjmp	.+108    	; 0xa6 <__bad_interrupt>
  3a:	00 00       	nop
  3c:	34 c0       	rjmp	.+104    	; 0xa6 <__bad_interrupt>
  3e:	00 00       	nop
  40:	32 c0       	rjmp	.+100    	; 0xa6 <__bad_interrupt>
  42:	00 00       	nop
  44:	30 c0       	rjmp	.+96     	; 0xa6 <__bad_interrupt>
  46:	00 00       	nop
  48:	2e c0       	rjmp	.+92     	; 0xa6 <__bad_interrupt>
  4a:	00 00       	nop
  4c:	2f c1       	rjmp	.+606    	; 0x2ac <__vector_19>
  4e:	00 00       	nop
  50:	2a c0       	rjmp	.+84     	; 0xa6 <__bad_interrupt>
  52:	00 00       	nop
  54:	28 c0       	rjmp	.+80     	; 0xa6 <__bad_interrupt>
  56:	00 00       	nop
  58:	26 c0       	rjmp	.+76     	; 0xa6 <__bad_interrupt>
  5a:	00 00       	nop
  5c:	24 c0       	rjmp	.+72     	; 0xa6 <__bad_interrupt>
  5e:	00 00       	nop
  60:	22 c0       	rjmp	.+68     	; 0xa6 <__bad_interrupt>
  62:	00 00       	nop
  64:	20 c0       	rjmp	.+64     	; 0xa6 <__bad_interrupt>
  66:	00 00       	nop
  68:	1e c0       	rjmp	.+60     	; 0xa6 <__bad_interrupt>
  6a:	00 00       	nop
  6c:	1c c0       	rjmp	.+56     	; 0xa6 <__bad_interrupt>
	...

00000070 <__ctors_end>:
  70:	11 24       	eor	r1, r1
  72:	1f be       	out	0x3f, r1	; 63
  74:	cf ef       	ldi	r28, 0xFF	; 255
  76:	d4 e0       	ldi	r29, 0x04	; 4
  78:	de bf       	out	0x3e, r29	; 62
  7a:	cd bf       	out	0x3d, r28	; 61

0000007c <__do_copy_data>:
  7c:	11 e0       	ldi	r17, 0x01	; 1
  7e:	a0 e0       	ldi	r26, 0x00	; 0
  80:	b1 e0       	ldi	r27, 0x01	; 1
  82:	e8 ef       	ldi	r30, 0xF8	; 248
  84:	f6 e0       	ldi	r31, 0x06	; 6
  86:	02 c0       	rjmp	.+4      	; 0x8c <__do_copy_data+0x10>
  88:	05 90       	lpm	r0, Z+
  8a:	0d 92       	st	X+, r0
  8c:	a0 3c       	cpi	r26, 0xC0	; 192
  8e:	b1 07       	cpc	r27, r17
  90:	d9 f7       	brne	.-10     	; 0x88 <__do_copy_data+0xc>

00000092 <__do_clear_bss>:
  92:	21 e0       	ldi	r18, 0x01	; 1
  94:	a0 ec       	ldi	r26, 0xC0	; 192
  96:	b1 e0       	ldi	r27, 0x01	; 1
  98:	01 c0       	rjmp	.+2      	; 0x9c <.do_clear_bss_start>

0000009a <.do_clear_bss_loop>:
  9a:	1d 92       	st	X+, r1

0000009c <.do_clear_bss_start>:
  9c:	ae 3c       	cpi	r26, 0xCE	; 206
  9e:	b2 07       	cpc	r27, r18
  a0:	e1 f7       	brne	.-8      	; 0x9a <.do_clear_bss_loop>
  a2:	2b d1       	rcall	.+598    	; 0x2fa <main>
  a4:	27 c3       	rjmp	.+1614   	; 0x6f4 <_exit>

000000a6 <__bad_interrupt>:
  a6:	ac cf       	rjmp	.-168    	; 0x0 <__vectors>

000000a8 <ADC_init>:
  a8:	85 b7       	in	r24, 0x35	; 53
  aa:	80 68       	ori	r24, 0x80	; 128
  ac:	85 bf       	out	0x35, r24	; 53
  ae:	30 98       	cbi	0x06, 0	; 6
  b0:	80 b7       	in	r24, 0x30	; 48
  b2:	80 62       	ori	r24, 0x20	; 32
  b4:	80 bf       	out	0x30, r24	; 48
  b6:	86 b7       	in	r24, 0x36	; 54
  b8:	8e 7f       	andi	r24, 0xFE	; 254
  ba:	86 bf       	out	0x36, r24	; 54
  bc:	8b b7       	in	r24, 0x3b	; 59
  be:	80 62       	ori	r24, 0x20	; 32
  c0:	8b bf       	out	0x3b, r24	; 59
  c2:	78 94       	sei
  c4:	08 95       	ret

000000c6 <ADC_read>:
  c6:	80 93 00 14 	sts	0x1400, r24
  ca:	28 99       	sbic	0x05, 0	; 5
  cc:	fe cf       	rjmp	.-4      	; 0xca <ADC_read+0x4>
  ce:	81 e0       	ldi	r24, 0x01	; 1
  d0:	80 93 c3 01 	sts	0x01C3, r24
  d4:	80 91 00 14 	lds	r24, 0x1400
  d8:	08 95       	ret

000000da <__vector_3>:
  da:	1f 92       	push	r1
  dc:	0f 92       	push	r0
  de:	0f b6       	in	r0, 0x3f	; 63
  e0:	0f 92       	push	r0
  e2:	11 24       	eor	r1, r1
  e4:	10 92 c3 01 	sts	0x01C3, r1
  e8:	0f 90       	pop	r0
  ea:	0f be       	out	0x3f, r0	; 63
  ec:	0f 90       	pop	r0
  ee:	1f 90       	pop	r1
  f0:	18 95       	reti

000000f2 <CAN_init>:
 */ 
#include "CAN.h"

void CAN_init(void){
	//MCP2515_reset();
	MCP2515_init();
  f2:	93 d0       	rcall	.+294    	; 0x21a <MCP2515_init>
	MCP2515_bit_modify(MCP_RXB0CTRL,0b01100100, 0b01100000);
  f4:	40 e6       	ldi	r20, 0x60	; 96
  f6:	64 e6       	ldi	r22, 0x64	; 100
  f8:	80 e6       	ldi	r24, 0x60	; 96
  fa:	76 d0       	rcall	.+236    	; 0x1e8 <MCP2515_bit_modify>
	MCP2515_bit_modify(MCP_CANCTRL,MODE_MASK, MODE_NORMAL);
  fc:	40 e0       	ldi	r20, 0x00	; 0
  fe:	60 ee       	ldi	r22, 0xE0	; 224
 100:	8f e0       	ldi	r24, 0x0F	; 15
 102:	72 d0       	rcall	.+228    	; 0x1e8 <MCP2515_bit_modify>
	MCP2515_bit_modify(MCP_CANINTE,0b00000001,0xff);
 104:	4f ef       	ldi	r20, 0xFF	; 255
 106:	61 e0       	ldi	r22, 0x01	; 1
 108:	8b e2       	ldi	r24, 0x2B	; 43
 10a:	6e d0       	rcall	.+220    	; 0x1e8 <MCP2515_bit_modify>
	MCP2515_bit_modify(0x60,0b01100000,0xff);
 10c:	4f ef       	ldi	r20, 0xFF	; 255
 10e:	60 e6       	ldi	r22, 0x60	; 96
 110:	80 e6       	ldi	r24, 0x60	; 96
 112:	6a c0       	rjmp	.+212    	; 0x1e8 <MCP2515_bit_modify>
 114:	08 95       	ret

00000116 <CAN_send_message>:
	
}


void CAN_send_message(can_message_t *message){
 116:	1f 93       	push	r17
 118:	cf 93       	push	r28
 11a:	df 93       	push	r29
 11c:	ec 01       	movw	r28, r24
	
	
	
	 
	
	if (!(MCP2515_read(MCP_TXB0CTRL) & 0b00001000)) {
 11e:	80 e3       	ldi	r24, 0x30	; 48
 120:	3f d0       	rcall	.+126    	; 0x1a0 <MCP2515_read>
 122:	83 fd       	sbrc	r24, 3
 124:	25 c0       	rjmp	.+74     	; 0x170 <CAN_send_message+0x5a>
		MCP_TXB0CTRL &= ~(1<<MCP_MLOA);
		MCP_TXB0CTRL &= ~(1<<MCP_TXERR);*/
		
// 		MCP2515_bit_modify(MCP_TXB0CTRL, 0b00000011, 0b00000000 );
// 		//placing message id into SID 0:7
		printf("Hello\n");
 126:	86 e0       	ldi	r24, 0x06	; 6
 128:	91 e0       	ldi	r25, 0x01	; 1
 12a:	96 d2       	rcall	.+1324   	; 0x658 <puts>
		MCP2515_write(message->id>>3, MCP_TXB0SIDH); //SID 3:7
 12c:	88 81       	ld	r24, Y
 12e:	99 81       	ldd	r25, Y+1	; 0x01
 130:	96 95       	lsr	r25
 132:	87 95       	ror	r24
 134:	96 95       	lsr	r25
 136:	87 95       	ror	r24
 138:	96 95       	lsr	r25
 13a:	87 95       	ror	r24
 13c:	61 e3       	ldi	r22, 0x31	; 49
 13e:	3d d0       	rcall	.+122    	; 0x1ba <MCP2515_write>
		MCP2515_write(message->id<<5, MCP_TXB0SIDL); //SID 0:2
 140:	88 81       	ld	r24, Y
 142:	62 e3       	ldi	r22, 0x32	; 50
 144:	82 95       	swap	r24
 146:	88 0f       	add	r24, r24
 148:	80 7e       	andi	r24, 0xE0	; 224
 14a:	37 d0       	rcall	.+110    	; 0x1ba <MCP2515_write>
		
		MCP2515_write((message->length), MCP_TXB0DLC);
 14c:	65 e3       	ldi	r22, 0x35	; 53
 14e:	8a 81       	ldd	r24, Y+2	; 0x02
 150:	34 d0       	rcall	.+104    	; 0x1ba <MCP2515_write>
		
		for (uint8_t i = 0; i < message->length; i++) {
 152:	8a 81       	ldd	r24, Y+2	; 0x02
 154:	88 23       	and	r24, r24
 156:	61 f0       	breq	.+24     	; 0x170 <CAN_send_message+0x5a>
 158:	10 e0       	ldi	r17, 0x00	; 0
 15a:	66 e3       	ldi	r22, 0x36	; 54
 15c:	61 0f       	add	r22, r17
			MCP2515_write(message->data[i], MCP_TXB0D0+i);
 15e:	fe 01       	movw	r30, r28
 160:	e1 0f       	add	r30, r17
 162:	f1 1d       	adc	r31, r1
 164:	83 81       	ldd	r24, Z+3	; 0x03
 166:	29 d0       	rcall	.+82     	; 0x1ba <MCP2515_write>
		MCP2515_write(message->id>>3, MCP_TXB0SIDH); //SID 3:7
		MCP2515_write(message->id<<5, MCP_TXB0SIDL); //SID 0:2
		
		MCP2515_write((message->length), MCP_TXB0DLC);
		
		for (uint8_t i = 0; i < message->length; i++) {
 168:	1f 5f       	subi	r17, 0xFF	; 255
 16a:	8a 81       	ldd	r24, Y+2	; 0x02
 16c:	18 17       	cp	r17, r24
 16e:	a8 f3       	brcs	.-22     	; 0x15a <CAN_send_message+0x44>
			MCP2515_write(message->data[i], MCP_TXB0D0+i);
		}
	}
	
	
	MCP2515_request_to_send(MCP_RTS_TX0);
 170:	81 e8       	ldi	r24, 0x81	; 129
 172:	32 d0       	rcall	.+100    	; 0x1d8 <MCP2515_request_to_send>
	
}
 174:	df 91       	pop	r29
 176:	cf 91       	pop	r28
 178:	1f 91       	pop	r17
 17a:	08 95       	ret

0000017c <JOY_calibrate>:
	JOY_calibrate();
	
}


void JOY_calibrate(){
 17c:	cf 93       	push	r28
	
	//printf("Calibrating... Do not touch the joystick\n");
	//_delay_ms(10000);
	corr_x = 0 - ADC_read(joyX) -127;
 17e:	85 e0       	ldi	r24, 0x05	; 5
 180:	a2 df       	rcall	.-188    	; 0xc6 <ADC_read>
 182:	c1 e8       	ldi	r28, 0x81	; 129
 184:	9c 2f       	mov	r25, r28
 186:	98 1b       	sub	r25, r24
 188:	90 93 c1 01 	sts	0x01C1, r25
	corr_y = 0 - ADC_read(joyY)- 127;
 18c:	84 e0       	ldi	r24, 0x04	; 4
 18e:	9b df       	rcall	.-202    	; 0xc6 <ADC_read>
 190:	c8 1b       	sub	r28, r24
 192:	c0 93 c0 01 	sts	0x01C0, r28
	//printf("corr_x = %d\n", corr_x);
	//printf("corr_y = %d\n", corr_y);
	
}
 196:	cf 91       	pop	r28
 198:	08 95       	ret

0000019a <JOY_init>:




void JOY_init(){
	ADC_init();
 19a:	86 df       	rcall	.-244    	; 0xa8 <ADC_init>
	JOY_calibrate();
 19c:	ef cf       	rjmp	.-34     	; 0x17c <JOY_calibrate>
 19e:	08 95       	ret

000001a0 <MCP2515_read>:
	
	SPI_disable_chipselect();
	
	return val;
	
}
 1a0:	cf 93       	push	r28
 1a2:	c8 2f       	mov	r28, r24
 1a4:	62 d0       	rcall	.+196    	; 0x26a <SPI_enable_chipselect>
 1a6:	83 e0       	ldi	r24, 0x03	; 3
 1a8:	56 d0       	rcall	.+172    	; 0x256 <SPI_send>
 1aa:	8c 2f       	mov	r24, r28
 1ac:	54 d0       	rcall	.+168    	; 0x256 <SPI_send>
 1ae:	57 d0       	rcall	.+174    	; 0x25e <SPI_read>
 1b0:	c8 2f       	mov	r28, r24
 1b2:	5d d0       	rcall	.+186    	; 0x26e <SPI_disable_chipselect>
 1b4:	8c 2f       	mov	r24, r28
 1b6:	cf 91       	pop	r28
 1b8:	08 95       	ret

000001ba <MCP2515_write>:
 1ba:	cf 93       	push	r28
 1bc:	df 93       	push	r29
 1be:	c8 2f       	mov	r28, r24
 1c0:	d6 2f       	mov	r29, r22
 1c2:	53 d0       	rcall	.+166    	; 0x26a <SPI_enable_chipselect>
 1c4:	82 e0       	ldi	r24, 0x02	; 2
 1c6:	47 d0       	rcall	.+142    	; 0x256 <SPI_send>
 1c8:	8d 2f       	mov	r24, r29
 1ca:	45 d0       	rcall	.+138    	; 0x256 <SPI_send>
 1cc:	8c 2f       	mov	r24, r28
 1ce:	43 d0       	rcall	.+134    	; 0x256 <SPI_send>
 1d0:	4e d0       	rcall	.+156    	; 0x26e <SPI_disable_chipselect>
 1d2:	df 91       	pop	r29
 1d4:	cf 91       	pop	r28
 1d6:	08 95       	ret

000001d8 <MCP2515_request_to_send>:
 1d8:	cf 93       	push	r28
 1da:	c8 2f       	mov	r28, r24
 1dc:	46 d0       	rcall	.+140    	; 0x26a <SPI_enable_chipselect>
 1de:	8c 2f       	mov	r24, r28
 1e0:	3a d0       	rcall	.+116    	; 0x256 <SPI_send>
 1e2:	45 d0       	rcall	.+138    	; 0x26e <SPI_disable_chipselect>
 1e4:	cf 91       	pop	r28
 1e6:	08 95       	ret

000001e8 <MCP2515_bit_modify>:

void MCP2515_bit_modify(uint8_t addr, uint8_t maskbyte, uint8_t databyte){
 1e8:	1f 93       	push	r17
 1ea:	cf 93       	push	r28
 1ec:	df 93       	push	r29
 1ee:	18 2f       	mov	r17, r24
 1f0:	d6 2f       	mov	r29, r22
 1f2:	c4 2f       	mov	r28, r20
	
	SPI_enable_chipselect();
 1f4:	3a d0       	rcall	.+116    	; 0x26a <SPI_enable_chipselect>
	
	SPI_send(MCP_BITMOD);
 1f6:	85 e0       	ldi	r24, 0x05	; 5
 1f8:	2e d0       	rcall	.+92     	; 0x256 <SPI_send>
	SPI_send(addr);
 1fa:	81 2f       	mov	r24, r17
 1fc:	2c d0       	rcall	.+88     	; 0x256 <SPI_send>
	SPI_send(maskbyte);
 1fe:	8d 2f       	mov	r24, r29
 200:	2a d0       	rcall	.+84     	; 0x256 <SPI_send>
	SPI_send(databyte);
 202:	8c 2f       	mov	r24, r28
 204:	28 d0       	rcall	.+80     	; 0x256 <SPI_send>
	
	SPI_disable_chipselect();
 206:	33 d0       	rcall	.+102    	; 0x26e <SPI_disable_chipselect>
	
}
 208:	df 91       	pop	r29
 20a:	cf 91       	pop	r28
 20c:	1f 91       	pop	r17
 20e:	08 95       	ret

00000210 <MCP2515_reset>:


void MCP2515_reset(){
	
	SPI_enable_chipselect();		//Pulling CS to low
 210:	2c d0       	rcall	.+88     	; 0x26a <SPI_enable_chipselect>
	SPI_send(MCP_RESET);
 212:	80 ec       	ldi	r24, 0xC0	; 192
 214:	20 d0       	rcall	.+64     	; 0x256 <SPI_send>
	SPI_disable_chipselect();		//Pulling CS to high
 216:	2b c0       	rjmp	.+86     	; 0x26e <SPI_disable_chipselect>
 218:	08 95       	ret

0000021a <MCP2515_init>:

uint8_t MCP2515_init() {
	
	uint8_t val;
	
	SPI_init();
 21a:	13 d0       	rcall	.+38     	; 0x242 <SPI_init>
	
	MCP2515_reset();
 21c:	f9 df       	rcall	.-14     	; 0x210 <MCP2515_reset>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 21e:	89 ef       	ldi	r24, 0xF9	; 249
 220:	90 e0       	ldi	r25, 0x00	; 0
 222:	01 97       	sbiw	r24, 0x01	; 1
 224:	f1 f7       	brne	.-4      	; 0x222 <MCP2515_init+0x8>
 226:	00 c0       	rjmp	.+0      	; 0x228 <MCP2515_init+0xe>
 228:	00 00       	nop
	_delay_ms(1);

	//test
	val = MCP2515_read(MCP_CANSTAT);
 22a:	8e e0       	ldi	r24, 0x0E	; 14
 22c:	b9 df       	rcall	.-142    	; 0x1a0 <MCP2515_read>
	if((val & MODE_MASK) != MODE_CONFIG) {
 22e:	80 7e       	andi	r24, 0xE0	; 224
 230:	80 38       	cpi	r24, 0x80	; 128
 232:	29 f0       	breq	.+10     	; 0x23e <MCP2515_init+0x24>
		printf("MCP2515 in NOT in configuration mode after reset!\n");
 234:	8d e8       	ldi	r24, 0x8D	; 141
 236:	91 e0       	ldi	r25, 0x01	; 1
 238:	0f d2       	rcall	.+1054   	; 0x658 <puts>
		return 1;
 23a:	81 e0       	ldi	r24, 0x01	; 1
 23c:	08 95       	ret
	}
	
	return 0;
 23e:	80 e0       	ldi	r24, 0x00	; 0
}
 240:	08 95       	ret

00000242 <SPI_init>:


void SPI_init() {
	
	#ifdef __AVR_ATmega162__
	DDRB |= (1<<DDB7);						//SCK
 242:	bf 9a       	sbi	0x17, 7	; 23
	DDRB |= (1<<DDB5);						//MOSI
 244:	bd 9a       	sbi	0x17, 5	; 23
	DDRB |= (1<<DDB4);						//SS
 246:	bc 9a       	sbi	0x17, 4	; 23
	DDRB &= ~(1<<DDB6);						//MISO
 248:	be 98       	cbi	0x17, 6	; 23
	DDRB &= ~(1<<DDB3);						//MISO
	
	#endif
	
	
	SPCR &= ~(1<<DORD);						//MSB of data word transmitted first
 24a:	6d 98       	cbi	0x0d, 5	; 13
	SPCR |= (1<<MSTR);						//Master mode enable
 24c:	6c 9a       	sbi	0x0d, 4	; 13
	SPCR |= (1<<SPE);						//SPI Enable
 24e:	6e 9a       	sbi	0x0d, 6	; 13
	SPCR |= (1<<SPR0);						//SCK frequency = F_OSC/16 
 250:	68 9a       	sbi	0x0d, 0	; 13
	SPCR &= ~(1<<SPR1);
 252:	69 98       	cbi	0x0d, 1	; 13
 254:	08 95       	ret

00000256 <SPI_send>:



void SPI_send(uint8_t message) {
	
	SPDR = message;							//Start transmission
 256:	8f b9       	out	0x0f, r24	; 15
	//printf("SPI_send \n");
	
	while (!(SPSR & (1<<SPIF))) {}			//Wait until transmission is complete
 258:	77 9b       	sbis	0x0e, 7	; 14
 25a:	fe cf       	rjmp	.-4      	; 0x258 <SPI_send+0x2>
}
 25c:	08 95       	ret

0000025e <SPI_read>:



uint8_t SPI_read() {
	
	SPI_send(0x01);							//Transmisson of dummy byte, to be able to read from slave
 25e:	81 e0       	ldi	r24, 0x01	; 1
 260:	fa df       	rcall	.-12     	; 0x256 <SPI_send>
	
	while (!(SPSR & (1<<SPIF))) {}			//Wait until transmission is complete
 262:	77 9b       	sbis	0x0e, 7	; 14
 264:	fe cf       	rjmp	.-4      	; 0x262 <SPI_read+0x4>
	
	return SPDR;							//All messages will end with the dummy byte????
 266:	8f b1       	in	r24, 0x0f	; 15
	
}
 268:	08 95       	ret

0000026a <SPI_enable_chipselect>:


void SPI_enable_chipselect(void) { // 1 --> enable
	PORTB &= ~(1<<PB4);
 26a:	c4 98       	cbi	0x18, 4	; 24
 26c:	08 95       	ret

0000026e <SPI_disable_chipselect>:
}



void SPI_disable_chipselect(void) { // 1 --> enable
	PORTB |= (1<<PB4);
 26e:	c4 9a       	sbi	0x18, 4	; 24
 270:	08 95       	ret

00000272 <init_SRAM>:
 272:	85 b7       	in	r24, 0x35	; 53
 274:	80 68       	ori	r24, 0x80	; 128
 276:	85 bf       	out	0x35, r24	; 53
 278:	80 b7       	in	r24, 0x30	; 48
 27a:	80 62       	ori	r24, 0x20	; 32
 27c:	80 bf       	out	0x30, r24	; 48
 27e:	08 95       	ret

00000280 <UART_Init>:
 280:	90 bd       	out	0x20, r25	; 32
 282:	89 b9       	out	0x09, r24	; 9
 284:	88 e1       	ldi	r24, 0x18	; 24
 286:	8a b9       	out	0x0a, r24	; 10
 288:	59 98       	cbi	0x0b, 1	; 11
 28a:	f8 94       	cli
 28c:	57 9a       	sbi	0x0a, 7	; 10
 28e:	5f 9a       	sbi	0x0b, 7	; 11
 290:	78 94       	sei
 292:	81 e0       	ldi	r24, 0x01	; 1
 294:	90 e0       	ldi	r25, 0x00	; 0
 296:	08 95       	ret

00000298 <UART_Transmit>:
 298:	5d 9b       	sbis	0x0b, 5	; 11
 29a:	fe cf       	rjmp	.-4      	; 0x298 <UART_Transmit>
 29c:	8c b9       	out	0x0c, r24	; 12
 29e:	83 e0       	ldi	r24, 0x03	; 3
 2a0:	90 e0       	ldi	r25, 0x00	; 0
 2a2:	08 95       	ret

000002a4 <UART_Recieve>:
 2a4:	5f 9b       	sbis	0x0b, 7	; 11
 2a6:	fe cf       	rjmp	.-4      	; 0x2a4 <UART_Recieve>
 2a8:	8c b1       	in	r24, 0x0c	; 12
 2aa:	08 95       	ret

000002ac <__vector_19>:


uint8_t RECEIVED = 0;

ISR(USART0_RXC_vect)
{
 2ac:	1f 92       	push	r1
 2ae:	0f 92       	push	r0
 2b0:	0f b6       	in	r0, 0x3f	; 63
 2b2:	0f 92       	push	r0
 2b4:	11 24       	eor	r1, r1
 2b6:	2f 93       	push	r18
 2b8:	3f 93       	push	r19
 2ba:	4f 93       	push	r20
 2bc:	5f 93       	push	r21
 2be:	6f 93       	push	r22
 2c0:	7f 93       	push	r23
 2c2:	8f 93       	push	r24
 2c4:	9f 93       	push	r25
 2c6:	af 93       	push	r26
 2c8:	bf 93       	push	r27
 2ca:	ef 93       	push	r30
 2cc:	ff 93       	push	r31
	RECEIVED = 1;
 2ce:	81 e0       	ldi	r24, 0x01	; 1
 2d0:	80 93 c2 01 	sts	0x01C2, r24
	
	unsigned char temp = UDR0;
 2d4:	8c b1       	in	r24, 0x0c	; 12
	UART_Transmit(temp); // for å teste at det funker
 2d6:	e0 df       	rcall	.-64     	; 0x298 <UART_Transmit>
}
 2d8:	ff 91       	pop	r31
 2da:	ef 91       	pop	r30
 2dc:	bf 91       	pop	r27
 2de:	af 91       	pop	r26
 2e0:	9f 91       	pop	r25
 2e2:	8f 91       	pop	r24
 2e4:	7f 91       	pop	r23
 2e6:	6f 91       	pop	r22
 2e8:	5f 91       	pop	r21
 2ea:	4f 91       	pop	r20
 2ec:	3f 91       	pop	r19
 2ee:	2f 91       	pop	r18
 2f0:	0f 90       	pop	r0
 2f2:	0f be       	out	0x3f, r0	; 63
 2f4:	0f 90       	pop	r0
 2f6:	1f 90       	pop	r1
 2f8:	18 95       	reti

000002fa <main>:




int main(void)
{
 2fa:	cf 93       	push	r28
 2fc:	df 93       	push	r29
 2fe:	cd b7       	in	r28, 0x3d	; 61
 300:	de b7       	in	r29, 0x3e	; 62
 302:	2b 97       	sbiw	r28, 0x0b	; 11
 304:	0f b6       	in	r0, 0x3f	; 63
 306:	f8 94       	cli
 308:	de bf       	out	0x3e, r29	; 62
 30a:	0f be       	out	0x3f, r0	; 63
 30c:	cd bf       	out	0x3d, r28	; 61
 30e:	8f ef       	ldi	r24, 0xFF	; 255
 310:	9f e2       	ldi	r25, 0x2F	; 47
 312:	01 97       	sbiw	r24, 0x01	; 1
 314:	f1 f7       	brne	.-4      	; 0x312 <main+0x18>
 316:	00 c0       	rjmp	.+0      	; 0x318 <main+0x1e>
 318:	00 00       	nop
	
	_delay_ms(10);

	DDRA = 0xFF;
 31a:	8f ef       	ldi	r24, 0xFF	; 255
 31c:	8a bb       	out	0x1a, r24	; 26

	UART_Init(UBRR);
 31e:	8f e1       	ldi	r24, 0x1F	; 31
 320:	90 e0       	ldi	r25, 0x00	; 0
 322:	ae df       	rcall	.-164    	; 0x280 <UART_Init>
	fdevopen(&UART_Transmit, &UART_Recieve);
 324:	62 e5       	ldi	r22, 0x52	; 82
 326:	71 e0       	ldi	r23, 0x01	; 1
 328:	8c e4       	ldi	r24, 0x4C	; 76
 32a:	91 e0       	ldi	r25, 0x01	; 1
 32c:	4b d1       	rcall	.+662    	; 0x5c4 <fdevopen>
	init_SRAM();
 32e:	a1 df       	rcall	.-190    	; 0x272 <init_SRAM>
	CAN_init();
 330:	e0 de       	rcall	.-576    	; 0xf2 <CAN_init>
	JOY_init();
 332:	33 df       	rcall	.-410    	; 0x19a <JOY_init>
 334:	9f ef       	ldi	r25, 0xFF	; 255
 336:	2f e7       	ldi	r18, 0x7F	; 127
 338:	81 e0       	ldi	r24, 0x01	; 1
 33a:	91 50       	subi	r25, 0x01	; 1
 33c:	20 40       	sbci	r18, 0x00	; 0
 33e:	80 40       	sbci	r24, 0x00	; 0
 340:	e1 f7       	brne	.-8      	; 0x33a <main+0x40>
 342:	00 c0       	rjmp	.+0      	; 0x344 <main+0x4a>
 344:	00 c0       	rjmp	.+0      	; 0x346 <main+0x4c>
	OLED_goto_column(0);*/
/*
	MENU_create();
	MENU_run_menu();*/

	CAN_init();
 346:	d5 de       	rcall	.-598    	; 0xf2 <CAN_init>
	can_message_t m;
	
	m.length = 2;
 348:	82 e0       	ldi	r24, 0x02	; 2
 34a:	8b 83       	std	Y+3, r24	; 0x03
	m.id = 166;
 34c:	86 ea       	ldi	r24, 0xA6	; 166
 34e:	90 e0       	ldi	r25, 0x00	; 0
 350:	9a 83       	std	Y+2, r25	; 0x02
 352:	89 83       	std	Y+1, r24	; 0x01
	m.data[0] = 'H';
 354:	88 e4       	ldi	r24, 0x48	; 72
 356:	8c 83       	std	Y+4, r24	; 0x04
	m.data[1] = 'A';
 358:	81 e4       	ldi	r24, 0x41	; 65
 35a:	8d 83       	std	Y+5, r24	; 0x05
	while(1){
	CAN_send_message(&m);
 35c:	ce 01       	movw	r24, r28
 35e:	01 96       	adiw	r24, 0x01	; 1
 360:	da de       	rcall	.-588    	; 0x116 <CAN_send_message>
 362:	9f ef       	ldi	r25, 0xFF	; 255
 364:	2f e7       	ldi	r18, 0x7F	; 127
 366:	84 e0       	ldi	r24, 0x04	; 4
 368:	91 50       	subi	r25, 0x01	; 1
 36a:	20 40       	sbci	r18, 0x00	; 0
 36c:	80 40       	sbci	r24, 0x00	; 0
 36e:	e1 f7       	brne	.-8      	; 0x368 <main+0x6e>
 370:	00 c0       	rjmp	.+0      	; 0x372 <main+0x78>
 372:	00 00       	nop
 374:	f3 cf       	rjmp	.-26     	; 0x35c <main+0x62>

00000376 <malloc>:
 376:	cf 93       	push	r28
 378:	df 93       	push	r29
 37a:	82 30       	cpi	r24, 0x02	; 2
 37c:	91 05       	cpc	r25, r1
 37e:	10 f4       	brcc	.+4      	; 0x384 <malloc+0xe>
 380:	82 e0       	ldi	r24, 0x02	; 2
 382:	90 e0       	ldi	r25, 0x00	; 0
 384:	e0 91 c6 01 	lds	r30, 0x01C6
 388:	f0 91 c7 01 	lds	r31, 0x01C7
 38c:	20 e0       	ldi	r18, 0x00	; 0
 38e:	30 e0       	ldi	r19, 0x00	; 0
 390:	a0 e0       	ldi	r26, 0x00	; 0
 392:	b0 e0       	ldi	r27, 0x00	; 0
 394:	30 97       	sbiw	r30, 0x00	; 0
 396:	39 f1       	breq	.+78     	; 0x3e6 <malloc+0x70>
 398:	40 81       	ld	r20, Z
 39a:	51 81       	ldd	r21, Z+1	; 0x01
 39c:	48 17       	cp	r20, r24
 39e:	59 07       	cpc	r21, r25
 3a0:	b8 f0       	brcs	.+46     	; 0x3d0 <malloc+0x5a>
 3a2:	48 17       	cp	r20, r24
 3a4:	59 07       	cpc	r21, r25
 3a6:	71 f4       	brne	.+28     	; 0x3c4 <malloc+0x4e>
 3a8:	82 81       	ldd	r24, Z+2	; 0x02
 3aa:	93 81       	ldd	r25, Z+3	; 0x03
 3ac:	10 97       	sbiw	r26, 0x00	; 0
 3ae:	29 f0       	breq	.+10     	; 0x3ba <malloc+0x44>
 3b0:	13 96       	adiw	r26, 0x03	; 3
 3b2:	9c 93       	st	X, r25
 3b4:	8e 93       	st	-X, r24
 3b6:	12 97       	sbiw	r26, 0x02	; 2
 3b8:	2c c0       	rjmp	.+88     	; 0x412 <malloc+0x9c>
 3ba:	90 93 c7 01 	sts	0x01C7, r25
 3be:	80 93 c6 01 	sts	0x01C6, r24
 3c2:	27 c0       	rjmp	.+78     	; 0x412 <malloc+0x9c>
 3c4:	21 15       	cp	r18, r1
 3c6:	31 05       	cpc	r19, r1
 3c8:	31 f0       	breq	.+12     	; 0x3d6 <malloc+0x60>
 3ca:	42 17       	cp	r20, r18
 3cc:	53 07       	cpc	r21, r19
 3ce:	18 f0       	brcs	.+6      	; 0x3d6 <malloc+0x60>
 3d0:	a9 01       	movw	r20, r18
 3d2:	db 01       	movw	r26, r22
 3d4:	01 c0       	rjmp	.+2      	; 0x3d8 <malloc+0x62>
 3d6:	ef 01       	movw	r28, r30
 3d8:	9a 01       	movw	r18, r20
 3da:	bd 01       	movw	r22, r26
 3dc:	df 01       	movw	r26, r30
 3de:	02 80       	ldd	r0, Z+2	; 0x02
 3e0:	f3 81       	ldd	r31, Z+3	; 0x03
 3e2:	e0 2d       	mov	r30, r0
 3e4:	d7 cf       	rjmp	.-82     	; 0x394 <malloc+0x1e>
 3e6:	21 15       	cp	r18, r1
 3e8:	31 05       	cpc	r19, r1
 3ea:	f9 f0       	breq	.+62     	; 0x42a <malloc+0xb4>
 3ec:	28 1b       	sub	r18, r24
 3ee:	39 0b       	sbc	r19, r25
 3f0:	24 30       	cpi	r18, 0x04	; 4
 3f2:	31 05       	cpc	r19, r1
 3f4:	80 f4       	brcc	.+32     	; 0x416 <malloc+0xa0>
 3f6:	8a 81       	ldd	r24, Y+2	; 0x02
 3f8:	9b 81       	ldd	r25, Y+3	; 0x03
 3fa:	61 15       	cp	r22, r1
 3fc:	71 05       	cpc	r23, r1
 3fe:	21 f0       	breq	.+8      	; 0x408 <malloc+0x92>
 400:	fb 01       	movw	r30, r22
 402:	93 83       	std	Z+3, r25	; 0x03
 404:	82 83       	std	Z+2, r24	; 0x02
 406:	04 c0       	rjmp	.+8      	; 0x410 <malloc+0x9a>
 408:	90 93 c7 01 	sts	0x01C7, r25
 40c:	80 93 c6 01 	sts	0x01C6, r24
 410:	fe 01       	movw	r30, r28
 412:	32 96       	adiw	r30, 0x02	; 2
 414:	44 c0       	rjmp	.+136    	; 0x49e <malloc+0x128>
 416:	fe 01       	movw	r30, r28
 418:	e2 0f       	add	r30, r18
 41a:	f3 1f       	adc	r31, r19
 41c:	81 93       	st	Z+, r24
 41e:	91 93       	st	Z+, r25
 420:	22 50       	subi	r18, 0x02	; 2
 422:	31 09       	sbc	r19, r1
 424:	39 83       	std	Y+1, r19	; 0x01
 426:	28 83       	st	Y, r18
 428:	3a c0       	rjmp	.+116    	; 0x49e <malloc+0x128>
 42a:	20 91 c4 01 	lds	r18, 0x01C4
 42e:	30 91 c5 01 	lds	r19, 0x01C5
 432:	23 2b       	or	r18, r19
 434:	41 f4       	brne	.+16     	; 0x446 <malloc+0xd0>
 436:	20 91 02 01 	lds	r18, 0x0102
 43a:	30 91 03 01 	lds	r19, 0x0103
 43e:	30 93 c5 01 	sts	0x01C5, r19
 442:	20 93 c4 01 	sts	0x01C4, r18
 446:	20 91 00 01 	lds	r18, 0x0100
 44a:	30 91 01 01 	lds	r19, 0x0101
 44e:	21 15       	cp	r18, r1
 450:	31 05       	cpc	r19, r1
 452:	41 f4       	brne	.+16     	; 0x464 <malloc+0xee>
 454:	2d b7       	in	r18, 0x3d	; 61
 456:	3e b7       	in	r19, 0x3e	; 62
 458:	40 91 04 01 	lds	r20, 0x0104
 45c:	50 91 05 01 	lds	r21, 0x0105
 460:	24 1b       	sub	r18, r20
 462:	35 0b       	sbc	r19, r21
 464:	e0 91 c4 01 	lds	r30, 0x01C4
 468:	f0 91 c5 01 	lds	r31, 0x01C5
 46c:	e2 17       	cp	r30, r18
 46e:	f3 07       	cpc	r31, r19
 470:	a0 f4       	brcc	.+40     	; 0x49a <malloc+0x124>
 472:	2e 1b       	sub	r18, r30
 474:	3f 0b       	sbc	r19, r31
 476:	28 17       	cp	r18, r24
 478:	39 07       	cpc	r19, r25
 47a:	78 f0       	brcs	.+30     	; 0x49a <malloc+0x124>
 47c:	ac 01       	movw	r20, r24
 47e:	4e 5f       	subi	r20, 0xFE	; 254
 480:	5f 4f       	sbci	r21, 0xFF	; 255
 482:	24 17       	cp	r18, r20
 484:	35 07       	cpc	r19, r21
 486:	48 f0       	brcs	.+18     	; 0x49a <malloc+0x124>
 488:	4e 0f       	add	r20, r30
 48a:	5f 1f       	adc	r21, r31
 48c:	50 93 c5 01 	sts	0x01C5, r21
 490:	40 93 c4 01 	sts	0x01C4, r20
 494:	81 93       	st	Z+, r24
 496:	91 93       	st	Z+, r25
 498:	02 c0       	rjmp	.+4      	; 0x49e <malloc+0x128>
 49a:	e0 e0       	ldi	r30, 0x00	; 0
 49c:	f0 e0       	ldi	r31, 0x00	; 0
 49e:	cf 01       	movw	r24, r30
 4a0:	df 91       	pop	r29
 4a2:	cf 91       	pop	r28
 4a4:	08 95       	ret

000004a6 <free>:
 4a6:	cf 93       	push	r28
 4a8:	df 93       	push	r29
 4aa:	00 97       	sbiw	r24, 0x00	; 0
 4ac:	09 f4       	brne	.+2      	; 0x4b0 <free+0xa>
 4ae:	87 c0       	rjmp	.+270    	; 0x5be <__stack+0xbf>
 4b0:	fc 01       	movw	r30, r24
 4b2:	32 97       	sbiw	r30, 0x02	; 2
 4b4:	13 82       	std	Z+3, r1	; 0x03
 4b6:	12 82       	std	Z+2, r1	; 0x02
 4b8:	c0 91 c6 01 	lds	r28, 0x01C6
 4bc:	d0 91 c7 01 	lds	r29, 0x01C7
 4c0:	20 97       	sbiw	r28, 0x00	; 0
 4c2:	81 f4       	brne	.+32     	; 0x4e4 <free+0x3e>
 4c4:	20 81       	ld	r18, Z
 4c6:	31 81       	ldd	r19, Z+1	; 0x01
 4c8:	28 0f       	add	r18, r24
 4ca:	39 1f       	adc	r19, r25
 4cc:	80 91 c4 01 	lds	r24, 0x01C4
 4d0:	90 91 c5 01 	lds	r25, 0x01C5
 4d4:	82 17       	cp	r24, r18
 4d6:	93 07       	cpc	r25, r19
 4d8:	79 f5       	brne	.+94     	; 0x538 <__stack+0x39>
 4da:	f0 93 c5 01 	sts	0x01C5, r31
 4de:	e0 93 c4 01 	sts	0x01C4, r30
 4e2:	6d c0       	rjmp	.+218    	; 0x5be <__stack+0xbf>
 4e4:	de 01       	movw	r26, r28
 4e6:	20 e0       	ldi	r18, 0x00	; 0
 4e8:	30 e0       	ldi	r19, 0x00	; 0
 4ea:	ae 17       	cp	r26, r30
 4ec:	bf 07       	cpc	r27, r31
 4ee:	50 f4       	brcc	.+20     	; 0x504 <__stack+0x5>
 4f0:	12 96       	adiw	r26, 0x02	; 2
 4f2:	4d 91       	ld	r20, X+
 4f4:	5c 91       	ld	r21, X
 4f6:	13 97       	sbiw	r26, 0x03	; 3
 4f8:	9d 01       	movw	r18, r26
 4fa:	41 15       	cp	r20, r1
 4fc:	51 05       	cpc	r21, r1
 4fe:	09 f1       	breq	.+66     	; 0x542 <__stack+0x43>
 500:	da 01       	movw	r26, r20
 502:	f3 cf       	rjmp	.-26     	; 0x4ea <free+0x44>
 504:	b3 83       	std	Z+3, r27	; 0x03
 506:	a2 83       	std	Z+2, r26	; 0x02
 508:	40 81       	ld	r20, Z
 50a:	51 81       	ldd	r21, Z+1	; 0x01
 50c:	84 0f       	add	r24, r20
 50e:	95 1f       	adc	r25, r21
 510:	8a 17       	cp	r24, r26
 512:	9b 07       	cpc	r25, r27
 514:	71 f4       	brne	.+28     	; 0x532 <__stack+0x33>
 516:	8d 91       	ld	r24, X+
 518:	9c 91       	ld	r25, X
 51a:	11 97       	sbiw	r26, 0x01	; 1
 51c:	84 0f       	add	r24, r20
 51e:	95 1f       	adc	r25, r21
 520:	02 96       	adiw	r24, 0x02	; 2
 522:	91 83       	std	Z+1, r25	; 0x01
 524:	80 83       	st	Z, r24
 526:	12 96       	adiw	r26, 0x02	; 2
 528:	8d 91       	ld	r24, X+
 52a:	9c 91       	ld	r25, X
 52c:	13 97       	sbiw	r26, 0x03	; 3
 52e:	93 83       	std	Z+3, r25	; 0x03
 530:	82 83       	std	Z+2, r24	; 0x02
 532:	21 15       	cp	r18, r1
 534:	31 05       	cpc	r19, r1
 536:	29 f4       	brne	.+10     	; 0x542 <__stack+0x43>
 538:	f0 93 c7 01 	sts	0x01C7, r31
 53c:	e0 93 c6 01 	sts	0x01C6, r30
 540:	3e c0       	rjmp	.+124    	; 0x5be <__stack+0xbf>
 542:	d9 01       	movw	r26, r18
 544:	13 96       	adiw	r26, 0x03	; 3
 546:	fc 93       	st	X, r31
 548:	ee 93       	st	-X, r30
 54a:	12 97       	sbiw	r26, 0x02	; 2
 54c:	4d 91       	ld	r20, X+
 54e:	5d 91       	ld	r21, X+
 550:	a4 0f       	add	r26, r20
 552:	b5 1f       	adc	r27, r21
 554:	ea 17       	cp	r30, r26
 556:	fb 07       	cpc	r31, r27
 558:	79 f4       	brne	.+30     	; 0x578 <__stack+0x79>
 55a:	80 81       	ld	r24, Z
 55c:	91 81       	ldd	r25, Z+1	; 0x01
 55e:	84 0f       	add	r24, r20
 560:	95 1f       	adc	r25, r21
 562:	02 96       	adiw	r24, 0x02	; 2
 564:	d9 01       	movw	r26, r18
 566:	11 96       	adiw	r26, 0x01	; 1
 568:	9c 93       	st	X, r25
 56a:	8e 93       	st	-X, r24
 56c:	82 81       	ldd	r24, Z+2	; 0x02
 56e:	93 81       	ldd	r25, Z+3	; 0x03
 570:	13 96       	adiw	r26, 0x03	; 3
 572:	9c 93       	st	X, r25
 574:	8e 93       	st	-X, r24
 576:	12 97       	sbiw	r26, 0x02	; 2
 578:	e0 e0       	ldi	r30, 0x00	; 0
 57a:	f0 e0       	ldi	r31, 0x00	; 0
 57c:	8a 81       	ldd	r24, Y+2	; 0x02
 57e:	9b 81       	ldd	r25, Y+3	; 0x03
 580:	00 97       	sbiw	r24, 0x00	; 0
 582:	19 f0       	breq	.+6      	; 0x58a <__stack+0x8b>
 584:	fe 01       	movw	r30, r28
 586:	ec 01       	movw	r28, r24
 588:	f9 cf       	rjmp	.-14     	; 0x57c <__stack+0x7d>
 58a:	ce 01       	movw	r24, r28
 58c:	02 96       	adiw	r24, 0x02	; 2
 58e:	28 81       	ld	r18, Y
 590:	39 81       	ldd	r19, Y+1	; 0x01
 592:	82 0f       	add	r24, r18
 594:	93 1f       	adc	r25, r19
 596:	20 91 c4 01 	lds	r18, 0x01C4
 59a:	30 91 c5 01 	lds	r19, 0x01C5
 59e:	28 17       	cp	r18, r24
 5a0:	39 07       	cpc	r19, r25
 5a2:	69 f4       	brne	.+26     	; 0x5be <__stack+0xbf>
 5a4:	30 97       	sbiw	r30, 0x00	; 0
 5a6:	29 f4       	brne	.+10     	; 0x5b2 <__stack+0xb3>
 5a8:	10 92 c7 01 	sts	0x01C7, r1
 5ac:	10 92 c6 01 	sts	0x01C6, r1
 5b0:	02 c0       	rjmp	.+4      	; 0x5b6 <__stack+0xb7>
 5b2:	13 82       	std	Z+3, r1	; 0x03
 5b4:	12 82       	std	Z+2, r1	; 0x02
 5b6:	d0 93 c5 01 	sts	0x01C5, r29
 5ba:	c0 93 c4 01 	sts	0x01C4, r28
 5be:	df 91       	pop	r29
 5c0:	cf 91       	pop	r28
 5c2:	08 95       	ret

000005c4 <fdevopen>:
 5c4:	0f 93       	push	r16
 5c6:	1f 93       	push	r17
 5c8:	cf 93       	push	r28
 5ca:	df 93       	push	r29
 5cc:	ec 01       	movw	r28, r24
 5ce:	8b 01       	movw	r16, r22
 5d0:	00 97       	sbiw	r24, 0x00	; 0
 5d2:	31 f4       	brne	.+12     	; 0x5e0 <fdevopen+0x1c>
 5d4:	61 15       	cp	r22, r1
 5d6:	71 05       	cpc	r23, r1
 5d8:	19 f4       	brne	.+6      	; 0x5e0 <fdevopen+0x1c>
 5da:	80 e0       	ldi	r24, 0x00	; 0
 5dc:	90 e0       	ldi	r25, 0x00	; 0
 5de:	37 c0       	rjmp	.+110    	; 0x64e <fdevopen+0x8a>
 5e0:	6e e0       	ldi	r22, 0x0E	; 14
 5e2:	70 e0       	ldi	r23, 0x00	; 0
 5e4:	81 e0       	ldi	r24, 0x01	; 1
 5e6:	90 e0       	ldi	r25, 0x00	; 0
 5e8:	64 d0       	rcall	.+200    	; 0x6b2 <calloc>
 5ea:	fc 01       	movw	r30, r24
 5ec:	00 97       	sbiw	r24, 0x00	; 0
 5ee:	a9 f3       	breq	.-22     	; 0x5da <fdevopen+0x16>
 5f0:	80 e8       	ldi	r24, 0x80	; 128
 5f2:	83 83       	std	Z+3, r24	; 0x03
 5f4:	01 15       	cp	r16, r1
 5f6:	11 05       	cpc	r17, r1
 5f8:	71 f0       	breq	.+28     	; 0x616 <fdevopen+0x52>
 5fa:	13 87       	std	Z+11, r17	; 0x0b
 5fc:	02 87       	std	Z+10, r16	; 0x0a
 5fe:	81 e8       	ldi	r24, 0x81	; 129
 600:	83 83       	std	Z+3, r24	; 0x03
 602:	80 91 c8 01 	lds	r24, 0x01C8
 606:	90 91 c9 01 	lds	r25, 0x01C9
 60a:	89 2b       	or	r24, r25
 60c:	21 f4       	brne	.+8      	; 0x616 <fdevopen+0x52>
 60e:	f0 93 c9 01 	sts	0x01C9, r31
 612:	e0 93 c8 01 	sts	0x01C8, r30
 616:	20 97       	sbiw	r28, 0x00	; 0
 618:	c9 f0       	breq	.+50     	; 0x64c <fdevopen+0x88>
 61a:	d1 87       	std	Z+9, r29	; 0x09
 61c:	c0 87       	std	Z+8, r28	; 0x08
 61e:	83 81       	ldd	r24, Z+3	; 0x03
 620:	82 60       	ori	r24, 0x02	; 2
 622:	83 83       	std	Z+3, r24	; 0x03
 624:	80 91 ca 01 	lds	r24, 0x01CA
 628:	90 91 cb 01 	lds	r25, 0x01CB
 62c:	89 2b       	or	r24, r25
 62e:	71 f4       	brne	.+28     	; 0x64c <fdevopen+0x88>
 630:	f0 93 cb 01 	sts	0x01CB, r31
 634:	e0 93 ca 01 	sts	0x01CA, r30
 638:	80 91 cc 01 	lds	r24, 0x01CC
 63c:	90 91 cd 01 	lds	r25, 0x01CD
 640:	89 2b       	or	r24, r25
 642:	21 f4       	brne	.+8      	; 0x64c <fdevopen+0x88>
 644:	f0 93 cd 01 	sts	0x01CD, r31
 648:	e0 93 cc 01 	sts	0x01CC, r30
 64c:	cf 01       	movw	r24, r30
 64e:	df 91       	pop	r29
 650:	cf 91       	pop	r28
 652:	1f 91       	pop	r17
 654:	0f 91       	pop	r16
 656:	08 95       	ret

00000658 <puts>:
 658:	0f 93       	push	r16
 65a:	1f 93       	push	r17
 65c:	cf 93       	push	r28
 65e:	df 93       	push	r29
 660:	e0 91 ca 01 	lds	r30, 0x01CA
 664:	f0 91 cb 01 	lds	r31, 0x01CB
 668:	23 81       	ldd	r18, Z+3	; 0x03
 66a:	21 ff       	sbrs	r18, 1
 66c:	1b c0       	rjmp	.+54     	; 0x6a4 <puts+0x4c>
 66e:	ec 01       	movw	r28, r24
 670:	00 e0       	ldi	r16, 0x00	; 0
 672:	10 e0       	ldi	r17, 0x00	; 0
 674:	89 91       	ld	r24, Y+
 676:	60 91 ca 01 	lds	r22, 0x01CA
 67a:	70 91 cb 01 	lds	r23, 0x01CB
 67e:	db 01       	movw	r26, r22
 680:	18 96       	adiw	r26, 0x08	; 8
 682:	ed 91       	ld	r30, X+
 684:	fc 91       	ld	r31, X
 686:	19 97       	sbiw	r26, 0x09	; 9
 688:	88 23       	and	r24, r24
 68a:	31 f0       	breq	.+12     	; 0x698 <puts+0x40>
 68c:	09 95       	icall
 68e:	89 2b       	or	r24, r25
 690:	89 f3       	breq	.-30     	; 0x674 <puts+0x1c>
 692:	0f ef       	ldi	r16, 0xFF	; 255
 694:	1f ef       	ldi	r17, 0xFF	; 255
 696:	ee cf       	rjmp	.-36     	; 0x674 <puts+0x1c>
 698:	8a e0       	ldi	r24, 0x0A	; 10
 69a:	09 95       	icall
 69c:	89 2b       	or	r24, r25
 69e:	11 f4       	brne	.+4      	; 0x6a4 <puts+0x4c>
 6a0:	c8 01       	movw	r24, r16
 6a2:	02 c0       	rjmp	.+4      	; 0x6a8 <puts+0x50>
 6a4:	8f ef       	ldi	r24, 0xFF	; 255
 6a6:	9f ef       	ldi	r25, 0xFF	; 255
 6a8:	df 91       	pop	r29
 6aa:	cf 91       	pop	r28
 6ac:	1f 91       	pop	r17
 6ae:	0f 91       	pop	r16
 6b0:	08 95       	ret

000006b2 <calloc>:
 6b2:	0f 93       	push	r16
 6b4:	1f 93       	push	r17
 6b6:	cf 93       	push	r28
 6b8:	df 93       	push	r29
 6ba:	86 9f       	mul	r24, r22
 6bc:	80 01       	movw	r16, r0
 6be:	87 9f       	mul	r24, r23
 6c0:	10 0d       	add	r17, r0
 6c2:	96 9f       	mul	r25, r22
 6c4:	10 0d       	add	r17, r0
 6c6:	11 24       	eor	r1, r1
 6c8:	c8 01       	movw	r24, r16
 6ca:	55 de       	rcall	.-854    	; 0x376 <malloc>
 6cc:	ec 01       	movw	r28, r24
 6ce:	00 97       	sbiw	r24, 0x00	; 0
 6d0:	21 f0       	breq	.+8      	; 0x6da <calloc+0x28>
 6d2:	a8 01       	movw	r20, r16
 6d4:	60 e0       	ldi	r22, 0x00	; 0
 6d6:	70 e0       	ldi	r23, 0x00	; 0
 6d8:	06 d0       	rcall	.+12     	; 0x6e6 <memset>
 6da:	ce 01       	movw	r24, r28
 6dc:	df 91       	pop	r29
 6de:	cf 91       	pop	r28
 6e0:	1f 91       	pop	r17
 6e2:	0f 91       	pop	r16
 6e4:	08 95       	ret

000006e6 <memset>:
 6e6:	dc 01       	movw	r26, r24
 6e8:	01 c0       	rjmp	.+2      	; 0x6ec <memset+0x6>
 6ea:	6d 93       	st	X+, r22
 6ec:	41 50       	subi	r20, 0x01	; 1
 6ee:	50 40       	sbci	r21, 0x00	; 0
 6f0:	e0 f7       	brcc	.-8      	; 0x6ea <memset+0x4>
 6f2:	08 95       	ret

000006f4 <_exit>:
 6f4:	f8 94       	cli

000006f6 <__stop_program>:
 6f6:	ff cf       	rjmp	.-2      	; 0x6f6 <__stop_program>
