/*
 * ON Semiconductor AX5243 Advanced High Performance ASK and FSK Narrow-band
 * Transceiver for 27-1050 MHz Range driver module - register definitions
 *
 * Copyright (C) 2017, Marek Koza, qyx@krtko.org
 *
 * This file is part of uMesh node firmware (http://qyx.krtko.org/embedded/umesh)
 *
 * This program is free software: you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation, either version 3 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program.  If not, see <http://www.gnu.org/licenses/>.
 */

#pragma once




#define AX5243_REG_REVISION 0x000
#define AX5243_REG_SCRATCH 0x001

#define AX5243_REG_PWRMODE 0x002
#define AX5243_REG_PWRMODE_RST (1 << 7)
#define AX5243_REG_PWRMODE_XOEN (1 << 6)
#define AX5243_REG_PWRMODE_REFEN (1 << 5)
#define AX5243_REG_PWRMODE_WDC (1 << 4)
#define AX5243_REG_PWRMODE_POWERDOWN 0x00
#define AX5243_REG_PWRMODE_DEEPSLEEP 0x01
#define AX5243_REG_PWRMODE_STANDBY 0x05
#define AX5243_REG_PWRMODE_FIFOON 0x07
#define AX5243_REG_PWRMODE_SYNTHRX 0x08
#define AX5243_REG_PWRMODE_FULLRX 0x09
#define AX5243_REG_PWRMODE_WORRX 0x0b
#define AX5243_REG_PWRMODE_SYNTHTX 0x0c
#define AX5243_REG_PWRMODE_FULLTX 0x0d

#define AX5243_REG_POWSTAT 0x003
#define AX5243_REG_POWSTAT_SSUM (1 << 7)
#define AX5243_REG_POWSTAT_SREF (1 << 6)
#define AX5243_REG_POWSTAT_SVREF (1 << 5)
#define AX5243_REG_POWSTAT_SVANA (1 << 4)
#define AX5243_REG_POWSTAT_SVMODEM (1 << 3)
#define AX5243_REG_POWSTAT_SBEVANA (1 << 2)
#define AX5243_REG_POWSTAT_SBEVMODEM (1 << 1)
#define AX5243_REG_POWSTAT_SVIO (1 << 0)

#define AX5243_REG_POWSTICKYSTAT 0x004
#define AX5243_REG_POWSTICKYSTAT_SSSUM (1 << 7)
#define AX5243_REG_POWSTICKYSTAT_SSREF (1 << 6)
#define AX5243_REG_POWSTICKYSTAT_SSVREF (1 << 5)
#define AX5243_REG_POWSTICKYSTAT_SSVANA (1 << 4)
#define AX5243_REG_POWSTICKYSTAT_SSVMODEM (1 << 3)
#define AX5243_REG_POWSTICKYSTAT_SSBEVANA (1 << 2)
#define AX5243_REG_POWSTICKYSTAT_SSBEVMODEM (1 << 1)
#define AX5243_REG_POWSTICKYSTAT_SSVIO (1 << 0)

#define AX5243_REG_POWIRQMASK 0x005
#define AX5243_REG_POWIRQMASK_MPVWGOOD (1 << 7)
#define AX5243_REG_POWIRQMASK_MSREF (1 << 6)
#define AX5243_REG_POWIRQMASK_MSVREF (1 << 5)
#define AX5243_REG_POWIRQMASK_MSVANA (1 << 4)
#define AX5243_REG_POWIRQMASK_MSVMODEM (1 << 3)
#define AX5243_REG_POWIRQMASK_MSBEVANA (1 << 2)
#define AX5243_REG_POWIRQMASK_MSBEVMODEM (1 << 1)
#define AX5243_REG_POWIRQMASK_MSVIO (1 << 0)

#define AX5243_REG_IRQMASK1 0x006
#define AX5243_REG_IRQMASK0 0x007
#define AX5243_REG_RADIOEVENTMASK1 0x008
#define AX5243_REG_RADIOEVENTMASK0 0x009
#define AX5243_REG_IRQINVERSION1 0x00a
#define AX5243_REG_IRQINVERSION0 0x00b
#define AX5243_REG_IRQREQUEST1 0x00c
#define AX5243_REG_IRQREQUEST0 0x00d
#define AX5243_REG_RADIOEVENTREQ1 0x00e
#define AX5243_REG_RADIOEVENTREQ0 0x00f

#define AX5243_REG_MODULATION 0x010
#define AX5243_REG_MODULATION_REVRDONE (1 << 0)
#define AX5243_REG_MODULATION_RXHALFSPEED (1 << 4)
#define AX5243_REG_MODULATION_ASK 0x00
#define AX5243_REG_MODULATION_ASK_COHERENT 0x01
#define AX5243_REG_MODULATION_PSK 0x04
#define AX5243_REG_MODULATION_OQSK 0x06
#define AX5243_REG_MODULATION_MSK 0x07
#define AX5243_REG_MODULATION_FSK 0x08
#define AX5243_REG_MODULATION_4FSK 0x09
#define AX5243_REG_MODULATION_AFSK 0x0a
#define AX5243_REG_MODULATION_FM 0x0b

#define AX5243_REG_ENCODING 0x011
#define AX5243_REG_ENCODING_NOSYNC (1 << 4)
#define AX5243_REG_ENCODING_MANCH (1 << 3)
#define AX5243_REG_ENCODING_SCRAM (1 << 2)
#define AX5243_REG_ENCODING_DIFF (1 << 1)
#define AX5243_REG_ENCODING_INV (1 << 0)

#define AX5243_REG_FRAMING 0x012
#define AX5243_REG_FRAMING_FRMRX (1 << 7)
#define AX5243_REG_FRAMING_CRCMODE_OFF (0 << 4)
#define AX5243_REG_FRAMING_CRCMODE_CCITT (1 << 4)
#define AX5243_REG_FRAMING_CRCMODE_CRC_16 (2 << 4)
#define AX5243_REG_FRAMING_CRCMODE_DNP (3 << 4)
#define AX5243_REG_FRAMING_CRCMODE_CRC_32 (6 <<Â 4)
#define AX5243_REG_FRAMING_FRMMODE_RAW (0 << 1)
#define AX5243_REG_FRAMING_FRMMODE_RAWSOFT (1 << 1)
#define AX5243_REG_FRAMING_FRMMODE_HDLC (2 << 1)
#define AX5243_REG_FRAMING_FRMMODE_RAWPATTERN (3 << 1)
#define AX5243_REG_FRAMING_FRMMODE_MBUS (4 << 1)
#define AX5243_REG_FRAMING_FRMMODE_MBUS_4_TO_6 (5 << 1)
#define AX5243_REG_FRAMING_FABORT (1 << 0)

#define AX5243_REG_CRCINIT3 0x014
#define AX5243_REG_CRCINIT2 0x015
#define AX5243_REG_CRCINIT1 0x016
#define AX5243_REG_CRCINIT0 0x017

#define AX5243_REG_FEC 0x018
#define AX5243_REG_FEC_SHORTMEM (1 << 7)
#define AX5243_REG_FEC_RSTVITEERBI (1 << 6)
#define AX5243_REG_FEC_FECNEG (1 << 5)
#define AX5243_REG_FEC_FECPOS (1 << 4)
#define AX5243_REG_FEC_FECINTPSHIFT_
#define AX5243_REG_FEC_FECENA (1 << 0)

#define AX5243_REG_FECSYNC 0x019

#define AX5243_REG_FECSTATUS 0x01a
#define AX5243_REG_FECSTATUS_FECINV (1 << 7)
#define AX5243_REG_FECSTATUS_MAXMETRIC_

#define AX5243_REG_RADIOSTATE 0x1c

#define AX5243_REG_XTALSTATUS 0x1d
#define AX5243_REG_XTALSTATUS_XTALRUN (1 << 0)

#define AX5243_REG_PINSTATE 0x020
#define AX5243_REG_PINSTATE_PSPWRAMP (1 << 5)
#define AX5243_REG_PINSTATE_PSANTSEL (1 << 4)
#define AX5243_REG_PINSTATE_PSIRQ (1 << 3)
#define AX5243_REG_PINSTATE_PSDATA (1 << 2)
#define AX5243_REG_PINSTATE_PSDCLK (1 << 1)
#define AX5243_REG_PINSTATE_PSSYSCLK (1 << 0)

#define AX5243_REG_PINFUNCSYSCLK
#define AX5243_REG_PINFUNCDCLK
#define AX5243_REG_PINFUNCDATA
#define AX5243_REG_PINFUNCIRQ
#define AX5243_REG_PINFUNCANTSEL
#define AX5243_REG_PINFUNCPWRAMP
#define AX5243_REG_PWRAMP
#define AX5243_REG_FIFOSTAT 0x028
#define AX5243_REG_FIFOSTAT_COMMIT 0x04

#define AX5243_REG_FIFODATA 0x029

#define AX5243_REG_FIFOCOUNT1 0x2a
#define AX5243_REG_FIFOCOUNT0 0x2b
#define AX5243_REG_FIFOFREE1
#define AX5243_REG_FIFOFREE0
#define AX5243_REG_FIFOTHRESH1
#define AX5243_REG_FIFOTHRESH0

#define AX5243_REG_PLLLOOP 0x030
#define AX5243_REG_PLLLOOP_FREQB (1 << 7)
#define AX5243_REG_PLLLOOP_DIRECT (1 << 3)
#define AX5243_REG_PLLLOOP_FILT_EN (1 << 2)

#define AX5243_REG_PLLLOOP_FLT_EXT 0
#define AX5243_REG_PLLLOOP_FLT_INT_100K 1
#define AX5243_REG_PLLLOOP_FLT_INT_200K 2
#define AX5243_REG_PLLLOOP_FLT_INT_500K 3


#define AX5243_REG_PLLCPI 0x031

#define AX5243_REG_PLLVCODIV 0x032
#define AX5243_REG_PLLVCODIV_VCOIMAN (1 << 6)
#define AX5243_REG_PLLVCODIV_VCO2INT (1 << 5)
#define AX5243_REG_PLLVCODIV_VCOSEL (1 << 4)
#define AX5243_REG_PLLVCODIV_RFDIV (1 << 2)

#define AX5243_REG_PLLRANGINGA 0x033
#define AX5243_REG_PLLRANGINGA_STICKYLOCK (1 << 7)
#define AX5243_REG_PLLRANGINGA_PLLLOCK (1 << 6)
#define AX5243_REG_PLLRANGINGA_RNGERR (1 << 5)
#define AX5243_REG_PLLRANGINGA_RNGSTART (1 << 4)

#define AX5243_REG_FREQA3 0x034
#define AX5243_REG_FREQA2 0x035
#define AX5243_REG_FREQA1 0x036
#define AX5243_REG_FREQA0 0x037
#define AX5243_REG_PLLLOOPBOOST
#define AX5243_REG_PLLCPIBOOST
#define AX5243_REG_PLLRANGINGB
#define AX5243_REG_FREQB3
#define AX5243_REG_FREQB2
#define AX5243_REG_FREQB1
#define AX5243_REG_FREQB0
#define AX5243_REG_RSSI
#define AX5243_REG_BGNDRSSI
#define AX5243_REG_DIVERSITY
#define AX5243_REG_AGCCOUNTER
#define AX5243_REG_TRKDATARATE2
#define AX5243_REG_TRKDATARATE1
#define AX5243_REG_TRKDATARATE0
#define AX5243_REG_TRKAMPL1
#define AX5243_REG_TRKAMPL0
#define AX5243_REG_TRKPHASE1
#define AX5243_REG_TRKPHASE0
#define AX5243_REG_TRKRFFREQ2
#define AX5243_REG_TRKRFFREQ1
#define AX5243_REG_TRKRFFREQ0
#define AX5243_REG_TRKFREQ1
#define AX5243_REG_TRKFREQ0
#define AX5243_REG_TRKFSKDEMOD1
#define AX5243_REG_TRKFSKDEMOD0
#define AX5243_REG_TIMER2 0x059
#define AX5243_REG_TIMER1 0x05a
#define AX5243_REG_TIMER0 0x05b
#define AX5243_REG_WAKEUPTIMER1
#define AX5243_REG_WAKEUPTIMER0
#define AX5243_REG_WAKEUP1
#define AX5243_REG_WAKEUP0
#define AX5243_REG_WAKEUPFREQ1
#define AX5243_REG_WAKEUPFREQ0
#define AX5243_REG_WAKEUPXOEARLY

#define AX5243_REG_IFFREQ1
#define AX5243_REG_IFFREQ0
#define AX5243_REG_DECIMATION
#define AX5243_REG_RXDATARATE2
#define AX5243_REG_RXDATARATE1
#define AX5243_REG_RXDATARATE0
#define AX5243_REG_MAXDROFFSET2
#define AX5243_REG_MAXDROFFSET1
#define AX5243_REG_MAXDROFFSET0
#define AX5243_REG_MAXRFOFFSET2
#define AX5243_REG_MAXRFOFFSET1
#define AX5243_REG_MAXRFOFFSET0
#define AX5243_REG_FSKDMAX1
#define AX5243_REG_FSKDMAX0
#define AX5243_REG_FSKDMIN1
#define AX5243_REG_FSKDMIN0
#define AX5243_REG_AFSKSPACE1
#define AX5243_REG_AFSKSPACE0
#define AX5243_REG_AFSKMARK1
#define AX5243_REG_AFSKMARK0
#define AX5243_REG_AFSKCTRL
#define AX5243_REG_AMPLFILTER
#define AX5243_REG_FREQUENCYLEAK
#define AX5243_REG_RXPARAMSETS
#define AX5243_REG_RXPARAMCURSET
#define AX5243_REG_AGCGAIN0
#define AX5243_REG_AGCTARGET0
#define AX5243_REG_AGCAHYST0
#define AX5243_REG_AGCMINMAX0
#define AX5243_REG_TIMEGAIN0
#define AX5243_REG_DRGAIN0
#define AX5243_REG_PHASEGAIN0
#define AX5243_REG_FREQGAINA0
#define AX5243_REG_FREQGAINB0
#define AX5243_REG_FREQGAINC0
#define AX5243_REG_FREQGAIND0
#define AX5243_REG_AMPLGAIN0
#define AX5243_REG_FREQDEV10
#define AX5243_REG_FREQDEV00
#define AX5243_REG_FOURFSK0
#define AX5243_REG_BBOFFSRES0
#define AX5243_REG_AGCGAIN1
#define AX5243_REG_AGCTARGET1
#define AX5243_REG_AGCAHYST1
#define AX5243_REG_AGCMINMAX1
#define AX5243_REG_TIMEGAIN1
#define AX5243_REG_DRGAIN1
#define AX5243_REG_PHASEGAIN1
#define AX5243_REG_FREQGAINA1
#define AX5243_REG_FREQGAINB1
#define AX5243_REG_FREQGAINC1
#define AX5243_REG_FREQGAIND1
#define AX5243_REG_AMPLGAIN1
#define AX5243_REG_FREQDEV11
#define AX5243_REG_FREQDEV01
#define AX5243_REG_FOURFSK1
#define AX5243_REG_BBOFFSRES1
#define AX5243_REG_AGCGAIN2
#define AX5243_REG_AGCTARGET2
#define AX5243_REG_AGCAHYST2
#define AX5243_REG_AGCMINMAX2
#define AX5243_REG_TIMEGAIN2
#define AX5243_REG_DRGAIN2
#define AX5243_REG_PHASEGAIN2
#define AX5243_REG_FREQGAINA2
#define AX5243_REG_FREQGAINB2
#define AX5243_REG_FREQGAINC2
#define AX5243_REG_FREQGAIND2
#define AX5243_REG_AMPLGAIN2
#define AX5243_REG_FREQDEV12
#define AX5243_REG_FREQDEV02
#define AX5243_REG_FOURFSK2
#define AX5243_REG_BBOFFSRES2

#define AX5243_REG_AGCGAIN3
#define AX5243_REG_AGCTARGET3
#define AX5243_REG_AGCAHYST3
#define AX5243_REG_AGCMINMAX3
#define AX5243_REG_TIMEGAIN3
#define AX5243_REG_DRGAIN3
#define AX5243_REG_PHASEGAIN3
#define AX5243_REG_FREQGAINA3
#define AX5243_REG_FREQGAINB3
#define AX5243_REG_FREQGAINC3
#define AX5243_REG_FREQGAIND3
#define AX5243_REG_AMPLGAIN3
#define AX5243_REG_FREQDEV13
#define AX5243_REG_FREQDEV03
#define AX5243_REG_FOURFSK3
#define AX5243_REG_BBOFFSRES3

#define AX5243_REG_PLLRNGCLK 0x183
#define AX5243_REG_XTALCAP 0x184

#define AX5243_REG_MODCFGF 0x160
#define AX5243_REG_MODCFGF_EXTERNAL 0
#define AX5243_REG_MODCFGF_GAUSSIAN_03 2
#define AX5243_REG_MODCFGF_GAUSSIAN_05 3

#define AX5243_REG_FSKDEV2 0x161
#define AX5243_REG_FSKDEV1 0x162
#define AX5243_REG_FSKDEV0 0x163

#define AX5243_REG_TXRATE2 0x165
#define AX5243_REG_TXRATE1 0x166
#define AX5243_REG_TXRATE0 0x167


#define AX5243_REG_TXPWRCOEFFB1 0x16a
#define AX5243_REG_TXPWRCOEFFB0 0x16b

#define AX5243_REG_PKTADDRCFG 0x200
#define AX5243_REG_PKTADDRCFG_FEC_SYNC_DIS (1 << 5)
#define AX5243_REG_PKTADDRCFG_CRC_SKIP_FIRST (1 << 6)
#define AX5243_REG_PKTADDRCFG_MSB_FIRST (1 << 7)




#define AX5243_FIFO_RDATA 0x62
#define AX5243_FIFO_DATA 0xe1
