
*** Running vivado
    with args -log CORDIC.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source CORDIC.tcl -notrace


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source CORDIC.tcl -notrace
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1261.691 ; gain = 66.195 ; free physical = 4316 ; free virtual = 34435
Command: link_design -top CORDIC -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1599.840 ; gain = 0.000 ; free physical = 3982 ; free virtual = 34124
INFO: [Netlist 29-17] Analyzing 51 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/sonic/Desktop/Universita/Unipi/4_1/electronics/cordic_vhdl/vhdl/vivado/cordic/cordic.srcs/constrs_1/new/cordic_constr.xdc]
Finished Parsing XDC File [/home/sonic/Desktop/Universita/Unipi/4_1/electronics/cordic_vhdl/vhdl/vivado/cordic/cordic.srcs/constrs_1/new/cordic_constr.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1823.398 ; gain = 0.000 ; free physical = 3901 ; free virtual = 34013
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1823.434 ; gain = 561.742 ; free physical = 3900 ; free virtual = 34013
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1914.180 ; gain = 90.746 ; free physical = 3873 ; free virtual = 33989

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 170875f95

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2328.094 ; gain = 413.914 ; free physical = 3491 ; free virtual = 33598

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 170875f95

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2630.961 ; gain = 0.000 ; free physical = 3191 ; free virtual = 33282

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 170875f95

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2630.961 ; gain = 0.000 ; free physical = 3191 ; free virtual = 33282
Phase 1 Initialization | Checksum: 170875f95

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2630.961 ; gain = 0.000 ; free physical = 3191 ; free virtual = 33282

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 170875f95

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2630.961 ; gain = 0.000 ; free physical = 3191 ; free virtual = 33282

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 170875f95

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2630.961 ; gain = 0.000 ; free physical = 3191 ; free virtual = 33282
Phase 2 Timer Update And Timing Data Collection | Checksum: 170875f95

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2630.961 ; gain = 0.000 ; free physical = 3191 ; free virtual = 33282

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 18000c171

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2630.961 ; gain = 0.000 ; free physical = 3191 ; free virtual = 33282
Retarget | Checksum: 18000c171
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 3 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: fd83928c

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2630.961 ; gain = 0.000 ; free physical = 3191 ; free virtual = 33282
Constant propagation | Checksum: fd83928c
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 157710eab

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2630.961 ; gain = 0.000 ; free physical = 3191 ; free virtual = 33282
Sweep | Checksum: 157710eab
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 157710eab

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2662.977 ; gain = 32.016 ; free physical = 3191 ; free virtual = 33281
BUFG optimization | Checksum: 157710eab
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 157710eab

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2662.977 ; gain = 32.016 ; free physical = 3191 ; free virtual = 33281
Shift Register Optimization | Checksum: 157710eab
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 157710eab

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2662.977 ; gain = 32.016 ; free physical = 3191 ; free virtual = 33281
Post Processing Netlist | Checksum: 157710eab
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 142aac0d8

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2662.977 ; gain = 32.016 ; free physical = 3191 ; free virtual = 33281

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2662.977 ; gain = 0.000 ; free physical = 3191 ; free virtual = 33281
Phase 9.2 Verifying Netlist Connectivity | Checksum: 142aac0d8

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2662.977 ; gain = 32.016 ; free physical = 3191 ; free virtual = 33281
Phase 9 Finalization | Checksum: 142aac0d8

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2662.977 ; gain = 32.016 ; free physical = 3191 ; free virtual = 33281
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               3  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 142aac0d8

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2662.977 ; gain = 32.016 ; free physical = 3191 ; free virtual = 33281
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2662.977 ; gain = 0.000 ; free physical = 3191 ; free virtual = 33281

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 142aac0d8

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2662.977 ; gain = 0.000 ; free physical = 3191 ; free virtual = 33281

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 142aac0d8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2662.977 ; gain = 0.000 ; free physical = 3191 ; free virtual = 33281

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2662.977 ; gain = 0.000 ; free physical = 3191 ; free virtual = 33281
Ending Netlist Obfuscation Task | Checksum: 142aac0d8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2662.977 ; gain = 0.000 ; free physical = 3191 ; free virtual = 33281
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2662.977 ; gain = 839.543 ; free physical = 3191 ; free virtual = 33281
INFO: [runtcl-4] Executing : report_drc -file CORDIC_drc_opted.rpt -pb CORDIC_drc_opted.pb -rpx CORDIC_drc_opted.rpx
Command: report_drc -file CORDIC_drc_opted.rpt -pb CORDIC_drc_opted.pb -rpx CORDIC_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/sonic/Desktop/Universita/Unipi/4_1/electronics/tools/Xilinx/Vivado/2023.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/sonic/Desktop/Universita/Unipi/4_1/electronics/cordic_vhdl/vhdl/vivado/cordic/cordic.runs/impl_1/CORDIC_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2770.863 ; gain = 0.000 ; free physical = 3162 ; free virtual = 33255
Wrote PlaceDB: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2770.863 ; gain = 0.000 ; free physical = 3162 ; free virtual = 33255
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2770.863 ; gain = 0.000 ; free physical = 3162 ; free virtual = 33255
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2770.863 ; gain = 0.000 ; free physical = 3161 ; free virtual = 33254
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2770.863 ; gain = 0.000 ; free physical = 3161 ; free virtual = 33254
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2770.863 ; gain = 0.000 ; free physical = 3161 ; free virtual = 33255
Write Physdb Complete: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2770.863 ; gain = 0.000 ; free physical = 3161 ; free virtual = 33255
INFO: [Common 17-1381] The checkpoint '/home/sonic/Desktop/Universita/Unipi/4_1/electronics/cordic_vhdl/vhdl/vivado/cordic/cordic.runs/impl_1/CORDIC_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2770.863 ; gain = 0.000 ; free physical = 3146 ; free virtual = 33241
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: e3cb7b46

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2770.863 ; gain = 0.000 ; free physical = 3146 ; free virtual = 33241
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2770.863 ; gain = 0.000 ; free physical = 3146 ; free virtual = 33241

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1b4ebe4d8

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2770.863 ; gain = 0.000 ; free physical = 3139 ; free virtual = 33237

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 218bfaed0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2770.863 ; gain = 0.000 ; free physical = 3139 ; free virtual = 33237

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 218bfaed0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2770.863 ; gain = 0.000 ; free physical = 3139 ; free virtual = 33237
Phase 1 Placer Initialization | Checksum: 218bfaed0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2770.863 ; gain = 0.000 ; free physical = 3139 ; free virtual = 33237

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 20d80d229

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2770.863 ; gain = 0.000 ; free physical = 3147 ; free virtual = 33226

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 229135e11

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 2770.863 ; gain = 0.000 ; free physical = 3142 ; free virtual = 33221

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 229135e11

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 2770.863 ; gain = 0.000 ; free physical = 3142 ; free virtual = 33221

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 223b9945a

Time (s): cpu = 00:00:53 ; elapsed = 00:00:10 . Memory (MB): peak = 2770.863 ; gain = 0.000 ; free physical = 3140 ; free virtual = 33223

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 62 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 12 nets or LUTs. Breaked 0 LUT, combined 12 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2770.863 ; gain = 0.000 ; free physical = 3136 ; free virtual = 33223

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             12  |                    12  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             12  |                    12  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 21d676d48

Time (s): cpu = 00:00:55 ; elapsed = 00:00:11 . Memory (MB): peak = 2770.863 ; gain = 0.000 ; free physical = 3136 ; free virtual = 33223
Phase 2.4 Global Placement Core | Checksum: 1cd99f4ce

Time (s): cpu = 00:01:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2770.863 ; gain = 0.000 ; free physical = 3129 ; free virtual = 33211
Phase 2 Global Placement | Checksum: 1cd99f4ce

Time (s): cpu = 00:01:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2770.863 ; gain = 0.000 ; free physical = 3129 ; free virtual = 33211

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 16fa960a5

Time (s): cpu = 00:01:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2770.863 ; gain = 0.000 ; free physical = 3129 ; free virtual = 33211

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 202144f56

Time (s): cpu = 00:01:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2770.863 ; gain = 0.000 ; free physical = 3129 ; free virtual = 33211

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2726f69f2

Time (s): cpu = 00:01:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2770.863 ; gain = 0.000 ; free physical = 3129 ; free virtual = 33211

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 22e03bb96

Time (s): cpu = 00:01:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2770.863 ; gain = 0.000 ; free physical = 3129 ; free virtual = 33211

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 19d8e7a62

Time (s): cpu = 00:01:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2770.863 ; gain = 0.000 ; free physical = 3128 ; free virtual = 33210

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 15247de21

Time (s): cpu = 00:01:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2770.863 ; gain = 0.000 ; free physical = 3128 ; free virtual = 33210

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 19cbd0e3d

Time (s): cpu = 00:01:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2770.863 ; gain = 0.000 ; free physical = 3128 ; free virtual = 33210
Phase 3 Detail Placement | Checksum: 19cbd0e3d

Time (s): cpu = 00:01:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2770.863 ; gain = 0.000 ; free physical = 3128 ; free virtual = 33210

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 3da4ba81

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=9.808 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 892356c0

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2770.863 ; gain = 0.000 ; free physical = 3126 ; free virtual = 33210
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 892356c0

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2770.863 ; gain = 0.000 ; free physical = 3126 ; free virtual = 33210
Phase 4.1.1.1 BUFG Insertion | Checksum: 3da4ba81

Time (s): cpu = 00:01:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2770.863 ; gain = 0.000 ; free physical = 3126 ; free virtual = 33210

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=9.808. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: e2b4b975

Time (s): cpu = 00:01:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2770.863 ; gain = 0.000 ; free physical = 3126 ; free virtual = 33210

Time (s): cpu = 00:01:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2770.863 ; gain = 0.000 ; free physical = 3126 ; free virtual = 33210
Phase 4.1 Post Commit Optimization | Checksum: e2b4b975

Time (s): cpu = 00:01:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2770.863 ; gain = 0.000 ; free physical = 3126 ; free virtual = 33210

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: e2b4b975

Time (s): cpu = 00:01:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2770.863 ; gain = 0.000 ; free physical = 3126 ; free virtual = 33210

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: e2b4b975

Time (s): cpu = 00:01:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2770.863 ; gain = 0.000 ; free physical = 3126 ; free virtual = 33210
Phase 4.3 Placer Reporting | Checksum: e2b4b975

Time (s): cpu = 00:01:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2770.863 ; gain = 0.000 ; free physical = 3126 ; free virtual = 33210

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2770.863 ; gain = 0.000 ; free physical = 3126 ; free virtual = 33210

Time (s): cpu = 00:01:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2770.863 ; gain = 0.000 ; free physical = 3126 ; free virtual = 33210
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1aa61c330

Time (s): cpu = 00:01:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2770.863 ; gain = 0.000 ; free physical = 3126 ; free virtual = 33210
Ending Placer Task | Checksum: f1f11ae9

Time (s): cpu = 00:01:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2770.863 ; gain = 0.000 ; free physical = 3126 ; free virtual = 33210
62 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2770.863 ; gain = 0.000 ; free physical = 3126 ; free virtual = 33210
INFO: [runtcl-4] Executing : report_io -file CORDIC_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2770.863 ; gain = 0.000 ; free physical = 3147 ; free virtual = 33221
INFO: [runtcl-4] Executing : report_utilization -file CORDIC_utilization_placed.rpt -pb CORDIC_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file CORDIC_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2770.863 ; gain = 0.000 ; free physical = 3138 ; free virtual = 33213
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2770.863 ; gain = 0.000 ; free physical = 3138 ; free virtual = 33213
Wrote PlaceDB: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2770.863 ; gain = 0.000 ; free physical = 3138 ; free virtual = 33214
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2770.863 ; gain = 0.000 ; free physical = 3138 ; free virtual = 33214
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2770.863 ; gain = 0.000 ; free physical = 3138 ; free virtual = 33214
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2770.863 ; gain = 0.000 ; free physical = 3138 ; free virtual = 33214
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2770.863 ; gain = 0.000 ; free physical = 3138 ; free virtual = 33215
Write Physdb Complete: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2770.863 ; gain = 0.000 ; free physical = 3138 ; free virtual = 33215
INFO: [Common 17-1381] The checkpoint '/home/sonic/Desktop/Universita/Unipi/4_1/electronics/cordic_vhdl/vhdl/vivado/cordic/cordic.runs/impl_1/CORDIC_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2770.863 ; gain = 0.000 ; free physical = 3102 ; free virtual = 33178
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2770.863 ; gain = 0.000 ; free physical = 3102 ; free virtual = 33177
Wrote PlaceDB: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2770.863 ; gain = 0.000 ; free physical = 3100 ; free virtual = 33176
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2770.863 ; gain = 0.000 ; free physical = 3100 ; free virtual = 33176
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2770.863 ; gain = 0.000 ; free physical = 3099 ; free virtual = 33175
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2770.863 ; gain = 0.000 ; free physical = 3099 ; free virtual = 33175
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2770.863 ; gain = 0.000 ; free physical = 3098 ; free virtual = 33175
Write Physdb Complete: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2770.863 ; gain = 0.000 ; free physical = 3098 ; free virtual = 33175
INFO: [Common 17-1381] The checkpoint '/home/sonic/Desktop/Universita/Unipi/4_1/electronics/cordic_vhdl/vhdl/vivado/cordic/cordic.runs/impl_1/CORDIC_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 20028602 ConstDB: 0 ShapeSum: d1ee94e7 RouteDB: 0
Post Restoration Checksum: NetGraph: b9924368 | NumContArr: dcb1f51a | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 31b962dbc

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2770.863 ; gain = 0.000 ; free physical = 3084 ; free virtual = 33143

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 31b962dbc

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2770.863 ; gain = 0.000 ; free physical = 3084 ; free virtual = 33143

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 31b962dbc

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2770.863 ; gain = 0.000 ; free physical = 3084 ; free virtual = 33143
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 15d27baa2

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2778.535 ; gain = 7.672 ; free physical = 3072 ; free virtual = 33132
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.681  | TNS=0.000  | WHS=-0.075 | THS=-0.964 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 521
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 521
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 19acf735e

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2781.535 ; gain = 10.672 ; free physical = 3059 ; free virtual = 33120

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 19acf735e

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2781.535 ; gain = 10.672 ; free physical = 3059 ; free virtual = 33120

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 21b465d45

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2781.535 ; gain = 10.672 ; free physical = 3059 ; free virtual = 33120
Phase 3 Initial Routing | Checksum: 21b465d45

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2781.535 ; gain = 10.672 ; free physical = 3059 ; free virtual = 33120

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.177  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 274de7337

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2781.535 ; gain = 10.672 ; free physical = 3059 ; free virtual = 33119
Phase 4 Rip-up And Reroute | Checksum: 274de7337

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2781.535 ; gain = 10.672 ; free physical = 3059 ; free virtual = 33119

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 274de7337

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2781.535 ; gain = 10.672 ; free physical = 3059 ; free virtual = 33119

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 274de7337

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2781.535 ; gain = 10.672 ; free physical = 3059 ; free virtual = 33119
Phase 5 Delay and Skew Optimization | Checksum: 274de7337

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2781.535 ; gain = 10.672 ; free physical = 3059 ; free virtual = 33119

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 20e695bf7

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2781.535 ; gain = 10.672 ; free physical = 3059 ; free virtual = 33119
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.326  | TNS=0.000  | WHS=0.175  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 20e695bf7

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2781.535 ; gain = 10.672 ; free physical = 3059 ; free virtual = 33119
Phase 6 Post Hold Fix | Checksum: 20e695bf7

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2781.535 ; gain = 10.672 ; free physical = 3059 ; free virtual = 33119

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.419904 %
  Global Horizontal Routing Utilization  = 0.290901 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 20e695bf7

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2781.535 ; gain = 10.672 ; free physical = 3059 ; free virtual = 33119

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 20e695bf7

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2781.535 ; gain = 10.672 ; free physical = 3058 ; free virtual = 33119

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1e0e5a5c8

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2781.535 ; gain = 10.672 ; free physical = 3058 ; free virtual = 33119

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=9.326  | TNS=0.000  | WHS=0.175  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1e0e5a5c8

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2781.535 ; gain = 10.672 ; free physical = 3058 ; free virtual = 33119
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 1a99fcad2

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2781.535 ; gain = 10.672 ; free physical = 3058 ; free virtual = 33119
Ending Routing Task | Checksum: 1a99fcad2

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2781.535 ; gain = 10.672 ; free physical = 3058 ; free virtual = 33119

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
85 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2781.535 ; gain = 10.672 ; free physical = 3058 ; free virtual = 33119
INFO: [runtcl-4] Executing : report_drc -file CORDIC_drc_routed.rpt -pb CORDIC_drc_routed.pb -rpx CORDIC_drc_routed.rpx
Command: report_drc -file CORDIC_drc_routed.rpt -pb CORDIC_drc_routed.pb -rpx CORDIC_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/sonic/Desktop/Universita/Unipi/4_1/electronics/cordic_vhdl/vhdl/vivado/cordic/cordic.runs/impl_1/CORDIC_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file CORDIC_methodology_drc_routed.rpt -pb CORDIC_methodology_drc_routed.pb -rpx CORDIC_methodology_drc_routed.rpx
Command: report_methodology -file CORDIC_methodology_drc_routed.rpt -pb CORDIC_methodology_drc_routed.pb -rpx CORDIC_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/sonic/Desktop/Universita/Unipi/4_1/electronics/cordic_vhdl/vhdl/vivado/cordic/cordic.runs/impl_1/CORDIC_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file CORDIC_power_routed.rpt -pb CORDIC_power_summary_routed.pb -rpx CORDIC_power_routed.rpx
Command: report_power -file CORDIC_power_routed.rpt -pb CORDIC_power_summary_routed.pb -rpx CORDIC_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
95 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file CORDIC_route_status.rpt -pb CORDIC_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file CORDIC_timing_summary_routed.rpt -pb CORDIC_timing_summary_routed.pb -rpx CORDIC_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file CORDIC_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file CORDIC_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file CORDIC_bus_skew_routed.rpt -pb CORDIC_bus_skew_routed.pb -rpx CORDIC_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2896.176 ; gain = 0.000 ; free physical = 3023 ; free virtual = 33066
Wrote PlaceDB: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2896.176 ; gain = 0.000 ; free physical = 3022 ; free virtual = 33066
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2896.176 ; gain = 0.000 ; free physical = 3022 ; free virtual = 33066
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2896.176 ; gain = 0.000 ; free physical = 3022 ; free virtual = 33066
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2896.176 ; gain = 0.000 ; free physical = 3022 ; free virtual = 33066
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2896.176 ; gain = 0.000 ; free physical = 3021 ; free virtual = 33067
Write Physdb Complete: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2896.176 ; gain = 0.000 ; free physical = 3021 ; free virtual = 33067
INFO: [Common 17-1381] The checkpoint '/home/sonic/Desktop/Universita/Unipi/4_1/electronics/cordic_vhdl/vhdl/vivado/cordic/cordic.runs/impl_1/CORDIC_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Sun Jan  5 19:10:43 2025...
