{

    "DESIGN_NAME": "ula",

    "VERILOG_FILES": "dir::src/*.v",

    "CLOCK_PORT": "clk",

    "CLOCK_NET": "ref::$CLOCK_PORT",

    "FP_PIN_ORDER_CFG": "dir::pin_order.cfg",

    "FP_PDN_VOFFSET": 7,

    "FP_PDN_HOFFSET": 7,

    "FP_PDN_SKIPTRIM": true,

    "FP_CORE_UTIL" : 45,

    "DESIGN_IS_CORE": true,
    
    "CLOCK_PERIOD": 10.0,

    "SYNTH_STRATEGY": "AREA 3"

}
