;redcode
;assert 1
	SPL 0, 20
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	ADD 0, 200
	ADD 0, 200
	SLT 290, @1
	SLT 721, 0
	DJN @30, @9
	DJN -1, @-20
	SPL 0, 20
	SPL 0, 20
	SUB <0, @2
	SLT 290, @1
	SLT #270, 1
	SPL 20, <13
	ADD 270, 1
	MOV -1, <-20
	SUB -207, <-180
	ADD #270, 1
	CMP -127, 100
	SLT 0, @2
	CMP -207, <-180
	SUB 12, @510
	SPL @0
	SUB #72, @400
	MOV -7, <-20
	SUB -207, <-120
	ADD #270, 1
	SLT 0, @92
	SUB -127, 100
	SLT 0, @92
	CMP -127, 100
	SUB @-127, 100
	ADD 270, 1
	JMP -7, @-20
	SPL 700, 10
	SPL 700, 10
	CMP -127, 100
	CMP -127, 100
	CMP -127, 100
	SUB -207, <-180
	ADD 210, 30
	SPL 0, #1
	ADD 210, 30
	SPL 0, #1
	SPL 0, #1
	SPL 0, 20
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 0, 200
	ADD 0, 200
