Analysis & Synthesis report for SystemBus
Tue Nov 28 21:39:29 2023
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |Top_tb|Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|burst_state
 11. State Machine - |Top_tb|Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|port_state
 12. State Machine - |Top_tb|Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_state
 13. State Machine - |Top_tb|Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state
 14. State Machine - |Top_tb|Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address_state
 15. State Machine - |Top_tb|Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|burst_state
 16. State Machine - |Top_tb|Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|port_state
 17. State Machine - |Top_tb|Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_state
 18. State Machine - |Top_tb|Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state
 19. State Machine - |Top_tb|Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address_state
 20. State Machine - |Top_tb|Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|burst_state
 21. State Machine - |Top_tb|Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|port_state
 22. State Machine - |Top_tb|Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_state
 23. State Machine - |Top_tb|Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state
 24. State Machine - |Top_tb|Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address_state
 25. State Machine - |Top_tb|Top:DUT|InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1|arbiter_state
 26. State Machine - |Top_tb|Top:DUT|InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1|slave_addr_state
 27. State Machine - |Top_tb|Top:DUT|master_module:MASTER2|event_handler:event_handle|state
 28. State Machine - |Top_tb|Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state
 29. State Machine - |Top_tb|Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|state
 30. State Machine - |Top_tb|Top:DUT|master_module:MASTER1|event_handler:event_handle|state
 31. State Machine - |Top_tb|Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state
 32. State Machine - |Top_tb|Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|state
 33. State Machine - |Top_tb|Top:DUT|input_commands:C_INPUTS|master
 34. State Machine - |Top_tb|Top:DUT|input_commands:C_INPUTS|config_state
 35. Registers Removed During Synthesis
 36. Removed Registers Triggering Further Register Optimizations
 37. General Register Statistics
 38. Inverted Register Statistics
 39. Multiplexer Restructuring Statistics (Restructuring Performed)
 40. Source assignments for Top:DUT|slave_wrapper:SLAVE_1|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1
 41. Source assignments for Top:DUT|slave_wrapper:SLAVE_2|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1
 42. Source assignments for Top:DUT|slave_wrapper:SLAVE_3|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1
 43. Parameter Settings for User Entity Instance: Top-level Entity: |Top_tb
 44. Parameter Settings for User Entity Instance: Top:DUT
 45. Parameter Settings for User Entity Instance: Top:DUT|input_commands:C_INPUTS
 46. Parameter Settings for User Entity Instance: Top:DUT|master_module:MASTER1
 47. Parameter Settings for User Entity Instance: Top:DUT|master_module:MASTER1|master_port:MASTER_PORT
 48. Parameter Settings for User Entity Instance: Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT
 49. Parameter Settings for User Entity Instance: Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT
 50. Parameter Settings for User Entity Instance: Top:DUT|master_module:MASTER1|event_handler:event_handle
 51. Parameter Settings for User Entity Instance: Top:DUT|master_module:MASTER2
 52. Parameter Settings for User Entity Instance: Top:DUT|master_module:MASTER2|master_port:MASTER_PORT
 53. Parameter Settings for User Entity Instance: Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT
 54. Parameter Settings for User Entity Instance: Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT
 55. Parameter Settings for User Entity Instance: Top:DUT|master_module:MASTER2|event_handler:event_handle
 56. Parameter Settings for User Entity Instance: Top:DUT|InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1
 57. Parameter Settings for User Entity Instance: Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT
 58. Parameter Settings for User Entity Instance: Top:DUT|slave_wrapper:SLAVE_1|BRAM:BRAM|altsyncram:altsyncram_component
 59. Parameter Settings for User Entity Instance: Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT
 60. Parameter Settings for User Entity Instance: Top:DUT|slave_wrapper:SLAVE_2|BRAM:BRAM|altsyncram:altsyncram_component
 61. Parameter Settings for User Entity Instance: Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT
 62. Parameter Settings for User Entity Instance: Top:DUT|slave_wrapper:SLAVE_3|BRAM:BRAM|altsyncram:altsyncram_component
 63. altsyncram Parameter Settings by Entity Instance
 64. Port Connectivity Checks: "Top:DUT|slave_wrapper:SLAVE_3"
 65. Port Connectivity Checks: "Top:DUT|slave_wrapper:SLAVE_2"
 66. Port Connectivity Checks: "Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"
 67. Port Connectivity Checks: "Top:DUT|slave_wrapper:SLAVE_1"
 68. Port Connectivity Checks: "Top:DUT|InterConn_Wrapper:BUS"
 69. Port Connectivity Checks: "Top:DUT"
 70. In-System Memory Content Editor Settings
 71. Post-Synthesis Netlist Statistics for Top Partition
 72. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
 73. Elapsed Time Per Partition
 74. Analysis & Synthesis Messages
 75. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Nov 28 21:39:29 2023       ;
; Quartus Prime Version              ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                      ; SystemBus                                   ;
; Top-level Entity Name              ; Top_tb                                      ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 442                                         ;
;     Total combinational functions  ; 403                                         ;
;     Dedicated logic registers      ; 255                                         ;
; Total registers                    ; 255                                         ;
; Total pins                         ; 0                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 98,304                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29I7      ;                    ;
; Top-level entity name                                                      ; Top_tb             ; SystemBus          ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-16        ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                     ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-------------+
; 4KBRAM.mif                                                         ; yes             ; User Memory Initialization File              ; D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/4KBRAM.mif                                                         ;             ;
; slave_wrapper.sv                                                   ; yes             ; User SystemVerilog HDL File                  ; D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_wrapper.sv                                                   ;             ;
; slave_port.sv                                                      ; yes             ; User SystemVerilog HDL File                  ; D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_port.sv                                                      ;             ;
; slave_out_port.sv                                                  ; yes             ; User SystemVerilog HDL File                  ; D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_out_port.sv                                                  ;             ;
; slave_in_port.sv                                                   ; yes             ; User SystemVerilog HDL File                  ; D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_in_port.sv                                                   ;             ;
; InterConn_Wrapper.sv                                               ; yes             ; User SystemVerilog HDL File                  ; D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/InterConn_Wrapper.sv                                               ;             ;
; InterConn_Multiplexer.sv                                           ; yes             ; User SystemVerilog HDL File                  ; D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/InterConn_Multiplexer.sv                                           ;             ;
; InterConn_Arbitter.sv                                              ; yes             ; User SystemVerilog HDL File                  ; D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/InterConn_Arbitter.sv                                              ;             ;
; master_out_port.sv                                                 ; yes             ; User SystemVerilog HDL File                  ; D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/master_out_port.sv                                                 ;             ;
; master_in_port.sv                                                  ; yes             ; User SystemVerilog HDL File                  ; D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/master_in_port.sv                                                  ;             ;
; master_port.sv                                                     ; yes             ; User SystemVerilog HDL File                  ; D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/master_port.sv                                                     ;             ;
; Top.sv                                                             ; yes             ; User SystemVerilog HDL File                  ; D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top.sv                                                             ;             ;
; Top_tb.sv                                                          ; yes             ; User SystemVerilog HDL File                  ; D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_tb.sv                                                          ;             ;
; master_module.sv                                                   ; yes             ; User SystemVerilog HDL File                  ; D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/master_module.sv                                                   ;             ;
; event_handler.sv                                                   ; yes             ; User SystemVerilog HDL File                  ; D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/event_handler.sv                                                   ;             ;
; input_commands.sv                                                  ; yes             ; User SystemVerilog HDL File                  ; D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/input_commands.sv                                                  ;             ;
; BRAM.v                                                             ; yes             ; User Wizard-Generated File                   ; D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/BRAM.v                                                             ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; d:/apps/quartusprime/files/quartus/libraries/megafunctions/altsyncram.tdf                                                        ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; d:/apps/quartusprime/files/quartus/libraries/megafunctions/stratix_ram_block.inc                                                 ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; d:/apps/quartusprime/files/quartus/libraries/megafunctions/lpm_mux.inc                                                           ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; d:/apps/quartusprime/files/quartus/libraries/megafunctions/lpm_decode.inc                                                        ;             ;
; aglobal161.inc                                                     ; yes             ; Megafunction                                 ; d:/apps/quartusprime/files/quartus/libraries/megafunctions/aglobal161.inc                                                        ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; d:/apps/quartusprime/files/quartus/libraries/megafunctions/a_rdenreg.inc                                                         ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; d:/apps/quartusprime/files/quartus/libraries/megafunctions/altrom.inc                                                            ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; d:/apps/quartusprime/files/quartus/libraries/megafunctions/altram.inc                                                            ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; d:/apps/quartusprime/files/quartus/libraries/megafunctions/altdpram.inc                                                          ;             ;
; db/altsyncram_lgl1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_lgl1.tdf                                             ;             ;
; db/altsyncram_ipb2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_ipb2.tdf                                             ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                       ; d:/apps/quartusprime/files/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                                   ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; d:/apps/quartusprime/files/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                         ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; d:/apps/quartusprime/files/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                     ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; d:/apps/quartusprime/files/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                        ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; d:/apps/quartusprime/files/quartus/libraries/megafunctions/sld_hub.vhd                                                           ; altera_sld  ;
; db/ip/sldb3d81451/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/ip/sldb3d81451/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sldb3d81451/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/ip/sldb3d81451/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sldb3d81451/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/ip/sldb3d81451/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sldb3d81451/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/ip/sldb3d81451/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sldb3d81451/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/ip/sldb3d81451/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sldb3d81451/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/ip/sldb3d81451/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; d:/apps/quartusprime/files/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                      ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimated Total logic elements              ; 442                      ;
;                                             ;                          ;
; Total combinational functions               ; 403                      ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 194                      ;
;     -- 3 input functions                    ; 102                      ;
;     -- <=2 input functions                  ; 107                      ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 349                      ;
;     -- arithmetic mode                      ; 54                       ;
;                                             ;                          ;
; Total registers                             ; 255                      ;
;     -- Dedicated logic registers            ; 255                      ;
;     -- I/O registers                        ; 0                        ;
;                                             ;                          ;
; I/O pins                                    ; 0                        ;
; Total memory bits                           ; 98304                    ;
;                                             ;                          ;
; Embedded Multiplier 9-bit elements          ; 0                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 313                      ;
; Total fan-out                               ; 2643                     ;
; Average fan-out                             ; 3.82                     ;
+---------------------------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |Top_tb                                                                                                                                 ; 403 (1)             ; 255 (0)                   ; 98304       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_tb                                                                                                                                                                                                                                                                                                                                            ; Top_tb                            ; work         ;
;    |Top:DUT|                                                                                                                            ; 192 (0)             ; 123 (0)                   ; 98304       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_tb|Top:DUT                                                                                                                                                                                                                                                                                                                                    ; Top                               ; work         ;
;       |slave_wrapper:SLAVE_1|                                                                                                           ; 64 (0)              ; 41 (0)                    ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_tb|Top:DUT|slave_wrapper:SLAVE_1                                                                                                                                                                                                                                                                                                              ; slave_wrapper                     ; work         ;
;          |BRAM:BRAM|                                                                                                                    ; 64 (0)              ; 41 (0)                    ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_tb|Top:DUT|slave_wrapper:SLAVE_1|BRAM:BRAM                                                                                                                                                                                                                                                                                                    ; BRAM                              ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 64 (0)              ; 41 (0)                    ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_tb|Top:DUT|slave_wrapper:SLAVE_1|BRAM:BRAM|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                    ; altsyncram                        ; work         ;
;                |altsyncram_lgl1:auto_generated|                                                                                         ; 64 (0)              ; 41 (0)                    ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_tb|Top:DUT|slave_wrapper:SLAVE_1|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated                                                                                                                                                                                                                                     ; altsyncram_lgl1                   ; work         ;
;                   |altsyncram_ipb2:altsyncram1|                                                                                         ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_tb|Top:DUT|slave_wrapper:SLAVE_1|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1                                                                                                                                                                                                         ; altsyncram_ipb2                   ; work         ;
;                   |sld_mod_ram_rom:mgl_prim2|                                                                                           ; 64 (40)             ; 41 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_tb|Top:DUT|slave_wrapper:SLAVE_1|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                           ; sld_mod_ram_rom                   ; work         ;
;                      |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                               ; 24 (24)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_tb|Top:DUT|slave_wrapper:SLAVE_1|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                        ; sld_rom_sr                        ; work         ;
;       |slave_wrapper:SLAVE_2|                                                                                                           ; 64 (0)              ; 41 (0)                    ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_tb|Top:DUT|slave_wrapper:SLAVE_2                                                                                                                                                                                                                                                                                                              ; slave_wrapper                     ; work         ;
;          |BRAM:BRAM|                                                                                                                    ; 64 (0)              ; 41 (0)                    ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_tb|Top:DUT|slave_wrapper:SLAVE_2|BRAM:BRAM                                                                                                                                                                                                                                                                                                    ; BRAM                              ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 64 (0)              ; 41 (0)                    ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_tb|Top:DUT|slave_wrapper:SLAVE_2|BRAM:BRAM|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                    ; altsyncram                        ; work         ;
;                |altsyncram_lgl1:auto_generated|                                                                                         ; 64 (0)              ; 41 (0)                    ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_tb|Top:DUT|slave_wrapper:SLAVE_2|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated                                                                                                                                                                                                                                     ; altsyncram_lgl1                   ; work         ;
;                   |altsyncram_ipb2:altsyncram1|                                                                                         ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_tb|Top:DUT|slave_wrapper:SLAVE_2|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1                                                                                                                                                                                                         ; altsyncram_ipb2                   ; work         ;
;                   |sld_mod_ram_rom:mgl_prim2|                                                                                           ; 64 (40)             ; 41 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_tb|Top:DUT|slave_wrapper:SLAVE_2|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                           ; sld_mod_ram_rom                   ; work         ;
;                      |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                               ; 24 (24)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_tb|Top:DUT|slave_wrapper:SLAVE_2|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                        ; sld_rom_sr                        ; work         ;
;       |slave_wrapper:SLAVE_3|                                                                                                           ; 64 (0)              ; 41 (0)                    ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_tb|Top:DUT|slave_wrapper:SLAVE_3                                                                                                                                                                                                                                                                                                              ; slave_wrapper                     ; work         ;
;          |BRAM:BRAM|                                                                                                                    ; 64 (0)              ; 41 (0)                    ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_tb|Top:DUT|slave_wrapper:SLAVE_3|BRAM:BRAM                                                                                                                                                                                                                                                                                                    ; BRAM                              ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 64 (0)              ; 41 (0)                    ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_tb|Top:DUT|slave_wrapper:SLAVE_3|BRAM:BRAM|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                    ; altsyncram                        ; work         ;
;                |altsyncram_lgl1:auto_generated|                                                                                         ; 64 (0)              ; 41 (0)                    ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_tb|Top:DUT|slave_wrapper:SLAVE_3|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated                                                                                                                                                                                                                                     ; altsyncram_lgl1                   ; work         ;
;                   |altsyncram_ipb2:altsyncram1|                                                                                         ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_tb|Top:DUT|slave_wrapper:SLAVE_3|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1                                                                                                                                                                                                         ; altsyncram_ipb2                   ; work         ;
;                   |sld_mod_ram_rom:mgl_prim2|                                                                                           ; 64 (40)             ; 41 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_tb|Top:DUT|slave_wrapper:SLAVE_3|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                           ; sld_mod_ram_rom                   ; work         ;
;                      |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                               ; 24 (24)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_tb|Top:DUT|slave_wrapper:SLAVE_3|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                        ; sld_rom_sr                        ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 210 (1)             ; 132 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_tb|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 209 (0)             ; 132 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_tb|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 209 (0)             ; 132 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_tb|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 209 (1)             ; 132 (7)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_tb|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 208 (0)             ; 125 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_tb|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 208 (167)           ; 125 (96)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_tb|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 23 (23)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_tb|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_tb|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------------+
; Name                                                                                                                                          ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------------+
; Top:DUT|slave_wrapper:SLAVE_1|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768 ; 4KBRAM.mif ;
; Top:DUT|slave_wrapper:SLAVE_2|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768 ; 4KBRAM.mif ;
; Top:DUT|slave_wrapper:SLAVE_3|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768 ; 4KBRAM.mif ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                         ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                             ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; RAM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |Top_tb|Top:DUT|slave_wrapper:SLAVE_1|BRAM:BRAM                                                                                                                                                                                                                             ; BRAM.v          ;
; Altera ; RAM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |Top_tb|Top:DUT|slave_wrapper:SLAVE_2|BRAM:BRAM                                                                                                                                                                                                                             ; BRAM.v          ;
; Altera ; RAM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |Top_tb|Top:DUT|slave_wrapper:SLAVE_3|BRAM:BRAM                                                                                                                                                                                                                             ; BRAM.v          ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Top_tb|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Top_tb|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Top_tb|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Top_tb|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Top_tb|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------+
; State Machine - |Top_tb|Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|burst_state  ;
+--------------------------+-----------------+--------------------------+------------------+
; Name                     ; burst_state.000 ; burst_state.BURST_BIT_RX ; burst_state.IDLE ;
+--------------------------+-----------------+--------------------------+------------------+
; burst_state.IDLE         ; 0               ; 0                        ; 0                ;
; burst_state.000          ; 1               ; 0                        ; 1                ;
; burst_state.BURST_BIT_RX ; 0               ; 1                        ; 1                ;
+--------------------------+-----------------+--------------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Top_tb|Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|port_state                                  ;
+----------------------+----------------------+------------------+------------------+--------------------+----------------+
; Name                 ; port_state.BURST_END ; port_state.VALID ; port_state.SPLIT ; port_state.GENERAL ; port_state.001 ;
+----------------------+----------------------+------------------+------------------+--------------------+----------------+
; port_state.001       ; 0                    ; 0                ; 0                ; 0                  ; 0              ;
; port_state.GENERAL   ; 0                    ; 0                ; 0                ; 1                  ; 1              ;
; port_state.SPLIT     ; 0                    ; 0                ; 1                ; 0                  ; 1              ;
; port_state.VALID     ; 0                    ; 1                ; 0                ; 0                  ; 1              ;
; port_state.BURST_END ; 1                    ; 0                ; 0                ; 0                  ; 1              ;
+----------------------+----------------------+------------------+------------------+--------------------+----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------+
; State Machine - |Top_tb|Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_state ;
+--------------------+--------------------+-----------------+----------------------------------------------------------+
; Name               ; data_state.DATA_TX ; data_state.IDLE ; data_state.0000                                          ;
+--------------------+--------------------+-----------------+----------------------------------------------------------+
; data_state.IDLE    ; 0                  ; 0               ; 0                                                        ;
; data_state.DATA_TX ; 1                  ; 1               ; 0                                                        ;
; data_state.0000    ; 0                  ; 1               ; 1                                                        ;
+--------------------+--------------------+-----------------+----------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------+
; State Machine - |Top_tb|Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state ;
+---------------------------+-----------------+--------------------+-------------------------------------------------+
; Name                      ; data_state.1101 ; data_state.DATA_RX ; data_state.DATA_BURST_GAP                       ;
+---------------------------+-----------------+--------------------+-------------------------------------------------+
; data_state.1101           ; 0               ; 0                  ; 0                                               ;
; data_state.DATA_BURST_GAP ; 1               ; 0                  ; 1                                               ;
; data_state.DATA_RX        ; 1               ; 1                  ; 0                                               ;
+---------------------------+-----------------+--------------------+-------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Top_tb|Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address_state                                                        ;
+----------------------------------+-----------------------+----------------------------------+----------------------------+------------------------------+--------------------+
; Name                             ; address_state.ADDR_RX ; address_state.READ_BURST_HS_WAIT ; address_state.ADDR_HS_WAIT ; address_state.ADDR_INC_BURST ; address_state.1101 ;
+----------------------------------+-----------------------+----------------------------------+----------------------------+------------------------------+--------------------+
; address_state.1101               ; 0                     ; 0                                ; 0                          ; 0                            ; 0                  ;
; address_state.ADDR_INC_BURST     ; 0                     ; 0                                ; 0                          ; 1                            ; 1                  ;
; address_state.ADDR_HS_WAIT       ; 0                     ; 0                                ; 1                          ; 0                            ; 1                  ;
; address_state.READ_BURST_HS_WAIT ; 0                     ; 1                                ; 0                          ; 0                            ; 1                  ;
; address_state.ADDR_RX            ; 1                     ; 0                                ; 0                          ; 0                            ; 1                  ;
+----------------------------------+-----------------------+----------------------------------+----------------------------+------------------------------+--------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------+
; State Machine - |Top_tb|Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|burst_state  ;
+--------------------------+-----------------+--------------------------+------------------+
; Name                     ; burst_state.000 ; burst_state.BURST_BIT_RX ; burst_state.IDLE ;
+--------------------------+-----------------+--------------------------+------------------+
; burst_state.IDLE         ; 0               ; 0                        ; 0                ;
; burst_state.000          ; 1               ; 0                        ; 1                ;
; burst_state.BURST_BIT_RX ; 0               ; 1                        ; 1                ;
+--------------------------+-----------------+--------------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Top_tb|Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|port_state                                  ;
+----------------------+----------------------+------------------+------------------+--------------------+----------------+
; Name                 ; port_state.BURST_END ; port_state.VALID ; port_state.SPLIT ; port_state.GENERAL ; port_state.001 ;
+----------------------+----------------------+------------------+------------------+--------------------+----------------+
; port_state.001       ; 0                    ; 0                ; 0                ; 0                  ; 0              ;
; port_state.GENERAL   ; 0                    ; 0                ; 0                ; 1                  ; 1              ;
; port_state.SPLIT     ; 0                    ; 0                ; 1                ; 0                  ; 1              ;
; port_state.VALID     ; 0                    ; 1                ; 0                ; 0                  ; 1              ;
; port_state.BURST_END ; 1                    ; 0                ; 0                ; 0                  ; 1              ;
+----------------------+----------------------+------------------+------------------+--------------------+----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------+
; State Machine - |Top_tb|Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_state ;
+--------------------+--------------------+-----------------+----------------------------------------------------------+
; Name               ; data_state.DATA_TX ; data_state.IDLE ; data_state.0000                                          ;
+--------------------+--------------------+-----------------+----------------------------------------------------------+
; data_state.IDLE    ; 0                  ; 0               ; 0                                                        ;
; data_state.DATA_TX ; 1                  ; 1               ; 0                                                        ;
; data_state.0000    ; 0                  ; 1               ; 1                                                        ;
+--------------------+--------------------+-----------------+----------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------+
; State Machine - |Top_tb|Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state ;
+---------------------------+-----------------+--------------------+-------------------------------------------------+
; Name                      ; data_state.1101 ; data_state.DATA_RX ; data_state.DATA_BURST_GAP                       ;
+---------------------------+-----------------+--------------------+-------------------------------------------------+
; data_state.1101           ; 0               ; 0                  ; 0                                               ;
; data_state.DATA_BURST_GAP ; 1               ; 0                  ; 1                                               ;
; data_state.DATA_RX        ; 1               ; 1                  ; 0                                               ;
+---------------------------+-----------------+--------------------+-------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Top_tb|Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address_state                                                        ;
+----------------------------------+-----------------------+----------------------------------+----------------------------+------------------------------+--------------------+
; Name                             ; address_state.ADDR_RX ; address_state.READ_BURST_HS_WAIT ; address_state.ADDR_HS_WAIT ; address_state.ADDR_INC_BURST ; address_state.1101 ;
+----------------------------------+-----------------------+----------------------------------+----------------------------+------------------------------+--------------------+
; address_state.1101               ; 0                     ; 0                                ; 0                          ; 0                            ; 0                  ;
; address_state.ADDR_INC_BURST     ; 0                     ; 0                                ; 0                          ; 1                            ; 1                  ;
; address_state.ADDR_HS_WAIT       ; 0                     ; 0                                ; 1                          ; 0                            ; 1                  ;
; address_state.READ_BURST_HS_WAIT ; 0                     ; 1                                ; 0                          ; 0                            ; 1                  ;
; address_state.ADDR_RX            ; 1                     ; 0                                ; 0                          ; 0                            ; 1                  ;
+----------------------------------+-----------------------+----------------------------------+----------------------------+------------------------------+--------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------+
; State Machine - |Top_tb|Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|burst_state  ;
+--------------------------+-----------------+--------------------------+------------------+
; Name                     ; burst_state.000 ; burst_state.BURST_BIT_RX ; burst_state.IDLE ;
+--------------------------+-----------------+--------------------------+------------------+
; burst_state.IDLE         ; 0               ; 0                        ; 0                ;
; burst_state.000          ; 1               ; 0                        ; 1                ;
; burst_state.BURST_BIT_RX ; 0               ; 1                        ; 1                ;
+--------------------------+-----------------+--------------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Top_tb|Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|port_state                                  ;
+----------------------+----------------------+------------------+------------------+--------------------+----------------+
; Name                 ; port_state.BURST_END ; port_state.VALID ; port_state.SPLIT ; port_state.GENERAL ; port_state.001 ;
+----------------------+----------------------+------------------+------------------+--------------------+----------------+
; port_state.001       ; 0                    ; 0                ; 0                ; 0                  ; 0              ;
; port_state.GENERAL   ; 0                    ; 0                ; 0                ; 1                  ; 1              ;
; port_state.SPLIT     ; 0                    ; 0                ; 1                ; 0                  ; 1              ;
; port_state.VALID     ; 0                    ; 1                ; 0                ; 0                  ; 1              ;
; port_state.BURST_END ; 1                    ; 0                ; 0                ; 0                  ; 1              ;
+----------------------+----------------------+------------------+------------------+--------------------+----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------+
; State Machine - |Top_tb|Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_state ;
+--------------------+--------------------+-----------------+----------------------------------------------------------+
; Name               ; data_state.DATA_TX ; data_state.IDLE ; data_state.0000                                          ;
+--------------------+--------------------+-----------------+----------------------------------------------------------+
; data_state.IDLE    ; 0                  ; 0               ; 0                                                        ;
; data_state.DATA_TX ; 1                  ; 1               ; 0                                                        ;
; data_state.0000    ; 0                  ; 1               ; 1                                                        ;
+--------------------+--------------------+-----------------+----------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------+
; State Machine - |Top_tb|Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state ;
+---------------------------+-----------------+--------------------+-------------------------------------------------+
; Name                      ; data_state.1101 ; data_state.DATA_RX ; data_state.DATA_BURST_GAP                       ;
+---------------------------+-----------------+--------------------+-------------------------------------------------+
; data_state.1101           ; 0               ; 0                  ; 0                                               ;
; data_state.DATA_BURST_GAP ; 1               ; 0                  ; 1                                               ;
; data_state.DATA_RX        ; 1               ; 1                  ; 0                                               ;
+---------------------------+-----------------+--------------------+-------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Top_tb|Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address_state                                                        ;
+----------------------------------+-----------------------+----------------------------------+----------------------------+------------------------------+--------------------+
; Name                             ; address_state.ADDR_RX ; address_state.READ_BURST_HS_WAIT ; address_state.ADDR_HS_WAIT ; address_state.ADDR_INC_BURST ; address_state.1101 ;
+----------------------------------+-----------------------+----------------------------------+----------------------------+------------------------------+--------------------+
; address_state.1101               ; 0                     ; 0                                ; 0                          ; 0                            ; 0                  ;
; address_state.ADDR_INC_BURST     ; 0                     ; 0                                ; 0                          ; 1                            ; 1                  ;
; address_state.ADDR_HS_WAIT       ; 0                     ; 0                                ; 1                          ; 0                            ; 1                  ;
; address_state.READ_BURST_HS_WAIT ; 0                     ; 1                                ; 0                          ; 0                            ; 1                  ;
; address_state.ADDR_RX            ; 1                     ; 0                                ; 0                          ; 0                            ; 1                  ;
+----------------------------------+-----------------------+----------------------------------+----------------------------+------------------------------+--------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Top_tb|Top:DUT|InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1|arbiter_state                                                                                                                                                                                              ;
+------------------------------------+--------------------------------+------------------------------------+------------------------------------+--------------------------------+------------------------------+-----------------------------+-----------------------------+-------------------+
; Name                               ; arbiter_state.SPLIT_BUSY_STATE ; arbiter_state.SPLIT_M2_GRANT_STATE ; arbiter_state.SPLIT_M1_GRANT_STATE ; arbiter_state.SPLIT_IDLE_STATE ; arbiter_state.BUS_BUSY_STATE ; arbiter_state.M2_RQST_STATE ; arbiter_state.M1_RQST_STATE ; arbiter_state.000 ;
+------------------------------------+--------------------------------+------------------------------------+------------------------------------+--------------------------------+------------------------------+-----------------------------+-----------------------------+-------------------+
; arbiter_state.000                  ; 0                              ; 0                                  ; 0                                  ; 0                              ; 0                            ; 0                           ; 0                           ; 0                 ;
; arbiter_state.M1_RQST_STATE        ; 0                              ; 0                                  ; 0                                  ; 0                              ; 0                            ; 0                           ; 1                           ; 1                 ;
; arbiter_state.M2_RQST_STATE        ; 0                              ; 0                                  ; 0                                  ; 0                              ; 0                            ; 1                           ; 0                           ; 1                 ;
; arbiter_state.BUS_BUSY_STATE       ; 0                              ; 0                                  ; 0                                  ; 0                              ; 1                            ; 0                           ; 0                           ; 1                 ;
; arbiter_state.SPLIT_IDLE_STATE     ; 0                              ; 0                                  ; 0                                  ; 1                              ; 0                            ; 0                           ; 0                           ; 1                 ;
; arbiter_state.SPLIT_M1_GRANT_STATE ; 0                              ; 0                                  ; 1                                  ; 0                              ; 0                            ; 0                           ; 0                           ; 1                 ;
; arbiter_state.SPLIT_M2_GRANT_STATE ; 0                              ; 1                                  ; 0                                  ; 0                              ; 0                            ; 0                           ; 0                           ; 1                 ;
; arbiter_state.SPLIT_BUSY_STATE     ; 1                              ; 0                                  ; 0                                  ; 0                              ; 0                            ; 0                           ; 0                           ; 1                 ;
+------------------------------------+--------------------------------+------------------------------------+------------------------------------+--------------------------------+------------------------------+-----------------------------+-----------------------------+-------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |Top_tb|Top:DUT|InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1|slave_addr_state ;
+-------------------------+---------------------+-------------------------+---------------------------+
; Name                    ; slave_addr_state.00 ; slave_addr_state.addr_2 ; slave_addr_state.addr_1   ;
+-------------------------+---------------------+-------------------------+---------------------------+
; slave_addr_state.00     ; 0                   ; 0                       ; 0                         ;
; slave_addr_state.addr_1 ; 1                   ; 0                       ; 1                         ;
; slave_addr_state.addr_2 ; 1                   ; 1                       ; 0                         ;
+-------------------------+---------------------+-------------------------+---------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------+
; State Machine - |Top_tb|Top:DUT|master_module:MASTER2|event_handler:event_handle|state ;
+-------------------+----------+------------------+--------------------------------------+
; Name              ; state.00 ; state.READ_EVENT ; state.WRITE_EVENT                    ;
+-------------------+----------+------------------+--------------------------------------+
; state.00          ; 0        ; 0                ; 0                                    ;
; state.WRITE_EVENT ; 1        ; 0                ; 1                                    ;
; state.READ_EVENT  ; 1        ; 1                ; 0                                    ;
+-------------------+----------+------------------+--------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Top_tb|Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state                                                                                                                                                                                                          ;
+----------------------------+-----------------+--------------+---------------------------+----------------------------+-------------------+----------------+----------------------+-----------------+--------------+--------------------------+---------------------+--------------------------+----------------+-------------+
; Name                       ; state.READ_WAIT ; state.FINISH ; state.TRANSMIT_DATA_BURST ; state.WAIT_HANDSHAKE_BURST ; state.BURST_START ; state.WAIT_BUS ; state.TX_B_NUM_FIRST ; state.TX_B_ADDR ; state.TX_ALL ; state.WAIT_FOR_HANDSHAKE ; state.WAIT_APPROVAL ; state.SELECT_SLAVE_STATE ; state.WAIT_ARB ; state.00000 ;
+----------------------------+-----------------+--------------+---------------------------+----------------------------+-------------------+----------------+----------------------+-----------------+--------------+--------------------------+---------------------+--------------------------+----------------+-------------+
; state.00000                ; 0               ; 0            ; 0                         ; 0                          ; 0                 ; 0              ; 0                    ; 0               ; 0            ; 0                        ; 0                   ; 0                        ; 0              ; 0           ;
; state.WAIT_ARB             ; 0               ; 0            ; 0                         ; 0                          ; 0                 ; 0              ; 0                    ; 0               ; 0            ; 0                        ; 0                   ; 0                        ; 1              ; 1           ;
; state.SELECT_SLAVE_STATE   ; 0               ; 0            ; 0                         ; 0                          ; 0                 ; 0              ; 0                    ; 0               ; 0            ; 0                        ; 0                   ; 1                        ; 0              ; 1           ;
; state.WAIT_APPROVAL        ; 0               ; 0            ; 0                         ; 0                          ; 0                 ; 0              ; 0                    ; 0               ; 0            ; 0                        ; 1                   ; 0                        ; 0              ; 1           ;
; state.WAIT_FOR_HANDSHAKE   ; 0               ; 0            ; 0                         ; 0                          ; 0                 ; 0              ; 0                    ; 0               ; 0            ; 1                        ; 0                   ; 0                        ; 0              ; 1           ;
; state.TX_ALL               ; 0               ; 0            ; 0                         ; 0                          ; 0                 ; 0              ; 0                    ; 0               ; 1            ; 0                        ; 0                   ; 0                        ; 0              ; 1           ;
; state.TX_B_ADDR            ; 0               ; 0            ; 0                         ; 0                          ; 0                 ; 0              ; 0                    ; 1               ; 0            ; 0                        ; 0                   ; 0                        ; 0              ; 1           ;
; state.TX_B_NUM_FIRST       ; 0               ; 0            ; 0                         ; 0                          ; 0                 ; 0              ; 1                    ; 0               ; 0            ; 0                        ; 0                   ; 0                        ; 0              ; 1           ;
; state.WAIT_BUS             ; 0               ; 0            ; 0                         ; 0                          ; 0                 ; 1              ; 0                    ; 0               ; 0            ; 0                        ; 0                   ; 0                        ; 0              ; 1           ;
; state.BURST_START          ; 0               ; 0            ; 0                         ; 0                          ; 1                 ; 0              ; 0                    ; 0               ; 0            ; 0                        ; 0                   ; 0                        ; 0              ; 1           ;
; state.WAIT_HANDSHAKE_BURST ; 0               ; 0            ; 0                         ; 1                          ; 0                 ; 0              ; 0                    ; 0               ; 0            ; 0                        ; 0                   ; 0                        ; 0              ; 1           ;
; state.TRANSMIT_DATA_BURST  ; 0               ; 0            ; 1                         ; 0                          ; 0                 ; 0              ; 0                    ; 0               ; 0            ; 0                        ; 0                   ; 0                        ; 0              ; 1           ;
; state.FINISH               ; 0               ; 1            ; 0                         ; 0                          ; 0                 ; 0              ; 0                    ; 0               ; 0            ; 0                        ; 0                   ; 0                        ; 0              ; 1           ;
; state.READ_WAIT            ; 1               ; 0            ; 0                         ; 0                          ; 0                 ; 0              ; 0                    ; 0               ; 0            ; 0                        ; 0                   ; 0                        ; 0              ; 1           ;
+----------------------------+-----------------+--------------+---------------------------+----------------------------+-------------------+----------------+----------------------+-----------------+--------------+--------------------------+---------------------+--------------------------+----------------+-------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------+
; State Machine - |Top_tb|Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|state ;
+----------------------+-----------+--------------------+-----------------------------------------------------------+
; Name                 ; state.000 ; state.RECEIVE_DATA ; state.WAIT_HANDSHAKE                                      ;
+----------------------+-----------+--------------------+-----------------------------------------------------------+
; state.000            ; 0         ; 0                  ; 0                                                         ;
; state.WAIT_HANDSHAKE ; 1         ; 0                  ; 1                                                         ;
; state.RECEIVE_DATA   ; 1         ; 1                  ; 0                                                         ;
+----------------------+-----------+--------------------+-----------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------+
; State Machine - |Top_tb|Top:DUT|master_module:MASTER1|event_handler:event_handle|state ;
+-------------------+----------+------------------+--------------------------------------+
; Name              ; state.00 ; state.READ_EVENT ; state.WRITE_EVENT                    ;
+-------------------+----------+------------------+--------------------------------------+
; state.00          ; 0        ; 0                ; 0                                    ;
; state.WRITE_EVENT ; 1        ; 0                ; 1                                    ;
; state.READ_EVENT  ; 1        ; 1                ; 0                                    ;
+-------------------+----------+------------------+--------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Top_tb|Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state                                                                                                                                                                                                          ;
+----------------------------+-----------------+--------------+---------------------------+----------------------------+-------------------+----------------+----------------------+-----------------+--------------+--------------------------+---------------------+--------------------------+----------------+-------------+
; Name                       ; state.READ_WAIT ; state.FINISH ; state.TRANSMIT_DATA_BURST ; state.WAIT_HANDSHAKE_BURST ; state.BURST_START ; state.WAIT_BUS ; state.TX_B_NUM_FIRST ; state.TX_B_ADDR ; state.TX_ALL ; state.WAIT_FOR_HANDSHAKE ; state.WAIT_APPROVAL ; state.SELECT_SLAVE_STATE ; state.WAIT_ARB ; state.00000 ;
+----------------------------+-----------------+--------------+---------------------------+----------------------------+-------------------+----------------+----------------------+-----------------+--------------+--------------------------+---------------------+--------------------------+----------------+-------------+
; state.00000                ; 0               ; 0            ; 0                         ; 0                          ; 0                 ; 0              ; 0                    ; 0               ; 0            ; 0                        ; 0                   ; 0                        ; 0              ; 0           ;
; state.WAIT_ARB             ; 0               ; 0            ; 0                         ; 0                          ; 0                 ; 0              ; 0                    ; 0               ; 0            ; 0                        ; 0                   ; 0                        ; 1              ; 1           ;
; state.SELECT_SLAVE_STATE   ; 0               ; 0            ; 0                         ; 0                          ; 0                 ; 0              ; 0                    ; 0               ; 0            ; 0                        ; 0                   ; 1                        ; 0              ; 1           ;
; state.WAIT_APPROVAL        ; 0               ; 0            ; 0                         ; 0                          ; 0                 ; 0              ; 0                    ; 0               ; 0            ; 0                        ; 1                   ; 0                        ; 0              ; 1           ;
; state.WAIT_FOR_HANDSHAKE   ; 0               ; 0            ; 0                         ; 0                          ; 0                 ; 0              ; 0                    ; 0               ; 0            ; 1                        ; 0                   ; 0                        ; 0              ; 1           ;
; state.TX_ALL               ; 0               ; 0            ; 0                         ; 0                          ; 0                 ; 0              ; 0                    ; 0               ; 1            ; 0                        ; 0                   ; 0                        ; 0              ; 1           ;
; state.TX_B_ADDR            ; 0               ; 0            ; 0                         ; 0                          ; 0                 ; 0              ; 0                    ; 1               ; 0            ; 0                        ; 0                   ; 0                        ; 0              ; 1           ;
; state.TX_B_NUM_FIRST       ; 0               ; 0            ; 0                         ; 0                          ; 0                 ; 0              ; 1                    ; 0               ; 0            ; 0                        ; 0                   ; 0                        ; 0              ; 1           ;
; state.WAIT_BUS             ; 0               ; 0            ; 0                         ; 0                          ; 0                 ; 1              ; 0                    ; 0               ; 0            ; 0                        ; 0                   ; 0                        ; 0              ; 1           ;
; state.BURST_START          ; 0               ; 0            ; 0                         ; 0                          ; 1                 ; 0              ; 0                    ; 0               ; 0            ; 0                        ; 0                   ; 0                        ; 0              ; 1           ;
; state.WAIT_HANDSHAKE_BURST ; 0               ; 0            ; 0                         ; 1                          ; 0                 ; 0              ; 0                    ; 0               ; 0            ; 0                        ; 0                   ; 0                        ; 0              ; 1           ;
; state.TRANSMIT_DATA_BURST  ; 0               ; 0            ; 1                         ; 0                          ; 0                 ; 0              ; 0                    ; 0               ; 0            ; 0                        ; 0                   ; 0                        ; 0              ; 1           ;
; state.FINISH               ; 0               ; 1            ; 0                         ; 0                          ; 0                 ; 0              ; 0                    ; 0               ; 0            ; 0                        ; 0                   ; 0                        ; 0              ; 1           ;
; state.READ_WAIT            ; 1               ; 0            ; 0                         ; 0                          ; 0                 ; 0              ; 0                    ; 0               ; 0            ; 0                        ; 0                   ; 0                        ; 0              ; 1           ;
+----------------------------+-----------------+--------------+---------------------------+----------------------------+-------------------+----------------+----------------------+-----------------+--------------+--------------------------+---------------------+--------------------------+----------------+-------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------+
; State Machine - |Top_tb|Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|state ;
+----------------------+-----------+--------------------+-----------------------------------------------------------+
; Name                 ; state.000 ; state.RECEIVE_DATA ; state.WAIT_HANDSHAKE                                      ;
+----------------------+-----------+--------------------+-----------------------------------------------------------+
; state.000            ; 0         ; 0                  ; 0                                                         ;
; state.WAIT_HANDSHAKE ; 1         ; 0                  ; 1                                                         ;
; state.RECEIVE_DATA   ; 1         ; 1                  ; 0                                                         ;
+----------------------+-----------+--------------------+-----------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------+
; State Machine - |Top_tb|Top:DUT|input_commands:C_INPUTS|master ;
+-----------+----------------------------------------------------+
; Name      ; master.10                                          ;
+-----------+----------------------------------------------------+
; master.01 ; 0                                                  ;
; master.10 ; 1                                                  ;
+-----------+----------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Top_tb|Top:DUT|input_commands:C_INPUTS|config_state                                                                                                                                               ;
+-----------------------------+---------------------+---------------------------+--------------------------+-----------------------------+---------------------------+----------------------------+------------------+
; Name                        ; config_state.FINISH ; config_state.SELECT_BURST ; config_state.SELECT_DATA ; config_state.SELECT_ADDRESS ; config_state.SELECT_SLAVE ; config_state.SELECT_MASTER ; config_state.000 ;
+-----------------------------+---------------------+---------------------------+--------------------------+-----------------------------+---------------------------+----------------------------+------------------+
; config_state.000            ; 0                   ; 0                         ; 0                        ; 0                           ; 0                         ; 0                          ; 0                ;
; config_state.SELECT_MASTER  ; 0                   ; 0                         ; 0                        ; 0                           ; 0                         ; 1                          ; 1                ;
; config_state.SELECT_SLAVE   ; 0                   ; 0                         ; 0                        ; 0                           ; 1                         ; 0                          ; 1                ;
; config_state.SELECT_ADDRESS ; 0                   ; 0                         ; 0                        ; 1                           ; 0                         ; 0                          ; 1                ;
; config_state.SELECT_DATA    ; 0                   ; 0                         ; 1                        ; 0                           ; 0                         ; 0                          ; 1                ;
; config_state.SELECT_BURST   ; 0                   ; 1                         ; 0                        ; 0                           ; 0                         ; 0                          ; 1                ;
; config_state.FINISH         ; 1                   ; 0                         ; 0                        ; 0                           ; 0                         ; 0                          ; 1                ;
+-----------------------------+---------------------+---------------------------+--------------------------+-----------------------------+---------------------------+----------------------------+------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                                                                                                   ; Reason for Removal                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|burst[0]                                                                                                    ; Stuck at GND due to stuck port clock   ;
; Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|split_enable                                                                                                ; Stuck at GND due to stuck port clock   ;
; Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|burst_bit_counter[0..4]                                                                                     ; Stuck at GND due to stuck port clear   ;
; Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|burst[1..12]                                                                                                ; Stuck at GND due to stuck port clock   ;
; Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|s_valid                                                                                                     ; Stuck at GND due to stuck port clock   ;
; Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|counterlogic[0..3]                                                                                          ; Stuck at GND due to stuck port clock   ;
; Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|s_tx_done                                                                     ; Stuck at GND due to stuck port clock   ;
; Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[0..3]                                                            ; Stuck at GND due to stuck port clock   ;
; Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_idle                                                                     ; Stuck at GND due to stuck port clock   ;
; Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address_counter[0..3]                                                           ; Stuck at GND due to stuck port clear   ;
; Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address_idle                                                                    ; Stuck at VCC due to stuck port preset  ;
; Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|read_en_in1                                                                     ; Stuck at GND due to stuck port clear   ;
; Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|write_en_in1                                                                    ; Stuck at GND due to stuck port clear   ;
; Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|burst_counter[0..11]                                                            ; Stuck at GND due to stuck port clear   ;
; Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address[0..11]                                                                  ; Stuck at GND due to stuck port clock   ;
; Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[0]                                                                         ; Stuck at GND due to stuck port clock   ;
; Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done                                                                         ; Stuck at GND due to stuck port clock   ;
; Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[0..3]                                                              ; Stuck at GND due to stuck port clear   ;
; Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_idle                                                                       ; Stuck at VCC due to stuck port preset  ;
; Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[1..7]                                                                      ; Stuck at GND due to stuck port clock   ;
; Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|burst[0]                                                                                                    ; Stuck at GND due to stuck port clock   ;
; Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|split_enable                                                                                                ; Stuck at GND due to stuck port clock   ;
; Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|burst_bit_counter[0..4]                                                                                     ; Stuck at GND due to stuck port clear   ;
; Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|burst[1..12]                                                                                                ; Stuck at GND due to stuck port clock   ;
; Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|s_valid                                                                                                     ; Stuck at GND due to stuck port clock   ;
; Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|counterlogic[0..3]                                                                                          ; Stuck at GND due to stuck port clock   ;
; Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|s_tx_done                                                                     ; Stuck at GND due to stuck port clock   ;
; Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[0..3]                                                            ; Stuck at GND due to stuck port clock   ;
; Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_idle                                                                     ; Stuck at GND due to stuck port clock   ;
; Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address_counter[0..3]                                                           ; Stuck at GND due to stuck port clear   ;
; Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address_idle                                                                    ; Stuck at VCC due to stuck port preset  ;
; Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|read_en_in1                                                                     ; Stuck at GND due to stuck port clear   ;
; Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|write_en_in1                                                                    ; Stuck at GND due to stuck port clear   ;
; Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|burst_counter[0..11]                                                            ; Stuck at GND due to stuck port clear   ;
; Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address[0..11]                                                                  ; Stuck at GND due to stuck port clock   ;
; Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[0]                                                                         ; Stuck at GND due to stuck port clock   ;
; Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done                                                                         ; Stuck at GND due to stuck port clock   ;
; Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[0..3]                                                              ; Stuck at GND due to stuck port clear   ;
; Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_idle                                                                       ; Stuck at VCC due to stuck port preset  ;
; Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[1..7]                                                                      ; Stuck at GND due to stuck port clock   ;
; Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|burst[0]                                                                                                    ; Stuck at GND due to stuck port clock   ;
; Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|split_enable                                                                                                ; Stuck at GND due to stuck port clock   ;
; Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|burst_bit_counter[0..4]                                                                                     ; Stuck at GND due to stuck port clear   ;
; Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|burst[1..12]                                                                                                ; Stuck at GND due to stuck port clock   ;
; Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|s_valid                                                                                                     ; Stuck at GND due to stuck port clock   ;
; Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|counterlogic[0..3]                                                                                          ; Stuck at GND due to stuck port clock   ;
; Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|s_tx_done                                                                     ; Stuck at GND due to stuck port clock   ;
; Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[0..3]                                                            ; Stuck at GND due to stuck port clock   ;
; Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_idle                                                                     ; Stuck at GND due to stuck port clock   ;
; Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address_counter[0..3]                                                           ; Stuck at GND due to stuck port clear   ;
; Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address_idle                                                                    ; Stuck at VCC due to stuck port preset  ;
; Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|read_en_in1                                                                     ; Stuck at GND due to stuck port clear   ;
; Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|write_en_in1                                                                    ; Stuck at GND due to stuck port clear   ;
; Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|burst_counter[0..11]                                                            ; Stuck at GND due to stuck port clear   ;
; Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address[0..11]                                                                  ; Stuck at GND due to stuck port clock   ;
; Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[0]                                                                         ; Stuck at GND due to stuck port clock   ;
; Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done                                                                         ; Stuck at GND due to stuck port clock   ;
; Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[0..3]                                                              ; Stuck at GND due to stuck port clear   ;
; Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_idle                                                                       ; Stuck at VCC due to stuck port preset  ;
; Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[1..7]                                                                      ; Stuck at GND due to stuck port clock   ;
; Top:DUT|InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1|slave_sel_done                                                                                       ; Stuck at GND due to stuck port clear   ;
; Top:DUT|InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1|rx_m1_slave[0,1]                                                                                     ; Stuck at GND due to stuck port clear   ;
; Top:DUT|InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1|rx_m2_slave[0,1]                                                                                     ; Stuck at GND due to stuck port clear   ;
; Top:DUT|InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1|ARB_BUSY                                                                                             ; Stuck at GND due to stuck port clear   ;
; Top:DUT|InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1|BUS_BUSY                                                                                             ; Stuck at GND due to stuck port clear   ;
; Top:DUT|InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1|M1_GRANT                                                                                             ; Stuck at GND due to stuck port clear   ;
; Top:DUT|InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1|M2_GRANT                                                                                             ; Stuck at GND due to stuck port clear   ;
; Top:DUT|InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1|bus_grant[0,1]                                                                                       ; Stuck at GND due to stuck port clear   ;
; Top:DUT|InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1|slave_select[1]                                                                                      ; Stuck at GND due to stuck port clear   ;
; Top:DUT|InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1|previous_slave_sel[0]                                                                                ; Stuck at GND due to stuck port clock   ;
; Top:DUT|InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1|slave_select[0]                                                                                      ; Stuck at GND due to stuck port clear   ;
; Top:DUT|InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1|previous_m1_grant                                                                                    ; Stuck at GND due to stuck port clock   ;
; Top:DUT|InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1|previous_m2_grant                                                                                    ; Stuck at GND due to stuck port clock   ;
; Top:DUT|InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1|previous_grant[0,1]                                                                                  ; Stuck at GND due to stuck port clock   ;
; Top:DUT|InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1|previous_slave_sel[1]                                                                                ; Stuck at GND due to stuck port clock   ;
; Top:DUT|master_module:MASTER2|event_handler:event_handle|instruction[0,1]                                                                                       ; Stuck at GND due to stuck port clear   ;
; Top:DUT|master_module:MASTER2|event_handler:event_handle|slave_select[1]                                                                                        ; Stuck at GND due to stuck port clear   ;
; Top:DUT|master_module:MASTER2|event_handler:event_handle|slave_select[0]                                                                                        ; Stuck at VCC due to stuck port preset  ;
; Top:DUT|master_module:MASTER2|event_handler:event_handle|address[0..11]                                                                                         ; Stuck at GND due to stuck port clear   ;
; Top:DUT|master_module:MASTER2|event_handler:event_handle|data_out[0..7]                                                                                         ; Stuck at GND due to stuck port clear   ;
; Top:DUT|master_module:MASTER2|event_handler:event_handle|burst_num[0..11]                                                                                       ; Stuck at GND due to stuck port clear   ;
; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|B_COUNT[0]                                                                ; Stuck at GND due to stuck port clear   ;
; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|ADR_DATA_COUNT[0..31]                                                     ; Stuck at GND due to stuck port clear   ;
; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|master_ready                                                              ; Stuck at VCC due to stuck port preset  ;
; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|approval_request                                                          ; Stuck at GND due to stuck port clear   ;
; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|tx_slave_select                                                           ; Stuck at GND due to stuck port clear   ;
; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|master_valid                                                              ; Stuck at GND due to stuck port clear   ;
; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|write_en                                                                  ; Stuck at GND due to stuck port clear   ;
; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|read_en                                                                   ; Stuck at GND due to stuck port clear   ;
; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|tx_address                                                                ; Stuck at GND due to stuck port clear   ;
; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|tx_data                                                                   ; Stuck at GND due to stuck port clear   ;
; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|tx_done                                                                   ; Stuck at GND due to stuck port clear   ;
; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|burst_count[0..31]                                                        ; Stuck at GND due to stuck port clear   ;
; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|temp_data[0..7]                                                           ; Stuck at GND due to stuck port clear   ;
; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|tx_burst_num                                                              ; Stuck at GND due to stuck port clear   ;
; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|B_COUNT[1..31]                                                            ; Stuck at GND due to stuck port clear   ;
; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|burst_count[0]                                                              ; Stuck at GND due to stuck port clear   ;
; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[0..31]                                                                ; Stuck at GND due to stuck port clear   ;
; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|rx_done                                                                     ; Stuck at GND due to stuck port clear   ;
; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|new_rx                                                                      ; Stuck at GND due to stuck port clear   ;
; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|master_ready                                                                ; Stuck at VCC due to stuck port preset  ;
; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|burst_count[1..31]                                                          ; Stuck at GND due to stuck port clear   ;
; Top:DUT|master_module:MASTER1|event_handler:event_handle|instruction[0,1]                                                                                       ; Stuck at GND due to stuck port clear   ;
; Top:DUT|master_module:MASTER1|event_handler:event_handle|slave_select[1]                                                                                        ; Stuck at GND due to stuck port clear   ;
; Top:DUT|master_module:MASTER1|event_handler:event_handle|slave_select[0]                                                                                        ; Stuck at VCC due to stuck port preset  ;
; Top:DUT|master_module:MASTER1|event_handler:event_handle|address[0..11]                                                                                         ; Stuck at GND due to stuck port clear   ;
; Top:DUT|master_module:MASTER1|event_handler:event_handle|data_out[0..7]                                                                                         ; Stuck at GND due to stuck port clear   ;
; Top:DUT|master_module:MASTER1|event_handler:event_handle|burst_num[0..11]                                                                                       ; Stuck at GND due to stuck port clear   ;
; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|B_COUNT[0]                                                                ; Stuck at GND due to stuck port clear   ;
; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|ADR_DATA_COUNT[0..31]                                                     ; Stuck at GND due to stuck port clear   ;
; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|master_ready                                                              ; Stuck at VCC due to stuck port preset  ;
; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|approval_request                                                          ; Stuck at GND due to stuck port clear   ;
; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|tx_slave_select                                                           ; Stuck at GND due to stuck port clear   ;
; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|master_valid                                                              ; Stuck at GND due to stuck port clear   ;
; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|write_en                                                                  ; Stuck at GND due to stuck port clear   ;
; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|read_en                                                                   ; Stuck at GND due to stuck port clear   ;
; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|tx_address                                                                ; Stuck at GND due to stuck port clear   ;
; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|tx_data                                                                   ; Stuck at GND due to stuck port clear   ;
; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|tx_done                                                                   ; Stuck at GND due to stuck port clear   ;
; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|burst_count[0..31]                                                        ; Stuck at GND due to stuck port clear   ;
; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|temp_data[0..7]                                                           ; Stuck at GND due to stuck port clear   ;
; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|tx_burst_num                                                              ; Stuck at GND due to stuck port clear   ;
; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|B_COUNT[1..31]                                                            ; Stuck at GND due to stuck port clear   ;
; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|burst_count[0]                                                              ; Stuck at GND due to stuck port clear   ;
; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[0..31]                                                                ; Stuck at GND due to stuck port clear   ;
; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|rx_done                                                                     ; Stuck at GND due to stuck port clear   ;
; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|new_rx                                                                      ; Stuck at GND due to stuck port clear   ;
; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|master_ready                                                                ; Stuck at VCC due to stuck port preset  ;
; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|burst_count[1..31]                                                          ; Stuck at GND due to stuck port clear   ;
; Top:DUT|input_commands:C_INPUTS|burst_num2[0]                                                                                                                   ; Stuck at VCC due to stuck port preset  ;
; Top:DUT|input_commands:C_INPUTS|button3_old                                                                                                                     ; Stuck at GND due to stuck port clock   ;
; Top:DUT|input_commands:C_INPUTS|button2_old                                                                                                                     ; Stuck at GND due to stuck port clock   ;
; Top:DUT|input_commands:C_INPUTS|slave[1]                                                                                                                        ; Stuck at GND due to stuck port clear   ;
; Top:DUT|input_commands:C_INPUTS|slave[0]                                                                                                                        ; Stuck at VCC due to stuck port preset  ;
; Top:DUT|input_commands:C_INPUTS|address[0..11]                                                                                                                  ; Stuck at GND due to stuck port clear   ;
; Top:DUT|input_commands:C_INPUTS|data[0..7]                                                                                                                      ; Stuck at GND due to stuck port clear   ;
; Top:DUT|input_commands:C_INPUTS|burst_num[1..11]                                                                                                                ; Stuck at GND due to stuck port clear   ;
; Top:DUT|input_commands:C_INPUTS|burst_num[0]                                                                                                                    ; Stuck at VCC due to stuck port preset  ;
; Top:DUT|input_commands:C_INPUTS|slave1[1]                                                                                                                       ; Stuck at GND due to stuck port clear   ;
; Top:DUT|input_commands:C_INPUTS|slave1[0]                                                                                                                       ; Stuck at VCC due to stuck port preset  ;
; Top:DUT|input_commands:C_INPUTS|address1[0..11]                                                                                                                 ; Stuck at GND due to stuck port clear   ;
; Top:DUT|input_commands:C_INPUTS|data1[0..7]                                                                                                                     ; Stuck at GND due to stuck port clear   ;
; Top:DUT|input_commands:C_INPUTS|burst_num1[1..11]                                                                                                               ; Stuck at GND due to stuck port clear   ;
; Top:DUT|input_commands:C_INPUTS|burst_num1[0]                                                                                                                   ; Stuck at VCC due to stuck port preset  ;
; Top:DUT|input_commands:C_INPUTS|slave2[1]                                                                                                                       ; Stuck at GND due to stuck port clear   ;
; Top:DUT|input_commands:C_INPUTS|slave2[0]                                                                                                                       ; Stuck at VCC due to stuck port preset  ;
; Top:DUT|input_commands:C_INPUTS|address2[0..11]                                                                                                                 ; Stuck at GND due to stuck port clear   ;
; Top:DUT|input_commands:C_INPUTS|data2[0..7]                                                                                                                     ; Stuck at GND due to stuck port clear   ;
; Top:DUT|input_commands:C_INPUTS|burst_num2[1..11]                                                                                                               ; Stuck at GND due to stuck port clear   ;
; Top:DUT|input_commands:C_INPUTS|button1_old                                                                                                                     ; Stuck at GND due to stuck port clock   ;
; Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|burst_state.IDLE                                                                                            ; Lost fanout                            ;
; Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|burst_state.000                                                                                             ; Lost fanout                            ;
; Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_state.IDLE                                                               ; Lost fanout                            ;
; Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_state.0000                                                               ; Lost fanout                            ;
; Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state.1101                                                                 ; Lost fanout                            ;
; Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state.DATA_RX                                                              ; Lost fanout                            ;
; Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|burst_state.IDLE                                                                                            ; Lost fanout                            ;
; Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|burst_state.000                                                                                             ; Lost fanout                            ;
; Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_state.IDLE                                                               ; Lost fanout                            ;
; Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_state.0000                                                               ; Lost fanout                            ;
; Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state.1101                                                                 ; Lost fanout                            ;
; Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state.DATA_RX                                                              ; Lost fanout                            ;
; Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|burst_state.IDLE                                                                                            ; Lost fanout                            ;
; Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|burst_state.000                                                                                             ; Lost fanout                            ;
; Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_state.IDLE                                                               ; Lost fanout                            ;
; Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_state.0000                                                               ; Lost fanout                            ;
; Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state.1101                                                                 ; Lost fanout                            ;
; Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state.DATA_RX                                                              ; Lost fanout                            ;
; Top:DUT|InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1|slave_addr_state.00                                                                                  ; Lost fanout                            ;
; Top:DUT|InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1|slave_addr_state.addr_2                                                                              ; Lost fanout                            ;
; Top:DUT|InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1|slave_addr_state.addr_1                                                                              ; Lost fanout                            ;
; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.WAIT_BUS                                                            ; Lost fanout                            ;
; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.BURST_START                                                         ; Lost fanout                            ;
; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.WAIT_BUS                                                            ; Lost fanout                            ;
; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.BURST_START                                                         ; Lost fanout                            ;
; Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|burst_state.BURST_BIT_RX                                                                                    ; Stuck at GND due to stuck port clear   ;
; Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|burst_state~6                                                                                               ; Lost fanout                            ;
; Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|port_state~3                                                                                                ; Lost fanout                            ;
; Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|port_state~4                                                                                                ; Lost fanout                            ;
; Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|port_state~5                                                                                                ; Lost fanout                            ;
; Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|port_state.001                                                                                              ; Stuck at GND due to stuck port clock   ;
; Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|port_state.GENERAL                                                                                          ; Stuck at GND due to stuck port clock   ;
; Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|port_state.SPLIT                                                                                            ; Stuck at GND due to stuck port clock   ;
; Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|port_state.VALID                                                                                            ; Stuck at GND due to stuck port clock   ;
; Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|port_state.BURST_END                                                                                        ; Stuck at GND due to stuck port clock   ;
; Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_state~5                                                                  ; Lost fanout                            ;
; Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_state~7                                                                  ; Lost fanout                            ;
; Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_state.DATA_TX                                                            ; Stuck at GND due to stuck port clear   ;
; Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state.DATA_BURST_GAP                                                       ; Stuck at GND due to stuck port clear   ;
; Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state~6                                                                    ; Lost fanout                            ;
; Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address_state~4                                                                 ; Lost fanout                            ;
; Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address_state~5                                                                 ; Lost fanout                            ;
; Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address_state~6                                                                 ; Lost fanout                            ;
; Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address_state.1101                                                              ; Stuck at GND due to stuck port clear   ;
; Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address_state.ADDR_INC_BURST                                                    ; Stuck at GND due to stuck port clear   ;
; Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address_state.READ_BURST_HS_WAIT                                                ; Lost fanout                            ;
; Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address_state.ADDR_HS_WAIT                                                      ; Stuck at GND due to stuck port clear   ;
; Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address_state.ADDR_RX                                                           ; Stuck at GND due to stuck port clear   ;
; Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|burst_state.BURST_BIT_RX                                                                                    ; Stuck at GND due to stuck port clear   ;
; Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|burst_state~6                                                                                               ; Lost fanout                            ;
; Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|port_state~3                                                                                                ; Lost fanout                            ;
; Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|port_state~4                                                                                                ; Lost fanout                            ;
; Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|port_state~5                                                                                                ; Lost fanout                            ;
; Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|port_state.001                                                                                              ; Stuck at GND due to stuck port clock   ;
; Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|port_state.GENERAL                                                                                          ; Stuck at GND due to stuck port clock   ;
; Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|port_state.SPLIT                                                                                            ; Stuck at GND due to stuck port clock   ;
; Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|port_state.VALID                                                                                            ; Stuck at GND due to stuck port clock   ;
; Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|port_state.BURST_END                                                                                        ; Stuck at GND due to stuck port clock   ;
; Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_state~5                                                                  ; Lost fanout                            ;
; Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_state~7                                                                  ; Lost fanout                            ;
; Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_state.DATA_TX                                                            ; Stuck at GND due to stuck port clear   ;
; Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state.DATA_BURST_GAP                                                       ; Stuck at GND due to stuck port clear   ;
; Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state~6                                                                    ; Lost fanout                            ;
; Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address_state~4                                                                 ; Lost fanout                            ;
; Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address_state~5                                                                 ; Lost fanout                            ;
; Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address_state~6                                                                 ; Lost fanout                            ;
; Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address_state.1101                                                              ; Stuck at GND due to stuck port clear   ;
; Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address_state.ADDR_INC_BURST                                                    ; Stuck at GND due to stuck port clear   ;
; Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address_state.READ_BURST_HS_WAIT                                                ; Lost fanout                            ;
; Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address_state.ADDR_HS_WAIT                                                      ; Stuck at GND due to stuck port clear   ;
; Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address_state.ADDR_RX                                                           ; Stuck at GND due to stuck port clear   ;
; Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|burst_state.BURST_BIT_RX                                                                                    ; Stuck at GND due to stuck port clear   ;
; Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|burst_state~6                                                                                               ; Lost fanout                            ;
; Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|port_state~3                                                                                                ; Lost fanout                            ;
; Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|port_state~4                                                                                                ; Lost fanout                            ;
; Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|port_state~5                                                                                                ; Lost fanout                            ;
; Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|port_state.001                                                                                              ; Stuck at GND due to stuck port clock   ;
; Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|port_state.GENERAL                                                                                          ; Stuck at GND due to stuck port clock   ;
; Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|port_state.SPLIT                                                                                            ; Stuck at GND due to stuck port clock   ;
; Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|port_state.VALID                                                                                            ; Stuck at GND due to stuck port clock   ;
; Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|port_state.BURST_END                                                                                        ; Stuck at GND due to stuck port clock   ;
; Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_state~5                                                                  ; Lost fanout                            ;
; Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_state~7                                                                  ; Lost fanout                            ;
; Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_state.DATA_TX                                                            ; Stuck at GND due to stuck port clear   ;
; Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state.DATA_BURST_GAP                                                       ; Stuck at GND due to stuck port clear   ;
; Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state~6                                                                    ; Lost fanout                            ;
; Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address_state~4                                                                 ; Lost fanout                            ;
; Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address_state~5                                                                 ; Lost fanout                            ;
; Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address_state~6                                                                 ; Lost fanout                            ;
; Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address_state.1101                                                              ; Stuck at GND due to stuck port clear   ;
; Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address_state.ADDR_INC_BURST                                                    ; Stuck at GND due to stuck port clear   ;
; Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address_state.READ_BURST_HS_WAIT                                                ; Lost fanout                            ;
; Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address_state.ADDR_HS_WAIT                                                      ; Stuck at GND due to stuck port clear   ;
; Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address_state.ADDR_RX                                                           ; Stuck at GND due to stuck port clear   ;
; Top:DUT|InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1|arbiter_state~4                                                                                      ; Lost fanout                            ;
; Top:DUT|InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1|arbiter_state~5                                                                                      ; Lost fanout                            ;
; Top:DUT|InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1|arbiter_state~6                                                                                      ; Lost fanout                            ;
; Top:DUT|InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1|arbiter_state.000                                                                                    ; Stuck at GND due to stuck port clear   ;
; Top:DUT|InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1|arbiter_state.M1_RQST_STATE                                                                          ; Stuck at GND due to stuck port clear   ;
; Top:DUT|InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1|arbiter_state.M2_RQST_STATE                                                                          ; Stuck at GND due to stuck port clear   ;
; Top:DUT|InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1|arbiter_state.BUS_BUSY_STATE                                                                         ; Stuck at GND due to stuck port clear   ;
; Top:DUT|InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1|arbiter_state.SPLIT_IDLE_STATE                                                                       ; Lost fanout                            ;
; Top:DUT|InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1|arbiter_state.SPLIT_M1_GRANT_STATE                                                                   ; Stuck at GND due to stuck port clear   ;
; Top:DUT|InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1|arbiter_state.SPLIT_M2_GRANT_STATE                                                                   ; Stuck at GND due to stuck port clear   ;
; Top:DUT|InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1|arbiter_state.SPLIT_BUSY_STATE                                                                       ; Stuck at GND due to stuck port clear   ;
; Top:DUT|master_module:MASTER2|event_handler:event_handle|state.WRITE_EVENT                                                                                      ; Stuck at GND due to stuck port clear   ;
; Top:DUT|master_module:MASTER2|event_handler:event_handle|state.READ_EVENT                                                                                       ; Stuck at GND due to stuck port clear   ;
; Top:DUT|master_module:MASTER2|event_handler:event_handle|state.00                                                                                               ; Stuck at GND due to stuck port clear   ;
; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state~4                                                                   ; Lost fanout                            ;
; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state~5                                                                   ; Lost fanout                            ;
; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state~6                                                                   ; Lost fanout                            ;
; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state~7                                                                   ; Lost fanout                            ;
; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state~8                                                                   ; Lost fanout                            ;
; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.00000                                                               ; Stuck at GND due to stuck port clear   ;
; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.FINISH                                                              ; Lost fanout                            ;
; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.WAIT_ARB                                                            ; Stuck at GND due to stuck port clear   ;
; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.SELECT_SLAVE_STATE                                                  ; Stuck at GND due to stuck port clear   ;
; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.WAIT_APPROVAL                                                       ; Stuck at GND due to stuck port clear   ;
; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.WAIT_FOR_HANDSHAKE                                                  ; Stuck at GND due to stuck port clear   ;
; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.TX_ALL                                                              ; Stuck at GND due to stuck port clear   ;
; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.TX_B_ADDR                                                           ; Stuck at GND due to stuck port clear   ;
; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.TX_B_NUM_FIRST                                                      ; Stuck at GND due to stuck port clear   ;
; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.WAIT_HANDSHAKE_BURST                                                ; Stuck at GND due to stuck port clear   ;
; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.TRANSMIT_DATA_BURST                                                 ; Stuck at GND due to stuck port clear   ;
; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.READ_WAIT                                                           ; Stuck at GND due to stuck port clear   ;
; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|state.WAIT_HANDSHAKE                                                        ; Stuck at GND due to stuck port clear   ;
; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|state.RECEIVE_DATA                                                          ; Stuck at GND due to stuck port clear   ;
; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|state~6                                                                     ; Lost fanout                            ;
; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|state.000                                                                   ; Stuck at GND due to stuck port clear   ;
; Top:DUT|master_module:MASTER1|event_handler:event_handle|state.WRITE_EVENT                                                                                      ; Stuck at GND due to stuck port clear   ;
; Top:DUT|master_module:MASTER1|event_handler:event_handle|state.READ_EVENT                                                                                       ; Stuck at GND due to stuck port clear   ;
; Top:DUT|master_module:MASTER1|event_handler:event_handle|state.00                                                                                               ; Stuck at GND due to stuck port clear   ;
; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state~4                                                                   ; Lost fanout                            ;
; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state~5                                                                   ; Lost fanout                            ;
; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state~6                                                                   ; Lost fanout                            ;
; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state~7                                                                   ; Lost fanout                            ;
; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state~8                                                                   ; Lost fanout                            ;
; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.00000                                                               ; Stuck at GND due to stuck port clear   ;
; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.FINISH                                                              ; Lost fanout                            ;
; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.WAIT_ARB                                                            ; Stuck at GND due to stuck port clear   ;
; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.SELECT_SLAVE_STATE                                                  ; Stuck at GND due to stuck port clear   ;
; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.WAIT_APPROVAL                                                       ; Stuck at GND due to stuck port clear   ;
; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.WAIT_FOR_HANDSHAKE                                                  ; Stuck at GND due to stuck port clear   ;
; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.TX_ALL                                                              ; Stuck at GND due to stuck port clear   ;
; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.TX_B_ADDR                                                           ; Stuck at GND due to stuck port clear   ;
; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.TX_B_NUM_FIRST                                                      ; Stuck at GND due to stuck port clear   ;
; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.WAIT_HANDSHAKE_BURST                                                ; Stuck at GND due to stuck port clear   ;
; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.TRANSMIT_DATA_BURST                                                 ; Stuck at GND due to stuck port clear   ;
; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.READ_WAIT                                                           ; Stuck at GND due to stuck port clear   ;
; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|state.WAIT_HANDSHAKE                                                        ; Stuck at GND due to stuck port clear   ;
; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|state.RECEIVE_DATA                                                          ; Stuck at GND due to stuck port clear   ;
; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|state~6                                                                     ; Lost fanout                            ;
; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|state.000                                                                   ; Stuck at GND due to stuck port clear   ;
; Top:DUT|input_commands:C_INPUTS|master.10                                                                                                                       ; Stuck at GND due to stuck port clear   ;
; Top:DUT|input_commands:C_INPUTS|master~7                                                                                                                        ; Lost fanout                            ;
; Top:DUT|input_commands:C_INPUTS|config_state~4                                                                                                                  ; Lost fanout                            ;
; Top:DUT|input_commands:C_INPUTS|config_state~5                                                                                                                  ; Lost fanout                            ;
; Top:DUT|input_commands:C_INPUTS|config_state~6                                                                                                                  ; Lost fanout                            ;
; Top:DUT|input_commands:C_INPUTS|config_state.000                                                                                                                ; Stuck at GND due to stuck port clear   ;
; Top:DUT|input_commands:C_INPUTS|config_state.FINISH                                                                                                             ; Lost fanout                            ;
; Top:DUT|input_commands:C_INPUTS|config_state.SELECT_BURST                                                                                                       ; Lost fanout                            ;
; Top:DUT|input_commands:C_INPUTS|config_state.SELECT_DATA                                                                                                        ; Lost fanout                            ;
; Top:DUT|input_commands:C_INPUTS|config_state.SELECT_ADDRESS                                                                                                     ; Lost fanout                            ;
; Top:DUT|input_commands:C_INPUTS|config_state.SELECT_SLAVE                                                                                                       ; Lost fanout                            ;
; Top:DUT|input_commands:C_INPUTS|config_state.SELECT_MASTER                                                                                                      ; Lost fanout                            ;
; Top:DUT|slave_wrapper:SLAVE_1|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; Stuck at GND due to stuck port data_in ;
; Top:DUT|slave_wrapper:SLAVE_2|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; Stuck at GND due to stuck port data_in ;
; Top:DUT|slave_wrapper:SLAVE_3|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 951                                                                                                                         ;                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                        ; Reason for Removal      ; Registers Removed due to This Register                                                                           ;
+------------------------------------------------------------------------------------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------+
; Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|burst[0]                                         ; Stuck at GND            ; Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|split_enable,                                                ;
;                                                                                                      ; due to stuck port clock ; Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|s_valid,                                                     ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|counterlogic[0],                                             ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|counterlogic[1],                                             ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|counterlogic[2],                                             ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|counterlogic[3],                                             ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[3],               ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[2],               ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[1],               ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[0],               ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_idle,                     ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|burst_counter[11],               ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|burst_counter[10],               ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|burst_counter[9],                ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|burst_counter[8],                ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|burst_counter[7],                ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|burst_counter[6],                ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|burst_counter[5],                ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|burst_counter[4],                ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|burst_counter[3],                ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|burst_counter[2],                ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|burst_counter[1],                ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|burst_counter[0],                ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address[11],                     ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address[10],                     ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address[9],                      ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address[8],                      ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address[7],                      ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address[6],                      ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address[5],                      ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address[4],                      ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address[3],                      ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address[2],                      ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address[1],                      ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address[0],                      ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done,                         ;
;                                                                                                      ;                         ; Top:DUT|InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1|ARB_BUSY,                                             ;
;                                                                                                      ;                         ; Top:DUT|InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1|BUS_BUSY,                                             ;
;                                                                                                      ;                         ; Top:DUT|InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1|previous_slave_sel[0],                                ;
;                                                                                                      ;                         ; Top:DUT|InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1|previous_m1_grant,                                    ;
;                                                                                                      ;                         ; Top:DUT|InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1|previous_m2_grant,                                    ;
;                                                                                                      ;                         ; Top:DUT|InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1|previous_grant[1],                                    ;
;                                                                                                      ;                         ; Top:DUT|InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1|previous_grant[0],                                    ;
;                                                                                                      ;                         ; Top:DUT|InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1|previous_slave_sel[1],                                ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|B_COUNT[0],                ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|ADR_DATA_COUNT[31],        ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|ADR_DATA_COUNT[30],        ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|ADR_DATA_COUNT[29],        ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|ADR_DATA_COUNT[28],        ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|ADR_DATA_COUNT[27],        ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|ADR_DATA_COUNT[26],        ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|ADR_DATA_COUNT[25],        ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|ADR_DATA_COUNT[24],        ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|ADR_DATA_COUNT[23],        ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|ADR_DATA_COUNT[22],        ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|ADR_DATA_COUNT[21],        ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|ADR_DATA_COUNT[20],        ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|ADR_DATA_COUNT[19],        ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|ADR_DATA_COUNT[18],        ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|ADR_DATA_COUNT[17],        ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|ADR_DATA_COUNT[16],        ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|ADR_DATA_COUNT[15],        ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|ADR_DATA_COUNT[14],        ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|ADR_DATA_COUNT[13],        ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|ADR_DATA_COUNT[12],        ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|ADR_DATA_COUNT[11],        ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|ADR_DATA_COUNT[10],        ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|ADR_DATA_COUNT[9],         ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|ADR_DATA_COUNT[8],         ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|ADR_DATA_COUNT[7],         ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|ADR_DATA_COUNT[6],         ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|ADR_DATA_COUNT[5],         ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|ADR_DATA_COUNT[4],         ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|ADR_DATA_COUNT[3],         ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|ADR_DATA_COUNT[2],         ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|ADR_DATA_COUNT[1],         ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|ADR_DATA_COUNT[0],         ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|master_valid,              ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|write_en,                  ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|read_en,                   ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|tx_address,                ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|tx_data,                   ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|temp_data[6],              ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|temp_data[5],              ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|tx_burst_num,              ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|B_COUNT[31],               ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|B_COUNT[30],               ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|B_COUNT[29],               ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|B_COUNT[28],               ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|B_COUNT[27],               ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|B_COUNT[26],               ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|B_COUNT[25],               ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|B_COUNT[24],               ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|B_COUNT[23],               ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|B_COUNT[22],               ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|B_COUNT[21],               ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|B_COUNT[20],               ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|B_COUNT[19],               ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|B_COUNT[18],               ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|B_COUNT[17],               ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|B_COUNT[16],               ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|B_COUNT[15],               ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|B_COUNT[14],               ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|B_COUNT[13],               ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|B_COUNT[12],               ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|B_COUNT[11],               ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|B_COUNT[10],               ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|B_COUNT[9],                ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|B_COUNT[8],                ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|B_COUNT[7],                ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|B_COUNT[6],                ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|B_COUNT[5],                ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|B_COUNT[4],                ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|B_COUNT[3],                ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|B_COUNT[2],                ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|B_COUNT[1],                ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|burst_count[0],              ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[31],                   ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[30],                   ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[29],                   ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[28],                   ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[27],                   ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[26],                   ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[25],                   ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[24],                   ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[23],                   ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[22],                   ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[21],                   ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[20],                   ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[19],                   ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[18],                   ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[17],                   ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[16],                   ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[15],                   ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[14],                   ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[13],                   ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[12],                   ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[11],                   ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[10],                   ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[9],                    ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[8],                    ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[7],                    ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[6],                    ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[5],                    ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[4],                    ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[3],                    ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[2],                    ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[1],                    ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[0],                    ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|rx_done,                     ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|new_rx,                      ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|master_ready,                ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|burst_count[31],             ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|burst_count[30],             ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|burst_count[29],             ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|burst_count[28],             ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|burst_count[27],             ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|burst_count[26],             ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|burst_count[25],             ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|burst_count[24],             ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|burst_count[23],             ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|burst_count[22],             ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|burst_count[21],             ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|burst_count[20],             ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|burst_count[19],             ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|burst_count[18],             ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|burst_count[17],             ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|burst_count[16],             ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|burst_count[15],             ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|burst_count[14],             ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|burst_count[13],             ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|burst_count[12],             ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|burst_count[11],             ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|burst_count[10],             ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|burst_count[9],              ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|burst_count[8],              ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|burst_count[7],              ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|burst_count[6],              ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|burst_count[5],              ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|burst_count[4],              ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|burst_count[3],              ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|burst_count[2],              ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|burst_count[1],              ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|B_COUNT[0],                ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|ADR_DATA_COUNT[31],        ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|ADR_DATA_COUNT[30],        ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|ADR_DATA_COUNT[29],        ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|ADR_DATA_COUNT[28],        ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|ADR_DATA_COUNT[27],        ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|ADR_DATA_COUNT[26],        ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|ADR_DATA_COUNT[25],        ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|ADR_DATA_COUNT[24],        ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|ADR_DATA_COUNT[23],        ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|ADR_DATA_COUNT[22],        ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|ADR_DATA_COUNT[21],        ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|ADR_DATA_COUNT[20],        ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|ADR_DATA_COUNT[19],        ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|ADR_DATA_COUNT[18],        ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|ADR_DATA_COUNT[17],        ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|ADR_DATA_COUNT[16],        ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|ADR_DATA_COUNT[15],        ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|ADR_DATA_COUNT[14],        ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|ADR_DATA_COUNT[13],        ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|ADR_DATA_COUNT[12],        ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|ADR_DATA_COUNT[11],        ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|ADR_DATA_COUNT[10],        ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|ADR_DATA_COUNT[9],         ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|ADR_DATA_COUNT[8],         ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|ADR_DATA_COUNT[7],         ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|ADR_DATA_COUNT[6],         ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|ADR_DATA_COUNT[5],         ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|ADR_DATA_COUNT[4],         ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|ADR_DATA_COUNT[3],         ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|ADR_DATA_COUNT[2],         ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|ADR_DATA_COUNT[1],         ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|ADR_DATA_COUNT[0],         ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|master_valid,              ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|write_en,                  ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|read_en,                   ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|tx_address,                ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|tx_data,                   ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|temp_data[6],              ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|temp_data[5],              ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|tx_burst_num,              ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|B_COUNT[31],               ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|B_COUNT[30],               ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|B_COUNT[29],               ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|B_COUNT[28],               ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|B_COUNT[27],               ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|B_COUNT[26],               ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|B_COUNT[25],               ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|B_COUNT[24],               ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|B_COUNT[23],               ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|B_COUNT[22],               ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|B_COUNT[21],               ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|B_COUNT[20],               ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|B_COUNT[19],               ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|B_COUNT[18],               ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|B_COUNT[17],               ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|B_COUNT[16],               ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|B_COUNT[15],               ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|B_COUNT[14],               ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|B_COUNT[13],               ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|B_COUNT[12],               ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|B_COUNT[11],               ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|B_COUNT[10],               ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|B_COUNT[9],                ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|B_COUNT[8],                ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|B_COUNT[7],                ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|B_COUNT[6],                ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|B_COUNT[5],                ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|B_COUNT[4],                ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|B_COUNT[3],                ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|B_COUNT[2],                ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|B_COUNT[1],                ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|burst_count[0],              ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[31],                   ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[30],                   ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[29],                   ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[28],                   ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[27],                   ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[26],                   ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[25],                   ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[24],                   ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[23],                   ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[22],                   ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[21],                   ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[20],                   ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[19],                   ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[18],                   ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[17],                   ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[16],                   ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[15],                   ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[14],                   ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[13],                   ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[12],                   ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[11],                   ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[10],                   ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[9],                    ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[8],                    ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[7],                    ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[6],                    ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[5],                    ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[4],                    ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[3],                    ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[2],                    ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[1],                    ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[0],                    ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|rx_done,                     ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|new_rx,                      ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|master_ready,                ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|burst_count[31],             ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|burst_count[30],             ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|burst_count[29],             ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|burst_count[28],             ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|burst_count[27],             ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|burst_count[26],             ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|burst_count[25],             ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|burst_count[24],             ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|burst_count[23],             ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|burst_count[22],             ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|burst_count[21],             ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|burst_count[20],             ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|burst_count[19],             ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|burst_count[18],             ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|burst_count[17],             ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|burst_count[16],             ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|burst_count[15],             ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|burst_count[14],             ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|burst_count[13],             ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|burst_count[12],             ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|burst_count[11],             ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|burst_count[10],             ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|burst_count[9],              ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|burst_count[8],              ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|burst_count[7],              ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|burst_count[6],              ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|burst_count[5],              ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|burst_count[4],              ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|burst_count[3],              ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|burst_count[2],              ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|burst_count[1]               ;
; Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|burst[0]                                         ; Stuck at GND            ; Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|split_enable,                                                ;
;                                                                                                      ; due to stuck port clock ; Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|s_valid,                                                     ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|counterlogic[0],                                             ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|counterlogic[1],                                             ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|counterlogic[2],                                             ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|counterlogic[3],                                             ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[3],               ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[2],               ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[1],               ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[0],               ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_idle,                     ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|burst_counter[11],               ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|burst_counter[10],               ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|burst_counter[9],                ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|burst_counter[8],                ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|burst_counter[7],                ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|burst_counter[6],                ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|burst_counter[5],                ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|burst_counter[4],                ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|burst_counter[3],                ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|burst_counter[2],                ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|burst_counter[1],                ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|burst_counter[0],                ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address[11],                     ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address[10],                     ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address[9],                      ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address[8],                      ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address[7],                      ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address[6],                      ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address[5],                      ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address[4],                      ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address[3],                      ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address[2],                      ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address[1],                      ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address[0],                      ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done,                         ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|master_ready,              ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|approval_request,          ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|tx_slave_select,           ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|burst_count[31],           ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|burst_count[30],           ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|burst_count[29],           ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|burst_count[28],           ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|burst_count[27],           ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|burst_count[26],           ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|burst_count[25],           ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|burst_count[24],           ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|burst_count[23],           ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|burst_count[22],           ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|burst_count[21],           ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|burst_count[20],           ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|burst_count[19],           ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|burst_count[18],           ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|burst_count[17],           ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|burst_count[16],           ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|burst_count[15],           ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|burst_count[14],           ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|burst_count[13],           ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|burst_count[12],           ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|burst_count[11],           ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|burst_count[10],           ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|burst_count[9],            ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|burst_count[8],            ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|burst_count[7],            ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|burst_count[6],            ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|burst_count[5],            ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|burst_count[4],            ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|burst_count[3],            ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|burst_count[2],            ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|burst_count[1],            ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|burst_count[0],            ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|master_ready,              ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|approval_request,          ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|tx_slave_select,           ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|burst_count[31],           ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|burst_count[30],           ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|burst_count[29],           ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|burst_count[28],           ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|burst_count[27],           ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|burst_count[26],           ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|burst_count[25],           ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|burst_count[24],           ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|burst_count[23],           ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|burst_count[22],           ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|burst_count[21],           ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|burst_count[20],           ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|burst_count[19],           ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|burst_count[18],           ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|burst_count[17],           ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|burst_count[16],           ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|burst_count[15],           ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|burst_count[14],           ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|burst_count[13],           ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|burst_count[12],           ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|burst_count[11],           ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|burst_count[10],           ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|burst_count[9],            ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|burst_count[8],            ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|burst_count[7],            ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|burst_count[6],            ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|burst_count[5],            ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|burst_count[4],            ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|burst_count[3],            ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|burst_count[2],            ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|burst_count[1],            ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|burst_count[0]             ;
; Top:DUT|input_commands:C_INPUTS|button3_old                                                          ; Stuck at GND            ; Top:DUT|input_commands:C_INPUTS|slave1[1],                                                                       ;
;                                                                                                      ; due to stuck port clock ; Top:DUT|input_commands:C_INPUTS|slave1[0],                                                                       ;
;                                                                                                      ;                         ; Top:DUT|input_commands:C_INPUTS|address1[11],                                                                    ;
;                                                                                                      ;                         ; Top:DUT|input_commands:C_INPUTS|address1[10],                                                                    ;
;                                                                                                      ;                         ; Top:DUT|input_commands:C_INPUTS|address1[9],                                                                     ;
;                                                                                                      ;                         ; Top:DUT|input_commands:C_INPUTS|address1[8],                                                                     ;
;                                                                                                      ;                         ; Top:DUT|input_commands:C_INPUTS|address1[7],                                                                     ;
;                                                                                                      ;                         ; Top:DUT|input_commands:C_INPUTS|address1[6],                                                                     ;
;                                                                                                      ;                         ; Top:DUT|input_commands:C_INPUTS|address1[5],                                                                     ;
;                                                                                                      ;                         ; Top:DUT|input_commands:C_INPUTS|address1[4],                                                                     ;
;                                                                                                      ;                         ; Top:DUT|input_commands:C_INPUTS|address1[3],                                                                     ;
;                                                                                                      ;                         ; Top:DUT|input_commands:C_INPUTS|address1[2],                                                                     ;
;                                                                                                      ;                         ; Top:DUT|input_commands:C_INPUTS|address1[1],                                                                     ;
;                                                                                                      ;                         ; Top:DUT|input_commands:C_INPUTS|address1[0],                                                                     ;
;                                                                                                      ;                         ; Top:DUT|input_commands:C_INPUTS|data1[7], Top:DUT|input_commands:C_INPUTS|data1[6],                              ;
;                                                                                                      ;                         ; Top:DUT|input_commands:C_INPUTS|data1[5], Top:DUT|input_commands:C_INPUTS|data1[4],                              ;
;                                                                                                      ;                         ; Top:DUT|input_commands:C_INPUTS|data1[3], Top:DUT|input_commands:C_INPUTS|data1[2],                              ;
;                                                                                                      ;                         ; Top:DUT|input_commands:C_INPUTS|data1[1], Top:DUT|input_commands:C_INPUTS|data1[0],                              ;
;                                                                                                      ;                         ; Top:DUT|input_commands:C_INPUTS|burst_num1[11],                                                                  ;
;                                                                                                      ;                         ; Top:DUT|input_commands:C_INPUTS|burst_num1[10],                                                                  ;
;                                                                                                      ;                         ; Top:DUT|input_commands:C_INPUTS|burst_num1[9],                                                                   ;
;                                                                                                      ;                         ; Top:DUT|input_commands:C_INPUTS|burst_num1[8],                                                                   ;
;                                                                                                      ;                         ; Top:DUT|input_commands:C_INPUTS|burst_num1[7],                                                                   ;
;                                                                                                      ;                         ; Top:DUT|input_commands:C_INPUTS|burst_num1[6],                                                                   ;
;                                                                                                      ;                         ; Top:DUT|input_commands:C_INPUTS|burst_num1[5],                                                                   ;
;                                                                                                      ;                         ; Top:DUT|input_commands:C_INPUTS|burst_num1[4],                                                                   ;
;                                                                                                      ;                         ; Top:DUT|input_commands:C_INPUTS|burst_num1[3],                                                                   ;
;                                                                                                      ;                         ; Top:DUT|input_commands:C_INPUTS|burst_num1[2],                                                                   ;
;                                                                                                      ;                         ; Top:DUT|input_commands:C_INPUTS|burst_num1[1],                                                                   ;
;                                                                                                      ;                         ; Top:DUT|input_commands:C_INPUTS|burst_num1[0],                                                                   ;
;                                                                                                      ;                         ; Top:DUT|input_commands:C_INPUTS|slave2[1],                                                                       ;
;                                                                                                      ;                         ; Top:DUT|input_commands:C_INPUTS|slave2[0],                                                                       ;
;                                                                                                      ;                         ; Top:DUT|input_commands:C_INPUTS|address2[11],                                                                    ;
;                                                                                                      ;                         ; Top:DUT|input_commands:C_INPUTS|address2[10],                                                                    ;
;                                                                                                      ;                         ; Top:DUT|input_commands:C_INPUTS|address2[9],                                                                     ;
;                                                                                                      ;                         ; Top:DUT|input_commands:C_INPUTS|address2[8],                                                                     ;
;                                                                                                      ;                         ; Top:DUT|input_commands:C_INPUTS|address2[7],                                                                     ;
;                                                                                                      ;                         ; Top:DUT|input_commands:C_INPUTS|address2[6],                                                                     ;
;                                                                                                      ;                         ; Top:DUT|input_commands:C_INPUTS|address2[5],                                                                     ;
;                                                                                                      ;                         ; Top:DUT|input_commands:C_INPUTS|address2[4],                                                                     ;
;                                                                                                      ;                         ; Top:DUT|input_commands:C_INPUTS|address2[3],                                                                     ;
;                                                                                                      ;                         ; Top:DUT|input_commands:C_INPUTS|address2[2],                                                                     ;
;                                                                                                      ;                         ; Top:DUT|input_commands:C_INPUTS|address2[1],                                                                     ;
;                                                                                                      ;                         ; Top:DUT|input_commands:C_INPUTS|address2[0],                                                                     ;
;                                                                                                      ;                         ; Top:DUT|input_commands:C_INPUTS|data2[7], Top:DUT|input_commands:C_INPUTS|data2[6],                              ;
;                                                                                                      ;                         ; Top:DUT|input_commands:C_INPUTS|data2[5], Top:DUT|input_commands:C_INPUTS|data2[4],                              ;
;                                                                                                      ;                         ; Top:DUT|input_commands:C_INPUTS|data2[3], Top:DUT|input_commands:C_INPUTS|data2[2],                              ;
;                                                                                                      ;                         ; Top:DUT|input_commands:C_INPUTS|data2[1], Top:DUT|input_commands:C_INPUTS|data2[0],                              ;
;                                                                                                      ;                         ; Top:DUT|input_commands:C_INPUTS|burst_num2[11],                                                                  ;
;                                                                                                      ;                         ; Top:DUT|input_commands:C_INPUTS|burst_num2[10],                                                                  ;
;                                                                                                      ;                         ; Top:DUT|input_commands:C_INPUTS|burst_num2[9],                                                                   ;
;                                                                                                      ;                         ; Top:DUT|input_commands:C_INPUTS|burst_num2[8],                                                                   ;
;                                                                                                      ;                         ; Top:DUT|input_commands:C_INPUTS|burst_num2[7],                                                                   ;
;                                                                                                      ;                         ; Top:DUT|input_commands:C_INPUTS|burst_num2[6],                                                                   ;
;                                                                                                      ;                         ; Top:DUT|input_commands:C_INPUTS|burst_num2[5],                                                                   ;
;                                                                                                      ;                         ; Top:DUT|input_commands:C_INPUTS|burst_num2[4],                                                                   ;
;                                                                                                      ;                         ; Top:DUT|input_commands:C_INPUTS|burst_num2[3],                                                                   ;
;                                                                                                      ;                         ; Top:DUT|input_commands:C_INPUTS|burst_num2[2],                                                                   ;
;                                                                                                      ;                         ; Top:DUT|input_commands:C_INPUTS|burst_num2[1]                                                                    ;
; Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|burst[0]                                         ; Stuck at GND            ; Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|split_enable,                                                ;
;                                                                                                      ; due to stuck port clock ; Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|s_valid,                                                     ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|counterlogic[0],                                             ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|counterlogic[1],                                             ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|counterlogic[2],                                             ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|counterlogic[3],                                             ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[3],               ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[2],               ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[1],               ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[0],               ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_idle,                     ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|burst_counter[11],               ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|burst_counter[10],               ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|burst_counter[9],                ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|burst_counter[8],                ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|burst_counter[7],                ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|burst_counter[6],                ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|burst_counter[5],                ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|burst_counter[4],                ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|burst_counter[3],                ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|burst_counter[2],                ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|burst_counter[1],                ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|burst_counter[0],                ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address[11],                     ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address[10],                     ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address[9],                      ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address[8],                      ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address[7],                      ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address[6],                      ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address[5],                      ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address[4],                      ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address[3],                      ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address[2],                      ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address[1],                      ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address[0],                      ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done,                         ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|tx_done,                   ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|temp_data[4],              ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|temp_data[3],              ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|temp_data[2],              ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|temp_data[1],              ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|temp_data[0],              ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|tx_done,                   ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|temp_data[4],              ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|temp_data[3],              ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|temp_data[2],              ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|temp_data[1],              ;
;                                                                                                      ;                         ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|temp_data[0]               ;
; Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|burst_bit_counter[4]                             ; Stuck at GND            ; Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|burst[12],                                                   ;
;                                                                                                      ; due to stuck port clear ; Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|burst[11],                                                   ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|burst[10],                                                   ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|burst[9],                                                    ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|burst[8],                                                    ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|burst[7],                                                    ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|burst[6],                                                    ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|burst[5],                                                    ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|burst[4],                                                    ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|burst[3],                                                    ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|burst[2],                                                    ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|burst[1]                                                     ;
; Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|burst_bit_counter[4]                             ; Stuck at GND            ; Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|burst[12],                                                   ;
;                                                                                                      ; due to stuck port clear ; Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|burst[11],                                                   ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|burst[10],                                                   ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|burst[9],                                                    ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|burst[8],                                                    ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|burst[7],                                                    ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|burst[6],                                                    ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|burst[5],                                                    ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|burst[4],                                                    ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|burst[3],                                                    ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|burst[2],                                                    ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|burst[1]                                                     ;
; Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|burst_bit_counter[4]                             ; Stuck at GND            ; Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|burst[12],                                                   ;
;                                                                                                      ; due to stuck port clear ; Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|burst[11],                                                   ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|burst[10],                                                   ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|burst[9],                                                    ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|burst[8],                                                    ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|burst[7],                                                    ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|burst[6],                                                    ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|burst[5],                                                    ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|burst[4],                                                    ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|burst[3],                                                    ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|burst[2],                                                    ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|burst[1]                                                     ;
; Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|write_en_in1         ; Stuck at GND            ; Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[3],                 ;
;                                                                                                      ; due to stuck port clear ; Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[2],                 ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[1],                 ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[0],                 ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[7],                         ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[6],                         ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[5],                         ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[4],                         ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[3],                         ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[2],                         ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[1]                          ;
; Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|write_en_in1         ; Stuck at GND            ; Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[3],                 ;
;                                                                                                      ; due to stuck port clear ; Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[2],                 ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[1],                 ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[0],                 ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[7],                         ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[6],                         ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[5],                         ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[4],                         ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[3],                         ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[2],                         ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[1]                          ;
; Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|write_en_in1         ; Stuck at GND            ; Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[3],                 ;
;                                                                                                      ; due to stuck port clear ; Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[2],                 ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[1],                 ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[0],                 ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[7],                         ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[6],                         ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[5],                         ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[4],                         ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[3],                         ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[2],                         ;
;                                                                                                      ;                         ; Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[1]                          ;
; Top:DUT|InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1|slave_sel_done                            ; Stuck at GND            ; Top:DUT|InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1|M1_GRANT,                                             ;
;                                                                                                      ; due to stuck port clear ; Top:DUT|InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1|M2_GRANT,                                             ;
;                                                                                                      ;                         ; Top:DUT|InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1|bus_grant[1],                                         ;
;                                                                                                      ;                         ; Top:DUT|InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1|bus_grant[0],                                         ;
;                                                                                                      ;                         ; Top:DUT|InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1|slave_select[1],                                      ;
;                                                                                                      ;                         ; Top:DUT|InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1|slave_select[0]                                       ;
; Top:DUT|input_commands:C_INPUTS|config_state~4                                                       ; Lost Fanouts            ; Top:DUT|input_commands:C_INPUTS|config_state.SELECT_DATA,                                                        ;
;                                                                                                      ;                         ; Top:DUT|input_commands:C_INPUTS|config_state.SELECT_SLAVE                                                        ;
; Top:DUT|master_module:MASTER2|event_handler:event_handle|instruction[1]                              ; Stuck at GND            ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|temp_data[7]               ;
;                                                                                                      ; due to stuck port clear ;                                                                                                                  ;
; Top:DUT|master_module:MASTER1|event_handler:event_handle|instruction[1]                              ; Stuck at GND            ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|temp_data[7]               ;
;                                                                                                      ; due to stuck port clear ;                                                                                                                  ;
; Top:DUT|InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1|slave_addr_state.00                       ; Lost Fanouts            ; Top:DUT|InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1|slave_addr_state.addr_1                               ;
; Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|port_state.SPLIT                                 ; Stuck at GND            ; Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|port_state.VALID                                             ;
;                                                                                                      ; due to stuck port clock ;                                                                                                                  ;
; Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address_state~4      ; Lost Fanouts            ; Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address_state.READ_BURST_HS_WAIT ;
; Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|port_state.SPLIT                                 ; Stuck at GND            ; Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|port_state.VALID                                             ;
;                                                                                                      ; due to stuck port clock ;                                                                                                                  ;
; Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address_state~4      ; Lost Fanouts            ; Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address_state.READ_BURST_HS_WAIT ;
; Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|port_state.SPLIT                                 ; Stuck at GND            ; Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|port_state.VALID                                             ;
;                                                                                                      ; due to stuck port clock ;                                                                                                                  ;
; Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address_state~4      ; Lost Fanouts            ; Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address_state.READ_BURST_HS_WAIT ;
; Top:DUT|InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1|arbiter_state~4                           ; Lost Fanouts            ; Top:DUT|InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1|arbiter_state.SPLIT_IDLE_STATE                        ;
; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.00000    ; Stuck at GND            ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.FINISH               ;
;                                                                                                      ; due to stuck port clear ;                                                                                                                  ;
; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.WAIT_ARB ; Stuck at GND            ; Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.SELECT_SLAVE_STATE   ;
;                                                                                                      ; due to stuck port clear ;                                                                                                                  ;
; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.00000    ; Stuck at GND            ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.FINISH               ;
;                                                                                                      ; due to stuck port clear ;                                                                                                                  ;
; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.WAIT_ARB ; Stuck at GND            ; Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.SELECT_SLAVE_STATE   ;
;                                                                                                      ; due to stuck port clear ;                                                                                                                  ;
; Top:DUT|input_commands:C_INPUTS|master.10                                                            ; Stuck at GND            ; Top:DUT|input_commands:C_INPUTS|config_state.SELECT_MASTER                                                       ;
;                                                                                                      ; due to stuck port clear ;                                                                                                                  ;
; Top:DUT|input_commands:C_INPUTS|config_state~5                                                       ; Lost Fanouts            ; Top:DUT|input_commands:C_INPUTS|config_state.SELECT_BURST                                                        ;
; Top:DUT|input_commands:C_INPUTS|config_state~6                                                       ; Lost Fanouts            ; Top:DUT|input_commands:C_INPUTS|config_state.SELECT_ADDRESS                                                      ;
; Top:DUT|input_commands:C_INPUTS|config_state.000                                                     ; Stuck at GND            ; Top:DUT|input_commands:C_INPUTS|config_state.FINISH                                                              ;
;                                                                                                      ; due to stuck port clear ;                                                                                                                  ;
+------------------------------------------------------------------------------------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 255   ;
; Number of registers using Synchronous Clear  ; 28    ;
; Number of registers using Synchronous Load   ; 45    ;
; Number of registers using Asynchronous Clear ; 150   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 213   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 2                                                                                                                                                                                                                                                                                          ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Top_tb|Top:DUT|slave_wrapper:SLAVE_1|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Top_tb|Top:DUT|slave_wrapper:SLAVE_1|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                                                                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Top_tb|Top:DUT|slave_wrapper:SLAVE_2|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Top_tb|Top:DUT|slave_wrapper:SLAVE_2|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                                                                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Top_tb|Top:DUT|slave_wrapper:SLAVE_3|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Top_tb|Top:DUT|slave_wrapper:SLAVE_3|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                                                                                     ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |Top_tb|Top:DUT|slave_wrapper:SLAVE_1|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                                                                                                                                                                    ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |Top_tb|Top:DUT|slave_wrapper:SLAVE_2|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                                                                                                                                                                                    ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |Top_tb|Top:DUT|slave_wrapper:SLAVE_3|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                                                                     ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Top_tb|Top:DUT|slave_wrapper:SLAVE_1|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                                                                                                                                                      ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Top_tb|Top:DUT|slave_wrapper:SLAVE_2|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]                                                                                                                                                      ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Top_tb|Top:DUT|slave_wrapper:SLAVE_3|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                                                                                                                                                      ;
; 26:1               ; 4 bits    ; 68 LEs        ; 44 LEs               ; 24 LEs                 ; Yes        ; |Top_tb|Top:DUT|slave_wrapper:SLAVE_1|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                           ;
; 26:1               ; 4 bits    ; 68 LEs        ; 44 LEs               ; 24 LEs                 ; Yes        ; |Top_tb|Top:DUT|slave_wrapper:SLAVE_2|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                           ;
; 26:1               ; 4 bits    ; 68 LEs        ; 44 LEs               ; 24 LEs                 ; Yes        ; |Top_tb|Top:DUT|slave_wrapper:SLAVE_3|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Top_tb|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Top_tb|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Top_tb|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Top_tb|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Top_tb|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Top_tb|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Top_tb|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                           ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Top_tb|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Top_tb|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]              ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; Yes        ; |Top_tb|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 60 LEs               ; 28 LEs                 ; Yes        ; |Top_tb|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 36:1               ; 4 bits    ; 96 LEs        ; 48 LEs               ; 48 LEs                 ; Yes        ; |Top_tb|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Top:DUT|slave_wrapper:SLAVE_1|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                           ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Top:DUT|slave_wrapper:SLAVE_2|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                           ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Top:DUT|slave_wrapper:SLAVE_3|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                           ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |Top_tb ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; CLK_PERIOD     ; 20    ; Signed Integer                                ;
; scale          ; 10    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top:DUT ;
+----------------+-------+-----------------------------+
; Parameter Name ; Value ; Type                        ;
+----------------+-------+-----------------------------+
; SLAVE_LEN      ; 2     ; Signed Integer              ;
; ADDRESS_LEN    ; 12    ; Signed Integer              ;
; WORD_SIZE      ; 8     ; Signed Integer              ;
; BURST_SIZE     ; 12    ; Signed Integer              ;
; MAX_COUNT_CLK  ; 4     ; Signed Integer              ;
+----------------+-------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top:DUT|input_commands:C_INPUTS ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; SLAVE_LEN      ; 2     ; Signed Integer                                      ;
; ADDR_LEN       ; 12    ; Signed Integer                                      ;
; DATA_LEN       ; 8     ; Signed Integer                                      ;
; BURST_LEN      ; 12    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top:DUT|master_module:MASTER1 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; SLAVE_LEN      ; 2     ; Signed Integer                                    ;
; ADDR_LEN       ; 12    ; Signed Integer                                    ;
; DATA_LEN       ; 8     ; Signed Integer                                    ;
; BURST_LEN      ; 12    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top:DUT|master_module:MASTER1|master_port:MASTER_PORT ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; SLAVE_LEN      ; 2     ; Signed Integer                                                            ;
; ADDRESS_LEN    ; 12    ; Signed Integer                                                            ;
; WORD_SIZE      ; 8     ; Signed Integer                                                            ;
; BURST_SIZE     ; 12    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; WORD_SIZE      ; 8     ; Signed Integer                                                                                          ;
; BURST_SIZE     ; 12    ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; SLAVE_LEN      ; 2     ; Signed Integer                                                                                            ;
; ADDRESS_LEN    ; 12    ; Signed Integer                                                                                            ;
; WORD_SIZE      ; 8     ; Signed Integer                                                                                            ;
; BURST_SIZE     ; 12    ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top:DUT|master_module:MASTER1|event_handler:event_handle ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; SLAVE_LEN      ; 2     ; Signed Integer                                                               ;
; ADDR_LEN       ; 12    ; Signed Integer                                                               ;
; DATA_LEN       ; 8     ; Signed Integer                                                               ;
; BURST_LEN      ; 12    ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top:DUT|master_module:MASTER2 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; SLAVE_LEN      ; 2     ; Signed Integer                                    ;
; ADDR_LEN       ; 12    ; Signed Integer                                    ;
; DATA_LEN       ; 8     ; Signed Integer                                    ;
; BURST_LEN      ; 12    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top:DUT|master_module:MASTER2|master_port:MASTER_PORT ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; SLAVE_LEN      ; 2     ; Signed Integer                                                            ;
; ADDRESS_LEN    ; 12    ; Signed Integer                                                            ;
; WORD_SIZE      ; 8     ; Signed Integer                                                            ;
; BURST_SIZE     ; 12    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; WORD_SIZE      ; 8     ; Signed Integer                                                                                          ;
; BURST_SIZE     ; 12    ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; SLAVE_LEN      ; 2     ; Signed Integer                                                                                            ;
; ADDRESS_LEN    ; 12    ; Signed Integer                                                                                            ;
; WORD_SIZE      ; 8     ; Signed Integer                                                                                            ;
; BURST_SIZE     ; 12    ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top:DUT|master_module:MASTER2|event_handler:event_handle ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; SLAVE_LEN      ; 2     ; Signed Integer                                                               ;
; ADDR_LEN       ; 12    ; Signed Integer                                                               ;
; DATA_LEN       ; 8     ; Signed Integer                                                               ;
; BURST_LEN      ; 12    ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top:DUT|InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1 ;
+----------------------+-------+--------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                     ;
+----------------------+-------+--------------------------------------------------------------------------+
; IDLE_STATE           ; 000   ; Unsigned Binary                                                          ;
; M1_RQST_STATE        ; 001   ; Unsigned Binary                                                          ;
; M2_RQST_STATE        ; 010   ; Unsigned Binary                                                          ;
; BUS_BUSY_STATE       ; 011   ; Unsigned Binary                                                          ;
; SPLIT_IDLE_STATE     ; 100   ; Unsigned Binary                                                          ;
; SPLIT_M1_GRANT_STATE ; 101   ; Unsigned Binary                                                          ;
; SPLIT_M2_GRANT_STATE ; 110   ; Unsigned Binary                                                          ;
; SPLIT_BUSY_STATE     ; 111   ; Unsigned Binary                                                          ;
+----------------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; IDLE           ; 1101  ; Unsigned Binary                                                                                       ;
; DATA_TX        ; 0001  ; Unsigned Binary                                                                                       ;
; DATA_TX_BURST  ; 0010  ; Unsigned Binary                                                                                       ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top:DUT|slave_wrapper:SLAVE_1|BRAM:BRAM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                  ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                  ;
; WIDTH_A                            ; 8                    ; Signed Integer                                           ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                           ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_A                     ; CLEAR0               ; Untyped                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; INIT_FILE                          ; 4KBRAM.mif           ; Untyped                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                  ;
; CBXI_PARAMETER                     ; altsyncram_lgl1      ; Untyped                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; IDLE           ; 1101  ; Unsigned Binary                                                                                       ;
; DATA_TX        ; 0001  ; Unsigned Binary                                                                                       ;
; DATA_TX_BURST  ; 0010  ; Unsigned Binary                                                                                       ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top:DUT|slave_wrapper:SLAVE_2|BRAM:BRAM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                  ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                  ;
; WIDTH_A                            ; 8                    ; Signed Integer                                           ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                           ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_A                     ; CLEAR0               ; Untyped                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; INIT_FILE                          ; 4KBRAM.mif           ; Untyped                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                  ;
; CBXI_PARAMETER                     ; altsyncram_lgl1      ; Untyped                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; IDLE           ; 1101  ; Unsigned Binary                                                                                       ;
; DATA_TX        ; 0001  ; Unsigned Binary                                                                                       ;
; DATA_TX_BURST  ; 0010  ; Unsigned Binary                                                                                       ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top:DUT|slave_wrapper:SLAVE_3|BRAM:BRAM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                  ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                  ;
; WIDTH_A                            ; 8                    ; Signed Integer                                           ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                           ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_A                     ; CLEAR0               ; Untyped                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; INIT_FILE                          ; 4KBRAM.mif           ; Untyped                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                  ;
; CBXI_PARAMETER                     ; altsyncram_lgl1      ; Untyped                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                    ;
+-------------------------------------------+-------------------------------------------------------------------------+
; Name                                      ; Value                                                                   ;
+-------------------------------------------+-------------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                       ;
; Entity Instance                           ; Top:DUT|slave_wrapper:SLAVE_1|BRAM:BRAM|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                             ;
;     -- WIDTH_A                            ; 8                                                                       ;
;     -- NUMWORDS_A                         ; 4096                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                            ;
;     -- WIDTH_B                            ; 1                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                               ;
; Entity Instance                           ; Top:DUT|slave_wrapper:SLAVE_2|BRAM:BRAM|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                             ;
;     -- WIDTH_A                            ; 8                                                                       ;
;     -- NUMWORDS_A                         ; 4096                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                            ;
;     -- WIDTH_B                            ; 1                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                               ;
; Entity Instance                           ; Top:DUT|slave_wrapper:SLAVE_3|BRAM:BRAM|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                             ;
;     -- WIDTH_A                            ; 8                                                                       ;
;     -- NUMWORDS_A                         ; 4096                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                            ;
;     -- WIDTH_B                            ; 1                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                               ;
+-------------------------------------------+-------------------------------------------------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "Top:DUT|slave_wrapper:SLAVE_3" ;
+-------------+-------+----------+--------------------------+
; Port        ; Type  ; Severity ; Details                  ;
+-------------+-------+----------+--------------------------+
; slave_delay ; Input ; Info     ; Stuck at GND             ;
+-------------+-------+----------+--------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "Top:DUT|slave_wrapper:SLAVE_2" ;
+-------------+-------+----------+--------------------------+
; Port        ; Type  ; Severity ; Details                  ;
+-------------+-------+----------+--------------------------+
; slave_delay ; Input ; Info     ; Stuck at GND             ;
+-------------+-------+----------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"            ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; write_en_in1 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "Top:DUT|slave_wrapper:SLAVE_1" ;
+-------------+-------+----------+--------------------------+
; Port        ; Type  ; Severity ; Details                  ;
+-------------+-------+----------+--------------------------+
; slave_delay ; Input ; Info     ; Stuck at GND             ;
+-------------+-------+----------+--------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Top:DUT|InterConn_Wrapper:BUS"                                                        ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; S1_CLK ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; S1_RST ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; S2_CLK ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; S2_RST ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; S3_CLK ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; S3_RST ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Top:DUT"                                                                                  ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; m1_busy    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; m2_busy    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; scaled_clk ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                           ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                                     ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------+
; 0              ; BRAM        ; 8     ; 4096  ; Read/Write ; Top:DUT|slave_wrapper:SLAVE_1|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated ;
; 1              ; BRAM        ; 8     ; 4096  ; Read/Write ; Top:DUT|slave_wrapper:SLAVE_2|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated ;
; 2              ; BRAM        ; 8     ; 4096  ; Read/Write ; Top:DUT|slave_wrapper:SLAVE_3|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 81                          ;
; cycloneiii_ff         ; 123                         ;
;     CLR               ; 15                          ;
;     ENA               ; 36                          ;
;     ENA CLR           ; 21                          ;
;     ENA CLR SLD       ; 36                          ;
;     ENA SCLR          ; 15                          ;
; cycloneiii_lcell_comb ; 193                         ;
;     arith             ; 45                          ;
;         2 data inputs ; 45                          ;
;     normal            ; 148                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 6                           ;
;         2 data inputs ; 12                          ;
;         3 data inputs ; 21                          ;
;         4 data inputs ; 108                         ;
; cycloneiii_ram_block  ; 24                          ;
;                       ;                             ;
; Max LUT depth         ; 3.00                        ;
; Average LUT depth     ; 1.77                        ;
+-----------------------+-----------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 227                                      ;
; cycloneiii_ff         ; 132                                      ;
;     CLR               ; 4                                        ;
;     ENA               ; 16                                       ;
;     ENA CLR           ; 74                                       ;
;     ENA SCLR          ; 6                                        ;
;     ENA SLD           ; 9                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; cycloneiii_lcell_comb ; 210                                      ;
;     arith             ; 9                                        ;
;         2 data inputs ; 9                                        ;
;     normal            ; 201                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 6                                        ;
;         2 data inputs ; 27                                       ;
;         3 data inputs ; 81                                       ;
;         4 data inputs ; 86                                       ;
;                       ;                                          ;
; Max LUT depth         ; 4.00                                     ;
; Average LUT depth     ; 1.89                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; sld_hub:auto_hub ; 00:00:00     ;
; Top              ; 00:00:01     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Tue Nov 28 21:38:54 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SystemBus -c SystemBus
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file scaledclock.sv
    Info (12023): Found entity 1: scaledclock File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/scaledclock.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file slave_wrapper.sv
    Info (12023): Found entity 1: slave_wrapper File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_wrapper.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file slave_port.sv
    Info (12023): Found entity 1: slave_port File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_port.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file slave_out_port.sv
    Info (12023): Found entity 1: slave_out_port File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_out_port.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file slave_in_port.sv
    Info (12023): Found entity 1: slave_in_port File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_in_port.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file interconn_wrapper.sv
    Info (12023): Found entity 1: InterConn_Wrapper File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/InterConn_Wrapper.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file interconn_multiplexer.sv
    Info (12023): Found entity 1: InterConn_Multiplexer File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/InterConn_Multiplexer.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file interconn_arbitter.sv
    Info (12023): Found entity 1: InterConn_Arbitter File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/InterConn_Arbitter.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file master_out_port.sv
    Info (12023): Found entity 1: master_out_port File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/master_out_port.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file master_in_port.sv
    Info (12023): Found entity 1: master_in_port File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/master_in_port.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file master_port.sv
    Info (12023): Found entity 1: master_port File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/master_port.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file top.sv
    Info (12023): Found entity 1: Top File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file top_tb.sv
    Info (12023): Found entity 1: Top_tb File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_tb.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file master_module.sv
    Info (12023): Found entity 1: master_module File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/master_module.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file event_handler.sv
    Info (12023): Found entity 1: event_handler File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/event_handler.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file input_commands.sv
    Info (12023): Found entity 1: input_commands File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/input_commands.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file bram.v
    Info (12023): Found entity 1: BRAM File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/BRAM.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file top_directtomaster.sv
    Info (12023): Found entity 1: Top_directToMaster File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_directToMaster.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file tb_top_directtomaster.sv
    Info (12023): Found entity 1: tb_Top_directToMaster File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/tb_Top_directToMaster.sv Line: 3
Warning (10222): Verilog HDL Parameter Declaration warning at master_out_port.sv(51): Parameter Declaration in module "master_out_port" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/master_out_port.sv Line: 51
Warning (10222): Verilog HDL Parameter Declaration warning at master_out_port.sv(53): Parameter Declaration in module "master_out_port" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/master_out_port.sv Line: 53
Warning (10222): Verilog HDL Parameter Declaration warning at master_in_port.sv(27): Parameter Declaration in module "master_in_port" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/master_in_port.sv Line: 27
Warning (10222): Verilog HDL Parameter Declaration warning at input_commands.sv(53): Parameter Declaration in module "input_commands" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/input_commands.sv Line: 53
Warning (10222): Verilog HDL Parameter Declaration warning at input_commands.sv(54): Parameter Declaration in module "input_commands" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/input_commands.sv Line: 54
Warning (10222): Verilog HDL Parameter Declaration warning at input_commands.sv(58): Parameter Declaration in module "input_commands" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/input_commands.sv Line: 58
Warning (10222): Verilog HDL Parameter Declaration warning at event_handler.sv(25): Parameter Declaration in module "event_handler" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/event_handler.sv Line: 25
Warning (10222): Verilog HDL Parameter Declaration warning at Top_directToMaster.sv(30): Parameter Declaration in module "Top_directToMaster" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_directToMaster.sv Line: 30
Info (12127): Elaborating entity "Top_tb" for the top level hierarchy
Warning (10755): Verilog HDL warning at Top_tb.sv(31): assignments to clk create a combinational loop File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_tb.sv Line: 31
Warning (10175): Verilog HDL warning at Top_tb.sv(175): ignoring unsupported system task File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_tb.sv Line: 175
Info (12128): Elaborating entity "Top" for hierarchy "Top:DUT" File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_tb.sv Line: 27
Info (12128): Elaborating entity "input_commands" for hierarchy "Top:DUT|input_commands:C_INPUTS" File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top.sv Line: 157
Warning (10230): Verilog HDL assignment warning at input_commands.sv(42): truncated value with size 32 to match size of target (1) File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/input_commands.sv Line: 42
Warning (10230): Verilog HDL assignment warning at input_commands.sv(43): truncated value with size 32 to match size of target (1) File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/input_commands.sv Line: 43
Warning (10230): Verilog HDL assignment warning at input_commands.sv(44): truncated value with size 32 to match size of target (1) File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/input_commands.sv Line: 44
Warning (10230): Verilog HDL assignment warning at input_commands.sv(84): truncated value with size 32 to match size of target (1) File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/input_commands.sv Line: 84
Warning (10230): Verilog HDL assignment warning at input_commands.sv(85): truncated value with size 32 to match size of target (1) File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/input_commands.sv Line: 85
Warning (10230): Verilog HDL assignment warning at input_commands.sv(87): truncated value with size 32 to match size of target (1) File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/input_commands.sv Line: 87
Warning (10230): Verilog HDL assignment warning at input_commands.sv(88): truncated value with size 32 to match size of target (1) File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/input_commands.sv Line: 88
Warning (10230): Verilog HDL assignment warning at input_commands.sv(210): truncated value with size 32 to match size of target (2) File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/input_commands.sv Line: 210
Warning (10230): Verilog HDL assignment warning at input_commands.sv(215): truncated value with size 32 to match size of target (2) File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/input_commands.sv Line: 215
Warning (10230): Verilog HDL assignment warning at input_commands.sv(217): truncated value with size 32 to match size of target (2) File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/input_commands.sv Line: 217
Info (12128): Elaborating entity "master_module" for hierarchy "Top:DUT|master_module:MASTER1" File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top.sv Line: 194
Info (12128): Elaborating entity "master_port" for hierarchy "Top:DUT|master_module:MASTER1|master_port:MASTER_PORT" File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/master_module.sv Line: 78
Info (12128): Elaborating entity "master_in_port" for hierarchy "Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT" File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/master_port.sv Line: 64
Info (12128): Elaborating entity "master_out_port" for hierarchy "Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT" File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/master_port.sv Line: 88
Warning (10230): Verilog HDL assignment warning at master_out_port.sv(408): truncated value with size 32 to match size of target (8) File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/master_out_port.sv Line: 408
Warning (10230): Verilog HDL assignment warning at master_out_port.sv(466): truncated value with size 32 to match size of target (8) File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/master_out_port.sv Line: 466
Warning (10230): Verilog HDL assignment warning at master_out_port.sv(481): truncated value with size 32 to match size of target (8) File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/master_out_port.sv Line: 481
Warning (10230): Verilog HDL assignment warning at master_out_port.sv(535): truncated value with size 32 to match size of target (8) File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/master_out_port.sv Line: 535
Warning (10230): Verilog HDL assignment warning at master_out_port.sv(574): truncated value with size 32 to match size of target (8) File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/master_out_port.sv Line: 574
Warning (10230): Verilog HDL assignment warning at master_out_port.sv(589): truncated value with size 32 to match size of target (8) File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/master_out_port.sv Line: 589
Warning (10230): Verilog HDL assignment warning at master_out_port.sv(760): truncated value with size 32 to match size of target (8) File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/master_out_port.sv Line: 760
Info (12128): Elaborating entity "event_handler" for hierarchy "Top:DUT|master_module:MASTER1|event_handler:event_handle" File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/master_module.sv Line: 100
Warning (10230): Verilog HDL assignment warning at event_handler.sv(56): truncated value with size 13 to match size of target (12) File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/event_handler.sv Line: 56
Warning (10230): Verilog HDL assignment warning at event_handler.sv(58): truncated value with size 13 to match size of target (12) File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/event_handler.sv Line: 58
Warning (10230): Verilog HDL assignment warning at event_handler.sv(67): truncated value with size 13 to match size of target (12) File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/event_handler.sv Line: 67
Warning (10230): Verilog HDL assignment warning at event_handler.sv(69): truncated value with size 13 to match size of target (12) File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/event_handler.sv Line: 69
Info (12128): Elaborating entity "InterConn_Wrapper" for hierarchy "Top:DUT|InterConn_Wrapper:BUS" File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top.sv Line: 310
Info (12128): Elaborating entity "InterConn_Arbitter" for hierarchy "Top:DUT|InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1" File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/InterConn_Wrapper.sv Line: 122
Warning (10036): Verilog HDL or VHDL warning at InterConn_Arbitter.sv(54): object "split_enabled" assigned a value but never read File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/InterConn_Arbitter.sv Line: 54
Info (12128): Elaborating entity "InterConn_Multiplexer" for hierarchy "Top:DUT|InterConn_Wrapper:BUS|InterConn_Multiplexer:Mux1" File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/InterConn_Wrapper.sv Line: 192
Info (12128): Elaborating entity "slave_wrapper" for hierarchy "Top:DUT|slave_wrapper:SLAVE_1" File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top.sv Line: 332
Info (12128): Elaborating entity "slave_port" for hierarchy "Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT" File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_wrapper.sv Line: 47
Info (10264): Verilog HDL Case Statement information at slave_port.sv(94): all case item expressions in this case statement are onehot File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_port.sv Line: 94
Warning (10230): Verilog HDL assignment warning at slave_port.sv(224): truncated value with size 32 to match size of target (5) File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_port.sv Line: 224
Warning (10230): Verilog HDL assignment warning at slave_port.sv(237): truncated value with size 32 to match size of target (5) File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_port.sv Line: 237
Info (10264): Verilog HDL Case Statement information at slave_port.sv(217): all case item expressions in this case statement are onehot File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_port.sv Line: 217
Info (12128): Elaborating entity "slave_in_port" for hierarchy "Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT" File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_port.sv Line: 79
Warning (10230): Verilog HDL assignment warning at slave_in_port.sv(110): truncated value with size 32 to match size of target (12) File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_in_port.sv Line: 110
Warning (10230): Verilog HDL assignment warning at slave_in_port.sv(123): truncated value with size 32 to match size of target (4) File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_in_port.sv Line: 123
Warning (10230): Verilog HDL assignment warning at slave_in_port.sv(130): truncated value with size 32 to match size of target (4) File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_in_port.sv Line: 130
Warning (10230): Verilog HDL assignment warning at slave_in_port.sv(182): truncated value with size 32 to match size of target (12) File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_in_port.sv Line: 182
Warning (10230): Verilog HDL assignment warning at slave_in_port.sv(183): truncated value with size 32 to match size of target (12) File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_in_port.sv Line: 183
Warning (10230): Verilog HDL assignment warning at slave_in_port.sv(191): truncated value with size 32 to match size of target (12) File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_in_port.sv Line: 191
Warning (10230): Verilog HDL assignment warning at slave_in_port.sv(192): truncated value with size 32 to match size of target (12) File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_in_port.sv Line: 192
Warning (10230): Verilog HDL assignment warning at slave_in_port.sv(275): truncated value with size 32 to match size of target (4) File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_in_port.sv Line: 275
Info (12128): Elaborating entity "slave_out_port" for hierarchy "Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT" File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_port.sv Line: 89
Info (10264): Verilog HDL Case Statement information at slave_out_port.sv(34): all case item expressions in this case statement are onehot File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_out_port.sv Line: 34
Info (12128): Elaborating entity "BRAM" for hierarchy "Top:DUT|slave_wrapper:SLAVE_1|BRAM:BRAM" File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_wrapper.sv Line: 57
Info (12128): Elaborating entity "altsyncram" for hierarchy "Top:DUT|slave_wrapper:SLAVE_1|BRAM:BRAM|altsyncram:altsyncram_component" File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/BRAM.v Line: 92
Info (12130): Elaborated megafunction instantiation "Top:DUT|slave_wrapper:SLAVE_1|BRAM:BRAM|altsyncram:altsyncram_component" File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/BRAM.v Line: 92
Info (12133): Instantiated megafunction "Top:DUT|slave_wrapper:SLAVE_1|BRAM:BRAM|altsyncram:altsyncram_component" with the following parameter: File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/BRAM.v Line: 92
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "4KBRAM.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=BRAM"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lgl1.tdf
    Info (12023): Found entity 1: altsyncram_lgl1 File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_lgl1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_lgl1" for hierarchy "Top:DUT|slave_wrapper:SLAVE_1|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated" File: d:/apps/quartusprime/files/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ipb2.tdf
    Info (12023): Found entity 1: altsyncram_ipb2 File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_ipb2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ipb2" for hierarchy "Top:DUT|slave_wrapper:SLAVE_1|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1" File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_lgl1.tdf Line: 39
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "Top:DUT|slave_wrapper:SLAVE_1|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_lgl1.tdf Line: 40
Info (12130): Elaborated megafunction instantiation "Top:DUT|slave_wrapper:SLAVE_1|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_lgl1.tdf Line: 40
Info (12133): Instantiated megafunction "Top:DUT|slave_wrapper:SLAVE_1|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_lgl1.tdf Line: 40
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1112686925"
    Info (12134): Parameter "NUMWORDS" = "4096"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "12"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "Top:DUT|slave_wrapper:SLAVE_1|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: d:/apps/quartusprime/files/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "Top:DUT|slave_wrapper:SLAVE_1|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: d:/apps/quartusprime/files/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "Top:DUT|slave_wrapper:SLAVE_1|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: d:/apps/quartusprime/files/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "Top:DUT|clk" is missing source, defaulting to GND File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top.sv Line: 120
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "clk" is missing source, defaulting to GND File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_tb.sv Line: 4
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2023.11.28.21:39:18 Progress: Loading sldb3d81451/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb3d81451/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/ip/sldb3d81451/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb3d81451/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/ip/sldb3d81451/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb3d81451/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/ip/sldb3d81451/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb3d81451/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/ip/sldb3d81451/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldb3d81451/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/ip/sldb3d81451/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 182
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/ip/sldb3d81451/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb3d81451/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/ip/sldb3d81451/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 86 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high File: d:/apps/quartusprime/files/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 386
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/output_files/SystemBus.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (15400): WYSIWYG primitive "Top:DUT|slave_wrapper:SLAVE_1|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ram_block3a0" has a port clk0 that is stuck at GND File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_ipb2.tdf Line: 37
Warning (15400): WYSIWYG primitive "Top:DUT|slave_wrapper:SLAVE_2|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ram_block3a0" has a port clk0 that is stuck at GND File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_ipb2.tdf Line: 37
Warning (15400): WYSIWYG primitive "Top:DUT|slave_wrapper:SLAVE_3|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ram_block3a0" has a port clk0 that is stuck at GND File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_ipb2.tdf Line: 37
Warning (15400): WYSIWYG primitive "Top:DUT|slave_wrapper:SLAVE_1|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ram_block3a1" has a port clk0 that is stuck at GND File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_ipb2.tdf Line: 37
Warning (15400): WYSIWYG primitive "Top:DUT|slave_wrapper:SLAVE_2|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ram_block3a1" has a port clk0 that is stuck at GND File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_ipb2.tdf Line: 37
Warning (15400): WYSIWYG primitive "Top:DUT|slave_wrapper:SLAVE_3|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ram_block3a1" has a port clk0 that is stuck at GND File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_ipb2.tdf Line: 37
Warning (15400): WYSIWYG primitive "Top:DUT|slave_wrapper:SLAVE_1|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ram_block3a2" has a port clk0 that is stuck at GND File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_ipb2.tdf Line: 37
Warning (15400): WYSIWYG primitive "Top:DUT|slave_wrapper:SLAVE_2|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ram_block3a2" has a port clk0 that is stuck at GND File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_ipb2.tdf Line: 37
Warning (15400): WYSIWYG primitive "Top:DUT|slave_wrapper:SLAVE_3|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ram_block3a2" has a port clk0 that is stuck at GND File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_ipb2.tdf Line: 37
Warning (15400): WYSIWYG primitive "Top:DUT|slave_wrapper:SLAVE_1|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ram_block3a3" has a port clk0 that is stuck at GND File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_ipb2.tdf Line: 37
Warning (15400): WYSIWYG primitive "Top:DUT|slave_wrapper:SLAVE_2|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ram_block3a3" has a port clk0 that is stuck at GND File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_ipb2.tdf Line: 37
Warning (15400): WYSIWYG primitive "Top:DUT|slave_wrapper:SLAVE_3|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ram_block3a3" has a port clk0 that is stuck at GND File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_ipb2.tdf Line: 37
Warning (15400): WYSIWYG primitive "Top:DUT|slave_wrapper:SLAVE_1|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ram_block3a4" has a port clk0 that is stuck at GND File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_ipb2.tdf Line: 37
Warning (15400): WYSIWYG primitive "Top:DUT|slave_wrapper:SLAVE_2|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ram_block3a4" has a port clk0 that is stuck at GND File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_ipb2.tdf Line: 37
Warning (15400): WYSIWYG primitive "Top:DUT|slave_wrapper:SLAVE_3|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ram_block3a4" has a port clk0 that is stuck at GND File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_ipb2.tdf Line: 37
Warning (15400): WYSIWYG primitive "Top:DUT|slave_wrapper:SLAVE_1|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ram_block3a5" has a port clk0 that is stuck at GND File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_ipb2.tdf Line: 37
Warning (15400): WYSIWYG primitive "Top:DUT|slave_wrapper:SLAVE_2|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ram_block3a5" has a port clk0 that is stuck at GND File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_ipb2.tdf Line: 37
Warning (15400): WYSIWYG primitive "Top:DUT|slave_wrapper:SLAVE_3|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ram_block3a5" has a port clk0 that is stuck at GND File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_ipb2.tdf Line: 37
Warning (15400): WYSIWYG primitive "Top:DUT|slave_wrapper:SLAVE_1|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ram_block3a6" has a port clk0 that is stuck at GND File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_ipb2.tdf Line: 37
Warning (15400): WYSIWYG primitive "Top:DUT|slave_wrapper:SLAVE_2|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ram_block3a6" has a port clk0 that is stuck at GND File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_ipb2.tdf Line: 37
Warning (15400): WYSIWYG primitive "Top:DUT|slave_wrapper:SLAVE_3|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ram_block3a6" has a port clk0 that is stuck at GND File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_ipb2.tdf Line: 37
Warning (15400): WYSIWYG primitive "Top:DUT|slave_wrapper:SLAVE_1|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ram_block3a7" has a port clk0 that is stuck at GND File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_ipb2.tdf Line: 37
Warning (15400): WYSIWYG primitive "Top:DUT|slave_wrapper:SLAVE_2|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ram_block3a7" has a port clk0 that is stuck at GND File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_ipb2.tdf Line: 37
Warning (15400): WYSIWYG primitive "Top:DUT|slave_wrapper:SLAVE_3|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ram_block3a7" has a port clk0 that is stuck at GND File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_ipb2.tdf Line: 37
Info (21057): Implemented 475 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 1 output pins
    Info (21061): Implemented 446 logic cells
    Info (21064): Implemented 24 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 71 warnings
    Info: Peak virtual memory: 4905 megabytes
    Info: Processing ended: Tue Nov 28 21:39:29 2023
    Info: Elapsed time: 00:00:35
    Info: Total CPU time (on all processors): 00:00:16


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/output_files/SystemBus.map.smsg.


