// Seed: 4094822412
module module_0 (
    input wand id_0,
    output supply1 id_1,
    input supply0 id_2,
    input supply0 id_3,
    input wor id_4,
    input wire id_5,
    output wand id_6,
    output tri id_7,
    input supply1 id_8,
    output supply1 id_9,
    input tri id_10,
    input wor id_11,
    output tri1 id_12,
    input tri id_13,
    input wand id_14,
    output supply1 id_15
);
  wire id_17;
  assign id_9 = id_10;
  wire id_18;
endmodule
module module_1 (
    output uwire   id_0,
    input  uwire   id_1,
    input  supply0 id_2,
    input  uwire   id_3
);
  wire id_5;
  module_0(
      id_3, id_0, id_2, id_3, id_3, id_1, id_0, id_0, id_3, id_0, id_2, id_1, id_0, id_3, id_3, id_0
  );
endmodule
