// Seed: 431771176
module module_0 (
    output supply0 id_0,
    input wor id_1,
    output tri0 id_2,
    output tri id_3,
    output tri id_4,
    output tri0 id_5
);
  uwire id_7;
  assign id_3 = id_7;
  assign id_7 = id_7;
endmodule
module module_1 (
    input wire id_0,
    input tri1 id_1,
    input supply0 id_2,
    input supply0 id_3,
    output supply0 id_4,
    output wire id_5,
    input supply1 id_6,
    input uwire id_7,
    output wire id_8,
    input wor id_9
    , id_39,
    inout wire id_10,
    output tri id_11,
    input supply1 id_12,
    output wand id_13,
    input tri0 id_14,
    output tri1 id_15,
    input tri1 id_16,
    input tri0 id_17,
    output supply1 id_18,
    output wand id_19,
    output tri1 id_20,
    output uwire id_21,
    input wire id_22,
    output uwire id_23,
    output wand id_24,
    output wor id_25,
    input uwire id_26,
    input tri id_27,
    output wand id_28,
    input wor id_29,
    input wire id_30,
    input tri0 id_31,
    input wand id_32,
    input wand id_33,
    input tri id_34,
    input wand id_35,
    output wand id_36,
    input wire id_37
);
  assign id_13 = id_1;
  module_0(
      id_19, id_16, id_19, id_21, id_21, id_13
  );
endmodule
