# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../IMP.gen/sources_1/ip/clk_wiz_0" \
"../../../../IMP.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" \
"../../../../IMP.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_sim_netlist.v" \
"../../../../IMP.srcs/sources_1/new/ISP/HSV2RGB/HSV2RGB_Top.v" \
"../../../../IMP.srcs/sources_1/new/ISP/Pixel_Artibter/ISPCore.v" \
"../../../../IMP.srcs/sources_1/new/ISP/RGB2HSV/RGB2HSV_Top.v" \
"../../../../IMP.srcs/sources_1/new/ISP/RGB2HSV/inverse_value_ram.v" \

sv xil_defaultlib  --include "../../../../IMP.gen/sources_1/ip/clk_wiz_0" \
"../../../../IMP.srcs/sources_1/new/ISP/Pixel_Artibter/ArbiterV2/DMUX.sv" \
"../../../../IMP.srcs/sources_1/new/ISP/Pixel_Artibter/ArbiterV2/ISP_Top.sv" \
"../../../../IMP.srcs/sources_1/new/ISP/Pixel_Artibter/ArbiterV2/MUX.sv" \
"../../../../IMP.srcs/sources_1/new/ISP/Pixel_Artibter/ArbiterV2/PriorityEncoder.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
