<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="edge_detect.cpp:31:34" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 3 has been inferred" BundleName="gmem" VarName="in_img" LoopLoc="edge_detect.cpp:31:34" LoopName="VITIS_LOOP_31_3" ParentFunc="edge_detect(ap_uint&lt;8&gt; (*) [960], ap_uint&lt;8&gt; (*) [960], int, int, int, int)" Length="3" Direction="read" AccessID="scevgep3seq" OrigID="for.inc.load.11" OrigAccess-DebugLoc="edge_detect.cpp:32:40" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="edge_detect.cpp:30:30" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="gmem" VarName="in_img" LoopLoc="edge_detect.cpp:30:30" LoopName="VITIS_LOOP_30_2" ParentFunc="edge_detect(ap_uint&lt;8&gt; (*) [960], ap_uint&lt;8&gt; (*) [960], int, int, int, int)" OrigID="scevgep3seq" OrigAccess-DebugLoc="edge_detect.cpp:31:34" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="edge_detect.cpp:58:26" msg_id="214-232" msg_severity="INFO" msg_body="Access store is in the conditional branch" resolution="214-232" BundleName="gmem" VarName="out_img" LoopLoc="edge_detect.cpp:58:26" LoopName="VITIS_LOOP_58_7" ParentFunc="edge_detect(ap_uint&lt;8&gt; (*) [960], ap_uint&lt;8&gt; (*) [960], int, int, int, int)" OrigID="if.end.store.1" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="edge_detect.cpp:58:26" msg_id="214-232" msg_severity="INFO" msg_body="Access store is in the conditional branch" resolution="214-232" BundleName="gmem" VarName="out_img" LoopLoc="edge_detect.cpp:58:26" LoopName="VITIS_LOOP_58_7" ParentFunc="edge_detect(ap_uint&lt;8&gt; (*) [960], ap_uint&lt;8&gt; (*) [960], int, int, int, int)" OrigID="if.then.store.3" OrigAccess-DebugLoc="edge_detect.cpp:61:31" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="edge_detect.cpp:31:34" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="in_img" LoopLoc="edge_detect.cpp:31:34" LoopName="VITIS_LOOP_31_3" ParentFunc="edge_detect(ap_uint&lt;8&gt; (*) [960], ap_uint&lt;8&gt; (*) [960], int, int, int, int)" OrigID="scevgep3seq" OrigAccess-DebugLoc="edge_detect.cpp:31:34" OrigDirection="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="edge_detect.cpp:31:34" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 3 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" Length="3" Width="8" Direction="read"/>
</VitisHLS:BurstInfo>

