set tool_name "ModelSim-Altera (VHDL)"
set corner_file_list {
	{{"Slow Model"} {ffjk.vho ffjk_vhd.sdo}}
	{{"Fast Model"} {ffjk_fast.vho ffjk_vhd_fast.sdo}}
}
