+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512

----------------------------------------------------------------------------- 
heFFTe performance test
----------------------------------------------------------------------------- 
Backend:   fftw
Size:      512x512x512
MPI ranks: 1024
Grids: (8, 8, 16)  (1, 32, 32)  (32, 1, 32)  (32, 32, 1)  (8, 8, 16)  
Time per run: 0.0305261 (s)
Performance:  593.57 GFlops/s
Memory usage: 4MB/rank
Tolerance:    0.0005
Max error:    1.34297e-06

Application 28483636 resources: utime ~2845s, stime ~403s, Rss ~52792, inblocks ~1685908, outblocks ~304
