INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/avach/Documents/XilinixProjects/lab_3/lab_3.srcs/sources_1/new/pe_casez.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CASEZ_ENC8_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/avach/Documents/XilinixProjects/lab_3/lab_3.srcs/sources_1/new/pe_for.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FOR_ENC8_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/avach/Documents/XilinixProjects/lab_3/lab_3.srcs/sources_1/new/pe_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ENC8_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/avach/Documents/XilinixProjects/lab_3/lab_3.srcs/sim_1/new/tb_encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/avach/Documents/XilinixProjects/lab_3/lab_3.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
