# Generated by Yosys 0.60+36 (git sha1 2833a4450, clang++ 18.1.8 -fPIC -O3)
autoidx 426
attribute \src "timer_regs.sv:9.1-140.10"
attribute \hdlname "timer_regs"
module \timer_regs
  attribute \src "timer_regs.sv:15.25-15.27"
  wire input 4 \we
  attribute \src "timer_regs.sv:17.25-17.30"
  wire width 32 input 6 \wdata
  attribute \src "timer_regs.sv:11.25-11.30"
  wire input 2 \rst_n
  attribute \src "timer_regs.sv:54.18-54.25"
  wire width 32 \reg_pre
  attribute \src "timer_regs.sv:53.18-53.26"
  wire width 32 \reg_load
  attribute \src "timer_regs.sv:58.18-58.29"
  wire width 32 \reg_int_sts
  attribute \src "timer_regs.sv:57.18-57.28"
  wire width 32 \reg_int_en
  attribute \src "timer_regs.sv:52.18-52.26"
  wire width 32 \reg_ctrl
  attribute \src "timer_regs.sv:55.18-55.25"
  wire width 32 \reg_cmp
  attribute \src "timer_regs.sv:56.18-56.25"
  wire width 32 \reg_cap
  attribute \src "timer_regs.sv:18.25-18.30"
  wire width 32 output 7 \rdata
  attribute \src "timer_regs.sv:24.25-24.31"
  wire output 11 \pwm_en
  attribute \src "timer_regs.sv:28.25-28.32"
  wire width 16 output 15 \pre_val
  attribute \src "timer_regs.sv:27.25-27.31"
  wire output 14 \pre_en
  attribute \src "timer_regs.sv:22.25-22.29"
  wire output 9 \mode
  attribute \src "timer_regs.sv:29.25-29.33"
  wire width 32 output 16 \load_val
  attribute \src "timer_regs.sv:31.25-31.33"
  wire output 18 \load_cmd
  attribute \src "timer_regs.sv:38.25-38.31"
  wire output 23 \intr_o
  attribute \src "timer_regs.sv:25.25-25.31"
  wire output 12 \ext_en
  attribute \src "timer_regs.sv:21.25-21.27"
  wire output 8 \en
  attribute \src "timer_regs.sv:23.25-23.28"
  wire output 10 \dir
  attribute \src "timer_regs.sv:32.25-32.36"
  wire width 32 input 19 \current_val
  attribute \src "timer_regs.sv:14.25-14.27"
  wire input 3 \cs
  attribute \src "timer_regs.sv:35.25-35.33"
  wire input 22 \core_irq
  attribute \src "timer_regs.sv:30.25-30.32"
  wire width 32 output 17 \cmp_val
  attribute \src "timer_regs.sv:10.25-10.28"
  wire input 1 \clk
  attribute \src "timer_regs.sv:33.25-33.36"
  wire width 32 input 20 \capture_val
  attribute \src "timer_regs.sv:34.25-34.36"
  wire input 21 \capture_stb
  attribute \src "timer_regs.sv:26.25-26.31"
  wire output 13 \cap_en
  attribute \src "timer_regs.sv:16.25-16.29"
  wire width 6 input 5 \addr
  wire $procmux$291_CMP
  wire $procmux$286_CMP
  wire $procmux$280_CMP
  wire width 32 $procmux$279_Y
  wire width 32 $procmux$270_Y
  wire $procmux$263_CMP
  wire width 32 $procmux$262_Y
  wire $procmux$256_CMP
  wire width 32 $procmux$255_Y
  wire $procmux$248_CMP
  wire width 32 $procmux$247_Y
  wire $procmux$242_Y
  wire $procmux$240_Y
  wire $procmux$238_Y
  wire $procmux$235_CMP
  wire $procmux$234_Y
  wire $procmux$232_Y
  wire $procmux$230_Y
  attribute \src "timer_regs.sv:122.17-122.25"
  wire $logic_and$timer_regs.sv:122$58_Y
  attribute \src "timer_regs.sv:117.17-117.38"
  wire $logic_and$timer_regs.sv:117$57_Y
  attribute \src "timer_regs.sv:73.37-73.54"
  wire $eq$timer_regs.sv:73$49_Y
  attribute \src "timer_regs.sv:80.23-80.47"
  wire width 32 $and$timer_regs.sv:80$52_Y
  attribute \src "timer_regs.sv:83.16-83.16"
  wire width 32 $2\rdata[31:0]
  attribute \src "timer_regs.sv:101.5-138.8"
  wire width 32 $0\reg_pre[31:0]
  attribute \src "timer_regs.sv:101.5-138.8"
  wire width 32 $0\reg_load[31:0]
  attribute \src "timer_regs.sv:101.5-138.8"
  wire width 32 $0\reg_int_sts[31:0]
  attribute \src "timer_regs.sv:101.5-138.8"
  wire width 32 $0\reg_int_en[31:0]
  attribute \src "timer_regs.sv:101.5-138.8"
  wire width 32 $0\reg_ctrl[31:0]
  attribute \src "timer_regs.sv:101.5-138.8"
  wire width 32 $0\reg_cmp[31:0]
  attribute \src "timer_regs.sv:101.5-138.8"
  wire width 32 $0\reg_cap[31:0]
  attribute \src "timer_regs.sv:76.23-76.52"
  cell $mux $ternary$timer_regs.sv:76$51
    parameter \WIDTH 32
    connect \Y \load_val
    connect \S \load_cmd
    connect \B \wdata
    connect \A \reg_load
  end
  attribute \src "timer_regs.sv:80.21-80.48"
  cell $reduce_or $reduce_or$timer_regs.sv:80$53
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y \intr_o
    connect \A $and$timer_regs.sv:80$52_Y
  end
  attribute \src "timer_regs.sv:85.13-85.15|timer_regs.sv:85.9-97.12"
  attribute \full_case 1
  cell $mux $procmux$297
    parameter \WIDTH 32
    connect \Y \rdata
    connect \S \cs
    connect \B $2\rdata[31:0]
    connect \A 0
  end
  attribute \src "timer_regs.sv:88.48-88.48|timer_regs.sv:86.13-96.20"
  attribute \full_case 1
  cell $eq $procmux$291_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 4
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $procmux$291_CMP
    connect \B 4'1000
    connect \A \addr
  end
  attribute \src "timer_regs.sv:93.47-93.47|timer_regs.sv:86.13-96.20"
  attribute \full_case 1
  cell $eq $procmux$286_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $procmux$286_CMP
    connect \B 5'11100
    connect \A \addr
  end
  attribute \src "timer_regs.sv:93.47-93.47|timer_regs.sv:86.13-96.20"
  attribute \full_case 1
  cell $pmux $procmux$285
    parameter \WIDTH 32
    parameter \S_WIDTH 8
    connect \Y $2\rdata[31:0]
    connect \S { $procmux$280_CMP $eq$timer_regs.sv:73$49_Y $procmux$291_CMP $procmux$263_CMP $procmux$248_CMP $procmux$235_CMP $procmux$256_CMP $procmux$286_CMP }
    connect \B { \reg_ctrl \reg_load \current_val \reg_pre \reg_int_en \reg_int_sts \reg_cmp \reg_cap }
    connect \A 0
  end
  attribute \src "timer_regs.sv:122.17-122.25|timer_regs.sv:122.13-136.16"
  cell $mux $procmux$281
    parameter \WIDTH 32
    connect \Y $0\reg_ctrl[31:0]
    connect \S $logic_and$timer_regs.sv:122$58_Y
    connect \B $procmux$279_Y
    connect \A \reg_ctrl
  end
  attribute \src "timer_regs.sv:123.28-123.28|timer_regs.sv:123.17-135.24"
  cell $logic_not $procmux$280_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $procmux$280_CMP
    connect \A \addr
  end
  attribute \src "timer_regs.sv:123.28-123.28|timer_regs.sv:123.17-135.24"
  cell $mux $procmux$279
    parameter \WIDTH 32
    connect \Y $procmux$279_Y
    connect \S $procmux$280_CMP
    connect \B \wdata
    connect \A \reg_ctrl
  end
  attribute \src "timer_regs.sv:122.17-122.25|timer_regs.sv:122.13-136.16"
  cell $mux $procmux$272
    parameter \WIDTH 32
    connect \Y $0\reg_load[31:0]
    connect \S $logic_and$timer_regs.sv:122$58_Y
    connect \B $procmux$270_Y
    connect \A \reg_load
  end
  attribute \src "timer_regs.sv:124.53-124.53|timer_regs.sv:123.17-135.24"
  cell $mux $procmux$270
    parameter \WIDTH 32
    connect \Y $procmux$270_Y
    connect \S $eq$timer_regs.sv:73$49_Y
    connect \B \wdata
    connect \A \reg_load
  end
  attribute \src "timer_regs.sv:122.17-122.25|timer_regs.sv:122.13-136.16"
  cell $mux $procmux$264
    parameter \WIDTH 32
    connect \Y $0\reg_pre[31:0]
    connect \S $logic_and$timer_regs.sv:122$58_Y
    connect \B $procmux$262_Y
    connect \A \reg_pre
  end
  attribute \src "timer_regs.sv:125.53-125.53|timer_regs.sv:123.17-135.24"
  cell $eq $procmux$263_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 4
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $procmux$263_CMP
    connect \B 4'1100
    connect \A \addr
  end
  attribute \src "timer_regs.sv:125.53-125.53|timer_regs.sv:123.17-135.24"
  cell $mux $procmux$262
    parameter \WIDTH 32
    connect \Y $procmux$262_Y
    connect \S $procmux$263_CMP
    connect \B \wdata
    connect \A \reg_pre
  end
  attribute \src "timer_regs.sv:122.17-122.25|timer_regs.sv:122.13-136.16"
  cell $mux $procmux$257
    parameter \WIDTH 32
    connect \Y $0\reg_cmp[31:0]
    connect \S $logic_and$timer_regs.sv:122$58_Y
    connect \B $procmux$255_Y
    connect \A \reg_cmp
  end
  attribute \src "timer_regs.sv:126.53-126.53|timer_regs.sv:123.17-135.24"
  cell $eq $procmux$256_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $procmux$256_CMP
    connect \B 5'11000
    connect \A \addr
  end
  attribute \src "timer_regs.sv:126.53-126.53|timer_regs.sv:123.17-135.24"
  cell $mux $procmux$255
    parameter \WIDTH 32
    connect \Y $procmux$255_Y
    connect \S $procmux$256_CMP
    connect \B \wdata
    connect \A \reg_cmp
  end
  attribute \src "timer_regs.sv:117.17-117.38|timer_regs.sv:117.13-119.16"
  cell $mux $procmux$251
    parameter \WIDTH 32
    connect \Y $0\reg_cap[31:0]
    connect \S $logic_and$timer_regs.sv:117$57_Y
    connect \B \capture_val
    connect \A \reg_cap
  end
  attribute \src "timer_regs.sv:122.17-122.25|timer_regs.sv:122.13-136.16"
  cell $mux $procmux$249
    parameter \WIDTH 32
    connect \Y $0\reg_int_en[31:0]
    connect \S $logic_and$timer_regs.sv:122$58_Y
    connect \B $procmux$247_Y
    connect \A \reg_int_en
  end
  attribute \src "timer_regs.sv:127.53-127.53|timer_regs.sv:123.17-135.24"
  cell $eq $procmux$248_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $procmux$248_CMP
    connect \B 5'10000
    connect \A \addr
  end
  attribute \src "timer_regs.sv:127.53-127.53|timer_regs.sv:123.17-135.24"
  cell $mux $procmux$247
    parameter \WIDTH 32
    connect \Y $procmux$247_Y
    connect \S $procmux$248_CMP
    connect \B \wdata
    connect \A \reg_int_en
  end
  attribute \src "timer_regs.sv:122.17-122.25|timer_regs.sv:122.13-136.16"
  cell $mux $procmux$244
    parameter \WIDTH 1
    connect \Y $0\reg_int_sts[31:0] [0]
    connect \S $logic_and$timer_regs.sv:122$58_Y
    connect \B $procmux$242_Y
    connect \A $procmux$238_Y
  end
  attribute \src "timer_regs.sv:128.55-128.55|timer_regs.sv:123.17-135.24"
  cell $mux $procmux$242
    parameter \WIDTH 1
    connect \Y $procmux$242_Y
    connect \S $procmux$235_CMP
    connect \B $procmux$240_Y
    connect \A $procmux$238_Y
  end
  attribute \src "timer_regs.sv:131.29-131.37|timer_regs.sv:131.25-131.62"
  cell $mux $procmux$240
    parameter \WIDTH 1
    connect \Y $procmux$240_Y
    connect \S \wdata [0]
    connect \B 1'0
    connect \A $procmux$238_Y
  end
  attribute \src "timer_regs.sv:112.17-112.25|timer_regs.sv:112.13-112.55"
  cell $mux $procmux$238
    parameter \WIDTH 1
    connect \Y $procmux$238_Y
    connect \S \core_irq
    connect \B 1'1
    connect \A \reg_int_sts [0]
  end
  attribute \src "timer_regs.sv:122.17-122.25|timer_regs.sv:122.13-136.16"
  cell $mux $procmux$236
    parameter \WIDTH 1
    connect \Y $0\reg_int_sts[31:0] [1]
    connect \S $logic_and$timer_regs.sv:122$58_Y
    connect \B $procmux$234_Y
    connect \A $procmux$230_Y
  end
  attribute \src "timer_regs.sv:128.55-128.55|timer_regs.sv:123.17-135.24"
  cell $eq $procmux$235_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $procmux$235_CMP
    connect \B 5'10100
    connect \A \addr
  end
  attribute \src "timer_regs.sv:128.55-128.55|timer_regs.sv:123.17-135.24"
  cell $mux $procmux$234
    parameter \WIDTH 1
    connect \Y $procmux$234_Y
    connect \S $procmux$235_CMP
    connect \B $procmux$232_Y
    connect \A $procmux$230_Y
  end
  attribute \src "timer_regs.sv:132.29-132.37|timer_regs.sv:132.25-132.62"
  cell $mux $procmux$232
    parameter \WIDTH 1
    connect \Y $procmux$232_Y
    connect \S \wdata [1]
    connect \B 1'0
    connect \A $procmux$230_Y
  end
  attribute \src "timer_regs.sv:113.17-113.28|timer_regs.sv:113.13-113.55"
  cell $mux $procmux$230
    parameter \WIDTH 1
    connect \Y $procmux$230_Y
    connect \S \capture_stb
    connect \B 1'1
    connect \A \reg_int_sts [1]
  end
  attribute \src "timer_regs.sv:101.5-138.8"
  attribute \always_ff 1
  cell $adff $procdff$424
    parameter \WIDTH 32
    parameter \CLK_POLARITY 1'1
    parameter \ARST_VALUE 0
    parameter \ARST_POLARITY 0
    connect \Q \reg_int_sts
    connect \D { \reg_int_sts [31:2] $0\reg_int_sts[31:0] [1:0] }
    connect \CLK \clk
    connect \ARST \rst_n
  end
  attribute \src "timer_regs.sv:101.5-138.8"
  attribute \always_ff 1
  cell $adff $procdff$419
    parameter \WIDTH 32
    parameter \CLK_POLARITY 1'1
    parameter \ARST_VALUE 0
    parameter \ARST_POLARITY 0
    connect \Q \reg_int_en
    connect \D $0\reg_int_en[31:0]
    connect \CLK \clk
    connect \ARST \rst_n
  end
  attribute \src "timer_regs.sv:101.5-138.8"
  attribute \always_ff 1
  cell $adff $procdff$414
    parameter \WIDTH 32
    parameter \CLK_POLARITY 1'1
    parameter \ARST_VALUE 0
    parameter \ARST_POLARITY 0
    connect \Q \reg_cap
    connect \D $0\reg_cap[31:0]
    connect \CLK \clk
    connect \ARST \rst_n
  end
  attribute \src "timer_regs.sv:101.5-138.8"
  attribute \always_ff 1
  cell $adff $procdff$409
    parameter \WIDTH 32
    parameter \CLK_POLARITY 1'1
    parameter \ARST_VALUE 0
    parameter \ARST_POLARITY 0
    connect \Q \reg_cmp
    connect \D $0\reg_cmp[31:0]
    connect \CLK \clk
    connect \ARST \rst_n
  end
  attribute \src "timer_regs.sv:101.5-138.8"
  attribute \always_ff 1
  cell $adff $procdff$404
    parameter \WIDTH 32
    parameter \CLK_POLARITY 1'1
    parameter \ARST_VALUE 0
    parameter \ARST_POLARITY 0
    connect \Q \reg_pre
    connect \D $0\reg_pre[31:0]
    connect \CLK \clk
    connect \ARST \rst_n
  end
  attribute \src "timer_regs.sv:101.5-138.8"
  attribute \always_ff 1
  cell $adff $procdff$399
    parameter \WIDTH 32
    parameter \CLK_POLARITY 1'1
    parameter \ARST_VALUE 0
    parameter \ARST_POLARITY 0
    connect \Q \reg_load
    connect \D $0\reg_load[31:0]
    connect \CLK \clk
    connect \ARST \rst_n
  end
  attribute \src "timer_regs.sv:101.5-138.8"
  attribute \always_ff 1
  cell $adff $procdff$394
    parameter \WIDTH 32
    parameter \CLK_POLARITY 1'1
    parameter \ARST_VALUE 0
    parameter \ARST_POLARITY 0
    connect \Q \reg_ctrl
    connect \D $0\reg_ctrl[31:0]
    connect \CLK \clk
    connect \ARST \rst_n
  end
  attribute \src "timer_regs.sv:73.24-73.55"
  cell $logic_and $logic_and$timer_regs.sv:73$50
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \load_cmd
    connect \B $eq$timer_regs.sv:73$49_Y
    connect \A $logic_and$timer_regs.sv:122$58_Y
  end
  attribute \src "timer_regs.sv:122.17-122.25"
  cell $logic_and $logic_and$timer_regs.sv:122$58
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_and$timer_regs.sv:122$58_Y
    connect \B \we
    connect \A \cs
  end
  attribute \src "timer_regs.sv:117.17-117.38"
  cell $logic_and $logic_and$timer_regs.sv:117$57
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_and$timer_regs.sv:117$57_Y
    connect \B \reg_ctrl [6]
    connect \A \capture_stb
  end
  attribute \src "timer_regs.sv:73.37-73.54"
  cell $eq $eq$timer_regs.sv:73$49
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $eq$timer_regs.sv:73$49_Y
    connect \B 3'100
    connect \A \addr
  end
  attribute \src "timer_regs.sv:80.23-80.47"
  cell $and $and$timer_regs.sv:80$52
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 32
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y $and$timer_regs.sv:80$52_Y
    connect \B \reg_int_en
    connect \A \reg_int_sts
  end
  connect $0\reg_int_sts[31:0] [31:2] \reg_int_sts [31:2]
  connect \cap_en \reg_ctrl [6]
  connect \cmp_val \reg_cmp
  connect \dir \reg_ctrl [3]
  connect \en \reg_ctrl [0]
  connect \ext_en \reg_ctrl [5]
  connect \mode \reg_ctrl [1]
  connect \pre_en \reg_ctrl [2]
  connect \pre_val \reg_pre [15:0]
  connect \pwm_en \reg_ctrl [4]
end
attribute \src "timer_core.sv:9.1-192.10"
attribute \hdlname "timer_core"
module \timer_core
  attribute \src "timer_core.sv:34.25-34.34"
  wire output 19 \trigger_o
  attribute \src "timer_core.sv:41.18-41.22"
  wire \tick
  attribute \src "timer_core.sv:11.25-11.30"
  wire input 2 \rst_n
  attribute \src "timer_core.sv:33.25-33.30"
  wire output 18 \pwm_o
  attribute \src "timer_core.sv:17.25-17.31"
  wire input 6 \pwm_en
  attribute \src "timer_core.sv:40.18-40.27"
  wire width 16 \prescaler
  attribute \src "timer_core.sv:20.25-20.32"
  wire width 16 input 9 \pre_val
  attribute \src "timer_core.sv:19.25-19.31"
  wire input 8 \pre_en
  attribute \src "timer_core.sv:110.11-110.18"
  wire \op_done
  attribute \src "timer_core.sv:15.25-15.29"
  wire input 4 \mode
  attribute \src "timer_core.sv:21.25-21.33"
  wire width 32 input 10 \load_val
  attribute \src "timer_core.sv:23.25-23.33"
  wire input 12 \load_cmd
  attribute \src "timer_core.sv:35.25-35.28"
  wire output 20 \irq
  attribute \src "timer_core.sv:43.18-43.26"
  wire \ext_tick
  attribute \src "timer_core.sv:46.23-46.34"
  wire \ext_meas_re
  attribute \src "timer_core.sv:26.25-26.35"
  wire input 13 \ext_meas_i
  attribute \src "timer_core.sv:46.11-46.21"
  wire \ext_meas_d
  attribute \src "timer_core.sv:18.25-18.31"
  wire input 7 \ext_en
  attribute \src "timer_core.sv:14.25-14.27"
  wire input 3 \en
  attribute \src "timer_core.sv:16.25-16.28"
  wire input 5 \dir
  attribute \src "timer_core.sv:30.25-30.36"
  wire width 32 output 15 \current_val
  attribute \src "timer_core.sv:39.18-39.25"
  wire width 32 \counter
  attribute \src "timer_core.sv:22.25-22.32"
  wire width 32 input 11 \cmp_val
  attribute \src "timer_core.sv:42.18-42.26"
  wire \clk_tick
  attribute \src "timer_core.sv:10.25-10.28"
  wire input 1 \clk
  attribute \src "timer_core.sv:31.25-31.36"
  wire width 32 output 16 \capture_val
  attribute \src "timer_core.sv:32.25-32.36"
  wire output 17 \capture_stb
  attribute \src "timer_core.sv:47.22-47.32"
  wire \capture_re
  attribute \src "timer_core.sv:27.25-27.34"
  wire input 14 \capture_i
  attribute \src "timer_core.sv:47.11-47.20"
  wire \capture_d
  attribute \src "timer_core.sv:141.34-141.45"
  wire width 32 $sub$timer_core.sv:141$40_Y
  wire width 16 $procmux$184_Y
  wire width 16 $procmux$182_Y
  wire width 16 $procmux$180_Y
  wire $procmux$172_Y
  wire $procmux$170_Y
  wire $procmux$168_Y
  wire $procmux$160_Y
  wire $procmux$158_Y
  wire $procmux$155_Y
  wire width 32 $procmux$150_Y
  wire width 32 $procmux$148_Y
  wire width 32 $procmux$146_Y
  wire width 32 $procmux$144_Y
  wire width 32 $procmux$139_Y
  wire width 32 $procmux$137_Y
  wire $procmux$114_Y
  wire $procmux$112_Y
  wire $procmux$110_Y
  wire $procmux$106_Y
  attribute \src "timer_core.sv:188.26-188.43"
  wire $lt$timer_core.sv:188$47_Y
  attribute \src "timer_core.sv:114.22-114.37"
  wire $logic_or$timer_core.sv:114$21_Y
  attribute \src "timer_core.sv:87.28-87.35"
  wire $logic_not$timer_core.sv:87$13_Y
  attribute \src "timer_core.sv:63.39-63.49"
  wire $logic_not$timer_core.sv:63$7_Y
  attribute \src "timer_core.sv:62.40-62.51"
  wire $logic_not$timer_core.sv:62$5_Y
  attribute \src "timer_core.sv:116.45-116.53"
  wire $logic_not$timer_core.sv:116$25_Y
  attribute \src "timer_core.sv:116.36-116.41"
  wire $logic_not$timer_core.sv:116$23_Y
  attribute \src "timer_core.sv:114.34-114.37"
  wire $logic_not$timer_core.sv:114$20_Y
  attribute \src "timer_core.sv:87.22-87.35"
  wire $logic_and$timer_core.sv:87$14_Y
  attribute \src "timer_core.sv:132.22-132.44"
  wire $logic_and$timer_core.sv:132$37_Y
  attribute \src "timer_core.sv:118.22-118.56"
  wire $logic_and$timer_core.sv:118$32_Y
  attribute \src "timer_core.sv:117.17-117.44"
  wire $logic_and$timer_core.sv:117$29_Y
  attribute \src "timer_core.sv:116.22-116.53"
  wire $logic_and$timer_core.sv:116$26_Y
  attribute \src "timer_core.sv:116.22-116.41"
  wire $logic_and$timer_core.sv:116$24_Y
  attribute \src "timer_core.sv:116.22-116.32"
  wire $logic_and$timer_core.sv:116$22_Y
  attribute \src "timer_core.sv:184.26-184.44"
  wire $le$timer_core.sv:184$46_Y
  attribute \src "timer_core.sv:89.21-89.35"
  wire $eq$timer_core.sv:89$15_Y
  attribute \src "timer_core.sv:118.37-118.56"
  wire $eq$timer_core.sv:118$31_Y
  attribute \src "timer_core.sv:117.32-117.44"
  wire $eq$timer_core.sv:117$28_Y
  attribute \src "timer_core.sv:117.17-117.28"
  wire $eq$timer_core.sv:117$27_Y
  attribute \unused_bits "16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  attribute \src "timer_core.sv:93.34-93.47"
  wire width 32 $auto$wreduce.cc:514:run$425
  attribute \src "timer_core.sv:153.34-153.45"
  wire width 32 $add$timer_core.sv:153$42_Y
  attribute \src "timer_core.sv:176.16-176.16"
  wire $2\pwm_o[0:0]
  attribute \src "timer_core.sv:80.5-104.8"
  wire width 16 $0\prescaler[15:0]
  attribute \src "timer_core.sv:111.5-120.8"
  wire $0\op_done[0:0]
  attribute \src "timer_core.sv:123.5-162.8"
  wire $0\irq[0:0]
  attribute \src "timer_core.sv:123.5-162.8"
  wire width 32 $0\counter[31:0]
  attribute \src "timer_core.sv:80.5-104.8"
  wire $0\clk_tick[0:0]
  attribute \src "timer_core.sv:67.5-77.8"
  wire width 32 $0\capture_val[31:0]
  attribute \src "timer_core.sv:67.5-77.8"
  wire $0\capture_stb[0:0]
  attribute \src "timer_core.sv:107.19-107.47"
  cell $mux $ternary$timer_core.sv:107$17
    parameter \WIDTH 1
    connect \Y \tick
    connect \S \ext_en
    connect \B \ext_tick
    connect \A \clk_tick
  end
  attribute \src "timer_core.sv:93.34-93.47"
  cell $sub $sub$timer_core.sv:93$16
    parameter \Y_WIDTH 16
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 16
    parameter \A_SIGNED 0
    connect \Y $auto$wreduce.cc:514:run$425 [15:0]
    connect \B 1'1
    connect \A \prescaler
  end
  attribute \src "timer_core.sv:141.34-141.45"
  cell $sub $sub$timer_core.sv:141$40
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y $sub$timer_core.sv:141$40_Y
    connect \B 1'1
    connect \A \counter
  end
  attribute \src "timer_core.sv:180.17-180.28|timer_core.sv:180.13-189.16"
  attribute \full_case 1
  cell $mux $procmux$96
    parameter \WIDTH 1
    connect \Y $2\pwm_o[0:0]
    connect \S \dir
    connect \B $lt$timer_core.sv:188$47_Y
    connect \A $le$timer_core.sv:184$46_Y
  end
  attribute \src "timer_core.sv:71.22-71.32|timer_core.sv:71.18-76.12"
  attribute \full_case 1
  cell $mux $procmux$193
    parameter \WIDTH 32
    connect \Y $0\capture_val[31:0]
    connect \S \capture_re
    connect \B \counter
    connect \A \capture_val
  end
  attribute \src "timer_core.sv:71.22-71.32|timer_core.sv:71.18-76.12"
  attribute \full_case 1
  cell $mux $procmux$190
    parameter \WIDTH 1
    connect \Y $0\capture_stb[0:0]
    connect \S \capture_re
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "timer_core.sv:84.22-84.30|timer_core.sv:84.18-103.12"
  attribute \full_case 1
  cell $mux $procmux$187
    parameter \WIDTH 16
    connect \Y $0\prescaler[15:0]
    connect \S \load_cmd
    connect \B \pre_val
    connect \A $procmux$184_Y
  end
  attribute \src "timer_core.sv:87.22-87.35|timer_core.sv:87.18-103.12"
  attribute \full_case 1
  cell $mux $procmux$184
    parameter \WIDTH 16
    connect \Y $procmux$184_Y
    connect \S $logic_and$timer_core.sv:87$14_Y
    connect \B $procmux$182_Y
    connect \A \prescaler
  end
  attribute \src "timer_core.sv:88.17-88.23|timer_core.sv:88.13-100.16"
  attribute \full_case 1
  cell $mux $procmux$182
    parameter \WIDTH 16
    connect \Y $procmux$182_Y
    connect \S \pre_en
    connect \B $procmux$180_Y
    connect \A 16'0000000000000000
  end
  attribute \src "timer_core.sv:89.21-89.35|timer_core.sv:89.17-95.20"
  attribute \full_case 1
  cell $mux $procmux$180
    parameter \WIDTH 16
    connect \Y $procmux$180_Y
    connect \S $eq$timer_core.sv:89$15_Y
    connect \B \pre_val
    connect \A $auto$wreduce.cc:514:run$425 [15:0]
  end
  attribute \src "timer_core.sv:84.22-84.30|timer_core.sv:84.18-103.12"
  attribute \full_case 1
  cell $mux $procmux$175
    parameter \WIDTH 1
    connect \Y $0\clk_tick[0:0]
    connect \S \load_cmd
    connect \B 1'0
    connect \A $procmux$172_Y
  end
  attribute \src "timer_core.sv:87.22-87.35|timer_core.sv:87.18-103.12"
  attribute \full_case 1
  cell $mux $procmux$172
    parameter \WIDTH 1
    connect \Y $procmux$172_Y
    connect \S $logic_and$timer_core.sv:87$14_Y
    connect \B $procmux$170_Y
    connect \A 1'0
  end
  attribute \src "timer_core.sv:88.17-88.23|timer_core.sv:88.13-100.16"
  attribute \full_case 1
  cell $mux $procmux$170
    parameter \WIDTH 1
    connect \Y $procmux$170_Y
    connect \S \pre_en
    connect \B $procmux$168_Y
    connect \A 1'1
  end
  attribute \src "timer_core.sv:89.21-89.35|timer_core.sv:89.17-95.20"
  attribute \full_case 1
  cell $mux $procmux$168
    parameter \WIDTH 1
    connect \Y $procmux$168_Y
    connect \S $eq$timer_core.sv:89$15_Y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "timer_core.sv:114.22-114.37|timer_core.sv:114.18-119.12"
  attribute \full_case 1
  cell $mux $procmux$163
    parameter \WIDTH 1
    connect \Y $0\op_done[0:0]
    connect \S $logic_or$timer_core.sv:114$21_Y
    connect \B 1'0
    connect \A $procmux$160_Y
  end
  attribute \src "timer_core.sv:116.22-116.53|timer_core.sv:116.18-119.12"
  cell $mux $procmux$160
    parameter \WIDTH 1
    connect \Y $procmux$160_Y
    connect \S $logic_and$timer_core.sv:116$26_Y
    connect \B $procmux$158_Y
    connect \A \op_done
  end
  attribute \src "timer_core.sv:117.17-117.44|timer_core.sv:117.13-118.74"
  attribute \full_case 1
  cell $mux $procmux$158
    parameter \WIDTH 1
    connect \Y $procmux$158_Y
    connect \S $logic_and$timer_core.sv:117$29_Y
    connect \B 1'1
    connect \A $procmux$155_Y
  end
  attribute \src "timer_core.sv:118.22-118.56|timer_core.sv:118.18-118.74"
  cell $mux $procmux$155
    parameter \WIDTH 1
    connect \Y $procmux$155_Y
    connect \S $logic_and$timer_core.sv:118$32_Y
    connect \B 1'1
    connect \A \op_done
  end
  attribute \src "timer_core.sv:128.22-128.30|timer_core.sv:128.18-161.12"
  attribute \full_case 1
  cell $mux $procmux$153
    parameter \WIDTH 32
    connect \Y $0\counter[31:0]
    connect \S \load_cmd
    connect \B \load_val
    connect \A $procmux$150_Y
  end
  attribute \src "timer_core.sv:132.22-132.44|timer_core.sv:132.18-161.12"
  attribute \full_case 1
  cell $mux $procmux$150
    parameter \WIDTH 32
    connect \Y $procmux$150_Y
    connect \S $logic_and$timer_core.sv:132$37_Y
    connect \B $procmux$148_Y
    connect \A \counter
  end
  attribute \src "timer_core.sv:133.17-133.28|timer_core.sv:133.13-157.16"
  attribute \full_case 1
  cell $mux $procmux$148
    parameter \WIDTH 32
    connect \Y $procmux$148_Y
    connect \S \dir
    connect \B $procmux$139_Y
    connect \A $procmux$146_Y
  end
  attribute \src "timer_core.sv:135.21-135.33|timer_core.sv:135.17-144.20"
  attribute \full_case 1
  cell $mux $procmux$146
    parameter \WIDTH 32
    connect \Y $procmux$146_Y
    connect \S $eq$timer_core.sv:117$28_Y
    connect \B $procmux$144_Y
    connect \A $sub$timer_core.sv:141$40_Y
  end
  attribute \src "timer_core.sv:138.25-138.29|timer_core.sv:138.21-139.48"
  attribute \full_case 1
  cell $mux $procmux$144
    parameter \WIDTH 32
    connect \Y $procmux$144_Y
    connect \S \mode
    connect \B \load_val
    connect \A 0
  end
  attribute \src "timer_core.sv:147.21-147.40|timer_core.sv:147.17-156.20"
  attribute \full_case 1
  cell $mux $procmux$139
    parameter \WIDTH 32
    connect \Y $procmux$139_Y
    connect \S $eq$timer_core.sv:118$31_Y
    connect \B $procmux$137_Y
    connect \A $add$timer_core.sv:153$42_Y
  end
  attribute \src "timer_core.sv:150.25-150.29|timer_core.sv:150.21-151.51"
  attribute \full_case 1
  cell $mux $procmux$137
    parameter \WIDTH 32
    connect \Y $procmux$137_Y
    connect \S \mode
    connect \B 0
    connect \A \load_val
  end
  attribute \src "timer_core.sv:128.22-128.30|timer_core.sv:128.18-161.12"
  attribute \full_case 1
  cell $mux $procmux$117
    parameter \WIDTH 1
    connect \Y $0\irq[0:0]
    connect \S \load_cmd
    connect \B 1'0
    connect \A $procmux$114_Y
  end
  attribute \src "timer_core.sv:132.22-132.44|timer_core.sv:132.18-161.12"
  attribute \full_case 1
  cell $mux $procmux$114
    parameter \WIDTH 1
    connect \Y $procmux$114_Y
    connect \S $logic_and$timer_core.sv:132$37_Y
    connect \B $procmux$112_Y
    connect \A 1'0
  end
  attribute \src "timer_core.sv:133.17-133.28|timer_core.sv:133.13-157.16"
  attribute \full_case 1
  cell $mux $procmux$112
    parameter \WIDTH 1
    connect \Y $procmux$112_Y
    connect \S \dir
    connect \B $procmux$106_Y
    connect \A $procmux$110_Y
  end
  attribute \src "timer_core.sv:135.21-135.33|timer_core.sv:135.17-144.20"
  attribute \full_case 1
  cell $mux $procmux$110
    parameter \WIDTH 1
    connect \Y $procmux$110_Y
    connect \S $eq$timer_core.sv:117$28_Y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "timer_core.sv:147.21-147.40|timer_core.sv:147.17-156.20"
  attribute \full_case 1
  cell $mux $procmux$106
    parameter \WIDTH 1
    connect \Y $procmux$106_Y
    connect \S $eq$timer_core.sv:118$31_Y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "timer_core.sv:177.13-177.20|timer_core.sv:177.9-190.12"
  attribute \full_case 1
  cell $mux $procmux$102
    parameter \WIDTH 1
    connect \Y \pwm_o
    connect \S \pwm_en
    connect \B $2\pwm_o[0:0]
    connect \A 1'0
  end
  attribute \src "timer_core.sv:53.5-61.8"
  attribute \always_ff 1
  cell $adff $procdff$348
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    parameter \ARST_VALUE 1'0
    parameter \ARST_POLARITY 0
    connect \Q \capture_d
    connect \D \capture_i
    connect \CLK \clk
    connect \ARST \rst_n
  end
  attribute \src "timer_core.sv:53.5-61.8"
  attribute \always_ff 1
  cell $adff $procdff$343
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    parameter \ARST_VALUE 1'0
    parameter \ARST_POLARITY 0
    connect \Q \ext_meas_d
    connect \D \ext_meas_i
    connect \CLK \clk
    connect \ARST \rst_n
  end
  attribute \src "timer_core.sv:67.5-77.8"
  attribute \always_ff 1
  cell $adff $procdff$338
    parameter \WIDTH 32
    parameter \CLK_POLARITY 1'1
    parameter \ARST_VALUE 0
    parameter \ARST_POLARITY 0
    connect \Q \capture_val
    connect \D $0\capture_val[31:0]
    connect \CLK \clk
    connect \ARST \rst_n
  end
  attribute \src "timer_core.sv:67.5-77.8"
  attribute \always_ff 1
  cell $adff $procdff$333
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    parameter \ARST_VALUE 1'0
    parameter \ARST_POLARITY 0
    connect \Q \capture_stb
    connect \D $0\capture_stb[0:0]
    connect \CLK \clk
    connect \ARST \rst_n
  end
  attribute \src "timer_core.sv:80.5-104.8"
  attribute \always_ff 1
  cell $adff $procdff$328
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    parameter \ARST_VALUE 1'0
    parameter \ARST_POLARITY 0
    connect \Q \clk_tick
    connect \D $0\clk_tick[0:0]
    connect \CLK \clk
    connect \ARST \rst_n
  end
  attribute \src "timer_core.sv:80.5-104.8"
  attribute \always_ff 1
  cell $adff $procdff$323
    parameter \WIDTH 16
    parameter \CLK_POLARITY 1'1
    parameter \ARST_VALUE 16'0000000000000000
    parameter \ARST_POLARITY 0
    connect \Q \prescaler
    connect \D $0\prescaler[15:0]
    connect \CLK \clk
    connect \ARST \rst_n
  end
  attribute \src "timer_core.sv:111.5-120.8"
  attribute \always_ff 1
  cell $adff $procdff$318
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    parameter \ARST_VALUE 1'0
    parameter \ARST_POLARITY 0
    connect \Q \op_done
    connect \D $0\op_done[0:0]
    connect \CLK \clk
    connect \ARST \rst_n
  end
  attribute \src "timer_core.sv:123.5-162.8"
  attribute \always_ff 1
  cell $adff $procdff$313
    parameter \WIDTH 32
    parameter \CLK_POLARITY 1'1
    parameter \ARST_VALUE 0
    parameter \ARST_POLARITY 0
    connect \Q \counter
    connect \D $0\counter[31:0]
    connect \CLK \clk
    connect \ARST \rst_n
  end
  attribute \src "timer_core.sv:123.5-162.8"
  attribute \always_ff 1
  cell $adff $procdff$308
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    parameter \ARST_VALUE 1'0
    parameter \ARST_POLARITY 0
    connect \Q \irq
    connect \D $0\irq[0:0]
    connect \CLK \clk
    connect \ARST \rst_n
  end
  attribute \src "timer_core.sv:123.5-162.8"
  attribute \always_ff 1
  cell $adff $procdff$303
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    parameter \ARST_VALUE 1'0
    parameter \ARST_POLARITY 0
    connect \Q \trigger_o
    connect \D $0\irq[0:0]
    connect \CLK \clk
    connect \ARST \rst_n
  end
  attribute \src "timer_core.sv:188.26-188.43"
  cell $lt $lt$timer_core.sv:188$47
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 32
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y $lt$timer_core.sv:188$47_Y
    connect \B \cmp_val
    connect \A \counter
  end
  attribute \src "timer_core.sv:114.22-114.37"
  cell $logic_or $logic_or$timer_core.sv:114$21
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_or$timer_core.sv:114$21_Y
    connect \B $logic_not$timer_core.sv:114$20_Y
    connect \A \load_cmd
  end
  attribute \src "timer_core.sv:87.28-87.35"
  cell $logic_not $logic_not$timer_core.sv:87$13
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_not$timer_core.sv:87$13_Y
    connect \A \ext_en
  end
  attribute \src "timer_core.sv:63.39-63.49"
  cell $logic_not $logic_not$timer_core.sv:63$7
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_not$timer_core.sv:63$7_Y
    connect \A \capture_d
  end
  attribute \src "timer_core.sv:62.40-62.51"
  cell $logic_not $logic_not$timer_core.sv:62$5
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_not$timer_core.sv:62$5_Y
    connect \A \ext_meas_d
  end
  attribute \src "timer_core.sv:116.45-116.53"
  cell $logic_not $logic_not$timer_core.sv:116$25
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_not$timer_core.sv:116$25_Y
    connect \A \op_done
  end
  attribute \src "timer_core.sv:116.36-116.41"
  cell $logic_not $logic_not$timer_core.sv:116$23
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_not$timer_core.sv:116$23_Y
    connect \A \mode
  end
  attribute \src "timer_core.sv:114.34-114.37"
  cell $logic_not $logic_not$timer_core.sv:114$20
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_not$timer_core.sv:114$20_Y
    connect \A \en
  end
  attribute \src "timer_core.sv:87.22-87.35"
  cell $logic_and $logic_and$timer_core.sv:87$14
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_and$timer_core.sv:87$14_Y
    connect \B $logic_not$timer_core.sv:87$13_Y
    connect \A \en
  end
  attribute \src "timer_core.sv:63.26-63.49"
  cell $logic_and $logic_and$timer_core.sv:63$8
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \capture_re
    connect \B $logic_not$timer_core.sv:63$7_Y
    connect \A \capture_i
  end
  attribute \src "timer_core.sv:62.26-62.51"
  cell $logic_and $logic_and$timer_core.sv:62$6
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \ext_tick
    connect \B $logic_not$timer_core.sv:62$5_Y
    connect \A \ext_meas_i
  end
  attribute \src "timer_core.sv:132.22-132.44"
  cell $logic_and $logic_and$timer_core.sv:132$37
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_and$timer_core.sv:132$37_Y
    connect \B $logic_not$timer_core.sv:116$25_Y
    connect \A $logic_and$timer_core.sv:116$22_Y
  end
  attribute \src "timer_core.sv:118.22-118.56"
  cell $logic_and $logic_and$timer_core.sv:118$32
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_and$timer_core.sv:118$32_Y
    connect \B $eq$timer_core.sv:118$31_Y
    connect \A \dir
  end
  attribute \src "timer_core.sv:117.17-117.44"
  cell $logic_and $logic_and$timer_core.sv:117$29
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_and$timer_core.sv:117$29_Y
    connect \B $eq$timer_core.sv:117$28_Y
    connect \A $eq$timer_core.sv:117$27_Y
  end
  attribute \src "timer_core.sv:116.22-116.53"
  cell $logic_and $logic_and$timer_core.sv:116$26
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_and$timer_core.sv:116$26_Y
    connect \B $logic_not$timer_core.sv:116$25_Y
    connect \A $logic_and$timer_core.sv:116$24_Y
  end
  attribute \src "timer_core.sv:116.22-116.41"
  cell $logic_and $logic_and$timer_core.sv:116$24
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_and$timer_core.sv:116$24_Y
    connect \B $logic_not$timer_core.sv:116$23_Y
    connect \A $logic_and$timer_core.sv:116$22_Y
  end
  attribute \src "timer_core.sv:116.22-116.32"
  cell $logic_and $logic_and$timer_core.sv:116$22
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_and$timer_core.sv:116$22_Y
    connect \B \tick
    connect \A \en
  end
  attribute \src "timer_core.sv:184.26-184.44"
  cell $le $le$timer_core.sv:184$46
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 32
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y $le$timer_core.sv:184$46_Y
    connect \B \cmp_val
    connect \A \counter
  end
  attribute \src "timer_core.sv:89.21-89.35"
  cell $logic_not $eq$timer_core.sv:89$15
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 16
    parameter \A_SIGNED 0
    connect \Y $eq$timer_core.sv:89$15_Y
    connect \A \prescaler
  end
  attribute \src "timer_core.sv:118.37-118.56"
  cell $eq $eq$timer_core.sv:118$31
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 32
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y $eq$timer_core.sv:118$31_Y
    connect \B \load_val
    connect \A \counter
  end
  attribute \src "timer_core.sv:117.32-117.44"
  cell $logic_not $eq$timer_core.sv:117$28
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y $eq$timer_core.sv:117$28_Y
    connect \A \counter
  end
  attribute \src "timer_core.sv:117.17-117.28"
  cell $not $eq$timer_core.sv:117$27
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$timer_core.sv:117$27_Y
    connect \A \dir
  end
  attribute \src "timer_core.sv:153.34-153.45"
  cell $add $add$timer_core.sv:153$42
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y $add$timer_core.sv:153$42_Y
    connect \B 1'1
    connect \A \counter
  end
  connect \current_val \counter
  connect \ext_meas_re \ext_tick
end
attribute \src "timer_axi.sv:8.1-187.10"
attribute \top 1
attribute \hdlname "timer_axi"
module \timer_axi
  attribute \src "timer_axi.sv:25.25-25.31"
  wire input 9 \wvalid
  attribute \src "timer_axi.sv:23.25-23.30"
  wire width 4 input 8 \wstrb
  attribute \src "timer_axi.sv:26.25-26.31"
  wire output 10 \wready
  attribute \src "timer_axi.sv:58.15-58.17"
  wire \we
  attribute \src "timer_axi.sv:21.25-21.30"
  wire width 32 input 7 \wdata
  attribute \src "timer_axi.sv:51.25-51.34"
  wire output 25 \trigger_o
  attribute \src "timer_axi.sv:44.25-44.31"
  wire output 20 \rvalid
  attribute \src "timer_axi.sv:43.25-43.30"
  wire width 2 output 19 \rresp
  attribute \src "timer_axi.sv:45.25-45.31"
  wire input 21 \rready
  attribute \src "timer_axi.sv:62.18-62.27"
  wire width 32 \reg_wdata
  attribute \src "timer_axi.sv:61.18-61.27"
  wire width 32 \reg_rdata
  attribute \src "timer_axi.sv:76.11-76.18"
  wire \read_en
  attribute \src "timer_axi.sv:80.18-80.25"
  wire width 32 \rdata_q
  attribute \src "timer_axi.sv:42.25-42.30"
  wire width 32 output 18 \rdata
  attribute \src "timer_axi.sv:50.25-50.30"
  wire output 24 \pwm_o
  attribute \src "timer_axi.sv:66.26-66.32"
  wire \pwm_en
  attribute \src "timer_axi.sv:68.18-68.25"
  wire width 16 \pre_val
  attribute \src "timer_axi.sv:66.50-66.56"
  wire \pre_en
  attribute \src "timer_axi.sv:66.15-66.19"
  wire \mode
  attribute \src "timer_axi.sv:69.18-69.26"
  wire width 32 \load_val
  attribute \src "timer_axi.sv:66.58-66.66"
  wire \load_cmd
  attribute \src "timer_axi.sv:54.25-54.28"
  wire output 26 \irq
  attribute \src "timer_axi.sv:48.25-48.35"
  wire input 22 \ext_meas_i
  attribute \src "timer_axi.sv:66.34-66.40"
  wire \ext_en
  attribute \src "timer_axi.sv:66.11-66.13"
  wire \en
  attribute \src "timer_axi.sv:66.21-66.24"
  wire \dir
  attribute \src "timer_axi.sv:69.37-69.48"
  wire width 32 \current_val
  attribute \src "timer_axi.sv:58.11-58.13"
  wire \cs
  attribute \src "timer_axi.sv:66.68-66.82"
  wire \core_irq_pulse
  attribute \src "timer_axi.sv:66.97-66.106"
  wire \core_intr
  attribute \src "timer_axi.sv:69.28-69.35"
  wire width 32 \cmp_val
  attribute \src "timer_axi.sv:69.50-69.61"
  wire width 32 \capture_val
  attribute \src "timer_axi.sv:66.84-66.95"
  wire \capture_stb
  attribute \src "timer_axi.sv:49.25-49.34"
  wire input 23 \capture_i
  attribute \unused_bits "0"
  attribute \src "timer_axi.sv:66.42-66.48"
  wire \cap_en
  attribute \src "timer_axi.sv:30.25-30.31"
  wire output 12 \bvalid
  attribute \src "timer_axi.sv:29.25-29.30"
  wire width 2 output 11 \bresp
  attribute \src "timer_axi.sv:31.25-31.31"
  wire input 13 \bready
  attribute \unused_bits "6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  attribute \src "timer_axi.sv:78.18-78.29"
  wire width 32 \axi_addr_32
  attribute \src "timer_axi.sv:17.25-17.32"
  wire input 5 \awvalid
  attribute \src "timer_axi.sv:18.25-18.32"
  wire output 6 \awready
  attribute \src "timer_axi.sv:15.25-15.31"
  wire width 3 input 4 \awprot
  attribute \src "timer_axi.sv:14.25-14.31"
  wire width 32 input 3 \awaddr
  attribute \src "timer_axi.sv:38.25-38.32"
  wire input 16 \arvalid
  attribute \src "timer_axi.sv:39.25-39.32"
  wire output 17 \arready
  attribute \src "timer_axi.sv:36.25-36.31"
  wire width 3 input 15 \arprot
  attribute \src "timer_axi.sv:10.25-10.32"
  wire input 2 \aresetn
  attribute \src "timer_axi.sv:35.25-35.31"
  wire width 32 input 14 \araddr
  attribute \src "timer_axi.sv:59.17-59.21"
  wire width 6 \addr
  attribute \src "timer_axi.sv:9.25-9.29"
  wire input 1 \aclk
  attribute \src "timer_axi.sv:127.5-131.8"
  wire width 32 $0\rdata_q[31:0]
  attribute \src "timer_axi.sv:137.16-161.6"
  attribute \module_not_derived 1
  cell \timer_regs \u_timer_regs
    connect \we \we
    connect \wdata \reg_wdata
    connect \rst_n \aresetn
    connect \rdata \reg_rdata
    connect \pwm_en \pwm_en
    connect \pre_val \pre_val
    connect \pre_en \pre_en
    connect \mode \mode
    connect \load_val \load_val
    connect \load_cmd \load_cmd
    connect \intr_o \core_intr
    connect \ext_en \ext_en
    connect \en \en
    connect \dir \dir
    connect \current_val \current_val
    connect \cs \cs
    connect \core_irq \core_irq_pulse
    connect \cmp_val \cmp_val
    connect \clk \aclk
    connect \capture_val \capture_val
    connect \capture_stb \capture_stb
    connect \cap_en \cap_en
    connect \addr \axi_addr_32 [5:0]
  end
  attribute \src "timer_axi.sv:164.16-185.6"
  attribute \module_not_derived 1
  cell \timer_core \u_timer_core
    connect \trigger_o \trigger_o
    connect \rst_n \aresetn
    connect \pwm_o \pwm_o
    connect \pwm_en \pwm_en
    connect \pre_val \pre_val
    connect \pre_en \pre_en
    connect \mode \mode
    connect \load_val \load_val
    connect \load_cmd \load_cmd
    connect \irq \core_irq_pulse
    connect \ext_meas_i \ext_meas_i
    connect \ext_en \ext_en
    connect \en \en
    connect \dir \dir
    connect \current_val \current_val
    connect \cmp_val \cmp_val
    connect \clk \aclk
    connect \capture_val \capture_val
    connect \capture_stb \capture_stb
    connect \capture_i \capture_i
  end
  attribute \src "timer_axi.sv:87.7-120.6"
  attribute \module_not_derived 1
  cell $paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417\axi4lite_slave_adapter \u_axi_adapter
    connect \s_axi_wvalid \wvalid
    connect \s_axi_wstrb \wstrb
    connect \s_axi_wready \wready
    connect \s_axi_wdata \wdata
    connect \s_axi_rvalid \rvalid
    connect \s_axi_rresp \rresp
    connect \s_axi_rready \rready
    connect \s_axi_rdata \rdata
    connect \s_axi_bvalid \bvalid
    connect \s_axi_bresp \bresp
    connect \s_axi_bready \bready
    connect \s_axi_awvalid \awvalid
    connect \s_axi_awready \awready
    connect \s_axi_awprot \awprot
    connect \s_axi_awaddr \awaddr
    connect \s_axi_arvalid \arvalid
    connect \s_axi_arready \arready
    connect \s_axi_arprot \arprot
    connect \s_axi_araddr \araddr
    connect \reg_we \we
    connect \reg_wdata \reg_wdata
    connect \reg_re \read_en
    connect \reg_rdata \rdata_q
    connect \reg_be { }
    connect \reg_addr \axi_addr_32
    connect \aresetn \aresetn
    connect \aclk \aclk
  end
  attribute \src "timer_axi.sv:128.13-128.20|timer_axi.sv:128.9-130.12"
  cell $mux $procmux$195
    parameter \WIDTH 32
    connect \Y $0\rdata_q[31:0]
    connect \S \read_en
    connect \B \reg_rdata
    connect \A \rdata_q
  end
  attribute \src "timer_axi.sv:127.5-131.8"
  attribute \always_ff 1
  cell $dff $procdff$349
    parameter \WIDTH 32
    parameter \CLK_POLARITY 1'1
    connect \Q \rdata_q
    connect \D $0\rdata_q[31:0]
    connect \CLK \aclk
  end
  attribute \src "timer_axi.sv:124.17-124.30"
  cell $logic_or $logic_or$timer_axi.sv:124$1
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \cs
    connect \B \read_en
    connect \A \we
  end
  connect \addr \axi_addr_32 [5:0]
  connect \irq \core_intr
end
attribute \src "axi4lite_slave_adapter.sv:10.1-146.10"
attribute \hdlname "axi4lite_slave_adapter"
attribute \dynports 1
module $paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417\axi4lite_slave_adapter
  parameter \ADDR_WIDTH 32
  parameter \DATA_WIDTH 32
  attribute \src "axi4lite_slave_adapter.sv:29.37-29.49"
  wire input 9 \s_axi_wvalid
  attribute \src "axi4lite_slave_adapter.sv:28.39-28.50"
  wire width 4 input 8 \s_axi_wstrb
  attribute \src "axi4lite_slave_adapter.sv:30.37-30.49"
  wire output 10 \s_axi_wready
  attribute \src "axi4lite_slave_adapter.sv:27.37-27.48"
  wire width 32 input 7 \s_axi_wdata
  attribute \src "axi4lite_slave_adapter.sv:48.37-48.49"
  wire output 20 \s_axi_rvalid
  attribute \src "axi4lite_slave_adapter.sv:47.37-47.48"
  wire width 2 output 19 \s_axi_rresp
  attribute \src "axi4lite_slave_adapter.sv:49.37-49.49"
  wire input 21 \s_axi_rready
  attribute \src "axi4lite_slave_adapter.sv:46.37-46.48"
  wire width 32 output 18 \s_axi_rdata
  attribute \src "axi4lite_slave_adapter.sv:34.37-34.49"
  wire output 12 \s_axi_bvalid
  attribute \src "axi4lite_slave_adapter.sv:33.37-33.48"
  wire width 2 output 11 \s_axi_bresp
  attribute \src "axi4lite_slave_adapter.sv:35.37-35.49"
  wire input 13 \s_axi_bready
  attribute \src "axi4lite_slave_adapter.sv:23.37-23.50"
  wire input 5 \s_axi_awvalid
  attribute \src "axi4lite_slave_adapter.sv:24.37-24.50"
  wire output 6 \s_axi_awready
  attribute \src "axi4lite_slave_adapter.sv:21.37-21.49"
  wire width 3 input 4 \s_axi_awprot
  attribute \src "axi4lite_slave_adapter.sv:19.37-19.49"
  wire width 32 input 3 \s_axi_awaddr
  attribute \src "axi4lite_slave_adapter.sv:42.37-42.50"
  wire input 16 \s_axi_arvalid
  attribute \src "axi4lite_slave_adapter.sv:43.37-43.50"
  wire output 17 \s_axi_arready
  attribute \src "axi4lite_slave_adapter.sv:40.37-40.49"
  wire width 3 input 15 \s_axi_arprot
  attribute \src "axi4lite_slave_adapter.sv:38.37-38.49"
  wire width 32 input 14 \s_axi_araddr
  attribute \src "axi4lite_slave_adapter.sv:55.37-55.43"
  wire output 25 \reg_we
  attribute \src "axi4lite_slave_adapter.sv:53.37-53.46"
  wire width 32 output 23 \reg_wdata
  attribute \src "axi4lite_slave_adapter.sv:56.37-56.43"
  wire output 26 \reg_re
  attribute \src "axi4lite_slave_adapter.sv:54.37-54.46"
  wire width 32 input 24 \reg_rdata
  attribute \src "axi4lite_slave_adapter.sv:57.39-57.45"
  wire width 4 output 27 \reg_be
  attribute \src "axi4lite_slave_adapter.sv:52.37-52.45"
  wire width 32 output 22 \reg_addr
  attribute \src "axi4lite_slave_adapter.sv:61.11-61.16"
  wire \aw_en
  attribute \src "axi4lite_slave_adapter.sv:16.37-16.44"
  wire input 2 \aresetn
  attribute \src "axi4lite_slave_adapter.sv:15.37-15.41"
  wire input 1 \aclk
  wire $procmux$225_Y
  wire $procmux$208_Y
  wire $procmux$197_Y
  attribute \src "axi4lite_slave_adapter.sv:99.83-99.96"
  wire $not$axi4lite_slave_adapter.sv:99$77_Y
  attribute \src "axi4lite_slave_adapter.sv:85.17-85.30"
  wire $not$axi4lite_slave_adapter.sv:85$68_Y
  attribute \src "axi4lite_slave_adapter.sv:69.17-69.31"
  wire $not$axi4lite_slave_adapter.sv:69$61_Y
  attribute \src "axi4lite_slave_adapter.sv:127.51-127.64"
  wire $not$axi4lite_slave_adapter.sv:127$87_Y
  attribute \src "axi4lite_slave_adapter.sv:113.17-113.31"
  wire $not$axi4lite_slave_adapter.sv:113$82_Y
  attribute \src "axi4lite_slave_adapter.sv:99.17-99.96"
  wire $logic_and$axi4lite_slave_adapter.sv:99$78_Y
  attribute \src "axi4lite_slave_adapter.sv:99.17-99.79"
  wire $logic_and$axi4lite_slave_adapter.sv:99$76_Y
  attribute \src "axi4lite_slave_adapter.sv:99.17-99.63"
  wire $logic_and$axi4lite_slave_adapter.sv:99$75_Y
  attribute \src "axi4lite_slave_adapter.sv:99.17-99.47"
  wire $logic_and$axi4lite_slave_adapter.sv:99$74_Y
  attribute \src "axi4lite_slave_adapter.sv:85.17-85.72"
  wire $logic_and$axi4lite_slave_adapter.sv:85$71_Y
  attribute \src "axi4lite_slave_adapter.sv:85.17-85.63"
  wire $logic_and$axi4lite_slave_adapter.sv:85$70_Y
  attribute \src "axi4lite_slave_adapter.sv:85.17-85.46"
  wire $logic_and$axi4lite_slave_adapter.sv:85$69_Y
  attribute \src "axi4lite_slave_adapter.sv:69.17-69.73"
  wire $logic_and$axi4lite_slave_adapter.sv:69$64_Y
  attribute \src "axi4lite_slave_adapter.sv:69.17-69.64"
  wire $logic_and$axi4lite_slave_adapter.sv:69$63_Y
  attribute \src "axi4lite_slave_adapter.sv:69.17-69.48"
  wire $logic_and$axi4lite_slave_adapter.sv:69$62_Y
  attribute \src "axi4lite_slave_adapter.sv:137.24-137.69"
  wire $logic_and$axi4lite_slave_adapter.sv:137$91_Y
  attribute \src "axi4lite_slave_adapter.sv:137.24-137.52"
  wire $logic_and$axi4lite_slave_adapter.sv:137$90_Y
  attribute \src "axi4lite_slave_adapter.sv:130.26-130.54"
  wire $logic_and$axi4lite_slave_adapter.sv:130$89_Y
  attribute \src "axi4lite_slave_adapter.sv:127.17-127.64"
  wire $logic_and$axi4lite_slave_adapter.sv:127$88_Y
  attribute \src "axi4lite_slave_adapter.sv:113.17-113.48"
  wire $logic_and$axi4lite_slave_adapter.sv:113$83_Y
  attribute \src "axi4lite_slave_adapter.sv:102.26-102.54"
  wire $logic_and$axi4lite_slave_adapter.sv:102$79_Y
  attribute \src "axi4lite_slave_adapter.sv:81.5-91.8"
  wire $0\s_axi_wready[0:0]
  attribute \src "axi4lite_slave_adapter.sv:122.5-134.8"
  wire $0\s_axi_rvalid[0:0]
  attribute \src "axi4lite_slave_adapter.sv:122.5-134.8"
  wire width 2 $0\s_axi_rresp[1:0]
  attribute \src "axi4lite_slave_adapter.sv:94.5-106.8"
  wire $0\s_axi_bvalid[0:0]
  attribute \src "axi4lite_slave_adapter.sv:94.5-106.8"
  wire width 2 $0\s_axi_bresp[1:0]
  attribute \src "axi4lite_slave_adapter.sv:64.5-79.8"
  wire $0\s_axi_awready[0:0]
  attribute \src "axi4lite_slave_adapter.sv:109.5-119.8"
  wire $0\s_axi_arready[0:0]
  attribute \src "axi4lite_slave_adapter.sv:64.5-79.8"
  wire $0\aw_en[0:0]
  attribute \src "axi4lite_slave_adapter.sv:138.24-138.60"
  cell $mux $ternary$axi4lite_slave_adapter.sv:138$93
    parameter \WIDTH 32
    connect \Y \reg_addr
    connect \S \reg_we
    connect \B \s_axi_awaddr
    connect \A \s_axi_araddr
  end
  attribute \src "axi4lite_slave_adapter.sv:69.17-69.73|axi4lite_slave_adapter.sv:69.13-77.16"
  attribute \full_case 1
  cell $mux $procmux$228
    parameter \WIDTH 1
    connect \Y $0\aw_en[0:0]
    connect \S $logic_and$axi4lite_slave_adapter.sv:69$64_Y
    connect \B 1'0
    connect \A $procmux$225_Y
  end
  attribute \src "axi4lite_slave_adapter.sv:72.26-72.54|axi4lite_slave_adapter.sv:72.22-77.16"
  attribute \full_case 1
  cell $mux $procmux$225
    parameter \WIDTH 1
    connect \Y $procmux$225_Y
    connect \S $logic_and$axi4lite_slave_adapter.sv:102$79_Y
    connect \B 1'1
    connect \A \aw_en
  end
  attribute \src "axi4lite_slave_adapter.sv:69.17-69.73|axi4lite_slave_adapter.sv:69.13-77.16"
  attribute \full_case 1
  cell $mux $procmux$222
    parameter \WIDTH 1
    connect \Y $0\s_axi_awready[0:0]
    connect \S $logic_and$axi4lite_slave_adapter.sv:69$64_Y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "axi4lite_slave_adapter.sv:85.17-85.72|axi4lite_slave_adapter.sv:85.13-89.16"
  attribute \full_case 1
  cell $mux $procmux$217
    parameter \WIDTH 1
    connect \Y $0\s_axi_wready[0:0]
    connect \S $logic_and$axi4lite_slave_adapter.sv:85$71_Y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "axi4lite_slave_adapter.sv:99.17-99.96|axi4lite_slave_adapter.sv:99.13-104.16"
  attribute \full_case 1
  cell $mux $procmux$214
    parameter \WIDTH 2
    connect \Y $0\s_axi_bresp[1:0]
    connect \S $logic_and$axi4lite_slave_adapter.sv:99$78_Y
    connect \B 2'00
    connect \A \s_axi_bresp
  end
  attribute \src "axi4lite_slave_adapter.sv:99.17-99.96|axi4lite_slave_adapter.sv:99.13-104.16"
  attribute \full_case 1
  cell $mux $procmux$211
    parameter \WIDTH 1
    connect \Y $0\s_axi_bvalid[0:0]
    connect \S $logic_and$axi4lite_slave_adapter.sv:99$78_Y
    connect \B 1'1
    connect \A $procmux$208_Y
  end
  attribute \src "axi4lite_slave_adapter.sv:102.26-102.54|axi4lite_slave_adapter.sv:102.22-104.16"
  cell $mux $procmux$208
    parameter \WIDTH 1
    connect \Y $procmux$208_Y
    connect \S $logic_and$axi4lite_slave_adapter.sv:102$79_Y
    connect \B 1'0
    connect \A \s_axi_bvalid
  end
  attribute \src "axi4lite_slave_adapter.sv:113.17-113.48|axi4lite_slave_adapter.sv:113.13-117.16"
  attribute \full_case 1
  cell $mux $procmux$206
    parameter \WIDTH 1
    connect \Y $0\s_axi_arready[0:0]
    connect \S $logic_and$axi4lite_slave_adapter.sv:113$83_Y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "axi4lite_slave_adapter.sv:127.17-127.64|axi4lite_slave_adapter.sv:127.13-132.16"
  attribute \full_case 1
  cell $mux $procmux$203
    parameter \WIDTH 2
    connect \Y $0\s_axi_rresp[1:0]
    connect \S $logic_and$axi4lite_slave_adapter.sv:127$88_Y
    connect \B 2'00
    connect \A \s_axi_rresp
  end
  attribute \src "axi4lite_slave_adapter.sv:127.17-127.64|axi4lite_slave_adapter.sv:127.13-132.16"
  attribute \full_case 1
  cell $mux $procmux$200
    parameter \WIDTH 1
    connect \Y $0\s_axi_rvalid[0:0]
    connect \S $logic_and$axi4lite_slave_adapter.sv:127$88_Y
    connect \B 1'1
    connect \A $procmux$197_Y
  end
  attribute \src "axi4lite_slave_adapter.sv:130.26-130.54|axi4lite_slave_adapter.sv:130.22-132.16"
  cell $mux $procmux$197
    parameter \WIDTH 1
    connect \Y $procmux$197_Y
    connect \S $logic_and$axi4lite_slave_adapter.sv:130$89_Y
    connect \B 1'0
    connect \A \s_axi_rvalid
  end
  attribute \src "axi4lite_slave_adapter.sv:64.5-79.8"
  attribute \always_ff 1
  cell $adff $procdff$389
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    parameter \ARST_VALUE 1'1
    parameter \ARST_POLARITY 0
    connect \Q \aw_en
    connect \D $0\aw_en[0:0]
    connect \CLK \aclk
    connect \ARST \aresetn
  end
  attribute \src "axi4lite_slave_adapter.sv:64.5-79.8"
  attribute \always_ff 1
  cell $adff $procdff$384
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    parameter \ARST_VALUE 1'0
    parameter \ARST_POLARITY 0
    connect \Q \s_axi_awready
    connect \D $0\s_axi_awready[0:0]
    connect \CLK \aclk
    connect \ARST \aresetn
  end
  attribute \src "axi4lite_slave_adapter.sv:81.5-91.8"
  attribute \always_ff 1
  cell $adff $procdff$379
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    parameter \ARST_VALUE 1'0
    parameter \ARST_POLARITY 0
    connect \Q \s_axi_wready
    connect \D $0\s_axi_wready[0:0]
    connect \CLK \aclk
    connect \ARST \aresetn
  end
  attribute \src "axi4lite_slave_adapter.sv:94.5-106.8"
  attribute \always_ff 1
  cell $adff $procdff$374
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    parameter \ARST_VALUE 1'0
    parameter \ARST_POLARITY 0
    connect \Q \s_axi_bvalid
    connect \D $0\s_axi_bvalid[0:0]
    connect \CLK \aclk
    connect \ARST \aresetn
  end
  attribute \src "axi4lite_slave_adapter.sv:94.5-106.8"
  attribute \always_ff 1
  cell $adff $procdff$369
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1'1
    parameter \ARST_VALUE 2'00
    parameter \ARST_POLARITY 0
    connect \Q \s_axi_bresp
    connect \D $0\s_axi_bresp[1:0]
    connect \CLK \aclk
    connect \ARST \aresetn
  end
  attribute \src "axi4lite_slave_adapter.sv:109.5-119.8"
  attribute \always_ff 1
  cell $adff $procdff$364
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    parameter \ARST_VALUE 1'0
    parameter \ARST_POLARITY 0
    connect \Q \s_axi_arready
    connect \D $0\s_axi_arready[0:0]
    connect \CLK \aclk
    connect \ARST \aresetn
  end
  attribute \src "axi4lite_slave_adapter.sv:122.5-134.8"
  attribute \always_ff 1
  cell $adff $procdff$359
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    parameter \ARST_VALUE 1'0
    parameter \ARST_POLARITY 0
    connect \Q \s_axi_rvalid
    connect \D $0\s_axi_rvalid[0:0]
    connect \CLK \aclk
    connect \ARST \aresetn
  end
  attribute \src "axi4lite_slave_adapter.sv:122.5-134.8"
  attribute \always_ff 1
  cell $adff $procdff$354
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1'1
    parameter \ARST_VALUE 2'00
    parameter \ARST_POLARITY 0
    connect \Q \s_axi_rresp
    connect \D $0\s_axi_rresp[1:0]
    connect \CLK \aclk
    connect \ARST \aresetn
  end
  attribute \src "axi4lite_slave_adapter.sv:99.83-99.96"
  cell $not $not$axi4lite_slave_adapter.sv:99$77
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $not$axi4lite_slave_adapter.sv:99$77_Y
    connect \A \s_axi_bvalid
  end
  attribute \src "axi4lite_slave_adapter.sv:85.17-85.30"
  cell $not $not$axi4lite_slave_adapter.sv:85$68
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $not$axi4lite_slave_adapter.sv:85$68_Y
    connect \A \s_axi_wready
  end
  attribute \src "axi4lite_slave_adapter.sv:69.17-69.31"
  cell $not $not$axi4lite_slave_adapter.sv:69$61
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $not$axi4lite_slave_adapter.sv:69$61_Y
    connect \A \s_axi_awready
  end
  attribute \src "axi4lite_slave_adapter.sv:127.51-127.64"
  cell $not $not$axi4lite_slave_adapter.sv:127$87
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $not$axi4lite_slave_adapter.sv:127$87_Y
    connect \A \s_axi_rvalid
  end
  attribute \src "axi4lite_slave_adapter.sv:113.17-113.31"
  cell $not $not$axi4lite_slave_adapter.sv:113$82
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $not$axi4lite_slave_adapter.sv:113$82_Y
    connect \A \s_axi_arready
  end
  attribute \src "axi4lite_slave_adapter.sv:99.17-99.96"
  cell $logic_and $logic_and$axi4lite_slave_adapter.sv:99$78
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_and$axi4lite_slave_adapter.sv:99$78_Y
    connect \B $not$axi4lite_slave_adapter.sv:99$77_Y
    connect \A $logic_and$axi4lite_slave_adapter.sv:99$76_Y
  end
  attribute \src "axi4lite_slave_adapter.sv:99.17-99.79"
  cell $logic_and $logic_and$axi4lite_slave_adapter.sv:99$76
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_and$axi4lite_slave_adapter.sv:99$76_Y
    connect \B \s_axi_wvalid
    connect \A $logic_and$axi4lite_slave_adapter.sv:99$75_Y
  end
  attribute \src "axi4lite_slave_adapter.sv:99.17-99.63"
  cell $logic_and $logic_and$axi4lite_slave_adapter.sv:99$75
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_and$axi4lite_slave_adapter.sv:99$75_Y
    connect \B \s_axi_wready
    connect \A $logic_and$axi4lite_slave_adapter.sv:99$74_Y
  end
  attribute \src "axi4lite_slave_adapter.sv:99.17-99.47"
  cell $logic_and $logic_and$axi4lite_slave_adapter.sv:99$74
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_and$axi4lite_slave_adapter.sv:99$74_Y
    connect \B \s_axi_awvalid
    connect \A \s_axi_awready
  end
  attribute \src "axi4lite_slave_adapter.sv:85.17-85.72"
  cell $logic_and $logic_and$axi4lite_slave_adapter.sv:85$71
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_and$axi4lite_slave_adapter.sv:85$71_Y
    connect \B \aw_en
    connect \A $logic_and$axi4lite_slave_adapter.sv:85$70_Y
  end
  attribute \src "axi4lite_slave_adapter.sv:85.17-85.63"
  cell $logic_and $logic_and$axi4lite_slave_adapter.sv:85$70
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_and$axi4lite_slave_adapter.sv:85$70_Y
    connect \B \s_axi_awvalid
    connect \A $logic_and$axi4lite_slave_adapter.sv:85$69_Y
  end
  attribute \src "axi4lite_slave_adapter.sv:85.17-85.46"
  cell $logic_and $logic_and$axi4lite_slave_adapter.sv:85$69
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_and$axi4lite_slave_adapter.sv:85$69_Y
    connect \B \s_axi_wvalid
    connect \A $not$axi4lite_slave_adapter.sv:85$68_Y
  end
  attribute \src "axi4lite_slave_adapter.sv:69.17-69.73"
  cell $logic_and $logic_and$axi4lite_slave_adapter.sv:69$64
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_and$axi4lite_slave_adapter.sv:69$64_Y
    connect \B \aw_en
    connect \A $logic_and$axi4lite_slave_adapter.sv:69$63_Y
  end
  attribute \src "axi4lite_slave_adapter.sv:69.17-69.64"
  cell $logic_and $logic_and$axi4lite_slave_adapter.sv:69$63
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_and$axi4lite_slave_adapter.sv:69$63_Y
    connect \B \s_axi_wvalid
    connect \A $logic_and$axi4lite_slave_adapter.sv:69$62_Y
  end
  attribute \src "axi4lite_slave_adapter.sv:69.17-69.48"
  cell $logic_and $logic_and$axi4lite_slave_adapter.sv:69$62
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_and$axi4lite_slave_adapter.sv:69$62_Y
    connect \B \s_axi_awvalid
    connect \A $not$axi4lite_slave_adapter.sv:69$61_Y
  end
  attribute \src "axi4lite_slave_adapter.sv:137.24-137.86"
  cell $logic_and $logic_and$axi4lite_slave_adapter.sv:137$92
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \reg_we
    connect \B \s_axi_awvalid
    connect \A $logic_and$axi4lite_slave_adapter.sv:137$91_Y
  end
  attribute \src "axi4lite_slave_adapter.sv:137.24-137.69"
  cell $logic_and $logic_and$axi4lite_slave_adapter.sv:137$91
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_and$axi4lite_slave_adapter.sv:137$91_Y
    connect \B \s_axi_awready
    connect \A $logic_and$axi4lite_slave_adapter.sv:137$90_Y
  end
  attribute \src "axi4lite_slave_adapter.sv:137.24-137.52"
  cell $logic_and $logic_and$axi4lite_slave_adapter.sv:137$90
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_and$axi4lite_slave_adapter.sv:137$90_Y
    connect \B \s_axi_wvalid
    connect \A \s_axi_wready
  end
  attribute \src "axi4lite_slave_adapter.sv:130.26-130.54"
  cell $logic_and $logic_and$axi4lite_slave_adapter.sv:130$89
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_and$axi4lite_slave_adapter.sv:130$89_Y
    connect \B \s_axi_rvalid
    connect \A \s_axi_rready
  end
  attribute \src "axi4lite_slave_adapter.sv:127.17-127.64"
  cell $logic_and $logic_and$axi4lite_slave_adapter.sv:127$88
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_and$axi4lite_slave_adapter.sv:127$88_Y
    connect \B $not$axi4lite_slave_adapter.sv:127$87_Y
    connect \A \reg_re
  end
  attribute \src "axi4lite_slave_adapter.sv:127.17-127.47"
  cell $logic_and $logic_and$axi4lite_slave_adapter.sv:127$86
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \reg_re
    connect \B \s_axi_arvalid
    connect \A \s_axi_arready
  end
  attribute \src "axi4lite_slave_adapter.sv:113.17-113.48"
  cell $logic_and $logic_and$axi4lite_slave_adapter.sv:113$83
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_and$axi4lite_slave_adapter.sv:113$83_Y
    connect \B \s_axi_arvalid
    connect \A $not$axi4lite_slave_adapter.sv:113$82_Y
  end
  attribute \src "axi4lite_slave_adapter.sv:102.26-102.54"
  cell $logic_and $logic_and$axi4lite_slave_adapter.sv:102$79
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_and$axi4lite_slave_adapter.sv:102$79_Y
    connect \B \s_axi_bvalid
    connect \A \s_axi_bready
  end
  connect \reg_be \s_axi_wstrb
  connect \reg_wdata \s_axi_wdata
  connect \s_axi_rdata \reg_rdata
end
