# Team 05
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_05/team_05_WB.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_05/team_05_Wrapper.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_05/team_05.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_05/src/t05_findLeastValue.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_05/src/t05_translation.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_05/src/t05_cb_synthesis.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_05/src/t05_controller.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_05/src/t05_enables.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_05/src/t05_header_synthesis.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_05/src/t05_histogram.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_05/src/t05_hTree.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_05/src/t05_SPI.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_05/src/t05_sram_interface.sv