// Seed: 2135767199
module module_0 (
    input  wor  id_0
    , id_6,
    input  wand id_1,
    input  tri1 id_2,
    input  tri1 id_3,
    output wor  id_4
);
  logic id_7;
  wire  id_8 = (-1 > -1), id_9 = id_9;
  logic [1 : -1] id_10, id_11;
endmodule
module module_1 (
    input wire id_0,
    input wand id_1,
    output wire id_2,
    input tri0 id_3,
    input wor id_4
    , id_8,
    input supply0 id_5,
    output supply0 id_6
);
  wire id_9;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_0,
      id_6
  );
  assign modCall_1.id_0 = 0;
endmodule
