==28217== Cachegrind, a cache and branch-prediction profiler
==28217== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==28217== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==28217== Command: ./mser .
==28217== 
--28217-- warning: L3 cache found, using its data for the LL simulation.
--28217-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--28217-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.062500
==28217== 
==28217== Process terminating with default action of signal 15 (SIGTERM)
==28217==    at 0x50DC14F: read (read.c:27)
==28217==    by 0x5059217: _IO_file_underflow@@GLIBC_2.2.5 (fileops.c:531)
==28217==    by 0x5057817: _IO_file_xsgetn (fileops.c:1344)
==28217==    by 0x504B4A0: fread (iofread.c:38)
==28217==    by 0x10933B: readImage (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==28217==    by 0x108A87: main (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==28217== 
==28217== I   refs:      1,516,922,580
==28217== I1  misses:            1,948
==28217== LLi misses:            1,261
==28217== I1  miss rate:          0.00%
==28217== LLi miss rate:          0.00%
==28217== 
==28217== D   refs:        652,928,424  (445,904,764 rd   + 207,023,660 wr)
==28217== D1  misses:          468,000  (    196,609 rd   +     271,391 wr)
==28217== LLd misses:          251,580  (      2,247 rd   +     249,333 wr)
==28217== D1  miss rate:           0.1% (        0.0%     +         0.1%  )
==28217== LLd miss rate:           0.0% (        0.0%     +         0.1%  )
==28217== 
==28217== LL refs:             469,948  (    198,557 rd   +     271,391 wr)
==28217== LL misses:           252,841  (      3,508 rd   +     249,333 wr)
==28217== LL miss rate:            0.0% (        0.0%     +         0.1%  )
