$date
	Mon May 29 22:22:01 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module BCDupdown_tb $end
$var wire 4 ! Count [3:0] $end
$var reg 1 " Clk $end
$var reg 1 # UpOrDown $end
$var reg 1 $ rst $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1$
1#
0"
b0 !
$end
#5
1"
#10
0"
0$
#15
b1 !
1"
#20
0"
#25
b10 !
1"
#30
0"
#35
b11 !
1"
#40
0"
#45
b100 !
1"
#50
0"
#55
b101 !
1"
#60
0"
#65
b110 !
1"
#70
0"
0#
#75
b101 !
1"
#80
0"
#85
b100 !
1"
#90
0"
#95
b11 !
1"
#100
0"
#105
b10 !
1"
#110
0"
