module decoder5to32(decoded, registerSelect, registerWrite);
	input logic [4:0] registerSelect;
	input logic registerWrite;
	output logic [31:0] whichReg;
	logic output2to4
	
	decoder2to4(.decoded(output2to4[4:0]), .a(registerSelect[4]), .b(registerSelect[3]), .writeEn(registerWrite));
	genvar i;
	generate
		for(i = 0; i < 4; i++) begin: eachDecoder
			decoder3to8(.decoded(whichReg[8*i:i]), .c(registerSelect[2]), .d(registerSelect[1]), 
							.e(registerSelect[0]), .writeEn(output2to4[i]));
		end
	endgenerate
endmodule

		