# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../DLD_Lab5.srcs/sources_1/new/always_block.v" \
"../../../../DLD_Lab5.srcs/sources_1/new/case_statement.v" \
"../../../../DLD_Lab5.srcs/sources_1/new/if_statement.v" \
"../../../../DLD_Lab5.srcs/sim_1/new/multiplexer_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
