[%General]
%3Csource%3E=D:/course/singalreceive/VHDLtoVerilog/singalprocess/Chongpai_Ram0_I.vhd
%3Cfilename%3E=D:/course/singalreceive/VHDLtoVerilog/singalprocessverilog/chongpai_ram0_i.v
%3Cclass%3E=100
%3Cbasename%3E=Chongpai_Ram0_I
%3Csubpkgs%3E=@Invalid()

[Data]
%3CgenericOrder%3E=@Invalid()
%3CportOrder%3E=clock, data, rdaddress, rden, wraddress, wren, q
altsyncram\category=105
altsyncram\port=0
altsyncram\alias=altsyncram
altsyncram_component\category=105
altsyncram_component\port=0
altsyncram_component\alias=altsyncram_component
chongpai_ram0_i\category=100
chongpai_ram0_i\port=0
chongpai_ram0_i\alias=Chongpai_Ram0_I
clock\category=117
clock\port=1
clock\alias=clock
clock\type\Subtype\mark1=ieee::std_logic
clock\type\Subtype\mark2=ieee::std_logic
clock\init\Constant\value=1
clock\init\Constant\units=
clock\init\Constant\typeClass=0
data\category=117
data\port=1
data\alias=data
data\type\Subtype\mark1=ieee::std_logic_vector
data\type\Subtype\mark2=ieee::std_logic_vector
data\type\Subtype\constraint\0\Range\dir=false
data\type\Subtype\constraint\0\Range\left\Constant\value=35
data\type\Subtype\constraint\0\Range\left\Constant\units=
data\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
data\type\Subtype\constraint\0\Range\right\Constant\value=0
data\type\Subtype\constraint\0\Range\right\Constant\units=
data\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
q\category=117
q\port=2
q\alias=q
q\type\Subtype\mark1=ieee::std_logic_vector
q\type\Subtype\mark2=ieee::std_logic_vector
q\type\Subtype\constraint\0\Range\dir=false
q\type\Subtype\constraint\0\Range\left\Constant\value=35
q\type\Subtype\constraint\0\Range\left\Constant\units=
q\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
q\type\Subtype\constraint\0\Range\right\Constant\value=0
q\type\Subtype\constraint\0\Range\right\Constant\units=
q\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
rdaddress\category=117
rdaddress\port=1
rdaddress\alias=rdaddress
rdaddress\type\Subtype\mark1=ieee::std_logic_vector
rdaddress\type\Subtype\mark2=ieee::std_logic_vector
rdaddress\type\Subtype\constraint\0\Range\dir=false
rdaddress\type\Subtype\constraint\0\Range\left\Constant\value=12
rdaddress\type\Subtype\constraint\0\Range\left\Constant\units=
rdaddress\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
rdaddress\type\Subtype\constraint\0\Range\right\Constant\value=0
rdaddress\type\Subtype\constraint\0\Range\right\Constant\units=
rdaddress\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
rden\category=117
rden\port=1
rden\alias=rden
rden\type\Subtype\mark1=ieee::std_logic
rden\type\Subtype\mark2=ieee::std_logic
rden\init\Constant\value=1
rden\init\Constant\units=
rden\init\Constant\typeClass=0
sub_wire0\category=117
sub_wire0\port=0
sub_wire0\alias=sub_wire0
sub_wire0\type\Subtype\mark1=ieee::std_logic_vector
sub_wire0\type\Subtype\mark2=ieee::std_logic_vector
sub_wire0\type\Subtype\constraint\0\Range\dir=false
sub_wire0\type\Subtype\constraint\0\Range\left\Constant\value=35
sub_wire0\type\Subtype\constraint\0\Range\left\Constant\units=
sub_wire0\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
sub_wire0\type\Subtype\constraint\0\Range\right\Constant\value=0
sub_wire0\type\Subtype\constraint\0\Range\right\Constant\units=
sub_wire0\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
syn\category=101
syn\port=0
syn\alias=SYN
wraddress\category=117
wraddress\port=1
wraddress\alias=wraddress
wraddress\type\Subtype\mark1=ieee::std_logic_vector
wraddress\type\Subtype\mark2=ieee::std_logic_vector
wraddress\type\Subtype\constraint\0\Range\dir=false
wraddress\type\Subtype\constraint\0\Range\left\Constant\value=12
wraddress\type\Subtype\constraint\0\Range\left\Constant\units=
wraddress\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
wraddress\type\Subtype\constraint\0\Range\right\Constant\value=0
wraddress\type\Subtype\constraint\0\Range\right\Constant\units=
wraddress\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
wren\category=117
wren\port=1
wren\alias=wren
wren\type\Subtype\mark1=ieee::std_logic
wren\type\Subtype\mark2=ieee::std_logic
wren\init\Constant\value=0
wren\init\Constant\units=
wren\init\Constant\typeClass=0
%3ChasCode%3E=true
