
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version R-2020.09-SP2 for linux64 - Dec 03, 2020 

                    Copyright (c) 1988 - 2020 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/s267517/.synopsys_dc_gui/preferences.tcl
set GATE_PATH			../output
../output
set LOG_PATH			../log
../log
set REPORT_PATH			../rpt
../rpt
set TECH 			NangateOpenCell
NangateOpenCell
set TOPLEVEL			riscv_core
riscv_core
set search_path [ join "../techlib/ $search_path" ]
../techlib/ . /eda/synopsys/2020-21/RHELx86/SYN_2020.09-SP2/libraries/syn /eda/synopsys/2020-21/RHELx86/SYN_2020.09-SP2/dw/syn_ver /eda/synopsys/2020-21/RHELx86/SYN_2020.09-SP2/dw/sim_ver
set search_path [ join "$GATE_PATH $search_path" ]
../output ../techlib/ . /eda/synopsys/2020-21/RHELx86/SYN_2020.09-SP2/libraries/syn /eda/synopsys/2020-21/RHELx86/SYN_2020.09-SP2/dw/syn_ver /eda/synopsys/2020-21/RHELx86/SYN_2020.09-SP2/dw/sim_ver
source ../bin/$TECH.dc_setup_scan.tcl
Loading db file '/home/s267517/assignment/riscv/gate/scan/syn/techlib/NangateOpenCellLibrary_typical_ccs_scan.db'
Information: Using CCS timing libraries. (TIM-024)
Loading db file '/eda/synopsys/2020-21/RHELx86/SYN_2020.09-SP2/libraries/syn/gtech.db'
Loading db file '/eda/synopsys/2020-21/RHELx86/SYN_2020.09-SP2/libraries/syn/standard.sldb'
  Loading link library 'gtech'
Loading db file '/home/s267517/assignment/riscv/gate/scan/syn/techlib/NangateOpenCellLibrary_typical_ccs_scan.db'
Warning: Overwriting design file '/home/s267517/assignment/riscv/gate/scan/syn/techlib/NangateOpenCellLibrary_typical_ccs_scan.db'. (DDB-24)
Loaded 0 designs.
read_ddc $TOPLEVEL.ddc
Reading ddc file '/home/s267517/assignment/riscv/gate/scan/syn/output/riscv_core.ddc'.
Information: Checking out the license 'DesignWare'. (SEC-104)
Loaded 23 designs.
Current design is 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800'.
riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800 cluster_clock_gating riscv_if_stage_2_128_0_1a110800 riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5 riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5 riscv_load_store_unit riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16 riscv_pmp_N_PMP_ENTRIES16 riscv_prefetch_L0_buffer riscv_hwloop_controller_N_REGS2 riscv_compressed_decoder_FPU0 register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0 riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6 riscv_controller_FPU0 riscv_int_controller_PULP_SECURE1 riscv_hwloop_regs_N_REGS2 riscv_alu_SHARED_INT_DIV0_FPU0 riscv_mult_SHARED_DSP_MULT0 riscv_L0_buffer_RDATA_IN_WIDTH128 riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0 alu_popcnt alu_ff riscv_alu_div
#link
#check_design
create_logic_port -direction in test_mode_tp
test_mode_tp
compile_ultra -incremental -gate_clock -scan -no_autoungroup
Loading db file '/eda/synopsys/2020-21/RHELx86/SYN_2020.09-SP2/libraries/syn/dw_foundation.sldb'
Warning: DesignWare synthetic library dw_foundation.sldb is added to the synthetic_library in the current command. (UISN-40)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | R-2020.09-DWBB_202009.2 |     *     |
| Licensed DW Building Blocks        | R-2020.09-DWBB_202009.2 |     *     |
============================================================================


Information: There are 2098 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

Information: Performing clock-gating with positive edge logic: 'integrated' and negative edge logic: 'or'. (PWR-1047)

Loaded alib file './alib-52/NangateOpenCellLibrary_typical_ccs_scan.db.alib'
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping  (Incremental)
  ------------------------

  Updating timing information
Information: Updating design information... (UID-85)
Information: Skipping clock gating on design cluster_clock_gating, since there are no registers. (PWR-806)
Information: Skipping clock gating on design riscv_hwloop_controller_N_REGS2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design riscv_compressed_decoder_FPU0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design riscv_alu_SHARED_INT_DIV0_FPU0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design alu_popcnt, since there are no registers. (PWR-806)
Information: Skipping clock gating on design alu_ff, since there are no registers. (PWR-806)
Information: Performing clock-gating on design riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0. (PWR-730)
Information: Performing clock-gating on design riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16. (PWR-730)
Information: Performing clock-gating on design riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5. (PWR-730)
Information: Performing clock-gating on design riscv_hwloop_regs_N_REGS2. (PWR-730)
Information: Performing clock-gating on design riscv_L0_buffer_RDATA_IN_WIDTH128. (PWR-730)
Information: Performing clock-gating on design riscv_prefetch_L0_buffer. (PWR-730)
Information: Performing clock-gating on design riscv_load_store_unit. (PWR-730)
Information: Performing clock-gating on design riscv_alu_div. (PWR-730)
Information: Performing clock-gating on design riscv_if_stage_2_128_0_1a110800. (PWR-730)
Information: Performing clock-gating on design riscv_controller_FPU0. (PWR-730)
Information: Performing clock-gating on design riscv_int_controller_PULP_SECURE1. (PWR-730)
Information: Performing clock-gating on design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5. (PWR-730)
Information: Performing clock-gating on design riscv_mult_SHARED_DSP_MULT0. (PWR-730)
Information: Performing clock-gating on design riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800. (PWR-730)
Information: Performing clock-gating on design riscv_pmp_N_PMP_ENTRIES16. (PWR-730)
Information: Automatic shift-register identification is enabled for scan. Not all registers will be scan-replaced. (OPT-467)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:43   63914.5      2.57    1398.3   13780.2                           1350836.7500
    0:00:47   63893.2      0.88    1295.9   11757.0                           1356028.0000
    0:00:50   63675.9      0.85    1237.7   11683.1                           1350125.5000
    0:00:54   63338.3      0.85    1195.7   11258.7                           1339229.8750
Information: Complementing port 'instr_addr_o_18__BAR' in design 'riscv_pmp_N_PMP_ENTRIES16'.
	 The new name of the port is 'instr_addr_o_18_'. (OPT-319)
Information: Complementing port 'instr_addr_o_14__BAR' in design 'riscv_pmp_N_PMP_ENTRIES16'.
	 The new name of the port is 'instr_addr_o_14_'. (OPT-319)
Information: Complementing port 'instr_addr_o_4__BAR' in design 'riscv_pmp_N_PMP_ENTRIES16'.
	 The new name of the port is 'instr_addr_o_4_'. (OPT-319)
Information: Complementing port 'data_addr_o_31__BAR' in design 'riscv_pmp_N_PMP_ENTRIES16'.
	 The new name of the port is 'data_addr_o_31_'. (OPT-319)
Information: Complementing port 'is_decoding_i_BAR' in design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16'.
	 The new name of the port is 'is_decoding_i'. (OPT-319)
Information: Complementing port 'is_decoding_o_BAR' in design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5'.
	 The new name of the port is 'is_decoding_o'. (OPT-319)
Information: Complementing port 'is_decoding_o_BAR' in design 'riscv_controller_FPU0'.
	 The new name of the port is 'is_decoding_o'. (OPT-319)
Information: Complementing port 'csr_access_i' in design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5'.
	 The new name of the port is 'csr_access_i_BAR'. (OPT-319)
Information: Complementing port 'csr_access_i' in design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16'.
	 The new name of the port is 'csr_access_i_BAR'. (OPT-319)
Information: Complementing port 'csr_access_ex_o' in design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5'.
	 The new name of the port is 'csr_access_ex_o_BAR'. (OPT-319)
Information: Complementing port 'data_misaligned_ex_i' in design 'riscv_load_store_unit'.
	 The new name of the port is 'data_misaligned_ex_i_BAR'. (OPT-319)
Information: Complementing port 'data_misaligned_ex_o' in design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5'.
	 The new name of the port is 'data_misaligned_ex_o_BAR'. (OPT-319)
Information: Complementing port 'addr_useincr_ex_i' in design 'riscv_load_store_unit'.
	 The new name of the port is 'addr_useincr_ex_i_BAR'. (OPT-319)
Information: Complementing port 'prepost_useincr_ex_o' in design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5'.
	 The new name of the port is 'prepost_useincr_ex_o_BAR'. (OPT-319)
    0:01:03   61651.9      0.84    1217.0    9130.0                           1298050.6250
Information: Complementing port 'mult_imm_mux_o[0]' in design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6'.
	 The new name of the port is 'mult_imm_mux_o[0]_BAR'. (OPT-319)
Information: Complementing port 'addr_useincr_ex_i_BAR' in design 'riscv_load_store_unit'.
	 The new name of the port is 'addr_useincr_ex_i'. (OPT-319)
Information: Complementing port 'prepost_useincr_ex_o_BAR' in design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5'.
	 The new name of the port is 'prepost_useincr_ex_o'. (OPT-319)

  Beginning Mapping Optimizations  (Ultra High effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------
    0:01:08   61650.8      0.84    1218.3    9130.0                           1298000.5000

  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:08   61650.8      0.84    1218.3    9130.0                           1298000.5000
    0:01:14   61404.0      0.84    1216.0    7975.9                           1291464.1250
    0:01:22   60952.6      0.84    1142.3    6620.0                           1267222.8750
    0:01:22   60952.6      0.84    1142.3    6620.0                           1267222.8750
    0:01:23   60960.8      0.81    1125.9    6620.0                           1267849.5000
    0:01:23   60960.8      0.81    1125.9    6620.0                           1267849.5000
    0:01:46   61213.3      0.73    1027.4    4589.5                           1274373.0000

  Beginning Delay Optimization
  ----------------------------
    0:01:48   61211.4      0.73    1027.4    4589.5                           1274323.6250
    0:01:52   61252.4      0.72    1023.2    4074.9                           1276362.2500
    0:01:52   61251.8      0.72    1023.1    4074.9                           1276370.2500
    0:01:57   61295.2      0.72    1019.4    4239.2                           1278605.1250
    0:01:57   61295.2      0.72    1019.4    4239.2                           1278605.1250
    0:02:01   61305.6      0.72    1023.4    4239.3                           1280328.7500


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:01   61305.6      0.72    1023.4    4239.3                           1280328.7500
    0:02:06   60838.7      0.71     981.8      13.8 instr_req_o               1254351.5000
    0:02:07   60851.8      0.71     977.6      13.8 id_stage_i/registers_i/riscv_register_file_i/mem_reg_24__23_/D 1254418.1250
    0:02:08   60861.9      0.71     976.5       0.0                           1254621.3750
    0:02:12   60808.1      0.71     978.9       0.0                           1251651.3750
    0:02:13   60808.1      0.71     978.9       0.0                           1251651.3750
    0:02:13   60808.7      0.71     978.5       0.0                           1251672.6250
    0:02:13   60808.7      0.71     978.5       0.0                           1251672.6250
    0:02:16   60849.9      0.71     972.7       0.0                           1252828.6250
    0:02:16   60849.9      0.71     972.7       0.0                           1252828.6250
    0:02:16   60849.9      0.71     972.7       0.0                           1252828.6250
    0:02:16   60849.9      0.71     972.7       0.0                           1252828.6250
    0:02:17   60849.9      0.71     972.7       0.0                           1252828.6250
    0:02:20   60872.0      0.70     955.4       0.0                           1253286.8750
    0:02:26   60917.7      0.70     899.7       0.0                           1253998.3750
    0:02:28   60945.1      0.70     881.2       0.0                           1254792.3750
    0:02:30   60965.1      0.70     875.1       0.0                           1255535.2500
    0:02:31   60997.3      0.70     866.1       0.0                           1256727.2500
    0:02:33   61010.6      0.70     861.2       0.0                           1257205.8750
    0:02:34   61035.6      0.70     857.7       0.0                           1258499.7500
    0:02:37   61070.7      0.70     855.1       0.0                           1260329.2500
    0:02:41   61025.7      0.70     871.2       0.0                           1258109.2500
    0:02:42   61025.7      0.70     871.2       0.0                           1258109.2500
    0:02:42   61025.7      0.70     871.2       0.0                           1258109.2500
    0:02:42   61025.7      0.70     871.2       0.0                           1258109.2500
    0:02:44   61031.3      0.70     918.6       0.0                           1258346.0000
    0:02:44   61031.3      0.70     918.6       0.0                           1258346.0000
    0:02:44   61031.3      0.70     918.6       0.0                           1258346.0000
    0:02:44   61031.3      0.70     918.6       0.0                           1258346.0000
    0:02:45   61031.3      0.70     918.6       0.0                           1258346.0000
    0:02:46   61031.3      0.70     918.6       0.0                           1258346.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:46   61031.3      0.70     918.6       0.0                           1258346.0000
    0:02:50   61032.6      0.70     918.6       0.0                           1258350.2500
    0:02:57   60815.6      0.70     945.7       0.0                           1252417.7500
    0:03:07   60660.5      0.70     928.7       0.0                           1246355.7500
    0:03:07   60656.5      0.70     928.7       0.0                           1245938.3750
    0:03:14   60404.9      0.73    1014.7       0.0                           1236268.7500
    0:03:17   60420.0      0.71     980.8       0.0                           1236800.3750
    0:03:17   60418.2      0.71     980.9       0.0                           1236757.3750
    0:03:17   60418.2      0.71     980.9       0.0                           1236757.3750
    0:03:20   60430.4      0.70     979.8       0.0                           1237506.7500
    0:03:20   60430.4      0.70     979.8       0.0                           1237506.7500
    0:03:20   60430.4      0.70     979.8       0.0                           1237506.7500
    0:03:20   60430.4      0.70     979.8       0.0                           1237506.7500
    0:03:20   60430.4      0.70     979.8       0.0                           1237506.7500
    0:03:20   60430.4      0.70     979.8       0.0                           1237506.7500
    0:03:25   60429.3      0.70     979.3      26.0                           1237471.3750
    0:03:27   60427.5      0.70     979.1      26.0                           1237417.0000
    0:03:31   60427.5      0.70     979.0      26.0                           1237407.1250
    0:03:31   60427.5      0.70     979.0      26.0                           1237407.1250
    0:03:31   60427.5      0.70     979.0      26.0                           1237407.1250
    0:03:36   60416.6      0.70     977.9      26.5                           1236558.5000
Loading db file '/home/s267517/assignment/riscv/gate/scan/syn/techlib/NangateOpenCellLibrary_typical_ccs_scan.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'ex_stage_i/alu_i/int_div_div_i/Rst_RBI': 3031 load(s), 1 driver(s)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
set_dft_clock_gating_pin [get_cells * -hierarchical -filter "@ref_name =~ SNPS_CLOCK_GATE*"] -pin_name TE
Accepted clock gating pin specification
1
report_area > ${REPORT_PATH}/area_pre_dft.txt
set_dft_configuration -scan_compression enable
Accepted dft configuration specification.
1
set_dft_configuration -testability enable
Accepted dft configuration specification.
1
set test_default_scan_style multiplexed_flip_flop
multiplexed_flip_flop
set_scan_element false NangateOpenCellLibrary/DLH_X1
1
### Set pins functionality ###
set_dft_signal  -view existing_dft -type ScanEnable -port test_en_i
Accepted dft signal specification for modes: all_dft
1
set_dft_signal  -view spec -type ScanEnable -port test_en_i 
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -view existing_dft -type Constant -active_state 1 -port test_mode_tp
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -view spec -type TestMode -active_state 1 -port test_mode_tp
Accepted dft signal specification for modes: all_dft
1
# Global automatic test point insertion
set_testability_configuration -control_signal test_mode_tp -test_points_per_scan_cell 16
Information: Creating global testability configuration for all targets.
Accepted testability configuration specification for design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800'.
1
set_testability_configuration -target core_wrapper
Information: Creating testability configuration for target 'core_wrapper'.
Accepted testability configuration specification for design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800'.
1
set_testability_configuration -target random_resistant -random_pattern_count 1024
Information: Creating testability configuration for target 'random_resistant'.
Accepted testability configuration specification for design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800'.
1
set_testability_configuration -target x_blocking
Information: Creating testability configuration for target 'x_blocking'.
Accepted testability configuration specification for design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800'.
1
set_scan_configuration -chain_count 7
Accepted scan configuration for modes: all_dft
1
set_scan_compression_configuration -max_length 100
Accepted scan compression specification for design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800'.
1
create_test_protocol -infer_asynch -infer_clock
In mode: all_dft...

Information: Starting test protocol creation. (TEST-219)
  ...inferring clock signals...
Information: Inferred system/test clock port clk_i (45.0,55.0). (TEST-260)
  ...inferring asynchronous signals...
Information: Inferred active low asynchronous control port rst_ni. (TEST-261)
1
dft_drc
In mode: all_dft...
  Pre-DFT DRC enabled

Information: Starting test design rule checking. (TEST-222)
  Loading test protocol
  ...basic checks...
  ...basic sequential cell checks...
  	...checking for scan equivalents...
  ...checking vector rules...
  ...checking pre-dft rules...

-----------------------------------------------------------------
Begin Pre-DFT violations...

Warning: Clock gating cell if_stage_i/clk_gate_instr_rdata_id_o_reg_17_ has unconnected test pin. (TEST-130)
Information: There are 96 other cells with the same violation. (TEST-171)

Pre-DFT violations completed...
-----------------------------------------------------------------

-----------------------------------------------------------------
  DRC Report

  Total violations: 194

-----------------------------------------------------------------

97 PRE-DFT VIOLATIONS
    97 Test pin of clock gating cell is unconnected violations (TEST-130)


Warning: Violations occurred during test design rule checking. (TEST-124)

-----------------------------------------------------------------
  Sequential Cell Report

  98 out of 3125 sequential cells have violations

-----------------------------------------------------------------

SEQUENTIAL CELLS WITH VIOLATIONS
      *  98 cells are clock gating cells
SEQUENTIAL CELLS WITHOUT VIOLATIONS
      *3027 cells are valid scan cells

Information: Test design rule checking completed. (TEST-123)
1
run_test_point_analysis
Information: Modelling clock gating cell core_clock_gate_i/cgc. Associated lib cell CLKGATETST_X1 has clock gating attribute.
Information: Starting test point analysis.
Information: Test Point analysis directory is /home/s267517/assignment/riscv/gate/scan/syn/run/_snpDft_s267517.30545.0
Information: SpyGlass run started at 04:50:32 PM on Jan 13 2022 
Information: SpyGlass Predictive Analyzer(R) - Version SpyGlass_vR-2020.12

Estimated stuck-at test coverage: 100.00%

Analysis for 'random_resistant' target started.
 No per-target limit specified.
 Estimated random pattern test coverage: 60.35%
 Analyzing top design
 8 test points found with estimated random pattern coverage: 67.51%
 16 test points found with estimated random pattern coverage: 69.85%
 24 test points found with estimated random pattern coverage: 71.36%
 32 test points found with estimated random pattern coverage: 72.40%
 40 test points found with estimated random pattern coverage: 73.32%
 48 test points found with estimated random pattern coverage: 74.19%
 56 test points found with estimated random pattern coverage: 74.91%
 64 test points found with estimated random pattern coverage: 75.55%
 72 test points found with estimated random pattern coverage: 76.08%
 80 test points found with estimated random pattern coverage: 76.69%
 88 test points found with estimated random pattern coverage: 77.15%
 96 test points found with estimated random pattern coverage: 77.57%
 104 test points found with estimated random pattern coverage: 77.97%
 112 test points found with estimated random pattern coverage: 78.34%
 120 test points found with estimated random pattern coverage: 78.67%
 128 test points found with estimated random pattern coverage: 78.94%
 136 test points found with estimated random pattern coverage: 79.23%
 144 test points found with estimated random pattern coverage: 79.47%
 152 test points found with estimated random pattern coverage: 79.68%
 152 test points found.
Analysis for 'random_resistant' target completed.

Analysis for 'x_blocking' target started.
 0 test points found.
Analysis for 'x_blocking' target completed.

SpyGlass-DFT Technology Summary:
 Random pattern test coverage = 79.68% (initially 60.35%)
 Percentage of scannable flops = 100.0%


SpyGlass Message Summary:
 Reported Messages: 0 Fatals, 0 Errors, 0 Warnings, 22 Infos

Information: SpyGlass critical reports for the current run are present in directory '_snpDft_s267517.30545.0/sg_config/consolidated_reports/riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_sg_dft_testpoint_analysis/'.

Information: SpyGlass run completed at 05:11:06 PM on Jan 13 2022
Information: Test point analysis completed.
1
preview_dft > ${REPORT_PATH}/preview_dft.txt
insert_dft
Warning: Design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)

Information: Starting test design rule checking. (TEST-222)
Warning: Violations occurred during test design rule checking. (TEST-124)
Information: Test design rule checking completed. (TEST-123)
Warning: No valid test points found in test point file for target 'x_blocking'.
Information: DFT core wrapping client disabled; banking anticipates no core wrapping. (TEST-1290)
Architecting Scan Compression structures
Warning: The max_length specification takes precedence over the chain_count specification for the ScanCompression_mode test mode. (TEST-1465)
  Architecting Scan Chains
Architecting scan compression mode ScanCompression_mode with base mode Internal_scan
Architecting Load Decompressor (version 5.8)
  Number of inputs/chains/internal modes = 7/31/2
Architecting Unload compressor (version 5.8)
  Number of outputs/chains = 7/31
  Warning: Compressor will have default x-tolerance
* "/home/s267517/assignment/riscv/gate/scan/syn/run/riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_7.v" file correctly generated *
Writing test model file '/home/s267517/assignment/riscv/gate/scan/syn/run/riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_7.ctl'...
Loading verilog file '/home/s267517/assignment/riscv/gate/scan/syn/run/riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_7.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/s267517/assignment/riscv/gate/scan/syn/run/riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_7.v

Inferred memory devices in process
	in routine riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_7 line 32 in file
		'/home/s267517/assignment/riscv/gate/scan/syn/run/riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_7.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       dtc_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Removing netlist file '/home/s267517/assignment/riscv/gate/scan/syn/run/riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_7.v'...
Removing test model file '/home/s267517/assignment/riscv/gate/scan/syn/run/riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_7.ctl'...
  Structuring 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_7'
  Mapping 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_7'
* "/home/s267517/assignment/riscv/gate/scan/syn/run/riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_7_0.v" file correctly generated *
Writing test model file '/home/s267517/assignment/riscv/gate/scan/syn/run/riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_7_0.ctl'...
Loading verilog file '/home/s267517/assignment/riscv/gate/scan/syn/run/riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_7_0.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/s267517/assignment/riscv/gate/scan/syn/run/riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_7_0.v

Inferred memory devices in process
	in routine riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_7_0 line 32 in file
		'/home/s267517/assignment/riscv/gate/scan/syn/run/riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_7_0.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       dtc_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Removing netlist file '/home/s267517/assignment/riscv/gate/scan/syn/run/riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_7_0.v'...
Removing test model file '/home/s267517/assignment/riscv/gate/scan/syn/run/riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_7_0.ctl'...
  Structuring 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_7_0'
  Mapping 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_7_0'
* "/home/s267517/assignment/riscv/gate/scan/syn/run/riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_3.v" file correctly generated *
Writing test model file '/home/s267517/assignment/riscv/gate/scan/syn/run/riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_3.ctl'...
Loading verilog file '/home/s267517/assignment/riscv/gate/scan/syn/run/riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_3.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/s267517/assignment/riscv/gate/scan/syn/run/riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_3.v

Inferred memory devices in process
	in routine riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_3 line 31 in file
		'/home/s267517/assignment/riscv/gate/scan/syn/run/riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_3.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       dtc_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Removing netlist file '/home/s267517/assignment/riscv/gate/scan/syn/run/riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_3.v'...
Removing test model file '/home/s267517/assignment/riscv/gate/scan/syn/run/riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_3.ctl'...
  Structuring 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_3'
  Mapping 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_3'
* "/home/s267517/assignment/riscv/gate/scan/syn/run/riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_SCCOMP_DECOMPRESSOR.v" file correctly generated *
Writing test model file '/home/s267517/assignment/riscv/gate/scan/syn/run/riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_SCCOMP_DECOMPRESSOR.ctl'...
Loading verilog file '/home/s267517/assignment/riscv/gate/scan/syn/run/riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_SCCOMP_DECOMPRESSOR.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/s267517/assignment/riscv/gate/scan/syn/run/riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_SCCOMP_DECOMPRESSOR.v

Statistics for case statements in always block at line 27 in file
	'/home/s267517/assignment/riscv/gate/scan/syn/run/riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_SCCOMP_DECOMPRESSOR.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            29            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Removing netlist file '/home/s267517/assignment/riscv/gate/scan/syn/run/riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_SCCOMP_DECOMPRESSOR.v'...
Removing test model file '/home/s267517/assignment/riscv/gate/scan/syn/run/riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_SCCOMP_DECOMPRESSOR.ctl'...
  Allocating blocks in 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_U_decompressor_ScanCompression_mode_0_dummy'
  Building model 'DW01_NAND2'
  Building model 'DW01_NOT'
* "/home/s267517/assignment/riscv/gate/scan/syn/run/riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_SCCOMP_COMPRESSOR.v" file correctly generated *
Writing test model file '/home/s267517/assignment/riscv/gate/scan/syn/run/riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_SCCOMP_COMPRESSOR.ctl'...
Loading verilog file '/home/s267517/assignment/riscv/gate/scan/syn/run/riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_SCCOMP_COMPRESSOR.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/s267517/assignment/riscv/gate/scan/syn/run/riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_SCCOMP_COMPRESSOR.v
Presto compilation completed successfully.
Removing netlist file '/home/s267517/assignment/riscv/gate/scan/syn/run/riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_SCCOMP_COMPRESSOR.v'...
Removing test model file '/home/s267517/assignment/riscv/gate/scan/syn/run/riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_SCCOMP_COMPRESSOR.ctl'...
Information: Starting Test Point Routing
Information: Test Point Routing Complete.
  Routing Scan Chains
  Routing Global Signals
Warning: Disconnecting pin 'RISCY_PMP_pmp_unit_i/U_dft_tp_sdtc_ip_0/SE' to route scan enable. (TEST-394)
Warning: Disconnecting pin 'RISCY_PMP_pmp_unit_i/U_dft_tp_sdtc_ip_1/SE' to route scan enable. (TEST-394)
Warning: Disconnecting pin 'RISCY_PMP_pmp_unit_i/U_dft_tp_sdtc_ip_2/SE' to route scan enable. (TEST-394)
Warning: Disconnecting pin 'RISCY_PMP_pmp_unit_i/U_dft_tp_sdtc_ip_3/SE' to route scan enable. (TEST-394)
Warning: Disconnecting pin 'RISCY_PMP_pmp_unit_i/U_dft_tp_sdtc_ip_4/SE' to route scan enable. (TEST-394)
Warning: Disconnecting pin 'RISCY_PMP_pmp_unit_i/U_dft_tp_sdtc_ip_5/SE' to route scan enable. (TEST-394)
Warning: Disconnecting pin 'id_stage_i/U_dft_tp_sdtc_ip_8/SE' to route scan enable. (TEST-394)
Warning: Disconnecting pin 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800/U_dft_tp_sdtc_ip_6/SE' to route scan enable. (TEST-394)
Warning: Disconnecting pin 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800/U_dft_tp_sdtc_ip_7/SE' to route scan enable. (TEST-394)
Warning: Disconnecting pin 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800/U_dft_tp_sdtc_ip_9/SE' to route scan enable. (TEST-394)
  Generating TCM logic ...
    Generating decode logic for TCM...
    Generating mode logic for TCM...
  Mapping New Logic
Resetting current test mode
  Processing 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_SCCOMP_DECOMPRESSOR'
  Processing 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_SCCOMP_COMPRESSOR'
  Processing 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_DW01_decode_width1'
Information: Updating design information... (UID-85)
Warning: Design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Warning: Design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
  Beginning Mapping Optimizations
  -------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:13   65965.1      1.79    2543.9   56934.2 id_stage_i/registers_i/riscv_register_file_i/mem_reg_31__0_/SE 56011.9023
    0:00:14   65966.9      1.44    1903.1   56609.0 cs_registers_i/priv_lvl_q_reg_1_/SE 56014.2461
    0:00:14   65968.8      0.97    1451.1   56299.1 id_stage_i/alu_operand_b_ex_o_reg_9_/SE 56016.5898
    0:00:14   65969.6      0.96    1436.0   56299.1 instr_req_o               56017.4961
    0:00:14   65969.6      0.96    1436.0   56299.1 instr_req_o               56017.4961
    0:00:14   65969.6      0.96    1436.0   56299.1 instr_req_o               56017.4961
    0:00:14   65969.6      0.96    1436.0   56299.1 instr_req_o               56017.4961
    0:00:14   65967.5      0.96    1436.0   56299.1 instr_req_o               56014.8906
    0:00:14   65967.5      0.96    1436.0   56299.1 instr_req_o               56014.8906
    0:00:14   65966.4      0.95    1435.7   56299.1 if_stage_i/prefetch_128_prefetch_buffer_i/clk_gate_rdata_last_q_reg_15_/latch/E 56013.5859
    0:00:14   65965.3      0.95    1435.0   56299.1 if_stage_i/prefetch_128_prefetch_buffer_i/clk_gate_rdata_last_q_reg_15_/latch/E 56012.2852
    0:00:15   65967.2      0.93    1445.0   56299.1 instr_req_o               56014.2031
    0:00:15   65967.2      0.93    1445.0   56299.1 instr_req_o               56014.2031
    0:00:15   65967.7      0.92    1426.3   56299.1 instr_req_o               56014.8281
    0:00:15   65966.7      0.92    1426.2   56299.1 instr_req_o               56013.5234
    0:00:15   65966.4      0.91    1426.2   56299.1 instr_req_o               56013.0586
    0:00:15   65964.3      0.91    1426.2   56299.1 instr_req_o               56010.4531
    0:00:15   65964.3      0.91    1426.2   56299.1 instr_req_o               56010.4531
    0:00:15   65962.1      0.91    1425.5   56299.1 instr_req_o               56007.8477
    0:00:15   65961.1      0.91    1425.2   56299.1 instr_req_o               56006.5469
    0:00:16   65960.0      0.90    1425.2   56299.1 instr_req_o               56005.2422
    0:00:16   65959.0      0.90    1425.0   56299.1 instr_req_o               56003.9414
    0:00:16   65959.2      0.90    1420.2   56299.1 instr_req_o               56004.3242
    0:00:16   65959.2      0.90    1420.2   56299.1 instr_req_o               56004.3242
    0:00:16   65959.2      0.90    1420.2   56299.1 instr_req_o               56004.3242
    0:00:16   65957.6      0.90    1420.2   56299.1 instr_req_o               56002.0938
    0:00:16   65957.6      0.90    1420.2   56299.1 instr_req_o               56002.0938
    0:00:16   65958.4      0.90    1420.2   56299.1 instr_req_o               56003.0781
    0:00:16   65958.7      0.89    1415.1   56299.1 instr_req_o               56003.7734
    0:00:16   65959.0      0.89    1415.0   56299.0 instr_req_o               56004.8398
    0:00:17   65959.0      0.89    1421.6   56299.0 instr_req_o               56004.5664
    0:00:17   65959.0      0.89    1421.5   56299.0 instr_req_o               56004.2930
    0:00:18   65959.2      0.89    1421.4   56299.0 instr_req_o               56005.3359
    0:00:18   65959.2      0.89    1421.3   56299.0 instr_req_o               56005.0625


  Beginning Phase 1 Design Rule Fixing  (max_transition)  (max_capacitance)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:19   65973.6      0.89    1281.2    5574.1 id_stage_i/registers_i/riscv_register_file_i/n9208 56028.6289
    0:00:19   65973.6      0.89    1281.2    5574.1 id_stage_i/registers_i/riscv_register_file_i/n9208 56028.6289
    0:00:19   65973.6      0.89    1281.2    5574.1 id_stage_i/registers_i/riscv_register_file_i/n9208 56028.6289
    0:00:19   65987.7      0.89    1489.8    3561.1 id_stage_i/registers_i/riscv_register_file_i/n9207 56051.7305
    0:00:19   65987.7      0.89    1489.8    3561.1 id_stage_i/registers_i/riscv_register_file_i/n9207 56051.7305
    0:00:19   65987.7      0.89    1489.8    3561.1 id_stage_i/registers_i/riscv_register_file_i/n9207 56051.7305
    0:00:19   66004.4      0.89    1489.8    1652.3 cs_registers_i/n4203      56080.0078
    0:00:19   66004.4      0.89    1489.8    1652.3 cs_registers_i/n4203      56080.0078
    0:00:19   66004.4      0.89    1489.8    1652.3 cs_registers_i/n4203      56080.0078
    0:00:19   66004.4      0.89    1489.8    1652.3 cs_registers_i/n4203      56080.0078
    0:00:19   66004.4      0.89    1489.8    1652.3 cs_registers_i/n4203      56080.0078
    0:00:19   66009.8      0.89    1397.7     967.8 id_stage_i/hwloop_regs_i/n983 56088.5352
    0:00:19   66015.1      0.89    1357.2     403.4 if_stage_i/prefetch_128_prefetch_buffer_i/L0_buffer_i/n733 56097.0664
    0:00:19   66016.7      0.89    1357.2     213.0 if_stage_i/prefetch_128_prefetch_buffer_i/n1239 56098.9453
    0:00:19   66018.3      0.89    1357.2     143.1 if_stage_i/n784           56100.8242
    0:00:19   66019.9      0.89    1357.2      92.9 load_store_unit_i/n912    56102.7031
    0:00:19   66020.9      0.89    1357.2      61.1 if_stage_i/hwloop_controller_i/hwlp_dec_cnt_o_0_ 56104.4766
    0:00:19   66022.3      0.89    1357.2      35.1 ex_stage_i/mult_i/n5615   56106.0312
    0:00:20   66018.5      0.89    1148.6       0.6 id_stage_i/registers_i/riscv_register_file_i/net45573 56099.5234
    0:00:20   66020.1      0.89    1148.6       0.0 ex_stage_i/mult_i/n4731   56101.1562
    0:00:20   66020.1      0.89    1148.6       0.0 ex_stage_i/mult_i/n4731   56101.1562
    0:00:20   66020.1      0.89    1148.6       0.0 ex_stage_i/mult_i/n4731   56101.1562
    0:00:20   66020.1      0.89    1148.6       0.0 ex_stage_i/mult_i/n4731   56101.1562
    0:00:20   66020.1      0.89    1149.0       0.0 instr_req_o               56101.1562
    0:00:20   66020.1      0.89    1149.0       0.0 instr_req_o               56101.1562
    0:00:20   66020.1      0.89    1149.0       0.0 instr_req_o               56101.1562
    0:00:20   66020.1      0.89    1149.0       0.0 instr_req_o               56101.1562
    0:00:20   66019.1      0.88    1149.0       0.0 instr_req_o               56099.8516
    0:00:20   66017.7      0.88    1148.8       0.0 instr_req_o               56099.6367
    0:00:20   66017.7      0.88    1148.8       0.0 instr_req_o               56099.6367
    0:00:20   66017.7      0.88    1148.8       0.0 instr_req_o               56099.6367
    0:00:20   66017.7      0.88    1148.8       0.0 instr_req_o               56099.6367
    0:00:20   66017.7      0.88    1148.8       0.0 instr_req_o               56099.6367
    0:00:20   66017.7      0.88    1148.8       0.0 instr_req_o               56099.6367
    0:00:20   66018.5      0.87    1147.1       0.0 instr_req_o               56100.1758
    0:00:20   66018.5      0.87    1147.1       0.0 instr_req_o               56100.1758
    0:00:20   66018.5      0.87    1147.1       0.0 instr_req_o               56100.1758
    0:00:20   66019.1      0.87    1147.1       0.0 instr_req_o               56101.8086
    0:00:20   66019.1      0.87    1147.1       0.0 instr_req_o               56101.8086
    0:00:20   66019.3      0.87    1147.0       0.0 instr_req_o               56101.5508
    0:00:21   66019.9      0.86    1140.7       0.0 instr_req_o               56100.9609
    0:00:21   66019.9      0.86    1140.7       0.0 instr_req_o               56100.9609
    0:00:21   66019.9      0.86    1140.7       0.0 instr_req_o               56100.9609
    0:00:21   66019.1      0.86    1140.6       0.0 instr_req_o               56099.1289
    0:00:21   66019.1      0.86    1140.6       0.0 instr_req_o               56099.1289
    0:00:21   66019.1      0.86    1140.6       0.0 instr_req_o               56099.1289
    0:00:21   66021.5      0.86    1134.3       0.0 instr_req_o               56100.8047
    0:00:21   66021.5      0.86    1134.3       0.0 instr_req_o               56100.8047
    0:00:21   66021.5      0.86    1134.3       0.0 instr_req_o               56100.8047
    0:00:21   66021.5      0.86    1134.3       0.0 instr_req_o               56100.8047
    0:00:21   66020.7      0.86    1134.0       0.0 instr_req_o               56099.2461
    0:00:21   66020.7      0.86    1134.0       0.0 instr_req_o               56099.2461
    0:00:22   66020.4      0.85    1133.9       0.0 instr_req_o               56099.3750
    0:00:22   66020.9      0.85    1133.9       0.0 instr_req_o               56098.5898
    0:00:22   66021.5      0.85    1133.2       0.0 instr_req_o               56099.4102
    0:00:22   66021.5      0.85    1133.2       0.0 instr_req_o               56099.4102
    0:00:22   66021.5      0.85    1133.2       0.0 instr_req_o               56099.4102
    0:00:22   66029.4      0.85    1132.7       0.0 instr_req_o               56113.1641
    0:00:23   66030.8      0.84    1132.8       0.0 instr_req_o               56115.5859
    0:00:23   66030.8      0.84    1132.8       0.0 instr_req_o               56115.5859
    0:00:23   66030.8      0.84    1132.8       0.0 instr_req_o               56115.5859
    0:00:23   66030.8      0.84    1132.8       0.0 instr_req_o               56115.5859
    0:00:23   66030.8      0.84    1132.8       0.0 instr_req_o               56115.5859
    0:00:23   66030.8      0.84    1132.8       0.0 instr_req_o               56115.5859
    0:00:23   66030.8      0.84    1132.8       0.0 instr_req_o               56115.5859
    0:00:23   66034.0      0.84    1132.2       0.0 instr_req_o               56117.9141
    0:00:23   66034.0      0.84    1132.2       0.0 instr_req_o               56117.9141
    0:00:23   66034.0      0.84    1132.2       0.0 instr_req_o               56117.9141
    0:00:23   66034.0      0.84    1132.2       0.0 instr_req_o               56117.9141
    0:00:23   66034.0      0.84    1132.2       0.0 instr_req_o               56117.9141
    0:00:23   66034.0      0.84    1132.2       0.0 instr_req_o               56117.9141
    0:00:23   66034.0      0.84    1132.2       0.0 instr_req_o               56117.9141
    0:00:23   66032.9      0.84    1132.2       0.0 instr_req_o               56116.6094
    0:00:23   66033.4      0.84    1132.1       0.0 instr_req_o               56116.8203
    0:00:23   66033.4      0.84    1132.1       0.0 instr_req_o               56116.8203
    0:00:23   66032.6      0.84    1118.5       0.0 instr_req_o               56117.1523
    0:00:23   66032.6      0.84    1118.5       0.0 instr_req_o               56117.1523
    0:00:23   66032.6      0.84    1118.5       0.0 instr_req_o               56117.1523
    0:00:23   66031.6      0.84    1118.5       0.0 instr_req_o               56115.8477
    0:00:24   66032.1      0.84    1117.9       0.0 instr_req_o               56116.4766
    0:00:24   66031.0      0.83    1117.9       0.0 instr_req_o               56115.1719
    0:00:24   66031.0      0.83    1117.9       0.0 instr_req_o               56115.1719
    0:00:24   66031.8      0.83    1117.9       0.0 instr_req_o               56115.7148
    0:00:24   66031.8      0.83    1117.9       0.0 instr_req_o               56115.7148
    0:00:24   66031.8      0.83    1117.9       0.0 instr_req_o               56115.7148
    0:00:24   66030.8      0.83    1117.9       0.0 instr_req_o               56114.4102
    0:00:24   66028.9      0.83    1117.9       0.0 instr_req_o               56112.1211
    0:00:24   66028.9      0.83    1117.9       0.0 instr_req_o               56112.1211
    0:00:25   66028.6      0.83    1112.0       0.0 instr_req_o               56112.1250
    0:00:25   66028.6      0.83    1112.0       0.0 instr_req_o               56112.1250
    0:00:25   66028.6      0.83    1112.0       0.0 instr_req_o               56112.1250
    0:00:25   66028.6      0.83    1112.0       0.0 instr_req_o               56112.1250
    0:00:25   66028.6      0.83    1112.0       0.0 instr_req_o               56112.1250
    0:00:25   66033.4      0.82    1112.0       0.0 instr_req_o               56116.4805
    0:00:25   66033.4      0.82    1112.0       0.0 instr_req_o               56116.4805
    0:00:25   66033.4      0.82    1112.0       0.0 instr_req_o               56116.4805
    0:00:25   66033.4      0.82    1112.0       0.0 instr_req_o               56116.4805
    0:00:25   66033.4      0.82    1112.0       0.0 instr_req_o               56116.4805
    0:00:25   66033.4      0.82    1112.0       0.0 instr_req_o               56116.4805
    0:00:25   66033.4      0.82    1112.0       0.0 instr_req_o               56116.4805
    0:00:25   66033.4      0.82    1112.0       0.0 instr_req_o               56116.4805
    0:00:25   66032.4      0.82    1112.0       0.0 instr_req_o               56115.1797
    0:00:25   66031.3      0.82    1112.0       0.0 instr_req_o               56113.8750
    0:00:25   66030.2      0.82    1112.0       0.0 instr_req_o               56112.5742
    0:00:25   66031.3      0.82    1112.0       0.0 instr_req_o               56113.3047
    0:00:25   66033.2      0.82    1111.9       0.0 instr_req_o               56114.6641
    0:00:25   66033.2      0.82    1111.9       0.0 instr_req_o               56114.6641
    0:00:25   66033.2      0.82    1111.9       0.0 instr_req_o               56114.6641
    0:00:25   66033.2      0.82    1111.9       0.0 instr_req_o               56114.6641
    0:00:25   66033.2      0.82    1111.9       0.0 instr_req_o               56114.6641
    0:00:25   66033.2      0.82    1111.9       0.0 instr_req_o               56114.6641
    0:00:25   66032.1      0.82    1111.9       0.0 instr_req_o               56113.3633
    0:00:25   66031.0      0.82    1111.9       0.0 instr_req_o               56112.0586
    0:00:26   66030.5      0.82    1111.9       0.0 instr_req_o               56110.2461
    0:00:26   66030.5      0.82    1111.9       0.0 instr_req_o               56110.2461
    0:00:26   66031.6      0.82    1111.8       0.0 instr_req_o               56111.4414
    0:00:26   66032.6      0.82    1110.6       0.0 instr_req_o               56112.8672
    0:00:26   66032.6      0.82    1110.6       0.0 instr_req_o               56112.8672
    0:00:26   66031.6      0.82    1110.5      12.5 instr_req_o               56111.6211
    0:00:26   66032.4      0.81    1104.5      12.5 instr_req_o               56112.1602
    0:00:26   66032.9      0.81    1104.5      12.5 instr_req_o               56113.6875
    0:00:26   66032.9      0.81    1104.5      12.5 instr_req_o               56113.6875
    0:00:27   66032.9      0.81    1104.4      12.5 instr_req_o               56113.6875
    0:00:27   66032.9      0.81    1104.4      12.5 instr_req_o               56113.6875
    0:00:27   66031.8      0.81    1104.4      12.5 instr_req_o               56112.3867
    0:00:27   66030.8      0.81    1104.4      12.5 instr_req_o               56111.0820
    0:00:27   66030.8      0.81    1104.4      12.5 instr_req_o               56111.0820
    0:00:27   66030.8      0.81    1104.4      12.5 instr_req_o               56111.0820
    0:00:28   66030.8      0.81    1104.4      12.5 instr_req_o               56111.0820
    0:00:28   66031.6      0.81    1104.3      12.5 instr_req_o               56111.8984
    0:00:28   66032.4      0.81    1104.0      12.5 instr_req_o               56112.4375
    0:00:28   66033.2      0.81    1104.0      12.5 instr_req_o               56112.9766
    0:00:28   66033.2      0.81    1104.0      12.5 instr_req_o               56112.9766
    0:00:28   66033.2      0.81    1104.0      12.5 instr_req_o               56112.9766
    0:00:28   66034.2      0.81    1104.0      12.5 instr_req_o               56113.7109
    0:00:28   66034.2      0.81    1104.0      12.5 instr_req_o               56113.7109
    0:00:28   66034.2      0.81    1104.0      12.5 instr_req_o               56113.7109
    0:00:28   66035.0      0.81    1103.9      12.5 instr_req_o               56114.2500
    0:00:29   66035.0      0.81    1103.6      12.5 instr_req_o               56114.2500
    0:00:29   66035.0      0.80    1103.3      12.5 instr_req_o               56114.2500
    0:00:29   66035.0      0.80    1103.3      12.5 instr_req_o               56114.2500
    0:00:30   66034.8      0.80    1103.2      12.5 instr_req_o               56113.3164
    0:00:30   66034.8      0.80    1103.2      12.5 instr_req_o               56113.3164
    0:00:30   66043.3      0.80    1103.2      12.5 instr_req_o               56127.5195
    0:00:30   66043.5      0.80    1103.2      12.5 instr_req_o               56128.2773
    0:00:31   66044.3      0.80    1103.2      12.5 instr_req_o               56128.8203
    0:00:31   66044.3      0.80    1103.2      12.5 instr_req_o               56128.8203
    0:00:32   66044.1      0.80    1103.2      12.5 instr_req_o               56128.9492
    0:00:33   66045.9      0.80    1101.7      12.5 instr_req_o               56130.6602
    0:00:33   66045.9      0.80    1101.7      12.5 instr_req_o               56130.6602
    0:00:33   66045.9      0.80    1101.7      12.5 instr_req_o               56130.6602
    0:00:33   66044.9      0.80    1101.4      12.5 instr_req_o               56129.3594
    0:00:34   66044.9      0.80    1101.4      12.5 instr_req_o               56129.3594
    0:00:34   66045.1      0.80    1101.4      12.5 instr_req_o               56129.5430
    0:00:34   66045.1      0.80    1101.4      12.5 instr_req_o               56129.5430
    0:00:34   66045.1      0.80    1101.4      12.5 instr_req_o               56129.5430
    0:00:34   66044.1      0.80    1101.4      12.5 instr_req_o               56128.2383
    0:00:35   66044.3      0.80    1101.4      12.5 instr_req_o               56128.9961
    0:00:35   66044.6      0.80    1101.4      12.5 instr_req_o               56129.1797
    0:00:35   66044.6      0.80    1101.4      12.5 instr_req_o               56129.1797
    0:00:35   66044.6      0.80    1101.4      12.5 instr_req_o               56129.1797
    0:00:35   66044.9      0.80    1101.4      12.5 instr_req_o               56128.9258
    0:00:35   66044.9      0.80    1101.4      12.5 instr_req_o               56128.6523
    0:00:35   66045.1      0.80    1101.4      12.5 instr_req_o               56129.3945
    0:00:35   66045.1      0.80    1101.3      12.5 instr_req_o               56129.3945
    0:00:35   66045.1      0.80    1101.3      12.5 instr_req_o               56129.3945
    0:00:35   66046.7      0.80    1101.3      12.5 instr_req_o               56131.0078
    0:00:35   66046.7      0.80    1101.3      12.5 instr_req_o               56131.0078
    0:00:35   66046.7      0.80    1101.3      12.5 instr_req_o               56131.0078
    0:00:35   66046.7      0.80    1101.3      12.5 instr_req_o               56131.0078
    0:00:35   66046.7      0.80    1101.3      12.5 instr_req_o               56131.0078
    0:00:35   66046.7      0.80    1101.3      12.5 instr_req_o               56131.0078
    0:00:35   66047.8      0.80    1101.3      12.5 instr_req_o               56131.8125
    0:00:35   66047.8      0.80    1101.3      12.5 instr_req_o               56131.8125
    0:00:35   66047.8      0.80    1101.3      12.5 instr_req_o               56131.8125
    0:00:36   66048.1      0.80    1092.2      12.5 instr_req_o               56131.9258
    0:00:36   66048.1      0.80    1092.2      12.5 instr_req_o               56131.9258
    0:00:36   66048.1      0.80    1092.2      12.5 instr_req_o               56131.9258
    0:00:36   66048.1      0.80    1092.2      12.5 instr_req_o               56131.9258
    0:00:36   66048.1      0.79    1092.1      12.5 instr_req_o               56131.9258
    0:00:36   66048.9      0.79    1092.1      12.5 instr_req_o               56132.4648
    0:00:37   66049.1      0.79    1092.1      12.5 instr_req_o               56132.2109
    0:00:37   66049.1      0.79    1094.8      12.5 instr_req_o               56131.3633
    0:00:37   66049.1      0.79    1094.8      12.5 instr_req_o               56131.3633
    0:00:37   66049.1      0.79    1094.8      12.5 instr_req_o               56131.3633
    0:00:37   66049.4      0.79    1094.8      12.5 instr_req_o               56132.0586
    0:00:38   66049.1      0.79    1095.1      12.5 instr_req_o               56131.0273
    0:00:38   66049.1      0.79    1095.1      12.5 instr_req_o               56131.0273
    0:00:38   66049.4      0.79    1092.9      12.5 if_stage_i/prefetch_128_prefetch_buffer_i/clk_gate_rdata_last_q_reg_15_/latch/E 56131.7852
    0:00:39   66050.2      0.79    1092.9      12.5 instr_req_o               56132.3242
    0:00:39   66050.2      0.79    1092.9      12.5 instr_req_o               56132.3242
    0:00:39   66050.2      0.79    1092.9      12.5 instr_req_o               56132.3242
    0:00:39   66050.5      0.79    1092.9      12.5 instr_req_o               56133.3555
    0:00:39   66050.5      0.79    1092.9      12.5 instr_req_o               56133.3555
    0:00:39   66049.4      0.79    1092.9      12.5 instr_req_o               56132.0547
    0:00:40   66054.7      0.79    1067.7      12.5 instr_req_o               56137.0039
    0:00:40   66054.7      0.79    1067.7      12.5 instr_req_o               56137.0039
    0:00:40   66054.7      0.79    1067.7      12.5 instr_req_o               56137.0039
    0:00:40   66054.7      0.79    1067.7      12.5 instr_req_o               56137.0039
    0:00:40   66054.7      0.79    1067.7      12.5 instr_req_o               56137.0039
    0:00:40   66054.7      0.79    1067.7      12.5 instr_req_o               56137.0039
    0:00:40   66054.7      0.79    1067.7      12.5 instr_req_o               56137.0039
    0:00:40   66054.7      0.79    1067.7      12.5 instr_req_o               56137.0039
    0:00:40   66054.7      0.79    1067.7      12.5 instr_req_o               56137.0039
    0:00:40   66054.7      0.79    1067.7      12.5 instr_req_o               56137.0039
    0:00:40   66054.7      0.79    1067.7      12.5 instr_req_o               56137.0039
    0:00:41   66056.3      0.79    1067.7      12.5 instr_req_o               56138.4180
    0:00:41   66056.3      0.79    1067.7      12.5 instr_req_o               56138.4180
    0:00:41   66056.3      0.79    1067.7      12.5 instr_req_o               56138.4180
    0:00:41   66056.3      0.79    1067.7      12.5 instr_req_o               56138.4180
    0:00:41   66057.6      0.79    1067.7      12.5 instr_req_o               56139.7930
    0:00:41   66057.6      0.79    1067.7      12.5 instr_req_o               56139.7930
    0:00:41   66058.4      0.79    1067.4      12.5 instr_req_o               56140.6094
    0:00:41   66058.4      0.79    1067.4      12.5 instr_req_o               56140.6094
    0:00:41   66060.3      0.79    1067.4      12.5 instr_req_o               56142.2227
    0:00:41   66060.3      0.79    1067.4      12.5 instr_req_o               56142.2227
    0:00:41   66060.3      0.79    1067.4      12.5 instr_req_o               56142.2227
    0:00:41   66060.3      0.79    1067.4      12.5 instr_req_o               56142.2227
    0:00:42   66060.8      0.79    1067.4      12.5 instr_req_o               56142.7656
    0:00:42   66061.4      0.78    1067.3      12.5 instr_req_o               56143.6953
    0:00:42   66061.6      0.78    1067.3      12.5 instr_req_o               56143.4414
    0:00:42   66060.6      0.78    1067.3      12.5 instr_req_o               56142.1367
    0:00:42   66060.6      0.78    1067.3      12.5 instr_req_o               56142.1367
    0:00:42   66061.4      0.78    1067.3      12.5 instr_req_o               56143.6172
    0:00:42   66061.4      0.78    1067.3      12.5 instr_req_o               56143.6172
    0:00:42   66061.4      0.78    1067.3      12.5 instr_req_o               56143.6172
    0:00:42   66061.4      0.78    1067.3      12.5 instr_req_o               56143.6172
    0:00:42   66060.3      0.78    1067.3      12.5 instr_req_o               56142.3164
    0:00:42   66059.2      0.78    1067.1      12.5 instr_req_o               56140.7383
    0:00:42   66059.2      0.78    1067.1      12.5 instr_req_o               56140.7383
    0:00:43   66059.0      0.78    1067.1      12.5 instr_req_o               56139.6719
    0:00:43   66057.9      0.78    1067.1      12.5 instr_req_o               56138.3711
    0:00:43   66058.7      0.78    1067.1      12.5 instr_req_o               56138.9102
    0:00:43   66058.7      0.78    1067.1      12.5 instr_req_o               56138.9102
    0:00:43   66058.7      0.78    1067.1      12.5 instr_req_o               56138.9102
    0:00:43   66058.7      0.78    1067.1      12.5 instr_req_o               56138.9102
    0:00:43   66058.7      0.78    1067.1      12.5 instr_req_o               56138.9102
    0:00:43   66059.5      0.78    1067.1      12.5 instr_req_o               56139.8984
    0:00:44   66059.0      0.78    1067.1      12.5 instr_req_o               56140.4062
    0:00:44   66059.0      0.78    1067.1      12.5 instr_req_o               56140.4062
    0:00:44   66059.0      0.78    1067.1      12.5 instr_req_o               56140.4062
    0:00:44   66059.0      0.78    1067.1      12.5 instr_req_o               56140.4062
    0:00:44   66059.0      0.78    1067.1      12.5 instr_req_o               56140.4062
    0:00:44   66060.0      0.78    1067.1      12.5 instr_req_o               56141.5586
    0:00:44   66060.0      0.78    1067.1      12.5 instr_req_o               56141.5586
    0:00:44   66060.0      0.78    1067.1      12.5 instr_req_o               56141.5586
    0:00:44   66060.0      0.78    1067.1      12.5 instr_req_o               56141.5586
    0:00:44   66060.0      0.78    1067.1      12.5 instr_req_o               56141.5586
    0:00:44   66063.5      0.78    1067.0      12.5 instr_req_o               56144.8750
    0:00:44   66063.5      0.78    1067.0      12.5 instr_req_o               56144.8750
    0:00:44   66063.5      0.78    1067.0      12.5 instr_req_o               56144.8750
    0:00:44   66063.5      0.78    1067.0      12.5 instr_req_o               56144.8750
    0:00:44   66063.5      0.78    1067.0      12.5 instr_req_o               56144.8750
    0:00:44   66063.5      0.78    1067.0      12.5 instr_req_o               56144.8750
    0:00:45   66063.5      0.78    1067.0      12.5 instr_req_o               56144.8750
    0:00:45   66063.5      0.78    1067.0      12.5 instr_req_o               56144.8750
    0:00:46   66063.5      0.78    1066.9      12.5 instr_req_o               56144.8750
    0:00:46   66063.8      0.78    1066.8      12.5 instr_req_o               56145.5703
    0:00:46   66063.8      0.78    1066.8      12.5 instr_req_o               56145.5703
    0:00:46   66063.8      0.78    1066.8      12.5 instr_req_o               56145.5703
    0:00:46   66063.0      0.78    1066.8      12.5 instr_req_o               56144.9258
    0:00:46   66063.0      0.78    1066.8      12.5 instr_req_o               56144.9258
    0:00:47   66064.8      0.78    1066.4      12.5 instr_req_o               56146.2734
    0:00:47   66064.8      0.78    1066.4      12.5 instr_req_o               56146.2734
    0:00:47   66064.8      0.78    1066.4      12.5 instr_req_o               56146.2734
    0:00:47   66064.8      0.78    1066.4      12.5 instr_req_o               56146.2734
    0:00:47   66064.8      0.78    1066.4      12.5 instr_req_o               56146.2734
    0:00:47   66064.8      0.78    1066.4      12.5 instr_req_o               56146.2734
    0:00:47   66064.8      0.78    1066.4      12.5 instr_req_o               56146.2734
    0:00:47   66068.0      0.78    1066.3      12.5 instr_req_o               56148.7070
    0:00:47   66068.0      0.78    1066.3      12.5 instr_req_o               56148.7070
    0:00:47   66068.0      0.78    1066.3      12.5 instr_req_o               56148.7070
    0:00:47   66068.0      0.78    1066.3      12.5 instr_req_o               56148.7070
    0:00:47   66068.0      0.78    1066.3      12.5 instr_req_o               56148.7070
    0:00:47   66068.0      0.78    1066.3      12.5 instr_req_o               56148.7070
    0:00:48   66067.8      0.78    1066.2      12.5 instr_req_o               56147.9492
    0:00:48   66068.0      0.78    1066.2      12.5 instr_req_o               56148.7070
    0:00:48   66068.8      0.78    1065.9      12.5 instr_req_o               56150.1016
    0:00:48   66068.8      0.77    1065.8      12.5 instr_req_o               56150.1016
    0:00:48   66068.8      0.77    1065.8      12.5 instr_req_o               56150.1016
    0:00:48   66068.5      0.77    1065.8      12.5 instr_req_o               56150.3594
    0:00:49   66069.9      0.77    1065.8      12.5 instr_req_o               56151.4102
    0:00:49   66069.9      0.77    1065.8      12.5 instr_req_o               56151.4102
    0:00:49   66069.9      0.77    1065.8      12.5 instr_req_o               56151.4102
    0:00:49   66069.9      0.77    1065.8      12.5 instr_req_o               56151.4102
    0:00:49   66069.9      0.77    1065.8      12.5 instr_req_o               56151.4102
    0:00:50   66070.1      0.77    1065.8      12.5 instr_req_o               56151.8750
    0:00:50   66070.4      0.77    1065.4      12.5 instr_req_o               56151.2695
    0:00:50   66070.9      0.77    1065.4      12.5 instr_req_o               56153.0312
    0:00:50   66070.9      0.77    1065.4      12.5 instr_req_o               56153.0312
    0:00:51   66071.7      0.77    1065.4      12.5 instr_req_o               56153.5703
    0:00:51   66072.5      0.77    1065.3      12.5 instr_req_o               56154.1328
    0:00:51   66072.5      0.77    1065.3      12.5 instr_req_o               56154.1328
    0:00:51   66072.5      0.77    1065.3      12.5 instr_req_o               56154.1328
    0:00:51   66072.8      0.77    1065.3      12.5 instr_req_o               56154.5977
    0:00:51   66072.8      0.77    1065.3      12.5 instr_req_o               56154.5977
    0:00:52   66075.7      0.77    1065.3      12.5 instr_req_o               56157.4297
    0:00:52   66075.7      0.77    1065.3      12.5 instr_req_o               56157.4297
    0:00:52   66075.7      0.77    1065.3      12.5 instr_req_o               56157.4297
    0:00:52   66075.7      0.77    1065.3      12.5 instr_req_o               56157.4297
    0:00:52   66075.7      0.77    1065.3      12.5 instr_req_o               56157.4297
    0:00:52   66075.7      0.77    1065.3      12.5 instr_req_o               56157.4297
    0:00:52   66075.7      0.77    1065.3      12.5 instr_req_o               56157.4297
    0:00:52   66078.9      0.77    1065.3      12.5 instr_req_o               56160.1211
    0:00:52   66078.9      0.77    1065.3      12.5 instr_req_o               56160.1211
    0:00:52   66078.9      0.77    1065.3      12.5 instr_req_o               56160.1211
    0:00:52   66078.9      0.77    1065.3      12.5 instr_req_o               56160.1211
    0:00:52   66078.9      0.77    1065.3      12.5 instr_req_o               56160.1211
    0:00:52   66078.9      0.77    1065.3      12.5 instr_req_o               56160.1211
    0:00:52   66078.9      0.77    1065.3      12.5 instr_req_o               56160.1211
    0:00:53   66079.7      0.77    1065.2      12.5 instr_req_o               56160.6641
    0:00:53   66079.7      0.77    1065.2      12.5 instr_req_o               56160.9375
    0:00:53   66080.0      0.77    1065.3      12.5 instr_req_o               56161.6953
    0:00:53   66080.8      0.77    1065.3      12.5 instr_req_o               56162.5078
    0:00:53   66080.8      0.77    1065.3      12.5 instr_req_o               56162.5078
    0:00:53   66080.8      0.77    1065.3      12.5 instr_req_o               56162.5078
    0:00:54   66080.8      0.77    1065.2      12.5 instr_req_o               56162.5078
    0:00:54   66080.8      0.77    1065.2      12.5 instr_req_o               56162.5078
    0:00:54   66080.8      0.77    1065.2      12.5 instr_req_o               56162.5078
    0:00:55   66081.3      0.77    1065.1      12.5 instr_req_o               56163.1367
    0:00:56   66081.3      0.77    1065.1      12.5 instr_req_o               56163.1367
    0:00:56   66082.1      0.77    1065.1      12.5 instr_req_o               56163.6758
    0:00:57   66081.6      0.77    1064.8      12.5 instr_req_o               56163.9258
    0:00:57   66081.6      0.77    1064.8      12.5 instr_req_o               56163.9258
    0:00:57   66081.6      0.77    1064.8      12.5 instr_req_o               56163.9258
    0:00:57   66081.6      0.77    1064.8      12.5 instr_req_o               56163.9258
    0:00:57   66081.6      0.77    1064.8      12.5 instr_req_o               56163.9258
    0:00:57   66082.1      0.77    1064.7      12.5 instr_req_o               56163.9844
    0:00:57   66082.1      0.77    1064.7      12.5 instr_req_o               56163.9844
    0:00:57   66082.1      0.77    1064.7      12.5 instr_req_o               56163.9844
    0:00:58   66082.4      0.76    1064.6      12.5 instr_req_o               56163.7695
    0:00:58   66082.4      0.76    1064.6      12.5 instr_req_o               56163.7695
    0:00:58   66082.4      0.76    1064.6      12.5 instr_req_o               56163.7695
    0:00:58   66083.4      0.76    1064.7      12.5 instr_req_o               56164.5742
    0:00:58   66083.4      0.76    1064.7      12.5 instr_req_o               56164.5742
    0:00:58   66083.4      0.76    1064.7      12.5 instr_req_o               56164.5742
    0:00:58   66083.4      0.76    1064.7      12.5 instr_req_o               56164.5742
    0:00:58   66083.4      0.76    1064.7      12.5 instr_req_o               56164.5742
    0:00:58   66083.4      0.76    1064.6      12.5 instr_req_o               56164.5742
    0:00:58   66083.7      0.76    1064.6      12.5 instr_req_o               56164.8398
    0:00:58   66085.6      0.76    1064.6      12.5 instr_req_o               56165.6914
    0:00:58   66085.6      0.76    1064.6      12.5 instr_req_o               56165.6914
    0:00:58   66085.6      0.76    1064.6      12.5 instr_req_o               56165.6914
    0:00:58   66085.6      0.76    1064.6      12.5 instr_req_o               56165.6914
    0:00:58   66085.6      0.76    1064.6      12.5 instr_req_o               56165.6914
    0:00:59   66086.1      0.76    1064.6      12.5 instr_req_o               56166.2383
    0:00:59   66086.1      0.76    1064.6      12.5 instr_req_o               56165.9648
    0:00:59   66086.4      0.76    1064.6      12.5 instr_req_o               56165.7070
    0:00:59   66086.9      0.76    1064.6      12.5 instr_req_o               56166.2539
    0:00:59   66087.7      0.76    1064.6      12.5 instr_req_o               56167.2383
    0:00:59   66087.7      0.76    1064.6      12.5 instr_req_o               56167.2383
    0:00:59   66087.4      0.76    1064.5      12.5 instr_req_o               56166.9805
    0:00:59   66087.4      0.76    1064.5      12.5 instr_req_o               56166.9805
    0:00:59   66087.4      0.76    1064.5      12.5 instr_req_o               56166.9805
    0:00:59   66088.2      0.76    1064.5      12.5 instr_req_o               56167.9688
    0:00:59   66088.8      0.76    1064.5      12.5 instr_req_o               56168.5117
    0:00:59   66088.8      0.76    1064.5      12.5 instr_req_o               56168.5117
    0:00:59   66088.8      0.76    1064.5      12.5 instr_req_o               56168.5117
    0:00:59   66089.3      0.76    1064.4      12.5 instr_req_o               56169.0586
    0:00:59   66089.6      0.76    1064.3      12.5 instr_req_o               56169.2422
    0:00:59   66089.6      0.76    1064.3      12.5 instr_req_o               56169.2422
    0:00:59   66089.6      0.76    1064.3      12.5 instr_req_o               56169.2422
    0:00:59   66089.6      0.76    1064.1      12.5 instr_req_o               56169.5156
    0:00:59   66089.6      0.76    1064.1      12.5 instr_req_o               56169.5156
    0:00:59   66089.6      0.76    1064.1      12.5 instr_req_o               56169.5156
    0:01:00   66089.8      0.76    1063.9      12.5 id_stage_i/registers_i/riscv_register_file_i/mem_reg_25__21_/D 56170.3242
    0:01:00   66089.8      0.76    1063.9      12.5 instr_req_o               56170.3242
    0:01:00   66090.1      0.76    1063.9      12.5 instr_req_o               56171.9883
    0:01:00   66090.1      0.76    1063.9      12.5 instr_req_o               56171.9883
    0:01:00   66090.1      0.76    1063.9      12.5 instr_req_o               56171.9883
    0:01:00   66089.6      0.76    1063.8      12.5 id_stage_i/registers_i/riscv_register_file_i/mem_reg_25__21_/D 56171.2617
    0:01:00   66089.3      0.76    1063.8      12.5 instr_req_o               56170.6016
    0:01:00   66089.3      0.76    1063.8      12.5 instr_req_o               56170.6016
    0:01:00   66089.3      0.76    1063.8      12.5 instr_req_o               56170.6016
    0:01:00   66089.3      0.76    1063.8      12.5 instr_req_o               56170.6016
    0:01:00   66089.3      0.76    1063.8      12.5 instr_req_o               56170.6016
    0:01:00   66089.3      0.76    1063.8      12.5 instr_req_o               56170.6016
    0:01:00   66089.3      0.76    1063.8      12.5 instr_req_o               56170.6016
    0:01:00   66088.8      0.76    1063.8      12.5 instr_req_o               56170.1992
    0:01:00   66089.6      0.76    1063.8      12.5 instr_req_o               56171.0039
    0:01:00   66089.6      0.76    1063.8      12.5 instr_req_o               56171.0039
    0:01:00   66088.5      0.76    1063.8      12.5 instr_req_o               56169.7031
    0:01:00   66088.8      0.76    1063.8      12.5 instr_req_o               56169.7812
    0:01:00   66088.8      0.76    1063.8      12.5 instr_req_o               56169.7812
    0:01:00   66089.6      0.76    1063.6      12.5 id_stage_i/registers_i/riscv_register_file_i/mem_reg_25__21_/D 56171.5781
    0:01:00   66089.6      0.76    1063.6      12.5 id_stage_i/registers_i/riscv_register_file_i/mem_reg_25__21_/D 56171.5781
    0:01:01   66089.8      0.76    1063.6      12.5 instr_req_o               56171.8008
    0:01:01   66089.8      0.76    1063.6      12.5 instr_req_o               56171.8008
    0:01:01   66089.8      0.76    1063.6      12.5 instr_req_o               56171.8008
    0:01:01   66090.9      0.76    1063.6      12.5 instr_req_o               56173.6797
    0:01:01   66090.9      0.76    1063.6      12.5 instr_req_o               56173.6797
    0:01:01   66090.9      0.76    1063.5      12.5 instr_req_o               56173.6797
    0:01:01   66090.9      0.76    1063.5      12.5 instr_req_o               56173.6797
    0:01:01   66090.9      0.76    1063.5      12.5 instr_req_o               56173.6797
    0:01:01   66091.7      0.76    1063.5      12.5 instr_req_o               56174.2188
    0:01:01   66093.0      0.76    1061.8      12.5 id_stage_i/mult_dot_op_b_ex_o_reg_23_/D 56176.1914
    0:01:01   66093.0      0.76    1061.8      12.5 id_stage_i/mult_dot_op_b_ex_o_reg_23_/D 56176.1914
    0:01:03   66093.0      0.76    1061.8      12.5 instr_req_o               56176.1914
    0:01:03   66093.0      0.76    1061.8      12.5 instr_req_o               56176.1914
    0:01:03   66093.8      0.75    1061.8      12.5 instr_req_o               56176.7305
    0:01:03   66093.8      0.75    1061.8      12.5 instr_req_o               56176.7305
    0:01:03   66093.8      0.75    1061.8      12.5 instr_req_o               56176.7305
    0:01:03   66094.4      0.75    1061.7      12.5 instr_req_o               56177.2773
    0:01:03   66095.4      0.75    1061.5      12.5 instr_req_o               56178.3672
    0:01:03   66095.4      0.75    1061.5      12.5 instr_req_o               56178.3672
    0:01:03   66095.4      0.75    1061.5      12.5 instr_req_o               56178.3672
    0:01:03   66097.8      0.75    1061.5      12.5 instr_req_o               56180.7305
    0:01:03   66097.8      0.75    1061.5      12.5 instr_req_o               56180.7305
    0:01:03   66097.8      0.75    1061.5      12.5 instr_req_o               56180.7305
    0:01:03   66097.8      0.75    1061.5      12.5 instr_req_o               56180.7305
    0:01:03   66098.6      0.75    1061.5      12.5 instr_req_o               56181.2695
    0:01:04   66099.1      0.75    1061.5       0.0 id_stage_i/scalar_replication 56181.8164

1
streaming_dft_planner
0
change_names -rules verilog -hierarchy
Warning: In the design riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800, net 'instr_addr_o[3]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'exc_pc_mux_o[2]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[31]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[30]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[29]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[28]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[27]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[26]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[25]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[24]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[23]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[22]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[21]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[20]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[19]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[18]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[17]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[16]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[15]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[14]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[13]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[12]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[11]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[10]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[9]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[8]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[7]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[6]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[5]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[4]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[3]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[2]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[1]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[31]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[30]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[29]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[28]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[27]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[26]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[25]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[24]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[23]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[22]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[21]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[20]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[19]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[18]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[17]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[16]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[15]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[14]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[13]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[12]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[11]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[10]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[9]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[8]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[7]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[6]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[5]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[4]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[3]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[2]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[1]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[0]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'regfile_alu_waddr_i[4]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'regfile_alu_waddr_i[3]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'regfile_alu_waddr_i[2]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'regfile_alu_waddr_i[1]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'regfile_alu_waddr_i[0]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'regfile_alu_we_i' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_load_store_unit_test_1, net 'data_we_ex_i' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1, net 'priv_lvl_o[0]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_pmp_N_PMP_ENTRIES16_test_1, net 'data_addr_i[28]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_pmp_N_PMP_ENTRIES16_test_1, net 'data_addr_i[27]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_pmp_N_PMP_ENTRIES16_test_1, net 'data_addr_i[24]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_pmp_N_PMP_ENTRIES16_test_1, net 'data_addr_i[22]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_pmp_N_PMP_ENTRIES16_test_1, net 'data_addr_i[21]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_pmp_N_PMP_ENTRIES16_test_1, net 'data_addr_i[19]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_pmp_N_PMP_ENTRIES16_test_1, net 'data_addr_i[8]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_pmp_N_PMP_ENTRIES16_test_1, net 'data_addr_i[1]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_pmp_N_PMP_ENTRIES16_test_1, net 'data_addr_i[0]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_SCCOMP_DECOMPRESSOR, net 'din[5]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_SCCOMP_DECOMPRESSOR, net 'din[4]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_SCCOMP_DECOMPRESSOR, net 'din[3]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_SCCOMP_DECOMPRESSOR, net 'din[2]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_SCCOMP_DECOMPRESSOR, net 'din[1]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_SCCOMP_DECOMPRESSOR, net 'din[0]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_DW01_decode_width1, net 'A[0]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_controller_FPU0_test_1, net 'irq_id_ctrl_i[4]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_controller_FPU0_test_1, net 'irq_id_ctrl_i[3]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_controller_FPU0_test_1, net 'irq_id_ctrl_i[2]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_controller_FPU0_test_1, net 'irq_id_ctrl_i[1]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_controller_FPU0_test_1, net 'irq_id_ctrl_i[0]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_controller_FPU0_test_1, net 'exc_cause_o[4]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_controller_FPU0_test_1, net 'data_misaligned_i' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_controller_FPU0_test_1, net 'jr_stall_o' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_controller_FPU0_test_1, net 'load_stall_o' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_controller_FPU0_test_1, net 'csr_cause_o_5__BAR' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_controller_FPU0_test_1, net 'csr_save_ex_o_BAR' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_L0_buffer_RDATA_IN_WIDTH128_test_1, net 'instr_gnt_i' is connecting multiple ports. (UCN-1)
1
report_scan_path -test_mode all > ${REPORT_PATH}/chains.txt
report_area > ${REPORT_PATH}/area_post_dft.txt
write -hierarchy -format verilog -output "${GATE_PATH}/${TOPLEVEL}_scan.v"
Writing verilog file '/home/s267517/assignment/riscv/gate/scan/syn/output/riscv_core_scan.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
write_file -hierarchy -format ddc -output "${GATE_PATH}/${TOPLEVEL}_scan.ddc"
Writing ddc file '../output/riscv_core_scan.ddc'.
1
write_sdf -version 3.0 "${GATE_PATH}/${TOPLEVEL}_scan.sdf"
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/s267517/assignment/riscv/gate/scan/syn/output/riscv_core_scan.sdf'. (WT-3)
1
write_sdc "${GATE_PATH}/${TOPLEVEL}_scan.sdc"
1
write_test_protocol -output "${GATE_PATH}/${TOPLEVEL}_scan.spf" -test_mode Internal_scan
Writing test protocol file '/home/s267517/assignment/riscv/gate/scan/syn/output/riscv_core_scan.spf' for mode 'Internal_scan'...
1
write_test_protocol -output "${GATE_PATH}/${TOPLEVEL}_scancompress.spf" -test_mode ScanCompression_mode
Writing test protocol file '/home/s267517/assignment/riscv/gate/scan/syn/output/riscv_core_scancompress.spf' for mode 'ScanCompression_mode'...
1
#quit
dc_shell> quit 

Memory usage for this session 374 Mbytes.
Memory usage for this session including child processes 374 Mbytes.
CPU usage for this session 1569 seconds ( 0.44 hours ).
Elapsed time for this session 2503 seconds ( 0.70 hours ).

Thank you...
