\hypertarget{struct_d_w_t___type}{}\section{D\+W\+T\+\_\+\+Type Struct Reference}
\label{struct_d_w_t___type}\index{DWT\_Type@{DWT\_Type}}


Structure type to access the Data Watchpoint and Trace Register (D\+WT).  




{\ttfamily \#include $<$core\+\_\+cm3.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_w_t___type_a15fc8d35f045f329b80c544bef35ff64}{C\+T\+RL}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_w_t___type_acf6d1c3e5f5cef92986fd9cfae5c7224}{C\+Y\+C\+C\+NT}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_w_t___type_a49a1dced8d644fa6f4128570f102212e}{C\+P\+I\+C\+NT}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_w_t___type_ae6edad4ef9f92b3ce206dac61621871a}{E\+X\+C\+C\+NT}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_w_t___type_a720f3795a53a8d8f275df636fee1aee7}{S\+L\+E\+E\+P\+C\+NT}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_w_t___type_ab1d62b8e1a69bead9717d5a02f741811}{L\+S\+U\+C\+NT}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_w_t___type_a11e6aebbf2c7bedc29059ff023891b82}{F\+O\+L\+D\+C\+NT}}
\item 
\mbox{\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_d_w_t___type_accef6b622c8a41342ed32345b0922bea}{P\+C\+SR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_w_t___type_a00be2e0bf3e38ab6f33f8349d9e7a200}{C\+O\+M\+P0}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_w_t___type_ab3f06e2cb3a76edc6f3fc90af88671ba}{M\+A\+S\+K0}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_w_t___type_a7eb6189fbcdf2ad9d0d28dad691f3fe8}{F\+U\+N\+C\+T\+I\+O\+N0}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_d_w_t___type_a3bc109a372d05329e22cb7e3bf2b84ba}{R\+E\+S\+E\+R\+V\+E\+D0}} \mbox{[}1\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_w_t___type_a711f336367372393a5f874e5c46e2b95}{C\+O\+M\+P1}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_w_t___type_ad55962dd61d94bd029f6927adc48bc31}{M\+A\+S\+K1}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_w_t___type_afbea004f9e2860b9f450bcea21eec318}{F\+U\+N\+C\+T\+I\+O\+N1}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_d_w_t___type_a9b85a62ba1c4cf0e4ca2b1ff8e5bc85c}{R\+E\+S\+E\+R\+V\+E\+D1}} \mbox{[}1\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_w_t___type_a5f159cd97def70baad2faa8d250bb86a}{C\+O\+M\+P2}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_w_t___type_a860e7bcdcf674491835d91189bda3c61}{M\+A\+S\+K2}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_w_t___type_a93d1f9f928292854f16333500e554c41}{F\+U\+N\+C\+T\+I\+O\+N2}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_d_w_t___type_aa4de71b2a578cce3a67229dde3c6b52d}{R\+E\+S\+E\+R\+V\+E\+D2}} \mbox{[}1\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_w_t___type_a923d50abd92dbc50ef2983770489eafd}{C\+O\+M\+P3}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_w_t___type_a541b20e412d5586312fa4dac4a151660}{M\+A\+S\+K3}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_w_t___type_ad3bf90012b7b60cd030c54ed0ec0442d}{F\+U\+N\+C\+T\+I\+O\+N3}}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Structure type to access the Data Watchpoint and Trace Register (D\+WT). 

\subsection{Field Documentation}
\mbox{\Hypertarget{struct_d_w_t___type_a00be2e0bf3e38ab6f33f8349d9e7a200}\label{struct_d_w_t___type_a00be2e0bf3e38ab6f33f8349d9e7a200}} 
\index{DWT\_Type@{DWT\_Type}!COMP0@{COMP0}}
\index{COMP0@{COMP0}!DWT\_Type@{DWT\_Type}}
\subsubsection{\texorpdfstring{COMP0}{COMP0}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+O\+M\+P0}

Offset\+: 0x020 (R/W) Comparator Register 0 \mbox{\Hypertarget{struct_d_w_t___type_a711f336367372393a5f874e5c46e2b95}\label{struct_d_w_t___type_a711f336367372393a5f874e5c46e2b95}} 
\index{DWT\_Type@{DWT\_Type}!COMP1@{COMP1}}
\index{COMP1@{COMP1}!DWT\_Type@{DWT\_Type}}
\subsubsection{\texorpdfstring{COMP1}{COMP1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+O\+M\+P1}

Offset\+: 0x030 (R/W) Comparator Register 1 \mbox{\Hypertarget{struct_d_w_t___type_a5f159cd97def70baad2faa8d250bb86a}\label{struct_d_w_t___type_a5f159cd97def70baad2faa8d250bb86a}} 
\index{DWT\_Type@{DWT\_Type}!COMP2@{COMP2}}
\index{COMP2@{COMP2}!DWT\_Type@{DWT\_Type}}
\subsubsection{\texorpdfstring{COMP2}{COMP2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+O\+M\+P2}

Offset\+: 0x040 (R/W) Comparator Register 2 \mbox{\Hypertarget{struct_d_w_t___type_a923d50abd92dbc50ef2983770489eafd}\label{struct_d_w_t___type_a923d50abd92dbc50ef2983770489eafd}} 
\index{DWT\_Type@{DWT\_Type}!COMP3@{COMP3}}
\index{COMP3@{COMP3}!DWT\_Type@{DWT\_Type}}
\subsubsection{\texorpdfstring{COMP3}{COMP3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+O\+M\+P3}

Offset\+: 0x050 (R/W) Comparator Register 3 \mbox{\Hypertarget{struct_d_w_t___type_a49a1dced8d644fa6f4128570f102212e}\label{struct_d_w_t___type_a49a1dced8d644fa6f4128570f102212e}} 
\index{DWT\_Type@{DWT\_Type}!CPICNT@{CPICNT}}
\index{CPICNT@{CPICNT}!DWT\_Type@{DWT\_Type}}
\subsubsection{\texorpdfstring{CPICNT}{CPICNT}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+P\+I\+C\+NT}

Offset\+: 0x008 (R/W) C\+PI Count Register \mbox{\Hypertarget{struct_d_w_t___type_a15fc8d35f045f329b80c544bef35ff64}\label{struct_d_w_t___type_a15fc8d35f045f329b80c544bef35ff64}} 
\index{DWT\_Type@{DWT\_Type}!CTRL@{CTRL}}
\index{CTRL@{CTRL}!DWT\_Type@{DWT\_Type}}
\subsubsection{\texorpdfstring{CTRL}{CTRL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+T\+RL}

Offset\+: 0x000 (R/W) Control Register \mbox{\Hypertarget{struct_d_w_t___type_acf6d1c3e5f5cef92986fd9cfae5c7224}\label{struct_d_w_t___type_acf6d1c3e5f5cef92986fd9cfae5c7224}} 
\index{DWT\_Type@{DWT\_Type}!CYCCNT@{CYCCNT}}
\index{CYCCNT@{CYCCNT}!DWT\_Type@{DWT\_Type}}
\subsubsection{\texorpdfstring{CYCCNT}{CYCCNT}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+Y\+C\+C\+NT}

Offset\+: 0x004 (R/W) Cycle Count Register \mbox{\Hypertarget{struct_d_w_t___type_ae6edad4ef9f92b3ce206dac61621871a}\label{struct_d_w_t___type_ae6edad4ef9f92b3ce206dac61621871a}} 
\index{DWT\_Type@{DWT\_Type}!EXCCNT@{EXCCNT}}
\index{EXCCNT@{EXCCNT}!DWT\_Type@{DWT\_Type}}
\subsubsection{\texorpdfstring{EXCCNT}{EXCCNT}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t E\+X\+C\+C\+NT}

Offset\+: 0x00C (R/W) Exception Overhead Count Register \mbox{\Hypertarget{struct_d_w_t___type_a11e6aebbf2c7bedc29059ff023891b82}\label{struct_d_w_t___type_a11e6aebbf2c7bedc29059ff023891b82}} 
\index{DWT\_Type@{DWT\_Type}!FOLDCNT@{FOLDCNT}}
\index{FOLDCNT@{FOLDCNT}!DWT\_Type@{DWT\_Type}}
\subsubsection{\texorpdfstring{FOLDCNT}{FOLDCNT}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t F\+O\+L\+D\+C\+NT}

Offset\+: 0x018 (R/W) Folded-\/instruction Count Register \mbox{\Hypertarget{struct_d_w_t___type_a7eb6189fbcdf2ad9d0d28dad691f3fe8}\label{struct_d_w_t___type_a7eb6189fbcdf2ad9d0d28dad691f3fe8}} 
\index{DWT\_Type@{DWT\_Type}!FUNCTION0@{FUNCTION0}}
\index{FUNCTION0@{FUNCTION0}!DWT\_Type@{DWT\_Type}}
\subsubsection{\texorpdfstring{FUNCTION0}{FUNCTION0}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t F\+U\+N\+C\+T\+I\+O\+N0}

Offset\+: 0x028 (R/W) Function Register 0 \mbox{\Hypertarget{struct_d_w_t___type_afbea004f9e2860b9f450bcea21eec318}\label{struct_d_w_t___type_afbea004f9e2860b9f450bcea21eec318}} 
\index{DWT\_Type@{DWT\_Type}!FUNCTION1@{FUNCTION1}}
\index{FUNCTION1@{FUNCTION1}!DWT\_Type@{DWT\_Type}}
\subsubsection{\texorpdfstring{FUNCTION1}{FUNCTION1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t F\+U\+N\+C\+T\+I\+O\+N1}

Offset\+: 0x038 (R/W) Function Register 1 \mbox{\Hypertarget{struct_d_w_t___type_a93d1f9f928292854f16333500e554c41}\label{struct_d_w_t___type_a93d1f9f928292854f16333500e554c41}} 
\index{DWT\_Type@{DWT\_Type}!FUNCTION2@{FUNCTION2}}
\index{FUNCTION2@{FUNCTION2}!DWT\_Type@{DWT\_Type}}
\subsubsection{\texorpdfstring{FUNCTION2}{FUNCTION2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t F\+U\+N\+C\+T\+I\+O\+N2}

Offset\+: 0x048 (R/W) Function Register 2 \mbox{\Hypertarget{struct_d_w_t___type_ad3bf90012b7b60cd030c54ed0ec0442d}\label{struct_d_w_t___type_ad3bf90012b7b60cd030c54ed0ec0442d}} 
\index{DWT\_Type@{DWT\_Type}!FUNCTION3@{FUNCTION3}}
\index{FUNCTION3@{FUNCTION3}!DWT\_Type@{DWT\_Type}}
\subsubsection{\texorpdfstring{FUNCTION3}{FUNCTION3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t F\+U\+N\+C\+T\+I\+O\+N3}

Offset\+: 0x058 (R/W) Function Register 3 \mbox{\Hypertarget{struct_d_w_t___type_ab1d62b8e1a69bead9717d5a02f741811}\label{struct_d_w_t___type_ab1d62b8e1a69bead9717d5a02f741811}} 
\index{DWT\_Type@{DWT\_Type}!LSUCNT@{LSUCNT}}
\index{LSUCNT@{LSUCNT}!DWT\_Type@{DWT\_Type}}
\subsubsection{\texorpdfstring{LSUCNT}{LSUCNT}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t L\+S\+U\+C\+NT}

Offset\+: 0x014 (R/W) L\+SU Count Register \mbox{\Hypertarget{struct_d_w_t___type_ab3f06e2cb3a76edc6f3fc90af88671ba}\label{struct_d_w_t___type_ab3f06e2cb3a76edc6f3fc90af88671ba}} 
\index{DWT\_Type@{DWT\_Type}!MASK0@{MASK0}}
\index{MASK0@{MASK0}!DWT\_Type@{DWT\_Type}}
\subsubsection{\texorpdfstring{MASK0}{MASK0}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t M\+A\+S\+K0}

Offset\+: 0x024 (R/W) Mask Register 0 \mbox{\Hypertarget{struct_d_w_t___type_ad55962dd61d94bd029f6927adc48bc31}\label{struct_d_w_t___type_ad55962dd61d94bd029f6927adc48bc31}} 
\index{DWT\_Type@{DWT\_Type}!MASK1@{MASK1}}
\index{MASK1@{MASK1}!DWT\_Type@{DWT\_Type}}
\subsubsection{\texorpdfstring{MASK1}{MASK1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t M\+A\+S\+K1}

Offset\+: 0x034 (R/W) Mask Register 1 \mbox{\Hypertarget{struct_d_w_t___type_a860e7bcdcf674491835d91189bda3c61}\label{struct_d_w_t___type_a860e7bcdcf674491835d91189bda3c61}} 
\index{DWT\_Type@{DWT\_Type}!MASK2@{MASK2}}
\index{MASK2@{MASK2}!DWT\_Type@{DWT\_Type}}
\subsubsection{\texorpdfstring{MASK2}{MASK2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t M\+A\+S\+K2}

Offset\+: 0x044 (R/W) Mask Register 2 \mbox{\Hypertarget{struct_d_w_t___type_a541b20e412d5586312fa4dac4a151660}\label{struct_d_w_t___type_a541b20e412d5586312fa4dac4a151660}} 
\index{DWT\_Type@{DWT\_Type}!MASK3@{MASK3}}
\index{MASK3@{MASK3}!DWT\_Type@{DWT\_Type}}
\subsubsection{\texorpdfstring{MASK3}{MASK3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t M\+A\+S\+K3}

Offset\+: 0x054 (R/W) Mask Register 3 \mbox{\Hypertarget{struct_d_w_t___type_accef6b622c8a41342ed32345b0922bea}\label{struct_d_w_t___type_accef6b622c8a41342ed32345b0922bea}} 
\index{DWT\_Type@{DWT\_Type}!PCSR@{PCSR}}
\index{PCSR@{PCSR}!DWT\_Type@{DWT\_Type}}
\subsubsection{\texorpdfstring{PCSR}{PCSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t P\+C\+SR}

Offset\+: 0x01C (R/ ) Program Counter Sample Register \mbox{\Hypertarget{struct_d_w_t___type_a3bc109a372d05329e22cb7e3bf2b84ba}\label{struct_d_w_t___type_a3bc109a372d05329e22cb7e3bf2b84ba}} 
\index{DWT\_Type@{DWT\_Type}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!DWT\_Type@{DWT\_Type}}
\subsubsection{\texorpdfstring{RESERVED0}{RESERVED0}}
{\footnotesize\ttfamily uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D0}

\mbox{\Hypertarget{struct_d_w_t___type_a9b85a62ba1c4cf0e4ca2b1ff8e5bc85c}\label{struct_d_w_t___type_a9b85a62ba1c4cf0e4ca2b1ff8e5bc85c}} 
\index{DWT\_Type@{DWT\_Type}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!DWT\_Type@{DWT\_Type}}
\subsubsection{\texorpdfstring{RESERVED1}{RESERVED1}}
{\footnotesize\ttfamily uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D1}

\mbox{\Hypertarget{struct_d_w_t___type_aa4de71b2a578cce3a67229dde3c6b52d}\label{struct_d_w_t___type_aa4de71b2a578cce3a67229dde3c6b52d}} 
\index{DWT\_Type@{DWT\_Type}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!DWT\_Type@{DWT\_Type}}
\subsubsection{\texorpdfstring{RESERVED2}{RESERVED2}}
{\footnotesize\ttfamily uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D2}

\mbox{\Hypertarget{struct_d_w_t___type_a720f3795a53a8d8f275df636fee1aee7}\label{struct_d_w_t___type_a720f3795a53a8d8f275df636fee1aee7}} 
\index{DWT\_Type@{DWT\_Type}!SLEEPCNT@{SLEEPCNT}}
\index{SLEEPCNT@{SLEEPCNT}!DWT\_Type@{DWT\_Type}}
\subsubsection{\texorpdfstring{SLEEPCNT}{SLEEPCNT}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+L\+E\+E\+P\+C\+NT}

Offset\+: 0x010 (R/W) Sleep Count Register 

The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
C\+M\+S\+I\+S/core/\mbox{\hyperlink{core__cm3_8h}{core\+\_\+cm3.\+h}}\item 
C\+M\+S\+I\+S/core/\mbox{\hyperlink{core__cm4_8h}{core\+\_\+cm4.\+h}}\item 
C\+M\+S\+I\+S/core/\mbox{\hyperlink{core__sc300_8h}{core\+\_\+sc300.\+h}}\end{DoxyCompactItemize}
