-o C:/intelFPGA/17.0/project/arria5_tst1/compile -lc C:/intelFPGA/17.0/project/arria5_tst1/library.cfg -fl C:/intelFPGA/17.0/project/arria5_tst1/projlib.cfg -pli "C:/Aldec/Active-HDL-10.4/bin/systf.dll" -epr C:/intelFPGA/17.0/project/arria5_tst1/compile/arria5_tst1.epr -O2 -sve -msg 5 -sv2k12 -work arria5_tst1 C:/intelFPGA/17.0/project/arria5_tst1/src/arria5_tst1.v C:/intelFPGA/17.0/project/arria5_tst1/src/Block_upr_spi1.v C:/intelFPGA/17.0/project/arria5_tst1/src/pll1_0002.v C:/intelFPGA/17.0/project/arria5_tst1/src/tst_rst_modul.v C:/intelFPGA/17.0/project/arria5_tst1/src/bufi4.v C:/intelFPGA/17.0/project/arria5_tst1/src/bufi5.v C:/intelFPGA/17.0/project/arria5_tst1/src/bufout3.v C:/intelFPGA/17.0/project/arria5_tst1/src/bufi3.v C:/intelFPGA/17.0/project/arria5_tst1/src/Block_control_GPHY.v C:/intelFPGA/17.0/project/arria5_tst1/src/buf_out1.v C:/intelFPGA/17.0/project/arria5_tst1/src/buf_io1.v C:/intelFPGA/17.0/project/arria5_tst1/src/buf34_out.v C:/intelFPGA/17.0/project/arria5_tst1/src/bufin20.v C:/intelFPGA/17.0/project/arria5_tst1/src/bufout10.v C:/intelFPGA/17.0/project/arria5_tst1/src/bufout7.v C:/intelFPGA/17.0/project/arria5_tst1/src/bufi1.v C:/intelFPGA/17.0/project/arria5_tst1/src/bufout17.v C:/intelFPGA/17.0/project/arria5_tst1/src/bufi6.v C:/intelFPGA/17.0/project/arria5_tst1/src/bufout16.v C:/intelFPGA/17.0/project/arria5_tst1/src/bufout18.v 