// Seed: 2254992624
module module_0 (
    input  tri id_0,
    output tri id_1
);
  wire id_3;
  wire id_4;
  assign module_1.id_1 = 0;
  wire id_6;
  wand id_7 = 1, id_8;
  assign id_7 = id_7;
  wire id_9;
  initial begin : LABEL_0
    id_5 = id_9;
  end
endmodule
module module_1 (
    output wire id_0,
    input  tri0 id_1,
    output wire id_2,
    input  wire id_3,
    output wire id_4
);
  tri0 id_6;
  wor  id_7;
  assign id_7 = 1;
  wire id_8;
  module_0 modCall_1 (
      id_1,
      id_0
  );
  always @(1 or id_3);
  assign id_0 = 1;
  wire id_9;
  assign id_6 = 1 < 1 - 1;
endmodule
