
Cansat_final_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000dea4  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000009c0  0800e048  0800e048  0001e048  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ea08  0800ea08  000201e4  2**0
                  CONTENTS
  4 .ARM          00000008  0800ea08  0800ea08  0001ea08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ea10  0800ea10  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ea10  0800ea10  0001ea10  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ea14  0800ea14  0001ea14  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  0800ea18  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004340  200001e8  0800ebfc  000201e8  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20004528  0800ebfc  00024528  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001de08  00000000  00000000  00020214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000451e  00000000  00000000  0003e01c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001720  00000000  00000000  00042540  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001560  00000000  00000000  00043c60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001bc62  00000000  00000000  000451c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001e71b  00000000  00000000  00060e22  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009d3cf  00000000  00000000  0007f53d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0011c90c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007104  00000000  00000000  0011c95c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001e8 	.word	0x200001e8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800e02c 	.word	0x0800e02c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001ec 	.word	0x200001ec
 80001dc:	0800e02c 	.word	0x0800e02c

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr

080001f4 <strlen>:
 80001f4:	4603      	mov	r3, r0
 80001f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001fa:	2a00      	cmp	r2, #0
 80001fc:	d1fb      	bne.n	80001f6 <strlen+0x2>
 80001fe:	1a18      	subs	r0, r3, r0
 8000200:	3801      	subs	r0, #1
 8000202:	4770      	bx	lr
	...

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_d2uiz>:
 8000bd8:	004a      	lsls	r2, r1, #1
 8000bda:	d211      	bcs.n	8000c00 <__aeabi_d2uiz+0x28>
 8000bdc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000be0:	d211      	bcs.n	8000c06 <__aeabi_d2uiz+0x2e>
 8000be2:	d50d      	bpl.n	8000c00 <__aeabi_d2uiz+0x28>
 8000be4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000be8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bec:	d40e      	bmi.n	8000c0c <__aeabi_d2uiz+0x34>
 8000bee:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bf2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bf6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bfa:	fa23 f002 	lsr.w	r0, r3, r2
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c0a:	d102      	bne.n	8000c12 <__aeabi_d2uiz+0x3a>
 8000c0c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000c10:	4770      	bx	lr
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	4770      	bx	lr

08000c18 <__aeabi_d2f>:
 8000c18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c1c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c20:	bf24      	itt	cs
 8000c22:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c26:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c2a:	d90d      	bls.n	8000c48 <__aeabi_d2f+0x30>
 8000c2c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c30:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c34:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c38:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c3c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c40:	bf08      	it	eq
 8000c42:	f020 0001 	biceq.w	r0, r0, #1
 8000c46:	4770      	bx	lr
 8000c48:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c4c:	d121      	bne.n	8000c92 <__aeabi_d2f+0x7a>
 8000c4e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c52:	bfbc      	itt	lt
 8000c54:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c58:	4770      	bxlt	lr
 8000c5a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c5e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c62:	f1c2 0218 	rsb	r2, r2, #24
 8000c66:	f1c2 0c20 	rsb	ip, r2, #32
 8000c6a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c6e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c72:	bf18      	it	ne
 8000c74:	f040 0001 	orrne.w	r0, r0, #1
 8000c78:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c7c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c80:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c84:	ea40 000c 	orr.w	r0, r0, ip
 8000c88:	fa23 f302 	lsr.w	r3, r3, r2
 8000c8c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c90:	e7cc      	b.n	8000c2c <__aeabi_d2f+0x14>
 8000c92:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c96:	d107      	bne.n	8000ca8 <__aeabi_d2f+0x90>
 8000c98:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c9c:	bf1e      	ittt	ne
 8000c9e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000ca2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000ca6:	4770      	bxne	lr
 8000ca8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cac:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cb0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb4:	4770      	bx	lr
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_uldivmod>:
 8000cb8:	b953      	cbnz	r3, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cba:	b94a      	cbnz	r2, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cbc:	2900      	cmp	r1, #0
 8000cbe:	bf08      	it	eq
 8000cc0:	2800      	cmpeq	r0, #0
 8000cc2:	bf1c      	itt	ne
 8000cc4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000cc8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000ccc:	f000 b974 	b.w	8000fb8 <__aeabi_idiv0>
 8000cd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cd8:	f000 f806 	bl	8000ce8 <__udivmoddi4>
 8000cdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ce0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ce4:	b004      	add	sp, #16
 8000ce6:	4770      	bx	lr

08000ce8 <__udivmoddi4>:
 8000ce8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cec:	9d08      	ldr	r5, [sp, #32]
 8000cee:	4604      	mov	r4, r0
 8000cf0:	468e      	mov	lr, r1
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d14d      	bne.n	8000d92 <__udivmoddi4+0xaa>
 8000cf6:	428a      	cmp	r2, r1
 8000cf8:	4694      	mov	ip, r2
 8000cfa:	d969      	bls.n	8000dd0 <__udivmoddi4+0xe8>
 8000cfc:	fab2 f282 	clz	r2, r2
 8000d00:	b152      	cbz	r2, 8000d18 <__udivmoddi4+0x30>
 8000d02:	fa01 f302 	lsl.w	r3, r1, r2
 8000d06:	f1c2 0120 	rsb	r1, r2, #32
 8000d0a:	fa20 f101 	lsr.w	r1, r0, r1
 8000d0e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d12:	ea41 0e03 	orr.w	lr, r1, r3
 8000d16:	4094      	lsls	r4, r2
 8000d18:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d1c:	0c21      	lsrs	r1, r4, #16
 8000d1e:	fbbe f6f8 	udiv	r6, lr, r8
 8000d22:	fa1f f78c 	uxth.w	r7, ip
 8000d26:	fb08 e316 	mls	r3, r8, r6, lr
 8000d2a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d2e:	fb06 f107 	mul.w	r1, r6, r7
 8000d32:	4299      	cmp	r1, r3
 8000d34:	d90a      	bls.n	8000d4c <__udivmoddi4+0x64>
 8000d36:	eb1c 0303 	adds.w	r3, ip, r3
 8000d3a:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000d3e:	f080 811f 	bcs.w	8000f80 <__udivmoddi4+0x298>
 8000d42:	4299      	cmp	r1, r3
 8000d44:	f240 811c 	bls.w	8000f80 <__udivmoddi4+0x298>
 8000d48:	3e02      	subs	r6, #2
 8000d4a:	4463      	add	r3, ip
 8000d4c:	1a5b      	subs	r3, r3, r1
 8000d4e:	b2a4      	uxth	r4, r4
 8000d50:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d54:	fb08 3310 	mls	r3, r8, r0, r3
 8000d58:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d5c:	fb00 f707 	mul.w	r7, r0, r7
 8000d60:	42a7      	cmp	r7, r4
 8000d62:	d90a      	bls.n	8000d7a <__udivmoddi4+0x92>
 8000d64:	eb1c 0404 	adds.w	r4, ip, r4
 8000d68:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000d6c:	f080 810a 	bcs.w	8000f84 <__udivmoddi4+0x29c>
 8000d70:	42a7      	cmp	r7, r4
 8000d72:	f240 8107 	bls.w	8000f84 <__udivmoddi4+0x29c>
 8000d76:	4464      	add	r4, ip
 8000d78:	3802      	subs	r0, #2
 8000d7a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d7e:	1be4      	subs	r4, r4, r7
 8000d80:	2600      	movs	r6, #0
 8000d82:	b11d      	cbz	r5, 8000d8c <__udivmoddi4+0xa4>
 8000d84:	40d4      	lsrs	r4, r2
 8000d86:	2300      	movs	r3, #0
 8000d88:	e9c5 4300 	strd	r4, r3, [r5]
 8000d8c:	4631      	mov	r1, r6
 8000d8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d92:	428b      	cmp	r3, r1
 8000d94:	d909      	bls.n	8000daa <__udivmoddi4+0xc2>
 8000d96:	2d00      	cmp	r5, #0
 8000d98:	f000 80ef 	beq.w	8000f7a <__udivmoddi4+0x292>
 8000d9c:	2600      	movs	r6, #0
 8000d9e:	e9c5 0100 	strd	r0, r1, [r5]
 8000da2:	4630      	mov	r0, r6
 8000da4:	4631      	mov	r1, r6
 8000da6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000daa:	fab3 f683 	clz	r6, r3
 8000dae:	2e00      	cmp	r6, #0
 8000db0:	d14a      	bne.n	8000e48 <__udivmoddi4+0x160>
 8000db2:	428b      	cmp	r3, r1
 8000db4:	d302      	bcc.n	8000dbc <__udivmoddi4+0xd4>
 8000db6:	4282      	cmp	r2, r0
 8000db8:	f200 80f9 	bhi.w	8000fae <__udivmoddi4+0x2c6>
 8000dbc:	1a84      	subs	r4, r0, r2
 8000dbe:	eb61 0303 	sbc.w	r3, r1, r3
 8000dc2:	2001      	movs	r0, #1
 8000dc4:	469e      	mov	lr, r3
 8000dc6:	2d00      	cmp	r5, #0
 8000dc8:	d0e0      	beq.n	8000d8c <__udivmoddi4+0xa4>
 8000dca:	e9c5 4e00 	strd	r4, lr, [r5]
 8000dce:	e7dd      	b.n	8000d8c <__udivmoddi4+0xa4>
 8000dd0:	b902      	cbnz	r2, 8000dd4 <__udivmoddi4+0xec>
 8000dd2:	deff      	udf	#255	; 0xff
 8000dd4:	fab2 f282 	clz	r2, r2
 8000dd8:	2a00      	cmp	r2, #0
 8000dda:	f040 8092 	bne.w	8000f02 <__udivmoddi4+0x21a>
 8000dde:	eba1 010c 	sub.w	r1, r1, ip
 8000de2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000de6:	fa1f fe8c 	uxth.w	lr, ip
 8000dea:	2601      	movs	r6, #1
 8000dec:	0c20      	lsrs	r0, r4, #16
 8000dee:	fbb1 f3f7 	udiv	r3, r1, r7
 8000df2:	fb07 1113 	mls	r1, r7, r3, r1
 8000df6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dfa:	fb0e f003 	mul.w	r0, lr, r3
 8000dfe:	4288      	cmp	r0, r1
 8000e00:	d908      	bls.n	8000e14 <__udivmoddi4+0x12c>
 8000e02:	eb1c 0101 	adds.w	r1, ip, r1
 8000e06:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000e0a:	d202      	bcs.n	8000e12 <__udivmoddi4+0x12a>
 8000e0c:	4288      	cmp	r0, r1
 8000e0e:	f200 80cb 	bhi.w	8000fa8 <__udivmoddi4+0x2c0>
 8000e12:	4643      	mov	r3, r8
 8000e14:	1a09      	subs	r1, r1, r0
 8000e16:	b2a4      	uxth	r4, r4
 8000e18:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e1c:	fb07 1110 	mls	r1, r7, r0, r1
 8000e20:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e24:	fb0e fe00 	mul.w	lr, lr, r0
 8000e28:	45a6      	cmp	lr, r4
 8000e2a:	d908      	bls.n	8000e3e <__udivmoddi4+0x156>
 8000e2c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e30:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000e34:	d202      	bcs.n	8000e3c <__udivmoddi4+0x154>
 8000e36:	45a6      	cmp	lr, r4
 8000e38:	f200 80bb 	bhi.w	8000fb2 <__udivmoddi4+0x2ca>
 8000e3c:	4608      	mov	r0, r1
 8000e3e:	eba4 040e 	sub.w	r4, r4, lr
 8000e42:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e46:	e79c      	b.n	8000d82 <__udivmoddi4+0x9a>
 8000e48:	f1c6 0720 	rsb	r7, r6, #32
 8000e4c:	40b3      	lsls	r3, r6
 8000e4e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e52:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e56:	fa20 f407 	lsr.w	r4, r0, r7
 8000e5a:	fa01 f306 	lsl.w	r3, r1, r6
 8000e5e:	431c      	orrs	r4, r3
 8000e60:	40f9      	lsrs	r1, r7
 8000e62:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e66:	fa00 f306 	lsl.w	r3, r0, r6
 8000e6a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e6e:	0c20      	lsrs	r0, r4, #16
 8000e70:	fa1f fe8c 	uxth.w	lr, ip
 8000e74:	fb09 1118 	mls	r1, r9, r8, r1
 8000e78:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e7c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e80:	4288      	cmp	r0, r1
 8000e82:	fa02 f206 	lsl.w	r2, r2, r6
 8000e86:	d90b      	bls.n	8000ea0 <__udivmoddi4+0x1b8>
 8000e88:	eb1c 0101 	adds.w	r1, ip, r1
 8000e8c:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000e90:	f080 8088 	bcs.w	8000fa4 <__udivmoddi4+0x2bc>
 8000e94:	4288      	cmp	r0, r1
 8000e96:	f240 8085 	bls.w	8000fa4 <__udivmoddi4+0x2bc>
 8000e9a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e9e:	4461      	add	r1, ip
 8000ea0:	1a09      	subs	r1, r1, r0
 8000ea2:	b2a4      	uxth	r4, r4
 8000ea4:	fbb1 f0f9 	udiv	r0, r1, r9
 8000ea8:	fb09 1110 	mls	r1, r9, r0, r1
 8000eac:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000eb0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000eb4:	458e      	cmp	lr, r1
 8000eb6:	d908      	bls.n	8000eca <__udivmoddi4+0x1e2>
 8000eb8:	eb1c 0101 	adds.w	r1, ip, r1
 8000ebc:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000ec0:	d26c      	bcs.n	8000f9c <__udivmoddi4+0x2b4>
 8000ec2:	458e      	cmp	lr, r1
 8000ec4:	d96a      	bls.n	8000f9c <__udivmoddi4+0x2b4>
 8000ec6:	3802      	subs	r0, #2
 8000ec8:	4461      	add	r1, ip
 8000eca:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000ece:	fba0 9402 	umull	r9, r4, r0, r2
 8000ed2:	eba1 010e 	sub.w	r1, r1, lr
 8000ed6:	42a1      	cmp	r1, r4
 8000ed8:	46c8      	mov	r8, r9
 8000eda:	46a6      	mov	lr, r4
 8000edc:	d356      	bcc.n	8000f8c <__udivmoddi4+0x2a4>
 8000ede:	d053      	beq.n	8000f88 <__udivmoddi4+0x2a0>
 8000ee0:	b15d      	cbz	r5, 8000efa <__udivmoddi4+0x212>
 8000ee2:	ebb3 0208 	subs.w	r2, r3, r8
 8000ee6:	eb61 010e 	sbc.w	r1, r1, lr
 8000eea:	fa01 f707 	lsl.w	r7, r1, r7
 8000eee:	fa22 f306 	lsr.w	r3, r2, r6
 8000ef2:	40f1      	lsrs	r1, r6
 8000ef4:	431f      	orrs	r7, r3
 8000ef6:	e9c5 7100 	strd	r7, r1, [r5]
 8000efa:	2600      	movs	r6, #0
 8000efc:	4631      	mov	r1, r6
 8000efe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f02:	f1c2 0320 	rsb	r3, r2, #32
 8000f06:	40d8      	lsrs	r0, r3
 8000f08:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f0c:	fa21 f303 	lsr.w	r3, r1, r3
 8000f10:	4091      	lsls	r1, r2
 8000f12:	4301      	orrs	r1, r0
 8000f14:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f18:	fa1f fe8c 	uxth.w	lr, ip
 8000f1c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f20:	fb07 3610 	mls	r6, r7, r0, r3
 8000f24:	0c0b      	lsrs	r3, r1, #16
 8000f26:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f2a:	fb00 f60e 	mul.w	r6, r0, lr
 8000f2e:	429e      	cmp	r6, r3
 8000f30:	fa04 f402 	lsl.w	r4, r4, r2
 8000f34:	d908      	bls.n	8000f48 <__udivmoddi4+0x260>
 8000f36:	eb1c 0303 	adds.w	r3, ip, r3
 8000f3a:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000f3e:	d22f      	bcs.n	8000fa0 <__udivmoddi4+0x2b8>
 8000f40:	429e      	cmp	r6, r3
 8000f42:	d92d      	bls.n	8000fa0 <__udivmoddi4+0x2b8>
 8000f44:	3802      	subs	r0, #2
 8000f46:	4463      	add	r3, ip
 8000f48:	1b9b      	subs	r3, r3, r6
 8000f4a:	b289      	uxth	r1, r1
 8000f4c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f50:	fb07 3316 	mls	r3, r7, r6, r3
 8000f54:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f58:	fb06 f30e 	mul.w	r3, r6, lr
 8000f5c:	428b      	cmp	r3, r1
 8000f5e:	d908      	bls.n	8000f72 <__udivmoddi4+0x28a>
 8000f60:	eb1c 0101 	adds.w	r1, ip, r1
 8000f64:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000f68:	d216      	bcs.n	8000f98 <__udivmoddi4+0x2b0>
 8000f6a:	428b      	cmp	r3, r1
 8000f6c:	d914      	bls.n	8000f98 <__udivmoddi4+0x2b0>
 8000f6e:	3e02      	subs	r6, #2
 8000f70:	4461      	add	r1, ip
 8000f72:	1ac9      	subs	r1, r1, r3
 8000f74:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f78:	e738      	b.n	8000dec <__udivmoddi4+0x104>
 8000f7a:	462e      	mov	r6, r5
 8000f7c:	4628      	mov	r0, r5
 8000f7e:	e705      	b.n	8000d8c <__udivmoddi4+0xa4>
 8000f80:	4606      	mov	r6, r0
 8000f82:	e6e3      	b.n	8000d4c <__udivmoddi4+0x64>
 8000f84:	4618      	mov	r0, r3
 8000f86:	e6f8      	b.n	8000d7a <__udivmoddi4+0x92>
 8000f88:	454b      	cmp	r3, r9
 8000f8a:	d2a9      	bcs.n	8000ee0 <__udivmoddi4+0x1f8>
 8000f8c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f90:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f94:	3801      	subs	r0, #1
 8000f96:	e7a3      	b.n	8000ee0 <__udivmoddi4+0x1f8>
 8000f98:	4646      	mov	r6, r8
 8000f9a:	e7ea      	b.n	8000f72 <__udivmoddi4+0x28a>
 8000f9c:	4620      	mov	r0, r4
 8000f9e:	e794      	b.n	8000eca <__udivmoddi4+0x1e2>
 8000fa0:	4640      	mov	r0, r8
 8000fa2:	e7d1      	b.n	8000f48 <__udivmoddi4+0x260>
 8000fa4:	46d0      	mov	r8, sl
 8000fa6:	e77b      	b.n	8000ea0 <__udivmoddi4+0x1b8>
 8000fa8:	3b02      	subs	r3, #2
 8000faa:	4461      	add	r1, ip
 8000fac:	e732      	b.n	8000e14 <__udivmoddi4+0x12c>
 8000fae:	4630      	mov	r0, r6
 8000fb0:	e709      	b.n	8000dc6 <__udivmoddi4+0xde>
 8000fb2:	4464      	add	r4, ip
 8000fb4:	3802      	subs	r0, #2
 8000fb6:	e742      	b.n	8000e3e <__udivmoddi4+0x156>

08000fb8 <__aeabi_idiv0>:
 8000fb8:	4770      	bx	lr
 8000fba:	bf00      	nop

08000fbc <Task_lancement_Cansat>:
/********* StreamBuffer *********/
extern StreamBufferHandle_t xGPS_StreamBuffer;



void Task_lancement_Cansat(){
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	b082      	sub	sp, #8
 8000fc0:	af02      	add	r7, sp, #8

	for(;;){

		xTaskCreate(Task_Mesure_M, "mesure champ magnetique", 500, NULL, osPriorityHigh, &pxMesure_M);
 8000fc2:	4b0d      	ldr	r3, [pc, #52]	; (8000ff8 <Task_lancement_Cansat+0x3c>)
 8000fc4:	9301      	str	r3, [sp, #4]
 8000fc6:	2302      	movs	r3, #2
 8000fc8:	9300      	str	r3, [sp, #0]
 8000fca:	2300      	movs	r3, #0
 8000fcc:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8000fd0:	490a      	ldr	r1, [pc, #40]	; (8000ffc <Task_lancement_Cansat+0x40>)
 8000fd2:	480b      	ldr	r0, [pc, #44]	; (8001000 <Task_lancement_Cansat+0x44>)
 8000fd4:	f008 faf4 	bl	80095c0 <xTaskCreate>
		//xTaskCreate(Task_Mesure_AetG, "mesure acceleration lineaire et angulaire", 500, NULL, osPriorityAboveNormal, pxCreatedTask);
		xTaskCreate(Task_eCompass, "eCompass", 500, NULL, osPriorityAboveNormal, &pxeCompass);
 8000fd8:	4b0a      	ldr	r3, [pc, #40]	; (8001004 <Task_lancement_Cansat+0x48>)
 8000fda:	9301      	str	r3, [sp, #4]
 8000fdc:	2301      	movs	r3, #1
 8000fde:	9300      	str	r3, [sp, #0]
 8000fe0:	2300      	movs	r3, #0
 8000fe2:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8000fe6:	4908      	ldr	r1, [pc, #32]	; (8001008 <Task_lancement_Cansat+0x4c>)
 8000fe8:	4808      	ldr	r0, [pc, #32]	; (800100c <Task_lancement_Cansat+0x50>)
 8000fea:	f008 fae9 	bl	80095c0 <xTaskCreate>

		vTaskDelete(NULL);
 8000fee:	2000      	movs	r0, #0
 8000ff0:	f008 fc34 	bl	800985c <vTaskDelete>
		xTaskCreate(Task_Mesure_M, "mesure champ magnetique", 500, NULL, osPriorityHigh, &pxMesure_M);
 8000ff4:	e7e5      	b.n	8000fc2 <Task_lancement_Cansat+0x6>
 8000ff6:	bf00      	nop
 8000ff8:	20000210 	.word	0x20000210
 8000ffc:	0800e090 	.word	0x0800e090
 8001000:	08001011 	.word	0x08001011
 8001004:	20000214 	.word	0x20000214
 8001008:	0800e0a8 	.word	0x0800e0a8
 800100c:	0800110d 	.word	0x0800110d

08001010 <Task_Mesure_M>:
	}
}


void Task_Mesure_M(){
 8001010:	b580      	push	{r7, lr}
 8001012:	b082      	sub	sp, #8
 8001014:	af00      	add	r7, sp, #0

	TickType_t xLastWakeTime;
	const TickType_t xFrequency = 200;
 8001016:	23c8      	movs	r3, #200	; 0xc8
 8001018:	607b      	str	r3, [r7, #4]

  //Initialise the xLastWakeTime variable with the current time.
	xLastWakeTime = xTaskGetTickCount();
 800101a:	f008 fe75 	bl	8009d08 <xTaskGetTickCount>
 800101e:	4603      	mov	r3, r0
 8001020:	603b      	str	r3, [r7, #0]

	for(;;){

		vTaskDelayUntil( &xLastWakeTime, xFrequency );
 8001022:	463b      	mov	r3, r7
 8001024:	6879      	ldr	r1, [r7, #4]
 8001026:	4618      	mov	r0, r3
 8001028:	f008 fca8 	bl	800997c <vTaskDelayUntil>
		printf("mesure champ magnetique \r\n");
 800102c:	4804      	ldr	r0, [pc, #16]	; (8001040 <Task_Mesure_M+0x30>)
 800102e:	f00a fe03 	bl	800bc38 <puts>
		Measure_M(&hi2c1, pDataCansat.IMU.MagnetometerData.mag_raw, pDataCansat.IMU.MagnetometerData.offset, pDataCansat.IMU.MagnetometerData.coeff);
 8001032:	4b04      	ldr	r3, [pc, #16]	; (8001044 <Task_Mesure_M+0x34>)
 8001034:	4a04      	ldr	r2, [pc, #16]	; (8001048 <Task_Mesure_M+0x38>)
 8001036:	4905      	ldr	r1, [pc, #20]	; (800104c <Task_Mesure_M+0x3c>)
 8001038:	4805      	ldr	r0, [pc, #20]	; (8001050 <Task_Mesure_M+0x40>)
 800103a:	f000 f9b9 	bl	80013b0 <Measure_M>
		vTaskDelayUntil( &xLastWakeTime, xFrequency );
 800103e:	e7f0      	b.n	8001022 <Task_Mesure_M+0x12>
 8001040:	0800e0b4 	.word	0x0800e0b4
 8001044:	200005b8 	.word	0x200005b8
 8001048:	200005a0 	.word	0x200005a0
 800104c:	20000588 	.word	0x20000588
 8001050:	200004d4 	.word	0x200004d4

08001054 <prvGPS_ReceivingTask>:

	}
}

void prvGPS_ReceivingTask( void *pvParameters )
{
 8001054:	b580      	push	{r7, lr}
 8001056:	b0b6      	sub	sp, #216	; 0xd8
 8001058:	af00      	add	r7, sp, #0
 800105a:	6078      	str	r0, [r7, #4]

	char ReceivingTask_rx[GPS_TRAME_SIZE];
	char DataGPS[GPS_TRAME_SIZE];
	int i = 0;
 800105c:	2300      	movs	r3, #0
 800105e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
	BaseType_t xDemoStatus = pdPASS;
 8001062:	2301      	movs	r3, #1
 8001064:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
	configASSERT( xStreamBuffer != NULL );

	// Start with the Rx buffer in a known state.
	memset( cRxBuffer, 0x00, sizeof( cRxBuffer ) );
*/
	 HAL_UART_Receive_IT(&huart1, (uint8_t *)&uart_gps_rx, 80);
 8001068:	2250      	movs	r2, #80	; 0x50
 800106a:	4923      	ldr	r1, [pc, #140]	; (80010f8 <prvGPS_ReceivingTask+0xa4>)
 800106c:	4823      	ldr	r0, [pc, #140]	; (80010fc <prvGPS_ReceivingTask+0xa8>)
 800106e:	f006 fe3c 	bl	8007cea <HAL_UART_Receive_IT>
	{
		/* Keep receiving characters until the end of the string is received.
		Note:  An infinite block time is used to simplify the example.  Infinite
		block times are not recommended in production code as they do not allow
		for error recovery. */
		xStreamBufferReceive( /* The stream buffer data is being received from. */
 8001072:	4b23      	ldr	r3, [pc, #140]	; (8001100 <prvGPS_ReceivingTask+0xac>)
 8001074:	6818      	ldr	r0, [r3, #0]
 8001076:	f107 016c 	add.w	r1, r7, #108	; 0x6c
 800107a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800107e:	2250      	movs	r2, #80	; 0x50
 8001080:	f008 f83b 	bl	80090fa <xStreamBufferReceive>
							  is empty. */
							  portMAX_DELAY );



		if( i == 0 )
 8001084:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8001088:	2b00      	cmp	r3, #0
 800108a:	d105      	bne.n	8001098 <prvGPS_ReceivingTask+0x44>
		{
			if( ReceivingTask_rx[i] == '$');
			i++;
 800108c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8001090:	3301      	adds	r3, #1
 8001092:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8001096:	e028      	b.n	80010ea <prvGPS_ReceivingTask+0x96>

		else
				{
					// Receiving characters while looking for the end of the GNSGGA string,
					// which is an '\n'.
					if( ReceivingTask_rx[ i ] == '\n' )
 8001098:	f107 026c 	add.w	r2, r7, #108	; 0x6c
 800109c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80010a0:	4413      	add	r3, r2
 80010a2:	781b      	ldrb	r3, [r3, #0]
 80010a4:	2b0a      	cmp	r3, #10
 80010a6:	d11b      	bne.n	80010e0 <prvGPS_ReceivingTask+0x8c>
					{
						// The string has now been received.  Check its validity.
						if( strcmp( ReceivingTask_rx, pcStringToReceive ) != 0 )
 80010a8:	4b16      	ldr	r3, [pc, #88]	; (8001104 <prvGPS_ReceivingTask+0xb0>)
 80010aa:	681a      	ldr	r2, [r3, #0]
 80010ac:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80010b0:	4611      	mov	r1, r2
 80010b2:	4618      	mov	r0, r3
 80010b4:	f7ff f894 	bl	80001e0 <strcmp>
 80010b8:	4603      	mov	r3, r0
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d002      	beq.n	80010c4 <prvGPS_ReceivingTask+0x70>
						{
							xDemoStatus = pdFAIL;
 80010be:	2300      	movs	r3, #0
 80010c0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0

						}

						// Return to start looking for the beginning of the string again.
						memset( ReceivingTask_rx, 0x00, sizeof( DataGPS ) );
 80010c4:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80010c8:	2264      	movs	r2, #100	; 0x64
 80010ca:	2100      	movs	r1, #0
 80010cc:	4618      	mov	r0, r3
 80010ce:	f00a f826 	bl	800b11e <memset>
						i = 0;
 80010d2:	2300      	movs	r3, #0
 80010d4:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

						printf("Data GPS received --------------- GPS --------------- GPS ---- \r\n");
 80010d8:	480b      	ldr	r0, [pc, #44]	; (8001108 <prvGPS_ReceivingTask+0xb4>)
 80010da:	f00a fdad 	bl	800bc38 <puts>
 80010de:	e004      	b.n	80010ea <prvGPS_ReceivingTask+0x96>
					}
					else
					{
						// Receive the next character the next time around, while
						// continuing to look for the end of the string.
						i++;
 80010e0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80010e4:	3301      	adds	r3, #1
 80010e6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

						//configASSERT( i < sizeof( DataGPS ) );
					}
				 }

		HAL_UART_Receive_IT(&huart1, (uint8_t *)&uart_gps_rx, 80);
 80010ea:	2250      	movs	r2, #80	; 0x50
 80010ec:	4902      	ldr	r1, [pc, #8]	; (80010f8 <prvGPS_ReceivingTask+0xa4>)
 80010ee:	4803      	ldr	r0, [pc, #12]	; (80010fc <prvGPS_ReceivingTask+0xa8>)
 80010f0:	f006 fdfb 	bl	8007cea <HAL_UART_Receive_IT>
		xStreamBufferReceive( /* The stream buffer data is being received from. */
 80010f4:	e7bd      	b.n	8001072 <prvGPS_ReceivingTask+0x1e>
 80010f6:	bf00      	nop
 80010f8:	200005f4 	.word	0x200005f4
 80010fc:	20000738 	.word	0x20000738
 8001100:	20000204 	.word	0x20000204
 8001104:	20000000 	.word	0x20000000
 8001108:	0800e0d0 	.word	0x0800e0d0

0800110c <Task_eCompass>:
}




void Task_eCompass(){
 800110c:	b590      	push	{r4, r7, lr}
 800110e:	b0b5      	sub	sp, #212	; 0xd4
 8001110:	af2e      	add	r7, sp, #184	; 0xb8

	float Cansat_theta = 0;
 8001112:	f04f 0300 	mov.w	r3, #0
 8001116:	617b      	str	r3, [r7, #20]
	double Delta_theta = 0;
 8001118:	f04f 0200 	mov.w	r2, #0
 800111c:	f04f 0300 	mov.w	r3, #0
 8001120:	e9c7 2302 	strd	r2, r3, [r7, #8]

	TickType_t xLastWakeTime;
	const TickType_t xFrequency = 1000;
 8001124:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001128:	607b      	str	r3, [r7, #4]

	// Initialise the xLastWakeTime variable with the current time.
	xLastWakeTime = xTaskGetTickCount();
 800112a:	f008 fded 	bl	8009d08 <xTaskGetTickCount>
 800112e:	4603      	mov	r3, r0
 8001130:	603b      	str	r3, [r7, #0]

	for(;;){

		vTaskDelayUntil( &xLastWakeTime, xFrequency );
 8001132:	463b      	mov	r3, r7
 8001134:	6879      	ldr	r1, [r7, #4]
 8001136:	4618      	mov	r0, r3
 8001138:	f008 fc20 	bl	800997c <vTaskDelayUntil>
		// ---> Messure accéléro
		// ---> calcul

		//3. Conversion du champ magnétique en degré

		Cansat_theta = magnetic_field_to_degree(pDataCansat.IMU.MagnetometerData.mag_raw);
 800113c:	4816      	ldr	r0, [pc, #88]	; (8001198 <Task_eCompass+0x8c>)
 800113e:	f000 fa7f 	bl	8001640 <magnetic_field_to_degree>
 8001142:	ed87 0a05 	vstr	s0, [r7, #20]
		pDataCansat.IMU.MagnetometerData.degree_angle = Cansat_theta;
 8001146:	6978      	ldr	r0, [r7, #20]
 8001148:	f7ff fa16 	bl	8000578 <__aeabi_f2d>
 800114c:	4602      	mov	r2, r0
 800114e:	460b      	mov	r3, r1
 8001150:	4912      	ldr	r1, [pc, #72]	; (800119c <Task_eCompass+0x90>)
 8001152:	e9c1 2330 	strd	r2, r3, [r1, #192]	; 0xc0

		printf("Cansat theta computed * * * * * * * * * \r\n");
 8001156:	4812      	ldr	r0, [pc, #72]	; (80011a0 <Task_eCompass+0x94>)
 8001158:	f00a fd6e 	bl	800bc38 <puts>

		//4. Calcul du Delta theta

		Delta_theta = Delta_theta_calculation(pDataCansat);
 800115c:	4c0f      	ldr	r4, [pc, #60]	; (800119c <Task_eCompass+0x90>)
 800115e:	4668      	mov	r0, sp
 8001160:	f104 0310 	add.w	r3, r4, #16
 8001164:	22b8      	movs	r2, #184	; 0xb8
 8001166:	4619      	mov	r1, r3
 8001168:	f009 ffcb 	bl	800b102 <memcpy>
 800116c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001170:	f000 fac8 	bl	8001704 <Delta_theta_calculation>
 8001174:	ed87 0b02 	vstr	d0, [r7, #8]

		printf("Delta theta computed * * * * * * * * * * \r\n");
 8001178:	480a      	ldr	r0, [pc, #40]	; (80011a4 <Task_eCompass+0x98>)
 800117a:	f00a fd5d 	bl	800bc38 <puts>

		//5. Rotation des servos en conséquence

		choice_direction_intensity(Delta_theta);
 800117e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001182:	f7ff fd29 	bl	8000bd8 <__aeabi_d2uiz>
 8001186:	4603      	mov	r3, r0
 8001188:	4618      	mov	r0, r3
 800118a:	f000 fef7 	bl	8001f7c <choice_direction_intensity>
		printf("-----------------------------> Rotation en cours ! \r\n");
 800118e:	4806      	ldr	r0, [pc, #24]	; (80011a8 <Task_eCompass+0x9c>)
 8001190:	f00a fd52 	bl	800bc38 <puts>
		vTaskDelayUntil( &xLastWakeTime, xFrequency );
 8001194:	e7cd      	b.n	8001132 <Task_eCompass+0x26>
 8001196:	bf00      	nop
 8001198:	20000588 	.word	0x20000588
 800119c:	20000528 	.word	0x20000528
 80011a0:	0800e170 	.word	0x0800e170
 80011a4:	0800e19c 	.word	0x0800e19c
 80011a8:	0800e1c8 	.word	0x0800e1c8

080011ac <Init>:
	 * et elle configure ce dernier pour qu'il réalise des mesures en continu.
	 * @param p_hi2c1 Pointeur vers une structure I2C qui contient l'information de configuration pour un i2c particulier
	 * @retval None
	 */
void Init(I2C_HandleTypeDef* p_hi2c1)
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	b088      	sub	sp, #32
 80011b0:	af04      	add	r7, sp, #16
 80011b2:	6078      	str	r0, [r7, #4]

	uint8_t buff[6];
	buff[0] = 0x80;
 80011b4:	2380      	movs	r3, #128	; 0x80
 80011b6:	723b      	strb	r3, [r7, #8]
	HAL_I2C_Mem_Write ( p_hi2c1, MPU_ADD,  PWR_MGMT_1,  1, &buff[0], 1, 10);
 80011b8:	230a      	movs	r3, #10
 80011ba:	9302      	str	r3, [sp, #8]
 80011bc:	2301      	movs	r3, #1
 80011be:	9301      	str	r3, [sp, #4]
 80011c0:	f107 0308 	add.w	r3, r7, #8
 80011c4:	9300      	str	r3, [sp, #0]
 80011c6:	2301      	movs	r3, #1
 80011c8:	226b      	movs	r2, #107	; 0x6b
 80011ca:	21d0      	movs	r1, #208	; 0xd0
 80011cc:	6878      	ldr	r0, [r7, #4]
 80011ce:	f002 fbad 	bl	800392c <HAL_I2C_Mem_Write>
	HAL_Delay(100);
 80011d2:	2064      	movs	r0, #100	; 0x64
 80011d4:	f001 fbc2 	bl	800295c <HAL_Delay>
	buff[0] = 0x1;
 80011d8:	2301      	movs	r3, #1
 80011da:	723b      	strb	r3, [r7, #8]
	HAL_I2C_Mem_Write ( p_hi2c1, MPU_ADD, PWR_MGMT_1,  1, &buff[0], 1, 10);
 80011dc:	230a      	movs	r3, #10
 80011de:	9302      	str	r3, [sp, #8]
 80011e0:	2301      	movs	r3, #1
 80011e2:	9301      	str	r3, [sp, #4]
 80011e4:	f107 0308 	add.w	r3, r7, #8
 80011e8:	9300      	str	r3, [sp, #0]
 80011ea:	2301      	movs	r3, #1
 80011ec:	226b      	movs	r2, #107	; 0x6b
 80011ee:	21d0      	movs	r1, #208	; 0xd0
 80011f0:	6878      	ldr	r0, [r7, #4]
 80011f2:	f002 fb9b 	bl	800392c <HAL_I2C_Mem_Write>


	/********* changement de la sensibilité de l'accélérometre  00=2g 01=4g 10=8g 11=16g *********/
	HAL_I2C_Mem_Read ( p_hi2c1, MPU_ADD,  ACCEL_CONFIG,  1, &buff[0], 1, 10);
 80011f6:	230a      	movs	r3, #10
 80011f8:	9302      	str	r3, [sp, #8]
 80011fa:	2301      	movs	r3, #1
 80011fc:	9301      	str	r3, [sp, #4]
 80011fe:	f107 0308 	add.w	r3, r7, #8
 8001202:	9300      	str	r3, [sp, #0]
 8001204:	2301      	movs	r3, #1
 8001206:	221c      	movs	r2, #28
 8001208:	21d0      	movs	r1, #208	; 0xd0
 800120a:	6878      	ldr	r0, [r7, #4]
 800120c:	f002 fc88 	bl	8003b20 <HAL_I2C_Mem_Read>

	//Pour mettre 00
	buff[0] =(buff[0] & (0b11100111)) ;
 8001210:	7a3b      	ldrb	r3, [r7, #8]
 8001212:	f023 0318 	bic.w	r3, r3, #24
 8001216:	b2db      	uxtb	r3, r3
 8001218:	723b      	strb	r3, [r7, #8]
	//buff[0] =(buff[0] & (0b11110111)) ;
	//buff[0] =(buff[0] | (0b00010000)) ;
	//Pour mettre 11
	//buff[0] =(buff[0] | (0b00011000)) ;

	HAL_I2C_Mem_Write ( p_hi2c1, MPU_ADD,  ACCEL_CONFIG,  1, &buff[0], 1, 10);
 800121a:	230a      	movs	r3, #10
 800121c:	9302      	str	r3, [sp, #8]
 800121e:	2301      	movs	r3, #1
 8001220:	9301      	str	r3, [sp, #4]
 8001222:	f107 0308 	add.w	r3, r7, #8
 8001226:	9300      	str	r3, [sp, #0]
 8001228:	2301      	movs	r3, #1
 800122a:	221c      	movs	r2, #28
 800122c:	21d0      	movs	r1, #208	; 0xd0
 800122e:	6878      	ldr	r0, [r7, #4]
 8001230:	f002 fb7c 	bl	800392c <HAL_I2C_Mem_Write>


	buff[0]=0x2; // Bypass pour activer le magnétomètre
 8001234:	2302      	movs	r3, #2
 8001236:	723b      	strb	r3, [r7, #8]
		  if(HAL_I2C_Mem_Write(p_hi2c1,MPU_ADD,INT_PIN_CFG,1,&buff[0],1,10)!=HAL_OK){
 8001238:	230a      	movs	r3, #10
 800123a:	9302      	str	r3, [sp, #8]
 800123c:	2301      	movs	r3, #1
 800123e:	9301      	str	r3, [sp, #4]
 8001240:	f107 0308 	add.w	r3, r7, #8
 8001244:	9300      	str	r3, [sp, #0]
 8001246:	2301      	movs	r3, #1
 8001248:	2237      	movs	r2, #55	; 0x37
 800124a:	21d0      	movs	r1, #208	; 0xd0
 800124c:	6878      	ldr	r0, [r7, #4]
 800124e:	f002 fb6d 	bl	800392c <HAL_I2C_Mem_Write>
 8001252:	4603      	mov	r3, r0
 8001254:	2b00      	cmp	r3, #0
 8001256:	d004      	beq.n	8001262 <Init+0xb6>
			  printf("probleme activation magnetometre --> fct Init \r\n");
 8001258:	4851      	ldr	r0, [pc, #324]	; (80013a0 <Init+0x1f4>)
 800125a:	f00a fced 	bl	800bc38 <puts>
		  	  Error_Handler();
 800125e:	f000 fde5 	bl	8001e2c <Error_Handler>
		  }
	buff[0]=0x16; // configuration mesure en continu du magnétomètre
 8001262:	2316      	movs	r3, #22
 8001264:	723b      	strb	r3, [r7, #8]
		 	  if(HAL_I2C_Mem_Write(p_hi2c1,MAGNETO_ADD,AK8963_CNTL,1,&buff[0],1,10)!=HAL_OK){
 8001266:	230a      	movs	r3, #10
 8001268:	9302      	str	r3, [sp, #8]
 800126a:	2301      	movs	r3, #1
 800126c:	9301      	str	r3, [sp, #4]
 800126e:	f107 0308 	add.w	r3, r7, #8
 8001272:	9300      	str	r3, [sp, #0]
 8001274:	2301      	movs	r3, #1
 8001276:	220a      	movs	r2, #10
 8001278:	2118      	movs	r1, #24
 800127a:	6878      	ldr	r0, [r7, #4]
 800127c:	f002 fb56 	bl	800392c <HAL_I2C_Mem_Write>
 8001280:	4603      	mov	r3, r0
 8001282:	2b00      	cmp	r3, #0
 8001284:	d004      	beq.n	8001290 <Init+0xe4>
		 		  printf("probleme configuration mesure magnetometre --> fct Init \r\n");
 8001286:	4847      	ldr	r0, [pc, #284]	; (80013a4 <Init+0x1f8>)
 8001288:	f00a fcd6 	bl	800bc38 <puts>
		 	  	  Error_Handler();
 800128c:	f000 fdce 	bl	8001e2c <Error_Handler>

		 	  }

	/********** Réglage de la bande passante **********/

	buff[0]=0x3;
 8001290:	2303      	movs	r3, #3
 8001292:	723b      	strb	r3, [r7, #8]
	if(HAL_I2C_Mem_Write(p_hi2c1,MPU_ADD,CONFIG,1,&buff[0],1,10)!=HAL_OK){
 8001294:	230a      	movs	r3, #10
 8001296:	9302      	str	r3, [sp, #8]
 8001298:	2301      	movs	r3, #1
 800129a:	9301      	str	r3, [sp, #4]
 800129c:	f107 0308 	add.w	r3, r7, #8
 80012a0:	9300      	str	r3, [sp, #0]
 80012a2:	2301      	movs	r3, #1
 80012a4:	221a      	movs	r2, #26
 80012a6:	21d0      	movs	r1, #208	; 0xd0
 80012a8:	6878      	ldr	r0, [r7, #4]
 80012aa:	f002 fb3f 	bl	800392c <HAL_I2C_Mem_Write>
 80012ae:	4603      	mov	r3, r0
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d004      	beq.n	80012be <Init+0x112>
		printf("probleme bande passante --> fct Init \r\n");
 80012b4:	483c      	ldr	r0, [pc, #240]	; (80013a8 <Init+0x1fc>)
 80012b6:	f00a fcbf 	bl	800bc38 <puts>
		Error_Handler();
 80012ba:	f000 fdb7 	bl	8001e2c <Error_Handler>
			Error_Handler();
		}
*/

	// bande passante à 250Hz : FCHOICE = 11 => FCHOICE_b = 00, DLPF_CFG = 000
		HAL_I2C_Mem_Read ( p_hi2c1, MPU_ADD,  GYRO_CONFIG,  1, &buff[0], 1, 10);
 80012be:	230a      	movs	r3, #10
 80012c0:	9302      	str	r3, [sp, #8]
 80012c2:	2301      	movs	r3, #1
 80012c4:	9301      	str	r3, [sp, #4]
 80012c6:	f107 0308 	add.w	r3, r7, #8
 80012ca:	9300      	str	r3, [sp, #0]
 80012cc:	2301      	movs	r3, #1
 80012ce:	221b      	movs	r2, #27
 80012d0:	21d0      	movs	r1, #208	; 0xd0
 80012d2:	6878      	ldr	r0, [r7, #4]
 80012d4:	f002 fc24 	bl	8003b20 <HAL_I2C_Mem_Read>
		//Pour mettre 00 dans FCHOICE_b
		buff[0] =(buff[0] & (0b11111100)) ;
 80012d8:	7a3b      	ldrb	r3, [r7, #8]
 80012da:	f023 0303 	bic.w	r3, r3, #3
 80012de:	b2db      	uxtb	r3, r3
 80012e0:	723b      	strb	r3, [r7, #8]
		if(HAL_I2C_Mem_Write(p_hi2c1,MPU_ADD,GYRO_CONFIG,1,&buff[0],1,10)!=HAL_OK){
 80012e2:	230a      	movs	r3, #10
 80012e4:	9302      	str	r3, [sp, #8]
 80012e6:	2301      	movs	r3, #1
 80012e8:	9301      	str	r3, [sp, #4]
 80012ea:	f107 0308 	add.w	r3, r7, #8
 80012ee:	9300      	str	r3, [sp, #0]
 80012f0:	2301      	movs	r3, #1
 80012f2:	221b      	movs	r2, #27
 80012f4:	21d0      	movs	r1, #208	; 0xd0
 80012f6:	6878      	ldr	r0, [r7, #4]
 80012f8:	f002 fb18 	bl	800392c <HAL_I2C_Mem_Write>
 80012fc:	4603      	mov	r3, r0
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d001      	beq.n	8001306 <Init+0x15a>
				Error_Handler(); }
 8001302:	f000 fd93 	bl	8001e2c <Error_Handler>
		//Pour mettre 000 dans DLPF_CFG
		HAL_I2C_Mem_Read ( p_hi2c1, MPU_ADD, CONFIG,  1, &buff[0], 1, 10);
 8001306:	230a      	movs	r3, #10
 8001308:	9302      	str	r3, [sp, #8]
 800130a:	2301      	movs	r3, #1
 800130c:	9301      	str	r3, [sp, #4]
 800130e:	f107 0308 	add.w	r3, r7, #8
 8001312:	9300      	str	r3, [sp, #0]
 8001314:	2301      	movs	r3, #1
 8001316:	221a      	movs	r2, #26
 8001318:	21d0      	movs	r1, #208	; 0xd0
 800131a:	6878      	ldr	r0, [r7, #4]
 800131c:	f002 fc00 	bl	8003b20 <HAL_I2C_Mem_Read>
		buff[0] =(buff[0] & (0b11111000)) ;
 8001320:	7a3b      	ldrb	r3, [r7, #8]
 8001322:	f023 0307 	bic.w	r3, r3, #7
 8001326:	b2db      	uxtb	r3, r3
 8001328:	723b      	strb	r3, [r7, #8]
		if(HAL_I2C_Mem_Write(p_hi2c1,MPU_ADD,CONFIG,1,&buff[0],1,10)!=HAL_OK){
 800132a:	230a      	movs	r3, #10
 800132c:	9302      	str	r3, [sp, #8]
 800132e:	2301      	movs	r3, #1
 8001330:	9301      	str	r3, [sp, #4]
 8001332:	f107 0308 	add.w	r3, r7, #8
 8001336:	9300      	str	r3, [sp, #0]
 8001338:	2301      	movs	r3, #1
 800133a:	221a      	movs	r2, #26
 800133c:	21d0      	movs	r1, #208	; 0xd0
 800133e:	6878      	ldr	r0, [r7, #4]
 8001340:	f002 faf4 	bl	800392c <HAL_I2C_Mem_Write>
 8001344:	4603      	mov	r3, r0
 8001346:	2b00      	cmp	r3, #0
 8001348:	d001      	beq.n	800134e <Init+0x1a2>
				Error_Handler();
 800134a:	f000 fd6f 	bl	8001e2c <Error_Handler>
		}
*/

	/*********** Réglage de la fréquence d'échantillonnage **********/

	buff[0]=0xFF;
 800134e:	23ff      	movs	r3, #255	; 0xff
 8001350:	723b      	strb	r3, [r7, #8]
	if(HAL_I2C_Mem_Write(p_hi2c1,MPU_ADD,SMPLRT_DIV,1,&buff[0],1,10)!=HAL_OK){
 8001352:	230a      	movs	r3, #10
 8001354:	9302      	str	r3, [sp, #8]
 8001356:	2301      	movs	r3, #1
 8001358:	9301      	str	r3, [sp, #4]
 800135a:	f107 0308 	add.w	r3, r7, #8
 800135e:	9300      	str	r3, [sp, #0]
 8001360:	2301      	movs	r3, #1
 8001362:	2219      	movs	r2, #25
 8001364:	21d0      	movs	r1, #208	; 0xd0
 8001366:	6878      	ldr	r0, [r7, #4]
 8001368:	f002 fae0 	bl	800392c <HAL_I2C_Mem_Write>
 800136c:	4603      	mov	r3, r0
 800136e:	2b00      	cmp	r3, #0
 8001370:	d004      	beq.n	800137c <Init+0x1d0>
		printf("probleme reglage frequence echantillonnage --> Init \r\n");
 8001372:	480e      	ldr	r0, [pc, #56]	; (80013ac <Init+0x200>)
 8001374:	f00a fc60 	bl	800bc38 <puts>
		Error_Handler();
 8001378:	f000 fd58 	bl	8001e2c <Error_Handler>
	}
	HAL_I2C_Mem_Read(p_hi2c1,MPU_ADD,LP_ACCEL_ODR,1,&buff[0],1,10);
 800137c:	230a      	movs	r3, #10
 800137e:	9302      	str	r3, [sp, #8]
 8001380:	2301      	movs	r3, #1
 8001382:	9301      	str	r3, [sp, #4]
 8001384:	f107 0308 	add.w	r3, r7, #8
 8001388:	9300      	str	r3, [sp, #0]
 800138a:	2301      	movs	r3, #1
 800138c:	221e      	movs	r2, #30
 800138e:	21d0      	movs	r1, #208	; 0xd0
 8001390:	6878      	ldr	r0, [r7, #4]
 8001392:	f002 fbc5 	bl	8003b20 <HAL_I2C_Mem_Read>
	// a faire : changer la valeur de DLPF_CFG à 2 par exemple et voir en mode debug si la valeur des 4 derniers bits de LP_ACCEL_ODR est à 4.

}
 8001396:	bf00      	nop
 8001398:	3710      	adds	r7, #16
 800139a:	46bd      	mov	sp, r7
 800139c:	bd80      	pop	{r7, pc}
 800139e:	bf00      	nop
 80013a0:	0800e200 	.word	0x0800e200
 80013a4:	0800e230 	.word	0x0800e230
 80013a8:	0800e26c 	.word	0x0800e26c
 80013ac:	0800e294 	.word	0x0800e294

080013b0 <Measure_M>:
	 * @param hi2cx Pointeur vers une structure I2C qui contient l'information de configuration pour un i2c particulier
	 * @param tableau_donnee_utiles Pointeur vers une zone mémoire de type double contenant l’information de champ magnétique
	 * @retval None
	 */

void Measure_M(I2C_HandleTypeDef* p_hi2c1,double* mag, double* offset, double* coeff){
 80013b0:	b5b0      	push	{r4, r5, r7, lr}
 80013b2:	b090      	sub	sp, #64	; 0x40
 80013b4:	af04      	add	r7, sp, #16
 80013b6:	60f8      	str	r0, [r7, #12]
 80013b8:	60b9      	str	r1, [r7, #8]
 80013ba:	607a      	str	r2, [r7, #4]
 80013bc:	603b      	str	r3, [r7, #0]
		uint8_t buffer[6];
		uint8_t asa[3];
		uint8_t drdy[1];


		HAL_I2C_Mem_Read(p_hi2c1,MAGNETO_ADD,AK8963_ST1,1,drdy,1,20);
 80013be:	2314      	movs	r3, #20
 80013c0:	9302      	str	r3, [sp, #8]
 80013c2:	2301      	movs	r3, #1
 80013c4:	9301      	str	r3, [sp, #4]
 80013c6:	f107 0314 	add.w	r3, r7, #20
 80013ca:	9300      	str	r3, [sp, #0]
 80013cc:	2301      	movs	r3, #1
 80013ce:	2202      	movs	r2, #2
 80013d0:	2118      	movs	r1, #24
 80013d2:	68f8      	ldr	r0, [r7, #12]
 80013d4:	f002 fba4 	bl	8003b20 <HAL_I2C_Mem_Read>
		drdy[0]=((drdy[0])&(00000001));
 80013d8:	7d3b      	ldrb	r3, [r7, #20]
 80013da:	f003 0301 	and.w	r3, r3, #1
 80013de:	b2db      	uxtb	r3, r3
 80013e0:	753b      	strb	r3, [r7, #20]
		if(drdy[0]==1){
 80013e2:	7d3b      	ldrb	r3, [r7, #20]
 80013e4:	2b01      	cmp	r3, #1
 80013e6:	f040 8115 	bne.w	8001614 <Measure_M+0x264>

			if((HAL_I2C_Mem_Read(p_hi2c1,MAGNETO_ADD,AK8963_XOUT_L,1,buffer,7,20)==HAL_OK)
 80013ea:	2314      	movs	r3, #20
 80013ec:	9302      	str	r3, [sp, #8]
 80013ee:	2307      	movs	r3, #7
 80013f0:	9301      	str	r3, [sp, #4]
 80013f2:	f107 031c 	add.w	r3, r7, #28
 80013f6:	9300      	str	r3, [sp, #0]
 80013f8:	2301      	movs	r3, #1
 80013fa:	2203      	movs	r2, #3
 80013fc:	2118      	movs	r1, #24
 80013fe:	68f8      	ldr	r0, [r7, #12]
 8001400:	f002 fb8e 	bl	8003b20 <HAL_I2C_Mem_Read>
 8001404:	4603      	mov	r3, r0
					&(HAL_I2C_Mem_Read(p_hi2c1,MAGNETO_ADD,AK8963_ASAX,1,asa,3,20)==HAL_OK)){
 8001406:	2b00      	cmp	r3, #0
 8001408:	bf0c      	ite	eq
 800140a:	2301      	moveq	r3, #1
 800140c:	2300      	movne	r3, #0
 800140e:	b2dc      	uxtb	r4, r3
 8001410:	2314      	movs	r3, #20
 8001412:	9302      	str	r3, [sp, #8]
 8001414:	2303      	movs	r3, #3
 8001416:	9301      	str	r3, [sp, #4]
 8001418:	f107 0318 	add.w	r3, r7, #24
 800141c:	9300      	str	r3, [sp, #0]
 800141e:	2301      	movs	r3, #1
 8001420:	2210      	movs	r2, #16
 8001422:	2118      	movs	r1, #24
 8001424:	68f8      	ldr	r0, [r7, #12]
 8001426:	f002 fb7b 	bl	8003b20 <HAL_I2C_Mem_Read>
 800142a:	4603      	mov	r3, r0
 800142c:	2b00      	cmp	r3, #0
 800142e:	bf0c      	ite	eq
 8001430:	2301      	moveq	r3, #1
 8001432:	2300      	movne	r3, #0
 8001434:	b2db      	uxtb	r3, r3
 8001436:	4023      	ands	r3, r4
 8001438:	b2db      	uxtb	r3, r3
			if((HAL_I2C_Mem_Read(p_hi2c1,MAGNETO_ADD,AK8963_XOUT_L,1,buffer,7,20)==HAL_OK)
 800143a:	2b00      	cmp	r3, #0
 800143c:	f000 80ea 	beq.w	8001614 <Measure_M+0x264>


						x = (uint16_t)((buffer[1]<<8)+ buffer[0]);
 8001440:	7f7b      	ldrb	r3, [r7, #29]
 8001442:	b29b      	uxth	r3, r3
 8001444:	021b      	lsls	r3, r3, #8
 8001446:	b29a      	uxth	r2, r3
 8001448:	7f3b      	ldrb	r3, [r7, #28]
 800144a:	b29b      	uxth	r3, r3
 800144c:	4413      	add	r3, r2
 800144e:	b29b      	uxth	r3, r3
 8001450:	85fb      	strh	r3, [r7, #46]	; 0x2e
						y = (uint16_t)((buffer[3]<<8)+ buffer[2]);
 8001452:	7ffb      	ldrb	r3, [r7, #31]
 8001454:	b29b      	uxth	r3, r3
 8001456:	021b      	lsls	r3, r3, #8
 8001458:	b29a      	uxth	r2, r3
 800145a:	7fbb      	ldrb	r3, [r7, #30]
 800145c:	b29b      	uxth	r3, r3
 800145e:	4413      	add	r3, r2
 8001460:	b29b      	uxth	r3, r3
 8001462:	85bb      	strh	r3, [r7, #44]	; 0x2c
						z = (uint16_t)((buffer[5]<<8)+ buffer[4]);
 8001464:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8001468:	b29b      	uxth	r3, r3
 800146a:	021b      	lsls	r3, r3, #8
 800146c:	b29a      	uxth	r2, r3
 800146e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001472:	b29b      	uxth	r3, r3
 8001474:	4413      	add	r3, r2
 8001476:	b29b      	uxth	r3, r3
 8001478:	857b      	strh	r3, [r7, #42]	; 0x2a
						asax=asa[0];
 800147a:	7e3b      	ldrb	r3, [r7, #24]
 800147c:	853b      	strh	r3, [r7, #40]	; 0x28
						asay=asa[1];
 800147e:	7e7b      	ldrb	r3, [r7, #25]
 8001480:	84fb      	strh	r3, [r7, #38]	; 0x26
						asaz=asa[2];
 8001482:	7ebb      	ldrb	r3, [r7, #26]
 8001484:	84bb      	strh	r3, [r7, #36]	; 0x24
						mag[0] = (x*((((asax-128)*0.5)/128)+1)*4912)/32760;
 8001486:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 800148a:	4618      	mov	r0, r3
 800148c:	f7ff f862 	bl	8000554 <__aeabi_i2d>
 8001490:	4604      	mov	r4, r0
 8001492:	460d      	mov	r5, r1
 8001494:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	; 0x28
 8001498:	3b80      	subs	r3, #128	; 0x80
 800149a:	4618      	mov	r0, r3
 800149c:	f7ff f85a 	bl	8000554 <__aeabi_i2d>
 80014a0:	f04f 0200 	mov.w	r2, #0
 80014a4:	4b62      	ldr	r3, [pc, #392]	; (8001630 <Measure_M+0x280>)
 80014a6:	f7ff f8bf 	bl	8000628 <__aeabi_dmul>
 80014aa:	4602      	mov	r2, r0
 80014ac:	460b      	mov	r3, r1
 80014ae:	4610      	mov	r0, r2
 80014b0:	4619      	mov	r1, r3
 80014b2:	f04f 0200 	mov.w	r2, #0
 80014b6:	4b5f      	ldr	r3, [pc, #380]	; (8001634 <Measure_M+0x284>)
 80014b8:	f7ff f9e0 	bl	800087c <__aeabi_ddiv>
 80014bc:	4602      	mov	r2, r0
 80014be:	460b      	mov	r3, r1
 80014c0:	4610      	mov	r0, r2
 80014c2:	4619      	mov	r1, r3
 80014c4:	f04f 0200 	mov.w	r2, #0
 80014c8:	4b5b      	ldr	r3, [pc, #364]	; (8001638 <Measure_M+0x288>)
 80014ca:	f7fe fef7 	bl	80002bc <__adddf3>
 80014ce:	4602      	mov	r2, r0
 80014d0:	460b      	mov	r3, r1
 80014d2:	4620      	mov	r0, r4
 80014d4:	4629      	mov	r1, r5
 80014d6:	f7ff f8a7 	bl	8000628 <__aeabi_dmul>
 80014da:	4602      	mov	r2, r0
 80014dc:	460b      	mov	r3, r1
 80014de:	4610      	mov	r0, r2
 80014e0:	4619      	mov	r1, r3
 80014e2:	a34f      	add	r3, pc, #316	; (adr r3, 8001620 <Measure_M+0x270>)
 80014e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014e8:	f7ff f89e 	bl	8000628 <__aeabi_dmul>
 80014ec:	4602      	mov	r2, r0
 80014ee:	460b      	mov	r3, r1
 80014f0:	4610      	mov	r0, r2
 80014f2:	4619      	mov	r1, r3
 80014f4:	a34c      	add	r3, pc, #304	; (adr r3, 8001628 <Measure_M+0x278>)
 80014f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014fa:	f7ff f9bf 	bl	800087c <__aeabi_ddiv>
 80014fe:	4602      	mov	r2, r0
 8001500:	460b      	mov	r3, r1
 8001502:	68b9      	ldr	r1, [r7, #8]
 8001504:	e9c1 2300 	strd	r2, r3, [r1]
						mag[1] = (y*((((asay-128)*0.5)/128)+1)*4912)/32760;
 8001508:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	; 0x2c
 800150c:	4618      	mov	r0, r3
 800150e:	f7ff f821 	bl	8000554 <__aeabi_i2d>
 8001512:	4604      	mov	r4, r0
 8001514:	460d      	mov	r5, r1
 8001516:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 800151a:	3b80      	subs	r3, #128	; 0x80
 800151c:	4618      	mov	r0, r3
 800151e:	f7ff f819 	bl	8000554 <__aeabi_i2d>
 8001522:	f04f 0200 	mov.w	r2, #0
 8001526:	4b42      	ldr	r3, [pc, #264]	; (8001630 <Measure_M+0x280>)
 8001528:	f7ff f87e 	bl	8000628 <__aeabi_dmul>
 800152c:	4602      	mov	r2, r0
 800152e:	460b      	mov	r3, r1
 8001530:	4610      	mov	r0, r2
 8001532:	4619      	mov	r1, r3
 8001534:	f04f 0200 	mov.w	r2, #0
 8001538:	4b3e      	ldr	r3, [pc, #248]	; (8001634 <Measure_M+0x284>)
 800153a:	f7ff f99f 	bl	800087c <__aeabi_ddiv>
 800153e:	4602      	mov	r2, r0
 8001540:	460b      	mov	r3, r1
 8001542:	4610      	mov	r0, r2
 8001544:	4619      	mov	r1, r3
 8001546:	f04f 0200 	mov.w	r2, #0
 800154a:	4b3b      	ldr	r3, [pc, #236]	; (8001638 <Measure_M+0x288>)
 800154c:	f7fe feb6 	bl	80002bc <__adddf3>
 8001550:	4602      	mov	r2, r0
 8001552:	460b      	mov	r3, r1
 8001554:	4620      	mov	r0, r4
 8001556:	4629      	mov	r1, r5
 8001558:	f7ff f866 	bl	8000628 <__aeabi_dmul>
 800155c:	4602      	mov	r2, r0
 800155e:	460b      	mov	r3, r1
 8001560:	4610      	mov	r0, r2
 8001562:	4619      	mov	r1, r3
 8001564:	a32e      	add	r3, pc, #184	; (adr r3, 8001620 <Measure_M+0x270>)
 8001566:	e9d3 2300 	ldrd	r2, r3, [r3]
 800156a:	f7ff f85d 	bl	8000628 <__aeabi_dmul>
 800156e:	4602      	mov	r2, r0
 8001570:	460b      	mov	r3, r1
 8001572:	4610      	mov	r0, r2
 8001574:	4619      	mov	r1, r3
 8001576:	68bb      	ldr	r3, [r7, #8]
 8001578:	f103 0408 	add.w	r4, r3, #8
 800157c:	a32a      	add	r3, pc, #168	; (adr r3, 8001628 <Measure_M+0x278>)
 800157e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001582:	f7ff f97b 	bl	800087c <__aeabi_ddiv>
 8001586:	4602      	mov	r2, r0
 8001588:	460b      	mov	r3, r1
 800158a:	e9c4 2300 	strd	r2, r3, [r4]
						mag[2] = (z*((((asaz-128)*0.5)/128)+1)*4912)/32760;
 800158e:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 8001592:	4618      	mov	r0, r3
 8001594:	f7fe ffde 	bl	8000554 <__aeabi_i2d>
 8001598:	4604      	mov	r4, r0
 800159a:	460d      	mov	r5, r1
 800159c:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 80015a0:	3b80      	subs	r3, #128	; 0x80
 80015a2:	4618      	mov	r0, r3
 80015a4:	f7fe ffd6 	bl	8000554 <__aeabi_i2d>
 80015a8:	f04f 0200 	mov.w	r2, #0
 80015ac:	4b20      	ldr	r3, [pc, #128]	; (8001630 <Measure_M+0x280>)
 80015ae:	f7ff f83b 	bl	8000628 <__aeabi_dmul>
 80015b2:	4602      	mov	r2, r0
 80015b4:	460b      	mov	r3, r1
 80015b6:	4610      	mov	r0, r2
 80015b8:	4619      	mov	r1, r3
 80015ba:	f04f 0200 	mov.w	r2, #0
 80015be:	4b1d      	ldr	r3, [pc, #116]	; (8001634 <Measure_M+0x284>)
 80015c0:	f7ff f95c 	bl	800087c <__aeabi_ddiv>
 80015c4:	4602      	mov	r2, r0
 80015c6:	460b      	mov	r3, r1
 80015c8:	4610      	mov	r0, r2
 80015ca:	4619      	mov	r1, r3
 80015cc:	f04f 0200 	mov.w	r2, #0
 80015d0:	4b19      	ldr	r3, [pc, #100]	; (8001638 <Measure_M+0x288>)
 80015d2:	f7fe fe73 	bl	80002bc <__adddf3>
 80015d6:	4602      	mov	r2, r0
 80015d8:	460b      	mov	r3, r1
 80015da:	4620      	mov	r0, r4
 80015dc:	4629      	mov	r1, r5
 80015de:	f7ff f823 	bl	8000628 <__aeabi_dmul>
 80015e2:	4602      	mov	r2, r0
 80015e4:	460b      	mov	r3, r1
 80015e6:	4610      	mov	r0, r2
 80015e8:	4619      	mov	r1, r3
 80015ea:	a30d      	add	r3, pc, #52	; (adr r3, 8001620 <Measure_M+0x270>)
 80015ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015f0:	f7ff f81a 	bl	8000628 <__aeabi_dmul>
 80015f4:	4602      	mov	r2, r0
 80015f6:	460b      	mov	r3, r1
 80015f8:	4610      	mov	r0, r2
 80015fa:	4619      	mov	r1, r3
 80015fc:	68bb      	ldr	r3, [r7, #8]
 80015fe:	f103 0410 	add.w	r4, r3, #16
 8001602:	a309      	add	r3, pc, #36	; (adr r3, 8001628 <Measure_M+0x278>)
 8001604:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001608:	f7ff f938 	bl	800087c <__aeabi_ddiv>
 800160c:	4602      	mov	r2, r0
 800160e:	460b      	mov	r3, r1
 8001610:	e9c4 2300 	strd	r2, r3, [r4]
						mag[2] = (mag[2]-offset[2])*coeff[2];
						*/

			}
		}
}
 8001614:	bf00      	nop
 8001616:	3730      	adds	r7, #48	; 0x30
 8001618:	46bd      	mov	sp, r7
 800161a:	bdb0      	pop	{r4, r5, r7, pc}
 800161c:	f3af 8000 	nop.w
 8001620:	00000000 	.word	0x00000000
 8001624:	40b33000 	.word	0x40b33000
 8001628:	00000000 	.word	0x00000000
 800162c:	40dffe00 	.word	0x40dffe00
 8001630:	3fe00000 	.word	0x3fe00000
 8001634:	40600000 	.word	0x40600000
 8001638:	3ff00000 	.word	0x3ff00000
 800163c:	00000000 	.word	0x00000000

08001640 <magnetic_field_to_degree>:
#include <math.h>



float magnetic_field_to_degree(double* mag_calibrated)
{
 8001640:	b5b0      	push	{r4, r5, r7, lr}
 8001642:	b086      	sub	sp, #24
 8001644:	af00      	add	r7, sp, #0
 8001646:	6078      	str	r0, [r7, #4]
	float heading = atan2(-mag_calibrated[1], mag_calibrated[0]); // atan2(y,x)
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	3308      	adds	r3, #8
 800164c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001650:	4614      	mov	r4, r2
 8001652:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	ed93 7b00 	vldr	d7, [r3]
 800165c:	eeb0 1a47 	vmov.f32	s2, s14
 8001660:	eef0 1a67 	vmov.f32	s3, s15
 8001664:	ec45 4b10 	vmov	d0, r4, r5
 8001668:	f00c fc13 	bl	800de92 <atan2>
 800166c:	ec53 2b10 	vmov	r2, r3, d0
 8001670:	4610      	mov	r0, r2
 8001672:	4619      	mov	r1, r3
 8001674:	f7ff fad0 	bl	8000c18 <__aeabi_d2f>
 8001678:	4603      	mov	r3, r0
 800167a:	613b      	str	r3, [r7, #16]


	  //float declinationAngle = 0.22; // Angle de déclinaison magnétique pour Paris
	  float declinationAngle = 0.21; // Angle de déclinaison magnétique pour Barcelone
 800167c:	4b1e      	ldr	r3, [pc, #120]	; (80016f8 <magnetic_field_to_degree+0xb8>)
 800167e:	60fb      	str	r3, [r7, #12]
	  heading += declinationAngle;   // site pour connaitre la déclinaison : https://www.ngdc.noaa.gov/geomag/calculators/magcalc
 8001680:	ed97 7a04 	vldr	s14, [r7, #16]
 8001684:	edd7 7a03 	vldr	s15, [r7, #12]
 8001688:	ee77 7a27 	vadd.f32	s15, s14, s15
 800168c:	edc7 7a04 	vstr	s15, [r7, #16]


	  float headingDegrees = heading * 180 / M_PI; // Conversion en degrés
 8001690:	edd7 7a04 	vldr	s15, [r7, #16]
 8001694:	ed9f 7a19 	vldr	s14, [pc, #100]	; 80016fc <magnetic_field_to_degree+0xbc>
 8001698:	ee67 7a87 	vmul.f32	s15, s15, s14
 800169c:	ee17 0a90 	vmov	r0, s15
 80016a0:	f7fe ff6a 	bl	8000578 <__aeabi_f2d>
 80016a4:	a312      	add	r3, pc, #72	; (adr r3, 80016f0 <magnetic_field_to_degree+0xb0>)
 80016a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016aa:	f7ff f8e7 	bl	800087c <__aeabi_ddiv>
 80016ae:	4602      	mov	r2, r0
 80016b0:	460b      	mov	r3, r1
 80016b2:	4610      	mov	r0, r2
 80016b4:	4619      	mov	r1, r3
 80016b6:	f7ff faaf 	bl	8000c18 <__aeabi_d2f>
 80016ba:	4603      	mov	r3, r0
 80016bc:	617b      	str	r3, [r7, #20]

	  if(headingDegrees<=0){
 80016be:	edd7 7a05 	vldr	s15, [r7, #20]
 80016c2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80016c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016ca:	d807      	bhi.n	80016dc <magnetic_field_to_degree+0x9c>
			  headingDegrees+=360;
 80016cc:	edd7 7a05 	vldr	s15, [r7, #20]
 80016d0:	ed9f 7a0b 	vldr	s14, [pc, #44]	; 8001700 <magnetic_field_to_degree+0xc0>
 80016d4:	ee77 7a87 	vadd.f32	s15, s15, s14
 80016d8:	edc7 7a05 	vstr	s15, [r7, #20]
		  }



	  return headingDegrees;
 80016dc:	697b      	ldr	r3, [r7, #20]
 80016de:	ee07 3a90 	vmov	s15, r3
}
 80016e2:	eeb0 0a67 	vmov.f32	s0, s15
 80016e6:	3718      	adds	r7, #24
 80016e8:	46bd      	mov	sp, r7
 80016ea:	bdb0      	pop	{r4, r5, r7, pc}
 80016ec:	f3af 8000 	nop.w
 80016f0:	54442d18 	.word	0x54442d18
 80016f4:	400921fb 	.word	0x400921fb
 80016f8:	3e570a3d 	.word	0x3e570a3d
 80016fc:	43340000 	.word	0x43340000
 8001700:	43b40000 	.word	0x43b40000

08001704 <Delta_theta_calculation>:

double Delta_theta_calculation(TypeDataCansat DataCansat){
 8001704:	b084      	sub	sp, #16
 8001706:	b580      	push	{r7, lr}
 8001708:	b088      	sub	sp, #32
 800170a:	af00      	add	r7, sp, #0
 800170c:	f107 0c28 	add.w	ip, r7, #40	; 0x28
 8001710:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

	double theta_target = 0;
 8001714:	f04f 0200 	mov.w	r2, #0
 8001718:	f04f 0300 	mov.w	r3, #0
 800171c:	e9c7 2306 	strd	r2, r3, [r7, #24]
	double latitude_vector = DataCansat.GPS.latitude_Target - DataCansat.GPS.latitude_Cansat;
 8001720:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8001724:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001728:	f7fe fdc6 	bl	80002b8 <__aeabi_dsub>
 800172c:	4602      	mov	r2, r0
 800172e:	460b      	mov	r3, r1
 8001730:	e9c7 2304 	strd	r2, r3, [r7, #16]
	double longitude_vector = DataCansat.GPS.longitude_Target - DataCansat.GPS.longitude_Cansat;
 8001734:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8001738:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800173c:	f7fe fdbc 	bl	80002b8 <__aeabi_dsub>
 8001740:	4602      	mov	r2, r0
 8001742:	460b      	mov	r3, r1
 8001744:	e9c7 2302 	strd	r2, r3, [r7, #8]

	theta_target = 360 - atan(longitude_vector/latitude_vector);
 8001748:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800174c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001750:	f7ff f894 	bl	800087c <__aeabi_ddiv>
 8001754:	4602      	mov	r2, r0
 8001756:	460b      	mov	r3, r1
 8001758:	ec43 2b17 	vmov	d7, r2, r3
 800175c:	eeb0 0a47 	vmov.f32	s0, s14
 8001760:	eef0 0a67 	vmov.f32	s1, s15
 8001764:	f00c f9ec 	bl	800db40 <atan>
 8001768:	ec53 2b10 	vmov	r2, r3, d0
 800176c:	f04f 0000 	mov.w	r0, #0
 8001770:	490f      	ldr	r1, [pc, #60]	; (80017b0 <Delta_theta_calculation+0xac>)
 8001772:	f7fe fda1 	bl	80002b8 <__aeabi_dsub>
 8001776:	4602      	mov	r2, r0
 8001778:	460b      	mov	r3, r1
 800177a:	e9c7 2306 	strd	r2, r3, [r7, #24]

	double Delta_theta = theta_target - DataCansat.IMU.MagnetometerData.degree_angle;
 800177e:	e9d7 233a 	ldrd	r2, r3, [r7, #232]	; 0xe8
 8001782:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001786:	f7fe fd97 	bl	80002b8 <__aeabi_dsub>
 800178a:	4602      	mov	r2, r0
 800178c:	460b      	mov	r3, r1
 800178e:	e9c7 2300 	strd	r2, r3, [r7]

	return Delta_theta;
 8001792:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001796:	ec43 2b17 	vmov	d7, r2, r3
}
 800179a:	eeb0 0a47 	vmov.f32	s0, s14
 800179e:	eef0 0a67 	vmov.f32	s1, s15
 80017a2:	3720      	adds	r7, #32
 80017a4:	46bd      	mov	sp, r7
 80017a6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80017aa:	b004      	add	sp, #16
 80017ac:	4770      	bx	lr
 80017ae:	bf00      	nop
 80017b0:	40768000 	.word	0x40768000

080017b4 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80017b4:	b480      	push	{r7}
 80017b6:	b085      	sub	sp, #20
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	60f8      	str	r0, [r7, #12]
 80017bc:	60b9      	str	r1, [r7, #8]
 80017be:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80017c0:	68fb      	ldr	r3, [r7, #12]
 80017c2:	4a07      	ldr	r2, [pc, #28]	; (80017e0 <vApplicationGetIdleTaskMemory+0x2c>)
 80017c4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80017c6:	68bb      	ldr	r3, [r7, #8]
 80017c8:	4a06      	ldr	r2, [pc, #24]	; (80017e4 <vApplicationGetIdleTaskMemory+0x30>)
 80017ca:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	2280      	movs	r2, #128	; 0x80
 80017d0:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80017d2:	bf00      	nop
 80017d4:	3714      	adds	r7, #20
 80017d6:	46bd      	mov	sp, r7
 80017d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017dc:	4770      	bx	lr
 80017de:	bf00      	nop
 80017e0:	20000220 	.word	0x20000220
 80017e4:	200002d4 	.word	0x200002d4

080017e8 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80017e8:	b5b0      	push	{r4, r5, r7, lr}
 80017ea:	b08a      	sub	sp, #40	; 0x28
 80017ec:	af02      	add	r7, sp, #8

  /* USER CODE END RTOS_SEMAPHORES */

  /* USER CODE BEGIN StreamBuffer */

	xGPS_StreamBuffer = xStreamBufferCreate( /* The buffer length in bytes. */GPS_TRAME_SIZE,/* The stream buffer's trigger level. */GPS_TRAME_SIZE);
 80017ee:	2200      	movs	r2, #0
 80017f0:	2164      	movs	r1, #100	; 0x64
 80017f2:	2064      	movs	r0, #100	; 0x64
 80017f4:	f007 fb45 	bl	8008e82 <xStreamBufferGenericCreate>
 80017f8:	4603      	mov	r3, r0
 80017fa:	4a16      	ldr	r2, [pc, #88]	; (8001854 <MX_FREERTOS_Init+0x6c>)
 80017fc:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 80017fe:	4b16      	ldr	r3, [pc, #88]	; (8001858 <MX_FREERTOS_Init+0x70>)
 8001800:	1d3c      	adds	r4, r7, #4
 8001802:	461d      	mov	r5, r3
 8001804:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001806:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001808:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800180c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8001810:	1d3b      	adds	r3, r7, #4
 8001812:	2100      	movs	r1, #0
 8001814:	4618      	mov	r0, r3
 8001816:	f007 fa20 	bl	8008c5a <osThreadCreate>
 800181a:	4603      	mov	r3, r0
 800181c:	4a0f      	ldr	r2, [pc, #60]	; (800185c <MX_FREERTOS_Init+0x74>)
 800181e:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */

xTaskCreate(Task_Drop_detection, "Drop detection", 500, NULL, osPriorityHigh, &pxDrop_detection);
 8001820:	4b0f      	ldr	r3, [pc, #60]	; (8001860 <MX_FREERTOS_Init+0x78>)
 8001822:	9301      	str	r3, [sp, #4]
 8001824:	2302      	movs	r3, #2
 8001826:	9300      	str	r3, [sp, #0]
 8001828:	2300      	movs	r3, #0
 800182a:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800182e:	490d      	ldr	r1, [pc, #52]	; (8001864 <MX_FREERTOS_Init+0x7c>)
 8001830:	480d      	ldr	r0, [pc, #52]	; (8001868 <MX_FREERTOS_Init+0x80>)
 8001832:	f007 fec5 	bl	80095c0 <xTaskCreate>


//Taches GPS
//xTaskCreate(Task_GPS_data_reading, "Lecture des donnees GPS", 500, NULL, osPriorityHigh, &pxGPS_Handler);
xTaskCreate(prvGPS_ReceivingTask, "recuperation donnees GPS", 500, NULL, osPriorityHigh, &pxGPS_Data);
 8001836:	4b0d      	ldr	r3, [pc, #52]	; (800186c <MX_FREERTOS_Init+0x84>)
 8001838:	9301      	str	r3, [sp, #4]
 800183a:	2302      	movs	r3, #2
 800183c:	9300      	str	r3, [sp, #0]
 800183e:	2300      	movs	r3, #0
 8001840:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001844:	490a      	ldr	r1, [pc, #40]	; (8001870 <MX_FREERTOS_Init+0x88>)
 8001846:	480b      	ldr	r0, [pc, #44]	; (8001874 <MX_FREERTOS_Init+0x8c>)
 8001848:	f007 feba 	bl	80095c0 <xTaskCreate>

  /* USER CODE END RTOS_THREADS */

}
 800184c:	bf00      	nop
 800184e:	3720      	adds	r7, #32
 8001850:	46bd      	mov	sp, r7
 8001852:	bdb0      	pop	{r4, r5, r7, pc}
 8001854:	20000204 	.word	0x20000204
 8001858:	0800e350 	.word	0x0800e350
 800185c:	2000021c 	.word	0x2000021c
 8001860:	20000208 	.word	0x20000208
 8001864:	0800e324 	.word	0x0800e324
 8001868:	08001e39 	.word	0x08001e39
 800186c:	20000218 	.word	0x20000218
 8001870:	0800e334 	.word	0x0800e334
 8001874:	08001055 	.word	0x08001055

08001878 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8001878:	b580      	push	{r7, lr}
 800187a:	b082      	sub	sp, #8
 800187c:	af00      	add	r7, sp, #0
 800187e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001880:	2001      	movs	r0, #1
 8001882:	f007 fa36 	bl	8008cf2 <osDelay>
 8001886:	e7fb      	b.n	8001880 <StartDefaultTask+0x8>

08001888 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	b08a      	sub	sp, #40	; 0x28
 800188c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800188e:	f107 0314 	add.w	r3, r7, #20
 8001892:	2200      	movs	r2, #0
 8001894:	601a      	str	r2, [r3, #0]
 8001896:	605a      	str	r2, [r3, #4]
 8001898:	609a      	str	r2, [r3, #8]
 800189a:	60da      	str	r2, [r3, #12]
 800189c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800189e:	2300      	movs	r3, #0
 80018a0:	613b      	str	r3, [r7, #16]
 80018a2:	4b38      	ldr	r3, [pc, #224]	; (8001984 <MX_GPIO_Init+0xfc>)
 80018a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018a6:	4a37      	ldr	r2, [pc, #220]	; (8001984 <MX_GPIO_Init+0xfc>)
 80018a8:	f043 0304 	orr.w	r3, r3, #4
 80018ac:	6313      	str	r3, [r2, #48]	; 0x30
 80018ae:	4b35      	ldr	r3, [pc, #212]	; (8001984 <MX_GPIO_Init+0xfc>)
 80018b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018b2:	f003 0304 	and.w	r3, r3, #4
 80018b6:	613b      	str	r3, [r7, #16]
 80018b8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80018ba:	2300      	movs	r3, #0
 80018bc:	60fb      	str	r3, [r7, #12]
 80018be:	4b31      	ldr	r3, [pc, #196]	; (8001984 <MX_GPIO_Init+0xfc>)
 80018c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018c2:	4a30      	ldr	r2, [pc, #192]	; (8001984 <MX_GPIO_Init+0xfc>)
 80018c4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80018c8:	6313      	str	r3, [r2, #48]	; 0x30
 80018ca:	4b2e      	ldr	r3, [pc, #184]	; (8001984 <MX_GPIO_Init+0xfc>)
 80018cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80018d2:	60fb      	str	r3, [r7, #12]
 80018d4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80018d6:	2300      	movs	r3, #0
 80018d8:	60bb      	str	r3, [r7, #8]
 80018da:	4b2a      	ldr	r3, [pc, #168]	; (8001984 <MX_GPIO_Init+0xfc>)
 80018dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018de:	4a29      	ldr	r2, [pc, #164]	; (8001984 <MX_GPIO_Init+0xfc>)
 80018e0:	f043 0301 	orr.w	r3, r3, #1
 80018e4:	6313      	str	r3, [r2, #48]	; 0x30
 80018e6:	4b27      	ldr	r3, [pc, #156]	; (8001984 <MX_GPIO_Init+0xfc>)
 80018e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018ea:	f003 0301 	and.w	r3, r3, #1
 80018ee:	60bb      	str	r3, [r7, #8]
 80018f0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80018f2:	2300      	movs	r3, #0
 80018f4:	607b      	str	r3, [r7, #4]
 80018f6:	4b23      	ldr	r3, [pc, #140]	; (8001984 <MX_GPIO_Init+0xfc>)
 80018f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018fa:	4a22      	ldr	r2, [pc, #136]	; (8001984 <MX_GPIO_Init+0xfc>)
 80018fc:	f043 0302 	orr.w	r3, r3, #2
 8001900:	6313      	str	r3, [r2, #48]	; 0x30
 8001902:	4b20      	ldr	r3, [pc, #128]	; (8001984 <MX_GPIO_Init+0xfc>)
 8001904:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001906:	f003 0302 	and.w	r3, r3, #2
 800190a:	607b      	str	r3, [r7, #4]
 800190c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800190e:	2200      	movs	r2, #0
 8001910:	2120      	movs	r1, #32
 8001912:	481d      	ldr	r0, [pc, #116]	; (8001988 <MX_GPIO_Init+0x100>)
 8001914:	f001 fb64 	bl	8002fe0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001918:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800191c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800191e:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001922:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001924:	2300      	movs	r3, #0
 8001926:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001928:	f107 0314 	add.w	r3, r7, #20
 800192c:	4619      	mov	r1, r3
 800192e:	4817      	ldr	r0, [pc, #92]	; (800198c <MX_GPIO_Init+0x104>)
 8001930:	f001 f9ba 	bl	8002ca8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001934:	2320      	movs	r3, #32
 8001936:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001938:	2301      	movs	r3, #1
 800193a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800193c:	2300      	movs	r3, #0
 800193e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001940:	2300      	movs	r3, #0
 8001942:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001944:	f107 0314 	add.w	r3, r7, #20
 8001948:	4619      	mov	r1, r3
 800194a:	480f      	ldr	r0, [pc, #60]	; (8001988 <MX_GPIO_Init+0x100>)
 800194c:	f001 f9ac 	bl	8002ca8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001950:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001954:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001956:	2300      	movs	r3, #0
 8001958:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800195a:	2300      	movs	r3, #0
 800195c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800195e:	f107 0314 	add.w	r3, r7, #20
 8001962:	4619      	mov	r1, r3
 8001964:	4808      	ldr	r0, [pc, #32]	; (8001988 <MX_GPIO_Init+0x100>)
 8001966:	f001 f99f 	bl	8002ca8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 800196a:	2200      	movs	r2, #0
 800196c:	2105      	movs	r1, #5
 800196e:	2028      	movs	r0, #40	; 0x28
 8001970:	f001 f8d0 	bl	8002b14 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001974:	2028      	movs	r0, #40	; 0x28
 8001976:	f001 f8e9 	bl	8002b4c <HAL_NVIC_EnableIRQ>

}
 800197a:	bf00      	nop
 800197c:	3728      	adds	r7, #40	; 0x28
 800197e:	46bd      	mov	sp, r7
 8001980:	bd80      	pop	{r7, pc}
 8001982:	bf00      	nop
 8001984:	40023800 	.word	0x40023800
 8001988:	40020000 	.word	0x40020000
 800198c:	40020800 	.word	0x40020800

08001990 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001990:	b580      	push	{r7, lr}
 8001992:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001994:	4b12      	ldr	r3, [pc, #72]	; (80019e0 <MX_I2C1_Init+0x50>)
 8001996:	4a13      	ldr	r2, [pc, #76]	; (80019e4 <MX_I2C1_Init+0x54>)
 8001998:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800199a:	4b11      	ldr	r3, [pc, #68]	; (80019e0 <MX_I2C1_Init+0x50>)
 800199c:	4a12      	ldr	r2, [pc, #72]	; (80019e8 <MX_I2C1_Init+0x58>)
 800199e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80019a0:	4b0f      	ldr	r3, [pc, #60]	; (80019e0 <MX_I2C1_Init+0x50>)
 80019a2:	2200      	movs	r2, #0
 80019a4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80019a6:	4b0e      	ldr	r3, [pc, #56]	; (80019e0 <MX_I2C1_Init+0x50>)
 80019a8:	2200      	movs	r2, #0
 80019aa:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80019ac:	4b0c      	ldr	r3, [pc, #48]	; (80019e0 <MX_I2C1_Init+0x50>)
 80019ae:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80019b2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80019b4:	4b0a      	ldr	r3, [pc, #40]	; (80019e0 <MX_I2C1_Init+0x50>)
 80019b6:	2200      	movs	r2, #0
 80019b8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80019ba:	4b09      	ldr	r3, [pc, #36]	; (80019e0 <MX_I2C1_Init+0x50>)
 80019bc:	2200      	movs	r2, #0
 80019be:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80019c0:	4b07      	ldr	r3, [pc, #28]	; (80019e0 <MX_I2C1_Init+0x50>)
 80019c2:	2200      	movs	r2, #0
 80019c4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80019c6:	4b06      	ldr	r3, [pc, #24]	; (80019e0 <MX_I2C1_Init+0x50>)
 80019c8:	2200      	movs	r2, #0
 80019ca:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80019cc:	4804      	ldr	r0, [pc, #16]	; (80019e0 <MX_I2C1_Init+0x50>)
 80019ce:	f001 fb45 	bl	800305c <HAL_I2C_Init>
 80019d2:	4603      	mov	r3, r0
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	d001      	beq.n	80019dc <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80019d8:	f000 fa28 	bl	8001e2c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80019dc:	bf00      	nop
 80019de:	bd80      	pop	{r7, pc}
 80019e0:	200004d4 	.word	0x200004d4
 80019e4:	40005400 	.word	0x40005400
 80019e8:	000186a0 	.word	0x000186a0

080019ec <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80019ec:	b580      	push	{r7, lr}
 80019ee:	b08a      	sub	sp, #40	; 0x28
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019f4:	f107 0314 	add.w	r3, r7, #20
 80019f8:	2200      	movs	r2, #0
 80019fa:	601a      	str	r2, [r3, #0]
 80019fc:	605a      	str	r2, [r3, #4]
 80019fe:	609a      	str	r2, [r3, #8]
 8001a00:	60da      	str	r2, [r3, #12]
 8001a02:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	4a21      	ldr	r2, [pc, #132]	; (8001a90 <HAL_I2C_MspInit+0xa4>)
 8001a0a:	4293      	cmp	r3, r2
 8001a0c:	d13c      	bne.n	8001a88 <HAL_I2C_MspInit+0x9c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a0e:	2300      	movs	r3, #0
 8001a10:	613b      	str	r3, [r7, #16]
 8001a12:	4b20      	ldr	r3, [pc, #128]	; (8001a94 <HAL_I2C_MspInit+0xa8>)
 8001a14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a16:	4a1f      	ldr	r2, [pc, #124]	; (8001a94 <HAL_I2C_MspInit+0xa8>)
 8001a18:	f043 0302 	orr.w	r3, r3, #2
 8001a1c:	6313      	str	r3, [r2, #48]	; 0x30
 8001a1e:	4b1d      	ldr	r3, [pc, #116]	; (8001a94 <HAL_I2C_MspInit+0xa8>)
 8001a20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a22:	f003 0302 	and.w	r3, r3, #2
 8001a26:	613b      	str	r3, [r7, #16]
 8001a28:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_9;
 8001a2a:	f44f 7310 	mov.w	r3, #576	; 0x240
 8001a2e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001a30:	2312      	movs	r3, #18
 8001a32:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a34:	2300      	movs	r3, #0
 8001a36:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a38:	2303      	movs	r3, #3
 8001a3a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001a3c:	2304      	movs	r3, #4
 8001a3e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a40:	f107 0314 	add.w	r3, r7, #20
 8001a44:	4619      	mov	r1, r3
 8001a46:	4814      	ldr	r0, [pc, #80]	; (8001a98 <HAL_I2C_MspInit+0xac>)
 8001a48:	f001 f92e 	bl	8002ca8 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001a4c:	2300      	movs	r3, #0
 8001a4e:	60fb      	str	r3, [r7, #12]
 8001a50:	4b10      	ldr	r3, [pc, #64]	; (8001a94 <HAL_I2C_MspInit+0xa8>)
 8001a52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a54:	4a0f      	ldr	r2, [pc, #60]	; (8001a94 <HAL_I2C_MspInit+0xa8>)
 8001a56:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001a5a:	6413      	str	r3, [r2, #64]	; 0x40
 8001a5c:	4b0d      	ldr	r3, [pc, #52]	; (8001a94 <HAL_I2C_MspInit+0xa8>)
 8001a5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a60:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001a64:	60fb      	str	r3, [r7, #12]
 8001a66:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 5, 0);
 8001a68:	2200      	movs	r2, #0
 8001a6a:	2105      	movs	r1, #5
 8001a6c:	201f      	movs	r0, #31
 8001a6e:	f001 f851 	bl	8002b14 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8001a72:	201f      	movs	r0, #31
 8001a74:	f001 f86a 	bl	8002b4c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 5, 0);
 8001a78:	2200      	movs	r2, #0
 8001a7a:	2105      	movs	r1, #5
 8001a7c:	2020      	movs	r0, #32
 8001a7e:	f001 f849 	bl	8002b14 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8001a82:	2020      	movs	r0, #32
 8001a84:	f001 f862 	bl	8002b4c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001a88:	bf00      	nop
 8001a8a:	3728      	adds	r7, #40	; 0x28
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	bd80      	pop	{r7, pc}
 8001a90:	40005400 	.word	0x40005400
 8001a94:	40023800 	.word	0x40023800
 8001a98:	40020400 	.word	0x40020400

08001a9c <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

int __io_putchar(int ch) {
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b082      	sub	sp, #8
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	6078      	str	r0, [r7, #4]
HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8001aa4:	1d39      	adds	r1, r7, #4
 8001aa6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001aaa:	2201      	movs	r2, #1
 8001aac:	4803      	ldr	r0, [pc, #12]	; (8001abc <__io_putchar+0x20>)
 8001aae:	f006 f88a 	bl	8007bc6 <HAL_UART_Transmit>
return ch;
 8001ab2:	687b      	ldr	r3, [r7, #4]
}
 8001ab4:	4618      	mov	r0, r3
 8001ab6:	3708      	adds	r7, #8
 8001ab8:	46bd      	mov	sp, r7
 8001aba:	bd80      	pop	{r7, pc}
 8001abc:	2000077c 	.word	0x2000077c

08001ac0 <HAL_UART_RxCpltCallback>:


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){ // fonction de callback de l'UART
 8001ac0:	b480      	push	{r7}
 8001ac2:	b083      	sub	sp, #12
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	6078      	str	r0, [r7, #4]

		//portYIELD_FROM_ISR();

	}

}
 8001ac8:	bf00      	nop
 8001aca:	370c      	adds	r7, #12
 8001acc:	46bd      	mov	sp, r7
 8001ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad2:	4770      	bx	lr
 8001ad4:	0000      	movs	r0, r0
	...

08001ad8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 8001ade:	af02      	add	r7, sp, #8
	  *            entrée des données GPS de la cible
	  ***********************************************************/

	  //Position GPS cible : 43°13'18.7"N 0°03'10.0"W  --> données telles que décrites dans le règlement 2023

	  pDataCansat.GPS.latitude_Target = 43.2218611;
 8001ae0:	4987      	ldr	r1, [pc, #540]	; (8001d00 <main+0x228>)
 8001ae2:	a383      	add	r3, pc, #524	; (adr r3, 8001cf0 <main+0x218>)
 8001ae4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ae8:	e9c1 2308 	strd	r2, r3, [r1, #32]
	  pDataCansat.GPS.longitude_Target = -0.05277777777777778;
 8001aec:	4984      	ldr	r1, [pc, #528]	; (8001d00 <main+0x228>)
 8001aee:	a382      	add	r3, pc, #520	; (adr r3, 8001cf8 <main+0x220>)
 8001af0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001af4:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001af8:	f000 feee 	bl	80028d8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001afc:	f000 f91a 	bl	8001d34 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001b00:	f7ff fec2 	bl	8001888 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001b04:	f000 fdf0 	bl	80026e8 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8001b08:	f7ff ff42 	bl	8001990 <MX_I2C1_Init>
  MX_TIM3_Init();
 8001b0c:	f000 fcd4 	bl	80024b8 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 8001b10:	f000 fdc0 	bl	8002694 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 8001b14:	f000 fc6c 	bl	80023f0 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  printf("------------------------\r\n");
 8001b18:	487a      	ldr	r0, [pc, #488]	; (8001d04 <main+0x22c>)
 8001b1a:	f00a f88d 	bl	800bc38 <puts>
  printf("------------------------\r\n");
 8001b1e:	4879      	ldr	r0, [pc, #484]	; (8001d04 <main+0x22c>)
 8001b20:	f00a f88a 	bl	800bc38 <puts>
  printf("------------------------\r\n");
 8001b24:	4877      	ldr	r0, [pc, #476]	; (8001d04 <main+0x22c>)
 8001b26:	f00a f887 	bl	800bc38 <puts>
  printf("------------------------\r\n");
 8001b2a:	4876      	ldr	r0, [pc, #472]	; (8001d04 <main+0x22c>)
 8001b2c:	f00a f884 	bl	800bc38 <puts>
  printf("initialisation du CanSat\r\n");
 8001b30:	4875      	ldr	r0, [pc, #468]	; (8001d08 <main+0x230>)
 8001b32:	f00a f881 	bl	800bc38 <puts>
  printf("------------------------\r\n");
 8001b36:	4873      	ldr	r0, [pc, #460]	; (8001d04 <main+0x22c>)
 8001b38:	f00a f87e 	bl	800bc38 <puts>
  printf("------------------------\r\n");
 8001b3c:	4871      	ldr	r0, [pc, #452]	; (8001d04 <main+0x22c>)
 8001b3e:	f00a f87b 	bl	800bc38 <puts>
  printf("------------------------\r\n");
 8001b42:	4870      	ldr	r0, [pc, #448]	; (8001d04 <main+0x22c>)
 8001b44:	f00a f878 	bl	800bc38 <puts>
  printf("------------------------\r\n");
 8001b48:	486e      	ldr	r0, [pc, #440]	; (8001d04 <main+0x22c>)
 8001b4a:	f00a f875 	bl	800bc38 <puts>

    int x=0;
 8001b4e:	2300      	movs	r3, #0
 8001b50:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
    int i=0;
 8001b54:	2300      	movs	r3, #0
 8001b56:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
    int Devices[100]={0};
 8001b5a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b5e:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8001b62:	4618      	mov	r0, r3
 8001b64:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8001b68:	461a      	mov	r2, r3
 8001b6a:	2100      	movs	r1, #0
 8001b6c:	f009 fad7 	bl	800b11e <memset>

   uint8_t pData[100] = {0};
 8001b70:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b74:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001b78:	2200      	movs	r2, #0
 8001b7a:	601a      	str	r2, [r3, #0]
 8001b7c:	3304      	adds	r3, #4
 8001b7e:	2260      	movs	r2, #96	; 0x60
 8001b80:	2100      	movs	r1, #0
 8001b82:	4618      	mov	r0, r3
 8001b84:	f009 facb 	bl	800b11e <memset>
   /**********                           *********
    * ******** INIT MPU-9250 (IMU_10DOF) *********
    * ********                           *********
    */

   printf("initialisation de l'IMU \r\n \r\n");
 8001b88:	4860      	ldr	r0, [pc, #384]	; (8001d0c <main+0x234>)
 8001b8a:	f00a f855 	bl	800bc38 <puts>

   // Initialisation du capteur MPU-9250

   Init(&hi2c1);
 8001b8e:	4860      	ldr	r0, [pc, #384]	; (8001d10 <main+0x238>)
 8001b90:	f7ff fb0c 	bl	80011ac <Init>

   // vérification identité capteur MPU-9250

   pData[0]= WHO_AM_I_MPU9250;
 8001b94:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b98:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001b9c:	2275      	movs	r2, #117	; 0x75
 8001b9e:	701a      	strb	r2, [r3, #0]
    if(HAL_I2C_Master_Transmit(&hi2c1, MPU_ADD, pData, 1, HAL_MAX_DELAY) != HAL_OK )
 8001ba0:	1d3a      	adds	r2, r7, #4
 8001ba2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001ba6:	9300      	str	r3, [sp, #0]
 8001ba8:	2301      	movs	r3, #1
 8001baa:	21d0      	movs	r1, #208	; 0xd0
 8001bac:	4858      	ldr	r0, [pc, #352]	; (8001d10 <main+0x238>)
 8001bae:	f001 fb99 	bl	80032e4 <HAL_I2C_Master_Transmit>
 8001bb2:	4603      	mov	r3, r0
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d002      	beq.n	8001bbe <main+0xe6>
    {
  	  printf("il y a une erreur avec I2C Master Transmit \r\n");
 8001bb8:	4856      	ldr	r0, [pc, #344]	; (8001d14 <main+0x23c>)
 8001bba:	f00a f83d 	bl	800bc38 <puts>
    }
    if(HAL_I2C_Master_Receive(&hi2c1, MPU_ADD, pData, 1, HAL_MAX_DELAY) != HAL_OK )
 8001bbe:	1d3a      	adds	r2, r7, #4
 8001bc0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001bc4:	9300      	str	r3, [sp, #0]
 8001bc6:	2301      	movs	r3, #1
 8001bc8:	21d0      	movs	r1, #208	; 0xd0
 8001bca:	4851      	ldr	r0, [pc, #324]	; (8001d10 <main+0x238>)
 8001bcc:	f001 fc88 	bl	80034e0 <HAL_I2C_Master_Receive>
 8001bd0:	4603      	mov	r3, r0
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d002      	beq.n	8001bdc <main+0x104>
    {
  	  printf("il y a une erreur avec I2C Master Receive \r\n");
 8001bd6:	4850      	ldr	r0, [pc, #320]	; (8001d18 <main+0x240>)
 8001bd8:	f00a f82e 	bl	800bc38 <puts>
    }


    printf(" L'identifiant du capteur est : %x \r\n", pData[0]);
 8001bdc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001be0:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001be4:	781b      	ldrb	r3, [r3, #0]
 8001be6:	4619      	mov	r1, r3
 8001be8:	484c      	ldr	r0, [pc, #304]	; (8001d1c <main+0x244>)
 8001bea:	f009 ff9f 	bl	800bb2c <iprintf>
    if((pData[0] =! 0x71))
 8001bee:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001bf2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	701a      	strb	r2, [r3, #0]
    {
  	  printf("ce n'est pas le bon capteur \r\n");
    }
    else
  	  printf("MPU-9250 identified \r\n");
 8001bfa:	4849      	ldr	r0, [pc, #292]	; (8001d20 <main+0x248>)
 8001bfc:	f00a f81c 	bl	800bc38 <puts>

    // vérification identité AK8963C (magnétomètre)

    pData[0]= WHO_AM_I_AK8963;
 8001c00:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001c04:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001c08:	2200      	movs	r2, #0
 8001c0a:	701a      	strb	r2, [r3, #0]
      if(HAL_I2C_Master_Transmit(&hi2c1, MAGNETO_ADD, pData, 1, HAL_MAX_DELAY) != HAL_OK )
 8001c0c:	1d3a      	adds	r2, r7, #4
 8001c0e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001c12:	9300      	str	r3, [sp, #0]
 8001c14:	2301      	movs	r3, #1
 8001c16:	2118      	movs	r1, #24
 8001c18:	483d      	ldr	r0, [pc, #244]	; (8001d10 <main+0x238>)
 8001c1a:	f001 fb63 	bl	80032e4 <HAL_I2C_Master_Transmit>
 8001c1e:	4603      	mov	r3, r0
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d002      	beq.n	8001c2a <main+0x152>
      {
    	  printf("il y a une erreur avec I2C Master Transmit \r\n");
 8001c24:	483b      	ldr	r0, [pc, #236]	; (8001d14 <main+0x23c>)
 8001c26:	f00a f807 	bl	800bc38 <puts>
      }
      if(HAL_I2C_Master_Receive(&hi2c1, MAGNETO_ADD, pData, 1, HAL_MAX_DELAY) != HAL_OK )
 8001c2a:	1d3a      	adds	r2, r7, #4
 8001c2c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001c30:	9300      	str	r3, [sp, #0]
 8001c32:	2301      	movs	r3, #1
 8001c34:	2118      	movs	r1, #24
 8001c36:	4836      	ldr	r0, [pc, #216]	; (8001d10 <main+0x238>)
 8001c38:	f001 fc52 	bl	80034e0 <HAL_I2C_Master_Receive>
 8001c3c:	4603      	mov	r3, r0
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d002      	beq.n	8001c48 <main+0x170>
      {
    	  printf("il y a une erreur avec I2C Master Receive \r\n");
 8001c42:	4835      	ldr	r0, [pc, #212]	; (8001d18 <main+0x240>)
 8001c44:	f009 fff8 	bl	800bc38 <puts>
      }


      printf(" L'identifiant du magnétomètre est : %x \r\n", pData[0]);
 8001c48:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001c4c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001c50:	781b      	ldrb	r3, [r3, #0]
 8001c52:	4619      	mov	r1, r3
 8001c54:	4833      	ldr	r0, [pc, #204]	; (8001d24 <main+0x24c>)
 8001c56:	f009 ff69 	bl	800bb2c <iprintf>
      if((pData[0] =! 0x48))
 8001c5a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001c5e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001c62:	2200      	movs	r2, #0
 8001c64:	701a      	strb	r2, [r3, #0]
      {
    	  printf("ce n'est pas le bon capteur \r\n  ****** \r\n ****** \r\n ****** \r\n");
      }
      else
    	  printf("AK8963C identified \r\n  ****** \r\n ****** \r\n ****** \r\n");
 8001c66:	4830      	ldr	r0, [pc, #192]	; (8001d28 <main+0x250>)
 8001c68:	f009 ffe6 	bl	800bc38 <puts>



  // check les périphériques i2c disponibles

    for (i=0;i<256;i++){
 8001c6c:	2300      	movs	r3, #0
 8001c6e:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
 8001c72:	e02a      	b.n	8001cca <main+0x1f2>
         	  if(HAL_I2C_IsDeviceReady(&hi2c1, i, 4, 20)==HAL_OK){
 8001c74:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001c78:	b299      	uxth	r1, r3
 8001c7a:	2314      	movs	r3, #20
 8001c7c:	2204      	movs	r2, #4
 8001c7e:	4824      	ldr	r0, [pc, #144]	; (8001d10 <main+0x238>)
 8001c80:	f002 f974 	bl	8003f6c <HAL_I2C_IsDeviceReady>
 8001c84:	4603      	mov	r3, r0
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d11a      	bne.n	8001cc0 <main+0x1e8>
         		  Devices[x]=i;
 8001c8a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001c8e:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8001c92:	f8d7 21fc 	ldr.w	r2, [r7, #508]	; 0x1fc
 8001c96:	f8d7 11f8 	ldr.w	r1, [r7, #504]	; 0x1f8
 8001c9a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
         		  printf("%d \r\n",Devices[x]);
 8001c9e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001ca2:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8001ca6:	f8d7 21fc 	ldr.w	r2, [r7, #508]	; 0x1fc
 8001caa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001cae:	4619      	mov	r1, r3
 8001cb0:	481e      	ldr	r0, [pc, #120]	; (8001d2c <main+0x254>)
 8001cb2:	f009 ff3b 	bl	800bb2c <iprintf>
         		  x=x+1;
 8001cb6:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001cba:	3301      	adds	r3, #1
 8001cbc:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
    for (i=0;i<256;i++){
 8001cc0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001cc4:	3301      	adds	r3, #1
 8001cc6:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
 8001cca:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001cce:	2bff      	cmp	r3, #255	; 0xff
 8001cd0:	ddd0      	ble.n	8001c74 <main+0x19c>
     * ******** INITIALISATION Servos *********
     * ********                       *********
     */


    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8001cd2:	2100      	movs	r1, #0
 8001cd4:	4816      	ldr	r0, [pc, #88]	; (8001d30 <main+0x258>)
 8001cd6:	f005 f9d3 	bl	8007080 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8001cda:	2104      	movs	r1, #4
 8001cdc:	4814      	ldr	r0, [pc, #80]	; (8001d30 <main+0x258>)
 8001cde:	f005 f9cf 	bl	8007080 <HAL_TIM_PWM_Start>

  //vTaskStartScheduler();
  /* USER CODE END 2 */

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init();
 8001ce2:	f7ff fd81 	bl	80017e8 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8001ce6:	f006 ffb1 	bl	8008c4c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001cea:	e7fe      	b.n	8001cea <main+0x212>
 8001cec:	f3af 8000 	nop.w
 8001cf0:	f1cc6096 	.word	0xf1cc6096
 8001cf4:	40459c65 	.word	0x40459c65
 8001cf8:	5b05b05b 	.word	0x5b05b05b
 8001cfc:	bfab05b0 	.word	0xbfab05b0
 8001d00:	20000528 	.word	0x20000528
 8001d04:	0800e36c 	.word	0x0800e36c
 8001d08:	0800e388 	.word	0x0800e388
 8001d0c:	0800e3a4 	.word	0x0800e3a4
 8001d10:	200004d4 	.word	0x200004d4
 8001d14:	0800e3c4 	.word	0x0800e3c4
 8001d18:	0800e3f4 	.word	0x0800e3f4
 8001d1c:	0800e420 	.word	0x0800e420
 8001d20:	0800e448 	.word	0x0800e448
 8001d24:	0800e460 	.word	0x0800e460
 8001d28:	0800e490 	.word	0x0800e490
 8001d2c:	0800e4c4 	.word	0x0800e4c4
 8001d30:	200006a8 	.word	0x200006a8

08001d34 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	b094      	sub	sp, #80	; 0x50
 8001d38:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001d3a:	f107 0320 	add.w	r3, r7, #32
 8001d3e:	2230      	movs	r2, #48	; 0x30
 8001d40:	2100      	movs	r1, #0
 8001d42:	4618      	mov	r0, r3
 8001d44:	f009 f9eb 	bl	800b11e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001d48:	f107 030c 	add.w	r3, r7, #12
 8001d4c:	2200      	movs	r2, #0
 8001d4e:	601a      	str	r2, [r3, #0]
 8001d50:	605a      	str	r2, [r3, #4]
 8001d52:	609a      	str	r2, [r3, #8]
 8001d54:	60da      	str	r2, [r3, #12]
 8001d56:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d58:	2300      	movs	r3, #0
 8001d5a:	60bb      	str	r3, [r7, #8]
 8001d5c:	4b28      	ldr	r3, [pc, #160]	; (8001e00 <SystemClock_Config+0xcc>)
 8001d5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d60:	4a27      	ldr	r2, [pc, #156]	; (8001e00 <SystemClock_Config+0xcc>)
 8001d62:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d66:	6413      	str	r3, [r2, #64]	; 0x40
 8001d68:	4b25      	ldr	r3, [pc, #148]	; (8001e00 <SystemClock_Config+0xcc>)
 8001d6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d6c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d70:	60bb      	str	r3, [r7, #8]
 8001d72:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001d74:	2300      	movs	r3, #0
 8001d76:	607b      	str	r3, [r7, #4]
 8001d78:	4b22      	ldr	r3, [pc, #136]	; (8001e04 <SystemClock_Config+0xd0>)
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	4a21      	ldr	r2, [pc, #132]	; (8001e04 <SystemClock_Config+0xd0>)
 8001d7e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001d82:	6013      	str	r3, [r2, #0]
 8001d84:	4b1f      	ldr	r3, [pc, #124]	; (8001e04 <SystemClock_Config+0xd0>)
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001d8c:	607b      	str	r3, [r7, #4]
 8001d8e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001d90:	2302      	movs	r3, #2
 8001d92:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001d94:	2301      	movs	r3, #1
 8001d96:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001d98:	2310      	movs	r3, #16
 8001d9a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001d9c:	2302      	movs	r3, #2
 8001d9e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001da0:	2300      	movs	r3, #0
 8001da2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001da4:	2310      	movs	r3, #16
 8001da6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001da8:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8001dac:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001dae:	2304      	movs	r3, #4
 8001db0:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001db2:	2304      	movs	r3, #4
 8001db4:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001db6:	f107 0320 	add.w	r3, r7, #32
 8001dba:	4618      	mov	r0, r3
 8001dbc:	f004 fb8a 	bl	80064d4 <HAL_RCC_OscConfig>
 8001dc0:	4603      	mov	r3, r0
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d001      	beq.n	8001dca <SystemClock_Config+0x96>
  {
    Error_Handler();
 8001dc6:	f000 f831 	bl	8001e2c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001dca:	230f      	movs	r3, #15
 8001dcc:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001dce:	2302      	movs	r3, #2
 8001dd0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001dd6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001dda:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001ddc:	2300      	movs	r3, #0
 8001dde:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001de0:	f107 030c 	add.w	r3, r7, #12
 8001de4:	2102      	movs	r1, #2
 8001de6:	4618      	mov	r0, r3
 8001de8:	f004 fdec 	bl	80069c4 <HAL_RCC_ClockConfig>
 8001dec:	4603      	mov	r3, r0
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d001      	beq.n	8001df6 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001df2:	f000 f81b 	bl	8001e2c <Error_Handler>
  }
}
 8001df6:	bf00      	nop
 8001df8:	3750      	adds	r7, #80	; 0x50
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	bd80      	pop	{r7, pc}
 8001dfe:	bf00      	nop
 8001e00:	40023800 	.word	0x40023800
 8001e04:	40007000 	.word	0x40007000

08001e08 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	b082      	sub	sp, #8
 8001e0c:	af00      	add	r7, sp, #0
 8001e0e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	4a04      	ldr	r2, [pc, #16]	; (8001e28 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001e16:	4293      	cmp	r3, r2
 8001e18:	d101      	bne.n	8001e1e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001e1a:	f000 fd7f 	bl	800291c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001e1e:	bf00      	nop
 8001e20:	3708      	adds	r7, #8
 8001e22:	46bd      	mov	sp, r7
 8001e24:	bd80      	pop	{r7, pc}
 8001e26:	bf00      	nop
 8001e28:	40010000 	.word	0x40010000

08001e2c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001e2c:	b480      	push	{r7}
 8001e2e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001e30:	b672      	cpsid	i
}
 8001e32:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001e34:	e7fe      	b.n	8001e34 <Error_Handler+0x8>
	...

08001e38 <Task_Drop_detection>:
	 * @param Drop_flag Drapeau qui permet d'indiquer que le Cansat a été largué
	 * @retval None
	 */

void Task_Drop_detection(void * pvParameters)
{
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	b088      	sub	sp, #32
 8001e3c:	af02      	add	r7, sp, #8
 8001e3e:	6078      	str	r0, [r7, #4]
	uint16_t gpio_value = 0;
 8001e40:	2300      	movs	r3, #0
 8001e42:	82fb      	strh	r3, [r7, #22]
	TickType_t xLastWakeTime;
	const TickType_t xFrequency = 500;
 8001e44:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001e48:	613b      	str	r3, [r7, #16]

	// Initialise the xLastWakeTime variable with the current time.
	xLastWakeTime = xTaskGetTickCount();
 8001e4a:	f007 ff5d 	bl	8009d08 <xTaskGetTickCount>
 8001e4e:	4603      	mov	r3, r0
 8001e50:	60fb      	str	r3, [r7, #12]

	for(;;)
	{

		vTaskDelayUntil( &xLastWakeTime, xFrequency );
 8001e52:	f107 030c 	add.w	r3, r7, #12
 8001e56:	6939      	ldr	r1, [r7, #16]
 8001e58:	4618      	mov	r0, r3
 8001e5a:	f007 fd8f 	bl	800997c <vTaskDelayUntil>

		gpio_value = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_10);  // prend la valeur 1 lorsque pas d'obstacles
 8001e5e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001e62:	4811      	ldr	r0, [pc, #68]	; (8001ea8 <Task_Drop_detection+0x70>)
 8001e64:	f001 f8a4 	bl	8002fb0 <HAL_GPIO_ReadPin>
 8001e68:	4603      	mov	r3, r0
 8001e6a:	82fb      	strh	r3, [r7, #22]
															// prend la valeur 0 lorsque detection d'un obstacle
		printf("valeur du capteur IR : %d \r\n", gpio_value);
 8001e6c:	8afb      	ldrh	r3, [r7, #22]
 8001e6e:	4619      	mov	r1, r3
 8001e70:	480e      	ldr	r0, [pc, #56]	; (8001eac <Task_Drop_detection+0x74>)
 8001e72:	f009 fe5b 	bl	800bb2c <iprintf>

		if(gpio_value == 1)
 8001e76:	8afb      	ldrh	r3, [r7, #22]
 8001e78:	2b01      	cmp	r3, #1
 8001e7a:	d1ea      	bne.n	8001e52 <Task_Drop_detection+0x1a>
		{
			Drop_flag = 1;
 8001e7c:	4b0c      	ldr	r3, [pc, #48]	; (8001eb0 <Task_Drop_detection+0x78>)
 8001e7e:	2201      	movs	r2, #1
 8001e80:	601a      	str	r2, [r3, #0]
			printf("largage effectue \r\n");
 8001e82:	480c      	ldr	r0, [pc, #48]	; (8001eb4 <Task_Drop_detection+0x7c>)
 8001e84:	f009 fed8 	bl	800bc38 <puts>
			xTaskCreate(Task_lancement_Cansat, "Lancement du Cansat", 500, NULL, osPriorityHigh, &pxLancement_Cansat);
 8001e88:	4b0b      	ldr	r3, [pc, #44]	; (8001eb8 <Task_Drop_detection+0x80>)
 8001e8a:	9301      	str	r3, [sp, #4]
 8001e8c:	2302      	movs	r3, #2
 8001e8e:	9300      	str	r3, [sp, #0]
 8001e90:	2300      	movs	r3, #0
 8001e92:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001e96:	4909      	ldr	r1, [pc, #36]	; (8001ebc <Task_Drop_detection+0x84>)
 8001e98:	4809      	ldr	r0, [pc, #36]	; (8001ec0 <Task_Drop_detection+0x88>)
 8001e9a:	f007 fb91 	bl	80095c0 <xTaskCreate>
			vTaskDelete(NULL);
 8001e9e:	2000      	movs	r0, #0
 8001ea0:	f007 fcdc 	bl	800985c <vTaskDelete>
		vTaskDelayUntil( &xLastWakeTime, xFrequency );
 8001ea4:	e7d5      	b.n	8001e52 <Task_Drop_detection+0x1a>
 8001ea6:	bf00      	nop
 8001ea8:	40020000 	.word	0x40020000
 8001eac:	0800e4cc 	.word	0x0800e4cc
 8001eb0:	200005f0 	.word	0x200005f0
 8001eb4:	0800e4ec 	.word	0x0800e4ec
 8001eb8:	2000020c 	.word	0x2000020c
 8001ebc:	0800e500 	.word	0x0800e500
 8001ec0:	08000fbd 	.word	0x08000fbd

08001ec4 <servoSetPositionLeft>:
 	 * @brief Positionnement du servo gauche
 	 * @Note Cette fonction permet de placer le servo comme on le souhaite avec 4 positions différentes
	 * @param int position : 0,1,2 ou 3
	 * @retval None
	 */
void servoSetPositionLeft (int position){
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	b082      	sub	sp, #8
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	6078      	str	r0, [r7, #4]
	if (position == 0){
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d104      	bne.n	8001edc <servoSetPositionLeft+0x18>
		TIM2->CCR1 = POSITION_0_LEFT;
 8001ed2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001ed6:	2250      	movs	r2, #80	; 0x50
 8001ed8:	635a      	str	r2, [r3, #52]	; 0x34
			TIM2->CCR1 = POSITION_3_LEFT;
	}
	else {
		printf("Vous ne devez mettre en entree que 0,1,2 ou 3 \r\n");
	}
}
 8001eda:	e01a      	b.n	8001f12 <servoSetPositionLeft+0x4e>
	else if (position == 1){
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	2b01      	cmp	r3, #1
 8001ee0:	d104      	bne.n	8001eec <servoSetPositionLeft+0x28>
			TIM2->CCR1 = POSITION_1_LEFT;
 8001ee2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001ee6:	226e      	movs	r2, #110	; 0x6e
 8001ee8:	635a      	str	r2, [r3, #52]	; 0x34
}
 8001eea:	e012      	b.n	8001f12 <servoSetPositionLeft+0x4e>
	else if (position == 2){
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	2b02      	cmp	r3, #2
 8001ef0:	d104      	bne.n	8001efc <servoSetPositionLeft+0x38>
			TIM2->CCR1 = POSITION_2_LEFT;
 8001ef2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001ef6:	22aa      	movs	r2, #170	; 0xaa
 8001ef8:	635a      	str	r2, [r3, #52]	; 0x34
}
 8001efa:	e00a      	b.n	8001f12 <servoSetPositionLeft+0x4e>
	else if (position == 3){
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	2b03      	cmp	r3, #3
 8001f00:	d104      	bne.n	8001f0c <servoSetPositionLeft+0x48>
			TIM2->CCR1 = POSITION_3_LEFT;
 8001f02:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001f06:	22fa      	movs	r2, #250	; 0xfa
 8001f08:	635a      	str	r2, [r3, #52]	; 0x34
}
 8001f0a:	e002      	b.n	8001f12 <servoSetPositionLeft+0x4e>
		printf("Vous ne devez mettre en entree que 0,1,2 ou 3 \r\n");
 8001f0c:	4803      	ldr	r0, [pc, #12]	; (8001f1c <servoSetPositionLeft+0x58>)
 8001f0e:	f009 fe93 	bl	800bc38 <puts>
}
 8001f12:	bf00      	nop
 8001f14:	3708      	adds	r7, #8
 8001f16:	46bd      	mov	sp, r7
 8001f18:	bd80      	pop	{r7, pc}
 8001f1a:	bf00      	nop
 8001f1c:	0800e514 	.word	0x0800e514

08001f20 <servoSetPositionRight>:
 	 * @brief Positionnement du servo droit
 	 * @Note Cette fonction permet de placer le servo comme on le souhaite avec 4 positions différentes
	 * @param int position : 0,1,2 ou 3
	 * @retval None
	 */
void servoSetPositionRight (int position){
 8001f20:	b580      	push	{r7, lr}
 8001f22:	b082      	sub	sp, #8
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	6078      	str	r0, [r7, #4]
	if (position == 0){
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d104      	bne.n	8001f38 <servoSetPositionRight+0x18>
		TIM2->CCR2 = POSITION_0_RIGHT;
 8001f2e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001f32:	22dc      	movs	r2, #220	; 0xdc
 8001f34:	639a      	str	r2, [r3, #56]	; 0x38
			TIM2->CCR2 = POSITION_3_RIGHT;
	}
	else {
		printf("Vous ne devez mettre en entree 0,1,2 ou 3 \r\n");
	}
}
 8001f36:	e01a      	b.n	8001f6e <servoSetPositionRight+0x4e>
	else if (position == 1){
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	2b01      	cmp	r3, #1
 8001f3c:	d104      	bne.n	8001f48 <servoSetPositionRight+0x28>
			TIM2->CCR2 = POSITION_1_RIGHT;
 8001f3e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001f42:	22be      	movs	r2, #190	; 0xbe
 8001f44:	639a      	str	r2, [r3, #56]	; 0x38
}
 8001f46:	e012      	b.n	8001f6e <servoSetPositionRight+0x4e>
	else if (position == 2){
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	2b02      	cmp	r3, #2
 8001f4c:	d104      	bne.n	8001f58 <servoSetPositionRight+0x38>
			TIM2->CCR2 = POSITION_2_RIGHT;
 8001f4e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001f52:	2282      	movs	r2, #130	; 0x82
 8001f54:	639a      	str	r2, [r3, #56]	; 0x38
}
 8001f56:	e00a      	b.n	8001f6e <servoSetPositionRight+0x4e>
	else if (position == 3){
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	2b03      	cmp	r3, #3
 8001f5c:	d104      	bne.n	8001f68 <servoSetPositionRight+0x48>
			TIM2->CCR2 = POSITION_3_RIGHT;
 8001f5e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001f62:	223c      	movs	r2, #60	; 0x3c
 8001f64:	639a      	str	r2, [r3, #56]	; 0x38
}
 8001f66:	e002      	b.n	8001f6e <servoSetPositionRight+0x4e>
		printf("Vous ne devez mettre en entree 0,1,2 ou 3 \r\n");
 8001f68:	4803      	ldr	r0, [pc, #12]	; (8001f78 <servoSetPositionRight+0x58>)
 8001f6a:	f009 fe65 	bl	800bc38 <puts>
}
 8001f6e:	bf00      	nop
 8001f70:	3708      	adds	r7, #8
 8001f72:	46bd      	mov	sp, r7
 8001f74:	bd80      	pop	{r7, pc}
 8001f76:	bf00      	nop
 8001f78:	0800e544 	.word	0x0800e544

08001f7c <choice_direction_intensity>:
 	 * @Note Cette fonction permet de choisir la direction dans laquelle le cansat doit aller ainsi que son intensité grâce à une différence d'angle
	 * @param int delta_teta : difference d'angle comprise entre 0 et 360 degrés
	 * @retval None
	 */

void choice_direction_intensity(unsigned int delta_teta){
 8001f7c:	b580      	push	{r7, lr}
 8001f7e:	b082      	sub	sp, #8
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	6078      	str	r0, [r7, #4]
	if ((delta_teta<epsilon) || (delta_teta>360-epsilon)){
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	2b04      	cmp	r3, #4
 8001f88:	d903      	bls.n	8001f92 <choice_direction_intensity+0x16>
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	f5b3 7fb2 	cmp.w	r3, #356	; 0x164
 8001f90:	d306      	bcc.n	8001fa0 <choice_direction_intensity+0x24>
		servoSetPositionLeft(0);
 8001f92:	2000      	movs	r0, #0
 8001f94:	f7ff ff96 	bl	8001ec4 <servoSetPositionLeft>
		servoSetPositionRight(0);
 8001f98:	2000      	movs	r0, #0
 8001f9a:	f7ff ffc1 	bl	8001f20 <servoSetPositionRight>
	}
	else {
		printf("cas non traité \r\n");
	}

}
 8001f9e:	e040      	b.n	8002022 <choice_direction_intensity+0xa6>
	else if (delta_teta<teta_low){
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	2b1d      	cmp	r3, #29
 8001fa4:	d806      	bhi.n	8001fb4 <choice_direction_intensity+0x38>
		servoSetPositionLeft(0);
 8001fa6:	2000      	movs	r0, #0
 8001fa8:	f7ff ff8c 	bl	8001ec4 <servoSetPositionLeft>
		servoSetPositionRight(1);
 8001fac:	2001      	movs	r0, #1
 8001fae:	f7ff ffb7 	bl	8001f20 <servoSetPositionRight>
}
 8001fb2:	e036      	b.n	8002022 <choice_direction_intensity+0xa6>
	else if (delta_teta>360-teta_low){
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	f5b3 7fa5 	cmp.w	r3, #330	; 0x14a
 8001fba:	d906      	bls.n	8001fca <choice_direction_intensity+0x4e>
		servoSetPositionLeft(1);
 8001fbc:	2001      	movs	r0, #1
 8001fbe:	f7ff ff81 	bl	8001ec4 <servoSetPositionLeft>
		servoSetPositionRight(0);
 8001fc2:	2000      	movs	r0, #0
 8001fc4:	f7ff ffac 	bl	8001f20 <servoSetPositionRight>
}
 8001fc8:	e02b      	b.n	8002022 <choice_direction_intensity+0xa6>
	else if (delta_teta<teta_high){
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	2b63      	cmp	r3, #99	; 0x63
 8001fce:	d806      	bhi.n	8001fde <choice_direction_intensity+0x62>
		servoSetPositionLeft(0);
 8001fd0:	2000      	movs	r0, #0
 8001fd2:	f7ff ff77 	bl	8001ec4 <servoSetPositionLeft>
		servoSetPositionRight(2);
 8001fd6:	2002      	movs	r0, #2
 8001fd8:	f7ff ffa2 	bl	8001f20 <servoSetPositionRight>
}
 8001fdc:	e021      	b.n	8002022 <choice_direction_intensity+0xa6>
	else if (delta_teta>360-teta_high){
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8001fe4:	d906      	bls.n	8001ff4 <choice_direction_intensity+0x78>
		servoSetPositionLeft(2);
 8001fe6:	2002      	movs	r0, #2
 8001fe8:	f7ff ff6c 	bl	8001ec4 <servoSetPositionLeft>
		servoSetPositionRight(0);
 8001fec:	2000      	movs	r0, #0
 8001fee:	f7ff ff97 	bl	8001f20 <servoSetPositionRight>
}
 8001ff2:	e016      	b.n	8002022 <choice_direction_intensity+0xa6>
	else if (delta_teta<=180){
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	2bb4      	cmp	r3, #180	; 0xb4
 8001ff8:	d806      	bhi.n	8002008 <choice_direction_intensity+0x8c>
		servoSetPositionLeft(0);
 8001ffa:	2000      	movs	r0, #0
 8001ffc:	f7ff ff62 	bl	8001ec4 <servoSetPositionLeft>
		servoSetPositionRight(3);
 8002000:	2003      	movs	r0, #3
 8002002:	f7ff ff8d 	bl	8001f20 <servoSetPositionRight>
}
 8002006:	e00c      	b.n	8002022 <choice_direction_intensity+0xa6>
	else if (delta_teta>180){
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	2bb4      	cmp	r3, #180	; 0xb4
 800200c:	d906      	bls.n	800201c <choice_direction_intensity+0xa0>
		servoSetPositionLeft(3);
 800200e:	2003      	movs	r0, #3
 8002010:	f7ff ff58 	bl	8001ec4 <servoSetPositionLeft>
		servoSetPositionRight(0);
 8002014:	2000      	movs	r0, #0
 8002016:	f7ff ff83 	bl	8001f20 <servoSetPositionRight>
}
 800201a:	e002      	b.n	8002022 <choice_direction_intensity+0xa6>
		printf("cas non traité \r\n");
 800201c:	4803      	ldr	r0, [pc, #12]	; (800202c <choice_direction_intensity+0xb0>)
 800201e:	f009 fe0b 	bl	800bc38 <puts>
}
 8002022:	bf00      	nop
 8002024:	3708      	adds	r7, #8
 8002026:	46bd      	mov	sp, r7
 8002028:	bd80      	pop	{r7, pc}
 800202a:	bf00      	nop
 800202c:	0800e570 	.word	0x0800e570

08002030 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002030:	b580      	push	{r7, lr}
 8002032:	b082      	sub	sp, #8
 8002034:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002036:	2300      	movs	r3, #0
 8002038:	607b      	str	r3, [r7, #4]
 800203a:	4b12      	ldr	r3, [pc, #72]	; (8002084 <HAL_MspInit+0x54>)
 800203c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800203e:	4a11      	ldr	r2, [pc, #68]	; (8002084 <HAL_MspInit+0x54>)
 8002040:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002044:	6453      	str	r3, [r2, #68]	; 0x44
 8002046:	4b0f      	ldr	r3, [pc, #60]	; (8002084 <HAL_MspInit+0x54>)
 8002048:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800204a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800204e:	607b      	str	r3, [r7, #4]
 8002050:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002052:	2300      	movs	r3, #0
 8002054:	603b      	str	r3, [r7, #0]
 8002056:	4b0b      	ldr	r3, [pc, #44]	; (8002084 <HAL_MspInit+0x54>)
 8002058:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800205a:	4a0a      	ldr	r2, [pc, #40]	; (8002084 <HAL_MspInit+0x54>)
 800205c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002060:	6413      	str	r3, [r2, #64]	; 0x40
 8002062:	4b08      	ldr	r3, [pc, #32]	; (8002084 <HAL_MspInit+0x54>)
 8002064:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002066:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800206a:	603b      	str	r3, [r7, #0]
 800206c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800206e:	2200      	movs	r2, #0
 8002070:	210f      	movs	r1, #15
 8002072:	f06f 0001 	mvn.w	r0, #1
 8002076:	f000 fd4d 	bl	8002b14 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800207a:	bf00      	nop
 800207c:	3708      	adds	r7, #8
 800207e:	46bd      	mov	sp, r7
 8002080:	bd80      	pop	{r7, pc}
 8002082:	bf00      	nop
 8002084:	40023800 	.word	0x40023800

08002088 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002088:	b580      	push	{r7, lr}
 800208a:	b08c      	sub	sp, #48	; 0x30
 800208c:	af00      	add	r7, sp, #0
 800208e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8002090:	2300      	movs	r3, #0
 8002092:	62bb      	str	r3, [r7, #40]	; 0x28

  uint32_t              uwPrescalerValue = 0U;
 8002094:	2300      	movs	r3, #0
 8002096:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8002098:	2300      	movs	r3, #0
 800209a:	60bb      	str	r3, [r7, #8]
 800209c:	4b2e      	ldr	r3, [pc, #184]	; (8002158 <HAL_InitTick+0xd0>)
 800209e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020a0:	4a2d      	ldr	r2, [pc, #180]	; (8002158 <HAL_InitTick+0xd0>)
 80020a2:	f043 0301 	orr.w	r3, r3, #1
 80020a6:	6453      	str	r3, [r2, #68]	; 0x44
 80020a8:	4b2b      	ldr	r3, [pc, #172]	; (8002158 <HAL_InitTick+0xd0>)
 80020aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020ac:	f003 0301 	and.w	r3, r3, #1
 80020b0:	60bb      	str	r3, [r7, #8]
 80020b2:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80020b4:	f107 020c 	add.w	r2, r7, #12
 80020b8:	f107 0310 	add.w	r3, r7, #16
 80020bc:	4611      	mov	r1, r2
 80020be:	4618      	mov	r0, r3
 80020c0:	f004 fea0 	bl	8006e04 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 80020c4:	f004 fe8a 	bl	8006ddc <HAL_RCC_GetPCLK2Freq>
 80020c8:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80020ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80020cc:	4a23      	ldr	r2, [pc, #140]	; (800215c <HAL_InitTick+0xd4>)
 80020ce:	fba2 2303 	umull	r2, r3, r2, r3
 80020d2:	0c9b      	lsrs	r3, r3, #18
 80020d4:	3b01      	subs	r3, #1
 80020d6:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80020d8:	4b21      	ldr	r3, [pc, #132]	; (8002160 <HAL_InitTick+0xd8>)
 80020da:	4a22      	ldr	r2, [pc, #136]	; (8002164 <HAL_InitTick+0xdc>)
 80020dc:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 80020de:	4b20      	ldr	r3, [pc, #128]	; (8002160 <HAL_InitTick+0xd8>)
 80020e0:	f240 32e7 	movw	r2, #999	; 0x3e7
 80020e4:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 80020e6:	4a1e      	ldr	r2, [pc, #120]	; (8002160 <HAL_InitTick+0xd8>)
 80020e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020ea:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 80020ec:	4b1c      	ldr	r3, [pc, #112]	; (8002160 <HAL_InitTick+0xd8>)
 80020ee:	2200      	movs	r2, #0
 80020f0:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80020f2:	4b1b      	ldr	r3, [pc, #108]	; (8002160 <HAL_InitTick+0xd8>)
 80020f4:	2200      	movs	r2, #0
 80020f6:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80020f8:	4b19      	ldr	r3, [pc, #100]	; (8002160 <HAL_InitTick+0xd8>)
 80020fa:	2200      	movs	r2, #0
 80020fc:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 80020fe:	4818      	ldr	r0, [pc, #96]	; (8002160 <HAL_InitTick+0xd8>)
 8002100:	f004 feb2 	bl	8006e68 <HAL_TIM_Base_Init>
 8002104:	4603      	mov	r3, r0
 8002106:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 800210a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800210e:	2b00      	cmp	r3, #0
 8002110:	d11b      	bne.n	800214a <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8002112:	4813      	ldr	r0, [pc, #76]	; (8002160 <HAL_InitTick+0xd8>)
 8002114:	f004 ff02 	bl	8006f1c <HAL_TIM_Base_Start_IT>
 8002118:	4603      	mov	r3, r0
 800211a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 800211e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002122:	2b00      	cmp	r3, #0
 8002124:	d111      	bne.n	800214a <HAL_InitTick+0xc2>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8002126:	2019      	movs	r0, #25
 8002128:	f000 fd10 	bl	8002b4c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	2b0f      	cmp	r3, #15
 8002130:	d808      	bhi.n	8002144 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8002132:	2200      	movs	r2, #0
 8002134:	6879      	ldr	r1, [r7, #4]
 8002136:	2019      	movs	r0, #25
 8002138:	f000 fcec 	bl	8002b14 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800213c:	4a0a      	ldr	r2, [pc, #40]	; (8002168 <HAL_InitTick+0xe0>)
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	6013      	str	r3, [r2, #0]
 8002142:	e002      	b.n	800214a <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8002144:	2301      	movs	r3, #1
 8002146:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 800214a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800214e:	4618      	mov	r0, r3
 8002150:	3730      	adds	r7, #48	; 0x30
 8002152:	46bd      	mov	sp, r7
 8002154:	bd80      	pop	{r7, pc}
 8002156:	bf00      	nop
 8002158:	40023800 	.word	0x40023800
 800215c:	431bde83 	.word	0x431bde83
 8002160:	20000658 	.word	0x20000658
 8002164:	40010000 	.word	0x40010000
 8002168:	20000008 	.word	0x20000008

0800216c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800216c:	b480      	push	{r7}
 800216e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002170:	e7fe      	b.n	8002170 <NMI_Handler+0x4>

08002172 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002172:	b480      	push	{r7}
 8002174:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002176:	e7fe      	b.n	8002176 <HardFault_Handler+0x4>

08002178 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002178:	b480      	push	{r7}
 800217a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800217c:	e7fe      	b.n	800217c <MemManage_Handler+0x4>

0800217e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800217e:	b480      	push	{r7}
 8002180:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002182:	e7fe      	b.n	8002182 <BusFault_Handler+0x4>

08002184 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002184:	b480      	push	{r7}
 8002186:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002188:	e7fe      	b.n	8002188 <UsageFault_Handler+0x4>

0800218a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800218a:	b480      	push	{r7}
 800218c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800218e:	bf00      	nop
 8002190:	46bd      	mov	sp, r7
 8002192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002196:	4770      	bx	lr

08002198 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8002198:	b580      	push	{r7, lr}
 800219a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800219c:	4802      	ldr	r0, [pc, #8]	; (80021a8 <TIM1_UP_TIM10_IRQHandler+0x10>)
 800219e:	f005 f81f 	bl	80071e0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80021a2:	bf00      	nop
 80021a4:	bd80      	pop	{r7, pc}
 80021a6:	bf00      	nop
 80021a8:	20000658 	.word	0x20000658

080021ac <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 80021ac:	b580      	push	{r7, lr}
 80021ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 80021b0:	4802      	ldr	r0, [pc, #8]	; (80021bc <I2C1_EV_IRQHandler+0x10>)
 80021b2:	f002 f809 	bl	80041c8 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 80021b6:	bf00      	nop
 80021b8:	bd80      	pop	{r7, pc}
 80021ba:	bf00      	nop
 80021bc:	200004d4 	.word	0x200004d4

080021c0 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 80021c0:	b580      	push	{r7, lr}
 80021c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 80021c4:	4802      	ldr	r0, [pc, #8]	; (80021d0 <I2C1_ER_IRQHandler+0x10>)
 80021c6:	f002 f970 	bl	80044aa <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 80021ca:	bf00      	nop
 80021cc:	bd80      	pop	{r7, pc}
 80021ce:	bf00      	nop
 80021d0:	200004d4 	.word	0x200004d4

080021d4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80021d4:	b580      	push	{r7, lr}
 80021d6:	af00      	add	r7, sp, #0
	BaseType_t higher_priority_task_woken = pdFALSE;
	vTaskNotifyGiveFromISR(pxGPS_Handler,&higher_priority_task_woken);
*/
	//HAL_UART_Receive_DMA(&huart1, (uint8_t*)&uart_gps_rx, 1);

	it_rx_gps = 1;
 80021d8:	4b07      	ldr	r3, [pc, #28]	; (80021f8 <USART1_IRQHandler+0x24>)
 80021da:	2201      	movs	r2, #1
 80021dc:	601a      	str	r2, [r3, #0]
	xStreamBufferSendFromISR( xGPS_StreamBuffer, &uart_gps_rx, 80, NULL);
 80021de:	4b07      	ldr	r3, [pc, #28]	; (80021fc <USART1_IRQHandler+0x28>)
 80021e0:	6818      	ldr	r0, [r3, #0]
 80021e2:	2300      	movs	r3, #0
 80021e4:	2250      	movs	r2, #80	; 0x50
 80021e6:	4906      	ldr	r1, [pc, #24]	; (8002200 <USART1_IRQHandler+0x2c>)
 80021e8:	f006 fed9 	bl	8008f9e <xStreamBufferSendFromISR>

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80021ec:	4805      	ldr	r0, [pc, #20]	; (8002204 <USART1_IRQHandler+0x30>)
 80021ee:	f005 fdad 	bl	8007d4c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  //portYIELD_FROM_ISR(higher_priority_task_woken);

  /* USER CODE END USART1_IRQn 1 */
}
 80021f2:	bf00      	nop
 80021f4:	bd80      	pop	{r7, pc}
 80021f6:	bf00      	nop
 80021f8:	200006a0 	.word	0x200006a0
 80021fc:	20000204 	.word	0x20000204
 8002200:	200005f4 	.word	0x200005f4
 8002204:	20000738 	.word	0x20000738

08002208 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002208:	b580      	push	{r7, lr}
 800220a:	b082      	sub	sp, #8
 800220c:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 800220e:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8002212:	f000 feff 	bl	8003014 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  xTaskCreate(Task_Drop_detection, "Drop detection task", 500, NULL, osPriorityAboveNormal, &pxDrop_detection);
 8002216:	4b07      	ldr	r3, [pc, #28]	; (8002234 <EXTI15_10_IRQHandler+0x2c>)
 8002218:	9301      	str	r3, [sp, #4]
 800221a:	2301      	movs	r3, #1
 800221c:	9300      	str	r3, [sp, #0]
 800221e:	2300      	movs	r3, #0
 8002220:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8002224:	4904      	ldr	r1, [pc, #16]	; (8002238 <EXTI15_10_IRQHandler+0x30>)
 8002226:	4805      	ldr	r0, [pc, #20]	; (800223c <EXTI15_10_IRQHandler+0x34>)
 8002228:	f007 f9ca 	bl	80095c0 <xTaskCreate>

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800222c:	bf00      	nop
 800222e:	46bd      	mov	sp, r7
 8002230:	bd80      	pop	{r7, pc}
 8002232:	bf00      	nop
 8002234:	20000208 	.word	0x20000208
 8002238:	0800e584 	.word	0x0800e584
 800223c:	08001e39 	.word	0x08001e39

08002240 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002240:	b480      	push	{r7}
 8002242:	af00      	add	r7, sp, #0
	return 1;
 8002244:	2301      	movs	r3, #1
}
 8002246:	4618      	mov	r0, r3
 8002248:	46bd      	mov	sp, r7
 800224a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800224e:	4770      	bx	lr

08002250 <_kill>:

int _kill(int pid, int sig)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	b082      	sub	sp, #8
 8002254:	af00      	add	r7, sp, #0
 8002256:	6078      	str	r0, [r7, #4]
 8002258:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800225a:	f008 fe2f 	bl	800aebc <__errno>
 800225e:	4603      	mov	r3, r0
 8002260:	2216      	movs	r2, #22
 8002262:	601a      	str	r2, [r3, #0]
	return -1;
 8002264:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8002268:	4618      	mov	r0, r3
 800226a:	3708      	adds	r7, #8
 800226c:	46bd      	mov	sp, r7
 800226e:	bd80      	pop	{r7, pc}

08002270 <_exit>:

void _exit (int status)
{
 8002270:	b580      	push	{r7, lr}
 8002272:	b082      	sub	sp, #8
 8002274:	af00      	add	r7, sp, #0
 8002276:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002278:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800227c:	6878      	ldr	r0, [r7, #4]
 800227e:	f7ff ffe7 	bl	8002250 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002282:	e7fe      	b.n	8002282 <_exit+0x12>

08002284 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002284:	b580      	push	{r7, lr}
 8002286:	b086      	sub	sp, #24
 8002288:	af00      	add	r7, sp, #0
 800228a:	60f8      	str	r0, [r7, #12]
 800228c:	60b9      	str	r1, [r7, #8]
 800228e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002290:	2300      	movs	r3, #0
 8002292:	617b      	str	r3, [r7, #20]
 8002294:	e00a      	b.n	80022ac <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002296:	f3af 8000 	nop.w
 800229a:	4601      	mov	r1, r0
 800229c:	68bb      	ldr	r3, [r7, #8]
 800229e:	1c5a      	adds	r2, r3, #1
 80022a0:	60ba      	str	r2, [r7, #8]
 80022a2:	b2ca      	uxtb	r2, r1
 80022a4:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022a6:	697b      	ldr	r3, [r7, #20]
 80022a8:	3301      	adds	r3, #1
 80022aa:	617b      	str	r3, [r7, #20]
 80022ac:	697a      	ldr	r2, [r7, #20]
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	429a      	cmp	r2, r3
 80022b2:	dbf0      	blt.n	8002296 <_read+0x12>
	}

return len;
 80022b4:	687b      	ldr	r3, [r7, #4]
}
 80022b6:	4618      	mov	r0, r3
 80022b8:	3718      	adds	r7, #24
 80022ba:	46bd      	mov	sp, r7
 80022bc:	bd80      	pop	{r7, pc}

080022be <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80022be:	b580      	push	{r7, lr}
 80022c0:	b086      	sub	sp, #24
 80022c2:	af00      	add	r7, sp, #0
 80022c4:	60f8      	str	r0, [r7, #12]
 80022c6:	60b9      	str	r1, [r7, #8]
 80022c8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022ca:	2300      	movs	r3, #0
 80022cc:	617b      	str	r3, [r7, #20]
 80022ce:	e009      	b.n	80022e4 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80022d0:	68bb      	ldr	r3, [r7, #8]
 80022d2:	1c5a      	adds	r2, r3, #1
 80022d4:	60ba      	str	r2, [r7, #8]
 80022d6:	781b      	ldrb	r3, [r3, #0]
 80022d8:	4618      	mov	r0, r3
 80022da:	f7ff fbdf 	bl	8001a9c <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022de:	697b      	ldr	r3, [r7, #20]
 80022e0:	3301      	adds	r3, #1
 80022e2:	617b      	str	r3, [r7, #20]
 80022e4:	697a      	ldr	r2, [r7, #20]
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	429a      	cmp	r2, r3
 80022ea:	dbf1      	blt.n	80022d0 <_write+0x12>
	}
	return len;
 80022ec:	687b      	ldr	r3, [r7, #4]
}
 80022ee:	4618      	mov	r0, r3
 80022f0:	3718      	adds	r7, #24
 80022f2:	46bd      	mov	sp, r7
 80022f4:	bd80      	pop	{r7, pc}

080022f6 <_close>:

int _close(int file)
{
 80022f6:	b480      	push	{r7}
 80022f8:	b083      	sub	sp, #12
 80022fa:	af00      	add	r7, sp, #0
 80022fc:	6078      	str	r0, [r7, #4]
	return -1;
 80022fe:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8002302:	4618      	mov	r0, r3
 8002304:	370c      	adds	r7, #12
 8002306:	46bd      	mov	sp, r7
 8002308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800230c:	4770      	bx	lr

0800230e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800230e:	b480      	push	{r7}
 8002310:	b083      	sub	sp, #12
 8002312:	af00      	add	r7, sp, #0
 8002314:	6078      	str	r0, [r7, #4]
 8002316:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002318:	683b      	ldr	r3, [r7, #0]
 800231a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800231e:	605a      	str	r2, [r3, #4]
	return 0;
 8002320:	2300      	movs	r3, #0
}
 8002322:	4618      	mov	r0, r3
 8002324:	370c      	adds	r7, #12
 8002326:	46bd      	mov	sp, r7
 8002328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800232c:	4770      	bx	lr

0800232e <_isatty>:

int _isatty(int file)
{
 800232e:	b480      	push	{r7}
 8002330:	b083      	sub	sp, #12
 8002332:	af00      	add	r7, sp, #0
 8002334:	6078      	str	r0, [r7, #4]
	return 1;
 8002336:	2301      	movs	r3, #1
}
 8002338:	4618      	mov	r0, r3
 800233a:	370c      	adds	r7, #12
 800233c:	46bd      	mov	sp, r7
 800233e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002342:	4770      	bx	lr

08002344 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002344:	b480      	push	{r7}
 8002346:	b085      	sub	sp, #20
 8002348:	af00      	add	r7, sp, #0
 800234a:	60f8      	str	r0, [r7, #12]
 800234c:	60b9      	str	r1, [r7, #8]
 800234e:	607a      	str	r2, [r7, #4]
	return 0;
 8002350:	2300      	movs	r3, #0
}
 8002352:	4618      	mov	r0, r3
 8002354:	3714      	adds	r7, #20
 8002356:	46bd      	mov	sp, r7
 8002358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800235c:	4770      	bx	lr
	...

08002360 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002360:	b580      	push	{r7, lr}
 8002362:	b086      	sub	sp, #24
 8002364:	af00      	add	r7, sp, #0
 8002366:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002368:	4a14      	ldr	r2, [pc, #80]	; (80023bc <_sbrk+0x5c>)
 800236a:	4b15      	ldr	r3, [pc, #84]	; (80023c0 <_sbrk+0x60>)
 800236c:	1ad3      	subs	r3, r2, r3
 800236e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002370:	697b      	ldr	r3, [r7, #20]
 8002372:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002374:	4b13      	ldr	r3, [pc, #76]	; (80023c4 <_sbrk+0x64>)
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	2b00      	cmp	r3, #0
 800237a:	d102      	bne.n	8002382 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800237c:	4b11      	ldr	r3, [pc, #68]	; (80023c4 <_sbrk+0x64>)
 800237e:	4a12      	ldr	r2, [pc, #72]	; (80023c8 <_sbrk+0x68>)
 8002380:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002382:	4b10      	ldr	r3, [pc, #64]	; (80023c4 <_sbrk+0x64>)
 8002384:	681a      	ldr	r2, [r3, #0]
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	4413      	add	r3, r2
 800238a:	693a      	ldr	r2, [r7, #16]
 800238c:	429a      	cmp	r2, r3
 800238e:	d207      	bcs.n	80023a0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002390:	f008 fd94 	bl	800aebc <__errno>
 8002394:	4603      	mov	r3, r0
 8002396:	220c      	movs	r2, #12
 8002398:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800239a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800239e:	e009      	b.n	80023b4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80023a0:	4b08      	ldr	r3, [pc, #32]	; (80023c4 <_sbrk+0x64>)
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80023a6:	4b07      	ldr	r3, [pc, #28]	; (80023c4 <_sbrk+0x64>)
 80023a8:	681a      	ldr	r2, [r3, #0]
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	4413      	add	r3, r2
 80023ae:	4a05      	ldr	r2, [pc, #20]	; (80023c4 <_sbrk+0x64>)
 80023b0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80023b2:	68fb      	ldr	r3, [r7, #12]
}
 80023b4:	4618      	mov	r0, r3
 80023b6:	3718      	adds	r7, #24
 80023b8:	46bd      	mov	sp, r7
 80023ba:	bd80      	pop	{r7, pc}
 80023bc:	20020000 	.word	0x20020000
 80023c0:	00000400 	.word	0x00000400
 80023c4:	200006a4 	.word	0x200006a4
 80023c8:	20004528 	.word	0x20004528

080023cc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80023cc:	b480      	push	{r7}
 80023ce:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80023d0:	4b06      	ldr	r3, [pc, #24]	; (80023ec <SystemInit+0x20>)
 80023d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80023d6:	4a05      	ldr	r2, [pc, #20]	; (80023ec <SystemInit+0x20>)
 80023d8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80023dc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80023e0:	bf00      	nop
 80023e2:	46bd      	mov	sp, r7
 80023e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e8:	4770      	bx	lr
 80023ea:	bf00      	nop
 80023ec:	e000ed00 	.word	0xe000ed00

080023f0 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80023f0:	b580      	push	{r7, lr}
 80023f2:	b08a      	sub	sp, #40	; 0x28
 80023f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80023f6:	f107 0320 	add.w	r3, r7, #32
 80023fa:	2200      	movs	r2, #0
 80023fc:	601a      	str	r2, [r3, #0]
 80023fe:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002400:	1d3b      	adds	r3, r7, #4
 8002402:	2200      	movs	r2, #0
 8002404:	601a      	str	r2, [r3, #0]
 8002406:	605a      	str	r2, [r3, #4]
 8002408:	609a      	str	r2, [r3, #8]
 800240a:	60da      	str	r2, [r3, #12]
 800240c:	611a      	str	r2, [r3, #16]
 800240e:	615a      	str	r2, [r3, #20]
 8002410:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002412:	4b28      	ldr	r3, [pc, #160]	; (80024b4 <MX_TIM2_Init+0xc4>)
 8002414:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002418:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 83;
 800241a:	4b26      	ldr	r3, [pc, #152]	; (80024b4 <MX_TIM2_Init+0xc4>)
 800241c:	2253      	movs	r2, #83	; 0x53
 800241e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002420:	4b24      	ldr	r3, [pc, #144]	; (80024b4 <MX_TIM2_Init+0xc4>)
 8002422:	2200      	movs	r2, #0
 8002424:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 19999;
 8002426:	4b23      	ldr	r3, [pc, #140]	; (80024b4 <MX_TIM2_Init+0xc4>)
 8002428:	f644 621f 	movw	r2, #19999	; 0x4e1f
 800242c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800242e:	4b21      	ldr	r3, [pc, #132]	; (80024b4 <MX_TIM2_Init+0xc4>)
 8002430:	2200      	movs	r2, #0
 8002432:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002434:	4b1f      	ldr	r3, [pc, #124]	; (80024b4 <MX_TIM2_Init+0xc4>)
 8002436:	2200      	movs	r2, #0
 8002438:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800243a:	481e      	ldr	r0, [pc, #120]	; (80024b4 <MX_TIM2_Init+0xc4>)
 800243c:	f004 fdd0 	bl	8006fe0 <HAL_TIM_PWM_Init>
 8002440:	4603      	mov	r3, r0
 8002442:	2b00      	cmp	r3, #0
 8002444:	d001      	beq.n	800244a <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8002446:	f7ff fcf1 	bl	8001e2c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800244a:	2300      	movs	r3, #0
 800244c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800244e:	2300      	movs	r3, #0
 8002450:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002452:	f107 0320 	add.w	r3, r7, #32
 8002456:	4619      	mov	r1, r3
 8002458:	4816      	ldr	r0, [pc, #88]	; (80024b4 <MX_TIM2_Init+0xc4>)
 800245a:	f005 fae5 	bl	8007a28 <HAL_TIMEx_MasterConfigSynchronization>
 800245e:	4603      	mov	r3, r0
 8002460:	2b00      	cmp	r3, #0
 8002462:	d001      	beq.n	8002468 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8002464:	f7ff fce2 	bl	8001e2c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002468:	2360      	movs	r3, #96	; 0x60
 800246a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800246c:	2300      	movs	r3, #0
 800246e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002470:	2300      	movs	r3, #0
 8002472:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002474:	2300      	movs	r3, #0
 8002476:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002478:	1d3b      	adds	r3, r7, #4
 800247a:	2200      	movs	r2, #0
 800247c:	4619      	mov	r1, r3
 800247e:	480d      	ldr	r0, [pc, #52]	; (80024b4 <MX_TIM2_Init+0xc4>)
 8002480:	f004 ffb6 	bl	80073f0 <HAL_TIM_PWM_ConfigChannel>
 8002484:	4603      	mov	r3, r0
 8002486:	2b00      	cmp	r3, #0
 8002488:	d001      	beq.n	800248e <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 800248a:	f7ff fccf 	bl	8001e2c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800248e:	1d3b      	adds	r3, r7, #4
 8002490:	2204      	movs	r2, #4
 8002492:	4619      	mov	r1, r3
 8002494:	4807      	ldr	r0, [pc, #28]	; (80024b4 <MX_TIM2_Init+0xc4>)
 8002496:	f004 ffab 	bl	80073f0 <HAL_TIM_PWM_ConfigChannel>
 800249a:	4603      	mov	r3, r0
 800249c:	2b00      	cmp	r3, #0
 800249e:	d001      	beq.n	80024a4 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 80024a0:	f7ff fcc4 	bl	8001e2c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80024a4:	4803      	ldr	r0, [pc, #12]	; (80024b4 <MX_TIM2_Init+0xc4>)
 80024a6:	f000 f897 	bl	80025d8 <HAL_TIM_MspPostInit>

}
 80024aa:	bf00      	nop
 80024ac:	3728      	adds	r7, #40	; 0x28
 80024ae:	46bd      	mov	sp, r7
 80024b0:	bd80      	pop	{r7, pc}
 80024b2:	bf00      	nop
 80024b4:	200006a8 	.word	0x200006a8

080024b8 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80024b8:	b580      	push	{r7, lr}
 80024ba:	b08a      	sub	sp, #40	; 0x28
 80024bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80024be:	f107 0320 	add.w	r3, r7, #32
 80024c2:	2200      	movs	r2, #0
 80024c4:	601a      	str	r2, [r3, #0]
 80024c6:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80024c8:	1d3b      	adds	r3, r7, #4
 80024ca:	2200      	movs	r2, #0
 80024cc:	601a      	str	r2, [r3, #0]
 80024ce:	605a      	str	r2, [r3, #4]
 80024d0:	609a      	str	r2, [r3, #8]
 80024d2:	60da      	str	r2, [r3, #12]
 80024d4:	611a      	str	r2, [r3, #16]
 80024d6:	615a      	str	r2, [r3, #20]
 80024d8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80024da:	4b22      	ldr	r3, [pc, #136]	; (8002564 <MX_TIM3_Init+0xac>)
 80024dc:	4a22      	ldr	r2, [pc, #136]	; (8002568 <MX_TIM3_Init+0xb0>)
 80024de:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 83;
 80024e0:	4b20      	ldr	r3, [pc, #128]	; (8002564 <MX_TIM3_Init+0xac>)
 80024e2:	2253      	movs	r2, #83	; 0x53
 80024e4:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80024e6:	4b1f      	ldr	r3, [pc, #124]	; (8002564 <MX_TIM3_Init+0xac>)
 80024e8:	2200      	movs	r2, #0
 80024ea:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 19999;
 80024ec:	4b1d      	ldr	r3, [pc, #116]	; (8002564 <MX_TIM3_Init+0xac>)
 80024ee:	f644 621f 	movw	r2, #19999	; 0x4e1f
 80024f2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80024f4:	4b1b      	ldr	r3, [pc, #108]	; (8002564 <MX_TIM3_Init+0xac>)
 80024f6:	2200      	movs	r2, #0
 80024f8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80024fa:	4b1a      	ldr	r3, [pc, #104]	; (8002564 <MX_TIM3_Init+0xac>)
 80024fc:	2200      	movs	r2, #0
 80024fe:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002500:	4818      	ldr	r0, [pc, #96]	; (8002564 <MX_TIM3_Init+0xac>)
 8002502:	f004 fd6d 	bl	8006fe0 <HAL_TIM_PWM_Init>
 8002506:	4603      	mov	r3, r0
 8002508:	2b00      	cmp	r3, #0
 800250a:	d001      	beq.n	8002510 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 800250c:	f7ff fc8e 	bl	8001e2c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002510:	2300      	movs	r3, #0
 8002512:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002514:	2300      	movs	r3, #0
 8002516:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002518:	f107 0320 	add.w	r3, r7, #32
 800251c:	4619      	mov	r1, r3
 800251e:	4811      	ldr	r0, [pc, #68]	; (8002564 <MX_TIM3_Init+0xac>)
 8002520:	f005 fa82 	bl	8007a28 <HAL_TIMEx_MasterConfigSynchronization>
 8002524:	4603      	mov	r3, r0
 8002526:	2b00      	cmp	r3, #0
 8002528:	d001      	beq.n	800252e <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 800252a:	f7ff fc7f 	bl	8001e2c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800252e:	2360      	movs	r3, #96	; 0x60
 8002530:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002532:	2300      	movs	r3, #0
 8002534:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002536:	2300      	movs	r3, #0
 8002538:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800253a:	2300      	movs	r3, #0
 800253c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800253e:	1d3b      	adds	r3, r7, #4
 8002540:	2200      	movs	r2, #0
 8002542:	4619      	mov	r1, r3
 8002544:	4807      	ldr	r0, [pc, #28]	; (8002564 <MX_TIM3_Init+0xac>)
 8002546:	f004 ff53 	bl	80073f0 <HAL_TIM_PWM_ConfigChannel>
 800254a:	4603      	mov	r3, r0
 800254c:	2b00      	cmp	r3, #0
 800254e:	d001      	beq.n	8002554 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8002550:	f7ff fc6c 	bl	8001e2c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002554:	4803      	ldr	r0, [pc, #12]	; (8002564 <MX_TIM3_Init+0xac>)
 8002556:	f000 f83f 	bl	80025d8 <HAL_TIM_MspPostInit>

}
 800255a:	bf00      	nop
 800255c:	3728      	adds	r7, #40	; 0x28
 800255e:	46bd      	mov	sp, r7
 8002560:	bd80      	pop	{r7, pc}
 8002562:	bf00      	nop
 8002564:	200006f0 	.word	0x200006f0
 8002568:	40000400 	.word	0x40000400

0800256c <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 800256c:	b480      	push	{r7}
 800256e:	b085      	sub	sp, #20
 8002570:	af00      	add	r7, sp, #0
 8002572:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM2)
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800257c:	d10e      	bne.n	800259c <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800257e:	2300      	movs	r3, #0
 8002580:	60fb      	str	r3, [r7, #12]
 8002582:	4b13      	ldr	r3, [pc, #76]	; (80025d0 <HAL_TIM_PWM_MspInit+0x64>)
 8002584:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002586:	4a12      	ldr	r2, [pc, #72]	; (80025d0 <HAL_TIM_PWM_MspInit+0x64>)
 8002588:	f043 0301 	orr.w	r3, r3, #1
 800258c:	6413      	str	r3, [r2, #64]	; 0x40
 800258e:	4b10      	ldr	r3, [pc, #64]	; (80025d0 <HAL_TIM_PWM_MspInit+0x64>)
 8002590:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002592:	f003 0301 	and.w	r3, r3, #1
 8002596:	60fb      	str	r3, [r7, #12]
 8002598:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM3_CLK_ENABLE();
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 800259a:	e012      	b.n	80025c2 <HAL_TIM_PWM_MspInit+0x56>
  else if(tim_pwmHandle->Instance==TIM3)
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	4a0c      	ldr	r2, [pc, #48]	; (80025d4 <HAL_TIM_PWM_MspInit+0x68>)
 80025a2:	4293      	cmp	r3, r2
 80025a4:	d10d      	bne.n	80025c2 <HAL_TIM_PWM_MspInit+0x56>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80025a6:	2300      	movs	r3, #0
 80025a8:	60bb      	str	r3, [r7, #8]
 80025aa:	4b09      	ldr	r3, [pc, #36]	; (80025d0 <HAL_TIM_PWM_MspInit+0x64>)
 80025ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025ae:	4a08      	ldr	r2, [pc, #32]	; (80025d0 <HAL_TIM_PWM_MspInit+0x64>)
 80025b0:	f043 0302 	orr.w	r3, r3, #2
 80025b4:	6413      	str	r3, [r2, #64]	; 0x40
 80025b6:	4b06      	ldr	r3, [pc, #24]	; (80025d0 <HAL_TIM_PWM_MspInit+0x64>)
 80025b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025ba:	f003 0302 	and.w	r3, r3, #2
 80025be:	60bb      	str	r3, [r7, #8]
 80025c0:	68bb      	ldr	r3, [r7, #8]
}
 80025c2:	bf00      	nop
 80025c4:	3714      	adds	r7, #20
 80025c6:	46bd      	mov	sp, r7
 80025c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025cc:	4770      	bx	lr
 80025ce:	bf00      	nop
 80025d0:	40023800 	.word	0x40023800
 80025d4:	40000400 	.word	0x40000400

080025d8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80025d8:	b580      	push	{r7, lr}
 80025da:	b08a      	sub	sp, #40	; 0x28
 80025dc:	af00      	add	r7, sp, #0
 80025de:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025e0:	f107 0314 	add.w	r3, r7, #20
 80025e4:	2200      	movs	r2, #0
 80025e6:	601a      	str	r2, [r3, #0]
 80025e8:	605a      	str	r2, [r3, #4]
 80025ea:	609a      	str	r2, [r3, #8]
 80025ec:	60da      	str	r2, [r3, #12]
 80025ee:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80025f8:	d11e      	bne.n	8002638 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80025fa:	2300      	movs	r3, #0
 80025fc:	613b      	str	r3, [r7, #16]
 80025fe:	4b22      	ldr	r3, [pc, #136]	; (8002688 <HAL_TIM_MspPostInit+0xb0>)
 8002600:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002602:	4a21      	ldr	r2, [pc, #132]	; (8002688 <HAL_TIM_MspPostInit+0xb0>)
 8002604:	f043 0301 	orr.w	r3, r3, #1
 8002608:	6313      	str	r3, [r2, #48]	; 0x30
 800260a:	4b1f      	ldr	r3, [pc, #124]	; (8002688 <HAL_TIM_MspPostInit+0xb0>)
 800260c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800260e:	f003 0301 	and.w	r3, r3, #1
 8002612:	613b      	str	r3, [r7, #16]
 8002614:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002616:	2303      	movs	r3, #3
 8002618:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800261a:	2302      	movs	r3, #2
 800261c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800261e:	2300      	movs	r3, #0
 8002620:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002622:	2300      	movs	r3, #0
 8002624:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002626:	2301      	movs	r3, #1
 8002628:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800262a:	f107 0314 	add.w	r3, r7, #20
 800262e:	4619      	mov	r1, r3
 8002630:	4816      	ldr	r0, [pc, #88]	; (800268c <HAL_TIM_MspPostInit+0xb4>)
 8002632:	f000 fb39 	bl	8002ca8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8002636:	e022      	b.n	800267e <HAL_TIM_MspPostInit+0xa6>
  else if(timHandle->Instance==TIM3)
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	4a14      	ldr	r2, [pc, #80]	; (8002690 <HAL_TIM_MspPostInit+0xb8>)
 800263e:	4293      	cmp	r3, r2
 8002640:	d11d      	bne.n	800267e <HAL_TIM_MspPostInit+0xa6>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002642:	2300      	movs	r3, #0
 8002644:	60fb      	str	r3, [r7, #12]
 8002646:	4b10      	ldr	r3, [pc, #64]	; (8002688 <HAL_TIM_MspPostInit+0xb0>)
 8002648:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800264a:	4a0f      	ldr	r2, [pc, #60]	; (8002688 <HAL_TIM_MspPostInit+0xb0>)
 800264c:	f043 0301 	orr.w	r3, r3, #1
 8002650:	6313      	str	r3, [r2, #48]	; 0x30
 8002652:	4b0d      	ldr	r3, [pc, #52]	; (8002688 <HAL_TIM_MspPostInit+0xb0>)
 8002654:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002656:	f003 0301 	and.w	r3, r3, #1
 800265a:	60fb      	str	r3, [r7, #12]
 800265c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800265e:	2340      	movs	r3, #64	; 0x40
 8002660:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002662:	2302      	movs	r3, #2
 8002664:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002666:	2300      	movs	r3, #0
 8002668:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800266a:	2300      	movs	r3, #0
 800266c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800266e:	2302      	movs	r3, #2
 8002670:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002672:	f107 0314 	add.w	r3, r7, #20
 8002676:	4619      	mov	r1, r3
 8002678:	4804      	ldr	r0, [pc, #16]	; (800268c <HAL_TIM_MspPostInit+0xb4>)
 800267a:	f000 fb15 	bl	8002ca8 <HAL_GPIO_Init>
}
 800267e:	bf00      	nop
 8002680:	3728      	adds	r7, #40	; 0x28
 8002682:	46bd      	mov	sp, r7
 8002684:	bd80      	pop	{r7, pc}
 8002686:	bf00      	nop
 8002688:	40023800 	.word	0x40023800
 800268c:	40020000 	.word	0x40020000
 8002690:	40000400 	.word	0x40000400

08002694 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002694:	b580      	push	{r7, lr}
 8002696:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002698:	4b11      	ldr	r3, [pc, #68]	; (80026e0 <MX_USART1_UART_Init+0x4c>)
 800269a:	4a12      	ldr	r2, [pc, #72]	; (80026e4 <MX_USART1_UART_Init+0x50>)
 800269c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 800269e:	4b10      	ldr	r3, [pc, #64]	; (80026e0 <MX_USART1_UART_Init+0x4c>)
 80026a0:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80026a4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80026a6:	4b0e      	ldr	r3, [pc, #56]	; (80026e0 <MX_USART1_UART_Init+0x4c>)
 80026a8:	2200      	movs	r2, #0
 80026aa:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80026ac:	4b0c      	ldr	r3, [pc, #48]	; (80026e0 <MX_USART1_UART_Init+0x4c>)
 80026ae:	2200      	movs	r2, #0
 80026b0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80026b2:	4b0b      	ldr	r3, [pc, #44]	; (80026e0 <MX_USART1_UART_Init+0x4c>)
 80026b4:	2200      	movs	r2, #0
 80026b6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80026b8:	4b09      	ldr	r3, [pc, #36]	; (80026e0 <MX_USART1_UART_Init+0x4c>)
 80026ba:	220c      	movs	r2, #12
 80026bc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80026be:	4b08      	ldr	r3, [pc, #32]	; (80026e0 <MX_USART1_UART_Init+0x4c>)
 80026c0:	2200      	movs	r2, #0
 80026c2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80026c4:	4b06      	ldr	r3, [pc, #24]	; (80026e0 <MX_USART1_UART_Init+0x4c>)
 80026c6:	2200      	movs	r2, #0
 80026c8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80026ca:	4805      	ldr	r0, [pc, #20]	; (80026e0 <MX_USART1_UART_Init+0x4c>)
 80026cc:	f005 fa2e 	bl	8007b2c <HAL_UART_Init>
 80026d0:	4603      	mov	r3, r0
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d001      	beq.n	80026da <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80026d6:	f7ff fba9 	bl	8001e2c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80026da:	bf00      	nop
 80026dc:	bd80      	pop	{r7, pc}
 80026de:	bf00      	nop
 80026e0:	20000738 	.word	0x20000738
 80026e4:	40011000 	.word	0x40011000

080026e8 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80026e8:	b580      	push	{r7, lr}
 80026ea:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80026ec:	4b11      	ldr	r3, [pc, #68]	; (8002734 <MX_USART2_UART_Init+0x4c>)
 80026ee:	4a12      	ldr	r2, [pc, #72]	; (8002738 <MX_USART2_UART_Init+0x50>)
 80026f0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80026f2:	4b10      	ldr	r3, [pc, #64]	; (8002734 <MX_USART2_UART_Init+0x4c>)
 80026f4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80026f8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80026fa:	4b0e      	ldr	r3, [pc, #56]	; (8002734 <MX_USART2_UART_Init+0x4c>)
 80026fc:	2200      	movs	r2, #0
 80026fe:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002700:	4b0c      	ldr	r3, [pc, #48]	; (8002734 <MX_USART2_UART_Init+0x4c>)
 8002702:	2200      	movs	r2, #0
 8002704:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002706:	4b0b      	ldr	r3, [pc, #44]	; (8002734 <MX_USART2_UART_Init+0x4c>)
 8002708:	2200      	movs	r2, #0
 800270a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800270c:	4b09      	ldr	r3, [pc, #36]	; (8002734 <MX_USART2_UART_Init+0x4c>)
 800270e:	220c      	movs	r2, #12
 8002710:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002712:	4b08      	ldr	r3, [pc, #32]	; (8002734 <MX_USART2_UART_Init+0x4c>)
 8002714:	2200      	movs	r2, #0
 8002716:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002718:	4b06      	ldr	r3, [pc, #24]	; (8002734 <MX_USART2_UART_Init+0x4c>)
 800271a:	2200      	movs	r2, #0
 800271c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800271e:	4805      	ldr	r0, [pc, #20]	; (8002734 <MX_USART2_UART_Init+0x4c>)
 8002720:	f005 fa04 	bl	8007b2c <HAL_UART_Init>
 8002724:	4603      	mov	r3, r0
 8002726:	2b00      	cmp	r3, #0
 8002728:	d001      	beq.n	800272e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800272a:	f7ff fb7f 	bl	8001e2c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800272e:	bf00      	nop
 8002730:	bd80      	pop	{r7, pc}
 8002732:	bf00      	nop
 8002734:	2000077c 	.word	0x2000077c
 8002738:	40004400 	.word	0x40004400

0800273c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800273c:	b580      	push	{r7, lr}
 800273e:	b08c      	sub	sp, #48	; 0x30
 8002740:	af00      	add	r7, sp, #0
 8002742:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002744:	f107 031c 	add.w	r3, r7, #28
 8002748:	2200      	movs	r2, #0
 800274a:	601a      	str	r2, [r3, #0]
 800274c:	605a      	str	r2, [r3, #4]
 800274e:	609a      	str	r2, [r3, #8]
 8002750:	60da      	str	r2, [r3, #12]
 8002752:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	4a45      	ldr	r2, [pc, #276]	; (8002870 <HAL_UART_MspInit+0x134>)
 800275a:	4293      	cmp	r3, r2
 800275c:	d153      	bne.n	8002806 <HAL_UART_MspInit+0xca>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800275e:	2300      	movs	r3, #0
 8002760:	61bb      	str	r3, [r7, #24]
 8002762:	4b44      	ldr	r3, [pc, #272]	; (8002874 <HAL_UART_MspInit+0x138>)
 8002764:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002766:	4a43      	ldr	r2, [pc, #268]	; (8002874 <HAL_UART_MspInit+0x138>)
 8002768:	f043 0310 	orr.w	r3, r3, #16
 800276c:	6453      	str	r3, [r2, #68]	; 0x44
 800276e:	4b41      	ldr	r3, [pc, #260]	; (8002874 <HAL_UART_MspInit+0x138>)
 8002770:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002772:	f003 0310 	and.w	r3, r3, #16
 8002776:	61bb      	str	r3, [r7, #24]
 8002778:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800277a:	2300      	movs	r3, #0
 800277c:	617b      	str	r3, [r7, #20]
 800277e:	4b3d      	ldr	r3, [pc, #244]	; (8002874 <HAL_UART_MspInit+0x138>)
 8002780:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002782:	4a3c      	ldr	r2, [pc, #240]	; (8002874 <HAL_UART_MspInit+0x138>)
 8002784:	f043 0301 	orr.w	r3, r3, #1
 8002788:	6313      	str	r3, [r2, #48]	; 0x30
 800278a:	4b3a      	ldr	r3, [pc, #232]	; (8002874 <HAL_UART_MspInit+0x138>)
 800278c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800278e:	f003 0301 	and.w	r3, r3, #1
 8002792:	617b      	str	r3, [r7, #20]
 8002794:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002796:	2300      	movs	r3, #0
 8002798:	613b      	str	r3, [r7, #16]
 800279a:	4b36      	ldr	r3, [pc, #216]	; (8002874 <HAL_UART_MspInit+0x138>)
 800279c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800279e:	4a35      	ldr	r2, [pc, #212]	; (8002874 <HAL_UART_MspInit+0x138>)
 80027a0:	f043 0302 	orr.w	r3, r3, #2
 80027a4:	6313      	str	r3, [r2, #48]	; 0x30
 80027a6:	4b33      	ldr	r3, [pc, #204]	; (8002874 <HAL_UART_MspInit+0x138>)
 80027a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027aa:	f003 0302 	and.w	r3, r3, #2
 80027ae:	613b      	str	r3, [r7, #16]
 80027b0:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PB3     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80027b2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80027b6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027b8:	2302      	movs	r3, #2
 80027ba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027bc:	2300      	movs	r3, #0
 80027be:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80027c0:	2303      	movs	r3, #3
 80027c2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80027c4:	2307      	movs	r3, #7
 80027c6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027c8:	f107 031c 	add.w	r3, r7, #28
 80027cc:	4619      	mov	r1, r3
 80027ce:	482a      	ldr	r0, [pc, #168]	; (8002878 <HAL_UART_MspInit+0x13c>)
 80027d0:	f000 fa6a 	bl	8002ca8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80027d4:	2308      	movs	r3, #8
 80027d6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027d8:	2302      	movs	r3, #2
 80027da:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027dc:	2300      	movs	r3, #0
 80027de:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80027e0:	2303      	movs	r3, #3
 80027e2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80027e4:	2307      	movs	r3, #7
 80027e6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80027e8:	f107 031c 	add.w	r3, r7, #28
 80027ec:	4619      	mov	r1, r3
 80027ee:	4823      	ldr	r0, [pc, #140]	; (800287c <HAL_UART_MspInit+0x140>)
 80027f0:	f000 fa5a 	bl	8002ca8 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 80027f4:	2200      	movs	r2, #0
 80027f6:	2105      	movs	r1, #5
 80027f8:	2025      	movs	r0, #37	; 0x25
 80027fa:	f000 f98b 	bl	8002b14 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80027fe:	2025      	movs	r0, #37	; 0x25
 8002800:	f000 f9a4 	bl	8002b4c <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8002804:	e030      	b.n	8002868 <HAL_UART_MspInit+0x12c>
  else if(uartHandle->Instance==USART2)
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	4a1d      	ldr	r2, [pc, #116]	; (8002880 <HAL_UART_MspInit+0x144>)
 800280c:	4293      	cmp	r3, r2
 800280e:	d12b      	bne.n	8002868 <HAL_UART_MspInit+0x12c>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002810:	2300      	movs	r3, #0
 8002812:	60fb      	str	r3, [r7, #12]
 8002814:	4b17      	ldr	r3, [pc, #92]	; (8002874 <HAL_UART_MspInit+0x138>)
 8002816:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002818:	4a16      	ldr	r2, [pc, #88]	; (8002874 <HAL_UART_MspInit+0x138>)
 800281a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800281e:	6413      	str	r3, [r2, #64]	; 0x40
 8002820:	4b14      	ldr	r3, [pc, #80]	; (8002874 <HAL_UART_MspInit+0x138>)
 8002822:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002824:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002828:	60fb      	str	r3, [r7, #12]
 800282a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800282c:	2300      	movs	r3, #0
 800282e:	60bb      	str	r3, [r7, #8]
 8002830:	4b10      	ldr	r3, [pc, #64]	; (8002874 <HAL_UART_MspInit+0x138>)
 8002832:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002834:	4a0f      	ldr	r2, [pc, #60]	; (8002874 <HAL_UART_MspInit+0x138>)
 8002836:	f043 0301 	orr.w	r3, r3, #1
 800283a:	6313      	str	r3, [r2, #48]	; 0x30
 800283c:	4b0d      	ldr	r3, [pc, #52]	; (8002874 <HAL_UART_MspInit+0x138>)
 800283e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002840:	f003 0301 	and.w	r3, r3, #1
 8002844:	60bb      	str	r3, [r7, #8]
 8002846:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002848:	230c      	movs	r3, #12
 800284a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800284c:	2302      	movs	r3, #2
 800284e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002850:	2300      	movs	r3, #0
 8002852:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002854:	2303      	movs	r3, #3
 8002856:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002858:	2307      	movs	r3, #7
 800285a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800285c:	f107 031c 	add.w	r3, r7, #28
 8002860:	4619      	mov	r1, r3
 8002862:	4805      	ldr	r0, [pc, #20]	; (8002878 <HAL_UART_MspInit+0x13c>)
 8002864:	f000 fa20 	bl	8002ca8 <HAL_GPIO_Init>
}
 8002868:	bf00      	nop
 800286a:	3730      	adds	r7, #48	; 0x30
 800286c:	46bd      	mov	sp, r7
 800286e:	bd80      	pop	{r7, pc}
 8002870:	40011000 	.word	0x40011000
 8002874:	40023800 	.word	0x40023800
 8002878:	40020000 	.word	0x40020000
 800287c:	40020400 	.word	0x40020400
 8002880:	40004400 	.word	0x40004400

08002884 <Reset_Handler>:
 8002884:	f8df d034 	ldr.w	sp, [pc, #52]	; 80028bc <LoopFillZerobss+0x12>
 8002888:	480d      	ldr	r0, [pc, #52]	; (80028c0 <LoopFillZerobss+0x16>)
 800288a:	490e      	ldr	r1, [pc, #56]	; (80028c4 <LoopFillZerobss+0x1a>)
 800288c:	4a0e      	ldr	r2, [pc, #56]	; (80028c8 <LoopFillZerobss+0x1e>)
 800288e:	2300      	movs	r3, #0
 8002890:	e002      	b.n	8002898 <LoopCopyDataInit>

08002892 <CopyDataInit>:
 8002892:	58d4      	ldr	r4, [r2, r3]
 8002894:	50c4      	str	r4, [r0, r3]
 8002896:	3304      	adds	r3, #4

08002898 <LoopCopyDataInit>:
 8002898:	18c4      	adds	r4, r0, r3
 800289a:	428c      	cmp	r4, r1
 800289c:	d3f9      	bcc.n	8002892 <CopyDataInit>
 800289e:	4a0b      	ldr	r2, [pc, #44]	; (80028cc <LoopFillZerobss+0x22>)
 80028a0:	4c0b      	ldr	r4, [pc, #44]	; (80028d0 <LoopFillZerobss+0x26>)
 80028a2:	2300      	movs	r3, #0
 80028a4:	e001      	b.n	80028aa <LoopFillZerobss>

080028a6 <FillZerobss>:
 80028a6:	6013      	str	r3, [r2, #0]
 80028a8:	3204      	adds	r2, #4

080028aa <LoopFillZerobss>:
 80028aa:	42a2      	cmp	r2, r4
 80028ac:	d3fb      	bcc.n	80028a6 <FillZerobss>
 80028ae:	f7ff fd8d 	bl	80023cc <SystemInit>
 80028b2:	f008 fbff 	bl	800b0b4 <__libc_init_array>
 80028b6:	f7ff f90f 	bl	8001ad8 <main>
 80028ba:	4770      	bx	lr
 80028bc:	20020000 	.word	0x20020000
 80028c0:	20000000 	.word	0x20000000
 80028c4:	200001e4 	.word	0x200001e4
 80028c8:	0800ea18 	.word	0x0800ea18
 80028cc:	200001e8 	.word	0x200001e8
 80028d0:	20004528 	.word	0x20004528

080028d4 <ADC_IRQHandler>:
 80028d4:	e7fe      	b.n	80028d4 <ADC_IRQHandler>
	...

080028d8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80028d8:	b580      	push	{r7, lr}
 80028da:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80028dc:	4b0e      	ldr	r3, [pc, #56]	; (8002918 <HAL_Init+0x40>)
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	4a0d      	ldr	r2, [pc, #52]	; (8002918 <HAL_Init+0x40>)
 80028e2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80028e6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80028e8:	4b0b      	ldr	r3, [pc, #44]	; (8002918 <HAL_Init+0x40>)
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	4a0a      	ldr	r2, [pc, #40]	; (8002918 <HAL_Init+0x40>)
 80028ee:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80028f2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80028f4:	4b08      	ldr	r3, [pc, #32]	; (8002918 <HAL_Init+0x40>)
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	4a07      	ldr	r2, [pc, #28]	; (8002918 <HAL_Init+0x40>)
 80028fa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80028fe:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002900:	2003      	movs	r0, #3
 8002902:	f000 f8fc 	bl	8002afe <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002906:	200f      	movs	r0, #15
 8002908:	f7ff fbbe 	bl	8002088 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800290c:	f7ff fb90 	bl	8002030 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002910:	2300      	movs	r3, #0
}
 8002912:	4618      	mov	r0, r3
 8002914:	bd80      	pop	{r7, pc}
 8002916:	bf00      	nop
 8002918:	40023c00 	.word	0x40023c00

0800291c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800291c:	b480      	push	{r7}
 800291e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002920:	4b06      	ldr	r3, [pc, #24]	; (800293c <HAL_IncTick+0x20>)
 8002922:	781b      	ldrb	r3, [r3, #0]
 8002924:	461a      	mov	r2, r3
 8002926:	4b06      	ldr	r3, [pc, #24]	; (8002940 <HAL_IncTick+0x24>)
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	4413      	add	r3, r2
 800292c:	4a04      	ldr	r2, [pc, #16]	; (8002940 <HAL_IncTick+0x24>)
 800292e:	6013      	str	r3, [r2, #0]
}
 8002930:	bf00      	nop
 8002932:	46bd      	mov	sp, r7
 8002934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002938:	4770      	bx	lr
 800293a:	bf00      	nop
 800293c:	2000000c 	.word	0x2000000c
 8002940:	200007c0 	.word	0x200007c0

08002944 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002944:	b480      	push	{r7}
 8002946:	af00      	add	r7, sp, #0
  return uwTick;
 8002948:	4b03      	ldr	r3, [pc, #12]	; (8002958 <HAL_GetTick+0x14>)
 800294a:	681b      	ldr	r3, [r3, #0]
}
 800294c:	4618      	mov	r0, r3
 800294e:	46bd      	mov	sp, r7
 8002950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002954:	4770      	bx	lr
 8002956:	bf00      	nop
 8002958:	200007c0 	.word	0x200007c0

0800295c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800295c:	b580      	push	{r7, lr}
 800295e:	b084      	sub	sp, #16
 8002960:	af00      	add	r7, sp, #0
 8002962:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002964:	f7ff ffee 	bl	8002944 <HAL_GetTick>
 8002968:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002974:	d005      	beq.n	8002982 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002976:	4b0a      	ldr	r3, [pc, #40]	; (80029a0 <HAL_Delay+0x44>)
 8002978:	781b      	ldrb	r3, [r3, #0]
 800297a:	461a      	mov	r2, r3
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	4413      	add	r3, r2
 8002980:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002982:	bf00      	nop
 8002984:	f7ff ffde 	bl	8002944 <HAL_GetTick>
 8002988:	4602      	mov	r2, r0
 800298a:	68bb      	ldr	r3, [r7, #8]
 800298c:	1ad3      	subs	r3, r2, r3
 800298e:	68fa      	ldr	r2, [r7, #12]
 8002990:	429a      	cmp	r2, r3
 8002992:	d8f7      	bhi.n	8002984 <HAL_Delay+0x28>
  {
  }
}
 8002994:	bf00      	nop
 8002996:	bf00      	nop
 8002998:	3710      	adds	r7, #16
 800299a:	46bd      	mov	sp, r7
 800299c:	bd80      	pop	{r7, pc}
 800299e:	bf00      	nop
 80029a0:	2000000c 	.word	0x2000000c

080029a4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80029a4:	b480      	push	{r7}
 80029a6:	b085      	sub	sp, #20
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	f003 0307 	and.w	r3, r3, #7
 80029b2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80029b4:	4b0c      	ldr	r3, [pc, #48]	; (80029e8 <__NVIC_SetPriorityGrouping+0x44>)
 80029b6:	68db      	ldr	r3, [r3, #12]
 80029b8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80029ba:	68ba      	ldr	r2, [r7, #8]
 80029bc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80029c0:	4013      	ands	r3, r2
 80029c2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80029c8:	68bb      	ldr	r3, [r7, #8]
 80029ca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80029cc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80029d0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80029d4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80029d6:	4a04      	ldr	r2, [pc, #16]	; (80029e8 <__NVIC_SetPriorityGrouping+0x44>)
 80029d8:	68bb      	ldr	r3, [r7, #8]
 80029da:	60d3      	str	r3, [r2, #12]
}
 80029dc:	bf00      	nop
 80029de:	3714      	adds	r7, #20
 80029e0:	46bd      	mov	sp, r7
 80029e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e6:	4770      	bx	lr
 80029e8:	e000ed00 	.word	0xe000ed00

080029ec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80029ec:	b480      	push	{r7}
 80029ee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80029f0:	4b04      	ldr	r3, [pc, #16]	; (8002a04 <__NVIC_GetPriorityGrouping+0x18>)
 80029f2:	68db      	ldr	r3, [r3, #12]
 80029f4:	0a1b      	lsrs	r3, r3, #8
 80029f6:	f003 0307 	and.w	r3, r3, #7
}
 80029fa:	4618      	mov	r0, r3
 80029fc:	46bd      	mov	sp, r7
 80029fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a02:	4770      	bx	lr
 8002a04:	e000ed00 	.word	0xe000ed00

08002a08 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a08:	b480      	push	{r7}
 8002a0a:	b083      	sub	sp, #12
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	4603      	mov	r3, r0
 8002a10:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	db0b      	blt.n	8002a32 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002a1a:	79fb      	ldrb	r3, [r7, #7]
 8002a1c:	f003 021f 	and.w	r2, r3, #31
 8002a20:	4907      	ldr	r1, [pc, #28]	; (8002a40 <__NVIC_EnableIRQ+0x38>)
 8002a22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a26:	095b      	lsrs	r3, r3, #5
 8002a28:	2001      	movs	r0, #1
 8002a2a:	fa00 f202 	lsl.w	r2, r0, r2
 8002a2e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002a32:	bf00      	nop
 8002a34:	370c      	adds	r7, #12
 8002a36:	46bd      	mov	sp, r7
 8002a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a3c:	4770      	bx	lr
 8002a3e:	bf00      	nop
 8002a40:	e000e100 	.word	0xe000e100

08002a44 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002a44:	b480      	push	{r7}
 8002a46:	b083      	sub	sp, #12
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	4603      	mov	r3, r0
 8002a4c:	6039      	str	r1, [r7, #0]
 8002a4e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a50:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	db0a      	blt.n	8002a6e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a58:	683b      	ldr	r3, [r7, #0]
 8002a5a:	b2da      	uxtb	r2, r3
 8002a5c:	490c      	ldr	r1, [pc, #48]	; (8002a90 <__NVIC_SetPriority+0x4c>)
 8002a5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a62:	0112      	lsls	r2, r2, #4
 8002a64:	b2d2      	uxtb	r2, r2
 8002a66:	440b      	add	r3, r1
 8002a68:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002a6c:	e00a      	b.n	8002a84 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a6e:	683b      	ldr	r3, [r7, #0]
 8002a70:	b2da      	uxtb	r2, r3
 8002a72:	4908      	ldr	r1, [pc, #32]	; (8002a94 <__NVIC_SetPriority+0x50>)
 8002a74:	79fb      	ldrb	r3, [r7, #7]
 8002a76:	f003 030f 	and.w	r3, r3, #15
 8002a7a:	3b04      	subs	r3, #4
 8002a7c:	0112      	lsls	r2, r2, #4
 8002a7e:	b2d2      	uxtb	r2, r2
 8002a80:	440b      	add	r3, r1
 8002a82:	761a      	strb	r2, [r3, #24]
}
 8002a84:	bf00      	nop
 8002a86:	370c      	adds	r7, #12
 8002a88:	46bd      	mov	sp, r7
 8002a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a8e:	4770      	bx	lr
 8002a90:	e000e100 	.word	0xe000e100
 8002a94:	e000ed00 	.word	0xe000ed00

08002a98 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002a98:	b480      	push	{r7}
 8002a9a:	b089      	sub	sp, #36	; 0x24
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	60f8      	str	r0, [r7, #12]
 8002aa0:	60b9      	str	r1, [r7, #8]
 8002aa2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	f003 0307 	and.w	r3, r3, #7
 8002aaa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002aac:	69fb      	ldr	r3, [r7, #28]
 8002aae:	f1c3 0307 	rsb	r3, r3, #7
 8002ab2:	2b04      	cmp	r3, #4
 8002ab4:	bf28      	it	cs
 8002ab6:	2304      	movcs	r3, #4
 8002ab8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002aba:	69fb      	ldr	r3, [r7, #28]
 8002abc:	3304      	adds	r3, #4
 8002abe:	2b06      	cmp	r3, #6
 8002ac0:	d902      	bls.n	8002ac8 <NVIC_EncodePriority+0x30>
 8002ac2:	69fb      	ldr	r3, [r7, #28]
 8002ac4:	3b03      	subs	r3, #3
 8002ac6:	e000      	b.n	8002aca <NVIC_EncodePriority+0x32>
 8002ac8:	2300      	movs	r3, #0
 8002aca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002acc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002ad0:	69bb      	ldr	r3, [r7, #24]
 8002ad2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ad6:	43da      	mvns	r2, r3
 8002ad8:	68bb      	ldr	r3, [r7, #8]
 8002ada:	401a      	ands	r2, r3
 8002adc:	697b      	ldr	r3, [r7, #20]
 8002ade:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002ae0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002ae4:	697b      	ldr	r3, [r7, #20]
 8002ae6:	fa01 f303 	lsl.w	r3, r1, r3
 8002aea:	43d9      	mvns	r1, r3
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002af0:	4313      	orrs	r3, r2
         );
}
 8002af2:	4618      	mov	r0, r3
 8002af4:	3724      	adds	r7, #36	; 0x24
 8002af6:	46bd      	mov	sp, r7
 8002af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002afc:	4770      	bx	lr

08002afe <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002afe:	b580      	push	{r7, lr}
 8002b00:	b082      	sub	sp, #8
 8002b02:	af00      	add	r7, sp, #0
 8002b04:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002b06:	6878      	ldr	r0, [r7, #4]
 8002b08:	f7ff ff4c 	bl	80029a4 <__NVIC_SetPriorityGrouping>
}
 8002b0c:	bf00      	nop
 8002b0e:	3708      	adds	r7, #8
 8002b10:	46bd      	mov	sp, r7
 8002b12:	bd80      	pop	{r7, pc}

08002b14 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002b14:	b580      	push	{r7, lr}
 8002b16:	b086      	sub	sp, #24
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	4603      	mov	r3, r0
 8002b1c:	60b9      	str	r1, [r7, #8]
 8002b1e:	607a      	str	r2, [r7, #4]
 8002b20:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002b22:	2300      	movs	r3, #0
 8002b24:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002b26:	f7ff ff61 	bl	80029ec <__NVIC_GetPriorityGrouping>
 8002b2a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002b2c:	687a      	ldr	r2, [r7, #4]
 8002b2e:	68b9      	ldr	r1, [r7, #8]
 8002b30:	6978      	ldr	r0, [r7, #20]
 8002b32:	f7ff ffb1 	bl	8002a98 <NVIC_EncodePriority>
 8002b36:	4602      	mov	r2, r0
 8002b38:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002b3c:	4611      	mov	r1, r2
 8002b3e:	4618      	mov	r0, r3
 8002b40:	f7ff ff80 	bl	8002a44 <__NVIC_SetPriority>
}
 8002b44:	bf00      	nop
 8002b46:	3718      	adds	r7, #24
 8002b48:	46bd      	mov	sp, r7
 8002b4a:	bd80      	pop	{r7, pc}

08002b4c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b4c:	b580      	push	{r7, lr}
 8002b4e:	b082      	sub	sp, #8
 8002b50:	af00      	add	r7, sp, #0
 8002b52:	4603      	mov	r3, r0
 8002b54:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002b56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b5a:	4618      	mov	r0, r3
 8002b5c:	f7ff ff54 	bl	8002a08 <__NVIC_EnableIRQ>
}
 8002b60:	bf00      	nop
 8002b62:	3708      	adds	r7, #8
 8002b64:	46bd      	mov	sp, r7
 8002b66:	bd80      	pop	{r7, pc}

08002b68 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002b68:	b580      	push	{r7, lr}
 8002b6a:	b084      	sub	sp, #16
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b74:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002b76:	f7ff fee5 	bl	8002944 <HAL_GetTick>
 8002b7a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002b82:	b2db      	uxtb	r3, r3
 8002b84:	2b02      	cmp	r3, #2
 8002b86:	d008      	beq.n	8002b9a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	2280      	movs	r2, #128	; 0x80
 8002b8c:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	2200      	movs	r2, #0
 8002b92:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002b96:	2301      	movs	r3, #1
 8002b98:	e052      	b.n	8002c40 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	681a      	ldr	r2, [r3, #0]
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	f022 0216 	bic.w	r2, r2, #22
 8002ba8:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	695a      	ldr	r2, [r3, #20]
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002bb8:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d103      	bne.n	8002bca <HAL_DMA_Abort+0x62>
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d007      	beq.n	8002bda <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	681a      	ldr	r2, [r3, #0]
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	f022 0208 	bic.w	r2, r2, #8
 8002bd8:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	681a      	ldr	r2, [r3, #0]
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	f022 0201 	bic.w	r2, r2, #1
 8002be8:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002bea:	e013      	b.n	8002c14 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002bec:	f7ff feaa 	bl	8002944 <HAL_GetTick>
 8002bf0:	4602      	mov	r2, r0
 8002bf2:	68bb      	ldr	r3, [r7, #8]
 8002bf4:	1ad3      	subs	r3, r2, r3
 8002bf6:	2b05      	cmp	r3, #5
 8002bf8:	d90c      	bls.n	8002c14 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	2220      	movs	r2, #32
 8002bfe:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	2203      	movs	r2, #3
 8002c04:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	2200      	movs	r2, #0
 8002c0c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8002c10:	2303      	movs	r3, #3
 8002c12:	e015      	b.n	8002c40 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	f003 0301 	and.w	r3, r3, #1
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d1e4      	bne.n	8002bec <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c26:	223f      	movs	r2, #63	; 0x3f
 8002c28:	409a      	lsls	r2, r3
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	2201      	movs	r2, #1
 8002c32:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	2200      	movs	r2, #0
 8002c3a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8002c3e:	2300      	movs	r3, #0
}
 8002c40:	4618      	mov	r0, r3
 8002c42:	3710      	adds	r7, #16
 8002c44:	46bd      	mov	sp, r7
 8002c46:	bd80      	pop	{r7, pc}

08002c48 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002c48:	b480      	push	{r7}
 8002c4a:	b083      	sub	sp, #12
 8002c4c:	af00      	add	r7, sp, #0
 8002c4e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002c56:	b2db      	uxtb	r3, r3
 8002c58:	2b02      	cmp	r3, #2
 8002c5a:	d004      	beq.n	8002c66 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	2280      	movs	r2, #128	; 0x80
 8002c60:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002c62:	2301      	movs	r3, #1
 8002c64:	e00c      	b.n	8002c80 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	2205      	movs	r2, #5
 8002c6a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	681a      	ldr	r2, [r3, #0]
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	f022 0201 	bic.w	r2, r2, #1
 8002c7c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002c7e:	2300      	movs	r3, #0
}
 8002c80:	4618      	mov	r0, r3
 8002c82:	370c      	adds	r7, #12
 8002c84:	46bd      	mov	sp, r7
 8002c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c8a:	4770      	bx	lr

08002c8c <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8002c8c:	b480      	push	{r7}
 8002c8e:	b083      	sub	sp, #12
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002c9a:	b2db      	uxtb	r3, r3
}
 8002c9c:	4618      	mov	r0, r3
 8002c9e:	370c      	adds	r7, #12
 8002ca0:	46bd      	mov	sp, r7
 8002ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca6:	4770      	bx	lr

08002ca8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002ca8:	b480      	push	{r7}
 8002caa:	b089      	sub	sp, #36	; 0x24
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	6078      	str	r0, [r7, #4]
 8002cb0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002cb2:	2300      	movs	r3, #0
 8002cb4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002cb6:	2300      	movs	r3, #0
 8002cb8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002cba:	2300      	movs	r3, #0
 8002cbc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002cbe:	2300      	movs	r3, #0
 8002cc0:	61fb      	str	r3, [r7, #28]
 8002cc2:	e159      	b.n	8002f78 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002cc4:	2201      	movs	r2, #1
 8002cc6:	69fb      	ldr	r3, [r7, #28]
 8002cc8:	fa02 f303 	lsl.w	r3, r2, r3
 8002ccc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002cce:	683b      	ldr	r3, [r7, #0]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	697a      	ldr	r2, [r7, #20]
 8002cd4:	4013      	ands	r3, r2
 8002cd6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002cd8:	693a      	ldr	r2, [r7, #16]
 8002cda:	697b      	ldr	r3, [r7, #20]
 8002cdc:	429a      	cmp	r2, r3
 8002cde:	f040 8148 	bne.w	8002f72 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002ce2:	683b      	ldr	r3, [r7, #0]
 8002ce4:	685b      	ldr	r3, [r3, #4]
 8002ce6:	f003 0303 	and.w	r3, r3, #3
 8002cea:	2b01      	cmp	r3, #1
 8002cec:	d005      	beq.n	8002cfa <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002cee:	683b      	ldr	r3, [r7, #0]
 8002cf0:	685b      	ldr	r3, [r3, #4]
 8002cf2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002cf6:	2b02      	cmp	r3, #2
 8002cf8:	d130      	bne.n	8002d5c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	689b      	ldr	r3, [r3, #8]
 8002cfe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002d00:	69fb      	ldr	r3, [r7, #28]
 8002d02:	005b      	lsls	r3, r3, #1
 8002d04:	2203      	movs	r2, #3
 8002d06:	fa02 f303 	lsl.w	r3, r2, r3
 8002d0a:	43db      	mvns	r3, r3
 8002d0c:	69ba      	ldr	r2, [r7, #24]
 8002d0e:	4013      	ands	r3, r2
 8002d10:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002d12:	683b      	ldr	r3, [r7, #0]
 8002d14:	68da      	ldr	r2, [r3, #12]
 8002d16:	69fb      	ldr	r3, [r7, #28]
 8002d18:	005b      	lsls	r3, r3, #1
 8002d1a:	fa02 f303 	lsl.w	r3, r2, r3
 8002d1e:	69ba      	ldr	r2, [r7, #24]
 8002d20:	4313      	orrs	r3, r2
 8002d22:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	69ba      	ldr	r2, [r7, #24]
 8002d28:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	685b      	ldr	r3, [r3, #4]
 8002d2e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002d30:	2201      	movs	r2, #1
 8002d32:	69fb      	ldr	r3, [r7, #28]
 8002d34:	fa02 f303 	lsl.w	r3, r2, r3
 8002d38:	43db      	mvns	r3, r3
 8002d3a:	69ba      	ldr	r2, [r7, #24]
 8002d3c:	4013      	ands	r3, r2
 8002d3e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002d40:	683b      	ldr	r3, [r7, #0]
 8002d42:	685b      	ldr	r3, [r3, #4]
 8002d44:	091b      	lsrs	r3, r3, #4
 8002d46:	f003 0201 	and.w	r2, r3, #1
 8002d4a:	69fb      	ldr	r3, [r7, #28]
 8002d4c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d50:	69ba      	ldr	r2, [r7, #24]
 8002d52:	4313      	orrs	r3, r2
 8002d54:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	69ba      	ldr	r2, [r7, #24]
 8002d5a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002d5c:	683b      	ldr	r3, [r7, #0]
 8002d5e:	685b      	ldr	r3, [r3, #4]
 8002d60:	f003 0303 	and.w	r3, r3, #3
 8002d64:	2b03      	cmp	r3, #3
 8002d66:	d017      	beq.n	8002d98 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	68db      	ldr	r3, [r3, #12]
 8002d6c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002d6e:	69fb      	ldr	r3, [r7, #28]
 8002d70:	005b      	lsls	r3, r3, #1
 8002d72:	2203      	movs	r2, #3
 8002d74:	fa02 f303 	lsl.w	r3, r2, r3
 8002d78:	43db      	mvns	r3, r3
 8002d7a:	69ba      	ldr	r2, [r7, #24]
 8002d7c:	4013      	ands	r3, r2
 8002d7e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002d80:	683b      	ldr	r3, [r7, #0]
 8002d82:	689a      	ldr	r2, [r3, #8]
 8002d84:	69fb      	ldr	r3, [r7, #28]
 8002d86:	005b      	lsls	r3, r3, #1
 8002d88:	fa02 f303 	lsl.w	r3, r2, r3
 8002d8c:	69ba      	ldr	r2, [r7, #24]
 8002d8e:	4313      	orrs	r3, r2
 8002d90:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	69ba      	ldr	r2, [r7, #24]
 8002d96:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002d98:	683b      	ldr	r3, [r7, #0]
 8002d9a:	685b      	ldr	r3, [r3, #4]
 8002d9c:	f003 0303 	and.w	r3, r3, #3
 8002da0:	2b02      	cmp	r3, #2
 8002da2:	d123      	bne.n	8002dec <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002da4:	69fb      	ldr	r3, [r7, #28]
 8002da6:	08da      	lsrs	r2, r3, #3
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	3208      	adds	r2, #8
 8002dac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002db0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002db2:	69fb      	ldr	r3, [r7, #28]
 8002db4:	f003 0307 	and.w	r3, r3, #7
 8002db8:	009b      	lsls	r3, r3, #2
 8002dba:	220f      	movs	r2, #15
 8002dbc:	fa02 f303 	lsl.w	r3, r2, r3
 8002dc0:	43db      	mvns	r3, r3
 8002dc2:	69ba      	ldr	r2, [r7, #24]
 8002dc4:	4013      	ands	r3, r2
 8002dc6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002dc8:	683b      	ldr	r3, [r7, #0]
 8002dca:	691a      	ldr	r2, [r3, #16]
 8002dcc:	69fb      	ldr	r3, [r7, #28]
 8002dce:	f003 0307 	and.w	r3, r3, #7
 8002dd2:	009b      	lsls	r3, r3, #2
 8002dd4:	fa02 f303 	lsl.w	r3, r2, r3
 8002dd8:	69ba      	ldr	r2, [r7, #24]
 8002dda:	4313      	orrs	r3, r2
 8002ddc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002dde:	69fb      	ldr	r3, [r7, #28]
 8002de0:	08da      	lsrs	r2, r3, #3
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	3208      	adds	r2, #8
 8002de6:	69b9      	ldr	r1, [r7, #24]
 8002de8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002df2:	69fb      	ldr	r3, [r7, #28]
 8002df4:	005b      	lsls	r3, r3, #1
 8002df6:	2203      	movs	r2, #3
 8002df8:	fa02 f303 	lsl.w	r3, r2, r3
 8002dfc:	43db      	mvns	r3, r3
 8002dfe:	69ba      	ldr	r2, [r7, #24]
 8002e00:	4013      	ands	r3, r2
 8002e02:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002e04:	683b      	ldr	r3, [r7, #0]
 8002e06:	685b      	ldr	r3, [r3, #4]
 8002e08:	f003 0203 	and.w	r2, r3, #3
 8002e0c:	69fb      	ldr	r3, [r7, #28]
 8002e0e:	005b      	lsls	r3, r3, #1
 8002e10:	fa02 f303 	lsl.w	r3, r2, r3
 8002e14:	69ba      	ldr	r2, [r7, #24]
 8002e16:	4313      	orrs	r3, r2
 8002e18:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	69ba      	ldr	r2, [r7, #24]
 8002e1e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002e20:	683b      	ldr	r3, [r7, #0]
 8002e22:	685b      	ldr	r3, [r3, #4]
 8002e24:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	f000 80a2 	beq.w	8002f72 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e2e:	2300      	movs	r3, #0
 8002e30:	60fb      	str	r3, [r7, #12]
 8002e32:	4b57      	ldr	r3, [pc, #348]	; (8002f90 <HAL_GPIO_Init+0x2e8>)
 8002e34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e36:	4a56      	ldr	r2, [pc, #344]	; (8002f90 <HAL_GPIO_Init+0x2e8>)
 8002e38:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002e3c:	6453      	str	r3, [r2, #68]	; 0x44
 8002e3e:	4b54      	ldr	r3, [pc, #336]	; (8002f90 <HAL_GPIO_Init+0x2e8>)
 8002e40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e42:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002e46:	60fb      	str	r3, [r7, #12]
 8002e48:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002e4a:	4a52      	ldr	r2, [pc, #328]	; (8002f94 <HAL_GPIO_Init+0x2ec>)
 8002e4c:	69fb      	ldr	r3, [r7, #28]
 8002e4e:	089b      	lsrs	r3, r3, #2
 8002e50:	3302      	adds	r3, #2
 8002e52:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e56:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002e58:	69fb      	ldr	r3, [r7, #28]
 8002e5a:	f003 0303 	and.w	r3, r3, #3
 8002e5e:	009b      	lsls	r3, r3, #2
 8002e60:	220f      	movs	r2, #15
 8002e62:	fa02 f303 	lsl.w	r3, r2, r3
 8002e66:	43db      	mvns	r3, r3
 8002e68:	69ba      	ldr	r2, [r7, #24]
 8002e6a:	4013      	ands	r3, r2
 8002e6c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	4a49      	ldr	r2, [pc, #292]	; (8002f98 <HAL_GPIO_Init+0x2f0>)
 8002e72:	4293      	cmp	r3, r2
 8002e74:	d019      	beq.n	8002eaa <HAL_GPIO_Init+0x202>
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	4a48      	ldr	r2, [pc, #288]	; (8002f9c <HAL_GPIO_Init+0x2f4>)
 8002e7a:	4293      	cmp	r3, r2
 8002e7c:	d013      	beq.n	8002ea6 <HAL_GPIO_Init+0x1fe>
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	4a47      	ldr	r2, [pc, #284]	; (8002fa0 <HAL_GPIO_Init+0x2f8>)
 8002e82:	4293      	cmp	r3, r2
 8002e84:	d00d      	beq.n	8002ea2 <HAL_GPIO_Init+0x1fa>
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	4a46      	ldr	r2, [pc, #280]	; (8002fa4 <HAL_GPIO_Init+0x2fc>)
 8002e8a:	4293      	cmp	r3, r2
 8002e8c:	d007      	beq.n	8002e9e <HAL_GPIO_Init+0x1f6>
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	4a45      	ldr	r2, [pc, #276]	; (8002fa8 <HAL_GPIO_Init+0x300>)
 8002e92:	4293      	cmp	r3, r2
 8002e94:	d101      	bne.n	8002e9a <HAL_GPIO_Init+0x1f2>
 8002e96:	2304      	movs	r3, #4
 8002e98:	e008      	b.n	8002eac <HAL_GPIO_Init+0x204>
 8002e9a:	2307      	movs	r3, #7
 8002e9c:	e006      	b.n	8002eac <HAL_GPIO_Init+0x204>
 8002e9e:	2303      	movs	r3, #3
 8002ea0:	e004      	b.n	8002eac <HAL_GPIO_Init+0x204>
 8002ea2:	2302      	movs	r3, #2
 8002ea4:	e002      	b.n	8002eac <HAL_GPIO_Init+0x204>
 8002ea6:	2301      	movs	r3, #1
 8002ea8:	e000      	b.n	8002eac <HAL_GPIO_Init+0x204>
 8002eaa:	2300      	movs	r3, #0
 8002eac:	69fa      	ldr	r2, [r7, #28]
 8002eae:	f002 0203 	and.w	r2, r2, #3
 8002eb2:	0092      	lsls	r2, r2, #2
 8002eb4:	4093      	lsls	r3, r2
 8002eb6:	69ba      	ldr	r2, [r7, #24]
 8002eb8:	4313      	orrs	r3, r2
 8002eba:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002ebc:	4935      	ldr	r1, [pc, #212]	; (8002f94 <HAL_GPIO_Init+0x2ec>)
 8002ebe:	69fb      	ldr	r3, [r7, #28]
 8002ec0:	089b      	lsrs	r3, r3, #2
 8002ec2:	3302      	adds	r3, #2
 8002ec4:	69ba      	ldr	r2, [r7, #24]
 8002ec6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002eca:	4b38      	ldr	r3, [pc, #224]	; (8002fac <HAL_GPIO_Init+0x304>)
 8002ecc:	689b      	ldr	r3, [r3, #8]
 8002ece:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ed0:	693b      	ldr	r3, [r7, #16]
 8002ed2:	43db      	mvns	r3, r3
 8002ed4:	69ba      	ldr	r2, [r7, #24]
 8002ed6:	4013      	ands	r3, r2
 8002ed8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002eda:	683b      	ldr	r3, [r7, #0]
 8002edc:	685b      	ldr	r3, [r3, #4]
 8002ede:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d003      	beq.n	8002eee <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002ee6:	69ba      	ldr	r2, [r7, #24]
 8002ee8:	693b      	ldr	r3, [r7, #16]
 8002eea:	4313      	orrs	r3, r2
 8002eec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002eee:	4a2f      	ldr	r2, [pc, #188]	; (8002fac <HAL_GPIO_Init+0x304>)
 8002ef0:	69bb      	ldr	r3, [r7, #24]
 8002ef2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002ef4:	4b2d      	ldr	r3, [pc, #180]	; (8002fac <HAL_GPIO_Init+0x304>)
 8002ef6:	68db      	ldr	r3, [r3, #12]
 8002ef8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002efa:	693b      	ldr	r3, [r7, #16]
 8002efc:	43db      	mvns	r3, r3
 8002efe:	69ba      	ldr	r2, [r7, #24]
 8002f00:	4013      	ands	r3, r2
 8002f02:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002f04:	683b      	ldr	r3, [r7, #0]
 8002f06:	685b      	ldr	r3, [r3, #4]
 8002f08:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d003      	beq.n	8002f18 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002f10:	69ba      	ldr	r2, [r7, #24]
 8002f12:	693b      	ldr	r3, [r7, #16]
 8002f14:	4313      	orrs	r3, r2
 8002f16:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002f18:	4a24      	ldr	r2, [pc, #144]	; (8002fac <HAL_GPIO_Init+0x304>)
 8002f1a:	69bb      	ldr	r3, [r7, #24]
 8002f1c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002f1e:	4b23      	ldr	r3, [pc, #140]	; (8002fac <HAL_GPIO_Init+0x304>)
 8002f20:	685b      	ldr	r3, [r3, #4]
 8002f22:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f24:	693b      	ldr	r3, [r7, #16]
 8002f26:	43db      	mvns	r3, r3
 8002f28:	69ba      	ldr	r2, [r7, #24]
 8002f2a:	4013      	ands	r3, r2
 8002f2c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002f2e:	683b      	ldr	r3, [r7, #0]
 8002f30:	685b      	ldr	r3, [r3, #4]
 8002f32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d003      	beq.n	8002f42 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002f3a:	69ba      	ldr	r2, [r7, #24]
 8002f3c:	693b      	ldr	r3, [r7, #16]
 8002f3e:	4313      	orrs	r3, r2
 8002f40:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002f42:	4a1a      	ldr	r2, [pc, #104]	; (8002fac <HAL_GPIO_Init+0x304>)
 8002f44:	69bb      	ldr	r3, [r7, #24]
 8002f46:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002f48:	4b18      	ldr	r3, [pc, #96]	; (8002fac <HAL_GPIO_Init+0x304>)
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f4e:	693b      	ldr	r3, [r7, #16]
 8002f50:	43db      	mvns	r3, r3
 8002f52:	69ba      	ldr	r2, [r7, #24]
 8002f54:	4013      	ands	r3, r2
 8002f56:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002f58:	683b      	ldr	r3, [r7, #0]
 8002f5a:	685b      	ldr	r3, [r3, #4]
 8002f5c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d003      	beq.n	8002f6c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002f64:	69ba      	ldr	r2, [r7, #24]
 8002f66:	693b      	ldr	r3, [r7, #16]
 8002f68:	4313      	orrs	r3, r2
 8002f6a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002f6c:	4a0f      	ldr	r2, [pc, #60]	; (8002fac <HAL_GPIO_Init+0x304>)
 8002f6e:	69bb      	ldr	r3, [r7, #24]
 8002f70:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002f72:	69fb      	ldr	r3, [r7, #28]
 8002f74:	3301      	adds	r3, #1
 8002f76:	61fb      	str	r3, [r7, #28]
 8002f78:	69fb      	ldr	r3, [r7, #28]
 8002f7a:	2b0f      	cmp	r3, #15
 8002f7c:	f67f aea2 	bls.w	8002cc4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002f80:	bf00      	nop
 8002f82:	bf00      	nop
 8002f84:	3724      	adds	r7, #36	; 0x24
 8002f86:	46bd      	mov	sp, r7
 8002f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f8c:	4770      	bx	lr
 8002f8e:	bf00      	nop
 8002f90:	40023800 	.word	0x40023800
 8002f94:	40013800 	.word	0x40013800
 8002f98:	40020000 	.word	0x40020000
 8002f9c:	40020400 	.word	0x40020400
 8002fa0:	40020800 	.word	0x40020800
 8002fa4:	40020c00 	.word	0x40020c00
 8002fa8:	40021000 	.word	0x40021000
 8002fac:	40013c00 	.word	0x40013c00

08002fb0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002fb0:	b480      	push	{r7}
 8002fb2:	b085      	sub	sp, #20
 8002fb4:	af00      	add	r7, sp, #0
 8002fb6:	6078      	str	r0, [r7, #4]
 8002fb8:	460b      	mov	r3, r1
 8002fba:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	691a      	ldr	r2, [r3, #16]
 8002fc0:	887b      	ldrh	r3, [r7, #2]
 8002fc2:	4013      	ands	r3, r2
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d002      	beq.n	8002fce <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002fc8:	2301      	movs	r3, #1
 8002fca:	73fb      	strb	r3, [r7, #15]
 8002fcc:	e001      	b.n	8002fd2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002fce:	2300      	movs	r3, #0
 8002fd0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002fd2:	7bfb      	ldrb	r3, [r7, #15]
}
 8002fd4:	4618      	mov	r0, r3
 8002fd6:	3714      	adds	r7, #20
 8002fd8:	46bd      	mov	sp, r7
 8002fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fde:	4770      	bx	lr

08002fe0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002fe0:	b480      	push	{r7}
 8002fe2:	b083      	sub	sp, #12
 8002fe4:	af00      	add	r7, sp, #0
 8002fe6:	6078      	str	r0, [r7, #4]
 8002fe8:	460b      	mov	r3, r1
 8002fea:	807b      	strh	r3, [r7, #2]
 8002fec:	4613      	mov	r3, r2
 8002fee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002ff0:	787b      	ldrb	r3, [r7, #1]
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d003      	beq.n	8002ffe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002ff6:	887a      	ldrh	r2, [r7, #2]
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002ffc:	e003      	b.n	8003006 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002ffe:	887b      	ldrh	r3, [r7, #2]
 8003000:	041a      	lsls	r2, r3, #16
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	619a      	str	r2, [r3, #24]
}
 8003006:	bf00      	nop
 8003008:	370c      	adds	r7, #12
 800300a:	46bd      	mov	sp, r7
 800300c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003010:	4770      	bx	lr
	...

08003014 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003014:	b580      	push	{r7, lr}
 8003016:	b082      	sub	sp, #8
 8003018:	af00      	add	r7, sp, #0
 800301a:	4603      	mov	r3, r0
 800301c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800301e:	4b08      	ldr	r3, [pc, #32]	; (8003040 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003020:	695a      	ldr	r2, [r3, #20]
 8003022:	88fb      	ldrh	r3, [r7, #6]
 8003024:	4013      	ands	r3, r2
 8003026:	2b00      	cmp	r3, #0
 8003028:	d006      	beq.n	8003038 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800302a:	4a05      	ldr	r2, [pc, #20]	; (8003040 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800302c:	88fb      	ldrh	r3, [r7, #6]
 800302e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003030:	88fb      	ldrh	r3, [r7, #6]
 8003032:	4618      	mov	r0, r3
 8003034:	f000 f806 	bl	8003044 <HAL_GPIO_EXTI_Callback>
  }
}
 8003038:	bf00      	nop
 800303a:	3708      	adds	r7, #8
 800303c:	46bd      	mov	sp, r7
 800303e:	bd80      	pop	{r7, pc}
 8003040:	40013c00 	.word	0x40013c00

08003044 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003044:	b480      	push	{r7}
 8003046:	b083      	sub	sp, #12
 8003048:	af00      	add	r7, sp, #0
 800304a:	4603      	mov	r3, r0
 800304c:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800304e:	bf00      	nop
 8003050:	370c      	adds	r7, #12
 8003052:	46bd      	mov	sp, r7
 8003054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003058:	4770      	bx	lr
	...

0800305c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800305c:	b580      	push	{r7, lr}
 800305e:	b084      	sub	sp, #16
 8003060:	af00      	add	r7, sp, #0
 8003062:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	2b00      	cmp	r3, #0
 8003068:	d101      	bne.n	800306e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800306a:	2301      	movs	r3, #1
 800306c:	e12b      	b.n	80032c6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003074:	b2db      	uxtb	r3, r3
 8003076:	2b00      	cmp	r3, #0
 8003078:	d106      	bne.n	8003088 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	2200      	movs	r2, #0
 800307e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003082:	6878      	ldr	r0, [r7, #4]
 8003084:	f7fe fcb2 	bl	80019ec <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	2224      	movs	r2, #36	; 0x24
 800308c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	681a      	ldr	r2, [r3, #0]
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	f022 0201 	bic.w	r2, r2, #1
 800309e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	681a      	ldr	r2, [r3, #0]
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80030ae:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	681a      	ldr	r2, [r3, #0]
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80030be:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80030c0:	f003 fe78 	bl	8006db4 <HAL_RCC_GetPCLK1Freq>
 80030c4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	685b      	ldr	r3, [r3, #4]
 80030ca:	4a81      	ldr	r2, [pc, #516]	; (80032d0 <HAL_I2C_Init+0x274>)
 80030cc:	4293      	cmp	r3, r2
 80030ce:	d807      	bhi.n	80030e0 <HAL_I2C_Init+0x84>
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	4a80      	ldr	r2, [pc, #512]	; (80032d4 <HAL_I2C_Init+0x278>)
 80030d4:	4293      	cmp	r3, r2
 80030d6:	bf94      	ite	ls
 80030d8:	2301      	movls	r3, #1
 80030da:	2300      	movhi	r3, #0
 80030dc:	b2db      	uxtb	r3, r3
 80030de:	e006      	b.n	80030ee <HAL_I2C_Init+0x92>
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	4a7d      	ldr	r2, [pc, #500]	; (80032d8 <HAL_I2C_Init+0x27c>)
 80030e4:	4293      	cmp	r3, r2
 80030e6:	bf94      	ite	ls
 80030e8:	2301      	movls	r3, #1
 80030ea:	2300      	movhi	r3, #0
 80030ec:	b2db      	uxtb	r3, r3
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d001      	beq.n	80030f6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80030f2:	2301      	movs	r3, #1
 80030f4:	e0e7      	b.n	80032c6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	4a78      	ldr	r2, [pc, #480]	; (80032dc <HAL_I2C_Init+0x280>)
 80030fa:	fba2 2303 	umull	r2, r3, r2, r3
 80030fe:	0c9b      	lsrs	r3, r3, #18
 8003100:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	685b      	ldr	r3, [r3, #4]
 8003108:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	68ba      	ldr	r2, [r7, #8]
 8003112:	430a      	orrs	r2, r1
 8003114:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	6a1b      	ldr	r3, [r3, #32]
 800311c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	685b      	ldr	r3, [r3, #4]
 8003124:	4a6a      	ldr	r2, [pc, #424]	; (80032d0 <HAL_I2C_Init+0x274>)
 8003126:	4293      	cmp	r3, r2
 8003128:	d802      	bhi.n	8003130 <HAL_I2C_Init+0xd4>
 800312a:	68bb      	ldr	r3, [r7, #8]
 800312c:	3301      	adds	r3, #1
 800312e:	e009      	b.n	8003144 <HAL_I2C_Init+0xe8>
 8003130:	68bb      	ldr	r3, [r7, #8]
 8003132:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003136:	fb02 f303 	mul.w	r3, r2, r3
 800313a:	4a69      	ldr	r2, [pc, #420]	; (80032e0 <HAL_I2C_Init+0x284>)
 800313c:	fba2 2303 	umull	r2, r3, r2, r3
 8003140:	099b      	lsrs	r3, r3, #6
 8003142:	3301      	adds	r3, #1
 8003144:	687a      	ldr	r2, [r7, #4]
 8003146:	6812      	ldr	r2, [r2, #0]
 8003148:	430b      	orrs	r3, r1
 800314a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	69db      	ldr	r3, [r3, #28]
 8003152:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003156:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	685b      	ldr	r3, [r3, #4]
 800315e:	495c      	ldr	r1, [pc, #368]	; (80032d0 <HAL_I2C_Init+0x274>)
 8003160:	428b      	cmp	r3, r1
 8003162:	d819      	bhi.n	8003198 <HAL_I2C_Init+0x13c>
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	1e59      	subs	r1, r3, #1
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	685b      	ldr	r3, [r3, #4]
 800316c:	005b      	lsls	r3, r3, #1
 800316e:	fbb1 f3f3 	udiv	r3, r1, r3
 8003172:	1c59      	adds	r1, r3, #1
 8003174:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003178:	400b      	ands	r3, r1
 800317a:	2b00      	cmp	r3, #0
 800317c:	d00a      	beq.n	8003194 <HAL_I2C_Init+0x138>
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	1e59      	subs	r1, r3, #1
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	685b      	ldr	r3, [r3, #4]
 8003186:	005b      	lsls	r3, r3, #1
 8003188:	fbb1 f3f3 	udiv	r3, r1, r3
 800318c:	3301      	adds	r3, #1
 800318e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003192:	e051      	b.n	8003238 <HAL_I2C_Init+0x1dc>
 8003194:	2304      	movs	r3, #4
 8003196:	e04f      	b.n	8003238 <HAL_I2C_Init+0x1dc>
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	689b      	ldr	r3, [r3, #8]
 800319c:	2b00      	cmp	r3, #0
 800319e:	d111      	bne.n	80031c4 <HAL_I2C_Init+0x168>
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	1e58      	subs	r0, r3, #1
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	6859      	ldr	r1, [r3, #4]
 80031a8:	460b      	mov	r3, r1
 80031aa:	005b      	lsls	r3, r3, #1
 80031ac:	440b      	add	r3, r1
 80031ae:	fbb0 f3f3 	udiv	r3, r0, r3
 80031b2:	3301      	adds	r3, #1
 80031b4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	bf0c      	ite	eq
 80031bc:	2301      	moveq	r3, #1
 80031be:	2300      	movne	r3, #0
 80031c0:	b2db      	uxtb	r3, r3
 80031c2:	e012      	b.n	80031ea <HAL_I2C_Init+0x18e>
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	1e58      	subs	r0, r3, #1
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	6859      	ldr	r1, [r3, #4]
 80031cc:	460b      	mov	r3, r1
 80031ce:	009b      	lsls	r3, r3, #2
 80031d0:	440b      	add	r3, r1
 80031d2:	0099      	lsls	r1, r3, #2
 80031d4:	440b      	add	r3, r1
 80031d6:	fbb0 f3f3 	udiv	r3, r0, r3
 80031da:	3301      	adds	r3, #1
 80031dc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	bf0c      	ite	eq
 80031e4:	2301      	moveq	r3, #1
 80031e6:	2300      	movne	r3, #0
 80031e8:	b2db      	uxtb	r3, r3
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d001      	beq.n	80031f2 <HAL_I2C_Init+0x196>
 80031ee:	2301      	movs	r3, #1
 80031f0:	e022      	b.n	8003238 <HAL_I2C_Init+0x1dc>
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	689b      	ldr	r3, [r3, #8]
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d10e      	bne.n	8003218 <HAL_I2C_Init+0x1bc>
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	1e58      	subs	r0, r3, #1
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	6859      	ldr	r1, [r3, #4]
 8003202:	460b      	mov	r3, r1
 8003204:	005b      	lsls	r3, r3, #1
 8003206:	440b      	add	r3, r1
 8003208:	fbb0 f3f3 	udiv	r3, r0, r3
 800320c:	3301      	adds	r3, #1
 800320e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003212:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003216:	e00f      	b.n	8003238 <HAL_I2C_Init+0x1dc>
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	1e58      	subs	r0, r3, #1
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	6859      	ldr	r1, [r3, #4]
 8003220:	460b      	mov	r3, r1
 8003222:	009b      	lsls	r3, r3, #2
 8003224:	440b      	add	r3, r1
 8003226:	0099      	lsls	r1, r3, #2
 8003228:	440b      	add	r3, r1
 800322a:	fbb0 f3f3 	udiv	r3, r0, r3
 800322e:	3301      	adds	r3, #1
 8003230:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003234:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003238:	6879      	ldr	r1, [r7, #4]
 800323a:	6809      	ldr	r1, [r1, #0]
 800323c:	4313      	orrs	r3, r2
 800323e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	69da      	ldr	r2, [r3, #28]
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	6a1b      	ldr	r3, [r3, #32]
 8003252:	431a      	orrs	r2, r3
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	430a      	orrs	r2, r1
 800325a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	689b      	ldr	r3, [r3, #8]
 8003262:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003266:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800326a:	687a      	ldr	r2, [r7, #4]
 800326c:	6911      	ldr	r1, [r2, #16]
 800326e:	687a      	ldr	r2, [r7, #4]
 8003270:	68d2      	ldr	r2, [r2, #12]
 8003272:	4311      	orrs	r1, r2
 8003274:	687a      	ldr	r2, [r7, #4]
 8003276:	6812      	ldr	r2, [r2, #0]
 8003278:	430b      	orrs	r3, r1
 800327a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	68db      	ldr	r3, [r3, #12]
 8003282:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	695a      	ldr	r2, [r3, #20]
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	699b      	ldr	r3, [r3, #24]
 800328e:	431a      	orrs	r2, r3
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	430a      	orrs	r2, r1
 8003296:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	681a      	ldr	r2, [r3, #0]
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	f042 0201 	orr.w	r2, r2, #1
 80032a6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	2200      	movs	r2, #0
 80032ac:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	2220      	movs	r2, #32
 80032b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	2200      	movs	r2, #0
 80032ba:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	2200      	movs	r2, #0
 80032c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80032c4:	2300      	movs	r3, #0
}
 80032c6:	4618      	mov	r0, r3
 80032c8:	3710      	adds	r7, #16
 80032ca:	46bd      	mov	sp, r7
 80032cc:	bd80      	pop	{r7, pc}
 80032ce:	bf00      	nop
 80032d0:	000186a0 	.word	0x000186a0
 80032d4:	001e847f 	.word	0x001e847f
 80032d8:	003d08ff 	.word	0x003d08ff
 80032dc:	431bde83 	.word	0x431bde83
 80032e0:	10624dd3 	.word	0x10624dd3

080032e4 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80032e4:	b580      	push	{r7, lr}
 80032e6:	b088      	sub	sp, #32
 80032e8:	af02      	add	r7, sp, #8
 80032ea:	60f8      	str	r0, [r7, #12]
 80032ec:	607a      	str	r2, [r7, #4]
 80032ee:	461a      	mov	r2, r3
 80032f0:	460b      	mov	r3, r1
 80032f2:	817b      	strh	r3, [r7, #10]
 80032f4:	4613      	mov	r3, r2
 80032f6:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80032f8:	f7ff fb24 	bl	8002944 <HAL_GetTick>
 80032fc:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003304:	b2db      	uxtb	r3, r3
 8003306:	2b20      	cmp	r3, #32
 8003308:	f040 80e0 	bne.w	80034cc <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800330c:	697b      	ldr	r3, [r7, #20]
 800330e:	9300      	str	r3, [sp, #0]
 8003310:	2319      	movs	r3, #25
 8003312:	2201      	movs	r2, #1
 8003314:	4970      	ldr	r1, [pc, #448]	; (80034d8 <HAL_I2C_Master_Transmit+0x1f4>)
 8003316:	68f8      	ldr	r0, [r7, #12]
 8003318:	f002 feb2 	bl	8006080 <I2C_WaitOnFlagUntilTimeout>
 800331c:	4603      	mov	r3, r0
 800331e:	2b00      	cmp	r3, #0
 8003320:	d001      	beq.n	8003326 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8003322:	2302      	movs	r3, #2
 8003324:	e0d3      	b.n	80034ce <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800332c:	2b01      	cmp	r3, #1
 800332e:	d101      	bne.n	8003334 <HAL_I2C_Master_Transmit+0x50>
 8003330:	2302      	movs	r3, #2
 8003332:	e0cc      	b.n	80034ce <HAL_I2C_Master_Transmit+0x1ea>
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	2201      	movs	r2, #1
 8003338:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	f003 0301 	and.w	r3, r3, #1
 8003346:	2b01      	cmp	r3, #1
 8003348:	d007      	beq.n	800335a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	681a      	ldr	r2, [r3, #0]
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	f042 0201 	orr.w	r2, r2, #1
 8003358:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	681a      	ldr	r2, [r3, #0]
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003368:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	2221      	movs	r2, #33	; 0x21
 800336e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	2210      	movs	r2, #16
 8003376:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	2200      	movs	r2, #0
 800337e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	687a      	ldr	r2, [r7, #4]
 8003384:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	893a      	ldrh	r2, [r7, #8]
 800338a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003390:	b29a      	uxth	r2, r3
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	4a50      	ldr	r2, [pc, #320]	; (80034dc <HAL_I2C_Master_Transmit+0x1f8>)
 800339a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800339c:	8979      	ldrh	r1, [r7, #10]
 800339e:	697b      	ldr	r3, [r7, #20]
 80033a0:	6a3a      	ldr	r2, [r7, #32]
 80033a2:	68f8      	ldr	r0, [r7, #12]
 80033a4:	f002 faf6 	bl	8005994 <I2C_MasterRequestWrite>
 80033a8:	4603      	mov	r3, r0
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d001      	beq.n	80033b2 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80033ae:	2301      	movs	r3, #1
 80033b0:	e08d      	b.n	80034ce <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80033b2:	2300      	movs	r3, #0
 80033b4:	613b      	str	r3, [r7, #16]
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	695b      	ldr	r3, [r3, #20]
 80033bc:	613b      	str	r3, [r7, #16]
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	699b      	ldr	r3, [r3, #24]
 80033c4:	613b      	str	r3, [r7, #16]
 80033c6:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80033c8:	e066      	b.n	8003498 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80033ca:	697a      	ldr	r2, [r7, #20]
 80033cc:	6a39      	ldr	r1, [r7, #32]
 80033ce:	68f8      	ldr	r0, [r7, #12]
 80033d0:	f002 ff2c 	bl	800622c <I2C_WaitOnTXEFlagUntilTimeout>
 80033d4:	4603      	mov	r3, r0
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d00d      	beq.n	80033f6 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033de:	2b04      	cmp	r3, #4
 80033e0:	d107      	bne.n	80033f2 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	681a      	ldr	r2, [r3, #0]
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80033f0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80033f2:	2301      	movs	r3, #1
 80033f4:	e06b      	b.n	80034ce <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033fa:	781a      	ldrb	r2, [r3, #0]
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003406:	1c5a      	adds	r2, r3, #1
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003410:	b29b      	uxth	r3, r3
 8003412:	3b01      	subs	r3, #1
 8003414:	b29a      	uxth	r2, r3
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800341e:	3b01      	subs	r3, #1
 8003420:	b29a      	uxth	r2, r3
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	695b      	ldr	r3, [r3, #20]
 800342c:	f003 0304 	and.w	r3, r3, #4
 8003430:	2b04      	cmp	r3, #4
 8003432:	d11b      	bne.n	800346c <HAL_I2C_Master_Transmit+0x188>
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003438:	2b00      	cmp	r3, #0
 800343a:	d017      	beq.n	800346c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003440:	781a      	ldrb	r2, [r3, #0]
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800344c:	1c5a      	adds	r2, r3, #1
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003456:	b29b      	uxth	r3, r3
 8003458:	3b01      	subs	r3, #1
 800345a:	b29a      	uxth	r2, r3
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003464:	3b01      	subs	r3, #1
 8003466:	b29a      	uxth	r2, r3
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800346c:	697a      	ldr	r2, [r7, #20]
 800346e:	6a39      	ldr	r1, [r7, #32]
 8003470:	68f8      	ldr	r0, [r7, #12]
 8003472:	f002 ff1c 	bl	80062ae <I2C_WaitOnBTFFlagUntilTimeout>
 8003476:	4603      	mov	r3, r0
 8003478:	2b00      	cmp	r3, #0
 800347a:	d00d      	beq.n	8003498 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003480:	2b04      	cmp	r3, #4
 8003482:	d107      	bne.n	8003494 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	681a      	ldr	r2, [r3, #0]
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003492:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003494:	2301      	movs	r3, #1
 8003496:	e01a      	b.n	80034ce <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800349c:	2b00      	cmp	r3, #0
 800349e:	d194      	bne.n	80033ca <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	681a      	ldr	r2, [r3, #0]
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80034ae:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	2220      	movs	r2, #32
 80034b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	2200      	movs	r2, #0
 80034bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	2200      	movs	r2, #0
 80034c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80034c8:	2300      	movs	r3, #0
 80034ca:	e000      	b.n	80034ce <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80034cc:	2302      	movs	r3, #2
  }
}
 80034ce:	4618      	mov	r0, r3
 80034d0:	3718      	adds	r7, #24
 80034d2:	46bd      	mov	sp, r7
 80034d4:	bd80      	pop	{r7, pc}
 80034d6:	bf00      	nop
 80034d8:	00100002 	.word	0x00100002
 80034dc:	ffff0000 	.word	0xffff0000

080034e0 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80034e0:	b580      	push	{r7, lr}
 80034e2:	b08c      	sub	sp, #48	; 0x30
 80034e4:	af02      	add	r7, sp, #8
 80034e6:	60f8      	str	r0, [r7, #12]
 80034e8:	607a      	str	r2, [r7, #4]
 80034ea:	461a      	mov	r2, r3
 80034ec:	460b      	mov	r3, r1
 80034ee:	817b      	strh	r3, [r7, #10]
 80034f0:	4613      	mov	r3, r2
 80034f2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80034f4:	f7ff fa26 	bl	8002944 <HAL_GetTick>
 80034f8:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003500:	b2db      	uxtb	r3, r3
 8003502:	2b20      	cmp	r3, #32
 8003504:	f040 820b 	bne.w	800391e <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003508:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800350a:	9300      	str	r3, [sp, #0]
 800350c:	2319      	movs	r3, #25
 800350e:	2201      	movs	r2, #1
 8003510:	497c      	ldr	r1, [pc, #496]	; (8003704 <HAL_I2C_Master_Receive+0x224>)
 8003512:	68f8      	ldr	r0, [r7, #12]
 8003514:	f002 fdb4 	bl	8006080 <I2C_WaitOnFlagUntilTimeout>
 8003518:	4603      	mov	r3, r0
 800351a:	2b00      	cmp	r3, #0
 800351c:	d001      	beq.n	8003522 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 800351e:	2302      	movs	r3, #2
 8003520:	e1fe      	b.n	8003920 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003528:	2b01      	cmp	r3, #1
 800352a:	d101      	bne.n	8003530 <HAL_I2C_Master_Receive+0x50>
 800352c:	2302      	movs	r3, #2
 800352e:	e1f7      	b.n	8003920 <HAL_I2C_Master_Receive+0x440>
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	2201      	movs	r2, #1
 8003534:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	f003 0301 	and.w	r3, r3, #1
 8003542:	2b01      	cmp	r3, #1
 8003544:	d007      	beq.n	8003556 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	681a      	ldr	r2, [r3, #0]
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	f042 0201 	orr.w	r2, r2, #1
 8003554:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	681a      	ldr	r2, [r3, #0]
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003564:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	2222      	movs	r2, #34	; 0x22
 800356a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	2210      	movs	r2, #16
 8003572:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	2200      	movs	r2, #0
 800357a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	687a      	ldr	r2, [r7, #4]
 8003580:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	893a      	ldrh	r2, [r7, #8]
 8003586:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800358c:	b29a      	uxth	r2, r3
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	4a5c      	ldr	r2, [pc, #368]	; (8003708 <HAL_I2C_Master_Receive+0x228>)
 8003596:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003598:	8979      	ldrh	r1, [r7, #10]
 800359a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800359c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800359e:	68f8      	ldr	r0, [r7, #12]
 80035a0:	f002 fa7a 	bl	8005a98 <I2C_MasterRequestRead>
 80035a4:	4603      	mov	r3, r0
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d001      	beq.n	80035ae <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 80035aa:	2301      	movs	r3, #1
 80035ac:	e1b8      	b.n	8003920 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d113      	bne.n	80035de <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80035b6:	2300      	movs	r3, #0
 80035b8:	623b      	str	r3, [r7, #32]
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	695b      	ldr	r3, [r3, #20]
 80035c0:	623b      	str	r3, [r7, #32]
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	699b      	ldr	r3, [r3, #24]
 80035c8:	623b      	str	r3, [r7, #32]
 80035ca:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	681a      	ldr	r2, [r3, #0]
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80035da:	601a      	str	r2, [r3, #0]
 80035dc:	e18c      	b.n	80038f8 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80035e2:	2b01      	cmp	r3, #1
 80035e4:	d11b      	bne.n	800361e <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	681a      	ldr	r2, [r3, #0]
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80035f4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80035f6:	2300      	movs	r3, #0
 80035f8:	61fb      	str	r3, [r7, #28]
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	695b      	ldr	r3, [r3, #20]
 8003600:	61fb      	str	r3, [r7, #28]
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	699b      	ldr	r3, [r3, #24]
 8003608:	61fb      	str	r3, [r7, #28]
 800360a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	681a      	ldr	r2, [r3, #0]
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800361a:	601a      	str	r2, [r3, #0]
 800361c:	e16c      	b.n	80038f8 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003622:	2b02      	cmp	r3, #2
 8003624:	d11b      	bne.n	800365e <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	681a      	ldr	r2, [r3, #0]
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003634:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	681a      	ldr	r2, [r3, #0]
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003644:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003646:	2300      	movs	r3, #0
 8003648:	61bb      	str	r3, [r7, #24]
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	695b      	ldr	r3, [r3, #20]
 8003650:	61bb      	str	r3, [r7, #24]
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	699b      	ldr	r3, [r3, #24]
 8003658:	61bb      	str	r3, [r7, #24]
 800365a:	69bb      	ldr	r3, [r7, #24]
 800365c:	e14c      	b.n	80038f8 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	681a      	ldr	r2, [r3, #0]
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800366c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800366e:	2300      	movs	r3, #0
 8003670:	617b      	str	r3, [r7, #20]
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	695b      	ldr	r3, [r3, #20]
 8003678:	617b      	str	r3, [r7, #20]
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	699b      	ldr	r3, [r3, #24]
 8003680:	617b      	str	r3, [r7, #20]
 8003682:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003684:	e138      	b.n	80038f8 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800368a:	2b03      	cmp	r3, #3
 800368c:	f200 80f1 	bhi.w	8003872 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003694:	2b01      	cmp	r3, #1
 8003696:	d123      	bne.n	80036e0 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003698:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800369a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800369c:	68f8      	ldr	r0, [r7, #12]
 800369e:	f002 fe79 	bl	8006394 <I2C_WaitOnRXNEFlagUntilTimeout>
 80036a2:	4603      	mov	r3, r0
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d001      	beq.n	80036ac <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 80036a8:	2301      	movs	r3, #1
 80036aa:	e139      	b.n	8003920 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	691a      	ldr	r2, [r3, #16]
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036b6:	b2d2      	uxtb	r2, r2
 80036b8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036be:	1c5a      	adds	r2, r3, #1
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036c8:	3b01      	subs	r3, #1
 80036ca:	b29a      	uxth	r2, r3
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036d4:	b29b      	uxth	r3, r3
 80036d6:	3b01      	subs	r3, #1
 80036d8:	b29a      	uxth	r2, r3
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	855a      	strh	r2, [r3, #42]	; 0x2a
 80036de:	e10b      	b.n	80038f8 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036e4:	2b02      	cmp	r3, #2
 80036e6:	d14e      	bne.n	8003786 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80036e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036ea:	9300      	str	r3, [sp, #0]
 80036ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036ee:	2200      	movs	r2, #0
 80036f0:	4906      	ldr	r1, [pc, #24]	; (800370c <HAL_I2C_Master_Receive+0x22c>)
 80036f2:	68f8      	ldr	r0, [r7, #12]
 80036f4:	f002 fcc4 	bl	8006080 <I2C_WaitOnFlagUntilTimeout>
 80036f8:	4603      	mov	r3, r0
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d008      	beq.n	8003710 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 80036fe:	2301      	movs	r3, #1
 8003700:	e10e      	b.n	8003920 <HAL_I2C_Master_Receive+0x440>
 8003702:	bf00      	nop
 8003704:	00100002 	.word	0x00100002
 8003708:	ffff0000 	.word	0xffff0000
 800370c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	681a      	ldr	r2, [r3, #0]
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800371e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	691a      	ldr	r2, [r3, #16]
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800372a:	b2d2      	uxtb	r2, r2
 800372c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003732:	1c5a      	adds	r2, r3, #1
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800373c:	3b01      	subs	r3, #1
 800373e:	b29a      	uxth	r2, r3
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003748:	b29b      	uxth	r3, r3
 800374a:	3b01      	subs	r3, #1
 800374c:	b29a      	uxth	r2, r3
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	691a      	ldr	r2, [r3, #16]
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800375c:	b2d2      	uxtb	r2, r2
 800375e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003764:	1c5a      	adds	r2, r3, #1
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800376e:	3b01      	subs	r3, #1
 8003770:	b29a      	uxth	r2, r3
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800377a:	b29b      	uxth	r3, r3
 800377c:	3b01      	subs	r3, #1
 800377e:	b29a      	uxth	r2, r3
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003784:	e0b8      	b.n	80038f8 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003786:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003788:	9300      	str	r3, [sp, #0]
 800378a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800378c:	2200      	movs	r2, #0
 800378e:	4966      	ldr	r1, [pc, #408]	; (8003928 <HAL_I2C_Master_Receive+0x448>)
 8003790:	68f8      	ldr	r0, [r7, #12]
 8003792:	f002 fc75 	bl	8006080 <I2C_WaitOnFlagUntilTimeout>
 8003796:	4603      	mov	r3, r0
 8003798:	2b00      	cmp	r3, #0
 800379a:	d001      	beq.n	80037a0 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 800379c:	2301      	movs	r3, #1
 800379e:	e0bf      	b.n	8003920 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	681a      	ldr	r2, [r3, #0]
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80037ae:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	691a      	ldr	r2, [r3, #16]
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037ba:	b2d2      	uxtb	r2, r2
 80037bc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037c2:	1c5a      	adds	r2, r3, #1
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80037cc:	3b01      	subs	r3, #1
 80037ce:	b29a      	uxth	r2, r3
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80037d8:	b29b      	uxth	r3, r3
 80037da:	3b01      	subs	r3, #1
 80037dc:	b29a      	uxth	r2, r3
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80037e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037e4:	9300      	str	r3, [sp, #0]
 80037e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80037e8:	2200      	movs	r2, #0
 80037ea:	494f      	ldr	r1, [pc, #316]	; (8003928 <HAL_I2C_Master_Receive+0x448>)
 80037ec:	68f8      	ldr	r0, [r7, #12]
 80037ee:	f002 fc47 	bl	8006080 <I2C_WaitOnFlagUntilTimeout>
 80037f2:	4603      	mov	r3, r0
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d001      	beq.n	80037fc <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 80037f8:	2301      	movs	r3, #1
 80037fa:	e091      	b.n	8003920 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	681a      	ldr	r2, [r3, #0]
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800380a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	691a      	ldr	r2, [r3, #16]
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003816:	b2d2      	uxtb	r2, r2
 8003818:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800381e:	1c5a      	adds	r2, r3, #1
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003828:	3b01      	subs	r3, #1
 800382a:	b29a      	uxth	r2, r3
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003834:	b29b      	uxth	r3, r3
 8003836:	3b01      	subs	r3, #1
 8003838:	b29a      	uxth	r2, r3
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	691a      	ldr	r2, [r3, #16]
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003848:	b2d2      	uxtb	r2, r2
 800384a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003850:	1c5a      	adds	r2, r3, #1
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800385a:	3b01      	subs	r3, #1
 800385c:	b29a      	uxth	r2, r3
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003866:	b29b      	uxth	r3, r3
 8003868:	3b01      	subs	r3, #1
 800386a:	b29a      	uxth	r2, r3
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003870:	e042      	b.n	80038f8 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003872:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003874:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003876:	68f8      	ldr	r0, [r7, #12]
 8003878:	f002 fd8c 	bl	8006394 <I2C_WaitOnRXNEFlagUntilTimeout>
 800387c:	4603      	mov	r3, r0
 800387e:	2b00      	cmp	r3, #0
 8003880:	d001      	beq.n	8003886 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8003882:	2301      	movs	r3, #1
 8003884:	e04c      	b.n	8003920 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	691a      	ldr	r2, [r3, #16]
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003890:	b2d2      	uxtb	r2, r2
 8003892:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003898:	1c5a      	adds	r2, r3, #1
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80038a2:	3b01      	subs	r3, #1
 80038a4:	b29a      	uxth	r2, r3
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038ae:	b29b      	uxth	r3, r3
 80038b0:	3b01      	subs	r3, #1
 80038b2:	b29a      	uxth	r2, r3
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	695b      	ldr	r3, [r3, #20]
 80038be:	f003 0304 	and.w	r3, r3, #4
 80038c2:	2b04      	cmp	r3, #4
 80038c4:	d118      	bne.n	80038f8 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	691a      	ldr	r2, [r3, #16]
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038d0:	b2d2      	uxtb	r2, r2
 80038d2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038d8:	1c5a      	adds	r2, r3, #1
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80038e2:	3b01      	subs	r3, #1
 80038e4:	b29a      	uxth	r2, r3
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038ee:	b29b      	uxth	r3, r3
 80038f0:	3b01      	subs	r3, #1
 80038f2:	b29a      	uxth	r2, r3
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	f47f aec2 	bne.w	8003686 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	2220      	movs	r2, #32
 8003906:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	2200      	movs	r2, #0
 800390e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	2200      	movs	r2, #0
 8003916:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800391a:	2300      	movs	r3, #0
 800391c:	e000      	b.n	8003920 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 800391e:	2302      	movs	r3, #2
  }
}
 8003920:	4618      	mov	r0, r3
 8003922:	3728      	adds	r7, #40	; 0x28
 8003924:	46bd      	mov	sp, r7
 8003926:	bd80      	pop	{r7, pc}
 8003928:	00010004 	.word	0x00010004

0800392c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800392c:	b580      	push	{r7, lr}
 800392e:	b088      	sub	sp, #32
 8003930:	af02      	add	r7, sp, #8
 8003932:	60f8      	str	r0, [r7, #12]
 8003934:	4608      	mov	r0, r1
 8003936:	4611      	mov	r1, r2
 8003938:	461a      	mov	r2, r3
 800393a:	4603      	mov	r3, r0
 800393c:	817b      	strh	r3, [r7, #10]
 800393e:	460b      	mov	r3, r1
 8003940:	813b      	strh	r3, [r7, #8]
 8003942:	4613      	mov	r3, r2
 8003944:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003946:	f7fe fffd 	bl	8002944 <HAL_GetTick>
 800394a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003952:	b2db      	uxtb	r3, r3
 8003954:	2b20      	cmp	r3, #32
 8003956:	f040 80d9 	bne.w	8003b0c <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800395a:	697b      	ldr	r3, [r7, #20]
 800395c:	9300      	str	r3, [sp, #0]
 800395e:	2319      	movs	r3, #25
 8003960:	2201      	movs	r2, #1
 8003962:	496d      	ldr	r1, [pc, #436]	; (8003b18 <HAL_I2C_Mem_Write+0x1ec>)
 8003964:	68f8      	ldr	r0, [r7, #12]
 8003966:	f002 fb8b 	bl	8006080 <I2C_WaitOnFlagUntilTimeout>
 800396a:	4603      	mov	r3, r0
 800396c:	2b00      	cmp	r3, #0
 800396e:	d001      	beq.n	8003974 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003970:	2302      	movs	r3, #2
 8003972:	e0cc      	b.n	8003b0e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800397a:	2b01      	cmp	r3, #1
 800397c:	d101      	bne.n	8003982 <HAL_I2C_Mem_Write+0x56>
 800397e:	2302      	movs	r3, #2
 8003980:	e0c5      	b.n	8003b0e <HAL_I2C_Mem_Write+0x1e2>
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	2201      	movs	r2, #1
 8003986:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	f003 0301 	and.w	r3, r3, #1
 8003994:	2b01      	cmp	r3, #1
 8003996:	d007      	beq.n	80039a8 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	681a      	ldr	r2, [r3, #0]
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	f042 0201 	orr.w	r2, r2, #1
 80039a6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	681a      	ldr	r2, [r3, #0]
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80039b6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	2221      	movs	r2, #33	; 0x21
 80039bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	2240      	movs	r2, #64	; 0x40
 80039c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	2200      	movs	r2, #0
 80039cc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	6a3a      	ldr	r2, [r7, #32]
 80039d2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80039d8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80039de:	b29a      	uxth	r2, r3
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	4a4d      	ldr	r2, [pc, #308]	; (8003b1c <HAL_I2C_Mem_Write+0x1f0>)
 80039e8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80039ea:	88f8      	ldrh	r0, [r7, #6]
 80039ec:	893a      	ldrh	r2, [r7, #8]
 80039ee:	8979      	ldrh	r1, [r7, #10]
 80039f0:	697b      	ldr	r3, [r7, #20]
 80039f2:	9301      	str	r3, [sp, #4]
 80039f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80039f6:	9300      	str	r3, [sp, #0]
 80039f8:	4603      	mov	r3, r0
 80039fa:	68f8      	ldr	r0, [r7, #12]
 80039fc:	f002 f91a 	bl	8005c34 <I2C_RequestMemoryWrite>
 8003a00:	4603      	mov	r3, r0
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d052      	beq.n	8003aac <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8003a06:	2301      	movs	r3, #1
 8003a08:	e081      	b.n	8003b0e <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003a0a:	697a      	ldr	r2, [r7, #20]
 8003a0c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003a0e:	68f8      	ldr	r0, [r7, #12]
 8003a10:	f002 fc0c 	bl	800622c <I2C_WaitOnTXEFlagUntilTimeout>
 8003a14:	4603      	mov	r3, r0
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d00d      	beq.n	8003a36 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a1e:	2b04      	cmp	r3, #4
 8003a20:	d107      	bne.n	8003a32 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	681a      	ldr	r2, [r3, #0]
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003a30:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003a32:	2301      	movs	r3, #1
 8003a34:	e06b      	b.n	8003b0e <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a3a:	781a      	ldrb	r2, [r3, #0]
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a46:	1c5a      	adds	r2, r3, #1
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a50:	3b01      	subs	r3, #1
 8003a52:	b29a      	uxth	r2, r3
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a5c:	b29b      	uxth	r3, r3
 8003a5e:	3b01      	subs	r3, #1
 8003a60:	b29a      	uxth	r2, r3
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	695b      	ldr	r3, [r3, #20]
 8003a6c:	f003 0304 	and.w	r3, r3, #4
 8003a70:	2b04      	cmp	r3, #4
 8003a72:	d11b      	bne.n	8003aac <HAL_I2C_Mem_Write+0x180>
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d017      	beq.n	8003aac <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a80:	781a      	ldrb	r2, [r3, #0]
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a8c:	1c5a      	adds	r2, r3, #1
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a96:	3b01      	subs	r3, #1
 8003a98:	b29a      	uxth	r2, r3
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003aa2:	b29b      	uxth	r3, r3
 8003aa4:	3b01      	subs	r3, #1
 8003aa6:	b29a      	uxth	r2, r3
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d1aa      	bne.n	8003a0a <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003ab4:	697a      	ldr	r2, [r7, #20]
 8003ab6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003ab8:	68f8      	ldr	r0, [r7, #12]
 8003aba:	f002 fbf8 	bl	80062ae <I2C_WaitOnBTFFlagUntilTimeout>
 8003abe:	4603      	mov	r3, r0
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d00d      	beq.n	8003ae0 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ac8:	2b04      	cmp	r3, #4
 8003aca:	d107      	bne.n	8003adc <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	681a      	ldr	r2, [r3, #0]
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003ada:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003adc:	2301      	movs	r3, #1
 8003ade:	e016      	b.n	8003b0e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	681a      	ldr	r2, [r3, #0]
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003aee:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	2220      	movs	r2, #32
 8003af4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	2200      	movs	r2, #0
 8003afc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	2200      	movs	r2, #0
 8003b04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003b08:	2300      	movs	r3, #0
 8003b0a:	e000      	b.n	8003b0e <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003b0c:	2302      	movs	r3, #2
  }
}
 8003b0e:	4618      	mov	r0, r3
 8003b10:	3718      	adds	r7, #24
 8003b12:	46bd      	mov	sp, r7
 8003b14:	bd80      	pop	{r7, pc}
 8003b16:	bf00      	nop
 8003b18:	00100002 	.word	0x00100002
 8003b1c:	ffff0000 	.word	0xffff0000

08003b20 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003b20:	b580      	push	{r7, lr}
 8003b22:	b08c      	sub	sp, #48	; 0x30
 8003b24:	af02      	add	r7, sp, #8
 8003b26:	60f8      	str	r0, [r7, #12]
 8003b28:	4608      	mov	r0, r1
 8003b2a:	4611      	mov	r1, r2
 8003b2c:	461a      	mov	r2, r3
 8003b2e:	4603      	mov	r3, r0
 8003b30:	817b      	strh	r3, [r7, #10]
 8003b32:	460b      	mov	r3, r1
 8003b34:	813b      	strh	r3, [r7, #8]
 8003b36:	4613      	mov	r3, r2
 8003b38:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003b3a:	f7fe ff03 	bl	8002944 <HAL_GetTick>
 8003b3e:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003b46:	b2db      	uxtb	r3, r3
 8003b48:	2b20      	cmp	r3, #32
 8003b4a:	f040 8208 	bne.w	8003f5e <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003b4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b50:	9300      	str	r3, [sp, #0]
 8003b52:	2319      	movs	r3, #25
 8003b54:	2201      	movs	r2, #1
 8003b56:	497b      	ldr	r1, [pc, #492]	; (8003d44 <HAL_I2C_Mem_Read+0x224>)
 8003b58:	68f8      	ldr	r0, [r7, #12]
 8003b5a:	f002 fa91 	bl	8006080 <I2C_WaitOnFlagUntilTimeout>
 8003b5e:	4603      	mov	r3, r0
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d001      	beq.n	8003b68 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8003b64:	2302      	movs	r3, #2
 8003b66:	e1fb      	b.n	8003f60 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003b6e:	2b01      	cmp	r3, #1
 8003b70:	d101      	bne.n	8003b76 <HAL_I2C_Mem_Read+0x56>
 8003b72:	2302      	movs	r3, #2
 8003b74:	e1f4      	b.n	8003f60 <HAL_I2C_Mem_Read+0x440>
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	2201      	movs	r2, #1
 8003b7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	f003 0301 	and.w	r3, r3, #1
 8003b88:	2b01      	cmp	r3, #1
 8003b8a:	d007      	beq.n	8003b9c <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	681a      	ldr	r2, [r3, #0]
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	f042 0201 	orr.w	r2, r2, #1
 8003b9a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	681a      	ldr	r2, [r3, #0]
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003baa:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	2222      	movs	r2, #34	; 0x22
 8003bb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	2240      	movs	r2, #64	; 0x40
 8003bb8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	2200      	movs	r2, #0
 8003bc0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003bc6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8003bcc:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003bd2:	b29a      	uxth	r2, r3
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	4a5b      	ldr	r2, [pc, #364]	; (8003d48 <HAL_I2C_Mem_Read+0x228>)
 8003bdc:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003bde:	88f8      	ldrh	r0, [r7, #6]
 8003be0:	893a      	ldrh	r2, [r7, #8]
 8003be2:	8979      	ldrh	r1, [r7, #10]
 8003be4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003be6:	9301      	str	r3, [sp, #4]
 8003be8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003bea:	9300      	str	r3, [sp, #0]
 8003bec:	4603      	mov	r3, r0
 8003bee:	68f8      	ldr	r0, [r7, #12]
 8003bf0:	f002 f8b6 	bl	8005d60 <I2C_RequestMemoryRead>
 8003bf4:	4603      	mov	r3, r0
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d001      	beq.n	8003bfe <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8003bfa:	2301      	movs	r3, #1
 8003bfc:	e1b0      	b.n	8003f60 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d113      	bne.n	8003c2e <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003c06:	2300      	movs	r3, #0
 8003c08:	623b      	str	r3, [r7, #32]
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	695b      	ldr	r3, [r3, #20]
 8003c10:	623b      	str	r3, [r7, #32]
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	699b      	ldr	r3, [r3, #24]
 8003c18:	623b      	str	r3, [r7, #32]
 8003c1a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	681a      	ldr	r2, [r3, #0]
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003c2a:	601a      	str	r2, [r3, #0]
 8003c2c:	e184      	b.n	8003f38 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c32:	2b01      	cmp	r3, #1
 8003c34:	d11b      	bne.n	8003c6e <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	681a      	ldr	r2, [r3, #0]
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003c44:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003c46:	2300      	movs	r3, #0
 8003c48:	61fb      	str	r3, [r7, #28]
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	695b      	ldr	r3, [r3, #20]
 8003c50:	61fb      	str	r3, [r7, #28]
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	699b      	ldr	r3, [r3, #24]
 8003c58:	61fb      	str	r3, [r7, #28]
 8003c5a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	681a      	ldr	r2, [r3, #0]
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003c6a:	601a      	str	r2, [r3, #0]
 8003c6c:	e164      	b.n	8003f38 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c72:	2b02      	cmp	r3, #2
 8003c74:	d11b      	bne.n	8003cae <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	681a      	ldr	r2, [r3, #0]
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003c84:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	681a      	ldr	r2, [r3, #0]
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003c94:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003c96:	2300      	movs	r3, #0
 8003c98:	61bb      	str	r3, [r7, #24]
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	695b      	ldr	r3, [r3, #20]
 8003ca0:	61bb      	str	r3, [r7, #24]
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	699b      	ldr	r3, [r3, #24]
 8003ca8:	61bb      	str	r3, [r7, #24]
 8003caa:	69bb      	ldr	r3, [r7, #24]
 8003cac:	e144      	b.n	8003f38 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003cae:	2300      	movs	r3, #0
 8003cb0:	617b      	str	r3, [r7, #20]
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	695b      	ldr	r3, [r3, #20]
 8003cb8:	617b      	str	r3, [r7, #20]
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	699b      	ldr	r3, [r3, #24]
 8003cc0:	617b      	str	r3, [r7, #20]
 8003cc2:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003cc4:	e138      	b.n	8003f38 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003cca:	2b03      	cmp	r3, #3
 8003ccc:	f200 80f1 	bhi.w	8003eb2 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003cd4:	2b01      	cmp	r3, #1
 8003cd6:	d123      	bne.n	8003d20 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003cd8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003cda:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003cdc:	68f8      	ldr	r0, [r7, #12]
 8003cde:	f002 fb59 	bl	8006394 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003ce2:	4603      	mov	r3, r0
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d001      	beq.n	8003cec <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8003ce8:	2301      	movs	r3, #1
 8003cea:	e139      	b.n	8003f60 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	691a      	ldr	r2, [r3, #16]
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cf6:	b2d2      	uxtb	r2, r2
 8003cf8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cfe:	1c5a      	adds	r2, r3, #1
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d08:	3b01      	subs	r3, #1
 8003d0a:	b29a      	uxth	r2, r3
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d14:	b29b      	uxth	r3, r3
 8003d16:	3b01      	subs	r3, #1
 8003d18:	b29a      	uxth	r2, r3
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003d1e:	e10b      	b.n	8003f38 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d24:	2b02      	cmp	r3, #2
 8003d26:	d14e      	bne.n	8003dc6 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003d28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d2a:	9300      	str	r3, [sp, #0]
 8003d2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003d2e:	2200      	movs	r2, #0
 8003d30:	4906      	ldr	r1, [pc, #24]	; (8003d4c <HAL_I2C_Mem_Read+0x22c>)
 8003d32:	68f8      	ldr	r0, [r7, #12]
 8003d34:	f002 f9a4 	bl	8006080 <I2C_WaitOnFlagUntilTimeout>
 8003d38:	4603      	mov	r3, r0
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d008      	beq.n	8003d50 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8003d3e:	2301      	movs	r3, #1
 8003d40:	e10e      	b.n	8003f60 <HAL_I2C_Mem_Read+0x440>
 8003d42:	bf00      	nop
 8003d44:	00100002 	.word	0x00100002
 8003d48:	ffff0000 	.word	0xffff0000
 8003d4c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	681a      	ldr	r2, [r3, #0]
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003d5e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	691a      	ldr	r2, [r3, #16]
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d6a:	b2d2      	uxtb	r2, r2
 8003d6c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d72:	1c5a      	adds	r2, r3, #1
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d7c:	3b01      	subs	r3, #1
 8003d7e:	b29a      	uxth	r2, r3
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d88:	b29b      	uxth	r3, r3
 8003d8a:	3b01      	subs	r3, #1
 8003d8c:	b29a      	uxth	r2, r3
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	691a      	ldr	r2, [r3, #16]
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d9c:	b2d2      	uxtb	r2, r2
 8003d9e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003da4:	1c5a      	adds	r2, r3, #1
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003dae:	3b01      	subs	r3, #1
 8003db0:	b29a      	uxth	r2, r3
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003dba:	b29b      	uxth	r3, r3
 8003dbc:	3b01      	subs	r3, #1
 8003dbe:	b29a      	uxth	r2, r3
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003dc4:	e0b8      	b.n	8003f38 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003dc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dc8:	9300      	str	r3, [sp, #0]
 8003dca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003dcc:	2200      	movs	r2, #0
 8003dce:	4966      	ldr	r1, [pc, #408]	; (8003f68 <HAL_I2C_Mem_Read+0x448>)
 8003dd0:	68f8      	ldr	r0, [r7, #12]
 8003dd2:	f002 f955 	bl	8006080 <I2C_WaitOnFlagUntilTimeout>
 8003dd6:	4603      	mov	r3, r0
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d001      	beq.n	8003de0 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8003ddc:	2301      	movs	r3, #1
 8003dde:	e0bf      	b.n	8003f60 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	681a      	ldr	r2, [r3, #0]
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003dee:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	691a      	ldr	r2, [r3, #16]
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dfa:	b2d2      	uxtb	r2, r2
 8003dfc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e02:	1c5a      	adds	r2, r3, #1
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e0c:	3b01      	subs	r3, #1
 8003e0e:	b29a      	uxth	r2, r3
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e18:	b29b      	uxth	r3, r3
 8003e1a:	3b01      	subs	r3, #1
 8003e1c:	b29a      	uxth	r2, r3
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003e22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e24:	9300      	str	r3, [sp, #0]
 8003e26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e28:	2200      	movs	r2, #0
 8003e2a:	494f      	ldr	r1, [pc, #316]	; (8003f68 <HAL_I2C_Mem_Read+0x448>)
 8003e2c:	68f8      	ldr	r0, [r7, #12]
 8003e2e:	f002 f927 	bl	8006080 <I2C_WaitOnFlagUntilTimeout>
 8003e32:	4603      	mov	r3, r0
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d001      	beq.n	8003e3c <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8003e38:	2301      	movs	r3, #1
 8003e3a:	e091      	b.n	8003f60 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	681a      	ldr	r2, [r3, #0]
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003e4a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	691a      	ldr	r2, [r3, #16]
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e56:	b2d2      	uxtb	r2, r2
 8003e58:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e5e:	1c5a      	adds	r2, r3, #1
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e68:	3b01      	subs	r3, #1
 8003e6a:	b29a      	uxth	r2, r3
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e74:	b29b      	uxth	r3, r3
 8003e76:	3b01      	subs	r3, #1
 8003e78:	b29a      	uxth	r2, r3
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	691a      	ldr	r2, [r3, #16]
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e88:	b2d2      	uxtb	r2, r2
 8003e8a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e90:	1c5a      	adds	r2, r3, #1
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e9a:	3b01      	subs	r3, #1
 8003e9c:	b29a      	uxth	r2, r3
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ea6:	b29b      	uxth	r3, r3
 8003ea8:	3b01      	subs	r3, #1
 8003eaa:	b29a      	uxth	r2, r3
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003eb0:	e042      	b.n	8003f38 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003eb2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003eb4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003eb6:	68f8      	ldr	r0, [r7, #12]
 8003eb8:	f002 fa6c 	bl	8006394 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003ebc:	4603      	mov	r3, r0
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d001      	beq.n	8003ec6 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8003ec2:	2301      	movs	r3, #1
 8003ec4:	e04c      	b.n	8003f60 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	691a      	ldr	r2, [r3, #16]
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ed0:	b2d2      	uxtb	r2, r2
 8003ed2:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ed8:	1c5a      	adds	r2, r3, #1
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ee2:	3b01      	subs	r3, #1
 8003ee4:	b29a      	uxth	r2, r3
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003eee:	b29b      	uxth	r3, r3
 8003ef0:	3b01      	subs	r3, #1
 8003ef2:	b29a      	uxth	r2, r3
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	695b      	ldr	r3, [r3, #20]
 8003efe:	f003 0304 	and.w	r3, r3, #4
 8003f02:	2b04      	cmp	r3, #4
 8003f04:	d118      	bne.n	8003f38 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	691a      	ldr	r2, [r3, #16]
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f10:	b2d2      	uxtb	r2, r2
 8003f12:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f18:	1c5a      	adds	r2, r3, #1
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f22:	3b01      	subs	r3, #1
 8003f24:	b29a      	uxth	r2, r3
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f2e:	b29b      	uxth	r3, r3
 8003f30:	3b01      	subs	r3, #1
 8003f32:	b29a      	uxth	r2, r3
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	f47f aec2 	bne.w	8003cc6 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	2220      	movs	r2, #32
 8003f46:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	2200      	movs	r2, #0
 8003f4e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	2200      	movs	r2, #0
 8003f56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003f5a:	2300      	movs	r3, #0
 8003f5c:	e000      	b.n	8003f60 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8003f5e:	2302      	movs	r3, #2
  }
}
 8003f60:	4618      	mov	r0, r3
 8003f62:	3728      	adds	r7, #40	; 0x28
 8003f64:	46bd      	mov	sp, r7
 8003f66:	bd80      	pop	{r7, pc}
 8003f68:	00010004 	.word	0x00010004

08003f6c <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8003f6c:	b580      	push	{r7, lr}
 8003f6e:	b08a      	sub	sp, #40	; 0x28
 8003f70:	af02      	add	r7, sp, #8
 8003f72:	60f8      	str	r0, [r7, #12]
 8003f74:	607a      	str	r2, [r7, #4]
 8003f76:	603b      	str	r3, [r7, #0]
 8003f78:	460b      	mov	r3, r1
 8003f7a:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8003f7c:	f7fe fce2 	bl	8002944 <HAL_GetTick>
 8003f80:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8003f82:	2300      	movs	r3, #0
 8003f84:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f8c:	b2db      	uxtb	r3, r3
 8003f8e:	2b20      	cmp	r3, #32
 8003f90:	f040 8111 	bne.w	80041b6 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003f94:	69fb      	ldr	r3, [r7, #28]
 8003f96:	9300      	str	r3, [sp, #0]
 8003f98:	2319      	movs	r3, #25
 8003f9a:	2201      	movs	r2, #1
 8003f9c:	4988      	ldr	r1, [pc, #544]	; (80041c0 <HAL_I2C_IsDeviceReady+0x254>)
 8003f9e:	68f8      	ldr	r0, [r7, #12]
 8003fa0:	f002 f86e 	bl	8006080 <I2C_WaitOnFlagUntilTimeout>
 8003fa4:	4603      	mov	r3, r0
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d001      	beq.n	8003fae <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8003faa:	2302      	movs	r3, #2
 8003fac:	e104      	b.n	80041b8 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003fb4:	2b01      	cmp	r3, #1
 8003fb6:	d101      	bne.n	8003fbc <HAL_I2C_IsDeviceReady+0x50>
 8003fb8:	2302      	movs	r3, #2
 8003fba:	e0fd      	b.n	80041b8 <HAL_I2C_IsDeviceReady+0x24c>
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	2201      	movs	r2, #1
 8003fc0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	f003 0301 	and.w	r3, r3, #1
 8003fce:	2b01      	cmp	r3, #1
 8003fd0:	d007      	beq.n	8003fe2 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	681a      	ldr	r2, [r3, #0]
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	f042 0201 	orr.w	r2, r2, #1
 8003fe0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	681a      	ldr	r2, [r3, #0]
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003ff0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	2224      	movs	r2, #36	; 0x24
 8003ff6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	2200      	movs	r2, #0
 8003ffe:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	4a70      	ldr	r2, [pc, #448]	; (80041c4 <HAL_I2C_IsDeviceReady+0x258>)
 8004004:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	681a      	ldr	r2, [r3, #0]
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004014:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8004016:	69fb      	ldr	r3, [r7, #28]
 8004018:	9300      	str	r3, [sp, #0]
 800401a:	683b      	ldr	r3, [r7, #0]
 800401c:	2200      	movs	r2, #0
 800401e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004022:	68f8      	ldr	r0, [r7, #12]
 8004024:	f002 f82c 	bl	8006080 <I2C_WaitOnFlagUntilTimeout>
 8004028:	4603      	mov	r3, r0
 800402a:	2b00      	cmp	r3, #0
 800402c:	d00d      	beq.n	800404a <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004038:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800403c:	d103      	bne.n	8004046 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004044:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 8004046:	2303      	movs	r3, #3
 8004048:	e0b6      	b.n	80041b8 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800404a:	897b      	ldrh	r3, [r7, #10]
 800404c:	b2db      	uxtb	r3, r3
 800404e:	461a      	mov	r2, r3
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004058:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 800405a:	f7fe fc73 	bl	8002944 <HAL_GetTick>
 800405e:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	695b      	ldr	r3, [r3, #20]
 8004066:	f003 0302 	and.w	r3, r3, #2
 800406a:	2b02      	cmp	r3, #2
 800406c:	bf0c      	ite	eq
 800406e:	2301      	moveq	r3, #1
 8004070:	2300      	movne	r3, #0
 8004072:	b2db      	uxtb	r3, r3
 8004074:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	695b      	ldr	r3, [r3, #20]
 800407c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004080:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004084:	bf0c      	ite	eq
 8004086:	2301      	moveq	r3, #1
 8004088:	2300      	movne	r3, #0
 800408a:	b2db      	uxtb	r3, r3
 800408c:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800408e:	e025      	b.n	80040dc <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004090:	f7fe fc58 	bl	8002944 <HAL_GetTick>
 8004094:	4602      	mov	r2, r0
 8004096:	69fb      	ldr	r3, [r7, #28]
 8004098:	1ad3      	subs	r3, r2, r3
 800409a:	683a      	ldr	r2, [r7, #0]
 800409c:	429a      	cmp	r2, r3
 800409e:	d302      	bcc.n	80040a6 <HAL_I2C_IsDeviceReady+0x13a>
 80040a0:	683b      	ldr	r3, [r7, #0]
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d103      	bne.n	80040ae <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	22a0      	movs	r2, #160	; 0xa0
 80040aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	695b      	ldr	r3, [r3, #20]
 80040b4:	f003 0302 	and.w	r3, r3, #2
 80040b8:	2b02      	cmp	r3, #2
 80040ba:	bf0c      	ite	eq
 80040bc:	2301      	moveq	r3, #1
 80040be:	2300      	movne	r3, #0
 80040c0:	b2db      	uxtb	r3, r3
 80040c2:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	695b      	ldr	r3, [r3, #20]
 80040ca:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80040ce:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80040d2:	bf0c      	ite	eq
 80040d4:	2301      	moveq	r3, #1
 80040d6:	2300      	movne	r3, #0
 80040d8:	b2db      	uxtb	r3, r3
 80040da:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80040e2:	b2db      	uxtb	r3, r3
 80040e4:	2ba0      	cmp	r3, #160	; 0xa0
 80040e6:	d005      	beq.n	80040f4 <HAL_I2C_IsDeviceReady+0x188>
 80040e8:	7dfb      	ldrb	r3, [r7, #23]
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d102      	bne.n	80040f4 <HAL_I2C_IsDeviceReady+0x188>
 80040ee:	7dbb      	ldrb	r3, [r7, #22]
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d0cd      	beq.n	8004090 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	2220      	movs	r2, #32
 80040f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	695b      	ldr	r3, [r3, #20]
 8004102:	f003 0302 	and.w	r3, r3, #2
 8004106:	2b02      	cmp	r3, #2
 8004108:	d129      	bne.n	800415e <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	681a      	ldr	r2, [r3, #0]
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004118:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800411a:	2300      	movs	r3, #0
 800411c:	613b      	str	r3, [r7, #16]
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	695b      	ldr	r3, [r3, #20]
 8004124:	613b      	str	r3, [r7, #16]
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	699b      	ldr	r3, [r3, #24]
 800412c:	613b      	str	r3, [r7, #16]
 800412e:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004130:	69fb      	ldr	r3, [r7, #28]
 8004132:	9300      	str	r3, [sp, #0]
 8004134:	2319      	movs	r3, #25
 8004136:	2201      	movs	r2, #1
 8004138:	4921      	ldr	r1, [pc, #132]	; (80041c0 <HAL_I2C_IsDeviceReady+0x254>)
 800413a:	68f8      	ldr	r0, [r7, #12]
 800413c:	f001 ffa0 	bl	8006080 <I2C_WaitOnFlagUntilTimeout>
 8004140:	4603      	mov	r3, r0
 8004142:	2b00      	cmp	r3, #0
 8004144:	d001      	beq.n	800414a <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8004146:	2301      	movs	r3, #1
 8004148:	e036      	b.n	80041b8 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	2220      	movs	r2, #32
 800414e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	2200      	movs	r2, #0
 8004156:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 800415a:	2300      	movs	r3, #0
 800415c:	e02c      	b.n	80041b8 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	681a      	ldr	r2, [r3, #0]
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800416c:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004176:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004178:	69fb      	ldr	r3, [r7, #28]
 800417a:	9300      	str	r3, [sp, #0]
 800417c:	2319      	movs	r3, #25
 800417e:	2201      	movs	r2, #1
 8004180:	490f      	ldr	r1, [pc, #60]	; (80041c0 <HAL_I2C_IsDeviceReady+0x254>)
 8004182:	68f8      	ldr	r0, [r7, #12]
 8004184:	f001 ff7c 	bl	8006080 <I2C_WaitOnFlagUntilTimeout>
 8004188:	4603      	mov	r3, r0
 800418a:	2b00      	cmp	r3, #0
 800418c:	d001      	beq.n	8004192 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 800418e:	2301      	movs	r3, #1
 8004190:	e012      	b.n	80041b8 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8004192:	69bb      	ldr	r3, [r7, #24]
 8004194:	3301      	adds	r3, #1
 8004196:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8004198:	69ba      	ldr	r2, [r7, #24]
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	429a      	cmp	r2, r3
 800419e:	f4ff af32 	bcc.w	8004006 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	2220      	movs	r2, #32
 80041a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	2200      	movs	r2, #0
 80041ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80041b2:	2301      	movs	r3, #1
 80041b4:	e000      	b.n	80041b8 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 80041b6:	2302      	movs	r3, #2
  }
}
 80041b8:	4618      	mov	r0, r3
 80041ba:	3720      	adds	r7, #32
 80041bc:	46bd      	mov	sp, r7
 80041be:	bd80      	pop	{r7, pc}
 80041c0:	00100002 	.word	0x00100002
 80041c4:	ffff0000 	.word	0xffff0000

080041c8 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80041c8:	b580      	push	{r7, lr}
 80041ca:	b088      	sub	sp, #32
 80041cc:	af00      	add	r7, sp, #0
 80041ce:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 80041d0:	2300      	movs	r3, #0
 80041d2:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	685b      	ldr	r3, [r3, #4]
 80041da:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041e0:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80041e8:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80041f0:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80041f2:	7bfb      	ldrb	r3, [r7, #15]
 80041f4:	2b10      	cmp	r3, #16
 80041f6:	d003      	beq.n	8004200 <HAL_I2C_EV_IRQHandler+0x38>
 80041f8:	7bfb      	ldrb	r3, [r7, #15]
 80041fa:	2b40      	cmp	r3, #64	; 0x40
 80041fc:	f040 80c1 	bne.w	8004382 <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	699b      	ldr	r3, [r3, #24]
 8004206:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	695b      	ldr	r3, [r3, #20]
 800420e:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8004210:	69fb      	ldr	r3, [r7, #28]
 8004212:	f003 0301 	and.w	r3, r3, #1
 8004216:	2b00      	cmp	r3, #0
 8004218:	d10d      	bne.n	8004236 <HAL_I2C_EV_IRQHandler+0x6e>
 800421a:	693b      	ldr	r3, [r7, #16]
 800421c:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8004220:	d003      	beq.n	800422a <HAL_I2C_EV_IRQHandler+0x62>
 8004222:	693b      	ldr	r3, [r7, #16]
 8004224:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8004228:	d101      	bne.n	800422e <HAL_I2C_EV_IRQHandler+0x66>
 800422a:	2301      	movs	r3, #1
 800422c:	e000      	b.n	8004230 <HAL_I2C_EV_IRQHandler+0x68>
 800422e:	2300      	movs	r3, #0
 8004230:	2b01      	cmp	r3, #1
 8004232:	f000 8132 	beq.w	800449a <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004236:	69fb      	ldr	r3, [r7, #28]
 8004238:	f003 0301 	and.w	r3, r3, #1
 800423c:	2b00      	cmp	r3, #0
 800423e:	d00c      	beq.n	800425a <HAL_I2C_EV_IRQHandler+0x92>
 8004240:	697b      	ldr	r3, [r7, #20]
 8004242:	0a5b      	lsrs	r3, r3, #9
 8004244:	f003 0301 	and.w	r3, r3, #1
 8004248:	2b00      	cmp	r3, #0
 800424a:	d006      	beq.n	800425a <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 800424c:	6878      	ldr	r0, [r7, #4]
 800424e:	f002 f926 	bl	800649e <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8004252:	6878      	ldr	r0, [r7, #4]
 8004254:	f000 fd83 	bl	8004d5e <I2C_Master_SB>
 8004258:	e092      	b.n	8004380 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800425a:	69fb      	ldr	r3, [r7, #28]
 800425c:	08db      	lsrs	r3, r3, #3
 800425e:	f003 0301 	and.w	r3, r3, #1
 8004262:	2b00      	cmp	r3, #0
 8004264:	d009      	beq.n	800427a <HAL_I2C_EV_IRQHandler+0xb2>
 8004266:	697b      	ldr	r3, [r7, #20]
 8004268:	0a5b      	lsrs	r3, r3, #9
 800426a:	f003 0301 	and.w	r3, r3, #1
 800426e:	2b00      	cmp	r3, #0
 8004270:	d003      	beq.n	800427a <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8004272:	6878      	ldr	r0, [r7, #4]
 8004274:	f000 fdf9 	bl	8004e6a <I2C_Master_ADD10>
 8004278:	e082      	b.n	8004380 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800427a:	69fb      	ldr	r3, [r7, #28]
 800427c:	085b      	lsrs	r3, r3, #1
 800427e:	f003 0301 	and.w	r3, r3, #1
 8004282:	2b00      	cmp	r3, #0
 8004284:	d009      	beq.n	800429a <HAL_I2C_EV_IRQHandler+0xd2>
 8004286:	697b      	ldr	r3, [r7, #20]
 8004288:	0a5b      	lsrs	r3, r3, #9
 800428a:	f003 0301 	and.w	r3, r3, #1
 800428e:	2b00      	cmp	r3, #0
 8004290:	d003      	beq.n	800429a <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8004292:	6878      	ldr	r0, [r7, #4]
 8004294:	f000 fe13 	bl	8004ebe <I2C_Master_ADDR>
 8004298:	e072      	b.n	8004380 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 800429a:	69bb      	ldr	r3, [r7, #24]
 800429c:	089b      	lsrs	r3, r3, #2
 800429e:	f003 0301 	and.w	r3, r3, #1
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d03b      	beq.n	800431e <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	685b      	ldr	r3, [r3, #4]
 80042ac:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80042b0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80042b4:	f000 80f3 	beq.w	800449e <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80042b8:	69fb      	ldr	r3, [r7, #28]
 80042ba:	09db      	lsrs	r3, r3, #7
 80042bc:	f003 0301 	and.w	r3, r3, #1
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d00f      	beq.n	80042e4 <HAL_I2C_EV_IRQHandler+0x11c>
 80042c4:	697b      	ldr	r3, [r7, #20]
 80042c6:	0a9b      	lsrs	r3, r3, #10
 80042c8:	f003 0301 	and.w	r3, r3, #1
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d009      	beq.n	80042e4 <HAL_I2C_EV_IRQHandler+0x11c>
 80042d0:	69fb      	ldr	r3, [r7, #28]
 80042d2:	089b      	lsrs	r3, r3, #2
 80042d4:	f003 0301 	and.w	r3, r3, #1
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d103      	bne.n	80042e4 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 80042dc:	6878      	ldr	r0, [r7, #4]
 80042de:	f000 f9f3 	bl	80046c8 <I2C_MasterTransmit_TXE>
 80042e2:	e04d      	b.n	8004380 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80042e4:	69fb      	ldr	r3, [r7, #28]
 80042e6:	089b      	lsrs	r3, r3, #2
 80042e8:	f003 0301 	and.w	r3, r3, #1
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	f000 80d6 	beq.w	800449e <HAL_I2C_EV_IRQHandler+0x2d6>
 80042f2:	697b      	ldr	r3, [r7, #20]
 80042f4:	0a5b      	lsrs	r3, r3, #9
 80042f6:	f003 0301 	and.w	r3, r3, #1
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	f000 80cf 	beq.w	800449e <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8004300:	7bbb      	ldrb	r3, [r7, #14]
 8004302:	2b21      	cmp	r3, #33	; 0x21
 8004304:	d103      	bne.n	800430e <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8004306:	6878      	ldr	r0, [r7, #4]
 8004308:	f000 fa7a 	bl	8004800 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800430c:	e0c7      	b.n	800449e <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 800430e:	7bfb      	ldrb	r3, [r7, #15]
 8004310:	2b40      	cmp	r3, #64	; 0x40
 8004312:	f040 80c4 	bne.w	800449e <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8004316:	6878      	ldr	r0, [r7, #4]
 8004318:	f000 fae8 	bl	80048ec <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800431c:	e0bf      	b.n	800449e <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	685b      	ldr	r3, [r3, #4]
 8004324:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004328:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800432c:	f000 80b7 	beq.w	800449e <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004330:	69fb      	ldr	r3, [r7, #28]
 8004332:	099b      	lsrs	r3, r3, #6
 8004334:	f003 0301 	and.w	r3, r3, #1
 8004338:	2b00      	cmp	r3, #0
 800433a:	d00f      	beq.n	800435c <HAL_I2C_EV_IRQHandler+0x194>
 800433c:	697b      	ldr	r3, [r7, #20]
 800433e:	0a9b      	lsrs	r3, r3, #10
 8004340:	f003 0301 	and.w	r3, r3, #1
 8004344:	2b00      	cmp	r3, #0
 8004346:	d009      	beq.n	800435c <HAL_I2C_EV_IRQHandler+0x194>
 8004348:	69fb      	ldr	r3, [r7, #28]
 800434a:	089b      	lsrs	r3, r3, #2
 800434c:	f003 0301 	and.w	r3, r3, #1
 8004350:	2b00      	cmp	r3, #0
 8004352:	d103      	bne.n	800435c <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8004354:	6878      	ldr	r0, [r7, #4]
 8004356:	f000 fb5d 	bl	8004a14 <I2C_MasterReceive_RXNE>
 800435a:	e011      	b.n	8004380 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800435c:	69fb      	ldr	r3, [r7, #28]
 800435e:	089b      	lsrs	r3, r3, #2
 8004360:	f003 0301 	and.w	r3, r3, #1
 8004364:	2b00      	cmp	r3, #0
 8004366:	f000 809a 	beq.w	800449e <HAL_I2C_EV_IRQHandler+0x2d6>
 800436a:	697b      	ldr	r3, [r7, #20]
 800436c:	0a5b      	lsrs	r3, r3, #9
 800436e:	f003 0301 	and.w	r3, r3, #1
 8004372:	2b00      	cmp	r3, #0
 8004374:	f000 8093 	beq.w	800449e <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8004378:	6878      	ldr	r0, [r7, #4]
 800437a:	f000 fc06 	bl	8004b8a <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800437e:	e08e      	b.n	800449e <HAL_I2C_EV_IRQHandler+0x2d6>
 8004380:	e08d      	b.n	800449e <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004386:	2b00      	cmp	r3, #0
 8004388:	d004      	beq.n	8004394 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	695b      	ldr	r3, [r3, #20]
 8004390:	61fb      	str	r3, [r7, #28]
 8004392:	e007      	b.n	80043a4 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	699b      	ldr	r3, [r3, #24]
 800439a:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	695b      	ldr	r3, [r3, #20]
 80043a2:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80043a4:	69fb      	ldr	r3, [r7, #28]
 80043a6:	085b      	lsrs	r3, r3, #1
 80043a8:	f003 0301 	and.w	r3, r3, #1
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d012      	beq.n	80043d6 <HAL_I2C_EV_IRQHandler+0x20e>
 80043b0:	697b      	ldr	r3, [r7, #20]
 80043b2:	0a5b      	lsrs	r3, r3, #9
 80043b4:	f003 0301 	and.w	r3, r3, #1
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d00c      	beq.n	80043d6 <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d003      	beq.n	80043cc <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	699b      	ldr	r3, [r3, #24]
 80043ca:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 80043cc:	69b9      	ldr	r1, [r7, #24]
 80043ce:	6878      	ldr	r0, [r7, #4]
 80043d0:	f000 ffc4 	bl	800535c <I2C_Slave_ADDR>
 80043d4:	e066      	b.n	80044a4 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80043d6:	69fb      	ldr	r3, [r7, #28]
 80043d8:	091b      	lsrs	r3, r3, #4
 80043da:	f003 0301 	and.w	r3, r3, #1
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d009      	beq.n	80043f6 <HAL_I2C_EV_IRQHandler+0x22e>
 80043e2:	697b      	ldr	r3, [r7, #20]
 80043e4:	0a5b      	lsrs	r3, r3, #9
 80043e6:	f003 0301 	and.w	r3, r3, #1
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d003      	beq.n	80043f6 <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 80043ee:	6878      	ldr	r0, [r7, #4]
 80043f0:	f000 fffe 	bl	80053f0 <I2C_Slave_STOPF>
 80043f4:	e056      	b.n	80044a4 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80043f6:	7bbb      	ldrb	r3, [r7, #14]
 80043f8:	2b21      	cmp	r3, #33	; 0x21
 80043fa:	d002      	beq.n	8004402 <HAL_I2C_EV_IRQHandler+0x23a>
 80043fc:	7bbb      	ldrb	r3, [r7, #14]
 80043fe:	2b29      	cmp	r3, #41	; 0x29
 8004400:	d125      	bne.n	800444e <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004402:	69fb      	ldr	r3, [r7, #28]
 8004404:	09db      	lsrs	r3, r3, #7
 8004406:	f003 0301 	and.w	r3, r3, #1
 800440a:	2b00      	cmp	r3, #0
 800440c:	d00f      	beq.n	800442e <HAL_I2C_EV_IRQHandler+0x266>
 800440e:	697b      	ldr	r3, [r7, #20]
 8004410:	0a9b      	lsrs	r3, r3, #10
 8004412:	f003 0301 	and.w	r3, r3, #1
 8004416:	2b00      	cmp	r3, #0
 8004418:	d009      	beq.n	800442e <HAL_I2C_EV_IRQHandler+0x266>
 800441a:	69fb      	ldr	r3, [r7, #28]
 800441c:	089b      	lsrs	r3, r3, #2
 800441e:	f003 0301 	and.w	r3, r3, #1
 8004422:	2b00      	cmp	r3, #0
 8004424:	d103      	bne.n	800442e <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8004426:	6878      	ldr	r0, [r7, #4]
 8004428:	f000 feda 	bl	80051e0 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800442c:	e039      	b.n	80044a2 <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800442e:	69fb      	ldr	r3, [r7, #28]
 8004430:	089b      	lsrs	r3, r3, #2
 8004432:	f003 0301 	and.w	r3, r3, #1
 8004436:	2b00      	cmp	r3, #0
 8004438:	d033      	beq.n	80044a2 <HAL_I2C_EV_IRQHandler+0x2da>
 800443a:	697b      	ldr	r3, [r7, #20]
 800443c:	0a5b      	lsrs	r3, r3, #9
 800443e:	f003 0301 	and.w	r3, r3, #1
 8004442:	2b00      	cmp	r3, #0
 8004444:	d02d      	beq.n	80044a2 <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8004446:	6878      	ldr	r0, [r7, #4]
 8004448:	f000 ff07 	bl	800525a <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800444c:	e029      	b.n	80044a2 <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800444e:	69fb      	ldr	r3, [r7, #28]
 8004450:	099b      	lsrs	r3, r3, #6
 8004452:	f003 0301 	and.w	r3, r3, #1
 8004456:	2b00      	cmp	r3, #0
 8004458:	d00f      	beq.n	800447a <HAL_I2C_EV_IRQHandler+0x2b2>
 800445a:	697b      	ldr	r3, [r7, #20]
 800445c:	0a9b      	lsrs	r3, r3, #10
 800445e:	f003 0301 	and.w	r3, r3, #1
 8004462:	2b00      	cmp	r3, #0
 8004464:	d009      	beq.n	800447a <HAL_I2C_EV_IRQHandler+0x2b2>
 8004466:	69fb      	ldr	r3, [r7, #28]
 8004468:	089b      	lsrs	r3, r3, #2
 800446a:	f003 0301 	and.w	r3, r3, #1
 800446e:	2b00      	cmp	r3, #0
 8004470:	d103      	bne.n	800447a <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8004472:	6878      	ldr	r0, [r7, #4]
 8004474:	f000 ff12 	bl	800529c <I2C_SlaveReceive_RXNE>
 8004478:	e014      	b.n	80044a4 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800447a:	69fb      	ldr	r3, [r7, #28]
 800447c:	089b      	lsrs	r3, r3, #2
 800447e:	f003 0301 	and.w	r3, r3, #1
 8004482:	2b00      	cmp	r3, #0
 8004484:	d00e      	beq.n	80044a4 <HAL_I2C_EV_IRQHandler+0x2dc>
 8004486:	697b      	ldr	r3, [r7, #20]
 8004488:	0a5b      	lsrs	r3, r3, #9
 800448a:	f003 0301 	and.w	r3, r3, #1
 800448e:	2b00      	cmp	r3, #0
 8004490:	d008      	beq.n	80044a4 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8004492:	6878      	ldr	r0, [r7, #4]
 8004494:	f000 ff40 	bl	8005318 <I2C_SlaveReceive_BTF>
 8004498:	e004      	b.n	80044a4 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 800449a:	bf00      	nop
 800449c:	e002      	b.n	80044a4 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800449e:	bf00      	nop
 80044a0:	e000      	b.n	80044a4 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80044a2:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 80044a4:	3720      	adds	r7, #32
 80044a6:	46bd      	mov	sp, r7
 80044a8:	bd80      	pop	{r7, pc}

080044aa <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80044aa:	b580      	push	{r7, lr}
 80044ac:	b08a      	sub	sp, #40	; 0x28
 80044ae:	af00      	add	r7, sp, #0
 80044b0:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	695b      	ldr	r3, [r3, #20]
 80044b8:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	685b      	ldr	r3, [r3, #4]
 80044c0:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 80044c2:	2300      	movs	r3, #0
 80044c4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80044cc:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80044ce:	6a3b      	ldr	r3, [r7, #32]
 80044d0:	0a1b      	lsrs	r3, r3, #8
 80044d2:	f003 0301 	and.w	r3, r3, #1
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d00e      	beq.n	80044f8 <HAL_I2C_ER_IRQHandler+0x4e>
 80044da:	69fb      	ldr	r3, [r7, #28]
 80044dc:	0a1b      	lsrs	r3, r3, #8
 80044de:	f003 0301 	and.w	r3, r3, #1
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d008      	beq.n	80044f8 <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 80044e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044e8:	f043 0301 	orr.w	r3, r3, #1
 80044ec:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80044f6:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80044f8:	6a3b      	ldr	r3, [r7, #32]
 80044fa:	0a5b      	lsrs	r3, r3, #9
 80044fc:	f003 0301 	and.w	r3, r3, #1
 8004500:	2b00      	cmp	r3, #0
 8004502:	d00e      	beq.n	8004522 <HAL_I2C_ER_IRQHandler+0x78>
 8004504:	69fb      	ldr	r3, [r7, #28]
 8004506:	0a1b      	lsrs	r3, r3, #8
 8004508:	f003 0301 	and.w	r3, r3, #1
 800450c:	2b00      	cmp	r3, #0
 800450e:	d008      	beq.n	8004522 <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8004510:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004512:	f043 0302 	orr.w	r3, r3, #2
 8004516:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	f46f 7200 	mvn.w	r2, #512	; 0x200
 8004520:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004522:	6a3b      	ldr	r3, [r7, #32]
 8004524:	0a9b      	lsrs	r3, r3, #10
 8004526:	f003 0301 	and.w	r3, r3, #1
 800452a:	2b00      	cmp	r3, #0
 800452c:	d03f      	beq.n	80045ae <HAL_I2C_ER_IRQHandler+0x104>
 800452e:	69fb      	ldr	r3, [r7, #28]
 8004530:	0a1b      	lsrs	r3, r3, #8
 8004532:	f003 0301 	and.w	r3, r3, #1
 8004536:	2b00      	cmp	r3, #0
 8004538:	d039      	beq.n	80045ae <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 800453a:	7efb      	ldrb	r3, [r7, #27]
 800453c:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004542:	b29b      	uxth	r3, r3
 8004544:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800454c:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004552:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8004554:	7ebb      	ldrb	r3, [r7, #26]
 8004556:	2b20      	cmp	r3, #32
 8004558:	d112      	bne.n	8004580 <HAL_I2C_ER_IRQHandler+0xd6>
 800455a:	697b      	ldr	r3, [r7, #20]
 800455c:	2b00      	cmp	r3, #0
 800455e:	d10f      	bne.n	8004580 <HAL_I2C_ER_IRQHandler+0xd6>
 8004560:	7cfb      	ldrb	r3, [r7, #19]
 8004562:	2b21      	cmp	r3, #33	; 0x21
 8004564:	d008      	beq.n	8004578 <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8004566:	7cfb      	ldrb	r3, [r7, #19]
 8004568:	2b29      	cmp	r3, #41	; 0x29
 800456a:	d005      	beq.n	8004578 <HAL_I2C_ER_IRQHandler+0xce>
 800456c:	7cfb      	ldrb	r3, [r7, #19]
 800456e:	2b28      	cmp	r3, #40	; 0x28
 8004570:	d106      	bne.n	8004580 <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	2b21      	cmp	r3, #33	; 0x21
 8004576:	d103      	bne.n	8004580 <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 8004578:	6878      	ldr	r0, [r7, #4]
 800457a:	f001 f869 	bl	8005650 <I2C_Slave_AF>
 800457e:	e016      	b.n	80045ae <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004588:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 800458a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800458c:	f043 0304 	orr.w	r3, r3, #4
 8004590:	627b      	str	r3, [r7, #36]	; 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8004592:	7efb      	ldrb	r3, [r7, #27]
 8004594:	2b10      	cmp	r3, #16
 8004596:	d002      	beq.n	800459e <HAL_I2C_ER_IRQHandler+0xf4>
 8004598:	7efb      	ldrb	r3, [r7, #27]
 800459a:	2b40      	cmp	r3, #64	; 0x40
 800459c:	d107      	bne.n	80045ae <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	681a      	ldr	r2, [r3, #0]
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80045ac:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80045ae:	6a3b      	ldr	r3, [r7, #32]
 80045b0:	0adb      	lsrs	r3, r3, #11
 80045b2:	f003 0301 	and.w	r3, r3, #1
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d00e      	beq.n	80045d8 <HAL_I2C_ER_IRQHandler+0x12e>
 80045ba:	69fb      	ldr	r3, [r7, #28]
 80045bc:	0a1b      	lsrs	r3, r3, #8
 80045be:	f003 0301 	and.w	r3, r3, #1
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d008      	beq.n	80045d8 <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 80045c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045c8:	f043 0308 	orr.w	r3, r3, #8
 80045cc:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 80045d6:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 80045d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d008      	beq.n	80045f0 <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80045e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045e4:	431a      	orrs	r2, r3
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	641a      	str	r2, [r3, #64]	; 0x40
    I2C_ITError(hi2c);
 80045ea:	6878      	ldr	r0, [r7, #4]
 80045ec:	f001 f8a0 	bl	8005730 <I2C_ITError>
  }
}
 80045f0:	bf00      	nop
 80045f2:	3728      	adds	r7, #40	; 0x28
 80045f4:	46bd      	mov	sp, r7
 80045f6:	bd80      	pop	{r7, pc}

080045f8 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80045f8:	b480      	push	{r7}
 80045fa:	b083      	sub	sp, #12
 80045fc:	af00      	add	r7, sp, #0
 80045fe:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8004600:	bf00      	nop
 8004602:	370c      	adds	r7, #12
 8004604:	46bd      	mov	sp, r7
 8004606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800460a:	4770      	bx	lr

0800460c <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800460c:	b480      	push	{r7}
 800460e:	b083      	sub	sp, #12
 8004610:	af00      	add	r7, sp, #0
 8004612:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8004614:	bf00      	nop
 8004616:	370c      	adds	r7, #12
 8004618:	46bd      	mov	sp, r7
 800461a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800461e:	4770      	bx	lr

08004620 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004620:	b480      	push	{r7}
 8004622:	b083      	sub	sp, #12
 8004624:	af00      	add	r7, sp, #0
 8004626:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8004628:	bf00      	nop
 800462a:	370c      	adds	r7, #12
 800462c:	46bd      	mov	sp, r7
 800462e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004632:	4770      	bx	lr

08004634 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004634:	b480      	push	{r7}
 8004636:	b083      	sub	sp, #12
 8004638:	af00      	add	r7, sp, #0
 800463a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 800463c:	bf00      	nop
 800463e:	370c      	adds	r7, #12
 8004640:	46bd      	mov	sp, r7
 8004642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004646:	4770      	bx	lr

08004648 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8004648:	b480      	push	{r7}
 800464a:	b083      	sub	sp, #12
 800464c:	af00      	add	r7, sp, #0
 800464e:	6078      	str	r0, [r7, #4]
 8004650:	460b      	mov	r3, r1
 8004652:	70fb      	strb	r3, [r7, #3]
 8004654:	4613      	mov	r3, r2
 8004656:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8004658:	bf00      	nop
 800465a:	370c      	adds	r7, #12
 800465c:	46bd      	mov	sp, r7
 800465e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004662:	4770      	bx	lr

08004664 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004664:	b480      	push	{r7}
 8004666:	b083      	sub	sp, #12
 8004668:	af00      	add	r7, sp, #0
 800466a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 800466c:	bf00      	nop
 800466e:	370c      	adds	r7, #12
 8004670:	46bd      	mov	sp, r7
 8004672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004676:	4770      	bx	lr

08004678 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004678:	b480      	push	{r7}
 800467a:	b083      	sub	sp, #12
 800467c:	af00      	add	r7, sp, #0
 800467e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8004680:	bf00      	nop
 8004682:	370c      	adds	r7, #12
 8004684:	46bd      	mov	sp, r7
 8004686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800468a:	4770      	bx	lr

0800468c <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800468c:	b480      	push	{r7}
 800468e:	b083      	sub	sp, #12
 8004690:	af00      	add	r7, sp, #0
 8004692:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8004694:	bf00      	nop
 8004696:	370c      	adds	r7, #12
 8004698:	46bd      	mov	sp, r7
 800469a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800469e:	4770      	bx	lr

080046a0 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80046a0:	b480      	push	{r7}
 80046a2:	b083      	sub	sp, #12
 80046a4:	af00      	add	r7, sp, #0
 80046a6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 80046a8:	bf00      	nop
 80046aa:	370c      	adds	r7, #12
 80046ac:	46bd      	mov	sp, r7
 80046ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046b2:	4770      	bx	lr

080046b4 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80046b4:	b480      	push	{r7}
 80046b6:	b083      	sub	sp, #12
 80046b8:	af00      	add	r7, sp, #0
 80046ba:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80046bc:	bf00      	nop
 80046be:	370c      	adds	r7, #12
 80046c0:	46bd      	mov	sp, r7
 80046c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046c6:	4770      	bx	lr

080046c8 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80046c8:	b580      	push	{r7, lr}
 80046ca:	b084      	sub	sp, #16
 80046cc:	af00      	add	r7, sp, #0
 80046ce:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80046d6:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80046de:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046e4:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d150      	bne.n	8004790 <I2C_MasterTransmit_TXE+0xc8>
 80046ee:	7bfb      	ldrb	r3, [r7, #15]
 80046f0:	2b21      	cmp	r3, #33	; 0x21
 80046f2:	d14d      	bne.n	8004790 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80046f4:	68bb      	ldr	r3, [r7, #8]
 80046f6:	2b08      	cmp	r3, #8
 80046f8:	d01d      	beq.n	8004736 <I2C_MasterTransmit_TXE+0x6e>
 80046fa:	68bb      	ldr	r3, [r7, #8]
 80046fc:	2b20      	cmp	r3, #32
 80046fe:	d01a      	beq.n	8004736 <I2C_MasterTransmit_TXE+0x6e>
 8004700:	68bb      	ldr	r3, [r7, #8]
 8004702:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004706:	d016      	beq.n	8004736 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	685a      	ldr	r2, [r3, #4]
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004716:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	2211      	movs	r2, #17
 800471c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	2200      	movs	r2, #0
 8004722:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	2220      	movs	r2, #32
 800472a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 800472e:	6878      	ldr	r0, [r7, #4]
 8004730:	f7ff ff62 	bl	80045f8 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004734:	e060      	b.n	80047f8 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	685a      	ldr	r2, [r3, #4]
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004744:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	681a      	ldr	r2, [r3, #0]
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004754:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	2200      	movs	r2, #0
 800475a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	2220      	movs	r2, #32
 8004760:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800476a:	b2db      	uxtb	r3, r3
 800476c:	2b40      	cmp	r3, #64	; 0x40
 800476e:	d107      	bne.n	8004780 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	2200      	movs	r2, #0
 8004774:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8004778:	6878      	ldr	r0, [r7, #4]
 800477a:	f7ff ff7d 	bl	8004678 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800477e:	e03b      	b.n	80047f8 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	2200      	movs	r2, #0
 8004784:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8004788:	6878      	ldr	r0, [r7, #4]
 800478a:	f7ff ff35 	bl	80045f8 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800478e:	e033      	b.n	80047f8 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8004790:	7bfb      	ldrb	r3, [r7, #15]
 8004792:	2b21      	cmp	r3, #33	; 0x21
 8004794:	d005      	beq.n	80047a2 <I2C_MasterTransmit_TXE+0xda>
 8004796:	7bbb      	ldrb	r3, [r7, #14]
 8004798:	2b40      	cmp	r3, #64	; 0x40
 800479a:	d12d      	bne.n	80047f8 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 800479c:	7bfb      	ldrb	r3, [r7, #15]
 800479e:	2b22      	cmp	r3, #34	; 0x22
 80047a0:	d12a      	bne.n	80047f8 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80047a6:	b29b      	uxth	r3, r3
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d108      	bne.n	80047be <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	685a      	ldr	r2, [r3, #4]
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80047ba:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 80047bc:	e01c      	b.n	80047f8 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80047c4:	b2db      	uxtb	r3, r3
 80047c6:	2b40      	cmp	r3, #64	; 0x40
 80047c8:	d103      	bne.n	80047d2 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 80047ca:	6878      	ldr	r0, [r7, #4]
 80047cc:	f000 f88e 	bl	80048ec <I2C_MemoryTransmit_TXE_BTF>
}
 80047d0:	e012      	b.n	80047f8 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047d6:	781a      	ldrb	r2, [r3, #0]
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047e2:	1c5a      	adds	r2, r3, #1
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80047ec:	b29b      	uxth	r3, r3
 80047ee:	3b01      	subs	r3, #1
 80047f0:	b29a      	uxth	r2, r3
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80047f6:	e7ff      	b.n	80047f8 <I2C_MasterTransmit_TXE+0x130>
 80047f8:	bf00      	nop
 80047fa:	3710      	adds	r7, #16
 80047fc:	46bd      	mov	sp, r7
 80047fe:	bd80      	pop	{r7, pc}

08004800 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8004800:	b580      	push	{r7, lr}
 8004802:	b084      	sub	sp, #16
 8004804:	af00      	add	r7, sp, #0
 8004806:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800480c:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004814:	b2db      	uxtb	r3, r3
 8004816:	2b21      	cmp	r3, #33	; 0x21
 8004818:	d164      	bne.n	80048e4 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800481e:	b29b      	uxth	r3, r3
 8004820:	2b00      	cmp	r3, #0
 8004822:	d012      	beq.n	800484a <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004828:	781a      	ldrb	r2, [r3, #0]
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004834:	1c5a      	adds	r2, r3, #1
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800483e:	b29b      	uxth	r3, r3
 8004840:	3b01      	subs	r3, #1
 8004842:	b29a      	uxth	r2, r3
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8004848:	e04c      	b.n	80048e4 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	2b08      	cmp	r3, #8
 800484e:	d01d      	beq.n	800488c <I2C_MasterTransmit_BTF+0x8c>
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	2b20      	cmp	r3, #32
 8004854:	d01a      	beq.n	800488c <I2C_MasterTransmit_BTF+0x8c>
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800485c:	d016      	beq.n	800488c <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	685a      	ldr	r2, [r3, #4]
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800486c:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	2211      	movs	r2, #17
 8004872:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	2200      	movs	r2, #0
 8004878:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	2220      	movs	r2, #32
 8004880:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8004884:	6878      	ldr	r0, [r7, #4]
 8004886:	f7ff feb7 	bl	80045f8 <HAL_I2C_MasterTxCpltCallback>
}
 800488a:	e02b      	b.n	80048e4 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	685a      	ldr	r2, [r3, #4]
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800489a:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	681a      	ldr	r2, [r3, #0]
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80048aa:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	2200      	movs	r2, #0
 80048b0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	2220      	movs	r2, #32
 80048b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80048c0:	b2db      	uxtb	r3, r3
 80048c2:	2b40      	cmp	r3, #64	; 0x40
 80048c4:	d107      	bne.n	80048d6 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	2200      	movs	r2, #0
 80048ca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 80048ce:	6878      	ldr	r0, [r7, #4]
 80048d0:	f7ff fed2 	bl	8004678 <HAL_I2C_MemTxCpltCallback>
}
 80048d4:	e006      	b.n	80048e4 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	2200      	movs	r2, #0
 80048da:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 80048de:	6878      	ldr	r0, [r7, #4]
 80048e0:	f7ff fe8a 	bl	80045f8 <HAL_I2C_MasterTxCpltCallback>
}
 80048e4:	bf00      	nop
 80048e6:	3710      	adds	r7, #16
 80048e8:	46bd      	mov	sp, r7
 80048ea:	bd80      	pop	{r7, pc}

080048ec <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 80048ec:	b580      	push	{r7, lr}
 80048ee:	b084      	sub	sp, #16
 80048f0:	af00      	add	r7, sp, #0
 80048f2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80048fa:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004900:	2b00      	cmp	r3, #0
 8004902:	d11d      	bne.n	8004940 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004908:	2b01      	cmp	r3, #1
 800490a:	d10b      	bne.n	8004924 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004910:	b2da      	uxtb	r2, r3
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800491c:	1c9a      	adds	r2, r3, #2
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 8004922:	e073      	b.n	8004a0c <I2C_MemoryTransmit_TXE_BTF+0x120>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004928:	b29b      	uxth	r3, r3
 800492a:	121b      	asrs	r3, r3, #8
 800492c:	b2da      	uxtb	r2, r3
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004938:	1c5a      	adds	r2, r3, #1
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	651a      	str	r2, [r3, #80]	; 0x50
}
 800493e:	e065      	b.n	8004a0c <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 1U)
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004944:	2b01      	cmp	r3, #1
 8004946:	d10b      	bne.n	8004960 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800494c:	b2da      	uxtb	r2, r3
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004958:	1c5a      	adds	r2, r3, #1
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	651a      	str	r2, [r3, #80]	; 0x50
}
 800495e:	e055      	b.n	8004a0c <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 2U)
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004964:	2b02      	cmp	r3, #2
 8004966:	d151      	bne.n	8004a0c <I2C_MemoryTransmit_TXE_BTF+0x120>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8004968:	7bfb      	ldrb	r3, [r7, #15]
 800496a:	2b22      	cmp	r3, #34	; 0x22
 800496c:	d10d      	bne.n	800498a <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	681a      	ldr	r2, [r3, #0]
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800497c:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004982:	1c5a      	adds	r2, r3, #1
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	651a      	str	r2, [r3, #80]	; 0x50
}
 8004988:	e040      	b.n	8004a0c <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800498e:	b29b      	uxth	r3, r3
 8004990:	2b00      	cmp	r3, #0
 8004992:	d015      	beq.n	80049c0 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8004994:	7bfb      	ldrb	r3, [r7, #15]
 8004996:	2b21      	cmp	r3, #33	; 0x21
 8004998:	d112      	bne.n	80049c0 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800499e:	781a      	ldrb	r2, [r3, #0]
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049aa:	1c5a      	adds	r2, r3, #1
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049b4:	b29b      	uxth	r3, r3
 80049b6:	3b01      	subs	r3, #1
 80049b8:	b29a      	uxth	r2, r3
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80049be:	e025      	b.n	8004a0c <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049c4:	b29b      	uxth	r3, r3
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d120      	bne.n	8004a0c <I2C_MemoryTransmit_TXE_BTF+0x120>
 80049ca:	7bfb      	ldrb	r3, [r7, #15]
 80049cc:	2b21      	cmp	r3, #33	; 0x21
 80049ce:	d11d      	bne.n	8004a0c <I2C_MemoryTransmit_TXE_BTF+0x120>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	685a      	ldr	r2, [r3, #4]
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80049de:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	681a      	ldr	r2, [r3, #0]
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80049ee:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	2200      	movs	r2, #0
 80049f4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	2220      	movs	r2, #32
 80049fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	2200      	movs	r2, #0
 8004a02:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8004a06:	6878      	ldr	r0, [r7, #4]
 8004a08:	f7ff fe36 	bl	8004678 <HAL_I2C_MemTxCpltCallback>
}
 8004a0c:	bf00      	nop
 8004a0e:	3710      	adds	r7, #16
 8004a10:	46bd      	mov	sp, r7
 8004a12:	bd80      	pop	{r7, pc}

08004a14 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8004a14:	b580      	push	{r7, lr}
 8004a16:	b084      	sub	sp, #16
 8004a18:	af00      	add	r7, sp, #0
 8004a1a:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004a22:	b2db      	uxtb	r3, r3
 8004a24:	2b22      	cmp	r3, #34	; 0x22
 8004a26:	f040 80ac 	bne.w	8004b82 <I2C_MasterReceive_RXNE+0x16e>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a2e:	b29b      	uxth	r3, r3
 8004a30:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	2b03      	cmp	r3, #3
 8004a36:	d921      	bls.n	8004a7c <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	691a      	ldr	r2, [r3, #16]
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a42:	b2d2      	uxtb	r2, r2
 8004a44:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a4a:	1c5a      	adds	r2, r3, #1
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a54:	b29b      	uxth	r3, r3
 8004a56:	3b01      	subs	r3, #1
 8004a58:	b29a      	uxth	r2, r3
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a62:	b29b      	uxth	r3, r3
 8004a64:	2b03      	cmp	r3, #3
 8004a66:	f040 808c 	bne.w	8004b82 <I2C_MasterReceive_RXNE+0x16e>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	685a      	ldr	r2, [r3, #4]
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004a78:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 8004a7a:	e082      	b.n	8004b82 <I2C_MasterReceive_RXNE+0x16e>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a80:	2b02      	cmp	r3, #2
 8004a82:	d075      	beq.n	8004b70 <I2C_MasterReceive_RXNE+0x15c>
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	2b01      	cmp	r3, #1
 8004a88:	d002      	beq.n	8004a90 <I2C_MasterReceive_RXNE+0x7c>
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d16f      	bne.n	8004b70 <I2C_MasterReceive_RXNE+0x15c>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8004a90:	6878      	ldr	r0, [r7, #4]
 8004a92:	f001 fc4d 	bl	8006330 <I2C_WaitOnSTOPRequestThroughIT>
 8004a96:	4603      	mov	r3, r0
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d142      	bne.n	8004b22 <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	681a      	ldr	r2, [r3, #0]
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004aaa:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	685a      	ldr	r2, [r3, #4]
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004aba:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	691a      	ldr	r2, [r3, #16]
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ac6:	b2d2      	uxtb	r2, r2
 8004ac8:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ace:	1c5a      	adds	r2, r3, #1
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ad8:	b29b      	uxth	r3, r3
 8004ada:	3b01      	subs	r3, #1
 8004adc:	b29a      	uxth	r2, r3
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	2220      	movs	r2, #32
 8004ae6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004af0:	b2db      	uxtb	r3, r3
 8004af2:	2b40      	cmp	r3, #64	; 0x40
 8004af4:	d10a      	bne.n	8004b0c <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	2200      	movs	r2, #0
 8004afa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	2200      	movs	r2, #0
 8004b02:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8004b04:	6878      	ldr	r0, [r7, #4]
 8004b06:	f7ff fdc1 	bl	800468c <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8004b0a:	e03a      	b.n	8004b82 <I2C_MasterReceive_RXNE+0x16e>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	2200      	movs	r2, #0
 8004b10:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	2212      	movs	r2, #18
 8004b18:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8004b1a:	6878      	ldr	r0, [r7, #4]
 8004b1c:	f7ff fd76 	bl	800460c <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8004b20:	e02f      	b.n	8004b82 <I2C_MasterReceive_RXNE+0x16e>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	685a      	ldr	r2, [r3, #4]
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004b30:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	691a      	ldr	r2, [r3, #16]
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b3c:	b2d2      	uxtb	r2, r2
 8004b3e:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b44:	1c5a      	adds	r2, r3, #1
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b4e:	b29b      	uxth	r3, r3
 8004b50:	3b01      	subs	r3, #1
 8004b52:	b29a      	uxth	r2, r3
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	2220      	movs	r2, #32
 8004b5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	2200      	movs	r2, #0
 8004b64:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8004b68:	6878      	ldr	r0, [r7, #4]
 8004b6a:	f7ff fd99 	bl	80046a0 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8004b6e:	e008      	b.n	8004b82 <I2C_MasterReceive_RXNE+0x16e>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	685a      	ldr	r2, [r3, #4]
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004b7e:	605a      	str	r2, [r3, #4]
}
 8004b80:	e7ff      	b.n	8004b82 <I2C_MasterReceive_RXNE+0x16e>
 8004b82:	bf00      	nop
 8004b84:	3710      	adds	r7, #16
 8004b86:	46bd      	mov	sp, r7
 8004b88:	bd80      	pop	{r7, pc}

08004b8a <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8004b8a:	b580      	push	{r7, lr}
 8004b8c:	b084      	sub	sp, #16
 8004b8e:	af00      	add	r7, sp, #0
 8004b90:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b96:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b9c:	b29b      	uxth	r3, r3
 8004b9e:	2b04      	cmp	r3, #4
 8004ba0:	d11b      	bne.n	8004bda <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	685a      	ldr	r2, [r3, #4]
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004bb0:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	691a      	ldr	r2, [r3, #16]
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bbc:	b2d2      	uxtb	r2, r2
 8004bbe:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bc4:	1c5a      	adds	r2, r3, #1
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004bce:	b29b      	uxth	r3, r3
 8004bd0:	3b01      	subs	r3, #1
 8004bd2:	b29a      	uxth	r2, r3
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8004bd8:	e0bd      	b.n	8004d56 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004bde:	b29b      	uxth	r3, r3
 8004be0:	2b03      	cmp	r3, #3
 8004be2:	d129      	bne.n	8004c38 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	685a      	ldr	r2, [r3, #4]
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004bf2:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	2b04      	cmp	r3, #4
 8004bf8:	d00a      	beq.n	8004c10 <I2C_MasterReceive_BTF+0x86>
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	2b02      	cmp	r3, #2
 8004bfe:	d007      	beq.n	8004c10 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	681a      	ldr	r2, [r3, #0]
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004c0e:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	691a      	ldr	r2, [r3, #16]
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c1a:	b2d2      	uxtb	r2, r2
 8004c1c:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c22:	1c5a      	adds	r2, r3, #1
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c2c:	b29b      	uxth	r3, r3
 8004c2e:	3b01      	subs	r3, #1
 8004c30:	b29a      	uxth	r2, r3
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8004c36:	e08e      	b.n	8004d56 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c3c:	b29b      	uxth	r3, r3
 8004c3e:	2b02      	cmp	r3, #2
 8004c40:	d176      	bne.n	8004d30 <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	2b01      	cmp	r3, #1
 8004c46:	d002      	beq.n	8004c4e <I2C_MasterReceive_BTF+0xc4>
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	2b10      	cmp	r3, #16
 8004c4c:	d108      	bne.n	8004c60 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	681a      	ldr	r2, [r3, #0]
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004c5c:	601a      	str	r2, [r3, #0]
 8004c5e:	e019      	b.n	8004c94 <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	2b04      	cmp	r3, #4
 8004c64:	d002      	beq.n	8004c6c <I2C_MasterReceive_BTF+0xe2>
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	2b02      	cmp	r3, #2
 8004c6a:	d108      	bne.n	8004c7e <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	681a      	ldr	r2, [r3, #0]
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004c7a:	601a      	str	r2, [r3, #0]
 8004c7c:	e00a      	b.n	8004c94 <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	2b10      	cmp	r3, #16
 8004c82:	d007      	beq.n	8004c94 <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	681a      	ldr	r2, [r3, #0]
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004c92:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	691a      	ldr	r2, [r3, #16]
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c9e:	b2d2      	uxtb	r2, r2
 8004ca0:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ca6:	1c5a      	adds	r2, r3, #1
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004cb0:	b29b      	uxth	r3, r3
 8004cb2:	3b01      	subs	r3, #1
 8004cb4:	b29a      	uxth	r2, r3
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	691a      	ldr	r2, [r3, #16]
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cc4:	b2d2      	uxtb	r2, r2
 8004cc6:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ccc:	1c5a      	adds	r2, r3, #1
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004cd6:	b29b      	uxth	r3, r3
 8004cd8:	3b01      	subs	r3, #1
 8004cda:	b29a      	uxth	r2, r3
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	685a      	ldr	r2, [r3, #4]
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8004cee:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	2220      	movs	r2, #32
 8004cf4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004cfe:	b2db      	uxtb	r3, r3
 8004d00:	2b40      	cmp	r3, #64	; 0x40
 8004d02:	d10a      	bne.n	8004d1a <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	2200      	movs	r2, #0
 8004d08:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	2200      	movs	r2, #0
 8004d10:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8004d12:	6878      	ldr	r0, [r7, #4]
 8004d14:	f7ff fcba 	bl	800468c <HAL_I2C_MemRxCpltCallback>
}
 8004d18:	e01d      	b.n	8004d56 <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	2200      	movs	r2, #0
 8004d1e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	2212      	movs	r2, #18
 8004d26:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8004d28:	6878      	ldr	r0, [r7, #4]
 8004d2a:	f7ff fc6f 	bl	800460c <HAL_I2C_MasterRxCpltCallback>
}
 8004d2e:	e012      	b.n	8004d56 <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	691a      	ldr	r2, [r3, #16]
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d3a:	b2d2      	uxtb	r2, r2
 8004d3c:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d42:	1c5a      	adds	r2, r3, #1
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d4c:	b29b      	uxth	r3, r3
 8004d4e:	3b01      	subs	r3, #1
 8004d50:	b29a      	uxth	r2, r3
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8004d56:	bf00      	nop
 8004d58:	3710      	adds	r7, #16
 8004d5a:	46bd      	mov	sp, r7
 8004d5c:	bd80      	pop	{r7, pc}

08004d5e <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8004d5e:	b480      	push	{r7}
 8004d60:	b083      	sub	sp, #12
 8004d62:	af00      	add	r7, sp, #0
 8004d64:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004d6c:	b2db      	uxtb	r3, r3
 8004d6e:	2b40      	cmp	r3, #64	; 0x40
 8004d70:	d117      	bne.n	8004da2 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d109      	bne.n	8004d8e <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d7e:	b2db      	uxtb	r3, r3
 8004d80:	461a      	mov	r2, r3
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004d8a:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8004d8c:	e067      	b.n	8004e5e <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d92:	b2db      	uxtb	r3, r3
 8004d94:	f043 0301 	orr.w	r3, r3, #1
 8004d98:	b2da      	uxtb	r2, r3
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	611a      	str	r2, [r3, #16]
}
 8004da0:	e05d      	b.n	8004e5e <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	691b      	ldr	r3, [r3, #16]
 8004da6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004daa:	d133      	bne.n	8004e14 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004db2:	b2db      	uxtb	r3, r3
 8004db4:	2b21      	cmp	r3, #33	; 0x21
 8004db6:	d109      	bne.n	8004dcc <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004dbc:	b2db      	uxtb	r3, r3
 8004dbe:	461a      	mov	r2, r3
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004dc8:	611a      	str	r2, [r3, #16]
 8004dca:	e008      	b.n	8004dde <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004dd0:	b2db      	uxtb	r3, r3
 8004dd2:	f043 0301 	orr.w	r3, r3, #1
 8004dd6:	b2da      	uxtb	r2, r3
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d004      	beq.n	8004df0 <I2C_Master_SB+0x92>
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004dea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d108      	bne.n	8004e02 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d032      	beq.n	8004e5e <I2C_Master_SB+0x100>
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004dfc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d02d      	beq.n	8004e5e <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	685a      	ldr	r2, [r3, #4]
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004e10:	605a      	str	r2, [r3, #4]
}
 8004e12:	e024      	b.n	8004e5e <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d10e      	bne.n	8004e3a <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e20:	b29b      	uxth	r3, r3
 8004e22:	11db      	asrs	r3, r3, #7
 8004e24:	b2db      	uxtb	r3, r3
 8004e26:	f003 0306 	and.w	r3, r3, #6
 8004e2a:	b2db      	uxtb	r3, r3
 8004e2c:	f063 030f 	orn	r3, r3, #15
 8004e30:	b2da      	uxtb	r2, r3
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	611a      	str	r2, [r3, #16]
}
 8004e38:	e011      	b.n	8004e5e <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004e3e:	2b01      	cmp	r3, #1
 8004e40:	d10d      	bne.n	8004e5e <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e46:	b29b      	uxth	r3, r3
 8004e48:	11db      	asrs	r3, r3, #7
 8004e4a:	b2db      	uxtb	r3, r3
 8004e4c:	f003 0306 	and.w	r3, r3, #6
 8004e50:	b2db      	uxtb	r3, r3
 8004e52:	f063 030e 	orn	r3, r3, #14
 8004e56:	b2da      	uxtb	r2, r3
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	611a      	str	r2, [r3, #16]
}
 8004e5e:	bf00      	nop
 8004e60:	370c      	adds	r7, #12
 8004e62:	46bd      	mov	sp, r7
 8004e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e68:	4770      	bx	lr

08004e6a <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8004e6a:	b480      	push	{r7}
 8004e6c:	b083      	sub	sp, #12
 8004e6e:	af00      	add	r7, sp, #0
 8004e70:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e76:	b2da      	uxtb	r2, r3
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d004      	beq.n	8004e90 <I2C_Master_ADD10+0x26>
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e8a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d108      	bne.n	8004ea2 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d00c      	beq.n	8004eb2 <I2C_Master_ADD10+0x48>
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e9c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d007      	beq.n	8004eb2 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	685a      	ldr	r2, [r3, #4]
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004eb0:	605a      	str	r2, [r3, #4]
  }
}
 8004eb2:	bf00      	nop
 8004eb4:	370c      	adds	r7, #12
 8004eb6:	46bd      	mov	sp, r7
 8004eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ebc:	4770      	bx	lr

08004ebe <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8004ebe:	b480      	push	{r7}
 8004ec0:	b091      	sub	sp, #68	; 0x44
 8004ec2:	af00      	add	r7, sp, #0
 8004ec4:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004ecc:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ed4:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004eda:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004ee2:	b2db      	uxtb	r3, r3
 8004ee4:	2b22      	cmp	r3, #34	; 0x22
 8004ee6:	f040 8169 	bne.w	80051bc <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d10f      	bne.n	8004f12 <I2C_Master_ADDR+0x54>
 8004ef2:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8004ef6:	2b40      	cmp	r3, #64	; 0x40
 8004ef8:	d10b      	bne.n	8004f12 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004efa:	2300      	movs	r3, #0
 8004efc:	633b      	str	r3, [r7, #48]	; 0x30
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	695b      	ldr	r3, [r3, #20]
 8004f04:	633b      	str	r3, [r7, #48]	; 0x30
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	699b      	ldr	r3, [r3, #24]
 8004f0c:	633b      	str	r3, [r7, #48]	; 0x30
 8004f0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f10:	e160      	b.n	80051d4 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d11d      	bne.n	8004f56 <I2C_Master_ADDR+0x98>
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	691b      	ldr	r3, [r3, #16]
 8004f1e:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8004f22:	d118      	bne.n	8004f56 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004f24:	2300      	movs	r3, #0
 8004f26:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	695b      	ldr	r3, [r3, #20]
 8004f2e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	699b      	ldr	r3, [r3, #24]
 8004f36:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004f38:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	681a      	ldr	r2, [r3, #0]
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004f48:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004f4e:	1c5a      	adds	r2, r3, #1
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	651a      	str	r2, [r3, #80]	; 0x50
 8004f54:	e13e      	b.n	80051d4 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f5a:	b29b      	uxth	r3, r3
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d113      	bne.n	8004f88 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004f60:	2300      	movs	r3, #0
 8004f62:	62bb      	str	r3, [r7, #40]	; 0x28
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	695b      	ldr	r3, [r3, #20]
 8004f6a:	62bb      	str	r3, [r7, #40]	; 0x28
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	699b      	ldr	r3, [r3, #24]
 8004f72:	62bb      	str	r3, [r7, #40]	; 0x28
 8004f74:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	681a      	ldr	r2, [r3, #0]
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004f84:	601a      	str	r2, [r3, #0]
 8004f86:	e115      	b.n	80051b4 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f8c:	b29b      	uxth	r3, r3
 8004f8e:	2b01      	cmp	r3, #1
 8004f90:	f040 808a 	bne.w	80050a8 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8004f94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004f96:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004f9a:	d137      	bne.n	800500c <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	681a      	ldr	r2, [r3, #0]
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004faa:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	685b      	ldr	r3, [r3, #4]
 8004fb2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004fb6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004fba:	d113      	bne.n	8004fe4 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	681a      	ldr	r2, [r3, #0]
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004fca:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004fcc:	2300      	movs	r3, #0
 8004fce:	627b      	str	r3, [r7, #36]	; 0x24
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	695b      	ldr	r3, [r3, #20]
 8004fd6:	627b      	str	r3, [r7, #36]	; 0x24
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	699b      	ldr	r3, [r3, #24]
 8004fde:	627b      	str	r3, [r7, #36]	; 0x24
 8004fe0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fe2:	e0e7      	b.n	80051b4 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004fe4:	2300      	movs	r3, #0
 8004fe6:	623b      	str	r3, [r7, #32]
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	695b      	ldr	r3, [r3, #20]
 8004fee:	623b      	str	r3, [r7, #32]
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	699b      	ldr	r3, [r3, #24]
 8004ff6:	623b      	str	r3, [r7, #32]
 8004ff8:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	681a      	ldr	r2, [r3, #0]
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005008:	601a      	str	r2, [r3, #0]
 800500a:	e0d3      	b.n	80051b4 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 800500c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800500e:	2b08      	cmp	r3, #8
 8005010:	d02e      	beq.n	8005070 <I2C_Master_ADDR+0x1b2>
 8005012:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005014:	2b20      	cmp	r3, #32
 8005016:	d02b      	beq.n	8005070 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8005018:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800501a:	2b12      	cmp	r3, #18
 800501c:	d102      	bne.n	8005024 <I2C_Master_ADDR+0x166>
 800501e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005020:	2b01      	cmp	r3, #1
 8005022:	d125      	bne.n	8005070 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8005024:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005026:	2b04      	cmp	r3, #4
 8005028:	d00e      	beq.n	8005048 <I2C_Master_ADDR+0x18a>
 800502a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800502c:	2b02      	cmp	r3, #2
 800502e:	d00b      	beq.n	8005048 <I2C_Master_ADDR+0x18a>
 8005030:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005032:	2b10      	cmp	r3, #16
 8005034:	d008      	beq.n	8005048 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	681a      	ldr	r2, [r3, #0]
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005044:	601a      	str	r2, [r3, #0]
 8005046:	e007      	b.n	8005058 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	681a      	ldr	r2, [r3, #0]
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005056:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005058:	2300      	movs	r3, #0
 800505a:	61fb      	str	r3, [r7, #28]
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	695b      	ldr	r3, [r3, #20]
 8005062:	61fb      	str	r3, [r7, #28]
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	699b      	ldr	r3, [r3, #24]
 800506a:	61fb      	str	r3, [r7, #28]
 800506c:	69fb      	ldr	r3, [r7, #28]
 800506e:	e0a1      	b.n	80051b4 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	681a      	ldr	r2, [r3, #0]
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800507e:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005080:	2300      	movs	r3, #0
 8005082:	61bb      	str	r3, [r7, #24]
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	695b      	ldr	r3, [r3, #20]
 800508a:	61bb      	str	r3, [r7, #24]
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	699b      	ldr	r3, [r3, #24]
 8005092:	61bb      	str	r3, [r7, #24]
 8005094:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	681a      	ldr	r2, [r3, #0]
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80050a4:	601a      	str	r2, [r3, #0]
 80050a6:	e085      	b.n	80051b4 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80050ac:	b29b      	uxth	r3, r3
 80050ae:	2b02      	cmp	r3, #2
 80050b0:	d14d      	bne.n	800514e <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80050b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80050b4:	2b04      	cmp	r3, #4
 80050b6:	d016      	beq.n	80050e6 <I2C_Master_ADDR+0x228>
 80050b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80050ba:	2b02      	cmp	r3, #2
 80050bc:	d013      	beq.n	80050e6 <I2C_Master_ADDR+0x228>
 80050be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80050c0:	2b10      	cmp	r3, #16
 80050c2:	d010      	beq.n	80050e6 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	681a      	ldr	r2, [r3, #0]
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80050d2:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	681a      	ldr	r2, [r3, #0]
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80050e2:	601a      	str	r2, [r3, #0]
 80050e4:	e007      	b.n	80050f6 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	681a      	ldr	r2, [r3, #0]
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80050f4:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	685b      	ldr	r3, [r3, #4]
 80050fc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005100:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005104:	d117      	bne.n	8005136 <I2C_Master_ADDR+0x278>
 8005106:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005108:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800510c:	d00b      	beq.n	8005126 <I2C_Master_ADDR+0x268>
 800510e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005110:	2b01      	cmp	r3, #1
 8005112:	d008      	beq.n	8005126 <I2C_Master_ADDR+0x268>
 8005114:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005116:	2b08      	cmp	r3, #8
 8005118:	d005      	beq.n	8005126 <I2C_Master_ADDR+0x268>
 800511a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800511c:	2b10      	cmp	r3, #16
 800511e:	d002      	beq.n	8005126 <I2C_Master_ADDR+0x268>
 8005120:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005122:	2b20      	cmp	r3, #32
 8005124:	d107      	bne.n	8005136 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	685a      	ldr	r2, [r3, #4]
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005134:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005136:	2300      	movs	r3, #0
 8005138:	617b      	str	r3, [r7, #20]
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	695b      	ldr	r3, [r3, #20]
 8005140:	617b      	str	r3, [r7, #20]
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	699b      	ldr	r3, [r3, #24]
 8005148:	617b      	str	r3, [r7, #20]
 800514a:	697b      	ldr	r3, [r7, #20]
 800514c:	e032      	b.n	80051b4 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	681a      	ldr	r2, [r3, #0]
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800515c:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	685b      	ldr	r3, [r3, #4]
 8005164:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005168:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800516c:	d117      	bne.n	800519e <I2C_Master_ADDR+0x2e0>
 800516e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005170:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005174:	d00b      	beq.n	800518e <I2C_Master_ADDR+0x2d0>
 8005176:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005178:	2b01      	cmp	r3, #1
 800517a:	d008      	beq.n	800518e <I2C_Master_ADDR+0x2d0>
 800517c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800517e:	2b08      	cmp	r3, #8
 8005180:	d005      	beq.n	800518e <I2C_Master_ADDR+0x2d0>
 8005182:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005184:	2b10      	cmp	r3, #16
 8005186:	d002      	beq.n	800518e <I2C_Master_ADDR+0x2d0>
 8005188:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800518a:	2b20      	cmp	r3, #32
 800518c:	d107      	bne.n	800519e <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	685a      	ldr	r2, [r3, #4]
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800519c:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800519e:	2300      	movs	r3, #0
 80051a0:	613b      	str	r3, [r7, #16]
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	695b      	ldr	r3, [r3, #20]
 80051a8:	613b      	str	r3, [r7, #16]
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	699b      	ldr	r3, [r3, #24]
 80051b0:	613b      	str	r3, [r7, #16]
 80051b2:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	2200      	movs	r2, #0
 80051b8:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 80051ba:	e00b      	b.n	80051d4 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80051bc:	2300      	movs	r3, #0
 80051be:	60fb      	str	r3, [r7, #12]
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	695b      	ldr	r3, [r3, #20]
 80051c6:	60fb      	str	r3, [r7, #12]
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	699b      	ldr	r3, [r3, #24]
 80051ce:	60fb      	str	r3, [r7, #12]
 80051d0:	68fb      	ldr	r3, [r7, #12]
}
 80051d2:	e7ff      	b.n	80051d4 <I2C_Master_ADDR+0x316>
 80051d4:	bf00      	nop
 80051d6:	3744      	adds	r7, #68	; 0x44
 80051d8:	46bd      	mov	sp, r7
 80051da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051de:	4770      	bx	lr

080051e0 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80051e0:	b580      	push	{r7, lr}
 80051e2:	b084      	sub	sp, #16
 80051e4:	af00      	add	r7, sp, #0
 80051e6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80051ee:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80051f4:	b29b      	uxth	r3, r3
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d02b      	beq.n	8005252 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051fe:	781a      	ldrb	r2, [r3, #0]
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800520a:	1c5a      	adds	r2, r3, #1
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005214:	b29b      	uxth	r3, r3
 8005216:	3b01      	subs	r3, #1
 8005218:	b29a      	uxth	r2, r3
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005222:	b29b      	uxth	r3, r3
 8005224:	2b00      	cmp	r3, #0
 8005226:	d114      	bne.n	8005252 <I2C_SlaveTransmit_TXE+0x72>
 8005228:	7bfb      	ldrb	r3, [r7, #15]
 800522a:	2b29      	cmp	r3, #41	; 0x29
 800522c:	d111      	bne.n	8005252 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	685a      	ldr	r2, [r3, #4]
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800523c:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	2221      	movs	r2, #33	; 0x21
 8005242:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	2228      	movs	r2, #40	; 0x28
 8005248:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 800524c:	6878      	ldr	r0, [r7, #4]
 800524e:	f7ff f9e7 	bl	8004620 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8005252:	bf00      	nop
 8005254:	3710      	adds	r7, #16
 8005256:	46bd      	mov	sp, r7
 8005258:	bd80      	pop	{r7, pc}

0800525a <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 800525a:	b480      	push	{r7}
 800525c:	b083      	sub	sp, #12
 800525e:	af00      	add	r7, sp, #0
 8005260:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005266:	b29b      	uxth	r3, r3
 8005268:	2b00      	cmp	r3, #0
 800526a:	d011      	beq.n	8005290 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005270:	781a      	ldrb	r2, [r3, #0]
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800527c:	1c5a      	adds	r2, r3, #1
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005286:	b29b      	uxth	r3, r3
 8005288:	3b01      	subs	r3, #1
 800528a:	b29a      	uxth	r2, r3
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8005290:	bf00      	nop
 8005292:	370c      	adds	r7, #12
 8005294:	46bd      	mov	sp, r7
 8005296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800529a:	4770      	bx	lr

0800529c <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 800529c:	b580      	push	{r7, lr}
 800529e:	b084      	sub	sp, #16
 80052a0:	af00      	add	r7, sp, #0
 80052a2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80052aa:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80052b0:	b29b      	uxth	r3, r3
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d02c      	beq.n	8005310 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	691a      	ldr	r2, [r3, #16]
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052c0:	b2d2      	uxtb	r2, r2
 80052c2:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052c8:	1c5a      	adds	r2, r3, #1
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80052d2:	b29b      	uxth	r3, r3
 80052d4:	3b01      	subs	r3, #1
 80052d6:	b29a      	uxth	r2, r3
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80052e0:	b29b      	uxth	r3, r3
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d114      	bne.n	8005310 <I2C_SlaveReceive_RXNE+0x74>
 80052e6:	7bfb      	ldrb	r3, [r7, #15]
 80052e8:	2b2a      	cmp	r3, #42	; 0x2a
 80052ea:	d111      	bne.n	8005310 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	685a      	ldr	r2, [r3, #4]
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80052fa:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	2222      	movs	r2, #34	; 0x22
 8005300:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	2228      	movs	r2, #40	; 0x28
 8005306:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 800530a:	6878      	ldr	r0, [r7, #4]
 800530c:	f7ff f992 	bl	8004634 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8005310:	bf00      	nop
 8005312:	3710      	adds	r7, #16
 8005314:	46bd      	mov	sp, r7
 8005316:	bd80      	pop	{r7, pc}

08005318 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8005318:	b480      	push	{r7}
 800531a:	b083      	sub	sp, #12
 800531c:	af00      	add	r7, sp, #0
 800531e:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005324:	b29b      	uxth	r3, r3
 8005326:	2b00      	cmp	r3, #0
 8005328:	d012      	beq.n	8005350 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	691a      	ldr	r2, [r3, #16]
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005334:	b2d2      	uxtb	r2, r2
 8005336:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800533c:	1c5a      	adds	r2, r3, #1
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005346:	b29b      	uxth	r3, r3
 8005348:	3b01      	subs	r3, #1
 800534a:	b29a      	uxth	r2, r3
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8005350:	bf00      	nop
 8005352:	370c      	adds	r7, #12
 8005354:	46bd      	mov	sp, r7
 8005356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800535a:	4770      	bx	lr

0800535c <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 800535c:	b580      	push	{r7, lr}
 800535e:	b084      	sub	sp, #16
 8005360:	af00      	add	r7, sp, #0
 8005362:	6078      	str	r0, [r7, #4]
 8005364:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8005366:	2300      	movs	r3, #0
 8005368:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005370:	b2db      	uxtb	r3, r3
 8005372:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8005376:	2b28      	cmp	r3, #40	; 0x28
 8005378:	d127      	bne.n	80053ca <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	685a      	ldr	r2, [r3, #4]
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005388:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 800538a:	683b      	ldr	r3, [r7, #0]
 800538c:	089b      	lsrs	r3, r3, #2
 800538e:	f003 0301 	and.w	r3, r3, #1
 8005392:	2b00      	cmp	r3, #0
 8005394:	d101      	bne.n	800539a <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8005396:	2301      	movs	r3, #1
 8005398:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 800539a:	683b      	ldr	r3, [r7, #0]
 800539c:	09db      	lsrs	r3, r3, #7
 800539e:	f003 0301 	and.w	r3, r3, #1
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d103      	bne.n	80053ae <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	68db      	ldr	r3, [r3, #12]
 80053aa:	81bb      	strh	r3, [r7, #12]
 80053ac:	e002      	b.n	80053b4 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	699b      	ldr	r3, [r3, #24]
 80053b2:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	2200      	movs	r2, #0
 80053b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 80053bc:	89ba      	ldrh	r2, [r7, #12]
 80053be:	7bfb      	ldrb	r3, [r7, #15]
 80053c0:	4619      	mov	r1, r3
 80053c2:	6878      	ldr	r0, [r7, #4]
 80053c4:	f7ff f940 	bl	8004648 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 80053c8:	e00e      	b.n	80053e8 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80053ca:	2300      	movs	r3, #0
 80053cc:	60bb      	str	r3, [r7, #8]
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	695b      	ldr	r3, [r3, #20]
 80053d4:	60bb      	str	r3, [r7, #8]
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	699b      	ldr	r3, [r3, #24]
 80053dc:	60bb      	str	r3, [r7, #8]
 80053de:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	2200      	movs	r2, #0
 80053e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 80053e8:	bf00      	nop
 80053ea:	3710      	adds	r7, #16
 80053ec:	46bd      	mov	sp, r7
 80053ee:	bd80      	pop	{r7, pc}

080053f0 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 80053f0:	b580      	push	{r7, lr}
 80053f2:	b084      	sub	sp, #16
 80053f4:	af00      	add	r7, sp, #0
 80053f6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80053fe:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	685a      	ldr	r2, [r3, #4]
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800540e:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8005410:	2300      	movs	r3, #0
 8005412:	60bb      	str	r3, [r7, #8]
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	695b      	ldr	r3, [r3, #20]
 800541a:	60bb      	str	r3, [r7, #8]
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	681a      	ldr	r2, [r3, #0]
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	f042 0201 	orr.w	r2, r2, #1
 800542a:	601a      	str	r2, [r3, #0]
 800542c:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	681a      	ldr	r2, [r3, #0]
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800543c:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	685b      	ldr	r3, [r3, #4]
 8005444:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005448:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800544c:	d172      	bne.n	8005534 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800544e:	7bfb      	ldrb	r3, [r7, #15]
 8005450:	2b22      	cmp	r3, #34	; 0x22
 8005452:	d002      	beq.n	800545a <I2C_Slave_STOPF+0x6a>
 8005454:	7bfb      	ldrb	r3, [r7, #15]
 8005456:	2b2a      	cmp	r3, #42	; 0x2a
 8005458:	d135      	bne.n	80054c6 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	685b      	ldr	r3, [r3, #4]
 8005462:	b29a      	uxth	r2, r3
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800546c:	b29b      	uxth	r3, r3
 800546e:	2b00      	cmp	r3, #0
 8005470:	d005      	beq.n	800547e <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005476:	f043 0204 	orr.w	r2, r3, #4
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	685a      	ldr	r2, [r3, #4]
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800548c:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005492:	4618      	mov	r0, r3
 8005494:	f7fd fbfa 	bl	8002c8c <HAL_DMA_GetState>
 8005498:	4603      	mov	r3, r0
 800549a:	2b01      	cmp	r3, #1
 800549c:	d049      	beq.n	8005532 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054a2:	4a69      	ldr	r2, [pc, #420]	; (8005648 <I2C_Slave_STOPF+0x258>)
 80054a4:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054aa:	4618      	mov	r0, r3
 80054ac:	f7fd fbcc 	bl	8002c48 <HAL_DMA_Abort_IT>
 80054b0:	4603      	mov	r3, r0
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d03d      	beq.n	8005532 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054ba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80054bc:	687a      	ldr	r2, [r7, #4]
 80054be:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80054c0:	4610      	mov	r0, r2
 80054c2:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80054c4:	e035      	b.n	8005532 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	685b      	ldr	r3, [r3, #4]
 80054ce:	b29a      	uxth	r2, r3
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80054d8:	b29b      	uxth	r3, r3
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d005      	beq.n	80054ea <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054e2:	f043 0204 	orr.w	r2, r3, #4
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	685a      	ldr	r2, [r3, #4]
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80054f8:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80054fe:	4618      	mov	r0, r3
 8005500:	f7fd fbc4 	bl	8002c8c <HAL_DMA_GetState>
 8005504:	4603      	mov	r3, r0
 8005506:	2b01      	cmp	r3, #1
 8005508:	d014      	beq.n	8005534 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800550e:	4a4e      	ldr	r2, [pc, #312]	; (8005648 <I2C_Slave_STOPF+0x258>)
 8005510:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005516:	4618      	mov	r0, r3
 8005518:	f7fd fb96 	bl	8002c48 <HAL_DMA_Abort_IT>
 800551c:	4603      	mov	r3, r0
 800551e:	2b00      	cmp	r3, #0
 8005520:	d008      	beq.n	8005534 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005526:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005528:	687a      	ldr	r2, [r7, #4]
 800552a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800552c:	4610      	mov	r0, r2
 800552e:	4798      	blx	r3
 8005530:	e000      	b.n	8005534 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005532:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005538:	b29b      	uxth	r3, r3
 800553a:	2b00      	cmp	r3, #0
 800553c:	d03e      	beq.n	80055bc <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	695b      	ldr	r3, [r3, #20]
 8005544:	f003 0304 	and.w	r3, r3, #4
 8005548:	2b04      	cmp	r3, #4
 800554a:	d112      	bne.n	8005572 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	691a      	ldr	r2, [r3, #16]
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005556:	b2d2      	uxtb	r2, r2
 8005558:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800555e:	1c5a      	adds	r2, r3, #1
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005568:	b29b      	uxth	r3, r3
 800556a:	3b01      	subs	r3, #1
 800556c:	b29a      	uxth	r2, r3
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	695b      	ldr	r3, [r3, #20]
 8005578:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800557c:	2b40      	cmp	r3, #64	; 0x40
 800557e:	d112      	bne.n	80055a6 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	691a      	ldr	r2, [r3, #16]
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800558a:	b2d2      	uxtb	r2, r2
 800558c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005592:	1c5a      	adds	r2, r3, #1
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800559c:	b29b      	uxth	r3, r3
 800559e:	3b01      	subs	r3, #1
 80055a0:	b29a      	uxth	r2, r3
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80055aa:	b29b      	uxth	r3, r3
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d005      	beq.n	80055bc <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055b4:	f043 0204 	orr.w	r2, r3, #4
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d003      	beq.n	80055cc <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 80055c4:	6878      	ldr	r0, [r7, #4]
 80055c6:	f000 f8b3 	bl	8005730 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 80055ca:	e039      	b.n	8005640 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80055cc:	7bfb      	ldrb	r3, [r7, #15]
 80055ce:	2b2a      	cmp	r3, #42	; 0x2a
 80055d0:	d109      	bne.n	80055e6 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	2200      	movs	r2, #0
 80055d6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	2228      	movs	r2, #40	; 0x28
 80055dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80055e0:	6878      	ldr	r0, [r7, #4]
 80055e2:	f7ff f827 	bl	8004634 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80055ec:	b2db      	uxtb	r3, r3
 80055ee:	2b28      	cmp	r3, #40	; 0x28
 80055f0:	d111      	bne.n	8005616 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	4a15      	ldr	r2, [pc, #84]	; (800564c <I2C_Slave_STOPF+0x25c>)
 80055f6:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	2200      	movs	r2, #0
 80055fc:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	2220      	movs	r2, #32
 8005602:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	2200      	movs	r2, #0
 800560a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 800560e:	6878      	ldr	r0, [r7, #4]
 8005610:	f7ff f828 	bl	8004664 <HAL_I2C_ListenCpltCallback>
}
 8005614:	e014      	b.n	8005640 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800561a:	2b22      	cmp	r3, #34	; 0x22
 800561c:	d002      	beq.n	8005624 <I2C_Slave_STOPF+0x234>
 800561e:	7bfb      	ldrb	r3, [r7, #15]
 8005620:	2b22      	cmp	r3, #34	; 0x22
 8005622:	d10d      	bne.n	8005640 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	2200      	movs	r2, #0
 8005628:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	2220      	movs	r2, #32
 800562e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	2200      	movs	r2, #0
 8005636:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 800563a:	6878      	ldr	r0, [r7, #4]
 800563c:	f7fe fffa 	bl	8004634 <HAL_I2C_SlaveRxCpltCallback>
}
 8005640:	bf00      	nop
 8005642:	3710      	adds	r7, #16
 8005644:	46bd      	mov	sp, r7
 8005646:	bd80      	pop	{r7, pc}
 8005648:	08005f31 	.word	0x08005f31
 800564c:	ffff0000 	.word	0xffff0000

08005650 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8005650:	b580      	push	{r7, lr}
 8005652:	b084      	sub	sp, #16
 8005654:	af00      	add	r7, sp, #0
 8005656:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800565e:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005664:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8005666:	68bb      	ldr	r3, [r7, #8]
 8005668:	2b08      	cmp	r3, #8
 800566a:	d002      	beq.n	8005672 <I2C_Slave_AF+0x22>
 800566c:	68bb      	ldr	r3, [r7, #8]
 800566e:	2b20      	cmp	r3, #32
 8005670:	d129      	bne.n	80056c6 <I2C_Slave_AF+0x76>
 8005672:	7bfb      	ldrb	r3, [r7, #15]
 8005674:	2b28      	cmp	r3, #40	; 0x28
 8005676:	d126      	bne.n	80056c6 <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	4a2c      	ldr	r2, [pc, #176]	; (800572c <I2C_Slave_AF+0xdc>)
 800567c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	685a      	ldr	r2, [r3, #4]
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800568c:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005696:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	681a      	ldr	r2, [r3, #0]
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80056a6:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	2200      	movs	r2, #0
 80056ac:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	2220      	movs	r2, #32
 80056b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	2200      	movs	r2, #0
 80056ba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 80056be:	6878      	ldr	r0, [r7, #4]
 80056c0:	f7fe ffd0 	bl	8004664 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 80056c4:	e02e      	b.n	8005724 <I2C_Slave_AF+0xd4>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 80056c6:	7bfb      	ldrb	r3, [r7, #15]
 80056c8:	2b21      	cmp	r3, #33	; 0x21
 80056ca:	d126      	bne.n	800571a <I2C_Slave_AF+0xca>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	4a17      	ldr	r2, [pc, #92]	; (800572c <I2C_Slave_AF+0xdc>)
 80056d0:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	2221      	movs	r2, #33	; 0x21
 80056d6:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	2220      	movs	r2, #32
 80056dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	2200      	movs	r2, #0
 80056e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	685a      	ldr	r2, [r3, #4]
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80056f6:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005700:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	681a      	ldr	r2, [r3, #0]
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005710:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8005712:	6878      	ldr	r0, [r7, #4]
 8005714:	f7fe ff84 	bl	8004620 <HAL_I2C_SlaveTxCpltCallback>
}
 8005718:	e004      	b.n	8005724 <I2C_Slave_AF+0xd4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005722:	615a      	str	r2, [r3, #20]
}
 8005724:	bf00      	nop
 8005726:	3710      	adds	r7, #16
 8005728:	46bd      	mov	sp, r7
 800572a:	bd80      	pop	{r7, pc}
 800572c:	ffff0000 	.word	0xffff0000

08005730 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8005730:	b580      	push	{r7, lr}
 8005732:	b084      	sub	sp, #16
 8005734:	af00      	add	r7, sp, #0
 8005736:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800573e:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005746:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8005748:	7bbb      	ldrb	r3, [r7, #14]
 800574a:	2b10      	cmp	r3, #16
 800574c:	d002      	beq.n	8005754 <I2C_ITError+0x24>
 800574e:	7bbb      	ldrb	r3, [r7, #14]
 8005750:	2b40      	cmp	r3, #64	; 0x40
 8005752:	d10a      	bne.n	800576a <I2C_ITError+0x3a>
 8005754:	7bfb      	ldrb	r3, [r7, #15]
 8005756:	2b22      	cmp	r3, #34	; 0x22
 8005758:	d107      	bne.n	800576a <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	681a      	ldr	r2, [r3, #0]
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005768:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800576a:	7bfb      	ldrb	r3, [r7, #15]
 800576c:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8005770:	2b28      	cmp	r3, #40	; 0x28
 8005772:	d107      	bne.n	8005784 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	2200      	movs	r2, #0
 8005778:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	2228      	movs	r2, #40	; 0x28
 800577e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8005782:	e015      	b.n	80057b0 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	685b      	ldr	r3, [r3, #4]
 800578a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800578e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005792:	d00a      	beq.n	80057aa <I2C_ITError+0x7a>
 8005794:	7bfb      	ldrb	r3, [r7, #15]
 8005796:	2b60      	cmp	r3, #96	; 0x60
 8005798:	d007      	beq.n	80057aa <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	2220      	movs	r2, #32
 800579e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	2200      	movs	r2, #0
 80057a6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	2200      	movs	r2, #0
 80057ae:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	685b      	ldr	r3, [r3, #4]
 80057b6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80057ba:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80057be:	d162      	bne.n	8005886 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	685a      	ldr	r2, [r3, #4]
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80057ce:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80057d4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80057d8:	b2db      	uxtb	r3, r3
 80057da:	2b01      	cmp	r3, #1
 80057dc:	d020      	beq.n	8005820 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80057e2:	4a6a      	ldr	r2, [pc, #424]	; (800598c <I2C_ITError+0x25c>)
 80057e4:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80057ea:	4618      	mov	r0, r3
 80057ec:	f7fd fa2c 	bl	8002c48 <HAL_DMA_Abort_IT>
 80057f0:	4603      	mov	r3, r0
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	f000 8089 	beq.w	800590a <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	681a      	ldr	r2, [r3, #0]
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	f022 0201 	bic.w	r2, r2, #1
 8005806:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	2220      	movs	r2, #32
 800580c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005814:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005816:	687a      	ldr	r2, [r7, #4]
 8005818:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800581a:	4610      	mov	r0, r2
 800581c:	4798      	blx	r3
 800581e:	e074      	b.n	800590a <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005824:	4a59      	ldr	r2, [pc, #356]	; (800598c <I2C_ITError+0x25c>)
 8005826:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800582c:	4618      	mov	r0, r3
 800582e:	f7fd fa0b 	bl	8002c48 <HAL_DMA_Abort_IT>
 8005832:	4603      	mov	r3, r0
 8005834:	2b00      	cmp	r3, #0
 8005836:	d068      	beq.n	800590a <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	695b      	ldr	r3, [r3, #20]
 800583e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005842:	2b40      	cmp	r3, #64	; 0x40
 8005844:	d10b      	bne.n	800585e <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	691a      	ldr	r2, [r3, #16]
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005850:	b2d2      	uxtb	r2, r2
 8005852:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005858:	1c5a      	adds	r2, r3, #1
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	681a      	ldr	r2, [r3, #0]
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	f022 0201 	bic.w	r2, r2, #1
 800586c:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	2220      	movs	r2, #32
 8005872:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800587a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800587c:	687a      	ldr	r2, [r7, #4]
 800587e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005880:	4610      	mov	r0, r2
 8005882:	4798      	blx	r3
 8005884:	e041      	b.n	800590a <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800588c:	b2db      	uxtb	r3, r3
 800588e:	2b60      	cmp	r3, #96	; 0x60
 8005890:	d125      	bne.n	80058de <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	2220      	movs	r2, #32
 8005896:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	2200      	movs	r2, #0
 800589e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	695b      	ldr	r3, [r3, #20]
 80058a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80058aa:	2b40      	cmp	r3, #64	; 0x40
 80058ac:	d10b      	bne.n	80058c6 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	691a      	ldr	r2, [r3, #16]
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058b8:	b2d2      	uxtb	r2, r2
 80058ba:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058c0:	1c5a      	adds	r2, r3, #1
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	681a      	ldr	r2, [r3, #0]
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	f022 0201 	bic.w	r2, r2, #1
 80058d4:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80058d6:	6878      	ldr	r0, [r7, #4]
 80058d8:	f7fe feec 	bl	80046b4 <HAL_I2C_AbortCpltCallback>
 80058dc:	e015      	b.n	800590a <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	695b      	ldr	r3, [r3, #20]
 80058e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80058e8:	2b40      	cmp	r3, #64	; 0x40
 80058ea:	d10b      	bne.n	8005904 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	691a      	ldr	r2, [r3, #16]
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058f6:	b2d2      	uxtb	r2, r2
 80058f8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058fe:	1c5a      	adds	r2, r3, #1
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8005904:	6878      	ldr	r0, [r7, #4]
 8005906:	f7fe fecb 	bl	80046a0 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800590e:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8005910:	68bb      	ldr	r3, [r7, #8]
 8005912:	f003 0301 	and.w	r3, r3, #1
 8005916:	2b00      	cmp	r3, #0
 8005918:	d10e      	bne.n	8005938 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800591a:	68bb      	ldr	r3, [r7, #8]
 800591c:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8005920:	2b00      	cmp	r3, #0
 8005922:	d109      	bne.n	8005938 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8005924:	68bb      	ldr	r3, [r7, #8]
 8005926:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800592a:	2b00      	cmp	r3, #0
 800592c:	d104      	bne.n	8005938 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 800592e:	68bb      	ldr	r3, [r7, #8]
 8005930:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8005934:	2b00      	cmp	r3, #0
 8005936:	d007      	beq.n	8005948 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	685a      	ldr	r2, [r3, #4]
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005946:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800594e:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005954:	f003 0304 	and.w	r3, r3, #4
 8005958:	2b04      	cmp	r3, #4
 800595a:	d113      	bne.n	8005984 <I2C_ITError+0x254>
 800595c:	7bfb      	ldrb	r3, [r7, #15]
 800595e:	2b28      	cmp	r3, #40	; 0x28
 8005960:	d110      	bne.n	8005984 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	4a0a      	ldr	r2, [pc, #40]	; (8005990 <I2C_ITError+0x260>)
 8005966:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	2200      	movs	r2, #0
 800596c:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	2220      	movs	r2, #32
 8005972:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	2200      	movs	r2, #0
 800597a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 800597e:	6878      	ldr	r0, [r7, #4]
 8005980:	f7fe fe70 	bl	8004664 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005984:	bf00      	nop
 8005986:	3710      	adds	r7, #16
 8005988:	46bd      	mov	sp, r7
 800598a:	bd80      	pop	{r7, pc}
 800598c:	08005f31 	.word	0x08005f31
 8005990:	ffff0000 	.word	0xffff0000

08005994 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8005994:	b580      	push	{r7, lr}
 8005996:	b088      	sub	sp, #32
 8005998:	af02      	add	r7, sp, #8
 800599a:	60f8      	str	r0, [r7, #12]
 800599c:	607a      	str	r2, [r7, #4]
 800599e:	603b      	str	r3, [r7, #0]
 80059a0:	460b      	mov	r3, r1
 80059a2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059a8:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80059aa:	697b      	ldr	r3, [r7, #20]
 80059ac:	2b08      	cmp	r3, #8
 80059ae:	d006      	beq.n	80059be <I2C_MasterRequestWrite+0x2a>
 80059b0:	697b      	ldr	r3, [r7, #20]
 80059b2:	2b01      	cmp	r3, #1
 80059b4:	d003      	beq.n	80059be <I2C_MasterRequestWrite+0x2a>
 80059b6:	697b      	ldr	r3, [r7, #20]
 80059b8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80059bc:	d108      	bne.n	80059d0 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	681a      	ldr	r2, [r3, #0]
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80059cc:	601a      	str	r2, [r3, #0]
 80059ce:	e00b      	b.n	80059e8 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059d4:	2b12      	cmp	r3, #18
 80059d6:	d107      	bne.n	80059e8 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	681a      	ldr	r2, [r3, #0]
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80059e6:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80059e8:	683b      	ldr	r3, [r7, #0]
 80059ea:	9300      	str	r3, [sp, #0]
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	2200      	movs	r2, #0
 80059f0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80059f4:	68f8      	ldr	r0, [r7, #12]
 80059f6:	f000 fb43 	bl	8006080 <I2C_WaitOnFlagUntilTimeout>
 80059fa:	4603      	mov	r3, r0
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d00d      	beq.n	8005a1c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a0a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005a0e:	d103      	bne.n	8005a18 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005a16:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005a18:	2303      	movs	r3, #3
 8005a1a:	e035      	b.n	8005a88 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	691b      	ldr	r3, [r3, #16]
 8005a20:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005a24:	d108      	bne.n	8005a38 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005a26:	897b      	ldrh	r3, [r7, #10]
 8005a28:	b2db      	uxtb	r3, r3
 8005a2a:	461a      	mov	r2, r3
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005a34:	611a      	str	r2, [r3, #16]
 8005a36:	e01b      	b.n	8005a70 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005a38:	897b      	ldrh	r3, [r7, #10]
 8005a3a:	11db      	asrs	r3, r3, #7
 8005a3c:	b2db      	uxtb	r3, r3
 8005a3e:	f003 0306 	and.w	r3, r3, #6
 8005a42:	b2db      	uxtb	r3, r3
 8005a44:	f063 030f 	orn	r3, r3, #15
 8005a48:	b2da      	uxtb	r2, r3
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005a50:	683b      	ldr	r3, [r7, #0]
 8005a52:	687a      	ldr	r2, [r7, #4]
 8005a54:	490e      	ldr	r1, [pc, #56]	; (8005a90 <I2C_MasterRequestWrite+0xfc>)
 8005a56:	68f8      	ldr	r0, [r7, #12]
 8005a58:	f000 fb69 	bl	800612e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005a5c:	4603      	mov	r3, r0
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d001      	beq.n	8005a66 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8005a62:	2301      	movs	r3, #1
 8005a64:	e010      	b.n	8005a88 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8005a66:	897b      	ldrh	r3, [r7, #10]
 8005a68:	b2da      	uxtb	r2, r3
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005a70:	683b      	ldr	r3, [r7, #0]
 8005a72:	687a      	ldr	r2, [r7, #4]
 8005a74:	4907      	ldr	r1, [pc, #28]	; (8005a94 <I2C_MasterRequestWrite+0x100>)
 8005a76:	68f8      	ldr	r0, [r7, #12]
 8005a78:	f000 fb59 	bl	800612e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005a7c:	4603      	mov	r3, r0
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d001      	beq.n	8005a86 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8005a82:	2301      	movs	r3, #1
 8005a84:	e000      	b.n	8005a88 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8005a86:	2300      	movs	r3, #0
}
 8005a88:	4618      	mov	r0, r3
 8005a8a:	3718      	adds	r7, #24
 8005a8c:	46bd      	mov	sp, r7
 8005a8e:	bd80      	pop	{r7, pc}
 8005a90:	00010008 	.word	0x00010008
 8005a94:	00010002 	.word	0x00010002

08005a98 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8005a98:	b580      	push	{r7, lr}
 8005a9a:	b088      	sub	sp, #32
 8005a9c:	af02      	add	r7, sp, #8
 8005a9e:	60f8      	str	r0, [r7, #12]
 8005aa0:	607a      	str	r2, [r7, #4]
 8005aa2:	603b      	str	r3, [r7, #0]
 8005aa4:	460b      	mov	r3, r1
 8005aa6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005aac:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	681a      	ldr	r2, [r3, #0]
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005abc:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8005abe:	697b      	ldr	r3, [r7, #20]
 8005ac0:	2b08      	cmp	r3, #8
 8005ac2:	d006      	beq.n	8005ad2 <I2C_MasterRequestRead+0x3a>
 8005ac4:	697b      	ldr	r3, [r7, #20]
 8005ac6:	2b01      	cmp	r3, #1
 8005ac8:	d003      	beq.n	8005ad2 <I2C_MasterRequestRead+0x3a>
 8005aca:	697b      	ldr	r3, [r7, #20]
 8005acc:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005ad0:	d108      	bne.n	8005ae4 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	681a      	ldr	r2, [r3, #0]
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005ae0:	601a      	str	r2, [r3, #0]
 8005ae2:	e00b      	b.n	8005afc <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ae8:	2b11      	cmp	r3, #17
 8005aea:	d107      	bne.n	8005afc <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	681a      	ldr	r2, [r3, #0]
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005afa:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005afc:	683b      	ldr	r3, [r7, #0]
 8005afe:	9300      	str	r3, [sp, #0]
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	2200      	movs	r2, #0
 8005b04:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005b08:	68f8      	ldr	r0, [r7, #12]
 8005b0a:	f000 fab9 	bl	8006080 <I2C_WaitOnFlagUntilTimeout>
 8005b0e:	4603      	mov	r3, r0
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d00d      	beq.n	8005b30 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b1e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005b22:	d103      	bne.n	8005b2c <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005b2a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005b2c:	2303      	movs	r3, #3
 8005b2e:	e079      	b.n	8005c24 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	691b      	ldr	r3, [r3, #16]
 8005b34:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005b38:	d108      	bne.n	8005b4c <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005b3a:	897b      	ldrh	r3, [r7, #10]
 8005b3c:	b2db      	uxtb	r3, r3
 8005b3e:	f043 0301 	orr.w	r3, r3, #1
 8005b42:	b2da      	uxtb	r2, r3
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	611a      	str	r2, [r3, #16]
 8005b4a:	e05f      	b.n	8005c0c <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005b4c:	897b      	ldrh	r3, [r7, #10]
 8005b4e:	11db      	asrs	r3, r3, #7
 8005b50:	b2db      	uxtb	r3, r3
 8005b52:	f003 0306 	and.w	r3, r3, #6
 8005b56:	b2db      	uxtb	r3, r3
 8005b58:	f063 030f 	orn	r3, r3, #15
 8005b5c:	b2da      	uxtb	r2, r3
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005b64:	683b      	ldr	r3, [r7, #0]
 8005b66:	687a      	ldr	r2, [r7, #4]
 8005b68:	4930      	ldr	r1, [pc, #192]	; (8005c2c <I2C_MasterRequestRead+0x194>)
 8005b6a:	68f8      	ldr	r0, [r7, #12]
 8005b6c:	f000 fadf 	bl	800612e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005b70:	4603      	mov	r3, r0
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d001      	beq.n	8005b7a <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8005b76:	2301      	movs	r3, #1
 8005b78:	e054      	b.n	8005c24 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8005b7a:	897b      	ldrh	r3, [r7, #10]
 8005b7c:	b2da      	uxtb	r2, r3
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005b84:	683b      	ldr	r3, [r7, #0]
 8005b86:	687a      	ldr	r2, [r7, #4]
 8005b88:	4929      	ldr	r1, [pc, #164]	; (8005c30 <I2C_MasterRequestRead+0x198>)
 8005b8a:	68f8      	ldr	r0, [r7, #12]
 8005b8c:	f000 facf 	bl	800612e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005b90:	4603      	mov	r3, r0
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d001      	beq.n	8005b9a <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8005b96:	2301      	movs	r3, #1
 8005b98:	e044      	b.n	8005c24 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005b9a:	2300      	movs	r3, #0
 8005b9c:	613b      	str	r3, [r7, #16]
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	695b      	ldr	r3, [r3, #20]
 8005ba4:	613b      	str	r3, [r7, #16]
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	699b      	ldr	r3, [r3, #24]
 8005bac:	613b      	str	r3, [r7, #16]
 8005bae:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	681a      	ldr	r2, [r3, #0]
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005bbe:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005bc0:	683b      	ldr	r3, [r7, #0]
 8005bc2:	9300      	str	r3, [sp, #0]
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	2200      	movs	r2, #0
 8005bc8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005bcc:	68f8      	ldr	r0, [r7, #12]
 8005bce:	f000 fa57 	bl	8006080 <I2C_WaitOnFlagUntilTimeout>
 8005bd2:	4603      	mov	r3, r0
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	d00d      	beq.n	8005bf4 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005be2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005be6:	d103      	bne.n	8005bf0 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005bee:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8005bf0:	2303      	movs	r3, #3
 8005bf2:	e017      	b.n	8005c24 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8005bf4:	897b      	ldrh	r3, [r7, #10]
 8005bf6:	11db      	asrs	r3, r3, #7
 8005bf8:	b2db      	uxtb	r3, r3
 8005bfa:	f003 0306 	and.w	r3, r3, #6
 8005bfe:	b2db      	uxtb	r3, r3
 8005c00:	f063 030e 	orn	r3, r3, #14
 8005c04:	b2da      	uxtb	r2, r3
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005c0c:	683b      	ldr	r3, [r7, #0]
 8005c0e:	687a      	ldr	r2, [r7, #4]
 8005c10:	4907      	ldr	r1, [pc, #28]	; (8005c30 <I2C_MasterRequestRead+0x198>)
 8005c12:	68f8      	ldr	r0, [r7, #12]
 8005c14:	f000 fa8b 	bl	800612e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005c18:	4603      	mov	r3, r0
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d001      	beq.n	8005c22 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8005c1e:	2301      	movs	r3, #1
 8005c20:	e000      	b.n	8005c24 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8005c22:	2300      	movs	r3, #0
}
 8005c24:	4618      	mov	r0, r3
 8005c26:	3718      	adds	r7, #24
 8005c28:	46bd      	mov	sp, r7
 8005c2a:	bd80      	pop	{r7, pc}
 8005c2c:	00010008 	.word	0x00010008
 8005c30:	00010002 	.word	0x00010002

08005c34 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005c34:	b580      	push	{r7, lr}
 8005c36:	b088      	sub	sp, #32
 8005c38:	af02      	add	r7, sp, #8
 8005c3a:	60f8      	str	r0, [r7, #12]
 8005c3c:	4608      	mov	r0, r1
 8005c3e:	4611      	mov	r1, r2
 8005c40:	461a      	mov	r2, r3
 8005c42:	4603      	mov	r3, r0
 8005c44:	817b      	strh	r3, [r7, #10]
 8005c46:	460b      	mov	r3, r1
 8005c48:	813b      	strh	r3, [r7, #8]
 8005c4a:	4613      	mov	r3, r2
 8005c4c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	681a      	ldr	r2, [r3, #0]
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005c5c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005c5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c60:	9300      	str	r3, [sp, #0]
 8005c62:	6a3b      	ldr	r3, [r7, #32]
 8005c64:	2200      	movs	r2, #0
 8005c66:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005c6a:	68f8      	ldr	r0, [r7, #12]
 8005c6c:	f000 fa08 	bl	8006080 <I2C_WaitOnFlagUntilTimeout>
 8005c70:	4603      	mov	r3, r0
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d00d      	beq.n	8005c92 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c80:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005c84:	d103      	bne.n	8005c8e <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005c8c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005c8e:	2303      	movs	r3, #3
 8005c90:	e05f      	b.n	8005d52 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005c92:	897b      	ldrh	r3, [r7, #10]
 8005c94:	b2db      	uxtb	r3, r3
 8005c96:	461a      	mov	r2, r3
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005ca0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005ca2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ca4:	6a3a      	ldr	r2, [r7, #32]
 8005ca6:	492d      	ldr	r1, [pc, #180]	; (8005d5c <I2C_RequestMemoryWrite+0x128>)
 8005ca8:	68f8      	ldr	r0, [r7, #12]
 8005caa:	f000 fa40 	bl	800612e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005cae:	4603      	mov	r3, r0
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d001      	beq.n	8005cb8 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8005cb4:	2301      	movs	r3, #1
 8005cb6:	e04c      	b.n	8005d52 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005cb8:	2300      	movs	r3, #0
 8005cba:	617b      	str	r3, [r7, #20]
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	695b      	ldr	r3, [r3, #20]
 8005cc2:	617b      	str	r3, [r7, #20]
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	699b      	ldr	r3, [r3, #24]
 8005cca:	617b      	str	r3, [r7, #20]
 8005ccc:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005cce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005cd0:	6a39      	ldr	r1, [r7, #32]
 8005cd2:	68f8      	ldr	r0, [r7, #12]
 8005cd4:	f000 faaa 	bl	800622c <I2C_WaitOnTXEFlagUntilTimeout>
 8005cd8:	4603      	mov	r3, r0
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d00d      	beq.n	8005cfa <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ce2:	2b04      	cmp	r3, #4
 8005ce4:	d107      	bne.n	8005cf6 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	681a      	ldr	r2, [r3, #0]
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005cf4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005cf6:	2301      	movs	r3, #1
 8005cf8:	e02b      	b.n	8005d52 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005cfa:	88fb      	ldrh	r3, [r7, #6]
 8005cfc:	2b01      	cmp	r3, #1
 8005cfe:	d105      	bne.n	8005d0c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005d00:	893b      	ldrh	r3, [r7, #8]
 8005d02:	b2da      	uxtb	r2, r3
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	611a      	str	r2, [r3, #16]
 8005d0a:	e021      	b.n	8005d50 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005d0c:	893b      	ldrh	r3, [r7, #8]
 8005d0e:	0a1b      	lsrs	r3, r3, #8
 8005d10:	b29b      	uxth	r3, r3
 8005d12:	b2da      	uxtb	r2, r3
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005d1a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005d1c:	6a39      	ldr	r1, [r7, #32]
 8005d1e:	68f8      	ldr	r0, [r7, #12]
 8005d20:	f000 fa84 	bl	800622c <I2C_WaitOnTXEFlagUntilTimeout>
 8005d24:	4603      	mov	r3, r0
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d00d      	beq.n	8005d46 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d2e:	2b04      	cmp	r3, #4
 8005d30:	d107      	bne.n	8005d42 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	681a      	ldr	r2, [r3, #0]
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005d40:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005d42:	2301      	movs	r3, #1
 8005d44:	e005      	b.n	8005d52 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005d46:	893b      	ldrh	r3, [r7, #8]
 8005d48:	b2da      	uxtb	r2, r3
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8005d50:	2300      	movs	r3, #0
}
 8005d52:	4618      	mov	r0, r3
 8005d54:	3718      	adds	r7, #24
 8005d56:	46bd      	mov	sp, r7
 8005d58:	bd80      	pop	{r7, pc}
 8005d5a:	bf00      	nop
 8005d5c:	00010002 	.word	0x00010002

08005d60 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005d60:	b580      	push	{r7, lr}
 8005d62:	b088      	sub	sp, #32
 8005d64:	af02      	add	r7, sp, #8
 8005d66:	60f8      	str	r0, [r7, #12]
 8005d68:	4608      	mov	r0, r1
 8005d6a:	4611      	mov	r1, r2
 8005d6c:	461a      	mov	r2, r3
 8005d6e:	4603      	mov	r3, r0
 8005d70:	817b      	strh	r3, [r7, #10]
 8005d72:	460b      	mov	r3, r1
 8005d74:	813b      	strh	r3, [r7, #8]
 8005d76:	4613      	mov	r3, r2
 8005d78:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	681a      	ldr	r2, [r3, #0]
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005d88:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	681a      	ldr	r2, [r3, #0]
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005d98:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005d9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d9c:	9300      	str	r3, [sp, #0]
 8005d9e:	6a3b      	ldr	r3, [r7, #32]
 8005da0:	2200      	movs	r2, #0
 8005da2:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005da6:	68f8      	ldr	r0, [r7, #12]
 8005da8:	f000 f96a 	bl	8006080 <I2C_WaitOnFlagUntilTimeout>
 8005dac:	4603      	mov	r3, r0
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d00d      	beq.n	8005dce <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005dbc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005dc0:	d103      	bne.n	8005dca <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005dc8:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005dca:	2303      	movs	r3, #3
 8005dcc:	e0aa      	b.n	8005f24 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005dce:	897b      	ldrh	r3, [r7, #10]
 8005dd0:	b2db      	uxtb	r3, r3
 8005dd2:	461a      	mov	r2, r3
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005ddc:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005dde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005de0:	6a3a      	ldr	r2, [r7, #32]
 8005de2:	4952      	ldr	r1, [pc, #328]	; (8005f2c <I2C_RequestMemoryRead+0x1cc>)
 8005de4:	68f8      	ldr	r0, [r7, #12]
 8005de6:	f000 f9a2 	bl	800612e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005dea:	4603      	mov	r3, r0
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d001      	beq.n	8005df4 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8005df0:	2301      	movs	r3, #1
 8005df2:	e097      	b.n	8005f24 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005df4:	2300      	movs	r3, #0
 8005df6:	617b      	str	r3, [r7, #20]
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	695b      	ldr	r3, [r3, #20]
 8005dfe:	617b      	str	r3, [r7, #20]
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	699b      	ldr	r3, [r3, #24]
 8005e06:	617b      	str	r3, [r7, #20]
 8005e08:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005e0a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005e0c:	6a39      	ldr	r1, [r7, #32]
 8005e0e:	68f8      	ldr	r0, [r7, #12]
 8005e10:	f000 fa0c 	bl	800622c <I2C_WaitOnTXEFlagUntilTimeout>
 8005e14:	4603      	mov	r3, r0
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d00d      	beq.n	8005e36 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e1e:	2b04      	cmp	r3, #4
 8005e20:	d107      	bne.n	8005e32 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	681a      	ldr	r2, [r3, #0]
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005e30:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005e32:	2301      	movs	r3, #1
 8005e34:	e076      	b.n	8005f24 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005e36:	88fb      	ldrh	r3, [r7, #6]
 8005e38:	2b01      	cmp	r3, #1
 8005e3a:	d105      	bne.n	8005e48 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005e3c:	893b      	ldrh	r3, [r7, #8]
 8005e3e:	b2da      	uxtb	r2, r3
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	611a      	str	r2, [r3, #16]
 8005e46:	e021      	b.n	8005e8c <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005e48:	893b      	ldrh	r3, [r7, #8]
 8005e4a:	0a1b      	lsrs	r3, r3, #8
 8005e4c:	b29b      	uxth	r3, r3
 8005e4e:	b2da      	uxtb	r2, r3
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005e56:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005e58:	6a39      	ldr	r1, [r7, #32]
 8005e5a:	68f8      	ldr	r0, [r7, #12]
 8005e5c:	f000 f9e6 	bl	800622c <I2C_WaitOnTXEFlagUntilTimeout>
 8005e60:	4603      	mov	r3, r0
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d00d      	beq.n	8005e82 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e6a:	2b04      	cmp	r3, #4
 8005e6c:	d107      	bne.n	8005e7e <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	681a      	ldr	r2, [r3, #0]
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005e7c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005e7e:	2301      	movs	r3, #1
 8005e80:	e050      	b.n	8005f24 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005e82:	893b      	ldrh	r3, [r7, #8]
 8005e84:	b2da      	uxtb	r2, r3
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005e8c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005e8e:	6a39      	ldr	r1, [r7, #32]
 8005e90:	68f8      	ldr	r0, [r7, #12]
 8005e92:	f000 f9cb 	bl	800622c <I2C_WaitOnTXEFlagUntilTimeout>
 8005e96:	4603      	mov	r3, r0
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	d00d      	beq.n	8005eb8 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ea0:	2b04      	cmp	r3, #4
 8005ea2:	d107      	bne.n	8005eb4 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	681a      	ldr	r2, [r3, #0]
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005eb2:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005eb4:	2301      	movs	r3, #1
 8005eb6:	e035      	b.n	8005f24 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	681a      	ldr	r2, [r3, #0]
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005ec6:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005ec8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005eca:	9300      	str	r3, [sp, #0]
 8005ecc:	6a3b      	ldr	r3, [r7, #32]
 8005ece:	2200      	movs	r2, #0
 8005ed0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005ed4:	68f8      	ldr	r0, [r7, #12]
 8005ed6:	f000 f8d3 	bl	8006080 <I2C_WaitOnFlagUntilTimeout>
 8005eda:	4603      	mov	r3, r0
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	d00d      	beq.n	8005efc <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005eea:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005eee:	d103      	bne.n	8005ef8 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005ef6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005ef8:	2303      	movs	r3, #3
 8005efa:	e013      	b.n	8005f24 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005efc:	897b      	ldrh	r3, [r7, #10]
 8005efe:	b2db      	uxtb	r3, r3
 8005f00:	f043 0301 	orr.w	r3, r3, #1
 8005f04:	b2da      	uxtb	r2, r3
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005f0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f0e:	6a3a      	ldr	r2, [r7, #32]
 8005f10:	4906      	ldr	r1, [pc, #24]	; (8005f2c <I2C_RequestMemoryRead+0x1cc>)
 8005f12:	68f8      	ldr	r0, [r7, #12]
 8005f14:	f000 f90b 	bl	800612e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005f18:	4603      	mov	r3, r0
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d001      	beq.n	8005f22 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8005f1e:	2301      	movs	r3, #1
 8005f20:	e000      	b.n	8005f24 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8005f22:	2300      	movs	r3, #0
}
 8005f24:	4618      	mov	r0, r3
 8005f26:	3718      	adds	r7, #24
 8005f28:	46bd      	mov	sp, r7
 8005f2a:	bd80      	pop	{r7, pc}
 8005f2c:	00010002 	.word	0x00010002

08005f30 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8005f30:	b580      	push	{r7, lr}
 8005f32:	b086      	sub	sp, #24
 8005f34:	af00      	add	r7, sp, #0
 8005f36:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005f38:	2300      	movs	r3, #0
 8005f3a:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f40:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005f42:	697b      	ldr	r3, [r7, #20]
 8005f44:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005f48:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8005f4a:	4b4b      	ldr	r3, [pc, #300]	; (8006078 <I2C_DMAAbort+0x148>)
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	08db      	lsrs	r3, r3, #3
 8005f50:	4a4a      	ldr	r2, [pc, #296]	; (800607c <I2C_DMAAbort+0x14c>)
 8005f52:	fba2 2303 	umull	r2, r3, r2, r3
 8005f56:	0a1a      	lsrs	r2, r3, #8
 8005f58:	4613      	mov	r3, r2
 8005f5a:	009b      	lsls	r3, r3, #2
 8005f5c:	4413      	add	r3, r2
 8005f5e:	00da      	lsls	r2, r3, #3
 8005f60:	1ad3      	subs	r3, r2, r3
 8005f62:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d106      	bne.n	8005f78 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005f6a:	697b      	ldr	r3, [r7, #20]
 8005f6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f6e:	f043 0220 	orr.w	r2, r3, #32
 8005f72:	697b      	ldr	r3, [r7, #20]
 8005f74:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 8005f76:	e00a      	b.n	8005f8e <I2C_DMAAbort+0x5e>
    }
    count--;
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	3b01      	subs	r3, #1
 8005f7c:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8005f7e:	697b      	ldr	r3, [r7, #20]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005f88:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005f8c:	d0ea      	beq.n	8005f64 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8005f8e:	697b      	ldr	r3, [r7, #20]
 8005f90:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	d003      	beq.n	8005f9e <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8005f96:	697b      	ldr	r3, [r7, #20]
 8005f98:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005f9a:	2200      	movs	r2, #0
 8005f9c:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8005f9e:	697b      	ldr	r3, [r7, #20]
 8005fa0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d003      	beq.n	8005fae <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8005fa6:	697b      	ldr	r3, [r7, #20]
 8005fa8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005faa:	2200      	movs	r2, #0
 8005fac:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005fae:	697b      	ldr	r3, [r7, #20]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	681a      	ldr	r2, [r3, #0]
 8005fb4:	697b      	ldr	r3, [r7, #20]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005fbc:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8005fbe:	697b      	ldr	r3, [r7, #20]
 8005fc0:	2200      	movs	r2, #0
 8005fc2:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8005fc4:	697b      	ldr	r3, [r7, #20]
 8005fc6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d003      	beq.n	8005fd4 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8005fcc:	697b      	ldr	r3, [r7, #20]
 8005fce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005fd0:	2200      	movs	r2, #0
 8005fd2:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 8005fd4:	697b      	ldr	r3, [r7, #20]
 8005fd6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d003      	beq.n	8005fe4 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8005fdc:	697b      	ldr	r3, [r7, #20]
 8005fde:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005fe0:	2200      	movs	r2, #0
 8005fe2:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8005fe4:	697b      	ldr	r3, [r7, #20]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	681a      	ldr	r2, [r3, #0]
 8005fea:	697b      	ldr	r3, [r7, #20]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	f022 0201 	bic.w	r2, r2, #1
 8005ff2:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8005ff4:	697b      	ldr	r3, [r7, #20]
 8005ff6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005ffa:	b2db      	uxtb	r3, r3
 8005ffc:	2b60      	cmp	r3, #96	; 0x60
 8005ffe:	d10e      	bne.n	800601e <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8006000:	697b      	ldr	r3, [r7, #20]
 8006002:	2220      	movs	r2, #32
 8006004:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006008:	697b      	ldr	r3, [r7, #20]
 800600a:	2200      	movs	r2, #0
 800600c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8006010:	697b      	ldr	r3, [r7, #20]
 8006012:	2200      	movs	r2, #0
 8006014:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8006016:	6978      	ldr	r0, [r7, #20]
 8006018:	f7fe fb4c 	bl	80046b4 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800601c:	e027      	b.n	800606e <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800601e:	7cfb      	ldrb	r3, [r7, #19]
 8006020:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8006024:	2b28      	cmp	r3, #40	; 0x28
 8006026:	d117      	bne.n	8006058 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8006028:	697b      	ldr	r3, [r7, #20]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	681a      	ldr	r2, [r3, #0]
 800602e:	697b      	ldr	r3, [r7, #20]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	f042 0201 	orr.w	r2, r2, #1
 8006036:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006038:	697b      	ldr	r3, [r7, #20]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	681a      	ldr	r2, [r3, #0]
 800603e:	697b      	ldr	r3, [r7, #20]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006046:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8006048:	697b      	ldr	r3, [r7, #20]
 800604a:	2200      	movs	r2, #0
 800604c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800604e:	697b      	ldr	r3, [r7, #20]
 8006050:	2228      	movs	r2, #40	; 0x28
 8006052:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8006056:	e007      	b.n	8006068 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8006058:	697b      	ldr	r3, [r7, #20]
 800605a:	2220      	movs	r2, #32
 800605c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006060:	697b      	ldr	r3, [r7, #20]
 8006062:	2200      	movs	r2, #0
 8006064:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8006068:	6978      	ldr	r0, [r7, #20]
 800606a:	f7fe fb19 	bl	80046a0 <HAL_I2C_ErrorCallback>
}
 800606e:	bf00      	nop
 8006070:	3718      	adds	r7, #24
 8006072:	46bd      	mov	sp, r7
 8006074:	bd80      	pop	{r7, pc}
 8006076:	bf00      	nop
 8006078:	20000004 	.word	0x20000004
 800607c:	14f8b589 	.word	0x14f8b589

08006080 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8006080:	b580      	push	{r7, lr}
 8006082:	b084      	sub	sp, #16
 8006084:	af00      	add	r7, sp, #0
 8006086:	60f8      	str	r0, [r7, #12]
 8006088:	60b9      	str	r1, [r7, #8]
 800608a:	603b      	str	r3, [r7, #0]
 800608c:	4613      	mov	r3, r2
 800608e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006090:	e025      	b.n	80060de <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006092:	683b      	ldr	r3, [r7, #0]
 8006094:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006098:	d021      	beq.n	80060de <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800609a:	f7fc fc53 	bl	8002944 <HAL_GetTick>
 800609e:	4602      	mov	r2, r0
 80060a0:	69bb      	ldr	r3, [r7, #24]
 80060a2:	1ad3      	subs	r3, r2, r3
 80060a4:	683a      	ldr	r2, [r7, #0]
 80060a6:	429a      	cmp	r2, r3
 80060a8:	d302      	bcc.n	80060b0 <I2C_WaitOnFlagUntilTimeout+0x30>
 80060aa:	683b      	ldr	r3, [r7, #0]
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	d116      	bne.n	80060de <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	2200      	movs	r2, #0
 80060b4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	2220      	movs	r2, #32
 80060ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	2200      	movs	r2, #0
 80060c2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060ca:	f043 0220 	orr.w	r2, r3, #32
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	2200      	movs	r2, #0
 80060d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80060da:	2301      	movs	r3, #1
 80060dc:	e023      	b.n	8006126 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80060de:	68bb      	ldr	r3, [r7, #8]
 80060e0:	0c1b      	lsrs	r3, r3, #16
 80060e2:	b2db      	uxtb	r3, r3
 80060e4:	2b01      	cmp	r3, #1
 80060e6:	d10d      	bne.n	8006104 <I2C_WaitOnFlagUntilTimeout+0x84>
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	695b      	ldr	r3, [r3, #20]
 80060ee:	43da      	mvns	r2, r3
 80060f0:	68bb      	ldr	r3, [r7, #8]
 80060f2:	4013      	ands	r3, r2
 80060f4:	b29b      	uxth	r3, r3
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	bf0c      	ite	eq
 80060fa:	2301      	moveq	r3, #1
 80060fc:	2300      	movne	r3, #0
 80060fe:	b2db      	uxtb	r3, r3
 8006100:	461a      	mov	r2, r3
 8006102:	e00c      	b.n	800611e <I2C_WaitOnFlagUntilTimeout+0x9e>
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	699b      	ldr	r3, [r3, #24]
 800610a:	43da      	mvns	r2, r3
 800610c:	68bb      	ldr	r3, [r7, #8]
 800610e:	4013      	ands	r3, r2
 8006110:	b29b      	uxth	r3, r3
 8006112:	2b00      	cmp	r3, #0
 8006114:	bf0c      	ite	eq
 8006116:	2301      	moveq	r3, #1
 8006118:	2300      	movne	r3, #0
 800611a:	b2db      	uxtb	r3, r3
 800611c:	461a      	mov	r2, r3
 800611e:	79fb      	ldrb	r3, [r7, #7]
 8006120:	429a      	cmp	r2, r3
 8006122:	d0b6      	beq.n	8006092 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006124:	2300      	movs	r3, #0
}
 8006126:	4618      	mov	r0, r3
 8006128:	3710      	adds	r7, #16
 800612a:	46bd      	mov	sp, r7
 800612c:	bd80      	pop	{r7, pc}

0800612e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800612e:	b580      	push	{r7, lr}
 8006130:	b084      	sub	sp, #16
 8006132:	af00      	add	r7, sp, #0
 8006134:	60f8      	str	r0, [r7, #12]
 8006136:	60b9      	str	r1, [r7, #8]
 8006138:	607a      	str	r2, [r7, #4]
 800613a:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800613c:	e051      	b.n	80061e2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	695b      	ldr	r3, [r3, #20]
 8006144:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006148:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800614c:	d123      	bne.n	8006196 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	681a      	ldr	r2, [r3, #0]
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800615c:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006166:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	2200      	movs	r2, #0
 800616c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	2220      	movs	r2, #32
 8006172:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	2200      	movs	r2, #0
 800617a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006182:	f043 0204 	orr.w	r2, r3, #4
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	2200      	movs	r2, #0
 800618e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006192:	2301      	movs	r3, #1
 8006194:	e046      	b.n	8006224 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800619c:	d021      	beq.n	80061e2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800619e:	f7fc fbd1 	bl	8002944 <HAL_GetTick>
 80061a2:	4602      	mov	r2, r0
 80061a4:	683b      	ldr	r3, [r7, #0]
 80061a6:	1ad3      	subs	r3, r2, r3
 80061a8:	687a      	ldr	r2, [r7, #4]
 80061aa:	429a      	cmp	r2, r3
 80061ac:	d302      	bcc.n	80061b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	d116      	bne.n	80061e2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	2200      	movs	r2, #0
 80061b8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	2220      	movs	r2, #32
 80061be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	2200      	movs	r2, #0
 80061c6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061ce:	f043 0220 	orr.w	r2, r3, #32
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	2200      	movs	r2, #0
 80061da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80061de:	2301      	movs	r3, #1
 80061e0:	e020      	b.n	8006224 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80061e2:	68bb      	ldr	r3, [r7, #8]
 80061e4:	0c1b      	lsrs	r3, r3, #16
 80061e6:	b2db      	uxtb	r3, r3
 80061e8:	2b01      	cmp	r3, #1
 80061ea:	d10c      	bne.n	8006206 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	695b      	ldr	r3, [r3, #20]
 80061f2:	43da      	mvns	r2, r3
 80061f4:	68bb      	ldr	r3, [r7, #8]
 80061f6:	4013      	ands	r3, r2
 80061f8:	b29b      	uxth	r3, r3
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	bf14      	ite	ne
 80061fe:	2301      	movne	r3, #1
 8006200:	2300      	moveq	r3, #0
 8006202:	b2db      	uxtb	r3, r3
 8006204:	e00b      	b.n	800621e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	699b      	ldr	r3, [r3, #24]
 800620c:	43da      	mvns	r2, r3
 800620e:	68bb      	ldr	r3, [r7, #8]
 8006210:	4013      	ands	r3, r2
 8006212:	b29b      	uxth	r3, r3
 8006214:	2b00      	cmp	r3, #0
 8006216:	bf14      	ite	ne
 8006218:	2301      	movne	r3, #1
 800621a:	2300      	moveq	r3, #0
 800621c:	b2db      	uxtb	r3, r3
 800621e:	2b00      	cmp	r3, #0
 8006220:	d18d      	bne.n	800613e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8006222:	2300      	movs	r3, #0
}
 8006224:	4618      	mov	r0, r3
 8006226:	3710      	adds	r7, #16
 8006228:	46bd      	mov	sp, r7
 800622a:	bd80      	pop	{r7, pc}

0800622c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800622c:	b580      	push	{r7, lr}
 800622e:	b084      	sub	sp, #16
 8006230:	af00      	add	r7, sp, #0
 8006232:	60f8      	str	r0, [r7, #12]
 8006234:	60b9      	str	r1, [r7, #8]
 8006236:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006238:	e02d      	b.n	8006296 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800623a:	68f8      	ldr	r0, [r7, #12]
 800623c:	f000 f900 	bl	8006440 <I2C_IsAcknowledgeFailed>
 8006240:	4603      	mov	r3, r0
 8006242:	2b00      	cmp	r3, #0
 8006244:	d001      	beq.n	800624a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006246:	2301      	movs	r3, #1
 8006248:	e02d      	b.n	80062a6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800624a:	68bb      	ldr	r3, [r7, #8]
 800624c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006250:	d021      	beq.n	8006296 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006252:	f7fc fb77 	bl	8002944 <HAL_GetTick>
 8006256:	4602      	mov	r2, r0
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	1ad3      	subs	r3, r2, r3
 800625c:	68ba      	ldr	r2, [r7, #8]
 800625e:	429a      	cmp	r2, r3
 8006260:	d302      	bcc.n	8006268 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8006262:	68bb      	ldr	r3, [r7, #8]
 8006264:	2b00      	cmp	r3, #0
 8006266:	d116      	bne.n	8006296 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	2200      	movs	r2, #0
 800626c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	2220      	movs	r2, #32
 8006272:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	2200      	movs	r2, #0
 800627a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006282:	f043 0220 	orr.w	r2, r3, #32
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	2200      	movs	r2, #0
 800628e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006292:	2301      	movs	r3, #1
 8006294:	e007      	b.n	80062a6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	695b      	ldr	r3, [r3, #20]
 800629c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80062a0:	2b80      	cmp	r3, #128	; 0x80
 80062a2:	d1ca      	bne.n	800623a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80062a4:	2300      	movs	r3, #0
}
 80062a6:	4618      	mov	r0, r3
 80062a8:	3710      	adds	r7, #16
 80062aa:	46bd      	mov	sp, r7
 80062ac:	bd80      	pop	{r7, pc}

080062ae <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80062ae:	b580      	push	{r7, lr}
 80062b0:	b084      	sub	sp, #16
 80062b2:	af00      	add	r7, sp, #0
 80062b4:	60f8      	str	r0, [r7, #12]
 80062b6:	60b9      	str	r1, [r7, #8]
 80062b8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80062ba:	e02d      	b.n	8006318 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80062bc:	68f8      	ldr	r0, [r7, #12]
 80062be:	f000 f8bf 	bl	8006440 <I2C_IsAcknowledgeFailed>
 80062c2:	4603      	mov	r3, r0
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d001      	beq.n	80062cc <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80062c8:	2301      	movs	r3, #1
 80062ca:	e02d      	b.n	8006328 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80062cc:	68bb      	ldr	r3, [r7, #8]
 80062ce:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80062d2:	d021      	beq.n	8006318 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80062d4:	f7fc fb36 	bl	8002944 <HAL_GetTick>
 80062d8:	4602      	mov	r2, r0
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	1ad3      	subs	r3, r2, r3
 80062de:	68ba      	ldr	r2, [r7, #8]
 80062e0:	429a      	cmp	r2, r3
 80062e2:	d302      	bcc.n	80062ea <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80062e4:	68bb      	ldr	r3, [r7, #8]
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d116      	bne.n	8006318 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	2200      	movs	r2, #0
 80062ee:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	2220      	movs	r2, #32
 80062f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	2200      	movs	r2, #0
 80062fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006304:	f043 0220 	orr.w	r2, r3, #32
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	2200      	movs	r2, #0
 8006310:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006314:	2301      	movs	r3, #1
 8006316:	e007      	b.n	8006328 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	695b      	ldr	r3, [r3, #20]
 800631e:	f003 0304 	and.w	r3, r3, #4
 8006322:	2b04      	cmp	r3, #4
 8006324:	d1ca      	bne.n	80062bc <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006326:	2300      	movs	r3, #0
}
 8006328:	4618      	mov	r0, r3
 800632a:	3710      	adds	r7, #16
 800632c:	46bd      	mov	sp, r7
 800632e:	bd80      	pop	{r7, pc}

08006330 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8006330:	b480      	push	{r7}
 8006332:	b085      	sub	sp, #20
 8006334:	af00      	add	r7, sp, #0
 8006336:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006338:	2300      	movs	r3, #0
 800633a:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 800633c:	4b13      	ldr	r3, [pc, #76]	; (800638c <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	08db      	lsrs	r3, r3, #3
 8006342:	4a13      	ldr	r2, [pc, #76]	; (8006390 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8006344:	fba2 2303 	umull	r2, r3, r2, r3
 8006348:	0a1a      	lsrs	r2, r3, #8
 800634a:	4613      	mov	r3, r2
 800634c:	009b      	lsls	r3, r3, #2
 800634e:	4413      	add	r3, r2
 8006350:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	3b01      	subs	r3, #1
 8006356:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	2b00      	cmp	r3, #0
 800635c:	d107      	bne.n	800636e <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006362:	f043 0220 	orr.w	r2, r3, #32
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 800636a:	2301      	movs	r3, #1
 800636c:	e008      	b.n	8006380 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006378:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800637c:	d0e9      	beq.n	8006352 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 800637e:	2300      	movs	r3, #0
}
 8006380:	4618      	mov	r0, r3
 8006382:	3714      	adds	r7, #20
 8006384:	46bd      	mov	sp, r7
 8006386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800638a:	4770      	bx	lr
 800638c:	20000004 	.word	0x20000004
 8006390:	14f8b589 	.word	0x14f8b589

08006394 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006394:	b580      	push	{r7, lr}
 8006396:	b084      	sub	sp, #16
 8006398:	af00      	add	r7, sp, #0
 800639a:	60f8      	str	r0, [r7, #12]
 800639c:	60b9      	str	r1, [r7, #8]
 800639e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80063a0:	e042      	b.n	8006428 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	695b      	ldr	r3, [r3, #20]
 80063a8:	f003 0310 	and.w	r3, r3, #16
 80063ac:	2b10      	cmp	r3, #16
 80063ae:	d119      	bne.n	80063e4 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	f06f 0210 	mvn.w	r2, #16
 80063b8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	2200      	movs	r2, #0
 80063be:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	2220      	movs	r2, #32
 80063c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	2200      	movs	r2, #0
 80063cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	2200      	movs	r2, #0
 80063dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80063e0:	2301      	movs	r3, #1
 80063e2:	e029      	b.n	8006438 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80063e4:	f7fc faae 	bl	8002944 <HAL_GetTick>
 80063e8:	4602      	mov	r2, r0
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	1ad3      	subs	r3, r2, r3
 80063ee:	68ba      	ldr	r2, [r7, #8]
 80063f0:	429a      	cmp	r2, r3
 80063f2:	d302      	bcc.n	80063fa <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80063f4:	68bb      	ldr	r3, [r7, #8]
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d116      	bne.n	8006428 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	2200      	movs	r2, #0
 80063fe:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	2220      	movs	r2, #32
 8006404:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	2200      	movs	r2, #0
 800640c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006414:	f043 0220 	orr.w	r2, r3, #32
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	2200      	movs	r2, #0
 8006420:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006424:	2301      	movs	r3, #1
 8006426:	e007      	b.n	8006438 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	695b      	ldr	r3, [r3, #20]
 800642e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006432:	2b40      	cmp	r3, #64	; 0x40
 8006434:	d1b5      	bne.n	80063a2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8006436:	2300      	movs	r3, #0
}
 8006438:	4618      	mov	r0, r3
 800643a:	3710      	adds	r7, #16
 800643c:	46bd      	mov	sp, r7
 800643e:	bd80      	pop	{r7, pc}

08006440 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8006440:	b480      	push	{r7}
 8006442:	b083      	sub	sp, #12
 8006444:	af00      	add	r7, sp, #0
 8006446:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	695b      	ldr	r3, [r3, #20]
 800644e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006452:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006456:	d11b      	bne.n	8006490 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006460:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	2200      	movs	r2, #0
 8006466:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	2220      	movs	r2, #32
 800646c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	2200      	movs	r2, #0
 8006474:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800647c:	f043 0204 	orr.w	r2, r3, #4
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	2200      	movs	r2, #0
 8006488:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800648c:	2301      	movs	r3, #1
 800648e:	e000      	b.n	8006492 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8006490:	2300      	movs	r3, #0
}
 8006492:	4618      	mov	r0, r3
 8006494:	370c      	adds	r7, #12
 8006496:	46bd      	mov	sp, r7
 8006498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800649c:	4770      	bx	lr

0800649e <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 800649e:	b480      	push	{r7}
 80064a0:	b083      	sub	sp, #12
 80064a2:	af00      	add	r7, sp, #0
 80064a4:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80064aa:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 80064ae:	d103      	bne.n	80064b8 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	2201      	movs	r2, #1
 80064b4:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 80064b6:	e007      	b.n	80064c8 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80064bc:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 80064c0:	d102      	bne.n	80064c8 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	2208      	movs	r2, #8
 80064c6:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80064c8:	bf00      	nop
 80064ca:	370c      	adds	r7, #12
 80064cc:	46bd      	mov	sp, r7
 80064ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064d2:	4770      	bx	lr

080064d4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80064d4:	b580      	push	{r7, lr}
 80064d6:	b086      	sub	sp, #24
 80064d8:	af00      	add	r7, sp, #0
 80064da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d101      	bne.n	80064e6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80064e2:	2301      	movs	r3, #1
 80064e4:	e267      	b.n	80069b6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	f003 0301 	and.w	r3, r3, #1
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d075      	beq.n	80065de <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80064f2:	4b88      	ldr	r3, [pc, #544]	; (8006714 <HAL_RCC_OscConfig+0x240>)
 80064f4:	689b      	ldr	r3, [r3, #8]
 80064f6:	f003 030c 	and.w	r3, r3, #12
 80064fa:	2b04      	cmp	r3, #4
 80064fc:	d00c      	beq.n	8006518 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80064fe:	4b85      	ldr	r3, [pc, #532]	; (8006714 <HAL_RCC_OscConfig+0x240>)
 8006500:	689b      	ldr	r3, [r3, #8]
 8006502:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006506:	2b08      	cmp	r3, #8
 8006508:	d112      	bne.n	8006530 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800650a:	4b82      	ldr	r3, [pc, #520]	; (8006714 <HAL_RCC_OscConfig+0x240>)
 800650c:	685b      	ldr	r3, [r3, #4]
 800650e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006512:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006516:	d10b      	bne.n	8006530 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006518:	4b7e      	ldr	r3, [pc, #504]	; (8006714 <HAL_RCC_OscConfig+0x240>)
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006520:	2b00      	cmp	r3, #0
 8006522:	d05b      	beq.n	80065dc <HAL_RCC_OscConfig+0x108>
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	685b      	ldr	r3, [r3, #4]
 8006528:	2b00      	cmp	r3, #0
 800652a:	d157      	bne.n	80065dc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800652c:	2301      	movs	r3, #1
 800652e:	e242      	b.n	80069b6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	685b      	ldr	r3, [r3, #4]
 8006534:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006538:	d106      	bne.n	8006548 <HAL_RCC_OscConfig+0x74>
 800653a:	4b76      	ldr	r3, [pc, #472]	; (8006714 <HAL_RCC_OscConfig+0x240>)
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	4a75      	ldr	r2, [pc, #468]	; (8006714 <HAL_RCC_OscConfig+0x240>)
 8006540:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006544:	6013      	str	r3, [r2, #0]
 8006546:	e01d      	b.n	8006584 <HAL_RCC_OscConfig+0xb0>
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	685b      	ldr	r3, [r3, #4]
 800654c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006550:	d10c      	bne.n	800656c <HAL_RCC_OscConfig+0x98>
 8006552:	4b70      	ldr	r3, [pc, #448]	; (8006714 <HAL_RCC_OscConfig+0x240>)
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	4a6f      	ldr	r2, [pc, #444]	; (8006714 <HAL_RCC_OscConfig+0x240>)
 8006558:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800655c:	6013      	str	r3, [r2, #0]
 800655e:	4b6d      	ldr	r3, [pc, #436]	; (8006714 <HAL_RCC_OscConfig+0x240>)
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	4a6c      	ldr	r2, [pc, #432]	; (8006714 <HAL_RCC_OscConfig+0x240>)
 8006564:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006568:	6013      	str	r3, [r2, #0]
 800656a:	e00b      	b.n	8006584 <HAL_RCC_OscConfig+0xb0>
 800656c:	4b69      	ldr	r3, [pc, #420]	; (8006714 <HAL_RCC_OscConfig+0x240>)
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	4a68      	ldr	r2, [pc, #416]	; (8006714 <HAL_RCC_OscConfig+0x240>)
 8006572:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006576:	6013      	str	r3, [r2, #0]
 8006578:	4b66      	ldr	r3, [pc, #408]	; (8006714 <HAL_RCC_OscConfig+0x240>)
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	4a65      	ldr	r2, [pc, #404]	; (8006714 <HAL_RCC_OscConfig+0x240>)
 800657e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006582:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	685b      	ldr	r3, [r3, #4]
 8006588:	2b00      	cmp	r3, #0
 800658a:	d013      	beq.n	80065b4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800658c:	f7fc f9da 	bl	8002944 <HAL_GetTick>
 8006590:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006592:	e008      	b.n	80065a6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006594:	f7fc f9d6 	bl	8002944 <HAL_GetTick>
 8006598:	4602      	mov	r2, r0
 800659a:	693b      	ldr	r3, [r7, #16]
 800659c:	1ad3      	subs	r3, r2, r3
 800659e:	2b64      	cmp	r3, #100	; 0x64
 80065a0:	d901      	bls.n	80065a6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80065a2:	2303      	movs	r3, #3
 80065a4:	e207      	b.n	80069b6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80065a6:	4b5b      	ldr	r3, [pc, #364]	; (8006714 <HAL_RCC_OscConfig+0x240>)
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d0f0      	beq.n	8006594 <HAL_RCC_OscConfig+0xc0>
 80065b2:	e014      	b.n	80065de <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80065b4:	f7fc f9c6 	bl	8002944 <HAL_GetTick>
 80065b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80065ba:	e008      	b.n	80065ce <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80065bc:	f7fc f9c2 	bl	8002944 <HAL_GetTick>
 80065c0:	4602      	mov	r2, r0
 80065c2:	693b      	ldr	r3, [r7, #16]
 80065c4:	1ad3      	subs	r3, r2, r3
 80065c6:	2b64      	cmp	r3, #100	; 0x64
 80065c8:	d901      	bls.n	80065ce <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80065ca:	2303      	movs	r3, #3
 80065cc:	e1f3      	b.n	80069b6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80065ce:	4b51      	ldr	r3, [pc, #324]	; (8006714 <HAL_RCC_OscConfig+0x240>)
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	d1f0      	bne.n	80065bc <HAL_RCC_OscConfig+0xe8>
 80065da:	e000      	b.n	80065de <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80065dc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	f003 0302 	and.w	r3, r3, #2
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d063      	beq.n	80066b2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80065ea:	4b4a      	ldr	r3, [pc, #296]	; (8006714 <HAL_RCC_OscConfig+0x240>)
 80065ec:	689b      	ldr	r3, [r3, #8]
 80065ee:	f003 030c 	and.w	r3, r3, #12
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	d00b      	beq.n	800660e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80065f6:	4b47      	ldr	r3, [pc, #284]	; (8006714 <HAL_RCC_OscConfig+0x240>)
 80065f8:	689b      	ldr	r3, [r3, #8]
 80065fa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80065fe:	2b08      	cmp	r3, #8
 8006600:	d11c      	bne.n	800663c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006602:	4b44      	ldr	r3, [pc, #272]	; (8006714 <HAL_RCC_OscConfig+0x240>)
 8006604:	685b      	ldr	r3, [r3, #4]
 8006606:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800660a:	2b00      	cmp	r3, #0
 800660c:	d116      	bne.n	800663c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800660e:	4b41      	ldr	r3, [pc, #260]	; (8006714 <HAL_RCC_OscConfig+0x240>)
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	f003 0302 	and.w	r3, r3, #2
 8006616:	2b00      	cmp	r3, #0
 8006618:	d005      	beq.n	8006626 <HAL_RCC_OscConfig+0x152>
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	68db      	ldr	r3, [r3, #12]
 800661e:	2b01      	cmp	r3, #1
 8006620:	d001      	beq.n	8006626 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006622:	2301      	movs	r3, #1
 8006624:	e1c7      	b.n	80069b6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006626:	4b3b      	ldr	r3, [pc, #236]	; (8006714 <HAL_RCC_OscConfig+0x240>)
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	691b      	ldr	r3, [r3, #16]
 8006632:	00db      	lsls	r3, r3, #3
 8006634:	4937      	ldr	r1, [pc, #220]	; (8006714 <HAL_RCC_OscConfig+0x240>)
 8006636:	4313      	orrs	r3, r2
 8006638:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800663a:	e03a      	b.n	80066b2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	68db      	ldr	r3, [r3, #12]
 8006640:	2b00      	cmp	r3, #0
 8006642:	d020      	beq.n	8006686 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006644:	4b34      	ldr	r3, [pc, #208]	; (8006718 <HAL_RCC_OscConfig+0x244>)
 8006646:	2201      	movs	r2, #1
 8006648:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800664a:	f7fc f97b 	bl	8002944 <HAL_GetTick>
 800664e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006650:	e008      	b.n	8006664 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006652:	f7fc f977 	bl	8002944 <HAL_GetTick>
 8006656:	4602      	mov	r2, r0
 8006658:	693b      	ldr	r3, [r7, #16]
 800665a:	1ad3      	subs	r3, r2, r3
 800665c:	2b02      	cmp	r3, #2
 800665e:	d901      	bls.n	8006664 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006660:	2303      	movs	r3, #3
 8006662:	e1a8      	b.n	80069b6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006664:	4b2b      	ldr	r3, [pc, #172]	; (8006714 <HAL_RCC_OscConfig+0x240>)
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	f003 0302 	and.w	r3, r3, #2
 800666c:	2b00      	cmp	r3, #0
 800666e:	d0f0      	beq.n	8006652 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006670:	4b28      	ldr	r3, [pc, #160]	; (8006714 <HAL_RCC_OscConfig+0x240>)
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	691b      	ldr	r3, [r3, #16]
 800667c:	00db      	lsls	r3, r3, #3
 800667e:	4925      	ldr	r1, [pc, #148]	; (8006714 <HAL_RCC_OscConfig+0x240>)
 8006680:	4313      	orrs	r3, r2
 8006682:	600b      	str	r3, [r1, #0]
 8006684:	e015      	b.n	80066b2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006686:	4b24      	ldr	r3, [pc, #144]	; (8006718 <HAL_RCC_OscConfig+0x244>)
 8006688:	2200      	movs	r2, #0
 800668a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800668c:	f7fc f95a 	bl	8002944 <HAL_GetTick>
 8006690:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006692:	e008      	b.n	80066a6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006694:	f7fc f956 	bl	8002944 <HAL_GetTick>
 8006698:	4602      	mov	r2, r0
 800669a:	693b      	ldr	r3, [r7, #16]
 800669c:	1ad3      	subs	r3, r2, r3
 800669e:	2b02      	cmp	r3, #2
 80066a0:	d901      	bls.n	80066a6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80066a2:	2303      	movs	r3, #3
 80066a4:	e187      	b.n	80069b6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80066a6:	4b1b      	ldr	r3, [pc, #108]	; (8006714 <HAL_RCC_OscConfig+0x240>)
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	f003 0302 	and.w	r3, r3, #2
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d1f0      	bne.n	8006694 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	f003 0308 	and.w	r3, r3, #8
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	d036      	beq.n	800672c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	695b      	ldr	r3, [r3, #20]
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d016      	beq.n	80066f4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80066c6:	4b15      	ldr	r3, [pc, #84]	; (800671c <HAL_RCC_OscConfig+0x248>)
 80066c8:	2201      	movs	r2, #1
 80066ca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80066cc:	f7fc f93a 	bl	8002944 <HAL_GetTick>
 80066d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80066d2:	e008      	b.n	80066e6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80066d4:	f7fc f936 	bl	8002944 <HAL_GetTick>
 80066d8:	4602      	mov	r2, r0
 80066da:	693b      	ldr	r3, [r7, #16]
 80066dc:	1ad3      	subs	r3, r2, r3
 80066de:	2b02      	cmp	r3, #2
 80066e0:	d901      	bls.n	80066e6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80066e2:	2303      	movs	r3, #3
 80066e4:	e167      	b.n	80069b6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80066e6:	4b0b      	ldr	r3, [pc, #44]	; (8006714 <HAL_RCC_OscConfig+0x240>)
 80066e8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80066ea:	f003 0302 	and.w	r3, r3, #2
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	d0f0      	beq.n	80066d4 <HAL_RCC_OscConfig+0x200>
 80066f2:	e01b      	b.n	800672c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80066f4:	4b09      	ldr	r3, [pc, #36]	; (800671c <HAL_RCC_OscConfig+0x248>)
 80066f6:	2200      	movs	r2, #0
 80066f8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80066fa:	f7fc f923 	bl	8002944 <HAL_GetTick>
 80066fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006700:	e00e      	b.n	8006720 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006702:	f7fc f91f 	bl	8002944 <HAL_GetTick>
 8006706:	4602      	mov	r2, r0
 8006708:	693b      	ldr	r3, [r7, #16]
 800670a:	1ad3      	subs	r3, r2, r3
 800670c:	2b02      	cmp	r3, #2
 800670e:	d907      	bls.n	8006720 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006710:	2303      	movs	r3, #3
 8006712:	e150      	b.n	80069b6 <HAL_RCC_OscConfig+0x4e2>
 8006714:	40023800 	.word	0x40023800
 8006718:	42470000 	.word	0x42470000
 800671c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006720:	4b88      	ldr	r3, [pc, #544]	; (8006944 <HAL_RCC_OscConfig+0x470>)
 8006722:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006724:	f003 0302 	and.w	r3, r3, #2
 8006728:	2b00      	cmp	r3, #0
 800672a:	d1ea      	bne.n	8006702 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	f003 0304 	and.w	r3, r3, #4
 8006734:	2b00      	cmp	r3, #0
 8006736:	f000 8097 	beq.w	8006868 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800673a:	2300      	movs	r3, #0
 800673c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800673e:	4b81      	ldr	r3, [pc, #516]	; (8006944 <HAL_RCC_OscConfig+0x470>)
 8006740:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006742:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006746:	2b00      	cmp	r3, #0
 8006748:	d10f      	bne.n	800676a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800674a:	2300      	movs	r3, #0
 800674c:	60bb      	str	r3, [r7, #8]
 800674e:	4b7d      	ldr	r3, [pc, #500]	; (8006944 <HAL_RCC_OscConfig+0x470>)
 8006750:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006752:	4a7c      	ldr	r2, [pc, #496]	; (8006944 <HAL_RCC_OscConfig+0x470>)
 8006754:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006758:	6413      	str	r3, [r2, #64]	; 0x40
 800675a:	4b7a      	ldr	r3, [pc, #488]	; (8006944 <HAL_RCC_OscConfig+0x470>)
 800675c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800675e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006762:	60bb      	str	r3, [r7, #8]
 8006764:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006766:	2301      	movs	r3, #1
 8006768:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800676a:	4b77      	ldr	r3, [pc, #476]	; (8006948 <HAL_RCC_OscConfig+0x474>)
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006772:	2b00      	cmp	r3, #0
 8006774:	d118      	bne.n	80067a8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006776:	4b74      	ldr	r3, [pc, #464]	; (8006948 <HAL_RCC_OscConfig+0x474>)
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	4a73      	ldr	r2, [pc, #460]	; (8006948 <HAL_RCC_OscConfig+0x474>)
 800677c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006780:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006782:	f7fc f8df 	bl	8002944 <HAL_GetTick>
 8006786:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006788:	e008      	b.n	800679c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800678a:	f7fc f8db 	bl	8002944 <HAL_GetTick>
 800678e:	4602      	mov	r2, r0
 8006790:	693b      	ldr	r3, [r7, #16]
 8006792:	1ad3      	subs	r3, r2, r3
 8006794:	2b02      	cmp	r3, #2
 8006796:	d901      	bls.n	800679c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8006798:	2303      	movs	r3, #3
 800679a:	e10c      	b.n	80069b6 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800679c:	4b6a      	ldr	r3, [pc, #424]	; (8006948 <HAL_RCC_OscConfig+0x474>)
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	d0f0      	beq.n	800678a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	689b      	ldr	r3, [r3, #8]
 80067ac:	2b01      	cmp	r3, #1
 80067ae:	d106      	bne.n	80067be <HAL_RCC_OscConfig+0x2ea>
 80067b0:	4b64      	ldr	r3, [pc, #400]	; (8006944 <HAL_RCC_OscConfig+0x470>)
 80067b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80067b4:	4a63      	ldr	r2, [pc, #396]	; (8006944 <HAL_RCC_OscConfig+0x470>)
 80067b6:	f043 0301 	orr.w	r3, r3, #1
 80067ba:	6713      	str	r3, [r2, #112]	; 0x70
 80067bc:	e01c      	b.n	80067f8 <HAL_RCC_OscConfig+0x324>
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	689b      	ldr	r3, [r3, #8]
 80067c2:	2b05      	cmp	r3, #5
 80067c4:	d10c      	bne.n	80067e0 <HAL_RCC_OscConfig+0x30c>
 80067c6:	4b5f      	ldr	r3, [pc, #380]	; (8006944 <HAL_RCC_OscConfig+0x470>)
 80067c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80067ca:	4a5e      	ldr	r2, [pc, #376]	; (8006944 <HAL_RCC_OscConfig+0x470>)
 80067cc:	f043 0304 	orr.w	r3, r3, #4
 80067d0:	6713      	str	r3, [r2, #112]	; 0x70
 80067d2:	4b5c      	ldr	r3, [pc, #368]	; (8006944 <HAL_RCC_OscConfig+0x470>)
 80067d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80067d6:	4a5b      	ldr	r2, [pc, #364]	; (8006944 <HAL_RCC_OscConfig+0x470>)
 80067d8:	f043 0301 	orr.w	r3, r3, #1
 80067dc:	6713      	str	r3, [r2, #112]	; 0x70
 80067de:	e00b      	b.n	80067f8 <HAL_RCC_OscConfig+0x324>
 80067e0:	4b58      	ldr	r3, [pc, #352]	; (8006944 <HAL_RCC_OscConfig+0x470>)
 80067e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80067e4:	4a57      	ldr	r2, [pc, #348]	; (8006944 <HAL_RCC_OscConfig+0x470>)
 80067e6:	f023 0301 	bic.w	r3, r3, #1
 80067ea:	6713      	str	r3, [r2, #112]	; 0x70
 80067ec:	4b55      	ldr	r3, [pc, #340]	; (8006944 <HAL_RCC_OscConfig+0x470>)
 80067ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80067f0:	4a54      	ldr	r2, [pc, #336]	; (8006944 <HAL_RCC_OscConfig+0x470>)
 80067f2:	f023 0304 	bic.w	r3, r3, #4
 80067f6:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	689b      	ldr	r3, [r3, #8]
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	d015      	beq.n	800682c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006800:	f7fc f8a0 	bl	8002944 <HAL_GetTick>
 8006804:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006806:	e00a      	b.n	800681e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006808:	f7fc f89c 	bl	8002944 <HAL_GetTick>
 800680c:	4602      	mov	r2, r0
 800680e:	693b      	ldr	r3, [r7, #16]
 8006810:	1ad3      	subs	r3, r2, r3
 8006812:	f241 3288 	movw	r2, #5000	; 0x1388
 8006816:	4293      	cmp	r3, r2
 8006818:	d901      	bls.n	800681e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800681a:	2303      	movs	r3, #3
 800681c:	e0cb      	b.n	80069b6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800681e:	4b49      	ldr	r3, [pc, #292]	; (8006944 <HAL_RCC_OscConfig+0x470>)
 8006820:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006822:	f003 0302 	and.w	r3, r3, #2
 8006826:	2b00      	cmp	r3, #0
 8006828:	d0ee      	beq.n	8006808 <HAL_RCC_OscConfig+0x334>
 800682a:	e014      	b.n	8006856 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800682c:	f7fc f88a 	bl	8002944 <HAL_GetTick>
 8006830:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006832:	e00a      	b.n	800684a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006834:	f7fc f886 	bl	8002944 <HAL_GetTick>
 8006838:	4602      	mov	r2, r0
 800683a:	693b      	ldr	r3, [r7, #16]
 800683c:	1ad3      	subs	r3, r2, r3
 800683e:	f241 3288 	movw	r2, #5000	; 0x1388
 8006842:	4293      	cmp	r3, r2
 8006844:	d901      	bls.n	800684a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8006846:	2303      	movs	r3, #3
 8006848:	e0b5      	b.n	80069b6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800684a:	4b3e      	ldr	r3, [pc, #248]	; (8006944 <HAL_RCC_OscConfig+0x470>)
 800684c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800684e:	f003 0302 	and.w	r3, r3, #2
 8006852:	2b00      	cmp	r3, #0
 8006854:	d1ee      	bne.n	8006834 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006856:	7dfb      	ldrb	r3, [r7, #23]
 8006858:	2b01      	cmp	r3, #1
 800685a:	d105      	bne.n	8006868 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800685c:	4b39      	ldr	r3, [pc, #228]	; (8006944 <HAL_RCC_OscConfig+0x470>)
 800685e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006860:	4a38      	ldr	r2, [pc, #224]	; (8006944 <HAL_RCC_OscConfig+0x470>)
 8006862:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006866:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	699b      	ldr	r3, [r3, #24]
 800686c:	2b00      	cmp	r3, #0
 800686e:	f000 80a1 	beq.w	80069b4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006872:	4b34      	ldr	r3, [pc, #208]	; (8006944 <HAL_RCC_OscConfig+0x470>)
 8006874:	689b      	ldr	r3, [r3, #8]
 8006876:	f003 030c 	and.w	r3, r3, #12
 800687a:	2b08      	cmp	r3, #8
 800687c:	d05c      	beq.n	8006938 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	699b      	ldr	r3, [r3, #24]
 8006882:	2b02      	cmp	r3, #2
 8006884:	d141      	bne.n	800690a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006886:	4b31      	ldr	r3, [pc, #196]	; (800694c <HAL_RCC_OscConfig+0x478>)
 8006888:	2200      	movs	r2, #0
 800688a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800688c:	f7fc f85a 	bl	8002944 <HAL_GetTick>
 8006890:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006892:	e008      	b.n	80068a6 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006894:	f7fc f856 	bl	8002944 <HAL_GetTick>
 8006898:	4602      	mov	r2, r0
 800689a:	693b      	ldr	r3, [r7, #16]
 800689c:	1ad3      	subs	r3, r2, r3
 800689e:	2b02      	cmp	r3, #2
 80068a0:	d901      	bls.n	80068a6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80068a2:	2303      	movs	r3, #3
 80068a4:	e087      	b.n	80069b6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80068a6:	4b27      	ldr	r3, [pc, #156]	; (8006944 <HAL_RCC_OscConfig+0x470>)
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d1f0      	bne.n	8006894 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	69da      	ldr	r2, [r3, #28]
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	6a1b      	ldr	r3, [r3, #32]
 80068ba:	431a      	orrs	r2, r3
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068c0:	019b      	lsls	r3, r3, #6
 80068c2:	431a      	orrs	r2, r3
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80068c8:	085b      	lsrs	r3, r3, #1
 80068ca:	3b01      	subs	r3, #1
 80068cc:	041b      	lsls	r3, r3, #16
 80068ce:	431a      	orrs	r2, r3
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80068d4:	061b      	lsls	r3, r3, #24
 80068d6:	491b      	ldr	r1, [pc, #108]	; (8006944 <HAL_RCC_OscConfig+0x470>)
 80068d8:	4313      	orrs	r3, r2
 80068da:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80068dc:	4b1b      	ldr	r3, [pc, #108]	; (800694c <HAL_RCC_OscConfig+0x478>)
 80068de:	2201      	movs	r2, #1
 80068e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80068e2:	f7fc f82f 	bl	8002944 <HAL_GetTick>
 80068e6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80068e8:	e008      	b.n	80068fc <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80068ea:	f7fc f82b 	bl	8002944 <HAL_GetTick>
 80068ee:	4602      	mov	r2, r0
 80068f0:	693b      	ldr	r3, [r7, #16]
 80068f2:	1ad3      	subs	r3, r2, r3
 80068f4:	2b02      	cmp	r3, #2
 80068f6:	d901      	bls.n	80068fc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80068f8:	2303      	movs	r3, #3
 80068fa:	e05c      	b.n	80069b6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80068fc:	4b11      	ldr	r3, [pc, #68]	; (8006944 <HAL_RCC_OscConfig+0x470>)
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006904:	2b00      	cmp	r3, #0
 8006906:	d0f0      	beq.n	80068ea <HAL_RCC_OscConfig+0x416>
 8006908:	e054      	b.n	80069b4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800690a:	4b10      	ldr	r3, [pc, #64]	; (800694c <HAL_RCC_OscConfig+0x478>)
 800690c:	2200      	movs	r2, #0
 800690e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006910:	f7fc f818 	bl	8002944 <HAL_GetTick>
 8006914:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006916:	e008      	b.n	800692a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006918:	f7fc f814 	bl	8002944 <HAL_GetTick>
 800691c:	4602      	mov	r2, r0
 800691e:	693b      	ldr	r3, [r7, #16]
 8006920:	1ad3      	subs	r3, r2, r3
 8006922:	2b02      	cmp	r3, #2
 8006924:	d901      	bls.n	800692a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8006926:	2303      	movs	r3, #3
 8006928:	e045      	b.n	80069b6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800692a:	4b06      	ldr	r3, [pc, #24]	; (8006944 <HAL_RCC_OscConfig+0x470>)
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006932:	2b00      	cmp	r3, #0
 8006934:	d1f0      	bne.n	8006918 <HAL_RCC_OscConfig+0x444>
 8006936:	e03d      	b.n	80069b4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	699b      	ldr	r3, [r3, #24]
 800693c:	2b01      	cmp	r3, #1
 800693e:	d107      	bne.n	8006950 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8006940:	2301      	movs	r3, #1
 8006942:	e038      	b.n	80069b6 <HAL_RCC_OscConfig+0x4e2>
 8006944:	40023800 	.word	0x40023800
 8006948:	40007000 	.word	0x40007000
 800694c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006950:	4b1b      	ldr	r3, [pc, #108]	; (80069c0 <HAL_RCC_OscConfig+0x4ec>)
 8006952:	685b      	ldr	r3, [r3, #4]
 8006954:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	699b      	ldr	r3, [r3, #24]
 800695a:	2b01      	cmp	r3, #1
 800695c:	d028      	beq.n	80069b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006968:	429a      	cmp	r2, r3
 800696a:	d121      	bne.n	80069b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006976:	429a      	cmp	r2, r3
 8006978:	d11a      	bne.n	80069b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800697a:	68fa      	ldr	r2, [r7, #12]
 800697c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8006980:	4013      	ands	r3, r2
 8006982:	687a      	ldr	r2, [r7, #4]
 8006984:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8006986:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006988:	4293      	cmp	r3, r2
 800698a:	d111      	bne.n	80069b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006996:	085b      	lsrs	r3, r3, #1
 8006998:	3b01      	subs	r3, #1
 800699a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800699c:	429a      	cmp	r2, r3
 800699e:	d107      	bne.n	80069b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80069aa:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80069ac:	429a      	cmp	r2, r3
 80069ae:	d001      	beq.n	80069b4 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80069b0:	2301      	movs	r3, #1
 80069b2:	e000      	b.n	80069b6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80069b4:	2300      	movs	r3, #0
}
 80069b6:	4618      	mov	r0, r3
 80069b8:	3718      	adds	r7, #24
 80069ba:	46bd      	mov	sp, r7
 80069bc:	bd80      	pop	{r7, pc}
 80069be:	bf00      	nop
 80069c0:	40023800 	.word	0x40023800

080069c4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80069c4:	b580      	push	{r7, lr}
 80069c6:	b084      	sub	sp, #16
 80069c8:	af00      	add	r7, sp, #0
 80069ca:	6078      	str	r0, [r7, #4]
 80069cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	2b00      	cmp	r3, #0
 80069d2:	d101      	bne.n	80069d8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80069d4:	2301      	movs	r3, #1
 80069d6:	e0cc      	b.n	8006b72 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80069d8:	4b68      	ldr	r3, [pc, #416]	; (8006b7c <HAL_RCC_ClockConfig+0x1b8>)
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	f003 0307 	and.w	r3, r3, #7
 80069e0:	683a      	ldr	r2, [r7, #0]
 80069e2:	429a      	cmp	r2, r3
 80069e4:	d90c      	bls.n	8006a00 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80069e6:	4b65      	ldr	r3, [pc, #404]	; (8006b7c <HAL_RCC_ClockConfig+0x1b8>)
 80069e8:	683a      	ldr	r2, [r7, #0]
 80069ea:	b2d2      	uxtb	r2, r2
 80069ec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80069ee:	4b63      	ldr	r3, [pc, #396]	; (8006b7c <HAL_RCC_ClockConfig+0x1b8>)
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	f003 0307 	and.w	r3, r3, #7
 80069f6:	683a      	ldr	r2, [r7, #0]
 80069f8:	429a      	cmp	r2, r3
 80069fa:	d001      	beq.n	8006a00 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80069fc:	2301      	movs	r3, #1
 80069fe:	e0b8      	b.n	8006b72 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	f003 0302 	and.w	r3, r3, #2
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d020      	beq.n	8006a4e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	f003 0304 	and.w	r3, r3, #4
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	d005      	beq.n	8006a24 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006a18:	4b59      	ldr	r3, [pc, #356]	; (8006b80 <HAL_RCC_ClockConfig+0x1bc>)
 8006a1a:	689b      	ldr	r3, [r3, #8]
 8006a1c:	4a58      	ldr	r2, [pc, #352]	; (8006b80 <HAL_RCC_ClockConfig+0x1bc>)
 8006a1e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8006a22:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	f003 0308 	and.w	r3, r3, #8
 8006a2c:	2b00      	cmp	r3, #0
 8006a2e:	d005      	beq.n	8006a3c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006a30:	4b53      	ldr	r3, [pc, #332]	; (8006b80 <HAL_RCC_ClockConfig+0x1bc>)
 8006a32:	689b      	ldr	r3, [r3, #8]
 8006a34:	4a52      	ldr	r2, [pc, #328]	; (8006b80 <HAL_RCC_ClockConfig+0x1bc>)
 8006a36:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8006a3a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006a3c:	4b50      	ldr	r3, [pc, #320]	; (8006b80 <HAL_RCC_ClockConfig+0x1bc>)
 8006a3e:	689b      	ldr	r3, [r3, #8]
 8006a40:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	689b      	ldr	r3, [r3, #8]
 8006a48:	494d      	ldr	r1, [pc, #308]	; (8006b80 <HAL_RCC_ClockConfig+0x1bc>)
 8006a4a:	4313      	orrs	r3, r2
 8006a4c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	f003 0301 	and.w	r3, r3, #1
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	d044      	beq.n	8006ae4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	685b      	ldr	r3, [r3, #4]
 8006a5e:	2b01      	cmp	r3, #1
 8006a60:	d107      	bne.n	8006a72 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006a62:	4b47      	ldr	r3, [pc, #284]	; (8006b80 <HAL_RCC_ClockConfig+0x1bc>)
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	d119      	bne.n	8006aa2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006a6e:	2301      	movs	r3, #1
 8006a70:	e07f      	b.n	8006b72 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	685b      	ldr	r3, [r3, #4]
 8006a76:	2b02      	cmp	r3, #2
 8006a78:	d003      	beq.n	8006a82 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006a7e:	2b03      	cmp	r3, #3
 8006a80:	d107      	bne.n	8006a92 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006a82:	4b3f      	ldr	r3, [pc, #252]	; (8006b80 <HAL_RCC_ClockConfig+0x1bc>)
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d109      	bne.n	8006aa2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006a8e:	2301      	movs	r3, #1
 8006a90:	e06f      	b.n	8006b72 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006a92:	4b3b      	ldr	r3, [pc, #236]	; (8006b80 <HAL_RCC_ClockConfig+0x1bc>)
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	f003 0302 	and.w	r3, r3, #2
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d101      	bne.n	8006aa2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006a9e:	2301      	movs	r3, #1
 8006aa0:	e067      	b.n	8006b72 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006aa2:	4b37      	ldr	r3, [pc, #220]	; (8006b80 <HAL_RCC_ClockConfig+0x1bc>)
 8006aa4:	689b      	ldr	r3, [r3, #8]
 8006aa6:	f023 0203 	bic.w	r2, r3, #3
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	685b      	ldr	r3, [r3, #4]
 8006aae:	4934      	ldr	r1, [pc, #208]	; (8006b80 <HAL_RCC_ClockConfig+0x1bc>)
 8006ab0:	4313      	orrs	r3, r2
 8006ab2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006ab4:	f7fb ff46 	bl	8002944 <HAL_GetTick>
 8006ab8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006aba:	e00a      	b.n	8006ad2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006abc:	f7fb ff42 	bl	8002944 <HAL_GetTick>
 8006ac0:	4602      	mov	r2, r0
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	1ad3      	subs	r3, r2, r3
 8006ac6:	f241 3288 	movw	r2, #5000	; 0x1388
 8006aca:	4293      	cmp	r3, r2
 8006acc:	d901      	bls.n	8006ad2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006ace:	2303      	movs	r3, #3
 8006ad0:	e04f      	b.n	8006b72 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006ad2:	4b2b      	ldr	r3, [pc, #172]	; (8006b80 <HAL_RCC_ClockConfig+0x1bc>)
 8006ad4:	689b      	ldr	r3, [r3, #8]
 8006ad6:	f003 020c 	and.w	r2, r3, #12
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	685b      	ldr	r3, [r3, #4]
 8006ade:	009b      	lsls	r3, r3, #2
 8006ae0:	429a      	cmp	r2, r3
 8006ae2:	d1eb      	bne.n	8006abc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006ae4:	4b25      	ldr	r3, [pc, #148]	; (8006b7c <HAL_RCC_ClockConfig+0x1b8>)
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	f003 0307 	and.w	r3, r3, #7
 8006aec:	683a      	ldr	r2, [r7, #0]
 8006aee:	429a      	cmp	r2, r3
 8006af0:	d20c      	bcs.n	8006b0c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006af2:	4b22      	ldr	r3, [pc, #136]	; (8006b7c <HAL_RCC_ClockConfig+0x1b8>)
 8006af4:	683a      	ldr	r2, [r7, #0]
 8006af6:	b2d2      	uxtb	r2, r2
 8006af8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006afa:	4b20      	ldr	r3, [pc, #128]	; (8006b7c <HAL_RCC_ClockConfig+0x1b8>)
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	f003 0307 	and.w	r3, r3, #7
 8006b02:	683a      	ldr	r2, [r7, #0]
 8006b04:	429a      	cmp	r2, r3
 8006b06:	d001      	beq.n	8006b0c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006b08:	2301      	movs	r3, #1
 8006b0a:	e032      	b.n	8006b72 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	f003 0304 	and.w	r3, r3, #4
 8006b14:	2b00      	cmp	r3, #0
 8006b16:	d008      	beq.n	8006b2a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006b18:	4b19      	ldr	r3, [pc, #100]	; (8006b80 <HAL_RCC_ClockConfig+0x1bc>)
 8006b1a:	689b      	ldr	r3, [r3, #8]
 8006b1c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	68db      	ldr	r3, [r3, #12]
 8006b24:	4916      	ldr	r1, [pc, #88]	; (8006b80 <HAL_RCC_ClockConfig+0x1bc>)
 8006b26:	4313      	orrs	r3, r2
 8006b28:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	f003 0308 	and.w	r3, r3, #8
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d009      	beq.n	8006b4a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006b36:	4b12      	ldr	r3, [pc, #72]	; (8006b80 <HAL_RCC_ClockConfig+0x1bc>)
 8006b38:	689b      	ldr	r3, [r3, #8]
 8006b3a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	691b      	ldr	r3, [r3, #16]
 8006b42:	00db      	lsls	r3, r3, #3
 8006b44:	490e      	ldr	r1, [pc, #56]	; (8006b80 <HAL_RCC_ClockConfig+0x1bc>)
 8006b46:	4313      	orrs	r3, r2
 8006b48:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006b4a:	f000 f821 	bl	8006b90 <HAL_RCC_GetSysClockFreq>
 8006b4e:	4602      	mov	r2, r0
 8006b50:	4b0b      	ldr	r3, [pc, #44]	; (8006b80 <HAL_RCC_ClockConfig+0x1bc>)
 8006b52:	689b      	ldr	r3, [r3, #8]
 8006b54:	091b      	lsrs	r3, r3, #4
 8006b56:	f003 030f 	and.w	r3, r3, #15
 8006b5a:	490a      	ldr	r1, [pc, #40]	; (8006b84 <HAL_RCC_ClockConfig+0x1c0>)
 8006b5c:	5ccb      	ldrb	r3, [r1, r3]
 8006b5e:	fa22 f303 	lsr.w	r3, r2, r3
 8006b62:	4a09      	ldr	r2, [pc, #36]	; (8006b88 <HAL_RCC_ClockConfig+0x1c4>)
 8006b64:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8006b66:	4b09      	ldr	r3, [pc, #36]	; (8006b8c <HAL_RCC_ClockConfig+0x1c8>)
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	4618      	mov	r0, r3
 8006b6c:	f7fb fa8c 	bl	8002088 <HAL_InitTick>

  return HAL_OK;
 8006b70:	2300      	movs	r3, #0
}
 8006b72:	4618      	mov	r0, r3
 8006b74:	3710      	adds	r7, #16
 8006b76:	46bd      	mov	sp, r7
 8006b78:	bd80      	pop	{r7, pc}
 8006b7a:	bf00      	nop
 8006b7c:	40023c00 	.word	0x40023c00
 8006b80:	40023800 	.word	0x40023800
 8006b84:	0800e5a0 	.word	0x0800e5a0
 8006b88:	20000004 	.word	0x20000004
 8006b8c:	20000008 	.word	0x20000008

08006b90 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006b90:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006b94:	b094      	sub	sp, #80	; 0x50
 8006b96:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8006b98:	2300      	movs	r3, #0
 8006b9a:	647b      	str	r3, [r7, #68]	; 0x44
 8006b9c:	2300      	movs	r3, #0
 8006b9e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006ba0:	2300      	movs	r3, #0
 8006ba2:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8006ba4:	2300      	movs	r3, #0
 8006ba6:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006ba8:	4b79      	ldr	r3, [pc, #484]	; (8006d90 <HAL_RCC_GetSysClockFreq+0x200>)
 8006baa:	689b      	ldr	r3, [r3, #8]
 8006bac:	f003 030c 	and.w	r3, r3, #12
 8006bb0:	2b08      	cmp	r3, #8
 8006bb2:	d00d      	beq.n	8006bd0 <HAL_RCC_GetSysClockFreq+0x40>
 8006bb4:	2b08      	cmp	r3, #8
 8006bb6:	f200 80e1 	bhi.w	8006d7c <HAL_RCC_GetSysClockFreq+0x1ec>
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d002      	beq.n	8006bc4 <HAL_RCC_GetSysClockFreq+0x34>
 8006bbe:	2b04      	cmp	r3, #4
 8006bc0:	d003      	beq.n	8006bca <HAL_RCC_GetSysClockFreq+0x3a>
 8006bc2:	e0db      	b.n	8006d7c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006bc4:	4b73      	ldr	r3, [pc, #460]	; (8006d94 <HAL_RCC_GetSysClockFreq+0x204>)
 8006bc6:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8006bc8:	e0db      	b.n	8006d82 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006bca:	4b73      	ldr	r3, [pc, #460]	; (8006d98 <HAL_RCC_GetSysClockFreq+0x208>)
 8006bcc:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8006bce:	e0d8      	b.n	8006d82 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006bd0:	4b6f      	ldr	r3, [pc, #444]	; (8006d90 <HAL_RCC_GetSysClockFreq+0x200>)
 8006bd2:	685b      	ldr	r3, [r3, #4]
 8006bd4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006bd8:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006bda:	4b6d      	ldr	r3, [pc, #436]	; (8006d90 <HAL_RCC_GetSysClockFreq+0x200>)
 8006bdc:	685b      	ldr	r3, [r3, #4]
 8006bde:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	d063      	beq.n	8006cae <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006be6:	4b6a      	ldr	r3, [pc, #424]	; (8006d90 <HAL_RCC_GetSysClockFreq+0x200>)
 8006be8:	685b      	ldr	r3, [r3, #4]
 8006bea:	099b      	lsrs	r3, r3, #6
 8006bec:	2200      	movs	r2, #0
 8006bee:	63bb      	str	r3, [r7, #56]	; 0x38
 8006bf0:	63fa      	str	r2, [r7, #60]	; 0x3c
 8006bf2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006bf4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006bf8:	633b      	str	r3, [r7, #48]	; 0x30
 8006bfa:	2300      	movs	r3, #0
 8006bfc:	637b      	str	r3, [r7, #52]	; 0x34
 8006bfe:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8006c02:	4622      	mov	r2, r4
 8006c04:	462b      	mov	r3, r5
 8006c06:	f04f 0000 	mov.w	r0, #0
 8006c0a:	f04f 0100 	mov.w	r1, #0
 8006c0e:	0159      	lsls	r1, r3, #5
 8006c10:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006c14:	0150      	lsls	r0, r2, #5
 8006c16:	4602      	mov	r2, r0
 8006c18:	460b      	mov	r3, r1
 8006c1a:	4621      	mov	r1, r4
 8006c1c:	1a51      	subs	r1, r2, r1
 8006c1e:	6139      	str	r1, [r7, #16]
 8006c20:	4629      	mov	r1, r5
 8006c22:	eb63 0301 	sbc.w	r3, r3, r1
 8006c26:	617b      	str	r3, [r7, #20]
 8006c28:	f04f 0200 	mov.w	r2, #0
 8006c2c:	f04f 0300 	mov.w	r3, #0
 8006c30:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006c34:	4659      	mov	r1, fp
 8006c36:	018b      	lsls	r3, r1, #6
 8006c38:	4651      	mov	r1, sl
 8006c3a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006c3e:	4651      	mov	r1, sl
 8006c40:	018a      	lsls	r2, r1, #6
 8006c42:	4651      	mov	r1, sl
 8006c44:	ebb2 0801 	subs.w	r8, r2, r1
 8006c48:	4659      	mov	r1, fp
 8006c4a:	eb63 0901 	sbc.w	r9, r3, r1
 8006c4e:	f04f 0200 	mov.w	r2, #0
 8006c52:	f04f 0300 	mov.w	r3, #0
 8006c56:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006c5a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006c5e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006c62:	4690      	mov	r8, r2
 8006c64:	4699      	mov	r9, r3
 8006c66:	4623      	mov	r3, r4
 8006c68:	eb18 0303 	adds.w	r3, r8, r3
 8006c6c:	60bb      	str	r3, [r7, #8]
 8006c6e:	462b      	mov	r3, r5
 8006c70:	eb49 0303 	adc.w	r3, r9, r3
 8006c74:	60fb      	str	r3, [r7, #12]
 8006c76:	f04f 0200 	mov.w	r2, #0
 8006c7a:	f04f 0300 	mov.w	r3, #0
 8006c7e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8006c82:	4629      	mov	r1, r5
 8006c84:	024b      	lsls	r3, r1, #9
 8006c86:	4621      	mov	r1, r4
 8006c88:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006c8c:	4621      	mov	r1, r4
 8006c8e:	024a      	lsls	r2, r1, #9
 8006c90:	4610      	mov	r0, r2
 8006c92:	4619      	mov	r1, r3
 8006c94:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006c96:	2200      	movs	r2, #0
 8006c98:	62bb      	str	r3, [r7, #40]	; 0x28
 8006c9a:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006c9c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006ca0:	f7fa f80a 	bl	8000cb8 <__aeabi_uldivmod>
 8006ca4:	4602      	mov	r2, r0
 8006ca6:	460b      	mov	r3, r1
 8006ca8:	4613      	mov	r3, r2
 8006caa:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006cac:	e058      	b.n	8006d60 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006cae:	4b38      	ldr	r3, [pc, #224]	; (8006d90 <HAL_RCC_GetSysClockFreq+0x200>)
 8006cb0:	685b      	ldr	r3, [r3, #4]
 8006cb2:	099b      	lsrs	r3, r3, #6
 8006cb4:	2200      	movs	r2, #0
 8006cb6:	4618      	mov	r0, r3
 8006cb8:	4611      	mov	r1, r2
 8006cba:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8006cbe:	623b      	str	r3, [r7, #32]
 8006cc0:	2300      	movs	r3, #0
 8006cc2:	627b      	str	r3, [r7, #36]	; 0x24
 8006cc4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8006cc8:	4642      	mov	r2, r8
 8006cca:	464b      	mov	r3, r9
 8006ccc:	f04f 0000 	mov.w	r0, #0
 8006cd0:	f04f 0100 	mov.w	r1, #0
 8006cd4:	0159      	lsls	r1, r3, #5
 8006cd6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006cda:	0150      	lsls	r0, r2, #5
 8006cdc:	4602      	mov	r2, r0
 8006cde:	460b      	mov	r3, r1
 8006ce0:	4641      	mov	r1, r8
 8006ce2:	ebb2 0a01 	subs.w	sl, r2, r1
 8006ce6:	4649      	mov	r1, r9
 8006ce8:	eb63 0b01 	sbc.w	fp, r3, r1
 8006cec:	f04f 0200 	mov.w	r2, #0
 8006cf0:	f04f 0300 	mov.w	r3, #0
 8006cf4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8006cf8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8006cfc:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8006d00:	ebb2 040a 	subs.w	r4, r2, sl
 8006d04:	eb63 050b 	sbc.w	r5, r3, fp
 8006d08:	f04f 0200 	mov.w	r2, #0
 8006d0c:	f04f 0300 	mov.w	r3, #0
 8006d10:	00eb      	lsls	r3, r5, #3
 8006d12:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006d16:	00e2      	lsls	r2, r4, #3
 8006d18:	4614      	mov	r4, r2
 8006d1a:	461d      	mov	r5, r3
 8006d1c:	4643      	mov	r3, r8
 8006d1e:	18e3      	adds	r3, r4, r3
 8006d20:	603b      	str	r3, [r7, #0]
 8006d22:	464b      	mov	r3, r9
 8006d24:	eb45 0303 	adc.w	r3, r5, r3
 8006d28:	607b      	str	r3, [r7, #4]
 8006d2a:	f04f 0200 	mov.w	r2, #0
 8006d2e:	f04f 0300 	mov.w	r3, #0
 8006d32:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006d36:	4629      	mov	r1, r5
 8006d38:	028b      	lsls	r3, r1, #10
 8006d3a:	4621      	mov	r1, r4
 8006d3c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006d40:	4621      	mov	r1, r4
 8006d42:	028a      	lsls	r2, r1, #10
 8006d44:	4610      	mov	r0, r2
 8006d46:	4619      	mov	r1, r3
 8006d48:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006d4a:	2200      	movs	r2, #0
 8006d4c:	61bb      	str	r3, [r7, #24]
 8006d4e:	61fa      	str	r2, [r7, #28]
 8006d50:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006d54:	f7f9 ffb0 	bl	8000cb8 <__aeabi_uldivmod>
 8006d58:	4602      	mov	r2, r0
 8006d5a:	460b      	mov	r3, r1
 8006d5c:	4613      	mov	r3, r2
 8006d5e:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006d60:	4b0b      	ldr	r3, [pc, #44]	; (8006d90 <HAL_RCC_GetSysClockFreq+0x200>)
 8006d62:	685b      	ldr	r3, [r3, #4]
 8006d64:	0c1b      	lsrs	r3, r3, #16
 8006d66:	f003 0303 	and.w	r3, r3, #3
 8006d6a:	3301      	adds	r3, #1
 8006d6c:	005b      	lsls	r3, r3, #1
 8006d6e:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8006d70:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006d72:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006d74:	fbb2 f3f3 	udiv	r3, r2, r3
 8006d78:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8006d7a:	e002      	b.n	8006d82 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006d7c:	4b05      	ldr	r3, [pc, #20]	; (8006d94 <HAL_RCC_GetSysClockFreq+0x204>)
 8006d7e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8006d80:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006d82:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8006d84:	4618      	mov	r0, r3
 8006d86:	3750      	adds	r7, #80	; 0x50
 8006d88:	46bd      	mov	sp, r7
 8006d8a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006d8e:	bf00      	nop
 8006d90:	40023800 	.word	0x40023800
 8006d94:	00f42400 	.word	0x00f42400
 8006d98:	007a1200 	.word	0x007a1200

08006d9c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006d9c:	b480      	push	{r7}
 8006d9e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006da0:	4b03      	ldr	r3, [pc, #12]	; (8006db0 <HAL_RCC_GetHCLKFreq+0x14>)
 8006da2:	681b      	ldr	r3, [r3, #0]
}
 8006da4:	4618      	mov	r0, r3
 8006da6:	46bd      	mov	sp, r7
 8006da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dac:	4770      	bx	lr
 8006dae:	bf00      	nop
 8006db0:	20000004 	.word	0x20000004

08006db4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006db4:	b580      	push	{r7, lr}
 8006db6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006db8:	f7ff fff0 	bl	8006d9c <HAL_RCC_GetHCLKFreq>
 8006dbc:	4602      	mov	r2, r0
 8006dbe:	4b05      	ldr	r3, [pc, #20]	; (8006dd4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006dc0:	689b      	ldr	r3, [r3, #8]
 8006dc2:	0a9b      	lsrs	r3, r3, #10
 8006dc4:	f003 0307 	and.w	r3, r3, #7
 8006dc8:	4903      	ldr	r1, [pc, #12]	; (8006dd8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006dca:	5ccb      	ldrb	r3, [r1, r3]
 8006dcc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006dd0:	4618      	mov	r0, r3
 8006dd2:	bd80      	pop	{r7, pc}
 8006dd4:	40023800 	.word	0x40023800
 8006dd8:	0800e5b0 	.word	0x0800e5b0

08006ddc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006ddc:	b580      	push	{r7, lr}
 8006dde:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8006de0:	f7ff ffdc 	bl	8006d9c <HAL_RCC_GetHCLKFreq>
 8006de4:	4602      	mov	r2, r0
 8006de6:	4b05      	ldr	r3, [pc, #20]	; (8006dfc <HAL_RCC_GetPCLK2Freq+0x20>)
 8006de8:	689b      	ldr	r3, [r3, #8]
 8006dea:	0b5b      	lsrs	r3, r3, #13
 8006dec:	f003 0307 	and.w	r3, r3, #7
 8006df0:	4903      	ldr	r1, [pc, #12]	; (8006e00 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006df2:	5ccb      	ldrb	r3, [r1, r3]
 8006df4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006df8:	4618      	mov	r0, r3
 8006dfa:	bd80      	pop	{r7, pc}
 8006dfc:	40023800 	.word	0x40023800
 8006e00:	0800e5b0 	.word	0x0800e5b0

08006e04 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8006e04:	b480      	push	{r7}
 8006e06:	b083      	sub	sp, #12
 8006e08:	af00      	add	r7, sp, #0
 8006e0a:	6078      	str	r0, [r7, #4]
 8006e0c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	220f      	movs	r2, #15
 8006e12:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8006e14:	4b12      	ldr	r3, [pc, #72]	; (8006e60 <HAL_RCC_GetClockConfig+0x5c>)
 8006e16:	689b      	ldr	r3, [r3, #8]
 8006e18:	f003 0203 	and.w	r2, r3, #3
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8006e20:	4b0f      	ldr	r3, [pc, #60]	; (8006e60 <HAL_RCC_GetClockConfig+0x5c>)
 8006e22:	689b      	ldr	r3, [r3, #8]
 8006e24:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8006e2c:	4b0c      	ldr	r3, [pc, #48]	; (8006e60 <HAL_RCC_GetClockConfig+0x5c>)
 8006e2e:	689b      	ldr	r3, [r3, #8]
 8006e30:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8006e38:	4b09      	ldr	r3, [pc, #36]	; (8006e60 <HAL_RCC_GetClockConfig+0x5c>)
 8006e3a:	689b      	ldr	r3, [r3, #8]
 8006e3c:	08db      	lsrs	r3, r3, #3
 8006e3e:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8006e46:	4b07      	ldr	r3, [pc, #28]	; (8006e64 <HAL_RCC_GetClockConfig+0x60>)
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	f003 0207 	and.w	r2, r3, #7
 8006e4e:	683b      	ldr	r3, [r7, #0]
 8006e50:	601a      	str	r2, [r3, #0]
}
 8006e52:	bf00      	nop
 8006e54:	370c      	adds	r7, #12
 8006e56:	46bd      	mov	sp, r7
 8006e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e5c:	4770      	bx	lr
 8006e5e:	bf00      	nop
 8006e60:	40023800 	.word	0x40023800
 8006e64:	40023c00 	.word	0x40023c00

08006e68 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006e68:	b580      	push	{r7, lr}
 8006e6a:	b082      	sub	sp, #8
 8006e6c:	af00      	add	r7, sp, #0
 8006e6e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	d101      	bne.n	8006e7a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006e76:	2301      	movs	r3, #1
 8006e78:	e041      	b.n	8006efe <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006e80:	b2db      	uxtb	r3, r3
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	d106      	bne.n	8006e94 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	2200      	movs	r2, #0
 8006e8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006e8e:	6878      	ldr	r0, [r7, #4]
 8006e90:	f000 f839 	bl	8006f06 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	2202      	movs	r2, #2
 8006e98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	681a      	ldr	r2, [r3, #0]
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	3304      	adds	r3, #4
 8006ea4:	4619      	mov	r1, r3
 8006ea6:	4610      	mov	r0, r2
 8006ea8:	f000 fb8c 	bl	80075c4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	2201      	movs	r2, #1
 8006eb0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	2201      	movs	r2, #1
 8006eb8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	2201      	movs	r2, #1
 8006ec0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	2201      	movs	r2, #1
 8006ec8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	2201      	movs	r2, #1
 8006ed0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	2201      	movs	r2, #1
 8006ed8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	2201      	movs	r2, #1
 8006ee0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	2201      	movs	r2, #1
 8006ee8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	2201      	movs	r2, #1
 8006ef0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	2201      	movs	r2, #1
 8006ef8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006efc:	2300      	movs	r3, #0
}
 8006efe:	4618      	mov	r0, r3
 8006f00:	3708      	adds	r7, #8
 8006f02:	46bd      	mov	sp, r7
 8006f04:	bd80      	pop	{r7, pc}

08006f06 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8006f06:	b480      	push	{r7}
 8006f08:	b083      	sub	sp, #12
 8006f0a:	af00      	add	r7, sp, #0
 8006f0c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8006f0e:	bf00      	nop
 8006f10:	370c      	adds	r7, #12
 8006f12:	46bd      	mov	sp, r7
 8006f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f18:	4770      	bx	lr
	...

08006f1c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006f1c:	b480      	push	{r7}
 8006f1e:	b085      	sub	sp, #20
 8006f20:	af00      	add	r7, sp, #0
 8006f22:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006f2a:	b2db      	uxtb	r3, r3
 8006f2c:	2b01      	cmp	r3, #1
 8006f2e:	d001      	beq.n	8006f34 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006f30:	2301      	movs	r3, #1
 8006f32:	e044      	b.n	8006fbe <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	2202      	movs	r2, #2
 8006f38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	68da      	ldr	r2, [r3, #12]
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	f042 0201 	orr.w	r2, r2, #1
 8006f4a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	4a1e      	ldr	r2, [pc, #120]	; (8006fcc <HAL_TIM_Base_Start_IT+0xb0>)
 8006f52:	4293      	cmp	r3, r2
 8006f54:	d018      	beq.n	8006f88 <HAL_TIM_Base_Start_IT+0x6c>
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006f5e:	d013      	beq.n	8006f88 <HAL_TIM_Base_Start_IT+0x6c>
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	4a1a      	ldr	r2, [pc, #104]	; (8006fd0 <HAL_TIM_Base_Start_IT+0xb4>)
 8006f66:	4293      	cmp	r3, r2
 8006f68:	d00e      	beq.n	8006f88 <HAL_TIM_Base_Start_IT+0x6c>
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	4a19      	ldr	r2, [pc, #100]	; (8006fd4 <HAL_TIM_Base_Start_IT+0xb8>)
 8006f70:	4293      	cmp	r3, r2
 8006f72:	d009      	beq.n	8006f88 <HAL_TIM_Base_Start_IT+0x6c>
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	4a17      	ldr	r2, [pc, #92]	; (8006fd8 <HAL_TIM_Base_Start_IT+0xbc>)
 8006f7a:	4293      	cmp	r3, r2
 8006f7c:	d004      	beq.n	8006f88 <HAL_TIM_Base_Start_IT+0x6c>
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	4a16      	ldr	r2, [pc, #88]	; (8006fdc <HAL_TIM_Base_Start_IT+0xc0>)
 8006f84:	4293      	cmp	r3, r2
 8006f86:	d111      	bne.n	8006fac <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	689b      	ldr	r3, [r3, #8]
 8006f8e:	f003 0307 	and.w	r3, r3, #7
 8006f92:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	2b06      	cmp	r3, #6
 8006f98:	d010      	beq.n	8006fbc <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	681a      	ldr	r2, [r3, #0]
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	f042 0201 	orr.w	r2, r2, #1
 8006fa8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006faa:	e007      	b.n	8006fbc <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	681a      	ldr	r2, [r3, #0]
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	f042 0201 	orr.w	r2, r2, #1
 8006fba:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006fbc:	2300      	movs	r3, #0
}
 8006fbe:	4618      	mov	r0, r3
 8006fc0:	3714      	adds	r7, #20
 8006fc2:	46bd      	mov	sp, r7
 8006fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fc8:	4770      	bx	lr
 8006fca:	bf00      	nop
 8006fcc:	40010000 	.word	0x40010000
 8006fd0:	40000400 	.word	0x40000400
 8006fd4:	40000800 	.word	0x40000800
 8006fd8:	40000c00 	.word	0x40000c00
 8006fdc:	40014000 	.word	0x40014000

08006fe0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006fe0:	b580      	push	{r7, lr}
 8006fe2:	b082      	sub	sp, #8
 8006fe4:	af00      	add	r7, sp, #0
 8006fe6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d101      	bne.n	8006ff2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006fee:	2301      	movs	r3, #1
 8006ff0:	e041      	b.n	8007076 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006ff8:	b2db      	uxtb	r3, r3
 8006ffa:	2b00      	cmp	r3, #0
 8006ffc:	d106      	bne.n	800700c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	2200      	movs	r2, #0
 8007002:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007006:	6878      	ldr	r0, [r7, #4]
 8007008:	f7fb fab0 	bl	800256c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	2202      	movs	r2, #2
 8007010:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	681a      	ldr	r2, [r3, #0]
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	3304      	adds	r3, #4
 800701c:	4619      	mov	r1, r3
 800701e:	4610      	mov	r0, r2
 8007020:	f000 fad0 	bl	80075c4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	2201      	movs	r2, #1
 8007028:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	2201      	movs	r2, #1
 8007030:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	2201      	movs	r2, #1
 8007038:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	2201      	movs	r2, #1
 8007040:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	2201      	movs	r2, #1
 8007048:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	2201      	movs	r2, #1
 8007050:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	2201      	movs	r2, #1
 8007058:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	2201      	movs	r2, #1
 8007060:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	2201      	movs	r2, #1
 8007068:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	2201      	movs	r2, #1
 8007070:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007074:	2300      	movs	r3, #0
}
 8007076:	4618      	mov	r0, r3
 8007078:	3708      	adds	r7, #8
 800707a:	46bd      	mov	sp, r7
 800707c:	bd80      	pop	{r7, pc}
	...

08007080 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007080:	b580      	push	{r7, lr}
 8007082:	b084      	sub	sp, #16
 8007084:	af00      	add	r7, sp, #0
 8007086:	6078      	str	r0, [r7, #4]
 8007088:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800708a:	683b      	ldr	r3, [r7, #0]
 800708c:	2b00      	cmp	r3, #0
 800708e:	d109      	bne.n	80070a4 <HAL_TIM_PWM_Start+0x24>
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007096:	b2db      	uxtb	r3, r3
 8007098:	2b01      	cmp	r3, #1
 800709a:	bf14      	ite	ne
 800709c:	2301      	movne	r3, #1
 800709e:	2300      	moveq	r3, #0
 80070a0:	b2db      	uxtb	r3, r3
 80070a2:	e022      	b.n	80070ea <HAL_TIM_PWM_Start+0x6a>
 80070a4:	683b      	ldr	r3, [r7, #0]
 80070a6:	2b04      	cmp	r3, #4
 80070a8:	d109      	bne.n	80070be <HAL_TIM_PWM_Start+0x3e>
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80070b0:	b2db      	uxtb	r3, r3
 80070b2:	2b01      	cmp	r3, #1
 80070b4:	bf14      	ite	ne
 80070b6:	2301      	movne	r3, #1
 80070b8:	2300      	moveq	r3, #0
 80070ba:	b2db      	uxtb	r3, r3
 80070bc:	e015      	b.n	80070ea <HAL_TIM_PWM_Start+0x6a>
 80070be:	683b      	ldr	r3, [r7, #0]
 80070c0:	2b08      	cmp	r3, #8
 80070c2:	d109      	bne.n	80070d8 <HAL_TIM_PWM_Start+0x58>
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80070ca:	b2db      	uxtb	r3, r3
 80070cc:	2b01      	cmp	r3, #1
 80070ce:	bf14      	ite	ne
 80070d0:	2301      	movne	r3, #1
 80070d2:	2300      	moveq	r3, #0
 80070d4:	b2db      	uxtb	r3, r3
 80070d6:	e008      	b.n	80070ea <HAL_TIM_PWM_Start+0x6a>
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80070de:	b2db      	uxtb	r3, r3
 80070e0:	2b01      	cmp	r3, #1
 80070e2:	bf14      	ite	ne
 80070e4:	2301      	movne	r3, #1
 80070e6:	2300      	moveq	r3, #0
 80070e8:	b2db      	uxtb	r3, r3
 80070ea:	2b00      	cmp	r3, #0
 80070ec:	d001      	beq.n	80070f2 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80070ee:	2301      	movs	r3, #1
 80070f0:	e068      	b.n	80071c4 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80070f2:	683b      	ldr	r3, [r7, #0]
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d104      	bne.n	8007102 <HAL_TIM_PWM_Start+0x82>
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	2202      	movs	r2, #2
 80070fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007100:	e013      	b.n	800712a <HAL_TIM_PWM_Start+0xaa>
 8007102:	683b      	ldr	r3, [r7, #0]
 8007104:	2b04      	cmp	r3, #4
 8007106:	d104      	bne.n	8007112 <HAL_TIM_PWM_Start+0x92>
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	2202      	movs	r2, #2
 800710c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007110:	e00b      	b.n	800712a <HAL_TIM_PWM_Start+0xaa>
 8007112:	683b      	ldr	r3, [r7, #0]
 8007114:	2b08      	cmp	r3, #8
 8007116:	d104      	bne.n	8007122 <HAL_TIM_PWM_Start+0xa2>
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	2202      	movs	r2, #2
 800711c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007120:	e003      	b.n	800712a <HAL_TIM_PWM_Start+0xaa>
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	2202      	movs	r2, #2
 8007126:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	2201      	movs	r2, #1
 8007130:	6839      	ldr	r1, [r7, #0]
 8007132:	4618      	mov	r0, r3
 8007134:	f000 fc52 	bl	80079dc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	4a23      	ldr	r2, [pc, #140]	; (80071cc <HAL_TIM_PWM_Start+0x14c>)
 800713e:	4293      	cmp	r3, r2
 8007140:	d107      	bne.n	8007152 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007150:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	4a1d      	ldr	r2, [pc, #116]	; (80071cc <HAL_TIM_PWM_Start+0x14c>)
 8007158:	4293      	cmp	r3, r2
 800715a:	d018      	beq.n	800718e <HAL_TIM_PWM_Start+0x10e>
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007164:	d013      	beq.n	800718e <HAL_TIM_PWM_Start+0x10e>
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	4a19      	ldr	r2, [pc, #100]	; (80071d0 <HAL_TIM_PWM_Start+0x150>)
 800716c:	4293      	cmp	r3, r2
 800716e:	d00e      	beq.n	800718e <HAL_TIM_PWM_Start+0x10e>
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	4a17      	ldr	r2, [pc, #92]	; (80071d4 <HAL_TIM_PWM_Start+0x154>)
 8007176:	4293      	cmp	r3, r2
 8007178:	d009      	beq.n	800718e <HAL_TIM_PWM_Start+0x10e>
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	4a16      	ldr	r2, [pc, #88]	; (80071d8 <HAL_TIM_PWM_Start+0x158>)
 8007180:	4293      	cmp	r3, r2
 8007182:	d004      	beq.n	800718e <HAL_TIM_PWM_Start+0x10e>
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	4a14      	ldr	r2, [pc, #80]	; (80071dc <HAL_TIM_PWM_Start+0x15c>)
 800718a:	4293      	cmp	r3, r2
 800718c:	d111      	bne.n	80071b2 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	689b      	ldr	r3, [r3, #8]
 8007194:	f003 0307 	and.w	r3, r3, #7
 8007198:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	2b06      	cmp	r3, #6
 800719e:	d010      	beq.n	80071c2 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	681a      	ldr	r2, [r3, #0]
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	f042 0201 	orr.w	r2, r2, #1
 80071ae:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80071b0:	e007      	b.n	80071c2 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	681a      	ldr	r2, [r3, #0]
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	f042 0201 	orr.w	r2, r2, #1
 80071c0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80071c2:	2300      	movs	r3, #0
}
 80071c4:	4618      	mov	r0, r3
 80071c6:	3710      	adds	r7, #16
 80071c8:	46bd      	mov	sp, r7
 80071ca:	bd80      	pop	{r7, pc}
 80071cc:	40010000 	.word	0x40010000
 80071d0:	40000400 	.word	0x40000400
 80071d4:	40000800 	.word	0x40000800
 80071d8:	40000c00 	.word	0x40000c00
 80071dc:	40014000 	.word	0x40014000

080071e0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80071e0:	b580      	push	{r7, lr}
 80071e2:	b082      	sub	sp, #8
 80071e4:	af00      	add	r7, sp, #0
 80071e6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	691b      	ldr	r3, [r3, #16]
 80071ee:	f003 0302 	and.w	r3, r3, #2
 80071f2:	2b02      	cmp	r3, #2
 80071f4:	d122      	bne.n	800723c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	68db      	ldr	r3, [r3, #12]
 80071fc:	f003 0302 	and.w	r3, r3, #2
 8007200:	2b02      	cmp	r3, #2
 8007202:	d11b      	bne.n	800723c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	f06f 0202 	mvn.w	r2, #2
 800720c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	2201      	movs	r2, #1
 8007212:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	699b      	ldr	r3, [r3, #24]
 800721a:	f003 0303 	and.w	r3, r3, #3
 800721e:	2b00      	cmp	r3, #0
 8007220:	d003      	beq.n	800722a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007222:	6878      	ldr	r0, [r7, #4]
 8007224:	f000 f9b0 	bl	8007588 <HAL_TIM_IC_CaptureCallback>
 8007228:	e005      	b.n	8007236 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800722a:	6878      	ldr	r0, [r7, #4]
 800722c:	f000 f9a2 	bl	8007574 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007230:	6878      	ldr	r0, [r7, #4]
 8007232:	f000 f9b3 	bl	800759c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	2200      	movs	r2, #0
 800723a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	691b      	ldr	r3, [r3, #16]
 8007242:	f003 0304 	and.w	r3, r3, #4
 8007246:	2b04      	cmp	r3, #4
 8007248:	d122      	bne.n	8007290 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	68db      	ldr	r3, [r3, #12]
 8007250:	f003 0304 	and.w	r3, r3, #4
 8007254:	2b04      	cmp	r3, #4
 8007256:	d11b      	bne.n	8007290 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	f06f 0204 	mvn.w	r2, #4
 8007260:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	2202      	movs	r2, #2
 8007266:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	699b      	ldr	r3, [r3, #24]
 800726e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007272:	2b00      	cmp	r3, #0
 8007274:	d003      	beq.n	800727e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007276:	6878      	ldr	r0, [r7, #4]
 8007278:	f000 f986 	bl	8007588 <HAL_TIM_IC_CaptureCallback>
 800727c:	e005      	b.n	800728a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800727e:	6878      	ldr	r0, [r7, #4]
 8007280:	f000 f978 	bl	8007574 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007284:	6878      	ldr	r0, [r7, #4]
 8007286:	f000 f989 	bl	800759c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	2200      	movs	r2, #0
 800728e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	691b      	ldr	r3, [r3, #16]
 8007296:	f003 0308 	and.w	r3, r3, #8
 800729a:	2b08      	cmp	r3, #8
 800729c:	d122      	bne.n	80072e4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	68db      	ldr	r3, [r3, #12]
 80072a4:	f003 0308 	and.w	r3, r3, #8
 80072a8:	2b08      	cmp	r3, #8
 80072aa:	d11b      	bne.n	80072e4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	f06f 0208 	mvn.w	r2, #8
 80072b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	2204      	movs	r2, #4
 80072ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	69db      	ldr	r3, [r3, #28]
 80072c2:	f003 0303 	and.w	r3, r3, #3
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d003      	beq.n	80072d2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80072ca:	6878      	ldr	r0, [r7, #4]
 80072cc:	f000 f95c 	bl	8007588 <HAL_TIM_IC_CaptureCallback>
 80072d0:	e005      	b.n	80072de <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80072d2:	6878      	ldr	r0, [r7, #4]
 80072d4:	f000 f94e 	bl	8007574 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80072d8:	6878      	ldr	r0, [r7, #4]
 80072da:	f000 f95f 	bl	800759c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	2200      	movs	r2, #0
 80072e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	691b      	ldr	r3, [r3, #16]
 80072ea:	f003 0310 	and.w	r3, r3, #16
 80072ee:	2b10      	cmp	r3, #16
 80072f0:	d122      	bne.n	8007338 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	68db      	ldr	r3, [r3, #12]
 80072f8:	f003 0310 	and.w	r3, r3, #16
 80072fc:	2b10      	cmp	r3, #16
 80072fe:	d11b      	bne.n	8007338 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	f06f 0210 	mvn.w	r2, #16
 8007308:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	2208      	movs	r2, #8
 800730e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	69db      	ldr	r3, [r3, #28]
 8007316:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800731a:	2b00      	cmp	r3, #0
 800731c:	d003      	beq.n	8007326 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800731e:	6878      	ldr	r0, [r7, #4]
 8007320:	f000 f932 	bl	8007588 <HAL_TIM_IC_CaptureCallback>
 8007324:	e005      	b.n	8007332 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007326:	6878      	ldr	r0, [r7, #4]
 8007328:	f000 f924 	bl	8007574 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800732c:	6878      	ldr	r0, [r7, #4]
 800732e:	f000 f935 	bl	800759c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	2200      	movs	r2, #0
 8007336:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	691b      	ldr	r3, [r3, #16]
 800733e:	f003 0301 	and.w	r3, r3, #1
 8007342:	2b01      	cmp	r3, #1
 8007344:	d10e      	bne.n	8007364 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	68db      	ldr	r3, [r3, #12]
 800734c:	f003 0301 	and.w	r3, r3, #1
 8007350:	2b01      	cmp	r3, #1
 8007352:	d107      	bne.n	8007364 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	f06f 0201 	mvn.w	r2, #1
 800735c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800735e:	6878      	ldr	r0, [r7, #4]
 8007360:	f7fa fd52 	bl	8001e08 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	691b      	ldr	r3, [r3, #16]
 800736a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800736e:	2b80      	cmp	r3, #128	; 0x80
 8007370:	d10e      	bne.n	8007390 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	68db      	ldr	r3, [r3, #12]
 8007378:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800737c:	2b80      	cmp	r3, #128	; 0x80
 800737e:	d107      	bne.n	8007390 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007388:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800738a:	6878      	ldr	r0, [r7, #4]
 800738c:	f000 fbc4 	bl	8007b18 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	691b      	ldr	r3, [r3, #16]
 8007396:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800739a:	2b40      	cmp	r3, #64	; 0x40
 800739c:	d10e      	bne.n	80073bc <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	68db      	ldr	r3, [r3, #12]
 80073a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80073a8:	2b40      	cmp	r3, #64	; 0x40
 80073aa:	d107      	bne.n	80073bc <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80073b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80073b6:	6878      	ldr	r0, [r7, #4]
 80073b8:	f000 f8fa 	bl	80075b0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	691b      	ldr	r3, [r3, #16]
 80073c2:	f003 0320 	and.w	r3, r3, #32
 80073c6:	2b20      	cmp	r3, #32
 80073c8:	d10e      	bne.n	80073e8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	68db      	ldr	r3, [r3, #12]
 80073d0:	f003 0320 	and.w	r3, r3, #32
 80073d4:	2b20      	cmp	r3, #32
 80073d6:	d107      	bne.n	80073e8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	f06f 0220 	mvn.w	r2, #32
 80073e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80073e2:	6878      	ldr	r0, [r7, #4]
 80073e4:	f000 fb8e 	bl	8007b04 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80073e8:	bf00      	nop
 80073ea:	3708      	adds	r7, #8
 80073ec:	46bd      	mov	sp, r7
 80073ee:	bd80      	pop	{r7, pc}

080073f0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80073f0:	b580      	push	{r7, lr}
 80073f2:	b086      	sub	sp, #24
 80073f4:	af00      	add	r7, sp, #0
 80073f6:	60f8      	str	r0, [r7, #12]
 80073f8:	60b9      	str	r1, [r7, #8]
 80073fa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80073fc:	2300      	movs	r3, #0
 80073fe:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007400:	68fb      	ldr	r3, [r7, #12]
 8007402:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007406:	2b01      	cmp	r3, #1
 8007408:	d101      	bne.n	800740e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800740a:	2302      	movs	r3, #2
 800740c:	e0ae      	b.n	800756c <HAL_TIM_PWM_ConfigChannel+0x17c>
 800740e:	68fb      	ldr	r3, [r7, #12]
 8007410:	2201      	movs	r2, #1
 8007412:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	2b0c      	cmp	r3, #12
 800741a:	f200 809f 	bhi.w	800755c <HAL_TIM_PWM_ConfigChannel+0x16c>
 800741e:	a201      	add	r2, pc, #4	; (adr r2, 8007424 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007420:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007424:	08007459 	.word	0x08007459
 8007428:	0800755d 	.word	0x0800755d
 800742c:	0800755d 	.word	0x0800755d
 8007430:	0800755d 	.word	0x0800755d
 8007434:	08007499 	.word	0x08007499
 8007438:	0800755d 	.word	0x0800755d
 800743c:	0800755d 	.word	0x0800755d
 8007440:	0800755d 	.word	0x0800755d
 8007444:	080074db 	.word	0x080074db
 8007448:	0800755d 	.word	0x0800755d
 800744c:	0800755d 	.word	0x0800755d
 8007450:	0800755d 	.word	0x0800755d
 8007454:	0800751b 	.word	0x0800751b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	68b9      	ldr	r1, [r7, #8]
 800745e:	4618      	mov	r0, r3
 8007460:	f000 f930 	bl	80076c4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	699a      	ldr	r2, [r3, #24]
 800746a:	68fb      	ldr	r3, [r7, #12]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	f042 0208 	orr.w	r2, r2, #8
 8007472:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	699a      	ldr	r2, [r3, #24]
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	f022 0204 	bic.w	r2, r2, #4
 8007482:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007484:	68fb      	ldr	r3, [r7, #12]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	6999      	ldr	r1, [r3, #24]
 800748a:	68bb      	ldr	r3, [r7, #8]
 800748c:	691a      	ldr	r2, [r3, #16]
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	430a      	orrs	r2, r1
 8007494:	619a      	str	r2, [r3, #24]
      break;
 8007496:	e064      	b.n	8007562 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	68b9      	ldr	r1, [r7, #8]
 800749e:	4618      	mov	r0, r3
 80074a0:	f000 f976 	bl	8007790 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80074a4:	68fb      	ldr	r3, [r7, #12]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	699a      	ldr	r2, [r3, #24]
 80074aa:	68fb      	ldr	r3, [r7, #12]
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80074b2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	699a      	ldr	r2, [r3, #24]
 80074ba:	68fb      	ldr	r3, [r7, #12]
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80074c2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	6999      	ldr	r1, [r3, #24]
 80074ca:	68bb      	ldr	r3, [r7, #8]
 80074cc:	691b      	ldr	r3, [r3, #16]
 80074ce:	021a      	lsls	r2, r3, #8
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	430a      	orrs	r2, r1
 80074d6:	619a      	str	r2, [r3, #24]
      break;
 80074d8:	e043      	b.n	8007562 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	68b9      	ldr	r1, [r7, #8]
 80074e0:	4618      	mov	r0, r3
 80074e2:	f000 f9c1 	bl	8007868 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80074e6:	68fb      	ldr	r3, [r7, #12]
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	69da      	ldr	r2, [r3, #28]
 80074ec:	68fb      	ldr	r3, [r7, #12]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	f042 0208 	orr.w	r2, r2, #8
 80074f4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	69da      	ldr	r2, [r3, #28]
 80074fc:	68fb      	ldr	r3, [r7, #12]
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	f022 0204 	bic.w	r2, r2, #4
 8007504:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007506:	68fb      	ldr	r3, [r7, #12]
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	69d9      	ldr	r1, [r3, #28]
 800750c:	68bb      	ldr	r3, [r7, #8]
 800750e:	691a      	ldr	r2, [r3, #16]
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	430a      	orrs	r2, r1
 8007516:	61da      	str	r2, [r3, #28]
      break;
 8007518:	e023      	b.n	8007562 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800751a:	68fb      	ldr	r3, [r7, #12]
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	68b9      	ldr	r1, [r7, #8]
 8007520:	4618      	mov	r0, r3
 8007522:	f000 fa0b 	bl	800793c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007526:	68fb      	ldr	r3, [r7, #12]
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	69da      	ldr	r2, [r3, #28]
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007534:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	69da      	ldr	r2, [r3, #28]
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007544:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007546:	68fb      	ldr	r3, [r7, #12]
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	69d9      	ldr	r1, [r3, #28]
 800754c:	68bb      	ldr	r3, [r7, #8]
 800754e:	691b      	ldr	r3, [r3, #16]
 8007550:	021a      	lsls	r2, r3, #8
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	430a      	orrs	r2, r1
 8007558:	61da      	str	r2, [r3, #28]
      break;
 800755a:	e002      	b.n	8007562 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800755c:	2301      	movs	r3, #1
 800755e:	75fb      	strb	r3, [r7, #23]
      break;
 8007560:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007562:	68fb      	ldr	r3, [r7, #12]
 8007564:	2200      	movs	r2, #0
 8007566:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800756a:	7dfb      	ldrb	r3, [r7, #23]
}
 800756c:	4618      	mov	r0, r3
 800756e:	3718      	adds	r7, #24
 8007570:	46bd      	mov	sp, r7
 8007572:	bd80      	pop	{r7, pc}

08007574 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007574:	b480      	push	{r7}
 8007576:	b083      	sub	sp, #12
 8007578:	af00      	add	r7, sp, #0
 800757a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800757c:	bf00      	nop
 800757e:	370c      	adds	r7, #12
 8007580:	46bd      	mov	sp, r7
 8007582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007586:	4770      	bx	lr

08007588 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007588:	b480      	push	{r7}
 800758a:	b083      	sub	sp, #12
 800758c:	af00      	add	r7, sp, #0
 800758e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007590:	bf00      	nop
 8007592:	370c      	adds	r7, #12
 8007594:	46bd      	mov	sp, r7
 8007596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800759a:	4770      	bx	lr

0800759c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800759c:	b480      	push	{r7}
 800759e:	b083      	sub	sp, #12
 80075a0:	af00      	add	r7, sp, #0
 80075a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80075a4:	bf00      	nop
 80075a6:	370c      	adds	r7, #12
 80075a8:	46bd      	mov	sp, r7
 80075aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ae:	4770      	bx	lr

080075b0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80075b0:	b480      	push	{r7}
 80075b2:	b083      	sub	sp, #12
 80075b4:	af00      	add	r7, sp, #0
 80075b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80075b8:	bf00      	nop
 80075ba:	370c      	adds	r7, #12
 80075bc:	46bd      	mov	sp, r7
 80075be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075c2:	4770      	bx	lr

080075c4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80075c4:	b480      	push	{r7}
 80075c6:	b085      	sub	sp, #20
 80075c8:	af00      	add	r7, sp, #0
 80075ca:	6078      	str	r0, [r7, #4]
 80075cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	4a34      	ldr	r2, [pc, #208]	; (80076a8 <TIM_Base_SetConfig+0xe4>)
 80075d8:	4293      	cmp	r3, r2
 80075da:	d00f      	beq.n	80075fc <TIM_Base_SetConfig+0x38>
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80075e2:	d00b      	beq.n	80075fc <TIM_Base_SetConfig+0x38>
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	4a31      	ldr	r2, [pc, #196]	; (80076ac <TIM_Base_SetConfig+0xe8>)
 80075e8:	4293      	cmp	r3, r2
 80075ea:	d007      	beq.n	80075fc <TIM_Base_SetConfig+0x38>
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	4a30      	ldr	r2, [pc, #192]	; (80076b0 <TIM_Base_SetConfig+0xec>)
 80075f0:	4293      	cmp	r3, r2
 80075f2:	d003      	beq.n	80075fc <TIM_Base_SetConfig+0x38>
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	4a2f      	ldr	r2, [pc, #188]	; (80076b4 <TIM_Base_SetConfig+0xf0>)
 80075f8:	4293      	cmp	r3, r2
 80075fa:	d108      	bne.n	800760e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80075fc:	68fb      	ldr	r3, [r7, #12]
 80075fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007602:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007604:	683b      	ldr	r3, [r7, #0]
 8007606:	685b      	ldr	r3, [r3, #4]
 8007608:	68fa      	ldr	r2, [r7, #12]
 800760a:	4313      	orrs	r3, r2
 800760c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	4a25      	ldr	r2, [pc, #148]	; (80076a8 <TIM_Base_SetConfig+0xe4>)
 8007612:	4293      	cmp	r3, r2
 8007614:	d01b      	beq.n	800764e <TIM_Base_SetConfig+0x8a>
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800761c:	d017      	beq.n	800764e <TIM_Base_SetConfig+0x8a>
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	4a22      	ldr	r2, [pc, #136]	; (80076ac <TIM_Base_SetConfig+0xe8>)
 8007622:	4293      	cmp	r3, r2
 8007624:	d013      	beq.n	800764e <TIM_Base_SetConfig+0x8a>
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	4a21      	ldr	r2, [pc, #132]	; (80076b0 <TIM_Base_SetConfig+0xec>)
 800762a:	4293      	cmp	r3, r2
 800762c:	d00f      	beq.n	800764e <TIM_Base_SetConfig+0x8a>
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	4a20      	ldr	r2, [pc, #128]	; (80076b4 <TIM_Base_SetConfig+0xf0>)
 8007632:	4293      	cmp	r3, r2
 8007634:	d00b      	beq.n	800764e <TIM_Base_SetConfig+0x8a>
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	4a1f      	ldr	r2, [pc, #124]	; (80076b8 <TIM_Base_SetConfig+0xf4>)
 800763a:	4293      	cmp	r3, r2
 800763c:	d007      	beq.n	800764e <TIM_Base_SetConfig+0x8a>
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	4a1e      	ldr	r2, [pc, #120]	; (80076bc <TIM_Base_SetConfig+0xf8>)
 8007642:	4293      	cmp	r3, r2
 8007644:	d003      	beq.n	800764e <TIM_Base_SetConfig+0x8a>
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	4a1d      	ldr	r2, [pc, #116]	; (80076c0 <TIM_Base_SetConfig+0xfc>)
 800764a:	4293      	cmp	r3, r2
 800764c:	d108      	bne.n	8007660 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007654:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007656:	683b      	ldr	r3, [r7, #0]
 8007658:	68db      	ldr	r3, [r3, #12]
 800765a:	68fa      	ldr	r2, [r7, #12]
 800765c:	4313      	orrs	r3, r2
 800765e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007666:	683b      	ldr	r3, [r7, #0]
 8007668:	695b      	ldr	r3, [r3, #20]
 800766a:	4313      	orrs	r3, r2
 800766c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	68fa      	ldr	r2, [r7, #12]
 8007672:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007674:	683b      	ldr	r3, [r7, #0]
 8007676:	689a      	ldr	r2, [r3, #8]
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800767c:	683b      	ldr	r3, [r7, #0]
 800767e:	681a      	ldr	r2, [r3, #0]
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	4a08      	ldr	r2, [pc, #32]	; (80076a8 <TIM_Base_SetConfig+0xe4>)
 8007688:	4293      	cmp	r3, r2
 800768a:	d103      	bne.n	8007694 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800768c:	683b      	ldr	r3, [r7, #0]
 800768e:	691a      	ldr	r2, [r3, #16]
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	2201      	movs	r2, #1
 8007698:	615a      	str	r2, [r3, #20]
}
 800769a:	bf00      	nop
 800769c:	3714      	adds	r7, #20
 800769e:	46bd      	mov	sp, r7
 80076a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076a4:	4770      	bx	lr
 80076a6:	bf00      	nop
 80076a8:	40010000 	.word	0x40010000
 80076ac:	40000400 	.word	0x40000400
 80076b0:	40000800 	.word	0x40000800
 80076b4:	40000c00 	.word	0x40000c00
 80076b8:	40014000 	.word	0x40014000
 80076bc:	40014400 	.word	0x40014400
 80076c0:	40014800 	.word	0x40014800

080076c4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80076c4:	b480      	push	{r7}
 80076c6:	b087      	sub	sp, #28
 80076c8:	af00      	add	r7, sp, #0
 80076ca:	6078      	str	r0, [r7, #4]
 80076cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	6a1b      	ldr	r3, [r3, #32]
 80076d2:	f023 0201 	bic.w	r2, r3, #1
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	6a1b      	ldr	r3, [r3, #32]
 80076de:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	685b      	ldr	r3, [r3, #4]
 80076e4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	699b      	ldr	r3, [r3, #24]
 80076ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80076ec:	68fb      	ldr	r3, [r7, #12]
 80076ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80076f2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	f023 0303 	bic.w	r3, r3, #3
 80076fa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80076fc:	683b      	ldr	r3, [r7, #0]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	68fa      	ldr	r2, [r7, #12]
 8007702:	4313      	orrs	r3, r2
 8007704:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007706:	697b      	ldr	r3, [r7, #20]
 8007708:	f023 0302 	bic.w	r3, r3, #2
 800770c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800770e:	683b      	ldr	r3, [r7, #0]
 8007710:	689b      	ldr	r3, [r3, #8]
 8007712:	697a      	ldr	r2, [r7, #20]
 8007714:	4313      	orrs	r3, r2
 8007716:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	4a1c      	ldr	r2, [pc, #112]	; (800778c <TIM_OC1_SetConfig+0xc8>)
 800771c:	4293      	cmp	r3, r2
 800771e:	d10c      	bne.n	800773a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007720:	697b      	ldr	r3, [r7, #20]
 8007722:	f023 0308 	bic.w	r3, r3, #8
 8007726:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007728:	683b      	ldr	r3, [r7, #0]
 800772a:	68db      	ldr	r3, [r3, #12]
 800772c:	697a      	ldr	r2, [r7, #20]
 800772e:	4313      	orrs	r3, r2
 8007730:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007732:	697b      	ldr	r3, [r7, #20]
 8007734:	f023 0304 	bic.w	r3, r3, #4
 8007738:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	4a13      	ldr	r2, [pc, #76]	; (800778c <TIM_OC1_SetConfig+0xc8>)
 800773e:	4293      	cmp	r3, r2
 8007740:	d111      	bne.n	8007766 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007742:	693b      	ldr	r3, [r7, #16]
 8007744:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007748:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800774a:	693b      	ldr	r3, [r7, #16]
 800774c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007750:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007752:	683b      	ldr	r3, [r7, #0]
 8007754:	695b      	ldr	r3, [r3, #20]
 8007756:	693a      	ldr	r2, [r7, #16]
 8007758:	4313      	orrs	r3, r2
 800775a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800775c:	683b      	ldr	r3, [r7, #0]
 800775e:	699b      	ldr	r3, [r3, #24]
 8007760:	693a      	ldr	r2, [r7, #16]
 8007762:	4313      	orrs	r3, r2
 8007764:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	693a      	ldr	r2, [r7, #16]
 800776a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	68fa      	ldr	r2, [r7, #12]
 8007770:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007772:	683b      	ldr	r3, [r7, #0]
 8007774:	685a      	ldr	r2, [r3, #4]
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	697a      	ldr	r2, [r7, #20]
 800777e:	621a      	str	r2, [r3, #32]
}
 8007780:	bf00      	nop
 8007782:	371c      	adds	r7, #28
 8007784:	46bd      	mov	sp, r7
 8007786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800778a:	4770      	bx	lr
 800778c:	40010000 	.word	0x40010000

08007790 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007790:	b480      	push	{r7}
 8007792:	b087      	sub	sp, #28
 8007794:	af00      	add	r7, sp, #0
 8007796:	6078      	str	r0, [r7, #4]
 8007798:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	6a1b      	ldr	r3, [r3, #32]
 800779e:	f023 0210 	bic.w	r2, r3, #16
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	6a1b      	ldr	r3, [r3, #32]
 80077aa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	685b      	ldr	r3, [r3, #4]
 80077b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	699b      	ldr	r3, [r3, #24]
 80077b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80077be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80077c6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80077c8:	683b      	ldr	r3, [r7, #0]
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	021b      	lsls	r3, r3, #8
 80077ce:	68fa      	ldr	r2, [r7, #12]
 80077d0:	4313      	orrs	r3, r2
 80077d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80077d4:	697b      	ldr	r3, [r7, #20]
 80077d6:	f023 0320 	bic.w	r3, r3, #32
 80077da:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80077dc:	683b      	ldr	r3, [r7, #0]
 80077de:	689b      	ldr	r3, [r3, #8]
 80077e0:	011b      	lsls	r3, r3, #4
 80077e2:	697a      	ldr	r2, [r7, #20]
 80077e4:	4313      	orrs	r3, r2
 80077e6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	4a1e      	ldr	r2, [pc, #120]	; (8007864 <TIM_OC2_SetConfig+0xd4>)
 80077ec:	4293      	cmp	r3, r2
 80077ee:	d10d      	bne.n	800780c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80077f0:	697b      	ldr	r3, [r7, #20]
 80077f2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80077f6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80077f8:	683b      	ldr	r3, [r7, #0]
 80077fa:	68db      	ldr	r3, [r3, #12]
 80077fc:	011b      	lsls	r3, r3, #4
 80077fe:	697a      	ldr	r2, [r7, #20]
 8007800:	4313      	orrs	r3, r2
 8007802:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007804:	697b      	ldr	r3, [r7, #20]
 8007806:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800780a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	4a15      	ldr	r2, [pc, #84]	; (8007864 <TIM_OC2_SetConfig+0xd4>)
 8007810:	4293      	cmp	r3, r2
 8007812:	d113      	bne.n	800783c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007814:	693b      	ldr	r3, [r7, #16]
 8007816:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800781a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800781c:	693b      	ldr	r3, [r7, #16]
 800781e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007822:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007824:	683b      	ldr	r3, [r7, #0]
 8007826:	695b      	ldr	r3, [r3, #20]
 8007828:	009b      	lsls	r3, r3, #2
 800782a:	693a      	ldr	r2, [r7, #16]
 800782c:	4313      	orrs	r3, r2
 800782e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007830:	683b      	ldr	r3, [r7, #0]
 8007832:	699b      	ldr	r3, [r3, #24]
 8007834:	009b      	lsls	r3, r3, #2
 8007836:	693a      	ldr	r2, [r7, #16]
 8007838:	4313      	orrs	r3, r2
 800783a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	693a      	ldr	r2, [r7, #16]
 8007840:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	68fa      	ldr	r2, [r7, #12]
 8007846:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007848:	683b      	ldr	r3, [r7, #0]
 800784a:	685a      	ldr	r2, [r3, #4]
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	697a      	ldr	r2, [r7, #20]
 8007854:	621a      	str	r2, [r3, #32]
}
 8007856:	bf00      	nop
 8007858:	371c      	adds	r7, #28
 800785a:	46bd      	mov	sp, r7
 800785c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007860:	4770      	bx	lr
 8007862:	bf00      	nop
 8007864:	40010000 	.word	0x40010000

08007868 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007868:	b480      	push	{r7}
 800786a:	b087      	sub	sp, #28
 800786c:	af00      	add	r7, sp, #0
 800786e:	6078      	str	r0, [r7, #4]
 8007870:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	6a1b      	ldr	r3, [r3, #32]
 8007876:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	6a1b      	ldr	r3, [r3, #32]
 8007882:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	685b      	ldr	r3, [r3, #4]
 8007888:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	69db      	ldr	r3, [r3, #28]
 800788e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007896:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007898:	68fb      	ldr	r3, [r7, #12]
 800789a:	f023 0303 	bic.w	r3, r3, #3
 800789e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80078a0:	683b      	ldr	r3, [r7, #0]
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	68fa      	ldr	r2, [r7, #12]
 80078a6:	4313      	orrs	r3, r2
 80078a8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80078aa:	697b      	ldr	r3, [r7, #20]
 80078ac:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80078b0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80078b2:	683b      	ldr	r3, [r7, #0]
 80078b4:	689b      	ldr	r3, [r3, #8]
 80078b6:	021b      	lsls	r3, r3, #8
 80078b8:	697a      	ldr	r2, [r7, #20]
 80078ba:	4313      	orrs	r3, r2
 80078bc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	4a1d      	ldr	r2, [pc, #116]	; (8007938 <TIM_OC3_SetConfig+0xd0>)
 80078c2:	4293      	cmp	r3, r2
 80078c4:	d10d      	bne.n	80078e2 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80078c6:	697b      	ldr	r3, [r7, #20]
 80078c8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80078cc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80078ce:	683b      	ldr	r3, [r7, #0]
 80078d0:	68db      	ldr	r3, [r3, #12]
 80078d2:	021b      	lsls	r3, r3, #8
 80078d4:	697a      	ldr	r2, [r7, #20]
 80078d6:	4313      	orrs	r3, r2
 80078d8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80078da:	697b      	ldr	r3, [r7, #20]
 80078dc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80078e0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	4a14      	ldr	r2, [pc, #80]	; (8007938 <TIM_OC3_SetConfig+0xd0>)
 80078e6:	4293      	cmp	r3, r2
 80078e8:	d113      	bne.n	8007912 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80078ea:	693b      	ldr	r3, [r7, #16]
 80078ec:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80078f0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80078f2:	693b      	ldr	r3, [r7, #16]
 80078f4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80078f8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80078fa:	683b      	ldr	r3, [r7, #0]
 80078fc:	695b      	ldr	r3, [r3, #20]
 80078fe:	011b      	lsls	r3, r3, #4
 8007900:	693a      	ldr	r2, [r7, #16]
 8007902:	4313      	orrs	r3, r2
 8007904:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007906:	683b      	ldr	r3, [r7, #0]
 8007908:	699b      	ldr	r3, [r3, #24]
 800790a:	011b      	lsls	r3, r3, #4
 800790c:	693a      	ldr	r2, [r7, #16]
 800790e:	4313      	orrs	r3, r2
 8007910:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	693a      	ldr	r2, [r7, #16]
 8007916:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	68fa      	ldr	r2, [r7, #12]
 800791c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800791e:	683b      	ldr	r3, [r7, #0]
 8007920:	685a      	ldr	r2, [r3, #4]
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	697a      	ldr	r2, [r7, #20]
 800792a:	621a      	str	r2, [r3, #32]
}
 800792c:	bf00      	nop
 800792e:	371c      	adds	r7, #28
 8007930:	46bd      	mov	sp, r7
 8007932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007936:	4770      	bx	lr
 8007938:	40010000 	.word	0x40010000

0800793c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800793c:	b480      	push	{r7}
 800793e:	b087      	sub	sp, #28
 8007940:	af00      	add	r7, sp, #0
 8007942:	6078      	str	r0, [r7, #4]
 8007944:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	6a1b      	ldr	r3, [r3, #32]
 800794a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	6a1b      	ldr	r3, [r3, #32]
 8007956:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	685b      	ldr	r3, [r3, #4]
 800795c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	69db      	ldr	r3, [r3, #28]
 8007962:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800796a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007972:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007974:	683b      	ldr	r3, [r7, #0]
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	021b      	lsls	r3, r3, #8
 800797a:	68fa      	ldr	r2, [r7, #12]
 800797c:	4313      	orrs	r3, r2
 800797e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007980:	693b      	ldr	r3, [r7, #16]
 8007982:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007986:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007988:	683b      	ldr	r3, [r7, #0]
 800798a:	689b      	ldr	r3, [r3, #8]
 800798c:	031b      	lsls	r3, r3, #12
 800798e:	693a      	ldr	r2, [r7, #16]
 8007990:	4313      	orrs	r3, r2
 8007992:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	4a10      	ldr	r2, [pc, #64]	; (80079d8 <TIM_OC4_SetConfig+0x9c>)
 8007998:	4293      	cmp	r3, r2
 800799a:	d109      	bne.n	80079b0 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800799c:	697b      	ldr	r3, [r7, #20]
 800799e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80079a2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80079a4:	683b      	ldr	r3, [r7, #0]
 80079a6:	695b      	ldr	r3, [r3, #20]
 80079a8:	019b      	lsls	r3, r3, #6
 80079aa:	697a      	ldr	r2, [r7, #20]
 80079ac:	4313      	orrs	r3, r2
 80079ae:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	697a      	ldr	r2, [r7, #20]
 80079b4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	68fa      	ldr	r2, [r7, #12]
 80079ba:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80079bc:	683b      	ldr	r3, [r7, #0]
 80079be:	685a      	ldr	r2, [r3, #4]
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	693a      	ldr	r2, [r7, #16]
 80079c8:	621a      	str	r2, [r3, #32]
}
 80079ca:	bf00      	nop
 80079cc:	371c      	adds	r7, #28
 80079ce:	46bd      	mov	sp, r7
 80079d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079d4:	4770      	bx	lr
 80079d6:	bf00      	nop
 80079d8:	40010000 	.word	0x40010000

080079dc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80079dc:	b480      	push	{r7}
 80079de:	b087      	sub	sp, #28
 80079e0:	af00      	add	r7, sp, #0
 80079e2:	60f8      	str	r0, [r7, #12]
 80079e4:	60b9      	str	r1, [r7, #8]
 80079e6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80079e8:	68bb      	ldr	r3, [r7, #8]
 80079ea:	f003 031f 	and.w	r3, r3, #31
 80079ee:	2201      	movs	r2, #1
 80079f0:	fa02 f303 	lsl.w	r3, r2, r3
 80079f4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80079f6:	68fb      	ldr	r3, [r7, #12]
 80079f8:	6a1a      	ldr	r2, [r3, #32]
 80079fa:	697b      	ldr	r3, [r7, #20]
 80079fc:	43db      	mvns	r3, r3
 80079fe:	401a      	ands	r2, r3
 8007a00:	68fb      	ldr	r3, [r7, #12]
 8007a02:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	6a1a      	ldr	r2, [r3, #32]
 8007a08:	68bb      	ldr	r3, [r7, #8]
 8007a0a:	f003 031f 	and.w	r3, r3, #31
 8007a0e:	6879      	ldr	r1, [r7, #4]
 8007a10:	fa01 f303 	lsl.w	r3, r1, r3
 8007a14:	431a      	orrs	r2, r3
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	621a      	str	r2, [r3, #32]
}
 8007a1a:	bf00      	nop
 8007a1c:	371c      	adds	r7, #28
 8007a1e:	46bd      	mov	sp, r7
 8007a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a24:	4770      	bx	lr
	...

08007a28 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007a28:	b480      	push	{r7}
 8007a2a:	b085      	sub	sp, #20
 8007a2c:	af00      	add	r7, sp, #0
 8007a2e:	6078      	str	r0, [r7, #4]
 8007a30:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007a38:	2b01      	cmp	r3, #1
 8007a3a:	d101      	bne.n	8007a40 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007a3c:	2302      	movs	r3, #2
 8007a3e:	e050      	b.n	8007ae2 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	2201      	movs	r2, #1
 8007a44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	2202      	movs	r2, #2
 8007a4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	685b      	ldr	r3, [r3, #4]
 8007a56:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	689b      	ldr	r3, [r3, #8]
 8007a5e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007a66:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007a68:	683b      	ldr	r3, [r7, #0]
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	68fa      	ldr	r2, [r7, #12]
 8007a6e:	4313      	orrs	r3, r2
 8007a70:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	68fa      	ldr	r2, [r7, #12]
 8007a78:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	4a1c      	ldr	r2, [pc, #112]	; (8007af0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8007a80:	4293      	cmp	r3, r2
 8007a82:	d018      	beq.n	8007ab6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007a8c:	d013      	beq.n	8007ab6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	4a18      	ldr	r2, [pc, #96]	; (8007af4 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8007a94:	4293      	cmp	r3, r2
 8007a96:	d00e      	beq.n	8007ab6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	4a16      	ldr	r2, [pc, #88]	; (8007af8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8007a9e:	4293      	cmp	r3, r2
 8007aa0:	d009      	beq.n	8007ab6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	4a15      	ldr	r2, [pc, #84]	; (8007afc <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8007aa8:	4293      	cmp	r3, r2
 8007aaa:	d004      	beq.n	8007ab6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	4a13      	ldr	r2, [pc, #76]	; (8007b00 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8007ab2:	4293      	cmp	r3, r2
 8007ab4:	d10c      	bne.n	8007ad0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007ab6:	68bb      	ldr	r3, [r7, #8]
 8007ab8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007abc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007abe:	683b      	ldr	r3, [r7, #0]
 8007ac0:	685b      	ldr	r3, [r3, #4]
 8007ac2:	68ba      	ldr	r2, [r7, #8]
 8007ac4:	4313      	orrs	r3, r2
 8007ac6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	68ba      	ldr	r2, [r7, #8]
 8007ace:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	2201      	movs	r2, #1
 8007ad4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	2200      	movs	r2, #0
 8007adc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007ae0:	2300      	movs	r3, #0
}
 8007ae2:	4618      	mov	r0, r3
 8007ae4:	3714      	adds	r7, #20
 8007ae6:	46bd      	mov	sp, r7
 8007ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aec:	4770      	bx	lr
 8007aee:	bf00      	nop
 8007af0:	40010000 	.word	0x40010000
 8007af4:	40000400 	.word	0x40000400
 8007af8:	40000800 	.word	0x40000800
 8007afc:	40000c00 	.word	0x40000c00
 8007b00:	40014000 	.word	0x40014000

08007b04 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007b04:	b480      	push	{r7}
 8007b06:	b083      	sub	sp, #12
 8007b08:	af00      	add	r7, sp, #0
 8007b0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007b0c:	bf00      	nop
 8007b0e:	370c      	adds	r7, #12
 8007b10:	46bd      	mov	sp, r7
 8007b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b16:	4770      	bx	lr

08007b18 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007b18:	b480      	push	{r7}
 8007b1a:	b083      	sub	sp, #12
 8007b1c:	af00      	add	r7, sp, #0
 8007b1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007b20:	bf00      	nop
 8007b22:	370c      	adds	r7, #12
 8007b24:	46bd      	mov	sp, r7
 8007b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b2a:	4770      	bx	lr

08007b2c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007b2c:	b580      	push	{r7, lr}
 8007b2e:	b082      	sub	sp, #8
 8007b30:	af00      	add	r7, sp, #0
 8007b32:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	d101      	bne.n	8007b3e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007b3a:	2301      	movs	r3, #1
 8007b3c:	e03f      	b.n	8007bbe <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007b44:	b2db      	uxtb	r3, r3
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	d106      	bne.n	8007b58 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	2200      	movs	r2, #0
 8007b4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007b52:	6878      	ldr	r0, [r7, #4]
 8007b54:	f7fa fdf2 	bl	800273c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	2224      	movs	r2, #36	; 0x24
 8007b5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	68da      	ldr	r2, [r3, #12]
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007b6e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007b70:	6878      	ldr	r0, [r7, #4]
 8007b72:	f000 fddf 	bl	8008734 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	691a      	ldr	r2, [r3, #16]
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007b84:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	695a      	ldr	r2, [r3, #20]
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007b94:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	68da      	ldr	r2, [r3, #12]
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007ba4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	2200      	movs	r2, #0
 8007baa:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	2220      	movs	r2, #32
 8007bb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	2220      	movs	r2, #32
 8007bb8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8007bbc:	2300      	movs	r3, #0
}
 8007bbe:	4618      	mov	r0, r3
 8007bc0:	3708      	adds	r7, #8
 8007bc2:	46bd      	mov	sp, r7
 8007bc4:	bd80      	pop	{r7, pc}

08007bc6 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007bc6:	b580      	push	{r7, lr}
 8007bc8:	b08a      	sub	sp, #40	; 0x28
 8007bca:	af02      	add	r7, sp, #8
 8007bcc:	60f8      	str	r0, [r7, #12]
 8007bce:	60b9      	str	r1, [r7, #8]
 8007bd0:	603b      	str	r3, [r7, #0]
 8007bd2:	4613      	mov	r3, r2
 8007bd4:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8007bd6:	2300      	movs	r3, #0
 8007bd8:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007bda:	68fb      	ldr	r3, [r7, #12]
 8007bdc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007be0:	b2db      	uxtb	r3, r3
 8007be2:	2b20      	cmp	r3, #32
 8007be4:	d17c      	bne.n	8007ce0 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8007be6:	68bb      	ldr	r3, [r7, #8]
 8007be8:	2b00      	cmp	r3, #0
 8007bea:	d002      	beq.n	8007bf2 <HAL_UART_Transmit+0x2c>
 8007bec:	88fb      	ldrh	r3, [r7, #6]
 8007bee:	2b00      	cmp	r3, #0
 8007bf0:	d101      	bne.n	8007bf6 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8007bf2:	2301      	movs	r3, #1
 8007bf4:	e075      	b.n	8007ce2 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007bf6:	68fb      	ldr	r3, [r7, #12]
 8007bf8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007bfc:	2b01      	cmp	r3, #1
 8007bfe:	d101      	bne.n	8007c04 <HAL_UART_Transmit+0x3e>
 8007c00:	2302      	movs	r3, #2
 8007c02:	e06e      	b.n	8007ce2 <HAL_UART_Transmit+0x11c>
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	2201      	movs	r2, #1
 8007c08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007c0c:	68fb      	ldr	r3, [r7, #12]
 8007c0e:	2200      	movs	r2, #0
 8007c10:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007c12:	68fb      	ldr	r3, [r7, #12]
 8007c14:	2221      	movs	r2, #33	; 0x21
 8007c16:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007c1a:	f7fa fe93 	bl	8002944 <HAL_GetTick>
 8007c1e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8007c20:	68fb      	ldr	r3, [r7, #12]
 8007c22:	88fa      	ldrh	r2, [r7, #6]
 8007c24:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8007c26:	68fb      	ldr	r3, [r7, #12]
 8007c28:	88fa      	ldrh	r2, [r7, #6]
 8007c2a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007c2c:	68fb      	ldr	r3, [r7, #12]
 8007c2e:	689b      	ldr	r3, [r3, #8]
 8007c30:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007c34:	d108      	bne.n	8007c48 <HAL_UART_Transmit+0x82>
 8007c36:	68fb      	ldr	r3, [r7, #12]
 8007c38:	691b      	ldr	r3, [r3, #16]
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	d104      	bne.n	8007c48 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8007c3e:	2300      	movs	r3, #0
 8007c40:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007c42:	68bb      	ldr	r3, [r7, #8]
 8007c44:	61bb      	str	r3, [r7, #24]
 8007c46:	e003      	b.n	8007c50 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8007c48:	68bb      	ldr	r3, [r7, #8]
 8007c4a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007c4c:	2300      	movs	r3, #0
 8007c4e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8007c50:	68fb      	ldr	r3, [r7, #12]
 8007c52:	2200      	movs	r2, #0
 8007c54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8007c58:	e02a      	b.n	8007cb0 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007c5a:	683b      	ldr	r3, [r7, #0]
 8007c5c:	9300      	str	r3, [sp, #0]
 8007c5e:	697b      	ldr	r3, [r7, #20]
 8007c60:	2200      	movs	r2, #0
 8007c62:	2180      	movs	r1, #128	; 0x80
 8007c64:	68f8      	ldr	r0, [r7, #12]
 8007c66:	f000 fb1f 	bl	80082a8 <UART_WaitOnFlagUntilTimeout>
 8007c6a:	4603      	mov	r3, r0
 8007c6c:	2b00      	cmp	r3, #0
 8007c6e:	d001      	beq.n	8007c74 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8007c70:	2303      	movs	r3, #3
 8007c72:	e036      	b.n	8007ce2 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8007c74:	69fb      	ldr	r3, [r7, #28]
 8007c76:	2b00      	cmp	r3, #0
 8007c78:	d10b      	bne.n	8007c92 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007c7a:	69bb      	ldr	r3, [r7, #24]
 8007c7c:	881b      	ldrh	r3, [r3, #0]
 8007c7e:	461a      	mov	r2, r3
 8007c80:	68fb      	ldr	r3, [r7, #12]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007c88:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8007c8a:	69bb      	ldr	r3, [r7, #24]
 8007c8c:	3302      	adds	r3, #2
 8007c8e:	61bb      	str	r3, [r7, #24]
 8007c90:	e007      	b.n	8007ca2 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8007c92:	69fb      	ldr	r3, [r7, #28]
 8007c94:	781a      	ldrb	r2, [r3, #0]
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8007c9c:	69fb      	ldr	r3, [r7, #28]
 8007c9e:	3301      	adds	r3, #1
 8007ca0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007ca2:	68fb      	ldr	r3, [r7, #12]
 8007ca4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007ca6:	b29b      	uxth	r3, r3
 8007ca8:	3b01      	subs	r3, #1
 8007caa:	b29a      	uxth	r2, r3
 8007cac:	68fb      	ldr	r3, [r7, #12]
 8007cae:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007cb4:	b29b      	uxth	r3, r3
 8007cb6:	2b00      	cmp	r3, #0
 8007cb8:	d1cf      	bne.n	8007c5a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007cba:	683b      	ldr	r3, [r7, #0]
 8007cbc:	9300      	str	r3, [sp, #0]
 8007cbe:	697b      	ldr	r3, [r7, #20]
 8007cc0:	2200      	movs	r2, #0
 8007cc2:	2140      	movs	r1, #64	; 0x40
 8007cc4:	68f8      	ldr	r0, [r7, #12]
 8007cc6:	f000 faef 	bl	80082a8 <UART_WaitOnFlagUntilTimeout>
 8007cca:	4603      	mov	r3, r0
 8007ccc:	2b00      	cmp	r3, #0
 8007cce:	d001      	beq.n	8007cd4 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8007cd0:	2303      	movs	r3, #3
 8007cd2:	e006      	b.n	8007ce2 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007cd4:	68fb      	ldr	r3, [r7, #12]
 8007cd6:	2220      	movs	r2, #32
 8007cd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8007cdc:	2300      	movs	r3, #0
 8007cde:	e000      	b.n	8007ce2 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8007ce0:	2302      	movs	r3, #2
  }
}
 8007ce2:	4618      	mov	r0, r3
 8007ce4:	3720      	adds	r7, #32
 8007ce6:	46bd      	mov	sp, r7
 8007ce8:	bd80      	pop	{r7, pc}

08007cea <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007cea:	b580      	push	{r7, lr}
 8007cec:	b084      	sub	sp, #16
 8007cee:	af00      	add	r7, sp, #0
 8007cf0:	60f8      	str	r0, [r7, #12]
 8007cf2:	60b9      	str	r1, [r7, #8]
 8007cf4:	4613      	mov	r3, r2
 8007cf6:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007cfe:	b2db      	uxtb	r3, r3
 8007d00:	2b20      	cmp	r3, #32
 8007d02:	d11d      	bne.n	8007d40 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8007d04:	68bb      	ldr	r3, [r7, #8]
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d002      	beq.n	8007d10 <HAL_UART_Receive_IT+0x26>
 8007d0a:	88fb      	ldrh	r3, [r7, #6]
 8007d0c:	2b00      	cmp	r3, #0
 8007d0e:	d101      	bne.n	8007d14 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8007d10:	2301      	movs	r3, #1
 8007d12:	e016      	b.n	8007d42 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007d1a:	2b01      	cmp	r3, #1
 8007d1c:	d101      	bne.n	8007d22 <HAL_UART_Receive_IT+0x38>
 8007d1e:	2302      	movs	r3, #2
 8007d20:	e00f      	b.n	8007d42 <HAL_UART_Receive_IT+0x58>
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	2201      	movs	r2, #1
 8007d26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	2200      	movs	r2, #0
 8007d2e:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8007d30:	88fb      	ldrh	r3, [r7, #6]
 8007d32:	461a      	mov	r2, r3
 8007d34:	68b9      	ldr	r1, [r7, #8]
 8007d36:	68f8      	ldr	r0, [r7, #12]
 8007d38:	f000 fb24 	bl	8008384 <UART_Start_Receive_IT>
 8007d3c:	4603      	mov	r3, r0
 8007d3e:	e000      	b.n	8007d42 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8007d40:	2302      	movs	r3, #2
  }
}
 8007d42:	4618      	mov	r0, r3
 8007d44:	3710      	adds	r7, #16
 8007d46:	46bd      	mov	sp, r7
 8007d48:	bd80      	pop	{r7, pc}
	...

08007d4c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007d4c:	b580      	push	{r7, lr}
 8007d4e:	b0ba      	sub	sp, #232	; 0xe8
 8007d50:	af00      	add	r7, sp, #0
 8007d52:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	68db      	ldr	r3, [r3, #12]
 8007d64:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	695b      	ldr	r3, [r3, #20]
 8007d6e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8007d72:	2300      	movs	r3, #0
 8007d74:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8007d78:	2300      	movs	r3, #0
 8007d7a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8007d7e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007d82:	f003 030f 	and.w	r3, r3, #15
 8007d86:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8007d8a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007d8e:	2b00      	cmp	r3, #0
 8007d90:	d10f      	bne.n	8007db2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007d92:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007d96:	f003 0320 	and.w	r3, r3, #32
 8007d9a:	2b00      	cmp	r3, #0
 8007d9c:	d009      	beq.n	8007db2 <HAL_UART_IRQHandler+0x66>
 8007d9e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007da2:	f003 0320 	and.w	r3, r3, #32
 8007da6:	2b00      	cmp	r3, #0
 8007da8:	d003      	beq.n	8007db2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8007daa:	6878      	ldr	r0, [r7, #4]
 8007dac:	f000 fc07 	bl	80085be <UART_Receive_IT>
      return;
 8007db0:	e256      	b.n	8008260 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8007db2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007db6:	2b00      	cmp	r3, #0
 8007db8:	f000 80de 	beq.w	8007f78 <HAL_UART_IRQHandler+0x22c>
 8007dbc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007dc0:	f003 0301 	and.w	r3, r3, #1
 8007dc4:	2b00      	cmp	r3, #0
 8007dc6:	d106      	bne.n	8007dd6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007dc8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007dcc:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	f000 80d1 	beq.w	8007f78 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8007dd6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007dda:	f003 0301 	and.w	r3, r3, #1
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	d00b      	beq.n	8007dfa <HAL_UART_IRQHandler+0xae>
 8007de2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007de6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007dea:	2b00      	cmp	r3, #0
 8007dec:	d005      	beq.n	8007dfa <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007df2:	f043 0201 	orr.w	r2, r3, #1
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007dfa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007dfe:	f003 0304 	and.w	r3, r3, #4
 8007e02:	2b00      	cmp	r3, #0
 8007e04:	d00b      	beq.n	8007e1e <HAL_UART_IRQHandler+0xd2>
 8007e06:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007e0a:	f003 0301 	and.w	r3, r3, #1
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	d005      	beq.n	8007e1e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e16:	f043 0202 	orr.w	r2, r3, #2
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007e1e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007e22:	f003 0302 	and.w	r3, r3, #2
 8007e26:	2b00      	cmp	r3, #0
 8007e28:	d00b      	beq.n	8007e42 <HAL_UART_IRQHandler+0xf6>
 8007e2a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007e2e:	f003 0301 	and.w	r3, r3, #1
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	d005      	beq.n	8007e42 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e3a:	f043 0204 	orr.w	r2, r3, #4
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8007e42:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007e46:	f003 0308 	and.w	r3, r3, #8
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	d011      	beq.n	8007e72 <HAL_UART_IRQHandler+0x126>
 8007e4e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007e52:	f003 0320 	and.w	r3, r3, #32
 8007e56:	2b00      	cmp	r3, #0
 8007e58:	d105      	bne.n	8007e66 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8007e5a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007e5e:	f003 0301 	and.w	r3, r3, #1
 8007e62:	2b00      	cmp	r3, #0
 8007e64:	d005      	beq.n	8007e72 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e6a:	f043 0208 	orr.w	r2, r3, #8
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e76:	2b00      	cmp	r3, #0
 8007e78:	f000 81ed 	beq.w	8008256 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007e7c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007e80:	f003 0320 	and.w	r3, r3, #32
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	d008      	beq.n	8007e9a <HAL_UART_IRQHandler+0x14e>
 8007e88:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007e8c:	f003 0320 	and.w	r3, r3, #32
 8007e90:	2b00      	cmp	r3, #0
 8007e92:	d002      	beq.n	8007e9a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8007e94:	6878      	ldr	r0, [r7, #4]
 8007e96:	f000 fb92 	bl	80085be <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	695b      	ldr	r3, [r3, #20]
 8007ea0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007ea4:	2b40      	cmp	r3, #64	; 0x40
 8007ea6:	bf0c      	ite	eq
 8007ea8:	2301      	moveq	r3, #1
 8007eaa:	2300      	movne	r3, #0
 8007eac:	b2db      	uxtb	r3, r3
 8007eae:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007eb6:	f003 0308 	and.w	r3, r3, #8
 8007eba:	2b00      	cmp	r3, #0
 8007ebc:	d103      	bne.n	8007ec6 <HAL_UART_IRQHandler+0x17a>
 8007ebe:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	d04f      	beq.n	8007f66 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007ec6:	6878      	ldr	r0, [r7, #4]
 8007ec8:	f000 fa9a 	bl	8008400 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	681b      	ldr	r3, [r3, #0]
 8007ed0:	695b      	ldr	r3, [r3, #20]
 8007ed2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007ed6:	2b40      	cmp	r3, #64	; 0x40
 8007ed8:	d141      	bne.n	8007f5e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	3314      	adds	r3, #20
 8007ee0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ee4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007ee8:	e853 3f00 	ldrex	r3, [r3]
 8007eec:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8007ef0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8007ef4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007ef8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	3314      	adds	r3, #20
 8007f02:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8007f06:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8007f0a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f0e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8007f12:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8007f16:	e841 2300 	strex	r3, r2, [r1]
 8007f1a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8007f1e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8007f22:	2b00      	cmp	r3, #0
 8007f24:	d1d9      	bne.n	8007eda <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f2a:	2b00      	cmp	r3, #0
 8007f2c:	d013      	beq.n	8007f56 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f32:	4a7d      	ldr	r2, [pc, #500]	; (8008128 <HAL_UART_IRQHandler+0x3dc>)
 8007f34:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f3a:	4618      	mov	r0, r3
 8007f3c:	f7fa fe84 	bl	8002c48 <HAL_DMA_Abort_IT>
 8007f40:	4603      	mov	r3, r0
 8007f42:	2b00      	cmp	r3, #0
 8007f44:	d016      	beq.n	8007f74 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f4a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007f4c:	687a      	ldr	r2, [r7, #4]
 8007f4e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8007f50:	4610      	mov	r0, r2
 8007f52:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007f54:	e00e      	b.n	8007f74 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007f56:	6878      	ldr	r0, [r7, #4]
 8007f58:	f000 f990 	bl	800827c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007f5c:	e00a      	b.n	8007f74 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007f5e:	6878      	ldr	r0, [r7, #4]
 8007f60:	f000 f98c 	bl	800827c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007f64:	e006      	b.n	8007f74 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007f66:	6878      	ldr	r0, [r7, #4]
 8007f68:	f000 f988 	bl	800827c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	2200      	movs	r2, #0
 8007f70:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8007f72:	e170      	b.n	8008256 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007f74:	bf00      	nop
    return;
 8007f76:	e16e      	b.n	8008256 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007f7c:	2b01      	cmp	r3, #1
 8007f7e:	f040 814a 	bne.w	8008216 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8007f82:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007f86:	f003 0310 	and.w	r3, r3, #16
 8007f8a:	2b00      	cmp	r3, #0
 8007f8c:	f000 8143 	beq.w	8008216 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8007f90:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007f94:	f003 0310 	and.w	r3, r3, #16
 8007f98:	2b00      	cmp	r3, #0
 8007f9a:	f000 813c 	beq.w	8008216 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007f9e:	2300      	movs	r3, #0
 8007fa0:	60bb      	str	r3, [r7, #8]
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	60bb      	str	r3, [r7, #8]
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	681b      	ldr	r3, [r3, #0]
 8007fae:	685b      	ldr	r3, [r3, #4]
 8007fb0:	60bb      	str	r3, [r7, #8]
 8007fb2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	681b      	ldr	r3, [r3, #0]
 8007fb8:	695b      	ldr	r3, [r3, #20]
 8007fba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007fbe:	2b40      	cmp	r3, #64	; 0x40
 8007fc0:	f040 80b4 	bne.w	800812c <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007fc8:	681b      	ldr	r3, [r3, #0]
 8007fca:	685b      	ldr	r3, [r3, #4]
 8007fcc:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007fd0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8007fd4:	2b00      	cmp	r3, #0
 8007fd6:	f000 8140 	beq.w	800825a <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007fde:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007fe2:	429a      	cmp	r2, r3
 8007fe4:	f080 8139 	bcs.w	800825a <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007fee:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ff4:	69db      	ldr	r3, [r3, #28]
 8007ff6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007ffa:	f000 8088 	beq.w	800810e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	330c      	adds	r3, #12
 8008004:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008008:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800800c:	e853 3f00 	ldrex	r3, [r3]
 8008010:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8008014:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008018:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800801c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	330c      	adds	r3, #12
 8008026:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800802a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800802e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008032:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8008036:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800803a:	e841 2300 	strex	r3, r2, [r1]
 800803e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8008042:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8008046:	2b00      	cmp	r3, #0
 8008048:	d1d9      	bne.n	8007ffe <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	3314      	adds	r3, #20
 8008050:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008052:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008054:	e853 3f00 	ldrex	r3, [r3]
 8008058:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800805a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800805c:	f023 0301 	bic.w	r3, r3, #1
 8008060:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	3314      	adds	r3, #20
 800806a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800806e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8008072:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008074:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8008076:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800807a:	e841 2300 	strex	r3, r2, [r1]
 800807e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8008080:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008082:	2b00      	cmp	r3, #0
 8008084:	d1e1      	bne.n	800804a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	681b      	ldr	r3, [r3, #0]
 800808a:	3314      	adds	r3, #20
 800808c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800808e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008090:	e853 3f00 	ldrex	r3, [r3]
 8008094:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8008096:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008098:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800809c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	681b      	ldr	r3, [r3, #0]
 80080a4:	3314      	adds	r3, #20
 80080a6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80080aa:	66fa      	str	r2, [r7, #108]	; 0x6c
 80080ac:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080ae:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80080b0:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80080b2:	e841 2300 	strex	r3, r2, [r1]
 80080b6:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80080b8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80080ba:	2b00      	cmp	r3, #0
 80080bc:	d1e3      	bne.n	8008086 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	2220      	movs	r2, #32
 80080c2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	2200      	movs	r2, #0
 80080ca:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	330c      	adds	r3, #12
 80080d2:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080d4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80080d6:	e853 3f00 	ldrex	r3, [r3]
 80080da:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80080dc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80080de:	f023 0310 	bic.w	r3, r3, #16
 80080e2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	330c      	adds	r3, #12
 80080ec:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80080f0:	65ba      	str	r2, [r7, #88]	; 0x58
 80080f2:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080f4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80080f6:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80080f8:	e841 2300 	strex	r3, r2, [r1]
 80080fc:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80080fe:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008100:	2b00      	cmp	r3, #0
 8008102:	d1e3      	bne.n	80080cc <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008108:	4618      	mov	r0, r3
 800810a:	f7fa fd2d 	bl	8002b68 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008116:	b29b      	uxth	r3, r3
 8008118:	1ad3      	subs	r3, r2, r3
 800811a:	b29b      	uxth	r3, r3
 800811c:	4619      	mov	r1, r3
 800811e:	6878      	ldr	r0, [r7, #4]
 8008120:	f000 f8b6 	bl	8008290 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008124:	e099      	b.n	800825a <HAL_UART_IRQHandler+0x50e>
 8008126:	bf00      	nop
 8008128:	080084c7 	.word	0x080084c7
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008134:	b29b      	uxth	r3, r3
 8008136:	1ad3      	subs	r3, r2, r3
 8008138:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008140:	b29b      	uxth	r3, r3
 8008142:	2b00      	cmp	r3, #0
 8008144:	f000 808b 	beq.w	800825e <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8008148:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800814c:	2b00      	cmp	r3, #0
 800814e:	f000 8086 	beq.w	800825e <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	330c      	adds	r3, #12
 8008158:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800815a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800815c:	e853 3f00 	ldrex	r3, [r3]
 8008160:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8008162:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008164:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008168:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	330c      	adds	r3, #12
 8008172:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8008176:	647a      	str	r2, [r7, #68]	; 0x44
 8008178:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800817a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800817c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800817e:	e841 2300 	strex	r3, r2, [r1]
 8008182:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008184:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008186:	2b00      	cmp	r3, #0
 8008188:	d1e3      	bne.n	8008152 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	3314      	adds	r3, #20
 8008190:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008192:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008194:	e853 3f00 	ldrex	r3, [r3]
 8008198:	623b      	str	r3, [r7, #32]
   return(result);
 800819a:	6a3b      	ldr	r3, [r7, #32]
 800819c:	f023 0301 	bic.w	r3, r3, #1
 80081a0:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	3314      	adds	r3, #20
 80081aa:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80081ae:	633a      	str	r2, [r7, #48]	; 0x30
 80081b0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081b2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80081b4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80081b6:	e841 2300 	strex	r3, r2, [r1]
 80081ba:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80081bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80081be:	2b00      	cmp	r3, #0
 80081c0:	d1e3      	bne.n	800818a <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	2220      	movs	r2, #32
 80081c6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	2200      	movs	r2, #0
 80081ce:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	681b      	ldr	r3, [r3, #0]
 80081d4:	330c      	adds	r3, #12
 80081d6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081d8:	693b      	ldr	r3, [r7, #16]
 80081da:	e853 3f00 	ldrex	r3, [r3]
 80081de:	60fb      	str	r3, [r7, #12]
   return(result);
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	f023 0310 	bic.w	r3, r3, #16
 80081e6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	330c      	adds	r3, #12
 80081f0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80081f4:	61fa      	str	r2, [r7, #28]
 80081f6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081f8:	69b9      	ldr	r1, [r7, #24]
 80081fa:	69fa      	ldr	r2, [r7, #28]
 80081fc:	e841 2300 	strex	r3, r2, [r1]
 8008200:	617b      	str	r3, [r7, #20]
   return(result);
 8008202:	697b      	ldr	r3, [r7, #20]
 8008204:	2b00      	cmp	r3, #0
 8008206:	d1e3      	bne.n	80081d0 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008208:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800820c:	4619      	mov	r1, r3
 800820e:	6878      	ldr	r0, [r7, #4]
 8008210:	f000 f83e 	bl	8008290 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008214:	e023      	b.n	800825e <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008216:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800821a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800821e:	2b00      	cmp	r3, #0
 8008220:	d009      	beq.n	8008236 <HAL_UART_IRQHandler+0x4ea>
 8008222:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008226:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800822a:	2b00      	cmp	r3, #0
 800822c:	d003      	beq.n	8008236 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800822e:	6878      	ldr	r0, [r7, #4]
 8008230:	f000 f95d 	bl	80084ee <UART_Transmit_IT>
    return;
 8008234:	e014      	b.n	8008260 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8008236:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800823a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800823e:	2b00      	cmp	r3, #0
 8008240:	d00e      	beq.n	8008260 <HAL_UART_IRQHandler+0x514>
 8008242:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008246:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800824a:	2b00      	cmp	r3, #0
 800824c:	d008      	beq.n	8008260 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800824e:	6878      	ldr	r0, [r7, #4]
 8008250:	f000 f99d 	bl	800858e <UART_EndTransmit_IT>
    return;
 8008254:	e004      	b.n	8008260 <HAL_UART_IRQHandler+0x514>
    return;
 8008256:	bf00      	nop
 8008258:	e002      	b.n	8008260 <HAL_UART_IRQHandler+0x514>
      return;
 800825a:	bf00      	nop
 800825c:	e000      	b.n	8008260 <HAL_UART_IRQHandler+0x514>
      return;
 800825e:	bf00      	nop
  }
}
 8008260:	37e8      	adds	r7, #232	; 0xe8
 8008262:	46bd      	mov	sp, r7
 8008264:	bd80      	pop	{r7, pc}
 8008266:	bf00      	nop

08008268 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008268:	b480      	push	{r7}
 800826a:	b083      	sub	sp, #12
 800826c:	af00      	add	r7, sp, #0
 800826e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8008270:	bf00      	nop
 8008272:	370c      	adds	r7, #12
 8008274:	46bd      	mov	sp, r7
 8008276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800827a:	4770      	bx	lr

0800827c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800827c:	b480      	push	{r7}
 800827e:	b083      	sub	sp, #12
 8008280:	af00      	add	r7, sp, #0
 8008282:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8008284:	bf00      	nop
 8008286:	370c      	adds	r7, #12
 8008288:	46bd      	mov	sp, r7
 800828a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800828e:	4770      	bx	lr

08008290 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008290:	b480      	push	{r7}
 8008292:	b083      	sub	sp, #12
 8008294:	af00      	add	r7, sp, #0
 8008296:	6078      	str	r0, [r7, #4]
 8008298:	460b      	mov	r3, r1
 800829a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800829c:	bf00      	nop
 800829e:	370c      	adds	r7, #12
 80082a0:	46bd      	mov	sp, r7
 80082a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082a6:	4770      	bx	lr

080082a8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80082a8:	b580      	push	{r7, lr}
 80082aa:	b090      	sub	sp, #64	; 0x40
 80082ac:	af00      	add	r7, sp, #0
 80082ae:	60f8      	str	r0, [r7, #12]
 80082b0:	60b9      	str	r1, [r7, #8]
 80082b2:	603b      	str	r3, [r7, #0]
 80082b4:	4613      	mov	r3, r2
 80082b6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80082b8:	e050      	b.n	800835c <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80082ba:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80082bc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80082c0:	d04c      	beq.n	800835c <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80082c2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80082c4:	2b00      	cmp	r3, #0
 80082c6:	d007      	beq.n	80082d8 <UART_WaitOnFlagUntilTimeout+0x30>
 80082c8:	f7fa fb3c 	bl	8002944 <HAL_GetTick>
 80082cc:	4602      	mov	r2, r0
 80082ce:	683b      	ldr	r3, [r7, #0]
 80082d0:	1ad3      	subs	r3, r2, r3
 80082d2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80082d4:	429a      	cmp	r2, r3
 80082d6:	d241      	bcs.n	800835c <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80082d8:	68fb      	ldr	r3, [r7, #12]
 80082da:	681b      	ldr	r3, [r3, #0]
 80082dc:	330c      	adds	r3, #12
 80082de:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80082e2:	e853 3f00 	ldrex	r3, [r3]
 80082e6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80082e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082ea:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80082ee:	63fb      	str	r3, [r7, #60]	; 0x3c
 80082f0:	68fb      	ldr	r3, [r7, #12]
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	330c      	adds	r3, #12
 80082f6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80082f8:	637a      	str	r2, [r7, #52]	; 0x34
 80082fa:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082fc:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80082fe:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008300:	e841 2300 	strex	r3, r2, [r1]
 8008304:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8008306:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008308:	2b00      	cmp	r3, #0
 800830a:	d1e5      	bne.n	80082d8 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800830c:	68fb      	ldr	r3, [r7, #12]
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	3314      	adds	r3, #20
 8008312:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008314:	697b      	ldr	r3, [r7, #20]
 8008316:	e853 3f00 	ldrex	r3, [r3]
 800831a:	613b      	str	r3, [r7, #16]
   return(result);
 800831c:	693b      	ldr	r3, [r7, #16]
 800831e:	f023 0301 	bic.w	r3, r3, #1
 8008322:	63bb      	str	r3, [r7, #56]	; 0x38
 8008324:	68fb      	ldr	r3, [r7, #12]
 8008326:	681b      	ldr	r3, [r3, #0]
 8008328:	3314      	adds	r3, #20
 800832a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800832c:	623a      	str	r2, [r7, #32]
 800832e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008330:	69f9      	ldr	r1, [r7, #28]
 8008332:	6a3a      	ldr	r2, [r7, #32]
 8008334:	e841 2300 	strex	r3, r2, [r1]
 8008338:	61bb      	str	r3, [r7, #24]
   return(result);
 800833a:	69bb      	ldr	r3, [r7, #24]
 800833c:	2b00      	cmp	r3, #0
 800833e:	d1e5      	bne.n	800830c <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8008340:	68fb      	ldr	r3, [r7, #12]
 8008342:	2220      	movs	r2, #32
 8008344:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8008348:	68fb      	ldr	r3, [r7, #12]
 800834a:	2220      	movs	r2, #32
 800834c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8008350:	68fb      	ldr	r3, [r7, #12]
 8008352:	2200      	movs	r2, #0
 8008354:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8008358:	2303      	movs	r3, #3
 800835a:	e00f      	b.n	800837c <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800835c:	68fb      	ldr	r3, [r7, #12]
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	681a      	ldr	r2, [r3, #0]
 8008362:	68bb      	ldr	r3, [r7, #8]
 8008364:	4013      	ands	r3, r2
 8008366:	68ba      	ldr	r2, [r7, #8]
 8008368:	429a      	cmp	r2, r3
 800836a:	bf0c      	ite	eq
 800836c:	2301      	moveq	r3, #1
 800836e:	2300      	movne	r3, #0
 8008370:	b2db      	uxtb	r3, r3
 8008372:	461a      	mov	r2, r3
 8008374:	79fb      	ldrb	r3, [r7, #7]
 8008376:	429a      	cmp	r2, r3
 8008378:	d09f      	beq.n	80082ba <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800837a:	2300      	movs	r3, #0
}
 800837c:	4618      	mov	r0, r3
 800837e:	3740      	adds	r7, #64	; 0x40
 8008380:	46bd      	mov	sp, r7
 8008382:	bd80      	pop	{r7, pc}

08008384 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008384:	b480      	push	{r7}
 8008386:	b085      	sub	sp, #20
 8008388:	af00      	add	r7, sp, #0
 800838a:	60f8      	str	r0, [r7, #12]
 800838c:	60b9      	str	r1, [r7, #8]
 800838e:	4613      	mov	r3, r2
 8008390:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8008392:	68fb      	ldr	r3, [r7, #12]
 8008394:	68ba      	ldr	r2, [r7, #8]
 8008396:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8008398:	68fb      	ldr	r3, [r7, #12]
 800839a:	88fa      	ldrh	r2, [r7, #6]
 800839c:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 800839e:	68fb      	ldr	r3, [r7, #12]
 80083a0:	88fa      	ldrh	r2, [r7, #6]
 80083a2:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80083a4:	68fb      	ldr	r3, [r7, #12]
 80083a6:	2200      	movs	r2, #0
 80083a8:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80083aa:	68fb      	ldr	r3, [r7, #12]
 80083ac:	2222      	movs	r2, #34	; 0x22
 80083ae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80083b2:	68fb      	ldr	r3, [r7, #12]
 80083b4:	2200      	movs	r2, #0
 80083b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 80083ba:	68fb      	ldr	r3, [r7, #12]
 80083bc:	691b      	ldr	r3, [r3, #16]
 80083be:	2b00      	cmp	r3, #0
 80083c0:	d007      	beq.n	80083d2 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80083c2:	68fb      	ldr	r3, [r7, #12]
 80083c4:	681b      	ldr	r3, [r3, #0]
 80083c6:	68da      	ldr	r2, [r3, #12]
 80083c8:	68fb      	ldr	r3, [r7, #12]
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80083d0:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80083d2:	68fb      	ldr	r3, [r7, #12]
 80083d4:	681b      	ldr	r3, [r3, #0]
 80083d6:	695a      	ldr	r2, [r3, #20]
 80083d8:	68fb      	ldr	r3, [r7, #12]
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	f042 0201 	orr.w	r2, r2, #1
 80083e0:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80083e2:	68fb      	ldr	r3, [r7, #12]
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	68da      	ldr	r2, [r3, #12]
 80083e8:	68fb      	ldr	r3, [r7, #12]
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	f042 0220 	orr.w	r2, r2, #32
 80083f0:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80083f2:	2300      	movs	r3, #0
}
 80083f4:	4618      	mov	r0, r3
 80083f6:	3714      	adds	r7, #20
 80083f8:	46bd      	mov	sp, r7
 80083fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083fe:	4770      	bx	lr

08008400 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008400:	b480      	push	{r7}
 8008402:	b095      	sub	sp, #84	; 0x54
 8008404:	af00      	add	r7, sp, #0
 8008406:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	330c      	adds	r3, #12
 800840e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008410:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008412:	e853 3f00 	ldrex	r3, [r3]
 8008416:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008418:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800841a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800841e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	330c      	adds	r3, #12
 8008426:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008428:	643a      	str	r2, [r7, #64]	; 0x40
 800842a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800842c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800842e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008430:	e841 2300 	strex	r3, r2, [r1]
 8008434:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008436:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008438:	2b00      	cmp	r3, #0
 800843a:	d1e5      	bne.n	8008408 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	3314      	adds	r3, #20
 8008442:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008444:	6a3b      	ldr	r3, [r7, #32]
 8008446:	e853 3f00 	ldrex	r3, [r3]
 800844a:	61fb      	str	r3, [r7, #28]
   return(result);
 800844c:	69fb      	ldr	r3, [r7, #28]
 800844e:	f023 0301 	bic.w	r3, r3, #1
 8008452:	64bb      	str	r3, [r7, #72]	; 0x48
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	3314      	adds	r3, #20
 800845a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800845c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800845e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008460:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008462:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008464:	e841 2300 	strex	r3, r2, [r1]
 8008468:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800846a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800846c:	2b00      	cmp	r3, #0
 800846e:	d1e5      	bne.n	800843c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008474:	2b01      	cmp	r3, #1
 8008476:	d119      	bne.n	80084ac <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	681b      	ldr	r3, [r3, #0]
 800847c:	330c      	adds	r3, #12
 800847e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008480:	68fb      	ldr	r3, [r7, #12]
 8008482:	e853 3f00 	ldrex	r3, [r3]
 8008486:	60bb      	str	r3, [r7, #8]
   return(result);
 8008488:	68bb      	ldr	r3, [r7, #8]
 800848a:	f023 0310 	bic.w	r3, r3, #16
 800848e:	647b      	str	r3, [r7, #68]	; 0x44
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	330c      	adds	r3, #12
 8008496:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008498:	61ba      	str	r2, [r7, #24]
 800849a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800849c:	6979      	ldr	r1, [r7, #20]
 800849e:	69ba      	ldr	r2, [r7, #24]
 80084a0:	e841 2300 	strex	r3, r2, [r1]
 80084a4:	613b      	str	r3, [r7, #16]
   return(result);
 80084a6:	693b      	ldr	r3, [r7, #16]
 80084a8:	2b00      	cmp	r3, #0
 80084aa:	d1e5      	bne.n	8008478 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	2220      	movs	r2, #32
 80084b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	2200      	movs	r2, #0
 80084b8:	631a      	str	r2, [r3, #48]	; 0x30
}
 80084ba:	bf00      	nop
 80084bc:	3754      	adds	r7, #84	; 0x54
 80084be:	46bd      	mov	sp, r7
 80084c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084c4:	4770      	bx	lr

080084c6 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80084c6:	b580      	push	{r7, lr}
 80084c8:	b084      	sub	sp, #16
 80084ca:	af00      	add	r7, sp, #0
 80084cc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80084d2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80084d4:	68fb      	ldr	r3, [r7, #12]
 80084d6:	2200      	movs	r2, #0
 80084d8:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80084da:	68fb      	ldr	r3, [r7, #12]
 80084dc:	2200      	movs	r2, #0
 80084de:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80084e0:	68f8      	ldr	r0, [r7, #12]
 80084e2:	f7ff fecb 	bl	800827c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80084e6:	bf00      	nop
 80084e8:	3710      	adds	r7, #16
 80084ea:	46bd      	mov	sp, r7
 80084ec:	bd80      	pop	{r7, pc}

080084ee <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80084ee:	b480      	push	{r7}
 80084f0:	b085      	sub	sp, #20
 80084f2:	af00      	add	r7, sp, #0
 80084f4:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80084fc:	b2db      	uxtb	r3, r3
 80084fe:	2b21      	cmp	r3, #33	; 0x21
 8008500:	d13e      	bne.n	8008580 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	689b      	ldr	r3, [r3, #8]
 8008506:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800850a:	d114      	bne.n	8008536 <UART_Transmit_IT+0x48>
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	691b      	ldr	r3, [r3, #16]
 8008510:	2b00      	cmp	r3, #0
 8008512:	d110      	bne.n	8008536 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	6a1b      	ldr	r3, [r3, #32]
 8008518:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800851a:	68fb      	ldr	r3, [r7, #12]
 800851c:	881b      	ldrh	r3, [r3, #0]
 800851e:	461a      	mov	r2, r3
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008528:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	6a1b      	ldr	r3, [r3, #32]
 800852e:	1c9a      	adds	r2, r3, #2
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	621a      	str	r2, [r3, #32]
 8008534:	e008      	b.n	8008548 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	6a1b      	ldr	r3, [r3, #32]
 800853a:	1c59      	adds	r1, r3, #1
 800853c:	687a      	ldr	r2, [r7, #4]
 800853e:	6211      	str	r1, [r2, #32]
 8008540:	781a      	ldrb	r2, [r3, #0]
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	681b      	ldr	r3, [r3, #0]
 8008546:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800854c:	b29b      	uxth	r3, r3
 800854e:	3b01      	subs	r3, #1
 8008550:	b29b      	uxth	r3, r3
 8008552:	687a      	ldr	r2, [r7, #4]
 8008554:	4619      	mov	r1, r3
 8008556:	84d1      	strh	r1, [r2, #38]	; 0x26
 8008558:	2b00      	cmp	r3, #0
 800855a:	d10f      	bne.n	800857c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	68da      	ldr	r2, [r3, #12]
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800856a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	681b      	ldr	r3, [r3, #0]
 8008570:	68da      	ldr	r2, [r3, #12]
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	681b      	ldr	r3, [r3, #0]
 8008576:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800857a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800857c:	2300      	movs	r3, #0
 800857e:	e000      	b.n	8008582 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8008580:	2302      	movs	r3, #2
  }
}
 8008582:	4618      	mov	r0, r3
 8008584:	3714      	adds	r7, #20
 8008586:	46bd      	mov	sp, r7
 8008588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800858c:	4770      	bx	lr

0800858e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800858e:	b580      	push	{r7, lr}
 8008590:	b082      	sub	sp, #8
 8008592:	af00      	add	r7, sp, #0
 8008594:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	681b      	ldr	r3, [r3, #0]
 800859a:	68da      	ldr	r2, [r3, #12]
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80085a4:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	2220      	movs	r2, #32
 80085aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80085ae:	6878      	ldr	r0, [r7, #4]
 80085b0:	f7ff fe5a 	bl	8008268 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80085b4:	2300      	movs	r3, #0
}
 80085b6:	4618      	mov	r0, r3
 80085b8:	3708      	adds	r7, #8
 80085ba:	46bd      	mov	sp, r7
 80085bc:	bd80      	pop	{r7, pc}

080085be <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80085be:	b580      	push	{r7, lr}
 80085c0:	b08c      	sub	sp, #48	; 0x30
 80085c2:	af00      	add	r7, sp, #0
 80085c4:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80085cc:	b2db      	uxtb	r3, r3
 80085ce:	2b22      	cmp	r3, #34	; 0x22
 80085d0:	f040 80ab 	bne.w	800872a <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	689b      	ldr	r3, [r3, #8]
 80085d8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80085dc:	d117      	bne.n	800860e <UART_Receive_IT+0x50>
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	691b      	ldr	r3, [r3, #16]
 80085e2:	2b00      	cmp	r3, #0
 80085e4:	d113      	bne.n	800860e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80085e6:	2300      	movs	r3, #0
 80085e8:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80085ee:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	681b      	ldr	r3, [r3, #0]
 80085f4:	685b      	ldr	r3, [r3, #4]
 80085f6:	b29b      	uxth	r3, r3
 80085f8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80085fc:	b29a      	uxth	r2, r3
 80085fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008600:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008606:	1c9a      	adds	r2, r3, #2
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	629a      	str	r2, [r3, #40]	; 0x28
 800860c:	e026      	b.n	800865c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008612:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8008614:	2300      	movs	r3, #0
 8008616:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	689b      	ldr	r3, [r3, #8]
 800861c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008620:	d007      	beq.n	8008632 <UART_Receive_IT+0x74>
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	689b      	ldr	r3, [r3, #8]
 8008626:	2b00      	cmp	r3, #0
 8008628:	d10a      	bne.n	8008640 <UART_Receive_IT+0x82>
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	691b      	ldr	r3, [r3, #16]
 800862e:	2b00      	cmp	r3, #0
 8008630:	d106      	bne.n	8008640 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	685b      	ldr	r3, [r3, #4]
 8008638:	b2da      	uxtb	r2, r3
 800863a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800863c:	701a      	strb	r2, [r3, #0]
 800863e:	e008      	b.n	8008652 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	685b      	ldr	r3, [r3, #4]
 8008646:	b2db      	uxtb	r3, r3
 8008648:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800864c:	b2da      	uxtb	r2, r3
 800864e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008650:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008656:	1c5a      	adds	r2, r3, #1
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008660:	b29b      	uxth	r3, r3
 8008662:	3b01      	subs	r3, #1
 8008664:	b29b      	uxth	r3, r3
 8008666:	687a      	ldr	r2, [r7, #4]
 8008668:	4619      	mov	r1, r3
 800866a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800866c:	2b00      	cmp	r3, #0
 800866e:	d15a      	bne.n	8008726 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	68da      	ldr	r2, [r3, #12]
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	f022 0220 	bic.w	r2, r2, #32
 800867e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	681b      	ldr	r3, [r3, #0]
 8008684:	68da      	ldr	r2, [r3, #12]
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	681b      	ldr	r3, [r3, #0]
 800868a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800868e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	681b      	ldr	r3, [r3, #0]
 8008694:	695a      	ldr	r2, [r3, #20]
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	681b      	ldr	r3, [r3, #0]
 800869a:	f022 0201 	bic.w	r2, r2, #1
 800869e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	2220      	movs	r2, #32
 80086a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80086ac:	2b01      	cmp	r3, #1
 80086ae:	d135      	bne.n	800871c <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	2200      	movs	r2, #0
 80086b4:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	330c      	adds	r3, #12
 80086bc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086be:	697b      	ldr	r3, [r7, #20]
 80086c0:	e853 3f00 	ldrex	r3, [r3]
 80086c4:	613b      	str	r3, [r7, #16]
   return(result);
 80086c6:	693b      	ldr	r3, [r7, #16]
 80086c8:	f023 0310 	bic.w	r3, r3, #16
 80086cc:	627b      	str	r3, [r7, #36]	; 0x24
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	681b      	ldr	r3, [r3, #0]
 80086d2:	330c      	adds	r3, #12
 80086d4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80086d6:	623a      	str	r2, [r7, #32]
 80086d8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086da:	69f9      	ldr	r1, [r7, #28]
 80086dc:	6a3a      	ldr	r2, [r7, #32]
 80086de:	e841 2300 	strex	r3, r2, [r1]
 80086e2:	61bb      	str	r3, [r7, #24]
   return(result);
 80086e4:	69bb      	ldr	r3, [r7, #24]
 80086e6:	2b00      	cmp	r3, #0
 80086e8:	d1e5      	bne.n	80086b6 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	681b      	ldr	r3, [r3, #0]
 80086ee:	681b      	ldr	r3, [r3, #0]
 80086f0:	f003 0310 	and.w	r3, r3, #16
 80086f4:	2b10      	cmp	r3, #16
 80086f6:	d10a      	bne.n	800870e <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80086f8:	2300      	movs	r3, #0
 80086fa:	60fb      	str	r3, [r7, #12]
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	681b      	ldr	r3, [r3, #0]
 8008702:	60fb      	str	r3, [r7, #12]
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	685b      	ldr	r3, [r3, #4]
 800870a:	60fb      	str	r3, [r7, #12]
 800870c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008712:	4619      	mov	r1, r3
 8008714:	6878      	ldr	r0, [r7, #4]
 8008716:	f7ff fdbb 	bl	8008290 <HAL_UARTEx_RxEventCallback>
 800871a:	e002      	b.n	8008722 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800871c:	6878      	ldr	r0, [r7, #4]
 800871e:	f7f9 f9cf 	bl	8001ac0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8008722:	2300      	movs	r3, #0
 8008724:	e002      	b.n	800872c <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8008726:	2300      	movs	r3, #0
 8008728:	e000      	b.n	800872c <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800872a:	2302      	movs	r3, #2
  }
}
 800872c:	4618      	mov	r0, r3
 800872e:	3730      	adds	r7, #48	; 0x30
 8008730:	46bd      	mov	sp, r7
 8008732:	bd80      	pop	{r7, pc}

08008734 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008734:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008738:	b0c0      	sub	sp, #256	; 0x100
 800873a:	af00      	add	r7, sp, #0
 800873c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008740:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008744:	681b      	ldr	r3, [r3, #0]
 8008746:	691b      	ldr	r3, [r3, #16]
 8008748:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800874c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008750:	68d9      	ldr	r1, [r3, #12]
 8008752:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008756:	681a      	ldr	r2, [r3, #0]
 8008758:	ea40 0301 	orr.w	r3, r0, r1
 800875c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800875e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008762:	689a      	ldr	r2, [r3, #8]
 8008764:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008768:	691b      	ldr	r3, [r3, #16]
 800876a:	431a      	orrs	r2, r3
 800876c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008770:	695b      	ldr	r3, [r3, #20]
 8008772:	431a      	orrs	r2, r3
 8008774:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008778:	69db      	ldr	r3, [r3, #28]
 800877a:	4313      	orrs	r3, r2
 800877c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8008780:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008784:	681b      	ldr	r3, [r3, #0]
 8008786:	68db      	ldr	r3, [r3, #12]
 8008788:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800878c:	f021 010c 	bic.w	r1, r1, #12
 8008790:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008794:	681a      	ldr	r2, [r3, #0]
 8008796:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800879a:	430b      	orrs	r3, r1
 800879c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800879e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	695b      	ldr	r3, [r3, #20]
 80087a6:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80087aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80087ae:	6999      	ldr	r1, [r3, #24]
 80087b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80087b4:	681a      	ldr	r2, [r3, #0]
 80087b6:	ea40 0301 	orr.w	r3, r0, r1
 80087ba:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80087bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80087c0:	681a      	ldr	r2, [r3, #0]
 80087c2:	4b8f      	ldr	r3, [pc, #572]	; (8008a00 <UART_SetConfig+0x2cc>)
 80087c4:	429a      	cmp	r2, r3
 80087c6:	d005      	beq.n	80087d4 <UART_SetConfig+0xa0>
 80087c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80087cc:	681a      	ldr	r2, [r3, #0]
 80087ce:	4b8d      	ldr	r3, [pc, #564]	; (8008a04 <UART_SetConfig+0x2d0>)
 80087d0:	429a      	cmp	r2, r3
 80087d2:	d104      	bne.n	80087de <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80087d4:	f7fe fb02 	bl	8006ddc <HAL_RCC_GetPCLK2Freq>
 80087d8:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80087dc:	e003      	b.n	80087e6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80087de:	f7fe fae9 	bl	8006db4 <HAL_RCC_GetPCLK1Freq>
 80087e2:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80087e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80087ea:	69db      	ldr	r3, [r3, #28]
 80087ec:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80087f0:	f040 810c 	bne.w	8008a0c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80087f4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80087f8:	2200      	movs	r2, #0
 80087fa:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80087fe:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8008802:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8008806:	4622      	mov	r2, r4
 8008808:	462b      	mov	r3, r5
 800880a:	1891      	adds	r1, r2, r2
 800880c:	65b9      	str	r1, [r7, #88]	; 0x58
 800880e:	415b      	adcs	r3, r3
 8008810:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008812:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8008816:	4621      	mov	r1, r4
 8008818:	eb12 0801 	adds.w	r8, r2, r1
 800881c:	4629      	mov	r1, r5
 800881e:	eb43 0901 	adc.w	r9, r3, r1
 8008822:	f04f 0200 	mov.w	r2, #0
 8008826:	f04f 0300 	mov.w	r3, #0
 800882a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800882e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008832:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008836:	4690      	mov	r8, r2
 8008838:	4699      	mov	r9, r3
 800883a:	4623      	mov	r3, r4
 800883c:	eb18 0303 	adds.w	r3, r8, r3
 8008840:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8008844:	462b      	mov	r3, r5
 8008846:	eb49 0303 	adc.w	r3, r9, r3
 800884a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800884e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008852:	685b      	ldr	r3, [r3, #4]
 8008854:	2200      	movs	r2, #0
 8008856:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800885a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800885e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8008862:	460b      	mov	r3, r1
 8008864:	18db      	adds	r3, r3, r3
 8008866:	653b      	str	r3, [r7, #80]	; 0x50
 8008868:	4613      	mov	r3, r2
 800886a:	eb42 0303 	adc.w	r3, r2, r3
 800886e:	657b      	str	r3, [r7, #84]	; 0x54
 8008870:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8008874:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8008878:	f7f8 fa1e 	bl	8000cb8 <__aeabi_uldivmod>
 800887c:	4602      	mov	r2, r0
 800887e:	460b      	mov	r3, r1
 8008880:	4b61      	ldr	r3, [pc, #388]	; (8008a08 <UART_SetConfig+0x2d4>)
 8008882:	fba3 2302 	umull	r2, r3, r3, r2
 8008886:	095b      	lsrs	r3, r3, #5
 8008888:	011c      	lsls	r4, r3, #4
 800888a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800888e:	2200      	movs	r2, #0
 8008890:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8008894:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8008898:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800889c:	4642      	mov	r2, r8
 800889e:	464b      	mov	r3, r9
 80088a0:	1891      	adds	r1, r2, r2
 80088a2:	64b9      	str	r1, [r7, #72]	; 0x48
 80088a4:	415b      	adcs	r3, r3
 80088a6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80088a8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80088ac:	4641      	mov	r1, r8
 80088ae:	eb12 0a01 	adds.w	sl, r2, r1
 80088b2:	4649      	mov	r1, r9
 80088b4:	eb43 0b01 	adc.w	fp, r3, r1
 80088b8:	f04f 0200 	mov.w	r2, #0
 80088bc:	f04f 0300 	mov.w	r3, #0
 80088c0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80088c4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80088c8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80088cc:	4692      	mov	sl, r2
 80088ce:	469b      	mov	fp, r3
 80088d0:	4643      	mov	r3, r8
 80088d2:	eb1a 0303 	adds.w	r3, sl, r3
 80088d6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80088da:	464b      	mov	r3, r9
 80088dc:	eb4b 0303 	adc.w	r3, fp, r3
 80088e0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80088e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80088e8:	685b      	ldr	r3, [r3, #4]
 80088ea:	2200      	movs	r2, #0
 80088ec:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80088f0:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80088f4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80088f8:	460b      	mov	r3, r1
 80088fa:	18db      	adds	r3, r3, r3
 80088fc:	643b      	str	r3, [r7, #64]	; 0x40
 80088fe:	4613      	mov	r3, r2
 8008900:	eb42 0303 	adc.w	r3, r2, r3
 8008904:	647b      	str	r3, [r7, #68]	; 0x44
 8008906:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800890a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800890e:	f7f8 f9d3 	bl	8000cb8 <__aeabi_uldivmod>
 8008912:	4602      	mov	r2, r0
 8008914:	460b      	mov	r3, r1
 8008916:	4611      	mov	r1, r2
 8008918:	4b3b      	ldr	r3, [pc, #236]	; (8008a08 <UART_SetConfig+0x2d4>)
 800891a:	fba3 2301 	umull	r2, r3, r3, r1
 800891e:	095b      	lsrs	r3, r3, #5
 8008920:	2264      	movs	r2, #100	; 0x64
 8008922:	fb02 f303 	mul.w	r3, r2, r3
 8008926:	1acb      	subs	r3, r1, r3
 8008928:	00db      	lsls	r3, r3, #3
 800892a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800892e:	4b36      	ldr	r3, [pc, #216]	; (8008a08 <UART_SetConfig+0x2d4>)
 8008930:	fba3 2302 	umull	r2, r3, r3, r2
 8008934:	095b      	lsrs	r3, r3, #5
 8008936:	005b      	lsls	r3, r3, #1
 8008938:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800893c:	441c      	add	r4, r3
 800893e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008942:	2200      	movs	r2, #0
 8008944:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8008948:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800894c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8008950:	4642      	mov	r2, r8
 8008952:	464b      	mov	r3, r9
 8008954:	1891      	adds	r1, r2, r2
 8008956:	63b9      	str	r1, [r7, #56]	; 0x38
 8008958:	415b      	adcs	r3, r3
 800895a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800895c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8008960:	4641      	mov	r1, r8
 8008962:	1851      	adds	r1, r2, r1
 8008964:	6339      	str	r1, [r7, #48]	; 0x30
 8008966:	4649      	mov	r1, r9
 8008968:	414b      	adcs	r3, r1
 800896a:	637b      	str	r3, [r7, #52]	; 0x34
 800896c:	f04f 0200 	mov.w	r2, #0
 8008970:	f04f 0300 	mov.w	r3, #0
 8008974:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8008978:	4659      	mov	r1, fp
 800897a:	00cb      	lsls	r3, r1, #3
 800897c:	4651      	mov	r1, sl
 800897e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008982:	4651      	mov	r1, sl
 8008984:	00ca      	lsls	r2, r1, #3
 8008986:	4610      	mov	r0, r2
 8008988:	4619      	mov	r1, r3
 800898a:	4603      	mov	r3, r0
 800898c:	4642      	mov	r2, r8
 800898e:	189b      	adds	r3, r3, r2
 8008990:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8008994:	464b      	mov	r3, r9
 8008996:	460a      	mov	r2, r1
 8008998:	eb42 0303 	adc.w	r3, r2, r3
 800899c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80089a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80089a4:	685b      	ldr	r3, [r3, #4]
 80089a6:	2200      	movs	r2, #0
 80089a8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80089ac:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80089b0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80089b4:	460b      	mov	r3, r1
 80089b6:	18db      	adds	r3, r3, r3
 80089b8:	62bb      	str	r3, [r7, #40]	; 0x28
 80089ba:	4613      	mov	r3, r2
 80089bc:	eb42 0303 	adc.w	r3, r2, r3
 80089c0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80089c2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80089c6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80089ca:	f7f8 f975 	bl	8000cb8 <__aeabi_uldivmod>
 80089ce:	4602      	mov	r2, r0
 80089d0:	460b      	mov	r3, r1
 80089d2:	4b0d      	ldr	r3, [pc, #52]	; (8008a08 <UART_SetConfig+0x2d4>)
 80089d4:	fba3 1302 	umull	r1, r3, r3, r2
 80089d8:	095b      	lsrs	r3, r3, #5
 80089da:	2164      	movs	r1, #100	; 0x64
 80089dc:	fb01 f303 	mul.w	r3, r1, r3
 80089e0:	1ad3      	subs	r3, r2, r3
 80089e2:	00db      	lsls	r3, r3, #3
 80089e4:	3332      	adds	r3, #50	; 0x32
 80089e6:	4a08      	ldr	r2, [pc, #32]	; (8008a08 <UART_SetConfig+0x2d4>)
 80089e8:	fba2 2303 	umull	r2, r3, r2, r3
 80089ec:	095b      	lsrs	r3, r3, #5
 80089ee:	f003 0207 	and.w	r2, r3, #7
 80089f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80089f6:	681b      	ldr	r3, [r3, #0]
 80089f8:	4422      	add	r2, r4
 80089fa:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80089fc:	e105      	b.n	8008c0a <UART_SetConfig+0x4d6>
 80089fe:	bf00      	nop
 8008a00:	40011000 	.word	0x40011000
 8008a04:	40011400 	.word	0x40011400
 8008a08:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008a0c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008a10:	2200      	movs	r2, #0
 8008a12:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8008a16:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8008a1a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8008a1e:	4642      	mov	r2, r8
 8008a20:	464b      	mov	r3, r9
 8008a22:	1891      	adds	r1, r2, r2
 8008a24:	6239      	str	r1, [r7, #32]
 8008a26:	415b      	adcs	r3, r3
 8008a28:	627b      	str	r3, [r7, #36]	; 0x24
 8008a2a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8008a2e:	4641      	mov	r1, r8
 8008a30:	1854      	adds	r4, r2, r1
 8008a32:	4649      	mov	r1, r9
 8008a34:	eb43 0501 	adc.w	r5, r3, r1
 8008a38:	f04f 0200 	mov.w	r2, #0
 8008a3c:	f04f 0300 	mov.w	r3, #0
 8008a40:	00eb      	lsls	r3, r5, #3
 8008a42:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008a46:	00e2      	lsls	r2, r4, #3
 8008a48:	4614      	mov	r4, r2
 8008a4a:	461d      	mov	r5, r3
 8008a4c:	4643      	mov	r3, r8
 8008a4e:	18e3      	adds	r3, r4, r3
 8008a50:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8008a54:	464b      	mov	r3, r9
 8008a56:	eb45 0303 	adc.w	r3, r5, r3
 8008a5a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8008a5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008a62:	685b      	ldr	r3, [r3, #4]
 8008a64:	2200      	movs	r2, #0
 8008a66:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8008a6a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8008a6e:	f04f 0200 	mov.w	r2, #0
 8008a72:	f04f 0300 	mov.w	r3, #0
 8008a76:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8008a7a:	4629      	mov	r1, r5
 8008a7c:	008b      	lsls	r3, r1, #2
 8008a7e:	4621      	mov	r1, r4
 8008a80:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008a84:	4621      	mov	r1, r4
 8008a86:	008a      	lsls	r2, r1, #2
 8008a88:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8008a8c:	f7f8 f914 	bl	8000cb8 <__aeabi_uldivmod>
 8008a90:	4602      	mov	r2, r0
 8008a92:	460b      	mov	r3, r1
 8008a94:	4b60      	ldr	r3, [pc, #384]	; (8008c18 <UART_SetConfig+0x4e4>)
 8008a96:	fba3 2302 	umull	r2, r3, r3, r2
 8008a9a:	095b      	lsrs	r3, r3, #5
 8008a9c:	011c      	lsls	r4, r3, #4
 8008a9e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008aa2:	2200      	movs	r2, #0
 8008aa4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8008aa8:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8008aac:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8008ab0:	4642      	mov	r2, r8
 8008ab2:	464b      	mov	r3, r9
 8008ab4:	1891      	adds	r1, r2, r2
 8008ab6:	61b9      	str	r1, [r7, #24]
 8008ab8:	415b      	adcs	r3, r3
 8008aba:	61fb      	str	r3, [r7, #28]
 8008abc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008ac0:	4641      	mov	r1, r8
 8008ac2:	1851      	adds	r1, r2, r1
 8008ac4:	6139      	str	r1, [r7, #16]
 8008ac6:	4649      	mov	r1, r9
 8008ac8:	414b      	adcs	r3, r1
 8008aca:	617b      	str	r3, [r7, #20]
 8008acc:	f04f 0200 	mov.w	r2, #0
 8008ad0:	f04f 0300 	mov.w	r3, #0
 8008ad4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008ad8:	4659      	mov	r1, fp
 8008ada:	00cb      	lsls	r3, r1, #3
 8008adc:	4651      	mov	r1, sl
 8008ade:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008ae2:	4651      	mov	r1, sl
 8008ae4:	00ca      	lsls	r2, r1, #3
 8008ae6:	4610      	mov	r0, r2
 8008ae8:	4619      	mov	r1, r3
 8008aea:	4603      	mov	r3, r0
 8008aec:	4642      	mov	r2, r8
 8008aee:	189b      	adds	r3, r3, r2
 8008af0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8008af4:	464b      	mov	r3, r9
 8008af6:	460a      	mov	r2, r1
 8008af8:	eb42 0303 	adc.w	r3, r2, r3
 8008afc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8008b00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008b04:	685b      	ldr	r3, [r3, #4]
 8008b06:	2200      	movs	r2, #0
 8008b08:	67bb      	str	r3, [r7, #120]	; 0x78
 8008b0a:	67fa      	str	r2, [r7, #124]	; 0x7c
 8008b0c:	f04f 0200 	mov.w	r2, #0
 8008b10:	f04f 0300 	mov.w	r3, #0
 8008b14:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8008b18:	4649      	mov	r1, r9
 8008b1a:	008b      	lsls	r3, r1, #2
 8008b1c:	4641      	mov	r1, r8
 8008b1e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008b22:	4641      	mov	r1, r8
 8008b24:	008a      	lsls	r2, r1, #2
 8008b26:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8008b2a:	f7f8 f8c5 	bl	8000cb8 <__aeabi_uldivmod>
 8008b2e:	4602      	mov	r2, r0
 8008b30:	460b      	mov	r3, r1
 8008b32:	4b39      	ldr	r3, [pc, #228]	; (8008c18 <UART_SetConfig+0x4e4>)
 8008b34:	fba3 1302 	umull	r1, r3, r3, r2
 8008b38:	095b      	lsrs	r3, r3, #5
 8008b3a:	2164      	movs	r1, #100	; 0x64
 8008b3c:	fb01 f303 	mul.w	r3, r1, r3
 8008b40:	1ad3      	subs	r3, r2, r3
 8008b42:	011b      	lsls	r3, r3, #4
 8008b44:	3332      	adds	r3, #50	; 0x32
 8008b46:	4a34      	ldr	r2, [pc, #208]	; (8008c18 <UART_SetConfig+0x4e4>)
 8008b48:	fba2 2303 	umull	r2, r3, r2, r3
 8008b4c:	095b      	lsrs	r3, r3, #5
 8008b4e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008b52:	441c      	add	r4, r3
 8008b54:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008b58:	2200      	movs	r2, #0
 8008b5a:	673b      	str	r3, [r7, #112]	; 0x70
 8008b5c:	677a      	str	r2, [r7, #116]	; 0x74
 8008b5e:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8008b62:	4642      	mov	r2, r8
 8008b64:	464b      	mov	r3, r9
 8008b66:	1891      	adds	r1, r2, r2
 8008b68:	60b9      	str	r1, [r7, #8]
 8008b6a:	415b      	adcs	r3, r3
 8008b6c:	60fb      	str	r3, [r7, #12]
 8008b6e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008b72:	4641      	mov	r1, r8
 8008b74:	1851      	adds	r1, r2, r1
 8008b76:	6039      	str	r1, [r7, #0]
 8008b78:	4649      	mov	r1, r9
 8008b7a:	414b      	adcs	r3, r1
 8008b7c:	607b      	str	r3, [r7, #4]
 8008b7e:	f04f 0200 	mov.w	r2, #0
 8008b82:	f04f 0300 	mov.w	r3, #0
 8008b86:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8008b8a:	4659      	mov	r1, fp
 8008b8c:	00cb      	lsls	r3, r1, #3
 8008b8e:	4651      	mov	r1, sl
 8008b90:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008b94:	4651      	mov	r1, sl
 8008b96:	00ca      	lsls	r2, r1, #3
 8008b98:	4610      	mov	r0, r2
 8008b9a:	4619      	mov	r1, r3
 8008b9c:	4603      	mov	r3, r0
 8008b9e:	4642      	mov	r2, r8
 8008ba0:	189b      	adds	r3, r3, r2
 8008ba2:	66bb      	str	r3, [r7, #104]	; 0x68
 8008ba4:	464b      	mov	r3, r9
 8008ba6:	460a      	mov	r2, r1
 8008ba8:	eb42 0303 	adc.w	r3, r2, r3
 8008bac:	66fb      	str	r3, [r7, #108]	; 0x6c
 8008bae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008bb2:	685b      	ldr	r3, [r3, #4]
 8008bb4:	2200      	movs	r2, #0
 8008bb6:	663b      	str	r3, [r7, #96]	; 0x60
 8008bb8:	667a      	str	r2, [r7, #100]	; 0x64
 8008bba:	f04f 0200 	mov.w	r2, #0
 8008bbe:	f04f 0300 	mov.w	r3, #0
 8008bc2:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8008bc6:	4649      	mov	r1, r9
 8008bc8:	008b      	lsls	r3, r1, #2
 8008bca:	4641      	mov	r1, r8
 8008bcc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008bd0:	4641      	mov	r1, r8
 8008bd2:	008a      	lsls	r2, r1, #2
 8008bd4:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8008bd8:	f7f8 f86e 	bl	8000cb8 <__aeabi_uldivmod>
 8008bdc:	4602      	mov	r2, r0
 8008bde:	460b      	mov	r3, r1
 8008be0:	4b0d      	ldr	r3, [pc, #52]	; (8008c18 <UART_SetConfig+0x4e4>)
 8008be2:	fba3 1302 	umull	r1, r3, r3, r2
 8008be6:	095b      	lsrs	r3, r3, #5
 8008be8:	2164      	movs	r1, #100	; 0x64
 8008bea:	fb01 f303 	mul.w	r3, r1, r3
 8008bee:	1ad3      	subs	r3, r2, r3
 8008bf0:	011b      	lsls	r3, r3, #4
 8008bf2:	3332      	adds	r3, #50	; 0x32
 8008bf4:	4a08      	ldr	r2, [pc, #32]	; (8008c18 <UART_SetConfig+0x4e4>)
 8008bf6:	fba2 2303 	umull	r2, r3, r2, r3
 8008bfa:	095b      	lsrs	r3, r3, #5
 8008bfc:	f003 020f 	and.w	r2, r3, #15
 8008c00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008c04:	681b      	ldr	r3, [r3, #0]
 8008c06:	4422      	add	r2, r4
 8008c08:	609a      	str	r2, [r3, #8]
}
 8008c0a:	bf00      	nop
 8008c0c:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8008c10:	46bd      	mov	sp, r7
 8008c12:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008c16:	bf00      	nop
 8008c18:	51eb851f 	.word	0x51eb851f

08008c1c <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8008c1c:	b480      	push	{r7}
 8008c1e:	b085      	sub	sp, #20
 8008c20:	af00      	add	r7, sp, #0
 8008c22:	4603      	mov	r3, r0
 8008c24:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8008c26:	2300      	movs	r3, #0
 8008c28:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8008c2a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8008c2e:	2b84      	cmp	r3, #132	; 0x84
 8008c30:	d005      	beq.n	8008c3e <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8008c32:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8008c36:	68fb      	ldr	r3, [r7, #12]
 8008c38:	4413      	add	r3, r2
 8008c3a:	3303      	adds	r3, #3
 8008c3c:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8008c3e:	68fb      	ldr	r3, [r7, #12]
}
 8008c40:	4618      	mov	r0, r3
 8008c42:	3714      	adds	r7, #20
 8008c44:	46bd      	mov	sp, r7
 8008c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c4a:	4770      	bx	lr

08008c4c <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8008c4c:	b580      	push	{r7, lr}
 8008c4e:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8008c50:	f000 ff46 	bl	8009ae0 <vTaskStartScheduler>
  
  return osOK;
 8008c54:	2300      	movs	r3, #0
}
 8008c56:	4618      	mov	r0, r3
 8008c58:	bd80      	pop	{r7, pc}

08008c5a <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8008c5a:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008c5c:	b089      	sub	sp, #36	; 0x24
 8008c5e:	af04      	add	r7, sp, #16
 8008c60:	6078      	str	r0, [r7, #4]
 8008c62:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	695b      	ldr	r3, [r3, #20]
 8008c68:	2b00      	cmp	r3, #0
 8008c6a:	d020      	beq.n	8008cae <osThreadCreate+0x54>
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	699b      	ldr	r3, [r3, #24]
 8008c70:	2b00      	cmp	r3, #0
 8008c72:	d01c      	beq.n	8008cae <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	685c      	ldr	r4, [r3, #4]
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	681d      	ldr	r5, [r3, #0]
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	691e      	ldr	r6, [r3, #16]
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8008c86:	4618      	mov	r0, r3
 8008c88:	f7ff ffc8 	bl	8008c1c <makeFreeRtosPriority>
 8008c8c:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	695b      	ldr	r3, [r3, #20]
 8008c92:	687a      	ldr	r2, [r7, #4]
 8008c94:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008c96:	9202      	str	r2, [sp, #8]
 8008c98:	9301      	str	r3, [sp, #4]
 8008c9a:	9100      	str	r1, [sp, #0]
 8008c9c:	683b      	ldr	r3, [r7, #0]
 8008c9e:	4632      	mov	r2, r6
 8008ca0:	4629      	mov	r1, r5
 8008ca2:	4620      	mov	r0, r4
 8008ca4:	f000 fc2f 	bl	8009506 <xTaskCreateStatic>
 8008ca8:	4603      	mov	r3, r0
 8008caa:	60fb      	str	r3, [r7, #12]
 8008cac:	e01c      	b.n	8008ce8 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	685c      	ldr	r4, [r3, #4]
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008cba:	b29e      	uxth	r6, r3
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8008cc2:	4618      	mov	r0, r3
 8008cc4:	f7ff ffaa 	bl	8008c1c <makeFreeRtosPriority>
 8008cc8:	4602      	mov	r2, r0
 8008cca:	f107 030c 	add.w	r3, r7, #12
 8008cce:	9301      	str	r3, [sp, #4]
 8008cd0:	9200      	str	r2, [sp, #0]
 8008cd2:	683b      	ldr	r3, [r7, #0]
 8008cd4:	4632      	mov	r2, r6
 8008cd6:	4629      	mov	r1, r5
 8008cd8:	4620      	mov	r0, r4
 8008cda:	f000 fc71 	bl	80095c0 <xTaskCreate>
 8008cde:	4603      	mov	r3, r0
 8008ce0:	2b01      	cmp	r3, #1
 8008ce2:	d001      	beq.n	8008ce8 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8008ce4:	2300      	movs	r3, #0
 8008ce6:	e000      	b.n	8008cea <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8008ce8:	68fb      	ldr	r3, [r7, #12]
}
 8008cea:	4618      	mov	r0, r3
 8008cec:	3714      	adds	r7, #20
 8008cee:	46bd      	mov	sp, r7
 8008cf0:	bdf0      	pop	{r4, r5, r6, r7, pc}

08008cf2 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8008cf2:	b580      	push	{r7, lr}
 8008cf4:	b084      	sub	sp, #16
 8008cf6:	af00      	add	r7, sp, #0
 8008cf8:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8008cfe:	68fb      	ldr	r3, [r7, #12]
 8008d00:	2b00      	cmp	r3, #0
 8008d02:	d001      	beq.n	8008d08 <osDelay+0x16>
 8008d04:	68fb      	ldr	r3, [r7, #12]
 8008d06:	e000      	b.n	8008d0a <osDelay+0x18>
 8008d08:	2301      	movs	r3, #1
 8008d0a:	4618      	mov	r0, r3
 8008d0c:	f000 feb4 	bl	8009a78 <vTaskDelay>
  
  return osOK;
 8008d10:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8008d12:	4618      	mov	r0, r3
 8008d14:	3710      	adds	r7, #16
 8008d16:	46bd      	mov	sp, r7
 8008d18:	bd80      	pop	{r7, pc}

08008d1a <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8008d1a:	b480      	push	{r7}
 8008d1c:	b083      	sub	sp, #12
 8008d1e:	af00      	add	r7, sp, #0
 8008d20:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	f103 0208 	add.w	r2, r3, #8
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008d32:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	f103 0208 	add.w	r2, r3, #8
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	f103 0208 	add.w	r2, r3, #8
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	2200      	movs	r2, #0
 8008d4c:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8008d4e:	bf00      	nop
 8008d50:	370c      	adds	r7, #12
 8008d52:	46bd      	mov	sp, r7
 8008d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d58:	4770      	bx	lr

08008d5a <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8008d5a:	b480      	push	{r7}
 8008d5c:	b083      	sub	sp, #12
 8008d5e:	af00      	add	r7, sp, #0
 8008d60:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	2200      	movs	r2, #0
 8008d66:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8008d68:	bf00      	nop
 8008d6a:	370c      	adds	r7, #12
 8008d6c:	46bd      	mov	sp, r7
 8008d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d72:	4770      	bx	lr

08008d74 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008d74:	b480      	push	{r7}
 8008d76:	b085      	sub	sp, #20
 8008d78:	af00      	add	r7, sp, #0
 8008d7a:	6078      	str	r0, [r7, #4]
 8008d7c:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	685b      	ldr	r3, [r3, #4]
 8008d82:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8008d84:	683b      	ldr	r3, [r7, #0]
 8008d86:	68fa      	ldr	r2, [r7, #12]
 8008d88:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8008d8a:	68fb      	ldr	r3, [r7, #12]
 8008d8c:	689a      	ldr	r2, [r3, #8]
 8008d8e:	683b      	ldr	r3, [r7, #0]
 8008d90:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8008d92:	68fb      	ldr	r3, [r7, #12]
 8008d94:	689b      	ldr	r3, [r3, #8]
 8008d96:	683a      	ldr	r2, [r7, #0]
 8008d98:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8008d9a:	68fb      	ldr	r3, [r7, #12]
 8008d9c:	683a      	ldr	r2, [r7, #0]
 8008d9e:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8008da0:	683b      	ldr	r3, [r7, #0]
 8008da2:	687a      	ldr	r2, [r7, #4]
 8008da4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	681b      	ldr	r3, [r3, #0]
 8008daa:	1c5a      	adds	r2, r3, #1
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	601a      	str	r2, [r3, #0]
}
 8008db0:	bf00      	nop
 8008db2:	3714      	adds	r7, #20
 8008db4:	46bd      	mov	sp, r7
 8008db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dba:	4770      	bx	lr

08008dbc <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008dbc:	b480      	push	{r7}
 8008dbe:	b085      	sub	sp, #20
 8008dc0:	af00      	add	r7, sp, #0
 8008dc2:	6078      	str	r0, [r7, #4]
 8008dc4:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8008dc6:	683b      	ldr	r3, [r7, #0]
 8008dc8:	681b      	ldr	r3, [r3, #0]
 8008dca:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8008dcc:	68bb      	ldr	r3, [r7, #8]
 8008dce:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008dd2:	d103      	bne.n	8008ddc <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	691b      	ldr	r3, [r3, #16]
 8008dd8:	60fb      	str	r3, [r7, #12]
 8008dda:	e00c      	b.n	8008df6 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	3308      	adds	r3, #8
 8008de0:	60fb      	str	r3, [r7, #12]
 8008de2:	e002      	b.n	8008dea <vListInsert+0x2e>
 8008de4:	68fb      	ldr	r3, [r7, #12]
 8008de6:	685b      	ldr	r3, [r3, #4]
 8008de8:	60fb      	str	r3, [r7, #12]
 8008dea:	68fb      	ldr	r3, [r7, #12]
 8008dec:	685b      	ldr	r3, [r3, #4]
 8008dee:	681b      	ldr	r3, [r3, #0]
 8008df0:	68ba      	ldr	r2, [r7, #8]
 8008df2:	429a      	cmp	r2, r3
 8008df4:	d2f6      	bcs.n	8008de4 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8008df6:	68fb      	ldr	r3, [r7, #12]
 8008df8:	685a      	ldr	r2, [r3, #4]
 8008dfa:	683b      	ldr	r3, [r7, #0]
 8008dfc:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8008dfe:	683b      	ldr	r3, [r7, #0]
 8008e00:	685b      	ldr	r3, [r3, #4]
 8008e02:	683a      	ldr	r2, [r7, #0]
 8008e04:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8008e06:	683b      	ldr	r3, [r7, #0]
 8008e08:	68fa      	ldr	r2, [r7, #12]
 8008e0a:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8008e0c:	68fb      	ldr	r3, [r7, #12]
 8008e0e:	683a      	ldr	r2, [r7, #0]
 8008e10:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8008e12:	683b      	ldr	r3, [r7, #0]
 8008e14:	687a      	ldr	r2, [r7, #4]
 8008e16:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	681b      	ldr	r3, [r3, #0]
 8008e1c:	1c5a      	adds	r2, r3, #1
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	601a      	str	r2, [r3, #0]
}
 8008e22:	bf00      	nop
 8008e24:	3714      	adds	r7, #20
 8008e26:	46bd      	mov	sp, r7
 8008e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e2c:	4770      	bx	lr

08008e2e <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8008e2e:	b480      	push	{r7}
 8008e30:	b085      	sub	sp, #20
 8008e32:	af00      	add	r7, sp, #0
 8008e34:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	691b      	ldr	r3, [r3, #16]
 8008e3a:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	685b      	ldr	r3, [r3, #4]
 8008e40:	687a      	ldr	r2, [r7, #4]
 8008e42:	6892      	ldr	r2, [r2, #8]
 8008e44:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	689b      	ldr	r3, [r3, #8]
 8008e4a:	687a      	ldr	r2, [r7, #4]
 8008e4c:	6852      	ldr	r2, [r2, #4]
 8008e4e:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8008e50:	68fb      	ldr	r3, [r7, #12]
 8008e52:	685b      	ldr	r3, [r3, #4]
 8008e54:	687a      	ldr	r2, [r7, #4]
 8008e56:	429a      	cmp	r2, r3
 8008e58:	d103      	bne.n	8008e62 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	689a      	ldr	r2, [r3, #8]
 8008e5e:	68fb      	ldr	r3, [r7, #12]
 8008e60:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	2200      	movs	r2, #0
 8008e66:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8008e68:	68fb      	ldr	r3, [r7, #12]
 8008e6a:	681b      	ldr	r3, [r3, #0]
 8008e6c:	1e5a      	subs	r2, r3, #1
 8008e6e:	68fb      	ldr	r3, [r7, #12]
 8008e70:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8008e72:	68fb      	ldr	r3, [r7, #12]
 8008e74:	681b      	ldr	r3, [r3, #0]
}
 8008e76:	4618      	mov	r0, r3
 8008e78:	3714      	adds	r7, #20
 8008e7a:	46bd      	mov	sp, r7
 8008e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e80:	4770      	bx	lr

08008e82 <xStreamBufferGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	StreamBufferHandle_t xStreamBufferGenericCreate( size_t xBufferSizeBytes, size_t xTriggerLevelBytes, BaseType_t xIsMessageBuffer )
	{
 8008e82:	b580      	push	{r7, lr}
 8008e84:	b08c      	sub	sp, #48	; 0x30
 8008e86:	af02      	add	r7, sp, #8
 8008e88:	60f8      	str	r0, [r7, #12]
 8008e8a:	60b9      	str	r1, [r7, #8]
 8008e8c:	607a      	str	r2, [r7, #4]

		/* In case the stream buffer is going to be used as a message buffer
		(that is, it will hold discrete messages with a little meta data that
		says how big the next message is) check the buffer will be large enough
		to hold at least one message. */
		if( xIsMessageBuffer == pdTRUE )
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	2b01      	cmp	r3, #1
 8008e92:	d110      	bne.n	8008eb6 <xStreamBufferGenericCreate+0x34>
		{
			/* Is a message buffer but not statically allocated. */
			ucFlags = sbFLAGS_IS_MESSAGE_BUFFER;
 8008e94:	2301      	movs	r3, #1
 8008e96:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			configASSERT( xBufferSizeBytes > sbBYTES_TO_STORE_MESSAGE_LENGTH );
 8008e9a:	68fb      	ldr	r3, [r7, #12]
 8008e9c:	2b04      	cmp	r3, #4
 8008e9e:	d81b      	bhi.n	8008ed8 <xStreamBufferGenericCreate+0x56>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8008ea0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ea4:	f383 8811 	msr	BASEPRI, r3
 8008ea8:	f3bf 8f6f 	isb	sy
 8008eac:	f3bf 8f4f 	dsb	sy
 8008eb0:	61fb      	str	r3, [r7, #28]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8008eb2:	bf00      	nop
 8008eb4:	e7fe      	b.n	8008eb4 <xStreamBufferGenericCreate+0x32>
		}
		else
		{
			/* Not a message buffer and not statically allocated. */
			ucFlags = 0;
 8008eb6:	2300      	movs	r3, #0
 8008eb8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			configASSERT( xBufferSizeBytes > 0 );
 8008ebc:	68fb      	ldr	r3, [r7, #12]
 8008ebe:	2b00      	cmp	r3, #0
 8008ec0:	d10a      	bne.n	8008ed8 <xStreamBufferGenericCreate+0x56>
	__asm volatile
 8008ec2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ec6:	f383 8811 	msr	BASEPRI, r3
 8008eca:	f3bf 8f6f 	isb	sy
 8008ece:	f3bf 8f4f 	dsb	sy
 8008ed2:	61bb      	str	r3, [r7, #24]
}
 8008ed4:	bf00      	nop
 8008ed6:	e7fe      	b.n	8008ed6 <xStreamBufferGenericCreate+0x54>
		}
		configASSERT( xTriggerLevelBytes <= xBufferSizeBytes );
 8008ed8:	68ba      	ldr	r2, [r7, #8]
 8008eda:	68fb      	ldr	r3, [r7, #12]
 8008edc:	429a      	cmp	r2, r3
 8008ede:	d90a      	bls.n	8008ef6 <xStreamBufferGenericCreate+0x74>
	__asm volatile
 8008ee0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ee4:	f383 8811 	msr	BASEPRI, r3
 8008ee8:	f3bf 8f6f 	isb	sy
 8008eec:	f3bf 8f4f 	dsb	sy
 8008ef0:	617b      	str	r3, [r7, #20]
}
 8008ef2:	bf00      	nop
 8008ef4:	e7fe      	b.n	8008ef4 <xStreamBufferGenericCreate+0x72>

		/* A trigger level of 0 would cause a waiting task to unblock even when
		the buffer was empty. */
		if( xTriggerLevelBytes == ( size_t ) 0 )
 8008ef6:	68bb      	ldr	r3, [r7, #8]
 8008ef8:	2b00      	cmp	r3, #0
 8008efa:	d101      	bne.n	8008f00 <xStreamBufferGenericCreate+0x7e>
		{
			xTriggerLevelBytes = ( size_t ) 1;
 8008efc:	2301      	movs	r3, #1
 8008efe:	60bb      	str	r3, [r7, #8]
		and the buffer follows immediately after.  The requested size is
		incremented so the free space is returned as the user would expect -
		this is a quirk of the implementation that means otherwise the free
		space would be reported as one byte smaller than would be logically
		expected. */
		xBufferSizeBytes++;
 8008f00:	68fb      	ldr	r3, [r7, #12]
 8008f02:	3301      	adds	r3, #1
 8008f04:	60fb      	str	r3, [r7, #12]
		pucAllocatedMemory = ( uint8_t * ) pvPortMalloc( xBufferSizeBytes + sizeof( StreamBuffer_t ) ); /*lint !e9079 malloc() only returns void*. */
 8008f06:	68fb      	ldr	r3, [r7, #12]
 8008f08:	3320      	adds	r3, #32
 8008f0a:	4618      	mov	r0, r3
 8008f0c:	f001 fdec 	bl	800aae8 <pvPortMalloc>
 8008f10:	6238      	str	r0, [r7, #32]

		if( pucAllocatedMemory != NULL )
 8008f12:	6a3b      	ldr	r3, [r7, #32]
 8008f14:	2b00      	cmp	r3, #0
 8008f16:	d00a      	beq.n	8008f2e <xStreamBufferGenericCreate+0xac>
		{
			prvInitialiseNewStreamBuffer( ( StreamBuffer_t * ) pucAllocatedMemory, /* Structure at the start of the allocated memory. */ /*lint !e9087 Safe cast as allocated memory is aligned. */ /*lint !e826 Area is not too small and alignment is guaranteed provided malloc() behaves as expected and returns aligned buffer. */
 8008f18:	6a3b      	ldr	r3, [r7, #32]
 8008f1a:	f103 0120 	add.w	r1, r3, #32
 8008f1e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008f22:	9300      	str	r3, [sp, #0]
 8008f24:	68bb      	ldr	r3, [r7, #8]
 8008f26:	68fa      	ldr	r2, [r7, #12]
 8008f28:	6a38      	ldr	r0, [r7, #32]
 8008f2a:	f000 fab9 	bl	80094a0 <prvInitialiseNewStreamBuffer>
		else
		{
			traceSTREAM_BUFFER_CREATE_FAILED( xIsMessageBuffer );
		}

		return ( StreamBufferHandle_t ) pucAllocatedMemory; /*lint !e9087 !e826 Safe cast as allocated memory is aligned. */
 8008f2e:	6a3b      	ldr	r3, [r7, #32]
	}
 8008f30:	4618      	mov	r0, r3
 8008f32:	3728      	adds	r7, #40	; 0x28
 8008f34:	46bd      	mov	sp, r7
 8008f36:	bd80      	pop	{r7, pc}

08008f38 <xStreamBufferSpacesAvailable>:
	return xReturn;
}
/*-----------------------------------------------------------*/

size_t xStreamBufferSpacesAvailable( StreamBufferHandle_t xStreamBuffer )
{
 8008f38:	b480      	push	{r7}
 8008f3a:	b087      	sub	sp, #28
 8008f3c:	af00      	add	r7, sp, #0
 8008f3e:	6078      	str	r0, [r7, #4]
const StreamBuffer_t * const pxStreamBuffer = xStreamBuffer;
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	613b      	str	r3, [r7, #16]
size_t xSpace;

	configASSERT( pxStreamBuffer );
 8008f44:	693b      	ldr	r3, [r7, #16]
 8008f46:	2b00      	cmp	r3, #0
 8008f48:	d10a      	bne.n	8008f60 <xStreamBufferSpacesAvailable+0x28>
	__asm volatile
 8008f4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f4e:	f383 8811 	msr	BASEPRI, r3
 8008f52:	f3bf 8f6f 	isb	sy
 8008f56:	f3bf 8f4f 	dsb	sy
 8008f5a:	60fb      	str	r3, [r7, #12]
}
 8008f5c:	bf00      	nop
 8008f5e:	e7fe      	b.n	8008f5e <xStreamBufferSpacesAvailable+0x26>

	xSpace = pxStreamBuffer->xLength + pxStreamBuffer->xTail;
 8008f60:	693b      	ldr	r3, [r7, #16]
 8008f62:	689a      	ldr	r2, [r3, #8]
 8008f64:	693b      	ldr	r3, [r7, #16]
 8008f66:	681b      	ldr	r3, [r3, #0]
 8008f68:	4413      	add	r3, r2
 8008f6a:	617b      	str	r3, [r7, #20]
	xSpace -= pxStreamBuffer->xHead;
 8008f6c:	693b      	ldr	r3, [r7, #16]
 8008f6e:	685b      	ldr	r3, [r3, #4]
 8008f70:	697a      	ldr	r2, [r7, #20]
 8008f72:	1ad3      	subs	r3, r2, r3
 8008f74:	617b      	str	r3, [r7, #20]
	xSpace -= ( size_t ) 1;
 8008f76:	697b      	ldr	r3, [r7, #20]
 8008f78:	3b01      	subs	r3, #1
 8008f7a:	617b      	str	r3, [r7, #20]

	if( xSpace >= pxStreamBuffer->xLength )
 8008f7c:	693b      	ldr	r3, [r7, #16]
 8008f7e:	689b      	ldr	r3, [r3, #8]
 8008f80:	697a      	ldr	r2, [r7, #20]
 8008f82:	429a      	cmp	r2, r3
 8008f84:	d304      	bcc.n	8008f90 <xStreamBufferSpacesAvailable+0x58>
	{
		xSpace -= pxStreamBuffer->xLength;
 8008f86:	693b      	ldr	r3, [r7, #16]
 8008f88:	689b      	ldr	r3, [r3, #8]
 8008f8a:	697a      	ldr	r2, [r7, #20]
 8008f8c:	1ad3      	subs	r3, r2, r3
 8008f8e:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xSpace;
 8008f90:	697b      	ldr	r3, [r7, #20]
}
 8008f92:	4618      	mov	r0, r3
 8008f94:	371c      	adds	r7, #28
 8008f96:	46bd      	mov	sp, r7
 8008f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f9c:	4770      	bx	lr

08008f9e <xStreamBufferSendFromISR>:

size_t xStreamBufferSendFromISR( StreamBufferHandle_t xStreamBuffer,
								 const void *pvTxData,
								 size_t xDataLengthBytes,
								 BaseType_t * const pxHigherPriorityTaskWoken )
{
 8008f9e:	b580      	push	{r7, lr}
 8008fa0:	b090      	sub	sp, #64	; 0x40
 8008fa2:	af02      	add	r7, sp, #8
 8008fa4:	60f8      	str	r0, [r7, #12]
 8008fa6:	60b9      	str	r1, [r7, #8]
 8008fa8:	607a      	str	r2, [r7, #4]
 8008faa:	603b      	str	r3, [r7, #0]
StreamBuffer_t * const pxStreamBuffer = xStreamBuffer;
 8008fac:	68fb      	ldr	r3, [r7, #12]
 8008fae:	633b      	str	r3, [r7, #48]	; 0x30
size_t xReturn, xSpace;
size_t xRequiredSpace = xDataLengthBytes;
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	637b      	str	r3, [r7, #52]	; 0x34

	configASSERT( pvTxData );
 8008fb4:	68bb      	ldr	r3, [r7, #8]
 8008fb6:	2b00      	cmp	r3, #0
 8008fb8:	d10a      	bne.n	8008fd0 <xStreamBufferSendFromISR+0x32>
	__asm volatile
 8008fba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008fbe:	f383 8811 	msr	BASEPRI, r3
 8008fc2:	f3bf 8f6f 	isb	sy
 8008fc6:	f3bf 8f4f 	dsb	sy
 8008fca:	623b      	str	r3, [r7, #32]
}
 8008fcc:	bf00      	nop
 8008fce:	e7fe      	b.n	8008fce <xStreamBufferSendFromISR+0x30>
	configASSERT( pxStreamBuffer );
 8008fd0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008fd2:	2b00      	cmp	r3, #0
 8008fd4:	d10a      	bne.n	8008fec <xStreamBufferSendFromISR+0x4e>
	__asm volatile
 8008fd6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008fda:	f383 8811 	msr	BASEPRI, r3
 8008fde:	f3bf 8f6f 	isb	sy
 8008fe2:	f3bf 8f4f 	dsb	sy
 8008fe6:	61fb      	str	r3, [r7, #28]
}
 8008fe8:	bf00      	nop
 8008fea:	e7fe      	b.n	8008fea <xStreamBufferSendFromISR+0x4c>

	/* This send function is used to write to both message buffers and stream
	buffers.  If this is a message buffer then the space needed must be
	increased by the amount of bytes needed to store the length of the
	message. */
	if( ( pxStreamBuffer->ucFlags & sbFLAGS_IS_MESSAGE_BUFFER ) != ( uint8_t ) 0 )
 8008fec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008fee:	7f1b      	ldrb	r3, [r3, #28]
 8008ff0:	f003 0301 	and.w	r3, r3, #1
 8008ff4:	2b00      	cmp	r3, #0
 8008ff6:	d002      	beq.n	8008ffe <xStreamBufferSendFromISR+0x60>
	{
		xRequiredSpace += sbBYTES_TO_STORE_MESSAGE_LENGTH;
 8008ff8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008ffa:	3304      	adds	r3, #4
 8008ffc:	637b      	str	r3, [r7, #52]	; 0x34
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	xSpace = xStreamBufferSpacesAvailable( pxStreamBuffer );
 8008ffe:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009000:	f7ff ff9a 	bl	8008f38 <xStreamBufferSpacesAvailable>
 8009004:	62f8      	str	r0, [r7, #44]	; 0x2c
	xReturn = prvWriteMessageToBuffer( pxStreamBuffer, pvTxData, xDataLengthBytes, xSpace, xRequiredSpace );
 8009006:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009008:	9300      	str	r3, [sp, #0]
 800900a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800900c:	687a      	ldr	r2, [r7, #4]
 800900e:	68b9      	ldr	r1, [r7, #8]
 8009010:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009012:	f000 f835 	bl	8009080 <prvWriteMessageToBuffer>
 8009016:	62b8      	str	r0, [r7, #40]	; 0x28

	if( xReturn > ( size_t ) 0 )
 8009018:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800901a:	2b00      	cmp	r3, #0
 800901c:	d02b      	beq.n	8009076 <xStreamBufferSendFromISR+0xd8>
	{
		/* Was a task waiting for the data? */
		if( prvBytesInBuffer( pxStreamBuffer ) >= pxStreamBuffer->xTriggerLevelBytes )
 800901e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009020:	f000 fa1e 	bl	8009460 <prvBytesInBuffer>
 8009024:	4602      	mov	r2, r0
 8009026:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009028:	68db      	ldr	r3, [r3, #12]
 800902a:	429a      	cmp	r2, r3
 800902c:	d323      	bcc.n	8009076 <xStreamBufferSendFromISR+0xd8>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800902e:	f3ef 8211 	mrs	r2, BASEPRI
 8009032:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009036:	f383 8811 	msr	BASEPRI, r3
 800903a:	f3bf 8f6f 	isb	sy
 800903e:	f3bf 8f4f 	dsb	sy
 8009042:	61ba      	str	r2, [r7, #24]
 8009044:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8009046:	69bb      	ldr	r3, [r7, #24]
		{
			sbSEND_COMPLETE_FROM_ISR( pxStreamBuffer, pxHigherPriorityTaskWoken );
 8009048:	627b      	str	r3, [r7, #36]	; 0x24
 800904a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800904c:	691b      	ldr	r3, [r3, #16]
 800904e:	2b00      	cmp	r3, #0
 8009050:	d00b      	beq.n	800906a <xStreamBufferSendFromISR+0xcc>
 8009052:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009054:	6918      	ldr	r0, [r3, #16]
 8009056:	683b      	ldr	r3, [r7, #0]
 8009058:	9300      	str	r3, [sp, #0]
 800905a:	2300      	movs	r3, #0
 800905c:	2200      	movs	r2, #0
 800905e:	2100      	movs	r1, #0
 8009060:	f001 f984 	bl	800a36c <xTaskGenericNotifyFromISR>
 8009064:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009066:	2200      	movs	r2, #0
 8009068:	611a      	str	r2, [r3, #16]
 800906a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800906c:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800906e:	693b      	ldr	r3, [r7, #16]
 8009070:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8009074:	bf00      	nop
		mtCOVERAGE_TEST_MARKER();
	}

	traceSTREAM_BUFFER_SEND_FROM_ISR( xStreamBuffer, xReturn );

	return xReturn;
 8009076:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 8009078:	4618      	mov	r0, r3
 800907a:	3738      	adds	r7, #56	; 0x38
 800907c:	46bd      	mov	sp, r7
 800907e:	bd80      	pop	{r7, pc}

08009080 <prvWriteMessageToBuffer>:
static size_t prvWriteMessageToBuffer( StreamBuffer_t * const pxStreamBuffer,
									   const void * pvTxData,
									   size_t xDataLengthBytes,
									   size_t xSpace,
									   size_t xRequiredSpace )
{
 8009080:	b580      	push	{r7, lr}
 8009082:	b086      	sub	sp, #24
 8009084:	af00      	add	r7, sp, #0
 8009086:	60f8      	str	r0, [r7, #12]
 8009088:	60b9      	str	r1, [r7, #8]
 800908a:	607a      	str	r2, [r7, #4]
 800908c:	603b      	str	r3, [r7, #0]
	BaseType_t xShouldWrite;
	size_t xReturn;

	if( xSpace == ( size_t ) 0 )
 800908e:	683b      	ldr	r3, [r7, #0]
 8009090:	2b00      	cmp	r3, #0
 8009092:	d102      	bne.n	800909a <prvWriteMessageToBuffer+0x1a>
	{
		/* Doesn't matter if this is a stream buffer or a message buffer, there
		is no space to write. */
		xShouldWrite = pdFALSE;
 8009094:	2300      	movs	r3, #0
 8009096:	617b      	str	r3, [r7, #20]
 8009098:	e01d      	b.n	80090d6 <prvWriteMessageToBuffer+0x56>
	}
	else if( ( pxStreamBuffer->ucFlags & sbFLAGS_IS_MESSAGE_BUFFER ) == ( uint8_t ) 0 )
 800909a:	68fb      	ldr	r3, [r7, #12]
 800909c:	7f1b      	ldrb	r3, [r3, #28]
 800909e:	f003 0301 	and.w	r3, r3, #1
 80090a2:	2b00      	cmp	r3, #0
 80090a4:	d108      	bne.n	80090b8 <prvWriteMessageToBuffer+0x38>
	{
		/* This is a stream buffer, as opposed to a message buffer, so writing a
		stream of bytes rather than discrete messages.  Write as many bytes as
		possible. */
		xShouldWrite = pdTRUE;
 80090a6:	2301      	movs	r3, #1
 80090a8:	617b      	str	r3, [r7, #20]
		xDataLengthBytes = configMIN( xDataLengthBytes, xSpace );
 80090aa:	687a      	ldr	r2, [r7, #4]
 80090ac:	683b      	ldr	r3, [r7, #0]
 80090ae:	4293      	cmp	r3, r2
 80090b0:	bf28      	it	cs
 80090b2:	4613      	movcs	r3, r2
 80090b4:	607b      	str	r3, [r7, #4]
 80090b6:	e00e      	b.n	80090d6 <prvWriteMessageToBuffer+0x56>
	}
	else if( xSpace >= xRequiredSpace )
 80090b8:	683a      	ldr	r2, [r7, #0]
 80090ba:	6a3b      	ldr	r3, [r7, #32]
 80090bc:	429a      	cmp	r2, r3
 80090be:	d308      	bcc.n	80090d2 <prvWriteMessageToBuffer+0x52>
	{
		/* This is a message buffer, as opposed to a stream buffer, and there
		is enough space to write both the message length and the message itself
		into the buffer.  Start by writing the length of the data, the data
		itself will be written later in this function. */
		xShouldWrite = pdTRUE;
 80090c0:	2301      	movs	r3, #1
 80090c2:	617b      	str	r3, [r7, #20]
		( void ) prvWriteBytesToBuffer( pxStreamBuffer, ( const uint8_t * ) &( xDataLengthBytes ), sbBYTES_TO_STORE_MESSAGE_LENGTH );
 80090c4:	1d3b      	adds	r3, r7, #4
 80090c6:	2204      	movs	r2, #4
 80090c8:	4619      	mov	r1, r3
 80090ca:	68f8      	ldr	r0, [r7, #12]
 80090cc:	f000 f8dc 	bl	8009288 <prvWriteBytesToBuffer>
 80090d0:	e001      	b.n	80090d6 <prvWriteMessageToBuffer+0x56>
	}
	else
	{
		/* There is space available, but not enough space. */
		xShouldWrite = pdFALSE;
 80090d2:	2300      	movs	r3, #0
 80090d4:	617b      	str	r3, [r7, #20]
	}

	if( xShouldWrite != pdFALSE )
 80090d6:	697b      	ldr	r3, [r7, #20]
 80090d8:	2b00      	cmp	r3, #0
 80090da:	d007      	beq.n	80090ec <prvWriteMessageToBuffer+0x6c>
	{
		/* Writes the data itself. */
		xReturn = prvWriteBytesToBuffer( pxStreamBuffer, ( const uint8_t * ) pvTxData, xDataLengthBytes ); /*lint !e9079 Storage buffer is implemented as uint8_t for ease of sizing, alighment and access. */
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	461a      	mov	r2, r3
 80090e0:	68b9      	ldr	r1, [r7, #8]
 80090e2:	68f8      	ldr	r0, [r7, #12]
 80090e4:	f000 f8d0 	bl	8009288 <prvWriteBytesToBuffer>
 80090e8:	6138      	str	r0, [r7, #16]
 80090ea:	e001      	b.n	80090f0 <prvWriteMessageToBuffer+0x70>
	}
	else
	{
		xReturn = 0;
 80090ec:	2300      	movs	r3, #0
 80090ee:	613b      	str	r3, [r7, #16]
	}

	return xReturn;
 80090f0:	693b      	ldr	r3, [r7, #16]
}
 80090f2:	4618      	mov	r0, r3
 80090f4:	3718      	adds	r7, #24
 80090f6:	46bd      	mov	sp, r7
 80090f8:	bd80      	pop	{r7, pc}

080090fa <xStreamBufferReceive>:

size_t xStreamBufferReceive( StreamBufferHandle_t xStreamBuffer,
							 void *pvRxData,
							 size_t xBufferLengthBytes,
							 TickType_t xTicksToWait )
{
 80090fa:	b580      	push	{r7, lr}
 80090fc:	b08e      	sub	sp, #56	; 0x38
 80090fe:	af02      	add	r7, sp, #8
 8009100:	60f8      	str	r0, [r7, #12]
 8009102:	60b9      	str	r1, [r7, #8]
 8009104:	607a      	str	r2, [r7, #4]
 8009106:	603b      	str	r3, [r7, #0]
StreamBuffer_t * const pxStreamBuffer = xStreamBuffer;
 8009108:	68fb      	ldr	r3, [r7, #12]
 800910a:	623b      	str	r3, [r7, #32]
size_t xReceivedLength = 0, xBytesAvailable, xBytesToStoreMessageLength;
 800910c:	2300      	movs	r3, #0
 800910e:	62fb      	str	r3, [r7, #44]	; 0x2c

	configASSERT( pvRxData );
 8009110:	68bb      	ldr	r3, [r7, #8]
 8009112:	2b00      	cmp	r3, #0
 8009114:	d10a      	bne.n	800912c <xStreamBufferReceive+0x32>
	__asm volatile
 8009116:	f04f 0350 	mov.w	r3, #80	; 0x50
 800911a:	f383 8811 	msr	BASEPRI, r3
 800911e:	f3bf 8f6f 	isb	sy
 8009122:	f3bf 8f4f 	dsb	sy
 8009126:	61fb      	str	r3, [r7, #28]
}
 8009128:	bf00      	nop
 800912a:	e7fe      	b.n	800912a <xStreamBufferReceive+0x30>
	configASSERT( pxStreamBuffer );
 800912c:	6a3b      	ldr	r3, [r7, #32]
 800912e:	2b00      	cmp	r3, #0
 8009130:	d10a      	bne.n	8009148 <xStreamBufferReceive+0x4e>
	__asm volatile
 8009132:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009136:	f383 8811 	msr	BASEPRI, r3
 800913a:	f3bf 8f6f 	isb	sy
 800913e:	f3bf 8f4f 	dsb	sy
 8009142:	61bb      	str	r3, [r7, #24]
}
 8009144:	bf00      	nop
 8009146:	e7fe      	b.n	8009146 <xStreamBufferReceive+0x4c>
	/* This receive function is used by both message buffers, which store
	discrete messages, and stream buffers, which store a continuous stream of
	bytes.  Discrete messages include an additional
	sbBYTES_TO_STORE_MESSAGE_LENGTH bytes that hold the length of the
	message. */
	if( ( pxStreamBuffer->ucFlags & sbFLAGS_IS_MESSAGE_BUFFER ) != ( uint8_t ) 0 )
 8009148:	6a3b      	ldr	r3, [r7, #32]
 800914a:	7f1b      	ldrb	r3, [r3, #28]
 800914c:	f003 0301 	and.w	r3, r3, #1
 8009150:	2b00      	cmp	r3, #0
 8009152:	d002      	beq.n	800915a <xStreamBufferReceive+0x60>
	{
		xBytesToStoreMessageLength = sbBYTES_TO_STORE_MESSAGE_LENGTH;
 8009154:	2304      	movs	r3, #4
 8009156:	627b      	str	r3, [r7, #36]	; 0x24
 8009158:	e001      	b.n	800915e <xStreamBufferReceive+0x64>
	}
	else
	{
		xBytesToStoreMessageLength = 0;
 800915a:	2300      	movs	r3, #0
 800915c:	627b      	str	r3, [r7, #36]	; 0x24
	}

	if( xTicksToWait != ( TickType_t ) 0 )
 800915e:	683b      	ldr	r3, [r7, #0]
 8009160:	2b00      	cmp	r3, #0
 8009162:	d034      	beq.n	80091ce <xStreamBufferReceive+0xd4>
	{
		/* Checking if there is data and clearing the notification state must be
		performed atomically. */
		taskENTER_CRITICAL();
 8009164:	f001 fb9e 	bl	800a8a4 <vPortEnterCritical>
		{
			xBytesAvailable = prvBytesInBuffer( pxStreamBuffer );
 8009168:	6a38      	ldr	r0, [r7, #32]
 800916a:	f000 f979 	bl	8009460 <prvBytesInBuffer>
 800916e:	62b8      	str	r0, [r7, #40]	; 0x28
			/* If this function was invoked by a message buffer read then
			xBytesToStoreMessageLength holds the number of bytes used to hold
			the length of the next discrete message.  If this function was
			invoked by a stream buffer read then xBytesToStoreMessageLength will
			be 0. */
			if( xBytesAvailable <= xBytesToStoreMessageLength )
 8009170:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009172:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009174:	429a      	cmp	r2, r3
 8009176:	d816      	bhi.n	80091a6 <xStreamBufferReceive+0xac>
			{
				/* Clear notification state as going to wait for data. */
				( void ) xTaskNotifyStateClear( NULL );
 8009178:	2000      	movs	r0, #0
 800917a:	f001 f9db 	bl	800a534 <xTaskNotifyStateClear>

				/* Should only be one reader. */
				configASSERT( pxStreamBuffer->xTaskWaitingToReceive == NULL );
 800917e:	6a3b      	ldr	r3, [r7, #32]
 8009180:	691b      	ldr	r3, [r3, #16]
 8009182:	2b00      	cmp	r3, #0
 8009184:	d00a      	beq.n	800919c <xStreamBufferReceive+0xa2>
	__asm volatile
 8009186:	f04f 0350 	mov.w	r3, #80	; 0x50
 800918a:	f383 8811 	msr	BASEPRI, r3
 800918e:	f3bf 8f6f 	isb	sy
 8009192:	f3bf 8f4f 	dsb	sy
 8009196:	617b      	str	r3, [r7, #20]
}
 8009198:	bf00      	nop
 800919a:	e7fe      	b.n	800919a <xStreamBufferReceive+0xa0>
				pxStreamBuffer->xTaskWaitingToReceive = xTaskGetCurrentTaskHandle();
 800919c:	f000 ffb8 	bl	800a110 <xTaskGetCurrentTaskHandle>
 80091a0:	4602      	mov	r2, r0
 80091a2:	6a3b      	ldr	r3, [r7, #32]
 80091a4:	611a      	str	r2, [r3, #16]
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 80091a6:	f001 fbad 	bl	800a904 <vPortExitCritical>

		if( xBytesAvailable <= xBytesToStoreMessageLength )
 80091aa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80091ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80091ae:	429a      	cmp	r2, r3
 80091b0:	d811      	bhi.n	80091d6 <xStreamBufferReceive+0xdc>
		{
			/* Wait for data to be available. */
			traceBLOCKING_ON_STREAM_BUFFER_RECEIVE( xStreamBuffer );
			( void ) xTaskNotifyWait( ( uint32_t ) 0, ( uint32_t ) 0, NULL, xTicksToWait );
 80091b2:	683b      	ldr	r3, [r7, #0]
 80091b4:	2200      	movs	r2, #0
 80091b6:	2100      	movs	r1, #0
 80091b8:	2000      	movs	r0, #0
 80091ba:	f000 ffb9 	bl	800a130 <xTaskNotifyWait>
			pxStreamBuffer->xTaskWaitingToReceive = NULL;
 80091be:	6a3b      	ldr	r3, [r7, #32]
 80091c0:	2200      	movs	r2, #0
 80091c2:	611a      	str	r2, [r3, #16]

			/* Recheck the data available after blocking. */
			xBytesAvailable = prvBytesInBuffer( pxStreamBuffer );
 80091c4:	6a38      	ldr	r0, [r7, #32]
 80091c6:	f000 f94b 	bl	8009460 <prvBytesInBuffer>
 80091ca:	62b8      	str	r0, [r7, #40]	; 0x28
 80091cc:	e003      	b.n	80091d6 <xStreamBufferReceive+0xdc>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		xBytesAvailable = prvBytesInBuffer( pxStreamBuffer );
 80091ce:	6a38      	ldr	r0, [r7, #32]
 80091d0:	f000 f946 	bl	8009460 <prvBytesInBuffer>
 80091d4:	62b8      	str	r0, [r7, #40]	; 0x28
	/* Whether receiving a discrete message (where xBytesToStoreMessageLength
	holds the number of bytes used to store the message length) or a stream of
	bytes (where xBytesToStoreMessageLength is zero), the number of bytes
	available must be greater than xBytesToStoreMessageLength to be able to
	read bytes from the buffer. */
	if( xBytesAvailable > xBytesToStoreMessageLength )
 80091d6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80091d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80091da:	429a      	cmp	r2, r3
 80091dc:	d91d      	bls.n	800921a <xStreamBufferReceive+0x120>
	{
		xReceivedLength = prvReadMessageFromBuffer( pxStreamBuffer, pvRxData, xBufferLengthBytes, xBytesAvailable, xBytesToStoreMessageLength );
 80091de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80091e0:	9300      	str	r3, [sp, #0]
 80091e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80091e4:	687a      	ldr	r2, [r7, #4]
 80091e6:	68b9      	ldr	r1, [r7, #8]
 80091e8:	6a38      	ldr	r0, [r7, #32]
 80091ea:	f000 f81b 	bl	8009224 <prvReadMessageFromBuffer>
 80091ee:	62f8      	str	r0, [r7, #44]	; 0x2c

		/* Was a task waiting for space in the buffer? */
		if( xReceivedLength != ( size_t ) 0 )
 80091f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80091f2:	2b00      	cmp	r3, #0
 80091f4:	d011      	beq.n	800921a <xStreamBufferReceive+0x120>
		{
			traceSTREAM_BUFFER_RECEIVE( xStreamBuffer, xReceivedLength );
			sbRECEIVE_COMPLETED( pxStreamBuffer );
 80091f6:	f000 fcdd 	bl	8009bb4 <vTaskSuspendAll>
 80091fa:	6a3b      	ldr	r3, [r7, #32]
 80091fc:	695b      	ldr	r3, [r3, #20]
 80091fe:	2b00      	cmp	r3, #0
 8009200:	d009      	beq.n	8009216 <xStreamBufferReceive+0x11c>
 8009202:	6a3b      	ldr	r3, [r7, #32]
 8009204:	6958      	ldr	r0, [r3, #20]
 8009206:	2300      	movs	r3, #0
 8009208:	2200      	movs	r2, #0
 800920a:	2100      	movs	r1, #0
 800920c:	f000 fff0 	bl	800a1f0 <xTaskGenericNotify>
 8009210:	6a3b      	ldr	r3, [r7, #32]
 8009212:	2200      	movs	r2, #0
 8009214:	615a      	str	r2, [r3, #20]
 8009216:	f000 fcdb 	bl	8009bd0 <xTaskResumeAll>
	{
		traceSTREAM_BUFFER_RECEIVE_FAILED( xStreamBuffer );
		mtCOVERAGE_TEST_MARKER();
	}

	return xReceivedLength;
 800921a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 800921c:	4618      	mov	r0, r3
 800921e:	3730      	adds	r7, #48	; 0x30
 8009220:	46bd      	mov	sp, r7
 8009222:	bd80      	pop	{r7, pc}

08009224 <prvReadMessageFromBuffer>:
static size_t prvReadMessageFromBuffer( StreamBuffer_t *pxStreamBuffer,
										void *pvRxData,
										size_t xBufferLengthBytes,
										size_t xBytesAvailable,
										size_t xBytesToStoreMessageLength )
{
 8009224:	b580      	push	{r7, lr}
 8009226:	b088      	sub	sp, #32
 8009228:	af00      	add	r7, sp, #0
 800922a:	60f8      	str	r0, [r7, #12]
 800922c:	60b9      	str	r1, [r7, #8]
 800922e:	607a      	str	r2, [r7, #4]
 8009230:	603b      	str	r3, [r7, #0]
size_t xOriginalTail, xReceivedLength, xNextMessageLength;
configMESSAGE_BUFFER_LENGTH_TYPE xTempNextMessageLength;

	if( xBytesToStoreMessageLength != ( size_t ) 0 )
 8009232:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009234:	2b00      	cmp	r3, #0
 8009236:	d019      	beq.n	800926c <prvReadMessageFromBuffer+0x48>
	{
		/* A discrete message is being received.  First receive the length
		of the message.  A copy of the tail is stored so the buffer can be
		returned to its prior state if the length of the message is too
		large for the provided buffer. */
		xOriginalTail = pxStreamBuffer->xTail;
 8009238:	68fb      	ldr	r3, [r7, #12]
 800923a:	681b      	ldr	r3, [r3, #0]
 800923c:	61bb      	str	r3, [r7, #24]
		( void ) prvReadBytesFromBuffer( pxStreamBuffer, ( uint8_t * ) &xTempNextMessageLength, xBytesToStoreMessageLength, xBytesAvailable );
 800923e:	f107 0110 	add.w	r1, r7, #16
 8009242:	683b      	ldr	r3, [r7, #0]
 8009244:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009246:	68f8      	ldr	r0, [r7, #12]
 8009248:	f000 f890 	bl	800936c <prvReadBytesFromBuffer>
		xNextMessageLength = ( size_t ) xTempNextMessageLength;
 800924c:	693b      	ldr	r3, [r7, #16]
 800924e:	61fb      	str	r3, [r7, #28]

		/* Reduce the number of bytes available by the number of bytes just
		read out. */
		xBytesAvailable -= xBytesToStoreMessageLength;
 8009250:	683a      	ldr	r2, [r7, #0]
 8009252:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009254:	1ad3      	subs	r3, r2, r3
 8009256:	603b      	str	r3, [r7, #0]

		/* Check there is enough space in the buffer provided by the
		user. */
		if( xNextMessageLength > xBufferLengthBytes )
 8009258:	69fa      	ldr	r2, [r7, #28]
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	429a      	cmp	r2, r3
 800925e:	d907      	bls.n	8009270 <prvReadMessageFromBuffer+0x4c>
		{
			/* The user has provided insufficient space to read the message
			so return the buffer to its previous state (so the length of
			the message is in the buffer again). */
			pxStreamBuffer->xTail = xOriginalTail;
 8009260:	68fb      	ldr	r3, [r7, #12]
 8009262:	69ba      	ldr	r2, [r7, #24]
 8009264:	601a      	str	r2, [r3, #0]
			xNextMessageLength = 0;
 8009266:	2300      	movs	r3, #0
 8009268:	61fb      	str	r3, [r7, #28]
 800926a:	e001      	b.n	8009270 <prvReadMessageFromBuffer+0x4c>
	}
	else
	{
		/* A stream of bytes is being received (as opposed to a discrete
		message), so read as many bytes as possible. */
		xNextMessageLength = xBufferLengthBytes;
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	61fb      	str	r3, [r7, #28]
	}

	/* Read the actual data. */
	xReceivedLength = prvReadBytesFromBuffer( pxStreamBuffer, ( uint8_t * ) pvRxData, xNextMessageLength, xBytesAvailable ); /*lint !e9079 Data storage area is implemented as uint8_t array for ease of sizing, indexing and alignment. */
 8009270:	683b      	ldr	r3, [r7, #0]
 8009272:	69fa      	ldr	r2, [r7, #28]
 8009274:	68b9      	ldr	r1, [r7, #8]
 8009276:	68f8      	ldr	r0, [r7, #12]
 8009278:	f000 f878 	bl	800936c <prvReadBytesFromBuffer>
 800927c:	6178      	str	r0, [r7, #20]

	return xReceivedLength;
 800927e:	697b      	ldr	r3, [r7, #20]
}
 8009280:	4618      	mov	r0, r3
 8009282:	3720      	adds	r7, #32
 8009284:	46bd      	mov	sp, r7
 8009286:	bd80      	pop	{r7, pc}

08009288 <prvWriteBytesToBuffer>:
	return xReturn;
}
/*-----------------------------------------------------------*/

static size_t prvWriteBytesToBuffer( StreamBuffer_t * const pxStreamBuffer, const uint8_t *pucData, size_t xCount )
{
 8009288:	b580      	push	{r7, lr}
 800928a:	b08a      	sub	sp, #40	; 0x28
 800928c:	af00      	add	r7, sp, #0
 800928e:	60f8      	str	r0, [r7, #12]
 8009290:	60b9      	str	r1, [r7, #8]
 8009292:	607a      	str	r2, [r7, #4]
size_t xNextHead, xFirstLength;

	configASSERT( xCount > ( size_t ) 0 );
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	2b00      	cmp	r3, #0
 8009298:	d10a      	bne.n	80092b0 <prvWriteBytesToBuffer+0x28>
	__asm volatile
 800929a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800929e:	f383 8811 	msr	BASEPRI, r3
 80092a2:	f3bf 8f6f 	isb	sy
 80092a6:	f3bf 8f4f 	dsb	sy
 80092aa:	61fb      	str	r3, [r7, #28]
}
 80092ac:	bf00      	nop
 80092ae:	e7fe      	b.n	80092ae <prvWriteBytesToBuffer+0x26>

	xNextHead = pxStreamBuffer->xHead;
 80092b0:	68fb      	ldr	r3, [r7, #12]
 80092b2:	685b      	ldr	r3, [r3, #4]
 80092b4:	627b      	str	r3, [r7, #36]	; 0x24

	/* Calculate the number of bytes that can be added in the first write -
	which may be less than the total number of bytes that need to be added if
	the buffer will wrap back to the beginning. */
	xFirstLength = configMIN( pxStreamBuffer->xLength - xNextHead, xCount );
 80092b6:	68fb      	ldr	r3, [r7, #12]
 80092b8:	689a      	ldr	r2, [r3, #8]
 80092ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80092bc:	1ad3      	subs	r3, r2, r3
 80092be:	687a      	ldr	r2, [r7, #4]
 80092c0:	4293      	cmp	r3, r2
 80092c2:	bf28      	it	cs
 80092c4:	4613      	movcs	r3, r2
 80092c6:	623b      	str	r3, [r7, #32]

	/* Write as many bytes as can be written in the first write. */
	configASSERT( ( xNextHead + xFirstLength ) <= pxStreamBuffer->xLength );
 80092c8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80092ca:	6a3b      	ldr	r3, [r7, #32]
 80092cc:	441a      	add	r2, r3
 80092ce:	68fb      	ldr	r3, [r7, #12]
 80092d0:	689b      	ldr	r3, [r3, #8]
 80092d2:	429a      	cmp	r2, r3
 80092d4:	d90a      	bls.n	80092ec <prvWriteBytesToBuffer+0x64>
	__asm volatile
 80092d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80092da:	f383 8811 	msr	BASEPRI, r3
 80092de:	f3bf 8f6f 	isb	sy
 80092e2:	f3bf 8f4f 	dsb	sy
 80092e6:	61bb      	str	r3, [r7, #24]
}
 80092e8:	bf00      	nop
 80092ea:	e7fe      	b.n	80092ea <prvWriteBytesToBuffer+0x62>
	( void ) memcpy( ( void* ) ( &( pxStreamBuffer->pucBuffer[ xNextHead ] ) ), ( const void * ) pucData, xFirstLength ); /*lint !e9087 memcpy() requires void *. */
 80092ec:	68fb      	ldr	r3, [r7, #12]
 80092ee:	699a      	ldr	r2, [r3, #24]
 80092f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80092f2:	4413      	add	r3, r2
 80092f4:	6a3a      	ldr	r2, [r7, #32]
 80092f6:	68b9      	ldr	r1, [r7, #8]
 80092f8:	4618      	mov	r0, r3
 80092fa:	f001 ff02 	bl	800b102 <memcpy>

	/* If the number of bytes written was less than the number that could be
	written in the first write... */
	if( xCount > xFirstLength )
 80092fe:	687a      	ldr	r2, [r7, #4]
 8009300:	6a3b      	ldr	r3, [r7, #32]
 8009302:	429a      	cmp	r2, r3
 8009304:	d91c      	bls.n	8009340 <prvWriteBytesToBuffer+0xb8>
	{
		/* ...then write the remaining bytes to the start of the buffer. */
		configASSERT( ( xCount - xFirstLength ) <= pxStreamBuffer->xLength );
 8009306:	687a      	ldr	r2, [r7, #4]
 8009308:	6a3b      	ldr	r3, [r7, #32]
 800930a:	1ad2      	subs	r2, r2, r3
 800930c:	68fb      	ldr	r3, [r7, #12]
 800930e:	689b      	ldr	r3, [r3, #8]
 8009310:	429a      	cmp	r2, r3
 8009312:	d90a      	bls.n	800932a <prvWriteBytesToBuffer+0xa2>
	__asm volatile
 8009314:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009318:	f383 8811 	msr	BASEPRI, r3
 800931c:	f3bf 8f6f 	isb	sy
 8009320:	f3bf 8f4f 	dsb	sy
 8009324:	617b      	str	r3, [r7, #20]
}
 8009326:	bf00      	nop
 8009328:	e7fe      	b.n	8009328 <prvWriteBytesToBuffer+0xa0>
		( void ) memcpy( ( void * ) pxStreamBuffer->pucBuffer, ( const void * ) &( pucData[ xFirstLength ] ), xCount - xFirstLength ); /*lint !e9087 memcpy() requires void *. */
 800932a:	68fb      	ldr	r3, [r7, #12]
 800932c:	6998      	ldr	r0, [r3, #24]
 800932e:	68ba      	ldr	r2, [r7, #8]
 8009330:	6a3b      	ldr	r3, [r7, #32]
 8009332:	18d1      	adds	r1, r2, r3
 8009334:	687a      	ldr	r2, [r7, #4]
 8009336:	6a3b      	ldr	r3, [r7, #32]
 8009338:	1ad3      	subs	r3, r2, r3
 800933a:	461a      	mov	r2, r3
 800933c:	f001 fee1 	bl	800b102 <memcpy>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	xNextHead += xCount;
 8009340:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	4413      	add	r3, r2
 8009346:	627b      	str	r3, [r7, #36]	; 0x24
	if( xNextHead >= pxStreamBuffer->xLength )
 8009348:	68fb      	ldr	r3, [r7, #12]
 800934a:	689b      	ldr	r3, [r3, #8]
 800934c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800934e:	429a      	cmp	r2, r3
 8009350:	d304      	bcc.n	800935c <prvWriteBytesToBuffer+0xd4>
	{
		xNextHead -= pxStreamBuffer->xLength;
 8009352:	68fb      	ldr	r3, [r7, #12]
 8009354:	689b      	ldr	r3, [r3, #8]
 8009356:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009358:	1ad3      	subs	r3, r2, r3
 800935a:	627b      	str	r3, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxStreamBuffer->xHead = xNextHead;
 800935c:	68fb      	ldr	r3, [r7, #12]
 800935e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009360:	605a      	str	r2, [r3, #4]

	return xCount;
 8009362:	687b      	ldr	r3, [r7, #4]
}
 8009364:	4618      	mov	r0, r3
 8009366:	3728      	adds	r7, #40	; 0x28
 8009368:	46bd      	mov	sp, r7
 800936a:	bd80      	pop	{r7, pc}

0800936c <prvReadBytesFromBuffer>:
/*-----------------------------------------------------------*/

static size_t prvReadBytesFromBuffer( StreamBuffer_t *pxStreamBuffer, uint8_t *pucData, size_t xMaxCount, size_t xBytesAvailable )
{
 800936c:	b580      	push	{r7, lr}
 800936e:	b08a      	sub	sp, #40	; 0x28
 8009370:	af00      	add	r7, sp, #0
 8009372:	60f8      	str	r0, [r7, #12]
 8009374:	60b9      	str	r1, [r7, #8]
 8009376:	607a      	str	r2, [r7, #4]
 8009378:	603b      	str	r3, [r7, #0]
size_t xCount, xFirstLength, xNextTail;

	/* Use the minimum of the wanted bytes and the available bytes. */
	xCount = configMIN( xBytesAvailable, xMaxCount );
 800937a:	687a      	ldr	r2, [r7, #4]
 800937c:	683b      	ldr	r3, [r7, #0]
 800937e:	4293      	cmp	r3, r2
 8009380:	bf28      	it	cs
 8009382:	4613      	movcs	r3, r2
 8009384:	623b      	str	r3, [r7, #32]

	if( xCount > ( size_t ) 0 )
 8009386:	6a3b      	ldr	r3, [r7, #32]
 8009388:	2b00      	cmp	r3, #0
 800938a:	d064      	beq.n	8009456 <prvReadBytesFromBuffer+0xea>
	{
		xNextTail = pxStreamBuffer->xTail;
 800938c:	68fb      	ldr	r3, [r7, #12]
 800938e:	681b      	ldr	r3, [r3, #0]
 8009390:	627b      	str	r3, [r7, #36]	; 0x24

		/* Calculate the number of bytes that can be read - which may be
		less than the number wanted if the data wraps around to the start of
		the buffer. */
		xFirstLength = configMIN( pxStreamBuffer->xLength - xNextTail, xCount );
 8009392:	68fb      	ldr	r3, [r7, #12]
 8009394:	689a      	ldr	r2, [r3, #8]
 8009396:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009398:	1ad3      	subs	r3, r2, r3
 800939a:	6a3a      	ldr	r2, [r7, #32]
 800939c:	4293      	cmp	r3, r2
 800939e:	bf28      	it	cs
 80093a0:	4613      	movcs	r3, r2
 80093a2:	61fb      	str	r3, [r7, #28]

		/* Obtain the number of bytes it is possible to obtain in the first
		read.  Asserts check bounds of read and write. */
		configASSERT( xFirstLength <= xMaxCount );
 80093a4:	69fa      	ldr	r2, [r7, #28]
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	429a      	cmp	r2, r3
 80093aa:	d90a      	bls.n	80093c2 <prvReadBytesFromBuffer+0x56>
	__asm volatile
 80093ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80093b0:	f383 8811 	msr	BASEPRI, r3
 80093b4:	f3bf 8f6f 	isb	sy
 80093b8:	f3bf 8f4f 	dsb	sy
 80093bc:	61bb      	str	r3, [r7, #24]
}
 80093be:	bf00      	nop
 80093c0:	e7fe      	b.n	80093c0 <prvReadBytesFromBuffer+0x54>
		configASSERT( ( xNextTail + xFirstLength ) <= pxStreamBuffer->xLength );
 80093c2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80093c4:	69fb      	ldr	r3, [r7, #28]
 80093c6:	441a      	add	r2, r3
 80093c8:	68fb      	ldr	r3, [r7, #12]
 80093ca:	689b      	ldr	r3, [r3, #8]
 80093cc:	429a      	cmp	r2, r3
 80093ce:	d90a      	bls.n	80093e6 <prvReadBytesFromBuffer+0x7a>
	__asm volatile
 80093d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80093d4:	f383 8811 	msr	BASEPRI, r3
 80093d8:	f3bf 8f6f 	isb	sy
 80093dc:	f3bf 8f4f 	dsb	sy
 80093e0:	617b      	str	r3, [r7, #20]
}
 80093e2:	bf00      	nop
 80093e4:	e7fe      	b.n	80093e4 <prvReadBytesFromBuffer+0x78>
		( void ) memcpy( ( void * ) pucData, ( const void * ) &( pxStreamBuffer->pucBuffer[ xNextTail ] ), xFirstLength ); /*lint !e9087 memcpy() requires void *. */
 80093e6:	68fb      	ldr	r3, [r7, #12]
 80093e8:	699a      	ldr	r2, [r3, #24]
 80093ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80093ec:	4413      	add	r3, r2
 80093ee:	69fa      	ldr	r2, [r7, #28]
 80093f0:	4619      	mov	r1, r3
 80093f2:	68b8      	ldr	r0, [r7, #8]
 80093f4:	f001 fe85 	bl	800b102 <memcpy>

		/* If the total number of wanted bytes is greater than the number
		that could be read in the first read... */
		if( xCount > xFirstLength )
 80093f8:	6a3a      	ldr	r2, [r7, #32]
 80093fa:	69fb      	ldr	r3, [r7, #28]
 80093fc:	429a      	cmp	r2, r3
 80093fe:	d919      	bls.n	8009434 <prvReadBytesFromBuffer+0xc8>
		{
			/*...then read the remaining bytes from the start of the buffer. */
			configASSERT( xCount <= xMaxCount );
 8009400:	6a3a      	ldr	r2, [r7, #32]
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	429a      	cmp	r2, r3
 8009406:	d90a      	bls.n	800941e <prvReadBytesFromBuffer+0xb2>
	__asm volatile
 8009408:	f04f 0350 	mov.w	r3, #80	; 0x50
 800940c:	f383 8811 	msr	BASEPRI, r3
 8009410:	f3bf 8f6f 	isb	sy
 8009414:	f3bf 8f4f 	dsb	sy
 8009418:	613b      	str	r3, [r7, #16]
}
 800941a:	bf00      	nop
 800941c:	e7fe      	b.n	800941c <prvReadBytesFromBuffer+0xb0>
			( void ) memcpy( ( void * ) &( pucData[ xFirstLength ] ), ( void * ) ( pxStreamBuffer->pucBuffer ), xCount - xFirstLength ); /*lint !e9087 memcpy() requires void *. */
 800941e:	68ba      	ldr	r2, [r7, #8]
 8009420:	69fb      	ldr	r3, [r7, #28]
 8009422:	18d0      	adds	r0, r2, r3
 8009424:	68fb      	ldr	r3, [r7, #12]
 8009426:	6999      	ldr	r1, [r3, #24]
 8009428:	6a3a      	ldr	r2, [r7, #32]
 800942a:	69fb      	ldr	r3, [r7, #28]
 800942c:	1ad3      	subs	r3, r2, r3
 800942e:	461a      	mov	r2, r3
 8009430:	f001 fe67 	bl	800b102 <memcpy>
			mtCOVERAGE_TEST_MARKER();
		}

		/* Move the tail pointer to effectively remove the data read from
		the buffer. */
		xNextTail += xCount;
 8009434:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009436:	6a3b      	ldr	r3, [r7, #32]
 8009438:	4413      	add	r3, r2
 800943a:	627b      	str	r3, [r7, #36]	; 0x24

		if( xNextTail >= pxStreamBuffer->xLength )
 800943c:	68fb      	ldr	r3, [r7, #12]
 800943e:	689b      	ldr	r3, [r3, #8]
 8009440:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009442:	429a      	cmp	r2, r3
 8009444:	d304      	bcc.n	8009450 <prvReadBytesFromBuffer+0xe4>
		{
			xNextTail -= pxStreamBuffer->xLength;
 8009446:	68fb      	ldr	r3, [r7, #12]
 8009448:	689b      	ldr	r3, [r3, #8]
 800944a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800944c:	1ad3      	subs	r3, r2, r3
 800944e:	627b      	str	r3, [r7, #36]	; 0x24
		}

		pxStreamBuffer->xTail = xNextTail;
 8009450:	68fb      	ldr	r3, [r7, #12]
 8009452:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009454:	601a      	str	r2, [r3, #0]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xCount;
 8009456:	6a3b      	ldr	r3, [r7, #32]
}
 8009458:	4618      	mov	r0, r3
 800945a:	3728      	adds	r7, #40	; 0x28
 800945c:	46bd      	mov	sp, r7
 800945e:	bd80      	pop	{r7, pc}

08009460 <prvBytesInBuffer>:
/*-----------------------------------------------------------*/

static size_t prvBytesInBuffer( const StreamBuffer_t * const pxStreamBuffer )
{
 8009460:	b480      	push	{r7}
 8009462:	b085      	sub	sp, #20
 8009464:	af00      	add	r7, sp, #0
 8009466:	6078      	str	r0, [r7, #4]
/* Returns the distance between xTail and xHead. */
size_t xCount;

	xCount = pxStreamBuffer->xLength + pxStreamBuffer->xHead;
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	689a      	ldr	r2, [r3, #8]
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	685b      	ldr	r3, [r3, #4]
 8009470:	4413      	add	r3, r2
 8009472:	60fb      	str	r3, [r7, #12]
	xCount -= pxStreamBuffer->xTail;
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	681b      	ldr	r3, [r3, #0]
 8009478:	68fa      	ldr	r2, [r7, #12]
 800947a:	1ad3      	subs	r3, r2, r3
 800947c:	60fb      	str	r3, [r7, #12]
	if ( xCount >= pxStreamBuffer->xLength )
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	689b      	ldr	r3, [r3, #8]
 8009482:	68fa      	ldr	r2, [r7, #12]
 8009484:	429a      	cmp	r2, r3
 8009486:	d304      	bcc.n	8009492 <prvBytesInBuffer+0x32>
	{
		xCount -= pxStreamBuffer->xLength;
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	689b      	ldr	r3, [r3, #8]
 800948c:	68fa      	ldr	r2, [r7, #12]
 800948e:	1ad3      	subs	r3, r2, r3
 8009490:	60fb      	str	r3, [r7, #12]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xCount;
 8009492:	68fb      	ldr	r3, [r7, #12]
}
 8009494:	4618      	mov	r0, r3
 8009496:	3714      	adds	r7, #20
 8009498:	46bd      	mov	sp, r7
 800949a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800949e:	4770      	bx	lr

080094a0 <prvInitialiseNewStreamBuffer>:
static void prvInitialiseNewStreamBuffer( StreamBuffer_t * const pxStreamBuffer,
										  uint8_t * const pucBuffer,
										  size_t xBufferSizeBytes,
										  size_t xTriggerLevelBytes,
										  uint8_t ucFlags )
{
 80094a0:	b580      	push	{r7, lr}
 80094a2:	b086      	sub	sp, #24
 80094a4:	af00      	add	r7, sp, #0
 80094a6:	60f8      	str	r0, [r7, #12]
 80094a8:	60b9      	str	r1, [r7, #8]
 80094aa:	607a      	str	r2, [r7, #4]
 80094ac:	603b      	str	r3, [r7, #0]
	#if( configASSERT_DEFINED == 1 )
	{
		/* The value written just has to be identifiable when looking at the
		memory.  Don't use 0xA5 as that is the stack fill value and could
		result in confusion as to what is actually being observed. */
		const BaseType_t xWriteValue = 0x55;
 80094ae:	2355      	movs	r3, #85	; 0x55
 80094b0:	617b      	str	r3, [r7, #20]
		configASSERT( memset( pucBuffer, ( int ) xWriteValue, xBufferSizeBytes ) == pucBuffer );
 80094b2:	687a      	ldr	r2, [r7, #4]
 80094b4:	6979      	ldr	r1, [r7, #20]
 80094b6:	68b8      	ldr	r0, [r7, #8]
 80094b8:	f001 fe31 	bl	800b11e <memset>
 80094bc:	4602      	mov	r2, r0
 80094be:	68bb      	ldr	r3, [r7, #8]
 80094c0:	4293      	cmp	r3, r2
 80094c2:	d00a      	beq.n	80094da <prvInitialiseNewStreamBuffer+0x3a>
	__asm volatile
 80094c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80094c8:	f383 8811 	msr	BASEPRI, r3
 80094cc:	f3bf 8f6f 	isb	sy
 80094d0:	f3bf 8f4f 	dsb	sy
 80094d4:	613b      	str	r3, [r7, #16]
}
 80094d6:	bf00      	nop
 80094d8:	e7fe      	b.n	80094d8 <prvInitialiseNewStreamBuffer+0x38>
	} /*lint !e529 !e438 xWriteValue is only used if configASSERT() is defined. */
	#endif

	( void ) memset( ( void * ) pxStreamBuffer, 0x00, sizeof( StreamBuffer_t ) ); /*lint !e9087 memset() requires void *. */
 80094da:	2220      	movs	r2, #32
 80094dc:	2100      	movs	r1, #0
 80094de:	68f8      	ldr	r0, [r7, #12]
 80094e0:	f001 fe1d 	bl	800b11e <memset>
	pxStreamBuffer->pucBuffer = pucBuffer;
 80094e4:	68fb      	ldr	r3, [r7, #12]
 80094e6:	68ba      	ldr	r2, [r7, #8]
 80094e8:	619a      	str	r2, [r3, #24]
	pxStreamBuffer->xLength = xBufferSizeBytes;
 80094ea:	68fb      	ldr	r3, [r7, #12]
 80094ec:	687a      	ldr	r2, [r7, #4]
 80094ee:	609a      	str	r2, [r3, #8]
	pxStreamBuffer->xTriggerLevelBytes = xTriggerLevelBytes;
 80094f0:	68fb      	ldr	r3, [r7, #12]
 80094f2:	683a      	ldr	r2, [r7, #0]
 80094f4:	60da      	str	r2, [r3, #12]
	pxStreamBuffer->ucFlags = ucFlags;
 80094f6:	68fb      	ldr	r3, [r7, #12]
 80094f8:	f897 2020 	ldrb.w	r2, [r7, #32]
 80094fc:	771a      	strb	r2, [r3, #28]
}
 80094fe:	bf00      	nop
 8009500:	3718      	adds	r7, #24
 8009502:	46bd      	mov	sp, r7
 8009504:	bd80      	pop	{r7, pc}

08009506 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8009506:	b580      	push	{r7, lr}
 8009508:	b08e      	sub	sp, #56	; 0x38
 800950a:	af04      	add	r7, sp, #16
 800950c:	60f8      	str	r0, [r7, #12]
 800950e:	60b9      	str	r1, [r7, #8]
 8009510:	607a      	str	r2, [r7, #4]
 8009512:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8009514:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009516:	2b00      	cmp	r3, #0
 8009518:	d10a      	bne.n	8009530 <xTaskCreateStatic+0x2a>
	__asm volatile
 800951a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800951e:	f383 8811 	msr	BASEPRI, r3
 8009522:	f3bf 8f6f 	isb	sy
 8009526:	f3bf 8f4f 	dsb	sy
 800952a:	623b      	str	r3, [r7, #32]
}
 800952c:	bf00      	nop
 800952e:	e7fe      	b.n	800952e <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8009530:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009532:	2b00      	cmp	r3, #0
 8009534:	d10a      	bne.n	800954c <xTaskCreateStatic+0x46>
	__asm volatile
 8009536:	f04f 0350 	mov.w	r3, #80	; 0x50
 800953a:	f383 8811 	msr	BASEPRI, r3
 800953e:	f3bf 8f6f 	isb	sy
 8009542:	f3bf 8f4f 	dsb	sy
 8009546:	61fb      	str	r3, [r7, #28]
}
 8009548:	bf00      	nop
 800954a:	e7fe      	b.n	800954a <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800954c:	23b4      	movs	r3, #180	; 0xb4
 800954e:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8009550:	693b      	ldr	r3, [r7, #16]
 8009552:	2bb4      	cmp	r3, #180	; 0xb4
 8009554:	d00a      	beq.n	800956c <xTaskCreateStatic+0x66>
	__asm volatile
 8009556:	f04f 0350 	mov.w	r3, #80	; 0x50
 800955a:	f383 8811 	msr	BASEPRI, r3
 800955e:	f3bf 8f6f 	isb	sy
 8009562:	f3bf 8f4f 	dsb	sy
 8009566:	61bb      	str	r3, [r7, #24]
}
 8009568:	bf00      	nop
 800956a:	e7fe      	b.n	800956a <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800956c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800956e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009570:	2b00      	cmp	r3, #0
 8009572:	d01e      	beq.n	80095b2 <xTaskCreateStatic+0xac>
 8009574:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009576:	2b00      	cmp	r3, #0
 8009578:	d01b      	beq.n	80095b2 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800957a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800957c:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800957e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009580:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009582:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8009584:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009586:	2202      	movs	r2, #2
 8009588:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800958c:	2300      	movs	r3, #0
 800958e:	9303      	str	r3, [sp, #12]
 8009590:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009592:	9302      	str	r3, [sp, #8]
 8009594:	f107 0314 	add.w	r3, r7, #20
 8009598:	9301      	str	r3, [sp, #4]
 800959a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800959c:	9300      	str	r3, [sp, #0]
 800959e:	683b      	ldr	r3, [r7, #0]
 80095a0:	687a      	ldr	r2, [r7, #4]
 80095a2:	68b9      	ldr	r1, [r7, #8]
 80095a4:	68f8      	ldr	r0, [r7, #12]
 80095a6:	f000 f851 	bl	800964c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80095aa:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80095ac:	f000 f8ec 	bl	8009788 <prvAddNewTaskToReadyList>
 80095b0:	e001      	b.n	80095b6 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 80095b2:	2300      	movs	r3, #0
 80095b4:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80095b6:	697b      	ldr	r3, [r7, #20]
	}
 80095b8:	4618      	mov	r0, r3
 80095ba:	3728      	adds	r7, #40	; 0x28
 80095bc:	46bd      	mov	sp, r7
 80095be:	bd80      	pop	{r7, pc}

080095c0 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80095c0:	b580      	push	{r7, lr}
 80095c2:	b08c      	sub	sp, #48	; 0x30
 80095c4:	af04      	add	r7, sp, #16
 80095c6:	60f8      	str	r0, [r7, #12]
 80095c8:	60b9      	str	r1, [r7, #8]
 80095ca:	603b      	str	r3, [r7, #0]
 80095cc:	4613      	mov	r3, r2
 80095ce:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80095d0:	88fb      	ldrh	r3, [r7, #6]
 80095d2:	009b      	lsls	r3, r3, #2
 80095d4:	4618      	mov	r0, r3
 80095d6:	f001 fa87 	bl	800aae8 <pvPortMalloc>
 80095da:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80095dc:	697b      	ldr	r3, [r7, #20]
 80095de:	2b00      	cmp	r3, #0
 80095e0:	d00e      	beq.n	8009600 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80095e2:	20b4      	movs	r0, #180	; 0xb4
 80095e4:	f001 fa80 	bl	800aae8 <pvPortMalloc>
 80095e8:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80095ea:	69fb      	ldr	r3, [r7, #28]
 80095ec:	2b00      	cmp	r3, #0
 80095ee:	d003      	beq.n	80095f8 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80095f0:	69fb      	ldr	r3, [r7, #28]
 80095f2:	697a      	ldr	r2, [r7, #20]
 80095f4:	631a      	str	r2, [r3, #48]	; 0x30
 80095f6:	e005      	b.n	8009604 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80095f8:	6978      	ldr	r0, [r7, #20]
 80095fa:	f001 fb41 	bl	800ac80 <vPortFree>
 80095fe:	e001      	b.n	8009604 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8009600:	2300      	movs	r3, #0
 8009602:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8009604:	69fb      	ldr	r3, [r7, #28]
 8009606:	2b00      	cmp	r3, #0
 8009608:	d017      	beq.n	800963a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800960a:	69fb      	ldr	r3, [r7, #28]
 800960c:	2200      	movs	r2, #0
 800960e:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8009612:	88fa      	ldrh	r2, [r7, #6]
 8009614:	2300      	movs	r3, #0
 8009616:	9303      	str	r3, [sp, #12]
 8009618:	69fb      	ldr	r3, [r7, #28]
 800961a:	9302      	str	r3, [sp, #8]
 800961c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800961e:	9301      	str	r3, [sp, #4]
 8009620:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009622:	9300      	str	r3, [sp, #0]
 8009624:	683b      	ldr	r3, [r7, #0]
 8009626:	68b9      	ldr	r1, [r7, #8]
 8009628:	68f8      	ldr	r0, [r7, #12]
 800962a:	f000 f80f 	bl	800964c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800962e:	69f8      	ldr	r0, [r7, #28]
 8009630:	f000 f8aa 	bl	8009788 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8009634:	2301      	movs	r3, #1
 8009636:	61bb      	str	r3, [r7, #24]
 8009638:	e002      	b.n	8009640 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800963a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800963e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8009640:	69bb      	ldr	r3, [r7, #24]
	}
 8009642:	4618      	mov	r0, r3
 8009644:	3720      	adds	r7, #32
 8009646:	46bd      	mov	sp, r7
 8009648:	bd80      	pop	{r7, pc}
	...

0800964c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800964c:	b580      	push	{r7, lr}
 800964e:	b088      	sub	sp, #32
 8009650:	af00      	add	r7, sp, #0
 8009652:	60f8      	str	r0, [r7, #12]
 8009654:	60b9      	str	r1, [r7, #8]
 8009656:	607a      	str	r2, [r7, #4]
 8009658:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800965a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800965c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8009664:	3b01      	subs	r3, #1
 8009666:	009b      	lsls	r3, r3, #2
 8009668:	4413      	add	r3, r2
 800966a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800966c:	69bb      	ldr	r3, [r7, #24]
 800966e:	f023 0307 	bic.w	r3, r3, #7
 8009672:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8009674:	69bb      	ldr	r3, [r7, #24]
 8009676:	f003 0307 	and.w	r3, r3, #7
 800967a:	2b00      	cmp	r3, #0
 800967c:	d00a      	beq.n	8009694 <prvInitialiseNewTask+0x48>
	__asm volatile
 800967e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009682:	f383 8811 	msr	BASEPRI, r3
 8009686:	f3bf 8f6f 	isb	sy
 800968a:	f3bf 8f4f 	dsb	sy
 800968e:	617b      	str	r3, [r7, #20]
}
 8009690:	bf00      	nop
 8009692:	e7fe      	b.n	8009692 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8009694:	68bb      	ldr	r3, [r7, #8]
 8009696:	2b00      	cmp	r3, #0
 8009698:	d01f      	beq.n	80096da <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800969a:	2300      	movs	r3, #0
 800969c:	61fb      	str	r3, [r7, #28]
 800969e:	e012      	b.n	80096c6 <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80096a0:	68ba      	ldr	r2, [r7, #8]
 80096a2:	69fb      	ldr	r3, [r7, #28]
 80096a4:	4413      	add	r3, r2
 80096a6:	7819      	ldrb	r1, [r3, #0]
 80096a8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80096aa:	69fb      	ldr	r3, [r7, #28]
 80096ac:	4413      	add	r3, r2
 80096ae:	3334      	adds	r3, #52	; 0x34
 80096b0:	460a      	mov	r2, r1
 80096b2:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80096b4:	68ba      	ldr	r2, [r7, #8]
 80096b6:	69fb      	ldr	r3, [r7, #28]
 80096b8:	4413      	add	r3, r2
 80096ba:	781b      	ldrb	r3, [r3, #0]
 80096bc:	2b00      	cmp	r3, #0
 80096be:	d006      	beq.n	80096ce <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80096c0:	69fb      	ldr	r3, [r7, #28]
 80096c2:	3301      	adds	r3, #1
 80096c4:	61fb      	str	r3, [r7, #28]
 80096c6:	69fb      	ldr	r3, [r7, #28]
 80096c8:	2b0f      	cmp	r3, #15
 80096ca:	d9e9      	bls.n	80096a0 <prvInitialiseNewTask+0x54>
 80096cc:	e000      	b.n	80096d0 <prvInitialiseNewTask+0x84>
			{
				break;
 80096ce:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80096d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80096d2:	2200      	movs	r2, #0
 80096d4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80096d8:	e003      	b.n	80096e2 <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80096da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80096dc:	2200      	movs	r2, #0
 80096de:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80096e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80096e4:	2b06      	cmp	r3, #6
 80096e6:	d901      	bls.n	80096ec <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80096e8:	2306      	movs	r3, #6
 80096ea:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80096ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80096ee:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80096f0:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80096f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80096f4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80096f6:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80096f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80096fa:	2200      	movs	r2, #0
 80096fc:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80096fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009700:	3304      	adds	r3, #4
 8009702:	4618      	mov	r0, r3
 8009704:	f7ff fb29 	bl	8008d5a <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8009708:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800970a:	3318      	adds	r3, #24
 800970c:	4618      	mov	r0, r3
 800970e:	f7ff fb24 	bl	8008d5a <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8009712:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009714:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009716:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009718:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800971a:	f1c3 0207 	rsb	r2, r3, #7
 800971e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009720:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8009722:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009724:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009726:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8009728:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800972a:	2200      	movs	r2, #0
 800972c:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8009730:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009732:	2200      	movs	r2, #0
 8009734:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8009738:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800973a:	334c      	adds	r3, #76	; 0x4c
 800973c:	2260      	movs	r2, #96	; 0x60
 800973e:	2100      	movs	r1, #0
 8009740:	4618      	mov	r0, r3
 8009742:	f001 fcec 	bl	800b11e <memset>
 8009746:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009748:	4a0c      	ldr	r2, [pc, #48]	; (800977c <prvInitialiseNewTask+0x130>)
 800974a:	651a      	str	r2, [r3, #80]	; 0x50
 800974c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800974e:	4a0c      	ldr	r2, [pc, #48]	; (8009780 <prvInitialiseNewTask+0x134>)
 8009750:	655a      	str	r2, [r3, #84]	; 0x54
 8009752:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009754:	4a0b      	ldr	r2, [pc, #44]	; (8009784 <prvInitialiseNewTask+0x138>)
 8009756:	659a      	str	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8009758:	683a      	ldr	r2, [r7, #0]
 800975a:	68f9      	ldr	r1, [r7, #12]
 800975c:	69b8      	ldr	r0, [r7, #24]
 800975e:	f000 ff75 	bl	800a64c <pxPortInitialiseStack>
 8009762:	4602      	mov	r2, r0
 8009764:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009766:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8009768:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800976a:	2b00      	cmp	r3, #0
 800976c:	d002      	beq.n	8009774 <prvInitialiseNewTask+0x128>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800976e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009770:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009772:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009774:	bf00      	nop
 8009776:	3720      	adds	r7, #32
 8009778:	46bd      	mov	sp, r7
 800977a:	bd80      	pop	{r7, pc}
 800977c:	0800e5d8 	.word	0x0800e5d8
 8009780:	0800e5f8 	.word	0x0800e5f8
 8009784:	0800e5b8 	.word	0x0800e5b8

08009788 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8009788:	b580      	push	{r7, lr}
 800978a:	b082      	sub	sp, #8
 800978c:	af00      	add	r7, sp, #0
 800978e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8009790:	f001 f888 	bl	800a8a4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8009794:	4b2a      	ldr	r3, [pc, #168]	; (8009840 <prvAddNewTaskToReadyList+0xb8>)
 8009796:	681b      	ldr	r3, [r3, #0]
 8009798:	3301      	adds	r3, #1
 800979a:	4a29      	ldr	r2, [pc, #164]	; (8009840 <prvAddNewTaskToReadyList+0xb8>)
 800979c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800979e:	4b29      	ldr	r3, [pc, #164]	; (8009844 <prvAddNewTaskToReadyList+0xbc>)
 80097a0:	681b      	ldr	r3, [r3, #0]
 80097a2:	2b00      	cmp	r3, #0
 80097a4:	d109      	bne.n	80097ba <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80097a6:	4a27      	ldr	r2, [pc, #156]	; (8009844 <prvAddNewTaskToReadyList+0xbc>)
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80097ac:	4b24      	ldr	r3, [pc, #144]	; (8009840 <prvAddNewTaskToReadyList+0xb8>)
 80097ae:	681b      	ldr	r3, [r3, #0]
 80097b0:	2b01      	cmp	r3, #1
 80097b2:	d110      	bne.n	80097d6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80097b4:	f000 fbea 	bl	8009f8c <prvInitialiseTaskLists>
 80097b8:	e00d      	b.n	80097d6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80097ba:	4b23      	ldr	r3, [pc, #140]	; (8009848 <prvAddNewTaskToReadyList+0xc0>)
 80097bc:	681b      	ldr	r3, [r3, #0]
 80097be:	2b00      	cmp	r3, #0
 80097c0:	d109      	bne.n	80097d6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80097c2:	4b20      	ldr	r3, [pc, #128]	; (8009844 <prvAddNewTaskToReadyList+0xbc>)
 80097c4:	681b      	ldr	r3, [r3, #0]
 80097c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80097cc:	429a      	cmp	r2, r3
 80097ce:	d802      	bhi.n	80097d6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80097d0:	4a1c      	ldr	r2, [pc, #112]	; (8009844 <prvAddNewTaskToReadyList+0xbc>)
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80097d6:	4b1d      	ldr	r3, [pc, #116]	; (800984c <prvAddNewTaskToReadyList+0xc4>)
 80097d8:	681b      	ldr	r3, [r3, #0]
 80097da:	3301      	adds	r3, #1
 80097dc:	4a1b      	ldr	r2, [pc, #108]	; (800984c <prvAddNewTaskToReadyList+0xc4>)
 80097de:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80097e4:	2201      	movs	r2, #1
 80097e6:	409a      	lsls	r2, r3
 80097e8:	4b19      	ldr	r3, [pc, #100]	; (8009850 <prvAddNewTaskToReadyList+0xc8>)
 80097ea:	681b      	ldr	r3, [r3, #0]
 80097ec:	4313      	orrs	r3, r2
 80097ee:	4a18      	ldr	r2, [pc, #96]	; (8009850 <prvAddNewTaskToReadyList+0xc8>)
 80097f0:	6013      	str	r3, [r2, #0]
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80097f6:	4613      	mov	r3, r2
 80097f8:	009b      	lsls	r3, r3, #2
 80097fa:	4413      	add	r3, r2
 80097fc:	009b      	lsls	r3, r3, #2
 80097fe:	4a15      	ldr	r2, [pc, #84]	; (8009854 <prvAddNewTaskToReadyList+0xcc>)
 8009800:	441a      	add	r2, r3
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	3304      	adds	r3, #4
 8009806:	4619      	mov	r1, r3
 8009808:	4610      	mov	r0, r2
 800980a:	f7ff fab3 	bl	8008d74 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800980e:	f001 f879 	bl	800a904 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8009812:	4b0d      	ldr	r3, [pc, #52]	; (8009848 <prvAddNewTaskToReadyList+0xc0>)
 8009814:	681b      	ldr	r3, [r3, #0]
 8009816:	2b00      	cmp	r3, #0
 8009818:	d00e      	beq.n	8009838 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800981a:	4b0a      	ldr	r3, [pc, #40]	; (8009844 <prvAddNewTaskToReadyList+0xbc>)
 800981c:	681b      	ldr	r3, [r3, #0]
 800981e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009824:	429a      	cmp	r2, r3
 8009826:	d207      	bcs.n	8009838 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8009828:	4b0b      	ldr	r3, [pc, #44]	; (8009858 <prvAddNewTaskToReadyList+0xd0>)
 800982a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800982e:	601a      	str	r2, [r3, #0]
 8009830:	f3bf 8f4f 	dsb	sy
 8009834:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009838:	bf00      	nop
 800983a:	3708      	adds	r7, #8
 800983c:	46bd      	mov	sp, r7
 800983e:	bd80      	pop	{r7, pc}
 8009840:	200008c4 	.word	0x200008c4
 8009844:	200007c4 	.word	0x200007c4
 8009848:	200008d0 	.word	0x200008d0
 800984c:	200008e0 	.word	0x200008e0
 8009850:	200008cc 	.word	0x200008cc
 8009854:	200007c8 	.word	0x200007c8
 8009858:	e000ed04 	.word	0xe000ed04

0800985c <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 800985c:	b580      	push	{r7, lr}
 800985e:	b084      	sub	sp, #16
 8009860:	af00      	add	r7, sp, #0
 8009862:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8009864:	f001 f81e 	bl	800a8a4 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	2b00      	cmp	r3, #0
 800986c:	d102      	bne.n	8009874 <vTaskDelete+0x18>
 800986e:	4b39      	ldr	r3, [pc, #228]	; (8009954 <vTaskDelete+0xf8>)
 8009870:	681b      	ldr	r3, [r3, #0]
 8009872:	e000      	b.n	8009876 <vTaskDelete+0x1a>
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready/delayed list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009878:	68fb      	ldr	r3, [r7, #12]
 800987a:	3304      	adds	r3, #4
 800987c:	4618      	mov	r0, r3
 800987e:	f7ff fad6 	bl	8008e2e <uxListRemove>
 8009882:	4603      	mov	r3, r0
 8009884:	2b00      	cmp	r3, #0
 8009886:	d115      	bne.n	80098b4 <vTaskDelete+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8009888:	68fb      	ldr	r3, [r7, #12]
 800988a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800988c:	4932      	ldr	r1, [pc, #200]	; (8009958 <vTaskDelete+0xfc>)
 800988e:	4613      	mov	r3, r2
 8009890:	009b      	lsls	r3, r3, #2
 8009892:	4413      	add	r3, r2
 8009894:	009b      	lsls	r3, r3, #2
 8009896:	440b      	add	r3, r1
 8009898:	681b      	ldr	r3, [r3, #0]
 800989a:	2b00      	cmp	r3, #0
 800989c:	d10a      	bne.n	80098b4 <vTaskDelete+0x58>
 800989e:	68fb      	ldr	r3, [r7, #12]
 80098a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80098a2:	2201      	movs	r2, #1
 80098a4:	fa02 f303 	lsl.w	r3, r2, r3
 80098a8:	43da      	mvns	r2, r3
 80098aa:	4b2c      	ldr	r3, [pc, #176]	; (800995c <vTaskDelete+0x100>)
 80098ac:	681b      	ldr	r3, [r3, #0]
 80098ae:	4013      	ands	r3, r2
 80098b0:	4a2a      	ldr	r2, [pc, #168]	; (800995c <vTaskDelete+0x100>)
 80098b2:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80098b4:	68fb      	ldr	r3, [r7, #12]
 80098b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80098b8:	2b00      	cmp	r3, #0
 80098ba:	d004      	beq.n	80098c6 <vTaskDelete+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80098bc:	68fb      	ldr	r3, [r7, #12]
 80098be:	3318      	adds	r3, #24
 80098c0:	4618      	mov	r0, r3
 80098c2:	f7ff fab4 	bl	8008e2e <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 80098c6:	4b26      	ldr	r3, [pc, #152]	; (8009960 <vTaskDelete+0x104>)
 80098c8:	681b      	ldr	r3, [r3, #0]
 80098ca:	3301      	adds	r3, #1
 80098cc:	4a24      	ldr	r2, [pc, #144]	; (8009960 <vTaskDelete+0x104>)
 80098ce:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 80098d0:	4b20      	ldr	r3, [pc, #128]	; (8009954 <vTaskDelete+0xf8>)
 80098d2:	681b      	ldr	r3, [r3, #0]
 80098d4:	68fa      	ldr	r2, [r7, #12]
 80098d6:	429a      	cmp	r2, r3
 80098d8:	d10b      	bne.n	80098f2 <vTaskDelete+0x96>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 80098da:	68fb      	ldr	r3, [r7, #12]
 80098dc:	3304      	adds	r3, #4
 80098de:	4619      	mov	r1, r3
 80098e0:	4820      	ldr	r0, [pc, #128]	; (8009964 <vTaskDelete+0x108>)
 80098e2:	f7ff fa47 	bl	8008d74 <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 80098e6:	4b20      	ldr	r3, [pc, #128]	; (8009968 <vTaskDelete+0x10c>)
 80098e8:	681b      	ldr	r3, [r3, #0]
 80098ea:	3301      	adds	r3, #1
 80098ec:	4a1e      	ldr	r2, [pc, #120]	; (8009968 <vTaskDelete+0x10c>)
 80098ee:	6013      	str	r3, [r2, #0]
 80098f0:	e009      	b.n	8009906 <vTaskDelete+0xaa>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 80098f2:	4b1e      	ldr	r3, [pc, #120]	; (800996c <vTaskDelete+0x110>)
 80098f4:	681b      	ldr	r3, [r3, #0]
 80098f6:	3b01      	subs	r3, #1
 80098f8:	4a1c      	ldr	r2, [pc, #112]	; (800996c <vTaskDelete+0x110>)
 80098fa:	6013      	str	r3, [r2, #0]
				traceTASK_DELETE( pxTCB );
				prvDeleteTCB( pxTCB );
 80098fc:	68f8      	ldr	r0, [r7, #12]
 80098fe:	f000 fbb3 	bl	800a068 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 8009902:	f000 fbe5 	bl	800a0d0 <prvResetNextTaskUnblockTime>
			}
		}
		taskEXIT_CRITICAL();
 8009906:	f000 fffd 	bl	800a904 <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 800990a:	4b19      	ldr	r3, [pc, #100]	; (8009970 <vTaskDelete+0x114>)
 800990c:	681b      	ldr	r3, [r3, #0]
 800990e:	2b00      	cmp	r3, #0
 8009910:	d01b      	beq.n	800994a <vTaskDelete+0xee>
		{
			if( pxTCB == pxCurrentTCB )
 8009912:	4b10      	ldr	r3, [pc, #64]	; (8009954 <vTaskDelete+0xf8>)
 8009914:	681b      	ldr	r3, [r3, #0]
 8009916:	68fa      	ldr	r2, [r7, #12]
 8009918:	429a      	cmp	r2, r3
 800991a:	d116      	bne.n	800994a <vTaskDelete+0xee>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 800991c:	4b15      	ldr	r3, [pc, #84]	; (8009974 <vTaskDelete+0x118>)
 800991e:	681b      	ldr	r3, [r3, #0]
 8009920:	2b00      	cmp	r3, #0
 8009922:	d00a      	beq.n	800993a <vTaskDelete+0xde>
	__asm volatile
 8009924:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009928:	f383 8811 	msr	BASEPRI, r3
 800992c:	f3bf 8f6f 	isb	sy
 8009930:	f3bf 8f4f 	dsb	sy
 8009934:	60bb      	str	r3, [r7, #8]
}
 8009936:	bf00      	nop
 8009938:	e7fe      	b.n	8009938 <vTaskDelete+0xdc>
				portYIELD_WITHIN_API();
 800993a:	4b0f      	ldr	r3, [pc, #60]	; (8009978 <vTaskDelete+0x11c>)
 800993c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009940:	601a      	str	r2, [r3, #0]
 8009942:	f3bf 8f4f 	dsb	sy
 8009946:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800994a:	bf00      	nop
 800994c:	3710      	adds	r7, #16
 800994e:	46bd      	mov	sp, r7
 8009950:	bd80      	pop	{r7, pc}
 8009952:	bf00      	nop
 8009954:	200007c4 	.word	0x200007c4
 8009958:	200007c8 	.word	0x200007c8
 800995c:	200008cc 	.word	0x200008cc
 8009960:	200008e0 	.word	0x200008e0
 8009964:	20000898 	.word	0x20000898
 8009968:	200008ac 	.word	0x200008ac
 800996c:	200008c4 	.word	0x200008c4
 8009970:	200008d0 	.word	0x200008d0
 8009974:	200008ec 	.word	0x200008ec
 8009978:	e000ed04 	.word	0xe000ed04

0800997c <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 800997c:	b580      	push	{r7, lr}
 800997e:	b08a      	sub	sp, #40	; 0x28
 8009980:	af00      	add	r7, sp, #0
 8009982:	6078      	str	r0, [r7, #4]
 8009984:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 8009986:	2300      	movs	r3, #0
 8009988:	627b      	str	r3, [r7, #36]	; 0x24

		configASSERT( pxPreviousWakeTime );
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	2b00      	cmp	r3, #0
 800998e:	d10a      	bne.n	80099a6 <vTaskDelayUntil+0x2a>
	__asm volatile
 8009990:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009994:	f383 8811 	msr	BASEPRI, r3
 8009998:	f3bf 8f6f 	isb	sy
 800999c:	f3bf 8f4f 	dsb	sy
 80099a0:	617b      	str	r3, [r7, #20]
}
 80099a2:	bf00      	nop
 80099a4:	e7fe      	b.n	80099a4 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 80099a6:	683b      	ldr	r3, [r7, #0]
 80099a8:	2b00      	cmp	r3, #0
 80099aa:	d10a      	bne.n	80099c2 <vTaskDelayUntil+0x46>
	__asm volatile
 80099ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80099b0:	f383 8811 	msr	BASEPRI, r3
 80099b4:	f3bf 8f6f 	isb	sy
 80099b8:	f3bf 8f4f 	dsb	sy
 80099bc:	613b      	str	r3, [r7, #16]
}
 80099be:	bf00      	nop
 80099c0:	e7fe      	b.n	80099c0 <vTaskDelayUntil+0x44>
		configASSERT( uxSchedulerSuspended == 0 );
 80099c2:	4b2a      	ldr	r3, [pc, #168]	; (8009a6c <vTaskDelayUntil+0xf0>)
 80099c4:	681b      	ldr	r3, [r3, #0]
 80099c6:	2b00      	cmp	r3, #0
 80099c8:	d00a      	beq.n	80099e0 <vTaskDelayUntil+0x64>
	__asm volatile
 80099ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80099ce:	f383 8811 	msr	BASEPRI, r3
 80099d2:	f3bf 8f6f 	isb	sy
 80099d6:	f3bf 8f4f 	dsb	sy
 80099da:	60fb      	str	r3, [r7, #12]
}
 80099dc:	bf00      	nop
 80099de:	e7fe      	b.n	80099de <vTaskDelayUntil+0x62>

		vTaskSuspendAll();
 80099e0:	f000 f8e8 	bl	8009bb4 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 80099e4:	4b22      	ldr	r3, [pc, #136]	; (8009a70 <vTaskDelayUntil+0xf4>)
 80099e6:	681b      	ldr	r3, [r3, #0]
 80099e8:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	681b      	ldr	r3, [r3, #0]
 80099ee:	683a      	ldr	r2, [r7, #0]
 80099f0:	4413      	add	r3, r2
 80099f2:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	681b      	ldr	r3, [r3, #0]
 80099f8:	6a3a      	ldr	r2, [r7, #32]
 80099fa:	429a      	cmp	r2, r3
 80099fc:	d20b      	bcs.n	8009a16 <vTaskDelayUntil+0x9a>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	681b      	ldr	r3, [r3, #0]
 8009a02:	69fa      	ldr	r2, [r7, #28]
 8009a04:	429a      	cmp	r2, r3
 8009a06:	d211      	bcs.n	8009a2c <vTaskDelayUntil+0xb0>
 8009a08:	69fa      	ldr	r2, [r7, #28]
 8009a0a:	6a3b      	ldr	r3, [r7, #32]
 8009a0c:	429a      	cmp	r2, r3
 8009a0e:	d90d      	bls.n	8009a2c <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 8009a10:	2301      	movs	r3, #1
 8009a12:	627b      	str	r3, [r7, #36]	; 0x24
 8009a14:	e00a      	b.n	8009a2c <vTaskDelayUntil+0xb0>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	681b      	ldr	r3, [r3, #0]
 8009a1a:	69fa      	ldr	r2, [r7, #28]
 8009a1c:	429a      	cmp	r2, r3
 8009a1e:	d303      	bcc.n	8009a28 <vTaskDelayUntil+0xac>
 8009a20:	69fa      	ldr	r2, [r7, #28]
 8009a22:	6a3b      	ldr	r3, [r7, #32]
 8009a24:	429a      	cmp	r2, r3
 8009a26:	d901      	bls.n	8009a2c <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 8009a28:	2301      	movs	r3, #1
 8009a2a:	627b      	str	r3, [r7, #36]	; 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	69fa      	ldr	r2, [r7, #28]
 8009a30:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 8009a32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a34:	2b00      	cmp	r3, #0
 8009a36:	d006      	beq.n	8009a46 <vTaskDelayUntil+0xca>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 8009a38:	69fa      	ldr	r2, [r7, #28]
 8009a3a:	6a3b      	ldr	r3, [r7, #32]
 8009a3c:	1ad3      	subs	r3, r2, r3
 8009a3e:	2100      	movs	r1, #0
 8009a40:	4618      	mov	r0, r3
 8009a42:	f000 fd9d 	bl	800a580 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 8009a46:	f000 f8c3 	bl	8009bd0 <xTaskResumeAll>
 8009a4a:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8009a4c:	69bb      	ldr	r3, [r7, #24]
 8009a4e:	2b00      	cmp	r3, #0
 8009a50:	d107      	bne.n	8009a62 <vTaskDelayUntil+0xe6>
		{
			portYIELD_WITHIN_API();
 8009a52:	4b08      	ldr	r3, [pc, #32]	; (8009a74 <vTaskDelayUntil+0xf8>)
 8009a54:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009a58:	601a      	str	r2, [r3, #0]
 8009a5a:	f3bf 8f4f 	dsb	sy
 8009a5e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009a62:	bf00      	nop
 8009a64:	3728      	adds	r7, #40	; 0x28
 8009a66:	46bd      	mov	sp, r7
 8009a68:	bd80      	pop	{r7, pc}
 8009a6a:	bf00      	nop
 8009a6c:	200008ec 	.word	0x200008ec
 8009a70:	200008c8 	.word	0x200008c8
 8009a74:	e000ed04 	.word	0xe000ed04

08009a78 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8009a78:	b580      	push	{r7, lr}
 8009a7a:	b084      	sub	sp, #16
 8009a7c:	af00      	add	r7, sp, #0
 8009a7e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8009a80:	2300      	movs	r3, #0
 8009a82:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	2b00      	cmp	r3, #0
 8009a88:	d017      	beq.n	8009aba <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8009a8a:	4b13      	ldr	r3, [pc, #76]	; (8009ad8 <vTaskDelay+0x60>)
 8009a8c:	681b      	ldr	r3, [r3, #0]
 8009a8e:	2b00      	cmp	r3, #0
 8009a90:	d00a      	beq.n	8009aa8 <vTaskDelay+0x30>
	__asm volatile
 8009a92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a96:	f383 8811 	msr	BASEPRI, r3
 8009a9a:	f3bf 8f6f 	isb	sy
 8009a9e:	f3bf 8f4f 	dsb	sy
 8009aa2:	60bb      	str	r3, [r7, #8]
}
 8009aa4:	bf00      	nop
 8009aa6:	e7fe      	b.n	8009aa6 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8009aa8:	f000 f884 	bl	8009bb4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8009aac:	2100      	movs	r1, #0
 8009aae:	6878      	ldr	r0, [r7, #4]
 8009ab0:	f000 fd66 	bl	800a580 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8009ab4:	f000 f88c 	bl	8009bd0 <xTaskResumeAll>
 8009ab8:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8009aba:	68fb      	ldr	r3, [r7, #12]
 8009abc:	2b00      	cmp	r3, #0
 8009abe:	d107      	bne.n	8009ad0 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8009ac0:	4b06      	ldr	r3, [pc, #24]	; (8009adc <vTaskDelay+0x64>)
 8009ac2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009ac6:	601a      	str	r2, [r3, #0]
 8009ac8:	f3bf 8f4f 	dsb	sy
 8009acc:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009ad0:	bf00      	nop
 8009ad2:	3710      	adds	r7, #16
 8009ad4:	46bd      	mov	sp, r7
 8009ad6:	bd80      	pop	{r7, pc}
 8009ad8:	200008ec 	.word	0x200008ec
 8009adc:	e000ed04 	.word	0xe000ed04

08009ae0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8009ae0:	b580      	push	{r7, lr}
 8009ae2:	b08a      	sub	sp, #40	; 0x28
 8009ae4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8009ae6:	2300      	movs	r3, #0
 8009ae8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8009aea:	2300      	movs	r3, #0
 8009aec:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8009aee:	463a      	mov	r2, r7
 8009af0:	1d39      	adds	r1, r7, #4
 8009af2:	f107 0308 	add.w	r3, r7, #8
 8009af6:	4618      	mov	r0, r3
 8009af8:	f7f7 fe5c 	bl	80017b4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8009afc:	6839      	ldr	r1, [r7, #0]
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	68ba      	ldr	r2, [r7, #8]
 8009b02:	9202      	str	r2, [sp, #8]
 8009b04:	9301      	str	r3, [sp, #4]
 8009b06:	2300      	movs	r3, #0
 8009b08:	9300      	str	r3, [sp, #0]
 8009b0a:	2300      	movs	r3, #0
 8009b0c:	460a      	mov	r2, r1
 8009b0e:	4921      	ldr	r1, [pc, #132]	; (8009b94 <vTaskStartScheduler+0xb4>)
 8009b10:	4821      	ldr	r0, [pc, #132]	; (8009b98 <vTaskStartScheduler+0xb8>)
 8009b12:	f7ff fcf8 	bl	8009506 <xTaskCreateStatic>
 8009b16:	4603      	mov	r3, r0
 8009b18:	4a20      	ldr	r2, [pc, #128]	; (8009b9c <vTaskStartScheduler+0xbc>)
 8009b1a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8009b1c:	4b1f      	ldr	r3, [pc, #124]	; (8009b9c <vTaskStartScheduler+0xbc>)
 8009b1e:	681b      	ldr	r3, [r3, #0]
 8009b20:	2b00      	cmp	r3, #0
 8009b22:	d002      	beq.n	8009b2a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8009b24:	2301      	movs	r3, #1
 8009b26:	617b      	str	r3, [r7, #20]
 8009b28:	e001      	b.n	8009b2e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8009b2a:	2300      	movs	r3, #0
 8009b2c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8009b2e:	697b      	ldr	r3, [r7, #20]
 8009b30:	2b01      	cmp	r3, #1
 8009b32:	d11b      	bne.n	8009b6c <vTaskStartScheduler+0x8c>
	__asm volatile
 8009b34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b38:	f383 8811 	msr	BASEPRI, r3
 8009b3c:	f3bf 8f6f 	isb	sy
 8009b40:	f3bf 8f4f 	dsb	sy
 8009b44:	613b      	str	r3, [r7, #16]
}
 8009b46:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8009b48:	4b15      	ldr	r3, [pc, #84]	; (8009ba0 <vTaskStartScheduler+0xc0>)
 8009b4a:	681b      	ldr	r3, [r3, #0]
 8009b4c:	334c      	adds	r3, #76	; 0x4c
 8009b4e:	4a15      	ldr	r2, [pc, #84]	; (8009ba4 <vTaskStartScheduler+0xc4>)
 8009b50:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8009b52:	4b15      	ldr	r3, [pc, #84]	; (8009ba8 <vTaskStartScheduler+0xc8>)
 8009b54:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009b58:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8009b5a:	4b14      	ldr	r3, [pc, #80]	; (8009bac <vTaskStartScheduler+0xcc>)
 8009b5c:	2201      	movs	r2, #1
 8009b5e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8009b60:	4b13      	ldr	r3, [pc, #76]	; (8009bb0 <vTaskStartScheduler+0xd0>)
 8009b62:	2200      	movs	r2, #0
 8009b64:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8009b66:	f000 fdfb 	bl	800a760 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8009b6a:	e00e      	b.n	8009b8a <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8009b6c:	697b      	ldr	r3, [r7, #20]
 8009b6e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009b72:	d10a      	bne.n	8009b8a <vTaskStartScheduler+0xaa>
	__asm volatile
 8009b74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b78:	f383 8811 	msr	BASEPRI, r3
 8009b7c:	f3bf 8f6f 	isb	sy
 8009b80:	f3bf 8f4f 	dsb	sy
 8009b84:	60fb      	str	r3, [r7, #12]
}
 8009b86:	bf00      	nop
 8009b88:	e7fe      	b.n	8009b88 <vTaskStartScheduler+0xa8>
}
 8009b8a:	bf00      	nop
 8009b8c:	3718      	adds	r7, #24
 8009b8e:	46bd      	mov	sp, r7
 8009b90:	bd80      	pop	{r7, pc}
 8009b92:	bf00      	nop
 8009b94:	0800e598 	.word	0x0800e598
 8009b98:	08009f5d 	.word	0x08009f5d
 8009b9c:	200008e8 	.word	0x200008e8
 8009ba0:	200007c4 	.word	0x200007c4
 8009ba4:	20000014 	.word	0x20000014
 8009ba8:	200008e4 	.word	0x200008e4
 8009bac:	200008d0 	.word	0x200008d0
 8009bb0:	200008c8 	.word	0x200008c8

08009bb4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8009bb4:	b480      	push	{r7}
 8009bb6:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8009bb8:	4b04      	ldr	r3, [pc, #16]	; (8009bcc <vTaskSuspendAll+0x18>)
 8009bba:	681b      	ldr	r3, [r3, #0]
 8009bbc:	3301      	adds	r3, #1
 8009bbe:	4a03      	ldr	r2, [pc, #12]	; (8009bcc <vTaskSuspendAll+0x18>)
 8009bc0:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8009bc2:	bf00      	nop
 8009bc4:	46bd      	mov	sp, r7
 8009bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bca:	4770      	bx	lr
 8009bcc:	200008ec 	.word	0x200008ec

08009bd0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8009bd0:	b580      	push	{r7, lr}
 8009bd2:	b084      	sub	sp, #16
 8009bd4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8009bd6:	2300      	movs	r3, #0
 8009bd8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8009bda:	2300      	movs	r3, #0
 8009bdc:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8009bde:	4b41      	ldr	r3, [pc, #260]	; (8009ce4 <xTaskResumeAll+0x114>)
 8009be0:	681b      	ldr	r3, [r3, #0]
 8009be2:	2b00      	cmp	r3, #0
 8009be4:	d10a      	bne.n	8009bfc <xTaskResumeAll+0x2c>
	__asm volatile
 8009be6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009bea:	f383 8811 	msr	BASEPRI, r3
 8009bee:	f3bf 8f6f 	isb	sy
 8009bf2:	f3bf 8f4f 	dsb	sy
 8009bf6:	603b      	str	r3, [r7, #0]
}
 8009bf8:	bf00      	nop
 8009bfa:	e7fe      	b.n	8009bfa <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8009bfc:	f000 fe52 	bl	800a8a4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8009c00:	4b38      	ldr	r3, [pc, #224]	; (8009ce4 <xTaskResumeAll+0x114>)
 8009c02:	681b      	ldr	r3, [r3, #0]
 8009c04:	3b01      	subs	r3, #1
 8009c06:	4a37      	ldr	r2, [pc, #220]	; (8009ce4 <xTaskResumeAll+0x114>)
 8009c08:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009c0a:	4b36      	ldr	r3, [pc, #216]	; (8009ce4 <xTaskResumeAll+0x114>)
 8009c0c:	681b      	ldr	r3, [r3, #0]
 8009c0e:	2b00      	cmp	r3, #0
 8009c10:	d161      	bne.n	8009cd6 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8009c12:	4b35      	ldr	r3, [pc, #212]	; (8009ce8 <xTaskResumeAll+0x118>)
 8009c14:	681b      	ldr	r3, [r3, #0]
 8009c16:	2b00      	cmp	r3, #0
 8009c18:	d05d      	beq.n	8009cd6 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009c1a:	e02e      	b.n	8009c7a <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009c1c:	4b33      	ldr	r3, [pc, #204]	; (8009cec <xTaskResumeAll+0x11c>)
 8009c1e:	68db      	ldr	r3, [r3, #12]
 8009c20:	68db      	ldr	r3, [r3, #12]
 8009c22:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009c24:	68fb      	ldr	r3, [r7, #12]
 8009c26:	3318      	adds	r3, #24
 8009c28:	4618      	mov	r0, r3
 8009c2a:	f7ff f900 	bl	8008e2e <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009c2e:	68fb      	ldr	r3, [r7, #12]
 8009c30:	3304      	adds	r3, #4
 8009c32:	4618      	mov	r0, r3
 8009c34:	f7ff f8fb 	bl	8008e2e <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8009c38:	68fb      	ldr	r3, [r7, #12]
 8009c3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009c3c:	2201      	movs	r2, #1
 8009c3e:	409a      	lsls	r2, r3
 8009c40:	4b2b      	ldr	r3, [pc, #172]	; (8009cf0 <xTaskResumeAll+0x120>)
 8009c42:	681b      	ldr	r3, [r3, #0]
 8009c44:	4313      	orrs	r3, r2
 8009c46:	4a2a      	ldr	r2, [pc, #168]	; (8009cf0 <xTaskResumeAll+0x120>)
 8009c48:	6013      	str	r3, [r2, #0]
 8009c4a:	68fb      	ldr	r3, [r7, #12]
 8009c4c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009c4e:	4613      	mov	r3, r2
 8009c50:	009b      	lsls	r3, r3, #2
 8009c52:	4413      	add	r3, r2
 8009c54:	009b      	lsls	r3, r3, #2
 8009c56:	4a27      	ldr	r2, [pc, #156]	; (8009cf4 <xTaskResumeAll+0x124>)
 8009c58:	441a      	add	r2, r3
 8009c5a:	68fb      	ldr	r3, [r7, #12]
 8009c5c:	3304      	adds	r3, #4
 8009c5e:	4619      	mov	r1, r3
 8009c60:	4610      	mov	r0, r2
 8009c62:	f7ff f887 	bl	8008d74 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009c66:	68fb      	ldr	r3, [r7, #12]
 8009c68:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009c6a:	4b23      	ldr	r3, [pc, #140]	; (8009cf8 <xTaskResumeAll+0x128>)
 8009c6c:	681b      	ldr	r3, [r3, #0]
 8009c6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009c70:	429a      	cmp	r2, r3
 8009c72:	d302      	bcc.n	8009c7a <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8009c74:	4b21      	ldr	r3, [pc, #132]	; (8009cfc <xTaskResumeAll+0x12c>)
 8009c76:	2201      	movs	r2, #1
 8009c78:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009c7a:	4b1c      	ldr	r3, [pc, #112]	; (8009cec <xTaskResumeAll+0x11c>)
 8009c7c:	681b      	ldr	r3, [r3, #0]
 8009c7e:	2b00      	cmp	r3, #0
 8009c80:	d1cc      	bne.n	8009c1c <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8009c82:	68fb      	ldr	r3, [r7, #12]
 8009c84:	2b00      	cmp	r3, #0
 8009c86:	d001      	beq.n	8009c8c <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8009c88:	f000 fa22 	bl	800a0d0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8009c8c:	4b1c      	ldr	r3, [pc, #112]	; (8009d00 <xTaskResumeAll+0x130>)
 8009c8e:	681b      	ldr	r3, [r3, #0]
 8009c90:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	2b00      	cmp	r3, #0
 8009c96:	d010      	beq.n	8009cba <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8009c98:	f000 f846 	bl	8009d28 <xTaskIncrementTick>
 8009c9c:	4603      	mov	r3, r0
 8009c9e:	2b00      	cmp	r3, #0
 8009ca0:	d002      	beq.n	8009ca8 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8009ca2:	4b16      	ldr	r3, [pc, #88]	; (8009cfc <xTaskResumeAll+0x12c>)
 8009ca4:	2201      	movs	r2, #1
 8009ca6:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	3b01      	subs	r3, #1
 8009cac:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	2b00      	cmp	r3, #0
 8009cb2:	d1f1      	bne.n	8009c98 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 8009cb4:	4b12      	ldr	r3, [pc, #72]	; (8009d00 <xTaskResumeAll+0x130>)
 8009cb6:	2200      	movs	r2, #0
 8009cb8:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8009cba:	4b10      	ldr	r3, [pc, #64]	; (8009cfc <xTaskResumeAll+0x12c>)
 8009cbc:	681b      	ldr	r3, [r3, #0]
 8009cbe:	2b00      	cmp	r3, #0
 8009cc0:	d009      	beq.n	8009cd6 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8009cc2:	2301      	movs	r3, #1
 8009cc4:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8009cc6:	4b0f      	ldr	r3, [pc, #60]	; (8009d04 <xTaskResumeAll+0x134>)
 8009cc8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009ccc:	601a      	str	r2, [r3, #0]
 8009cce:	f3bf 8f4f 	dsb	sy
 8009cd2:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009cd6:	f000 fe15 	bl	800a904 <vPortExitCritical>

	return xAlreadyYielded;
 8009cda:	68bb      	ldr	r3, [r7, #8]
}
 8009cdc:	4618      	mov	r0, r3
 8009cde:	3710      	adds	r7, #16
 8009ce0:	46bd      	mov	sp, r7
 8009ce2:	bd80      	pop	{r7, pc}
 8009ce4:	200008ec 	.word	0x200008ec
 8009ce8:	200008c4 	.word	0x200008c4
 8009cec:	20000884 	.word	0x20000884
 8009cf0:	200008cc 	.word	0x200008cc
 8009cf4:	200007c8 	.word	0x200007c8
 8009cf8:	200007c4 	.word	0x200007c4
 8009cfc:	200008d8 	.word	0x200008d8
 8009d00:	200008d4 	.word	0x200008d4
 8009d04:	e000ed04 	.word	0xe000ed04

08009d08 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8009d08:	b480      	push	{r7}
 8009d0a:	b083      	sub	sp, #12
 8009d0c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8009d0e:	4b05      	ldr	r3, [pc, #20]	; (8009d24 <xTaskGetTickCount+0x1c>)
 8009d10:	681b      	ldr	r3, [r3, #0]
 8009d12:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8009d14:	687b      	ldr	r3, [r7, #4]
}
 8009d16:	4618      	mov	r0, r3
 8009d18:	370c      	adds	r7, #12
 8009d1a:	46bd      	mov	sp, r7
 8009d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d20:	4770      	bx	lr
 8009d22:	bf00      	nop
 8009d24:	200008c8 	.word	0x200008c8

08009d28 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8009d28:	b580      	push	{r7, lr}
 8009d2a:	b086      	sub	sp, #24
 8009d2c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8009d2e:	2300      	movs	r3, #0
 8009d30:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009d32:	4b4e      	ldr	r3, [pc, #312]	; (8009e6c <xTaskIncrementTick+0x144>)
 8009d34:	681b      	ldr	r3, [r3, #0]
 8009d36:	2b00      	cmp	r3, #0
 8009d38:	f040 808e 	bne.w	8009e58 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8009d3c:	4b4c      	ldr	r3, [pc, #304]	; (8009e70 <xTaskIncrementTick+0x148>)
 8009d3e:	681b      	ldr	r3, [r3, #0]
 8009d40:	3301      	adds	r3, #1
 8009d42:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8009d44:	4a4a      	ldr	r2, [pc, #296]	; (8009e70 <xTaskIncrementTick+0x148>)
 8009d46:	693b      	ldr	r3, [r7, #16]
 8009d48:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8009d4a:	693b      	ldr	r3, [r7, #16]
 8009d4c:	2b00      	cmp	r3, #0
 8009d4e:	d120      	bne.n	8009d92 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8009d50:	4b48      	ldr	r3, [pc, #288]	; (8009e74 <xTaskIncrementTick+0x14c>)
 8009d52:	681b      	ldr	r3, [r3, #0]
 8009d54:	681b      	ldr	r3, [r3, #0]
 8009d56:	2b00      	cmp	r3, #0
 8009d58:	d00a      	beq.n	8009d70 <xTaskIncrementTick+0x48>
	__asm volatile
 8009d5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d5e:	f383 8811 	msr	BASEPRI, r3
 8009d62:	f3bf 8f6f 	isb	sy
 8009d66:	f3bf 8f4f 	dsb	sy
 8009d6a:	603b      	str	r3, [r7, #0]
}
 8009d6c:	bf00      	nop
 8009d6e:	e7fe      	b.n	8009d6e <xTaskIncrementTick+0x46>
 8009d70:	4b40      	ldr	r3, [pc, #256]	; (8009e74 <xTaskIncrementTick+0x14c>)
 8009d72:	681b      	ldr	r3, [r3, #0]
 8009d74:	60fb      	str	r3, [r7, #12]
 8009d76:	4b40      	ldr	r3, [pc, #256]	; (8009e78 <xTaskIncrementTick+0x150>)
 8009d78:	681b      	ldr	r3, [r3, #0]
 8009d7a:	4a3e      	ldr	r2, [pc, #248]	; (8009e74 <xTaskIncrementTick+0x14c>)
 8009d7c:	6013      	str	r3, [r2, #0]
 8009d7e:	4a3e      	ldr	r2, [pc, #248]	; (8009e78 <xTaskIncrementTick+0x150>)
 8009d80:	68fb      	ldr	r3, [r7, #12]
 8009d82:	6013      	str	r3, [r2, #0]
 8009d84:	4b3d      	ldr	r3, [pc, #244]	; (8009e7c <xTaskIncrementTick+0x154>)
 8009d86:	681b      	ldr	r3, [r3, #0]
 8009d88:	3301      	adds	r3, #1
 8009d8a:	4a3c      	ldr	r2, [pc, #240]	; (8009e7c <xTaskIncrementTick+0x154>)
 8009d8c:	6013      	str	r3, [r2, #0]
 8009d8e:	f000 f99f 	bl	800a0d0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8009d92:	4b3b      	ldr	r3, [pc, #236]	; (8009e80 <xTaskIncrementTick+0x158>)
 8009d94:	681b      	ldr	r3, [r3, #0]
 8009d96:	693a      	ldr	r2, [r7, #16]
 8009d98:	429a      	cmp	r2, r3
 8009d9a:	d348      	bcc.n	8009e2e <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009d9c:	4b35      	ldr	r3, [pc, #212]	; (8009e74 <xTaskIncrementTick+0x14c>)
 8009d9e:	681b      	ldr	r3, [r3, #0]
 8009da0:	681b      	ldr	r3, [r3, #0]
 8009da2:	2b00      	cmp	r3, #0
 8009da4:	d104      	bne.n	8009db0 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009da6:	4b36      	ldr	r3, [pc, #216]	; (8009e80 <xTaskIncrementTick+0x158>)
 8009da8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009dac:	601a      	str	r2, [r3, #0]
					break;
 8009dae:	e03e      	b.n	8009e2e <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009db0:	4b30      	ldr	r3, [pc, #192]	; (8009e74 <xTaskIncrementTick+0x14c>)
 8009db2:	681b      	ldr	r3, [r3, #0]
 8009db4:	68db      	ldr	r3, [r3, #12]
 8009db6:	68db      	ldr	r3, [r3, #12]
 8009db8:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8009dba:	68bb      	ldr	r3, [r7, #8]
 8009dbc:	685b      	ldr	r3, [r3, #4]
 8009dbe:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8009dc0:	693a      	ldr	r2, [r7, #16]
 8009dc2:	687b      	ldr	r3, [r7, #4]
 8009dc4:	429a      	cmp	r2, r3
 8009dc6:	d203      	bcs.n	8009dd0 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8009dc8:	4a2d      	ldr	r2, [pc, #180]	; (8009e80 <xTaskIncrementTick+0x158>)
 8009dca:	687b      	ldr	r3, [r7, #4]
 8009dcc:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8009dce:	e02e      	b.n	8009e2e <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009dd0:	68bb      	ldr	r3, [r7, #8]
 8009dd2:	3304      	adds	r3, #4
 8009dd4:	4618      	mov	r0, r3
 8009dd6:	f7ff f82a 	bl	8008e2e <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009dda:	68bb      	ldr	r3, [r7, #8]
 8009ddc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009dde:	2b00      	cmp	r3, #0
 8009de0:	d004      	beq.n	8009dec <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009de2:	68bb      	ldr	r3, [r7, #8]
 8009de4:	3318      	adds	r3, #24
 8009de6:	4618      	mov	r0, r3
 8009de8:	f7ff f821 	bl	8008e2e <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8009dec:	68bb      	ldr	r3, [r7, #8]
 8009dee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009df0:	2201      	movs	r2, #1
 8009df2:	409a      	lsls	r2, r3
 8009df4:	4b23      	ldr	r3, [pc, #140]	; (8009e84 <xTaskIncrementTick+0x15c>)
 8009df6:	681b      	ldr	r3, [r3, #0]
 8009df8:	4313      	orrs	r3, r2
 8009dfa:	4a22      	ldr	r2, [pc, #136]	; (8009e84 <xTaskIncrementTick+0x15c>)
 8009dfc:	6013      	str	r3, [r2, #0]
 8009dfe:	68bb      	ldr	r3, [r7, #8]
 8009e00:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009e02:	4613      	mov	r3, r2
 8009e04:	009b      	lsls	r3, r3, #2
 8009e06:	4413      	add	r3, r2
 8009e08:	009b      	lsls	r3, r3, #2
 8009e0a:	4a1f      	ldr	r2, [pc, #124]	; (8009e88 <xTaskIncrementTick+0x160>)
 8009e0c:	441a      	add	r2, r3
 8009e0e:	68bb      	ldr	r3, [r7, #8]
 8009e10:	3304      	adds	r3, #4
 8009e12:	4619      	mov	r1, r3
 8009e14:	4610      	mov	r0, r2
 8009e16:	f7fe ffad 	bl	8008d74 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009e1a:	68bb      	ldr	r3, [r7, #8]
 8009e1c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009e1e:	4b1b      	ldr	r3, [pc, #108]	; (8009e8c <xTaskIncrementTick+0x164>)
 8009e20:	681b      	ldr	r3, [r3, #0]
 8009e22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009e24:	429a      	cmp	r2, r3
 8009e26:	d3b9      	bcc.n	8009d9c <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8009e28:	2301      	movs	r3, #1
 8009e2a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009e2c:	e7b6      	b.n	8009d9c <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8009e2e:	4b17      	ldr	r3, [pc, #92]	; (8009e8c <xTaskIncrementTick+0x164>)
 8009e30:	681b      	ldr	r3, [r3, #0]
 8009e32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009e34:	4914      	ldr	r1, [pc, #80]	; (8009e88 <xTaskIncrementTick+0x160>)
 8009e36:	4613      	mov	r3, r2
 8009e38:	009b      	lsls	r3, r3, #2
 8009e3a:	4413      	add	r3, r2
 8009e3c:	009b      	lsls	r3, r3, #2
 8009e3e:	440b      	add	r3, r1
 8009e40:	681b      	ldr	r3, [r3, #0]
 8009e42:	2b01      	cmp	r3, #1
 8009e44:	d901      	bls.n	8009e4a <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 8009e46:	2301      	movs	r3, #1
 8009e48:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8009e4a:	4b11      	ldr	r3, [pc, #68]	; (8009e90 <xTaskIncrementTick+0x168>)
 8009e4c:	681b      	ldr	r3, [r3, #0]
 8009e4e:	2b00      	cmp	r3, #0
 8009e50:	d007      	beq.n	8009e62 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 8009e52:	2301      	movs	r3, #1
 8009e54:	617b      	str	r3, [r7, #20]
 8009e56:	e004      	b.n	8009e62 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8009e58:	4b0e      	ldr	r3, [pc, #56]	; (8009e94 <xTaskIncrementTick+0x16c>)
 8009e5a:	681b      	ldr	r3, [r3, #0]
 8009e5c:	3301      	adds	r3, #1
 8009e5e:	4a0d      	ldr	r2, [pc, #52]	; (8009e94 <xTaskIncrementTick+0x16c>)
 8009e60:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8009e62:	697b      	ldr	r3, [r7, #20]
}
 8009e64:	4618      	mov	r0, r3
 8009e66:	3718      	adds	r7, #24
 8009e68:	46bd      	mov	sp, r7
 8009e6a:	bd80      	pop	{r7, pc}
 8009e6c:	200008ec 	.word	0x200008ec
 8009e70:	200008c8 	.word	0x200008c8
 8009e74:	2000087c 	.word	0x2000087c
 8009e78:	20000880 	.word	0x20000880
 8009e7c:	200008dc 	.word	0x200008dc
 8009e80:	200008e4 	.word	0x200008e4
 8009e84:	200008cc 	.word	0x200008cc
 8009e88:	200007c8 	.word	0x200007c8
 8009e8c:	200007c4 	.word	0x200007c4
 8009e90:	200008d8 	.word	0x200008d8
 8009e94:	200008d4 	.word	0x200008d4

08009e98 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8009e98:	b480      	push	{r7}
 8009e9a:	b087      	sub	sp, #28
 8009e9c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8009e9e:	4b29      	ldr	r3, [pc, #164]	; (8009f44 <vTaskSwitchContext+0xac>)
 8009ea0:	681b      	ldr	r3, [r3, #0]
 8009ea2:	2b00      	cmp	r3, #0
 8009ea4:	d003      	beq.n	8009eae <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8009ea6:	4b28      	ldr	r3, [pc, #160]	; (8009f48 <vTaskSwitchContext+0xb0>)
 8009ea8:	2201      	movs	r2, #1
 8009eaa:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8009eac:	e044      	b.n	8009f38 <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 8009eae:	4b26      	ldr	r3, [pc, #152]	; (8009f48 <vTaskSwitchContext+0xb0>)
 8009eb0:	2200      	movs	r2, #0
 8009eb2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009eb4:	4b25      	ldr	r3, [pc, #148]	; (8009f4c <vTaskSwitchContext+0xb4>)
 8009eb6:	681b      	ldr	r3, [r3, #0]
 8009eb8:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8009eba:	68fb      	ldr	r3, [r7, #12]
 8009ebc:	fab3 f383 	clz	r3, r3
 8009ec0:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8009ec2:	7afb      	ldrb	r3, [r7, #11]
 8009ec4:	f1c3 031f 	rsb	r3, r3, #31
 8009ec8:	617b      	str	r3, [r7, #20]
 8009eca:	4921      	ldr	r1, [pc, #132]	; (8009f50 <vTaskSwitchContext+0xb8>)
 8009ecc:	697a      	ldr	r2, [r7, #20]
 8009ece:	4613      	mov	r3, r2
 8009ed0:	009b      	lsls	r3, r3, #2
 8009ed2:	4413      	add	r3, r2
 8009ed4:	009b      	lsls	r3, r3, #2
 8009ed6:	440b      	add	r3, r1
 8009ed8:	681b      	ldr	r3, [r3, #0]
 8009eda:	2b00      	cmp	r3, #0
 8009edc:	d10a      	bne.n	8009ef4 <vTaskSwitchContext+0x5c>
	__asm volatile
 8009ede:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ee2:	f383 8811 	msr	BASEPRI, r3
 8009ee6:	f3bf 8f6f 	isb	sy
 8009eea:	f3bf 8f4f 	dsb	sy
 8009eee:	607b      	str	r3, [r7, #4]
}
 8009ef0:	bf00      	nop
 8009ef2:	e7fe      	b.n	8009ef2 <vTaskSwitchContext+0x5a>
 8009ef4:	697a      	ldr	r2, [r7, #20]
 8009ef6:	4613      	mov	r3, r2
 8009ef8:	009b      	lsls	r3, r3, #2
 8009efa:	4413      	add	r3, r2
 8009efc:	009b      	lsls	r3, r3, #2
 8009efe:	4a14      	ldr	r2, [pc, #80]	; (8009f50 <vTaskSwitchContext+0xb8>)
 8009f00:	4413      	add	r3, r2
 8009f02:	613b      	str	r3, [r7, #16]
 8009f04:	693b      	ldr	r3, [r7, #16]
 8009f06:	685b      	ldr	r3, [r3, #4]
 8009f08:	685a      	ldr	r2, [r3, #4]
 8009f0a:	693b      	ldr	r3, [r7, #16]
 8009f0c:	605a      	str	r2, [r3, #4]
 8009f0e:	693b      	ldr	r3, [r7, #16]
 8009f10:	685a      	ldr	r2, [r3, #4]
 8009f12:	693b      	ldr	r3, [r7, #16]
 8009f14:	3308      	adds	r3, #8
 8009f16:	429a      	cmp	r2, r3
 8009f18:	d104      	bne.n	8009f24 <vTaskSwitchContext+0x8c>
 8009f1a:	693b      	ldr	r3, [r7, #16]
 8009f1c:	685b      	ldr	r3, [r3, #4]
 8009f1e:	685a      	ldr	r2, [r3, #4]
 8009f20:	693b      	ldr	r3, [r7, #16]
 8009f22:	605a      	str	r2, [r3, #4]
 8009f24:	693b      	ldr	r3, [r7, #16]
 8009f26:	685b      	ldr	r3, [r3, #4]
 8009f28:	68db      	ldr	r3, [r3, #12]
 8009f2a:	4a0a      	ldr	r2, [pc, #40]	; (8009f54 <vTaskSwitchContext+0xbc>)
 8009f2c:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8009f2e:	4b09      	ldr	r3, [pc, #36]	; (8009f54 <vTaskSwitchContext+0xbc>)
 8009f30:	681b      	ldr	r3, [r3, #0]
 8009f32:	334c      	adds	r3, #76	; 0x4c
 8009f34:	4a08      	ldr	r2, [pc, #32]	; (8009f58 <vTaskSwitchContext+0xc0>)
 8009f36:	6013      	str	r3, [r2, #0]
}
 8009f38:	bf00      	nop
 8009f3a:	371c      	adds	r7, #28
 8009f3c:	46bd      	mov	sp, r7
 8009f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f42:	4770      	bx	lr
 8009f44:	200008ec 	.word	0x200008ec
 8009f48:	200008d8 	.word	0x200008d8
 8009f4c:	200008cc 	.word	0x200008cc
 8009f50:	200007c8 	.word	0x200007c8
 8009f54:	200007c4 	.word	0x200007c4
 8009f58:	20000014 	.word	0x20000014

08009f5c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8009f5c:	b580      	push	{r7, lr}
 8009f5e:	b082      	sub	sp, #8
 8009f60:	af00      	add	r7, sp, #0
 8009f62:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8009f64:	f000 f852 	bl	800a00c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8009f68:	4b06      	ldr	r3, [pc, #24]	; (8009f84 <prvIdleTask+0x28>)
 8009f6a:	681b      	ldr	r3, [r3, #0]
 8009f6c:	2b01      	cmp	r3, #1
 8009f6e:	d9f9      	bls.n	8009f64 <prvIdleTask+0x8>
			{
				taskYIELD();
 8009f70:	4b05      	ldr	r3, [pc, #20]	; (8009f88 <prvIdleTask+0x2c>)
 8009f72:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009f76:	601a      	str	r2, [r3, #0]
 8009f78:	f3bf 8f4f 	dsb	sy
 8009f7c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8009f80:	e7f0      	b.n	8009f64 <prvIdleTask+0x8>
 8009f82:	bf00      	nop
 8009f84:	200007c8 	.word	0x200007c8
 8009f88:	e000ed04 	.word	0xe000ed04

08009f8c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8009f8c:	b580      	push	{r7, lr}
 8009f8e:	b082      	sub	sp, #8
 8009f90:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009f92:	2300      	movs	r3, #0
 8009f94:	607b      	str	r3, [r7, #4]
 8009f96:	e00c      	b.n	8009fb2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8009f98:	687a      	ldr	r2, [r7, #4]
 8009f9a:	4613      	mov	r3, r2
 8009f9c:	009b      	lsls	r3, r3, #2
 8009f9e:	4413      	add	r3, r2
 8009fa0:	009b      	lsls	r3, r3, #2
 8009fa2:	4a12      	ldr	r2, [pc, #72]	; (8009fec <prvInitialiseTaskLists+0x60>)
 8009fa4:	4413      	add	r3, r2
 8009fa6:	4618      	mov	r0, r3
 8009fa8:	f7fe feb7 	bl	8008d1a <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	3301      	adds	r3, #1
 8009fb0:	607b      	str	r3, [r7, #4]
 8009fb2:	687b      	ldr	r3, [r7, #4]
 8009fb4:	2b06      	cmp	r3, #6
 8009fb6:	d9ef      	bls.n	8009f98 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8009fb8:	480d      	ldr	r0, [pc, #52]	; (8009ff0 <prvInitialiseTaskLists+0x64>)
 8009fba:	f7fe feae 	bl	8008d1a <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8009fbe:	480d      	ldr	r0, [pc, #52]	; (8009ff4 <prvInitialiseTaskLists+0x68>)
 8009fc0:	f7fe feab 	bl	8008d1a <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8009fc4:	480c      	ldr	r0, [pc, #48]	; (8009ff8 <prvInitialiseTaskLists+0x6c>)
 8009fc6:	f7fe fea8 	bl	8008d1a <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8009fca:	480c      	ldr	r0, [pc, #48]	; (8009ffc <prvInitialiseTaskLists+0x70>)
 8009fcc:	f7fe fea5 	bl	8008d1a <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8009fd0:	480b      	ldr	r0, [pc, #44]	; (800a000 <prvInitialiseTaskLists+0x74>)
 8009fd2:	f7fe fea2 	bl	8008d1a <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8009fd6:	4b0b      	ldr	r3, [pc, #44]	; (800a004 <prvInitialiseTaskLists+0x78>)
 8009fd8:	4a05      	ldr	r2, [pc, #20]	; (8009ff0 <prvInitialiseTaskLists+0x64>)
 8009fda:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8009fdc:	4b0a      	ldr	r3, [pc, #40]	; (800a008 <prvInitialiseTaskLists+0x7c>)
 8009fde:	4a05      	ldr	r2, [pc, #20]	; (8009ff4 <prvInitialiseTaskLists+0x68>)
 8009fe0:	601a      	str	r2, [r3, #0]
}
 8009fe2:	bf00      	nop
 8009fe4:	3708      	adds	r7, #8
 8009fe6:	46bd      	mov	sp, r7
 8009fe8:	bd80      	pop	{r7, pc}
 8009fea:	bf00      	nop
 8009fec:	200007c8 	.word	0x200007c8
 8009ff0:	20000854 	.word	0x20000854
 8009ff4:	20000868 	.word	0x20000868
 8009ff8:	20000884 	.word	0x20000884
 8009ffc:	20000898 	.word	0x20000898
 800a000:	200008b0 	.word	0x200008b0
 800a004:	2000087c 	.word	0x2000087c
 800a008:	20000880 	.word	0x20000880

0800a00c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800a00c:	b580      	push	{r7, lr}
 800a00e:	b082      	sub	sp, #8
 800a010:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a012:	e019      	b.n	800a048 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800a014:	f000 fc46 	bl	800a8a4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a018:	4b10      	ldr	r3, [pc, #64]	; (800a05c <prvCheckTasksWaitingTermination+0x50>)
 800a01a:	68db      	ldr	r3, [r3, #12]
 800a01c:	68db      	ldr	r3, [r3, #12]
 800a01e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	3304      	adds	r3, #4
 800a024:	4618      	mov	r0, r3
 800a026:	f7fe ff02 	bl	8008e2e <uxListRemove>
				--uxCurrentNumberOfTasks;
 800a02a:	4b0d      	ldr	r3, [pc, #52]	; (800a060 <prvCheckTasksWaitingTermination+0x54>)
 800a02c:	681b      	ldr	r3, [r3, #0]
 800a02e:	3b01      	subs	r3, #1
 800a030:	4a0b      	ldr	r2, [pc, #44]	; (800a060 <prvCheckTasksWaitingTermination+0x54>)
 800a032:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800a034:	4b0b      	ldr	r3, [pc, #44]	; (800a064 <prvCheckTasksWaitingTermination+0x58>)
 800a036:	681b      	ldr	r3, [r3, #0]
 800a038:	3b01      	subs	r3, #1
 800a03a:	4a0a      	ldr	r2, [pc, #40]	; (800a064 <prvCheckTasksWaitingTermination+0x58>)
 800a03c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800a03e:	f000 fc61 	bl	800a904 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800a042:	6878      	ldr	r0, [r7, #4]
 800a044:	f000 f810 	bl	800a068 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a048:	4b06      	ldr	r3, [pc, #24]	; (800a064 <prvCheckTasksWaitingTermination+0x58>)
 800a04a:	681b      	ldr	r3, [r3, #0]
 800a04c:	2b00      	cmp	r3, #0
 800a04e:	d1e1      	bne.n	800a014 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800a050:	bf00      	nop
 800a052:	bf00      	nop
 800a054:	3708      	adds	r7, #8
 800a056:	46bd      	mov	sp, r7
 800a058:	bd80      	pop	{r7, pc}
 800a05a:	bf00      	nop
 800a05c:	20000898 	.word	0x20000898
 800a060:	200008c4 	.word	0x200008c4
 800a064:	200008ac 	.word	0x200008ac

0800a068 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800a068:	b580      	push	{r7, lr}
 800a06a:	b084      	sub	sp, #16
 800a06c:	af00      	add	r7, sp, #0
 800a06e:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	334c      	adds	r3, #76	; 0x4c
 800a074:	4618      	mov	r0, r3
 800a076:	f001 fdf5 	bl	800bc64 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800a07a:	687b      	ldr	r3, [r7, #4]
 800a07c:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 800a080:	2b00      	cmp	r3, #0
 800a082:	d108      	bne.n	800a096 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800a084:	687b      	ldr	r3, [r7, #4]
 800a086:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a088:	4618      	mov	r0, r3
 800a08a:	f000 fdf9 	bl	800ac80 <vPortFree>
				vPortFree( pxTCB );
 800a08e:	6878      	ldr	r0, [r7, #4]
 800a090:	f000 fdf6 	bl	800ac80 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800a094:	e018      	b.n	800a0c8 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 800a09c:	2b01      	cmp	r3, #1
 800a09e:	d103      	bne.n	800a0a8 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800a0a0:	6878      	ldr	r0, [r7, #4]
 800a0a2:	f000 fded 	bl	800ac80 <vPortFree>
	}
 800a0a6:	e00f      	b.n	800a0c8 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 800a0ae:	2b02      	cmp	r3, #2
 800a0b0:	d00a      	beq.n	800a0c8 <prvDeleteTCB+0x60>
	__asm volatile
 800a0b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a0b6:	f383 8811 	msr	BASEPRI, r3
 800a0ba:	f3bf 8f6f 	isb	sy
 800a0be:	f3bf 8f4f 	dsb	sy
 800a0c2:	60fb      	str	r3, [r7, #12]
}
 800a0c4:	bf00      	nop
 800a0c6:	e7fe      	b.n	800a0c6 <prvDeleteTCB+0x5e>
	}
 800a0c8:	bf00      	nop
 800a0ca:	3710      	adds	r7, #16
 800a0cc:	46bd      	mov	sp, r7
 800a0ce:	bd80      	pop	{r7, pc}

0800a0d0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800a0d0:	b480      	push	{r7}
 800a0d2:	b083      	sub	sp, #12
 800a0d4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a0d6:	4b0c      	ldr	r3, [pc, #48]	; (800a108 <prvResetNextTaskUnblockTime+0x38>)
 800a0d8:	681b      	ldr	r3, [r3, #0]
 800a0da:	681b      	ldr	r3, [r3, #0]
 800a0dc:	2b00      	cmp	r3, #0
 800a0de:	d104      	bne.n	800a0ea <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800a0e0:	4b0a      	ldr	r3, [pc, #40]	; (800a10c <prvResetNextTaskUnblockTime+0x3c>)
 800a0e2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800a0e6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800a0e8:	e008      	b.n	800a0fc <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a0ea:	4b07      	ldr	r3, [pc, #28]	; (800a108 <prvResetNextTaskUnblockTime+0x38>)
 800a0ec:	681b      	ldr	r3, [r3, #0]
 800a0ee:	68db      	ldr	r3, [r3, #12]
 800a0f0:	68db      	ldr	r3, [r3, #12]
 800a0f2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800a0f4:	687b      	ldr	r3, [r7, #4]
 800a0f6:	685b      	ldr	r3, [r3, #4]
 800a0f8:	4a04      	ldr	r2, [pc, #16]	; (800a10c <prvResetNextTaskUnblockTime+0x3c>)
 800a0fa:	6013      	str	r3, [r2, #0]
}
 800a0fc:	bf00      	nop
 800a0fe:	370c      	adds	r7, #12
 800a100:	46bd      	mov	sp, r7
 800a102:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a106:	4770      	bx	lr
 800a108:	2000087c 	.word	0x2000087c
 800a10c:	200008e4 	.word	0x200008e4

0800a110 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 800a110:	b480      	push	{r7}
 800a112:	b083      	sub	sp, #12
 800a114:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 800a116:	4b05      	ldr	r3, [pc, #20]	; (800a12c <xTaskGetCurrentTaskHandle+0x1c>)
 800a118:	681b      	ldr	r3, [r3, #0]
 800a11a:	607b      	str	r3, [r7, #4]

		return xReturn;
 800a11c:	687b      	ldr	r3, [r7, #4]
	}
 800a11e:	4618      	mov	r0, r3
 800a120:	370c      	adds	r7, #12
 800a122:	46bd      	mov	sp, r7
 800a124:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a128:	4770      	bx	lr
 800a12a:	bf00      	nop
 800a12c:	200007c4 	.word	0x200007c4

0800a130 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 800a130:	b580      	push	{r7, lr}
 800a132:	b086      	sub	sp, #24
 800a134:	af00      	add	r7, sp, #0
 800a136:	60f8      	str	r0, [r7, #12]
 800a138:	60b9      	str	r1, [r7, #8]
 800a13a:	607a      	str	r2, [r7, #4]
 800a13c:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 800a13e:	f000 fbb1 	bl	800a8a4 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 800a142:	4b29      	ldr	r3, [pc, #164]	; (800a1e8 <xTaskNotifyWait+0xb8>)
 800a144:	681b      	ldr	r3, [r3, #0]
 800a146:	f893 30b0 	ldrb.w	r3, [r3, #176]	; 0xb0
 800a14a:	b2db      	uxtb	r3, r3
 800a14c:	2b02      	cmp	r3, #2
 800a14e:	d01c      	beq.n	800a18a <xTaskNotifyWait+0x5a>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 800a150:	4b25      	ldr	r3, [pc, #148]	; (800a1e8 <xTaskNotifyWait+0xb8>)
 800a152:	681b      	ldr	r3, [r3, #0]
 800a154:	f8d3 10ac 	ldr.w	r1, [r3, #172]	; 0xac
 800a158:	68fa      	ldr	r2, [r7, #12]
 800a15a:	43d2      	mvns	r2, r2
 800a15c:	400a      	ands	r2, r1
 800a15e:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 800a162:	4b21      	ldr	r3, [pc, #132]	; (800a1e8 <xTaskNotifyWait+0xb8>)
 800a164:	681b      	ldr	r3, [r3, #0]
 800a166:	2201      	movs	r2, #1
 800a168:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0

				if( xTicksToWait > ( TickType_t ) 0 )
 800a16c:	683b      	ldr	r3, [r7, #0]
 800a16e:	2b00      	cmp	r3, #0
 800a170:	d00b      	beq.n	800a18a <xTaskNotifyWait+0x5a>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800a172:	2101      	movs	r1, #1
 800a174:	6838      	ldr	r0, [r7, #0]
 800a176:	f000 fa03 	bl	800a580 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 800a17a:	4b1c      	ldr	r3, [pc, #112]	; (800a1ec <xTaskNotifyWait+0xbc>)
 800a17c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a180:	601a      	str	r2, [r3, #0]
 800a182:	f3bf 8f4f 	dsb	sy
 800a186:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800a18a:	f000 fbbb 	bl	800a904 <vPortExitCritical>

		taskENTER_CRITICAL();
 800a18e:	f000 fb89 	bl	800a8a4 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	2b00      	cmp	r3, #0
 800a196:	d005      	beq.n	800a1a4 <xTaskNotifyWait+0x74>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 800a198:	4b13      	ldr	r3, [pc, #76]	; (800a1e8 <xTaskNotifyWait+0xb8>)
 800a19a:	681b      	ldr	r3, [r3, #0]
 800a19c:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 800a1a4:	4b10      	ldr	r3, [pc, #64]	; (800a1e8 <xTaskNotifyWait+0xb8>)
 800a1a6:	681b      	ldr	r3, [r3, #0]
 800a1a8:	f893 30b0 	ldrb.w	r3, [r3, #176]	; 0xb0
 800a1ac:	b2db      	uxtb	r3, r3
 800a1ae:	2b02      	cmp	r3, #2
 800a1b0:	d002      	beq.n	800a1b8 <xTaskNotifyWait+0x88>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 800a1b2:	2300      	movs	r3, #0
 800a1b4:	617b      	str	r3, [r7, #20]
 800a1b6:	e00a      	b.n	800a1ce <xTaskNotifyWait+0x9e>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 800a1b8:	4b0b      	ldr	r3, [pc, #44]	; (800a1e8 <xTaskNotifyWait+0xb8>)
 800a1ba:	681b      	ldr	r3, [r3, #0]
 800a1bc:	f8d3 10ac 	ldr.w	r1, [r3, #172]	; 0xac
 800a1c0:	68ba      	ldr	r2, [r7, #8]
 800a1c2:	43d2      	mvns	r2, r2
 800a1c4:	400a      	ands	r2, r1
 800a1c6:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
				xReturn = pdTRUE;
 800a1ca:	2301      	movs	r3, #1
 800a1cc:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800a1ce:	4b06      	ldr	r3, [pc, #24]	; (800a1e8 <xTaskNotifyWait+0xb8>)
 800a1d0:	681b      	ldr	r3, [r3, #0]
 800a1d2:	2200      	movs	r2, #0
 800a1d4:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
		}
		taskEXIT_CRITICAL();
 800a1d8:	f000 fb94 	bl	800a904 <vPortExitCritical>

		return xReturn;
 800a1dc:	697b      	ldr	r3, [r7, #20]
	}
 800a1de:	4618      	mov	r0, r3
 800a1e0:	3718      	adds	r7, #24
 800a1e2:	46bd      	mov	sp, r7
 800a1e4:	bd80      	pop	{r7, pc}
 800a1e6:	bf00      	nop
 800a1e8:	200007c4 	.word	0x200007c4
 800a1ec:	e000ed04 	.word	0xe000ed04

0800a1f0 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 800a1f0:	b580      	push	{r7, lr}
 800a1f2:	b08a      	sub	sp, #40	; 0x28
 800a1f4:	af00      	add	r7, sp, #0
 800a1f6:	60f8      	str	r0, [r7, #12]
 800a1f8:	60b9      	str	r1, [r7, #8]
 800a1fa:	603b      	str	r3, [r7, #0]
 800a1fc:	4613      	mov	r3, r2
 800a1fe:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 800a200:	2301      	movs	r3, #1
 800a202:	627b      	str	r3, [r7, #36]	; 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 800a204:	68fb      	ldr	r3, [r7, #12]
 800a206:	2b00      	cmp	r3, #0
 800a208:	d10a      	bne.n	800a220 <xTaskGenericNotify+0x30>
	__asm volatile
 800a20a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a20e:	f383 8811 	msr	BASEPRI, r3
 800a212:	f3bf 8f6f 	isb	sy
 800a216:	f3bf 8f4f 	dsb	sy
 800a21a:	61bb      	str	r3, [r7, #24]
}
 800a21c:	bf00      	nop
 800a21e:	e7fe      	b.n	800a21e <xTaskGenericNotify+0x2e>
		pxTCB = xTaskToNotify;
 800a220:	68fb      	ldr	r3, [r7, #12]
 800a222:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 800a224:	f000 fb3e 	bl	800a8a4 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 800a228:	683b      	ldr	r3, [r7, #0]
 800a22a:	2b00      	cmp	r3, #0
 800a22c:	d004      	beq.n	800a238 <xTaskGenericNotify+0x48>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 800a22e:	6a3b      	ldr	r3, [r7, #32]
 800a230:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 800a234:	683b      	ldr	r3, [r7, #0]
 800a236:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800a238:	6a3b      	ldr	r3, [r7, #32]
 800a23a:	f893 30b0 	ldrb.w	r3, [r3, #176]	; 0xb0
 800a23e:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800a240:	6a3b      	ldr	r3, [r7, #32]
 800a242:	2202      	movs	r2, #2
 800a244:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0

			switch( eAction )
 800a248:	79fb      	ldrb	r3, [r7, #7]
 800a24a:	2b04      	cmp	r3, #4
 800a24c:	d82d      	bhi.n	800a2aa <xTaskGenericNotify+0xba>
 800a24e:	a201      	add	r2, pc, #4	; (adr r2, 800a254 <xTaskGenericNotify+0x64>)
 800a250:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a254:	0800a2cd 	.word	0x0800a2cd
 800a258:	0800a269 	.word	0x0800a269
 800a25c:	0800a27b 	.word	0x0800a27b
 800a260:	0800a28b 	.word	0x0800a28b
 800a264:	0800a295 	.word	0x0800a295
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 800a268:	6a3b      	ldr	r3, [r7, #32]
 800a26a:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 800a26e:	68bb      	ldr	r3, [r7, #8]
 800a270:	431a      	orrs	r2, r3
 800a272:	6a3b      	ldr	r3, [r7, #32]
 800a274:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
					break;
 800a278:	e02b      	b.n	800a2d2 <xTaskGenericNotify+0xe2>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 800a27a:	6a3b      	ldr	r3, [r7, #32]
 800a27c:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800a280:	1c5a      	adds	r2, r3, #1
 800a282:	6a3b      	ldr	r3, [r7, #32]
 800a284:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
					break;
 800a288:	e023      	b.n	800a2d2 <xTaskGenericNotify+0xe2>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 800a28a:	6a3b      	ldr	r3, [r7, #32]
 800a28c:	68ba      	ldr	r2, [r7, #8]
 800a28e:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
					break;
 800a292:	e01e      	b.n	800a2d2 <xTaskGenericNotify+0xe2>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800a294:	7ffb      	ldrb	r3, [r7, #31]
 800a296:	2b02      	cmp	r3, #2
 800a298:	d004      	beq.n	800a2a4 <xTaskGenericNotify+0xb4>
					{
						pxTCB->ulNotifiedValue = ulValue;
 800a29a:	6a3b      	ldr	r3, [r7, #32]
 800a29c:	68ba      	ldr	r2, [r7, #8]
 800a29e:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 800a2a2:	e016      	b.n	800a2d2 <xTaskGenericNotify+0xe2>
						xReturn = pdFAIL;
 800a2a4:	2300      	movs	r3, #0
 800a2a6:	627b      	str	r3, [r7, #36]	; 0x24
					break;
 800a2a8:	e013      	b.n	800a2d2 <xTaskGenericNotify+0xe2>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 800a2aa:	6a3b      	ldr	r3, [r7, #32]
 800a2ac:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800a2b0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a2b4:	d00c      	beq.n	800a2d0 <xTaskGenericNotify+0xe0>
	__asm volatile
 800a2b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a2ba:	f383 8811 	msr	BASEPRI, r3
 800a2be:	f3bf 8f6f 	isb	sy
 800a2c2:	f3bf 8f4f 	dsb	sy
 800a2c6:	617b      	str	r3, [r7, #20]
}
 800a2c8:	bf00      	nop
 800a2ca:	e7fe      	b.n	800a2ca <xTaskGenericNotify+0xda>
					break;
 800a2cc:	bf00      	nop
 800a2ce:	e000      	b.n	800a2d2 <xTaskGenericNotify+0xe2>

					break;
 800a2d0:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800a2d2:	7ffb      	ldrb	r3, [r7, #31]
 800a2d4:	2b01      	cmp	r3, #1
 800a2d6:	d139      	bne.n	800a34c <xTaskGenericNotify+0x15c>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a2d8:	6a3b      	ldr	r3, [r7, #32]
 800a2da:	3304      	adds	r3, #4
 800a2dc:	4618      	mov	r0, r3
 800a2de:	f7fe fda6 	bl	8008e2e <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 800a2e2:	6a3b      	ldr	r3, [r7, #32]
 800a2e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a2e6:	2201      	movs	r2, #1
 800a2e8:	409a      	lsls	r2, r3
 800a2ea:	4b1c      	ldr	r3, [pc, #112]	; (800a35c <xTaskGenericNotify+0x16c>)
 800a2ec:	681b      	ldr	r3, [r3, #0]
 800a2ee:	4313      	orrs	r3, r2
 800a2f0:	4a1a      	ldr	r2, [pc, #104]	; (800a35c <xTaskGenericNotify+0x16c>)
 800a2f2:	6013      	str	r3, [r2, #0]
 800a2f4:	6a3b      	ldr	r3, [r7, #32]
 800a2f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a2f8:	4613      	mov	r3, r2
 800a2fa:	009b      	lsls	r3, r3, #2
 800a2fc:	4413      	add	r3, r2
 800a2fe:	009b      	lsls	r3, r3, #2
 800a300:	4a17      	ldr	r2, [pc, #92]	; (800a360 <xTaskGenericNotify+0x170>)
 800a302:	441a      	add	r2, r3
 800a304:	6a3b      	ldr	r3, [r7, #32]
 800a306:	3304      	adds	r3, #4
 800a308:	4619      	mov	r1, r3
 800a30a:	4610      	mov	r0, r2
 800a30c:	f7fe fd32 	bl	8008d74 <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800a310:	6a3b      	ldr	r3, [r7, #32]
 800a312:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a314:	2b00      	cmp	r3, #0
 800a316:	d00a      	beq.n	800a32e <xTaskGenericNotify+0x13e>
	__asm volatile
 800a318:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a31c:	f383 8811 	msr	BASEPRI, r3
 800a320:	f3bf 8f6f 	isb	sy
 800a324:	f3bf 8f4f 	dsb	sy
 800a328:	613b      	str	r3, [r7, #16]
}
 800a32a:	bf00      	nop
 800a32c:	e7fe      	b.n	800a32c <xTaskGenericNotify+0x13c>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800a32e:	6a3b      	ldr	r3, [r7, #32]
 800a330:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a332:	4b0c      	ldr	r3, [pc, #48]	; (800a364 <xTaskGenericNotify+0x174>)
 800a334:	681b      	ldr	r3, [r3, #0]
 800a336:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a338:	429a      	cmp	r2, r3
 800a33a:	d907      	bls.n	800a34c <xTaskGenericNotify+0x15c>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 800a33c:	4b0a      	ldr	r3, [pc, #40]	; (800a368 <xTaskGenericNotify+0x178>)
 800a33e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a342:	601a      	str	r2, [r3, #0]
 800a344:	f3bf 8f4f 	dsb	sy
 800a348:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800a34c:	f000 fada 	bl	800a904 <vPortExitCritical>

		return xReturn;
 800a350:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 800a352:	4618      	mov	r0, r3
 800a354:	3728      	adds	r7, #40	; 0x28
 800a356:	46bd      	mov	sp, r7
 800a358:	bd80      	pop	{r7, pc}
 800a35a:	bf00      	nop
 800a35c:	200008cc 	.word	0x200008cc
 800a360:	200007c8 	.word	0x200007c8
 800a364:	200007c4 	.word	0x200007c4
 800a368:	e000ed04 	.word	0xe000ed04

0800a36c <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 800a36c:	b580      	push	{r7, lr}
 800a36e:	b08e      	sub	sp, #56	; 0x38
 800a370:	af00      	add	r7, sp, #0
 800a372:	60f8      	str	r0, [r7, #12]
 800a374:	60b9      	str	r1, [r7, #8]
 800a376:	603b      	str	r3, [r7, #0]
 800a378:	4613      	mov	r3, r2
 800a37a:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 800a37c:	2301      	movs	r3, #1
 800a37e:	637b      	str	r3, [r7, #52]	; 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 800a380:	68fb      	ldr	r3, [r7, #12]
 800a382:	2b00      	cmp	r3, #0
 800a384:	d10a      	bne.n	800a39c <xTaskGenericNotifyFromISR+0x30>
	__asm volatile
 800a386:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a38a:	f383 8811 	msr	BASEPRI, r3
 800a38e:	f3bf 8f6f 	isb	sy
 800a392:	f3bf 8f4f 	dsb	sy
 800a396:	627b      	str	r3, [r7, #36]	; 0x24
}
 800a398:	bf00      	nop
 800a39a:	e7fe      	b.n	800a39a <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a39c:	f000 fb64 	bl	800aa68 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 800a3a0:	68fb      	ldr	r3, [r7, #12]
 800a3a2:	633b      	str	r3, [r7, #48]	; 0x30
	__asm volatile
 800a3a4:	f3ef 8211 	mrs	r2, BASEPRI
 800a3a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a3ac:	f383 8811 	msr	BASEPRI, r3
 800a3b0:	f3bf 8f6f 	isb	sy
 800a3b4:	f3bf 8f4f 	dsb	sy
 800a3b8:	623a      	str	r2, [r7, #32]
 800a3ba:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 800a3bc:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800a3be:	62fb      	str	r3, [r7, #44]	; 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 800a3c0:	683b      	ldr	r3, [r7, #0]
 800a3c2:	2b00      	cmp	r3, #0
 800a3c4:	d004      	beq.n	800a3d0 <xTaskGenericNotifyFromISR+0x64>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 800a3c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a3c8:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 800a3cc:	683b      	ldr	r3, [r7, #0]
 800a3ce:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800a3d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a3d2:	f893 30b0 	ldrb.w	r3, [r3, #176]	; 0xb0
 800a3d6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800a3da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a3dc:	2202      	movs	r2, #2
 800a3de:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0

			switch( eAction )
 800a3e2:	79fb      	ldrb	r3, [r7, #7]
 800a3e4:	2b04      	cmp	r3, #4
 800a3e6:	d82f      	bhi.n	800a448 <xTaskGenericNotifyFromISR+0xdc>
 800a3e8:	a201      	add	r2, pc, #4	; (adr r2, 800a3f0 <xTaskGenericNotifyFromISR+0x84>)
 800a3ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a3ee:	bf00      	nop
 800a3f0:	0800a46b 	.word	0x0800a46b
 800a3f4:	0800a405 	.word	0x0800a405
 800a3f8:	0800a417 	.word	0x0800a417
 800a3fc:	0800a427 	.word	0x0800a427
 800a400:	0800a431 	.word	0x0800a431
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 800a404:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a406:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 800a40a:	68bb      	ldr	r3, [r7, #8]
 800a40c:	431a      	orrs	r2, r3
 800a40e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a410:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
					break;
 800a414:	e02c      	b.n	800a470 <xTaskGenericNotifyFromISR+0x104>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 800a416:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a418:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800a41c:	1c5a      	adds	r2, r3, #1
 800a41e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a420:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
					break;
 800a424:	e024      	b.n	800a470 <xTaskGenericNotifyFromISR+0x104>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 800a426:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a428:	68ba      	ldr	r2, [r7, #8]
 800a42a:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
					break;
 800a42e:	e01f      	b.n	800a470 <xTaskGenericNotifyFromISR+0x104>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800a430:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800a434:	2b02      	cmp	r3, #2
 800a436:	d004      	beq.n	800a442 <xTaskGenericNotifyFromISR+0xd6>
					{
						pxTCB->ulNotifiedValue = ulValue;
 800a438:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a43a:	68ba      	ldr	r2, [r7, #8]
 800a43c:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 800a440:	e016      	b.n	800a470 <xTaskGenericNotifyFromISR+0x104>
						xReturn = pdFAIL;
 800a442:	2300      	movs	r3, #0
 800a444:	637b      	str	r3, [r7, #52]	; 0x34
					break;
 800a446:	e013      	b.n	800a470 <xTaskGenericNotifyFromISR+0x104>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 800a448:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a44a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800a44e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a452:	d00c      	beq.n	800a46e <xTaskGenericNotifyFromISR+0x102>
	__asm volatile
 800a454:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a458:	f383 8811 	msr	BASEPRI, r3
 800a45c:	f3bf 8f6f 	isb	sy
 800a460:	f3bf 8f4f 	dsb	sy
 800a464:	61bb      	str	r3, [r7, #24]
}
 800a466:	bf00      	nop
 800a468:	e7fe      	b.n	800a468 <xTaskGenericNotifyFromISR+0xfc>
					break;
 800a46a:	bf00      	nop
 800a46c:	e000      	b.n	800a470 <xTaskGenericNotifyFromISR+0x104>
					break;
 800a46e:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800a470:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800a474:	2b01      	cmp	r3, #1
 800a476:	d145      	bne.n	800a504 <xTaskGenericNotifyFromISR+0x198>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800a478:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a47a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a47c:	2b00      	cmp	r3, #0
 800a47e:	d00a      	beq.n	800a496 <xTaskGenericNotifyFromISR+0x12a>
	__asm volatile
 800a480:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a484:	f383 8811 	msr	BASEPRI, r3
 800a488:	f3bf 8f6f 	isb	sy
 800a48c:	f3bf 8f4f 	dsb	sy
 800a490:	617b      	str	r3, [r7, #20]
}
 800a492:	bf00      	nop
 800a494:	e7fe      	b.n	800a494 <xTaskGenericNotifyFromISR+0x128>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a496:	4b21      	ldr	r3, [pc, #132]	; (800a51c <xTaskGenericNotifyFromISR+0x1b0>)
 800a498:	681b      	ldr	r3, [r3, #0]
 800a49a:	2b00      	cmp	r3, #0
 800a49c:	d11c      	bne.n	800a4d8 <xTaskGenericNotifyFromISR+0x16c>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a49e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a4a0:	3304      	adds	r3, #4
 800a4a2:	4618      	mov	r0, r3
 800a4a4:	f7fe fcc3 	bl	8008e2e <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800a4a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a4aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a4ac:	2201      	movs	r2, #1
 800a4ae:	409a      	lsls	r2, r3
 800a4b0:	4b1b      	ldr	r3, [pc, #108]	; (800a520 <xTaskGenericNotifyFromISR+0x1b4>)
 800a4b2:	681b      	ldr	r3, [r3, #0]
 800a4b4:	4313      	orrs	r3, r2
 800a4b6:	4a1a      	ldr	r2, [pc, #104]	; (800a520 <xTaskGenericNotifyFromISR+0x1b4>)
 800a4b8:	6013      	str	r3, [r2, #0]
 800a4ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a4bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a4be:	4613      	mov	r3, r2
 800a4c0:	009b      	lsls	r3, r3, #2
 800a4c2:	4413      	add	r3, r2
 800a4c4:	009b      	lsls	r3, r3, #2
 800a4c6:	4a17      	ldr	r2, [pc, #92]	; (800a524 <xTaskGenericNotifyFromISR+0x1b8>)
 800a4c8:	441a      	add	r2, r3
 800a4ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a4cc:	3304      	adds	r3, #4
 800a4ce:	4619      	mov	r1, r3
 800a4d0:	4610      	mov	r0, r2
 800a4d2:	f7fe fc4f 	bl	8008d74 <vListInsertEnd>
 800a4d6:	e005      	b.n	800a4e4 <xTaskGenericNotifyFromISR+0x178>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 800a4d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a4da:	3318      	adds	r3, #24
 800a4dc:	4619      	mov	r1, r3
 800a4de:	4812      	ldr	r0, [pc, #72]	; (800a528 <xTaskGenericNotifyFromISR+0x1bc>)
 800a4e0:	f7fe fc48 	bl	8008d74 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800a4e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a4e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a4e8:	4b10      	ldr	r3, [pc, #64]	; (800a52c <xTaskGenericNotifyFromISR+0x1c0>)
 800a4ea:	681b      	ldr	r3, [r3, #0]
 800a4ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a4ee:	429a      	cmp	r2, r3
 800a4f0:	d908      	bls.n	800a504 <xTaskGenericNotifyFromISR+0x198>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 800a4f2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a4f4:	2b00      	cmp	r3, #0
 800a4f6:	d002      	beq.n	800a4fe <xTaskGenericNotifyFromISR+0x192>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 800a4f8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a4fa:	2201      	movs	r2, #1
 800a4fc:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 800a4fe:	4b0c      	ldr	r3, [pc, #48]	; (800a530 <xTaskGenericNotifyFromISR+0x1c4>)
 800a500:	2201      	movs	r2, #1
 800a502:	601a      	str	r2, [r3, #0]
 800a504:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a506:	613b      	str	r3, [r7, #16]
	__asm volatile
 800a508:	693b      	ldr	r3, [r7, #16]
 800a50a:	f383 8811 	msr	BASEPRI, r3
}
 800a50e:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 800a510:	6b7b      	ldr	r3, [r7, #52]	; 0x34
	}
 800a512:	4618      	mov	r0, r3
 800a514:	3738      	adds	r7, #56	; 0x38
 800a516:	46bd      	mov	sp, r7
 800a518:	bd80      	pop	{r7, pc}
 800a51a:	bf00      	nop
 800a51c:	200008ec 	.word	0x200008ec
 800a520:	200008cc 	.word	0x200008cc
 800a524:	200007c8 	.word	0x200007c8
 800a528:	20000884 	.word	0x20000884
 800a52c:	200007c4 	.word	0x200007c4
 800a530:	200008d8 	.word	0x200008d8

0800a534 <xTaskNotifyStateClear>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyStateClear( TaskHandle_t xTask )
	{
 800a534:	b580      	push	{r7, lr}
 800a536:	b084      	sub	sp, #16
 800a538:	af00      	add	r7, sp, #0
 800a53a:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;
	BaseType_t xReturn;

		/* If null is passed in here then it is the calling task that is having
		its notification state cleared. */
		pxTCB = prvGetTCBFromHandle( xTask );
 800a53c:	687b      	ldr	r3, [r7, #4]
 800a53e:	2b00      	cmp	r3, #0
 800a540:	d102      	bne.n	800a548 <xTaskNotifyStateClear+0x14>
 800a542:	4b0e      	ldr	r3, [pc, #56]	; (800a57c <xTaskNotifyStateClear+0x48>)
 800a544:	681b      	ldr	r3, [r3, #0]
 800a546:	e000      	b.n	800a54a <xTaskNotifyStateClear+0x16>
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	60bb      	str	r3, [r7, #8]

		taskENTER_CRITICAL();
 800a54c:	f000 f9aa 	bl	800a8a4 <vPortEnterCritical>
		{
			if( pxTCB->ucNotifyState == taskNOTIFICATION_RECEIVED )
 800a550:	68bb      	ldr	r3, [r7, #8]
 800a552:	f893 30b0 	ldrb.w	r3, [r3, #176]	; 0xb0
 800a556:	b2db      	uxtb	r3, r3
 800a558:	2b02      	cmp	r3, #2
 800a55a:	d106      	bne.n	800a56a <xTaskNotifyStateClear+0x36>
			{
				pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800a55c:	68bb      	ldr	r3, [r7, #8]
 800a55e:	2200      	movs	r2, #0
 800a560:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
				xReturn = pdPASS;
 800a564:	2301      	movs	r3, #1
 800a566:	60fb      	str	r3, [r7, #12]
 800a568:	e001      	b.n	800a56e <xTaskNotifyStateClear+0x3a>
			}
			else
			{
				xReturn = pdFAIL;
 800a56a:	2300      	movs	r3, #0
 800a56c:	60fb      	str	r3, [r7, #12]
			}
		}
		taskEXIT_CRITICAL();
 800a56e:	f000 f9c9 	bl	800a904 <vPortExitCritical>

		return xReturn;
 800a572:	68fb      	ldr	r3, [r7, #12]
	}
 800a574:	4618      	mov	r0, r3
 800a576:	3710      	adds	r7, #16
 800a578:	46bd      	mov	sp, r7
 800a57a:	bd80      	pop	{r7, pc}
 800a57c:	200007c4 	.word	0x200007c4

0800a580 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800a580:	b580      	push	{r7, lr}
 800a582:	b084      	sub	sp, #16
 800a584:	af00      	add	r7, sp, #0
 800a586:	6078      	str	r0, [r7, #4]
 800a588:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800a58a:	4b29      	ldr	r3, [pc, #164]	; (800a630 <prvAddCurrentTaskToDelayedList+0xb0>)
 800a58c:	681b      	ldr	r3, [r3, #0]
 800a58e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a590:	4b28      	ldr	r3, [pc, #160]	; (800a634 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a592:	681b      	ldr	r3, [r3, #0]
 800a594:	3304      	adds	r3, #4
 800a596:	4618      	mov	r0, r3
 800a598:	f7fe fc49 	bl	8008e2e <uxListRemove>
 800a59c:	4603      	mov	r3, r0
 800a59e:	2b00      	cmp	r3, #0
 800a5a0:	d10b      	bne.n	800a5ba <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800a5a2:	4b24      	ldr	r3, [pc, #144]	; (800a634 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a5a4:	681b      	ldr	r3, [r3, #0]
 800a5a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a5a8:	2201      	movs	r2, #1
 800a5aa:	fa02 f303 	lsl.w	r3, r2, r3
 800a5ae:	43da      	mvns	r2, r3
 800a5b0:	4b21      	ldr	r3, [pc, #132]	; (800a638 <prvAddCurrentTaskToDelayedList+0xb8>)
 800a5b2:	681b      	ldr	r3, [r3, #0]
 800a5b4:	4013      	ands	r3, r2
 800a5b6:	4a20      	ldr	r2, [pc, #128]	; (800a638 <prvAddCurrentTaskToDelayedList+0xb8>)
 800a5b8:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800a5ba:	687b      	ldr	r3, [r7, #4]
 800a5bc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a5c0:	d10a      	bne.n	800a5d8 <prvAddCurrentTaskToDelayedList+0x58>
 800a5c2:	683b      	ldr	r3, [r7, #0]
 800a5c4:	2b00      	cmp	r3, #0
 800a5c6:	d007      	beq.n	800a5d8 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a5c8:	4b1a      	ldr	r3, [pc, #104]	; (800a634 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a5ca:	681b      	ldr	r3, [r3, #0]
 800a5cc:	3304      	adds	r3, #4
 800a5ce:	4619      	mov	r1, r3
 800a5d0:	481a      	ldr	r0, [pc, #104]	; (800a63c <prvAddCurrentTaskToDelayedList+0xbc>)
 800a5d2:	f7fe fbcf 	bl	8008d74 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800a5d6:	e026      	b.n	800a626 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800a5d8:	68fa      	ldr	r2, [r7, #12]
 800a5da:	687b      	ldr	r3, [r7, #4]
 800a5dc:	4413      	add	r3, r2
 800a5de:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800a5e0:	4b14      	ldr	r3, [pc, #80]	; (800a634 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a5e2:	681b      	ldr	r3, [r3, #0]
 800a5e4:	68ba      	ldr	r2, [r7, #8]
 800a5e6:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800a5e8:	68ba      	ldr	r2, [r7, #8]
 800a5ea:	68fb      	ldr	r3, [r7, #12]
 800a5ec:	429a      	cmp	r2, r3
 800a5ee:	d209      	bcs.n	800a604 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a5f0:	4b13      	ldr	r3, [pc, #76]	; (800a640 <prvAddCurrentTaskToDelayedList+0xc0>)
 800a5f2:	681a      	ldr	r2, [r3, #0]
 800a5f4:	4b0f      	ldr	r3, [pc, #60]	; (800a634 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a5f6:	681b      	ldr	r3, [r3, #0]
 800a5f8:	3304      	adds	r3, #4
 800a5fa:	4619      	mov	r1, r3
 800a5fc:	4610      	mov	r0, r2
 800a5fe:	f7fe fbdd 	bl	8008dbc <vListInsert>
}
 800a602:	e010      	b.n	800a626 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a604:	4b0f      	ldr	r3, [pc, #60]	; (800a644 <prvAddCurrentTaskToDelayedList+0xc4>)
 800a606:	681a      	ldr	r2, [r3, #0]
 800a608:	4b0a      	ldr	r3, [pc, #40]	; (800a634 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a60a:	681b      	ldr	r3, [r3, #0]
 800a60c:	3304      	adds	r3, #4
 800a60e:	4619      	mov	r1, r3
 800a610:	4610      	mov	r0, r2
 800a612:	f7fe fbd3 	bl	8008dbc <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800a616:	4b0c      	ldr	r3, [pc, #48]	; (800a648 <prvAddCurrentTaskToDelayedList+0xc8>)
 800a618:	681b      	ldr	r3, [r3, #0]
 800a61a:	68ba      	ldr	r2, [r7, #8]
 800a61c:	429a      	cmp	r2, r3
 800a61e:	d202      	bcs.n	800a626 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800a620:	4a09      	ldr	r2, [pc, #36]	; (800a648 <prvAddCurrentTaskToDelayedList+0xc8>)
 800a622:	68bb      	ldr	r3, [r7, #8]
 800a624:	6013      	str	r3, [r2, #0]
}
 800a626:	bf00      	nop
 800a628:	3710      	adds	r7, #16
 800a62a:	46bd      	mov	sp, r7
 800a62c:	bd80      	pop	{r7, pc}
 800a62e:	bf00      	nop
 800a630:	200008c8 	.word	0x200008c8
 800a634:	200007c4 	.word	0x200007c4
 800a638:	200008cc 	.word	0x200008cc
 800a63c:	200008b0 	.word	0x200008b0
 800a640:	20000880 	.word	0x20000880
 800a644:	2000087c 	.word	0x2000087c
 800a648:	200008e4 	.word	0x200008e4

0800a64c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800a64c:	b480      	push	{r7}
 800a64e:	b085      	sub	sp, #20
 800a650:	af00      	add	r7, sp, #0
 800a652:	60f8      	str	r0, [r7, #12]
 800a654:	60b9      	str	r1, [r7, #8]
 800a656:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800a658:	68fb      	ldr	r3, [r7, #12]
 800a65a:	3b04      	subs	r3, #4
 800a65c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800a65e:	68fb      	ldr	r3, [r7, #12]
 800a660:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800a664:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a666:	68fb      	ldr	r3, [r7, #12]
 800a668:	3b04      	subs	r3, #4
 800a66a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800a66c:	68bb      	ldr	r3, [r7, #8]
 800a66e:	f023 0201 	bic.w	r2, r3, #1
 800a672:	68fb      	ldr	r3, [r7, #12]
 800a674:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a676:	68fb      	ldr	r3, [r7, #12]
 800a678:	3b04      	subs	r3, #4
 800a67a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800a67c:	4a0c      	ldr	r2, [pc, #48]	; (800a6b0 <pxPortInitialiseStack+0x64>)
 800a67e:	68fb      	ldr	r3, [r7, #12]
 800a680:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800a682:	68fb      	ldr	r3, [r7, #12]
 800a684:	3b14      	subs	r3, #20
 800a686:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800a688:	687a      	ldr	r2, [r7, #4]
 800a68a:	68fb      	ldr	r3, [r7, #12]
 800a68c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800a68e:	68fb      	ldr	r3, [r7, #12]
 800a690:	3b04      	subs	r3, #4
 800a692:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800a694:	68fb      	ldr	r3, [r7, #12]
 800a696:	f06f 0202 	mvn.w	r2, #2
 800a69a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800a69c:	68fb      	ldr	r3, [r7, #12]
 800a69e:	3b20      	subs	r3, #32
 800a6a0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800a6a2:	68fb      	ldr	r3, [r7, #12]
}
 800a6a4:	4618      	mov	r0, r3
 800a6a6:	3714      	adds	r7, #20
 800a6a8:	46bd      	mov	sp, r7
 800a6aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6ae:	4770      	bx	lr
 800a6b0:	0800a6b5 	.word	0x0800a6b5

0800a6b4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800a6b4:	b480      	push	{r7}
 800a6b6:	b085      	sub	sp, #20
 800a6b8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800a6ba:	2300      	movs	r3, #0
 800a6bc:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800a6be:	4b12      	ldr	r3, [pc, #72]	; (800a708 <prvTaskExitError+0x54>)
 800a6c0:	681b      	ldr	r3, [r3, #0]
 800a6c2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a6c6:	d00a      	beq.n	800a6de <prvTaskExitError+0x2a>
	__asm volatile
 800a6c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a6cc:	f383 8811 	msr	BASEPRI, r3
 800a6d0:	f3bf 8f6f 	isb	sy
 800a6d4:	f3bf 8f4f 	dsb	sy
 800a6d8:	60fb      	str	r3, [r7, #12]
}
 800a6da:	bf00      	nop
 800a6dc:	e7fe      	b.n	800a6dc <prvTaskExitError+0x28>
	__asm volatile
 800a6de:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a6e2:	f383 8811 	msr	BASEPRI, r3
 800a6e6:	f3bf 8f6f 	isb	sy
 800a6ea:	f3bf 8f4f 	dsb	sy
 800a6ee:	60bb      	str	r3, [r7, #8]
}
 800a6f0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800a6f2:	bf00      	nop
 800a6f4:	687b      	ldr	r3, [r7, #4]
 800a6f6:	2b00      	cmp	r3, #0
 800a6f8:	d0fc      	beq.n	800a6f4 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800a6fa:	bf00      	nop
 800a6fc:	bf00      	nop
 800a6fe:	3714      	adds	r7, #20
 800a700:	46bd      	mov	sp, r7
 800a702:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a706:	4770      	bx	lr
 800a708:	20000010 	.word	0x20000010
 800a70c:	00000000 	.word	0x00000000

0800a710 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800a710:	4b07      	ldr	r3, [pc, #28]	; (800a730 <pxCurrentTCBConst2>)
 800a712:	6819      	ldr	r1, [r3, #0]
 800a714:	6808      	ldr	r0, [r1, #0]
 800a716:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a71a:	f380 8809 	msr	PSP, r0
 800a71e:	f3bf 8f6f 	isb	sy
 800a722:	f04f 0000 	mov.w	r0, #0
 800a726:	f380 8811 	msr	BASEPRI, r0
 800a72a:	4770      	bx	lr
 800a72c:	f3af 8000 	nop.w

0800a730 <pxCurrentTCBConst2>:
 800a730:	200007c4 	.word	0x200007c4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800a734:	bf00      	nop
 800a736:	bf00      	nop

0800a738 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800a738:	4808      	ldr	r0, [pc, #32]	; (800a75c <prvPortStartFirstTask+0x24>)
 800a73a:	6800      	ldr	r0, [r0, #0]
 800a73c:	6800      	ldr	r0, [r0, #0]
 800a73e:	f380 8808 	msr	MSP, r0
 800a742:	f04f 0000 	mov.w	r0, #0
 800a746:	f380 8814 	msr	CONTROL, r0
 800a74a:	b662      	cpsie	i
 800a74c:	b661      	cpsie	f
 800a74e:	f3bf 8f4f 	dsb	sy
 800a752:	f3bf 8f6f 	isb	sy
 800a756:	df00      	svc	0
 800a758:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800a75a:	bf00      	nop
 800a75c:	e000ed08 	.word	0xe000ed08

0800a760 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800a760:	b580      	push	{r7, lr}
 800a762:	b086      	sub	sp, #24
 800a764:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800a766:	4b46      	ldr	r3, [pc, #280]	; (800a880 <xPortStartScheduler+0x120>)
 800a768:	681b      	ldr	r3, [r3, #0]
 800a76a:	4a46      	ldr	r2, [pc, #280]	; (800a884 <xPortStartScheduler+0x124>)
 800a76c:	4293      	cmp	r3, r2
 800a76e:	d10a      	bne.n	800a786 <xPortStartScheduler+0x26>
	__asm volatile
 800a770:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a774:	f383 8811 	msr	BASEPRI, r3
 800a778:	f3bf 8f6f 	isb	sy
 800a77c:	f3bf 8f4f 	dsb	sy
 800a780:	613b      	str	r3, [r7, #16]
}
 800a782:	bf00      	nop
 800a784:	e7fe      	b.n	800a784 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800a786:	4b3e      	ldr	r3, [pc, #248]	; (800a880 <xPortStartScheduler+0x120>)
 800a788:	681b      	ldr	r3, [r3, #0]
 800a78a:	4a3f      	ldr	r2, [pc, #252]	; (800a888 <xPortStartScheduler+0x128>)
 800a78c:	4293      	cmp	r3, r2
 800a78e:	d10a      	bne.n	800a7a6 <xPortStartScheduler+0x46>
	__asm volatile
 800a790:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a794:	f383 8811 	msr	BASEPRI, r3
 800a798:	f3bf 8f6f 	isb	sy
 800a79c:	f3bf 8f4f 	dsb	sy
 800a7a0:	60fb      	str	r3, [r7, #12]
}
 800a7a2:	bf00      	nop
 800a7a4:	e7fe      	b.n	800a7a4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800a7a6:	4b39      	ldr	r3, [pc, #228]	; (800a88c <xPortStartScheduler+0x12c>)
 800a7a8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800a7aa:	697b      	ldr	r3, [r7, #20]
 800a7ac:	781b      	ldrb	r3, [r3, #0]
 800a7ae:	b2db      	uxtb	r3, r3
 800a7b0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800a7b2:	697b      	ldr	r3, [r7, #20]
 800a7b4:	22ff      	movs	r2, #255	; 0xff
 800a7b6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800a7b8:	697b      	ldr	r3, [r7, #20]
 800a7ba:	781b      	ldrb	r3, [r3, #0]
 800a7bc:	b2db      	uxtb	r3, r3
 800a7be:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800a7c0:	78fb      	ldrb	r3, [r7, #3]
 800a7c2:	b2db      	uxtb	r3, r3
 800a7c4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800a7c8:	b2da      	uxtb	r2, r3
 800a7ca:	4b31      	ldr	r3, [pc, #196]	; (800a890 <xPortStartScheduler+0x130>)
 800a7cc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800a7ce:	4b31      	ldr	r3, [pc, #196]	; (800a894 <xPortStartScheduler+0x134>)
 800a7d0:	2207      	movs	r2, #7
 800a7d2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a7d4:	e009      	b.n	800a7ea <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800a7d6:	4b2f      	ldr	r3, [pc, #188]	; (800a894 <xPortStartScheduler+0x134>)
 800a7d8:	681b      	ldr	r3, [r3, #0]
 800a7da:	3b01      	subs	r3, #1
 800a7dc:	4a2d      	ldr	r2, [pc, #180]	; (800a894 <xPortStartScheduler+0x134>)
 800a7de:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800a7e0:	78fb      	ldrb	r3, [r7, #3]
 800a7e2:	b2db      	uxtb	r3, r3
 800a7e4:	005b      	lsls	r3, r3, #1
 800a7e6:	b2db      	uxtb	r3, r3
 800a7e8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a7ea:	78fb      	ldrb	r3, [r7, #3]
 800a7ec:	b2db      	uxtb	r3, r3
 800a7ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a7f2:	2b80      	cmp	r3, #128	; 0x80
 800a7f4:	d0ef      	beq.n	800a7d6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800a7f6:	4b27      	ldr	r3, [pc, #156]	; (800a894 <xPortStartScheduler+0x134>)
 800a7f8:	681b      	ldr	r3, [r3, #0]
 800a7fa:	f1c3 0307 	rsb	r3, r3, #7
 800a7fe:	2b04      	cmp	r3, #4
 800a800:	d00a      	beq.n	800a818 <xPortStartScheduler+0xb8>
	__asm volatile
 800a802:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a806:	f383 8811 	msr	BASEPRI, r3
 800a80a:	f3bf 8f6f 	isb	sy
 800a80e:	f3bf 8f4f 	dsb	sy
 800a812:	60bb      	str	r3, [r7, #8]
}
 800a814:	bf00      	nop
 800a816:	e7fe      	b.n	800a816 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800a818:	4b1e      	ldr	r3, [pc, #120]	; (800a894 <xPortStartScheduler+0x134>)
 800a81a:	681b      	ldr	r3, [r3, #0]
 800a81c:	021b      	lsls	r3, r3, #8
 800a81e:	4a1d      	ldr	r2, [pc, #116]	; (800a894 <xPortStartScheduler+0x134>)
 800a820:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800a822:	4b1c      	ldr	r3, [pc, #112]	; (800a894 <xPortStartScheduler+0x134>)
 800a824:	681b      	ldr	r3, [r3, #0]
 800a826:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800a82a:	4a1a      	ldr	r2, [pc, #104]	; (800a894 <xPortStartScheduler+0x134>)
 800a82c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800a82e:	687b      	ldr	r3, [r7, #4]
 800a830:	b2da      	uxtb	r2, r3
 800a832:	697b      	ldr	r3, [r7, #20]
 800a834:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800a836:	4b18      	ldr	r3, [pc, #96]	; (800a898 <xPortStartScheduler+0x138>)
 800a838:	681b      	ldr	r3, [r3, #0]
 800a83a:	4a17      	ldr	r2, [pc, #92]	; (800a898 <xPortStartScheduler+0x138>)
 800a83c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800a840:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800a842:	4b15      	ldr	r3, [pc, #84]	; (800a898 <xPortStartScheduler+0x138>)
 800a844:	681b      	ldr	r3, [r3, #0]
 800a846:	4a14      	ldr	r2, [pc, #80]	; (800a898 <xPortStartScheduler+0x138>)
 800a848:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800a84c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800a84e:	f000 f8dd 	bl	800aa0c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800a852:	4b12      	ldr	r3, [pc, #72]	; (800a89c <xPortStartScheduler+0x13c>)
 800a854:	2200      	movs	r2, #0
 800a856:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800a858:	f000 f8fc 	bl	800aa54 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800a85c:	4b10      	ldr	r3, [pc, #64]	; (800a8a0 <xPortStartScheduler+0x140>)
 800a85e:	681b      	ldr	r3, [r3, #0]
 800a860:	4a0f      	ldr	r2, [pc, #60]	; (800a8a0 <xPortStartScheduler+0x140>)
 800a862:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800a866:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800a868:	f7ff ff66 	bl	800a738 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800a86c:	f7ff fb14 	bl	8009e98 <vTaskSwitchContext>
	prvTaskExitError();
 800a870:	f7ff ff20 	bl	800a6b4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800a874:	2300      	movs	r3, #0
}
 800a876:	4618      	mov	r0, r3
 800a878:	3718      	adds	r7, #24
 800a87a:	46bd      	mov	sp, r7
 800a87c:	bd80      	pop	{r7, pc}
 800a87e:	bf00      	nop
 800a880:	e000ed00 	.word	0xe000ed00
 800a884:	410fc271 	.word	0x410fc271
 800a888:	410fc270 	.word	0x410fc270
 800a88c:	e000e400 	.word	0xe000e400
 800a890:	200008f0 	.word	0x200008f0
 800a894:	200008f4 	.word	0x200008f4
 800a898:	e000ed20 	.word	0xe000ed20
 800a89c:	20000010 	.word	0x20000010
 800a8a0:	e000ef34 	.word	0xe000ef34

0800a8a4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800a8a4:	b480      	push	{r7}
 800a8a6:	b083      	sub	sp, #12
 800a8a8:	af00      	add	r7, sp, #0
	__asm volatile
 800a8aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a8ae:	f383 8811 	msr	BASEPRI, r3
 800a8b2:	f3bf 8f6f 	isb	sy
 800a8b6:	f3bf 8f4f 	dsb	sy
 800a8ba:	607b      	str	r3, [r7, #4]
}
 800a8bc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800a8be:	4b0f      	ldr	r3, [pc, #60]	; (800a8fc <vPortEnterCritical+0x58>)
 800a8c0:	681b      	ldr	r3, [r3, #0]
 800a8c2:	3301      	adds	r3, #1
 800a8c4:	4a0d      	ldr	r2, [pc, #52]	; (800a8fc <vPortEnterCritical+0x58>)
 800a8c6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800a8c8:	4b0c      	ldr	r3, [pc, #48]	; (800a8fc <vPortEnterCritical+0x58>)
 800a8ca:	681b      	ldr	r3, [r3, #0]
 800a8cc:	2b01      	cmp	r3, #1
 800a8ce:	d10f      	bne.n	800a8f0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800a8d0:	4b0b      	ldr	r3, [pc, #44]	; (800a900 <vPortEnterCritical+0x5c>)
 800a8d2:	681b      	ldr	r3, [r3, #0]
 800a8d4:	b2db      	uxtb	r3, r3
 800a8d6:	2b00      	cmp	r3, #0
 800a8d8:	d00a      	beq.n	800a8f0 <vPortEnterCritical+0x4c>
	__asm volatile
 800a8da:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a8de:	f383 8811 	msr	BASEPRI, r3
 800a8e2:	f3bf 8f6f 	isb	sy
 800a8e6:	f3bf 8f4f 	dsb	sy
 800a8ea:	603b      	str	r3, [r7, #0]
}
 800a8ec:	bf00      	nop
 800a8ee:	e7fe      	b.n	800a8ee <vPortEnterCritical+0x4a>
	}
}
 800a8f0:	bf00      	nop
 800a8f2:	370c      	adds	r7, #12
 800a8f4:	46bd      	mov	sp, r7
 800a8f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8fa:	4770      	bx	lr
 800a8fc:	20000010 	.word	0x20000010
 800a900:	e000ed04 	.word	0xe000ed04

0800a904 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800a904:	b480      	push	{r7}
 800a906:	b083      	sub	sp, #12
 800a908:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800a90a:	4b12      	ldr	r3, [pc, #72]	; (800a954 <vPortExitCritical+0x50>)
 800a90c:	681b      	ldr	r3, [r3, #0]
 800a90e:	2b00      	cmp	r3, #0
 800a910:	d10a      	bne.n	800a928 <vPortExitCritical+0x24>
	__asm volatile
 800a912:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a916:	f383 8811 	msr	BASEPRI, r3
 800a91a:	f3bf 8f6f 	isb	sy
 800a91e:	f3bf 8f4f 	dsb	sy
 800a922:	607b      	str	r3, [r7, #4]
}
 800a924:	bf00      	nop
 800a926:	e7fe      	b.n	800a926 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800a928:	4b0a      	ldr	r3, [pc, #40]	; (800a954 <vPortExitCritical+0x50>)
 800a92a:	681b      	ldr	r3, [r3, #0]
 800a92c:	3b01      	subs	r3, #1
 800a92e:	4a09      	ldr	r2, [pc, #36]	; (800a954 <vPortExitCritical+0x50>)
 800a930:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800a932:	4b08      	ldr	r3, [pc, #32]	; (800a954 <vPortExitCritical+0x50>)
 800a934:	681b      	ldr	r3, [r3, #0]
 800a936:	2b00      	cmp	r3, #0
 800a938:	d105      	bne.n	800a946 <vPortExitCritical+0x42>
 800a93a:	2300      	movs	r3, #0
 800a93c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a93e:	683b      	ldr	r3, [r7, #0]
 800a940:	f383 8811 	msr	BASEPRI, r3
}
 800a944:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800a946:	bf00      	nop
 800a948:	370c      	adds	r7, #12
 800a94a:	46bd      	mov	sp, r7
 800a94c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a950:	4770      	bx	lr
 800a952:	bf00      	nop
 800a954:	20000010 	.word	0x20000010
	...

0800a960 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800a960:	f3ef 8009 	mrs	r0, PSP
 800a964:	f3bf 8f6f 	isb	sy
 800a968:	4b15      	ldr	r3, [pc, #84]	; (800a9c0 <pxCurrentTCBConst>)
 800a96a:	681a      	ldr	r2, [r3, #0]
 800a96c:	f01e 0f10 	tst.w	lr, #16
 800a970:	bf08      	it	eq
 800a972:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800a976:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a97a:	6010      	str	r0, [r2, #0]
 800a97c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800a980:	f04f 0050 	mov.w	r0, #80	; 0x50
 800a984:	f380 8811 	msr	BASEPRI, r0
 800a988:	f3bf 8f4f 	dsb	sy
 800a98c:	f3bf 8f6f 	isb	sy
 800a990:	f7ff fa82 	bl	8009e98 <vTaskSwitchContext>
 800a994:	f04f 0000 	mov.w	r0, #0
 800a998:	f380 8811 	msr	BASEPRI, r0
 800a99c:	bc09      	pop	{r0, r3}
 800a99e:	6819      	ldr	r1, [r3, #0]
 800a9a0:	6808      	ldr	r0, [r1, #0]
 800a9a2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a9a6:	f01e 0f10 	tst.w	lr, #16
 800a9aa:	bf08      	it	eq
 800a9ac:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800a9b0:	f380 8809 	msr	PSP, r0
 800a9b4:	f3bf 8f6f 	isb	sy
 800a9b8:	4770      	bx	lr
 800a9ba:	bf00      	nop
 800a9bc:	f3af 8000 	nop.w

0800a9c0 <pxCurrentTCBConst>:
 800a9c0:	200007c4 	.word	0x200007c4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800a9c4:	bf00      	nop
 800a9c6:	bf00      	nop

0800a9c8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800a9c8:	b580      	push	{r7, lr}
 800a9ca:	b082      	sub	sp, #8
 800a9cc:	af00      	add	r7, sp, #0
	__asm volatile
 800a9ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a9d2:	f383 8811 	msr	BASEPRI, r3
 800a9d6:	f3bf 8f6f 	isb	sy
 800a9da:	f3bf 8f4f 	dsb	sy
 800a9de:	607b      	str	r3, [r7, #4]
}
 800a9e0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800a9e2:	f7ff f9a1 	bl	8009d28 <xTaskIncrementTick>
 800a9e6:	4603      	mov	r3, r0
 800a9e8:	2b00      	cmp	r3, #0
 800a9ea:	d003      	beq.n	800a9f4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800a9ec:	4b06      	ldr	r3, [pc, #24]	; (800aa08 <SysTick_Handler+0x40>)
 800a9ee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a9f2:	601a      	str	r2, [r3, #0]
 800a9f4:	2300      	movs	r3, #0
 800a9f6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a9f8:	683b      	ldr	r3, [r7, #0]
 800a9fa:	f383 8811 	msr	BASEPRI, r3
}
 800a9fe:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800aa00:	bf00      	nop
 800aa02:	3708      	adds	r7, #8
 800aa04:	46bd      	mov	sp, r7
 800aa06:	bd80      	pop	{r7, pc}
 800aa08:	e000ed04 	.word	0xe000ed04

0800aa0c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800aa0c:	b480      	push	{r7}
 800aa0e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800aa10:	4b0b      	ldr	r3, [pc, #44]	; (800aa40 <vPortSetupTimerInterrupt+0x34>)
 800aa12:	2200      	movs	r2, #0
 800aa14:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800aa16:	4b0b      	ldr	r3, [pc, #44]	; (800aa44 <vPortSetupTimerInterrupt+0x38>)
 800aa18:	2200      	movs	r2, #0
 800aa1a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800aa1c:	4b0a      	ldr	r3, [pc, #40]	; (800aa48 <vPortSetupTimerInterrupt+0x3c>)
 800aa1e:	681b      	ldr	r3, [r3, #0]
 800aa20:	4a0a      	ldr	r2, [pc, #40]	; (800aa4c <vPortSetupTimerInterrupt+0x40>)
 800aa22:	fba2 2303 	umull	r2, r3, r2, r3
 800aa26:	099b      	lsrs	r3, r3, #6
 800aa28:	4a09      	ldr	r2, [pc, #36]	; (800aa50 <vPortSetupTimerInterrupt+0x44>)
 800aa2a:	3b01      	subs	r3, #1
 800aa2c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800aa2e:	4b04      	ldr	r3, [pc, #16]	; (800aa40 <vPortSetupTimerInterrupt+0x34>)
 800aa30:	2207      	movs	r2, #7
 800aa32:	601a      	str	r2, [r3, #0]
}
 800aa34:	bf00      	nop
 800aa36:	46bd      	mov	sp, r7
 800aa38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa3c:	4770      	bx	lr
 800aa3e:	bf00      	nop
 800aa40:	e000e010 	.word	0xe000e010
 800aa44:	e000e018 	.word	0xe000e018
 800aa48:	20000004 	.word	0x20000004
 800aa4c:	10624dd3 	.word	0x10624dd3
 800aa50:	e000e014 	.word	0xe000e014

0800aa54 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800aa54:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800aa64 <vPortEnableVFP+0x10>
 800aa58:	6801      	ldr	r1, [r0, #0]
 800aa5a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800aa5e:	6001      	str	r1, [r0, #0]
 800aa60:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800aa62:	bf00      	nop
 800aa64:	e000ed88 	.word	0xe000ed88

0800aa68 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800aa68:	b480      	push	{r7}
 800aa6a:	b085      	sub	sp, #20
 800aa6c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800aa6e:	f3ef 8305 	mrs	r3, IPSR
 800aa72:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800aa74:	68fb      	ldr	r3, [r7, #12]
 800aa76:	2b0f      	cmp	r3, #15
 800aa78:	d914      	bls.n	800aaa4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800aa7a:	4a17      	ldr	r2, [pc, #92]	; (800aad8 <vPortValidateInterruptPriority+0x70>)
 800aa7c:	68fb      	ldr	r3, [r7, #12]
 800aa7e:	4413      	add	r3, r2
 800aa80:	781b      	ldrb	r3, [r3, #0]
 800aa82:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800aa84:	4b15      	ldr	r3, [pc, #84]	; (800aadc <vPortValidateInterruptPriority+0x74>)
 800aa86:	781b      	ldrb	r3, [r3, #0]
 800aa88:	7afa      	ldrb	r2, [r7, #11]
 800aa8a:	429a      	cmp	r2, r3
 800aa8c:	d20a      	bcs.n	800aaa4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800aa8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa92:	f383 8811 	msr	BASEPRI, r3
 800aa96:	f3bf 8f6f 	isb	sy
 800aa9a:	f3bf 8f4f 	dsb	sy
 800aa9e:	607b      	str	r3, [r7, #4]
}
 800aaa0:	bf00      	nop
 800aaa2:	e7fe      	b.n	800aaa2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800aaa4:	4b0e      	ldr	r3, [pc, #56]	; (800aae0 <vPortValidateInterruptPriority+0x78>)
 800aaa6:	681b      	ldr	r3, [r3, #0]
 800aaa8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800aaac:	4b0d      	ldr	r3, [pc, #52]	; (800aae4 <vPortValidateInterruptPriority+0x7c>)
 800aaae:	681b      	ldr	r3, [r3, #0]
 800aab0:	429a      	cmp	r2, r3
 800aab2:	d90a      	bls.n	800aaca <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800aab4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aab8:	f383 8811 	msr	BASEPRI, r3
 800aabc:	f3bf 8f6f 	isb	sy
 800aac0:	f3bf 8f4f 	dsb	sy
 800aac4:	603b      	str	r3, [r7, #0]
}
 800aac6:	bf00      	nop
 800aac8:	e7fe      	b.n	800aac8 <vPortValidateInterruptPriority+0x60>
	}
 800aaca:	bf00      	nop
 800aacc:	3714      	adds	r7, #20
 800aace:	46bd      	mov	sp, r7
 800aad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aad4:	4770      	bx	lr
 800aad6:	bf00      	nop
 800aad8:	e000e3f0 	.word	0xe000e3f0
 800aadc:	200008f0 	.word	0x200008f0
 800aae0:	e000ed0c 	.word	0xe000ed0c
 800aae4:	200008f4 	.word	0x200008f4

0800aae8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800aae8:	b580      	push	{r7, lr}
 800aaea:	b08a      	sub	sp, #40	; 0x28
 800aaec:	af00      	add	r7, sp, #0
 800aaee:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800aaf0:	2300      	movs	r3, #0
 800aaf2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800aaf4:	f7ff f85e 	bl	8009bb4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800aaf8:	4b5b      	ldr	r3, [pc, #364]	; (800ac68 <pvPortMalloc+0x180>)
 800aafa:	681b      	ldr	r3, [r3, #0]
 800aafc:	2b00      	cmp	r3, #0
 800aafe:	d101      	bne.n	800ab04 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800ab00:	f000 f920 	bl	800ad44 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800ab04:	4b59      	ldr	r3, [pc, #356]	; (800ac6c <pvPortMalloc+0x184>)
 800ab06:	681a      	ldr	r2, [r3, #0]
 800ab08:	687b      	ldr	r3, [r7, #4]
 800ab0a:	4013      	ands	r3, r2
 800ab0c:	2b00      	cmp	r3, #0
 800ab0e:	f040 8093 	bne.w	800ac38 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800ab12:	687b      	ldr	r3, [r7, #4]
 800ab14:	2b00      	cmp	r3, #0
 800ab16:	d01d      	beq.n	800ab54 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800ab18:	2208      	movs	r2, #8
 800ab1a:	687b      	ldr	r3, [r7, #4]
 800ab1c:	4413      	add	r3, r2
 800ab1e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800ab20:	687b      	ldr	r3, [r7, #4]
 800ab22:	f003 0307 	and.w	r3, r3, #7
 800ab26:	2b00      	cmp	r3, #0
 800ab28:	d014      	beq.n	800ab54 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800ab2a:	687b      	ldr	r3, [r7, #4]
 800ab2c:	f023 0307 	bic.w	r3, r3, #7
 800ab30:	3308      	adds	r3, #8
 800ab32:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800ab34:	687b      	ldr	r3, [r7, #4]
 800ab36:	f003 0307 	and.w	r3, r3, #7
 800ab3a:	2b00      	cmp	r3, #0
 800ab3c:	d00a      	beq.n	800ab54 <pvPortMalloc+0x6c>
	__asm volatile
 800ab3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab42:	f383 8811 	msr	BASEPRI, r3
 800ab46:	f3bf 8f6f 	isb	sy
 800ab4a:	f3bf 8f4f 	dsb	sy
 800ab4e:	617b      	str	r3, [r7, #20]
}
 800ab50:	bf00      	nop
 800ab52:	e7fe      	b.n	800ab52 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800ab54:	687b      	ldr	r3, [r7, #4]
 800ab56:	2b00      	cmp	r3, #0
 800ab58:	d06e      	beq.n	800ac38 <pvPortMalloc+0x150>
 800ab5a:	4b45      	ldr	r3, [pc, #276]	; (800ac70 <pvPortMalloc+0x188>)
 800ab5c:	681b      	ldr	r3, [r3, #0]
 800ab5e:	687a      	ldr	r2, [r7, #4]
 800ab60:	429a      	cmp	r2, r3
 800ab62:	d869      	bhi.n	800ac38 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800ab64:	4b43      	ldr	r3, [pc, #268]	; (800ac74 <pvPortMalloc+0x18c>)
 800ab66:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800ab68:	4b42      	ldr	r3, [pc, #264]	; (800ac74 <pvPortMalloc+0x18c>)
 800ab6a:	681b      	ldr	r3, [r3, #0]
 800ab6c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800ab6e:	e004      	b.n	800ab7a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800ab70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab72:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800ab74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab76:	681b      	ldr	r3, [r3, #0]
 800ab78:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800ab7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab7c:	685b      	ldr	r3, [r3, #4]
 800ab7e:	687a      	ldr	r2, [r7, #4]
 800ab80:	429a      	cmp	r2, r3
 800ab82:	d903      	bls.n	800ab8c <pvPortMalloc+0xa4>
 800ab84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab86:	681b      	ldr	r3, [r3, #0]
 800ab88:	2b00      	cmp	r3, #0
 800ab8a:	d1f1      	bne.n	800ab70 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800ab8c:	4b36      	ldr	r3, [pc, #216]	; (800ac68 <pvPortMalloc+0x180>)
 800ab8e:	681b      	ldr	r3, [r3, #0]
 800ab90:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ab92:	429a      	cmp	r2, r3
 800ab94:	d050      	beq.n	800ac38 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800ab96:	6a3b      	ldr	r3, [r7, #32]
 800ab98:	681b      	ldr	r3, [r3, #0]
 800ab9a:	2208      	movs	r2, #8
 800ab9c:	4413      	add	r3, r2
 800ab9e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800aba0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aba2:	681a      	ldr	r2, [r3, #0]
 800aba4:	6a3b      	ldr	r3, [r7, #32]
 800aba6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800aba8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800abaa:	685a      	ldr	r2, [r3, #4]
 800abac:	687b      	ldr	r3, [r7, #4]
 800abae:	1ad2      	subs	r2, r2, r3
 800abb0:	2308      	movs	r3, #8
 800abb2:	005b      	lsls	r3, r3, #1
 800abb4:	429a      	cmp	r2, r3
 800abb6:	d91f      	bls.n	800abf8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800abb8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800abba:	687b      	ldr	r3, [r7, #4]
 800abbc:	4413      	add	r3, r2
 800abbe:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800abc0:	69bb      	ldr	r3, [r7, #24]
 800abc2:	f003 0307 	and.w	r3, r3, #7
 800abc6:	2b00      	cmp	r3, #0
 800abc8:	d00a      	beq.n	800abe0 <pvPortMalloc+0xf8>
	__asm volatile
 800abca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800abce:	f383 8811 	msr	BASEPRI, r3
 800abd2:	f3bf 8f6f 	isb	sy
 800abd6:	f3bf 8f4f 	dsb	sy
 800abda:	613b      	str	r3, [r7, #16]
}
 800abdc:	bf00      	nop
 800abde:	e7fe      	b.n	800abde <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800abe0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800abe2:	685a      	ldr	r2, [r3, #4]
 800abe4:	687b      	ldr	r3, [r7, #4]
 800abe6:	1ad2      	subs	r2, r2, r3
 800abe8:	69bb      	ldr	r3, [r7, #24]
 800abea:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800abec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800abee:	687a      	ldr	r2, [r7, #4]
 800abf0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800abf2:	69b8      	ldr	r0, [r7, #24]
 800abf4:	f000 f908 	bl	800ae08 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800abf8:	4b1d      	ldr	r3, [pc, #116]	; (800ac70 <pvPortMalloc+0x188>)
 800abfa:	681a      	ldr	r2, [r3, #0]
 800abfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800abfe:	685b      	ldr	r3, [r3, #4]
 800ac00:	1ad3      	subs	r3, r2, r3
 800ac02:	4a1b      	ldr	r2, [pc, #108]	; (800ac70 <pvPortMalloc+0x188>)
 800ac04:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800ac06:	4b1a      	ldr	r3, [pc, #104]	; (800ac70 <pvPortMalloc+0x188>)
 800ac08:	681a      	ldr	r2, [r3, #0]
 800ac0a:	4b1b      	ldr	r3, [pc, #108]	; (800ac78 <pvPortMalloc+0x190>)
 800ac0c:	681b      	ldr	r3, [r3, #0]
 800ac0e:	429a      	cmp	r2, r3
 800ac10:	d203      	bcs.n	800ac1a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800ac12:	4b17      	ldr	r3, [pc, #92]	; (800ac70 <pvPortMalloc+0x188>)
 800ac14:	681b      	ldr	r3, [r3, #0]
 800ac16:	4a18      	ldr	r2, [pc, #96]	; (800ac78 <pvPortMalloc+0x190>)
 800ac18:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800ac1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ac1c:	685a      	ldr	r2, [r3, #4]
 800ac1e:	4b13      	ldr	r3, [pc, #76]	; (800ac6c <pvPortMalloc+0x184>)
 800ac20:	681b      	ldr	r3, [r3, #0]
 800ac22:	431a      	orrs	r2, r3
 800ac24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ac26:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800ac28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ac2a:	2200      	movs	r2, #0
 800ac2c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800ac2e:	4b13      	ldr	r3, [pc, #76]	; (800ac7c <pvPortMalloc+0x194>)
 800ac30:	681b      	ldr	r3, [r3, #0]
 800ac32:	3301      	adds	r3, #1
 800ac34:	4a11      	ldr	r2, [pc, #68]	; (800ac7c <pvPortMalloc+0x194>)
 800ac36:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800ac38:	f7fe ffca 	bl	8009bd0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800ac3c:	69fb      	ldr	r3, [r7, #28]
 800ac3e:	f003 0307 	and.w	r3, r3, #7
 800ac42:	2b00      	cmp	r3, #0
 800ac44:	d00a      	beq.n	800ac5c <pvPortMalloc+0x174>
	__asm volatile
 800ac46:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac4a:	f383 8811 	msr	BASEPRI, r3
 800ac4e:	f3bf 8f6f 	isb	sy
 800ac52:	f3bf 8f4f 	dsb	sy
 800ac56:	60fb      	str	r3, [r7, #12]
}
 800ac58:	bf00      	nop
 800ac5a:	e7fe      	b.n	800ac5a <pvPortMalloc+0x172>
	return pvReturn;
 800ac5c:	69fb      	ldr	r3, [r7, #28]
}
 800ac5e:	4618      	mov	r0, r3
 800ac60:	3728      	adds	r7, #40	; 0x28
 800ac62:	46bd      	mov	sp, r7
 800ac64:	bd80      	pop	{r7, pc}
 800ac66:	bf00      	nop
 800ac68:	20004500 	.word	0x20004500
 800ac6c:	20004514 	.word	0x20004514
 800ac70:	20004504 	.word	0x20004504
 800ac74:	200044f8 	.word	0x200044f8
 800ac78:	20004508 	.word	0x20004508
 800ac7c:	2000450c 	.word	0x2000450c

0800ac80 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800ac80:	b580      	push	{r7, lr}
 800ac82:	b086      	sub	sp, #24
 800ac84:	af00      	add	r7, sp, #0
 800ac86:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800ac88:	687b      	ldr	r3, [r7, #4]
 800ac8a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800ac8c:	687b      	ldr	r3, [r7, #4]
 800ac8e:	2b00      	cmp	r3, #0
 800ac90:	d04d      	beq.n	800ad2e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800ac92:	2308      	movs	r3, #8
 800ac94:	425b      	negs	r3, r3
 800ac96:	697a      	ldr	r2, [r7, #20]
 800ac98:	4413      	add	r3, r2
 800ac9a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800ac9c:	697b      	ldr	r3, [r7, #20]
 800ac9e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800aca0:	693b      	ldr	r3, [r7, #16]
 800aca2:	685a      	ldr	r2, [r3, #4]
 800aca4:	4b24      	ldr	r3, [pc, #144]	; (800ad38 <vPortFree+0xb8>)
 800aca6:	681b      	ldr	r3, [r3, #0]
 800aca8:	4013      	ands	r3, r2
 800acaa:	2b00      	cmp	r3, #0
 800acac:	d10a      	bne.n	800acc4 <vPortFree+0x44>
	__asm volatile
 800acae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800acb2:	f383 8811 	msr	BASEPRI, r3
 800acb6:	f3bf 8f6f 	isb	sy
 800acba:	f3bf 8f4f 	dsb	sy
 800acbe:	60fb      	str	r3, [r7, #12]
}
 800acc0:	bf00      	nop
 800acc2:	e7fe      	b.n	800acc2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800acc4:	693b      	ldr	r3, [r7, #16]
 800acc6:	681b      	ldr	r3, [r3, #0]
 800acc8:	2b00      	cmp	r3, #0
 800acca:	d00a      	beq.n	800ace2 <vPortFree+0x62>
	__asm volatile
 800accc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800acd0:	f383 8811 	msr	BASEPRI, r3
 800acd4:	f3bf 8f6f 	isb	sy
 800acd8:	f3bf 8f4f 	dsb	sy
 800acdc:	60bb      	str	r3, [r7, #8]
}
 800acde:	bf00      	nop
 800ace0:	e7fe      	b.n	800ace0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800ace2:	693b      	ldr	r3, [r7, #16]
 800ace4:	685a      	ldr	r2, [r3, #4]
 800ace6:	4b14      	ldr	r3, [pc, #80]	; (800ad38 <vPortFree+0xb8>)
 800ace8:	681b      	ldr	r3, [r3, #0]
 800acea:	4013      	ands	r3, r2
 800acec:	2b00      	cmp	r3, #0
 800acee:	d01e      	beq.n	800ad2e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800acf0:	693b      	ldr	r3, [r7, #16]
 800acf2:	681b      	ldr	r3, [r3, #0]
 800acf4:	2b00      	cmp	r3, #0
 800acf6:	d11a      	bne.n	800ad2e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800acf8:	693b      	ldr	r3, [r7, #16]
 800acfa:	685a      	ldr	r2, [r3, #4]
 800acfc:	4b0e      	ldr	r3, [pc, #56]	; (800ad38 <vPortFree+0xb8>)
 800acfe:	681b      	ldr	r3, [r3, #0]
 800ad00:	43db      	mvns	r3, r3
 800ad02:	401a      	ands	r2, r3
 800ad04:	693b      	ldr	r3, [r7, #16]
 800ad06:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800ad08:	f7fe ff54 	bl	8009bb4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800ad0c:	693b      	ldr	r3, [r7, #16]
 800ad0e:	685a      	ldr	r2, [r3, #4]
 800ad10:	4b0a      	ldr	r3, [pc, #40]	; (800ad3c <vPortFree+0xbc>)
 800ad12:	681b      	ldr	r3, [r3, #0]
 800ad14:	4413      	add	r3, r2
 800ad16:	4a09      	ldr	r2, [pc, #36]	; (800ad3c <vPortFree+0xbc>)
 800ad18:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800ad1a:	6938      	ldr	r0, [r7, #16]
 800ad1c:	f000 f874 	bl	800ae08 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800ad20:	4b07      	ldr	r3, [pc, #28]	; (800ad40 <vPortFree+0xc0>)
 800ad22:	681b      	ldr	r3, [r3, #0]
 800ad24:	3301      	adds	r3, #1
 800ad26:	4a06      	ldr	r2, [pc, #24]	; (800ad40 <vPortFree+0xc0>)
 800ad28:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800ad2a:	f7fe ff51 	bl	8009bd0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800ad2e:	bf00      	nop
 800ad30:	3718      	adds	r7, #24
 800ad32:	46bd      	mov	sp, r7
 800ad34:	bd80      	pop	{r7, pc}
 800ad36:	bf00      	nop
 800ad38:	20004514 	.word	0x20004514
 800ad3c:	20004504 	.word	0x20004504
 800ad40:	20004510 	.word	0x20004510

0800ad44 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800ad44:	b480      	push	{r7}
 800ad46:	b085      	sub	sp, #20
 800ad48:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800ad4a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800ad4e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800ad50:	4b27      	ldr	r3, [pc, #156]	; (800adf0 <prvHeapInit+0xac>)
 800ad52:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800ad54:	68fb      	ldr	r3, [r7, #12]
 800ad56:	f003 0307 	and.w	r3, r3, #7
 800ad5a:	2b00      	cmp	r3, #0
 800ad5c:	d00c      	beq.n	800ad78 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800ad5e:	68fb      	ldr	r3, [r7, #12]
 800ad60:	3307      	adds	r3, #7
 800ad62:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800ad64:	68fb      	ldr	r3, [r7, #12]
 800ad66:	f023 0307 	bic.w	r3, r3, #7
 800ad6a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800ad6c:	68ba      	ldr	r2, [r7, #8]
 800ad6e:	68fb      	ldr	r3, [r7, #12]
 800ad70:	1ad3      	subs	r3, r2, r3
 800ad72:	4a1f      	ldr	r2, [pc, #124]	; (800adf0 <prvHeapInit+0xac>)
 800ad74:	4413      	add	r3, r2
 800ad76:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800ad78:	68fb      	ldr	r3, [r7, #12]
 800ad7a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800ad7c:	4a1d      	ldr	r2, [pc, #116]	; (800adf4 <prvHeapInit+0xb0>)
 800ad7e:	687b      	ldr	r3, [r7, #4]
 800ad80:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800ad82:	4b1c      	ldr	r3, [pc, #112]	; (800adf4 <prvHeapInit+0xb0>)
 800ad84:	2200      	movs	r2, #0
 800ad86:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800ad88:	687b      	ldr	r3, [r7, #4]
 800ad8a:	68ba      	ldr	r2, [r7, #8]
 800ad8c:	4413      	add	r3, r2
 800ad8e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800ad90:	2208      	movs	r2, #8
 800ad92:	68fb      	ldr	r3, [r7, #12]
 800ad94:	1a9b      	subs	r3, r3, r2
 800ad96:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800ad98:	68fb      	ldr	r3, [r7, #12]
 800ad9a:	f023 0307 	bic.w	r3, r3, #7
 800ad9e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800ada0:	68fb      	ldr	r3, [r7, #12]
 800ada2:	4a15      	ldr	r2, [pc, #84]	; (800adf8 <prvHeapInit+0xb4>)
 800ada4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800ada6:	4b14      	ldr	r3, [pc, #80]	; (800adf8 <prvHeapInit+0xb4>)
 800ada8:	681b      	ldr	r3, [r3, #0]
 800adaa:	2200      	movs	r2, #0
 800adac:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800adae:	4b12      	ldr	r3, [pc, #72]	; (800adf8 <prvHeapInit+0xb4>)
 800adb0:	681b      	ldr	r3, [r3, #0]
 800adb2:	2200      	movs	r2, #0
 800adb4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800adb6:	687b      	ldr	r3, [r7, #4]
 800adb8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800adba:	683b      	ldr	r3, [r7, #0]
 800adbc:	68fa      	ldr	r2, [r7, #12]
 800adbe:	1ad2      	subs	r2, r2, r3
 800adc0:	683b      	ldr	r3, [r7, #0]
 800adc2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800adc4:	4b0c      	ldr	r3, [pc, #48]	; (800adf8 <prvHeapInit+0xb4>)
 800adc6:	681a      	ldr	r2, [r3, #0]
 800adc8:	683b      	ldr	r3, [r7, #0]
 800adca:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800adcc:	683b      	ldr	r3, [r7, #0]
 800adce:	685b      	ldr	r3, [r3, #4]
 800add0:	4a0a      	ldr	r2, [pc, #40]	; (800adfc <prvHeapInit+0xb8>)
 800add2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800add4:	683b      	ldr	r3, [r7, #0]
 800add6:	685b      	ldr	r3, [r3, #4]
 800add8:	4a09      	ldr	r2, [pc, #36]	; (800ae00 <prvHeapInit+0xbc>)
 800adda:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800addc:	4b09      	ldr	r3, [pc, #36]	; (800ae04 <prvHeapInit+0xc0>)
 800adde:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800ade2:	601a      	str	r2, [r3, #0]
}
 800ade4:	bf00      	nop
 800ade6:	3714      	adds	r7, #20
 800ade8:	46bd      	mov	sp, r7
 800adea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adee:	4770      	bx	lr
 800adf0:	200008f8 	.word	0x200008f8
 800adf4:	200044f8 	.word	0x200044f8
 800adf8:	20004500 	.word	0x20004500
 800adfc:	20004508 	.word	0x20004508
 800ae00:	20004504 	.word	0x20004504
 800ae04:	20004514 	.word	0x20004514

0800ae08 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800ae08:	b480      	push	{r7}
 800ae0a:	b085      	sub	sp, #20
 800ae0c:	af00      	add	r7, sp, #0
 800ae0e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800ae10:	4b28      	ldr	r3, [pc, #160]	; (800aeb4 <prvInsertBlockIntoFreeList+0xac>)
 800ae12:	60fb      	str	r3, [r7, #12]
 800ae14:	e002      	b.n	800ae1c <prvInsertBlockIntoFreeList+0x14>
 800ae16:	68fb      	ldr	r3, [r7, #12]
 800ae18:	681b      	ldr	r3, [r3, #0]
 800ae1a:	60fb      	str	r3, [r7, #12]
 800ae1c:	68fb      	ldr	r3, [r7, #12]
 800ae1e:	681b      	ldr	r3, [r3, #0]
 800ae20:	687a      	ldr	r2, [r7, #4]
 800ae22:	429a      	cmp	r2, r3
 800ae24:	d8f7      	bhi.n	800ae16 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800ae26:	68fb      	ldr	r3, [r7, #12]
 800ae28:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800ae2a:	68fb      	ldr	r3, [r7, #12]
 800ae2c:	685b      	ldr	r3, [r3, #4]
 800ae2e:	68ba      	ldr	r2, [r7, #8]
 800ae30:	4413      	add	r3, r2
 800ae32:	687a      	ldr	r2, [r7, #4]
 800ae34:	429a      	cmp	r2, r3
 800ae36:	d108      	bne.n	800ae4a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800ae38:	68fb      	ldr	r3, [r7, #12]
 800ae3a:	685a      	ldr	r2, [r3, #4]
 800ae3c:	687b      	ldr	r3, [r7, #4]
 800ae3e:	685b      	ldr	r3, [r3, #4]
 800ae40:	441a      	add	r2, r3
 800ae42:	68fb      	ldr	r3, [r7, #12]
 800ae44:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800ae46:	68fb      	ldr	r3, [r7, #12]
 800ae48:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800ae4a:	687b      	ldr	r3, [r7, #4]
 800ae4c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800ae4e:	687b      	ldr	r3, [r7, #4]
 800ae50:	685b      	ldr	r3, [r3, #4]
 800ae52:	68ba      	ldr	r2, [r7, #8]
 800ae54:	441a      	add	r2, r3
 800ae56:	68fb      	ldr	r3, [r7, #12]
 800ae58:	681b      	ldr	r3, [r3, #0]
 800ae5a:	429a      	cmp	r2, r3
 800ae5c:	d118      	bne.n	800ae90 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800ae5e:	68fb      	ldr	r3, [r7, #12]
 800ae60:	681a      	ldr	r2, [r3, #0]
 800ae62:	4b15      	ldr	r3, [pc, #84]	; (800aeb8 <prvInsertBlockIntoFreeList+0xb0>)
 800ae64:	681b      	ldr	r3, [r3, #0]
 800ae66:	429a      	cmp	r2, r3
 800ae68:	d00d      	beq.n	800ae86 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800ae6a:	687b      	ldr	r3, [r7, #4]
 800ae6c:	685a      	ldr	r2, [r3, #4]
 800ae6e:	68fb      	ldr	r3, [r7, #12]
 800ae70:	681b      	ldr	r3, [r3, #0]
 800ae72:	685b      	ldr	r3, [r3, #4]
 800ae74:	441a      	add	r2, r3
 800ae76:	687b      	ldr	r3, [r7, #4]
 800ae78:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800ae7a:	68fb      	ldr	r3, [r7, #12]
 800ae7c:	681b      	ldr	r3, [r3, #0]
 800ae7e:	681a      	ldr	r2, [r3, #0]
 800ae80:	687b      	ldr	r3, [r7, #4]
 800ae82:	601a      	str	r2, [r3, #0]
 800ae84:	e008      	b.n	800ae98 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800ae86:	4b0c      	ldr	r3, [pc, #48]	; (800aeb8 <prvInsertBlockIntoFreeList+0xb0>)
 800ae88:	681a      	ldr	r2, [r3, #0]
 800ae8a:	687b      	ldr	r3, [r7, #4]
 800ae8c:	601a      	str	r2, [r3, #0]
 800ae8e:	e003      	b.n	800ae98 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800ae90:	68fb      	ldr	r3, [r7, #12]
 800ae92:	681a      	ldr	r2, [r3, #0]
 800ae94:	687b      	ldr	r3, [r7, #4]
 800ae96:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800ae98:	68fa      	ldr	r2, [r7, #12]
 800ae9a:	687b      	ldr	r3, [r7, #4]
 800ae9c:	429a      	cmp	r2, r3
 800ae9e:	d002      	beq.n	800aea6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800aea0:	68fb      	ldr	r3, [r7, #12]
 800aea2:	687a      	ldr	r2, [r7, #4]
 800aea4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800aea6:	bf00      	nop
 800aea8:	3714      	adds	r7, #20
 800aeaa:	46bd      	mov	sp, r7
 800aeac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aeb0:	4770      	bx	lr
 800aeb2:	bf00      	nop
 800aeb4:	200044f8 	.word	0x200044f8
 800aeb8:	20004500 	.word	0x20004500

0800aebc <__errno>:
 800aebc:	4b01      	ldr	r3, [pc, #4]	; (800aec4 <__errno+0x8>)
 800aebe:	6818      	ldr	r0, [r3, #0]
 800aec0:	4770      	bx	lr
 800aec2:	bf00      	nop
 800aec4:	20000014 	.word	0x20000014

0800aec8 <std>:
 800aec8:	2300      	movs	r3, #0
 800aeca:	b510      	push	{r4, lr}
 800aecc:	4604      	mov	r4, r0
 800aece:	e9c0 3300 	strd	r3, r3, [r0]
 800aed2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800aed6:	6083      	str	r3, [r0, #8]
 800aed8:	8181      	strh	r1, [r0, #12]
 800aeda:	6643      	str	r3, [r0, #100]	; 0x64
 800aedc:	81c2      	strh	r2, [r0, #14]
 800aede:	6183      	str	r3, [r0, #24]
 800aee0:	4619      	mov	r1, r3
 800aee2:	2208      	movs	r2, #8
 800aee4:	305c      	adds	r0, #92	; 0x5c
 800aee6:	f000 f91a 	bl	800b11e <memset>
 800aeea:	4b05      	ldr	r3, [pc, #20]	; (800af00 <std+0x38>)
 800aeec:	6263      	str	r3, [r4, #36]	; 0x24
 800aeee:	4b05      	ldr	r3, [pc, #20]	; (800af04 <std+0x3c>)
 800aef0:	62a3      	str	r3, [r4, #40]	; 0x28
 800aef2:	4b05      	ldr	r3, [pc, #20]	; (800af08 <std+0x40>)
 800aef4:	62e3      	str	r3, [r4, #44]	; 0x2c
 800aef6:	4b05      	ldr	r3, [pc, #20]	; (800af0c <std+0x44>)
 800aef8:	6224      	str	r4, [r4, #32]
 800aefa:	6323      	str	r3, [r4, #48]	; 0x30
 800aefc:	bd10      	pop	{r4, pc}
 800aefe:	bf00      	nop
 800af00:	0800bd3d 	.word	0x0800bd3d
 800af04:	0800bd5f 	.word	0x0800bd5f
 800af08:	0800bd97 	.word	0x0800bd97
 800af0c:	0800bdbb 	.word	0x0800bdbb

0800af10 <_cleanup_r>:
 800af10:	4901      	ldr	r1, [pc, #4]	; (800af18 <_cleanup_r+0x8>)
 800af12:	f000 b8af 	b.w	800b074 <_fwalk_reent>
 800af16:	bf00      	nop
 800af18:	0800cd89 	.word	0x0800cd89

0800af1c <__sfmoreglue>:
 800af1c:	b570      	push	{r4, r5, r6, lr}
 800af1e:	2268      	movs	r2, #104	; 0x68
 800af20:	1e4d      	subs	r5, r1, #1
 800af22:	4355      	muls	r5, r2
 800af24:	460e      	mov	r6, r1
 800af26:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800af2a:	f000 f921 	bl	800b170 <_malloc_r>
 800af2e:	4604      	mov	r4, r0
 800af30:	b140      	cbz	r0, 800af44 <__sfmoreglue+0x28>
 800af32:	2100      	movs	r1, #0
 800af34:	e9c0 1600 	strd	r1, r6, [r0]
 800af38:	300c      	adds	r0, #12
 800af3a:	60a0      	str	r0, [r4, #8]
 800af3c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800af40:	f000 f8ed 	bl	800b11e <memset>
 800af44:	4620      	mov	r0, r4
 800af46:	bd70      	pop	{r4, r5, r6, pc}

0800af48 <__sfp_lock_acquire>:
 800af48:	4801      	ldr	r0, [pc, #4]	; (800af50 <__sfp_lock_acquire+0x8>)
 800af4a:	f000 b8d8 	b.w	800b0fe <__retarget_lock_acquire_recursive>
 800af4e:	bf00      	nop
 800af50:	20004519 	.word	0x20004519

0800af54 <__sfp_lock_release>:
 800af54:	4801      	ldr	r0, [pc, #4]	; (800af5c <__sfp_lock_release+0x8>)
 800af56:	f000 b8d3 	b.w	800b100 <__retarget_lock_release_recursive>
 800af5a:	bf00      	nop
 800af5c:	20004519 	.word	0x20004519

0800af60 <__sinit_lock_acquire>:
 800af60:	4801      	ldr	r0, [pc, #4]	; (800af68 <__sinit_lock_acquire+0x8>)
 800af62:	f000 b8cc 	b.w	800b0fe <__retarget_lock_acquire_recursive>
 800af66:	bf00      	nop
 800af68:	2000451a 	.word	0x2000451a

0800af6c <__sinit_lock_release>:
 800af6c:	4801      	ldr	r0, [pc, #4]	; (800af74 <__sinit_lock_release+0x8>)
 800af6e:	f000 b8c7 	b.w	800b100 <__retarget_lock_release_recursive>
 800af72:	bf00      	nop
 800af74:	2000451a 	.word	0x2000451a

0800af78 <__sinit>:
 800af78:	b510      	push	{r4, lr}
 800af7a:	4604      	mov	r4, r0
 800af7c:	f7ff fff0 	bl	800af60 <__sinit_lock_acquire>
 800af80:	69a3      	ldr	r3, [r4, #24]
 800af82:	b11b      	cbz	r3, 800af8c <__sinit+0x14>
 800af84:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800af88:	f7ff bff0 	b.w	800af6c <__sinit_lock_release>
 800af8c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800af90:	6523      	str	r3, [r4, #80]	; 0x50
 800af92:	4b13      	ldr	r3, [pc, #76]	; (800afe0 <__sinit+0x68>)
 800af94:	4a13      	ldr	r2, [pc, #76]	; (800afe4 <__sinit+0x6c>)
 800af96:	681b      	ldr	r3, [r3, #0]
 800af98:	62a2      	str	r2, [r4, #40]	; 0x28
 800af9a:	42a3      	cmp	r3, r4
 800af9c:	bf04      	itt	eq
 800af9e:	2301      	moveq	r3, #1
 800afa0:	61a3      	streq	r3, [r4, #24]
 800afa2:	4620      	mov	r0, r4
 800afa4:	f000 f820 	bl	800afe8 <__sfp>
 800afa8:	6060      	str	r0, [r4, #4]
 800afaa:	4620      	mov	r0, r4
 800afac:	f000 f81c 	bl	800afe8 <__sfp>
 800afb0:	60a0      	str	r0, [r4, #8]
 800afb2:	4620      	mov	r0, r4
 800afb4:	f000 f818 	bl	800afe8 <__sfp>
 800afb8:	2200      	movs	r2, #0
 800afba:	60e0      	str	r0, [r4, #12]
 800afbc:	2104      	movs	r1, #4
 800afbe:	6860      	ldr	r0, [r4, #4]
 800afc0:	f7ff ff82 	bl	800aec8 <std>
 800afc4:	68a0      	ldr	r0, [r4, #8]
 800afc6:	2201      	movs	r2, #1
 800afc8:	2109      	movs	r1, #9
 800afca:	f7ff ff7d 	bl	800aec8 <std>
 800afce:	68e0      	ldr	r0, [r4, #12]
 800afd0:	2202      	movs	r2, #2
 800afd2:	2112      	movs	r1, #18
 800afd4:	f7ff ff78 	bl	800aec8 <std>
 800afd8:	2301      	movs	r3, #1
 800afda:	61a3      	str	r3, [r4, #24]
 800afdc:	e7d2      	b.n	800af84 <__sinit+0xc>
 800afde:	bf00      	nop
 800afe0:	0800e618 	.word	0x0800e618
 800afe4:	0800af11 	.word	0x0800af11

0800afe8 <__sfp>:
 800afe8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800afea:	4607      	mov	r7, r0
 800afec:	f7ff ffac 	bl	800af48 <__sfp_lock_acquire>
 800aff0:	4b1e      	ldr	r3, [pc, #120]	; (800b06c <__sfp+0x84>)
 800aff2:	681e      	ldr	r6, [r3, #0]
 800aff4:	69b3      	ldr	r3, [r6, #24]
 800aff6:	b913      	cbnz	r3, 800affe <__sfp+0x16>
 800aff8:	4630      	mov	r0, r6
 800affa:	f7ff ffbd 	bl	800af78 <__sinit>
 800affe:	3648      	adds	r6, #72	; 0x48
 800b000:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800b004:	3b01      	subs	r3, #1
 800b006:	d503      	bpl.n	800b010 <__sfp+0x28>
 800b008:	6833      	ldr	r3, [r6, #0]
 800b00a:	b30b      	cbz	r3, 800b050 <__sfp+0x68>
 800b00c:	6836      	ldr	r6, [r6, #0]
 800b00e:	e7f7      	b.n	800b000 <__sfp+0x18>
 800b010:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800b014:	b9d5      	cbnz	r5, 800b04c <__sfp+0x64>
 800b016:	4b16      	ldr	r3, [pc, #88]	; (800b070 <__sfp+0x88>)
 800b018:	60e3      	str	r3, [r4, #12]
 800b01a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800b01e:	6665      	str	r5, [r4, #100]	; 0x64
 800b020:	f000 f86c 	bl	800b0fc <__retarget_lock_init_recursive>
 800b024:	f7ff ff96 	bl	800af54 <__sfp_lock_release>
 800b028:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800b02c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800b030:	6025      	str	r5, [r4, #0]
 800b032:	61a5      	str	r5, [r4, #24]
 800b034:	2208      	movs	r2, #8
 800b036:	4629      	mov	r1, r5
 800b038:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800b03c:	f000 f86f 	bl	800b11e <memset>
 800b040:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800b044:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800b048:	4620      	mov	r0, r4
 800b04a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b04c:	3468      	adds	r4, #104	; 0x68
 800b04e:	e7d9      	b.n	800b004 <__sfp+0x1c>
 800b050:	2104      	movs	r1, #4
 800b052:	4638      	mov	r0, r7
 800b054:	f7ff ff62 	bl	800af1c <__sfmoreglue>
 800b058:	4604      	mov	r4, r0
 800b05a:	6030      	str	r0, [r6, #0]
 800b05c:	2800      	cmp	r0, #0
 800b05e:	d1d5      	bne.n	800b00c <__sfp+0x24>
 800b060:	f7ff ff78 	bl	800af54 <__sfp_lock_release>
 800b064:	230c      	movs	r3, #12
 800b066:	603b      	str	r3, [r7, #0]
 800b068:	e7ee      	b.n	800b048 <__sfp+0x60>
 800b06a:	bf00      	nop
 800b06c:	0800e618 	.word	0x0800e618
 800b070:	ffff0001 	.word	0xffff0001

0800b074 <_fwalk_reent>:
 800b074:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b078:	4606      	mov	r6, r0
 800b07a:	4688      	mov	r8, r1
 800b07c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800b080:	2700      	movs	r7, #0
 800b082:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b086:	f1b9 0901 	subs.w	r9, r9, #1
 800b08a:	d505      	bpl.n	800b098 <_fwalk_reent+0x24>
 800b08c:	6824      	ldr	r4, [r4, #0]
 800b08e:	2c00      	cmp	r4, #0
 800b090:	d1f7      	bne.n	800b082 <_fwalk_reent+0xe>
 800b092:	4638      	mov	r0, r7
 800b094:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b098:	89ab      	ldrh	r3, [r5, #12]
 800b09a:	2b01      	cmp	r3, #1
 800b09c:	d907      	bls.n	800b0ae <_fwalk_reent+0x3a>
 800b09e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b0a2:	3301      	adds	r3, #1
 800b0a4:	d003      	beq.n	800b0ae <_fwalk_reent+0x3a>
 800b0a6:	4629      	mov	r1, r5
 800b0a8:	4630      	mov	r0, r6
 800b0aa:	47c0      	blx	r8
 800b0ac:	4307      	orrs	r7, r0
 800b0ae:	3568      	adds	r5, #104	; 0x68
 800b0b0:	e7e9      	b.n	800b086 <_fwalk_reent+0x12>
	...

0800b0b4 <__libc_init_array>:
 800b0b4:	b570      	push	{r4, r5, r6, lr}
 800b0b6:	4d0d      	ldr	r5, [pc, #52]	; (800b0ec <__libc_init_array+0x38>)
 800b0b8:	4c0d      	ldr	r4, [pc, #52]	; (800b0f0 <__libc_init_array+0x3c>)
 800b0ba:	1b64      	subs	r4, r4, r5
 800b0bc:	10a4      	asrs	r4, r4, #2
 800b0be:	2600      	movs	r6, #0
 800b0c0:	42a6      	cmp	r6, r4
 800b0c2:	d109      	bne.n	800b0d8 <__libc_init_array+0x24>
 800b0c4:	4d0b      	ldr	r5, [pc, #44]	; (800b0f4 <__libc_init_array+0x40>)
 800b0c6:	4c0c      	ldr	r4, [pc, #48]	; (800b0f8 <__libc_init_array+0x44>)
 800b0c8:	f002 ffb0 	bl	800e02c <_init>
 800b0cc:	1b64      	subs	r4, r4, r5
 800b0ce:	10a4      	asrs	r4, r4, #2
 800b0d0:	2600      	movs	r6, #0
 800b0d2:	42a6      	cmp	r6, r4
 800b0d4:	d105      	bne.n	800b0e2 <__libc_init_array+0x2e>
 800b0d6:	bd70      	pop	{r4, r5, r6, pc}
 800b0d8:	f855 3b04 	ldr.w	r3, [r5], #4
 800b0dc:	4798      	blx	r3
 800b0de:	3601      	adds	r6, #1
 800b0e0:	e7ee      	b.n	800b0c0 <__libc_init_array+0xc>
 800b0e2:	f855 3b04 	ldr.w	r3, [r5], #4
 800b0e6:	4798      	blx	r3
 800b0e8:	3601      	adds	r6, #1
 800b0ea:	e7f2      	b.n	800b0d2 <__libc_init_array+0x1e>
 800b0ec:	0800ea10 	.word	0x0800ea10
 800b0f0:	0800ea10 	.word	0x0800ea10
 800b0f4:	0800ea10 	.word	0x0800ea10
 800b0f8:	0800ea14 	.word	0x0800ea14

0800b0fc <__retarget_lock_init_recursive>:
 800b0fc:	4770      	bx	lr

0800b0fe <__retarget_lock_acquire_recursive>:
 800b0fe:	4770      	bx	lr

0800b100 <__retarget_lock_release_recursive>:
 800b100:	4770      	bx	lr

0800b102 <memcpy>:
 800b102:	440a      	add	r2, r1
 800b104:	4291      	cmp	r1, r2
 800b106:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800b10a:	d100      	bne.n	800b10e <memcpy+0xc>
 800b10c:	4770      	bx	lr
 800b10e:	b510      	push	{r4, lr}
 800b110:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b114:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b118:	4291      	cmp	r1, r2
 800b11a:	d1f9      	bne.n	800b110 <memcpy+0xe>
 800b11c:	bd10      	pop	{r4, pc}

0800b11e <memset>:
 800b11e:	4402      	add	r2, r0
 800b120:	4603      	mov	r3, r0
 800b122:	4293      	cmp	r3, r2
 800b124:	d100      	bne.n	800b128 <memset+0xa>
 800b126:	4770      	bx	lr
 800b128:	f803 1b01 	strb.w	r1, [r3], #1
 800b12c:	e7f9      	b.n	800b122 <memset+0x4>
	...

0800b130 <sbrk_aligned>:
 800b130:	b570      	push	{r4, r5, r6, lr}
 800b132:	4e0e      	ldr	r6, [pc, #56]	; (800b16c <sbrk_aligned+0x3c>)
 800b134:	460c      	mov	r4, r1
 800b136:	6831      	ldr	r1, [r6, #0]
 800b138:	4605      	mov	r5, r0
 800b13a:	b911      	cbnz	r1, 800b142 <sbrk_aligned+0x12>
 800b13c:	f000 fdee 	bl	800bd1c <_sbrk_r>
 800b140:	6030      	str	r0, [r6, #0]
 800b142:	4621      	mov	r1, r4
 800b144:	4628      	mov	r0, r5
 800b146:	f000 fde9 	bl	800bd1c <_sbrk_r>
 800b14a:	1c43      	adds	r3, r0, #1
 800b14c:	d00a      	beq.n	800b164 <sbrk_aligned+0x34>
 800b14e:	1cc4      	adds	r4, r0, #3
 800b150:	f024 0403 	bic.w	r4, r4, #3
 800b154:	42a0      	cmp	r0, r4
 800b156:	d007      	beq.n	800b168 <sbrk_aligned+0x38>
 800b158:	1a21      	subs	r1, r4, r0
 800b15a:	4628      	mov	r0, r5
 800b15c:	f000 fdde 	bl	800bd1c <_sbrk_r>
 800b160:	3001      	adds	r0, #1
 800b162:	d101      	bne.n	800b168 <sbrk_aligned+0x38>
 800b164:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800b168:	4620      	mov	r0, r4
 800b16a:	bd70      	pop	{r4, r5, r6, pc}
 800b16c:	20004520 	.word	0x20004520

0800b170 <_malloc_r>:
 800b170:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b174:	1ccd      	adds	r5, r1, #3
 800b176:	f025 0503 	bic.w	r5, r5, #3
 800b17a:	3508      	adds	r5, #8
 800b17c:	2d0c      	cmp	r5, #12
 800b17e:	bf38      	it	cc
 800b180:	250c      	movcc	r5, #12
 800b182:	2d00      	cmp	r5, #0
 800b184:	4607      	mov	r7, r0
 800b186:	db01      	blt.n	800b18c <_malloc_r+0x1c>
 800b188:	42a9      	cmp	r1, r5
 800b18a:	d905      	bls.n	800b198 <_malloc_r+0x28>
 800b18c:	230c      	movs	r3, #12
 800b18e:	603b      	str	r3, [r7, #0]
 800b190:	2600      	movs	r6, #0
 800b192:	4630      	mov	r0, r6
 800b194:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b198:	4e2e      	ldr	r6, [pc, #184]	; (800b254 <_malloc_r+0xe4>)
 800b19a:	f001 fec7 	bl	800cf2c <__malloc_lock>
 800b19e:	6833      	ldr	r3, [r6, #0]
 800b1a0:	461c      	mov	r4, r3
 800b1a2:	bb34      	cbnz	r4, 800b1f2 <_malloc_r+0x82>
 800b1a4:	4629      	mov	r1, r5
 800b1a6:	4638      	mov	r0, r7
 800b1a8:	f7ff ffc2 	bl	800b130 <sbrk_aligned>
 800b1ac:	1c43      	adds	r3, r0, #1
 800b1ae:	4604      	mov	r4, r0
 800b1b0:	d14d      	bne.n	800b24e <_malloc_r+0xde>
 800b1b2:	6834      	ldr	r4, [r6, #0]
 800b1b4:	4626      	mov	r6, r4
 800b1b6:	2e00      	cmp	r6, #0
 800b1b8:	d140      	bne.n	800b23c <_malloc_r+0xcc>
 800b1ba:	6823      	ldr	r3, [r4, #0]
 800b1bc:	4631      	mov	r1, r6
 800b1be:	4638      	mov	r0, r7
 800b1c0:	eb04 0803 	add.w	r8, r4, r3
 800b1c4:	f000 fdaa 	bl	800bd1c <_sbrk_r>
 800b1c8:	4580      	cmp	r8, r0
 800b1ca:	d13a      	bne.n	800b242 <_malloc_r+0xd2>
 800b1cc:	6821      	ldr	r1, [r4, #0]
 800b1ce:	3503      	adds	r5, #3
 800b1d0:	1a6d      	subs	r5, r5, r1
 800b1d2:	f025 0503 	bic.w	r5, r5, #3
 800b1d6:	3508      	adds	r5, #8
 800b1d8:	2d0c      	cmp	r5, #12
 800b1da:	bf38      	it	cc
 800b1dc:	250c      	movcc	r5, #12
 800b1de:	4629      	mov	r1, r5
 800b1e0:	4638      	mov	r0, r7
 800b1e2:	f7ff ffa5 	bl	800b130 <sbrk_aligned>
 800b1e6:	3001      	adds	r0, #1
 800b1e8:	d02b      	beq.n	800b242 <_malloc_r+0xd2>
 800b1ea:	6823      	ldr	r3, [r4, #0]
 800b1ec:	442b      	add	r3, r5
 800b1ee:	6023      	str	r3, [r4, #0]
 800b1f0:	e00e      	b.n	800b210 <_malloc_r+0xa0>
 800b1f2:	6822      	ldr	r2, [r4, #0]
 800b1f4:	1b52      	subs	r2, r2, r5
 800b1f6:	d41e      	bmi.n	800b236 <_malloc_r+0xc6>
 800b1f8:	2a0b      	cmp	r2, #11
 800b1fa:	d916      	bls.n	800b22a <_malloc_r+0xba>
 800b1fc:	1961      	adds	r1, r4, r5
 800b1fe:	42a3      	cmp	r3, r4
 800b200:	6025      	str	r5, [r4, #0]
 800b202:	bf18      	it	ne
 800b204:	6059      	strne	r1, [r3, #4]
 800b206:	6863      	ldr	r3, [r4, #4]
 800b208:	bf08      	it	eq
 800b20a:	6031      	streq	r1, [r6, #0]
 800b20c:	5162      	str	r2, [r4, r5]
 800b20e:	604b      	str	r3, [r1, #4]
 800b210:	4638      	mov	r0, r7
 800b212:	f104 060b 	add.w	r6, r4, #11
 800b216:	f001 fe8f 	bl	800cf38 <__malloc_unlock>
 800b21a:	f026 0607 	bic.w	r6, r6, #7
 800b21e:	1d23      	adds	r3, r4, #4
 800b220:	1af2      	subs	r2, r6, r3
 800b222:	d0b6      	beq.n	800b192 <_malloc_r+0x22>
 800b224:	1b9b      	subs	r3, r3, r6
 800b226:	50a3      	str	r3, [r4, r2]
 800b228:	e7b3      	b.n	800b192 <_malloc_r+0x22>
 800b22a:	6862      	ldr	r2, [r4, #4]
 800b22c:	42a3      	cmp	r3, r4
 800b22e:	bf0c      	ite	eq
 800b230:	6032      	streq	r2, [r6, #0]
 800b232:	605a      	strne	r2, [r3, #4]
 800b234:	e7ec      	b.n	800b210 <_malloc_r+0xa0>
 800b236:	4623      	mov	r3, r4
 800b238:	6864      	ldr	r4, [r4, #4]
 800b23a:	e7b2      	b.n	800b1a2 <_malloc_r+0x32>
 800b23c:	4634      	mov	r4, r6
 800b23e:	6876      	ldr	r6, [r6, #4]
 800b240:	e7b9      	b.n	800b1b6 <_malloc_r+0x46>
 800b242:	230c      	movs	r3, #12
 800b244:	603b      	str	r3, [r7, #0]
 800b246:	4638      	mov	r0, r7
 800b248:	f001 fe76 	bl	800cf38 <__malloc_unlock>
 800b24c:	e7a1      	b.n	800b192 <_malloc_r+0x22>
 800b24e:	6025      	str	r5, [r4, #0]
 800b250:	e7de      	b.n	800b210 <_malloc_r+0xa0>
 800b252:	bf00      	nop
 800b254:	2000451c 	.word	0x2000451c

0800b258 <__cvt>:
 800b258:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b25c:	ec55 4b10 	vmov	r4, r5, d0
 800b260:	2d00      	cmp	r5, #0
 800b262:	460e      	mov	r6, r1
 800b264:	4619      	mov	r1, r3
 800b266:	462b      	mov	r3, r5
 800b268:	bfbb      	ittet	lt
 800b26a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800b26e:	461d      	movlt	r5, r3
 800b270:	2300      	movge	r3, #0
 800b272:	232d      	movlt	r3, #45	; 0x2d
 800b274:	700b      	strb	r3, [r1, #0]
 800b276:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b278:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800b27c:	4691      	mov	r9, r2
 800b27e:	f023 0820 	bic.w	r8, r3, #32
 800b282:	bfbc      	itt	lt
 800b284:	4622      	movlt	r2, r4
 800b286:	4614      	movlt	r4, r2
 800b288:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800b28c:	d005      	beq.n	800b29a <__cvt+0x42>
 800b28e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800b292:	d100      	bne.n	800b296 <__cvt+0x3e>
 800b294:	3601      	adds	r6, #1
 800b296:	2102      	movs	r1, #2
 800b298:	e000      	b.n	800b29c <__cvt+0x44>
 800b29a:	2103      	movs	r1, #3
 800b29c:	ab03      	add	r3, sp, #12
 800b29e:	9301      	str	r3, [sp, #4]
 800b2a0:	ab02      	add	r3, sp, #8
 800b2a2:	9300      	str	r3, [sp, #0]
 800b2a4:	ec45 4b10 	vmov	d0, r4, r5
 800b2a8:	4653      	mov	r3, sl
 800b2aa:	4632      	mov	r2, r6
 800b2ac:	f000 fef8 	bl	800c0a0 <_dtoa_r>
 800b2b0:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800b2b4:	4607      	mov	r7, r0
 800b2b6:	d102      	bne.n	800b2be <__cvt+0x66>
 800b2b8:	f019 0f01 	tst.w	r9, #1
 800b2bc:	d022      	beq.n	800b304 <__cvt+0xac>
 800b2be:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800b2c2:	eb07 0906 	add.w	r9, r7, r6
 800b2c6:	d110      	bne.n	800b2ea <__cvt+0x92>
 800b2c8:	783b      	ldrb	r3, [r7, #0]
 800b2ca:	2b30      	cmp	r3, #48	; 0x30
 800b2cc:	d10a      	bne.n	800b2e4 <__cvt+0x8c>
 800b2ce:	2200      	movs	r2, #0
 800b2d0:	2300      	movs	r3, #0
 800b2d2:	4620      	mov	r0, r4
 800b2d4:	4629      	mov	r1, r5
 800b2d6:	f7f5 fc0f 	bl	8000af8 <__aeabi_dcmpeq>
 800b2da:	b918      	cbnz	r0, 800b2e4 <__cvt+0x8c>
 800b2dc:	f1c6 0601 	rsb	r6, r6, #1
 800b2e0:	f8ca 6000 	str.w	r6, [sl]
 800b2e4:	f8da 3000 	ldr.w	r3, [sl]
 800b2e8:	4499      	add	r9, r3
 800b2ea:	2200      	movs	r2, #0
 800b2ec:	2300      	movs	r3, #0
 800b2ee:	4620      	mov	r0, r4
 800b2f0:	4629      	mov	r1, r5
 800b2f2:	f7f5 fc01 	bl	8000af8 <__aeabi_dcmpeq>
 800b2f6:	b108      	cbz	r0, 800b2fc <__cvt+0xa4>
 800b2f8:	f8cd 900c 	str.w	r9, [sp, #12]
 800b2fc:	2230      	movs	r2, #48	; 0x30
 800b2fe:	9b03      	ldr	r3, [sp, #12]
 800b300:	454b      	cmp	r3, r9
 800b302:	d307      	bcc.n	800b314 <__cvt+0xbc>
 800b304:	9b03      	ldr	r3, [sp, #12]
 800b306:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b308:	1bdb      	subs	r3, r3, r7
 800b30a:	4638      	mov	r0, r7
 800b30c:	6013      	str	r3, [r2, #0]
 800b30e:	b004      	add	sp, #16
 800b310:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b314:	1c59      	adds	r1, r3, #1
 800b316:	9103      	str	r1, [sp, #12]
 800b318:	701a      	strb	r2, [r3, #0]
 800b31a:	e7f0      	b.n	800b2fe <__cvt+0xa6>

0800b31c <__exponent>:
 800b31c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b31e:	4603      	mov	r3, r0
 800b320:	2900      	cmp	r1, #0
 800b322:	bfb8      	it	lt
 800b324:	4249      	neglt	r1, r1
 800b326:	f803 2b02 	strb.w	r2, [r3], #2
 800b32a:	bfb4      	ite	lt
 800b32c:	222d      	movlt	r2, #45	; 0x2d
 800b32e:	222b      	movge	r2, #43	; 0x2b
 800b330:	2909      	cmp	r1, #9
 800b332:	7042      	strb	r2, [r0, #1]
 800b334:	dd2a      	ble.n	800b38c <__exponent+0x70>
 800b336:	f10d 0407 	add.w	r4, sp, #7
 800b33a:	46a4      	mov	ip, r4
 800b33c:	270a      	movs	r7, #10
 800b33e:	46a6      	mov	lr, r4
 800b340:	460a      	mov	r2, r1
 800b342:	fb91 f6f7 	sdiv	r6, r1, r7
 800b346:	fb07 1516 	mls	r5, r7, r6, r1
 800b34a:	3530      	adds	r5, #48	; 0x30
 800b34c:	2a63      	cmp	r2, #99	; 0x63
 800b34e:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 800b352:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800b356:	4631      	mov	r1, r6
 800b358:	dcf1      	bgt.n	800b33e <__exponent+0x22>
 800b35a:	3130      	adds	r1, #48	; 0x30
 800b35c:	f1ae 0502 	sub.w	r5, lr, #2
 800b360:	f804 1c01 	strb.w	r1, [r4, #-1]
 800b364:	1c44      	adds	r4, r0, #1
 800b366:	4629      	mov	r1, r5
 800b368:	4561      	cmp	r1, ip
 800b36a:	d30a      	bcc.n	800b382 <__exponent+0x66>
 800b36c:	f10d 0209 	add.w	r2, sp, #9
 800b370:	eba2 020e 	sub.w	r2, r2, lr
 800b374:	4565      	cmp	r5, ip
 800b376:	bf88      	it	hi
 800b378:	2200      	movhi	r2, #0
 800b37a:	4413      	add	r3, r2
 800b37c:	1a18      	subs	r0, r3, r0
 800b37e:	b003      	add	sp, #12
 800b380:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b382:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b386:	f804 2f01 	strb.w	r2, [r4, #1]!
 800b38a:	e7ed      	b.n	800b368 <__exponent+0x4c>
 800b38c:	2330      	movs	r3, #48	; 0x30
 800b38e:	3130      	adds	r1, #48	; 0x30
 800b390:	7083      	strb	r3, [r0, #2]
 800b392:	70c1      	strb	r1, [r0, #3]
 800b394:	1d03      	adds	r3, r0, #4
 800b396:	e7f1      	b.n	800b37c <__exponent+0x60>

0800b398 <_printf_float>:
 800b398:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b39c:	ed2d 8b02 	vpush	{d8}
 800b3a0:	b08d      	sub	sp, #52	; 0x34
 800b3a2:	460c      	mov	r4, r1
 800b3a4:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800b3a8:	4616      	mov	r6, r2
 800b3aa:	461f      	mov	r7, r3
 800b3ac:	4605      	mov	r5, r0
 800b3ae:	f001 fd27 	bl	800ce00 <_localeconv_r>
 800b3b2:	f8d0 a000 	ldr.w	sl, [r0]
 800b3b6:	4650      	mov	r0, sl
 800b3b8:	f7f4 ff1c 	bl	80001f4 <strlen>
 800b3bc:	2300      	movs	r3, #0
 800b3be:	930a      	str	r3, [sp, #40]	; 0x28
 800b3c0:	6823      	ldr	r3, [r4, #0]
 800b3c2:	9305      	str	r3, [sp, #20]
 800b3c4:	f8d8 3000 	ldr.w	r3, [r8]
 800b3c8:	f894 b018 	ldrb.w	fp, [r4, #24]
 800b3cc:	3307      	adds	r3, #7
 800b3ce:	f023 0307 	bic.w	r3, r3, #7
 800b3d2:	f103 0208 	add.w	r2, r3, #8
 800b3d6:	f8c8 2000 	str.w	r2, [r8]
 800b3da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3de:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800b3e2:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800b3e6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800b3ea:	9307      	str	r3, [sp, #28]
 800b3ec:	f8cd 8018 	str.w	r8, [sp, #24]
 800b3f0:	ee08 0a10 	vmov	s16, r0
 800b3f4:	4b9f      	ldr	r3, [pc, #636]	; (800b674 <_printf_float+0x2dc>)
 800b3f6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b3fa:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b3fe:	f7f5 fbad 	bl	8000b5c <__aeabi_dcmpun>
 800b402:	bb88      	cbnz	r0, 800b468 <_printf_float+0xd0>
 800b404:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b408:	4b9a      	ldr	r3, [pc, #616]	; (800b674 <_printf_float+0x2dc>)
 800b40a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b40e:	f7f5 fb87 	bl	8000b20 <__aeabi_dcmple>
 800b412:	bb48      	cbnz	r0, 800b468 <_printf_float+0xd0>
 800b414:	2200      	movs	r2, #0
 800b416:	2300      	movs	r3, #0
 800b418:	4640      	mov	r0, r8
 800b41a:	4649      	mov	r1, r9
 800b41c:	f7f5 fb76 	bl	8000b0c <__aeabi_dcmplt>
 800b420:	b110      	cbz	r0, 800b428 <_printf_float+0x90>
 800b422:	232d      	movs	r3, #45	; 0x2d
 800b424:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b428:	4b93      	ldr	r3, [pc, #588]	; (800b678 <_printf_float+0x2e0>)
 800b42a:	4894      	ldr	r0, [pc, #592]	; (800b67c <_printf_float+0x2e4>)
 800b42c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800b430:	bf94      	ite	ls
 800b432:	4698      	movls	r8, r3
 800b434:	4680      	movhi	r8, r0
 800b436:	2303      	movs	r3, #3
 800b438:	6123      	str	r3, [r4, #16]
 800b43a:	9b05      	ldr	r3, [sp, #20]
 800b43c:	f023 0204 	bic.w	r2, r3, #4
 800b440:	6022      	str	r2, [r4, #0]
 800b442:	f04f 0900 	mov.w	r9, #0
 800b446:	9700      	str	r7, [sp, #0]
 800b448:	4633      	mov	r3, r6
 800b44a:	aa0b      	add	r2, sp, #44	; 0x2c
 800b44c:	4621      	mov	r1, r4
 800b44e:	4628      	mov	r0, r5
 800b450:	f000 f9d8 	bl	800b804 <_printf_common>
 800b454:	3001      	adds	r0, #1
 800b456:	f040 8090 	bne.w	800b57a <_printf_float+0x1e2>
 800b45a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b45e:	b00d      	add	sp, #52	; 0x34
 800b460:	ecbd 8b02 	vpop	{d8}
 800b464:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b468:	4642      	mov	r2, r8
 800b46a:	464b      	mov	r3, r9
 800b46c:	4640      	mov	r0, r8
 800b46e:	4649      	mov	r1, r9
 800b470:	f7f5 fb74 	bl	8000b5c <__aeabi_dcmpun>
 800b474:	b140      	cbz	r0, 800b488 <_printf_float+0xf0>
 800b476:	464b      	mov	r3, r9
 800b478:	2b00      	cmp	r3, #0
 800b47a:	bfbc      	itt	lt
 800b47c:	232d      	movlt	r3, #45	; 0x2d
 800b47e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800b482:	487f      	ldr	r0, [pc, #508]	; (800b680 <_printf_float+0x2e8>)
 800b484:	4b7f      	ldr	r3, [pc, #508]	; (800b684 <_printf_float+0x2ec>)
 800b486:	e7d1      	b.n	800b42c <_printf_float+0x94>
 800b488:	6863      	ldr	r3, [r4, #4]
 800b48a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800b48e:	9206      	str	r2, [sp, #24]
 800b490:	1c5a      	adds	r2, r3, #1
 800b492:	d13f      	bne.n	800b514 <_printf_float+0x17c>
 800b494:	2306      	movs	r3, #6
 800b496:	6063      	str	r3, [r4, #4]
 800b498:	9b05      	ldr	r3, [sp, #20]
 800b49a:	6861      	ldr	r1, [r4, #4]
 800b49c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800b4a0:	2300      	movs	r3, #0
 800b4a2:	9303      	str	r3, [sp, #12]
 800b4a4:	ab0a      	add	r3, sp, #40	; 0x28
 800b4a6:	e9cd b301 	strd	fp, r3, [sp, #4]
 800b4aa:	ab09      	add	r3, sp, #36	; 0x24
 800b4ac:	ec49 8b10 	vmov	d0, r8, r9
 800b4b0:	9300      	str	r3, [sp, #0]
 800b4b2:	6022      	str	r2, [r4, #0]
 800b4b4:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800b4b8:	4628      	mov	r0, r5
 800b4ba:	f7ff fecd 	bl	800b258 <__cvt>
 800b4be:	9b06      	ldr	r3, [sp, #24]
 800b4c0:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b4c2:	2b47      	cmp	r3, #71	; 0x47
 800b4c4:	4680      	mov	r8, r0
 800b4c6:	d108      	bne.n	800b4da <_printf_float+0x142>
 800b4c8:	1cc8      	adds	r0, r1, #3
 800b4ca:	db02      	blt.n	800b4d2 <_printf_float+0x13a>
 800b4cc:	6863      	ldr	r3, [r4, #4]
 800b4ce:	4299      	cmp	r1, r3
 800b4d0:	dd41      	ble.n	800b556 <_printf_float+0x1be>
 800b4d2:	f1ab 0b02 	sub.w	fp, fp, #2
 800b4d6:	fa5f fb8b 	uxtb.w	fp, fp
 800b4da:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800b4de:	d820      	bhi.n	800b522 <_printf_float+0x18a>
 800b4e0:	3901      	subs	r1, #1
 800b4e2:	465a      	mov	r2, fp
 800b4e4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800b4e8:	9109      	str	r1, [sp, #36]	; 0x24
 800b4ea:	f7ff ff17 	bl	800b31c <__exponent>
 800b4ee:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b4f0:	1813      	adds	r3, r2, r0
 800b4f2:	2a01      	cmp	r2, #1
 800b4f4:	4681      	mov	r9, r0
 800b4f6:	6123      	str	r3, [r4, #16]
 800b4f8:	dc02      	bgt.n	800b500 <_printf_float+0x168>
 800b4fa:	6822      	ldr	r2, [r4, #0]
 800b4fc:	07d2      	lsls	r2, r2, #31
 800b4fe:	d501      	bpl.n	800b504 <_printf_float+0x16c>
 800b500:	3301      	adds	r3, #1
 800b502:	6123      	str	r3, [r4, #16]
 800b504:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800b508:	2b00      	cmp	r3, #0
 800b50a:	d09c      	beq.n	800b446 <_printf_float+0xae>
 800b50c:	232d      	movs	r3, #45	; 0x2d
 800b50e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b512:	e798      	b.n	800b446 <_printf_float+0xae>
 800b514:	9a06      	ldr	r2, [sp, #24]
 800b516:	2a47      	cmp	r2, #71	; 0x47
 800b518:	d1be      	bne.n	800b498 <_printf_float+0x100>
 800b51a:	2b00      	cmp	r3, #0
 800b51c:	d1bc      	bne.n	800b498 <_printf_float+0x100>
 800b51e:	2301      	movs	r3, #1
 800b520:	e7b9      	b.n	800b496 <_printf_float+0xfe>
 800b522:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800b526:	d118      	bne.n	800b55a <_printf_float+0x1c2>
 800b528:	2900      	cmp	r1, #0
 800b52a:	6863      	ldr	r3, [r4, #4]
 800b52c:	dd0b      	ble.n	800b546 <_printf_float+0x1ae>
 800b52e:	6121      	str	r1, [r4, #16]
 800b530:	b913      	cbnz	r3, 800b538 <_printf_float+0x1a0>
 800b532:	6822      	ldr	r2, [r4, #0]
 800b534:	07d0      	lsls	r0, r2, #31
 800b536:	d502      	bpl.n	800b53e <_printf_float+0x1a6>
 800b538:	3301      	adds	r3, #1
 800b53a:	440b      	add	r3, r1
 800b53c:	6123      	str	r3, [r4, #16]
 800b53e:	65a1      	str	r1, [r4, #88]	; 0x58
 800b540:	f04f 0900 	mov.w	r9, #0
 800b544:	e7de      	b.n	800b504 <_printf_float+0x16c>
 800b546:	b913      	cbnz	r3, 800b54e <_printf_float+0x1b6>
 800b548:	6822      	ldr	r2, [r4, #0]
 800b54a:	07d2      	lsls	r2, r2, #31
 800b54c:	d501      	bpl.n	800b552 <_printf_float+0x1ba>
 800b54e:	3302      	adds	r3, #2
 800b550:	e7f4      	b.n	800b53c <_printf_float+0x1a4>
 800b552:	2301      	movs	r3, #1
 800b554:	e7f2      	b.n	800b53c <_printf_float+0x1a4>
 800b556:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800b55a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b55c:	4299      	cmp	r1, r3
 800b55e:	db05      	blt.n	800b56c <_printf_float+0x1d4>
 800b560:	6823      	ldr	r3, [r4, #0]
 800b562:	6121      	str	r1, [r4, #16]
 800b564:	07d8      	lsls	r0, r3, #31
 800b566:	d5ea      	bpl.n	800b53e <_printf_float+0x1a6>
 800b568:	1c4b      	adds	r3, r1, #1
 800b56a:	e7e7      	b.n	800b53c <_printf_float+0x1a4>
 800b56c:	2900      	cmp	r1, #0
 800b56e:	bfd4      	ite	le
 800b570:	f1c1 0202 	rsble	r2, r1, #2
 800b574:	2201      	movgt	r2, #1
 800b576:	4413      	add	r3, r2
 800b578:	e7e0      	b.n	800b53c <_printf_float+0x1a4>
 800b57a:	6823      	ldr	r3, [r4, #0]
 800b57c:	055a      	lsls	r2, r3, #21
 800b57e:	d407      	bmi.n	800b590 <_printf_float+0x1f8>
 800b580:	6923      	ldr	r3, [r4, #16]
 800b582:	4642      	mov	r2, r8
 800b584:	4631      	mov	r1, r6
 800b586:	4628      	mov	r0, r5
 800b588:	47b8      	blx	r7
 800b58a:	3001      	adds	r0, #1
 800b58c:	d12c      	bne.n	800b5e8 <_printf_float+0x250>
 800b58e:	e764      	b.n	800b45a <_printf_float+0xc2>
 800b590:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800b594:	f240 80e0 	bls.w	800b758 <_printf_float+0x3c0>
 800b598:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b59c:	2200      	movs	r2, #0
 800b59e:	2300      	movs	r3, #0
 800b5a0:	f7f5 faaa 	bl	8000af8 <__aeabi_dcmpeq>
 800b5a4:	2800      	cmp	r0, #0
 800b5a6:	d034      	beq.n	800b612 <_printf_float+0x27a>
 800b5a8:	4a37      	ldr	r2, [pc, #220]	; (800b688 <_printf_float+0x2f0>)
 800b5aa:	2301      	movs	r3, #1
 800b5ac:	4631      	mov	r1, r6
 800b5ae:	4628      	mov	r0, r5
 800b5b0:	47b8      	blx	r7
 800b5b2:	3001      	adds	r0, #1
 800b5b4:	f43f af51 	beq.w	800b45a <_printf_float+0xc2>
 800b5b8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b5bc:	429a      	cmp	r2, r3
 800b5be:	db02      	blt.n	800b5c6 <_printf_float+0x22e>
 800b5c0:	6823      	ldr	r3, [r4, #0]
 800b5c2:	07d8      	lsls	r0, r3, #31
 800b5c4:	d510      	bpl.n	800b5e8 <_printf_float+0x250>
 800b5c6:	ee18 3a10 	vmov	r3, s16
 800b5ca:	4652      	mov	r2, sl
 800b5cc:	4631      	mov	r1, r6
 800b5ce:	4628      	mov	r0, r5
 800b5d0:	47b8      	blx	r7
 800b5d2:	3001      	adds	r0, #1
 800b5d4:	f43f af41 	beq.w	800b45a <_printf_float+0xc2>
 800b5d8:	f04f 0800 	mov.w	r8, #0
 800b5dc:	f104 091a 	add.w	r9, r4, #26
 800b5e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b5e2:	3b01      	subs	r3, #1
 800b5e4:	4543      	cmp	r3, r8
 800b5e6:	dc09      	bgt.n	800b5fc <_printf_float+0x264>
 800b5e8:	6823      	ldr	r3, [r4, #0]
 800b5ea:	079b      	lsls	r3, r3, #30
 800b5ec:	f100 8105 	bmi.w	800b7fa <_printf_float+0x462>
 800b5f0:	68e0      	ldr	r0, [r4, #12]
 800b5f2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b5f4:	4298      	cmp	r0, r3
 800b5f6:	bfb8      	it	lt
 800b5f8:	4618      	movlt	r0, r3
 800b5fa:	e730      	b.n	800b45e <_printf_float+0xc6>
 800b5fc:	2301      	movs	r3, #1
 800b5fe:	464a      	mov	r2, r9
 800b600:	4631      	mov	r1, r6
 800b602:	4628      	mov	r0, r5
 800b604:	47b8      	blx	r7
 800b606:	3001      	adds	r0, #1
 800b608:	f43f af27 	beq.w	800b45a <_printf_float+0xc2>
 800b60c:	f108 0801 	add.w	r8, r8, #1
 800b610:	e7e6      	b.n	800b5e0 <_printf_float+0x248>
 800b612:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b614:	2b00      	cmp	r3, #0
 800b616:	dc39      	bgt.n	800b68c <_printf_float+0x2f4>
 800b618:	4a1b      	ldr	r2, [pc, #108]	; (800b688 <_printf_float+0x2f0>)
 800b61a:	2301      	movs	r3, #1
 800b61c:	4631      	mov	r1, r6
 800b61e:	4628      	mov	r0, r5
 800b620:	47b8      	blx	r7
 800b622:	3001      	adds	r0, #1
 800b624:	f43f af19 	beq.w	800b45a <_printf_float+0xc2>
 800b628:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b62c:	4313      	orrs	r3, r2
 800b62e:	d102      	bne.n	800b636 <_printf_float+0x29e>
 800b630:	6823      	ldr	r3, [r4, #0]
 800b632:	07d9      	lsls	r1, r3, #31
 800b634:	d5d8      	bpl.n	800b5e8 <_printf_float+0x250>
 800b636:	ee18 3a10 	vmov	r3, s16
 800b63a:	4652      	mov	r2, sl
 800b63c:	4631      	mov	r1, r6
 800b63e:	4628      	mov	r0, r5
 800b640:	47b8      	blx	r7
 800b642:	3001      	adds	r0, #1
 800b644:	f43f af09 	beq.w	800b45a <_printf_float+0xc2>
 800b648:	f04f 0900 	mov.w	r9, #0
 800b64c:	f104 0a1a 	add.w	sl, r4, #26
 800b650:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b652:	425b      	negs	r3, r3
 800b654:	454b      	cmp	r3, r9
 800b656:	dc01      	bgt.n	800b65c <_printf_float+0x2c4>
 800b658:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b65a:	e792      	b.n	800b582 <_printf_float+0x1ea>
 800b65c:	2301      	movs	r3, #1
 800b65e:	4652      	mov	r2, sl
 800b660:	4631      	mov	r1, r6
 800b662:	4628      	mov	r0, r5
 800b664:	47b8      	blx	r7
 800b666:	3001      	adds	r0, #1
 800b668:	f43f aef7 	beq.w	800b45a <_printf_float+0xc2>
 800b66c:	f109 0901 	add.w	r9, r9, #1
 800b670:	e7ee      	b.n	800b650 <_printf_float+0x2b8>
 800b672:	bf00      	nop
 800b674:	7fefffff 	.word	0x7fefffff
 800b678:	0800e61c 	.word	0x0800e61c
 800b67c:	0800e620 	.word	0x0800e620
 800b680:	0800e628 	.word	0x0800e628
 800b684:	0800e624 	.word	0x0800e624
 800b688:	0800e62c 	.word	0x0800e62c
 800b68c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b68e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b690:	429a      	cmp	r2, r3
 800b692:	bfa8      	it	ge
 800b694:	461a      	movge	r2, r3
 800b696:	2a00      	cmp	r2, #0
 800b698:	4691      	mov	r9, r2
 800b69a:	dc37      	bgt.n	800b70c <_printf_float+0x374>
 800b69c:	f04f 0b00 	mov.w	fp, #0
 800b6a0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b6a4:	f104 021a 	add.w	r2, r4, #26
 800b6a8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b6aa:	9305      	str	r3, [sp, #20]
 800b6ac:	eba3 0309 	sub.w	r3, r3, r9
 800b6b0:	455b      	cmp	r3, fp
 800b6b2:	dc33      	bgt.n	800b71c <_printf_float+0x384>
 800b6b4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b6b8:	429a      	cmp	r2, r3
 800b6ba:	db3b      	blt.n	800b734 <_printf_float+0x39c>
 800b6bc:	6823      	ldr	r3, [r4, #0]
 800b6be:	07da      	lsls	r2, r3, #31
 800b6c0:	d438      	bmi.n	800b734 <_printf_float+0x39c>
 800b6c2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b6c4:	9a05      	ldr	r2, [sp, #20]
 800b6c6:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b6c8:	1a9a      	subs	r2, r3, r2
 800b6ca:	eba3 0901 	sub.w	r9, r3, r1
 800b6ce:	4591      	cmp	r9, r2
 800b6d0:	bfa8      	it	ge
 800b6d2:	4691      	movge	r9, r2
 800b6d4:	f1b9 0f00 	cmp.w	r9, #0
 800b6d8:	dc35      	bgt.n	800b746 <_printf_float+0x3ae>
 800b6da:	f04f 0800 	mov.w	r8, #0
 800b6de:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b6e2:	f104 0a1a 	add.w	sl, r4, #26
 800b6e6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b6ea:	1a9b      	subs	r3, r3, r2
 800b6ec:	eba3 0309 	sub.w	r3, r3, r9
 800b6f0:	4543      	cmp	r3, r8
 800b6f2:	f77f af79 	ble.w	800b5e8 <_printf_float+0x250>
 800b6f6:	2301      	movs	r3, #1
 800b6f8:	4652      	mov	r2, sl
 800b6fa:	4631      	mov	r1, r6
 800b6fc:	4628      	mov	r0, r5
 800b6fe:	47b8      	blx	r7
 800b700:	3001      	adds	r0, #1
 800b702:	f43f aeaa 	beq.w	800b45a <_printf_float+0xc2>
 800b706:	f108 0801 	add.w	r8, r8, #1
 800b70a:	e7ec      	b.n	800b6e6 <_printf_float+0x34e>
 800b70c:	4613      	mov	r3, r2
 800b70e:	4631      	mov	r1, r6
 800b710:	4642      	mov	r2, r8
 800b712:	4628      	mov	r0, r5
 800b714:	47b8      	blx	r7
 800b716:	3001      	adds	r0, #1
 800b718:	d1c0      	bne.n	800b69c <_printf_float+0x304>
 800b71a:	e69e      	b.n	800b45a <_printf_float+0xc2>
 800b71c:	2301      	movs	r3, #1
 800b71e:	4631      	mov	r1, r6
 800b720:	4628      	mov	r0, r5
 800b722:	9205      	str	r2, [sp, #20]
 800b724:	47b8      	blx	r7
 800b726:	3001      	adds	r0, #1
 800b728:	f43f ae97 	beq.w	800b45a <_printf_float+0xc2>
 800b72c:	9a05      	ldr	r2, [sp, #20]
 800b72e:	f10b 0b01 	add.w	fp, fp, #1
 800b732:	e7b9      	b.n	800b6a8 <_printf_float+0x310>
 800b734:	ee18 3a10 	vmov	r3, s16
 800b738:	4652      	mov	r2, sl
 800b73a:	4631      	mov	r1, r6
 800b73c:	4628      	mov	r0, r5
 800b73e:	47b8      	blx	r7
 800b740:	3001      	adds	r0, #1
 800b742:	d1be      	bne.n	800b6c2 <_printf_float+0x32a>
 800b744:	e689      	b.n	800b45a <_printf_float+0xc2>
 800b746:	9a05      	ldr	r2, [sp, #20]
 800b748:	464b      	mov	r3, r9
 800b74a:	4442      	add	r2, r8
 800b74c:	4631      	mov	r1, r6
 800b74e:	4628      	mov	r0, r5
 800b750:	47b8      	blx	r7
 800b752:	3001      	adds	r0, #1
 800b754:	d1c1      	bne.n	800b6da <_printf_float+0x342>
 800b756:	e680      	b.n	800b45a <_printf_float+0xc2>
 800b758:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b75a:	2a01      	cmp	r2, #1
 800b75c:	dc01      	bgt.n	800b762 <_printf_float+0x3ca>
 800b75e:	07db      	lsls	r3, r3, #31
 800b760:	d538      	bpl.n	800b7d4 <_printf_float+0x43c>
 800b762:	2301      	movs	r3, #1
 800b764:	4642      	mov	r2, r8
 800b766:	4631      	mov	r1, r6
 800b768:	4628      	mov	r0, r5
 800b76a:	47b8      	blx	r7
 800b76c:	3001      	adds	r0, #1
 800b76e:	f43f ae74 	beq.w	800b45a <_printf_float+0xc2>
 800b772:	ee18 3a10 	vmov	r3, s16
 800b776:	4652      	mov	r2, sl
 800b778:	4631      	mov	r1, r6
 800b77a:	4628      	mov	r0, r5
 800b77c:	47b8      	blx	r7
 800b77e:	3001      	adds	r0, #1
 800b780:	f43f ae6b 	beq.w	800b45a <_printf_float+0xc2>
 800b784:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b788:	2200      	movs	r2, #0
 800b78a:	2300      	movs	r3, #0
 800b78c:	f7f5 f9b4 	bl	8000af8 <__aeabi_dcmpeq>
 800b790:	b9d8      	cbnz	r0, 800b7ca <_printf_float+0x432>
 800b792:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b794:	f108 0201 	add.w	r2, r8, #1
 800b798:	3b01      	subs	r3, #1
 800b79a:	4631      	mov	r1, r6
 800b79c:	4628      	mov	r0, r5
 800b79e:	47b8      	blx	r7
 800b7a0:	3001      	adds	r0, #1
 800b7a2:	d10e      	bne.n	800b7c2 <_printf_float+0x42a>
 800b7a4:	e659      	b.n	800b45a <_printf_float+0xc2>
 800b7a6:	2301      	movs	r3, #1
 800b7a8:	4652      	mov	r2, sl
 800b7aa:	4631      	mov	r1, r6
 800b7ac:	4628      	mov	r0, r5
 800b7ae:	47b8      	blx	r7
 800b7b0:	3001      	adds	r0, #1
 800b7b2:	f43f ae52 	beq.w	800b45a <_printf_float+0xc2>
 800b7b6:	f108 0801 	add.w	r8, r8, #1
 800b7ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b7bc:	3b01      	subs	r3, #1
 800b7be:	4543      	cmp	r3, r8
 800b7c0:	dcf1      	bgt.n	800b7a6 <_printf_float+0x40e>
 800b7c2:	464b      	mov	r3, r9
 800b7c4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800b7c8:	e6dc      	b.n	800b584 <_printf_float+0x1ec>
 800b7ca:	f04f 0800 	mov.w	r8, #0
 800b7ce:	f104 0a1a 	add.w	sl, r4, #26
 800b7d2:	e7f2      	b.n	800b7ba <_printf_float+0x422>
 800b7d4:	2301      	movs	r3, #1
 800b7d6:	4642      	mov	r2, r8
 800b7d8:	e7df      	b.n	800b79a <_printf_float+0x402>
 800b7da:	2301      	movs	r3, #1
 800b7dc:	464a      	mov	r2, r9
 800b7de:	4631      	mov	r1, r6
 800b7e0:	4628      	mov	r0, r5
 800b7e2:	47b8      	blx	r7
 800b7e4:	3001      	adds	r0, #1
 800b7e6:	f43f ae38 	beq.w	800b45a <_printf_float+0xc2>
 800b7ea:	f108 0801 	add.w	r8, r8, #1
 800b7ee:	68e3      	ldr	r3, [r4, #12]
 800b7f0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b7f2:	1a5b      	subs	r3, r3, r1
 800b7f4:	4543      	cmp	r3, r8
 800b7f6:	dcf0      	bgt.n	800b7da <_printf_float+0x442>
 800b7f8:	e6fa      	b.n	800b5f0 <_printf_float+0x258>
 800b7fa:	f04f 0800 	mov.w	r8, #0
 800b7fe:	f104 0919 	add.w	r9, r4, #25
 800b802:	e7f4      	b.n	800b7ee <_printf_float+0x456>

0800b804 <_printf_common>:
 800b804:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b808:	4616      	mov	r6, r2
 800b80a:	4699      	mov	r9, r3
 800b80c:	688a      	ldr	r2, [r1, #8]
 800b80e:	690b      	ldr	r3, [r1, #16]
 800b810:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b814:	4293      	cmp	r3, r2
 800b816:	bfb8      	it	lt
 800b818:	4613      	movlt	r3, r2
 800b81a:	6033      	str	r3, [r6, #0]
 800b81c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b820:	4607      	mov	r7, r0
 800b822:	460c      	mov	r4, r1
 800b824:	b10a      	cbz	r2, 800b82a <_printf_common+0x26>
 800b826:	3301      	adds	r3, #1
 800b828:	6033      	str	r3, [r6, #0]
 800b82a:	6823      	ldr	r3, [r4, #0]
 800b82c:	0699      	lsls	r1, r3, #26
 800b82e:	bf42      	ittt	mi
 800b830:	6833      	ldrmi	r3, [r6, #0]
 800b832:	3302      	addmi	r3, #2
 800b834:	6033      	strmi	r3, [r6, #0]
 800b836:	6825      	ldr	r5, [r4, #0]
 800b838:	f015 0506 	ands.w	r5, r5, #6
 800b83c:	d106      	bne.n	800b84c <_printf_common+0x48>
 800b83e:	f104 0a19 	add.w	sl, r4, #25
 800b842:	68e3      	ldr	r3, [r4, #12]
 800b844:	6832      	ldr	r2, [r6, #0]
 800b846:	1a9b      	subs	r3, r3, r2
 800b848:	42ab      	cmp	r3, r5
 800b84a:	dc26      	bgt.n	800b89a <_printf_common+0x96>
 800b84c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800b850:	1e13      	subs	r3, r2, #0
 800b852:	6822      	ldr	r2, [r4, #0]
 800b854:	bf18      	it	ne
 800b856:	2301      	movne	r3, #1
 800b858:	0692      	lsls	r2, r2, #26
 800b85a:	d42b      	bmi.n	800b8b4 <_printf_common+0xb0>
 800b85c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b860:	4649      	mov	r1, r9
 800b862:	4638      	mov	r0, r7
 800b864:	47c0      	blx	r8
 800b866:	3001      	adds	r0, #1
 800b868:	d01e      	beq.n	800b8a8 <_printf_common+0xa4>
 800b86a:	6823      	ldr	r3, [r4, #0]
 800b86c:	68e5      	ldr	r5, [r4, #12]
 800b86e:	6832      	ldr	r2, [r6, #0]
 800b870:	f003 0306 	and.w	r3, r3, #6
 800b874:	2b04      	cmp	r3, #4
 800b876:	bf08      	it	eq
 800b878:	1aad      	subeq	r5, r5, r2
 800b87a:	68a3      	ldr	r3, [r4, #8]
 800b87c:	6922      	ldr	r2, [r4, #16]
 800b87e:	bf0c      	ite	eq
 800b880:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b884:	2500      	movne	r5, #0
 800b886:	4293      	cmp	r3, r2
 800b888:	bfc4      	itt	gt
 800b88a:	1a9b      	subgt	r3, r3, r2
 800b88c:	18ed      	addgt	r5, r5, r3
 800b88e:	2600      	movs	r6, #0
 800b890:	341a      	adds	r4, #26
 800b892:	42b5      	cmp	r5, r6
 800b894:	d11a      	bne.n	800b8cc <_printf_common+0xc8>
 800b896:	2000      	movs	r0, #0
 800b898:	e008      	b.n	800b8ac <_printf_common+0xa8>
 800b89a:	2301      	movs	r3, #1
 800b89c:	4652      	mov	r2, sl
 800b89e:	4649      	mov	r1, r9
 800b8a0:	4638      	mov	r0, r7
 800b8a2:	47c0      	blx	r8
 800b8a4:	3001      	adds	r0, #1
 800b8a6:	d103      	bne.n	800b8b0 <_printf_common+0xac>
 800b8a8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b8ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b8b0:	3501      	adds	r5, #1
 800b8b2:	e7c6      	b.n	800b842 <_printf_common+0x3e>
 800b8b4:	18e1      	adds	r1, r4, r3
 800b8b6:	1c5a      	adds	r2, r3, #1
 800b8b8:	2030      	movs	r0, #48	; 0x30
 800b8ba:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b8be:	4422      	add	r2, r4
 800b8c0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b8c4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b8c8:	3302      	adds	r3, #2
 800b8ca:	e7c7      	b.n	800b85c <_printf_common+0x58>
 800b8cc:	2301      	movs	r3, #1
 800b8ce:	4622      	mov	r2, r4
 800b8d0:	4649      	mov	r1, r9
 800b8d2:	4638      	mov	r0, r7
 800b8d4:	47c0      	blx	r8
 800b8d6:	3001      	adds	r0, #1
 800b8d8:	d0e6      	beq.n	800b8a8 <_printf_common+0xa4>
 800b8da:	3601      	adds	r6, #1
 800b8dc:	e7d9      	b.n	800b892 <_printf_common+0x8e>
	...

0800b8e0 <_printf_i>:
 800b8e0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b8e4:	7e0f      	ldrb	r7, [r1, #24]
 800b8e6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800b8e8:	2f78      	cmp	r7, #120	; 0x78
 800b8ea:	4691      	mov	r9, r2
 800b8ec:	4680      	mov	r8, r0
 800b8ee:	460c      	mov	r4, r1
 800b8f0:	469a      	mov	sl, r3
 800b8f2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800b8f6:	d807      	bhi.n	800b908 <_printf_i+0x28>
 800b8f8:	2f62      	cmp	r7, #98	; 0x62
 800b8fa:	d80a      	bhi.n	800b912 <_printf_i+0x32>
 800b8fc:	2f00      	cmp	r7, #0
 800b8fe:	f000 80d8 	beq.w	800bab2 <_printf_i+0x1d2>
 800b902:	2f58      	cmp	r7, #88	; 0x58
 800b904:	f000 80a3 	beq.w	800ba4e <_printf_i+0x16e>
 800b908:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b90c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800b910:	e03a      	b.n	800b988 <_printf_i+0xa8>
 800b912:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800b916:	2b15      	cmp	r3, #21
 800b918:	d8f6      	bhi.n	800b908 <_printf_i+0x28>
 800b91a:	a101      	add	r1, pc, #4	; (adr r1, 800b920 <_printf_i+0x40>)
 800b91c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b920:	0800b979 	.word	0x0800b979
 800b924:	0800b98d 	.word	0x0800b98d
 800b928:	0800b909 	.word	0x0800b909
 800b92c:	0800b909 	.word	0x0800b909
 800b930:	0800b909 	.word	0x0800b909
 800b934:	0800b909 	.word	0x0800b909
 800b938:	0800b98d 	.word	0x0800b98d
 800b93c:	0800b909 	.word	0x0800b909
 800b940:	0800b909 	.word	0x0800b909
 800b944:	0800b909 	.word	0x0800b909
 800b948:	0800b909 	.word	0x0800b909
 800b94c:	0800ba99 	.word	0x0800ba99
 800b950:	0800b9bd 	.word	0x0800b9bd
 800b954:	0800ba7b 	.word	0x0800ba7b
 800b958:	0800b909 	.word	0x0800b909
 800b95c:	0800b909 	.word	0x0800b909
 800b960:	0800babb 	.word	0x0800babb
 800b964:	0800b909 	.word	0x0800b909
 800b968:	0800b9bd 	.word	0x0800b9bd
 800b96c:	0800b909 	.word	0x0800b909
 800b970:	0800b909 	.word	0x0800b909
 800b974:	0800ba83 	.word	0x0800ba83
 800b978:	682b      	ldr	r3, [r5, #0]
 800b97a:	1d1a      	adds	r2, r3, #4
 800b97c:	681b      	ldr	r3, [r3, #0]
 800b97e:	602a      	str	r2, [r5, #0]
 800b980:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b984:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b988:	2301      	movs	r3, #1
 800b98a:	e0a3      	b.n	800bad4 <_printf_i+0x1f4>
 800b98c:	6820      	ldr	r0, [r4, #0]
 800b98e:	6829      	ldr	r1, [r5, #0]
 800b990:	0606      	lsls	r6, r0, #24
 800b992:	f101 0304 	add.w	r3, r1, #4
 800b996:	d50a      	bpl.n	800b9ae <_printf_i+0xce>
 800b998:	680e      	ldr	r6, [r1, #0]
 800b99a:	602b      	str	r3, [r5, #0]
 800b99c:	2e00      	cmp	r6, #0
 800b99e:	da03      	bge.n	800b9a8 <_printf_i+0xc8>
 800b9a0:	232d      	movs	r3, #45	; 0x2d
 800b9a2:	4276      	negs	r6, r6
 800b9a4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b9a8:	485e      	ldr	r0, [pc, #376]	; (800bb24 <_printf_i+0x244>)
 800b9aa:	230a      	movs	r3, #10
 800b9ac:	e019      	b.n	800b9e2 <_printf_i+0x102>
 800b9ae:	680e      	ldr	r6, [r1, #0]
 800b9b0:	602b      	str	r3, [r5, #0]
 800b9b2:	f010 0f40 	tst.w	r0, #64	; 0x40
 800b9b6:	bf18      	it	ne
 800b9b8:	b236      	sxthne	r6, r6
 800b9ba:	e7ef      	b.n	800b99c <_printf_i+0xbc>
 800b9bc:	682b      	ldr	r3, [r5, #0]
 800b9be:	6820      	ldr	r0, [r4, #0]
 800b9c0:	1d19      	adds	r1, r3, #4
 800b9c2:	6029      	str	r1, [r5, #0]
 800b9c4:	0601      	lsls	r1, r0, #24
 800b9c6:	d501      	bpl.n	800b9cc <_printf_i+0xec>
 800b9c8:	681e      	ldr	r6, [r3, #0]
 800b9ca:	e002      	b.n	800b9d2 <_printf_i+0xf2>
 800b9cc:	0646      	lsls	r6, r0, #25
 800b9ce:	d5fb      	bpl.n	800b9c8 <_printf_i+0xe8>
 800b9d0:	881e      	ldrh	r6, [r3, #0]
 800b9d2:	4854      	ldr	r0, [pc, #336]	; (800bb24 <_printf_i+0x244>)
 800b9d4:	2f6f      	cmp	r7, #111	; 0x6f
 800b9d6:	bf0c      	ite	eq
 800b9d8:	2308      	moveq	r3, #8
 800b9da:	230a      	movne	r3, #10
 800b9dc:	2100      	movs	r1, #0
 800b9de:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800b9e2:	6865      	ldr	r5, [r4, #4]
 800b9e4:	60a5      	str	r5, [r4, #8]
 800b9e6:	2d00      	cmp	r5, #0
 800b9e8:	bfa2      	ittt	ge
 800b9ea:	6821      	ldrge	r1, [r4, #0]
 800b9ec:	f021 0104 	bicge.w	r1, r1, #4
 800b9f0:	6021      	strge	r1, [r4, #0]
 800b9f2:	b90e      	cbnz	r6, 800b9f8 <_printf_i+0x118>
 800b9f4:	2d00      	cmp	r5, #0
 800b9f6:	d04d      	beq.n	800ba94 <_printf_i+0x1b4>
 800b9f8:	4615      	mov	r5, r2
 800b9fa:	fbb6 f1f3 	udiv	r1, r6, r3
 800b9fe:	fb03 6711 	mls	r7, r3, r1, r6
 800ba02:	5dc7      	ldrb	r7, [r0, r7]
 800ba04:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800ba08:	4637      	mov	r7, r6
 800ba0a:	42bb      	cmp	r3, r7
 800ba0c:	460e      	mov	r6, r1
 800ba0e:	d9f4      	bls.n	800b9fa <_printf_i+0x11a>
 800ba10:	2b08      	cmp	r3, #8
 800ba12:	d10b      	bne.n	800ba2c <_printf_i+0x14c>
 800ba14:	6823      	ldr	r3, [r4, #0]
 800ba16:	07de      	lsls	r6, r3, #31
 800ba18:	d508      	bpl.n	800ba2c <_printf_i+0x14c>
 800ba1a:	6923      	ldr	r3, [r4, #16]
 800ba1c:	6861      	ldr	r1, [r4, #4]
 800ba1e:	4299      	cmp	r1, r3
 800ba20:	bfde      	ittt	le
 800ba22:	2330      	movle	r3, #48	; 0x30
 800ba24:	f805 3c01 	strble.w	r3, [r5, #-1]
 800ba28:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800ba2c:	1b52      	subs	r2, r2, r5
 800ba2e:	6122      	str	r2, [r4, #16]
 800ba30:	f8cd a000 	str.w	sl, [sp]
 800ba34:	464b      	mov	r3, r9
 800ba36:	aa03      	add	r2, sp, #12
 800ba38:	4621      	mov	r1, r4
 800ba3a:	4640      	mov	r0, r8
 800ba3c:	f7ff fee2 	bl	800b804 <_printf_common>
 800ba40:	3001      	adds	r0, #1
 800ba42:	d14c      	bne.n	800bade <_printf_i+0x1fe>
 800ba44:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800ba48:	b004      	add	sp, #16
 800ba4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ba4e:	4835      	ldr	r0, [pc, #212]	; (800bb24 <_printf_i+0x244>)
 800ba50:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800ba54:	6829      	ldr	r1, [r5, #0]
 800ba56:	6823      	ldr	r3, [r4, #0]
 800ba58:	f851 6b04 	ldr.w	r6, [r1], #4
 800ba5c:	6029      	str	r1, [r5, #0]
 800ba5e:	061d      	lsls	r5, r3, #24
 800ba60:	d514      	bpl.n	800ba8c <_printf_i+0x1ac>
 800ba62:	07df      	lsls	r7, r3, #31
 800ba64:	bf44      	itt	mi
 800ba66:	f043 0320 	orrmi.w	r3, r3, #32
 800ba6a:	6023      	strmi	r3, [r4, #0]
 800ba6c:	b91e      	cbnz	r6, 800ba76 <_printf_i+0x196>
 800ba6e:	6823      	ldr	r3, [r4, #0]
 800ba70:	f023 0320 	bic.w	r3, r3, #32
 800ba74:	6023      	str	r3, [r4, #0]
 800ba76:	2310      	movs	r3, #16
 800ba78:	e7b0      	b.n	800b9dc <_printf_i+0xfc>
 800ba7a:	6823      	ldr	r3, [r4, #0]
 800ba7c:	f043 0320 	orr.w	r3, r3, #32
 800ba80:	6023      	str	r3, [r4, #0]
 800ba82:	2378      	movs	r3, #120	; 0x78
 800ba84:	4828      	ldr	r0, [pc, #160]	; (800bb28 <_printf_i+0x248>)
 800ba86:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800ba8a:	e7e3      	b.n	800ba54 <_printf_i+0x174>
 800ba8c:	0659      	lsls	r1, r3, #25
 800ba8e:	bf48      	it	mi
 800ba90:	b2b6      	uxthmi	r6, r6
 800ba92:	e7e6      	b.n	800ba62 <_printf_i+0x182>
 800ba94:	4615      	mov	r5, r2
 800ba96:	e7bb      	b.n	800ba10 <_printf_i+0x130>
 800ba98:	682b      	ldr	r3, [r5, #0]
 800ba9a:	6826      	ldr	r6, [r4, #0]
 800ba9c:	6961      	ldr	r1, [r4, #20]
 800ba9e:	1d18      	adds	r0, r3, #4
 800baa0:	6028      	str	r0, [r5, #0]
 800baa2:	0635      	lsls	r5, r6, #24
 800baa4:	681b      	ldr	r3, [r3, #0]
 800baa6:	d501      	bpl.n	800baac <_printf_i+0x1cc>
 800baa8:	6019      	str	r1, [r3, #0]
 800baaa:	e002      	b.n	800bab2 <_printf_i+0x1d2>
 800baac:	0670      	lsls	r0, r6, #25
 800baae:	d5fb      	bpl.n	800baa8 <_printf_i+0x1c8>
 800bab0:	8019      	strh	r1, [r3, #0]
 800bab2:	2300      	movs	r3, #0
 800bab4:	6123      	str	r3, [r4, #16]
 800bab6:	4615      	mov	r5, r2
 800bab8:	e7ba      	b.n	800ba30 <_printf_i+0x150>
 800baba:	682b      	ldr	r3, [r5, #0]
 800babc:	1d1a      	adds	r2, r3, #4
 800babe:	602a      	str	r2, [r5, #0]
 800bac0:	681d      	ldr	r5, [r3, #0]
 800bac2:	6862      	ldr	r2, [r4, #4]
 800bac4:	2100      	movs	r1, #0
 800bac6:	4628      	mov	r0, r5
 800bac8:	f7f4 fba2 	bl	8000210 <memchr>
 800bacc:	b108      	cbz	r0, 800bad2 <_printf_i+0x1f2>
 800bace:	1b40      	subs	r0, r0, r5
 800bad0:	6060      	str	r0, [r4, #4]
 800bad2:	6863      	ldr	r3, [r4, #4]
 800bad4:	6123      	str	r3, [r4, #16]
 800bad6:	2300      	movs	r3, #0
 800bad8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800badc:	e7a8      	b.n	800ba30 <_printf_i+0x150>
 800bade:	6923      	ldr	r3, [r4, #16]
 800bae0:	462a      	mov	r2, r5
 800bae2:	4649      	mov	r1, r9
 800bae4:	4640      	mov	r0, r8
 800bae6:	47d0      	blx	sl
 800bae8:	3001      	adds	r0, #1
 800baea:	d0ab      	beq.n	800ba44 <_printf_i+0x164>
 800baec:	6823      	ldr	r3, [r4, #0]
 800baee:	079b      	lsls	r3, r3, #30
 800baf0:	d413      	bmi.n	800bb1a <_printf_i+0x23a>
 800baf2:	68e0      	ldr	r0, [r4, #12]
 800baf4:	9b03      	ldr	r3, [sp, #12]
 800baf6:	4298      	cmp	r0, r3
 800baf8:	bfb8      	it	lt
 800bafa:	4618      	movlt	r0, r3
 800bafc:	e7a4      	b.n	800ba48 <_printf_i+0x168>
 800bafe:	2301      	movs	r3, #1
 800bb00:	4632      	mov	r2, r6
 800bb02:	4649      	mov	r1, r9
 800bb04:	4640      	mov	r0, r8
 800bb06:	47d0      	blx	sl
 800bb08:	3001      	adds	r0, #1
 800bb0a:	d09b      	beq.n	800ba44 <_printf_i+0x164>
 800bb0c:	3501      	adds	r5, #1
 800bb0e:	68e3      	ldr	r3, [r4, #12]
 800bb10:	9903      	ldr	r1, [sp, #12]
 800bb12:	1a5b      	subs	r3, r3, r1
 800bb14:	42ab      	cmp	r3, r5
 800bb16:	dcf2      	bgt.n	800bafe <_printf_i+0x21e>
 800bb18:	e7eb      	b.n	800baf2 <_printf_i+0x212>
 800bb1a:	2500      	movs	r5, #0
 800bb1c:	f104 0619 	add.w	r6, r4, #25
 800bb20:	e7f5      	b.n	800bb0e <_printf_i+0x22e>
 800bb22:	bf00      	nop
 800bb24:	0800e62e 	.word	0x0800e62e
 800bb28:	0800e63f 	.word	0x0800e63f

0800bb2c <iprintf>:
 800bb2c:	b40f      	push	{r0, r1, r2, r3}
 800bb2e:	4b0a      	ldr	r3, [pc, #40]	; (800bb58 <iprintf+0x2c>)
 800bb30:	b513      	push	{r0, r1, r4, lr}
 800bb32:	681c      	ldr	r4, [r3, #0]
 800bb34:	b124      	cbz	r4, 800bb40 <iprintf+0x14>
 800bb36:	69a3      	ldr	r3, [r4, #24]
 800bb38:	b913      	cbnz	r3, 800bb40 <iprintf+0x14>
 800bb3a:	4620      	mov	r0, r4
 800bb3c:	f7ff fa1c 	bl	800af78 <__sinit>
 800bb40:	ab05      	add	r3, sp, #20
 800bb42:	9a04      	ldr	r2, [sp, #16]
 800bb44:	68a1      	ldr	r1, [r4, #8]
 800bb46:	9301      	str	r3, [sp, #4]
 800bb48:	4620      	mov	r0, r4
 800bb4a:	f001 fe0b 	bl	800d764 <_vfiprintf_r>
 800bb4e:	b002      	add	sp, #8
 800bb50:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bb54:	b004      	add	sp, #16
 800bb56:	4770      	bx	lr
 800bb58:	20000014 	.word	0x20000014

0800bb5c <_puts_r>:
 800bb5c:	b570      	push	{r4, r5, r6, lr}
 800bb5e:	460e      	mov	r6, r1
 800bb60:	4605      	mov	r5, r0
 800bb62:	b118      	cbz	r0, 800bb6c <_puts_r+0x10>
 800bb64:	6983      	ldr	r3, [r0, #24]
 800bb66:	b90b      	cbnz	r3, 800bb6c <_puts_r+0x10>
 800bb68:	f7ff fa06 	bl	800af78 <__sinit>
 800bb6c:	69ab      	ldr	r3, [r5, #24]
 800bb6e:	68ac      	ldr	r4, [r5, #8]
 800bb70:	b913      	cbnz	r3, 800bb78 <_puts_r+0x1c>
 800bb72:	4628      	mov	r0, r5
 800bb74:	f7ff fa00 	bl	800af78 <__sinit>
 800bb78:	4b2c      	ldr	r3, [pc, #176]	; (800bc2c <_puts_r+0xd0>)
 800bb7a:	429c      	cmp	r4, r3
 800bb7c:	d120      	bne.n	800bbc0 <_puts_r+0x64>
 800bb7e:	686c      	ldr	r4, [r5, #4]
 800bb80:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800bb82:	07db      	lsls	r3, r3, #31
 800bb84:	d405      	bmi.n	800bb92 <_puts_r+0x36>
 800bb86:	89a3      	ldrh	r3, [r4, #12]
 800bb88:	0598      	lsls	r0, r3, #22
 800bb8a:	d402      	bmi.n	800bb92 <_puts_r+0x36>
 800bb8c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bb8e:	f7ff fab6 	bl	800b0fe <__retarget_lock_acquire_recursive>
 800bb92:	89a3      	ldrh	r3, [r4, #12]
 800bb94:	0719      	lsls	r1, r3, #28
 800bb96:	d51d      	bpl.n	800bbd4 <_puts_r+0x78>
 800bb98:	6923      	ldr	r3, [r4, #16]
 800bb9a:	b1db      	cbz	r3, 800bbd4 <_puts_r+0x78>
 800bb9c:	3e01      	subs	r6, #1
 800bb9e:	68a3      	ldr	r3, [r4, #8]
 800bba0:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800bba4:	3b01      	subs	r3, #1
 800bba6:	60a3      	str	r3, [r4, #8]
 800bba8:	bb39      	cbnz	r1, 800bbfa <_puts_r+0x9e>
 800bbaa:	2b00      	cmp	r3, #0
 800bbac:	da38      	bge.n	800bc20 <_puts_r+0xc4>
 800bbae:	4622      	mov	r2, r4
 800bbb0:	210a      	movs	r1, #10
 800bbb2:	4628      	mov	r0, r5
 800bbb4:	f000 f906 	bl	800bdc4 <__swbuf_r>
 800bbb8:	3001      	adds	r0, #1
 800bbba:	d011      	beq.n	800bbe0 <_puts_r+0x84>
 800bbbc:	250a      	movs	r5, #10
 800bbbe:	e011      	b.n	800bbe4 <_puts_r+0x88>
 800bbc0:	4b1b      	ldr	r3, [pc, #108]	; (800bc30 <_puts_r+0xd4>)
 800bbc2:	429c      	cmp	r4, r3
 800bbc4:	d101      	bne.n	800bbca <_puts_r+0x6e>
 800bbc6:	68ac      	ldr	r4, [r5, #8]
 800bbc8:	e7da      	b.n	800bb80 <_puts_r+0x24>
 800bbca:	4b1a      	ldr	r3, [pc, #104]	; (800bc34 <_puts_r+0xd8>)
 800bbcc:	429c      	cmp	r4, r3
 800bbce:	bf08      	it	eq
 800bbd0:	68ec      	ldreq	r4, [r5, #12]
 800bbd2:	e7d5      	b.n	800bb80 <_puts_r+0x24>
 800bbd4:	4621      	mov	r1, r4
 800bbd6:	4628      	mov	r0, r5
 800bbd8:	f000 f958 	bl	800be8c <__swsetup_r>
 800bbdc:	2800      	cmp	r0, #0
 800bbde:	d0dd      	beq.n	800bb9c <_puts_r+0x40>
 800bbe0:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 800bbe4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800bbe6:	07da      	lsls	r2, r3, #31
 800bbe8:	d405      	bmi.n	800bbf6 <_puts_r+0x9a>
 800bbea:	89a3      	ldrh	r3, [r4, #12]
 800bbec:	059b      	lsls	r3, r3, #22
 800bbee:	d402      	bmi.n	800bbf6 <_puts_r+0x9a>
 800bbf0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bbf2:	f7ff fa85 	bl	800b100 <__retarget_lock_release_recursive>
 800bbf6:	4628      	mov	r0, r5
 800bbf8:	bd70      	pop	{r4, r5, r6, pc}
 800bbfa:	2b00      	cmp	r3, #0
 800bbfc:	da04      	bge.n	800bc08 <_puts_r+0xac>
 800bbfe:	69a2      	ldr	r2, [r4, #24]
 800bc00:	429a      	cmp	r2, r3
 800bc02:	dc06      	bgt.n	800bc12 <_puts_r+0xb6>
 800bc04:	290a      	cmp	r1, #10
 800bc06:	d004      	beq.n	800bc12 <_puts_r+0xb6>
 800bc08:	6823      	ldr	r3, [r4, #0]
 800bc0a:	1c5a      	adds	r2, r3, #1
 800bc0c:	6022      	str	r2, [r4, #0]
 800bc0e:	7019      	strb	r1, [r3, #0]
 800bc10:	e7c5      	b.n	800bb9e <_puts_r+0x42>
 800bc12:	4622      	mov	r2, r4
 800bc14:	4628      	mov	r0, r5
 800bc16:	f000 f8d5 	bl	800bdc4 <__swbuf_r>
 800bc1a:	3001      	adds	r0, #1
 800bc1c:	d1bf      	bne.n	800bb9e <_puts_r+0x42>
 800bc1e:	e7df      	b.n	800bbe0 <_puts_r+0x84>
 800bc20:	6823      	ldr	r3, [r4, #0]
 800bc22:	250a      	movs	r5, #10
 800bc24:	1c5a      	adds	r2, r3, #1
 800bc26:	6022      	str	r2, [r4, #0]
 800bc28:	701d      	strb	r5, [r3, #0]
 800bc2a:	e7db      	b.n	800bbe4 <_puts_r+0x88>
 800bc2c:	0800e5d8 	.word	0x0800e5d8
 800bc30:	0800e5f8 	.word	0x0800e5f8
 800bc34:	0800e5b8 	.word	0x0800e5b8

0800bc38 <puts>:
 800bc38:	4b02      	ldr	r3, [pc, #8]	; (800bc44 <puts+0xc>)
 800bc3a:	4601      	mov	r1, r0
 800bc3c:	6818      	ldr	r0, [r3, #0]
 800bc3e:	f7ff bf8d 	b.w	800bb5c <_puts_r>
 800bc42:	bf00      	nop
 800bc44:	20000014 	.word	0x20000014

0800bc48 <cleanup_glue>:
 800bc48:	b538      	push	{r3, r4, r5, lr}
 800bc4a:	460c      	mov	r4, r1
 800bc4c:	6809      	ldr	r1, [r1, #0]
 800bc4e:	4605      	mov	r5, r0
 800bc50:	b109      	cbz	r1, 800bc56 <cleanup_glue+0xe>
 800bc52:	f7ff fff9 	bl	800bc48 <cleanup_glue>
 800bc56:	4621      	mov	r1, r4
 800bc58:	4628      	mov	r0, r5
 800bc5a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bc5e:	f001 bd0b 	b.w	800d678 <_free_r>
	...

0800bc64 <_reclaim_reent>:
 800bc64:	4b2c      	ldr	r3, [pc, #176]	; (800bd18 <_reclaim_reent+0xb4>)
 800bc66:	681b      	ldr	r3, [r3, #0]
 800bc68:	4283      	cmp	r3, r0
 800bc6a:	b570      	push	{r4, r5, r6, lr}
 800bc6c:	4604      	mov	r4, r0
 800bc6e:	d051      	beq.n	800bd14 <_reclaim_reent+0xb0>
 800bc70:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800bc72:	b143      	cbz	r3, 800bc86 <_reclaim_reent+0x22>
 800bc74:	68db      	ldr	r3, [r3, #12]
 800bc76:	2b00      	cmp	r3, #0
 800bc78:	d14a      	bne.n	800bd10 <_reclaim_reent+0xac>
 800bc7a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bc7c:	6819      	ldr	r1, [r3, #0]
 800bc7e:	b111      	cbz	r1, 800bc86 <_reclaim_reent+0x22>
 800bc80:	4620      	mov	r0, r4
 800bc82:	f001 fcf9 	bl	800d678 <_free_r>
 800bc86:	6961      	ldr	r1, [r4, #20]
 800bc88:	b111      	cbz	r1, 800bc90 <_reclaim_reent+0x2c>
 800bc8a:	4620      	mov	r0, r4
 800bc8c:	f001 fcf4 	bl	800d678 <_free_r>
 800bc90:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800bc92:	b111      	cbz	r1, 800bc9a <_reclaim_reent+0x36>
 800bc94:	4620      	mov	r0, r4
 800bc96:	f001 fcef 	bl	800d678 <_free_r>
 800bc9a:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800bc9c:	b111      	cbz	r1, 800bca4 <_reclaim_reent+0x40>
 800bc9e:	4620      	mov	r0, r4
 800bca0:	f001 fcea 	bl	800d678 <_free_r>
 800bca4:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800bca6:	b111      	cbz	r1, 800bcae <_reclaim_reent+0x4a>
 800bca8:	4620      	mov	r0, r4
 800bcaa:	f001 fce5 	bl	800d678 <_free_r>
 800bcae:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800bcb0:	b111      	cbz	r1, 800bcb8 <_reclaim_reent+0x54>
 800bcb2:	4620      	mov	r0, r4
 800bcb4:	f001 fce0 	bl	800d678 <_free_r>
 800bcb8:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800bcba:	b111      	cbz	r1, 800bcc2 <_reclaim_reent+0x5e>
 800bcbc:	4620      	mov	r0, r4
 800bcbe:	f001 fcdb 	bl	800d678 <_free_r>
 800bcc2:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800bcc4:	b111      	cbz	r1, 800bccc <_reclaim_reent+0x68>
 800bcc6:	4620      	mov	r0, r4
 800bcc8:	f001 fcd6 	bl	800d678 <_free_r>
 800bccc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800bcce:	b111      	cbz	r1, 800bcd6 <_reclaim_reent+0x72>
 800bcd0:	4620      	mov	r0, r4
 800bcd2:	f001 fcd1 	bl	800d678 <_free_r>
 800bcd6:	69a3      	ldr	r3, [r4, #24]
 800bcd8:	b1e3      	cbz	r3, 800bd14 <_reclaim_reent+0xb0>
 800bcda:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800bcdc:	4620      	mov	r0, r4
 800bcde:	4798      	blx	r3
 800bce0:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800bce2:	b1b9      	cbz	r1, 800bd14 <_reclaim_reent+0xb0>
 800bce4:	4620      	mov	r0, r4
 800bce6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800bcea:	f7ff bfad 	b.w	800bc48 <cleanup_glue>
 800bcee:	5949      	ldr	r1, [r1, r5]
 800bcf0:	b941      	cbnz	r1, 800bd04 <_reclaim_reent+0xa0>
 800bcf2:	3504      	adds	r5, #4
 800bcf4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bcf6:	2d80      	cmp	r5, #128	; 0x80
 800bcf8:	68d9      	ldr	r1, [r3, #12]
 800bcfa:	d1f8      	bne.n	800bcee <_reclaim_reent+0x8a>
 800bcfc:	4620      	mov	r0, r4
 800bcfe:	f001 fcbb 	bl	800d678 <_free_r>
 800bd02:	e7ba      	b.n	800bc7a <_reclaim_reent+0x16>
 800bd04:	680e      	ldr	r6, [r1, #0]
 800bd06:	4620      	mov	r0, r4
 800bd08:	f001 fcb6 	bl	800d678 <_free_r>
 800bd0c:	4631      	mov	r1, r6
 800bd0e:	e7ef      	b.n	800bcf0 <_reclaim_reent+0x8c>
 800bd10:	2500      	movs	r5, #0
 800bd12:	e7ef      	b.n	800bcf4 <_reclaim_reent+0x90>
 800bd14:	bd70      	pop	{r4, r5, r6, pc}
 800bd16:	bf00      	nop
 800bd18:	20000014 	.word	0x20000014

0800bd1c <_sbrk_r>:
 800bd1c:	b538      	push	{r3, r4, r5, lr}
 800bd1e:	4d06      	ldr	r5, [pc, #24]	; (800bd38 <_sbrk_r+0x1c>)
 800bd20:	2300      	movs	r3, #0
 800bd22:	4604      	mov	r4, r0
 800bd24:	4608      	mov	r0, r1
 800bd26:	602b      	str	r3, [r5, #0]
 800bd28:	f7f6 fb1a 	bl	8002360 <_sbrk>
 800bd2c:	1c43      	adds	r3, r0, #1
 800bd2e:	d102      	bne.n	800bd36 <_sbrk_r+0x1a>
 800bd30:	682b      	ldr	r3, [r5, #0]
 800bd32:	b103      	cbz	r3, 800bd36 <_sbrk_r+0x1a>
 800bd34:	6023      	str	r3, [r4, #0]
 800bd36:	bd38      	pop	{r3, r4, r5, pc}
 800bd38:	20004524 	.word	0x20004524

0800bd3c <__sread>:
 800bd3c:	b510      	push	{r4, lr}
 800bd3e:	460c      	mov	r4, r1
 800bd40:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bd44:	f001 fe3e 	bl	800d9c4 <_read_r>
 800bd48:	2800      	cmp	r0, #0
 800bd4a:	bfab      	itete	ge
 800bd4c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800bd4e:	89a3      	ldrhlt	r3, [r4, #12]
 800bd50:	181b      	addge	r3, r3, r0
 800bd52:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800bd56:	bfac      	ite	ge
 800bd58:	6563      	strge	r3, [r4, #84]	; 0x54
 800bd5a:	81a3      	strhlt	r3, [r4, #12]
 800bd5c:	bd10      	pop	{r4, pc}

0800bd5e <__swrite>:
 800bd5e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bd62:	461f      	mov	r7, r3
 800bd64:	898b      	ldrh	r3, [r1, #12]
 800bd66:	05db      	lsls	r3, r3, #23
 800bd68:	4605      	mov	r5, r0
 800bd6a:	460c      	mov	r4, r1
 800bd6c:	4616      	mov	r6, r2
 800bd6e:	d505      	bpl.n	800bd7c <__swrite+0x1e>
 800bd70:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bd74:	2302      	movs	r3, #2
 800bd76:	2200      	movs	r2, #0
 800bd78:	f001 f846 	bl	800ce08 <_lseek_r>
 800bd7c:	89a3      	ldrh	r3, [r4, #12]
 800bd7e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bd82:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800bd86:	81a3      	strh	r3, [r4, #12]
 800bd88:	4632      	mov	r2, r6
 800bd8a:	463b      	mov	r3, r7
 800bd8c:	4628      	mov	r0, r5
 800bd8e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bd92:	f000 b869 	b.w	800be68 <_write_r>

0800bd96 <__sseek>:
 800bd96:	b510      	push	{r4, lr}
 800bd98:	460c      	mov	r4, r1
 800bd9a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bd9e:	f001 f833 	bl	800ce08 <_lseek_r>
 800bda2:	1c43      	adds	r3, r0, #1
 800bda4:	89a3      	ldrh	r3, [r4, #12]
 800bda6:	bf15      	itete	ne
 800bda8:	6560      	strne	r0, [r4, #84]	; 0x54
 800bdaa:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800bdae:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800bdb2:	81a3      	strheq	r3, [r4, #12]
 800bdb4:	bf18      	it	ne
 800bdb6:	81a3      	strhne	r3, [r4, #12]
 800bdb8:	bd10      	pop	{r4, pc}

0800bdba <__sclose>:
 800bdba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bdbe:	f000 b8d3 	b.w	800bf68 <_close_r>
	...

0800bdc4 <__swbuf_r>:
 800bdc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bdc6:	460e      	mov	r6, r1
 800bdc8:	4614      	mov	r4, r2
 800bdca:	4605      	mov	r5, r0
 800bdcc:	b118      	cbz	r0, 800bdd6 <__swbuf_r+0x12>
 800bdce:	6983      	ldr	r3, [r0, #24]
 800bdd0:	b90b      	cbnz	r3, 800bdd6 <__swbuf_r+0x12>
 800bdd2:	f7ff f8d1 	bl	800af78 <__sinit>
 800bdd6:	4b21      	ldr	r3, [pc, #132]	; (800be5c <__swbuf_r+0x98>)
 800bdd8:	429c      	cmp	r4, r3
 800bdda:	d12b      	bne.n	800be34 <__swbuf_r+0x70>
 800bddc:	686c      	ldr	r4, [r5, #4]
 800bdde:	69a3      	ldr	r3, [r4, #24]
 800bde0:	60a3      	str	r3, [r4, #8]
 800bde2:	89a3      	ldrh	r3, [r4, #12]
 800bde4:	071a      	lsls	r2, r3, #28
 800bde6:	d52f      	bpl.n	800be48 <__swbuf_r+0x84>
 800bde8:	6923      	ldr	r3, [r4, #16]
 800bdea:	b36b      	cbz	r3, 800be48 <__swbuf_r+0x84>
 800bdec:	6923      	ldr	r3, [r4, #16]
 800bdee:	6820      	ldr	r0, [r4, #0]
 800bdf0:	1ac0      	subs	r0, r0, r3
 800bdf2:	6963      	ldr	r3, [r4, #20]
 800bdf4:	b2f6      	uxtb	r6, r6
 800bdf6:	4283      	cmp	r3, r0
 800bdf8:	4637      	mov	r7, r6
 800bdfa:	dc04      	bgt.n	800be06 <__swbuf_r+0x42>
 800bdfc:	4621      	mov	r1, r4
 800bdfe:	4628      	mov	r0, r5
 800be00:	f000 ffc2 	bl	800cd88 <_fflush_r>
 800be04:	bb30      	cbnz	r0, 800be54 <__swbuf_r+0x90>
 800be06:	68a3      	ldr	r3, [r4, #8]
 800be08:	3b01      	subs	r3, #1
 800be0a:	60a3      	str	r3, [r4, #8]
 800be0c:	6823      	ldr	r3, [r4, #0]
 800be0e:	1c5a      	adds	r2, r3, #1
 800be10:	6022      	str	r2, [r4, #0]
 800be12:	701e      	strb	r6, [r3, #0]
 800be14:	6963      	ldr	r3, [r4, #20]
 800be16:	3001      	adds	r0, #1
 800be18:	4283      	cmp	r3, r0
 800be1a:	d004      	beq.n	800be26 <__swbuf_r+0x62>
 800be1c:	89a3      	ldrh	r3, [r4, #12]
 800be1e:	07db      	lsls	r3, r3, #31
 800be20:	d506      	bpl.n	800be30 <__swbuf_r+0x6c>
 800be22:	2e0a      	cmp	r6, #10
 800be24:	d104      	bne.n	800be30 <__swbuf_r+0x6c>
 800be26:	4621      	mov	r1, r4
 800be28:	4628      	mov	r0, r5
 800be2a:	f000 ffad 	bl	800cd88 <_fflush_r>
 800be2e:	b988      	cbnz	r0, 800be54 <__swbuf_r+0x90>
 800be30:	4638      	mov	r0, r7
 800be32:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800be34:	4b0a      	ldr	r3, [pc, #40]	; (800be60 <__swbuf_r+0x9c>)
 800be36:	429c      	cmp	r4, r3
 800be38:	d101      	bne.n	800be3e <__swbuf_r+0x7a>
 800be3a:	68ac      	ldr	r4, [r5, #8]
 800be3c:	e7cf      	b.n	800bdde <__swbuf_r+0x1a>
 800be3e:	4b09      	ldr	r3, [pc, #36]	; (800be64 <__swbuf_r+0xa0>)
 800be40:	429c      	cmp	r4, r3
 800be42:	bf08      	it	eq
 800be44:	68ec      	ldreq	r4, [r5, #12]
 800be46:	e7ca      	b.n	800bdde <__swbuf_r+0x1a>
 800be48:	4621      	mov	r1, r4
 800be4a:	4628      	mov	r0, r5
 800be4c:	f000 f81e 	bl	800be8c <__swsetup_r>
 800be50:	2800      	cmp	r0, #0
 800be52:	d0cb      	beq.n	800bdec <__swbuf_r+0x28>
 800be54:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800be58:	e7ea      	b.n	800be30 <__swbuf_r+0x6c>
 800be5a:	bf00      	nop
 800be5c:	0800e5d8 	.word	0x0800e5d8
 800be60:	0800e5f8 	.word	0x0800e5f8
 800be64:	0800e5b8 	.word	0x0800e5b8

0800be68 <_write_r>:
 800be68:	b538      	push	{r3, r4, r5, lr}
 800be6a:	4d07      	ldr	r5, [pc, #28]	; (800be88 <_write_r+0x20>)
 800be6c:	4604      	mov	r4, r0
 800be6e:	4608      	mov	r0, r1
 800be70:	4611      	mov	r1, r2
 800be72:	2200      	movs	r2, #0
 800be74:	602a      	str	r2, [r5, #0]
 800be76:	461a      	mov	r2, r3
 800be78:	f7f6 fa21 	bl	80022be <_write>
 800be7c:	1c43      	adds	r3, r0, #1
 800be7e:	d102      	bne.n	800be86 <_write_r+0x1e>
 800be80:	682b      	ldr	r3, [r5, #0]
 800be82:	b103      	cbz	r3, 800be86 <_write_r+0x1e>
 800be84:	6023      	str	r3, [r4, #0]
 800be86:	bd38      	pop	{r3, r4, r5, pc}
 800be88:	20004524 	.word	0x20004524

0800be8c <__swsetup_r>:
 800be8c:	4b32      	ldr	r3, [pc, #200]	; (800bf58 <__swsetup_r+0xcc>)
 800be8e:	b570      	push	{r4, r5, r6, lr}
 800be90:	681d      	ldr	r5, [r3, #0]
 800be92:	4606      	mov	r6, r0
 800be94:	460c      	mov	r4, r1
 800be96:	b125      	cbz	r5, 800bea2 <__swsetup_r+0x16>
 800be98:	69ab      	ldr	r3, [r5, #24]
 800be9a:	b913      	cbnz	r3, 800bea2 <__swsetup_r+0x16>
 800be9c:	4628      	mov	r0, r5
 800be9e:	f7ff f86b 	bl	800af78 <__sinit>
 800bea2:	4b2e      	ldr	r3, [pc, #184]	; (800bf5c <__swsetup_r+0xd0>)
 800bea4:	429c      	cmp	r4, r3
 800bea6:	d10f      	bne.n	800bec8 <__swsetup_r+0x3c>
 800bea8:	686c      	ldr	r4, [r5, #4]
 800beaa:	89a3      	ldrh	r3, [r4, #12]
 800beac:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800beb0:	0719      	lsls	r1, r3, #28
 800beb2:	d42c      	bmi.n	800bf0e <__swsetup_r+0x82>
 800beb4:	06dd      	lsls	r5, r3, #27
 800beb6:	d411      	bmi.n	800bedc <__swsetup_r+0x50>
 800beb8:	2309      	movs	r3, #9
 800beba:	6033      	str	r3, [r6, #0]
 800bebc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800bec0:	81a3      	strh	r3, [r4, #12]
 800bec2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800bec6:	e03e      	b.n	800bf46 <__swsetup_r+0xba>
 800bec8:	4b25      	ldr	r3, [pc, #148]	; (800bf60 <__swsetup_r+0xd4>)
 800beca:	429c      	cmp	r4, r3
 800becc:	d101      	bne.n	800bed2 <__swsetup_r+0x46>
 800bece:	68ac      	ldr	r4, [r5, #8]
 800bed0:	e7eb      	b.n	800beaa <__swsetup_r+0x1e>
 800bed2:	4b24      	ldr	r3, [pc, #144]	; (800bf64 <__swsetup_r+0xd8>)
 800bed4:	429c      	cmp	r4, r3
 800bed6:	bf08      	it	eq
 800bed8:	68ec      	ldreq	r4, [r5, #12]
 800beda:	e7e6      	b.n	800beaa <__swsetup_r+0x1e>
 800bedc:	0758      	lsls	r0, r3, #29
 800bede:	d512      	bpl.n	800bf06 <__swsetup_r+0x7a>
 800bee0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800bee2:	b141      	cbz	r1, 800bef6 <__swsetup_r+0x6a>
 800bee4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800bee8:	4299      	cmp	r1, r3
 800beea:	d002      	beq.n	800bef2 <__swsetup_r+0x66>
 800beec:	4630      	mov	r0, r6
 800beee:	f001 fbc3 	bl	800d678 <_free_r>
 800bef2:	2300      	movs	r3, #0
 800bef4:	6363      	str	r3, [r4, #52]	; 0x34
 800bef6:	89a3      	ldrh	r3, [r4, #12]
 800bef8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800befc:	81a3      	strh	r3, [r4, #12]
 800befe:	2300      	movs	r3, #0
 800bf00:	6063      	str	r3, [r4, #4]
 800bf02:	6923      	ldr	r3, [r4, #16]
 800bf04:	6023      	str	r3, [r4, #0]
 800bf06:	89a3      	ldrh	r3, [r4, #12]
 800bf08:	f043 0308 	orr.w	r3, r3, #8
 800bf0c:	81a3      	strh	r3, [r4, #12]
 800bf0e:	6923      	ldr	r3, [r4, #16]
 800bf10:	b94b      	cbnz	r3, 800bf26 <__swsetup_r+0x9a>
 800bf12:	89a3      	ldrh	r3, [r4, #12]
 800bf14:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800bf18:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800bf1c:	d003      	beq.n	800bf26 <__swsetup_r+0x9a>
 800bf1e:	4621      	mov	r1, r4
 800bf20:	4630      	mov	r0, r6
 800bf22:	f000 ffa9 	bl	800ce78 <__smakebuf_r>
 800bf26:	89a0      	ldrh	r0, [r4, #12]
 800bf28:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800bf2c:	f010 0301 	ands.w	r3, r0, #1
 800bf30:	d00a      	beq.n	800bf48 <__swsetup_r+0xbc>
 800bf32:	2300      	movs	r3, #0
 800bf34:	60a3      	str	r3, [r4, #8]
 800bf36:	6963      	ldr	r3, [r4, #20]
 800bf38:	425b      	negs	r3, r3
 800bf3a:	61a3      	str	r3, [r4, #24]
 800bf3c:	6923      	ldr	r3, [r4, #16]
 800bf3e:	b943      	cbnz	r3, 800bf52 <__swsetup_r+0xc6>
 800bf40:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800bf44:	d1ba      	bne.n	800bebc <__swsetup_r+0x30>
 800bf46:	bd70      	pop	{r4, r5, r6, pc}
 800bf48:	0781      	lsls	r1, r0, #30
 800bf4a:	bf58      	it	pl
 800bf4c:	6963      	ldrpl	r3, [r4, #20]
 800bf4e:	60a3      	str	r3, [r4, #8]
 800bf50:	e7f4      	b.n	800bf3c <__swsetup_r+0xb0>
 800bf52:	2000      	movs	r0, #0
 800bf54:	e7f7      	b.n	800bf46 <__swsetup_r+0xba>
 800bf56:	bf00      	nop
 800bf58:	20000014 	.word	0x20000014
 800bf5c:	0800e5d8 	.word	0x0800e5d8
 800bf60:	0800e5f8 	.word	0x0800e5f8
 800bf64:	0800e5b8 	.word	0x0800e5b8

0800bf68 <_close_r>:
 800bf68:	b538      	push	{r3, r4, r5, lr}
 800bf6a:	4d06      	ldr	r5, [pc, #24]	; (800bf84 <_close_r+0x1c>)
 800bf6c:	2300      	movs	r3, #0
 800bf6e:	4604      	mov	r4, r0
 800bf70:	4608      	mov	r0, r1
 800bf72:	602b      	str	r3, [r5, #0]
 800bf74:	f7f6 f9bf 	bl	80022f6 <_close>
 800bf78:	1c43      	adds	r3, r0, #1
 800bf7a:	d102      	bne.n	800bf82 <_close_r+0x1a>
 800bf7c:	682b      	ldr	r3, [r5, #0]
 800bf7e:	b103      	cbz	r3, 800bf82 <_close_r+0x1a>
 800bf80:	6023      	str	r3, [r4, #0]
 800bf82:	bd38      	pop	{r3, r4, r5, pc}
 800bf84:	20004524 	.word	0x20004524

0800bf88 <quorem>:
 800bf88:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf8c:	6903      	ldr	r3, [r0, #16]
 800bf8e:	690c      	ldr	r4, [r1, #16]
 800bf90:	42a3      	cmp	r3, r4
 800bf92:	4607      	mov	r7, r0
 800bf94:	f2c0 8081 	blt.w	800c09a <quorem+0x112>
 800bf98:	3c01      	subs	r4, #1
 800bf9a:	f101 0814 	add.w	r8, r1, #20
 800bf9e:	f100 0514 	add.w	r5, r0, #20
 800bfa2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800bfa6:	9301      	str	r3, [sp, #4]
 800bfa8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800bfac:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800bfb0:	3301      	adds	r3, #1
 800bfb2:	429a      	cmp	r2, r3
 800bfb4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800bfb8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800bfbc:	fbb2 f6f3 	udiv	r6, r2, r3
 800bfc0:	d331      	bcc.n	800c026 <quorem+0x9e>
 800bfc2:	f04f 0e00 	mov.w	lr, #0
 800bfc6:	4640      	mov	r0, r8
 800bfc8:	46ac      	mov	ip, r5
 800bfca:	46f2      	mov	sl, lr
 800bfcc:	f850 2b04 	ldr.w	r2, [r0], #4
 800bfd0:	b293      	uxth	r3, r2
 800bfd2:	fb06 e303 	mla	r3, r6, r3, lr
 800bfd6:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800bfda:	b29b      	uxth	r3, r3
 800bfdc:	ebaa 0303 	sub.w	r3, sl, r3
 800bfe0:	f8dc a000 	ldr.w	sl, [ip]
 800bfe4:	0c12      	lsrs	r2, r2, #16
 800bfe6:	fa13 f38a 	uxtah	r3, r3, sl
 800bfea:	fb06 e202 	mla	r2, r6, r2, lr
 800bfee:	9300      	str	r3, [sp, #0]
 800bff0:	9b00      	ldr	r3, [sp, #0]
 800bff2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800bff6:	b292      	uxth	r2, r2
 800bff8:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800bffc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800c000:	f8bd 3000 	ldrh.w	r3, [sp]
 800c004:	4581      	cmp	r9, r0
 800c006:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c00a:	f84c 3b04 	str.w	r3, [ip], #4
 800c00e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800c012:	d2db      	bcs.n	800bfcc <quorem+0x44>
 800c014:	f855 300b 	ldr.w	r3, [r5, fp]
 800c018:	b92b      	cbnz	r3, 800c026 <quorem+0x9e>
 800c01a:	9b01      	ldr	r3, [sp, #4]
 800c01c:	3b04      	subs	r3, #4
 800c01e:	429d      	cmp	r5, r3
 800c020:	461a      	mov	r2, r3
 800c022:	d32e      	bcc.n	800c082 <quorem+0xfa>
 800c024:	613c      	str	r4, [r7, #16]
 800c026:	4638      	mov	r0, r7
 800c028:	f001 fa0e 	bl	800d448 <__mcmp>
 800c02c:	2800      	cmp	r0, #0
 800c02e:	db24      	blt.n	800c07a <quorem+0xf2>
 800c030:	3601      	adds	r6, #1
 800c032:	4628      	mov	r0, r5
 800c034:	f04f 0c00 	mov.w	ip, #0
 800c038:	f858 2b04 	ldr.w	r2, [r8], #4
 800c03c:	f8d0 e000 	ldr.w	lr, [r0]
 800c040:	b293      	uxth	r3, r2
 800c042:	ebac 0303 	sub.w	r3, ip, r3
 800c046:	0c12      	lsrs	r2, r2, #16
 800c048:	fa13 f38e 	uxtah	r3, r3, lr
 800c04c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800c050:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800c054:	b29b      	uxth	r3, r3
 800c056:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c05a:	45c1      	cmp	r9, r8
 800c05c:	f840 3b04 	str.w	r3, [r0], #4
 800c060:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800c064:	d2e8      	bcs.n	800c038 <quorem+0xb0>
 800c066:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c06a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c06e:	b922      	cbnz	r2, 800c07a <quorem+0xf2>
 800c070:	3b04      	subs	r3, #4
 800c072:	429d      	cmp	r5, r3
 800c074:	461a      	mov	r2, r3
 800c076:	d30a      	bcc.n	800c08e <quorem+0x106>
 800c078:	613c      	str	r4, [r7, #16]
 800c07a:	4630      	mov	r0, r6
 800c07c:	b003      	add	sp, #12
 800c07e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c082:	6812      	ldr	r2, [r2, #0]
 800c084:	3b04      	subs	r3, #4
 800c086:	2a00      	cmp	r2, #0
 800c088:	d1cc      	bne.n	800c024 <quorem+0x9c>
 800c08a:	3c01      	subs	r4, #1
 800c08c:	e7c7      	b.n	800c01e <quorem+0x96>
 800c08e:	6812      	ldr	r2, [r2, #0]
 800c090:	3b04      	subs	r3, #4
 800c092:	2a00      	cmp	r2, #0
 800c094:	d1f0      	bne.n	800c078 <quorem+0xf0>
 800c096:	3c01      	subs	r4, #1
 800c098:	e7eb      	b.n	800c072 <quorem+0xea>
 800c09a:	2000      	movs	r0, #0
 800c09c:	e7ee      	b.n	800c07c <quorem+0xf4>
	...

0800c0a0 <_dtoa_r>:
 800c0a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c0a4:	ed2d 8b04 	vpush	{d8-d9}
 800c0a8:	ec57 6b10 	vmov	r6, r7, d0
 800c0ac:	b093      	sub	sp, #76	; 0x4c
 800c0ae:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800c0b0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800c0b4:	9106      	str	r1, [sp, #24]
 800c0b6:	ee10 aa10 	vmov	sl, s0
 800c0ba:	4604      	mov	r4, r0
 800c0bc:	9209      	str	r2, [sp, #36]	; 0x24
 800c0be:	930c      	str	r3, [sp, #48]	; 0x30
 800c0c0:	46bb      	mov	fp, r7
 800c0c2:	b975      	cbnz	r5, 800c0e2 <_dtoa_r+0x42>
 800c0c4:	2010      	movs	r0, #16
 800c0c6:	f000 ff17 	bl	800cef8 <malloc>
 800c0ca:	4602      	mov	r2, r0
 800c0cc:	6260      	str	r0, [r4, #36]	; 0x24
 800c0ce:	b920      	cbnz	r0, 800c0da <_dtoa_r+0x3a>
 800c0d0:	4ba7      	ldr	r3, [pc, #668]	; (800c370 <_dtoa_r+0x2d0>)
 800c0d2:	21ea      	movs	r1, #234	; 0xea
 800c0d4:	48a7      	ldr	r0, [pc, #668]	; (800c374 <_dtoa_r+0x2d4>)
 800c0d6:	f001 fc95 	bl	800da04 <__assert_func>
 800c0da:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800c0de:	6005      	str	r5, [r0, #0]
 800c0e0:	60c5      	str	r5, [r0, #12]
 800c0e2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c0e4:	6819      	ldr	r1, [r3, #0]
 800c0e6:	b151      	cbz	r1, 800c0fe <_dtoa_r+0x5e>
 800c0e8:	685a      	ldr	r2, [r3, #4]
 800c0ea:	604a      	str	r2, [r1, #4]
 800c0ec:	2301      	movs	r3, #1
 800c0ee:	4093      	lsls	r3, r2
 800c0f0:	608b      	str	r3, [r1, #8]
 800c0f2:	4620      	mov	r0, r4
 800c0f4:	f000 ff66 	bl	800cfc4 <_Bfree>
 800c0f8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c0fa:	2200      	movs	r2, #0
 800c0fc:	601a      	str	r2, [r3, #0]
 800c0fe:	1e3b      	subs	r3, r7, #0
 800c100:	bfaa      	itet	ge
 800c102:	2300      	movge	r3, #0
 800c104:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800c108:	f8c8 3000 	strge.w	r3, [r8]
 800c10c:	4b9a      	ldr	r3, [pc, #616]	; (800c378 <_dtoa_r+0x2d8>)
 800c10e:	bfbc      	itt	lt
 800c110:	2201      	movlt	r2, #1
 800c112:	f8c8 2000 	strlt.w	r2, [r8]
 800c116:	ea33 030b 	bics.w	r3, r3, fp
 800c11a:	d11b      	bne.n	800c154 <_dtoa_r+0xb4>
 800c11c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c11e:	f242 730f 	movw	r3, #9999	; 0x270f
 800c122:	6013      	str	r3, [r2, #0]
 800c124:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c128:	4333      	orrs	r3, r6
 800c12a:	f000 8592 	beq.w	800cc52 <_dtoa_r+0xbb2>
 800c12e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c130:	b963      	cbnz	r3, 800c14c <_dtoa_r+0xac>
 800c132:	4b92      	ldr	r3, [pc, #584]	; (800c37c <_dtoa_r+0x2dc>)
 800c134:	e022      	b.n	800c17c <_dtoa_r+0xdc>
 800c136:	4b92      	ldr	r3, [pc, #584]	; (800c380 <_dtoa_r+0x2e0>)
 800c138:	9301      	str	r3, [sp, #4]
 800c13a:	3308      	adds	r3, #8
 800c13c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800c13e:	6013      	str	r3, [r2, #0]
 800c140:	9801      	ldr	r0, [sp, #4]
 800c142:	b013      	add	sp, #76	; 0x4c
 800c144:	ecbd 8b04 	vpop	{d8-d9}
 800c148:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c14c:	4b8b      	ldr	r3, [pc, #556]	; (800c37c <_dtoa_r+0x2dc>)
 800c14e:	9301      	str	r3, [sp, #4]
 800c150:	3303      	adds	r3, #3
 800c152:	e7f3      	b.n	800c13c <_dtoa_r+0x9c>
 800c154:	2200      	movs	r2, #0
 800c156:	2300      	movs	r3, #0
 800c158:	4650      	mov	r0, sl
 800c15a:	4659      	mov	r1, fp
 800c15c:	f7f4 fccc 	bl	8000af8 <__aeabi_dcmpeq>
 800c160:	ec4b ab19 	vmov	d9, sl, fp
 800c164:	4680      	mov	r8, r0
 800c166:	b158      	cbz	r0, 800c180 <_dtoa_r+0xe0>
 800c168:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c16a:	2301      	movs	r3, #1
 800c16c:	6013      	str	r3, [r2, #0]
 800c16e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c170:	2b00      	cmp	r3, #0
 800c172:	f000 856b 	beq.w	800cc4c <_dtoa_r+0xbac>
 800c176:	4883      	ldr	r0, [pc, #524]	; (800c384 <_dtoa_r+0x2e4>)
 800c178:	6018      	str	r0, [r3, #0]
 800c17a:	1e43      	subs	r3, r0, #1
 800c17c:	9301      	str	r3, [sp, #4]
 800c17e:	e7df      	b.n	800c140 <_dtoa_r+0xa0>
 800c180:	ec4b ab10 	vmov	d0, sl, fp
 800c184:	aa10      	add	r2, sp, #64	; 0x40
 800c186:	a911      	add	r1, sp, #68	; 0x44
 800c188:	4620      	mov	r0, r4
 800c18a:	f001 fa03 	bl	800d594 <__d2b>
 800c18e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800c192:	ee08 0a10 	vmov	s16, r0
 800c196:	2d00      	cmp	r5, #0
 800c198:	f000 8084 	beq.w	800c2a4 <_dtoa_r+0x204>
 800c19c:	ee19 3a90 	vmov	r3, s19
 800c1a0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c1a4:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800c1a8:	4656      	mov	r6, sl
 800c1aa:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800c1ae:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800c1b2:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800c1b6:	4b74      	ldr	r3, [pc, #464]	; (800c388 <_dtoa_r+0x2e8>)
 800c1b8:	2200      	movs	r2, #0
 800c1ba:	4630      	mov	r0, r6
 800c1bc:	4639      	mov	r1, r7
 800c1be:	f7f4 f87b 	bl	80002b8 <__aeabi_dsub>
 800c1c2:	a365      	add	r3, pc, #404	; (adr r3, 800c358 <_dtoa_r+0x2b8>)
 800c1c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1c8:	f7f4 fa2e 	bl	8000628 <__aeabi_dmul>
 800c1cc:	a364      	add	r3, pc, #400	; (adr r3, 800c360 <_dtoa_r+0x2c0>)
 800c1ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1d2:	f7f4 f873 	bl	80002bc <__adddf3>
 800c1d6:	4606      	mov	r6, r0
 800c1d8:	4628      	mov	r0, r5
 800c1da:	460f      	mov	r7, r1
 800c1dc:	f7f4 f9ba 	bl	8000554 <__aeabi_i2d>
 800c1e0:	a361      	add	r3, pc, #388	; (adr r3, 800c368 <_dtoa_r+0x2c8>)
 800c1e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1e6:	f7f4 fa1f 	bl	8000628 <__aeabi_dmul>
 800c1ea:	4602      	mov	r2, r0
 800c1ec:	460b      	mov	r3, r1
 800c1ee:	4630      	mov	r0, r6
 800c1f0:	4639      	mov	r1, r7
 800c1f2:	f7f4 f863 	bl	80002bc <__adddf3>
 800c1f6:	4606      	mov	r6, r0
 800c1f8:	460f      	mov	r7, r1
 800c1fa:	f7f4 fcc5 	bl	8000b88 <__aeabi_d2iz>
 800c1fe:	2200      	movs	r2, #0
 800c200:	9000      	str	r0, [sp, #0]
 800c202:	2300      	movs	r3, #0
 800c204:	4630      	mov	r0, r6
 800c206:	4639      	mov	r1, r7
 800c208:	f7f4 fc80 	bl	8000b0c <__aeabi_dcmplt>
 800c20c:	b150      	cbz	r0, 800c224 <_dtoa_r+0x184>
 800c20e:	9800      	ldr	r0, [sp, #0]
 800c210:	f7f4 f9a0 	bl	8000554 <__aeabi_i2d>
 800c214:	4632      	mov	r2, r6
 800c216:	463b      	mov	r3, r7
 800c218:	f7f4 fc6e 	bl	8000af8 <__aeabi_dcmpeq>
 800c21c:	b910      	cbnz	r0, 800c224 <_dtoa_r+0x184>
 800c21e:	9b00      	ldr	r3, [sp, #0]
 800c220:	3b01      	subs	r3, #1
 800c222:	9300      	str	r3, [sp, #0]
 800c224:	9b00      	ldr	r3, [sp, #0]
 800c226:	2b16      	cmp	r3, #22
 800c228:	d85a      	bhi.n	800c2e0 <_dtoa_r+0x240>
 800c22a:	9a00      	ldr	r2, [sp, #0]
 800c22c:	4b57      	ldr	r3, [pc, #348]	; (800c38c <_dtoa_r+0x2ec>)
 800c22e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c232:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c236:	ec51 0b19 	vmov	r0, r1, d9
 800c23a:	f7f4 fc67 	bl	8000b0c <__aeabi_dcmplt>
 800c23e:	2800      	cmp	r0, #0
 800c240:	d050      	beq.n	800c2e4 <_dtoa_r+0x244>
 800c242:	9b00      	ldr	r3, [sp, #0]
 800c244:	3b01      	subs	r3, #1
 800c246:	9300      	str	r3, [sp, #0]
 800c248:	2300      	movs	r3, #0
 800c24a:	930b      	str	r3, [sp, #44]	; 0x2c
 800c24c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c24e:	1b5d      	subs	r5, r3, r5
 800c250:	1e6b      	subs	r3, r5, #1
 800c252:	9305      	str	r3, [sp, #20]
 800c254:	bf45      	ittet	mi
 800c256:	f1c5 0301 	rsbmi	r3, r5, #1
 800c25a:	9304      	strmi	r3, [sp, #16]
 800c25c:	2300      	movpl	r3, #0
 800c25e:	2300      	movmi	r3, #0
 800c260:	bf4c      	ite	mi
 800c262:	9305      	strmi	r3, [sp, #20]
 800c264:	9304      	strpl	r3, [sp, #16]
 800c266:	9b00      	ldr	r3, [sp, #0]
 800c268:	2b00      	cmp	r3, #0
 800c26a:	db3d      	blt.n	800c2e8 <_dtoa_r+0x248>
 800c26c:	9b05      	ldr	r3, [sp, #20]
 800c26e:	9a00      	ldr	r2, [sp, #0]
 800c270:	920a      	str	r2, [sp, #40]	; 0x28
 800c272:	4413      	add	r3, r2
 800c274:	9305      	str	r3, [sp, #20]
 800c276:	2300      	movs	r3, #0
 800c278:	9307      	str	r3, [sp, #28]
 800c27a:	9b06      	ldr	r3, [sp, #24]
 800c27c:	2b09      	cmp	r3, #9
 800c27e:	f200 8089 	bhi.w	800c394 <_dtoa_r+0x2f4>
 800c282:	2b05      	cmp	r3, #5
 800c284:	bfc4      	itt	gt
 800c286:	3b04      	subgt	r3, #4
 800c288:	9306      	strgt	r3, [sp, #24]
 800c28a:	9b06      	ldr	r3, [sp, #24]
 800c28c:	f1a3 0302 	sub.w	r3, r3, #2
 800c290:	bfcc      	ite	gt
 800c292:	2500      	movgt	r5, #0
 800c294:	2501      	movle	r5, #1
 800c296:	2b03      	cmp	r3, #3
 800c298:	f200 8087 	bhi.w	800c3aa <_dtoa_r+0x30a>
 800c29c:	e8df f003 	tbb	[pc, r3]
 800c2a0:	59383a2d 	.word	0x59383a2d
 800c2a4:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800c2a8:	441d      	add	r5, r3
 800c2aa:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800c2ae:	2b20      	cmp	r3, #32
 800c2b0:	bfc1      	itttt	gt
 800c2b2:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800c2b6:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800c2ba:	fa0b f303 	lslgt.w	r3, fp, r3
 800c2be:	fa26 f000 	lsrgt.w	r0, r6, r0
 800c2c2:	bfda      	itte	le
 800c2c4:	f1c3 0320 	rsble	r3, r3, #32
 800c2c8:	fa06 f003 	lslle.w	r0, r6, r3
 800c2cc:	4318      	orrgt	r0, r3
 800c2ce:	f7f4 f931 	bl	8000534 <__aeabi_ui2d>
 800c2d2:	2301      	movs	r3, #1
 800c2d4:	4606      	mov	r6, r0
 800c2d6:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800c2da:	3d01      	subs	r5, #1
 800c2dc:	930e      	str	r3, [sp, #56]	; 0x38
 800c2de:	e76a      	b.n	800c1b6 <_dtoa_r+0x116>
 800c2e0:	2301      	movs	r3, #1
 800c2e2:	e7b2      	b.n	800c24a <_dtoa_r+0x1aa>
 800c2e4:	900b      	str	r0, [sp, #44]	; 0x2c
 800c2e6:	e7b1      	b.n	800c24c <_dtoa_r+0x1ac>
 800c2e8:	9b04      	ldr	r3, [sp, #16]
 800c2ea:	9a00      	ldr	r2, [sp, #0]
 800c2ec:	1a9b      	subs	r3, r3, r2
 800c2ee:	9304      	str	r3, [sp, #16]
 800c2f0:	4253      	negs	r3, r2
 800c2f2:	9307      	str	r3, [sp, #28]
 800c2f4:	2300      	movs	r3, #0
 800c2f6:	930a      	str	r3, [sp, #40]	; 0x28
 800c2f8:	e7bf      	b.n	800c27a <_dtoa_r+0x1da>
 800c2fa:	2300      	movs	r3, #0
 800c2fc:	9308      	str	r3, [sp, #32]
 800c2fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c300:	2b00      	cmp	r3, #0
 800c302:	dc55      	bgt.n	800c3b0 <_dtoa_r+0x310>
 800c304:	2301      	movs	r3, #1
 800c306:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800c30a:	461a      	mov	r2, r3
 800c30c:	9209      	str	r2, [sp, #36]	; 0x24
 800c30e:	e00c      	b.n	800c32a <_dtoa_r+0x28a>
 800c310:	2301      	movs	r3, #1
 800c312:	e7f3      	b.n	800c2fc <_dtoa_r+0x25c>
 800c314:	2300      	movs	r3, #0
 800c316:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c318:	9308      	str	r3, [sp, #32]
 800c31a:	9b00      	ldr	r3, [sp, #0]
 800c31c:	4413      	add	r3, r2
 800c31e:	9302      	str	r3, [sp, #8]
 800c320:	3301      	adds	r3, #1
 800c322:	2b01      	cmp	r3, #1
 800c324:	9303      	str	r3, [sp, #12]
 800c326:	bfb8      	it	lt
 800c328:	2301      	movlt	r3, #1
 800c32a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800c32c:	2200      	movs	r2, #0
 800c32e:	6042      	str	r2, [r0, #4]
 800c330:	2204      	movs	r2, #4
 800c332:	f102 0614 	add.w	r6, r2, #20
 800c336:	429e      	cmp	r6, r3
 800c338:	6841      	ldr	r1, [r0, #4]
 800c33a:	d93d      	bls.n	800c3b8 <_dtoa_r+0x318>
 800c33c:	4620      	mov	r0, r4
 800c33e:	f000 fe01 	bl	800cf44 <_Balloc>
 800c342:	9001      	str	r0, [sp, #4]
 800c344:	2800      	cmp	r0, #0
 800c346:	d13b      	bne.n	800c3c0 <_dtoa_r+0x320>
 800c348:	4b11      	ldr	r3, [pc, #68]	; (800c390 <_dtoa_r+0x2f0>)
 800c34a:	4602      	mov	r2, r0
 800c34c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800c350:	e6c0      	b.n	800c0d4 <_dtoa_r+0x34>
 800c352:	2301      	movs	r3, #1
 800c354:	e7df      	b.n	800c316 <_dtoa_r+0x276>
 800c356:	bf00      	nop
 800c358:	636f4361 	.word	0x636f4361
 800c35c:	3fd287a7 	.word	0x3fd287a7
 800c360:	8b60c8b3 	.word	0x8b60c8b3
 800c364:	3fc68a28 	.word	0x3fc68a28
 800c368:	509f79fb 	.word	0x509f79fb
 800c36c:	3fd34413 	.word	0x3fd34413
 800c370:	0800e65d 	.word	0x0800e65d
 800c374:	0800e674 	.word	0x0800e674
 800c378:	7ff00000 	.word	0x7ff00000
 800c37c:	0800e659 	.word	0x0800e659
 800c380:	0800e650 	.word	0x0800e650
 800c384:	0800e62d 	.word	0x0800e62d
 800c388:	3ff80000 	.word	0x3ff80000
 800c38c:	0800e770 	.word	0x0800e770
 800c390:	0800e6cf 	.word	0x0800e6cf
 800c394:	2501      	movs	r5, #1
 800c396:	2300      	movs	r3, #0
 800c398:	9306      	str	r3, [sp, #24]
 800c39a:	9508      	str	r5, [sp, #32]
 800c39c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800c3a0:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800c3a4:	2200      	movs	r2, #0
 800c3a6:	2312      	movs	r3, #18
 800c3a8:	e7b0      	b.n	800c30c <_dtoa_r+0x26c>
 800c3aa:	2301      	movs	r3, #1
 800c3ac:	9308      	str	r3, [sp, #32]
 800c3ae:	e7f5      	b.n	800c39c <_dtoa_r+0x2fc>
 800c3b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c3b2:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800c3b6:	e7b8      	b.n	800c32a <_dtoa_r+0x28a>
 800c3b8:	3101      	adds	r1, #1
 800c3ba:	6041      	str	r1, [r0, #4]
 800c3bc:	0052      	lsls	r2, r2, #1
 800c3be:	e7b8      	b.n	800c332 <_dtoa_r+0x292>
 800c3c0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c3c2:	9a01      	ldr	r2, [sp, #4]
 800c3c4:	601a      	str	r2, [r3, #0]
 800c3c6:	9b03      	ldr	r3, [sp, #12]
 800c3c8:	2b0e      	cmp	r3, #14
 800c3ca:	f200 809d 	bhi.w	800c508 <_dtoa_r+0x468>
 800c3ce:	2d00      	cmp	r5, #0
 800c3d0:	f000 809a 	beq.w	800c508 <_dtoa_r+0x468>
 800c3d4:	9b00      	ldr	r3, [sp, #0]
 800c3d6:	2b00      	cmp	r3, #0
 800c3d8:	dd32      	ble.n	800c440 <_dtoa_r+0x3a0>
 800c3da:	4ab7      	ldr	r2, [pc, #732]	; (800c6b8 <_dtoa_r+0x618>)
 800c3dc:	f003 030f 	and.w	r3, r3, #15
 800c3e0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800c3e4:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c3e8:	9b00      	ldr	r3, [sp, #0]
 800c3ea:	05d8      	lsls	r0, r3, #23
 800c3ec:	ea4f 1723 	mov.w	r7, r3, asr #4
 800c3f0:	d516      	bpl.n	800c420 <_dtoa_r+0x380>
 800c3f2:	4bb2      	ldr	r3, [pc, #712]	; (800c6bc <_dtoa_r+0x61c>)
 800c3f4:	ec51 0b19 	vmov	r0, r1, d9
 800c3f8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800c3fc:	f7f4 fa3e 	bl	800087c <__aeabi_ddiv>
 800c400:	f007 070f 	and.w	r7, r7, #15
 800c404:	4682      	mov	sl, r0
 800c406:	468b      	mov	fp, r1
 800c408:	2503      	movs	r5, #3
 800c40a:	4eac      	ldr	r6, [pc, #688]	; (800c6bc <_dtoa_r+0x61c>)
 800c40c:	b957      	cbnz	r7, 800c424 <_dtoa_r+0x384>
 800c40e:	4642      	mov	r2, r8
 800c410:	464b      	mov	r3, r9
 800c412:	4650      	mov	r0, sl
 800c414:	4659      	mov	r1, fp
 800c416:	f7f4 fa31 	bl	800087c <__aeabi_ddiv>
 800c41a:	4682      	mov	sl, r0
 800c41c:	468b      	mov	fp, r1
 800c41e:	e028      	b.n	800c472 <_dtoa_r+0x3d2>
 800c420:	2502      	movs	r5, #2
 800c422:	e7f2      	b.n	800c40a <_dtoa_r+0x36a>
 800c424:	07f9      	lsls	r1, r7, #31
 800c426:	d508      	bpl.n	800c43a <_dtoa_r+0x39a>
 800c428:	4640      	mov	r0, r8
 800c42a:	4649      	mov	r1, r9
 800c42c:	e9d6 2300 	ldrd	r2, r3, [r6]
 800c430:	f7f4 f8fa 	bl	8000628 <__aeabi_dmul>
 800c434:	3501      	adds	r5, #1
 800c436:	4680      	mov	r8, r0
 800c438:	4689      	mov	r9, r1
 800c43a:	107f      	asrs	r7, r7, #1
 800c43c:	3608      	adds	r6, #8
 800c43e:	e7e5      	b.n	800c40c <_dtoa_r+0x36c>
 800c440:	f000 809b 	beq.w	800c57a <_dtoa_r+0x4da>
 800c444:	9b00      	ldr	r3, [sp, #0]
 800c446:	4f9d      	ldr	r7, [pc, #628]	; (800c6bc <_dtoa_r+0x61c>)
 800c448:	425e      	negs	r6, r3
 800c44a:	4b9b      	ldr	r3, [pc, #620]	; (800c6b8 <_dtoa_r+0x618>)
 800c44c:	f006 020f 	and.w	r2, r6, #15
 800c450:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c454:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c458:	ec51 0b19 	vmov	r0, r1, d9
 800c45c:	f7f4 f8e4 	bl	8000628 <__aeabi_dmul>
 800c460:	1136      	asrs	r6, r6, #4
 800c462:	4682      	mov	sl, r0
 800c464:	468b      	mov	fp, r1
 800c466:	2300      	movs	r3, #0
 800c468:	2502      	movs	r5, #2
 800c46a:	2e00      	cmp	r6, #0
 800c46c:	d17a      	bne.n	800c564 <_dtoa_r+0x4c4>
 800c46e:	2b00      	cmp	r3, #0
 800c470:	d1d3      	bne.n	800c41a <_dtoa_r+0x37a>
 800c472:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c474:	2b00      	cmp	r3, #0
 800c476:	f000 8082 	beq.w	800c57e <_dtoa_r+0x4de>
 800c47a:	4b91      	ldr	r3, [pc, #580]	; (800c6c0 <_dtoa_r+0x620>)
 800c47c:	2200      	movs	r2, #0
 800c47e:	4650      	mov	r0, sl
 800c480:	4659      	mov	r1, fp
 800c482:	f7f4 fb43 	bl	8000b0c <__aeabi_dcmplt>
 800c486:	2800      	cmp	r0, #0
 800c488:	d079      	beq.n	800c57e <_dtoa_r+0x4de>
 800c48a:	9b03      	ldr	r3, [sp, #12]
 800c48c:	2b00      	cmp	r3, #0
 800c48e:	d076      	beq.n	800c57e <_dtoa_r+0x4de>
 800c490:	9b02      	ldr	r3, [sp, #8]
 800c492:	2b00      	cmp	r3, #0
 800c494:	dd36      	ble.n	800c504 <_dtoa_r+0x464>
 800c496:	9b00      	ldr	r3, [sp, #0]
 800c498:	4650      	mov	r0, sl
 800c49a:	4659      	mov	r1, fp
 800c49c:	1e5f      	subs	r7, r3, #1
 800c49e:	2200      	movs	r2, #0
 800c4a0:	4b88      	ldr	r3, [pc, #544]	; (800c6c4 <_dtoa_r+0x624>)
 800c4a2:	f7f4 f8c1 	bl	8000628 <__aeabi_dmul>
 800c4a6:	9e02      	ldr	r6, [sp, #8]
 800c4a8:	4682      	mov	sl, r0
 800c4aa:	468b      	mov	fp, r1
 800c4ac:	3501      	adds	r5, #1
 800c4ae:	4628      	mov	r0, r5
 800c4b0:	f7f4 f850 	bl	8000554 <__aeabi_i2d>
 800c4b4:	4652      	mov	r2, sl
 800c4b6:	465b      	mov	r3, fp
 800c4b8:	f7f4 f8b6 	bl	8000628 <__aeabi_dmul>
 800c4bc:	4b82      	ldr	r3, [pc, #520]	; (800c6c8 <_dtoa_r+0x628>)
 800c4be:	2200      	movs	r2, #0
 800c4c0:	f7f3 fefc 	bl	80002bc <__adddf3>
 800c4c4:	46d0      	mov	r8, sl
 800c4c6:	46d9      	mov	r9, fp
 800c4c8:	4682      	mov	sl, r0
 800c4ca:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800c4ce:	2e00      	cmp	r6, #0
 800c4d0:	d158      	bne.n	800c584 <_dtoa_r+0x4e4>
 800c4d2:	4b7e      	ldr	r3, [pc, #504]	; (800c6cc <_dtoa_r+0x62c>)
 800c4d4:	2200      	movs	r2, #0
 800c4d6:	4640      	mov	r0, r8
 800c4d8:	4649      	mov	r1, r9
 800c4da:	f7f3 feed 	bl	80002b8 <__aeabi_dsub>
 800c4de:	4652      	mov	r2, sl
 800c4e0:	465b      	mov	r3, fp
 800c4e2:	4680      	mov	r8, r0
 800c4e4:	4689      	mov	r9, r1
 800c4e6:	f7f4 fb2f 	bl	8000b48 <__aeabi_dcmpgt>
 800c4ea:	2800      	cmp	r0, #0
 800c4ec:	f040 8295 	bne.w	800ca1a <_dtoa_r+0x97a>
 800c4f0:	4652      	mov	r2, sl
 800c4f2:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800c4f6:	4640      	mov	r0, r8
 800c4f8:	4649      	mov	r1, r9
 800c4fa:	f7f4 fb07 	bl	8000b0c <__aeabi_dcmplt>
 800c4fe:	2800      	cmp	r0, #0
 800c500:	f040 8289 	bne.w	800ca16 <_dtoa_r+0x976>
 800c504:	ec5b ab19 	vmov	sl, fp, d9
 800c508:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800c50a:	2b00      	cmp	r3, #0
 800c50c:	f2c0 8148 	blt.w	800c7a0 <_dtoa_r+0x700>
 800c510:	9a00      	ldr	r2, [sp, #0]
 800c512:	2a0e      	cmp	r2, #14
 800c514:	f300 8144 	bgt.w	800c7a0 <_dtoa_r+0x700>
 800c518:	4b67      	ldr	r3, [pc, #412]	; (800c6b8 <_dtoa_r+0x618>)
 800c51a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c51e:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c522:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c524:	2b00      	cmp	r3, #0
 800c526:	f280 80d5 	bge.w	800c6d4 <_dtoa_r+0x634>
 800c52a:	9b03      	ldr	r3, [sp, #12]
 800c52c:	2b00      	cmp	r3, #0
 800c52e:	f300 80d1 	bgt.w	800c6d4 <_dtoa_r+0x634>
 800c532:	f040 826f 	bne.w	800ca14 <_dtoa_r+0x974>
 800c536:	4b65      	ldr	r3, [pc, #404]	; (800c6cc <_dtoa_r+0x62c>)
 800c538:	2200      	movs	r2, #0
 800c53a:	4640      	mov	r0, r8
 800c53c:	4649      	mov	r1, r9
 800c53e:	f7f4 f873 	bl	8000628 <__aeabi_dmul>
 800c542:	4652      	mov	r2, sl
 800c544:	465b      	mov	r3, fp
 800c546:	f7f4 faf5 	bl	8000b34 <__aeabi_dcmpge>
 800c54a:	9e03      	ldr	r6, [sp, #12]
 800c54c:	4637      	mov	r7, r6
 800c54e:	2800      	cmp	r0, #0
 800c550:	f040 8245 	bne.w	800c9de <_dtoa_r+0x93e>
 800c554:	9d01      	ldr	r5, [sp, #4]
 800c556:	2331      	movs	r3, #49	; 0x31
 800c558:	f805 3b01 	strb.w	r3, [r5], #1
 800c55c:	9b00      	ldr	r3, [sp, #0]
 800c55e:	3301      	adds	r3, #1
 800c560:	9300      	str	r3, [sp, #0]
 800c562:	e240      	b.n	800c9e6 <_dtoa_r+0x946>
 800c564:	07f2      	lsls	r2, r6, #31
 800c566:	d505      	bpl.n	800c574 <_dtoa_r+0x4d4>
 800c568:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c56c:	f7f4 f85c 	bl	8000628 <__aeabi_dmul>
 800c570:	3501      	adds	r5, #1
 800c572:	2301      	movs	r3, #1
 800c574:	1076      	asrs	r6, r6, #1
 800c576:	3708      	adds	r7, #8
 800c578:	e777      	b.n	800c46a <_dtoa_r+0x3ca>
 800c57a:	2502      	movs	r5, #2
 800c57c:	e779      	b.n	800c472 <_dtoa_r+0x3d2>
 800c57e:	9f00      	ldr	r7, [sp, #0]
 800c580:	9e03      	ldr	r6, [sp, #12]
 800c582:	e794      	b.n	800c4ae <_dtoa_r+0x40e>
 800c584:	9901      	ldr	r1, [sp, #4]
 800c586:	4b4c      	ldr	r3, [pc, #304]	; (800c6b8 <_dtoa_r+0x618>)
 800c588:	4431      	add	r1, r6
 800c58a:	910d      	str	r1, [sp, #52]	; 0x34
 800c58c:	9908      	ldr	r1, [sp, #32]
 800c58e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800c592:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800c596:	2900      	cmp	r1, #0
 800c598:	d043      	beq.n	800c622 <_dtoa_r+0x582>
 800c59a:	494d      	ldr	r1, [pc, #308]	; (800c6d0 <_dtoa_r+0x630>)
 800c59c:	2000      	movs	r0, #0
 800c59e:	f7f4 f96d 	bl	800087c <__aeabi_ddiv>
 800c5a2:	4652      	mov	r2, sl
 800c5a4:	465b      	mov	r3, fp
 800c5a6:	f7f3 fe87 	bl	80002b8 <__aeabi_dsub>
 800c5aa:	9d01      	ldr	r5, [sp, #4]
 800c5ac:	4682      	mov	sl, r0
 800c5ae:	468b      	mov	fp, r1
 800c5b0:	4649      	mov	r1, r9
 800c5b2:	4640      	mov	r0, r8
 800c5b4:	f7f4 fae8 	bl	8000b88 <__aeabi_d2iz>
 800c5b8:	4606      	mov	r6, r0
 800c5ba:	f7f3 ffcb 	bl	8000554 <__aeabi_i2d>
 800c5be:	4602      	mov	r2, r0
 800c5c0:	460b      	mov	r3, r1
 800c5c2:	4640      	mov	r0, r8
 800c5c4:	4649      	mov	r1, r9
 800c5c6:	f7f3 fe77 	bl	80002b8 <__aeabi_dsub>
 800c5ca:	3630      	adds	r6, #48	; 0x30
 800c5cc:	f805 6b01 	strb.w	r6, [r5], #1
 800c5d0:	4652      	mov	r2, sl
 800c5d2:	465b      	mov	r3, fp
 800c5d4:	4680      	mov	r8, r0
 800c5d6:	4689      	mov	r9, r1
 800c5d8:	f7f4 fa98 	bl	8000b0c <__aeabi_dcmplt>
 800c5dc:	2800      	cmp	r0, #0
 800c5de:	d163      	bne.n	800c6a8 <_dtoa_r+0x608>
 800c5e0:	4642      	mov	r2, r8
 800c5e2:	464b      	mov	r3, r9
 800c5e4:	4936      	ldr	r1, [pc, #216]	; (800c6c0 <_dtoa_r+0x620>)
 800c5e6:	2000      	movs	r0, #0
 800c5e8:	f7f3 fe66 	bl	80002b8 <__aeabi_dsub>
 800c5ec:	4652      	mov	r2, sl
 800c5ee:	465b      	mov	r3, fp
 800c5f0:	f7f4 fa8c 	bl	8000b0c <__aeabi_dcmplt>
 800c5f4:	2800      	cmp	r0, #0
 800c5f6:	f040 80b5 	bne.w	800c764 <_dtoa_r+0x6c4>
 800c5fa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c5fc:	429d      	cmp	r5, r3
 800c5fe:	d081      	beq.n	800c504 <_dtoa_r+0x464>
 800c600:	4b30      	ldr	r3, [pc, #192]	; (800c6c4 <_dtoa_r+0x624>)
 800c602:	2200      	movs	r2, #0
 800c604:	4650      	mov	r0, sl
 800c606:	4659      	mov	r1, fp
 800c608:	f7f4 f80e 	bl	8000628 <__aeabi_dmul>
 800c60c:	4b2d      	ldr	r3, [pc, #180]	; (800c6c4 <_dtoa_r+0x624>)
 800c60e:	4682      	mov	sl, r0
 800c610:	468b      	mov	fp, r1
 800c612:	4640      	mov	r0, r8
 800c614:	4649      	mov	r1, r9
 800c616:	2200      	movs	r2, #0
 800c618:	f7f4 f806 	bl	8000628 <__aeabi_dmul>
 800c61c:	4680      	mov	r8, r0
 800c61e:	4689      	mov	r9, r1
 800c620:	e7c6      	b.n	800c5b0 <_dtoa_r+0x510>
 800c622:	4650      	mov	r0, sl
 800c624:	4659      	mov	r1, fp
 800c626:	f7f3 ffff 	bl	8000628 <__aeabi_dmul>
 800c62a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c62c:	9d01      	ldr	r5, [sp, #4]
 800c62e:	930f      	str	r3, [sp, #60]	; 0x3c
 800c630:	4682      	mov	sl, r0
 800c632:	468b      	mov	fp, r1
 800c634:	4649      	mov	r1, r9
 800c636:	4640      	mov	r0, r8
 800c638:	f7f4 faa6 	bl	8000b88 <__aeabi_d2iz>
 800c63c:	4606      	mov	r6, r0
 800c63e:	f7f3 ff89 	bl	8000554 <__aeabi_i2d>
 800c642:	3630      	adds	r6, #48	; 0x30
 800c644:	4602      	mov	r2, r0
 800c646:	460b      	mov	r3, r1
 800c648:	4640      	mov	r0, r8
 800c64a:	4649      	mov	r1, r9
 800c64c:	f7f3 fe34 	bl	80002b8 <__aeabi_dsub>
 800c650:	f805 6b01 	strb.w	r6, [r5], #1
 800c654:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c656:	429d      	cmp	r5, r3
 800c658:	4680      	mov	r8, r0
 800c65a:	4689      	mov	r9, r1
 800c65c:	f04f 0200 	mov.w	r2, #0
 800c660:	d124      	bne.n	800c6ac <_dtoa_r+0x60c>
 800c662:	4b1b      	ldr	r3, [pc, #108]	; (800c6d0 <_dtoa_r+0x630>)
 800c664:	4650      	mov	r0, sl
 800c666:	4659      	mov	r1, fp
 800c668:	f7f3 fe28 	bl	80002bc <__adddf3>
 800c66c:	4602      	mov	r2, r0
 800c66e:	460b      	mov	r3, r1
 800c670:	4640      	mov	r0, r8
 800c672:	4649      	mov	r1, r9
 800c674:	f7f4 fa68 	bl	8000b48 <__aeabi_dcmpgt>
 800c678:	2800      	cmp	r0, #0
 800c67a:	d173      	bne.n	800c764 <_dtoa_r+0x6c4>
 800c67c:	4652      	mov	r2, sl
 800c67e:	465b      	mov	r3, fp
 800c680:	4913      	ldr	r1, [pc, #76]	; (800c6d0 <_dtoa_r+0x630>)
 800c682:	2000      	movs	r0, #0
 800c684:	f7f3 fe18 	bl	80002b8 <__aeabi_dsub>
 800c688:	4602      	mov	r2, r0
 800c68a:	460b      	mov	r3, r1
 800c68c:	4640      	mov	r0, r8
 800c68e:	4649      	mov	r1, r9
 800c690:	f7f4 fa3c 	bl	8000b0c <__aeabi_dcmplt>
 800c694:	2800      	cmp	r0, #0
 800c696:	f43f af35 	beq.w	800c504 <_dtoa_r+0x464>
 800c69a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800c69c:	1e6b      	subs	r3, r5, #1
 800c69e:	930f      	str	r3, [sp, #60]	; 0x3c
 800c6a0:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800c6a4:	2b30      	cmp	r3, #48	; 0x30
 800c6a6:	d0f8      	beq.n	800c69a <_dtoa_r+0x5fa>
 800c6a8:	9700      	str	r7, [sp, #0]
 800c6aa:	e049      	b.n	800c740 <_dtoa_r+0x6a0>
 800c6ac:	4b05      	ldr	r3, [pc, #20]	; (800c6c4 <_dtoa_r+0x624>)
 800c6ae:	f7f3 ffbb 	bl	8000628 <__aeabi_dmul>
 800c6b2:	4680      	mov	r8, r0
 800c6b4:	4689      	mov	r9, r1
 800c6b6:	e7bd      	b.n	800c634 <_dtoa_r+0x594>
 800c6b8:	0800e770 	.word	0x0800e770
 800c6bc:	0800e748 	.word	0x0800e748
 800c6c0:	3ff00000 	.word	0x3ff00000
 800c6c4:	40240000 	.word	0x40240000
 800c6c8:	401c0000 	.word	0x401c0000
 800c6cc:	40140000 	.word	0x40140000
 800c6d0:	3fe00000 	.word	0x3fe00000
 800c6d4:	9d01      	ldr	r5, [sp, #4]
 800c6d6:	4656      	mov	r6, sl
 800c6d8:	465f      	mov	r7, fp
 800c6da:	4642      	mov	r2, r8
 800c6dc:	464b      	mov	r3, r9
 800c6de:	4630      	mov	r0, r6
 800c6e0:	4639      	mov	r1, r7
 800c6e2:	f7f4 f8cb 	bl	800087c <__aeabi_ddiv>
 800c6e6:	f7f4 fa4f 	bl	8000b88 <__aeabi_d2iz>
 800c6ea:	4682      	mov	sl, r0
 800c6ec:	f7f3 ff32 	bl	8000554 <__aeabi_i2d>
 800c6f0:	4642      	mov	r2, r8
 800c6f2:	464b      	mov	r3, r9
 800c6f4:	f7f3 ff98 	bl	8000628 <__aeabi_dmul>
 800c6f8:	4602      	mov	r2, r0
 800c6fa:	460b      	mov	r3, r1
 800c6fc:	4630      	mov	r0, r6
 800c6fe:	4639      	mov	r1, r7
 800c700:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800c704:	f7f3 fdd8 	bl	80002b8 <__aeabi_dsub>
 800c708:	f805 6b01 	strb.w	r6, [r5], #1
 800c70c:	9e01      	ldr	r6, [sp, #4]
 800c70e:	9f03      	ldr	r7, [sp, #12]
 800c710:	1bae      	subs	r6, r5, r6
 800c712:	42b7      	cmp	r7, r6
 800c714:	4602      	mov	r2, r0
 800c716:	460b      	mov	r3, r1
 800c718:	d135      	bne.n	800c786 <_dtoa_r+0x6e6>
 800c71a:	f7f3 fdcf 	bl	80002bc <__adddf3>
 800c71e:	4642      	mov	r2, r8
 800c720:	464b      	mov	r3, r9
 800c722:	4606      	mov	r6, r0
 800c724:	460f      	mov	r7, r1
 800c726:	f7f4 fa0f 	bl	8000b48 <__aeabi_dcmpgt>
 800c72a:	b9d0      	cbnz	r0, 800c762 <_dtoa_r+0x6c2>
 800c72c:	4642      	mov	r2, r8
 800c72e:	464b      	mov	r3, r9
 800c730:	4630      	mov	r0, r6
 800c732:	4639      	mov	r1, r7
 800c734:	f7f4 f9e0 	bl	8000af8 <__aeabi_dcmpeq>
 800c738:	b110      	cbz	r0, 800c740 <_dtoa_r+0x6a0>
 800c73a:	f01a 0f01 	tst.w	sl, #1
 800c73e:	d110      	bne.n	800c762 <_dtoa_r+0x6c2>
 800c740:	4620      	mov	r0, r4
 800c742:	ee18 1a10 	vmov	r1, s16
 800c746:	f000 fc3d 	bl	800cfc4 <_Bfree>
 800c74a:	2300      	movs	r3, #0
 800c74c:	9800      	ldr	r0, [sp, #0]
 800c74e:	702b      	strb	r3, [r5, #0]
 800c750:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c752:	3001      	adds	r0, #1
 800c754:	6018      	str	r0, [r3, #0]
 800c756:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c758:	2b00      	cmp	r3, #0
 800c75a:	f43f acf1 	beq.w	800c140 <_dtoa_r+0xa0>
 800c75e:	601d      	str	r5, [r3, #0]
 800c760:	e4ee      	b.n	800c140 <_dtoa_r+0xa0>
 800c762:	9f00      	ldr	r7, [sp, #0]
 800c764:	462b      	mov	r3, r5
 800c766:	461d      	mov	r5, r3
 800c768:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c76c:	2a39      	cmp	r2, #57	; 0x39
 800c76e:	d106      	bne.n	800c77e <_dtoa_r+0x6de>
 800c770:	9a01      	ldr	r2, [sp, #4]
 800c772:	429a      	cmp	r2, r3
 800c774:	d1f7      	bne.n	800c766 <_dtoa_r+0x6c6>
 800c776:	9901      	ldr	r1, [sp, #4]
 800c778:	2230      	movs	r2, #48	; 0x30
 800c77a:	3701      	adds	r7, #1
 800c77c:	700a      	strb	r2, [r1, #0]
 800c77e:	781a      	ldrb	r2, [r3, #0]
 800c780:	3201      	adds	r2, #1
 800c782:	701a      	strb	r2, [r3, #0]
 800c784:	e790      	b.n	800c6a8 <_dtoa_r+0x608>
 800c786:	4ba6      	ldr	r3, [pc, #664]	; (800ca20 <_dtoa_r+0x980>)
 800c788:	2200      	movs	r2, #0
 800c78a:	f7f3 ff4d 	bl	8000628 <__aeabi_dmul>
 800c78e:	2200      	movs	r2, #0
 800c790:	2300      	movs	r3, #0
 800c792:	4606      	mov	r6, r0
 800c794:	460f      	mov	r7, r1
 800c796:	f7f4 f9af 	bl	8000af8 <__aeabi_dcmpeq>
 800c79a:	2800      	cmp	r0, #0
 800c79c:	d09d      	beq.n	800c6da <_dtoa_r+0x63a>
 800c79e:	e7cf      	b.n	800c740 <_dtoa_r+0x6a0>
 800c7a0:	9a08      	ldr	r2, [sp, #32]
 800c7a2:	2a00      	cmp	r2, #0
 800c7a4:	f000 80d7 	beq.w	800c956 <_dtoa_r+0x8b6>
 800c7a8:	9a06      	ldr	r2, [sp, #24]
 800c7aa:	2a01      	cmp	r2, #1
 800c7ac:	f300 80ba 	bgt.w	800c924 <_dtoa_r+0x884>
 800c7b0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c7b2:	2a00      	cmp	r2, #0
 800c7b4:	f000 80b2 	beq.w	800c91c <_dtoa_r+0x87c>
 800c7b8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800c7bc:	9e07      	ldr	r6, [sp, #28]
 800c7be:	9d04      	ldr	r5, [sp, #16]
 800c7c0:	9a04      	ldr	r2, [sp, #16]
 800c7c2:	441a      	add	r2, r3
 800c7c4:	9204      	str	r2, [sp, #16]
 800c7c6:	9a05      	ldr	r2, [sp, #20]
 800c7c8:	2101      	movs	r1, #1
 800c7ca:	441a      	add	r2, r3
 800c7cc:	4620      	mov	r0, r4
 800c7ce:	9205      	str	r2, [sp, #20]
 800c7d0:	f000 fcb0 	bl	800d134 <__i2b>
 800c7d4:	4607      	mov	r7, r0
 800c7d6:	2d00      	cmp	r5, #0
 800c7d8:	dd0c      	ble.n	800c7f4 <_dtoa_r+0x754>
 800c7da:	9b05      	ldr	r3, [sp, #20]
 800c7dc:	2b00      	cmp	r3, #0
 800c7de:	dd09      	ble.n	800c7f4 <_dtoa_r+0x754>
 800c7e0:	42ab      	cmp	r3, r5
 800c7e2:	9a04      	ldr	r2, [sp, #16]
 800c7e4:	bfa8      	it	ge
 800c7e6:	462b      	movge	r3, r5
 800c7e8:	1ad2      	subs	r2, r2, r3
 800c7ea:	9204      	str	r2, [sp, #16]
 800c7ec:	9a05      	ldr	r2, [sp, #20]
 800c7ee:	1aed      	subs	r5, r5, r3
 800c7f0:	1ad3      	subs	r3, r2, r3
 800c7f2:	9305      	str	r3, [sp, #20]
 800c7f4:	9b07      	ldr	r3, [sp, #28]
 800c7f6:	b31b      	cbz	r3, 800c840 <_dtoa_r+0x7a0>
 800c7f8:	9b08      	ldr	r3, [sp, #32]
 800c7fa:	2b00      	cmp	r3, #0
 800c7fc:	f000 80af 	beq.w	800c95e <_dtoa_r+0x8be>
 800c800:	2e00      	cmp	r6, #0
 800c802:	dd13      	ble.n	800c82c <_dtoa_r+0x78c>
 800c804:	4639      	mov	r1, r7
 800c806:	4632      	mov	r2, r6
 800c808:	4620      	mov	r0, r4
 800c80a:	f000 fd53 	bl	800d2b4 <__pow5mult>
 800c80e:	ee18 2a10 	vmov	r2, s16
 800c812:	4601      	mov	r1, r0
 800c814:	4607      	mov	r7, r0
 800c816:	4620      	mov	r0, r4
 800c818:	f000 fca2 	bl	800d160 <__multiply>
 800c81c:	ee18 1a10 	vmov	r1, s16
 800c820:	4680      	mov	r8, r0
 800c822:	4620      	mov	r0, r4
 800c824:	f000 fbce 	bl	800cfc4 <_Bfree>
 800c828:	ee08 8a10 	vmov	s16, r8
 800c82c:	9b07      	ldr	r3, [sp, #28]
 800c82e:	1b9a      	subs	r2, r3, r6
 800c830:	d006      	beq.n	800c840 <_dtoa_r+0x7a0>
 800c832:	ee18 1a10 	vmov	r1, s16
 800c836:	4620      	mov	r0, r4
 800c838:	f000 fd3c 	bl	800d2b4 <__pow5mult>
 800c83c:	ee08 0a10 	vmov	s16, r0
 800c840:	2101      	movs	r1, #1
 800c842:	4620      	mov	r0, r4
 800c844:	f000 fc76 	bl	800d134 <__i2b>
 800c848:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c84a:	2b00      	cmp	r3, #0
 800c84c:	4606      	mov	r6, r0
 800c84e:	f340 8088 	ble.w	800c962 <_dtoa_r+0x8c2>
 800c852:	461a      	mov	r2, r3
 800c854:	4601      	mov	r1, r0
 800c856:	4620      	mov	r0, r4
 800c858:	f000 fd2c 	bl	800d2b4 <__pow5mult>
 800c85c:	9b06      	ldr	r3, [sp, #24]
 800c85e:	2b01      	cmp	r3, #1
 800c860:	4606      	mov	r6, r0
 800c862:	f340 8081 	ble.w	800c968 <_dtoa_r+0x8c8>
 800c866:	f04f 0800 	mov.w	r8, #0
 800c86a:	6933      	ldr	r3, [r6, #16]
 800c86c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800c870:	6918      	ldr	r0, [r3, #16]
 800c872:	f000 fc0f 	bl	800d094 <__hi0bits>
 800c876:	f1c0 0020 	rsb	r0, r0, #32
 800c87a:	9b05      	ldr	r3, [sp, #20]
 800c87c:	4418      	add	r0, r3
 800c87e:	f010 001f 	ands.w	r0, r0, #31
 800c882:	f000 8092 	beq.w	800c9aa <_dtoa_r+0x90a>
 800c886:	f1c0 0320 	rsb	r3, r0, #32
 800c88a:	2b04      	cmp	r3, #4
 800c88c:	f340 808a 	ble.w	800c9a4 <_dtoa_r+0x904>
 800c890:	f1c0 001c 	rsb	r0, r0, #28
 800c894:	9b04      	ldr	r3, [sp, #16]
 800c896:	4403      	add	r3, r0
 800c898:	9304      	str	r3, [sp, #16]
 800c89a:	9b05      	ldr	r3, [sp, #20]
 800c89c:	4403      	add	r3, r0
 800c89e:	4405      	add	r5, r0
 800c8a0:	9305      	str	r3, [sp, #20]
 800c8a2:	9b04      	ldr	r3, [sp, #16]
 800c8a4:	2b00      	cmp	r3, #0
 800c8a6:	dd07      	ble.n	800c8b8 <_dtoa_r+0x818>
 800c8a8:	ee18 1a10 	vmov	r1, s16
 800c8ac:	461a      	mov	r2, r3
 800c8ae:	4620      	mov	r0, r4
 800c8b0:	f000 fd5a 	bl	800d368 <__lshift>
 800c8b4:	ee08 0a10 	vmov	s16, r0
 800c8b8:	9b05      	ldr	r3, [sp, #20]
 800c8ba:	2b00      	cmp	r3, #0
 800c8bc:	dd05      	ble.n	800c8ca <_dtoa_r+0x82a>
 800c8be:	4631      	mov	r1, r6
 800c8c0:	461a      	mov	r2, r3
 800c8c2:	4620      	mov	r0, r4
 800c8c4:	f000 fd50 	bl	800d368 <__lshift>
 800c8c8:	4606      	mov	r6, r0
 800c8ca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c8cc:	2b00      	cmp	r3, #0
 800c8ce:	d06e      	beq.n	800c9ae <_dtoa_r+0x90e>
 800c8d0:	ee18 0a10 	vmov	r0, s16
 800c8d4:	4631      	mov	r1, r6
 800c8d6:	f000 fdb7 	bl	800d448 <__mcmp>
 800c8da:	2800      	cmp	r0, #0
 800c8dc:	da67      	bge.n	800c9ae <_dtoa_r+0x90e>
 800c8de:	9b00      	ldr	r3, [sp, #0]
 800c8e0:	3b01      	subs	r3, #1
 800c8e2:	ee18 1a10 	vmov	r1, s16
 800c8e6:	9300      	str	r3, [sp, #0]
 800c8e8:	220a      	movs	r2, #10
 800c8ea:	2300      	movs	r3, #0
 800c8ec:	4620      	mov	r0, r4
 800c8ee:	f000 fb8b 	bl	800d008 <__multadd>
 800c8f2:	9b08      	ldr	r3, [sp, #32]
 800c8f4:	ee08 0a10 	vmov	s16, r0
 800c8f8:	2b00      	cmp	r3, #0
 800c8fa:	f000 81b1 	beq.w	800cc60 <_dtoa_r+0xbc0>
 800c8fe:	2300      	movs	r3, #0
 800c900:	4639      	mov	r1, r7
 800c902:	220a      	movs	r2, #10
 800c904:	4620      	mov	r0, r4
 800c906:	f000 fb7f 	bl	800d008 <__multadd>
 800c90a:	9b02      	ldr	r3, [sp, #8]
 800c90c:	2b00      	cmp	r3, #0
 800c90e:	4607      	mov	r7, r0
 800c910:	f300 808e 	bgt.w	800ca30 <_dtoa_r+0x990>
 800c914:	9b06      	ldr	r3, [sp, #24]
 800c916:	2b02      	cmp	r3, #2
 800c918:	dc51      	bgt.n	800c9be <_dtoa_r+0x91e>
 800c91a:	e089      	b.n	800ca30 <_dtoa_r+0x990>
 800c91c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c91e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800c922:	e74b      	b.n	800c7bc <_dtoa_r+0x71c>
 800c924:	9b03      	ldr	r3, [sp, #12]
 800c926:	1e5e      	subs	r6, r3, #1
 800c928:	9b07      	ldr	r3, [sp, #28]
 800c92a:	42b3      	cmp	r3, r6
 800c92c:	bfbf      	itttt	lt
 800c92e:	9b07      	ldrlt	r3, [sp, #28]
 800c930:	9607      	strlt	r6, [sp, #28]
 800c932:	1af2      	sublt	r2, r6, r3
 800c934:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800c936:	bfb6      	itet	lt
 800c938:	189b      	addlt	r3, r3, r2
 800c93a:	1b9e      	subge	r6, r3, r6
 800c93c:	930a      	strlt	r3, [sp, #40]	; 0x28
 800c93e:	9b03      	ldr	r3, [sp, #12]
 800c940:	bfb8      	it	lt
 800c942:	2600      	movlt	r6, #0
 800c944:	2b00      	cmp	r3, #0
 800c946:	bfb7      	itett	lt
 800c948:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800c94c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800c950:	1a9d      	sublt	r5, r3, r2
 800c952:	2300      	movlt	r3, #0
 800c954:	e734      	b.n	800c7c0 <_dtoa_r+0x720>
 800c956:	9e07      	ldr	r6, [sp, #28]
 800c958:	9d04      	ldr	r5, [sp, #16]
 800c95a:	9f08      	ldr	r7, [sp, #32]
 800c95c:	e73b      	b.n	800c7d6 <_dtoa_r+0x736>
 800c95e:	9a07      	ldr	r2, [sp, #28]
 800c960:	e767      	b.n	800c832 <_dtoa_r+0x792>
 800c962:	9b06      	ldr	r3, [sp, #24]
 800c964:	2b01      	cmp	r3, #1
 800c966:	dc18      	bgt.n	800c99a <_dtoa_r+0x8fa>
 800c968:	f1ba 0f00 	cmp.w	sl, #0
 800c96c:	d115      	bne.n	800c99a <_dtoa_r+0x8fa>
 800c96e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c972:	b993      	cbnz	r3, 800c99a <_dtoa_r+0x8fa>
 800c974:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800c978:	0d1b      	lsrs	r3, r3, #20
 800c97a:	051b      	lsls	r3, r3, #20
 800c97c:	b183      	cbz	r3, 800c9a0 <_dtoa_r+0x900>
 800c97e:	9b04      	ldr	r3, [sp, #16]
 800c980:	3301      	adds	r3, #1
 800c982:	9304      	str	r3, [sp, #16]
 800c984:	9b05      	ldr	r3, [sp, #20]
 800c986:	3301      	adds	r3, #1
 800c988:	9305      	str	r3, [sp, #20]
 800c98a:	f04f 0801 	mov.w	r8, #1
 800c98e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c990:	2b00      	cmp	r3, #0
 800c992:	f47f af6a 	bne.w	800c86a <_dtoa_r+0x7ca>
 800c996:	2001      	movs	r0, #1
 800c998:	e76f      	b.n	800c87a <_dtoa_r+0x7da>
 800c99a:	f04f 0800 	mov.w	r8, #0
 800c99e:	e7f6      	b.n	800c98e <_dtoa_r+0x8ee>
 800c9a0:	4698      	mov	r8, r3
 800c9a2:	e7f4      	b.n	800c98e <_dtoa_r+0x8ee>
 800c9a4:	f43f af7d 	beq.w	800c8a2 <_dtoa_r+0x802>
 800c9a8:	4618      	mov	r0, r3
 800c9aa:	301c      	adds	r0, #28
 800c9ac:	e772      	b.n	800c894 <_dtoa_r+0x7f4>
 800c9ae:	9b03      	ldr	r3, [sp, #12]
 800c9b0:	2b00      	cmp	r3, #0
 800c9b2:	dc37      	bgt.n	800ca24 <_dtoa_r+0x984>
 800c9b4:	9b06      	ldr	r3, [sp, #24]
 800c9b6:	2b02      	cmp	r3, #2
 800c9b8:	dd34      	ble.n	800ca24 <_dtoa_r+0x984>
 800c9ba:	9b03      	ldr	r3, [sp, #12]
 800c9bc:	9302      	str	r3, [sp, #8]
 800c9be:	9b02      	ldr	r3, [sp, #8]
 800c9c0:	b96b      	cbnz	r3, 800c9de <_dtoa_r+0x93e>
 800c9c2:	4631      	mov	r1, r6
 800c9c4:	2205      	movs	r2, #5
 800c9c6:	4620      	mov	r0, r4
 800c9c8:	f000 fb1e 	bl	800d008 <__multadd>
 800c9cc:	4601      	mov	r1, r0
 800c9ce:	4606      	mov	r6, r0
 800c9d0:	ee18 0a10 	vmov	r0, s16
 800c9d4:	f000 fd38 	bl	800d448 <__mcmp>
 800c9d8:	2800      	cmp	r0, #0
 800c9da:	f73f adbb 	bgt.w	800c554 <_dtoa_r+0x4b4>
 800c9de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c9e0:	9d01      	ldr	r5, [sp, #4]
 800c9e2:	43db      	mvns	r3, r3
 800c9e4:	9300      	str	r3, [sp, #0]
 800c9e6:	f04f 0800 	mov.w	r8, #0
 800c9ea:	4631      	mov	r1, r6
 800c9ec:	4620      	mov	r0, r4
 800c9ee:	f000 fae9 	bl	800cfc4 <_Bfree>
 800c9f2:	2f00      	cmp	r7, #0
 800c9f4:	f43f aea4 	beq.w	800c740 <_dtoa_r+0x6a0>
 800c9f8:	f1b8 0f00 	cmp.w	r8, #0
 800c9fc:	d005      	beq.n	800ca0a <_dtoa_r+0x96a>
 800c9fe:	45b8      	cmp	r8, r7
 800ca00:	d003      	beq.n	800ca0a <_dtoa_r+0x96a>
 800ca02:	4641      	mov	r1, r8
 800ca04:	4620      	mov	r0, r4
 800ca06:	f000 fadd 	bl	800cfc4 <_Bfree>
 800ca0a:	4639      	mov	r1, r7
 800ca0c:	4620      	mov	r0, r4
 800ca0e:	f000 fad9 	bl	800cfc4 <_Bfree>
 800ca12:	e695      	b.n	800c740 <_dtoa_r+0x6a0>
 800ca14:	2600      	movs	r6, #0
 800ca16:	4637      	mov	r7, r6
 800ca18:	e7e1      	b.n	800c9de <_dtoa_r+0x93e>
 800ca1a:	9700      	str	r7, [sp, #0]
 800ca1c:	4637      	mov	r7, r6
 800ca1e:	e599      	b.n	800c554 <_dtoa_r+0x4b4>
 800ca20:	40240000 	.word	0x40240000
 800ca24:	9b08      	ldr	r3, [sp, #32]
 800ca26:	2b00      	cmp	r3, #0
 800ca28:	f000 80ca 	beq.w	800cbc0 <_dtoa_r+0xb20>
 800ca2c:	9b03      	ldr	r3, [sp, #12]
 800ca2e:	9302      	str	r3, [sp, #8]
 800ca30:	2d00      	cmp	r5, #0
 800ca32:	dd05      	ble.n	800ca40 <_dtoa_r+0x9a0>
 800ca34:	4639      	mov	r1, r7
 800ca36:	462a      	mov	r2, r5
 800ca38:	4620      	mov	r0, r4
 800ca3a:	f000 fc95 	bl	800d368 <__lshift>
 800ca3e:	4607      	mov	r7, r0
 800ca40:	f1b8 0f00 	cmp.w	r8, #0
 800ca44:	d05b      	beq.n	800cafe <_dtoa_r+0xa5e>
 800ca46:	6879      	ldr	r1, [r7, #4]
 800ca48:	4620      	mov	r0, r4
 800ca4a:	f000 fa7b 	bl	800cf44 <_Balloc>
 800ca4e:	4605      	mov	r5, r0
 800ca50:	b928      	cbnz	r0, 800ca5e <_dtoa_r+0x9be>
 800ca52:	4b87      	ldr	r3, [pc, #540]	; (800cc70 <_dtoa_r+0xbd0>)
 800ca54:	4602      	mov	r2, r0
 800ca56:	f240 21ea 	movw	r1, #746	; 0x2ea
 800ca5a:	f7ff bb3b 	b.w	800c0d4 <_dtoa_r+0x34>
 800ca5e:	693a      	ldr	r2, [r7, #16]
 800ca60:	3202      	adds	r2, #2
 800ca62:	0092      	lsls	r2, r2, #2
 800ca64:	f107 010c 	add.w	r1, r7, #12
 800ca68:	300c      	adds	r0, #12
 800ca6a:	f7fe fb4a 	bl	800b102 <memcpy>
 800ca6e:	2201      	movs	r2, #1
 800ca70:	4629      	mov	r1, r5
 800ca72:	4620      	mov	r0, r4
 800ca74:	f000 fc78 	bl	800d368 <__lshift>
 800ca78:	9b01      	ldr	r3, [sp, #4]
 800ca7a:	f103 0901 	add.w	r9, r3, #1
 800ca7e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800ca82:	4413      	add	r3, r2
 800ca84:	9305      	str	r3, [sp, #20]
 800ca86:	f00a 0301 	and.w	r3, sl, #1
 800ca8a:	46b8      	mov	r8, r7
 800ca8c:	9304      	str	r3, [sp, #16]
 800ca8e:	4607      	mov	r7, r0
 800ca90:	4631      	mov	r1, r6
 800ca92:	ee18 0a10 	vmov	r0, s16
 800ca96:	f7ff fa77 	bl	800bf88 <quorem>
 800ca9a:	4641      	mov	r1, r8
 800ca9c:	9002      	str	r0, [sp, #8]
 800ca9e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800caa2:	ee18 0a10 	vmov	r0, s16
 800caa6:	f000 fccf 	bl	800d448 <__mcmp>
 800caaa:	463a      	mov	r2, r7
 800caac:	9003      	str	r0, [sp, #12]
 800caae:	4631      	mov	r1, r6
 800cab0:	4620      	mov	r0, r4
 800cab2:	f000 fce5 	bl	800d480 <__mdiff>
 800cab6:	68c2      	ldr	r2, [r0, #12]
 800cab8:	f109 3bff 	add.w	fp, r9, #4294967295	; 0xffffffff
 800cabc:	4605      	mov	r5, r0
 800cabe:	bb02      	cbnz	r2, 800cb02 <_dtoa_r+0xa62>
 800cac0:	4601      	mov	r1, r0
 800cac2:	ee18 0a10 	vmov	r0, s16
 800cac6:	f000 fcbf 	bl	800d448 <__mcmp>
 800caca:	4602      	mov	r2, r0
 800cacc:	4629      	mov	r1, r5
 800cace:	4620      	mov	r0, r4
 800cad0:	9207      	str	r2, [sp, #28]
 800cad2:	f000 fa77 	bl	800cfc4 <_Bfree>
 800cad6:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800cada:	ea43 0102 	orr.w	r1, r3, r2
 800cade:	9b04      	ldr	r3, [sp, #16]
 800cae0:	430b      	orrs	r3, r1
 800cae2:	464d      	mov	r5, r9
 800cae4:	d10f      	bne.n	800cb06 <_dtoa_r+0xa66>
 800cae6:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800caea:	d02a      	beq.n	800cb42 <_dtoa_r+0xaa2>
 800caec:	9b03      	ldr	r3, [sp, #12]
 800caee:	2b00      	cmp	r3, #0
 800caf0:	dd02      	ble.n	800caf8 <_dtoa_r+0xa58>
 800caf2:	9b02      	ldr	r3, [sp, #8]
 800caf4:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800caf8:	f88b a000 	strb.w	sl, [fp]
 800cafc:	e775      	b.n	800c9ea <_dtoa_r+0x94a>
 800cafe:	4638      	mov	r0, r7
 800cb00:	e7ba      	b.n	800ca78 <_dtoa_r+0x9d8>
 800cb02:	2201      	movs	r2, #1
 800cb04:	e7e2      	b.n	800cacc <_dtoa_r+0xa2c>
 800cb06:	9b03      	ldr	r3, [sp, #12]
 800cb08:	2b00      	cmp	r3, #0
 800cb0a:	db04      	blt.n	800cb16 <_dtoa_r+0xa76>
 800cb0c:	9906      	ldr	r1, [sp, #24]
 800cb0e:	430b      	orrs	r3, r1
 800cb10:	9904      	ldr	r1, [sp, #16]
 800cb12:	430b      	orrs	r3, r1
 800cb14:	d122      	bne.n	800cb5c <_dtoa_r+0xabc>
 800cb16:	2a00      	cmp	r2, #0
 800cb18:	ddee      	ble.n	800caf8 <_dtoa_r+0xa58>
 800cb1a:	ee18 1a10 	vmov	r1, s16
 800cb1e:	2201      	movs	r2, #1
 800cb20:	4620      	mov	r0, r4
 800cb22:	f000 fc21 	bl	800d368 <__lshift>
 800cb26:	4631      	mov	r1, r6
 800cb28:	ee08 0a10 	vmov	s16, r0
 800cb2c:	f000 fc8c 	bl	800d448 <__mcmp>
 800cb30:	2800      	cmp	r0, #0
 800cb32:	dc03      	bgt.n	800cb3c <_dtoa_r+0xa9c>
 800cb34:	d1e0      	bne.n	800caf8 <_dtoa_r+0xa58>
 800cb36:	f01a 0f01 	tst.w	sl, #1
 800cb3a:	d0dd      	beq.n	800caf8 <_dtoa_r+0xa58>
 800cb3c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800cb40:	d1d7      	bne.n	800caf2 <_dtoa_r+0xa52>
 800cb42:	2339      	movs	r3, #57	; 0x39
 800cb44:	f88b 3000 	strb.w	r3, [fp]
 800cb48:	462b      	mov	r3, r5
 800cb4a:	461d      	mov	r5, r3
 800cb4c:	3b01      	subs	r3, #1
 800cb4e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800cb52:	2a39      	cmp	r2, #57	; 0x39
 800cb54:	d071      	beq.n	800cc3a <_dtoa_r+0xb9a>
 800cb56:	3201      	adds	r2, #1
 800cb58:	701a      	strb	r2, [r3, #0]
 800cb5a:	e746      	b.n	800c9ea <_dtoa_r+0x94a>
 800cb5c:	2a00      	cmp	r2, #0
 800cb5e:	dd07      	ble.n	800cb70 <_dtoa_r+0xad0>
 800cb60:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800cb64:	d0ed      	beq.n	800cb42 <_dtoa_r+0xaa2>
 800cb66:	f10a 0301 	add.w	r3, sl, #1
 800cb6a:	f88b 3000 	strb.w	r3, [fp]
 800cb6e:	e73c      	b.n	800c9ea <_dtoa_r+0x94a>
 800cb70:	9b05      	ldr	r3, [sp, #20]
 800cb72:	f809 ac01 	strb.w	sl, [r9, #-1]
 800cb76:	4599      	cmp	r9, r3
 800cb78:	d047      	beq.n	800cc0a <_dtoa_r+0xb6a>
 800cb7a:	ee18 1a10 	vmov	r1, s16
 800cb7e:	2300      	movs	r3, #0
 800cb80:	220a      	movs	r2, #10
 800cb82:	4620      	mov	r0, r4
 800cb84:	f000 fa40 	bl	800d008 <__multadd>
 800cb88:	45b8      	cmp	r8, r7
 800cb8a:	ee08 0a10 	vmov	s16, r0
 800cb8e:	f04f 0300 	mov.w	r3, #0
 800cb92:	f04f 020a 	mov.w	r2, #10
 800cb96:	4641      	mov	r1, r8
 800cb98:	4620      	mov	r0, r4
 800cb9a:	d106      	bne.n	800cbaa <_dtoa_r+0xb0a>
 800cb9c:	f000 fa34 	bl	800d008 <__multadd>
 800cba0:	4680      	mov	r8, r0
 800cba2:	4607      	mov	r7, r0
 800cba4:	f109 0901 	add.w	r9, r9, #1
 800cba8:	e772      	b.n	800ca90 <_dtoa_r+0x9f0>
 800cbaa:	f000 fa2d 	bl	800d008 <__multadd>
 800cbae:	4639      	mov	r1, r7
 800cbb0:	4680      	mov	r8, r0
 800cbb2:	2300      	movs	r3, #0
 800cbb4:	220a      	movs	r2, #10
 800cbb6:	4620      	mov	r0, r4
 800cbb8:	f000 fa26 	bl	800d008 <__multadd>
 800cbbc:	4607      	mov	r7, r0
 800cbbe:	e7f1      	b.n	800cba4 <_dtoa_r+0xb04>
 800cbc0:	9b03      	ldr	r3, [sp, #12]
 800cbc2:	9302      	str	r3, [sp, #8]
 800cbc4:	9d01      	ldr	r5, [sp, #4]
 800cbc6:	ee18 0a10 	vmov	r0, s16
 800cbca:	4631      	mov	r1, r6
 800cbcc:	f7ff f9dc 	bl	800bf88 <quorem>
 800cbd0:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800cbd4:	9b01      	ldr	r3, [sp, #4]
 800cbd6:	f805 ab01 	strb.w	sl, [r5], #1
 800cbda:	1aea      	subs	r2, r5, r3
 800cbdc:	9b02      	ldr	r3, [sp, #8]
 800cbde:	4293      	cmp	r3, r2
 800cbe0:	dd09      	ble.n	800cbf6 <_dtoa_r+0xb56>
 800cbe2:	ee18 1a10 	vmov	r1, s16
 800cbe6:	2300      	movs	r3, #0
 800cbe8:	220a      	movs	r2, #10
 800cbea:	4620      	mov	r0, r4
 800cbec:	f000 fa0c 	bl	800d008 <__multadd>
 800cbf0:	ee08 0a10 	vmov	s16, r0
 800cbf4:	e7e7      	b.n	800cbc6 <_dtoa_r+0xb26>
 800cbf6:	9b02      	ldr	r3, [sp, #8]
 800cbf8:	2b00      	cmp	r3, #0
 800cbfa:	bfc8      	it	gt
 800cbfc:	461d      	movgt	r5, r3
 800cbfe:	9b01      	ldr	r3, [sp, #4]
 800cc00:	bfd8      	it	le
 800cc02:	2501      	movle	r5, #1
 800cc04:	441d      	add	r5, r3
 800cc06:	f04f 0800 	mov.w	r8, #0
 800cc0a:	ee18 1a10 	vmov	r1, s16
 800cc0e:	2201      	movs	r2, #1
 800cc10:	4620      	mov	r0, r4
 800cc12:	f000 fba9 	bl	800d368 <__lshift>
 800cc16:	4631      	mov	r1, r6
 800cc18:	ee08 0a10 	vmov	s16, r0
 800cc1c:	f000 fc14 	bl	800d448 <__mcmp>
 800cc20:	2800      	cmp	r0, #0
 800cc22:	dc91      	bgt.n	800cb48 <_dtoa_r+0xaa8>
 800cc24:	d102      	bne.n	800cc2c <_dtoa_r+0xb8c>
 800cc26:	f01a 0f01 	tst.w	sl, #1
 800cc2a:	d18d      	bne.n	800cb48 <_dtoa_r+0xaa8>
 800cc2c:	462b      	mov	r3, r5
 800cc2e:	461d      	mov	r5, r3
 800cc30:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800cc34:	2a30      	cmp	r2, #48	; 0x30
 800cc36:	d0fa      	beq.n	800cc2e <_dtoa_r+0xb8e>
 800cc38:	e6d7      	b.n	800c9ea <_dtoa_r+0x94a>
 800cc3a:	9a01      	ldr	r2, [sp, #4]
 800cc3c:	429a      	cmp	r2, r3
 800cc3e:	d184      	bne.n	800cb4a <_dtoa_r+0xaaa>
 800cc40:	9b00      	ldr	r3, [sp, #0]
 800cc42:	3301      	adds	r3, #1
 800cc44:	9300      	str	r3, [sp, #0]
 800cc46:	2331      	movs	r3, #49	; 0x31
 800cc48:	7013      	strb	r3, [r2, #0]
 800cc4a:	e6ce      	b.n	800c9ea <_dtoa_r+0x94a>
 800cc4c:	4b09      	ldr	r3, [pc, #36]	; (800cc74 <_dtoa_r+0xbd4>)
 800cc4e:	f7ff ba95 	b.w	800c17c <_dtoa_r+0xdc>
 800cc52:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800cc54:	2b00      	cmp	r3, #0
 800cc56:	f47f aa6e 	bne.w	800c136 <_dtoa_r+0x96>
 800cc5a:	4b07      	ldr	r3, [pc, #28]	; (800cc78 <_dtoa_r+0xbd8>)
 800cc5c:	f7ff ba8e 	b.w	800c17c <_dtoa_r+0xdc>
 800cc60:	9b02      	ldr	r3, [sp, #8]
 800cc62:	2b00      	cmp	r3, #0
 800cc64:	dcae      	bgt.n	800cbc4 <_dtoa_r+0xb24>
 800cc66:	9b06      	ldr	r3, [sp, #24]
 800cc68:	2b02      	cmp	r3, #2
 800cc6a:	f73f aea8 	bgt.w	800c9be <_dtoa_r+0x91e>
 800cc6e:	e7a9      	b.n	800cbc4 <_dtoa_r+0xb24>
 800cc70:	0800e6cf 	.word	0x0800e6cf
 800cc74:	0800e62c 	.word	0x0800e62c
 800cc78:	0800e650 	.word	0x0800e650

0800cc7c <__sflush_r>:
 800cc7c:	898a      	ldrh	r2, [r1, #12]
 800cc7e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cc82:	4605      	mov	r5, r0
 800cc84:	0710      	lsls	r0, r2, #28
 800cc86:	460c      	mov	r4, r1
 800cc88:	d458      	bmi.n	800cd3c <__sflush_r+0xc0>
 800cc8a:	684b      	ldr	r3, [r1, #4]
 800cc8c:	2b00      	cmp	r3, #0
 800cc8e:	dc05      	bgt.n	800cc9c <__sflush_r+0x20>
 800cc90:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800cc92:	2b00      	cmp	r3, #0
 800cc94:	dc02      	bgt.n	800cc9c <__sflush_r+0x20>
 800cc96:	2000      	movs	r0, #0
 800cc98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cc9c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800cc9e:	2e00      	cmp	r6, #0
 800cca0:	d0f9      	beq.n	800cc96 <__sflush_r+0x1a>
 800cca2:	2300      	movs	r3, #0
 800cca4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800cca8:	682f      	ldr	r7, [r5, #0]
 800ccaa:	602b      	str	r3, [r5, #0]
 800ccac:	d032      	beq.n	800cd14 <__sflush_r+0x98>
 800ccae:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800ccb0:	89a3      	ldrh	r3, [r4, #12]
 800ccb2:	075a      	lsls	r2, r3, #29
 800ccb4:	d505      	bpl.n	800ccc2 <__sflush_r+0x46>
 800ccb6:	6863      	ldr	r3, [r4, #4]
 800ccb8:	1ac0      	subs	r0, r0, r3
 800ccba:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800ccbc:	b10b      	cbz	r3, 800ccc2 <__sflush_r+0x46>
 800ccbe:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800ccc0:	1ac0      	subs	r0, r0, r3
 800ccc2:	2300      	movs	r3, #0
 800ccc4:	4602      	mov	r2, r0
 800ccc6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ccc8:	6a21      	ldr	r1, [r4, #32]
 800ccca:	4628      	mov	r0, r5
 800cccc:	47b0      	blx	r6
 800ccce:	1c43      	adds	r3, r0, #1
 800ccd0:	89a3      	ldrh	r3, [r4, #12]
 800ccd2:	d106      	bne.n	800cce2 <__sflush_r+0x66>
 800ccd4:	6829      	ldr	r1, [r5, #0]
 800ccd6:	291d      	cmp	r1, #29
 800ccd8:	d82c      	bhi.n	800cd34 <__sflush_r+0xb8>
 800ccda:	4a2a      	ldr	r2, [pc, #168]	; (800cd84 <__sflush_r+0x108>)
 800ccdc:	40ca      	lsrs	r2, r1
 800ccde:	07d6      	lsls	r6, r2, #31
 800cce0:	d528      	bpl.n	800cd34 <__sflush_r+0xb8>
 800cce2:	2200      	movs	r2, #0
 800cce4:	6062      	str	r2, [r4, #4]
 800cce6:	04d9      	lsls	r1, r3, #19
 800cce8:	6922      	ldr	r2, [r4, #16]
 800ccea:	6022      	str	r2, [r4, #0]
 800ccec:	d504      	bpl.n	800ccf8 <__sflush_r+0x7c>
 800ccee:	1c42      	adds	r2, r0, #1
 800ccf0:	d101      	bne.n	800ccf6 <__sflush_r+0x7a>
 800ccf2:	682b      	ldr	r3, [r5, #0]
 800ccf4:	b903      	cbnz	r3, 800ccf8 <__sflush_r+0x7c>
 800ccf6:	6560      	str	r0, [r4, #84]	; 0x54
 800ccf8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ccfa:	602f      	str	r7, [r5, #0]
 800ccfc:	2900      	cmp	r1, #0
 800ccfe:	d0ca      	beq.n	800cc96 <__sflush_r+0x1a>
 800cd00:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800cd04:	4299      	cmp	r1, r3
 800cd06:	d002      	beq.n	800cd0e <__sflush_r+0x92>
 800cd08:	4628      	mov	r0, r5
 800cd0a:	f000 fcb5 	bl	800d678 <_free_r>
 800cd0e:	2000      	movs	r0, #0
 800cd10:	6360      	str	r0, [r4, #52]	; 0x34
 800cd12:	e7c1      	b.n	800cc98 <__sflush_r+0x1c>
 800cd14:	6a21      	ldr	r1, [r4, #32]
 800cd16:	2301      	movs	r3, #1
 800cd18:	4628      	mov	r0, r5
 800cd1a:	47b0      	blx	r6
 800cd1c:	1c41      	adds	r1, r0, #1
 800cd1e:	d1c7      	bne.n	800ccb0 <__sflush_r+0x34>
 800cd20:	682b      	ldr	r3, [r5, #0]
 800cd22:	2b00      	cmp	r3, #0
 800cd24:	d0c4      	beq.n	800ccb0 <__sflush_r+0x34>
 800cd26:	2b1d      	cmp	r3, #29
 800cd28:	d001      	beq.n	800cd2e <__sflush_r+0xb2>
 800cd2a:	2b16      	cmp	r3, #22
 800cd2c:	d101      	bne.n	800cd32 <__sflush_r+0xb6>
 800cd2e:	602f      	str	r7, [r5, #0]
 800cd30:	e7b1      	b.n	800cc96 <__sflush_r+0x1a>
 800cd32:	89a3      	ldrh	r3, [r4, #12]
 800cd34:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cd38:	81a3      	strh	r3, [r4, #12]
 800cd3a:	e7ad      	b.n	800cc98 <__sflush_r+0x1c>
 800cd3c:	690f      	ldr	r7, [r1, #16]
 800cd3e:	2f00      	cmp	r7, #0
 800cd40:	d0a9      	beq.n	800cc96 <__sflush_r+0x1a>
 800cd42:	0793      	lsls	r3, r2, #30
 800cd44:	680e      	ldr	r6, [r1, #0]
 800cd46:	bf08      	it	eq
 800cd48:	694b      	ldreq	r3, [r1, #20]
 800cd4a:	600f      	str	r7, [r1, #0]
 800cd4c:	bf18      	it	ne
 800cd4e:	2300      	movne	r3, #0
 800cd50:	eba6 0807 	sub.w	r8, r6, r7
 800cd54:	608b      	str	r3, [r1, #8]
 800cd56:	f1b8 0f00 	cmp.w	r8, #0
 800cd5a:	dd9c      	ble.n	800cc96 <__sflush_r+0x1a>
 800cd5c:	6a21      	ldr	r1, [r4, #32]
 800cd5e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800cd60:	4643      	mov	r3, r8
 800cd62:	463a      	mov	r2, r7
 800cd64:	4628      	mov	r0, r5
 800cd66:	47b0      	blx	r6
 800cd68:	2800      	cmp	r0, #0
 800cd6a:	dc06      	bgt.n	800cd7a <__sflush_r+0xfe>
 800cd6c:	89a3      	ldrh	r3, [r4, #12]
 800cd6e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cd72:	81a3      	strh	r3, [r4, #12]
 800cd74:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800cd78:	e78e      	b.n	800cc98 <__sflush_r+0x1c>
 800cd7a:	4407      	add	r7, r0
 800cd7c:	eba8 0800 	sub.w	r8, r8, r0
 800cd80:	e7e9      	b.n	800cd56 <__sflush_r+0xda>
 800cd82:	bf00      	nop
 800cd84:	20400001 	.word	0x20400001

0800cd88 <_fflush_r>:
 800cd88:	b538      	push	{r3, r4, r5, lr}
 800cd8a:	690b      	ldr	r3, [r1, #16]
 800cd8c:	4605      	mov	r5, r0
 800cd8e:	460c      	mov	r4, r1
 800cd90:	b913      	cbnz	r3, 800cd98 <_fflush_r+0x10>
 800cd92:	2500      	movs	r5, #0
 800cd94:	4628      	mov	r0, r5
 800cd96:	bd38      	pop	{r3, r4, r5, pc}
 800cd98:	b118      	cbz	r0, 800cda2 <_fflush_r+0x1a>
 800cd9a:	6983      	ldr	r3, [r0, #24]
 800cd9c:	b90b      	cbnz	r3, 800cda2 <_fflush_r+0x1a>
 800cd9e:	f7fe f8eb 	bl	800af78 <__sinit>
 800cda2:	4b14      	ldr	r3, [pc, #80]	; (800cdf4 <_fflush_r+0x6c>)
 800cda4:	429c      	cmp	r4, r3
 800cda6:	d11b      	bne.n	800cde0 <_fflush_r+0x58>
 800cda8:	686c      	ldr	r4, [r5, #4]
 800cdaa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cdae:	2b00      	cmp	r3, #0
 800cdb0:	d0ef      	beq.n	800cd92 <_fflush_r+0xa>
 800cdb2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800cdb4:	07d0      	lsls	r0, r2, #31
 800cdb6:	d404      	bmi.n	800cdc2 <_fflush_r+0x3a>
 800cdb8:	0599      	lsls	r1, r3, #22
 800cdba:	d402      	bmi.n	800cdc2 <_fflush_r+0x3a>
 800cdbc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800cdbe:	f7fe f99e 	bl	800b0fe <__retarget_lock_acquire_recursive>
 800cdc2:	4628      	mov	r0, r5
 800cdc4:	4621      	mov	r1, r4
 800cdc6:	f7ff ff59 	bl	800cc7c <__sflush_r>
 800cdca:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800cdcc:	07da      	lsls	r2, r3, #31
 800cdce:	4605      	mov	r5, r0
 800cdd0:	d4e0      	bmi.n	800cd94 <_fflush_r+0xc>
 800cdd2:	89a3      	ldrh	r3, [r4, #12]
 800cdd4:	059b      	lsls	r3, r3, #22
 800cdd6:	d4dd      	bmi.n	800cd94 <_fflush_r+0xc>
 800cdd8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800cdda:	f7fe f991 	bl	800b100 <__retarget_lock_release_recursive>
 800cdde:	e7d9      	b.n	800cd94 <_fflush_r+0xc>
 800cde0:	4b05      	ldr	r3, [pc, #20]	; (800cdf8 <_fflush_r+0x70>)
 800cde2:	429c      	cmp	r4, r3
 800cde4:	d101      	bne.n	800cdea <_fflush_r+0x62>
 800cde6:	68ac      	ldr	r4, [r5, #8]
 800cde8:	e7df      	b.n	800cdaa <_fflush_r+0x22>
 800cdea:	4b04      	ldr	r3, [pc, #16]	; (800cdfc <_fflush_r+0x74>)
 800cdec:	429c      	cmp	r4, r3
 800cdee:	bf08      	it	eq
 800cdf0:	68ec      	ldreq	r4, [r5, #12]
 800cdf2:	e7da      	b.n	800cdaa <_fflush_r+0x22>
 800cdf4:	0800e5d8 	.word	0x0800e5d8
 800cdf8:	0800e5f8 	.word	0x0800e5f8
 800cdfc:	0800e5b8 	.word	0x0800e5b8

0800ce00 <_localeconv_r>:
 800ce00:	4800      	ldr	r0, [pc, #0]	; (800ce04 <_localeconv_r+0x4>)
 800ce02:	4770      	bx	lr
 800ce04:	20000168 	.word	0x20000168

0800ce08 <_lseek_r>:
 800ce08:	b538      	push	{r3, r4, r5, lr}
 800ce0a:	4d07      	ldr	r5, [pc, #28]	; (800ce28 <_lseek_r+0x20>)
 800ce0c:	4604      	mov	r4, r0
 800ce0e:	4608      	mov	r0, r1
 800ce10:	4611      	mov	r1, r2
 800ce12:	2200      	movs	r2, #0
 800ce14:	602a      	str	r2, [r5, #0]
 800ce16:	461a      	mov	r2, r3
 800ce18:	f7f5 fa94 	bl	8002344 <_lseek>
 800ce1c:	1c43      	adds	r3, r0, #1
 800ce1e:	d102      	bne.n	800ce26 <_lseek_r+0x1e>
 800ce20:	682b      	ldr	r3, [r5, #0]
 800ce22:	b103      	cbz	r3, 800ce26 <_lseek_r+0x1e>
 800ce24:	6023      	str	r3, [r4, #0]
 800ce26:	bd38      	pop	{r3, r4, r5, pc}
 800ce28:	20004524 	.word	0x20004524

0800ce2c <__swhatbuf_r>:
 800ce2c:	b570      	push	{r4, r5, r6, lr}
 800ce2e:	460e      	mov	r6, r1
 800ce30:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ce34:	2900      	cmp	r1, #0
 800ce36:	b096      	sub	sp, #88	; 0x58
 800ce38:	4614      	mov	r4, r2
 800ce3a:	461d      	mov	r5, r3
 800ce3c:	da08      	bge.n	800ce50 <__swhatbuf_r+0x24>
 800ce3e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800ce42:	2200      	movs	r2, #0
 800ce44:	602a      	str	r2, [r5, #0]
 800ce46:	061a      	lsls	r2, r3, #24
 800ce48:	d410      	bmi.n	800ce6c <__swhatbuf_r+0x40>
 800ce4a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ce4e:	e00e      	b.n	800ce6e <__swhatbuf_r+0x42>
 800ce50:	466a      	mov	r2, sp
 800ce52:	f000 fe07 	bl	800da64 <_fstat_r>
 800ce56:	2800      	cmp	r0, #0
 800ce58:	dbf1      	blt.n	800ce3e <__swhatbuf_r+0x12>
 800ce5a:	9a01      	ldr	r2, [sp, #4]
 800ce5c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800ce60:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800ce64:	425a      	negs	r2, r3
 800ce66:	415a      	adcs	r2, r3
 800ce68:	602a      	str	r2, [r5, #0]
 800ce6a:	e7ee      	b.n	800ce4a <__swhatbuf_r+0x1e>
 800ce6c:	2340      	movs	r3, #64	; 0x40
 800ce6e:	2000      	movs	r0, #0
 800ce70:	6023      	str	r3, [r4, #0]
 800ce72:	b016      	add	sp, #88	; 0x58
 800ce74:	bd70      	pop	{r4, r5, r6, pc}
	...

0800ce78 <__smakebuf_r>:
 800ce78:	898b      	ldrh	r3, [r1, #12]
 800ce7a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800ce7c:	079d      	lsls	r5, r3, #30
 800ce7e:	4606      	mov	r6, r0
 800ce80:	460c      	mov	r4, r1
 800ce82:	d507      	bpl.n	800ce94 <__smakebuf_r+0x1c>
 800ce84:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800ce88:	6023      	str	r3, [r4, #0]
 800ce8a:	6123      	str	r3, [r4, #16]
 800ce8c:	2301      	movs	r3, #1
 800ce8e:	6163      	str	r3, [r4, #20]
 800ce90:	b002      	add	sp, #8
 800ce92:	bd70      	pop	{r4, r5, r6, pc}
 800ce94:	ab01      	add	r3, sp, #4
 800ce96:	466a      	mov	r2, sp
 800ce98:	f7ff ffc8 	bl	800ce2c <__swhatbuf_r>
 800ce9c:	9900      	ldr	r1, [sp, #0]
 800ce9e:	4605      	mov	r5, r0
 800cea0:	4630      	mov	r0, r6
 800cea2:	f7fe f965 	bl	800b170 <_malloc_r>
 800cea6:	b948      	cbnz	r0, 800cebc <__smakebuf_r+0x44>
 800cea8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ceac:	059a      	lsls	r2, r3, #22
 800ceae:	d4ef      	bmi.n	800ce90 <__smakebuf_r+0x18>
 800ceb0:	f023 0303 	bic.w	r3, r3, #3
 800ceb4:	f043 0302 	orr.w	r3, r3, #2
 800ceb8:	81a3      	strh	r3, [r4, #12]
 800ceba:	e7e3      	b.n	800ce84 <__smakebuf_r+0xc>
 800cebc:	4b0d      	ldr	r3, [pc, #52]	; (800cef4 <__smakebuf_r+0x7c>)
 800cebe:	62b3      	str	r3, [r6, #40]	; 0x28
 800cec0:	89a3      	ldrh	r3, [r4, #12]
 800cec2:	6020      	str	r0, [r4, #0]
 800cec4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800cec8:	81a3      	strh	r3, [r4, #12]
 800ceca:	9b00      	ldr	r3, [sp, #0]
 800cecc:	6163      	str	r3, [r4, #20]
 800cece:	9b01      	ldr	r3, [sp, #4]
 800ced0:	6120      	str	r0, [r4, #16]
 800ced2:	b15b      	cbz	r3, 800ceec <__smakebuf_r+0x74>
 800ced4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ced8:	4630      	mov	r0, r6
 800ceda:	f000 fdd5 	bl	800da88 <_isatty_r>
 800cede:	b128      	cbz	r0, 800ceec <__smakebuf_r+0x74>
 800cee0:	89a3      	ldrh	r3, [r4, #12]
 800cee2:	f023 0303 	bic.w	r3, r3, #3
 800cee6:	f043 0301 	orr.w	r3, r3, #1
 800ceea:	81a3      	strh	r3, [r4, #12]
 800ceec:	89a0      	ldrh	r0, [r4, #12]
 800ceee:	4305      	orrs	r5, r0
 800cef0:	81a5      	strh	r5, [r4, #12]
 800cef2:	e7cd      	b.n	800ce90 <__smakebuf_r+0x18>
 800cef4:	0800af11 	.word	0x0800af11

0800cef8 <malloc>:
 800cef8:	4b02      	ldr	r3, [pc, #8]	; (800cf04 <malloc+0xc>)
 800cefa:	4601      	mov	r1, r0
 800cefc:	6818      	ldr	r0, [r3, #0]
 800cefe:	f7fe b937 	b.w	800b170 <_malloc_r>
 800cf02:	bf00      	nop
 800cf04:	20000014 	.word	0x20000014

0800cf08 <__ascii_mbtowc>:
 800cf08:	b082      	sub	sp, #8
 800cf0a:	b901      	cbnz	r1, 800cf0e <__ascii_mbtowc+0x6>
 800cf0c:	a901      	add	r1, sp, #4
 800cf0e:	b142      	cbz	r2, 800cf22 <__ascii_mbtowc+0x1a>
 800cf10:	b14b      	cbz	r3, 800cf26 <__ascii_mbtowc+0x1e>
 800cf12:	7813      	ldrb	r3, [r2, #0]
 800cf14:	600b      	str	r3, [r1, #0]
 800cf16:	7812      	ldrb	r2, [r2, #0]
 800cf18:	1e10      	subs	r0, r2, #0
 800cf1a:	bf18      	it	ne
 800cf1c:	2001      	movne	r0, #1
 800cf1e:	b002      	add	sp, #8
 800cf20:	4770      	bx	lr
 800cf22:	4610      	mov	r0, r2
 800cf24:	e7fb      	b.n	800cf1e <__ascii_mbtowc+0x16>
 800cf26:	f06f 0001 	mvn.w	r0, #1
 800cf2a:	e7f8      	b.n	800cf1e <__ascii_mbtowc+0x16>

0800cf2c <__malloc_lock>:
 800cf2c:	4801      	ldr	r0, [pc, #4]	; (800cf34 <__malloc_lock+0x8>)
 800cf2e:	f7fe b8e6 	b.w	800b0fe <__retarget_lock_acquire_recursive>
 800cf32:	bf00      	nop
 800cf34:	20004518 	.word	0x20004518

0800cf38 <__malloc_unlock>:
 800cf38:	4801      	ldr	r0, [pc, #4]	; (800cf40 <__malloc_unlock+0x8>)
 800cf3a:	f7fe b8e1 	b.w	800b100 <__retarget_lock_release_recursive>
 800cf3e:	bf00      	nop
 800cf40:	20004518 	.word	0x20004518

0800cf44 <_Balloc>:
 800cf44:	b570      	push	{r4, r5, r6, lr}
 800cf46:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800cf48:	4604      	mov	r4, r0
 800cf4a:	460d      	mov	r5, r1
 800cf4c:	b976      	cbnz	r6, 800cf6c <_Balloc+0x28>
 800cf4e:	2010      	movs	r0, #16
 800cf50:	f7ff ffd2 	bl	800cef8 <malloc>
 800cf54:	4602      	mov	r2, r0
 800cf56:	6260      	str	r0, [r4, #36]	; 0x24
 800cf58:	b920      	cbnz	r0, 800cf64 <_Balloc+0x20>
 800cf5a:	4b18      	ldr	r3, [pc, #96]	; (800cfbc <_Balloc+0x78>)
 800cf5c:	4818      	ldr	r0, [pc, #96]	; (800cfc0 <_Balloc+0x7c>)
 800cf5e:	2166      	movs	r1, #102	; 0x66
 800cf60:	f000 fd50 	bl	800da04 <__assert_func>
 800cf64:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800cf68:	6006      	str	r6, [r0, #0]
 800cf6a:	60c6      	str	r6, [r0, #12]
 800cf6c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800cf6e:	68f3      	ldr	r3, [r6, #12]
 800cf70:	b183      	cbz	r3, 800cf94 <_Balloc+0x50>
 800cf72:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800cf74:	68db      	ldr	r3, [r3, #12]
 800cf76:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800cf7a:	b9b8      	cbnz	r0, 800cfac <_Balloc+0x68>
 800cf7c:	2101      	movs	r1, #1
 800cf7e:	fa01 f605 	lsl.w	r6, r1, r5
 800cf82:	1d72      	adds	r2, r6, #5
 800cf84:	0092      	lsls	r2, r2, #2
 800cf86:	4620      	mov	r0, r4
 800cf88:	f000 fb60 	bl	800d64c <_calloc_r>
 800cf8c:	b160      	cbz	r0, 800cfa8 <_Balloc+0x64>
 800cf8e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800cf92:	e00e      	b.n	800cfb2 <_Balloc+0x6e>
 800cf94:	2221      	movs	r2, #33	; 0x21
 800cf96:	2104      	movs	r1, #4
 800cf98:	4620      	mov	r0, r4
 800cf9a:	f000 fb57 	bl	800d64c <_calloc_r>
 800cf9e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800cfa0:	60f0      	str	r0, [r6, #12]
 800cfa2:	68db      	ldr	r3, [r3, #12]
 800cfa4:	2b00      	cmp	r3, #0
 800cfa6:	d1e4      	bne.n	800cf72 <_Balloc+0x2e>
 800cfa8:	2000      	movs	r0, #0
 800cfaa:	bd70      	pop	{r4, r5, r6, pc}
 800cfac:	6802      	ldr	r2, [r0, #0]
 800cfae:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800cfb2:	2300      	movs	r3, #0
 800cfb4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800cfb8:	e7f7      	b.n	800cfaa <_Balloc+0x66>
 800cfba:	bf00      	nop
 800cfbc:	0800e65d 	.word	0x0800e65d
 800cfc0:	0800e6ea 	.word	0x0800e6ea

0800cfc4 <_Bfree>:
 800cfc4:	b570      	push	{r4, r5, r6, lr}
 800cfc6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800cfc8:	4605      	mov	r5, r0
 800cfca:	460c      	mov	r4, r1
 800cfcc:	b976      	cbnz	r6, 800cfec <_Bfree+0x28>
 800cfce:	2010      	movs	r0, #16
 800cfd0:	f7ff ff92 	bl	800cef8 <malloc>
 800cfd4:	4602      	mov	r2, r0
 800cfd6:	6268      	str	r0, [r5, #36]	; 0x24
 800cfd8:	b920      	cbnz	r0, 800cfe4 <_Bfree+0x20>
 800cfda:	4b09      	ldr	r3, [pc, #36]	; (800d000 <_Bfree+0x3c>)
 800cfdc:	4809      	ldr	r0, [pc, #36]	; (800d004 <_Bfree+0x40>)
 800cfde:	218a      	movs	r1, #138	; 0x8a
 800cfe0:	f000 fd10 	bl	800da04 <__assert_func>
 800cfe4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800cfe8:	6006      	str	r6, [r0, #0]
 800cfea:	60c6      	str	r6, [r0, #12]
 800cfec:	b13c      	cbz	r4, 800cffe <_Bfree+0x3a>
 800cfee:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800cff0:	6862      	ldr	r2, [r4, #4]
 800cff2:	68db      	ldr	r3, [r3, #12]
 800cff4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800cff8:	6021      	str	r1, [r4, #0]
 800cffa:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800cffe:	bd70      	pop	{r4, r5, r6, pc}
 800d000:	0800e65d 	.word	0x0800e65d
 800d004:	0800e6ea 	.word	0x0800e6ea

0800d008 <__multadd>:
 800d008:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d00c:	690d      	ldr	r5, [r1, #16]
 800d00e:	4607      	mov	r7, r0
 800d010:	460c      	mov	r4, r1
 800d012:	461e      	mov	r6, r3
 800d014:	f101 0c14 	add.w	ip, r1, #20
 800d018:	2000      	movs	r0, #0
 800d01a:	f8dc 3000 	ldr.w	r3, [ip]
 800d01e:	b299      	uxth	r1, r3
 800d020:	fb02 6101 	mla	r1, r2, r1, r6
 800d024:	0c1e      	lsrs	r6, r3, #16
 800d026:	0c0b      	lsrs	r3, r1, #16
 800d028:	fb02 3306 	mla	r3, r2, r6, r3
 800d02c:	b289      	uxth	r1, r1
 800d02e:	3001      	adds	r0, #1
 800d030:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800d034:	4285      	cmp	r5, r0
 800d036:	f84c 1b04 	str.w	r1, [ip], #4
 800d03a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800d03e:	dcec      	bgt.n	800d01a <__multadd+0x12>
 800d040:	b30e      	cbz	r6, 800d086 <__multadd+0x7e>
 800d042:	68a3      	ldr	r3, [r4, #8]
 800d044:	42ab      	cmp	r3, r5
 800d046:	dc19      	bgt.n	800d07c <__multadd+0x74>
 800d048:	6861      	ldr	r1, [r4, #4]
 800d04a:	4638      	mov	r0, r7
 800d04c:	3101      	adds	r1, #1
 800d04e:	f7ff ff79 	bl	800cf44 <_Balloc>
 800d052:	4680      	mov	r8, r0
 800d054:	b928      	cbnz	r0, 800d062 <__multadd+0x5a>
 800d056:	4602      	mov	r2, r0
 800d058:	4b0c      	ldr	r3, [pc, #48]	; (800d08c <__multadd+0x84>)
 800d05a:	480d      	ldr	r0, [pc, #52]	; (800d090 <__multadd+0x88>)
 800d05c:	21b5      	movs	r1, #181	; 0xb5
 800d05e:	f000 fcd1 	bl	800da04 <__assert_func>
 800d062:	6922      	ldr	r2, [r4, #16]
 800d064:	3202      	adds	r2, #2
 800d066:	f104 010c 	add.w	r1, r4, #12
 800d06a:	0092      	lsls	r2, r2, #2
 800d06c:	300c      	adds	r0, #12
 800d06e:	f7fe f848 	bl	800b102 <memcpy>
 800d072:	4621      	mov	r1, r4
 800d074:	4638      	mov	r0, r7
 800d076:	f7ff ffa5 	bl	800cfc4 <_Bfree>
 800d07a:	4644      	mov	r4, r8
 800d07c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800d080:	3501      	adds	r5, #1
 800d082:	615e      	str	r6, [r3, #20]
 800d084:	6125      	str	r5, [r4, #16]
 800d086:	4620      	mov	r0, r4
 800d088:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d08c:	0800e6cf 	.word	0x0800e6cf
 800d090:	0800e6ea 	.word	0x0800e6ea

0800d094 <__hi0bits>:
 800d094:	0c03      	lsrs	r3, r0, #16
 800d096:	041b      	lsls	r3, r3, #16
 800d098:	b9d3      	cbnz	r3, 800d0d0 <__hi0bits+0x3c>
 800d09a:	0400      	lsls	r0, r0, #16
 800d09c:	2310      	movs	r3, #16
 800d09e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800d0a2:	bf04      	itt	eq
 800d0a4:	0200      	lsleq	r0, r0, #8
 800d0a6:	3308      	addeq	r3, #8
 800d0a8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800d0ac:	bf04      	itt	eq
 800d0ae:	0100      	lsleq	r0, r0, #4
 800d0b0:	3304      	addeq	r3, #4
 800d0b2:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800d0b6:	bf04      	itt	eq
 800d0b8:	0080      	lsleq	r0, r0, #2
 800d0ba:	3302      	addeq	r3, #2
 800d0bc:	2800      	cmp	r0, #0
 800d0be:	db05      	blt.n	800d0cc <__hi0bits+0x38>
 800d0c0:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800d0c4:	f103 0301 	add.w	r3, r3, #1
 800d0c8:	bf08      	it	eq
 800d0ca:	2320      	moveq	r3, #32
 800d0cc:	4618      	mov	r0, r3
 800d0ce:	4770      	bx	lr
 800d0d0:	2300      	movs	r3, #0
 800d0d2:	e7e4      	b.n	800d09e <__hi0bits+0xa>

0800d0d4 <__lo0bits>:
 800d0d4:	6803      	ldr	r3, [r0, #0]
 800d0d6:	f013 0207 	ands.w	r2, r3, #7
 800d0da:	4601      	mov	r1, r0
 800d0dc:	d00b      	beq.n	800d0f6 <__lo0bits+0x22>
 800d0de:	07da      	lsls	r2, r3, #31
 800d0e0:	d423      	bmi.n	800d12a <__lo0bits+0x56>
 800d0e2:	0798      	lsls	r0, r3, #30
 800d0e4:	bf49      	itett	mi
 800d0e6:	085b      	lsrmi	r3, r3, #1
 800d0e8:	089b      	lsrpl	r3, r3, #2
 800d0ea:	2001      	movmi	r0, #1
 800d0ec:	600b      	strmi	r3, [r1, #0]
 800d0ee:	bf5c      	itt	pl
 800d0f0:	600b      	strpl	r3, [r1, #0]
 800d0f2:	2002      	movpl	r0, #2
 800d0f4:	4770      	bx	lr
 800d0f6:	b298      	uxth	r0, r3
 800d0f8:	b9a8      	cbnz	r0, 800d126 <__lo0bits+0x52>
 800d0fa:	0c1b      	lsrs	r3, r3, #16
 800d0fc:	2010      	movs	r0, #16
 800d0fe:	b2da      	uxtb	r2, r3
 800d100:	b90a      	cbnz	r2, 800d106 <__lo0bits+0x32>
 800d102:	3008      	adds	r0, #8
 800d104:	0a1b      	lsrs	r3, r3, #8
 800d106:	071a      	lsls	r2, r3, #28
 800d108:	bf04      	itt	eq
 800d10a:	091b      	lsreq	r3, r3, #4
 800d10c:	3004      	addeq	r0, #4
 800d10e:	079a      	lsls	r2, r3, #30
 800d110:	bf04      	itt	eq
 800d112:	089b      	lsreq	r3, r3, #2
 800d114:	3002      	addeq	r0, #2
 800d116:	07da      	lsls	r2, r3, #31
 800d118:	d403      	bmi.n	800d122 <__lo0bits+0x4e>
 800d11a:	085b      	lsrs	r3, r3, #1
 800d11c:	f100 0001 	add.w	r0, r0, #1
 800d120:	d005      	beq.n	800d12e <__lo0bits+0x5a>
 800d122:	600b      	str	r3, [r1, #0]
 800d124:	4770      	bx	lr
 800d126:	4610      	mov	r0, r2
 800d128:	e7e9      	b.n	800d0fe <__lo0bits+0x2a>
 800d12a:	2000      	movs	r0, #0
 800d12c:	4770      	bx	lr
 800d12e:	2020      	movs	r0, #32
 800d130:	4770      	bx	lr
	...

0800d134 <__i2b>:
 800d134:	b510      	push	{r4, lr}
 800d136:	460c      	mov	r4, r1
 800d138:	2101      	movs	r1, #1
 800d13a:	f7ff ff03 	bl	800cf44 <_Balloc>
 800d13e:	4602      	mov	r2, r0
 800d140:	b928      	cbnz	r0, 800d14e <__i2b+0x1a>
 800d142:	4b05      	ldr	r3, [pc, #20]	; (800d158 <__i2b+0x24>)
 800d144:	4805      	ldr	r0, [pc, #20]	; (800d15c <__i2b+0x28>)
 800d146:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800d14a:	f000 fc5b 	bl	800da04 <__assert_func>
 800d14e:	2301      	movs	r3, #1
 800d150:	6144      	str	r4, [r0, #20]
 800d152:	6103      	str	r3, [r0, #16]
 800d154:	bd10      	pop	{r4, pc}
 800d156:	bf00      	nop
 800d158:	0800e6cf 	.word	0x0800e6cf
 800d15c:	0800e6ea 	.word	0x0800e6ea

0800d160 <__multiply>:
 800d160:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d164:	4691      	mov	r9, r2
 800d166:	690a      	ldr	r2, [r1, #16]
 800d168:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800d16c:	429a      	cmp	r2, r3
 800d16e:	bfb8      	it	lt
 800d170:	460b      	movlt	r3, r1
 800d172:	460c      	mov	r4, r1
 800d174:	bfbc      	itt	lt
 800d176:	464c      	movlt	r4, r9
 800d178:	4699      	movlt	r9, r3
 800d17a:	6927      	ldr	r7, [r4, #16]
 800d17c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800d180:	68a3      	ldr	r3, [r4, #8]
 800d182:	6861      	ldr	r1, [r4, #4]
 800d184:	eb07 060a 	add.w	r6, r7, sl
 800d188:	42b3      	cmp	r3, r6
 800d18a:	b085      	sub	sp, #20
 800d18c:	bfb8      	it	lt
 800d18e:	3101      	addlt	r1, #1
 800d190:	f7ff fed8 	bl	800cf44 <_Balloc>
 800d194:	b930      	cbnz	r0, 800d1a4 <__multiply+0x44>
 800d196:	4602      	mov	r2, r0
 800d198:	4b44      	ldr	r3, [pc, #272]	; (800d2ac <__multiply+0x14c>)
 800d19a:	4845      	ldr	r0, [pc, #276]	; (800d2b0 <__multiply+0x150>)
 800d19c:	f240 115d 	movw	r1, #349	; 0x15d
 800d1a0:	f000 fc30 	bl	800da04 <__assert_func>
 800d1a4:	f100 0514 	add.w	r5, r0, #20
 800d1a8:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800d1ac:	462b      	mov	r3, r5
 800d1ae:	2200      	movs	r2, #0
 800d1b0:	4543      	cmp	r3, r8
 800d1b2:	d321      	bcc.n	800d1f8 <__multiply+0x98>
 800d1b4:	f104 0314 	add.w	r3, r4, #20
 800d1b8:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800d1bc:	f109 0314 	add.w	r3, r9, #20
 800d1c0:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800d1c4:	9202      	str	r2, [sp, #8]
 800d1c6:	1b3a      	subs	r2, r7, r4
 800d1c8:	3a15      	subs	r2, #21
 800d1ca:	f022 0203 	bic.w	r2, r2, #3
 800d1ce:	3204      	adds	r2, #4
 800d1d0:	f104 0115 	add.w	r1, r4, #21
 800d1d4:	428f      	cmp	r7, r1
 800d1d6:	bf38      	it	cc
 800d1d8:	2204      	movcc	r2, #4
 800d1da:	9201      	str	r2, [sp, #4]
 800d1dc:	9a02      	ldr	r2, [sp, #8]
 800d1de:	9303      	str	r3, [sp, #12]
 800d1e0:	429a      	cmp	r2, r3
 800d1e2:	d80c      	bhi.n	800d1fe <__multiply+0x9e>
 800d1e4:	2e00      	cmp	r6, #0
 800d1e6:	dd03      	ble.n	800d1f0 <__multiply+0x90>
 800d1e8:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800d1ec:	2b00      	cmp	r3, #0
 800d1ee:	d05a      	beq.n	800d2a6 <__multiply+0x146>
 800d1f0:	6106      	str	r6, [r0, #16]
 800d1f2:	b005      	add	sp, #20
 800d1f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d1f8:	f843 2b04 	str.w	r2, [r3], #4
 800d1fc:	e7d8      	b.n	800d1b0 <__multiply+0x50>
 800d1fe:	f8b3 a000 	ldrh.w	sl, [r3]
 800d202:	f1ba 0f00 	cmp.w	sl, #0
 800d206:	d024      	beq.n	800d252 <__multiply+0xf2>
 800d208:	f104 0e14 	add.w	lr, r4, #20
 800d20c:	46a9      	mov	r9, r5
 800d20e:	f04f 0c00 	mov.w	ip, #0
 800d212:	f85e 2b04 	ldr.w	r2, [lr], #4
 800d216:	f8d9 1000 	ldr.w	r1, [r9]
 800d21a:	fa1f fb82 	uxth.w	fp, r2
 800d21e:	b289      	uxth	r1, r1
 800d220:	fb0a 110b 	mla	r1, sl, fp, r1
 800d224:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800d228:	f8d9 2000 	ldr.w	r2, [r9]
 800d22c:	4461      	add	r1, ip
 800d22e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800d232:	fb0a c20b 	mla	r2, sl, fp, ip
 800d236:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800d23a:	b289      	uxth	r1, r1
 800d23c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800d240:	4577      	cmp	r7, lr
 800d242:	f849 1b04 	str.w	r1, [r9], #4
 800d246:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800d24a:	d8e2      	bhi.n	800d212 <__multiply+0xb2>
 800d24c:	9a01      	ldr	r2, [sp, #4]
 800d24e:	f845 c002 	str.w	ip, [r5, r2]
 800d252:	9a03      	ldr	r2, [sp, #12]
 800d254:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800d258:	3304      	adds	r3, #4
 800d25a:	f1b9 0f00 	cmp.w	r9, #0
 800d25e:	d020      	beq.n	800d2a2 <__multiply+0x142>
 800d260:	6829      	ldr	r1, [r5, #0]
 800d262:	f104 0c14 	add.w	ip, r4, #20
 800d266:	46ae      	mov	lr, r5
 800d268:	f04f 0a00 	mov.w	sl, #0
 800d26c:	f8bc b000 	ldrh.w	fp, [ip]
 800d270:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800d274:	fb09 220b 	mla	r2, r9, fp, r2
 800d278:	4492      	add	sl, r2
 800d27a:	b289      	uxth	r1, r1
 800d27c:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800d280:	f84e 1b04 	str.w	r1, [lr], #4
 800d284:	f85c 2b04 	ldr.w	r2, [ip], #4
 800d288:	f8be 1000 	ldrh.w	r1, [lr]
 800d28c:	0c12      	lsrs	r2, r2, #16
 800d28e:	fb09 1102 	mla	r1, r9, r2, r1
 800d292:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800d296:	4567      	cmp	r7, ip
 800d298:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800d29c:	d8e6      	bhi.n	800d26c <__multiply+0x10c>
 800d29e:	9a01      	ldr	r2, [sp, #4]
 800d2a0:	50a9      	str	r1, [r5, r2]
 800d2a2:	3504      	adds	r5, #4
 800d2a4:	e79a      	b.n	800d1dc <__multiply+0x7c>
 800d2a6:	3e01      	subs	r6, #1
 800d2a8:	e79c      	b.n	800d1e4 <__multiply+0x84>
 800d2aa:	bf00      	nop
 800d2ac:	0800e6cf 	.word	0x0800e6cf
 800d2b0:	0800e6ea 	.word	0x0800e6ea

0800d2b4 <__pow5mult>:
 800d2b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d2b8:	4615      	mov	r5, r2
 800d2ba:	f012 0203 	ands.w	r2, r2, #3
 800d2be:	4606      	mov	r6, r0
 800d2c0:	460f      	mov	r7, r1
 800d2c2:	d007      	beq.n	800d2d4 <__pow5mult+0x20>
 800d2c4:	4c25      	ldr	r4, [pc, #148]	; (800d35c <__pow5mult+0xa8>)
 800d2c6:	3a01      	subs	r2, #1
 800d2c8:	2300      	movs	r3, #0
 800d2ca:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d2ce:	f7ff fe9b 	bl	800d008 <__multadd>
 800d2d2:	4607      	mov	r7, r0
 800d2d4:	10ad      	asrs	r5, r5, #2
 800d2d6:	d03d      	beq.n	800d354 <__pow5mult+0xa0>
 800d2d8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800d2da:	b97c      	cbnz	r4, 800d2fc <__pow5mult+0x48>
 800d2dc:	2010      	movs	r0, #16
 800d2de:	f7ff fe0b 	bl	800cef8 <malloc>
 800d2e2:	4602      	mov	r2, r0
 800d2e4:	6270      	str	r0, [r6, #36]	; 0x24
 800d2e6:	b928      	cbnz	r0, 800d2f4 <__pow5mult+0x40>
 800d2e8:	4b1d      	ldr	r3, [pc, #116]	; (800d360 <__pow5mult+0xac>)
 800d2ea:	481e      	ldr	r0, [pc, #120]	; (800d364 <__pow5mult+0xb0>)
 800d2ec:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800d2f0:	f000 fb88 	bl	800da04 <__assert_func>
 800d2f4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d2f8:	6004      	str	r4, [r0, #0]
 800d2fa:	60c4      	str	r4, [r0, #12]
 800d2fc:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800d300:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d304:	b94c      	cbnz	r4, 800d31a <__pow5mult+0x66>
 800d306:	f240 2171 	movw	r1, #625	; 0x271
 800d30a:	4630      	mov	r0, r6
 800d30c:	f7ff ff12 	bl	800d134 <__i2b>
 800d310:	2300      	movs	r3, #0
 800d312:	f8c8 0008 	str.w	r0, [r8, #8]
 800d316:	4604      	mov	r4, r0
 800d318:	6003      	str	r3, [r0, #0]
 800d31a:	f04f 0900 	mov.w	r9, #0
 800d31e:	07eb      	lsls	r3, r5, #31
 800d320:	d50a      	bpl.n	800d338 <__pow5mult+0x84>
 800d322:	4639      	mov	r1, r7
 800d324:	4622      	mov	r2, r4
 800d326:	4630      	mov	r0, r6
 800d328:	f7ff ff1a 	bl	800d160 <__multiply>
 800d32c:	4639      	mov	r1, r7
 800d32e:	4680      	mov	r8, r0
 800d330:	4630      	mov	r0, r6
 800d332:	f7ff fe47 	bl	800cfc4 <_Bfree>
 800d336:	4647      	mov	r7, r8
 800d338:	106d      	asrs	r5, r5, #1
 800d33a:	d00b      	beq.n	800d354 <__pow5mult+0xa0>
 800d33c:	6820      	ldr	r0, [r4, #0]
 800d33e:	b938      	cbnz	r0, 800d350 <__pow5mult+0x9c>
 800d340:	4622      	mov	r2, r4
 800d342:	4621      	mov	r1, r4
 800d344:	4630      	mov	r0, r6
 800d346:	f7ff ff0b 	bl	800d160 <__multiply>
 800d34a:	6020      	str	r0, [r4, #0]
 800d34c:	f8c0 9000 	str.w	r9, [r0]
 800d350:	4604      	mov	r4, r0
 800d352:	e7e4      	b.n	800d31e <__pow5mult+0x6a>
 800d354:	4638      	mov	r0, r7
 800d356:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d35a:	bf00      	nop
 800d35c:	0800e838 	.word	0x0800e838
 800d360:	0800e65d 	.word	0x0800e65d
 800d364:	0800e6ea 	.word	0x0800e6ea

0800d368 <__lshift>:
 800d368:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d36c:	460c      	mov	r4, r1
 800d36e:	6849      	ldr	r1, [r1, #4]
 800d370:	6923      	ldr	r3, [r4, #16]
 800d372:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d376:	68a3      	ldr	r3, [r4, #8]
 800d378:	4607      	mov	r7, r0
 800d37a:	4691      	mov	r9, r2
 800d37c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d380:	f108 0601 	add.w	r6, r8, #1
 800d384:	42b3      	cmp	r3, r6
 800d386:	db0b      	blt.n	800d3a0 <__lshift+0x38>
 800d388:	4638      	mov	r0, r7
 800d38a:	f7ff fddb 	bl	800cf44 <_Balloc>
 800d38e:	4605      	mov	r5, r0
 800d390:	b948      	cbnz	r0, 800d3a6 <__lshift+0x3e>
 800d392:	4602      	mov	r2, r0
 800d394:	4b2a      	ldr	r3, [pc, #168]	; (800d440 <__lshift+0xd8>)
 800d396:	482b      	ldr	r0, [pc, #172]	; (800d444 <__lshift+0xdc>)
 800d398:	f240 11d9 	movw	r1, #473	; 0x1d9
 800d39c:	f000 fb32 	bl	800da04 <__assert_func>
 800d3a0:	3101      	adds	r1, #1
 800d3a2:	005b      	lsls	r3, r3, #1
 800d3a4:	e7ee      	b.n	800d384 <__lshift+0x1c>
 800d3a6:	2300      	movs	r3, #0
 800d3a8:	f100 0114 	add.w	r1, r0, #20
 800d3ac:	f100 0210 	add.w	r2, r0, #16
 800d3b0:	4618      	mov	r0, r3
 800d3b2:	4553      	cmp	r3, sl
 800d3b4:	db37      	blt.n	800d426 <__lshift+0xbe>
 800d3b6:	6920      	ldr	r0, [r4, #16]
 800d3b8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d3bc:	f104 0314 	add.w	r3, r4, #20
 800d3c0:	f019 091f 	ands.w	r9, r9, #31
 800d3c4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d3c8:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800d3cc:	d02f      	beq.n	800d42e <__lshift+0xc6>
 800d3ce:	f1c9 0e20 	rsb	lr, r9, #32
 800d3d2:	468a      	mov	sl, r1
 800d3d4:	f04f 0c00 	mov.w	ip, #0
 800d3d8:	681a      	ldr	r2, [r3, #0]
 800d3da:	fa02 f209 	lsl.w	r2, r2, r9
 800d3de:	ea42 020c 	orr.w	r2, r2, ip
 800d3e2:	f84a 2b04 	str.w	r2, [sl], #4
 800d3e6:	f853 2b04 	ldr.w	r2, [r3], #4
 800d3ea:	4298      	cmp	r0, r3
 800d3ec:	fa22 fc0e 	lsr.w	ip, r2, lr
 800d3f0:	d8f2      	bhi.n	800d3d8 <__lshift+0x70>
 800d3f2:	1b03      	subs	r3, r0, r4
 800d3f4:	3b15      	subs	r3, #21
 800d3f6:	f023 0303 	bic.w	r3, r3, #3
 800d3fa:	3304      	adds	r3, #4
 800d3fc:	f104 0215 	add.w	r2, r4, #21
 800d400:	4290      	cmp	r0, r2
 800d402:	bf38      	it	cc
 800d404:	2304      	movcc	r3, #4
 800d406:	f841 c003 	str.w	ip, [r1, r3]
 800d40a:	f1bc 0f00 	cmp.w	ip, #0
 800d40e:	d001      	beq.n	800d414 <__lshift+0xac>
 800d410:	f108 0602 	add.w	r6, r8, #2
 800d414:	3e01      	subs	r6, #1
 800d416:	4638      	mov	r0, r7
 800d418:	612e      	str	r6, [r5, #16]
 800d41a:	4621      	mov	r1, r4
 800d41c:	f7ff fdd2 	bl	800cfc4 <_Bfree>
 800d420:	4628      	mov	r0, r5
 800d422:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d426:	f842 0f04 	str.w	r0, [r2, #4]!
 800d42a:	3301      	adds	r3, #1
 800d42c:	e7c1      	b.n	800d3b2 <__lshift+0x4a>
 800d42e:	3904      	subs	r1, #4
 800d430:	f853 2b04 	ldr.w	r2, [r3], #4
 800d434:	f841 2f04 	str.w	r2, [r1, #4]!
 800d438:	4298      	cmp	r0, r3
 800d43a:	d8f9      	bhi.n	800d430 <__lshift+0xc8>
 800d43c:	e7ea      	b.n	800d414 <__lshift+0xac>
 800d43e:	bf00      	nop
 800d440:	0800e6cf 	.word	0x0800e6cf
 800d444:	0800e6ea 	.word	0x0800e6ea

0800d448 <__mcmp>:
 800d448:	b530      	push	{r4, r5, lr}
 800d44a:	6902      	ldr	r2, [r0, #16]
 800d44c:	690c      	ldr	r4, [r1, #16]
 800d44e:	1b12      	subs	r2, r2, r4
 800d450:	d10e      	bne.n	800d470 <__mcmp+0x28>
 800d452:	f100 0314 	add.w	r3, r0, #20
 800d456:	3114      	adds	r1, #20
 800d458:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800d45c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800d460:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800d464:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800d468:	42a5      	cmp	r5, r4
 800d46a:	d003      	beq.n	800d474 <__mcmp+0x2c>
 800d46c:	d305      	bcc.n	800d47a <__mcmp+0x32>
 800d46e:	2201      	movs	r2, #1
 800d470:	4610      	mov	r0, r2
 800d472:	bd30      	pop	{r4, r5, pc}
 800d474:	4283      	cmp	r3, r0
 800d476:	d3f3      	bcc.n	800d460 <__mcmp+0x18>
 800d478:	e7fa      	b.n	800d470 <__mcmp+0x28>
 800d47a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800d47e:	e7f7      	b.n	800d470 <__mcmp+0x28>

0800d480 <__mdiff>:
 800d480:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d484:	460c      	mov	r4, r1
 800d486:	4606      	mov	r6, r0
 800d488:	4611      	mov	r1, r2
 800d48a:	4620      	mov	r0, r4
 800d48c:	4690      	mov	r8, r2
 800d48e:	f7ff ffdb 	bl	800d448 <__mcmp>
 800d492:	1e05      	subs	r5, r0, #0
 800d494:	d110      	bne.n	800d4b8 <__mdiff+0x38>
 800d496:	4629      	mov	r1, r5
 800d498:	4630      	mov	r0, r6
 800d49a:	f7ff fd53 	bl	800cf44 <_Balloc>
 800d49e:	b930      	cbnz	r0, 800d4ae <__mdiff+0x2e>
 800d4a0:	4b3a      	ldr	r3, [pc, #232]	; (800d58c <__mdiff+0x10c>)
 800d4a2:	4602      	mov	r2, r0
 800d4a4:	f240 2132 	movw	r1, #562	; 0x232
 800d4a8:	4839      	ldr	r0, [pc, #228]	; (800d590 <__mdiff+0x110>)
 800d4aa:	f000 faab 	bl	800da04 <__assert_func>
 800d4ae:	2301      	movs	r3, #1
 800d4b0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800d4b4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d4b8:	bfa4      	itt	ge
 800d4ba:	4643      	movge	r3, r8
 800d4bc:	46a0      	movge	r8, r4
 800d4be:	4630      	mov	r0, r6
 800d4c0:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800d4c4:	bfa6      	itte	ge
 800d4c6:	461c      	movge	r4, r3
 800d4c8:	2500      	movge	r5, #0
 800d4ca:	2501      	movlt	r5, #1
 800d4cc:	f7ff fd3a 	bl	800cf44 <_Balloc>
 800d4d0:	b920      	cbnz	r0, 800d4dc <__mdiff+0x5c>
 800d4d2:	4b2e      	ldr	r3, [pc, #184]	; (800d58c <__mdiff+0x10c>)
 800d4d4:	4602      	mov	r2, r0
 800d4d6:	f44f 7110 	mov.w	r1, #576	; 0x240
 800d4da:	e7e5      	b.n	800d4a8 <__mdiff+0x28>
 800d4dc:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800d4e0:	6926      	ldr	r6, [r4, #16]
 800d4e2:	60c5      	str	r5, [r0, #12]
 800d4e4:	f104 0914 	add.w	r9, r4, #20
 800d4e8:	f108 0514 	add.w	r5, r8, #20
 800d4ec:	f100 0e14 	add.w	lr, r0, #20
 800d4f0:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800d4f4:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800d4f8:	f108 0210 	add.w	r2, r8, #16
 800d4fc:	46f2      	mov	sl, lr
 800d4fe:	2100      	movs	r1, #0
 800d500:	f859 3b04 	ldr.w	r3, [r9], #4
 800d504:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800d508:	fa1f f883 	uxth.w	r8, r3
 800d50c:	fa11 f18b 	uxtah	r1, r1, fp
 800d510:	0c1b      	lsrs	r3, r3, #16
 800d512:	eba1 0808 	sub.w	r8, r1, r8
 800d516:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800d51a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800d51e:	fa1f f888 	uxth.w	r8, r8
 800d522:	1419      	asrs	r1, r3, #16
 800d524:	454e      	cmp	r6, r9
 800d526:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800d52a:	f84a 3b04 	str.w	r3, [sl], #4
 800d52e:	d8e7      	bhi.n	800d500 <__mdiff+0x80>
 800d530:	1b33      	subs	r3, r6, r4
 800d532:	3b15      	subs	r3, #21
 800d534:	f023 0303 	bic.w	r3, r3, #3
 800d538:	3304      	adds	r3, #4
 800d53a:	3415      	adds	r4, #21
 800d53c:	42a6      	cmp	r6, r4
 800d53e:	bf38      	it	cc
 800d540:	2304      	movcc	r3, #4
 800d542:	441d      	add	r5, r3
 800d544:	4473      	add	r3, lr
 800d546:	469e      	mov	lr, r3
 800d548:	462e      	mov	r6, r5
 800d54a:	4566      	cmp	r6, ip
 800d54c:	d30e      	bcc.n	800d56c <__mdiff+0xec>
 800d54e:	f10c 0203 	add.w	r2, ip, #3
 800d552:	1b52      	subs	r2, r2, r5
 800d554:	f022 0203 	bic.w	r2, r2, #3
 800d558:	3d03      	subs	r5, #3
 800d55a:	45ac      	cmp	ip, r5
 800d55c:	bf38      	it	cc
 800d55e:	2200      	movcc	r2, #0
 800d560:	441a      	add	r2, r3
 800d562:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800d566:	b17b      	cbz	r3, 800d588 <__mdiff+0x108>
 800d568:	6107      	str	r7, [r0, #16]
 800d56a:	e7a3      	b.n	800d4b4 <__mdiff+0x34>
 800d56c:	f856 8b04 	ldr.w	r8, [r6], #4
 800d570:	fa11 f288 	uxtah	r2, r1, r8
 800d574:	1414      	asrs	r4, r2, #16
 800d576:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800d57a:	b292      	uxth	r2, r2
 800d57c:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800d580:	f84e 2b04 	str.w	r2, [lr], #4
 800d584:	1421      	asrs	r1, r4, #16
 800d586:	e7e0      	b.n	800d54a <__mdiff+0xca>
 800d588:	3f01      	subs	r7, #1
 800d58a:	e7ea      	b.n	800d562 <__mdiff+0xe2>
 800d58c:	0800e6cf 	.word	0x0800e6cf
 800d590:	0800e6ea 	.word	0x0800e6ea

0800d594 <__d2b>:
 800d594:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800d598:	4689      	mov	r9, r1
 800d59a:	2101      	movs	r1, #1
 800d59c:	ec57 6b10 	vmov	r6, r7, d0
 800d5a0:	4690      	mov	r8, r2
 800d5a2:	f7ff fccf 	bl	800cf44 <_Balloc>
 800d5a6:	4604      	mov	r4, r0
 800d5a8:	b930      	cbnz	r0, 800d5b8 <__d2b+0x24>
 800d5aa:	4602      	mov	r2, r0
 800d5ac:	4b25      	ldr	r3, [pc, #148]	; (800d644 <__d2b+0xb0>)
 800d5ae:	4826      	ldr	r0, [pc, #152]	; (800d648 <__d2b+0xb4>)
 800d5b0:	f240 310a 	movw	r1, #778	; 0x30a
 800d5b4:	f000 fa26 	bl	800da04 <__assert_func>
 800d5b8:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800d5bc:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800d5c0:	bb35      	cbnz	r5, 800d610 <__d2b+0x7c>
 800d5c2:	2e00      	cmp	r6, #0
 800d5c4:	9301      	str	r3, [sp, #4]
 800d5c6:	d028      	beq.n	800d61a <__d2b+0x86>
 800d5c8:	4668      	mov	r0, sp
 800d5ca:	9600      	str	r6, [sp, #0]
 800d5cc:	f7ff fd82 	bl	800d0d4 <__lo0bits>
 800d5d0:	9900      	ldr	r1, [sp, #0]
 800d5d2:	b300      	cbz	r0, 800d616 <__d2b+0x82>
 800d5d4:	9a01      	ldr	r2, [sp, #4]
 800d5d6:	f1c0 0320 	rsb	r3, r0, #32
 800d5da:	fa02 f303 	lsl.w	r3, r2, r3
 800d5de:	430b      	orrs	r3, r1
 800d5e0:	40c2      	lsrs	r2, r0
 800d5e2:	6163      	str	r3, [r4, #20]
 800d5e4:	9201      	str	r2, [sp, #4]
 800d5e6:	9b01      	ldr	r3, [sp, #4]
 800d5e8:	61a3      	str	r3, [r4, #24]
 800d5ea:	2b00      	cmp	r3, #0
 800d5ec:	bf14      	ite	ne
 800d5ee:	2202      	movne	r2, #2
 800d5f0:	2201      	moveq	r2, #1
 800d5f2:	6122      	str	r2, [r4, #16]
 800d5f4:	b1d5      	cbz	r5, 800d62c <__d2b+0x98>
 800d5f6:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800d5fa:	4405      	add	r5, r0
 800d5fc:	f8c9 5000 	str.w	r5, [r9]
 800d600:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800d604:	f8c8 0000 	str.w	r0, [r8]
 800d608:	4620      	mov	r0, r4
 800d60a:	b003      	add	sp, #12
 800d60c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d610:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800d614:	e7d5      	b.n	800d5c2 <__d2b+0x2e>
 800d616:	6161      	str	r1, [r4, #20]
 800d618:	e7e5      	b.n	800d5e6 <__d2b+0x52>
 800d61a:	a801      	add	r0, sp, #4
 800d61c:	f7ff fd5a 	bl	800d0d4 <__lo0bits>
 800d620:	9b01      	ldr	r3, [sp, #4]
 800d622:	6163      	str	r3, [r4, #20]
 800d624:	2201      	movs	r2, #1
 800d626:	6122      	str	r2, [r4, #16]
 800d628:	3020      	adds	r0, #32
 800d62a:	e7e3      	b.n	800d5f4 <__d2b+0x60>
 800d62c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800d630:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800d634:	f8c9 0000 	str.w	r0, [r9]
 800d638:	6918      	ldr	r0, [r3, #16]
 800d63a:	f7ff fd2b 	bl	800d094 <__hi0bits>
 800d63e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800d642:	e7df      	b.n	800d604 <__d2b+0x70>
 800d644:	0800e6cf 	.word	0x0800e6cf
 800d648:	0800e6ea 	.word	0x0800e6ea

0800d64c <_calloc_r>:
 800d64c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800d64e:	fba1 2402 	umull	r2, r4, r1, r2
 800d652:	b94c      	cbnz	r4, 800d668 <_calloc_r+0x1c>
 800d654:	4611      	mov	r1, r2
 800d656:	9201      	str	r2, [sp, #4]
 800d658:	f7fd fd8a 	bl	800b170 <_malloc_r>
 800d65c:	9a01      	ldr	r2, [sp, #4]
 800d65e:	4605      	mov	r5, r0
 800d660:	b930      	cbnz	r0, 800d670 <_calloc_r+0x24>
 800d662:	4628      	mov	r0, r5
 800d664:	b003      	add	sp, #12
 800d666:	bd30      	pop	{r4, r5, pc}
 800d668:	220c      	movs	r2, #12
 800d66a:	6002      	str	r2, [r0, #0]
 800d66c:	2500      	movs	r5, #0
 800d66e:	e7f8      	b.n	800d662 <_calloc_r+0x16>
 800d670:	4621      	mov	r1, r4
 800d672:	f7fd fd54 	bl	800b11e <memset>
 800d676:	e7f4      	b.n	800d662 <_calloc_r+0x16>

0800d678 <_free_r>:
 800d678:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800d67a:	2900      	cmp	r1, #0
 800d67c:	d044      	beq.n	800d708 <_free_r+0x90>
 800d67e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d682:	9001      	str	r0, [sp, #4]
 800d684:	2b00      	cmp	r3, #0
 800d686:	f1a1 0404 	sub.w	r4, r1, #4
 800d68a:	bfb8      	it	lt
 800d68c:	18e4      	addlt	r4, r4, r3
 800d68e:	f7ff fc4d 	bl	800cf2c <__malloc_lock>
 800d692:	4a1e      	ldr	r2, [pc, #120]	; (800d70c <_free_r+0x94>)
 800d694:	9801      	ldr	r0, [sp, #4]
 800d696:	6813      	ldr	r3, [r2, #0]
 800d698:	b933      	cbnz	r3, 800d6a8 <_free_r+0x30>
 800d69a:	6063      	str	r3, [r4, #4]
 800d69c:	6014      	str	r4, [r2, #0]
 800d69e:	b003      	add	sp, #12
 800d6a0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800d6a4:	f7ff bc48 	b.w	800cf38 <__malloc_unlock>
 800d6a8:	42a3      	cmp	r3, r4
 800d6aa:	d908      	bls.n	800d6be <_free_r+0x46>
 800d6ac:	6825      	ldr	r5, [r4, #0]
 800d6ae:	1961      	adds	r1, r4, r5
 800d6b0:	428b      	cmp	r3, r1
 800d6b2:	bf01      	itttt	eq
 800d6b4:	6819      	ldreq	r1, [r3, #0]
 800d6b6:	685b      	ldreq	r3, [r3, #4]
 800d6b8:	1949      	addeq	r1, r1, r5
 800d6ba:	6021      	streq	r1, [r4, #0]
 800d6bc:	e7ed      	b.n	800d69a <_free_r+0x22>
 800d6be:	461a      	mov	r2, r3
 800d6c0:	685b      	ldr	r3, [r3, #4]
 800d6c2:	b10b      	cbz	r3, 800d6c8 <_free_r+0x50>
 800d6c4:	42a3      	cmp	r3, r4
 800d6c6:	d9fa      	bls.n	800d6be <_free_r+0x46>
 800d6c8:	6811      	ldr	r1, [r2, #0]
 800d6ca:	1855      	adds	r5, r2, r1
 800d6cc:	42a5      	cmp	r5, r4
 800d6ce:	d10b      	bne.n	800d6e8 <_free_r+0x70>
 800d6d0:	6824      	ldr	r4, [r4, #0]
 800d6d2:	4421      	add	r1, r4
 800d6d4:	1854      	adds	r4, r2, r1
 800d6d6:	42a3      	cmp	r3, r4
 800d6d8:	6011      	str	r1, [r2, #0]
 800d6da:	d1e0      	bne.n	800d69e <_free_r+0x26>
 800d6dc:	681c      	ldr	r4, [r3, #0]
 800d6de:	685b      	ldr	r3, [r3, #4]
 800d6e0:	6053      	str	r3, [r2, #4]
 800d6e2:	4421      	add	r1, r4
 800d6e4:	6011      	str	r1, [r2, #0]
 800d6e6:	e7da      	b.n	800d69e <_free_r+0x26>
 800d6e8:	d902      	bls.n	800d6f0 <_free_r+0x78>
 800d6ea:	230c      	movs	r3, #12
 800d6ec:	6003      	str	r3, [r0, #0]
 800d6ee:	e7d6      	b.n	800d69e <_free_r+0x26>
 800d6f0:	6825      	ldr	r5, [r4, #0]
 800d6f2:	1961      	adds	r1, r4, r5
 800d6f4:	428b      	cmp	r3, r1
 800d6f6:	bf04      	itt	eq
 800d6f8:	6819      	ldreq	r1, [r3, #0]
 800d6fa:	685b      	ldreq	r3, [r3, #4]
 800d6fc:	6063      	str	r3, [r4, #4]
 800d6fe:	bf04      	itt	eq
 800d700:	1949      	addeq	r1, r1, r5
 800d702:	6021      	streq	r1, [r4, #0]
 800d704:	6054      	str	r4, [r2, #4]
 800d706:	e7ca      	b.n	800d69e <_free_r+0x26>
 800d708:	b003      	add	sp, #12
 800d70a:	bd30      	pop	{r4, r5, pc}
 800d70c:	2000451c 	.word	0x2000451c

0800d710 <__sfputc_r>:
 800d710:	6893      	ldr	r3, [r2, #8]
 800d712:	3b01      	subs	r3, #1
 800d714:	2b00      	cmp	r3, #0
 800d716:	b410      	push	{r4}
 800d718:	6093      	str	r3, [r2, #8]
 800d71a:	da08      	bge.n	800d72e <__sfputc_r+0x1e>
 800d71c:	6994      	ldr	r4, [r2, #24]
 800d71e:	42a3      	cmp	r3, r4
 800d720:	db01      	blt.n	800d726 <__sfputc_r+0x16>
 800d722:	290a      	cmp	r1, #10
 800d724:	d103      	bne.n	800d72e <__sfputc_r+0x1e>
 800d726:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d72a:	f7fe bb4b 	b.w	800bdc4 <__swbuf_r>
 800d72e:	6813      	ldr	r3, [r2, #0]
 800d730:	1c58      	adds	r0, r3, #1
 800d732:	6010      	str	r0, [r2, #0]
 800d734:	7019      	strb	r1, [r3, #0]
 800d736:	4608      	mov	r0, r1
 800d738:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d73c:	4770      	bx	lr

0800d73e <__sfputs_r>:
 800d73e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d740:	4606      	mov	r6, r0
 800d742:	460f      	mov	r7, r1
 800d744:	4614      	mov	r4, r2
 800d746:	18d5      	adds	r5, r2, r3
 800d748:	42ac      	cmp	r4, r5
 800d74a:	d101      	bne.n	800d750 <__sfputs_r+0x12>
 800d74c:	2000      	movs	r0, #0
 800d74e:	e007      	b.n	800d760 <__sfputs_r+0x22>
 800d750:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d754:	463a      	mov	r2, r7
 800d756:	4630      	mov	r0, r6
 800d758:	f7ff ffda 	bl	800d710 <__sfputc_r>
 800d75c:	1c43      	adds	r3, r0, #1
 800d75e:	d1f3      	bne.n	800d748 <__sfputs_r+0xa>
 800d760:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800d764 <_vfiprintf_r>:
 800d764:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d768:	460d      	mov	r5, r1
 800d76a:	b09d      	sub	sp, #116	; 0x74
 800d76c:	4614      	mov	r4, r2
 800d76e:	4698      	mov	r8, r3
 800d770:	4606      	mov	r6, r0
 800d772:	b118      	cbz	r0, 800d77c <_vfiprintf_r+0x18>
 800d774:	6983      	ldr	r3, [r0, #24]
 800d776:	b90b      	cbnz	r3, 800d77c <_vfiprintf_r+0x18>
 800d778:	f7fd fbfe 	bl	800af78 <__sinit>
 800d77c:	4b89      	ldr	r3, [pc, #548]	; (800d9a4 <_vfiprintf_r+0x240>)
 800d77e:	429d      	cmp	r5, r3
 800d780:	d11b      	bne.n	800d7ba <_vfiprintf_r+0x56>
 800d782:	6875      	ldr	r5, [r6, #4]
 800d784:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d786:	07d9      	lsls	r1, r3, #31
 800d788:	d405      	bmi.n	800d796 <_vfiprintf_r+0x32>
 800d78a:	89ab      	ldrh	r3, [r5, #12]
 800d78c:	059a      	lsls	r2, r3, #22
 800d78e:	d402      	bmi.n	800d796 <_vfiprintf_r+0x32>
 800d790:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d792:	f7fd fcb4 	bl	800b0fe <__retarget_lock_acquire_recursive>
 800d796:	89ab      	ldrh	r3, [r5, #12]
 800d798:	071b      	lsls	r3, r3, #28
 800d79a:	d501      	bpl.n	800d7a0 <_vfiprintf_r+0x3c>
 800d79c:	692b      	ldr	r3, [r5, #16]
 800d79e:	b9eb      	cbnz	r3, 800d7dc <_vfiprintf_r+0x78>
 800d7a0:	4629      	mov	r1, r5
 800d7a2:	4630      	mov	r0, r6
 800d7a4:	f7fe fb72 	bl	800be8c <__swsetup_r>
 800d7a8:	b1c0      	cbz	r0, 800d7dc <_vfiprintf_r+0x78>
 800d7aa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d7ac:	07dc      	lsls	r4, r3, #31
 800d7ae:	d50e      	bpl.n	800d7ce <_vfiprintf_r+0x6a>
 800d7b0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800d7b4:	b01d      	add	sp, #116	; 0x74
 800d7b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d7ba:	4b7b      	ldr	r3, [pc, #492]	; (800d9a8 <_vfiprintf_r+0x244>)
 800d7bc:	429d      	cmp	r5, r3
 800d7be:	d101      	bne.n	800d7c4 <_vfiprintf_r+0x60>
 800d7c0:	68b5      	ldr	r5, [r6, #8]
 800d7c2:	e7df      	b.n	800d784 <_vfiprintf_r+0x20>
 800d7c4:	4b79      	ldr	r3, [pc, #484]	; (800d9ac <_vfiprintf_r+0x248>)
 800d7c6:	429d      	cmp	r5, r3
 800d7c8:	bf08      	it	eq
 800d7ca:	68f5      	ldreq	r5, [r6, #12]
 800d7cc:	e7da      	b.n	800d784 <_vfiprintf_r+0x20>
 800d7ce:	89ab      	ldrh	r3, [r5, #12]
 800d7d0:	0598      	lsls	r0, r3, #22
 800d7d2:	d4ed      	bmi.n	800d7b0 <_vfiprintf_r+0x4c>
 800d7d4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d7d6:	f7fd fc93 	bl	800b100 <__retarget_lock_release_recursive>
 800d7da:	e7e9      	b.n	800d7b0 <_vfiprintf_r+0x4c>
 800d7dc:	2300      	movs	r3, #0
 800d7de:	9309      	str	r3, [sp, #36]	; 0x24
 800d7e0:	2320      	movs	r3, #32
 800d7e2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d7e6:	f8cd 800c 	str.w	r8, [sp, #12]
 800d7ea:	2330      	movs	r3, #48	; 0x30
 800d7ec:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800d9b0 <_vfiprintf_r+0x24c>
 800d7f0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d7f4:	f04f 0901 	mov.w	r9, #1
 800d7f8:	4623      	mov	r3, r4
 800d7fa:	469a      	mov	sl, r3
 800d7fc:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d800:	b10a      	cbz	r2, 800d806 <_vfiprintf_r+0xa2>
 800d802:	2a25      	cmp	r2, #37	; 0x25
 800d804:	d1f9      	bne.n	800d7fa <_vfiprintf_r+0x96>
 800d806:	ebba 0b04 	subs.w	fp, sl, r4
 800d80a:	d00b      	beq.n	800d824 <_vfiprintf_r+0xc0>
 800d80c:	465b      	mov	r3, fp
 800d80e:	4622      	mov	r2, r4
 800d810:	4629      	mov	r1, r5
 800d812:	4630      	mov	r0, r6
 800d814:	f7ff ff93 	bl	800d73e <__sfputs_r>
 800d818:	3001      	adds	r0, #1
 800d81a:	f000 80aa 	beq.w	800d972 <_vfiprintf_r+0x20e>
 800d81e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d820:	445a      	add	r2, fp
 800d822:	9209      	str	r2, [sp, #36]	; 0x24
 800d824:	f89a 3000 	ldrb.w	r3, [sl]
 800d828:	2b00      	cmp	r3, #0
 800d82a:	f000 80a2 	beq.w	800d972 <_vfiprintf_r+0x20e>
 800d82e:	2300      	movs	r3, #0
 800d830:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800d834:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d838:	f10a 0a01 	add.w	sl, sl, #1
 800d83c:	9304      	str	r3, [sp, #16]
 800d83e:	9307      	str	r3, [sp, #28]
 800d840:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d844:	931a      	str	r3, [sp, #104]	; 0x68
 800d846:	4654      	mov	r4, sl
 800d848:	2205      	movs	r2, #5
 800d84a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d84e:	4858      	ldr	r0, [pc, #352]	; (800d9b0 <_vfiprintf_r+0x24c>)
 800d850:	f7f2 fcde 	bl	8000210 <memchr>
 800d854:	9a04      	ldr	r2, [sp, #16]
 800d856:	b9d8      	cbnz	r0, 800d890 <_vfiprintf_r+0x12c>
 800d858:	06d1      	lsls	r1, r2, #27
 800d85a:	bf44      	itt	mi
 800d85c:	2320      	movmi	r3, #32
 800d85e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d862:	0713      	lsls	r3, r2, #28
 800d864:	bf44      	itt	mi
 800d866:	232b      	movmi	r3, #43	; 0x2b
 800d868:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d86c:	f89a 3000 	ldrb.w	r3, [sl]
 800d870:	2b2a      	cmp	r3, #42	; 0x2a
 800d872:	d015      	beq.n	800d8a0 <_vfiprintf_r+0x13c>
 800d874:	9a07      	ldr	r2, [sp, #28]
 800d876:	4654      	mov	r4, sl
 800d878:	2000      	movs	r0, #0
 800d87a:	f04f 0c0a 	mov.w	ip, #10
 800d87e:	4621      	mov	r1, r4
 800d880:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d884:	3b30      	subs	r3, #48	; 0x30
 800d886:	2b09      	cmp	r3, #9
 800d888:	d94e      	bls.n	800d928 <_vfiprintf_r+0x1c4>
 800d88a:	b1b0      	cbz	r0, 800d8ba <_vfiprintf_r+0x156>
 800d88c:	9207      	str	r2, [sp, #28]
 800d88e:	e014      	b.n	800d8ba <_vfiprintf_r+0x156>
 800d890:	eba0 0308 	sub.w	r3, r0, r8
 800d894:	fa09 f303 	lsl.w	r3, r9, r3
 800d898:	4313      	orrs	r3, r2
 800d89a:	9304      	str	r3, [sp, #16]
 800d89c:	46a2      	mov	sl, r4
 800d89e:	e7d2      	b.n	800d846 <_vfiprintf_r+0xe2>
 800d8a0:	9b03      	ldr	r3, [sp, #12]
 800d8a2:	1d19      	adds	r1, r3, #4
 800d8a4:	681b      	ldr	r3, [r3, #0]
 800d8a6:	9103      	str	r1, [sp, #12]
 800d8a8:	2b00      	cmp	r3, #0
 800d8aa:	bfbb      	ittet	lt
 800d8ac:	425b      	neglt	r3, r3
 800d8ae:	f042 0202 	orrlt.w	r2, r2, #2
 800d8b2:	9307      	strge	r3, [sp, #28]
 800d8b4:	9307      	strlt	r3, [sp, #28]
 800d8b6:	bfb8      	it	lt
 800d8b8:	9204      	strlt	r2, [sp, #16]
 800d8ba:	7823      	ldrb	r3, [r4, #0]
 800d8bc:	2b2e      	cmp	r3, #46	; 0x2e
 800d8be:	d10c      	bne.n	800d8da <_vfiprintf_r+0x176>
 800d8c0:	7863      	ldrb	r3, [r4, #1]
 800d8c2:	2b2a      	cmp	r3, #42	; 0x2a
 800d8c4:	d135      	bne.n	800d932 <_vfiprintf_r+0x1ce>
 800d8c6:	9b03      	ldr	r3, [sp, #12]
 800d8c8:	1d1a      	adds	r2, r3, #4
 800d8ca:	681b      	ldr	r3, [r3, #0]
 800d8cc:	9203      	str	r2, [sp, #12]
 800d8ce:	2b00      	cmp	r3, #0
 800d8d0:	bfb8      	it	lt
 800d8d2:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800d8d6:	3402      	adds	r4, #2
 800d8d8:	9305      	str	r3, [sp, #20]
 800d8da:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800d9c0 <_vfiprintf_r+0x25c>
 800d8de:	7821      	ldrb	r1, [r4, #0]
 800d8e0:	2203      	movs	r2, #3
 800d8e2:	4650      	mov	r0, sl
 800d8e4:	f7f2 fc94 	bl	8000210 <memchr>
 800d8e8:	b140      	cbz	r0, 800d8fc <_vfiprintf_r+0x198>
 800d8ea:	2340      	movs	r3, #64	; 0x40
 800d8ec:	eba0 000a 	sub.w	r0, r0, sl
 800d8f0:	fa03 f000 	lsl.w	r0, r3, r0
 800d8f4:	9b04      	ldr	r3, [sp, #16]
 800d8f6:	4303      	orrs	r3, r0
 800d8f8:	3401      	adds	r4, #1
 800d8fa:	9304      	str	r3, [sp, #16]
 800d8fc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d900:	482c      	ldr	r0, [pc, #176]	; (800d9b4 <_vfiprintf_r+0x250>)
 800d902:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d906:	2206      	movs	r2, #6
 800d908:	f7f2 fc82 	bl	8000210 <memchr>
 800d90c:	2800      	cmp	r0, #0
 800d90e:	d03f      	beq.n	800d990 <_vfiprintf_r+0x22c>
 800d910:	4b29      	ldr	r3, [pc, #164]	; (800d9b8 <_vfiprintf_r+0x254>)
 800d912:	bb1b      	cbnz	r3, 800d95c <_vfiprintf_r+0x1f8>
 800d914:	9b03      	ldr	r3, [sp, #12]
 800d916:	3307      	adds	r3, #7
 800d918:	f023 0307 	bic.w	r3, r3, #7
 800d91c:	3308      	adds	r3, #8
 800d91e:	9303      	str	r3, [sp, #12]
 800d920:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d922:	443b      	add	r3, r7
 800d924:	9309      	str	r3, [sp, #36]	; 0x24
 800d926:	e767      	b.n	800d7f8 <_vfiprintf_r+0x94>
 800d928:	fb0c 3202 	mla	r2, ip, r2, r3
 800d92c:	460c      	mov	r4, r1
 800d92e:	2001      	movs	r0, #1
 800d930:	e7a5      	b.n	800d87e <_vfiprintf_r+0x11a>
 800d932:	2300      	movs	r3, #0
 800d934:	3401      	adds	r4, #1
 800d936:	9305      	str	r3, [sp, #20]
 800d938:	4619      	mov	r1, r3
 800d93a:	f04f 0c0a 	mov.w	ip, #10
 800d93e:	4620      	mov	r0, r4
 800d940:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d944:	3a30      	subs	r2, #48	; 0x30
 800d946:	2a09      	cmp	r2, #9
 800d948:	d903      	bls.n	800d952 <_vfiprintf_r+0x1ee>
 800d94a:	2b00      	cmp	r3, #0
 800d94c:	d0c5      	beq.n	800d8da <_vfiprintf_r+0x176>
 800d94e:	9105      	str	r1, [sp, #20]
 800d950:	e7c3      	b.n	800d8da <_vfiprintf_r+0x176>
 800d952:	fb0c 2101 	mla	r1, ip, r1, r2
 800d956:	4604      	mov	r4, r0
 800d958:	2301      	movs	r3, #1
 800d95a:	e7f0      	b.n	800d93e <_vfiprintf_r+0x1da>
 800d95c:	ab03      	add	r3, sp, #12
 800d95e:	9300      	str	r3, [sp, #0]
 800d960:	462a      	mov	r2, r5
 800d962:	4b16      	ldr	r3, [pc, #88]	; (800d9bc <_vfiprintf_r+0x258>)
 800d964:	a904      	add	r1, sp, #16
 800d966:	4630      	mov	r0, r6
 800d968:	f7fd fd16 	bl	800b398 <_printf_float>
 800d96c:	4607      	mov	r7, r0
 800d96e:	1c78      	adds	r0, r7, #1
 800d970:	d1d6      	bne.n	800d920 <_vfiprintf_r+0x1bc>
 800d972:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d974:	07d9      	lsls	r1, r3, #31
 800d976:	d405      	bmi.n	800d984 <_vfiprintf_r+0x220>
 800d978:	89ab      	ldrh	r3, [r5, #12]
 800d97a:	059a      	lsls	r2, r3, #22
 800d97c:	d402      	bmi.n	800d984 <_vfiprintf_r+0x220>
 800d97e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d980:	f7fd fbbe 	bl	800b100 <__retarget_lock_release_recursive>
 800d984:	89ab      	ldrh	r3, [r5, #12]
 800d986:	065b      	lsls	r3, r3, #25
 800d988:	f53f af12 	bmi.w	800d7b0 <_vfiprintf_r+0x4c>
 800d98c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d98e:	e711      	b.n	800d7b4 <_vfiprintf_r+0x50>
 800d990:	ab03      	add	r3, sp, #12
 800d992:	9300      	str	r3, [sp, #0]
 800d994:	462a      	mov	r2, r5
 800d996:	4b09      	ldr	r3, [pc, #36]	; (800d9bc <_vfiprintf_r+0x258>)
 800d998:	a904      	add	r1, sp, #16
 800d99a:	4630      	mov	r0, r6
 800d99c:	f7fd ffa0 	bl	800b8e0 <_printf_i>
 800d9a0:	e7e4      	b.n	800d96c <_vfiprintf_r+0x208>
 800d9a2:	bf00      	nop
 800d9a4:	0800e5d8 	.word	0x0800e5d8
 800d9a8:	0800e5f8 	.word	0x0800e5f8
 800d9ac:	0800e5b8 	.word	0x0800e5b8
 800d9b0:	0800e844 	.word	0x0800e844
 800d9b4:	0800e84e 	.word	0x0800e84e
 800d9b8:	0800b399 	.word	0x0800b399
 800d9bc:	0800d73f 	.word	0x0800d73f
 800d9c0:	0800e84a 	.word	0x0800e84a

0800d9c4 <_read_r>:
 800d9c4:	b538      	push	{r3, r4, r5, lr}
 800d9c6:	4d07      	ldr	r5, [pc, #28]	; (800d9e4 <_read_r+0x20>)
 800d9c8:	4604      	mov	r4, r0
 800d9ca:	4608      	mov	r0, r1
 800d9cc:	4611      	mov	r1, r2
 800d9ce:	2200      	movs	r2, #0
 800d9d0:	602a      	str	r2, [r5, #0]
 800d9d2:	461a      	mov	r2, r3
 800d9d4:	f7f4 fc56 	bl	8002284 <_read>
 800d9d8:	1c43      	adds	r3, r0, #1
 800d9da:	d102      	bne.n	800d9e2 <_read_r+0x1e>
 800d9dc:	682b      	ldr	r3, [r5, #0]
 800d9de:	b103      	cbz	r3, 800d9e2 <_read_r+0x1e>
 800d9e0:	6023      	str	r3, [r4, #0]
 800d9e2:	bd38      	pop	{r3, r4, r5, pc}
 800d9e4:	20004524 	.word	0x20004524

0800d9e8 <__ascii_wctomb>:
 800d9e8:	b149      	cbz	r1, 800d9fe <__ascii_wctomb+0x16>
 800d9ea:	2aff      	cmp	r2, #255	; 0xff
 800d9ec:	bf85      	ittet	hi
 800d9ee:	238a      	movhi	r3, #138	; 0x8a
 800d9f0:	6003      	strhi	r3, [r0, #0]
 800d9f2:	700a      	strbls	r2, [r1, #0]
 800d9f4:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800d9f8:	bf98      	it	ls
 800d9fa:	2001      	movls	r0, #1
 800d9fc:	4770      	bx	lr
 800d9fe:	4608      	mov	r0, r1
 800da00:	4770      	bx	lr
	...

0800da04 <__assert_func>:
 800da04:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800da06:	4614      	mov	r4, r2
 800da08:	461a      	mov	r2, r3
 800da0a:	4b09      	ldr	r3, [pc, #36]	; (800da30 <__assert_func+0x2c>)
 800da0c:	681b      	ldr	r3, [r3, #0]
 800da0e:	4605      	mov	r5, r0
 800da10:	68d8      	ldr	r0, [r3, #12]
 800da12:	b14c      	cbz	r4, 800da28 <__assert_func+0x24>
 800da14:	4b07      	ldr	r3, [pc, #28]	; (800da34 <__assert_func+0x30>)
 800da16:	9100      	str	r1, [sp, #0]
 800da18:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800da1c:	4906      	ldr	r1, [pc, #24]	; (800da38 <__assert_func+0x34>)
 800da1e:	462b      	mov	r3, r5
 800da20:	f000 f80e 	bl	800da40 <fiprintf>
 800da24:	f000 f840 	bl	800daa8 <abort>
 800da28:	4b04      	ldr	r3, [pc, #16]	; (800da3c <__assert_func+0x38>)
 800da2a:	461c      	mov	r4, r3
 800da2c:	e7f3      	b.n	800da16 <__assert_func+0x12>
 800da2e:	bf00      	nop
 800da30:	20000014 	.word	0x20000014
 800da34:	0800e855 	.word	0x0800e855
 800da38:	0800e862 	.word	0x0800e862
 800da3c:	0800e890 	.word	0x0800e890

0800da40 <fiprintf>:
 800da40:	b40e      	push	{r1, r2, r3}
 800da42:	b503      	push	{r0, r1, lr}
 800da44:	4601      	mov	r1, r0
 800da46:	ab03      	add	r3, sp, #12
 800da48:	4805      	ldr	r0, [pc, #20]	; (800da60 <fiprintf+0x20>)
 800da4a:	f853 2b04 	ldr.w	r2, [r3], #4
 800da4e:	6800      	ldr	r0, [r0, #0]
 800da50:	9301      	str	r3, [sp, #4]
 800da52:	f7ff fe87 	bl	800d764 <_vfiprintf_r>
 800da56:	b002      	add	sp, #8
 800da58:	f85d eb04 	ldr.w	lr, [sp], #4
 800da5c:	b003      	add	sp, #12
 800da5e:	4770      	bx	lr
 800da60:	20000014 	.word	0x20000014

0800da64 <_fstat_r>:
 800da64:	b538      	push	{r3, r4, r5, lr}
 800da66:	4d07      	ldr	r5, [pc, #28]	; (800da84 <_fstat_r+0x20>)
 800da68:	2300      	movs	r3, #0
 800da6a:	4604      	mov	r4, r0
 800da6c:	4608      	mov	r0, r1
 800da6e:	4611      	mov	r1, r2
 800da70:	602b      	str	r3, [r5, #0]
 800da72:	f7f4 fc4c 	bl	800230e <_fstat>
 800da76:	1c43      	adds	r3, r0, #1
 800da78:	d102      	bne.n	800da80 <_fstat_r+0x1c>
 800da7a:	682b      	ldr	r3, [r5, #0]
 800da7c:	b103      	cbz	r3, 800da80 <_fstat_r+0x1c>
 800da7e:	6023      	str	r3, [r4, #0]
 800da80:	bd38      	pop	{r3, r4, r5, pc}
 800da82:	bf00      	nop
 800da84:	20004524 	.word	0x20004524

0800da88 <_isatty_r>:
 800da88:	b538      	push	{r3, r4, r5, lr}
 800da8a:	4d06      	ldr	r5, [pc, #24]	; (800daa4 <_isatty_r+0x1c>)
 800da8c:	2300      	movs	r3, #0
 800da8e:	4604      	mov	r4, r0
 800da90:	4608      	mov	r0, r1
 800da92:	602b      	str	r3, [r5, #0]
 800da94:	f7f4 fc4b 	bl	800232e <_isatty>
 800da98:	1c43      	adds	r3, r0, #1
 800da9a:	d102      	bne.n	800daa2 <_isatty_r+0x1a>
 800da9c:	682b      	ldr	r3, [r5, #0]
 800da9e:	b103      	cbz	r3, 800daa2 <_isatty_r+0x1a>
 800daa0:	6023      	str	r3, [r4, #0]
 800daa2:	bd38      	pop	{r3, r4, r5, pc}
 800daa4:	20004524 	.word	0x20004524

0800daa8 <abort>:
 800daa8:	b508      	push	{r3, lr}
 800daaa:	2006      	movs	r0, #6
 800daac:	f000 f82c 	bl	800db08 <raise>
 800dab0:	2001      	movs	r0, #1
 800dab2:	f7f4 fbdd 	bl	8002270 <_exit>

0800dab6 <_raise_r>:
 800dab6:	291f      	cmp	r1, #31
 800dab8:	b538      	push	{r3, r4, r5, lr}
 800daba:	4604      	mov	r4, r0
 800dabc:	460d      	mov	r5, r1
 800dabe:	d904      	bls.n	800daca <_raise_r+0x14>
 800dac0:	2316      	movs	r3, #22
 800dac2:	6003      	str	r3, [r0, #0]
 800dac4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800dac8:	bd38      	pop	{r3, r4, r5, pc}
 800daca:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800dacc:	b112      	cbz	r2, 800dad4 <_raise_r+0x1e>
 800dace:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800dad2:	b94b      	cbnz	r3, 800dae8 <_raise_r+0x32>
 800dad4:	4620      	mov	r0, r4
 800dad6:	f000 f831 	bl	800db3c <_getpid_r>
 800dada:	462a      	mov	r2, r5
 800dadc:	4601      	mov	r1, r0
 800dade:	4620      	mov	r0, r4
 800dae0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800dae4:	f000 b818 	b.w	800db18 <_kill_r>
 800dae8:	2b01      	cmp	r3, #1
 800daea:	d00a      	beq.n	800db02 <_raise_r+0x4c>
 800daec:	1c59      	adds	r1, r3, #1
 800daee:	d103      	bne.n	800daf8 <_raise_r+0x42>
 800daf0:	2316      	movs	r3, #22
 800daf2:	6003      	str	r3, [r0, #0]
 800daf4:	2001      	movs	r0, #1
 800daf6:	e7e7      	b.n	800dac8 <_raise_r+0x12>
 800daf8:	2400      	movs	r4, #0
 800dafa:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800dafe:	4628      	mov	r0, r5
 800db00:	4798      	blx	r3
 800db02:	2000      	movs	r0, #0
 800db04:	e7e0      	b.n	800dac8 <_raise_r+0x12>
	...

0800db08 <raise>:
 800db08:	4b02      	ldr	r3, [pc, #8]	; (800db14 <raise+0xc>)
 800db0a:	4601      	mov	r1, r0
 800db0c:	6818      	ldr	r0, [r3, #0]
 800db0e:	f7ff bfd2 	b.w	800dab6 <_raise_r>
 800db12:	bf00      	nop
 800db14:	20000014 	.word	0x20000014

0800db18 <_kill_r>:
 800db18:	b538      	push	{r3, r4, r5, lr}
 800db1a:	4d07      	ldr	r5, [pc, #28]	; (800db38 <_kill_r+0x20>)
 800db1c:	2300      	movs	r3, #0
 800db1e:	4604      	mov	r4, r0
 800db20:	4608      	mov	r0, r1
 800db22:	4611      	mov	r1, r2
 800db24:	602b      	str	r3, [r5, #0]
 800db26:	f7f4 fb93 	bl	8002250 <_kill>
 800db2a:	1c43      	adds	r3, r0, #1
 800db2c:	d102      	bne.n	800db34 <_kill_r+0x1c>
 800db2e:	682b      	ldr	r3, [r5, #0]
 800db30:	b103      	cbz	r3, 800db34 <_kill_r+0x1c>
 800db32:	6023      	str	r3, [r4, #0]
 800db34:	bd38      	pop	{r3, r4, r5, pc}
 800db36:	bf00      	nop
 800db38:	20004524 	.word	0x20004524

0800db3c <_getpid_r>:
 800db3c:	f7f4 bb80 	b.w	8002240 <_getpid>

0800db40 <atan>:
 800db40:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800db44:	ec55 4b10 	vmov	r4, r5, d0
 800db48:	4bc3      	ldr	r3, [pc, #780]	; (800de58 <atan+0x318>)
 800db4a:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800db4e:	429e      	cmp	r6, r3
 800db50:	46ab      	mov	fp, r5
 800db52:	dd18      	ble.n	800db86 <atan+0x46>
 800db54:	4bc1      	ldr	r3, [pc, #772]	; (800de5c <atan+0x31c>)
 800db56:	429e      	cmp	r6, r3
 800db58:	dc01      	bgt.n	800db5e <atan+0x1e>
 800db5a:	d109      	bne.n	800db70 <atan+0x30>
 800db5c:	b144      	cbz	r4, 800db70 <atan+0x30>
 800db5e:	4622      	mov	r2, r4
 800db60:	462b      	mov	r3, r5
 800db62:	4620      	mov	r0, r4
 800db64:	4629      	mov	r1, r5
 800db66:	f7f2 fba9 	bl	80002bc <__adddf3>
 800db6a:	4604      	mov	r4, r0
 800db6c:	460d      	mov	r5, r1
 800db6e:	e006      	b.n	800db7e <atan+0x3e>
 800db70:	f1bb 0f00 	cmp.w	fp, #0
 800db74:	f300 8131 	bgt.w	800ddda <atan+0x29a>
 800db78:	a59b      	add	r5, pc, #620	; (adr r5, 800dde8 <atan+0x2a8>)
 800db7a:	e9d5 4500 	ldrd	r4, r5, [r5]
 800db7e:	ec45 4b10 	vmov	d0, r4, r5
 800db82:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800db86:	4bb6      	ldr	r3, [pc, #728]	; (800de60 <atan+0x320>)
 800db88:	429e      	cmp	r6, r3
 800db8a:	dc14      	bgt.n	800dbb6 <atan+0x76>
 800db8c:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 800db90:	429e      	cmp	r6, r3
 800db92:	dc0d      	bgt.n	800dbb0 <atan+0x70>
 800db94:	a396      	add	r3, pc, #600	; (adr r3, 800ddf0 <atan+0x2b0>)
 800db96:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db9a:	ee10 0a10 	vmov	r0, s0
 800db9e:	4629      	mov	r1, r5
 800dba0:	f7f2 fb8c 	bl	80002bc <__adddf3>
 800dba4:	4baf      	ldr	r3, [pc, #700]	; (800de64 <atan+0x324>)
 800dba6:	2200      	movs	r2, #0
 800dba8:	f7f2 ffce 	bl	8000b48 <__aeabi_dcmpgt>
 800dbac:	2800      	cmp	r0, #0
 800dbae:	d1e6      	bne.n	800db7e <atan+0x3e>
 800dbb0:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 800dbb4:	e02b      	b.n	800dc0e <atan+0xce>
 800dbb6:	f000 f963 	bl	800de80 <fabs>
 800dbba:	4bab      	ldr	r3, [pc, #684]	; (800de68 <atan+0x328>)
 800dbbc:	429e      	cmp	r6, r3
 800dbbe:	ec55 4b10 	vmov	r4, r5, d0
 800dbc2:	f300 80bf 	bgt.w	800dd44 <atan+0x204>
 800dbc6:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 800dbca:	429e      	cmp	r6, r3
 800dbcc:	f300 80a0 	bgt.w	800dd10 <atan+0x1d0>
 800dbd0:	ee10 2a10 	vmov	r2, s0
 800dbd4:	ee10 0a10 	vmov	r0, s0
 800dbd8:	462b      	mov	r3, r5
 800dbda:	4629      	mov	r1, r5
 800dbdc:	f7f2 fb6e 	bl	80002bc <__adddf3>
 800dbe0:	4ba0      	ldr	r3, [pc, #640]	; (800de64 <atan+0x324>)
 800dbe2:	2200      	movs	r2, #0
 800dbe4:	f7f2 fb68 	bl	80002b8 <__aeabi_dsub>
 800dbe8:	2200      	movs	r2, #0
 800dbea:	4606      	mov	r6, r0
 800dbec:	460f      	mov	r7, r1
 800dbee:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800dbf2:	4620      	mov	r0, r4
 800dbf4:	4629      	mov	r1, r5
 800dbf6:	f7f2 fb61 	bl	80002bc <__adddf3>
 800dbfa:	4602      	mov	r2, r0
 800dbfc:	460b      	mov	r3, r1
 800dbfe:	4630      	mov	r0, r6
 800dc00:	4639      	mov	r1, r7
 800dc02:	f7f2 fe3b 	bl	800087c <__aeabi_ddiv>
 800dc06:	f04f 0a00 	mov.w	sl, #0
 800dc0a:	4604      	mov	r4, r0
 800dc0c:	460d      	mov	r5, r1
 800dc0e:	4622      	mov	r2, r4
 800dc10:	462b      	mov	r3, r5
 800dc12:	4620      	mov	r0, r4
 800dc14:	4629      	mov	r1, r5
 800dc16:	f7f2 fd07 	bl	8000628 <__aeabi_dmul>
 800dc1a:	4602      	mov	r2, r0
 800dc1c:	460b      	mov	r3, r1
 800dc1e:	4680      	mov	r8, r0
 800dc20:	4689      	mov	r9, r1
 800dc22:	f7f2 fd01 	bl	8000628 <__aeabi_dmul>
 800dc26:	a374      	add	r3, pc, #464	; (adr r3, 800ddf8 <atan+0x2b8>)
 800dc28:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc2c:	4606      	mov	r6, r0
 800dc2e:	460f      	mov	r7, r1
 800dc30:	f7f2 fcfa 	bl	8000628 <__aeabi_dmul>
 800dc34:	a372      	add	r3, pc, #456	; (adr r3, 800de00 <atan+0x2c0>)
 800dc36:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc3a:	f7f2 fb3f 	bl	80002bc <__adddf3>
 800dc3e:	4632      	mov	r2, r6
 800dc40:	463b      	mov	r3, r7
 800dc42:	f7f2 fcf1 	bl	8000628 <__aeabi_dmul>
 800dc46:	a370      	add	r3, pc, #448	; (adr r3, 800de08 <atan+0x2c8>)
 800dc48:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc4c:	f7f2 fb36 	bl	80002bc <__adddf3>
 800dc50:	4632      	mov	r2, r6
 800dc52:	463b      	mov	r3, r7
 800dc54:	f7f2 fce8 	bl	8000628 <__aeabi_dmul>
 800dc58:	a36d      	add	r3, pc, #436	; (adr r3, 800de10 <atan+0x2d0>)
 800dc5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc5e:	f7f2 fb2d 	bl	80002bc <__adddf3>
 800dc62:	4632      	mov	r2, r6
 800dc64:	463b      	mov	r3, r7
 800dc66:	f7f2 fcdf 	bl	8000628 <__aeabi_dmul>
 800dc6a:	a36b      	add	r3, pc, #428	; (adr r3, 800de18 <atan+0x2d8>)
 800dc6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc70:	f7f2 fb24 	bl	80002bc <__adddf3>
 800dc74:	4632      	mov	r2, r6
 800dc76:	463b      	mov	r3, r7
 800dc78:	f7f2 fcd6 	bl	8000628 <__aeabi_dmul>
 800dc7c:	a368      	add	r3, pc, #416	; (adr r3, 800de20 <atan+0x2e0>)
 800dc7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc82:	f7f2 fb1b 	bl	80002bc <__adddf3>
 800dc86:	4642      	mov	r2, r8
 800dc88:	464b      	mov	r3, r9
 800dc8a:	f7f2 fccd 	bl	8000628 <__aeabi_dmul>
 800dc8e:	a366      	add	r3, pc, #408	; (adr r3, 800de28 <atan+0x2e8>)
 800dc90:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc94:	4680      	mov	r8, r0
 800dc96:	4689      	mov	r9, r1
 800dc98:	4630      	mov	r0, r6
 800dc9a:	4639      	mov	r1, r7
 800dc9c:	f7f2 fcc4 	bl	8000628 <__aeabi_dmul>
 800dca0:	a363      	add	r3, pc, #396	; (adr r3, 800de30 <atan+0x2f0>)
 800dca2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dca6:	f7f2 fb07 	bl	80002b8 <__aeabi_dsub>
 800dcaa:	4632      	mov	r2, r6
 800dcac:	463b      	mov	r3, r7
 800dcae:	f7f2 fcbb 	bl	8000628 <__aeabi_dmul>
 800dcb2:	a361      	add	r3, pc, #388	; (adr r3, 800de38 <atan+0x2f8>)
 800dcb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dcb8:	f7f2 fafe 	bl	80002b8 <__aeabi_dsub>
 800dcbc:	4632      	mov	r2, r6
 800dcbe:	463b      	mov	r3, r7
 800dcc0:	f7f2 fcb2 	bl	8000628 <__aeabi_dmul>
 800dcc4:	a35e      	add	r3, pc, #376	; (adr r3, 800de40 <atan+0x300>)
 800dcc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dcca:	f7f2 faf5 	bl	80002b8 <__aeabi_dsub>
 800dcce:	4632      	mov	r2, r6
 800dcd0:	463b      	mov	r3, r7
 800dcd2:	f7f2 fca9 	bl	8000628 <__aeabi_dmul>
 800dcd6:	a35c      	add	r3, pc, #368	; (adr r3, 800de48 <atan+0x308>)
 800dcd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dcdc:	f7f2 faec 	bl	80002b8 <__aeabi_dsub>
 800dce0:	4632      	mov	r2, r6
 800dce2:	463b      	mov	r3, r7
 800dce4:	f7f2 fca0 	bl	8000628 <__aeabi_dmul>
 800dce8:	4602      	mov	r2, r0
 800dcea:	460b      	mov	r3, r1
 800dcec:	4640      	mov	r0, r8
 800dcee:	4649      	mov	r1, r9
 800dcf0:	f7f2 fae4 	bl	80002bc <__adddf3>
 800dcf4:	4622      	mov	r2, r4
 800dcf6:	462b      	mov	r3, r5
 800dcf8:	f7f2 fc96 	bl	8000628 <__aeabi_dmul>
 800dcfc:	f1ba 3fff 	cmp.w	sl, #4294967295	; 0xffffffff
 800dd00:	4602      	mov	r2, r0
 800dd02:	460b      	mov	r3, r1
 800dd04:	d14b      	bne.n	800dd9e <atan+0x25e>
 800dd06:	4620      	mov	r0, r4
 800dd08:	4629      	mov	r1, r5
 800dd0a:	f7f2 fad5 	bl	80002b8 <__aeabi_dsub>
 800dd0e:	e72c      	b.n	800db6a <atan+0x2a>
 800dd10:	ee10 0a10 	vmov	r0, s0
 800dd14:	4b53      	ldr	r3, [pc, #332]	; (800de64 <atan+0x324>)
 800dd16:	2200      	movs	r2, #0
 800dd18:	4629      	mov	r1, r5
 800dd1a:	f7f2 facd 	bl	80002b8 <__aeabi_dsub>
 800dd1e:	4b51      	ldr	r3, [pc, #324]	; (800de64 <atan+0x324>)
 800dd20:	4606      	mov	r6, r0
 800dd22:	460f      	mov	r7, r1
 800dd24:	2200      	movs	r2, #0
 800dd26:	4620      	mov	r0, r4
 800dd28:	4629      	mov	r1, r5
 800dd2a:	f7f2 fac7 	bl	80002bc <__adddf3>
 800dd2e:	4602      	mov	r2, r0
 800dd30:	460b      	mov	r3, r1
 800dd32:	4630      	mov	r0, r6
 800dd34:	4639      	mov	r1, r7
 800dd36:	f7f2 fda1 	bl	800087c <__aeabi_ddiv>
 800dd3a:	f04f 0a01 	mov.w	sl, #1
 800dd3e:	4604      	mov	r4, r0
 800dd40:	460d      	mov	r5, r1
 800dd42:	e764      	b.n	800dc0e <atan+0xce>
 800dd44:	4b49      	ldr	r3, [pc, #292]	; (800de6c <atan+0x32c>)
 800dd46:	429e      	cmp	r6, r3
 800dd48:	da1d      	bge.n	800dd86 <atan+0x246>
 800dd4a:	ee10 0a10 	vmov	r0, s0
 800dd4e:	4b48      	ldr	r3, [pc, #288]	; (800de70 <atan+0x330>)
 800dd50:	2200      	movs	r2, #0
 800dd52:	4629      	mov	r1, r5
 800dd54:	f7f2 fab0 	bl	80002b8 <__aeabi_dsub>
 800dd58:	4b45      	ldr	r3, [pc, #276]	; (800de70 <atan+0x330>)
 800dd5a:	4606      	mov	r6, r0
 800dd5c:	460f      	mov	r7, r1
 800dd5e:	2200      	movs	r2, #0
 800dd60:	4620      	mov	r0, r4
 800dd62:	4629      	mov	r1, r5
 800dd64:	f7f2 fc60 	bl	8000628 <__aeabi_dmul>
 800dd68:	4b3e      	ldr	r3, [pc, #248]	; (800de64 <atan+0x324>)
 800dd6a:	2200      	movs	r2, #0
 800dd6c:	f7f2 faa6 	bl	80002bc <__adddf3>
 800dd70:	4602      	mov	r2, r0
 800dd72:	460b      	mov	r3, r1
 800dd74:	4630      	mov	r0, r6
 800dd76:	4639      	mov	r1, r7
 800dd78:	f7f2 fd80 	bl	800087c <__aeabi_ddiv>
 800dd7c:	f04f 0a02 	mov.w	sl, #2
 800dd80:	4604      	mov	r4, r0
 800dd82:	460d      	mov	r5, r1
 800dd84:	e743      	b.n	800dc0e <atan+0xce>
 800dd86:	462b      	mov	r3, r5
 800dd88:	ee10 2a10 	vmov	r2, s0
 800dd8c:	4939      	ldr	r1, [pc, #228]	; (800de74 <atan+0x334>)
 800dd8e:	2000      	movs	r0, #0
 800dd90:	f7f2 fd74 	bl	800087c <__aeabi_ddiv>
 800dd94:	f04f 0a03 	mov.w	sl, #3
 800dd98:	4604      	mov	r4, r0
 800dd9a:	460d      	mov	r5, r1
 800dd9c:	e737      	b.n	800dc0e <atan+0xce>
 800dd9e:	4b36      	ldr	r3, [pc, #216]	; (800de78 <atan+0x338>)
 800dda0:	4e36      	ldr	r6, [pc, #216]	; (800de7c <atan+0x33c>)
 800dda2:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800dda6:	eb03 0aca 	add.w	sl, r3, sl, lsl #3
 800ddaa:	e9da 2300 	ldrd	r2, r3, [sl]
 800ddae:	f7f2 fa83 	bl	80002b8 <__aeabi_dsub>
 800ddb2:	4622      	mov	r2, r4
 800ddb4:	462b      	mov	r3, r5
 800ddb6:	f7f2 fa7f 	bl	80002b8 <__aeabi_dsub>
 800ddba:	4602      	mov	r2, r0
 800ddbc:	460b      	mov	r3, r1
 800ddbe:	e9d6 0100 	ldrd	r0, r1, [r6]
 800ddc2:	f7f2 fa79 	bl	80002b8 <__aeabi_dsub>
 800ddc6:	f1bb 0f00 	cmp.w	fp, #0
 800ddca:	4604      	mov	r4, r0
 800ddcc:	460d      	mov	r5, r1
 800ddce:	f6bf aed6 	bge.w	800db7e <atan+0x3e>
 800ddd2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ddd6:	461d      	mov	r5, r3
 800ddd8:	e6d1      	b.n	800db7e <atan+0x3e>
 800ddda:	a51d      	add	r5, pc, #116	; (adr r5, 800de50 <atan+0x310>)
 800dddc:	e9d5 4500 	ldrd	r4, r5, [r5]
 800dde0:	e6cd      	b.n	800db7e <atan+0x3e>
 800dde2:	bf00      	nop
 800dde4:	f3af 8000 	nop.w
 800dde8:	54442d18 	.word	0x54442d18
 800ddec:	bff921fb 	.word	0xbff921fb
 800ddf0:	8800759c 	.word	0x8800759c
 800ddf4:	7e37e43c 	.word	0x7e37e43c
 800ddf8:	e322da11 	.word	0xe322da11
 800ddfc:	3f90ad3a 	.word	0x3f90ad3a
 800de00:	24760deb 	.word	0x24760deb
 800de04:	3fa97b4b 	.word	0x3fa97b4b
 800de08:	a0d03d51 	.word	0xa0d03d51
 800de0c:	3fb10d66 	.word	0x3fb10d66
 800de10:	c54c206e 	.word	0xc54c206e
 800de14:	3fb745cd 	.word	0x3fb745cd
 800de18:	920083ff 	.word	0x920083ff
 800de1c:	3fc24924 	.word	0x3fc24924
 800de20:	5555550d 	.word	0x5555550d
 800de24:	3fd55555 	.word	0x3fd55555
 800de28:	2c6a6c2f 	.word	0x2c6a6c2f
 800de2c:	bfa2b444 	.word	0xbfa2b444
 800de30:	52defd9a 	.word	0x52defd9a
 800de34:	3fadde2d 	.word	0x3fadde2d
 800de38:	af749a6d 	.word	0xaf749a6d
 800de3c:	3fb3b0f2 	.word	0x3fb3b0f2
 800de40:	fe231671 	.word	0xfe231671
 800de44:	3fbc71c6 	.word	0x3fbc71c6
 800de48:	9998ebc4 	.word	0x9998ebc4
 800de4c:	3fc99999 	.word	0x3fc99999
 800de50:	54442d18 	.word	0x54442d18
 800de54:	3ff921fb 	.word	0x3ff921fb
 800de58:	440fffff 	.word	0x440fffff
 800de5c:	7ff00000 	.word	0x7ff00000
 800de60:	3fdbffff 	.word	0x3fdbffff
 800de64:	3ff00000 	.word	0x3ff00000
 800de68:	3ff2ffff 	.word	0x3ff2ffff
 800de6c:	40038000 	.word	0x40038000
 800de70:	3ff80000 	.word	0x3ff80000
 800de74:	bff00000 	.word	0xbff00000
 800de78:	0800e9b8 	.word	0x0800e9b8
 800de7c:	0800e998 	.word	0x0800e998

0800de80 <fabs>:
 800de80:	ec51 0b10 	vmov	r0, r1, d0
 800de84:	ee10 2a10 	vmov	r2, s0
 800de88:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800de8c:	ec43 2b10 	vmov	d0, r2, r3
 800de90:	4770      	bx	lr

0800de92 <atan2>:
 800de92:	f000 b801 	b.w	800de98 <__ieee754_atan2>
	...

0800de98 <__ieee754_atan2>:
 800de98:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800de9c:	ec57 6b11 	vmov	r6, r7, d1
 800dea0:	4273      	negs	r3, r6
 800dea2:	f8df e184 	ldr.w	lr, [pc, #388]	; 800e028 <__ieee754_atan2+0x190>
 800dea6:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 800deaa:	4333      	orrs	r3, r6
 800deac:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800deb0:	4573      	cmp	r3, lr
 800deb2:	ec51 0b10 	vmov	r0, r1, d0
 800deb6:	ee11 8a10 	vmov	r8, s2
 800deba:	d80a      	bhi.n	800ded2 <__ieee754_atan2+0x3a>
 800debc:	4244      	negs	r4, r0
 800debe:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800dec2:	4304      	orrs	r4, r0
 800dec4:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 800dec8:	4574      	cmp	r4, lr
 800deca:	ee10 9a10 	vmov	r9, s0
 800dece:	468c      	mov	ip, r1
 800ded0:	d907      	bls.n	800dee2 <__ieee754_atan2+0x4a>
 800ded2:	4632      	mov	r2, r6
 800ded4:	463b      	mov	r3, r7
 800ded6:	f7f2 f9f1 	bl	80002bc <__adddf3>
 800deda:	ec41 0b10 	vmov	d0, r0, r1
 800dede:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800dee2:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 800dee6:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800deea:	4334      	orrs	r4, r6
 800deec:	d103      	bne.n	800def6 <__ieee754_atan2+0x5e>
 800deee:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800def2:	f7ff be25 	b.w	800db40 <atan>
 800def6:	17bc      	asrs	r4, r7, #30
 800def8:	f004 0402 	and.w	r4, r4, #2
 800defc:	ea53 0909 	orrs.w	r9, r3, r9
 800df00:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 800df04:	d107      	bne.n	800df16 <__ieee754_atan2+0x7e>
 800df06:	2c02      	cmp	r4, #2
 800df08:	d060      	beq.n	800dfcc <__ieee754_atan2+0x134>
 800df0a:	2c03      	cmp	r4, #3
 800df0c:	d1e5      	bne.n	800deda <__ieee754_atan2+0x42>
 800df0e:	a142      	add	r1, pc, #264	; (adr r1, 800e018 <__ieee754_atan2+0x180>)
 800df10:	e9d1 0100 	ldrd	r0, r1, [r1]
 800df14:	e7e1      	b.n	800deda <__ieee754_atan2+0x42>
 800df16:	ea52 0808 	orrs.w	r8, r2, r8
 800df1a:	d106      	bne.n	800df2a <__ieee754_atan2+0x92>
 800df1c:	f1bc 0f00 	cmp.w	ip, #0
 800df20:	da5f      	bge.n	800dfe2 <__ieee754_atan2+0x14a>
 800df22:	a13f      	add	r1, pc, #252	; (adr r1, 800e020 <__ieee754_atan2+0x188>)
 800df24:	e9d1 0100 	ldrd	r0, r1, [r1]
 800df28:	e7d7      	b.n	800deda <__ieee754_atan2+0x42>
 800df2a:	4572      	cmp	r2, lr
 800df2c:	d10f      	bne.n	800df4e <__ieee754_atan2+0xb6>
 800df2e:	4293      	cmp	r3, r2
 800df30:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 800df34:	d107      	bne.n	800df46 <__ieee754_atan2+0xae>
 800df36:	2c02      	cmp	r4, #2
 800df38:	d84c      	bhi.n	800dfd4 <__ieee754_atan2+0x13c>
 800df3a:	4b35      	ldr	r3, [pc, #212]	; (800e010 <__ieee754_atan2+0x178>)
 800df3c:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 800df40:	e9d4 0100 	ldrd	r0, r1, [r4]
 800df44:	e7c9      	b.n	800deda <__ieee754_atan2+0x42>
 800df46:	2c02      	cmp	r4, #2
 800df48:	d848      	bhi.n	800dfdc <__ieee754_atan2+0x144>
 800df4a:	4b32      	ldr	r3, [pc, #200]	; (800e014 <__ieee754_atan2+0x17c>)
 800df4c:	e7f6      	b.n	800df3c <__ieee754_atan2+0xa4>
 800df4e:	4573      	cmp	r3, lr
 800df50:	d0e4      	beq.n	800df1c <__ieee754_atan2+0x84>
 800df52:	1a9b      	subs	r3, r3, r2
 800df54:	f1b3 7f74 	cmp.w	r3, #63963136	; 0x3d00000
 800df58:	ea4f 5223 	mov.w	r2, r3, asr #20
 800df5c:	da1e      	bge.n	800df9c <__ieee754_atan2+0x104>
 800df5e:	2f00      	cmp	r7, #0
 800df60:	da01      	bge.n	800df66 <__ieee754_atan2+0xce>
 800df62:	323c      	adds	r2, #60	; 0x3c
 800df64:	db1e      	blt.n	800dfa4 <__ieee754_atan2+0x10c>
 800df66:	4632      	mov	r2, r6
 800df68:	463b      	mov	r3, r7
 800df6a:	f7f2 fc87 	bl	800087c <__aeabi_ddiv>
 800df6e:	ec41 0b10 	vmov	d0, r0, r1
 800df72:	f7ff ff85 	bl	800de80 <fabs>
 800df76:	f7ff fde3 	bl	800db40 <atan>
 800df7a:	ec51 0b10 	vmov	r0, r1, d0
 800df7e:	2c01      	cmp	r4, #1
 800df80:	d013      	beq.n	800dfaa <__ieee754_atan2+0x112>
 800df82:	2c02      	cmp	r4, #2
 800df84:	d015      	beq.n	800dfb2 <__ieee754_atan2+0x11a>
 800df86:	2c00      	cmp	r4, #0
 800df88:	d0a7      	beq.n	800deda <__ieee754_atan2+0x42>
 800df8a:	a319      	add	r3, pc, #100	; (adr r3, 800dff0 <__ieee754_atan2+0x158>)
 800df8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df90:	f7f2 f992 	bl	80002b8 <__aeabi_dsub>
 800df94:	a318      	add	r3, pc, #96	; (adr r3, 800dff8 <__ieee754_atan2+0x160>)
 800df96:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df9a:	e014      	b.n	800dfc6 <__ieee754_atan2+0x12e>
 800df9c:	a118      	add	r1, pc, #96	; (adr r1, 800e000 <__ieee754_atan2+0x168>)
 800df9e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800dfa2:	e7ec      	b.n	800df7e <__ieee754_atan2+0xe6>
 800dfa4:	2000      	movs	r0, #0
 800dfa6:	2100      	movs	r1, #0
 800dfa8:	e7e9      	b.n	800df7e <__ieee754_atan2+0xe6>
 800dfaa:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800dfae:	4619      	mov	r1, r3
 800dfb0:	e793      	b.n	800deda <__ieee754_atan2+0x42>
 800dfb2:	a30f      	add	r3, pc, #60	; (adr r3, 800dff0 <__ieee754_atan2+0x158>)
 800dfb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dfb8:	f7f2 f97e 	bl	80002b8 <__aeabi_dsub>
 800dfbc:	4602      	mov	r2, r0
 800dfbe:	460b      	mov	r3, r1
 800dfc0:	a10d      	add	r1, pc, #52	; (adr r1, 800dff8 <__ieee754_atan2+0x160>)
 800dfc2:	e9d1 0100 	ldrd	r0, r1, [r1]
 800dfc6:	f7f2 f977 	bl	80002b8 <__aeabi_dsub>
 800dfca:	e786      	b.n	800deda <__ieee754_atan2+0x42>
 800dfcc:	a10a      	add	r1, pc, #40	; (adr r1, 800dff8 <__ieee754_atan2+0x160>)
 800dfce:	e9d1 0100 	ldrd	r0, r1, [r1]
 800dfd2:	e782      	b.n	800deda <__ieee754_atan2+0x42>
 800dfd4:	a10c      	add	r1, pc, #48	; (adr r1, 800e008 <__ieee754_atan2+0x170>)
 800dfd6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800dfda:	e77e      	b.n	800deda <__ieee754_atan2+0x42>
 800dfdc:	2000      	movs	r0, #0
 800dfde:	2100      	movs	r1, #0
 800dfe0:	e77b      	b.n	800deda <__ieee754_atan2+0x42>
 800dfe2:	a107      	add	r1, pc, #28	; (adr r1, 800e000 <__ieee754_atan2+0x168>)
 800dfe4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800dfe8:	e777      	b.n	800deda <__ieee754_atan2+0x42>
 800dfea:	bf00      	nop
 800dfec:	f3af 8000 	nop.w
 800dff0:	33145c07 	.word	0x33145c07
 800dff4:	3ca1a626 	.word	0x3ca1a626
 800dff8:	54442d18 	.word	0x54442d18
 800dffc:	400921fb 	.word	0x400921fb
 800e000:	54442d18 	.word	0x54442d18
 800e004:	3ff921fb 	.word	0x3ff921fb
 800e008:	54442d18 	.word	0x54442d18
 800e00c:	3fe921fb 	.word	0x3fe921fb
 800e010:	0800e9d8 	.word	0x0800e9d8
 800e014:	0800e9f0 	.word	0x0800e9f0
 800e018:	54442d18 	.word	0x54442d18
 800e01c:	c00921fb 	.word	0xc00921fb
 800e020:	54442d18 	.word	0x54442d18
 800e024:	bff921fb 	.word	0xbff921fb
 800e028:	7ff00000 	.word	0x7ff00000

0800e02c <_init>:
 800e02c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e02e:	bf00      	nop
 800e030:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e032:	bc08      	pop	{r3}
 800e034:	469e      	mov	lr, r3
 800e036:	4770      	bx	lr

0800e038 <_fini>:
 800e038:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e03a:	bf00      	nop
 800e03c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e03e:	bc08      	pop	{r3}
 800e040:	469e      	mov	lr, r3
 800e042:	4770      	bx	lr
