// Created using Xilinx Cse Software [ISE - 13.4]
// Date: Thu Oct 18 12:54:19 2012

TRST OFF;
ENDIR IDLE;
ENDDR IDLE;
STATE RESET;
STATE IDLE;
FREQUENCY 1E6 HZ;
FREQUENCY 1E6 HZ;
