$date
	Sat Oct 24 19:32:20 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 4 ! Res [3:0] $end
$var reg 4 " A [3:0] $end
$var reg 4 # B [3:0] $end
$var reg 3 $ Com [2:0] $end
$scope module test $end
$var wire 4 % A [3:0] $end
$var wire 4 & B [3:0] $end
$var wire 3 ' Com [2:0] $end
$var reg 4 ( Res [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx (
bx '
bx &
bx %
bx $
bx #
bx "
bx !
$end
#1
b0 !
b0 (
b0 $
b0 '
b0 #
b0 &
b0 "
b0 %
#2
b1 !
b1 (
b1 #
b1 &
b1 "
b1 %
#3
b0 !
b0 (
b0 #
b0 &
#4
b100 !
b100 (
b110 #
b110 &
b100 "
b100 %
#5
b1 !
b1 (
b1 $
b1 '
b1 #
b1 &
b1 "
b1 %
#6
b0 #
b0 &
#7
b0 !
b0 (
b0 "
b0 %
#8
b10 !
b10 (
b10 $
b10 '
b1 #
b1 &
b1 "
b1 %
#9
b100 !
b100 (
b10 #
b10 &
b10 "
b10 %
#21
