{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 22 14:23:45 2011 " "Info: Processing started: Fri Apr 22 14:23:45 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Project1 -c Project1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Project1 -c Project1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "fetch:inst\|branch:inst17\|out " "Warning: Node \"fetch:inst\|branch:inst17\|out\" is a latch" {  } { { "branch.v" "" { Text "X:/cs154/branch.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "decoder:inst22\|btype\[0\] " "Warning: Node \"decoder:inst22\|btype\[0\]\" is a latch" {  } { { "decoder.v" "" { Text "X:/cs154/decoder.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "decoder:inst22\|btype\[1\] " "Warning: Node \"decoder:inst22\|btype\[1\]\" is a latch" {  } { { "decoder.v" "" { Text "X:/cs154/decoder.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "decoder:inst22\|aluop\[0\] " "Warning: Node \"decoder:inst22\|aluop\[0\]\" is a latch" {  } { { "decoder.v" "" { Text "X:/cs154/decoder.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "decoder:inst22\|aluop\[1\] " "Warning: Node \"decoder:inst22\|aluop\[1\]\" is a latch" {  } { { "decoder.v" "" { Text "X:/cs154/decoder.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "decoder:inst22\|alusrc " "Warning: Node \"decoder:inst22\|alusrc\" is a latch" {  } { { "decoder.v" "" { Text "X:/cs154/decoder.v" 3 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "decoder:inst22\|memtoreg " "Warning: Node \"decoder:inst22\|memtoreg\" is a latch" {  } { { "decoder.v" "" { Text "X:/cs154/decoder.v" 3 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "decoder:inst22\|regdst " "Warning: Node \"decoder:inst22\|regdst\" is a latch" {  } { { "decoder.v" "" { Text "X:/cs154/decoder.v" 3 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "decoder:inst22\|regwr " "Warning: Node \"decoder:inst22\|regwr\" is a latch" {  } { { "decoder.v" "" { Text "X:/cs154/decoder.v" 3 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "decoder:inst22\|memwr " "Warning: Node \"decoder:inst22\|memwr\" is a latch" {  } { { "decoder.v" "" { Text "X:/cs154/decoder.v" 3 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "../Project1.bdf" "" { Schematic "X:/Project1.bdf" { { 464 -104 64 480 "clock" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "30 " "Warning: Found 30 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "decoder:inst22\|btype\[0\] " "Info: Detected ripple clock \"decoder:inst22\|btype\[0\]\" as buffer" {  } { { "decoder.v" "" { Text "X:/cs154/decoder.v" 9 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder:inst22\|btype\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder:inst22\|WideNor2~0 " "Info: Detected gated clock \"decoder:inst22\|WideNor2~0\" as buffer" {  } { { "decoder.v" "" { Text "X:/cs154/decoder.v" 67 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder:inst22\|WideNor2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder:inst22\|WideNor0~1 " "Info: Detected gated clock \"decoder:inst22\|WideNor0~1\" as buffer" {  } { { "decoder.v" "" { Text "X:/cs154/decoder.v" 23 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder:inst22\|WideNor0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder:inst22\|WideNor1~1 " "Info: Detected gated clock \"decoder:inst22\|WideNor1~1\" as buffer" {  } { { "decoder.v" "" { Text "X:/cs154/decoder.v" 56 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder:inst22\|WideNor1~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder:inst22\|WideNor1~0 " "Info: Detected gated clock \"decoder:inst22\|WideNor1~0\" as buffer" {  } { { "decoder.v" "" { Text "X:/cs154/decoder.v" 56 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder:inst22\|WideNor1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder:inst22\|Equal0~0 " "Info: Detected gated clock \"decoder:inst22\|Equal0~0\" as buffer" {  } { { "decoder.v" "" { Text "X:/cs154/decoder.v" 12 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder:inst22\|Equal0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder:inst22\|WideOr11~0 " "Info: Detected gated clock \"decoder:inst22\|WideOr11~0\" as buffer" {  } { { "decoder.v" "" { Text "X:/cs154/decoder.v" 11 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder:inst22\|WideOr11~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder:inst22\|WideNor5~0 " "Info: Detected gated clock \"decoder:inst22\|WideNor5~0\" as buffer" {  } { { "decoder.v" "" { Text "X:/cs154/decoder.v" 100 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder:inst22\|WideNor5~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder:inst22\|WideOr3~0 " "Info: Detected gated clock \"decoder:inst22\|WideOr3~0\" as buffer" {  } { { "decoder.v" "" { Text "X:/cs154/decoder.v" 11 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder:inst22\|WideOr3~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder:inst22\|btype~1 " "Info: Detected gated clock \"decoder:inst22\|btype~1\" as buffer" {  } { { "decoder.v" "" { Text "X:/cs154/decoder.v" 5 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder:inst22\|btype~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fetch:inst\|lpm_rom1:inst6\|altsyncram:altsyncram_component\|altsyncram_k481:auto_generated\|ram_block1a0~porta_address_reg7 " "Info: Detected ripple clock \"fetch:inst\|lpm_rom1:inst6\|altsyncram:altsyncram_component\|altsyncram_k481:auto_generated\|ram_block1a0~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_k481.tdf" "" { Text "X:/cs154/db/altsyncram_k481.tdf" 34 2 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "fetch:inst\|lpm_rom1:inst6\|altsyncram:altsyncram_component\|altsyncram_k481:auto_generated\|ram_block1a0~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fetch:inst\|lpm_rom1:inst6\|altsyncram:altsyncram_component\|altsyncram_k481:auto_generated\|ram_block1a0~porta_address_reg6 " "Info: Detected ripple clock \"fetch:inst\|lpm_rom1:inst6\|altsyncram:altsyncram_component\|altsyncram_k481:auto_generated\|ram_block1a0~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_k481.tdf" "" { Text "X:/cs154/db/altsyncram_k481.tdf" 34 2 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "fetch:inst\|lpm_rom1:inst6\|altsyncram:altsyncram_component\|altsyncram_k481:auto_generated\|ram_block1a0~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fetch:inst\|lpm_rom1:inst6\|altsyncram:altsyncram_component\|altsyncram_k481:auto_generated\|ram_block1a0~porta_address_reg5 " "Info: Detected ripple clock \"fetch:inst\|lpm_rom1:inst6\|altsyncram:altsyncram_component\|altsyncram_k481:auto_generated\|ram_block1a0~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_k481.tdf" "" { Text "X:/cs154/db/altsyncram_k481.tdf" 34 2 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "fetch:inst\|lpm_rom1:inst6\|altsyncram:altsyncram_component\|altsyncram_k481:auto_generated\|ram_block1a0~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fetch:inst\|lpm_rom1:inst6\|altsyncram:altsyncram_component\|altsyncram_k481:auto_generated\|ram_block1a0~porta_address_reg4 " "Info: Detected ripple clock \"fetch:inst\|lpm_rom1:inst6\|altsyncram:altsyncram_component\|altsyncram_k481:auto_generated\|ram_block1a0~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_k481.tdf" "" { Text "X:/cs154/db/altsyncram_k481.tdf" 34 2 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "fetch:inst\|lpm_rom1:inst6\|altsyncram:altsyncram_component\|altsyncram_k481:auto_generated\|ram_block1a0~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fetch:inst\|lpm_rom1:inst6\|altsyncram:altsyncram_component\|altsyncram_k481:auto_generated\|ram_block1a0~porta_address_reg3 " "Info: Detected ripple clock \"fetch:inst\|lpm_rom1:inst6\|altsyncram:altsyncram_component\|altsyncram_k481:auto_generated\|ram_block1a0~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_k481.tdf" "" { Text "X:/cs154/db/altsyncram_k481.tdf" 34 2 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "fetch:inst\|lpm_rom1:inst6\|altsyncram:altsyncram_component\|altsyncram_k481:auto_generated\|ram_block1a0~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fetch:inst\|lpm_rom1:inst6\|altsyncram:altsyncram_component\|altsyncram_k481:auto_generated\|ram_block1a0~porta_address_reg2 " "Info: Detected ripple clock \"fetch:inst\|lpm_rom1:inst6\|altsyncram:altsyncram_component\|altsyncram_k481:auto_generated\|ram_block1a0~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_k481.tdf" "" { Text "X:/cs154/db/altsyncram_k481.tdf" 34 2 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "fetch:inst\|lpm_rom1:inst6\|altsyncram:altsyncram_component\|altsyncram_k481:auto_generated\|ram_block1a0~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fetch:inst\|lpm_rom1:inst6\|altsyncram:altsyncram_component\|altsyncram_k481:auto_generated\|ram_block1a0~porta_address_reg1 " "Info: Detected ripple clock \"fetch:inst\|lpm_rom1:inst6\|altsyncram:altsyncram_component\|altsyncram_k481:auto_generated\|ram_block1a0~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_k481.tdf" "" { Text "X:/cs154/db/altsyncram_k481.tdf" 34 2 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "fetch:inst\|lpm_rom1:inst6\|altsyncram:altsyncram_component\|altsyncram_k481:auto_generated\|ram_block1a0~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fetch:inst\|lpm_rom1:inst6\|altsyncram:altsyncram_component\|altsyncram_k481:auto_generated\|ram_block1a0~porta_address_reg0 " "Info: Detected ripple clock \"fetch:inst\|lpm_rom1:inst6\|altsyncram:altsyncram_component\|altsyncram_k481:auto_generated\|ram_block1a0~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_k481.tdf" "" { Text "X:/cs154/db/altsyncram_k481.tdf" 34 2 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "fetch:inst\|lpm_rom1:inst6\|altsyncram:altsyncram_component\|altsyncram_k481:auto_generated\|ram_block1a0~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "fetch:inst\|lpm_rom1:inst6\|altsyncram:altsyncram_component\|altsyncram_k481:auto_generated\|q_a\[31\] " "Info: Detected gated clock \"fetch:inst\|lpm_rom1:inst6\|altsyncram:altsyncram_component\|altsyncram_k481:auto_generated\|q_a\[31\]\" as buffer" {  } { { "db/altsyncram_k481.tdf" "" { Text "X:/cs154/db/altsyncram_k481.tdf" 31 2 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "fetch:inst\|lpm_rom1:inst6\|altsyncram:altsyncram_component\|altsyncram_k481:auto_generated\|q_a\[31\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "fetch:inst\|lpm_rom1:inst6\|altsyncram:altsyncram_component\|altsyncram_k481:auto_generated\|q_a\[30\] " "Info: Detected gated clock \"fetch:inst\|lpm_rom1:inst6\|altsyncram:altsyncram_component\|altsyncram_k481:auto_generated\|q_a\[30\]\" as buffer" {  } { { "db/altsyncram_k481.tdf" "" { Text "X:/cs154/db/altsyncram_k481.tdf" 31 2 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "fetch:inst\|lpm_rom1:inst6\|altsyncram:altsyncram_component\|altsyncram_k481:auto_generated\|q_a\[30\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "fetch:inst\|lpm_rom1:inst6\|altsyncram:altsyncram_component\|altsyncram_k481:auto_generated\|q_a\[29\] " "Info: Detected gated clock \"fetch:inst\|lpm_rom1:inst6\|altsyncram:altsyncram_component\|altsyncram_k481:auto_generated\|q_a\[29\]\" as buffer" {  } { { "db/altsyncram_k481.tdf" "" { Text "X:/cs154/db/altsyncram_k481.tdf" 31 2 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "fetch:inst\|lpm_rom1:inst6\|altsyncram:altsyncram_component\|altsyncram_k481:auto_generated\|q_a\[29\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "fetch:inst\|lpm_rom1:inst6\|altsyncram:altsyncram_component\|altsyncram_k481:auto_generated\|q_a\[28\] " "Info: Detected gated clock \"fetch:inst\|lpm_rom1:inst6\|altsyncram:altsyncram_component\|altsyncram_k481:auto_generated\|q_a\[28\]\" as buffer" {  } { { "db/altsyncram_k481.tdf" "" { Text "X:/cs154/db/altsyncram_k481.tdf" 31 2 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "fetch:inst\|lpm_rom1:inst6\|altsyncram:altsyncram_component\|altsyncram_k481:auto_generated\|q_a\[28\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "fetch:inst\|lpm_rom1:inst6\|altsyncram:altsyncram_component\|altsyncram_k481:auto_generated\|q_a\[27\] " "Info: Detected gated clock \"fetch:inst\|lpm_rom1:inst6\|altsyncram:altsyncram_component\|altsyncram_k481:auto_generated\|q_a\[27\]\" as buffer" {  } { { "db/altsyncram_k481.tdf" "" { Text "X:/cs154/db/altsyncram_k481.tdf" 31 2 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "fetch:inst\|lpm_rom1:inst6\|altsyncram:altsyncram_component\|altsyncram_k481:auto_generated\|q_a\[27\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "fetch:inst\|lpm_rom1:inst6\|altsyncram:altsyncram_component\|altsyncram_k481:auto_generated\|q_a\[26\] " "Info: Detected gated clock \"fetch:inst\|lpm_rom1:inst6\|altsyncram:altsyncram_component\|altsyncram_k481:auto_generated\|q_a\[26\]\" as buffer" {  } { { "db/altsyncram_k481.tdf" "" { Text "X:/cs154/db/altsyncram_k481.tdf" 31 2 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "fetch:inst\|lpm_rom1:inst6\|altsyncram:altsyncram_component\|altsyncram_k481:auto_generated\|q_a\[26\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "fetch:inst\|lpm_rom1:inst6\|altsyncram:altsyncram_component\|altsyncram_k481:auto_generated\|q_a\[5\] " "Info: Detected gated clock \"fetch:inst\|lpm_rom1:inst6\|altsyncram:altsyncram_component\|altsyncram_k481:auto_generated\|q_a\[5\]\" as buffer" {  } { { "db/altsyncram_k481.tdf" "" { Text "X:/cs154/db/altsyncram_k481.tdf" 31 2 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "fetch:inst\|lpm_rom1:inst6\|altsyncram:altsyncram_component\|altsyncram_k481:auto_generated\|q_a\[5\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "fetch:inst\|lpm_rom1:inst6\|altsyncram:altsyncram_component\|altsyncram_k481:auto_generated\|q_a\[4\] " "Info: Detected gated clock \"fetch:inst\|lpm_rom1:inst6\|altsyncram:altsyncram_component\|altsyncram_k481:auto_generated\|q_a\[4\]\" as buffer" {  } { { "db/altsyncram_k481.tdf" "" { Text "X:/cs154/db/altsyncram_k481.tdf" 31 2 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "fetch:inst\|lpm_rom1:inst6\|altsyncram:altsyncram_component\|altsyncram_k481:auto_generated\|q_a\[4\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "fetch:inst\|lpm_rom1:inst6\|altsyncram:altsyncram_component\|altsyncram_k481:auto_generated\|q_a\[3\] " "Info: Detected gated clock \"fetch:inst\|lpm_rom1:inst6\|altsyncram:altsyncram_component\|altsyncram_k481:auto_generated\|q_a\[3\]\" as buffer" {  } { { "db/altsyncram_k481.tdf" "" { Text "X:/cs154/db/altsyncram_k481.tdf" 31 2 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "fetch:inst\|lpm_rom1:inst6\|altsyncram:altsyncram_component\|altsyncram_k481:auto_generated\|q_a\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "fetch:inst\|lpm_rom1:inst6\|altsyncram:altsyncram_component\|altsyncram_k481:auto_generated\|q_a\[2\] " "Info: Detected gated clock \"fetch:inst\|lpm_rom1:inst6\|altsyncram:altsyncram_component\|altsyncram_k481:auto_generated\|q_a\[2\]\" as buffer" {  } { { "db/altsyncram_k481.tdf" "" { Text "X:/cs154/db/altsyncram_k481.tdf" 31 2 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "fetch:inst\|lpm_rom1:inst6\|altsyncram:altsyncram_component\|altsyncram_k481:auto_generated\|q_a\[2\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "fetch:inst\|lpm_rom1:inst6\|altsyncram:altsyncram_component\|altsyncram_k481:auto_generated\|q_a\[1\] " "Info: Detected gated clock \"fetch:inst\|lpm_rom1:inst6\|altsyncram:altsyncram_component\|altsyncram_k481:auto_generated\|q_a\[1\]\" as buffer" {  } { { "db/altsyncram_k481.tdf" "" { Text "X:/cs154/db/altsyncram_k481.tdf" 31 2 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "fetch:inst\|lpm_rom1:inst6\|altsyncram:altsyncram_component\|altsyncram_k481:auto_generated\|q_a\[1\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "fetch:inst\|lpm_rom1:inst6\|altsyncram:altsyncram_component\|altsyncram_k481:auto_generated\|q_a\[0\] " "Info: Detected gated clock \"fetch:inst\|lpm_rom1:inst6\|altsyncram:altsyncram_component\|altsyncram_k481:auto_generated\|q_a\[0\]\" as buffer" {  } { { "db/altsyncram_k481.tdf" "" { Text "X:/cs154/db/altsyncram_k481.tdf" 31 2 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "fetch:inst\|lpm_rom1:inst6\|altsyncram:altsyncram_component\|altsyncram_k481:auto_generated\|q_a\[0\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register decoder:inst22\|alusrc register regfile:inst5\|lpm_dff3:s1\|lpm_ff:lpm_ff_component\|dffs\[5\] 41.37 MHz 24.172 ns Internal " "Info: Clock \"clock\" has Internal fmax of 41.37 MHz between source register \"decoder:inst22\|alusrc\" and destination register \"regfile:inst5\|lpm_dff3:s1\|lpm_ff:lpm_ff_component\|dffs\[5\]\" (period= 24.172 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.396 ns + Longest register register " "Info: + Longest register to register delay is 4.396 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns decoder:inst22\|alusrc 1 REG LCCOMB_X26_Y15_N22 34 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X26_Y15_N22; Fanout = 34; REG Node = 'decoder:inst22\|alusrc'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { decoder:inst22|alusrc } "NODE_NAME" } } { "decoder.v" "" { Text "X:/cs154/decoder.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.845 ns) + CELL(0.516 ns) 1.361 ns alu:inst8\|Add0~11 2 COMB LCCOMB_X25_Y16_N4 2 " "Info: 2: + IC(0.845 ns) + CELL(0.516 ns) = 1.361 ns; Loc. = LCCOMB_X25_Y16_N4; Fanout = 2; COMB Node = 'alu:inst8\|Add0~11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.361 ns" { decoder:inst22|alusrc alu:inst8|Add0~11 } "NODE_NAME" } } { "alu.v" "" { Text "X:/cs154/alu.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.396 ns alu:inst8\|Add0~15 3 COMB LCCOMB_X25_Y16_N6 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 1.396 ns; Loc. = LCCOMB_X25_Y16_N6; Fanout = 2; COMB Node = 'alu:inst8\|Add0~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { alu:inst8|Add0~11 alu:inst8|Add0~15 } "NODE_NAME" } } { "alu.v" "" { Text "X:/cs154/alu.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.431 ns alu:inst8\|Add0~19 4 COMB LCCOMB_X25_Y16_N8 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 1.431 ns; Loc. = LCCOMB_X25_Y16_N8; Fanout = 2; COMB Node = 'alu:inst8\|Add0~19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { alu:inst8|Add0~15 alu:inst8|Add0~19 } "NODE_NAME" } } { "alu.v" "" { Text "X:/cs154/alu.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.466 ns alu:inst8\|Add0~23 5 COMB LCCOMB_X25_Y16_N10 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 1.466 ns; Loc. = LCCOMB_X25_Y16_N10; Fanout = 2; COMB Node = 'alu:inst8\|Add0~23'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { alu:inst8|Add0~19 alu:inst8|Add0~23 } "NODE_NAME" } } { "alu.v" "" { Text "X:/cs154/alu.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.591 ns alu:inst8\|Add0~26 6 COMB LCCOMB_X25_Y16_N12 1 " "Info: 6: + IC(0.000 ns) + CELL(0.125 ns) = 1.591 ns; Loc. = LCCOMB_X25_Y16_N12; Fanout = 1; COMB Node = 'alu:inst8\|Add0~26'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { alu:inst8|Add0~23 alu:inst8|Add0~26 } "NODE_NAME" } } { "alu.v" "" { Text "X:/cs154/alu.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.765 ns) + CELL(0.053 ns) 2.409 ns alu:inst8\|Mux5~1 7 COMB LCCOMB_X22_Y18_N10 3 " "Info: 7: + IC(0.765 ns) + CELL(0.053 ns) = 2.409 ns; Loc. = LCCOMB_X22_Y18_N10; Fanout = 3; COMB Node = 'alu:inst8\|Mux5~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.818 ns" { alu:inst8|Add0~26 alu:inst8|Mux5~1 } "NODE_NAME" } } { "alu.v" "" { Text "X:/cs154/alu.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.776 ns) + CELL(0.053 ns) 3.238 ns lpm_mux0:inst17\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|l1_w5_n0_mux_dataout~2 8 COMB LCCOMB_X26_Y16_N24 32 " "Info: 8: + IC(0.776 ns) + CELL(0.053 ns) = 3.238 ns; Loc. = LCCOMB_X26_Y16_N24; Fanout = 32; COMB Node = 'lpm_mux0:inst17\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|l1_w5_n0_mux_dataout~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.829 ns" { alu:inst8|Mux5~1 lpm_mux0:inst17|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w5_n0_mux_dataout~2 } "NODE_NAME" } } { "db/mux_unc.tdf" "" { Text "X:/cs154/db/mux_unc.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.775 ns) + CELL(0.228 ns) 4.241 ns regfile:inst5\|lpm_dff3:s1\|lpm_ff:lpm_ff_component\|dffs\[5\]~feeder 9 COMB LCCOMB_X26_Y18_N26 1 " "Info: 9: + IC(0.775 ns) + CELL(0.228 ns) = 4.241 ns; Loc. = LCCOMB_X26_Y18_N26; Fanout = 1; COMB Node = 'regfile:inst5\|lpm_dff3:s1\|lpm_ff:lpm_ff_component\|dffs\[5\]~feeder'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.003 ns" { lpm_mux0:inst17|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w5_n0_mux_dataout~2 regfile:inst5|lpm_dff3:s1|lpm_ff:lpm_ff_component|dffs[5]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 4.396 ns regfile:inst5\|lpm_dff3:s1\|lpm_ff:lpm_ff_component\|dffs\[5\] 10 REG LCFF_X26_Y18_N27 2 " "Info: 10: + IC(0.000 ns) + CELL(0.155 ns) = 4.396 ns; Loc. = LCFF_X26_Y18_N27; Fanout = 2; REG Node = 'regfile:inst5\|lpm_dff3:s1\|lpm_ff:lpm_ff_component\|dffs\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { regfile:inst5|lpm_dff3:s1|lpm_ff:lpm_ff_component|dffs[5]~feeder regfile:inst5|lpm_dff3:s1|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.235 ns ( 28.09 % ) " "Info: Total cell delay = 1.235 ns ( 28.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.161 ns ( 71.91 % ) " "Info: Total interconnect delay = 3.161 ns ( 71.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.396 ns" { decoder:inst22|alusrc alu:inst8|Add0~11 alu:inst8|Add0~15 alu:inst8|Add0~19 alu:inst8|Add0~23 alu:inst8|Add0~26 alu:inst8|Mux5~1 lpm_mux0:inst17|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w5_n0_mux_dataout~2 regfile:inst5|lpm_dff3:s1|lpm_ff:lpm_ff_component|dffs[5]~feeder regfile:inst5|lpm_dff3:s1|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.396 ns" { decoder:inst22|alusrc {} alu:inst8|Add0~11 {} alu:inst8|Add0~15 {} alu:inst8|Add0~19 {} alu:inst8|Add0~23 {} alu:inst8|Add0~26 {} alu:inst8|Mux5~1 {} lpm_mux0:inst17|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w5_n0_mux_dataout~2 {} regfile:inst5|lpm_dff3:s1|lpm_ff:lpm_ff_component|dffs[5]~feeder {} regfile:inst5|lpm_dff3:s1|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.845ns 0.000ns 0.000ns 0.000ns 0.000ns 0.765ns 0.776ns 0.775ns 0.000ns } { 0.000ns 0.516ns 0.035ns 0.035ns 0.035ns 0.125ns 0.053ns 0.053ns 0.228ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-7.600 ns - Smallest " "Info: - Smallest clock skew is -7.600 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.473 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.473 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 9 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 9; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "../Project1.bdf" "" { Schematic "X:/Project1.bdf" { { 464 -104 64 480 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 295 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 295; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "../Project1.bdf" "" { Schematic "X:/Project1.bdf" { { 464 -104 64 480 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.658 ns) + CELL(0.618 ns) 2.473 ns regfile:inst5\|lpm_dff3:s1\|lpm_ff:lpm_ff_component\|dffs\[5\] 3 REG LCFF_X26_Y18_N27 2 " "Info: 3: + IC(0.658 ns) + CELL(0.618 ns) = 2.473 ns; Loc. = LCFF_X26_Y18_N27; Fanout = 2; REG Node = 'regfile:inst5\|lpm_dff3:s1\|lpm_ff:lpm_ff_component\|dffs\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.276 ns" { clock~clkctrl regfile:inst5|lpm_dff3:s1|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.52 % ) " "Info: Total cell delay = 1.472 ns ( 59.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.001 ns ( 40.48 % ) " "Info: Total interconnect delay = 1.001 ns ( 40.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.473 ns" { clock clock~clkctrl regfile:inst5|lpm_dff3:s1|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.473 ns" { clock {} clock~combout {} clock~clkctrl {} regfile:inst5|lpm_dff3:s1|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.000ns 0.343ns 0.658ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 10.073 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 10.073 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 9 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 9; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "../Project1.bdf" "" { Schematic "X:/Project1.bdf" { { 464 -104 64 480 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.740 ns) + CELL(0.617 ns) 3.211 ns fetch:inst\|lpm_rom1:inst6\|altsyncram:altsyncram_component\|altsyncram_k481:auto_generated\|ram_block1a0~porta_address_reg7 2 MEM M4K_X20_Y18 12 " "Info: 2: + IC(1.740 ns) + CELL(0.617 ns) = 3.211 ns; Loc. = M4K_X20_Y18; Fanout = 12; MEM Node = 'fetch:inst\|lpm_rom1:inst6\|altsyncram:altsyncram_component\|altsyncram_k481:auto_generated\|ram_block1a0~porta_address_reg7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.357 ns" { clock fetch:inst|lpm_rom1:inst6|altsyncram:altsyncram_component|altsyncram_k481:auto_generated|ram_block1a0~porta_address_reg7 } "NODE_NAME" } } { "db/altsyncram_k481.tdf" "" { Text "X:/cs154/db/altsyncram_k481.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.850 ns) 5.061 ns fetch:inst\|lpm_rom1:inst6\|altsyncram:altsyncram_component\|altsyncram_k481:auto_generated\|q_a\[27\] 3 MEM M4K_X20_Y18 8 " "Info: 3: + IC(0.000 ns) + CELL(1.850 ns) = 5.061 ns; Loc. = M4K_X20_Y18; Fanout = 8; MEM Node = 'fetch:inst\|lpm_rom1:inst6\|altsyncram:altsyncram_component\|altsyncram_k481:auto_generated\|q_a\[27\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.850 ns" { fetch:inst|lpm_rom1:inst6|altsyncram:altsyncram_component|altsyncram_k481:auto_generated|ram_block1a0~porta_address_reg7 fetch:inst|lpm_rom1:inst6|altsyncram:altsyncram_component|altsyncram_k481:auto_generated|q_a[27] } "NODE_NAME" } } { "db/altsyncram_k481.tdf" "" { Text "X:/cs154/db/altsyncram_k481.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.619 ns) + CELL(0.346 ns) 6.026 ns decoder:inst22\|WideNor0~1 4 COMB LCCOMB_X21_Y18_N10 2 " "Info: 4: + IC(0.619 ns) + CELL(0.346 ns) = 6.026 ns; Loc. = LCCOMB_X21_Y18_N10; Fanout = 2; COMB Node = 'decoder:inst22\|WideNor0~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.965 ns" { fetch:inst|lpm_rom1:inst6|altsyncram:altsyncram_component|altsyncram_k481:auto_generated|q_a[27] decoder:inst22|WideNor0~1 } "NODE_NAME" } } { "decoder.v" "" { Text "X:/cs154/decoder.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.214 ns) + CELL(0.053 ns) 6.293 ns decoder:inst22\|Equal0~0 5 COMB LCCOMB_X21_Y18_N30 2 " "Info: 5: + IC(0.214 ns) + CELL(0.053 ns) = 6.293 ns; Loc. = LCCOMB_X21_Y18_N30; Fanout = 2; COMB Node = 'decoder:inst22\|Equal0~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.267 ns" { decoder:inst22|WideNor0~1 decoder:inst22|Equal0~0 } "NODE_NAME" } } { "decoder.v" "" { Text "X:/cs154/decoder.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.278 ns) + CELL(0.366 ns) 6.937 ns decoder:inst22\|WideOr3~0 6 COMB LCCOMB_X21_Y18_N6 3 " "Info: 6: + IC(0.278 ns) + CELL(0.366 ns) = 6.937 ns; Loc. = LCCOMB_X21_Y18_N6; Fanout = 3; COMB Node = 'decoder:inst22\|WideOr3~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.644 ns" { decoder:inst22|Equal0~0 decoder:inst22|WideOr3~0 } "NODE_NAME" } } { "decoder.v" "" { Text "X:/cs154/decoder.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.366 ns) 7.671 ns decoder:inst22\|WideNor7~0 7 COMB LCCOMB_X22_Y18_N14 2 " "Info: 7: + IC(0.368 ns) + CELL(0.366 ns) = 7.671 ns; Loc. = LCCOMB_X22_Y18_N14; Fanout = 2; COMB Node = 'decoder:inst22\|WideNor7~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.734 ns" { decoder:inst22|WideOr3~0 decoder:inst22|WideNor7~0 } "NODE_NAME" } } { "decoder.v" "" { Text "X:/cs154/decoder.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.455 ns) + CELL(0.000 ns) 9.126 ns decoder:inst22\|WideNor7~0clkctrl 8 COMB CLKCTRL_G15 8 " "Info: 8: + IC(1.455 ns) + CELL(0.000 ns) = 9.126 ns; Loc. = CLKCTRL_G15; Fanout = 8; COMB Node = 'decoder:inst22\|WideNor7~0clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.455 ns" { decoder:inst22|WideNor7~0 decoder:inst22|WideNor7~0clkctrl } "NODE_NAME" } } { "decoder.v" "" { Text "X:/cs154/decoder.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.894 ns) + CELL(0.053 ns) 10.073 ns decoder:inst22\|alusrc 9 REG LCCOMB_X26_Y15_N22 34 " "Info: 9: + IC(0.894 ns) + CELL(0.053 ns) = 10.073 ns; Loc. = LCCOMB_X26_Y15_N22; Fanout = 34; REG Node = 'decoder:inst22\|alusrc'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.947 ns" { decoder:inst22|WideNor7~0clkctrl decoder:inst22|alusrc } "NODE_NAME" } } { "decoder.v" "" { Text "X:/cs154/decoder.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.505 ns ( 44.72 % ) " "Info: Total cell delay = 4.505 ns ( 44.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.568 ns ( 55.28 % ) " "Info: Total interconnect delay = 5.568 ns ( 55.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.073 ns" { clock fetch:inst|lpm_rom1:inst6|altsyncram:altsyncram_component|altsyncram_k481:auto_generated|ram_block1a0~porta_address_reg7 fetch:inst|lpm_rom1:inst6|altsyncram:altsyncram_component|altsyncram_k481:auto_generated|q_a[27] decoder:inst22|WideNor0~1 decoder:inst22|Equal0~0 decoder:inst22|WideOr3~0 decoder:inst22|WideNor7~0 decoder:inst22|WideNor7~0clkctrl decoder:inst22|alusrc } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.073 ns" { clock {} clock~combout {} fetch:inst|lpm_rom1:inst6|altsyncram:altsyncram_component|altsyncram_k481:auto_generated|ram_block1a0~porta_address_reg7 {} fetch:inst|lpm_rom1:inst6|altsyncram:altsyncram_component|altsyncram_k481:auto_generated|q_a[27] {} decoder:inst22|WideNor0~1 {} decoder:inst22|Equal0~0 {} decoder:inst22|WideOr3~0 {} decoder:inst22|WideNor7~0 {} decoder:inst22|WideNor7~0clkctrl {} decoder:inst22|alusrc {} } { 0.000ns 0.000ns 1.740ns 0.000ns 0.619ns 0.214ns 0.278ns 0.368ns 1.455ns 0.894ns } { 0.000ns 0.854ns 0.617ns 1.850ns 0.346ns 0.053ns 0.366ns 0.366ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.473 ns" { clock clock~clkctrl regfile:inst5|lpm_dff3:s1|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.473 ns" { clock {} clock~combout {} clock~clkctrl {} regfile:inst5|lpm_dff3:s1|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.000ns 0.343ns 0.658ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.073 ns" { clock fetch:inst|lpm_rom1:inst6|altsyncram:altsyncram_component|altsyncram_k481:auto_generated|ram_block1a0~porta_address_reg7 fetch:inst|lpm_rom1:inst6|altsyncram:altsyncram_component|altsyncram_k481:auto_generated|q_a[27] decoder:inst22|WideNor0~1 decoder:inst22|Equal0~0 decoder:inst22|WideOr3~0 decoder:inst22|WideNor7~0 decoder:inst22|WideNor7~0clkctrl decoder:inst22|alusrc } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.073 ns" { clock {} clock~combout {} fetch:inst|lpm_rom1:inst6|altsyncram:altsyncram_component|altsyncram_k481:auto_generated|ram_block1a0~porta_address_reg7 {} fetch:inst|lpm_rom1:inst6|altsyncram:altsyncram_component|altsyncram_k481:auto_generated|q_a[27] {} decoder:inst22|WideNor0~1 {} decoder:inst22|Equal0~0 {} decoder:inst22|WideOr3~0 {} decoder:inst22|WideNor7~0 {} decoder:inst22|WideNor7~0clkctrl {} decoder:inst22|alusrc {} } { 0.000ns 0.000ns 1.740ns 0.000ns 0.619ns 0.214ns 0.278ns 0.368ns 1.455ns 0.894ns } { 0.000ns 0.854ns 0.617ns 1.850ns 0.346ns 0.053ns 0.366ns 0.366ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "decoder.v" "" { Text "X:/cs154/decoder.v" 3 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "decoder.v" "" { Text "X:/cs154/decoder.v" 3 -1 0 } } { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.396 ns" { decoder:inst22|alusrc alu:inst8|Add0~11 alu:inst8|Add0~15 alu:inst8|Add0~19 alu:inst8|Add0~23 alu:inst8|Add0~26 alu:inst8|Mux5~1 lpm_mux0:inst17|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w5_n0_mux_dataout~2 regfile:inst5|lpm_dff3:s1|lpm_ff:lpm_ff_component|dffs[5]~feeder regfile:inst5|lpm_dff3:s1|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.396 ns" { decoder:inst22|alusrc {} alu:inst8|Add0~11 {} alu:inst8|Add0~15 {} alu:inst8|Add0~19 {} alu:inst8|Add0~23 {} alu:inst8|Add0~26 {} alu:inst8|Mux5~1 {} lpm_mux0:inst17|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w5_n0_mux_dataout~2 {} regfile:inst5|lpm_dff3:s1|lpm_ff:lpm_ff_component|dffs[5]~feeder {} regfile:inst5|lpm_dff3:s1|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.845ns 0.000ns 0.000ns 0.000ns 0.000ns 0.765ns 0.776ns 0.775ns 0.000ns } { 0.000ns 0.516ns 0.035ns 0.035ns 0.035ns 0.125ns 0.053ns 0.053ns 0.228ns 0.155ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.473 ns" { clock clock~clkctrl regfile:inst5|lpm_dff3:s1|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.473 ns" { clock {} clock~combout {} clock~clkctrl {} regfile:inst5|lpm_dff3:s1|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.000ns 0.343ns 0.658ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.073 ns" { clock fetch:inst|lpm_rom1:inst6|altsyncram:altsyncram_component|altsyncram_k481:auto_generated|ram_block1a0~porta_address_reg7 fetch:inst|lpm_rom1:inst6|altsyncram:altsyncram_component|altsyncram_k481:auto_generated|q_a[27] decoder:inst22|WideNor0~1 decoder:inst22|Equal0~0 decoder:inst22|WideOr3~0 decoder:inst22|WideNor7~0 decoder:inst22|WideNor7~0clkctrl decoder:inst22|alusrc } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.073 ns" { clock {} clock~combout {} fetch:inst|lpm_rom1:inst6|altsyncram:altsyncram_component|altsyncram_k481:auto_generated|ram_block1a0~porta_address_reg7 {} fetch:inst|lpm_rom1:inst6|altsyncram:altsyncram_component|altsyncram_k481:auto_generated|q_a[27] {} decoder:inst22|WideNor0~1 {} decoder:inst22|Equal0~0 {} decoder:inst22|WideOr3~0 {} decoder:inst22|WideNor7~0 {} decoder:inst22|WideNor7~0clkctrl {} decoder:inst22|alusrc {} } { 0.000ns 0.000ns 1.740ns 0.000ns 0.619ns 0.214ns 0.278ns 0.368ns 1.455ns 0.894ns } { 0.000ns 0.854ns 0.617ns 1.850ns 0.346ns 0.053ns 0.366ns 0.366ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clock 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clock\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "fetch:inst\|lpm_rom1:inst6\|altsyncram:altsyncram_component\|altsyncram_k481:auto_generated\|ram_block1a0~porta_address_reg0 decoder:inst22\|memwr clock 4.139 ns " "Info: Found hold time violation between source  pin or register \"fetch:inst\|lpm_rom1:inst6\|altsyncram:altsyncram_component\|altsyncram_k481:auto_generated\|ram_block1a0~porta_address_reg0\" and destination pin or register \"decoder:inst22\|memwr\" for clock \"clock\" (Hold time is 4.139 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.985 ns + Largest " "Info: + Largest clock skew is 6.985 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 10.060 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 10.060 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 9 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 9; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "../Project1.bdf" "" { Schematic "X:/Project1.bdf" { { 464 -104 64 480 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.740 ns) + CELL(0.617 ns) 3.211 ns fetch:inst\|lpm_rom1:inst6\|altsyncram:altsyncram_component\|altsyncram_k481:auto_generated\|ram_block1a0~porta_address_reg7 2 MEM M4K_X20_Y18 12 " "Info: 2: + IC(1.740 ns) + CELL(0.617 ns) = 3.211 ns; Loc. = M4K_X20_Y18; Fanout = 12; MEM Node = 'fetch:inst\|lpm_rom1:inst6\|altsyncram:altsyncram_component\|altsyncram_k481:auto_generated\|ram_block1a0~porta_address_reg7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.357 ns" { clock fetch:inst|lpm_rom1:inst6|altsyncram:altsyncram_component|altsyncram_k481:auto_generated|ram_block1a0~porta_address_reg7 } "NODE_NAME" } } { "db/altsyncram_k481.tdf" "" { Text "X:/cs154/db/altsyncram_k481.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.850 ns) 5.061 ns fetch:inst\|lpm_rom1:inst6\|altsyncram:altsyncram_component\|altsyncram_k481:auto_generated\|q_a\[27\] 3 MEM M4K_X20_Y18 8 " "Info: 3: + IC(0.000 ns) + CELL(1.850 ns) = 5.061 ns; Loc. = M4K_X20_Y18; Fanout = 8; MEM Node = 'fetch:inst\|lpm_rom1:inst6\|altsyncram:altsyncram_component\|altsyncram_k481:auto_generated\|q_a\[27\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.850 ns" { fetch:inst|lpm_rom1:inst6|altsyncram:altsyncram_component|altsyncram_k481:auto_generated|ram_block1a0~porta_address_reg7 fetch:inst|lpm_rom1:inst6|altsyncram:altsyncram_component|altsyncram_k481:auto_generated|q_a[27] } "NODE_NAME" } } { "db/altsyncram_k481.tdf" "" { Text "X:/cs154/db/altsyncram_k481.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.619 ns) + CELL(0.346 ns) 6.026 ns decoder:inst22\|WideNor0~1 4 COMB LCCOMB_X21_Y18_N10 2 " "Info: 4: + IC(0.619 ns) + CELL(0.346 ns) = 6.026 ns; Loc. = LCCOMB_X21_Y18_N10; Fanout = 2; COMB Node = 'decoder:inst22\|WideNor0~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.965 ns" { fetch:inst|lpm_rom1:inst6|altsyncram:altsyncram_component|altsyncram_k481:auto_generated|q_a[27] decoder:inst22|WideNor0~1 } "NODE_NAME" } } { "decoder.v" "" { Text "X:/cs154/decoder.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.214 ns) + CELL(0.053 ns) 6.293 ns decoder:inst22\|Equal0~0 5 COMB LCCOMB_X21_Y18_N30 2 " "Info: 5: + IC(0.214 ns) + CELL(0.053 ns) = 6.293 ns; Loc. = LCCOMB_X21_Y18_N30; Fanout = 2; COMB Node = 'decoder:inst22\|Equal0~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.267 ns" { decoder:inst22|WideNor0~1 decoder:inst22|Equal0~0 } "NODE_NAME" } } { "decoder.v" "" { Text "X:/cs154/decoder.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.278 ns) + CELL(0.366 ns) 6.937 ns decoder:inst22\|WideOr3~0 6 COMB LCCOMB_X21_Y18_N6 3 " "Info: 6: + IC(0.278 ns) + CELL(0.366 ns) = 6.937 ns; Loc. = LCCOMB_X21_Y18_N6; Fanout = 3; COMB Node = 'decoder:inst22\|WideOr3~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.644 ns" { decoder:inst22|Equal0~0 decoder:inst22|WideOr3~0 } "NODE_NAME" } } { "decoder.v" "" { Text "X:/cs154/decoder.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.366 ns) 7.671 ns decoder:inst22\|WideNor7~0 7 COMB LCCOMB_X22_Y18_N14 2 " "Info: 7: + IC(0.368 ns) + CELL(0.366 ns) = 7.671 ns; Loc. = LCCOMB_X22_Y18_N14; Fanout = 2; COMB Node = 'decoder:inst22\|WideNor7~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.734 ns" { decoder:inst22|WideOr3~0 decoder:inst22|WideNor7~0 } "NODE_NAME" } } { "decoder.v" "" { Text "X:/cs154/decoder.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.455 ns) + CELL(0.000 ns) 9.126 ns decoder:inst22\|WideNor7~0clkctrl 8 COMB CLKCTRL_G15 8 " "Info: 8: + IC(1.455 ns) + CELL(0.000 ns) = 9.126 ns; Loc. = CLKCTRL_G15; Fanout = 8; COMB Node = 'decoder:inst22\|WideNor7~0clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.455 ns" { decoder:inst22|WideNor7~0 decoder:inst22|WideNor7~0clkctrl } "NODE_NAME" } } { "decoder.v" "" { Text "X:/cs154/decoder.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.881 ns) + CELL(0.053 ns) 10.060 ns decoder:inst22\|memwr 9 REG LCCOMB_X21_Y18_N8 2 " "Info: 9: + IC(0.881 ns) + CELL(0.053 ns) = 10.060 ns; Loc. = LCCOMB_X21_Y18_N8; Fanout = 2; REG Node = 'decoder:inst22\|memwr'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.934 ns" { decoder:inst22|WideNor7~0clkctrl decoder:inst22|memwr } "NODE_NAME" } } { "decoder.v" "" { Text "X:/cs154/decoder.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.505 ns ( 44.78 % ) " "Info: Total cell delay = 4.505 ns ( 44.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.555 ns ( 55.22 % ) " "Info: Total interconnect delay = 5.555 ns ( 55.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.060 ns" { clock fetch:inst|lpm_rom1:inst6|altsyncram:altsyncram_component|altsyncram_k481:auto_generated|ram_block1a0~porta_address_reg7 fetch:inst|lpm_rom1:inst6|altsyncram:altsyncram_component|altsyncram_k481:auto_generated|q_a[27] decoder:inst22|WideNor0~1 decoder:inst22|Equal0~0 decoder:inst22|WideOr3~0 decoder:inst22|WideNor7~0 decoder:inst22|WideNor7~0clkctrl decoder:inst22|memwr } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.060 ns" { clock {} clock~combout {} fetch:inst|lpm_rom1:inst6|altsyncram:altsyncram_component|altsyncram_k481:auto_generated|ram_block1a0~porta_address_reg7 {} fetch:inst|lpm_rom1:inst6|altsyncram:altsyncram_component|altsyncram_k481:auto_generated|q_a[27] {} decoder:inst22|WideNor0~1 {} decoder:inst22|Equal0~0 {} decoder:inst22|WideOr3~0 {} decoder:inst22|WideNor7~0 {} decoder:inst22|WideNor7~0clkctrl {} decoder:inst22|memwr {} } { 0.000ns 0.000ns 1.740ns 0.000ns 0.619ns 0.214ns 0.278ns 0.368ns 1.455ns 0.881ns } { 0.000ns 0.854ns 0.617ns 1.850ns 0.346ns 0.053ns 0.366ns 0.366ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 3.075 ns - Shortest memory " "Info: - Shortest clock path from clock \"clock\" to source memory is 3.075 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 9 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 9; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "../Project1.bdf" "" { Schematic "X:/Project1.bdf" { { 464 -104 64 480 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.740 ns) + CELL(0.481 ns) 3.075 ns fetch:inst\|lpm_rom1:inst6\|altsyncram:altsyncram_component\|altsyncram_k481:auto_generated\|ram_block1a0~porta_address_reg0 2 MEM M4K_X20_Y18 12 " "Info: 2: + IC(1.740 ns) + CELL(0.481 ns) = 3.075 ns; Loc. = M4K_X20_Y18; Fanout = 12; MEM Node = 'fetch:inst\|lpm_rom1:inst6\|altsyncram:altsyncram_component\|altsyncram_k481:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.221 ns" { clock fetch:inst|lpm_rom1:inst6|altsyncram:altsyncram_component|altsyncram_k481:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_k481.tdf" "" { Text "X:/cs154/db/altsyncram_k481.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.335 ns ( 43.41 % ) " "Info: Total cell delay = 1.335 ns ( 43.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.740 ns ( 56.59 % ) " "Info: Total interconnect delay = 1.740 ns ( 56.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.075 ns" { clock fetch:inst|lpm_rom1:inst6|altsyncram:altsyncram_component|altsyncram_k481:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.075 ns" { clock {} clock~combout {} fetch:inst|lpm_rom1:inst6|altsyncram:altsyncram_component|altsyncram_k481:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 1.740ns } { 0.000ns 0.854ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.060 ns" { clock fetch:inst|lpm_rom1:inst6|altsyncram:altsyncram_component|altsyncram_k481:auto_generated|ram_block1a0~porta_address_reg7 fetch:inst|lpm_rom1:inst6|altsyncram:altsyncram_component|altsyncram_k481:auto_generated|q_a[27] decoder:inst22|WideNor0~1 decoder:inst22|Equal0~0 decoder:inst22|WideOr3~0 decoder:inst22|WideNor7~0 decoder:inst22|WideNor7~0clkctrl decoder:inst22|memwr } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.060 ns" { clock {} clock~combout {} fetch:inst|lpm_rom1:inst6|altsyncram:altsyncram_component|altsyncram_k481:auto_generated|ram_block1a0~porta_address_reg7 {} fetch:inst|lpm_rom1:inst6|altsyncram:altsyncram_component|altsyncram_k481:auto_generated|q_a[27] {} decoder:inst22|WideNor0~1 {} decoder:inst22|Equal0~0 {} decoder:inst22|WideOr3~0 {} decoder:inst22|WideNor7~0 {} decoder:inst22|WideNor7~0clkctrl {} decoder:inst22|memwr {} } { 0.000ns 0.000ns 1.740ns 0.000ns 0.619ns 0.214ns 0.278ns 0.368ns 1.455ns 0.881ns } { 0.000ns 0.854ns 0.617ns 1.850ns 0.346ns 0.053ns 0.366ns 0.366ns 0.000ns 0.053ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.075 ns" { clock fetch:inst|lpm_rom1:inst6|altsyncram:altsyncram_component|altsyncram_k481:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.075 ns" { clock {} clock~combout {} fetch:inst|lpm_rom1:inst6|altsyncram:altsyncram_component|altsyncram_k481:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 1.740ns } { 0.000ns 0.854ns 0.481ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.136 ns - " "Info: - Micro clock to output delay of source is 0.136 ns" {  } { { "db/altsyncram_k481.tdf" "" { Text "X:/cs154/db/altsyncram_k481.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.710 ns - Shortest memory register " "Info: - Shortest memory to register delay is 2.710 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fetch:inst\|lpm_rom1:inst6\|altsyncram:altsyncram_component\|altsyncram_k481:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M4K_X20_Y18 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X20_Y18; Fanout = 12; MEM Node = 'fetch:inst\|lpm_rom1:inst6\|altsyncram:altsyncram_component\|altsyncram_k481:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fetch:inst|lpm_rom1:inst6|altsyncram:altsyncram_component|altsyncram_k481:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_k481.tdf" "" { Text "X:/cs154/db/altsyncram_k481.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.850 ns) 1.850 ns fetch:inst\|lpm_rom1:inst6\|altsyncram:altsyncram_component\|altsyncram_k481:auto_generated\|q_a\[29\] 2 MEM M4K_X20_Y18 8 " "Info: 2: + IC(0.000 ns) + CELL(1.850 ns) = 1.850 ns; Loc. = M4K_X20_Y18; Fanout = 8; MEM Node = 'fetch:inst\|lpm_rom1:inst6\|altsyncram:altsyncram_component\|altsyncram_k481:auto_generated\|q_a\[29\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.850 ns" { fetch:inst|lpm_rom1:inst6|altsyncram:altsyncram_component|altsyncram_k481:auto_generated|ram_block1a0~porta_address_reg0 fetch:inst|lpm_rom1:inst6|altsyncram:altsyncram_component|altsyncram_k481:auto_generated|q_a[29] } "NODE_NAME" } } { "db/altsyncram_k481.tdf" "" { Text "X:/cs154/db/altsyncram_k481.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.053 ns) 2.213 ns decoder:inst22\|WideNor3~0 3 COMB LCCOMB_X21_Y18_N20 3 " "Info: 3: + IC(0.310 ns) + CELL(0.053 ns) = 2.213 ns; Loc. = LCCOMB_X21_Y18_N20; Fanout = 3; COMB Node = 'decoder:inst22\|WideNor3~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.363 ns" { fetch:inst|lpm_rom1:inst6|altsyncram:altsyncram_component|altsyncram_k481:auto_generated|q_a[29] decoder:inst22|WideNor3~0 } "NODE_NAME" } } { "decoder.v" "" { Text "X:/cs154/decoder.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.228 ns) 2.710 ns decoder:inst22\|memwr 4 REG LCCOMB_X21_Y18_N8 2 " "Info: 4: + IC(0.269 ns) + CELL(0.228 ns) = 2.710 ns; Loc. = LCCOMB_X21_Y18_N8; Fanout = 2; REG Node = 'decoder:inst22\|memwr'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.497 ns" { decoder:inst22|WideNor3~0 decoder:inst22|memwr } "NODE_NAME" } } { "decoder.v" "" { Text "X:/cs154/decoder.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.131 ns ( 78.63 % ) " "Info: Total cell delay = 2.131 ns ( 78.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.579 ns ( 21.37 % ) " "Info: Total interconnect delay = 0.579 ns ( 21.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.710 ns" { fetch:inst|lpm_rom1:inst6|altsyncram:altsyncram_component|altsyncram_k481:auto_generated|ram_block1a0~porta_address_reg0 fetch:inst|lpm_rom1:inst6|altsyncram:altsyncram_component|altsyncram_k481:auto_generated|q_a[29] decoder:inst22|WideNor3~0 decoder:inst22|memwr } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.710 ns" { fetch:inst|lpm_rom1:inst6|altsyncram:altsyncram_component|altsyncram_k481:auto_generated|ram_block1a0~porta_address_reg0 {} fetch:inst|lpm_rom1:inst6|altsyncram:altsyncram_component|altsyncram_k481:auto_generated|q_a[29] {} decoder:inst22|WideNor3~0 {} decoder:inst22|memwr {} } { 0.000ns 0.000ns 0.310ns 0.269ns } { 0.000ns 1.850ns 0.053ns 0.228ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "decoder.v" "" { Text "X:/cs154/decoder.v" 3 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "db/altsyncram_k481.tdf" "" { Text "X:/cs154/db/altsyncram_k481.tdf" 34 2 0 } } { "decoder.v" "" { Text "X:/cs154/decoder.v" 3 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.060 ns" { clock fetch:inst|lpm_rom1:inst6|altsyncram:altsyncram_component|altsyncram_k481:auto_generated|ram_block1a0~porta_address_reg7 fetch:inst|lpm_rom1:inst6|altsyncram:altsyncram_component|altsyncram_k481:auto_generated|q_a[27] decoder:inst22|WideNor0~1 decoder:inst22|Equal0~0 decoder:inst22|WideOr3~0 decoder:inst22|WideNor7~0 decoder:inst22|WideNor7~0clkctrl decoder:inst22|memwr } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.060 ns" { clock {} clock~combout {} fetch:inst|lpm_rom1:inst6|altsyncram:altsyncram_component|altsyncram_k481:auto_generated|ram_block1a0~porta_address_reg7 {} fetch:inst|lpm_rom1:inst6|altsyncram:altsyncram_component|altsyncram_k481:auto_generated|q_a[27] {} decoder:inst22|WideNor0~1 {} decoder:inst22|Equal0~0 {} decoder:inst22|WideOr3~0 {} decoder:inst22|WideNor7~0 {} decoder:inst22|WideNor7~0clkctrl {} decoder:inst22|memwr {} } { 0.000ns 0.000ns 1.740ns 0.000ns 0.619ns 0.214ns 0.278ns 0.368ns 1.455ns 0.881ns } { 0.000ns 0.854ns 0.617ns 1.850ns 0.346ns 0.053ns 0.366ns 0.366ns 0.000ns 0.053ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.075 ns" { clock fetch:inst|lpm_rom1:inst6|altsyncram:altsyncram_component|altsyncram_k481:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.075 ns" { clock {} clock~combout {} fetch:inst|lpm_rom1:inst6|altsyncram:altsyncram_component|altsyncram_k481:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 1.740ns } { 0.000ns 0.854ns 0.481ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.710 ns" { fetch:inst|lpm_rom1:inst6|altsyncram:altsyncram_component|altsyncram_k481:auto_generated|ram_block1a0~porta_address_reg0 fetch:inst|lpm_rom1:inst6|altsyncram:altsyncram_component|altsyncram_k481:auto_generated|q_a[29] decoder:inst22|WideNor3~0 decoder:inst22|memwr } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.710 ns" { fetch:inst|lpm_rom1:inst6|altsyncram:altsyncram_component|altsyncram_k481:auto_generated|ram_block1a0~porta_address_reg0 {} fetch:inst|lpm_rom1:inst6|altsyncram:altsyncram_component|altsyncram_k481:auto_generated|q_a[29] {} decoder:inst22|WideNor3~0 {} decoder:inst22|memwr {} } { 0.000ns 0.000ns 0.310ns 0.269ns } { 0.000ns 1.850ns 0.053ns 0.228ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "regfile:inst5\|lpm_dff3:v1\|lpm_ff:lpm_ff_component\|dffs\[5\] reset clock 4.634 ns register " "Info: tsu for register \"regfile:inst5\|lpm_dff3:v1\|lpm_ff:lpm_ff_component\|dffs\[5\]\" (data pin = \"reset\", clock pin = \"clock\") is 4.634 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.034 ns + Longest pin register " "Info: + Longest pin to register delay is 7.034 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns reset 1 PIN PIN_M21 261 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 261; PIN Node = 'reset'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "../Project1.bdf" "" { Schematic "X:/Project1.bdf" { { 256 -200 -32 272 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.773 ns) + CELL(0.397 ns) 7.034 ns regfile:inst5\|lpm_dff3:v1\|lpm_ff:lpm_ff_component\|dffs\[5\] 2 REG LCFF_X25_Y13_N5 2 " "Info: 2: + IC(5.773 ns) + CELL(0.397 ns) = 7.034 ns; Loc. = LCFF_X25_Y13_N5; Fanout = 2; REG Node = 'regfile:inst5\|lpm_dff3:v1\|lpm_ff:lpm_ff_component\|dffs\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.170 ns" { reset regfile:inst5|lpm_dff3:v1|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.261 ns ( 17.93 % ) " "Info: Total cell delay = 1.261 ns ( 17.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.773 ns ( 82.07 % ) " "Info: Total interconnect delay = 5.773 ns ( 82.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.034 ns" { reset regfile:inst5|lpm_dff3:v1|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.034 ns" { reset {} reset~combout {} regfile:inst5|lpm_dff3:v1|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.000ns 5.773ns } { 0.000ns 0.864ns 0.397ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.490 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.490 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 9 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 9; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "../Project1.bdf" "" { Schematic "X:/Project1.bdf" { { 464 -104 64 480 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 295 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 295; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "../Project1.bdf" "" { Schematic "X:/Project1.bdf" { { 464 -104 64 480 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.618 ns) 2.490 ns regfile:inst5\|lpm_dff3:v1\|lpm_ff:lpm_ff_component\|dffs\[5\] 3 REG LCFF_X25_Y13_N5 2 " "Info: 3: + IC(0.675 ns) + CELL(0.618 ns) = 2.490 ns; Loc. = LCFF_X25_Y13_N5; Fanout = 2; REG Node = 'regfile:inst5\|lpm_dff3:v1\|lpm_ff:lpm_ff_component\|dffs\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.293 ns" { clock~clkctrl regfile:inst5|lpm_dff3:v1|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.12 % ) " "Info: Total cell delay = 1.472 ns ( 59.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.018 ns ( 40.88 % ) " "Info: Total interconnect delay = 1.018 ns ( 40.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { clock clock~clkctrl regfile:inst5|lpm_dff3:v1|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.490 ns" { clock {} clock~combout {} clock~clkctrl {} regfile:inst5|lpm_dff3:v1|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.000ns 0.343ns 0.675ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.034 ns" { reset regfile:inst5|lpm_dff3:v1|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.034 ns" { reset {} reset~combout {} regfile:inst5|lpm_dff3:v1|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.000ns 5.773ns } { 0.000ns 0.864ns 0.397ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { clock clock~clkctrl regfile:inst5|lpm_dff3:v1|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.490 ns" { clock {} clock~combout {} clock~clkctrl {} regfile:inst5|lpm_dff3:v1|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.000ns 0.343ns 0.675ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock result\[0\] decoder:inst22\|alusrc 17.152 ns register " "Info: tco from clock \"clock\" to destination pin \"result\[0\]\" through register \"decoder:inst22\|alusrc\" is 17.152 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 10.073 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 10.073 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 9 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 9; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "../Project1.bdf" "" { Schematic "X:/Project1.bdf" { { 464 -104 64 480 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.740 ns) + CELL(0.617 ns) 3.211 ns fetch:inst\|lpm_rom1:inst6\|altsyncram:altsyncram_component\|altsyncram_k481:auto_generated\|ram_block1a0~porta_address_reg7 2 MEM M4K_X20_Y18 12 " "Info: 2: + IC(1.740 ns) + CELL(0.617 ns) = 3.211 ns; Loc. = M4K_X20_Y18; Fanout = 12; MEM Node = 'fetch:inst\|lpm_rom1:inst6\|altsyncram:altsyncram_component\|altsyncram_k481:auto_generated\|ram_block1a0~porta_address_reg7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.357 ns" { clock fetch:inst|lpm_rom1:inst6|altsyncram:altsyncram_component|altsyncram_k481:auto_generated|ram_block1a0~porta_address_reg7 } "NODE_NAME" } } { "db/altsyncram_k481.tdf" "" { Text "X:/cs154/db/altsyncram_k481.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.850 ns) 5.061 ns fetch:inst\|lpm_rom1:inst6\|altsyncram:altsyncram_component\|altsyncram_k481:auto_generated\|q_a\[27\] 3 MEM M4K_X20_Y18 8 " "Info: 3: + IC(0.000 ns) + CELL(1.850 ns) = 5.061 ns; Loc. = M4K_X20_Y18; Fanout = 8; MEM Node = 'fetch:inst\|lpm_rom1:inst6\|altsyncram:altsyncram_component\|altsyncram_k481:auto_generated\|q_a\[27\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.850 ns" { fetch:inst|lpm_rom1:inst6|altsyncram:altsyncram_component|altsyncram_k481:auto_generated|ram_block1a0~porta_address_reg7 fetch:inst|lpm_rom1:inst6|altsyncram:altsyncram_component|altsyncram_k481:auto_generated|q_a[27] } "NODE_NAME" } } { "db/altsyncram_k481.tdf" "" { Text "X:/cs154/db/altsyncram_k481.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.619 ns) + CELL(0.346 ns) 6.026 ns decoder:inst22\|WideNor0~1 4 COMB LCCOMB_X21_Y18_N10 2 " "Info: 4: + IC(0.619 ns) + CELL(0.346 ns) = 6.026 ns; Loc. = LCCOMB_X21_Y18_N10; Fanout = 2; COMB Node = 'decoder:inst22\|WideNor0~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.965 ns" { fetch:inst|lpm_rom1:inst6|altsyncram:altsyncram_component|altsyncram_k481:auto_generated|q_a[27] decoder:inst22|WideNor0~1 } "NODE_NAME" } } { "decoder.v" "" { Text "X:/cs154/decoder.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.214 ns) + CELL(0.053 ns) 6.293 ns decoder:inst22\|Equal0~0 5 COMB LCCOMB_X21_Y18_N30 2 " "Info: 5: + IC(0.214 ns) + CELL(0.053 ns) = 6.293 ns; Loc. = LCCOMB_X21_Y18_N30; Fanout = 2; COMB Node = 'decoder:inst22\|Equal0~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.267 ns" { decoder:inst22|WideNor0~1 decoder:inst22|Equal0~0 } "NODE_NAME" } } { "decoder.v" "" { Text "X:/cs154/decoder.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.278 ns) + CELL(0.366 ns) 6.937 ns decoder:inst22\|WideOr3~0 6 COMB LCCOMB_X21_Y18_N6 3 " "Info: 6: + IC(0.278 ns) + CELL(0.366 ns) = 6.937 ns; Loc. = LCCOMB_X21_Y18_N6; Fanout = 3; COMB Node = 'decoder:inst22\|WideOr3~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.644 ns" { decoder:inst22|Equal0~0 decoder:inst22|WideOr3~0 } "NODE_NAME" } } { "decoder.v" "" { Text "X:/cs154/decoder.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.366 ns) 7.671 ns decoder:inst22\|WideNor7~0 7 COMB LCCOMB_X22_Y18_N14 2 " "Info: 7: + IC(0.368 ns) + CELL(0.366 ns) = 7.671 ns; Loc. = LCCOMB_X22_Y18_N14; Fanout = 2; COMB Node = 'decoder:inst22\|WideNor7~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.734 ns" { decoder:inst22|WideOr3~0 decoder:inst22|WideNor7~0 } "NODE_NAME" } } { "decoder.v" "" { Text "X:/cs154/decoder.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.455 ns) + CELL(0.000 ns) 9.126 ns decoder:inst22\|WideNor7~0clkctrl 8 COMB CLKCTRL_G15 8 " "Info: 8: + IC(1.455 ns) + CELL(0.000 ns) = 9.126 ns; Loc. = CLKCTRL_G15; Fanout = 8; COMB Node = 'decoder:inst22\|WideNor7~0clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.455 ns" { decoder:inst22|WideNor7~0 decoder:inst22|WideNor7~0clkctrl } "NODE_NAME" } } { "decoder.v" "" { Text "X:/cs154/decoder.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.894 ns) + CELL(0.053 ns) 10.073 ns decoder:inst22\|alusrc 9 REG LCCOMB_X26_Y15_N22 34 " "Info: 9: + IC(0.894 ns) + CELL(0.053 ns) = 10.073 ns; Loc. = LCCOMB_X26_Y15_N22; Fanout = 34; REG Node = 'decoder:inst22\|alusrc'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.947 ns" { decoder:inst22|WideNor7~0clkctrl decoder:inst22|alusrc } "NODE_NAME" } } { "decoder.v" "" { Text "X:/cs154/decoder.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.505 ns ( 44.72 % ) " "Info: Total cell delay = 4.505 ns ( 44.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.568 ns ( 55.28 % ) " "Info: Total interconnect delay = 5.568 ns ( 55.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.073 ns" { clock fetch:inst|lpm_rom1:inst6|altsyncram:altsyncram_component|altsyncram_k481:auto_generated|ram_block1a0~porta_address_reg7 fetch:inst|lpm_rom1:inst6|altsyncram:altsyncram_component|altsyncram_k481:auto_generated|q_a[27] decoder:inst22|WideNor0~1 decoder:inst22|Equal0~0 decoder:inst22|WideOr3~0 decoder:inst22|WideNor7~0 decoder:inst22|WideNor7~0clkctrl decoder:inst22|alusrc } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.073 ns" { clock {} clock~combout {} fetch:inst|lpm_rom1:inst6|altsyncram:altsyncram_component|altsyncram_k481:auto_generated|ram_block1a0~porta_address_reg7 {} fetch:inst|lpm_rom1:inst6|altsyncram:altsyncram_component|altsyncram_k481:auto_generated|q_a[27] {} decoder:inst22|WideNor0~1 {} decoder:inst22|Equal0~0 {} decoder:inst22|WideOr3~0 {} decoder:inst22|WideNor7~0 {} decoder:inst22|WideNor7~0clkctrl {} decoder:inst22|alusrc {} } { 0.000ns 0.000ns 1.740ns 0.000ns 0.619ns 0.214ns 0.278ns 0.368ns 1.455ns 0.894ns } { 0.000ns 0.854ns 0.617ns 1.850ns 0.346ns 0.053ns 0.366ns 0.366ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "decoder.v" "" { Text "X:/cs154/decoder.v" 3 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.079 ns + Longest register pin " "Info: + Longest register to pin delay is 7.079 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns decoder:inst22\|alusrc 1 REG LCCOMB_X26_Y15_N22 34 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X26_Y15_N22; Fanout = 34; REG Node = 'decoder:inst22\|alusrc'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { decoder:inst22|alusrc } "NODE_NAME" } } { "decoder.v" "" { Text "X:/cs154/decoder.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.857 ns) + CELL(0.154 ns) 1.011 ns lpm_mux4:inst18\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|l1_w6_n0_mux_dataout~2 2 COMB LCCOMB_X26_Y13_N12 4 " "Info: 2: + IC(0.857 ns) + CELL(0.154 ns) = 1.011 ns; Loc. = LCCOMB_X26_Y13_N12; Fanout = 4; COMB Node = 'lpm_mux4:inst18\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|l1_w6_n0_mux_dataout~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.011 ns" { decoder:inst22|alusrc lpm_mux4:inst18|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w6_n0_mux_dataout~2 } "NODE_NAME" } } { "db/mux_unc.tdf" "" { Text "X:/cs154/db/mux_unc.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.638 ns) + CELL(0.154 ns) 1.803 ns alu:inst8\|LessThan0~1 3 COMB LCCOMB_X26_Y15_N28 1 " "Info: 3: + IC(0.638 ns) + CELL(0.154 ns) = 1.803 ns; Loc. = LCCOMB_X26_Y15_N28; Fanout = 1; COMB Node = 'alu:inst8\|LessThan0~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.792 ns" { lpm_mux4:inst18|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w6_n0_mux_dataout~2 alu:inst8|LessThan0~1 } "NODE_NAME" } } { "alu.v" "" { Text "X:/cs154/alu.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.228 ns) 2.278 ns alu:inst8\|LessThan0~4 4 COMB LCCOMB_X26_Y15_N6 2 " "Info: 4: + IC(0.247 ns) + CELL(0.228 ns) = 2.278 ns; Loc. = LCCOMB_X26_Y15_N6; Fanout = 2; COMB Node = 'alu:inst8\|LessThan0~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.475 ns" { alu:inst8|LessThan0~1 alu:inst8|LessThan0~4 } "NODE_NAME" } } { "alu.v" "" { Text "X:/cs154/alu.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.560 ns) + CELL(0.053 ns) 2.891 ns alu:inst8\|Mux0~1DUPLICATE 5 COMB LCCOMB_X25_Y16_N26 2 " "Info: 5: + IC(0.560 ns) + CELL(0.053 ns) = 2.891 ns; Loc. = LCCOMB_X25_Y16_N26; Fanout = 2; COMB Node = 'alu:inst8\|Mux0~1DUPLICATE'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.613 ns" { alu:inst8|LessThan0~4 alu:inst8|Mux0~1DUPLICATE } "NODE_NAME" } } { "alu.v" "" { Text "X:/cs154/alu.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.206 ns) + CELL(0.053 ns) 3.150 ns lpm_mux0:inst17\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|l1_w0_n0_mux_dataout~2 6 COMB LCCOMB_X25_Y16_N20 32 " "Info: 6: + IC(0.206 ns) + CELL(0.053 ns) = 3.150 ns; Loc. = LCCOMB_X25_Y16_N20; Fanout = 32; COMB Node = 'lpm_mux0:inst17\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|l1_w0_n0_mux_dataout~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.259 ns" { alu:inst8|Mux0~1DUPLICATE lpm_mux0:inst17|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w0_n0_mux_dataout~2 } "NODE_NAME" } } { "db/mux_unc.tdf" "" { Text "X:/cs154/db/mux_unc.tdf" 29 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.815 ns) + CELL(2.114 ns) 7.079 ns result\[0\] 7 PIN PIN_N7 0 " "Info: 7: + IC(1.815 ns) + CELL(2.114 ns) = 7.079 ns; Loc. = PIN_N7; Fanout = 0; PIN Node = 'result\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.929 ns" { lpm_mux0:inst17|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w0_n0_mux_dataout~2 result[0] } "NODE_NAME" } } { "../Project1.bdf" "" { Schematic "X:/Project1.bdf" { { 664 832 1008 680 "result\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.756 ns ( 38.93 % ) " "Info: Total cell delay = 2.756 ns ( 38.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.323 ns ( 61.07 % ) " "Info: Total interconnect delay = 4.323 ns ( 61.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.079 ns" { decoder:inst22|alusrc lpm_mux4:inst18|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w6_n0_mux_dataout~2 alu:inst8|LessThan0~1 alu:inst8|LessThan0~4 alu:inst8|Mux0~1DUPLICATE lpm_mux0:inst17|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w0_n0_mux_dataout~2 result[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.079 ns" { decoder:inst22|alusrc {} lpm_mux4:inst18|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w6_n0_mux_dataout~2 {} alu:inst8|LessThan0~1 {} alu:inst8|LessThan0~4 {} alu:inst8|Mux0~1DUPLICATE {} lpm_mux0:inst17|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w0_n0_mux_dataout~2 {} result[0] {} } { 0.000ns 0.857ns 0.638ns 0.247ns 0.560ns 0.206ns 1.815ns } { 0.000ns 0.154ns 0.154ns 0.228ns 0.053ns 0.053ns 2.114ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.073 ns" { clock fetch:inst|lpm_rom1:inst6|altsyncram:altsyncram_component|altsyncram_k481:auto_generated|ram_block1a0~porta_address_reg7 fetch:inst|lpm_rom1:inst6|altsyncram:altsyncram_component|altsyncram_k481:auto_generated|q_a[27] decoder:inst22|WideNor0~1 decoder:inst22|Equal0~0 decoder:inst22|WideOr3~0 decoder:inst22|WideNor7~0 decoder:inst22|WideNor7~0clkctrl decoder:inst22|alusrc } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.073 ns" { clock {} clock~combout {} fetch:inst|lpm_rom1:inst6|altsyncram:altsyncram_component|altsyncram_k481:auto_generated|ram_block1a0~porta_address_reg7 {} fetch:inst|lpm_rom1:inst6|altsyncram:altsyncram_component|altsyncram_k481:auto_generated|q_a[27] {} decoder:inst22|WideNor0~1 {} decoder:inst22|Equal0~0 {} decoder:inst22|WideOr3~0 {} decoder:inst22|WideNor7~0 {} decoder:inst22|WideNor7~0clkctrl {} decoder:inst22|alusrc {} } { 0.000ns 0.000ns 1.740ns 0.000ns 0.619ns 0.214ns 0.278ns 0.368ns 1.455ns 0.894ns } { 0.000ns 0.854ns 0.617ns 1.850ns 0.346ns 0.053ns 0.366ns 0.366ns 0.000ns 0.053ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.079 ns" { decoder:inst22|alusrc lpm_mux4:inst18|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w6_n0_mux_dataout~2 alu:inst8|LessThan0~1 alu:inst8|LessThan0~4 alu:inst8|Mux0~1DUPLICATE lpm_mux0:inst17|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w0_n0_mux_dataout~2 result[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.079 ns" { decoder:inst22|alusrc {} lpm_mux4:inst18|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w6_n0_mux_dataout~2 {} alu:inst8|LessThan0~1 {} alu:inst8|LessThan0~4 {} alu:inst8|Mux0~1DUPLICATE {} lpm_mux0:inst17|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w0_n0_mux_dataout~2 {} result[0] {} } { 0.000ns 0.857ns 0.638ns 0.247ns 0.560ns 0.206ns 1.815ns } { 0.000ns 0.154ns 0.154ns 0.228ns 0.053ns 0.053ns 2.114ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "reset Addr\[2\] 9.578 ns Longest " "Info: Longest tpd from source pin \"reset\" to destination pin \"Addr\[2\]\" is 9.578 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns reset 1 PIN PIN_M21 261 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 261; PIN Node = 'reset'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "../Project1.bdf" "" { Schematic "X:/Project1.bdf" { { 256 -200 -32 272 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.270 ns) + CELL(0.357 ns) 5.491 ns fetch:inst\|lpm_mux0:inst4\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|l1_w2_n0_mux_dataout~1 2 COMB LCCOMB_X21_Y19_N10 4 " "Info: 2: + IC(4.270 ns) + CELL(0.357 ns) = 5.491 ns; Loc. = LCCOMB_X21_Y19_N10; Fanout = 4; COMB Node = 'fetch:inst\|lpm_mux0:inst4\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|l1_w2_n0_mux_dataout~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.627 ns" { reset fetch:inst|lpm_mux0:inst4|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w2_n0_mux_dataout~1 } "NODE_NAME" } } { "db/mux_unc.tdf" "" { Text "X:/cs154/db/mux_unc.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.041 ns) + CELL(2.046 ns) 9.578 ns Addr\[2\] 3 PIN PIN_AA10 0 " "Info: 3: + IC(2.041 ns) + CELL(2.046 ns) = 9.578 ns; Loc. = PIN_AA10; Fanout = 0; PIN Node = 'Addr\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.087 ns" { fetch:inst|lpm_mux0:inst4|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w2_n0_mux_dataout~1 Addr[2] } "NODE_NAME" } } { "../Project1.bdf" "" { Schematic "X:/Project1.bdf" { { 344 216 392 360 "Addr\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.267 ns ( 34.11 % ) " "Info: Total cell delay = 3.267 ns ( 34.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.311 ns ( 65.89 % ) " "Info: Total interconnect delay = 6.311 ns ( 65.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.578 ns" { reset fetch:inst|lpm_mux0:inst4|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w2_n0_mux_dataout~1 Addr[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.578 ns" { reset {} reset~combout {} fetch:inst|lpm_mux0:inst4|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w2_n0_mux_dataout~1 {} Addr[2] {} } { 0.000ns 0.000ns 4.270ns 2.041ns } { 0.000ns 0.864ns 0.357ns 2.046ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "regfile:inst5\|lpm_dff3:t6\|lpm_ff:lpm_ff_component\|dffs\[5\] reset clock -2.778 ns register " "Info: th for register \"regfile:inst5\|lpm_dff3:t6\|lpm_ff:lpm_ff_component\|dffs\[5\]\" (data pin = \"reset\", clock pin = \"clock\") is -2.778 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.474 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.474 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 9 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 9; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "../Project1.bdf" "" { Schematic "X:/Project1.bdf" { { 464 -104 64 480 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 295 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 295; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "../Project1.bdf" "" { Schematic "X:/Project1.bdf" { { 464 -104 64 480 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.659 ns) + CELL(0.618 ns) 2.474 ns regfile:inst5\|lpm_dff3:t6\|lpm_ff:lpm_ff_component\|dffs\[5\] 3 REG LCFF_X22_Y16_N7 2 " "Info: 3: + IC(0.659 ns) + CELL(0.618 ns) = 2.474 ns; Loc. = LCFF_X22_Y16_N7; Fanout = 2; REG Node = 'regfile:inst5\|lpm_dff3:t6\|lpm_ff:lpm_ff_component\|dffs\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.277 ns" { clock~clkctrl regfile:inst5|lpm_dff3:t6|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.50 % ) " "Info: Total cell delay = 1.472 ns ( 59.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.002 ns ( 40.50 % ) " "Info: Total interconnect delay = 1.002 ns ( 40.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.474 ns" { clock clock~clkctrl regfile:inst5|lpm_dff3:t6|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.474 ns" { clock {} clock~combout {} clock~clkctrl {} regfile:inst5|lpm_dff3:t6|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.000ns 0.343ns 0.659ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.401 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.401 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns reset 1 PIN PIN_M21 261 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 261; PIN Node = 'reset'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "../Project1.bdf" "" { Schematic "X:/Project1.bdf" { { 256 -200 -32 272 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.140 ns) + CELL(0.397 ns) 5.401 ns regfile:inst5\|lpm_dff3:t6\|lpm_ff:lpm_ff_component\|dffs\[5\] 2 REG LCFF_X22_Y16_N7 2 " "Info: 2: + IC(4.140 ns) + CELL(0.397 ns) = 5.401 ns; Loc. = LCFF_X22_Y16_N7; Fanout = 2; REG Node = 'regfile:inst5\|lpm_dff3:t6\|lpm_ff:lpm_ff_component\|dffs\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.537 ns" { reset regfile:inst5|lpm_dff3:t6|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.261 ns ( 23.35 % ) " "Info: Total cell delay = 1.261 ns ( 23.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.140 ns ( 76.65 % ) " "Info: Total interconnect delay = 4.140 ns ( 76.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.401 ns" { reset regfile:inst5|lpm_dff3:t6|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.401 ns" { reset {} reset~combout {} regfile:inst5|lpm_dff3:t6|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.000ns 4.140ns } { 0.000ns 0.864ns 0.397ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.474 ns" { clock clock~clkctrl regfile:inst5|lpm_dff3:t6|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.474 ns" { clock {} clock~combout {} clock~clkctrl {} regfile:inst5|lpm_dff3:t6|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.000ns 0.343ns 0.659ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.401 ns" { reset regfile:inst5|lpm_dff3:t6|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.401 ns" { reset {} reset~combout {} regfile:inst5|lpm_dff3:t6|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.000ns 4.140ns } { 0.000ns 0.864ns 0.397ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 14 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "147 " "Info: Peak virtual memory: 147 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 22 14:23:51 2011 " "Info: Processing ended: Fri Apr 22 14:23:51 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
