// Seed: 2030765367
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  output wire id_5;
  output wor id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire  id_8 = id_6;
  wand  id_9;
  logic id_10;
  ;
  assign id_4 = 1;
  wire id_11;
  wire id_12 = id_8, id_13;
  assign id_9#(.id_10(-1 * (~1) == 1)) = -1 ? (-1) == id_1 : 1;
  wire id_14;
  wire id_15;
  wire [1 : -1] id_16;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wand id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  module_0 modCall_1 (
      id_1,
      id_6,
      id_6,
      id_3,
      id_6,
      id_1,
      id_6
  );
  input wire id_2;
  inout wire id_1;
  logic id_8;
  assign id_6 = ~id_1 & id_4;
endmodule
