<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p33" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_33{left:789px;bottom:68px;letter-spacing:0.08px;word-spacing:0.01px;}
#t2_33{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_33{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_33{left:79px;bottom:998px;letter-spacing:-0.16px;}
#t5_33{left:141px;bottom:998px;letter-spacing:-0.18px;}
#t6_33{left:190px;bottom:998px;letter-spacing:-0.14px;}
#t7_33{left:425px;bottom:998px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t8_33{left:690px;bottom:998px;letter-spacing:-0.11px;}
#t9_33{left:690px;bottom:981px;}
#ta_33{left:79px;bottom:956px;letter-spacing:-0.17px;}
#tb_33{left:141px;bottom:956px;letter-spacing:-0.18px;}
#tc_33{left:190px;bottom:956px;letter-spacing:-0.14px;}
#td_33{left:425px;bottom:956px;letter-spacing:-0.12px;word-spacing:0.01px;}
#te_33{left:690px;bottom:956px;letter-spacing:-0.11px;}
#tf_33{left:690px;bottom:940px;}
#tg_33{left:77px;bottom:915px;letter-spacing:-0.15px;}
#th_33{left:79px;bottom:898px;letter-spacing:-0.13px;}
#ti_33{left:139px;bottom:915px;letter-spacing:-0.14px;}
#tj_33{left:141px;bottom:898px;letter-spacing:-0.17px;}
#tk_33{left:190px;bottom:915px;letter-spacing:-0.14px;}
#tl_33{left:690px;bottom:915px;letter-spacing:-0.14px;}
#tm_33{left:737px;bottom:922px;}
#tn_33{left:79px;bottom:874px;letter-spacing:-0.17px;}
#to_33{left:141px;bottom:874px;letter-spacing:-0.18px;}
#tp_33{left:190px;bottom:874px;letter-spacing:-0.15px;}
#tq_33{left:425px;bottom:874px;letter-spacing:-0.12px;}
#tr_33{left:425px;bottom:852px;letter-spacing:-0.12px;}
#ts_33{left:425px;bottom:836px;letter-spacing:-0.12px;}
#tt_33{left:190px;bottom:811px;}
#tu_33{left:425px;bottom:811px;letter-spacing:-0.11px;}
#tv_33{left:425px;bottom:790px;letter-spacing:-0.11px;}
#tw_33{left:425px;bottom:773px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tx_33{left:425px;bottom:756px;letter-spacing:-0.11px;}
#ty_33{left:190px;bottom:732px;}
#tz_33{left:425px;bottom:732px;letter-spacing:-0.12px;}
#t10_33{left:425px;bottom:710px;letter-spacing:-0.11px;}
#t11_33{left:425px;bottom:694px;letter-spacing:-0.11px;}
#t12_33{left:425px;bottom:677px;letter-spacing:-0.11px;}
#t13_33{left:190px;bottom:652px;}
#t14_33{left:425px;bottom:652px;letter-spacing:-0.12px;}
#t15_33{left:425px;bottom:631px;letter-spacing:-0.11px;word-spacing:-1.14px;}
#t16_33{left:425px;bottom:614px;letter-spacing:-0.12px;}
#t17_33{left:425px;bottom:597px;letter-spacing:-0.11px;}
#t18_33{left:425px;bottom:580px;letter-spacing:-0.11px;}
#t19_33{left:190px;bottom:556px;letter-spacing:-0.14px;}
#t1a_33{left:425px;bottom:556px;letter-spacing:-0.14px;}
#t1b_33{left:77px;bottom:532px;letter-spacing:-0.14px;}
#t1c_33{left:79px;bottom:515px;letter-spacing:-0.16px;}
#t1d_33{left:139px;bottom:532px;letter-spacing:-0.14px;}
#t1e_33{left:141px;bottom:515px;letter-spacing:-0.17px;}
#t1f_33{left:190px;bottom:532px;letter-spacing:-0.14px;}
#t1g_33{left:690px;bottom:532px;letter-spacing:-0.14px;}
#t1h_33{left:737px;bottom:538px;}
#t1i_33{left:79px;bottom:490px;letter-spacing:-0.17px;}
#t1j_33{left:141px;bottom:490px;letter-spacing:-0.18px;}
#t1k_33{left:190px;bottom:490px;letter-spacing:-0.14px;}
#t1l_33{left:425px;bottom:490px;letter-spacing:-0.12px;}
#t1m_33{left:425px;bottom:469px;letter-spacing:-0.11px;word-spacing:-0.64px;}
#t1n_33{left:425px;bottom:452px;letter-spacing:-0.11px;}
#t1o_33{left:690px;bottom:490px;letter-spacing:-0.14px;}
#t1p_33{left:190px;bottom:428px;letter-spacing:-0.13px;}
#t1q_33{left:425px;bottom:428px;letter-spacing:-0.12px;}
#t1r_33{left:190px;bottom:403px;letter-spacing:-0.14px;}
#t1s_33{left:425px;bottom:403px;letter-spacing:-0.14px;}
#t1t_33{left:79px;bottom:379px;letter-spacing:-0.17px;}
#t1u_33{left:141px;bottom:379px;letter-spacing:-0.18px;}
#t1v_33{left:190px;bottom:379px;letter-spacing:-0.14px;}
#t1w_33{left:425px;bottom:379px;letter-spacing:-0.12px;}
#t1x_33{left:425px;bottom:357px;letter-spacing:-0.12px;}
#t1y_33{left:425px;bottom:341px;letter-spacing:-0.12px;word-spacing:-0.29px;}
#t1z_33{left:425px;bottom:324px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t20_33{left:425px;bottom:307px;letter-spacing:-0.11px;}
#t21_33{left:425px;bottom:290px;letter-spacing:-0.11px;}
#t22_33{left:690px;bottom:379px;letter-spacing:-0.14px;}
#t23_33{left:190px;bottom:266px;letter-spacing:-0.15px;}
#t24_33{left:425px;bottom:266px;letter-spacing:-0.12px;}
#t25_33{left:190px;bottom:241px;letter-spacing:-0.14px;}
#t26_33{left:425px;bottom:241px;letter-spacing:-0.14px;}
#t27_33{left:190px;bottom:217px;letter-spacing:-0.17px;}
#t28_33{left:425px;bottom:217px;letter-spacing:-0.12px;}
#t29_33{left:425px;bottom:200px;letter-spacing:-0.12px;}
#t2a_33{left:425px;bottom:179px;letter-spacing:-0.11px;}
#t2b_33{left:425px;bottom:162px;letter-spacing:-0.12px;}
#t2c_33{left:690px;bottom:217px;letter-spacing:-0.12px;}
#t2d_33{left:190px;bottom:137px;letter-spacing:-0.14px;}
#t2e_33{left:425px;bottom:137px;letter-spacing:-0.14px;}
#t2f_33{left:309px;bottom:1086px;letter-spacing:0.11px;word-spacing:0.02px;}
#t2g_33{left:385px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.04px;}
#t2h_33{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t2i_33{left:101px;bottom:1046px;letter-spacing:-0.13px;}
#t2j_33{left:192px;bottom:1063px;letter-spacing:-0.12px;word-spacing:-0.27px;}
#t2k_33{left:240px;bottom:1046px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t2l_33{left:489px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t2m_33{left:740px;bottom:1046px;letter-spacing:-0.18px;}
#t2n_33{left:83px;bottom:1022px;letter-spacing:-0.13px;}
#t2o_33{left:129px;bottom:1022px;letter-spacing:-0.13px;}

.s1_33{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_33{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_33{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_33{font-size:11px;font-family:NeoSansIntel_1aa2;color:#000;}
.s5_33{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s6_33{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts33" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg33Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg33" style="-webkit-user-select: none;"><object width="935" height="1210" data="33/33.svg" type="image/svg+xml" id="pdf33" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_33" class="t s1_33">Vol. 4 </span><span id="t2_33" class="t s1_33">2-17 </span>
<span id="t3_33" class="t s2_33">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_33" class="t s3_33">18CH </span><span id="t5_33" class="t s3_33">396 </span><span id="t6_33" class="t s3_33">IA32_PERFEVTSEL6 </span><span id="t7_33" class="t s3_33">Performance Event Select Register 6 (R/W) </span><span id="t8_33" class="t s3_33">If CPUID.0AH: EAX[15:8] &gt; </span>
<span id="t9_33" class="t s3_33">6 </span>
<span id="ta_33" class="t s3_33">18DH </span><span id="tb_33" class="t s3_33">397 </span><span id="tc_33" class="t s3_33">IA32_PERFEVTSEL7 </span><span id="td_33" class="t s3_33">Performance Event Select Register 7 (R/W) </span><span id="te_33" class="t s3_33">If CPUID.0AH: EAX[15:8] &gt; </span>
<span id="tf_33" class="t s3_33">7 </span>
<span id="tg_33" class="t s3_33">18AH- </span>
<span id="th_33" class="t s3_33">194H </span>
<span id="ti_33" class="t s3_33">394- </span>
<span id="tj_33" class="t s3_33">404 </span>
<span id="tk_33" class="t s3_33">Reserved </span><span id="tl_33" class="t s3_33">06_0EH </span>
<span id="tm_33" class="t s4_33">3 </span>
<span id="tn_33" class="t s3_33">195H </span><span id="to_33" class="t s3_33">405 </span><span id="tp_33" class="t s3_33">IA32_OVERCLOCKING_STATUS </span><span id="tq_33" class="t s3_33">Overclocking Status (R/O) </span>
<span id="tr_33" class="t s3_33">IA32_ARCH_CAPABILITIES[bit 23] </span>
<span id="ts_33" class="t s3_33">enumerates support for this MSR. </span>
<span id="tt_33" class="t s3_33">0 </span><span id="tu_33" class="t s3_33">Overclocking Utilized </span>
<span id="tv_33" class="t s3_33">Indicates if specific forms of overclocking </span>
<span id="tw_33" class="t s3_33">have been enabled on this boot or reset </span>
<span id="tx_33" class="t s3_33">cycle: 0 indicates no, 1 indicates yes. </span>
<span id="ty_33" class="t s3_33">1 </span><span id="tz_33" class="t s3_33">Undervolt Protection </span>
<span id="t10_33" class="t s3_33">Indicates if the “Dynamic OC Undervolt </span>
<span id="t11_33" class="t s3_33">Protection” security feature is active: 0 </span>
<span id="t12_33" class="t s3_33">indicates disabled, 1indicates enabled. </span>
<span id="t13_33" class="t s3_33">2 </span><span id="t14_33" class="t s3_33">Overclocking Secure Status </span>
<span id="t15_33" class="t s3_33">Indicates that overclocking capabilities have </span>
<span id="t16_33" class="t s3_33">been unlocked by BIOS, with or without </span>
<span id="t17_33" class="t s3_33">overclocking: 0 indicates Not Secured, 1 </span>
<span id="t18_33" class="t s3_33">indicates Secure. </span>
<span id="t19_33" class="t s3_33">63:4 </span><span id="t1a_33" class="t s3_33">Reserved </span>
<span id="t1b_33" class="t s3_33">196H- </span>
<span id="t1c_33" class="t s3_33">197H </span>
<span id="t1d_33" class="t s3_33">406- </span>
<span id="t1e_33" class="t s3_33">407 </span>
<span id="t1f_33" class="t s3_33">Reserved </span><span id="t1g_33" class="t s3_33">06_0EH </span>
<span id="t1h_33" class="t s4_33">3 </span>
<span id="t1i_33" class="t s3_33">198H </span><span id="t1j_33" class="t s3_33">408 </span><span id="t1k_33" class="t s3_33">IA32_PERF_STATUS </span><span id="t1l_33" class="t s3_33">Current Performance Status (R/O) </span>
<span id="t1m_33" class="t s3_33">See Section 15.1.1, “Software Interface For </span>
<span id="t1n_33" class="t s3_33">Initiating Performance State Transitions.” </span>
<span id="t1o_33" class="t s3_33">0F_03H </span>
<span id="t1p_33" class="t s3_33">15:0 </span><span id="t1q_33" class="t s3_33">Current Performance State Value. </span>
<span id="t1r_33" class="t s3_33">63:16 </span><span id="t1s_33" class="t s3_33">Reserved </span>
<span id="t1t_33" class="t s3_33">199H </span><span id="t1u_33" class="t s3_33">409 </span><span id="t1v_33" class="t s3_33">IA32_PERF_CTL </span><span id="t1w_33" class="t s3_33">Performance Control MSR (R/W) </span>
<span id="t1x_33" class="t s3_33">Software makes a request for a new </span>
<span id="t1y_33" class="t s3_33">Performance state (P-State) by writing this </span>
<span id="t1z_33" class="t s3_33">MSR. See Section 15.1.1, “Software </span>
<span id="t20_33" class="t s3_33">Interface For Initiating Performance State </span>
<span id="t21_33" class="t s3_33">Transitions.” </span>
<span id="t22_33" class="t s3_33">0F_03H </span>
<span id="t23_33" class="t s3_33">15:0 </span><span id="t24_33" class="t s3_33">Target performance State Value. </span>
<span id="t25_33" class="t s3_33">31:16 </span><span id="t26_33" class="t s3_33">Reserved </span>
<span id="t27_33" class="t s3_33">32 </span><span id="t28_33" class="t s3_33">Intel® Dynamic Acceleration Technology </span>
<span id="t29_33" class="t s3_33">Engage (R/W) </span>
<span id="t2a_33" class="t s3_33">When set to 1: Disengages Intel Dynamic </span>
<span id="t2b_33" class="t s3_33">Acceleration Technology. </span>
<span id="t2c_33" class="t s3_33">06_0FH (Mobile only) </span>
<span id="t2d_33" class="t s3_33">63:33 </span><span id="t2e_33" class="t s3_33">Reserved </span>
<span id="t2f_33" class="t s5_33">Table 2-2. </span><span id="t2g_33" class="t s5_33">IA-32 Architectural MSRs (Contd.) </span>
<span id="t2h_33" class="t s6_33">Register </span>
<span id="t2i_33" class="t s6_33">Address </span>
<span id="t2j_33" class="t s6_33">Architectural MSR Name / Bit Fields </span>
<span id="t2k_33" class="t s6_33">(Former MSR Name) </span><span id="t2l_33" class="t s6_33">MSR/Bit Description </span><span id="t2m_33" class="t s6_33">Comment </span>
<span id="t2n_33" class="t s6_33">Hex </span><span id="t2o_33" class="t s6_33">Decimal </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
