 
****************************************
Report : qor
Design : top
Version: S-2021.06
Date   : Sun May  1 18:13:54 2022
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              38.00
  Critical Path Length:          1.70
  Critical Path Slack:           0.01
  Critical Path Clk Period:      1.90
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:              14370
  Buf/Inv Cell Count:            1486
  Buf Cell Count:                 737
  Inv Cell Count:                 749
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     13874
  Sequential Cell Count:          496
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    24792.667054
  Noncombinational Area:  1833.148832
  Buf/Inv Area:           1288.249242
  Total Buffer Area:           870.53
  Total Inverter Area:         417.72
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:             26625.815886
  Design Area:           26625.815886


  Design Rules
  -----------------------------------
  Total Number of Nets:         17673
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: tux-101

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.02
  Logic Optimization:                  4.42
  Mapping Optimization:               40.14
  -----------------------------------------
  Overall Compile Time:               47.67
  Overall Compile Wall Clock Time:    48.10

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
