{"hierarchy":{"top_level":8,"1":{"insts":{"m_i_0_0_x4_3":2,"m_i_1_0_x4_1":3,"m_i_0_0_x4_2":2,"m_i_0_0_x4_1":2,"m_i_1_0_x4_3":3,"m_i_1_0_x4_0":3,"m_i_0_0_x4_0":2,"m_i_1_0_x4_2":3}},"7":{"insts":{"m_i_24":2,"m_i_7":2,"m_i_76":3,"m_i_66":3,"m_i_82":3,"m_i_13":2,"m_i_28":2,"m_i_34":2,"m_i_61":3,"m_i_89_4":3,"m_i_55":3,"m_i_0":2,"m_i_41_11":2,"m_i_72":3,"m_i_18":2,"m_i_48":3}},"8":{"insts":{"xi12<0>":1,"xi6<0>":5,"xi11<0>":4,"xi6<1>":5,"xi9<0>":6,"xi4<0>":6,"xi8<1>":7,"xi7<0>":7,"xi11<1>":4,"xi10<0>":6,"xi9<1>":6,"xi4<1>":6,"xi7<1>":7,"xi8<0>":7,"xi10<1>":6,"xi3<1>":6,"xi12<1>":1,"xi3<0>":6}},"5":{"insts":{"m_i_24":2,"m_i_7":2,"m_i_79":3,"m_i_62":3,"m_i_13":2,"m_i_29":2,"m_i_42":2,"m_i_35":2,"m_i_73":3,"m_i_92":3,"m_i_55":3,"m_i_0":2,"m_i_85":3,"m_i_67":3,"m_i_18":2,"m_i_48":3}},"4":{"insts":{"m_i_1":3,"m_i_0":2}},"6":{"insts":{"m_i_24_0":3,"m_i_24":3,"m_i_0_14":2,"m_i_42":3,"m_i_0_14_47":2,"m_i_0_6":2,"m_i_24_1":3,"m_i_0":2,"m_i_24_0_64":3,"m_i_24_3":3,"m_i_24_1_48":3,"m_i_0_15_63":2,"m_i_0_15":2,"m_i_17":2}}},"modelMap":{"PMOS_VTL":[3],"INV_X4":[1],"DLL_X1":[5],"NMOS_VTL":[2],"INV_X1":[4],"TBUF_X2":[6],"DLH_X1":[7]},"cellviews":[["cad5","INV_X4","schematic"],["analogLib","nmos4","hspiceD"],["analogLib","pmos4","hspiceD"],["cad5","INV_X1","schematic"],["cad5","DLL_X1","schematic"],["cad5","TBUF_X2","schematic"],["cad5","DLH_X1","schematic"],["cad5","T2BREG_LATCH","schematic"]]}
