
*** Running vivado
    with args -log soc_c_counter_binary_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source soc_c_counter_binary_0_0.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source soc_c_counter_binary_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 405.977 ; gain = 99.586
INFO: [Synth 8-638] synthesizing module 'soc_c_counter_binary_0_0' [c:/Users/dell_/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_c_counter_binary_0_0/synth/soc_c_counter_binary_0_0.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'soc_c_counter_binary_0_0' (7#1) [c:/Users/dell_/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_c_counter_binary_0_0/synth/soc_c_counter_binary_0_0.vhd:68]
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 462.727 ; gain = 156.336
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 462.727 ; gain = 156.336
INFO: [Device 21-403] Loading part xc7z045ffg900-2
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 757.609 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:33 ; elapsed = 00:00:45 . Memory (MB): peak = 757.609 ; gain = 451.219
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:33 ; elapsed = 00:00:45 . Memory (MB): peak = 757.609 ; gain = 451.219
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:45 . Memory (MB): peak = 757.609 ; gain = 451.219
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:33 ; elapsed = 00:00:45 . Memory (MB): peak = 757.609 ; gain = 451.219
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:46 . Memory (MB): peak = 757.609 ; gain = 451.219
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:52 ; elapsed = 00:01:10 . Memory (MB): peak = 819.574 ; gain = 513.184
Finished Timing Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:01:10 . Memory (MB): peak = 819.574 ; gain = 513.184
Finished Technology Mapping : Time (s): cpu = 00:00:52 ; elapsed = 00:01:10 . Memory (MB): peak = 829.719 ; gain = 523.328
Finished IO Insertion : Time (s): cpu = 00:00:53 ; elapsed = 00:01:12 . Memory (MB): peak = 829.719 ; gain = 523.328
Finished Renaming Generated Instances : Time (s): cpu = 00:00:53 ; elapsed = 00:01:12 . Memory (MB): peak = 829.719 ; gain = 523.328
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:53 ; elapsed = 00:01:12 . Memory (MB): peak = 829.719 ; gain = 523.328
Finished Renaming Generated Ports : Time (s): cpu = 00:00:53 ; elapsed = 00:01:12 . Memory (MB): peak = 829.719 ; gain = 523.328
Finished Handling Custom Attributes : Time (s): cpu = 00:00:53 ; elapsed = 00:01:12 . Memory (MB): peak = 829.719 ; gain = 523.328
Finished Renaming Generated Nets : Time (s): cpu = 00:00:53 ; elapsed = 00:01:12 . Memory (MB): peak = 829.719 ; gain = 523.328

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |DSP48E1 |     1|
+------+--------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:53 ; elapsed = 00:01:12 . Memory (MB): peak = 829.719 ; gain = 523.328
synth_design: Time (s): cpu = 00:00:55 ; elapsed = 00:01:15 . Memory (MB): peak = 829.719 ; gain = 531.598
