// Seed: 1520052495
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  wire id_3;
  assign module_2.type_4 = 0;
endmodule
module module_1 (
    input wire id_0,
    output uwire id_1,
    input wire id_2,
    input tri0 id_3,
    input supply1 id_4,
    input wand id_5,
    input wor id_6,
    output wire id_7,
    output tri0 id_8
);
  wire id_10;
  wire id_11;
  nand primCall (id_1, id_12, id_4, id_5, id_6);
  wire id_12;
  module_0 modCall_1 (
      id_10,
      id_10
  );
endmodule
module module_2 (
    output tri1 id_0,
    input tri id_1,
    output wand id_2,
    input wand id_3,
    output uwire id_4,
    output tri1 id_5,
    output tri0 id_6,
    input wor id_7,
    input uwire id_8,
    input wire id_9,
    output tri id_10,
    output tri0 id_11,
    input supply0 id_12,
    input tri id_13,
    input uwire id_14,
    input wire id_15,
    output tri1 id_16,
    output uwire id_17,
    output uwire id_18,
    output tri1 id_19,
    input tri0 id_20,
    output supply1 id_21
    , id_33,
    input supply0 id_22,
    output uwire id_23,
    input supply0 id_24,
    input tri0 id_25,
    input tri0 id_26,
    output wand id_27,
    output tri id_28,
    input supply0 id_29,
    inout supply1 id_30,
    output tri id_31
);
  wire id_34;
  assign #id_35 id_16 = 1;
  wire id_36, id_37;
  module_0 modCall_1 (
      id_36,
      id_36
  );
endmodule
