/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [5:0] celloutsig_0_0z;
  wire [4:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  reg [3:0] celloutsig_0_20z;
  wire celloutsig_0_2z;
  reg [13:0] celloutsig_0_3z;
  wire [15:0] celloutsig_0_4z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [2:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [17:0] celloutsig_1_13z;
  wire [4:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [8:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [34:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [4:0] celloutsig_1_6z;
  wire [5:0] celloutsig_1_7z;
  wire [9:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_16z = ~((celloutsig_1_13z[12] | celloutsig_1_10z) & (celloutsig_1_1z[1] | celloutsig_1_13z[6]));
  assign celloutsig_1_18z = ~((celloutsig_1_16z | celloutsig_1_14z[2]) & (celloutsig_1_1z[0] | celloutsig_1_4z));
  assign celloutsig_1_14z = { celloutsig_1_8z[6:3], celloutsig_1_4z } + { celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_0_0z = in_data[38:33] & in_data[32:27];
  assign celloutsig_1_19z = { celloutsig_1_7z[2:0], celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_12z, celloutsig_1_4z, celloutsig_1_15z, celloutsig_1_4z, celloutsig_1_14z, celloutsig_1_14z } >= { celloutsig_1_14z[4:1], celloutsig_1_15z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_14z, celloutsig_1_6z, celloutsig_1_15z, celloutsig_1_18z, celloutsig_1_16z, celloutsig_1_15z, celloutsig_1_14z, celloutsig_1_15z, celloutsig_1_11z };
  assign celloutsig_1_0z = in_data[176:163] <= in_data[152:139];
  assign celloutsig_1_9z = in_data[190:186] <= celloutsig_1_6z;
  assign celloutsig_1_2z = in_data[164] & ~(celloutsig_1_1z[0]);
  assign celloutsig_1_13z = - { celloutsig_1_3z[11:3], celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_12z };
  assign celloutsig_1_6z = - { celloutsig_1_1z[2:0], celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_1_15z = { celloutsig_1_14z[4:3], celloutsig_1_9z } !== { celloutsig_1_8z[3:2], celloutsig_1_2z };
  assign celloutsig_0_1z = celloutsig_0_0z[3:1] !== celloutsig_0_0z[2:0];
  assign celloutsig_0_19z = ~ celloutsig_0_4z[11:7];
  assign celloutsig_0_4z = { celloutsig_0_3z[12:0], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z } | in_data[22:7];
  assign celloutsig_1_4z = & celloutsig_1_1z;
  assign celloutsig_0_2z = ~^ in_data[92:78];
  assign celloutsig_1_10z = ~^ { celloutsig_1_6z[2], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_8z = { in_data[187:179], celloutsig_1_0z } <<< celloutsig_1_3z[24:15];
  assign celloutsig_1_11z = celloutsig_1_6z[4:2] >>> celloutsig_1_7z[2:0];
  assign celloutsig_1_7z = { celloutsig_1_4z, celloutsig_1_6z } - { celloutsig_1_3z[14], celloutsig_1_6z };
  assign celloutsig_1_1z = in_data[159:151] ^ { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_3z = { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z } ^ in_data[182:148];
  assign celloutsig_1_12z = ~((celloutsig_1_4z & celloutsig_1_11z[2]) | celloutsig_1_10z);
  always_latch
    if (clkin_data[0]) celloutsig_0_20z = 4'h0;
    else if (!celloutsig_1_18z) celloutsig_0_20z = celloutsig_0_0z[3:0];
  always_latch
    if (!clkin_data[0]) celloutsig_0_3z = 14'h0000;
    else if (celloutsig_1_18z) celloutsig_0_3z = { in_data[18:8], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z };
  assign { out_data[128], out_data[96], out_data[36:32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_19z, celloutsig_0_20z };
endmodule
