Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d2ac4e691f0b46349dfbca94fd522883 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot rx_uart_sim_func_synth xil_defaultlib.rx_uart_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module xil_defaultlib.dbg_hub_CV
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDPE_default
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module xil_defaultlib.detect
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.rx_bps
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.rx_control
Compiling module unisims_ver.OBUF
Compiling module xil_defaultlib.u_ila_0_CV
Compiling module xil_defaultlib.rx_uart
Compiling module xil_defaultlib.rx_uart_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot rx_uart_sim_func_synth
