
*** Running vivado
    with args -log thinpad_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source thinpad_top.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source thinpad_top.tcl -notrace
Command: synth_design -top thinpad_top -part xc7a200tfbg676-2 -flatten_hierarchy none
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 59112 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 973.645 ; gain = 236.352
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'thinpad_top' [E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sources_1/new/thinpad_top.v:2]
INFO: [Synth 8-6157] synthesizing module 'pll_example' [E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.runs/synth_1/.Xil/Vivado-58980-PC-20250209HYYK/realtime/pll_example_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'pll_example' (1#1) [E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.runs/synth_1/.Xil/Vivado-58980-PC-20250209HYYK/realtime/pll_example_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mips_pipeline_cpu' [E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sources_1/new/mips_pipeline_cpu.v:2]
INFO: [Synth 8-6157] synthesizing module 'if_stage' [E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sources_1/new/if_stage.v:1]
INFO: [Synth 8-6155] done synthesizing module 'if_stage' (2#1) [E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sources_1/new/if_stage.v:1]
INFO: [Synth 8-6157] synthesizing module 'if_id_reg' [E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sources_1/new/if_id_reg.v:1]
INFO: [Synth 8-6155] done synthesizing module 'if_id_reg' (3#1) [E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sources_1/new/if_id_reg.v:1]
INFO: [Synth 8-6157] synthesizing module 'id_stage' [E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sources_1/new/id_stage.v:1]
INFO: [Synth 8-6157] synthesizing module 'register_file' [E:/vivado/codes/single2/single2.srcs/sources_1/new/register_file.v:2]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (4#1) [E:/vivado/codes/single2/single2.srcs/sources_1/new/register_file.v:2]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [E:/vivado/codes/single2/single2.srcs/sources_1/new/control_unit.v:2]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (5#1) [E:/vivado/codes/single2/single2.srcs/sources_1/new/control_unit.v:2]
INFO: [Synth 8-6157] synthesizing module 'alu_control' [E:/vivado/codes/single2/single2.srcs/sources_1/new/alu_control.v:2]
INFO: [Synth 8-251] Setting ALUCtrl to 0010 for addition [E:/vivado/codes/single2/single2.srcs/sources_1/new/alu_control.v:15]
INFO: [Synth 8-251] ALUOp = 2'bxx, opcode = 6'bxxxxxx, funct = 6'bxxxxxx, ALUCtrl = 4'bxxxx [E:/vivado/codes/single2/single2.srcs/sources_1/new/alu_control.v:58]
INFO: [Synth 8-6155] done synthesizing module 'alu_control' (6#1) [E:/vivado/codes/single2/single2.srcs/sources_1/new/alu_control.v:2]
INFO: [Synth 8-6155] done synthesizing module 'id_stage' (7#1) [E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sources_1/new/id_stage.v:1]
INFO: [Synth 8-6157] synthesizing module 'id_ex_reg' [E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sources_1/new/id_ex_rag.v:1]
INFO: [Synth 8-6155] done synthesizing module 'id_ex_reg' (8#1) [E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sources_1/new/id_ex_rag.v:1]
WARNING: [Synth 8-689] width (1) of port connection 'pc_plus4_E' does not match port width (32) of module 'id_ex_reg' [E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sources_1/new/mips_pipeline_cpu.v:226]
INFO: [Synth 8-6157] synthesizing module 'ex_stage' [E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sources_1/new/ex_stage.v:1]
INFO: [Synth 8-6157] synthesizing module 'alu' [E:/vivado/codes/single2/single2.srcs/sources_1/new/alu.v:1]
INFO: [Synth 8-251] ALU ‰»Î: a=xxxxxxxx, b=xxxxxxxx, ALUCtrl=x, shift_amount=xx [E:/vivado/codes/single2/single2.srcs/sources_1/new/alu.v:10]
INFO: [Synth 8-6155] done synthesizing module 'alu' (9#1) [E:/vivado/codes/single2/single2.srcs/sources_1/new/alu.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ex_stage' (10#1) [E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sources_1/new/ex_stage.v:1]
INFO: [Synth 8-6157] synthesizing module 'ex_mem_reg' [E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sources_1/new/ex_mem_reg.v:1]
WARNING: [Synth 8-639] system function call 'time' not supported [E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sources_1/new/ex_mem_reg.v:50]
INFO: [Synth 8-251] *** alu_out_M CHANGED to 0xxxxxxxxx at time 1'b0 [E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sources_1/new/ex_mem_reg.v:50]
INFO: [Synth 8-6155] done synthesizing module 'ex_mem_reg' (11#1) [E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sources_1/new/ex_mem_reg.v:1]
INFO: [Synth 8-6157] synthesizing module 'mem_stage' [E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sources_1/new/mem_stage.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mem_stage' (12#1) [E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sources_1/new/mem_stage.v:1]
INFO: [Synth 8-6157] synthesizing module 'mem_wb_reg' [E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sources_1/new/mem_wb_reg.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mem_wb_reg' (13#1) [E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sources_1/new/mem_wb_reg.v:1]
INFO: [Synth 8-6157] synthesizing module 'wb_stage' [E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sources_1/new/wb_stage.v:1]
INFO: [Synth 8-6155] done synthesizing module 'wb_stage' (14#1) [E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sources_1/new/wb_stage.v:1]
INFO: [Synth 8-6157] synthesizing module 'hazard_unit' [E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sources_1/new/hazard_unit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'hazard_unit' (15#1) [E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sources_1/new/hazard_unit.v:1]
WARNING: [Synth 8-6014] Unused sequential element cycle_count_reg was removed.  [E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sources_1/new/mips_pipeline_cpu.v:135]
INFO: [Synth 8-6155] done synthesizing module 'mips_pipeline_cpu' (16#1) [E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sources_1/new/mips_pipeline_cpu.v:2]
INFO: [Synth 8-6157] synthesizing module 'SEG7_LUT' [E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sources_1/new/SEG7_LUT.v:1]
INFO: [Synth 8-6155] done synthesizing module 'SEG7_LUT' (17#1) [E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sources_1/new/SEG7_LUT.v:1]
INFO: [Synth 8-6157] synthesizing module 'async_receiver' [E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sources_1/new/async.v:75]
	Parameter ClkFrequency bound to: 50000000 - type: integer 
	Parameter Baud bound to: 9600 - type: integer 
	Parameter Oversampling bound to: 8 - type: integer 
	Parameter l2o bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BaudTickGen' [E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sources_1/new/async.v:191]
	Parameter ClkFrequency bound to: 50000000 - type: integer 
	Parameter Baud bound to: 9600 - type: integer 
	Parameter Oversampling bound to: 8 - type: integer 
	Parameter AccWidth bound to: 21 - type: integer 
	Parameter ShiftLimiter bound to: 7 - type: integer 
	Parameter Inc bound to: 3221 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BaudTickGen' (18#1) [E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sources_1/new/async.v:191]
WARNING: [Synth 8-6014] Unused sequential element GapCnt_reg was removed.  [E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sources_1/new/async.v:176]
WARNING: [Synth 8-6014] Unused sequential element RxD_endofpacket_reg was removed.  [E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sources_1/new/async.v:178]
INFO: [Synth 8-6155] done synthesizing module 'async_receiver' (19#1) [E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sources_1/new/async.v:75]
INFO: [Synth 8-6157] synthesizing module 'async_transmitter' [E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sources_1/new/async.v:14]
	Parameter ClkFrequency bound to: 50000000 - type: integer 
	Parameter Baud bound to: 9600 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BaudTickGen__parameterized0' [E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sources_1/new/async.v:191]
	Parameter ClkFrequency bound to: 50000000 - type: integer 
	Parameter Baud bound to: 9600 - type: integer 
	Parameter Oversampling bound to: 1 - type: integer 
	Parameter AccWidth bound to: 21 - type: integer 
	Parameter ShiftLimiter bound to: 4 - type: integer 
	Parameter Inc bound to: 403 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BaudTickGen__parameterized0' (19#1) [E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sources_1/new/async.v:191]
INFO: [Synth 8-6155] done synthesizing module 'async_transmitter' (20#1) [E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sources_1/new/async.v:14]
INFO: [Synth 8-6157] synthesizing module 'vga' [E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sources_1/new/vga.v:15]
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter HSIZE bound to: 800 - type: integer 
	Parameter HFP bound to: 856 - type: integer 
	Parameter HSP bound to: 976 - type: integer 
	Parameter HMAX bound to: 1040 - type: integer 
	Parameter VSIZE bound to: 600 - type: integer 
	Parameter VFP bound to: 637 - type: integer 
	Parameter VSP bound to: 643 - type: integer 
	Parameter VMAX bound to: 666 - type: integer 
	Parameter HSPP bound to: 1 - type: integer 
	Parameter VSPP bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga' (21#1) [E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sources_1/new/vga.v:15]
WARNING: [Synth 8-639] system function call 'time' not supported [E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sources_1/new/thinpad_top.v:271]
INFO: [Synth 8-251] CPU Store: addr=0xxxxxxxxx -> ext_ram_addr=0xxxxxx, data=0xxxxxxxxx, time=1'b0 [E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sources_1/new/thinpad_top.v:270]
WARNING: [Synth 8-639] system function call 'time' not supported [E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sources_1/new/thinpad_top.v:275]
INFO: [Synth 8-251] Pipeline State at time 1'b0: [E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sources_1/new/thinpad_top.v:275]
INFO: [Synth 8-251] IF Stage - PC: xxxxxxxx [E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sources_1/new/thinpad_top.v:276]
INFO: [Synth 8-251] ID Stage - Inst: xxxxxxxx [E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sources_1/new/thinpad_top.v:277]
INFO: [Synth 8-251] EX Stage - ALU result: xxxxxxxx [E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sources_1/new/thinpad_top.v:278]
INFO: [Synth 8-251] MEM Stage - Mem addr: xxxxxxxx, data: xxxxxxxx [E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sources_1/new/thinpad_top.v:279]
INFO: [Synth 8-251] WB Stage - Write reg: x, data: xxxxxxxx [E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sources_1/new/thinpad_top.v:280]
INFO: [Synth 8-251] -------------------- [E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sources_1/new/thinpad_top.v:281]
INFO: [Synth 8-4471] merging register 'ext_ram_ce_n_reg_reg' into 'ext_ram_we_n_reg_reg' [E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sources_1/new/thinpad_top.v:131]
WARNING: [Synth 8-6014] Unused sequential element ext_ram_ce_n_reg_reg was removed.  [E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sources_1/new/thinpad_top.v:131]
WARNING: [Synth 8-3848] Net flash_a in module/entity thinpad_top does not have driver. [E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sources_1/new/thinpad_top.v:30]
WARNING: [Synth 8-3848] Net flash_rp_n in module/entity thinpad_top does not have driver. [E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sources_1/new/thinpad_top.v:32]
WARNING: [Synth 8-3848] Net flash_vpen in module/entity thinpad_top does not have driver. [E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sources_1/new/thinpad_top.v:33]
WARNING: [Synth 8-3848] Net flash_ce_n in module/entity thinpad_top does not have driver. [E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sources_1/new/thinpad_top.v:34]
WARNING: [Synth 8-3848] Net flash_oe_n in module/entity thinpad_top does not have driver. [E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sources_1/new/thinpad_top.v:35]
WARNING: [Synth 8-3848] Net flash_we_n in module/entity thinpad_top does not have driver. [E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sources_1/new/thinpad_top.v:36]
WARNING: [Synth 8-3848] Net flash_byte_n in module/entity thinpad_top does not have driver. [E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sources_1/new/thinpad_top.v:37]
INFO: [Synth 8-6155] done synthesizing module 'thinpad_top' (22#1) [E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sources_1/new/thinpad_top.v:2]
WARNING: [Synth 8-3917] design thinpad_top has port base_ram_be_n[3] driven by constant 0
WARNING: [Synth 8-3917] design thinpad_top has port base_ram_be_n[2] driven by constant 0
WARNING: [Synth 8-3917] design thinpad_top has port base_ram_be_n[1] driven by constant 0
WARNING: [Synth 8-3917] design thinpad_top has port base_ram_be_n[0] driven by constant 0
WARNING: [Synth 8-3917] design thinpad_top has port base_ram_we_n driven by constant 1
WARNING: [Synth 8-3331] design hazard_unit has unconnected port mem_to_reg_M
WARNING: [Synth 8-3331] design mem_stage has unconnected port alu_out_M[31]
WARNING: [Synth 8-3331] design mem_stage has unconnected port alu_out_M[30]
WARNING: [Synth 8-3331] design mem_stage has unconnected port alu_out_M[29]
WARNING: [Synth 8-3331] design mem_stage has unconnected port alu_out_M[28]
WARNING: [Synth 8-3331] design mem_stage has unconnected port alu_out_M[27]
WARNING: [Synth 8-3331] design mem_stage has unconnected port alu_out_M[26]
WARNING: [Synth 8-3331] design mem_stage has unconnected port alu_out_M[25]
WARNING: [Synth 8-3331] design mem_stage has unconnected port alu_out_M[24]
WARNING: [Synth 8-3331] design mem_stage has unconnected port alu_out_M[23]
WARNING: [Synth 8-3331] design mem_stage has unconnected port alu_out_M[22]
WARNING: [Synth 8-3331] design mem_stage has unconnected port alu_out_M[21]
WARNING: [Synth 8-3331] design mem_stage has unconnected port alu_out_M[20]
WARNING: [Synth 8-3331] design mem_stage has unconnected port alu_out_M[19]
WARNING: [Synth 8-3331] design mem_stage has unconnected port alu_out_M[18]
WARNING: [Synth 8-3331] design mem_stage has unconnected port alu_out_M[17]
WARNING: [Synth 8-3331] design mem_stage has unconnected port alu_out_M[16]
WARNING: [Synth 8-3331] design mem_stage has unconnected port alu_out_M[15]
WARNING: [Synth 8-3331] design mem_stage has unconnected port alu_out_M[14]
WARNING: [Synth 8-3331] design mem_stage has unconnected port alu_out_M[13]
WARNING: [Synth 8-3331] design mem_stage has unconnected port alu_out_M[12]
WARNING: [Synth 8-3331] design mem_stage has unconnected port alu_out_M[11]
WARNING: [Synth 8-3331] design mem_stage has unconnected port alu_out_M[10]
WARNING: [Synth 8-3331] design mem_stage has unconnected port alu_out_M[9]
WARNING: [Synth 8-3331] design mem_stage has unconnected port alu_out_M[8]
WARNING: [Synth 8-3331] design mem_stage has unconnected port alu_out_M[7]
WARNING: [Synth 8-3331] design mem_stage has unconnected port alu_out_M[6]
WARNING: [Synth 8-3331] design mem_stage has unconnected port alu_out_M[5]
WARNING: [Synth 8-3331] design mem_stage has unconnected port alu_out_M[4]
WARNING: [Synth 8-3331] design mem_stage has unconnected port alu_out_M[3]
WARNING: [Synth 8-3331] design mem_stage has unconnected port alu_out_M[2]
WARNING: [Synth 8-3331] design mem_stage has unconnected port alu_out_M[1]
WARNING: [Synth 8-3331] design mem_stage has unconnected port alu_out_M[0]
WARNING: [Synth 8-3331] design mem_stage has unconnected port write_data_M[31]
WARNING: [Synth 8-3331] design mem_stage has unconnected port write_data_M[30]
WARNING: [Synth 8-3331] design mem_stage has unconnected port write_data_M[29]
WARNING: [Synth 8-3331] design mem_stage has unconnected port write_data_M[28]
WARNING: [Synth 8-3331] design mem_stage has unconnected port write_data_M[27]
WARNING: [Synth 8-3331] design mem_stage has unconnected port write_data_M[26]
WARNING: [Synth 8-3331] design mem_stage has unconnected port write_data_M[25]
WARNING: [Synth 8-3331] design mem_stage has unconnected port write_data_M[24]
WARNING: [Synth 8-3331] design mem_stage has unconnected port write_data_M[23]
WARNING: [Synth 8-3331] design mem_stage has unconnected port write_data_M[22]
WARNING: [Synth 8-3331] design mem_stage has unconnected port write_data_M[21]
WARNING: [Synth 8-3331] design mem_stage has unconnected port write_data_M[20]
WARNING: [Synth 8-3331] design mem_stage has unconnected port write_data_M[19]
WARNING: [Synth 8-3331] design mem_stage has unconnected port write_data_M[18]
WARNING: [Synth 8-3331] design mem_stage has unconnected port write_data_M[17]
WARNING: [Synth 8-3331] design mem_stage has unconnected port write_data_M[16]
WARNING: [Synth 8-3331] design mem_stage has unconnected port write_data_M[15]
WARNING: [Synth 8-3331] design mem_stage has unconnected port write_data_M[14]
WARNING: [Synth 8-3331] design mem_stage has unconnected port write_data_M[13]
WARNING: [Synth 8-3331] design mem_stage has unconnected port write_data_M[12]
WARNING: [Synth 8-3331] design mem_stage has unconnected port write_data_M[11]
WARNING: [Synth 8-3331] design mem_stage has unconnected port write_data_M[10]
WARNING: [Synth 8-3331] design mem_stage has unconnected port write_data_M[9]
WARNING: [Synth 8-3331] design mem_stage has unconnected port write_data_M[8]
WARNING: [Synth 8-3331] design mem_stage has unconnected port write_data_M[7]
WARNING: [Synth 8-3331] design mem_stage has unconnected port write_data_M[6]
WARNING: [Synth 8-3331] design mem_stage has unconnected port write_data_M[5]
WARNING: [Synth 8-3331] design mem_stage has unconnected port write_data_M[4]
WARNING: [Synth 8-3331] design mem_stage has unconnected port write_data_M[3]
WARNING: [Synth 8-3331] design mem_stage has unconnected port write_data_M[2]
WARNING: [Synth 8-3331] design mem_stage has unconnected port write_data_M[1]
WARNING: [Synth 8-3331] design mem_stage has unconnected port write_data_M[0]
WARNING: [Synth 8-3331] design mem_stage has unconnected port mem_write_M
WARNING: [Synth 8-3331] design ex_stage has unconnected port pc_plus4_E[31]
WARNING: [Synth 8-3331] design ex_stage has unconnected port pc_plus4_E[30]
WARNING: [Synth 8-3331] design ex_stage has unconnected port pc_plus4_E[29]
WARNING: [Synth 8-3331] design ex_stage has unconnected port pc_plus4_E[28]
WARNING: [Synth 8-3331] design ex_stage has unconnected port pc_plus4_E[27]
WARNING: [Synth 8-3331] design ex_stage has unconnected port pc_plus4_E[26]
WARNING: [Synth 8-3331] design ex_stage has unconnected port pc_plus4_E[25]
WARNING: [Synth 8-3331] design ex_stage has unconnected port pc_plus4_E[24]
WARNING: [Synth 8-3331] design ex_stage has unconnected port pc_plus4_E[23]
WARNING: [Synth 8-3331] design ex_stage has unconnected port pc_plus4_E[22]
WARNING: [Synth 8-3331] design ex_stage has unconnected port pc_plus4_E[21]
WARNING: [Synth 8-3331] design ex_stage has unconnected port pc_plus4_E[20]
WARNING: [Synth 8-3331] design ex_stage has unconnected port pc_plus4_E[19]
WARNING: [Synth 8-3331] design ex_stage has unconnected port pc_plus4_E[18]
WARNING: [Synth 8-3331] design ex_stage has unconnected port pc_plus4_E[17]
WARNING: [Synth 8-3331] design ex_stage has unconnected port pc_plus4_E[16]
WARNING: [Synth 8-3331] design ex_stage has unconnected port pc_plus4_E[15]
WARNING: [Synth 8-3331] design ex_stage has unconnected port pc_plus4_E[14]
WARNING: [Synth 8-3331] design ex_stage has unconnected port pc_plus4_E[13]
WARNING: [Synth 8-3331] design ex_stage has unconnected port pc_plus4_E[12]
WARNING: [Synth 8-3331] design ex_stage has unconnected port pc_plus4_E[11]
WARNING: [Synth 8-3331] design ex_stage has unconnected port pc_plus4_E[10]
WARNING: [Synth 8-3331] design ex_stage has unconnected port pc_plus4_E[9]
WARNING: [Synth 8-3331] design ex_stage has unconnected port pc_plus4_E[8]
WARNING: [Synth 8-3331] design ex_stage has unconnected port pc_plus4_E[7]
WARNING: [Synth 8-3331] design ex_stage has unconnected port pc_plus4_E[6]
WARNING: [Synth 8-3331] design ex_stage has unconnected port pc_plus4_E[5]
WARNING: [Synth 8-3331] design ex_stage has unconnected port pc_plus4_E[4]
WARNING: [Synth 8-3331] design ex_stage has unconnected port pc_plus4_E[3]
WARNING: [Synth 8-3331] design ex_stage has unconnected port pc_plus4_E[2]
WARNING: [Synth 8-3331] design ex_stage has unconnected port pc_plus4_E[1]
WARNING: [Synth 8-3331] design ex_stage has unconnected port pc_plus4_E[0]
WARNING: [Synth 8-3331] design control_unit has unconnected port funct[5]
WARNING: [Synth 8-3331] design control_unit has unconnected port funct[4]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1047.430 ; gain = 310.137
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1047.430 ; gain = 310.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1047.430 ; gain = 310.137
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 1047.430 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sources_1/ip/pll_example/pll_example/pll_example_in_context.xdc] for cell 'clock_gen'
Finished Parsing XDC File [e:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sources_1/ip/pll_example/pll_example/pll_example_in_context.xdc] for cell 'clock_gen'
Parsing XDC File [E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc]
CRITICAL WARNING: [Constraints 18-1056] Clock 'cpuclk' completely overrides clock 'clock_gen/clk_out1'.
New: create_generated_clock -name cpuclk -source [get_ports clk_50M] -multiply_by 1 [get_pins clock_gen/clk_out1], [E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:10]
Previous: create_generated_clock -source [get_ports clk_50M] -edges {1 2 3} -edge_shift {0.000 15.000 30.000} [get_pins clock_gen/clk_out1], [e:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sources_1/ip/pll_example/pll_example/pll_example_in_context.xdc:2]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
WARNING: [Vivado 12-507] No nets matched 'clock_btn_IBUF'. [E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:324]
Finished Parsing XDC File [E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/thinpad_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/thinpad_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/thinpad_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1181.699 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1181.699 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1181.699 ; gain = 444.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1181.699 ; gain = 444.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_50M. (constraint file  e:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sources_1/ip/pll_example/pll_example/pll_example_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_50M. (constraint file  e:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.srcs/sources_1/ip/pll_example/pll_example/pll_example_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for clock_gen. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1181.699 ; gain = 444.406
---------------------------------------------------------------------------------
INFO: [Synth 8-5587] ROM size for "reg_write" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "mem_to_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_write" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "branch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "alu_src" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "reg_dst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "jump" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "alu_op" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "ALUCtrl" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "ALUCtrl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "shift_v" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "ALUCtrl" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "ALUCtrl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "shift_v" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'RxD_state_reg' in module 'async_receiver'
INFO: [Synth 8-802] inferred FSM for state register 'TxD_state_reg' in module 'async_transmitter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE5 |                      00000000001 |                             0000
                 iSTATE4 |                      00000000010 |                             0001
                 iSTATE7 |                      00000000100 |                             1000
                 iSTATE6 |                      00000001000 |                             1001
                 iSTATE3 |                      00000010000 |                             1010
                 iSTATE1 |                      00000100000 |                             1011
                 iSTATE2 |                      00001000000 |                             1100
                  iSTATE |                      00010000000 |                             1101
                 iSTATE9 |                      00100000000 |                             1110
                 iSTATE8 |                      01000000000 |                             1111
                 iSTATE0 |                      10000000000 |                             0010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'RxD_state_reg' using encoding 'one-hot' in module 'async_receiver'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE5 |                      00000000001 |                             0000
                  iSTATE |                      00000000010 |                             0100
                 iSTATE7 |                      00000000100 |                             1000
                 iSTATE6 |                      00000001000 |                             1001
                 iSTATE4 |                      00000010000 |                             1010
                 iSTATE2 |                      00000100000 |                             1011
                 iSTATE3 |                      00001000000 |                             1100
                 iSTATE0 |                      00010000000 |                             1101
                 iSTATE9 |                      00100000000 |                             1110
                 iSTATE8 |                      01000000000 |                             1111
                 iSTATE1 |                      10000000000 |                             0010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'TxD_state_reg' using encoding 'one-hot' in module 'async_transmitter'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1181.699 ; gain = 444.406
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     22 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 48    
	               22 Bit    Registers := 2     
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	  33 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 3     
	   2 Input     12 Bit        Muxes := 2     
	  11 Input     11 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	  21 Input      4 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	  14 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 42    
	  14 Input      1 Bit        Muxes := 7     
	  17 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module thinpad_top 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module if_stage 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module if_id_reg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module register_file 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	  33 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 32    
Module control_unit 
Detailed RTL Component Info : 
+---Muxes : 
	  14 Input      2 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 7     
Module alu_control 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	  21 Input      4 Bit        Muxes := 1     
	  17 Input      1 Bit        Muxes := 1     
Module id_ex_reg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module ex_stage 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module ex_mem_reg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module mem_stage 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mem_wb_reg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module wb_stage 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module hazard_unit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module mips_pipeline_cpu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
Module BaudTickGen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 1     
Module async_receiver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	  11 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  11 Input      1 Bit        Muxes := 1     
Module BaudTickGen__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 1     
Module async_transmitter 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	  11 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module vga 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design thinpad_top has port base_ram_be_n[3] driven by constant 0
WARNING: [Synth 8-3917] design thinpad_top has port base_ram_be_n[2] driven by constant 0
WARNING: [Synth 8-3917] design thinpad_top has port base_ram_be_n[1] driven by constant 0
WARNING: [Synth 8-3917] design thinpad_top has port base_ram_be_n[0] driven by constant 0
WARNING: [Synth 8-3917] design thinpad_top has port base_ram_we_n driven by constant 1
INFO: [Synth 8-3886] merging instance 'cpu/id_ex_reg/sign_imm_E_reg[11]' (FDRE) to 'cpu/id_ex_reg/rd_E_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu/id_ex_reg/sign_imm_E_reg[12]' (FDRE) to 'cpu/id_ex_reg/rd_E_reg[1]'
INFO: [Synth 8-3886] merging instance 'cpu/id_ex_reg/sign_imm_E_reg[13]' (FDRE) to 'cpu/id_ex_reg/rd_E_reg[2]'
INFO: [Synth 8-3886] merging instance 'cpu/id_ex_reg/sign_imm_E_reg[14]' (FDRE) to 'cpu/id_ex_reg/rd_E_reg[3]'
INFO: [Synth 8-3886] merging instance 'cpu/id_ex_reg/sign_imm_E_reg[15]' (FDRE) to 'cpu/id_ex_reg/sign_imm_E_reg[16]'
INFO: [Synth 8-3886] merging instance 'cpu/id_ex_reg/sign_imm_E_reg[16]' (FDRE) to 'cpu/id_ex_reg/sign_imm_E_reg[17]'
INFO: [Synth 8-3886] merging instance 'cpu/id_ex_reg/sign_imm_E_reg[17]' (FDRE) to 'cpu/id_ex_reg/sign_imm_E_reg[18]'
INFO: [Synth 8-3886] merging instance 'cpu/id_ex_reg/sign_imm_E_reg[18]' (FDRE) to 'cpu/id_ex_reg/sign_imm_E_reg[19]'
INFO: [Synth 8-3886] merging instance 'cpu/id_ex_reg/sign_imm_E_reg[19]' (FDRE) to 'cpu/id_ex_reg/sign_imm_E_reg[20]'
INFO: [Synth 8-3886] merging instance 'cpu/id_ex_reg/sign_imm_E_reg[20]' (FDRE) to 'cpu/id_ex_reg/sign_imm_E_reg[21]'
INFO: [Synth 8-3886] merging instance 'cpu/id_ex_reg/sign_imm_E_reg[21]' (FDRE) to 'cpu/id_ex_reg/sign_imm_E_reg[22]'
INFO: [Synth 8-3886] merging instance 'cpu/id_ex_reg/sign_imm_E_reg[22]' (FDRE) to 'cpu/id_ex_reg/sign_imm_E_reg[23]'
INFO: [Synth 8-3886] merging instance 'cpu/id_ex_reg/sign_imm_E_reg[23]' (FDRE) to 'cpu/id_ex_reg/sign_imm_E_reg[24]'
INFO: [Synth 8-3886] merging instance 'cpu/id_ex_reg/sign_imm_E_reg[24]' (FDRE) to 'cpu/id_ex_reg/sign_imm_E_reg[25]'
INFO: [Synth 8-3886] merging instance 'cpu/id_ex_reg/sign_imm_E_reg[25]' (FDRE) to 'cpu/id_ex_reg/sign_imm_E_reg[26]'
INFO: [Synth 8-3886] merging instance 'cpu/id_ex_reg/sign_imm_E_reg[26]' (FDRE) to 'cpu/id_ex_reg/sign_imm_E_reg[27]'
INFO: [Synth 8-3886] merging instance 'cpu/id_ex_reg/sign_imm_E_reg[27]' (FDRE) to 'cpu/id_ex_reg/sign_imm_E_reg[28]'
INFO: [Synth 8-3886] merging instance 'cpu/id_ex_reg/sign_imm_E_reg[28]' (FDRE) to 'cpu/id_ex_reg/sign_imm_E_reg[29]'
INFO: [Synth 8-3886] merging instance 'cpu/id_ex_reg/sign_imm_E_reg[29]' (FDRE) to 'cpu/id_ex_reg/sign_imm_E_reg[30]'
INFO: [Synth 8-3886] merging instance 'cpu/id_ex_reg/sign_imm_E_reg[30]' (FDRE) to 'cpu/id_ex_reg/sign_imm_E_reg[31]'
INFO: [Synth 8-3886] merging instance 'cpu/id_ex_reg/sign_imm_E_reg[31]' (FDRE) to 'cpu/id_ex_reg/rd_E_reg[4]'
INFO: [Synth 8-3886] merging instance 'ext_ram_be_n_reg_reg[0]' (FDSE) to 'ext_ram_be_n_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'ext_ram_be_n_reg_reg[1]' (FDSE) to 'ext_ram_be_n_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'ext_ram_be_n_reg_reg[2]' (FDSE) to 'ext_ram_be_n_reg_reg[3]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1181.699 ; gain = 444.406
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'clk_50M'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1181.699 ; gain = 444.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1224.297 ; gain = 487.004
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1224.332 ; gain = 487.039
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1224.332 ; gain = 487.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1224.332 ; gain = 487.039
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1224.332 ; gain = 487.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |pll_example   |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |pll_example |     1|
|2     |BUFG        |     1|
|3     |CARRY4      |    60|
|4     |LUT1        |    18|
|5     |LUT2        |   108|
|6     |LUT3        |   145|
|7     |LUT4        |   104|
|8     |LUT5        |   289|
|9     |LUT6        |   691|
|10    |MUXF7       |   256|
|11    |FDCE        |    15|
|12    |FDPE        |     3|
|13    |FDRE        |  1511|
|14    |FDSE        |     7|
|15    |IBUF        |    35|
|16    |IOBUF       |    32|
|17    |OBUF        |    99|
|18    |OBUFT       |    29|
+------+------------+------+

Report Instance Areas: 
+------+--------------------+----------------------------+------+
|      |Instance            |Module                      |Cells |
+------+--------------------+----------------------------+------+
|1     |top                 |                            |  3406|
|2     |  cpu               |mips_pipeline_cpu           |  2827|
|3     |    if_stage        |if_stage                    |    74|
|4     |    if_id_reg       |if_id_reg                   |    66|
|5     |    id_stage        |id_stage                    |  1876|
|6     |      regfile       |register_file               |  1855|
|7     |      ctrl_unit     |control_unit                |     9|
|8     |      alu_ctrl_unit |alu_control                 |    12|
|9     |    id_ex_reg       |id_ex_reg                   |   100|
|10    |    ex_stage        |ex_stage                    |   300|
|11    |      alu           |alu                         |   199|
|12    |    ex_mem_reg      |ex_mem_reg                  |    72|
|13    |    mem_stage_inst  |mem_stage                   |    32|
|14    |    mem_wb_reg      |mem_wb_reg                  |    71|
|15    |    wb_stage        |wb_stage                    |    32|
|16    |    hazard_unit     |hazard_unit                 |    43|
|17    |  segL              |SEG7_LUT__1                 |     7|
|18    |  segH              |SEG7_LUT                    |     7|
|19    |  ext_uart_r        |async_receiver              |    78|
|20    |    tickgen         |BaudTickGen                 |    34|
|21    |  ext_uart_t        |async_transmitter           |    70|
|22    |    tickgen         |BaudTickGen__parameterized0 |    34|
|23    |  vga800x600at75    |vga                         |    52|
+------+--------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1224.332 ; gain = 487.039
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 224 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 1224.332 ; gain = 352.770
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1224.332 ; gain = 487.039
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 1224.332 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 348 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1224.332 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
115 Infos, 128 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1224.332 ; gain = 811.391
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1224.332 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/vivado/codes/flow/CPUProject/CPUProject/thinpad_top.runs/synth_1/thinpad_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file thinpad_top_utilization_synth.rpt -pb thinpad_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jun 20 18:09:23 2025...
