From 1f66f15d73c3d123d513817f75a66d3f2585a925 Mon Sep 17 00:00:00 2001
From: Zhen Chen <chenzhen@rock-chips.com>
Date: Tue, 26 Nov 2019 11:36:59 +0800
Subject: [PATCH] ARM: dts: rockchip: rk312x: refine gpu node

Change-Id: I9e6ebd6fc01a2bbfecdefeda307ed94334edccae
Signed-off-by: Zhen Chen <chenzhen@rock-chips.com>
---
 arch/arm/boot/dts/rk312x.dtsi | 18 ++----------------
 1 file changed, 2 insertions(+), 16 deletions(-)

diff --git a/arch/arm/boot/dts/rk312x.dtsi b/arch/arm/boot/dts/rk312x.dtsi
index a1a2c0f90da4..5d12e73ce6fe 100644
--- a/arch/arm/boot/dts/rk312x.dtsi
+++ b/arch/arm/boot/dts/rk312x.dtsi
@@ -329,23 +329,9 @@
 		#clock-cells = <0>;
 	};
 
-	gpu: gpu@0x10091000 {
+	gpu: gpu@10091000 {
 		compatible = "arm,mali400";
-		reg = <0x10091000 0x200>,
-		      <0x10090000 0x100>,
-		      <0x10093000 0x100>,
-		      <0x10098000 0x1100>,
-		      <0x10094000 0x100>,
-		      <0x1009A000 0x1100>,
-		      <0x10095000 0x100>;
-
-		reg-names = "Mali_L2",
-			    "Mali_GP",
-			    "Mali_GP_MMU",
-			    "Mali_PP0",
-			    "Mali_PP0_MMU",
-			    "Mali_PP1",
-			    "Mali_PP1_MMU";
+		reg = <0x10091000 0x10000>;
 
 		interrupts = <GIC_SPI 3 IRQ_TYPE_LEVEL_HIGH>,
 			     <GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>,
-- 
2.35.3

