{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 30 16:16:19 2017 " "Info: Processing started: Thu Nov 30 16:16:19 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off smartlift -c smartlift " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off smartlift -c smartlift" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "smartlift.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file smartlift.v" { { "Info" "ISGN_ENTITY_NAME" "1 smartlift " "Info: Found entity 1: smartlift" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_test.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lcd_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_TEST " "Info: Found entity 1: LCD_TEST" {  } { { "LCD_TEST.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/LCD_TEST.v" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD " "Info: Found entity 1: LCD" {  } { { "LCD.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/LCD.v" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lcd_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Controller " "Info: Found entity 1: LCD_Controller" {  } { { "LCD_Controller.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/LCD_Controller.v" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_delay.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Info: Found entity 1: Reset_Delay" {  } { { "Reset_Delay.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/Reset_Delay.v" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "smartlift " "Info: Elaborating entity \"smartlift\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "smartlift.v(59) " "Info (10264): Verilog HDL Case Statement information at smartlift.v(59): all case item expressions in this case statement are onehot" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 59 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "smartlift.v(113) " "Warning (10762): Verilog HDL Case Statement warning at smartlift.v(113): can't check case statement for completeness because the case expression has too many possible states" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 113 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "smartlift.v(113) " "Warning (10270): Verilog HDL Case Statement warning at smartlift.v(113): incomplete case statement has no default case item" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 113 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX1 smartlift.v(113) " "Warning (10240): Verilog HDL Always Construct warning at smartlift.v(113): inferring latch(es) for variable \"HEX1\", which holds its previous value in one or more paths through the always construct" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 113 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "estado_atual smartlift.v(153) " "Warning (10235): Verilog HDL Always Construct warning at smartlift.v(153): variable \"estado_atual\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 153 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_EDGE_ON_VECTOR" "CLOCK2 smartlift.v(165) " "Warning (10646): Verilog HDL Event Control warning at smartlift.v(165): posedge or negedge of vector \"CLOCK2\" depends solely on its least-significant bit" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 165 0 0 } }  } 0 10646 "Verilog HDL Event Control warning at %2!s!: posedge or negedge of vector \"%1!s!\" depends solely on its least-significant bit" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 smartlift.v(172) " "Warning (10230): Verilog HDL assignment warning at smartlift.v(172): truncated value with size 32 to match size of target (2)" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 smartlift.v(175) " "Warning (10230): Verilog HDL assignment warning at smartlift.v(175): truncated value with size 32 to match size of target (2)" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 smartlift.v(183) " "Warning (10230): Verilog HDL assignment warning at smartlift.v(183): truncated value with size 32 to match size of target (2)" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 smartlift.v(190) " "Warning (10230): Verilog HDL assignment warning at smartlift.v(190): truncated value with size 32 to match size of target (2)" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[0\] smartlift.v(113) " "Info (10041): Inferred latch for \"HEX1\[0\]\" at smartlift.v(113)" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[1\] smartlift.v(113) " "Info (10041): Inferred latch for \"HEX1\[1\]\" at smartlift.v(113)" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[2\] smartlift.v(113) " "Info (10041): Inferred latch for \"HEX1\[2\]\" at smartlift.v(113)" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[3\] smartlift.v(113) " "Info (10041): Inferred latch for \"HEX1\[3\]\" at smartlift.v(113)" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[4\] smartlift.v(113) " "Info (10041): Inferred latch for \"HEX1\[4\]\" at smartlift.v(113)" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[5\] smartlift.v(113) " "Info (10041): Inferred latch for \"HEX1\[5\]\" at smartlift.v(113)" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[6\] smartlift.v(113) " "Info (10041): Inferred latch for \"HEX1\[6\]\" at smartlift.v(113)" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:r0 " "Info: Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:r0\"" {  } { { "smartlift.v" "r0" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 206 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_TEST LCD_TEST:u1 " "Info: Elaborating entity \"LCD_TEST\" for hierarchy \"LCD_TEST:u1\"" {  } { { "smartlift.v" "u1" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 220 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 LCD_TEST.v(71) " "Warning (10230): Verilog HDL assignment warning at LCD_TEST.v(71): truncated value with size 32 to match size of target (18)" {  } { { "LCD_TEST.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/LCD_TEST.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 LCD_TEST.v(79) " "Warning (10230): Verilog HDL assignment warning at LCD_TEST.v(79): truncated value with size 32 to match size of target (6)" {  } { { "LCD_TEST.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/LCD_TEST.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "LCD_TEST.v(108) " "Warning (10270): Verilog HDL Case Statement warning at LCD_TEST.v(108): incomplete case statement has no default case item" {  } { { "LCD_TEST.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/LCD_TEST.v" 108 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "LCD_TEST.v(137) " "Warning (10270): Verilog HDL Case Statement warning at LCD_TEST.v(137): incomplete case statement has no default case item" {  } { { "LCD_TEST.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/LCD_TEST.v" 137 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "LCD_TEST.v(189) " "Warning (10270): Verilog HDL Case Statement warning at LCD_TEST.v(189): incomplete case statement has no default case item" {  } { { "LCD_TEST.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/LCD_TEST.v" 189 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LUT_DATA LCD_TEST.v(106) " "Warning (10240): Verilog HDL Always Construct warning at LCD_TEST.v(106): inferring latch(es) for variable \"LUT_DATA\", which holds its previous value in one or more paths through the always construct" {  } { { "LCD_TEST.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/LCD_TEST.v" 106 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[0\] LCD_TEST.v(106) " "Info (10041): Inferred latch for \"LUT_DATA\[0\]\" at LCD_TEST.v(106)" {  } { { "LCD_TEST.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/LCD_TEST.v" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[1\] LCD_TEST.v(106) " "Info (10041): Inferred latch for \"LUT_DATA\[1\]\" at LCD_TEST.v(106)" {  } { { "LCD_TEST.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/LCD_TEST.v" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[2\] LCD_TEST.v(106) " "Info (10041): Inferred latch for \"LUT_DATA\[2\]\" at LCD_TEST.v(106)" {  } { { "LCD_TEST.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/LCD_TEST.v" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[3\] LCD_TEST.v(106) " "Info (10041): Inferred latch for \"LUT_DATA\[3\]\" at LCD_TEST.v(106)" {  } { { "LCD_TEST.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/LCD_TEST.v" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[4\] LCD_TEST.v(106) " "Info (10041): Inferred latch for \"LUT_DATA\[4\]\" at LCD_TEST.v(106)" {  } { { "LCD_TEST.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/LCD_TEST.v" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[5\] LCD_TEST.v(106) " "Info (10041): Inferred latch for \"LUT_DATA\[5\]\" at LCD_TEST.v(106)" {  } { { "LCD_TEST.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/LCD_TEST.v" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[6\] LCD_TEST.v(106) " "Info (10041): Inferred latch for \"LUT_DATA\[6\]\" at LCD_TEST.v(106)" {  } { { "LCD_TEST.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/LCD_TEST.v" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[7\] LCD_TEST.v(106) " "Info (10041): Inferred latch for \"LUT_DATA\[7\]\" at LCD_TEST.v(106)" {  } { { "LCD_TEST.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/LCD_TEST.v" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[8\] LCD_TEST.v(106) " "Info (10041): Inferred latch for \"LUT_DATA\[8\]\" at LCD_TEST.v(106)" {  } { { "LCD_TEST.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/LCD_TEST.v" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Controller LCD_TEST:u1\|LCD_Controller:u0 " "Info: Elaborating entity \"LCD_Controller\" for hierarchy \"LCD_TEST:u1\|LCD_Controller:u0\"" {  } { { "LCD_TEST.v" "u0" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/LCD_TEST.v" 255 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "IOPT_ALTSYNCRAM_ROM_INFERRED" "WideOr0~0 " "Info: Inferred altsyncram megafunction from the following design logic: \"WideOr0~0\"" { { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Info: Parameter OPERATION_MODE set to ROM" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 7 " "Info: Parameter WIDTH_A set to 7" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Info: Parameter WIDTHAD_A set to 9" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Info: Parameter NUMWORDS_A set to 512" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Info: Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Info: Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE smartlift.smartlift0.rtl.mif " "Info: Parameter INIT_FILE set to smartlift.smartlift0.rtl.mif" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1}  } { { "smartlift.v" "WideOr0~0" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 59 -1 0 } }  } 0 0 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:WideOr0_rtl_0 " "Info: Elaborated megafunction instantiation \"altsyncram:WideOr0_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:WideOr0_rtl_0 " "Info: Instantiated megafunction \"altsyncram:WideOr0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Info: Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 7 " "Info: Parameter \"WIDTH_A\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Info: Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Info: Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Info: Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Info: Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE smartlift.smartlift0.rtl.mif " "Info: Parameter \"INIT_FILE\" = \"smartlift.smartlift0.rtl.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ctv.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_ctv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ctv " "Info: Found entity 1: altsyncram_ctv" {  } { { "db/altsyncram_ctv.tdf" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/db/altsyncram_ctv.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "HEX1\[0\]\$latch " "Warning: Latch HEX1\[0\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA aux_s\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal aux_s\[3\]" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 165 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 113 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "HEX1\[1\]\$latch " "Warning: Latch HEX1\[1\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA aux_s\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal aux_s\[3\]" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 165 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 113 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "HEX1\[2\]\$latch " "Warning: Latch HEX1\[2\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA aux_s\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal aux_s\[3\]" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 165 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 113 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "HEX1\[3\]\$latch " "Warning: Latch HEX1\[3\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA aux_s\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal aux_s\[3\]" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 165 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 113 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "HEX1\[4\]\$latch " "Warning: Latch HEX1\[4\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA aux_s\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal aux_s\[3\]" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 165 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 113 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "HEX1\[5\]\$latch " "Warning: Latch HEX1\[5\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA aux_s\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal aux_s\[3\]" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 165 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 113 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "HEX1\[6\]\$latch " "Warning: Latch HEX1\[6\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA aux_s\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal aux_s\[3\]" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 165 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 113 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LCD_TEST:u1\|LUT_DATA\[0\] " "Warning: Latch LCD_TEST:u1\|LUT_DATA\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA estado_atual\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal estado_atual\[1\]" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 165 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "LCD_TEST.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/LCD_TEST.v" 106 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LCD_TEST:u1\|LUT_DATA\[1\] " "Warning: Latch LCD_TEST:u1\|LUT_DATA\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA estado_atual\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal estado_atual\[1\]" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 165 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "LCD_TEST.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/LCD_TEST.v" 106 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LCD_TEST:u1\|LUT_DATA\[2\] " "Warning: Latch LCD_TEST:u1\|LUT_DATA\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA estado_atual\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal estado_atual\[1\]" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 165 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "LCD_TEST.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/LCD_TEST.v" 106 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LCD_TEST:u1\|LUT_DATA\[3\] " "Warning: Latch LCD_TEST:u1\|LUT_DATA\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA estado_atual\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal estado_atual\[1\]" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 165 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "LCD_TEST.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/LCD_TEST.v" 106 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LCD_TEST:u1\|LUT_DATA\[4\] " "Warning: Latch LCD_TEST:u1\|LUT_DATA\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA estado_atual\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal estado_atual\[1\]" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 165 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "LCD_TEST.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/LCD_TEST.v" 106 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LCD_TEST:u1\|LUT_DATA\[5\] " "Warning: Latch LCD_TEST:u1\|LUT_DATA\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA estado_atual\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal estado_atual\[1\]" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 165 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "LCD_TEST.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/LCD_TEST.v" 106 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LCD_TEST:u1\|LUT_DATA\[6\] " "Warning: Latch LCD_TEST:u1\|LUT_DATA\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LCD_TEST:u1\|LUT_INDEX\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal LCD_TEST:u1\|LUT_INDEX\[5\]" {  } { { "LCD_TEST.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/LCD_TEST.v" 53 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "LCD_TEST.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/LCD_TEST.v" 106 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LCD_TEST:u1\|LUT_DATA\[7\] " "Warning: Latch LCD_TEST:u1\|LUT_DATA\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LCD_TEST:u1\|LUT_INDEX\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal LCD_TEST:u1\|LUT_INDEX\[5\]" {  } { { "LCD_TEST.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/LCD_TEST.v" 53 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "LCD_TEST.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/LCD_TEST.v" 106 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LCD_TEST:u1\|LUT_DATA\[8\] " "Warning: Latch LCD_TEST:u1\|LUT_DATA\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LCD_TEST:u1\|LUT_INDEX\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal LCD_TEST:u1\|LUT_INDEX\[5\]" {  } { { "LCD_TEST.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/LCD_TEST.v" 53 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "LCD_TEST.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/LCD_TEST.v" 106 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_RW GND " "Warning (13410): Pin \"LCD_RW\" is stuck at GND" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_ON VCC " "Warning (13410): Pin \"LCD_ON\" is stuck at VCC" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_BLON VCC " "Warning (13410): Pin \"LCD_BLON\" is stuck at VCC" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 8 " "Info: 8 registers lost all their fanouts during netlist optimizations. The first 8 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD_TEST:u1\|mLCD_ST~8 " "Info: Register \"LCD_TEST:u1\|mLCD_ST~8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD_TEST:u1\|mLCD_ST~9 " "Info: Register \"LCD_TEST:u1\|mLCD_ST~9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD_TEST:u1\|mLCD_ST~10 " "Info: Register \"LCD_TEST:u1\|mLCD_ST~10\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD_TEST:u1\|mLCD_ST~11 " "Info: Register \"LCD_TEST:u1\|mLCD_ST~11\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD_TEST:u1\|mLCD_ST~12 " "Info: Register \"LCD_TEST:u1\|mLCD_ST~12\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD_TEST:u1\|mLCD_ST~13 " "Info: Register \"LCD_TEST:u1\|mLCD_ST~13\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD_TEST:u1\|LCD_Controller:u0\|ST~8 " "Info: Register \"LCD_TEST:u1\|LCD_Controller:u0\|ST~8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD_TEST:u1\|LCD_Controller:u0\|ST~9 " "Info: Register \"LCD_TEST:u1\|LCD_Controller:u0\|ST~9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "471 " "Info: Implemented 471 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Info: Implemented 11 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Info: Implemented 29 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "424 " "Info: Implemented 424 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "7 " "Info: Implemented 7 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 51 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 51 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "237 " "Info: Peak virtual memory: 237 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 30 16:16:22 2017 " "Info: Processing ended: Thu Nov 30 16:16:22 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 30 16:16:23 2017 " "Info: Processing started: Thu Nov 30 16:16:23 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off smartlift -c smartlift " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off smartlift -c smartlift" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "smartlift EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"smartlift\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rebeca/Desktop/smartlift/smartlift/" 0 { } { { 0 { 0 ""} 0 934 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rebeca/Desktop/smartlift/smartlift/" 0 { } { { 0 { 0 ""} 0 935 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rebeca/Desktop/smartlift/smartlift/" 0 { } { { 0 { 0 ""} 0 936 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node CLOCK_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_TEST:u1\|LUT_INDEX\[2\] " "Info: Destination node LCD_TEST:u1\|LUT_INDEX\[2\]" {  } { { "LCD_TEST.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/LCD_TEST.v" 53 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_TEST:u1|LUT_INDEX[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rebeca/Desktop/smartlift/smartlift/" 0 { } { { 0 { 0 ""} 0 39 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_TEST:u1\|LUT_INDEX\[1\] " "Info: Destination node LCD_TEST:u1\|LUT_INDEX\[1\]" {  } { { "LCD_TEST.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/LCD_TEST.v" 53 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_TEST:u1|LUT_INDEX[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rebeca/Desktop/smartlift/smartlift/" 0 { } { { 0 { 0 ""} 0 40 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_TEST:u1\|LUT_INDEX\[4\] " "Info: Destination node LCD_TEST:u1\|LUT_INDEX\[4\]" {  } { { "LCD_TEST.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/LCD_TEST.v" 53 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_TEST:u1|LUT_INDEX[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rebeca/Desktop/smartlift/smartlift/" 0 { } { { 0 { 0 ""} 0 37 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_TEST:u1\|LUT_INDEX\[3\] " "Info: Destination node LCD_TEST:u1\|LUT_INDEX\[3\]" {  } { { "LCD_TEST.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/LCD_TEST.v" 53 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_TEST:u1|LUT_INDEX[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rebeca/Desktop/smartlift/smartlift/" 0 { } { { 0 { 0 ""} 0 38 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_TEST:u1\|LUT_INDEX\[5\] " "Info: Destination node LCD_TEST:u1\|LUT_INDEX\[5\]" {  } { { "LCD_TEST.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/LCD_TEST.v" 53 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_TEST:u1|LUT_INDEX[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rebeca/Desktop/smartlift/smartlift/" 0 { } { { 0 { 0 ""} 0 36 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLOCK2\[0\] " "Info: Destination node CLOCK2\[0\]" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 48 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rebeca/Desktop/smartlift/smartlift/" 0 { } { { 0 { 0 ""} 0 195 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_TEST:u1\|LUT_INDEX\[0\] " "Info: Destination node LCD_TEST:u1\|LUT_INDEX\[0\]" {  } { { "LCD_TEST.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/LCD_TEST.v" 53 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_TEST:u1|LUT_INDEX[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rebeca/Desktop/smartlift/smartlift/" 0 { } { { 0 { 0 ""} 0 41 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { CLOCK_50 } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rebeca/Desktop/smartlift/smartlift/" 0 { } { { 0 { 0 ""} 0 264 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LCD_TEST:u1\|LUT_DATA\[0\]~28  " "Info: Automatically promoted node LCD_TEST:u1\|LUT_DATA\[0\]~28 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "LCD_TEST.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/LCD_TEST.v" 106 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_TEST:u1|LUT_DATA[0]~28 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rebeca/Desktop/smartlift/smartlift/" 0 { } { { 0 { 0 ""} 0 496 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "WideNor0  " "Info: Automatically promoted node WideNor0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 113 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WideNor0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rebeca/Desktop/smartlift/smartlift/" 0 { } { { 0 { 0 ""} 0 245 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LCD_TEST:u1\|always0~0  " "Info: Automatically promoted node LCD_TEST:u1\|always0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_TEST:u1|always0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rebeca/Desktop/smartlift/smartlift/" 0 { } { { 0 { 0 ""} 0 294 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "0.084 ns register register " "Info: Estimated most critical path is register to register delay of 0.084 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LCD_TEST:u1\|LUT_DATA\[0\] 1 REG LAB_X41_Y26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X41_Y26; Fanout = 1; REG Node = 'LCD_TEST:u1\|LUT_DATA\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_TEST:u1|LUT_DATA[0] } "NODE_NAME" } } { "LCD_TEST.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/LCD_TEST.v" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.084 ns LCD_TEST:u1\|mLCD_DATA\[0\] 2 REG LAB_X41_Y26 1 " "Info: 2: + IC(0.000 ns) + CELL(0.084 ns) = 0.084 ns; Loc. = LAB_X41_Y26; Fanout = 1; REG Node = 'LCD_TEST:u1\|mLCD_DATA\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { LCD_TEST:u1|LUT_DATA[0] LCD_TEST:u1|mLCD_DATA[0] } "NODE_NAME" } } { "LCD_TEST.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/LCD_TEST.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.084 ns ( 100.00 % ) " "Info: Total cell delay = 0.084 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { LCD_TEST:u1|LUT_DATA[0] LCD_TEST:u1|mLCD_DATA[0] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X33_Y12 X43_Y23 " "Info: Peak interconnect usage is 2% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "29 " "Warning: Found 29 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[0\] 0 " "Info: Pin \"LCD_DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[1\] 0 " "Info: Pin \"LCD_DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[2\] 0 " "Info: Pin \"LCD_DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[3\] 0 " "Info: Pin \"LCD_DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[4\] 0 " "Info: Pin \"LCD_DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[5\] 0 " "Info: Pin \"LCD_DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[6\] 0 " "Info: Pin \"LCD_DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[7\] 0 " "Info: Pin \"LCD_DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RW 0 " "Info: Pin \"LCD_RW\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_EN 0 " "Info: Pin \"LCD_EN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RS 0 " "Info: Pin \"LCD_RS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_ON 0 " "Info: Pin \"LCD_ON\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_BLON 0 " "Info: Pin \"LCD_BLON\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED_G 0 " "Info: Pin \"LED_G\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED_R 0 " "Info: Pin \"LED_R\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[0\] 0 " "Info: Pin \"HEX0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[1\] 0 " "Info: Pin \"HEX0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[2\] 0 " "Info: Pin \"HEX0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[3\] 0 " "Info: Pin \"HEX0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[4\] 0 " "Info: Pin \"HEX0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[5\] 0 " "Info: Pin \"HEX0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[6\] 0 " "Info: Pin \"HEX0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[0\] 0 " "Info: Pin \"HEX1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[1\] 0 " "Info: Pin \"HEX1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[2\] 0 " "Info: Pin \"HEX1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[3\] 0 " "Info: Pin \"HEX1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[4\] 0 " "Info: Pin \"HEX1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[5\] 0 " "Info: Pin \"HEX1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[6\] 0 " "Info: Pin \"HEX1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "300 " "Info: Peak virtual memory: 300 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 30 16:16:31 2017 " "Info: Processing ended: Thu Nov 30 16:16:31 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Info: Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 30 16:16:32 2017 " "Info: Processing started: Thu Nov 30 16:16:32 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off smartlift -c smartlift " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off smartlift -c smartlift" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "277 " "Info: Peak virtual memory: 277 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 30 16:16:34 2017 " "Info: Processing ended: Thu Nov 30 16:16:34 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 30 16:16:35 2017 " "Info: Processing started: Thu Nov 30 16:16:35 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off smartlift -c smartlift --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off smartlift -c smartlift --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "LCD_TEST:u1\|LUT_DATA\[0\] " "Warning: Node \"LCD_TEST:u1\|LUT_DATA\[0\]\" is a latch" {  } { { "LCD_TEST.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/LCD_TEST.v" 106 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCD_TEST:u1\|LUT_DATA\[1\] " "Warning: Node \"LCD_TEST:u1\|LUT_DATA\[1\]\" is a latch" {  } { { "LCD_TEST.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/LCD_TEST.v" 106 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCD_TEST:u1\|LUT_DATA\[2\] " "Warning: Node \"LCD_TEST:u1\|LUT_DATA\[2\]\" is a latch" {  } { { "LCD_TEST.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/LCD_TEST.v" 106 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCD_TEST:u1\|LUT_DATA\[3\] " "Warning: Node \"LCD_TEST:u1\|LUT_DATA\[3\]\" is a latch" {  } { { "LCD_TEST.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/LCD_TEST.v" 106 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCD_TEST:u1\|LUT_DATA\[4\] " "Warning: Node \"LCD_TEST:u1\|LUT_DATA\[4\]\" is a latch" {  } { { "LCD_TEST.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/LCD_TEST.v" 106 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCD_TEST:u1\|LUT_DATA\[5\] " "Warning: Node \"LCD_TEST:u1\|LUT_DATA\[5\]\" is a latch" {  } { { "LCD_TEST.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/LCD_TEST.v" 106 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCD_TEST:u1\|LUT_DATA\[6\] " "Warning: Node \"LCD_TEST:u1\|LUT_DATA\[6\]\" is a latch" {  } { { "LCD_TEST.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/LCD_TEST.v" 106 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCD_TEST:u1\|LUT_DATA\[7\] " "Warning: Node \"LCD_TEST:u1\|LUT_DATA\[7\]\" is a latch" {  } { { "LCD_TEST.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/LCD_TEST.v" 106 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCD_TEST:u1\|LUT_DATA\[8\] " "Warning: Node \"LCD_TEST:u1\|LUT_DATA\[8\]\" is a latch" {  } { { "LCD_TEST.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/LCD_TEST.v" 106 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "HEX1\[0\]\$latch " "Warning: Node \"HEX1\[0\]\$latch\" is a latch" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 113 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "HEX1\[1\]\$latch " "Warning: Node \"HEX1\[1\]\$latch\" is a latch" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 113 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "HEX1\[2\]\$latch " "Warning: Node \"HEX1\[2\]\$latch\" is a latch" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 113 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "HEX1\[3\]\$latch " "Warning: Node \"HEX1\[3\]\$latch\" is a latch" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 113 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "HEX1\[4\]\$latch " "Warning: Node \"HEX1\[4\]\$latch\" is a latch" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 113 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "HEX1\[5\]\$latch " "Warning: Node \"HEX1\[5\]\$latch\" is a latch" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 113 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "HEX1\[6\]\$latch " "Warning: Node \"HEX1\[6\]\$latch\" is a latch" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 113 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "KEY0 " "Info: Assuming node \"KEY0\" is an undefined clock" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY0" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_50 " "Info: Assuming node \"CLOCK_50\" is an undefined clock" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "61 " "Warning: Found 61 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "WideNor0~0 " "Info: Detected gated clock \"WideNor0~0\" as buffer" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 113 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "WideNor0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal8~0 " "Info: Detected gated clock \"Equal8~0\" as buffer" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 142 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal8~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal4~0 " "Info: Detected gated clock \"Equal4~0\" as buffer" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 126 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal4~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "WideOr28~0 " "Info: Detected gated clock \"WideOr28~0\" as buffer" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 113 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "WideOr28~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal9~1 " "Info: Detected gated clock \"Equal9~1\" as buffer" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 146 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal9~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal9~0 " "Info: Detected gated clock \"Equal9~0\" as buffer" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 146 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal9~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal1~9 " "Info: Detected gated clock \"Equal1~9\" as buffer" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 114 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal1~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal5~0 " "Info: Detected gated clock \"Equal5~0\" as buffer" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 130 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal5~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "LCD_TEST:u1\|LUT_DATA\[0\]~25 " "Info: Detected gated clock \"LCD_TEST:u1\|LUT_DATA\[0\]~25\" as buffer" {  } { { "LCD_TEST.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/LCD_TEST.v" 106 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_TEST:u1\|LUT_DATA\[0\]~25" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "LCD_TEST:u1\|LUT_DATA\[0\]~26 " "Info: Detected gated clock \"LCD_TEST:u1\|LUT_DATA\[0\]~26\" as buffer" {  } { { "LCD_TEST.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/LCD_TEST.v" 106 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_TEST:u1\|LUT_DATA\[0\]~26" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "LCD_TEST:u1\|LUT_DATA\[0\]~24 " "Info: Detected gated clock \"LCD_TEST:u1\|LUT_DATA\[0\]~24\" as buffer" {  } { { "LCD_TEST.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/LCD_TEST.v" 106 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_TEST:u1\|LUT_DATA\[0\]~24" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "LCD_TEST:u1\|LUT_DATA\[0\]~27 " "Info: Detected gated clock \"LCD_TEST:u1\|LUT_DATA\[0\]~27\" as buffer" {  } { { "LCD_TEST.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/LCD_TEST.v" 106 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_TEST:u1\|LUT_DATA\[0\]~27" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "LCD_TEST:u1\|LUT_DATA\[0\]~28 " "Info: Detected gated clock \"LCD_TEST:u1\|LUT_DATA\[0\]~28\" as buffer" {  } { { "LCD_TEST.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/LCD_TEST.v" 106 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_TEST:u1\|LUT_DATA\[0\]~28" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LCD_TEST:u1\|LUT_INDEX\[0\] " "Info: Detected ripple clock \"LCD_TEST:u1\|LUT_INDEX\[0\]\" as buffer" {  } { { "LCD_TEST.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/LCD_TEST.v" 53 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_TEST:u1\|LUT_INDEX\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LCD_TEST:u1\|LUT_INDEX\[1\] " "Info: Detected ripple clock \"LCD_TEST:u1\|LUT_INDEX\[1\]\" as buffer" {  } { { "LCD_TEST.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/LCD_TEST.v" 53 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_TEST:u1\|LUT_INDEX\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LCD_TEST:u1\|LUT_INDEX\[2\] " "Info: Detected ripple clock \"LCD_TEST:u1\|LUT_INDEX\[2\]\" as buffer" {  } { { "LCD_TEST.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/LCD_TEST.v" 53 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_TEST:u1\|LUT_INDEX\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LCD_TEST:u1\|LUT_INDEX\[4\] " "Info: Detected ripple clock \"LCD_TEST:u1\|LUT_INDEX\[4\]\" as buffer" {  } { { "LCD_TEST.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/LCD_TEST.v" 53 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_TEST:u1\|LUT_INDEX\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LCD_TEST:u1\|LUT_INDEX\[3\] " "Info: Detected ripple clock \"LCD_TEST:u1\|LUT_INDEX\[3\]\" as buffer" {  } { { "LCD_TEST.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/LCD_TEST.v" 53 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_TEST:u1\|LUT_INDEX\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LCD_TEST:u1\|LUT_INDEX\[5\] " "Info: Detected ripple clock \"LCD_TEST:u1\|LUT_INDEX\[5\]\" as buffer" {  } { { "LCD_TEST.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/LCD_TEST.v" 53 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_TEST:u1\|LUT_INDEX\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "aux_s\[7\] " "Info: Detected ripple clock \"aux_s\[7\]\" as buffer" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 165 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "aux_s\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "aux_s\[6\] " "Info: Detected ripple clock \"aux_s\[6\]\" as buffer" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 165 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "aux_s\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "aux_s\[5\] " "Info: Detected ripple clock \"aux_s\[5\]\" as buffer" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 165 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "aux_s\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "aux_s\[10\] " "Info: Detected ripple clock \"aux_s\[10\]\" as buffer" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 165 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "aux_s\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "aux_s\[8\] " "Info: Detected ripple clock \"aux_s\[8\]\" as buffer" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 165 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "aux_s\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "aux_s\[11\] " "Info: Detected ripple clock \"aux_s\[11\]\" as buffer" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 165 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "aux_s\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "aux_s\[9\] " "Info: Detected ripple clock \"aux_s\[9\]\" as buffer" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 165 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "aux_s\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "aux_s\[17\] " "Info: Detected ripple clock \"aux_s\[17\]\" as buffer" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 165 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "aux_s\[17\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "aux_s\[19\] " "Info: Detected ripple clock \"aux_s\[19\]\" as buffer" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 165 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "aux_s\[19\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "aux_s\[18\] " "Info: Detected ripple clock \"aux_s\[18\]\" as buffer" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 165 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "aux_s\[18\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "aux_s\[16\] " "Info: Detected ripple clock \"aux_s\[16\]\" as buffer" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 165 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "aux_s\[16\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "aux_s\[15\] " "Info: Detected ripple clock \"aux_s\[15\]\" as buffer" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 165 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "aux_s\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "aux_s\[13\] " "Info: Detected ripple clock \"aux_s\[13\]\" as buffer" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 165 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "aux_s\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "aux_s\[12\] " "Info: Detected ripple clock \"aux_s\[12\]\" as buffer" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 165 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "aux_s\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "aux_s\[14\] " "Info: Detected ripple clock \"aux_s\[14\]\" as buffer" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 165 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "aux_s\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "aux_s\[21\] " "Info: Detected ripple clock \"aux_s\[21\]\" as buffer" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 165 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "aux_s\[21\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "aux_s\[22\] " "Info: Detected ripple clock \"aux_s\[22\]\" as buffer" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 165 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "aux_s\[22\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "aux_s\[23\] " "Info: Detected ripple clock \"aux_s\[23\]\" as buffer" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 165 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "aux_s\[23\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "aux_s\[20\] " "Info: Detected ripple clock \"aux_s\[20\]\" as buffer" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 165 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "aux_s\[20\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal1~2 " "Info: Detected gated clock \"Equal1~2\" as buffer" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 114 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal1~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal1~1 " "Info: Detected gated clock \"Equal1~1\" as buffer" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 114 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal1~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal1~3 " "Info: Detected gated clock \"Equal1~3\" as buffer" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 114 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal1~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal1~0 " "Info: Detected gated clock \"Equal1~0\" as buffer" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 114 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "aux_s\[26\] " "Info: Detected ripple clock \"aux_s\[26\]\" as buffer" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 165 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "aux_s\[26\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "aux_s\[27\] " "Info: Detected ripple clock \"aux_s\[27\]\" as buffer" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 165 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "aux_s\[27\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "aux_s\[24\] " "Info: Detected ripple clock \"aux_s\[24\]\" as buffer" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 165 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "aux_s\[24\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "aux_s\[25\] " "Info: Detected ripple clock \"aux_s\[25\]\" as buffer" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 165 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "aux_s\[25\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "aux_s\[29\] " "Info: Detected ripple clock \"aux_s\[29\]\" as buffer" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 165 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "aux_s\[29\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "aux_s\[30\] " "Info: Detected ripple clock \"aux_s\[30\]\" as buffer" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 165 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "aux_s\[30\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "aux_s\[28\] " "Info: Detected ripple clock \"aux_s\[28\]\" as buffer" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 165 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "aux_s\[28\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal1~5 " "Info: Detected gated clock \"Equal1~5\" as buffer" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 114 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal1~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal1~7 " "Info: Detected gated clock \"Equal1~7\" as buffer" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 114 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal1~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal1~6 " "Info: Detected gated clock \"Equal1~6\" as buffer" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 114 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal1~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "aux_s\[0\] " "Info: Detected ripple clock \"aux_s\[0\]\" as buffer" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 165 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "aux_s\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "aux_s\[1\] " "Info: Detected ripple clock \"aux_s\[1\]\" as buffer" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 165 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "aux_s\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "aux_s\[31\] " "Info: Detected ripple clock \"aux_s\[31\]\" as buffer" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 165 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "aux_s\[31\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "aux_s\[2\] " "Info: Detected ripple clock \"aux_s\[2\]\" as buffer" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 165 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "aux_s\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "aux_s\[3\] " "Info: Detected ripple clock \"aux_s\[3\]\" as buffer" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 165 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "aux_s\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "estado_atual\[1\] " "Info: Detected ripple clock \"estado_atual\[1\]\" as buffer" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 165 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "estado_atual\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "estado_atual\[0\] " "Info: Detected ripple clock \"estado_atual\[0\]\" as buffer" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 165 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "estado_atual\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLOCK2\[0\] " "Info: Detected ripple clock \"CLOCK2\[0\]\" as buffer" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 48 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK2\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "aux_s\[4\] " "Info: Detected ripple clock \"aux_s\[4\]\" as buffer" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 165 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "aux_s\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "KEY0 " "Info: No valid register-to-register data paths exist for clock \"KEY0\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_50 register LCD_TEST:u1\|LUT_DATA\[5\] register LCD_TEST:u1\|mLCD_DATA\[5\] 66.45 MHz 15.05 ns Internal " "Info: Clock \"CLOCK_50\" has Internal fmax of 66.45 MHz between source register \"LCD_TEST:u1\|LUT_DATA\[5\]\" and destination register \"LCD_TEST:u1\|mLCD_DATA\[5\]\" (period= 15.05 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.084 ns + Longest register register " "Info: + Longest register to register delay is 0.084 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LCD_TEST:u1\|LUT_DATA\[5\] 1 REG LCCOMB_X40_Y25_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X40_Y25_N20; Fanout = 1; REG Node = 'LCD_TEST:u1\|LUT_DATA\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_TEST:u1|LUT_DATA[5] } "NODE_NAME" } } { "LCD_TEST.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/LCD_TEST.v" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.084 ns LCD_TEST:u1\|mLCD_DATA\[5\] 2 REG LCFF_X40_Y25_N21 1 " "Info: 2: + IC(0.000 ns) + CELL(0.084 ns) = 0.084 ns; Loc. = LCFF_X40_Y25_N21; Fanout = 1; REG Node = 'LCD_TEST:u1\|mLCD_DATA\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { LCD_TEST:u1|LUT_DATA[5] LCD_TEST:u1|mLCD_DATA[5] } "NODE_NAME" } } { "LCD_TEST.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/LCD_TEST.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.084 ns ( 100.00 % ) " "Info: Total cell delay = 0.084 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { LCD_TEST:u1|LUT_DATA[5] LCD_TEST:u1|mLCD_DATA[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.084 ns" { LCD_TEST:u1|LUT_DATA[5] {} LCD_TEST:u1|mLCD_DATA[5] {} } { 0.000ns 0.000ns } { 0.000ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-7.477 ns - Smallest " "Info: - Smallest clock skew is -7.477 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.659 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 2.659 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 8 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 8; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 98 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 98; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.005 ns) + CELL(0.537 ns) 2.659 ns LCD_TEST:u1\|mLCD_DATA\[5\] 3 REG LCFF_X40_Y25_N21 1 " "Info: 3: + IC(1.005 ns) + CELL(0.537 ns) = 2.659 ns; Loc. = LCFF_X40_Y25_N21; Fanout = 1; REG Node = 'LCD_TEST:u1\|mLCD_DATA\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.542 ns" { CLOCK_50~clkctrl LCD_TEST:u1|mLCD_DATA[5] } "NODE_NAME" } } { "LCD_TEST.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/LCD_TEST.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.77 % ) " "Info: Total cell delay = 1.536 ns ( 57.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.123 ns ( 42.23 % ) " "Info: Total interconnect delay = 1.123 ns ( 42.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.659 ns" { CLOCK_50 CLOCK_50~clkctrl LCD_TEST:u1|mLCD_DATA[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.659 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} LCD_TEST:u1|mLCD_DATA[5] {} } { 0.000ns 0.000ns 0.118ns 1.005ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 10.136 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 10.136 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 8 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 8; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.865 ns) + CELL(0.787 ns) 3.651 ns LCD_TEST:u1\|LUT_INDEX\[1\] 2 REG LCFF_X42_Y25_N25 31 " "Info: 2: + IC(1.865 ns) + CELL(0.787 ns) = 3.651 ns; Loc. = LCFF_X42_Y25_N25; Fanout = 31; REG Node = 'LCD_TEST:u1\|LUT_INDEX\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.652 ns" { CLOCK_50 LCD_TEST:u1|LUT_INDEX[1] } "NODE_NAME" } } { "LCD_TEST.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/LCD_TEST.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.738 ns) + CELL(0.393 ns) 4.782 ns LCD_TEST:u1\|LUT_DATA\[0\]~25 3 COMB LCCOMB_X40_Y25_N18 1 " "Info: 3: + IC(0.738 ns) + CELL(0.393 ns) = 4.782 ns; Loc. = LCCOMB_X40_Y25_N18; Fanout = 1; COMB Node = 'LCD_TEST:u1\|LUT_DATA\[0\]~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.131 ns" { LCD_TEST:u1|LUT_INDEX[1] LCD_TEST:u1|LUT_DATA[0]~25 } "NODE_NAME" } } { "LCD_TEST.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/LCD_TEST.v" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.444 ns) + CELL(0.419 ns) 5.645 ns LCD_TEST:u1\|LUT_DATA\[0\]~26 4 COMB LCCOMB_X41_Y25_N14 1 " "Info: 4: + IC(0.444 ns) + CELL(0.419 ns) = 5.645 ns; Loc. = LCCOMB_X41_Y25_N14; Fanout = 1; COMB Node = 'LCD_TEST:u1\|LUT_DATA\[0\]~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.863 ns" { LCD_TEST:u1|LUT_DATA[0]~25 LCD_TEST:u1|LUT_DATA[0]~26 } "NODE_NAME" } } { "LCD_TEST.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/LCD_TEST.v" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.275 ns) 6.171 ns LCD_TEST:u1\|LUT_DATA\[0\]~27 5 COMB LCCOMB_X41_Y25_N6 1 " "Info: 5: + IC(0.251 ns) + CELL(0.275 ns) = 6.171 ns; Loc. = LCCOMB_X41_Y25_N6; Fanout = 1; COMB Node = 'LCD_TEST:u1\|LUT_DATA\[0\]~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.526 ns" { LCD_TEST:u1|LUT_DATA[0]~26 LCD_TEST:u1|LUT_DATA[0]~27 } "NODE_NAME" } } { "LCD_TEST.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/LCD_TEST.v" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.449 ns) + CELL(0.150 ns) 6.770 ns LCD_TEST:u1\|LUT_DATA\[0\]~28 6 COMB LCCOMB_X40_Y25_N22 1 " "Info: 6: + IC(0.449 ns) + CELL(0.150 ns) = 6.770 ns; Loc. = LCCOMB_X40_Y25_N22; Fanout = 1; COMB Node = 'LCD_TEST:u1\|LUT_DATA\[0\]~28'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.599 ns" { LCD_TEST:u1|LUT_DATA[0]~27 LCD_TEST:u1|LUT_DATA[0]~28 } "NODE_NAME" } } { "LCD_TEST.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/LCD_TEST.v" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.846 ns) + CELL(0.000 ns) 8.616 ns LCD_TEST:u1\|LUT_DATA\[0\]~28clkctrl 7 COMB CLKCTRL_G9 9 " "Info: 7: + IC(1.846 ns) + CELL(0.000 ns) = 8.616 ns; Loc. = CLKCTRL_G9; Fanout = 9; COMB Node = 'LCD_TEST:u1\|LUT_DATA\[0\]~28clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.846 ns" { LCD_TEST:u1|LUT_DATA[0]~28 LCD_TEST:u1|LUT_DATA[0]~28clkctrl } "NODE_NAME" } } { "LCD_TEST.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/LCD_TEST.v" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.370 ns) + CELL(0.150 ns) 10.136 ns LCD_TEST:u1\|LUT_DATA\[5\] 8 REG LCCOMB_X40_Y25_N20 1 " "Info: 8: + IC(1.370 ns) + CELL(0.150 ns) = 10.136 ns; Loc. = LCCOMB_X40_Y25_N20; Fanout = 1; REG Node = 'LCD_TEST:u1\|LUT_DATA\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.520 ns" { LCD_TEST:u1|LUT_DATA[0]~28clkctrl LCD_TEST:u1|LUT_DATA[5] } "NODE_NAME" } } { "LCD_TEST.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/LCD_TEST.v" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.173 ns ( 31.30 % ) " "Info: Total cell delay = 3.173 ns ( 31.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.963 ns ( 68.70 % ) " "Info: Total interconnect delay = 6.963 ns ( 68.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.136 ns" { CLOCK_50 LCD_TEST:u1|LUT_INDEX[1] LCD_TEST:u1|LUT_DATA[0]~25 LCD_TEST:u1|LUT_DATA[0]~26 LCD_TEST:u1|LUT_DATA[0]~27 LCD_TEST:u1|LUT_DATA[0]~28 LCD_TEST:u1|LUT_DATA[0]~28clkctrl LCD_TEST:u1|LUT_DATA[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.136 ns" { CLOCK_50 {} CLOCK_50~combout {} LCD_TEST:u1|LUT_INDEX[1] {} LCD_TEST:u1|LUT_DATA[0]~25 {} LCD_TEST:u1|LUT_DATA[0]~26 {} LCD_TEST:u1|LUT_DATA[0]~27 {} LCD_TEST:u1|LUT_DATA[0]~28 {} LCD_TEST:u1|LUT_DATA[0]~28clkctrl {} LCD_TEST:u1|LUT_DATA[5] {} } { 0.000ns 0.000ns 1.865ns 0.738ns 0.444ns 0.251ns 0.449ns 1.846ns 1.370ns } { 0.000ns 0.999ns 0.787ns 0.393ns 0.419ns 0.275ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.659 ns" { CLOCK_50 CLOCK_50~clkctrl LCD_TEST:u1|mLCD_DATA[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.659 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} LCD_TEST:u1|mLCD_DATA[5] {} } { 0.000ns 0.000ns 0.118ns 1.005ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.136 ns" { CLOCK_50 LCD_TEST:u1|LUT_INDEX[1] LCD_TEST:u1|LUT_DATA[0]~25 LCD_TEST:u1|LUT_DATA[0]~26 LCD_TEST:u1|LUT_DATA[0]~27 LCD_TEST:u1|LUT_DATA[0]~28 LCD_TEST:u1|LUT_DATA[0]~28clkctrl LCD_TEST:u1|LUT_DATA[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.136 ns" { CLOCK_50 {} CLOCK_50~combout {} LCD_TEST:u1|LUT_INDEX[1] {} LCD_TEST:u1|LUT_DATA[0]~25 {} LCD_TEST:u1|LUT_DATA[0]~26 {} LCD_TEST:u1|LUT_DATA[0]~27 {} LCD_TEST:u1|LUT_DATA[0]~28 {} LCD_TEST:u1|LUT_DATA[0]~28clkctrl {} LCD_TEST:u1|LUT_DATA[5] {} } { 0.000ns 0.000ns 1.865ns 0.738ns 0.444ns 0.251ns 0.449ns 1.846ns 1.370ns } { 0.000ns 0.999ns 0.787ns 0.393ns 0.419ns 0.275ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "LCD_TEST.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/LCD_TEST.v" 106 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "LCD_TEST.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/LCD_TEST.v" 53 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "LCD_TEST.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/LCD_TEST.v" 106 -1 0 } } { "LCD_TEST.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/LCD_TEST.v" 53 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { LCD_TEST:u1|LUT_DATA[5] LCD_TEST:u1|mLCD_DATA[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.084 ns" { LCD_TEST:u1|LUT_DATA[5] {} LCD_TEST:u1|mLCD_DATA[5] {} } { 0.000ns 0.000ns } { 0.000ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.659 ns" { CLOCK_50 CLOCK_50~clkctrl LCD_TEST:u1|mLCD_DATA[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.659 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} LCD_TEST:u1|mLCD_DATA[5] {} } { 0.000ns 0.000ns 0.118ns 1.005ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.136 ns" { CLOCK_50 LCD_TEST:u1|LUT_INDEX[1] LCD_TEST:u1|LUT_DATA[0]~25 LCD_TEST:u1|LUT_DATA[0]~26 LCD_TEST:u1|LUT_DATA[0]~27 LCD_TEST:u1|LUT_DATA[0]~28 LCD_TEST:u1|LUT_DATA[0]~28clkctrl LCD_TEST:u1|LUT_DATA[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.136 ns" { CLOCK_50 {} CLOCK_50~combout {} LCD_TEST:u1|LUT_INDEX[1] {} LCD_TEST:u1|LUT_DATA[0]~25 {} LCD_TEST:u1|LUT_DATA[0]~26 {} LCD_TEST:u1|LUT_DATA[0]~27 {} LCD_TEST:u1|LUT_DATA[0]~28 {} LCD_TEST:u1|LUT_DATA[0]~28clkctrl {} LCD_TEST:u1|LUT_DATA[5] {} } { 0.000ns 0.000ns 1.865ns 0.738ns 0.444ns 0.251ns 0.449ns 1.846ns 1.370ns } { 0.000ns 0.999ns 0.787ns 0.393ns 0.419ns 0.275ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLOCK_50 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"CLOCK_50\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "aux_s\[0\] HEX1\[2\]\$latch CLOCK_50 5.943 ns " "Info: Found hold time violation between source  pin or register \"aux_s\[0\]\" and destination pin or register \"HEX1\[2\]\$latch\" for clock \"CLOCK_50\" (Hold time is 5.943 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "8.206 ns + Largest " "Info: + Largest clock skew is 8.206 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 12.800 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 12.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 8 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 8; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.486 ns) + CELL(0.787 ns) 3.272 ns CLOCK2\[0\] 2 REG LCFF_X35_Y20_N11 36 " "Info: 2: + IC(1.486 ns) + CELL(0.787 ns) = 3.272 ns; Loc. = LCFF_X35_Y20_N11; Fanout = 36; REG Node = 'CLOCK2\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.273 ns" { CLOCK_50 CLOCK2[0] } "NODE_NAME" } } { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.785 ns) + CELL(0.787 ns) 4.844 ns aux_s\[5\] 3 REG LCFF_X34_Y24_N11 7 " "Info: 3: + IC(0.785 ns) + CELL(0.787 ns) = 4.844 ns; Loc. = LCFF_X34_Y24_N11; Fanout = 7; REG Node = 'aux_s\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { CLOCK2[0] aux_s[5] } "NODE_NAME" } } { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 165 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.807 ns) + CELL(0.398 ns) 6.049 ns Equal1~0 4 COMB LCCOMB_X33_Y23_N10 1 " "Info: 4: + IC(0.807 ns) + CELL(0.398 ns) = 6.049 ns; Loc. = LCCOMB_X33_Y23_N10; Fanout = 1; COMB Node = 'Equal1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.205 ns" { aux_s[5] Equal1~0 } "NODE_NAME" } } { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.410 ns) 6.722 ns Equal1~4 5 COMB LCCOMB_X33_Y23_N14 1 " "Info: 5: + IC(0.263 ns) + CELL(0.410 ns) = 6.722 ns; Loc. = LCCOMB_X33_Y23_N14; Fanout = 1; COMB Node = 'Equal1~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.673 ns" { Equal1~0 Equal1~4 } "NODE_NAME" } } { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.275 ns) 7.245 ns Equal1~8 6 COMB LCCOMB_X33_Y23_N0 5 " "Info: 6: + IC(0.248 ns) + CELL(0.275 ns) = 7.245 ns; Loc. = LCCOMB_X33_Y23_N0; Fanout = 5; COMB Node = 'Equal1~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.523 ns" { Equal1~4 Equal1~8 } "NODE_NAME" } } { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.021 ns) + CELL(0.150 ns) 8.416 ns Equal1~9 7 COMB LCCOMB_X34_Y22_N24 6 " "Info: 7: + IC(1.021 ns) + CELL(0.150 ns) = 8.416 ns; Loc. = LCCOMB_X34_Y22_N24; Fanout = 6; COMB Node = 'Equal1~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.171 ns" { Equal1~8 Equal1~9 } "NODE_NAME" } } { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.438 ns) 9.149 ns WideOr28~0 8 COMB LCCOMB_X34_Y22_N6 5 " "Info: 8: + IC(0.295 ns) + CELL(0.438 ns) = 9.149 ns; Loc. = LCCOMB_X34_Y22_N6; Fanout = 5; COMB Node = 'WideOr28~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.733 ns" { Equal1~9 WideOr28~0 } "NODE_NAME" } } { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.438 ns) 9.878 ns WideNor0 9 COMB LCCOMB_X34_Y22_N8 1 " "Info: 9: + IC(0.291 ns) + CELL(0.438 ns) = 9.878 ns; Loc. = LCCOMB_X34_Y22_N8; Fanout = 1; COMB Node = 'WideNor0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.729 ns" { WideOr28~0 WideNor0 } "NODE_NAME" } } { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.452 ns) + CELL(0.000 ns) 11.330 ns WideNor0~clkctrl 10 COMB CLKCTRL_G10 7 " "Info: 10: + IC(1.452 ns) + CELL(0.000 ns) = 11.330 ns; Loc. = CLKCTRL_G10; Fanout = 7; COMB Node = 'WideNor0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.452 ns" { WideNor0 WideNor0~clkctrl } "NODE_NAME" } } { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.320 ns) + CELL(0.150 ns) 12.800 ns HEX1\[2\]\$latch 11 REG LCCOMB_X37_Y22_N0 1 " "Info: 11: + IC(1.320 ns) + CELL(0.150 ns) = 12.800 ns; Loc. = LCCOMB_X37_Y22_N0; Fanout = 1; REG Node = 'HEX1\[2\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.470 ns" { WideNor0~clkctrl HEX1[2]$latch } "NODE_NAME" } } { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 113 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.832 ns ( 37.75 % ) " "Info: Total cell delay = 4.832 ns ( 37.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.968 ns ( 62.25 % ) " "Info: Total interconnect delay = 7.968 ns ( 62.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.800 ns" { CLOCK_50 CLOCK2[0] aux_s[5] Equal1~0 Equal1~4 Equal1~8 Equal1~9 WideOr28~0 WideNor0 WideNor0~clkctrl HEX1[2]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.800 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK2[0] {} aux_s[5] {} Equal1~0 {} Equal1~4 {} Equal1~8 {} Equal1~9 {} WideOr28~0 {} WideNor0 {} WideNor0~clkctrl {} HEX1[2]$latch {} } { 0.000ns 0.000ns 1.486ns 0.785ns 0.807ns 0.263ns 0.248ns 1.021ns 0.295ns 0.291ns 1.452ns 1.320ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.398ns 0.410ns 0.275ns 0.150ns 0.438ns 0.438ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 4.594 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to source register is 4.594 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 8 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 8; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.486 ns) + CELL(0.787 ns) 3.272 ns CLOCK2\[0\] 2 REG LCFF_X35_Y20_N11 36 " "Info: 2: + IC(1.486 ns) + CELL(0.787 ns) = 3.272 ns; Loc. = LCFF_X35_Y20_N11; Fanout = 36; REG Node = 'CLOCK2\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.273 ns" { CLOCK_50 CLOCK2[0] } "NODE_NAME" } } { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.785 ns) + CELL(0.537 ns) 4.594 ns aux_s\[0\] 3 REG LCFF_X34_Y24_N1 19 " "Info: 3: + IC(0.785 ns) + CELL(0.537 ns) = 4.594 ns; Loc. = LCFF_X34_Y24_N1; Fanout = 19; REG Node = 'aux_s\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.322 ns" { CLOCK2[0] aux_s[0] } "NODE_NAME" } } { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 165 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 50.57 % ) " "Info: Total cell delay = 2.323 ns ( 50.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.271 ns ( 49.43 % ) " "Info: Total interconnect delay = 2.271 ns ( 49.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.594 ns" { CLOCK_50 CLOCK2[0] aux_s[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.594 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK2[0] {} aux_s[0] {} } { 0.000ns 0.000ns 1.486ns 0.785ns } { 0.000ns 0.999ns 0.787ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.800 ns" { CLOCK_50 CLOCK2[0] aux_s[5] Equal1~0 Equal1~4 Equal1~8 Equal1~9 WideOr28~0 WideNor0 WideNor0~clkctrl HEX1[2]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.800 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK2[0] {} aux_s[5] {} Equal1~0 {} Equal1~4 {} Equal1~8 {} Equal1~9 {} WideOr28~0 {} WideNor0 {} WideNor0~clkctrl {} HEX1[2]$latch {} } { 0.000ns 0.000ns 1.486ns 0.785ns 0.807ns 0.263ns 0.248ns 1.021ns 0.295ns 0.291ns 1.452ns 1.320ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.398ns 0.410ns 0.275ns 0.150ns 0.438ns 0.438ns 0.000ns 0.150ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.594 ns" { CLOCK_50 CLOCK2[0] aux_s[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.594 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK2[0] {} aux_s[0] {} } { 0.000ns 0.000ns 1.486ns 0.785ns } { 0.000ns 0.999ns 0.787ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 165 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.013 ns - Shortest register register " "Info: - Shortest register to register delay is 2.013 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns aux_s\[0\] 1 REG LCFF_X34_Y24_N1 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y24_N1; Fanout = 19; REG Node = 'aux_s\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { aux_s[0] } "NODE_NAME" } } { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 165 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.840 ns) + CELL(0.275 ns) 1.115 ns HEX1~0 2 COMB LCCOMB_X34_Y22_N28 1 " "Info: 2: + IC(0.840 ns) + CELL(0.275 ns) = 1.115 ns; Loc. = LCCOMB_X34_Y22_N28; Fanout = 1; COMB Node = 'HEX1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.115 ns" { aux_s[0] HEX1~0 } "NODE_NAME" } } { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.627 ns) + CELL(0.271 ns) 2.013 ns HEX1\[2\]\$latch 3 REG LCCOMB_X37_Y22_N0 1 " "Info: 3: + IC(0.627 ns) + CELL(0.271 ns) = 2.013 ns; Loc. = LCCOMB_X37_Y22_N0; Fanout = 1; REG Node = 'HEX1\[2\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.898 ns" { HEX1~0 HEX1[2]$latch } "NODE_NAME" } } { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 113 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.546 ns ( 27.12 % ) " "Info: Total cell delay = 0.546 ns ( 27.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.467 ns ( 72.88 % ) " "Info: Total interconnect delay = 1.467 ns ( 72.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.013 ns" { aux_s[0] HEX1~0 HEX1[2]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.013 ns" { aux_s[0] {} HEX1~0 {} HEX1[2]$latch {} } { 0.000ns 0.840ns 0.627ns } { 0.000ns 0.275ns 0.271ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 113 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 165 -1 0 } } { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 113 0 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.800 ns" { CLOCK_50 CLOCK2[0] aux_s[5] Equal1~0 Equal1~4 Equal1~8 Equal1~9 WideOr28~0 WideNor0 WideNor0~clkctrl HEX1[2]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.800 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK2[0] {} aux_s[5] {} Equal1~0 {} Equal1~4 {} Equal1~8 {} Equal1~9 {} WideOr28~0 {} WideNor0 {} WideNor0~clkctrl {} HEX1[2]$latch {} } { 0.000ns 0.000ns 1.486ns 0.785ns 0.807ns 0.263ns 0.248ns 1.021ns 0.295ns 0.291ns 1.452ns 1.320ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.398ns 0.410ns 0.275ns 0.150ns 0.438ns 0.438ns 0.000ns 0.150ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.594 ns" { CLOCK_50 CLOCK2[0] aux_s[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.594 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK2[0] {} aux_s[0] {} } { 0.000ns 0.000ns 1.486ns 0.785ns } { 0.000ns 0.999ns 0.787ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.013 ns" { aux_s[0] HEX1~0 HEX1[2]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.013 ns" { aux_s[0] {} HEX1~0 {} HEX1[2]$latch {} } { 0.000ns 0.840ns 0.627ns } { 0.000ns 0.275ns 0.271ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "s\[3\] SW\[5\] KEY0 1.666 ns register " "Info: tsu for register \"s\[3\]\" (data pin = \"SW\[5\]\", clock pin = \"KEY0\") is 1.666 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.365 ns + Longest pin register " "Info: + Longest pin to register delay is 5.365 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns SW\[5\] 1 PIN PIN_AD13 6 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AD13; Fanout = 6; PIN Node = 'SW\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[5] } "NODE_NAME" } } { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.832 ns) + CELL(0.438 ns) 3.259 ns s\[0\]~2 2 COMB LCCOMB_X33_Y19_N8 2 " "Info: 2: + IC(1.832 ns) + CELL(0.438 ns) = 3.259 ns; Loc. = LCCOMB_X33_Y19_N8; Fanout = 2; COMB Node = 's\[0\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.270 ns" { SW[5] s[0]~2 } "NODE_NAME" } } { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.275 ns) 3.795 ns s\[0\]~4 3 COMB LCCOMB_X33_Y19_N4 1 " "Info: 3: + IC(0.261 ns) + CELL(0.275 ns) = 3.795 ns; Loc. = LCCOMB_X33_Y19_N4; Fanout = 1; COMB Node = 's\[0\]~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.536 ns" { s[0]~2 s[0]~4 } "NODE_NAME" } } { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.416 ns) 4.470 ns s\[0\]~6 4 COMB LCCOMB_X33_Y19_N24 4 " "Info: 4: + IC(0.259 ns) + CELL(0.416 ns) = 4.470 ns; Loc. = LCCOMB_X33_Y19_N24; Fanout = 4; COMB Node = 's\[0\]~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { s[0]~4 s[0]~6 } "NODE_NAME" } } { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.235 ns) + CELL(0.660 ns) 5.365 ns s\[3\] 5 REG LCFF_X33_Y19_N1 4 " "Info: 5: + IC(0.235 ns) + CELL(0.660 ns) = 5.365 ns; Loc. = LCFF_X33_Y19_N1; Fanout = 4; REG Node = 's\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.895 ns" { s[0]~6 s[3] } "NODE_NAME" } } { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.778 ns ( 51.78 % ) " "Info: Total cell delay = 2.778 ns ( 51.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.587 ns ( 48.22 % ) " "Info: Total interconnect delay = 2.587 ns ( 48.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.365 ns" { SW[5] s[0]~2 s[0]~4 s[0]~6 s[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.365 ns" { SW[5] {} SW[5]~combout {} s[0]~2 {} s[0]~4 {} s[0]~6 {} s[3] {} } { 0.000ns 0.000ns 1.832ns 0.261ns 0.259ns 0.235ns } { 0.000ns 0.989ns 0.438ns 0.275ns 0.416ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 58 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY0 destination 3.663 ns - Shortest register " "Info: - Shortest clock path from clock \"KEY0\" to destination register is 3.663 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY0 1 CLK PIN_G26 13 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 13; CLK Node = 'KEY0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY0 } "NODE_NAME" } } { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.264 ns) + CELL(0.537 ns) 3.663 ns s\[3\] 2 REG LCFF_X33_Y19_N1 4 " "Info: 2: + IC(2.264 ns) + CELL(0.537 ns) = 3.663 ns; Loc. = LCFF_X33_Y19_N1; Fanout = 4; REG Node = 's\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.801 ns" { KEY0 s[3] } "NODE_NAME" } } { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 38.19 % ) " "Info: Total cell delay = 1.399 ns ( 38.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.264 ns ( 61.81 % ) " "Info: Total interconnect delay = 2.264 ns ( 61.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.663 ns" { KEY0 s[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.663 ns" { KEY0 {} KEY0~combout {} s[3] {} } { 0.000ns 0.000ns 2.264ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.365 ns" { SW[5] s[0]~2 s[0]~4 s[0]~6 s[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.365 ns" { SW[5] {} SW[5]~combout {} s[0]~2 {} s[0]~4 {} s[0]~6 {} s[3] {} } { 0.000ns 0.000ns 1.832ns 0.261ns 0.259ns 0.235ns } { 0.000ns 0.989ns 0.438ns 0.275ns 0.416ns 0.660ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.663 ns" { KEY0 s[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.663 ns" { KEY0 {} KEY0~combout {} s[3] {} } { 0.000ns 0.000ns 2.264ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 HEX1\[5\] HEX1\[5\]\$latch 19.532 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"HEX1\[5\]\" through register \"HEX1\[5\]\$latch\" is 19.532 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 12.799 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to source register is 12.799 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 8 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 8; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.486 ns) + CELL(0.787 ns) 3.272 ns CLOCK2\[0\] 2 REG LCFF_X35_Y20_N11 36 " "Info: 2: + IC(1.486 ns) + CELL(0.787 ns) = 3.272 ns; Loc. = LCFF_X35_Y20_N11; Fanout = 36; REG Node = 'CLOCK2\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.273 ns" { CLOCK_50 CLOCK2[0] } "NODE_NAME" } } { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.785 ns) + CELL(0.787 ns) 4.844 ns aux_s\[5\] 3 REG LCFF_X34_Y24_N11 7 " "Info: 3: + IC(0.785 ns) + CELL(0.787 ns) = 4.844 ns; Loc. = LCFF_X34_Y24_N11; Fanout = 7; REG Node = 'aux_s\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { CLOCK2[0] aux_s[5] } "NODE_NAME" } } { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 165 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.807 ns) + CELL(0.398 ns) 6.049 ns Equal1~0 4 COMB LCCOMB_X33_Y23_N10 1 " "Info: 4: + IC(0.807 ns) + CELL(0.398 ns) = 6.049 ns; Loc. = LCCOMB_X33_Y23_N10; Fanout = 1; COMB Node = 'Equal1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.205 ns" { aux_s[5] Equal1~0 } "NODE_NAME" } } { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.410 ns) 6.722 ns Equal1~4 5 COMB LCCOMB_X33_Y23_N14 1 " "Info: 5: + IC(0.263 ns) + CELL(0.410 ns) = 6.722 ns; Loc. = LCCOMB_X33_Y23_N14; Fanout = 1; COMB Node = 'Equal1~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.673 ns" { Equal1~0 Equal1~4 } "NODE_NAME" } } { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.275 ns) 7.245 ns Equal1~8 6 COMB LCCOMB_X33_Y23_N0 5 " "Info: 6: + IC(0.248 ns) + CELL(0.275 ns) = 7.245 ns; Loc. = LCCOMB_X33_Y23_N0; Fanout = 5; COMB Node = 'Equal1~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.523 ns" { Equal1~4 Equal1~8 } "NODE_NAME" } } { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.021 ns) + CELL(0.150 ns) 8.416 ns Equal1~9 7 COMB LCCOMB_X34_Y22_N24 6 " "Info: 7: + IC(1.021 ns) + CELL(0.150 ns) = 8.416 ns; Loc. = LCCOMB_X34_Y22_N24; Fanout = 6; COMB Node = 'Equal1~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.171 ns" { Equal1~8 Equal1~9 } "NODE_NAME" } } { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.438 ns) 9.149 ns WideOr28~0 8 COMB LCCOMB_X34_Y22_N6 5 " "Info: 8: + IC(0.295 ns) + CELL(0.438 ns) = 9.149 ns; Loc. = LCCOMB_X34_Y22_N6; Fanout = 5; COMB Node = 'WideOr28~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.733 ns" { Equal1~9 WideOr28~0 } "NODE_NAME" } } { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.438 ns) 9.878 ns WideNor0 9 COMB LCCOMB_X34_Y22_N8 1 " "Info: 9: + IC(0.291 ns) + CELL(0.438 ns) = 9.878 ns; Loc. = LCCOMB_X34_Y22_N8; Fanout = 1; COMB Node = 'WideNor0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.729 ns" { WideOr28~0 WideNor0 } "NODE_NAME" } } { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.452 ns) + CELL(0.000 ns) 11.330 ns WideNor0~clkctrl 10 COMB CLKCTRL_G10 7 " "Info: 10: + IC(1.452 ns) + CELL(0.000 ns) = 11.330 ns; Loc. = CLKCTRL_G10; Fanout = 7; COMB Node = 'WideNor0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.452 ns" { WideNor0 WideNor0~clkctrl } "NODE_NAME" } } { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.319 ns) + CELL(0.150 ns) 12.799 ns HEX1\[5\]\$latch 11 REG LCCOMB_X36_Y21_N0 1 " "Info: 11: + IC(1.319 ns) + CELL(0.150 ns) = 12.799 ns; Loc. = LCCOMB_X36_Y21_N0; Fanout = 1; REG Node = 'HEX1\[5\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.469 ns" { WideNor0~clkctrl HEX1[5]$latch } "NODE_NAME" } } { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 113 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.832 ns ( 37.75 % ) " "Info: Total cell delay = 4.832 ns ( 37.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.967 ns ( 62.25 % ) " "Info: Total interconnect delay = 7.967 ns ( 62.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.799 ns" { CLOCK_50 CLOCK2[0] aux_s[5] Equal1~0 Equal1~4 Equal1~8 Equal1~9 WideOr28~0 WideNor0 WideNor0~clkctrl HEX1[5]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.799 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK2[0] {} aux_s[5] {} Equal1~0 {} Equal1~4 {} Equal1~8 {} Equal1~9 {} WideOr28~0 {} WideNor0 {} WideNor0~clkctrl {} HEX1[5]$latch {} } { 0.000ns 0.000ns 1.486ns 0.785ns 0.807ns 0.263ns 0.248ns 1.021ns 0.295ns 0.291ns 1.452ns 1.319ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.398ns 0.410ns 0.275ns 0.150ns 0.438ns 0.438ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 113 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.733 ns + Longest register pin " "Info: + Longest register to pin delay is 6.733 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns HEX1\[5\]\$latch 1 REG LCCOMB_X36_Y21_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X36_Y21_N0; Fanout = 1; REG Node = 'HEX1\[5\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX1[5]$latch } "NODE_NAME" } } { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 113 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.101 ns) + CELL(2.632 ns) 6.733 ns HEX1\[5\] 2 PIN PIN_AA23 0 " "Info: 2: + IC(4.101 ns) + CELL(2.632 ns) = 6.733 ns; Loc. = PIN_AA23; Fanout = 0; PIN Node = 'HEX1\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.733 ns" { HEX1[5]$latch HEX1[5] } "NODE_NAME" } } { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.632 ns ( 39.09 % ) " "Info: Total cell delay = 2.632 ns ( 39.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.101 ns ( 60.91 % ) " "Info: Total interconnect delay = 4.101 ns ( 60.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.733 ns" { HEX1[5]$latch HEX1[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.733 ns" { HEX1[5]$latch {} HEX1[5] {} } { 0.000ns 4.101ns } { 0.000ns 2.632ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.799 ns" { CLOCK_50 CLOCK2[0] aux_s[5] Equal1~0 Equal1~4 Equal1~8 Equal1~9 WideOr28~0 WideNor0 WideNor0~clkctrl HEX1[5]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.799 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK2[0] {} aux_s[5] {} Equal1~0 {} Equal1~4 {} Equal1~8 {} Equal1~9 {} WideOr28~0 {} WideNor0 {} WideNor0~clkctrl {} HEX1[5]$latch {} } { 0.000ns 0.000ns 1.486ns 0.785ns 0.807ns 0.263ns 0.248ns 1.021ns 0.295ns 0.291ns 1.452ns 1.319ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.398ns 0.410ns 0.275ns 0.150ns 0.438ns 0.438ns 0.000ns 0.150ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.733 ns" { HEX1[5]$latch HEX1[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.733 ns" { HEX1[5]$latch {} HEX1[5] {} } { 0.000ns 4.101ns } { 0.000ns 2.632ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "s\[0\] SW\[0\] KEY0 1.262 ns register " "Info: th for register \"s\[0\]\" (data pin = \"SW\[0\]\", clock pin = \"KEY0\") is 1.262 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY0 destination 3.663 ns + Longest register " "Info: + Longest clock path from clock \"KEY0\" to destination register is 3.663 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY0 1 CLK PIN_G26 13 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 13; CLK Node = 'KEY0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY0 } "NODE_NAME" } } { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.264 ns) + CELL(0.537 ns) 3.663 ns s\[0\] 2 REG LCFF_X33_Y19_N23 4 " "Info: 2: + IC(2.264 ns) + CELL(0.537 ns) = 3.663 ns; Loc. = LCFF_X33_Y19_N23; Fanout = 4; REG Node = 's\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.801 ns" { KEY0 s[0] } "NODE_NAME" } } { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 38.19 % ) " "Info: Total cell delay = 1.399 ns ( 38.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.264 ns ( 61.81 % ) " "Info: Total interconnect delay = 2.264 ns ( 61.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.663 ns" { KEY0 s[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.663 ns" { KEY0 {} KEY0~combout {} s[0] {} } { 0.000ns 0.000ns 2.264ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 58 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.667 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.667 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[0\] 1 PIN PIN_N25 7 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 7; PIN Node = 'SW\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.434 ns) + CELL(0.150 ns) 2.583 ns Selector14~2 2 COMB LCCOMB_X33_Y19_N22 1 " "Info: 2: + IC(1.434 ns) + CELL(0.150 ns) = 2.583 ns; Loc. = LCCOMB_X33_Y19_N22; Fanout = 1; COMB Node = 'Selector14~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.584 ns" { SW[0] Selector14~2 } "NODE_NAME" } } { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.667 ns s\[0\] 3 REG LCFF_X33_Y19_N23 4 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.667 ns; Loc. = LCFF_X33_Y19_N23; Fanout = 4; REG Node = 's\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Selector14~2 s[0] } "NODE_NAME" } } { "smartlift.v" "" { Text "C:/Users/Rebeca/Desktop/smartlift/smartlift/smartlift.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.233 ns ( 46.23 % ) " "Info: Total cell delay = 1.233 ns ( 46.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.434 ns ( 53.77 % ) " "Info: Total interconnect delay = 1.434 ns ( 53.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.667 ns" { SW[0] Selector14~2 s[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.667 ns" { SW[0] {} SW[0]~combout {} Selector14~2 {} s[0] {} } { 0.000ns 0.000ns 1.434ns 0.000ns } { 0.000ns 0.999ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.663 ns" { KEY0 s[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.663 ns" { KEY0 {} KEY0~combout {} s[0] {} } { 0.000ns 0.000ns 2.264ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.667 ns" { SW[0] Selector14~2 s[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.667 ns" { SW[0] {} SW[0]~combout {} Selector14~2 {} s[0] {} } { 0.000ns 0.000ns 1.434ns 0.000ns } { 0.000ns 0.999ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 20 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "198 " "Info: Peak virtual memory: 198 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 30 16:16:35 2017 " "Info: Processing ended: Thu Nov 30 16:16:35 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 73 s " "Info: Quartus II Full Compilation was successful. 0 errors, 73 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
