// Seed: 645387209
module module_0 (
    output logic id_0,
    input id_1,
    input id_2,
    input id_3,
    input integer id_4
);
  type_7 id_5 (
      1,
      id_4,
      id_3 - id_2,
      1,
      1,
      id_2,
      1'b0,
      1,
      1'd0
  );
  assign id_0 = id_3;
endmodule
