
synpwrap -msg -prj "RAM2GS_LCMXO256C_impl1_synplify.tcl" -log "RAM2GS_LCMXO256C_impl1.srf"
Copyright (C) 1992-2020 Lattice Semiconductor Corporation. All rights reserved.
Lattice Diamond Version 3.12.1.454
    <postMsg mid="2011000" type="Info"    dynamic="0" navigation="0"  />

==contents of RAM2GS_LCMXO256C_impl1.srf
#Build: Synplify Pro (R) R-2021.03L-SP1, Build 093R, Aug 10 2021
#install: C:\lscc\diamond\3.12\synpbase
#OS: Windows 8 6.2
#Hostname: ZANEPC

# Wed Aug 16 04:50:31 2023

#Implementation: impl1


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: ZANEPC

Implementation : impl1
Synopsys HDL Compiler, Version comp202103synp2, Build 093R, Built Aug 10 2021 09:15:36, @

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: ZANEPC

Implementation : impl1
Synopsys Verilog Compiler, Version comp202103synp2, Build 093R, Built Aug 10 2021 09:15:36, @

@N|Running in 64-bit mode
@I::"C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo.v" (library work)
@I::"C:\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v" (library work)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\OneDrive\Documents\GitHub\RAM2GS\CPLD\RAM2GS-SPI.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module RAM2GS
@N: CG364 :"D:\OneDrive\Documents\GitHub\RAM2GS\CPLD\RAM2GS-SPI.v":1:7:1:12|Synthesizing module RAM2GS in library work.
Running optimization stage 1 on RAM2GS .......
Finished optimization stage 1 on RAM2GS (CPU Time 0h:00m:00s, Memory Used current: 92MB peak: 93MB)
Running optimization stage 2 on RAM2GS .......
Finished optimization stage 2 on RAM2GS (CPU Time 0h:00m:00s, Memory Used current: 93MB peak: 93MB)

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: D:\OneDrive\Documents\GitHub\RAM2GS\CPLD\LCMXO256C\impl1\synwork\layer0.rt.csv


At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 89MB peak: 90MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Aug 16 04:50:31 2023

###########################################################]
###########################################################[

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: ZANEPC

Implementation : impl1
Synopsys Synopsys Netlist Linker, Version comp202103synp2, Build 093R, Built Aug 10 2021 09:15:36, @

@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 90MB peak: 91MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Aug 16 04:50:31 2023

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: D:\OneDrive\Documents\GitHub\RAM2GS\CPLD\LCMXO256C\impl1\synwork\RAM2GS_LCMXO256C_impl1_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 23MB peak: 23MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Aug 16 04:50:31 2023

###########################################################]
###########################################################[

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: ZANEPC

Implementation : impl1
Synopsys Synopsys Netlist Linker, Version comp202103synp2, Build 093R, Built Aug 10 2021 09:15:36, @

@N|Running in 64-bit mode
File D:\OneDrive\Documents\GitHub\RAM2GS\CPLD\LCMXO256C\impl1\synwork\RAM2GS_LCMXO256C_impl1_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 90MB peak: 91MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Aug 16 04:50:32 2023

###########################################################]
# Wed Aug 16 04:50:33 2023


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: ZANEPC

Implementation : impl1
Synopsys Lattice Technology Pre-mapping, Version map202103lat, Build 070R, Built Oct  6 2021 11:12:38, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 117MB)


Done reading skeleton netlist (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 121MB peak: 130MB)

Reading constraint file: D:\OneDrive\Documents\GitHub\RAM2GS\CPLD\RAM2GS.sdc
@L: D:\OneDrive\Documents\GitHub\RAM2GS\CPLD\LCMXO256C\impl1\RAM2GS_LCMXO256C_impl1_scck.rpt 
See clock summary report "D:\OneDrive\Documents\GitHub\RAM2GS\CPLD\LCMXO256C\impl1\RAM2GS_LCMXO256C_impl1_scck.rpt"
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 125MB peak: 130MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 125MB peak: 130MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 138MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)

@N: FX493 |Applying initial value "0" on instance InitReady.
@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@N: FX493 |Applying initial value "0" on instance Ready.
@N: FX493 |Applying initial value "0" on instance RCKE.
@N: FX493 |Applying initial value "1" on instance nRCAS.
@N: FX493 |Applying initial value "0" on instance CmdLEDEN.
@N: FX493 |Applying initial value "0" on instance Cmdn8MEGEN.
@N: FX493 |Applying initial value "1" on instance nRCS.
@N: FX493 |Applying initial value "0" on instance LEDEN.
@N: FX493 |Applying initial value "0" on instance n8MEGEN.
@N: FX493 |Applying initial value "1" on instance nRRAS.
@N: FX493 |Applying initial value "0" on instance CmdUFMCLK.
@N: FX493 |Applying initial value "0" on instance CmdUFMCS.
@N: FX493 |Applying initial value "0" on instance CmdUFMSDI.
@N: FX493 |Applying initial value "0" on instance C1Submitted.
@N: FX493 |Applying initial value "0" on instance CmdSubmitted.
@N: FX493 |Applying initial value "0" on instance ADSubmitted.
@N: FX493 |Applying initial value "0" on instance XOR8MEG.
@N: FX493 |Applying initial value "1" on instance nUFMCS.
@N: FX493 |Applying initial value "0" on instance UFMSDI.
@N: FX493 |Applying initial value "0" on instance UFMCLK.
@N: FX493 |Applying initial value "0" on instance CmdEnable.
@N: FX493 |Applying initial value "1" on instance nRWE.

Starting clock optimization phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 170MB peak: 170MB)


Finished clock optimization phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 170MB peak: 171MB)


Starting clock optimization report phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 171MB peak: 171MB)


Finished clock optimization report phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 171MB peak: 171MB)

@N: FX1184 |Applying syn_allowed_resources blockrams=0 on top level netlist RAM2GS 

Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 171MB peak: 171MB)



Clock Summary
******************

          Start     Requested     Requested     Clock        Clock                Clock
Level     Clock     Frequency     Period        Type         Group                Load 
---------------------------------------------------------------------------------------
0 -       RCLK      62.5 MHz      16.000        declared     default_clkgroup     48   
                                                                                       
0 -       PHI2      2.9 MHz       350.000       declared     default_clkgroup     19   
                                                                                       
0 -       nCRAS     2.9 MHz       350.000       declared     default_clkgroup     14   
                                                                                       
0 -       nCCAS     2.9 MHz       350.000       declared     default_clkgroup     8    
=======================================================================================



Clock Load Summary
***********************

          Clock     Source          Clock Pin       Non-clock Pin     Non-clock Pin     
Clock     Load      Pin             Seq Example     Seq Example       Comb Example      
----------------------------------------------------------------------------------------
RCLK      48        RCLK(port)      CASr2.C         -                 -                 
                                                                                        
PHI2      19        PHI2(port)      Bank[7:0].C     PHI2r.D[0]        un1_PHI2.I[0](inv)
                                                                                        
nCRAS     14        nCRAS(port)     CBR.C           RASr.D[0]         RASr_2.I[0](inv)  
                                                                                        
nCCAS     8         nCCAS(port)     WRD[7:0].C      CASr.D[0]         CASr_2.I[0](inv)  
========================================================================================

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0
For details review file gcc_ICG_report.rpt


@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

4 non-gated/non-generated clock tree(s) driving 89 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@KP:ckid0_0       RCLK                port                   48         nRWE           
@KP:ckid0_1       PHI2                port                   19         RA11           
@KP:ckid0_2       nCCAS               port                   8          WRD[7:0]       
@KP:ckid0_3       nCRAS               port                   14         RowA[9:0]      
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 171MB peak: 171MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 171MB peak: 171MB)


Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 172MB peak: 172MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 92MB peak: 173MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Aug 16 04:50:34 2023

###########################################################]
# Wed Aug 16 04:50:35 2023


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: ZANEPC

Implementation : impl1
Synopsys Lattice Technology Mapper, Version map202103lat, Build 070R, Built Oct  6 2021 11:12:38, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 117MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 130MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 130MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 168MB peak: 168MB)


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 171MB peak: 171MB)

@N: MO231 :"d:\onedrive\documents\github\ram2gs\cpld\ram2gs-spi.v":147:1:147:6|Found counter in view:work.RAM2GS(verilog) instance IS[3:0] 
@N: MO231 :"d:\onedrive\documents\github\ram2gs\cpld\ram2gs-spi.v":134:1:134:6|Found counter in view:work.RAM2GS(verilog) instance FS[17:0] 
@N: FX493 |Applying initial value "0" on instance IS[0].
@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@N: FX493 |Applying initial value "0" on instance IS[1].
@N: FX493 |Applying initial value "0" on instance IS[2].
@N: FX493 |Applying initial value "0" on instance IS[3].

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 173MB peak: 173MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 174MB peak: 174MB)


Available hyper_sources - for debug and ip models
	None Found


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 175MB peak: 175MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 175MB peak: 175MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 176MB peak: 176MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 176MB peak: 176MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 176MB peak: 176MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 177MB peak: 177MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -3.26ns		 127 /        89
   2		0h:00m:01s		    -3.23ns		 123 /        89
   3		0h:00m:01s		    -3.23ns		 123 /        89
   4		0h:00m:01s		    -3.23ns		 123 /        89
   5		0h:00m:01s		    -3.23ns		 124 /        89
   6		0h:00m:01s		    -3.23ns		 124 /        89
@N: FX271 :"d:\onedrive\documents\github\ram2gs\cpld\ram2gs-spi.v":105:1:105:6|Replicating instance CBR (in view: work.RAM2GS(verilog)) with 7 loads 1 time to improve timing.
@N: FX271 :"d:\onedrive\documents\github\ram2gs\cpld\ram2gs-spi.v":105:1:105:6|Replicating instance FWEr (in view: work.RAM2GS(verilog)) with 5 loads 1 time to improve timing.
@N: FX271 :"d:\onedrive\documents\github\ram2gs\cpld\ram2gs-spi.v":147:1:147:6|Replicating instance Ready (in view: work.RAM2GS(verilog)) with 15 loads 1 time to improve timing.
Timing driven replication report
Added 3 Registers via timing driven replication
Added 1 LUTs via timing driven replication

   7		0h:00m:01s		    -2.99ns		 128 /        92


   8		0h:00m:01s		    -2.99ns		 127 /        92
   9		0h:00m:01s		    -3.09ns		 127 /        92
  10		0h:00m:01s		    -3.19ns		 127 /        92
  11		0h:00m:01s		    -3.19ns		 127 /        92
  12		0h:00m:01s		    -3.19ns		 127 /        92

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 178MB peak: 178MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 178MB peak: 178MB)


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 142MB peak: 179MB)

Writing Analyst data base D:\OneDrive\Documents\GitHub\RAM2GS\CPLD\LCMXO256C\impl1\synwork\RAM2GS_LCMXO256C_impl1_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 179MB peak: 179MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: D:\OneDrive\Documents\GitHub\RAM2GS\CPLD\LCMXO256C\impl1\RAM2GS_LCMXO256C_impl1.edi
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 184MB peak: 184MB)


Finished Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 184MB peak: 185MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 182MB peak: 185MB)

@N: MT615 |Found clock RCLK with period 16.00ns 
@N: MT615 |Found clock PHI2 with period 350.00ns 
@N: MT615 |Found clock nCRAS with period 350.00ns 
@N: MT615 |Found clock nCCAS with period 350.00ns 


##### START OF TIMING REPORT #####[
# Timing report written on Wed Aug 16 04:50:38 2023
#


Top view:               RAM2GS
Requested Frequency:    2.9 MHz
Wire load mode:         top
Paths requested:        3
Constraint File(s):    D:\OneDrive\Documents\GitHub\RAM2GS\CPLD\RAM2GS.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -3.705

                   Requested     Estimated     Requested     Estimated                Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group           
-------------------------------------------------------------------------------------------------------------------
PHI2               2.9 MHz       0.6 MHz       350.000       1646.750      -3.705     declared     default_clkgroup
RCLK               62.5 MHz      13.3 MHz      16.000        75.280        -2.312     declared     default_clkgroup
nCCAS              2.9 MHz       NA            350.000       NA            NA         declared     default_clkgroup
nCRAS              2.9 MHz       0.6 MHz       350.000       1613.150      -3.609     declared     default_clkgroup
===================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform


@W: MT118 |Paths from clock (PHI2:f) to clock (RCLK:r) are overconstrained because the required time of 1.00 ns is too small.  
@W: MT117 |Paths from clock (RCLK:r) to clock (PHI2:f) are overconstrained because the required time of 1.00 ns is too small.  
@W: MT118 |Paths from clock (nCRAS:f) to clock (RCLK:r) are overconstrained because the required time of 1.00 ns is too small.  
@W: MT116 |Paths from clock (RCLK:r) to clock (PHI2:r) are overconstrained because the required time of 2.00 ns is too small.  
@W: MT117 |Paths from clock (RCLK:r) to clock (nCRAS:f) are overconstrained because the required time of 1.00 ns is too small.  



Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall     |    rise  to  fall     |    fall  to  rise   
---------------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack    |  constraint  slack    |  constraint  slack  
---------------------------------------------------------------------------------------------------------------
RCLK      RCLK    |  16.000      7.560   |  No paths    -        |  No paths    -        |  No paths    -      
RCLK      PHI2    |  2.000       -1.216  |  No paths    -        |  1.000       -2.312   |  No paths    -      
PHI2      RCLK    |  No paths    -       |  No paths    -        |  No paths    -        |  1.000       -3.705 
PHI2      PHI2    |  No paths    -       |  350.000     343.998  |  175.000     166.500  |  175.000     171.784
nCRAS     RCLK    |  No paths    -       |  No paths    -        |  No paths    -        |  1.000       -3.609 
===============================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: PHI2
====================================



Starting Points with Worst Slack
********************************

                 Starting                                           Arrival            
Instance         Reference     Type        Pin     Net              Time        Slack  
                 Clock                                                                 
---------------------------------------------------------------------------------------
CmdSubmitted     PHI2          FD1S3AX     Q       CmdSubmitted     1.552       -3.705 
CmdUFMCLK        PHI2          FD1P3AX     Q       CmdUFMCLK        1.348       -3.297 
CmdUFMCS         PHI2          FD1P3AX     Q       CmdUFMCS         1.348       -3.297 
CmdUFMSDI        PHI2          FD1P3AX     Q       CmdUFMSDI        1.348       -3.297 
CmdLEDEN         PHI2          FD1P3AX     Q       CmdLEDEN         1.456       -2.216 
Cmdn8MEGEN       PHI2          FD1P3AX     Q       Cmdn8MEGEN       1.456       -2.216 
Bank[2]          PHI2          FD1S3AX     Q       Bank[2]          1.348       166.500
Bank[3]          PHI2          FD1S3AX     Q       Bank[3]          1.348       166.500
Bank[4]          PHI2          FD1S3AX     Q       Bank[4]          1.348       166.500
Bank[5]          PHI2          FD1S3AX     Q       Bank[5]          1.348       166.500
=======================================================================================


Ending Points with Worst Slack
******************************

                 Starting                                               Required            
Instance         Reference     Type        Pin     Net                  Time         Slack  
                 Clock                                                                      
--------------------------------------------------------------------------------------------
UFMCLK           PHI2          FD1S3AX     D       UFMCLK_RNO           -0.003       -3.705 
UFMSDI           PHI2          FD1S3AX     D       UFMSDI_RNO           -0.003       -3.705 
nUFMCS           PHI2          FD1S3AY     D       nUFMCS_s_0_N_5_i     -0.003       -3.705 
LEDEN            PHI2          FD1P3AX     SP      N_33                 0.806        -2.800 
n8MEGEN          PHI2          FD1P3AX     SP      N_31                 0.806        -2.800 
LEDEN            PHI2          FD1P3AX     D       N_70                 -0.003       -2.216 
n8MEGEN          PHI2          FD1P3AX     D       N_69                 -0.003       -2.216 
CmdSubmitted     PHI2          FD1S3AX     D       N_460_0              173.997      166.500
ADSubmitted      PHI2          FD1S3AX     D       ADSubmitted_r        173.997      167.797
C1Submitted      PHI2          FD1S3AX     D       C1Submitted_RNO      173.997      167.797
============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.000
    - Setup time:                            1.003
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         -0.003

    - Propagation time:                      3.702
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.705

    Number of logic level(s):                2
    Starting point:                          CmdSubmitted / Q
    Ending point:                            UFMCLK / D
    The start point is clocked by            PHI2 [falling] (rise=0.000 fall=175.000 period=350.000) on pin CK
    The end   point is clocked by            RCLK [rising] (rise=0.000 fall=8.000 period=16.000) on pin CK

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
CmdSubmitted        FD1S3AX      Q        Out     1.552     1.552 r     -         
CmdSubmitted        Net          -        -       -         -           3         
PHI2r3_RNITCN41     ORCALUT4     A        In      0.000     1.552 r     -         
PHI2r3_RNITCN41     ORCALUT4     Z        Out     1.393     2.945 r     -         
N_139_i             Net          -        -       -         -           3         
UFMCLK_RNO          ORCALUT4     A        In      0.000     2.945 r     -         
UFMCLK_RNO          ORCALUT4     Z        Out     0.757     3.702 r     -         
UFMCLK_RNO          Net          -        -       -         -           1         
UFMCLK              FD1S3AX      D        In      0.000     3.702 r     -         
==================================================================================


Path information for path number 2: 
      Requested Period:                      1.000
    - Setup time:                            1.003
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         -0.003

    - Propagation time:                      3.702
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.705

    Number of logic level(s):                2
    Starting point:                          CmdSubmitted / Q
    Ending point:                            nUFMCS / D
    The start point is clocked by            PHI2 [falling] (rise=0.000 fall=175.000 period=350.000) on pin CK
    The end   point is clocked by            RCLK [rising] (rise=0.000 fall=8.000 period=16.000) on pin CK

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
CmdSubmitted         FD1S3AX      Q        Out     1.552     1.552 r     -         
CmdSubmitted         Net          -        -       -         -           3         
PHI2r3_RNITCN41      ORCALUT4     A        In      0.000     1.552 r     -         
PHI2r3_RNITCN41      ORCALUT4     Z        Out     1.393     2.945 r     -         
N_139_i              Net          -        -       -         -           3         
nUFMCS_s_0_N_5_i     ORCALUT4     A        In      0.000     2.945 r     -         
nUFMCS_s_0_N_5_i     ORCALUT4     Z        Out     0.757     3.702 r     -         
nUFMCS_s_0_N_5_i     Net          -        -       -         -           1         
nUFMCS               FD1S3AY      D        In      0.000     3.702 r     -         
===================================================================================


Path information for path number 3: 
      Requested Period:                      1.000
    - Setup time:                            1.003
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         -0.003

    - Propagation time:                      3.702
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.705

    Number of logic level(s):                2
    Starting point:                          CmdSubmitted / Q
    Ending point:                            UFMSDI / D
    The start point is clocked by            PHI2 [falling] (rise=0.000 fall=175.000 period=350.000) on pin CK
    The end   point is clocked by            RCLK [rising] (rise=0.000 fall=8.000 period=16.000) on pin CK

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
CmdSubmitted        FD1S3AX      Q        Out     1.552     1.552 r     -         
CmdSubmitted        Net          -        -       -         -           3         
PHI2r3_RNITCN41     ORCALUT4     A        In      0.000     1.552 r     -         
PHI2r3_RNITCN41     ORCALUT4     Z        Out     1.393     2.945 r     -         
N_139_i             Net          -        -       -         -           3         
UFMSDI_RNO          ORCALUT4     A        In      0.000     2.945 r     -         
UFMSDI_RNO          ORCALUT4     Z        Out     0.757     3.702 r     -         
UFMSDI_RNO          Net          -        -       -         -           1         
UFMSDI              FD1S3AX      D        In      0.000     3.702 r     -         
==================================================================================




====================================
Detailed Report for Clock: RCLK
====================================



Starting Points with Worst Slack
********************************

             Starting                                      Arrival           
Instance     Reference     Type        Pin     Net         Time        Slack 
             Clock                                                           
-----------------------------------------------------------------------------
LEDEN        RCLK          FD1P3AX     Q       LEDEN       1.552       -2.312
n8MEGEN      RCLK          FD1P3AX     Q       n8MEGEN     1.456       -2.216
FS[13]       RCLK          FD1S3AX     Q       FS[13]      1.552       7.560 
FS[14]       RCLK          FD1S3AX     Q       FS[14]      1.552       7.560 
FS[15]       RCLK          FD1S3AX     Q       FS[15]      1.552       7.560 
FS[17]       RCLK          FD1S3AX     Q       FS[17]      1.552       7.560 
S[1]         RCLK          FD1S3IX     Q       S[1]        1.768       8.533 
S[0]         RCLK          FD1S3IX     Q       CO0         1.756       8.545 
FS[16]       RCLK          FD1S3AX     Q       FS[16]      1.612       8.689 
FS[12]       RCLK          FD1S3AX     Q       FS[12]      1.552       8.749 
=============================================================================


Ending Points with Worst Slack
******************************

               Starting                                               Required           
Instance       Reference     Type        Pin     Net                  Time         Slack 
               Clock                                                                     
-----------------------------------------------------------------------------------------
CmdLEDEN       RCLK          FD1P3AX     D       N_21_i               -0.003       -2.312
XOR8MEG        RCLK          FD1P3AX     D       XOR8MEG_3            -0.003       -2.312
Cmdn8MEGEN     RCLK          FD1P3AX     D       N_19_i               -0.003       -2.216
RA11           RCLK          FD1S3IX     D       RA11_2               0.997        -1.216
UFMSDI         RCLK          FD1S3AX     D       UFMSDI_RNO           14.997       7.560 
UFMCLK         RCLK          FD1S3AX     D       UFMCLK_RNO           14.997       7.668 
LEDEN          RCLK          FD1P3AX     SP      N_33                 15.806       8.261 
n8MEGEN        RCLK          FD1P3AX     SP      N_31                 15.806       8.261 
nRCS           RCLK          FD1S3AY     D       N_28_i               14.997       8.533 
nUFMCS         RCLK          FD1S3AY     D       nUFMCS_s_0_N_5_i     14.997       8.653 
=========================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.000
    - Setup time:                            1.003
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         -0.003

    - Propagation time:                      2.309
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.312

    Number of logic level(s):                1
    Starting point:                          LEDEN / Q
    Ending point:                            CmdLEDEN / D
    The start point is clocked by            RCLK [rising] (rise=0.000 fall=8.000 period=16.000) on pin CK
    The end   point is clocked by            PHI2 [falling] (rise=0.000 fall=175.000 period=350.000) on pin CK

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
LEDEN              FD1P3AX      Q        Out     1.552     1.552 r     -         
LEDEN              Net          -        -       -         -           3         
CmdLEDEN_RNO       ORCALUT4     A        In      0.000     1.552 r     -         
CmdLEDEN_RNO       ORCALUT4     Z        Out     0.757     2.309 r     -         
N_21_i             Net          -        -       -         -           1         
CmdLEDEN           FD1P3AX      D        In      0.000     2.309 r     -         
=================================================================================


Path information for path number 2: 
      Requested Period:                      1.000
    - Setup time:                            1.003
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         -0.003

    - Propagation time:                      2.309
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.312

    Number of logic level(s):                1
    Starting point:                          LEDEN / Q
    Ending point:                            XOR8MEG / D
    The start point is clocked by            RCLK [rising] (rise=0.000 fall=8.000 period=16.000) on pin CK
    The end   point is clocked by            PHI2 [falling] (rise=0.000 fall=175.000 period=350.000) on pin CK

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
LEDEN                  FD1P3AX      Q        Out     1.552     1.552 r     -         
LEDEN                  Net          -        -       -         -           3         
XOR8MEG_3_u_0_a3_3     ORCALUT4     B        In      0.000     1.552 r     -         
XOR8MEG_3_u_0_a3_3     ORCALUT4     Z        Out     0.757     2.309 f     -         
XOR8MEG_3              Net          -        -       -         -           1         
XOR8MEG                FD1P3AX      D        In      0.000     2.309 f     -         
=====================================================================================


Path information for path number 3: 
      Requested Period:                      1.000
    - Setup time:                            1.003
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         -0.003

    - Propagation time:                      2.213
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.216

    Number of logic level(s):                1
    Starting point:                          n8MEGEN / Q
    Ending point:                            Cmdn8MEGEN / D
    The start point is clocked by            RCLK [rising] (rise=0.000 fall=8.000 period=16.000) on pin CK
    The end   point is clocked by            PHI2 [falling] (rise=0.000 fall=175.000 period=350.000) on pin CK

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
n8MEGEN            FD1P3AX      Q        Out     1.456     1.456 r     -         
n8MEGEN            Net          -        -       -         -           2         
Cmdn8MEGEN_RNO     ORCALUT4     C        In      0.000     1.456 r     -         
Cmdn8MEGEN_RNO     ORCALUT4     Z        Out     0.757     2.213 r     -         
N_19_i             Net          -        -       -         -           1         
Cmdn8MEGEN         FD1P3AX      D        In      0.000     2.213 r     -         
=================================================================================




====================================
Detailed Report for Clock: nCRAS
====================================



Starting Points with Worst Slack
********************************

              Starting                                        Arrival           
Instance      Reference     Type        Pin     Net           Time        Slack 
              Clock                                                             
--------------------------------------------------------------------------------
CBR           nCRAS         FD1S3AX     Q       CBR           1.660       -3.609
CBR_fast      nCRAS         FD1S3AX     Q       CBR_fast      1.456       -3.513
FWEr          nCRAS         FD1S3AX     Q       FWEr          1.552       -3.501
FWEr_fast     nCRAS         FD1S3AX     Q       FWEr_fast     1.456       -3.405
================================================================================


Ending Points with Worst Slack
******************************

               Starting                                             Required           
Instance       Reference     Type        Pin     Net                Time         Slack 
               Clock                                                                   
---------------------------------------------------------------------------------------
nRWE           nCRAS         FD1S3AY     D       N_39_i             -0.003       -3.609
nRowColSel     nCRAS         FD1S3IX     D       nRowColSel_0_0     -0.003       -3.609
nRCAS          nCRAS         FD1S3AY     D       N_37_i             -0.003       -3.513
RCKEEN         nCRAS         FD1S3AX     D       RCKEEN_8           -0.003       -3.405
nRCS           nCRAS         FD1S3AY     D       N_28_i             -0.003       -3.405
=======================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.000
    - Setup time:                            1.003
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         -0.003

    - Propagation time:                      3.606
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.609

    Number of logic level(s):                2
    Starting point:                          CBR / Q
    Ending point:                            nRWE / D
    The start point is clocked by            nCRAS [falling] (rise=0.000 fall=175.000 period=350.000) on pin CK
    The end   point is clocked by            RCLK [rising] (rise=0.000 fall=8.000 period=16.000) on pin CK

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
CBR                FD1S3AX      Q        Out     1.660     1.660 r     -         
CBR                Net          -        -       -         -           5         
nRWE_RNO_0         ORCALUT4     A        In      0.000     1.660 r     -         
nRWE_RNO_0         ORCALUT4     Z        Out     1.189     2.849 f     -         
G_17_1             Net          -        -       -         -           1         
nRWE_RNO           ORCALUT4     B        In      0.000     2.849 f     -         
nRWE_RNO           ORCALUT4     Z        Out     0.757     3.606 r     -         
N_39_i             Net          -        -       -         -           1         
nRWE               FD1S3AY      D        In      0.000     3.606 r     -         
=================================================================================


Path information for path number 2: 
      Requested Period:                      1.000
    - Setup time:                            1.003
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         -0.003

    - Propagation time:                      3.606
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.609

    Number of logic level(s):                2
    Starting point:                          CBR / Q
    Ending point:                            nRowColSel / D
    The start point is clocked by            nCRAS [falling] (rise=0.000 fall=175.000 period=350.000) on pin CK
    The end   point is clocked by            RCLK [rising] (rise=0.000 fall=8.000 period=16.000) on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
CBR                     FD1S3AX      Q        Out     1.660     1.660 r     -         
CBR                     Net          -        -       -         -           5         
nRowColSel_0_0_a3_0     ORCALUT4     B        In      0.000     1.660 r     -         
nRowColSel_0_0_a3_0     ORCALUT4     Z        Out     1.189     2.849 f     -         
N_179                   Net          -        -       -         -           1         
nRowColSel_0_0          ORCALUT4     B        In      0.000     2.849 f     -         
nRowColSel_0_0          ORCALUT4     Z        Out     0.757     3.606 f     -         
nRowColSel_0_0          Net          -        -       -         -           1         
nRowColSel              FD1S3IX      D        In      0.000     3.606 f     -         
======================================================================================


Path information for path number 3: 
      Requested Period:                      1.000
    - Setup time:                            1.003
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         -0.003

    - Propagation time:                      3.510
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.513

    Number of logic level(s):                2
    Starting point:                          CBR_fast / Q
    Ending point:                            nRCAS / D
    The start point is clocked by            nCRAS [falling] (rise=0.000 fall=175.000 period=350.000) on pin CK
    The end   point is clocked by            RCLK [rising] (rise=0.000 fall=8.000 period=16.000) on pin CK

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                      Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
CBR_fast                  FD1S3AX      Q        Out     1.456     1.456 r     -         
CBR_fast                  Net          -        -       -         -           2         
nRCAS_0_sqmuxa_1_0_a3     ORCALUT4     A        In      0.000     1.456 r     -         
nRCAS_0_sqmuxa_1_0_a3     ORCALUT4     Z        Out     1.297     2.753 r     -         
nRCAS_0_sqmuxa_1          Net          -        -       -         -           2         
nRCAS_RNO                 ORCALUT4     B        In      0.000     2.753 r     -         
nRCAS_RNO                 ORCALUT4     Z        Out     0.757     3.510 f     -         
N_37_i                    Net          -        -       -         -           1         
nRCAS                     FD1S3AY      D        In      0.000     3.510 f     -         
========================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 183MB peak: 185MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 183MB peak: 185MB)

---------------------------------------
Resource Usage Report
Part: lcmxo256c-3

Register bits: 92 of 256 (36%)
PIC Latch:       0
I/O cells:       67


Details:
BB:             8
CCU2:           9
FD1P3AX:        11
FD1S3AX:        59
FD1S3AY:        5
FD1S3IX:        14
FD1S3JX:        3
GSR:            1
IB:             26
INV:            8
OB:             33
ORCALUT4:       119
PFUMX:          2
PUR:            1
VHI:            1
VLO:            1
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 66MB peak: 185MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime
# Wed Aug 16 04:50:38 2023

###########################################################]


Synthesis exit by 0.

edif2ngd  -l "MachXO" -d LCMXO256C -path "D:/OneDrive/Documents/GitHub/RAM2GS/CPLD/LCMXO256C/impl1" -path "D:/OneDrive/Documents/GitHub/RAM2GS/CPLD/LCMXO256C"   "D:/OneDrive/Documents/GitHub/RAM2GS/CPLD/LCMXO256C/impl1/RAM2GS_LCMXO256C_impl1.edi" "RAM2GS_LCMXO256C_impl1.ngo"   
edif2ngd:  version Diamond (64-bit) 3.12.1.454

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
Writing the design to RAM2GS_LCMXO256C_impl1.ngo...

Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 11 MB


ngdbuild  -a "MachXO" -d LCMXO256C  -p "C:/lscc/diamond/3.12/ispfpga/mj5g00/data"  -p "D:/OneDrive/Documents/GitHub/RAM2GS/CPLD/LCMXO256C/impl1" -p "D:/OneDrive/Documents/GitHub/RAM2GS/CPLD/LCMXO256C"  "RAM2GS_LCMXO256C_impl1.ngo" "RAM2GS_LCMXO256C_impl1.ngd"  	
ngdbuild:  version Diamond (64-bit) 3.12.1.454

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
Reading 'RAM2GS_LCMXO256C_impl1.ngo' ...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/mj5g00/data/mj5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/or5g00/data/orc5glib.ngl'...


Running DRC...

    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="FS_cry[0]" arg2="FS_cry[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="FS_cry[2]" arg2="FS_cry[2]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="FS_cry[4]" arg2="FS_cry[4]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="FS_cry[6]" arg2="FS_cry[6]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="FS_cry[8]" arg2="FS_cry[8]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="FS_cry[10]" arg2="FS_cry[10]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="FS_cry[12]" arg2="FS_cry[12]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="FS_cry[14]" arg2="FS_cry[14]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="FS_cry[16]" arg2="FS_cry[16]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="FS_cry_0_COUT1[16]" arg2="FS_cry_0_COUT1[16]"  />
    <postMsg mid="1163101" type="Warning" dynamic="1" navigation="0" arg0="10"  />

Design Results:
    300 blocks expanded
Complete the first expansion.
Writing 'RAM2GS_LCMXO256C_impl1.ngd' ...
Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 18 MB


map -a "MachXO" -p LCMXO256C -t TQFP100 -s 3 -oc Commercial  -ioreg b "RAM2GS_LCMXO256C_impl1.ngd" -o "RAM2GS_LCMXO256C_impl1_map.ncd" -pr "RAM2GS_LCMXO256C_impl1.prf" -mp "RAM2GS_LCMXO256C_impl1.mrp" -lpf "D:/OneDrive/Documents/GitHub/RAM2GS/CPLD/LCMXO256C/impl1/RAM2GS_LCMXO256C_impl1_synplify.lpf" -lpf "D:/OneDrive/Documents/GitHub/RAM2GS/CPLD/LCMXO256C/RAM2GS_LCMXO256C.lpf"  -c 0           
map:  version Diamond (64-bit) 3.12.1.454

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: RAM2GS_LCMXO256C_impl1.ngd
   Picdevice="LCMXO256C"

   Pictype="TQFP100"

   Picspeed=3

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LCMXO256CTQFP100, Performance used: 3.

Loading device for application map from file 'mj5g10x6.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.19.
Running general design DRC...

Removing unused logic...

Optimizing...




Design Summary:
   Number of PFU registers:    92 out of   256 (36%)
   Number of SLICEs:        69 out of   128 (54%)
      SLICEs as Logic/ROM:     69 out of   128 (54%)
      SLICEs as RAM:            0 out of    64 (0%)
      SLICEs as Carry:          9 out of   128 (7%)
   Number of LUT4s:        137 out of   256 (54%)
      Number used as logic LUTs:        119
      Number used as distributed RAM:     0
      Number used as ripple logic:       18
      Number used as shift registers:     0
   Number of external PIOs: 67 out of 78 (86%)
   Number of GSRs:  0 out of 1 (0%)
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   Number of TSALL: 0 out of 1 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.
   Number of clocks:  4
     Net PHI2_c: 14 loads, 5 rising, 9 falling (Driver: PIO PHI2 )
     Net RCLK_c: 32 loads, 32 rising, 0 falling (Driver: PIO RCLK )
     Net nCRAS_c: 8 loads, 0 rising, 8 falling (Driver: PIO nCRAS )
     Net nCCAS_c: 4 loads, 0 rising, 4 falling (Driver: PIO nCCAS )
   Number of Clock Enables:  5
     Net XOR8MEG18: 3 loads, 3 LSLICEs
     Net N_31: 1 loads, 1 LSLICEs
     Net N_33: 1 loads, 1 LSLICEs
     Net N_159_i: 2 loads, 2 LSLICEs
     Net CmdUFMCLK_1_sqmuxa: 2 loads, 2 LSLICEs
   Number of LSRs:  4
     Net RA10s_i: 1 loads, 1 LSLICEs
     Net nRRAS_0_sqmuxa: 1 loads, 1 LSLICEs
     Net RASr2: 2 loads, 2 LSLICEs
     Net Ready_fast: 7 loads, 7 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net InitReady: 16 loads
     Net Ready: 16 loads
     Net S[1]: 13 loads
     Net CO0: 12 loads
     Net nRowColSel: 12 loads
     Net RASr2: 11 loads
     Net Din_c[5]: 10 loads
     Net Din_c[3]: 9 loads
     Net IS[0]: 9 loads
     Net MAin_c[1]: 8 loads
 

   Number of warnings:  0
   Number of errors:    0



Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 29 MB

Dumping design to file RAM2GS_LCMXO256C_impl1_map.ncd.

ncd2eqn "RAM2GS_LCMXO256C_impl1_map.ncd"
ncd2eqn:  version Diamond (64-bit) 3.12.1.454

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
Start loading RAM2GS_LCMXO256C_impl1_map.ncd.

Loading design for application ncd2eqn from file RAM2GS_LCMXO256C_impl1_map.ncd.
Design name: RAM2GS
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO256C
Package:     TQFP100
Performance: 3
Loading device for application ncd2eqn from file 'mj5g10x6.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.19.
Performance Hardware Data Status: Version 1.124.
Finish loading RAM2GS_LCMXO256C_impl1_map.ncd.
ncd2eqn runs successfully.

trce -f "RAM2GS_LCMXO256C_impl1.mt" -o "RAM2GS_LCMXO256C_impl1.tw1" "RAM2GS_LCMXO256C_impl1_map.ncd" "RAM2GS_LCMXO256C_impl1.prf"
trce:  version Diamond (64-bit) 3.12.1.454

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file ram2gs_lcmxo256c_impl1_map.ncd.
Design name: RAM2GS
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO256C
Package:     TQFP100
Performance: 3
Loading device for application trce from file 'mj5g10x6.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.19.
Performance Hardware Data Status: Version 1.124.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.1.454
Wed Aug 16 04:50:40 2023

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o RAM2GS_LCMXO256C_impl1.tw1 -gui -msgset D:/OneDrive/Documents/GitHub/RAM2GS/CPLD/LCMXO256C/promote.xml RAM2GS_LCMXO256C_impl1_map.ncd RAM2GS_LCMXO256C_impl1.prf 
Design file:     ram2gs_lcmxo256c_impl1_map.ncd
Preference file: ram2gs_lcmxo256c_impl1.prf
Device,speed:    LCMXO256C,3
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 517 paths, 4 nets, and 395 connections (62.40% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.1.454
Wed Aug 16 04:50:40 2023

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o RAM2GS_LCMXO256C_impl1.tw1 -gui -msgset D:/OneDrive/Documents/GitHub/RAM2GS/CPLD/LCMXO256C/promote.xml RAM2GS_LCMXO256C_impl1_map.ncd RAM2GS_LCMXO256C_impl1.prf 
Design file:     ram2gs_lcmxo256c_impl1_map.ncd
Preference file: ram2gs_lcmxo256c_impl1.prf
Device,speed:    LCMXO256C,M
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 517 paths, 4 nets, and 395 connections (62.40% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 30 MB


ldbanno "RAM2GS_LCMXO256C_impl1_map.ncd" -n Verilog -o "RAM2GS_LCMXO256C_impl1_mapvo.vo" -w -neg
ldbanno: version Diamond (64-bit) 3.12.1.454
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Writing a Verilog netlist using the orca library type based on the RAM2GS_LCMXO256C_impl1_map design file.


Loading design for application ldbanno from file RAM2GS_LCMXO256C_impl1_map.ncd.
Design name: RAM2GS
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO256C
Package:     TQFP100
Performance: 3
Loading device for application ldbanno from file 'mj5g10x6.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.19.
Performance Hardware Data Status: Version 1.124.
Converting design RAM2GS_LCMXO256C_impl1_map.ncd into .ldb format.
Writing Verilog netlist to file RAM2GS_LCMXO256C_impl1_mapvo.vo
Writing SDF timing to file RAM2GS_LCMXO256C_impl1_mapvo.sdf
    <postMsg mid="35400250" type="Info"    dynamic="1" navigation="0" arg0="0"  />
Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 29 MB

ldbanno "RAM2GS_LCMXO256C_impl1_map.ncd" -n VHDL -o "RAM2GS_LCMXO256C_impl1_mapvho.vho" -w -neg
ldbanno: version Diamond (64-bit) 3.12.1.454
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Writing a VHDL netlist using the orca library type based on the RAM2GS_LCMXO256C_impl1_map design file.


Loading design for application ldbanno from file RAM2GS_LCMXO256C_impl1_map.ncd.
Design name: RAM2GS
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO256C
Package:     TQFP100
Performance: 3
Loading device for application ldbanno from file 'mj5g10x6.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.19.
Performance Hardware Data Status: Version 1.124.
Converting design RAM2GS_LCMXO256C_impl1_map.ncd into .ldb format.
Writing VHDL netlist to file RAM2GS_LCMXO256C_impl1_mapvho.vho
Writing SDF timing to file RAM2GS_LCMXO256C_impl1_mapvho.sdf
    <postMsg mid="35400250" type="Info"    dynamic="1" navigation="0" arg0="0"  />
Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 29 MB

mpartrce -p "RAM2GS_LCMXO256C_impl1.p2t" -f "RAM2GS_LCMXO256C_impl1.p3t" -tf "RAM2GS_LCMXO256C_impl1.pt" "RAM2GS_LCMXO256C_impl1_map.ncd" "RAM2GS_LCMXO256C_impl1.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "RAM2GS_LCMXO256C_impl1_map.ncd"
Wed Aug 16 04:50:41 2023

PAR: Place And Route Diamond (64-bit) 3.12.1.454.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -msgset D:/OneDrive/Documents/GitHub/RAM2GS/CPLD/LCMXO256C/promote.xml -exp parUseNBR=1:parCDP=0:parCDR=0:parPathBased=OFF:parASE=1 RAM2GS_LCMXO256C_impl1_map.ncd RAM2GS_LCMXO256C_impl1.dir/5_1.ncd RAM2GS_LCMXO256C_impl1.prf
Preference file: RAM2GS_LCMXO256C_impl1.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file RAM2GS_LCMXO256C_impl1_map.ncd.
Design name: RAM2GS
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO256C
Package:     TQFP100
Performance: 3
Loading device for application par from file 'mj5g10x6.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.19.
Performance Hardware Data Status: Version 1.124.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)      67/79           84% used
                     67/78           85% bonded
   SLICE             69/128          53% used



Number of Signals: 251
Number of Connections: 633

Pin Constraint Summary:
   67 out of 67 pins locked (100% locked).

The following 2 signals are selected to use the primary clock routing resources:
    RCLK_c (driver: RCLK, clk load #: 32)
    PHI2_c (driver: PHI2, clk load #: 14)

The following 1 signal is selected to use the secondary clock routing resources:
    nCRAS_c (driver: nCRAS, clk load #: 8, sr load #: 0, ce load #: 0)

No signal is selected as Global Set/Reset.
Starting Placer Phase 0.
........
Finished Placer Phase 0.  REAL time: 0 secs 

Starting Placer Phase 1.
.................
Placer score = 582801.
Finished Placer Phase 1.  REAL time: 6 secs 

Starting Placer Phase 2.
.
Placer score =  582334
Finished Placer Phase 2.  REAL time: 6 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 1 out of 4 (25%)
  General PIO: 1 out of 80 (1%)

Global Clocks:
  PRIMARY "RCLK_c" from comp "RCLK" on CLK_PIN site "86 (PT4A)", clk load = 32
  PRIMARY "PHI2_c" from comp "PHI2" on PIO site "39 (PB3D)", clk load = 14
  SECONDARY "nCRAS_c" from comp "nCRAS" on PIO site "43 (PB4A)", clk load = 8, ce load = 0, sr load = 0

  PRIMARY  : 2 out of 4 (50%)
  SECONDARY: 1 out of 4 (25%)

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   67 out of 79 (84.8%) PIO sites used.
   67 out of 78 (85.9%) bonded PIO sites used.
   Number of PIO comps: 67; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+----------------+------------+------------+------------+
| I/O Bank | Usage          | Bank Vccio | Bank Vref1 | Bank Vref2 |
+----------+----------------+------------+------------+------------+
| 0        | 36 / 41 ( 87%) | 3.3V       | -          | -          |
| 1        | 31 / 37 ( 83%) | 3.3V       | -          | -          |
+----------+----------------+------------+------------+------------+

Total placer CPU time: 5 secs 

Dumping design to file RAM2GS_LCMXO256C_impl1.dir/5_1.ncd.

0 connections routed; 633 unrouted.
Starting router resource preassignment
    <postMsg mid="62051007" type="Warning" dynamic="1" navigation="0" arg0="PHI2_c"  />
    <postMsg mid="62051011" type="Warning" dynamic="1" navigation="0" arg0="nCRAS_c"  />

    <postMsg mid="66011008" type="Warning" dynamic="1" navigation="0" arg0="&#xA;   Signal=nCCAS_c loads=8 clock_loads=4"  />

Completed router resource preassignment. Real time: 6 secs 

Start NBR router at 04:50:47 08/16/23

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at 04:50:47 08/16/23

Start NBR section for initial routing at 04:50:47 08/16/23
Level 1, iteration 1
0(0.00%) conflict; 545(86.10%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 8.344ns/0.000ns; real time: 6 secs 
Level 2, iteration 1
0(0.00%) conflict; 543(85.78%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 8.344ns/0.000ns; real time: 6 secs 
Level 3, iteration 1
0(0.00%) conflict; 543(85.78%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 8.405ns/0.000ns; real time: 6 secs 
Level 4, iteration 1
10(0.08%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 8.213ns/0.000ns; real time: 6 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at 04:50:47 08/16/23
Level 4, iteration 1
5(0.04%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 8.213ns/0.000ns; real time: 6 secs 
Level 4, iteration 2
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 8.213ns/0.000ns; real time: 6 secs 

Start NBR section for setup/hold timing optimization with effort level 3 at 04:50:47 08/16/23

Start NBR section for re-routing at 04:50:47 08/16/23
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 8.213ns/0.000ns; real time: 6 secs 

Start NBR section for post-routing at 04:50:47 08/16/23

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 0 (0.00%)
  Estimated worst slack<setup> : 8.213ns
  Timing score<setup> : 0
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



    <postMsg mid="66011008" type="Warning" dynamic="1" navigation="0" arg0="&#xA;   Signal=nCCAS_c loads=8 clock_loads=4"  />

Total CPU time 5 secs 
Total REAL time: 6 secs 
Completely routed.
End of route.  633 routed (100.00%); 0 unrouted.

Hold time timing score: 0, hold timing errors: 0

Timing score: 0 

Dumping design to file RAM2GS_LCMXO256C_impl1.dir/5_1.ncd.


PAR_SUMMARY::Run status = Completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = 8.213
PAR_SUMMARY::Timing score<setup/<ns>> = 0.000
PAR_SUMMARY::Worst  slack<hold /<ns>> = 0.273
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 5 secs 
Total REAL time to completion: 6 secs 

par done!

Note: user must run 'Trace' for timing closure signoff.

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

trce -f "RAM2GS_LCMXO256C_impl1.pt" -o "RAM2GS_LCMXO256C_impl1.twr" "RAM2GS_LCMXO256C_impl1.ncd" "RAM2GS_LCMXO256C_impl1.prf"
trce:  version Diamond (64-bit) 3.12.1.454

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file ram2gs_lcmxo256c_impl1.ncd.
Design name: RAM2GS
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO256C
Package:     TQFP100
Performance: 3
Loading device for application trce from file 'mj5g10x6.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.19.
Performance Hardware Data Status: Version 1.124.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.1.454
Wed Aug 16 04:50:48 2023

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 3 -sphld m -o RAM2GS_LCMXO256C_impl1.twr -gui -msgset D:/OneDrive/Documents/GitHub/RAM2GS/CPLD/LCMXO256C/promote.xml RAM2GS_LCMXO256C_impl1.ncd RAM2GS_LCMXO256C_impl1.prf 
Design file:     ram2gs_lcmxo256c_impl1.ncd
Preference file: ram2gs_lcmxo256c_impl1.prf
Device,speed:    LCMXO256C,3
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 517 paths, 4 nets, and 420 connections (66.35% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.1.454
Wed Aug 16 04:50:48 2023

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 3 -sphld m -o RAM2GS_LCMXO256C_impl1.twr -gui -msgset D:/OneDrive/Documents/GitHub/RAM2GS/CPLD/LCMXO256C/promote.xml RAM2GS_LCMXO256C_impl1.ncd RAM2GS_LCMXO256C_impl1.prf 
Design file:     ram2gs_lcmxo256c_impl1.ncd
Preference file: ram2gs_lcmxo256c_impl1.prf
Device,speed:    LCMXO256C,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 517 paths, 4 nets, and 420 connections (66.35% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 31 MB


iotiming  "RAM2GS_LCMXO256C_impl1.ncd" "RAM2GS_LCMXO256C_impl1.prf"
I/O Timing Report:
:  version Diamond (64-bit) 3.12.1.454

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application iotiming from file ram2gs_lcmxo256c_impl1.ncd.
Design name: RAM2GS
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO256C
Package:     TQFP100
Performance: 3
Loading device for application iotiming from file 'mj5g10x6.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.19.
Performance Hardware Data Status: Version 1.124.
Running Performance Grade: 3
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
Computing Min Clock to Output Delay ...

Loading design for application iotiming from file ram2gs_lcmxo256c_impl1.ncd.
Design name: RAM2GS
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO256C
Package:     TQFP100
Performance: 4
Package Status:                     Final          Version 1.19.
Performance Hardware Data Status: Version 1.124.
Running Performance Grade: 4
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
Computing Min Clock to Output Delay ...

Loading design for application iotiming from file ram2gs_lcmxo256c_impl1.ncd.
Design name: RAM2GS
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO256C
Package:     TQFP100
Performance: 5
Package Status:                     Final          Version 1.19.
Performance Hardware Data Status: Version 1.124.
Running Performance Grade: 5
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
Computing Min Clock to Output Delay ...

Loading design for application iotiming from file ram2gs_lcmxo256c_impl1.ncd.
Design name: RAM2GS
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO256C
Package:     TQFP100
Performance: M
Package Status:                     Final          Version 1.19.
Performance Hardware Data Status: Version 1.124.
Running Performance Grade: M
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
Computing Min Clock to Output Delay ...
Done.

ibisgen "RAM2GS_LCMXO256C_impl1.pad" "C:/lscc/diamond/3.12/cae_library/ibis/machxo.ibs"   
IBIS Models Generator: Lattice Diamond (64-bit) 3.12.1.454

Wed Aug 16 04:50:48 2023

Comp: CROW[0]
 Site: 32
 Type: IN
 IO_TYPE=LVCMOS33 
 SLEW=FAST 
 PULL=KEEPER 
-----------------------
Comp: CROW[1]
 Site: 34
 Type: IN
 IO_TYPE=LVCMOS33 
 SLEW=FAST 
 PULL=KEEPER 
-----------------------
Comp: Din[0]
 Site: 21
 Type: IN
 IO_TYPE=LVCMOS33 
 SLEW=FAST 
 PULL=KEEPER 
-----------------------
Comp: Din[1]
 Site: 15
 Type: IN
 IO_TYPE=LVCMOS33 
 SLEW=FAST 
 PULL=KEEPER 
-----------------------
Comp: Din[2]
 Site: 14
 Type: IN
 IO_TYPE=LVCMOS33 
 SLEW=FAST 
 PULL=KEEPER 
-----------------------
Comp: Din[3]
 Site: 16
 Type: IN
 IO_TYPE=LVCMOS33 
 SLEW=FAST 
 PULL=KEEPER 
-----------------------
Comp: Din[4]
 Site: 18
 Type: IN
 IO_TYPE=LVCMOS33 
 SLEW=FAST 
 PULL=KEEPER 
-----------------------
Comp: Din[5]
 Site: 17
 Type: IN
 IO_TYPE=LVCMOS33 
 SLEW=FAST 
 PULL=KEEPER 
-----------------------
Comp: Din[6]
 Site: 20
 Type: IN
 IO_TYPE=LVCMOS33 
 SLEW=FAST 
 PULL=KEEPER 
-----------------------
Comp: Din[7]
 Site: 19
 Type: IN
 IO_TYPE=LVCMOS33 
 SLEW=FAST 
 PULL=KEEPER 
-----------------------
Comp: Dout[0]
 Site: 1
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=4mA 
 SLEW=FAST 
-----------------------
Comp: Dout[1]
 Site: 7
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=4mA 
 SLEW=FAST 
-----------------------
Comp: Dout[2]
 Site: 8
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=4mA 
 SLEW=FAST 
-----------------------
Comp: Dout[3]
 Site: 6
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=4mA 
 SLEW=FAST 
-----------------------
Comp: Dout[4]
 Site: 4
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=4mA 
 SLEW=FAST 
-----------------------
Comp: Dout[5]
 Site: 5
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=4mA 
 SLEW=FAST 
-----------------------
Comp: Dout[6]
 Site: 2
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=4mA 
 SLEW=FAST 
-----------------------
Comp: Dout[7]
 Site: 3
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=4mA 
 SLEW=FAST 
-----------------------
Comp: LED
 Site: 57
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=14mA 
 SLEW=SLOW 
-----------------------
Comp: MAin[0]
 Site: 23
 Type: IN
 IO_TYPE=LVCMOS33 
 SLEW=FAST 
 PULL=KEEPER 
-----------------------
Comp: MAin[1]
 Site: 38
 Type: IN
 IO_TYPE=LVCMOS33 
 SLEW=FAST 
 PULL=KEEPER 
-----------------------
Comp: MAin[2]
 Site: 37
 Type: IN
 IO_TYPE=LVCMOS33 
 SLEW=FAST 
 PULL=KEEPER 
-----------------------
Comp: MAin[3]
 Site: 47
 Type: IN
 IO_TYPE=LVCMOS33 
 SLEW=FAST 
 PULL=KEEPER 
-----------------------
Comp: MAin[4]
 Site: 46
 Type: IN
 IO_TYPE=LVCMOS33 
 SLEW=FAST 
 PULL=KEEPER 
-----------------------
Comp: MAin[5]
 Site: 45
 Type: IN
 IO_TYPE=LVCMOS33 
 SLEW=FAST 
 PULL=KEEPER 
-----------------------
Comp: MAin[6]
 Site: 49
 Type: IN
 IO_TYPE=LVCMOS33 
 SLEW=FAST 
 PULL=KEEPER 
-----------------------
Comp: MAin[7]
 Site: 44
 Type: IN
 IO_TYPE=LVCMOS33 
 SLEW=FAST 
 PULL=KEEPER 
-----------------------
Comp: MAin[8]
 Site: 50
 Type: IN
 IO_TYPE=LVCMOS33 
 SLEW=FAST 
 PULL=KEEPER 
-----------------------
Comp: MAin[9]
 Site: 51
 Type: IN
 IO_TYPE=LVCMOS33 
 SLEW=FAST 
 PULL=KEEPER 
-----------------------
Comp: PHI2
 Site: 39
 Type: IN
 IO_TYPE=LVCMOS33 
 SLEW=FAST 
 PULL=DOWN 
-----------------------
Comp: RA[0]
 Site: 98
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=4mA 
 SLEW=SLOW 
-----------------------
Comp: RA[10]
 Site: 87
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=4mA 
 SLEW=SLOW 
-----------------------
Comp: RA[11]
 Site: 79
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=4mA 
 SLEW=SLOW 
-----------------------
Comp: RA[1]
 Site: 89
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=4mA 
 SLEW=SLOW 
-----------------------
Comp: RA[2]
 Site: 94
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=4mA 
 SLEW=SLOW 
-----------------------
Comp: RA[3]
 Site: 97
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=4mA 
 SLEW=SLOW 
-----------------------
Comp: RA[4]
 Site: 99
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=4mA 
 SLEW=SLOW 
-----------------------
Comp: RA[5]
 Site: 95
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=4mA 
 SLEW=SLOW 
-----------------------
Comp: RA[6]
 Site: 91
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=4mA 
 SLEW=SLOW 
-----------------------
Comp: RA[7]
 Site: 100
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=4mA 
 SLEW=SLOW 
-----------------------
Comp: RA[8]
 Site: 96
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=4mA 
 SLEW=SLOW 
-----------------------
Comp: RA[9]
 Site: 85
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=4mA 
 SLEW=SLOW 
-----------------------
Comp: RBA[0]
 Site: 63
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=4mA 
 SLEW=SLOW 
-----------------------
Comp: RBA[1]
 Site: 83
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=4mA 
 SLEW=SLOW 
-----------------------
Comp: RCKE
 Site: 82
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=4mA 
 SLEW=SLOW 
-----------------------
Comp: RCLK
 Site: 86
 Type: IN
 IO_TYPE=LVCMOS33 
 SLEW=FAST 
 PULL=KEEPER 
-----------------------
Comp: RDQMH
 Site: 76
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=4mA 
 SLEW=SLOW 
-----------------------
Comp: RDQML
 Site: 61
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=4mA 
 SLEW=SLOW 
-----------------------
Comp: RD[0]
 Site: 64
 Type: BIDI
 IO_TYPE=LVCMOS33 
 DRIVE=4mA 
 SLEW=SLOW 
 PULL=KEEPER 
-----------------------
Comp: RD[1]
 Site: 65
 Type: BIDI
 IO_TYPE=LVCMOS33 
 DRIVE=4mA 
 SLEW=SLOW 
 PULL=KEEPER 
-----------------------
Comp: RD[2]
 Site: 66
 Type: BIDI
 IO_TYPE=LVCMOS33 
 DRIVE=4mA 
 SLEW=SLOW 
 PULL=KEEPER 
-----------------------
Comp: RD[3]
 Site: 67
 Type: BIDI
 IO_TYPE=LVCMOS33 
 DRIVE=4mA 
 SLEW=SLOW 
 PULL=KEEPER 
-----------------------
Comp: RD[4]
 Site: 68
 Type: BIDI
 IO_TYPE=LVCMOS33 
 DRIVE=4mA 
 SLEW=SLOW 
 PULL=KEEPER 
-----------------------
Comp: RD[5]
 Site: 69
 Type: BIDI
 IO_TYPE=LVCMOS33 
 DRIVE=4mA 
 SLEW=SLOW 
 PULL=KEEPER 
-----------------------
Comp: RD[6]
 Site: 70
 Type: BIDI
 IO_TYPE=LVCMOS33 
 DRIVE=4mA 
 SLEW=SLOW 
 PULL=KEEPER 
-----------------------
Comp: RD[7]
 Site: 71
 Type: BIDI
 IO_TYPE=LVCMOS33 
 DRIVE=4mA 
 SLEW=SLOW 
 PULL=KEEPER 
-----------------------
Comp: UFMCLK
 Site: 58
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=4mA 
 SLEW=SLOW 
-----------------------
Comp: UFMSDI
 Site: 56
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=4mA 
 SLEW=SLOW 
-----------------------
Comp: UFMSDO
 Site: 55
 Type: IN
 IO_TYPE=LVCMOS33 
 SLEW=FAST 
 PULL=KEEPER 
-----------------------
Comp: nCCAS
 Site: 27
 Type: IN
 IO_TYPE=LVCMOS33 
 SLEW=FAST 
 PULL=UP 
-----------------------
Comp: nCRAS
 Site: 43
 Type: IN
 IO_TYPE=LVCMOS33 
 SLEW=FAST 
 PULL=UP 
-----------------------
Comp: nFWE
 Site: 22
 Type: IN
 IO_TYPE=LVCMOS33 
 SLEW=FAST 
 PULL=KEEPER 
-----------------------
Comp: nRCAS
 Site: 78
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=4mA 
 SLEW=SLOW 
-----------------------
Comp: nRCS
 Site: 77
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=4mA 
 SLEW=SLOW 
-----------------------
Comp: nRRAS
 Site: 73
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=4mA 
 SLEW=SLOW 
-----------------------
Comp: nRWE
 Site: 72
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=4mA 
 SLEW=SLOW 
-----------------------
Comp: nUFMCS
 Site: 53
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=4mA 
 SLEW=SLOW 
-----------------------
Created design models.


Generating: D:\OneDrive\Documents\GitHub\RAM2GS\CPLD\LCMXO256C\impl1\IBIS\RAM2GS_LCMXO256C_im~.ibs


    <postMsg mid="1191031" type="Info"    dynamic="0" navigation="0"  />

ldbanno "RAM2GS_LCMXO256C_impl1.ncd" -n Verilog  -o "RAM2GS_LCMXO256C_impl1_vo.vo"         -w -neg
ldbanno: version Diamond (64-bit) 3.12.1.454
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Writing a Verilog netlist using the orca library type based on the RAM2GS_LCMXO256C_impl1 design file.


Loading design for application ldbanno from file RAM2GS_LCMXO256C_impl1.ncd.
Design name: RAM2GS
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO256C
Package:     TQFP100
Performance: 3
Loading device for application ldbanno from file 'mj5g10x6.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.19.
Performance Hardware Data Status: Version 1.124.
Converting design RAM2GS_LCMXO256C_impl1.ncd into .ldb format.
Loading preferences from ram2gs_lcmxo256c_impl1.prf.
Writing Verilog netlist to file RAM2GS_LCMXO256C_impl1_vo.vo
Writing SDF timing to file RAM2GS_LCMXO256C_impl1_vo.sdf
    <postMsg mid="35400250" type="Info"    dynamic="1" navigation="0" arg0="0"  />
Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 31 MB

ldbanno "RAM2GS_LCMXO256C_impl1.ncd" -n VHDL -o "RAM2GS_LCMXO256C_impl1_vho.vho"         -w -neg 
ldbanno: version Diamond (64-bit) 3.12.1.454
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Writing a VHDL netlist using the orca library type based on the RAM2GS_LCMXO256C_impl1 design file.


Loading design for application ldbanno from file RAM2GS_LCMXO256C_impl1.ncd.
Design name: RAM2GS
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO256C
Package:     TQFP100
Performance: 3
Loading device for application ldbanno from file 'mj5g10x6.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.19.
Performance Hardware Data Status: Version 1.124.
Converting design RAM2GS_LCMXO256C_impl1.ncd into .ldb format.
Loading preferences from ram2gs_lcmxo256c_impl1.prf.
Writing VHDL netlist to file RAM2GS_LCMXO256C_impl1_vho.vho
Writing SDF timing to file RAM2GS_LCMXO256C_impl1_vho.sdf
    <postMsg mid="35400250" type="Info"    dynamic="1" navigation="0" arg0="0"  />
Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 31 MB
