V 51
K 58180587390 fd18
Y 0
D 0 0 1700 1100
Z 1
i 140
N 140
J 480 750 8
J 360 750 7
B 2 1
L 365 755 20 0 3 0 1 0 Q[23:16]
N 139
J 480 640 8
J 360 640 7
B 2 1
L 365 645 20 0 3 0 1 0 Q[15:8]
N 138
J 480 860 8
J 360 860 7
B 2 1
L 365 865 20 0 3 0 1 0 Q[31:24]
I 95 virtex2p:FD8CE 1 480 890 0 1 '
C 118 3 3 0
C 77 1 7 0
C 56 1 8 0
C 119 2 1 0
C 103 5 4 0
I 107 virtex2p:FD8CE 1 480 780 0 1 '
C 118 2 3 0
C 77 3 7 0
C 56 9 8 0
C 138 1 1 0
C 103 3 4 0
I 110 virtex2p:FD8CE 1 480 670 0 1 '
C 118 6 3 0
C 77 5 7 0
C 56 6 8 0
C 140 1 1 0
C 103 1 4 0
I 113 virtex2p:FD8CE 1 480 560 0 1 '
C 118 9 3 0
C 77 7 7 0
C 56 4 8 0
C 139 1 1 0
C 103 7 4 0
N 56
J 480 900 2
J 470 900 3
J 205 570 1
J 480 570 2
J 470 570 5
J 480 680 2
J 470 680 5
J 470 790 5
J 480 790 2
S 2 1
S 8 2
S 3 5
L 215 570 10 0 3 0 1 0 CLR
S 5 4
S 5 7
S 7 6
S 7 8
S 8 9
N 118
J 205 600 1
J 480 820 2
J 480 930 2
J 440 930 3
J 440 820 5
J 480 710 2
J 440 710 5
J 440 600 5
J 480 600 2
S 5 2
S 4 3
S 5 4
S 7 5
S 7 6
S 8 7
S 8 9
S 1 8
L 215 600 10 0 3 0 1 0 C
N 77
J 480 950 2
J 455 950 3
J 480 840 2
J 455 840 5
J 480 730 2
J 455 730 5
J 480 620 2
J 455 620 5
J 455 585 3
J 205 585 1
S 2 1
S 4 2
S 4 3
S 6 4
S 6 5
S 8 6
S 8 7
S 9 8
S 10 9
L 215 585 10 0 3 0 1 0 CE
T 1570 50 10 0 9 1
T 1560 30 10 0 3 A
T 1600 125 30 0 3 JRG
Q 14 0 0
N 103
J 600 750 8
J 685 750 11
J 600 860 8
J 685 860 11
J 600 970 8
J 685 970 11
J 600 640 8
J 795 990 7
J 685 990 9
J 685 640 9
B 7 10
L 605 645 20 0 3 0 1 0 Q[7:0]
B 6 9
B 9 8
L 725 1000 20 0 3 0 1 0 Q[31:0]
B 2 4
B 4 6
B 10 2
B 1 2
L 605 755 20 0 3 0 1 0 Q[15:8]
B 3 4
L 605 865 20 0 3 0 1 0 Q[23:16]
B 5 6
L 605 975 20 0 3 0 1 0 Q[31:24]
N 119
J 325 970 7
J 480 970 8
B 1 2
L 340 975 20 0 3 0 1 0 D[7:0]
T 1495 100 10 0 9 VIRTEX Family FD8-32CE  Macro
I 31 virtex:BSHEETL 1 1260 0 0 1 '
T 1585 70 10 0 9 8-32-Bit Bus Matching Register with Asynchronus Clear and Chip 
+ Enable
T 1490 50 10 0 9 4th February 2004
E
