<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>w83l518dreg.h source code [netbsd/sys/dev/ic/w83l518dreg.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/ic/w83l518dreg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>ic</a>/<a href='w83l518dreg.h.html'>w83l518dreg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* $NetBSD: w83l518dreg.h,v 1.1 2009/09/30 20:44:50 jmcneill Exp $ */</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (c) 2009 Jared D. McNeill &lt;jmcneill@invisible.ca&gt;</i></td></tr>
<tr><th id="5">5</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="8">8</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="9">9</th><td><i> * are met:</i></td></tr>
<tr><th id="10">10</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="11">11</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="12">12</th><td><i> * 2. The name of the author may not be used to endorse or promote products</i></td></tr>
<tr><th id="13">13</th><td><i> *    derived from this software without specific prior written permission.</i></td></tr>
<tr><th id="14">14</th><td><i> *</i></td></tr>
<tr><th id="15">15</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR</i></td></tr>
<tr><th id="16">16</th><td><i> * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES</i></td></tr>
<tr><th id="17">17</th><td><i> * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.</i></td></tr>
<tr><th id="18">18</th><td><i> * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,</i></td></tr>
<tr><th id="19">19</th><td><i> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,</i></td></tr>
<tr><th id="20">20</th><td><i> * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;</i></td></tr>
<tr><th id="21">21</th><td><i> * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED</i></td></tr>
<tr><th id="22">22</th><td><i> * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,</i></td></tr>
<tr><th id="23">23</th><td><i> * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY</i></td></tr>
<tr><th id="24">24</th><td><i> * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF</i></td></tr>
<tr><th id="25">25</th><td><i> * SUCH DAMAGE.</i></td></tr>
<tr><th id="26">26</th><td><i> */</i></td></tr>
<tr><th id="27">27</th><td></td></tr>
<tr><th id="28">28</th><td><u>#<span data-ppcond="28">ifndef</span> <span class="macro" data-ref="_M/_SYS_DEV_IC_W83L518DREG_H">_SYS_DEV_IC_W83L518DREG_H</span></u></td></tr>
<tr><th id="29">29</th><td><u>#define <dfn class="macro" id="_M/_SYS_DEV_IC_W83L518DREG_H" data-ref="_M/_SYS_DEV_IC_W83L518DREG_H">_SYS_DEV_IC_W83L518DREG_H</dfn></u></td></tr>
<tr><th id="30">30</th><td></td></tr>
<tr><th id="31">31</th><td><i>/*</i></td></tr>
<tr><th id="32">32</th><td><i> * Global Registers</i></td></tr>
<tr><th id="33">33</th><td><i> */</i></td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><u>#define	<dfn class="macro" id="_M/WB_REG_RESET" data-ref="_M/WB_REG_RESET">WB_REG_RESET</dfn>		0x02</u></td></tr>
<tr><th id="36">36</th><td><u>#define	 <dfn class="macro" id="_M/WB_RESET_SWRST" data-ref="_M/WB_RESET_SWRST">WB_RESET_SWRST</dfn>		 0x01	/* software reset */</u></td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td><u>#define	<dfn class="macro" id="_M/WB_REG_DEVNO" data-ref="_M/WB_REG_DEVNO">WB_REG_DEVNO</dfn>		0x07</u></td></tr>
<tr><th id="39">39</th><td><u>#define	 <dfn class="macro" id="_M/WB_DEVNO_SC" data-ref="_M/WB_DEVNO_SC">WB_DEVNO_SC</dfn>		 0x00	/* Smart Card interface */</u></td></tr>
<tr><th id="40">40</th><td><u>#define	 <dfn class="macro" id="_M/WB_DEVNO_MS" data-ref="_M/WB_DEVNO_MS">WB_DEVNO_MS</dfn>		 0x01	/* Memory Stick interface */</u></td></tr>
<tr><th id="41">41</th><td><u>#define	 <dfn class="macro" id="_M/WB_DEVNO_GPIO" data-ref="_M/WB_DEVNO_GPIO">WB_DEVNO_GPIO</dfn>		 0x02	/* GPIO */</u></td></tr>
<tr><th id="42">42</th><td><u>#define	 <dfn class="macro" id="_M/WB_DEVNO_SD" data-ref="_M/WB_DEVNO_SD">WB_DEVNO_SD</dfn>		 0x03	/* SD memory card interface */</u></td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td><u>#define	<dfn class="macro" id="_M/WB_REG_DEVID_HI" data-ref="_M/WB_REG_DEVID_HI">WB_REG_DEVID_HI</dfn>		0x20</u></td></tr>
<tr><th id="45">45</th><td><u>#define	<dfn class="macro" id="_M/WB_REG_DEVID_LO" data-ref="_M/WB_REG_DEVID_LO">WB_REG_DEVID_LO</dfn>		0x21</u></td></tr>
<tr><th id="46">46</th><td><u>#define	 <dfn class="macro" id="_M/WB_DEVID_W83L518D" data-ref="_M/WB_DEVID_W83L518D">WB_DEVID_W83L518D</dfn>	 0x7110</u></td></tr>
<tr><th id="47">47</th><td><u>#define	 <dfn class="macro" id="_M/WB_DEVID_W83L519D" data-ref="_M/WB_DEVID_W83L519D">WB_DEVID_W83L519D</dfn>	 0x7120</u></td></tr>
<tr><th id="48">48</th><td><u>#define	 <dfn class="macro" id="_M/WB_DEVID_REVISION" data-ref="_M/WB_DEVID_REVISION">WB_DEVID_REVISION</dfn>(id)	 ((id) &amp; 0xf)</u></td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td><u>#define	<dfn class="macro" id="_M/WB_REG_POWER" data-ref="_M/WB_REG_POWER">WB_REG_POWER</dfn>		0x22</u></td></tr>
<tr><th id="51">51</th><td><u>#define	 <dfn class="macro" id="_M/WB_POWER_SC" data-ref="_M/WB_POWER_SC">WB_POWER_SC</dfn>		 0x80	/* Smart Card interface */</u></td></tr>
<tr><th id="52">52</th><td><u>#define	 <dfn class="macro" id="_M/WB_POWER_MS" data-ref="_M/WB_POWER_MS">WB_POWER_MS</dfn>		 0x40	/* Memory Stick interface */</u></td></tr>
<tr><th id="53">53</th><td><u>#define	 <dfn class="macro" id="_M/WB_POWER_SD" data-ref="_M/WB_POWER_SD">WB_POWER_SD</dfn>		 0x20	/* SD memory card interface */</u></td></tr>
<tr><th id="54">54</th><td></td></tr>
<tr><th id="55">55</th><td><u>#define	<dfn class="macro" id="_M/WB_REG_PME" data-ref="_M/WB_REG_PME">WB_REG_PME</dfn>		0x23</u></td></tr>
<tr><th id="56">56</th><td><u>#define	 <dfn class="macro" id="_M/WB_PME_PME_EN" data-ref="_M/WB_PME_PME_EN">WB_PME_PME_EN</dfn>		 0x80	/* Global PM event enable */</u></td></tr>
<tr><th id="57">57</th><td><u>#define	 <dfn class="macro" id="_M/WB_PME_MSPME_EN" data-ref="_M/WB_PME_MSPME_EN">WB_PME_MSPME_EN</dfn>	 0x40	/* MS PM event enable */</u></td></tr>
<tr><th id="58">58</th><td><u>#define	 <dfn class="macro" id="_M/WB_PME_SDPME_EN" data-ref="_M/WB_PME_SDPME_EN">WB_PME_SDPME_EN</dfn>	 0x20	/* SD PM event enable */</u></td></tr>
<tr><th id="59">59</th><td><u>#define	 <dfn class="macro" id="_M/WB_PME_SCPME_EN" data-ref="_M/WB_PME_SCPME_EN">WB_PME_SCPME_EN</dfn>	 0x10	/* SC PM event enable */</u></td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td><u>#define	<dfn class="macro" id="_M/WB_REG_PMESTS" data-ref="_M/WB_REG_PMESTS">WB_REG_PMESTS</dfn>		0x24	/* PM event status */</u></td></tr>
<tr><th id="62">62</th><td><u>#define	 <dfn class="macro" id="_M/WB_PMESTS_MSPME_STS" data-ref="_M/WB_PMESTS_MSPME_STS">WB_PMESTS_MSPME_STS</dfn>	 0x40	/* MS PM event status */</u></td></tr>
<tr><th id="63">63</th><td><u>#define	 <dfn class="macro" id="_M/WB_PMESTS_SDPME_STS" data-ref="_M/WB_PMESTS_SDPME_STS">WB_PMESTS_SDPME_STS</dfn>	 0x20	/* SD PM event status */</u></td></tr>
<tr><th id="64">64</th><td><u>#define	 <dfn class="macro" id="_M/WB_PMESTS_SCPME_STS" data-ref="_M/WB_PMESTS_SCPME_STS">WB_PMESTS_SCPME_STS</dfn>	 0x10	/* SC PM event status */</u></td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td><u>#define	<dfn class="macro" id="_M/WB_REG_CFG" data-ref="_M/WB_REG_CFG">WB_REG_CFG</dfn>		0x26</u></td></tr>
<tr><th id="67">67</th><td><u>#define	 <dfn class="macro" id="_M/WB_CFG_HEFRAS" data-ref="_M/WB_CFG_HEFRAS">WB_CFG_HEFRAS</dfn>		 0x40	/* Extended func reg addr select */</u></td></tr>
<tr><th id="68">68</th><td><u>#define	 <dfn class="macro" id="_M/WB_CFG_LOCKREG" data-ref="_M/WB_CFG_LOCKREG">WB_CFG_LOCKREG</dfn>		 0x20	/* Config register access control */</u></td></tr>
<tr><th id="69">69</th><td></td></tr>
<tr><th id="70">70</th><td><u>#define	<dfn class="macro" id="_M/WB_REG_MFSEL" data-ref="_M/WB_REG_MFSEL">WB_REG_MFSEL</dfn>		0x29	/* Multi-function sel (518 only) */</u></td></tr>
<tr><th id="71">71</th><td></td></tr>
<tr><th id="72">72</th><td><i>/*</i></td></tr>
<tr><th id="73">73</th><td><i> * Logical Device Interface</i></td></tr>
<tr><th id="74">74</th><td><i> */</i></td></tr>
<tr><th id="75">75</th><td></td></tr>
<tr><th id="76">76</th><td><u>#define <dfn class="macro" id="_M/WB_REG_DEV_EN" data-ref="_M/WB_REG_DEV_EN">WB_REG_DEV_EN</dfn>		0x30</u></td></tr>
<tr><th id="77">77</th><td><u>#define	 <dfn class="macro" id="_M/WB_DEV_EN_ACTIVE" data-ref="_M/WB_DEV_EN_ACTIVE">WB_DEV_EN_ACTIVE</dfn>	 0x01	/* Logical device active bit */</u></td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td><u>#define	<dfn class="macro" id="_M/WB_REG_DEV_BASE_HI" data-ref="_M/WB_REG_DEV_BASE_HI">WB_REG_DEV_BASE_HI</dfn>	0x60</u></td></tr>
<tr><th id="80">80</th><td><u>#define	<dfn class="macro" id="_M/WB_REG_DEV_BASE_LO" data-ref="_M/WB_REG_DEV_BASE_LO">WB_REG_DEV_BASE_LO</dfn>	0x61</u></td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td><u>#define	<dfn class="macro" id="_M/WB_REG_DEV_IRQ" data-ref="_M/WB_REG_DEV_IRQ">WB_REG_DEV_IRQ</dfn>		0x70</u></td></tr>
<tr><th id="83">83</th><td><u>#define	 <dfn class="macro" id="_M/WB_DEV_IRQ_MASK" data-ref="_M/WB_DEV_IRQ_MASK">WB_DEV_IRQ_MASK</dfn>	 0x0f</u></td></tr>
<tr><th id="84">84</th><td></td></tr>
<tr><th id="85">85</th><td><u>#define	<dfn class="macro" id="_M/WB_REG_DEV_DRQ" data-ref="_M/WB_REG_DEV_DRQ">WB_REG_DEV_DRQ</dfn>		0x74</u></td></tr>
<tr><th id="86">86</th><td><u>#define	 <dfn class="macro" id="_M/WB_DEV_DRQ_MASK" data-ref="_M/WB_DEV_DRQ_MASK">WB_DEV_DRQ_MASK</dfn>	 0x0f</u></td></tr>
<tr><th id="87">87</th><td></td></tr>
<tr><th id="88">88</th><td><u>#define	<dfn class="macro" id="_M/WB_REG_DEV_MISC" data-ref="_M/WB_REG_DEV_MISC">WB_REG_DEV_MISC</dfn>		0xf0</u></td></tr>
<tr><th id="89">89</th><td><u>#define	 <dfn class="macro" id="_M/WB_DEV_MISC_SCIRQ_SHR" data-ref="_M/WB_DEV_MISC_SCIRQ_SHR">WB_DEV_MISC_SCIRQ_SHR</dfn>	 0x80	/* SC: IRQ sharing control */</u></td></tr>
<tr><th id="90">90</th><td><u>#define	 <dfn class="macro" id="_M/WB_DEV_MISC_SCPSNT_POL" data-ref="_M/WB_DEV_MISC_SCPSNT_POL">WB_DEV_MISC_SCPSNT_POL</dfn>	 0x01	/* SC: SC present polarity */</u></td></tr>
<tr><th id="91">91</th><td><u>#define	 <dfn class="macro" id="_M/WB_DEV_MISC_MSIRQ_POLL" data-ref="_M/WB_DEV_MISC_MSIRQ_POLL">WB_DEV_MISC_MSIRQ_POLL</dfn>	 0x10	/* MS: IRQ polarity control (level) */</u></td></tr>
<tr><th id="92">92</th><td><u>#define	 <dfn class="macro" id="_M/WB_DEV_MISC_MSIRQ_POLP" data-ref="_M/WB_DEV_MISC_MSIRQ_POLP">WB_DEV_MISC_MSIRQ_POLP</dfn>	 0x08	/* MS: IRQ polarity control (pulse) */</u></td></tr>
<tr><th id="93">93</th><td><u>#define	 <dfn class="macro" id="_M/WB_DEV_MISC_MSIRQ_SHR" data-ref="_M/WB_DEV_MISC_MSIRQ_SHR">WB_DEV_MISC_MSIRQ_SHR</dfn>	 0x04	/* MS: IRQ sharing control */</u></td></tr>
<tr><th id="94">94</th><td><u>#define	 <dfn class="macro" id="_M/WB_DEV_MISC_MS4OUT_POL" data-ref="_M/WB_DEV_MISC_MS4OUT_POL">WB_DEV_MISC_MS4OUT_POL</dfn>	 0x02	/* MS: MS4 output polarity control */</u></td></tr>
<tr><th id="95">95</th><td><u>#define	 <dfn class="macro" id="_M/WB_DEV_MISC_MS4OUT_EN" data-ref="_M/WB_DEV_MISC_MS4OUT_EN">WB_DEV_MISC_MS4OUT_EN</dfn>	 0x01	/* MS: MS4 output enable */</u></td></tr>
<tr><th id="96">96</th><td><u>#define	 <dfn class="macro" id="_M/WB_DEV_MISC_SDDATA3_HI" data-ref="_M/WB_DEV_MISC_SDDATA3_HI">WB_DEV_MISC_SDDATA3_HI</dfn>	 0x20	/* SD: DATA3 pin will output high */</u></td></tr>
<tr><th id="97">97</th><td><u>#define	 <dfn class="macro" id="_M/WB_DEV_MISC_SDDATA3_OUT" data-ref="_M/WB_DEV_MISC_SDDATA3_OUT">WB_DEV_MISC_SDDATA3_OUT</dfn> 0x10	/* SD: DATA3 pin to output pin */</u></td></tr>
<tr><th id="98">98</th><td><u>#define	 <dfn class="macro" id="_M/WB_DEV_MISC_SDGP11_HI" data-ref="_M/WB_DEV_MISC_SDGP11_HI">WB_DEV_MISC_SDGP11_HI</dfn>	 0x04	/* SD: GP11 card-detect pin pole */</u></td></tr>
<tr><th id="99">99</th><td><u>#define	 <dfn class="macro" id="_M/WB_DEV_MISC_SDGP11_DET" data-ref="_M/WB_DEV_MISC_SDGP11_DET">WB_DEV_MISC_SDGP11_DET</dfn>	 0x02	/* SD: GP11 card-detect enable */</u></td></tr>
<tr><th id="100">100</th><td><u>#define	 <dfn class="macro" id="_M/WB_DEV_MISC_SDDATA3_DET" data-ref="_M/WB_DEV_MISC_SDDATA3_DET">WB_DEV_MISC_SDDATA3_DET</dfn> 0x01	/* SD: DATA3 card-detect enable */</u></td></tr>
<tr><th id="101">101</th><td></td></tr>
<tr><th id="102">102</th><td><u>#define	<dfn class="macro" id="_M/WB_REG_DEV_IRQCFG" data-ref="_M/WB_REG_DEV_IRQCFG">WB_REG_DEV_IRQCFG</dfn>	0xf1</u></td></tr>
<tr><th id="103">103</th><td><u>#define	 <dfn class="macro" id="_M/WB_DEV_IRQCFG_HI_L" data-ref="_M/WB_DEV_IRQCFG_HI_L">WB_DEV_IRQCFG_HI_L</dfn>	 0x08</u></td></tr>
<tr><th id="104">104</th><td><u>#define	 <dfn class="macro" id="_M/WB_DEV_IRQCFG_HI_P" data-ref="_M/WB_DEV_IRQCFG_HI_P">WB_DEV_IRQCFG_HI_P</dfn>	 0x04</u></td></tr>
<tr><th id="105">105</th><td><u>#define	 <dfn class="macro" id="_M/WB_DEV_IRQCFG_MODE" data-ref="_M/WB_DEV_IRQCFG_MODE">WB_DEV_IRQCFG_MODE</dfn>	 0x02</u></td></tr>
<tr><th id="106">106</th><td><u>#define	 <dfn class="macro" id="_M/WB_DEV_IRQCFG_DEBOUNCE" data-ref="_M/WB_DEV_IRQCFG_DEBOUNCE">WB_DEV_IRQCFG_DEBOUNCE</dfn>	 0x01</u></td></tr>
<tr><th id="107">107</th><td></td></tr>
<tr><th id="108">108</th><td><i>/*</i></td></tr>
<tr><th id="109">109</th><td><i> * SD Card interface registers</i></td></tr>
<tr><th id="110">110</th><td><i> */</i></td></tr>
<tr><th id="111">111</th><td></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/WB_SD_COMMAND" data-ref="_M/WB_SD_COMMAND">WB_SD_COMMAND</dfn>		0x00</u></td></tr>
<tr><th id="113">113</th><td><u>#define	<dfn class="macro" id="_M/WB_SD_FIFO" data-ref="_M/WB_SD_FIFO">WB_SD_FIFO</dfn>		0x01</u></td></tr>
<tr><th id="114">114</th><td><u>#define	<dfn class="macro" id="_M/WB_SD_INTCTL" data-ref="_M/WB_SD_INTCTL">WB_SD_INTCTL</dfn>		0x02</u></td></tr>
<tr><th id="115">115</th><td><u>#define	<dfn class="macro" id="_M/WB_SD_INTSTS" data-ref="_M/WB_SD_INTSTS">WB_SD_INTSTS</dfn>		0x03</u></td></tr>
<tr><th id="116">116</th><td><u>#define	 <dfn class="macro" id="_M/WB_INT_PENDING" data-ref="_M/WB_INT_PENDING">WB_INT_PENDING</dfn>		 0x80</u></td></tr>
<tr><th id="117">117</th><td><u>#define	 <dfn class="macro" id="_M/WB_INT_CARD" data-ref="_M/WB_INT_CARD">WB_INT_CARD</dfn>		 0x40</u></td></tr>
<tr><th id="118">118</th><td><u>#define	 <dfn class="macro" id="_M/WB_INT_FIFO" data-ref="_M/WB_INT_FIFO">WB_INT_FIFO</dfn>		 0x20</u></td></tr>
<tr><th id="119">119</th><td><u>#define	 <dfn class="macro" id="_M/WB_INT_CRC" data-ref="_M/WB_INT_CRC">WB_INT_CRC</dfn>		 0x10</u></td></tr>
<tr><th id="120">120</th><td><u>#define	 <dfn class="macro" id="_M/WB_INT_TIMEOUT" data-ref="_M/WB_INT_TIMEOUT">WB_INT_TIMEOUT</dfn>		 0x08</u></td></tr>
<tr><th id="121">121</th><td><u>#define	 <dfn class="macro" id="_M/WB_INT_PROGEND" data-ref="_M/WB_INT_PROGEND">WB_INT_PROGEND</dfn>		 0x04</u></td></tr>
<tr><th id="122">122</th><td><u>#define	 <dfn class="macro" id="_M/WB_INT_BUSYEND" data-ref="_M/WB_INT_BUSYEND">WB_INT_BUSYEND</dfn>		 0x02</u></td></tr>
<tr><th id="123">123</th><td><u>#define	 <dfn class="macro" id="_M/WB_INT_TC" data-ref="_M/WB_INT_TC">WB_INT_TC</dfn>		 0x01</u></td></tr>
<tr><th id="124">124</th><td><u>#define	 <dfn class="macro" id="_M/WB_INT_DEFAULT" data-ref="_M/WB_INT_DEFAULT">WB_INT_DEFAULT</dfn>	\</u></td></tr>
<tr><th id="125">125</th><td><u>	  (WB_INT_CARD|WB_INT_FIFO|WB_INT_CRC|WB_INT_TIMEOUT)</u></td></tr>
<tr><th id="126">126</th><td><u>#define	<dfn class="macro" id="_M/WB_SD_FIFOSTS" data-ref="_M/WB_SD_FIFOSTS">WB_SD_FIFOSTS</dfn>		0x04</u></td></tr>
<tr><th id="127">127</th><td><u>#define	 <dfn class="macro" id="_M/WB_FIFO_EMPTY" data-ref="_M/WB_FIFO_EMPTY">WB_FIFO_EMPTY</dfn>		 0x80</u></td></tr>
<tr><th id="128">128</th><td><u>#define	 <dfn class="macro" id="_M/WB_FIFO_FULL" data-ref="_M/WB_FIFO_FULL">WB_FIFO_FULL</dfn>		 0x40</u></td></tr>
<tr><th id="129">129</th><td><u>#define	 <dfn class="macro" id="_M/WB_FIFO_EMPTY_THRES" data-ref="_M/WB_FIFO_EMPTY_THRES">WB_FIFO_EMPTY_THRES</dfn>	 0x20</u></td></tr>
<tr><th id="130">130</th><td><u>#define	 <dfn class="macro" id="_M/WB_FIFO_FULL_THRES" data-ref="_M/WB_FIFO_FULL_THRES">WB_FIFO_FULL_THRES</dfn>	 0x10</u></td></tr>
<tr><th id="131">131</th><td><u>#define	 <dfn class="macro" id="_M/WB_FIFO_DEPTH_MASK" data-ref="_M/WB_FIFO_DEPTH_MASK">WB_FIFO_DEPTH_MASK</dfn>	 0x0f</u></td></tr>
<tr><th id="132">132</th><td><u>#define	<dfn class="macro" id="_M/WB_SD_INDEX" data-ref="_M/WB_SD_INDEX">WB_SD_INDEX</dfn>		0x05</u></td></tr>
<tr><th id="133">133</th><td><u>#define	 <dfn class="macro" id="_M/WB_INDEX_CLK" data-ref="_M/WB_INDEX_CLK">WB_INDEX_CLK</dfn>		 0x01</u></td></tr>
<tr><th id="134">134</th><td><u>#define	  <dfn class="macro" id="_M/WB_CLK_375K" data-ref="_M/WB_CLK_375K">WB_CLK_375K</dfn>		  0x00</u></td></tr>
<tr><th id="135">135</th><td><u>#define	  <dfn class="macro" id="_M/WB_CLK_12M" data-ref="_M/WB_CLK_12M">WB_CLK_12M</dfn>		  0x01</u></td></tr>
<tr><th id="136">136</th><td><u>#define	  <dfn class="macro" id="_M/WB_CLK_16M" data-ref="_M/WB_CLK_16M">WB_CLK_16M</dfn>		  0x02</u></td></tr>
<tr><th id="137">137</th><td><u>#define	  <dfn class="macro" id="_M/WB_CLK_24M" data-ref="_M/WB_CLK_24M">WB_CLK_24M</dfn>		  0x03</u></td></tr>
<tr><th id="138">138</th><td><u>#define	 <dfn class="macro" id="_M/WB_INDEX_PBSMSB" data-ref="_M/WB_INDEX_PBSMSB">WB_INDEX_PBSMSB</dfn>	 0x02</u></td></tr>
<tr><th id="139">139</th><td><u>#define	 <dfn class="macro" id="_M/WB_INDEX_TAAC" data-ref="_M/WB_INDEX_TAAC">WB_INDEX_TAAC</dfn>		 0x03</u></td></tr>
<tr><th id="140">140</th><td><u>#define	 <dfn class="macro" id="_M/WB_INDEX_NSAC" data-ref="_M/WB_INDEX_NSAC">WB_INDEX_NSAC</dfn>		 0x04</u></td></tr>
<tr><th id="141">141</th><td><u>#define	 <dfn class="macro" id="_M/WB_INDEX_PBSLSB" data-ref="_M/WB_INDEX_PBSLSB">WB_INDEX_PBSLSB</dfn>	 0x05</u></td></tr>
<tr><th id="142">142</th><td><u>#define	 <dfn class="macro" id="_M/WB_INDEX_SETUP" data-ref="_M/WB_INDEX_SETUP">WB_INDEX_SETUP</dfn>		 0x06</u></td></tr>
<tr><th id="143">143</th><td><u>#define	  <dfn class="macro" id="_M/WB_SETUP_DATA3_HI" data-ref="_M/WB_SETUP_DATA3_HI">WB_SETUP_DATA3_HI</dfn>	  0x08</u></td></tr>
<tr><th id="144">144</th><td><u>#define	  <dfn class="macro" id="_M/WB_SETUP_FIFO_RST" data-ref="_M/WB_SETUP_FIFO_RST">WB_SETUP_FIFO_RST</dfn>	  0x04</u></td></tr>
<tr><th id="145">145</th><td><u>#define	  <dfn class="macro" id="_M/WB_SETUP_SOFT_RST" data-ref="_M/WB_SETUP_SOFT_RST">WB_SETUP_SOFT_RST</dfn>	  0x02</u></td></tr>
<tr><th id="146">146</th><td><u>#define	 <dfn class="macro" id="_M/WB_INDEX_DMA" data-ref="_M/WB_INDEX_DMA">WB_INDEX_DMA</dfn>		 0x07</u></td></tr>
<tr><th id="147">147</th><td><u>#define	 <dfn class="macro" id="_M/WB_INDEX_FIFOEN" data-ref="_M/WB_INDEX_FIFOEN">WB_INDEX_FIFOEN</dfn>	 0x08</u></td></tr>
<tr><th id="148">148</th><td><u>#define	  <dfn class="macro" id="_M/WB_FIFOEN_EMPTY" data-ref="_M/WB_FIFOEN_EMPTY">WB_FIFOEN_EMPTY</dfn>	  0x20</u></td></tr>
<tr><th id="149">149</th><td><u>#define	  <dfn class="macro" id="_M/WB_FIFOEN_FULL" data-ref="_M/WB_FIFOEN_FULL">WB_FIFOEN_FULL</dfn>	  0x10</u></td></tr>
<tr><th id="150">150</th><td><u>#define	 <dfn class="macro" id="_M/WB_INDEX_STATUS" data-ref="_M/WB_INDEX_STATUS">WB_INDEX_STATUS</dfn>	 0x10</u></td></tr>
<tr><th id="151">151</th><td><u>#define	  <dfn class="macro" id="_M/WB_STATUS_BLOCK_READ" data-ref="_M/WB_STATUS_BLOCK_READ">WB_STATUS_BLOCK_READ</dfn>	  0x80</u></td></tr>
<tr><th id="152">152</th><td><u>#define	  <dfn class="macro" id="_M/WB_STATUS_BLOCK_WRITE" data-ref="_M/WB_STATUS_BLOCK_WRITE">WB_STATUS_BLOCK_WRITE</dfn>	  0x40</u></td></tr>
<tr><th id="153">153</th><td><u>#define	  <dfn class="macro" id="_M/WB_STATUS_BUSY" data-ref="_M/WB_STATUS_BUSY">WB_STATUS_BUSY</dfn>	  0x20</u></td></tr>
<tr><th id="154">154</th><td><u>#define	  <dfn class="macro" id="_M/WB_STATUS_CARD_TRAFFIC" data-ref="_M/WB_STATUS_CARD_TRAFFIC">WB_STATUS_CARD_TRAFFIC</dfn>  0x04</u></td></tr>
<tr><th id="155">155</th><td><u>#define	  <dfn class="macro" id="_M/WB_STATUS_SEND_COMMAND" data-ref="_M/WB_STATUS_SEND_COMMAND">WB_STATUS_SEND_COMMAND</dfn>  0x02</u></td></tr>
<tr><th id="156">156</th><td><u>#define	  <dfn class="macro" id="_M/WB_STATUS_RECV_RES" data-ref="_M/WB_STATUS_RECV_RES">WB_STATUS_RECV_RES</dfn>	  0x01</u></td></tr>
<tr><th id="157">157</th><td><u>#define	 <dfn class="macro" id="_M/WB_INDEX_RESPLEN" data-ref="_M/WB_INDEX_RESPLEN">WB_INDEX_RESPLEN</dfn>	 0x1e</u></td></tr>
<tr><th id="158">158</th><td><u>#define	 <dfn class="macro" id="_M/WB_INDEX_RESP" data-ref="_M/WB_INDEX_RESP">WB_INDEX_RESP</dfn>(n)	 (0x1f + (n))</u></td></tr>
<tr><th id="159">159</th><td><u>#define	 <dfn class="macro" id="_M/WB_INDEX_CRCSTS" data-ref="_M/WB_INDEX_CRCSTS">WB_INDEX_CRCSTS</dfn>	 0x30</u></td></tr>
<tr><th id="160">160</th><td><u>#define	 <dfn class="macro" id="_M/WB_INDEX_ISR" data-ref="_M/WB_INDEX_ISR">WB_INDEX_ISR</dfn>		 0x3f</u></td></tr>
<tr><th id="161">161</th><td><u>#define	<dfn class="macro" id="_M/WB_SD_DATA" data-ref="_M/WB_SD_DATA">WB_SD_DATA</dfn>		0x06</u></td></tr>
<tr><th id="162">162</th><td><u>#define	<dfn class="macro" id="_M/WB_SD_CSR" data-ref="_M/WB_SD_CSR">WB_SD_CSR</dfn>		0x07</u></td></tr>
<tr><th id="163">163</th><td><u>#define	 <dfn class="macro" id="_M/WB_CSR_MS_LED" data-ref="_M/WB_CSR_MS_LED">WB_CSR_MS_LED</dfn>		 0x20</u></td></tr>
<tr><th id="164">164</th><td><u>#define	 <dfn class="macro" id="_M/WB_CSR_POWER_N" data-ref="_M/WB_CSR_POWER_N">WB_CSR_POWER_N</dfn>		 0x10</u></td></tr>
<tr><th id="165">165</th><td><u>#define	 <dfn class="macro" id="_M/WB_CSR_WRITE_PROTECT" data-ref="_M/WB_CSR_WRITE_PROTECT">WB_CSR_WRITE_PROTECT</dfn>	 0x04</u></td></tr>
<tr><th id="166">166</th><td><u>#define	 <dfn class="macro" id="_M/WB_CSR_CARD_PRESENT" data-ref="_M/WB_CSR_CARD_PRESENT">WB_CSR_CARD_PRESENT</dfn>	 0x01</u></td></tr>
<tr><th id="167">167</th><td></td></tr>
<tr><th id="168">168</th><td><u>#<span data-ppcond="28">endif</span></u></td></tr>
<tr><th id="169">169</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../acpi/wb_acpi.c.html'>netbsd/sys/dev/acpi/wb_acpi.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
