Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/VivadoInstallation/vivadoInst/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c7a29f15992b426cb919dc086fd6b26c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestFULLSystem_behav xil_defaultlib.TestFULLSystem xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'Inp' [C:/Users/Aggelos/Desktop/github/Chi-DMA/Chi-DMA4 End Aligned/CHI-DMA/CHI-DMA.srcs/sources_1/new/Simple_CHI_Responser.sv:100]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.DataPkg
Compiling package xil_defaultlib.CHIFlitsPkg
Compiling package xil_defaultlib.CHIFIFOsPkg
Compiling package xil_defaultlib.CompleterPkg
Compiling module xil_defaultlib.ReqChannel
Compiling module xil_defaultlib.RspOutbChannel
Compiling module xil_defaultlib.DatOutbChannel
Compiling module xil_defaultlib.RspInbChannel
Compiling module xil_defaultlib.DatInbChannel
Compiling module xil_defaultlib.bytewrite_tdp_ram_rf(DATA_WIDTH=...
Compiling module xil_defaultlib.Arbiter(BRAM_ADDR_WIDTH=10)
Compiling module xil_defaultlib.FIFO(FIFO_WIDTH=10,FIFO_LENGTH=1...
Compiling module xil_defaultlib.Scheduler
Compiling module xil_defaultlib.ArbiterBRAM
Compiling module xil_defaultlib.FIFO(FIFO_WIDTH=107,FIFO_LENGTH=...
Compiling module xil_defaultlib.FIFO(FIFO_WIDTH=18,FIFO_LENGTH=3...
Compiling module xil_defaultlib.FIFO(FIFO_WIDTH=514,FIFO_LENGTH=...
Compiling module xil_defaultlib.FIFO(FIFO_WIDTH=10,FIFO_LENGTH=3...
Compiling module xil_defaultlib.FIFO(FIFO_WIDTH=15,FIFO_LENGTH=3...
Compiling module xil_defaultlib.Completer(FIFO_WIDTH=15)
Compiling module xil_defaultlib.CHIConverter(ReqChan=ReqChannel_...
Compiling module xil_defaultlib.CHI_DMA_default
Compiling module xil_defaultlib.PseudoCPU(P3_NUM_OF_TRANS=250,P4...
Compiling module xil_defaultlib.FIFO(FIFO_WIDTH=117,FIFO_LENGTH=...
Compiling module xil_defaultlib.FIFO(FIFO_WIDTH=4,FIFO_LENGTH=12...
Compiling module xil_defaultlib.Simple_CHI_Responser(FIFO_Length...
Compiling module xil_defaultlib.CHI_Responser(ReqChan=ReqChannel...
Compiling module xil_defaultlib.FIFO(FIFO_WIDTH=107,FIFO_LENGTH=...
Compiling module xil_defaultlib.ReqFlitFIFO(FIFO_LENGTH=240)
Compiling module xil_defaultlib.FIFO(FIFO_WIDTH=706,FIFO_LENGTH=...
Compiling module xil_defaultlib.FIFO(FIFO_WIDTH=51,FIFO_LENGTH=2...
Compiling module xil_defaultlib.TestFULLSystem
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestFULLSystem_behav
