///Register `IER2` reader
pub type R = crate::R<IER2rs>;
///Register `IER2` writer
pub type W = crate::W<IER2rs>;
///Field `TIM8IE` reader - TIM8IE
pub type TIM8IE_R = crate::BitReader;
///Field `TIM8IE` writer - TIM8IE
pub type TIM8IE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `USART1IE` reader - USART1IE
pub type USART1IE_R = crate::BitReader;
///Field `USART1IE` writer - USART1IE
pub type USART1IE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TIM15IE` reader - TIM15IE
pub type TIM15IE_R = crate::BitReader;
///Field `TIM15IE` writer - TIM15IE
pub type TIM15IE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TIM16IE` reader - TIM16IE
pub type TIM16IE_R = crate::BitReader;
///Field `TIM16IE` writer - TIM16IE
pub type TIM16IE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TIM17IE` reader - TIM17IE
pub type TIM17IE_R = crate::BitReader;
///Field `TIM17IE` writer - TIM17IE
pub type TIM17IE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `SAI1IE` reader - SAI1IE
pub type SAI1IE_R = crate::BitReader;
///Field `SAI1IE` writer - SAI1IE
pub type SAI1IE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `SAI2IE` reader - SAI2IE
pub type SAI2IE_R = crate::BitReader;
///Field `SAI2IE` writer - SAI2IE
pub type SAI2IE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `DFSDM1IE` reader - DFSDM1IE
pub type DFSDM1IE_R = crate::BitReader;
///Field `DFSDM1IE` writer - DFSDM1IE
pub type DFSDM1IE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `CRCIE` reader - CRCIE
pub type CRCIE_R = crate::BitReader;
///Field `CRCIE` writer - CRCIE
pub type CRCIE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TSCIE` reader - TSCIE
pub type TSCIE_R = crate::BitReader;
///Field `TSCIE` writer - TSCIE
pub type TSCIE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `ICACHEIE` reader - ICACHEIE
pub type ICACHEIE_R = crate::BitReader;
///Field `ICACHEIE` writer - ICACHEIE
pub type ICACHEIE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `ADCIE` reader - ADCIE
pub type ADCIE_R = crate::BitReader;
///Field `ADCIE` writer - ADCIE
pub type ADCIE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `AESIE` reader - AESIE
pub type AESIE_R = crate::BitReader;
///Field `AESIE` writer - AESIE
pub type AESIE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `HASHIE` reader - HASHIE
pub type HASHIE_R = crate::BitReader;
///Field `HASHIE` writer - HASHIE
pub type HASHIE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `RNGIE` reader - RNGIE
pub type RNGIE_R = crate::BitReader;
///Field `RNGIE` writer - RNGIE
pub type RNGIE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PKAIE` reader - PKAIE
pub type PKAIE_R = crate::BitReader;
///Field `PKAIE` writer - PKAIE
pub type PKAIE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `SDMMC1IE` reader - SDMMC1IE
pub type SDMMC1IE_R = crate::BitReader;
///Field `SDMMC1IE` writer - SDMMC1IE
pub type SDMMC1IE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `FMC_REGIE` reader - FMC_REGIE
pub type FMC_REGIE_R = crate::BitReader;
///Field `FMC_REGIE` writer - FMC_REGIE
pub type FMC_REGIE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `OCTOSPI1_REGIE` reader - OCTOSPI1_REGIE
pub type OCTOSPI1_REGIE_R = crate::BitReader;
///Field `OCTOSPI1_REGIE` writer - OCTOSPI1_REGIE
pub type OCTOSPI1_REGIE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `RTCIE` reader - RTCIE
pub type RTCIE_R = crate::BitReader;
///Field `RTCIE` writer - RTCIE
pub type RTCIE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PWRIE` reader - PWRIE
pub type PWRIE_R = crate::BitReader;
///Field `PWRIE` writer - PWRIE
pub type PWRIE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `SYSCFGIE` reader - SYSCFGIE
pub type SYSCFGIE_R = crate::BitReader;
///Field `SYSCFGIE` writer - SYSCFGIE
pub type SYSCFGIE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `DMA1IE` reader - DMA1IE
pub type DMA1IE_R = crate::BitReader;
///Field `DMA1IE` writer - DMA1IE
pub type DMA1IE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `DMA2IE` reader - DMA2IE
pub type DMA2IE_R = crate::BitReader;
///Field `DMA2IE` writer - DMA2IE
pub type DMA2IE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `DMAMUX1IE` reader - DMAMUX1IE
pub type DMAMUX1IE_R = crate::BitReader;
///Field `DMAMUX1IE` writer - DMAMUX1IE
pub type DMAMUX1IE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `RCCIE` reader - RCCIE
pub type RCCIE_R = crate::BitReader;
///Field `RCCIE` writer - RCCIE
pub type RCCIE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `FLASHIE` reader - FLASHIE
pub type FLASHIE_R = crate::BitReader;
///Field `FLASHIE` writer - FLASHIE
pub type FLASHIE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `FLASH_REGIE` reader - FLASH_REGIE
pub type FLASH_REGIE_R = crate::BitReader;
///Field `FLASH_REGIE` writer - FLASH_REGIE
pub type FLASH_REGIE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `EXTIIE` reader - EXTIIE
pub type EXTIIE_R = crate::BitReader;
///Field `EXTIIE` writer - EXTIIE
pub type EXTIIE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `OTFDEC1IE` reader - OTFDEC1IE
pub type OTFDEC1IE_R = crate::BitReader;
///Field `OTFDEC1IE` writer - OTFDEC1IE
pub type OTFDEC1IE_W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    ///Bit 0 - TIM8IE
    #[inline(always)]
    pub fn tim8ie(&self) -> TIM8IE_R {
        TIM8IE_R::new((self.bits & 1) != 0)
    }
    ///Bit 1 - USART1IE
    #[inline(always)]
    pub fn usart1ie(&self) -> USART1IE_R {
        USART1IE_R::new(((self.bits >> 1) & 1) != 0)
    }
    ///Bit 2 - TIM15IE
    #[inline(always)]
    pub fn tim15ie(&self) -> TIM15IE_R {
        TIM15IE_R::new(((self.bits >> 2) & 1) != 0)
    }
    ///Bit 3 - TIM16IE
    #[inline(always)]
    pub fn tim16ie(&self) -> TIM16IE_R {
        TIM16IE_R::new(((self.bits >> 3) & 1) != 0)
    }
    ///Bit 4 - TIM17IE
    #[inline(always)]
    pub fn tim17ie(&self) -> TIM17IE_R {
        TIM17IE_R::new(((self.bits >> 4) & 1) != 0)
    }
    ///Bit 5 - SAI1IE
    #[inline(always)]
    pub fn sai1ie(&self) -> SAI1IE_R {
        SAI1IE_R::new(((self.bits >> 5) & 1) != 0)
    }
    ///Bit 6 - SAI2IE
    #[inline(always)]
    pub fn sai2ie(&self) -> SAI2IE_R {
        SAI2IE_R::new(((self.bits >> 6) & 1) != 0)
    }
    ///Bit 7 - DFSDM1IE
    #[inline(always)]
    pub fn dfsdm1ie(&self) -> DFSDM1IE_R {
        DFSDM1IE_R::new(((self.bits >> 7) & 1) != 0)
    }
    ///Bit 8 - CRCIE
    #[inline(always)]
    pub fn crcie(&self) -> CRCIE_R {
        CRCIE_R::new(((self.bits >> 8) & 1) != 0)
    }
    ///Bit 9 - TSCIE
    #[inline(always)]
    pub fn tscie(&self) -> TSCIE_R {
        TSCIE_R::new(((self.bits >> 9) & 1) != 0)
    }
    ///Bit 10 - ICACHEIE
    #[inline(always)]
    pub fn icacheie(&self) -> ICACHEIE_R {
        ICACHEIE_R::new(((self.bits >> 10) & 1) != 0)
    }
    ///Bit 11 - ADCIE
    #[inline(always)]
    pub fn adcie(&self) -> ADCIE_R {
        ADCIE_R::new(((self.bits >> 11) & 1) != 0)
    }
    ///Bit 12 - AESIE
    #[inline(always)]
    pub fn aesie(&self) -> AESIE_R {
        AESIE_R::new(((self.bits >> 12) & 1) != 0)
    }
    ///Bit 13 - HASHIE
    #[inline(always)]
    pub fn hashie(&self) -> HASHIE_R {
        HASHIE_R::new(((self.bits >> 13) & 1) != 0)
    }
    ///Bit 14 - RNGIE
    #[inline(always)]
    pub fn rngie(&self) -> RNGIE_R {
        RNGIE_R::new(((self.bits >> 14) & 1) != 0)
    }
    ///Bit 15 - PKAIE
    #[inline(always)]
    pub fn pkaie(&self) -> PKAIE_R {
        PKAIE_R::new(((self.bits >> 15) & 1) != 0)
    }
    ///Bit 16 - SDMMC1IE
    #[inline(always)]
    pub fn sdmmc1ie(&self) -> SDMMC1IE_R {
        SDMMC1IE_R::new(((self.bits >> 16) & 1) != 0)
    }
    ///Bit 17 - FMC_REGIE
    #[inline(always)]
    pub fn fmc_regie(&self) -> FMC_REGIE_R {
        FMC_REGIE_R::new(((self.bits >> 17) & 1) != 0)
    }
    ///Bit 18 - OCTOSPI1_REGIE
    #[inline(always)]
    pub fn octospi1_regie(&self) -> OCTOSPI1_REGIE_R {
        OCTOSPI1_REGIE_R::new(((self.bits >> 18) & 1) != 0)
    }
    ///Bit 19 - RTCIE
    #[inline(always)]
    pub fn rtcie(&self) -> RTCIE_R {
        RTCIE_R::new(((self.bits >> 19) & 1) != 0)
    }
    ///Bit 20 - PWRIE
    #[inline(always)]
    pub fn pwrie(&self) -> PWRIE_R {
        PWRIE_R::new(((self.bits >> 20) & 1) != 0)
    }
    ///Bit 21 - SYSCFGIE
    #[inline(always)]
    pub fn syscfgie(&self) -> SYSCFGIE_R {
        SYSCFGIE_R::new(((self.bits >> 21) & 1) != 0)
    }
    ///Bit 22 - DMA1IE
    #[inline(always)]
    pub fn dma1ie(&self) -> DMA1IE_R {
        DMA1IE_R::new(((self.bits >> 22) & 1) != 0)
    }
    ///Bit 23 - DMA2IE
    #[inline(always)]
    pub fn dma2ie(&self) -> DMA2IE_R {
        DMA2IE_R::new(((self.bits >> 23) & 1) != 0)
    }
    ///Bit 24 - DMAMUX1IE
    #[inline(always)]
    pub fn dmamux1ie(&self) -> DMAMUX1IE_R {
        DMAMUX1IE_R::new(((self.bits >> 24) & 1) != 0)
    }
    ///Bit 25 - RCCIE
    #[inline(always)]
    pub fn rccie(&self) -> RCCIE_R {
        RCCIE_R::new(((self.bits >> 25) & 1) != 0)
    }
    ///Bit 26 - FLASHIE
    #[inline(always)]
    pub fn flashie(&self) -> FLASHIE_R {
        FLASHIE_R::new(((self.bits >> 26) & 1) != 0)
    }
    ///Bit 27 - FLASH_REGIE
    #[inline(always)]
    pub fn flash_regie(&self) -> FLASH_REGIE_R {
        FLASH_REGIE_R::new(((self.bits >> 27) & 1) != 0)
    }
    ///Bit 28 - EXTIIE
    #[inline(always)]
    pub fn extiie(&self) -> EXTIIE_R {
        EXTIIE_R::new(((self.bits >> 28) & 1) != 0)
    }
    ///Bit 29 - OTFDEC1IE
    #[inline(always)]
    pub fn otfdec1ie(&self) -> OTFDEC1IE_R {
        OTFDEC1IE_R::new(((self.bits >> 29) & 1) != 0)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("IER2")
            .field("tim8ie", &self.tim8ie())
            .field("usart1ie", &self.usart1ie())
            .field("tim15ie", &self.tim15ie())
            .field("tim16ie", &self.tim16ie())
            .field("tim17ie", &self.tim17ie())
            .field("sai1ie", &self.sai1ie())
            .field("sai2ie", &self.sai2ie())
            .field("dfsdm1ie", &self.dfsdm1ie())
            .field("crcie", &self.crcie())
            .field("tscie", &self.tscie())
            .field("icacheie", &self.icacheie())
            .field("adcie", &self.adcie())
            .field("aesie", &self.aesie())
            .field("hashie", &self.hashie())
            .field("rngie", &self.rngie())
            .field("pkaie", &self.pkaie())
            .field("sdmmc1ie", &self.sdmmc1ie())
            .field("fmc_regie", &self.fmc_regie())
            .field("octospi1_regie", &self.octospi1_regie())
            .field("rtcie", &self.rtcie())
            .field("pwrie", &self.pwrie())
            .field("syscfgie", &self.syscfgie())
            .field("dma1ie", &self.dma1ie())
            .field("dma2ie", &self.dma2ie())
            .field("dmamux1ie", &self.dmamux1ie())
            .field("rccie", &self.rccie())
            .field("flashie", &self.flashie())
            .field("flash_regie", &self.flash_regie())
            .field("extiie", &self.extiie())
            .field("otfdec1ie", &self.otfdec1ie())
            .finish()
    }
}
impl W {
    ///Bit 0 - TIM8IE
    #[inline(always)]
    pub fn tim8ie(&mut self) -> TIM8IE_W<'_, IER2rs> {
        TIM8IE_W::new(self, 0)
    }
    ///Bit 1 - USART1IE
    #[inline(always)]
    pub fn usart1ie(&mut self) -> USART1IE_W<'_, IER2rs> {
        USART1IE_W::new(self, 1)
    }
    ///Bit 2 - TIM15IE
    #[inline(always)]
    pub fn tim15ie(&mut self) -> TIM15IE_W<'_, IER2rs> {
        TIM15IE_W::new(self, 2)
    }
    ///Bit 3 - TIM16IE
    #[inline(always)]
    pub fn tim16ie(&mut self) -> TIM16IE_W<'_, IER2rs> {
        TIM16IE_W::new(self, 3)
    }
    ///Bit 4 - TIM17IE
    #[inline(always)]
    pub fn tim17ie(&mut self) -> TIM17IE_W<'_, IER2rs> {
        TIM17IE_W::new(self, 4)
    }
    ///Bit 5 - SAI1IE
    #[inline(always)]
    pub fn sai1ie(&mut self) -> SAI1IE_W<'_, IER2rs> {
        SAI1IE_W::new(self, 5)
    }
    ///Bit 6 - SAI2IE
    #[inline(always)]
    pub fn sai2ie(&mut self) -> SAI2IE_W<'_, IER2rs> {
        SAI2IE_W::new(self, 6)
    }
    ///Bit 7 - DFSDM1IE
    #[inline(always)]
    pub fn dfsdm1ie(&mut self) -> DFSDM1IE_W<'_, IER2rs> {
        DFSDM1IE_W::new(self, 7)
    }
    ///Bit 8 - CRCIE
    #[inline(always)]
    pub fn crcie(&mut self) -> CRCIE_W<'_, IER2rs> {
        CRCIE_W::new(self, 8)
    }
    ///Bit 9 - TSCIE
    #[inline(always)]
    pub fn tscie(&mut self) -> TSCIE_W<'_, IER2rs> {
        TSCIE_W::new(self, 9)
    }
    ///Bit 10 - ICACHEIE
    #[inline(always)]
    pub fn icacheie(&mut self) -> ICACHEIE_W<'_, IER2rs> {
        ICACHEIE_W::new(self, 10)
    }
    ///Bit 11 - ADCIE
    #[inline(always)]
    pub fn adcie(&mut self) -> ADCIE_W<'_, IER2rs> {
        ADCIE_W::new(self, 11)
    }
    ///Bit 12 - AESIE
    #[inline(always)]
    pub fn aesie(&mut self) -> AESIE_W<'_, IER2rs> {
        AESIE_W::new(self, 12)
    }
    ///Bit 13 - HASHIE
    #[inline(always)]
    pub fn hashie(&mut self) -> HASHIE_W<'_, IER2rs> {
        HASHIE_W::new(self, 13)
    }
    ///Bit 14 - RNGIE
    #[inline(always)]
    pub fn rngie(&mut self) -> RNGIE_W<'_, IER2rs> {
        RNGIE_W::new(self, 14)
    }
    ///Bit 15 - PKAIE
    #[inline(always)]
    pub fn pkaie(&mut self) -> PKAIE_W<'_, IER2rs> {
        PKAIE_W::new(self, 15)
    }
    ///Bit 16 - SDMMC1IE
    #[inline(always)]
    pub fn sdmmc1ie(&mut self) -> SDMMC1IE_W<'_, IER2rs> {
        SDMMC1IE_W::new(self, 16)
    }
    ///Bit 17 - FMC_REGIE
    #[inline(always)]
    pub fn fmc_regie(&mut self) -> FMC_REGIE_W<'_, IER2rs> {
        FMC_REGIE_W::new(self, 17)
    }
    ///Bit 18 - OCTOSPI1_REGIE
    #[inline(always)]
    pub fn octospi1_regie(&mut self) -> OCTOSPI1_REGIE_W<'_, IER2rs> {
        OCTOSPI1_REGIE_W::new(self, 18)
    }
    ///Bit 19 - RTCIE
    #[inline(always)]
    pub fn rtcie(&mut self) -> RTCIE_W<'_, IER2rs> {
        RTCIE_W::new(self, 19)
    }
    ///Bit 20 - PWRIE
    #[inline(always)]
    pub fn pwrie(&mut self) -> PWRIE_W<'_, IER2rs> {
        PWRIE_W::new(self, 20)
    }
    ///Bit 21 - SYSCFGIE
    #[inline(always)]
    pub fn syscfgie(&mut self) -> SYSCFGIE_W<'_, IER2rs> {
        SYSCFGIE_W::new(self, 21)
    }
    ///Bit 22 - DMA1IE
    #[inline(always)]
    pub fn dma1ie(&mut self) -> DMA1IE_W<'_, IER2rs> {
        DMA1IE_W::new(self, 22)
    }
    ///Bit 23 - DMA2IE
    #[inline(always)]
    pub fn dma2ie(&mut self) -> DMA2IE_W<'_, IER2rs> {
        DMA2IE_W::new(self, 23)
    }
    ///Bit 24 - DMAMUX1IE
    #[inline(always)]
    pub fn dmamux1ie(&mut self) -> DMAMUX1IE_W<'_, IER2rs> {
        DMAMUX1IE_W::new(self, 24)
    }
    ///Bit 25 - RCCIE
    #[inline(always)]
    pub fn rccie(&mut self) -> RCCIE_W<'_, IER2rs> {
        RCCIE_W::new(self, 25)
    }
    ///Bit 26 - FLASHIE
    #[inline(always)]
    pub fn flashie(&mut self) -> FLASHIE_W<'_, IER2rs> {
        FLASHIE_W::new(self, 26)
    }
    ///Bit 27 - FLASH_REGIE
    #[inline(always)]
    pub fn flash_regie(&mut self) -> FLASH_REGIE_W<'_, IER2rs> {
        FLASH_REGIE_W::new(self, 27)
    }
    ///Bit 28 - EXTIIE
    #[inline(always)]
    pub fn extiie(&mut self) -> EXTIIE_W<'_, IER2rs> {
        EXTIIE_W::new(self, 28)
    }
    ///Bit 29 - OTFDEC1IE
    #[inline(always)]
    pub fn otfdec1ie(&mut self) -> OTFDEC1IE_W<'_, IER2rs> {
        OTFDEC1IE_W::new(self, 29)
    }
}
/**TZIC interrupt enable register 2

You can [`read`](crate::Reg::read) this register and get [`ier2::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`ier2::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

See register [structure](https://stm32-rs.github.io/stm32-rs/STM32L562.html#GTZC_TZIC:IER2)*/
pub struct IER2rs;
impl crate::RegisterSpec for IER2rs {
    type Ux = u32;
}
///`read()` method returns [`ier2::R`](R) reader structure
impl crate::Readable for IER2rs {}
///`write(|w| ..)` method takes [`ier2::W`](W) writer structure
impl crate::Writable for IER2rs {
    type Safety = crate::Unsafe;
}
///`reset()` method sets IER2 to value 0
impl crate::Resettable for IER2rs {}
