#! /usr/local/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1-71-g8ab100c1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fb12bf01810 .scope module, "filtromiddle_tb" "filtromiddle_tb" 2 1;
 .timescale 0 0;
P_0x7fb12bf088e0 .param/l "IN_DATA_WIDTH" 0 2 3, +C4<00000000000000000000000000001010>;
P_0x7fb12bf08920 .param/l "MAX_DATA_WIDTH" 0 2 5, +C4<00000000000000000000000000010010>;
P_0x7fb12bf08960 .param/l "OUT_DATA_WIDTH" 0 2 4, +C4<00000000000000000000000000001011>;
v0x7fb12bf198d0_0 .var "clock", 0 0;
v0x7fb12bf19960_0 .var "enable", 0 0;
v0x7fb12bf199f0_0 .var/s "in0", 9 0;
v0x7fb12bf19a80_0 .var/s "in1", 9 0;
v0x7fb12bf19b30_0 .var/s "in2", 9 0;
v0x7fb12bf19c00_0 .var/s "in3", 9 0;
v0x7fb12bf19cb0_0 .var/s "in4", 9 0;
v0x7fb12bf19d60_0 .var/s "in5", 9 0;
v0x7fb12bf19e10_0 .var/s "in6", 9 0;
v0x7fb12bf19f40_0 .var/s "in7", 9 0;
v0x7fb12bf19fd0_0 .net/s "out", 10 0, L_0x7fb12bc031b0;  1 drivers
v0x7fb12bf1a060_0 .var "reset", 0 0;
S_0x7fb12bf089e0 .scope module, "filtromiddle_cell" "filtromiddle" 2 47, 3 1 0, S_0x7fb12bf01810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "enable"
    .port_info 3 /INPUT 10 "in0"
    .port_info 4 /INPUT 10 "in1"
    .port_info 5 /INPUT 10 "in2"
    .port_info 6 /INPUT 10 "in3"
    .port_info 7 /INPUT 10 "in4"
    .port_info 8 /INPUT 10 "in5"
    .port_info 9 /INPUT 10 "in6"
    .port_info 10 /INPUT 10 "in7"
    .port_info 11 /OUTPUT 11 "out"
P_0x7fb12bf08b40 .param/l "IN_DATA_WIDTH" 0 3 16, +C4<00000000000000000000000000001010>;
P_0x7fb12bf08b80 .param/l "MAX_DATA_WIDTH" 0 3 18, +C4<00000000000000000000000000010010>;
P_0x7fb12bf08bc0 .param/l "OUT_DATA_WIDTH" 0 3 17, +C4<00000000000000000000000000001011>;
v0x7fb12bf08ec0_0 .net *"_s0", 17 0, L_0x7fb12bc03090;  1 drivers
v0x7fb12bf18d60_0 .net *"_s2", 11 0, L_0x7fb12bf1a110;  1 drivers
L_0x10ccb5008 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x7fb12bf18e00_0 .net *"_s4", 5 0, L_0x10ccb5008;  1 drivers
v0x7fb12bf18e90_0 .net "clock", 0 0, v0x7fb12bf198d0_0;  1 drivers
v0x7fb12bf18f20_0 .net "enable", 0 0, v0x7fb12bf19960_0;  1 drivers
v0x7fb12bf18ff0_0 .net/s "in0", 9 0, v0x7fb12bf199f0_0;  1 drivers
v0x7fb12bf19080_0 .net/s "in1", 9 0, v0x7fb12bf19a80_0;  1 drivers
v0x7fb12bf19130_0 .net/s "in2", 9 0, v0x7fb12bf19b30_0;  1 drivers
v0x7fb12bf191e0_0 .net/s "in3", 9 0, v0x7fb12bf19c00_0;  1 drivers
v0x7fb12bf192f0_0 .net/s "in4", 9 0, v0x7fb12bf19cb0_0;  1 drivers
v0x7fb12bf193a0_0 .net/s "in5", 9 0, v0x7fb12bf19d60_0;  1 drivers
v0x7fb12bf19450_0 .net/s "in6", 9 0, v0x7fb12bf19e10_0;  1 drivers
v0x7fb12bf19500_0 .net/s "in7", 9 0, v0x7fb12bf19f40_0;  1 drivers
v0x7fb12bf195b0_0 .net/s "out", 10 0, L_0x7fb12bc031b0;  alias, 1 drivers
v0x7fb12bf19660_0 .var/s "p", 17 0;
v0x7fb12bf19710_0 .net "reset", 0 0, v0x7fb12bf1a060_0;  1 drivers
E_0x7fb12bf03570 .event posedge, v0x7fb12bf18e90_0;
L_0x7fb12bf1a110 .part v0x7fb12bf19660_0, 6, 12;
L_0x7fb12bc03090 .concat [ 12 6 0 0], L_0x7fb12bf1a110, L_0x10ccb5008;
L_0x7fb12bc031b0 .part L_0x7fb12bc03090, 0, 11;
    .scope S_0x7fb12bf089e0;
T_0 ;
    %wait E_0x7fb12bf03570;
    %load/vec4 v0x7fb12bf18f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x7fb12bf18ff0_0;
    %pad/s 18;
    %inv;
    %pushi/vec4 1, 0, 18;
    %add;
    %load/vec4 v0x7fb12bf19500_0;
    %pad/s 18;
    %sub;
    %load/vec4 v0x7fb12bf19130_0;
    %pad/s 18;
    %sub;
    %load/vec4 v0x7fb12bf193a0_0;
    %pad/s 18;
    %sub;
    %load/vec4 v0x7fb12bf19130_0;
    %pad/s 18;
    %load/vec4 v0x7fb12bf193a0_0;
    %pad/s 18;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %sub;
    %load/vec4 v0x7fb12bf19080_0;
    %pad/s 18;
    %load/vec4 v0x7fb12bf19450_0;
    %pad/s 18;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0x7fb12bf191e0_0;
    %pad/s 18;
    %load/vec4 v0x7fb12bf192f0_0;
    %pad/s 18;
    %add;
    %load/vec4 v0x7fb12bf19130_0;
    %pad/s 18;
    %sub;
    %load/vec4 v0x7fb12bf193a0_0;
    %pad/s 18;
    %sub;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0x7fb12bf191e0_0;
    %pad/s 18;
    %load/vec4 v0x7fb12bf192f0_0;
    %pad/s 18;
    %add;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %assign/vec4 v0x7fb12bf19660_0, 0;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fb12bf01810;
T_1 ;
    %vpi_call 2 20 "$dumpfile", "filtromiddle_tb.vcd" {0 0 0};
    %vpi_call 2 22 "$dumpvars", 32'sb00000000000000000000000000000000, v0x7fb12bf198d0_0, v0x7fb12bf1a060_0, v0x7fb12bf19960_0, v0x7fb12bf199f0_0, v0x7fb12bf19a80_0, v0x7fb12bf19b30_0, v0x7fb12bf19c00_0, v0x7fb12bf19cb0_0, v0x7fb12bf19d60_0, v0x7fb12bf19e10_0, v0x7fb12bf19f40_0, v0x7fb12bf19fd0_0 {0 0 0};
    %vpi_call 2 24 "$monitor", "clock=%b, reset=%b, enable=%b, in0=%b,in1=%b,in2=%b,in3=%b,in4=%b,in5=%b,in6=%b,in7=%b, out=%b", v0x7fb12bf198d0_0, v0x7fb12bf1a060_0, v0x7fb12bf19960_0, v0x7fb12bf199f0_0, v0x7fb12bf19a80_0, v0x7fb12bf19b30_0, v0x7fb12bf19c00_0, v0x7fb12bf19cb0_0, v0x7fb12bf19d60_0, v0x7fb12bf19e10_0, v0x7fb12bf19f40_0, v0x7fb12bf19fd0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb12bf198d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb12bf1a060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb12bf19960_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 121, 0, 10;
    %store/vec4 v0x7fb12bf199f0_0, 0, 10;
    %pushi/vec4 5, 0, 10;
    %store/vec4 v0x7fb12bf19a80_0, 0, 10;
    %pushi/vec4 213, 0, 10;
    %store/vec4 v0x7fb12bf19b30_0, 0, 10;
    %pushi/vec4 50, 0, 10;
    %store/vec4 v0x7fb12bf19c00_0, 0, 10;
    %pushi/vec4 30, 0, 10;
    %store/vec4 v0x7fb12bf19cb0_0, 0, 10;
    %pushi/vec4 184, 0, 10;
    %store/vec4 v0x7fb12bf19d60_0, 0, 10;
    %pushi/vec4 6, 0, 10;
    %store/vec4 v0x7fb12bf19e10_0, 0, 10;
    %pushi/vec4 9, 0, 10;
    %store/vec4 v0x7fb12bf19f40_0, 0, 10;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb12bf19960_0, 0, 1;
    %delay 8, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb12bf19960_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 38 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x7fb12bf01810;
T_2 ;
    %delay 5, 0;
    %load/vec4 v0x7fb12bf198d0_0;
    %nor/r;
    %store/vec4 v0x7fb12bf198d0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "filtromiddle_tb.v";
    "filtromiddle.v";
