#! /usr/local/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1-107-gab6ae79)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0xb293b0 .scope module, "instructionReadJType" "instructionReadJType" 2 2;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "Instruction"
    .port_info 1 /OUTPUT 16 "imm"
    .port_info 2 /OUTPUT 6 "Op"
    .port_info 3 /OUTPUT 26 "Rt"
o0x7f15be4f7018 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0xb296b0_0 .net "Instruction", 31 0, o0x7f15be4f7018;  0 drivers
v0xb67a50_0 .net "Op", 5 0, L_0xb6df00;  1 drivers
v0xb67b30_0 .net "Rt", 25 0, L_0xb6dfa0;  1 drivers
o0x7f15be4f70a8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0xb67c20_0 .net "imm", 15 0, o0x7f15be4f70a8;  0 drivers
L_0xb6df00 .part o0x7f15be4f7018, 26, 6;
L_0xb6dfa0 .part o0x7f15be4f7018, 0, 26;
S_0xb29530 .scope module, "instructionwrapperTest" "instructionwrapperTest" 3 7;
 .timescale -9 -12;
v0xb6cdc0_0 .var "Instructions", 31 0;
v0xb6cef0_0 .net "Op", 5 0, L_0xb6e090;  1 drivers
o0x7f15be4f7768 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0xb6cfb0_0 .net "Rd", 4 0, o0x7f15be4f7768;  0 drivers
v0xb6d050_0 .net "Rs", 4 0, L_0xb6e1c0;  1 drivers
v0xb6d0f0_0 .net "Rt", 4 0, L_0xb6e2f0;  1 drivers
o0x7f15be4f7798 .functor BUFZ 26, C4<zzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0xb6d230_0 .net "addr", 25 0, o0x7f15be4f7798;  0 drivers
v0xb6d2f0_0 .net "alu_control", 0 0, v0xb68e90_0;  1 drivers
v0xb6d3e0_0 .net "alu_src", 2 0, v0xb68f30_0;  1 drivers
v0xb6d4d0_0 .net "branchE", 0 0, v0xb69020_0;  1 drivers
v0xb6d600_0 .net "branchNE", 0 0, v0xb690e0_0;  1 drivers
v0xb6d6f0_0 .net "imm", 15 0, L_0xb6e390;  1 drivers
o0x7f15be4f77c8 .functor BUFZ 1, C4<z>; HiZ drive
v0xb6d800_0 .net "instructionType", 0 0, o0x7f15be4f77c8;  0 drivers
v0xb6d8a0_0 .net "jump", 0 0, v0xb691f0_0;  1 drivers
v0xb6d990_0 .net "jumpLink", 0 0, v0xb692b0_0;  1 drivers
v0xb6da80_0 .net "memToReg", 0 0, v0xb69370_0;  1 drivers
v0xb6db70_0 .net "mem_write", 0 0, v0xb69430_0;  1 drivers
v0xb6dc60_0 .net "regDst", 0 0, v0xb69580_0;  1 drivers
v0xb6de10_0 .net "reg_write", 0 0, v0xb69640_0;  1 drivers
S_0xb67db0 .scope module, "instructionwrapper" "instructionwrapper" 3 17, 4 6 0, S_0xb29530;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "Instructions"
    .port_info 1 /INPUT 1 "instructionType"
    .port_info 2 /OUTPUT 5 "Rs"
    .port_info 3 /OUTPUT 5 "Rd"
    .port_info 4 /OUTPUT 5 "Rt"
    .port_info 5 /OUTPUT 16 "imm"
    .port_info 6 /OUTPUT 6 "Op"
    .port_info 7 /OUTPUT 26 "addr"
    .port_info 8 /OUTPUT 3 "alu_src"
    .port_info 9 /OUTPUT 1 "jump"
    .port_info 10 /OUTPUT 1 "jumpLink"
    .port_info 11 /OUTPUT 1 "branchE"
    .port_info 12 /OUTPUT 1 "branchNE"
    .port_info 13 /OUTPUT 1 "mem_write"
    .port_info 14 /OUTPUT 1 "alu_control"
    .port_info 15 /OUTPUT 1 "reg_write"
    .port_info 16 /OUTPUT 1 "regDst"
    .port_info 17 /OUTPUT 1 "memToReg"
v0xb698c0_0 .net "Instructions", 31 0, v0xb6cdc0_0;  1 drivers
v0xb699a0_0 .net "Op", 5 0, L_0xb6e090;  alias, 1 drivers
v0xb69a40_0 .net "Rd", 4 0, o0x7f15be4f7768;  alias, 0 drivers
v0xb69b00_0 .net "Rs", 4 0, L_0xb6e1c0;  alias, 1 drivers
v0xb69bf0_0 .net "Rt", 4 0, L_0xb6e2f0;  alias, 1 drivers
v0xb69ce0_0 .net "addr", 25 0, o0x7f15be4f7798;  alias, 0 drivers
v0xb69da0_0 .net "alu_control", 0 0, v0xb68e90_0;  alias, 1 drivers
v0xb69e70_0 .net "alu_src", 2 0, v0xb68f30_0;  alias, 1 drivers
v0xb69f40_0 .net "branchE", 0 0, v0xb69020_0;  alias, 1 drivers
v0xb6a0a0_0 .net "branchNE", 0 0, v0xb690e0_0;  alias, 1 drivers
v0xb6a170_0 .net "imm", 15 0, L_0xb6e390;  alias, 1 drivers
v0xb6a240_0 .net "instructionType", 0 0, o0x7f15be4f77c8;  alias, 0 drivers
v0xb6a2e0_0 .net "jump", 0 0, v0xb691f0_0;  alias, 1 drivers
v0xb6a3b0_0 .net "jumpLink", 0 0, v0xb692b0_0;  alias, 1 drivers
v0xb6a480_0 .net "memToReg", 0 0, v0xb69370_0;  alias, 1 drivers
v0xb6a550_0 .net "mem_write", 0 0, v0xb69430_0;  alias, 1 drivers
v0xb6a620_0 .net "regDst", 0 0, v0xb69580_0;  alias, 1 drivers
v0xb6a7d0_0 .net "reg_write", 0 0, v0xb69640_0;  alias, 1 drivers
S_0xb68200 .scope module, "instructionReadIType" "instructionReadIType" 4 22, 5 3 0, S_0xb67db0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "Instruction"
    .port_info 1 /OUTPUT 16 "imm"
    .port_info 2 /OUTPUT 6 "Op"
    .port_info 3 /OUTPUT 5 "Rs"
    .port_info 4 /OUTPUT 5 "Rt"
v0xb68470_0 .net "Instruction", 31 0, v0xb6cdc0_0;  alias, 1 drivers
v0xb68570_0 .net "Op", 5 0, L_0xb6e090;  alias, 1 drivers
v0xb68650_0 .net "Rs", 4 0, L_0xb6e1c0;  alias, 1 drivers
v0xb68740_0 .net "Rt", 4 0, L_0xb6e2f0;  alias, 1 drivers
v0xb68820_0 .net "imm", 15 0, L_0xb6e390;  alias, 1 drivers
L_0xb6e090 .part v0xb6cdc0_0, 26, 6;
L_0xb6e1c0 .part v0xb6cdc0_0, 21, 5;
L_0xb6e2f0 .part v0xb6cdc0_0, 16, 5;
L_0xb6e390 .part v0xb6cdc0_0, 0, 16;
S_0xb689f0 .scope module, "instructiondecode" "instructiondecode" 4 59, 6 33 0, S_0xb67db0;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "Op"
    .port_info 1 /OUTPUT 3 "alu_src"
    .port_info 2 /OUTPUT 1 "jump"
    .port_info 3 /OUTPUT 1 "jumpLink"
    .port_info 4 /OUTPUT 1 "branchE"
    .port_info 5 /OUTPUT 1 "branchNE"
    .port_info 6 /OUTPUT 1 "mem_write"
    .port_info 7 /OUTPUT 1 "alu_control"
    .port_info 8 /OUTPUT 1 "reg_write"
    .port_info 9 /OUTPUT 1 "regDst"
    .port_info 10 /OUTPUT 1 "memToReg"
v0xb68db0_0 .net "Op", 5 0, L_0xb6e090;  alias, 1 drivers
v0xb68e90_0 .var "alu_control", 0 0;
v0xb68f30_0 .var "alu_src", 2 0;
v0xb69020_0 .var "branchE", 0 0;
v0xb690e0_0 .var "branchNE", 0 0;
v0xb691f0_0 .var "jump", 0 0;
v0xb692b0_0 .var "jumpLink", 0 0;
v0xb69370_0 .var "memToReg", 0 0;
v0xb69430_0 .var "mem_write", 0 0;
v0xb69580_0 .var "regDst", 0 0;
v0xb69640_0 .var "reg_write", 0 0;
E_0xb68d50 .event edge, v0xb68570_0;
S_0xb6aa30 .scope task, "testValuesA" "testValuesA" 3 38, 3 38 0, S_0xb29530;
 .timescale -9 -12;
v0xb6abb0_0 .var "Op", 5 0;
v0xb6ac50_0 .var "exp_Op", 5 0;
TD_instructionwrapperTest.testValuesA ;
    %load/vec4 v0xb6abb0_0;
    %load/vec4 v0xb6ac50_0;
    %cmp/e;
    %jmp/0xz  T_0.0, 4;
    %vpi_call 3 42 "$display", "Correct OP code" {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 3 45 "$display", "Incorrect OP code:" {0 0 0};
    %vpi_call 3 46 "$display", v0xb6abb0_0 {0 0 0};
T_0.1 ;
    %end;
S_0xb6acf0 .scope task, "testValuesB" "testValuesB" 3 51, 3 51 0, S_0xb29530;
 .timescale -9 -12;
v0xb6aef0_0 .var "Rd", 4 0;
v0xb6afd0_0 .var "Rs", 4 0;
v0xb6b0b0_0 .var "Rt", 4 0;
v0xb6b1a0_0 .var "exp_imm", 15 0;
v0xb6b280_0 .var "exp_rd", 4 0;
v0xb6b3b0_0 .var "exp_rs", 4 0;
v0xb6b490_0 .var "exp_rt", 4 0;
v0xb6b570_0 .var "imm", 15 0;
TD_instructionwrapperTest.testValuesB ;
    %load/vec4 v0xb6afd0_0;
    %load/vec4 v0xb6b3b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xb6b0b0_0;
    %load/vec4 v0xb6b490_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0xb6aef0_0;
    %load/vec4 v0xb6b280_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0xb6b570_0;
    %load/vec4 v0xb6b1a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %vpi_call 3 56 "$display", "Correct RS, RT, imm, and RD" {0 0 0};
    %jmp T_1.3;
T_1.2 ;
    %vpi_call 3 59 "$display", "Incorrect RS, RT, imm and RD:" {0 0 0};
    %vpi_call 3 60 "$display", v0xb6afd0_0 {0 0 0};
    %vpi_call 3 61 "$display", v0xb6b0b0_0 {0 0 0};
    %vpi_call 3 62 "$display", v0xb6b570_0 {0 0 0};
    %vpi_call 3 63 "$display", v0xb6aef0_0 {0 0 0};
T_1.3 ;
    %end;
S_0xb6b650 .scope task, "testValuesC" "testValuesC" 3 67, 3 67 0, S_0xb29530;
 .timescale -9 -12;
v0xb6b820_0 .var "addr", 25 0;
v0xb6b920_0 .var "alu_src", 0 0;
v0xb6b9e0_0 .var "exp_addr", 25 0;
v0xb6baa0_0 .var "exp_alu_src", 0 0;
v0xb6bb60_0 .var "exp_jump", 0 0;
v0xb6bc70_0 .var "exp_jumpLink", 0 0;
v0xb6bd30_0 .var "jump", 0 0;
v0xb6bdf0_0 .var "jumpLink", 0 0;
TD_instructionwrapperTest.testValuesC ;
    %load/vec4 v0xb6b820_0;
    %load/vec4 v0xb6b9e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xb6b920_0;
    %load/vec4 v0xb6baa0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0xb6bd30_0;
    %load/vec4 v0xb6bb60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0xb6bdf0_0;
    %load/vec4 v0xb6bc70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %vpi_call 3 72 "$display", "Correct addr, alu_src, jump, jumpLink " {0 0 0};
    %jmp T_2.5;
T_2.4 ;
    %vpi_call 3 75 "$display", "Incorrect addr, alu_src, jump, jumpLink:" {0 0 0};
    %vpi_call 3 76 "$display", v0xb6b820_0 {0 0 0};
    %vpi_call 3 77 "$display", v0xb6b920_0 {0 0 0};
    %vpi_call 3 78 "$display", v0xb6bd30_0 {0 0 0};
    %vpi_call 3 79 "$display", v0xb6bdf0_0 {0 0 0};
T_2.5 ;
    %end;
S_0xb6beb0 .scope task, "testValuesD" "testValuesD" 3 84, 3 84 0, S_0xb29530;
 .timescale -9 -12;
v0xb6c0d0_0 .var "alu_control", 0 0;
v0xb6c1b0_0 .var "branchE", 0 0;
v0xb6c270_0 .var "branchNE", 0 0;
v0xb6c310_0 .var "exp_alu_control", 0 0;
v0xb6c3d0_0 .var "exp_branchE", 0 0;
v0xb6c4e0_0 .var "exp_branchNE", 0 0;
v0xb6c5a0_0 .var "exp_mem_write", 0 0;
v0xb6c660_0 .var "mem_write", 0 0;
TD_instructionwrapperTest.testValuesD ;
    %load/vec4 v0xb6c1b0_0;
    %load/vec4 v0xb6c3d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xb6c270_0;
    %load/vec4 v0xb6c4e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0xb6c660_0;
    %load/vec4 v0xb6c5a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0xb6c0d0_0;
    %load/vec4 v0xb6c310_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %vpi_call 3 88 "$display", "Correct branchE, branchNE, mem_write, alu_control  " {0 0 0};
    %jmp T_3.7;
T_3.6 ;
    %vpi_call 3 91 "$display", "IncorrectbranchE, branchNE, mem_write, alu_control" {0 0 0};
    %vpi_call 3 92 "$display", v0xb6c1b0_0 {0 0 0};
    %vpi_call 3 93 "$display", v0xb6c270_0 {0 0 0};
    %vpi_call 3 94 "$display", v0xb6c660_0 {0 0 0};
    %vpi_call 3 95 "$display", v0xb6c0d0_0 {0 0 0};
T_3.7 ;
    %end;
S_0xb6c720 .scope task, "testValuesE" "testValuesE" 3 100, 3 100 0, S_0xb29530;
 .timescale -9 -12;
v0xb6c8f0_0 .var "exp_memToReg", 0 0;
v0xb6c9d0_0 .var "exp_regDst", 0 0;
v0xb6ca90_0 .var "exp_reg_write", 0 0;
v0xb6cb30_0 .var "memToReg", 0 0;
v0xb6cbf0_0 .var "regDst", 0 0;
v0xb6cd00_0 .var "reg_write", 0 0;
TD_instructionwrapperTest.testValuesE ;
    %load/vec4 v0xb6cd00_0;
    %load/vec4 v0xb6ca90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xb6cbf0_0;
    %load/vec4 v0xb6c9d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0xb6cb30_0;
    %load/vec4 v0xb6c8f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %vpi_call 3 104 "$display", "Correct reg_write, regDst, memToReg  " {0 0 0};
    %jmp T_4.9;
T_4.8 ;
    %vpi_call 3 107 "$display", "Incorrect reg_write, regDst, memToReg" {0 0 0};
    %vpi_call 3 108 "$display", v0xb6cd00_0 {0 0 0};
    %vpi_call 3 109 "$display", v0xb6cbf0_0 {0 0 0};
    %vpi_call 3 110 "$display", v0xb6cb30_0 {0 0 0};
T_4.9 ;
    %end;
    .scope S_0xb689f0;
T_5 ;
    %wait E_0xb68d50;
    %load/vec4 v0xb68db0_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %jmp T_5.11;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb691f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb69020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb692b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb690e0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0xb68f30_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb68e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb69640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb69430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb69370_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb69580_0, 0, 1;
    %jmp T_5.11;
T_5.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb691f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb69020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb692b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb690e0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0xb68f30_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb68e90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb69640_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb69430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb69370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb69580_0, 0, 1;
    %jmp T_5.11;
T_5.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb691f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb69020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb692b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb690e0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0xb68f30_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb68e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb69640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb69430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb69370_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb69580_0, 0, 1;
    %jmp T_5.11;
T_5.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb691f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb69020_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb692b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb690e0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0xb68f30_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb68e90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb69640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb69430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb69370_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb69580_0, 0, 1;
    %jmp T_5.11;
T_5.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb691f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb69020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb692b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb690e0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0xb68f30_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb68e90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb69640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb69430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb69370_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb69580_0, 0, 1;
    %jmp T_5.11;
T_5.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb691f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb69020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb692b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb690e0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0xb68f30_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb68e90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb69640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb69430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb69370_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb69580_0, 0, 1;
    %jmp T_5.11;
T_5.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb691f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb69020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb692b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb690e0_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0xb68f30_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb68e90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb69640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb69430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb69370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb69580_0, 0, 1;
    %jmp T_5.11;
T_5.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb691f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb69020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb692b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb690e0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0xb68f30_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb68e90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb69640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb69430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb69370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb69580_0, 0, 1;
    %jmp T_5.11;
T_5.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb691f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb69020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb692b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb690e0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0xb68f30_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb68e90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb69640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb69430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb69370_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb69580_0, 0, 1;
    %jmp T_5.11;
T_5.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb691f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb69020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb692b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb690e0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0xb68f30_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb68e90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb69640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb69430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb69370_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb69580_0, 0, 1;
    %jmp T_5.11;
T_5.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb691f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb69020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb692b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb690e0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0xb68f30_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb68e90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb69640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb69430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb69370_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb69580_0, 0, 1;
    %jmp T_5.11;
T_5.11 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0xb29530;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xb6cdc0_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0xb6ac50_0, 0, 6;
    %load/vec4 v0xb6cef0_0;
    %store/vec4 v0xb6abb0_0, 0, 6;
    %fork TD_instructionwrapperTest.testValuesA, S_0xb6aa30;
    %join;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0xb6b3b0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0xb6b490_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0xb6b280_0, 0, 5;
    %load/vec4 v0xb6d050_0;
    %store/vec4 v0xb6afd0_0, 0, 5;
    %load/vec4 v0xb6d0f0_0;
    %store/vec4 v0xb6b0b0_0, 0, 5;
    %load/vec4 v0xb6cfb0_0;
    %store/vec4 v0xb6aef0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0xb6b1a0_0, 0, 16;
    %load/vec4 v0xb6d6f0_0;
    %store/vec4 v0xb6b570_0, 0, 16;
    %fork TD_instructionwrapperTest.testValuesB, S_0xb6acf0;
    %join;
    %pushi/vec4 0, 0, 26;
    %store/vec4 v0xb6b9e0_0, 0, 26;
    %load/vec4 v0xb6d230_0;
    %store/vec4 v0xb6b820_0, 0, 26;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb6bd30_0, 0, 1;
    %load/vec4 v0xb6d8a0_0;
    %store/vec4 v0xb6bdf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb6bb60_0, 0, 1;
    %load/vec4 v0xb6d990_0;
    %store/vec4 v0xb6bc70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb6b920_0, 0, 1;
    %load/vec4 v0xb6d3e0_0;
    %pad/u 1;
    %store/vec4 v0xb6baa0_0, 0, 1;
    %fork TD_instructionwrapperTest.testValuesC, S_0xb6b650;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb6c1b0_0, 0, 1;
    %load/vec4 v0xb6d4d0_0;
    %store/vec4 v0xb6c270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb6c660_0, 0, 1;
    %load/vec4 v0xb6d600_0;
    %store/vec4 v0xb6c0d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb6c3d0_0, 0, 1;
    %load/vec4 v0xb6db70_0;
    %store/vec4 v0xb6c4e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb6c5a0_0, 0, 1;
    %load/vec4 v0xb6d2f0_0;
    %store/vec4 v0xb6c310_0, 0, 1;
    %fork TD_instructionwrapperTest.testValuesD, S_0xb6beb0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb6cd00_0, 0, 1;
    %load/vec4 v0xb6de10_0;
    %store/vec4 v0xb6cbf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb6cb30_0, 0, 1;
    %load/vec4 v0xb6dc60_0;
    %store/vec4 v0xb6ca90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb6c9d0_0, 0, 1;
    %load/vec4 v0xb6da80_0;
    %store/vec4 v0xb6c8f0_0, 0, 1;
    %fork TD_instructionwrapperTest.testValuesE, S_0xb6c720;
    %join;
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "./instructionReadJType.v";
    "instructionwrapper.t.v";
    "./instructionwrapper.v";
    "./instructionReadIType.v";
    "./instructiondecode.v";
