vcs \\
-full64 \\
-sverilog \\
-timescale=${VCS_TIMESCALE} \\
-lca \\
-debug_access+all \\
-t ps \\
-licqueue \\
${VCS_WORK_LIB_NAME}.${SIM_TOP_MODULE} ${VCS_WORK_LIB_NAME}.glbl ${VCS_WORK_LIB_NAME}.vcs_dump -o ./simv