#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Sep 16 16:43:59 2023
# Process ID: 6680
# Current directory: F:/project/seg_dynamic/vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2248 F:\project\seg_dynamic\vivado\seg_dynamic.xpr
# Log file: F:/project/seg_dynamic/vivado/vivado.log
# Journal file: F:/project/seg_dynamic/vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/project/seg_dynamic/vivado/seg_dynamic.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 10
[Sat Sep 16 17:28:44 2023] Launched synth_1...
Run output will be captured here: F:/project/seg_dynamic/vivado/seg_dynamic.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/project/seg_dynamic/vivado/seg_dynamic.runs/synth_1

launch_runs synth_1 -jobs 10
[Sat Sep 16 17:29:36 2023] Launched synth_1...
Run output will be captured here: F:/project/seg_dynamic/vivado/seg_dynamic.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
[Sat Sep 16 17:29:59 2023] Launched impl_1...
Run output will be captured here: F:/project/seg_dynamic/vivado/seg_dynamic.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1166.547 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1241.457 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1241.457 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1241.668 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 1420.734 ; gain = 492.797
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
set_property IOSTANDARD LVCMOS33 [get_ports [list {seg0_3[7]} {seg0_3[6]} {seg0_3[5]} {seg0_3[4]} {seg0_3[3]} {seg0_3[2]} {seg0_3[1]} {seg0_3[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {seg4_7[7]} {seg4_7[6]} {seg4_7[5]} {seg4_7[4]} {seg4_7[3]} {seg4_7[2]} {seg4_7[1]} {seg4_7[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {sel[7]} {sel[6]} {sel[5]} {sel[4]} {sel[3]} {sel[2]} {sel[1]} {sel[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list led]]
set_property IOSTANDARD LVCMOS33 [get_ports [list sys_clk]]
set_property IOSTANDARD LVCMOS33 [get_ports [list sys_rst]]
place_ports sys_clk P17
place_ports sys_rst R11
place_ports led K3
place_ports {sel[0]} G6
place_ports {sel[1]} E1
place_ports {sel[2]} F1
place_ports {sel[3]} G1
place_ports {sel[4]} H1
place_ports {sel[5]} C1
place_ports {sel[6]} C2
place_ports {sel[7]} G2
place_ports {seg0_3[0]} D5
place_ports {seg0_3[0]} B4
place_ports {seg0_3[1]} A4
place_ports {seg0_3[2]} A3
place_ports {seg0_3[3]} B1
place_ports {seg0_3[4]} A1
place_ports {seg0_3[5]} B3
place_ports {seg0_3[6]} B2
place_ports {seg0_3[7]} D5
place_ports {seg4_7[0]} D4
place_ports {seg4_7[1]} E3
place_ports {seg4_7[2]} D3
place_ports {seg4_7[3]} F4
place_ports {seg4_7[4]} F3
place_ports {seg4_7[5]} E2
place_ports {seg4_7[6]} D2
place_ports {seg4_7[7]} H2
close [ open F:/project/seg_dynamic/rtl/seg_dynamic.xdc w ]
add_files -fileset constrs_1 F:/project/seg_dynamic/rtl/seg_dynamic.xdc
set_property target_constrs_file F:/project/seg_dynamic/rtl/seg_dynamic.xdc [current_fileset -constrset]
save_constraints -force
reset_run synth_1
launch_runs synth_1 -jobs 10
[Sat Sep 16 17:41:07 2023] Launched synth_1...
Run output will be captured here: F:/project/seg_dynamic/vivado/seg_dynamic.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
[Sat Sep 16 17:42:00 2023] Launched impl_1...
Run output will be captured here: F:/project/seg_dynamic/vivado/seg_dynamic.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Sat Sep 16 17:43:12 2023] Launched impl_1...
Run output will be captured here: F:/project/seg_dynamic/vivado/seg_dynamic.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-13:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1989.676 ; gain = 3.531
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {F:/project/seg_dynamic/vivado/seg_dynamic.runs/impl_1/seg_dynatic.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/project/seg_dynamic/vivado/seg_dynamic.runs/impl_1/seg_dynatic.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
startgroup
set_property package_pin "" [get_ports [list  {seg0_3[0]}]]
place_ports {seg0_3[7]} B4
endgroup
startgroup
set_property package_pin "" [get_ports [list  {seg0_3[1]}]]
place_ports {seg0_3[6]} A4
endgroup
startgroup
set_property package_pin "" [get_ports [list  {seg0_3[2]}]]
place_ports {seg0_3[5]} A3
endgroup
startgroup
set_property package_pin "" [get_ports [list  {seg0_3[3]}]]
place_ports {seg0_3[4]} B1
endgroup
place_ports {seg0_3[3]} A1
place_ports {seg0_3[2]} B3
place_ports {seg0_3[1]} B2
place_ports {seg0_3[0]} D5
startgroup
set_property package_pin "" [get_ports [list  {seg4_7[0]}]]
place_ports {seg4_7[7]} D4
endgroup
startgroup
set_property package_pin "" [get_ports [list  {seg4_7[1]}]]
place_ports {seg4_7[6]} E3
endgroup
startgroup
set_property package_pin "" [get_ports [list  {seg4_7[2]}]]
place_ports {seg4_7[5]} D3
endgroup
startgroup
set_property package_pin "" [get_ports [list  {seg4_7[3]}]]
place_ports {seg4_7[4]} F4
endgroup
place_ports {seg4_7[3]} F3
place_ports {seg4_7[2]} E2
place_ports {seg4_7[1]} D2
place_ports {seg4_7[0]} H2
save_constraints -force
ERROR: [Common 17-53] User Exception: A file was added to constraint set constrs_1 after the  implementation design was open. Doing "Save Constraints" will overwrite these files. Use "Save Constraints As" to avoid losing any data on disk.
save_constraints_as constrs_2
set_property constrset constrs_2 [get_runs synth_1]
set_property constrset constrs_2 [get_runs impl_1]
reset_run synth_1
launch_runs synth_1 -jobs 10
[Sat Sep 16 17:48:39 2023] Launched synth_1...
Run output will be captured here: F:/project/seg_dynamic/vivado/seg_dynamic.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
[Sat Sep 16 17:49:13 2023] Launched impl_1...
Run output will be captured here: F:/project/seg_dynamic/vivado/seg_dynamic.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Sat Sep 16 17:50:14 2023] Launched impl_1...
Run output will be captured here: F:/project/seg_dynamic/vivado/seg_dynamic.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-13:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3253.469 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {F:/project/seg_dynamic/vivado/seg_dynamic.runs/impl_1/seg_dynatic.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/project/seg_dynamic/vivado/seg_dynamic.runs/impl_1/seg_dynatic.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
close_design
close_project
****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source F:/project/seg_dynamic/vivado/seg_dynamic.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Sep 16 17:55:52 2023...
open_project F:/project/seg_static/vivado/seg_static.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
close_project
open_project F:/project/seg_dynamic/vivado/seg_dynamic.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 10
[Sat Sep 16 17:57:18 2023] Launched synth_1...
Run output will be captured here: F:/project/seg_dynamic/vivado/seg_dynamic.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
[Sat Sep 16 17:57:53 2023] Launched impl_1...
Run output will be captured here: F:/project/seg_dynamic/vivado/seg_dynamic.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Sat Sep 16 17:58:42 2023] Launched impl_1...
Run output will be captured here: F:/project/seg_dynamic/vivado/seg_dynamic.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-13:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3267.422 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {F:/project/seg_dynamic/vivado/seg_dynamic.runs/impl_1/seg_dynatic.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/project/seg_dynamic/vivado/seg_dynamic.runs/impl_1/seg_dynatic.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3267.422 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 3359.469 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 3359.469 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3359.469 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run synth_1
launch_runs synth_1 -jobs 10
[Sat Sep 16 18:02:38 2023] Launched synth_1...
Run output will be captured here: F:/project/seg_dynamic/vivado/seg_dynamic.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
[Sat Sep 16 18:04:17 2023] Launched impl_1...
Run output will be captured here: F:/project/seg_dynamic/vivado/seg_dynamic.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Sat Sep 16 18:05:19 2023] Launched impl_1...
Run output will be captured here: F:/project/seg_dynamic/vivado/seg_dynamic.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-13:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3523.609 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {F:/project/seg_dynamic/vivado/seg_dynamic.runs/impl_1/seg_dynatic.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/project/seg_dynamic/vivado/seg_dynamic.runs/impl_1/seg_dynatic.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
undo
INFO: [Common 17-17] undo 'set_property PROGRAM.FILE {F:/project/seg_dynamic/vivado/seg_dynamic.runs/impl_1/seg_dynatic.bit} [get_hw_devices xc7a35t_0]'
close_hw_manager
exit
INFO: [Common 17-206] Exiting Vivado at Sat Sep 16 18:08:09 2023...
