Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Wed Apr  5 13:24:34 2017
| Host         : brian-Linux-16-04 running 64-bit Ubuntu 16.04.2 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file modulator_wrapper_timing_summary_routed.rpt -rpx modulator_wrapper_timing_summary_routed.rpx
| Design       : modulator_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.687        0.000                      0                  221        0.158        0.000                      0                  221        4.500        0.000                       0                   104  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_p  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_p               3.687        0.000                      0                  221        0.158        0.000                      0                  221        4.500        0.000                       0                   104  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_p
  To Clock:  clk_p

Setup :            0  Failing Endpoints,  Worst Slack        3.687ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.687ns  (required time - arrival time)
  Source:                 pwmmodulator/pwmmodule/count_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmmodulator/pwmmodule/state_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_p rise@10.000ns - clk_p rise@0.000ns)
  Data Path Delay:        6.286ns  (logic 3.158ns (50.237%)  route 3.128ns (49.763%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.157ns = ( 15.157 - 10.000 ) 
    Source Clock Delay      (SCD):    5.614ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.852     5.614    pwmmodulator/pwmmodule/clk_p_IBUF_BUFG
    SLICE_X107Y78        FDRE                                         r  pwmmodulator/pwmmodule/count_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y78        FDRE (Prop_fdre_C_Q)         0.456     6.070 r  pwmmodulator/pwmmodule/count_r_reg[2]/Q
                         net (fo=1, routed)           0.480     6.551    pwmmodulator/pwmmodule/count_r[2]
    SLICE_X107Y78        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.764     7.315 r  pwmmodulator/pwmmodule/count_r0_carry/O[3]
                         net (fo=5, routed)           1.076     8.390    pwmmodulator/pwmmodule/count_r0_carry_n_4
    SLICE_X108Y79        LUT6 (Prop_lut6_I0_O)        0.306     8.696 r  pwmmodulator/pwmmodule/state_r1_carry_i_3/O
                         net (fo=1, routed)           0.000     8.696    pwmmodulator/pwmmodule/state_r1_carry_i_3_n_0
    SLICE_X108Y79        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.229 r  pwmmodulator/pwmmodule/state_r1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.229    pwmmodulator/pwmmodule/state_r1_carry_n_0
    SLICE_X108Y80        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.483 r  pwmmodulator/pwmmodule/state_r1_carry__0/CO[0]
                         net (fo=1, routed)           0.806    10.289    pwmmodulator/pwmmodule/state_r11_in
    SLICE_X110Y80        LUT2 (Prop_lut2_I1_O)        0.395    10.684 f  pwmmodulator/pwmmodule/state_r[1]_i_11/O
                         net (fo=1, routed)           0.303    10.987    pwmmodulator/pwmmodule/freq_ce/state_r_reg[0]_1
    SLICE_X110Y79        LUT6 (Prop_lut6_I0_O)        0.326    11.313 r  pwmmodulator/pwmmodule/freq_ce/state_r[1]_i_5/O
                         net (fo=2, routed)           0.463    11.777    pwmmodulator/pwmmodule/freq_ce_n_2
    SLICE_X106Y80        LUT6 (Prop_lut6_I4_O)        0.124    11.901 r  pwmmodulator/pwmmodule/state_r[1]_i_1/O
                         net (fo=1, routed)           0.000    11.901    pwmmodulator/pwmmodule/state_r[1]_i_1_n_0
    SLICE_X106Y80        FDRE                                         r  pwmmodulator/pwmmodule/state_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.675    15.157    pwmmodulator/pwmmodule/clk_p_IBUF_BUFG
    SLICE_X106Y80        FDRE                                         r  pwmmodulator/pwmmodule/state_r_reg[1]/C
                         clock pessimism              0.435    15.592    
                         clock uncertainty           -0.035    15.557    
    SLICE_X106Y80        FDRE (Setup_fdre_C_D)        0.031    15.588    pwmmodulator/pwmmodule/state_r_reg[1]
  -------------------------------------------------------------------
                         required time                         15.588    
                         arrival time                         -11.901    
  -------------------------------------------------------------------
                         slack                                  3.687    

Slack (MET) :             3.688ns  (required time - arrival time)
  Source:                 pwmmodulator/pwmmodule/count_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmmodulator/pwmmodule/state_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_p rise@10.000ns - clk_p rise@0.000ns)
  Data Path Delay:        6.286ns  (logic 3.158ns (50.238%)  route 3.128ns (49.762%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.157ns = ( 15.157 - 10.000 ) 
    Source Clock Delay      (SCD):    5.614ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.852     5.614    pwmmodulator/pwmmodule/clk_p_IBUF_BUFG
    SLICE_X107Y78        FDRE                                         r  pwmmodulator/pwmmodule/count_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y78        FDRE (Prop_fdre_C_Q)         0.456     6.070 r  pwmmodulator/pwmmodule/count_r_reg[2]/Q
                         net (fo=1, routed)           0.480     6.551    pwmmodulator/pwmmodule/count_r[2]
    SLICE_X107Y78        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.764     7.315 r  pwmmodulator/pwmmodule/count_r0_carry/O[3]
                         net (fo=5, routed)           1.076     8.390    pwmmodulator/pwmmodule/count_r0_carry_n_4
    SLICE_X108Y79        LUT6 (Prop_lut6_I0_O)        0.306     8.696 r  pwmmodulator/pwmmodule/state_r1_carry_i_3/O
                         net (fo=1, routed)           0.000     8.696    pwmmodulator/pwmmodule/state_r1_carry_i_3_n_0
    SLICE_X108Y79        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.229 r  pwmmodulator/pwmmodule/state_r1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.229    pwmmodulator/pwmmodule/state_r1_carry_n_0
    SLICE_X108Y80        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.483 r  pwmmodulator/pwmmodule/state_r1_carry__0/CO[0]
                         net (fo=1, routed)           0.806    10.289    pwmmodulator/pwmmodule/state_r11_in
    SLICE_X110Y80        LUT2 (Prop_lut2_I1_O)        0.395    10.684 f  pwmmodulator/pwmmodule/state_r[1]_i_11/O
                         net (fo=1, routed)           0.303    10.987    pwmmodulator/pwmmodule/freq_ce/state_r_reg[0]_1
    SLICE_X110Y79        LUT6 (Prop_lut6_I0_O)        0.326    11.313 r  pwmmodulator/pwmmodule/freq_ce/state_r[1]_i_5/O
                         net (fo=2, routed)           0.463    11.776    pwmmodulator/pwmmodule/freq_ce_n_2
    SLICE_X106Y80        LUT6 (Prop_lut6_I4_O)        0.124    11.900 r  pwmmodulator/pwmmodule/state_r[0]_i_1/O
                         net (fo=1, routed)           0.000    11.900    pwmmodulator/pwmmodule/state_r[0]_i_1_n_0
    SLICE_X106Y80        FDRE                                         r  pwmmodulator/pwmmodule/state_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.675    15.157    pwmmodulator/pwmmodule/clk_p_IBUF_BUFG
    SLICE_X106Y80        FDRE                                         r  pwmmodulator/pwmmodule/state_r_reg[0]/C
                         clock pessimism              0.435    15.592    
                         clock uncertainty           -0.035    15.557    
    SLICE_X106Y80        FDRE (Setup_fdre_C_D)        0.031    15.588    pwmmodulator/pwmmodule/state_r_reg[0]
  -------------------------------------------------------------------
                         required time                         15.588    
                         arrival time                         -11.900    
  -------------------------------------------------------------------
                         slack                                  3.688    

Slack (MET) :             4.465ns  (required time - arrival time)
  Source:                 pwmmodulator/pwmmodule/freq_ce/freq_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmmodulator/pwmmodule/freq_ce/freq_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_p rise@10.000ns - clk_p rise@0.000ns)
  Data Path Delay:        4.975ns  (logic 1.658ns (33.324%)  route 3.317ns (66.675%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.163ns = ( 15.163 - 10.000 ) 
    Source Clock Delay      (SCD):    5.621ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.859     5.621    pwmmodulator/pwmmodule/freq_ce/clk_p_IBUF_BUFG
    SLICE_X112Y67        FDRE                                         r  pwmmodulator/pwmmodule/freq_ce/freq_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y67        FDRE (Prop_fdre_C_Q)         0.518     6.139 f  pwmmodulator/pwmmodule/freq_ce/freq_cnt_reg[2]/Q
                         net (fo=4, routed)           1.144     7.284    pwmmodulator/pwmmodule/freq_ce/freq_cnt_reg[2]
    SLICE_X110Y69        LUT2 (Prop_lut2_I1_O)        0.124     7.408 r  pwmmodulator/pwmmodule/freq_ce/freq_trig0_carry_i_6/O
                         net (fo=1, routed)           0.000     7.408    pwmmodulator/pwmmodule/freq_ce/freq_trig0_carry_i_6_n_0
    SLICE_X110Y69        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.958 r  pwmmodulator/pwmmodule/freq_ce/freq_trig0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.958    pwmmodulator/pwmmodule/freq_ce/freq_trig0_carry_n_0
    SLICE_X110Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.072 r  pwmmodulator/pwmmodule/freq_ce/freq_trig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.072    pwmmodulator/pwmmodule/freq_ce/freq_trig0_carry__0_n_0
    SLICE_X110Y71        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.186 r  pwmmodulator/pwmmodule/freq_ce/freq_trig0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.186    pwmmodulator/pwmmodule/freq_ce/freq_trig0_carry__1_n_0
    SLICE_X110Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.300 r  pwmmodulator/pwmmodule/freq_ce/freq_trig0_carry__2/CO[3]
                         net (fo=1, routed)           0.944     9.244    pwmmodulator/pwmmodule/freq_ce/freq_trig0_carry__2_n_0
    SLICE_X111Y73        LUT3 (Prop_lut3_I0_O)        0.124     9.368 r  pwmmodulator/pwmmodule/freq_ce/freq_trig_i_1__0/O
                         net (fo=33, routed)          1.229    10.597    pwmmodulator/pwmmodule/freq_ce/freq_trig_i_1__0_n_0
    SLICE_X112Y67        FDRE                                         r  pwmmodulator/pwmmodule/freq_ce/freq_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.681    15.163    pwmmodulator/pwmmodule/freq_ce/clk_p_IBUF_BUFG
    SLICE_X112Y67        FDRE                                         r  pwmmodulator/pwmmodule/freq_ce/freq_cnt_reg[0]/C
                         clock pessimism              0.458    15.621    
                         clock uncertainty           -0.035    15.586    
    SLICE_X112Y67        FDRE (Setup_fdre_C_R)       -0.524    15.062    pwmmodulator/pwmmodule/freq_ce/freq_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                         -10.597    
  -------------------------------------------------------------------
                         slack                                  4.465    

Slack (MET) :             4.465ns  (required time - arrival time)
  Source:                 pwmmodulator/pwmmodule/freq_ce/freq_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmmodulator/pwmmodule/freq_ce/freq_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_p rise@10.000ns - clk_p rise@0.000ns)
  Data Path Delay:        4.975ns  (logic 1.658ns (33.324%)  route 3.317ns (66.675%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.163ns = ( 15.163 - 10.000 ) 
    Source Clock Delay      (SCD):    5.621ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.859     5.621    pwmmodulator/pwmmodule/freq_ce/clk_p_IBUF_BUFG
    SLICE_X112Y67        FDRE                                         r  pwmmodulator/pwmmodule/freq_ce/freq_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y67        FDRE (Prop_fdre_C_Q)         0.518     6.139 f  pwmmodulator/pwmmodule/freq_ce/freq_cnt_reg[2]/Q
                         net (fo=4, routed)           1.144     7.284    pwmmodulator/pwmmodule/freq_ce/freq_cnt_reg[2]
    SLICE_X110Y69        LUT2 (Prop_lut2_I1_O)        0.124     7.408 r  pwmmodulator/pwmmodule/freq_ce/freq_trig0_carry_i_6/O
                         net (fo=1, routed)           0.000     7.408    pwmmodulator/pwmmodule/freq_ce/freq_trig0_carry_i_6_n_0
    SLICE_X110Y69        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.958 r  pwmmodulator/pwmmodule/freq_ce/freq_trig0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.958    pwmmodulator/pwmmodule/freq_ce/freq_trig0_carry_n_0
    SLICE_X110Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.072 r  pwmmodulator/pwmmodule/freq_ce/freq_trig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.072    pwmmodulator/pwmmodule/freq_ce/freq_trig0_carry__0_n_0
    SLICE_X110Y71        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.186 r  pwmmodulator/pwmmodule/freq_ce/freq_trig0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.186    pwmmodulator/pwmmodule/freq_ce/freq_trig0_carry__1_n_0
    SLICE_X110Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.300 r  pwmmodulator/pwmmodule/freq_ce/freq_trig0_carry__2/CO[3]
                         net (fo=1, routed)           0.944     9.244    pwmmodulator/pwmmodule/freq_ce/freq_trig0_carry__2_n_0
    SLICE_X111Y73        LUT3 (Prop_lut3_I0_O)        0.124     9.368 r  pwmmodulator/pwmmodule/freq_ce/freq_trig_i_1__0/O
                         net (fo=33, routed)          1.229    10.597    pwmmodulator/pwmmodule/freq_ce/freq_trig_i_1__0_n_0
    SLICE_X112Y67        FDRE                                         r  pwmmodulator/pwmmodule/freq_ce/freq_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.681    15.163    pwmmodulator/pwmmodule/freq_ce/clk_p_IBUF_BUFG
    SLICE_X112Y67        FDRE                                         r  pwmmodulator/pwmmodule/freq_ce/freq_cnt_reg[1]/C
                         clock pessimism              0.458    15.621    
                         clock uncertainty           -0.035    15.586    
    SLICE_X112Y67        FDRE (Setup_fdre_C_R)       -0.524    15.062    pwmmodulator/pwmmodule/freq_ce/freq_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                         -10.597    
  -------------------------------------------------------------------
                         slack                                  4.465    

Slack (MET) :             4.465ns  (required time - arrival time)
  Source:                 pwmmodulator/pwmmodule/freq_ce/freq_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmmodulator/pwmmodule/freq_ce/freq_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_p rise@10.000ns - clk_p rise@0.000ns)
  Data Path Delay:        4.975ns  (logic 1.658ns (33.324%)  route 3.317ns (66.675%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.163ns = ( 15.163 - 10.000 ) 
    Source Clock Delay      (SCD):    5.621ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.859     5.621    pwmmodulator/pwmmodule/freq_ce/clk_p_IBUF_BUFG
    SLICE_X112Y67        FDRE                                         r  pwmmodulator/pwmmodule/freq_ce/freq_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y67        FDRE (Prop_fdre_C_Q)         0.518     6.139 f  pwmmodulator/pwmmodule/freq_ce/freq_cnt_reg[2]/Q
                         net (fo=4, routed)           1.144     7.284    pwmmodulator/pwmmodule/freq_ce/freq_cnt_reg[2]
    SLICE_X110Y69        LUT2 (Prop_lut2_I1_O)        0.124     7.408 r  pwmmodulator/pwmmodule/freq_ce/freq_trig0_carry_i_6/O
                         net (fo=1, routed)           0.000     7.408    pwmmodulator/pwmmodule/freq_ce/freq_trig0_carry_i_6_n_0
    SLICE_X110Y69        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.958 r  pwmmodulator/pwmmodule/freq_ce/freq_trig0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.958    pwmmodulator/pwmmodule/freq_ce/freq_trig0_carry_n_0
    SLICE_X110Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.072 r  pwmmodulator/pwmmodule/freq_ce/freq_trig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.072    pwmmodulator/pwmmodule/freq_ce/freq_trig0_carry__0_n_0
    SLICE_X110Y71        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.186 r  pwmmodulator/pwmmodule/freq_ce/freq_trig0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.186    pwmmodulator/pwmmodule/freq_ce/freq_trig0_carry__1_n_0
    SLICE_X110Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.300 r  pwmmodulator/pwmmodule/freq_ce/freq_trig0_carry__2/CO[3]
                         net (fo=1, routed)           0.944     9.244    pwmmodulator/pwmmodule/freq_ce/freq_trig0_carry__2_n_0
    SLICE_X111Y73        LUT3 (Prop_lut3_I0_O)        0.124     9.368 r  pwmmodulator/pwmmodule/freq_ce/freq_trig_i_1__0/O
                         net (fo=33, routed)          1.229    10.597    pwmmodulator/pwmmodule/freq_ce/freq_trig_i_1__0_n_0
    SLICE_X112Y67        FDRE                                         r  pwmmodulator/pwmmodule/freq_ce/freq_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.681    15.163    pwmmodulator/pwmmodule/freq_ce/clk_p_IBUF_BUFG
    SLICE_X112Y67        FDRE                                         r  pwmmodulator/pwmmodule/freq_ce/freq_cnt_reg[2]/C
                         clock pessimism              0.458    15.621    
                         clock uncertainty           -0.035    15.586    
    SLICE_X112Y67        FDRE (Setup_fdre_C_R)       -0.524    15.062    pwmmodulator/pwmmodule/freq_ce/freq_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                         -10.597    
  -------------------------------------------------------------------
                         slack                                  4.465    

Slack (MET) :             4.465ns  (required time - arrival time)
  Source:                 pwmmodulator/pwmmodule/freq_ce/freq_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmmodulator/pwmmodule/freq_ce/freq_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_p rise@10.000ns - clk_p rise@0.000ns)
  Data Path Delay:        4.975ns  (logic 1.658ns (33.324%)  route 3.317ns (66.675%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.163ns = ( 15.163 - 10.000 ) 
    Source Clock Delay      (SCD):    5.621ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.859     5.621    pwmmodulator/pwmmodule/freq_ce/clk_p_IBUF_BUFG
    SLICE_X112Y67        FDRE                                         r  pwmmodulator/pwmmodule/freq_ce/freq_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y67        FDRE (Prop_fdre_C_Q)         0.518     6.139 f  pwmmodulator/pwmmodule/freq_ce/freq_cnt_reg[2]/Q
                         net (fo=4, routed)           1.144     7.284    pwmmodulator/pwmmodule/freq_ce/freq_cnt_reg[2]
    SLICE_X110Y69        LUT2 (Prop_lut2_I1_O)        0.124     7.408 r  pwmmodulator/pwmmodule/freq_ce/freq_trig0_carry_i_6/O
                         net (fo=1, routed)           0.000     7.408    pwmmodulator/pwmmodule/freq_ce/freq_trig0_carry_i_6_n_0
    SLICE_X110Y69        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.958 r  pwmmodulator/pwmmodule/freq_ce/freq_trig0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.958    pwmmodulator/pwmmodule/freq_ce/freq_trig0_carry_n_0
    SLICE_X110Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.072 r  pwmmodulator/pwmmodule/freq_ce/freq_trig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.072    pwmmodulator/pwmmodule/freq_ce/freq_trig0_carry__0_n_0
    SLICE_X110Y71        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.186 r  pwmmodulator/pwmmodule/freq_ce/freq_trig0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.186    pwmmodulator/pwmmodule/freq_ce/freq_trig0_carry__1_n_0
    SLICE_X110Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.300 r  pwmmodulator/pwmmodule/freq_ce/freq_trig0_carry__2/CO[3]
                         net (fo=1, routed)           0.944     9.244    pwmmodulator/pwmmodule/freq_ce/freq_trig0_carry__2_n_0
    SLICE_X111Y73        LUT3 (Prop_lut3_I0_O)        0.124     9.368 r  pwmmodulator/pwmmodule/freq_ce/freq_trig_i_1__0/O
                         net (fo=33, routed)          1.229    10.597    pwmmodulator/pwmmodule/freq_ce/freq_trig_i_1__0_n_0
    SLICE_X112Y67        FDRE                                         r  pwmmodulator/pwmmodule/freq_ce/freq_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.681    15.163    pwmmodulator/pwmmodule/freq_ce/clk_p_IBUF_BUFG
    SLICE_X112Y67        FDRE                                         r  pwmmodulator/pwmmodule/freq_ce/freq_cnt_reg[3]/C
                         clock pessimism              0.458    15.621    
                         clock uncertainty           -0.035    15.586    
    SLICE_X112Y67        FDRE (Setup_fdre_C_R)       -0.524    15.062    pwmmodulator/pwmmodule/freq_ce/freq_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                         -10.597    
  -------------------------------------------------------------------
                         slack                                  4.465    

Slack (MET) :             4.580ns  (required time - arrival time)
  Source:                 pwmmodulator/pwmmodule/freq_ce/freq_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmmodulator/pwmmodule/freq_ce/freq_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_p rise@10.000ns - clk_p rise@0.000ns)
  Data Path Delay:        4.834ns  (logic 1.658ns (34.296%)  route 3.176ns (65.704%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.161ns = ( 15.161 - 10.000 ) 
    Source Clock Delay      (SCD):    5.621ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.859     5.621    pwmmodulator/pwmmodule/freq_ce/clk_p_IBUF_BUFG
    SLICE_X112Y67        FDRE                                         r  pwmmodulator/pwmmodule/freq_ce/freq_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y67        FDRE (Prop_fdre_C_Q)         0.518     6.139 f  pwmmodulator/pwmmodule/freq_ce/freq_cnt_reg[2]/Q
                         net (fo=4, routed)           1.144     7.284    pwmmodulator/pwmmodule/freq_ce/freq_cnt_reg[2]
    SLICE_X110Y69        LUT2 (Prop_lut2_I1_O)        0.124     7.408 r  pwmmodulator/pwmmodule/freq_ce/freq_trig0_carry_i_6/O
                         net (fo=1, routed)           0.000     7.408    pwmmodulator/pwmmodule/freq_ce/freq_trig0_carry_i_6_n_0
    SLICE_X110Y69        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.958 r  pwmmodulator/pwmmodule/freq_ce/freq_trig0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.958    pwmmodulator/pwmmodule/freq_ce/freq_trig0_carry_n_0
    SLICE_X110Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.072 r  pwmmodulator/pwmmodule/freq_ce/freq_trig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.072    pwmmodulator/pwmmodule/freq_ce/freq_trig0_carry__0_n_0
    SLICE_X110Y71        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.186 r  pwmmodulator/pwmmodule/freq_ce/freq_trig0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.186    pwmmodulator/pwmmodule/freq_ce/freq_trig0_carry__1_n_0
    SLICE_X110Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.300 r  pwmmodulator/pwmmodule/freq_ce/freq_trig0_carry__2/CO[3]
                         net (fo=1, routed)           0.944     9.244    pwmmodulator/pwmmodule/freq_ce/freq_trig0_carry__2_n_0
    SLICE_X111Y73        LUT3 (Prop_lut3_I0_O)        0.124     9.368 r  pwmmodulator/pwmmodule/freq_ce/freq_trig_i_1__0/O
                         net (fo=33, routed)          1.088    10.456    pwmmodulator/pwmmodule/freq_ce/freq_trig_i_1__0_n_0
    SLICE_X112Y68        FDRE                                         r  pwmmodulator/pwmmodule/freq_ce/freq_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.679    15.161    pwmmodulator/pwmmodule/freq_ce/clk_p_IBUF_BUFG
    SLICE_X112Y68        FDRE                                         r  pwmmodulator/pwmmodule/freq_ce/freq_cnt_reg[4]/C
                         clock pessimism              0.434    15.595    
                         clock uncertainty           -0.035    15.560    
    SLICE_X112Y68        FDRE (Setup_fdre_C_R)       -0.524    15.036    pwmmodulator/pwmmodule/freq_ce/freq_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                         -10.456    
  -------------------------------------------------------------------
                         slack                                  4.580    

Slack (MET) :             4.580ns  (required time - arrival time)
  Source:                 pwmmodulator/pwmmodule/freq_ce/freq_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmmodulator/pwmmodule/freq_ce/freq_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_p rise@10.000ns - clk_p rise@0.000ns)
  Data Path Delay:        4.834ns  (logic 1.658ns (34.296%)  route 3.176ns (65.704%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.161ns = ( 15.161 - 10.000 ) 
    Source Clock Delay      (SCD):    5.621ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.859     5.621    pwmmodulator/pwmmodule/freq_ce/clk_p_IBUF_BUFG
    SLICE_X112Y67        FDRE                                         r  pwmmodulator/pwmmodule/freq_ce/freq_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y67        FDRE (Prop_fdre_C_Q)         0.518     6.139 f  pwmmodulator/pwmmodule/freq_ce/freq_cnt_reg[2]/Q
                         net (fo=4, routed)           1.144     7.284    pwmmodulator/pwmmodule/freq_ce/freq_cnt_reg[2]
    SLICE_X110Y69        LUT2 (Prop_lut2_I1_O)        0.124     7.408 r  pwmmodulator/pwmmodule/freq_ce/freq_trig0_carry_i_6/O
                         net (fo=1, routed)           0.000     7.408    pwmmodulator/pwmmodule/freq_ce/freq_trig0_carry_i_6_n_0
    SLICE_X110Y69        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.958 r  pwmmodulator/pwmmodule/freq_ce/freq_trig0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.958    pwmmodulator/pwmmodule/freq_ce/freq_trig0_carry_n_0
    SLICE_X110Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.072 r  pwmmodulator/pwmmodule/freq_ce/freq_trig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.072    pwmmodulator/pwmmodule/freq_ce/freq_trig0_carry__0_n_0
    SLICE_X110Y71        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.186 r  pwmmodulator/pwmmodule/freq_ce/freq_trig0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.186    pwmmodulator/pwmmodule/freq_ce/freq_trig0_carry__1_n_0
    SLICE_X110Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.300 r  pwmmodulator/pwmmodule/freq_ce/freq_trig0_carry__2/CO[3]
                         net (fo=1, routed)           0.944     9.244    pwmmodulator/pwmmodule/freq_ce/freq_trig0_carry__2_n_0
    SLICE_X111Y73        LUT3 (Prop_lut3_I0_O)        0.124     9.368 r  pwmmodulator/pwmmodule/freq_ce/freq_trig_i_1__0/O
                         net (fo=33, routed)          1.088    10.456    pwmmodulator/pwmmodule/freq_ce/freq_trig_i_1__0_n_0
    SLICE_X112Y68        FDRE                                         r  pwmmodulator/pwmmodule/freq_ce/freq_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.679    15.161    pwmmodulator/pwmmodule/freq_ce/clk_p_IBUF_BUFG
    SLICE_X112Y68        FDRE                                         r  pwmmodulator/pwmmodule/freq_ce/freq_cnt_reg[5]/C
                         clock pessimism              0.434    15.595    
                         clock uncertainty           -0.035    15.560    
    SLICE_X112Y68        FDRE (Setup_fdre_C_R)       -0.524    15.036    pwmmodulator/pwmmodule/freq_ce/freq_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                         -10.456    
  -------------------------------------------------------------------
                         slack                                  4.580    

Slack (MET) :             4.580ns  (required time - arrival time)
  Source:                 pwmmodulator/pwmmodule/freq_ce/freq_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmmodulator/pwmmodule/freq_ce/freq_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_p rise@10.000ns - clk_p rise@0.000ns)
  Data Path Delay:        4.834ns  (logic 1.658ns (34.296%)  route 3.176ns (65.704%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.161ns = ( 15.161 - 10.000 ) 
    Source Clock Delay      (SCD):    5.621ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.859     5.621    pwmmodulator/pwmmodule/freq_ce/clk_p_IBUF_BUFG
    SLICE_X112Y67        FDRE                                         r  pwmmodulator/pwmmodule/freq_ce/freq_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y67        FDRE (Prop_fdre_C_Q)         0.518     6.139 f  pwmmodulator/pwmmodule/freq_ce/freq_cnt_reg[2]/Q
                         net (fo=4, routed)           1.144     7.284    pwmmodulator/pwmmodule/freq_ce/freq_cnt_reg[2]
    SLICE_X110Y69        LUT2 (Prop_lut2_I1_O)        0.124     7.408 r  pwmmodulator/pwmmodule/freq_ce/freq_trig0_carry_i_6/O
                         net (fo=1, routed)           0.000     7.408    pwmmodulator/pwmmodule/freq_ce/freq_trig0_carry_i_6_n_0
    SLICE_X110Y69        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.958 r  pwmmodulator/pwmmodule/freq_ce/freq_trig0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.958    pwmmodulator/pwmmodule/freq_ce/freq_trig0_carry_n_0
    SLICE_X110Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.072 r  pwmmodulator/pwmmodule/freq_ce/freq_trig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.072    pwmmodulator/pwmmodule/freq_ce/freq_trig0_carry__0_n_0
    SLICE_X110Y71        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.186 r  pwmmodulator/pwmmodule/freq_ce/freq_trig0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.186    pwmmodulator/pwmmodule/freq_ce/freq_trig0_carry__1_n_0
    SLICE_X110Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.300 r  pwmmodulator/pwmmodule/freq_ce/freq_trig0_carry__2/CO[3]
                         net (fo=1, routed)           0.944     9.244    pwmmodulator/pwmmodule/freq_ce/freq_trig0_carry__2_n_0
    SLICE_X111Y73        LUT3 (Prop_lut3_I0_O)        0.124     9.368 r  pwmmodulator/pwmmodule/freq_ce/freq_trig_i_1__0/O
                         net (fo=33, routed)          1.088    10.456    pwmmodulator/pwmmodule/freq_ce/freq_trig_i_1__0_n_0
    SLICE_X112Y68        FDRE                                         r  pwmmodulator/pwmmodule/freq_ce/freq_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.679    15.161    pwmmodulator/pwmmodule/freq_ce/clk_p_IBUF_BUFG
    SLICE_X112Y68        FDRE                                         r  pwmmodulator/pwmmodule/freq_ce/freq_cnt_reg[6]/C
                         clock pessimism              0.434    15.595    
                         clock uncertainty           -0.035    15.560    
    SLICE_X112Y68        FDRE (Setup_fdre_C_R)       -0.524    15.036    pwmmodulator/pwmmodule/freq_ce/freq_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                         -10.456    
  -------------------------------------------------------------------
                         slack                                  4.580    

Slack (MET) :             4.580ns  (required time - arrival time)
  Source:                 pwmmodulator/pwmmodule/freq_ce/freq_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmmodulator/pwmmodule/freq_ce/freq_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_p rise@10.000ns - clk_p rise@0.000ns)
  Data Path Delay:        4.834ns  (logic 1.658ns (34.296%)  route 3.176ns (65.704%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.161ns = ( 15.161 - 10.000 ) 
    Source Clock Delay      (SCD):    5.621ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.859     5.621    pwmmodulator/pwmmodule/freq_ce/clk_p_IBUF_BUFG
    SLICE_X112Y67        FDRE                                         r  pwmmodulator/pwmmodule/freq_ce/freq_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y67        FDRE (Prop_fdre_C_Q)         0.518     6.139 f  pwmmodulator/pwmmodule/freq_ce/freq_cnt_reg[2]/Q
                         net (fo=4, routed)           1.144     7.284    pwmmodulator/pwmmodule/freq_ce/freq_cnt_reg[2]
    SLICE_X110Y69        LUT2 (Prop_lut2_I1_O)        0.124     7.408 r  pwmmodulator/pwmmodule/freq_ce/freq_trig0_carry_i_6/O
                         net (fo=1, routed)           0.000     7.408    pwmmodulator/pwmmodule/freq_ce/freq_trig0_carry_i_6_n_0
    SLICE_X110Y69        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.958 r  pwmmodulator/pwmmodule/freq_ce/freq_trig0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.958    pwmmodulator/pwmmodule/freq_ce/freq_trig0_carry_n_0
    SLICE_X110Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.072 r  pwmmodulator/pwmmodule/freq_ce/freq_trig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.072    pwmmodulator/pwmmodule/freq_ce/freq_trig0_carry__0_n_0
    SLICE_X110Y71        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.186 r  pwmmodulator/pwmmodule/freq_ce/freq_trig0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.186    pwmmodulator/pwmmodule/freq_ce/freq_trig0_carry__1_n_0
    SLICE_X110Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.300 r  pwmmodulator/pwmmodule/freq_ce/freq_trig0_carry__2/CO[3]
                         net (fo=1, routed)           0.944     9.244    pwmmodulator/pwmmodule/freq_ce/freq_trig0_carry__2_n_0
    SLICE_X111Y73        LUT3 (Prop_lut3_I0_O)        0.124     9.368 r  pwmmodulator/pwmmodule/freq_ce/freq_trig_i_1__0/O
                         net (fo=33, routed)          1.088    10.456    pwmmodulator/pwmmodule/freq_ce/freq_trig_i_1__0_n_0
    SLICE_X112Y68        FDRE                                         r  pwmmodulator/pwmmodule/freq_ce/freq_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.679    15.161    pwmmodulator/pwmmodule/freq_ce/clk_p_IBUF_BUFG
    SLICE_X112Y68        FDRE                                         r  pwmmodulator/pwmmodule/freq_ce/freq_cnt_reg[7]/C
                         clock pessimism              0.434    15.595    
                         clock uncertainty           -0.035    15.560    
    SLICE_X112Y68        FDRE (Setup_fdre_C_R)       -0.524    15.036    pwmmodulator/pwmmodule/freq_ce/freq_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                         -10.456    
  -------------------------------------------------------------------
                         slack                                  4.580    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 pwmmodulator/counterampl/cnt_out_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmmodulator/counterampl/cnt_out_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.662%)  route 0.077ns (29.338%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.625     1.572    pwmmodulator/counterampl/clk_p_IBUF_BUFG
    SLICE_X106Y76        FDRE                                         r  pwmmodulator/counterampl/cnt_out_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y76        FDRE (Prop_fdre_C_Q)         0.141     1.713 r  pwmmodulator/counterampl/cnt_out_r_reg[6]/Q
                         net (fo=3, routed)           0.077     1.790    pwmmodulator/counterampl/cnt_out_r[6]
    SLICE_X107Y76        LUT4 (Prop_lut4_I3_O)        0.045     1.835 r  pwmmodulator/counterampl/cnt_out_r[7]_i_1/O
                         net (fo=1, routed)           0.000     1.835    pwmmodulator/counterampl/cnt_out_r_0[7]
    SLICE_X107Y76        FDRE                                         r  pwmmodulator/counterampl/cnt_out_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.892     2.086    pwmmodulator/counterampl/clk_p_IBUF_BUFG
    SLICE_X107Y76        FDRE                                         r  pwmmodulator/counterampl/cnt_out_r_reg[7]/C
                         clock pessimism             -0.501     1.585    
    SLICE_X107Y76        FDRE (Hold_fdre_C_D)         0.092     1.677    pwmmodulator/counterampl/cnt_out_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 pwmmodulator/counterampl/cnt_out_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmmodulator/counterampl/cnt_out_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.078%)  route 0.273ns (65.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.625     1.572    pwmmodulator/counterampl/clk_p_IBUF_BUFG
    SLICE_X106Y76        FDRE                                         r  pwmmodulator/counterampl/cnt_out_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y76        FDRE (Prop_fdre_C_Q)         0.141     1.713 r  pwmmodulator/counterampl/cnt_out_r_reg[6]/Q
                         net (fo=3, routed)           0.273     1.986    pwmmodulator/counterampl/cnt_out_r[6]
    RAMB18_X5Y30         RAMB18E1                                     r  pwmmodulator/counterampl/cnt_out_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.911     2.106    pwmmodulator/counterampl/clk_p_IBUF_BUFG
    RAMB18_X5Y30         RAMB18E1                                     r  pwmmodulator/counterampl/cnt_out_reg/CLKARDCLK
                         clock pessimism             -0.481     1.624    
    RAMB18_X5Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.807    pwmmodulator/counterampl/cnt_out_reg
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 pwmmodulator/counterampl/cnt_out_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmmodulator/counterampl/cnt_out_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.141ns (31.603%)  route 0.305ns (68.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.625     1.572    pwmmodulator/counterampl/clk_p_IBUF_BUFG
    SLICE_X106Y76        FDRE                                         r  pwmmodulator/counterampl/cnt_out_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y76        FDRE (Prop_fdre_C_Q)         0.141     1.713 r  pwmmodulator/counterampl/cnt_out_r_reg[3]/Q
                         net (fo=7, routed)           0.305     2.018    pwmmodulator/counterampl/cnt_out_r[3]
    RAMB18_X5Y30         RAMB18E1                                     r  pwmmodulator/counterampl/cnt_out_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.911     2.106    pwmmodulator/counterampl/clk_p_IBUF_BUFG
    RAMB18_X5Y30         RAMB18E1                                     r  pwmmodulator/counterampl/cnt_out_reg/CLKARDCLK
                         clock pessimism             -0.481     1.624    
    RAMB18_X5Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.807    pwmmodulator/counterampl/cnt_out_reg
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 pwmmodulator/counterampl/cnt_out_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmmodulator/counterampl/cnt_out_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.657%)  route 0.142ns (43.343%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.625     1.572    pwmmodulator/counterampl/clk_p_IBUF_BUFG
    SLICE_X106Y76        FDRE                                         r  pwmmodulator/counterampl/cnt_out_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y76        FDRE (Prop_fdre_C_Q)         0.141     1.713 r  pwmmodulator/counterampl/cnt_out_r_reg[0]/Q
                         net (fo=10, routed)          0.142     1.855    pwmmodulator/counterampl/cnt_out_r[0]
    SLICE_X107Y76        LUT6 (Prop_lut6_I2_O)        0.045     1.900 r  pwmmodulator/counterampl/cnt_out_r[5]_i_1/O
                         net (fo=1, routed)           0.000     1.900    pwmmodulator/counterampl/cnt_out_r_0[5]
    SLICE_X107Y76        FDRE                                         r  pwmmodulator/counterampl/cnt_out_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.892     2.086    pwmmodulator/counterampl/clk_p_IBUF_BUFG
    SLICE_X107Y76        FDRE                                         r  pwmmodulator/counterampl/cnt_out_r_reg[5]/C
                         clock pessimism             -0.501     1.585    
    SLICE_X107Y76        FDRE (Hold_fdre_C_D)         0.091     1.676    pwmmodulator/counterampl/cnt_out_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 pwmmodulator/counterampl/cnt_out_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmmodulator/counterampl/cnt_out_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.621%)  route 0.319ns (69.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.625     1.572    pwmmodulator/counterampl/clk_p_IBUF_BUFG
    SLICE_X107Y76        FDRE                                         r  pwmmodulator/counterampl/cnt_out_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y76        FDRE (Prop_fdre_C_Q)         0.141     1.713 r  pwmmodulator/counterampl/cnt_out_r_reg[7]/Q
                         net (fo=2, routed)           0.319     2.032    pwmmodulator/counterampl/cnt_out_r[7]
    RAMB18_X5Y30         RAMB18E1                                     r  pwmmodulator/counterampl/cnt_out_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.911     2.106    pwmmodulator/counterampl/clk_p_IBUF_BUFG
    RAMB18_X5Y30         RAMB18E1                                     r  pwmmodulator/counterampl/cnt_out_reg/CLKARDCLK
                         clock pessimism             -0.481     1.624    
    RAMB18_X5Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.807    pwmmodulator/counterampl/cnt_out_reg
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 pwmmodulator/pwmmodule/count_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmmodulator/pwmmodule/count_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    1.574ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.627     1.574    pwmmodulator/pwmmodule/clk_p_IBUF_BUFG
    SLICE_X107Y78        FDRE                                         r  pwmmodulator/pwmmodule/count_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y78        FDRE (Prop_fdre_C_Q)         0.141     1.715 r  pwmmodulator/pwmmodule/count_r_reg[4]/Q
                         net (fo=1, routed)           0.108     1.823    pwmmodulator/pwmmodule/count_r[4]
    SLICE_X107Y78        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.931 r  pwmmodulator/pwmmodule/count_r0_carry/O[3]
                         net (fo=5, routed)           0.000     1.931    pwmmodulator/pwmmodule/count_r0_carry_n_4
    SLICE_X107Y78        FDRE                                         r  pwmmodulator/pwmmodule/count_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.895     2.089    pwmmodulator/pwmmodule/clk_p_IBUF_BUFG
    SLICE_X107Y78        FDRE                                         r  pwmmodulator/pwmmodule/count_r_reg[4]/C
                         clock pessimism             -0.515     1.574    
    SLICE_X107Y78        FDRE (Hold_fdre_C_D)         0.102     1.676    pwmmodulator/pwmmodule/count_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 pwmmodulator/pwmmodule/count_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmmodulator/pwmmodule/count_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.628     1.575    pwmmodulator/pwmmodule/clk_p_IBUF_BUFG
    SLICE_X107Y79        FDRE                                         r  pwmmodulator/pwmmodule/count_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y79        FDRE (Prop_fdre_C_Q)         0.141     1.716 r  pwmmodulator/pwmmodule/count_r_reg[8]/Q
                         net (fo=1, routed)           0.108     1.824    pwmmodulator/pwmmodule/count_r[8]
    SLICE_X107Y79        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.932 r  pwmmodulator/pwmmodule/count_r0_carry__0/O[3]
                         net (fo=5, routed)           0.000     1.932    pwmmodulator/pwmmodule/count_r0_carry__0_n_4
    SLICE_X107Y79        FDRE                                         r  pwmmodulator/pwmmodule/count_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.896     2.090    pwmmodulator/pwmmodule/clk_p_IBUF_BUFG
    SLICE_X107Y79        FDRE                                         r  pwmmodulator/pwmmodule/count_r_reg[8]/C
                         clock pessimism             -0.515     1.575    
    SLICE_X107Y79        FDRE (Hold_fdre_C_D)         0.102     1.677    pwmmodulator/pwmmodule/count_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 pwmmodulator/pwmmodule/count_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmmodulator/pwmmodule/count_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.628     1.575    pwmmodulator/pwmmodule/clk_p_IBUF_BUFG
    SLICE_X107Y79        FDRE                                         r  pwmmodulator/pwmmodule/count_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y79        FDRE (Prop_fdre_C_Q)         0.141     1.716 r  pwmmodulator/pwmmodule/count_r_reg[5]/Q
                         net (fo=1, routed)           0.105     1.821    pwmmodulator/pwmmodule/count_r[5]
    SLICE_X107Y79        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.936 r  pwmmodulator/pwmmodule/count_r0_carry__0/O[0]
                         net (fo=5, routed)           0.000     1.936    pwmmodulator/pwmmodule/count_r0_carry__0_n_7
    SLICE_X107Y79        FDRE                                         r  pwmmodulator/pwmmodule/count_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.896     2.090    pwmmodulator/pwmmodule/clk_p_IBUF_BUFG
    SLICE_X107Y79        FDRE                                         r  pwmmodulator/pwmmodule/count_r_reg[5]/C
                         clock pessimism             -0.515     1.575    
    SLICE_X107Y79        FDRE (Hold_fdre_C_D)         0.102     1.677    pwmmodulator/pwmmodule/count_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 pwmmodulator/pwmmodule/count_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmmodulator/pwmmodule/count_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.629     1.576    pwmmodulator/pwmmodule/clk_p_IBUF_BUFG
    SLICE_X107Y80        FDRE                                         r  pwmmodulator/pwmmodule/count_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y80        FDRE (Prop_fdre_C_Q)         0.141     1.717 r  pwmmodulator/pwmmodule/count_r_reg[9]/Q
                         net (fo=1, routed)           0.105     1.822    pwmmodulator/pwmmodule/count_r[9]
    SLICE_X107Y80        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.937 r  pwmmodulator/pwmmodule/count_r0_carry__1/O[0]
                         net (fo=5, routed)           0.000     1.937    pwmmodulator/pwmmodule/count_r0_carry__1_n_7
    SLICE_X107Y80        FDRE                                         r  pwmmodulator/pwmmodule/count_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.897     2.091    pwmmodulator/pwmmodule/clk_p_IBUF_BUFG
    SLICE_X107Y80        FDRE                                         r  pwmmodulator/pwmmodule/count_r_reg[9]/C
                         clock pessimism             -0.515     1.576    
    SLICE_X107Y80        FDRE (Hold_fdre_C_D)         0.102     1.678    pwmmodulator/pwmmodule/count_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 pwmmodulator/pwmmodule/count_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmmodulator/pwmmodule/count_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.629     1.576    pwmmodulator/pwmmodule/clk_p_IBUF_BUFG
    SLICE_X107Y80        FDRE                                         r  pwmmodulator/pwmmodule/count_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y80        FDRE (Prop_fdre_C_Q)         0.141     1.717 r  pwmmodulator/pwmmodule/count_r_reg[11]/Q
                         net (fo=1, routed)           0.109     1.826    pwmmodulator/pwmmodule/count_r[11]
    SLICE_X107Y80        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.937 r  pwmmodulator/pwmmodule/count_r0_carry__1/O[2]
                         net (fo=5, routed)           0.000     1.937    pwmmodulator/pwmmodule/count_r0_carry__1_n_5
    SLICE_X107Y80        FDRE                                         r  pwmmodulator/pwmmodule/count_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_p_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_p_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.897     2.091    pwmmodulator/pwmmodule/clk_p_IBUF_BUFG
    SLICE_X107Y80        FDRE                                         r  pwmmodulator/pwmmodule/count_r_reg[11]/C
                         clock pessimism             -0.515     1.576    
    SLICE_X107Y80        FDRE (Hold_fdre_C_D)         0.102     1.678    pwmmodulator/pwmmodule/count_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.259    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_p
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_p }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X5Y30   pwmmodulator/counterampl/cnt_out_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_p_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X106Y76  pwmmodulator/counterampl/cnt_out_r_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X106Y76  pwmmodulator/counterampl/cnt_out_r_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X107Y76  pwmmodulator/counterampl/cnt_out_r_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X106Y76  pwmmodulator/counterampl/cnt_out_r_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X106Y76  pwmmodulator/counterampl/cnt_out_r_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X107Y76  pwmmodulator/counterampl/cnt_out_r_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X106Y76  pwmmodulator/counterampl/cnt_out_r_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X107Y76  pwmmodulator/counterampl/cnt_out_r_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X106Y76  pwmmodulator/counterampl/cnt_out_r_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X106Y76  pwmmodulator/counterampl/cnt_out_r_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X107Y76  pwmmodulator/counterampl/cnt_out_r_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X106Y76  pwmmodulator/counterampl/cnt_out_r_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X106Y76  pwmmodulator/counterampl/cnt_out_r_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X107Y76  pwmmodulator/counterampl/cnt_out_r_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X106Y76  pwmmodulator/counterampl/cnt_out_r_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X107Y76  pwmmodulator/counterampl/cnt_out_r_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X107Y78  pwmmodulator/pwmmodule/count_r_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X107Y78  pwmmodulator/pwmmodule/count_r_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X106Y76  pwmmodulator/counterampl/cnt_out_r_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X106Y76  pwmmodulator/counterampl/cnt_out_r_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X107Y76  pwmmodulator/counterampl/cnt_out_r_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X106Y76  pwmmodulator/counterampl/cnt_out_r_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X106Y76  pwmmodulator/counterampl/cnt_out_r_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X107Y76  pwmmodulator/counterampl/cnt_out_r_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X106Y76  pwmmodulator/counterampl/cnt_out_r_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X107Y76  pwmmodulator/counterampl/cnt_out_r_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X104Y82  pwmmodulator/freq_ce/freq_cnt_reg[28]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X104Y82  pwmmodulator/freq_ce/freq_cnt_reg[30]/C



