<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Test imported from ivtest
rc: 0 (means success: 1)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/mult2.v.html" target="file-frame">third_party/tests/ivtest/ivltests/mult2.v</a>
defines: 
time_elapsed: 0.059s
ram usage: 10304 KB
</pre>
<pre class="log">

zachjs-sv2v -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/mult2.v.html" target="file-frame">third_party/tests/ivtest/ivltests/mult2.v</a>
module main;
	wire [35:0] p;
	reg [17:0] a;
	reg [17:0] b;
	reg clk;
	reg ce;
	reg reset;
	parameter MAX_TRIALS = 1000;
	integer idx;
	MULT18X18S dut(
		p,
		a,
		b,
		clk,
		ce,
		reset
	);
	initial begin
		clk &lt;= 0;
		ce &lt;= 1;
		reset &lt;= 1;
		a &lt;= 0;
		b &lt;= 0;
		#(5) clk &lt;= 1;
		#(5) clk &lt;= 0;
		if (p !== 36&#39;h000000000) begin
			$display(&#34;FAILED -- reset p=%h&#34;, p);
			$finish;
		end
		reset &lt;= 0;
		a &lt;= 18&#39;h3ff82;
		b &lt;= 18&#39;h04000;
		#(5) clk &lt;= 1;
		#(5) clk &lt;= 0;
		if (p !== 36&#39;hfffe08000) begin
			$display(&#34;FAILED -- %h * %h --&gt; %h&#34;, a, b, p);
			$finish;
		end
		for (idx = 0; idx &lt; MAX_TRIALS; idx = idx + 1)
			begin
				a &lt;= $random;
				b &lt;= $random;
				#(5) clk &lt;= 1;
				#(5) clk &lt;= 0;
				if ($signed(p) !== ($signed(a) * $signed(b))) begin
					$display(&#34;FAILED == %h * %h --&gt; %h&#34;, a, b, p);
					$finish;
				end
			end
		$display(&#34;PASSED&#34;);
	end
endmodule
module MULT18X18S (
	P,
	A,
	B,
	C,
	CE,
	R
);
	output reg [35:0] P;
	input [17:0] A;
	input [17:0] B;
	input C;
	input CE;
	input R;
	wire [35:0] a_in = {{18 {A[17]}}, A[17:0]};
	wire [35:0] b_in = {{18 {B[17]}}, B[17:0]};
	wire [35:0] p_in;
	reg [35:0] p_out;
	assign p_in = a_in * b_in;
	always @(posedge C)
		if (R)
			P &lt;= 36&#39;b000000000000000000000000000000000000;
		else if (CE)
			P &lt;= p_in;
endmodule

</pre>
</body>