;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.1 Update 1
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; CREG_PAY_SIZE
CREG_PAY_SIZE_Sync_ctrl_reg__0__MASK EQU 0x01
CREG_PAY_SIZE_Sync_ctrl_reg__0__POS EQU 0
CREG_PAY_SIZE_Sync_ctrl_reg__1__MASK EQU 0x02
CREG_PAY_SIZE_Sync_ctrl_reg__1__POS EQU 1
CREG_PAY_SIZE_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
CREG_PAY_SIZE_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
CREG_PAY_SIZE_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
CREG_PAY_SIZE_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
CREG_PAY_SIZE_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
CREG_PAY_SIZE_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB10_11_MSK
CREG_PAY_SIZE_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
CREG_PAY_SIZE_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB10_11_MSK
CREG_PAY_SIZE_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
CREG_PAY_SIZE_Sync_ctrl_reg__2__MASK EQU 0x04
CREG_PAY_SIZE_Sync_ctrl_reg__2__POS EQU 2
CREG_PAY_SIZE_Sync_ctrl_reg__3__MASK EQU 0x08
CREG_PAY_SIZE_Sync_ctrl_reg__3__POS EQU 3
CREG_PAY_SIZE_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
CREG_PAY_SIZE_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB10_CTL
CREG_PAY_SIZE_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB10_ST_CTL
CREG_PAY_SIZE_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB10_CTL
CREG_PAY_SIZE_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB10_ST_CTL
CREG_PAY_SIZE_Sync_ctrl_reg__MASK EQU 0x0F
CREG_PAY_SIZE_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
CREG_PAY_SIZE_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
CREG_PAY_SIZE_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB10_MSK

; Miscellaneous
CREG_PAY_Sync_ctrl_reg__REMOVED EQU 1
CREG_TX_INIT_Sync_ctrl_reg__0__MASK EQU 0x01
CREG_TX_INIT_Sync_ctrl_reg__0__POS EQU 0
CREG_TX_INIT_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
CREG_TX_INIT_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
CREG_TX_INIT_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
CREG_TX_INIT_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
CREG_TX_INIT_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
CREG_TX_INIT_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB12_13_MSK
CREG_TX_INIT_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
CREG_TX_INIT_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB12_13_MSK
CREG_TX_INIT_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
CREG_TX_INIT_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
CREG_TX_INIT_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB12_CTL
CREG_TX_INIT_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB12_ST_CTL
CREG_TX_INIT_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB12_CTL
CREG_TX_INIT_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB12_ST_CTL
CREG_TX_INIT_Sync_ctrl_reg__MASK EQU 0x01
CREG_TX_INIT_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
CREG_TX_INIT_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
CREG_TX_INIT_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB12_MSK
DEB_PIN0__0__INTTYPE EQU CYREG_PICU1_INTTYPE2
DEB_PIN0__0__MASK EQU 0x04
DEB_PIN0__0__PC EQU CYREG_PRT1_PC2
DEB_PIN0__0__PORT EQU 1
DEB_PIN0__0__SHIFT EQU 2
DEB_PIN0__AG EQU CYREG_PRT1_AG
DEB_PIN0__AMUX EQU CYREG_PRT1_AMUX
DEB_PIN0__BIE EQU CYREG_PRT1_BIE
DEB_PIN0__BIT_MASK EQU CYREG_PRT1_BIT_MASK
DEB_PIN0__BYP EQU CYREG_PRT1_BYP
DEB_PIN0__CTL EQU CYREG_PRT1_CTL
DEB_PIN0__DM0 EQU CYREG_PRT1_DM0
DEB_PIN0__DM1 EQU CYREG_PRT1_DM1
DEB_PIN0__DM2 EQU CYREG_PRT1_DM2
DEB_PIN0__DR EQU CYREG_PRT1_DR
DEB_PIN0__INP_DIS EQU CYREG_PRT1_INP_DIS
DEB_PIN0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
DEB_PIN0__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
DEB_PIN0__LCD_EN EQU CYREG_PRT1_LCD_EN
DEB_PIN0__MASK EQU 0x04
DEB_PIN0__PORT EQU 1
DEB_PIN0__PRT EQU CYREG_PRT1_PRT
DEB_PIN0__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
DEB_PIN0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
DEB_PIN0__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
DEB_PIN0__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
DEB_PIN0__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
DEB_PIN0__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
DEB_PIN0__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
DEB_PIN0__PS EQU CYREG_PRT1_PS
DEB_PIN0__SHIFT EQU 2
DEB_PIN0__SLW EQU CYREG_PRT1_SLW
DEB_PIN1__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
DEB_PIN1__0__MASK EQU 0x10
DEB_PIN1__0__PC EQU CYREG_PRT1_PC4
DEB_PIN1__0__PORT EQU 1
DEB_PIN1__0__SHIFT EQU 4
DEB_PIN1__AG EQU CYREG_PRT1_AG
DEB_PIN1__AMUX EQU CYREG_PRT1_AMUX
DEB_PIN1__BIE EQU CYREG_PRT1_BIE
DEB_PIN1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
DEB_PIN1__BYP EQU CYREG_PRT1_BYP
DEB_PIN1__CTL EQU CYREG_PRT1_CTL
DEB_PIN1__DM0 EQU CYREG_PRT1_DM0
DEB_PIN1__DM1 EQU CYREG_PRT1_DM1
DEB_PIN1__DM2 EQU CYREG_PRT1_DM2
DEB_PIN1__DR EQU CYREG_PRT1_DR
DEB_PIN1__INP_DIS EQU CYREG_PRT1_INP_DIS
DEB_PIN1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
DEB_PIN1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
DEB_PIN1__LCD_EN EQU CYREG_PRT1_LCD_EN
DEB_PIN1__MASK EQU 0x10
DEB_PIN1__PORT EQU 1
DEB_PIN1__PRT EQU CYREG_PRT1_PRT
DEB_PIN1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
DEB_PIN1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
DEB_PIN1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
DEB_PIN1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
DEB_PIN1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
DEB_PIN1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
DEB_PIN1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
DEB_PIN1__PS EQU CYREG_PRT1_PS
DEB_PIN1__SHIFT EQU 4
DEB_PIN1__SLW EQU CYREG_PRT1_SLW
DEB_PIN2__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
DEB_PIN2__0__MASK EQU 0x20
DEB_PIN2__0__PC EQU CYREG_PRT1_PC5
DEB_PIN2__0__PORT EQU 1
DEB_PIN2__0__SHIFT EQU 5
DEB_PIN2__AG EQU CYREG_PRT1_AG
DEB_PIN2__AMUX EQU CYREG_PRT1_AMUX
DEB_PIN2__BIE EQU CYREG_PRT1_BIE
DEB_PIN2__BIT_MASK EQU CYREG_PRT1_BIT_MASK
DEB_PIN2__BYP EQU CYREG_PRT1_BYP
DEB_PIN2__CTL EQU CYREG_PRT1_CTL
DEB_PIN2__DM0 EQU CYREG_PRT1_DM0
DEB_PIN2__DM1 EQU CYREG_PRT1_DM1
DEB_PIN2__DM2 EQU CYREG_PRT1_DM2
DEB_PIN2__DR EQU CYREG_PRT1_DR
DEB_PIN2__INP_DIS EQU CYREG_PRT1_INP_DIS
DEB_PIN2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
DEB_PIN2__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
DEB_PIN2__LCD_EN EQU CYREG_PRT1_LCD_EN
DEB_PIN2__MASK EQU 0x20
DEB_PIN2__PORT EQU 1
DEB_PIN2__PRT EQU CYREG_PRT1_PRT
DEB_PIN2__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
DEB_PIN2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
DEB_PIN2__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
DEB_PIN2__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
DEB_PIN2__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
DEB_PIN2__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
DEB_PIN2__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
DEB_PIN2__PS EQU CYREG_PRT1_PS
DEB_PIN2__SHIFT EQU 5
DEB_PIN2__SLW EQU CYREG_PRT1_SLW
DEB_PIN3__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
DEB_PIN3__0__MASK EQU 0x40
DEB_PIN3__0__PC EQU CYREG_PRT1_PC6
DEB_PIN3__0__PORT EQU 1
DEB_PIN3__0__SHIFT EQU 6
DEB_PIN3__AG EQU CYREG_PRT1_AG
DEB_PIN3__AMUX EQU CYREG_PRT1_AMUX
DEB_PIN3__BIE EQU CYREG_PRT1_BIE
DEB_PIN3__BIT_MASK EQU CYREG_PRT1_BIT_MASK
DEB_PIN3__BYP EQU CYREG_PRT1_BYP
DEB_PIN3__CTL EQU CYREG_PRT1_CTL
DEB_PIN3__DM0 EQU CYREG_PRT1_DM0
DEB_PIN3__DM1 EQU CYREG_PRT1_DM1
DEB_PIN3__DM2 EQU CYREG_PRT1_DM2
DEB_PIN3__DR EQU CYREG_PRT1_DR
DEB_PIN3__INP_DIS EQU CYREG_PRT1_INP_DIS
DEB_PIN3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
DEB_PIN3__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
DEB_PIN3__LCD_EN EQU CYREG_PRT1_LCD_EN
DEB_PIN3__MASK EQU 0x40
DEB_PIN3__PORT EQU 1
DEB_PIN3__PRT EQU CYREG_PRT1_PRT
DEB_PIN3__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
DEB_PIN3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
DEB_PIN3__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
DEB_PIN3__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
DEB_PIN3__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
DEB_PIN3__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
DEB_PIN3__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
DEB_PIN3__PS EQU CYREG_PRT1_PS
DEB_PIN3__SHIFT EQU 6
DEB_PIN3__SLW EQU CYREG_PRT1_SLW
DEB_PIN4__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
DEB_PIN4__0__MASK EQU 0x01
DEB_PIN4__0__PC EQU CYREG_PRT12_PC0
DEB_PIN4__0__PORT EQU 12
DEB_PIN4__0__SHIFT EQU 0
DEB_PIN4__AG EQU CYREG_PRT12_AG
DEB_PIN4__BIE EQU CYREG_PRT12_BIE
DEB_PIN4__BIT_MASK EQU CYREG_PRT12_BIT_MASK
DEB_PIN4__BYP EQU CYREG_PRT12_BYP
DEB_PIN4__DM0 EQU CYREG_PRT12_DM0
DEB_PIN4__DM1 EQU CYREG_PRT12_DM1
DEB_PIN4__DM2 EQU CYREG_PRT12_DM2
DEB_PIN4__DR EQU CYREG_PRT12_DR
DEB_PIN4__INP_DIS EQU CYREG_PRT12_INP_DIS
DEB_PIN4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
DEB_PIN4__MASK EQU 0x01
DEB_PIN4__PORT EQU 12
DEB_PIN4__PRT EQU CYREG_PRT12_PRT
DEB_PIN4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
DEB_PIN4__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
DEB_PIN4__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
DEB_PIN4__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
DEB_PIN4__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
DEB_PIN4__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
DEB_PIN4__PS EQU CYREG_PRT12_PS
DEB_PIN4__SHIFT EQU 0
DEB_PIN4__SIO_CFG EQU CYREG_PRT12_SIO_CFG
DEB_PIN4__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
DEB_PIN4__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
DEB_PIN4__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
DEB_PIN4__SLW EQU CYREG_PRT12_SLW
DMA_PAY__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
DMA_PAY__DRQ_NUMBER EQU 0
DMA_PAY__NUMBEROF_TDS EQU 0
DMA_PAY__PRIORITY EQU 2
DMA_PAY__TERMIN_EN EQU 0
DMA_PAY__TERMIN_SEL EQU 0
DMA_PAY__TERMOUT0_EN EQU 1
DMA_PAY__TERMOUT0_SEL EQU 0
DMA_PAY__TERMOUT1_EN EQU 0
DMA_PAY__TERMOUT1_SEL EQU 0
FTDI_RX__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
FTDI_RX__0__MASK EQU 0x40
FTDI_RX__0__PC EQU CYREG_PRT12_PC6
FTDI_RX__0__PORT EQU 12
FTDI_RX__0__SHIFT EQU 6
FTDI_RX__AG EQU CYREG_PRT12_AG
FTDI_RX__BIE EQU CYREG_PRT12_BIE
FTDI_RX__BIT_MASK EQU CYREG_PRT12_BIT_MASK
FTDI_RX__BYP EQU CYREG_PRT12_BYP
FTDI_RX__DM0 EQU CYREG_PRT12_DM0
FTDI_RX__DM1 EQU CYREG_PRT12_DM1
FTDI_RX__DM2 EQU CYREG_PRT12_DM2
FTDI_RX__DR EQU CYREG_PRT12_DR
FTDI_RX__INP_DIS EQU CYREG_PRT12_INP_DIS
FTDI_RX__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
FTDI_RX__MASK EQU 0x40
FTDI_RX__PORT EQU 12
FTDI_RX__PRT EQU CYREG_PRT12_PRT
FTDI_RX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
FTDI_RX__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
FTDI_RX__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
FTDI_RX__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
FTDI_RX__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
FTDI_RX__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
FTDI_RX__PS EQU CYREG_PRT12_PS
FTDI_RX__SHIFT EQU 6
FTDI_RX__SIO_CFG EQU CYREG_PRT12_SIO_CFG
FTDI_RX__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
FTDI_RX__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
FTDI_RX__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
FTDI_RX__SLW EQU CYREG_PRT12_SLW
FTDI_TX__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
FTDI_TX__0__MASK EQU 0x80
FTDI_TX__0__PC EQU CYREG_PRT12_PC7
FTDI_TX__0__PORT EQU 12
FTDI_TX__0__SHIFT EQU 7
FTDI_TX__AG EQU CYREG_PRT12_AG
FTDI_TX__BIE EQU CYREG_PRT12_BIE
FTDI_TX__BIT_MASK EQU CYREG_PRT12_BIT_MASK
FTDI_TX__BYP EQU CYREG_PRT12_BYP
FTDI_TX__DM0 EQU CYREG_PRT12_DM0
FTDI_TX__DM1 EQU CYREG_PRT12_DM1
FTDI_TX__DM2 EQU CYREG_PRT12_DM2
FTDI_TX__DR EQU CYREG_PRT12_DR
FTDI_TX__INP_DIS EQU CYREG_PRT12_INP_DIS
FTDI_TX__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
FTDI_TX__MASK EQU 0x80
FTDI_TX__PORT EQU 12
FTDI_TX__PRT EQU CYREG_PRT12_PRT
FTDI_TX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
FTDI_TX__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
FTDI_TX__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
FTDI_TX__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
FTDI_TX__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
FTDI_TX__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
FTDI_TX__PS EQU CYREG_PRT12_PS
FTDI_TX__SHIFT EQU 7
FTDI_TX__SIO_CFG EQU CYREG_PRT12_SIO_CFG
FTDI_TX__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
FTDI_TX__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
FTDI_TX__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
FTDI_TX__SLW EQU CYREG_PRT12_SLW
ISR_SYMB_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ISR_SYMB_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ISR_SYMB_1__INTC_MASK EQU 0x01
ISR_SYMB_1__INTC_NUMBER EQU 0
ISR_SYMB_1__INTC_PRIOR_NUM EQU 7
ISR_SYMB_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
ISR_SYMB_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ISR_SYMB_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
LED_OUT__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
LED_OUT__0__MASK EQU 0x01
LED_OUT__0__PC EQU CYREG_PRT3_PC0
LED_OUT__0__PORT EQU 3
LED_OUT__0__SHIFT EQU 0
LED_OUT__AG EQU CYREG_PRT3_AG
LED_OUT__AMUX EQU CYREG_PRT3_AMUX
LED_OUT__BIE EQU CYREG_PRT3_BIE
LED_OUT__BIT_MASK EQU CYREG_PRT3_BIT_MASK
LED_OUT__BYP EQU CYREG_PRT3_BYP
LED_OUT__CTL EQU CYREG_PRT3_CTL
LED_OUT__DM0 EQU CYREG_PRT3_DM0
LED_OUT__DM1 EQU CYREG_PRT3_DM1
LED_OUT__DM2 EQU CYREG_PRT3_DM2
LED_OUT__DR EQU CYREG_PRT3_DR
LED_OUT__INP_DIS EQU CYREG_PRT3_INP_DIS
LED_OUT__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
LED_OUT__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
LED_OUT__LCD_EN EQU CYREG_PRT3_LCD_EN
LED_OUT__MASK EQU 0x01
LED_OUT__PORT EQU 3
LED_OUT__PRT EQU CYREG_PRT3_PRT
LED_OUT__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
LED_OUT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
LED_OUT__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
LED_OUT__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
LED_OUT__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
LED_OUT__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
LED_OUT__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
LED_OUT__PS EQU CYREG_PRT3_PS
LED_OUT__SHIFT EQU 0
LED_OUT__SLW EQU CYREG_PRT3_SLW
PWM_LED_1_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_LED_1_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_LED_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
PWM_LED_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
PWM_LED_1_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_LED_1_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_LED_1_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_LED_1_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_LED_1_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_LED_1_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B1_UDB08_MSK
PWM_LED_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
PWM_LED_1_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B1_UDB08_ST
PWM_LED_1_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
PWM_LED_1_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
PWM_LED_1_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
PWM_LED_1_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
PWM_LED_1_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
PWM_LED_1_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
PWM_LED_1_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
PWM_LED_1_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
PWM_LED_1_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB08_A0
PWM_LED_1_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB08_A1
PWM_LED_1_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
PWM_LED_1_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB08_D0
PWM_LED_1_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB08_D1
PWM_LED_1_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
PWM_LED_1_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
PWM_LED_1_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB08_F0
PWM_LED_1_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB08_F1
SHIFT_CLK__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
SHIFT_CLK__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
SHIFT_CLK__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
SHIFT_CLK__CFG2_SRC_SEL_MASK EQU 0x07
SHIFT_CLK__INDEX EQU 0x01
SHIFT_CLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
SHIFT_CLK__PM_ACT_MSK EQU 0x02
SHIFT_CLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
SHIFT_CLK__PM_STBY_MSK EQU 0x02
SLOT_CLK__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
SLOT_CLK__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
SLOT_CLK__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
SLOT_CLK__CFG2_SRC_SEL_MASK EQU 0x07
SLOT_CLK__INDEX EQU 0x02
SLOT_CLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
SLOT_CLK__PM_ACT_MSK EQU 0x04
SLOT_CLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
SLOT_CLK__PM_STBY_MSK EQU 0x04
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB10_11_MSK
UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB10_11_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
UART_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB10_CTL
UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB10_ST_CTL
UART_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB10_CTL
UART_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB10_ST_CTL
UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB10_MSK
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB10_11_ST
UART_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB10_MSK
UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB10_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB10_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB10_ST
UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
UART_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
UART_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB10_A0
UART_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB10_A1
UART_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
UART_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB10_D0
UART_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB10_D1
UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
UART_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
UART_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB10_F0
UART_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB10_F1
UART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
UART_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB13_14_ST
UART_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_BUART_sRX_RxSts__3__POS EQU 3
UART_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_BUART_sRX_RxSts__4__POS EQU 4
UART_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_BUART_sRX_RxSts__5__POS EQU 5
UART_BUART_sRX_RxSts__MASK EQU 0x38
UART_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB13_MSK
UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
UART_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB13_ST
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB15_A0_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB15_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB15_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB15_D0_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB15_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB15_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB15_F0_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB15_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB15_F1
UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
UART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
UART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB12_A0
UART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB12_A1
UART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
UART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB12_D0
UART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB12_D1
UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
UART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
UART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB12_F0
UART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB12_F1
UART_BUART_sTX_TxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
UART_BUART_sTX_TxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
UART_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_BUART_sTX_TxSts__0__POS EQU 0
UART_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_BUART_sTX_TxSts__1__POS EQU 1
UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
UART_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB12_13_ST
UART_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_BUART_sTX_TxSts__2__POS EQU 2
UART_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_BUART_sTX_TxSts__3__POS EQU 3
UART_BUART_sTX_TxSts__MASK EQU 0x0F
UART_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB12_MSK
UART_BUART_sTX_TxSts__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
UART_BUART_sTX_TxSts__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
UART_BUART_sTX_TxSts__STATUS_CNT_REG EQU CYREG_B0_UDB12_ST_CTL
UART_BUART_sTX_TxSts__STATUS_CONTROL_REG EQU CYREG_B0_UDB12_ST_CTL
UART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB12_ST
UART_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
UART_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
UART_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
UART_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_IntClock__INDEX EQU 0x00
UART_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_IntClock__PM_ACT_MSK EQU 0x01
UART_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_IntClock__PM_STBY_MSK EQU 0x01
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 16
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 16
CYDEV_CHIP_MEMBER_4D EQU 12
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 17
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 15
CYDEV_CHIP_MEMBER_4I EQU 21
CYDEV_CHIP_MEMBER_4J EQU 13
CYDEV_CHIP_MEMBER_4K EQU 14
CYDEV_CHIP_MEMBER_4L EQU 20
CYDEV_CHIP_MEMBER_4M EQU 19
CYDEV_CHIP_MEMBER_4N EQU 9
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 18
CYDEV_CHIP_MEMBER_4Q EQU 11
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 22
CYDEV_CHIP_MEMBER_FM3 EQU 26
CYDEV_CHIP_MEMBER_FM4 EQU 27
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 23
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 24
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 25
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 0
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000001
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000001
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
