#-----------------------------------------------------------
# xsim v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Sun Jun 19 18:36:48 2022
# Process ID: 17920
# Current directory: C:/Users/tiago/AppData/Roaming/Xilinx/Vitis/Testing/solution1/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/master_fix/xsim_script.tcl}
# Log file: C:/Users/tiago/AppData/Roaming/Xilinx/Vitis/Testing/solution1/sim/verilog/xsim.log
# Journal file: C:/Users/tiago/AppData/Roaming/Xilinx/Vitis/Testing/solution1/sim/verilog\xsim.jou
#-----------------------------------------------------------
source xsim.dir/master_fix/xsim_script.tcl
# xsim {master_fix} -autoloadwcfg -tclbatch {master_fix.tcl}
Time resolution is 1 ps
source master_fix.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "1061765000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 1061825 ns : File "C:/Users/tiago/AppData/Roaming/Xilinx/Vitis/Testing/solution1/sim/verilog/master_fix.autotb.v" Line 275
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1057.543 ; gain = 0.000
## quit
INFO: [Common 17-206] Exiting xsim at Sun Jun 19 18:37:04 2022...
