

================================================================
== Vitis HLS Report for 'dataflow_parent_loop_proc49014'
================================================================
* Date:           Tue Sep  5 22:48:09 2023

* Version:        2019.2.1 (Build 2729669 on Thu Dec 05 05:13:00 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.929 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      394|      394| 1.313 us | 1.313 us |  394|  394|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------+-----------------------+---------+---------+----------+----------+-----+-----+----------+
        |                          |                       |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |         Instance         |         Module        |   min   |   max   |    min   |    max   | min | max |   Type   |
        +--------------------------+-----------------------+---------+---------+----------+----------+-----+-----+----------+
        |dataflow_in_loop48615_U0  |dataflow_in_loop48615  |      130|      130| 0.433 us | 0.433 us |  131|  131| dataflow |
        +--------------------------+-----------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      393|      393|       132|          -|          -|     3|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        9|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        0|    32|    12622|     9625|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       18|    -|
|Register             |        -|     -|        4|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    32|    12626|     9652|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     1|        1|        2|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|  ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+-----------------------+---------+----+-------+------+-----+
    |         Instance         |         Module        | BRAM_18K| DSP|   FF  |  LUT | URAM|
    +--------------------------+-----------------------+---------+----+-------+------+-----+
    |dataflow_in_loop48615_U0  |dataflow_in_loop48615  |        0|  32|  12622|  9625|    0|
    +--------------------------+-----------------------+---------+----+-------+------+-----+
    |Total                     |                       |        0|  32|  12622|  9625|    0|
    +--------------------------+-----------------------+---------+----+-------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+---+----+------------+------------+
    |loop_dataflow_input_count   |     +    |   0|  0|   3|           2|           1|
    |loop_dataflow_output_count  |     +    |   0|  0|   3|           2|           1|
    |bound_minus_1               |     -    |   0|  0|   3|           2|           1|
    +----------------------------+----------+----+---+----+------------+------------+
    |Total                       |          |   0|  0|   9|           6|           3|
    +----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |loop_dataflow_input_count   |   9|          2|    2|          4|
    |loop_dataflow_output_count  |   9|          2|    2|          4|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  18|          4|    4|          8|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+---+----+-----+-----------+
    |            Name            | FF| LUT| Bits| Const Bits|
    +----------------------------+---+----+-----+-----------+
    |loop_dataflow_input_count   |  2|   0|    2|          0|
    |loop_dataflow_output_count  |  2|   0|    2|          0|
    +----------------------------+---+----+-----+-----------+
    |Total                       |  4|   0|    4|          0|
    +----------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+-----------------+-----+-----+------------+--------------------------------+--------------+
|v20_V_address0   | out |   10|  ap_memory |              v20_V             |     array    |
|v20_V_ce0        | out |    1|  ap_memory |              v20_V             |     array    |
|v20_V_d0         | out |   24|  ap_memory |              v20_V             |     array    |
|v20_V_q0         |  in |   24|  ap_memory |              v20_V             |     array    |
|v20_V_we0        | out |    1|  ap_memory |              v20_V             |     array    |
|v20_V_address1   | out |   10|  ap_memory |              v20_V             |     array    |
|v20_V_ce1        | out |    1|  ap_memory |              v20_V             |     array    |
|v20_V_d1         | out |   24|  ap_memory |              v20_V             |     array    |
|v20_V_q1         |  in |   24|  ap_memory |              v20_V             |     array    |
|v20_V_we1        | out |    1|  ap_memory |              v20_V             |     array    |
|ii               |  in |    2|   ap_none  |               ii               |    scalar    |
|ii_ap_vld        |  in |    1|   ap_none  |               ii               |    scalar    |
|v21_V_address0   | out |   10|  ap_memory |              v21_V             |     array    |
|v21_V_ce0        | out |    1|  ap_memory |              v21_V             |     array    |
|v21_V_d0         | out |   24|  ap_memory |              v21_V             |     array    |
|v21_V_q0         |  in |   24|  ap_memory |              v21_V             |     array    |
|v21_V_we0        | out |    1|  ap_memory |              v21_V             |     array    |
|v21_V_address1   | out |   10|  ap_memory |              v21_V             |     array    |
|v21_V_ce1        | out |    1|  ap_memory |              v21_V             |     array    |
|v21_V_d1         | out |   24|  ap_memory |              v21_V             |     array    |
|v21_V_q1         |  in |   24|  ap_memory |              v21_V             |     array    |
|v21_V_we1        | out |    1|  ap_memory |              v21_V             |     array    |
|outp_V_address0  | out |    8|  ap_memory |             outp_V             |     array    |
|outp_V_ce0       | out |    1|  ap_memory |             outp_V             |     array    |
|outp_V_d0        | out |   24|  ap_memory |             outp_V             |     array    |
|outp_V_q0        |  in |   24|  ap_memory |             outp_V             |     array    |
|outp_V_we0       | out |    1|  ap_memory |             outp_V             |     array    |
|outp_V_address1  | out |    8|  ap_memory |             outp_V             |     array    |
|outp_V_ce1       | out |    1|  ap_memory |             outp_V             |     array    |
|outp_V_d1        | out |   24|  ap_memory |             outp_V             |     array    |
|outp_V_q1        |  in |   24|  ap_memory |             outp_V             |     array    |
|outp_V_we1       | out |    1|  ap_memory |             outp_V             |     array    |
|ap_clk           |  in |    1| ap_ctrl_hs | dataflow_parent_loop_proc49014 | return value |
|ap_rst           |  in |    1| ap_ctrl_hs | dataflow_parent_loop_proc49014 | return value |
|ap_start         |  in |    1| ap_ctrl_hs | dataflow_parent_loop_proc49014 | return value |
|ap_done          | out |    1| ap_ctrl_hs | dataflow_parent_loop_proc49014 | return value |
|ap_ready         | out |    1| ap_ctrl_hs | dataflow_parent_loop_proc49014 | return value |
|ap_idle          | out |    1| ap_ctrl_hs | dataflow_parent_loop_proc49014 | return value |
|ap_continue      |  in |    1| ap_ctrl_hs | dataflow_parent_loop_proc49014 | return value |
+-----------------+-----+-----+------------+--------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 2, States = { 2 3 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%ii_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %ii"   --->   Operation 4 'read' 'ii_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.60ns)   --->   "%br_ln0 = br void"   --->   Operation 5 'br' 'br_ln0' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 1.21>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%jj = phi i2 %add_ln66, void %.split24, i2, void %newFuncRoot" [gemm_systolic_array.cpp:66]   --->   Operation 6 'phi' 'jj' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.34ns)   --->   "%icmp_ln66 = icmp_eq  i2 %jj, i2" [gemm_systolic_array.cpp:66]   --->   Operation 7 'icmp' 'icmp_ln66' <Predicate = true> <Delay = 0.34> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 8 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln66 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32, i32, void @dataflow_parent_loop_str, i2 %jj, i2" [gemm_systolic_array.cpp:66]   --->   Operation 9 'specdataflowpipeline' 'specdataflowpipeline_ln66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.23ns)   --->   "%add_ln66 = add i2 %jj, i2" [gemm_systolic_array.cpp:66]   --->   Operation 10 'add' 'add_ln66' <Predicate = true> <Delay = 0.23> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln66 = br i1 %icmp_ln66, void %.split24, void %.split23.exitStub" [gemm_systolic_array.cpp:66]   --->   Operation 11 'br' 'br_ln66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [2/2] (1.21ns)   --->   "%call_ln66 = call void @dataflow_in_loop48615, i24 %v20_V, i2 %ii_read, i24 %v21_V, i2 %jj, i24 %outp_V" [gemm_systolic_array.cpp:66]   --->   Operation 12 'call' 'call_ln66' <Predicate = (!icmp_ln66)> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 13 'ret' 'ret_ln0' <Predicate = (icmp_ln66)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 14 [1/2] (0.00ns)   --->   "%call_ln66 = call void @dataflow_in_loop48615, i24 %v20_V, i2 %ii_read, i24 %v21_V, i2 %jj, i24 %outp_V" [gemm_systolic_array.cpp:66]   --->   Operation 14 'call' 'call_ln66' <Predicate = (!icmp_ln66)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln66 = br void" [gemm_systolic_array.cpp:66]   --->   Operation 15 'br' 'br_ln66' <Predicate = (!icmp_ln66)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v20_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ ii]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v21_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ outp_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ii_read                   (read                ) [ 0011]
br_ln0                    (br                  ) [ 0111]
jj                        (phi                 ) [ 0011]
icmp_ln66                 (icmp                ) [ 0011]
empty                     (speclooptripcount   ) [ 0000]
specdataflowpipeline_ln66 (specdataflowpipeline) [ 0000]
add_ln66                  (add                 ) [ 0111]
br_ln66                   (br                  ) [ 0000]
ret_ln0                   (ret                 ) [ 0000]
call_ln66                 (call                ) [ 0000]
br_ln66                   (br                  ) [ 0111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v20_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v20_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ii">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ii"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="v21_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v21_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="outp_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outp_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataflow_parent_loop_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataflow_in_loop48615"/></StgValue>
</bind>
</comp>

<comp id="30" class="1004" name="ii_read_read_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="2" slack="0"/>
<pin id="32" dir="0" index="1" bw="2" slack="0"/>
<pin id="33" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ii_read/1 "/>
</bind>
</comp>

<comp id="36" class="1005" name="jj_reg_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="2" slack="1"/>
<pin id="38" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="jj (phireg) "/>
</bind>
</comp>

<comp id="40" class="1004" name="jj_phi_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="2" slack="0"/>
<pin id="42" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="43" dir="0" index="2" bw="1" slack="1"/>
<pin id="44" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="45" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="jj/2 "/>
</bind>
</comp>

<comp id="48" class="1004" name="grp_dataflow_in_loop48615_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="0" slack="0"/>
<pin id="50" dir="0" index="1" bw="24" slack="0"/>
<pin id="51" dir="0" index="2" bw="2" slack="1"/>
<pin id="52" dir="0" index="3" bw="24" slack="0"/>
<pin id="53" dir="0" index="4" bw="2" slack="0"/>
<pin id="54" dir="0" index="5" bw="24" slack="0"/>
<pin id="55" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln66/2 "/>
</bind>
</comp>

<comp id="61" class="1004" name="icmp_ln66_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="2" slack="0"/>
<pin id="63" dir="0" index="1" bw="1" slack="0"/>
<pin id="64" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln66/2 "/>
</bind>
</comp>

<comp id="67" class="1004" name="add_ln66_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="2" slack="0"/>
<pin id="69" dir="0" index="1" bw="1" slack="0"/>
<pin id="70" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln66/2 "/>
</bind>
</comp>

<comp id="73" class="1005" name="ii_read_reg_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="2" slack="1"/>
<pin id="75" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="ii_read "/>
</bind>
</comp>

<comp id="78" class="1005" name="icmp_ln66_reg_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="1"/>
<pin id="80" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln66 "/>
</bind>
</comp>

<comp id="82" class="1005" name="add_ln66_reg_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="2" slack="0"/>
<pin id="84" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln66 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="34"><net_src comp="8" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="35"><net_src comp="2" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="39"><net_src comp="10" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="46"><net_src comp="36" pin="1"/><net_sink comp="40" pin=2"/></net>

<net id="47"><net_src comp="40" pin="4"/><net_sink comp="36" pin=0"/></net>

<net id="56"><net_src comp="28" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="4" pin="0"/><net_sink comp="48" pin=3"/></net>

<net id="59"><net_src comp="40" pin="4"/><net_sink comp="48" pin=4"/></net>

<net id="60"><net_src comp="6" pin="0"/><net_sink comp="48" pin=5"/></net>

<net id="65"><net_src comp="40" pin="4"/><net_sink comp="61" pin=0"/></net>

<net id="66"><net_src comp="12" pin="0"/><net_sink comp="61" pin=1"/></net>

<net id="71"><net_src comp="40" pin="4"/><net_sink comp="67" pin=0"/></net>

<net id="72"><net_src comp="26" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="76"><net_src comp="30" pin="2"/><net_sink comp="73" pin=0"/></net>

<net id="77"><net_src comp="73" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="81"><net_src comp="61" pin="2"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="67" pin="2"/><net_sink comp="82" pin=0"/></net>

<net id="86"><net_src comp="82" pin="1"/><net_sink comp="40" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v20_V | {}
	Port: v21_V | {}
	Port: outp_V | {2 3 }
 - Input state : 
	Port: dataflow_parent_loop_proc49014 : v20_V | {2 3 }
	Port: dataflow_parent_loop_proc49014 : ii | {1 }
	Port: dataflow_parent_loop_proc49014 : v21_V | {2 3 }
	Port: dataflow_parent_loop_proc49014 : outp_V | {2 3 }
  - Chain level:
	State 1
	State 2
		icmp_ln66 : 1
		specdataflowpipeline_ln66 : 1
		add_ln66 : 1
		br_ln66 : 2
		call_ln66 : 1
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|---------|
| Operation|         Functional Unit         |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|---------|
|   call   | grp_dataflow_in_loop48615_fu_48 |    32   |  33.882 |   8130  |   1955  |
|----------|---------------------------------|---------|---------|---------|---------|
|   icmp   |         icmp_ln66_fu_61         |    0    |    0    |    0    |    8    |
|----------|---------------------------------|---------|---------|---------|---------|
|    add   |          add_ln66_fu_67         |    0    |    0    |    0    |    3    |
|----------|---------------------------------|---------|---------|---------|---------|
|   read   |        ii_read_read_fu_30       |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|   Total  |                                 |    32   |  33.882 |   8130  |   1966  |
|----------|---------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
| add_ln66_reg_82|    2   |
|icmp_ln66_reg_78|    1   |
| ii_read_reg_73 |    2   |
|    jj_reg_36   |    2   |
+----------------+--------+
|      Total     |    7   |
+----------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| jj_reg_36 |  p0  |   2  |   2  |    4   ||    9    |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |    4   ||  0.603  ||    9    |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   32   |   33   |  8130  |  1966  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |    7   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   32   |   34   |  8137  |  1975  |
+-----------+--------+--------+--------+--------+
