GowinSynthesis start
Running parser ...
Analyzing Verilog file '/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v'
Analyzing Verilog file '/home/user/VexRiscv/fpga_project/VexRiscv/src/ddr3_memory_interface/ddr3_memory_interface.v'
Compiling module 'Briey'("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":8)
Compiling module 'BufferCC'("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":12207)
Compiling module 'Axi4SharedOnChipRam'("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":11839)
Extracting RAM for identifier 'ram_symbol0'("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":11940)
Extracting RAM for identifier 'ram_symbol1'("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":11941)
Extracting RAM for identifier 'ram_symbol2'("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":11942)
Extracting RAM for identifier 'ram_symbol3'("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":11943)
Compiling module 'Axi4SharedSdramCtrl'("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":11362)
Compiling module 'SdramCtrl'("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":15165)
Compiling module 'StreamFifoLowLatency_3'("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":17333)
Compiling module 'StreamFifo_5'("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":17482)
Extracting RAM for identifier 'logic_ram'("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":17533)
Compiling module 'Axi4SharedToApb3Bridge'("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":11136)
Compiling module 'Apb3Gpio'("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":11044)
Compiling module 'BufferCC_6'("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":15146)
Compiling module 'PinsecTimerCtrl'("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":10573)
Compiling module 'BufferCC_4'("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":15118)
Compiling module 'Prescaler'("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":15095)
Compiling module 'Timer'("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":15049)
Compiling module 'Timer_1'("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":15003)
Compiling module 'InterruptCtrl'("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":14976)
Compiling module 'Apb3UartCtrl'("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":10154)
Compiling module 'UartCtrl'("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":14847)
Compiling module 'UartCtrlTx'("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":17093)
Compiling module 'UartCtrlRx'("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":16799)
Compiling module 'BufferCC_14'("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":17458)
Compiling module 'StreamFifo'("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":14693)
Extracting RAM for identifier 'logic_ram'("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":14741)
Compiling module 'Axi4VgaCtrl'("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":9804)
Compiling module 'VideoDma'("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":14209)
Compiling module 'StreamFifoCC'("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":16567)
Extracting RAM for identifier 'ram'("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":16649)
Compiling module 'BufferCC_11'("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":17434)
Compiling module 'BufferCC_12'("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":17410)
Compiling module 'BufferCC_13'("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":17386)
Compiling module 'BufferCC_10'("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":16548)
Compiling module 'BufferCC_3'("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":14190)
Compiling module 'VgaCtrl'("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":14064)
Compiling module 'PulseCCByToggle'("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":14011)
Compiling module 'BufferCC_8'("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":16524)
Compiling module 'BufferCC_9'("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":16500)
Compiling module 'VexRiscv'("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":4659)
Extracting RAM for identifier 'RegFilePlugin_regFile'("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":5929)
Compiling module 'InstructionCache'("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":13712)
Extracting RAM for identifier 'banks_0'("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":13819)
Extracting RAM for identifier 'ways_0_tags'("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":13820)
Compiling module 'DataCache'("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":12858)
Extracting RAM for identifier 'ways_0_tags'("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":13072)
Extracting RAM for identifier 'ways_0_data_symbol0'("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":13073)
Extracting RAM for identifier 'ways_0_data_symbol1'("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":13074)
Extracting RAM for identifier 'ways_0_data_symbol2'("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":13075)
Extracting RAM for identifier 'ways_0_data_symbol3'("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":13076)
WARN  (EX1998) : Net 'IBusCachedPlugin_cache_io_cpu_fetch_isRemoved' does not have a driver("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":4723)
WARN  (EX1998) : Net 'dataCache_1_io_cpu_writeBack_fence_SW' does not have a driver("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":4737)
WARN  (EX1998) : Net 'dataCache_1_io_cpu_writeBack_fence_SR' does not have a driver("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":4738)
WARN  (EX1998) : Net 'dataCache_1_io_cpu_writeBack_fence_SO' does not have a driver("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":4739)
WARN  (EX1998) : Net 'dataCache_1_io_cpu_writeBack_fence_SI' does not have a driver("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":4740)
WARN  (EX1998) : Net 'dataCache_1_io_cpu_writeBack_fence_PW' does not have a driver("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":4741)
WARN  (EX1998) : Net 'dataCache_1_io_cpu_writeBack_fence_PR' does not have a driver("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":4742)
WARN  (EX1998) : Net 'dataCache_1_io_cpu_writeBack_fence_PO' does not have a driver("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":4743)
WARN  (EX1998) : Net 'dataCache_1_io_cpu_writeBack_fence_PI' does not have a driver("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":4744)
WARN  (EX1998) : Net 'dataCache_1_io_cpu_writeBack_fence_FM[3]' does not have a driver("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":4745)
WARN  (EX1998) : Net 'IBusCachedPlugin_mmuBus_rsp_bypassTranslation' does not have a driver("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":5259)
WARN  (EX1998) : Net 'DBusCachedPlugin_mmuBus_rsp_bypassTranslation' does not have a driver("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":5274)
Compiling module 'BufferCC_2'("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":4640)
Compiling module 'JtagBridge'("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":3912)
Compiling module 'FlowCCUnsafeByToggle'("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":12786)
Compiling module 'BufferCC_7'("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":16474)
Compiling module 'SystemDebugger'("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":3825)
Compiling module 'Axi4ReadOnlyDecoder'("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":3642)
Compiling module 'Axi4ReadOnlyErrorSlave_1'("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":12727)
Compiling module 'Axi4SharedDecoder'("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":3274)
Compiling module 'Axi4SharedErrorSlave'("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":12638)
Compiling module 'Axi4ReadOnlyDecoder_1'("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":3127)
Compiling module 'Axi4ReadOnlyErrorSlave'("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":12581)
Compiling module 'Axi4SharedArbiter'("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":2799)
Compiling module 'StreamArbiter_2'("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":12487)
Compiling module 'StreamFifoLowLatency_2'("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":12452)
Compiling module 'StreamFifo_4'("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":16380)
Compiling module 'Axi4SharedArbiter_1'("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":2422)
Compiling module 'StreamArbiter_1'("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":12303)
Compiling module 'Axi4SharedArbiter_2'("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":2160)
Compiling module 'StreamArbiter'("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":12227)
Compiling module 'Apb3Decoder'("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":2108)
Compiling module 'Apb3Router'("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":1977)
WARN  (EX1998) : Net 'axi_core_cpu_dBus_rsp_payload_last' does not have a driver("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":53)
NOTE  (EX0101) : Current top module is "Briey"
WARN  (EX0211) : The output port "io_cpu_writeBack_exclusiveOk" of module "DataCache" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":12901)
WARN  (EX0211) : The output port "io_cpu_writesPending" of module "DataCache" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":12907)
WARN  (EX0211) : The output port "io_axi_r_payload_data[31]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":12737)
WARN  (EX0211) : The output port "io_axi_r_payload_data[30]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":12737)
WARN  (EX0211) : The output port "io_axi_r_payload_data[29]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":12737)
WARN  (EX0211) : The output port "io_axi_r_payload_data[28]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":12737)
WARN  (EX0211) : The output port "io_axi_r_payload_data[27]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":12737)
WARN  (EX0211) : The output port "io_axi_r_payload_data[26]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":12737)
WARN  (EX0211) : The output port "io_axi_r_payload_data[25]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":12737)
WARN  (EX0211) : The output port "io_axi_r_payload_data[24]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":12737)
WARN  (EX0211) : The output port "io_axi_r_payload_data[23]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":12737)
WARN  (EX0211) : The output port "io_axi_r_payload_data[22]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":12737)
WARN  (EX0211) : The output port "io_axi_r_payload_data[21]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":12737)
WARN  (EX0211) : The output port "io_axi_r_payload_data[20]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":12737)
WARN  (EX0211) : The output port "io_axi_r_payload_data[19]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":12737)
WARN  (EX0211) : The output port "io_axi_r_payload_data[18]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":12737)
WARN  (EX0211) : The output port "io_axi_r_payload_data[17]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":12737)
WARN  (EX0211) : The output port "io_axi_r_payload_data[16]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":12737)
WARN  (EX0211) : The output port "io_axi_r_payload_data[15]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":12737)
WARN  (EX0211) : The output port "io_axi_r_payload_data[14]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":12737)
WARN  (EX0211) : The output port "io_axi_r_payload_data[13]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":12737)
WARN  (EX0211) : The output port "io_axi_r_payload_data[12]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":12737)
WARN  (EX0211) : The output port "io_axi_r_payload_data[11]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":12737)
WARN  (EX0211) : The output port "io_axi_r_payload_data[10]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":12737)
WARN  (EX0211) : The output port "io_axi_r_payload_data[9]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":12737)
WARN  (EX0211) : The output port "io_axi_r_payload_data[8]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":12737)
WARN  (EX0211) : The output port "io_axi_r_payload_data[7]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":12737)
WARN  (EX0211) : The output port "io_axi_r_payload_data[6]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":12737)
WARN  (EX0211) : The output port "io_axi_r_payload_data[5]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":12737)
WARN  (EX0211) : The output port "io_axi_r_payload_data[4]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":12737)
WARN  (EX0211) : The output port "io_axi_r_payload_data[3]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":12737)
WARN  (EX0211) : The output port "io_axi_r_payload_data[2]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":12737)
WARN  (EX0211) : The output port "io_axi_r_payload_data[1]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":12737)
WARN  (EX0211) : The output port "io_axi_r_payload_data[0]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":12737)
WARN  (EX0211) : The output port "io_axi_r_payload_data[31]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":12657)
WARN  (EX0211) : The output port "io_axi_r_payload_data[30]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":12657)
WARN  (EX0211) : The output port "io_axi_r_payload_data[29]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":12657)
WARN  (EX0211) : The output port "io_axi_r_payload_data[28]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":12657)
WARN  (EX0211) : The output port "io_axi_r_payload_data[27]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":12657)
WARN  (EX0211) : The output port "io_axi_r_payload_data[26]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":12657)
WARN  (EX0211) : The output port "io_axi_r_payload_data[25]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":12657)
WARN  (EX0211) : The output port "io_axi_r_payload_data[24]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":12657)
WARN  (EX0211) : The output port "io_axi_r_payload_data[23]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":12657)
WARN  (EX0211) : The output port "io_axi_r_payload_data[22]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":12657)
WARN  (EX0211) : The output port "io_axi_r_payload_data[21]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":12657)
WARN  (EX0211) : The output port "io_axi_r_payload_data[20]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":12657)
WARN  (EX0211) : The output port "io_axi_r_payload_data[19]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":12657)
WARN  (EX0211) : The output port "io_axi_r_payload_data[18]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":12657)
WARN  (EX0211) : The output port "io_axi_r_payload_data[17]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":12657)
WARN  (EX0211) : The output port "io_axi_r_payload_data[16]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":12657)
WARN  (EX0211) : The output port "io_axi_r_payload_data[15]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":12657)
WARN  (EX0211) : The output port "io_axi_r_payload_data[14]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":12657)
WARN  (EX0211) : The output port "io_axi_r_payload_data[13]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":12657)
WARN  (EX0211) : The output port "io_axi_r_payload_data[12]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":12657)
WARN  (EX0211) : The output port "io_axi_r_payload_data[11]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":12657)
WARN  (EX0211) : The output port "io_axi_r_payload_data[10]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":12657)
WARN  (EX0211) : The output port "io_axi_r_payload_data[9]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":12657)
WARN  (EX0211) : The output port "io_axi_r_payload_data[8]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":12657)
WARN  (EX0211) : The output port "io_axi_r_payload_data[7]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":12657)
WARN  (EX0211) : The output port "io_axi_r_payload_data[6]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":12657)
WARN  (EX0211) : The output port "io_axi_r_payload_data[5]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":12657)
WARN  (EX0211) : The output port "io_axi_r_payload_data[4]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":12657)
WARN  (EX0211) : The output port "io_axi_r_payload_data[3]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":12657)
WARN  (EX0211) : The output port "io_axi_r_payload_data[2]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":12657)
WARN  (EX0211) : The output port "io_axi_r_payload_data[1]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":12657)
WARN  (EX0211) : The output port "io_axi_r_payload_data[0]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":12657)
WARN  (EX0211) : The output port "io_axi_r_payload_data[31]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":12591)
WARN  (EX0211) : The output port "io_axi_r_payload_data[30]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":12591)
WARN  (EX0211) : The output port "io_axi_r_payload_data[29]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":12591)
WARN  (EX0211) : The output port "io_axi_r_payload_data[28]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":12591)
WARN  (EX0211) : The output port "io_axi_r_payload_data[27]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":12591)
WARN  (EX0211) : The output port "io_axi_r_payload_data[26]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":12591)
WARN  (EX0211) : The output port "io_axi_r_payload_data[25]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":12591)
WARN  (EX0211) : The output port "io_axi_r_payload_data[24]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":12591)
WARN  (EX0211) : The output port "io_axi_r_payload_data[23]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":12591)
WARN  (EX0211) : The output port "io_axi_r_payload_data[22]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":12591)
WARN  (EX0211) : The output port "io_axi_r_payload_data[21]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":12591)
WARN  (EX0211) : The output port "io_axi_r_payload_data[20]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":12591)
WARN  (EX0211) : The output port "io_axi_r_payload_data[19]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":12591)
WARN  (EX0211) : The output port "io_axi_r_payload_data[18]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":12591)
WARN  (EX0211) : The output port "io_axi_r_payload_data[17]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":12591)
WARN  (EX0211) : The output port "io_axi_r_payload_data[16]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":12591)
WARN  (EX0211) : The output port "io_axi_r_payload_data[15]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":12591)
WARN  (EX0211) : The output port "io_axi_r_payload_data[14]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":12591)
WARN  (EX0211) : The output port "io_axi_r_payload_data[13]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":12591)
WARN  (EX0211) : The output port "io_axi_r_payload_data[12]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":12591)
WARN  (EX0211) : The output port "io_axi_r_payload_data[11]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":12591)
WARN  (EX0211) : The output port "io_axi_r_payload_data[10]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":12591)
WARN  (EX0211) : The output port "io_axi_r_payload_data[9]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":12591)
WARN  (EX0211) : The output port "io_axi_r_payload_data[8]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":12591)
WARN  (EX0211) : The output port "io_axi_r_payload_data[7]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":12591)
WARN  (EX0211) : The output port "io_axi_r_payload_data[6]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":12591)
WARN  (EX0211) : The output port "io_axi_r_payload_data[5]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":12591)
WARN  (EX0211) : The output port "io_axi_r_payload_data[4]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":12591)
WARN  (EX0211) : The output port "io_axi_r_payload_data[3]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":12591)
WARN  (EX0211) : The output port "io_axi_r_payload_data[2]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":12591)
WARN  (EX0211) : The output port "io_axi_r_payload_data[1]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":12591)
WARN  (EX0211) : The output port "io_axi_r_payload_data[0]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/user/VexRiscv/fpga_project/VexRiscv/src/Briey.v":12591)
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "/home/user/VexRiscv/fpga_project/VexRiscv/impl/gwsynthesis/VexRiscv.vg" completed
[100%] Generate report file "/home/user/VexRiscv/fpga_project/VexRiscv/impl/gwsynthesis/VexRiscv_syn.rpt.html" completed
GowinSynthesis finish
