EXP.NO: 06 

DATE: 30/04/2024

SIMULATE AND SYNTHESIS INVERTER USING CADENCE

AIM:  To Simulate and Synthesis Inverter using CADENCE

APPARATUS REQUIRED:
 Cadence Virtuoso
 
PROCEDURE: 

STEP:1 Cadence Virtuoso open procedere

STEP:2 Open MobaXterm

STEP:3 Click on Session (Top left Cornet)

STEP:4 Choose SSH

STEP:5 In Remote Host enter then on Password" Student@Cadence.Saveetha.in"

STEP:6 Type Exdg-open Hiphen, alles open Space New window will be opened (all is small)

STEP:7 Create a new folder

STEP:8 Right click on folder window open

STEP:9 Terminal Command window will be opened

STEP:10 In Command window type the following.

->pwod

->tcsh

->Spate â†’SEU Source / Cadence / Install /cshrc

->Welcome to Cadence tools suite"

->Virtuoso.

STEP:11 Analog design window will be opened

STEP:12 Analog design using Virtuoso

STEP:13 In Virtuoso 6.1.8-646

STEP:14 File New library library name"

STEP:15 Choose Attach to an existing technology library

STEP:16 Choose the folder where you. need to work

->ok gpak 180 Apply

STEP:17 File cell veew choose library Type coll name

STEP:18 Schematic windere will be opened

INVERTER:

![image](https://github.com/Karthikeyan8296/VLSI-EXP-6/assets/165583967/0bfab037-98c2-4183-af6b-b3c7d9f45984)

 

OUTPUT:
 
![Exp1](https://github.com/Karthikeyan8296/VLSI-EXP-6/assets/165583967/5d398013-c8e9-4dfa-9e36-213eef5e5293)



NAND:
 
![image](https://github.com/Karthikeyan8296/VLSI-EXP-6/assets/165583967/603d2812-0cd9-46fd-8247-2e6eaa12886d)


OUTPUT:

 
![Exp 2](https://github.com/Karthikeyan8296/VLSI-EXP-6/assets/165583967/bf191e59-3bf8-409d-a816-8ea89fb4c7a9)




NOR:

![image](https://github.com/Karthikeyan8296/VLSI-EXP-6/assets/165583967/5b8f312a-25b7-46a7-bb54-e32a8eb930ab)


OUTPUT:

![Exp 3 Karthik](https://github.com/Karthikeyan8296/VLSI-EXP-6/assets/165583967/1992bd54-0aef-46ee-8174-bb4d2af3ab4a)



RESULT:

The Simulate and Synthesis Inverter using CADENCE is successfully verified.
