// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
 * Device Tree Include file for Freescale Layerscape-1043A family SoC.
 *
 * Copyright 2014-2015 Freescale Semiconductor, Inc.
 *
 * Mingkai Hu <Mingkai.hu@freescale.com>
 */

/dts-v1/;
#include "fsl-ls1043a.dtsi"

/ {
	model = "LS1043A QDS Board";
	compatible = "fsl,ls1043a-qds", "fsl,ls1043a";

	aliases {
		crypto = &crypto;
		gpio0 = &gpio1;
		gpio1 = &gpio2;
		gpio2 = &gpio3;
		gpio3 = &gpio4;
		serial0 = &duart0;
		serial1 = &duart1;
		serial2 = &duart2;
		serial3 = &duart3;
/*
		sgmii_riser_s1_p1 = &sgmii_phy_s1_p1;
		sgmii_riser_s2_p1 = &sgmii_phy_s2_p1;
		sgmii_riser_s3_p1 = &sgmii_phy_s3_p1;
		sgmii_riser_s4_p1 = &sgmii_phy_s4_p1;
		qsgmii_s1_p1 = &qsgmii_phy_s1_p1;
		qsgmii_s1_p2 = &qsgmii_phy_s1_p2;
		qsgmii_s1_p3 = &qsgmii_phy_s1_p3;
		qsgmii_s1_p4 = &qsgmii_phy_s1_p4;
		qsgmii_s2_p1 = &qsgmii_phy_s2_p1;
		qsgmii_s2_p2 = &qsgmii_phy_s2_p2;
		qsgmii_s2_p3 = &qsgmii_phy_s2_p3;
		qsgmii_s2_p4 = &qsgmii_phy_s2_p4;
		emi1_slot1 = &ls1043mdio_s1;
		emi1_slot2 = &ls1043mdio_s2;
		emi1_slot3 = &ls1043mdio_s3;
		emi1_slot4 = &ls1043mdio_s4;
*/
	};

	chosen {
		stdout-path = "serial0:115200n8";
	};
};

&dspi0 {
	bus-num = <0>;
	status = "okay";

	flash@0 {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "sst25wf040b", "jedec,spi-nor";
		spi-cpol;
		spi-cpha;
		reg = <0>;
		spi-max-frequency = <10000000>;
	};

	flash@1 {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "en25s64", "jedec,spi-nor";
		spi-cpol;
		spi-cpha;
		reg = <1>;
		spi-max-frequency = <10000000>;
	};

	flash@2 {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "n25q512a", "jedec,spi-nor";
		reg = <2>;
		spi-max-frequency = <10000000>;
	};
};

&duart0 {
	status = "okay";
};

&duart1 {
	status = "okay";
};

&i2c0 {
	status = "okay";

	pca9547@77 {
		compatible = "nxp,pca9547";
		reg = <0x77>;
		#address-cells = <1>;
		#size-cells = <0>;

		i2c@2 {
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x2>;

			ina220@40 {
				compatible = "ti,ina220";
				reg = <0x40>;
				shunt-resistor = <1000>;
			};

			ina220@41 {
				compatible = "ti,ina220";
				reg = <0x41>;
				shunt-resistor = <1000>;
			};
		};

		i2c@3 {
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x3>;

			eeprom@56 {
				compatible = "atmel,24c512";
				reg = <0x56>;
			};

			eeprom@57 {
				compatible = "atmel,24c512";
				reg = <0x57>;
			};

			sa56004@4c {
				compatible = "nxp,sa56004";
				reg = <0x4c>;
			};

			rtc@51 {
				compatible = "nxp,pcf2129";
				reg = <0x51>;
			};
		};
	};
};

&qspi {
	num-cs = <1>;
	bus-num = <0>;
	status = "okay";

	qflash0: s25fs512s@0 {
		compatible = "spansion,m25p80";
		#address-cells = <1>;
		#size-cells = <1>;
		spi-max-frequency = <20000000>;
		m25p,fast-read;
		reg = <0>;
		spi-rx-bus-width = <4>;
		spi-tx-bus-width = <4>;
	};
};

#include "fsl-ls1043-post.dtsi"

&fman0 {
	ethernet@e0000 {
		phy-handle = <&qsgmii_phy1>;
		phy-connection-type = "qsgmii";
	};

	ethernet@e2000 {
		phy-handle = <&qsgmii_phy2>;
		phy-connection-type = "qsgmii";
	};

	ethernet@e4000 {
		phy-handle = <&rgmii_phy1>;
		phy-connection-type = "rgmii";
	};

	ethernet@e6000 {
		phy-handle = <&rgmii_phy2>;
		phy-connection-type = "rgmii";
	};

	ethernet@e8000 {
		phy-handle = <&qsgmii_phy3>;
		phy-connection-type = "qsgmii";
	};

	ethernet@ea000 {
		phy-handle = <&qsgmii_phy4>;
		phy-connection-type = "qsgmii";
	};

	/* fixed-link = <1 1 2500 0 0>; */
	ethernet@f0000 { /* DTSEC9/10GEC1 */
		phy-handle = <&sgmii_phy1>;
		phy-connection-type = "sgmii";
	};

	mdio@fc000 {

		sgmii_phy1: ethernet-phy@1 {
			reg = <0x1>;
		};

		rgmii_phy1: ethernet-phy@1 {
			reg = <0x1>;
		};

		rgmii_phy2: ethernet-phy@5 {
			reg = <0x5>;
		};

		qsgmii_phy1: ethernet-phy@8 {
			reg = <0x8>;
		};

		qsgmii_phy2: ethernet-phy@9 {
			reg = <0x9>;
		};

		qsgmii_phy3: ethernet-phy@a {
			reg = <0xa>;
		};

		qsgmii_phy4: ethernet-phy@b {
			reg = <0xb>;
		};
	};
};