# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../SIPO_Register_Behavioural.srcs/sources_1/new/SIPO_Register_Behavioural.vhd" \
"../../../../SIPO_Register_Behavioural.srcs/sim_1/imports/05_-_ShiftRegisterV2/top_sim.vhd" \

# Do not sort compile order
nosort
