// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_66 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
output  [12:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_320_p2;
reg   [0:0] icmp_ln86_reg_1302;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1302_pp0_iter1_reg;
reg   [0:0] icmp_ln86_reg_1302_pp0_iter2_reg;
reg   [0:0] icmp_ln86_reg_1302_pp0_iter3_reg;
wire   [0:0] icmp_ln86_972_fu_326_p2;
reg   [0:0] icmp_ln86_972_reg_1313;
wire   [0:0] icmp_ln86_973_fu_332_p2;
reg   [0:0] icmp_ln86_973_reg_1318;
reg   [0:0] icmp_ln86_973_reg_1318_pp0_iter1_reg;
reg   [0:0] icmp_ln86_973_reg_1318_pp0_iter2_reg;
wire   [0:0] icmp_ln86_974_fu_338_p2;
reg   [0:0] icmp_ln86_974_reg_1324;
wire   [0:0] icmp_ln86_975_fu_344_p2;
reg   [0:0] icmp_ln86_975_reg_1330;
reg   [0:0] icmp_ln86_975_reg_1330_pp0_iter1_reg;
wire   [0:0] icmp_ln86_976_fu_350_p2;
reg   [0:0] icmp_ln86_976_reg_1336;
reg   [0:0] icmp_ln86_976_reg_1336_pp0_iter1_reg;
reg   [0:0] icmp_ln86_976_reg_1336_pp0_iter2_reg;
reg   [0:0] icmp_ln86_976_reg_1336_pp0_iter3_reg;
wire   [0:0] icmp_ln86_977_fu_356_p2;
reg   [0:0] icmp_ln86_977_reg_1342;
reg   [0:0] icmp_ln86_977_reg_1342_pp0_iter1_reg;
reg   [0:0] icmp_ln86_977_reg_1342_pp0_iter2_reg;
reg   [0:0] icmp_ln86_977_reg_1342_pp0_iter3_reg;
reg   [0:0] icmp_ln86_977_reg_1342_pp0_iter4_reg;
wire   [0:0] icmp_ln86_978_fu_362_p2;
reg   [0:0] icmp_ln86_978_reg_1349;
wire   [0:0] icmp_ln86_979_fu_368_p2;
reg   [0:0] icmp_ln86_979_reg_1355;
reg   [0:0] icmp_ln86_979_reg_1355_pp0_iter1_reg;
wire   [0:0] icmp_ln86_980_fu_374_p2;
reg   [0:0] icmp_ln86_980_reg_1361;
reg   [0:0] icmp_ln86_980_reg_1361_pp0_iter1_reg;
reg   [0:0] icmp_ln86_980_reg_1361_pp0_iter2_reg;
wire   [0:0] icmp_ln86_981_fu_380_p2;
reg   [0:0] icmp_ln86_981_reg_1367;
reg   [0:0] icmp_ln86_981_reg_1367_pp0_iter1_reg;
reg   [0:0] icmp_ln86_981_reg_1367_pp0_iter2_reg;
reg   [0:0] icmp_ln86_981_reg_1367_pp0_iter3_reg;
wire   [0:0] icmp_ln86_982_fu_386_p2;
reg   [0:0] icmp_ln86_982_reg_1373;
reg   [0:0] icmp_ln86_982_reg_1373_pp0_iter1_reg;
reg   [0:0] icmp_ln86_982_reg_1373_pp0_iter2_reg;
reg   [0:0] icmp_ln86_982_reg_1373_pp0_iter3_reg;
wire   [0:0] icmp_ln86_983_fu_392_p2;
reg   [0:0] icmp_ln86_983_reg_1379;
reg   [0:0] icmp_ln86_983_reg_1379_pp0_iter1_reg;
reg   [0:0] icmp_ln86_983_reg_1379_pp0_iter2_reg;
reg   [0:0] icmp_ln86_983_reg_1379_pp0_iter3_reg;
reg   [0:0] icmp_ln86_983_reg_1379_pp0_iter4_reg;
wire   [0:0] icmp_ln86_984_fu_398_p2;
reg   [0:0] icmp_ln86_984_reg_1385;
reg   [0:0] icmp_ln86_984_reg_1385_pp0_iter1_reg;
reg   [0:0] icmp_ln86_984_reg_1385_pp0_iter2_reg;
reg   [0:0] icmp_ln86_984_reg_1385_pp0_iter3_reg;
reg   [0:0] icmp_ln86_984_reg_1385_pp0_iter4_reg;
reg   [0:0] icmp_ln86_984_reg_1385_pp0_iter5_reg;
wire   [0:0] icmp_ln86_985_fu_404_p2;
reg   [0:0] icmp_ln86_985_reg_1391;
reg   [0:0] icmp_ln86_985_reg_1391_pp0_iter1_reg;
reg   [0:0] icmp_ln86_985_reg_1391_pp0_iter2_reg;
reg   [0:0] icmp_ln86_985_reg_1391_pp0_iter3_reg;
reg   [0:0] icmp_ln86_985_reg_1391_pp0_iter4_reg;
reg   [0:0] icmp_ln86_985_reg_1391_pp0_iter5_reg;
reg   [0:0] icmp_ln86_985_reg_1391_pp0_iter6_reg;
wire   [0:0] icmp_ln86_986_fu_410_p2;
reg   [0:0] icmp_ln86_986_reg_1397;
reg   [0:0] icmp_ln86_986_reg_1397_pp0_iter1_reg;
wire   [0:0] icmp_ln86_987_fu_416_p2;
reg   [0:0] icmp_ln86_987_reg_1402;
wire   [0:0] icmp_ln86_988_fu_422_p2;
reg   [0:0] icmp_ln86_988_reg_1407;
reg   [0:0] icmp_ln86_988_reg_1407_pp0_iter1_reg;
wire   [0:0] icmp_ln86_989_fu_428_p2;
reg   [0:0] icmp_ln86_989_reg_1412;
reg   [0:0] icmp_ln86_989_reg_1412_pp0_iter1_reg;
wire   [0:0] icmp_ln86_990_fu_434_p2;
reg   [0:0] icmp_ln86_990_reg_1417;
reg   [0:0] icmp_ln86_990_reg_1417_pp0_iter1_reg;
reg   [0:0] icmp_ln86_990_reg_1417_pp0_iter2_reg;
wire   [0:0] icmp_ln86_991_fu_440_p2;
reg   [0:0] icmp_ln86_991_reg_1422;
reg   [0:0] icmp_ln86_991_reg_1422_pp0_iter1_reg;
reg   [0:0] icmp_ln86_991_reg_1422_pp0_iter2_reg;
wire   [0:0] icmp_ln86_992_fu_446_p2;
reg   [0:0] icmp_ln86_992_reg_1427;
reg   [0:0] icmp_ln86_992_reg_1427_pp0_iter1_reg;
reg   [0:0] icmp_ln86_992_reg_1427_pp0_iter2_reg;
wire   [0:0] icmp_ln86_993_fu_452_p2;
reg   [0:0] icmp_ln86_993_reg_1432;
reg   [0:0] icmp_ln86_993_reg_1432_pp0_iter1_reg;
reg   [0:0] icmp_ln86_993_reg_1432_pp0_iter2_reg;
reg   [0:0] icmp_ln86_993_reg_1432_pp0_iter3_reg;
wire   [0:0] icmp_ln86_994_fu_458_p2;
reg   [0:0] icmp_ln86_994_reg_1437;
reg   [0:0] icmp_ln86_994_reg_1437_pp0_iter1_reg;
reg   [0:0] icmp_ln86_994_reg_1437_pp0_iter2_reg;
reg   [0:0] icmp_ln86_994_reg_1437_pp0_iter3_reg;
wire   [0:0] icmp_ln86_995_fu_464_p2;
reg   [0:0] icmp_ln86_995_reg_1442;
reg   [0:0] icmp_ln86_995_reg_1442_pp0_iter1_reg;
reg   [0:0] icmp_ln86_995_reg_1442_pp0_iter2_reg;
reg   [0:0] icmp_ln86_995_reg_1442_pp0_iter3_reg;
wire   [0:0] icmp_ln86_996_fu_470_p2;
reg   [0:0] icmp_ln86_996_reg_1447;
reg   [0:0] icmp_ln86_996_reg_1447_pp0_iter1_reg;
reg   [0:0] icmp_ln86_996_reg_1447_pp0_iter2_reg;
reg   [0:0] icmp_ln86_996_reg_1447_pp0_iter3_reg;
reg   [0:0] icmp_ln86_996_reg_1447_pp0_iter4_reg;
wire   [0:0] icmp_ln86_997_fu_476_p2;
reg   [0:0] icmp_ln86_997_reg_1452;
reg   [0:0] icmp_ln86_997_reg_1452_pp0_iter1_reg;
reg   [0:0] icmp_ln86_997_reg_1452_pp0_iter2_reg;
reg   [0:0] icmp_ln86_997_reg_1452_pp0_iter3_reg;
reg   [0:0] icmp_ln86_997_reg_1452_pp0_iter4_reg;
wire   [0:0] icmp_ln86_998_fu_482_p2;
reg   [0:0] icmp_ln86_998_reg_1457;
reg   [0:0] icmp_ln86_998_reg_1457_pp0_iter1_reg;
reg   [0:0] icmp_ln86_998_reg_1457_pp0_iter2_reg;
reg   [0:0] icmp_ln86_998_reg_1457_pp0_iter3_reg;
reg   [0:0] icmp_ln86_998_reg_1457_pp0_iter4_reg;
reg   [0:0] icmp_ln86_998_reg_1457_pp0_iter5_reg;
wire   [0:0] icmp_ln86_999_fu_488_p2;
reg   [0:0] icmp_ln86_999_reg_1462;
reg   [0:0] icmp_ln86_999_reg_1462_pp0_iter1_reg;
reg   [0:0] icmp_ln86_999_reg_1462_pp0_iter2_reg;
reg   [0:0] icmp_ln86_999_reg_1462_pp0_iter3_reg;
reg   [0:0] icmp_ln86_999_reg_1462_pp0_iter4_reg;
reg   [0:0] icmp_ln86_999_reg_1462_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1000_fu_494_p2;
reg   [0:0] icmp_ln86_1000_reg_1467;
reg   [0:0] icmp_ln86_1000_reg_1467_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1000_reg_1467_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1000_reg_1467_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1000_reg_1467_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1000_reg_1467_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1000_reg_1467_pp0_iter6_reg;
wire   [0:0] and_ln102_fu_500_p2;
reg   [0:0] and_ln102_reg_1472;
reg   [0:0] and_ln102_reg_1472_pp0_iter1_reg;
reg   [0:0] and_ln102_reg_1472_pp0_iter2_reg;
wire   [0:0] and_ln104_fu_511_p2;
reg   [0:0] and_ln104_reg_1482;
wire   [0:0] and_ln102_1207_fu_516_p2;
reg   [0:0] and_ln102_1207_reg_1488;
wire   [0:0] and_ln104_176_fu_525_p2;
reg   [0:0] and_ln104_176_reg_1495;
wire   [0:0] and_ln102_1211_fu_530_p2;
reg   [0:0] and_ln102_1211_reg_1500;
wire   [0:0] and_ln102_1212_fu_540_p2;
reg   [0:0] and_ln102_1212_reg_1506;
wire   [0:0] or_ln117_fu_556_p2;
reg   [0:0] or_ln117_reg_1512;
wire   [0:0] xor_ln104_fu_562_p2;
reg   [0:0] xor_ln104_reg_1517;
wire   [0:0] and_ln102_1208_fu_567_p2;
reg   [0:0] and_ln102_1208_reg_1523;
wire   [0:0] and_ln104_177_fu_576_p2;
reg   [0:0] and_ln104_177_reg_1529;
reg   [0:0] and_ln104_177_reg_1529_pp0_iter3_reg;
wire   [0:0] and_ln102_1213_fu_586_p2;
reg   [0:0] and_ln102_1213_reg_1535;
wire   [3:0] select_ln117_955_fu_687_p3;
reg   [3:0] select_ln117_955_reg_1540;
wire   [0:0] or_ln117_856_fu_694_p2;
reg   [0:0] or_ln117_856_reg_1545;
wire   [0:0] and_ln102_1206_fu_699_p2;
reg   [0:0] and_ln102_1206_reg_1551;
wire   [0:0] and_ln104_175_fu_708_p2;
reg   [0:0] and_ln104_175_reg_1557;
reg   [0:0] and_ln104_175_reg_1557_pp0_iter4_reg;
wire   [0:0] and_ln102_1209_fu_713_p2;
reg   [0:0] and_ln102_1209_reg_1563;
wire   [0:0] and_ln102_1215_fu_727_p2;
reg   [0:0] and_ln102_1215_reg_1569;
wire   [0:0] or_ln117_860_fu_801_p2;
reg   [0:0] or_ln117_860_reg_1575;
wire   [3:0] select_ln117_961_fu_815_p3;
reg   [3:0] select_ln117_961_reg_1580;
wire   [0:0] and_ln104_178_fu_828_p2;
reg   [0:0] and_ln104_178_reg_1585;
wire   [0:0] and_ln102_1210_fu_833_p2;
reg   [0:0] and_ln102_1210_reg_1590;
reg   [0:0] and_ln102_1210_reg_1590_pp0_iter5_reg;
wire   [0:0] and_ln102_1216_fu_847_p2;
reg   [0:0] and_ln102_1216_reg_1597;
wire   [0:0] or_ln117_865_fu_930_p2;
reg   [0:0] or_ln117_865_reg_1602;
wire   [4:0] select_ln117_967_fu_942_p3;
reg   [4:0] select_ln117_967_reg_1607;
wire   [0:0] or_ln117_867_fu_950_p2;
reg   [0:0] or_ln117_867_reg_1612;
wire   [0:0] or_ln117_869_fu_956_p2;
reg   [0:0] or_ln117_869_reg_1618;
reg   [0:0] or_ln117_869_reg_1618_pp0_iter5_reg;
wire   [0:0] and_ln104_179_fu_965_p2;
reg   [0:0] and_ln104_179_reg_1626;
reg   [0:0] and_ln104_179_reg_1626_pp0_iter6_reg;
wire   [0:0] or_ln117_871_fu_1042_p2;
reg   [0:0] or_ln117_871_reg_1632;
wire   [4:0] select_ln117_973_fu_1055_p3;
reg   [4:0] select_ln117_973_reg_1637;
wire   [0:0] or_ln117_875_fu_1117_p2;
reg   [0:0] or_ln117_875_reg_1642;
wire   [4:0] select_ln117_977_fu_1131_p3;
reg   [4:0] select_ln117_977_reg_1647;
wire    ap_block_pp0_stage0;
wire   [0:0] xor_ln104_459_fu_506_p2;
wire   [0:0] xor_ln104_461_fu_520_p2;
wire   [0:0] xor_ln104_465_fu_535_p2;
wire   [0:0] and_ln102_1220_fu_545_p2;
wire   [0:0] and_ln102_1221_fu_550_p2;
wire   [0:0] xor_ln104_462_fu_571_p2;
wire   [0:0] xor_ln104_466_fu_581_p2;
wire   [0:0] and_ln102_1223_fu_599_p2;
wire   [0:0] and_ln102_1219_fu_591_p2;
wire   [0:0] xor_ln117_fu_609_p2;
wire   [1:0] zext_ln117_fu_615_p1;
wire   [1:0] select_ln117_fu_619_p3;
wire   [1:0] select_ln117_950_fu_626_p3;
wire   [0:0] and_ln102_1222_fu_595_p2;
wire   [2:0] zext_ln117_100_fu_633_p1;
wire   [0:0] or_ln117_852_fu_637_p2;
wire   [2:0] select_ln117_951_fu_642_p3;
wire   [0:0] or_ln117_853_fu_649_p2;
wire   [0:0] and_ln102_1224_fu_604_p2;
wire   [2:0] select_ln117_952_fu_653_p3;
wire   [0:0] or_ln117_854_fu_661_p2;
wire   [2:0] select_ln117_953_fu_667_p3;
wire   [2:0] select_ln117_954_fu_675_p3;
wire   [3:0] zext_ln117_101_fu_683_p1;
wire   [0:0] xor_ln104_460_fu_703_p2;
wire   [0:0] xor_ln104_467_fu_718_p2;
wire   [0:0] and_ln102_1226_fu_736_p2;
wire   [0:0] and_ln102_1214_fu_723_p2;
wire   [0:0] and_ln102_1225_fu_732_p2;
wire   [0:0] or_ln117_855_fu_751_p2;
wire   [0:0] and_ln102_1227_fu_741_p2;
wire   [3:0] select_ln117_956_fu_756_p3;
wire   [0:0] or_ln117_857_fu_763_p2;
wire   [3:0] select_ln117_957_fu_768_p3;
wire   [0:0] or_ln117_858_fu_775_p2;
wire   [0:0] and_ln102_1228_fu_746_p2;
wire   [3:0] select_ln117_958_fu_779_p3;
wire   [0:0] or_ln117_859_fu_787_p2;
wire   [3:0] select_ln117_959_fu_793_p3;
wire   [3:0] select_ln117_960_fu_807_p3;
wire   [0:0] xor_ln104_463_fu_823_p2;
wire   [0:0] xor_ln104_468_fu_837_p2;
wire   [0:0] and_ln102_1229_fu_852_p2;
wire   [0:0] xor_ln104_469_fu_842_p2;
wire   [0:0] and_ln102_1232_fu_866_p2;
wire   [0:0] and_ln102_1230_fu_857_p2;
wire   [0:0] or_ln117_861_fu_876_p2;
wire   [3:0] select_ln117_962_fu_881_p3;
wire   [0:0] and_ln102_1231_fu_862_p2;
wire   [4:0] zext_ln117_102_fu_888_p1;
wire   [0:0] or_ln117_862_fu_892_p2;
wire   [4:0] select_ln117_963_fu_897_p3;
wire   [0:0] or_ln117_863_fu_904_p2;
wire   [0:0] and_ln102_1233_fu_871_p2;
wire   [4:0] select_ln117_964_fu_908_p3;
wire   [0:0] or_ln117_864_fu_916_p2;
wire   [4:0] select_ln117_965_fu_922_p3;
wire   [4:0] select_ln117_966_fu_934_p3;
wire   [0:0] xor_ln104_464_fu_960_p2;
wire   [0:0] xor_ln104_470_fu_970_p2;
wire   [0:0] and_ln102_1235_fu_983_p2;
wire   [0:0] and_ln102_1217_fu_975_p2;
wire   [0:0] and_ln102_1234_fu_979_p2;
wire   [0:0] or_ln117_866_fu_998_p2;
wire   [0:0] and_ln102_1236_fu_988_p2;
wire   [4:0] select_ln117_968_fu_1003_p3;
wire   [0:0] or_ln117_868_fu_1010_p2;
wire   [4:0] select_ln117_969_fu_1015_p3;
wire   [0:0] and_ln102_1237_fu_993_p2;
wire   [4:0] select_ln117_970_fu_1022_p3;
wire   [0:0] or_ln117_870_fu_1030_p2;
wire   [4:0] select_ln117_971_fu_1035_p3;
wire   [4:0] select_ln117_972_fu_1047_p3;
wire   [0:0] xor_ln104_471_fu_1063_p2;
wire   [0:0] and_ln102_1238_fu_1072_p2;
wire   [0:0] and_ln102_1218_fu_1068_p2;
wire   [0:0] and_ln102_1239_fu_1077_p2;
wire   [0:0] or_ln117_872_fu_1087_p2;
wire   [0:0] or_ln117_873_fu_1092_p2;
wire   [0:0] and_ln102_1240_fu_1082_p2;
wire   [4:0] select_ln117_974_fu_1096_p3;
wire   [0:0] or_ln117_874_fu_1103_p2;
wire   [4:0] select_ln117_975_fu_1109_p3;
wire   [4:0] select_ln117_976_fu_1123_p3;
wire   [0:0] xor_ln104_472_fu_1139_p2;
wire   [0:0] and_ln102_1241_fu_1144_p2;
wire   [0:0] and_ln102_1242_fu_1149_p2;
wire   [0:0] or_ln117_876_fu_1154_p2;
wire   [12:0] agg_result_fu_1166_p65;
wire   [4:0] agg_result_fu_1166_p66;
wire   [12:0] agg_result_fu_1166_p67;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
wire   [4:0] agg_result_fu_1166_p1;
wire   [4:0] agg_result_fu_1166_p3;
wire   [4:0] agg_result_fu_1166_p5;
wire   [4:0] agg_result_fu_1166_p7;
wire   [4:0] agg_result_fu_1166_p9;
wire   [4:0] agg_result_fu_1166_p11;
wire   [4:0] agg_result_fu_1166_p13;
wire   [4:0] agg_result_fu_1166_p15;
wire   [4:0] agg_result_fu_1166_p17;
wire   [4:0] agg_result_fu_1166_p19;
wire   [4:0] agg_result_fu_1166_p21;
wire   [4:0] agg_result_fu_1166_p23;
wire   [4:0] agg_result_fu_1166_p25;
wire   [4:0] agg_result_fu_1166_p27;
wire   [4:0] agg_result_fu_1166_p29;
wire   [4:0] agg_result_fu_1166_p31;
wire  signed [4:0] agg_result_fu_1166_p33;
wire  signed [4:0] agg_result_fu_1166_p35;
wire  signed [4:0] agg_result_fu_1166_p37;
wire  signed [4:0] agg_result_fu_1166_p39;
wire  signed [4:0] agg_result_fu_1166_p41;
wire  signed [4:0] agg_result_fu_1166_p43;
wire  signed [4:0] agg_result_fu_1166_p45;
wire  signed [4:0] agg_result_fu_1166_p47;
wire  signed [4:0] agg_result_fu_1166_p49;
wire  signed [4:0] agg_result_fu_1166_p51;
wire  signed [4:0] agg_result_fu_1166_p53;
wire  signed [4:0] agg_result_fu_1166_p55;
wire  signed [4:0] agg_result_fu_1166_p57;
wire  signed [4:0] agg_result_fu_1166_p59;
wire  signed [4:0] agg_result_fu_1166_p61;
wire  signed [4:0] agg_result_fu_1166_p63;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_65_5_13_1_1_x9 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 13 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 13 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 13 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 13 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 13 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 13 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 13 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 13 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 13 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 13 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 13 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 13 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 13 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 13 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 13 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 13 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 13 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 13 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 13 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 13 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 13 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 13 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 13 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 13 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 13 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 13 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 13 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 13 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 13 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 13 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 13 ),
    .CASE31( 5'h1F ),
    .din31_WIDTH( 13 ),
    .def_WIDTH( 13 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
sparsemux_65_5_13_1_1_x9_U507(
    .din0(13'd1900),
    .din1(13'd365),
    .din2(13'd18),
    .din3(13'd339),
    .din4(13'd145),
    .din5(13'd8),
    .din6(13'd8125),
    .din7(13'd30),
    .din8(13'd7653),
    .din9(13'd264),
    .din10(13'd2295),
    .din11(13'd106),
    .din12(13'd91),
    .din13(13'd8040),
    .din14(13'd8008),
    .din15(13'd7758),
    .din16(13'd8026),
    .din17(13'd246),
    .din18(13'd7866),
    .din19(13'd8154),
    .din20(13'd95),
    .din21(13'd1818),
    .din22(13'd550),
    .din23(13'd7754),
    .din24(13'd8004),
    .din25(13'd7728),
    .din26(13'd211),
    .din27(13'd8169),
    .din28(13'd7897),
    .din29(13'd1258),
    .din30(13'd7853),
    .din31(13'd8057),
    .def(agg_result_fu_1166_p65),
    .sel(agg_result_fu_1166_p66),
    .dout(agg_result_fu_1166_p67)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_1206_reg_1551 <= and_ln102_1206_fu_699_p2;
        and_ln102_1207_reg_1488 <= and_ln102_1207_fu_516_p2;
        and_ln102_1208_reg_1523 <= and_ln102_1208_fu_567_p2;
        and_ln102_1209_reg_1563 <= and_ln102_1209_fu_713_p2;
        and_ln102_1210_reg_1590 <= and_ln102_1210_fu_833_p2;
        and_ln102_1210_reg_1590_pp0_iter5_reg <= and_ln102_1210_reg_1590;
        and_ln102_1211_reg_1500 <= and_ln102_1211_fu_530_p2;
        and_ln102_1212_reg_1506 <= and_ln102_1212_fu_540_p2;
        and_ln102_1213_reg_1535 <= and_ln102_1213_fu_586_p2;
        and_ln102_1215_reg_1569 <= and_ln102_1215_fu_727_p2;
        and_ln102_1216_reg_1597 <= and_ln102_1216_fu_847_p2;
        and_ln102_reg_1472 <= and_ln102_fu_500_p2;
        and_ln102_reg_1472_pp0_iter1_reg <= and_ln102_reg_1472;
        and_ln102_reg_1472_pp0_iter2_reg <= and_ln102_reg_1472_pp0_iter1_reg;
        and_ln104_175_reg_1557 <= and_ln104_175_fu_708_p2;
        and_ln104_175_reg_1557_pp0_iter4_reg <= and_ln104_175_reg_1557;
        and_ln104_176_reg_1495 <= and_ln104_176_fu_525_p2;
        and_ln104_177_reg_1529 <= and_ln104_177_fu_576_p2;
        and_ln104_177_reg_1529_pp0_iter3_reg <= and_ln104_177_reg_1529;
        and_ln104_178_reg_1585 <= and_ln104_178_fu_828_p2;
        and_ln104_179_reg_1626 <= and_ln104_179_fu_965_p2;
        and_ln104_179_reg_1626_pp0_iter6_reg <= and_ln104_179_reg_1626;
        and_ln104_reg_1482 <= and_ln104_fu_511_p2;
        icmp_ln86_1000_reg_1467 <= icmp_ln86_1000_fu_494_p2;
        icmp_ln86_1000_reg_1467_pp0_iter1_reg <= icmp_ln86_1000_reg_1467;
        icmp_ln86_1000_reg_1467_pp0_iter2_reg <= icmp_ln86_1000_reg_1467_pp0_iter1_reg;
        icmp_ln86_1000_reg_1467_pp0_iter3_reg <= icmp_ln86_1000_reg_1467_pp0_iter2_reg;
        icmp_ln86_1000_reg_1467_pp0_iter4_reg <= icmp_ln86_1000_reg_1467_pp0_iter3_reg;
        icmp_ln86_1000_reg_1467_pp0_iter5_reg <= icmp_ln86_1000_reg_1467_pp0_iter4_reg;
        icmp_ln86_1000_reg_1467_pp0_iter6_reg <= icmp_ln86_1000_reg_1467_pp0_iter5_reg;
        icmp_ln86_972_reg_1313 <= icmp_ln86_972_fu_326_p2;
        icmp_ln86_973_reg_1318 <= icmp_ln86_973_fu_332_p2;
        icmp_ln86_973_reg_1318_pp0_iter1_reg <= icmp_ln86_973_reg_1318;
        icmp_ln86_973_reg_1318_pp0_iter2_reg <= icmp_ln86_973_reg_1318_pp0_iter1_reg;
        icmp_ln86_974_reg_1324 <= icmp_ln86_974_fu_338_p2;
        icmp_ln86_975_reg_1330 <= icmp_ln86_975_fu_344_p2;
        icmp_ln86_975_reg_1330_pp0_iter1_reg <= icmp_ln86_975_reg_1330;
        icmp_ln86_976_reg_1336 <= icmp_ln86_976_fu_350_p2;
        icmp_ln86_976_reg_1336_pp0_iter1_reg <= icmp_ln86_976_reg_1336;
        icmp_ln86_976_reg_1336_pp0_iter2_reg <= icmp_ln86_976_reg_1336_pp0_iter1_reg;
        icmp_ln86_976_reg_1336_pp0_iter3_reg <= icmp_ln86_976_reg_1336_pp0_iter2_reg;
        icmp_ln86_977_reg_1342 <= icmp_ln86_977_fu_356_p2;
        icmp_ln86_977_reg_1342_pp0_iter1_reg <= icmp_ln86_977_reg_1342;
        icmp_ln86_977_reg_1342_pp0_iter2_reg <= icmp_ln86_977_reg_1342_pp0_iter1_reg;
        icmp_ln86_977_reg_1342_pp0_iter3_reg <= icmp_ln86_977_reg_1342_pp0_iter2_reg;
        icmp_ln86_977_reg_1342_pp0_iter4_reg <= icmp_ln86_977_reg_1342_pp0_iter3_reg;
        icmp_ln86_978_reg_1349 <= icmp_ln86_978_fu_362_p2;
        icmp_ln86_979_reg_1355 <= icmp_ln86_979_fu_368_p2;
        icmp_ln86_979_reg_1355_pp0_iter1_reg <= icmp_ln86_979_reg_1355;
        icmp_ln86_980_reg_1361 <= icmp_ln86_980_fu_374_p2;
        icmp_ln86_980_reg_1361_pp0_iter1_reg <= icmp_ln86_980_reg_1361;
        icmp_ln86_980_reg_1361_pp0_iter2_reg <= icmp_ln86_980_reg_1361_pp0_iter1_reg;
        icmp_ln86_981_reg_1367 <= icmp_ln86_981_fu_380_p2;
        icmp_ln86_981_reg_1367_pp0_iter1_reg <= icmp_ln86_981_reg_1367;
        icmp_ln86_981_reg_1367_pp0_iter2_reg <= icmp_ln86_981_reg_1367_pp0_iter1_reg;
        icmp_ln86_981_reg_1367_pp0_iter3_reg <= icmp_ln86_981_reg_1367_pp0_iter2_reg;
        icmp_ln86_982_reg_1373 <= icmp_ln86_982_fu_386_p2;
        icmp_ln86_982_reg_1373_pp0_iter1_reg <= icmp_ln86_982_reg_1373;
        icmp_ln86_982_reg_1373_pp0_iter2_reg <= icmp_ln86_982_reg_1373_pp0_iter1_reg;
        icmp_ln86_982_reg_1373_pp0_iter3_reg <= icmp_ln86_982_reg_1373_pp0_iter2_reg;
        icmp_ln86_983_reg_1379 <= icmp_ln86_983_fu_392_p2;
        icmp_ln86_983_reg_1379_pp0_iter1_reg <= icmp_ln86_983_reg_1379;
        icmp_ln86_983_reg_1379_pp0_iter2_reg <= icmp_ln86_983_reg_1379_pp0_iter1_reg;
        icmp_ln86_983_reg_1379_pp0_iter3_reg <= icmp_ln86_983_reg_1379_pp0_iter2_reg;
        icmp_ln86_983_reg_1379_pp0_iter4_reg <= icmp_ln86_983_reg_1379_pp0_iter3_reg;
        icmp_ln86_984_reg_1385 <= icmp_ln86_984_fu_398_p2;
        icmp_ln86_984_reg_1385_pp0_iter1_reg <= icmp_ln86_984_reg_1385;
        icmp_ln86_984_reg_1385_pp0_iter2_reg <= icmp_ln86_984_reg_1385_pp0_iter1_reg;
        icmp_ln86_984_reg_1385_pp0_iter3_reg <= icmp_ln86_984_reg_1385_pp0_iter2_reg;
        icmp_ln86_984_reg_1385_pp0_iter4_reg <= icmp_ln86_984_reg_1385_pp0_iter3_reg;
        icmp_ln86_984_reg_1385_pp0_iter5_reg <= icmp_ln86_984_reg_1385_pp0_iter4_reg;
        icmp_ln86_985_reg_1391 <= icmp_ln86_985_fu_404_p2;
        icmp_ln86_985_reg_1391_pp0_iter1_reg <= icmp_ln86_985_reg_1391;
        icmp_ln86_985_reg_1391_pp0_iter2_reg <= icmp_ln86_985_reg_1391_pp0_iter1_reg;
        icmp_ln86_985_reg_1391_pp0_iter3_reg <= icmp_ln86_985_reg_1391_pp0_iter2_reg;
        icmp_ln86_985_reg_1391_pp0_iter4_reg <= icmp_ln86_985_reg_1391_pp0_iter3_reg;
        icmp_ln86_985_reg_1391_pp0_iter5_reg <= icmp_ln86_985_reg_1391_pp0_iter4_reg;
        icmp_ln86_985_reg_1391_pp0_iter6_reg <= icmp_ln86_985_reg_1391_pp0_iter5_reg;
        icmp_ln86_986_reg_1397 <= icmp_ln86_986_fu_410_p2;
        icmp_ln86_986_reg_1397_pp0_iter1_reg <= icmp_ln86_986_reg_1397;
        icmp_ln86_987_reg_1402 <= icmp_ln86_987_fu_416_p2;
        icmp_ln86_988_reg_1407 <= icmp_ln86_988_fu_422_p2;
        icmp_ln86_988_reg_1407_pp0_iter1_reg <= icmp_ln86_988_reg_1407;
        icmp_ln86_989_reg_1412 <= icmp_ln86_989_fu_428_p2;
        icmp_ln86_989_reg_1412_pp0_iter1_reg <= icmp_ln86_989_reg_1412;
        icmp_ln86_990_reg_1417 <= icmp_ln86_990_fu_434_p2;
        icmp_ln86_990_reg_1417_pp0_iter1_reg <= icmp_ln86_990_reg_1417;
        icmp_ln86_990_reg_1417_pp0_iter2_reg <= icmp_ln86_990_reg_1417_pp0_iter1_reg;
        icmp_ln86_991_reg_1422 <= icmp_ln86_991_fu_440_p2;
        icmp_ln86_991_reg_1422_pp0_iter1_reg <= icmp_ln86_991_reg_1422;
        icmp_ln86_991_reg_1422_pp0_iter2_reg <= icmp_ln86_991_reg_1422_pp0_iter1_reg;
        icmp_ln86_992_reg_1427 <= icmp_ln86_992_fu_446_p2;
        icmp_ln86_992_reg_1427_pp0_iter1_reg <= icmp_ln86_992_reg_1427;
        icmp_ln86_992_reg_1427_pp0_iter2_reg <= icmp_ln86_992_reg_1427_pp0_iter1_reg;
        icmp_ln86_993_reg_1432 <= icmp_ln86_993_fu_452_p2;
        icmp_ln86_993_reg_1432_pp0_iter1_reg <= icmp_ln86_993_reg_1432;
        icmp_ln86_993_reg_1432_pp0_iter2_reg <= icmp_ln86_993_reg_1432_pp0_iter1_reg;
        icmp_ln86_993_reg_1432_pp0_iter3_reg <= icmp_ln86_993_reg_1432_pp0_iter2_reg;
        icmp_ln86_994_reg_1437 <= icmp_ln86_994_fu_458_p2;
        icmp_ln86_994_reg_1437_pp0_iter1_reg <= icmp_ln86_994_reg_1437;
        icmp_ln86_994_reg_1437_pp0_iter2_reg <= icmp_ln86_994_reg_1437_pp0_iter1_reg;
        icmp_ln86_994_reg_1437_pp0_iter3_reg <= icmp_ln86_994_reg_1437_pp0_iter2_reg;
        icmp_ln86_995_reg_1442 <= icmp_ln86_995_fu_464_p2;
        icmp_ln86_995_reg_1442_pp0_iter1_reg <= icmp_ln86_995_reg_1442;
        icmp_ln86_995_reg_1442_pp0_iter2_reg <= icmp_ln86_995_reg_1442_pp0_iter1_reg;
        icmp_ln86_995_reg_1442_pp0_iter3_reg <= icmp_ln86_995_reg_1442_pp0_iter2_reg;
        icmp_ln86_996_reg_1447 <= icmp_ln86_996_fu_470_p2;
        icmp_ln86_996_reg_1447_pp0_iter1_reg <= icmp_ln86_996_reg_1447;
        icmp_ln86_996_reg_1447_pp0_iter2_reg <= icmp_ln86_996_reg_1447_pp0_iter1_reg;
        icmp_ln86_996_reg_1447_pp0_iter3_reg <= icmp_ln86_996_reg_1447_pp0_iter2_reg;
        icmp_ln86_996_reg_1447_pp0_iter4_reg <= icmp_ln86_996_reg_1447_pp0_iter3_reg;
        icmp_ln86_997_reg_1452 <= icmp_ln86_997_fu_476_p2;
        icmp_ln86_997_reg_1452_pp0_iter1_reg <= icmp_ln86_997_reg_1452;
        icmp_ln86_997_reg_1452_pp0_iter2_reg <= icmp_ln86_997_reg_1452_pp0_iter1_reg;
        icmp_ln86_997_reg_1452_pp0_iter3_reg <= icmp_ln86_997_reg_1452_pp0_iter2_reg;
        icmp_ln86_997_reg_1452_pp0_iter4_reg <= icmp_ln86_997_reg_1452_pp0_iter3_reg;
        icmp_ln86_998_reg_1457 <= icmp_ln86_998_fu_482_p2;
        icmp_ln86_998_reg_1457_pp0_iter1_reg <= icmp_ln86_998_reg_1457;
        icmp_ln86_998_reg_1457_pp0_iter2_reg <= icmp_ln86_998_reg_1457_pp0_iter1_reg;
        icmp_ln86_998_reg_1457_pp0_iter3_reg <= icmp_ln86_998_reg_1457_pp0_iter2_reg;
        icmp_ln86_998_reg_1457_pp0_iter4_reg <= icmp_ln86_998_reg_1457_pp0_iter3_reg;
        icmp_ln86_998_reg_1457_pp0_iter5_reg <= icmp_ln86_998_reg_1457_pp0_iter4_reg;
        icmp_ln86_999_reg_1462 <= icmp_ln86_999_fu_488_p2;
        icmp_ln86_999_reg_1462_pp0_iter1_reg <= icmp_ln86_999_reg_1462;
        icmp_ln86_999_reg_1462_pp0_iter2_reg <= icmp_ln86_999_reg_1462_pp0_iter1_reg;
        icmp_ln86_999_reg_1462_pp0_iter3_reg <= icmp_ln86_999_reg_1462_pp0_iter2_reg;
        icmp_ln86_999_reg_1462_pp0_iter4_reg <= icmp_ln86_999_reg_1462_pp0_iter3_reg;
        icmp_ln86_999_reg_1462_pp0_iter5_reg <= icmp_ln86_999_reg_1462_pp0_iter4_reg;
        icmp_ln86_reg_1302 <= icmp_ln86_fu_320_p2;
        icmp_ln86_reg_1302_pp0_iter1_reg <= icmp_ln86_reg_1302;
        icmp_ln86_reg_1302_pp0_iter2_reg <= icmp_ln86_reg_1302_pp0_iter1_reg;
        icmp_ln86_reg_1302_pp0_iter3_reg <= icmp_ln86_reg_1302_pp0_iter2_reg;
        or_ln117_856_reg_1545 <= or_ln117_856_fu_694_p2;
        or_ln117_860_reg_1575 <= or_ln117_860_fu_801_p2;
        or_ln117_865_reg_1602 <= or_ln117_865_fu_930_p2;
        or_ln117_867_reg_1612 <= or_ln117_867_fu_950_p2;
        or_ln117_869_reg_1618 <= or_ln117_869_fu_956_p2;
        or_ln117_869_reg_1618_pp0_iter5_reg <= or_ln117_869_reg_1618;
        or_ln117_871_reg_1632 <= or_ln117_871_fu_1042_p2;
        or_ln117_875_reg_1642 <= or_ln117_875_fu_1117_p2;
        or_ln117_reg_1512 <= or_ln117_fu_556_p2;
        select_ln117_955_reg_1540 <= select_ln117_955_fu_687_p3;
        select_ln117_961_reg_1580 <= select_ln117_961_fu_815_p3;
        select_ln117_967_reg_1607 <= select_ln117_967_fu_942_p3;
        select_ln117_973_reg_1637 <= select_ln117_973_fu_1055_p3;
        select_ln117_977_reg_1647 <= select_ln117_977_fu_1131_p3;
        xor_ln104_reg_1517 <= xor_ln104_fu_562_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read1_int_reg <= p_read1;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign agg_result_fu_1166_p65 = 'bx;

assign agg_result_fu_1166_p66 = ((or_ln117_876_fu_1154_p2[0:0] == 1'b1) ? select_ln117_977_reg_1647 : 5'd31);

assign and_ln102_1206_fu_699_p2 = (xor_ln104_reg_1517 & icmp_ln86_973_reg_1318_pp0_iter2_reg);

assign and_ln102_1207_fu_516_p2 = (icmp_ln86_974_reg_1324 & and_ln102_reg_1472);

assign and_ln102_1208_fu_567_p2 = (icmp_ln86_975_reg_1330_pp0_iter1_reg & and_ln104_reg_1482);

assign and_ln102_1209_fu_713_p2 = (icmp_ln86_976_reg_1336_pp0_iter2_reg & and_ln102_1206_fu_699_p2);

assign and_ln102_1210_fu_833_p2 = (icmp_ln86_977_reg_1342_pp0_iter3_reg & and_ln104_175_reg_1557);

assign and_ln102_1211_fu_530_p2 = (icmp_ln86_978_reg_1349 & and_ln102_1207_fu_516_p2);

assign and_ln102_1212_fu_540_p2 = (icmp_ln86_979_reg_1355 & and_ln104_176_fu_525_p2);

assign and_ln102_1213_fu_586_p2 = (icmp_ln86_980_reg_1361_pp0_iter1_reg & and_ln102_1208_fu_567_p2);

assign and_ln102_1214_fu_723_p2 = (icmp_ln86_981_reg_1367_pp0_iter2_reg & and_ln104_177_reg_1529);

assign and_ln102_1215_fu_727_p2 = (icmp_ln86_982_reg_1373_pp0_iter2_reg & and_ln102_1209_fu_713_p2);

assign and_ln102_1216_fu_847_p2 = (icmp_ln86_983_reg_1379_pp0_iter3_reg & and_ln104_178_fu_828_p2);

assign and_ln102_1217_fu_975_p2 = (icmp_ln86_984_reg_1385_pp0_iter4_reg & and_ln102_1210_reg_1590);

assign and_ln102_1218_fu_1068_p2 = (icmp_ln86_985_reg_1391_pp0_iter5_reg & and_ln104_179_reg_1626);

assign and_ln102_1219_fu_591_p2 = (icmp_ln86_986_reg_1397_pp0_iter1_reg & and_ln102_1211_reg_1500);

assign and_ln102_1220_fu_545_p2 = (xor_ln104_465_fu_535_p2 & icmp_ln86_987_reg_1402);

assign and_ln102_1221_fu_550_p2 = (and_ln102_1220_fu_545_p2 & and_ln102_1207_fu_516_p2);

assign and_ln102_1222_fu_595_p2 = (icmp_ln86_988_reg_1407_pp0_iter1_reg & and_ln102_1212_reg_1506);

assign and_ln102_1223_fu_599_p2 = (xor_ln104_466_fu_581_p2 & icmp_ln86_989_reg_1412_pp0_iter1_reg);

assign and_ln102_1224_fu_604_p2 = (and_ln104_176_reg_1495 & and_ln102_1223_fu_599_p2);

assign and_ln102_1225_fu_732_p2 = (icmp_ln86_990_reg_1417_pp0_iter2_reg & and_ln102_1213_reg_1535);

assign and_ln102_1226_fu_736_p2 = (xor_ln104_467_fu_718_p2 & icmp_ln86_991_reg_1422_pp0_iter2_reg);

assign and_ln102_1227_fu_741_p2 = (and_ln102_1226_fu_736_p2 & and_ln102_1208_reg_1523);

assign and_ln102_1228_fu_746_p2 = (icmp_ln86_992_reg_1427_pp0_iter2_reg & and_ln102_1214_fu_723_p2);

assign and_ln102_1229_fu_852_p2 = (xor_ln104_468_fu_837_p2 & icmp_ln86_993_reg_1432_pp0_iter3_reg);

assign and_ln102_1230_fu_857_p2 = (and_ln104_177_reg_1529_pp0_iter3_reg & and_ln102_1229_fu_852_p2);

assign and_ln102_1231_fu_862_p2 = (icmp_ln86_994_reg_1437_pp0_iter3_reg & and_ln102_1215_reg_1569);

assign and_ln102_1232_fu_866_p2 = (xor_ln104_469_fu_842_p2 & icmp_ln86_995_reg_1442_pp0_iter3_reg);

assign and_ln102_1233_fu_871_p2 = (and_ln102_1232_fu_866_p2 & and_ln102_1209_reg_1563);

assign and_ln102_1234_fu_979_p2 = (icmp_ln86_977_reg_1342_pp0_iter4_reg & and_ln102_1216_reg_1597);

assign and_ln102_1235_fu_983_p2 = (xor_ln104_470_fu_970_p2 & icmp_ln86_996_reg_1447_pp0_iter4_reg);

assign and_ln102_1236_fu_988_p2 = (and_ln104_178_reg_1585 & and_ln102_1235_fu_983_p2);

assign and_ln102_1237_fu_993_p2 = (icmp_ln86_997_reg_1452_pp0_iter4_reg & and_ln102_1217_fu_975_p2);

assign and_ln102_1238_fu_1072_p2 = (xor_ln104_471_fu_1063_p2 & icmp_ln86_998_reg_1457_pp0_iter5_reg);

assign and_ln102_1239_fu_1077_p2 = (and_ln102_1238_fu_1072_p2 & and_ln102_1210_reg_1590_pp0_iter5_reg);

assign and_ln102_1240_fu_1082_p2 = (icmp_ln86_999_reg_1462_pp0_iter5_reg & and_ln102_1218_fu_1068_p2);

assign and_ln102_1241_fu_1144_p2 = (xor_ln104_472_fu_1139_p2 & icmp_ln86_1000_reg_1467_pp0_iter6_reg);

assign and_ln102_1242_fu_1149_p2 = (and_ln104_179_reg_1626_pp0_iter6_reg & and_ln102_1241_fu_1144_p2);

assign and_ln102_fu_500_p2 = (icmp_ln86_fu_320_p2 & icmp_ln86_972_fu_326_p2);

assign and_ln104_175_fu_708_p2 = (xor_ln104_reg_1517 & xor_ln104_460_fu_703_p2);

assign and_ln104_176_fu_525_p2 = (xor_ln104_461_fu_520_p2 & and_ln102_reg_1472);

assign and_ln104_177_fu_576_p2 = (xor_ln104_462_fu_571_p2 & and_ln104_reg_1482);

assign and_ln104_178_fu_828_p2 = (xor_ln104_463_fu_823_p2 & and_ln102_1206_reg_1551);

assign and_ln104_179_fu_965_p2 = (xor_ln104_464_fu_960_p2 & and_ln104_175_reg_1557_pp0_iter4_reg);

assign and_ln104_fu_511_p2 = (xor_ln104_459_fu_506_p2 & icmp_ln86_reg_1302);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = agg_result_fu_1166_p67;

assign icmp_ln86_1000_fu_494_p2 = (($signed(p_read8_int_reg) < $signed(18'd1389)) ? 1'b1 : 1'b0);

assign icmp_ln86_972_fu_326_p2 = (($signed(p_read6_int_reg) < $signed(18'd1820)) ? 1'b1 : 1'b0);

assign icmp_ln86_973_fu_332_p2 = (($signed(p_read7_int_reg) < $signed(18'd609)) ? 1'b1 : 1'b0);

assign icmp_ln86_974_fu_338_p2 = (($signed(p_read1_int_reg) < $signed(18'd260798)) ? 1'b1 : 1'b0);

assign icmp_ln86_975_fu_344_p2 = (($signed(p_read1_int_reg) < $signed(18'd260905)) ? 1'b1 : 1'b0);

assign icmp_ln86_976_fu_350_p2 = (($signed(p_read10_int_reg) < $signed(18'd3361)) ? 1'b1 : 1'b0);

assign icmp_ln86_977_fu_356_p2 = (($signed(p_read11_int_reg) < $signed(18'd1918)) ? 1'b1 : 1'b0);

assign icmp_ln86_978_fu_362_p2 = (($signed(p_read2_int_reg) < $signed(18'd836)) ? 1'b1 : 1'b0);

assign icmp_ln86_979_fu_368_p2 = (($signed(p_read2_int_reg) < $signed(18'd468)) ? 1'b1 : 1'b0);

assign icmp_ln86_980_fu_374_p2 = (($signed(p_read8_int_reg) < $signed(18'd2515)) ? 1'b1 : 1'b0);

assign icmp_ln86_981_fu_380_p2 = (($signed(p_read11_int_reg) < $signed(18'd501)) ? 1'b1 : 1'b0);

assign icmp_ln86_982_fu_386_p2 = (($signed(p_read3_int_reg) < $signed(18'd86)) ? 1'b1 : 1'b0);

assign icmp_ln86_983_fu_392_p2 = (($signed(p_read10_int_reg) < $signed(18'd3611)) ? 1'b1 : 1'b0);

assign icmp_ln86_984_fu_398_p2 = (($signed(p_read3_int_reg) < $signed(18'd261536)) ? 1'b1 : 1'b0);

assign icmp_ln86_985_fu_404_p2 = (($signed(p_read9_int_reg) < $signed(18'd215)) ? 1'b1 : 1'b0);

assign icmp_ln86_986_fu_410_p2 = (($signed(p_read4_int_reg) < $signed(18'd261776)) ? 1'b1 : 1'b0);

assign icmp_ln86_987_fu_416_p2 = (($signed(p_read10_int_reg) < $signed(18'd237)) ? 1'b1 : 1'b0);

assign icmp_ln86_988_fu_422_p2 = (($signed(p_read1_int_reg) < $signed(18'd261947)) ? 1'b1 : 1'b0);

assign icmp_ln86_989_fu_428_p2 = (($signed(p_read10_int_reg) < $signed(18'd111)) ? 1'b1 : 1'b0);

assign icmp_ln86_990_fu_434_p2 = (($signed(p_read7_int_reg) < $signed(18'd1822)) ? 1'b1 : 1'b0);

assign icmp_ln86_991_fu_440_p2 = (($signed(p_read3_int_reg) < $signed(18'd261361)) ? 1'b1 : 1'b0);

assign icmp_ln86_992_fu_446_p2 = (($signed(p_read1_int_reg) < $signed(18'd261499)) ? 1'b1 : 1'b0);

assign icmp_ln86_993_fu_452_p2 = (($signed(p_read1_int_reg) < $signed(18'd261231)) ? 1'b1 : 1'b0);

assign icmp_ln86_994_fu_458_p2 = (($signed(p_read8_int_reg) < $signed(18'd381)) ? 1'b1 : 1'b0);

assign icmp_ln86_995_fu_464_p2 = (($signed(p_read1_int_reg) < $signed(18'd261725)) ? 1'b1 : 1'b0);

assign icmp_ln86_996_fu_470_p2 = (($signed(p_read9_int_reg) < $signed(18'd262131)) ? 1'b1 : 1'b0);

assign icmp_ln86_997_fu_476_p2 = (($signed(p_read10_int_reg) < $signed(18'd261324)) ? 1'b1 : 1'b0);

assign icmp_ln86_998_fu_482_p2 = (($signed(p_read1_int_reg) < $signed(18'd260512)) ? 1'b1 : 1'b0);

assign icmp_ln86_999_fu_488_p2 = (($signed(p_read5_int_reg) < $signed(18'd261660)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_320_p2 = (($signed(p_read11_int_reg) < $signed(18'd1115)) ? 1'b1 : 1'b0);

assign or_ln117_852_fu_637_p2 = (and_ln102_1222_fu_595_p2 | and_ln102_1207_reg_1488);

assign or_ln117_853_fu_649_p2 = (and_ln102_1212_reg_1506 | and_ln102_1207_reg_1488);

assign or_ln117_854_fu_661_p2 = (or_ln117_853_fu_649_p2 | and_ln102_1224_fu_604_p2);

assign or_ln117_855_fu_751_p2 = (and_ln102_reg_1472_pp0_iter2_reg | and_ln102_1225_fu_732_p2);

assign or_ln117_856_fu_694_p2 = (and_ln102_reg_1472_pp0_iter1_reg | and_ln102_1213_fu_586_p2);

assign or_ln117_857_fu_763_p2 = (or_ln117_856_reg_1545 | and_ln102_1227_fu_741_p2);

assign or_ln117_858_fu_775_p2 = (and_ln102_reg_1472_pp0_iter2_reg | and_ln102_1208_reg_1523);

assign or_ln117_859_fu_787_p2 = (or_ln117_858_fu_775_p2 | and_ln102_1228_fu_746_p2);

assign or_ln117_860_fu_801_p2 = (or_ln117_858_fu_775_p2 | and_ln102_1214_fu_723_p2);

assign or_ln117_861_fu_876_p2 = (or_ln117_860_reg_1575 | and_ln102_1230_fu_857_p2);

assign or_ln117_862_fu_892_p2 = (icmp_ln86_reg_1302_pp0_iter3_reg | and_ln102_1231_fu_862_p2);

assign or_ln117_863_fu_904_p2 = (icmp_ln86_reg_1302_pp0_iter3_reg | and_ln102_1215_reg_1569);

assign or_ln117_864_fu_916_p2 = (or_ln117_863_fu_904_p2 | and_ln102_1233_fu_871_p2);

assign or_ln117_865_fu_930_p2 = (icmp_ln86_reg_1302_pp0_iter3_reg | and_ln102_1209_reg_1563);

assign or_ln117_866_fu_998_p2 = (or_ln117_865_reg_1602 | and_ln102_1234_fu_979_p2);

assign or_ln117_867_fu_950_p2 = (or_ln117_865_fu_930_p2 | and_ln102_1216_fu_847_p2);

assign or_ln117_868_fu_1010_p2 = (or_ln117_867_reg_1612 | and_ln102_1236_fu_988_p2);

assign or_ln117_869_fu_956_p2 = (icmp_ln86_reg_1302_pp0_iter3_reg | and_ln102_1206_reg_1551);

assign or_ln117_870_fu_1030_p2 = (or_ln117_869_reg_1618 | and_ln102_1237_fu_993_p2);

assign or_ln117_871_fu_1042_p2 = (or_ln117_869_reg_1618 | and_ln102_1217_fu_975_p2);

assign or_ln117_872_fu_1087_p2 = (or_ln117_871_reg_1632 | and_ln102_1239_fu_1077_p2);

assign or_ln117_873_fu_1092_p2 = (or_ln117_869_reg_1618_pp0_iter5_reg | and_ln102_1210_reg_1590_pp0_iter5_reg);

assign or_ln117_874_fu_1103_p2 = (or_ln117_873_fu_1092_p2 | and_ln102_1240_fu_1082_p2);

assign or_ln117_875_fu_1117_p2 = (or_ln117_873_fu_1092_p2 | and_ln102_1218_fu_1068_p2);

assign or_ln117_876_fu_1154_p2 = (or_ln117_875_reg_1642 | and_ln102_1242_fu_1149_p2);

assign or_ln117_fu_556_p2 = (and_ln102_1221_fu_550_p2 | and_ln102_1211_fu_530_p2);

assign select_ln117_950_fu_626_p3 = ((or_ln117_reg_1512[0:0] == 1'b1) ? select_ln117_fu_619_p3 : 2'd3);

assign select_ln117_951_fu_642_p3 = ((and_ln102_1207_reg_1488[0:0] == 1'b1) ? zext_ln117_100_fu_633_p1 : 3'd4);

assign select_ln117_952_fu_653_p3 = ((or_ln117_852_fu_637_p2[0:0] == 1'b1) ? select_ln117_951_fu_642_p3 : 3'd5);

assign select_ln117_953_fu_667_p3 = ((or_ln117_853_fu_649_p2[0:0] == 1'b1) ? select_ln117_952_fu_653_p3 : 3'd6);

assign select_ln117_954_fu_675_p3 = ((or_ln117_854_fu_661_p2[0:0] == 1'b1) ? select_ln117_953_fu_667_p3 : 3'd7);

assign select_ln117_955_fu_687_p3 = ((and_ln102_reg_1472_pp0_iter1_reg[0:0] == 1'b1) ? zext_ln117_101_fu_683_p1 : 4'd8);

assign select_ln117_956_fu_756_p3 = ((or_ln117_855_fu_751_p2[0:0] == 1'b1) ? select_ln117_955_reg_1540 : 4'd9);

assign select_ln117_957_fu_768_p3 = ((or_ln117_856_reg_1545[0:0] == 1'b1) ? select_ln117_956_fu_756_p3 : 4'd10);

assign select_ln117_958_fu_779_p3 = ((or_ln117_857_fu_763_p2[0:0] == 1'b1) ? select_ln117_957_fu_768_p3 : 4'd11);

assign select_ln117_959_fu_793_p3 = ((or_ln117_858_fu_775_p2[0:0] == 1'b1) ? select_ln117_958_fu_779_p3 : 4'd12);

assign select_ln117_960_fu_807_p3 = ((or_ln117_859_fu_787_p2[0:0] == 1'b1) ? select_ln117_959_fu_793_p3 : 4'd13);

assign select_ln117_961_fu_815_p3 = ((or_ln117_860_fu_801_p2[0:0] == 1'b1) ? select_ln117_960_fu_807_p3 : 4'd14);

assign select_ln117_962_fu_881_p3 = ((or_ln117_861_fu_876_p2[0:0] == 1'b1) ? select_ln117_961_reg_1580 : 4'd15);

assign select_ln117_963_fu_897_p3 = ((icmp_ln86_reg_1302_pp0_iter3_reg[0:0] == 1'b1) ? zext_ln117_102_fu_888_p1 : 5'd16);

assign select_ln117_964_fu_908_p3 = ((or_ln117_862_fu_892_p2[0:0] == 1'b1) ? select_ln117_963_fu_897_p3 : 5'd17);

assign select_ln117_965_fu_922_p3 = ((or_ln117_863_fu_904_p2[0:0] == 1'b1) ? select_ln117_964_fu_908_p3 : 5'd18);

assign select_ln117_966_fu_934_p3 = ((or_ln117_864_fu_916_p2[0:0] == 1'b1) ? select_ln117_965_fu_922_p3 : 5'd19);

assign select_ln117_967_fu_942_p3 = ((or_ln117_865_fu_930_p2[0:0] == 1'b1) ? select_ln117_966_fu_934_p3 : 5'd20);

assign select_ln117_968_fu_1003_p3 = ((or_ln117_866_fu_998_p2[0:0] == 1'b1) ? select_ln117_967_reg_1607 : 5'd21);

assign select_ln117_969_fu_1015_p3 = ((or_ln117_867_reg_1612[0:0] == 1'b1) ? select_ln117_968_fu_1003_p3 : 5'd22);

assign select_ln117_970_fu_1022_p3 = ((or_ln117_868_fu_1010_p2[0:0] == 1'b1) ? select_ln117_969_fu_1015_p3 : 5'd23);

assign select_ln117_971_fu_1035_p3 = ((or_ln117_869_reg_1618[0:0] == 1'b1) ? select_ln117_970_fu_1022_p3 : 5'd24);

assign select_ln117_972_fu_1047_p3 = ((or_ln117_870_fu_1030_p2[0:0] == 1'b1) ? select_ln117_971_fu_1035_p3 : 5'd25);

assign select_ln117_973_fu_1055_p3 = ((or_ln117_871_fu_1042_p2[0:0] == 1'b1) ? select_ln117_972_fu_1047_p3 : 5'd26);

assign select_ln117_974_fu_1096_p3 = ((or_ln117_872_fu_1087_p2[0:0] == 1'b1) ? select_ln117_973_reg_1637 : 5'd27);

assign select_ln117_975_fu_1109_p3 = ((or_ln117_873_fu_1092_p2[0:0] == 1'b1) ? select_ln117_974_fu_1096_p3 : 5'd28);

assign select_ln117_976_fu_1123_p3 = ((or_ln117_874_fu_1103_p2[0:0] == 1'b1) ? select_ln117_975_fu_1109_p3 : 5'd29);

assign select_ln117_977_fu_1131_p3 = ((or_ln117_875_fu_1117_p2[0:0] == 1'b1) ? select_ln117_976_fu_1123_p3 : 5'd30);

assign select_ln117_fu_619_p3 = ((and_ln102_1211_reg_1500[0:0] == 1'b1) ? zext_ln117_fu_615_p1 : 2'd2);

assign xor_ln104_459_fu_506_p2 = (icmp_ln86_972_reg_1313 ^ 1'd1);

assign xor_ln104_460_fu_703_p2 = (icmp_ln86_973_reg_1318_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_461_fu_520_p2 = (icmp_ln86_974_reg_1324 ^ 1'd1);

assign xor_ln104_462_fu_571_p2 = (icmp_ln86_975_reg_1330_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_463_fu_823_p2 = (icmp_ln86_976_reg_1336_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_464_fu_960_p2 = (icmp_ln86_977_reg_1342_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_465_fu_535_p2 = (icmp_ln86_978_reg_1349 ^ 1'd1);

assign xor_ln104_466_fu_581_p2 = (icmp_ln86_979_reg_1355_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_467_fu_718_p2 = (icmp_ln86_980_reg_1361_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_468_fu_837_p2 = (icmp_ln86_981_reg_1367_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_469_fu_842_p2 = (icmp_ln86_982_reg_1373_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_470_fu_970_p2 = (icmp_ln86_983_reg_1379_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_471_fu_1063_p2 = (icmp_ln86_984_reg_1385_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_472_fu_1139_p2 = (icmp_ln86_985_reg_1391_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_562_p2 = (icmp_ln86_reg_1302_pp0_iter1_reg ^ 1'd1);

assign xor_ln117_fu_609_p2 = (1'd1 ^ and_ln102_1219_fu_591_p2);

assign zext_ln117_100_fu_633_p1 = select_ln117_950_fu_626_p3;

assign zext_ln117_101_fu_683_p1 = select_ln117_954_fu_675_p3;

assign zext_ln117_102_fu_888_p1 = select_ln117_962_fu_881_p3;

assign zext_ln117_fu_615_p1 = xor_ln117_fu_609_p2;

endmodule //conifer_jettag_accelerator_decision_function_66
