

================================================================
== Vivado HLS Report for 'mmult_hw'
================================================================
* Date:           Sat Apr  9 11:07:53 2022

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        hls_mmult_prj
* Solution:       solution4
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.614|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   49|   49|   49|   49|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- L1      |   47|   47|        42|          1|          1|     7|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     25|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|    196|    9800|   7448|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     48|
|Register         |        0|      -|    5444|   1472|
+-----------------+---------+-------+--------+-------+
|Total            |        0|    196|   15244|   8993|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|     89|      14|     16|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------+----------------------+---------+-------+-----+-----+
    |mmult_hw_hadd_16nbkb_U1   |mmult_hw_hadd_16nbkb  |        0|      2|  109|  116|
    |mmult_hw_hadd_16nbkb_U2   |mmult_hw_hadd_16nbkb  |        0|      2|  109|  116|
    |mmult_hw_hadd_16nbkb_U3   |mmult_hw_hadd_16nbkb  |        0|      2|  109|  116|
    |mmult_hw_hadd_16nbkb_U4   |mmult_hw_hadd_16nbkb  |        0|      2|  109|  116|
    |mmult_hw_hadd_16nbkb_U5   |mmult_hw_hadd_16nbkb  |        0|      2|  109|  116|
    |mmult_hw_hadd_16nbkb_U6   |mmult_hw_hadd_16nbkb  |        0|      2|  109|  116|
    |mmult_hw_hadd_16nbkb_U7   |mmult_hw_hadd_16nbkb  |        0|      2|  109|  116|
    |mmult_hw_hadd_16nbkb_U8   |mmult_hw_hadd_16nbkb  |        0|      2|  109|  116|
    |mmult_hw_hadd_16nbkb_U9   |mmult_hw_hadd_16nbkb  |        0|      2|  109|  116|
    |mmult_hw_hadd_16nbkb_U10  |mmult_hw_hadd_16nbkb  |        0|      2|  109|  116|
    |mmult_hw_hadd_16nbkb_U11  |mmult_hw_hadd_16nbkb  |        0|      2|  109|  116|
    |mmult_hw_hadd_16nbkb_U12  |mmult_hw_hadd_16nbkb  |        0|      2|  109|  116|
    |mmult_hw_hadd_16nbkb_U13  |mmult_hw_hadd_16nbkb  |        0|      2|  109|  116|
    |mmult_hw_hadd_16nbkb_U14  |mmult_hw_hadd_16nbkb  |        0|      2|  109|  116|
    |mmult_hw_hadd_16nbkb_U15  |mmult_hw_hadd_16nbkb  |        0|      2|  109|  116|
    |mmult_hw_hadd_16nbkb_U16  |mmult_hw_hadd_16nbkb  |        0|      2|  109|  116|
    |mmult_hw_hadd_16nbkb_U17  |mmult_hw_hadd_16nbkb  |        0|      2|  109|  116|
    |mmult_hw_hadd_16nbkb_U18  |mmult_hw_hadd_16nbkb  |        0|      2|  109|  116|
    |mmult_hw_hadd_16nbkb_U19  |mmult_hw_hadd_16nbkb  |        0|      2|  109|  116|
    |mmult_hw_hadd_16nbkb_U20  |mmult_hw_hadd_16nbkb  |        0|      2|  109|  116|
    |mmult_hw_hadd_16nbkb_U21  |mmult_hw_hadd_16nbkb  |        0|      2|  109|  116|
    |mmult_hw_hadd_16nbkb_U22  |mmult_hw_hadd_16nbkb  |        0|      2|  109|  116|
    |mmult_hw_hadd_16nbkb_U23  |mmult_hw_hadd_16nbkb  |        0|      2|  109|  116|
    |mmult_hw_hadd_16nbkb_U24  |mmult_hw_hadd_16nbkb  |        0|      2|  109|  116|
    |mmult_hw_hadd_16nbkb_U25  |mmult_hw_hadd_16nbkb  |        0|      2|  109|  116|
    |mmult_hw_hadd_16nbkb_U26  |mmult_hw_hadd_16nbkb  |        0|      2|  109|  116|
    |mmult_hw_hadd_16nbkb_U27  |mmult_hw_hadd_16nbkb  |        0|      2|  109|  116|
    |mmult_hw_hadd_16nbkb_U28  |mmult_hw_hadd_16nbkb  |        0|      2|  109|  116|
    |mmult_hw_hadd_16nbkb_U29  |mmult_hw_hadd_16nbkb  |        0|      2|  109|  116|
    |mmult_hw_hadd_16nbkb_U30  |mmult_hw_hadd_16nbkb  |        0|      2|  109|  116|
    |mmult_hw_hadd_16nbkb_U31  |mmult_hw_hadd_16nbkb  |        0|      2|  109|  116|
    |mmult_hw_hadd_16nbkb_U32  |mmult_hw_hadd_16nbkb  |        0|      2|  109|  116|
    |mmult_hw_hadd_16nbkb_U33  |mmult_hw_hadd_16nbkb  |        0|      2|  109|  116|
    |mmult_hw_hadd_16nbkb_U34  |mmult_hw_hadd_16nbkb  |        0|      2|  109|  116|
    |mmult_hw_hadd_16nbkb_U35  |mmult_hw_hadd_16nbkb  |        0|      2|  109|  116|
    |mmult_hw_hadd_16nbkb_U36  |mmult_hw_hadd_16nbkb  |        0|      2|  109|  116|
    |mmult_hw_hadd_16nbkb_U37  |mmult_hw_hadd_16nbkb  |        0|      2|  109|  116|
    |mmult_hw_hadd_16nbkb_U38  |mmult_hw_hadd_16nbkb  |        0|      2|  109|  116|
    |mmult_hw_hadd_16nbkb_U39  |mmult_hw_hadd_16nbkb  |        0|      2|  109|  116|
    |mmult_hw_hadd_16nbkb_U40  |mmult_hw_hadd_16nbkb  |        0|      2|  109|  116|
    |mmult_hw_hadd_16nbkb_U41  |mmult_hw_hadd_16nbkb  |        0|      2|  109|  116|
    |mmult_hw_hadd_16nbkb_U42  |mmult_hw_hadd_16nbkb  |        0|      2|  109|  116|
    |mmult_hw_hadd_16nbkb_U43  |mmult_hw_hadd_16nbkb  |        0|      2|  109|  116|
    |mmult_hw_hadd_16nbkb_U44  |mmult_hw_hadd_16nbkb  |        0|      2|  109|  116|
    |mmult_hw_hadd_16nbkb_U45  |mmult_hw_hadd_16nbkb  |        0|      2|  109|  116|
    |mmult_hw_hadd_16nbkb_U46  |mmult_hw_hadd_16nbkb  |        0|      2|  109|  116|
    |mmult_hw_hadd_16nbkb_U47  |mmult_hw_hadd_16nbkb  |        0|      2|  109|  116|
    |mmult_hw_hadd_16nbkb_U48  |mmult_hw_hadd_16nbkb  |        0|      2|  109|  116|
    |mmult_hw_hadd_16nbkb_U49  |mmult_hw_hadd_16nbkb  |        0|      2|  109|  116|
    |mmult_hw_hmul_16ncud_U50  |mmult_hw_hmul_16ncud  |        0|      2|   91|   36|
    |mmult_hw_hmul_16ncud_U51  |mmult_hw_hmul_16ncud  |        0|      2|   91|   36|
    |mmult_hw_hmul_16ncud_U52  |mmult_hw_hmul_16ncud  |        0|      2|   91|   36|
    |mmult_hw_hmul_16ncud_U53  |mmult_hw_hmul_16ncud  |        0|      2|   91|   36|
    |mmult_hw_hmul_16ncud_U54  |mmult_hw_hmul_16ncud  |        0|      2|   91|   36|
    |mmult_hw_hmul_16ncud_U55  |mmult_hw_hmul_16ncud  |        0|      2|   91|   36|
    |mmult_hw_hmul_16ncud_U56  |mmult_hw_hmul_16ncud  |        0|      2|   91|   36|
    |mmult_hw_hmul_16ncud_U57  |mmult_hw_hmul_16ncud  |        0|      2|   91|   36|
    |mmult_hw_hmul_16ncud_U58  |mmult_hw_hmul_16ncud  |        0|      2|   91|   36|
    |mmult_hw_hmul_16ncud_U59  |mmult_hw_hmul_16ncud  |        0|      2|   91|   36|
    |mmult_hw_hmul_16ncud_U60  |mmult_hw_hmul_16ncud  |        0|      2|   91|   36|
    |mmult_hw_hmul_16ncud_U61  |mmult_hw_hmul_16ncud  |        0|      2|   91|   36|
    |mmult_hw_hmul_16ncud_U62  |mmult_hw_hmul_16ncud  |        0|      2|   91|   36|
    |mmult_hw_hmul_16ncud_U63  |mmult_hw_hmul_16ncud  |        0|      2|   91|   36|
    |mmult_hw_hmul_16ncud_U64  |mmult_hw_hmul_16ncud  |        0|      2|   91|   36|
    |mmult_hw_hmul_16ncud_U65  |mmult_hw_hmul_16ncud  |        0|      2|   91|   36|
    |mmult_hw_hmul_16ncud_U66  |mmult_hw_hmul_16ncud  |        0|      2|   91|   36|
    |mmult_hw_hmul_16ncud_U67  |mmult_hw_hmul_16ncud  |        0|      2|   91|   36|
    |mmult_hw_hmul_16ncud_U68  |mmult_hw_hmul_16ncud  |        0|      2|   91|   36|
    |mmult_hw_hmul_16ncud_U69  |mmult_hw_hmul_16ncud  |        0|      2|   91|   36|
    |mmult_hw_hmul_16ncud_U70  |mmult_hw_hmul_16ncud  |        0|      2|   91|   36|
    |mmult_hw_hmul_16ncud_U71  |mmult_hw_hmul_16ncud  |        0|      2|   91|   36|
    |mmult_hw_hmul_16ncud_U72  |mmult_hw_hmul_16ncud  |        0|      2|   91|   36|
    |mmult_hw_hmul_16ncud_U73  |mmult_hw_hmul_16ncud  |        0|      2|   91|   36|
    |mmult_hw_hmul_16ncud_U74  |mmult_hw_hmul_16ncud  |        0|      2|   91|   36|
    |mmult_hw_hmul_16ncud_U75  |mmult_hw_hmul_16ncud  |        0|      2|   91|   36|
    |mmult_hw_hmul_16ncud_U76  |mmult_hw_hmul_16ncud  |        0|      2|   91|   36|
    |mmult_hw_hmul_16ncud_U77  |mmult_hw_hmul_16ncud  |        0|      2|   91|   36|
    |mmult_hw_hmul_16ncud_U78  |mmult_hw_hmul_16ncud  |        0|      2|   91|   36|
    |mmult_hw_hmul_16ncud_U79  |mmult_hw_hmul_16ncud  |        0|      2|   91|   36|
    |mmult_hw_hmul_16ncud_U80  |mmult_hw_hmul_16ncud  |        0|      2|   91|   36|
    |mmult_hw_hmul_16ncud_U81  |mmult_hw_hmul_16ncud  |        0|      2|   91|   36|
    |mmult_hw_hmul_16ncud_U82  |mmult_hw_hmul_16ncud  |        0|      2|   91|   36|
    |mmult_hw_hmul_16ncud_U83  |mmult_hw_hmul_16ncud  |        0|      2|   91|   36|
    |mmult_hw_hmul_16ncud_U84  |mmult_hw_hmul_16ncud  |        0|      2|   91|   36|
    |mmult_hw_hmul_16ncud_U85  |mmult_hw_hmul_16ncud  |        0|      2|   91|   36|
    |mmult_hw_hmul_16ncud_U86  |mmult_hw_hmul_16ncud  |        0|      2|   91|   36|
    |mmult_hw_hmul_16ncud_U87  |mmult_hw_hmul_16ncud  |        0|      2|   91|   36|
    |mmult_hw_hmul_16ncud_U88  |mmult_hw_hmul_16ncud  |        0|      2|   91|   36|
    |mmult_hw_hmul_16ncud_U89  |mmult_hw_hmul_16ncud  |        0|      2|   91|   36|
    |mmult_hw_hmul_16ncud_U90  |mmult_hw_hmul_16ncud  |        0|      2|   91|   36|
    |mmult_hw_hmul_16ncud_U91  |mmult_hw_hmul_16ncud  |        0|      2|   91|   36|
    |mmult_hw_hmul_16ncud_U92  |mmult_hw_hmul_16ncud  |        0|      2|   91|   36|
    |mmult_hw_hmul_16ncud_U93  |mmult_hw_hmul_16ncud  |        0|      2|   91|   36|
    |mmult_hw_hmul_16ncud_U94  |mmult_hw_hmul_16ncud  |        0|      2|   91|   36|
    |mmult_hw_hmul_16ncud_U95  |mmult_hw_hmul_16ncud  |        0|      2|   91|   36|
    |mmult_hw_hmul_16ncud_U96  |mmult_hw_hmul_16ncud  |        0|      2|   91|   36|
    |mmult_hw_hmul_16ncud_U97  |mmult_hw_hmul_16ncud  |        0|      2|   91|   36|
    |mmult_hw_hmul_16ncud_U98  |mmult_hw_hmul_16ncud  |        0|      2|   91|   36|
    +--------------------------+----------------------+---------+-------+-----+-----+
    |Total                     |                      |        0|    196| 9800| 7448|
    +--------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |ia_1_fu_866_p2           |     +    |      0|  0|  12|           3|           1|
    |exitcond2_fu_860_p2      |   icmp   |      0|  0|   9|           3|           2|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0|  25|           9|           6|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter41  |   9|          2|    1|          2|
    |ia_reg_450                |   9|          2|    3|          6|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  48|         10|    6|         14|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |a_0_load_reg_1833              |  16|   0|   16|          0|
    |a_1_load_reg_1919              |  16|   0|   16|          0|
    |a_2_load_reg_2040              |  16|   0|   16|          0|
    |a_3_load_reg_2161              |  16|   0|   16|          0|
    |a_4_load_reg_2282              |  16|   0|   16|          0|
    |a_5_load_reg_2403              |  16|   0|   16|          0|
    |a_6_load_reg_2524              |  16|   0|   16|          0|
    |ap_CS_fsm                      |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter40       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter41       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9        |   1|   0|    1|          0|
    |exitcond2_reg_1557             |   1|   0|    1|          0|
    |ia_reg_450                     |   3|   0|    3|          0|
    |sum_1_0_1_reg_2086             |  16|   0|   16|          0|
    |sum_1_0_2_reg_2207             |  16|   0|   16|          0|
    |sum_1_0_3_reg_2328             |  16|   0|   16|          0|
    |sum_1_0_4_reg_2449             |  16|   0|   16|          0|
    |sum_1_0_5_reg_2570             |  16|   0|   16|          0|
    |sum_1_0_6_reg_2640             |  16|   0|   16|          0|
    |sum_1_1_1_reg_2101             |  16|   0|   16|          0|
    |sum_1_1_2_reg_2222             |  16|   0|   16|          0|
    |sum_1_1_3_reg_2343             |  16|   0|   16|          0|
    |sum_1_1_4_reg_2464             |  16|   0|   16|          0|
    |sum_1_1_5_reg_2580             |  16|   0|   16|          0|
    |sum_1_1_6_reg_2645             |  16|   0|   16|          0|
    |sum_1_1_reg_1980               |  16|   0|   16|          0|
    |sum_1_2_1_reg_2111             |  16|   0|   16|          0|
    |sum_1_2_2_reg_2232             |  16|   0|   16|          0|
    |sum_1_2_3_reg_2353             |  16|   0|   16|          0|
    |sum_1_2_4_reg_2474             |  16|   0|   16|          0|
    |sum_1_2_5_reg_2590             |  16|   0|   16|          0|
    |sum_1_2_6_reg_2650             |  16|   0|   16|          0|
    |sum_1_2_reg_1990               |  16|   0|   16|          0|
    |sum_1_3_1_reg_2121             |  16|   0|   16|          0|
    |sum_1_3_2_reg_2242             |  16|   0|   16|          0|
    |sum_1_3_3_reg_2363             |  16|   0|   16|          0|
    |sum_1_3_4_reg_2484             |  16|   0|   16|          0|
    |sum_1_3_5_reg_2600             |  16|   0|   16|          0|
    |sum_1_3_6_reg_2655             |  16|   0|   16|          0|
    |sum_1_3_reg_2000               |  16|   0|   16|          0|
    |sum_1_4_1_reg_2131             |  16|   0|   16|          0|
    |sum_1_4_2_reg_2252             |  16|   0|   16|          0|
    |sum_1_4_3_reg_2373             |  16|   0|   16|          0|
    |sum_1_4_4_reg_2494             |  16|   0|   16|          0|
    |sum_1_4_5_reg_2610             |  16|   0|   16|          0|
    |sum_1_4_6_reg_2660             |  16|   0|   16|          0|
    |sum_1_4_reg_2010               |  16|   0|   16|          0|
    |sum_1_5_1_reg_2141             |  16|   0|   16|          0|
    |sum_1_5_2_reg_2262             |  16|   0|   16|          0|
    |sum_1_5_3_reg_2383             |  16|   0|   16|          0|
    |sum_1_5_4_reg_2504             |  16|   0|   16|          0|
    |sum_1_5_5_reg_2620             |  16|   0|   16|          0|
    |sum_1_5_6_reg_2665             |  16|   0|   16|          0|
    |sum_1_5_reg_2020               |  16|   0|   16|          0|
    |sum_1_6_1_reg_2151             |  16|   0|   16|          0|
    |sum_1_6_2_reg_2272             |  16|   0|   16|          0|
    |sum_1_6_3_reg_2393             |  16|   0|   16|          0|
    |sum_1_6_4_reg_2514             |  16|   0|   16|          0|
    |sum_1_6_5_reg_2630             |  16|   0|   16|          0|
    |sum_1_6_6_reg_2670             |  16|   0|   16|          0|
    |sum_1_6_reg_2030               |  16|   0|   16|          0|
    |sum_1_reg_1965                 |  16|   0|   16|          0|
    |tmp_11_reg_1613                |  16|   0|   16|          0|
    |tmp_13_reg_1618                |  16|   0|   16|          0|
    |tmp_15_reg_1623                |  16|   0|   16|          0|
    |tmp_15_reg_1623_pp0_iter1_reg  |  16|   0|   16|          0|
    |tmp_17_reg_1628                |  16|   0|   16|          0|
    |tmp_19_reg_1633                |  16|   0|   16|          0|
    |tmp_21_reg_1638                |  16|   0|   16|          0|
    |tmp_23_reg_1643                |  16|   0|   16|          0|
    |tmp_25_reg_1648                |  16|   0|   16|          0|
    |tmp_27_reg_1653                |  16|   0|   16|          0|
    |tmp_29_reg_1658                |  16|   0|   16|          0|
    |tmp_29_reg_1658_pp0_iter1_reg  |  16|   0|   16|          0|
    |tmp_2_reg_1588                 |  16|   0|   16|          0|
    |tmp_2_reg_1588_pp0_iter1_reg   |  16|   0|   16|          0|
    |tmp_31_reg_1663                |  16|   0|   16|          0|
    |tmp_33_reg_1668                |  16|   0|   16|          0|
    |tmp_35_reg_1673                |  16|   0|   16|          0|
    |tmp_37_reg_1678                |  16|   0|   16|          0|
    |tmp_39_reg_1683                |  16|   0|   16|          0|
    |tmp_41_reg_1688                |  16|   0|   16|          0|
    |tmp_43_reg_1693                |  16|   0|   16|          0|
    |tmp_43_reg_1693_pp0_iter1_reg  |  16|   0|   16|          0|
    |tmp_45_reg_1698                |  16|   0|   16|          0|
    |tmp_47_reg_1703                |  16|   0|   16|          0|
    |tmp_49_reg_1708                |  16|   0|   16|          0|
    |tmp_4_reg_1593                 |  16|   0|   16|          0|
    |tmp_51_reg_1713                |  16|   0|   16|          0|
    |tmp_53_reg_1718                |  16|   0|   16|          0|
    |tmp_55_reg_1723                |  16|   0|   16|          0|
    |tmp_57_reg_1728                |  16|   0|   16|          0|
    |tmp_57_reg_1728_pp0_iter1_reg  |  16|   0|   16|          0|
    |tmp_59_reg_1733                |  16|   0|   16|          0|
    |tmp_5_0_1_reg_1970             |  16|   0|   16|          0|
    |tmp_5_0_2_reg_2091             |  16|   0|   16|          0|
    |tmp_5_0_3_reg_2212             |  16|   0|   16|          0|
    |tmp_5_0_4_reg_2333             |  16|   0|   16|          0|
    |tmp_5_0_5_reg_2454             |  16|   0|   16|          0|
    |tmp_5_0_6_reg_2575             |  16|   0|   16|          0|
    |tmp_5_1_1_reg_1985             |  16|   0|   16|          0|
    |tmp_5_1_2_reg_2106             |  16|   0|   16|          0|
    |tmp_5_1_3_reg_2227             |  16|   0|   16|          0|
    |tmp_5_1_4_reg_2348             |  16|   0|   16|          0|
    |tmp_5_1_5_reg_2469             |  16|   0|   16|          0|
    |tmp_5_1_6_reg_2585             |  16|   0|   16|          0|
    |tmp_5_1_reg_1889               |  16|   0|   16|          0|
    |tmp_5_2_1_reg_1995             |  16|   0|   16|          0|
    |tmp_5_2_2_reg_2116             |  16|   0|   16|          0|
    |tmp_5_2_3_reg_2237             |  16|   0|   16|          0|
    |tmp_5_2_4_reg_2358             |  16|   0|   16|          0|
    |tmp_5_2_5_reg_2479             |  16|   0|   16|          0|
    |tmp_5_2_6_reg_2595             |  16|   0|   16|          0|
    |tmp_5_2_reg_1894               |  16|   0|   16|          0|
    |tmp_5_3_1_reg_2005             |  16|   0|   16|          0|
    |tmp_5_3_2_reg_2126             |  16|   0|   16|          0|
    |tmp_5_3_3_reg_2247             |  16|   0|   16|          0|
    |tmp_5_3_4_reg_2368             |  16|   0|   16|          0|
    |tmp_5_3_5_reg_2489             |  16|   0|   16|          0|
    |tmp_5_3_6_reg_2605             |  16|   0|   16|          0|
    |tmp_5_3_reg_1899               |  16|   0|   16|          0|
    |tmp_5_4_1_reg_2015             |  16|   0|   16|          0|
    |tmp_5_4_2_reg_2136             |  16|   0|   16|          0|
    |tmp_5_4_3_reg_2257             |  16|   0|   16|          0|
    |tmp_5_4_4_reg_2378             |  16|   0|   16|          0|
    |tmp_5_4_5_reg_2499             |  16|   0|   16|          0|
    |tmp_5_4_6_reg_2615             |  16|   0|   16|          0|
    |tmp_5_4_reg_1904               |  16|   0|   16|          0|
    |tmp_5_5_1_reg_2025             |  16|   0|   16|          0|
    |tmp_5_5_2_reg_2146             |  16|   0|   16|          0|
    |tmp_5_5_3_reg_2267             |  16|   0|   16|          0|
    |tmp_5_5_4_reg_2388             |  16|   0|   16|          0|
    |tmp_5_5_5_reg_2509             |  16|   0|   16|          0|
    |tmp_5_5_6_reg_2625             |  16|   0|   16|          0|
    |tmp_5_5_reg_1909               |  16|   0|   16|          0|
    |tmp_5_6_1_reg_2035             |  16|   0|   16|          0|
    |tmp_5_6_2_reg_2156             |  16|   0|   16|          0|
    |tmp_5_6_3_reg_2277             |  16|   0|   16|          0|
    |tmp_5_6_4_reg_2398             |  16|   0|   16|          0|
    |tmp_5_6_5_reg_2519             |  16|   0|   16|          0|
    |tmp_5_6_6_reg_2635             |  16|   0|   16|          0|
    |tmp_5_6_reg_1914               |  16|   0|   16|          0|
    |tmp_61_reg_1738                |  16|   0|   16|          0|
    |tmp_63_reg_1743                |  16|   0|   16|          0|
    |tmp_65_reg_1748                |  16|   0|   16|          0|
    |tmp_67_reg_1753                |  16|   0|   16|          0|
    |tmp_69_reg_1758                |  16|   0|   16|          0|
    |tmp_6_reg_1598                 |  16|   0|   16|          0|
    |tmp_71_reg_1763                |  16|   0|   16|          0|
    |tmp_71_reg_1763_pp0_iter1_reg  |  16|   0|   16|          0|
    |tmp_73_reg_1768                |  16|   0|   16|          0|
    |tmp_75_reg_1773                |  16|   0|   16|          0|
    |tmp_77_reg_1778                |  16|   0|   16|          0|
    |tmp_79_reg_1783                |  16|   0|   16|          0|
    |tmp_81_reg_1788                |  16|   0|   16|          0|
    |tmp_83_reg_1793                |  16|   0|   16|          0|
    |tmp_85_reg_1798                |  16|   0|   16|          0|
    |tmp_85_reg_1798_pp0_iter1_reg  |  16|   0|   16|          0|
    |tmp_87_reg_1803                |  16|   0|   16|          0|
    |tmp_89_reg_1808                |  16|   0|   16|          0|
    |tmp_8_reg_1603                 |  16|   0|   16|          0|
    |tmp_91_reg_1813                |  16|   0|   16|          0|
    |tmp_93_reg_1818                |  16|   0|   16|          0|
    |tmp_95_reg_1823                |  16|   0|   16|          0|
    |tmp_97_reg_1828                |  16|   0|   16|          0|
    |tmp_99_reg_1879                |  16|   0|   16|          0|
    |tmp_reg_1566                   |   3|   0|   64|         61|
    |tmp_s_reg_1608                 |  16|   0|   16|          0|
    |exitcond2_reg_1557             |  64|  64|    1|          0|
    |tmp_11_reg_1613                |  64|  32|   16|          0|
    |tmp_13_reg_1618                |  64|  32|   16|          0|
    |tmp_17_reg_1628                |  64|  32|   16|          0|
    |tmp_19_reg_1633                |  64|  32|   16|          0|
    |tmp_21_reg_1638                |  64|  32|   16|          0|
    |tmp_23_reg_1643                |  64|  32|   16|          0|
    |tmp_25_reg_1648                |  64|  32|   16|          0|
    |tmp_27_reg_1653                |  64|  32|   16|          0|
    |tmp_31_reg_1663                |  64|  32|   16|          0|
    |tmp_33_reg_1668                |  64|  32|   16|          0|
    |tmp_35_reg_1673                |  64|  32|   16|          0|
    |tmp_37_reg_1678                |  64|  32|   16|          0|
    |tmp_39_reg_1683                |  64|  32|   16|          0|
    |tmp_41_reg_1688                |  64|  32|   16|          0|
    |tmp_45_reg_1698                |  64|  32|   16|          0|
    |tmp_47_reg_1703                |  64|  32|   16|          0|
    |tmp_49_reg_1708                |  64|  32|   16|          0|
    |tmp_4_reg_1593                 |  64|  32|   16|          0|
    |tmp_51_reg_1713                |  64|  32|   16|          0|
    |tmp_53_reg_1718                |  64|  32|   16|          0|
    |tmp_55_reg_1723                |  64|  32|   16|          0|
    |tmp_59_reg_1733                |  64|  32|   16|          0|
    |tmp_61_reg_1738                |  64|  32|   16|          0|
    |tmp_63_reg_1743                |  64|  32|   16|          0|
    |tmp_65_reg_1748                |  64|  32|   16|          0|
    |tmp_67_reg_1753                |  64|  32|   16|          0|
    |tmp_69_reg_1758                |  64|  32|   16|          0|
    |tmp_6_reg_1598                 |  64|  32|   16|          0|
    |tmp_73_reg_1768                |  64|  32|   16|          0|
    |tmp_75_reg_1773                |  64|  32|   16|          0|
    |tmp_77_reg_1778                |  64|  32|   16|          0|
    |tmp_79_reg_1783                |  64|  32|   16|          0|
    |tmp_81_reg_1788                |  64|  32|   16|          0|
    |tmp_83_reg_1793                |  64|  32|   16|          0|
    |tmp_87_reg_1803                |  64|  32|   16|          0|
    |tmp_89_reg_1808                |  64|  32|   16|          0|
    |tmp_8_reg_1603                 |  64|  32|   16|          0|
    |tmp_91_reg_1813                |  64|  32|   16|          0|
    |tmp_93_reg_1818                |  64|  32|   16|          0|
    |tmp_95_reg_1823                |  64|  32|   16|          0|
    |tmp_97_reg_1828                |  64|  32|   16|          0|
    |tmp_reg_1566                   |  64|  64|   64|         61|
    |tmp_s_reg_1608                 |  64|  32|   16|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          |5444|1472| 3426|        122|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |   mmult_hw   | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |   mmult_hw   | return value |
|ap_start        |  in |    1| ap_ctrl_hs |   mmult_hw   | return value |
|ap_done         | out |    1| ap_ctrl_hs |   mmult_hw   | return value |
|ap_idle         | out |    1| ap_ctrl_hs |   mmult_hw   | return value |
|ap_ready        | out |    1| ap_ctrl_hs |   mmult_hw   | return value |
|a_0_address0    | out |    3|  ap_memory |      a_0     |     array    |
|a_0_ce0         | out |    1|  ap_memory |      a_0     |     array    |
|a_0_q0          |  in |   16|  ap_memory |      a_0     |     array    |
|a_1_address0    | out |    3|  ap_memory |      a_1     |     array    |
|a_1_ce0         | out |    1|  ap_memory |      a_1     |     array    |
|a_1_q0          |  in |   16|  ap_memory |      a_1     |     array    |
|a_2_address0    | out |    3|  ap_memory |      a_2     |     array    |
|a_2_ce0         | out |    1|  ap_memory |      a_2     |     array    |
|a_2_q0          |  in |   16|  ap_memory |      a_2     |     array    |
|a_3_address0    | out |    3|  ap_memory |      a_3     |     array    |
|a_3_ce0         | out |    1|  ap_memory |      a_3     |     array    |
|a_3_q0          |  in |   16|  ap_memory |      a_3     |     array    |
|a_4_address0    | out |    3|  ap_memory |      a_4     |     array    |
|a_4_ce0         | out |    1|  ap_memory |      a_4     |     array    |
|a_4_q0          |  in |   16|  ap_memory |      a_4     |     array    |
|a_5_address0    | out |    3|  ap_memory |      a_5     |     array    |
|a_5_ce0         | out |    1|  ap_memory |      a_5     |     array    |
|a_5_q0          |  in |   16|  ap_memory |      a_5     |     array    |
|a_6_address0    | out |    3|  ap_memory |      a_6     |     array    |
|a_6_ce0         | out |    1|  ap_memory |      a_6     |     array    |
|a_6_q0          |  in |   16|  ap_memory |      a_6     |     array    |
|b               |  in |  784|   ap_none  |       b      |    pointer   |
|out_0_address0  | out |    3|  ap_memory |     out_0    |     array    |
|out_0_ce0       | out |    1|  ap_memory |     out_0    |     array    |
|out_0_we0       | out |    1|  ap_memory |     out_0    |     array    |
|out_0_d0        | out |   16|  ap_memory |     out_0    |     array    |
|out_1_address0  | out |    3|  ap_memory |     out_1    |     array    |
|out_1_ce0       | out |    1|  ap_memory |     out_1    |     array    |
|out_1_we0       | out |    1|  ap_memory |     out_1    |     array    |
|out_1_d0        | out |   16|  ap_memory |     out_1    |     array    |
|out_2_address0  | out |    3|  ap_memory |     out_2    |     array    |
|out_2_ce0       | out |    1|  ap_memory |     out_2    |     array    |
|out_2_we0       | out |    1|  ap_memory |     out_2    |     array    |
|out_2_d0        | out |   16|  ap_memory |     out_2    |     array    |
|out_3_address0  | out |    3|  ap_memory |     out_3    |     array    |
|out_3_ce0       | out |    1|  ap_memory |     out_3    |     array    |
|out_3_we0       | out |    1|  ap_memory |     out_3    |     array    |
|out_3_d0        | out |   16|  ap_memory |     out_3    |     array    |
|out_4_address0  | out |    3|  ap_memory |     out_4    |     array    |
|out_4_ce0       | out |    1|  ap_memory |     out_4    |     array    |
|out_4_we0       | out |    1|  ap_memory |     out_4    |     array    |
|out_4_d0        | out |   16|  ap_memory |     out_4    |     array    |
|out_5_address0  | out |    3|  ap_memory |     out_5    |     array    |
|out_5_ce0       | out |    1|  ap_memory |     out_5    |     array    |
|out_5_we0       | out |    1|  ap_memory |     out_5    |     array    |
|out_5_d0        | out |   16|  ap_memory |     out_5    |     array    |
|out_6_address0  | out |    3|  ap_memory |     out_6    |     array    |
|out_6_ce0       | out |    1|  ap_memory |     out_6    |     array    |
|out_6_we0       | out |    1|  ap_memory |     out_6    |     array    |
|out_6_d0        | out |   16|  ap_memory |     out_6    |     array    |
+----------------+-----+-----+------------+--------------+--------------+

