<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - coverage.info - lab3_cache/CacheBaseCtrl.v</title>
  <link rel="stylesheet" type="text/css" href="../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../index.html">top level</a> - <a href="index.html">lab3_cache</a> - CacheBaseCtrl.v<span style="font-size: 80%;"> (source / <a href="CacheBaseCtrl.v.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">coverage.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">83</td>
            <td class="headerCovTableEntry">113</td>
            <td class="headerCovTableEntryLo">73.5 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2023-11-05 01:59:37</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntryHi">-</td>
          </tr>
          <tr><td><img src="../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : `include &quot;vc/mem-msgs.v&quot;</a>
<a name="2"><span class="lineNum">       2 </span>            : </a>
<a name="3"><span class="lineNum">       3 </span>            : module lab3_cache_CacheBaseCtrl</a>
<a name="4"><span class="lineNum">       4 </span>            : (</a>
<a name="5"><span class="lineNum">       5 </span><span class="lineCov">       1159 :     input  logic                    clk,</span></a>
<a name="6"><span class="lineNum">       6 </span><span class="lineCov">          4 :     input  logic                    reset,</span></a>
<a name="7"><span class="lineNum">       7 </span>            : </a>
<a name="8"><span class="lineNum">       8 </span>            : </a>
<a name="9"><span class="lineNum">       9 </span>            :     // imem: connection between proc and cache</a>
<a name="10"><span class="lineNum">      10 </span><span class="lineCov">          5 :     input  logic                    memreq_val,</span></a>
<a name="11"><span class="lineNum">      11 </span><span class="lineCov">          3 :     output logic                    memreq_rdy,</span></a>
<a name="12"><span class="lineNum">      12 </span><span class="lineNoCov">          0 :     input  mem_req_4B_t             memreq_msg, </span></a>
<a name="13"><span class="lineNum">      13 </span>            : </a>
<a name="14"><span class="lineNum">      14 </span><span class="lineCov">          4 :     output logic                    memresp_val,</span></a>
<a name="15"><span class="lineNum">      15 </span><span class="lineCov">          1 :     input  logic                    memresp_rdy,</span></a>
<a name="16"><span class="lineNum">      16 </span><span class="lineNoCov">          0 :     output mem_resp_4B_t            memresp_msg,</span></a>
<a name="17"><span class="lineNum">      17 </span>            : </a>
<a name="18"><span class="lineNum">      18 </span>            :     //cache: connection between cache and imem</a>
<a name="19"><span class="lineNum">      19 </span><span class="lineCov">          3 :     output  logic                    cache_req_val,</span></a>
<a name="20"><span class="lineNum">      20 </span><span class="lineCov">          3 :     input   logic                    cache_req_rdy,</span></a>
<a name="21"><span class="lineNum">      21 </span><span class="lineNoCov">          0 :     output  mem_req_4B_t             cache_req_msg,</span></a>
<a name="22"><span class="lineNum">      22 </span>            :  </a>
<a name="23"><span class="lineNum">      23 </span><span class="lineCov">          3 :     input  logic                     cache_resp_val,</span></a>
<a name="24"><span class="lineNum">      24 </span><span class="lineCov">          3 :     output logic                     cache_resp_rdy,</span></a>
<a name="25"><span class="lineNum">      25 </span><span class="lineNoCov">          0 :     input  mem_resp_4B_t             cache_resp_msg,</span></a>
<a name="26"><span class="lineNum">      26 </span>            : </a>
<a name="27"><span class="lineNum">      27 </span>            :     // flush</a>
<a name="28"><span class="lineNum">      28 </span><span class="lineNoCov">          0 :     input logic flush,</span></a>
<a name="29"><span class="lineNum">      29 </span><span class="lineNoCov">          0 :     input logic all_flushed,</span></a>
<a name="30"><span class="lineNum">      30 </span><span class="lineNoCov">          0 :     output logic flush_done,</span></a>
<a name="31"><span class="lineNum">      31 </span><span class="lineNoCov">          0 :     output logic get_next_flush_line,</span></a>
<a name="32"><span class="lineNum">      32 </span>            : </a>
<a name="33"><span class="lineNum">      33 </span>            :     // Status signals (dpath -&gt; ctrl)</a>
<a name="34"><span class="lineNum">      34 </span><span class="lineCov">          2 :     input logic tarray_match,</span></a>
<a name="35"><span class="lineNum">      35 </span><span class="lineCov">          1 :     input logic line_dirty,</span></a>
<a name="36"><span class="lineNum">      36 </span><span class="lineCov">          1 :     input logic line_valid,</span></a>
<a name="37"><span class="lineNum">      37 </span>            : </a>
<a name="38"><span class="lineNum">      38 </span><span class="lineCov">          2 :     input logic req_count_done,</span></a>
<a name="39"><span class="lineNum">      39 </span><span class="lineCov">          2 :     input logic resp_count_done,</span></a>
<a name="40"><span class="lineNum">      40 </span>            : </a>
<a name="41"><span class="lineNum">      41 </span>            :     // Control signals (ctrl -&gt; dpath)</a>
<a name="42"><span class="lineNum">      42 </span><span class="lineCov">          3 :     output logic input_en,</span></a>
<a name="43"><span class="lineNum">      43 </span><span class="lineCov">          3 :     output logic tarray_en,</span></a>
<a name="44"><span class="lineNum">      44 </span><span class="lineCov">          2 :     output logic tarray_wen,</span></a>
<a name="45"><span class="lineNum">      45 </span>            : </a>
<a name="46"><span class="lineNum">      46 </span><span class="lineCov">          3 :     output logic resp_count_en,</span></a>
<a name="47"><span class="lineNum">      47 </span><span class="lineCov">          3 :     output logic req_count_en,</span></a>
<a name="48"><span class="lineNum">      48 </span><span class="lineCov">          3 :     output logic count_reset,</span></a>
<a name="49"><span class="lineNum">      49 </span>            : </a>
<a name="50"><span class="lineNum">      50 </span><span class="lineCov">          2 :     output logic write_data_sel,</span></a>
<a name="51"><span class="lineNum">      51 </span><span class="lineCov">          5 :     output logic darray_en,</span></a>
<a name="52"><span class="lineNum">      52 </span><span class="lineCov">          4 :     output logic darray_wen,</span></a>
<a name="53"><span class="lineNum">      53 </span><span class="lineNoCov">          0 :     output logic index_sel,</span></a>
<a name="54"><span class="lineNum">      54 </span><span class="lineCov">          2 :     output logic write_word_sel,</span></a>
<a name="55"><span class="lineNum">      55 </span><span class="lineCov">          1 :     output logic read_word_sel,</span></a>
<a name="56"><span class="lineNum">      56 </span><span class="lineNoCov">          0 :     output logic [2:0] mem_action,</span></a>
<a name="57"><span class="lineNum">      57 </span>            : </a>
<a name="58"><span class="lineNum">      58 </span><span class="lineCov">          2 :     output logic clean_set,</span></a>
<a name="59"><span class="lineNum">      59 </span><span class="lineCov">          2 :     output logic dirty_set,</span></a>
<a name="60"><span class="lineNum">      60 </span>            : </a>
<a name="61"><span class="lineNum">      61 </span><span class="lineCov">          2 :     output logic valid_set</span></a>
<a name="62"><span class="lineNum">      62 </span>            : );</a>
<a name="63"><span class="lineNum">      63 </span>            : </a>
<a name="64"><span class="lineNum">      64 </span>            : // General logic</a>
<a name="65"><span class="lineNum">      65 </span>            : localparam y = 1'b1;</a>
<a name="66"><span class="lineNum">      66 </span>            : localparam n = 1'b0;</a>
<a name="67"><span class="lineNum">      67 </span>            : localparam dc = 1'dx;</a>
<a name="68"><span class="lineNum">      68 </span>            : </a>
<a name="69"><span class="lineNum">      69 </span>            : // Data array write word select</a>
<a name="70"><span class="lineNum">      70 </span>            : localparam OFF = 1'd0;</a>
<a name="71"><span class="lineNum">      71 </span>            : localparam REFILL = 1'd1;</a>
<a name="72"><span class="lineNum">      72 </span>            : </a>
<a name="73"><span class="lineNum">      73 </span>            : // Data array read word select</a>
<a name="74"><span class="lineNum">      74 </span>            : // OFF</a>
<a name="75"><span class="lineNum">      75 </span>            : localparam EVICT = 1'b1;</a>
<a name="76"><span class="lineNum">      76 </span>            : </a>
<a name="77"><span class="lineNum">      77 </span>            : // Data array index select;</a>
<a name="78"><span class="lineNum">      78 </span>            : localparam IDX = 1'd0;</a>
<a name="79"><span class="lineNum">      79 </span>            : localparam FLUSH = 1'd1;</a>
<a name="80"><span class="lineNum">      80 </span>            : </a>
<a name="81"><span class="lineNum">      81 </span>            : // Write tag and data source select</a>
<a name="82"><span class="lineNum">      82 </span>            : localparam PROC = 1'd0;</a>
<a name="83"><span class="lineNum">      83 </span>            : localparam IMEM = 1'd1;</a>
<a name="84"><span class="lineNum">      84 </span>            : </a>
<a name="85"><span class="lineNum">      85 </span>            : // imem action</a>
<a name="86"><span class="lineNum">      86 </span>            : localparam READ = `VC_MEM_REQ_MSG_TYPE_READ;</a>
<a name="87"><span class="lineNum">      87 </span>            : localparam WRITE = `VC_MEM_REQ_MSG_TYPE_WRITE;</a>
<a name="88"><span class="lineNum">      88 </span>            : localparam DCMEM = 3'dx;</a>
<a name="89"><span class="lineNum">      89 </span>            : </a>
<a name="90"><span class="lineNum">      90 </span>            : // FSM states</a>
<a name="91"><span class="lineNum">      91 </span>            : localparam MT = 3'd0; // Check tag</a>
<a name="92"><span class="lineNum">      92 </span>            : localparam E0 = 3'd1; // Evict data</a>
<a name="93"><span class="lineNum">      93 </span>            : localparam R0 = 3'd2; // Refill data</a>
<a name="94"><span class="lineNum">      94 </span>            : localparam MD = 3'd3; // Data access (R/W)</a>
<a name="95"><span class="lineNum">      95 </span>            : localparam FL = 3'd4; // Flush</a>
<a name="96"><span class="lineNum">      96 </span>            : </a>
<a name="97"><span class="lineNum">      97 </span>            : // Signal set function</a>
<a name="98"><span class="lineNum">      98 </span>            : </a>
<a name="99"><span class="lineNum">      99 </span><span class="lineCov">        579 : function void tab</span></a>
<a name="100"><span class="lineNum">     100 </span>            : (</a>
<a name="101"><span class="lineNum">     101 </span>            :     input logic t_memreq_rdy,</a>
<a name="102"><span class="lineNum">     102 </span>            :     input logic t_memresp_val,</a>
<a name="103"><span class="lineNum">     103 </span>            :     input logic t_cache_req_val,</a>
<a name="104"><span class="lineNum">     104 </span>            :     input logic t_cache_resp_rdy,</a>
<a name="105"><span class="lineNum">     105 </span>            : </a>
<a name="106"><span class="lineNum">     106 </span>            :     input logic t_tarray_en,</a>
<a name="107"><span class="lineNum">     107 </span>            :     input logic t_tarray_wen,</a>
<a name="108"><span class="lineNum">     108 </span>            : </a>
<a name="109"><span class="lineNum">     109 </span>            :     input logic t_req_count_en,</a>
<a name="110"><span class="lineNum">     110 </span>            :     input logic t_resp_count_en,</a>
<a name="111"><span class="lineNum">     111 </span>            :     input logic t_count_reset,</a>
<a name="112"><span class="lineNum">     112 </span>            : </a>
<a name="113"><span class="lineNum">     113 </span>            :     input logic t_write_data_sel,</a>
<a name="114"><span class="lineNum">     114 </span>            :     input logic t_darray_en,</a>
<a name="115"><span class="lineNum">     115 </span>            :     input logic t_darray_wen,</a>
<a name="116"><span class="lineNum">     116 </span>            :     input logic t_index_sel,</a>
<a name="117"><span class="lineNum">     117 </span>            :     input logic t_write_word_sel,</a>
<a name="118"><span class="lineNum">     118 </span>            :     input logic t_read_word_sel,</a>
<a name="119"><span class="lineNum">     119 </span>            :     input logic [2:0] t_mem_action,</a>
<a name="120"><span class="lineNum">     120 </span>            : </a>
<a name="121"><span class="lineNum">     121 </span>            :     input logic t_clean_set,</a>
<a name="122"><span class="lineNum">     122 </span>            :     input logic t_dirty_set,</a>
<a name="123"><span class="lineNum">     123 </span>            :     input logic t_valid_set,</a>
<a name="124"><span class="lineNum">     124 </span>            : </a>
<a name="125"><span class="lineNum">     125 </span>            :     input logic t_flush_done,</a>
<a name="126"><span class="lineNum">     126 </span>            :     input logic t_get_next_flush_line,</a>
<a name="127"><span class="lineNum">     127 </span>            :     input logic t_input_en</a>
<a name="128"><span class="lineNum">     128 </span>            : );</a>
<a name="129"><span class="lineNum">     129 </span><span class="lineCov">        579 : begin</span></a>
<a name="130"><span class="lineNum">     130 </span><span class="lineCov">        579 :     assign memreq_rdy = t_memreq_rdy;</span></a>
<a name="131"><span class="lineNum">     131 </span><span class="lineCov">        579 :     assign memresp_val = t_memresp_val;</span></a>
<a name="132"><span class="lineNum">     132 </span><span class="lineCov">        579 :     assign cache_req_val = t_cache_req_val;</span></a>
<a name="133"><span class="lineNum">     133 </span><span class="lineCov">        579 :     assign cache_resp_rdy = t_cache_resp_rdy;</span></a>
<a name="134"><span class="lineNum">     134 </span><span class="lineCov">        579 :     assign tarray_en = t_tarray_en;</span></a>
<a name="135"><span class="lineNum">     135 </span><span class="lineCov">        579 :     assign tarray_wen = t_tarray_wen;</span></a>
<a name="136"><span class="lineNum">     136 </span><span class="lineCov">        579 :     assign req_count_en = t_req_count_en;</span></a>
<a name="137"><span class="lineNum">     137 </span><span class="lineCov">        579 :     assign resp_count_en = t_resp_count_en;</span></a>
<a name="138"><span class="lineNum">     138 </span><span class="lineCov">        579 :     assign count_reset = t_count_reset;</span></a>
<a name="139"><span class="lineNum">     139 </span><span class="lineCov">        579 :     assign write_data_sel = t_write_data_sel;</span></a>
<a name="140"><span class="lineNum">     140 </span><span class="lineCov">        579 :     assign darray_en = t_darray_en;</span></a>
<a name="141"><span class="lineNum">     141 </span><span class="lineCov">        579 :     assign darray_wen = t_darray_wen;</span></a>
<a name="142"><span class="lineNum">     142 </span><span class="lineCov">        579 :     assign index_sel = t_index_sel;</span></a>
<a name="143"><span class="lineNum">     143 </span><span class="lineCov">        579 :     assign write_word_sel = t_write_word_sel;</span></a>
<a name="144"><span class="lineNum">     144 </span><span class="lineCov">        579 :     assign read_word_sel = t_read_word_sel;</span></a>
<a name="145"><span class="lineNum">     145 </span><span class="lineCov">        579 :     assign mem_action = t_mem_action;</span></a>
<a name="146"><span class="lineNum">     146 </span><span class="lineCov">        579 :     assign clean_set = t_clean_set;</span></a>
<a name="147"><span class="lineNum">     147 </span><span class="lineCov">        579 :     assign dirty_set = t_dirty_set;</span></a>
<a name="148"><span class="lineNum">     148 </span><span class="lineCov">        579 :     assign valid_set = t_valid_set;</span></a>
<a name="149"><span class="lineNum">     149 </span><span class="lineCov">        579 :     assign flush_done = t_flush_done;</span></a>
<a name="150"><span class="lineNum">     150 </span><span class="lineCov">        579 :     assign get_next_flush_line = t_get_next_flush_line;</span></a>
<a name="151"><span class="lineNum">     151 </span><span class="lineCov">        579 :     assign input_en = t_input_en;</span></a>
<a name="152"><span class="lineNum">     152 </span>            : end</a>
<a name="153"><span class="lineNum">     153 </span>            : endfunction</a>
<a name="154"><span class="lineNum">     154 </span>            : </a>
<a name="155"><span class="lineNum">     155 </span>            : // Combinational signals for states</a>
<a name="156"><span class="lineNum">     156 </span>            : </a>
<a name="157"><span class="lineNum">     157 </span><span class="lineCov">          2 : logic hit;</span></a>
<a name="158"><span class="lineNum">     158 </span><span class="lineCov">          2 : logic hit_write;</span></a>
<a name="159"><span class="lineNum">     159 </span><span class="lineCov">          2 : logic req_write;</span></a>
<a name="160"><span class="lineNum">     160 </span><span class="lineCov">          2 : logic counts_done;</span></a>
<a name="161"><span class="lineNum">     161 </span><span class="lineCov">          3 : logic inc_req_not_done;</span></a>
<a name="162"><span class="lineNum">     162 </span><span class="lineCov">          5 : logic inc_resp_not_done;</span></a>
<a name="163"><span class="lineNum">     163 </span><span class="lineNoCov">          0 : logic int_flush_done;</span></a>
<a name="164"><span class="lineNum">     164 </span><span class="lineCov">          2 : logic int_not_flush_done;</span></a>
<a name="165"><span class="lineNum">     165 </span>            : </a>
<a name="166"><span class="lineNum">     166 </span>            : // State registers/logic</a>
<a name="167"><span class="lineNum">     167 </span><span class="lineNoCov">          0 : logic [2:0] state;</span></a>
<a name="168"><span class="lineNum">     168 </span><span class="lineNoCov">          0 : logic [2:0] nextState;</span></a>
<a name="169"><span class="lineNum">     169 </span>            : </a>
<a name="170"><span class="lineNum">     170 </span>            : // State register</a>
<a name="171"><span class="lineNum">     171 </span><span class="lineCov">        579 : always_ff @(posedge clk) begin</span></a>
<a name="172"><span class="lineNum">     172 </span><span class="lineCov">          2 :     if (reset) state &lt;= MT;</span></a>
<a name="173"><span class="lineNum">     173 </span><span class="lineCov">        577 :     else state &lt;= nextState;</span></a>
<a name="174"><span class="lineNum">     174 </span>            : end</a>
<a name="175"><span class="lineNum">     175 </span>            : </a>
<a name="176"><span class="lineNum">     176 </span><span class="lineNoCov">          0 : always_comb begin</span></a>
<a name="177"><span class="lineNum">     177 </span>            : </a>
<a name="178"><span class="lineNum">     178 </span><span class="lineNoCov">          0 :     assign req_write = (memreq_msg.type_ == WRITE);</span></a>
<a name="179"><span class="lineNum">     179 </span><span class="lineNoCov">          0 :     assign hit = memreq_val &amp;&amp; tarray_match &amp;&amp; line_valid;</span></a>
<a name="180"><span class="lineNum">     180 </span><span class="lineNoCov">          0 :     assign hit_write = hit &amp;&amp; req_write;</span></a>
<a name="181"><span class="lineNum">     181 </span><span class="lineNoCov">          0 :     assign counts_done = req_count_done &amp;&amp; resp_count_done;</span></a>
<a name="182"><span class="lineNum">     182 </span><span class="lineNoCov">          0 :     assign inc_req_not_done = cache_req_rdy &amp;&amp; !req_count_done;</span></a>
<a name="183"><span class="lineNum">     183 </span><span class="lineNoCov">          0 :     assign inc_resp_not_done = cache_resp_val &amp;&amp; !resp_count_done;</span></a>
<a name="184"><span class="lineNum">     184 </span><span class="lineNoCov">          0 :     assign int_flush_done = counts_done &amp;&amp; all_flushed;</span></a>
<a name="185"><span class="lineNum">     185 </span><span class="lineNoCov">          0 :     assign int_not_flush_done = counts_done &amp;&amp; !all_flushed;</span></a>
<a name="186"><span class="lineNum">     186 </span>            : </a>
<a name="187"><span class="lineNum">     187 </span><span class="lineNoCov">          0 :     case(state)</span></a>
<a name="188"><span class="lineNum">     188 </span><span class="lineCov">        204 :         MT: begin // Wait for request and check tag</span></a>
<a name="189"><span class="lineNum">     189 </span>            : </a>
<a name="190"><span class="lineNum">     190 </span><span class="lineCov">        144 :             if (memreq_val) begin // if request has been made to the cache</span></a>
<a name="191"><span class="lineNum">     191 </span><span class="lineCov">        140 :                 if (tarray_match &amp;&amp; line_valid) nextState = MT; // hit</span></a>
<a name="192"><span class="lineNum">     192 </span><span class="lineCov">          2 :                 else if (line_dirty) nextState = E0; // if miss and line dirty - evict it</span></a>
<a name="193"><span class="lineNum">     193 </span><span class="lineCov">          2 :                 else nextState = R0; // refill line if miss and line is clean</span></a>
<a name="194"><span class="lineNum">     194 </span>            :             end</a>
<a name="195"><span class="lineNum">     195 </span><span class="lineCov">        669 :             else if (!memreq_val &amp;&amp; flush)  nextState = FL; // if no request has been made and flush is high</span></a>
<a name="196"><span class="lineNum">     196 </span><span class="lineCov">        669 :             else nextState = MT; // no request has been made and no flush</span></a>
<a name="197"><span class="lineNum">     197 </span>            : </a>
<a name="198"><span class="lineNum">     198 </span>            :             //  memreq_rdy  memresp_val  cache_req_val  cache_resp_rdy  tarray_en  tarray_wen  req_count_en  resp_count_en  count_reset  write_data_sel  darray_en  darray_wen  index_sel  write_word_sel  read_word_sel  mem_action  clean_set  dirty_set  valid_set  flush_done  get_next_flush_line</a>
<a name="199"><span class="lineNum">     199 </span><span class="lineCov">        204 :             tab(y,          hit,         n,             n,              y,         n,          n,            n,             y,           PROC,           hit,       hit_write,  IDX,       OFF,            OFF,           DCMEM,      n,         hit_write, n,         n,          n, hit || (!memreq_val &amp;&amp; !flush));</span></a>
<a name="200"><span class="lineNum">     200 </span>            :         end</a>
<a name="201"><span class="lineNum">     201 </span><span class="lineCov">         81 :         E0: begin // Evict data from memory if dirty</span></a>
<a name="202"><span class="lineNum">     202 </span>            : </a>
<a name="203"><span class="lineNum">     203 </span>            :             // Go to R0 if eviction of line is done and reset counter for refill</a>
<a name="204"><span class="lineNum">     204 </span><span class="lineCov">        322 :             if (counts_done) nextState = R0;</span></a>
<a name="205"><span class="lineNum">     205 </span><span class="lineCov">        322 :             else nextState = E0;</span></a>
<a name="206"><span class="lineNum">     206 </span>            : </a>
<a name="207"><span class="lineNum">     207 </span>            :             //  memreq_rdy  memresp_val  cache_req_val  cache_resp_rdy  tarray_en  tarray_wen  req_count_en      resp_count_en       count_reset  write_data_sel  darray_en  darray_wen  index_sel  write_word_sel  read_word_sel  mem_action  clean_set  dirty_set  valid_set  flush_done  get_next_flush_line</a>
<a name="208"><span class="lineNum">     208 </span><span class="lineCov">         81 :             tab(n,          n,           cache_req_rdy, y,              n,         n,          inc_req_not_done, inc_resp_not_done,  counts_done, dc,             y,         n,          IDX,       dc,             EVICT,         WRITE,      n,         n,         n,         n,          n, n);</span></a>
<a name="209"><span class="lineNum">     209 </span>            : </a>
<a name="210"><span class="lineNum">     210 </span>            :         end</a>
<a name="211"><span class="lineNum">     211 </span><span class="lineCov">        224 :         R0: begin // Refill data from memory on miss</span></a>
<a name="212"><span class="lineNum">     212 </span>            : </a>
<a name="213"><span class="lineNum">     213 </span>            :             // Go to R0 if refill of line is done</a>
<a name="214"><span class="lineNum">     214 </span><span class="lineCov">          2 :             if (counts_done) nextState = MD;</span></a>
<a name="215"><span class="lineNum">     215 </span><span class="lineCov">        888 :             else nextState = R0;</span></a>
<a name="216"><span class="lineNum">     216 </span>            : </a>
<a name="217"><span class="lineNum">     217 </span>            :             //  memreq_rdy  memresp_val  cache_req_val  cache_resp_rdy  tarray_en  tarray_wen      req_count_en      resp_count_en       count_reset  write_data_sel  darray_en  darray_wen       index_sel  write_word_sel  read_word_sel  mem_action  clean_set  dirty_set  valid_set  flush_done  get_next_flush_line</a>
<a name="218"><span class="lineNum">     218 </span><span class="lineCov">        224 :             tab(n,          n,           cache_req_rdy, y,              y,         cache_resp_val, inc_req_not_done, inc_resp_not_done,  counts_done, IMEM,           y,         cache_resp_val,  IDX,       REFILL,         dc,            READ,       y,         n,         y,         n,          n, n);</span></a>
<a name="219"><span class="lineNum">     219 </span>            :             </a>
<a name="220"><span class="lineNum">     220 </span>            :         end</a>
<a name="221"><span class="lineNum">     221 </span><span class="lineCov">         70 :         MD: begin // Perform data access and respond to proc if read</span></a>
<a name="222"><span class="lineNum">     222 </span>            : </a>
<a name="223"><span class="lineNum">     223 </span>            :             // Go to MT if proc was ready to receive data</a>
<a name="224"><span class="lineNum">     224 </span><span class="lineCov">          1 :             if (memresp_rdy) nextState = MT;</span></a>
<a name="225"><span class="lineNum">     225 </span><span class="lineCov">        279 :             else nextState = MD;</span></a>
<a name="226"><span class="lineNum">     226 </span>            : </a>
<a name="227"><span class="lineNum">     227 </span>            :             //  memreq_rdy  memresp_val  cache_req_val  cache_resp_rdy  tarray_en  tarray_wen  req_count_en  resp_count_en  count_reset  write_data_sel  darray_en  darray_wen  index_sel  write_word_sel  read_word_sel  mem_action  clean_set  dirty_set  valid_set  flush_done  get_next_flush_line</a>
<a name="228"><span class="lineNum">     228 </span><span class="lineCov">         70 :             tab(n,          y,           n,             n,              n,         n,          n,            n,             y,           PROC,           y,         req_write,  IDX,       OFF,            OFF,           DCMEM,      n,         req_write, y,         n,          n, memresp_rdy);</span></a>
<a name="229"><span class="lineNum">     229 </span>            :         end</a>
<a name="230"><span class="lineNum">     230 </span><span class="lineNoCov">          0 :         FL: begin // Flush all dirty lines</span></a>
<a name="231"><span class="lineNum">     231 </span>            : </a>
<a name="232"><span class="lineNum">     232 </span>            :             // If still more lines to flush after count done, reset counter and get next line to flush</a>
<a name="233"><span class="lineNum">     233 </span>            :             // If no more lines to flush after count done, reset counter and go back to MT</a>
<a name="234"><span class="lineNum">     234 </span><span class="lineNoCov">          0 :             if (int_flush_done) nextState = MT;</span></a>
<a name="235"><span class="lineNum">     235 </span><span class="lineNoCov">          0 :             else nextState = FL;</span></a>
<a name="236"><span class="lineNum">     236 </span>            : </a>
<a name="237"><span class="lineNum">     237 </span>            :             //  memreq_rdy  memresp_val  cache_req_val  cache_resp_rdy  tarray_en  tarray_wen  req_count_en      resp_count_en   count_reset                              write_data_sel  darray_en  darray_wen  index_sel  write_word_sel  read_word_sel  mem_action  clean_set  dirty_set  valid_set  flush_done      get_next_flush_line</a>
<a name="238"><span class="lineNum">     238 </span><span class="lineNoCov">          0 :             tab(n,          n,           cache_req_rdy, y,              n,         n,          inc_req_not_done, inc_resp_not_done, int_flush_done || int_not_flush_done, dc,             y,         n,          FLUSH,     dc,             EVICT,         WRITE,      n,         n,         n,         int_flush_done, int_not_flush_done, n);</span></a>
<a name="239"><span class="lineNum">     239 </span>            :                 </a>
<a name="240"><span class="lineNum">     240 </span>            :         end</a>
<a name="241"><span class="lineNum">     241 </span><span class="lineNoCov">          0 :         default: begin</span></a>
<a name="242"><span class="lineNum">     242 </span>            :             </a>
<a name="243"><span class="lineNum">     243 </span><span class="lineNoCov">          0 :             nextState = MT;</span></a>
<a name="244"><span class="lineNum">     244 </span>            : </a>
<a name="245"><span class="lineNum">     245 </span>            :             //  memreq_rdy  memresp_val  cache_req_val  cache_resp_rdy  tarray_en  tarray_wen  req_count_en  resp_count_en  count_reset  write_data_sel  darray_en  darray_wen  index_sel  write_word_sel  read_word_sel  mem_action  clean_set  dirty_set  valid_set  flush_done  get_next_flush_line</a>
<a name="246"><span class="lineNum">     246 </span><span class="lineNoCov">          0 :             tab(n,          n,           n,             n,              n,         n,          n,            n,             y,           dc,             n,         n,          dc,        dc,             dc,            DCMEM,      n,         n,         n,         n,          n, n);</span></a>
<a name="247"><span class="lineNum">     247 </span>            :         </a>
<a name="248"><span class="lineNum">     248 </span>            :         end</a>
<a name="249"><span class="lineNum">     249 </span>            :     endcase</a>
<a name="250"><span class="lineNum">     250 </span>            : end</a>
<a name="251"><span class="lineNum">     251 </span>            : </a>
<a name="252"><span class="lineNum">     252 </span>            : endmodule</a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.14</a></td></tr>
  </table>
  <br>

</body>
</html>
