Makefile:98: XCELIUM_HOME not set which is necessary for compiling DPIs when using XCELIUM
[Verilator] Building Model for TestRig CHERI
verilator /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cv64a6_imacfd_sv39_config_pkg.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/riscv_pkg.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/riscv-dbg/src/dm_pkg.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/ariane_pkg.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/ariane_rvfi_pkg.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/std_cache_pkg.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/wt_cache_pkg.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/axi/src/axi_pkg.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/register_interface/src/reg_intf.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/register_interface/src/reg_intf_pkg.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/axi_intf.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/tb/rvfi_pkg.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/tb/ariane_soc_pkg.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/tb/ariane_axi_soc_pkg.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/ariane_axi_pkg.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/core/fpu/src/fpnew_pkg.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/core/fpu/src/fpu_div_sqrt_mvp/hdl/defs_div_sqrt_mvp.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/rv_plic/rtl/rv_plic_target.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/rv_plic/rtl/rv_plic_gateway.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/rv_plic/rtl/plic_regmap.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/rv_plic/rtl/plic_top.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/riscv-dbg/src/dmi_cdc.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/riscv-dbg/src/dmi_jtag.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/riscv-dbg/src/dmi_jtag_tap.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/riscv-dbg/src/dm_csrs.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/riscv-dbg/src/dm_mem.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/riscv-dbg/src/dm_sba.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/riscv-dbg/src/dm_top.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/riscv-dbg/debug_rom/debug_rom.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/register_interface/src/apb_to_reg.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/axi/src/axi_multicut.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/common/submodules/common_cells/src/deprecated/generic_fifo.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/common/submodules/common_cells/src/deprecated/pulp_sync.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/common/submodules/common_cells/src/deprecated/find_first_one.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/common/submodules/common_cells/src/rstgen_bypass.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/common/submodules/common_cells/src/rstgen.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/common/submodules/common_cells/src/stream_mux.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/common/submodules/common_cells/src/stream_demux.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/common/submodules/common_cells/src/exp_backoff.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/common/local/util/axi_master_connect.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/common/local/util/axi_slave_connect.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/common/local/util/axi_master_connect_rev.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/common/local/util/axi_slave_connect_rev.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/axi/src/axi_cut.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/axi/src/axi_join.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/axi/src/axi_delayer.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/axi/src/axi_to_axi_lite.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/fpga-support/rtl/SyncSpRamBeNx64.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/common/submodules/common_cells/src/unread.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/common/submodules/common_cells/src/sync.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/common/submodules/common_cells/src/cdc_2phase.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/common/submodules/common_cells/src/spill_register.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/common/submodules/common_cells/src/sync_wedge.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/common/submodules/common_cells/src/edge_detect.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/common/submodules/common_cells/src/stream_arbiter.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/common/submodules/common_cells/src/stream_arbiter_flushable.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/common/submodules/common_cells/src/deprecated/fifo_v1.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/common/submodules/common_cells/src/deprecated/fifo_v2.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/common/submodules/common_cells/src/fifo_v3.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/common/submodules/common_cells/src/lzc.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/common/submodules/common_cells/src/popcount.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/common/submodules/common_cells/src/rr_arb_tree.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/common/submodules/common_cells/src/deprecated/rrarbiter.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/common/submodules/common_cells/src/stream_delay.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/common/submodules/common_cells/src/lfsr.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/common/submodules/common_cells/src/lfsr_8bit.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/common/submodules/common_cells/src/lfsr_16bit.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/common/submodules/common_cells/src/delta_counter.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/common/submodules/common_cells/src/counter.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/common/submodules/common_cells/src/shift_reg.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/src/tech_cells_generic/src/pulp_clock_gating.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/src/tech_cells_generic/src/cluster_clock_inverter.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/src/tech_cells_generic/src/pulp_clock_mux2.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/tb/ariane_testharness.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/tb/cva6_cheri_tag_mem.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/tb/ariane_peripherals.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/tb/rvfi_tracer.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/tb/common/uart.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/tb/common/SimDTM.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/tb/common/SimJTAG.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/tb/tb_testRig_cheri/hdl/ariane_testharness_dii.sv +define+WT_DCACHE -DRVFI_TRACE=1 -DDII=1 /home/ninolomata/Desktop/Development/cva6-development/cva6//common/local/util/sram.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/common/mock_uart.sv +incdir+/home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/axi_node --threads 2 --unroll-count 256 -Werror-PINMISSING -Werror-IMPLICIT -Wno-fatal -Wno-PINCONNECTEMPTY -Wno-ASSIGNDLY -Wno-DECLFILENAME -Wno-UNUSED -Wno-UNOPTFLAT -Wno-BLKANDNBLK -Wno-style --trace --trace-structs -LDFLAGS -L/media/ninolomata/shared/Test_Plan_CVA6/riscv-tools/toolchain//lib -L/lib -Wl,-rpath,/media/ninolomata/shared/Test_Plan_CVA6/riscv-tools/toolchain//lib -Wl,-rpath,/lib -lfesvr  -lpthread -CFLAGS -I/include -I/include -I/media/ninolomata/shared/Test_Plan_CVA6/riscv-tools/toolchain//include -I/include  -std=c++11 -I../corev_apu/tb/dpi -O3  -DVL_DEBUG -Wall --cc --vpi +incdir+common/submodules/common_cells/include/ --top-module ariane_testharness_dii --threads-dpi none --Mdir work-ver -O3 --exe corev_apu/tb/tb_testRig_cheri/src/cva6_dii_toplevel.cpp corev_apu/tb/tb_testRig_cheri/src/socket.c corev_apu/tb/dpi/SimDTM.cc corev_apu/tb/dpi/SimJTAG.cc corev_apu/tb/dpi/remote_bitbang.cc corev_apu/tb/dpi/msim_helper.cc
cd work-ver && make -j -f Variane_testharness.mk
/bin/sh: 1: cd: can't cd to work-ver
make: *** [Makefile:250: verilate] Error 2
