{
  "design": {
    "design_info": {
      "boundary_crc": "0x5B7DDCAD58C1D174",
      "device": "xc7a35tcpg236-1",
      "gen_directory": "../../../../project_99.gen/sources_1/bd/compare",
      "name": "compare",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2022.1",
      "validated": "true"
    },
    "design_tree": {
      "blk_mem_gen_0": "",
      "blk_mem_gen_1": "",
      "blk_mem_gen_2": "",
      "blk_mem_gen_3": "",
      "blk_mem_gen_4": "",
      "blk_mem_gen_5": "",
      "blk_mem_gen_6": "",
      "blk_mem_gen_7": "",
      "blk_mem_gen_8": "",
      "blk_mem_gen_9": "",
      "blk_mem_gen_10": "",
      "blk_mem_gen_11": ""
    },
    "interface_ports": {
      "BRAM_PORTA_0": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
        "vlnv": "xilinx.com:interface:bram_rtl:1.0",
        "parameters": {
          "MASTER_TYPE": {
            "value": "OTHER",
            "value_src": "default"
          },
          "MEM_ECC": {
            "value": "NONE",
            "value_src": "default"
          },
          "MEM_SIZE": {
            "value": "8192",
            "value_src": "default"
          },
          "MEM_WIDTH": {
            "value": "32",
            "value_src": "default"
          },
          "READ_LATENCY": {
            "value": "1",
            "value_src": "default"
          }
        }
      },
      "BRAM_PORTB_0": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
        "vlnv": "xilinx.com:interface:bram_rtl:1.0",
        "parameters": {
          "MASTER_TYPE": {
            "value": "OTHER",
            "value_src": "default"
          },
          "MEM_ECC": {
            "value": "NONE",
            "value_src": "default"
          },
          "MEM_SIZE": {
            "value": "8192",
            "value_src": "default"
          },
          "MEM_WIDTH": {
            "value": "32",
            "value_src": "default"
          },
          "READ_LATENCY": {
            "value": "1",
            "value_src": "default"
          }
        }
      },
      "BRAM_PORTA_1": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
        "vlnv": "xilinx.com:interface:bram_rtl:1.0",
        "parameters": {
          "MASTER_TYPE": {
            "value": "OTHER",
            "value_src": "default"
          },
          "MEM_ECC": {
            "value": "NONE",
            "value_src": "default"
          },
          "MEM_SIZE": {
            "value": "8192",
            "value_src": "default"
          },
          "MEM_WIDTH": {
            "value": "32",
            "value_src": "default"
          },
          "READ_LATENCY": {
            "value": "1",
            "value_src": "default"
          }
        }
      },
      "BRAM_PORTB_1": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
        "vlnv": "xilinx.com:interface:bram_rtl:1.0",
        "parameters": {
          "MASTER_TYPE": {
            "value": "OTHER",
            "value_src": "default"
          },
          "MEM_ECC": {
            "value": "NONE",
            "value_src": "default"
          },
          "MEM_SIZE": {
            "value": "8192",
            "value_src": "default"
          },
          "MEM_WIDTH": {
            "value": "32",
            "value_src": "default"
          },
          "READ_LATENCY": {
            "value": "1",
            "value_src": "default"
          }
        }
      },
      "BRAM_PORTA_2": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
        "vlnv": "xilinx.com:interface:bram_rtl:1.0",
        "parameters": {
          "MASTER_TYPE": {
            "value": "OTHER",
            "value_src": "default"
          },
          "MEM_ECC": {
            "value": "NONE",
            "value_src": "default"
          },
          "MEM_SIZE": {
            "value": "8192",
            "value_src": "default"
          },
          "MEM_WIDTH": {
            "value": "32",
            "value_src": "default"
          },
          "READ_LATENCY": {
            "value": "1",
            "value_src": "default"
          }
        }
      },
      "BRAM_PORTA_3": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
        "vlnv": "xilinx.com:interface:bram_rtl:1.0",
        "parameters": {
          "MASTER_TYPE": {
            "value": "OTHER",
            "value_src": "default"
          },
          "MEM_ECC": {
            "value": "NONE",
            "value_src": "default"
          },
          "MEM_SIZE": {
            "value": "8192",
            "value_src": "default"
          },
          "MEM_WIDTH": {
            "value": "32",
            "value_src": "default"
          },
          "READ_LATENCY": {
            "value": "1",
            "value_src": "default"
          }
        }
      },
      "BRAM_PORTB_2": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
        "vlnv": "xilinx.com:interface:bram_rtl:1.0",
        "parameters": {
          "MASTER_TYPE": {
            "value": "OTHER",
            "value_src": "default"
          },
          "MEM_ECC": {
            "value": "NONE",
            "value_src": "default"
          },
          "MEM_SIZE": {
            "value": "8192",
            "value_src": "default"
          },
          "MEM_WIDTH": {
            "value": "32",
            "value_src": "default"
          },
          "READ_LATENCY": {
            "value": "1",
            "value_src": "default"
          }
        }
      },
      "BRAM_PORTA_4": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
        "vlnv": "xilinx.com:interface:bram_rtl:1.0",
        "parameters": {
          "MASTER_TYPE": {
            "value": "OTHER",
            "value_src": "default"
          },
          "MEM_ECC": {
            "value": "NONE",
            "value_src": "default"
          },
          "MEM_SIZE": {
            "value": "8192",
            "value_src": "default"
          },
          "MEM_WIDTH": {
            "value": "32",
            "value_src": "default"
          },
          "READ_LATENCY": {
            "value": "1",
            "value_src": "default"
          }
        }
      },
      "BRAM_PORTB_3": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
        "vlnv": "xilinx.com:interface:bram_rtl:1.0",
        "parameters": {
          "MASTER_TYPE": {
            "value": "OTHER",
            "value_src": "default"
          },
          "MEM_ECC": {
            "value": "NONE",
            "value_src": "default"
          },
          "MEM_SIZE": {
            "value": "8192",
            "value_src": "default"
          },
          "MEM_WIDTH": {
            "value": "32",
            "value_src": "default"
          },
          "READ_LATENCY": {
            "value": "1",
            "value_src": "default"
          }
        }
      },
      "BRAM_PORTA_5": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
        "vlnv": "xilinx.com:interface:bram_rtl:1.0",
        "parameters": {
          "MASTER_TYPE": {
            "value": "OTHER",
            "value_src": "default"
          },
          "MEM_ECC": {
            "value": "NONE",
            "value_src": "default"
          },
          "MEM_SIZE": {
            "value": "8192",
            "value_src": "default"
          },
          "MEM_WIDTH": {
            "value": "32",
            "value_src": "default"
          },
          "READ_LATENCY": {
            "value": "1",
            "value_src": "default"
          }
        }
      },
      "BRAM_PORTB_4": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
        "vlnv": "xilinx.com:interface:bram_rtl:1.0",
        "parameters": {
          "MASTER_TYPE": {
            "value": "OTHER",
            "value_src": "default"
          },
          "MEM_ECC": {
            "value": "NONE",
            "value_src": "default"
          },
          "MEM_SIZE": {
            "value": "8192",
            "value_src": "default"
          },
          "MEM_WIDTH": {
            "value": "32",
            "value_src": "default"
          },
          "READ_LATENCY": {
            "value": "1",
            "value_src": "default"
          }
        }
      },
      "BRAM_PORTA_6": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
        "vlnv": "xilinx.com:interface:bram_rtl:1.0",
        "parameters": {
          "MASTER_TYPE": {
            "value": "OTHER",
            "value_src": "default"
          },
          "MEM_ECC": {
            "value": "NONE",
            "value_src": "default"
          },
          "MEM_SIZE": {
            "value": "8192",
            "value_src": "default"
          },
          "MEM_WIDTH": {
            "value": "32",
            "value_src": "default"
          },
          "READ_LATENCY": {
            "value": "1",
            "value_src": "default"
          }
        }
      },
      "BRAM_PORTB_5": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
        "vlnv": "xilinx.com:interface:bram_rtl:1.0",
        "parameters": {
          "MASTER_TYPE": {
            "value": "OTHER",
            "value_src": "default"
          },
          "MEM_ECC": {
            "value": "NONE",
            "value_src": "default"
          },
          "MEM_SIZE": {
            "value": "8192",
            "value_src": "default"
          },
          "MEM_WIDTH": {
            "value": "32",
            "value_src": "default"
          },
          "READ_LATENCY": {
            "value": "1",
            "value_src": "default"
          }
        }
      },
      "BRAM_PORTA_7": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
        "vlnv": "xilinx.com:interface:bram_rtl:1.0",
        "parameters": {
          "MASTER_TYPE": {
            "value": "OTHER",
            "value_src": "default"
          },
          "MEM_ECC": {
            "value": "NONE",
            "value_src": "default"
          },
          "MEM_SIZE": {
            "value": "8192",
            "value_src": "default"
          },
          "MEM_WIDTH": {
            "value": "32",
            "value_src": "default"
          },
          "READ_LATENCY": {
            "value": "1",
            "value_src": "default"
          }
        }
      },
      "BRAM_PORTB_6": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
        "vlnv": "xilinx.com:interface:bram_rtl:1.0",
        "parameters": {
          "MASTER_TYPE": {
            "value": "OTHER",
            "value_src": "default"
          },
          "MEM_ECC": {
            "value": "NONE",
            "value_src": "default"
          },
          "MEM_SIZE": {
            "value": "8192",
            "value_src": "default"
          },
          "MEM_WIDTH": {
            "value": "32",
            "value_src": "default"
          },
          "READ_LATENCY": {
            "value": "1",
            "value_src": "default"
          }
        }
      },
      "BRAM_PORTA_8": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
        "vlnv": "xilinx.com:interface:bram_rtl:1.0",
        "parameters": {
          "MASTER_TYPE": {
            "value": "OTHER",
            "value_src": "default"
          },
          "MEM_ECC": {
            "value": "NONE",
            "value_src": "default"
          },
          "MEM_SIZE": {
            "value": "8192",
            "value_src": "default"
          },
          "MEM_WIDTH": {
            "value": "32",
            "value_src": "default"
          },
          "READ_LATENCY": {
            "value": "1",
            "value_src": "default"
          }
        }
      },
      "BRAM_PORTB_7": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
        "vlnv": "xilinx.com:interface:bram_rtl:1.0",
        "parameters": {
          "MASTER_TYPE": {
            "value": "OTHER",
            "value_src": "default"
          },
          "MEM_ECC": {
            "value": "NONE",
            "value_src": "default"
          },
          "MEM_SIZE": {
            "value": "8192",
            "value_src": "default"
          },
          "MEM_WIDTH": {
            "value": "32",
            "value_src": "default"
          },
          "READ_LATENCY": {
            "value": "1",
            "value_src": "default"
          }
        }
      },
      "BRAM_PORTA_9": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
        "vlnv": "xilinx.com:interface:bram_rtl:1.0",
        "parameters": {
          "MASTER_TYPE": {
            "value": "OTHER",
            "value_src": "default"
          },
          "MEM_ECC": {
            "value": "NONE",
            "value_src": "default"
          },
          "MEM_SIZE": {
            "value": "8192",
            "value_src": "default"
          },
          "MEM_WIDTH": {
            "value": "32",
            "value_src": "default"
          },
          "READ_LATENCY": {
            "value": "1",
            "value_src": "default"
          }
        }
      },
      "BRAM_PORTB_8": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
        "vlnv": "xilinx.com:interface:bram_rtl:1.0",
        "parameters": {
          "MASTER_TYPE": {
            "value": "OTHER",
            "value_src": "default"
          },
          "MEM_ECC": {
            "value": "NONE",
            "value_src": "default"
          },
          "MEM_SIZE": {
            "value": "8192",
            "value_src": "default"
          },
          "MEM_WIDTH": {
            "value": "32",
            "value_src": "default"
          },
          "READ_LATENCY": {
            "value": "1",
            "value_src": "default"
          }
        }
      },
      "BRAM_PORTA_10": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
        "vlnv": "xilinx.com:interface:bram_rtl:1.0",
        "parameters": {
          "MASTER_TYPE": {
            "value": "OTHER",
            "value_src": "default"
          },
          "MEM_ECC": {
            "value": "NONE",
            "value_src": "default"
          },
          "MEM_SIZE": {
            "value": "8192",
            "value_src": "default"
          },
          "MEM_WIDTH": {
            "value": "32",
            "value_src": "default"
          },
          "READ_LATENCY": {
            "value": "1",
            "value_src": "default"
          }
        }
      },
      "BRAM_PORTB_9": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
        "vlnv": "xilinx.com:interface:bram_rtl:1.0",
        "parameters": {
          "MASTER_TYPE": {
            "value": "OTHER",
            "value_src": "default"
          },
          "MEM_ECC": {
            "value": "NONE",
            "value_src": "default"
          },
          "MEM_SIZE": {
            "value": "8192",
            "value_src": "default"
          },
          "MEM_WIDTH": {
            "value": "32",
            "value_src": "default"
          },
          "READ_LATENCY": {
            "value": "1",
            "value_src": "default"
          }
        }
      },
      "BRAM_PORTA_11": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
        "vlnv": "xilinx.com:interface:bram_rtl:1.0",
        "parameters": {
          "MASTER_TYPE": {
            "value": "OTHER",
            "value_src": "default"
          },
          "MEM_ECC": {
            "value": "NONE",
            "value_src": "default"
          },
          "MEM_SIZE": {
            "value": "8192",
            "value_src": "default"
          },
          "MEM_WIDTH": {
            "value": "32",
            "value_src": "default"
          },
          "READ_LATENCY": {
            "value": "1",
            "value_src": "default"
          }
        }
      },
      "BRAM_PORTB_10": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
        "vlnv": "xilinx.com:interface:bram_rtl:1.0",
        "parameters": {
          "MASTER_TYPE": {
            "value": "OTHER",
            "value_src": "default"
          },
          "MEM_ECC": {
            "value": "NONE",
            "value_src": "default"
          },
          "MEM_SIZE": {
            "value": "8192",
            "value_src": "default"
          },
          "MEM_WIDTH": {
            "value": "32",
            "value_src": "default"
          },
          "READ_LATENCY": {
            "value": "1",
            "value_src": "default"
          }
        }
      }
    },
    "ports": {
      "adresa_0": {
        "direction": "I",
        "left": "9",
        "right": "0"
      },
      "clka_0": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "compare_clka_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "dina_0": {
        "direction": "I",
        "left": "55",
        "right": "0"
      },
      "wea_0": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "adresb_0": {
        "direction": "I",
        "left": "9",
        "right": "0"
      },
      "clkb_0": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "compare_clkb_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "doutb_0": {
        "direction": "O",
        "left": "55",
        "right": "0"
      },
      "adresa_1": {
        "direction": "I",
        "left": "9",
        "right": "0"
      },
      "clka_1": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "compare_clka_1",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "dina_1": {
        "direction": "I",
        "left": "55",
        "right": "0"
      },
      "wea_1": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "adresb_1": {
        "direction": "I",
        "left": "9",
        "right": "0"
      },
      "clkb_1": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "compare_clkb_1",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "doutb_1": {
        "direction": "O",
        "left": "55",
        "right": "0"
      },
      "adresa_2": {
        "direction": "I",
        "left": "9",
        "right": "0"
      },
      "clka_2": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "compare_clka_2",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "dina_2": {
        "direction": "I",
        "left": "55",
        "right": "0"
      },
      "wea_2": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "adresb_2": {
        "direction": "I",
        "left": "9",
        "right": "0"
      },
      "clkb_2": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "compare_clkb_2",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "doutb_2": {
        "direction": "O",
        "left": "55",
        "right": "0"
      },
      "adresa_3": {
        "direction": "I",
        "left": "9",
        "right": "0"
      },
      "clka_3": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "compare_clka_3",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "dina_3": {
        "direction": "I",
        "left": "55",
        "right": "0"
      },
      "wea_3": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "adresb_3": {
        "direction": "I",
        "left": "9",
        "right": "0"
      },
      "clkb_3": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "compare_clkb_3",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "doutb_3": {
        "direction": "O",
        "left": "55",
        "right": "0"
      },
      "adresa_4": {
        "direction": "I",
        "left": "9",
        "right": "0"
      },
      "clka_4": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "compare_clka_4",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "dina_4": {
        "direction": "I",
        "left": "55",
        "right": "0"
      },
      "wea_4": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "adresb_4": {
        "direction": "I",
        "left": "9",
        "right": "0"
      },
      "clkb_4": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "compare_clkb_4",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "doutb_4": {
        "direction": "O",
        "left": "55",
        "right": "0"
      },
      "adresa_5": {
        "direction": "I",
        "left": "9",
        "right": "0"
      },
      "clka_5": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "compare_clka_5",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "dina_5": {
        "direction": "I",
        "left": "55",
        "right": "0"
      },
      "wea_5": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "adresb_5": {
        "direction": "I",
        "left": "9",
        "right": "0"
      },
      "clkb_5": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "compare_clkb_5",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "doutb_5": {
        "direction": "O",
        "left": "55",
        "right": "0"
      },
      "adresa_6": {
        "direction": "I",
        "left": "9",
        "right": "0"
      },
      "clka_6": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "compare_clka_6",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "dina_6": {
        "direction": "I",
        "left": "55",
        "right": "0"
      },
      "wea_6": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "adresb_6": {
        "direction": "I",
        "left": "9",
        "right": "0"
      },
      "clkb_6": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "compare_clkb_6",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "doutb_6": {
        "direction": "O",
        "left": "55",
        "right": "0"
      },
      "adresa_7": {
        "direction": "I",
        "left": "9",
        "right": "0"
      },
      "clka_7": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "compare_clka_7",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "dina_7": {
        "direction": "I",
        "left": "55",
        "right": "0"
      },
      "wea_7": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "adresb_7": {
        "direction": "I",
        "left": "9",
        "right": "0"
      },
      "clkb_7": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "compare_clkb_7",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "doutb_7": {
        "direction": "O",
        "left": "55",
        "right": "0"
      },
      "adresa_8": {
        "direction": "I",
        "left": "9",
        "right": "0"
      },
      "clka_8": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "compare_clka_8",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "dina_8": {
        "direction": "I",
        "left": "55",
        "right": "0"
      },
      "wea_8": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "adresb_8": {
        "direction": "I",
        "left": "9",
        "right": "0"
      },
      "clkb_8": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "compare_clkb_8",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "doutb_8": {
        "direction": "O",
        "left": "55",
        "right": "0"
      },
      "adresa_9": {
        "direction": "I",
        "left": "9",
        "right": "0"
      },
      "clka_9": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "compare_clka_9",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "dina_9": {
        "direction": "I",
        "left": "55",
        "right": "0"
      },
      "wea_9": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "adresb_9": {
        "direction": "I",
        "left": "9",
        "right": "0"
      },
      "clkb_9": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "compare_clkb_9",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "doutb_9": {
        "direction": "O",
        "left": "55",
        "right": "0"
      },
      "adresa_compare": {
        "direction": "I",
        "left": "9",
        "right": "0"
      },
      "clka_10": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "compare_clka_10",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "dina_compare": {
        "direction": "I",
        "left": "55",
        "right": "0"
      },
      "wea_compare": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "adresb_compare": {
        "direction": "I",
        "left": "9",
        "right": "0"
      },
      "clkb_10": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "compare_clkb_10",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "doutb_compare": {
        "direction": "O",
        "left": "55",
        "right": "0"
      },
      "adresa_comperator": {
        "direction": "I",
        "left": "9",
        "right": "0"
      },
      "clka_11": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "compare_clka_11",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "dina_comperator": {
        "direction": "I",
        "left": "55",
        "right": "0"
      },
      "wea_compare2": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "adresb_comperator": {
        "direction": "I",
        "left": "9",
        "right": "0"
      },
      "clkb_11": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "compare_clkb_11",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "doutb_comperator": {
        "direction": "O",
        "left": "55",
        "right": "0"
      }
    },
    "components": {
      "blk_mem_gen_0": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "compare_blk_mem_gen_0_0",
        "xci_path": "ip\\compare_blk_mem_gen_0_0\\compare_blk_mem_gen_0_0.xci",
        "inst_hier_path": "blk_mem_gen_0",
        "parameters": {
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Enable_B": {
            "value": "Always_Enabled"
          },
          "Memory_Type": {
            "value": "Simple_Dual_Port_RAM"
          },
          "Operating_Mode_A": {
            "value": "NO_CHANGE"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Read_Width_B": {
            "value": "56"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Use_Byte_Write_Enable": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "819"
          },
          "Write_Width_A": {
            "value": "56"
          },
          "Write_Width_B": {
            "value": "56"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "blk_mem_gen_1": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "compare_blk_mem_gen_1_0",
        "xci_path": "ip\\compare_blk_mem_gen_1_0\\compare_blk_mem_gen_1_0.xci",
        "inst_hier_path": "blk_mem_gen_1",
        "parameters": {
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Enable_B": {
            "value": "Always_Enabled"
          },
          "Memory_Type": {
            "value": "Simple_Dual_Port_RAM"
          },
          "Operating_Mode_A": {
            "value": "NO_CHANGE"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Read_Width_B": {
            "value": "56"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Use_Byte_Write_Enable": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "819"
          },
          "Write_Width_A": {
            "value": "56"
          },
          "Write_Width_B": {
            "value": "56"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "blk_mem_gen_2": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "compare_blk_mem_gen_2_0",
        "xci_path": "ip\\compare_blk_mem_gen_2_0\\compare_blk_mem_gen_2_0.xci",
        "inst_hier_path": "blk_mem_gen_2",
        "parameters": {
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Enable_B": {
            "value": "Always_Enabled"
          },
          "Memory_Type": {
            "value": "Simple_Dual_Port_RAM"
          },
          "Operating_Mode_A": {
            "value": "NO_CHANGE"
          },
          "Port_A_Write_Rate": {
            "value": "50"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Read_Width_B": {
            "value": "56"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Use_Byte_Write_Enable": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "819"
          },
          "Write_Width_A": {
            "value": "56"
          },
          "Write_Width_B": {
            "value": "56"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "blk_mem_gen_3": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "compare_blk_mem_gen_3_0",
        "xci_path": "ip\\compare_blk_mem_gen_3_0\\compare_blk_mem_gen_3_0.xci",
        "inst_hier_path": "blk_mem_gen_3",
        "parameters": {
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Enable_B": {
            "value": "Always_Enabled"
          },
          "Memory_Type": {
            "value": "Simple_Dual_Port_RAM"
          },
          "Operating_Mode_A": {
            "value": "NO_CHANGE"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Read_Width_B": {
            "value": "56"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Use_Byte_Write_Enable": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "819"
          },
          "Write_Width_A": {
            "value": "56"
          },
          "Write_Width_B": {
            "value": "56"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "blk_mem_gen_4": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "compare_blk_mem_gen_4_0",
        "xci_path": "ip\\compare_blk_mem_gen_4_0\\compare_blk_mem_gen_4_0.xci",
        "inst_hier_path": "blk_mem_gen_4",
        "parameters": {
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Enable_B": {
            "value": "Always_Enabled"
          },
          "Memory_Type": {
            "value": "Simple_Dual_Port_RAM"
          },
          "Operating_Mode_A": {
            "value": "NO_CHANGE"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Read_Width_B": {
            "value": "56"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Use_Byte_Write_Enable": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "819"
          },
          "Write_Width_A": {
            "value": "56"
          },
          "Write_Width_B": {
            "value": "56"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "blk_mem_gen_5": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "compare_blk_mem_gen_5_0",
        "xci_path": "ip\\compare_blk_mem_gen_5_0\\compare_blk_mem_gen_5_0.xci",
        "inst_hier_path": "blk_mem_gen_5",
        "parameters": {
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Enable_B": {
            "value": "Always_Enabled"
          },
          "Memory_Type": {
            "value": "Simple_Dual_Port_RAM"
          },
          "Operating_Mode_A": {
            "value": "NO_CHANGE"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Read_Width_B": {
            "value": "56"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Use_Byte_Write_Enable": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "819"
          },
          "Write_Width_A": {
            "value": "56"
          },
          "Write_Width_B": {
            "value": "56"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "blk_mem_gen_6": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "compare_blk_mem_gen_6_0",
        "xci_path": "ip\\compare_blk_mem_gen_6_0\\compare_blk_mem_gen_6_0.xci",
        "inst_hier_path": "blk_mem_gen_6",
        "parameters": {
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Enable_B": {
            "value": "Always_Enabled"
          },
          "Memory_Type": {
            "value": "Simple_Dual_Port_RAM"
          },
          "Operating_Mode_A": {
            "value": "NO_CHANGE"
          },
          "Port_A_Write_Rate": {
            "value": "50"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Read_Width_B": {
            "value": "56"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Use_Byte_Write_Enable": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "819"
          },
          "Write_Width_A": {
            "value": "56"
          },
          "Write_Width_B": {
            "value": "56"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "blk_mem_gen_7": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "compare_blk_mem_gen_7_0",
        "xci_path": "ip\\compare_blk_mem_gen_7_0\\compare_blk_mem_gen_7_0.xci",
        "inst_hier_path": "blk_mem_gen_7",
        "parameters": {
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Enable_B": {
            "value": "Always_Enabled"
          },
          "Memory_Type": {
            "value": "Simple_Dual_Port_RAM"
          },
          "Operating_Mode_A": {
            "value": "NO_CHANGE"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Read_Width_B": {
            "value": "56"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Use_Byte_Write_Enable": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "819"
          },
          "Write_Width_A": {
            "value": "56"
          },
          "Write_Width_B": {
            "value": "56"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "blk_mem_gen_8": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "compare_blk_mem_gen_8_0",
        "xci_path": "ip\\compare_blk_mem_gen_8_0\\compare_blk_mem_gen_8_0.xci",
        "inst_hier_path": "blk_mem_gen_8",
        "parameters": {
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Enable_B": {
            "value": "Always_Enabled"
          },
          "Memory_Type": {
            "value": "Simple_Dual_Port_RAM"
          },
          "Operating_Mode_A": {
            "value": "NO_CHANGE"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Read_Width_B": {
            "value": "56"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Use_Byte_Write_Enable": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "819"
          },
          "Write_Width_A": {
            "value": "56"
          },
          "Write_Width_B": {
            "value": "56"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "blk_mem_gen_9": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "compare_blk_mem_gen_9_0",
        "xci_path": "ip\\compare_blk_mem_gen_9_0\\compare_blk_mem_gen_9_0.xci",
        "inst_hier_path": "blk_mem_gen_9",
        "parameters": {
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Enable_B": {
            "value": "Always_Enabled"
          },
          "Memory_Type": {
            "value": "Simple_Dual_Port_RAM"
          },
          "Operating_Mode_A": {
            "value": "NO_CHANGE"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Read_Width_B": {
            "value": "56"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Use_Byte_Write_Enable": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "819"
          },
          "Write_Width_A": {
            "value": "56"
          },
          "Write_Width_B": {
            "value": "56"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "blk_mem_gen_10": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "compare_blk_mem_gen_10_0",
        "xci_path": "ip\\compare_blk_mem_gen_10_0\\compare_blk_mem_gen_10_0.xci",
        "inst_hier_path": "blk_mem_gen_10",
        "parameters": {
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Enable_B": {
            "value": "Always_Enabled"
          },
          "Memory_Type": {
            "value": "Simple_Dual_Port_RAM"
          },
          "Operating_Mode_A": {
            "value": "NO_CHANGE"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Read_Width_B": {
            "value": "56"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Use_Byte_Write_Enable": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "819"
          },
          "Write_Width_A": {
            "value": "56"
          },
          "Write_Width_B": {
            "value": "56"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "blk_mem_gen_11": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "compare_blk_mem_gen_11_0",
        "xci_path": "ip\\compare_blk_mem_gen_11_0\\compare_blk_mem_gen_11_0.xci",
        "inst_hier_path": "blk_mem_gen_11",
        "parameters": {
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Enable_B": {
            "value": "Always_Enabled"
          },
          "Memory_Type": {
            "value": "Simple_Dual_Port_RAM"
          },
          "Operating_Mode_A": {
            "value": "NO_CHANGE"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Read_Width_B": {
            "value": "56"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Use_Byte_Write_Enable": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "819"
          },
          "Write_Width_A": {
            "value": "56"
          },
          "Write_Width_B": {
            "value": "56"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      }
    },
    "interface_nets": {
      "BRAM_PORTA_0_1": {
        "interface_ports": [
          "BRAM_PORTA_0",
          "blk_mem_gen_0/BRAM_PORTA"
        ]
      },
      "BRAM_PORTA_10_1": {
        "interface_ports": [
          "BRAM_PORTA_10",
          "blk_mem_gen_10/BRAM_PORTA"
        ]
      },
      "BRAM_PORTA_11_1": {
        "interface_ports": [
          "BRAM_PORTA_11",
          "blk_mem_gen_11/BRAM_PORTA"
        ]
      },
      "BRAM_PORTA_1_1": {
        "interface_ports": [
          "BRAM_PORTA_1",
          "blk_mem_gen_1/BRAM_PORTA"
        ]
      },
      "BRAM_PORTA_2_1": {
        "interface_ports": [
          "BRAM_PORTA_2",
          "blk_mem_gen_2/BRAM_PORTA"
        ]
      },
      "BRAM_PORTA_3_1": {
        "interface_ports": [
          "BRAM_PORTA_3",
          "blk_mem_gen_3/BRAM_PORTA"
        ]
      },
      "BRAM_PORTA_4_1": {
        "interface_ports": [
          "BRAM_PORTA_4",
          "blk_mem_gen_4/BRAM_PORTA"
        ]
      },
      "BRAM_PORTA_5_1": {
        "interface_ports": [
          "BRAM_PORTA_5",
          "blk_mem_gen_5/BRAM_PORTA"
        ]
      },
      "BRAM_PORTA_6_1": {
        "interface_ports": [
          "BRAM_PORTA_6",
          "blk_mem_gen_6/BRAM_PORTA"
        ]
      },
      "BRAM_PORTA_7_1": {
        "interface_ports": [
          "BRAM_PORTA_7",
          "blk_mem_gen_7/BRAM_PORTA"
        ]
      },
      "BRAM_PORTA_8_1": {
        "interface_ports": [
          "BRAM_PORTA_8",
          "blk_mem_gen_8/BRAM_PORTA"
        ]
      },
      "BRAM_PORTA_9_1": {
        "interface_ports": [
          "BRAM_PORTA_9",
          "blk_mem_gen_9/BRAM_PORTA"
        ]
      },
      "BRAM_PORTB_0_1": {
        "interface_ports": [
          "BRAM_PORTB_0",
          "blk_mem_gen_0/BRAM_PORTB"
        ]
      },
      "BRAM_PORTB_10_1": {
        "interface_ports": [
          "BRAM_PORTB_10",
          "blk_mem_gen_11/BRAM_PORTB"
        ]
      },
      "BRAM_PORTB_1_1": {
        "interface_ports": [
          "BRAM_PORTB_1",
          "blk_mem_gen_1/BRAM_PORTB"
        ]
      },
      "BRAM_PORTB_2_1": {
        "interface_ports": [
          "BRAM_PORTB_2",
          "blk_mem_gen_3/BRAM_PORTB"
        ]
      },
      "BRAM_PORTB_3_1": {
        "interface_ports": [
          "BRAM_PORTB_3",
          "blk_mem_gen_4/BRAM_PORTB"
        ]
      },
      "BRAM_PORTB_4_1": {
        "interface_ports": [
          "BRAM_PORTB_4",
          "blk_mem_gen_5/BRAM_PORTB"
        ]
      },
      "BRAM_PORTB_5_1": {
        "interface_ports": [
          "BRAM_PORTB_5",
          "blk_mem_gen_6/BRAM_PORTB"
        ]
      },
      "BRAM_PORTB_6_1": {
        "interface_ports": [
          "BRAM_PORTB_6",
          "blk_mem_gen_7/BRAM_PORTB"
        ]
      },
      "BRAM_PORTB_7_1": {
        "interface_ports": [
          "BRAM_PORTB_7",
          "blk_mem_gen_8/BRAM_PORTB"
        ]
      },
      "BRAM_PORTB_8_1": {
        "interface_ports": [
          "BRAM_PORTB_8",
          "blk_mem_gen_9/BRAM_PORTB"
        ]
      },
      "BRAM_PORTB_9_1": {
        "interface_ports": [
          "BRAM_PORTB_9",
          "blk_mem_gen_10/BRAM_PORTB"
        ]
      }
    },
    "nets": {
      "addra_0_1": {
        "ports": [
          "adresa_0",
          "blk_mem_gen_0/addra"
        ]
      },
      "addra_0_2": {
        "ports": [
          "adresa_comperator",
          "blk_mem_gen_11/addra"
        ]
      },
      "addra_10_1": {
        "ports": [
          "adresa_compare",
          "blk_mem_gen_10/addra"
        ]
      },
      "addra_1_1": {
        "ports": [
          "adresa_1",
          "blk_mem_gen_1/addra"
        ]
      },
      "addra_2_1": {
        "ports": [
          "adresa_2",
          "blk_mem_gen_2/addra"
        ]
      },
      "addra_3_1": {
        "ports": [
          "adresa_3",
          "blk_mem_gen_3/addra"
        ]
      },
      "addra_4_1": {
        "ports": [
          "adresa_4",
          "blk_mem_gen_4/addra"
        ]
      },
      "addra_5_1": {
        "ports": [
          "adresa_5",
          "blk_mem_gen_5/addra"
        ]
      },
      "addra_6_1": {
        "ports": [
          "adresa_6",
          "blk_mem_gen_6/addra"
        ]
      },
      "addra_7_1": {
        "ports": [
          "adresa_7",
          "blk_mem_gen_7/addra"
        ]
      },
      "addra_8_1": {
        "ports": [
          "adresa_8",
          "blk_mem_gen_8/addra"
        ]
      },
      "addra_9_1": {
        "ports": [
          "adresa_9",
          "blk_mem_gen_9/addra"
        ]
      },
      "addrb_0_1": {
        "ports": [
          "adresb_0",
          "blk_mem_gen_0/addrb"
        ]
      },
      "addrb_0_2": {
        "ports": [
          "adresb_comperator",
          "blk_mem_gen_11/addrb"
        ]
      },
      "addrb_10_1": {
        "ports": [
          "adresb_compare",
          "blk_mem_gen_10/addrb"
        ]
      },
      "addrb_1_1": {
        "ports": [
          "adresb_1",
          "blk_mem_gen_1/addrb"
        ]
      },
      "addrb_2_1": {
        "ports": [
          "adresb_2",
          "blk_mem_gen_2/addrb"
        ]
      },
      "addrb_3_1": {
        "ports": [
          "adresb_3",
          "blk_mem_gen_3/addrb"
        ]
      },
      "addrb_4_1": {
        "ports": [
          "adresb_4",
          "blk_mem_gen_4/addrb"
        ]
      },
      "addrb_5_1": {
        "ports": [
          "adresb_5",
          "blk_mem_gen_5/addrb"
        ]
      },
      "addrb_6_1": {
        "ports": [
          "adresb_6",
          "blk_mem_gen_6/addrb"
        ]
      },
      "addrb_7_1": {
        "ports": [
          "adresb_7",
          "blk_mem_gen_7/addrb"
        ]
      },
      "addrb_8_1": {
        "ports": [
          "adresb_8",
          "blk_mem_gen_8/addrb"
        ]
      },
      "addrb_9_1": {
        "ports": [
          "adresb_9",
          "blk_mem_gen_9/addrb"
        ]
      },
      "blk_mem_gen_0_doutb": {
        "ports": [
          "blk_mem_gen_0/doutb",
          "doutb_0"
        ]
      },
      "blk_mem_gen_10_doutb": {
        "ports": [
          "blk_mem_gen_10/doutb",
          "doutb_compare"
        ]
      },
      "blk_mem_gen_11_doutb": {
        "ports": [
          "blk_mem_gen_11/doutb",
          "doutb_comperator"
        ]
      },
      "blk_mem_gen_1_doutb": {
        "ports": [
          "blk_mem_gen_1/doutb",
          "doutb_1"
        ]
      },
      "blk_mem_gen_2_doutb": {
        "ports": [
          "blk_mem_gen_2/doutb",
          "doutb_2"
        ]
      },
      "blk_mem_gen_3_doutb": {
        "ports": [
          "blk_mem_gen_3/doutb",
          "doutb_3"
        ]
      },
      "blk_mem_gen_4_doutb": {
        "ports": [
          "blk_mem_gen_4/doutb",
          "doutb_4"
        ]
      },
      "blk_mem_gen_5_doutb": {
        "ports": [
          "blk_mem_gen_5/doutb",
          "doutb_5"
        ]
      },
      "blk_mem_gen_6_doutb": {
        "ports": [
          "blk_mem_gen_6/doutb",
          "doutb_6"
        ]
      },
      "blk_mem_gen_7_doutb": {
        "ports": [
          "blk_mem_gen_7/doutb",
          "doutb_7"
        ]
      },
      "blk_mem_gen_8_doutb": {
        "ports": [
          "blk_mem_gen_8/doutb",
          "doutb_8"
        ]
      },
      "blk_mem_gen_9_doutb": {
        "ports": [
          "blk_mem_gen_9/doutb",
          "doutb_9"
        ]
      },
      "clka_0_1": {
        "ports": [
          "clka_0",
          "blk_mem_gen_0/clka"
        ]
      },
      "clka_10_1": {
        "ports": [
          "clka_10",
          "blk_mem_gen_10/clka"
        ]
      },
      "clka_11_1": {
        "ports": [
          "clka_11",
          "blk_mem_gen_11/clka"
        ]
      },
      "clka_1_1": {
        "ports": [
          "clka_1",
          "blk_mem_gen_1/clka"
        ]
      },
      "clka_2_1": {
        "ports": [
          "clka_2",
          "blk_mem_gen_2/clka"
        ]
      },
      "clka_3_1": {
        "ports": [
          "clka_3",
          "blk_mem_gen_3/clka"
        ]
      },
      "clka_4_1": {
        "ports": [
          "clka_4",
          "blk_mem_gen_4/clka"
        ]
      },
      "clka_5_1": {
        "ports": [
          "clka_5",
          "blk_mem_gen_5/clka"
        ]
      },
      "clka_6_1": {
        "ports": [
          "clka_6",
          "blk_mem_gen_6/clka"
        ]
      },
      "clka_7_1": {
        "ports": [
          "clka_7",
          "blk_mem_gen_7/clka"
        ]
      },
      "clka_8_1": {
        "ports": [
          "clka_8",
          "blk_mem_gen_8/clka"
        ]
      },
      "clka_9_1": {
        "ports": [
          "clka_9",
          "blk_mem_gen_9/clka"
        ]
      },
      "clkb_0_1": {
        "ports": [
          "clkb_0",
          "blk_mem_gen_0/clkb"
        ]
      },
      "clkb_10_1": {
        "ports": [
          "clkb_10",
          "blk_mem_gen_10/clkb"
        ]
      },
      "clkb_11_1": {
        "ports": [
          "clkb_11",
          "blk_mem_gen_11/clkb"
        ]
      },
      "clkb_1_1": {
        "ports": [
          "clkb_1",
          "blk_mem_gen_1/clkb"
        ]
      },
      "clkb_2_1": {
        "ports": [
          "clkb_2",
          "blk_mem_gen_2/clkb"
        ]
      },
      "clkb_3_1": {
        "ports": [
          "clkb_3",
          "blk_mem_gen_3/clkb"
        ]
      },
      "clkb_4_1": {
        "ports": [
          "clkb_4",
          "blk_mem_gen_4/clkb"
        ]
      },
      "clkb_5_1": {
        "ports": [
          "clkb_5",
          "blk_mem_gen_5/clkb"
        ]
      },
      "clkb_6_1": {
        "ports": [
          "clkb_6",
          "blk_mem_gen_6/clkb"
        ]
      },
      "clkb_7_1": {
        "ports": [
          "clkb_7",
          "blk_mem_gen_7/clkb"
        ]
      },
      "clkb_8_1": {
        "ports": [
          "clkb_8",
          "blk_mem_gen_8/clkb"
        ]
      },
      "clkb_9_1": {
        "ports": [
          "clkb_9",
          "blk_mem_gen_9/clkb"
        ]
      },
      "dina_0_1": {
        "ports": [
          "dina_0",
          "blk_mem_gen_0/dina"
        ]
      },
      "dina_10_1": {
        "ports": [
          "dina_compare",
          "blk_mem_gen_10/dina"
        ]
      },
      "dina_10_2": {
        "ports": [
          "dina_comperator",
          "blk_mem_gen_11/dina"
        ]
      },
      "dina_1_1": {
        "ports": [
          "dina_1",
          "blk_mem_gen_1/dina"
        ]
      },
      "dina_2_1": {
        "ports": [
          "dina_2",
          "blk_mem_gen_2/dina"
        ]
      },
      "dina_3_1": {
        "ports": [
          "dina_3",
          "blk_mem_gen_3/dina"
        ]
      },
      "dina_4_1": {
        "ports": [
          "dina_4",
          "blk_mem_gen_4/dina"
        ]
      },
      "dina_5_1": {
        "ports": [
          "dina_5",
          "blk_mem_gen_5/dina"
        ]
      },
      "dina_6_1": {
        "ports": [
          "dina_6",
          "blk_mem_gen_6/dina"
        ]
      },
      "dina_7_1": {
        "ports": [
          "dina_7",
          "blk_mem_gen_7/dina"
        ]
      },
      "dina_8_1": {
        "ports": [
          "dina_8",
          "blk_mem_gen_8/dina"
        ]
      },
      "dina_9_1": {
        "ports": [
          "dina_9",
          "blk_mem_gen_9/dina"
        ]
      },
      "wea_0_1": {
        "ports": [
          "wea_0",
          "blk_mem_gen_0/wea"
        ]
      },
      "wea_10_1": {
        "ports": [
          "wea_compare",
          "blk_mem_gen_10/wea"
        ]
      },
      "wea_10_2": {
        "ports": [
          "wea_compare2",
          "blk_mem_gen_11/wea"
        ]
      },
      "wea_1_1": {
        "ports": [
          "wea_1",
          "blk_mem_gen_1/wea"
        ]
      },
      "wea_2_1": {
        "ports": [
          "wea_2",
          "blk_mem_gen_2/wea"
        ]
      },
      "wea_3_1": {
        "ports": [
          "wea_3",
          "blk_mem_gen_3/wea"
        ]
      },
      "wea_4_1": {
        "ports": [
          "wea_4",
          "blk_mem_gen_4/wea"
        ]
      },
      "wea_5_1": {
        "ports": [
          "wea_5",
          "blk_mem_gen_5/wea"
        ]
      },
      "wea_6_1": {
        "ports": [
          "wea_6",
          "blk_mem_gen_6/wea"
        ]
      },
      "wea_7_1": {
        "ports": [
          "wea_7",
          "blk_mem_gen_7/wea"
        ]
      },
      "wea_8_1": {
        "ports": [
          "wea_8",
          "blk_mem_gen_8/wea"
        ]
      },
      "wea_9_1": {
        "ports": [
          "wea_9",
          "blk_mem_gen_9/wea"
        ]
      }
    }
  }
}