module_name estimate
//option_port{}
//use_fifo_8
use_fifo_32
//make_8_alw{}
make_32_alw{
	w,32,ap_return_top
}
//
//r_cycle_32
//rw_condition_32{
//if()
//}
w_cycle_32 1
//
//r_cycle_8
//rw_condition_8{
//if()
//w_cycle_8
//}
reg_list{
	1,start
	32,max_reg
}
wire_list{
	1,done
	1,idle
	1,ready
}
sub_module_name filter_est uut
assign_port filter_est normal{
	ap_clk=clk
	ap_rst=rst_32
	ap_start=start
	ap_done=done
	ap_idle=idle
	ap_ready=ready
	max=max_reg
	ap_return=ap_return_top
}
end