digraph "CFG for '_Z17vectorAddUniform4PjPKji' function" {
	label="CFG for '_Z17vectorAddUniform4PjPKji' function";

	Node0x53a69f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%3:\l  %4 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %5 = icmp eq i32 %4, 0\l  %6 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  br i1 %5, label %7, label %11\l|{<s0>T|<s1>F}}"];
	Node0x53a69f0:s0 -> Node0x53a8050;
	Node0x53a69f0:s1 -> Node0x53a80e0;
	Node0x53a8050 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b2ccfb70",label="{%7:\l7:                                                \l  %8 = zext i32 %6 to i64\l  %9 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %8\l  %10 = load i32, i32 addrspace(1)* %9, align 4, !tbaa !5, !amdgpu.noclobber !9\l  store i32 %10, i32 addrspace(3)* @_ZZ17vectorAddUniform4PjPKjiE3uni.0, align\l... 4, !tbaa !5\l  br label %11\l}"];
	Node0x53a8050 -> Node0x53a80e0;
	Node0x53a80e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%11:\l11:                                               \l  %12 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %13 = getelementptr i8, i8 addrspace(4)* %12, i64 4\l  %14 = bitcast i8 addrspace(4)* %13 to i16 addrspace(4)*\l  %15 = load i16, i16 addrspace(4)* %14, align 4, !range !10, !invariant.load\l... !9\l  %16 = zext i16 %15 to i32\l  %17 = shl i32 %6, 2\l  %18 = mul i32 %17, %16\l  %19 = add i32 %18, %4\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %20 = icmp ult i32 %19, %2\l  br i1 %20, label %21, label %23\l|{<s0>T|<s1>F}}"];
	Node0x53a80e0:s0 -> Node0x53a9f90;
	Node0x53a80e0:s1 -> Node0x53aa020;
	Node0x53a9f90 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#bfd3f670",label="{%21:\l21:                                               \l  %22 = load i32, i32 addrspace(3)* @_ZZ17vectorAddUniform4PjPKjiE3uni.0,\l... align 4, !tbaa !5\l  br label %24\l}"];
	Node0x53a9f90 -> Node0x53aa1b0;
	Node0x53aa020 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%23:\l23:                                               \l  ret void\l}"];
	Node0x53aa1b0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%24:\l24:                                               \l  %25 = phi i32 [ 0, %21 ], [ %32, %24 ]\l  %26 = phi i32 [ %19, %21 ], [ %31, %24 ]\l  %27 = zext i32 %26 to i64\l  %28 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %27\l  %29 = load i32, i32 addrspace(1)* %28, align 4, !tbaa !5\l  %30 = add i32 %29, %22\l  store i32 %30, i32 addrspace(1)* %28, align 4, !tbaa !5\l  %31 = add i32 %26, %16\l  %32 = add nuw nsw i32 %25, 1\l  %33 = icmp ult i32 %25, 3\l  %34 = icmp ult i32 %31, %2\l  %35 = select i1 %33, i1 %34, i1 false\l  br i1 %35, label %24, label %23, !llvm.loop !11\l|{<s0>T|<s1>F}}"];
	Node0x53aa1b0:s0 -> Node0x53aa1b0;
	Node0x53aa1b0:s1 -> Node0x53aa020;
}
