// Seed: 1734460347
macromodule module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic [7:0] id_5;
  module_0 modCall_1 (
      id_1,
      id_3,
      id_3
  );
  assign id_5[1] = id_5;
endmodule
module module_2 (
    output tri0 id_0,
    inout  tri0 id_1,
    input  wand id_2
);
  and primCall (id_0, id_1, id_2);
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4
  );
endmodule
