Analysis & Synthesis report for MIPS_Processor
Mon Apr 20 00:06:16 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Registers Added for RAM Pass-Through Logic
 12. Registers Packed Into Inferred Megafunctions
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for DataMemory:Memory|altsyncram:ram_rtl_0|altsyncram_smi1:auto_generated
 15. Source assignments for ProgramMemory:ROMProgramMemory|altsyncram:rom_rtl_0|altsyncram_3ie1:auto_generated
 16. Parameter Settings for User Entity Instance: Top-level Entity: |MIPS_Processor
 17. Parameter Settings for User Entity Instance: PC_Register:ProgramCounter
 18. Parameter Settings for User Entity Instance: ProgramMemory:ROMProgramMemory
 19. Parameter Settings for User Entity Instance: Adder32bits:PC_Plus_4
 20. Parameter Settings for User Entity Instance: Multiplexer2to1:MUX_ForRTypeAndIType
 21. Parameter Settings for User Entity Instance: RegisterFile:Register_File
 22. Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_Zero
 23. Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_at
 24. Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_v0
 25. Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_v1
 26. Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_a0
 27. Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_a1
 28. Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_a2
 29. Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_a3
 30. Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_t0
 31. Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_t1
 32. Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_t2
 33. Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_t3
 34. Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_t4
 35. Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_t5
 36. Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_t6
 37. Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_t7
 38. Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_s0
 39. Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_s1
 40. Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_s2
 41. Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_s3
 42. Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_s4
 43. Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_s5
 44. Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_s6
 45. Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_s7
 46. Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_t8
 47. Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_t9
 48. Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_k0
 49. Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_k1
 50. Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_gp
 51. Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_sp
 52. Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_fp
 53. Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_ra
 54. Parameter Settings for User Entity Instance: RegisterFile:Register_File|MUXRegisterFile:MUXRegister1
 55. Parameter Settings for User Entity Instance: RegisterFile:Register_File|MUXRegisterFile:MUXRegister2
 56. Parameter Settings for User Entity Instance: Multiplexer2to1:MUX_ForReadDataAndInmediate
 57. Parameter Settings for User Entity Instance: DataMemory:Memory
 58. Parameter Settings for User Entity Instance: Multiplexer2to1:MUX_MemoryOrAlu
 59. Parameter Settings for User Entity Instance: Adder32bits:PC_4_Plus_ShitLeft2_SignExtend
 60. Parameter Settings for User Entity Instance: Multiplexer2to1:MUX_PC_4_OR_BEQ_OR_BNE
 61. Parameter Settings for User Entity Instance: Multiplexer2to1:MUX_PC_4_OR_BEQ_OR_BNE_OR_Jump
 62. Parameter Settings for User Entity Instance: Multiplexer2to1:MUX_RT_OR_RD_OR_$ra
 63. Parameter Settings for User Entity Instance: Multiplexer2to1:MUX_ALU_OR_MEMORY_OR_PC_4
 64. Parameter Settings for User Entity Instance: Multiplexer2to1:MUX_PC_4_OR_BEQ_OR_BNE_OR_Jump_OR_JR_wire
 65. Parameter Settings for User Entity Instance: Register_IF_ID:Register_IF_ID
 66. Parameter Settings for User Entity Instance: Register_ID_EX:Register_ID_EX
 67. Parameter Settings for User Entity Instance: Register_EX_MEM:Register_EX_MEM
 68. Parameter Settings for User Entity Instance: Register_MEM_WB:Register_MEM_WB
 69. Parameter Settings for Inferred Entity Instance: DataMemory:Memory|altsyncram:ram_rtl_0
 70. Parameter Settings for Inferred Entity Instance: ProgramMemory:ROMProgramMemory|altsyncram:rom_rtl_0
 71. altsyncram Parameter Settings by Entity Instance
 72. Port Connectivity Checks: "Register_EX_MEM:Register_EX_MEM"
 73. Port Connectivity Checks: "Register_ID_EX:Register_ID_EX"
 74. Port Connectivity Checks: "Multiplexer2to1:MUX_RT_OR_RD_OR_$ra"
 75. Port Connectivity Checks: "DataMemory:Memory"
 76. Port Connectivity Checks: "RegisterFile:Register_File|Register:Register_Zero"
 77. Port Connectivity Checks: "Adder32bits:PC_Plus_4"
 78. Post-Synthesis Netlist Statistics for Top Partition
 79. Elapsed Time Per Partition
 80. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Apr 20 00:06:15 2020       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; MIPS_Processor                              ;
; Top-level Entity Name           ; MIPS_Processor                              ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 1555                                        ;
; Total pins                      ; 106                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 16,384                                      ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC9E6F35C7     ;                    ;
; Top-level entity name                                                           ; MIPS_Processor     ; MIPS_Processor     ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                               ;
+-------------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                      ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                             ; Library ;
+-------------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------+---------+
; SignExtend.v                                          ; yes             ; User Verilog HDL File                                 ; C:/MIPSProjects/MIPSProcessor_ver1/SignExtend.v                                          ;         ;
; ShiftLeft2.v                                          ; yes             ; User Verilog HDL File                                 ; C:/MIPSProjects/MIPSProcessor_ver1/ShiftLeft2.v                                          ;         ;
; RegisterFile.v                                        ; yes             ; User Verilog HDL File                                 ; C:/MIPSProjects/MIPSProcessor_ver1/RegisterFile.v                                        ;         ;
; Register.v                                            ; yes             ; User Verilog HDL File                                 ; C:/MIPSProjects/MIPSProcessor_ver1/Register.v                                            ;         ;
; ProgramMemory.v                                       ; yes             ; User Verilog HDL File                                 ; C:/MIPSProjects/MIPSProcessor_ver1/ProgramMemory.v                                       ;         ;
; PC_Register.v                                         ; yes             ; User Verilog HDL File                                 ; C:/MIPSProjects/MIPSProcessor_ver1/PC_Register.v                                         ;         ;
; MUXRegisterFile.v                                     ; yes             ; User Verilog HDL File                                 ; C:/MIPSProjects/MIPSProcessor_ver1/MUXRegisterFile.v                                     ;         ;
; Multiplexer2to1.v                                     ; yes             ; User Verilog HDL File                                 ; C:/MIPSProjects/MIPSProcessor_ver1/Multiplexer2to1.v                                     ;         ;
; MIPS_Processor.v                                      ; yes             ; User Verilog HDL File                                 ; C:/MIPSProjects/MIPSProcessor_ver1/MIPS_Processor.v                                      ;         ;
; DecoderRegisterFile.v                                 ; yes             ; User Verilog HDL File                                 ; C:/MIPSProjects/MIPSProcessor_ver1/DecoderRegisterFile.v                                 ;         ;
; DataMemory.v                                          ; yes             ; User Verilog HDL File                                 ; C:/MIPSProjects/MIPSProcessor_ver1/DataMemory.v                                          ;         ;
; Control.v                                             ; yes             ; User Verilog HDL File                                 ; C:/MIPSProjects/MIPSProcessor_ver1/Control.v                                             ;         ;
; ALUControl.v                                          ; yes             ; User Verilog HDL File                                 ; C:/MIPSProjects/MIPSProcessor_ver1/ALUControl.v                                          ;         ;
; ALU.v                                                 ; yes             ; User Verilog HDL File                                 ; C:/MIPSProjects/MIPSProcessor_ver1/ALU.v                                                 ;         ;
; Adder32bits.v                                         ; yes             ; User Verilog HDL File                                 ; C:/MIPSProjects/MIPSProcessor_ver1/Adder32bits.v                                         ;         ;
; Register_IF_ID.v                                      ; yes             ; User Verilog HDL File                                 ; C:/MIPSProjects/MIPSProcessor_ver1/Register_IF_ID.v                                      ;         ;
; Register_ID_EX.v                                      ; yes             ; User Verilog HDL File                                 ; C:/MIPSProjects/MIPSProcessor_ver1/Register_ID_EX.v                                      ;         ;
; Register_EX_MEM.v                                     ; yes             ; User Verilog HDL File                                 ; C:/MIPSProjects/MIPSProcessor_ver1/Register_EX_MEM.v                                     ;         ;
; Register_MEM_WB.v                                     ; yes             ; User Verilog HDL File                                 ; C:/MIPSProjects/MIPSProcessor_ver1/Register_MEM_WB.v                                     ;         ;
; sources/text.dat                                      ; yes             ; Auto-Found Unspecified File                           ; C:/MIPSProjects/MIPSProcessor_ver1/sources/text.dat                                      ;         ;
; altsyncram.tdf                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                    ;         ;
; stratix_ram_block.inc                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc             ;         ;
; lpm_mux.inc                                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                       ;         ;
; lpm_decode.inc                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                    ;         ;
; aglobal181.inc                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                    ;         ;
; a_rdenreg.inc                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                     ;         ;
; altrom.inc                                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                        ;         ;
; altram.inc                                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                        ;         ;
; altdpram.inc                                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                      ;         ;
; db/altsyncram_smi1.tdf                                ; yes             ; Auto-Generated Megafunction                           ; C:/MIPSProjects/MIPSProcessor_ver1/db/altsyncram_smi1.tdf                                ;         ;
; db/altsyncram_3ie1.tdf                                ; yes             ; Auto-Generated Megafunction                           ; C:/MIPSProjects/MIPSProcessor_ver1/db/altsyncram_3ie1.tdf                                ;         ;
; db/mips_processor.ram0_programmemory_2093c3a2.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/MIPSProjects/MIPSProcessor_ver1/db/mips_processor.ram0_programmemory_2093c3a2.hdl.mif ;         ;
+-------------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 1231      ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 1262      ;
;     -- 7 input functions                    ; 25        ;
;     -- 6 input functions                    ; 844       ;
;     -- 5 input functions                    ; 120       ;
;     -- 4 input functions                    ; 54        ;
;     -- <=3 input functions                  ; 219       ;
;                                             ;           ;
; Dedicated logic registers                   ; 1555      ;
;                                             ;           ;
; I/O pins                                    ; 106       ;
; Total MLAB memory bits                      ; 0         ;
; Total block memory bits                     ; 16384     ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 1619      ;
; Total fan-out                               ; 13501     ;
; Average fan-out                             ; 4.37      ;
+---------------------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                                     ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                ; Entity Name         ; Library Name ;
+----------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------+---------------------+--------------+
; |MIPS_Processor                                                ; 1262 (1)            ; 1555 (0)                  ; 16384             ; 0          ; 106  ; 0            ; |MIPS_Processor                                                                                    ; MIPS_Processor      ; work         ;
;    |ALU:Arithmetic_Logic_Unit|                                 ; 283 (283)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_Processor|ALU:Arithmetic_Logic_Unit                                                          ; ALU                 ; work         ;
;    |ALUControl:ArithmeticLogicUnitControl|                     ; 14 (14)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_Processor|ALUControl:ArithmeticLogicUnitControl                                              ; ALUControl          ; work         ;
;    |Adder32bits:PC_4_Plus_ShitLeft2_SignExtend|                ; 30 (30)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_Processor|Adder32bits:PC_4_Plus_ShitLeft2_SignExtend                                         ; Adder32bits         ; work         ;
;    |Adder32bits:PC_Plus_4|                                     ; 30 (30)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_Processor|Adder32bits:PC_Plus_4                                                              ; Adder32bits         ; work         ;
;    |Control:ControlUnit|                                       ; 15 (15)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_Processor|Control:ControlUnit                                                                ; Control             ; work         ;
;    |DataMemory:Memory|                                         ; 38 (38)             ; 82 (82)                   ; 8192              ; 0          ; 0    ; 0            ; |MIPS_Processor|DataMemory:Memory                                                                  ; DataMemory          ; work         ;
;       |altsyncram:ram_rtl_0|                                   ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |MIPS_Processor|DataMemory:Memory|altsyncram:ram_rtl_0                                             ; altsyncram          ; work         ;
;          |altsyncram_smi1:auto_generated|                      ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |MIPS_Processor|DataMemory:Memory|altsyncram:ram_rtl_0|altsyncram_smi1:auto_generated              ; altsyncram_smi1     ; work         ;
;    |Multiplexer2to1:MUX_ALU_OR_MEMORY_OR_PC_4|                 ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_Processor|Multiplexer2to1:MUX_ALU_OR_MEMORY_OR_PC_4                                          ; Multiplexer2to1     ; work         ;
;    |Multiplexer2to1:MUX_ForReadDataAndInmediate|               ; 36 (36)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_Processor|Multiplexer2to1:MUX_ForReadDataAndInmediate                                        ; Multiplexer2to1     ; work         ;
;    |Multiplexer2to1:MUX_MemoryOrAlu|                           ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_Processor|Multiplexer2to1:MUX_MemoryOrAlu                                                    ; Multiplexer2to1     ; work         ;
;    |Multiplexer2to1:MUX_PC_4_OR_BEQ_OR_BNE_OR_Jump_OR_JR_wire| ; 33 (33)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_Processor|Multiplexer2to1:MUX_PC_4_OR_BEQ_OR_BNE_OR_Jump_OR_JR_wire                          ; Multiplexer2to1     ; work         ;
;    |Multiplexer2to1:MUX_RT_OR_RD_OR_$ra|                       ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_Processor|Multiplexer2to1:MUX_RT_OR_RD_OR_$ra                                                ; Multiplexer2to1     ; work         ;
;    |PC_Register:ProgramCounter|                                ; 3 (3)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_Processor|PC_Register:ProgramCounter                                                         ; PC_Register         ; work         ;
;    |ProgramMemory:ROMProgramMemory|                            ; 29 (29)             ; 1 (1)                     ; 8192              ; 0          ; 0    ; 0            ; |MIPS_Processor|ProgramMemory:ROMProgramMemory                                                     ; ProgramMemory       ; work         ;
;       |altsyncram:rom_rtl_0|                                   ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |MIPS_Processor|ProgramMemory:ROMProgramMemory|altsyncram:rom_rtl_0                                ; altsyncram          ; work         ;
;          |altsyncram_3ie1:auto_generated|                      ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |MIPS_Processor|ProgramMemory:ROMProgramMemory|altsyncram:rom_rtl_0|altsyncram_3ie1:auto_generated ; altsyncram_3ie1     ; work         ;
;    |RegisterFile:Register_File|                                ; 671 (0)             ; 992 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_Processor|RegisterFile:Register_File                                                         ; RegisterFile        ; work         ;
;       |DecoderRegisterFile:Decoder|                            ; 31 (31)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_Processor|RegisterFile:Register_File|DecoderRegisterFile:Decoder                             ; DecoderRegisterFile ; work         ;
;       |MUXRegisterFile:MUXRegister1|                           ; 320 (320)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_Processor|RegisterFile:Register_File|MUXRegisterFile:MUXRegister1                            ; MUXRegisterFile     ; work         ;
;       |MUXRegisterFile:MUXRegister2|                           ; 320 (320)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS_Processor|RegisterFile:Register_File|MUXRegisterFile:MUXRegister2                            ; MUXRegisterFile     ; work         ;
;       |Register:Register_a0|                                   ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_Processor|RegisterFile:Register_File|Register:Register_a0                                    ; Register            ; work         ;
;       |Register:Register_a1|                                   ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_Processor|RegisterFile:Register_File|Register:Register_a1                                    ; Register            ; work         ;
;       |Register:Register_a2|                                   ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_Processor|RegisterFile:Register_File|Register:Register_a2                                    ; Register            ; work         ;
;       |Register:Register_a3|                                   ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_Processor|RegisterFile:Register_File|Register:Register_a3                                    ; Register            ; work         ;
;       |Register:Register_at|                                   ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_Processor|RegisterFile:Register_File|Register:Register_at                                    ; Register            ; work         ;
;       |Register:Register_fp|                                   ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_Processor|RegisterFile:Register_File|Register:Register_fp                                    ; Register            ; work         ;
;       |Register:Register_gp|                                   ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_Processor|RegisterFile:Register_File|Register:Register_gp                                    ; Register            ; work         ;
;       |Register:Register_k0|                                   ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_Processor|RegisterFile:Register_File|Register:Register_k0                                    ; Register            ; work         ;
;       |Register:Register_k1|                                   ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_Processor|RegisterFile:Register_File|Register:Register_k1                                    ; Register            ; work         ;
;       |Register:Register_ra|                                   ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_Processor|RegisterFile:Register_File|Register:Register_ra                                    ; Register            ; work         ;
;       |Register:Register_s0|                                   ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_Processor|RegisterFile:Register_File|Register:Register_s0                                    ; Register            ; work         ;
;       |Register:Register_s1|                                   ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_Processor|RegisterFile:Register_File|Register:Register_s1                                    ; Register            ; work         ;
;       |Register:Register_s2|                                   ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_Processor|RegisterFile:Register_File|Register:Register_s2                                    ; Register            ; work         ;
;       |Register:Register_s3|                                   ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_Processor|RegisterFile:Register_File|Register:Register_s3                                    ; Register            ; work         ;
;       |Register:Register_s4|                                   ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_Processor|RegisterFile:Register_File|Register:Register_s4                                    ; Register            ; work         ;
;       |Register:Register_s5|                                   ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_Processor|RegisterFile:Register_File|Register:Register_s5                                    ; Register            ; work         ;
;       |Register:Register_s6|                                   ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_Processor|RegisterFile:Register_File|Register:Register_s6                                    ; Register            ; work         ;
;       |Register:Register_s7|                                   ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_Processor|RegisterFile:Register_File|Register:Register_s7                                    ; Register            ; work         ;
;       |Register:Register_sp|                                   ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_Processor|RegisterFile:Register_File|Register:Register_sp                                    ; Register            ; work         ;
;       |Register:Register_t0|                                   ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_Processor|RegisterFile:Register_File|Register:Register_t0                                    ; Register            ; work         ;
;       |Register:Register_t1|                                   ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_Processor|RegisterFile:Register_File|Register:Register_t1                                    ; Register            ; work         ;
;       |Register:Register_t2|                                   ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_Processor|RegisterFile:Register_File|Register:Register_t2                                    ; Register            ; work         ;
;       |Register:Register_t3|                                   ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_Processor|RegisterFile:Register_File|Register:Register_t3                                    ; Register            ; work         ;
;       |Register:Register_t4|                                   ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_Processor|RegisterFile:Register_File|Register:Register_t4                                    ; Register            ; work         ;
;       |Register:Register_t5|                                   ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_Processor|RegisterFile:Register_File|Register:Register_t5                                    ; Register            ; work         ;
;       |Register:Register_t6|                                   ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_Processor|RegisterFile:Register_File|Register:Register_t6                                    ; Register            ; work         ;
;       |Register:Register_t7|                                   ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_Processor|RegisterFile:Register_File|Register:Register_t7                                    ; Register            ; work         ;
;       |Register:Register_t8|                                   ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_Processor|RegisterFile:Register_File|Register:Register_t8                                    ; Register            ; work         ;
;       |Register:Register_t9|                                   ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_Processor|RegisterFile:Register_File|Register:Register_t9                                    ; Register            ; work         ;
;       |Register:Register_v0|                                   ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_Processor|RegisterFile:Register_File|Register:Register_v0                                    ; Register            ; work         ;
;       |Register:Register_v1|                                   ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_Processor|RegisterFile:Register_File|Register:Register_v1                                    ; Register            ; work         ;
;    |Register_EX_MEM:Register_EX_MEM|                           ; 0 (0)               ; 185 (185)                 ; 0                 ; 0          ; 0    ; 0            ; |MIPS_Processor|Register_EX_MEM:Register_EX_MEM                                                    ; Register_EX_MEM     ; work         ;
;    |Register_ID_EX:Register_ID_EX|                             ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |MIPS_Processor|Register_ID_EX:Register_ID_EX                                                      ; Register_ID_EX      ; work         ;
;    |Register_IF_ID:Register_IF_ID|                             ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS_Processor|Register_IF_ID:Register_IF_ID                                                      ; Register_IF_ID      ; work         ;
;    |Register_MEM_WB:Register_MEM_WB|                           ; 0 (0)               ; 103 (103)                 ; 0                 ; 0          ; 0    ; 0            ; |MIPS_Processor|Register_MEM_WB:Register_MEM_WB                                                    ; Register_MEM_WB     ; work         ;
+----------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-------------------------------------------------------+
; Name                                                                                          ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                                   ;
+-----------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-------------------------------------------------------+
; DataMemory:Memory|altsyncram:ram_rtl_0|altsyncram_smi1:auto_generated|ALTSYNCRAM              ; AUTO ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192 ; None                                                  ;
; ProgramMemory:ROMProgramMemory|altsyncram:rom_rtl_0|altsyncram_3ie1:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 256          ; 32           ; --           ; --           ; 8192 ; db/MIPS_Processor.ram0_ProgramMemory_2093c3a2.hdl.mif ;
+-----------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                     ;
+---------------------------------------------------------------------+------------------------------------------------------------------+
; Register name                                                       ; Reason for Removal                                               ;
+---------------------------------------------------------------------+------------------------------------------------------------------+
; Register_EX_MEM:Register_EX_MEM|Jump_address_out[0,1,16..31]        ; Stuck at GND due to stuck port data_in                           ;
; RegisterFile:Register_File|Register:Register_Zero|DataOutput[0..31] ; Stuck at GND due to stuck port data_in                           ;
; Register_EX_MEM:Register_EX_MEM|PC_4_out[1]                         ; Merged with Register_EX_MEM:Register_EX_MEM|Branch_adress_out[1] ;
; Register_EX_MEM:Register_EX_MEM|PC_4_out[0]                         ; Merged with Register_EX_MEM:Register_EX_MEM|Branch_adress_out[0] ;
; Register_ID_EX:Register_ID_EX|Sign_extended_out[0]                  ; Merged with Register_ID_EX:Register_ID_EX|Instruction_out[0]     ;
; Register_ID_EX:Register_ID_EX|Sign_extended_out[15..30]             ; Merged with Register_ID_EX:Register_ID_EX|Sign_extended_out[31]  ;
; Register_ID_EX:Register_ID_EX|Instruction_out[15]                   ; Merged with Register_ID_EX:Register_ID_EX|Sign_extended_out[31]  ;
; Register_ID_EX:Register_ID_EX|Instruction_out[14]                   ; Merged with Register_ID_EX:Register_ID_EX|Sign_extended_out[14]  ;
; Register_ID_EX:Register_ID_EX|Instruction_out[13]                   ; Merged with Register_ID_EX:Register_ID_EX|Sign_extended_out[13]  ;
; Register_ID_EX:Register_ID_EX|Instruction_out[12]                   ; Merged with Register_ID_EX:Register_ID_EX|Sign_extended_out[12]  ;
; Register_ID_EX:Register_ID_EX|Instruction_out[11]                   ; Merged with Register_ID_EX:Register_ID_EX|Sign_extended_out[11]  ;
; Register_ID_EX:Register_ID_EX|Instruction_out[10]                   ; Merged with Register_ID_EX:Register_ID_EX|Sign_extended_out[10]  ;
; Register_ID_EX:Register_ID_EX|Instruction_out[9]                    ; Merged with Register_ID_EX:Register_ID_EX|Sign_extended_out[9]   ;
; Register_ID_EX:Register_ID_EX|Instruction_out[8]                    ; Merged with Register_ID_EX:Register_ID_EX|Sign_extended_out[8]   ;
; Register_ID_EX:Register_ID_EX|Instruction_out[7]                    ; Merged with Register_ID_EX:Register_ID_EX|Sign_extended_out[7]   ;
; Register_ID_EX:Register_ID_EX|Instruction_out[6]                    ; Merged with Register_ID_EX:Register_ID_EX|Sign_extended_out[6]   ;
; Register_ID_EX:Register_ID_EX|Instruction_out[5]                    ; Merged with Register_ID_EX:Register_ID_EX|Sign_extended_out[5]   ;
; Register_ID_EX:Register_ID_EX|Instruction_out[4]                    ; Merged with Register_ID_EX:Register_ID_EX|Sign_extended_out[4]   ;
; Register_ID_EX:Register_ID_EX|Instruction_out[3]                    ; Merged with Register_ID_EX:Register_ID_EX|Sign_extended_out[3]   ;
; Register_ID_EX:Register_ID_EX|Instruction_out[2]                    ; Merged with Register_ID_EX:Register_ID_EX|Sign_extended_out[2]   ;
; Register_ID_EX:Register_ID_EX|Instruction_out[1]                    ; Merged with Register_ID_EX:Register_ID_EX|Sign_extended_out[1]   ;
; Register_ID_EX:Register_ID_EX|MemtoReg_out                          ; Merged with Register_ID_EX:Register_ID_EX|MemRead_out            ;
; Register_EX_MEM:Register_EX_MEM|MemtoReg_out                        ; Merged with Register_EX_MEM:Register_EX_MEM|MemRead_out          ;
; Total Number of Removed Registers = 86                              ;                                                                  ;
+---------------------------------------------------------------------+------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1555  ;
; Number of registers using Synchronous Clear  ; 112   ;
; Number of registers using Synchronous Load   ; 5     ;
; Number of registers using Asynchronous Clear ; 1482  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1026  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                           ;
+----------------------------------------+-----------------------------+
; Register Name                          ; RAM Name                    ;
+----------------------------------------+-----------------------------+
; DataMemory:Memory|ram_rtl_0_bypass[0]  ; DataMemory:Memory|ram_rtl_0 ;
; DataMemory:Memory|ram_rtl_0_bypass[1]  ; DataMemory:Memory|ram_rtl_0 ;
; DataMemory:Memory|ram_rtl_0_bypass[2]  ; DataMemory:Memory|ram_rtl_0 ;
; DataMemory:Memory|ram_rtl_0_bypass[3]  ; DataMemory:Memory|ram_rtl_0 ;
; DataMemory:Memory|ram_rtl_0_bypass[4]  ; DataMemory:Memory|ram_rtl_0 ;
; DataMemory:Memory|ram_rtl_0_bypass[5]  ; DataMemory:Memory|ram_rtl_0 ;
; DataMemory:Memory|ram_rtl_0_bypass[6]  ; DataMemory:Memory|ram_rtl_0 ;
; DataMemory:Memory|ram_rtl_0_bypass[7]  ; DataMemory:Memory|ram_rtl_0 ;
; DataMemory:Memory|ram_rtl_0_bypass[8]  ; DataMemory:Memory|ram_rtl_0 ;
; DataMemory:Memory|ram_rtl_0_bypass[9]  ; DataMemory:Memory|ram_rtl_0 ;
; DataMemory:Memory|ram_rtl_0_bypass[10] ; DataMemory:Memory|ram_rtl_0 ;
; DataMemory:Memory|ram_rtl_0_bypass[11] ; DataMemory:Memory|ram_rtl_0 ;
; DataMemory:Memory|ram_rtl_0_bypass[12] ; DataMemory:Memory|ram_rtl_0 ;
; DataMemory:Memory|ram_rtl_0_bypass[13] ; DataMemory:Memory|ram_rtl_0 ;
; DataMemory:Memory|ram_rtl_0_bypass[14] ; DataMemory:Memory|ram_rtl_0 ;
; DataMemory:Memory|ram_rtl_0_bypass[15] ; DataMemory:Memory|ram_rtl_0 ;
; DataMemory:Memory|ram_rtl_0_bypass[16] ; DataMemory:Memory|ram_rtl_0 ;
; DataMemory:Memory|ram_rtl_0_bypass[17] ; DataMemory:Memory|ram_rtl_0 ;
; DataMemory:Memory|ram_rtl_0_bypass[18] ; DataMemory:Memory|ram_rtl_0 ;
; DataMemory:Memory|ram_rtl_0_bypass[19] ; DataMemory:Memory|ram_rtl_0 ;
; DataMemory:Memory|ram_rtl_0_bypass[20] ; DataMemory:Memory|ram_rtl_0 ;
; DataMemory:Memory|ram_rtl_0_bypass[21] ; DataMemory:Memory|ram_rtl_0 ;
; DataMemory:Memory|ram_rtl_0_bypass[22] ; DataMemory:Memory|ram_rtl_0 ;
; DataMemory:Memory|ram_rtl_0_bypass[23] ; DataMemory:Memory|ram_rtl_0 ;
; DataMemory:Memory|ram_rtl_0_bypass[24] ; DataMemory:Memory|ram_rtl_0 ;
; DataMemory:Memory|ram_rtl_0_bypass[25] ; DataMemory:Memory|ram_rtl_0 ;
; DataMemory:Memory|ram_rtl_0_bypass[26] ; DataMemory:Memory|ram_rtl_0 ;
; DataMemory:Memory|ram_rtl_0_bypass[27] ; DataMemory:Memory|ram_rtl_0 ;
; DataMemory:Memory|ram_rtl_0_bypass[28] ; DataMemory:Memory|ram_rtl_0 ;
; DataMemory:Memory|ram_rtl_0_bypass[29] ; DataMemory:Memory|ram_rtl_0 ;
; DataMemory:Memory|ram_rtl_0_bypass[30] ; DataMemory:Memory|ram_rtl_0 ;
; DataMemory:Memory|ram_rtl_0_bypass[31] ; DataMemory:Memory|ram_rtl_0 ;
; DataMemory:Memory|ram_rtl_0_bypass[32] ; DataMemory:Memory|ram_rtl_0 ;
; DataMemory:Memory|ram_rtl_0_bypass[33] ; DataMemory:Memory|ram_rtl_0 ;
; DataMemory:Memory|ram_rtl_0_bypass[34] ; DataMemory:Memory|ram_rtl_0 ;
; DataMemory:Memory|ram_rtl_0_bypass[35] ; DataMemory:Memory|ram_rtl_0 ;
; DataMemory:Memory|ram_rtl_0_bypass[36] ; DataMemory:Memory|ram_rtl_0 ;
; DataMemory:Memory|ram_rtl_0_bypass[37] ; DataMemory:Memory|ram_rtl_0 ;
; DataMemory:Memory|ram_rtl_0_bypass[38] ; DataMemory:Memory|ram_rtl_0 ;
; DataMemory:Memory|ram_rtl_0_bypass[39] ; DataMemory:Memory|ram_rtl_0 ;
; DataMemory:Memory|ram_rtl_0_bypass[40] ; DataMemory:Memory|ram_rtl_0 ;
; DataMemory:Memory|ram_rtl_0_bypass[41] ; DataMemory:Memory|ram_rtl_0 ;
; DataMemory:Memory|ram_rtl_0_bypass[42] ; DataMemory:Memory|ram_rtl_0 ;
; DataMemory:Memory|ram_rtl_0_bypass[43] ; DataMemory:Memory|ram_rtl_0 ;
; DataMemory:Memory|ram_rtl_0_bypass[44] ; DataMemory:Memory|ram_rtl_0 ;
; DataMemory:Memory|ram_rtl_0_bypass[45] ; DataMemory:Memory|ram_rtl_0 ;
; DataMemory:Memory|ram_rtl_0_bypass[46] ; DataMemory:Memory|ram_rtl_0 ;
; DataMemory:Memory|ram_rtl_0_bypass[47] ; DataMemory:Memory|ram_rtl_0 ;
; DataMemory:Memory|ram_rtl_0_bypass[48] ; DataMemory:Memory|ram_rtl_0 ;
+----------------------------------------+-----------------------------+


+--------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                           ;
+------------------------------------------------------+------------------------------------------+------+
; Register Name                                        ; Megafunction                             ; Type ;
+------------------------------------------------------+------------------------------------------+------+
; Register_IF_ID:Register_IF_ID|Instruction_out[0..31] ; ProgramMemory:ROMProgramMemory|rom_rtl_0 ; RAM  ;
+------------------------------------------------------+------------------------------------------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------+
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |MIPS_Processor|Register_EX_MEM:Register_EX_MEM|WriteRegister_out[4] ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |MIPS_Processor|PC_Register:ProgramCounter|PCValue[1]                ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |MIPS_Processor|PC_Register:ProgramCounter|PCValue[29]               ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |MIPS_Processor|PC_Register:ProgramCounter|PCValue[15]               ;
; 32:1               ; 32 bits   ; 672 LEs       ; 640 LEs              ; 32 LEs                 ; Yes        ; |MIPS_Processor|Register_ID_EX:Register_ID_EX|Data_2_out[1]          ;
; 32:1               ; 32 bits   ; 672 LEs       ; 640 LEs              ; 32 LEs                 ; Yes        ; |MIPS_Processor|Register_ID_EX:Register_ID_EX|Data_1_out[31]         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |MIPS_Processor|ALU:Arithmetic_Logic_Unit|ShiftLeft0                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |MIPS_Processor|ALU:Arithmetic_Logic_Unit|ShiftRight0                ;
; 4:1                ; 50 bits   ; 100 LEs       ; 100 LEs              ; 0 LEs                  ; No         ; |MIPS_Processor|ALU:Arithmetic_Logic_Unit|ShiftLeft0                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MIPS_Processor|ALU:Arithmetic_Logic_Unit|ShiftRight0                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MIPS_Processor|ALU:Arithmetic_Logic_Unit|ShiftLeft0                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MIPS_Processor|ALU:Arithmetic_Logic_Unit|ShiftLeft0                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |MIPS_Processor|DataMemory:Memory|ram                                ;
; 21:1               ; 12 bits   ; 168 LEs       ; 96 LEs               ; 72 LEs                 ; No         ; |MIPS_Processor|ALU:Arithmetic_Logic_Unit|Mux23                      ;
; 24:1               ; 4 bits    ; 64 LEs        ; 40 LEs               ; 24 LEs                 ; No         ; |MIPS_Processor|ALU:Arithmetic_Logic_Unit|Mux30                      ;
; 17:1               ; 12 bits   ; 132 LEs       ; 96 LEs               ; 36 LEs                 ; No         ; |MIPS_Processor|ALU:Arithmetic_Logic_Unit|Mux7                       ;
; 20:1               ; 4 bits    ; 52 LEs        ; 40 LEs               ; 12 LEs                 ; No         ; |MIPS_Processor|ALU:Arithmetic_Logic_Unit|Mux2                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for DataMemory:Memory|altsyncram:ram_rtl_0|altsyncram_smi1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for ProgramMemory:ROMProgramMemory|altsyncram:rom_rtl_0|altsyncram_3ie1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------+
; Assignment                      ; Value              ; From ; To                                          ;
+---------------------------------+--------------------+------+---------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                           ;
+---------------------------------+--------------------+------+---------------------------------------------+


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |MIPS_Processor ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; MEMORY_DEPTH   ; 256   ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PC_Register:ProgramCounter ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; N              ; 32    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ProgramMemory:ROMProgramMemory ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; MEMORY_DEPTH   ; 256   ; Signed Integer                                     ;
; DATA_WIDTH     ; 32    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Adder32bits:PC_Plus_4 ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; NBits          ; 32    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiplexer2to1:MUX_ForRTypeAndIType ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; NBits          ; 5     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:Register_File ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; N              ; 32    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_Zero ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_at ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_v0 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_v1 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_a0 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_a1 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_a2 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_a3 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_t0 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_t1 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_t2 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_t3 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_t4 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_t5 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_t6 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_t7 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_s0 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_s1 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_s2 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_s3 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_s4 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_s5 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_s6 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_s7 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_t8 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_t9 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_k0 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_k1 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_gp ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_sp ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_fp ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_ra ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:Register_File|MUXRegisterFile:MUXRegister1 ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:Register_File|MUXRegisterFile:MUXRegister2 ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiplexer2to1:MUX_ForReadDataAndInmediate ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; NBits          ; 32    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataMemory:Memory ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                        ;
; MEMORY_DEPTH   ; 256   ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiplexer2to1:MUX_MemoryOrAlu ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; NBits          ; 32    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Adder32bits:PC_4_Plus_ShitLeft2_SignExtend ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; NBits          ; 32    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiplexer2to1:MUX_PC_4_OR_BEQ_OR_BNE ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; NBits          ; 32    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiplexer2to1:MUX_PC_4_OR_BEQ_OR_BNE_OR_Jump ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; NBits          ; 32    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiplexer2to1:MUX_RT_OR_RD_OR_$ra ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; NBits          ; 5     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiplexer2to1:MUX_ALU_OR_MEMORY_OR_PC_4 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; NBits          ; 32    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiplexer2to1:MUX_PC_4_OR_BEQ_OR_BNE_OR_Jump_OR_JR_wire ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; NBits          ; 32    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_IF_ID:Register_IF_ID ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; N              ; 32    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_ID_EX:Register_ID_EX ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; N              ; 32    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_EX_MEM:Register_EX_MEM ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; N              ; 32    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_MEM_WB:Register_MEM_WB ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; N              ; 32    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: DataMemory:Memory|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+-----------------------------+
; Parameter Name                     ; Value                ; Type                        ;
+------------------------------------+----------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                     ;
; WIDTH_A                            ; 32                   ; Untyped                     ;
; WIDTHAD_A                          ; 8                    ; Untyped                     ;
; NUMWORDS_A                         ; 256                  ; Untyped                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WIDTH_B                            ; 32                   ; Untyped                     ;
; WIDTHAD_B                          ; 8                    ; Untyped                     ;
; NUMWORDS_B                         ; 256                  ; Untyped                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_smi1      ; Untyped                     ;
+------------------------------------+----------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ProgramMemory:ROMProgramMemory|altsyncram:rom_rtl_0        ;
+------------------------------------+-------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                 ; Type           ;
+------------------------------------+-------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                     ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                    ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                   ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                    ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                   ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                     ; Untyped        ;
; OPERATION_MODE                     ; ROM                                                   ; Untyped        ;
; WIDTH_A                            ; 32                                                    ; Untyped        ;
; WIDTHAD_A                          ; 8                                                     ; Untyped        ;
; NUMWORDS_A                         ; 256                                                   ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                          ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                  ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                  ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                  ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                  ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                  ; Untyped        ;
; WIDTH_B                            ; 1                                                     ; Untyped        ;
; WIDTHAD_B                          ; 1                                                     ; Untyped        ;
; NUMWORDS_B                         ; 1                                                     ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                                ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                          ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                  ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                  ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                  ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                  ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                  ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                  ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                     ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                                     ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                                  ; Untyped        ;
; BYTE_SIZE                          ; 8                                                     ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                             ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                  ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                  ; Untyped        ;
; INIT_FILE                          ; db/MIPS_Processor.ram0_ProgramMemory_2093c3a2.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                     ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                       ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                       ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                 ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                 ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                     ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V                                             ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_3ie1                                       ; Untyped        ;
+------------------------------------+-------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                ;
+-------------------------------------------+-----------------------------------------------------+
; Name                                      ; Value                                               ;
+-------------------------------------------+-----------------------------------------------------+
; Number of entity instances                ; 2                                                   ;
; Entity Instance                           ; DataMemory:Memory|altsyncram:ram_rtl_0              ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                           ;
;     -- WIDTH_A                            ; 32                                                  ;
;     -- NUMWORDS_A                         ; 256                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                        ;
;     -- WIDTH_B                            ; 32                                                  ;
;     -- NUMWORDS_B                         ; 256                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                           ;
; Entity Instance                           ; ProgramMemory:ROMProgramMemory|altsyncram:rom_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                 ;
;     -- WIDTH_A                            ; 32                                                  ;
;     -- NUMWORDS_A                         ; 256                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                        ;
;     -- WIDTH_B                            ; 1                                                   ;
;     -- NUMWORDS_B                         ; 1                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                           ;
+-------------------------------------------+-----------------------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "Register_EX_MEM:Register_EX_MEM" ;
+----------------------+-------+----------+-------------------+
; Port                 ; Type  ; Severity ; Details           ;
+----------------------+-------+----------+-------------------+
; Jump_address[31..16] ; Input ; Info     ; Stuck at GND      ;
; Jump_address[1..0]   ; Input ; Info     ; Stuck at GND      ;
+----------------------+-------+----------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Register_ID_EX:Register_ID_EX"                                                                         ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                             ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Instruction_out[31..21] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "Multiplexer2to1:MUX_RT_OR_RD_OR_$ra" ;
+-----------+-------+----------+----------------------------------+
; Port      ; Type  ; Severity ; Details                          ;
+-----------+-------+----------+----------------------------------+
; MUX_Data1 ; Input ; Info     ; Stuck at VCC                     ;
+-----------+-------+----------+----------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "DataMemory:Memory"     ;
+-----------------+-------+----------+--------------+
; Port            ; Type  ; Severity ; Details      ;
+-----------------+-------+----------+--------------+
; Address[31..30] ; Input ; Info     ; Stuck at GND ;
+-----------------+-------+----------+--------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "RegisterFile:Register_File|Register:Register_Zero" ;
+-----------+-------+----------+------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                        ;
+-----------+-------+----------+------------------------------------------------+
; DataInput ; Input ; Info     ; Stuck at GND                                   ;
+-----------+-------+----------+------------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "Adder32bits:PC_Plus_4" ;
+--------------+-------+----------+-----------------+
; Port         ; Type  ; Severity ; Details         ;
+--------------+-------+----------+-----------------+
; Data1[31..3] ; Input ; Info     ; Stuck at GND    ;
; Data1[1..0]  ; Input ; Info     ; Stuck at GND    ;
; Data1[2]     ; Input ; Info     ; Stuck at VCC    ;
+--------------+-------+----------+-----------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 1555                        ;
;     CLR               ; 371                         ;
;     CLR SCLR          ; 112                         ;
;     CLR SLD           ; 5                           ;
;     ENA               ; 32                          ;
;     ENA CLR           ; 994                         ;
;     plain             ; 41                          ;
; arriav_lcell_comb     ; 1262                        ;
;     arith             ; 93                          ;
;         1 data inputs ; 30                          ;
;         2 data inputs ; 30                          ;
;         3 data inputs ; 1                           ;
;         5 data inputs ; 32                          ;
;     extend            ; 25                          ;
;         7 data inputs ; 25                          ;
;     normal            ; 1144                        ;
;         2 data inputs ; 42                          ;
;         3 data inputs ; 116                         ;
;         4 data inputs ; 54                          ;
;         5 data inputs ; 88                          ;
;         6 data inputs ; 844                         ;
; boundary_port         ; 106                         ;
; stratixv_ram_block    ; 64                          ;
;                       ;                             ;
; Max LUT depth         ; 8.50                        ;
; Average LUT depth     ; 3.38                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Mon Apr 20 00:05:57 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS_Processor -c MIPS_Processor
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file signextend.v
    Info (12023): Found entity 1: SignExtend File: C:/MIPSProjects/MIPSProcessor_ver1/SignExtend.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file shiftleft2.v
    Info (12023): Found entity 1: ShiftLeft2 File: C:/MIPSProjects/MIPSProcessor_ver1/ShiftLeft2.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file registerfile.v
    Info (12023): Found entity 1: RegisterFile File: C:/MIPSProjects/MIPSProcessor_ver1/RegisterFile.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file register.v
    Info (12023): Found entity 1: Register File: C:/MIPSProjects/MIPSProcessor_ver1/Register.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file programmemory.v
    Info (12023): Found entity 1: ProgramMemory File: C:/MIPSProjects/MIPSProcessor_ver1/ProgramMemory.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file pc_register.v
    Info (12023): Found entity 1: PC_Register File: C:/MIPSProjects/MIPSProcessor_ver1/PC_Register.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file muxregisterfile.v
    Info (12023): Found entity 1: MUXRegisterFile File: C:/MIPSProjects/MIPSProcessor_ver1/MUXRegisterFile.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file multiplexer2to1.v
    Info (12023): Found entity 1: Multiplexer2to1 File: C:/MIPSProjects/MIPSProcessor_ver1/Multiplexer2to1.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file mips_processor_tb.v
    Info (12023): Found entity 1: MIPS_Processor_TB File: C:/MIPSProjects/MIPSProcessor_ver1/MIPS_Processor_TB.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file mips_processor.v
    Info (12023): Found entity 1: MIPS_Processor File: C:/MIPSProjects/MIPSProcessor_ver1/MIPS_Processor.v Line: 11
Info (12021): Found 0 design units, including 0 entities, in source file definitions.v
Info (12021): Found 1 design units, including 1 entities, in source file decoderregisterfile.v
    Info (12023): Found entity 1: DecoderRegisterFile File: C:/MIPSProjects/MIPSProcessor_ver1/DecoderRegisterFile.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file datamemory.v
    Info (12023): Found entity 1: DataMemory File: C:/MIPSProjects/MIPSProcessor_ver1/DataMemory.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file control.v
    Info (12023): Found entity 1: Control File: C:/MIPSProjects/MIPSProcessor_ver1/Control.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file andgate.v
    Info (12023): Found entity 1: ANDGate File: C:/MIPSProjects/MIPSProcessor_ver1/ANDGate.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file alucontrol.v
    Info (12023): Found entity 1: ALUControl File: C:/MIPSProjects/MIPSProcessor_ver1/ALUControl.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: ALU File: C:/MIPSProjects/MIPSProcessor_ver1/ALU.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file adder32bits.v
    Info (12023): Found entity 1: Adder32bits File: C:/MIPSProjects/MIPSProcessor_ver1/Adder32bits.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file register_if_id.v
    Info (12023): Found entity 1: Register_IF_ID File: C:/MIPSProjects/MIPSProcessor_ver1/Register_IF_ID.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file register_id_ex.v
    Info (12023): Found entity 1: Register_ID_EX File: C:/MIPSProjects/MIPSProcessor_ver1/Register_ID_EX.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file register_ex_mem.v
    Info (12023): Found entity 1: Register_EX_MEM File: C:/MIPSProjects/MIPSProcessor_ver1/Register_EX_MEM.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file register_mem_wb.v
    Info (12023): Found entity 1: Register_MEM_WB File: C:/MIPSProjects/MIPSProcessor_ver1/Register_MEM_WB.v Line: 15
Warning (10236): Verilog HDL Implicit Net warning at MIPS_Processor.v(153): created implicit net for "RegDst_register_ID_EX_in_wire" File: C:/MIPSProjects/MIPSProcessor_ver1/MIPS_Processor.v Line: 153
Warning (10236): Verilog HDL Implicit Net warning at MIPS_Processor.v(279): created implicit net for "Zero_register_EX_MEM_wire" File: C:/MIPSProjects/MIPSProcessor_ver1/MIPS_Processor.v Line: 279
Info (12127): Elaborating entity "MIPS_Processor" for the top level hierarchy
Info (12128): Elaborating entity "Control" for hierarchy "Control:ControlUnit" File: C:/MIPSProjects/MIPSProcessor_ver1/MIPS_Processor.v Line: 163
Info (12128): Elaborating entity "PC_Register" for hierarchy "PC_Register:ProgramCounter" File: C:/MIPSProjects/MIPSProcessor_ver1/MIPS_Processor.v Line: 173
Info (12128): Elaborating entity "ProgramMemory" for hierarchy "ProgramMemory:ROMProgramMemory" File: C:/MIPSProjects/MIPSProcessor_ver1/MIPS_Processor.v Line: 187
Warning (10850): Verilog HDL warning at ProgramMemory.v(34): number of words (5) in memory file does not match the number of elements in the address range [0:255] File: C:/MIPSProjects/MIPSProcessor_ver1/ProgramMemory.v Line: 34
Warning (10030): Net "rom.data_a" at ProgramMemory.v(30) has no driver or initial value, using a default initial value '0' File: C:/MIPSProjects/MIPSProcessor_ver1/ProgramMemory.v Line: 30
Warning (10030): Net "rom.waddr_a" at ProgramMemory.v(30) has no driver or initial value, using a default initial value '0' File: C:/MIPSProjects/MIPSProcessor_ver1/ProgramMemory.v Line: 30
Warning (10030): Net "rom.we_a" at ProgramMemory.v(30) has no driver or initial value, using a default initial value '0' File: C:/MIPSProjects/MIPSProcessor_ver1/ProgramMemory.v Line: 30
Info (12128): Elaborating entity "Adder32bits" for hierarchy "Adder32bits:PC_Plus_4" File: C:/MIPSProjects/MIPSProcessor_ver1/MIPS_Processor.v Line: 196
Info (12128): Elaborating entity "Multiplexer2to1" for hierarchy "Multiplexer2to1:MUX_ForRTypeAndIType" File: C:/MIPSProjects/MIPSProcessor_ver1/MIPS_Processor.v Line: 218
Info (12128): Elaborating entity "RegisterFile" for hierarchy "RegisterFile:Register_File" File: C:/MIPSProjects/MIPSProcessor_ver1/MIPS_Processor.v Line: 235
Info (12128): Elaborating entity "DecoderRegisterFile" for hierarchy "RegisterFile:Register_File|DecoderRegisterFile:Decoder" File: C:/MIPSProjects/MIPSProcessor_ver1/RegisterFile.v Line: 42
Info (12128): Elaborating entity "Register" for hierarchy "RegisterFile:Register_File|Register:Register_Zero" File: C:/MIPSProjects/MIPSProcessor_ver1/RegisterFile.v Line: 58
Info (12128): Elaborating entity "MUXRegisterFile" for hierarchy "RegisterFile:Register_File|MUXRegisterFile:MUXRegister1" File: C:/MIPSProjects/MIPSProcessor_ver1/RegisterFile.v Line: 480
Info (12128): Elaborating entity "SignExtend" for hierarchy "SignExtend:SignExtendForConstants" File: C:/MIPSProjects/MIPSProcessor_ver1/MIPS_Processor.v Line: 242
Info (12128): Elaborating entity "Multiplexer2to1" for hierarchy "Multiplexer2to1:MUX_ForReadDataAndInmediate" File: C:/MIPSProjects/MIPSProcessor_ver1/MIPS_Processor.v Line: 258
Info (12128): Elaborating entity "ALUControl" for hierarchy "ALUControl:ArithmeticLogicUnitControl" File: C:/MIPSProjects/MIPSProcessor_ver1/MIPS_Processor.v Line: 268
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:Arithmetic_Logic_Unit" File: C:/MIPSProjects/MIPSProcessor_ver1/MIPS_Processor.v Line: 281
Warning (10235): Verilog HDL Always Construct warning at ALU.v(56): variable "shamt" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/MIPSProjects/MIPSProcessor_ver1/ALU.v Line: 56
Warning (10235): Verilog HDL Always Construct warning at ALU.v(58): variable "shamt" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/MIPSProjects/MIPSProcessor_ver1/ALU.v Line: 58
Info (12128): Elaborating entity "DataMemory" for hierarchy "DataMemory:Memory" File: C:/MIPSProjects/MIPSProcessor_ver1/MIPS_Processor.v Line: 298
Info (12128): Elaborating entity "ShiftLeft2" for hierarchy "ShiftLeft2:ShitLeft2_SignExtend" File: C:/MIPSProjects/MIPSProcessor_ver1/MIPS_Processor.v Line: 329
Info (12128): Elaborating entity "Register_IF_ID" for hierarchy "Register_IF_ID:Register_IF_ID" File: C:/MIPSProjects/MIPSProcessor_ver1/MIPS_Processor.v Line: 425
Info (12128): Elaborating entity "Register_ID_EX" for hierarchy "Register_ID_EX:Register_ID_EX" File: C:/MIPSProjects/MIPSProcessor_ver1/MIPS_Processor.v Line: 466
Info (12128): Elaborating entity "Register_EX_MEM" for hierarchy "Register_EX_MEM:Register_EX_MEM" File: C:/MIPSProjects/MIPSProcessor_ver1/MIPS_Processor.v Line: 511
Info (12128): Elaborating entity "Register_MEM_WB" for hierarchy "Register_MEM_WB:Register_MEM_WB" File: C:/MIPSProjects/MIPSProcessor_ver1/MIPS_Processor.v Line: 535
Warning (276020): Inferred RAM node "DataMemory:Memory|ram_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "RegisterFile:Register_File|DecoderRegisterFile:Decoder|Ram0" is uninferred due to inappropriate RAM size File: C:/MIPSProjects/MIPSProcessor_ver1/DecoderRegisterFile.v Line: 20
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "DataMemory:Memory|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ProgramMemory:ROMProgramMemory|rom_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/MIPS_Processor.ram0_ProgramMemory_2093c3a2.hdl.mif
Info (12130): Elaborated megafunction instantiation "DataMemory:Memory|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "DataMemory:Memory|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "NUMWORDS_B" = "256"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_smi1.tdf
    Info (12023): Found entity 1: altsyncram_smi1 File: C:/MIPSProjects/MIPSProcessor_ver1/db/altsyncram_smi1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "ProgramMemory:ROMProgramMemory|altsyncram:rom_rtl_0"
Info (12133): Instantiated megafunction "ProgramMemory:ROMProgramMemory|altsyncram:rom_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/MIPS_Processor.ram0_ProgramMemory_2093c3a2.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3ie1.tdf
    Info (12023): Found entity 1: altsyncram_3ie1 File: C:/MIPSProjects/MIPSProcessor_ver1/db/altsyncram_3ie1.tdf Line: 27
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 8 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "PortIn[0]" File: C:/MIPSProjects/MIPSProcessor_ver1/MIPS_Processor.v Line: 20
    Warning (15610): No output dependent on input pin "PortIn[1]" File: C:/MIPSProjects/MIPSProcessor_ver1/MIPS_Processor.v Line: 20
    Warning (15610): No output dependent on input pin "PortIn[2]" File: C:/MIPSProjects/MIPSProcessor_ver1/MIPS_Processor.v Line: 20
    Warning (15610): No output dependent on input pin "PortIn[3]" File: C:/MIPSProjects/MIPSProcessor_ver1/MIPS_Processor.v Line: 20
    Warning (15610): No output dependent on input pin "PortIn[4]" File: C:/MIPSProjects/MIPSProcessor_ver1/MIPS_Processor.v Line: 20
    Warning (15610): No output dependent on input pin "PortIn[5]" File: C:/MIPSProjects/MIPSProcessor_ver1/MIPS_Processor.v Line: 20
    Warning (15610): No output dependent on input pin "PortIn[6]" File: C:/MIPSProjects/MIPSProcessor_ver1/MIPS_Processor.v Line: 20
    Warning (15610): No output dependent on input pin "PortIn[7]" File: C:/MIPSProjects/MIPSProcessor_ver1/MIPS_Processor.v Line: 20
Info (21057): Implemented 2782 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 10 input pins
    Info (21059): Implemented 96 output pins
    Info (21061): Implemented 2612 logic cells
    Info (21064): Implemented 64 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings
    Info: Peak virtual memory: 748 megabytes
    Info: Processing ended: Mon Apr 20 00:06:16 2020
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:31


