# Synopsys Constraint Checker, version maplat, Build 1868R, built Nov 13 2017
# Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

# Written on Mon Apr 30 14:33:09 2018


##### DESIGN INFO #######################################################

Top View:                "top"
Constraint File(s):      (none)




##### SUMMARY ############################################################

Found 0 issues in 0 out of 0 constraints


##### DETAILS ############################################################



Clock Relationships
*******************

Starting        Ending          |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
-------------------------------------------------------------------------------------------------------------------------------------------
System          top|pclk        |     12.177           |     No paths         |     No paths         |     No paths                         
top|pclk        System          |     12.177           |     No paths         |     No paths         |     No paths                         
top|pclk        top|pclk        |     12.177           |     No paths         |     No paths         |     No paths                         
top|clk_24m     top|clk_24m     |     7.152            |     No paths         |     No paths         |     No paths                         
===========================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


Unconstrained Start/End Points
******************************

p:cam_pwrdn
p:cam_reset_n
p:href
p:img_rdy
p:img_req
p:miso
p:mosi
p:pdata[0]
p:pdata[1]
p:pdata[2]
p:pdata[3]
p:pdata[4]
p:pdata[5]
p:pdata[6]
p:pdata[7]
p:sclk
p:sioc
p:siod
p:ssel
p:vsync


Inapplicable constraints
************************

(none)


Applicable constraints with issues
**********************************

(none)


Constraints with matching wildcard expressions
**********************************************

(none)


Library Report
**************


# End of Constraint Checker Report
