
I2S_INMP441.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000005e0  08000194  08000194  00001194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000774  08000774  00002004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000774  08000774  00002004  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08000774  08000774  00002004  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08000774  08000774  00002004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000774  08000774  00001774  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08000778  08000778  00001778  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000004  20000000  0800077c  00002000  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000524  20000004  08000780  00002004  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000528  08000780  00002528  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00002004  2**0
                  CONTENTS, READONLY
 12 .debug_info   00001b39  00000000  00000000  00002034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000078e  00000000  00000000  00003b6d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000238  00000000  00000000  00004300  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000018b  00000000  00000000  00004538  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00013f86  00000000  00000000  000046c3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00003185  00000000  00000000  00018649  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0007e46f  00000000  00000000  0001b7ce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00099c3d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000068c  00000000  00000000  00099c80  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  0009a30c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	@ (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	20000004 	.word	0x20000004
 80001b0:	00000000 	.word	0x00000000
 80001b4:	0800075c 	.word	0x0800075c

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	@ (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	@ (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	@ (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000008 	.word	0x20000008
 80001d0:	0800075c 	.word	0x0800075c

080001d4 <i2s2_dma_init>:
volatile uint8_t half_complete = 0;
volatile uint8_t full_complete = 0;


void i2s2_dma_init(void)
{
 80001d4:	b480      	push	{r7}
 80001d6:	af00      	add	r7, sp, #0
	RCC->AHB1ENR |= CLK_GPIOB_EN ;
 80001d8:	4b5f      	ldr	r3, [pc, #380]	@ (8000358 <i2s2_dma_init+0x184>)
 80001da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80001dc:	4a5e      	ldr	r2, [pc, #376]	@ (8000358 <i2s2_dma_init+0x184>)
 80001de:	f043 0302 	orr.w	r3, r3, #2
 80001e2:	6313      	str	r3, [r2, #48]	@ 0x30
	RCC->AHB1ENR |= CLK_GPIOC_EN;
 80001e4:	4b5c      	ldr	r3, [pc, #368]	@ (8000358 <i2s2_dma_init+0x184>)
 80001e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80001e8:	4a5b      	ldr	r2, [pc, #364]	@ (8000358 <i2s2_dma_init+0x184>)
 80001ea:	f043 0304 	orr.w	r3, r3, #4
 80001ee:	6313      	str	r3, [r2, #48]	@ 0x30
	//pb10
	GPIOB->MODER |=  (2 << (10*2));
 80001f0:	4b5a      	ldr	r3, [pc, #360]	@ (800035c <i2s2_dma_init+0x188>)
 80001f2:	681b      	ldr	r3, [r3, #0]
 80001f4:	4a59      	ldr	r2, [pc, #356]	@ (800035c <i2s2_dma_init+0x188>)
 80001f6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80001fa:	6013      	str	r3, [r2, #0]
	GPIOB->AFR[1] &= ~(0xF << ((10-8)*4));
 80001fc:	4b57      	ldr	r3, [pc, #348]	@ (800035c <i2s2_dma_init+0x188>)
 80001fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000200:	4a56      	ldr	r2, [pc, #344]	@ (800035c <i2s2_dma_init+0x188>)
 8000202:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8000206:	6253      	str	r3, [r2, #36]	@ 0x24
	GPIOB->AFR[1] |=  (5 << ((10-8)*4));
 8000208:	4b54      	ldr	r3, [pc, #336]	@ (800035c <i2s2_dma_init+0x188>)
 800020a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800020c:	4a53      	ldr	r2, [pc, #332]	@ (800035c <i2s2_dma_init+0x188>)
 800020e:	f443 63a0 	orr.w	r3, r3, #1280	@ 0x500
 8000212:	6253      	str	r3, [r2, #36]	@ 0x24

	// High speed
	GPIOB->OSPEEDR |= (3 << (10*2));
 8000214:	4b51      	ldr	r3, [pc, #324]	@ (800035c <i2s2_dma_init+0x188>)
 8000216:	689b      	ldr	r3, [r3, #8]
 8000218:	4a50      	ldr	r2, [pc, #320]	@ (800035c <i2s2_dma_init+0x188>)
 800021a:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800021e:	6093      	str	r3, [r2, #8]
	//pb12
	GPIOB->MODER &= ~(3 << (12*2));
 8000220:	4b4e      	ldr	r3, [pc, #312]	@ (800035c <i2s2_dma_init+0x188>)
 8000222:	681b      	ldr	r3, [r3, #0]
 8000224:	4a4d      	ldr	r2, [pc, #308]	@ (800035c <i2s2_dma_init+0x188>)
 8000226:	f023 7340 	bic.w	r3, r3, #50331648	@ 0x3000000
 800022a:	6013      	str	r3, [r2, #0]
	GPIOB->MODER |=  (2 << (12*2));
 800022c:	4b4b      	ldr	r3, [pc, #300]	@ (800035c <i2s2_dma_init+0x188>)
 800022e:	681b      	ldr	r3, [r3, #0]
 8000230:	4a4a      	ldr	r2, [pc, #296]	@ (800035c <i2s2_dma_init+0x188>)
 8000232:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000236:	6013      	str	r3, [r2, #0]

	GPIOB->AFR[1] &= ~(0xF << ((12-8)*4));
 8000238:	4b48      	ldr	r3, [pc, #288]	@ (800035c <i2s2_dma_init+0x188>)
 800023a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800023c:	4a47      	ldr	r2, [pc, #284]	@ (800035c <i2s2_dma_init+0x188>)
 800023e:	f423 2370 	bic.w	r3, r3, #983040	@ 0xf0000
 8000242:	6253      	str	r3, [r2, #36]	@ 0x24
	GPIOB->AFR[1] |=  (5 << ((12-8)*4));
 8000244:	4b45      	ldr	r3, [pc, #276]	@ (800035c <i2s2_dma_init+0x188>)
 8000246:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000248:	4a44      	ldr	r2, [pc, #272]	@ (800035c <i2s2_dma_init+0x188>)
 800024a:	f443 23a0 	orr.w	r3, r3, #327680	@ 0x50000
 800024e:	6253      	str	r3, [r2, #36]	@ 0x24

	GPIOB->OSPEEDR |= (3 << (12*2));
 8000250:	4b42      	ldr	r3, [pc, #264]	@ (800035c <i2s2_dma_init+0x188>)
 8000252:	689b      	ldr	r3, [r3, #8]
 8000254:	4a41      	ldr	r2, [pc, #260]	@ (800035c <i2s2_dma_init+0x188>)
 8000256:	f043 7340 	orr.w	r3, r3, #50331648	@ 0x3000000
 800025a:	6093      	str	r3, [r2, #8]
	GPIOB->AFR[1] &= ~(0xF << ((15-8)*4));
	GPIOB->AFR[1] |=  (5 << ((15-8)*4));

	GPIOB->OSPEEDR |= (3 << (15*2));*/
    //pc3
	GPIOC->MODER &= ~(3 << (3*2));
 800025c:	4b40      	ldr	r3, [pc, #256]	@ (8000360 <i2s2_dma_init+0x18c>)
 800025e:	681b      	ldr	r3, [r3, #0]
 8000260:	4a3f      	ldr	r2, [pc, #252]	@ (8000360 <i2s2_dma_init+0x18c>)
 8000262:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8000266:	6013      	str	r3, [r2, #0]
	GPIOC->MODER |=  (2 << (3*2));
 8000268:	4b3d      	ldr	r3, [pc, #244]	@ (8000360 <i2s2_dma_init+0x18c>)
 800026a:	681b      	ldr	r3, [r3, #0]
 800026c:	4a3c      	ldr	r2, [pc, #240]	@ (8000360 <i2s2_dma_init+0x18c>)
 800026e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000272:	6013      	str	r3, [r2, #0]

	GPIOC->AFR[0] &= ~(0xF << (3*4));
 8000274:	4b3a      	ldr	r3, [pc, #232]	@ (8000360 <i2s2_dma_init+0x18c>)
 8000276:	6a1b      	ldr	r3, [r3, #32]
 8000278:	4a39      	ldr	r2, [pc, #228]	@ (8000360 <i2s2_dma_init+0x18c>)
 800027a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800027e:	6213      	str	r3, [r2, #32]
	GPIOC->AFR[0] |=  (5 << (3*4));
 8000280:	4b37      	ldr	r3, [pc, #220]	@ (8000360 <i2s2_dma_init+0x18c>)
 8000282:	6a1b      	ldr	r3, [r3, #32]
 8000284:	4a36      	ldr	r2, [pc, #216]	@ (8000360 <i2s2_dma_init+0x18c>)
 8000286:	f443 43a0 	orr.w	r3, r3, #20480	@ 0x5000
 800028a:	6213      	str	r3, [r2, #32]

	GPIOC->OSPEEDR |= (3 << (3*2));
 800028c:	4b34      	ldr	r3, [pc, #208]	@ (8000360 <i2s2_dma_init+0x18c>)
 800028e:	689b      	ldr	r3, [r3, #8]
 8000290:	4a33      	ldr	r2, [pc, #204]	@ (8000360 <i2s2_dma_init+0x18c>)
 8000292:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8000296:	6093      	str	r3, [r2, #8]

    RCC->APB1ENR |= CLK_SPI2_EN;      // SPI2
 8000298:	4b2f      	ldr	r3, [pc, #188]	@ (8000358 <i2s2_dma_init+0x184>)
 800029a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800029c:	4a2e      	ldr	r2, [pc, #184]	@ (8000358 <i2s2_dma_init+0x184>)
 800029e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80002a2:	6413      	str	r3, [r2, #64]	@ 0x40
    RCC->AHB1ENR |= CLK_DMA1_EN;      // DMA1
 80002a4:	4b2c      	ldr	r3, [pc, #176]	@ (8000358 <i2s2_dma_init+0x184>)
 80002a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80002a8:	4a2b      	ldr	r2, [pc, #172]	@ (8000358 <i2s2_dma_init+0x184>)
 80002aa:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80002ae:	6313      	str	r3, [r2, #48]	@ 0x30

    RCC->PLLI2SCFGR = (192 << 6) |   // PLLI2SN
 80002b0:	4b29      	ldr	r3, [pc, #164]	@ (8000358 <i2s2_dma_init+0x184>)
 80002b2:	4a2c      	ldr	r2, [pc, #176]	@ (8000364 <i2s2_dma_init+0x190>)
 80002b4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
                      (5   << 28);   // PLLI2SR

    RCC->CR |= CR_PLLI2S_ON;
 80002b8:	4b27      	ldr	r3, [pc, #156]	@ (8000358 <i2s2_dma_init+0x184>)
 80002ba:	681b      	ldr	r3, [r3, #0]
 80002bc:	4a26      	ldr	r2, [pc, #152]	@ (8000358 <i2s2_dma_init+0x184>)
 80002be:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80002c2:	6013      	str	r3, [r2, #0]
    while(!(RCC->CR & CR_PLLI2S_RDY));
 80002c4:	bf00      	nop
 80002c6:	4b24      	ldr	r3, [pc, #144]	@ (8000358 <i2s2_dma_init+0x184>)
 80002c8:	681b      	ldr	r3, [r3, #0]
 80002ca:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80002ce:	2b00      	cmp	r3, #0
 80002d0:	d0f9      	beq.n	80002c6 <i2s2_dma_init+0xf2>

    SPI2->I2SCFGR =
 80002d2:	4b25      	ldr	r3, [pc, #148]	@ (8000368 <i2s2_dma_init+0x194>)
 80002d4:	f640 2205 	movw	r2, #2565	@ 0xa05
 80002d8:	61da      	str	r2, [r3, #28]
    		    (0 << 4) |     // Philips
    		    (0b10 << 1)|   // 24bit data length
				(1<<0) |       //32bit channel length
                (0 << 7);       // cpol low

    SPI2->I2SPR = (8) |      // i2sDiv
 80002da:	4b23      	ldr	r3, [pc, #140]	@ (8000368 <i2s2_dma_init+0x194>)
 80002dc:	f44f 7242 	mov.w	r2, #776	@ 0x308
 80002e0:	621a      	str	r2, [r3, #32]
                  (1 << 8)|   // ODD bit
				  (1<<9);

    SPI2->CR2 |= SPI_RxDMAEN;
 80002e2:	4b21      	ldr	r3, [pc, #132]	@ (8000368 <i2s2_dma_init+0x194>)
 80002e4:	685b      	ldr	r3, [r3, #4]
 80002e6:	4a20      	ldr	r2, [pc, #128]	@ (8000368 <i2s2_dma_init+0x194>)
 80002e8:	f043 0301 	orr.w	r3, r3, #1
 80002ec:	6053      	str	r3, [r2, #4]
    DMA1_Stream3->CR &= ~DMA_EN;
 80002ee:	4b1f      	ldr	r3, [pc, #124]	@ (800036c <i2s2_dma_init+0x198>)
 80002f0:	681b      	ldr	r3, [r3, #0]
 80002f2:	4a1e      	ldr	r2, [pc, #120]	@ (800036c <i2s2_dma_init+0x198>)
 80002f4:	f023 0301 	bic.w	r3, r3, #1
 80002f8:	6013      	str	r3, [r2, #0]
    while(DMA1_Stream3->CR & DMA_EN);
 80002fa:	bf00      	nop
 80002fc:	4b1b      	ldr	r3, [pc, #108]	@ (800036c <i2s2_dma_init+0x198>)
 80002fe:	681b      	ldr	r3, [r3, #0]
 8000300:	f003 0301 	and.w	r3, r3, #1
 8000304:	2b00      	cmp	r3, #0
 8000306:	d1f9      	bne.n	80002fc <i2s2_dma_init+0x128>
    DMA1_Stream3->PAR  = (uint32_t)&SPI2->DR;
 8000308:	4b18      	ldr	r3, [pc, #96]	@ (800036c <i2s2_dma_init+0x198>)
 800030a:	4a19      	ldr	r2, [pc, #100]	@ (8000370 <i2s2_dma_init+0x19c>)
 800030c:	609a      	str	r2, [r3, #8]
    DMA1_Stream3->M0AR = (uint32_t)i2s_rx_buffer;
 800030e:	4b17      	ldr	r3, [pc, #92]	@ (800036c <i2s2_dma_init+0x198>)
 8000310:	4a18      	ldr	r2, [pc, #96]	@ (8000374 <i2s2_dma_init+0x1a0>)
 8000312:	60da      	str	r2, [r3, #12]
    DMA1_Stream3->NDTR = AUDIO_BUFFER_SIZE;
 8000314:	4b15      	ldr	r3, [pc, #84]	@ (800036c <i2s2_dma_init+0x198>)
 8000316:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800031a:	605a      	str	r2, [r3, #4]

    DMA1_Stream3->CR =
 800031c:	4b13      	ldr	r3, [pc, #76]	@ (800036c <i2s2_dma_init+0x198>)
 800031e:	4a16      	ldr	r2, [pc, #88]	@ (8000378 <i2s2_dma_init+0x1a4>)
 8000320:	601a      	str	r2, [r3, #0]
          DMA_HTIE |           // half transfer interrupt
		  DMA_PL_HIGH  |           // high priority
		  (2 << 11) |       // peripheral size 32bit
		  (2 << 13) |     // memory size 32-bit
          (0 << 6);                 // peripheral to memory
    NVIC_ENABLE_IRQ(DMA1_STREAM3_IRQn);
 8000322:	4b16      	ldr	r3, [pc, #88]	@ (800037c <i2s2_dma_init+0x1a8>)
 8000324:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000328:	601a      	str	r2, [r3, #0]
    SPI2->I2SCFGR |= I2S_ENABL;
 800032a:	4b0f      	ldr	r3, [pc, #60]	@ (8000368 <i2s2_dma_init+0x194>)
 800032c:	69db      	ldr	r3, [r3, #28]
 800032e:	4a0e      	ldr	r2, [pc, #56]	@ (8000368 <i2s2_dma_init+0x194>)
 8000330:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000334:	61d3      	str	r3, [r2, #28]
    DMA1->LIFCR |=
 8000336:	4b12      	ldr	r3, [pc, #72]	@ (8000380 <i2s2_dma_init+0x1ac>)
 8000338:	689b      	ldr	r3, [r3, #8]
 800033a:	4a11      	ldr	r2, [pc, #68]	@ (8000380 <i2s2_dma_init+0x1ac>)
 800033c:	f443 6340 	orr.w	r3, r3, #3072	@ 0xc00
 8000340:	6093      	str	r3, [r2, #8]
        DMA_CHTIF3 |
        DMA_CTCIF3;
    DMA1_Stream3->CR |= DMA_EN;
 8000342:	4b0a      	ldr	r3, [pc, #40]	@ (800036c <i2s2_dma_init+0x198>)
 8000344:	681b      	ldr	r3, [r3, #0]
 8000346:	4a09      	ldr	r2, [pc, #36]	@ (800036c <i2s2_dma_init+0x198>)
 8000348:	f043 0301 	orr.w	r3, r3, #1
 800034c:	6013      	str	r3, [r2, #0]

}
 800034e:	bf00      	nop
 8000350:	46bd      	mov	sp, r7
 8000352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000356:	4770      	bx	lr
 8000358:	40023800 	.word	0x40023800
 800035c:	40020400 	.word	0x40020400
 8000360:	40020800 	.word	0x40020800
 8000364:	50003000 	.word	0x50003000
 8000368:	40003800 	.word	0x40003800
 800036c:	40026058 	.word	0x40026058
 8000370:	4000380c 	.word	0x4000380c
 8000374:	20000020 	.word	0x20000020
 8000378:	00025518 	.word	0x00025518
 800037c:	e000e100 	.word	0xe000e100
 8000380:	40026000 	.word	0x40026000

08000384 <DMA1_Stream3_IRQHandler>:

void DMA1_Stream3_IRQHandler(void)
{
 8000384:	b480      	push	{r7}
 8000386:	af00      	add	r7, sp, #0
    if(DMA1->LISR & DMA_HTIF3)
 8000388:	4b11      	ldr	r3, [pc, #68]	@ (80003d0 <DMA1_Stream3_IRQHandler+0x4c>)
 800038a:	681b      	ldr	r3, [r3, #0]
 800038c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000390:	2b00      	cmp	r3, #0
 8000392:	d008      	beq.n	80003a6 <DMA1_Stream3_IRQHandler+0x22>
    {
        DMA1->LIFCR |= DMA_CHTIF3;
 8000394:	4b0e      	ldr	r3, [pc, #56]	@ (80003d0 <DMA1_Stream3_IRQHandler+0x4c>)
 8000396:	689b      	ldr	r3, [r3, #8]
 8000398:	4a0d      	ldr	r2, [pc, #52]	@ (80003d0 <DMA1_Stream3_IRQHandler+0x4c>)
 800039a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800039e:	6093      	str	r3, [r2, #8]
        half_complete = 1;
 80003a0:	4b0c      	ldr	r3, [pc, #48]	@ (80003d4 <DMA1_Stream3_IRQHandler+0x50>)
 80003a2:	2201      	movs	r2, #1
 80003a4:	701a      	strb	r2, [r3, #0]
    }

    if(DMA1->LISR & DMA_TCIF3)
 80003a6:	4b0a      	ldr	r3, [pc, #40]	@ (80003d0 <DMA1_Stream3_IRQHandler+0x4c>)
 80003a8:	681b      	ldr	r3, [r3, #0]
 80003aa:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80003ae:	2b00      	cmp	r3, #0
 80003b0:	d008      	beq.n	80003c4 <DMA1_Stream3_IRQHandler+0x40>
    {
        DMA1->LIFCR |= DMA_CTCIF3;
 80003b2:	4b07      	ldr	r3, [pc, #28]	@ (80003d0 <DMA1_Stream3_IRQHandler+0x4c>)
 80003b4:	689b      	ldr	r3, [r3, #8]
 80003b6:	4a06      	ldr	r2, [pc, #24]	@ (80003d0 <DMA1_Stream3_IRQHandler+0x4c>)
 80003b8:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80003bc:	6093      	str	r3, [r2, #8]
        full_complete = 1;
 80003be:	4b06      	ldr	r3, [pc, #24]	@ (80003d8 <DMA1_Stream3_IRQHandler+0x54>)
 80003c0:	2201      	movs	r2, #1
 80003c2:	701a      	strb	r2, [r3, #0]
    }
}
 80003c4:	bf00      	nop
 80003c6:	46bd      	mov	sp, r7
 80003c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003cc:	4770      	bx	lr
 80003ce:	bf00      	nop
 80003d0:	40026000 	.word	0x40026000
 80003d4:	20000520 	.word	0x20000520
 80003d8:	20000521 	.word	0x20000521

080003dc <usart_tx_rx_init>:
#include <UART.h>


void usart_tx_rx_init(void){
 80003dc:	b580      	push	{r7, lr}
 80003de:	af00      	add	r7, sp, #0
	RCC->AHB1ENR |=(1<<0);
 80003e0:	4b30      	ldr	r3, [pc, #192]	@ (80004a4 <usart_tx_rx_init+0xc8>)
 80003e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80003e4:	4a2f      	ldr	r2, [pc, #188]	@ (80004a4 <usart_tx_rx_init+0xc8>)
 80003e6:	f043 0301 	orr.w	r3, r3, #1
 80003ea:	6313      	str	r3, [r2, #48]	@ 0x30
	//PA2
	GPIOA->MODER |= (0<<4);
 80003ec:	4b2e      	ldr	r3, [pc, #184]	@ (80004a8 <usart_tx_rx_init+0xcc>)
 80003ee:	4a2e      	ldr	r2, [pc, #184]	@ (80004a8 <usart_tx_rx_init+0xcc>)
 80003f0:	681b      	ldr	r3, [r3, #0]
 80003f2:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= (1<<5);
 80003f4:	4b2c      	ldr	r3, [pc, #176]	@ (80004a8 <usart_tx_rx_init+0xcc>)
 80003f6:	681b      	ldr	r3, [r3, #0]
 80003f8:	4a2b      	ldr	r2, [pc, #172]	@ (80004a8 <usart_tx_rx_init+0xcc>)
 80003fa:	f043 0320 	orr.w	r3, r3, #32
 80003fe:	6013      	str	r3, [r2, #0]
	GPIOA->AFR[0] |= (1<<8);
 8000400:	4b29      	ldr	r3, [pc, #164]	@ (80004a8 <usart_tx_rx_init+0xcc>)
 8000402:	6a1b      	ldr	r3, [r3, #32]
 8000404:	4a28      	ldr	r2, [pc, #160]	@ (80004a8 <usart_tx_rx_init+0xcc>)
 8000406:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800040a:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |= (1<<9);
 800040c:	4b26      	ldr	r3, [pc, #152]	@ (80004a8 <usart_tx_rx_init+0xcc>)
 800040e:	6a1b      	ldr	r3, [r3, #32]
 8000410:	4a25      	ldr	r2, [pc, #148]	@ (80004a8 <usart_tx_rx_init+0xcc>)
 8000412:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000416:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |= (1<<10);
 8000418:	4b23      	ldr	r3, [pc, #140]	@ (80004a8 <usart_tx_rx_init+0xcc>)
 800041a:	6a1b      	ldr	r3, [r3, #32]
 800041c:	4a22      	ldr	r2, [pc, #136]	@ (80004a8 <usart_tx_rx_init+0xcc>)
 800041e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000422:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] &= ~(1<<11);
 8000424:	4b20      	ldr	r3, [pc, #128]	@ (80004a8 <usart_tx_rx_init+0xcc>)
 8000426:	6a1b      	ldr	r3, [r3, #32]
 8000428:	4a1f      	ldr	r2, [pc, #124]	@ (80004a8 <usart_tx_rx_init+0xcc>)
 800042a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800042e:	6213      	str	r3, [r2, #32]
	//PA3
	GPIOA->MODER |= (0<<6);
 8000430:	4b1d      	ldr	r3, [pc, #116]	@ (80004a8 <usart_tx_rx_init+0xcc>)
 8000432:	4a1d      	ldr	r2, [pc, #116]	@ (80004a8 <usart_tx_rx_init+0xcc>)
 8000434:	681b      	ldr	r3, [r3, #0]
 8000436:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= (1<<7);
 8000438:	4b1b      	ldr	r3, [pc, #108]	@ (80004a8 <usart_tx_rx_init+0xcc>)
 800043a:	681b      	ldr	r3, [r3, #0]
 800043c:	4a1a      	ldr	r2, [pc, #104]	@ (80004a8 <usart_tx_rx_init+0xcc>)
 800043e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000442:	6013      	str	r3, [r2, #0]
	GPIOA->AFR[0] |= (1<<12);
 8000444:	4b18      	ldr	r3, [pc, #96]	@ (80004a8 <usart_tx_rx_init+0xcc>)
 8000446:	6a1b      	ldr	r3, [r3, #32]
 8000448:	4a17      	ldr	r2, [pc, #92]	@ (80004a8 <usart_tx_rx_init+0xcc>)
 800044a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800044e:	6213      	str	r3, [r2, #32]
    GPIOA->AFR[0] |= (1<<13);
 8000450:	4b15      	ldr	r3, [pc, #84]	@ (80004a8 <usart_tx_rx_init+0xcc>)
 8000452:	6a1b      	ldr	r3, [r3, #32]
 8000454:	4a14      	ldr	r2, [pc, #80]	@ (80004a8 <usart_tx_rx_init+0xcc>)
 8000456:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800045a:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |= (1<<14);
 800045c:	4b12      	ldr	r3, [pc, #72]	@ (80004a8 <usart_tx_rx_init+0xcc>)
 800045e:	6a1b      	ldr	r3, [r3, #32]
 8000460:	4a11      	ldr	r2, [pc, #68]	@ (80004a8 <usart_tx_rx_init+0xcc>)
 8000462:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000466:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] &=~ (1<<15);
 8000468:	4b0f      	ldr	r3, [pc, #60]	@ (80004a8 <usart_tx_rx_init+0xcc>)
 800046a:	6a1b      	ldr	r3, [r3, #32]
 800046c:	4a0e      	ldr	r2, [pc, #56]	@ (80004a8 <usart_tx_rx_init+0xcc>)
 800046e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8000472:	6213      	str	r3, [r2, #32]

	//configure uart
	RCC->APB1ENR |= (1<<17);
 8000474:	4b0b      	ldr	r3, [pc, #44]	@ (80004a4 <usart_tx_rx_init+0xc8>)
 8000476:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000478:	4a0a      	ldr	r2, [pc, #40]	@ (80004a4 <usart_tx_rx_init+0xc8>)
 800047a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800047e:	6413      	str	r3, [r2, #64]	@ 0x40
	set_uart_baudrate(USART2,APB1_CLK,460800);
 8000480:	f44f 22e1 	mov.w	r2, #460800	@ 0x70800
 8000484:	4909      	ldr	r1, [pc, #36]	@ (80004ac <usart_tx_rx_init+0xd0>)
 8000486:	480a      	ldr	r0, [pc, #40]	@ (80004b0 <usart_tx_rx_init+0xd4>)
 8000488:	f000 f814 	bl	80004b4 <set_uart_baudrate>
	USART2->CR1 = (1<<3) |(1<<2);
 800048c:	4b08      	ldr	r3, [pc, #32]	@ (80004b0 <usart_tx_rx_init+0xd4>)
 800048e:	220c      	movs	r2, #12
 8000490:	60da      	str	r2, [r3, #12]
	USART2->CR1 |= (1<<13);
 8000492:	4b07      	ldr	r3, [pc, #28]	@ (80004b0 <usart_tx_rx_init+0xd4>)
 8000494:	68db      	ldr	r3, [r3, #12]
 8000496:	4a06      	ldr	r2, [pc, #24]	@ (80004b0 <usart_tx_rx_init+0xd4>)
 8000498:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800049c:	60d3      	str	r3, [r2, #12]

}
 800049e:	bf00      	nop
 80004a0:	bd80      	pop	{r7, pc}
 80004a2:	bf00      	nop
 80004a4:	40023800 	.word	0x40023800
 80004a8:	40020000 	.word	0x40020000
 80004ac:	00f42400 	.word	0x00f42400
 80004b0:	40004400 	.word	0x40004400

080004b4 <set_uart_baudrate>:
void set_uart_baudrate(USART_TypeDef *USARTx,uint32_t PeriphClk,uint32_t baudrate){
 80004b4:	b580      	push	{r7, lr}
 80004b6:	b084      	sub	sp, #16
 80004b8:	af00      	add	r7, sp, #0
 80004ba:	60f8      	str	r0, [r7, #12]
 80004bc:	60b9      	str	r1, [r7, #8]
 80004be:	607a      	str	r2, [r7, #4]
	USARTx->BRR = compute_uart_div(PeriphClk,baudrate);
 80004c0:	6879      	ldr	r1, [r7, #4]
 80004c2:	68b8      	ldr	r0, [r7, #8]
 80004c4:	f000 f808 	bl	80004d8 <compute_uart_div>
 80004c8:	4603      	mov	r3, r0
 80004ca:	461a      	mov	r2, r3
 80004cc:	68fb      	ldr	r3, [r7, #12]
 80004ce:	609a      	str	r2, [r3, #8]
}
 80004d0:	bf00      	nop
 80004d2:	3710      	adds	r7, #16
 80004d4:	46bd      	mov	sp, r7
 80004d6:	bd80      	pop	{r7, pc}

080004d8 <compute_uart_div>:


uint16_t compute_uart_div(uint32_t PeriphClk, uint32_t baudrate){
 80004d8:	b480      	push	{r7}
 80004da:	b083      	sub	sp, #12
 80004dc:	af00      	add	r7, sp, #0
 80004de:	6078      	str	r0, [r7, #4]
 80004e0:	6039      	str	r1, [r7, #0]
	return ((PeriphClk + (baudrate/2))/baudrate);
 80004e2:	683b      	ldr	r3, [r7, #0]
 80004e4:	085a      	lsrs	r2, r3, #1
 80004e6:	687b      	ldr	r3, [r7, #4]
 80004e8:	441a      	add	r2, r3
 80004ea:	683b      	ldr	r3, [r7, #0]
 80004ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80004f0:	b29b      	uxth	r3, r3
}
 80004f2:	4618      	mov	r0, r3
 80004f4:	370c      	adds	r7, #12
 80004f6:	46bd      	mov	sp, r7
 80004f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004fc:	4770      	bx	lr

080004fe <uart_write>:
void uart_write(USART_TypeDef *USARTx,uint8_t ch){
 80004fe:	b480      	push	{r7}
 8000500:	b083      	sub	sp, #12
 8000502:	af00      	add	r7, sp, #0
 8000504:	6078      	str	r0, [r7, #4]
 8000506:	460b      	mov	r3, r1
 8000508:	70fb      	strb	r3, [r7, #3]
	while(!(USARTx->SR & 1<<7));
 800050a:	bf00      	nop
 800050c:	687b      	ldr	r3, [r7, #4]
 800050e:	681b      	ldr	r3, [r3, #0]
 8000510:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000514:	2b00      	cmp	r3, #0
 8000516:	d0f9      	beq.n	800050c <uart_write+0xe>
    USARTx->DR = (ch & 0xFF);
 8000518:	78fa      	ldrb	r2, [r7, #3]
 800051a:	687b      	ldr	r3, [r7, #4]
 800051c:	605a      	str	r2, [r3, #4]
}
 800051e:	bf00      	nop
 8000520:	370c      	adds	r7, #12
 8000522:	46bd      	mov	sp, r7
 8000524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000528:	4770      	bx	lr

0800052a <uart_send_buffer>:
    while (*str)
    {
        uart_write(USARTx, *str++);
    }
}
void uart_send_buffer(USART_TypeDef *USARTx,uint8_t* buf,uint16_t size){
 800052a:	b580      	push	{r7, lr}
 800052c:	b086      	sub	sp, #24
 800052e:	af00      	add	r7, sp, #0
 8000530:	60f8      	str	r0, [r7, #12]
 8000532:	60b9      	str	r1, [r7, #8]
 8000534:	4613      	mov	r3, r2
 8000536:	80fb      	strh	r3, [r7, #6]
	for(uint16_t i=0;i<size;i++){
 8000538:	2300      	movs	r3, #0
 800053a:	82fb      	strh	r3, [r7, #22]
 800053c:	e00a      	b.n	8000554 <uart_send_buffer+0x2a>
		uart_write(USARTx,*(buf+i));
 800053e:	8afb      	ldrh	r3, [r7, #22]
 8000540:	68ba      	ldr	r2, [r7, #8]
 8000542:	4413      	add	r3, r2
 8000544:	781b      	ldrb	r3, [r3, #0]
 8000546:	4619      	mov	r1, r3
 8000548:	68f8      	ldr	r0, [r7, #12]
 800054a:	f7ff ffd8 	bl	80004fe <uart_write>
	for(uint16_t i=0;i<size;i++){
 800054e:	8afb      	ldrh	r3, [r7, #22]
 8000550:	3301      	adds	r3, #1
 8000552:	82fb      	strh	r3, [r7, #22]
 8000554:	8afa      	ldrh	r2, [r7, #22]
 8000556:	88fb      	ldrh	r3, [r7, #6]
 8000558:	429a      	cmp	r2, r3
 800055a:	d3f0      	bcc.n	800053e <uart_send_buffer+0x14>
	}
}
 800055c:	bf00      	nop
 800055e:	bf00      	nop
 8000560:	3718      	adds	r7, #24
 8000562:	46bd      	mov	sp, r7
 8000564:	bd80      	pop	{r7, pc}
	...

08000568 <main>:
#include "UART.h"
#include "I2S.h"

int main(void)
{
 8000568:	b580      	push	{r7, lr}
 800056a:	b082      	sub	sp, #8
 800056c:	af00      	add	r7, sp, #0
	usart_tx_rx_init();
 800056e:	f7ff ff35 	bl	80003dc <usart_tx_rx_init>
    i2s2_dma_init();
 8000572:	f7ff fe2f 	bl	80001d4 <i2s2_dma_init>

    while (1)
    {
    	if (half_complete)
 8000576:	4b22      	ldr	r3, [pc, #136]	@ (8000600 <main+0x98>)
 8000578:	781b      	ldrb	r3, [r3, #0]
 800057a:	b2db      	uxtb	r3, r3
 800057c:	2b00      	cmp	r3, #0
 800057e:	d01b      	beq.n	80005b8 <main+0x50>
    	{
    	    half_complete = 0;
 8000580:	4b1f      	ldr	r3, [pc, #124]	@ (8000600 <main+0x98>)
 8000582:	2200      	movs	r2, #0
 8000584:	701a      	strb	r2, [r3, #0]

    	    for(int i = 0; i < AUDIO_BUFFER_SIZE/2; i++){
 8000586:	2300      	movs	r3, #0
 8000588:	607b      	str	r3, [r7, #4]
 800058a:	e00c      	b.n	80005a6 <main+0x3e>
    	        audio_tx_buffer[i] = (int16_t)(i2s_rx_buffer[i] >> 8);}
 800058c:	4a1d      	ldr	r2, [pc, #116]	@ (8000604 <main+0x9c>)
 800058e:	687b      	ldr	r3, [r7, #4]
 8000590:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000594:	121b      	asrs	r3, r3, #8
 8000596:	b219      	sxth	r1, r3
 8000598:	4a1b      	ldr	r2, [pc, #108]	@ (8000608 <main+0xa0>)
 800059a:	687b      	ldr	r3, [r7, #4]
 800059c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    	    for(int i = 0; i < AUDIO_BUFFER_SIZE/2; i++){
 80005a0:	687b      	ldr	r3, [r7, #4]
 80005a2:	3301      	adds	r3, #1
 80005a4:	607b      	str	r3, [r7, #4]
 80005a6:	687b      	ldr	r3, [r7, #4]
 80005a8:	2b7f      	cmp	r3, #127	@ 0x7f
 80005aa:	ddef      	ble.n	800058c <main+0x24>

    	        uart_send_buffer(USART2,(uint8_t*)audio_tx_buffer, (AUDIO_BUFFER_SIZE/2) * sizeof(int16_t));
 80005ac:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80005b0:	4915      	ldr	r1, [pc, #84]	@ (8000608 <main+0xa0>)
 80005b2:	4816      	ldr	r0, [pc, #88]	@ (800060c <main+0xa4>)
 80005b4:	f7ff ffb9 	bl	800052a <uart_send_buffer>
    	}

    	if (full_complete)
 80005b8:	4b15      	ldr	r3, [pc, #84]	@ (8000610 <main+0xa8>)
 80005ba:	781b      	ldrb	r3, [r3, #0]
 80005bc:	b2db      	uxtb	r3, r3
 80005be:	2b00      	cmp	r3, #0
 80005c0:	d0d9      	beq.n	8000576 <main+0xe>
    	{
    	    full_complete = 0;
 80005c2:	4b13      	ldr	r3, [pc, #76]	@ (8000610 <main+0xa8>)
 80005c4:	2200      	movs	r2, #0
 80005c6:	701a      	strb	r2, [r3, #0]

    	    for(int i = AUDIO_BUFFER_SIZE/2; i < AUDIO_BUFFER_SIZE; i++){
 80005c8:	2380      	movs	r3, #128	@ 0x80
 80005ca:	603b      	str	r3, [r7, #0]
 80005cc:	e00d      	b.n	80005ea <main+0x82>
    	        audio_tx_buffer[i - AUDIO_BUFFER_SIZE/2] =(int16_t)(i2s_rx_buffer[i] >> 8);}
 80005ce:	4a0d      	ldr	r2, [pc, #52]	@ (8000604 <main+0x9c>)
 80005d0:	683b      	ldr	r3, [r7, #0]
 80005d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80005d6:	121a      	asrs	r2, r3, #8
 80005d8:	683b      	ldr	r3, [r7, #0]
 80005da:	3b80      	subs	r3, #128	@ 0x80
 80005dc:	b211      	sxth	r1, r2
 80005de:	4a0a      	ldr	r2, [pc, #40]	@ (8000608 <main+0xa0>)
 80005e0:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    	    for(int i = AUDIO_BUFFER_SIZE/2; i < AUDIO_BUFFER_SIZE; i++){
 80005e4:	683b      	ldr	r3, [r7, #0]
 80005e6:	3301      	adds	r3, #1
 80005e8:	603b      	str	r3, [r7, #0]
 80005ea:	683b      	ldr	r3, [r7, #0]
 80005ec:	2bff      	cmp	r3, #255	@ 0xff
 80005ee:	ddee      	ble.n	80005ce <main+0x66>

    	    uart_send_buffer(USART2,(uint8_t*)audio_tx_buffer, (AUDIO_BUFFER_SIZE/2) * sizeof(int16_t));
 80005f0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80005f4:	4904      	ldr	r1, [pc, #16]	@ (8000608 <main+0xa0>)
 80005f6:	4805      	ldr	r0, [pc, #20]	@ (800060c <main+0xa4>)
 80005f8:	f7ff ff97 	bl	800052a <uart_send_buffer>
    	if (half_complete)
 80005fc:	e7bb      	b.n	8000576 <main+0xe>
 80005fe:	bf00      	nop
 8000600:	20000520 	.word	0x20000520
 8000604:	20000020 	.word	0x20000020
 8000608:	20000420 	.word	0x20000420
 800060c:	40004400 	.word	0x40004400
 8000610:	20000521 	.word	0x20000521

08000614 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000614:	b480      	push	{r7}
 8000616:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000618:	bf00      	nop
 800061a:	e7fd      	b.n	8000618 <NMI_Handler+0x4>

0800061c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800061c:	b480      	push	{r7}
 800061e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000620:	bf00      	nop
 8000622:	e7fd      	b.n	8000620 <HardFault_Handler+0x4>

08000624 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000624:	b480      	push	{r7}
 8000626:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000628:	bf00      	nop
 800062a:	e7fd      	b.n	8000628 <MemManage_Handler+0x4>

0800062c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800062c:	b480      	push	{r7}
 800062e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000630:	bf00      	nop
 8000632:	e7fd      	b.n	8000630 <BusFault_Handler+0x4>

08000634 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000634:	b480      	push	{r7}
 8000636:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000638:	bf00      	nop
 800063a:	e7fd      	b.n	8000638 <UsageFault_Handler+0x4>

0800063c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800063c:	b480      	push	{r7}
 800063e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000640:	bf00      	nop
 8000642:	46bd      	mov	sp, r7
 8000644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000648:	4770      	bx	lr

0800064a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800064a:	b480      	push	{r7}
 800064c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800064e:	bf00      	nop
 8000650:	46bd      	mov	sp, r7
 8000652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000656:	4770      	bx	lr

08000658 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000658:	b480      	push	{r7}
 800065a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800065c:	bf00      	nop
 800065e:	46bd      	mov	sp, r7
 8000660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000664:	4770      	bx	lr

08000666 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000666:	b580      	push	{r7, lr}
 8000668:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800066a:	f000 f83f 	bl	80006ec <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800066e:	bf00      	nop
 8000670:	bd80      	pop	{r7, pc}
	...

08000674 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000674:	b480      	push	{r7}
 8000676:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000678:	4b06      	ldr	r3, [pc, #24]	@ (8000694 <SystemInit+0x20>)
 800067a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800067e:	4a05      	ldr	r2, [pc, #20]	@ (8000694 <SystemInit+0x20>)
 8000680:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000684:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000688:	bf00      	nop
 800068a:	46bd      	mov	sp, r7
 800068c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000690:	4770      	bx	lr
 8000692:	bf00      	nop
 8000694:	e000ed00 	.word	0xe000ed00

08000698 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000698:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80006d0 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 800069c:	f7ff ffea 	bl	8000674 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80006a0:	480c      	ldr	r0, [pc, #48]	@ (80006d4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80006a2:	490d      	ldr	r1, [pc, #52]	@ (80006d8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80006a4:	4a0d      	ldr	r2, [pc, #52]	@ (80006dc <LoopFillZerobss+0x1a>)
  movs r3, #0
 80006a6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80006a8:	e002      	b.n	80006b0 <LoopCopyDataInit>

080006aa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80006aa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80006ac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80006ae:	3304      	adds	r3, #4

080006b0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80006b0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80006b2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80006b4:	d3f9      	bcc.n	80006aa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80006b6:	4a0a      	ldr	r2, [pc, #40]	@ (80006e0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80006b8:	4c0a      	ldr	r4, [pc, #40]	@ (80006e4 <LoopFillZerobss+0x22>)
  movs r3, #0
 80006ba:	2300      	movs	r3, #0
  b LoopFillZerobss
 80006bc:	e001      	b.n	80006c2 <LoopFillZerobss>

080006be <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80006be:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80006c0:	3204      	adds	r2, #4

080006c2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80006c2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80006c4:	d3fb      	bcc.n	80006be <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 80006c6:	f000 f825 	bl	8000714 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80006ca:	f7ff ff4d 	bl	8000568 <main>
  bx  lr    
 80006ce:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80006d0:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80006d4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80006d8:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 80006dc:	0800077c 	.word	0x0800077c
  ldr r2, =_sbss
 80006e0:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 80006e4:	20000528 	.word	0x20000528

080006e8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80006e8:	e7fe      	b.n	80006e8 <ADC_IRQHandler>
	...

080006ec <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80006ec:	b480      	push	{r7}
 80006ee:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80006f0:	4b06      	ldr	r3, [pc, #24]	@ (800070c <HAL_IncTick+0x20>)
 80006f2:	781b      	ldrb	r3, [r3, #0]
 80006f4:	461a      	mov	r2, r3
 80006f6:	4b06      	ldr	r3, [pc, #24]	@ (8000710 <HAL_IncTick+0x24>)
 80006f8:	681b      	ldr	r3, [r3, #0]
 80006fa:	4413      	add	r3, r2
 80006fc:	4a04      	ldr	r2, [pc, #16]	@ (8000710 <HAL_IncTick+0x24>)
 80006fe:	6013      	str	r3, [r2, #0]
}
 8000700:	bf00      	nop
 8000702:	46bd      	mov	sp, r7
 8000704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000708:	4770      	bx	lr
 800070a:	bf00      	nop
 800070c:	20000000 	.word	0x20000000
 8000710:	20000524 	.word	0x20000524

08000714 <__libc_init_array>:
 8000714:	b570      	push	{r4, r5, r6, lr}
 8000716:	4d0d      	ldr	r5, [pc, #52]	@ (800074c <__libc_init_array+0x38>)
 8000718:	4c0d      	ldr	r4, [pc, #52]	@ (8000750 <__libc_init_array+0x3c>)
 800071a:	1b64      	subs	r4, r4, r5
 800071c:	10a4      	asrs	r4, r4, #2
 800071e:	2600      	movs	r6, #0
 8000720:	42a6      	cmp	r6, r4
 8000722:	d109      	bne.n	8000738 <__libc_init_array+0x24>
 8000724:	4d0b      	ldr	r5, [pc, #44]	@ (8000754 <__libc_init_array+0x40>)
 8000726:	4c0c      	ldr	r4, [pc, #48]	@ (8000758 <__libc_init_array+0x44>)
 8000728:	f000 f818 	bl	800075c <_init>
 800072c:	1b64      	subs	r4, r4, r5
 800072e:	10a4      	asrs	r4, r4, #2
 8000730:	2600      	movs	r6, #0
 8000732:	42a6      	cmp	r6, r4
 8000734:	d105      	bne.n	8000742 <__libc_init_array+0x2e>
 8000736:	bd70      	pop	{r4, r5, r6, pc}
 8000738:	f855 3b04 	ldr.w	r3, [r5], #4
 800073c:	4798      	blx	r3
 800073e:	3601      	adds	r6, #1
 8000740:	e7ee      	b.n	8000720 <__libc_init_array+0xc>
 8000742:	f855 3b04 	ldr.w	r3, [r5], #4
 8000746:	4798      	blx	r3
 8000748:	3601      	adds	r6, #1
 800074a:	e7f2      	b.n	8000732 <__libc_init_array+0x1e>
 800074c:	08000774 	.word	0x08000774
 8000750:	08000774 	.word	0x08000774
 8000754:	08000774 	.word	0x08000774
 8000758:	08000778 	.word	0x08000778

0800075c <_init>:
 800075c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800075e:	bf00      	nop
 8000760:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000762:	bc08      	pop	{r3}
 8000764:	469e      	mov	lr, r3
 8000766:	4770      	bx	lr

08000768 <_fini>:
 8000768:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800076a:	bf00      	nop
 800076c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800076e:	bc08      	pop	{r3}
 8000770:	469e      	mov	lr, r3
 8000772:	4770      	bx	lr
