D:/work/github/ltang_fpga/v3_fpga/div_clk4/design/div_clk4.v {1 {vlog -work work -vopt -stats=none D:/work/github/ltang_fpga/v3_fpga/div_clk4/design/div_clk4.v
Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
-- Compiling module div_clk4

Top level modules:
	div_clk4

} {} {}} D:/work/github/ltang_fpga/v3_fpga/div_clk4/sim/tb_div_clk4.v {1 {vlog -work work -vopt -stats=none D:/work/github/ltang_fpga/v3_fpga/div_clk4/sim/tb_div_clk4.v
Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
-- Compiling module tb_div_clk4

Top level modules:
	tb_div_clk4

} {} {}}
