-- generated by newgenasym Thu Feb 19 14:22:58 2009

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity gc5322iznd is
    port (    
	A1:        IN     STD_LOGIC;    
	A2:        IN     STD_LOGIC;    
	A3:        IN     STD_LOGIC;    
	A4:        IN     STD_LOGIC;    
	A5:        OUT    STD_LOGIC;    
	A6:        IN     STD_LOGIC;    
	A7:        IN     STD_LOGIC;    
	A8:        IN     STD_LOGIC;    
	A9:        IN     STD_LOGIC;    
	ADCIREF:   IN     STD_LOGIC;    
	ADCVREF:   IN     STD_LOGIC;    
	AO:        IN     STD_LOGIC;    
	BB0:       IN     STD_LOGIC;    
	BB1:       IN     STD_LOGIC;    
	BB10:      IN     STD_LOGIC;    
	BB11:      IN     STD_LOGIC;    
	BB12:      IN     STD_LOGIC;    
	BB13:      IN     STD_LOGIC;    
	BB14:      IN     STD_LOGIC;    
	BB15:      IN     STD_LOGIC;    
	BB2:       IN     STD_LOGIC;    
	BB3:       IN     STD_LOGIC;    
	BB4:       IN     STD_LOGIC;    
	BB5:       IN     STD_LOGIC;    
	BB6:       IN     STD_LOGIC;    
	BB7:       IN     STD_LOGIC;    
	BB8:       IN     STD_LOGIC;    
	BB9:       IN     STD_LOGIC;    
	BBCLK:     IN     STD_LOGIC;    
	BBFR:      IN     STD_LOGIC;    
	CEB:       IN     STD_LOGIC;    
	D0:        INOUT  STD_LOGIC;    
	D1:        INOUT  STD_LOGIC;    
	D10:       INOUT  STD_LOGIC;    
	D11:       INOUT  STD_LOGIC;    
	D12:       INOUT  STD_LOGIC;    
	D13:       INOUT  STD_LOGIC;    
	D14:       INOUT  STD_LOGIC;    
	D15:       INOUT  STD_LOGIC;    
	D2:        INOUT  STD_LOGIC;    
	D3:        INOUT  STD_LOGIC;    
	D4:        INOUT  STD_LOGIC;    
	D5:        INOUT  STD_LOGIC;    
	D6:        INOUT  STD_LOGIC;    
	D7:        INOUT  STD_LOGIC;    
	D8:        INOUT  STD_LOGIC;    
	D9:        INOUT  STD_LOGIC;    
	DACREFN:   IN     STD_LOGIC;    
	DACREFP:   IN     STD_LOGIC;    
	DPDCLK:    IN     STD_LOGIC;    
	DPDCLKC:   IN     STD_LOGIC;    
	DPDIREF:   IN     STD_LOGIC;    
	DPDVREF:   IN     STD_LOGIC;    
	FB0:       IN     STD_LOGIC;    
	FB1:       IN     STD_LOGIC;    
	FB10:      IN     STD_LOGIC;    
	FB11:      IN     STD_LOGIC;    
	FB12:      IN     STD_LOGIC;    
	FB13:      IN     STD_LOGIC;    
	FB14:      IN     STD_LOGIC;    
	FB15:      IN     STD_LOGIC;    
	FB16:      IN     STD_LOGIC;    
	FB17:      IN     STD_LOGIC;    
	FB18:      IN     STD_LOGIC;    
	FB19:      IN     STD_LOGIC;    
	FB2:       IN     STD_LOGIC;    
	FB20:      IN     STD_LOGIC;    
	FB21:      IN     STD_LOGIC;    
	FB22:      IN     STD_LOGIC;    
	FB23:      IN     STD_LOGIC;    
	FB24:      IN     STD_LOGIC;    
	FB25:      IN     STD_LOGIC;    
	FB26:      IN     STD_LOGIC;    
	FB27:      IN     STD_LOGIC;    
	FB28:      IN     STD_LOGIC;    
	FB29:      IN     STD_LOGIC;    
	FB3:       IN     STD_LOGIC;    
	FB30:      IN     STD_LOGIC;    
	FB31:      IN     STD_LOGIC;    
	FB32:      IN     STD_LOGIC;    
	FB33:      IN     STD_LOGIC;    
	FB34:      IN     STD_LOGIC;    
	FB35:      IN     STD_LOGIC;    
	FB4:       IN     STD_LOGIC;    
	FB5:       IN     STD_LOGIC;    
	FB6:       IN     STD_LOGIC;    
	FB7:       IN     STD_LOGIC;    
	FB8:       IN     STD_LOGIC;    
	FB9:       IN     STD_LOGIC;    
	INT:       INOUT  STD_LOGIC;    
	MFIO0:     INOUT  STD_LOGIC;    
	MFIO1:     INOUT  STD_LOGIC;    
	MFIO10:    INOUT  STD_LOGIC;    
	MFIO11:    INOUT  STD_LOGIC;    
	MFIO12:    INOUT  STD_LOGIC;    
	MFIO13:    INOUT  STD_LOGIC;    
	MFIO14:    INOUT  STD_LOGIC;    
	MFIO15:    INOUT  STD_LOGIC;    
	MFIO16:    INOUT  STD_LOGIC;    
	MFIO17:    INOUT  STD_LOGIC;    
	MFIO18:    INOUT  STD_LOGIC;    
	MFIO19:    INOUT  STD_LOGIC;    
	MFIO2:     INOUT  STD_LOGIC;    
	MFIO20:    INOUT  STD_LOGIC;    
	MFIO21:    INOUT  STD_LOGIC;    
	MFIO22:    INOUT  STD_LOGIC;    
	MFIO23:    INOUT  STD_LOGIC;    
	MFIO24:    INOUT  STD_LOGIC;    
	MFIO25:    INOUT  STD_LOGIC;    
	MFIO26:    INOUT  STD_LOGIC;    
	MFIO27:    INOUT  STD_LOGIC;    
	MFIO28:    INOUT  STD_LOGIC;    
	MFIO29:    INOUT  STD_LOGIC;    
	MFIO3:     INOUT  STD_LOGIC;    
	MFIO30:    INOUT  STD_LOGIC;    
	MFIO31:    INOUT  STD_LOGIC;    
	MFIO32:    INOUT  STD_LOGIC;    
	MFIO33:    INOUT  STD_LOGIC;    
	MFIO4:     INOUT  STD_LOGIC;    
	MFIO5:     INOUT  STD_LOGIC;    
	MFIO6:     INOUT  STD_LOGIC;    
	MFIO7:     INOUT  STD_LOGIC;    
	MFIO8:     INOUT  STD_LOGIC;    
	MFIO9:     INOUT  STD_LOGIC;    
	OEB:       IN     STD_LOGIC;    
	PAD:       INOUT  STD_LOGIC;    
	RDB:       IN     STD_LOGIC;    
	RESET:     IN     STD_LOGIC;    
	SYNCA:     INOUT  STD_LOGIC;    
	SYNCB:     INOUT  STD_LOGIC;    
	SYNCC:     INOUT  STD_LOGIC;    
	SYNCD:     INOUT  STD_LOGIC;    
	SYNCDC:    INOUT  STD_LOGIC;    
	SYNCOUT:   OUT    STD_LOGIC;    
	TCK:       IN     STD_LOGIC;    
	TDI:       IN     STD_LOGIC;    
	TDO:       OUT    STD_LOGIC;    
	TESTMODE:  IN     STD_LOGIC;    
	TMS:       IN     STD_LOGIC;    
	TRSTB:     IN     STD_LOGIC;    
	TX0:       OUT    STD_LOGIC;    
	TX1:       OUT    STD_LOGIC;    
	TX10:      OUT    STD_LOGIC;    
	TX11:      OUT    STD_LOGIC;    
	TX12:      OUT    STD_LOGIC;    
	TX13:      OUT    STD_LOGIC;    
	TX14:      OUT    STD_LOGIC;    
	TX15:      OUT    STD_LOGIC;    
	TX16:      OUT    STD_LOGIC;    
	TX17:      OUT    STD_LOGIC;    
	TX18:      OUT    STD_LOGIC;    
	TX19:      OUT    STD_LOGIC;    
	TX2:       OUT    STD_LOGIC;    
	TX20:      OUT    STD_LOGIC;    
	TX21:      OUT    STD_LOGIC;    
	TX22:      OUT    STD_LOGIC;    
	TX23:      OUT    STD_LOGIC;    
	TX24:      OUT    STD_LOGIC;    
	TX25:      OUT    STD_LOGIC;    
	TX26:      OUT    STD_LOGIC;    
	TX27:      OUT    STD_LOGIC;    
	TX28:      OUT    STD_LOGIC;    
	TX29:      OUT    STD_LOGIC;    
	TX3:       OUT    STD_LOGIC;    
	TX30:      OUT    STD_LOGIC;    
	TX31:      OUT    STD_LOGIC;    
	TX32:      OUT    STD_LOGIC;    
	TX33:      OUT    STD_LOGIC;    
	TX34:      OUT    STD_LOGIC;    
	TX35:      OUT    STD_LOGIC;    
	TX36:      OUT    STD_LOGIC;    
	TX37:      OUT    STD_LOGIC;    
	TX4:       OUT    STD_LOGIC;    
	TX5:       OUT    STD_LOGIC;    
	TX6:       OUT    STD_LOGIC;    
	TX7:       OUT    STD_LOGIC;    
	TX8:       OUT    STD_LOGIC;    
	TX9:       OUT    STD_LOGIC;    
	VDD1:      IN     STD_LOGIC_VECTOR (55 DOWNTO 0);    
	VDD2:      INOUT  STD_LOGIC;    
	VDDA1:     IN     STD_LOGIC;    
	VDDA2:     IN     STD_LOGIC;    
	VDDS:      IN     STD_LOGIC_VECTOR (2 DOWNTO 0);    
	VDDSHV:    IN     STD_LOGIC_VECTOR (15 DOWNTO 0);    
	VPP1:      IN     STD_LOGIC_VECTOR (1 DOWNTO 0);    
	VPP2:      IN     STD_LOGIC_VECTOR (1 DOWNTO 0);    
	VSS1:      IN     STD_LOGIC_VECTOR (88 DOWNTO 0);    
	VSS2:      INOUT  STD_LOGIC;    
	VSSA1:     IN     STD_LOGIC;    
	VSSA2:     IN     STD_LOGIC;    
	WRB:       INOUT  STD_LOGIC);
end gc5322iznd;
