INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab419_oh/Desktop/traffic/traffic.srcs/sources_1/new/fnd_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fnd_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab419_oh/Desktop/traffic/traffic.srcs/sources_1/new/frq_div1000.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frq_div1000
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab419_oh/Desktop/traffic/traffic.srcs/sources_1/new/frq_div125.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frq_div125
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab419_oh/Desktop/traffic/traffic.srcs/sources_1/new/frq_div4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frq_div4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab419_oh/Desktop/traffic/traffic.srcs/sources_1/new/motor_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module motor_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab419_oh/Desktop/traffic/traffic.srcs/sources_1/new/motor_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module motor_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab419_oh/Desktop/traffic/traffic.srcs/sources_1/new/motor_state_led.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module motor_state_led
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab419_oh/Desktop/traffic/traffic.srcs/sources_1/new/sig_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sig_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab419_oh/Desktop/traffic/traffic.srcs/sources_1/new/sig_led.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sig_led
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab419_oh/Desktop/traffic/traffic.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab419_oh/Desktop/traffic/traffic.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab419_oh/Desktop/traffic/traffic.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
