\hypertarget{group___a_d_c__interrupts__definition}{}\doxysection{ADC interrupts definition}
\label{group___a_d_c__interrupts__definition}\index{ADC interrupts definition@{ADC interrupts definition}}
Collaboration diagram for ADC interrupts definition\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group___a_d_c__interrupts__definition}
\end{center}
\end{figure}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___a_d_c__interrupts__definition_ga0ad335d835f54415194d448019569e00}{ADC\+\_\+\+IT\+\_\+\+EOC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa39fee2e812a7ca45998cccf32e90aea}{ADC\+\_\+\+CR1\+\_\+\+EOCIE}}
\item 
\#define \mbox{\hyperlink{group___a_d_c__interrupts__definition_gad439fc0cd69706704d47aeabfeddb631}{ADC\+\_\+\+IT\+\_\+\+JEOC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c46fc1dc6c63acf88821f46a8f6d5e7}{ADC\+\_\+\+CR1\+\_\+\+JEOCIE}}
\item 
\#define \mbox{\hyperlink{group___a_d_c__interrupts__definition_ga2f5c7f9900c24250a0c6ccaa7cbca946}{ADC\+\_\+\+IT\+\_\+\+AWD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd44f86b189696d5a3780342516de722}{ADC\+\_\+\+CR1\+\_\+\+AWDIE}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___a_d_c__interrupts__definition_ga2f5c7f9900c24250a0c6ccaa7cbca946}\label{group___a_d_c__interrupts__definition_ga2f5c7f9900c24250a0c6ccaa7cbca946}} 
\index{ADC interrupts definition@{ADC interrupts definition}!ADC\_IT\_AWD@{ADC\_IT\_AWD}}
\index{ADC\_IT\_AWD@{ADC\_IT\_AWD}!ADC interrupts definition@{ADC interrupts definition}}
\doxysubsubsection{\texorpdfstring{ADC\_IT\_AWD}{ADC\_IT\_AWD}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+IT\+\_\+\+AWD~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd44f86b189696d5a3780342516de722}{ADC\+\_\+\+CR1\+\_\+\+AWDIE}}}

ADC Analog watchdog interrupt source 

Definition at line 390 of file stm32f1xx\+\_\+hal\+\_\+adc.\+h.

\mbox{\Hypertarget{group___a_d_c__interrupts__definition_ga0ad335d835f54415194d448019569e00}\label{group___a_d_c__interrupts__definition_ga0ad335d835f54415194d448019569e00}} 
\index{ADC interrupts definition@{ADC interrupts definition}!ADC\_IT\_EOC@{ADC\_IT\_EOC}}
\index{ADC\_IT\_EOC@{ADC\_IT\_EOC}!ADC interrupts definition@{ADC interrupts definition}}
\doxysubsubsection{\texorpdfstring{ADC\_IT\_EOC}{ADC\_IT\_EOC}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+IT\+\_\+\+EOC~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa39fee2e812a7ca45998cccf32e90aea}{ADC\+\_\+\+CR1\+\_\+\+EOCIE}}}

ADC End of Regular Conversion interrupt source 

Definition at line 388 of file stm32f1xx\+\_\+hal\+\_\+adc.\+h.

\mbox{\Hypertarget{group___a_d_c__interrupts__definition_gad439fc0cd69706704d47aeabfeddb631}\label{group___a_d_c__interrupts__definition_gad439fc0cd69706704d47aeabfeddb631}} 
\index{ADC interrupts definition@{ADC interrupts definition}!ADC\_IT\_JEOC@{ADC\_IT\_JEOC}}
\index{ADC\_IT\_JEOC@{ADC\_IT\_JEOC}!ADC interrupts definition@{ADC interrupts definition}}
\doxysubsubsection{\texorpdfstring{ADC\_IT\_JEOC}{ADC\_IT\_JEOC}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+IT\+\_\+\+JEOC~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c46fc1dc6c63acf88821f46a8f6d5e7}{ADC\+\_\+\+CR1\+\_\+\+JEOCIE}}}

ADC End of Injected Conversion interrupt source 

Definition at line 389 of file stm32f1xx\+\_\+hal\+\_\+adc.\+h.

