and r0, r1, r2, ror #2 
cmp r1, r0 
mvncc r2, r0 
mvncs r2, r3 
add r2, r2, r3, lsl #5 
