/**
 * \file
 * \brief Generated by ifgen (4.7.3).
 */

#pragma once
#ifndef RP2040_STRUCTS_PIO_INTERRUPT_CLUSTER_H
#define RP2040_STRUCTS_PIO_INTERRUPT_CLUSTER_H

#include "../ifgen/common.h"

namespace RP2040
{

struct pio_interrupt_cluster
{
    /* Constant attributes. */
    static constexpr struct_id_t id =
        13; /*!< pio_interrupt_cluster's identifier. */
    static constexpr std::size_t size =
        12; /*!< pio_interrupt_cluster's size in bytes. */

    /* Fields. */
    uint32_t INTE;            /*!< (read-write) Interrupt Enable for irq0/1 */
    uint32_t INTF;            /*!< (read-write) Interrupt Force for irq0/1 */
    const uint32_t INTS = {}; /*!< (read-only) Interrupt status after masking &
                                 forcing for irq0/1 */

    /* Methods. */

    /**
     * Get INTE's SM0_RXNEMPTY bit.
     */
    inline bool get_INTE_SM0_RXNEMPTY() volatile
    {
        return INTE & 1u;
    }

    /**
     * Set INTE's SM0_RXNEMPTY bit.
     */
    inline void set_INTE_SM0_RXNEMPTY() volatile
    {
        INTE |= 1u;
    }

    /**
     * Clear INTE's SM0_RXNEMPTY bit.
     */
    inline void clear_INTE_SM0_RXNEMPTY() volatile
    {
        INTE &= ~(1u);
    }

    /**
     * Toggle INTE's SM0_RXNEMPTY bit.
     */
    inline void toggle_INTE_SM0_RXNEMPTY() volatile
    {
        INTE ^= 1u;
    }

    /**
     * Get INTE's SM1_RXNEMPTY bit.
     */
    inline bool get_INTE_SM1_RXNEMPTY() volatile
    {
        return INTE & (1u << 1u);
    }

    /**
     * Set INTE's SM1_RXNEMPTY bit.
     */
    inline void set_INTE_SM1_RXNEMPTY() volatile
    {
        INTE |= 1u << 1u;
    }

    /**
     * Clear INTE's SM1_RXNEMPTY bit.
     */
    inline void clear_INTE_SM1_RXNEMPTY() volatile
    {
        INTE &= ~(1u << 1u);
    }

    /**
     * Toggle INTE's SM1_RXNEMPTY bit.
     */
    inline void toggle_INTE_SM1_RXNEMPTY() volatile
    {
        INTE ^= 1u << 1u;
    }

    /**
     * Get INTE's SM2_RXNEMPTY bit.
     */
    inline bool get_INTE_SM2_RXNEMPTY() volatile
    {
        return INTE & (1u << 2u);
    }

    /**
     * Set INTE's SM2_RXNEMPTY bit.
     */
    inline void set_INTE_SM2_RXNEMPTY() volatile
    {
        INTE |= 1u << 2u;
    }

    /**
     * Clear INTE's SM2_RXNEMPTY bit.
     */
    inline void clear_INTE_SM2_RXNEMPTY() volatile
    {
        INTE &= ~(1u << 2u);
    }

    /**
     * Toggle INTE's SM2_RXNEMPTY bit.
     */
    inline void toggle_INTE_SM2_RXNEMPTY() volatile
    {
        INTE ^= 1u << 2u;
    }

    /**
     * Get INTE's SM3_RXNEMPTY bit.
     */
    inline bool get_INTE_SM3_RXNEMPTY() volatile
    {
        return INTE & (1u << 3u);
    }

    /**
     * Set INTE's SM3_RXNEMPTY bit.
     */
    inline void set_INTE_SM3_RXNEMPTY() volatile
    {
        INTE |= 1u << 3u;
    }

    /**
     * Clear INTE's SM3_RXNEMPTY bit.
     */
    inline void clear_INTE_SM3_RXNEMPTY() volatile
    {
        INTE &= ~(1u << 3u);
    }

    /**
     * Toggle INTE's SM3_RXNEMPTY bit.
     */
    inline void toggle_INTE_SM3_RXNEMPTY() volatile
    {
        INTE ^= 1u << 3u;
    }

    /**
     * Get INTE's SM0_TXNFULL bit.
     */
    inline bool get_INTE_SM0_TXNFULL() volatile
    {
        return INTE & (1u << 4u);
    }

    /**
     * Set INTE's SM0_TXNFULL bit.
     */
    inline void set_INTE_SM0_TXNFULL() volatile
    {
        INTE |= 1u << 4u;
    }

    /**
     * Clear INTE's SM0_TXNFULL bit.
     */
    inline void clear_INTE_SM0_TXNFULL() volatile
    {
        INTE &= ~(1u << 4u);
    }

    /**
     * Toggle INTE's SM0_TXNFULL bit.
     */
    inline void toggle_INTE_SM0_TXNFULL() volatile
    {
        INTE ^= 1u << 4u;
    }

    /**
     * Get INTE's SM1_TXNFULL bit.
     */
    inline bool get_INTE_SM1_TXNFULL() volatile
    {
        return INTE & (1u << 5u);
    }

    /**
     * Set INTE's SM1_TXNFULL bit.
     */
    inline void set_INTE_SM1_TXNFULL() volatile
    {
        INTE |= 1u << 5u;
    }

    /**
     * Clear INTE's SM1_TXNFULL bit.
     */
    inline void clear_INTE_SM1_TXNFULL() volatile
    {
        INTE &= ~(1u << 5u);
    }

    /**
     * Toggle INTE's SM1_TXNFULL bit.
     */
    inline void toggle_INTE_SM1_TXNFULL() volatile
    {
        INTE ^= 1u << 5u;
    }

    /**
     * Get INTE's SM2_TXNFULL bit.
     */
    inline bool get_INTE_SM2_TXNFULL() volatile
    {
        return INTE & (1u << 6u);
    }

    /**
     * Set INTE's SM2_TXNFULL bit.
     */
    inline void set_INTE_SM2_TXNFULL() volatile
    {
        INTE |= 1u << 6u;
    }

    /**
     * Clear INTE's SM2_TXNFULL bit.
     */
    inline void clear_INTE_SM2_TXNFULL() volatile
    {
        INTE &= ~(1u << 6u);
    }

    /**
     * Toggle INTE's SM2_TXNFULL bit.
     */
    inline void toggle_INTE_SM2_TXNFULL() volatile
    {
        INTE ^= 1u << 6u;
    }

    /**
     * Get INTE's SM3_TXNFULL bit.
     */
    inline bool get_INTE_SM3_TXNFULL() volatile
    {
        return INTE & (1u << 7u);
    }

    /**
     * Set INTE's SM3_TXNFULL bit.
     */
    inline void set_INTE_SM3_TXNFULL() volatile
    {
        INTE |= 1u << 7u;
    }

    /**
     * Clear INTE's SM3_TXNFULL bit.
     */
    inline void clear_INTE_SM3_TXNFULL() volatile
    {
        INTE &= ~(1u << 7u);
    }

    /**
     * Toggle INTE's SM3_TXNFULL bit.
     */
    inline void toggle_INTE_SM3_TXNFULL() volatile
    {
        INTE ^= 1u << 7u;
    }

    /**
     * Get INTE's SM0 bit.
     */
    inline bool get_INTE_SM0() volatile
    {
        return INTE & (1u << 8u);
    }

    /**
     * Set INTE's SM0 bit.
     */
    inline void set_INTE_SM0() volatile
    {
        INTE |= 1u << 8u;
    }

    /**
     * Clear INTE's SM0 bit.
     */
    inline void clear_INTE_SM0() volatile
    {
        INTE &= ~(1u << 8u);
    }

    /**
     * Toggle INTE's SM0 bit.
     */
    inline void toggle_INTE_SM0() volatile
    {
        INTE ^= 1u << 8u;
    }

    /**
     * Get INTE's SM1 bit.
     */
    inline bool get_INTE_SM1() volatile
    {
        return INTE & (1u << 9u);
    }

    /**
     * Set INTE's SM1 bit.
     */
    inline void set_INTE_SM1() volatile
    {
        INTE |= 1u << 9u;
    }

    /**
     * Clear INTE's SM1 bit.
     */
    inline void clear_INTE_SM1() volatile
    {
        INTE &= ~(1u << 9u);
    }

    /**
     * Toggle INTE's SM1 bit.
     */
    inline void toggle_INTE_SM1() volatile
    {
        INTE ^= 1u << 9u;
    }

    /**
     * Get INTE's SM2 bit.
     */
    inline bool get_INTE_SM2() volatile
    {
        return INTE & (1u << 10u);
    }

    /**
     * Set INTE's SM2 bit.
     */
    inline void set_INTE_SM2() volatile
    {
        INTE |= 1u << 10u;
    }

    /**
     * Clear INTE's SM2 bit.
     */
    inline void clear_INTE_SM2() volatile
    {
        INTE &= ~(1u << 10u);
    }

    /**
     * Toggle INTE's SM2 bit.
     */
    inline void toggle_INTE_SM2() volatile
    {
        INTE ^= 1u << 10u;
    }

    /**
     * Get INTE's SM3 bit.
     */
    inline bool get_INTE_SM3() volatile
    {
        return INTE & (1u << 11u);
    }

    /**
     * Set INTE's SM3 bit.
     */
    inline void set_INTE_SM3() volatile
    {
        INTE |= 1u << 11u;
    }

    /**
     * Clear INTE's SM3 bit.
     */
    inline void clear_INTE_SM3() volatile
    {
        INTE &= ~(1u << 11u);
    }

    /**
     * Toggle INTE's SM3 bit.
     */
    inline void toggle_INTE_SM3() volatile
    {
        INTE ^= 1u << 11u;
    }

    /**
     * Get all of INTE's bit fields.
     *
     * (read-write) Interrupt Enable for irq0/1
     */
    inline void get_INTE(bool &SM0_RXNEMPTY, bool &SM1_RXNEMPTY,
                         bool &SM2_RXNEMPTY, bool &SM3_RXNEMPTY,
                         bool &SM0_TXNFULL, bool &SM1_TXNFULL,
                         bool &SM2_TXNFULL, bool &SM3_TXNFULL, bool &SM0,
                         bool &SM1, bool &SM2, bool &SM3) volatile
    {
        uint32_t curr = INTE;

        SM0_RXNEMPTY = curr & 1u;
        SM1_RXNEMPTY = curr & (1u << 1u);
        SM2_RXNEMPTY = curr & (1u << 2u);
        SM3_RXNEMPTY = curr & (1u << 3u);
        SM0_TXNFULL = curr & (1u << 4u);
        SM1_TXNFULL = curr & (1u << 5u);
        SM2_TXNFULL = curr & (1u << 6u);
        SM3_TXNFULL = curr & (1u << 7u);
        SM0 = curr & (1u << 8u);
        SM1 = curr & (1u << 9u);
        SM2 = curr & (1u << 10u);
        SM3 = curr & (1u << 11u);
    }

    /**
     * Set all of INTE's bit fields.
     *
     * (read-write) Interrupt Enable for irq0/1
     */
    inline void set_INTE(bool SM0_RXNEMPTY, bool SM1_RXNEMPTY,
                         bool SM2_RXNEMPTY, bool SM3_RXNEMPTY,
                         bool SM0_TXNFULL, bool SM1_TXNFULL, bool SM2_TXNFULL,
                         bool SM3_TXNFULL, bool SM0, bool SM1, bool SM2,
                         bool SM3) volatile
    {
        uint32_t curr = INTE;

        curr &= ~(0b1u);
        curr |= (SM0_RXNEMPTY & 0b1u);
        curr &= ~(0b1u << 1u);
        curr |= (SM1_RXNEMPTY & 0b1u) << 1u;
        curr &= ~(0b1u << 2u);
        curr |= (SM2_RXNEMPTY & 0b1u) << 2u;
        curr &= ~(0b1u << 3u);
        curr |= (SM3_RXNEMPTY & 0b1u) << 3u;
        curr &= ~(0b1u << 4u);
        curr |= (SM0_TXNFULL & 0b1u) << 4u;
        curr &= ~(0b1u << 5u);
        curr |= (SM1_TXNFULL & 0b1u) << 5u;
        curr &= ~(0b1u << 6u);
        curr |= (SM2_TXNFULL & 0b1u) << 6u;
        curr &= ~(0b1u << 7u);
        curr |= (SM3_TXNFULL & 0b1u) << 7u;
        curr &= ~(0b1u << 8u);
        curr |= (SM0 & 0b1u) << 8u;
        curr &= ~(0b1u << 9u);
        curr |= (SM1 & 0b1u) << 9u;
        curr &= ~(0b1u << 10u);
        curr |= (SM2 & 0b1u) << 10u;
        curr &= ~(0b1u << 11u);
        curr |= (SM3 & 0b1u) << 11u;

        INTE = curr;
    }

    /**
     * Get INTF's SM0_RXNEMPTY bit.
     */
    inline bool get_INTF_SM0_RXNEMPTY() volatile
    {
        return INTF & 1u;
    }

    /**
     * Set INTF's SM0_RXNEMPTY bit.
     */
    inline void set_INTF_SM0_RXNEMPTY() volatile
    {
        INTF |= 1u;
    }

    /**
     * Clear INTF's SM0_RXNEMPTY bit.
     */
    inline void clear_INTF_SM0_RXNEMPTY() volatile
    {
        INTF &= ~(1u);
    }

    /**
     * Toggle INTF's SM0_RXNEMPTY bit.
     */
    inline void toggle_INTF_SM0_RXNEMPTY() volatile
    {
        INTF ^= 1u;
    }

    /**
     * Get INTF's SM1_RXNEMPTY bit.
     */
    inline bool get_INTF_SM1_RXNEMPTY() volatile
    {
        return INTF & (1u << 1u);
    }

    /**
     * Set INTF's SM1_RXNEMPTY bit.
     */
    inline void set_INTF_SM1_RXNEMPTY() volatile
    {
        INTF |= 1u << 1u;
    }

    /**
     * Clear INTF's SM1_RXNEMPTY bit.
     */
    inline void clear_INTF_SM1_RXNEMPTY() volatile
    {
        INTF &= ~(1u << 1u);
    }

    /**
     * Toggle INTF's SM1_RXNEMPTY bit.
     */
    inline void toggle_INTF_SM1_RXNEMPTY() volatile
    {
        INTF ^= 1u << 1u;
    }

    /**
     * Get INTF's SM2_RXNEMPTY bit.
     */
    inline bool get_INTF_SM2_RXNEMPTY() volatile
    {
        return INTF & (1u << 2u);
    }

    /**
     * Set INTF's SM2_RXNEMPTY bit.
     */
    inline void set_INTF_SM2_RXNEMPTY() volatile
    {
        INTF |= 1u << 2u;
    }

    /**
     * Clear INTF's SM2_RXNEMPTY bit.
     */
    inline void clear_INTF_SM2_RXNEMPTY() volatile
    {
        INTF &= ~(1u << 2u);
    }

    /**
     * Toggle INTF's SM2_RXNEMPTY bit.
     */
    inline void toggle_INTF_SM2_RXNEMPTY() volatile
    {
        INTF ^= 1u << 2u;
    }

    /**
     * Get INTF's SM3_RXNEMPTY bit.
     */
    inline bool get_INTF_SM3_RXNEMPTY() volatile
    {
        return INTF & (1u << 3u);
    }

    /**
     * Set INTF's SM3_RXNEMPTY bit.
     */
    inline void set_INTF_SM3_RXNEMPTY() volatile
    {
        INTF |= 1u << 3u;
    }

    /**
     * Clear INTF's SM3_RXNEMPTY bit.
     */
    inline void clear_INTF_SM3_RXNEMPTY() volatile
    {
        INTF &= ~(1u << 3u);
    }

    /**
     * Toggle INTF's SM3_RXNEMPTY bit.
     */
    inline void toggle_INTF_SM3_RXNEMPTY() volatile
    {
        INTF ^= 1u << 3u;
    }

    /**
     * Get INTF's SM0_TXNFULL bit.
     */
    inline bool get_INTF_SM0_TXNFULL() volatile
    {
        return INTF & (1u << 4u);
    }

    /**
     * Set INTF's SM0_TXNFULL bit.
     */
    inline void set_INTF_SM0_TXNFULL() volatile
    {
        INTF |= 1u << 4u;
    }

    /**
     * Clear INTF's SM0_TXNFULL bit.
     */
    inline void clear_INTF_SM0_TXNFULL() volatile
    {
        INTF &= ~(1u << 4u);
    }

    /**
     * Toggle INTF's SM0_TXNFULL bit.
     */
    inline void toggle_INTF_SM0_TXNFULL() volatile
    {
        INTF ^= 1u << 4u;
    }

    /**
     * Get INTF's SM1_TXNFULL bit.
     */
    inline bool get_INTF_SM1_TXNFULL() volatile
    {
        return INTF & (1u << 5u);
    }

    /**
     * Set INTF's SM1_TXNFULL bit.
     */
    inline void set_INTF_SM1_TXNFULL() volatile
    {
        INTF |= 1u << 5u;
    }

    /**
     * Clear INTF's SM1_TXNFULL bit.
     */
    inline void clear_INTF_SM1_TXNFULL() volatile
    {
        INTF &= ~(1u << 5u);
    }

    /**
     * Toggle INTF's SM1_TXNFULL bit.
     */
    inline void toggle_INTF_SM1_TXNFULL() volatile
    {
        INTF ^= 1u << 5u;
    }

    /**
     * Get INTF's SM2_TXNFULL bit.
     */
    inline bool get_INTF_SM2_TXNFULL() volatile
    {
        return INTF & (1u << 6u);
    }

    /**
     * Set INTF's SM2_TXNFULL bit.
     */
    inline void set_INTF_SM2_TXNFULL() volatile
    {
        INTF |= 1u << 6u;
    }

    /**
     * Clear INTF's SM2_TXNFULL bit.
     */
    inline void clear_INTF_SM2_TXNFULL() volatile
    {
        INTF &= ~(1u << 6u);
    }

    /**
     * Toggle INTF's SM2_TXNFULL bit.
     */
    inline void toggle_INTF_SM2_TXNFULL() volatile
    {
        INTF ^= 1u << 6u;
    }

    /**
     * Get INTF's SM3_TXNFULL bit.
     */
    inline bool get_INTF_SM3_TXNFULL() volatile
    {
        return INTF & (1u << 7u);
    }

    /**
     * Set INTF's SM3_TXNFULL bit.
     */
    inline void set_INTF_SM3_TXNFULL() volatile
    {
        INTF |= 1u << 7u;
    }

    /**
     * Clear INTF's SM3_TXNFULL bit.
     */
    inline void clear_INTF_SM3_TXNFULL() volatile
    {
        INTF &= ~(1u << 7u);
    }

    /**
     * Toggle INTF's SM3_TXNFULL bit.
     */
    inline void toggle_INTF_SM3_TXNFULL() volatile
    {
        INTF ^= 1u << 7u;
    }

    /**
     * Get INTF's SM0 bit.
     */
    inline bool get_INTF_SM0() volatile
    {
        return INTF & (1u << 8u);
    }

    /**
     * Set INTF's SM0 bit.
     */
    inline void set_INTF_SM0() volatile
    {
        INTF |= 1u << 8u;
    }

    /**
     * Clear INTF's SM0 bit.
     */
    inline void clear_INTF_SM0() volatile
    {
        INTF &= ~(1u << 8u);
    }

    /**
     * Toggle INTF's SM0 bit.
     */
    inline void toggle_INTF_SM0() volatile
    {
        INTF ^= 1u << 8u;
    }

    /**
     * Get INTF's SM1 bit.
     */
    inline bool get_INTF_SM1() volatile
    {
        return INTF & (1u << 9u);
    }

    /**
     * Set INTF's SM1 bit.
     */
    inline void set_INTF_SM1() volatile
    {
        INTF |= 1u << 9u;
    }

    /**
     * Clear INTF's SM1 bit.
     */
    inline void clear_INTF_SM1() volatile
    {
        INTF &= ~(1u << 9u);
    }

    /**
     * Toggle INTF's SM1 bit.
     */
    inline void toggle_INTF_SM1() volatile
    {
        INTF ^= 1u << 9u;
    }

    /**
     * Get INTF's SM2 bit.
     */
    inline bool get_INTF_SM2() volatile
    {
        return INTF & (1u << 10u);
    }

    /**
     * Set INTF's SM2 bit.
     */
    inline void set_INTF_SM2() volatile
    {
        INTF |= 1u << 10u;
    }

    /**
     * Clear INTF's SM2 bit.
     */
    inline void clear_INTF_SM2() volatile
    {
        INTF &= ~(1u << 10u);
    }

    /**
     * Toggle INTF's SM2 bit.
     */
    inline void toggle_INTF_SM2() volatile
    {
        INTF ^= 1u << 10u;
    }

    /**
     * Get INTF's SM3 bit.
     */
    inline bool get_INTF_SM3() volatile
    {
        return INTF & (1u << 11u);
    }

    /**
     * Set INTF's SM3 bit.
     */
    inline void set_INTF_SM3() volatile
    {
        INTF |= 1u << 11u;
    }

    /**
     * Clear INTF's SM3 bit.
     */
    inline void clear_INTF_SM3() volatile
    {
        INTF &= ~(1u << 11u);
    }

    /**
     * Toggle INTF's SM3 bit.
     */
    inline void toggle_INTF_SM3() volatile
    {
        INTF ^= 1u << 11u;
    }

    /**
     * Get all of INTF's bit fields.
     *
     * (read-write) Interrupt Force for irq0/1
     */
    inline void get_INTF(bool &SM0_RXNEMPTY, bool &SM1_RXNEMPTY,
                         bool &SM2_RXNEMPTY, bool &SM3_RXNEMPTY,
                         bool &SM0_TXNFULL, bool &SM1_TXNFULL,
                         bool &SM2_TXNFULL, bool &SM3_TXNFULL, bool &SM0,
                         bool &SM1, bool &SM2, bool &SM3) volatile
    {
        uint32_t curr = INTF;

        SM0_RXNEMPTY = curr & 1u;
        SM1_RXNEMPTY = curr & (1u << 1u);
        SM2_RXNEMPTY = curr & (1u << 2u);
        SM3_RXNEMPTY = curr & (1u << 3u);
        SM0_TXNFULL = curr & (1u << 4u);
        SM1_TXNFULL = curr & (1u << 5u);
        SM2_TXNFULL = curr & (1u << 6u);
        SM3_TXNFULL = curr & (1u << 7u);
        SM0 = curr & (1u << 8u);
        SM1 = curr & (1u << 9u);
        SM2 = curr & (1u << 10u);
        SM3 = curr & (1u << 11u);
    }

    /**
     * Set all of INTF's bit fields.
     *
     * (read-write) Interrupt Force for irq0/1
     */
    inline void set_INTF(bool SM0_RXNEMPTY, bool SM1_RXNEMPTY,
                         bool SM2_RXNEMPTY, bool SM3_RXNEMPTY,
                         bool SM0_TXNFULL, bool SM1_TXNFULL, bool SM2_TXNFULL,
                         bool SM3_TXNFULL, bool SM0, bool SM1, bool SM2,
                         bool SM3) volatile
    {
        uint32_t curr = INTF;

        curr &= ~(0b1u);
        curr |= (SM0_RXNEMPTY & 0b1u);
        curr &= ~(0b1u << 1u);
        curr |= (SM1_RXNEMPTY & 0b1u) << 1u;
        curr &= ~(0b1u << 2u);
        curr |= (SM2_RXNEMPTY & 0b1u) << 2u;
        curr &= ~(0b1u << 3u);
        curr |= (SM3_RXNEMPTY & 0b1u) << 3u;
        curr &= ~(0b1u << 4u);
        curr |= (SM0_TXNFULL & 0b1u) << 4u;
        curr &= ~(0b1u << 5u);
        curr |= (SM1_TXNFULL & 0b1u) << 5u;
        curr &= ~(0b1u << 6u);
        curr |= (SM2_TXNFULL & 0b1u) << 6u;
        curr &= ~(0b1u << 7u);
        curr |= (SM3_TXNFULL & 0b1u) << 7u;
        curr &= ~(0b1u << 8u);
        curr |= (SM0 & 0b1u) << 8u;
        curr &= ~(0b1u << 9u);
        curr |= (SM1 & 0b1u) << 9u;
        curr &= ~(0b1u << 10u);
        curr |= (SM2 & 0b1u) << 10u;
        curr &= ~(0b1u << 11u);
        curr |= (SM3 & 0b1u) << 11u;

        INTF = curr;
    }

    /**
     * Get INTS's SM0_RXNEMPTY bit.
     */
    inline bool get_INTS_SM0_RXNEMPTY() volatile
    {
        return INTS & 1u;
    }

    /**
     * Get INTS's SM1_RXNEMPTY bit.
     */
    inline bool get_INTS_SM1_RXNEMPTY() volatile
    {
        return INTS & (1u << 1u);
    }

    /**
     * Get INTS's SM2_RXNEMPTY bit.
     */
    inline bool get_INTS_SM2_RXNEMPTY() volatile
    {
        return INTS & (1u << 2u);
    }

    /**
     * Get INTS's SM3_RXNEMPTY bit.
     */
    inline bool get_INTS_SM3_RXNEMPTY() volatile
    {
        return INTS & (1u << 3u);
    }

    /**
     * Get INTS's SM0_TXNFULL bit.
     */
    inline bool get_INTS_SM0_TXNFULL() volatile
    {
        return INTS & (1u << 4u);
    }

    /**
     * Get INTS's SM1_TXNFULL bit.
     */
    inline bool get_INTS_SM1_TXNFULL() volatile
    {
        return INTS & (1u << 5u);
    }

    /**
     * Get INTS's SM2_TXNFULL bit.
     */
    inline bool get_INTS_SM2_TXNFULL() volatile
    {
        return INTS & (1u << 6u);
    }

    /**
     * Get INTS's SM3_TXNFULL bit.
     */
    inline bool get_INTS_SM3_TXNFULL() volatile
    {
        return INTS & (1u << 7u);
    }

    /**
     * Get INTS's SM0 bit.
     */
    inline bool get_INTS_SM0() volatile
    {
        return INTS & (1u << 8u);
    }

    /**
     * Get INTS's SM1 bit.
     */
    inline bool get_INTS_SM1() volatile
    {
        return INTS & (1u << 9u);
    }

    /**
     * Get INTS's SM2 bit.
     */
    inline bool get_INTS_SM2() volatile
    {
        return INTS & (1u << 10u);
    }

    /**
     * Get INTS's SM3 bit.
     */
    inline bool get_INTS_SM3() volatile
    {
        return INTS & (1u << 11u);
    }

    /**
     * Get all of INTS's bit fields.
     *
     * (read-only) Interrupt status after masking & forcing for irq0/1
     */
    inline void get_INTS(bool &SM0_RXNEMPTY, bool &SM1_RXNEMPTY,
                         bool &SM2_RXNEMPTY, bool &SM3_RXNEMPTY,
                         bool &SM0_TXNFULL, bool &SM1_TXNFULL,
                         bool &SM2_TXNFULL, bool &SM3_TXNFULL, bool &SM0,
                         bool &SM1, bool &SM2, bool &SM3) volatile
    {
        uint32_t curr = INTS;

        SM0_RXNEMPTY = curr & 1u;
        SM1_RXNEMPTY = curr & (1u << 1u);
        SM2_RXNEMPTY = curr & (1u << 2u);
        SM3_RXNEMPTY = curr & (1u << 3u);
        SM0_TXNFULL = curr & (1u << 4u);
        SM1_TXNFULL = curr & (1u << 5u);
        SM2_TXNFULL = curr & (1u << 6u);
        SM3_TXNFULL = curr & (1u << 7u);
        SM0 = curr & (1u << 8u);
        SM1 = curr & (1u << 9u);
        SM2 = curr & (1u << 10u);
        SM3 = curr & (1u << 11u);
    }
};

static_assert(sizeof(pio_interrupt_cluster) == pio_interrupt_cluster::size);
static_assert(ifgen_struct<pio_interrupt_cluster>);

static volatile pio_interrupt_cluster *const PIO_INTERRUPT_CLUSTER_NULL =
    reinterpret_cast<pio_interrupt_cluster *>(0x00000000);

}; // namespace RP2040

#endif
