// Seed: 2418831776
module module_0 (
    input  wire id_0,
    input  tri0 id_1,
    input  tri1 id_2,
    input  tri0 id_3,
    output wire id_4
    , id_6
);
  assign id_6 = id_3;
  module_2 modCall_1 (
      id_2,
      id_0,
      id_2,
      id_4,
      id_4,
      id_4,
      id_3,
      id_3,
      id_2,
      id_1,
      id_4,
      id_1
  );
  assign modCall_1.id_1 = 0;
  assign module_1.id_4  = 0;
endmodule
module module_1 (
    output wire id_0,
    output wire id_1,
    input uwire id_2,
    output supply0 id_3,
    output logic id_4,
    input supply1 id_5,
    input tri0 id_6
);
  initial begin : LABEL_0
    id_4 <= 1;
  end
  module_0 modCall_1 (
      id_6,
      id_5,
      id_6,
      id_2,
      id_3
  );
endmodule
module module_2 (
    input wire id_0,
    input wire id_1,
    input wire id_2,
    output wor id_3,
    output supply1 id_4,
    output tri id_5,
    input wand id_6,
    input wire id_7,
    input supply1 id_8,
    input tri0 id_9,
    output tri1 id_10,
    input tri id_11
);
  logic \id_13 ;
  assign id_3 = (-1) && 1;
endmodule
