// Seed: 3261057789
module module_0 (
    input logic id_0,
    input logic id_1,
    output id_2,
    input logic id_3,
    output id_4
);
  reg   id_5;
  logic id_6 = SystemTFIdentifier;
  logic id_7;
  reg   id_8 = 1'b0;
  assign id_6 = id_0;
  always #(id_5 == 1 + 1'h0) begin
    if (id_0)
      if (1) id_8 = id_5;
      else id_2 <= #1 id_5;
    else SystemTFIdentifier(1);
  end
endmodule
