# Generated by vmake version 2.2

# Define path to each library
LIB_IEEE = c:/modeltech_6.6a/win32/../ieee
LIB_STD = c:/modeltech_6.6a/win32/../std
LIB_WORK = ./tmp/codelib
LIB_./TMP/CODELIB = ./tmp/codelib

# Define path to each design unit
IEEE__std_logic_arith = $(LIB_IEEE)/std_logic_arith/_primary.dat
IEEE__std_logic_unsigned = $(LIB_IEEE)/std_logic_unsigned/_primary.dat
IEEE__std_logic_1164 = $(LIB_IEEE)/std_logic_1164/_primary.dat
IEEE__numeric_std = $(LIB_IEEE)/numeric_std/_primary.dat
STD__textio = $(LIB_STD)/textio/_primary.dat
./TMP/CODELIB__txt_util__body = $(LIB_./TMP/CODELIB)/txt_util/body.dat
./TMP/CODELIB__txt_util = $(LIB_./TMP/CODELIB)/txt_util/_primary.dat
./TMP/CODELIB__tx_control__rtl = $(LIB_./TMP/CODELIB)/tx_control/rtl.dat
./TMP/CODELIB__tx_control = $(LIB_./TMP/CODELIB)/tx_control/_primary.dat
./TMP/CODELIB__ttn_scale_cntr = $(LIB_./TMP/CODELIB)/ttn_scale_cntr/_primary.dat
./TMP/CODELIB__ttn_n_cntr = $(LIB_./TMP/CODELIB)/ttn_n_cntr/_primary.dat
./TMP/CODELIB__ttn_m_cntr = $(LIB_./TMP/CODELIB)/ttn_m_cntr/_primary.dat
./TMP/CODELIB__tri_bus = $(LIB_./TMP/CODELIB)/tri_bus/_primary.dat
./TMP/CODELIB__TRI = $(LIB_./TMP/CODELIB)/@t@r@i/_primary.dat
./TMP/CODELIB__transmitter__structural = $(LIB_./TMP/CODELIB)/transmitter/structural.dat
./TMP/CODELIB__transmitter = $(LIB_./TMP/CODELIB)/transmitter/_primary.dat
./TMP/CODELIB__tffe = $(LIB_./TMP/CODELIB)/tffe/_primary.dat
./TMP/CODELIB__tff = $(LIB_./TMP/CODELIB)/tff/_primary.dat
./TMP/CODELIB__stx_scale_cntr = $(LIB_./TMP/CODELIB)/stx_scale_cntr/_primary.dat
./TMP/CODELIB__stx_n_cntr = $(LIB_./TMP/CODELIB)/stx_n_cntr/_primary.dat
./TMP/CODELIB__stx_m_cntr = $(LIB_./TMP/CODELIB)/stx_m_cntr/_primary.dat
./TMP/CODELIB__stratixiii_lvds_rx_dpa = $(LIB_./TMP/CODELIB)/stratixiii_lvds_rx_dpa/_primary.dat
./TMP/CODELIB__stratixiii_lvds_rx_channel = $(LIB_./TMP/CODELIB)/stratixiii_lvds_rx_channel/_primary.dat
./TMP/CODELIB__stratixiii_lvds_rx = $(LIB_./TMP/CODELIB)/stratixiii_lvds_rx/_primary.dat
./TMP/CODELIB__stratixii_tx_outclk = $(LIB_./TMP/CODELIB)/stratixii_tx_outclk/_primary.dat
./TMP/CODELIB__stratixii_lvds_rx = $(LIB_./TMP/CODELIB)/stratixii_lvds_rx/_primary.dat
./TMP/CODELIB__stratixgx_dpa_lvds_rx = $(LIB_./TMP/CODELIB)/stratixgx_dpa_lvds_rx/_primary.dat
./TMP/CODELIB__stratix_tx_outclk = $(LIB_./TMP/CODELIB)/stratix_tx_outclk/_primary.dat
./TMP/CODELIB__stratix_lvds_rx = $(LIB_./TMP/CODELIB)/stratix_lvds_rx/_primary.dat
./TMP/CODELIB__srffe = $(LIB_./TMP/CODELIB)/srffe/_primary.dat
./TMP/CODELIB__srff = $(LIB_./TMP/CODELIB)/srff/_primary.dat
./TMP/CODELIB__soft = $(LIB_./TMP/CODELIB)/soft/_primary.dat
./TMP/CODELIB__sld_virtual_jtag = $(LIB_./TMP/CODELIB)/sld_virtual_jtag/_primary.dat
./TMP/CODELIB__sld_signaltap = $(LIB_./TMP/CODELIB)/sld_signaltap/_primary.dat
./TMP/CODELIB__signal_gen = $(LIB_./TMP/CODELIB)/signal_gen/_primary.dat
./TMP/CODELIB__scfifo = $(LIB_./TMP/CODELIB)/scfifo/_primary.dat
./TMP/CODELIB__rx_control__rtl = $(LIB_./TMP/CODELIB)/rx_control/rtl.dat
./TMP/CODELIB__rx_control = $(LIB_./TMP/CODELIB)/rx_control/_primary.dat
./TMP/CODELIB__row_global = $(LIB_./TMP/CODELIB)/row_global/_primary.dat
./TMP/CODELIB__receiver__structural = $(LIB_./TMP/CODELIB)/receiver/structural.dat
./TMP/CODELIB__receiver = $(LIB_./TMP/CODELIB)/receiver/_primary.dat
./TMP/CODELIB__pseudo_rand_gen_r2__rtl = $(LIB_./TMP/CODELIB)/pseudo_rand_gen_r2/rtl.dat
./TMP/CODELIB__pseudo_rand_gen_r2 = $(LIB_./TMP/CODELIB)/pseudo_rand_gen_r2/_primary.dat
./TMP/CODELIB__prim_gtff = $(LIB_./TMP/CODELIB)/prim_gtff/_primary.dat
./TMP/CODELIB__prim_gsrff = $(LIB_./TMP/CODELIB)/prim_gsrff/_primary.dat
./TMP/CODELIB__prim_gjkff = $(LIB_./TMP/CODELIB)/prim_gjkff/_primary.dat
./TMP/CODELIB__PRIM_GDFF_LOW = $(LIB_./TMP/CODELIB)/@p@r@i@m_@g@d@f@f_@l@o@w/_primary.dat
./TMP/CODELIB__PRIM_GDFF_HIGH = $(LIB_./TMP/CODELIB)/@p@r@i@m_@g@d@f@f_@h@i@g@h/_primary.dat
./TMP/CODELIB__prim_gdff = $(LIB_./TMP/CODELIB)/prim_gdff/_primary.dat
./TMP/CODELIB__pll_iobuf = $(LIB_./TMP/CODELIB)/pll_iobuf/_primary.dat
./TMP/CODELIB__parallel_add = $(LIB_./TMP/CODELIB)/parallel_add/_primary.dat
./TMP/CODELIB__opndrn = $(LIB_./TMP/CODELIB)/opndrn/_primary.dat
./TMP/CODELIB__oper_selector = $(LIB_./TMP/CODELIB)/oper_selector/_primary.dat
./TMP/CODELIB__oper_rotate_right = $(LIB_./TMP/CODELIB)/oper_rotate_right/_primary.dat
./TMP/CODELIB__oper_rotate_left = $(LIB_./TMP/CODELIB)/oper_rotate_left/_primary.dat
./TMP/CODELIB__oper_right_shift = $(LIB_./TMP/CODELIB)/oper_right_shift/_primary.dat
./TMP/CODELIB__oper_mux = $(LIB_./TMP/CODELIB)/oper_mux/_primary.dat
./TMP/CODELIB__oper_mult = $(LIB_./TMP/CODELIB)/oper_mult/_primary.dat
./TMP/CODELIB__oper_mod = $(LIB_./TMP/CODELIB)/oper_mod/_primary.dat
./TMP/CODELIB__oper_less_than = $(LIB_./TMP/CODELIB)/oper_less_than/_primary.dat
./TMP/CODELIB__oper_left_shift = $(LIB_./TMP/CODELIB)/oper_left_shift/_primary.dat
./TMP/CODELIB__oper_latch = $(LIB_./TMP/CODELIB)/oper_latch/_primary.dat
./TMP/CODELIB__oper_div = $(LIB_./TMP/CODELIB)/oper_div/_primary.dat
./TMP/CODELIB__oper_decoder = $(LIB_./TMP/CODELIB)/oper_decoder/_primary.dat
./TMP/CODELIB__oper_bus_mux = $(LIB_./TMP/CODELIB)/oper_bus_mux/_primary.dat
./TMP/CODELIB__oper_addsub = $(LIB_./TMP/CODELIB)/oper_addsub/_primary.dat
./TMP/CODELIB__oper_add = $(LIB_./TMP/CODELIB)/oper_add/_primary.dat
./TMP/CODELIB__onchip_ram_u__rtl = $(LIB_./TMP/CODELIB)/onchip_ram_u/rtl.dat
./TMP/CODELIB__onchip_ram_u = $(LIB_./TMP/CODELIB)/onchip_ram_u/_primary.dat
./TMP/CODELIB__mux21 = $(LIB_./TMP/CODELIB)/mux21/_primary.dat
./TMP/CODELIB__multiclk_fifo__rtl = $(LIB_./TMP/CODELIB)/multiclk_fifo/rtl.dat
./TMP/CODELIB__multiclk_fifo = $(LIB_./TMP/CODELIB)/multiclk_fifo/_primary.dat
./TMP/CODELIB__MF_stratixiii_pll = $(LIB_./TMP/CODELIB)/@m@f_stratixiii_pll/_primary.dat
./TMP/CODELIB__MF_stratixii_pll = $(LIB_./TMP/CODELIB)/@m@f_stratixii_pll/_primary.dat
./TMP/CODELIB__MF_stratix_pll = $(LIB_./TMP/CODELIB)/@m@f_stratix_pll/_primary.dat
./TMP/CODELIB__MF_pll_reg = $(LIB_./TMP/CODELIB)/@m@f_pll_reg/_primary.dat
./TMP/CODELIB__MF_cycloneiiigl_scale_cntr = $(LIB_./TMP/CODELIB)/@m@f_cycloneiiigl_scale_cntr/_primary.dat
./TMP/CODELIB__MF_cycloneiiigl_pll = $(LIB_./TMP/CODELIB)/@m@f_cycloneiiigl_pll/_primary.dat
./TMP/CODELIB__MF_cycloneiiigl_n_cntr = $(LIB_./TMP/CODELIB)/@m@f_cycloneiiigl_n_cntr/_primary.dat
./TMP/CODELIB__MF_cycloneiiigl_m_cntr = $(LIB_./TMP/CODELIB)/@m@f_cycloneiiigl_m_cntr/_primary.dat
./TMP/CODELIB__MF_cycloneiii_pll = $(LIB_./TMP/CODELIB)/@m@f_cycloneiii_pll/_primary.dat
./TMP/CODELIB__lut_output = $(LIB_./TMP/CODELIB)/lut_output/_primary.dat
./TMP/CODELIB__lut_input = $(LIB_./TMP/CODELIB)/lut_input/_primary.dat
./TMP/CODELIB__lpm_xor = $(LIB_./TMP/CODELIB)/lpm_xor/_primary.dat
./TMP/CODELIB__lpm_shiftreg = $(LIB_./TMP/CODELIB)/lpm_shiftreg/_primary.dat
./TMP/CODELIB__lpm_rom = $(LIB_./TMP/CODELIB)/lpm_rom/_primary.dat
./TMP/CODELIB__lpm_ram_io = $(LIB_./TMP/CODELIB)/lpm_ram_io/_primary.dat
./TMP/CODELIB__lpm_ram_dq = $(LIB_./TMP/CODELIB)/lpm_ram_dq/_primary.dat
./TMP/CODELIB__lpm_ram_dp = $(LIB_./TMP/CODELIB)/lpm_ram_dp/_primary.dat
./TMP/CODELIB__lpm_outpad = $(LIB_./TMP/CODELIB)/lpm_outpad/_primary.dat
./TMP/CODELIB__lpm_or = $(LIB_./TMP/CODELIB)/lpm_or/_primary.dat
./TMP/CODELIB__lpm_mux = $(LIB_./TMP/CODELIB)/lpm_mux/_primary.dat
./TMP/CODELIB__lpm_mult = $(LIB_./TMP/CODELIB)/lpm_mult/_primary.dat
./TMP/CODELIB__LPM_MEMORY_INITIALIZATION = $(LIB_./TMP/CODELIB)/@l@p@m_@m@e@m@o@r@y_@i@n@i@t@i@a@l@i@z@a@t@i@o@n/_primary.dat
./TMP/CODELIB__lpm_latch = $(LIB_./TMP/CODELIB)/lpm_latch/_primary.dat
./TMP/CODELIB__lpm_inv = $(LIB_./TMP/CODELIB)/lpm_inv/_primary.dat
./TMP/CODELIB__lpm_inpad = $(LIB_./TMP/CODELIB)/lpm_inpad/_primary.dat
./TMP/CODELIB__LPM_HINT_EVALUATION = $(LIB_./TMP/CODELIB)/@l@p@m_@h@i@n@t_@e@v@a@l@u@a@t@i@o@n/_primary.dat
./TMP/CODELIB__lpm_fifo_dc_fefifo = $(LIB_./TMP/CODELIB)/lpm_fifo_dc_fefifo/_primary.dat
./TMP/CODELIB__lpm_fifo_dc_dffpipe = $(LIB_./TMP/CODELIB)/lpm_fifo_dc_dffpipe/_primary.dat
./TMP/CODELIB__lpm_fifo_dc_async = $(LIB_./TMP/CODELIB)/lpm_fifo_dc_async/_primary.dat
./TMP/CODELIB__lpm_fifo_dc = $(LIB_./TMP/CODELIB)/lpm_fifo_dc/_primary.dat
./TMP/CODELIB__lpm_fifo = $(LIB_./TMP/CODELIB)/lpm_fifo/_primary.dat
./TMP/CODELIB__lpm_ff = $(LIB_./TMP/CODELIB)/lpm_ff/_primary.dat
./TMP/CODELIB__lpm_divide = $(LIB_./TMP/CODELIB)/lpm_divide/_primary.dat
./TMP/CODELIB__LPM_DEVICE_FAMILIES = $(LIB_./TMP/CODELIB)/@l@p@m_@d@e@v@i@c@e_@f@a@m@i@l@i@e@s/_primary.dat
./TMP/CODELIB__lpm_decode = $(LIB_./TMP/CODELIB)/lpm_decode/_primary.dat
./TMP/CODELIB__lpm_counter = $(LIB_./TMP/CODELIB)/lpm_counter/_primary.dat
./TMP/CODELIB__lpm_constant = $(LIB_./TMP/CODELIB)/lpm_constant/_primary.dat
./TMP/CODELIB__lpm_compare = $(LIB_./TMP/CODELIB)/lpm_compare/_primary.dat
./TMP/CODELIB__lpm_clshift = $(LIB_./TMP/CODELIB)/lpm_clshift/_primary.dat
./TMP/CODELIB__lpm_bustri = $(LIB_./TMP/CODELIB)/lpm_bustri/_primary.dat
./TMP/CODELIB__lpm_bipad = $(LIB_./TMP/CODELIB)/lpm_bipad/_primary.dat
./TMP/CODELIB__lpm_and = $(LIB_./TMP/CODELIB)/lpm_and/_primary.dat
./TMP/CODELIB__lpm_add_sub = $(LIB_./TMP/CODELIB)/lpm_add_sub/_primary.dat
./TMP/CODELIB__lpm_abs = $(LIB_./TMP/CODELIB)/lpm_abs/_primary.dat
./TMP/CODELIB__lfsr__rtl = $(LIB_./TMP/CODELIB)/lfsr/rtl.dat
./TMP/CODELIB__lfsr = $(LIB_./TMP/CODELIB)/lfsr/_primary.dat
./TMP/CODELIB__lcell = $(LIB_./TMP/CODELIB)/lcell/_primary.dat
./TMP/CODELIB__latch = $(LIB_./TMP/CODELIB)/latch/_primary.dat
./TMP/CODELIB__jtag_tap_controller = $(LIB_./TMP/CODELIB)/jtag_tap_controller/_primary.dat
./TMP/CODELIB__jkffe = $(LIB_./TMP/CODELIB)/jkffe/_primary.dat
./TMP/CODELIB__jkff = $(LIB_./TMP/CODELIB)/jkff/_primary.dat
./TMP/CODELIB__io_buf_tri = $(LIB_./TMP/CODELIB)/io_buf_tri/_primary.dat
./TMP/CODELIB__io_buf_opdrn = $(LIB_./TMP/CODELIB)/io_buf_opdrn/_primary.dat
./TMP/CODELIB__hibiv2_pkg = $(LIB_./TMP/CODELIB)/hibiv2_pkg/_primary.dat
./TMP/CODELIB__hibi_wrapper_r4__structural = $(LIB_./TMP/CODELIB)/hibi_wrapper_r4/structural.dat
./TMP/CODELIB__hibi_wrapper_r4 = $(LIB_./TMP/CODELIB)/hibi_wrapper_r4/_primary.dat
./TMP/CODELIB__hibi_wrapper_r3__structural_ultimate = $(LIB_./TMP/CODELIB)/hibi_wrapper_r3/structural_ultimate.dat
./TMP/CODELIB__hibi_wrapper_r3 = $(LIB_./TMP/CODELIB)/hibi_wrapper_r3/_primary.dat
./TMP/CODELIB__hibi_wrapper_r1__structural = $(LIB_./TMP/CODELIB)/hibi_wrapper_r1/structural.dat
./TMP/CODELIB__hibi_wrapper_r1 = $(LIB_./TMP/CODELIB)/hibi_wrapper_r1/_primary.dat
./TMP/CODELIB__hibi_seg__structural = $(LIB_./TMP/CODELIB)/hibi_seg/structural.dat
./TMP/CODELIB__hibi_seg = $(LIB_./TMP/CODELIB)/hibi_seg/_primary.dat
./TMP/CODELIB__hibi_mem_dma_tester__rtl = $(LIB_./TMP/CODELIB)/hibi_mem_dma_tester/rtl.dat
./TMP/CODELIB__hibi_mem_dma_tester = $(LIB_./TMP/CODELIB)/hibi_mem_dma_tester/_primary.dat
./TMP/CODELIB__hibi_mem_dma_tb__structural = $(LIB_./TMP/CODELIB)/hibi_mem_dma_tb/structural.dat
./TMP/CODELIB__hibi_mem_dma_tb = $(LIB_./TMP/CODELIB)/hibi_mem_dma_tb/_primary.dat
./TMP/CODELIB__hibi_mem_dma_perf_test_tb__structural = $(LIB_./TMP/CODELIB)/hibi_mem_dma_perf_test_tb/structural.dat
./TMP/CODELIB__hibi_mem_dma_perf_test_tb = $(LIB_./TMP/CODELIB)/hibi_mem_dma_perf_test_tb/_primary.dat
./TMP/CODELIB__hibi_mem_dma__rtl = $(LIB_./TMP/CODELIB)/hibi_mem_dma/rtl.dat
./TMP/CODELIB__hibi_mem_dma = $(LIB_./TMP/CODELIB)/hibi_mem_dma/_primary.dat
./TMP/CODELIB__global = $(LIB_./TMP/CODELIB)/global/_primary.dat
./TMP/CODELIB__generic_pll = $(LIB_./TMP/CODELIB)/generic_pll/_primary.dat
./TMP/CODELIB__flexible_lvds_tx = $(LIB_./TMP/CODELIB)/flexible_lvds_tx/_primary.dat
./TMP/CODELIB__flexible_lvds_rx = $(LIB_./TMP/CODELIB)/flexible_lvds_rx/_primary.dat
./TMP/CODELIB__fifo_u__behavioral = $(LIB_./TMP/CODELIB)/fifo_u/behavioral.dat
./TMP/CODELIB__fifo_u = $(LIB_./TMP/CODELIB)/fifo_u/_primary.dat
./TMP/CODELIB__fifo_mux_rd__rtl = $(LIB_./TMP/CODELIB)/fifo_mux_rd/rtl.dat
./TMP/CODELIB__fifo_mux_rd = $(LIB_./TMP/CODELIB)/fifo_mux_rd/_primary.dat
./TMP/CODELIB__fifo_demux_wr__rtl = $(LIB_./TMP/CODELIB)/fifo_demux_wr/rtl.dat
./TMP/CODELIB__fifo_demux_wr = $(LIB_./TMP/CODELIB)/fifo_demux_wr/_primary.dat
./TMP/CODELIB__fifo__behavioral = $(LIB_./TMP/CODELIB)/fifo/behavioral.dat
./TMP/CODELIB__fifo__rtl = $(LIB_./TMP/CODELIB)/fifo/rtl.dat
./TMP/CODELIB__fifo = $(LIB_./TMP/CODELIB)/fifo/_primary.dat
./TMP/CODELIB__exp = $(LIB_./TMP/CODELIB)/exp/_primary.dat
./TMP/CODELIB__dyn_arb__rtl = $(LIB_./TMP/CODELIB)/dyn_arb/rtl.dat
./TMP/CODELIB__dyn_arb = $(LIB_./TMP/CODELIB)/dyn_arb/_primary.dat
./TMP/CODELIB__dummy_hub = $(LIB_./TMP/CODELIB)/dummy_hub/_primary.dat
./TMP/CODELIB__dual_ram_async_read__rtl = $(LIB_./TMP/CODELIB)/dual_ram_async_read/rtl.dat
./TMP/CODELIB__dual_ram_async_read = $(LIB_./TMP/CODELIB)/dual_ram_async_read/_primary.dat
./TMP/CODELIB__dual_port_ram_u__rtl = $(LIB_./TMP/CODELIB)/dual_port_ram_u/rtl.dat
./TMP/CODELIB__dual_port_ram_u = $(LIB_./TMP/CODELIB)/dual_port_ram_u/_primary.dat
./TMP/CODELIB__double_fifo_mux_rd__structural = $(LIB_./TMP/CODELIB)/double_fifo_mux_rd/structural.dat
./TMP/CODELIB__double_fifo_mux_rd = $(LIB_./TMP/CODELIB)/double_fifo_mux_rd/_primary.dat
./TMP/CODELIB__double_fifo_demux_wr__structural = $(LIB_./TMP/CODELIB)/double_fifo_demux_wr/structural.dat
./TMP/CODELIB__double_fifo_demux_wr = $(LIB_./TMP/CODELIB)/double_fifo_demux_wr/_primary.dat
./TMP/CODELIB__dlatch = $(LIB_./TMP/CODELIB)/dlatch/_primary.dat
./TMP/CODELIB__dffp = $(LIB_./TMP/CODELIB)/dffp/_primary.dat
./TMP/CODELIB__dffeas = $(LIB_./TMP/CODELIB)/dffeas/_primary.dat
./TMP/CODELIB__dffea = $(LIB_./TMP/CODELIB)/dffea/_primary.dat
./TMP/CODELIB__dffe = $(LIB_./TMP/CODELIB)/dffe/_primary.dat
./TMP/CODELIB__dff = $(LIB_./TMP/CODELIB)/dff/_primary.dat
./TMP/CODELIB__dcfifo_sync = $(LIB_./TMP/CODELIB)/dcfifo_sync/_primary.dat
./TMP/CODELIB__dcfifo_mixed_widths = $(LIB_./TMP/CODELIB)/dcfifo_mixed_widths/_primary.dat
./TMP/CODELIB__dcfifo_low_latency = $(LIB_./TMP/CODELIB)/dcfifo_low_latency/_primary.dat
./TMP/CODELIB__dcfifo_fefifo = $(LIB_./TMP/CODELIB)/dcfifo_fefifo/_primary.dat
./TMP/CODELIB__dcfifo_dffpipe = $(LIB_./TMP/CODELIB)/dcfifo_dffpipe/_primary.dat
./TMP/CODELIB__dcfifo_async = $(LIB_./TMP/CODELIB)/dcfifo_async/_primary.dat
./TMP/CODELIB__dcfifo = $(LIB_./TMP/CODELIB)/dcfifo/_primary.dat
./TMP/CODELIB__cycloneiiigl_post_divider = $(LIB_./TMP/CODELIB)/cycloneiiigl_post_divider/_primary.dat
./TMP/CODELIB__clklock = $(LIB_./TMP/CODELIB)/clklock/_primary.dat
./TMP/CODELIB__cfg_mem__rtl = $(LIB_./TMP/CODELIB)/cfg_mem/rtl.dat
./TMP/CODELIB__cfg_mem = $(LIB_./TMP/CODELIB)/cfg_mem/_primary.dat
./TMP/CODELIB__cfg_init_pkg = $(LIB_./TMP/CODELIB)/cfg_init_pkg/_primary.dat
./TMP/CODELIB__cda_scale_cntr = $(LIB_./TMP/CODELIB)/cda_scale_cntr/_primary.dat
./TMP/CODELIB__cda_n_cntr = $(LIB_./TMP/CODELIB)/cda_n_cntr/_primary.dat
./TMP/CODELIB__cda_m_cntr = $(LIB_./TMP/CODELIB)/cda_m_cntr/_primary.dat
./TMP/CODELIB__cascade = $(LIB_./TMP/CODELIB)/cascade/_primary.dat
./TMP/CODELIB__carry_sum = $(LIB_./TMP/CODELIB)/carry_sum/_primary.dat
./TMP/CODELIB__carry = $(LIB_./TMP/CODELIB)/carry/_primary.dat
./TMP/CODELIB__arriaii_termination_logic = $(LIB_./TMP/CODELIB)/arriaii_termination_logic/_primary.dat
./TMP/CODELIB__arriaii_termination = $(LIB_./TMP/CODELIB)/arriaii_termination/_primary.dat
./TMP/CODELIB__arriaii_spiblock = $(LIB_./TMP/CODELIB)/arriaii_spiblock/_primary.dat
./TMP/CODELIB__arriaii_select_ini_phase_dpaclk = $(LIB_./TMP/CODELIB)/arriaii_select_ini_phase_dpaclk/_primary.dat
./TMP/CODELIB__arriaii_second_stage_add_accum = $(LIB_./TMP/CODELIB)/arriaii_second_stage_add_accum/_primary.dat
./TMP/CODELIB__arriaii_scale_cntr = $(LIB_./TMP/CODELIB)/arriaii_scale_cntr/_primary.dat
./TMP/CODELIB__arriaii_saturate_block = $(LIB_./TMP/CODELIB)/arriaii_saturate_block/_primary.dat
./TMP/CODELIB__arriaii_rublock = $(LIB_./TMP/CODELIB)/arriaii_rublock/_primary.dat
./TMP/CODELIB__arriaii_routing_wire = $(LIB_./TMP/CODELIB)/arriaii_routing_wire/_primary.dat
./TMP/CODELIB__arriaii_round_saturate_block = $(LIB_./TMP/CODELIB)/arriaii_round_saturate_block/_primary.dat
./TMP/CODELIB__arriaii_round_block = $(LIB_./TMP/CODELIB)/arriaii_round_block/_primary.dat
./TMP/CODELIB__arriaii_rotate_shift_block = $(LIB_./TMP/CODELIB)/arriaii_rotate_shift_block/_primary.dat
./TMP/CODELIB__arriaii_ram_register = $(LIB_./TMP/CODELIB)/arriaii_ram_register/_primary.dat
./TMP/CODELIB__arriaii_ram_pulse_generator = $(LIB_./TMP/CODELIB)/arriaii_ram_pulse_generator/_primary.dat
./TMP/CODELIB__arriaii_ram_block = $(LIB_./TMP/CODELIB)/arriaii_ram_block/_primary.dat
./TMP/CODELIB__arriaii_pseudo_diff_out = $(LIB_./TMP/CODELIB)/arriaii_pseudo_diff_out/_primary.dat
./TMP/CODELIB__ARRIAII_PRIM_DFFEAS_HIGH = $(LIB_./TMP/CODELIB)/@a@r@r@i@a@i@i_@p@r@i@m_@d@f@f@e@a@s_@h@i@g@h/_primary.dat
./TMP/CODELIB__ARRIAII_PRIM_DFFEAS = $(LIB_./TMP/CODELIB)/@a@r@r@i@a@i@i_@p@r@i@m_@d@f@f@e@a@s/_primary.dat
./TMP/CODELIB__ARRIAII_PRIM_DFFE = $(LIB_./TMP/CODELIB)/@a@r@r@i@a@i@i_@p@r@i@m_@d@f@f@e/_primary.dat
./TMP/CODELIB__arriaii_pll_reg = $(LIB_./TMP/CODELIB)/arriaii_pll_reg/_primary.dat
./TMP/CODELIB__arriaii_pll = $(LIB_./TMP/CODELIB)/arriaii_pll/_primary.dat
./TMP/CODELIB__arriaii_pclk_divider = $(LIB_./TMP/CODELIB)/arriaii_pclk_divider/_primary.dat
./TMP/CODELIB__arriaii_oscillator = $(LIB_./TMP/CODELIB)/arriaii_oscillator/_primary.dat
./TMP/CODELIB__arriaii_nmux21 = $(LIB_./TMP/CODELIB)/arriaii_nmux21/_primary.dat
./TMP/CODELIB__arriaii_n_cntr = $(LIB_./TMP/CODELIB)/arriaii_n_cntr/_primary.dat
./TMP/CODELIB__arriaii_mux41 = $(LIB_./TMP/CODELIB)/arriaii_mux41/_primary.dat
./TMP/CODELIB__arriaii_mux21 = $(LIB_./TMP/CODELIB)/arriaii_mux21/_primary.dat
./TMP/CODELIB__arriaii_mlab_cell_pulse_generator = $(LIB_./TMP/CODELIB)/arriaii_mlab_cell_pulse_generator/_primary.dat
./TMP/CODELIB__arriaii_mlab_cell = $(LIB_./TMP/CODELIB)/arriaii_mlab_cell/_primary.dat
./TMP/CODELIB__arriaii_mac_register = $(LIB_./TMP/CODELIB)/arriaii_mac_register/_primary.dat
./TMP/CODELIB__arriaii_mac_out = $(LIB_./TMP/CODELIB)/arriaii_mac_out/_primary.dat
./TMP/CODELIB__arriaii_mac_multiplier = $(LIB_./TMP/CODELIB)/arriaii_mac_multiplier/_primary.dat
./TMP/CODELIB__arriaii_mac_mult = $(LIB_./TMP/CODELIB)/arriaii_mac_mult/_primary.dat
./TMP/CODELIB__arriaii_m_cntr = $(LIB_./TMP/CODELIB)/arriaii_m_cntr/_primary.dat
./TMP/CODELIB__arriaii_lvds_tx_reg = $(LIB_./TMP/CODELIB)/arriaii_lvds_tx_reg/_primary.dat
./TMP/CODELIB__arriaii_lvds_tx_parallel_register = $(LIB_./TMP/CODELIB)/arriaii_lvds_tx_parallel_register/_primary.dat
./TMP/CODELIB__arriaii_lvds_tx_out_block = $(LIB_./TMP/CODELIB)/arriaii_lvds_tx_out_block/_primary.dat
./TMP/CODELIB__arriaii_lvds_transmitter = $(LIB_./TMP/CODELIB)/arriaii_lvds_transmitter/_primary.dat
./TMP/CODELIB__arriaii_lvds_rx_parallel_reg = $(LIB_./TMP/CODELIB)/arriaii_lvds_rx_parallel_reg/_primary.dat
./TMP/CODELIB__arriaii_lvds_rx_fifo_sync_ram = $(LIB_./TMP/CODELIB)/arriaii_lvds_rx_fifo_sync_ram/_primary.dat
./TMP/CODELIB__arriaii_lvds_rx_fifo = $(LIB_./TMP/CODELIB)/arriaii_lvds_rx_fifo/_primary.dat
./TMP/CODELIB__arriaii_lvds_rx_deser = $(LIB_./TMP/CODELIB)/arriaii_lvds_rx_deser/_primary.dat
./TMP/CODELIB__arriaii_lvds_rx_bitslip = $(LIB_./TMP/CODELIB)/arriaii_lvds_rx_bitslip/_primary.dat
./TMP/CODELIB__arriaii_lvds_reg = $(LIB_./TMP/CODELIB)/arriaii_lvds_reg/_primary.dat
./TMP/CODELIB__arriaii_lvds_receiver = $(LIB_./TMP/CODELIB)/arriaii_lvds_receiver/_primary.dat
./TMP/CODELIB__arriaii_lcell_comb = $(LIB_./TMP/CODELIB)/arriaii_lcell_comb/_primary.dat
./TMP/CODELIB__arriaii_latch = $(LIB_./TMP/CODELIB)/arriaii_latch/_primary.dat
./TMP/CODELIB__arriaii_jtag = $(LIB_./TMP/CODELIB)/arriaii_jtag/_primary.dat
./TMP/CODELIB__arriaii_io_pad = $(LIB_./TMP/CODELIB)/arriaii_io_pad/_primary.dat
./TMP/CODELIB__arriaii_io_obuf = $(LIB_./TMP/CODELIB)/arriaii_io_obuf/_primary.dat
./TMP/CODELIB__arriaii_io_ibuf = $(LIB_./TMP/CODELIB)/arriaii_io_ibuf/_primary.dat
./TMP/CODELIB__arriaii_fsa_isse = $(LIB_./TMP/CODELIB)/arriaii_fsa_isse/_primary.dat
./TMP/CODELIB__arriaii_first_stage_add_sub = $(LIB_./TMP/CODELIB)/arriaii_first_stage_add_sub/_primary.dat
./TMP/CODELIB__arriaii_ff = $(LIB_./TMP/CODELIB)/arriaii_ff/_primary.dat
./TMP/CODELIB__arriaii_ena_reg = $(LIB_./TMP/CODELIB)/arriaii_ena_reg/_primary.dat
./TMP/CODELIB__arriaii_dqs_enable_ctrl = $(LIB_./TMP/CODELIB)/arriaii_dqs_enable_ctrl/_primary.dat
./TMP/CODELIB__arriaii_dqs_enable = $(LIB_./TMP/CODELIB)/arriaii_dqs_enable/_primary.dat
./TMP/CODELIB__arriaii_dqs_delay_chain = $(LIB_./TMP/CODELIB)/arriaii_dqs_delay_chain/_primary.dat
./TMP/CODELIB__arriaii_dpa_retime_block = $(LIB_./TMP/CODELIB)/arriaii_dpa_retime_block/_primary.dat
./TMP/CODELIB__arriaii_dpa_block = $(LIB_./TMP/CODELIB)/arriaii_dpa_block/_primary.dat
./TMP/CODELIB__arriaii_dll_offset_ctrl = $(LIB_./TMP/CODELIB)/arriaii_dll_offset_ctrl/_primary.dat
./TMP/CODELIB__arriaii_dll = $(LIB_./TMP/CODELIB)/arriaii_dll/_primary.dat
./TMP/CODELIB__arriaii_dffe = $(LIB_./TMP/CODELIB)/arriaii_dffe/_primary.dat
./TMP/CODELIB__arriaii_ddr_io_reg = $(LIB_./TMP/CODELIB)/arriaii_ddr_io_reg/_primary.dat
./TMP/CODELIB__arriaii_ddr_gray_decoder = $(LIB_./TMP/CODELIB)/arriaii_ddr_gray_decoder/_primary.dat
./TMP/CODELIB__arriaii_ddr_delay_chain_s = $(LIB_./TMP/CODELIB)/arriaii_ddr_delay_chain_s/_primary.dat
./TMP/CODELIB__arriaii_ddio_out = $(LIB_./TMP/CODELIB)/arriaii_ddio_out/_primary.dat
./TMP/CODELIB__arriaii_ddio_oe = $(LIB_./TMP/CODELIB)/arriaii_ddio_oe/_primary.dat
./TMP/CODELIB__arriaii_ddio_in = $(LIB_./TMP/CODELIB)/arriaii_ddio_in/_primary.dat
./TMP/CODELIB__arriaii_crcblock = $(LIB_./TMP/CODELIB)/arriaii_crcblock/_primary.dat
./TMP/CODELIB__arriaii_controller = $(LIB_./TMP/CODELIB)/arriaii_controller/_primary.dat
./TMP/CODELIB__arriaii_clkselect = $(LIB_./TMP/CODELIB)/arriaii_clkselect/_primary.dat
./TMP/CODELIB__arriaii_clkena = $(LIB_./TMP/CODELIB)/arriaii_clkena/_primary.dat
./TMP/CODELIB__arriaii_carry_chain_adder = $(LIB_./TMP/CODELIB)/arriaii_carry_chain_adder/_primary.dat
./TMP/CODELIB__arriaii_bmux21 = $(LIB_./TMP/CODELIB)/arriaii_bmux21/_primary.dat
./TMP/CODELIB__arriaii_b5mux21 = $(LIB_./TMP/CODELIB)/arriaii_b5mux21/_primary.dat
./TMP/CODELIB__arriaii_b17mux21 = $(LIB_./TMP/CODELIB)/arriaii_b17mux21/_primary.dat
./TMP/CODELIB__arriaii_asmiblock = $(LIB_./TMP/CODELIB)/arriaii_asmiblock/_primary.dat
./TMP/CODELIB__arriaii_and2 = $(LIB_./TMP/CODELIB)/arriaii_and2/_primary.dat
./TMP/CODELIB__arriaii_and16 = $(LIB_./TMP/CODELIB)/arriaii_and16/_primary.dat
./TMP/CODELIB__arriaii_and1 = $(LIB_./TMP/CODELIB)/arriaii_and1/_primary.dat
./TMP/CODELIB__arm_scale_cntr = $(LIB_./TMP/CODELIB)/arm_scale_cntr/_primary.dat
./TMP/CODELIB__arm_n_cntr = $(LIB_./TMP/CODELIB)/arm_n_cntr/_primary.dat
./TMP/CODELIB__arm_m_cntr = $(LIB_./TMP/CODELIB)/arm_m_cntr/_primary.dat
./TMP/CODELIB__altsyncram = $(LIB_./TMP/CODELIB)/altsyncram/_primary.dat
./TMP/CODELIB__altstratixii_oct = $(LIB_./TMP/CODELIB)/altstratixii_oct/_primary.dat
./TMP/CODELIB__altsquare = $(LIB_./TMP/CODELIB)/altsquare/_primary.dat
./TMP/CODELIB__altsqrt = $(LIB_./TMP/CODELIB)/altsqrt/_primary.dat
./TMP/CODELIB__altsource_probe = $(LIB_./TMP/CODELIB)/altsource_probe/_primary.dat
./TMP/CODELIB__altshift_taps = $(LIB_./TMP/CODELIB)/altshift_taps/_primary.dat
./TMP/CODELIB__altserial_flash_loader = $(LIB_./TMP/CODELIB)/altserial_flash_loader/_primary.dat
./TMP/CODELIB__altpll = $(LIB_./TMP/CODELIB)/altpll/_primary.dat
./TMP/CODELIB__altparallel_flash_loader = $(LIB_./TMP/CODELIB)/altparallel_flash_loader/_primary.dat
./TMP/CODELIB__altmult_add = $(LIB_./TMP/CODELIB)/altmult_add/_primary.dat
./TMP/CODELIB__altmult_accum = $(LIB_./TMP/CODELIB)/altmult_accum/_primary.dat
./TMP/CODELIB__altlvds_tx = $(LIB_./TMP/CODELIB)/altlvds_tx/_primary.dat
./TMP/CODELIB__altlvds_rx = $(LIB_./TMP/CODELIB)/altlvds_rx/_primary.dat
./TMP/CODELIB__altfp_mult = $(LIB_./TMP/CODELIB)/altfp_mult/_primary.dat
./TMP/CODELIB__altera_std_synchronizer_bundle = $(LIB_./TMP/CODELIB)/altera_std_synchronizer_bundle/_primary.dat
./TMP/CODELIB__altera_std_synchronizer = $(LIB_./TMP/CODELIB)/altera_std_synchronizer/_primary.dat
./TMP/CODELIB__altera_pll = $(LIB_./TMP/CODELIB)/altera_pll/_primary.dat
./TMP/CODELIB__ALTERA_MF_MEMORY_INITIALIZATION = $(LIB_./TMP/CODELIB)/@a@l@t@e@r@a_@m@f_@m@e@m@o@r@y_@i@n@i@t@i@a@l@i@z@a@t@i@o@n/_primary.dat
./TMP/CODELIB__ALTERA_MF_HINT_EVALUATION = $(LIB_./TMP/CODELIB)/@a@l@t@e@r@a_@m@f_@h@i@n@t_@e@v@a@l@u@a@t@i@o@n/_primary.dat
./TMP/CODELIB__altera_functions = $(LIB_./TMP/CODELIB)/altera_functions/_primary.dat
./TMP/CODELIB__ALTERA_DEVICE_FAMILIES = $(LIB_./TMP/CODELIB)/@a@l@t@e@r@a_@d@e@v@i@c@e_@f@a@m@i@l@i@e@s/_primary.dat
./TMP/CODELIB__altdpram = $(LIB_./TMP/CODELIB)/altdpram/_primary.dat
./TMP/CODELIB__altddio_out = $(LIB_./TMP/CODELIB)/altddio_out/_primary.dat
./TMP/CODELIB__altddio_in = $(LIB_./TMP/CODELIB)/altddio_in/_primary.dat
./TMP/CODELIB__altddio_bidir = $(LIB_./TMP/CODELIB)/altddio_bidir/_primary.dat
./TMP/CODELIB__altclklock = $(LIB_./TMP/CODELIB)/altclklock/_primary.dat
./TMP/CODELIB__altaccumulate = $(LIB_./TMP/CODELIB)/altaccumulate/_primary.dat
./TMP/CODELIB__alt_outbuf_tri_diff = $(LIB_./TMP/CODELIB)/alt_outbuf_tri_diff/_primary.dat
./TMP/CODELIB__alt_outbuf_tri = $(LIB_./TMP/CODELIB)/alt_outbuf_tri/_primary.dat
./TMP/CODELIB__alt_outbuf_diff = $(LIB_./TMP/CODELIB)/alt_outbuf_diff/_primary.dat
./TMP/CODELIB__alt_outbuf = $(LIB_./TMP/CODELIB)/alt_outbuf/_primary.dat
./TMP/CODELIB__alt_mem_2 = $(LIB_./TMP/CODELIB)/alt_mem_2/_primary.dat
./TMP/CODELIB__alt_mem = $(LIB_./TMP/CODELIB)/alt_mem/_primary.dat
./TMP/CODELIB__alt_iobuf_diff = $(LIB_./TMP/CODELIB)/alt_iobuf_diff/_primary.dat
./TMP/CODELIB__alt_iobuf = $(LIB_./TMP/CODELIB)/alt_iobuf/_primary.dat
./TMP/CODELIB__alt_inbuf_diff = $(LIB_./TMP/CODELIB)/alt_inbuf_diff/_primary.dat
./TMP/CODELIB__alt_inbuf = $(LIB_./TMP/CODELIB)/alt_inbuf/_primary.dat
./TMP/CODELIB__alt_eyemon = $(LIB_./TMP/CODELIB)/alt_eyemon/_primary.dat
./TMP/CODELIB__alt_dfe = $(LIB_./TMP/CODELIB)/alt_dfe/_primary.dat
./TMP/CODELIB__alt_ddrx_wdata_fifo = $(LIB_./TMP/CODELIB)/alt_ddrx_wdata_fifo/_primary.dat
./TMP/CODELIB__alt_ddrx_timing_param = $(LIB_./TMP/CODELIB)/alt_ddrx_timing_param/_primary.dat
./TMP/CODELIB__alt_ddrx_timers_fsm = $(LIB_./TMP/CODELIB)/alt_ddrx_timers_fsm/_primary.dat
./TMP/CODELIB__alt_ddrx_timers = $(LIB_./TMP/CODELIB)/alt_ddrx_timers/_primary.dat
./TMP/CODELIB__alt_ddrx_state_machine = $(LIB_./TMP/CODELIB)/alt_ddrx_state_machine/_primary.dat
./TMP/CODELIB__alt_ddrx_reset_sync = $(LIB_./TMP/CODELIB)/alt_ddrx_reset_sync/_primary.dat
./TMP/CODELIB__alt_ddrx_rank_monitor = $(LIB_./TMP/CODELIB)/alt_ddrx_rank_monitor/_primary.dat
./TMP/CODELIB__alt_ddrx_odt_gen = $(LIB_./TMP/CODELIB)/alt_ddrx_odt_gen/_primary.dat
./TMP/CODELIB__alt_ddrx_input_if = $(LIB_./TMP/CODELIB)/alt_ddrx_input_if/_primary.dat
./TMP/CODELIB__alt_ddrx_encoder_72_altecc_encoder_rlb = $(LIB_./TMP/CODELIB)/alt_ddrx_encoder_72_altecc_encoder_rlb/_primary.dat
./TMP/CODELIB__alt_ddrx_encoder_72 = $(LIB_./TMP/CODELIB)/alt_ddrx_encoder_72/_primary.dat
./TMP/CODELIB__alt_ddrx_encoder_40_altecc_encoder_plb = $(LIB_./TMP/CODELIB)/alt_ddrx_encoder_40_altecc_encoder_plb/_primary.dat
./TMP/CODELIB__alt_ddrx_encoder_40 = $(LIB_./TMP/CODELIB)/alt_ddrx_encoder_40/_primary.dat
./TMP/CODELIB__alt_ddrx_encoder = $(LIB_./TMP/CODELIB)/alt_ddrx_encoder/_primary.dat
./TMP/CODELIB__alt_ddrx_ecc = $(LIB_./TMP/CODELIB)/alt_ddrx_ecc/_primary.dat
./TMP/CODELIB__alt_ddrx_decoder_72_altecc_decoder_e8f = $(LIB_./TMP/CODELIB)/alt_ddrx_decoder_72_altecc_decoder_e8f/_primary.dat
./TMP/CODELIB__alt_ddrx_decoder_72 = $(LIB_./TMP/CODELIB)/alt_ddrx_decoder_72/_primary.dat
./TMP/CODELIB__alt_ddrx_decoder_40_altecc_decoder_c8f = $(LIB_./TMP/CODELIB)/alt_ddrx_decoder_40_altecc_decoder_c8f/_primary.dat
./TMP/CODELIB__alt_ddrx_decoder_40 = $(LIB_./TMP/CODELIB)/alt_ddrx_decoder_40/_primary.dat
./TMP/CODELIB__alt_ddrx_decoder = $(LIB_./TMP/CODELIB)/alt_ddrx_decoder/_primary.dat
./TMP/CODELIB__alt_ddrx_ddr3_odt_gen = $(LIB_./TMP/CODELIB)/alt_ddrx_ddr3_odt_gen/_primary.dat
./TMP/CODELIB__alt_ddrx_ddr2_odt_gen = $(LIB_./TMP/CODELIB)/alt_ddrx_ddr2_odt_gen/_primary.dat
./TMP/CODELIB__alt_ddrx_csr = $(LIB_./TMP/CODELIB)/alt_ddrx_csr/_primary.dat
./TMP/CODELIB__alt_ddrx_controller = $(LIB_./TMP/CODELIB)/alt_ddrx_controller/_primary.dat
./TMP/CODELIB__alt_ddrx_cmd_queue = $(LIB_./TMP/CODELIB)/alt_ddrx_cmd_queue/_primary.dat
./TMP/CODELIB__alt_ddrx_cmd_gen = $(LIB_./TMP/CODELIB)/alt_ddrx_cmd_gen/_primary.dat
./TMP/CODELIB__alt_ddrx_clock_and_reset = $(LIB_./TMP/CODELIB)/alt_ddrx_clock_and_reset/_primary.dat
./TMP/CODELIB__alt_ddrx_cache = $(LIB_./TMP/CODELIB)/alt_ddrx_cache/_primary.dat
./TMP/CODELIB__alt_ddrx_bypass = $(LIB_./TMP/CODELIB)/alt_ddrx_bypass/_primary.dat
./TMP/CODELIB__alt_ddrx_bank_tracking = $(LIB_./TMP/CODELIB)/alt_ddrx_bank_tracking/_primary.dat
./TMP/CODELIB__alt_ddrx_bank_timer_wrapper = $(LIB_./TMP/CODELIB)/alt_ddrx_bank_timer_wrapper/_primary.dat
./TMP/CODELIB__alt_ddrx_bank_timer_info = $(LIB_./TMP/CODELIB)/alt_ddrx_bank_timer_info/_primary.dat
./TMP/CODELIB__alt_ddrx_bank_timer = $(LIB_./TMP/CODELIB)/alt_ddrx_bank_timer/_primary.dat
./TMP/CODELIB__alt_ddrx_avalon_if = $(LIB_./TMP/CODELIB)/alt_ddrx_avalon_if/_primary.dat
./TMP/CODELIB__alt_ddrx_afi_block = $(LIB_./TMP/CODELIB)/alt_ddrx_afi_block/_primary.dat
./TMP/CODELIB__alt_ddrx_addr_cmd = $(LIB_./TMP/CODELIB)/alt_ddrx_addr_cmd/_primary.dat
./TMP/CODELIB__alt_cal_mm = $(LIB_./TMP/CODELIB)/alt_cal_mm/_primary.dat
./TMP/CODELIB__alt_cal_c3gxb = $(LIB_./TMP/CODELIB)/alt_cal_c3gxb/_primary.dat
./TMP/CODELIB__alt_cal = $(LIB_./TMP/CODELIB)/alt_cal/_primary.dat
./TMP/CODELIB__alt_bidir_diff = $(LIB_./TMP/CODELIB)/alt_bidir_diff/_primary.dat
./TMP/CODELIB__alt_bidir_buf = $(LIB_./TMP/CODELIB)/alt_bidir_buf/_primary.dat
./TMP/CODELIB__alt_aeq_s4 = $(LIB_./TMP/CODELIB)/alt_aeq_s4/_primary.dat
./TMP/CODELIB__alt3pram = $(LIB_./TMP/CODELIB)/alt3pram/_primary.dat
./TMP/CODELIB__addr_decoder__rtl = $(LIB_./TMP/CODELIB)/addr_decoder/rtl.dat
./TMP/CODELIB__addr_decoder = $(LIB_./TMP/CODELIB)/addr_decoder/_primary.dat
./TMP/CODELIB__addr_data_mux_write__rtl = $(LIB_./TMP/CODELIB)/addr_data_mux_write/rtl.dat
./TMP/CODELIB__addr_data_mux_write = $(LIB_./TMP/CODELIB)/addr_data_mux_write/_primary.dat
./TMP/CODELIB__addr_data_mux_read__rtl = $(LIB_./TMP/CODELIB)/addr_data_mux_read/rtl.dat
./TMP/CODELIB__addr_data_mux_read = $(LIB_./TMP/CODELIB)/addr_data_mux_read/_primary.dat
./TMP/CODELIB__addr_data_demux_write__rtl = $(LIB_./TMP/CODELIB)/addr_data_demux_write/rtl.dat
./TMP/CODELIB__addr_data_demux_write = $(LIB_./TMP/CODELIB)/addr_data_demux_write/_primary.dat
./TMP/CODELIB__addr_data_demux_read__rtl = $(LIB_./TMP/CODELIB)/addr_data_demux_read/rtl.dat
./TMP/CODELIB__addr_data_demux_read = $(LIB_./TMP/CODELIB)/addr_data_demux_read/_primary.dat
./TMP/CODELIB__a_graycounter = $(LIB_./TMP/CODELIB)/a_graycounter/_primary.dat
./TMP/CODELIB__a2_ddr2_dimm_1GB_phy_alt_mem_phy_write_dp = $(LIB_./TMP/CODELIB)/a2_ddr2_dimm_1@g@b_phy_alt_mem_phy_write_dp/_primary.dat
./TMP/CODELIB__a2_ddr2_dimm_1GB_phy_alt_mem_phy_seq_wrapper = $(LIB_./TMP/CODELIB)/a2_ddr2_dimm_1@g@b_phy_alt_mem_phy_seq_wrapper/_primary.dat
./TMP/CODELIB__a2_ddr2_dimm_1GB_phy_alt_mem_phy_reset_pipe = $(LIB_./TMP/CODELIB)/a2_ddr2_dimm_1@g@b_phy_alt_mem_phy_reset_pipe/_primary.dat
./TMP/CODELIB__a2_ddr2_dimm_1GB_phy_alt_mem_phy_read_dp = $(LIB_./TMP/CODELIB)/a2_ddr2_dimm_1@g@b_phy_alt_mem_phy_read_dp/_primary.dat
./TMP/CODELIB__a2_ddr2_dimm_1GB_phy_alt_mem_phy_rdata_valid = $(LIB_./TMP/CODELIB)/a2_ddr2_dimm_1@g@b_phy_alt_mem_phy_rdata_valid/_primary.dat
./TMP/CODELIB__a2_ddr2_dimm_1GB_phy_alt_mem_phy_postamble = $(LIB_./TMP/CODELIB)/a2_ddr2_dimm_1@g@b_phy_alt_mem_phy_postamble/_primary.dat
./TMP/CODELIB__a2_ddr2_dimm_1GB_phy_alt_mem_phy_pll = $(LIB_./TMP/CODELIB)/a2_ddr2_dimm_1@g@b_phy_alt_mem_phy_pll/_primary.dat
./TMP/CODELIB__a2_ddr2_dimm_1GB_phy_alt_mem_phy_mux = $(LIB_./TMP/CODELIB)/a2_ddr2_dimm_1@g@b_phy_alt_mem_phy_mux/_primary.dat
./TMP/CODELIB__a2_ddr2_dimm_1GB_phy_alt_mem_phy_mimic_debug = $(LIB_./TMP/CODELIB)/a2_ddr2_dimm_1@g@b_phy_alt_mem_phy_mimic_debug/_primary.dat
./TMP/CODELIB__a2_ddr2_dimm_1GB_phy_alt_mem_phy_mimic = $(LIB_./TMP/CODELIB)/a2_ddr2_dimm_1@g@b_phy_alt_mem_phy_mimic/_primary.dat
./TMP/CODELIB__a2_ddr2_dimm_1GB_phy_alt_mem_phy_dq_dqs = $(LIB_./TMP/CODELIB)/a2_ddr2_dimm_1@g@b_phy_alt_mem_phy_dq_dqs/_primary.dat
./TMP/CODELIB__a2_ddr2_dimm_1GB_phy_alt_mem_phy_dp_io = $(LIB_./TMP/CODELIB)/a2_ddr2_dimm_1@g@b_phy_alt_mem_phy_dp_io/_primary.dat
./TMP/CODELIB__a2_ddr2_dimm_1GB_phy_alt_mem_phy_clk_reset = $(LIB_./TMP/CODELIB)/a2_ddr2_dimm_1@g@b_phy_alt_mem_phy_clk_reset/_primary.dat
./TMP/CODELIB__a2_ddr2_dimm_1GB_phy_alt_mem_phy_addr_cmd = $(LIB_./TMP/CODELIB)/a2_ddr2_dimm_1@g@b_phy_alt_mem_phy_addr_cmd/_primary.dat
./TMP/CODELIB__a2_ddr2_dimm_1GB_phy_alt_mem_phy_ac = $(LIB_./TMP/CODELIB)/a2_ddr2_dimm_1@g@b_phy_alt_mem_phy_ac/_primary.dat
./TMP/CODELIB__a2_ddr2_dimm_1GB_phy_alt_mem_phy = $(LIB_./TMP/CODELIB)/a2_ddr2_dimm_1@g@b_phy_alt_mem_phy/_primary.dat
./TMP/CODELIB__a2_ddr2_dimm_1GB_phy = $(LIB_./TMP/CODELIB)/a2_ddr2_dimm_1@g@b_phy/_primary.dat
./TMP/CODELIB__a2_ddr2_dimm_1GB_full_mem_model_ram_module = $(LIB_./TMP/CODELIB)/a2_ddr2_dimm_1@g@b_full_mem_model_ram_module/_primary.dat
./TMP/CODELIB__a2_ddr2_dimm_1GB_full_mem_model = $(LIB_./TMP/CODELIB)/a2_ddr2_dimm_1@g@b_full_mem_model/_primary.dat
./TMP/CODELIB__a2_ddr2_dimm_1GB_controller_phy = $(LIB_./TMP/CODELIB)/a2_ddr2_dimm_1@g@b_controller_phy/_primary.dat
./TMP/CODELIB__a2_ddr2_dimm_1GB_alt_ddrx_controller_wrapper = $(LIB_./TMP/CODELIB)/a2_ddr2_dimm_1@g@b_alt_ddrx_controller_wrapper/_primary.dat
./TMP/CODELIB__a2_ddr2_dimm_1GB = $(LIB_./TMP/CODELIB)/a2_ddr2_dimm_1@g@b/_primary.dat
VCOM = vcom
VLOG = vlog
VOPT = vopt
SCCOM = sccom

whole_library :     $(./TMP/CODELIB__txt_util__body) \
    $(./TMP/CODELIB__txt_util) \
    $(./TMP/CODELIB__tx_control__rtl) \
    $(./TMP/CODELIB__tx_control) \
    $(./TMP/CODELIB__ttn_scale_cntr) \
    $(./TMP/CODELIB__ttn_n_cntr) \
    $(./TMP/CODELIB__ttn_m_cntr) \
    $(./TMP/CODELIB__tri_bus) \
    $(./TMP/CODELIB__TRI) \
    $(./TMP/CODELIB__transmitter__structural) \
    $(./TMP/CODELIB__transmitter) \
    $(./TMP/CODELIB__tffe) \
    $(./TMP/CODELIB__tff) \
    $(./TMP/CODELIB__stx_scale_cntr) \
    $(./TMP/CODELIB__stx_n_cntr) \
    $(./TMP/CODELIB__stx_m_cntr) \
    $(./TMP/CODELIB__stratixiii_lvds_rx_dpa) \
    $(./TMP/CODELIB__stratixiii_lvds_rx_channel) \
    $(./TMP/CODELIB__stratixiii_lvds_rx) \
    $(./TMP/CODELIB__stratixii_tx_outclk) \
    $(./TMP/CODELIB__stratixii_lvds_rx) \
    $(./TMP/CODELIB__stratixgx_dpa_lvds_rx) \
    $(./TMP/CODELIB__stratix_tx_outclk) \
    $(./TMP/CODELIB__stratix_lvds_rx) \
    $(./TMP/CODELIB__srffe) \
    $(./TMP/CODELIB__srff) \
    $(./TMP/CODELIB__soft) \
    $(./TMP/CODELIB__sld_virtual_jtag) \
    $(./TMP/CODELIB__sld_signaltap) \
    $(./TMP/CODELIB__signal_gen) \
    $(./TMP/CODELIB__scfifo) \
    $(./TMP/CODELIB__rx_control__rtl) \
    $(./TMP/CODELIB__rx_control) \
    $(./TMP/CODELIB__row_global) \
    $(./TMP/CODELIB__receiver__structural) \
    $(./TMP/CODELIB__receiver) \
    $(./TMP/CODELIB__pseudo_rand_gen_r2__rtl) \
    $(./TMP/CODELIB__pseudo_rand_gen_r2) \
    $(./TMP/CODELIB__prim_gtff) \
    $(./TMP/CODELIB__prim_gsrff) \
    $(./TMP/CODELIB__prim_gjkff) \
    $(./TMP/CODELIB__PRIM_GDFF_LOW) \
    $(./TMP/CODELIB__PRIM_GDFF_HIGH) \
    $(./TMP/CODELIB__prim_gdff) \
    $(./TMP/CODELIB__pll_iobuf) \
    $(./TMP/CODELIB__parallel_add) \
    $(./TMP/CODELIB__opndrn) \
    $(./TMP/CODELIB__oper_selector) \
    $(./TMP/CODELIB__oper_rotate_right) \
    $(./TMP/CODELIB__oper_rotate_left) \
    $(./TMP/CODELIB__oper_right_shift) \
    $(./TMP/CODELIB__oper_mux) \
    $(./TMP/CODELIB__oper_mult) \
    $(./TMP/CODELIB__oper_mod) \
    $(./TMP/CODELIB__oper_less_than) \
    $(./TMP/CODELIB__oper_left_shift) \
    $(./TMP/CODELIB__oper_latch) \
    $(./TMP/CODELIB__oper_div) \
    $(./TMP/CODELIB__oper_decoder) \
    $(./TMP/CODELIB__oper_bus_mux) \
    $(./TMP/CODELIB__oper_addsub) \
    $(./TMP/CODELIB__oper_add) \
    $(./TMP/CODELIB__onchip_ram_u__rtl) \
    $(./TMP/CODELIB__onchip_ram_u) \
    $(./TMP/CODELIB__mux21) \
    $(./TMP/CODELIB__multiclk_fifo__rtl) \
    $(./TMP/CODELIB__multiclk_fifo) \
    $(./TMP/CODELIB__MF_stratixiii_pll) \
    $(./TMP/CODELIB__MF_stratixii_pll) \
    $(./TMP/CODELIB__MF_stratix_pll) \
    $(./TMP/CODELIB__MF_pll_reg) \
    $(./TMP/CODELIB__MF_cycloneiiigl_scale_cntr) \
    $(./TMP/CODELIB__MF_cycloneiiigl_pll) \
    $(./TMP/CODELIB__MF_cycloneiiigl_n_cntr) \
    $(./TMP/CODELIB__MF_cycloneiiigl_m_cntr) \
    $(./TMP/CODELIB__MF_cycloneiii_pll) \
    $(./TMP/CODELIB__lut_output) \
    $(./TMP/CODELIB__lut_input) \
    $(./TMP/CODELIB__lpm_xor) \
    $(./TMP/CODELIB__lpm_shiftreg) \
    $(./TMP/CODELIB__lpm_rom) \
    $(./TMP/CODELIB__lpm_ram_io) \
    $(./TMP/CODELIB__lpm_ram_dq) \
    $(./TMP/CODELIB__lpm_ram_dp) \
    $(./TMP/CODELIB__lpm_outpad) \
    $(./TMP/CODELIB__lpm_or) \
    $(./TMP/CODELIB__lpm_mux) \
    $(./TMP/CODELIB__lpm_mult) \
    $(./TMP/CODELIB__LPM_MEMORY_INITIALIZATION) \
    $(./TMP/CODELIB__lpm_latch) \
    $(./TMP/CODELIB__lpm_inv) \
    $(./TMP/CODELIB__lpm_inpad) \
    $(./TMP/CODELIB__LPM_HINT_EVALUATION) \
    $(./TMP/CODELIB__lpm_fifo_dc_fefifo) \
    $(./TMP/CODELIB__lpm_fifo_dc_dffpipe) \
    $(./TMP/CODELIB__lpm_fifo_dc_async) \
    $(./TMP/CODELIB__lpm_fifo_dc) \
    $(./TMP/CODELIB__lpm_fifo) \
    $(./TMP/CODELIB__lpm_ff) \
    $(./TMP/CODELIB__lpm_divide) \
    $(./TMP/CODELIB__LPM_DEVICE_FAMILIES) \
    $(./TMP/CODELIB__lpm_decode) \
    $(./TMP/CODELIB__lpm_counter) \
    $(./TMP/CODELIB__lpm_constant) \
    $(./TMP/CODELIB__lpm_compare) \
    $(./TMP/CODELIB__lpm_clshift) \
    $(./TMP/CODELIB__lpm_bustri) \
    $(./TMP/CODELIB__lpm_bipad) \
    $(./TMP/CODELIB__lpm_and) \
    $(./TMP/CODELIB__lpm_add_sub) \
    $(./TMP/CODELIB__lpm_abs) \
    $(./TMP/CODELIB__lfsr__rtl) \
    $(./TMP/CODELIB__lfsr) \
    $(./TMP/CODELIB__lcell) \
    $(./TMP/CODELIB__latch) \
    $(./TMP/CODELIB__jtag_tap_controller) \
    $(./TMP/CODELIB__jkffe) \
    $(./TMP/CODELIB__jkff) \
    $(./TMP/CODELIB__io_buf_tri) \
    $(./TMP/CODELIB__io_buf_opdrn) \
    $(./TMP/CODELIB__hibiv2_pkg) \
    $(./TMP/CODELIB__hibi_wrapper_r4__structural) \
    $(./TMP/CODELIB__hibi_wrapper_r4) \
    $(./TMP/CODELIB__hibi_wrapper_r3__structural_ultimate) \
    $(./TMP/CODELIB__hibi_wrapper_r3) \
    $(./TMP/CODELIB__hibi_wrapper_r1__structural) \
    $(./TMP/CODELIB__hibi_wrapper_r1) \
    $(./TMP/CODELIB__hibi_seg__structural) \
    $(./TMP/CODELIB__hibi_seg) \
    $(./TMP/CODELIB__hibi_mem_dma_tester__rtl) \
    $(./TMP/CODELIB__hibi_mem_dma_tester) \
    $(./TMP/CODELIB__hibi_mem_dma_tb__structural) \
    $(./TMP/CODELIB__hibi_mem_dma_tb) \
    $(./TMP/CODELIB__hibi_mem_dma_perf_test_tb__structural) \
    $(./TMP/CODELIB__hibi_mem_dma_perf_test_tb) \
    $(./TMP/CODELIB__hibi_mem_dma__rtl) \
    $(./TMP/CODELIB__hibi_mem_dma) \
    $(./TMP/CODELIB__global) \
    $(./TMP/CODELIB__generic_pll) \
    $(./TMP/CODELIB__flexible_lvds_tx) \
    $(./TMP/CODELIB__flexible_lvds_rx) \
    $(./TMP/CODELIB__fifo_u__behavioral) \
    $(./TMP/CODELIB__fifo_u) \
    $(./TMP/CODELIB__fifo_mux_rd__rtl) \
    $(./TMP/CODELIB__fifo_mux_rd) \
    $(./TMP/CODELIB__fifo_demux_wr__rtl) \
    $(./TMP/CODELIB__fifo_demux_wr) \
    $(./TMP/CODELIB__fifo__behavioral) \
    $(./TMP/CODELIB__fifo__rtl) \
    $(./TMP/CODELIB__fifo) \
    $(./TMP/CODELIB__exp) \
    $(./TMP/CODELIB__dyn_arb__rtl) \
    $(./TMP/CODELIB__dyn_arb) \
    $(./TMP/CODELIB__dummy_hub) \
    $(./TMP/CODELIB__dual_ram_async_read__rtl) \
    $(./TMP/CODELIB__dual_ram_async_read) \
    $(./TMP/CODELIB__dual_port_ram_u__rtl) \
    $(./TMP/CODELIB__dual_port_ram_u) \
    $(./TMP/CODELIB__double_fifo_mux_rd__structural) \
    $(./TMP/CODELIB__double_fifo_mux_rd) \
    $(./TMP/CODELIB__double_fifo_demux_wr__structural) \
    $(./TMP/CODELIB__double_fifo_demux_wr) \
    $(./TMP/CODELIB__dlatch) \
    $(./TMP/CODELIB__dffp) \
    $(./TMP/CODELIB__dffeas) \
    $(./TMP/CODELIB__dffea) \
    $(./TMP/CODELIB__dffe) \
    $(./TMP/CODELIB__dff) \
    $(./TMP/CODELIB__dcfifo_sync) \
    $(./TMP/CODELIB__dcfifo_mixed_widths) \
    $(./TMP/CODELIB__dcfifo_low_latency) \
    $(./TMP/CODELIB__dcfifo_fefifo) \
    $(./TMP/CODELIB__dcfifo_dffpipe) \
    $(./TMP/CODELIB__dcfifo_async) \
    $(./TMP/CODELIB__dcfifo) \
    $(./TMP/CODELIB__cycloneiiigl_post_divider) \
    $(./TMP/CODELIB__clklock) \
    $(./TMP/CODELIB__cfg_mem__rtl) \
    $(./TMP/CODELIB__cfg_mem) \
    $(./TMP/CODELIB__cfg_init_pkg) \
    $(./TMP/CODELIB__cda_scale_cntr) \
    $(./TMP/CODELIB__cda_n_cntr) \
    $(./TMP/CODELIB__cda_m_cntr) \
    $(./TMP/CODELIB__cascade) \
    $(./TMP/CODELIB__carry_sum) \
    $(./TMP/CODELIB__carry) \
    $(./TMP/CODELIB__arriaii_termination_logic) \
    $(./TMP/CODELIB__arriaii_termination) \
    $(./TMP/CODELIB__arriaii_spiblock) \
    $(./TMP/CODELIB__arriaii_select_ini_phase_dpaclk) \
    $(./TMP/CODELIB__arriaii_second_stage_add_accum) \
    $(./TMP/CODELIB__arriaii_scale_cntr) \
    $(./TMP/CODELIB__arriaii_saturate_block) \
    $(./TMP/CODELIB__arriaii_rublock) \
    $(./TMP/CODELIB__arriaii_routing_wire) \
    $(./TMP/CODELIB__arriaii_round_saturate_block) \
    $(./TMP/CODELIB__arriaii_round_block) \
    $(./TMP/CODELIB__arriaii_rotate_shift_block) \
    $(./TMP/CODELIB__arriaii_ram_register) \
    $(./TMP/CODELIB__arriaii_ram_pulse_generator) \
    $(./TMP/CODELIB__arriaii_ram_block) \
    $(./TMP/CODELIB__arriaii_pseudo_diff_out) \
    $(./TMP/CODELIB__ARRIAII_PRIM_DFFEAS_HIGH) \
    $(./TMP/CODELIB__ARRIAII_PRIM_DFFEAS) \
    $(./TMP/CODELIB__ARRIAII_PRIM_DFFE) \
    $(./TMP/CODELIB__arriaii_pll_reg) \
    $(./TMP/CODELIB__arriaii_pll) \
    $(./TMP/CODELIB__arriaii_pclk_divider) \
    $(./TMP/CODELIB__arriaii_oscillator) \
    $(./TMP/CODELIB__arriaii_nmux21) \
    $(./TMP/CODELIB__arriaii_n_cntr) \
    $(./TMP/CODELIB__arriaii_mux41) \
    $(./TMP/CODELIB__arriaii_mux21) \
    $(./TMP/CODELIB__arriaii_mlab_cell_pulse_generator) \
    $(./TMP/CODELIB__arriaii_mlab_cell) \
    $(./TMP/CODELIB__arriaii_mac_register) \
    $(./TMP/CODELIB__arriaii_mac_out) \
    $(./TMP/CODELIB__arriaii_mac_multiplier) \
    $(./TMP/CODELIB__arriaii_mac_mult) \
    $(./TMP/CODELIB__arriaii_m_cntr) \
    $(./TMP/CODELIB__arriaii_lvds_tx_reg) \
    $(./TMP/CODELIB__arriaii_lvds_tx_parallel_register) \
    $(./TMP/CODELIB__arriaii_lvds_tx_out_block) \
    $(./TMP/CODELIB__arriaii_lvds_transmitter) \
    $(./TMP/CODELIB__arriaii_lvds_rx_parallel_reg) \
    $(./TMP/CODELIB__arriaii_lvds_rx_fifo_sync_ram) \
    $(./TMP/CODELIB__arriaii_lvds_rx_fifo) \
    $(./TMP/CODELIB__arriaii_lvds_rx_deser) \
    $(./TMP/CODELIB__arriaii_lvds_rx_bitslip) \
    $(./TMP/CODELIB__arriaii_lvds_reg) \
    $(./TMP/CODELIB__arriaii_lvds_receiver) \
    $(./TMP/CODELIB__arriaii_lcell_comb) \
    $(./TMP/CODELIB__arriaii_latch) \
    $(./TMP/CODELIB__arriaii_jtag) \
    $(./TMP/CODELIB__arriaii_io_pad) \
    $(./TMP/CODELIB__arriaii_io_obuf) \
    $(./TMP/CODELIB__arriaii_io_ibuf) \
    $(./TMP/CODELIB__arriaii_fsa_isse) \
    $(./TMP/CODELIB__arriaii_first_stage_add_sub) \
    $(./TMP/CODELIB__arriaii_ff) \
    $(./TMP/CODELIB__arriaii_ena_reg) \
    $(./TMP/CODELIB__arriaii_dqs_enable_ctrl) \
    $(./TMP/CODELIB__arriaii_dqs_enable) \
    $(./TMP/CODELIB__arriaii_dqs_delay_chain) \
    $(./TMP/CODELIB__arriaii_dpa_retime_block) \
    $(./TMP/CODELIB__arriaii_dpa_block) \
    $(./TMP/CODELIB__arriaii_dll_offset_ctrl) \
    $(./TMP/CODELIB__arriaii_dll) \
    $(./TMP/CODELIB__arriaii_dffe) \
    $(./TMP/CODELIB__arriaii_ddr_io_reg) \
    $(./TMP/CODELIB__arriaii_ddr_gray_decoder) \
    $(./TMP/CODELIB__arriaii_ddr_delay_chain_s) \
    $(./TMP/CODELIB__arriaii_ddio_out) \
    $(./TMP/CODELIB__arriaii_ddio_oe) \
    $(./TMP/CODELIB__arriaii_ddio_in) \
    $(./TMP/CODELIB__arriaii_crcblock) \
    $(./TMP/CODELIB__arriaii_controller) \
    $(./TMP/CODELIB__arriaii_clkselect) \
    $(./TMP/CODELIB__arriaii_clkena) \
    $(./TMP/CODELIB__arriaii_carry_chain_adder) \
    $(./TMP/CODELIB__arriaii_bmux21) \
    $(./TMP/CODELIB__arriaii_b5mux21) \
    $(./TMP/CODELIB__arriaii_b17mux21) \
    $(./TMP/CODELIB__arriaii_asmiblock) \
    $(./TMP/CODELIB__arriaii_and2) \
    $(./TMP/CODELIB__arriaii_and16) \
    $(./TMP/CODELIB__arriaii_and1) \
    $(./TMP/CODELIB__arm_scale_cntr) \
    $(./TMP/CODELIB__arm_n_cntr) \
    $(./TMP/CODELIB__arm_m_cntr) \
    $(./TMP/CODELIB__altsyncram) \
    $(./TMP/CODELIB__altstratixii_oct) \
    $(./TMP/CODELIB__altsquare) \
    $(./TMP/CODELIB__altsqrt) \
    $(./TMP/CODELIB__altsource_probe) \
    $(./TMP/CODELIB__altshift_taps) \
    $(./TMP/CODELIB__altserial_flash_loader) \
    $(./TMP/CODELIB__altpll) \
    $(./TMP/CODELIB__altparallel_flash_loader) \
    $(./TMP/CODELIB__altmult_add) \
    $(./TMP/CODELIB__altmult_accum) \
    $(./TMP/CODELIB__altlvds_tx) \
    $(./TMP/CODELIB__altlvds_rx) \
    $(./TMP/CODELIB__altfp_mult) \
    $(./TMP/CODELIB__altera_std_synchronizer_bundle) \
    $(./TMP/CODELIB__altera_std_synchronizer) \
    $(./TMP/CODELIB__altera_pll) \
    $(./TMP/CODELIB__ALTERA_MF_MEMORY_INITIALIZATION) \
    $(./TMP/CODELIB__ALTERA_MF_HINT_EVALUATION) \
    $(./TMP/CODELIB__altera_functions) \
    $(./TMP/CODELIB__ALTERA_DEVICE_FAMILIES) \
    $(./TMP/CODELIB__altdpram) \
    $(./TMP/CODELIB__altddio_out) \
    $(./TMP/CODELIB__altddio_in) \
    $(./TMP/CODELIB__altddio_bidir) \
    $(./TMP/CODELIB__altclklock) \
    $(./TMP/CODELIB__altaccumulate) \
    $(./TMP/CODELIB__alt_outbuf_tri_diff) \
    $(./TMP/CODELIB__alt_outbuf_tri) \
    $(./TMP/CODELIB__alt_outbuf_diff) \
    $(./TMP/CODELIB__alt_outbuf) \
    $(./TMP/CODELIB__alt_mem_2) \
    $(./TMP/CODELIB__alt_mem) \
    $(./TMP/CODELIB__alt_iobuf_diff) \
    $(./TMP/CODELIB__alt_iobuf) \
    $(./TMP/CODELIB__alt_inbuf_diff) \
    $(./TMP/CODELIB__alt_inbuf) \
    $(./TMP/CODELIB__alt_eyemon) \
    $(./TMP/CODELIB__alt_dfe) \
    $(./TMP/CODELIB__alt_ddrx_wdata_fifo) \
    $(./TMP/CODELIB__alt_ddrx_timing_param) \
    $(./TMP/CODELIB__alt_ddrx_timers_fsm) \
    $(./TMP/CODELIB__alt_ddrx_timers) \
    $(./TMP/CODELIB__alt_ddrx_state_machine) \
    $(./TMP/CODELIB__alt_ddrx_reset_sync) \
    $(./TMP/CODELIB__alt_ddrx_rank_monitor) \
    $(./TMP/CODELIB__alt_ddrx_odt_gen) \
    $(./TMP/CODELIB__alt_ddrx_input_if) \
    $(./TMP/CODELIB__alt_ddrx_encoder_72_altecc_encoder_rlb) \
    $(./TMP/CODELIB__alt_ddrx_encoder_72) \
    $(./TMP/CODELIB__alt_ddrx_encoder_40_altecc_encoder_plb) \
    $(./TMP/CODELIB__alt_ddrx_encoder_40) \
    $(./TMP/CODELIB__alt_ddrx_encoder) \
    $(./TMP/CODELIB__alt_ddrx_ecc) \
    $(./TMP/CODELIB__alt_ddrx_decoder_72_altecc_decoder_e8f) \
    $(./TMP/CODELIB__alt_ddrx_decoder_72) \
    $(./TMP/CODELIB__alt_ddrx_decoder_40_altecc_decoder_c8f) \
    $(./TMP/CODELIB__alt_ddrx_decoder_40) \
    $(./TMP/CODELIB__alt_ddrx_decoder) \
    $(./TMP/CODELIB__alt_ddrx_ddr3_odt_gen) \
    $(./TMP/CODELIB__alt_ddrx_ddr2_odt_gen) \
    $(./TMP/CODELIB__alt_ddrx_csr) \
    $(./TMP/CODELIB__alt_ddrx_controller) \
    $(./TMP/CODELIB__alt_ddrx_cmd_queue) \
    $(./TMP/CODELIB__alt_ddrx_cmd_gen) \
    $(./TMP/CODELIB__alt_ddrx_clock_and_reset) \
    $(./TMP/CODELIB__alt_ddrx_cache) \
    $(./TMP/CODELIB__alt_ddrx_bypass) \
    $(./TMP/CODELIB__alt_ddrx_bank_tracking) \
    $(./TMP/CODELIB__alt_ddrx_bank_timer_wrapper) \
    $(./TMP/CODELIB__alt_ddrx_bank_timer_info) \
    $(./TMP/CODELIB__alt_ddrx_bank_timer) \
    $(./TMP/CODELIB__alt_ddrx_avalon_if) \
    $(./TMP/CODELIB__alt_ddrx_afi_block) \
    $(./TMP/CODELIB__alt_ddrx_addr_cmd) \
    $(./TMP/CODELIB__alt_cal_mm) \
    $(./TMP/CODELIB__alt_cal_c3gxb) \
    $(./TMP/CODELIB__alt_cal) \
    $(./TMP/CODELIB__alt_bidir_diff) \
    $(./TMP/CODELIB__alt_bidir_buf) \
    $(./TMP/CODELIB__alt_aeq_s4) \
    $(./TMP/CODELIB__alt3pram) \
    $(./TMP/CODELIB__addr_decoder__rtl) \
    $(./TMP/CODELIB__addr_decoder) \
    $(./TMP/CODELIB__addr_data_mux_write__rtl) \
    $(./TMP/CODELIB__addr_data_mux_write) \
    $(./TMP/CODELIB__addr_data_mux_read__rtl) \
    $(./TMP/CODELIB__addr_data_mux_read) \
    $(./TMP/CODELIB__addr_data_demux_write__rtl) \
    $(./TMP/CODELIB__addr_data_demux_write) \
    $(./TMP/CODELIB__addr_data_demux_read__rtl) \
    $(./TMP/CODELIB__addr_data_demux_read) \
    $(./TMP/CODELIB__a_graycounter) \
    $(./TMP/CODELIB__a2_ddr2_dimm_1GB_phy_alt_mem_phy_write_dp) \
    $(./TMP/CODELIB__a2_ddr2_dimm_1GB_phy_alt_mem_phy_seq_wrapper) \
    $(./TMP/CODELIB__a2_ddr2_dimm_1GB_phy_alt_mem_phy_reset_pipe) \
    $(./TMP/CODELIB__a2_ddr2_dimm_1GB_phy_alt_mem_phy_read_dp) \
    $(./TMP/CODELIB__a2_ddr2_dimm_1GB_phy_alt_mem_phy_rdata_valid) \
    $(./TMP/CODELIB__a2_ddr2_dimm_1GB_phy_alt_mem_phy_postamble) \
    $(./TMP/CODELIB__a2_ddr2_dimm_1GB_phy_alt_mem_phy_pll) \
    $(./TMP/CODELIB__a2_ddr2_dimm_1GB_phy_alt_mem_phy_mux) \
    $(./TMP/CODELIB__a2_ddr2_dimm_1GB_phy_alt_mem_phy_mimic_debug) \
    $(./TMP/CODELIB__a2_ddr2_dimm_1GB_phy_alt_mem_phy_mimic) \
    $(./TMP/CODELIB__a2_ddr2_dimm_1GB_phy_alt_mem_phy_dq_dqs) \
    $(./TMP/CODELIB__a2_ddr2_dimm_1GB_phy_alt_mem_phy_dp_io) \
    $(./TMP/CODELIB__a2_ddr2_dimm_1GB_phy_alt_mem_phy_clk_reset) \
    $(./TMP/CODELIB__a2_ddr2_dimm_1GB_phy_alt_mem_phy_addr_cmd) \
    $(./TMP/CODELIB__a2_ddr2_dimm_1GB_phy_alt_mem_phy_ac) \
    $(./TMP/CODELIB__a2_ddr2_dimm_1GB_phy_alt_mem_phy) \
    $(./TMP/CODELIB__a2_ddr2_dimm_1GB_phy) \
    $(./TMP/CODELIB__a2_ddr2_dimm_1GB_full_mem_model_ram_module) \
    $(./TMP/CODELIB__a2_ddr2_dimm_1GB_full_mem_model) \
    $(./TMP/CODELIB__a2_ddr2_dimm_1GB_controller_phy) \
    $(./TMP/CODELIB__a2_ddr2_dimm_1GB_alt_ddrx_controller_wrapper) \
    $(./TMP/CODELIB__a2_ddr2_dimm_1GB)

$(./TMP/CODELIB__addr_data_demux_read) \
$(./TMP/CODELIB__addr_data_demux_read__rtl) \
$(./TMP/CODELIB__addr_data_demux_write) \
$(./TMP/CODELIB__addr_data_demux_write__rtl) : ../../../../../../release_1/lib/hw_lib/ips/communication/hibi/vhd/addr_data_demuxes.vhd \
		$(IEEE__std_logic_unsigned) \
		$(IEEE__std_logic_arith) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work ./tmp/codelib -quiet -check_synthesis \
		 -pedanticerrors ../../../../../../release_1/lib/hw_lib/ips/communication/hibi/vhd/addr_data_demuxes.vhd

$(./TMP/CODELIB__addr_data_mux_read) \
$(./TMP/CODELIB__addr_data_mux_read__rtl) \
$(./TMP/CODELIB__addr_data_mux_write) \
$(./TMP/CODELIB__addr_data_mux_write__rtl) : ../../../../../../release_1/lib/hw_lib/ips/communication/hibi/vhd/addr_data_muxes.vhd \
		$(IEEE__std_logic_unsigned) \
		$(IEEE__std_logic_arith) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work ./tmp/codelib -quiet -check_synthesis \
		 -pedanticerrors ../../../../../../release_1/lib/hw_lib/ips/communication/hibi/vhd/addr_data_muxes.vhd

$(./TMP/CODELIB__addr_decoder) \
$(./TMP/CODELIB__addr_decoder__rtl) : ../../../../../../release_1/lib/hw_lib/ips/communication/hibi/vhd/addr_decoder.vhd \
		$(./TMP/CODELIB__hibiv2_pkg) \
		$(IEEE__std_logic_unsigned) \
		$(IEEE__std_logic_arith) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work ./tmp/codelib -quiet -check_synthesis \
		 -pedanticerrors ../../../../../../release_1/lib/hw_lib/ips/communication/hibi/vhd/addr_decoder.vhd

$(./TMP/CODELIB__a2_ddr2_dimm_1GB) \
$(./TMP/CODELIB__a2_ddr2_dimm_1GB_alt_ddrx_controller_wrapper) \
$(./TMP/CODELIB__a2_ddr2_dimm_1GB_controller_phy) \
$(./TMP/CODELIB__a2_ddr2_dimm_1GB_full_mem_model) \
$(./TMP/CODELIB__a2_ddr2_dimm_1GB_full_mem_model_ram_module) \
$(./TMP/CODELIB__a2_ddr2_dimm_1GB_phy) \
$(./TMP/CODELIB__a2_ddr2_dimm_1GB_phy_alt_mem_phy) \
$(./TMP/CODELIB__a2_ddr2_dimm_1GB_phy_alt_mem_phy_ac) \
$(./TMP/CODELIB__a2_ddr2_dimm_1GB_phy_alt_mem_phy_addr_cmd) \
$(./TMP/CODELIB__a2_ddr2_dimm_1GB_phy_alt_mem_phy_clk_reset) \
$(./TMP/CODELIB__a2_ddr2_dimm_1GB_phy_alt_mem_phy_dp_io) \
$(./TMP/CODELIB__a2_ddr2_dimm_1GB_phy_alt_mem_phy_dq_dqs) \
$(./TMP/CODELIB__a2_ddr2_dimm_1GB_phy_alt_mem_phy_mimic) \
$(./TMP/CODELIB__a2_ddr2_dimm_1GB_phy_alt_mem_phy_mimic_debug) \
$(./TMP/CODELIB__a2_ddr2_dimm_1GB_phy_alt_mem_phy_mux) \
$(./TMP/CODELIB__a2_ddr2_dimm_1GB_phy_alt_mem_phy_pll) \
$(./TMP/CODELIB__a2_ddr2_dimm_1GB_phy_alt_mem_phy_postamble) \
$(./TMP/CODELIB__a2_ddr2_dimm_1GB_phy_alt_mem_phy_rdata_valid) \
$(./TMP/CODELIB__a2_ddr2_dimm_1GB_phy_alt_mem_phy_read_dp) \
$(./TMP/CODELIB__a2_ddr2_dimm_1GB_phy_alt_mem_phy_reset_pipe) \
$(./TMP/CODELIB__a2_ddr2_dimm_1GB_phy_alt_mem_phy_seq_wrapper) \
$(./TMP/CODELIB__a2_ddr2_dimm_1GB_phy_alt_mem_phy_write_dp) \
$(./TMP/CODELIB__alt_ddrx_addr_cmd) \
$(./TMP/CODELIB__alt_ddrx_afi_block) \
$(./TMP/CODELIB__alt_ddrx_avalon_if) \
$(./TMP/CODELIB__alt_ddrx_bank_timer) \
$(./TMP/CODELIB__alt_ddrx_bank_timer_info) \
$(./TMP/CODELIB__alt_ddrx_bank_timer_wrapper) \
$(./TMP/CODELIB__alt_ddrx_bank_tracking) \
$(./TMP/CODELIB__alt_ddrx_bypass) \
$(./TMP/CODELIB__alt_ddrx_cache) \
$(./TMP/CODELIB__alt_ddrx_clock_and_reset) \
$(./TMP/CODELIB__alt_ddrx_cmd_gen) \
$(./TMP/CODELIB__alt_ddrx_cmd_queue) \
$(./TMP/CODELIB__alt_ddrx_controller) \
$(./TMP/CODELIB__alt_ddrx_csr) \
$(./TMP/CODELIB__alt_ddrx_ddr2_odt_gen) \
$(./TMP/CODELIB__alt_ddrx_ddr3_odt_gen) \
$(./TMP/CODELIB__alt_ddrx_decoder) \
$(./TMP/CODELIB__alt_ddrx_decoder_40) \
$(./TMP/CODELIB__alt_ddrx_decoder_40_altecc_decoder_c8f) \
$(./TMP/CODELIB__alt_ddrx_decoder_72) \
$(./TMP/CODELIB__alt_ddrx_decoder_72_altecc_decoder_e8f) \
$(./TMP/CODELIB__alt_ddrx_ecc) \
$(./TMP/CODELIB__alt_ddrx_encoder) \
$(./TMP/CODELIB__alt_ddrx_encoder_40) \
$(./TMP/CODELIB__alt_ddrx_encoder_40_altecc_encoder_plb) \
$(./TMP/CODELIB__alt_ddrx_encoder_72) \
$(./TMP/CODELIB__alt_ddrx_encoder_72_altecc_encoder_rlb) \
$(./TMP/CODELIB__alt_ddrx_input_if) \
$(./TMP/CODELIB__alt_ddrx_odt_gen) \
$(./TMP/CODELIB__alt_ddrx_rank_monitor) \
$(./TMP/CODELIB__alt_ddrx_reset_sync) \
$(./TMP/CODELIB__alt_ddrx_state_machine) \
$(./TMP/CODELIB__alt_ddrx_timers) \
$(./TMP/CODELIB__alt_ddrx_timers_fsm) \
$(./TMP/CODELIB__alt_ddrx_timing_param) \
$(./TMP/CODELIB__alt_ddrx_wdata_fifo) : ../alt_mem_ctrl/a2_ddr2_dimm_1GB/alt_ddrx_wdata_fifo.v \
		 ../alt_mem_ctrl/a2_ddr2_dimm_1GB/alt_ddrx_timing_param.v \
		 ../alt_mem_ctrl/a2_ddr2_dimm_1GB/alt_ddrx_timers_fsm.v \
		 ../alt_mem_ctrl/a2_ddr2_dimm_1GB/alt_ddrx_timers.v \
		 ../alt_mem_ctrl/a2_ddr2_dimm_1GB/alt_ddrx_state_machine.v \
		 ../alt_mem_ctrl/a2_ddr2_dimm_1GB/alt_ddrx_clock_and_reset.v \
		 ../alt_mem_ctrl/a2_ddr2_dimm_1GB/alt_ddrx_rank_monitor.v \
		 ../alt_mem_ctrl/a2_ddr2_dimm_1GB/alt_ddrx_odt_gen.v \
		 ../alt_mem_ctrl/a2_ddr2_dimm_1GB/alt_ddrx_input_if.v \
		 ../alt_mem_ctrl/a2_ddr2_dimm_1GB/alt_ddrx_encoder_72.v \
		 ../alt_mem_ctrl/a2_ddr2_dimm_1GB/alt_ddrx_encoder_40.v \
		 ../alt_mem_ctrl/a2_ddr2_dimm_1GB/alt_ddrx_encoder.v \
		 ../alt_mem_ctrl/a2_ddr2_dimm_1GB/alt_ddrx_ecc.v \
		 ../alt_mem_ctrl/a2_ddr2_dimm_1GB/alt_ddrx_decoder_72.v \
		 ../alt_mem_ctrl/a2_ddr2_dimm_1GB/alt_ddrx_decoder_40.v \
		 ../alt_mem_ctrl/a2_ddr2_dimm_1GB/alt_ddrx_decoder.v \
		 ../alt_mem_ctrl/a2_ddr2_dimm_1GB/alt_ddrx_ddr3_odt_gen.v \
		 ../alt_mem_ctrl/a2_ddr2_dimm_1GB/alt_ddrx_ddr2_odt_gen.v \
		 ../alt_mem_ctrl/a2_ddr2_dimm_1GB/alt_ddrx_csr.v \
		 ../alt_mem_ctrl/a2_ddr2_dimm_1GB/alt_ddrx_controller.v \
		 ../alt_mem_ctrl/a2_ddr2_dimm_1GB/alt_ddrx_cmd_queue.v \
		 ../alt_mem_ctrl/a2_ddr2_dimm_1GB/alt_ddrx_cmd_gen.v \
		 ../alt_mem_ctrl/a2_ddr2_dimm_1GB/alt_ddrx_cache.v \
		 ../alt_mem_ctrl/a2_ddr2_dimm_1GB/alt_ddrx_bypass.v \
		 ../alt_mem_ctrl/a2_ddr2_dimm_1GB/alt_ddrx_bank_tracking.v \
		 ../alt_mem_ctrl/a2_ddr2_dimm_1GB/alt_ddrx_bank_timer_wrapper.v \
		 ../alt_mem_ctrl/a2_ddr2_dimm_1GB/alt_ddrx_bank_timer_info.v \
		 ../alt_mem_ctrl/a2_ddr2_dimm_1GB/alt_ddrx_bank_timer.v \
		 ../alt_mem_ctrl/a2_ddr2_dimm_1GB/alt_ddrx_avalon_if.v \
		 ../alt_mem_ctrl/a2_ddr2_dimm_1GB/alt_ddrx_afi_block.v \
		 ../alt_mem_ctrl/a2_ddr2_dimm_1GB/alt_ddrx_addr_cmd.v \
		 ../alt_mem_ctrl/a2_ddr2_dimm_1GB/a2_ddr2_dimm_1GB_phy_alt_mem_phy.v \
		 ../alt_mem_ctrl/a2_ddr2_dimm_1GB/a2_ddr2_dimm_1GB_phy_alt_mem_phy_seq_wrapper.vo \
		 ../alt_mem_ctrl/a2_ddr2_dimm_1GB/a2_ddr2_dimm_1GB_phy_alt_mem_phy_pll.v \
		 ../alt_mem_ctrl/a2_ddr2_dimm_1GB/a2_ddr2_dimm_1GB_phy_alt_mem_phy_dq_dqs.v \
		 ../alt_mem_ctrl/a2_ddr2_dimm_1GB/a2_ddr2_dimm_1GB_phy.v \
		 ../alt_mem_ctrl/a2_ddr2_dimm_1GB/testbench/a2_ddr2_dimm_1GB_full_mem_model.v \
		 ../alt_mem_ctrl/a2_ddr2_dimm_1GB/a2_ddr2_dimm_1GB_controller_phy.v \
		 ../alt_mem_ctrl/a2_ddr2_dimm_1GB/a2_ddr2_dimm_1GB_alt_ddrx_controller_wrapper.v \
		 ../alt_mem_ctrl/a2_ddr2_dimm_1GB/a2_ddr2_dimm_1GB.v
	$(VLOG) -quiet +incdir+../alt_mem_ctrl/a2_ddr2_dimm_1GB \
		 -work work -L mtiAvm -L mtiOvm -L mtiUPF \
		 ../alt_mem_ctrl/a2_ddr2_dimm_1GB/alt_ddrx_wdata_fifo.v \
		 ../alt_mem_ctrl/a2_ddr2_dimm_1GB/alt_ddrx_timing_param.v \
		 ../alt_mem_ctrl/a2_ddr2_dimm_1GB/alt_ddrx_timers_fsm.v \
		 ../alt_mem_ctrl/a2_ddr2_dimm_1GB/alt_ddrx_timers.v \
		 ../alt_mem_ctrl/a2_ddr2_dimm_1GB/alt_ddrx_state_machine.v \
		 ../alt_mem_ctrl/a2_ddr2_dimm_1GB/alt_ddrx_clock_and_reset.v \
		 ../alt_mem_ctrl/a2_ddr2_dimm_1GB/alt_ddrx_rank_monitor.v \
		 ../alt_mem_ctrl/a2_ddr2_dimm_1GB/alt_ddrx_odt_gen.v \
		 ../alt_mem_ctrl/a2_ddr2_dimm_1GB/alt_ddrx_input_if.v \
		 ../alt_mem_ctrl/a2_ddr2_dimm_1GB/alt_ddrx_encoder_72.v \
		 ../alt_mem_ctrl/a2_ddr2_dimm_1GB/alt_ddrx_encoder_40.v \
		 ../alt_mem_ctrl/a2_ddr2_dimm_1GB/alt_ddrx_encoder.v \
		 ../alt_mem_ctrl/a2_ddr2_dimm_1GB/alt_ddrx_ecc.v \
		 ../alt_mem_ctrl/a2_ddr2_dimm_1GB/alt_ddrx_decoder_72.v \
		 ../alt_mem_ctrl/a2_ddr2_dimm_1GB/alt_ddrx_decoder_40.v \
		 ../alt_mem_ctrl/a2_ddr2_dimm_1GB/alt_ddrx_decoder.v \
		 ../alt_mem_ctrl/a2_ddr2_dimm_1GB/alt_ddrx_ddr3_odt_gen.v \
		 ../alt_mem_ctrl/a2_ddr2_dimm_1GB/alt_ddrx_ddr2_odt_gen.v \
		 ../alt_mem_ctrl/a2_ddr2_dimm_1GB/alt_ddrx_csr.v \
		 ../alt_mem_ctrl/a2_ddr2_dimm_1GB/alt_ddrx_controller.v \
		 ../alt_mem_ctrl/a2_ddr2_dimm_1GB/alt_ddrx_cmd_queue.v \
		 ../alt_mem_ctrl/a2_ddr2_dimm_1GB/alt_ddrx_cmd_gen.v \
		 ../alt_mem_ctrl/a2_ddr2_dimm_1GB/alt_ddrx_cache.v \
		 ../alt_mem_ctrl/a2_ddr2_dimm_1GB/alt_ddrx_bypass.v \
		 ../alt_mem_ctrl/a2_ddr2_dimm_1GB/alt_ddrx_bank_tracking.v \
		 ../alt_mem_ctrl/a2_ddr2_dimm_1GB/alt_ddrx_bank_timer_wrapper.v \
		 ../alt_mem_ctrl/a2_ddr2_dimm_1GB/alt_ddrx_bank_timer_info.v \
		 ../alt_mem_ctrl/a2_ddr2_dimm_1GB/alt_ddrx_bank_timer.v \
		 ../alt_mem_ctrl/a2_ddr2_dimm_1GB/alt_ddrx_avalon_if.v \
		 ../alt_mem_ctrl/a2_ddr2_dimm_1GB/alt_ddrx_afi_block.v \
		 ../alt_mem_ctrl/a2_ddr2_dimm_1GB/alt_ddrx_addr_cmd.v \
		 ../alt_mem_ctrl/a2_ddr2_dimm_1GB/a2_ddr2_dimm_1GB_phy_alt_mem_phy.v \
		 ../alt_mem_ctrl/a2_ddr2_dimm_1GB/a2_ddr2_dimm_1GB_phy_alt_mem_phy_seq_wrapper.vo \
		 ../alt_mem_ctrl/a2_ddr2_dimm_1GB/a2_ddr2_dimm_1GB_phy_alt_mem_phy_pll.v \
		 ../alt_mem_ctrl/a2_ddr2_dimm_1GB/a2_ddr2_dimm_1GB_phy_alt_mem_phy_dq_dqs.v \
		 ../alt_mem_ctrl/a2_ddr2_dimm_1GB/a2_ddr2_dimm_1GB_phy.v \
		 ../alt_mem_ctrl/a2_ddr2_dimm_1GB/testbench/a2_ddr2_dimm_1GB_full_mem_model.v \
		 ../alt_mem_ctrl/a2_ddr2_dimm_1GB/a2_ddr2_dimm_1GB_controller_phy.v \
		 ../alt_mem_ctrl/a2_ddr2_dimm_1GB/a2_ddr2_dimm_1GB_alt_ddrx_controller_wrapper.v \
		 ../alt_mem_ctrl/a2_ddr2_dimm_1GB/a2_ddr2_dimm_1GB.v

$(./TMP/CODELIB__cfg_init_pkg) : ../../../../../../release_1/lib/hw_lib/ips/communication/hibi/vhd/cfg_init_pkg.vhd \
		$(IEEE__std_logic_arith) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work ./tmp/codelib -quiet -check_synthesis \
		 -pedanticerrors ../../../../../../release_1/lib/hw_lib/ips/communication/hibi/vhd/cfg_init_pkg.vhd

$(./TMP/CODELIB__cfg_mem) \
$(./TMP/CODELIB__cfg_mem__rtl) : ../../../../../../release_1/lib/hw_lib/ips/communication/hibi/vhd/cfg_mem.vhd \
		$(./TMP/CODELIB__cfg_init_pkg) \
		$(IEEE__std_logic_unsigned) \
		$(IEEE__std_logic_arith) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work ./tmp/codelib -quiet -check_synthesis \
		 -pedanticerrors ../../../../../../release_1/lib/hw_lib/ips/communication/hibi/vhd/cfg_mem.vhd

$(./TMP/CODELIB__double_fifo_demux_wr) \
$(./TMP/CODELIB__double_fifo_demux_wr__structural) : ../../../../../../release_1/lib/hw_lib/ips/communication/hibi/vhd/double_fifo_demux_wr.vhd \
		$(IEEE__std_logic_unsigned) \
		$(IEEE__std_logic_arith) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work ./tmp/codelib -quiet -check_synthesis \
		 -pedanticerrors ../../../../../../release_1/lib/hw_lib/ips/communication/hibi/vhd/double_fifo_demux_wr.vhd

$(./TMP/CODELIB__double_fifo_mux_rd) \
$(./TMP/CODELIB__double_fifo_mux_rd__structural) : ../../../../../../release_1/lib/hw_lib/ips/communication/hibi/vhd/double_fifo_mux_rd.vhd \
		$(IEEE__std_logic_unsigned) \
		$(IEEE__std_logic_arith) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work ./tmp/codelib -quiet -check_synthesis \
		 -pedanticerrors ../../../../../../release_1/lib/hw_lib/ips/communication/hibi/vhd/double_fifo_mux_rd.vhd

$(./TMP/CODELIB__dual_port_ram_u) \
$(./TMP/CODELIB__dual_port_ram_u__rtl) : ../hdl/dual_port_ram_u.vhd \
		$(IEEE__numeric_std) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work ./tmp/codelib -quiet -check_synthesis \
		 -pedanticerrors ../hdl/dual_port_ram_u.vhd

$(./TMP/CODELIB__dual_ram_async_read) \
$(./TMP/CODELIB__dual_ram_async_read__rtl) : ../hdl/dual_ram_async_read.vhd \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work ./tmp/codelib -quiet -check_synthesis \
		 -pedanticerrors ../hdl/dual_ram_async_read.vhd

$(./TMP/CODELIB__dyn_arb) \
$(./TMP/CODELIB__dyn_arb__rtl) : ../../../../../../release_1/lib/hw_lib/ips/communication/hibi/vhd/dyn_arb.vhd \
		$(IEEE__numeric_std) \
		$(IEEE__std_logic_arith) \
		$(IEEE__std_logic_unsigned) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work ./tmp/codelib -quiet -check_synthesis \
		 -pedanticerrors ../../../../../../release_1/lib/hw_lib/ips/communication/hibi/vhd/dyn_arb.vhd

$(./TMP/CODELIB__fifo) \
$(./TMP/CODELIB__fifo__rtl) : ../hdl/fifo_ram.vhd \
		$(IEEE__std_logic_unsigned) \
		$(IEEE__std_logic_arith) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work ./tmp/codelib -quiet -check_synthesis \
		 -pedanticerrors ../hdl/fifo_ram.vhd

$(./TMP/CODELIB__fifo__behavioral) : ../../../../../../release_1/lib/hw_lib/ips/communication/hibi/vhd/fifo.vhd \
		$(IEEE__std_logic_unsigned) \
		$(IEEE__std_logic_arith) \
		$(IEEE__std_logic_1164) \
		$(./TMP/CODELIB__fifo)
	$(VCOM) -2002 -work ./tmp/codelib -quiet -check_synthesis \
		 -pedanticerrors ../../../../../../release_1/lib/hw_lib/ips/communication/hibi/vhd/fifo.vhd

$(./TMP/CODELIB__fifo_demux_wr) \
$(./TMP/CODELIB__fifo_demux_wr__rtl) \
$(./TMP/CODELIB__fifo_mux_rd) \
$(./TMP/CODELIB__fifo_mux_rd__rtl) : ../../../../../../release_1/lib/hw_lib/ips/communication/hibi/vhd/fifo_muxes.vhd \
		$(./TMP/CODELIB__hibiv2_pkg) \
		$(IEEE__std_logic_unsigned) \
		$(IEEE__std_logic_arith) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work ./tmp/codelib -quiet -check_synthesis \
		 -pedanticerrors ../../../../../../release_1/lib/hw_lib/ips/communication/hibi/vhd/fifo_muxes.vhd

$(./TMP/CODELIB__fifo_u) \
$(./TMP/CODELIB__fifo_u__behavioral) : ../hdl/fifo_u.vhd \
		$(IEEE__std_logic_unsigned) \
		$(IEEE__std_logic_arith) \
		$(./TMP/CODELIB__fifo) \
		$(IEEE__numeric_std) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work ./tmp/codelib -quiet -check_synthesis \
		 -pedanticerrors ../hdl/fifo_u.vhd

$(./TMP/CODELIB__hibi_mem_dma) \
$(./TMP/CODELIB__hibi_mem_dma__rtl) : ../hdl/hibi_mem_dma.vhd \
		$(./TMP/CODELIB__fifo_u) \
		$(./TMP/CODELIB__onchip_ram_u) \
		$(./TMP/CODELIB__txt_util) \
		$(STD__textio) \
		$(IEEE__numeric_std) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work ./tmp/codelib -quiet -check_synthesis \
		 ../hdl/hibi_mem_dma.vhd

$(./TMP/CODELIB__hibi_mem_dma_perf_test_tb) \
$(./TMP/CODELIB__hibi_mem_dma_perf_test_tb__structural) : ./hibi_mem_dma_perf_test_tb.vhd \
		$(./TMP/CODELIB__hibi_seg) \
		$(./TMP/CODELIB__hibi_mem_dma) \
		$(./TMP/CODELIB__txt_util) \
		$(STD__textio) \
		$(./TMP/CODELIB__hibi_mem_dma_tester) \
		$(IEEE__numeric_std) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work ./tmp/codelib -quiet ./hibi_mem_dma_perf_test_tb.vhd

$(./TMP/CODELIB__hibi_mem_dma_tb) \
$(./TMP/CODELIB__hibi_mem_dma_tb__structural) : ./hibi_mem_dma_tb.vhd \
		$(./TMP/CODELIB__hibi_seg) \
		$(./TMP/CODELIB__hibi_mem_dma) \
		$(./TMP/CODELIB__txt_util) \
		$(STD__textio) \
		$(./TMP/CODELIB__hibi_mem_dma_tester) \
		$(./TMP/CODELIB__pseudo_rand_gen_r2) \
		$(IEEE__numeric_std) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work ./tmp/codelib -quiet ./hibi_mem_dma_tb.vhd

$(./TMP/CODELIB__hibi_mem_dma_tester) \
$(./TMP/CODELIB__hibi_mem_dma_tester__rtl) : ./hibi_mem_dma_tester.vhd \
		$(./TMP/CODELIB__fifo_u) \
		$(./TMP/CODELIB__txt_util) \
		$(STD__textio) \
		$(IEEE__numeric_std) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work ./tmp/codelib -quiet ./hibi_mem_dma_tester.vhd

$(./TMP/CODELIB__hibi_seg) \
$(./TMP/CODELIB__hibi_seg__structural) : ./hibi_seg.vhd \
		$(./TMP/CODELIB__hibi_wrapper_r3) \
		$(IEEE__std_logic_unsigned) \
		$(IEEE__std_logic_arith) \
		$(./TMP/CODELIB__hibi_wrapper_r4) \
		$(IEEE__numeric_std) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work ./tmp/codelib -quiet ./hibi_seg.vhd

$(./TMP/CODELIB__hibi_wrapper_r1) \
$(./TMP/CODELIB__hibi_wrapper_r1__structural) : ../../../../../../release_1/lib/hw_lib/ips/communication/hibi/vhd/hibi_wrapper_r1.vhd \
		$(./TMP/CODELIB__hibiv2_pkg) \
		$(IEEE__std_logic_unsigned) \
		$(IEEE__std_logic_arith) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work ./tmp/codelib -quiet -check_synthesis \
		 -pedanticerrors ../../../../../../release_1/lib/hw_lib/ips/communication/hibi/vhd/hibi_wrapper_r1.vhd

$(./TMP/CODELIB__hibi_wrapper_r3) \
$(./TMP/CODELIB__hibi_wrapper_r3__structural_ultimate) : ../../../../../../release_1/lib/hw_lib/ips/communication/hibi/vhd/hibi_wrapper_r3.vhd \
		$(./TMP/CODELIB__hibiv2_pkg) \
		$(./TMP/CODELIB__hibi_wrapper_r1) \
		$(IEEE__std_logic_unsigned) \
		$(IEEE__std_logic_arith) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work ./tmp/codelib -quiet -check_synthesis \
		 -pedanticerrors ../../../../../../release_1/lib/hw_lib/ips/communication/hibi/vhd/hibi_wrapper_r3.vhd

$(./TMP/CODELIB__hibi_wrapper_r4) \
$(./TMP/CODELIB__hibi_wrapper_r4__structural) : ../../../../../../release_1/lib/hw_lib/ips/communication/hibi/vhd/hibi_wrapper_r4.vhd \
		$(./TMP/CODELIB__hibiv2_pkg) \
		$(./TMP/CODELIB__hibi_wrapper_r1) \
		$(IEEE__std_logic_unsigned) \
		$(IEEE__std_logic_arith) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work ./tmp/codelib -quiet -check_synthesis \
		 -pedanticerrors ../../../../../../release_1/lib/hw_lib/ips/communication/hibi/vhd/hibi_wrapper_r4.vhd

$(./TMP/CODELIB__hibiv2_pkg) : ../../../../../../release_1/lib/hw_lib/ips/communication/hibi/vhd/hibiv2_pkg.vhd \
		$(IEEE__std_logic_arith) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work ./tmp/codelib -quiet -check_synthesis \
		 -pedanticerrors ../../../../../../release_1/lib/hw_lib/ips/communication/hibi/vhd/hibiv2_pkg.vhd

$(./TMP/CODELIB__lfsr) \
$(./TMP/CODELIB__lfsr__rtl) : ../../../../../../release_1/lib/hw_lib/ips/communication/hibi/vhd/lfsr.vhd \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work ./tmp/codelib -quiet -check_synthesis \
		 -pedanticerrors ../../../../../../release_1/lib/hw_lib/ips/communication/hibi/vhd/lfsr.vhd

$(./TMP/CODELIB__multiclk_fifo) \
$(./TMP/CODELIB__multiclk_fifo__rtl) : ../../../../../../release_1/lib/hw_lib/ips/communication/hibi/vhd/copy_of_multiclk_fifo.vhd \
		$(IEEE__std_logic_unsigned) \
		$(IEEE__std_logic_arith) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work ./tmp/codelib -quiet -check_synthesis \
		 -pedanticerrors ../../../../../../release_1/lib/hw_lib/ips/communication/hibi/vhd/copy_of_multiclk_fifo.vhd

$(./TMP/CODELIB__onchip_ram_u) \
$(./TMP/CODELIB__onchip_ram_u__rtl) : ../hdl/onchip_ram_u.vhd \
		$(IEEE__numeric_std) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work ./tmp/codelib -quiet -check_synthesis \
		 -pedanticerrors ../hdl/onchip_ram_u.vhd

$(./TMP/CODELIB__pseudo_rand_gen_r2) \
$(./TMP/CODELIB__pseudo_rand_gen_r2__rtl) : ../../../misc/pseudo_rand_gen/vhd/pseudo_rand_gen_r2.vhd \
		$(IEEE__numeric_std) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work ./tmp/codelib -quiet ../../../misc/pseudo_rand_gen/vhd/pseudo_rand_gen_r2.vhd

$(./TMP/CODELIB__receiver) \
$(./TMP/CODELIB__receiver__structural) : ../../../../../../release_1/lib/hw_lib/ips/communication/hibi/vhd/receiver.vhd \
		$(./TMP/CODELIB__hibiv2_pkg) \
		$(IEEE__std_logic_unsigned) \
		$(IEEE__std_logic_arith) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work ./tmp/codelib -quiet -check_synthesis \
		 -pedanticerrors ../../../../../../release_1/lib/hw_lib/ips/communication/hibi/vhd/receiver.vhd

$(./TMP/CODELIB__rx_control) \
$(./TMP/CODELIB__rx_control__rtl) : ../../../../../../release_1/lib/hw_lib/ips/communication/hibi/vhd/rx_ctrl.vhd \
		$(./TMP/CODELIB__hibiv2_pkg) \
		$(IEEE__std_logic_unsigned) \
		$(IEEE__std_logic_arith) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work ./tmp/codelib -quiet -check_synthesis \
		 -pedanticerrors ../../../../../../release_1/lib/hw_lib/ips/communication/hibi/vhd/rx_ctrl.vhd

$(./TMP/CODELIB__transmitter) \
$(./TMP/CODELIB__transmitter__structural) : ../../../../../../release_1/lib/hw_lib/ips/communication/hibi/vhd/transmitter.vhd \
		$(IEEE__std_logic_unsigned) \
		$(IEEE__std_logic_arith) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work ./tmp/codelib -quiet -check_synthesis \
		 -pedanticerrors ../../../../../../release_1/lib/hw_lib/ips/communication/hibi/vhd/transmitter.vhd

$(./TMP/CODELIB__a_graycounter) \
$(./TMP/CODELIB__alt3pram) \
$(./TMP/CODELIB__alt_aeq_s4) \
$(./TMP/CODELIB__alt_bidir_buf) \
$(./TMP/CODELIB__alt_bidir_diff) \
$(./TMP/CODELIB__alt_cal) \
$(./TMP/CODELIB__alt_cal_c3gxb) \
$(./TMP/CODELIB__alt_cal_mm) \
$(./TMP/CODELIB__alt_dfe) \
$(./TMP/CODELIB__alt_eyemon) \
$(./TMP/CODELIB__alt_inbuf) \
$(./TMP/CODELIB__alt_inbuf_diff) \
$(./TMP/CODELIB__alt_iobuf) \
$(./TMP/CODELIB__alt_iobuf_diff) \
$(./TMP/CODELIB__alt_mem) \
$(./TMP/CODELIB__alt_mem_2) \
$(./TMP/CODELIB__alt_outbuf) \
$(./TMP/CODELIB__alt_outbuf_diff) \
$(./TMP/CODELIB__alt_outbuf_tri) \
$(./TMP/CODELIB__alt_outbuf_tri_diff) \
$(./TMP/CODELIB__altaccumulate) \
$(./TMP/CODELIB__altclklock) \
$(./TMP/CODELIB__altddio_bidir) \
$(./TMP/CODELIB__altddio_in) \
$(./TMP/CODELIB__altddio_out) \
$(./TMP/CODELIB__altdpram) \
$(./TMP/CODELIB__ALTERA_DEVICE_FAMILIES) \
$(./TMP/CODELIB__altera_functions) \
$(./TMP/CODELIB__ALTERA_MF_HINT_EVALUATION) \
$(./TMP/CODELIB__ALTERA_MF_MEMORY_INITIALIZATION) \
$(./TMP/CODELIB__altera_pll) \
$(./TMP/CODELIB__altera_std_synchronizer) \
$(./TMP/CODELIB__altera_std_synchronizer_bundle) \
$(./TMP/CODELIB__altfp_mult) \
$(./TMP/CODELIB__altlvds_rx) \
$(./TMP/CODELIB__altlvds_tx) \
$(./TMP/CODELIB__altmult_accum) \
$(./TMP/CODELIB__altmult_add) \
$(./TMP/CODELIB__altparallel_flash_loader) \
$(./TMP/CODELIB__altpll) \
$(./TMP/CODELIB__altserial_flash_loader) \
$(./TMP/CODELIB__altshift_taps) \
$(./TMP/CODELIB__altsource_probe) \
$(./TMP/CODELIB__altsqrt) \
$(./TMP/CODELIB__altsquare) \
$(./TMP/CODELIB__altstratixii_oct) \
$(./TMP/CODELIB__altsyncram) \
$(./TMP/CODELIB__arm_m_cntr) \
$(./TMP/CODELIB__arm_n_cntr) \
$(./TMP/CODELIB__arm_scale_cntr) \
$(./TMP/CODELIB__arriaii_and1) \
$(./TMP/CODELIB__arriaii_and16) \
$(./TMP/CODELIB__arriaii_and2) \
$(./TMP/CODELIB__arriaii_asmiblock) \
$(./TMP/CODELIB__arriaii_b17mux21) \
$(./TMP/CODELIB__arriaii_b5mux21) \
$(./TMP/CODELIB__arriaii_bmux21) \
$(./TMP/CODELIB__arriaii_carry_chain_adder) \
$(./TMP/CODELIB__arriaii_clkena) \
$(./TMP/CODELIB__arriaii_clkselect) \
$(./TMP/CODELIB__arriaii_controller) \
$(./TMP/CODELIB__arriaii_crcblock) \
$(./TMP/CODELIB__arriaii_ddio_in) \
$(./TMP/CODELIB__arriaii_ddio_oe) \
$(./TMP/CODELIB__arriaii_ddio_out) \
$(./TMP/CODELIB__arriaii_ddr_delay_chain_s) \
$(./TMP/CODELIB__arriaii_ddr_gray_decoder) \
$(./TMP/CODELIB__arriaii_ddr_io_reg) \
$(./TMP/CODELIB__arriaii_dffe) \
$(./TMP/CODELIB__arriaii_dll) \
$(./TMP/CODELIB__arriaii_dll_offset_ctrl) \
$(./TMP/CODELIB__arriaii_dpa_block) \
$(./TMP/CODELIB__arriaii_dpa_retime_block) \
$(./TMP/CODELIB__arriaii_dqs_delay_chain) \
$(./TMP/CODELIB__arriaii_dqs_enable) \
$(./TMP/CODELIB__arriaii_dqs_enable_ctrl) \
$(./TMP/CODELIB__arriaii_ena_reg) \
$(./TMP/CODELIB__arriaii_ff) \
$(./TMP/CODELIB__arriaii_first_stage_add_sub) \
$(./TMP/CODELIB__arriaii_fsa_isse) \
$(./TMP/CODELIB__arriaii_io_ibuf) \
$(./TMP/CODELIB__arriaii_io_obuf) \
$(./TMP/CODELIB__arriaii_io_pad) \
$(./TMP/CODELIB__arriaii_jtag) \
$(./TMP/CODELIB__arriaii_latch) \
$(./TMP/CODELIB__arriaii_lcell_comb) \
$(./TMP/CODELIB__arriaii_lvds_receiver) \
$(./TMP/CODELIB__arriaii_lvds_reg) \
$(./TMP/CODELIB__arriaii_lvds_rx_bitslip) \
$(./TMP/CODELIB__arriaii_lvds_rx_deser) \
$(./TMP/CODELIB__arriaii_lvds_rx_fifo) \
$(./TMP/CODELIB__arriaii_lvds_rx_fifo_sync_ram) \
$(./TMP/CODELIB__arriaii_lvds_rx_parallel_reg) \
$(./TMP/CODELIB__arriaii_lvds_transmitter) \
$(./TMP/CODELIB__arriaii_lvds_tx_out_block) \
$(./TMP/CODELIB__arriaii_lvds_tx_parallel_register) \
$(./TMP/CODELIB__arriaii_lvds_tx_reg) \
$(./TMP/CODELIB__arriaii_m_cntr) \
$(./TMP/CODELIB__arriaii_mac_mult) \
$(./TMP/CODELIB__arriaii_mac_multiplier) \
$(./TMP/CODELIB__arriaii_mac_out) \
$(./TMP/CODELIB__arriaii_mac_register) \
$(./TMP/CODELIB__arriaii_mlab_cell) \
$(./TMP/CODELIB__arriaii_mlab_cell_pulse_generator) \
$(./TMP/CODELIB__arriaii_mux21) \
$(./TMP/CODELIB__arriaii_mux41) \
$(./TMP/CODELIB__arriaii_n_cntr) \
$(./TMP/CODELIB__arriaii_nmux21) \
$(./TMP/CODELIB__arriaii_oscillator) \
$(./TMP/CODELIB__arriaii_pclk_divider) \
$(./TMP/CODELIB__arriaii_pll) \
$(./TMP/CODELIB__arriaii_pll_reg) \
$(./TMP/CODELIB__ARRIAII_PRIM_DFFE) \
$(./TMP/CODELIB__ARRIAII_PRIM_DFFEAS) \
$(./TMP/CODELIB__ARRIAII_PRIM_DFFEAS_HIGH) \
$(./TMP/CODELIB__arriaii_pseudo_diff_out) \
$(./TMP/CODELIB__arriaii_ram_block) \
$(./TMP/CODELIB__arriaii_ram_pulse_generator) \
$(./TMP/CODELIB__arriaii_ram_register) \
$(./TMP/CODELIB__arriaii_rotate_shift_block) \
$(./TMP/CODELIB__arriaii_round_block) \
$(./TMP/CODELIB__arriaii_round_saturate_block) \
$(./TMP/CODELIB__arriaii_routing_wire) \
$(./TMP/CODELIB__arriaii_rublock) \
$(./TMP/CODELIB__arriaii_saturate_block) \
$(./TMP/CODELIB__arriaii_scale_cntr) \
$(./TMP/CODELIB__arriaii_second_stage_add_accum) \
$(./TMP/CODELIB__arriaii_select_ini_phase_dpaclk) \
$(./TMP/CODELIB__arriaii_spiblock) \
$(./TMP/CODELIB__arriaii_termination) \
$(./TMP/CODELIB__arriaii_termination_logic) \
$(./TMP/CODELIB__carry) \
$(./TMP/CODELIB__carry_sum) \
$(./TMP/CODELIB__cascade) \
$(./TMP/CODELIB__cda_m_cntr) \
$(./TMP/CODELIB__cda_n_cntr) \
$(./TMP/CODELIB__cda_scale_cntr) \
$(./TMP/CODELIB__clklock) \
$(./TMP/CODELIB__cycloneiiigl_post_divider) \
$(./TMP/CODELIB__dcfifo) \
$(./TMP/CODELIB__dcfifo_async) \
$(./TMP/CODELIB__dcfifo_dffpipe) \
$(./TMP/CODELIB__dcfifo_fefifo) \
$(./TMP/CODELIB__dcfifo_low_latency) \
$(./TMP/CODELIB__dcfifo_mixed_widths) \
$(./TMP/CODELIB__dcfifo_sync) \
$(./TMP/CODELIB__dff) \
$(./TMP/CODELIB__dffe) \
$(./TMP/CODELIB__dffea) \
$(./TMP/CODELIB__dffeas) \
$(./TMP/CODELIB__dffp) \
$(./TMP/CODELIB__dlatch) \
$(./TMP/CODELIB__dummy_hub) \
$(./TMP/CODELIB__exp) \
$(./TMP/CODELIB__flexible_lvds_rx) \
$(./TMP/CODELIB__flexible_lvds_tx) \
$(./TMP/CODELIB__generic_pll) \
$(./TMP/CODELIB__global) \
$(./TMP/CODELIB__io_buf_opdrn) \
$(./TMP/CODELIB__io_buf_tri) \
$(./TMP/CODELIB__jkff) \
$(./TMP/CODELIB__jkffe) \
$(./TMP/CODELIB__jtag_tap_controller) \
$(./TMP/CODELIB__latch) \
$(./TMP/CODELIB__lcell) \
$(./TMP/CODELIB__lpm_abs) \
$(./TMP/CODELIB__lpm_add_sub) \
$(./TMP/CODELIB__lpm_and) \
$(./TMP/CODELIB__lpm_bipad) \
$(./TMP/CODELIB__lpm_bustri) \
$(./TMP/CODELIB__lpm_clshift) \
$(./TMP/CODELIB__lpm_compare) \
$(./TMP/CODELIB__lpm_constant) \
$(./TMP/CODELIB__lpm_counter) \
$(./TMP/CODELIB__lpm_decode) \
$(./TMP/CODELIB__LPM_DEVICE_FAMILIES) \
$(./TMP/CODELIB__lpm_divide) \
$(./TMP/CODELIB__lpm_ff) \
$(./TMP/CODELIB__lpm_fifo) \
$(./TMP/CODELIB__lpm_fifo_dc) \
$(./TMP/CODELIB__lpm_fifo_dc_async) \
$(./TMP/CODELIB__lpm_fifo_dc_dffpipe) \
$(./TMP/CODELIB__lpm_fifo_dc_fefifo) \
$(./TMP/CODELIB__LPM_HINT_EVALUATION) \
$(./TMP/CODELIB__lpm_inpad) \
$(./TMP/CODELIB__lpm_inv) \
$(./TMP/CODELIB__lpm_latch) \
$(./TMP/CODELIB__LPM_MEMORY_INITIALIZATION) \
$(./TMP/CODELIB__lpm_mult) \
$(./TMP/CODELIB__lpm_mux) \
$(./TMP/CODELIB__lpm_or) \
$(./TMP/CODELIB__lpm_outpad) \
$(./TMP/CODELIB__lpm_ram_dp) \
$(./TMP/CODELIB__lpm_ram_dq) \
$(./TMP/CODELIB__lpm_ram_io) \
$(./TMP/CODELIB__lpm_rom) \
$(./TMP/CODELIB__lpm_shiftreg) \
$(./TMP/CODELIB__lpm_xor) \
$(./TMP/CODELIB__lut_input) \
$(./TMP/CODELIB__lut_output) \
$(./TMP/CODELIB__MF_cycloneiii_pll) \
$(./TMP/CODELIB__MF_cycloneiiigl_m_cntr) \
$(./TMP/CODELIB__MF_cycloneiiigl_n_cntr) \
$(./TMP/CODELIB__MF_cycloneiiigl_pll) \
$(./TMP/CODELIB__MF_cycloneiiigl_scale_cntr) \
$(./TMP/CODELIB__MF_pll_reg) \
$(./TMP/CODELIB__MF_stratix_pll) \
$(./TMP/CODELIB__MF_stratixii_pll) \
$(./TMP/CODELIB__MF_stratixiii_pll) \
$(./TMP/CODELIB__mux21) \
$(./TMP/CODELIB__oper_add) \
$(./TMP/CODELIB__oper_addsub) \
$(./TMP/CODELIB__oper_bus_mux) \
$(./TMP/CODELIB__oper_decoder) \
$(./TMP/CODELIB__oper_div) \
$(./TMP/CODELIB__oper_latch) \
$(./TMP/CODELIB__oper_left_shift) \
$(./TMP/CODELIB__oper_less_than) \
$(./TMP/CODELIB__oper_mod) \
$(./TMP/CODELIB__oper_mult) \
$(./TMP/CODELIB__oper_mux) \
$(./TMP/CODELIB__oper_right_shift) \
$(./TMP/CODELIB__oper_rotate_left) \
$(./TMP/CODELIB__oper_rotate_right) \
$(./TMP/CODELIB__oper_selector) \
$(./TMP/CODELIB__opndrn) \
$(./TMP/CODELIB__parallel_add) \
$(./TMP/CODELIB__pll_iobuf) \
$(./TMP/CODELIB__prim_gdff) \
$(./TMP/CODELIB__PRIM_GDFF_HIGH) \
$(./TMP/CODELIB__PRIM_GDFF_LOW) \
$(./TMP/CODELIB__prim_gjkff) \
$(./TMP/CODELIB__prim_gsrff) \
$(./TMP/CODELIB__prim_gtff) \
$(./TMP/CODELIB__row_global) \
$(./TMP/CODELIB__scfifo) \
$(./TMP/CODELIB__signal_gen) \
$(./TMP/CODELIB__sld_signaltap) \
$(./TMP/CODELIB__sld_virtual_jtag) \
$(./TMP/CODELIB__soft) \
$(./TMP/CODELIB__srff) \
$(./TMP/CODELIB__srffe) \
$(./TMP/CODELIB__stratix_lvds_rx) \
$(./TMP/CODELIB__stratix_tx_outclk) \
$(./TMP/CODELIB__stratixgx_dpa_lvds_rx) \
$(./TMP/CODELIB__stratixii_lvds_rx) \
$(./TMP/CODELIB__stratixii_tx_outclk) \
$(./TMP/CODELIB__stratixiii_lvds_rx) \
$(./TMP/CODELIB__stratixiii_lvds_rx_channel) \
$(./TMP/CODELIB__stratixiii_lvds_rx_dpa) \
$(./TMP/CODELIB__stx_m_cntr) \
$(./TMP/CODELIB__stx_n_cntr) \
$(./TMP/CODELIB__stx_scale_cntr) \
$(./TMP/CODELIB__tff) \
$(./TMP/CODELIB__tffe) \
$(./TMP/CODELIB__TRI) \
$(./TMP/CODELIB__tri_bus) \
$(./TMP/CODELIB__ttn_m_cntr) \
$(./TMP/CODELIB__ttn_n_cntr) \
$(./TMP/CODELIB__ttn_scale_cntr) : c:/altera/10.0/quartus/eda/sim_lib/altera_mf.v \
		 c:/altera/10.0/quartus/eda/sim_lib/sgate.v \
		 c:/altera/10.0/quartus/eda/sim_lib/altera_primitives.v \
		 c:/altera/10.0/quartus/eda/sim_lib/220model.v \
		 c:/altera/10.0/quartus/eda/sim_lib/arriaii_atoms.v \
		 ../ts/a2gx_hibi_mem_dma_perf_test/alt_mem_2.v \
		 ../ts/a2gx_hibi_mem_dma_perf_test/alt_mem.v
	$(VLOG) -quiet -work work -L mtiAvm \
		 -L mtiOvm -L mtiUPF c:/altera/10.0/quartus/eda/sim_lib/altera_mf.v \
		 c:/altera/10.0/quartus/eda/sim_lib/sgate.v \
		 c:/altera/10.0/quartus/eda/sim_lib/altera_primitives.v \
		 c:/altera/10.0/quartus/eda/sim_lib/220model.v \
		 c:/altera/10.0/quartus/eda/sim_lib/arriaii_atoms.v \
		 ../ts/a2gx_hibi_mem_dma_perf_test/alt_mem_2.v \
		 ../ts/a2gx_hibi_mem_dma_perf_test/alt_mem.v

$(./TMP/CODELIB__tx_control) \
$(./TMP/CODELIB__tx_control__rtl) : ../../../../../../release_1/lib/hw_lib/ips/communication/hibi/vhd/tx_ctrl.vhd \
		$(IEEE__std_logic_unsigned) \
		$(IEEE__std_logic_arith) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work ./tmp/codelib -quiet -check_synthesis \
		 -pedanticerrors ../../../../../../release_1/lib/hw_lib/ips/communication/hibi/vhd/tx_ctrl.vhd

$(./TMP/CODELIB__txt_util) \
$(./TMP/CODELIB__txt_util__body) : ../hdl/txt_util.vhd \
		$(STD__textio) \
		$(IEEE__numeric_std) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work ./tmp/codelib -quiet -check_synthesis \
		 -pedanticerrors ../hdl/txt_util.vhd

