xrun: 22.03-s012: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
TOOL:	xrun	22.03-s012: Started on Dec 09, 2025 at 21:15:20 CST
xrun
	-f run_vm.f
		+access+rwc
		-timescale 1ns/1ns
		-input waves.tcl
		-coverage A
		-covoverwrite
		-covfile ./cov_conf.ccf
		-covworkdir /cov_work
		-svseed random
		-uvmhome /opt/coe/cadence/XCELIUM/tools/methodology/UVM/CDNS-1.1d/sv
		+UVM_VERBOSITY=UVM_LOW
		-f file_list.f
			-incdir ../tb
			-incdir ../test
			-incdir ../design
			../design/htax_top.v
			../design/htax_combinatoric_arbiter.v
			../design/htax_outport_arbiter.v
			../design/htax_outport_data_mux.v
			../tb/htax_defines.sv
			../tb/htax_pkg.sv
			../tb/htax_top.sv
			../tb/htax_tx_interface.sv
			../tb/htax_rx_interface.sv
	+UVM_TESTNAME=htax_parallel_fixed_port_test

   User defined plus("+") options:
	+UVM_VERBOSITY=UVM_LOW

SOFTINCLUDE $SYSTEM_CDS_LIB_DIR/cds.lib
|
xrun: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,1): cds.lib Invalid environment variable ''.
DEFINE      basic                   $CDK_DIR/lib/basic
|
xrun: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,2): cds.lib Invalid environment variable ''.
DEFINE      NCSU_Analog_Parts 	    $CDK_DIR/lib/NCSU_Analog_Parts
|
xrun: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,3): cds.lib Invalid environment variable ''.
DEFINE      NCSU_Digital_Parts 	    $CDK_DIR/lib/NCSU_Digital_Parts
|
xrun: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,4): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_ami06      $CDK_DIR/lib/NCSU_TechLib_ami06
|
xrun: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,6): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_ami16      $CDK_DIR/lib/NCSU_TechLib_ami16
|
xrun: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,7): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_hp06       $CDK_DIR/lib/NCSU_TechLib_hp06
|
xrun: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,8): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_tsmc02     $CDK_DIR/lib/NCSU_TechLib_tsmc02
|
xrun: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,9): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_tsmc02d    $CDK_DIR/lib/NCSU_TechLib_tsmc02d
|
xrun: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,10): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_tsmc03     $CDK_DIR/lib/NCSU_TechLib_tsmc03
|
xrun: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,11): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_tsmc03d    $CDK_DIR/lib/NCSU_TechLib_tsmc03d
|
xrun: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,12): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_tsmc04_4M2P    $CDK_DIR/lib/NCSU_TechLib_tsmc04_4M2P
|
xrun: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,13): cds.lib Invalid environment variable ''.
SOFTINCLUDE $SYSTEM_CDS_LIB_DIR/cds.lib
|
xrun: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,1): cds.lib Invalid environment variable ''.
DEFINE      basic                   $CDK_DIR/lib/basic
|
xrun: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,2): cds.lib Invalid environment variable ''.
DEFINE      NCSU_Analog_Parts 	    $CDK_DIR/lib/NCSU_Analog_Parts
|
xrun: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,3): cds.lib Invalid environment variable ''.
DEFINE      NCSU_Digital_Parts 	    $CDK_DIR/lib/NCSU_Digital_Parts
|
xrun: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,4): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_ami06      $CDK_DIR/lib/NCSU_TechLib_ami06
|
xrun: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,6): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_ami16      $CDK_DIR/lib/NCSU_TechLib_ami16
|
xrun: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,7): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_hp06       $CDK_DIR/lib/NCSU_TechLib_hp06
|
xrun: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,8): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_tsmc02     $CDK_DIR/lib/NCSU_TechLib_tsmc02
|
xrun: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,9): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_tsmc02d    $CDK_DIR/lib/NCSU_TechLib_tsmc02d
|
xrun: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,10): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_tsmc03     $CDK_DIR/lib/NCSU_TechLib_tsmc03
|
xrun: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,11): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_tsmc03d    $CDK_DIR/lib/NCSU_TechLib_tsmc03d
|
xrun: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,12): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_tsmc04_4M2P    $CDK_DIR/lib/NCSU_TechLib_tsmc04_4M2P
|
xrun: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,13): cds.lib Invalid environment variable ''.
SOFTINCLUDE $SYSTEM_CDS_LIB_DIR/cds.lib
|
xrun: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,1): cds.lib Invalid environment variable ''.
DEFINE      basic                   $CDK_DIR/lib/basic
|
xrun: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,2): cds.lib Invalid environment variable ''.
DEFINE      NCSU_Analog_Parts 	    $CDK_DIR/lib/NCSU_Analog_Parts
|
xrun: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,3): cds.lib Invalid environment variable ''.
DEFINE      NCSU_Digital_Parts 	    $CDK_DIR/lib/NCSU_Digital_Parts
|
xrun: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,4): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_ami06      $CDK_DIR/lib/NCSU_TechLib_ami06
|
xrun: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,6): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_ami16      $CDK_DIR/lib/NCSU_TechLib_ami16
|
xrun: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,7): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_hp06       $CDK_DIR/lib/NCSU_TechLib_hp06
|
xrun: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,8): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_tsmc02     $CDK_DIR/lib/NCSU_TechLib_tsmc02
|
xrun: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,9): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_tsmc02d    $CDK_DIR/lib/NCSU_TechLib_tsmc02d
|
xrun: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,10): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_tsmc03     $CDK_DIR/lib/NCSU_TechLib_tsmc03
|
xrun: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,11): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_tsmc03d    $CDK_DIR/lib/NCSU_TechLib_tsmc03d
|
xrun: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,12): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_tsmc04_4M2P    $CDK_DIR/lib/NCSU_TechLib_tsmc04_4M2P
|
xrun: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,13): cds.lib Invalid environment variable ''.
SOFTINCLUDE $SYSTEM_CDS_LIB_DIR/cds.lib
|
xrun: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,1): cds.lib Invalid environment variable ''.
DEFINE      basic                   $CDK_DIR/lib/basic
|
xrun: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,2): cds.lib Invalid environment variable ''.
DEFINE      NCSU_Analog_Parts 	    $CDK_DIR/lib/NCSU_Analog_Parts
|
xrun: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,3): cds.lib Invalid environment variable ''.
DEFINE      NCSU_Digital_Parts 	    $CDK_DIR/lib/NCSU_Digital_Parts
|
xrun: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,4): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_ami06      $CDK_DIR/lib/NCSU_TechLib_ami06
|
xrun: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,6): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_ami16      $CDK_DIR/lib/NCSU_TechLib_ami16
|
xrun: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,7): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_hp06       $CDK_DIR/lib/NCSU_TechLib_hp06
|
xrun: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,8): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_tsmc02     $CDK_DIR/lib/NCSU_TechLib_tsmc02
|
xrun: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,9): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_tsmc02d    $CDK_DIR/lib/NCSU_TechLib_tsmc02d
|
xrun: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,10): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_tsmc03     $CDK_DIR/lib/NCSU_TechLib_tsmc03
|
xrun: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,11): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_tsmc03d    $CDK_DIR/lib/NCSU_TechLib_tsmc03d
|
xrun: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,12): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_tsmc04_4M2P    $CDK_DIR/lib/NCSU_TechLib_tsmc04_4M2P
|
xrun: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,13): cds.lib Invalid environment variable ''.
Recompiling... reason: file '../design/htax_outport_data_mux.v' is newer than expected.
	expected: Tue Dec  9 20:40:21 2025
	actual:   Tue Dec  9 20:51:10 2025
SOFTINCLUDE $SYSTEM_CDS_LIB_DIR/cds.lib
|
xrun: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,1): cds.lib Invalid environment variable ''.
DEFINE      basic                   $CDK_DIR/lib/basic
|
xrun: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,2): cds.lib Invalid environment variable ''.
DEFINE      NCSU_Analog_Parts 	    $CDK_DIR/lib/NCSU_Analog_Parts
|
xrun: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,3): cds.lib Invalid environment variable ''.
DEFINE      NCSU_Digital_Parts 	    $CDK_DIR/lib/NCSU_Digital_Parts
|
xrun: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,4): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_ami06      $CDK_DIR/lib/NCSU_TechLib_ami06
|
xrun: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,6): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_ami16      $CDK_DIR/lib/NCSU_TechLib_ami16
|
xrun: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,7): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_hp06       $CDK_DIR/lib/NCSU_TechLib_hp06
|
xrun: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,8): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_tsmc02     $CDK_DIR/lib/NCSU_TechLib_tsmc02
|
xrun: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,9): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_tsmc02d    $CDK_DIR/lib/NCSU_TechLib_tsmc02d
|
xrun: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,10): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_tsmc03     $CDK_DIR/lib/NCSU_TechLib_tsmc03
|
xrun: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,11): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_tsmc03d    $CDK_DIR/lib/NCSU_TechLib_tsmc03d
|
xrun: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,12): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_tsmc04_4M2P    $CDK_DIR/lib/NCSU_TechLib_tsmc04_4M2P
|
xrun: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,13): cds.lib Invalid environment variable ''.
Compiling UVM packages (uvm_pkg.sv cdns_uvm_pkg.sv) using uvmhome location /opt/coe/cadence/XCELIUM/tools/methodology/UVM/CDNS-1.1d/sv
SOFTINCLUDE $SYSTEM_CDS_LIB_DIR/cds.lib
|
xmvlog: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,1): cds.lib Invalid environment variable ''.
DEFINE      basic                   $CDK_DIR/lib/basic
|
xmvlog: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,2): cds.lib Invalid environment variable ''.
DEFINE      NCSU_Analog_Parts 	    $CDK_DIR/lib/NCSU_Analog_Parts
|
xmvlog: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,3): cds.lib Invalid environment variable ''.
DEFINE      NCSU_Digital_Parts 	    $CDK_DIR/lib/NCSU_Digital_Parts
|
xmvlog: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,4): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_ami06      $CDK_DIR/lib/NCSU_TechLib_ami06
|
xmvlog: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,6): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_ami16      $CDK_DIR/lib/NCSU_TechLib_ami16
|
xmvlog: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,7): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_hp06       $CDK_DIR/lib/NCSU_TechLib_hp06
|
xmvlog: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,8): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_tsmc02     $CDK_DIR/lib/NCSU_TechLib_tsmc02
|
xmvlog: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,9): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_tsmc02d    $CDK_DIR/lib/NCSU_TechLib_tsmc02d
|
xmvlog: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,10): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_tsmc03     $CDK_DIR/lib/NCSU_TechLib_tsmc03
|
xmvlog: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,11): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_tsmc03d    $CDK_DIR/lib/NCSU_TechLib_tsmc03d
|
xmvlog: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,12): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_tsmc04_4M2P    $CDK_DIR/lib/NCSU_TechLib_tsmc04_4M2P
|
xmvlog: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,13): cds.lib Invalid environment variable ''.
SOFTINCLUDE $SYSTEM_CDS_LIB_DIR/cds.lib
|
xmvlog: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,1): cds.lib Invalid environment variable ''.
DEFINE      basic                   $CDK_DIR/lib/basic
|
xmvlog: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,2): cds.lib Invalid environment variable ''.
DEFINE      NCSU_Analog_Parts 	    $CDK_DIR/lib/NCSU_Analog_Parts
|
xmvlog: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,3): cds.lib Invalid environment variable ''.
DEFINE      NCSU_Digital_Parts 	    $CDK_DIR/lib/NCSU_Digital_Parts
|
xmvlog: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,4): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_ami06      $CDK_DIR/lib/NCSU_TechLib_ami06
|
xmvlog: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,6): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_ami16      $CDK_DIR/lib/NCSU_TechLib_ami16
|
xmvlog: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,7): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_hp06       $CDK_DIR/lib/NCSU_TechLib_hp06
|
xmvlog: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,8): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_tsmc02     $CDK_DIR/lib/NCSU_TechLib_tsmc02
|
xmvlog: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,9): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_tsmc02d    $CDK_DIR/lib/NCSU_TechLib_tsmc02d
|
xmvlog: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,10): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_tsmc03     $CDK_DIR/lib/NCSU_TechLib_tsmc03
|
xmvlog: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,11): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_tsmc03d    $CDK_DIR/lib/NCSU_TechLib_tsmc03d
|
xmvlog: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,12): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_tsmc04_4M2P    $CDK_DIR/lib/NCSU_TechLib_tsmc04_4M2P
|
xmvlog: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,13): cds.lib Invalid environment variable ''.
file: ../design/htax_outport_data_mux.v
	module worklib.htax_outport_data_mux:v
		errors: 0, warnings: 0
file: ../tb/htax_rx_interface.sv
xmvlog: *W,SPDUSD: Include directory ../design given but not used.
	Total errors/warnings found outside modules and primitives:
		errors: 0, warnings: 13
SOFTINCLUDE $SYSTEM_CDS_LIB_DIR/cds.lib
|
xrun: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,1): cds.lib Invalid environment variable ''.
DEFINE      basic                   $CDK_DIR/lib/basic
|
xrun: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,2): cds.lib Invalid environment variable ''.
DEFINE      NCSU_Analog_Parts 	    $CDK_DIR/lib/NCSU_Analog_Parts
|
xrun: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,3): cds.lib Invalid environment variable ''.
DEFINE      NCSU_Digital_Parts 	    $CDK_DIR/lib/NCSU_Digital_Parts
|
xrun: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,4): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_ami06      $CDK_DIR/lib/NCSU_TechLib_ami06
|
xrun: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,6): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_ami16      $CDK_DIR/lib/NCSU_TechLib_ami16
|
xrun: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,7): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_hp06       $CDK_DIR/lib/NCSU_TechLib_hp06
|
xrun: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,8): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_tsmc02     $CDK_DIR/lib/NCSU_TechLib_tsmc02
|
xrun: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,9): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_tsmc02d    $CDK_DIR/lib/NCSU_TechLib_tsmc02d
|
xrun: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,10): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_tsmc03     $CDK_DIR/lib/NCSU_TechLib_tsmc03
|
xrun: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,11): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_tsmc03d    $CDK_DIR/lib/NCSU_TechLib_tsmc03d
|
xrun: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,12): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_tsmc04_4M2P    $CDK_DIR/lib/NCSU_TechLib_tsmc04_4M2P
|
xrun: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,13): cds.lib Invalid environment variable ''.
SOFTINCLUDE $SYSTEM_CDS_LIB_DIR/cds.lib
|
xrun: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,1): cds.lib Invalid environment variable ''.
DEFINE      basic                   $CDK_DIR/lib/basic
|
xrun: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,2): cds.lib Invalid environment variable ''.
DEFINE      NCSU_Analog_Parts 	    $CDK_DIR/lib/NCSU_Analog_Parts
|
xrun: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,3): cds.lib Invalid environment variable ''.
DEFINE      NCSU_Digital_Parts 	    $CDK_DIR/lib/NCSU_Digital_Parts
|
xrun: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,4): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_ami06      $CDK_DIR/lib/NCSU_TechLib_ami06
|
xrun: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,6): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_ami16      $CDK_DIR/lib/NCSU_TechLib_ami16
|
xrun: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,7): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_hp06       $CDK_DIR/lib/NCSU_TechLib_hp06
|
xrun: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,8): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_tsmc02     $CDK_DIR/lib/NCSU_TechLib_tsmc02
|
xrun: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,9): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_tsmc02d    $CDK_DIR/lib/NCSU_TechLib_tsmc02d
|
xrun: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,10): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_tsmc03     $CDK_DIR/lib/NCSU_TechLib_tsmc03
|
xrun: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,11): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_tsmc03d    $CDK_DIR/lib/NCSU_TechLib_tsmc03d
|
xrun: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,12): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_tsmc04_4M2P    $CDK_DIR/lib/NCSU_TechLib_tsmc04_4M2P
|
xrun: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,13): cds.lib Invalid environment variable ''.
SOFTINCLUDE $SYSTEM_CDS_LIB_DIR/cds.lib
|
xmelab: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,1): cds.lib Invalid environment variable ''.
DEFINE      basic                   $CDK_DIR/lib/basic
|
xmelab: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,2): cds.lib Invalid environment variable ''.
DEFINE      NCSU_Analog_Parts 	    $CDK_DIR/lib/NCSU_Analog_Parts
|
xmelab: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,3): cds.lib Invalid environment variable ''.
DEFINE      NCSU_Digital_Parts 	    $CDK_DIR/lib/NCSU_Digital_Parts
|
xmelab: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,4): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_ami06      $CDK_DIR/lib/NCSU_TechLib_ami06
|
xmelab: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,6): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_ami16      $CDK_DIR/lib/NCSU_TechLib_ami16
|
xmelab: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,7): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_hp06       $CDK_DIR/lib/NCSU_TechLib_hp06
|
xmelab: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,8): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_tsmc02     $CDK_DIR/lib/NCSU_TechLib_tsmc02
|
xmelab: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,9): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_tsmc02d    $CDK_DIR/lib/NCSU_TechLib_tsmc02d
|
xmelab: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,10): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_tsmc03     $CDK_DIR/lib/NCSU_TechLib_tsmc03
|
xmelab: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,11): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_tsmc03d    $CDK_DIR/lib/NCSU_TechLib_tsmc03d
|
xmelab: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,12): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_tsmc04_4M2P    $CDK_DIR/lib/NCSU_TechLib_tsmc04_4M2P
|
xmelab: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,13): cds.lib Invalid environment variable ''.
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		uvm_pkg
		cdns_uvmapi
		cdns_assert2uvm_pkg
		cdns_uvm_pkg
		htax_pkg
		top
xmelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.

	Extracting FSMs for coverage:
		worklib.htax_combinatoric_arbiter
		worklib.htax_outport_arbiter
		worklib.htax_outport_data_mux
		worklib.htax_top
		worklib.top
	Total FSMs extracted = 0
	Building instance overlay tables: ..........
class htax_env extends uvm_env;
             |
xmelab: *W,COVUCC (../tb/htax_env.sv,1|13): Block and Expression coverage types are not supported inside SystemVerilog classes. Use CCF command to enable type-based block and expression control coverage. There may also be other such classes in the design.
.......... Done
	Enabling instrumentation for coverage types: block expression FSM toggle functional
xmelab: *W,COVDCL: By default expression coverage is scored only for Verilog logical operators (|| and &&) and VHDL logical operators (OR, AND, NOR, and NAND), and is scored only in condition expressions. To score coverage for other operators and for expressions in other statements, use the "set_expr_coverable_operators" and "set_expr_coverable_statements" coverage configuration file commands with suitable options at elaboration.
	Generating native compiled code:
SOFTINCLUDE $SYSTEM_CDS_LIB_DIR/cds.lib
|
xmvlog_cg: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,1): cds.lib Invalid environment variable ''.
DEFINE      basic                   $CDK_DIR/lib/basic
|
xmvlog_cg: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,2): cds.lib Invalid environment variable ''.
DEFINE      NCSU_Analog_Parts 	    $CDK_DIR/lib/NCSU_Analog_Parts
|
xmvlog_cg: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,3): cds.lib Invalid environment variable ''.
DEFINE      NCSU_Digital_Parts 	    $CDK_DIR/lib/NCSU_Digital_Parts
|
xmvlog_cg: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,4): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_ami06      $CDK_DIR/lib/NCSU_TechLib_ami06
|
xmvlog_cg: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,6): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_ami16      $CDK_DIR/lib/NCSU_TechLib_ami16
|
xmvlog_cg: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,7): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_hp06       $CDK_DIR/lib/NCSU_TechLib_hp06
|
xmvlog_cg: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,8): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_tsmc02     $CDK_DIR/lib/NCSU_TechLib_tsmc02
|
xmvlog_cg: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,9): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_tsmc02d    $CDK_DIR/lib/NCSU_TechLib_tsmc02d
|
xmvlog_cg: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,10): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_tsmc03     $CDK_DIR/lib/NCSU_TechLib_tsmc03
|
xmvlog_cg: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,11): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_tsmc03d    $CDK_DIR/lib/NCSU_TechLib_tsmc03d
|
xmvlog_cg: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,12): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_tsmc04_4M2P    $CDK_DIR/lib/NCSU_TechLib_tsmc04_4M2P
|
xmvlog_cg: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,13): cds.lib Invalid environment variable ''.
		worklib.htax_outport_data_mux:v <0x135969dc>
			streams:   9, words:  6743
	wire [1:0] vc_reqs_w [3:0];
	                   |
xmelab: *W,COVMDD (../design/htax_outport_arbiter.v,60|20): Toggle coverage for bit, logic, reg, wire, enum and struct multi-dimensional static arrays and vectors is not supported by default. To enable toggle coverage for enum multi-dimensional static arrays specify 'set_toggle_scoring -sv_enum enable_mda' and for other multi-dimensional static arrays, specify 'set_toggle_scoring -sv_mda [<max_bit_base2_exponent>] [-sv_mda_of_struct]' ccf command in the coverage configuration file.
	int 					tran_cycles_left=0;
	    					               |
xmelab: *W,COVUTA (../tb/htax_rx_interface.sv,22|25): Toggle coverage is not supported for SystemVerilog integer, real, string, dynamic array, sparse memory and reference ports. It is also not supported for VHDL multi-dimensional array and array of record. There may also be other such objects in the design.
	Building instance specific data structures.
xmelab: *W,CGPIDF: Covergroup "per_instance" option , by default, is set as 0.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                       Instances  Unique
		Modules:                      14       5
		Interfaces:                    8       2
		Verilog packages:              5       5
		Registers:                 15942   10926
		Scalar wires:                159       -
		Vectored wires:              108       -
		Named events:                 56      25
		Always blocks:               374      98
		Initial blocks:              432     196
		Parallel blocks:              29      30
		Cont. assignments:            89      56
		Pseudo assignments:           57      57
		Assertions:                   54      15
		Covergroup Instances:          0       4
		SV Class declarations:       220     334
		SV Class specializations:    428     428
		Simulation timescale:        1ns
	Writing initial simulation snapshot: worklib.top:sv
SOFTINCLUDE $SYSTEM_CDS_LIB_DIR/cds.lib
|
xmsim: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,1): cds.lib Invalid environment variable ''.
DEFINE      basic                   $CDK_DIR/lib/basic
|
xmsim: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,2): cds.lib Invalid environment variable ''.
DEFINE      NCSU_Analog_Parts 	    $CDK_DIR/lib/NCSU_Analog_Parts
|
xmsim: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,3): cds.lib Invalid environment variable ''.
DEFINE      NCSU_Digital_Parts 	    $CDK_DIR/lib/NCSU_Digital_Parts
|
xmsim: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,4): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_ami06      $CDK_DIR/lib/NCSU_TechLib_ami06
|
xmsim: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,6): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_ami16      $CDK_DIR/lib/NCSU_TechLib_ami16
|
xmsim: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,7): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_hp06       $CDK_DIR/lib/NCSU_TechLib_hp06
|
xmsim: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,8): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_tsmc02     $CDK_DIR/lib/NCSU_TechLib_tsmc02
|
xmsim: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,9): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_tsmc02d    $CDK_DIR/lib/NCSU_TechLib_tsmc02d
|
xmsim: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,10): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_tsmc03     $CDK_DIR/lib/NCSU_TechLib_tsmc03
|
xmsim: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,11): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_tsmc03d    $CDK_DIR/lib/NCSU_TechLib_tsmc03d
|
xmsim: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,12): cds.lib Invalid environment variable ''.
DEFINE      NCSU_TechLib_tsmc04_4M2P    $CDK_DIR/lib/NCSU_TechLib_tsmc04_4M2P
|
xmsim: *W,DLCVAR (/home/grads/b/bhushan_123/cds.lib,13): cds.lib Invalid environment variable ''.
xmsim: *E,CNDIR: Could not create/open directory /cov_work. (Permission denied).
Loading snapshot worklib.top:sv .................... Done
SVSEED set randomly from command line: 2142122508
xmsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
xcelium> source /opt/coe/cadence/XCELIUM/tools/xcelium/files/xmsimrc
xcelium> source /opt/coe/cadence/XCELIUM/tools/methodology/UVM/CDNS-1.1d/sv/files/tcl/uvm_sim.tcl
xcelium> database -open waves -into waves.shm -default
Created default SHM database waves
xcelium> probe -create top -all -memories -depth all -tasks -functions -all -database waves -waveform
xmsim: *W,PRFRTNEV: (-FUNCTION) Database must be opened in -EVENT mode to capture calling scope data.
Created probe 1
xcelium> 
xcelium> run
----------------------------------------------------------------
CDNS-UVM-1.1d (22.03-s012)
(C) 2007-2013 Mentor Graphics Corporation
(C) 2007-2013 Cadence Design Systems, Inc.
(C) 2006-2013 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.
  See http://www.eda.org/svdb/view.php?id=3313 for more details.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO ../tb/htax_top.sv(101) @ 0: reporter [TOP] Starting simple random test
UVM_INFO @ 0: reporter [RNTST] Running test htax_parallel_fixed_port_test...
UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
---------------------------------------------------------------------------
Name                       Type                           Size  Value      
---------------------------------------------------------------------------
uvm_test_top               htax_parallel_fixed_port_test  -     @2769      
  tb                       htax_env                       -     @2839      
    htax_sb                htax_scoreboard_c              -     @3164      
      rx0_export           uvm_analysis_imp_rx0_export    -     @3415      
      rx1_export           uvm_analysis_imp_rx1_export    -     @3466      
      rx2_export           uvm_analysis_imp_rx2_export    -     @3515      
      rx3_export           uvm_analysis_imp_rx3_export    -     @3564      
      tx0_export           uvm_analysis_imp_tx0_export    -     @3217      
      tx1_export           uvm_analysis_imp_tx1_export    -     @3268      
      tx2_export           uvm_analysis_imp_tx2_export    -     @3317      
      tx3_export           uvm_analysis_imp_tx3_export    -     @3366      
    rx_port[0]             htax_rx_agent_c                -     @3044      
      rx_monitor           htax_rx_monitor_c              -     @4248      
        rx_collect_port    uvm_analysis_port              -     @4301      
      is_active            uvm_active_passive_enum        1     UVM_PASSIVE
    rx_port[1]             htax_rx_agent_c                -     @3074      
      rx_monitor           htax_rx_monitor_c              -     @4348      
        rx_collect_port    uvm_analysis_port              -     @4396      
      is_active            uvm_active_passive_enum        1     UVM_PASSIVE
    rx_port[2]             htax_rx_agent_c                -     @3104      
      rx_monitor           htax_rx_monitor_c              -     @4441      
        rx_collect_port    uvm_analysis_port              -     @4489      
      is_active            uvm_active_passive_enum        1     UVM_PASSIVE
    rx_port[3]             htax_rx_agent_c                -     @3134      
      rx_monitor           htax_rx_monitor_c              -     @4534      
        rx_collect_port    uvm_analysis_port              -     @4582      
      is_active            uvm_active_passive_enum        1     UVM_PASSIVE
    tx_port[0]             htax_tx_agent_c                -     @2924      
      sequencer            htax_sequencer_c               -     @4854      
        rsp_export         uvm_analysis_export            -     @4912      
        seq_item_export    uvm_seq_item_pull_imp          -     @5460      
        arbitration_queue  array                          0     -          
        lock_queue         array                          0     -          
        num_last_reqs      integral                       32    'd1        
        num_last_rsps      integral                       32    'd1        
      tx_driver            htax_tx_driver_c               -     @4723      
        rsp_port           uvm_analysis_port              -     @4823      
        seq_item_port      uvm_seq_item_pull_port         -     @4772      
      tx_monitor           htax_tx_monitor_c              -     @4632      
        tx_collect_port    uvm_analysis_port              -     @4679      
      is_active            uvm_active_passive_enum        1     UVM_ACTIVE 
    tx_port[1]             htax_tx_agent_c                -     @2954      
      sequencer            htax_sequencer_c               -     @5732      
        rsp_export         uvm_analysis_export            -     @5787      
        seq_item_export    uvm_seq_item_pull_imp          -     @6327      
        arbitration_queue  array                          0     -          
        lock_queue         array                          0     -          
        num_last_reqs      integral                       32    'd1        
        num_last_rsps      integral                       32    'd1        
      tx_driver            htax_tx_driver_c               -     @5606      
        rsp_port           uvm_analysis_port              -     @5702      
        seq_item_port      uvm_seq_item_pull_port         -     @5654      
      tx_monitor           htax_tx_monitor_c              -     @5516      
        tx_collect_port    uvm_analysis_port              -     @5564      
      is_active            uvm_active_passive_enum        1     UVM_ACTIVE 
    tx_port[2]             htax_tx_agent_c                -     @2984      
      sequencer            htax_sequencer_c               -     @6592      
        rsp_export         uvm_analysis_export            -     @6647      
        seq_item_export    uvm_seq_item_pull_imp          -     @7187      
        arbitration_queue  array                          0     -          
        lock_queue         array                          0     -          
        num_last_reqs      integral                       32    'd1        
        num_last_rsps      integral                       32    'd1        
      tx_driver            htax_tx_driver_c               -     @6466      
        rsp_port           uvm_analysis_port              -     @6562      
        seq_item_port      uvm_seq_item_pull_port         -     @6514      
      tx_monitor           htax_tx_monitor_c              -     @6376      
        tx_collect_port    uvm_analysis_port              -     @6424      
      is_active            uvm_active_passive_enum        1     UVM_ACTIVE 
    tx_port[3]             htax_tx_agent_c                -     @3014      
      sequencer            htax_sequencer_c               -     @7452      
        rsp_export         uvm_analysis_export            -     @7507      
        seq_item_export    uvm_seq_item_pull_imp          -     @8047      
        arbitration_queue  array                          0     -          
        lock_queue         array                          0     -          
        num_last_reqs      integral                       32    'd1        
        num_last_rsps      integral                       32    'd1        
      tx_driver            htax_tx_driver_c               -     @7326      
        rsp_port           uvm_analysis_port              -     @7422      
        seq_item_port      uvm_seq_item_pull_port         -     @7374      
      tx_monitor           htax_tx_monitor_c              -     @7236      
        tx_collect_port    uvm_analysis_port              -     @7284      
      is_active            uvm_active_passive_enum        1     UVM_ACTIVE 
    vsequencer             htax_virtual_sequencer_c       -     @3544      
      rsp_export           uvm_analysis_export            -     @3652      
      seq_item_export      uvm_seq_item_pull_imp          -     @4202      
      arbitration_queue    array                          0     -          
      lock_queue           array                          0     -          
      num_last_reqs        integral                       32    'd1        
      num_last_rsps        integral                       32    'd1        
---------------------------------------------------------------------------

UVM_INFO ../test/htax_parallel_fixed_port_test.sv(23) @ 0: uvm_test_top [htax_parallel_fixed_port_test] Starting multiport random test
UVM_INFO ../tb/htax_vseqs.sv(19) @ 0: uvm_test_top.tb.vsequencer@@parallel_fixed_port_vseq [parallel_fixed_port_vseq] raise objection
xmsim: *W,OLDURR: The default algorithm for $urandom_range and randcase is used. It can have distribution problems..
UVM_INFO ../tb/htax_tx_driver_c.sv(42) @ 5: uvm_test_top.tb.tx_port[3].tx_driver [TOP] Resetting the DUT synchronously
UVM_INFO ../tb/htax_tx_driver_c.sv(42) @ 5: uvm_test_top.tb.tx_port[2].tx_driver [TOP] Resetting the DUT synchronously
UVM_INFO ../tb/htax_tx_driver_c.sv(42) @ 5: uvm_test_top.tb.tx_port[1].tx_driver [TOP] Resetting the DUT synchronously
UVM_INFO ../tb/htax_tx_driver_c.sv(42) @ 5: uvm_test_top.tb.tx_port[0].tx_driver [TOP] Resetting the DUT synchronously
UVM_INFO ../tb/htax_tx_driver_c.sv(59) @ 10: uvm_test_top.tb.tx_port[3].tx_driver [htax_tx_driver_c] Input Data Packet to DUT : 
-------------------------------------------------------------------------------------------------------
Name                           Type           Size  Value                                              
-------------------------------------------------------------------------------------------------------
req3                           htax_packet_c  -     @8318                                              
  delay                        integral       32    'h1                                                
  dest_port                    integral       32    'h3                                                
  vc                           integral       2     'h1                                                
  length                       integral       32    'h5                                                
  data                         da(integral)   5     -                                                  
    [0]                        integral       64    'hb0e00d48d77e8c83                                 
    [1]                        integral       64    'h9f82d2077176f719                                 
    [2]                        integral       64    'hc553e47edaabf955                                 
    [3]                        integral       64    'ha08d3a8e15dcff7a                                 
    [4]                        integral       64    'hd6d8f2c2461aaaaf                                 
  begin_time                   time           64    10                                                 
  depth                        int            32    'd2                                                
  parent sequence (name)       string         24    parallel_fixed_port_vseq                           
  parent sequence (full name)  string         51    uvm_test_top.tb.vsequencer.parallel_fixed_port_vseq
  sequencer                    string         36    uvm_test_top.tb.tx_port[3].sequencer               
-------------------------------------------------------------------------------------------------------

UVM_INFO ../tb/htax_tx_driver_c.sv(59) @ 10: uvm_test_top.tb.tx_port[2].tx_driver [htax_tx_driver_c] Input Data Packet to DUT : 
-------------------------------------------------------------------------------------------------------
Name                           Type           Size  Value                                              
-------------------------------------------------------------------------------------------------------
req2                           htax_packet_c  -     @8345                                              
  delay                        integral       32    'h1                                                
  dest_port                    integral       32    'h2                                                
  vc                           integral       2     'h2                                                
  length                       integral       32    'h5                                                
  data                         da(integral)   5     -                                                  
    [0]                        integral       64    'hb8712803b43e9d62                                 
    [1]                        integral       64    'h2c02242cfaf11bac                                 
    [2]                        integral       64    'h6b1466b2e3f36a34                                 
    [3]                        integral       64    'hf3ca7d4cbe2c04ee                                 
    [4]                        integral       64    'h629cdc22f6234ad9                                 
  begin_time                   time           64    10                                                 
  depth                        int            32    'd2                                                
  parent sequence (name)       string         24    parallel_fixed_port_vseq                           
  parent sequence (full name)  string         51    uvm_test_top.tb.vsequencer.parallel_fixed_port_vseq
  sequencer                    string         36    uvm_test_top.tb.tx_port[2].sequencer               
-------------------------------------------------------------------------------------------------------

UVM_INFO ../tb/htax_tx_driver_c.sv(59) @ 10: uvm_test_top.tb.tx_port[1].tx_driver [htax_tx_driver_c] Input Data Packet to DUT : 
-------------------------------------------------------------------------------------------------------
Name                           Type           Size  Value                                              
-------------------------------------------------------------------------------------------------------
req1                           htax_packet_c  -     @8365                                              
  delay                        integral       32    'h1                                                
  dest_port                    integral       32    'h1                                                
  vc                           integral       2     'h1                                                
  length                       integral       32    'h5                                                
  data                         da(integral)   5     -                                                  
    [0]                        integral       64    'hbcec8cf3ea5198c9                                 
    [1]                        integral       64    'h3001039f96247612                                 
    [2]                        integral       64    'h2ee63d98df486c02                                 
    [3]                        integral       64    'hf19d87010f574f07                                 
    [4]                        integral       64    'ha2992c1c824f0205                                 
  begin_time                   time           64    10                                                 
  depth                        int            32    'd2                                                
  parent sequence (name)       string         24    parallel_fixed_port_vseq                           
  parent sequence (full name)  string         51    uvm_test_top.tb.vsequencer.parallel_fixed_port_vseq
  sequencer                    string         36    uvm_test_top.tb.tx_port[1].sequencer               
-------------------------------------------------------------------------------------------------------

UVM_INFO ../tb/htax_tx_driver_c.sv(59) @ 10: uvm_test_top.tb.tx_port[0].tx_driver [htax_tx_driver_c] Input Data Packet to DUT : 
-------------------------------------------------------------------------------------------------------
Name                           Type           Size  Value                                              
-------------------------------------------------------------------------------------------------------
req0                           htax_packet_c  -     @8386                                              
  delay                        integral       32    'h1                                                
  dest_port                    integral       32    'h0                                                
  vc                           integral       2     'h2                                                
  length                       integral       32    'h5                                                
  data                         da(integral)   5     -                                                  
    [0]                        integral       64    'hd736271e18b26e2d                                 
    [1]                        integral       64    'h123b503be7f1ebdd                                 
    [2]                        integral       64    'hcd2d967026490cdf                                 
    [3]                        integral       64    'h6d0229e12d61a96e                                 
    [4]                        integral       64    'hb26bef3a874f1571                                 
  begin_time                   time           64    10                                                 
  depth                        int            32    'd2                                                
  parent sequence (name)       string         24    parallel_fixed_port_vseq                           
  parent sequence (full name)  string         51    uvm_test_top.tb.vsequencer.parallel_fixed_port_vseq
  sequencer                    string         36    uvm_test_top.tb.tx_port[0].sequencer               
-------------------------------------------------------------------------------------------------------

--------------------------------------------------------------------
Name                  Type                  Size  Value             
--------------------------------------------------------------------
htax_tx_mon_packet_c  htax_tx_mon_packet_c  -     @7314             
  dest_port           integral              32    'h3               
  vc                  integral              2     'h1               
  length              integral              32    'h5               
  data                da(integral)          5     -                 
    [0]               integral              64    'hb0e00d48d77e8c83
    [1]               integral              64    'h9f82d2077176f719
    [2]               integral              64    'hc553e47edaabf955
    [3]               integral              64    'ha08d3a8e15dcff7a
    [4]               integral              64    'hd6d8f2c2461aaaaf
--------------------------------------------------------------------
UVM_INFO ../tb/htax_scoreboard_c.sv(91) @ 210: uvm_test_top.tb.htax_sb [SCOREBOARD] Adding pkt in queue 3:
UVM_INFO ../tb/htax_tx_driver_c.sv(118) @ 210: uvm_test_top.tb.tx_port[3].tx_driver [htax_tx_driver_c] Ended Driving Data Packet to DUT
--------------------------------------------------------------------
Name                  Type                  Size  Value             
--------------------------------------------------------------------
htax_tx_mon_packet_c  htax_tx_mon_packet_c  -     @6454             
  dest_port           integral              32    'h2               
  vc                  integral              2     'h2               
  length              integral              32    'h5               
  data                da(integral)          5     -                 
    [0]               integral              64    'hb8712803b43e9d62
    [1]               integral              64    'h2c02242cfaf11bac
    [2]               integral              64    'h6b1466b2e3f36a34
    [3]               integral              64    'hf3ca7d4cbe2c04ee
    [4]               integral              64    'h629cdc22f6234ad9
--------------------------------------------------------------------
UVM_INFO ../tb/htax_scoreboard_c.sv(87) @ 210: uvm_test_top.tb.htax_sb [SCOREBOARD] Adding pkt in queue 2:
UVM_INFO ../tb/htax_tx_driver_c.sv(118) @ 210: uvm_test_top.tb.tx_port[2].tx_driver [htax_tx_driver_c] Ended Driving Data Packet to DUT
--------------------------------------------------------------------
Name                  Type                  Size  Value             
--------------------------------------------------------------------
htax_tx_mon_packet_c  htax_tx_mon_packet_c  -     @5594             
  dest_port           integral              32    'h1               
  vc                  integral              2     'h1               
  length              integral              32    'h5               
  data                da(integral)          5     -                 
    [0]               integral              64    'hbcec8cf3ea5198c9
    [1]               integral              64    'h3001039f96247612
    [2]               integral              64    'h2ee63d98df486c02
    [3]               integral              64    'hf19d87010f574f07
    [4]               integral              64    'ha2992c1c824f0205
--------------------------------------------------------------------
UVM_INFO ../tb/htax_scoreboard_c.sv(83) @ 210: uvm_test_top.tb.htax_sb [SCOREBOARD] Adding pkt in queue 1:
UVM_INFO ../tb/htax_tx_driver_c.sv(118) @ 210: uvm_test_top.tb.tx_port[1].tx_driver [htax_tx_driver_c] Ended Driving Data Packet to DUT
--------------------------------------------------------------------
Name                  Type                  Size  Value             
--------------------------------------------------------------------
htax_tx_mon_packet_c  htax_tx_mon_packet_c  -     @4709             
  dest_port           integral              32    'h0               
  vc                  integral              2     'h2               
  length              integral              32    'h5               
  data                da(integral)          5     -                 
    [0]               integral              64    'hd736271e18b26e2d
    [1]               integral              64    'h123b503be7f1ebdd
    [2]               integral              64    'hcd2d967026490cdf
    [3]               integral              64    'h6d0229e12d61a96e
    [4]               integral              64    'hb26bef3a874f1571
--------------------------------------------------------------------
UVM_INFO ../tb/htax_scoreboard_c.sv(79) @ 210: uvm_test_top.tb.htax_sb [SCOREBOARD] Adding pkt in queue 0:
UVM_INFO ../tb/htax_tx_driver_c.sv(118) @ 210: uvm_test_top.tb.tx_port[0].tx_driver [htax_tx_driver_c] Ended Driving Data Packet to DUT
UVM_INFO ../tb/htax_tx_driver_c.sv(59) @ 210: uvm_test_top.tb.tx_port[1].tx_driver [htax_tx_driver_c] Input Data Packet to DUT : 
-------------------------------------------------------------------------------------------------------
Name                           Type           Size  Value                                              
-------------------------------------------------------------------------------------------------------
req0                           htax_packet_c  -     @8261                                              
  delay                        integral       32    'h1                                                
  dest_port                    integral       32    'h1                                                
  vc                           integral       2     'h1                                                
  length                       integral       32    'h1e                                               
  data                         da(integral)   30    -                                                  
    [0]                        integral       64    'h979d0157f2e813a4                                 
    [1]                        integral       64    'he3604c22fca2364                                  
    [2]                        integral       64    'h5d82a0322dd9b9f8                                 
    [3]                        integral       64    'hedaa615dcfdd2b2d                                 
    [4]                        integral       64    'hd522e6730374cd19                                 
    ...                        ...            ...   ...                                                
    [25]                       integral       64    'hc1e28a27c4dde6fa                                 
    [26]                       integral       64    'h2e5cfb33544eef78                                 
    [27]                       integral       64    'h5efb9b0f41cddee7                                 
    [28]                       integral       64    'h4a9555341a1c114d                                 
    [29]                       integral       64    'hbf7403791cf59d69                                 
  begin_time                   time           64    210                                                
  depth                        int            32    'd2                                                
  parent sequence (name)       string         24    parallel_fixed_port_vseq                           
  parent sequence (full name)  string         51    uvm_test_top.tb.vsequencer.parallel_fixed_port_vseq
  sequencer                    string         36    uvm_test_top.tb.tx_port[1].sequencer               
-------------------------------------------------------------------------------------------------------

xmsim: *F,ASRTST (../tb/htax_rx_interface.sv,56): (time 20150 NS) Assertion top.inst_htax_rx_intf[3].assert_eot_timeout_check has failed
Memory Usage - Current physical: 115.9M, Current virtual: 163.2M
CPU Usage - 0.0s system + 0.1s user = 0.1s total (2.2% cpu)
Simulation terminated via $fatal(2) at time 20150 NS + 2
../tb/htax_rx_interface.sv:56       $fatal("HTAX_RX_INF ERROR : TIMEOUT rx_eot did not occur within 1000 cycles after rx_sot");
xcelium> exit

coverage setup:
  workdir  :  ./cov_work
  dutinst  :  top(top)
  scope    :  scope
  testname :  test_sv2142122508

coverage files:
  model(design data) :  ./cov_work/scope/icc_4e8e3c4e_636b2083.ucm (reused)
  data               :  ./cov_work/scope/test_sv2142122508/icc_4e8e3c4e_636b2083.ucd
TOOL:	xrun	22.03-s012: Exiting on Dec 09, 2025 at 21:16:17 CST  (total: 00:00:57)
