strict digraph "" {
	node [label="\N"];
	"1179:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fd773261650>",
		fillcolor=turquoise,
		label="1179:BL
tx_successful_q <= #Tp tx_successful;
overrun_q <= #Tp overrun;
transmit_buffer_status_q <= #Tp transmit_buffer_status;
\
error_status_q <= #Tp error_status;
node_bus_off_q <= #Tp node_bus_off;
node_error_passive_q <= #Tp node_error_passive;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd7732578d0>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7fd773257b90>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd773257d50>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7fd773257f90>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd773261250>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7fd773261450>]",
		style=filled,
		typ=Block];
	"Leaf_1178:AL"	 [def_var="['overrun_q', 'tx_successful_q', 'transmit_buffer_status_q', 'node_error_passive_q', 'error_status_q', 'node_bus_off_q']",
		label="Leaf_1178:AL"];
	"1179:BL" -> "Leaf_1178:AL"	 [cond="[]",
		lineno=None];
	"1178:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fd7732616d0>",
		clk_sens=True,
		fillcolor=gold,
		label="1178:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['node_error_passive', 'tx_successful', 'error_status', 'transmit_buffer_status', 'node_bus_off', 'overrun']"];
	"1178:AL" -> "1179:BL"	 [cond="[]",
		lineno=None];
}
