{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1522937791882 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1522937791887 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 05 11:16:31 2018 " "Processing started: Thu Apr 05 11:16:31 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1522937791887 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522937791887 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off neuronio -c neuronio " "Command: quartus_map --read_settings_files=on --write_settings_files=off neuronio -c neuronio" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522937791887 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1522937792399 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1522937792399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neuronio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neuronio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neuronio-behavioral " "Found design unit 1: neuronio-behavioral" {  } { { "neuronio.vhd" "" { Text "C:/Users/Gabriel/Documents/TCC/neuroniov01/neuronio.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522937807796 ""} { "Info" "ISGN_ENTITY_NAME" "1 neuronio " "Found entity 1: neuronio" {  } { { "neuronio.vhd" "" { Text "C:/Users/Gabriel/Documents/TCC/neuroniov01/neuronio.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522937807796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522937807796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_func.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xor_func.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XOR_func-behavioural " "Found design unit 1: XOR_func-behavioural" {  } { { "XOR_func.vhd" "" { Text "C:/Users/Gabriel/Documents/TCC/neuroniov01/XOR_func.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522937807799 ""} { "Info" "ISGN_ENTITY_NAME" "1 XOR_func " "Found entity 1: XOR_func" {  } { { "XOR_func.vhd" "" { Text "C:/Users/Gabriel/Documents/TCC/neuroniov01/XOR_func.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522937807799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522937807799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "step.vhd 2 1 " "Found 2 design units, including 1 entities, in source file step.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 step-behavioral " "Found design unit 1: step-behavioral" {  } { { "step.vhd" "" { Text "C:/Users/Gabriel/Documents/TCC/neuroniov01/step.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522937807801 ""} { "Info" "ISGN_ENTITY_NAME" "1 step " "Found entity 1: step" {  } { { "step.vhd" "" { Text "C:/Users/Gabriel/Documents/TCC/neuroniov01/step.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522937807801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522937807801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ramp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ramp-behavioral " "Found design unit 1: ramp-behavioral" {  } { { "ramp.vhd" "" { Text "C:/Users/Gabriel/Documents/TCC/neuroniov01/ramp.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522937807804 ""} { "Info" "ISGN_ENTITY_NAME" "1 ramp " "Found entity 1: ramp" {  } { { "ramp.vhd" "" { Text "C:/Users/Gabriel/Documents/TCC/neuroniov01/ramp.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522937807804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522937807804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sigmoid.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sigmoid.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sigmoid1-Sigmoid1_arch " "Found design unit 1: Sigmoid1-Sigmoid1_arch" {  } { { "sigmoid.vhd" "" { Text "C:/Users/Gabriel/Documents/TCC/neuroniov01/sigmoid.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522937807806 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sigmoid1 " "Found entity 1: Sigmoid1" {  } { { "sigmoid.vhd" "" { Text "C:/Users/Gabriel/Documents/TCC/neuroniov01/sigmoid.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522937807806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522937807806 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "neuronio " "Elaborating entity \"neuronio\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1522937807856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "step step:step_func " "Elaborating entity \"step\" for hierarchy \"step:step_func\"" {  } { { "neuronio.vhd" "step_func" { Text "C:/Users/Gabriel/Documents/TCC/neuroniov01/neuronio.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522937807858 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1522937810520 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1522937811118 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522937811118 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "25 " "Implemented 25 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1522937811260 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1522937811260 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4 " "Implemented 4 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1522937811260 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1522937811260 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1522937811260 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "782 " "Peak virtual memory: 782 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1522937811331 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 05 11:16:51 2018 " "Processing ended: Thu Apr 05 11:16:51 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1522937811331 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1522937811331 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1522937811331 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1522937811331 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1522937813152 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1522937813158 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 05 11:16:52 2018 " "Processing started: Thu Apr 05 11:16:52 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1522937813158 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1522937813158 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off neuronio -c neuronio " "Command: quartus_fit --read_settings_files=off --write_settings_files=off neuronio -c neuronio" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1522937813158 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1522937813368 ""}
{ "Info" "0" "" "Project  = neuronio" {  } {  } 0 0 "Project  = neuronio" 0 0 "Fitter" 0 0 1522937813369 ""}
{ "Info" "0" "" "Revision = neuronio" {  } {  } 0 0 "Revision = neuronio" 0 0 "Fitter" 0 0 1522937813369 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1522937813594 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1522937813595 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "neuronio 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"neuronio\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1522937813604 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1522937813652 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1522937813652 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1522937814126 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1522937814162 ""}
{ "Error" "EFSAC_FSAC_IOS_ASSIGNED_TO_SAME_LOC" "Pin_V13 IOPAD_X33_Y0_N57 " "Can't place multiple pins assigned to pin location Pin_V13 (IOPAD_X33_Y0_N57)" { { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "B\[3\] Pin_V13 IOPAD_X33_Y0_N57 " "Pin B\[3\] is assigned to pin location Pin_V13 (IOPAD_X33_Y0_N57)" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { B[3] } } } { "neuronio.vhd" "" { Text "C:/Users/Gabriel/Documents/TCC/neuroniov01/neuronio.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel/Documents/TCC/neuroniov01/" { { 0 { 0 ""} 0 13 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1522937814267 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "B\[2\] Pin_V13 IOPAD_X33_Y0_N57 " "Pin B\[2\] is assigned to pin location Pin_V13 (IOPAD_X33_Y0_N57)" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { B[2] } } } { "neuronio.vhd" "" { Text "C:/Users/Gabriel/Documents/TCC/neuroniov01/neuronio.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel/Documents/TCC/neuroniov01/" { { 0 { 0 ""} 0 14 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1522937814267 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "B\[1\] Pin_V13 IOPAD_X33_Y0_N57 " "Pin B\[1\] is assigned to pin location Pin_V13 (IOPAD_X33_Y0_N57)" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { B[1] } } } { "neuronio.vhd" "" { Text "C:/Users/Gabriel/Documents/TCC/neuroniov01/neuronio.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel/Documents/TCC/neuroniov01/" { { 0 { 0 ""} 0 15 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1522937814267 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "B\[0\] Pin_V13 IOPAD_X33_Y0_N57 " "Pin B\[0\] is assigned to pin location Pin_V13 (IOPAD_X33_Y0_N57)" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { B[0] } } } { "neuronio.vhd" "" { Text "C:/Users/Gabriel/Documents/TCC/neuroniov01/neuronio.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel/Documents/TCC/neuroniov01/" { { 0 { 0 ""} 0 16 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1522937814267 ""}  } {  } 0 176310 "Can't place multiple pins assigned to pin location %1!s! (%2!s!)" 0 0 "Fitter" 0 -1 1522937814267 ""}
{ "Error" "EFSAC_FSAC_IOS_ASSIGNED_TO_SAME_LOC" "Pin_U13 IOPAD_X33_Y0_N40 " "Can't place multiple pins assigned to pin location Pin_U13 (IOPAD_X33_Y0_N40)" { { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "A\[3\] Pin_U13 IOPAD_X33_Y0_N40 " "Pin A\[3\] is assigned to pin location Pin_U13 (IOPAD_X33_Y0_N40)" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { A[3] } } } { "neuronio.vhd" "" { Text "C:/Users/Gabriel/Documents/TCC/neuroniov01/neuronio.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel/Documents/TCC/neuroniov01/" { { 0 { 0 ""} 0 9 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1522937814268 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "A\[2\] Pin_U13 IOPAD_X33_Y0_N40 " "Pin A\[2\] is assigned to pin location Pin_U13 (IOPAD_X33_Y0_N40)" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { A[2] } } } { "neuronio.vhd" "" { Text "C:/Users/Gabriel/Documents/TCC/neuroniov01/neuronio.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel/Documents/TCC/neuroniov01/" { { 0 { 0 ""} 0 10 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1522937814268 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "A\[1\] Pin_U13 IOPAD_X33_Y0_N40 " "Pin A\[1\] is assigned to pin location Pin_U13 (IOPAD_X33_Y0_N40)" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { A[1] } } } { "neuronio.vhd" "" { Text "C:/Users/Gabriel/Documents/TCC/neuroniov01/neuronio.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel/Documents/TCC/neuroniov01/" { { 0 { 0 ""} 0 11 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1522937814268 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "A\[0\] Pin_U13 IOPAD_X33_Y0_N40 " "Pin A\[0\] is assigned to pin location Pin_U13 (IOPAD_X33_Y0_N40)" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { A[0] } } } { "neuronio.vhd" "" { Text "C:/Users/Gabriel/Documents/TCC/neuroniov01/neuronio.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel/Documents/TCC/neuroniov01/" { { 0 { 0 ""} 0 12 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1522937814268 ""}  } {  } 0 176310 "Can't place multiple pins assigned to pin location %1!s! (%2!s!)" 0 0 "Fitter" 0 -1 1522937814268 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1522937814268 ""}
{ "Error" "EFSV_FITCC_FAIL" "" "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 11802 "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1522937814428 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 3 s 2 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 3 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "979 " "Peak virtual memory: 979 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1522937814582 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Apr 05 11:16:54 2018 " "Processing ended: Thu Apr 05 11:16:54 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1522937814582 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1522937814582 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1522937814582 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1522937814582 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1522937815272 ""}
