entity clock_scaler is
    port (clk_in : in std_logic;
            enable : in std_logic;
            clk_out_1 : out std_logic;
            clk_out_2 : out std_logic;
            clk_out_3 : out std_logic;
            clk_out_4 : out std_logic;
    );

end clock_scaler;

archiecture Behavioral of clock_scalar is 

    begin
        process(clk_in,enable)
        begin
            if rising_edge(clk_in) then

        end process;

end Behavioral;