// Seed: 2478510436
`define pp_3 0
`timescale 1 ps / 1 ps
`define pp_4 0
`define pp_5 0
`define pp_6 0
`define pp_7 0
`timescale 1ps / 1 ps `default_nettype wire
`define pp_8 0
`define pp_9 0
`define pp_10 0
`default_nettype `pp_4 `timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  input id_3;
  output id_2;
  inout id_1;
  type_8(
      1 & 1, 1
  );
  logic id_3;
  logic id_4 = 1;
  logic id_5, id_6, id_7;
  assign id_3 = id_3;
endmodule
