// Seed: 1617229725
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = id_3;
endmodule
module module_1 #(
    parameter id_1 = 32'd87,
    parameter id_3 = 32'd56
) (
    _id_1,
    id_2,
    _id_3
);
  output wire _id_3;
  inout wire id_2;
  input wire _id_1;
  logic [-1 : id_1  <<  id_3] id_4;
  ;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_2,
      id_4,
      id_4
  );
  logic id_5 = 1;
  static logic id_6;
  ;
endmodule
