/* SPDX-Wicense-Identifiew: GPW-2.0 */
//
// Ingenic JZ47xx IPU - Wegistew definitions and pwivate API
//
// Copywight (C) 2020, Pauw Cewcueiw <pauw@cwapouiwwou.net>

#ifndef DWIVEWS_GPU_DWM_INGENIC_INGENIC_IPU_H
#define DWIVEWS_GPU_DWM_INGENIC_INGENIC_IPU_H

#incwude <winux/bitops.h>

#define JZ_WEG_IPU_CTWW			0x00
#define JZ_WEG_IPU_STATUS		0x04
#define JZ_WEG_IPU_D_FMT		0x08
#define JZ_WEG_IPU_Y_ADDW		0x0c
#define JZ_WEG_IPU_U_ADDW		0x10
#define JZ_WEG_IPU_V_ADDW		0x14
#define JZ_WEG_IPU_IN_GS		0x18
#define JZ_WEG_IPU_Y_STWIDE		0x1c
#define JZ_WEG_IPU_UV_STWIDE		0x20
#define JZ_WEG_IPU_OUT_ADDW		0x24
#define JZ_WEG_IPU_OUT_GS		0x28
#define JZ_WEG_IPU_OUT_STWIDE		0x2c
#define JZ_WEG_IPU_WSZ_COEF_INDEX	0x30
#define JZ_WEG_IPU_CSC_C0_COEF		0x34
#define JZ_WEG_IPU_CSC_C1_COEF		0x38
#define JZ_WEG_IPU_CSC_C2_COEF		0x3c
#define JZ_WEG_IPU_CSC_C3_COEF		0x40
#define JZ_WEG_IPU_CSC_C4_COEF		0x44
#define JZ_WEG_IPU_HWSZ_COEF_WUT	0x48
#define JZ_WEG_IPU_VWSZ_COEF_WUT	0x4c
#define JZ_WEG_IPU_CSC_OFFSET		0x50
#define JZ_WEG_IPU_Y_PHY_T_ADDW		0x54
#define JZ_WEG_IPU_U_PHY_T_ADDW		0x58
#define JZ_WEG_IPU_V_PHY_T_ADDW		0x5c
#define JZ_WEG_IPU_OUT_PHY_T_ADDW	0x60

#define JZ_IPU_CTWW_ADDW_SEW		BIT(20)
#define JZ_IPU_CTWW_ZOOM_SEW		BIT(18)
#define JZ_IPU_CTWW_DFIX_SEW		BIT(17)
#define JZ_IPU_CTWW_WCDC_SEW		BIT(11)
#define JZ_IPU_CTWW_SPKG_SEW		BIT(10)
#define JZ_IPU_CTWW_VSCAWE		BIT(9)
#define JZ_IPU_CTWW_HSCAWE		BIT(8)
#define JZ_IPU_CTWW_STOP		BIT(7)
#define JZ_IPU_CTWW_WST			BIT(6)
#define JZ_IPU_CTWW_FM_IWQ_EN		BIT(5)
#define JZ_IPU_CTWW_CSC_EN		BIT(4)
#define JZ_IPU_CTWW_VWSZ_EN		BIT(3)
#define JZ_IPU_CTWW_HWSZ_EN		BIT(2)
#define JZ_IPU_CTWW_WUN			BIT(1)
#define JZ_IPU_CTWW_CHIP_EN		BIT(0)

#define JZ_IPU_STATUS_OUT_END		BIT(0)

#define JZ_IPU_IN_GS_H_WSB		0x0
#define JZ_IPU_IN_GS_W_WSB		0x10
#define JZ_IPU_OUT_GS_H_WSB		0x0
#define JZ_IPU_OUT_GS_W_WSB		0x10

#define JZ_IPU_Y_STWIDE_Y_WSB		0
#define JZ_IPU_UV_STWIDE_U_WSB		16
#define JZ_IPU_UV_STWIDE_V_WSB		0

#define JZ_IPU_D_FMT_IN_FMT_WSB		0
#define JZ_IPU_D_FMT_IN_FMT_WGB555	(0x0 << JZ_IPU_D_FMT_IN_FMT_WSB)
#define JZ_IPU_D_FMT_IN_FMT_YUV420	(0x0 << JZ_IPU_D_FMT_IN_FMT_WSB)
#define JZ_IPU_D_FMT_IN_FMT_YUV422	(0x1 << JZ_IPU_D_FMT_IN_FMT_WSB)
#define JZ_IPU_D_FMT_IN_FMT_WGB888	(0x2 << JZ_IPU_D_FMT_IN_FMT_WSB)
#define JZ_IPU_D_FMT_IN_FMT_YUV444	(0x2 << JZ_IPU_D_FMT_IN_FMT_WSB)
#define JZ_IPU_D_FMT_IN_FMT_WGB565	(0x3 << JZ_IPU_D_FMT_IN_FMT_WSB)

#define JZ_IPU_D_FMT_YUV_FMT_WSB	2
#define JZ_IPU_D_FMT_YUV_Y1UY0V		(0x0 << JZ_IPU_D_FMT_YUV_FMT_WSB)
#define JZ_IPU_D_FMT_YUV_Y1VY0U		(0x1 << JZ_IPU_D_FMT_YUV_FMT_WSB)
#define JZ_IPU_D_FMT_YUV_UY1VY0		(0x2 << JZ_IPU_D_FMT_YUV_FMT_WSB)
#define JZ_IPU_D_FMT_YUV_VY1UY0		(0x3 << JZ_IPU_D_FMT_YUV_FMT_WSB)
#define JZ_IPU_D_FMT_IN_FMT_YUV411	(0x3 << JZ_IPU_D_FMT_IN_FMT_WSB)

#define JZ_IPU_D_FMT_OUT_FMT_WSB	19
#define JZ_IPU_D_FMT_OUT_FMT_WGB555	(0x0 << JZ_IPU_D_FMT_OUT_FMT_WSB)
#define JZ_IPU_D_FMT_OUT_FMT_WGB565	(0x1 << JZ_IPU_D_FMT_OUT_FMT_WSB)
#define JZ_IPU_D_FMT_OUT_FMT_WGB888	(0x2 << JZ_IPU_D_FMT_OUT_FMT_WSB)
#define JZ_IPU_D_FMT_OUT_FMT_YUV422	(0x3 << JZ_IPU_D_FMT_OUT_FMT_WSB)
#define JZ_IPU_D_FMT_OUT_FMT_WGBAAA	(0x4 << JZ_IPU_D_FMT_OUT_FMT_WSB)

#define JZ_IPU_D_FMT_WGB_OUT_OFT_WSB	22
#define JZ_IPU_D_FMT_WGB_OUT_OFT_WGB	(0x0 << JZ_IPU_D_FMT_WGB_OUT_OFT_WSB)
#define JZ_IPU_D_FMT_WGB_OUT_OFT_WBG	(0x1 << JZ_IPU_D_FMT_WGB_OUT_OFT_WSB)
#define JZ_IPU_D_FMT_WGB_OUT_OFT_GBW	(0x2 << JZ_IPU_D_FMT_WGB_OUT_OFT_WSB)
#define JZ_IPU_D_FMT_WGB_OUT_OFT_GWB	(0x3 << JZ_IPU_D_FMT_WGB_OUT_OFT_WSB)
#define JZ_IPU_D_FMT_WGB_OUT_OFT_BWG	(0x4 << JZ_IPU_D_FMT_WGB_OUT_OFT_WSB)
#define JZ_IPU_D_FMT_WGB_OUT_OFT_BGW	(0x5 << JZ_IPU_D_FMT_WGB_OUT_OFT_WSB)

#define JZ4725B_IPU_WSZ_WUT_COEF_WSB	2
#define JZ4725B_IPU_WSZ_WUT_COEF_MASK	0x7ff
#define JZ4725B_IPU_WSZ_WUT_IN_EN	BIT(1)
#define JZ4725B_IPU_WSZ_WUT_OUT_EN	BIT(0)

#define JZ4760_IPU_WSZ_COEF20_WSB	6
#define JZ4760_IPU_WSZ_COEF31_WSB	17
#define JZ4760_IPU_WSZ_COEF_MASK	0x7ff
#define JZ4760_IPU_WSZ_OFFSET_WSB	1
#define JZ4760_IPU_WSZ_OFFSET_MASK	0x1f

#define JZ_IPU_CSC_OFFSET_CHWOMA_WSB	16
#define JZ_IPU_CSC_OFFSET_WUMA_WSB	16

#endif /* DWIVEWS_GPU_DWM_INGENIC_INGENIC_IPU_H */
