Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: LAN_IDE_CP.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report

=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "LAN_IDE_CP.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "LAN_IDE_CP"
Output Format                      : NGC
Target Device                      : XC9500XL CPLDs

---- Source Options
Top Module Name                    : LAN_IDE_CP
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Compact
Safe Implementation                : No
Mux Extraction                     : Yes
Resource Sharing                   : YES

---- Target Options
Add IO Buffers                     : YES
MACRO Preserve                     : YES
XOR Preserve                       : YES
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : Yes
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Verilog 2001                       : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================

Setting FSM Encoding Algorithm to : OPT


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Matze/Amiga/Hardwarehacks/Zorro-LAN-IDE/Logic/LAN_IDE/LAN_IDE_CP.vhd" in Library work.
Entity <lan_ide_cp> compiled.
Entity <lan_ide_cp> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <LAN_IDE_CP> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <LAN_IDE_CP> in library <work> (Architecture <behavioral>).
Entity <LAN_IDE_CP> analyzed. Unit <LAN_IDE_CP> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2561 - Always blocking tristate driving signal <A> in unit <LAN_IDE_CP> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <A> in unit <LAN_IDE_CP> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <A> in unit <LAN_IDE_CP> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <A> in unit <LAN_IDE_CP> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <A> in unit <LAN_IDE_CP> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <A> in unit <LAN_IDE_CP> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <A> in unit <LAN_IDE_CP> is removed.

Synthesizing Unit <LAN_IDE_CP>.
    Related source file is "C:/Users/Matze/Amiga/Hardwarehacks/Zorro-LAN-IDE/Logic/LAN_IDE/LAN_IDE_CP.vhd".
WARNING:Xst:647 - Input <IDE_WAIT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MTCR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:1799 - State start_read_upper is never reached in FSM <LAN_SM>.
    Found finite state machine <FSM_0> for signal <LAN_SM>.
    -----------------------------------------------------------------------
    | States             | 12                                             |
    | Transitions        | 17                                             |
    | Inputs             | 3                                              |
    | Outputs            | 12                                             |
    | Clock              | CLK_EXT                   (rising_edge)        |
    | Reset              | LAN_SM_RST                (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | nop                                            |
    | Power Up State     | nop                                            |
    | Encoding           | compact                                        |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <LAN_RST_SM>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 8                                              |
    | Inputs             | 0                                              |
    | Outputs            | 30                                             |
    | Clock              | CLK_EXT                   (rising_edge)        |
    | Reset              | RESET                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | nop                                            |
    | Power Up State     | nop                                            |
    | Encoding           | compact                                        |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 16x8-bit ROM for signal <D_OUT$mux0004>.
    Found 16-bit tristate buffer for signal <D>.
    Found 16-bit tristate buffer for signal <DQ>.
    Found 1-bit tristate buffer for signal <OWN>.
    Found 1-bit tristate buffer for signal <OVR>.
    Found 1-bit tristate buffer for signal <MTACK>.
    Found 1-bit tristate buffer for signal <DTACK>.
    Found 1-bit tristate buffer for signal <INT_OUT>.
    Found 4-bit tristate buffer for signal <LAN_CFG>.
    Found 1-bit tristate buffer for signal <A<23>>.
    Found 1-bit tristate buffer for signal <A<22>>.
    Found 1-bit tristate buffer for signal <A<21>>.
    Found 1-bit tristate buffer for signal <A<20>>.
    Found 1-bit tristate buffer for signal <A<19>>.
    Found 1-bit tristate buffer for signal <A<18>>.
    Found 1-bit tristate buffer for signal <A<17>>.
    Found 1-bit tristate buffer for signal <A<16>>.
    Found 1-bit tristate buffer for signal <A<15>>.
    Found 1-bit tristate buffer for signal <A<14>>.
    Found 1-bit tristate buffer for signal <A<13>>.
    Found 1-bit tristate buffer for signal <A<12>>.
    Found 1-bit tristate buffer for signal <A<11>>.
    Found 1-bit tristate buffer for signal <A<10>>.
    Found 1-bit tristate buffer for signal <A<9>>.
    Found 1-bit tristate buffer for signal <A<8>>.
    Found 1-bit xor2 for signal <AMIGA_CLK$xor0000> created at line 181.
    Found 1-bit register for signal <AUTO_CONFIG_DONE>.
    Found 1-bit register for signal <AUTO_CONFIG_DONE_CYCLE>.
    Found 2-bit register for signal <AUTO_CONFIG_Z2_DONE>.
    Found 2-bit register for signal <AUTO_CONFIG_Z2_DONE_CYCLE>.
    Found 1-bit register for signal <AUTOCONFIG_Z2_ACCESS>.
    Found 1-bit register for signal <AUTOCONFIG_Z3_ACCESS>.
    Found 1-bit register for signal <CONFIG_READY>.
    Found 1-bit register for signal <CP_ACCESS>.
    Found 8-bit comparator equal for signal <CP_ACCESS$cmp_eq0000> created at line 297.
    Found 8-bit register for signal <CP_BASEADR>.
    Found 1-bit register for signal <CP_RD_S>.
    Found 1-bit register for signal <CP_WE_QUIRK>.
    Found 1-bit register for signal <CP_WE_S>.
    Found 8-bit register for signal <D_OUT>.
    Found 4-bit register for signal <D_Z2_OUT>.
    Found 4-bit comparator less for signal <DQ$cmp_lt0000> created at line 675.
    Found 16-bit register for signal <DQ_DATA>.
    Found 1-bit register for signal <DQ_SWAP>.
    Found 2-bit comparator less for signal <DQ_SWAP$cmp_lt0000> created at line 269.
    Found 1-bit register for signal <IDE_ACCESS>.
    Found 8-bit comparator equal for signal <IDE_ACCESS$cmp_eq0000> created at line 304.
    Found 8-bit register for signal <IDE_BASEADR>.
    Found 1-bit register for signal <IDE_ENABLE>.
    Found 1-bit register for signal <IDE_R_S>.
    Found 1-bit register for signal <IDE_W_S>.
    Found 14-bit register for signal <LAN_A_INIT>.
    Found 1-bit register for signal <LAN_ACCESS>.
    Found 16-bit comparator equal for signal <LAN_ACCESS$cmp_eq0000> created at line 268.
    Found 16-bit register for signal <LAN_BASEADR>.
    Found 1-bit register for signal <LAN_CS_RST>.
    Found 16-bit register for signal <LAN_D_INIT>.
    Found 1-bit register for signal <LAN_INT_ENABLE>.
    Found 1-bit register for signal <LAN_IRQ_D0>.
    Found 1-bit register for signal <LAN_IRQ_OUT>.
    Found 1-bit register for signal <LAN_RD_S>.
    Found 1-bit register for signal <LAN_READY>.
    Found 2-bit comparator less for signal <LAN_SM$cmp_lt0000> created at line 411.
    Found 1-bit register for signal <LAN_SM_RST>.
    Found 1-bit register for signal <LAN_WR_RST>.
    Found 1-bit register for signal <LAN_WRH_S>.
    Found 1-bit register for signal <LAN_WRL_S>.
    Found 1-bit register for signal <ROM_OE_S>.
    Found 1-bit register for signal <SHUT_UP>.
    Found 2-bit register for signal <SHUT_UP_Z2>.
    Found 1-bit register for signal <Z3_A_LOW>.
    Found 14-bit register for signal <Z3_ADR>.
    Found 32-bit register for signal <Z3_DATA>.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred   1 ROM(s).
	inferred  61 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred   1 Xor(s).
	inferred  57 Tristate(s).
Unit <LAN_IDE_CP> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x8-bit ROM                                          : 1
# Registers                                            : 74
 1-bit register                                        : 64
 14-bit register                                       : 2
 16-bit register                                       : 3
 2-bit register                                        : 1
 4-bit register                                        : 1
 8-bit register                                        : 3
# Comparators                                          : 6
 16-bit comparator equal                               : 1
 2-bit comparator less                                 : 2
 4-bit comparator less                                 : 1
 8-bit comparator equal                                : 2
# Tristates                                            : 27
 1-bit tristate buffer                                 : 25
 16-bit tristate buffer                                : 2
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Optimizing FSM <LAN_RST_SM/FSM> on signal <LAN_RST_SM[1:3]> with compact encoding.
------------------------
 State      | Encoding
------------------------
 nop        | 000
 wait0      | 100
 clr        | 101
 clr_commit | 111
 wait1      | 001
 set        | 011
 set_commit | 010
 done       | 110
------------------------
Optimizing FSM <LAN_SM/FSM> on signal <LAN_SM[1:4]> with compact encoding.
-------------------------------
 State             | Encoding
-------------------------------
 nop               | 0000
 start_read_upper  | unreached
 wait_read_upper   | 0101
 end_read_upper    | 1110
 start_read_lower  | 0001
 wait_read_lower   | 0011
 end_read_lower    | 0010
 start_write_upper | 1101
 wait_write_upper  | 0111
 end_write_upper   | 0110
 start_write_lower | 1001
 wait_write_lower  | 1011
 end_write_lower   | 1010
-------------------------------
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 1 in block <13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 1 in block <12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 1 in block <11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 1 in block <10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 1 in block <9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 1 in block <8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 1 in block <7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 1 in block <5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 1 in block <4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 1 in block <2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 1 in block <1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 1 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# ROMs                                                 : 1
 16x8-bit ROM                                          : 1
# Registers                                            : 61
 Flip-Flops                                            : 61
# Comparators                                          : 3
 16-bit comparator equal                               : 1
 8-bit comparator equal                                : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <LAN_D_INIT_15> has a constant value of 0 in block <LAN_IDE_CP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <LAN_D_INIT_14> has a constant value of 0 in block <LAN_IDE_CP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <LAN_D_INIT_13> has a constant value of 0 in block <LAN_IDE_CP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <LAN_D_INIT_12> has a constant value of 0 in block <LAN_IDE_CP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <LAN_D_INIT_7> has a constant value of 0 in block <LAN_IDE_CP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <LAN_D_INIT_6> has a constant value of 0 in block <LAN_IDE_CP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <LAN_D_INIT_5> has a constant value of 0 in block <LAN_IDE_CP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <LAN_D_INIT_3> has a constant value of 0 in block <LAN_IDE_CP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <LAN_D_INIT_2> has a constant value of 0 in block <LAN_IDE_CP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <LAN_D_INIT_0> has a constant value of 0 in block <LAN_IDE_CP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <LAN_A_INIT_13> has a constant value of 1 in block <LAN_IDE_CP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <LAN_A_INIT_12> has a constant value of 1 in block <LAN_IDE_CP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <LAN_A_INIT_11> has a constant value of 1 in block <LAN_IDE_CP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <LAN_A_INIT_10> has a constant value of 1 in block <LAN_IDE_CP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <LAN_A_INIT_9> has a constant value of 1 in block <LAN_IDE_CP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <LAN_A_INIT_8> has a constant value of 1 in block <LAN_IDE_CP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <LAN_A_INIT_7> has a constant value of 1 in block <LAN_IDE_CP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <LAN_A_INIT_5> has a constant value of 1 in block <LAN_IDE_CP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <LAN_A_INIT_4> has a constant value of 1 in block <LAN_IDE_CP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <LAN_A_INIT_2> has a constant value of 1 in block <LAN_IDE_CP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <LAN_A_INIT_1> has a constant value of 1 in block <LAN_IDE_CP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <LAN_A_INIT_0> has a constant value of 1 in block <LAN_IDE_CP>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <LAN_D_INIT_8> in Unit <LAN_IDE_CP> is equivalent to the following 2 FFs/Latches, which will be removed : <LAN_D_INIT_10> <LAN_D_INIT_11> 
INFO:Xst:2261 - The FF/Latch <LAN_D_INIT_1> in Unit <LAN_IDE_CP> is equivalent to the following 2 FFs/Latches, which will be removed : <LAN_D_INIT_4> <LAN_D_INIT_9> 

Optimizing unit <LAN_IDE_CP> ...
  implementation constraint: INIT=s	 : D_OUT_4
  implementation constraint: INIT=r	 : AUTO_CONFIG_Z2_DONE_CYCLE_0
  implementation constraint: INIT=r	 : AUTO_CONFIG_Z2_DONE_CYCLE_1
  implementation constraint: INIT=s	 : D_Z2_OUT_3
  implementation constraint: INIT=s	 : LAN_A_INIT_3
  implementation constraint: INIT=s	 : D_Z2_OUT_2
  implementation constraint: INIT=s	 : LAN_A_INIT_6
  implementation constraint: INIT=s	 : D_Z2_OUT_1
  implementation constraint: INIT=s	 : D_Z2_OUT_0
  implementation constraint: INIT=s	 : D_OUT_7
  implementation constraint: INIT=s	 : D_OUT_6
  implementation constraint: INIT=s	 : D_OUT_5
  implementation constraint: INIT=s	 : D_OUT_3
  implementation constraint: INIT=r	 : LAN_D_INIT_1
  implementation constraint: INIT=s	 : D_OUT_2
  implementation constraint: INIT=s	 : D_OUT_1
  implementation constraint: INIT=s	 : D_OUT_0
  implementation constraint: INIT=r	 : AUTO_CONFIG_Z2_DONE_1
  implementation constraint: INIT=r	 : LAN_D_INIT_8
  implementation constraint: INIT=s	 : SHUT_UP_Z2_0
  implementation constraint: INIT=r	 : AUTO_CONFIG_Z2_DONE_0
  implementation constraint: INIT=s	 : SHUT_UP_Z2_1
  implementation constraint: INIT=r	 : LAN_RST_SM_FSM_FFd1
  implementation constraint: INIT=r	 : LAN_RST_SM_FSM_FFd2
  implementation constraint: INIT=r	 : LAN_RST_SM_FSM_FFd3
  implementation constraint: INIT=r	 : LAN_SM_FSM_FFd1
  implementation constraint: INIT=r	 : LAN_SM_FSM_FFd2
  implementation constraint: INIT=r	 : LAN_SM_FSM_FFd3
  implementation constraint: INIT=r	 : LAN_SM_FSM_FFd4

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : LAN_IDE_CP.ngr
Top Level Output File Name         : LAN_IDE_CP
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : Yes
Target Technology                  : XC9500XL CPLDs
Macro Preserve                     : YES
XOR Preserve                       : YES
Clock Enable                       : YES
wysiwyg                            : NO

Design Statistics
# IOs                              : 116

Cell Usage :
# BELS                             : 1268
#      AND2                        : 378
#      AND3                        : 53
#      AND4                        : 11
#      AND8                        : 6
#      GND                         : 1
#      INV                         : 468
#      OR2                         : 278
#      OR3                         : 21
#      OR4                         : 1
#      XOR2                        : 51
# FlipFlops/Latches                : 151
#      FD                          : 4
#      FDC                         : 22
#      FDCE                        : 7
#      FDP                         : 49
#      FDPE                        : 69
# IO Buffers                       : 114
#      IBUF                        : 24
#      IOBUFE                      : 48
#      OBUF                        : 33
#      OBUFE                       : 9
=========================================================================


Total REAL time to Xst completion: 19.00 secs
Total CPU time to Xst completion: 18.89 secs
 
--> 

Total memory usage is 4534828 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   46 (   0 filtered)
Number of infos    :   10 (   0 filtered)

