
*** Running vivado
    with args -log system_wrapper.vdi -applog -m64 -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace


****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source system_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 64 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/Lauro/Desktop/CECS-461/Lab_3/lab3/lab3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/Lauro/Desktop/CECS-461/Lab_3/lab3/lab3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/Lauro/Desktop/CECS-461/Lab_3/lab3/lab3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/switches/U0'
Finished Parsing XDC File [c:/Users/Lauro/Desktop/CECS-461/Lab_3/lab3/lab3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/switches/U0'
Parsing XDC File [c:/Users/Lauro/Desktop/CECS-461/Lab_3/lab3/lab3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/switches/U0'
Finished Parsing XDC File [c:/Users/Lauro/Desktop/CECS-461/Lab_3/lab3/lab3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/switches/U0'
Parsing XDC File [c:/Users/Lauro/Desktop/CECS-461/Lab_3/lab3/lab3.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0_board.xdc] for cell 'system_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [c:/Users/Lauro/Desktop/CECS-461/Lab_3/lab3/lab3.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0_board.xdc] for cell 'system_i/rst_processing_system7_0_100M'
Parsing XDC File [c:/Users/Lauro/Desktop/CECS-461/Lab_3/lab3/lab3.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0.xdc] for cell 'system_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [c:/Users/Lauro/Desktop/CECS-461/Lab_3/lab3/lab3.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0.xdc] for cell 'system_i/rst_processing_system7_0_100M'
Parsing XDC File [c:/Users/Lauro/Desktop/CECS-461/Lab_3/lab3/lab3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1_board.xdc] for cell 'system_i/buttons/U0'
Finished Parsing XDC File [c:/Users/Lauro/Desktop/CECS-461/Lab_3/lab3/lab3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1_board.xdc] for cell 'system_i/buttons/U0'
Parsing XDC File [c:/Users/Lauro/Desktop/CECS-461/Lab_3/lab3/lab3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.xdc] for cell 'system_i/buttons/U0'
Finished Parsing XDC File [c:/Users/Lauro/Desktop/CECS-461/Lab_3/lab3/lab3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.xdc] for cell 'system_i/buttons/U0'
Parsing XDC File [C:/Users/Lauro/Desktop/CECS-461/Lab_3/lab3_zybo.xdc]
Finished Parsing XDC File [C:/Users/Lauro/Desktop/CECS-461/Lab_3/lab3_zybo.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'system_wrapper'...

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 501.430 ; gain = 284.246
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-1223] The version limit for your license is '2017.12' and will expire in -76 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.140 . Memory (MB): peak = 501.430 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 13f0c2d59

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.390 . Memory (MB): peak = 972.023 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 3 inverter(s) to 3 load pin(s).
INFO: [Opt 31-10] Eliminated 107 cells.
Phase 2 Constant Propagation | Checksum: 15d1fcd72

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.940 . Memory (MB): peak = 972.023 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 657 unconnected nets.
INFO: [Opt 31-11] Eliminated 748 unconnected cells.
Phase 3 Sweep | Checksum: ae3783e4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 972.023 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 972.023 ; gain = 0.000
Ending Logic Optimization Task | Checksum: ae3783e4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 972.023 ; gain = 0.000
Implement Debug Cores | Checksum: 1b8ada22c
Logic Optimization | Checksum: 1b8ada22c

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.13 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: ae3783e4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 972.023 ; gain = 0.000
Ending Power Optimization Task | Checksum: ae3783e4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.590 . Memory (MB): peak = 972.023 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 972.023 ; gain = 470.594
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.100 . Memory (MB): peak = 972.023 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Lauro/Desktop/CECS-461/Lab_3/lab3/lab3.runs/impl_1/system_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-1223] The version limit for your license is '2017.12' and will expire in -76 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 988cef5f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 972.023 ; gain = 0.000

Phase 2 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 972.023 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 972.023 ; gain = 0.000

Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1 Pre-Place Cells
Phase 2.1.1 Pre-Place Cells | Checksum: 61bfeb35

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.120 . Memory (MB): peak = 972.023 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.2 IO & Clk Clean Up
Phase 2.1.2 IO & Clk Clean Up | Checksum: 61bfeb35

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 987.469 ; gain = 15.445

Phase 2.1.3 Implementation Feasibility check On IDelay
Phase 2.1.3 Implementation Feasibility check On IDelay | Checksum: 61bfeb35

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 987.469 ; gain = 15.445

Phase 2.1.4 Commit IO Placement
Phase 2.1.4 Commit IO Placement | Checksum: fc20a632

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 987.469 ; gain = 15.445
Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1d4d75a45

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 987.469 ; gain = 15.445

Phase 2.2 Build Placer Netlist Model

Phase 2.2.1 Place Init Design

Phase 2.2.1.1 Init Lut Pin Assignment
Phase 2.2.1.1 Init Lut Pin Assignment | Checksum: 189bf8267

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 987.469 ; gain = 15.445
Phase 2.2.1 Place Init Design | Checksum: 1ed5a6534

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 987.469 ; gain = 15.445
Phase 2.2 Build Placer Netlist Model | Checksum: 1ed5a6534

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 987.469 ; gain = 15.445

Phase 2.3 Constrain Clocks/Macros

Phase 2.3.1 Constrain Global/Regional Clocks
Phase 2.3.1 Constrain Global/Regional Clocks | Checksum: 1ed5a6534

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 987.469 ; gain = 15.445
Phase 2.3 Constrain Clocks/Macros | Checksum: 1ed5a6534

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 987.469 ; gain = 15.445
Phase 2 Placer Initialization | Checksum: 1ed5a6534

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 987.469 ; gain = 15.445

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 1683f0a94

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 987.469 ; gain = 15.445

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 1683f0a94

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 987.469 ; gain = 15.445

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 1564163a8

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 987.469 ; gain = 15.445

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 7de7c46b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 987.469 ; gain = 15.445

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 7de7c46b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 987.469 ; gain = 15.445

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: c3f8b4d5

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 987.469 ; gain = 15.445

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: d4034cce

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 987.469 ; gain = 15.445

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 56e58c49

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 987.469 ; gain = 15.445
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 56e58c49

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 987.469 ; gain = 15.445

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 56e58c49

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 987.469 ; gain = 15.445

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 56e58c49

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 987.469 ; gain = 15.445
Phase 4.6 Small Shape Detail Placement | Checksum: 56e58c49

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 987.469 ; gain = 15.445

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 56e58c49

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 987.469 ; gain = 15.445
Phase 4 Detail Placement | Checksum: 56e58c49

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 987.469 ; gain = 15.445

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 8b379a13

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 987.469 ; gain = 15.445

Phase 6 Post Commit Optimization

Phase 6.1 updateClock Trees: PCOPT
Phase 6.1 updateClock Trees: PCOPT | Checksum: 8b379a13

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 987.469 ; gain = 15.445

Phase 6.2 Post Placement Optimization

Phase 6.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.671. For the most accurate timing information please run report_timing.
Phase 6.2.1 Post Placement Timing Optimization | Checksum: 7c69f37d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 987.469 ; gain = 15.445
Phase 6.2 Post Placement Optimization | Checksum: 7c69f37d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 987.469 ; gain = 15.445
Phase 6 Post Commit Optimization | Checksum: 7c69f37d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 987.469 ; gain = 15.445

Phase 5.2 Sweep Clock Roots: Post-Placement
Phase 5.2 Sweep Clock Roots: Post-Placement | Checksum: 7c69f37d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 987.469 ; gain = 15.445

Phase 5.3 Post Placement Cleanup
Phase 5.3 Post Placement Cleanup | Checksum: 7c69f37d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 987.469 ; gain = 15.445

Phase 5.4 Placer Reporting

Phase 5.4.1 Restore STA
Phase 5.4.1 Restore STA | Checksum: 7c69f37d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 987.469 ; gain = 15.445
Phase 5.4 Placer Reporting | Checksum: 7c69f37d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 987.469 ; gain = 15.445

Phase 5.5 Final Placement Cleanup
Phase 5.5 Final Placement Cleanup | Checksum: b4bb8a6d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 987.469 ; gain = 15.445
Phase 5 Post Placement Optimization and Clean-Up | Checksum: b4bb8a6d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 987.469 ; gain = 15.445
Ending Placer Task | Checksum: 887cec66

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 987.469 ; gain = 15.445
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 987.469 ; gain = 15.445
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.550 . Memory (MB): peak = 987.469 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 987.469 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.160 . Memory (MB): peak = 987.469 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 987.469 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-1223] The version limit for your license is '2017.12' and will expire in -76 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: afdb0715

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1029.121 ; gain = 41.652

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: afdb0715

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1031.875 ; gain = 44.406

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: afdb0715

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1039.121 ; gain = 51.652
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 22542f45e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1047.699 ; gain = 60.230
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.703  | TNS=0.000  | WHS=-0.358 | THS=-49.948|

Phase 2 Router Initialization | Checksum: 1f586c0ff

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1048.078 ; gain = 60.609

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 19e9245ea

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1048.078 ; gain = 60.609

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 409
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 9f695fa9

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1048.078 ; gain = 60.609
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.286  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1ba5f2937

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1048.078 ; gain = 60.609
Phase 4 Rip-up And Reroute | Checksum: 1ba5f2937

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1048.078 ; gain = 60.609

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: f47bc5b1

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1048.078 ; gain = 60.609
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.401  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: f47bc5b1

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1048.078 ; gain = 60.609

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: f47bc5b1

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 1048.078 ; gain = 60.609
Phase 5 Delay and Skew Optimization | Checksum: f47bc5b1

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 1048.078 ; gain = 60.609

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 18d486d0b

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 1048.078 ; gain = 60.609
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.401  | TNS=0.000  | WHS=0.034  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 181f84380

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 1048.078 ; gain = 60.609

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.36275 %
  Global Horizontal Routing Utilization  = 1.68359 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 198134aec

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 1048.078 ; gain = 60.609

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 198134aec

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 1048.078 ; gain = 60.609

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 206df3b67

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 1048.078 ; gain = 60.609

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.401  | TNS=0.000  | WHS=0.034  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 206df3b67

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 1048.078 ; gain = 60.609
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 1048.078 ; gain = 60.609

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 1048.078 ; gain = 60.609
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.720 . Memory (MB): peak = 1048.078 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Lauro/Desktop/CECS-461/Lab_3/lab3/lab3.runs/impl_1/system_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-1223] The version limit for your license is '2017.12' and will expire in -76 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] 'C:/Users/Lauro/Desktop/CECS-461/Lab_3/lab3/lab3.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sat Mar 17 16:08:06 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1392.973 ; gain = 329.449
INFO: [Common 17-206] Exiting Vivado at Sat Mar 17 16:08:06 2018...
