Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Nov 15 23:17:32 2020
| Host         : DESKTOP-56190J3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file hdmi_ctrl_timing_summary_routed.rpt -pb hdmi_ctrl_timing_summary_routed.pb -rpx hdmi_ctrl_timing_summary_routed.rpx -warn_on_violation
| Design       : hdmi_ctrl
| Device       : 7k325t-ffg676
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     10.738        0.000                      0                  109        0.128        0.000                      0                  109        1.288        0.000                       0                    85  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sclk                  {0.000 10.000}       20.000          50.000          
  clk_1x_clk_wiz_0    {0.000 6.742}        13.483          74.167          
  clk_5x_clk_wiz_0    {0.000 1.348}        2.697           370.833         
  clkfbout_clk_wiz_0  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sclk                                                                                                                                                                    7.000        0.000                       0                     1  
  clk_1x_clk_wiz_0         10.738        0.000                      0                  109        0.128        0.000                      0                  109        6.342        0.000                       0                    71  
  clk_5x_clk_wiz_0                                                                                                                                                      1.288        0.000                       0                    10  
  clkfbout_clk_wiz_0                                                                                                                                                   18.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sclk
  To Clock:  sclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sclk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         20.000      18.929     MMCME2_ADV_X0Y2  clk0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y2  clk0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y2  clk0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y2  clk0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y2  clk0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y2  clk0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_1x_clk_wiz_0
  To Clock:  clk_1x_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       10.738ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.342ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.738ns  (required time - arrival time)
  Source:                 par2ser_r/SERDESE_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_1x_clk_wiz_0  {rise@0.000ns fall@6.742ns period=13.483ns})
  Destination:            par2ser_r/OSERDESE2_MASTER_inst/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_1x_clk_wiz_0  {rise@0.000ns fall@6.742ns period=13.483ns})
  Path Group:             clk_1x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.483ns  (clk_1x_clk_wiz_0 rise@13.483ns - clk_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.215ns  (logic 0.223ns (10.067%)  route 1.992ns (89.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.421ns = ( 13.062 - 13.483 ) 
    Source Clock Delay      (SCD):    -1.010ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G22                                               0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/sclk
    G22                  IBUF (Prop_ibuf_I_O)         1.567     1.567 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.648    clk0/inst/sclk_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.776 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.972    clk0/inst/clk_1x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.879 r  clk0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.869    -1.010    par2ser_r/clk_1x
    SLICE_X0Y11          FDPE                                         r  par2ser_r/SERDESE_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDPE (Prop_fdpe_C_Q)         0.223    -0.787 r  par2ser_r/SERDESE_rst_reg/Q
                         net (fo=8, routed)           1.992     1.206    par2ser_r/SERDESE_rst
    OLOGIC_X0Y22         OSERDESE2                                    r  par2ser_r/OSERDESE2_MASTER_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_clk_wiz_0 rise edge)
                                                     13.483    13.483 r  
    G22                                               0.000    13.483 r  sclk (IN)
                         net (fo=0)                   0.000    13.483    clk0/inst/sclk
    G22                  IBUF (Prop_ibuf_I_O)         1.435    14.918 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986    15.904    clk0/inst/sclk_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398     9.506 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    11.192    clk0/inst/clk_1x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.275 r  clk0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.787    13.062    par2ser_r/clk_1x
    OLOGIC_X0Y22         OSERDESE2                                    r  par2ser_r/OSERDESE2_MASTER_inst/CLKDIV
                         clock pessimism             -0.578    12.484    
                         clock uncertainty           -0.087    12.397    
    OLOGIC_X0Y22         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.453    11.944    par2ser_r/OSERDESE2_MASTER_inst
  -------------------------------------------------------------------
                         required time                         11.944    
                         arrival time                          -1.206    
  -------------------------------------------------------------------
                         slack                                 10.738    

Slack (MET) :             10.824ns  (required time - arrival time)
  Source:                 par2ser_r/SERDESE_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_1x_clk_wiz_0  {rise@0.000ns fall@6.742ns period=13.483ns})
  Destination:            par2ser_r/OSERDESE2_SLAVE_inst/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_1x_clk_wiz_0  {rise@0.000ns fall@6.742ns period=13.483ns})
  Path Group:             clk_1x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.483ns  (clk_1x_clk_wiz_0 rise@13.483ns - clk_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.130ns  (logic 0.223ns (10.471%)  route 1.907ns (89.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.421ns = ( 13.062 - 13.483 ) 
    Source Clock Delay      (SCD):    -1.010ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G22                                               0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/sclk
    G22                  IBUF (Prop_ibuf_I_O)         1.567     1.567 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.648    clk0/inst/sclk_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.776 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.972    clk0/inst/clk_1x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.879 r  clk0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.869    -1.010    par2ser_r/clk_1x
    SLICE_X0Y11          FDPE                                         r  par2ser_r/SERDESE_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDPE (Prop_fdpe_C_Q)         0.223    -0.787 r  par2ser_r/SERDESE_rst_reg/Q
                         net (fo=8, routed)           1.907     1.120    par2ser_r/SERDESE_rst
    OLOGIC_X0Y21         OSERDESE2                                    r  par2ser_r/OSERDESE2_SLAVE_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_clk_wiz_0 rise edge)
                                                     13.483    13.483 r  
    G22                                               0.000    13.483 r  sclk (IN)
                         net (fo=0)                   0.000    13.483    clk0/inst/sclk
    G22                  IBUF (Prop_ibuf_I_O)         1.435    14.918 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986    15.904    clk0/inst/sclk_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398     9.506 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    11.192    clk0/inst/clk_1x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.275 r  clk0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.787    13.062    par2ser_r/clk_1x
    OLOGIC_X0Y21         OSERDESE2                                    r  par2ser_r/OSERDESE2_SLAVE_inst/CLKDIV
                         clock pessimism             -0.578    12.484    
                         clock uncertainty           -0.087    12.397    
    OLOGIC_X0Y21         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.453    11.944    par2ser_r/OSERDESE2_SLAVE_inst
  -------------------------------------------------------------------
                         required time                         11.944    
                         arrival time                          -1.120    
  -------------------------------------------------------------------
                         slack                                 10.824    

Slack (MET) :             10.934ns  (required time - arrival time)
  Source:                 par2ser_r/SERDESE_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_1x_clk_wiz_0  {rise@0.000ns fall@6.742ns period=13.483ns})
  Destination:            par2ser_b/OSERDESE2_SLAVE_inst/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_1x_clk_wiz_0  {rise@0.000ns fall@6.742ns period=13.483ns})
  Path Group:             clk_1x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.483ns  (clk_1x_clk_wiz_0 rise@13.483ns - clk_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.028ns  (logic 0.223ns (10.996%)  route 1.805ns (89.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.413ns = ( 13.070 - 13.483 ) 
    Source Clock Delay      (SCD):    -1.010ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G22                                               0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/sclk
    G22                  IBUF (Prop_ibuf_I_O)         1.567     1.567 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.648    clk0/inst/sclk_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.776 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.972    clk0/inst/clk_1x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.879 r  clk0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.869    -1.010    par2ser_r/clk_1x
    SLICE_X0Y11          FDPE                                         r  par2ser_r/SERDESE_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDPE (Prop_fdpe_C_Q)         0.223    -0.787 r  par2ser_r/SERDESE_rst_reg/Q
                         net (fo=8, routed)           1.805     1.018    par2ser_b/SERDESE_rst
    OLOGIC_X0Y5          OSERDESE2                                    r  par2ser_b/OSERDESE2_SLAVE_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_clk_wiz_0 rise edge)
                                                     13.483    13.483 r  
    G22                                               0.000    13.483 r  sclk (IN)
                         net (fo=0)                   0.000    13.483    clk0/inst/sclk
    G22                  IBUF (Prop_ibuf_I_O)         1.435    14.918 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986    15.904    clk0/inst/sclk_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398     9.506 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    11.192    clk0/inst/clk_1x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.275 r  clk0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.795    13.070    par2ser_b/clk_1x
    OLOGIC_X0Y5          OSERDESE2                                    r  par2ser_b/OSERDESE2_SLAVE_inst/CLKDIV
                         clock pessimism             -0.578    12.492    
                         clock uncertainty           -0.087    12.405    
    OLOGIC_X0Y5          OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.453    11.952    par2ser_b/OSERDESE2_SLAVE_inst
  -------------------------------------------------------------------
                         required time                         11.952    
                         arrival time                          -1.018    
  -------------------------------------------------------------------
                         slack                                 10.934    

Slack (MET) :             10.973ns  (required time - arrival time)
  Source:                 par2ser_r/SERDESE_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_1x_clk_wiz_0  {rise@0.000ns fall@6.742ns period=13.483ns})
  Destination:            par2ser_clk/OSERDESE2_SLAVE_inst/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_1x_clk_wiz_0  {rise@0.000ns fall@6.742ns period=13.483ns})
  Path Group:             clk_1x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.483ns  (clk_1x_clk_wiz_0 rise@13.483ns - clk_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.987ns  (logic 0.223ns (11.225%)  route 1.764ns (88.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.415ns = ( 13.068 - 13.483 ) 
    Source Clock Delay      (SCD):    -1.010ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G22                                               0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/sclk
    G22                  IBUF (Prop_ibuf_I_O)         1.567     1.567 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.648    clk0/inst/sclk_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.776 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.972    clk0/inst/clk_1x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.879 r  clk0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.869    -1.010    par2ser_r/clk_1x
    SLICE_X0Y11          FDPE                                         r  par2ser_r/SERDESE_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDPE (Prop_fdpe_C_Q)         0.223    -0.787 r  par2ser_r/SERDESE_rst_reg/Q
                         net (fo=8, routed)           1.764     0.977    par2ser_clk/SERDESE_rst
    OLOGIC_X0Y13         OSERDESE2                                    r  par2ser_clk/OSERDESE2_SLAVE_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_clk_wiz_0 rise edge)
                                                     13.483    13.483 r  
    G22                                               0.000    13.483 r  sclk (IN)
                         net (fo=0)                   0.000    13.483    clk0/inst/sclk
    G22                  IBUF (Prop_ibuf_I_O)         1.435    14.918 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986    15.904    clk0/inst/sclk_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398     9.506 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    11.192    clk0/inst/clk_1x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.275 r  clk0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.793    13.068    par2ser_clk/clk_1x
    OLOGIC_X0Y13         OSERDESE2                                    r  par2ser_clk/OSERDESE2_SLAVE_inst/CLKDIV
                         clock pessimism             -0.578    12.490    
                         clock uncertainty           -0.087    12.403    
    OLOGIC_X0Y13         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.453    11.950    par2ser_clk/OSERDESE2_SLAVE_inst
  -------------------------------------------------------------------
                         required time                         11.950    
                         arrival time                          -0.977    
  -------------------------------------------------------------------
                         slack                                 10.973    

Slack (MET) :             11.003ns  (required time - arrival time)
  Source:                 par2ser_r/SERDESE_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_1x_clk_wiz_0  {rise@0.000ns fall@6.742ns period=13.483ns})
  Destination:            par2ser_b/OSERDESE2_MASTER_inst/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_1x_clk_wiz_0  {rise@0.000ns fall@6.742ns period=13.483ns})
  Path Group:             clk_1x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.483ns  (clk_1x_clk_wiz_0 rise@13.483ns - clk_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.959ns  (logic 0.223ns (11.386%)  route 1.736ns (88.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.413ns = ( 13.070 - 13.483 ) 
    Source Clock Delay      (SCD):    -1.010ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G22                                               0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/sclk
    G22                  IBUF (Prop_ibuf_I_O)         1.567     1.567 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.648    clk0/inst/sclk_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.776 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.972    clk0/inst/clk_1x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.879 r  clk0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.869    -1.010    par2ser_r/clk_1x
    SLICE_X0Y11          FDPE                                         r  par2ser_r/SERDESE_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDPE (Prop_fdpe_C_Q)         0.223    -0.787 r  par2ser_r/SERDESE_rst_reg/Q
                         net (fo=8, routed)           1.736     0.949    par2ser_b/SERDESE_rst
    OLOGIC_X0Y6          OSERDESE2                                    r  par2ser_b/OSERDESE2_MASTER_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_clk_wiz_0 rise edge)
                                                     13.483    13.483 r  
    G22                                               0.000    13.483 r  sclk (IN)
                         net (fo=0)                   0.000    13.483    clk0/inst/sclk
    G22                  IBUF (Prop_ibuf_I_O)         1.435    14.918 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986    15.904    clk0/inst/sclk_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398     9.506 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    11.192    clk0/inst/clk_1x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.275 r  clk0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.795    13.070    par2ser_b/clk_1x
    OLOGIC_X0Y6          OSERDESE2                                    r  par2ser_b/OSERDESE2_MASTER_inst/CLKDIV
                         clock pessimism             -0.578    12.492    
                         clock uncertainty           -0.087    12.405    
    OLOGIC_X0Y6          OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.453    11.952    par2ser_b/OSERDESE2_MASTER_inst
  -------------------------------------------------------------------
                         required time                         11.952    
                         arrival time                          -0.949    
  -------------------------------------------------------------------
                         slack                                 11.003    

Slack (MET) :             11.057ns  (required time - arrival time)
  Source:                 par2ser_r/SERDESE_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_1x_clk_wiz_0  {rise@0.000ns fall@6.742ns period=13.483ns})
  Destination:            par2ser_clk/OSERDESE2_MASTER_inst/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_1x_clk_wiz_0  {rise@0.000ns fall@6.742ns period=13.483ns})
  Path Group:             clk_1x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.483ns  (clk_1x_clk_wiz_0 rise@13.483ns - clk_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.902ns  (logic 0.223ns (11.723%)  route 1.679ns (88.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.415ns = ( 13.068 - 13.483 ) 
    Source Clock Delay      (SCD):    -1.010ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G22                                               0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/sclk
    G22                  IBUF (Prop_ibuf_I_O)         1.567     1.567 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.648    clk0/inst/sclk_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.776 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.972    clk0/inst/clk_1x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.879 r  clk0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.869    -1.010    par2ser_r/clk_1x
    SLICE_X0Y11          FDPE                                         r  par2ser_r/SERDESE_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDPE (Prop_fdpe_C_Q)         0.223    -0.787 r  par2ser_r/SERDESE_rst_reg/Q
                         net (fo=8, routed)           1.679     0.893    par2ser_clk/SERDESE_rst
    OLOGIC_X0Y14         OSERDESE2                                    r  par2ser_clk/OSERDESE2_MASTER_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_clk_wiz_0 rise edge)
                                                     13.483    13.483 r  
    G22                                               0.000    13.483 r  sclk (IN)
                         net (fo=0)                   0.000    13.483    clk0/inst/sclk
    G22                  IBUF (Prop_ibuf_I_O)         1.435    14.918 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986    15.904    clk0/inst/sclk_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398     9.506 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    11.192    clk0/inst/clk_1x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.275 r  clk0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.793    13.068    par2ser_clk/clk_1x
    OLOGIC_X0Y14         OSERDESE2                                    r  par2ser_clk/OSERDESE2_MASTER_inst/CLKDIV
                         clock pessimism             -0.578    12.490    
                         clock uncertainty           -0.087    12.403    
    OLOGIC_X0Y14         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.453    11.950    par2ser_clk/OSERDESE2_MASTER_inst
  -------------------------------------------------------------------
                         required time                         11.950    
                         arrival time                          -0.893    
  -------------------------------------------------------------------
                         slack                                 11.057    

Slack (MET) :             11.125ns  (required time - arrival time)
  Source:                 par2ser_r/SERDESE_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_1x_clk_wiz_0  {rise@0.000ns fall@6.742ns period=13.483ns})
  Destination:            par2ser_g/OSERDESE2_SLAVE_inst/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_1x_clk_wiz_0  {rise@0.000ns fall@6.742ns period=13.483ns})
  Path Group:             clk_1x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.483ns  (clk_1x_clk_wiz_0 rise@13.483ns - clk_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.837ns  (logic 0.223ns (12.140%)  route 1.614ns (87.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.413ns = ( 13.070 - 13.483 ) 
    Source Clock Delay      (SCD):    -1.010ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G22                                               0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/sclk
    G22                  IBUF (Prop_ibuf_I_O)         1.567     1.567 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.648    clk0/inst/sclk_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.776 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.972    clk0/inst/clk_1x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.879 r  clk0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.869    -1.010    par2ser_r/clk_1x
    SLICE_X0Y11          FDPE                                         r  par2ser_r/SERDESE_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDPE (Prop_fdpe_C_Q)         0.223    -0.787 r  par2ser_r/SERDESE_rst_reg/Q
                         net (fo=8, routed)           1.614     0.827    par2ser_g/SERDESE_rst
    OLOGIC_X0Y9          OSERDESE2                                    r  par2ser_g/OSERDESE2_SLAVE_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_clk_wiz_0 rise edge)
                                                     13.483    13.483 r  
    G22                                               0.000    13.483 r  sclk (IN)
                         net (fo=0)                   0.000    13.483    clk0/inst/sclk
    G22                  IBUF (Prop_ibuf_I_O)         1.435    14.918 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986    15.904    clk0/inst/sclk_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398     9.506 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    11.192    clk0/inst/clk_1x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.275 r  clk0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.795    13.070    par2ser_g/clk_1x
    OLOGIC_X0Y9          OSERDESE2                                    r  par2ser_g/OSERDESE2_SLAVE_inst/CLKDIV
                         clock pessimism             -0.578    12.492    
                         clock uncertainty           -0.087    12.405    
    OLOGIC_X0Y9          OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.453    11.952    par2ser_g/OSERDESE2_SLAVE_inst
  -------------------------------------------------------------------
                         required time                         11.952    
                         arrival time                          -0.827    
  -------------------------------------------------------------------
                         slack                                 11.125    

Slack (MET) :             11.130ns  (required time - arrival time)
  Source:                 vga_inst/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_clk_wiz_0  {rise@0.000ns fall@6.742ns period=13.483ns})
  Destination:            vga_inst/v_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_1x_clk_wiz_0  {rise@0.000ns fall@6.742ns period=13.483ns})
  Path Group:             clk_1x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.483ns  (clk_1x_clk_wiz_0 rise@13.483ns - clk_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 0.785ns (34.338%)  route 1.501ns (65.662%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.482ns = ( 13.001 - 13.483 ) 
    Source Clock Delay      (SCD):    -1.009ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G22                                               0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/sclk
    G22                  IBUF (Prop_ibuf_I_O)         1.567     1.567 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.648    clk0/inst/sclk_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.776 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.972    clk0/inst/clk_1x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.879 r  clk0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.870    -1.009    vga_inst/clk_1x
    SLICE_X4Y7           FDCE                                         r  vga_inst/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDCE (Prop_fdce_C_Q)         0.223    -0.786 f  vga_inst/h_cnt_reg[4]/Q
                         net (fo=4, routed)           0.549    -0.237    vga_inst/h_cnt_reg_n_0_[4]
    SLICE_X4Y9           LUT2 (Prop_lut2_I1_O)        0.043    -0.194 r  vga_inst/v_cnt[0]_i_6/O
                         net (fo=1, routed)           0.439     0.246    vga_inst/v_cnt[0]_i_6_n_0
    SLICE_X4Y10          LUT6 (Prop_lut6_I2_O)        0.043     0.289 r  vga_inst/v_cnt[0]_i_3/O
                         net (fo=6, routed)           0.513     0.802    vga_inst/v_cnt[0]_i_3_n_0
    SLICE_X4Y13          LUT6 (Prop_lut6_I5_O)        0.043     0.845 r  vga_inst/v_cnt[4]_i_3/O
                         net (fo=1, routed)           0.000     0.845    vga_inst/v_cnt[4]_i_3_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     1.112 r  vga_inst/v_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.112    vga_inst/v_cnt_reg[4]_i_1_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     1.278 r  vga_inst/v_cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.278    vga_inst/v_cnt_reg[8]_i_1_n_6
    SLICE_X4Y14          FDCE                                         r  vga_inst/v_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_clk_wiz_0 rise edge)
                                                     13.483    13.483 r  
    G22                                               0.000    13.483 r  sclk (IN)
                         net (fo=0)                   0.000    13.483    clk0/inst/sclk
    G22                  IBUF (Prop_ibuf_I_O)         1.435    14.918 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986    15.904    clk0/inst/sclk_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398     9.506 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    11.192    clk0/inst/clk_1x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.275 r  clk0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.726    13.001    vga_inst/clk_1x
    SLICE_X4Y14          FDCE                                         r  vga_inst/v_cnt_reg[9]/C
                         clock pessimism             -0.555    12.446    
                         clock uncertainty           -0.087    12.359    
    SLICE_X4Y14          FDCE (Setup_fdce_C_D)        0.049    12.408    vga_inst/v_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         12.408    
                         arrival time                          -1.278    
  -------------------------------------------------------------------
                         slack                                 11.130    

Slack (MET) :             11.147ns  (required time - arrival time)
  Source:                 vga_inst/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_clk_wiz_0  {rise@0.000ns fall@6.742ns period=13.483ns})
  Destination:            vga_inst/v_cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_1x_clk_wiz_0  {rise@0.000ns fall@6.742ns period=13.483ns})
  Path Group:             clk_1x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.483ns  (clk_1x_clk_wiz_0 rise@13.483ns - clk_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.269ns  (logic 0.768ns (33.846%)  route 1.501ns (66.154%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.482ns = ( 13.001 - 13.483 ) 
    Source Clock Delay      (SCD):    -1.009ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G22                                               0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/sclk
    G22                  IBUF (Prop_ibuf_I_O)         1.567     1.567 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.648    clk0/inst/sclk_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.776 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.972    clk0/inst/clk_1x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.879 r  clk0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.870    -1.009    vga_inst/clk_1x
    SLICE_X4Y7           FDCE                                         r  vga_inst/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDCE (Prop_fdce_C_Q)         0.223    -0.786 f  vga_inst/h_cnt_reg[4]/Q
                         net (fo=4, routed)           0.549    -0.237    vga_inst/h_cnt_reg_n_0_[4]
    SLICE_X4Y9           LUT2 (Prop_lut2_I1_O)        0.043    -0.194 r  vga_inst/v_cnt[0]_i_6/O
                         net (fo=1, routed)           0.439     0.246    vga_inst/v_cnt[0]_i_6_n_0
    SLICE_X4Y10          LUT6 (Prop_lut6_I2_O)        0.043     0.289 r  vga_inst/v_cnt[0]_i_3/O
                         net (fo=6, routed)           0.513     0.802    vga_inst/v_cnt[0]_i_3_n_0
    SLICE_X4Y13          LUT6 (Prop_lut6_I5_O)        0.043     0.845 r  vga_inst/v_cnt[4]_i_3/O
                         net (fo=1, routed)           0.000     0.845    vga_inst/v_cnt[4]_i_3_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     1.112 r  vga_inst/v_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.112    vga_inst/v_cnt_reg[4]_i_1_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     1.261 r  vga_inst/v_cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.261    vga_inst/v_cnt_reg[8]_i_1_n_4
    SLICE_X4Y14          FDCE                                         r  vga_inst/v_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_clk_wiz_0 rise edge)
                                                     13.483    13.483 r  
    G22                                               0.000    13.483 r  sclk (IN)
                         net (fo=0)                   0.000    13.483    clk0/inst/sclk
    G22                  IBUF (Prop_ibuf_I_O)         1.435    14.918 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986    15.904    clk0/inst/sclk_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398     9.506 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    11.192    clk0/inst/clk_1x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.275 r  clk0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.726    13.001    vga_inst/clk_1x
    SLICE_X4Y14          FDCE                                         r  vga_inst/v_cnt_reg[11]/C
                         clock pessimism             -0.555    12.446    
                         clock uncertainty           -0.087    12.359    
    SLICE_X4Y14          FDCE (Setup_fdce_C_D)        0.049    12.408    vga_inst/v_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         12.408    
                         arrival time                          -1.261    
  -------------------------------------------------------------------
                         slack                                 11.147    

Slack (MET) :             11.185ns  (required time - arrival time)
  Source:                 vga_inst/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_clk_wiz_0  {rise@0.000ns fall@6.742ns period=13.483ns})
  Destination:            vga_inst/v_cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_1x_clk_wiz_0  {rise@0.000ns fall@6.742ns period=13.483ns})
  Path Group:             clk_1x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.483ns  (clk_1x_clk_wiz_0 rise@13.483ns - clk_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.231ns  (logic 0.730ns (32.719%)  route 1.501ns (67.281%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.482ns = ( 13.001 - 13.483 ) 
    Source Clock Delay      (SCD):    -1.009ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G22                                               0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/sclk
    G22                  IBUF (Prop_ibuf_I_O)         1.567     1.567 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.648    clk0/inst/sclk_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.776 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.972    clk0/inst/clk_1x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.879 r  clk0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.870    -1.009    vga_inst/clk_1x
    SLICE_X4Y7           FDCE                                         r  vga_inst/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDCE (Prop_fdce_C_Q)         0.223    -0.786 f  vga_inst/h_cnt_reg[4]/Q
                         net (fo=4, routed)           0.549    -0.237    vga_inst/h_cnt_reg_n_0_[4]
    SLICE_X4Y9           LUT2 (Prop_lut2_I1_O)        0.043    -0.194 r  vga_inst/v_cnt[0]_i_6/O
                         net (fo=1, routed)           0.439     0.246    vga_inst/v_cnt[0]_i_6_n_0
    SLICE_X4Y10          LUT6 (Prop_lut6_I2_O)        0.043     0.289 r  vga_inst/v_cnt[0]_i_3/O
                         net (fo=6, routed)           0.513     0.802    vga_inst/v_cnt[0]_i_3_n_0
    SLICE_X4Y13          LUT6 (Prop_lut6_I5_O)        0.043     0.845 r  vga_inst/v_cnt[4]_i_3/O
                         net (fo=1, routed)           0.000     0.845    vga_inst/v_cnt[4]_i_3_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     1.112 r  vga_inst/v_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.112    vga_inst/v_cnt_reg[4]_i_1_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     1.223 r  vga_inst/v_cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.223    vga_inst/v_cnt_reg[8]_i_1_n_5
    SLICE_X4Y14          FDCE                                         r  vga_inst/v_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_clk_wiz_0 rise edge)
                                                     13.483    13.483 r  
    G22                                               0.000    13.483 r  sclk (IN)
                         net (fo=0)                   0.000    13.483    clk0/inst/sclk
    G22                  IBUF (Prop_ibuf_I_O)         1.435    14.918 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986    15.904    clk0/inst/sclk_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398     9.506 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    11.192    clk0/inst/clk_1x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.275 r  clk0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.726    13.001    vga_inst/clk_1x
    SLICE_X4Y14          FDCE                                         r  vga_inst/v_cnt_reg[10]/C
                         clock pessimism             -0.555    12.446    
                         clock uncertainty           -0.087    12.359    
    SLICE_X4Y14          FDCE (Setup_fdce_C_D)        0.049    12.408    vga_inst/v_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         12.408    
                         arrival time                          -1.223    
  -------------------------------------------------------------------
                         slack                                 11.185    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 encode_b/c0_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_clk_wiz_0  {rise@0.000ns fall@6.742ns period=13.483ns})
  Destination:            encode_b/c0_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_clk_wiz_0  {rise@0.000ns fall@6.742ns period=13.483ns})
  Path Group:             clk_1x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_clk_wiz_0 rise@0.000ns - clk_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.100ns (55.946%)  route 0.079ns (44.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.135ns
    Source Clock Delay      (SCD):    -0.273ns
    Clock Pessimism Removal (CPR):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G22                                               0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/sclk
    G22                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.995    clk0/inst/sclk_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.838 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.077    clk0/inst/clk_1x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.051 r  clk0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.778    -0.273    encode_b/clk_1x
    SLICE_X4Y9           FDRE                                         r  encode_b/c0_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y9           FDRE (Prop_fdre_C_Q)         0.100    -0.173 r  encode_b/c0_q_reg/Q
                         net (fo=1, routed)           0.079    -0.094    encode_b/c0_q
    SLICE_X5Y9           FDRE                                         r  encode_b/c0_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G22                                               0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/sclk
    G22                  IBUF (Prop_ibuf_I_O)         0.688     0.688 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.241    clk0/inst/sclk_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.029 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.203    clk0/inst/clk_1x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.173 r  clk0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.038    -0.135    encode_b/clk_1x
    SLICE_X5Y9           FDRE                                         r  encode_b/c0_reg_reg/C
                         clock pessimism             -0.128    -0.262    
    SLICE_X5Y9           FDRE (Hold_fdre_C_D)         0.040    -0.222    encode_b/c0_reg_reg
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 encode_r/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_clk_wiz_0  {rise@0.000ns fall@6.742ns period=13.483ns})
  Destination:            encode_r/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_1x_clk_wiz_0  {rise@0.000ns fall@6.742ns period=13.483ns})
  Path Group:             clk_1x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_clk_wiz_0 rise@0.000ns - clk_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.171ns (71.353%)  route 0.069ns (28.647%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.142ns
    Source Clock Delay      (SCD):    -0.278ns
    Clock Pessimism Removal (CPR):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G22                                               0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/sclk
    G22                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.995    clk0/inst/sclk_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.838 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.077    clk0/inst/clk_1x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.051 r  clk0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.773    -0.278    encode_r/clk_1x
    SLICE_X2Y18          FDCE                                         r  encode_r/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDCE (Prop_fdce_C_Q)         0.107    -0.171 r  encode_r/cnt_reg[2]/Q
                         net (fo=3, routed)           0.069    -0.103    encode_r/cnt[2]
    SLICE_X2Y18          LUT6 (Prop_lut6_I4_O)        0.064    -0.039 r  encode_r/cnt[3]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.039    encode_r/cnt[3]_i_1__1_n_0
    SLICE_X2Y18          FDCE                                         r  encode_r/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G22                                               0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/sclk
    G22                  IBUF (Prop_ibuf_I_O)         0.688     0.688 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.241    clk0/inst/sclk_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.029 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.203    clk0/inst/clk_1x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.173 r  clk0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.031    -0.142    encode_r/clk_1x
    SLICE_X2Y18          FDCE                                         r  encode_r/cnt_reg[3]/C
                         clock pessimism             -0.137    -0.278    
    SLICE_X2Y18          FDCE (Hold_fdce_C_D)         0.087    -0.191    encode_r/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.191    
                         arrival time                          -0.039    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 encode_r/din_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_clk_wiz_0  {rise@0.000ns fall@6.742ns period=13.483ns})
  Destination:            encode_r/n1q_m_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_clk_wiz_0  {rise@0.000ns fall@6.742ns period=13.483ns})
  Path Group:             clk_1x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_clk_wiz_0 rise@0.000ns - clk_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.100ns (46.133%)  route 0.117ns (53.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.135ns
    Source Clock Delay      (SCD):    -0.273ns
    Clock Pessimism Removal (CPR):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G22                                               0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/sclk
    G22                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.995    clk0/inst/sclk_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.838 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.077    clk0/inst/clk_1x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.051 r  clk0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.778    -0.273    encode_r/clk_1x
    SLICE_X5Y9           FDRE                                         r  encode_r/din_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.100    -0.173 r  encode_r/din_q_reg[0]/Q
                         net (fo=2, routed)           0.117    -0.056    encode_r/din_q_reg_n_0_[0]
    SLICE_X4Y9           FDRE                                         r  encode_r/n1q_m_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G22                                               0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/sclk
    G22                  IBUF (Prop_ibuf_I_O)         0.688     0.688 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.241    clk0/inst/sclk_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.029 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.203    clk0/inst/clk_1x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.173 r  clk0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.038    -0.135    encode_r/clk_1x
    SLICE_X4Y9           FDRE                                         r  encode_r/n1q_m_reg[2]/C
                         clock pessimism             -0.128    -0.262    
    SLICE_X4Y9           FDRE (Hold_fdre_C_D)         0.041    -0.221    encode_r/n1q_m_reg[2]
  -------------------------------------------------------------------
                         required time                          0.221    
                         arrival time                          -0.056    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 encode_g/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_clk_wiz_0  {rise@0.000ns fall@6.742ns period=13.483ns})
  Destination:            encode_g/cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_1x_clk_wiz_0  {rise@0.000ns fall@6.742ns period=13.483ns})
  Path Group:             clk_1x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_clk_wiz_0 rise@0.000ns - clk_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.128ns (53.635%)  route 0.111ns (46.365%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.134ns
    Source Clock Delay      (SCD):    -0.272ns
    Clock Pessimism Removal (CPR):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G22                                               0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/sclk
    G22                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.995    clk0/inst/sclk_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.838 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.077    clk0/inst/clk_1x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.051 r  clk0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.779    -0.272    encode_g/clk_1x
    SLICE_X1Y8           FDCE                                         r  encode_g/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDCE (Prop_fdce_C_Q)         0.100    -0.172 r  encode_g/cnt_reg[1]/Q
                         net (fo=6, routed)           0.111    -0.062    encode_g/cnt[1]
    SLICE_X0Y8           LUT4 (Prop_lut4_I1_O)        0.028    -0.034 r  encode_g/cnt[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.034    encode_g/cnt[2]_i_1__0_n_0
    SLICE_X0Y8           FDCE                                         r  encode_g/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G22                                               0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/sclk
    G22                  IBUF (Prop_ibuf_I_O)         0.688     0.688 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.241    clk0/inst/sclk_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.029 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.203    clk0/inst/clk_1x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.173 r  clk0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.039    -0.134    encode_g/clk_1x
    SLICE_X0Y8           FDCE                                         r  encode_g/cnt_reg[2]/C
                         clock pessimism             -0.128    -0.261    
    SLICE_X0Y8           FDCE (Hold_fdce_C_D)         0.060    -0.201    encode_g/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 encode_g/dout_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_clk_wiz_0  {rise@0.000ns fall@6.742ns period=13.483ns})
  Destination:            par2ser_g/OSERDESE2_SLAVE_inst/D3
                            (rising edge-triggered cell OSERDESE2 clocked by clk_1x_clk_wiz_0  {rise@0.000ns fall@6.742ns period=13.483ns})
  Path Group:             clk_1x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_clk_wiz_0 rise@0.000ns - clk_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.778%)  route 0.151ns (60.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.105ns
    Source Clock Delay      (SCD):    -0.272ns
    Clock Pessimism Removal (CPR):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G22                                               0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/sclk
    G22                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.995    clk0/inst/sclk_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.838 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.077    clk0/inst/clk_1x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.051 r  clk0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.779    -0.272    encode_g/clk_1x
    SLICE_X0Y9           FDCE                                         r  encode_g/dout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDCE (Prop_fdce_C_Q)         0.100    -0.172 r  encode_g/dout_reg[8]/Q
                         net (fo=1, routed)           0.151    -0.021    par2ser_g/OSERDESE2_MASTER_inst_0[2]
    OLOGIC_X0Y9          OSERDESE2                                    r  par2ser_g/OSERDESE2_SLAVE_inst/D3
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G22                                               0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/sclk
    G22                  IBUF (Prop_ibuf_I_O)         0.688     0.688 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.241    clk0/inst/sclk_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.029 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.203    clk0/inst/clk_1x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.173 r  clk0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.068    -0.105    par2ser_g/clk_1x
    OLOGIC_X0Y9          OSERDESE2                                    r  par2ser_g/OSERDESE2_SLAVE_inst/CLKDIV
                         clock pessimism             -0.107    -0.211    
    OLOGIC_X0Y9          OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.021    -0.190    par2ser_g/OSERDESE2_SLAVE_inst
  -------------------------------------------------------------------
                         required time                          0.190    
                         arrival time                          -0.021    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 vga_inst/v_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_clk_wiz_0  {rise@0.000ns fall@6.742ns period=13.483ns})
  Destination:            encode_b/c1_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_clk_wiz_0  {rise@0.000ns fall@6.742ns period=13.483ns})
  Path Group:             clk_1x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_clk_wiz_0 rise@0.000ns - clk_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.367%)  route 0.116ns (47.633%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.139ns
    Source Clock Delay      (SCD):    -0.275ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G22                                               0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/sclk
    G22                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.995    clk0/inst/sclk_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.838 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.077    clk0/inst/clk_1x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.051 r  clk0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.776    -0.275    vga_inst/clk_1x
    SLICE_X4Y12          FDCE                                         r  vga_inst/v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDCE (Prop_fdce_C_Q)         0.100    -0.175 f  vga_inst/v_cnt_reg[2]/Q
                         net (fo=3, routed)           0.116    -0.059    vga_inst/v_cnt_reg[2]
    SLICE_X5Y13          LUT6 (Prop_lut6_I3_O)        0.028    -0.031 r  vga_inst/c1_q_i_1/O
                         net (fo=1, routed)           0.000    -0.031    encode_b/c1
    SLICE_X5Y13          FDRE                                         r  encode_b/c1_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G22                                               0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/sclk
    G22                  IBUF (Prop_ibuf_I_O)         0.688     0.688 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.241    clk0/inst/sclk_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.029 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.203    clk0/inst/clk_1x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.173 r  clk0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.034    -0.139    encode_b/clk_1x
    SLICE_X5Y13          FDRE                                         r  encode_b/c1_q_reg/C
                         clock pessimism             -0.125    -0.263    
    SLICE_X5Y13          FDRE (Hold_fdre_C_D)         0.060    -0.203    encode_b/c1_q_reg
  -------------------------------------------------------------------
                         required time                          0.203    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 encode_b/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_clk_wiz_0  {rise@0.000ns fall@6.742ns period=13.483ns})
  Destination:            encode_b/dout_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_1x_clk_wiz_0  {rise@0.000ns fall@6.742ns period=13.483ns})
  Path Group:             clk_1x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_clk_wiz_0 rise@0.000ns - clk_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.598%)  route 0.120ns (48.402%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.134ns
    Source Clock Delay      (SCD):    -0.272ns
    Clock Pessimism Removal (CPR):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G22                                               0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/sclk
    G22                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.995    clk0/inst/sclk_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.838 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.077    clk0/inst/clk_1x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.051 r  clk0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.779    -0.272    encode_b/clk_1x
    SLICE_X1Y7           FDCE                                         r  encode_b/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDCE (Prop_fdce_C_Q)         0.100    -0.172 r  encode_b/cnt_reg[1]/Q
                         net (fo=6, routed)           0.120    -0.052    encode_b/cnt[1]
    SLICE_X1Y7           LUT6 (Prop_lut6_I1_O)        0.028    -0.024 r  encode_b/dout[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.024    encode_b/dout[9]_i_1_n_0
    SLICE_X1Y7           FDCE                                         r  encode_b/dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G22                                               0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/sclk
    G22                  IBUF (Prop_ibuf_I_O)         0.688     0.688 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.241    clk0/inst/sclk_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.029 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.203    clk0/inst/clk_1x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.173 r  clk0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.039    -0.134    encode_b/clk_1x
    SLICE_X1Y7           FDCE                                         r  encode_b/dout_reg[9]/C
                         clock pessimism             -0.139    -0.272    
    SLICE_X1Y7           FDCE (Hold_fdce_C_D)         0.061    -0.211    encode_b/dout_reg[9]
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.024    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 encode_b/c1_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_clk_wiz_0  {rise@0.000ns fall@6.742ns period=13.483ns})
  Destination:            encode_b/c1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_clk_wiz_0  {rise@0.000ns fall@6.742ns period=13.483ns})
  Path Group:             clk_1x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_clk_wiz_0 rise@0.000ns - clk_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.100ns (40.715%)  route 0.146ns (59.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.136ns
    Source Clock Delay      (SCD):    -0.276ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G22                                               0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/sclk
    G22                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.995    clk0/inst/sclk_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.838 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.077    clk0/inst/clk_1x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.051 r  clk0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.775    -0.276    encode_b/clk_1x
    SLICE_X5Y13          FDRE                                         r  encode_b/c1_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDRE (Prop_fdre_C_Q)         0.100    -0.176 r  encode_b/c1_q_reg/Q
                         net (fo=1, routed)           0.146    -0.031    encode_b/c1_q_reg_n_0
    SLICE_X4Y10          FDRE                                         r  encode_b/c1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G22                                               0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/sclk
    G22                  IBUF (Prop_ibuf_I_O)         0.688     0.688 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.241    clk0/inst/sclk_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.029 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.203    clk0/inst/clk_1x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.173 r  clk0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.037    -0.136    encode_b/clk_1x
    SLICE_X4Y10          FDRE                                         r  encode_b/c1_reg_reg/C
                         clock pessimism             -0.125    -0.260    
    SLICE_X4Y10          FDRE (Hold_fdre_C_D)         0.040    -0.220    encode_b/c1_reg_reg
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 encode_r/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_clk_wiz_0  {rise@0.000ns fall@6.742ns period=13.483ns})
  Destination:            encode_r/cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_1x_clk_wiz_0  {rise@0.000ns fall@6.742ns period=13.483ns})
  Path Group:             clk_1x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_clk_wiz_0 rise@0.000ns - clk_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.145ns (48.227%)  route 0.156ns (51.773%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.142ns
    Source Clock Delay      (SCD):    -0.278ns
    Clock Pessimism Removal (CPR):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G22                                               0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/sclk
    G22                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.995    clk0/inst/sclk_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.838 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.077    clk0/inst/clk_1x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.051 r  clk0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.773    -0.278    encode_r/clk_1x
    SLICE_X2Y18          FDCE                                         r  encode_r/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDCE (Prop_fdce_C_Q)         0.118    -0.160 r  encode_r/cnt_reg[1]/Q
                         net (fo=4, routed)           0.156    -0.005    encode_r/cnt[1]
    SLICE_X2Y18          LUT5 (Prop_lut5_I2_O)        0.027     0.022 r  encode_r/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.022    encode_r/cnt[2]_i_1_n_0
    SLICE_X2Y18          FDCE                                         r  encode_r/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G22                                               0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/sclk
    G22                  IBUF (Prop_ibuf_I_O)         0.688     0.688 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.241    clk0/inst/sclk_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.029 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.203    clk0/inst/clk_1x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.173 r  clk0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.031    -0.142    encode_r/clk_1x
    SLICE_X2Y18          FDCE                                         r  encode_r/cnt_reg[2]/C
                         clock pessimism             -0.137    -0.278    
    SLICE_X2Y18          FDCE (Hold_fdce_C_D)         0.096    -0.182    encode_r/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 vga_inst/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_1x_clk_wiz_0  {rise@0.000ns fall@6.742ns period=13.483ns})
  Destination:            vga_inst/v_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_1x_clk_wiz_0  {rise@0.000ns fall@6.742ns period=13.483ns})
  Path Group:             clk_1x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_clk_wiz_0 rise@0.000ns - clk_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.190ns (68.639%)  route 0.087ns (31.361%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.138ns
    Source Clock Delay      (SCD):    -0.275ns
    Clock Pessimism Removal (CPR):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G22                                               0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/sclk
    G22                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.995    clk0/inst/sclk_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.838 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.077    clk0/inst/clk_1x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.051 r  clk0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.776    -0.275    vga_inst/clk_1x
    SLICE_X4Y12          FDCE                                         r  vga_inst/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDCE (Prop_fdce_C_Q)         0.100    -0.175 r  vga_inst/v_cnt_reg[0]/Q
                         net (fo=4, routed)           0.087    -0.088    vga_inst/v_cnt_reg[0]
    SLICE_X4Y12          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.090     0.002 r  vga_inst/v_cnt_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     0.002    vga_inst/v_cnt_reg[0]_i_2_n_6
    SLICE_X4Y12          FDCE                                         r  vga_inst/v_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G22                                               0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/sclk
    G22                  IBUF (Prop_ibuf_I_O)         0.688     0.688 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.241    clk0/inst/sclk_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.029 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.203    clk0/inst/clk_1x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.173 r  clk0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.035    -0.138    vga_inst/clk_1x
    SLICE_X4Y12          FDCE                                         r  vga_inst/v_cnt_reg[1]/C
                         clock pessimism             -0.138    -0.275    
    SLICE_X4Y12          FDCE (Hold_fdce_C_D)         0.071    -0.204    vga_inst/v_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.204    
                         arrival time                           0.002    
  -------------------------------------------------------------------
                         slack                                  0.206    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_1x_clk_wiz_0
Waveform(ns):       { 0.000 6.742 }
Period(ns):         13.483
Sources:            { clk0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         13.483      12.075     BUFGCTRL_X0Y0    clk0/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.249         13.483      12.234     OLOGIC_X0Y6      par2ser_b/OSERDESE2_MASTER_inst/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.249         13.483      12.234     OLOGIC_X0Y5      par2ser_b/OSERDESE2_SLAVE_inst/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.249         13.483      12.234     OLOGIC_X0Y14     par2ser_clk/OSERDESE2_MASTER_inst/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.249         13.483      12.234     OLOGIC_X0Y13     par2ser_clk/OSERDESE2_SLAVE_inst/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.249         13.483      12.234     OLOGIC_X0Y10     par2ser_g/OSERDESE2_MASTER_inst/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.249         13.483      12.234     OLOGIC_X0Y9      par2ser_g/OSERDESE2_SLAVE_inst/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.249         13.483      12.234     OLOGIC_X0Y22     par2ser_r/OSERDESE2_MASTER_inst/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.249         13.483      12.234     OLOGIC_X0Y21     par2ser_r/OSERDESE2_SLAVE_inst/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         13.483      12.412     MMCME2_ADV_X0Y2  clk0/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.483      199.877    MMCME2_ADV_X0Y2  clk0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.400         6.742       6.342      SLICE_X2Y18      encode_r/cnt_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         6.742       6.342      SLICE_X2Y18      encode_r/cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         6.742       6.342      SLICE_X0Y18      encode_r/dout_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         6.742       6.342      SLICE_X0Y18      encode_r/dout_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         6.742       6.342      SLICE_X0Y18      encode_r/dout_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         6.742       6.342      SLICE_X0Y18      encode_r/dout_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         6.742       6.342      SLICE_X2Y7       encode_b/dout_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         6.742       6.342      SLICE_X1Y9       encode_g/dout_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         6.742       6.342      SLICE_X1Y9       encode_g/dout_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         6.742       6.342      SLICE_X1Y8       encode_g/dout_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         6.742       6.392      SLICE_X4Y9       encode_b/c0_q_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         6.742       6.392      SLICE_X4Y9       encode_b/c0_q_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         6.742       6.392      SLICE_X5Y9       encode_b/c0_reg_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         6.742       6.392      SLICE_X5Y9       encode_b/c0_reg_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         6.742       6.392      SLICE_X5Y13      encode_b/c1_q_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         6.742       6.392      SLICE_X4Y10      encode_b/c1_reg_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         6.742       6.392      SLICE_X1Y7       encode_b/cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         6.742       6.392      SLICE_X1Y7       encode_b/cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         6.742       6.392      SLICE_X2Y9       encode_b/cnt_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         6.742       6.392      SLICE_X2Y9       encode_b/cnt_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_5x_clk_wiz_0
  To Clock:  clk_5x_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.288ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_5x_clk_wiz_0
Waveform(ns):       { 0.000 1.348 }
Period(ns):         2.697
Sources:            { clk0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.409         2.697       1.288      BUFGCTRL_X0Y1    clk0/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         2.697       1.626      MMCME2_ADV_X0Y2  clk0/inst/mmcm_adv_inst/CLKOUT1
Min Period  n/a     OSERDESE2/CLK       n/a            1.070         2.697       1.627      OLOGIC_X0Y6      par2ser_b/OSERDESE2_MASTER_inst/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.070         2.697       1.627      OLOGIC_X0Y5      par2ser_b/OSERDESE2_SLAVE_inst/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.070         2.697       1.627      OLOGIC_X0Y14     par2ser_clk/OSERDESE2_MASTER_inst/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.070         2.697       1.627      OLOGIC_X0Y13     par2ser_clk/OSERDESE2_SLAVE_inst/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.070         2.697       1.627      OLOGIC_X0Y10     par2ser_g/OSERDESE2_MASTER_inst/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.070         2.697       1.627      OLOGIC_X0Y9      par2ser_g/OSERDESE2_SLAVE_inst/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.070         2.697       1.627      OLOGIC_X0Y22     par2ser_r/OSERDESE2_MASTER_inst/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.070         2.697       1.627      OLOGIC_X0Y21     par2ser_r/OSERDESE2_SLAVE_inst/CLK
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.697       210.663    MMCME2_ADV_X0Y2  clk0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         20.000      18.592     BUFGCTRL_X0Y2    clk0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         20.000      18.929     MMCME2_ADV_X0Y2  clk0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         20.000      18.929     MMCME2_ADV_X0Y2  clk0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y2  clk0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y2  clk0/inst/mmcm_adv_inst/CLKFBOUT



