{"vcs1":{"timestamp_begin":1700151516.539149553, "rt":9.36, "ut":8.71, "st":0.50}}
{"vcselab":{"timestamp_begin":1700151525.990206358, "rt":1.27, "ut":0.43, "st":0.20}}
{"link":{"timestamp_begin":1700151527.337613115, "rt":0.34, "ut":0.13, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1700151515.910998728}
{"VCS_COMP_START_TIME": 1700151515.910998728}
{"VCS_COMP_END_TIME": 1700151535.874491891}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+CG +notimingchecks"}
{"vcs1": {"peak_mem": 370288}}
{"stitch_vcselab": {"peak_mem": 240016}}
