// Seed: 3558255320
module module_0 #(
    parameter id_2 = 32'd63
);
  logic id_1 = id_1;
  always
  fork
    id_1 <= -1 == id_1;
    _id_2(-1);
    #1 id_1 = 1'b0;
  join
  supply0 [1 : -1 'b0 ==  id_2] id_3 = -1'b0;
  bit id_4;
  always begin : LABEL_0
    id_4 <= 1;
  end
endmodule
module module_1 #(
    parameter id_1 = 32'd97
) (
    output wire id_0,
    input  tri  _id_1
);
  parameter id_3 = -1;
  wire id_4;
  assign id_4 = id_3;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  wire [1 : -1 'h0] id_5;
  parameter id_6 = id_3 - -1;
  logic [1  ==  id_1 : -1] id_7, id_8, id_9, id_10, id_11, id_12;
  initial
  fork : SymbolIdentifier
  join : SymbolIdentifier
endmodule
