// Seed: 2703640039
module module_0 (
    output supply1 id_0,
    input wor id_1
);
  assign id_0 = id_1;
  logic id_3 = -1;
endmodule
module module_1 #(
    parameter id_15 = 32'd77,
    parameter id_6  = 32'd34,
    parameter id_8  = 32'd90
) (
    output wire id_0,
    input tri0 id_1,
    output supply0 id_2,
    output tri0 id_3,
    output supply1 id_4,
    output supply0 id_5,
    input wor _id_6,
    input wor id_7,
    input wire _id_8,
    output supply0 id_9,
    input tri0 id_10,
    output wire id_11,
    input tri id_12,
    input wire id_13,
    output supply1 id_14,
    input tri0 _id_15,
    output tri id_16,
    output supply0 id_17
);
  assign id_17 = 1;
  module_0 modCall_1 (
      id_0,
      id_1
  );
  assign modCall_1.id_0 = 0;
  wire id_19;
  xnor primCall (id_11, id_1, id_7, id_12, id_10, id_13);
  wire [id_6 : {  {  id_6  ,  id_15  }  ,  id_8  }] id_20;
endmodule
