
*** Running vivado
    with args -log Lab1_Top_Level.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Lab1_Top_Level.tcl -notrace


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source Lab1_Top_Level.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1337.172 ; gain = 5.961 ; free physical = 1259 ; free virtual = 11659
Command: link_design -top Lab1_Top_Level -part xc7s50csga324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7s50csga324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1671.016 ; gain = 0.000 ; free physical = 944 ; free virtual = 11344
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/sethkonynenbelt/counter_vhdl/counter_vhdl.srcs/constrs_1/new/counter_pins.xdc]
Finished Parsing XDC File [/home/sethkonynenbelt/counter_vhdl/counter_vhdl.srcs/constrs_1/new/counter_pins.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1884.605 ; gain = 0.000 ; free physical = 840 ; free virtual = 11240
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1884.605 ; gain = 547.434 ; free physical = 835 ; free virtual = 11235
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.63 . Memory (MB): peak = 1885.277 ; gain = 0.672 ; free physical = 816 ; free virtual = 11216

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 18b67c77c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2298.066 ; gain = 412.789 ; free physical = 494 ; free virtual = 10894

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 18b67c77c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2602.902 ; gain = 0.000 ; free physical = 170 ; free virtual = 10571

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 18b67c77c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2602.902 ; gain = 0.000 ; free physical = 170 ; free virtual = 10571
Phase 1 Initialization | Checksum: 18b67c77c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2602.902 ; gain = 0.000 ; free physical = 170 ; free virtual = 10571

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 18b67c77c

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2602.902 ; gain = 0.000 ; free physical = 170 ; free virtual = 10571

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 18b67c77c

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2602.902 ; gain = 0.000 ; free physical = 170 ; free virtual = 10571
Phase 2 Timer Update And Timing Data Collection | Checksum: 18b67c77c

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2602.902 ; gain = 0.000 ; free physical = 170 ; free virtual = 10571

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 18b67c77c

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2602.902 ; gain = 0.000 ; free physical = 170 ; free virtual = 10571
Retarget | Checksum: 18b67c77c
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 18b67c77c

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2602.902 ; gain = 0.000 ; free physical = 170 ; free virtual = 10571
Constant propagation | Checksum: 18b67c77c
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 24cab5400

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2602.902 ; gain = 0.000 ; free physical = 170 ; free virtual = 10571
Sweep | Checksum: 24cab5400
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 24cab5400

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2634.918 ; gain = 32.016 ; free physical = 170 ; free virtual = 10571
BUFG optimization | Checksum: 24cab5400
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 24cab5400

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2634.918 ; gain = 32.016 ; free physical = 170 ; free virtual = 10571
Shift Register Optimization | Checksum: 24cab5400
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 24cab5400

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2634.918 ; gain = 32.016 ; free physical = 170 ; free virtual = 10571
Post Processing Netlist | Checksum: 24cab5400
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 218db1b2e

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2634.918 ; gain = 32.016 ; free physical = 170 ; free virtual = 10570

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2634.918 ; gain = 0.000 ; free physical = 170 ; free virtual = 10570
Phase 9.2 Verifying Netlist Connectivity | Checksum: 218db1b2e

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2634.918 ; gain = 32.016 ; free physical = 170 ; free virtual = 10570
Phase 9 Finalization | Checksum: 218db1b2e

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2634.918 ; gain = 32.016 ; free physical = 170 ; free virtual = 10570
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 218db1b2e

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2634.918 ; gain = 32.016 ; free physical = 170 ; free virtual = 10570
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2634.918 ; gain = 0.000 ; free physical = 170 ; free virtual = 10570

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 218db1b2e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2634.918 ; gain = 0.000 ; free physical = 170 ; free virtual = 10570

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 218db1b2e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2634.918 ; gain = 0.000 ; free physical = 170 ; free virtual = 10570

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2634.918 ; gain = 0.000 ; free physical = 170 ; free virtual = 10570
Ending Netlist Obfuscation Task | Checksum: 218db1b2e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2634.918 ; gain = 0.000 ; free physical = 170 ; free virtual = 10570
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2634.918 ; gain = 750.312 ; free physical = 170 ; free virtual = 10570
INFO: [runtcl-4] Executing : report_drc -file Lab1_Top_Level_drc_opted.rpt -pb Lab1_Top_Level_drc_opted.pb -rpx Lab1_Top_Level_drc_opted.rpx
Command: report_drc -file Lab1_Top_Level_drc_opted.rpt -pb Lab1_Top_Level_drc_opted.pb -rpx Lab1_Top_Level_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/sethkonynenbelt/EGR426/EGR426_Project1/EGR426_Project1.runs/impl_1/Lab1_Top_Level_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2690.945 ; gain = 0.000 ; free physical = 169 ; free virtual = 10569
Wrote PlaceDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2690.945 ; gain = 0.000 ; free physical = 169 ; free virtual = 10569
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2690.945 ; gain = 0.000 ; free physical = 168 ; free virtual = 10569
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2690.945 ; gain = 0.000 ; free physical = 168 ; free virtual = 10568
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2690.945 ; gain = 0.000 ; free physical = 168 ; free virtual = 10568
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2690.945 ; gain = 0.000 ; free physical = 168 ; free virtual = 10569
Write Physdb Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2690.945 ; gain = 0.000 ; free physical = 168 ; free virtual = 10569
INFO: [Common 17-1381] The checkpoint '/home/sethkonynenbelt/EGR426/EGR426_Project1/EGR426_Project1.runs/impl_1/Lab1_Top_Level_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2690.945 ; gain = 0.000 ; free physical = 162 ; free virtual = 10562
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1a0dc74cb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2690.945 ; gain = 0.000 ; free physical = 162 ; free virtual = 10562
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2690.945 ; gain = 0.000 ; free physical = 162 ; free virtual = 10562

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 10980dc21

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2690.945 ; gain = 0.000 ; free physical = 167 ; free virtual = 10553

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 16abb7a60

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2690.945 ; gain = 0.000 ; free physical = 167 ; free virtual = 10553

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 16abb7a60

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2690.945 ; gain = 0.000 ; free physical = 167 ; free virtual = 10553
Phase 1 Placer Initialization | Checksum: 16abb7a60

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2690.945 ; gain = 0.000 ; free physical = 167 ; free virtual = 10553

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 19ad1f1c4

Time (s): cpu = 00:00:00.5 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2690.945 ; gain = 0.000 ; free physical = 167 ; free virtual = 10553

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 10d150c09

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2690.945 ; gain = 0.000 ; free physical = 167 ; free virtual = 10552

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 10d150c09

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2690.945 ; gain = 0.000 ; free physical = 167 ; free virtual = 10552

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 194325bb2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2690.945 ; gain = 0.000 ; free physical = 161 ; free virtual = 10547

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2690.945 ; gain = 0.000 ; free physical = 161 ; free virtual = 10547

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 194325bb2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2690.945 ; gain = 0.000 ; free physical = 161 ; free virtual = 10547
Phase 2.4 Global Placement Core | Checksum: 1b171c09d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2690.945 ; gain = 0.000 ; free physical = 161 ; free virtual = 10547
Phase 2 Global Placement | Checksum: 1b171c09d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2690.945 ; gain = 0.000 ; free physical = 161 ; free virtual = 10547

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1973abee1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2690.945 ; gain = 0.000 ; free physical = 161 ; free virtual = 10547

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1125f4027

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2690.945 ; gain = 0.000 ; free physical = 161 ; free virtual = 10546

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1bfddd2ca

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2690.945 ; gain = 0.000 ; free physical = 161 ; free virtual = 10546

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 149d3a54e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2690.945 ; gain = 0.000 ; free physical = 161 ; free virtual = 10546

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 165edf252

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2690.945 ; gain = 0.000 ; free physical = 160 ; free virtual = 10545

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 16862745e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2690.945 ; gain = 0.000 ; free physical = 160 ; free virtual = 10545

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1de6f9dd2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2690.945 ; gain = 0.000 ; free physical = 160 ; free virtual = 10545
Phase 3 Detail Placement | Checksum: 1de6f9dd2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2690.945 ; gain = 0.000 ; free physical = 160 ; free virtual = 10545

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 17abc1f09

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=5.429 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 16f242ec6

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2690.945 ; gain = 0.000 ; free physical = 160 ; free virtual = 10545
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 16f242ec6

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2690.945 ; gain = 0.000 ; free physical = 160 ; free virtual = 10545
Phase 4.1.1.1 BUFG Insertion | Checksum: 17abc1f09

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2690.945 ; gain = 0.000 ; free physical = 160 ; free virtual = 10545

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.429. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1399ab0b5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2690.945 ; gain = 0.000 ; free physical = 160 ; free virtual = 10545

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2690.945 ; gain = 0.000 ; free physical = 160 ; free virtual = 10545
Phase 4.1 Post Commit Optimization | Checksum: 1399ab0b5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2690.945 ; gain = 0.000 ; free physical = 160 ; free virtual = 10545

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1399ab0b5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2690.945 ; gain = 0.000 ; free physical = 160 ; free virtual = 10545

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1399ab0b5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2690.945 ; gain = 0.000 ; free physical = 160 ; free virtual = 10545
Phase 4.3 Placer Reporting | Checksum: 1399ab0b5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2690.945 ; gain = 0.000 ; free physical = 160 ; free virtual = 10545

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2690.945 ; gain = 0.000 ; free physical = 160 ; free virtual = 10545

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2690.945 ; gain = 0.000 ; free physical = 160 ; free virtual = 10545
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 128ad349d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2690.945 ; gain = 0.000 ; free physical = 160 ; free virtual = 10545
Ending Placer Task | Checksum: e6380c4b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2690.945 ; gain = 0.000 ; free physical = 160 ; free virtual = 10545
61 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [runtcl-4] Executing : report_io -file Lab1_Top_Level_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2690.945 ; gain = 0.000 ; free physical = 151 ; free virtual = 10537
INFO: [runtcl-4] Executing : report_utilization -file Lab1_Top_Level_utilization_placed.rpt -pb Lab1_Top_Level_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Lab1_Top_Level_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2690.945 ; gain = 0.000 ; free physical = 160 ; free virtual = 10533
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2690.945 ; gain = 0.000 ; free physical = 160 ; free virtual = 10533
Wrote PlaceDB: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2690.945 ; gain = 0.000 ; free physical = 159 ; free virtual = 10533
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2690.945 ; gain = 0.000 ; free physical = 159 ; free virtual = 10533
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2690.945 ; gain = 0.000 ; free physical = 159 ; free virtual = 10533
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2690.945 ; gain = 0.000 ; free physical = 159 ; free virtual = 10533
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2690.945 ; gain = 0.000 ; free physical = 159 ; free virtual = 10533
Write Physdb Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2690.945 ; gain = 0.000 ; free physical = 159 ; free virtual = 10533
INFO: [Common 17-1381] The checkpoint '/home/sethkonynenbelt/EGR426/EGR426_Project1/EGR426_Project1.runs/impl_1/Lab1_Top_Level_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2690.945 ; gain = 0.000 ; free physical = 174 ; free virtual = 10527
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2690.945 ; gain = 0.000 ; free physical = 174 ; free virtual = 10527
Wrote PlaceDB: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2690.945 ; gain = 0.000 ; free physical = 174 ; free virtual = 10528
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2690.945 ; gain = 0.000 ; free physical = 174 ; free virtual = 10528
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2690.945 ; gain = 0.000 ; free physical = 173 ; free virtual = 10527
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2690.945 ; gain = 0.000 ; free physical = 172 ; free virtual = 10526
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2690.945 ; gain = 0.000 ; free physical = 172 ; free virtual = 10526
Write Physdb Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2690.945 ; gain = 0.000 ; free physical = 172 ; free virtual = 10527
INFO: [Common 17-1381] The checkpoint '/home/sethkonynenbelt/EGR426/EGR426_Project1/EGR426_Project1.runs/impl_1/Lab1_Top_Level_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 7f45f06f ConstDB: 0 ShapeSum: 66f21bdc RouteDB: 0
Post Restoration Checksum: NetGraph: f650eb09 | NumContArr: 41082ddd | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2bcab0e20

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 2749.250 ; gain = 58.305 ; free physical = 158 ; free virtual = 10429

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2bcab0e20

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 2749.250 ; gain = 58.305 ; free physical = 158 ; free virtual = 10429

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2bcab0e20

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 2749.250 ; gain = 58.305 ; free physical = 158 ; free virtual = 10429
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 23a313310

Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 2761.250 ; gain = 70.305 ; free physical = 166 ; free virtual = 10418
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.402  | TNS=0.000  | WHS=-0.071 | THS=-0.773 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00111616 %
  Global Horizontal Routing Utilization  = 0.00104112 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 207
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 204
  Number of Partially Routed Nets     = 3
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 3010aa1ab

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 2765.250 ; gain = 74.305 ; free physical = 162 ; free virtual = 10413

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 3010aa1ab

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 2765.250 ; gain = 74.305 ; free physical = 162 ; free virtual = 10413

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 1abec0142

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 2765.250 ; gain = 74.305 ; free physical = 162 ; free virtual = 10413
Phase 3 Initial Routing | Checksum: 1abec0142

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 2765.250 ; gain = 74.305 ; free physical = 162 ; free virtual = 10413

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.644  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1f6da3190

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 2765.250 ; gain = 74.305 ; free physical = 162 ; free virtual = 10413
Phase 4 Rip-up And Reroute | Checksum: 1f6da3190

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 2765.250 ; gain = 74.305 ; free physical = 162 ; free virtual = 10413

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 25c58d107

Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 2765.250 ; gain = 74.305 ; free physical = 162 ; free virtual = 10413
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.738  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 25c58d107

Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 2765.250 ; gain = 74.305 ; free physical = 162 ; free virtual = 10413

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 25c58d107

Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 2765.250 ; gain = 74.305 ; free physical = 162 ; free virtual = 10413
Phase 5 Delay and Skew Optimization | Checksum: 25c58d107

Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 2765.250 ; gain = 74.305 ; free physical = 162 ; free virtual = 10413

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1b9b57cf2

Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 2765.250 ; gain = 74.305 ; free physical = 162 ; free virtual = 10413
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.738  | TNS=0.000  | WHS=0.139  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 245e97eae

Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 2765.250 ; gain = 74.305 ; free physical = 162 ; free virtual = 10413
Phase 6 Post Hold Fix | Checksum: 245e97eae

Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 2765.250 ; gain = 74.305 ; free physical = 162 ; free virtual = 10413

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0811608 %
  Global Horizontal Routing Utilization  = 0.0377408 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 245e97eae

Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 2765.250 ; gain = 74.305 ; free physical = 162 ; free virtual = 10413

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 245e97eae

Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 2765.250 ; gain = 74.305 ; free physical = 161 ; free virtual = 10413

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 27f6e9852

Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 2765.250 ; gain = 74.305 ; free physical = 161 ; free virtual = 10413

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.738  | TNS=0.000  | WHS=0.139  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 27f6e9852

Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 2765.250 ; gain = 74.305 ; free physical = 161 ; free virtual = 10413
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 16d588fdf

Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 2765.250 ; gain = 74.305 ; free physical = 161 ; free virtual = 10413
Ending Routing Task | Checksum: 16d588fdf

Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 2765.250 ; gain = 74.305 ; free physical = 161 ; free virtual = 10413

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
85 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 2765.250 ; gain = 74.305 ; free physical = 161 ; free virtual = 10413
INFO: [runtcl-4] Executing : report_drc -file Lab1_Top_Level_drc_routed.rpt -pb Lab1_Top_Level_drc_routed.pb -rpx Lab1_Top_Level_drc_routed.rpx
Command: report_drc -file Lab1_Top_Level_drc_routed.rpt -pb Lab1_Top_Level_drc_routed.pb -rpx Lab1_Top_Level_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/sethkonynenbelt/EGR426/EGR426_Project1/EGR426_Project1.runs/impl_1/Lab1_Top_Level_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Lab1_Top_Level_methodology_drc_routed.rpt -pb Lab1_Top_Level_methodology_drc_routed.pb -rpx Lab1_Top_Level_methodology_drc_routed.rpx
Command: report_methodology -file Lab1_Top_Level_methodology_drc_routed.rpt -pb Lab1_Top_Level_methodology_drc_routed.pb -rpx Lab1_Top_Level_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/sethkonynenbelt/EGR426/EGR426_Project1/EGR426_Project1.runs/impl_1/Lab1_Top_Level_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Lab1_Top_Level_power_routed.rpt -pb Lab1_Top_Level_power_summary_routed.pb -rpx Lab1_Top_Level_power_routed.rpx
Command: report_power -file Lab1_Top_Level_power_routed.rpt -pb Lab1_Top_Level_power_summary_routed.pb -rpx Lab1_Top_Level_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
95 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Lab1_Top_Level_route_status.rpt -pb Lab1_Top_Level_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file Lab1_Top_Level_timing_summary_routed.rpt -pb Lab1_Top_Level_timing_summary_routed.pb -rpx Lab1_Top_Level_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file Lab1_Top_Level_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file Lab1_Top_Level_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Lab1_Top_Level_bus_skew_routed.rpt -pb Lab1_Top_Level_bus_skew_routed.pb -rpx Lab1_Top_Level_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2835.152 ; gain = 0.000 ; free physical = 159 ; free virtual = 10365
Wrote PlaceDB: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2835.152 ; gain = 0.000 ; free physical = 158 ; free virtual = 10364
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2835.152 ; gain = 0.000 ; free physical = 158 ; free virtual = 10364
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2835.152 ; gain = 0.000 ; free physical = 158 ; free virtual = 10364
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2835.152 ; gain = 0.000 ; free physical = 158 ; free virtual = 10364
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2835.152 ; gain = 0.000 ; free physical = 158 ; free virtual = 10365
Write Physdb Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2835.152 ; gain = 0.000 ; free physical = 158 ; free virtual = 10365
INFO: [Common 17-1381] The checkpoint '/home/sethkonynenbelt/EGR426/EGR426_Project1/EGR426_Project1.runs/impl_1/Lab1_Top_Level_routed.dcp' has been generated.

*** Halting run - EA reset detected ***



    while executing
"start_step write_bitstream"
    (file "Lab1_Top_Level.tcl" line 308)
INFO: [Common 17-206] Exiting Vivado at Wed Feb  7 08:39:43 2024...

*** Running vivado
    with args -log Lab1_Top_Level.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Lab1_Top_Level.tcl -notrace


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source Lab1_Top_Level.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1340.625 ; gain = 0.023 ; free physical = 1453 ; free virtual = 11657
Command: link_design -top Lab1_Top_Level -part xc7s50csga324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7s50csga324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1670.438 ; gain = 0.000 ; free physical = 1146 ; free virtual = 11349
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/sethkonynenbelt/counter_vhdl/counter_vhdl.srcs/constrs_1/new/counter_pins.xdc]
Finished Parsing XDC File [/home/sethkonynenbelt/counter_vhdl/counter_vhdl.srcs/constrs_1/new/counter_pins.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1883.059 ; gain = 0.000 ; free physical = 1043 ; free virtual = 11246
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1883.059 ; gain = 542.434 ; free physical = 1038 ; free virtual = 11241
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.73 . Memory (MB): peak = 1887.668 ; gain = 4.609 ; free physical = 1016 ; free virtual = 11220

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 13e878ba0

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2300.426 ; gain = 412.758 ; free physical = 679 ; free virtual = 10882

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 13e878ba0

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2600.293 ; gain = 0.000 ; free physical = 375 ; free virtual = 10579

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 13e878ba0

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2600.293 ; gain = 0.000 ; free physical = 375 ; free virtual = 10579
Phase 1 Initialization | Checksum: 13e878ba0

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2600.293 ; gain = 0.000 ; free physical = 375 ; free virtual = 10579

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 13e878ba0

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2600.293 ; gain = 0.000 ; free physical = 375 ; free virtual = 10579

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 13e878ba0

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2600.293 ; gain = 0.000 ; free physical = 375 ; free virtual = 10578
Phase 2 Timer Update And Timing Data Collection | Checksum: 13e878ba0

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2600.293 ; gain = 0.000 ; free physical = 375 ; free virtual = 10578

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1e8e55305

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2600.293 ; gain = 0.000 ; free physical = 375 ; free virtual = 10578
Retarget | Checksum: 1e8e55305
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 16 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1e8e55305

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2600.293 ; gain = 0.000 ; free physical = 375 ; free virtual = 10578
Constant propagation | Checksum: 1e8e55305
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1b25cdb04

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2600.293 ; gain = 0.000 ; free physical = 375 ; free virtual = 10578
Sweep | Checksum: 1b25cdb04
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1b25cdb04

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2632.309 ; gain = 32.016 ; free physical = 374 ; free virtual = 10578
BUFG optimization | Checksum: 1b25cdb04
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1b25cdb04

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2632.309 ; gain = 32.016 ; free physical = 374 ; free virtual = 10578
Shift Register Optimization | Checksum: 1b25cdb04
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1b25cdb04

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2632.309 ; gain = 32.016 ; free physical = 374 ; free virtual = 10578
Post Processing Netlist | Checksum: 1b25cdb04
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 20b82583f

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2632.309 ; gain = 32.016 ; free physical = 374 ; free virtual = 10578

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2632.309 ; gain = 0.000 ; free physical = 374 ; free virtual = 10578
Phase 9.2 Verifying Netlist Connectivity | Checksum: 20b82583f

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2632.309 ; gain = 32.016 ; free physical = 374 ; free virtual = 10578
Phase 9 Finalization | Checksum: 20b82583f

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2632.309 ; gain = 32.016 ; free physical = 374 ; free virtual = 10578
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              16  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 20b82583f

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2632.309 ; gain = 32.016 ; free physical = 374 ; free virtual = 10578
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2632.309 ; gain = 0.000 ; free physical = 374 ; free virtual = 10578

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 20b82583f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2632.309 ; gain = 0.000 ; free physical = 374 ; free virtual = 10578

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 20b82583f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2632.309 ; gain = 0.000 ; free physical = 374 ; free virtual = 10578

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2632.309 ; gain = 0.000 ; free physical = 374 ; free virtual = 10578
Ending Netlist Obfuscation Task | Checksum: 20b82583f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2632.309 ; gain = 0.000 ; free physical = 374 ; free virtual = 10578
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2632.309 ; gain = 749.250 ; free physical = 374 ; free virtual = 10578
INFO: [runtcl-4] Executing : report_drc -file Lab1_Top_Level_drc_opted.rpt -pb Lab1_Top_Level_drc_opted.pb -rpx Lab1_Top_Level_drc_opted.rpx
Command: report_drc -file Lab1_Top_Level_drc_opted.rpt -pb Lab1_Top_Level_drc_opted.pb -rpx Lab1_Top_Level_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/sethkonynenbelt/EGR426/EGR426_Project1/EGR426_Project1.runs/impl_1/Lab1_Top_Level_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2688.336 ; gain = 0.000 ; free physical = 366 ; free virtual = 10570
Wrote PlaceDB: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2688.336 ; gain = 0.000 ; free physical = 366 ; free virtual = 10570
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2688.336 ; gain = 0.000 ; free physical = 366 ; free virtual = 10570
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2688.336 ; gain = 0.000 ; free physical = 366 ; free virtual = 10570
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2688.336 ; gain = 0.000 ; free physical = 366 ; free virtual = 10570
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2688.336 ; gain = 0.000 ; free physical = 366 ; free virtual = 10570
Write Physdb Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2688.336 ; gain = 0.000 ; free physical = 366 ; free virtual = 10570
INFO: [Common 17-1381] The checkpoint '/home/sethkonynenbelt/EGR426/EGR426_Project1/EGR426_Project1.runs/impl_1/Lab1_Top_Level_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2688.336 ; gain = 0.000 ; free physical = 361 ; free virtual = 10564
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 13a8b6b20

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2688.336 ; gain = 0.000 ; free physical = 361 ; free virtual = 10564
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2688.336 ; gain = 0.000 ; free physical = 361 ; free virtual = 10564

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e5411c73

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2688.336 ; gain = 0.000 ; free physical = 344 ; free virtual = 10548

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 183a29be1

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2688.336 ; gain = 0.000 ; free physical = 344 ; free virtual = 10548

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 183a29be1

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2688.336 ; gain = 0.000 ; free physical = 344 ; free virtual = 10548
Phase 1 Placer Initialization | Checksum: 183a29be1

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2688.336 ; gain = 0.000 ; free physical = 344 ; free virtual = 10548

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 19cac140b

Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2688.336 ; gain = 0.000 ; free physical = 344 ; free virtual = 10547

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 193d9b0d1

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2688.336 ; gain = 0.000 ; free physical = 343 ; free virtual = 10547

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 193d9b0d1

Time (s): cpu = 00:00:00.8 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2688.336 ; gain = 0.000 ; free physical = 343 ; free virtual = 10547

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1ab76602f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2688.336 ; gain = 0.000 ; free physical = 341 ; free virtual = 10544

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2688.336 ; gain = 0.000 ; free physical = 340 ; free virtual = 10544

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1ab76602f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2688.336 ; gain = 0.000 ; free physical = 340 ; free virtual = 10544
Phase 2.4 Global Placement Core | Checksum: 11f964c13

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2688.336 ; gain = 0.000 ; free physical = 340 ; free virtual = 10544
Phase 2 Global Placement | Checksum: 11f964c13

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2688.336 ; gain = 0.000 ; free physical = 340 ; free virtual = 10544

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1a5463767

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2688.336 ; gain = 0.000 ; free physical = 340 ; free virtual = 10544

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: caf113e6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2688.336 ; gain = 0.000 ; free physical = 340 ; free virtual = 10544

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 13012168e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2688.336 ; gain = 0.000 ; free physical = 340 ; free virtual = 10544

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 13af92d61

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2688.336 ; gain = 0.000 ; free physical = 340 ; free virtual = 10544

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 162ae21af

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2688.336 ; gain = 0.000 ; free physical = 339 ; free virtual = 10543

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 148546b95

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2688.336 ; gain = 0.000 ; free physical = 339 ; free virtual = 10543

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1633d74c0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2688.336 ; gain = 0.000 ; free physical = 339 ; free virtual = 10543
Phase 3 Detail Placement | Checksum: 1633d74c0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2688.336 ; gain = 0.000 ; free physical = 339 ; free virtual = 10543

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: f8111d83

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=5.470 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1222f6596

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2688.336 ; gain = 0.000 ; free physical = 339 ; free virtual = 10543
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1222f6596

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2688.336 ; gain = 0.000 ; free physical = 339 ; free virtual = 10543
Phase 4.1.1.1 BUFG Insertion | Checksum: f8111d83

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2688.336 ; gain = 0.000 ; free physical = 339 ; free virtual = 10543

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.470. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: c103be6a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2688.336 ; gain = 0.000 ; free physical = 339 ; free virtual = 10543

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2688.336 ; gain = 0.000 ; free physical = 339 ; free virtual = 10543
Phase 4.1 Post Commit Optimization | Checksum: c103be6a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2688.336 ; gain = 0.000 ; free physical = 339 ; free virtual = 10543

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: c103be6a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2688.336 ; gain = 0.000 ; free physical = 339 ; free virtual = 10543

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: c103be6a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2688.336 ; gain = 0.000 ; free physical = 339 ; free virtual = 10543
Phase 4.3 Placer Reporting | Checksum: c103be6a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2688.336 ; gain = 0.000 ; free physical = 339 ; free virtual = 10543

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2688.336 ; gain = 0.000 ; free physical = 339 ; free virtual = 10543

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2688.336 ; gain = 0.000 ; free physical = 339 ; free virtual = 10543
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 16adb7352

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2688.336 ; gain = 0.000 ; free physical = 339 ; free virtual = 10543
Ending Placer Task | Checksum: fb102d5f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2688.336 ; gain = 0.000 ; free physical = 339 ; free virtual = 10543
61 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [runtcl-4] Executing : report_io -file Lab1_Top_Level_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2688.336 ; gain = 0.000 ; free physical = 334 ; free virtual = 10538
INFO: [runtcl-4] Executing : report_utilization -file Lab1_Top_Level_utilization_placed.rpt -pb Lab1_Top_Level_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Lab1_Top_Level_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2688.336 ; gain = 0.000 ; free physical = 336 ; free virtual = 10540
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2688.336 ; gain = 0.000 ; free physical = 336 ; free virtual = 10540
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2688.336 ; gain = 0.000 ; free physical = 336 ; free virtual = 10540
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2688.336 ; gain = 0.000 ; free physical = 336 ; free virtual = 10540
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2688.336 ; gain = 0.000 ; free physical = 336 ; free virtual = 10540
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2688.336 ; gain = 0.000 ; free physical = 336 ; free virtual = 10540
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2688.336 ; gain = 0.000 ; free physical = 336 ; free virtual = 10540
Write Physdb Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2688.336 ; gain = 0.000 ; free physical = 336 ; free virtual = 10540
INFO: [Common 17-1381] The checkpoint '/home/sethkonynenbelt/EGR426/EGR426_Project1/EGR426_Project1.runs/impl_1/Lab1_Top_Level_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2688.336 ; gain = 0.000 ; free physical = 317 ; free virtual = 10521
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2688.336 ; gain = 0.000 ; free physical = 317 ; free virtual = 10521
Wrote PlaceDB: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2688.336 ; gain = 0.000 ; free physical = 313 ; free virtual = 10516
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2688.336 ; gain = 0.000 ; free physical = 313 ; free virtual = 10516
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2688.336 ; gain = 0.000 ; free physical = 311 ; free virtual = 10515
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2688.336 ; gain = 0.000 ; free physical = 311 ; free virtual = 10515
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2688.336 ; gain = 0.000 ; free physical = 310 ; free virtual = 10515
Write Physdb Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2688.336 ; gain = 0.000 ; free physical = 310 ; free virtual = 10515
INFO: [Common 17-1381] The checkpoint '/home/sethkonynenbelt/EGR426/EGR426_Project1/EGR426_Project1.runs/impl_1/Lab1_Top_Level_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 287fcf63 ConstDB: 0 ShapeSum: d2905dfc RouteDB: 0
Post Restoration Checksum: NetGraph: eea60990 | NumContArr: 48f5a82f | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2bceda6f9

Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 2749.609 ; gain = 61.273 ; free physical = 205 ; free virtual = 10409

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2bceda6f9

Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 2749.609 ; gain = 61.273 ; free physical = 205 ; free virtual = 10409

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2bceda6f9

Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 2749.609 ; gain = 61.273 ; free physical = 205 ; free virtual = 10409
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 22d6e0e81

Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 2761.609 ; gain = 73.273 ; free physical = 191 ; free virtual = 10395
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.451  | TNS=0.000  | WHS=-0.064 | THS=-0.564 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000637806 %
  Global Horizontal Routing Utilization  = 0.00104112 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 208
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 205
  Number of Partially Routed Nets     = 3
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 29770e783

Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 2764.609 ; gain = 76.273 ; free physical = 188 ; free virtual = 10392

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 29770e783

Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 2764.609 ; gain = 76.273 ; free physical = 188 ; free virtual = 10392

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 17e5bbf60

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 2764.609 ; gain = 76.273 ; free physical = 188 ; free virtual = 10392
Phase 3 Initial Routing | Checksum: 17e5bbf60

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 2764.609 ; gain = 76.273 ; free physical = 188 ; free virtual = 10392

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.604  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2860aa3a2

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 2764.609 ; gain = 76.273 ; free physical = 188 ; free virtual = 10392
Phase 4 Rip-up And Reroute | Checksum: 2860aa3a2

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 2764.609 ; gain = 76.273 ; free physical = 188 ; free virtual = 10392

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 23e1c2c7e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 2764.609 ; gain = 76.273 ; free physical = 188 ; free virtual = 10392
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.698  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 23e1c2c7e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 2764.609 ; gain = 76.273 ; free physical = 188 ; free virtual = 10392

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 23e1c2c7e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 2764.609 ; gain = 76.273 ; free physical = 188 ; free virtual = 10392
Phase 5 Delay and Skew Optimization | Checksum: 23e1c2c7e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 2764.609 ; gain = 76.273 ; free physical = 188 ; free virtual = 10392

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1b910acdb

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 2764.609 ; gain = 76.273 ; free physical = 188 ; free virtual = 10392
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.698  | TNS=0.000  | WHS=0.225  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 209bcd9ff

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 2764.609 ; gain = 76.273 ; free physical = 188 ; free virtual = 10392
Phase 6 Post Hold Fix | Checksum: 209bcd9ff

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 2764.609 ; gain = 76.273 ; free physical = 188 ; free virtual = 10392

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0894523 %
  Global Horizontal Routing Utilization  = 0.0363092 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 209bcd9ff

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 2764.609 ; gain = 76.273 ; free physical = 188 ; free virtual = 10392

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 209bcd9ff

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 2764.609 ; gain = 76.273 ; free physical = 188 ; free virtual = 10392

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2db9e9ef8

Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 2764.609 ; gain = 76.273 ; free physical = 188 ; free virtual = 10392

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.698  | TNS=0.000  | WHS=0.225  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 2db9e9ef8

Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 2764.609 ; gain = 76.273 ; free physical = 188 ; free virtual = 10392
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 239537ea2

Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 2764.609 ; gain = 76.273 ; free physical = 188 ; free virtual = 10392
Ending Routing Task | Checksum: 239537ea2

Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 2764.609 ; gain = 76.273 ; free physical = 188 ; free virtual = 10392

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
85 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 2764.609 ; gain = 76.273 ; free physical = 188 ; free virtual = 10392
INFO: [runtcl-4] Executing : report_drc -file Lab1_Top_Level_drc_routed.rpt -pb Lab1_Top_Level_drc_routed.pb -rpx Lab1_Top_Level_drc_routed.rpx
Command: report_drc -file Lab1_Top_Level_drc_routed.rpt -pb Lab1_Top_Level_drc_routed.pb -rpx Lab1_Top_Level_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/sethkonynenbelt/EGR426/EGR426_Project1/EGR426_Project1.runs/impl_1/Lab1_Top_Level_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Lab1_Top_Level_methodology_drc_routed.rpt -pb Lab1_Top_Level_methodology_drc_routed.pb -rpx Lab1_Top_Level_methodology_drc_routed.rpx
Command: report_methodology -file Lab1_Top_Level_methodology_drc_routed.rpt -pb Lab1_Top_Level_methodology_drc_routed.pb -rpx Lab1_Top_Level_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/sethkonynenbelt/EGR426/EGR426_Project1/EGR426_Project1.runs/impl_1/Lab1_Top_Level_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Lab1_Top_Level_power_routed.rpt -pb Lab1_Top_Level_power_summary_routed.pb -rpx Lab1_Top_Level_power_routed.rpx
Command: report_power -file Lab1_Top_Level_power_routed.rpt -pb Lab1_Top_Level_power_summary_routed.pb -rpx Lab1_Top_Level_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
95 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Lab1_Top_Level_route_status.rpt -pb Lab1_Top_Level_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file Lab1_Top_Level_timing_summary_routed.rpt -pb Lab1_Top_Level_timing_summary_routed.pb -rpx Lab1_Top_Level_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file Lab1_Top_Level_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file Lab1_Top_Level_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Lab1_Top_Level_bus_skew_routed.rpt -pb Lab1_Top_Level_bus_skew_routed.pb -rpx Lab1_Top_Level_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2835.512 ; gain = 0.000 ; free physical = 179 ; free virtual = 10384
Wrote PlaceDB: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2835.512 ; gain = 0.000 ; free physical = 179 ; free virtual = 10384
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2835.512 ; gain = 0.000 ; free physical = 179 ; free virtual = 10384
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2835.512 ; gain = 0.000 ; free physical = 179 ; free virtual = 10384
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2835.512 ; gain = 0.000 ; free physical = 179 ; free virtual = 10384
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2835.512 ; gain = 0.000 ; free physical = 179 ; free virtual = 10384
Write Physdb Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2835.512 ; gain = 0.000 ; free physical = 179 ; free virtual = 10384
INFO: [Common 17-1381] The checkpoint '/home/sethkonynenbelt/EGR426/EGR426_Project1/EGR426_Project1.runs/impl_1/Lab1_Top_Level_routed.dcp' has been generated.
Command: write_bitstream -force Lab1_Top_Level.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Lab1_Top_Level.bit...
Writing bitstream ./Lab1_Top_Level.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 3107.484 ; gain = 271.973 ; free physical = 161 ; free virtual = 10115
INFO: [Common 17-206] Exiting Vivado at Wed Feb  7 08:43:17 2024...
