#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Aug  5 21:59:41 2023
# Process ID: 28118
# Current directory: /home/ICer/Project/project_skeleton_sp22/hardware
# Command line: vivado -mode batch -source scripts/program_fpga.tcl -tclargs bitstream_files/z1top.bit
# Log file: /home/ICer/Project/project_skeleton_sp22/hardware/vivado.log
# Journal file: /home/ICer/Project/project_skeleton_sp22/hardware/vivado.jou
#-----------------------------------------------------------
source scripts/program_fpga.tcl
# set bitstream_file [lindex $argv 0]
# if {![file exists $bitstream_file]} {
#     puts "Invalid bitstream file!"
#     exit
# }
# set port_number 3121
# open_hw
# connect_hw_server -url localhost:${port_number}
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:06:40
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


# open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210299157141
# set_property PROGRAM.FILE ${bitstream_file} [get_hw_devices xc7a*]
# current_hw_device [get_hw_devices xc7a*]
# refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a*] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
# program_hw_devices [get_hw_devices xc7a*]
INFO: [Labtools 27-3164] End of startup status: HIGH
# refresh_hw_device [lindex [get_hw_devices xc7a*] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
INFO: [Common 17-206] Exiting Vivado at Sat Aug  5 21:59:53 2023...
