<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN""http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd"><html><head><title>Patent US6040626 - Semiconductor package - Google Patents</title><script>(function(){(function(){function e(a){this.t={};this.tick=function(a,c,b){var d=void 0!=b?b:(new Date).getTime();this.t[a]=[d,c];if(void 0==b)try{window.console.timeStamp("CSI/"+a)}catch(e){}};this.tick("start",null,a)}var a;window.performance&&(a=window.performance.timing);var f=a?new e(a.responseStart):new e;window.jstiming={Timer:e,load:f};if(a){var c=a.navigationStart,d=a.responseStart;0<c&&d>=c&&(window.jstiming.srt=d-c)}if(a){var b=window.jstiming.load;0<c&&d>=c&&(b.tick("_wtsrt",void 0,c),b.tick("wtsrt_",
"_wtsrt",d),b.tick("tbsd_","wtsrt_"))}try{a=null,window.chrome&&window.chrome.csi&&(a=Math.floor(window.chrome.csi().pageT),b&&0<c&&(b.tick("_tbnd",void 0,window.chrome.csi().startE),b.tick("tbnd_","_tbnd",c))),null==a&&window.gtbExternal&&(a=window.gtbExternal.pageT()),null==a&&window.external&&(a=window.external.pageT,b&&0<c&&(b.tick("_tbnd",void 0,window.external.startE),b.tick("tbnd_","_tbnd",c))),a&&(window.jstiming.pt=a)}catch(g){}})();})();
</script><link rel="stylesheet" href="/patents/css/_8a2b04e7bf975d5171d8e4c0b6365c7a/kl_intl_patents_bundle.css" type="text/css" /><script src="/books/javascript/atb_8a2b04e7bf975d5171d8e4c0b6365c7a__en.js"></script><script>function googleTranslateElementInit() {new google.translate.TranslateElement({pageLanguage: "en",gaTrack: true,gaId: "UA-27188110-1",multilanguagePage: true});}</script><script src="//translate.google.com/translate_a/element.js?cb=googleTranslateElementInit"></script><meta name="DC.type" content="Patent"><meta name="DC.title" content="Semiconductor package"><meta name="DC.contributor" content="Chuan Cheah" scheme="inventor"><meta name="DC.contributor" content="Jorge Munoz" scheme="inventor"><meta name="DC.contributor" content="Dan Kinzer" scheme="inventor"><meta name="DC.contributor" content="International Rectifier Corp." scheme="assignee"><meta name="DC.date" content="1999-1-4" scheme="dateSubmitted"><meta name="DC.description" content="A semiconductor package includes a bottom leadframe having a bottom plate portion and at least one first terminal extending from the bottom plate portion; at least one second terminal being co-planar with the first terminal; a semiconductor power MOSFET die having a bottom surface defining a drain connection and a top surface on which a first metalized region defining a source and a second metalized region defining a gate are disposed, the bottom surface being coupled to the bottom plate of the leadframe such that the first terminal is electrically connected to the drain; a copper plate coupled to and spanning a substantial part of the first metalized region defining the source connection; and at least one beam portion being sized and shaped to couple the copper plate portion to the at least one second terminal such that it is electrically coupled to the source."><meta name="DC.date" content="2000-3-21" scheme="issued"><meta name="DC.relation" content="EP:0720225:A2" scheme="references"><meta name="DC.relation" content="EP:0720234:A2" scheme="references"><meta name="DC.relation" content="US:4189342" scheme="references"><meta name="DC.relation" content="US:4935803" scheme="references"><meta name="DC.relation" content="US:5218231" scheme="references"><meta name="DC.relation" content="US:5266834" scheme="references"><meta name="DC.relation" content="US:5665996" scheme="references"><meta name="DC.relation" content="US:5814884" scheme="references"><meta name="citation_patent_number" content="US:6040626"><meta name="citation_patent_application_number" content="US:09/225,153"><link rel="canonical" href="http://www.google.com/patents/US6040626"/><meta property="og:url" content="http://www.google.com/patents/US6040626"/><meta name="title" content="Patent US6040626 - Semiconductor package"/><meta name="description" content="A semiconductor package includes a bottom leadframe having a bottom plate portion and at least one first terminal extending from the bottom plate portion; at least one second terminal being co-planar with the first terminal; a semiconductor power MOSFET die having a bottom surface defining a drain connection and a top surface on which a first metalized region defining a source and a second metalized region defining a gate are disposed, the bottom surface being coupled to the bottom plate of the leadframe such that the first terminal is electrically connected to the drain; a copper plate coupled to and spanning a substantial part of the first metalized region defining the source connection; and at least one beam portion being sized and shaped to couple the copper plate portion to the at least one second terminal such that it is electrically coupled to the source."/><meta property="og:title" content="Patent US6040626 - Semiconductor package"/><meta property="og:type" content="book"/><meta property="og:site_name" content="Google Books"/><meta property="og:image" content="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><link rel="image_src" href="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><script>(function(){try{var aa=function(a,b,c,d){d=d||{};d._sn=["cfg",b,c].join(".");window.gbar.logger.ml(a,d)};var g=window.gbar=window.gbar||{},l=window.gbar.i=window.gbar.i||{},m={},n;function _tvn(a,b){var c=parseInt(a,10);return isNaN(c)?b:c}function _tvf(a,b){var c=parseFloat(a);return isNaN(c)?b:c}function _tvv(a){return!!a}function p(a,b,c){(c||g)[a]=b}g.bv={n:_tvn("2",0),r:"",f:".67.",e:"0",m:_tvn("0",1)};
function q(a,b,c){var d="on"+b;if(a.addEventListener)a.addEventListener(b,c,!1);else if(a.attachEvent)a.attachEvent(d,c);else{var f=a[d];a[d]=function(){var a=f.apply(this,arguments),b=c.apply(this,arguments);return void 0==a?b:void 0==b?a:b&&a}}}var s=function(a){return function(){return g.bv.m==a}},ba=s(1),ca=s(2);p("sb",ba);p("kn",ca);l.a=_tvv;l.b=_tvf;l.c=_tvn;l.i=aa;var da=window.gbar.i.i;var t,u,v,w;function ea(a){v=a}function fa(a){var b;if(b=v&&window.encodeURIComponent)b=a.href,b=!b.match(/^http[s]?:\/\/accounts\.google\.[^/]*\/ClearSID/i)&&!b.match(/^http[s]?:\/\/[^/]*\/accounts\/ClearSID/i);if(b=b&&encodeURIComponent(v()))a.href=a.href.replace(/([?&]continue=)[^&]*/,"$1"+b)}function ga(a){window.gApplication&&(a.href=window.gApplication.getTabUrl(a.href))}
function ha(a){var b=document.forms[0].q,c=window.encodeURIComponent&&b&&b.value,b=b&&b.placeholder;c&&c!=b&&(a.href=a.href.replace(/([?&])q=[^&]*|$/,function(a,b){return(b||"&")+"q="+encodeURIComponent(c)}))}n=l.a("")?ga:ha;
function x(a,b,c,d,f,e){var h=document.getElementById(a);if(h){var k=h.style;k.left=d?"auto":b+"px";k.right=d?b+"px":"auto";k.top=c+"px";k.visibility=u?"hidden":"visible";f&&e?(k.width=f+"px",k.height=e+"px"):(x(t,b,c,d,h.offsetWidth,h.offsetHeight),u=u?"":a)}}
var y=[],ia=function(a,b){y.push(b)},ja=function(a){a=a||window.event;var b=a.target||a.srcElement;a.cancelBubble=!0;null==t&&(a=document.createElement(Array.every||window.createPopup?"iframe":"div"),a.frameBorder="0",t=a.id="gbs",a.src="javascript:''",b.parentNode.appendChild(a),q(document,"click",z));var c=b,b=0;"gb3"!=c.className&&(c=c.parentNode);a=c.getAttribute("aria-owns")||"gbi";var d=c.offsetWidth,f=20<c.offsetTop?46:24;document.getElementById("tphdr")&&(f-=3);var e=!1;do b+=c.offsetLeft||
0;while(c=c.offsetParent);var c=(document.documentElement.clientWidth||document.body.clientWidth)-b-d,h,d=document.body,k=document.defaultView;k&&k.getComputedStyle?(d=k.getComputedStyle(d,""))&&(h=d.direction):h=d.currentStyle?d.currentStyle.direction:d.style.direction;h="rtl"==h;if("gbi"==a){for(d=0;k=y[d++];)k();A(null,window.navExtra);h&&(b=c,e=!0)}else h||(b=c,e=!0);u!=a&&z();x(a,b,f,e)},z=function(){u&&x(u,0,0)},A=function(a,b){var c,d=document.getElementById("gbi"),f=a;f||(f=d.firstChild);
for(;b&&(c=b.pop());){var e=d,h=c,k=f;w||(w="gb2");e.insertBefore(h,k).className=w}},ka=function(a,b,c){if((b=document.getElementById(b))&&a){a.className="gb4";var d=document.createElement("span");d.appendChild(a);d.appendChild(document.createTextNode(" | "));d.id=c;b.appendChild(d)}},la=function(){return document.getElementById("gb_70")},ma=function(){return!!u};p("qs",n);p("setContinueCb",ea);p("pc",fa);p("tg",ja);p("close",z);p("addLink",ka);p("almm",A);p("si",la);p("adh",ia);p("op",ma);var B=function(){},C=function(){},F=function(a){var b=new Image,c=D;b.onerror=b.onload=b.onabort=function(){try{delete E[c]}catch(a){}};E[c]=b;b.src=a;D=c+1},E=[],D=0;p("logger",{il:C,ml:B,log:F});var G=window.gbar.logger;var H={},na={},I=[],oa=l.b("0.1",.1),pa=l.a("1",!0),qa=function(a,b){I.push([a,b])},ra=function(a,b){H[a]=b},sa=function(a){return a in H},J={},K=function(a,b){J[a]||(J[a]=[]);J[a].push(b)},ta=function(a){K("m",a)},L=function(a,b){var c=document.createElement("script");c.src=a;c.async=pa;Math.random()<oa&&(c.onerror=function(){c.onerror=null;B(Error("Bundle load failed: name="+(b||"UNK")+" url="+a))});(document.getElementById("xjsc")||document.getElementsByTagName("body")[0]||
document.getElementsByTagName("head")[0]).appendChild(c)},N=function(a){for(var b=0,c;(c=I[b])&&c[0]!=a;++b);!c||c[1].l||c[1].s||(c[1].s=!0,M(2,a),c[1].url&&L(c[1].url,a),c[1].libs&&m.d&&m.d(c[1].libs))},O=function(a){K("gc",a)},P=null,ua=function(a){P=a},M=function(a,b,c){if(P){a={t:a,b:b};if(c)for(var d in c)a[d]=c[d];try{P(a)}catch(f){}}};p("mdc",H);p("mdi",na);p("bnc",I);p("qGC",O);p("qm",ta);p("qd",J);p("lb",N);p("mcf",ra);p("bcf",qa);p("aq",K);p("mdd","");p("has",sa);
p("trh",ua);p("tev",M);var Q=l.b("0.1",.001),R=0;
function _mlToken(a,b){try{if(1>R){R++;var c,d=a,f=b||{},e=encodeURIComponent,h=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&jexpid=",e("17483"),"&srcpg=",e("prop=22"),"&jsr=",Math.round(1/Q),"&ogev=",e("fZ3tU_WHEaPUsASTlIGoDA"),"&ogf=",g.bv.f,"&ogrp=",e("1"),"&ogv=",e("1407723702.0"),"&oggv="+e("es_plusone_gc_20140723.0_p0"),"&ogd=",e("com"),"&ogc=",e("LUX"),"&ogl=",e("en")];f._sn&&(f._sn="og."+
f._sn);for(var k in f)h.push("&"),h.push(e(k)),h.push("="),h.push(e(f[k]));h.push("&emsg=");h.push(e(d.name+":"+d.message));var r=h.join("");S(r)&&(r=r.substr(0,2E3));c=r;var Aa=window.gbar.logger._aem(a,c);F(Aa)}}catch(Na){}}var S=function(a){return 2E3<=a.length},va=function(a,b){return b};function T(a){B=a;p("_itl",S,G);p("_aem",va,G);p("ml",B,G);a={};H.er=a}l.a("")?T(function(a){throw a;}):l.a("1")&&Math.random()<Q&&T(_mlToken);I.push(["m",{url:"//ssl.gstatic.com/gb/js/scm_7385cc5883250b43a39405734c1bea59.js"}]);g.mcf("c",{});g.sg={c:""};if(l.a("1")){var wa=l.a("");I.push(["gc",{auto:wa,url:"//ssl.gstatic.com/gb/js/abc/gci_91f30755d6a6b787dcc2a4062e6e9824.js",libs:"googleapis.client:plusone:gapi.iframes"}]);var xa={version:"gci_91f30755d6a6b787dcc2a4062e6e9824.js",index:"",lang:"en"};H.gc=xa;var U=function(a){window.googleapis&&window.iframes?a&&a():(a&&O(a),N("gc"))};p("lGC",U);l.a("1")&&p("lPWF",U)};window.__PVT="";if(l.a("1")&&l.a("1")){var V=function(a){U(function(){K("pw",a);N("pw")})};p("lPW",V);I.push(["pw",{url:"//ssl.gstatic.com/gb/js/abc/pwm_45f73e4df07a0e388b0fa1f3d30e7280.js"}]);var W=[],ya=function(a){W[0]=a},za=function(a,b){var c=b||{};c._sn="pw";B(a,c)},Ba={signed:W,elog:za,base:"https://plusone.google.com/u/0",loadTime:(new Date).getTime()};H.pw=Ba;var X=function(a,b){for(var c=b.split("."),d=function(){var b=arguments;a(function(){for(var a=g,d=0,e=c.length-1;d<e;++d)a=a[c[d]];a[c[d]].apply(a,b)})},f=g,e=0,h=c.length-1;e<h;++e)f=
f[c[e]]=f[c[e]]||{};return f[c[e]]=d};X(V,"pw.clk");X(V,"pw.hvr");p("su",ya,g.pw)};function Ca(){function a(){for(var b;(b=e[h++])&&"m"!=b[0]&&!b[1].auto;);b&&(M(2,b[0]),b[1].url&&L(b[1].url,b[0]),b[1].libs&&m.d&&m.d(b[1].libs));h<e.length&&setTimeout(a,0)}function b(){0<f--?setTimeout(b,0):a()}var c=l.a("1"),d=l.a(""),f=3,e=I,h=0,k=window.gbarOnReady;if(k)try{k()}catch(r){da(r,"ml","or")}d?p("ldb",a):c?q(window,"load",b):b()}p("rdl",Ca);var Da={D:1,H:2,da:3,p:4,W:5,M:6,F:7,g:8,ha:9,U:10,L:11,T:12,S:13,N:14,Q:15,P:16,fa:17,w:18,O:19,ga:20,ea:21,u:22,G:23,ja:24,ka:25,ia:26,A:27,j:28,o:29,k:30,ca:31,Z:32,$:33,J:34,K:35,ba:36,aa:37,Y:38,B:39,R:40,v:41,X:42,V:43,h:48,C:49,I:500},Y=[1,2,3,4,5,6,9,10,11,13,14,28,29,30,34,35,37,38,39,40,41,42,43,48,49,500];var Z=l.b("0.001",1E-4),Ea=l.b("1",1),Fa=!1,Ga=!1;if(l.a("1")){var Ha=Math.random();Ha<=Z&&(Fa=!0);Ha<=Ea&&(Ga=!0)}var Ia=Da,$=null;function Ja(){var a=0,b=function(b,d){l.a(d)&&(a|=b)};b(1,"");b(2,"");b(4,"");b(8,"");return a}
function Ka(a,b){var c=Z,d=Fa,f;f=a;if(!$){$={};for(var e=0;e<Y.length;e++){var h=Y[e];$[h]=!0}}if(f=!!$[f])c=Ea,d=Ga;if(d){d=encodeURIComponent;g.rp?(f=g.rp(),f="-1"!=f?f:"1"):f="1";c=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&oge=",a,"&ogex=",d("17483"),"&ogev=",d("fZ3tU_WHEaPUsASTlIGoDA"),"&ogf=",g.bv.f,"&ogp=",d("22"),"&ogrp=",d(f),"&ogsr=",Math.round(1/c),"&ogv=",d("1407723702.0"),"&oggv="+
d("es_plusone_gc_20140723.0_p0"),"&ogd=",d("com"),"&ogl=",d("en"),"&ogc=",d("LUX"),"&ogus=",Ja()];if(b){"ogw"in b&&(c.push("&ogw="+b.ogw),delete b.ogw);var k;f=b;e=[];for(k in f)0!=e.length&&e.push(","),e.push(La(k)),e.push("."),e.push(La(f[k]));k=e.join("");""!=k&&(c.push("&ogad="),c.push(d(k)))}F(c.join(""))}}function La(a){"number"==typeof a&&(a+="");return"string"==typeof a?a.replace(".","%2E").replace(",","%2C"):a}C=Ka;p("il",C,G);var Ma={};H.il=Ma;setTimeout(function(){C(Ia.g)},0);}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var b=window.gbar.i.i;var c=window.gbar;var f=function(d){try{var a=document.getElementById("gbom");a&&d.appendChild(a.cloneNode(!0))}catch(e){b(e,"omas","aomc")}};c.aomc=f;}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var a=window.gbar;a.mcf("pm",{p:""});}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{window.gbar.rdl();}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
if (window['_OC_timingAction']) {window['_OC_timingAction']('patents_refpage');}</script><style>#gbar,#guser{font-size:13px;padding-top:1px !important;}#gbar{float:left;height:22px}#guser{padding-bottom:7px !important;text-align:right}.gbh,.gbd{border-top:1px solid #c9d7f1;font-size:1px}.gbh{height:0;position:absolute;top:24px;width:100%}#gbs,.gbm{background:#fff;left:0;position:absolute;text-align:left;visibility:hidden;z-index:1000}.gbm{border:1px solid;border-color:#c9d7f1 #36c #36c #a2bae7;z-index:1001}.gb1{margin-right:.5em}.gb1,.gb3{zoom:1}.gb2{display:block;padding:.2em .5em}.gb2,.gb3{text-decoration:none !important;border-bottom:none}a.gb1,a.gb4{text-decoration:underline !important}a.gb1,a.gb2,a.gb3,a.gb4{color:#00c !important}.gbi .gb3,.gbi .gb2,.gbi .gb4{color:#dd8e27 !important}.gbf .gb3,.gbf .gb2,.gbf .gb4{color:#900 !important}a.gb2:hover{background:#36c;color:#fff !important}#gbar .gbz0l{color:#000 !important;cursor:default;font-weight:bold;text-decoration:none !important}
#gbar { padding:.3em .6em !important;}</style></head><body  topmargin="3" marginheight="3"><div id=gbar><nobr><a onclick=gbar.qs(this);gbar.logger.il(1,{t:1}); class=gb1 id=gb_1 href="https://www.google.com/search?sa=N&tab=tw">Search</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:2}); class=gb1 id=gb_2 href="http://www.google.com/search?hl=en&tbm=isch&source=og&sa=N&tab=ti">Images</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:8}); class=gb1 id=gb_8 href="http://maps.google.com/maps?hl=en&sa=N&tab=tl">Maps</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:78}); class=gb1 id=gb_78 href="https://play.google.com/?hl=en&sa=N&tab=t8">Play</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:36}); class=gb1 id=gb_36 href="http://www.youtube.com/results?sa=N&tab=t1">YouTube</a> <a onclick=gbar.logger.il(1,{t:5}); class=gb1 id=gb_5 href="http://news.google.com/nwshp?hl=en&tab=tn">News</a> <a onclick=gbar.logger.il(1,{t:23}); class=gb1 id=gb_23 href="https://mail.google.com/mail/?tab=tm">Gmail</a> <a onclick=gbar.logger.il(1,{t:25}); class=gb1 id=gb_25 href="https://drive.google.com/?tab=to">Drive</a> <a class=gb3 href="http://www.google.com/intl/en/options/" onclick="this.blur();gbar.tg(event);return !1" aria-haspopup=true><u>More</u> <small>&#9660;</small></a><div class=gbm id=gbi><a onclick=gbar.logger.il(1,{t:24}); class=gb2 id=gb_24 href="https://www.google.com/calendar?tab=tc">Calendar</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:51}); class=gb2 id=gb_51 href="http://translate.google.com/?hl=en&sa=N&tab=tT">Translate</a><a onclick=gbar.logger.il(1,{t:17}); class=gb2 id=gb_17 href="http://www.google.com/mobile/?hl=en&tab=tD">Mobile</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:10}); class=gb2 id=gb_10 href="http://www.google.com/search?hl=en&tbo=u&tbm=bks&source=og&sa=N&tab=tp">Books</a><a onclick=gbar.logger.il(1,{t:212}); class=gb2 id=gb_212 href="https://wallet.google.com/manage/?tab=ta">Wallet</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:6}); class=gb2 id=gb_6 href="http://www.google.com/search?hl=en&tbo=u&tbm=shop&source=og&sa=N&tab=tf">Shopping</a><a onclick=gbar.logger.il(1,{t:30}); class=gb2 id=gb_30 href="http://www.blogger.com/?tab=tj">Blogger</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:27}); class=gb2 id=gb_27 href="http://www.google.com/finance?sa=N&tab=te">Finance</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:31}); class=gb2 id=gb_31 href="https://plus.google.com/photos?sa=N&tab=tq">Photos</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:12}); class=gb2 id=gb_12 href="http://www.google.com/search?hl=en&tbo=u&tbm=vid&source=og&sa=N&tab=tv">Videos</a><div class=gb2><div class=gbd></div></div><a onclick=gbar.logger.il(1,{t:66}); href="http://www.google.com/intl/en/options/" class=gb2>Even more &raquo;</a></div></nobr></div><div id=guser width=100%><nobr><span id=gbn class=gbi></span><span id=gbf class=gbf></span><span id=gbe></span><a target=_top id=gb_70 href="https://www.google.com/accounts/Login?service=&continue=http://www.google.com/patents%3Fhl%3Den&hl=en" class=gb4>Sign in</a><div style="display: none"><div class=gbm id=gbd5 aria-owner=gbg5><div class=gbmc><ol id=gbom class=gbmcc></ol></div></div></div></nobr></div><div class=gbh style=left:0></div><div class=gbh style=right:0></div><div role="alert" style="position: absolute; left: 0; right: 0;"><a href="http://www.google.com/patents/us6040626?hl=en&amp;output=html_text" title="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."><img border="0" src="http://www.google.com/images/cleardot.gif"alt="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."></a></div><div id="guser"><nobr></nobr></div><div style="clear:both;"></div><div id="gb-top-search-box" class="gb-top-search-box-small gb-reset"><table><tr><td class="logo"><a href="http://www.google.com/patents" class="logo-link"><img class="logo-img" src="/intl/en/images/logos/google_logo_41.png" alt="Go to Google Books Home" height="41"/></a></td><td><form action="http://www.google.com/search" name="f" id="vheadf" method="get"><span id="hf"></span><input type="hidden" name="tbm" value="pts"/><input type="hidden" name="tbo" value="1"/><input type="hidden" name="hl" value="en"/><table><tr><td><div class="inputs"><table><tr><td><div class="text-input"><input type="text" name="q" id="vheadq" class="text" maxlength="2048" size="31" value="" title="Search Patents" accesskey="s" autocomplete="off"/><script>window._OC_autoDir &&window._OC_autoDir('vheadq', 'tia-vheadq');</script></div></td><td><div class="submit-input"><input name="btnG" class="submit" type="submit" value=""/></div></td></tr></table></div></td><td class="col-ext-links"><div class="ext-links"><a href="http://www.google.com/advanced_patent_search">&lt;nobr&gt;Advanced Patent Search&lt;/nobr&gt;</a></div></td></tr></table></form></td></tr></table></div><div class="kd-appbar"><h2 class="kd-appname"><a href="/patents">Patents</a></h2><div class="kd-buttonbar left" id="left-toolbar-buttons"><a id="appbar-write-review-link" href=""></a><a id="appbar-view-print-sample-link" href=""></a><a id="appbar-view-ebook-sample-link" href=""></a><a id="appbar-patents-prior-art-finder-link" href="https://www.google.com/patents/related/US6040626"></a><a id="appbar-patents-discuss-this-link" href="http://www.google.com/url?id=KZpOBAABERAJ&amp;q=http://patents.stackexchange.com/redirect/google-patents%3Fpatent%3DUS6040626&amp;usg=AFQjCNGc4P1DEqaxLruth23RG1NHb2CkDg" data-is-grant="true"></a><a id="appbar-read-patent-link" href="//docs.google.com/viewer?url=patentimages.storage.googleapis.com/pdfs/US6040626.pdf"></a><a id="appbar-download-pdf-link" href="//patentimages.storage.googleapis.com/pdfs/US6040626.pdf"></a></div><div class="kd-buttonbar right" id="right-toolbar-buttons"></div></div><div id="books-microdata" itemscope=""itemtype="http://schema.org/Book"itemid="http://www.google.com/patents/US6040626" style="display:none"><span itemprop="description">A semiconductor package includes a bottom leadframe having a bottom plate portion and at least one first terminal extending from the bottom plate portion; at least one second terminal being co-planar with the first terminal; a semiconductor power MOSFET die having a bottom surface defining a drain connection...</span><span itemprop="url">http://www.google.com/patents/US6040626?utm_source=gb-gplus-share</span><span class="main-title" itemprop="name">Patent US6040626 - Semiconductor package</span><img itemprop="image" src="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"alt="Patent US6040626 - Semiconductor package" title="Patent US6040626 - Semiconductor package"></div><div style="display: none"><ol id="ofe-gear-menu-contents" class="gbmcc"><li class="gbe gbmtc"><a class="gbmt goog-menuitem-content" id="" href="http://www.google.com/advanced_patent_search">Advanced Patent Search</a></li></ol></div><table id="viewport_table" cellpadding="0" style="clear:both" cellspacing="0"><tr><td id="viewport_td"><div class=vertical_module_list_row><div id=intl_patents class=about_content><div id=intl_patents_v><table class="patent-bibdata"><tr><td class="patent-bibdata-heading">Publication number</td><td class="single-patent-bibdata">US6040626 A</td></tr><tr><td class="patent-bibdata-heading">Publication type</td><td class="single-patent-bibdata">Grant</td></tr><tr><td class="patent-bibdata-heading">Application number</td><td class="single-patent-bibdata">US 09/225,153</td></tr><tr><td class="patent-bibdata-heading">Publication date</td><td class="single-patent-bibdata">Mar 21, 2000</td></tr><tr><td class="patent-bibdata-heading">Filing date</td><td class="single-patent-bibdata">Jan 4, 1999</td></tr><tr><td class="patent-bibdata-heading">Priority date<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed."></span></td><td class="single-patent-bibdata">Sep 25, 1998</td></tr><tr><td class="patent-bibdata-heading">Fee status<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The fee status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status or dates listed."></span></td><td class="single-patent-bibdata">Paid</td></tr><tr class="patent-bibdata-list-row alternate-patent-number"><td class="patent-bibdata-heading">Publication number</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value">09225153, </span><span class="patent-bibdata-value">225153, </span><span class="patent-bibdata-value">US 6040626 A, </span><span class="patent-bibdata-value">US 6040626A, </span><span class="patent-bibdata-value">US-A-6040626, </span><span class="patent-bibdata-value">US6040626 A, </span><span class="patent-bibdata-value">US6040626A</span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Inventors</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Chuan+Cheah%22">Chuan Cheah</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Jorge+Munoz%22">Jorge Munoz</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Dan+Kinzer%22">Dan Kinzer</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Original Assignee</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=inassignee:%22International+Rectifier+Corp.%22">International Rectifier Corp.</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Export Citation</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/US6040626.bibtex">BiBTeX</a>, </span><span class="patent-bibdata-value"><a href="/patents/US6040626.enw">EndNote</a>, </span><span class="patent-bibdata-value"><a href="/patents/US6040626.ris">RefMan</a></span></span></td></tr><tr class="patent-internal-links"><td colspan=2><span class="patent-bibdata-value"><a href="#backward-citations">Patent Citations</a> (8),</span> <span class="patent-bibdata-value"><a href="#forward-citations">Referenced by</a> (126),</span> <span class="patent-bibdata-value"><a href="#classifications">Classifications</a> (40),</span> <span class="patent-bibdata-value"><a href="#legal-events">Legal Events</a> (10)</span> </td></tr><tr><td colspan=2 class="patent-bibdata-external-link-spacer-top"></td></tr><tr class="patent-bibdata-external-link-spacer-bottom"></tr><tr><td colspan=2><span class="patent-bibdata-heading">External Links:&nbsp;</span><span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=KZpOBAABERAJ&q=http://patft.uspto.gov/netacgi/nph-Parser%3FSect2%3DPTO1%26Sect2%3DHITOFF%26p%3D1%26u%3D/netahtml/PTO/search-bool.html%26r%3D1%26f%3DG%26l%3D50%26d%3DPALL%26RefSrch%3Dyes%26Query%3DPN/6040626&usg=AFQjCNF4BcX_XPqiKV9fE-r2s6GQHzBN_A">USPTO</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=KZpOBAABERAJ&q=http://assignments.uspto.gov/assignments/q%3Fdb%3Dpat%26pat%3D6040626&usg=AFQjCNFdSJpq_LKThlAjapqpAy7ATClavA">USPTO Assignment</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=KZpOBAABERAJ&q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DUS%26NR%3D6040626A%26KC%3DA%26FT%3DD&usg=AFQjCNHzmOBxsuwyfbB8i4Burn7NpqgYyA">Espacenet</a></span></span></td></tr><tr class="patent-bibdata-group-spacer"></tr></table><div class="number-and-title"><span class="patent-title"><invention-title mxw-id="PT54566173" lang="EN" load-source="patent-office">Semiconductor package</invention-title></span><br><span class="patent-number">US 6040626 A</span></div><div class="patent-section patent-abstract-section"><div class="patent-section-header"><span class="patent-section-title">Abstract</span></div><div class="patent-text"><abstract mxw-id="PA38046760" lang="EN" load-source="patent-office"> <div class="abstract">A semiconductor package includes a bottom leadframe having a bottom plate portion and at least one first terminal extending from the bottom plate portion; at least one second terminal being co-planar with the first terminal; a semiconductor power MOSFET die having a bottom surface defining a drain connection and a top surface on which a first metalized region defining a source and a second metalized region defining a gate are disposed, the bottom surface being coupled to the bottom plate of the leadframe such that the first terminal is electrically connected to the drain; a copper plate coupled to and spanning a substantial part of the first metalized region defining the source connection; and at least one beam portion being sized and shaped to couple the copper plate portion to the at least one second terminal such that it is electrically coupled to the source.</div>
  </abstract></div></div><div class="patent-section patent-drawings-section"><div class="patent-section-header"><span class="patent-section-title">Images<span class="patent-section-count">(10)</span></span></div><div class="patent-drawings-body"><div class="patent-drawings-carousel"><div class="drawings"><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US6040626-1.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US6040626-1.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US6040626-2.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US6040626-2.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US6040626-3.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US6040626-3.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US6040626-4.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US6040626-4.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US6040626-5.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US6040626-5.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US6040626-6.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US6040626-6.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US6040626-7.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US6040626-7.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US6040626-8.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US6040626-8.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US6040626-9.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US6040626-9.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US6040626-10.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US6040626-10.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div></div></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img" alt="Previous page"src="/googlebooks/images/kennedy/page_left.png"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img" alt="Next page"src="/googlebooks/images/kennedy/page_right.png"width="21" height="21" /></div></div></div><div class="patent-post-drawings"></div><div class="patent-section patent-claims-section"><div class="patent-section-header"><span class="patent-section-title">Claims<span class="patent-section-count">(28)</span></span></div><div class="patent-text"><div mxw-id="PCLM5538341" lang="EN" load-source="patent-office" class="claims">
    <claim-statement>What is claimed is:</claim-statement> <div class="claim"> <div num="1" class="claim">
      <div class="claim-text">1. A power semiconductor package, comprising:<div class="claim-text">a bottom leadframe having a bottom plate portion and at least one first terminal extending from the bottom plate portion;</div> <div class="claim-text">at least one second terminal being co-planar with the first terminal;</div> <div class="claim-text">a third terminal;</div> <div class="claim-text">a semiconductor power MOSFET die having a bottom surface defining a drain connection and a top surface on which a first metalized region defining a source and a second metalized region defining a gate are disposed, the bottom surface being coupled to the bottom plate of the leadframe such that the first terminal is electrically connected to the drain;</div> <div class="claim-text">a copper plate coupled to and spanning a substantial part of the first metalized region defining the source connection;</div> <div class="claim-text">at least one beam portion being sized and shaped to couple the copper plate portion to the at least one second terminal such that it is electrically coupled to the source; and</div> <div class="claim-text">a wire bond coupling the gate to a third terminal.</div> </div>
    </div>
    </div> <div class="claim-dependent"> <div num="2" class="claim">
      <div class="claim-text">2. The power semiconductor package of claim 1, further comprising a layer of curable conductive material disposed between the copper plate and the first metalized region such that the copper plate portion is firmly coupled to the source.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="3" class="claim">
      <div class="claim-text">3. The power semiconductor package of claim 1, wherein the copper plate includes a top surface and a bottom surface, the bottom surface having downwardly directed projections extending towards the source.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="4" class="claim">
      <div class="claim-text">4. The power semiconductor package of claim 1, wherein the MOSFET die includes a gate bus extending over portions of the source, the copper plate covering substantially all of the gate bus.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="5" class="claim">
      <div class="claim-text">5. The power semiconductor package of claim 1, wherein the MOSFET die includes a gate bus extending over portions of the source, further comprising a nitride layer substantially covering at least a portion of the gate bus, the copper plate being electrically insulated from the gate bus via the nitride layer.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="6" class="claim">
      <div class="claim-text">6. The power semiconductor package of claim 5, further comprising a layer of curable conductive material disposed between the copper plate and the source.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="7" class="claim">
      <div class="claim-text">7. The power semiconductor package of claim 6, wherein the nitride layer electrically insulates the gate bus from the curable conductive material.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="8" class="claim">
      <div class="claim-text">8. The power semiconductor package of claim 7, wherein the curable conductive material is silver filled epoxy.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="9" class="claim">
      <div class="claim-text">9. The power semiconductor package of claim 1, wherein the at least one beam portion extends from a lateral edge of the copper plate and is coupled to the at least one second terminal at a distal end.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="10" class="claim">
      <div class="claim-text">10. The power semiconductor package of claim 9, further comprising a layer of curable conductive material disposed between the distal end of the beam portion and the at least one second terminal.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="11" class="claim">
      <div class="claim-text">11. The power semiconductor package of claim 9, wherein the at least one second terminal is integral with the at least one beam portion.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="12" class="claim">
      <div class="claim-text">12. The power semiconductor package of claim 9, wherein the beam portion is a single member extending from the lateral edge of the copper plate to the at least one second terminal.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="13" class="claim">
      <div class="claim-text">13. The power semiconductor package of claim 9, comprising at least two beam portions extending from the lateral edge of the copper plate and terminating at the at least one second terminal.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="14" class="claim">
      <div class="claim-text">14. The power semiconductor package of claim 13, wherein the at least two beam portions extend from the lateral edge of the copper plate to a cross bar portion, the cross bar portion being coupled to at least two second terminals.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="15" class="claim">
      <div class="claim-text">15. The power semiconductor package of claim 14, further comprising a layer of curable conductive material disposed for coupling the cross bar portion to the second terminals.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="16" class="claim">
      <div class="claim-text">16. The power semiconductor package of claim 15, wherein the curable conductive material is silver filled epoxy.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="17" class="claim">
      <div class="claim-text">17. The power semiconductor package of claim 14, wherein the cross bar portion includes a void located proximate to the second terminals and sized and shaped to facilitate engagement with the second terminals.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="18" class="claim">
      <div class="claim-text">18. The power semiconductor package of claim 17, wherein the void is in the form of a channel extending substantially a length of the cross bar portion.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="19" class="claim">
      <div class="claim-text">19. The power semiconductor package of claim 18, further comprising curable conductive material disposed within the channel to couple the cross bar portion to the second terminals.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="20" class="claim">
      <div class="claim-text">20. The power semiconductor package of claim 19, further comprising a downwardly directed projection extending through the channel toward the second terminals.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="21" class="claim">
      <div class="claim-text">21. The power semiconductor package of claim 20, wherein the projection is in the form of a wall extending substantially the length of the cross bar portion.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="22" class="claim">
      <div class="claim-text">22. The power semiconductor package of claim 21, further comprising a curable conductive material disposed within the void to couple the cross bar portion to the second terminals.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="23" class="claim">
      <div class="claim-text">23. The power semiconductor package of claim 22, wherein the curable conductive material is silver filled epoxy.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="24" class="claim">
      <div class="claim-text">24. The power semiconductor package of claim 1, wherein the package is sized and shaped to conform to an S08 package configuration.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="25" class="claim">
      <div class="claim-text">25. The power semiconductor package of claim 1, wherein the package includes a plastic housing which substantially encapsulates the bottom leadframe, semiconductor die and copper plate.</div>
    </div>
    </div> <div class="claim"> <div num="26" class="claim">
      <div class="claim-text">26. A power semiconductor package, comprising:<div class="claim-text">a bottom leadframe having a bottom plate portion and at least one first terminal extending from the bottom plate portion;</div> <div class="claim-text">at least one second terminal being co-planar with the first terminal;</div> <div class="claim-text">a semiconductor power MOSFET die having a top surface on which a first metalized region defining a source and a second metalized region defining a gate are disposed, the top surface further including a gate bus extending over portions of the source, the MOSFET die further including a bottom surface defining a drain connection coupled to the bottom plate of the leadframe such that the first terminal is electrically connected to the drain;</div> <div class="claim-text">a nitride layer substantially covering at least a portion of the gate bus;</div> <div class="claim-text">a layer of curable conductive material disposed atop the nitride layer and the source;</div> <div class="claim-text">a copper plate coupled to and spanning a substantial part of the source and covering substantially all of the gate bus, the curable conductive material electrically coupling the copper plate to the source but being electrically insulated from the gate bus via the nitride layer;</div> <div class="claim-text">at least one beam portion being sized and shaped to couple the copper plate portion to the at least one second terminal such that it is electrically coupled to the source; and</div> <div class="claim-text">a wire bond coupling the gate to a third terminal.</div> </div>
    </div>
    </div> <div class="claim-dependent"> <div num="27" class="claim">
      <div class="claim-text">27. The power semiconductor package of claim 26, wherein the curable conductive material is silver filled epoxy.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="28" class="claim">
      <div class="claim-text">28. The power semiconductor package of claim 26, wherein the at least one beam portion extends from a lateral edge of the copper plate and is coupled to the at least one second terminal at a distal end.</div>
    </div>
  </div> </div></div></div><div class="patent-section patent-description-section"><div class="patent-section-header"><span class="patent-section-title">Description</span></div><div class="patent-text"><div mxw-id="PDES67445323" lang="EN" load-source="patent-office" class="description">
    <heading>CROSS REFERENCE TO RELATED APPLICATION</heading> <p>This application is based on and claims priority to U.S. Provisional patent application No. 60/101,810, filed Sep. 25, 1998, entitled SEMICONDUCTOR PACKAGE, the entire disclosure of which is incorporated herein by reference.</p>
    <heading>BACKGROUND OF THE INVENTION</heading> <p>1. Field of the Invention</p>
    <p>The present invention is related to a semiconductor package in which a semiconductor die is disposed between upper and lower plate members and, more particularly, to an S08 semiconductor package in which a source of a MOSFET semiconductor die is electrically coupled to a leadframe via an upper plate member while the MOSFET gate is electrically coupled to the leadframe via a wire bond.</p>
    <p>2. Related Art</p>
    <p>With reference to FIG. 1, a semiconductor package 10 according to the prior art is shown. The semiconductor package 10 includes a bottom plate portion 13 and terminals 12a, 12b. A semiconductor die 16 is disposed on top of the bottom plate portion 13 and fastened thereto, typically using an epoxy material. The semiconductor die 16 includes a metalized region 18 (typically aluminum) defining a connection area for a top surface of the semiconductor die 16. Portions of the terminals 12a, 12b, bottom plate portion 13, and semiconductor die 16 are encapsulated in a housing 22, typically formed from a moldable material. In order to obtain an electrical connection between the metalized region 18 and the terminal(s) 12b, one or more wires 20 are ultrasonically bonded at one end 21a to the metalized region 18 and at a distal end 21b to the terminal 12b.</p>
    <p>FIG. 2 shows another semiconductor package 100 of the prior art. In order to electrically connect the metalized region 18 with the terminal 12b, one or more wires 24 are stitch bonded at locations 23, thereby providing additional paths for current to flow from the semiconductor die 16 to the terminal 12b. This marginally reduces the resistance of the current path from the semiconductor die 16 to the terminal 12b.</p>
    <p>It is desirable to significantly reduce the resistance and inductance of current paths through a power semiconductor package in order to ensure optimum performance of the semiconductor device. Unfortunately, the semiconductor packages of the prior art do not fully achieve this objective because, among other things, the distance D between one area of the metalized region 18 and the end 21a of the wires 20 increases the resistance of the current path from the metalized region 18 to the terminal 12b. This problem is exacerbated when the thickness of the metalized region 18 is relatively small (typically, the thickness is approximately 4 to 8 microns). The relatively thin metalized region 18 in combination with the distance D and the cross sectional profile of the wire bond 20 results in a relatively high resistance and inductance for the current path therethrough.</p>
    <p>In some packages (for example S08 packages) the distance D is approximately 80 to 100 mils resulting in a resistance of between about 0.79 and 1.58 mohms for the metalized region 18. The diameters of the wires 20, 24 are approximately 2 mils yielding resistances of about 1.05 mohms (when 14 wires are used). With terminal and epoxy resistances aggregating to about 0.307 mohms, such packages exhibit total resistances of between about 2.14 to 2.93 mohms. The resulting package thermal resistance, RJA, can reach 62.5Â° C./W.</p>
    <p>When the semiconductor package 10 includes, for example, a MOSFET semiconductor die 16, the resistance caused by the distance D and the relatively small diameter of the wires 20, 24 adds to the overall resistance of the MOSFET. Indeed, when die 16 is a MOSFET die, the terminals 12a are typically coupled to the drain of the MOSFET while the terminals 12b are coupled to the source of the MOSFET via one or more wire bonds 20. As ON resistances of MOSFET dies become smaller and smaller, the resistance caused by the distance D and the wire bonds 20, 24 become a larger and larger portion of the overall resistance from one terminal 12a to another terminal 12b. Of course, the high frequency performance of a semiconductor device, like a MOSFET, is significantly effected by the resistance and inductance from terminal to terminal through the device.</p>
    <p>Some prior art packages have incorporated a large metal strap to obtain an electrical connection between the metalized region 18 and terminal 12b. Unfortunately, this technique has only been possible in large semiconductor packages having relatively simple surface structures, such as bipolar junction transistors, diodes, and thyristors. Further, the metal straps were not practical in small outline packages (such as S08, surface mount dual in line packages).</p>
    <p>The use of a large metal strap in a MOS-gated device, such as a MOSFET, has not heretofore been achieved because such devices have relatively complex surface structures. In particular, MOS-gated devices typically include a gate runner (or bus), disposed on the surface of the semiconductor die, which traverses the surface such that gate potential is distributed over the surface of the die. Consequently, disposing a large metal strap over the surface of the die has been problematic because the gate runner restricts access to the die surface and could be shorted to the metal strap. Thus, the use of metal straps in MOS-gated semiconductor devices has been prohibitive.</p>
    <p>Accordingly, there is a need in the art for a new semiconductor package which overcomes the deficiencies in the prior art semiconductor packages by, among other things, reducing the resistances of the current paths through MOS-gated devices and reducing the inductances of such current paths.</p>
    <heading>SUMMARY OF THE INVENTION</heading> <p>In order to overcome the deficiencies of the prior art, a semiconductor package according to one aspect of the instant invention includes a bottom leadframe having a bottom plate portion and at least one first terminal extending from the bottom plate portion; at least one second terminal being co-planar with the first terminal; a semiconductor power MOSFET die having a bottom surface defining a drain connection and a top surface on which a first metalized region defining a source and a second metalized region defining a gate are disposed, the bottom surface being coupled to the bottom plate of the leadframe such that the first terminal is electrically connected to the drain; a copper plate coupled to and spanning a substantial part of the first metalized region defining the source connection; and at least one beam portion being sized and shaped to couple the copper plate portion to the at least one second terminal such that it is electrically coupled to the source.</p>
    <heading>BRIEF DESCRIPTION OF THE DRAWINGS</heading> <p>For the purpose of illustrating the invention, there are shown in the drawing forms which are presently preferred, it being understood, however, that the invention is not limited to the precise arrangements and instrumentalities shown.</p>
    <p>FIG. 1 is a side view of a semiconductor package according to the prior art;</p>
    <p>FIG. 2 is a side view of a semiconductor package according to the prior art;</p>
    <p>FIG. 3 is a side view of a semiconductor package according to the present invention;</p>
    <p>FIG. 4 is a top plan view of an alternative embodiment of the semiconductor package shown in FIG. 3;</p>
    <p>FIGS. 4a-4c are perspective views of the semiconductor package of FIG. 4.</p>
    <p>FIG. 5 is a top plan view of an alternative embodiment of the semiconductor package of FIG. 4;</p>
    <p>FIG. 6 is a sectional view of the semiconductor package of FIG. 5 taken along line 6--6;</p>
    <p>FIG. 7 is a cut-away perspective view of an alternative embodiment of the semiconductor package of the instant invention;</p>
    <p>FIG. 8 is a cut-away perspective view of another alternative embodiment of the semiconductor package according to the instant invention; and</p>
    <p>FIG. 9 is a cut-away perspective view of still another alternative embodiment of the semiconductor package according to the instant invention.</p>
    <heading>DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS</heading> <p>Referring now to the drawing wherein like numerals indicate like elements, there is shown in FIG. 3 a perspective view of a semiconductor package 110 in accordance with one aspect of the present invention. The semiconductor package 110 includes a semiconductor die 16 having a bottom surface coupled to a bottom plate 13. Preferably, the semiconductor die 16 is a MOSFET die and terminals 12a are electrically coupled to the drain of the MOSFET die 16. Of course, the semiconductor die 16 may take on other forms, such as diodes, insulated gate bipolar transistors, or the like.</p>
    <p>The semiconductor die 16 includes a top surface having a metalized region 18 which defines a connection to the semiconductor die 16. For example, when the semiconductor die 16 is a MOSFET, metalized region 18 may define a source connection.</p>
    <p>The semiconductor package 110 also includes a strap member 28 which is employed to electrically couple the metalized region 18 to the terminals 12b. Each strap member 28 preferably includes a substantially thick plate portion 30 and a shaped beam portion 34. The plate portion 30 is preferably formed of copper and spans a substantial portion of the metalized region 18. The beam portion 34 is shaped and sized to couple the plate portion 30 to the terminals 12b.</p>
    <p>Preferably, the beam portion 34 is coupled, at one end, to a lateral edge of the plate portion 30 and includes a distal end 36 which is coupled to a respective terminal 12b.</p>
    <p>A curable conductive material 46 (such as silver filled conductive epoxy) is preferably disposed between the lower surface of the plate portion 30 and the metalized region 18 such that the plate 30 is firmly coupled to the metalized region 18. Soft solder may also be used.</p>
    <p>It is preferred that the semiconductor package 110 include a housing 22 formed from a moldable material (such as plastic) and that the package configuration conforms to the S08 standard.</p>
    <p>Advantageously, the strap member 28 provides a relatively large contact area for coupling the terminal 12b to the metalized region 18, thereby reducing resistance to current flow and reducing inductance. This provides for improved performance at high frequencies. Further, this structure also enjoys the advantage of providing a thermal path for heat to escape the semiconductor die 16 through the strap member 28.</p>
    <p>As best seen in FIGS. 4 and 5, which show top plan views of the semiconductor package 110, the beam portion 34 is preferably integrally formed into one flowing member which extends from one lateral edge of the plate portion 30 and terminates at the terminals 12b. FIGS. 4a-4c are perspective views of the package of FIG. 4.</p>
    <p>A metalized region 19 defines a gate of the MOSFET die 16. The metalized region 19 is electrically coupled to one terminal 12b via wire bond 20. Thus, the present invention employs a mixed connection to the MOSFET die 16 top surface, namely, a low resistance plate portion 30 for connecting to the source and a wire bond 20 for connecting to the gate 19.</p>
    <p>As best seen in FIG. 5, a gate runner (or bus) 19a couples the gate metalized region 19 to the source areas of the surface of the die 16. It is preferred that the plate portion 30 extend laterally beyond outermost portions of the gate runner 19a. It is also preferable that the plate portion 30 extend beyond and cover as much of the gate runner 19a as possible. This ensures that improved performance is achieved.</p>
    <p>FIG. 6 shows a sectional view taken along line 6--6 of FIG. 5. A portion of the gate runner 19a is shown disposed between metalized region 18. Preferably, a solderable metal (such as TiNiAg) is disposed on top of the metalized region 18. In order to insulate the gate runner 19a from the plate portion 30, a nitride layer 27 is disposed on top of the gate runner 19a. The curable conductive material 46 (preferably silver filled epoxy) is disposed on top of the solderable metal 25 and electrically and mechanically couples the plate portion 30 to metalized regions 18. Advantageously, the plate portion 30 is electrically and thermally coupled to the metalized regions 18 without interfering with the gate runner 19a.</p>
    <p>It is noted that the plate portion 30 may be soldered to the solderable metal 25 if desired. It is preferred, however, that the silver filled epoxy 46 be employed to couple the plate portion 30 to the metalized region 18. When conductive epoxy 46 is employed, it is noted that the solderable metal 25 may be eliminated and the epoxy may directly contact the metalized region 18.</p>
    <p>Reference is now made to FIG. 7 which shows an alternative embodiment of the present invention. In particular, the distal end of the beam portion 34 includes a heel 37 and toe 38 which creates a void 42 proximate to the terminal 12b. Preferably, the distal end of the beam portion 34 includes a downwardly directed projection 40 which extends through the void 42 toward the terminal 12b. It is preferred that curable conductive material 44 is introduced into the void 42 to facilitate electrically and mechanically coupling the distal end of the beam portion 34 to the terminal 12b. A suitable curable conductive medium 44 for use with the present invention may be selected from any of the known conductive epoxies or the like (silver filled epoxy being preferred).</p>
    <p>Reference is now made to FIG. 9 which shows a cut-away perspective view of a semiconductor package 116 according to another aspect of the present invention. The semiconductor package 116 of FIG. 8 is substantially the same as the packages of the previous embodiments except that the plurality of beam portions 34 terminate at a cross bar portion 50. The cross bar portion 50 is coupled to at least two terminals 12b.</p>
    <p>Preferably, the cross bar portion 50 includes a longitudinal heel 52 and a longitudinal toe 54 defining a void located proximate to the terminals 12b. The void 56 is in the form of a channel extending for substantially the entire length of the cross bar portion 50. It is preferred that the cross bar portion 50 include a downwardly directed projection 58 (in the form of a wall) extending through the channel toward the terminals 12b. A layer of curable conductive material (such as conductive epoxy) is preferably disposed within the channel to couple the cross bar portion 50 to the terminals 12b.</p>
    <p>Reference is now made to FIG. 8 which show a cut-away perspective view of a semiconductor package 118 according to another embodiment of the present invention. The semiconductor package 118 is similar to the previous embodiments of the present invention except that the plate portion 30, beam portions 34 and terminals 12b are all integrally coupled and preferably formed from a common sheet of material. Thus, terminal 12b extends from outside the housing 22 into an interior of the housing and substantially over the top portion of the semiconductor die 16 to sandwich the semiconductor die 16 between the top and bottom plate portions 30 and 13, respectively.</p>
    <p>It is noted that the metalized regions 18 may be formed from a solderable metal (such as copper, gold, silver, or the like) and that a plurality of flowable conductive bumps (preferably solder bumps, not shown) may be disposed on the surface of the metalized regions 18. Further, the plate portion 30 may include a lower surface which is oriented in an opposing fashion to the flowable conductive bumps such that the plate portion 30 may electrically and/or mechanically engage the flowable conductive bumps and the metalized regions 18.</p>
    <p>The lower surface of the plate portion 30 may also include one or more downwardly directed projections extending from the plate portion 30 towards the flowable conductive bumps and the metalized regions 18.</p>
    <p>It has been found that when that plate portion 30 is about 0.108Ã0.104 mils, the resistance introduced into the package is only about 0.115 mohms. Using metalized regions 18 aggregating about 0.08 mohms, the total package resistance according to the invention is only about 0.506 mohms (a 50% to 75% improvement over the prior art packages). Further, the thermal resistance RJA of the package of the instant invention is only about 46Â° C./W max (a 25% reduction over the prior art packages).</p>
    <p>The foregoing description of the preferred embodiments of the present invention have been provided for the purposes of illustration and description. It is not intended to be exhaustive or to limit the invention to the precise forms disclosed. Many modifications and variations are possible in light of the above teaching. It is intended that the scope of the invention be limited not be this detailed description, but rather by the claims appended hereto.</p>
    </div></div></div><div class="patent-section patent-tabular-section"><a id="backward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Patent Citations</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Cited Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4189342">US4189342</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 22, 1977</td><td class="patent-data-table-td patent-date-value">Feb 19, 1980</td><td class="patent-data-table-td ">U.S. Philips Corporation</td><td class="patent-data-table-td ">Semiconductor device comprising projecting contact layers</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4935803">US4935803</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 9, 1988</td><td class="patent-data-table-td patent-date-value">Jun 19, 1990</td><td class="patent-data-table-td ">Motorola, Inc.</td><td class="patent-data-table-td ">Electronic device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5218231">US5218231</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 24, 1990</td><td class="patent-data-table-td patent-date-value">Jun 8, 1993</td><td class="patent-data-table-td ">Kabushiki Kaisha Toshiba</td><td class="patent-data-table-td ">Mold-type semiconductor device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5266834">US5266834</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jul 21, 1992</td><td class="patent-data-table-td patent-date-value">Nov 30, 1993</td><td class="patent-data-table-td ">Hitachi Ltd.</td><td class="patent-data-table-td ">Semiconductor device and an electronic device with the semiconductor devices mounted thereon</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5665996">US5665996</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 30, 1994</td><td class="patent-data-table-td patent-date-value">Sep 9, 1997</td><td class="patent-data-table-td ">Siliconix Incorporated</td><td class="patent-data-table-td ">Vertical power mosfet having thick metal layer to reduce distributed resistance</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5814884">US5814884</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 18, 1997</td><td class="patent-data-table-td patent-date-value">Sep 29, 1998</td><td class="patent-data-table-td ">International Rectifier Corporation</td><td class="patent-data-table-td ">Commonly housed diverse semiconductor die</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/EP0720225A2?cl=en">EP0720225A2</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 29, 1995</td><td class="patent-data-table-td patent-date-value">Jul 3, 1996</td><td class="patent-data-table-td ">SILICONIX Incorporated</td><td class="patent-data-table-td ">Lateral power MOSFET having metal strap layer to reduce distributed resistance and method of fabricating the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/EP0720234A2?cl=en">EP0720234A2</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 29, 1995</td><td class="patent-data-table-td patent-date-value">Jul 3, 1996</td><td class="patent-data-table-td ">SILICONIX Incorporated</td><td class="patent-data-table-td ">Vertical power MOSFET having thick metal layer to reduce distributed resistance and method of fabricating the same</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="forward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Referenced by</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Citing Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6246587">US6246587</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 3, 1998</td><td class="patent-data-table-td patent-date-value">Jun 12, 2001</td><td class="patent-data-table-td ">Intermedics Inc.</td><td class="patent-data-table-td ">Surface mounted device with grooves on a termination lead and methods of assembly</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6249041">US6249041</a></td><td class="patent-data-table-td patent-date-value">Jun 2, 1998</td><td class="patent-data-table-td patent-date-value">Jun 19, 2001</td><td class="patent-data-table-td ">Siliconix Incorporated</td><td class="patent-data-table-td ">IC chip package with directly connected leads</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6307755">US6307755</a></td><td class="patent-data-table-td patent-date-value">May 27, 1999</td><td class="patent-data-table-td patent-date-value">Oct 23, 2001</td><td class="patent-data-table-td ">Richard K. Williams</td><td class="patent-data-table-td ">Surface mount semiconductor package, die-leadframe combination and leadframe therefor and method of mounting leadframes to surfaces of semiconductor die</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6319755">US6319755</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 1, 1999</td><td class="patent-data-table-td patent-date-value">Nov 20, 2001</td><td class="patent-data-table-td ">Amkor Technology, Inc.</td><td class="patent-data-table-td ">Conductive strap attachment process that allows electrical connector between an integrated circuit die and leadframe</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6396127">US6396127</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jan 3, 2000</td><td class="patent-data-table-td patent-date-value">May 28, 2002</td><td class="patent-data-table-td ">International Rectifier Corporation</td><td class="patent-data-table-td ">Semiconductor package</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6426880">US6426880</a></td><td class="patent-data-table-td patent-date-value">Mar 3, 2000</td><td class="patent-data-table-td patent-date-value">Jul 30, 2002</td><td class="patent-data-table-td ">Intermedics, Inc.</td><td class="patent-data-table-td ">Surface mounted device with grooves on a termination lead</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6459147">US6459147</a></td><td class="patent-data-table-td patent-date-value">Mar 27, 2000</td><td class="patent-data-table-td patent-date-value">Oct 1, 2002</td><td class="patent-data-table-td ">Amkor Technology, Inc.</td><td class="patent-data-table-td ">Attaching semiconductor dies to substrates with conductive straps</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6465276">US6465276</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 12, 2001</td><td class="patent-data-table-td patent-date-value">Oct 15, 2002</td><td class="patent-data-table-td ">Siliconx (Taiwan) Ltd.</td><td class="patent-data-table-td ">Power semiconductor package and method for making the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6469398">US6469398</a></td><td class="patent-data-table-td patent-date-value">Mar 21, 2002</td><td class="patent-data-table-td patent-date-value">Oct 22, 2002</td><td class="patent-data-table-td ">Kabushiki Kaisha Toshiba</td><td class="patent-data-table-td ">Semiconductor package and manufacturing method thereof</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6521982">US6521982</a></td><td class="patent-data-table-td patent-date-value">Jun 2, 2000</td><td class="patent-data-table-td patent-date-value">Feb 18, 2003</td><td class="patent-data-table-td ">Amkor Technology, Inc.</td><td class="patent-data-table-td ">Packaging high power integrated circuit devices</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6528880">US6528880</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 25, 2001</td><td class="patent-data-table-td patent-date-value">Mar 4, 2003</td><td class="patent-data-table-td ">Lovoltech Inc.</td><td class="patent-data-table-td ">Semiconductor package for power JFET having copper plate for source and ribbon contact for gate</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6566164">US6566164</a></td><td class="patent-data-table-td patent-date-value">Dec 7, 2000</td><td class="patent-data-table-td patent-date-value">May 20, 2003</td><td class="patent-data-table-td ">Amkor Technology, Inc.</td><td class="patent-data-table-td ">Exposed copper strap in a semiconductor package</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6630726">US6630726</a></td><td class="patent-data-table-td patent-date-value">Nov 7, 2001</td><td class="patent-data-table-td patent-date-value">Oct 7, 2003</td><td class="patent-data-table-td ">Amkor Technology, Inc.</td><td class="patent-data-table-td ">Power semiconductor package with strap</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6653691">US6653691</a></td><td class="patent-data-table-td patent-date-value">Nov 5, 2001</td><td class="patent-data-table-td patent-date-value">Nov 25, 2003</td><td class="patent-data-table-td ">Silicon Semiconductor Corporation</td><td class="patent-data-table-td ">Devices having plurality of field effect transistor unit cells which utilize Faraday shield layers to reduce parasitic gate-to-drain capacitance and concomitantly improve high frequency switching performance</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6689642">US6689642</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 23, 2001</td><td class="patent-data-table-td patent-date-value">Feb 10, 2004</td><td class="patent-data-table-td ">Sanyo Electric Co., Ltd.</td><td class="patent-data-table-td ">Semiconductor device and manufacturing method thereof</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6707138">US6707138</a></td><td class="patent-data-table-td patent-date-value">Sep 26, 2002</td><td class="patent-data-table-td patent-date-value">Mar 16, 2004</td><td class="patent-data-table-td ">Amkor Technology, Inc.</td><td class="patent-data-table-td ">Semiconductor device including metal strap electrically coupled between semiconductor die and metal leadframe</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6723582">US6723582</a></td><td class="patent-data-table-td patent-date-value">Jan 31, 2003</td><td class="patent-data-table-td patent-date-value">Apr 20, 2004</td><td class="patent-data-table-td ">Amkor Technology, Inc.</td><td class="patent-data-table-td ">Method of making a semiconductor package having exposed metal strap</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6756658">US6756658</a></td><td class="patent-data-table-td patent-date-value">Apr 6, 2001</td><td class="patent-data-table-td patent-date-value">Jun 29, 2004</td><td class="patent-data-table-td ">Amkor Technology, Inc.</td><td class="patent-data-table-td ">Making two lead surface mounting high power microleadframe semiconductor packages</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6762067">US6762067</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jan 18, 2000</td><td class="patent-data-table-td patent-date-value">Jul 13, 2004</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Method of packaging a plurality of devices utilizing a plurality of lead frames coupled together by rails</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6765292">US6765292</a></td><td class="patent-data-table-td patent-date-value">Dec 10, 2002</td><td class="patent-data-table-td patent-date-value">Jul 20, 2004</td><td class="patent-data-table-td ">International Rectifier Corporation</td><td class="patent-data-table-td ">Contact structure for semiconductor device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6768188">US6768188</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 19, 2003</td><td class="patent-data-table-td patent-date-value">Jul 27, 2004</td><td class="patent-data-table-td ">Kabushiki Kaisha Toshiba</td><td class="patent-data-table-td ">Semiconductor device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6774466">US6774466</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jan 28, 2000</td><td class="patent-data-table-td patent-date-value">Aug 10, 2004</td><td class="patent-data-table-td ">Renesas Technology Corp.</td><td class="patent-data-table-td ">Semiconductor device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6777786">US6777786</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 12, 2001</td><td class="patent-data-table-td patent-date-value">Aug 17, 2004</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Semiconductor device including stacked dies mounted on a leadframe</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6849930">US6849930</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 30, 2001</td><td class="patent-data-table-td patent-date-value">Feb 1, 2005</td><td class="patent-data-table-td ">Nec Corporation</td><td class="patent-data-table-td ">Semiconductor device with uneven metal plate to improve adhesion to molding compound</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6870254">US6870254</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 13, 2000</td><td class="patent-data-table-td patent-date-value">Mar 22, 2005</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Flip clip attach and copper clip attach on MOSFET device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6873032">US6873032</a></td><td class="patent-data-table-td patent-date-value">Jun 30, 2003</td><td class="patent-data-table-td patent-date-value">Mar 29, 2005</td><td class="patent-data-table-td ">Amkor Technology, Inc.</td><td class="patent-data-table-td ">Thermally enhanced chip scale lead on chip semiconductor package and method of making same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6903450">US6903450</a></td><td class="patent-data-table-td patent-date-value">Oct 17, 2003</td><td class="patent-data-table-td patent-date-value">Jun 7, 2005</td><td class="patent-data-table-td ">Kabushiki Kaisha Toshiba</td><td class="patent-data-table-td ">Semiconductor device and method of manufacturing the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6919631">US6919631</a></td><td class="patent-data-table-td patent-date-value">Feb 2, 2004</td><td class="patent-data-table-td patent-date-value">Jul 19, 2005</td><td class="patent-data-table-td ">Amkor Technology, Inc.</td><td class="patent-data-table-td ">Structures for improving heat dissipation in stacked semiconductor packages</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7052938">US7052938</a></td><td class="patent-data-table-td patent-date-value">Feb 4, 2005</td><td class="patent-data-table-td patent-date-value">May 30, 2006</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Flip clip attach and copper clip attach on MOSFET device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7053474">US7053474</a></td><td class="patent-data-table-td patent-date-value">Jan 29, 2004</td><td class="patent-data-table-td patent-date-value">May 30, 2006</td><td class="patent-data-table-td ">Infineon Technologies Ag</td><td class="patent-data-table-td ">Semiconductor component having at least two chips which are integrated in a housing and with which contact is made by a common contact chip</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7057273">US7057273</a></td><td class="patent-data-table-td patent-date-value">Jun 29, 2001</td><td class="patent-data-table-td patent-date-value">Jun 6, 2006</td><td class="patent-data-table-td ">Gem Services, Inc.</td><td class="patent-data-table-td ">Surface mount package</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7071033">US7071033</a></td><td class="patent-data-table-td patent-date-value">Jul 8, 2004</td><td class="patent-data-table-td patent-date-value">Jul 4, 2006</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Method for forming semiconductor device including stacked dies</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7071550">US7071550</a></td><td class="patent-data-table-td patent-date-value">Apr 1, 2004</td><td class="patent-data-table-td patent-date-value">Jul 4, 2006</td><td class="patent-data-table-td ">Kabushiki Kaisha Toshiba</td><td class="patent-data-table-td ">Semiconductor module having heat sink serving as wiring line</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7122885">US7122885</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 5, 2003</td><td class="patent-data-table-td patent-date-value">Oct 17, 2006</td><td class="patent-data-table-td ">Lovoltech, Inc.</td><td class="patent-data-table-td ">Flip-chip packaging</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7126173">US7126173</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 30, 2002</td><td class="patent-data-table-td patent-date-value">Oct 24, 2006</td><td class="patent-data-table-td ">Stmicroelectronics, S.R.L.</td><td class="patent-data-table-td ">Method for enhancing the electric connection between a power electronic device and its package</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7135761">US7135761</a></td><td class="patent-data-table-td patent-date-value">Sep 16, 2004</td><td class="patent-data-table-td patent-date-value">Nov 14, 2006</td><td class="patent-data-table-td ">Semiconductor Components Industries, L.Lc</td><td class="patent-data-table-td ">Robust power semiconductor package</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7166496">US7166496</a></td><td class="patent-data-table-td patent-date-value">Sep 9, 2005</td><td class="patent-data-table-td patent-date-value">Jan 23, 2007</td><td class="patent-data-table-td ">Ciclon Semiconductor Device Corp.</td><td class="patent-data-table-td ">Method of making a packaged semiconductor device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7183630">US7183630</a></td><td class="patent-data-table-td patent-date-value">Jun 11, 2003</td><td class="patent-data-table-td patent-date-value">Feb 27, 2007</td><td class="patent-data-table-td ">Amkor Technology, Inc.</td><td class="patent-data-table-td ">Lead frame with plated end leads</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7230322">US7230322</a></td><td class="patent-data-table-td patent-date-value">May 3, 2005</td><td class="patent-data-table-td patent-date-value">Jun 12, 2007</td><td class="patent-data-table-td ">Kabushiki Kaisha Toshiba</td><td class="patent-data-table-td ">Semiconductor device and method of manufacturing the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7285849">US7285849</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 18, 2005</td><td class="patent-data-table-td patent-date-value">Oct 23, 2007</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Semiconductor die package using leadframe and clip and method of manufacturing</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7332757">US7332757</a></td><td class="patent-data-table-td patent-date-value">May 2, 2006</td><td class="patent-data-table-td patent-date-value">Feb 19, 2008</td><td class="patent-data-table-td ">Renesas Technology Corp.</td><td class="patent-data-table-td ">MOSFET package</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7342267">US7342267</a></td><td class="patent-data-table-td patent-date-value">May 2, 2006</td><td class="patent-data-table-td patent-date-value">Mar 11, 2008</td><td class="patent-data-table-td ">Renesas Technology Corp.</td><td class="patent-data-table-td ">MOSFET package</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7364950">US7364950</a></td><td class="patent-data-table-td patent-date-value">Oct 20, 2006</td><td class="patent-data-table-td patent-date-value">Apr 29, 2008</td><td class="patent-data-table-td ">Kabushiki Kaisha Toshiba</td><td class="patent-data-table-td ">Semiconductor device and method of manufacturing the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7371616">US7371616</a></td><td class="patent-data-table-td patent-date-value">Jan 5, 2006</td><td class="patent-data-table-td patent-date-value">May 13, 2008</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Clipless and wireless semiconductor die package and method for making the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7394146">US7394146</a></td><td class="patent-data-table-td patent-date-value">Oct 31, 2006</td><td class="patent-data-table-td patent-date-value">Jul 1, 2008</td><td class="patent-data-table-td ">Renesas Tehcnology Corp.</td><td class="patent-data-table-td ">MOSFET package</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7400002">US7400002</a></td><td class="patent-data-table-td patent-date-value">Oct 31, 2006</td><td class="patent-data-table-td patent-date-value">Jul 15, 2008</td><td class="patent-data-table-td ">Renesas Technology Corp.</td><td class="patent-data-table-td ">MOSFET package</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7446375">US7446375</a></td><td class="patent-data-table-td patent-date-value">Mar 14, 2006</td><td class="patent-data-table-td patent-date-value">Nov 4, 2008</td><td class="patent-data-table-td ">Ciclon Semiconductor Device Corp.</td><td class="patent-data-table-td ">Quasi-vertical LDMOS device having closed cell layout</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7456531">US7456531</a></td><td class="patent-data-table-td patent-date-value">Jul 5, 2004</td><td class="patent-data-table-td patent-date-value">Nov 25, 2008</td><td class="patent-data-table-td ">Toyota Jidosha Kabushiki Kaisha</td><td class="patent-data-table-td ">Switching device, generator-motor apparatus using switching device, drive system including generator-motor apparatus, and computer-readable recording medium on which a program for directing computer to perform control of generator-motor apparatus is recorded</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7489023">US7489023</a></td><td class="patent-data-table-td patent-date-value">Feb 27, 2006</td><td class="patent-data-table-td patent-date-value">Feb 10, 2009</td><td class="patent-data-table-td ">Infineon Technologies Ag</td><td class="patent-data-table-td ">Semiconductor device including a semiconductor chip with signal contact areas and supply contact areas, and method for producing the semiconductor device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7504733">US7504733</a></td><td class="patent-data-table-td patent-date-value">Aug 17, 2005</td><td class="patent-data-table-td patent-date-value">Mar 17, 2009</td><td class="patent-data-table-td ">Ciclon Semiconductor Device Corp.</td><td class="patent-data-table-td ">Semiconductor die package</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7554181">US7554181</a></td><td class="patent-data-table-td patent-date-value">Feb 9, 2005</td><td class="patent-data-table-td patent-date-value">Jun 30, 2009</td><td class="patent-data-table-td ">Renesas Technology Corp.</td><td class="patent-data-table-td ">Semiconductor device with non-overlapping chip mounting sections</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7554209">US7554209</a></td><td class="patent-data-table-td patent-date-value">Mar 1, 2007</td><td class="patent-data-table-td patent-date-value">Jun 30, 2009</td><td class="patent-data-table-td ">Renesas Technology Corp.</td><td class="patent-data-table-td ">Semiconductor device having a metal plate conductor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7554210">US7554210</a></td><td class="patent-data-table-td patent-date-value">Apr 11, 2006</td><td class="patent-data-table-td patent-date-value">Jun 30, 2009</td><td class="patent-data-table-td ">Kabushiki Kaisha Toshiba</td><td class="patent-data-table-td ">Semiconductor device with semiconductor chip mounted in package</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7560808">US7560808</a></td><td class="patent-data-table-td patent-date-value">Oct 19, 2005</td><td class="patent-data-table-td patent-date-value">Jul 14, 2009</td><td class="patent-data-table-td ">Texas Instruments Incorporated</td><td class="patent-data-table-td ">Chip scale power LDMOS device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7579675">US7579675</a></td><td class="patent-data-table-td patent-date-value">Mar 8, 2006</td><td class="patent-data-table-td patent-date-value">Aug 25, 2009</td><td class="patent-data-table-td ">Infineon Technologies Ag</td><td class="patent-data-table-td ">Semiconductor device having surface mountable external contact areas and method for producing the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7582958">US7582958</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 8, 2006</td><td class="patent-data-table-td patent-date-value">Sep 1, 2009</td><td class="patent-data-table-td ">International Rectifier Corporation</td><td class="patent-data-table-td ">Semiconductor package</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7586179">US7586179</a></td><td class="patent-data-table-td patent-date-value">Oct 9, 2007</td><td class="patent-data-table-td patent-date-value">Sep 8, 2009</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Wireless semiconductor package for efficient heat dissipation</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7589396">US7589396</a></td><td class="patent-data-table-td patent-date-value">Apr 11, 2007</td><td class="patent-data-table-td patent-date-value">Sep 15, 2009</td><td class="patent-data-table-td ">Vishay-Siliconix</td><td class="patent-data-table-td ">Chip scale surface mount package for semiconductor device and process of fabricating the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7622796">US7622796</a></td><td class="patent-data-table-td patent-date-value">Sep 28, 2007</td><td class="patent-data-table-td patent-date-value">Nov 24, 2009</td><td class="patent-data-table-td ">Alpha And Omega Semiconductor Limited</td><td class="patent-data-table-td ">Semiconductor package having a bridged plate interconnection</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7656033">US7656033</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 26, 2007</td><td class="patent-data-table-td patent-date-value">Feb 2, 2010</td><td class="patent-data-table-td ">Infineon Technologies Ag</td><td class="patent-data-table-td ">Semiconductor device with a semiconductor chip using lead technology and method of manufacturing the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7683464">US7683464</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 30, 2007</td><td class="patent-data-table-td patent-date-value">Mar 23, 2010</td><td class="patent-data-table-td ">Alpha And Omega Semiconductor Incorporated</td><td class="patent-data-table-td ">Semiconductor package having dimpled plate interconnections</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7705436">US7705436</a></td><td class="patent-data-table-td patent-date-value">Aug 6, 2007</td><td class="patent-data-table-td patent-date-value">Apr 27, 2010</td><td class="patent-data-table-td ">Infineon Technologies Ag</td><td class="patent-data-table-td ">Semiconductor device with semiconductor chip and method for producing it</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7728415">US7728415</a></td><td class="patent-data-table-td patent-date-value">Dec 13, 2007</td><td class="patent-data-table-td patent-date-value">Jun 1, 2010</td><td class="patent-data-table-td ">Infineon Technologies Ag</td><td class="patent-data-table-td ">Power semiconductor component stack using lead technology with surface-mountable external contacts and a method for producing the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7745253">US7745253</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 15, 2007</td><td class="patent-data-table-td patent-date-value">Jun 29, 2010</td><td class="patent-data-table-td ">Orthodyne Electronics Corporation</td><td class="patent-data-table-td ">Ribbon bonding in an electronic package</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7745913">US7745913</a></td><td class="patent-data-table-td patent-date-value">Mar 30, 2007</td><td class="patent-data-table-td patent-date-value">Jun 29, 2010</td><td class="patent-data-table-td ">Infineon Technologies Ag</td><td class="patent-data-table-td ">Power semiconductor component with a power semiconductor chip and method for producing the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7759831">US7759831</a></td><td class="patent-data-table-td patent-date-value">Nov 5, 2008</td><td class="patent-data-table-td patent-date-value">Jul 20, 2010</td><td class="patent-data-table-td ">Toyota Jidosha Kabushiki Kaisha</td><td class="patent-data-table-td ">Switching device, generator-motor apparatus using switching device, drive system including generator-motor apparatus, and computer-readable recording medium on which a program for directing computer to perform control of generator-motor apparatus is recorded</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7812437">US7812437</a></td><td class="patent-data-table-td patent-date-value">Jan 19, 2007</td><td class="patent-data-table-td patent-date-value">Oct 12, 2010</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Flip chip MLP with folded heat sink</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7821111">US7821111</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 5, 2007</td><td class="patent-data-table-td patent-date-value">Oct 26, 2010</td><td class="patent-data-table-td ">Texas Instruments Incorporated</td><td class="patent-data-table-td ">Semiconductor device having grooved leads to confine solder wicking</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7843048">US7843048</a></td><td class="patent-data-table-td patent-date-value">May 5, 2008</td><td class="patent-data-table-td patent-date-value">Nov 30, 2010</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Multi-chip discrete devices in semiconductor packages</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7851927">US7851927</a></td><td class="patent-data-table-td patent-date-value">Jan 3, 2007</td><td class="patent-data-table-td patent-date-value">Dec 14, 2010</td><td class="patent-data-table-td ">Infineon Technologies Ag</td><td class="patent-data-table-td ">Semiconductor component comprising a semiconductor chip and semiconductor component carrier with external connection strips</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7884469">US7884469</a></td><td class="patent-data-table-td patent-date-value">May 28, 2009</td><td class="patent-data-table-td patent-date-value">Feb 8, 2011</td><td class="patent-data-table-td ">Alpha And Omega Semiconductor Incorporated</td><td class="patent-data-table-td ">Semiconductor package having a bridged plate interconnection</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7928589">US7928589</a></td><td class="patent-data-table-td patent-date-value">May 12, 2009</td><td class="patent-data-table-td patent-date-value">Apr 19, 2011</td><td class="patent-data-table-td ">Renesas Electronics Corporation</td><td class="patent-data-table-td ">Semiconductor device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7985991">US7985991</a></td><td class="patent-data-table-td patent-date-value">Mar 12, 2008</td><td class="patent-data-table-td patent-date-value">Jul 26, 2011</td><td class="patent-data-table-td ">Renesas Electronics Corporation</td><td class="patent-data-table-td ">MOSFET package</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8013430">US8013430</a></td><td class="patent-data-table-td patent-date-value">Feb 18, 2010</td><td class="patent-data-table-td patent-date-value">Sep 6, 2011</td><td class="patent-data-table-td ">Renesas Electronics Corporation</td><td class="patent-data-table-td ">Semiconductor device including DC-DC converter</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8013441">US8013441</a></td><td class="patent-data-table-td patent-date-value">Oct 16, 2006</td><td class="patent-data-table-td patent-date-value">Sep 6, 2011</td><td class="patent-data-table-td ">Infineon Technologies Ag</td><td class="patent-data-table-td ">Power semiconductor device in lead frame employing connecting element with conductive film</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8022558">US8022558</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 13, 2009</td><td class="patent-data-table-td patent-date-value">Sep 20, 2011</td><td class="patent-data-table-td ">Infineon Technologies Ag</td><td class="patent-data-table-td ">Semiconductor package with ribbon with metal layers</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8049312">US8049312</a></td><td class="patent-data-table-td patent-date-value">Jan 12, 2009</td><td class="patent-data-table-td patent-date-value">Nov 1, 2011</td><td class="patent-data-table-td ">Texas Instruments Incorporated</td><td class="patent-data-table-td ">Semiconductor device package and method of assembly thereof</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8058107">US8058107</a></td><td class="patent-data-table-td patent-date-value">Sep 17, 2007</td><td class="patent-data-table-td patent-date-value">Nov 15, 2011</td><td class="patent-data-table-td ">Cruz Erwin Victor R</td><td class="patent-data-table-td ">Semiconductor die package using leadframe and clip and method of manufacturing</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8119457">US8119457</a></td><td class="patent-data-table-td patent-date-value">Sep 15, 2010</td><td class="patent-data-table-td patent-date-value">Feb 21, 2012</td><td class="patent-data-table-td ">Fairchild Semiconductor Corporation</td><td class="patent-data-table-td ">Flip chip MLP with folded heat sink</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8159054">US8159054</a></td><td class="patent-data-table-td patent-date-value">Jul 22, 2011</td><td class="patent-data-table-td patent-date-value">Apr 17, 2012</td><td class="patent-data-table-td ">Renesas Electronics Corporation</td><td class="patent-data-table-td ">Semiconductor device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8183607">US8183607</a></td><td class="patent-data-table-td patent-date-value">Jul 25, 2011</td><td class="patent-data-table-td patent-date-value">May 22, 2012</td><td class="patent-data-table-td ">Renesas Electronics Corporation</td><td class="patent-data-table-td ">Semiconductor device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8264084">US8264084</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 31, 2007</td><td class="patent-data-table-td patent-date-value">Sep 11, 2012</td><td class="patent-data-table-td ">Alpha &amp; Omega Semiconductor, Inc.</td><td class="patent-data-table-td ">Solder-top enhanced semiconductor device for low parasitic impedance packaging</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8294258">US8294258</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 1, 2011</td><td class="patent-data-table-td patent-date-value">Oct 23, 2012</td><td class="patent-data-table-td ">Hitachi, Ltd.</td><td class="patent-data-table-td ">Power semiconductor module</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8304903">US8304903</a></td><td class="patent-data-table-td patent-date-value">Dec 13, 2010</td><td class="patent-data-table-td patent-date-value">Nov 6, 2012</td><td class="patent-data-table-td ">Texas Instruments Incorporated</td><td class="patent-data-table-td ">Wirebond-less semiconductor package</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8350372">US8350372</a></td><td class="patent-data-table-td patent-date-value">Feb 13, 2012</td><td class="patent-data-table-td patent-date-value">Jan 8, 2013</td><td class="patent-data-table-td ">Renesas Electronics Corporation</td><td class="patent-data-table-td ">Semiconductor device including a DC-DC converter</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8395248">US8395248</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 18, 2010</td><td class="patent-data-table-td patent-date-value">Mar 12, 2013</td><td class="patent-data-table-td ">Sharp Kabushiki Kaisha</td><td class="patent-data-table-td ">Semiconductor device and manufacturing method therefor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8431993">US8431993</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 4, 2011</td><td class="patent-data-table-td patent-date-value">Apr 30, 2013</td><td class="patent-data-table-td ">Alpha &amp; Omega Semiconductor, Inc.</td><td class="patent-data-table-td ">Semiconductor package for forming a leadframe package</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8455986">US8455986</a></td><td class="patent-data-table-td patent-date-value">Apr 30, 2012</td><td class="patent-data-table-td patent-date-value">Jun 4, 2013</td><td class="patent-data-table-td ">Renesas Electronics Corporation</td><td class="patent-data-table-td ">Mosfet package</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8502361">US8502361</a></td><td class="patent-data-table-td patent-date-value">Dec 9, 2010</td><td class="patent-data-table-td patent-date-value">Aug 6, 2013</td><td class="patent-data-table-td ">Amkor Technology, Inc.</td><td class="patent-data-table-td ">Concentrated photovoltaic receiver package with stacked internal support features</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8552517">US8552517</a></td><td class="patent-data-table-td patent-date-value">Sep 14, 2010</td><td class="patent-data-table-td patent-date-value">Oct 8, 2013</td><td class="patent-data-table-td ">Amkor Technology, Inc.</td><td class="patent-data-table-td ">Conductive paste and mold for electrical connection of photovoltaic die to substrate</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8575733">US8575733</a></td><td class="patent-data-table-td patent-date-value">Dec 17, 2012</td><td class="patent-data-table-td patent-date-value">Nov 5, 2013</td><td class="patent-data-table-td ">Renesas Electronics Corporation</td><td class="patent-data-table-td ">Semiconductor device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8680658">US8680658</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 30, 2008</td><td class="patent-data-table-td patent-date-value">Mar 25, 2014</td><td class="patent-data-table-td ">Alpha And Omega Semiconductor Incorporated</td><td class="patent-data-table-td ">Conductive clip for semiconductor device package</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8685789">US8685789</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 7, 2010</td><td class="patent-data-table-td patent-date-value">Apr 1, 2014</td><td class="patent-data-table-td ">Orthodyne Electronics Corporation</td><td class="patent-data-table-td ">Ribbon bonding in an electronic package</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8685791">US8685791</a></td><td class="patent-data-table-td patent-date-value">Jan 25, 2013</td><td class="patent-data-table-td patent-date-value">Apr 1, 2014</td><td class="patent-data-table-td ">Orthodyne Electronics Corporation</td><td class="patent-data-table-td ">Ribbon bonding in an electronic package</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8704344">US8704344</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 8, 2012</td><td class="patent-data-table-td patent-date-value">Apr 22, 2014</td><td class="patent-data-table-td ">Diodes Incorporated</td><td class="patent-data-table-td ">Ultra-small chip package and method for manufacturing the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20090108456">US20090108456</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 31, 2007</td><td class="patent-data-table-td patent-date-value">Apr 30, 2009</td><td class="patent-data-table-td ">Francois Hebert</td><td class="patent-data-table-td ">Solder-top Enhanced Semiconductor Device and Method for Low Parasitic Impedance Packaging</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20100214754">US20100214754</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 7, 2010</td><td class="patent-data-table-td patent-date-value">Aug 26, 2010</td><td class="patent-data-table-td ">Orthodyne Electronics Corporation</td><td class="patent-data-table-td ">Ribbon bonding in an electronic package</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20100244213">US20100244213</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 18, 2010</td><td class="patent-data-table-td patent-date-value">Sep 30, 2010</td><td class="patent-data-table-td ">Yoshiaki Nozaki</td><td class="patent-data-table-td ">Semiconductor device and manufacturing method therefor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20110241198">US20110241198</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 1, 2011</td><td class="patent-data-table-td patent-date-value">Oct 6, 2011</td><td class="patent-data-table-td ">Hitachi, Ltd.</td><td class="patent-data-table-td ">Power Semiconductor Module</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20120006884">US20120006884</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 19, 2011</td><td class="patent-data-table-td patent-date-value">Jan 12, 2012</td><td class="patent-data-table-td ">Neomax Materials Co., Ltd.</td><td class="patent-data-table-td ">Clad material for wiring connection and wiring connection member processed from the clad material</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20120049336">US20120049336</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 4, 2011</td><td class="patent-data-table-td patent-date-value">Mar 1, 2012</td><td class="patent-data-table-td ">Yan Xun Xue</td><td class="patent-data-table-td ">Semiconductor package for forming a leadframe package</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20130021759">US20130021759</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 16, 2012</td><td class="patent-data-table-td patent-date-value">Jan 24, 2013</td><td class="patent-data-table-td ">Ixys Semiconductor Gmbh</td><td class="patent-data-table-td ">Power Semiconductor Module with Asymmetrical Lead Spacing</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20130062785">US20130062785</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 13, 2012</td><td class="patent-data-table-td patent-date-value">Mar 14, 2013</td><td class="patent-data-table-td ">Kuo-Fan Lin</td><td class="patent-data-table-td ">Transistor structure and related transistor packaging method thereof</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20130147029">US20130147029</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 8, 2012</td><td class="patent-data-table-td patent-date-value">Jun 13, 2013</td><td class="patent-data-table-td ">Diodes Incorporated</td><td class="patent-data-table-td ">Ultra-small chip package and method for manufacturing the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/CN1531084B?cl=en">CN1531084B</a></td><td class="patent-data-table-td patent-date-value">Jan 29, 2004</td><td class="patent-data-table-td patent-date-value">May 26, 2010</td><td class="patent-data-table-td ">å è¬å°¼æææ¯è¡ä»½å¬å¸</td><td class="patent-data-table-td ">Semiconductor assembly</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/CN100418217C?cl=en">CN100418217C</a></td><td class="patent-data-table-td patent-date-value">Apr 17, 2002</td><td class="patent-data-table-td patent-date-value">Sep 10, 2008</td><td class="patent-data-table-td ">æ ªå¼ä¼ç¤¾ä¸è</td><td class="patent-data-table-td ">Semiconductor device and method of manufacturing same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/CN100499104C?cl=en">CN100499104C</a></td><td class="patent-data-table-td patent-date-value">Dec 30, 2005</td><td class="patent-data-table-td patent-date-value">Jun 10, 2009</td><td class="patent-data-table-td ">ä¸å½åå¯¼ä½è¡ä»½æéå¬å¸</td><td class="patent-data-table-td ">Flip chip contact(PCC) power package and package method</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/CN100576483C?cl=en">CN100576483C</a></td><td class="patent-data-table-td patent-date-value">Jan 17, 2002</td><td class="patent-data-table-td patent-date-value">Dec 30, 2009</td><td class="patent-data-table-td ">è´¹æ¥å°å¾·åå¯¼ä½æéå¬å¸</td><td class="patent-data-table-td ">Unmolded package for a semiconductor device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/CN101495014B?cl=en">CN101495014B</a></td><td class="patent-data-table-td patent-date-value">Oct 24, 2006</td><td class="patent-data-table-td patent-date-value">Nov 28, 2012</td><td class="patent-data-table-td ">è´¹æ¥å°å¾·åå¯¼ä½æéå¬å¸</td><td class="patent-data-table-td ">Semiconductor die package using leadframe and clip and method of manufacturing</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/CN101796637B?cl=en">CN101796637B</a></td><td class="patent-data-table-td patent-date-value">Aug 5, 2008</td><td class="patent-data-table-td patent-date-value">May 30, 2012</td><td class="patent-data-table-td ">è´¹æ¥å°å¾·åå¯¼ä½æéå¬å¸</td><td class="patent-data-table-td ">Thermally enhanced thin semiconductor package</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/DE10221085B4?cl=en">DE10221085B4</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 11, 2002</td><td class="patent-data-table-td patent-date-value">Jul 26, 2012</td><td class="patent-data-table-td ">Robert Bosch Gmbh</td><td class="patent-data-table-td ">Baugruppe mit einer Verbindungseinrichtung zum Kontaktieren eines Halbleiter-Bauelements und Herstellungsverfahren</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/DE10303463B4?cl=en">DE10303463B4</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jan 29, 2003</td><td class="patent-data-table-td patent-date-value">Jun 14, 2006</td><td class="patent-data-table-td ">Infineon Technologies Ag</td><td class="patent-data-table-td ">Halbleiterbauelement mit wenigstens zwei in einem GehÃ¤use integrierten und durch einen gemeinsamen KontaktbÃ¼gel kontaktierten Chips</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/DE10349477A1?cl=en">DE10349477A1</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 21, 2003</td><td class="patent-data-table-td patent-date-value">Feb 24, 2005</td><td class="patent-data-table-td ">Infineon Technologies Ag</td><td class="patent-data-table-td ">Semiconductor component especially for low voltage power components has chip with contact bumps surrounded by conductive adhesive and electrodes shorted to a metal contact layer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/DE102006060484A1?cl=en">DE102006060484A1</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 19, 2006</td><td class="patent-data-table-td patent-date-value">Jun 26, 2008</td><td class="patent-data-table-td ">Infineon Technologies Ag</td><td class="patent-data-table-td ">Halbleiterbauelement mit einem Halbleiterchip und Verfahren zur Herstellung desselben</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/DE102006060484B4?cl=en">DE102006060484B4</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 19, 2006</td><td class="patent-data-table-td patent-date-value">Mar 8, 2012</td><td class="patent-data-table-td ">Infineon Technologies Ag</td><td class="patent-data-table-td ">Halbleiterbauelement mit einem Halbleiterchip und Verfahren zur Herstellung desselben</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/EP0962975A2?cl=en">EP0962975A2</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 22, 1999</td><td class="patent-data-table-td patent-date-value">Dec 8, 1999</td><td class="patent-data-table-td ">Siliconix Incorporated</td><td class="patent-data-table-td ">IC chip package with directly connected leads</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/EP1137065A2?cl=en">EP1137065A2</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 23, 2001</td><td class="patent-data-table-td patent-date-value">Sep 26, 2001</td><td class="patent-data-table-td ">Sanyo Electric Co., Ltd.</td><td class="patent-data-table-td ">Semiconductor device and manufacturing method thereof</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/EP1191589A2?cl=en">EP1191589A2</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 29, 2001</td><td class="patent-data-table-td patent-date-value">Mar 27, 2002</td><td class="patent-data-table-td ">Nec Corporation</td><td class="patent-data-table-td ">Semiconductor device having lead frame and metal plate</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/EP1271648A1?cl=en">EP1271648A1</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 22, 2001</td><td class="patent-data-table-td patent-date-value">Jan 2, 2003</td><td class="patent-data-table-td ">Siliconx (Taiwan) Ltd</td><td class="patent-data-table-td ">Power semiconductor package and method for making the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/EP1310993A2?cl=en">EP1310993A2</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 30, 2002</td><td class="patent-data-table-td patent-date-value">May 14, 2003</td><td class="patent-data-table-td ">STMicroelectronics S.r.l.</td><td class="patent-data-table-td ">Method for enhancing the electric connection between a power electronic device and its package</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/EP1770770A2?cl=en">EP1770770A2</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 28, 2006</td><td class="patent-data-table-td patent-date-value">Apr 4, 2007</td><td class="patent-data-table-td ">Hitachi, Ltd.</td><td class="patent-data-table-td ">Semiconductor module</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/WO2002086970A2?cl=en">WO2002086970A2</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 17, 2002</td><td class="patent-data-table-td patent-date-value">Oct 31, 2002</td><td class="patent-data-table-td ">Toshiba Kk</td><td class="patent-data-table-td ">Semiconductor device and method of manufacturing the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/WO2006072032A2?cl=en">WO2006072032A2</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 30, 2005</td><td class="patent-data-table-td patent-date-value">Jul 6, 2006</td><td class="patent-data-table-td ">Alpha &amp; Omega Semiconductor</td><td class="patent-data-table-td ">Flip chip contact(pcc) power package</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/WO2007061558A2?cl=en">WO2007061558A2</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 24, 2006</td><td class="patent-data-table-td patent-date-value">May 31, 2007</td><td class="patent-data-table-td ">Fairchild Semiconductor</td><td class="patent-data-table-td ">Semiconductor die package using leadframe and clip and method of manufacturing</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/WO2007136941A2?cl=en">WO2007136941A2</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 11, 2007</td><td class="patent-data-table-td patent-date-value">Nov 29, 2007</td><td class="patent-data-table-td ">Fairchild Semiconductor</td><td class="patent-data-table-td ">Flip chip mlp with folded heat sink</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/WO2009029397A1?cl=en">WO2009029397A1</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 5, 2008</td><td class="patent-data-table-td patent-date-value">Mar 5, 2009</td><td class="patent-data-table-td ">Fairchild Semiconductor</td><td class="patent-data-table-td ">Thermally enhanced thin semiconductor package</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="classifications"></a><div class="patent-section-header"><span class="patent-section-title">Classifications</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th"> </th><th class="patent-data-table-th"> </th></tr></thead><tr><td class="patent-data-table-td ">U.S. Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=KZpOBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257S735000">257/735</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=KZpOBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257S666000">257/666</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=KZpOBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257S341000">257/341</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=KZpOBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257S692000">257/692</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=KZpOBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257SE23044">257/E23.044</a></span></td></tr><tr><td class="patent-data-table-td ">International Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=KZpOBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0021600000">H01L21/60</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=KZpOBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0023495000">H01L23/495</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=KZpOBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0023480000">H01L23/48</a></span></td></tr><tr><td class="patent-data-table-td ">Cooperative Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=KZpOBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L24/48">H01L24/48</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=KZpOBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2924/01074">H01L2924/01074</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=KZpOBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2924/01033">H01L2924/01033</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=KZpOBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2224/73265">H01L2224/73265</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=KZpOBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L24/40">H01L24/40</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=KZpOBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L24/36">H01L24/36</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=KZpOBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2924/01027">H01L2924/01027</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=KZpOBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2924/01082">H01L2924/01082</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=KZpOBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2224/32245">H01L2224/32245</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=KZpOBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2924/01029">H01L2924/01029</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=KZpOBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2924/01004">H01L2924/01004</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=KZpOBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2924/01013">H01L2924/01013</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=KZpOBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2924/01047">H01L2924/01047</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=KZpOBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2224/4813">H01L2224/4813</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=KZpOBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2924/01006">H01L2924/01006</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=KZpOBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L23/49562">H01L23/49562</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=KZpOBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2924/30107">H01L2924/30107</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=KZpOBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2224/48247">H01L2224/48247</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=KZpOBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L24/34">H01L24/34</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=KZpOBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2924/01079">H01L2924/01079</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=KZpOBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L24/39">H01L24/39</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=KZpOBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2224/48472">H01L2224/48472</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=KZpOBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2224/48465">H01L2224/48465</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=KZpOBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2224/48091">H01L2224/48091</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=KZpOBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2924/13091">H01L2924/13091</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=KZpOBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2224/73221">H01L2224/73221</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=KZpOBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2224/4846">H01L2224/4846</a></span></td></tr><tr><td class="patent-data-table-td ">European Classification</td><td class="patent-data-table-td "><span class="nested-value">H01L24/36</span>, <span class="nested-value">H01L24/39</span>, <span class="nested-value">H01L24/40</span>, <span class="nested-value">H01L24/34</span>, <span class="nested-value">H01L23/495G8</span></td></tr></table><div class="patent-section-footer"></div></div><div class="patent-section patent-tabular-section"><a id="legal-events"></a><div class="patent-section-header"><span class="patent-section-title">Legal Events</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Date</th><th class="patent-data-table-th">Code</th><th class="patent-data-table-th">Event</th><th class="patent-data-table-th">Description</th></tr></thead><tr><td class="patent-data-table-td patent-date-value">Sep 21, 2011</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">12</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Feb 16, 2010</td><td class="patent-data-table-td ">CC</td><td class="patent-data-table-td ">Certificate of correction</td><td class="patent-data-table-td "></td></tr><tr><td class="patent-data-table-td patent-date-value">Dec 1, 2009</td><td class="patent-data-table-td ">B1</td><td class="patent-data-table-td ">Reexamination certificate first reexamination</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">THE PATENTABILITY OF CLAIMS 26-28 IS CONFIRMED. CLAIMS 1, 2, 4 AND 9-25 ARE CANCELLED. CLAIMS 3 AND5 ARE DETERMINED TO BE PATENTABLE AS AMENDED. CLAIMS 6-8, DEPENDENT ON AN AMENDED CLAIM, ARE DETERMINED TO BE PATENTABLE.</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Jun 9, 2009</td><td class="patent-data-table-td ">RF</td><td class="patent-data-table-td ">Reissue application filed</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20090417</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Jun 26, 2007</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">8</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Jul 27, 2004</td><td class="patent-data-table-td ">RR</td><td class="patent-data-table-td ">Request for reexamination filed</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20040609</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Sep 16, 2003</td><td class="patent-data-table-td ">RR</td><td class="patent-data-table-td ">Request for reexamination filed</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20030728</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Aug 21, 2003</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">4</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Jul 19, 1999</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">BANQUE NATIONALE DE PARIS, CALIFORNIA</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">SECURITY INTEREST;ASSIGNOR:INTERNATIONAL RECTIFIER CORP.;REEL/FRAME:010070/0701</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">19990711</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Jan 4, 1999</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">INTERNATIONAL RECTIFIER CORPORATION, CALIFORNIA</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CHEAH, CHUAN;MUNOZ, JORGE;KINZER, DAN;REEL/FRAME:009705/0181</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">19981218</span></div></td></tr></table><div class="patent-section-footer"></div></div><div class="modal-dialog" id="patent-images-lightbox"><div class="patent-lightbox-controls"><div class="patent-lightbox-rotate-controls"><div class="patent-lightbox-rotation-text">Rotate</div><div class="rotate-icon rotate-ccw-icon"></div><div class="rotate-icon rotate-cw-icon"></div></div><div class="patent-lightbox-index-counter"></div><a class="patent-lightbox-fullsize-link" target="_blank">Original Image</a><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_right.png" alt="Next page"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_left.png" alt="Previous page"width="21" height="21" /></div></div><div class="modal-dialog-content"><div class="patent-lightbox-image-holder"><div class="patent-lightbox-placeholder"></div></div></div></div><script>_OC_initPatentsAtb({image_not_available_html: " Image not available"});</script></div></div></div></td></tr></table><script>(function() {var href = window.location.href;if (href.indexOf('?') !== -1) {var parameters = href.split('?')[1].split('&');for (var i = 0; i < parameters.length; i++) {var param = parameters[i].split('=');if (param[0] == 'focus') {var elem = document.getElementById(param[1]);if (elem) {elem.focus();}}}}})();</script><script>_OC_addFlags({LockSrc:"/books/javascript/lock_8a2b04e7bf975d5171d8e4c0b6365c7a.js", Host:"http://www.google.com/", IsBooksRentalEnabled:1, IsWebstoreDisplayCaseEnabled:1, IsObfuscationEnabled:1, IsBrowsingHistoryEnabled:1, IsWebReaderSvgEnabled:0, IsGeoLayerEnabled:1, IsImageModeNotesEnabled:1, IsCopyMenuItemEnabled:1, IsGiftingEnabled:0, IsWebReaderUniversalPaginatorEnabled:0, IsOfflineBubbleEnabled:1, IsReaderEnabledForPlayRequests:1, IsFutureOnSaleVolumesEnabled:1, IsOfflineRestrictedCopyEnabled:1, IsBooksUnifiedLeftNavEnabled:1, IsRestrictedCopyEnabled:1, IsZipitFolderCollectionEnabled:1, IsEndOfSampleRecommendationsEnabled:1, IsRatingsOnBookcardsEnabled:1, IsAdsDisabled:0, IsIframePageDisplayEnabled:0, IsEmbeddedMediaEnabled:1, IsImageModeAnnotationsEnabled:1, IsMyLibraryGooglePlusEnabled:1, IsImagePageProviderEnabled:0, IsBookcardListPriceSmall:0, IsInternalUser:0, IsBooksShareButtonEnabled:0, IsPreOrdersEnabled:0, IsDisabledRandomBookshelves:0, WebstoreDisplayCasePosition:3});_OC_Run({"enable_p13n":false,"add_vol_to_collection_base_url":"http://www.google.com/patents?op=add\u0026sig=ACfU3U1r0wWeXeLgnRiJqJwtz5aja6YsiQ\u0026id=KZpOBAABERAJ","remove_vol_from_collection_base_url":"http://www.google.com/patents?op=remove\u0026sig=ACfU3U3Q7e10fgV6pH8IOG3nu85RbH3itQ\u0026id=KZpOBAABERAJ","logged_in":false,"p13n_save_user_settings_url":"http://www.google.com/patents?op=edit_user_settings\u0026sig=ACfU3U13jZ4PBhFhlNG9Geu5REyWkk6rSA","is_cobrand":false,"sign_in_url":"https://www.google.com/accounts/Login?service=\u0026continue=http://www.google.com/patents%3Fhl%3Den\u0026hl=en","is_play_enabled":true}, {"volume_id":"","is_ebook":true,"volumeresult":{"has_flowing_text":false,"has_scanned_text":true,"can_download_pdf":false,"can_download_epub":false,"is_pdf_drm_enabled":false,"is_epub_drm_enabled":false,"download_pdf_url":"http://www.google.com/patents/download/Semiconductor_package.pdf?id=KZpOBAABERAJ\u0026output=pdf\u0026sig=ACfU3U0FbmC_1JIh2TE4i-BM3L4PIl3vQQ"},"sample_url":"http://www.google.com/patents/reader?id=KZpOBAABERAJ\u0026printsec=frontcover\u0026output=reader\u0026source=gbs_atb_hover","is_browsable":true,"is_public_domain":true}, {});</script><div id="footer_table" style="font-size:83%;text-align:center;position:relative;top:20px;height:4.5em;margin-top:2em"><div style="margin-bottom:8px"><a href=http://www.google.com/><nobr>Google&nbsp;Home</nobr></a> - <a href=//www.google.com/patents/sitemap/><nobr>Sitemap</nobr></a> - <a href=http://www.google.com/googlebooks/uspto.html><nobr>USPTO Bulk Downloads</nobr></a> - <a href=/intl/en/privacy/><nobr>Privacy Policy</nobr></a> - <a href=/intl/en/policies/terms/><nobr>Terms of Service</nobr></a> - <a href=https://support.google.com/faqs/answer/2539193?hl=en><nobr>About Google Patents</nobr></a> - <a href="http://www.google.com/tools/feedback/intl/en/error.html" onclick="try{_OC_startFeedback({productId: '72792',locale: 'en'});return false;}catch(e){}"><nobr>Send Feedback</nobr></a></div><span>Data provided by IFI CLAIMS Patent Services</span><br><span >&copy;2012 Google</span></div> <script type="text/javascript">var gaJsHost = (("https:" == document.location.protocol) ? "https://ssl." : "http://www.");document.write(unescape("%3Cscript src='" + gaJsHost + "google-analytics.com/ga.js' type='text/javascript'%3E%3C/script%3E"));</script><script type="text/javascript">var pageTracker = _gat._getTracker("UA-27188110-1");pageTracker._setCookiePath("/patents/");pageTracker._trackPageview();</script> </body></html>