// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="max_pool_1,hls_ip_2019_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=40.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=31.903000,HLS_SYN_LAT=835,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=2290,HLS_SYN_LUT=12283,HLS_VERSION=2019_1}" *)

module max_pool_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        conv_1_out_0_address0,
        conv_1_out_0_ce0,
        conv_1_out_0_q0,
        conv_1_out_0_address1,
        conv_1_out_0_ce1,
        conv_1_out_0_q1,
        conv_1_out_1_address0,
        conv_1_out_1_ce0,
        conv_1_out_1_q0,
        conv_1_out_1_address1,
        conv_1_out_1_ce1,
        conv_1_out_1_q1,
        conv_1_out_2_address0,
        conv_1_out_2_ce0,
        conv_1_out_2_q0,
        conv_1_out_2_address1,
        conv_1_out_2_ce1,
        conv_1_out_2_q1,
        conv_1_out_3_address0,
        conv_1_out_3_ce0,
        conv_1_out_3_q0,
        conv_1_out_3_address1,
        conv_1_out_3_ce1,
        conv_1_out_3_q1,
        conv_1_out_4_address0,
        conv_1_out_4_ce0,
        conv_1_out_4_q0,
        conv_1_out_4_address1,
        conv_1_out_4_ce1,
        conv_1_out_4_q1,
        conv_1_out_5_address0,
        conv_1_out_5_ce0,
        conv_1_out_5_q0,
        conv_1_out_5_address1,
        conv_1_out_5_ce1,
        conv_1_out_5_q1,
        conv_1_out_6_address0,
        conv_1_out_6_ce0,
        conv_1_out_6_q0,
        conv_1_out_6_address1,
        conv_1_out_6_ce1,
        conv_1_out_6_q1,
        conv_1_out_7_address0,
        conv_1_out_7_ce0,
        conv_1_out_7_q0,
        conv_1_out_7_address1,
        conv_1_out_7_ce1,
        conv_1_out_7_q1,
        conv_1_out_8_address0,
        conv_1_out_8_ce0,
        conv_1_out_8_q0,
        conv_1_out_8_address1,
        conv_1_out_8_ce1,
        conv_1_out_8_q1,
        conv_1_out_9_address0,
        conv_1_out_9_ce0,
        conv_1_out_9_q0,
        conv_1_out_9_address1,
        conv_1_out_9_ce1,
        conv_1_out_9_q1,
        conv_1_out_10_address0,
        conv_1_out_10_ce0,
        conv_1_out_10_q0,
        conv_1_out_10_address1,
        conv_1_out_10_ce1,
        conv_1_out_10_q1,
        conv_1_out_11_address0,
        conv_1_out_11_ce0,
        conv_1_out_11_q0,
        conv_1_out_11_address1,
        conv_1_out_11_ce1,
        conv_1_out_11_q1,
        conv_1_out_12_address0,
        conv_1_out_12_ce0,
        conv_1_out_12_q0,
        conv_1_out_12_address1,
        conv_1_out_12_ce1,
        conv_1_out_12_q1,
        max_pool_1_out_0_address0,
        max_pool_1_out_0_ce0,
        max_pool_1_out_0_we0,
        max_pool_1_out_0_d0,
        max_pool_1_out_1_address0,
        max_pool_1_out_1_ce0,
        max_pool_1_out_1_we0,
        max_pool_1_out_1_d0,
        max_pool_1_out_2_address0,
        max_pool_1_out_2_ce0,
        max_pool_1_out_2_we0,
        max_pool_1_out_2_d0,
        max_pool_1_out_3_address0,
        max_pool_1_out_3_ce0,
        max_pool_1_out_3_we0,
        max_pool_1_out_3_d0,
        max_pool_1_out_4_address0,
        max_pool_1_out_4_ce0,
        max_pool_1_out_4_we0,
        max_pool_1_out_4_d0,
        max_pool_1_out_5_address0,
        max_pool_1_out_5_ce0,
        max_pool_1_out_5_we0,
        max_pool_1_out_5_d0,
        max_pool_1_out_6_address0,
        max_pool_1_out_6_ce0,
        max_pool_1_out_6_we0,
        max_pool_1_out_6_d0,
        max_pool_1_out_7_address0,
        max_pool_1_out_7_ce0,
        max_pool_1_out_7_we0,
        max_pool_1_out_7_d0,
        max_pool_1_out_8_address0,
        max_pool_1_out_8_ce0,
        max_pool_1_out_8_we0,
        max_pool_1_out_8_d0,
        max_pool_1_out_9_address0,
        max_pool_1_out_9_ce0,
        max_pool_1_out_9_we0,
        max_pool_1_out_9_d0,
        max_pool_1_out_10_address0,
        max_pool_1_out_10_ce0,
        max_pool_1_out_10_we0,
        max_pool_1_out_10_d0,
        max_pool_1_out_11_address0,
        max_pool_1_out_11_ce0,
        max_pool_1_out_11_we0,
        max_pool_1_out_11_d0,
        max_pool_1_out_12_address0,
        max_pool_1_out_12_ce0,
        max_pool_1_out_12_we0,
        max_pool_1_out_12_d0
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_pp0_stage0 = 4'd2;
parameter    ap_ST_fsm_pp0_stage1 = 4'd4;
parameter    ap_ST_fsm_state6 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [10:0] conv_1_out_0_address0;
output   conv_1_out_0_ce0;
input  [31:0] conv_1_out_0_q0;
output  [10:0] conv_1_out_0_address1;
output   conv_1_out_0_ce1;
input  [31:0] conv_1_out_0_q1;
output  [10:0] conv_1_out_1_address0;
output   conv_1_out_1_ce0;
input  [31:0] conv_1_out_1_q0;
output  [10:0] conv_1_out_1_address1;
output   conv_1_out_1_ce1;
input  [31:0] conv_1_out_1_q1;
output  [10:0] conv_1_out_2_address0;
output   conv_1_out_2_ce0;
input  [31:0] conv_1_out_2_q0;
output  [10:0] conv_1_out_2_address1;
output   conv_1_out_2_ce1;
input  [31:0] conv_1_out_2_q1;
output  [10:0] conv_1_out_3_address0;
output   conv_1_out_3_ce0;
input  [31:0] conv_1_out_3_q0;
output  [10:0] conv_1_out_3_address1;
output   conv_1_out_3_ce1;
input  [31:0] conv_1_out_3_q1;
output  [10:0] conv_1_out_4_address0;
output   conv_1_out_4_ce0;
input  [31:0] conv_1_out_4_q0;
output  [10:0] conv_1_out_4_address1;
output   conv_1_out_4_ce1;
input  [31:0] conv_1_out_4_q1;
output  [10:0] conv_1_out_5_address0;
output   conv_1_out_5_ce0;
input  [31:0] conv_1_out_5_q0;
output  [10:0] conv_1_out_5_address1;
output   conv_1_out_5_ce1;
input  [31:0] conv_1_out_5_q1;
output  [10:0] conv_1_out_6_address0;
output   conv_1_out_6_ce0;
input  [31:0] conv_1_out_6_q0;
output  [10:0] conv_1_out_6_address1;
output   conv_1_out_6_ce1;
input  [31:0] conv_1_out_6_q1;
output  [10:0] conv_1_out_7_address0;
output   conv_1_out_7_ce0;
input  [31:0] conv_1_out_7_q0;
output  [10:0] conv_1_out_7_address1;
output   conv_1_out_7_ce1;
input  [31:0] conv_1_out_7_q1;
output  [10:0] conv_1_out_8_address0;
output   conv_1_out_8_ce0;
input  [31:0] conv_1_out_8_q0;
output  [10:0] conv_1_out_8_address1;
output   conv_1_out_8_ce1;
input  [31:0] conv_1_out_8_q1;
output  [10:0] conv_1_out_9_address0;
output   conv_1_out_9_ce0;
input  [31:0] conv_1_out_9_q0;
output  [10:0] conv_1_out_9_address1;
output   conv_1_out_9_ce1;
input  [31:0] conv_1_out_9_q1;
output  [10:0] conv_1_out_10_address0;
output   conv_1_out_10_ce0;
input  [31:0] conv_1_out_10_q0;
output  [10:0] conv_1_out_10_address1;
output   conv_1_out_10_ce1;
input  [31:0] conv_1_out_10_q1;
output  [10:0] conv_1_out_11_address0;
output   conv_1_out_11_ce0;
input  [31:0] conv_1_out_11_q0;
output  [10:0] conv_1_out_11_address1;
output   conv_1_out_11_ce1;
input  [31:0] conv_1_out_11_q1;
output  [10:0] conv_1_out_12_address0;
output   conv_1_out_12_ce0;
input  [31:0] conv_1_out_12_q0;
output  [10:0] conv_1_out_12_address1;
output   conv_1_out_12_ce1;
input  [31:0] conv_1_out_12_q1;
output  [8:0] max_pool_1_out_0_address0;
output   max_pool_1_out_0_ce0;
output   max_pool_1_out_0_we0;
output  [31:0] max_pool_1_out_0_d0;
output  [8:0] max_pool_1_out_1_address0;
output   max_pool_1_out_1_ce0;
output   max_pool_1_out_1_we0;
output  [31:0] max_pool_1_out_1_d0;
output  [8:0] max_pool_1_out_2_address0;
output   max_pool_1_out_2_ce0;
output   max_pool_1_out_2_we0;
output  [31:0] max_pool_1_out_2_d0;
output  [8:0] max_pool_1_out_3_address0;
output   max_pool_1_out_3_ce0;
output   max_pool_1_out_3_we0;
output  [31:0] max_pool_1_out_3_d0;
output  [8:0] max_pool_1_out_4_address0;
output   max_pool_1_out_4_ce0;
output   max_pool_1_out_4_we0;
output  [31:0] max_pool_1_out_4_d0;
output  [8:0] max_pool_1_out_5_address0;
output   max_pool_1_out_5_ce0;
output   max_pool_1_out_5_we0;
output  [31:0] max_pool_1_out_5_d0;
output  [8:0] max_pool_1_out_6_address0;
output   max_pool_1_out_6_ce0;
output   max_pool_1_out_6_we0;
output  [31:0] max_pool_1_out_6_d0;
output  [8:0] max_pool_1_out_7_address0;
output   max_pool_1_out_7_ce0;
output   max_pool_1_out_7_we0;
output  [31:0] max_pool_1_out_7_d0;
output  [8:0] max_pool_1_out_8_address0;
output   max_pool_1_out_8_ce0;
output   max_pool_1_out_8_we0;
output  [31:0] max_pool_1_out_8_d0;
output  [8:0] max_pool_1_out_9_address0;
output   max_pool_1_out_9_ce0;
output   max_pool_1_out_9_we0;
output  [31:0] max_pool_1_out_9_d0;
output  [8:0] max_pool_1_out_10_address0;
output   max_pool_1_out_10_ce0;
output   max_pool_1_out_10_we0;
output  [31:0] max_pool_1_out_10_d0;
output  [8:0] max_pool_1_out_11_address0;
output   max_pool_1_out_11_ce0;
output   max_pool_1_out_11_we0;
output  [31:0] max_pool_1_out_11_d0;
output  [8:0] max_pool_1_out_12_address0;
output   max_pool_1_out_12_ce0;
output   max_pool_1_out_12_we0;
output  [31:0] max_pool_1_out_12_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[10:0] conv_1_out_0_address0;
reg conv_1_out_0_ce0;
reg[10:0] conv_1_out_0_address1;
reg conv_1_out_0_ce1;
reg[10:0] conv_1_out_1_address0;
reg conv_1_out_1_ce0;
reg[10:0] conv_1_out_1_address1;
reg conv_1_out_1_ce1;
reg[10:0] conv_1_out_2_address0;
reg conv_1_out_2_ce0;
reg[10:0] conv_1_out_2_address1;
reg conv_1_out_2_ce1;
reg[10:0] conv_1_out_3_address0;
reg conv_1_out_3_ce0;
reg[10:0] conv_1_out_3_address1;
reg conv_1_out_3_ce1;
reg[10:0] conv_1_out_4_address0;
reg conv_1_out_4_ce0;
reg[10:0] conv_1_out_4_address1;
reg conv_1_out_4_ce1;
reg[10:0] conv_1_out_5_address0;
reg conv_1_out_5_ce0;
reg[10:0] conv_1_out_5_address1;
reg conv_1_out_5_ce1;
reg[10:0] conv_1_out_6_address0;
reg conv_1_out_6_ce0;
reg[10:0] conv_1_out_6_address1;
reg conv_1_out_6_ce1;
reg[10:0] conv_1_out_7_address0;
reg conv_1_out_7_ce0;
reg[10:0] conv_1_out_7_address1;
reg conv_1_out_7_ce1;
reg[10:0] conv_1_out_8_address0;
reg conv_1_out_8_ce0;
reg[10:0] conv_1_out_8_address1;
reg conv_1_out_8_ce1;
reg[10:0] conv_1_out_9_address0;
reg conv_1_out_9_ce0;
reg[10:0] conv_1_out_9_address1;
reg conv_1_out_9_ce1;
reg[10:0] conv_1_out_10_address0;
reg conv_1_out_10_ce0;
reg[10:0] conv_1_out_10_address1;
reg conv_1_out_10_ce1;
reg[10:0] conv_1_out_11_address0;
reg conv_1_out_11_ce0;
reg[10:0] conv_1_out_11_address1;
reg conv_1_out_11_ce1;
reg[10:0] conv_1_out_12_address0;
reg conv_1_out_12_ce0;
reg[10:0] conv_1_out_12_address1;
reg conv_1_out_12_ce1;
reg max_pool_1_out_0_ce0;
reg max_pool_1_out_0_we0;
reg max_pool_1_out_1_ce0;
reg max_pool_1_out_1_we0;
reg max_pool_1_out_2_ce0;
reg max_pool_1_out_2_we0;
reg max_pool_1_out_3_ce0;
reg max_pool_1_out_3_we0;
reg max_pool_1_out_4_ce0;
reg max_pool_1_out_4_we0;
reg max_pool_1_out_5_ce0;
reg max_pool_1_out_5_we0;
reg max_pool_1_out_6_ce0;
reg max_pool_1_out_6_we0;
reg max_pool_1_out_7_ce0;
reg max_pool_1_out_7_we0;
reg max_pool_1_out_8_ce0;
reg max_pool_1_out_8_we0;
reg max_pool_1_out_9_ce0;
reg max_pool_1_out_9_we0;
reg max_pool_1_out_10_ce0;
reg max_pool_1_out_10_we0;
reg max_pool_1_out_11_ce0;
reg max_pool_1_out_11_we0;
reg max_pool_1_out_12_ce0;
reg max_pool_1_out_12_we0;

(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [8:0] indvar_flatten_reg_836;
reg   [5:0] f_0_reg_847;
reg   [3:0] r_0_reg_858;
reg   [31:0] reg_1036;
wire    ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_state3_pp0_stage1_iter0;
wire    ap_block_state5_pp0_stage1_iter1;
wire    ap_block_pp0_stage1_11001;
reg   [0:0] icmp_ln10_reg_5517;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state4_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln10_fu_1042_p2;
reg   [0:0] icmp_ln10_reg_5517_pp0_iter1_reg;
wire   [8:0] add_ln10_fu_1048_p2;
reg   [8:0] add_ln10_reg_5521;
wire   [3:0] select_ln28_52_fu_1066_p3;
reg   [3:0] select_ln28_52_reg_5526;
wire   [5:0] select_ln28_53_fu_1074_p3;
reg   [5:0] select_ln28_53_reg_5532;
wire   [63:0] zext_ln28_1_fu_1149_p1;
reg   [63:0] zext_ln28_1_reg_5543;
wire   [63:0] zext_ln28_2_fu_1181_p1;
reg   [63:0] zext_ln28_2_reg_5644;
wire   [11:0] add_ln28_1_fu_1206_p2;
reg   [11:0] add_ln28_1_reg_5659;
wire   [31:0] select_ln28_2_fu_1456_p3;
reg   [31:0] select_ln28_2_reg_5824;
wire   [31:0] select_ln28_6_fu_1692_p3;
reg   [31:0] select_ln28_6_reg_5831;
wire   [31:0] select_ln28_10_fu_1928_p3;
reg   [31:0] select_ln28_10_reg_5838;
wire   [31:0] select_ln28_14_fu_2164_p3;
reg   [31:0] select_ln28_14_reg_5845;
wire   [31:0] select_ln28_18_fu_2400_p3;
reg   [31:0] select_ln28_18_reg_5852;
wire   [31:0] select_ln28_22_fu_2636_p3;
reg   [31:0] select_ln28_22_reg_5859;
wire   [31:0] select_ln28_24_fu_2686_p3;
reg   [31:0] select_ln28_24_reg_5866;
wire   [31:0] select_ln28_28_fu_2736_p3;
reg   [31:0] select_ln28_28_reg_5873;
wire   [31:0] select_ln28_32_fu_2786_p3;
reg   [31:0] select_ln28_32_reg_5880;
wire   [31:0] select_ln28_36_fu_2836_p3;
reg   [31:0] select_ln28_36_reg_5887;
wire   [31:0] select_ln28_40_fu_2886_p3;
reg   [31:0] select_ln28_40_reg_5894;
wire   [31:0] select_ln28_44_fu_2936_p3;
reg   [31:0] select_ln28_44_reg_5901;
wire   [31:0] select_ln28_48_fu_2986_p3;
reg   [31:0] select_ln28_48_reg_5908;
wire   [3:0] r_fu_2994_p2;
reg   [3:0] r_reg_5915;
wire   [63:0] zext_ln35_1_fu_3019_p1;
reg   [63:0] zext_ln35_1_reg_5920;
wire   [31:0] select_ln28_50_fu_5418_p3;
reg   [31:0] select_ln28_50_reg_5925;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
wire    ap_block_pp0_stage1_subdone;
reg   [8:0] ap_phi_mux_indvar_flatten_phi_fu_840_p4;
wire    ap_block_pp0_stage0;
reg   [5:0] ap_phi_mux_f_0_phi_fu_851_p4;
reg   [3:0] ap_phi_mux_r_0_phi_fu_862_p4;
wire   [63:0] zext_ln28_fu_1112_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln28_3_fu_1356_p1;
reg   [31:0] grp_fu_869_p0;
reg   [31:0] grp_fu_869_p1;
reg   [31:0] grp_fu_875_p0;
reg   [31:0] grp_fu_875_p1;
wire   [31:0] select_ln28_fu_1254_p3;
reg   [31:0] grp_fu_880_p0;
reg   [31:0] grp_fu_880_p1;
wire   [31:0] select_ln28_1_fu_1347_p3;
reg   [31:0] grp_fu_885_p0;
reg   [31:0] grp_fu_885_p1;
reg   [31:0] grp_fu_891_p0;
reg   [31:0] grp_fu_891_p1;
wire   [31:0] select_ln28_4_fu_1506_p3;
reg   [31:0] grp_fu_896_p0;
reg   [31:0] grp_fu_896_p1;
wire   [31:0] select_ln28_5_fu_1599_p3;
reg   [31:0] grp_fu_901_p0;
reg   [31:0] grp_fu_901_p1;
reg   [31:0] grp_fu_907_p0;
reg   [31:0] grp_fu_907_p1;
wire   [31:0] select_ln28_8_fu_1742_p3;
wire   [31:0] select_ln28_25_fu_3664_p3;
reg   [31:0] grp_fu_912_p0;
reg   [31:0] grp_fu_912_p1;
wire   [31:0] select_ln28_9_fu_1835_p3;
wire   [31:0] select_ln28_26_fu_3756_p3;
reg   [31:0] grp_fu_917_p0;
reg   [31:0] grp_fu_917_p1;
reg   [31:0] grp_fu_923_p0;
reg   [31:0] grp_fu_923_p1;
wire   [31:0] select_ln28_12_fu_1978_p3;
wire   [31:0] select_ln28_29_fu_3941_p3;
reg   [31:0] grp_fu_928_p0;
reg   [31:0] grp_fu_928_p1;
wire   [31:0] select_ln28_13_fu_2071_p3;
wire   [31:0] select_ln28_30_fu_4033_p3;
reg   [31:0] grp_fu_933_p0;
reg   [31:0] grp_fu_933_p1;
reg   [31:0] grp_fu_939_p0;
reg   [31:0] grp_fu_939_p1;
wire   [31:0] select_ln28_16_fu_2214_p3;
wire   [31:0] select_ln28_33_fu_4218_p3;
reg   [31:0] grp_fu_944_p0;
reg   [31:0] grp_fu_944_p1;
wire   [31:0] select_ln28_17_fu_2307_p3;
wire   [31:0] select_ln28_34_fu_4310_p3;
reg   [31:0] grp_fu_949_p0;
reg   [31:0] grp_fu_949_p1;
reg   [31:0] grp_fu_955_p0;
reg   [31:0] grp_fu_955_p1;
wire   [31:0] select_ln28_20_fu_2450_p3;
wire   [31:0] select_ln28_37_fu_4495_p3;
reg   [31:0] grp_fu_960_p0;
reg   [31:0] grp_fu_960_p1;
wire   [31:0] select_ln28_21_fu_2543_p3;
wire   [31:0] select_ln28_38_fu_4587_p3;
reg   [31:0] grp_fu_965_p0;
reg   [31:0] grp_fu_965_p1;
reg   [31:0] grp_fu_971_p0;
reg   [31:0] grp_fu_971_p1;
wire   [31:0] select_ln28_41_fu_4772_p3;
reg   [31:0] grp_fu_977_p0;
reg   [31:0] grp_fu_977_p1;
wire   [31:0] select_ln28_42_fu_4864_p3;
reg   [31:0] grp_fu_983_p0;
reg   [31:0] grp_fu_983_p1;
reg   [31:0] grp_fu_989_p0;
reg   [31:0] grp_fu_989_p1;
wire   [31:0] select_ln28_45_fu_5049_p3;
reg   [31:0] grp_fu_995_p0;
reg   [31:0] grp_fu_995_p1;
wire   [31:0] select_ln28_46_fu_5141_p3;
reg   [31:0] grp_fu_1001_p0;
reg   [31:0] grp_fu_1001_p1;
reg   [31:0] grp_fu_1031_p0;
reg   [31:0] grp_fu_1031_p1;
wire   [31:0] select_ln28_49_fu_5326_p3;
wire   [0:0] icmp_ln13_fu_1060_p2;
wire   [5:0] f_fu_1054_p2;
wire   [10:0] tmp_145_fu_1102_p4;
wire   [10:0] tmp_144_fu_1094_p3;
wire   [10:0] or_ln28_91_fu_1129_p2;
wire   [11:0] tmp_147_cast_fu_1135_p3;
wire   [11:0] zext_ln14_fu_1082_p1;
wire   [11:0] add_ln28_fu_1143_p2;
wire   [4:0] shl_ln_fu_1086_p3;
wire   [4:0] or_ln25_fu_1159_p2;
wire   [10:0] tmp_147_fu_1173_p3;
wire   [10:0] tmp_146_fu_1165_p3;
wire   [10:0] or_ln28_92_fu_1192_p2;
wire   [11:0] tmp_150_cast_fu_1198_p3;
wire   [31:0] bitcast_ln28_fu_1212_p1;
wire   [7:0] tmp_2_fu_1216_p4;
wire   [22:0] trunc_ln28_fu_1226_p1;
wire   [0:0] icmp_ln28_1_fu_1236_p2;
wire   [0:0] icmp_ln28_fu_1230_p2;
wire   [0:0] or_ln28_fu_1242_p2;
wire   [0:0] grp_fu_869_p2;
wire   [0:0] and_ln28_fu_1248_p2;
wire   [31:0] bitcast_ln28_1_fu_1263_p1;
wire   [31:0] bitcast_ln28_2_fu_1281_p1;
wire   [7:0] tmp_4_fu_1267_p4;
wire   [22:0] trunc_ln28_1_fu_1277_p1;
wire   [0:0] icmp_ln28_3_fu_1305_p2;
wire   [0:0] icmp_ln28_2_fu_1299_p2;
wire   [7:0] tmp_5_fu_1285_p4;
wire   [22:0] trunc_ln28_2_fu_1295_p1;
wire   [0:0] icmp_ln28_5_fu_1323_p2;
wire   [0:0] icmp_ln28_4_fu_1317_p2;
wire   [0:0] or_ln28_1_fu_1311_p2;
wire   [0:0] or_ln28_2_fu_1329_p2;
wire   [0:0] and_ln28_1_fu_1335_p2;
wire   [0:0] grp_fu_875_p2;
wire   [0:0] and_ln28_2_fu_1341_p2;
wire   [31:0] bitcast_ln28_3_fu_1372_p1;
wire   [31:0] bitcast_ln28_4_fu_1390_p1;
wire   [7:0] tmp_7_fu_1376_p4;
wire   [22:0] trunc_ln28_3_fu_1386_p1;
wire   [0:0] icmp_ln28_7_fu_1414_p2;
wire   [0:0] icmp_ln28_6_fu_1408_p2;
wire   [7:0] tmp_8_fu_1394_p4;
wire   [22:0] trunc_ln28_4_fu_1404_p1;
wire   [0:0] icmp_ln28_9_fu_1432_p2;
wire   [0:0] icmp_ln28_8_fu_1426_p2;
wire   [0:0] or_ln28_3_fu_1420_p2;
wire   [0:0] or_ln28_4_fu_1438_p2;
wire   [0:0] and_ln28_3_fu_1444_p2;
wire   [0:0] grp_fu_880_p2;
wire   [0:0] and_ln28_4_fu_1450_p2;
wire   [31:0] bitcast_ln28_7_fu_1464_p1;
wire   [7:0] tmp_12_fu_1468_p4;
wire   [22:0] trunc_ln28_7_fu_1478_p1;
wire   [0:0] icmp_ln28_15_fu_1488_p2;
wire   [0:0] icmp_ln28_14_fu_1482_p2;
wire   [0:0] or_ln28_7_fu_1494_p2;
wire   [0:0] grp_fu_885_p2;
wire   [0:0] and_ln28_7_fu_1500_p2;
wire   [31:0] bitcast_ln28_8_fu_1515_p1;
wire   [31:0] bitcast_ln28_9_fu_1533_p1;
wire   [7:0] tmp_14_fu_1519_p4;
wire   [22:0] trunc_ln28_8_fu_1529_p1;
wire   [0:0] icmp_ln28_17_fu_1557_p2;
wire   [0:0] icmp_ln28_16_fu_1551_p2;
wire   [7:0] tmp_15_fu_1537_p4;
wire   [22:0] trunc_ln28_9_fu_1547_p1;
wire   [0:0] icmp_ln28_19_fu_1575_p2;
wire   [0:0] icmp_ln28_18_fu_1569_p2;
wire   [0:0] or_ln28_8_fu_1563_p2;
wire   [0:0] or_ln28_9_fu_1581_p2;
wire   [0:0] and_ln28_8_fu_1587_p2;
wire   [0:0] grp_fu_891_p2;
wire   [0:0] and_ln28_9_fu_1593_p2;
wire   [31:0] bitcast_ln28_10_fu_1608_p1;
wire   [31:0] bitcast_ln28_11_fu_1626_p1;
wire   [7:0] tmp_17_fu_1612_p4;
wire   [22:0] trunc_ln28_10_fu_1622_p1;
wire   [0:0] icmp_ln28_21_fu_1650_p2;
wire   [0:0] icmp_ln28_20_fu_1644_p2;
wire   [7:0] tmp_18_fu_1630_p4;
wire   [22:0] trunc_ln28_11_fu_1640_p1;
wire   [0:0] icmp_ln28_23_fu_1668_p2;
wire   [0:0] icmp_ln28_22_fu_1662_p2;
wire   [0:0] or_ln28_10_fu_1656_p2;
wire   [0:0] or_ln28_11_fu_1674_p2;
wire   [0:0] and_ln28_10_fu_1680_p2;
wire   [0:0] grp_fu_896_p2;
wire   [0:0] and_ln28_11_fu_1686_p2;
wire   [31:0] bitcast_ln28_14_fu_1700_p1;
wire   [7:0] tmp_23_fu_1704_p4;
wire   [22:0] trunc_ln28_14_fu_1714_p1;
wire   [0:0] icmp_ln28_29_fu_1724_p2;
wire   [0:0] icmp_ln28_28_fu_1718_p2;
wire   [0:0] or_ln28_14_fu_1730_p2;
wire   [0:0] grp_fu_901_p2;
wire   [0:0] and_ln28_14_fu_1736_p2;
wire   [31:0] bitcast_ln28_15_fu_1751_p1;
wire   [31:0] bitcast_ln28_16_fu_1769_p1;
wire   [7:0] tmp_25_fu_1755_p4;
wire   [22:0] trunc_ln28_15_fu_1765_p1;
wire   [0:0] icmp_ln28_31_fu_1793_p2;
wire   [0:0] icmp_ln28_30_fu_1787_p2;
wire   [7:0] tmp_26_fu_1773_p4;
wire   [22:0] trunc_ln28_16_fu_1783_p1;
wire   [0:0] icmp_ln28_33_fu_1811_p2;
wire   [0:0] icmp_ln28_32_fu_1805_p2;
wire   [0:0] or_ln28_15_fu_1799_p2;
wire   [0:0] or_ln28_16_fu_1817_p2;
wire   [0:0] and_ln28_15_fu_1823_p2;
wire   [0:0] grp_fu_907_p2;
wire   [0:0] and_ln28_16_fu_1829_p2;
wire   [31:0] bitcast_ln28_17_fu_1844_p1;
wire   [31:0] bitcast_ln28_18_fu_1862_p1;
wire   [7:0] tmp_28_fu_1848_p4;
wire   [22:0] trunc_ln28_17_fu_1858_p1;
wire   [0:0] icmp_ln28_35_fu_1886_p2;
wire   [0:0] icmp_ln28_34_fu_1880_p2;
wire   [7:0] tmp_29_fu_1866_p4;
wire   [22:0] trunc_ln28_18_fu_1876_p1;
wire   [0:0] icmp_ln28_37_fu_1904_p2;
wire   [0:0] icmp_ln28_36_fu_1898_p2;
wire   [0:0] or_ln28_17_fu_1892_p2;
wire   [0:0] or_ln28_18_fu_1910_p2;
wire   [0:0] and_ln28_17_fu_1916_p2;
wire   [0:0] grp_fu_912_p2;
wire   [0:0] and_ln28_18_fu_1922_p2;
wire   [31:0] bitcast_ln28_21_fu_1936_p1;
wire   [7:0] tmp_34_fu_1940_p4;
wire   [22:0] trunc_ln28_21_fu_1950_p1;
wire   [0:0] icmp_ln28_43_fu_1960_p2;
wire   [0:0] icmp_ln28_42_fu_1954_p2;
wire   [0:0] or_ln28_21_fu_1966_p2;
wire   [0:0] grp_fu_917_p2;
wire   [0:0] and_ln28_21_fu_1972_p2;
wire   [31:0] bitcast_ln28_22_fu_1987_p1;
wire   [31:0] bitcast_ln28_23_fu_2005_p1;
wire   [7:0] tmp_36_fu_1991_p4;
wire   [22:0] trunc_ln28_22_fu_2001_p1;
wire   [0:0] icmp_ln28_45_fu_2029_p2;
wire   [0:0] icmp_ln28_44_fu_2023_p2;
wire   [7:0] tmp_37_fu_2009_p4;
wire   [22:0] trunc_ln28_23_fu_2019_p1;
wire   [0:0] icmp_ln28_47_fu_2047_p2;
wire   [0:0] icmp_ln28_46_fu_2041_p2;
wire   [0:0] or_ln28_22_fu_2035_p2;
wire   [0:0] or_ln28_23_fu_2053_p2;
wire   [0:0] and_ln28_22_fu_2059_p2;
wire   [0:0] grp_fu_923_p2;
wire   [0:0] and_ln28_23_fu_2065_p2;
wire   [31:0] bitcast_ln28_24_fu_2080_p1;
wire   [31:0] bitcast_ln28_25_fu_2098_p1;
wire   [7:0] tmp_39_fu_2084_p4;
wire   [22:0] trunc_ln28_24_fu_2094_p1;
wire   [0:0] icmp_ln28_49_fu_2122_p2;
wire   [0:0] icmp_ln28_48_fu_2116_p2;
wire   [7:0] tmp_40_fu_2102_p4;
wire   [22:0] trunc_ln28_25_fu_2112_p1;
wire   [0:0] icmp_ln28_51_fu_2140_p2;
wire   [0:0] icmp_ln28_50_fu_2134_p2;
wire   [0:0] or_ln28_24_fu_2128_p2;
wire   [0:0] or_ln28_25_fu_2146_p2;
wire   [0:0] and_ln28_24_fu_2152_p2;
wire   [0:0] grp_fu_928_p2;
wire   [0:0] and_ln28_25_fu_2158_p2;
wire   [31:0] bitcast_ln28_28_fu_2172_p1;
wire   [7:0] tmp_45_fu_2176_p4;
wire   [22:0] trunc_ln28_28_fu_2186_p1;
wire   [0:0] icmp_ln28_57_fu_2196_p2;
wire   [0:0] icmp_ln28_56_fu_2190_p2;
wire   [0:0] or_ln28_28_fu_2202_p2;
wire   [0:0] grp_fu_933_p2;
wire   [0:0] and_ln28_28_fu_2208_p2;
wire   [31:0] bitcast_ln28_29_fu_2223_p1;
wire   [31:0] bitcast_ln28_30_fu_2241_p1;
wire   [7:0] tmp_47_fu_2227_p4;
wire   [22:0] trunc_ln28_29_fu_2237_p1;
wire   [0:0] icmp_ln28_59_fu_2265_p2;
wire   [0:0] icmp_ln28_58_fu_2259_p2;
wire   [7:0] tmp_48_fu_2245_p4;
wire   [22:0] trunc_ln28_30_fu_2255_p1;
wire   [0:0] icmp_ln28_61_fu_2283_p2;
wire   [0:0] icmp_ln28_60_fu_2277_p2;
wire   [0:0] or_ln28_29_fu_2271_p2;
wire   [0:0] or_ln28_30_fu_2289_p2;
wire   [0:0] and_ln28_29_fu_2295_p2;
wire   [0:0] grp_fu_939_p2;
wire   [0:0] and_ln28_30_fu_2301_p2;
wire   [31:0] bitcast_ln28_31_fu_2316_p1;
wire   [31:0] bitcast_ln28_32_fu_2334_p1;
wire   [7:0] tmp_50_fu_2320_p4;
wire   [22:0] trunc_ln28_31_fu_2330_p1;
wire   [0:0] icmp_ln28_63_fu_2358_p2;
wire   [0:0] icmp_ln28_62_fu_2352_p2;
wire   [7:0] tmp_51_fu_2338_p4;
wire   [22:0] trunc_ln28_32_fu_2348_p1;
wire   [0:0] icmp_ln28_65_fu_2376_p2;
wire   [0:0] icmp_ln28_64_fu_2370_p2;
wire   [0:0] or_ln28_31_fu_2364_p2;
wire   [0:0] or_ln28_32_fu_2382_p2;
wire   [0:0] and_ln28_31_fu_2388_p2;
wire   [0:0] grp_fu_944_p2;
wire   [0:0] and_ln28_32_fu_2394_p2;
wire   [31:0] bitcast_ln28_35_fu_2408_p1;
wire   [7:0] tmp_56_fu_2412_p4;
wire   [22:0] trunc_ln28_35_fu_2422_p1;
wire   [0:0] icmp_ln28_71_fu_2432_p2;
wire   [0:0] icmp_ln28_70_fu_2426_p2;
wire   [0:0] or_ln28_35_fu_2438_p2;
wire   [0:0] grp_fu_949_p2;
wire   [0:0] and_ln28_35_fu_2444_p2;
wire   [31:0] bitcast_ln28_36_fu_2459_p1;
wire   [31:0] bitcast_ln28_37_fu_2477_p1;
wire   [7:0] tmp_58_fu_2463_p4;
wire   [22:0] trunc_ln28_36_fu_2473_p1;
wire   [0:0] icmp_ln28_73_fu_2501_p2;
wire   [0:0] icmp_ln28_72_fu_2495_p2;
wire   [7:0] tmp_59_fu_2481_p4;
wire   [22:0] trunc_ln28_37_fu_2491_p1;
wire   [0:0] icmp_ln28_75_fu_2519_p2;
wire   [0:0] icmp_ln28_74_fu_2513_p2;
wire   [0:0] or_ln28_36_fu_2507_p2;
wire   [0:0] or_ln28_37_fu_2525_p2;
wire   [0:0] and_ln28_36_fu_2531_p2;
wire   [0:0] grp_fu_955_p2;
wire   [0:0] and_ln28_37_fu_2537_p2;
wire   [31:0] bitcast_ln28_38_fu_2552_p1;
wire   [31:0] bitcast_ln28_39_fu_2570_p1;
wire   [7:0] tmp_61_fu_2556_p4;
wire   [22:0] trunc_ln28_38_fu_2566_p1;
wire   [0:0] icmp_ln28_77_fu_2594_p2;
wire   [0:0] icmp_ln28_76_fu_2588_p2;
wire   [7:0] tmp_62_fu_2574_p4;
wire   [22:0] trunc_ln28_39_fu_2584_p1;
wire   [0:0] icmp_ln28_79_fu_2612_p2;
wire   [0:0] icmp_ln28_78_fu_2606_p2;
wire   [0:0] or_ln28_38_fu_2600_p2;
wire   [0:0] or_ln28_39_fu_2618_p2;
wire   [0:0] and_ln28_38_fu_2624_p2;
wire   [0:0] grp_fu_960_p2;
wire   [0:0] and_ln28_39_fu_2630_p2;
wire   [31:0] bitcast_ln28_42_fu_2644_p1;
wire   [7:0] tmp_67_fu_2648_p4;
wire   [22:0] trunc_ln28_42_fu_2658_p1;
wire   [0:0] icmp_ln28_85_fu_2668_p2;
wire   [0:0] icmp_ln28_84_fu_2662_p2;
wire   [0:0] or_ln28_42_fu_2674_p2;
wire   [0:0] grp_fu_965_p2;
wire   [0:0] and_ln28_42_fu_2680_p2;
wire   [31:0] bitcast_ln28_49_fu_2694_p1;
wire   [7:0] tmp_78_fu_2698_p4;
wire   [22:0] trunc_ln28_49_fu_2708_p1;
wire   [0:0] icmp_ln28_99_fu_2718_p2;
wire   [0:0] icmp_ln28_98_fu_2712_p2;
wire   [0:0] or_ln28_49_fu_2724_p2;
wire   [0:0] grp_fu_971_p2;
wire   [0:0] and_ln28_49_fu_2730_p2;
wire   [31:0] bitcast_ln28_56_fu_2744_p1;
wire   [7:0] tmp_89_fu_2748_p4;
wire   [22:0] trunc_ln28_56_fu_2758_p1;
wire   [0:0] icmp_ln28_113_fu_2768_p2;
wire   [0:0] icmp_ln28_112_fu_2762_p2;
wire   [0:0] or_ln28_56_fu_2774_p2;
wire   [0:0] grp_fu_977_p2;
wire   [0:0] and_ln28_56_fu_2780_p2;
wire   [31:0] bitcast_ln28_63_fu_2794_p1;
wire   [7:0] tmp_100_fu_2798_p4;
wire   [22:0] trunc_ln28_63_fu_2808_p1;
wire   [0:0] icmp_ln28_127_fu_2818_p2;
wire   [0:0] icmp_ln28_126_fu_2812_p2;
wire   [0:0] or_ln28_63_fu_2824_p2;
wire   [0:0] grp_fu_983_p2;
wire   [0:0] and_ln28_63_fu_2830_p2;
wire   [31:0] bitcast_ln28_70_fu_2844_p1;
wire   [7:0] tmp_111_fu_2848_p4;
wire   [22:0] trunc_ln28_70_fu_2858_p1;
wire   [0:0] icmp_ln28_141_fu_2868_p2;
wire   [0:0] icmp_ln28_140_fu_2862_p2;
wire   [0:0] or_ln28_70_fu_2874_p2;
wire   [0:0] grp_fu_989_p2;
wire   [0:0] and_ln28_70_fu_2880_p2;
wire   [31:0] bitcast_ln28_77_fu_2894_p1;
wire   [7:0] tmp_122_fu_2898_p4;
wire   [22:0] trunc_ln28_77_fu_2908_p1;
wire   [0:0] icmp_ln28_155_fu_2918_p2;
wire   [0:0] icmp_ln28_154_fu_2912_p2;
wire   [0:0] or_ln28_77_fu_2924_p2;
wire   [0:0] grp_fu_995_p2;
wire   [0:0] and_ln28_77_fu_2930_p2;
wire   [31:0] bitcast_ln28_84_fu_2944_p1;
wire   [7:0] tmp_133_fu_2948_p4;
wire   [22:0] trunc_ln28_84_fu_2958_p1;
wire   [0:0] icmp_ln28_169_fu_2968_p2;
wire   [0:0] icmp_ln28_168_fu_2962_p2;
wire   [0:0] or_ln28_84_fu_2974_p2;
wire   [0:0] grp_fu_1001_p2;
wire   [0:0] and_ln28_84_fu_2980_p2;
wire   [8:0] tmp_fu_3002_p3;
wire   [9:0] zext_ln35_fu_3009_p1;
wire   [9:0] zext_ln14_1_fu_2999_p1;
wire   [9:0] add_ln35_fu_3013_p2;
wire   [31:0] bitcast_ln28_5_fu_3035_p1;
wire   [31:0] bitcast_ln28_6_fu_3053_p1;
wire   [7:0] tmp_s_fu_3039_p4;
wire   [22:0] trunc_ln28_5_fu_3049_p1;
wire   [0:0] icmp_ln28_11_fu_3076_p2;
wire   [0:0] icmp_ln28_10_fu_3070_p2;
wire   [7:0] tmp_10_fu_3056_p4;
wire   [22:0] trunc_ln28_6_fu_3066_p1;
wire   [0:0] icmp_ln28_13_fu_3094_p2;
wire   [0:0] icmp_ln28_12_fu_3088_p2;
wire   [0:0] or_ln28_5_fu_3082_p2;
wire   [0:0] or_ln28_6_fu_3100_p2;
wire   [0:0] and_ln28_5_fu_3106_p2;
wire   [0:0] and_ln28_6_fu_3112_p2;
wire   [31:0] bitcast_ln28_12_fu_3126_p1;
wire   [31:0] bitcast_ln28_13_fu_3144_p1;
wire   [7:0] tmp_20_fu_3130_p4;
wire   [22:0] trunc_ln28_12_fu_3140_p1;
wire   [0:0] icmp_ln28_25_fu_3167_p2;
wire   [0:0] icmp_ln28_24_fu_3161_p2;
wire   [7:0] tmp_21_fu_3147_p4;
wire   [22:0] trunc_ln28_13_fu_3157_p1;
wire   [0:0] icmp_ln28_27_fu_3185_p2;
wire   [0:0] icmp_ln28_26_fu_3179_p2;
wire   [0:0] or_ln28_12_fu_3173_p2;
wire   [0:0] or_ln28_13_fu_3191_p2;
wire   [0:0] and_ln28_12_fu_3197_p2;
wire   [0:0] and_ln28_13_fu_3203_p2;
wire   [31:0] bitcast_ln28_19_fu_3217_p1;
wire   [31:0] bitcast_ln28_20_fu_3235_p1;
wire   [7:0] tmp_31_fu_3221_p4;
wire   [22:0] trunc_ln28_19_fu_3231_p1;
wire   [0:0] icmp_ln28_39_fu_3258_p2;
wire   [0:0] icmp_ln28_38_fu_3252_p2;
wire   [7:0] tmp_32_fu_3238_p4;
wire   [22:0] trunc_ln28_20_fu_3248_p1;
wire   [0:0] icmp_ln28_41_fu_3276_p2;
wire   [0:0] icmp_ln28_40_fu_3270_p2;
wire   [0:0] or_ln28_19_fu_3264_p2;
wire   [0:0] or_ln28_20_fu_3282_p2;
wire   [0:0] and_ln28_19_fu_3288_p2;
wire   [0:0] and_ln28_20_fu_3294_p2;
wire   [31:0] bitcast_ln28_26_fu_3308_p1;
wire   [31:0] bitcast_ln28_27_fu_3326_p1;
wire   [7:0] tmp_42_fu_3312_p4;
wire   [22:0] trunc_ln28_26_fu_3322_p1;
wire   [0:0] icmp_ln28_53_fu_3349_p2;
wire   [0:0] icmp_ln28_52_fu_3343_p2;
wire   [7:0] tmp_43_fu_3329_p4;
wire   [22:0] trunc_ln28_27_fu_3339_p1;
wire   [0:0] icmp_ln28_55_fu_3367_p2;
wire   [0:0] icmp_ln28_54_fu_3361_p2;
wire   [0:0] or_ln28_26_fu_3355_p2;
wire   [0:0] or_ln28_27_fu_3373_p2;
wire   [0:0] and_ln28_26_fu_3379_p2;
wire   [0:0] and_ln28_27_fu_3385_p2;
wire   [31:0] bitcast_ln28_33_fu_3399_p1;
wire   [31:0] bitcast_ln28_34_fu_3417_p1;
wire   [7:0] tmp_53_fu_3403_p4;
wire   [22:0] trunc_ln28_33_fu_3413_p1;
wire   [0:0] icmp_ln28_67_fu_3440_p2;
wire   [0:0] icmp_ln28_66_fu_3434_p2;
wire   [7:0] tmp_54_fu_3420_p4;
wire   [22:0] trunc_ln28_34_fu_3430_p1;
wire   [0:0] icmp_ln28_69_fu_3458_p2;
wire   [0:0] icmp_ln28_68_fu_3452_p2;
wire   [0:0] or_ln28_33_fu_3446_p2;
wire   [0:0] or_ln28_34_fu_3464_p2;
wire   [0:0] and_ln28_33_fu_3470_p2;
wire   [0:0] and_ln28_34_fu_3476_p2;
wire   [31:0] bitcast_ln28_40_fu_3490_p1;
wire   [31:0] bitcast_ln28_41_fu_3508_p1;
wire   [7:0] tmp_64_fu_3494_p4;
wire   [22:0] trunc_ln28_40_fu_3504_p1;
wire   [0:0] icmp_ln28_81_fu_3531_p2;
wire   [0:0] icmp_ln28_80_fu_3525_p2;
wire   [7:0] tmp_65_fu_3511_p4;
wire   [22:0] trunc_ln28_41_fu_3521_p1;
wire   [0:0] icmp_ln28_83_fu_3549_p2;
wire   [0:0] icmp_ln28_82_fu_3543_p2;
wire   [0:0] or_ln28_40_fu_3537_p2;
wire   [0:0] or_ln28_41_fu_3555_p2;
wire   [0:0] and_ln28_40_fu_3561_p2;
wire   [0:0] and_ln28_41_fu_3567_p2;
wire   [31:0] bitcast_ln28_43_fu_3581_p1;
wire   [31:0] bitcast_ln28_44_fu_3599_p1;
wire   [7:0] tmp_69_fu_3585_p4;
wire   [22:0] trunc_ln28_43_fu_3595_p1;
wire   [0:0] icmp_ln28_87_fu_3622_p2;
wire   [0:0] icmp_ln28_86_fu_3616_p2;
wire   [7:0] tmp_70_fu_3602_p4;
wire   [22:0] trunc_ln28_44_fu_3612_p1;
wire   [0:0] icmp_ln28_89_fu_3640_p2;
wire   [0:0] icmp_ln28_88_fu_3634_p2;
wire   [0:0] or_ln28_43_fu_3628_p2;
wire   [0:0] or_ln28_44_fu_3646_p2;
wire   [0:0] and_ln28_43_fu_3652_p2;
wire   [0:0] and_ln28_44_fu_3658_p2;
wire   [31:0] bitcast_ln28_45_fu_3672_p1;
wire   [31:0] bitcast_ln28_46_fu_3690_p1;
wire   [7:0] tmp_72_fu_3676_p4;
wire   [22:0] trunc_ln28_45_fu_3686_p1;
wire   [0:0] icmp_ln28_91_fu_3714_p2;
wire   [0:0] icmp_ln28_90_fu_3708_p2;
wire   [7:0] tmp_73_fu_3694_p4;
wire   [22:0] trunc_ln28_46_fu_3704_p1;
wire   [0:0] icmp_ln28_93_fu_3732_p2;
wire   [0:0] icmp_ln28_92_fu_3726_p2;
wire   [0:0] or_ln28_45_fu_3720_p2;
wire   [0:0] or_ln28_46_fu_3738_p2;
wire   [0:0] and_ln28_45_fu_3744_p2;
wire   [0:0] and_ln28_46_fu_3750_p2;
wire   [31:0] bitcast_ln28_47_fu_3765_p1;
wire   [31:0] bitcast_ln28_48_fu_3783_p1;
wire   [7:0] tmp_75_fu_3769_p4;
wire   [22:0] trunc_ln28_47_fu_3779_p1;
wire   [0:0] icmp_ln28_95_fu_3807_p2;
wire   [0:0] icmp_ln28_94_fu_3801_p2;
wire   [7:0] tmp_76_fu_3787_p4;
wire   [22:0] trunc_ln28_48_fu_3797_p1;
wire   [0:0] icmp_ln28_97_fu_3825_p2;
wire   [0:0] icmp_ln28_96_fu_3819_p2;
wire   [0:0] or_ln28_47_fu_3813_p2;
wire   [0:0] or_ln28_48_fu_3831_p2;
wire   [0:0] and_ln28_47_fu_3837_p2;
wire   [0:0] and_ln28_48_fu_3843_p2;
wire   [31:0] bitcast_ln28_50_fu_3858_p1;
wire   [31:0] bitcast_ln28_51_fu_3876_p1;
wire   [7:0] tmp_80_fu_3862_p4;
wire   [22:0] trunc_ln28_50_fu_3872_p1;
wire   [0:0] icmp_ln28_101_fu_3899_p2;
wire   [0:0] icmp_ln28_100_fu_3893_p2;
wire   [7:0] tmp_81_fu_3879_p4;
wire   [22:0] trunc_ln28_51_fu_3889_p1;
wire   [0:0] icmp_ln28_103_fu_3917_p2;
wire   [0:0] icmp_ln28_102_fu_3911_p2;
wire   [0:0] or_ln28_50_fu_3905_p2;
wire   [0:0] or_ln28_51_fu_3923_p2;
wire   [0:0] and_ln28_50_fu_3929_p2;
wire   [0:0] and_ln28_51_fu_3935_p2;
wire   [31:0] bitcast_ln28_52_fu_3949_p1;
wire   [31:0] bitcast_ln28_53_fu_3967_p1;
wire   [7:0] tmp_83_fu_3953_p4;
wire   [22:0] trunc_ln28_52_fu_3963_p1;
wire   [0:0] icmp_ln28_105_fu_3991_p2;
wire   [0:0] icmp_ln28_104_fu_3985_p2;
wire   [7:0] tmp_84_fu_3971_p4;
wire   [22:0] trunc_ln28_53_fu_3981_p1;
wire   [0:0] icmp_ln28_107_fu_4009_p2;
wire   [0:0] icmp_ln28_106_fu_4003_p2;
wire   [0:0] or_ln28_52_fu_3997_p2;
wire   [0:0] or_ln28_53_fu_4015_p2;
wire   [0:0] and_ln28_52_fu_4021_p2;
wire   [0:0] and_ln28_53_fu_4027_p2;
wire   [31:0] bitcast_ln28_54_fu_4042_p1;
wire   [31:0] bitcast_ln28_55_fu_4060_p1;
wire   [7:0] tmp_86_fu_4046_p4;
wire   [22:0] trunc_ln28_54_fu_4056_p1;
wire   [0:0] icmp_ln28_109_fu_4084_p2;
wire   [0:0] icmp_ln28_108_fu_4078_p2;
wire   [7:0] tmp_87_fu_4064_p4;
wire   [22:0] trunc_ln28_55_fu_4074_p1;
wire   [0:0] icmp_ln28_111_fu_4102_p2;
wire   [0:0] icmp_ln28_110_fu_4096_p2;
wire   [0:0] or_ln28_54_fu_4090_p2;
wire   [0:0] or_ln28_55_fu_4108_p2;
wire   [0:0] and_ln28_54_fu_4114_p2;
wire   [0:0] and_ln28_55_fu_4120_p2;
wire   [31:0] bitcast_ln28_57_fu_4135_p1;
wire   [31:0] bitcast_ln28_58_fu_4153_p1;
wire   [7:0] tmp_91_fu_4139_p4;
wire   [22:0] trunc_ln28_57_fu_4149_p1;
wire   [0:0] icmp_ln28_115_fu_4176_p2;
wire   [0:0] icmp_ln28_114_fu_4170_p2;
wire   [7:0] tmp_92_fu_4156_p4;
wire   [22:0] trunc_ln28_58_fu_4166_p1;
wire   [0:0] icmp_ln28_117_fu_4194_p2;
wire   [0:0] icmp_ln28_116_fu_4188_p2;
wire   [0:0] or_ln28_57_fu_4182_p2;
wire   [0:0] or_ln28_58_fu_4200_p2;
wire   [0:0] and_ln28_57_fu_4206_p2;
wire   [0:0] and_ln28_58_fu_4212_p2;
wire   [31:0] bitcast_ln28_59_fu_4226_p1;
wire   [31:0] bitcast_ln28_60_fu_4244_p1;
wire   [7:0] tmp_94_fu_4230_p4;
wire   [22:0] trunc_ln28_59_fu_4240_p1;
wire   [0:0] icmp_ln28_119_fu_4268_p2;
wire   [0:0] icmp_ln28_118_fu_4262_p2;
wire   [7:0] tmp_95_fu_4248_p4;
wire   [22:0] trunc_ln28_60_fu_4258_p1;
wire   [0:0] icmp_ln28_121_fu_4286_p2;
wire   [0:0] icmp_ln28_120_fu_4280_p2;
wire   [0:0] or_ln28_59_fu_4274_p2;
wire   [0:0] or_ln28_60_fu_4292_p2;
wire   [0:0] and_ln28_59_fu_4298_p2;
wire   [0:0] and_ln28_60_fu_4304_p2;
wire   [31:0] bitcast_ln28_61_fu_4319_p1;
wire   [31:0] bitcast_ln28_62_fu_4337_p1;
wire   [7:0] tmp_97_fu_4323_p4;
wire   [22:0] trunc_ln28_61_fu_4333_p1;
wire   [0:0] icmp_ln28_123_fu_4361_p2;
wire   [0:0] icmp_ln28_122_fu_4355_p2;
wire   [7:0] tmp_98_fu_4341_p4;
wire   [22:0] trunc_ln28_62_fu_4351_p1;
wire   [0:0] icmp_ln28_125_fu_4379_p2;
wire   [0:0] icmp_ln28_124_fu_4373_p2;
wire   [0:0] or_ln28_61_fu_4367_p2;
wire   [0:0] or_ln28_62_fu_4385_p2;
wire   [0:0] and_ln28_61_fu_4391_p2;
wire   [0:0] and_ln28_62_fu_4397_p2;
wire   [31:0] bitcast_ln28_64_fu_4412_p1;
wire   [31:0] bitcast_ln28_65_fu_4430_p1;
wire   [7:0] tmp_102_fu_4416_p4;
wire   [22:0] trunc_ln28_64_fu_4426_p1;
wire   [0:0] icmp_ln28_129_fu_4453_p2;
wire   [0:0] icmp_ln28_128_fu_4447_p2;
wire   [7:0] tmp_103_fu_4433_p4;
wire   [22:0] trunc_ln28_65_fu_4443_p1;
wire   [0:0] icmp_ln28_131_fu_4471_p2;
wire   [0:0] icmp_ln28_130_fu_4465_p2;
wire   [0:0] or_ln28_64_fu_4459_p2;
wire   [0:0] or_ln28_65_fu_4477_p2;
wire   [0:0] and_ln28_64_fu_4483_p2;
wire   [0:0] and_ln28_65_fu_4489_p2;
wire   [31:0] bitcast_ln28_66_fu_4503_p1;
wire   [31:0] bitcast_ln28_67_fu_4521_p1;
wire   [7:0] tmp_105_fu_4507_p4;
wire   [22:0] trunc_ln28_66_fu_4517_p1;
wire   [0:0] icmp_ln28_133_fu_4545_p2;
wire   [0:0] icmp_ln28_132_fu_4539_p2;
wire   [7:0] tmp_106_fu_4525_p4;
wire   [22:0] trunc_ln28_67_fu_4535_p1;
wire   [0:0] icmp_ln28_135_fu_4563_p2;
wire   [0:0] icmp_ln28_134_fu_4557_p2;
wire   [0:0] or_ln28_66_fu_4551_p2;
wire   [0:0] or_ln28_67_fu_4569_p2;
wire   [0:0] and_ln28_66_fu_4575_p2;
wire   [0:0] and_ln28_67_fu_4581_p2;
wire   [31:0] bitcast_ln28_68_fu_4596_p1;
wire   [31:0] bitcast_ln28_69_fu_4614_p1;
wire   [7:0] tmp_108_fu_4600_p4;
wire   [22:0] trunc_ln28_68_fu_4610_p1;
wire   [0:0] icmp_ln28_137_fu_4638_p2;
wire   [0:0] icmp_ln28_136_fu_4632_p2;
wire   [7:0] tmp_109_fu_4618_p4;
wire   [22:0] trunc_ln28_69_fu_4628_p1;
wire   [0:0] icmp_ln28_139_fu_4656_p2;
wire   [0:0] icmp_ln28_138_fu_4650_p2;
wire   [0:0] or_ln28_68_fu_4644_p2;
wire   [0:0] or_ln28_69_fu_4662_p2;
wire   [0:0] and_ln28_68_fu_4668_p2;
wire   [0:0] and_ln28_69_fu_4674_p2;
wire   [31:0] bitcast_ln28_71_fu_4689_p1;
wire   [31:0] bitcast_ln28_72_fu_4707_p1;
wire   [7:0] tmp_113_fu_4693_p4;
wire   [22:0] trunc_ln28_71_fu_4703_p1;
wire   [0:0] icmp_ln28_143_fu_4730_p2;
wire   [0:0] icmp_ln28_142_fu_4724_p2;
wire   [7:0] tmp_114_fu_4710_p4;
wire   [22:0] trunc_ln28_72_fu_4720_p1;
wire   [0:0] icmp_ln28_145_fu_4748_p2;
wire   [0:0] icmp_ln28_144_fu_4742_p2;
wire   [0:0] or_ln28_71_fu_4736_p2;
wire   [0:0] or_ln28_72_fu_4754_p2;
wire   [0:0] and_ln28_71_fu_4760_p2;
wire   [0:0] and_ln28_72_fu_4766_p2;
wire   [31:0] bitcast_ln28_73_fu_4780_p1;
wire   [31:0] bitcast_ln28_74_fu_4798_p1;
wire   [7:0] tmp_116_fu_4784_p4;
wire   [22:0] trunc_ln28_73_fu_4794_p1;
wire   [0:0] icmp_ln28_147_fu_4822_p2;
wire   [0:0] icmp_ln28_146_fu_4816_p2;
wire   [7:0] tmp_117_fu_4802_p4;
wire   [22:0] trunc_ln28_74_fu_4812_p1;
wire   [0:0] icmp_ln28_149_fu_4840_p2;
wire   [0:0] icmp_ln28_148_fu_4834_p2;
wire   [0:0] or_ln28_73_fu_4828_p2;
wire   [0:0] or_ln28_74_fu_4846_p2;
wire   [0:0] and_ln28_73_fu_4852_p2;
wire   [0:0] and_ln28_74_fu_4858_p2;
wire   [31:0] bitcast_ln28_75_fu_4873_p1;
wire   [31:0] bitcast_ln28_76_fu_4891_p1;
wire   [7:0] tmp_119_fu_4877_p4;
wire   [22:0] trunc_ln28_75_fu_4887_p1;
wire   [0:0] icmp_ln28_151_fu_4915_p2;
wire   [0:0] icmp_ln28_150_fu_4909_p2;
wire   [7:0] tmp_120_fu_4895_p4;
wire   [22:0] trunc_ln28_76_fu_4905_p1;
wire   [0:0] icmp_ln28_153_fu_4933_p2;
wire   [0:0] icmp_ln28_152_fu_4927_p2;
wire   [0:0] or_ln28_75_fu_4921_p2;
wire   [0:0] or_ln28_76_fu_4939_p2;
wire   [0:0] and_ln28_75_fu_4945_p2;
wire   [0:0] and_ln28_76_fu_4951_p2;
wire   [31:0] bitcast_ln28_78_fu_4966_p1;
wire   [31:0] bitcast_ln28_79_fu_4984_p1;
wire   [7:0] tmp_124_fu_4970_p4;
wire   [22:0] trunc_ln28_78_fu_4980_p1;
wire   [0:0] icmp_ln28_157_fu_5007_p2;
wire   [0:0] icmp_ln28_156_fu_5001_p2;
wire   [7:0] tmp_125_fu_4987_p4;
wire   [22:0] trunc_ln28_79_fu_4997_p1;
wire   [0:0] icmp_ln28_159_fu_5025_p2;
wire   [0:0] icmp_ln28_158_fu_5019_p2;
wire   [0:0] or_ln28_78_fu_5013_p2;
wire   [0:0] or_ln28_79_fu_5031_p2;
wire   [0:0] and_ln28_78_fu_5037_p2;
wire   [0:0] and_ln28_79_fu_5043_p2;
wire   [31:0] bitcast_ln28_80_fu_5057_p1;
wire   [31:0] bitcast_ln28_81_fu_5075_p1;
wire   [7:0] tmp_127_fu_5061_p4;
wire   [22:0] trunc_ln28_80_fu_5071_p1;
wire   [0:0] icmp_ln28_161_fu_5099_p2;
wire   [0:0] icmp_ln28_160_fu_5093_p2;
wire   [7:0] tmp_128_fu_5079_p4;
wire   [22:0] trunc_ln28_81_fu_5089_p1;
wire   [0:0] icmp_ln28_163_fu_5117_p2;
wire   [0:0] icmp_ln28_162_fu_5111_p2;
wire   [0:0] or_ln28_80_fu_5105_p2;
wire   [0:0] or_ln28_81_fu_5123_p2;
wire   [0:0] and_ln28_80_fu_5129_p2;
wire   [0:0] and_ln28_81_fu_5135_p2;
wire   [31:0] bitcast_ln28_82_fu_5150_p1;
wire   [31:0] bitcast_ln28_83_fu_5168_p1;
wire   [7:0] tmp_130_fu_5154_p4;
wire   [22:0] trunc_ln28_82_fu_5164_p1;
wire   [0:0] icmp_ln28_165_fu_5192_p2;
wire   [0:0] icmp_ln28_164_fu_5186_p2;
wire   [7:0] tmp_131_fu_5172_p4;
wire   [22:0] trunc_ln28_83_fu_5182_p1;
wire   [0:0] icmp_ln28_167_fu_5210_p2;
wire   [0:0] icmp_ln28_166_fu_5204_p2;
wire   [0:0] or_ln28_82_fu_5198_p2;
wire   [0:0] or_ln28_83_fu_5216_p2;
wire   [0:0] and_ln28_82_fu_5222_p2;
wire   [0:0] and_ln28_83_fu_5228_p2;
wire   [31:0] bitcast_ln28_85_fu_5243_p1;
wire   [31:0] bitcast_ln28_86_fu_5261_p1;
wire   [7:0] tmp_135_fu_5247_p4;
wire   [22:0] trunc_ln28_85_fu_5257_p1;
wire   [0:0] icmp_ln28_171_fu_5284_p2;
wire   [0:0] icmp_ln28_170_fu_5278_p2;
wire   [7:0] tmp_136_fu_5264_p4;
wire   [22:0] trunc_ln28_86_fu_5274_p1;
wire   [0:0] icmp_ln28_173_fu_5302_p2;
wire   [0:0] icmp_ln28_172_fu_5296_p2;
wire   [0:0] or_ln28_85_fu_5290_p2;
wire   [0:0] or_ln28_86_fu_5308_p2;
wire   [0:0] and_ln28_85_fu_5314_p2;
wire   [0:0] and_ln28_86_fu_5320_p2;
wire   [31:0] bitcast_ln28_87_fu_5334_p1;
wire   [31:0] bitcast_ln28_88_fu_5352_p1;
wire   [7:0] tmp_138_fu_5338_p4;
wire   [22:0] trunc_ln28_87_fu_5348_p1;
wire   [0:0] icmp_ln28_175_fu_5376_p2;
wire   [0:0] icmp_ln28_174_fu_5370_p2;
wire   [7:0] tmp_139_fu_5356_p4;
wire   [22:0] trunc_ln28_88_fu_5366_p1;
wire   [0:0] icmp_ln28_177_fu_5394_p2;
wire   [0:0] icmp_ln28_176_fu_5388_p2;
wire   [0:0] or_ln28_87_fu_5382_p2;
wire   [0:0] or_ln28_88_fu_5400_p2;
wire   [0:0] and_ln28_87_fu_5406_p2;
wire   [0:0] grp_fu_1031_p2;
wire   [0:0] and_ln28_88_fu_5412_p2;
wire   [31:0] bitcast_ln28_89_fu_5426_p1;
wire   [31:0] bitcast_ln28_90_fu_5444_p1;
wire   [7:0] tmp_141_fu_5430_p4;
wire   [22:0] trunc_ln28_89_fu_5440_p1;
wire   [0:0] icmp_ln28_179_fu_5467_p2;
wire   [0:0] icmp_ln28_178_fu_5461_p2;
wire   [7:0] tmp_142_fu_5447_p4;
wire   [22:0] trunc_ln28_90_fu_5457_p1;
wire   [0:0] icmp_ln28_181_fu_5485_p2;
wire   [0:0] icmp_ln28_180_fu_5479_p2;
wire   [0:0] or_ln28_89_fu_5473_p2;
wire   [0:0] or_ln28_90_fu_5491_p2;
wire   [0:0] and_ln28_89_fu_5497_p2;
wire   [0:0] and_ln28_90_fu_5503_p2;
wire    ap_block_pp0_stage1_00001;
wire    ap_block_pp0_stage0_00001;
wire    ap_CS_fsm_state6;
reg   [3:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 4'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

max_pool_1_fcmp_3bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
max_pool_1_fcmp_3bkb_U1(
    .din0(grp_fu_869_p0),
    .din1(grp_fu_869_p1),
    .opcode(5'd2),
    .dout(grp_fu_869_p2)
);

max_pool_1_fcmp_3bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
max_pool_1_fcmp_3bkb_U2(
    .din0(grp_fu_875_p0),
    .din1(grp_fu_875_p1),
    .opcode(5'd2),
    .dout(grp_fu_875_p2)
);

max_pool_1_fcmp_3bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
max_pool_1_fcmp_3bkb_U3(
    .din0(grp_fu_880_p0),
    .din1(grp_fu_880_p1),
    .opcode(5'd2),
    .dout(grp_fu_880_p2)
);

max_pool_1_fcmp_3bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
max_pool_1_fcmp_3bkb_U4(
    .din0(grp_fu_885_p0),
    .din1(grp_fu_885_p1),
    .opcode(5'd2),
    .dout(grp_fu_885_p2)
);

max_pool_1_fcmp_3bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
max_pool_1_fcmp_3bkb_U5(
    .din0(grp_fu_891_p0),
    .din1(grp_fu_891_p1),
    .opcode(5'd2),
    .dout(grp_fu_891_p2)
);

max_pool_1_fcmp_3bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
max_pool_1_fcmp_3bkb_U6(
    .din0(grp_fu_896_p0),
    .din1(grp_fu_896_p1),
    .opcode(5'd2),
    .dout(grp_fu_896_p2)
);

max_pool_1_fcmp_3bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
max_pool_1_fcmp_3bkb_U7(
    .din0(grp_fu_901_p0),
    .din1(grp_fu_901_p1),
    .opcode(5'd2),
    .dout(grp_fu_901_p2)
);

max_pool_1_fcmp_3bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
max_pool_1_fcmp_3bkb_U8(
    .din0(grp_fu_907_p0),
    .din1(grp_fu_907_p1),
    .opcode(5'd2),
    .dout(grp_fu_907_p2)
);

max_pool_1_fcmp_3bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
max_pool_1_fcmp_3bkb_U9(
    .din0(grp_fu_912_p0),
    .din1(grp_fu_912_p1),
    .opcode(5'd2),
    .dout(grp_fu_912_p2)
);

max_pool_1_fcmp_3bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
max_pool_1_fcmp_3bkb_U10(
    .din0(grp_fu_917_p0),
    .din1(grp_fu_917_p1),
    .opcode(5'd2),
    .dout(grp_fu_917_p2)
);

max_pool_1_fcmp_3bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
max_pool_1_fcmp_3bkb_U11(
    .din0(grp_fu_923_p0),
    .din1(grp_fu_923_p1),
    .opcode(5'd2),
    .dout(grp_fu_923_p2)
);

max_pool_1_fcmp_3bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
max_pool_1_fcmp_3bkb_U12(
    .din0(grp_fu_928_p0),
    .din1(grp_fu_928_p1),
    .opcode(5'd2),
    .dout(grp_fu_928_p2)
);

max_pool_1_fcmp_3bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
max_pool_1_fcmp_3bkb_U13(
    .din0(grp_fu_933_p0),
    .din1(grp_fu_933_p1),
    .opcode(5'd2),
    .dout(grp_fu_933_p2)
);

max_pool_1_fcmp_3bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
max_pool_1_fcmp_3bkb_U14(
    .din0(grp_fu_939_p0),
    .din1(grp_fu_939_p1),
    .opcode(5'd2),
    .dout(grp_fu_939_p2)
);

max_pool_1_fcmp_3bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
max_pool_1_fcmp_3bkb_U15(
    .din0(grp_fu_944_p0),
    .din1(grp_fu_944_p1),
    .opcode(5'd2),
    .dout(grp_fu_944_p2)
);

max_pool_1_fcmp_3bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
max_pool_1_fcmp_3bkb_U16(
    .din0(grp_fu_949_p0),
    .din1(grp_fu_949_p1),
    .opcode(5'd2),
    .dout(grp_fu_949_p2)
);

max_pool_1_fcmp_3bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
max_pool_1_fcmp_3bkb_U17(
    .din0(grp_fu_955_p0),
    .din1(grp_fu_955_p1),
    .opcode(5'd2),
    .dout(grp_fu_955_p2)
);

max_pool_1_fcmp_3bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
max_pool_1_fcmp_3bkb_U18(
    .din0(grp_fu_960_p0),
    .din1(grp_fu_960_p1),
    .opcode(5'd2),
    .dout(grp_fu_960_p2)
);

max_pool_1_fcmp_3bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
max_pool_1_fcmp_3bkb_U19(
    .din0(grp_fu_965_p0),
    .din1(grp_fu_965_p1),
    .opcode(5'd2),
    .dout(grp_fu_965_p2)
);

max_pool_1_fcmp_3bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
max_pool_1_fcmp_3bkb_U20(
    .din0(grp_fu_971_p0),
    .din1(grp_fu_971_p1),
    .opcode(5'd2),
    .dout(grp_fu_971_p2)
);

max_pool_1_fcmp_3bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
max_pool_1_fcmp_3bkb_U21(
    .din0(grp_fu_977_p0),
    .din1(grp_fu_977_p1),
    .opcode(5'd2),
    .dout(grp_fu_977_p2)
);

max_pool_1_fcmp_3bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
max_pool_1_fcmp_3bkb_U22(
    .din0(grp_fu_983_p0),
    .din1(grp_fu_983_p1),
    .opcode(5'd2),
    .dout(grp_fu_983_p2)
);

max_pool_1_fcmp_3bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
max_pool_1_fcmp_3bkb_U23(
    .din0(grp_fu_989_p0),
    .din1(grp_fu_989_p1),
    .opcode(5'd2),
    .dout(grp_fu_989_p2)
);

max_pool_1_fcmp_3bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
max_pool_1_fcmp_3bkb_U24(
    .din0(grp_fu_995_p0),
    .din1(grp_fu_995_p1),
    .opcode(5'd2),
    .dout(grp_fu_995_p2)
);

max_pool_1_fcmp_3bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
max_pool_1_fcmp_3bkb_U25(
    .din0(grp_fu_1001_p0),
    .din1(grp_fu_1001_p1),
    .opcode(5'd2),
    .dout(grp_fu_1001_p2)
);

max_pool_1_fcmp_3bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
max_pool_1_fcmp_3bkb_U26(
    .din0(grp_fu_1031_p0),
    .din1(grp_fu_1031_p1),
    .opcode(5'd2),
    .dout(grp_fu_1031_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln10_reg_5517 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        f_0_reg_847 <= select_ln28_53_reg_5532;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        f_0_reg_847 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln10_reg_5517 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten_reg_836 <= add_ln10_reg_5521;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten_reg_836 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln10_reg_5517 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        r_0_reg_858 <= r_reg_5915;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        r_0_reg_858 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        add_ln10_reg_5521 <= add_ln10_fu_1048_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln10_fu_1042_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln28_1_reg_5659 <= add_ln28_1_fu_1206_p2;
        select_ln28_52_reg_5526 <= select_ln28_52_fu_1066_p3;
        zext_ln28_1_reg_5543[11 : 0] <= zext_ln28_1_fu_1149_p1[11 : 0];
        zext_ln28_2_reg_5644[5 : 0] <= zext_ln28_2_fu_1181_p1[5 : 0];
zext_ln28_2_reg_5644[10 : 7] <= zext_ln28_2_fu_1181_p1[10 : 7];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln10_reg_5517 <= icmp_ln10_fu_1042_p2;
        icmp_ln10_reg_5517_pp0_iter1_reg <= icmp_ln10_reg_5517;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln10_reg_5517 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        r_reg_5915 <= r_fu_2994_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln10_reg_5517 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln10_reg_5517 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_1036 <= conv_1_out_12_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln10_reg_5517 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        select_ln28_10_reg_5838 <= select_ln28_10_fu_1928_p3;
        select_ln28_14_reg_5845 <= select_ln28_14_fu_2164_p3;
        select_ln28_18_reg_5852 <= select_ln28_18_fu_2400_p3;
        select_ln28_22_reg_5859 <= select_ln28_22_fu_2636_p3;
        select_ln28_24_reg_5866 <= select_ln28_24_fu_2686_p3;
        select_ln28_28_reg_5873 <= select_ln28_28_fu_2736_p3;
        select_ln28_2_reg_5824 <= select_ln28_2_fu_1456_p3;
        select_ln28_32_reg_5880 <= select_ln28_32_fu_2786_p3;
        select_ln28_36_reg_5887 <= select_ln28_36_fu_2836_p3;
        select_ln28_40_reg_5894 <= select_ln28_40_fu_2886_p3;
        select_ln28_44_reg_5901 <= select_ln28_44_fu_2936_p3;
        select_ln28_48_reg_5908 <= select_ln28_48_fu_2986_p3;
        select_ln28_6_reg_5831 <= select_ln28_6_fu_1692_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln10_reg_5517 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        select_ln28_50_reg_5925 <= select_ln28_50_fu_5418_p3;
        zext_ln35_1_reg_5920[9 : 0] <= zext_ln35_1_fu_3019_p1[9 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln10_fu_1042_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        select_ln28_53_reg_5532 <= select_ln28_53_fu_1074_p3;
    end
end

always @ (*) begin
    if ((icmp_ln10_fu_1042_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln10_reg_5517 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_f_0_phi_fu_851_p4 = select_ln28_53_reg_5532;
    end else begin
        ap_phi_mux_f_0_phi_fu_851_p4 = f_0_reg_847;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln10_reg_5517 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_indvar_flatten_phi_fu_840_p4 = add_ln10_reg_5521;
    end else begin
        ap_phi_mux_indvar_flatten_phi_fu_840_p4 = indvar_flatten_reg_836;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln10_reg_5517 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_r_0_phi_fu_862_p4 = r_reg_5915;
    end else begin
        ap_phi_mux_r_0_phi_fu_862_p4 = r_0_reg_858;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_1_out_0_address0 = zext_ln28_1_reg_5543;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_1_out_0_address0 = zext_ln28_fu_1112_p1;
        end else begin
            conv_1_out_0_address0 = 'bx;
        end
    end else begin
        conv_1_out_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_1_out_0_address1 = zext_ln28_3_fu_1356_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_1_out_0_address1 = zext_ln28_2_fu_1181_p1;
        end else begin
            conv_1_out_0_address1 = 'bx;
        end
    end else begin
        conv_1_out_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        conv_1_out_0_ce0 = 1'b1;
    end else begin
        conv_1_out_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        conv_1_out_0_ce1 = 1'b1;
    end else begin
        conv_1_out_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_1_out_10_address0 = zext_ln28_1_reg_5543;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_1_out_10_address0 = zext_ln28_fu_1112_p1;
        end else begin
            conv_1_out_10_address0 = 'bx;
        end
    end else begin
        conv_1_out_10_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_1_out_10_address1 = zext_ln28_3_fu_1356_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_1_out_10_address1 = zext_ln28_2_fu_1181_p1;
        end else begin
            conv_1_out_10_address1 = 'bx;
        end
    end else begin
        conv_1_out_10_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        conv_1_out_10_ce0 = 1'b1;
    end else begin
        conv_1_out_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        conv_1_out_10_ce1 = 1'b1;
    end else begin
        conv_1_out_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_1_out_11_address0 = zext_ln28_2_reg_5644;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_1_out_11_address0 = zext_ln28_fu_1112_p1;
        end else begin
            conv_1_out_11_address0 = 'bx;
        end
    end else begin
        conv_1_out_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_1_out_11_address1 = zext_ln28_3_fu_1356_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_1_out_11_address1 = zext_ln28_1_fu_1149_p1;
        end else begin
            conv_1_out_11_address1 = 'bx;
        end
    end else begin
        conv_1_out_11_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        conv_1_out_11_ce0 = 1'b1;
    end else begin
        conv_1_out_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        conv_1_out_11_ce1 = 1'b1;
    end else begin
        conv_1_out_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_1_out_12_address0 = zext_ln28_1_reg_5543;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_1_out_12_address0 = zext_ln28_fu_1112_p1;
        end else begin
            conv_1_out_12_address0 = 'bx;
        end
    end else begin
        conv_1_out_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_1_out_12_address1 = zext_ln28_3_fu_1356_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_1_out_12_address1 = zext_ln28_2_fu_1181_p1;
        end else begin
            conv_1_out_12_address1 = 'bx;
        end
    end else begin
        conv_1_out_12_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        conv_1_out_12_ce0 = 1'b1;
    end else begin
        conv_1_out_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        conv_1_out_12_ce1 = 1'b1;
    end else begin
        conv_1_out_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_1_out_1_address0 = zext_ln28_2_reg_5644;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_1_out_1_address0 = zext_ln28_fu_1112_p1;
        end else begin
            conv_1_out_1_address0 = 'bx;
        end
    end else begin
        conv_1_out_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_1_out_1_address1 = zext_ln28_3_fu_1356_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_1_out_1_address1 = zext_ln28_1_fu_1149_p1;
        end else begin
            conv_1_out_1_address1 = 'bx;
        end
    end else begin
        conv_1_out_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        conv_1_out_1_ce0 = 1'b1;
    end else begin
        conv_1_out_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        conv_1_out_1_ce1 = 1'b1;
    end else begin
        conv_1_out_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_1_out_2_address0 = zext_ln28_1_reg_5543;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_1_out_2_address0 = zext_ln28_fu_1112_p1;
        end else begin
            conv_1_out_2_address0 = 'bx;
        end
    end else begin
        conv_1_out_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_1_out_2_address1 = zext_ln28_3_fu_1356_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_1_out_2_address1 = zext_ln28_2_fu_1181_p1;
        end else begin
            conv_1_out_2_address1 = 'bx;
        end
    end else begin
        conv_1_out_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        conv_1_out_2_ce0 = 1'b1;
    end else begin
        conv_1_out_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        conv_1_out_2_ce1 = 1'b1;
    end else begin
        conv_1_out_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_1_out_3_address0 = zext_ln28_2_reg_5644;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_1_out_3_address0 = zext_ln28_fu_1112_p1;
        end else begin
            conv_1_out_3_address0 = 'bx;
        end
    end else begin
        conv_1_out_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_1_out_3_address1 = zext_ln28_3_fu_1356_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_1_out_3_address1 = zext_ln28_1_fu_1149_p1;
        end else begin
            conv_1_out_3_address1 = 'bx;
        end
    end else begin
        conv_1_out_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        conv_1_out_3_ce0 = 1'b1;
    end else begin
        conv_1_out_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        conv_1_out_3_ce1 = 1'b1;
    end else begin
        conv_1_out_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_1_out_4_address0 = zext_ln28_1_reg_5543;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_1_out_4_address0 = zext_ln28_fu_1112_p1;
        end else begin
            conv_1_out_4_address0 = 'bx;
        end
    end else begin
        conv_1_out_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_1_out_4_address1 = zext_ln28_3_fu_1356_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_1_out_4_address1 = zext_ln28_2_fu_1181_p1;
        end else begin
            conv_1_out_4_address1 = 'bx;
        end
    end else begin
        conv_1_out_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        conv_1_out_4_ce0 = 1'b1;
    end else begin
        conv_1_out_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        conv_1_out_4_ce1 = 1'b1;
    end else begin
        conv_1_out_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_1_out_5_address0 = zext_ln28_2_reg_5644;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_1_out_5_address0 = zext_ln28_fu_1112_p1;
        end else begin
            conv_1_out_5_address0 = 'bx;
        end
    end else begin
        conv_1_out_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_1_out_5_address1 = zext_ln28_3_fu_1356_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_1_out_5_address1 = zext_ln28_1_fu_1149_p1;
        end else begin
            conv_1_out_5_address1 = 'bx;
        end
    end else begin
        conv_1_out_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        conv_1_out_5_ce0 = 1'b1;
    end else begin
        conv_1_out_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        conv_1_out_5_ce1 = 1'b1;
    end else begin
        conv_1_out_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_1_out_6_address0 = zext_ln28_1_reg_5543;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_1_out_6_address0 = zext_ln28_fu_1112_p1;
        end else begin
            conv_1_out_6_address0 = 'bx;
        end
    end else begin
        conv_1_out_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_1_out_6_address1 = zext_ln28_3_fu_1356_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_1_out_6_address1 = zext_ln28_2_fu_1181_p1;
        end else begin
            conv_1_out_6_address1 = 'bx;
        end
    end else begin
        conv_1_out_6_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        conv_1_out_6_ce0 = 1'b1;
    end else begin
        conv_1_out_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        conv_1_out_6_ce1 = 1'b1;
    end else begin
        conv_1_out_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_1_out_7_address0 = zext_ln28_2_reg_5644;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_1_out_7_address0 = zext_ln28_fu_1112_p1;
        end else begin
            conv_1_out_7_address0 = 'bx;
        end
    end else begin
        conv_1_out_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_1_out_7_address1 = zext_ln28_3_fu_1356_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_1_out_7_address1 = zext_ln28_1_fu_1149_p1;
        end else begin
            conv_1_out_7_address1 = 'bx;
        end
    end else begin
        conv_1_out_7_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        conv_1_out_7_ce0 = 1'b1;
    end else begin
        conv_1_out_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        conv_1_out_7_ce1 = 1'b1;
    end else begin
        conv_1_out_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_1_out_8_address0 = zext_ln28_1_reg_5543;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_1_out_8_address0 = zext_ln28_fu_1112_p1;
        end else begin
            conv_1_out_8_address0 = 'bx;
        end
    end else begin
        conv_1_out_8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_1_out_8_address1 = zext_ln28_3_fu_1356_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_1_out_8_address1 = zext_ln28_2_fu_1181_p1;
        end else begin
            conv_1_out_8_address1 = 'bx;
        end
    end else begin
        conv_1_out_8_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        conv_1_out_8_ce0 = 1'b1;
    end else begin
        conv_1_out_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        conv_1_out_8_ce1 = 1'b1;
    end else begin
        conv_1_out_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_1_out_9_address0 = zext_ln28_2_reg_5644;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_1_out_9_address0 = zext_ln28_fu_1112_p1;
        end else begin
            conv_1_out_9_address0 = 'bx;
        end
    end else begin
        conv_1_out_9_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_1_out_9_address1 = zext_ln28_3_fu_1356_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_1_out_9_address1 = zext_ln28_1_fu_1149_p1;
        end else begin
            conv_1_out_9_address1 = 'bx;
        end
    end else begin
        conv_1_out_9_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        conv_1_out_9_ce0 = 1'b1;
    end else begin
        conv_1_out_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        conv_1_out_9_ce1 = 1'b1;
    end else begin
        conv_1_out_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1001_p0 = conv_1_out_12_q0;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1001_p0 = conv_1_out_11_q1;
    end else begin
        grp_fu_1001_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1001_p1 = select_ln28_48_reg_5908;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1001_p1 = 32'd8388608;
    end else begin
        grp_fu_1001_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_1031_p0 = reg_1036;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_1031_p0 = conv_1_out_11_q1;
        end else begin
            grp_fu_1031_p0 = 'bx;
        end
    end else begin
        grp_fu_1031_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_1031_p1 = select_ln28_50_reg_5925;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_1031_p1 = select_ln28_49_fu_5326_p3;
        end else begin
            grp_fu_1031_p1 = 'bx;
        end
    end else begin
        grp_fu_1031_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_869_p0 = conv_1_out_1_q0;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_869_p0 = conv_1_out_0_q0;
    end else begin
        grp_fu_869_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_869_p1 = select_ln28_2_reg_5824;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_869_p1 = 32'd8388608;
    end else begin
        grp_fu_869_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_875_p0 = conv_1_out_3_q0;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_875_p0 = conv_1_out_1_q0;
    end else begin
        grp_fu_875_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_875_p1 = select_ln28_6_reg_5831;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_875_p1 = select_ln28_fu_1254_p3;
    end else begin
        grp_fu_875_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_880_p0 = conv_1_out_5_q0;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_880_p0 = conv_1_out_0_q1;
    end else begin
        grp_fu_880_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_880_p1 = select_ln28_10_reg_5838;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_880_p1 = select_ln28_1_fu_1347_p3;
    end else begin
        grp_fu_880_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_885_p0 = conv_1_out_7_q0;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_885_p0 = conv_1_out_2_q0;
    end else begin
        grp_fu_885_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_885_p1 = select_ln28_14_reg_5845;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_885_p1 = 32'd8388608;
    end else begin
        grp_fu_885_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_891_p0 = conv_1_out_9_q0;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_891_p0 = conv_1_out_3_q0;
    end else begin
        grp_fu_891_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_891_p1 = select_ln28_18_reg_5852;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_891_p1 = select_ln28_4_fu_1506_p3;
    end else begin
        grp_fu_891_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_896_p0 = conv_1_out_11_q0;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_896_p0 = conv_1_out_2_q1;
    end else begin
        grp_fu_896_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_896_p1 = select_ln28_22_reg_5859;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_896_p1 = select_ln28_5_fu_1599_p3;
    end else begin
        grp_fu_896_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_901_p0 = conv_1_out_0_q0;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_901_p0 = conv_1_out_4_q0;
    end else begin
        grp_fu_901_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_901_p1 = select_ln28_24_reg_5866;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_901_p1 = 32'd8388608;
    end else begin
        grp_fu_901_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_907_p0 = reg_1036;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_907_p0 = conv_1_out_5_q0;
    end else begin
        grp_fu_907_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_907_p1 = select_ln28_25_fu_3664_p3;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_907_p1 = select_ln28_8_fu_1742_p3;
    end else begin
        grp_fu_907_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_912_p0 = conv_1_out_0_q1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_912_p0 = conv_1_out_4_q1;
    end else begin
        grp_fu_912_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_912_p1 = select_ln28_26_fu_3756_p3;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_912_p1 = select_ln28_9_fu_1835_p3;
    end else begin
        grp_fu_912_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_917_p0 = conv_1_out_2_q0;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_917_p0 = conv_1_out_6_q0;
    end else begin
        grp_fu_917_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_917_p1 = select_ln28_28_reg_5873;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_917_p1 = 32'd8388608;
    end else begin
        grp_fu_917_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_923_p0 = conv_1_out_1_q1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_923_p0 = conv_1_out_7_q0;
    end else begin
        grp_fu_923_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_923_p1 = select_ln28_29_fu_3941_p3;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_923_p1 = select_ln28_12_fu_1978_p3;
    end else begin
        grp_fu_923_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_928_p0 = conv_1_out_2_q1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_928_p0 = conv_1_out_6_q1;
    end else begin
        grp_fu_928_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_928_p1 = select_ln28_30_fu_4033_p3;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_928_p1 = select_ln28_13_fu_2071_p3;
    end else begin
        grp_fu_928_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_933_p0 = conv_1_out_4_q0;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_933_p0 = conv_1_out_8_q0;
    end else begin
        grp_fu_933_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_933_p1 = select_ln28_32_reg_5880;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_933_p1 = 32'd8388608;
    end else begin
        grp_fu_933_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_939_p0 = conv_1_out_3_q1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_939_p0 = conv_1_out_9_q0;
    end else begin
        grp_fu_939_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_939_p1 = select_ln28_33_fu_4218_p3;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_939_p1 = select_ln28_16_fu_2214_p3;
    end else begin
        grp_fu_939_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_944_p0 = conv_1_out_4_q1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_944_p0 = conv_1_out_8_q1;
    end else begin
        grp_fu_944_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_944_p1 = select_ln28_34_fu_4310_p3;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_944_p1 = select_ln28_17_fu_2307_p3;
    end else begin
        grp_fu_944_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_949_p0 = conv_1_out_6_q0;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_949_p0 = conv_1_out_10_q0;
    end else begin
        grp_fu_949_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_949_p1 = select_ln28_36_reg_5887;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_949_p1 = 32'd8388608;
    end else begin
        grp_fu_949_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_955_p0 = conv_1_out_5_q1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_955_p0 = conv_1_out_11_q0;
    end else begin
        grp_fu_955_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_955_p1 = select_ln28_37_fu_4495_p3;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_955_p1 = select_ln28_20_fu_2450_p3;
    end else begin
        grp_fu_955_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_960_p0 = conv_1_out_6_q1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_960_p0 = conv_1_out_10_q1;
    end else begin
        grp_fu_960_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_960_p1 = select_ln28_38_fu_4587_p3;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_960_p1 = select_ln28_21_fu_2543_p3;
    end else begin
        grp_fu_960_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_965_p0 = conv_1_out_8_q0;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_965_p0 = conv_1_out_12_q0;
    end else begin
        grp_fu_965_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_965_p1 = select_ln28_40_reg_5894;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_965_p1 = 32'd8388608;
    end else begin
        grp_fu_965_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_971_p0 = conv_1_out_7_q1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_971_p0 = conv_1_out_1_q1;
    end else begin
        grp_fu_971_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_971_p1 = select_ln28_41_fu_4772_p3;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_971_p1 = 32'd8388608;
    end else begin
        grp_fu_971_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_977_p0 = conv_1_out_8_q1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_977_p0 = conv_1_out_3_q1;
    end else begin
        grp_fu_977_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_977_p1 = select_ln28_42_fu_4864_p3;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_977_p1 = 32'd8388608;
    end else begin
        grp_fu_977_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_983_p0 = conv_1_out_10_q0;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_983_p0 = conv_1_out_5_q1;
    end else begin
        grp_fu_983_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_983_p1 = select_ln28_44_reg_5901;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_983_p1 = 32'd8388608;
    end else begin
        grp_fu_983_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_989_p0 = conv_1_out_9_q1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_989_p0 = conv_1_out_7_q1;
    end else begin
        grp_fu_989_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_989_p1 = select_ln28_45_fu_5049_p3;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_989_p1 = 32'd8388608;
    end else begin
        grp_fu_989_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_995_p0 = conv_1_out_10_q1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_995_p0 = conv_1_out_9_q1;
    end else begin
        grp_fu_995_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_995_p1 = select_ln28_46_fu_5141_p3;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_995_p1 = 32'd8388608;
    end else begin
        grp_fu_995_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_1_out_0_ce0 = 1'b1;
    end else begin
        max_pool_1_out_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln10_reg_5517 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_1_out_0_we0 = 1'b1;
    end else begin
        max_pool_1_out_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_1_out_10_ce0 = 1'b1;
    end else begin
        max_pool_1_out_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln10_reg_5517 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_1_out_10_we0 = 1'b1;
    end else begin
        max_pool_1_out_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_1_out_11_ce0 = 1'b1;
    end else begin
        max_pool_1_out_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln10_reg_5517 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_1_out_11_we0 = 1'b1;
    end else begin
        max_pool_1_out_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        max_pool_1_out_12_ce0 = 1'b1;
    end else begin
        max_pool_1_out_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln10_reg_5517_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        max_pool_1_out_12_we0 = 1'b1;
    end else begin
        max_pool_1_out_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_1_out_1_ce0 = 1'b1;
    end else begin
        max_pool_1_out_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln10_reg_5517 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_1_out_1_we0 = 1'b1;
    end else begin
        max_pool_1_out_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_1_out_2_ce0 = 1'b1;
    end else begin
        max_pool_1_out_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln10_reg_5517 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_1_out_2_we0 = 1'b1;
    end else begin
        max_pool_1_out_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_1_out_3_ce0 = 1'b1;
    end else begin
        max_pool_1_out_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln10_reg_5517 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_1_out_3_we0 = 1'b1;
    end else begin
        max_pool_1_out_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_1_out_4_ce0 = 1'b1;
    end else begin
        max_pool_1_out_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln10_reg_5517 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_1_out_4_we0 = 1'b1;
    end else begin
        max_pool_1_out_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_1_out_5_ce0 = 1'b1;
    end else begin
        max_pool_1_out_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln10_reg_5517 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_1_out_5_we0 = 1'b1;
    end else begin
        max_pool_1_out_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_1_out_6_ce0 = 1'b1;
    end else begin
        max_pool_1_out_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln10_reg_5517 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_1_out_6_we0 = 1'b1;
    end else begin
        max_pool_1_out_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_1_out_7_ce0 = 1'b1;
    end else begin
        max_pool_1_out_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln10_reg_5517 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_1_out_7_we0 = 1'b1;
    end else begin
        max_pool_1_out_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_1_out_8_ce0 = 1'b1;
    end else begin
        max_pool_1_out_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln10_reg_5517 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_1_out_8_we0 = 1'b1;
    end else begin
        max_pool_1_out_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_1_out_9_ce0 = 1'b1;
    end else begin
        max_pool_1_out_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln10_reg_5517 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_1_out_9_we0 = 1'b1;
    end else begin
        max_pool_1_out_9_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln10_fu_1042_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln10_fu_1042_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((~((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln10_fu_1048_p2 = (ap_phi_mux_indvar_flatten_phi_fu_840_p4 + 9'd1);

assign add_ln28_1_fu_1206_p2 = (tmp_150_cast_fu_1198_p3 + zext_ln14_fu_1082_p1);

assign add_ln28_fu_1143_p2 = (tmp_147_cast_fu_1135_p3 + zext_ln14_fu_1082_p1);

assign add_ln35_fu_3013_p2 = (zext_ln35_fu_3009_p1 + zext_ln14_1_fu_2999_p1);

assign and_ln28_10_fu_1680_p2 = (or_ln28_11_fu_1674_p2 & or_ln28_10_fu_1656_p2);

assign and_ln28_11_fu_1686_p2 = (grp_fu_896_p2 & and_ln28_10_fu_1680_p2);

assign and_ln28_12_fu_3197_p2 = (or_ln28_13_fu_3191_p2 & or_ln28_12_fu_3173_p2);

assign and_ln28_13_fu_3203_p2 = (grp_fu_875_p2 & and_ln28_12_fu_3197_p2);

assign and_ln28_14_fu_1736_p2 = (or_ln28_14_fu_1730_p2 & grp_fu_901_p2);

assign and_ln28_15_fu_1823_p2 = (or_ln28_16_fu_1817_p2 & or_ln28_15_fu_1799_p2);

assign and_ln28_16_fu_1829_p2 = (grp_fu_907_p2 & and_ln28_15_fu_1823_p2);

assign and_ln28_17_fu_1916_p2 = (or_ln28_18_fu_1910_p2 & or_ln28_17_fu_1892_p2);

assign and_ln28_18_fu_1922_p2 = (grp_fu_912_p2 & and_ln28_17_fu_1916_p2);

assign and_ln28_19_fu_3288_p2 = (or_ln28_20_fu_3282_p2 & or_ln28_19_fu_3264_p2);

assign and_ln28_1_fu_1335_p2 = (or_ln28_2_fu_1329_p2 & or_ln28_1_fu_1311_p2);

assign and_ln28_20_fu_3294_p2 = (grp_fu_880_p2 & and_ln28_19_fu_3288_p2);

assign and_ln28_21_fu_1972_p2 = (or_ln28_21_fu_1966_p2 & grp_fu_917_p2);

assign and_ln28_22_fu_2059_p2 = (or_ln28_23_fu_2053_p2 & or_ln28_22_fu_2035_p2);

assign and_ln28_23_fu_2065_p2 = (grp_fu_923_p2 & and_ln28_22_fu_2059_p2);

assign and_ln28_24_fu_2152_p2 = (or_ln28_25_fu_2146_p2 & or_ln28_24_fu_2128_p2);

assign and_ln28_25_fu_2158_p2 = (grp_fu_928_p2 & and_ln28_24_fu_2152_p2);

assign and_ln28_26_fu_3379_p2 = (or_ln28_27_fu_3373_p2 & or_ln28_26_fu_3355_p2);

assign and_ln28_27_fu_3385_p2 = (grp_fu_885_p2 & and_ln28_26_fu_3379_p2);

assign and_ln28_28_fu_2208_p2 = (or_ln28_28_fu_2202_p2 & grp_fu_933_p2);

assign and_ln28_29_fu_2295_p2 = (or_ln28_30_fu_2289_p2 & or_ln28_29_fu_2271_p2);

assign and_ln28_2_fu_1341_p2 = (grp_fu_875_p2 & and_ln28_1_fu_1335_p2);

assign and_ln28_30_fu_2301_p2 = (grp_fu_939_p2 & and_ln28_29_fu_2295_p2);

assign and_ln28_31_fu_2388_p2 = (or_ln28_32_fu_2382_p2 & or_ln28_31_fu_2364_p2);

assign and_ln28_32_fu_2394_p2 = (grp_fu_944_p2 & and_ln28_31_fu_2388_p2);

assign and_ln28_33_fu_3470_p2 = (or_ln28_34_fu_3464_p2 & or_ln28_33_fu_3446_p2);

assign and_ln28_34_fu_3476_p2 = (grp_fu_891_p2 & and_ln28_33_fu_3470_p2);

assign and_ln28_35_fu_2444_p2 = (or_ln28_35_fu_2438_p2 & grp_fu_949_p2);

assign and_ln28_36_fu_2531_p2 = (or_ln28_37_fu_2525_p2 & or_ln28_36_fu_2507_p2);

assign and_ln28_37_fu_2537_p2 = (grp_fu_955_p2 & and_ln28_36_fu_2531_p2);

assign and_ln28_38_fu_2624_p2 = (or_ln28_39_fu_2618_p2 & or_ln28_38_fu_2600_p2);

assign and_ln28_39_fu_2630_p2 = (grp_fu_960_p2 & and_ln28_38_fu_2624_p2);

assign and_ln28_3_fu_1444_p2 = (or_ln28_4_fu_1438_p2 & or_ln28_3_fu_1420_p2);

assign and_ln28_40_fu_3561_p2 = (or_ln28_41_fu_3555_p2 & or_ln28_40_fu_3537_p2);

assign and_ln28_41_fu_3567_p2 = (grp_fu_896_p2 & and_ln28_40_fu_3561_p2);

assign and_ln28_42_fu_2680_p2 = (or_ln28_42_fu_2674_p2 & grp_fu_965_p2);

assign and_ln28_43_fu_3652_p2 = (or_ln28_44_fu_3646_p2 & or_ln28_43_fu_3628_p2);

assign and_ln28_44_fu_3658_p2 = (grp_fu_901_p2 & and_ln28_43_fu_3652_p2);

assign and_ln28_45_fu_3744_p2 = (or_ln28_46_fu_3738_p2 & or_ln28_45_fu_3720_p2);

assign and_ln28_46_fu_3750_p2 = (grp_fu_907_p2 & and_ln28_45_fu_3744_p2);

assign and_ln28_47_fu_3837_p2 = (or_ln28_48_fu_3831_p2 & or_ln28_47_fu_3813_p2);

assign and_ln28_48_fu_3843_p2 = (grp_fu_912_p2 & and_ln28_47_fu_3837_p2);

assign and_ln28_49_fu_2730_p2 = (or_ln28_49_fu_2724_p2 & grp_fu_971_p2);

assign and_ln28_4_fu_1450_p2 = (grp_fu_880_p2 & and_ln28_3_fu_1444_p2);

assign and_ln28_50_fu_3929_p2 = (or_ln28_51_fu_3923_p2 & or_ln28_50_fu_3905_p2);

assign and_ln28_51_fu_3935_p2 = (grp_fu_917_p2 & and_ln28_50_fu_3929_p2);

assign and_ln28_52_fu_4021_p2 = (or_ln28_53_fu_4015_p2 & or_ln28_52_fu_3997_p2);

assign and_ln28_53_fu_4027_p2 = (grp_fu_923_p2 & and_ln28_52_fu_4021_p2);

assign and_ln28_54_fu_4114_p2 = (or_ln28_55_fu_4108_p2 & or_ln28_54_fu_4090_p2);

assign and_ln28_55_fu_4120_p2 = (grp_fu_928_p2 & and_ln28_54_fu_4114_p2);

assign and_ln28_56_fu_2780_p2 = (or_ln28_56_fu_2774_p2 & grp_fu_977_p2);

assign and_ln28_57_fu_4206_p2 = (or_ln28_58_fu_4200_p2 & or_ln28_57_fu_4182_p2);

assign and_ln28_58_fu_4212_p2 = (grp_fu_933_p2 & and_ln28_57_fu_4206_p2);

assign and_ln28_59_fu_4298_p2 = (or_ln28_60_fu_4292_p2 & or_ln28_59_fu_4274_p2);

assign and_ln28_5_fu_3106_p2 = (or_ln28_6_fu_3100_p2 & or_ln28_5_fu_3082_p2);

assign and_ln28_60_fu_4304_p2 = (grp_fu_939_p2 & and_ln28_59_fu_4298_p2);

assign and_ln28_61_fu_4391_p2 = (or_ln28_62_fu_4385_p2 & or_ln28_61_fu_4367_p2);

assign and_ln28_62_fu_4397_p2 = (grp_fu_944_p2 & and_ln28_61_fu_4391_p2);

assign and_ln28_63_fu_2830_p2 = (or_ln28_63_fu_2824_p2 & grp_fu_983_p2);

assign and_ln28_64_fu_4483_p2 = (or_ln28_65_fu_4477_p2 & or_ln28_64_fu_4459_p2);

assign and_ln28_65_fu_4489_p2 = (grp_fu_949_p2 & and_ln28_64_fu_4483_p2);

assign and_ln28_66_fu_4575_p2 = (or_ln28_67_fu_4569_p2 & or_ln28_66_fu_4551_p2);

assign and_ln28_67_fu_4581_p2 = (grp_fu_955_p2 & and_ln28_66_fu_4575_p2);

assign and_ln28_68_fu_4668_p2 = (or_ln28_69_fu_4662_p2 & or_ln28_68_fu_4644_p2);

assign and_ln28_69_fu_4674_p2 = (grp_fu_960_p2 & and_ln28_68_fu_4668_p2);

assign and_ln28_6_fu_3112_p2 = (grp_fu_869_p2 & and_ln28_5_fu_3106_p2);

assign and_ln28_70_fu_2880_p2 = (or_ln28_70_fu_2874_p2 & grp_fu_989_p2);

assign and_ln28_71_fu_4760_p2 = (or_ln28_72_fu_4754_p2 & or_ln28_71_fu_4736_p2);

assign and_ln28_72_fu_4766_p2 = (grp_fu_965_p2 & and_ln28_71_fu_4760_p2);

assign and_ln28_73_fu_4852_p2 = (or_ln28_74_fu_4846_p2 & or_ln28_73_fu_4828_p2);

assign and_ln28_74_fu_4858_p2 = (grp_fu_971_p2 & and_ln28_73_fu_4852_p2);

assign and_ln28_75_fu_4945_p2 = (or_ln28_76_fu_4939_p2 & or_ln28_75_fu_4921_p2);

assign and_ln28_76_fu_4951_p2 = (grp_fu_977_p2 & and_ln28_75_fu_4945_p2);

assign and_ln28_77_fu_2930_p2 = (or_ln28_77_fu_2924_p2 & grp_fu_995_p2);

assign and_ln28_78_fu_5037_p2 = (or_ln28_79_fu_5031_p2 & or_ln28_78_fu_5013_p2);

assign and_ln28_79_fu_5043_p2 = (grp_fu_983_p2 & and_ln28_78_fu_5037_p2);

assign and_ln28_7_fu_1500_p2 = (or_ln28_7_fu_1494_p2 & grp_fu_885_p2);

assign and_ln28_80_fu_5129_p2 = (or_ln28_81_fu_5123_p2 & or_ln28_80_fu_5105_p2);

assign and_ln28_81_fu_5135_p2 = (grp_fu_989_p2 & and_ln28_80_fu_5129_p2);

assign and_ln28_82_fu_5222_p2 = (or_ln28_83_fu_5216_p2 & or_ln28_82_fu_5198_p2);

assign and_ln28_83_fu_5228_p2 = (grp_fu_995_p2 & and_ln28_82_fu_5222_p2);

assign and_ln28_84_fu_2980_p2 = (or_ln28_84_fu_2974_p2 & grp_fu_1001_p2);

assign and_ln28_85_fu_5314_p2 = (or_ln28_86_fu_5308_p2 & or_ln28_85_fu_5290_p2);

assign and_ln28_86_fu_5320_p2 = (grp_fu_1001_p2 & and_ln28_85_fu_5314_p2);

assign and_ln28_87_fu_5406_p2 = (or_ln28_88_fu_5400_p2 & or_ln28_87_fu_5382_p2);

assign and_ln28_88_fu_5412_p2 = (grp_fu_1031_p2 & and_ln28_87_fu_5406_p2);

assign and_ln28_89_fu_5497_p2 = (or_ln28_90_fu_5491_p2 & or_ln28_89_fu_5473_p2);

assign and_ln28_8_fu_1587_p2 = (or_ln28_9_fu_1581_p2 & or_ln28_8_fu_1563_p2);

assign and_ln28_90_fu_5503_p2 = (grp_fu_1031_p2 & and_ln28_89_fu_5497_p2);

assign and_ln28_9_fu_1593_p2 = (grp_fu_891_p2 & and_ln28_8_fu_1587_p2);

assign and_ln28_fu_1248_p2 = (or_ln28_fu_1242_p2 & grp_fu_869_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd3];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign bitcast_ln28_10_fu_1608_p1 = conv_1_out_2_q1;

assign bitcast_ln28_11_fu_1626_p1 = select_ln28_5_fu_1599_p3;

assign bitcast_ln28_12_fu_3126_p1 = conv_1_out_3_q0;

assign bitcast_ln28_13_fu_3144_p1 = select_ln28_6_reg_5831;

assign bitcast_ln28_14_fu_1700_p1 = conv_1_out_4_q0;

assign bitcast_ln28_15_fu_1751_p1 = conv_1_out_5_q0;

assign bitcast_ln28_16_fu_1769_p1 = select_ln28_8_fu_1742_p3;

assign bitcast_ln28_17_fu_1844_p1 = conv_1_out_4_q1;

assign bitcast_ln28_18_fu_1862_p1 = select_ln28_9_fu_1835_p3;

assign bitcast_ln28_19_fu_3217_p1 = conv_1_out_5_q0;

assign bitcast_ln28_1_fu_1263_p1 = conv_1_out_1_q0;

assign bitcast_ln28_20_fu_3235_p1 = select_ln28_10_reg_5838;

assign bitcast_ln28_21_fu_1936_p1 = conv_1_out_6_q0;

assign bitcast_ln28_22_fu_1987_p1 = conv_1_out_7_q0;

assign bitcast_ln28_23_fu_2005_p1 = select_ln28_12_fu_1978_p3;

assign bitcast_ln28_24_fu_2080_p1 = conv_1_out_6_q1;

assign bitcast_ln28_25_fu_2098_p1 = select_ln28_13_fu_2071_p3;

assign bitcast_ln28_26_fu_3308_p1 = conv_1_out_7_q0;

assign bitcast_ln28_27_fu_3326_p1 = select_ln28_14_reg_5845;

assign bitcast_ln28_28_fu_2172_p1 = conv_1_out_8_q0;

assign bitcast_ln28_29_fu_2223_p1 = conv_1_out_9_q0;

assign bitcast_ln28_2_fu_1281_p1 = select_ln28_fu_1254_p3;

assign bitcast_ln28_30_fu_2241_p1 = select_ln28_16_fu_2214_p3;

assign bitcast_ln28_31_fu_2316_p1 = conv_1_out_8_q1;

assign bitcast_ln28_32_fu_2334_p1 = select_ln28_17_fu_2307_p3;

assign bitcast_ln28_33_fu_3399_p1 = conv_1_out_9_q0;

assign bitcast_ln28_34_fu_3417_p1 = select_ln28_18_reg_5852;

assign bitcast_ln28_35_fu_2408_p1 = conv_1_out_10_q0;

assign bitcast_ln28_36_fu_2459_p1 = conv_1_out_11_q0;

assign bitcast_ln28_37_fu_2477_p1 = select_ln28_20_fu_2450_p3;

assign bitcast_ln28_38_fu_2552_p1 = conv_1_out_10_q1;

assign bitcast_ln28_39_fu_2570_p1 = select_ln28_21_fu_2543_p3;

assign bitcast_ln28_3_fu_1372_p1 = conv_1_out_0_q1;

assign bitcast_ln28_40_fu_3490_p1 = conv_1_out_11_q0;

assign bitcast_ln28_41_fu_3508_p1 = select_ln28_22_reg_5859;

assign bitcast_ln28_42_fu_2644_p1 = conv_1_out_12_q0;

assign bitcast_ln28_43_fu_3581_p1 = conv_1_out_0_q0;

assign bitcast_ln28_44_fu_3599_p1 = select_ln28_24_reg_5866;

assign bitcast_ln28_45_fu_3672_p1 = reg_1036;

assign bitcast_ln28_46_fu_3690_p1 = select_ln28_25_fu_3664_p3;

assign bitcast_ln28_47_fu_3765_p1 = conv_1_out_0_q1;

assign bitcast_ln28_48_fu_3783_p1 = select_ln28_26_fu_3756_p3;

assign bitcast_ln28_49_fu_2694_p1 = conv_1_out_1_q1;

assign bitcast_ln28_4_fu_1390_p1 = select_ln28_1_fu_1347_p3;

assign bitcast_ln28_50_fu_3858_p1 = conv_1_out_2_q0;

assign bitcast_ln28_51_fu_3876_p1 = select_ln28_28_reg_5873;

assign bitcast_ln28_52_fu_3949_p1 = conv_1_out_1_q1;

assign bitcast_ln28_53_fu_3967_p1 = select_ln28_29_fu_3941_p3;

assign bitcast_ln28_54_fu_4042_p1 = conv_1_out_2_q1;

assign bitcast_ln28_55_fu_4060_p1 = select_ln28_30_fu_4033_p3;

assign bitcast_ln28_56_fu_2744_p1 = conv_1_out_3_q1;

assign bitcast_ln28_57_fu_4135_p1 = conv_1_out_4_q0;

assign bitcast_ln28_58_fu_4153_p1 = select_ln28_32_reg_5880;

assign bitcast_ln28_59_fu_4226_p1 = conv_1_out_3_q1;

assign bitcast_ln28_5_fu_3035_p1 = conv_1_out_1_q0;

assign bitcast_ln28_60_fu_4244_p1 = select_ln28_33_fu_4218_p3;

assign bitcast_ln28_61_fu_4319_p1 = conv_1_out_4_q1;

assign bitcast_ln28_62_fu_4337_p1 = select_ln28_34_fu_4310_p3;

assign bitcast_ln28_63_fu_2794_p1 = conv_1_out_5_q1;

assign bitcast_ln28_64_fu_4412_p1 = conv_1_out_6_q0;

assign bitcast_ln28_65_fu_4430_p1 = select_ln28_36_reg_5887;

assign bitcast_ln28_66_fu_4503_p1 = conv_1_out_5_q1;

assign bitcast_ln28_67_fu_4521_p1 = select_ln28_37_fu_4495_p3;

assign bitcast_ln28_68_fu_4596_p1 = conv_1_out_6_q1;

assign bitcast_ln28_69_fu_4614_p1 = select_ln28_38_fu_4587_p3;

assign bitcast_ln28_6_fu_3053_p1 = select_ln28_2_reg_5824;

assign bitcast_ln28_70_fu_2844_p1 = conv_1_out_7_q1;

assign bitcast_ln28_71_fu_4689_p1 = conv_1_out_8_q0;

assign bitcast_ln28_72_fu_4707_p1 = select_ln28_40_reg_5894;

assign bitcast_ln28_73_fu_4780_p1 = conv_1_out_7_q1;

assign bitcast_ln28_74_fu_4798_p1 = select_ln28_41_fu_4772_p3;

assign bitcast_ln28_75_fu_4873_p1 = conv_1_out_8_q1;

assign bitcast_ln28_76_fu_4891_p1 = select_ln28_42_fu_4864_p3;

assign bitcast_ln28_77_fu_2894_p1 = conv_1_out_9_q1;

assign bitcast_ln28_78_fu_4966_p1 = conv_1_out_10_q0;

assign bitcast_ln28_79_fu_4984_p1 = select_ln28_44_reg_5901;

assign bitcast_ln28_7_fu_1464_p1 = conv_1_out_2_q0;

assign bitcast_ln28_80_fu_5057_p1 = conv_1_out_9_q1;

assign bitcast_ln28_81_fu_5075_p1 = select_ln28_45_fu_5049_p3;

assign bitcast_ln28_82_fu_5150_p1 = conv_1_out_10_q1;

assign bitcast_ln28_83_fu_5168_p1 = select_ln28_46_fu_5141_p3;

assign bitcast_ln28_84_fu_2944_p1 = conv_1_out_11_q1;

assign bitcast_ln28_85_fu_5243_p1 = conv_1_out_12_q0;

assign bitcast_ln28_86_fu_5261_p1 = select_ln28_48_reg_5908;

assign bitcast_ln28_87_fu_5334_p1 = conv_1_out_11_q1;

assign bitcast_ln28_88_fu_5352_p1 = select_ln28_49_fu_5326_p3;

assign bitcast_ln28_89_fu_5426_p1 = reg_1036;

assign bitcast_ln28_8_fu_1515_p1 = conv_1_out_3_q0;

assign bitcast_ln28_90_fu_5444_p1 = select_ln28_50_reg_5925;

assign bitcast_ln28_9_fu_1533_p1 = select_ln28_4_fu_1506_p3;

assign bitcast_ln28_fu_1212_p1 = conv_1_out_0_q0;

assign f_fu_1054_p2 = (6'd1 + ap_phi_mux_f_0_phi_fu_851_p4);

assign icmp_ln10_fu_1042_p2 = ((ap_phi_mux_indvar_flatten_phi_fu_840_p4 == 9'd416) ? 1'b1 : 1'b0);

assign icmp_ln13_fu_1060_p2 = ((ap_phi_mux_r_0_phi_fu_862_p4 == 4'd13) ? 1'b1 : 1'b0);

assign icmp_ln28_100_fu_3893_p2 = ((tmp_80_fu_3862_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_101_fu_3899_p2 = ((trunc_ln28_50_fu_3872_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_102_fu_3911_p2 = ((tmp_81_fu_3879_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_103_fu_3917_p2 = ((trunc_ln28_51_fu_3889_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_104_fu_3985_p2 = ((tmp_83_fu_3953_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_105_fu_3991_p2 = ((trunc_ln28_52_fu_3963_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_106_fu_4003_p2 = ((tmp_84_fu_3971_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_107_fu_4009_p2 = ((trunc_ln28_53_fu_3981_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_108_fu_4078_p2 = ((tmp_86_fu_4046_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_109_fu_4084_p2 = ((trunc_ln28_54_fu_4056_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_10_fu_3070_p2 = ((tmp_s_fu_3039_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_110_fu_4096_p2 = ((tmp_87_fu_4064_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_111_fu_4102_p2 = ((trunc_ln28_55_fu_4074_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_112_fu_2762_p2 = ((tmp_89_fu_2748_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_113_fu_2768_p2 = ((trunc_ln28_56_fu_2758_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_114_fu_4170_p2 = ((tmp_91_fu_4139_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_115_fu_4176_p2 = ((trunc_ln28_57_fu_4149_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_116_fu_4188_p2 = ((tmp_92_fu_4156_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_117_fu_4194_p2 = ((trunc_ln28_58_fu_4166_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_118_fu_4262_p2 = ((tmp_94_fu_4230_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_119_fu_4268_p2 = ((trunc_ln28_59_fu_4240_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_11_fu_3076_p2 = ((trunc_ln28_5_fu_3049_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_120_fu_4280_p2 = ((tmp_95_fu_4248_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_121_fu_4286_p2 = ((trunc_ln28_60_fu_4258_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_122_fu_4355_p2 = ((tmp_97_fu_4323_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_123_fu_4361_p2 = ((trunc_ln28_61_fu_4333_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_124_fu_4373_p2 = ((tmp_98_fu_4341_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_125_fu_4379_p2 = ((trunc_ln28_62_fu_4351_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_126_fu_2812_p2 = ((tmp_100_fu_2798_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_127_fu_2818_p2 = ((trunc_ln28_63_fu_2808_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_128_fu_4447_p2 = ((tmp_102_fu_4416_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_129_fu_4453_p2 = ((trunc_ln28_64_fu_4426_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_12_fu_3088_p2 = ((tmp_10_fu_3056_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_130_fu_4465_p2 = ((tmp_103_fu_4433_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_131_fu_4471_p2 = ((trunc_ln28_65_fu_4443_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_132_fu_4539_p2 = ((tmp_105_fu_4507_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_133_fu_4545_p2 = ((trunc_ln28_66_fu_4517_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_134_fu_4557_p2 = ((tmp_106_fu_4525_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_135_fu_4563_p2 = ((trunc_ln28_67_fu_4535_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_136_fu_4632_p2 = ((tmp_108_fu_4600_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_137_fu_4638_p2 = ((trunc_ln28_68_fu_4610_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_138_fu_4650_p2 = ((tmp_109_fu_4618_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_139_fu_4656_p2 = ((trunc_ln28_69_fu_4628_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_13_fu_3094_p2 = ((trunc_ln28_6_fu_3066_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_140_fu_2862_p2 = ((tmp_111_fu_2848_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_141_fu_2868_p2 = ((trunc_ln28_70_fu_2858_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_142_fu_4724_p2 = ((tmp_113_fu_4693_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_143_fu_4730_p2 = ((trunc_ln28_71_fu_4703_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_144_fu_4742_p2 = ((tmp_114_fu_4710_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_145_fu_4748_p2 = ((trunc_ln28_72_fu_4720_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_146_fu_4816_p2 = ((tmp_116_fu_4784_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_147_fu_4822_p2 = ((trunc_ln28_73_fu_4794_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_148_fu_4834_p2 = ((tmp_117_fu_4802_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_149_fu_4840_p2 = ((trunc_ln28_74_fu_4812_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_14_fu_1482_p2 = ((tmp_12_fu_1468_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_150_fu_4909_p2 = ((tmp_119_fu_4877_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_151_fu_4915_p2 = ((trunc_ln28_75_fu_4887_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_152_fu_4927_p2 = ((tmp_120_fu_4895_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_153_fu_4933_p2 = ((trunc_ln28_76_fu_4905_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_154_fu_2912_p2 = ((tmp_122_fu_2898_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_155_fu_2918_p2 = ((trunc_ln28_77_fu_2908_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_156_fu_5001_p2 = ((tmp_124_fu_4970_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_157_fu_5007_p2 = ((trunc_ln28_78_fu_4980_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_158_fu_5019_p2 = ((tmp_125_fu_4987_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_159_fu_5025_p2 = ((trunc_ln28_79_fu_4997_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_15_fu_1488_p2 = ((trunc_ln28_7_fu_1478_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_160_fu_5093_p2 = ((tmp_127_fu_5061_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_161_fu_5099_p2 = ((trunc_ln28_80_fu_5071_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_162_fu_5111_p2 = ((tmp_128_fu_5079_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_163_fu_5117_p2 = ((trunc_ln28_81_fu_5089_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_164_fu_5186_p2 = ((tmp_130_fu_5154_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_165_fu_5192_p2 = ((trunc_ln28_82_fu_5164_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_166_fu_5204_p2 = ((tmp_131_fu_5172_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_167_fu_5210_p2 = ((trunc_ln28_83_fu_5182_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_168_fu_2962_p2 = ((tmp_133_fu_2948_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_169_fu_2968_p2 = ((trunc_ln28_84_fu_2958_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_16_fu_1551_p2 = ((tmp_14_fu_1519_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_170_fu_5278_p2 = ((tmp_135_fu_5247_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_171_fu_5284_p2 = ((trunc_ln28_85_fu_5257_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_172_fu_5296_p2 = ((tmp_136_fu_5264_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_173_fu_5302_p2 = ((trunc_ln28_86_fu_5274_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_174_fu_5370_p2 = ((tmp_138_fu_5338_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_175_fu_5376_p2 = ((trunc_ln28_87_fu_5348_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_176_fu_5388_p2 = ((tmp_139_fu_5356_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_177_fu_5394_p2 = ((trunc_ln28_88_fu_5366_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_178_fu_5461_p2 = ((tmp_141_fu_5430_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_179_fu_5467_p2 = ((trunc_ln28_89_fu_5440_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_17_fu_1557_p2 = ((trunc_ln28_8_fu_1529_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_180_fu_5479_p2 = ((tmp_142_fu_5447_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_181_fu_5485_p2 = ((trunc_ln28_90_fu_5457_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_18_fu_1569_p2 = ((tmp_15_fu_1537_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_19_fu_1575_p2 = ((trunc_ln28_9_fu_1547_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_1_fu_1236_p2 = ((trunc_ln28_fu_1226_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_20_fu_1644_p2 = ((tmp_17_fu_1612_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_21_fu_1650_p2 = ((trunc_ln28_10_fu_1622_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_22_fu_1662_p2 = ((tmp_18_fu_1630_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_23_fu_1668_p2 = ((trunc_ln28_11_fu_1640_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_24_fu_3161_p2 = ((tmp_20_fu_3130_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_25_fu_3167_p2 = ((trunc_ln28_12_fu_3140_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_26_fu_3179_p2 = ((tmp_21_fu_3147_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_27_fu_3185_p2 = ((trunc_ln28_13_fu_3157_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_28_fu_1718_p2 = ((tmp_23_fu_1704_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_29_fu_1724_p2 = ((trunc_ln28_14_fu_1714_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_2_fu_1299_p2 = ((tmp_4_fu_1267_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_30_fu_1787_p2 = ((tmp_25_fu_1755_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_31_fu_1793_p2 = ((trunc_ln28_15_fu_1765_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_32_fu_1805_p2 = ((tmp_26_fu_1773_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_33_fu_1811_p2 = ((trunc_ln28_16_fu_1783_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_34_fu_1880_p2 = ((tmp_28_fu_1848_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_35_fu_1886_p2 = ((trunc_ln28_17_fu_1858_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_36_fu_1898_p2 = ((tmp_29_fu_1866_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_37_fu_1904_p2 = ((trunc_ln28_18_fu_1876_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_38_fu_3252_p2 = ((tmp_31_fu_3221_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_39_fu_3258_p2 = ((trunc_ln28_19_fu_3231_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_3_fu_1305_p2 = ((trunc_ln28_1_fu_1277_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_40_fu_3270_p2 = ((tmp_32_fu_3238_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_41_fu_3276_p2 = ((trunc_ln28_20_fu_3248_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_42_fu_1954_p2 = ((tmp_34_fu_1940_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_43_fu_1960_p2 = ((trunc_ln28_21_fu_1950_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_44_fu_2023_p2 = ((tmp_36_fu_1991_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_45_fu_2029_p2 = ((trunc_ln28_22_fu_2001_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_46_fu_2041_p2 = ((tmp_37_fu_2009_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_47_fu_2047_p2 = ((trunc_ln28_23_fu_2019_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_48_fu_2116_p2 = ((tmp_39_fu_2084_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_49_fu_2122_p2 = ((trunc_ln28_24_fu_2094_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_4_fu_1317_p2 = ((tmp_5_fu_1285_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_50_fu_2134_p2 = ((tmp_40_fu_2102_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_51_fu_2140_p2 = ((trunc_ln28_25_fu_2112_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_52_fu_3343_p2 = ((tmp_42_fu_3312_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_53_fu_3349_p2 = ((trunc_ln28_26_fu_3322_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_54_fu_3361_p2 = ((tmp_43_fu_3329_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_55_fu_3367_p2 = ((trunc_ln28_27_fu_3339_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_56_fu_2190_p2 = ((tmp_45_fu_2176_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_57_fu_2196_p2 = ((trunc_ln28_28_fu_2186_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_58_fu_2259_p2 = ((tmp_47_fu_2227_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_59_fu_2265_p2 = ((trunc_ln28_29_fu_2237_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_5_fu_1323_p2 = ((trunc_ln28_2_fu_1295_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_60_fu_2277_p2 = ((tmp_48_fu_2245_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_61_fu_2283_p2 = ((trunc_ln28_30_fu_2255_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_62_fu_2352_p2 = ((tmp_50_fu_2320_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_63_fu_2358_p2 = ((trunc_ln28_31_fu_2330_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_64_fu_2370_p2 = ((tmp_51_fu_2338_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_65_fu_2376_p2 = ((trunc_ln28_32_fu_2348_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_66_fu_3434_p2 = ((tmp_53_fu_3403_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_67_fu_3440_p2 = ((trunc_ln28_33_fu_3413_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_68_fu_3452_p2 = ((tmp_54_fu_3420_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_69_fu_3458_p2 = ((trunc_ln28_34_fu_3430_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_6_fu_1408_p2 = ((tmp_7_fu_1376_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_70_fu_2426_p2 = ((tmp_56_fu_2412_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_71_fu_2432_p2 = ((trunc_ln28_35_fu_2422_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_72_fu_2495_p2 = ((tmp_58_fu_2463_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_73_fu_2501_p2 = ((trunc_ln28_36_fu_2473_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_74_fu_2513_p2 = ((tmp_59_fu_2481_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_75_fu_2519_p2 = ((trunc_ln28_37_fu_2491_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_76_fu_2588_p2 = ((tmp_61_fu_2556_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_77_fu_2594_p2 = ((trunc_ln28_38_fu_2566_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_78_fu_2606_p2 = ((tmp_62_fu_2574_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_79_fu_2612_p2 = ((trunc_ln28_39_fu_2584_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_7_fu_1414_p2 = ((trunc_ln28_3_fu_1386_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_80_fu_3525_p2 = ((tmp_64_fu_3494_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_81_fu_3531_p2 = ((trunc_ln28_40_fu_3504_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_82_fu_3543_p2 = ((tmp_65_fu_3511_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_83_fu_3549_p2 = ((trunc_ln28_41_fu_3521_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_84_fu_2662_p2 = ((tmp_67_fu_2648_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_85_fu_2668_p2 = ((trunc_ln28_42_fu_2658_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_86_fu_3616_p2 = ((tmp_69_fu_3585_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_87_fu_3622_p2 = ((trunc_ln28_43_fu_3595_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_88_fu_3634_p2 = ((tmp_70_fu_3602_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_89_fu_3640_p2 = ((trunc_ln28_44_fu_3612_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_8_fu_1426_p2 = ((tmp_8_fu_1394_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_90_fu_3708_p2 = ((tmp_72_fu_3676_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_91_fu_3714_p2 = ((trunc_ln28_45_fu_3686_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_92_fu_3726_p2 = ((tmp_73_fu_3694_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_93_fu_3732_p2 = ((trunc_ln28_46_fu_3704_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_94_fu_3801_p2 = ((tmp_75_fu_3769_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_95_fu_3807_p2 = ((trunc_ln28_47_fu_3779_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_96_fu_3819_p2 = ((tmp_76_fu_3787_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_97_fu_3825_p2 = ((trunc_ln28_48_fu_3797_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_98_fu_2712_p2 = ((tmp_78_fu_2698_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_99_fu_2718_p2 = ((trunc_ln28_49_fu_2708_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_9_fu_1432_p2 = ((trunc_ln28_4_fu_1404_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_fu_1230_p2 = ((tmp_2_fu_1216_p4 != 8'd255) ? 1'b1 : 1'b0);

assign max_pool_1_out_0_address0 = zext_ln35_1_fu_3019_p1;

assign max_pool_1_out_0_d0 = ((and_ln28_6_fu_3112_p2[0:0] === 1'b1) ? conv_1_out_1_q0 : select_ln28_2_reg_5824);

assign max_pool_1_out_10_address0 = zext_ln35_1_fu_3019_p1;

assign max_pool_1_out_10_d0 = ((and_ln28_76_fu_4951_p2[0:0] === 1'b1) ? conv_1_out_8_q1 : select_ln28_42_fu_4864_p3);

assign max_pool_1_out_11_address0 = zext_ln35_1_fu_3019_p1;

assign max_pool_1_out_11_d0 = ((and_ln28_83_fu_5228_p2[0:0] === 1'b1) ? conv_1_out_10_q1 : select_ln28_46_fu_5141_p3);

assign max_pool_1_out_12_address0 = zext_ln35_1_reg_5920;

assign max_pool_1_out_12_d0 = ((and_ln28_90_fu_5503_p2[0:0] === 1'b1) ? reg_1036 : select_ln28_50_reg_5925);

assign max_pool_1_out_1_address0 = zext_ln35_1_fu_3019_p1;

assign max_pool_1_out_1_d0 = ((and_ln28_13_fu_3203_p2[0:0] === 1'b1) ? conv_1_out_3_q0 : select_ln28_6_reg_5831);

assign max_pool_1_out_2_address0 = zext_ln35_1_fu_3019_p1;

assign max_pool_1_out_2_d0 = ((and_ln28_20_fu_3294_p2[0:0] === 1'b1) ? conv_1_out_5_q0 : select_ln28_10_reg_5838);

assign max_pool_1_out_3_address0 = zext_ln35_1_fu_3019_p1;

assign max_pool_1_out_3_d0 = ((and_ln28_27_fu_3385_p2[0:0] === 1'b1) ? conv_1_out_7_q0 : select_ln28_14_reg_5845);

assign max_pool_1_out_4_address0 = zext_ln35_1_fu_3019_p1;

assign max_pool_1_out_4_d0 = ((and_ln28_34_fu_3476_p2[0:0] === 1'b1) ? conv_1_out_9_q0 : select_ln28_18_reg_5852);

assign max_pool_1_out_5_address0 = zext_ln35_1_fu_3019_p1;

assign max_pool_1_out_5_d0 = ((and_ln28_41_fu_3567_p2[0:0] === 1'b1) ? conv_1_out_11_q0 : select_ln28_22_reg_5859);

assign max_pool_1_out_6_address0 = zext_ln35_1_fu_3019_p1;

assign max_pool_1_out_6_d0 = ((and_ln28_48_fu_3843_p2[0:0] === 1'b1) ? conv_1_out_0_q1 : select_ln28_26_fu_3756_p3);

assign max_pool_1_out_7_address0 = zext_ln35_1_fu_3019_p1;

assign max_pool_1_out_7_d0 = ((and_ln28_55_fu_4120_p2[0:0] === 1'b1) ? conv_1_out_2_q1 : select_ln28_30_fu_4033_p3);

assign max_pool_1_out_8_address0 = zext_ln35_1_fu_3019_p1;

assign max_pool_1_out_8_d0 = ((and_ln28_62_fu_4397_p2[0:0] === 1'b1) ? conv_1_out_4_q1 : select_ln28_34_fu_4310_p3);

assign max_pool_1_out_9_address0 = zext_ln35_1_fu_3019_p1;

assign max_pool_1_out_9_d0 = ((and_ln28_69_fu_4674_p2[0:0] === 1'b1) ? conv_1_out_6_q1 : select_ln28_38_fu_4587_p3);

assign or_ln25_fu_1159_p2 = (shl_ln_fu_1086_p3 | 5'd1);

assign or_ln28_10_fu_1656_p2 = (icmp_ln28_21_fu_1650_p2 | icmp_ln28_20_fu_1644_p2);

assign or_ln28_11_fu_1674_p2 = (icmp_ln28_23_fu_1668_p2 | icmp_ln28_22_fu_1662_p2);

assign or_ln28_12_fu_3173_p2 = (icmp_ln28_25_fu_3167_p2 | icmp_ln28_24_fu_3161_p2);

assign or_ln28_13_fu_3191_p2 = (icmp_ln28_27_fu_3185_p2 | icmp_ln28_26_fu_3179_p2);

assign or_ln28_14_fu_1730_p2 = (icmp_ln28_29_fu_1724_p2 | icmp_ln28_28_fu_1718_p2);

assign or_ln28_15_fu_1799_p2 = (icmp_ln28_31_fu_1793_p2 | icmp_ln28_30_fu_1787_p2);

assign or_ln28_16_fu_1817_p2 = (icmp_ln28_33_fu_1811_p2 | icmp_ln28_32_fu_1805_p2);

assign or_ln28_17_fu_1892_p2 = (icmp_ln28_35_fu_1886_p2 | icmp_ln28_34_fu_1880_p2);

assign or_ln28_18_fu_1910_p2 = (icmp_ln28_37_fu_1904_p2 | icmp_ln28_36_fu_1898_p2);

assign or_ln28_19_fu_3264_p2 = (icmp_ln28_39_fu_3258_p2 | icmp_ln28_38_fu_3252_p2);

assign or_ln28_1_fu_1311_p2 = (icmp_ln28_3_fu_1305_p2 | icmp_ln28_2_fu_1299_p2);

assign or_ln28_20_fu_3282_p2 = (icmp_ln28_41_fu_3276_p2 | icmp_ln28_40_fu_3270_p2);

assign or_ln28_21_fu_1966_p2 = (icmp_ln28_43_fu_1960_p2 | icmp_ln28_42_fu_1954_p2);

assign or_ln28_22_fu_2035_p2 = (icmp_ln28_45_fu_2029_p2 | icmp_ln28_44_fu_2023_p2);

assign or_ln28_23_fu_2053_p2 = (icmp_ln28_47_fu_2047_p2 | icmp_ln28_46_fu_2041_p2);

assign or_ln28_24_fu_2128_p2 = (icmp_ln28_49_fu_2122_p2 | icmp_ln28_48_fu_2116_p2);

assign or_ln28_25_fu_2146_p2 = (icmp_ln28_51_fu_2140_p2 | icmp_ln28_50_fu_2134_p2);

assign or_ln28_26_fu_3355_p2 = (icmp_ln28_53_fu_3349_p2 | icmp_ln28_52_fu_3343_p2);

assign or_ln28_27_fu_3373_p2 = (icmp_ln28_55_fu_3367_p2 | icmp_ln28_54_fu_3361_p2);

assign or_ln28_28_fu_2202_p2 = (icmp_ln28_57_fu_2196_p2 | icmp_ln28_56_fu_2190_p2);

assign or_ln28_29_fu_2271_p2 = (icmp_ln28_59_fu_2265_p2 | icmp_ln28_58_fu_2259_p2);

assign or_ln28_2_fu_1329_p2 = (icmp_ln28_5_fu_1323_p2 | icmp_ln28_4_fu_1317_p2);

assign or_ln28_30_fu_2289_p2 = (icmp_ln28_61_fu_2283_p2 | icmp_ln28_60_fu_2277_p2);

assign or_ln28_31_fu_2364_p2 = (icmp_ln28_63_fu_2358_p2 | icmp_ln28_62_fu_2352_p2);

assign or_ln28_32_fu_2382_p2 = (icmp_ln28_65_fu_2376_p2 | icmp_ln28_64_fu_2370_p2);

assign or_ln28_33_fu_3446_p2 = (icmp_ln28_67_fu_3440_p2 | icmp_ln28_66_fu_3434_p2);

assign or_ln28_34_fu_3464_p2 = (icmp_ln28_69_fu_3458_p2 | icmp_ln28_68_fu_3452_p2);

assign or_ln28_35_fu_2438_p2 = (icmp_ln28_71_fu_2432_p2 | icmp_ln28_70_fu_2426_p2);

assign or_ln28_36_fu_2507_p2 = (icmp_ln28_73_fu_2501_p2 | icmp_ln28_72_fu_2495_p2);

assign or_ln28_37_fu_2525_p2 = (icmp_ln28_75_fu_2519_p2 | icmp_ln28_74_fu_2513_p2);

assign or_ln28_38_fu_2600_p2 = (icmp_ln28_77_fu_2594_p2 | icmp_ln28_76_fu_2588_p2);

assign or_ln28_39_fu_2618_p2 = (icmp_ln28_79_fu_2612_p2 | icmp_ln28_78_fu_2606_p2);

assign or_ln28_3_fu_1420_p2 = (icmp_ln28_7_fu_1414_p2 | icmp_ln28_6_fu_1408_p2);

assign or_ln28_40_fu_3537_p2 = (icmp_ln28_81_fu_3531_p2 | icmp_ln28_80_fu_3525_p2);

assign or_ln28_41_fu_3555_p2 = (icmp_ln28_83_fu_3549_p2 | icmp_ln28_82_fu_3543_p2);

assign or_ln28_42_fu_2674_p2 = (icmp_ln28_85_fu_2668_p2 | icmp_ln28_84_fu_2662_p2);

assign or_ln28_43_fu_3628_p2 = (icmp_ln28_87_fu_3622_p2 | icmp_ln28_86_fu_3616_p2);

assign or_ln28_44_fu_3646_p2 = (icmp_ln28_89_fu_3640_p2 | icmp_ln28_88_fu_3634_p2);

assign or_ln28_45_fu_3720_p2 = (icmp_ln28_91_fu_3714_p2 | icmp_ln28_90_fu_3708_p2);

assign or_ln28_46_fu_3738_p2 = (icmp_ln28_93_fu_3732_p2 | icmp_ln28_92_fu_3726_p2);

assign or_ln28_47_fu_3813_p2 = (icmp_ln28_95_fu_3807_p2 | icmp_ln28_94_fu_3801_p2);

assign or_ln28_48_fu_3831_p2 = (icmp_ln28_97_fu_3825_p2 | icmp_ln28_96_fu_3819_p2);

assign or_ln28_49_fu_2724_p2 = (icmp_ln28_99_fu_2718_p2 | icmp_ln28_98_fu_2712_p2);

assign or_ln28_4_fu_1438_p2 = (icmp_ln28_9_fu_1432_p2 | icmp_ln28_8_fu_1426_p2);

assign or_ln28_50_fu_3905_p2 = (icmp_ln28_101_fu_3899_p2 | icmp_ln28_100_fu_3893_p2);

assign or_ln28_51_fu_3923_p2 = (icmp_ln28_103_fu_3917_p2 | icmp_ln28_102_fu_3911_p2);

assign or_ln28_52_fu_3997_p2 = (icmp_ln28_105_fu_3991_p2 | icmp_ln28_104_fu_3985_p2);

assign or_ln28_53_fu_4015_p2 = (icmp_ln28_107_fu_4009_p2 | icmp_ln28_106_fu_4003_p2);

assign or_ln28_54_fu_4090_p2 = (icmp_ln28_109_fu_4084_p2 | icmp_ln28_108_fu_4078_p2);

assign or_ln28_55_fu_4108_p2 = (icmp_ln28_111_fu_4102_p2 | icmp_ln28_110_fu_4096_p2);

assign or_ln28_56_fu_2774_p2 = (icmp_ln28_113_fu_2768_p2 | icmp_ln28_112_fu_2762_p2);

assign or_ln28_57_fu_4182_p2 = (icmp_ln28_115_fu_4176_p2 | icmp_ln28_114_fu_4170_p2);

assign or_ln28_58_fu_4200_p2 = (icmp_ln28_117_fu_4194_p2 | icmp_ln28_116_fu_4188_p2);

assign or_ln28_59_fu_4274_p2 = (icmp_ln28_119_fu_4268_p2 | icmp_ln28_118_fu_4262_p2);

assign or_ln28_5_fu_3082_p2 = (icmp_ln28_11_fu_3076_p2 | icmp_ln28_10_fu_3070_p2);

assign or_ln28_60_fu_4292_p2 = (icmp_ln28_121_fu_4286_p2 | icmp_ln28_120_fu_4280_p2);

assign or_ln28_61_fu_4367_p2 = (icmp_ln28_123_fu_4361_p2 | icmp_ln28_122_fu_4355_p2);

assign or_ln28_62_fu_4385_p2 = (icmp_ln28_125_fu_4379_p2 | icmp_ln28_124_fu_4373_p2);

assign or_ln28_63_fu_2824_p2 = (icmp_ln28_127_fu_2818_p2 | icmp_ln28_126_fu_2812_p2);

assign or_ln28_64_fu_4459_p2 = (icmp_ln28_129_fu_4453_p2 | icmp_ln28_128_fu_4447_p2);

assign or_ln28_65_fu_4477_p2 = (icmp_ln28_131_fu_4471_p2 | icmp_ln28_130_fu_4465_p2);

assign or_ln28_66_fu_4551_p2 = (icmp_ln28_133_fu_4545_p2 | icmp_ln28_132_fu_4539_p2);

assign or_ln28_67_fu_4569_p2 = (icmp_ln28_135_fu_4563_p2 | icmp_ln28_134_fu_4557_p2);

assign or_ln28_68_fu_4644_p2 = (icmp_ln28_137_fu_4638_p2 | icmp_ln28_136_fu_4632_p2);

assign or_ln28_69_fu_4662_p2 = (icmp_ln28_139_fu_4656_p2 | icmp_ln28_138_fu_4650_p2);

assign or_ln28_6_fu_3100_p2 = (icmp_ln28_13_fu_3094_p2 | icmp_ln28_12_fu_3088_p2);

assign or_ln28_70_fu_2874_p2 = (icmp_ln28_141_fu_2868_p2 | icmp_ln28_140_fu_2862_p2);

assign or_ln28_71_fu_4736_p2 = (icmp_ln28_143_fu_4730_p2 | icmp_ln28_142_fu_4724_p2);

assign or_ln28_72_fu_4754_p2 = (icmp_ln28_145_fu_4748_p2 | icmp_ln28_144_fu_4742_p2);

assign or_ln28_73_fu_4828_p2 = (icmp_ln28_147_fu_4822_p2 | icmp_ln28_146_fu_4816_p2);

assign or_ln28_74_fu_4846_p2 = (icmp_ln28_149_fu_4840_p2 | icmp_ln28_148_fu_4834_p2);

assign or_ln28_75_fu_4921_p2 = (icmp_ln28_151_fu_4915_p2 | icmp_ln28_150_fu_4909_p2);

assign or_ln28_76_fu_4939_p2 = (icmp_ln28_153_fu_4933_p2 | icmp_ln28_152_fu_4927_p2);

assign or_ln28_77_fu_2924_p2 = (icmp_ln28_155_fu_2918_p2 | icmp_ln28_154_fu_2912_p2);

assign or_ln28_78_fu_5013_p2 = (icmp_ln28_157_fu_5007_p2 | icmp_ln28_156_fu_5001_p2);

assign or_ln28_79_fu_5031_p2 = (icmp_ln28_159_fu_5025_p2 | icmp_ln28_158_fu_5019_p2);

assign or_ln28_7_fu_1494_p2 = (icmp_ln28_15_fu_1488_p2 | icmp_ln28_14_fu_1482_p2);

assign or_ln28_80_fu_5105_p2 = (icmp_ln28_161_fu_5099_p2 | icmp_ln28_160_fu_5093_p2);

assign or_ln28_81_fu_5123_p2 = (icmp_ln28_163_fu_5117_p2 | icmp_ln28_162_fu_5111_p2);

assign or_ln28_82_fu_5198_p2 = (icmp_ln28_165_fu_5192_p2 | icmp_ln28_164_fu_5186_p2);

assign or_ln28_83_fu_5216_p2 = (icmp_ln28_167_fu_5210_p2 | icmp_ln28_166_fu_5204_p2);

assign or_ln28_84_fu_2974_p2 = (icmp_ln28_169_fu_2968_p2 | icmp_ln28_168_fu_2962_p2);

assign or_ln28_85_fu_5290_p2 = (icmp_ln28_171_fu_5284_p2 | icmp_ln28_170_fu_5278_p2);

assign or_ln28_86_fu_5308_p2 = (icmp_ln28_173_fu_5302_p2 | icmp_ln28_172_fu_5296_p2);

assign or_ln28_87_fu_5382_p2 = (icmp_ln28_175_fu_5376_p2 | icmp_ln28_174_fu_5370_p2);

assign or_ln28_88_fu_5400_p2 = (icmp_ln28_177_fu_5394_p2 | icmp_ln28_176_fu_5388_p2);

assign or_ln28_89_fu_5473_p2 = (icmp_ln28_179_fu_5467_p2 | icmp_ln28_178_fu_5461_p2);

assign or_ln28_8_fu_1563_p2 = (icmp_ln28_17_fu_1557_p2 | icmp_ln28_16_fu_1551_p2);

assign or_ln28_90_fu_5491_p2 = (icmp_ln28_181_fu_5485_p2 | icmp_ln28_180_fu_5479_p2);

assign or_ln28_91_fu_1129_p2 = (tmp_144_fu_1094_p3 | 11'd32);

assign or_ln28_92_fu_1192_p2 = (tmp_146_fu_1165_p3 | 11'd32);

assign or_ln28_9_fu_1581_p2 = (icmp_ln28_19_fu_1575_p2 | icmp_ln28_18_fu_1569_p2);

assign or_ln28_fu_1242_p2 = (icmp_ln28_fu_1230_p2 | icmp_ln28_1_fu_1236_p2);

assign r_fu_2994_p2 = (4'd1 + select_ln28_52_reg_5526);

assign select_ln28_10_fu_1928_p3 = ((and_ln28_18_fu_1922_p2[0:0] === 1'b1) ? conv_1_out_4_q1 : select_ln28_9_fu_1835_p3);

assign select_ln28_12_fu_1978_p3 = ((and_ln28_21_fu_1972_p2[0:0] === 1'b1) ? conv_1_out_6_q0 : 32'd8388608);

assign select_ln28_13_fu_2071_p3 = ((and_ln28_23_fu_2065_p2[0:0] === 1'b1) ? conv_1_out_7_q0 : select_ln28_12_fu_1978_p3);

assign select_ln28_14_fu_2164_p3 = ((and_ln28_25_fu_2158_p2[0:0] === 1'b1) ? conv_1_out_6_q1 : select_ln28_13_fu_2071_p3);

assign select_ln28_16_fu_2214_p3 = ((and_ln28_28_fu_2208_p2[0:0] === 1'b1) ? conv_1_out_8_q0 : 32'd8388608);

assign select_ln28_17_fu_2307_p3 = ((and_ln28_30_fu_2301_p2[0:0] === 1'b1) ? conv_1_out_9_q0 : select_ln28_16_fu_2214_p3);

assign select_ln28_18_fu_2400_p3 = ((and_ln28_32_fu_2394_p2[0:0] === 1'b1) ? conv_1_out_8_q1 : select_ln28_17_fu_2307_p3);

assign select_ln28_1_fu_1347_p3 = ((and_ln28_2_fu_1341_p2[0:0] === 1'b1) ? conv_1_out_1_q0 : select_ln28_fu_1254_p3);

assign select_ln28_20_fu_2450_p3 = ((and_ln28_35_fu_2444_p2[0:0] === 1'b1) ? conv_1_out_10_q0 : 32'd8388608);

assign select_ln28_21_fu_2543_p3 = ((and_ln28_37_fu_2537_p2[0:0] === 1'b1) ? conv_1_out_11_q0 : select_ln28_20_fu_2450_p3);

assign select_ln28_22_fu_2636_p3 = ((and_ln28_39_fu_2630_p2[0:0] === 1'b1) ? conv_1_out_10_q1 : select_ln28_21_fu_2543_p3);

assign select_ln28_24_fu_2686_p3 = ((and_ln28_42_fu_2680_p2[0:0] === 1'b1) ? conv_1_out_12_q0 : 32'd8388608);

assign select_ln28_25_fu_3664_p3 = ((and_ln28_44_fu_3658_p2[0:0] === 1'b1) ? conv_1_out_0_q0 : select_ln28_24_reg_5866);

assign select_ln28_26_fu_3756_p3 = ((and_ln28_46_fu_3750_p2[0:0] === 1'b1) ? reg_1036 : select_ln28_25_fu_3664_p3);

assign select_ln28_28_fu_2736_p3 = ((and_ln28_49_fu_2730_p2[0:0] === 1'b1) ? conv_1_out_1_q1 : 32'd8388608);

assign select_ln28_29_fu_3941_p3 = ((and_ln28_51_fu_3935_p2[0:0] === 1'b1) ? conv_1_out_2_q0 : select_ln28_28_reg_5873);

assign select_ln28_2_fu_1456_p3 = ((and_ln28_4_fu_1450_p2[0:0] === 1'b1) ? conv_1_out_0_q1 : select_ln28_1_fu_1347_p3);

assign select_ln28_30_fu_4033_p3 = ((and_ln28_53_fu_4027_p2[0:0] === 1'b1) ? conv_1_out_1_q1 : select_ln28_29_fu_3941_p3);

assign select_ln28_32_fu_2786_p3 = ((and_ln28_56_fu_2780_p2[0:0] === 1'b1) ? conv_1_out_3_q1 : 32'd8388608);

assign select_ln28_33_fu_4218_p3 = ((and_ln28_58_fu_4212_p2[0:0] === 1'b1) ? conv_1_out_4_q0 : select_ln28_32_reg_5880);

assign select_ln28_34_fu_4310_p3 = ((and_ln28_60_fu_4304_p2[0:0] === 1'b1) ? conv_1_out_3_q1 : select_ln28_33_fu_4218_p3);

assign select_ln28_36_fu_2836_p3 = ((and_ln28_63_fu_2830_p2[0:0] === 1'b1) ? conv_1_out_5_q1 : 32'd8388608);

assign select_ln28_37_fu_4495_p3 = ((and_ln28_65_fu_4489_p2[0:0] === 1'b1) ? conv_1_out_6_q0 : select_ln28_36_reg_5887);

assign select_ln28_38_fu_4587_p3 = ((and_ln28_67_fu_4581_p2[0:0] === 1'b1) ? conv_1_out_5_q1 : select_ln28_37_fu_4495_p3);

assign select_ln28_40_fu_2886_p3 = ((and_ln28_70_fu_2880_p2[0:0] === 1'b1) ? conv_1_out_7_q1 : 32'd8388608);

assign select_ln28_41_fu_4772_p3 = ((and_ln28_72_fu_4766_p2[0:0] === 1'b1) ? conv_1_out_8_q0 : select_ln28_40_reg_5894);

assign select_ln28_42_fu_4864_p3 = ((and_ln28_74_fu_4858_p2[0:0] === 1'b1) ? conv_1_out_7_q1 : select_ln28_41_fu_4772_p3);

assign select_ln28_44_fu_2936_p3 = ((and_ln28_77_fu_2930_p2[0:0] === 1'b1) ? conv_1_out_9_q1 : 32'd8388608);

assign select_ln28_45_fu_5049_p3 = ((and_ln28_79_fu_5043_p2[0:0] === 1'b1) ? conv_1_out_10_q0 : select_ln28_44_reg_5901);

assign select_ln28_46_fu_5141_p3 = ((and_ln28_81_fu_5135_p2[0:0] === 1'b1) ? conv_1_out_9_q1 : select_ln28_45_fu_5049_p3);

assign select_ln28_48_fu_2986_p3 = ((and_ln28_84_fu_2980_p2[0:0] === 1'b1) ? conv_1_out_11_q1 : 32'd8388608);

assign select_ln28_49_fu_5326_p3 = ((and_ln28_86_fu_5320_p2[0:0] === 1'b1) ? conv_1_out_12_q0 : select_ln28_48_reg_5908);

assign select_ln28_4_fu_1506_p3 = ((and_ln28_7_fu_1500_p2[0:0] === 1'b1) ? conv_1_out_2_q0 : 32'd8388608);

assign select_ln28_50_fu_5418_p3 = ((and_ln28_88_fu_5412_p2[0:0] === 1'b1) ? conv_1_out_11_q1 : select_ln28_49_fu_5326_p3);

assign select_ln28_52_fu_1066_p3 = ((icmp_ln13_fu_1060_p2[0:0] === 1'b1) ? 4'd0 : ap_phi_mux_r_0_phi_fu_862_p4);

assign select_ln28_53_fu_1074_p3 = ((icmp_ln13_fu_1060_p2[0:0] === 1'b1) ? f_fu_1054_p2 : ap_phi_mux_f_0_phi_fu_851_p4);

assign select_ln28_5_fu_1599_p3 = ((and_ln28_9_fu_1593_p2[0:0] === 1'b1) ? conv_1_out_3_q0 : select_ln28_4_fu_1506_p3);

assign select_ln28_6_fu_1692_p3 = ((and_ln28_11_fu_1686_p2[0:0] === 1'b1) ? conv_1_out_2_q1 : select_ln28_5_fu_1599_p3);

assign select_ln28_8_fu_1742_p3 = ((and_ln28_14_fu_1736_p2[0:0] === 1'b1) ? conv_1_out_4_q0 : 32'd8388608);

assign select_ln28_9_fu_1835_p3 = ((and_ln28_16_fu_1829_p2[0:0] === 1'b1) ? conv_1_out_5_q0 : select_ln28_8_fu_1742_p3);

assign select_ln28_fu_1254_p3 = ((and_ln28_fu_1248_p2[0:0] === 1'b1) ? conv_1_out_0_q0 : 32'd8388608);

assign shl_ln_fu_1086_p3 = {{select_ln28_52_fu_1066_p3}, {1'd0}};

assign tmp_100_fu_2798_p4 = {{bitcast_ln28_63_fu_2794_p1[30:23]}};

assign tmp_102_fu_4416_p4 = {{bitcast_ln28_64_fu_4412_p1[30:23]}};

assign tmp_103_fu_4433_p4 = {{bitcast_ln28_65_fu_4430_p1[30:23]}};

assign tmp_105_fu_4507_p4 = {{bitcast_ln28_66_fu_4503_p1[30:23]}};

assign tmp_106_fu_4525_p4 = {{bitcast_ln28_67_fu_4521_p1[30:23]}};

assign tmp_108_fu_4600_p4 = {{bitcast_ln28_68_fu_4596_p1[30:23]}};

assign tmp_109_fu_4618_p4 = {{bitcast_ln28_69_fu_4614_p1[30:23]}};

assign tmp_10_fu_3056_p4 = {{bitcast_ln28_6_fu_3053_p1[30:23]}};

assign tmp_111_fu_2848_p4 = {{bitcast_ln28_70_fu_2844_p1[30:23]}};

assign tmp_113_fu_4693_p4 = {{bitcast_ln28_71_fu_4689_p1[30:23]}};

assign tmp_114_fu_4710_p4 = {{bitcast_ln28_72_fu_4707_p1[30:23]}};

assign tmp_116_fu_4784_p4 = {{bitcast_ln28_73_fu_4780_p1[30:23]}};

assign tmp_117_fu_4802_p4 = {{bitcast_ln28_74_fu_4798_p1[30:23]}};

assign tmp_119_fu_4877_p4 = {{bitcast_ln28_75_fu_4873_p1[30:23]}};

assign tmp_120_fu_4895_p4 = {{bitcast_ln28_76_fu_4891_p1[30:23]}};

assign tmp_122_fu_2898_p4 = {{bitcast_ln28_77_fu_2894_p1[30:23]}};

assign tmp_124_fu_4970_p4 = {{bitcast_ln28_78_fu_4966_p1[30:23]}};

assign tmp_125_fu_4987_p4 = {{bitcast_ln28_79_fu_4984_p1[30:23]}};

assign tmp_127_fu_5061_p4 = {{bitcast_ln28_80_fu_5057_p1[30:23]}};

assign tmp_128_fu_5079_p4 = {{bitcast_ln28_81_fu_5075_p1[30:23]}};

assign tmp_12_fu_1468_p4 = {{bitcast_ln28_7_fu_1464_p1[30:23]}};

assign tmp_130_fu_5154_p4 = {{bitcast_ln28_82_fu_5150_p1[30:23]}};

assign tmp_131_fu_5172_p4 = {{bitcast_ln28_83_fu_5168_p1[30:23]}};

assign tmp_133_fu_2948_p4 = {{bitcast_ln28_84_fu_2944_p1[30:23]}};

assign tmp_135_fu_5247_p4 = {{bitcast_ln28_85_fu_5243_p1[30:23]}};

assign tmp_136_fu_5264_p4 = {{bitcast_ln28_86_fu_5261_p1[30:23]}};

assign tmp_138_fu_5338_p4 = {{bitcast_ln28_87_fu_5334_p1[30:23]}};

assign tmp_139_fu_5356_p4 = {{bitcast_ln28_88_fu_5352_p1[30:23]}};

assign tmp_141_fu_5430_p4 = {{bitcast_ln28_89_fu_5426_p1[30:23]}};

assign tmp_142_fu_5447_p4 = {{bitcast_ln28_90_fu_5444_p1[30:23]}};

assign tmp_144_fu_1094_p3 = {{select_ln28_52_fu_1066_p3}, {7'd0}};

assign tmp_145_fu_1102_p4 = {{{select_ln28_52_fu_1066_p3}, {1'd0}}, {select_ln28_53_fu_1074_p3}};

assign tmp_146_fu_1165_p3 = {{or_ln25_fu_1159_p2}, {6'd0}};

assign tmp_147_cast_fu_1135_p3 = {{1'd0}, {or_ln28_91_fu_1129_p2}};

assign tmp_147_fu_1173_p3 = {{or_ln25_fu_1159_p2}, {select_ln28_53_fu_1074_p3}};

assign tmp_14_fu_1519_p4 = {{bitcast_ln28_8_fu_1515_p1[30:23]}};

assign tmp_150_cast_fu_1198_p3 = {{1'd0}, {or_ln28_92_fu_1192_p2}};

assign tmp_15_fu_1537_p4 = {{bitcast_ln28_9_fu_1533_p1[30:23]}};

assign tmp_17_fu_1612_p4 = {{bitcast_ln28_10_fu_1608_p1[30:23]}};

assign tmp_18_fu_1630_p4 = {{bitcast_ln28_11_fu_1626_p1[30:23]}};

assign tmp_20_fu_3130_p4 = {{bitcast_ln28_12_fu_3126_p1[30:23]}};

assign tmp_21_fu_3147_p4 = {{bitcast_ln28_13_fu_3144_p1[30:23]}};

assign tmp_23_fu_1704_p4 = {{bitcast_ln28_14_fu_1700_p1[30:23]}};

assign tmp_25_fu_1755_p4 = {{bitcast_ln28_15_fu_1751_p1[30:23]}};

assign tmp_26_fu_1773_p4 = {{bitcast_ln28_16_fu_1769_p1[30:23]}};

assign tmp_28_fu_1848_p4 = {{bitcast_ln28_17_fu_1844_p1[30:23]}};

assign tmp_29_fu_1866_p4 = {{bitcast_ln28_18_fu_1862_p1[30:23]}};

assign tmp_2_fu_1216_p4 = {{bitcast_ln28_fu_1212_p1[30:23]}};

assign tmp_31_fu_3221_p4 = {{bitcast_ln28_19_fu_3217_p1[30:23]}};

assign tmp_32_fu_3238_p4 = {{bitcast_ln28_20_fu_3235_p1[30:23]}};

assign tmp_34_fu_1940_p4 = {{bitcast_ln28_21_fu_1936_p1[30:23]}};

assign tmp_36_fu_1991_p4 = {{bitcast_ln28_22_fu_1987_p1[30:23]}};

assign tmp_37_fu_2009_p4 = {{bitcast_ln28_23_fu_2005_p1[30:23]}};

assign tmp_39_fu_2084_p4 = {{bitcast_ln28_24_fu_2080_p1[30:23]}};

assign tmp_40_fu_2102_p4 = {{bitcast_ln28_25_fu_2098_p1[30:23]}};

assign tmp_42_fu_3312_p4 = {{bitcast_ln28_26_fu_3308_p1[30:23]}};

assign tmp_43_fu_3329_p4 = {{bitcast_ln28_27_fu_3326_p1[30:23]}};

assign tmp_45_fu_2176_p4 = {{bitcast_ln28_28_fu_2172_p1[30:23]}};

assign tmp_47_fu_2227_p4 = {{bitcast_ln28_29_fu_2223_p1[30:23]}};

assign tmp_48_fu_2245_p4 = {{bitcast_ln28_30_fu_2241_p1[30:23]}};

assign tmp_4_fu_1267_p4 = {{bitcast_ln28_1_fu_1263_p1[30:23]}};

assign tmp_50_fu_2320_p4 = {{bitcast_ln28_31_fu_2316_p1[30:23]}};

assign tmp_51_fu_2338_p4 = {{bitcast_ln28_32_fu_2334_p1[30:23]}};

assign tmp_53_fu_3403_p4 = {{bitcast_ln28_33_fu_3399_p1[30:23]}};

assign tmp_54_fu_3420_p4 = {{bitcast_ln28_34_fu_3417_p1[30:23]}};

assign tmp_56_fu_2412_p4 = {{bitcast_ln28_35_fu_2408_p1[30:23]}};

assign tmp_58_fu_2463_p4 = {{bitcast_ln28_36_fu_2459_p1[30:23]}};

assign tmp_59_fu_2481_p4 = {{bitcast_ln28_37_fu_2477_p1[30:23]}};

assign tmp_5_fu_1285_p4 = {{bitcast_ln28_2_fu_1281_p1[30:23]}};

assign tmp_61_fu_2556_p4 = {{bitcast_ln28_38_fu_2552_p1[30:23]}};

assign tmp_62_fu_2574_p4 = {{bitcast_ln28_39_fu_2570_p1[30:23]}};

assign tmp_64_fu_3494_p4 = {{bitcast_ln28_40_fu_3490_p1[30:23]}};

assign tmp_65_fu_3511_p4 = {{bitcast_ln28_41_fu_3508_p1[30:23]}};

assign tmp_67_fu_2648_p4 = {{bitcast_ln28_42_fu_2644_p1[30:23]}};

assign tmp_69_fu_3585_p4 = {{bitcast_ln28_43_fu_3581_p1[30:23]}};

assign tmp_70_fu_3602_p4 = {{bitcast_ln28_44_fu_3599_p1[30:23]}};

assign tmp_72_fu_3676_p4 = {{bitcast_ln28_45_fu_3672_p1[30:23]}};

assign tmp_73_fu_3694_p4 = {{bitcast_ln28_46_fu_3690_p1[30:23]}};

assign tmp_75_fu_3769_p4 = {{bitcast_ln28_47_fu_3765_p1[30:23]}};

assign tmp_76_fu_3787_p4 = {{bitcast_ln28_48_fu_3783_p1[30:23]}};

assign tmp_78_fu_2698_p4 = {{bitcast_ln28_49_fu_2694_p1[30:23]}};

assign tmp_7_fu_1376_p4 = {{bitcast_ln28_3_fu_1372_p1[30:23]}};

assign tmp_80_fu_3862_p4 = {{bitcast_ln28_50_fu_3858_p1[30:23]}};

assign tmp_81_fu_3879_p4 = {{bitcast_ln28_51_fu_3876_p1[30:23]}};

assign tmp_83_fu_3953_p4 = {{bitcast_ln28_52_fu_3949_p1[30:23]}};

assign tmp_84_fu_3971_p4 = {{bitcast_ln28_53_fu_3967_p1[30:23]}};

assign tmp_86_fu_4046_p4 = {{bitcast_ln28_54_fu_4042_p1[30:23]}};

assign tmp_87_fu_4064_p4 = {{bitcast_ln28_55_fu_4060_p1[30:23]}};

assign tmp_89_fu_2748_p4 = {{bitcast_ln28_56_fu_2744_p1[30:23]}};

assign tmp_8_fu_1394_p4 = {{bitcast_ln28_4_fu_1390_p1[30:23]}};

assign tmp_91_fu_4139_p4 = {{bitcast_ln28_57_fu_4135_p1[30:23]}};

assign tmp_92_fu_4156_p4 = {{bitcast_ln28_58_fu_4153_p1[30:23]}};

assign tmp_94_fu_4230_p4 = {{bitcast_ln28_59_fu_4226_p1[30:23]}};

assign tmp_95_fu_4248_p4 = {{bitcast_ln28_60_fu_4244_p1[30:23]}};

assign tmp_97_fu_4323_p4 = {{bitcast_ln28_61_fu_4319_p1[30:23]}};

assign tmp_98_fu_4341_p4 = {{bitcast_ln28_62_fu_4337_p1[30:23]}};

assign tmp_fu_3002_p3 = {{select_ln28_52_reg_5526}, {5'd0}};

assign tmp_s_fu_3039_p4 = {{bitcast_ln28_5_fu_3035_p1[30:23]}};

assign trunc_ln28_10_fu_1622_p1 = bitcast_ln28_10_fu_1608_p1[22:0];

assign trunc_ln28_11_fu_1640_p1 = bitcast_ln28_11_fu_1626_p1[22:0];

assign trunc_ln28_12_fu_3140_p1 = bitcast_ln28_12_fu_3126_p1[22:0];

assign trunc_ln28_13_fu_3157_p1 = bitcast_ln28_13_fu_3144_p1[22:0];

assign trunc_ln28_14_fu_1714_p1 = bitcast_ln28_14_fu_1700_p1[22:0];

assign trunc_ln28_15_fu_1765_p1 = bitcast_ln28_15_fu_1751_p1[22:0];

assign trunc_ln28_16_fu_1783_p1 = bitcast_ln28_16_fu_1769_p1[22:0];

assign trunc_ln28_17_fu_1858_p1 = bitcast_ln28_17_fu_1844_p1[22:0];

assign trunc_ln28_18_fu_1876_p1 = bitcast_ln28_18_fu_1862_p1[22:0];

assign trunc_ln28_19_fu_3231_p1 = bitcast_ln28_19_fu_3217_p1[22:0];

assign trunc_ln28_1_fu_1277_p1 = bitcast_ln28_1_fu_1263_p1[22:0];

assign trunc_ln28_20_fu_3248_p1 = bitcast_ln28_20_fu_3235_p1[22:0];

assign trunc_ln28_21_fu_1950_p1 = bitcast_ln28_21_fu_1936_p1[22:0];

assign trunc_ln28_22_fu_2001_p1 = bitcast_ln28_22_fu_1987_p1[22:0];

assign trunc_ln28_23_fu_2019_p1 = bitcast_ln28_23_fu_2005_p1[22:0];

assign trunc_ln28_24_fu_2094_p1 = bitcast_ln28_24_fu_2080_p1[22:0];

assign trunc_ln28_25_fu_2112_p1 = bitcast_ln28_25_fu_2098_p1[22:0];

assign trunc_ln28_26_fu_3322_p1 = bitcast_ln28_26_fu_3308_p1[22:0];

assign trunc_ln28_27_fu_3339_p1 = bitcast_ln28_27_fu_3326_p1[22:0];

assign trunc_ln28_28_fu_2186_p1 = bitcast_ln28_28_fu_2172_p1[22:0];

assign trunc_ln28_29_fu_2237_p1 = bitcast_ln28_29_fu_2223_p1[22:0];

assign trunc_ln28_2_fu_1295_p1 = bitcast_ln28_2_fu_1281_p1[22:0];

assign trunc_ln28_30_fu_2255_p1 = bitcast_ln28_30_fu_2241_p1[22:0];

assign trunc_ln28_31_fu_2330_p1 = bitcast_ln28_31_fu_2316_p1[22:0];

assign trunc_ln28_32_fu_2348_p1 = bitcast_ln28_32_fu_2334_p1[22:0];

assign trunc_ln28_33_fu_3413_p1 = bitcast_ln28_33_fu_3399_p1[22:0];

assign trunc_ln28_34_fu_3430_p1 = bitcast_ln28_34_fu_3417_p1[22:0];

assign trunc_ln28_35_fu_2422_p1 = bitcast_ln28_35_fu_2408_p1[22:0];

assign trunc_ln28_36_fu_2473_p1 = bitcast_ln28_36_fu_2459_p1[22:0];

assign trunc_ln28_37_fu_2491_p1 = bitcast_ln28_37_fu_2477_p1[22:0];

assign trunc_ln28_38_fu_2566_p1 = bitcast_ln28_38_fu_2552_p1[22:0];

assign trunc_ln28_39_fu_2584_p1 = bitcast_ln28_39_fu_2570_p1[22:0];

assign trunc_ln28_3_fu_1386_p1 = bitcast_ln28_3_fu_1372_p1[22:0];

assign trunc_ln28_40_fu_3504_p1 = bitcast_ln28_40_fu_3490_p1[22:0];

assign trunc_ln28_41_fu_3521_p1 = bitcast_ln28_41_fu_3508_p1[22:0];

assign trunc_ln28_42_fu_2658_p1 = bitcast_ln28_42_fu_2644_p1[22:0];

assign trunc_ln28_43_fu_3595_p1 = bitcast_ln28_43_fu_3581_p1[22:0];

assign trunc_ln28_44_fu_3612_p1 = bitcast_ln28_44_fu_3599_p1[22:0];

assign trunc_ln28_45_fu_3686_p1 = bitcast_ln28_45_fu_3672_p1[22:0];

assign trunc_ln28_46_fu_3704_p1 = bitcast_ln28_46_fu_3690_p1[22:0];

assign trunc_ln28_47_fu_3779_p1 = bitcast_ln28_47_fu_3765_p1[22:0];

assign trunc_ln28_48_fu_3797_p1 = bitcast_ln28_48_fu_3783_p1[22:0];

assign trunc_ln28_49_fu_2708_p1 = bitcast_ln28_49_fu_2694_p1[22:0];

assign trunc_ln28_4_fu_1404_p1 = bitcast_ln28_4_fu_1390_p1[22:0];

assign trunc_ln28_50_fu_3872_p1 = bitcast_ln28_50_fu_3858_p1[22:0];

assign trunc_ln28_51_fu_3889_p1 = bitcast_ln28_51_fu_3876_p1[22:0];

assign trunc_ln28_52_fu_3963_p1 = bitcast_ln28_52_fu_3949_p1[22:0];

assign trunc_ln28_53_fu_3981_p1 = bitcast_ln28_53_fu_3967_p1[22:0];

assign trunc_ln28_54_fu_4056_p1 = bitcast_ln28_54_fu_4042_p1[22:0];

assign trunc_ln28_55_fu_4074_p1 = bitcast_ln28_55_fu_4060_p1[22:0];

assign trunc_ln28_56_fu_2758_p1 = bitcast_ln28_56_fu_2744_p1[22:0];

assign trunc_ln28_57_fu_4149_p1 = bitcast_ln28_57_fu_4135_p1[22:0];

assign trunc_ln28_58_fu_4166_p1 = bitcast_ln28_58_fu_4153_p1[22:0];

assign trunc_ln28_59_fu_4240_p1 = bitcast_ln28_59_fu_4226_p1[22:0];

assign trunc_ln28_5_fu_3049_p1 = bitcast_ln28_5_fu_3035_p1[22:0];

assign trunc_ln28_60_fu_4258_p1 = bitcast_ln28_60_fu_4244_p1[22:0];

assign trunc_ln28_61_fu_4333_p1 = bitcast_ln28_61_fu_4319_p1[22:0];

assign trunc_ln28_62_fu_4351_p1 = bitcast_ln28_62_fu_4337_p1[22:0];

assign trunc_ln28_63_fu_2808_p1 = bitcast_ln28_63_fu_2794_p1[22:0];

assign trunc_ln28_64_fu_4426_p1 = bitcast_ln28_64_fu_4412_p1[22:0];

assign trunc_ln28_65_fu_4443_p1 = bitcast_ln28_65_fu_4430_p1[22:0];

assign trunc_ln28_66_fu_4517_p1 = bitcast_ln28_66_fu_4503_p1[22:0];

assign trunc_ln28_67_fu_4535_p1 = bitcast_ln28_67_fu_4521_p1[22:0];

assign trunc_ln28_68_fu_4610_p1 = bitcast_ln28_68_fu_4596_p1[22:0];

assign trunc_ln28_69_fu_4628_p1 = bitcast_ln28_69_fu_4614_p1[22:0];

assign trunc_ln28_6_fu_3066_p1 = bitcast_ln28_6_fu_3053_p1[22:0];

assign trunc_ln28_70_fu_2858_p1 = bitcast_ln28_70_fu_2844_p1[22:0];

assign trunc_ln28_71_fu_4703_p1 = bitcast_ln28_71_fu_4689_p1[22:0];

assign trunc_ln28_72_fu_4720_p1 = bitcast_ln28_72_fu_4707_p1[22:0];

assign trunc_ln28_73_fu_4794_p1 = bitcast_ln28_73_fu_4780_p1[22:0];

assign trunc_ln28_74_fu_4812_p1 = bitcast_ln28_74_fu_4798_p1[22:0];

assign trunc_ln28_75_fu_4887_p1 = bitcast_ln28_75_fu_4873_p1[22:0];

assign trunc_ln28_76_fu_4905_p1 = bitcast_ln28_76_fu_4891_p1[22:0];

assign trunc_ln28_77_fu_2908_p1 = bitcast_ln28_77_fu_2894_p1[22:0];

assign trunc_ln28_78_fu_4980_p1 = bitcast_ln28_78_fu_4966_p1[22:0];

assign trunc_ln28_79_fu_4997_p1 = bitcast_ln28_79_fu_4984_p1[22:0];

assign trunc_ln28_7_fu_1478_p1 = bitcast_ln28_7_fu_1464_p1[22:0];

assign trunc_ln28_80_fu_5071_p1 = bitcast_ln28_80_fu_5057_p1[22:0];

assign trunc_ln28_81_fu_5089_p1 = bitcast_ln28_81_fu_5075_p1[22:0];

assign trunc_ln28_82_fu_5164_p1 = bitcast_ln28_82_fu_5150_p1[22:0];

assign trunc_ln28_83_fu_5182_p1 = bitcast_ln28_83_fu_5168_p1[22:0];

assign trunc_ln28_84_fu_2958_p1 = bitcast_ln28_84_fu_2944_p1[22:0];

assign trunc_ln28_85_fu_5257_p1 = bitcast_ln28_85_fu_5243_p1[22:0];

assign trunc_ln28_86_fu_5274_p1 = bitcast_ln28_86_fu_5261_p1[22:0];

assign trunc_ln28_87_fu_5348_p1 = bitcast_ln28_87_fu_5334_p1[22:0];

assign trunc_ln28_88_fu_5366_p1 = bitcast_ln28_88_fu_5352_p1[22:0];

assign trunc_ln28_89_fu_5440_p1 = bitcast_ln28_89_fu_5426_p1[22:0];

assign trunc_ln28_8_fu_1529_p1 = bitcast_ln28_8_fu_1515_p1[22:0];

assign trunc_ln28_90_fu_5457_p1 = bitcast_ln28_90_fu_5444_p1[22:0];

assign trunc_ln28_9_fu_1547_p1 = bitcast_ln28_9_fu_1533_p1[22:0];

assign trunc_ln28_fu_1226_p1 = bitcast_ln28_fu_1212_p1[22:0];

assign zext_ln14_1_fu_2999_p1 = select_ln28_53_reg_5532;

assign zext_ln14_fu_1082_p1 = select_ln28_53_fu_1074_p3;

assign zext_ln28_1_fu_1149_p1 = add_ln28_fu_1143_p2;

assign zext_ln28_2_fu_1181_p1 = tmp_147_fu_1173_p3;

assign zext_ln28_3_fu_1356_p1 = add_ln28_1_reg_5659;

assign zext_ln28_fu_1112_p1 = tmp_145_fu_1102_p4;

assign zext_ln35_1_fu_3019_p1 = add_ln35_fu_3013_p2;

assign zext_ln35_fu_3009_p1 = tmp_fu_3002_p3;

always @ (posedge ap_clk) begin
    zext_ln28_1_reg_5543[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln28_2_reg_5644[6] <= 1'b1;
    zext_ln28_2_reg_5644[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln35_1_reg_5920[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
end

endmodule //max_pool_1
