# Dual-Port-RAM
This repository consists of the RTL design and related essentials of Dual Port RAM written in Verilog.
