// Seed: 3715799060
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    module_0,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29
);
  output wire id_29;
  input wire id_28;
  inout wire id_27;
  input wire id_26;
  input wire id_25;
  input wire id_24;
  inout wire id_23;
  inout wire id_22;
  output wire id_21;
  inout wire id_20;
  output wire id_19;
  output wire id_18;
  output wire id_17;
  input wire id_16;
  inout wire id_15;
  input wire id_14;
  output wire id_13;
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_5 = 32'd38,
    parameter id_7 = 32'd28
) (
    input tri1 id_0,
    input tri0 id_1,
    output wor id_2,
    input supply1 id_3,
    input wire id_4,
    output supply0 _id_5,
    input supply1 id_6,
    output tri _id_7
);
  wire [-1 'h0 : 1] id_9;
  bit id_10[{  id_5  ,  id_7  } : -1];
  and primCall (id_2, id_9, id_3, id_13, id_4, id_11, id_15, id_10, id_6, id_12, id_14, id_1);
  logic [id_5 : -1] id_11;
  always @* id_10 <= 1;
  parameter id_12 = 1'h0;
  wire  id_13;
  wire  id_14;
  logic id_15;
  ;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_14,
      id_14,
      id_11,
      id_12,
      id_9,
      id_12,
      id_11,
      id_9,
      id_13,
      id_9,
      id_13,
      id_13,
      id_15,
      id_12,
      id_9,
      id_9,
      id_11,
      id_13,
      id_9,
      id_11,
      id_12,
      id_9,
      id_11,
      id_14,
      id_14,
      id_11,
      id_9
  );
endmodule
