// Seed: 3726849132
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1 = 1'b0;
  always_comb disable id_5;
  supply0 id_6;
  assign id_6 = 1;
  assign id_5 = 1;
  wire id_7;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_2 = 1'b0;
  initial
    if (1 == 1'b0) begin : LABEL_0
      id_5 = 1;
    end
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_4
  );
endmodule
