
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={35,rS,rT,offset}                      Premise(F2)
	S3= GPR[rS]=base                                            Premise(F3)
	S4= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=a          Premise(F4)

IF	S5= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S6= PC.Out=addr                                             PC-Out(S1)
	S7= PC.Out=>IMem.RAddr                                      Premise(F5)
	S8= IMem.RAddr=addr                                         Path(S6,S7)
	S9= CP0.ASID=>IMem.ASID                                     Premise(F6)
	S10= IMem.ASID=pid                                          Path(S5,S9)
	S11= IMem.Out={35,rS,rT,offset}                             IMem-Read(S10,S8,S2)
	S12= IMem.Out=>FU.IR_IF                                     Premise(F7)
	S13= FU.IR_IF={35,rS,rT,offset}                             Path(S11,S12)
	S14= IMem.Out=>IR_ID.In                                     Premise(F8)
	S15= IR_ID.In={35,rS,rT,offset}                             Path(S11,S14)
	S16= FU.Halt_IF=>CU_IF.Halt                                 Premise(F9)
	S17= FU.Bub_IF=>CU_IF.Bub                                   Premise(F10)
	S18= IR_ID.Out=>FU.IR_ID                                    Premise(F11)
	S19= IR_ID.Out31_26=>CU_ID.Op                               Premise(F12)
	S20= IR_ID.Out25_21=>GPR.RReg1                              Premise(F13)
	S21= GPR.Rdata1=>FU.InID1                                   Premise(F14)
	S22= IR_ID.Out25_21=>FU.InID1_RReg                          Premise(F15)
	S23= FU.OutID1=>A_EX.In                                     Premise(F16)
	S24= IR_ID.Out=>IR_EX.In                                    Premise(F17)
	S25= FU.Halt_ID=>CU_ID.Halt                                 Premise(F18)
	S26= FU.Bub_ID=>CU_ID.Bub                                   Premise(F19)
	S27= IR_EX.Out=>FU.IR_EX                                    Premise(F20)
	S28= IR_EX.Out31_26=>CU_EX.Op                               Premise(F21)
	S29= A_EX.Out=>ALU.A                                        Premise(F22)
	S30= IR_EX.Out15_0=>IMMEXT.In                               Premise(F23)
	S31= IMMEXT.Out=>ALU.B                                      Premise(F24)
	S32= ALU.Out=>ALUOut_MEM.In                                 Premise(F25)
	S33= IR_EX.Out=>IR_MEM.In                                   Premise(F26)
	S34= IR_EX.Out20_16=>FU.InEX_WReg                           Premise(F27)
	S35= IR_MEM.Out=>FU.IR_MEM                                  Premise(F28)
	S36= IR_MEM.Out31_26=>CU_MEM.Op                             Premise(F29)
	S37= ALUOut_MEM.Out=>DMem.RAddr                             Premise(F30)
	S38= CP0.ASID=>DMem.ASID                                    Premise(F31)
	S39= DMem.ASID=pid                                          Path(S5,S38)
	S40= DMem.Out=>DR_WB.In                                     Premise(F32)
	S41= IR_MEM.Out=>IR_WB.In                                   Premise(F33)
	S42= ALUOut_MEM.Out=>ALUOut_WB.In                           Premise(F34)
	S43= IR_MEM.Out20_16=>FU.InMEM_WReg                         Premise(F35)
	S44= IR_WB.Out=>FU.IR_WB                                    Premise(F36)
	S45= IR_WB.Out31_26=>CU_WB.Op                               Premise(F37)
	S46= IR_WB.Out20_16=>GPR.WReg                               Premise(F38)
	S47= DR_WB.Out=>MemDataSelL.In                              Premise(F39)
	S48= ALUOut_WB.Out1_0=>MemDataSelL.Addr                     Premise(F40)
	S49= MemDataSelL.Out=>GPR.WData                             Premise(F41)
	S50= MemDataSelL.Out=>FU.InWB                               Premise(F42)
	S51= IR_WB.Out20_16=>FU.InWB_WReg                           Premise(F43)
	S52= CtrlPC=0                                               Premise(F44)
	S53= CtrlPCInc=1                                            Premise(F45)
	S54= PC[Out]=addr+4                                         PC-Inc(S1,S52,S53)
	S55= PC[CIA]=addr                                           PC-Inc(S1,S52,S53)
	S56= CtrlIMem=0                                             Premise(F46)
	S57= IMem[{pid,addr}]={35,rS,rT,offset}                     IMem-Hold(S2,S56)
	S58= CtrlASIDIn=0                                           Premise(F47)
	S59= CtrlCP0=0                                              Premise(F48)
	S60= CP0[ASID]=pid                                          CP0-Hold(S0,S59)
	S61= CtrlEPCIn=0                                            Premise(F49)
	S62= CtrlExCodeIn=0                                         Premise(F50)
	S63= CtrlIR_ID=1                                            Premise(F51)
	S64= [IR_ID]={35,rS,rT,offset}                              IR_ID-Write(S15,S63)
	S65= CtrlGPR=0                                              Premise(F52)
	S66= GPR[rS]=base                                           GPR-Hold(S3,S65)
	S67= CtrlA_EX=0                                             Premise(F53)
	S68= CtrlIR_EX=0                                            Premise(F54)
	S69= CtrlALUOut_MEM=0                                       Premise(F55)
	S70= CtrlIR_MEM=0                                           Premise(F56)
	S71= CtrlDMem=0                                             Premise(F57)
	S72= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=a         DMem-Hold(S4,S71)
	S73= CtrlDMem8Word=0                                        Premise(F58)
	S74= CtrlDR_WB=0                                            Premise(F59)
	S75= CtrlIR_WB=0                                            Premise(F60)
	S76= CtrlALUOut_WB=0                                        Premise(F61)

ID	S77= PC.Out=addr+4                                          PC-Out(S54)
	S78= PC.CIA=addr                                            PC-Out(S55)
	S79= PC.CIA31_28=addr[31:28]                                PC-Out(S55)
	S80= CP0.ASID=pid                                           CP0-Read-ASID(S60)
	S81= IR_ID.Out={35,rS,rT,offset}                            IR-Out(S64)
	S82= IR_ID.Out31_26=35                                      IR-Out(S64)
	S83= IR_ID.Out25_21=rS                                      IR-Out(S64)
	S84= IR_ID.Out20_16=rT                                      IR-Out(S64)
	S85= IR_ID.Out15_0=offset                                   IR-Out(S64)
	S86= PC.Out=>IMem.RAddr                                     Premise(F62)
	S87= IMem.RAddr=addr+4                                      Path(S77,S86)
	S88= CP0.ASID=>IMem.ASID                                    Premise(F63)
	S89= IMem.ASID=pid                                          Path(S80,S88)
	S90= IMem.Out=>FU.IR_IF                                     Premise(F64)
	S91= IMem.Out=>IR_ID.In                                     Premise(F65)
	S92= FU.Halt_IF=>CU_IF.Halt                                 Premise(F66)
	S93= FU.Bub_IF=>CU_IF.Bub                                   Premise(F67)
	S94= IR_ID.Out=>FU.IR_ID                                    Premise(F68)
	S95= FU.IR_ID={35,rS,rT,offset}                             Path(S81,S94)
	S96= IR_ID.Out31_26=>CU_ID.Op                               Premise(F69)
	S97= CU_ID.Op=35                                            Path(S82,S96)
	S98= CU_ID.Func=alu_add                                     CU_ID(S97)
	S99= CU_ID.MemDataSelFunc=mds_lbz                           CU_ID(S97)
	S100= IR_ID.Out25_21=>GPR.RReg1                             Premise(F70)
	S101= GPR.RReg1=rS                                          Path(S83,S100)
	S102= GPR.Rdata1=base                                       GPR-Read(S101,S66)
	S103= GPR.Rdata1=>FU.InID1                                  Premise(F71)
	S104= FU.InID1=base                                         Path(S102,S103)
	S105= FU.OutID1=FU(base)                                    FU-Forward(S104)
	S106= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F72)
	S107= FU.InID1_RReg=rS                                      Path(S83,S106)
	S108= FU.OutID1=>A_EX.In                                    Premise(F73)
	S109= A_EX.In=FU(base)                                      Path(S105,S108)
	S110= IR_ID.Out=>IR_EX.In                                   Premise(F74)
	S111= IR_EX.In={35,rS,rT,offset}                            Path(S81,S110)
	S112= FU.Halt_ID=>CU_ID.Halt                                Premise(F75)
	S113= FU.Bub_ID=>CU_ID.Bub                                  Premise(F76)
	S114= FU.InID2_RReg=5'b00000                                Premise(F77)
	S115= IR_EX.Out=>FU.IR_EX                                   Premise(F78)
	S116= IR_EX.Out31_26=>CU_EX.Op                              Premise(F79)
	S117= A_EX.Out=>ALU.A                                       Premise(F80)
	S118= IR_EX.Out15_0=>IMMEXT.In                              Premise(F81)
	S119= IMMEXT.Out=>ALU.B                                     Premise(F82)
	S120= ALU.Out=>ALUOut_MEM.In                                Premise(F83)
	S121= IR_EX.Out=>IR_MEM.In                                  Premise(F84)
	S122= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F85)
	S123= IR_MEM.Out=>FU.IR_MEM                                 Premise(F86)
	S124= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F87)
	S125= ALUOut_MEM.Out=>DMem.RAddr                            Premise(F88)
	S126= CP0.ASID=>DMem.ASID                                   Premise(F89)
	S127= DMem.ASID=pid                                         Path(S80,S126)
	S128= DMem.Out=>DR_WB.In                                    Premise(F90)
	S129= IR_MEM.Out=>IR_WB.In                                  Premise(F91)
	S130= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F92)
	S131= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F93)
	S132= IR_WB.Out=>FU.IR_WB                                   Premise(F94)
	S133= IR_WB.Out31_26=>CU_WB.Op                              Premise(F95)
	S134= IR_WB.Out20_16=>GPR.WReg                              Premise(F96)
	S135= DR_WB.Out=>MemDataSelL.In                             Premise(F97)
	S136= ALUOut_WB.Out1_0=>MemDataSelL.Addr                    Premise(F98)
	S137= MemDataSelL.Out=>GPR.WData                            Premise(F99)
	S138= MemDataSelL.Out=>FU.InWB                              Premise(F100)
	S139= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F101)
	S140= CtrlPC=0                                              Premise(F102)
	S141= CtrlPCInc=0                                           Premise(F103)
	S142= PC[CIA]=addr                                          PC-Hold(S55,S141)
	S143= PC[Out]=addr+4                                        PC-Hold(S54,S140,S141)
	S144= CtrlIMem=0                                            Premise(F104)
	S145= IMem[{pid,addr}]={35,rS,rT,offset}                    IMem-Hold(S57,S144)
	S146= CtrlASIDIn=0                                          Premise(F105)
	S147= CtrlCP0=0                                             Premise(F106)
	S148= CP0[ASID]=pid                                         CP0-Hold(S60,S147)
	S149= CtrlEPCIn=0                                           Premise(F107)
	S150= CtrlExCodeIn=0                                        Premise(F108)
	S151= CtrlIR_ID=0                                           Premise(F109)
	S152= [IR_ID]={35,rS,rT,offset}                             IR_ID-Hold(S64,S151)
	S153= CtrlGPR=0                                             Premise(F110)
	S154= GPR[rS]=base                                          GPR-Hold(S66,S153)
	S155= CtrlA_EX=1                                            Premise(F111)
	S156= [A_EX]=FU(base)                                       A_EX-Write(S109,S155)
	S157= CtrlIR_EX=1                                           Premise(F112)
	S158= [IR_EX]={35,rS,rT,offset}                             IR_EX-Write(S111,S157)
	S159= CtrlALUOut_MEM=0                                      Premise(F113)
	S160= CtrlIR_MEM=0                                          Premise(F114)
	S161= CtrlDMem=0                                            Premise(F115)
	S162= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=a        DMem-Hold(S72,S161)
	S163= CtrlDMem8Word=0                                       Premise(F116)
	S164= CtrlDR_WB=0                                           Premise(F117)
	S165= CtrlIR_WB=0                                           Premise(F118)
	S166= CtrlALUOut_WB=0                                       Premise(F119)

EX	S167= PC.CIA=addr                                           PC-Out(S142)
	S168= PC.CIA31_28=addr[31:28]                               PC-Out(S142)
	S169= PC.Out=addr+4                                         PC-Out(S143)
	S170= CP0.ASID=pid                                          CP0-Read-ASID(S148)
	S171= IR_ID.Out={35,rS,rT,offset}                           IR-Out(S152)
	S172= IR_ID.Out31_26=35                                     IR-Out(S152)
	S173= IR_ID.Out25_21=rS                                     IR-Out(S152)
	S174= IR_ID.Out20_16=rT                                     IR-Out(S152)
	S175= IR_ID.Out15_0=offset                                  IR-Out(S152)
	S176= A_EX.Out=FU(base)                                     A_EX-Out(S156)
	S177= A_EX.Out1_0={FU(base)}[1:0]                           A_EX-Out(S156)
	S178= A_EX.Out4_0={FU(base)}[4:0]                           A_EX-Out(S156)
	S179= IR_EX.Out={35,rS,rT,offset}                           IR_EX-Out(S158)
	S180= IR_EX.Out31_26=35                                     IR_EX-Out(S158)
	S181= IR_EX.Out25_21=rS                                     IR_EX-Out(S158)
	S182= IR_EX.Out20_16=rT                                     IR_EX-Out(S158)
	S183= IR_EX.Out15_0=offset                                  IR_EX-Out(S158)
	S184= PC.Out=>IMem.RAddr                                    Premise(F120)
	S185= IMem.RAddr=addr+4                                     Path(S169,S184)
	S186= CP0.ASID=>IMem.ASID                                   Premise(F121)
	S187= IMem.ASID=pid                                         Path(S170,S186)
	S188= IMem.Out=>FU.IR_IF                                    Premise(F122)
	S189= IMem.Out=>IR_ID.In                                    Premise(F123)
	S190= FU.Halt_IF=>CU_IF.Halt                                Premise(F124)
	S191= FU.Bub_IF=>CU_IF.Bub                                  Premise(F125)
	S192= IR_ID.Out=>FU.IR_ID                                   Premise(F126)
	S193= FU.IR_ID={35,rS,rT,offset}                            Path(S171,S192)
	S194= IR_ID.Out31_26=>CU_ID.Op                              Premise(F127)
	S195= CU_ID.Op=35                                           Path(S172,S194)
	S196= CU_ID.Func=alu_add                                    CU_ID(S195)
	S197= CU_ID.MemDataSelFunc=mds_lbz                          CU_ID(S195)
	S198= IR_ID.Out25_21=>GPR.RReg1                             Premise(F128)
	S199= GPR.RReg1=rS                                          Path(S173,S198)
	S200= GPR.Rdata1=base                                       GPR-Read(S199,S154)
	S201= GPR.Rdata1=>FU.InID1                                  Premise(F129)
	S202= FU.InID1=base                                         Path(S200,S201)
	S203= FU.OutID1=FU(base)                                    FU-Forward(S202)
	S204= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F130)
	S205= FU.InID1_RReg=rS                                      Path(S173,S204)
	S206= FU.OutID1=>A_EX.In                                    Premise(F131)
	S207= A_EX.In=FU(base)                                      Path(S203,S206)
	S208= IR_ID.Out=>IR_EX.In                                   Premise(F132)
	S209= IR_EX.In={35,rS,rT,offset}                            Path(S171,S208)
	S210= FU.Halt_ID=>CU_ID.Halt                                Premise(F133)
	S211= FU.Bub_ID=>CU_ID.Bub                                  Premise(F134)
	S212= IR_EX.Out=>FU.IR_EX                                   Premise(F135)
	S213= FU.IR_EX={35,rS,rT,offset}                            Path(S179,S212)
	S214= IR_EX.Out31_26=>CU_EX.Op                              Premise(F136)
	S215= CU_EX.Op=35                                           Path(S180,S214)
	S216= CU_EX.Func=alu_add                                    CU_EX(S215)
	S217= CU_EX.MemDataSelFunc=mds_lbz                          CU_EX(S215)
	S218= A_EX.Out=>ALU.A                                       Premise(F137)
	S219= ALU.A=FU(base)                                        Path(S176,S218)
	S220= IR_EX.Out15_0=>IMMEXT.In                              Premise(F138)
	S221= IMMEXT.In=offset                                      Path(S183,S220)
	S222= IMMEXT.Out={16{offset[15]},offset}                    IMMEXT(S221)
	S223= IMMEXT.Out=>ALU.B                                     Premise(F139)
	S224= ALU.B={16{offset[15]},offset}                         Path(S222,S223)
	S225= ALU.Func=6'b010010                                    Premise(F140)
	S226= ALU.Out=FU(base)+{16{offset[15]},offset}              ALU(S219,S224)
	S227= ALU.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]    ALU(S219,S224)
	S228= ALU.CMP=Compare0(FU(base)+{16{offset[15]},offset})    ALU(S219,S224)
	S229= ALU.OV=OverFlow(FU(base)+{16{offset[15]},offset})     ALU(S219,S224)
	S230= ALU.CA=Carry(FU(base)+{16{offset[15]},offset})        ALU(S219,S224)
	S231= ALU.Out=>ALUOut_MEM.In                                Premise(F141)
	S232= ALUOut_MEM.In=FU(base)+{16{offset[15]},offset}        Path(S226,S231)
	S233= IR_EX.Out=>IR_MEM.In                                  Premise(F142)
	S234= IR_MEM.In={35,rS,rT,offset}                           Path(S179,S233)
	S235= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F143)
	S236= FU.InEX_WReg=rT                                       Path(S182,S235)
	S237= IR_MEM.Out=>FU.IR_MEM                                 Premise(F144)
	S238= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F145)
	S239= ALUOut_MEM.Out=>DMem.RAddr                            Premise(F146)
	S240= CP0.ASID=>DMem.ASID                                   Premise(F147)
	S241= DMem.ASID=pid                                         Path(S170,S240)
	S242= DMem.Out=>DR_WB.In                                    Premise(F148)
	S243= IR_MEM.Out=>IR_WB.In                                  Premise(F149)
	S244= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F150)
	S245= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F151)
	S246= IR_WB.Out=>FU.IR_WB                                   Premise(F152)
	S247= IR_WB.Out31_26=>CU_WB.Op                              Premise(F153)
	S248= IR_WB.Out20_16=>GPR.WReg                              Premise(F154)
	S249= DR_WB.Out=>MemDataSelL.In                             Premise(F155)
	S250= ALUOut_WB.Out1_0=>MemDataSelL.Addr                    Premise(F156)
	S251= MemDataSelL.Out=>GPR.WData                            Premise(F157)
	S252= MemDataSelL.Out=>FU.InWB                              Premise(F158)
	S253= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F159)
	S254= CtrlPC=0                                              Premise(F160)
	S255= CtrlPCInc=0                                           Premise(F161)
	S256= PC[CIA]=addr                                          PC-Hold(S142,S255)
	S257= PC[Out]=addr+4                                        PC-Hold(S143,S254,S255)
	S258= CtrlIMem=0                                            Premise(F162)
	S259= IMem[{pid,addr}]={35,rS,rT,offset}                    IMem-Hold(S145,S258)
	S260= CtrlASIDIn=0                                          Premise(F163)
	S261= CtrlCP0=0                                             Premise(F164)
	S262= CP0[ASID]=pid                                         CP0-Hold(S148,S261)
	S263= CtrlEPCIn=0                                           Premise(F165)
	S264= CtrlExCodeIn=0                                        Premise(F166)
	S265= CtrlIR_ID=0                                           Premise(F167)
	S266= [IR_ID]={35,rS,rT,offset}                             IR_ID-Hold(S152,S265)
	S267= CtrlGPR=0                                             Premise(F168)
	S268= GPR[rS]=base                                          GPR-Hold(S154,S267)
	S269= CtrlA_EX=0                                            Premise(F169)
	S270= [A_EX]=FU(base)                                       A_EX-Hold(S156,S269)
	S271= CtrlIR_EX=0                                           Premise(F170)
	S272= [IR_EX]={35,rS,rT,offset}                             IR_EX-Hold(S158,S271)
	S273= CtrlALUOut_MEM=1                                      Premise(F171)
	S274= [ALUOut_MEM]=FU(base)+{16{offset[15]},offset}         ALUOut_MEM-Write(S232,S273)
	S275= CtrlIR_MEM=1                                          Premise(F172)
	S276= [IR_MEM]={35,rS,rT,offset}                            IR_MEM-Write(S234,S275)
	S277= CtrlDMem=0                                            Premise(F173)
	S278= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=a        DMem-Hold(S162,S277)
	S279= CtrlDMem8Word=0                                       Premise(F174)
	S280= CtrlDR_WB=0                                           Premise(F175)
	S281= CtrlIR_WB=0                                           Premise(F176)
	S282= CtrlALUOut_WB=0                                       Premise(F177)

MEM	S283= PC.CIA=addr                                           PC-Out(S256)
	S284= PC.CIA31_28=addr[31:28]                               PC-Out(S256)
	S285= PC.Out=addr+4                                         PC-Out(S257)
	S286= CP0.ASID=pid                                          CP0-Read-ASID(S262)
	S287= IR_ID.Out={35,rS,rT,offset}                           IR-Out(S266)
	S288= IR_ID.Out31_26=35                                     IR-Out(S266)
	S289= IR_ID.Out25_21=rS                                     IR-Out(S266)
	S290= IR_ID.Out20_16=rT                                     IR-Out(S266)
	S291= IR_ID.Out15_0=offset                                  IR-Out(S266)
	S292= A_EX.Out=FU(base)                                     A_EX-Out(S270)
	S293= A_EX.Out1_0={FU(base)}[1:0]                           A_EX-Out(S270)
	S294= A_EX.Out4_0={FU(base)}[4:0]                           A_EX-Out(S270)
	S295= IR_EX.Out={35,rS,rT,offset}                           IR_EX-Out(S272)
	S296= IR_EX.Out31_26=35                                     IR_EX-Out(S272)
	S297= IR_EX.Out25_21=rS                                     IR_EX-Out(S272)
	S298= IR_EX.Out20_16=rT                                     IR_EX-Out(S272)
	S299= IR_EX.Out15_0=offset                                  IR_EX-Out(S272)
	S300= ALUOut_MEM.Out=FU(base)+{16{offset[15]},offset}       ALUOut_MEM-Out(S274)
	S301= ALUOut_MEM.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_MEM-Out(S274)
	S302= ALUOut_MEM.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_MEM-Out(S274)
	S303= IR_MEM.Out={35,rS,rT,offset}                          IR_MEM-Out(S276)
	S304= IR_MEM.Out31_26=35                                    IR_MEM-Out(S276)
	S305= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S276)
	S306= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S276)
	S307= IR_MEM.Out15_0=offset                                 IR_MEM-Out(S276)
	S308= PC.Out=>IMem.RAddr                                    Premise(F178)
	S309= IMem.RAddr=addr+4                                     Path(S285,S308)
	S310= CP0.ASID=>IMem.ASID                                   Premise(F179)
	S311= IMem.ASID=pid                                         Path(S286,S310)
	S312= IMem.Out=>FU.IR_IF                                    Premise(F180)
	S313= IMem.Out=>IR_ID.In                                    Premise(F181)
	S314= FU.Halt_IF=>CU_IF.Halt                                Premise(F182)
	S315= FU.Bub_IF=>CU_IF.Bub                                  Premise(F183)
	S316= IR_ID.Out=>FU.IR_ID                                   Premise(F184)
	S317= FU.IR_ID={35,rS,rT,offset}                            Path(S287,S316)
	S318= IR_ID.Out31_26=>CU_ID.Op                              Premise(F185)
	S319= CU_ID.Op=35                                           Path(S288,S318)
	S320= CU_ID.Func=alu_add                                    CU_ID(S319)
	S321= CU_ID.MemDataSelFunc=mds_lbz                          CU_ID(S319)
	S322= IR_ID.Out25_21=>GPR.RReg1                             Premise(F186)
	S323= GPR.RReg1=rS                                          Path(S289,S322)
	S324= GPR.Rdata1=base                                       GPR-Read(S323,S268)
	S325= GPR.Rdata1=>FU.InID1                                  Premise(F187)
	S326= FU.InID1=base                                         Path(S324,S325)
	S327= FU.OutID1=FU(base)                                    FU-Forward(S326)
	S328= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F188)
	S329= FU.InID1_RReg=rS                                      Path(S289,S328)
	S330= FU.OutID1=>A_EX.In                                    Premise(F189)
	S331= A_EX.In=FU(base)                                      Path(S327,S330)
	S332= IR_ID.Out=>IR_EX.In                                   Premise(F190)
	S333= IR_EX.In={35,rS,rT,offset}                            Path(S287,S332)
	S334= FU.Halt_ID=>CU_ID.Halt                                Premise(F191)
	S335= FU.Bub_ID=>CU_ID.Bub                                  Premise(F192)
	S336= IR_EX.Out=>FU.IR_EX                                   Premise(F193)
	S337= FU.IR_EX={35,rS,rT,offset}                            Path(S295,S336)
	S338= IR_EX.Out31_26=>CU_EX.Op                              Premise(F194)
	S339= CU_EX.Op=35                                           Path(S296,S338)
	S340= CU_EX.Func=alu_add                                    CU_EX(S339)
	S341= CU_EX.MemDataSelFunc=mds_lbz                          CU_EX(S339)
	S342= A_EX.Out=>ALU.A                                       Premise(F195)
	S343= ALU.A=FU(base)                                        Path(S292,S342)
	S344= IR_EX.Out15_0=>IMMEXT.In                              Premise(F196)
	S345= IMMEXT.In=offset                                      Path(S299,S344)
	S346= IMMEXT.Out={16{offset[15]},offset}                    IMMEXT(S345)
	S347= IMMEXT.Out=>ALU.B                                     Premise(F197)
	S348= ALU.B={16{offset[15]},offset}                         Path(S346,S347)
	S349= ALU.Out=>ALUOut_MEM.In                                Premise(F198)
	S350= IR_EX.Out=>IR_MEM.In                                  Premise(F199)
	S351= IR_MEM.In={35,rS,rT,offset}                           Path(S295,S350)
	S352= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F200)
	S353= FU.InEX_WReg=rT                                       Path(S298,S352)
	S354= IR_MEM.Out=>FU.IR_MEM                                 Premise(F201)
	S355= FU.IR_MEM={35,rS,rT,offset}                           Path(S303,S354)
	S356= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F202)
	S357= CU_MEM.Op=35                                          Path(S304,S356)
	S358= CU_MEM.Func=alu_add                                   CU_MEM(S357)
	S359= CU_MEM.MemDataSelFunc=mds_lbz                         CU_MEM(S357)
	S360= ALUOut_MEM.Out=>DMem.RAddr                            Premise(F203)
	S361= DMem.RAddr=FU(base)+{16{offset[15]},offset}           Path(S300,S360)
	S362= CP0.ASID=>DMem.ASID                                   Premise(F204)
	S363= DMem.ASID=pid                                         Path(S286,S362)
	S364= DMem.Out=>DR_WB.In                                    Premise(F205)
	S365= IR_MEM.Out=>IR_WB.In                                  Premise(F206)
	S366= IR_WB.In={35,rS,rT,offset}                            Path(S303,S365)
	S367= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F207)
	S368= ALUOut_WB.In=FU(base)+{16{offset[15]},offset}         Path(S300,S367)
	S369= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F208)
	S370= FU.InMEM_WReg=rT                                      Path(S306,S369)
	S371= IR_WB.Out=>FU.IR_WB                                   Premise(F209)
	S372= IR_WB.Out31_26=>CU_WB.Op                              Premise(F210)
	S373= IR_WB.Out20_16=>GPR.WReg                              Premise(F211)
	S374= DR_WB.Out=>MemDataSelL.In                             Premise(F212)
	S375= ALUOut_WB.Out1_0=>MemDataSelL.Addr                    Premise(F213)
	S376= MemDataSelL.Out=>GPR.WData                            Premise(F214)
	S377= MemDataSelL.Out=>FU.InWB                              Premise(F215)
	S378= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F216)
	S379= CtrlPC=0                                              Premise(F217)
	S380= CtrlPCInc=0                                           Premise(F218)
	S381= PC[CIA]=addr                                          PC-Hold(S256,S380)
	S382= PC[Out]=addr+4                                        PC-Hold(S257,S379,S380)
	S383= CtrlIMem=0                                            Premise(F219)
	S384= IMem[{pid,addr}]={35,rS,rT,offset}                    IMem-Hold(S259,S383)
	S385= CtrlASIDIn=0                                          Premise(F220)
	S386= CtrlCP0=0                                             Premise(F221)
	S387= CP0[ASID]=pid                                         CP0-Hold(S262,S386)
	S388= CtrlEPCIn=0                                           Premise(F222)
	S389= CtrlExCodeIn=0                                        Premise(F223)
	S390= CtrlIR_ID=0                                           Premise(F224)
	S391= [IR_ID]={35,rS,rT,offset}                             IR_ID-Hold(S266,S390)
	S392= CtrlGPR=0                                             Premise(F225)
	S393= GPR[rS]=base                                          GPR-Hold(S268,S392)
	S394= CtrlA_EX=0                                            Premise(F226)
	S395= [A_EX]=FU(base)                                       A_EX-Hold(S270,S394)
	S396= CtrlIR_EX=0                                           Premise(F227)
	S397= [IR_EX]={35,rS,rT,offset}                             IR_EX-Hold(S272,S396)
	S398= CtrlALUOut_MEM=0                                      Premise(F228)
	S399= [ALUOut_MEM]=FU(base)+{16{offset[15]},offset}         ALUOut_MEM-Hold(S274,S398)
	S400= CtrlIR_MEM=0                                          Premise(F229)
	S401= [IR_MEM]={35,rS,rT,offset}                            IR_MEM-Hold(S276,S400)
	S402= CtrlDMem=0                                            Premise(F230)
	S403= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=a        DMem-Hold(S278,S402)
	S404= DMem.Out=a                                            DMem-Read(S363,S361,S278,S402)
	S405= DR_WB.In=a                                            Path(S404,S364)
	S406= CtrlDMem8Word=0                                       Premise(F231)
	S407= CtrlDR_WB=1                                           Premise(F232)
	S408= [DR_WB]=a                                             DR_WB-Write(S405,S407)
	S409= CtrlIR_WB=1                                           Premise(F233)
	S410= [IR_WB]={35,rS,rT,offset}                             IR_WB-Write(S366,S409)
	S411= CtrlALUOut_WB=1                                       Premise(F234)
	S412= [ALUOut_WB]=FU(base)+{16{offset[15]},offset}          ALUOut_WB-Write(S368,S411)

WB	S413= PC.CIA=addr                                           PC-Out(S381)
	S414= PC.CIA31_28=addr[31:28]                               PC-Out(S381)
	S415= PC.Out=addr+4                                         PC-Out(S382)
	S416= CP0.ASID=pid                                          CP0-Read-ASID(S387)
	S417= IR_ID.Out={35,rS,rT,offset}                           IR-Out(S391)
	S418= IR_ID.Out31_26=35                                     IR-Out(S391)
	S419= IR_ID.Out25_21=rS                                     IR-Out(S391)
	S420= IR_ID.Out20_16=rT                                     IR-Out(S391)
	S421= IR_ID.Out15_0=offset                                  IR-Out(S391)
	S422= A_EX.Out=FU(base)                                     A_EX-Out(S395)
	S423= A_EX.Out1_0={FU(base)}[1:0]                           A_EX-Out(S395)
	S424= A_EX.Out4_0={FU(base)}[4:0]                           A_EX-Out(S395)
	S425= IR_EX.Out={35,rS,rT,offset}                           IR_EX-Out(S397)
	S426= IR_EX.Out31_26=35                                     IR_EX-Out(S397)
	S427= IR_EX.Out25_21=rS                                     IR_EX-Out(S397)
	S428= IR_EX.Out20_16=rT                                     IR_EX-Out(S397)
	S429= IR_EX.Out15_0=offset                                  IR_EX-Out(S397)
	S430= ALUOut_MEM.Out=FU(base)+{16{offset[15]},offset}       ALUOut_MEM-Out(S399)
	S431= ALUOut_MEM.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_MEM-Out(S399)
	S432= ALUOut_MEM.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_MEM-Out(S399)
	S433= IR_MEM.Out={35,rS,rT,offset}                          IR_MEM-Out(S401)
	S434= IR_MEM.Out31_26=35                                    IR_MEM-Out(S401)
	S435= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S401)
	S436= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S401)
	S437= IR_MEM.Out15_0=offset                                 IR_MEM-Out(S401)
	S438= DR_WB.Out=a                                           DR_WB-Out(S408)
	S439= DR_WB.Out1_0={a}[1:0]                                 DR_WB-Out(S408)
	S440= DR_WB.Out4_0={a}[4:0]                                 DR_WB-Out(S408)
	S441= IR_WB.Out={35,rS,rT,offset}                           IR-Out(S410)
	S442= IR_WB.Out31_26=35                                     IR-Out(S410)
	S443= IR_WB.Out25_21=rS                                     IR-Out(S410)
	S444= IR_WB.Out20_16=rT                                     IR-Out(S410)
	S445= IR_WB.Out15_0=offset                                  IR-Out(S410)
	S446= ALUOut_WB.Out=FU(base)+{16{offset[15]},offset}        ALUOut_WB-Out(S412)
	S447= ALUOut_WB.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_WB-Out(S412)
	S448= ALUOut_WB.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_WB-Out(S412)
	S449= PC.Out=>IMem.RAddr                                    Premise(F235)
	S450= IMem.RAddr=addr+4                                     Path(S415,S449)
	S451= CP0.ASID=>IMem.ASID                                   Premise(F236)
	S452= IMem.ASID=pid                                         Path(S416,S451)
	S453= IMem.Out=>FU.IR_IF                                    Premise(F237)
	S454= IMem.Out=>IR_ID.In                                    Premise(F238)
	S455= FU.Halt_IF=>CU_IF.Halt                                Premise(F239)
	S456= FU.Bub_IF=>CU_IF.Bub                                  Premise(F240)
	S457= IR_ID.Out=>FU.IR_ID                                   Premise(F241)
	S458= FU.IR_ID={35,rS,rT,offset}                            Path(S417,S457)
	S459= IR_ID.Out31_26=>CU_ID.Op                              Premise(F242)
	S460= CU_ID.Op=35                                           Path(S418,S459)
	S461= CU_ID.Func=alu_add                                    CU_ID(S460)
	S462= CU_ID.MemDataSelFunc=mds_lbz                          CU_ID(S460)
	S463= IR_ID.Out25_21=>GPR.RReg1                             Premise(F243)
	S464= GPR.RReg1=rS                                          Path(S419,S463)
	S465= GPR.Rdata1=base                                       GPR-Read(S464,S393)
	S466= GPR.Rdata1=>FU.InID1                                  Premise(F244)
	S467= FU.InID1=base                                         Path(S465,S466)
	S468= FU.OutID1=FU(base)                                    FU-Forward(S467)
	S469= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F245)
	S470= FU.InID1_RReg=rS                                      Path(S419,S469)
	S471= FU.OutID1=>A_EX.In                                    Premise(F246)
	S472= A_EX.In=FU(base)                                      Path(S468,S471)
	S473= IR_ID.Out=>IR_EX.In                                   Premise(F247)
	S474= IR_EX.In={35,rS,rT,offset}                            Path(S417,S473)
	S475= FU.Halt_ID=>CU_ID.Halt                                Premise(F248)
	S476= FU.Bub_ID=>CU_ID.Bub                                  Premise(F249)
	S477= IR_EX.Out=>FU.IR_EX                                   Premise(F250)
	S478= FU.IR_EX={35,rS,rT,offset}                            Path(S425,S477)
	S479= IR_EX.Out31_26=>CU_EX.Op                              Premise(F251)
	S480= CU_EX.Op=35                                           Path(S426,S479)
	S481= CU_EX.Func=alu_add                                    CU_EX(S480)
	S482= CU_EX.MemDataSelFunc=mds_lbz                          CU_EX(S480)
	S483= A_EX.Out=>ALU.A                                       Premise(F252)
	S484= ALU.A=FU(base)                                        Path(S422,S483)
	S485= IR_EX.Out15_0=>IMMEXT.In                              Premise(F253)
	S486= IMMEXT.In=offset                                      Path(S429,S485)
	S487= IMMEXT.Out={16{offset[15]},offset}                    IMMEXT(S486)
	S488= IMMEXT.Out=>ALU.B                                     Premise(F254)
	S489= ALU.B={16{offset[15]},offset}                         Path(S487,S488)
	S490= ALU.Out=>ALUOut_MEM.In                                Premise(F255)
	S491= IR_EX.Out=>IR_MEM.In                                  Premise(F256)
	S492= IR_MEM.In={35,rS,rT,offset}                           Path(S425,S491)
	S493= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F257)
	S494= FU.InEX_WReg=rT                                       Path(S428,S493)
	S495= IR_MEM.Out=>FU.IR_MEM                                 Premise(F258)
	S496= FU.IR_MEM={35,rS,rT,offset}                           Path(S433,S495)
	S497= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F259)
	S498= CU_MEM.Op=35                                          Path(S434,S497)
	S499= CU_MEM.Func=alu_add                                   CU_MEM(S498)
	S500= CU_MEM.MemDataSelFunc=mds_lbz                         CU_MEM(S498)
	S501= ALUOut_MEM.Out=>DMem.RAddr                            Premise(F260)
	S502= DMem.RAddr=FU(base)+{16{offset[15]},offset}           Path(S430,S501)
	S503= CP0.ASID=>DMem.ASID                                   Premise(F261)
	S504= DMem.ASID=pid                                         Path(S416,S503)
	S505= DMem.Out=>DR_WB.In                                    Premise(F262)
	S506= IR_MEM.Out=>IR_WB.In                                  Premise(F263)
	S507= IR_WB.In={35,rS,rT,offset}                            Path(S433,S506)
	S508= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F264)
	S509= ALUOut_WB.In=FU(base)+{16{offset[15]},offset}         Path(S430,S508)
	S510= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F265)
	S511= FU.InMEM_WReg=rT                                      Path(S436,S510)
	S512= IR_WB.Out=>FU.IR_WB                                   Premise(F266)
	S513= FU.IR_WB={35,rS,rT,offset}                            Path(S441,S512)
	S514= IR_WB.Out31_26=>CU_WB.Op                              Premise(F267)
	S515= CU_WB.Op=35                                           Path(S442,S514)
	S516= CU_WB.Func=alu_add                                    CU_WB(S515)
	S517= CU_WB.MemDataSelFunc=mds_lbz                          CU_WB(S515)
	S518= IR_WB.Out20_16=>GPR.WReg                              Premise(F268)
	S519= GPR.WReg=rT                                           Path(S444,S518)
	S520= DR_WB.Out=>MemDataSelL.In                             Premise(F269)
	S521= MemDataSelL.In=a                                      Path(S438,S520)
	S522= ALUOut_WB.Out1_0=>MemDataSelL.Addr                    Premise(F270)
	S523= MemDataSelL.Addr={FU(base)+{16{offset[15]},offset}}[1:0]Path(S447,S522)
	S524= MemDataSelL.Func=6'b000101                            Premise(F271)
	S525= MemDataSelL.Out=a                                     MemDataSelL(S521,S523)
	S526= MemDataSelL.Out=>GPR.WData                            Premise(F272)
	S527= GPR.WData=a                                           Path(S525,S526)
	S528= MemDataSelL.Out=>FU.InWB                              Premise(F273)
	S529= FU.InWB=a                                             Path(S525,S528)
	S530= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F274)
	S531= FU.InWB_WReg=rT                                       Path(S444,S530)
	S532= CtrlPC=0                                              Premise(F275)
	S533= CtrlPCInc=0                                           Premise(F276)
	S534= PC[CIA]=addr                                          PC-Hold(S381,S533)
	S535= PC[Out]=addr+4                                        PC-Hold(S382,S532,S533)
	S536= CtrlIMem=0                                            Premise(F277)
	S537= IMem[{pid,addr}]={35,rS,rT,offset}                    IMem-Hold(S384,S536)
	S538= CtrlASIDIn=0                                          Premise(F278)
	S539= CtrlCP0=0                                             Premise(F279)
	S540= CP0[ASID]=pid                                         CP0-Hold(S387,S539)
	S541= CtrlEPCIn=0                                           Premise(F280)
	S542= CtrlExCodeIn=0                                        Premise(F281)
	S543= CtrlIR_ID=0                                           Premise(F282)
	S544= [IR_ID]={35,rS,rT,offset}                             IR_ID-Hold(S391,S543)
	S545= CtrlGPR=1                                             Premise(F283)
	S546= GPR[rT]=a                                             GPR-Write(S519,S527,S545)
	S547= CtrlA_EX=0                                            Premise(F284)
	S548= [A_EX]=FU(base)                                       A_EX-Hold(S395,S547)
	S549= CtrlIR_EX=0                                           Premise(F285)
	S550= [IR_EX]={35,rS,rT,offset}                             IR_EX-Hold(S397,S549)
	S551= CtrlALUOut_MEM=0                                      Premise(F286)
	S552= [ALUOut_MEM]=FU(base)+{16{offset[15]},offset}         ALUOut_MEM-Hold(S399,S551)
	S553= CtrlIR_MEM=0                                          Premise(F287)
	S554= [IR_MEM]={35,rS,rT,offset}                            IR_MEM-Hold(S401,S553)
	S555= CtrlDMem=0                                            Premise(F288)
	S556= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=a        DMem-Hold(S403,S555)
	S557= DMem.Out=a                                            DMem-Read(S504,S502,S403,S555)
	S558= DR_WB.In=a                                            Path(S557,S505)
	S559= CtrlDMem8Word=0                                       Premise(F289)
	S560= CtrlDR_WB=0                                           Premise(F290)
	S561= [DR_WB]=a                                             DR_WB-Hold(S408,S560)
	S562= CtrlIR_WB=0                                           Premise(F291)
	S563= [IR_WB]={35,rS,rT,offset}                             IR_WB-Hold(S410,S562)
	S564= CtrlALUOut_WB=0                                       Premise(F292)
	S565= [ALUOut_WB]=FU(base)+{16{offset[15]},offset}          ALUOut_WB-Hold(S412,S564)

POST	S534= PC[CIA]=addr                                          PC-Hold(S381,S533)
	S535= PC[Out]=addr+4                                        PC-Hold(S382,S532,S533)
	S537= IMem[{pid,addr}]={35,rS,rT,offset}                    IMem-Hold(S384,S536)
	S540= CP0[ASID]=pid                                         CP0-Hold(S387,S539)
	S544= [IR_ID]={35,rS,rT,offset}                             IR_ID-Hold(S391,S543)
	S546= GPR[rT]=a                                             GPR-Write(S519,S527,S545)
	S548= [A_EX]=FU(base)                                       A_EX-Hold(S395,S547)
	S550= [IR_EX]={35,rS,rT,offset}                             IR_EX-Hold(S397,S549)
	S552= [ALUOut_MEM]=FU(base)+{16{offset[15]},offset}         ALUOut_MEM-Hold(S399,S551)
	S554= [IR_MEM]={35,rS,rT,offset}                            IR_MEM-Hold(S401,S553)
	S556= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=a        DMem-Hold(S403,S555)
	S561= [DR_WB]=a                                             DR_WB-Hold(S408,S560)
	S563= [IR_WB]={35,rS,rT,offset}                             IR_WB-Hold(S410,S562)
	S565= [ALUOut_WB]=FU(base)+{16{offset[15]},offset}          ALUOut_WB-Hold(S412,S564)

