0.7
2020.2
Apr 18 2022
16:05:34
C:/bh pro/Adder_testbench/Adder_testbench.sim/sim_1/behav/xsim/glbl.v,1649976174,verilog,,,,glbl,,,,,,,,
C:/bh pro/Adder_testbench/Adder_testbench.srcs/sim_1/imports/4bitRCA/tb_4bit_FullAdder.v,1656380543,verilog,,,,tb_4bitfulladder,,,,,,,,
C:/bh pro/Adder_testbench/Adder_testbench.srcs/sources_1/imports/4bitRCA/4_bitfulladder.v,1655193216,verilog,,C:/bh pro/Adder_testbench/Adder_testbench.srcs/sources_1/imports/4bitRCA/FullAdder.v,,four_bitfulladder,,,,,,,,
C:/bh pro/Adder_testbench/Adder_testbench.srcs/sources_1/imports/4bitRCA/FullAdder.v,1656465824,verilog,,C:/bh pro/Adder_testbench/Adder_testbench.srcs/sim_1/imports/4bitRCA/tb_4bit_FullAdder.v,,FullAdder,,,,,,,,
