# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../TinyCPU.srcs/sources_1/new/utility.v"
verilog xil_defaultlib  "../../../TinyCPU.srcs/sources_1/new/Serial.v"
verilog xil_defaultlib  "../../../TinyCPU.srcs/sources_1/new/RegSet.v"
verilog xil_defaultlib  "../../../TinyCPU.srcs/sources_1/new/MainMemory.v"
verilog xil_defaultlib  "../../../TinyCPU.srcs/sources_1/new/display.v"
verilog xil_defaultlib  "../../../TinyCPU.srcs/sources_1/new/Decoder.v"
verilog xil_defaultlib  "../../../TinyCPU.srcs/sources_1/new/Controller.v"
verilog xil_defaultlib  "../../../TinyCPU.srcs/sources_1/new/Clock.v"
verilog xil_defaultlib  "../../../TinyCPU.srcs/sources_1/new/AddressTranslator.v"
verilog xil_defaultlib  "../../../TinyCPU.srcs/sources_1/new/ALU.v"
verilog xil_defaultlib  "../../../TinyCPU.srcs/sources_1/new/CPU.v"
verilog xil_defaultlib  "../../../TinyCPU.srcs/sim_1/new/CPU_test.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
