Time resolution is 1 ps
$stop called at time : 962740 ns : File "/home/mshrimp/gitclones/EEE3163/Verilog/EEE3163/EEE3163.srcs/sim_1/imports/src/tb_pcfg.vhd" Line 339
